Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Feb 16 12:19:08 2023
| Host         : DESKTOP-6PS40RQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file tb_speed_iter_fft_timing_summary_routed.rpt -pb tb_speed_iter_fft_timing_summary_routed.pb -rpx tb_speed_iter_fft_timing_summary_routed.rpx -warn_on_violation
| Design       : tb_speed_iter_fft
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.215        0.000                      0                 1146        0.039        0.000                      0                 1146        2.020        0.000                       0                   373  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 3.000}        6.000           166.667         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.215        0.000                      0                 1146        0.039        0.000                      0                 1146        2.020        0.000                       0                   373  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (required time - arrival time)
  Source:                 fft/butterfly/cplx_but_4MUL_2ADD_2SUB/pipe_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            fft/butterfly/cplx_but_4MUL_2ADD_2SUB/im_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (sys_clk_pin rise@6.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.582ns  (logic 2.184ns (39.124%)  route 3.398ns (60.876%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.046ns = ( 11.046 - 6.000 ) 
    Source Clock Delay      (SCD):    5.499ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.737     5.499    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/CLK_IBUF_BUFG
    SLICE_X10Y27         FDRE                                         r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/pipe_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDRE (Prop_fdre_C_Q)         0.478     5.977 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/pipe_cnt_reg[1]/Q
                         net (fo=70, routed)          1.440     7.417    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/p_1_in
    SLICE_X12Y24         LUT5 (Prop_lut5_I3_O)        0.295     7.712 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/dout1_re[2]_i_9/O
                         net (fo=1, routed)           0.000     7.712    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/dout1_re[2]_i_9_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.245 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/dout1_re_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.009     8.254    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/dout1_re_reg[2]_i_2_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.371 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/dout1_re_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.371    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/dout1_re_reg[6]_i_2_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.488 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/dout1_re_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.488    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/dout1_re_reg[10]_i_2_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.605 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/dout1_re_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.605    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/dout1_re_reg[14]_i_3_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     8.837 f  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/dout1_re_reg[14]_i_2/O[0]
                         net (fo=16, routed)          1.069     9.906    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/p_1_in3_in
    SLICE_X12Y23         LUT3 (Prop_lut3_I0_O)        0.295    10.201 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/dout1_re[2]_i_1/O
                         net (fo=2, routed)           0.881    11.082    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/add_1_out[2]
    SLICE_X9Y22          FDRE                                         r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/im_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      6.000     6.000 r  
    Y9                                                0.000     6.000 r  CLK (IN)
                         net (fo=0)                   0.000     6.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     7.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.563    11.046    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/CLK_IBUF_BUFG
    SLICE_X9Y22          FDRE                                         r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/im_reg_reg[2]/C
                         clock pessimism              0.394    11.440    
                         clock uncertainty           -0.035    11.405    
    SLICE_X9Y22          FDRE (Setup_fdre_C_D)       -0.108    11.297    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/im_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         11.297    
                         arrival time                         -11.082    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.330ns  (required time - arrival time)
  Source:                 fft/w_address_gen/addr_reg/param_register.o_DATA_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            fft/butterfly/cplx_but_4MUL_2ADD_2SUB/mult_out_30/A[20]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (sys_clk_pin rise@6.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.124ns  (logic 1.666ns (32.514%)  route 3.458ns (67.486%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT5=2)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.139ns = ( 11.139 - 6.000 ) 
    Source Clock Delay      (SCD):    5.498ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.736     5.498    fft/w_address_gen/addr_reg/CLK_IBUF_BUFG
    SLICE_X15Y26         FDRE                                         r  fft/w_address_gen/addr_reg/param_register.o_DATA_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y26         FDRE (Prop_fdre_C_Q)         0.456     5.954 r  fft/w_address_gen/addr_reg/param_register.o_DATA_reg_rep[2]/Q
                         net (fo=103, routed)         1.395     7.349    fft/w_address_gen/addr_reg/addr[2]
    SLICE_X18Y28         LUT5 (Prop_lut5_I1_O)        0.150     7.499 f  fft/w_address_gen/addr_reg/g1_b12/O
                         net (fo=1, routed)           0.603     8.102    fft/w_address_gen/addr_reg/g1_b12_n_0
    SLICE_X16Y29         LUT5 (Prop_lut5_I2_O)        0.328     8.430 f  fft/w_address_gen/addr_reg/mult_out_20_i_19/O
                         net (fo=1, routed)           0.610     9.040    fft/w_address_gen_n_70
    SLICE_X14Y28         LUT3 (Prop_lut3_I0_O)        0.124     9.164 r  fft/mult_out_20_i_6/O
                         net (fo=1, routed)           0.000     9.164    fft/mult_out_20_i_6_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     9.772 r  fft/mult_out_20_i_1/O[3]
                         net (fo=30, routed)          0.850    10.622    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/w_value_i[15]
    DSP48_X0Y11          DSP48E1                                      r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/mult_out_30/A[20]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      6.000     6.000 r  
    Y9                                                0.000     6.000 r  CLK (IN)
                         net (fo=0)                   0.000     6.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     7.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.656    11.139    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/CLK_IBUF_BUFG
    DSP48_X0Y11          DSP48E1                                      r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/mult_out_30/CLK
                         clock pessimism              0.394    11.533    
                         clock uncertainty           -0.035    11.498    
    DSP48_X0Y11          DSP48E1 (Setup_dsp48e1_CLK_A[20])
                                                     -0.545    10.953    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/mult_out_30
  -------------------------------------------------------------------
                         required time                         10.953    
                         arrival time                         -10.622    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (required time - arrival time)
  Source:                 fft/w_address_gen/addr_reg/param_register.o_DATA_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            fft/butterfly/cplx_but_4MUL_2ADD_2SUB/mult_out_30/A[21]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (sys_clk_pin rise@6.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.124ns  (logic 1.666ns (32.514%)  route 3.458ns (67.486%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT5=2)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.139ns = ( 11.139 - 6.000 ) 
    Source Clock Delay      (SCD):    5.498ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.736     5.498    fft/w_address_gen/addr_reg/CLK_IBUF_BUFG
    SLICE_X15Y26         FDRE                                         r  fft/w_address_gen/addr_reg/param_register.o_DATA_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y26         FDRE (Prop_fdre_C_Q)         0.456     5.954 r  fft/w_address_gen/addr_reg/param_register.o_DATA_reg_rep[2]/Q
                         net (fo=103, routed)         1.395     7.349    fft/w_address_gen/addr_reg/addr[2]
    SLICE_X18Y28         LUT5 (Prop_lut5_I1_O)        0.150     7.499 f  fft/w_address_gen/addr_reg/g1_b12/O
                         net (fo=1, routed)           0.603     8.102    fft/w_address_gen/addr_reg/g1_b12_n_0
    SLICE_X16Y29         LUT5 (Prop_lut5_I2_O)        0.328     8.430 f  fft/w_address_gen/addr_reg/mult_out_20_i_19/O
                         net (fo=1, routed)           0.610     9.040    fft/w_address_gen_n_70
    SLICE_X14Y28         LUT3 (Prop_lut3_I0_O)        0.124     9.164 r  fft/mult_out_20_i_6/O
                         net (fo=1, routed)           0.000     9.164    fft/mult_out_20_i_6_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     9.772 r  fft/mult_out_20_i_1/O[3]
                         net (fo=30, routed)          0.850    10.622    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/w_value_i[15]
    DSP48_X0Y11          DSP48E1                                      r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/mult_out_30/A[21]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      6.000     6.000 r  
    Y9                                                0.000     6.000 r  CLK (IN)
                         net (fo=0)                   0.000     6.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     7.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.656    11.139    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/CLK_IBUF_BUFG
    DSP48_X0Y11          DSP48E1                                      r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/mult_out_30/CLK
                         clock pessimism              0.394    11.533    
                         clock uncertainty           -0.035    11.498    
    DSP48_X0Y11          DSP48E1 (Setup_dsp48e1_CLK_A[21])
                                                     -0.545    10.953    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/mult_out_30
  -------------------------------------------------------------------
                         required time                         10.953    
                         arrival time                         -10.622    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.332ns  (required time - arrival time)
  Source:                 fft/w_address_gen/addr_reg/param_register.o_DATA_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            fft/butterfly/cplx_but_4MUL_2ADD_2SUB/mult_out_20/A[24]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (sys_clk_pin rise@6.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.120ns  (logic 1.666ns (32.542%)  route 3.454ns (67.458%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT5=2)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.136ns = ( 11.136 - 6.000 ) 
    Source Clock Delay      (SCD):    5.498ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.736     5.498    fft/w_address_gen/addr_reg/CLK_IBUF_BUFG
    SLICE_X15Y26         FDRE                                         r  fft/w_address_gen/addr_reg/param_register.o_DATA_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y26         FDRE (Prop_fdre_C_Q)         0.456     5.954 r  fft/w_address_gen/addr_reg/param_register.o_DATA_reg_rep[2]/Q
                         net (fo=103, routed)         1.395     7.349    fft/w_address_gen/addr_reg/addr[2]
    SLICE_X18Y28         LUT5 (Prop_lut5_I1_O)        0.150     7.499 f  fft/w_address_gen/addr_reg/g1_b12/O
                         net (fo=1, routed)           0.603     8.102    fft/w_address_gen/addr_reg/g1_b12_n_0
    SLICE_X16Y29         LUT5 (Prop_lut5_I2_O)        0.328     8.430 f  fft/w_address_gen/addr_reg/mult_out_20_i_19/O
                         net (fo=1, routed)           0.610     9.040    fft/w_address_gen_n_70
    SLICE_X14Y28         LUT3 (Prop_lut3_I0_O)        0.124     9.164 r  fft/mult_out_20_i_6/O
                         net (fo=1, routed)           0.000     9.164    fft/mult_out_20_i_6_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     9.772 r  fft/mult_out_20_i_1/O[3]
                         net (fo=30, routed)          0.846    10.618    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/w_value_i[15]
    DSP48_X0Y10          DSP48E1                                      r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/mult_out_20/A[24]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      6.000     6.000 r  
    Y9                                                0.000     6.000 r  CLK (IN)
                         net (fo=0)                   0.000     6.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     7.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.653    11.136    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/CLK_IBUF_BUFG
    DSP48_X0Y10          DSP48E1                                      r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/mult_out_20/CLK
                         clock pessimism              0.394    11.530    
                         clock uncertainty           -0.035    11.495    
    DSP48_X0Y10          DSP48E1 (Setup_dsp48e1_CLK_A[24])
                                                     -0.545    10.950    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/mult_out_20
  -------------------------------------------------------------------
                         required time                         10.950    
                         arrival time                         -10.618    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.332ns  (required time - arrival time)
  Source:                 fft/w_address_gen/addr_reg/param_register.o_DATA_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            fft/butterfly/cplx_but_4MUL_2ADD_2SUB/mult_out_20/A[25]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (sys_clk_pin rise@6.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.120ns  (logic 1.666ns (32.542%)  route 3.454ns (67.458%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT5=2)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.136ns = ( 11.136 - 6.000 ) 
    Source Clock Delay      (SCD):    5.498ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.736     5.498    fft/w_address_gen/addr_reg/CLK_IBUF_BUFG
    SLICE_X15Y26         FDRE                                         r  fft/w_address_gen/addr_reg/param_register.o_DATA_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y26         FDRE (Prop_fdre_C_Q)         0.456     5.954 r  fft/w_address_gen/addr_reg/param_register.o_DATA_reg_rep[2]/Q
                         net (fo=103, routed)         1.395     7.349    fft/w_address_gen/addr_reg/addr[2]
    SLICE_X18Y28         LUT5 (Prop_lut5_I1_O)        0.150     7.499 f  fft/w_address_gen/addr_reg/g1_b12/O
                         net (fo=1, routed)           0.603     8.102    fft/w_address_gen/addr_reg/g1_b12_n_0
    SLICE_X16Y29         LUT5 (Prop_lut5_I2_O)        0.328     8.430 f  fft/w_address_gen/addr_reg/mult_out_20_i_19/O
                         net (fo=1, routed)           0.610     9.040    fft/w_address_gen_n_70
    SLICE_X14Y28         LUT3 (Prop_lut3_I0_O)        0.124     9.164 r  fft/mult_out_20_i_6/O
                         net (fo=1, routed)           0.000     9.164    fft/mult_out_20_i_6_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     9.772 r  fft/mult_out_20_i_1/O[3]
                         net (fo=30, routed)          0.846    10.618    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/w_value_i[15]
    DSP48_X0Y10          DSP48E1                                      r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/mult_out_20/A[25]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      6.000     6.000 r  
    Y9                                                0.000     6.000 r  CLK (IN)
                         net (fo=0)                   0.000     6.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     7.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.653    11.136    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/CLK_IBUF_BUFG
    DSP48_X0Y10          DSP48E1                                      r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/mult_out_20/CLK
                         clock pessimism              0.394    11.530    
                         clock uncertainty           -0.035    11.495    
    DSP48_X0Y10          DSP48E1 (Setup_dsp48e1_CLK_A[25])
                                                     -0.545    10.950    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/mult_out_20
  -------------------------------------------------------------------
                         required time                         10.950    
                         arrival time                         -10.618    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.334ns  (required time - arrival time)
  Source:                 fft/w_address_gen/addr_reg/param_register.o_DATA_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            fft/butterfly/cplx_but_4MUL_2ADD_2SUB/mult_out_20/A[20]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (sys_clk_pin rise@6.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.117ns  (logic 1.666ns (32.556%)  route 3.451ns (67.444%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT5=2)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.136ns = ( 11.136 - 6.000 ) 
    Source Clock Delay      (SCD):    5.498ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.736     5.498    fft/w_address_gen/addr_reg/CLK_IBUF_BUFG
    SLICE_X15Y26         FDRE                                         r  fft/w_address_gen/addr_reg/param_register.o_DATA_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y26         FDRE (Prop_fdre_C_Q)         0.456     5.954 r  fft/w_address_gen/addr_reg/param_register.o_DATA_reg_rep[2]/Q
                         net (fo=103, routed)         1.395     7.349    fft/w_address_gen/addr_reg/addr[2]
    SLICE_X18Y28         LUT5 (Prop_lut5_I1_O)        0.150     7.499 f  fft/w_address_gen/addr_reg/g1_b12/O
                         net (fo=1, routed)           0.603     8.102    fft/w_address_gen/addr_reg/g1_b12_n_0
    SLICE_X16Y29         LUT5 (Prop_lut5_I2_O)        0.328     8.430 f  fft/w_address_gen/addr_reg/mult_out_20_i_19/O
                         net (fo=1, routed)           0.610     9.040    fft/w_address_gen_n_70
    SLICE_X14Y28         LUT3 (Prop_lut3_I0_O)        0.124     9.164 r  fft/mult_out_20_i_6/O
                         net (fo=1, routed)           0.000     9.164    fft/mult_out_20_i_6_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     9.772 r  fft/mult_out_20_i_1/O[3]
                         net (fo=30, routed)          0.843    10.616    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/w_value_i[15]
    DSP48_X0Y10          DSP48E1                                      r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/mult_out_20/A[20]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      6.000     6.000 r  
    Y9                                                0.000     6.000 r  CLK (IN)
                         net (fo=0)                   0.000     6.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     7.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.653    11.136    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/CLK_IBUF_BUFG
    DSP48_X0Y10          DSP48E1                                      r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/mult_out_20/CLK
                         clock pessimism              0.394    11.530    
                         clock uncertainty           -0.035    11.495    
    DSP48_X0Y10          DSP48E1 (Setup_dsp48e1_CLK_A[20])
                                                     -0.545    10.950    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/mult_out_20
  -------------------------------------------------------------------
                         required time                         10.950    
                         arrival time                         -10.616    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.334ns  (required time - arrival time)
  Source:                 fft/w_address_gen/addr_reg/param_register.o_DATA_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            fft/butterfly/cplx_but_4MUL_2ADD_2SUB/mult_out_20/A[21]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (sys_clk_pin rise@6.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.117ns  (logic 1.666ns (32.556%)  route 3.451ns (67.444%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT5=2)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.136ns = ( 11.136 - 6.000 ) 
    Source Clock Delay      (SCD):    5.498ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.736     5.498    fft/w_address_gen/addr_reg/CLK_IBUF_BUFG
    SLICE_X15Y26         FDRE                                         r  fft/w_address_gen/addr_reg/param_register.o_DATA_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y26         FDRE (Prop_fdre_C_Q)         0.456     5.954 r  fft/w_address_gen/addr_reg/param_register.o_DATA_reg_rep[2]/Q
                         net (fo=103, routed)         1.395     7.349    fft/w_address_gen/addr_reg/addr[2]
    SLICE_X18Y28         LUT5 (Prop_lut5_I1_O)        0.150     7.499 f  fft/w_address_gen/addr_reg/g1_b12/O
                         net (fo=1, routed)           0.603     8.102    fft/w_address_gen/addr_reg/g1_b12_n_0
    SLICE_X16Y29         LUT5 (Prop_lut5_I2_O)        0.328     8.430 f  fft/w_address_gen/addr_reg/mult_out_20_i_19/O
                         net (fo=1, routed)           0.610     9.040    fft/w_address_gen_n_70
    SLICE_X14Y28         LUT3 (Prop_lut3_I0_O)        0.124     9.164 r  fft/mult_out_20_i_6/O
                         net (fo=1, routed)           0.000     9.164    fft/mult_out_20_i_6_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     9.772 r  fft/mult_out_20_i_1/O[3]
                         net (fo=30, routed)          0.843    10.616    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/w_value_i[15]
    DSP48_X0Y10          DSP48E1                                      r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/mult_out_20/A[21]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      6.000     6.000 r  
    Y9                                                0.000     6.000 r  CLK (IN)
                         net (fo=0)                   0.000     6.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     7.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.653    11.136    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/CLK_IBUF_BUFG
    DSP48_X0Y10          DSP48E1                                      r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/mult_out_20/CLK
                         clock pessimism              0.394    11.530    
                         clock uncertainty           -0.035    11.495    
    DSP48_X0Y10          DSP48E1 (Setup_dsp48e1_CLK_A[21])
                                                     -0.545    10.950    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/mult_out_20
  -------------------------------------------------------------------
                         required time                         10.950    
                         arrival time                         -10.616    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.334ns  (required time - arrival time)
  Source:                 fft/w_address_gen/addr_reg/param_register.o_DATA_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            fft/butterfly/cplx_but_4MUL_2ADD_2SUB/mult_out_20/A[22]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (sys_clk_pin rise@6.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.117ns  (logic 1.666ns (32.556%)  route 3.451ns (67.444%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT5=2)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.136ns = ( 11.136 - 6.000 ) 
    Source Clock Delay      (SCD):    5.498ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.736     5.498    fft/w_address_gen/addr_reg/CLK_IBUF_BUFG
    SLICE_X15Y26         FDRE                                         r  fft/w_address_gen/addr_reg/param_register.o_DATA_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y26         FDRE (Prop_fdre_C_Q)         0.456     5.954 r  fft/w_address_gen/addr_reg/param_register.o_DATA_reg_rep[2]/Q
                         net (fo=103, routed)         1.395     7.349    fft/w_address_gen/addr_reg/addr[2]
    SLICE_X18Y28         LUT5 (Prop_lut5_I1_O)        0.150     7.499 f  fft/w_address_gen/addr_reg/g1_b12/O
                         net (fo=1, routed)           0.603     8.102    fft/w_address_gen/addr_reg/g1_b12_n_0
    SLICE_X16Y29         LUT5 (Prop_lut5_I2_O)        0.328     8.430 f  fft/w_address_gen/addr_reg/mult_out_20_i_19/O
                         net (fo=1, routed)           0.610     9.040    fft/w_address_gen_n_70
    SLICE_X14Y28         LUT3 (Prop_lut3_I0_O)        0.124     9.164 r  fft/mult_out_20_i_6/O
                         net (fo=1, routed)           0.000     9.164    fft/mult_out_20_i_6_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     9.772 r  fft/mult_out_20_i_1/O[3]
                         net (fo=30, routed)          0.843    10.616    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/w_value_i[15]
    DSP48_X0Y10          DSP48E1                                      r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/mult_out_20/A[22]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      6.000     6.000 r  
    Y9                                                0.000     6.000 r  CLK (IN)
                         net (fo=0)                   0.000     6.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     7.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.653    11.136    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/CLK_IBUF_BUFG
    DSP48_X0Y10          DSP48E1                                      r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/mult_out_20/CLK
                         clock pessimism              0.394    11.530    
                         clock uncertainty           -0.035    11.495    
    DSP48_X0Y10          DSP48E1 (Setup_dsp48e1_CLK_A[22])
                                                     -0.545    10.950    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/mult_out_20
  -------------------------------------------------------------------
                         required time                         10.950    
                         arrival time                         -10.616    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.335ns  (required time - arrival time)
  Source:                 fft/w_address_gen/addr_reg/param_register.o_DATA_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            fft/butterfly/cplx_but_4MUL_2ADD_2SUB/mult_out_30/A[24]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (sys_clk_pin rise@6.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.120ns  (logic 1.666ns (32.542%)  route 3.454ns (67.458%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT5=2)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.139ns = ( 11.139 - 6.000 ) 
    Source Clock Delay      (SCD):    5.498ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.736     5.498    fft/w_address_gen/addr_reg/CLK_IBUF_BUFG
    SLICE_X15Y26         FDRE                                         r  fft/w_address_gen/addr_reg/param_register.o_DATA_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y26         FDRE (Prop_fdre_C_Q)         0.456     5.954 r  fft/w_address_gen/addr_reg/param_register.o_DATA_reg_rep[2]/Q
                         net (fo=103, routed)         1.395     7.349    fft/w_address_gen/addr_reg/addr[2]
    SLICE_X18Y28         LUT5 (Prop_lut5_I1_O)        0.150     7.499 f  fft/w_address_gen/addr_reg/g1_b12/O
                         net (fo=1, routed)           0.603     8.102    fft/w_address_gen/addr_reg/g1_b12_n_0
    SLICE_X16Y29         LUT5 (Prop_lut5_I2_O)        0.328     8.430 f  fft/w_address_gen/addr_reg/mult_out_20_i_19/O
                         net (fo=1, routed)           0.610     9.040    fft/w_address_gen_n_70
    SLICE_X14Y28         LUT3 (Prop_lut3_I0_O)        0.124     9.164 r  fft/mult_out_20_i_6/O
                         net (fo=1, routed)           0.000     9.164    fft/mult_out_20_i_6_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     9.772 r  fft/mult_out_20_i_1/O[3]
                         net (fo=30, routed)          0.846    10.618    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/w_value_i[15]
    DSP48_X0Y11          DSP48E1                                      r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/mult_out_30/A[24]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      6.000     6.000 r  
    Y9                                                0.000     6.000 r  CLK (IN)
                         net (fo=0)                   0.000     6.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     7.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.656    11.139    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/CLK_IBUF_BUFG
    DSP48_X0Y11          DSP48E1                                      r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/mult_out_30/CLK
                         clock pessimism              0.394    11.533    
                         clock uncertainty           -0.035    11.498    
    DSP48_X0Y11          DSP48E1 (Setup_dsp48e1_CLK_A[24])
                                                     -0.545    10.953    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/mult_out_30
  -------------------------------------------------------------------
                         required time                         10.953    
                         arrival time                         -10.618    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.340ns  (required time - arrival time)
  Source:                 fft/w_address_gen/addr_reg/param_register.o_DATA_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            fft/butterfly/cplx_but_4MUL_2ADD_2SUB/mult_out_20/A[23]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (sys_clk_pin rise@6.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.111ns  (logic 1.666ns (32.597%)  route 3.445ns (67.403%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT5=2)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.136ns = ( 11.136 - 6.000 ) 
    Source Clock Delay      (SCD):    5.498ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.736     5.498    fft/w_address_gen/addr_reg/CLK_IBUF_BUFG
    SLICE_X15Y26         FDRE                                         r  fft/w_address_gen/addr_reg/param_register.o_DATA_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y26         FDRE (Prop_fdre_C_Q)         0.456     5.954 r  fft/w_address_gen/addr_reg/param_register.o_DATA_reg_rep[2]/Q
                         net (fo=103, routed)         1.395     7.349    fft/w_address_gen/addr_reg/addr[2]
    SLICE_X18Y28         LUT5 (Prop_lut5_I1_O)        0.150     7.499 f  fft/w_address_gen/addr_reg/g1_b12/O
                         net (fo=1, routed)           0.603     8.102    fft/w_address_gen/addr_reg/g1_b12_n_0
    SLICE_X16Y29         LUT5 (Prop_lut5_I2_O)        0.328     8.430 f  fft/w_address_gen/addr_reg/mult_out_20_i_19/O
                         net (fo=1, routed)           0.610     9.040    fft/w_address_gen_n_70
    SLICE_X14Y28         LUT3 (Prop_lut3_I0_O)        0.124     9.164 r  fft/mult_out_20_i_6/O
                         net (fo=1, routed)           0.000     9.164    fft/mult_out_20_i_6_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     9.772 r  fft/mult_out_20_i_1/O[3]
                         net (fo=30, routed)          0.837    10.609    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/w_value_i[15]
    DSP48_X0Y10          DSP48E1                                      r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/mult_out_20/A[23]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      6.000     6.000 r  
    Y9                                                0.000     6.000 r  CLK (IN)
                         net (fo=0)                   0.000     6.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     7.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.653    11.136    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/CLK_IBUF_BUFG
    DSP48_X0Y10          DSP48E1                                      r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/mult_out_20/CLK
                         clock pessimism              0.394    11.530    
                         clock uncertainty           -0.035    11.495    
    DSP48_X0Y10          DSP48E1 (Setup_dsp48e1_CLK_A[23])
                                                     -0.545    10.950    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/mult_out_20
  -------------------------------------------------------------------
                         required time                         10.950    
                         arrival time                         -10.609    
  -------------------------------------------------------------------
                         slack                                  0.340    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 fft/butterfly/cplx_but_4MUL_2ADD_2SUB/dout1_re_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            fft/workt_ram_unit_r/RAM_reg/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.164ns (41.949%)  route 0.227ns (58.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.582     1.529    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/CLK_IBUF_BUFG
    SLICE_X8Y23          FDRE                                         r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/dout1_re_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y23          FDRE (Prop_fdre_C_Q)         0.164     1.693 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/dout1_re_reg[3]/Q
                         net (fo=2, routed)           0.227     1.920    fft/workt_ram_unit_r/i_DATA_A[3]
    RAMB18_X0Y8          RAMB18E1                                     r  fft/workt_ram_unit_r/RAM_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.890     2.085    fft/workt_ram_unit_r/CLK_A
    RAMB18_X0Y8          RAMB18E1                                     r  fft/workt_ram_unit_r/RAM_reg/CLKARDCLK
                         clock pessimism             -0.500     1.584    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[3])
                                                      0.296     1.880    fft/workt_ram_unit_r/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 fft/butterfly/cplx_but_4MUL_2ADD_2SUB/dout2_im_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            fft/workt_ram_unit_i/RAM_reg/DIBDI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.128ns (33.792%)  route 0.251ns (66.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.584     1.531    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/CLK_IBUF_BUFG
    SLICE_X13Y22         FDRE                                         r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/dout2_im_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDRE (Prop_fdre_C_Q)         0.128     1.659 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/dout2_im_reg[2]/Q
                         net (fo=2, routed)           0.251     1.910    fft/workt_ram_unit_i/i_DATA_B[2]
    RAMB18_X0Y9          RAMB18E1                                     r  fft/workt_ram_unit_i/RAM_reg/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.893     2.088    fft/workt_ram_unit_i/CLK_B
    RAMB18_X0Y9          RAMB18E1                                     r  fft/workt_ram_unit_i/RAM_reg/CLKBWRCLK
                         clock pessimism             -0.480     1.607    
    RAMB18_X0Y9          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[2])
                                                      0.243     1.850    fft/workt_ram_unit_i/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 fft/butterfly/cplx_but_4MUL_2ADD_2SUB/dout1_im_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            fft/workt_ram_unit_i/RAM_reg/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.148ns (38.620%)  route 0.235ns (61.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.582     1.529    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/CLK_IBUF_BUFG
    SLICE_X10Y23         FDRE                                         r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/dout1_im_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23         FDRE (Prop_fdre_C_Q)         0.148     1.677 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/dout1_im_reg[6]/Q
                         net (fo=2, routed)           0.235     1.912    fft/workt_ram_unit_i/i_DATA_A[6]
    RAMB18_X0Y9          RAMB18E1                                     r  fft/workt_ram_unit_i/RAM_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.890     2.085    fft/workt_ram_unit_i/CLK_A
    RAMB18_X0Y9          RAMB18E1                                     r  fft/workt_ram_unit_i/RAM_reg/CLKARDCLK
                         clock pessimism             -0.480     1.604    
    RAMB18_X0Y9          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[6])
                                                      0.243     1.847    fft/workt_ram_unit_i/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 fft/butterfly/cplx_but_4MUL_2ADD_2SUB/dout1_re_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            fft/out_fifo/ram_unit_r/RAM_reg/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.164ns (36.068%)  route 0.291ns (63.932%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.582     1.529    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/CLK_IBUF_BUFG
    SLICE_X12Y23         FDRE                                         r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/dout1_re_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y23         FDRE (Prop_fdre_C_Q)         0.164     1.693 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/dout1_re_reg[4]/Q
                         net (fo=2, routed)           0.291     1.984    fft/out_fifo/ram_unit_r/RAM_reg_0[4]
    RAMB18_X0Y11         RAMB18E1                                     r  fft/out_fifo/ram_unit_r/RAM_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.893     2.088    fft/out_fifo/ram_unit_r/CLK_IBUF_BUFG
    RAMB18_X0Y11         RAMB18E1                                     r  fft/out_fifo/ram_unit_r/RAM_reg/CLKARDCLK
                         clock pessimism             -0.480     1.607    
    RAMB18_X0Y11         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[4])
                                                      0.296     1.903    fft/out_fifo/ram_unit_r/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.903    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 fft/butterfly/cplx_but_4MUL_2ADD_2SUB/dout2_im_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            fft/workt_ram_unit_i/RAM_reg/DIBDI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.148ns (37.946%)  route 0.242ns (62.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.584     1.531    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/CLK_IBUF_BUFG
    SLICE_X8Y21          FDRE                                         r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/dout2_im_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDRE (Prop_fdre_C_Q)         0.148     1.679 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/dout2_im_reg[4]/Q
                         net (fo=2, routed)           0.242     1.921    fft/workt_ram_unit_i/i_DATA_B[4]
    RAMB18_X0Y9          RAMB18E1                                     r  fft/workt_ram_unit_i/RAM_reg/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.893     2.088    fft/workt_ram_unit_i/CLK_B
    RAMB18_X0Y9          RAMB18E1                                     r  fft/workt_ram_unit_i/RAM_reg/CLKBWRCLK
                         clock pessimism             -0.500     1.587    
    RAMB18_X0Y9          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[4])
                                                      0.243     1.830    fft/workt_ram_unit_i/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 fft/butterfly/cplx_but_4MUL_2ADD_2SUB/dout2_re_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            fft/workt_ram_unit_r/RAM_reg/DIBDI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.164ns (34.220%)  route 0.315ns (65.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.581     1.528    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/CLK_IBUF_BUFG
    SLICE_X12Y24         FDRE                                         r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/dout2_re_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y24         FDRE (Prop_fdre_C_Q)         0.164     1.692 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/dout2_re_reg[0]/Q
                         net (fo=2, routed)           0.315     2.007    fft/workt_ram_unit_r/i_DATA_B[0]
    RAMB18_X0Y8          RAMB18E1                                     r  fft/workt_ram_unit_r/RAM_reg/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.893     2.088    fft/workt_ram_unit_r/CLK_B
    RAMB18_X0Y8          RAMB18E1                                     r  fft/workt_ram_unit_r/RAM_reg/CLKBWRCLK
                         clock pessimism             -0.480     1.607    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[0])
                                                      0.296     1.903    fft/workt_ram_unit_r/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.903    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 fft/butterfly/cplx_but_4MUL_2ADD_2SUB/dout2_re_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            fft/workt_ram_unit_r/RAM_reg/DIBDI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.164ns (34.496%)  route 0.311ns (65.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.585     1.532    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/CLK_IBUF_BUFG
    SLICE_X10Y29         FDRE                                         r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/dout2_re_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         FDRE (Prop_fdre_C_Q)         0.164     1.696 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/dout2_re_reg[12]/Q
                         net (fo=2, routed)           0.311     2.007    fft/workt_ram_unit_r/i_DATA_B[12]
    RAMB18_X0Y8          RAMB18E1                                     r  fft/workt_ram_unit_r/RAM_reg/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.893     2.088    fft/workt_ram_unit_r/CLK_B
    RAMB18_X0Y8          RAMB18E1                                     r  fft/workt_ram_unit_r/RAM_reg/CLKBWRCLK
                         clock pessimism             -0.480     1.607    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[12])
                                                      0.296     1.903    fft/workt_ram_unit_r/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.903    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 fft/butterfly/cplx_but_4MUL_2ADD_2SUB/dout1_re_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            fft/workt_ram_unit_r/RAM_reg/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.164ns (34.272%)  route 0.315ns (65.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.581     1.528    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/CLK_IBUF_BUFG
    SLICE_X8Y25          FDRE                                         r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/dout1_re_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y25          FDRE (Prop_fdre_C_Q)         0.164     1.692 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/dout1_re_reg[6]/Q
                         net (fo=2, routed)           0.315     2.006    fft/workt_ram_unit_r/i_DATA_A[6]
    RAMB18_X0Y8          RAMB18E1                                     r  fft/workt_ram_unit_r/RAM_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.890     2.085    fft/workt_ram_unit_r/CLK_A
    RAMB18_X0Y8          RAMB18E1                                     r  fft/workt_ram_unit_r/RAM_reg/CLKARDCLK
                         clock pessimism             -0.480     1.604    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[6])
                                                      0.296     1.900    fft/workt_ram_unit_r/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.900    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 fft/butterfly/cplx_but_4MUL_2ADD_2SUB/dout2_im_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            fft/workt_ram_unit_i/RAM_reg/DIBDI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.128ns (32.063%)  route 0.271ns (67.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.610     1.557    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/CLK_IBUF_BUFG
    SLICE_X7Y24          FDRE                                         r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/dout2_im_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDRE (Prop_fdre_C_Q)         0.128     1.685 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/dout2_im_reg[8]/Q
                         net (fo=2, routed)           0.271     1.956    fft/workt_ram_unit_i/i_DATA_B[8]
    RAMB18_X0Y9          RAMB18E1                                     r  fft/workt_ram_unit_i/RAM_reg/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.893     2.088    fft/workt_ram_unit_i/CLK_B
    RAMB18_X0Y9          RAMB18E1                                     r  fft/workt_ram_unit_i/RAM_reg/CLKBWRCLK
                         clock pessimism             -0.480     1.607    
    RAMB18_X0Y9          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[8])
                                                      0.242     1.849    fft/workt_ram_unit_i/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 fft/butterfly/cplx_but_4MUL_2ADD_2SUB/dout1_re_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            fft/out_fifo/ram_unit_r/RAM_reg/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.164ns (33.388%)  route 0.327ns (66.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.584     1.531    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/CLK_IBUF_BUFG
    SLICE_X8Y22          FDRE                                         r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/dout1_re_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y22          FDRE (Prop_fdre_C_Q)         0.164     1.695 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/dout1_re_reg[0]/Q
                         net (fo=2, routed)           0.327     2.022    fft/out_fifo/ram_unit_r/RAM_reg_0[0]
    RAMB18_X0Y11         RAMB18E1                                     r  fft/out_fifo/ram_unit_r/RAM_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.893     2.088    fft/out_fifo/ram_unit_r/CLK_IBUF_BUFG
    RAMB18_X0Y11         RAMB18E1                                     r  fft/out_fifo/ram_unit_r/RAM_reg/CLKARDCLK
                         clock pessimism             -0.480     1.607    
    RAMB18_X0Y11         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[0])
                                                      0.296     1.903    fft/out_fifo/ram_unit_r/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.903    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.119    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 3.000 }
Period(ns):         6.000
Sources:            { CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         6.000       2.116      DSP48_X0Y11   fft/butterfly/cplx_but_4MUL_2ADD_2SUB/mult_out_30/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         6.000       2.116      DSP48_X0Y9    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/mult_out_40/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         6.000       3.424      RAMB18_X0Y6   fft/in_fifo/ram_unit_i/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         6.000       3.424      RAMB18_X0Y6   fft/in_fifo/ram_unit_i/RAM_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         6.000       3.424      RAMB18_X0Y7   fft/in_fifo/ram_unit_r/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         6.000       3.424      RAMB18_X0Y7   fft/in_fifo/ram_unit_r/RAM_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         6.000       3.424      RAMB18_X0Y10  fft/out_fifo/ram_unit_i/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         6.000       3.424      RAMB18_X0Y10  fft/out_fifo/ram_unit_i/RAM_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         6.000       3.424      RAMB18_X0Y11  fft/out_fifo/ram_unit_r/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         6.000       3.424      RAMB18_X0Y11  fft/out_fifo/ram_unit_r/RAM_reg/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X6Y19   fft/delay_address_A/genblk1[1].param/param_register.o_DATA_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X6Y19   fft/delay_address_A/genblk1[1].param/param_register.o_DATA_reg[1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X6Y19   fft/delay_address_A/genblk1[1].param/param_register.o_DATA_reg[2]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X6Y19   fft/delay_address_A/genblk1[1].param/param_register.o_DATA_reg[3]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X6Y19   fft/delay_address_A/genblk1[1].param/param_register.o_DATA_reg[4]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X6Y19   fft/delay_address_A/genblk1[1].param/param_register.o_DATA_reg[5]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X6Y19   fft/delay_address_A/genblk1[1].param/param_register.o_DATA_reg[6]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X6Y19   fft/delay_address_A/genblk1[1].param/param_register.o_DATA_reg[7]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X4Y19   fft/delay_address_B/genblk1[1].param/param_register.o_DATA_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X4Y19   fft/delay_address_B/genblk1[1].param/param_register.o_DATA_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X6Y19   fft/delay_address_A/genblk1[1].param/param_register.o_DATA_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X6Y19   fft/delay_address_A/genblk1[1].param/param_register.o_DATA_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X6Y19   fft/delay_address_A/genblk1[1].param/param_register.o_DATA_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X6Y19   fft/delay_address_A/genblk1[1].param/param_register.o_DATA_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X6Y19   fft/delay_address_A/genblk1[1].param/param_register.o_DATA_reg[2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X6Y19   fft/delay_address_A/genblk1[1].param/param_register.o_DATA_reg[2]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X6Y19   fft/delay_address_A/genblk1[1].param/param_register.o_DATA_reg[3]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X6Y19   fft/delay_address_A/genblk1[1].param/param_register.o_DATA_reg[3]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X6Y19   fft/delay_address_A/genblk1[1].param/param_register.o_DATA_reg[4]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X6Y19   fft/delay_address_A/genblk1[1].param/param_register.o_DATA_reg[4]_srl2/CLK



