{
  "Project": "modules",
  "Configurations": [
    {
      "Name": "Quokka",
      "ClockFrequency": 50000000
    },
    {
      "Name": "Test",
      "ClockFrequency": 10
    }
  ],
  "RTL": {
    "TemplatesPath": "../rtl.hdl/templates",
    "Vendor": "intel",
    "Device": "generic"
  },
  "HDL": "Verilog",
  "ProjectLocation": "hdl/Verilog/generated"
}