<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.43.0 (0)
 -->
<!-- Title: G Pages: 1 -->
<svg width="1406pt" height="652pt"
 viewBox="0.00 0.00 1406.00 652.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 648)">
<title>G</title>
<polygon fill="white" stroke="transparent" points="-4,4 -4,-648 1402,-648 1402,4 -4,4"/>
<g id="clust1" class="cluster">
<title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index=0&#10;full_system=false&#10;sim_quantum=0&#10;time_sync_enable=false&#10;time_sync_period=100000000000&#10;time_sync_spin_threshold=100000000">
<path fill="#bab6ae" stroke="#000000" d="M20,-8C20,-8 1378,-8 1378,-8 1384,-8 1390,-14 1390,-20 1390,-20 1390,-624 1390,-624 1390,-630 1384,-636 1378,-636 1378,-636 20,-636 20,-636 14,-636 8,-630 8,-624 8,-624 8,-20 8,-20 8,-14 14,-8 20,-8"/>
<text text-anchor="middle" x="699" y="-620.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="699" y="-605.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster">
<title>cluster_system</title>
<g id="a_clust2"><a xlink:title="auto_unlink_shared_backstore=false&#10;cache_line_size=64&#10;eventq_index=0&#10;exit_on_work_items=false&#10;init_param=0&#10;m5ops_base=0&#10;mem_mode=timing&#10;mem_ranges=0:2147483648&#10;memories=system.mem_ctrls0.dram system.mem_ctrls1.dram&#10;mmap_using_noreserve=false&#10;multi_thread=false&#10;&#10;um_work_ids=16&#10;&#13;eadfile=&#10;&#13;edirect_paths=&#10;shadow_rom_ranges=&#10;shared_backstore=&#10;symbolfile=&#10;thermal_components=&#10;thermal_model=Null&#10;work_begin_ckpt_count=0&#10;work_begin_cpu_id_exit=&#45;1&#10;work_begin_exit_count=0&#10;work_cpus_ckpt_count=0&#10;work_end_ckpt_count=0&#10;work_end_exit_count=0&#10;work_item_id=&#45;1&#10;workload=system.workload">
<path fill="#e4e7eb" stroke="#000000" d="M28,-16C28,-16 1370,-16 1370,-16 1376,-16 1382,-22 1382,-28 1382,-28 1382,-578 1382,-578 1382,-584 1376,-590 1370,-590 1370,-590 28,-590 28,-590 22,-590 16,-584 16,-578 16,-578 16,-28 16,-28 16,-22 22,-16 28,-16"/>
<text text-anchor="middle" x="699" y="-574.8" font-family="Arial" font-size="14.00" fill="#000000">system </text>
<text text-anchor="middle" x="699" y="-559.8" font-family="Arial" font-size="14.00" fill="#000000">: SimpleSeSystem</text>
</a>
</g>
</g>
<g id="clust6" class="cluster">
<title>cluster_system_membus</title>
<g id="a_clust6"><a xlink:title="clk_domain=system.clk_domain&#10;eventq_index=0&#10;forward_latency=4&#10;frontend_latency=3&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=true&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.membus.power_state&#10;&#13;esponse_latency=2&#10;snoop_filter=system.membus.snoop_filter&#10;snoop_response_latency=4&#10;system=system&#10;use_default_range=false&#10;width=16">
<path fill="#6f798c" stroke="#000000" d="M36,-362C36,-362 272,-362 272,-362 278,-362 284,-368 284,-374 284,-374 284,-441 284,-441 284,-447 278,-453 272,-453 272,-453 36,-453 36,-453 30,-453 24,-447 24,-441 24,-441 24,-374 24,-374 24,-368 30,-362 36,-362"/>
<text text-anchor="middle" x="154" y="-437.8" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="154" y="-422.8" font-family="Arial" font-size="14.00" fill="#000000">: SystemXBar</text>
</a>
</g>
</g>
<g id="clust9" class="cluster">
<title>cluster_system_cpu_cluster</title>
<g id="a_clust9"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#bab6ae" stroke="#000000" d="M304,-24C304,-24 1362,-24 1362,-24 1368,-24 1374,-30 1374,-36 1374,-36 1374,-487 1374,-487 1374,-493 1368,-499 1362,-499 1362,-499 304,-499 304,-499 298,-499 292,-493 292,-487 292,-487 292,-36 292,-36 292,-30 298,-24 304,-24"/>
<text text-anchor="middle" x="833" y="-483.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_cluster </text>
<text text-anchor="middle" x="833" y="-468.8" font-family="Arial" font-size="14.00" fill="#000000">: CpuCluster</text>
</a>
</g>
</g>
<g id="clust12" class="cluster">
<title>cluster_system_cpu_cluster_cpus</title>
<g id="a_clust12"><a xlink:title="branchPred=system.cpu_cluster.cpus.branchPred&#10;checker=Null&#10;clk_domain=system.cpu_cluster.clk_domain&#10;cpu_id=0&#10;decodeCycleInput=true&#10;decodeInputBufferSize=3&#10;decodeInputWidth=2&#10;decodeToExecuteForwardDelay=1&#10;decoder=system.cpu_cluster.cpus.decoder&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;enableIdling=true&#10;eventq_index=0&#10;executeAllowEarlyMemoryIssue=true&#10;executeBranchDelay=1&#10;executeCommitLimit=2&#10;executeCycleInput=true&#10;executeFuncUnits=system.cpu_cluster.cpus.executeFuncUnits&#10;executeInputBufferSize=7&#10;executeInputWidth=2&#10;executeIssueLimit=2&#10;executeLSQMaxStoreBufferStoresPerCycle=2&#10;executeLSQRequestsQueueSize=1&#10;executeLSQStoreBufferSize=5&#10;executeLSQTransfersQueueSize=2&#10;executeMaxAccessesInMemory=2&#10;executeMemoryCommitLimit=1&#10;executeMemoryIssueLimit=1&#10;executeMemoryWidth=0&#10;executeSetTraceTimeOnCommit=true&#10;executeSetTraceTimeOnIssue=false&#10;fetch1FetchLimit=1&#10;fetch1LineSnapWidth=0&#10;fetch1LineWidth=0&#10;fetch1ToFetch2BackwardDelay=1&#10;fetch1ToFetch2ForwardDelay=1&#10;fetch2CycleInput=true&#10;fetch2InputBufferSize=2&#10;fetch2ToDecodeForwardDelay=1&#10;function_trace=false&#10;function_trace_start=0&#10;interrupts=system.cpu_cluster.cpus.interrupts&#10;isa=system.cpu_cluster.cpus.isa&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu_cluster.cpus.mmu&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu_cluster.cpus.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;simpoint_start_insts=&#10;socket_id=0&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;threadPolicy=RoundRobin&#10;tracer=system.cpu_cluster.cpus.tracer&#10;workload=system.cpu_cluster.cpus.workload">
<path fill="#bbc6d9" stroke="#000000" d="M540,-32C540,-32 1354,-32 1354,-32 1360,-32 1366,-38 1366,-44 1366,-44 1366,-342 1366,-342 1366,-348 1360,-354 1354,-354 1354,-354 540,-354 540,-354 534,-354 528,-348 528,-342 528,-342 528,-44 528,-44 528,-38 534,-32 540,-32"/>
<text text-anchor="middle" x="947" y="-338.8" font-family="Arial" font-size="14.00" fill="#000000">cpus </text>
<text text-anchor="middle" x="947" y="-323.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmMinorCPU</text>
</a>
</g>
</g>
<g id="clust13" class="cluster">
<title>cluster_system_cpu_cluster_cpus_mmu</title>
<g id="a_clust13"><a xlink:title="dtb=system.cpu_cluster.cpus.mmu.dtb&#10;dtb_walker=system.cpu_cluster.cpus.mmu.dtb_walker&#10;eventq_index=0&#10;itb=system.cpu_cluster.cpus.mmu.itb&#10;itb_walker=system.cpu_cluster.cpus.mmu.itb_walker&#10;&#13;elease_se=system.cpu_cluster.cpus.isa.release_se&#10;stage2_dtb=system.cpu_cluster.cpus.mmu.stage2_dtb&#10;stage2_dtb_walker=system.cpu_cluster.cpus.mmu.stage2_dtb_walker&#10;stage2_itb=system.cpu_cluster.cpus.mmu.stage2_itb&#10;stage2_itb_walker=system.cpu_cluster.cpus.mmu.stage2_itb_walker&#10;sys=system">
<path fill="#bab6ae" stroke="#000000" d="M752,-163C752,-163 1346,-163 1346,-163 1352,-163 1358,-169 1358,-175 1358,-175 1358,-296 1358,-296 1358,-302 1352,-308 1346,-308 1346,-308 752,-308 752,-308 746,-308 740,-302 740,-296 740,-296 740,-175 740,-175 740,-169 746,-163 752,-163"/>
<text text-anchor="middle" x="1049" y="-292.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="1049" y="-277.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmMMU</text>
</a>
</g>
</g>
<g id="clust19" class="cluster">
<title>cluster_system_cpu_cluster_cpus_mmu_itb_walker</title>
<g id="a_clust19"><a xlink:title="clk_domain=system.cpu_cluster.clk_domain&#10;eventq_index=0&#10;is_stage2=false&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu_cluster.cpus.mmu.itb_walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M1239,-171C1239,-171 1338,-171 1338,-171 1344,-171 1350,-177 1350,-183 1350,-183 1350,-250 1350,-250 1350,-256 1344,-262 1338,-262 1338,-262 1239,-262 1239,-262 1233,-262 1227,-256 1227,-250 1227,-250 1227,-183 1227,-183 1227,-177 1233,-171 1239,-171"/>
<text text-anchor="middle" x="1288.5" y="-246.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker </text>
<text text-anchor="middle" x="1288.5" y="-231.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust21" class="cluster">
<title>cluster_system_cpu_cluster_cpus_mmu_dtb_walker</title>
<g id="a_clust21"><a xlink:title="clk_domain=system.cpu_cluster.clk_domain&#10;eventq_index=0&#10;is_stage2=false&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu_cluster.cpus.mmu.dtb_walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M1108,-171C1108,-171 1207,-171 1207,-171 1213,-171 1219,-177 1219,-183 1219,-183 1219,-250 1219,-250 1219,-256 1213,-262 1207,-262 1207,-262 1108,-262 1108,-262 1102,-262 1096,-256 1096,-250 1096,-250 1096,-183 1096,-183 1096,-177 1102,-171 1108,-171"/>
<text text-anchor="middle" x="1157.5" y="-246.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker </text>
<text text-anchor="middle" x="1157.5" y="-231.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust23" class="cluster">
<title>cluster_system_cpu_cluster_cpus_mmu_stage2_itb_walker</title>
<g id="a_clust23"><a xlink:title="clk_domain=system.cpu_cluster.clk_domain&#10;eventq_index=0&#10;is_stage2=true&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu_cluster.cpus.mmu.stage2_itb_walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M934,-171C934,-171 1076,-171 1076,-171 1082,-171 1088,-177 1088,-183 1088,-183 1088,-250 1088,-250 1088,-256 1082,-262 1076,-262 1076,-262 934,-262 934,-262 928,-262 922,-256 922,-250 922,-250 922,-183 922,-183 922,-177 928,-171 934,-171"/>
<text text-anchor="middle" x="1005" y="-246.8" font-family="Arial" font-size="14.00" fill="#000000">stage2_itb_walker </text>
<text text-anchor="middle" x="1005" y="-231.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmStage2TableWalker</text>
</a>
</g>
</g>
<g id="clust25" class="cluster">
<title>cluster_system_cpu_cluster_cpus_mmu_stage2_dtb_walker</title>
<g id="a_clust25"><a xlink:title="clk_domain=system.cpu_cluster.clk_domain&#10;eventq_index=0&#10;is_stage2=true&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu_cluster.cpus.mmu.stage2_dtb_walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M760,-171C760,-171 902,-171 902,-171 908,-171 914,-177 914,-183 914,-183 914,-250 914,-250 914,-256 908,-262 902,-262 902,-262 760,-262 760,-262 754,-262 748,-256 748,-250 748,-250 748,-183 748,-183 748,-177 754,-171 760,-171"/>
<text text-anchor="middle" x="831" y="-246.8" font-family="Arial" font-size="14.00" fill="#000000">stage2_dtb_walker </text>
<text text-anchor="middle" x="831" y="-231.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmStage2TableWalker</text>
</a>
</g>
</g>
<g id="clust117" class="cluster">
<title>cluster_system_cpu_cluster_cpus_icache</title>
<g id="a_clust117"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=3&#10;clk_domain=system.cpu_cluster.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu_cluster.cpus.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu_cluster.cpus.icache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=49152&#10;system=system&#10;tag_latency=1&#10;tags=system.cpu_cluster.cpus.icache.tags&#10;tgts_per_mshr=8&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M548,-40C548,-40 710,-40 710,-40 716,-40 722,-46 722,-52 722,-52 722,-119 722,-119 722,-125 716,-131 710,-131 710,-131 548,-131 548,-131 542,-131 536,-125 536,-119 536,-119 536,-52 536,-52 536,-46 542,-40 548,-40"/>
<text text-anchor="middle" x="629" y="-115.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="629" y="-100.8" font-family="Arial" font-size="14.00" fill="#000000">: L1I</text>
</a>
</g>
</g>
<g id="clust123" class="cluster">
<title>cluster_system_cpu_cluster_cpus_dcache</title>
<g id="a_clust123"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_cluster.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=16&#10;power_model=&#10;power_state=system.cpu_cluster.cpus.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu_cluster.cpus.dcache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu_cluster.cpus.dcache.tags&#10;tgts_per_mshr=16&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=16&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M742,-40C742,-40 904,-40 904,-40 910,-40 916,-46 916,-52 916,-52 916,-119 916,-119 916,-125 910,-131 904,-131 904,-131 742,-131 742,-131 736,-131 730,-125 730,-119 730,-119 730,-52 730,-52 730,-46 736,-40 742,-40"/>
<text text-anchor="middle" x="823" y="-115.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="823" y="-100.8" font-family="Arial" font-size="14.00" fill="#000000">: L1D</text>
</a>
</g>
</g>
<g id="clust130" class="cluster">
<title>cluster_system_cpu_cluster_toL2Bus</title>
<g id="a_clust130"><a xlink:title="clk_domain=system.cpu_cluster.clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.cpu_cluster.toL2Bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=system.cpu_cluster.toL2Bus.snoop_filter&#10;snoop_response_latency=1&#10;system=system&#10;use_default_range=false&#10;width=64">
<path fill="#6f798c" stroke="#000000" d="M645,-362C645,-362 881,-362 881,-362 887,-362 893,-368 893,-374 893,-374 893,-441 893,-441 893,-447 887,-453 881,-453 881,-453 645,-453 645,-453 639,-453 633,-447 633,-441 633,-441 633,-374 633,-374 633,-368 639,-362 645,-362"/>
<text text-anchor="middle" x="763" y="-437.8" font-family="Arial" font-size="14.00" fill="#000000">toL2Bus </text>
<text text-anchor="middle" x="763" y="-422.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust133" class="cluster">
<title>cluster_system_cpu_cluster_l2</title>
<g id="a_clust133"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=16&#10;clk_domain=system.cpu_cluster.clk_domain&#10;clusivity=mostly_excl&#10;compressor=Null&#10;data_latency=12&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=32&#10;power_model=&#10;power_state=system.cpu_cluster.l2.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu_cluster.l2.replacement_policy&#10;&#13;esponse_latency=5&#10;sequential_access=false&#10;size=1048576&#10;system=system&#10;tag_latency=12&#10;tags=system.cpu_cluster.l2.tags&#10;tgts_per_mshr=8&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#9f9c95" stroke="#000000" d="M312,-171C312,-171 474,-171 474,-171 480,-171 486,-177 486,-183 486,-183 486,-250 486,-250 486,-256 480,-262 474,-262 474,-262 312,-262 312,-262 306,-262 300,-256 300,-250 300,-250 300,-183 300,-183 300,-177 306,-171 312,-171"/>
<text text-anchor="middle" x="393" y="-246.8" font-family="Arial" font-size="14.00" fill="#000000">l2 </text>
<text text-anchor="middle" x="393" y="-231.8" font-family="Arial" font-size="14.00" fill="#000000">: L2</text>
</a>
</g>
</g>
<g id="clust139" class="cluster">
<title>cluster_system_mem_ctrls0</title>
<g id="a_clust139"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls0.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls0.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M41,-171C41,-171 109,-171 109,-171 115,-171 121,-177 121,-183 121,-183 121,-250 121,-250 121,-256 115,-262 109,-262 109,-262 41,-262 41,-262 35,-262 29,-256 29,-250 29,-250 29,-183 29,-183 29,-177 35,-171 41,-171"/>
<text text-anchor="middle" x="75" y="-246.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls0 </text>
<text text-anchor="middle" x="75" y="-231.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust143" class="cluster">
<title>cluster_system_mem_ctrls1</title>
<g id="a_clust143"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls1.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls1.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M141,-171C141,-171 209,-171 209,-171 215,-171 221,-177 221,-183 221,-183 221,-250 221,-250 221,-256 215,-262 209,-262 209,-262 141,-262 141,-262 135,-262 129,-256 129,-250 129,-250 129,-183 129,-183 129,-177 135,-171 141,-171"/>
<text text-anchor="middle" x="175" y="-246.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls1 </text>
<text text-anchor="middle" x="175" y="-231.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<!-- system_system_port -->
<g id="node1" class="node">
<title>system_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M188.5,-507.5C188.5,-507.5 255.5,-507.5 255.5,-507.5 261.5,-507.5 267.5,-513.5 267.5,-519.5 267.5,-519.5 267.5,-531.5 267.5,-531.5 267.5,-537.5 261.5,-543.5 255.5,-543.5 255.5,-543.5 188.5,-543.5 188.5,-543.5 182.5,-543.5 176.5,-537.5 176.5,-531.5 176.5,-531.5 176.5,-519.5 176.5,-519.5 176.5,-513.5 182.5,-507.5 188.5,-507.5"/>
<text text-anchor="middle" x="222" y="-521.8" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- system_membus_cpu_side_ports -->
<g id="node2" class="node">
<title>system_membus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M180,-370.5C180,-370.5 264,-370.5 264,-370.5 270,-370.5 276,-376.5 276,-382.5 276,-382.5 276,-394.5 276,-394.5 276,-400.5 270,-406.5 264,-406.5 264,-406.5 180,-406.5 180,-406.5 174,-406.5 168,-400.5 168,-394.5 168,-394.5 168,-382.5 168,-382.5 168,-376.5 174,-370.5 180,-370.5"/>
<text text-anchor="middle" x="222" y="-384.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_system_port&#45;&gt;system_membus_cpu_side_ports -->
<g id="edge1" class="edge">
<title>system_system_port&#45;&gt;system_membus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M222,-507.4C222,-484.6 222,-443.98 222,-416.89"/>
<polygon fill="black" stroke="black" points="225.5,-416.89 222,-406.89 218.5,-416.89 225.5,-416.89"/>
</g>
<!-- system_cpu_cluster_l2_mem_side -->
<g id="node17" class="node">
<title>system_cpu_cluster_l2_mem_side</title>
<path fill="#7f7c77" stroke="#000000" d="M320,-179.5C320,-179.5 376,-179.5 376,-179.5 382,-179.5 388,-185.5 388,-191.5 388,-191.5 388,-203.5 388,-203.5 388,-209.5 382,-215.5 376,-215.5 376,-215.5 320,-215.5 320,-215.5 314,-215.5 308,-209.5 308,-203.5 308,-203.5 308,-191.5 308,-191.5 308,-185.5 314,-179.5 320,-179.5"/>
<text text-anchor="middle" x="348" y="-193.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu_cluster_l2_mem_side -->
<g id="edge2" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu_cluster_l2_mem_side</title>
<path fill="none" stroke="black" d="M239.22,-361.67C265.36,-322.47 314.33,-249.01 336.53,-215.7"/>
<polygon fill="black" stroke="black" points="236.04,-360.13 233.4,-370.39 241.86,-364.02 236.04,-360.13"/>
</g>
<!-- system_membus_mem_side_ports -->
<g id="node3" class="node">
<title>system_membus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M44,-370.5C44,-370.5 138,-370.5 138,-370.5 144,-370.5 150,-376.5 150,-382.5 150,-382.5 150,-394.5 150,-394.5 150,-400.5 144,-406.5 138,-406.5 138,-406.5 44,-406.5 44,-406.5 38,-406.5 32,-400.5 32,-394.5 32,-394.5 32,-382.5 32,-382.5 32,-376.5 38,-370.5 44,-370.5"/>
<text text-anchor="middle" x="91" y="-384.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_mem_ctrls0_port -->
<g id="node18" class="node">
<title>system_mem_ctrls0_port</title>
<path fill="#94918b" stroke="#000000" d="M71,-179.5C71,-179.5 101,-179.5 101,-179.5 107,-179.5 113,-185.5 113,-191.5 113,-191.5 113,-203.5 113,-203.5 113,-209.5 107,-215.5 101,-215.5 101,-215.5 71,-215.5 71,-215.5 65,-215.5 59,-209.5 59,-203.5 59,-203.5 59,-191.5 59,-191.5 59,-185.5 65,-179.5 71,-179.5"/>
<text text-anchor="middle" x="86" y="-193.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls0_port -->
<g id="edge3" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls0_port</title>
<path fill="none" stroke="black" d="M90.55,-370.39C89.68,-337.52 87.77,-265.26 86.72,-225.7"/>
<polygon fill="black" stroke="black" points="90.22,-225.61 86.46,-215.7 83.22,-225.79 90.22,-225.61"/>
</g>
<!-- system_mem_ctrls1_port -->
<g id="node19" class="node">
<title>system_mem_ctrls1_port</title>
<path fill="#94918b" stroke="#000000" d="M149,-179.5C149,-179.5 179,-179.5 179,-179.5 185,-179.5 191,-185.5 191,-191.5 191,-191.5 191,-203.5 191,-203.5 191,-209.5 185,-215.5 179,-215.5 179,-215.5 149,-215.5 149,-215.5 143,-215.5 137,-209.5 137,-203.5 137,-203.5 137,-191.5 137,-191.5 137,-185.5 143,-179.5 149,-179.5"/>
<text text-anchor="middle" x="164" y="-193.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls1_port -->
<g id="edge4" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls1_port</title>
<path fill="none" stroke="black" d="M112.1,-370.29C116.93,-365.46 121.63,-359.9 125,-354 148.33,-313.19 157.85,-258.54 161.63,-226.08"/>
<polygon fill="black" stroke="black" points="165.13,-226.28 162.7,-215.97 158.17,-225.54 165.13,-226.28"/>
</g>
<!-- system_cpu_cluster_cpus_icache_port -->
<g id="node4" class="node">
<title>system_cpu_cluster_cpus_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M548,-179.5C548,-179.5 610,-179.5 610,-179.5 616,-179.5 622,-185.5 622,-191.5 622,-191.5 622,-203.5 622,-203.5 622,-209.5 616,-215.5 610,-215.5 610,-215.5 548,-215.5 548,-215.5 542,-215.5 536,-209.5 536,-203.5 536,-203.5 536,-191.5 536,-191.5 536,-185.5 542,-179.5 548,-179.5"/>
<text text-anchor="middle" x="579" y="-193.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu_cluster_cpus_icache_cpu_side -->
<g id="node10" class="node">
<title>system_cpu_cluster_cpus_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M654.5,-48.5C654.5,-48.5 701.5,-48.5 701.5,-48.5 707.5,-48.5 713.5,-54.5 713.5,-60.5 713.5,-60.5 713.5,-72.5 713.5,-72.5 713.5,-78.5 707.5,-84.5 701.5,-84.5 701.5,-84.5 654.5,-84.5 654.5,-84.5 648.5,-84.5 642.5,-78.5 642.5,-72.5 642.5,-72.5 642.5,-60.5 642.5,-60.5 642.5,-54.5 648.5,-48.5 654.5,-48.5"/>
<text text-anchor="middle" x="678" y="-62.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_cluster_cpus_icache_port&#45;&gt;system_cpu_cluster_cpus_icache_cpu_side -->
<g id="edge5" class="edge">
<title>system_cpu_cluster_cpus_icache_port&#45;&gt;system_cpu_cluster_cpus_icache_cpu_side</title>
<path fill="none" stroke="black" d="M593.79,-179.26C604.85,-166.22 620.2,-147.74 633,-131 642.35,-118.77 652.3,-104.85 660.45,-93.16"/>
<polygon fill="black" stroke="black" points="663.48,-94.94 666.3,-84.72 657.73,-90.95 663.48,-94.94"/>
</g>
<!-- system_cpu_cluster_cpus_dcache_port -->
<g id="node5" class="node">
<title>system_cpu_cluster_cpus_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M652.5,-179.5C652.5,-179.5 719.5,-179.5 719.5,-179.5 725.5,-179.5 731.5,-185.5 731.5,-191.5 731.5,-191.5 731.5,-203.5 731.5,-203.5 731.5,-209.5 725.5,-215.5 719.5,-215.5 719.5,-215.5 652.5,-215.5 652.5,-215.5 646.5,-215.5 640.5,-209.5 640.5,-203.5 640.5,-203.5 640.5,-191.5 640.5,-191.5 640.5,-185.5 646.5,-179.5 652.5,-179.5"/>
<text text-anchor="middle" x="686" y="-193.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu_cluster_cpus_dcache_cpu_side -->
<g id="node12" class="node">
<title>system_cpu_cluster_cpus_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M848.5,-48.5C848.5,-48.5 895.5,-48.5 895.5,-48.5 901.5,-48.5 907.5,-54.5 907.5,-60.5 907.5,-60.5 907.5,-72.5 907.5,-72.5 907.5,-78.5 901.5,-84.5 895.5,-84.5 895.5,-84.5 848.5,-84.5 848.5,-84.5 842.5,-84.5 836.5,-78.5 836.5,-72.5 836.5,-72.5 836.5,-60.5 836.5,-60.5 836.5,-54.5 842.5,-48.5 848.5,-48.5"/>
<text text-anchor="middle" x="872" y="-62.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_cluster_cpus_dcache_port&#45;&gt;system_cpu_cluster_cpus_dcache_cpu_side -->
<g id="edge6" class="edge">
<title>system_cpu_cluster_cpus_dcache_port&#45;&gt;system_cpu_cluster_cpus_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M713.55,-179.41C723.03,-173.85 733.82,-167.86 744,-163 779.67,-145.95 795.79,-155.28 827,-131 839.87,-120.99 850.61,-106.3 858.36,-93.57"/>
<polygon fill="black" stroke="black" points="861.49,-95.15 863.47,-84.74 855.43,-91.65 861.49,-95.15"/>
</g>
<!-- system_cpu_cluster_cpus_mmu_itb_walker_port -->
<g id="node6" class="node">
<title>system_cpu_cluster_cpus_mmu_itb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M1247,-179.5C1247,-179.5 1277,-179.5 1277,-179.5 1283,-179.5 1289,-185.5 1289,-191.5 1289,-191.5 1289,-203.5 1289,-203.5 1289,-209.5 1283,-215.5 1277,-215.5 1277,-215.5 1247,-215.5 1247,-215.5 1241,-215.5 1235,-209.5 1235,-203.5 1235,-203.5 1235,-191.5 1235,-191.5 1235,-185.5 1241,-179.5 1247,-179.5"/>
<text text-anchor="middle" x="1262" y="-193.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu_cluster_cpus_mmu_dtb_walker_port -->
<g id="node7" class="node">
<title>system_cpu_cluster_cpus_mmu_dtb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M1116,-179.5C1116,-179.5 1146,-179.5 1146,-179.5 1152,-179.5 1158,-185.5 1158,-191.5 1158,-191.5 1158,-203.5 1158,-203.5 1158,-209.5 1152,-215.5 1146,-215.5 1146,-215.5 1116,-215.5 1116,-215.5 1110,-215.5 1104,-209.5 1104,-203.5 1104,-203.5 1104,-191.5 1104,-191.5 1104,-185.5 1110,-179.5 1116,-179.5"/>
<text text-anchor="middle" x="1131" y="-193.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu_cluster_cpus_mmu_stage2_itb_walker_port -->
<g id="node8" class="node">
<title>system_cpu_cluster_cpus_mmu_stage2_itb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M942,-179.5C942,-179.5 972,-179.5 972,-179.5 978,-179.5 984,-185.5 984,-191.5 984,-191.5 984,-203.5 984,-203.5 984,-209.5 978,-215.5 972,-215.5 972,-215.5 942,-215.5 942,-215.5 936,-215.5 930,-209.5 930,-203.5 930,-203.5 930,-191.5 930,-191.5 930,-185.5 936,-179.5 942,-179.5"/>
<text text-anchor="middle" x="957" y="-193.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu_cluster_cpus_mmu_stage2_dtb_walker_port -->
<g id="node9" class="node">
<title>system_cpu_cluster_cpus_mmu_stage2_dtb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M816,-179.5C816,-179.5 846,-179.5 846,-179.5 852,-179.5 858,-185.5 858,-191.5 858,-191.5 858,-203.5 858,-203.5 858,-209.5 852,-215.5 846,-215.5 846,-215.5 816,-215.5 816,-215.5 810,-215.5 804,-209.5 804,-203.5 804,-203.5 804,-191.5 804,-191.5 804,-185.5 810,-179.5 816,-179.5"/>
<text text-anchor="middle" x="831" y="-193.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu_cluster_cpus_icache_mem_side -->
<g id="node11" class="node">
<title>system_cpu_cluster_cpus_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M556,-48.5C556,-48.5 612,-48.5 612,-48.5 618,-48.5 624,-54.5 624,-60.5 624,-60.5 624,-72.5 624,-72.5 624,-78.5 618,-84.5 612,-84.5 612,-84.5 556,-84.5 556,-84.5 550,-84.5 544,-78.5 544,-72.5 544,-72.5 544,-60.5 544,-60.5 544,-54.5 550,-48.5 556,-48.5"/>
<text text-anchor="middle" x="584" y="-62.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu_cluster_cpus_dcache_mem_side -->
<g id="node13" class="node">
<title>system_cpu_cluster_cpus_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M750,-48.5C750,-48.5 806,-48.5 806,-48.5 812,-48.5 818,-54.5 818,-60.5 818,-60.5 818,-72.5 818,-72.5 818,-78.5 812,-84.5 806,-84.5 806,-84.5 750,-84.5 750,-84.5 744,-84.5 738,-78.5 738,-72.5 738,-72.5 738,-60.5 738,-60.5 738,-54.5 744,-48.5 750,-48.5"/>
<text text-anchor="middle" x="778" y="-62.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu_cluster_toL2Bus_cpu_side_ports -->
<g id="node14" class="node">
<title>system_cpu_cluster_toL2Bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M789,-370.5C789,-370.5 873,-370.5 873,-370.5 879,-370.5 885,-376.5 885,-382.5 885,-382.5 885,-394.5 885,-394.5 885,-400.5 879,-406.5 873,-406.5 873,-406.5 789,-406.5 789,-406.5 783,-406.5 777,-400.5 777,-394.5 777,-394.5 777,-382.5 777,-382.5 777,-376.5 783,-370.5 789,-370.5"/>
<text text-anchor="middle" x="831" y="-384.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_cpu_cluster_toL2Bus_cpu_side_ports&#45;&gt;system_cpu_cluster_cpus_mmu_itb_walker_port -->
<g id="edge9" class="edge">
<title>system_cpu_cluster_toL2Bus_cpu_side_ports&#45;&gt;system_cpu_cluster_cpus_mmu_itb_walker_port</title>
<path fill="none" stroke="black" d="M895.34,-386.03C1000.17,-383.06 1198.65,-374.73 1223,-354 1264.01,-319.09 1265.31,-248.11 1263.49,-215.54"/>
<polygon fill="black" stroke="black" points="895.09,-382.54 885.19,-386.31 895.28,-389.54 895.09,-382.54"/>
</g>
<!-- system_cpu_cluster_toL2Bus_cpu_side_ports&#45;&gt;system_cpu_cluster_cpus_mmu_dtb_walker_port -->
<g id="edge10" class="edge">
<title>system_cpu_cluster_toL2Bus_cpu_side_ports&#45;&gt;system_cpu_cluster_cpus_mmu_dtb_walker_port</title>
<path fill="none" stroke="black" d="M895.19,-387.31C962.93,-385.75 1063.74,-379.11 1092,-354 1132.16,-318.32 1133.93,-248.06 1132.37,-215.64"/>
<polygon fill="black" stroke="black" points="894.96,-383.82 885.03,-387.52 895.1,-390.82 894.96,-383.82"/>
</g>
<!-- system_cpu_cluster_toL2Bus_cpu_side_ports&#45;&gt;system_cpu_cluster_cpus_mmu_stage2_itb_walker_port -->
<g id="edge11" class="edge">
<title>system_cpu_cluster_toL2Bus_cpu_side_ports&#45;&gt;system_cpu_cluster_cpus_mmu_stage2_itb_walker_port</title>
<path fill="none" stroke="black" d="M894.53,-371.47C903.33,-367 911.55,-361.29 918,-354 953.23,-314.19 957.6,-247.22 957.55,-215.78"/>
<polygon fill="black" stroke="black" points="892.86,-368.39 885.2,-375.7 895.75,-374.76 892.86,-368.39"/>
</g>
<!-- system_cpu_cluster_toL2Bus_cpu_side_ports&#45;&gt;system_cpu_cluster_cpus_mmu_stage2_dtb_walker_port -->
<g id="edge12" class="edge">
<title>system_cpu_cluster_toL2Bus_cpu_side_ports&#45;&gt;system_cpu_cluster_cpus_mmu_stage2_dtb_walker_port</title>
<path fill="none" stroke="black" d="M831,-360.16C831,-320.61 831,-248.59 831,-215.7"/>
<polygon fill="black" stroke="black" points="827.5,-360.39 831,-370.39 834.5,-360.39 827.5,-360.39"/>
</g>
<!-- system_cpu_cluster_toL2Bus_cpu_side_ports&#45;&gt;system_cpu_cluster_cpus_icache_mem_side -->
<g id="edge7" class="edge">
<title>system_cpu_cluster_toL2Bus_cpu_side_ports&#45;&gt;system_cpu_cluster_cpus_icache_mem_side</title>
<path fill="none" stroke="black" d="M785.48,-366.89C779.69,-364.93 773.77,-363.21 768,-362 753.53,-358.96 512.3,-364.61 502,-354 487.22,-338.77 494.63,-182.9 502,-163 513.99,-130.62 542.42,-101.83 562.42,-84.54"/>
<polygon fill="black" stroke="black" points="784.45,-370.25 795.04,-370.41 786.86,-363.67 784.45,-370.25"/>
</g>
<!-- system_cpu_cluster_toL2Bus_cpu_side_ports&#45;&gt;system_cpu_cluster_cpus_dcache_mem_side -->
<g id="edge8" class="edge">
<title>system_cpu_cluster_toL2Bus_cpu_side_ports&#45;&gt;system_cpu_cluster_cpus_dcache_mem_side</title>
<path fill="none" stroke="black" d="M785.47,-366.91C779.68,-364.94 773.77,-363.22 768,-362 754.73,-359.19 533.43,-363.75 524,-354 494.48,-323.5 496.44,-195.28 524,-163 583.03,-93.88 647.16,-176.23 726,-131 745.03,-120.08 759.98,-99.32 768.88,-84.51"/>
<polygon fill="black" stroke="black" points="784.45,-370.26 795.04,-370.42 786.86,-363.69 784.45,-370.26"/>
</g>
<!-- system_cpu_cluster_toL2Bus_mem_side_ports -->
<g id="node15" class="node">
<title>system_cpu_cluster_toL2Bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M653,-370.5C653,-370.5 747,-370.5 747,-370.5 753,-370.5 759,-376.5 759,-382.5 759,-382.5 759,-394.5 759,-394.5 759,-400.5 753,-406.5 747,-406.5 747,-406.5 653,-406.5 653,-406.5 647,-406.5 641,-400.5 641,-394.5 641,-394.5 641,-382.5 641,-382.5 641,-376.5 647,-370.5 653,-370.5"/>
<text text-anchor="middle" x="700" y="-384.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_cpu_cluster_l2_cpu_side -->
<g id="node16" class="node">
<title>system_cpu_cluster_l2_cpu_side</title>
<path fill="#7f7c77" stroke="#000000" d="M418.5,-179.5C418.5,-179.5 465.5,-179.5 465.5,-179.5 471.5,-179.5 477.5,-185.5 477.5,-191.5 477.5,-191.5 477.5,-203.5 477.5,-203.5 477.5,-209.5 471.5,-215.5 465.5,-215.5 465.5,-215.5 418.5,-215.5 418.5,-215.5 412.5,-215.5 406.5,-209.5 406.5,-203.5 406.5,-203.5 406.5,-191.5 406.5,-191.5 406.5,-185.5 412.5,-179.5 418.5,-179.5"/>
<text text-anchor="middle" x="442" y="-193.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_cluster_toL2Bus_mem_side_ports&#45;&gt;system_cpu_cluster_l2_cpu_side -->
<g id="edge13" class="edge">
<title>system_cpu_cluster_toL2Bus_mem_side_ports&#45;&gt;system_cpu_cluster_l2_cpu_side</title>
<path fill="none" stroke="black" d="M640.77,-384.76C587.31,-381.1 513.81,-372.74 492,-354 454.38,-321.68 444.82,-260.94 442.55,-225.7"/>
<polygon fill="black" stroke="black" points="446.04,-225.45 442.05,-215.64 439.05,-225.8 446.04,-225.45"/>
</g>
</g>
</svg>
