#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Mon Oct 20 13:11:08 2025
# Process ID: 55822
# Current directory: /home/sogang/pjt/work/codes/riscv_platform/riscv32im_soc/ips/gpio_axi_lite/impl.zed/project_design_gpio_axi_lite/project_design_gpio_axi_lite.runs/design_gpio_axi_lite_proc_sys_reset_0_0_synth_1
# Command line: vivado -log design_gpio_axi_lite_proc_sys_reset_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_gpio_axi_lite_proc_sys_reset_0_0.tcl
# Log file: /home/sogang/pjt/work/codes/riscv_platform/riscv32im_soc/ips/gpio_axi_lite/impl.zed/project_design_gpio_axi_lite/project_design_gpio_axi_lite.runs/design_gpio_axi_lite_proc_sys_reset_0_0_synth_1/design_gpio_axi_lite_proc_sys_reset_0_0.vds
# Journal file: /home/sogang/pjt/work/codes/riscv_platform/riscv32im_soc/ips/gpio_axi_lite/impl.zed/project_design_gpio_axi_lite/project_design_gpio_axi_lite.runs/design_gpio_axi_lite_proc_sys_reset_0_0_synth_1/vivado.jou
# Running On: sogang-500TGA-500SGA, OS: Linux, CPU Frequency: 3899.960 MHz, CPU Physical cores: 10, Host memory: 16429 MB
#-----------------------------------------------------------
source design_gpio_axi_lite_proc_sys_reset_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2719.973 ; gain = 0.000 ; free physical = 4091 ; free virtual = 82278
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/sogang/pjt/work/codes/riscv_platform/riscv32im_soc/ips/gpio_axi_lite/bfm_axi.z7'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.2/data/ip'.
Command: synth_design -top design_gpio_axi_lite_proc_sys_reset_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 56051
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2719.973 ; gain = 0.000 ; free physical = 163 ; free virtual = 78363
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_gpio_axi_lite_proc_sys_reset_0_0' [/home/sogang/pjt/work/codes/riscv_platform/riscv32im_soc/ips/gpio_axi_lite/impl.zed/project_design_gpio_axi_lite/project_design_gpio_axi_lite.gen/sources_1/bd/design_gpio_axi_lite/ip/design_gpio_axi_lite_proc_sys_reset_0_0/synth/design_gpio_axi_lite_proc_sys_reset_0_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b1 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/sogang/pjt/work/codes/riscv_platform/riscv32im_soc/ips/gpio_axi_lite/impl.zed/project_design_gpio_axi_lite/project_design_gpio_axi_lite.gen/sources_1/bd/design_gpio_axi_lite/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/home/sogang/pjt/work/codes/riscv_platform/riscv32im_soc/ips/gpio_axi_lite/impl.zed/project_design_gpio_axi_lite/project_design_gpio_axi_lite.gen/sources_1/bd/design_gpio_axi_lite/ip/design_gpio_axi_lite_proc_sys_reset_0_0/synth/design_gpio_axi_lite_proc_sys_reset_0_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/sogang/pjt/work/codes/riscv_platform/riscv32im_soc/ips/gpio_axi_lite/impl.zed/project_design_gpio_axi_lite/project_design_gpio_axi_lite.gen/sources_1/bd/design_gpio_axi_lite/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [/home/sogang/pjt/work/codes/riscv_platform/riscv32im_soc/ips/gpio_axi_lite/impl.zed/project_design_gpio_axi_lite/project_design_gpio_axi_lite.gen/sources_1/bd/design_gpio_axi_lite/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [/home/sogang/pjt/work/codes/riscv_platform/riscv32im_soc/ips/gpio_axi_lite/impl.zed/project_design_gpio_axi_lite/project_design_gpio_axi_lite.gen/sources_1/bd/design_gpio_axi_lite/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [/home/sogang/pjt/work/codes/riscv_platform/riscv32im_soc/ips/gpio_axi_lite/impl.zed/project_design_gpio_axi_lite/project_design_gpio_axi_lite.gen/sources_1/bd/design_gpio_axi_lite/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [/home/sogang/pjt/work/codes/riscv_platform/riscv32im_soc/ips/gpio_axi_lite/impl.zed/project_design_gpio_axi_lite/project_design_gpio_axi_lite.gen/sources_1/bd/design_gpio_axi_lite/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [/home/sogang/pjt/work/codes/riscv_platform/riscv32im_soc/ips/gpio_axi_lite/impl.zed/project_design_gpio_axi_lite/project_design_gpio_axi_lite.gen/sources_1/bd/design_gpio_axi_lite/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/sogang/pjt/work/codes/riscv_platform/riscv32im_soc/ips/gpio_axi_lite/impl.zed/project_design_gpio_axi_lite/project_design_gpio_axi_lite.gen/sources_1/bd/design_gpio_axi_lite/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-3491] module 'SRL16' declared at '/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:105983' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/sogang/pjt/work/codes/riscv_platform/riscv32im_soc/ips/gpio_axi_lite/impl.zed/project_design_gpio_axi_lite/project_design_gpio_axi_lite.gen/sources_1/bd/design_gpio_axi_lite/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:105983]
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (1#1) [/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:105983]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/sogang/pjt/work/codes/riscv_platform/riscv32im_soc/ips/gpio_axi_lite/impl.zed/project_design_gpio_axi_lite/project_design_gpio_axi_lite.gen/sources_1/bd/design_gpio_axi_lite/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/sogang/pjt/work/codes/riscv_platform/riscv32im_soc/ips/gpio_axi_lite/impl.zed/project_design_gpio_axi_lite/project_design_gpio_axi_lite.gen/sources_1/bd/design_gpio_axi_lite/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/sogang/pjt/work/codes/riscv_platform/riscv32im_soc/ips/gpio_axi_lite/impl.zed/project_design_gpio_axi_lite/project_design_gpio_axi_lite.gen/sources_1/bd/design_gpio_axi_lite/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/sogang/pjt/work/codes/riscv_platform/riscv32im_soc/ips/gpio_axi_lite/impl.zed/project_design_gpio_axi_lite/project_design_gpio_axi_lite.gen/sources_1/bd/design_gpio_axi_lite/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/sogang/pjt/work/codes/riscv_platform/riscv32im_soc/ips/gpio_axi_lite/impl.zed/project_design_gpio_axi_lite/project_design_gpio_axi_lite.gen/sources_1/bd/design_gpio_axi_lite/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/sogang/pjt/work/codes/riscv_platform/riscv32im_soc/ips/gpio_axi_lite/impl.zed/project_design_gpio_axi_lite/project_design_gpio_axi_lite.gen/sources_1/bd/design_gpio_axi_lite/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/sogang/pjt/work/codes/riscv_platform/riscv32im_soc/ips/gpio_axi_lite/impl.zed/project_design_gpio_axi_lite/project_design_gpio_axi_lite.gen/sources_1/bd/design_gpio_axi_lite/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (2#1) [/home/sogang/pjt/work/codes/riscv_platform/riscv32im_soc/ips/gpio_axi_lite/impl.zed/project_design_gpio_axi_lite/project_design_gpio_axi_lite.gen/sources_1/bd/design_gpio_axi_lite/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (3#1) [/home/sogang/pjt/work/codes/riscv_platform/riscv32im_soc/ips/gpio_axi_lite/impl.zed/project_design_gpio_axi_lite/project_design_gpio_axi_lite.gen/sources_1/bd/design_gpio_axi_lite/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/sogang/pjt/work/codes/riscv_platform/riscv32im_soc/ips/gpio_axi_lite/impl.zed/project_design_gpio_axi_lite/project_design_gpio_axi_lite.gen/sources_1/bd/design_gpio_axi_lite/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/sogang/pjt/work/codes/riscv_platform/riscv32im_soc/ips/gpio_axi_lite/impl.zed/project_design_gpio_axi_lite/project_design_gpio_axi_lite.gen/sources_1/bd/design_gpio_axi_lite/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (4#1) [/home/sogang/pjt/work/codes/riscv_platform/riscv32im_soc/ips/gpio_axi_lite/impl.zed/project_design_gpio_axi_lite/project_design_gpio_axi_lite.gen/sources_1/bd/design_gpio_axi_lite/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (5#1) [/home/sogang/pjt/work/codes/riscv_platform/riscv32im_soc/ips/gpio_axi_lite/impl.zed/project_design_gpio_axi_lite/project_design_gpio_axi_lite.gen/sources_1/bd/design_gpio_axi_lite/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (6#1) [/home/sogang/pjt/work/codes/riscv_platform/riscv32im_soc/ips/gpio_axi_lite/impl.zed/project_design_gpio_axi_lite/project_design_gpio_axi_lite.gen/sources_1/bd/design_gpio_axi_lite/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'design_gpio_axi_lite_proc_sys_reset_0_0' (7#1) [/home/sogang/pjt/work/codes/riscv_platform/riscv32im_soc/ips/gpio_axi_lite/impl.zed/project_design_gpio_axi_lite/project_design_gpio_axi_lite.gen/sources_1/bd/design_gpio_axi_lite/ip/design_gpio_axi_lite_proc_sys_reset_0_0/synth/design_gpio_axi_lite_proc_sys_reset_0_0.vhd:74]
WARNING: [Synth 8-7129] Port prmry_aclk in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_resetn in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[1] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[0] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port scndry_resetn in module cdc_sync is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:41 . Memory (MB): peak = 2719.973 ; gain = 0.000 ; free physical = 204 ; free virtual = 76857
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:01:01 . Memory (MB): peak = 2719.973 ; gain = 0.000 ; free physical = 182 ; free virtual = 75541
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:01:01 . Memory (MB): peak = 2719.973 ; gain = 0.000 ; free physical = 182 ; free virtual = 75476
---------------------------------------------------------------------------------
