	; Module start
	.compiler_version	"TASKING VX-toolset for TriCore: C compiler v4.2r2 Build 744.1.1"
	.compiler_invocation	"ctc -f cc2988a -c90 --dep-file=BSW\\mcal_base\\irq_infineon_tricore\\ssc\\src\\.Irq.o.d -D__CPU__=tc27x -D__CPU_TC27X__ --core=tc1.6.x -F --uchar -D_TASKING_C_TRICORE_ -IC:\\Workspace_AURIX\\DEVICECONTROL_MCAL -IC:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\ASW -IC:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\BSW\\mcal_base\\ecum_infineon_tricore\\ssc\\inc -IC:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\BSW\\mcal_base\\general\\inc -IC:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\BSW\\mcal_base\\general\\tricore\\compiler -IC:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\BSW\\mcal_base\\general\\tricore\\inc -IC:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\BSW\\mcal_base\\general\\tricore\\inc\\TC27xC -IC:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\BSW\\mcal_base\\integration_general\\inc -IC:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\BSW\\mcal_base\\irq_infineon_tricore\\ssc\\inc -IC:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\BSW\\mcal_base\\mcu_infineon_tricore\\ssc\\inc -IC:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\BSW\\mcal_base\\port_infineon_tricore\\ssc\\inc -IC:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\BSW\\mcal_base\\tricore_general\\ssc\\inc -IC:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\BSW\\mcal_gen\\Demo_Aurix -IC:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\BSW\\mcal_gen\\inc -g --make-target=BSW\\mcal_base\\irq_infineon_tricore\\ssc\\src\\Irq.o -t4 --language=+comments,-gcc,-volatile,+strings --default-near-size=8 -O0 --default-a1-size=0 --default-a0-size=0 --source --align=0 --switch=auto -o BSW\\mcal_base\\irq_infineon_tricore\\ssc\\src\\Irq.src ..\\BSW\\mcal_base\\irq_infineon_tricore\\ssc\\src\\Irq.c"
	.compiler_name		"ctc"
	.name	"Irq"

	
$TC16X
	
	.sdecl	'.text.Shared.DEFAULT_CODE_ROM',code,cluster('Irq_ClearGptIntFlags')
	.sect	'.text.Shared.DEFAULT_CODE_ROM'
	.align	2
	

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	     1  /******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	     2  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	     3  ** Copyright (C) Infineon Technologies (2013)                                **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	     4  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	     5  ** All rights reserved.                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	     6  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	     7  ** This document contains proprietary information belonging to Infineon      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	     8  ** Technologies. Passing on and copying of this document, and communication  **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	     9  ** of its contents is not permitted without prior written authorization.     **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	    10  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	    11  *******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	    12  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	    13  **  $FILENAME   : Irq.c $                                                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	    14  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	    15  **  $CC VERSION : \main\78 $                                                 **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	    16  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	    17  **  $DATE       : 2015-10-13 $                                               **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	    18  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	    19  **  AUTHOR      : DL-AUTOSAR-Engineering                                     **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	    20  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	    21  **  VENDOR      : Infineon Technologies                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	    22  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	    23  **  DESCRIPTION : This file contains initisalization of interrupt priority   **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	    24  **                and interruptframe based on interrupt category.            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	    25  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	    26  **  MAY BE CHANGED BY USER [yes/no]: Yes                                     **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	    27  **                                                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	    28  ******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	    29  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	    30  /*******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	    31  **                      Includes                                              **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	    32  *******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	    33  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	    34  /* Inclusion of Tasking sfr file */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	    35  #include "IfxSrc_reg.h"
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	    36  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	    37  /*Include Irq Module header file*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	    38  #include "Irq.h"
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	    39  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	    40  /* Inclusion of Global Header File */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	    41  #include "Mcal.h"
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	    42  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	    43  #include "Mcal_Options.h"
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	    44  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	    45  /*******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	    46  **                      Private Type Definitions                              **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	    47  *******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	    48  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	    49  /* Set CLRR to clear SRR bit and disable SRE bit */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	    50  #define IRQ_DISABLE_CLEAR_SRC     (0x02000000U)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	    51  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	    52  /*******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	    53  **                      Private Function Declarations                         **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	    54  *******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	    55  #if (IFX_MCAL_USED == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	    56  #define IRQ_START_SEC_CODE
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	    57  #include "MemMap.h"
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	    58  #else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	    59  #define IFX_IRQ_START_SEC_CODE_ASIL_B
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	    60  #include "Ifx_MemMap.h"
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	    61  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	    62  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	    63  #if (IFX_MCAL_USED == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	    64  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	    65  #if (IRQ_ASCLIN_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	    66  static void Irq_ClearAsclinIntFlags(void);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	    67  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	    68  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	    69  #if (IRQ_CCU6_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	    70  static void Irq_ClearCcu6IntFlags (void);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	    71  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	    72  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	    73  #if (IRQ_GPT_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	    74  static void Irq_ClearGptIntFlags (void);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	    75  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	    76  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	    77  #if (IRQ_GTM_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	    78  static void Irq_ClearGtmIntFlags (void);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	    79  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	    80  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	    81  #if (IRQ_CAN_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	    82  static void Irq_ClearCanIntFlags (void);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	    83  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	    84  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	    85  #if ((IRQ_HSM0_EXIST == STD_ON) || (IRQ_HSM1_EXIST == STD_ON))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	    86  static void Irq_ClearHsmIntFlags (void);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	    87  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	    88  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	    89  #if (IRQ_GPSRGROUP_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	    90  static void Irq_ClearGpsrGroupIntFlags (void);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	    91  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	    92  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	    93  #if (IRQ_QSPI_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	    94  static void Irq_ClearSpiIntFlags (void);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	    95  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	    96  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	    97  #if (IRQ_ADC_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	    98  static void Irq_ClearAdcIntFlags (void);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	    99  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   100  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   101  #if (IRQ_DSADC_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   102  static void Irq_ClearDsadcIntFlags (void);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   103  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   104  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   105  #if (IRQ_MSC_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   106  static void Irq_ClearMscIntFlags (void);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   107  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   108  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   109  #if (IRQ_FLEXRAY_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   110  static void Irq_ClearFlexrayIntFlags (void);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   111  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   112  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   113  #if (IRQ_ETH_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   114  static void Irq_ClearEthernetIntFlags (void);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   115  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   116  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   117  #if (IRQ_DMA_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   118  static void Irq_ClearDmaIntFlags (void);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   119  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   120  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   121  #if (IRQ_STM_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   122  static void Irq_ClearStmIntFlags (void);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   123  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   124  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   125  #if (IRQ_SCU_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   126  static void Irq_ClearScuIntFlags(void);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   127  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   128  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   129  #if (IRQ_PMU0_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   130  static void Irq_ClearPmuIntFlags (void);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   131  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   132  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   133  #if (IRQ_SENT_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   134  static void Irq_ClearSentIntFlags (void);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   135  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   136  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   137  #if (IRQ_I2C_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   138  static void Irq_ClearI2cIntFlags (void);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   139  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   140  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   141  #if (IRQ_HSSL_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   142  static void Irq_ClearHsslIntFlags(void);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   143  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   144  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   145  #endif /* (IFX_MCAL_USED == STD_ON) */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   146  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   147  #if (IFX_MCAL_USED == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   148  #define IRQ_STOP_SEC_CODE
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   149  #include "MemMap.h"
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   150  #else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   151  #define IFX_IRQ_STOP_SEC_CODE_ASIL_B
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   152  #include "Ifx_MemMap.h"
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   153  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   154  /*******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   155  **                      Global Constant Definitions                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   156  *******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   157  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   158  /*******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   159  **                      Global Variable Definitions                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   160  *******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   161  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   162  /*******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   163  **                      Private Constant Definitions                          **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   164  *******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   165  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   166  /*******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   167  **                      Private Variable Definitions                          **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   168  *******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   169  #if (IFX_MCAL_USED == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   170  #define IRQ_START_SEC_CODE
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   171  #include "MemMap.h"
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   172  #else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   173  #define IFX_IRQ_START_SEC_CODE_ASIL_B
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   174  #include "Ifx_MemMap.h"
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   175  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   176  /*******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   177  **                      Private Function Definitions                          **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   178  *******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   179  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   180  #if (IFX_MCAL_USED == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   181  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   182  #if (IRQ_ASCLIN_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   183  static void Irq_ClearAsclinIntFlags(void)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   184  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   185    /* Set CLRR to clear SRR bit and disable SRE bit */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   186    #if (IRQ_ASCLIN0_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   187    SRC_ASCLIN0TX.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   188    SRC_ASCLIN0RX.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   189    SRC_ASCLIN0ERR.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   190    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   191  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   192    #if (IRQ_ASCLIN1_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   193    SRC_ASCLIN1TX.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   194    SRC_ASCLIN1RX.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   195    SRC_ASCLIN1ERR.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   196    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   197  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   198    #if (IRQ_ASCLIN2_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   199    SRC_ASCLIN2TX.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   200    SRC_ASCLIN2RX.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   201    SRC_ASCLIN2ERR.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   202    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   203  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   204    #if (IRQ_ASCLIN3_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   205    SRC_ASCLIN3TX.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   206    SRC_ASCLIN3RX.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   207    SRC_ASCLIN3ERR.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   208    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   209  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   210  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   211  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   212  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   213  #if (IRQ_CCU6_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   214  static void Irq_ClearCcu6IntFlags (void)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   215  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   216    /* Set CLRR to clear SRR bit and disable SRE bit */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   217    #if (IRQ_CCU60_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   218    SRC_CCU60SR0.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   219    SRC_CCU60SR1.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   220    SRC_CCU60SR2.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   221    SRC_CCU60SR3.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   222    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   223  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   224    #if (IRQ_CCU61_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   225    SRC_CCU61SR0.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   226    SRC_CCU61SR1.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   227    SRC_CCU61SR2.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   228    SRC_CCU61SR3.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   229    #endif  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   230  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   231  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   232  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   233  #if (IRQ_GPT_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   234  static void Irq_ClearGptIntFlags (void)
; Function Irq_ClearGptIntFlags
.L3:
Irq_ClearGptIntFlags:	.type	func

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   235  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   236    /* Set CLRR to clear SRR bit and disable SRE bit */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   237    #if (IRQ_GPT120_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   238    SRC_GPT120CIRQ.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L807:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0038460),d15
.L808:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   239    SRC_GPT120T2.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L809:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0038464),d15
.L810:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   240    SRC_GPT120T3.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L811:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0038468),d15
.L812:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   241    SRC_GPT120T4.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L813:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf003846c),d15
.L814:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   242    SRC_GPT120T5.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L815:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0038470),d15
.L816:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   243    SRC_GPT120T6.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L817:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0038474),d15
.L818:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   244    #endif  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   245  }
	ret
.L216:
	
__Irq_ClearGptIntFlags_function_end:
	.size	Irq_ClearGptIntFlags,__Irq_ClearGptIntFlags_function_end-Irq_ClearGptIntFlags
.L169:
	; End of function
	
	.sdecl	'.text.Shared.DEFAULT_CODE_ROM',code,cluster('Irq_ClearGtmIntFlags')
	.sect	'.text.Shared.DEFAULT_CODE_ROM'
	.align	2
	

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   246  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   247  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   248  #if (IRQ_GTM_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   249  static void Irq_ClearGtmIntFlags (void)
; Function Irq_ClearGtmIntFlags
.L5:
Irq_ClearGtmIntFlags:	.type	func

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   250  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   251    /* Set CLRR to clear SRR bit and disable SRE bit */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   252    #if (IRQ_GTM_AEI_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   253    SRC_GTMAEIIRQ.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L823:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039600),d15
.L824:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   254    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   255  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   256    #if (IRQ_GTM_ARU_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   257    SRC_GTMARUIRQ0.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L825:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039604),d15
.L826:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   258    SRC_GTMARUIRQ1.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L827:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039608),d15
.L828:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   259    SRC_GTMARUIRQ2.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L829:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf003960c),d15
.L830:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   260    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   261  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   262    #if (IRQ_GTM_BRC_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   263    SRC_GTMBRCIRQ.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L831:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039614),d15
.L832:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   264    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   265  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   266    #if (IRQ_GTM_CMP_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   267    SRC_GTMCMPIRQ.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L833:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039618),d15
.L834:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   268    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   269  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   270    #if (IRQ_GTM_SPE_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   271  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   272    #if (IRQ_GTM_SPE0_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   273    SRC_GTMSPE0IRQ.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L835:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf003961c),d15
.L836:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   274    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   275  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   276    #if (IRQ_GTM_SPE1_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   277    SRC_GTMSPE1IRQ.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L837:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039620),d15
.L838:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   278    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   279  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   280    #if (IRQ_GTM_SPE2_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   281    SRC_GTMSPE2IRQ.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   282    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   283  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   284    #if (IRQ_GTM_SPE3_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   285    SRC_GTMSPE3IRQ.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   286    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   287  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   288    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   289  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   290    #if (IRQ_GTM_PSM0_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   291    SRC_GTMPSM00.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L839:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf003962c),d15
.L840:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   292    SRC_GTMPSM01.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L841:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039630),d15
.L842:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   293    SRC_GTMPSM02.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L843:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039634),d15
.L844:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   294    SRC_GTMPSM03.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L845:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039638),d15
.L846:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   295    SRC_GTMPSM04.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L847:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf003963c),d15
.L848:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   296    SRC_GTMPSM05.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L849:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039640),d15
.L850:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   297    SRC_GTMPSM06.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L851:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039644),d15
.L852:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   298    SRC_GTMPSM07.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L853:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039648),d15
.L854:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   299    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   300  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   301    #if (IRQ_GTM_PSM1_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   302    SRC_GTMPSM10.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   303    SRC_GTMPSM11.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   304    SRC_GTMPSM12.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   305    SRC_GTMPSM13.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   306    SRC_GTMPSM14.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   307    SRC_GTMPSM15.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   308    SRC_GTMPSM16.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   309    SRC_GTMPSM17.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   310    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   311  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   312    #if (IRQ_GTM_DPLL_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   313    SRC_GTMDPLL0.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L855:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00396a4),d15
.L856:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   314    SRC_GTMDPLL1.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L857:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00396a8),d15
.L858:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   315    SRC_GTMDPLL2.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L859:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00396ac),d15
.L860:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   316    SRC_GTMDPLL3.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L861:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00396b0),d15
.L862:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   317    SRC_GTMDPLL4.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L863:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00396b4),d15
.L864:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   318    SRC_GTMDPLL5.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L865:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00396b8),d15
.L866:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   319    SRC_GTMDPLL6.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L867:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00396bc),d15
.L868:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   320    SRC_GTMDPLL7.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L869:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00396c0),d15
.L870:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   321    SRC_GTMDPLL8.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L871:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00396c4),d15
.L872:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   322    SRC_GTMDPLL9.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L873:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00396c8),d15
.L874:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   323    SRC_GTMDPLL10.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L875:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00396cc),d15
.L876:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   324    SRC_GTMDPLL11.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L877:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00396d0),d15
.L878:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   325    SRC_GTMDPLL12.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L879:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00396d4),d15
.L880:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   326    SRC_GTMDPLL13.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L881:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00396d8),d15
.L882:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   327    SRC_GTMDPLL14.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L883:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00396dc),d15
.L884:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   328    SRC_GTMDPLL15.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L885:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00396e0),d15
.L886:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   329    SRC_GTMDPLL16.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L887:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00396e4),d15
.L888:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   330    SRC_GTMDPLL17.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L889:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00396e8),d15
.L890:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   331    SRC_GTMDPLL18.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L891:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00396ec),d15
.L892:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   332    SRC_GTMDPLL19.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L893:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00396f0),d15
.L894:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   333    SRC_GTMDPLL20.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L895:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00396f4),d15
.L896:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   334    SRC_GTMDPLL21.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L897:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00396f8),d15
.L898:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   335    SRC_GTMDPLL22.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L899:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00396fc),d15
.L900:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   336    SRC_GTMDPLL23.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L901:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039700),d15
.L902:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   337    SRC_GTMDPLL24.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L903:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039704),d15
.L904:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   338    SRC_GTMDPLL25.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L905:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039708),d15
.L906:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   339    SRC_GTMDPLL26.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L907:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf003970c),d15
.L908:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   340    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   341  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   342    #if (IRQ_GTM_ERR_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   343    SRC_GTMERR.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L909:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039770),d15
.L910:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   344    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   345  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   346    #if (IRQ_GTM_TIM0_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   347    SRC_GTMTIM00.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L911:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039780),d15
.L912:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   348    SRC_GTMTIM01.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L913:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039784),d15
.L914:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   349    SRC_GTMTIM02.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L915:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039788),d15
.L916:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   350    SRC_GTMTIM03.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L917:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf003978c),d15
.L918:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   351    SRC_GTMTIM04.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L919:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039790),d15
.L920:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   352    SRC_GTMTIM05.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L921:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039794),d15
.L922:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   353    SRC_GTMTIM06.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L923:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039798),d15
.L924:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   354    SRC_GTMTIM07.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L925:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf003979c),d15
.L926:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   355    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   356  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   357    #if (IRQ_GTM_TIM1_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   358    SRC_GTMTIM10.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L927:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00397a0),d15
.L928:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   359    SRC_GTMTIM11.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L929:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00397a4),d15
.L930:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   360    SRC_GTMTIM12.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L931:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00397a8),d15
.L932:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   361    SRC_GTMTIM13.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L933:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00397ac),d15
.L934:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   362    SRC_GTMTIM14.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L935:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00397b0),d15
.L936:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   363    SRC_GTMTIM15.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L937:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00397b4),d15
.L938:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   364    SRC_GTMTIM16.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L939:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00397b8),d15
.L940:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   365    SRC_GTMTIM17.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L941:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00397bc),d15
.L942:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   366    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   367  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   368    #if (IRQ_GTM_TIM2_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   369    SRC_GTMTIM20.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L943:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00397c0),d15
.L944:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   370    SRC_GTMTIM21.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L945:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00397c4),d15
.L946:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   371    SRC_GTMTIM22.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L947:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00397c8),d15
.L948:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   372    SRC_GTMTIM23.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L949:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00397cc),d15
.L950:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   373    SRC_GTMTIM24.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L951:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00397d0),d15
.L952:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   374    SRC_GTMTIM25.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L953:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00397d4),d15
.L954:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   375    SRC_GTMTIM26.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L955:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00397d8),d15
.L956:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   376    SRC_GTMTIM27.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L957:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00397dc),d15
.L958:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   377    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   378  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   379    #if (IRQ_GTM_TIM3_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   380    SRC_GTMTIM30.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L959:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00397e0),d15
.L960:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   381    SRC_GTMTIM31.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L961:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00397e4),d15
.L962:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   382    SRC_GTMTIM32.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L963:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00397e8),d15
.L964:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   383    SRC_GTMTIM33.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L965:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00397ec),d15
.L966:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   384    SRC_GTMTIM34.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L967:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00397f0),d15
.L968:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   385    SRC_GTMTIM35.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L969:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00397f4),d15
.L970:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   386    SRC_GTMTIM36.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L971:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00397f8),d15
.L972:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   387    SRC_GTMTIM37.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L973:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00397fc),d15
.L974:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   388    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   389  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   390    #if (IRQ_GTM_TIM4_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   391    SRC_GTMTIM40.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   392    SRC_GTMTIM41.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   393    SRC_GTMTIM42.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   394    SRC_GTMTIM43.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   395    SRC_GTMTIM44.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   396    SRC_GTMTIM45.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   397    SRC_GTMTIM46.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   398    SRC_GTMTIM47.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   399    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   400  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   401    #if (IRQ_GTM_TIM5_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   402    SRC_GTMTIM50.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   403    SRC_GTMTIM51.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   404    SRC_GTMTIM52.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   405    SRC_GTMTIM53.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   406    SRC_GTMTIM54.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   407    SRC_GTMTIM55.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   408    SRC_GTMTIM56.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   409    SRC_GTMTIM57.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   410    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   411  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   412    #if (IRQ_GTM_MCS0_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   413    SRC_GTMMCS00.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L975:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039980),d15
.L976:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   414    SRC_GTMMCS01.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L977:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039984),d15
.L978:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   415    SRC_GTMMCS02.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L979:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039988),d15
.L980:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   416    SRC_GTMMCS03.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L981:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf003998c),d15
.L982:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   417    SRC_GTMMCS04.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L983:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039990),d15
.L984:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   418    SRC_GTMMCS05.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L985:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039994),d15
.L986:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   419    SRC_GTMMCS06.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L987:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039998),d15
.L988:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   420    SRC_GTMMCS07.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L989:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf003999c),d15
.L990:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   421    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   422  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   423    #if (IRQ_GTM_MCS1_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   424    SRC_GTMMCS10.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L991:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00399a0),d15
.L992:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   425    SRC_GTMMCS11.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L993:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00399a4),d15
.L994:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   426    SRC_GTMMCS12.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L995:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00399a8),d15
.L996:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   427    SRC_GTMMCS13.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L997:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00399ac),d15
.L998:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   428    SRC_GTMMCS14.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L999:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00399b0),d15
.L1000:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   429    SRC_GTMMCS15.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1001:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00399b4),d15
.L1002:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   430    SRC_GTMMCS16.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1003:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00399b8),d15
.L1004:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   431    SRC_GTMMCS17.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1005:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00399bc),d15
.L1006:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   432    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   433  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   434    #if (IRQ_GTM_MCS2_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   435    SRC_GTMMCS20.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1007:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00399c0),d15
.L1008:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   436    SRC_GTMMCS21.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1009:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00399c4),d15
.L1010:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   437    SRC_GTMMCS22.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1011:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00399c8),d15
.L1012:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   438    SRC_GTMMCS23.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1013:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00399cc),d15
.L1014:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   439    SRC_GTMMCS24.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1015:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00399d0),d15
.L1016:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   440    SRC_GTMMCS25.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1017:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00399d4),d15
.L1018:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   441    SRC_GTMMCS26.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1019:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00399d8),d15
.L1020:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   442    SRC_GTMMCS27.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1021:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00399dc),d15
.L1022:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   443    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   444  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   445    #if (IRQ_GTM_MCS3_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   446    SRC_GTMMCS30.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1023:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00399e0),d15
.L1024:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   447    SRC_GTMMCS31.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1025:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00399e4),d15
.L1026:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   448    SRC_GTMMCS32.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1027:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00399e8),d15
.L1028:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   449    SRC_GTMMCS33.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1029:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00399ec),d15
.L1030:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   450    SRC_GTMMCS34.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1031:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00399f0),d15
.L1032:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   451    SRC_GTMMCS35.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1033:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00399f4),d15
.L1034:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   452    SRC_GTMMCS36.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1035:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00399f8),d15
.L1036:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   453    SRC_GTMMCS37.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1037:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00399fc),d15
.L1038:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   454    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   455  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   456    #if (IRQ_GTM_MCS4_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   457    SRC_GTMMCS40.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   458    SRC_GTMMCS41.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   459    SRC_GTMMCS42.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   460    SRC_GTMMCS43.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   461    SRC_GTMMCS44.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   462    SRC_GTMMCS45.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   463    SRC_GTMMCS46.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   464    SRC_GTMMCS47.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   465    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   466  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   467    #if (IRQ_GTM_MCS5_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   468    SRC_GTMMCS50.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   469    SRC_GTMMCS51.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   470    SRC_GTMMCS52.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   471    SRC_GTMMCS53.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   472    SRC_GTMMCS54.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   473    SRC_GTMMCS55.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   474    SRC_GTMMCS56.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   475    SRC_GTMMCS57.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   476    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   477  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   478    #if (IRQ_GTM_TOM0_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   479    SRC_GTMTOM00.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1039:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039b80),d15
.L1040:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   480    SRC_GTMTOM01.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1041:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039b84),d15
.L1042:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   481    SRC_GTMTOM02.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1043:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039b88),d15
.L1044:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   482    SRC_GTMTOM03.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1045:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039b8c),d15
.L1046:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   483    SRC_GTMTOM04.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1047:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039b90),d15
.L1048:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   484    SRC_GTMTOM05.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1049:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039b94),d15
.L1050:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   485    SRC_GTMTOM06.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1051:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039b98),d15
.L1052:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   486    SRC_GTMTOM07.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1053:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039b9c),d15
.L1054:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   487    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   488  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   489    #if (IRQ_GTM_TOM1_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   490    SRC_GTMTOM10.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1055:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039ba0),d15
.L1056:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   491    SRC_GTMTOM11.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1057:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039ba4),d15
.L1058:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   492    SRC_GTMTOM12.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1059:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039ba8),d15
.L1060:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   493    SRC_GTMTOM13.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1061:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039bac),d15
.L1062:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   494    SRC_GTMTOM14.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1063:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039bb0),d15
.L1064:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   495    SRC_GTMTOM15.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1065:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039bb4),d15
.L1066:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   496    SRC_GTMTOM16.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1067:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039bb8),d15
.L1068:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   497    SRC_GTMTOM17.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1069:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039bbc),d15
.L1070:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   498    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   499  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   500    #if (IRQ_GTM_TOM2_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   501    SRC_GTMTOM20.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1071:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039bc0),d15
.L1072:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   502    SRC_GTMTOM21.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1073:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039bc4),d15
.L1074:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   503    SRC_GTMTOM22.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1075:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039bc8),d15
.L1076:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   504    SRC_GTMTOM23.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1077:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039bcc),d15
.L1078:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   505    SRC_GTMTOM24.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1079:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039bd0),d15
.L1080:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   506    SRC_GTMTOM25.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1081:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039bd4),d15
.L1082:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   507    SRC_GTMTOM26.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1083:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039bd8),d15
.L1084:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   508    SRC_GTMTOM27.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1085:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039bdc),d15
.L1086:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   509    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   510  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   511    #if (IRQ_GTM_TOM3_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   512    SRC_GTMTOM30.U  = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   513    SRC_GTMTOM31.U  = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   514    SRC_GTMTOM32.U  = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   515    SRC_GTMTOM33.U  = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   516    SRC_GTMTOM34.U  = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   517    SRC_GTMTOM35.U  = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   518    SRC_GTMTOM36.U  = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   519    SRC_GTMTOM37.U  = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   520    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   521  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   522    #if (IRQ_GTM_TOM4_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   523    SRC_GTMTOM40.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   524    SRC_GTMTOM41.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   525    SRC_GTMTOM42.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   526    SRC_GTMTOM43.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   527    SRC_GTMTOM44.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   528    SRC_GTMTOM45.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   529    SRC_GTMTOM46.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   530    SRC_GTMTOM47.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   531    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   532  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   533    #if (IRQ_GTM_ATOM0_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   534    SRC_GTMATOM00.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1087:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039d80),d15
.L1088:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   535    SRC_GTMATOM01.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1089:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039d84),d15
.L1090:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   536    SRC_GTMATOM02.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1091:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039d88),d15
.L1092:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   537    SRC_GTMATOM03.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1093:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039d8c),d15
.L1094:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   538    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   539  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   540    #if (IRQ_GTM_ATOM1_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   541    SRC_GTMATOM10.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1095:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039d90),d15
.L1096:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   542    SRC_GTMATOM11.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1097:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039d94),d15
.L1098:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   543    SRC_GTMATOM12.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1099:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039d98),d15
.L1100:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   544    SRC_GTMATOM13.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1101:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039d9c),d15
.L1102:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   545    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   546  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   547    #if (IRQ_GTM_ATOM2_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   548    SRC_GTMATOM20.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1103:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039da0),d15
.L1104:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   549    SRC_GTMATOM21.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1105:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039da4),d15
.L1106:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   550    SRC_GTMATOM22.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1107:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039da8),d15
.L1108:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   551    SRC_GTMATOM23.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1109:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039dac),d15
.L1110:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   552    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   553  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   554    #if (IRQ_GTM_ATOM3_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   555    SRC_GTMATOM30.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1111:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039db0),d15
.L1112:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   556    SRC_GTMATOM31.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1113:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039db4),d15
.L1114:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   557    SRC_GTMATOM32.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1115:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039db8),d15
.L1116:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   558    SRC_GTMATOM33.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1117:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039dbc),d15
.L1118:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   559    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   560  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   561    #if (IRQ_GTM_ATOM4_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   562    SRC_GTMATOM40.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1119:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039dc0),d15
.L1120:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   563    SRC_GTMATOM41.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1121:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039dc4),d15
.L1122:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   564    SRC_GTMATOM42.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1123:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039dc8),d15
.L1124:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   565    SRC_GTMATOM43.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1125:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039dcc),d15
.L1126:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   566    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   567  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   568    #if (IRQ_GTM_ATOM5_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   569    SRC_GTMATOM50.U  = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   570    SRC_GTMATOM51.U  = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   571    SRC_GTMATOM52.U  = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   572    SRC_GTMATOM53.U  = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   573    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   574  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   575    #if (IRQ_GTM_ATOM6_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   576    SRC_GTMATOM60.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   577    SRC_GTMATOM61.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   578    SRC_GTMATOM62.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   579    SRC_GTMATOM63.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   580    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   581  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   582    #if (IRQ_GTM_ATOM7_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   583    SRC_GTMATOM70.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   584    SRC_GTMATOM71.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   585    SRC_GTMATOM72.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   586    SRC_GTMATOM73.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   587    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   588  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   589    #if (IRQ_GTM_ATOM8_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   590    SRC_GTMATOM80.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   591    SRC_GTMATOM81.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   592    SRC_GTMATOM82.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   593    SRC_GTMATOM83.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   594    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   595  }
	ret
.L217:
	
__Irq_ClearGtmIntFlags_function_end:
	.size	Irq_ClearGtmIntFlags,__Irq_ClearGtmIntFlags_function_end-Irq_ClearGtmIntFlags
.L174:
	; End of function
	
	.sdecl	'.text.Shared.DEFAULT_CODE_ROM',code,cluster('Irq_ClearHsmIntFlags')
	.sect	'.text.Shared.DEFAULT_CODE_ROM'
	.align	2
	

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   596  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   597  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   598  #if (IRQ_CAN_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   599  static void Irq_ClearCanIntFlags (void)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   600  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   601    /* Set CLRR to clear SRR bit and disable SRE bit */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   602    #if (IRQ_CAN0_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   603    SRC_CANINT0.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   604    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   605  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   606    #if (IRQ_CAN1_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   607    SRC_CANINT1.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   608    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   609  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   610    #if (IRQ_CAN2_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   611    SRC_CANINT2.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   612    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   613  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   614    #if (IRQ_CAN3_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   615    SRC_CANINT3.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   616    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   617  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   618    #if (IRQ_CAN4_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   619    SRC_CANINT4.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   620    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   621  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   622    #if (IRQ_CAN5_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   623    SRC_CANINT5.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   624    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   625  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   626    #if (IRQ_CAN6_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   627    SRC_CANINT6.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   628    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   629  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   630    #if (IRQ_CAN7_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   631    SRC_CANINT7.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   632    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   633  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   634    #if (IRQ_CAN8_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   635    SRC_CANINT8.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   636    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   637  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   638    #if (IRQ_CAN9_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   639    SRC_CANINT9.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   640    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   641  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   642    #if (IRQ_CAN10_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   643    SRC_CANINT10.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   644    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   645  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   646    #if (IRQ_CAN11_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   647    SRC_CANINT11.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   648    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   649  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   650    #if (IRQ_CAN12_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   651    SRC_CANINT12.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   652    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   653  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   654    #if (IRQ_CAN13_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   655    SRC_CANINT13.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   656    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   657  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   658    #if (IRQ_CAN14_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   659    SRC_CANINT14.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   660    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   661  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   662    #if (IRQ_CAN15_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   663    SRC_CANINT15.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   664    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   665  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   666    #if (IRQ_CAN16_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   667    SRC_CANRINT0.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   668    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   669  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   670    #if (IRQ_CAN17_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   671    SRC_CANRINT1.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   672    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   673  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   674    #if (IRQ_CAN18_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   675    SRC_CANRINT2.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   676    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   677  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   678    #if (IRQ_CAN19_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   679    SRC_CANRINT3.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   680    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   681  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   682    #if (IRQ_CAN20_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   683    SRC_CANRINT4.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   684    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   685  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   686    #if (IRQ_CAN21_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   687    SRC_CANRINT5.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   688    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   689  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   690    #if (IRQ_CAN22_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   691    SRC_CANRINT6.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   692    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   693  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   694    #if (IRQ_CAN23_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   695    SRC_CANRINT7.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   696    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   697  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   698  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   699  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   700  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   701  #if ((IRQ_HSM0_EXIST == STD_ON) || (IRQ_HSM1_EXIST == STD_ON))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   702  static void Irq_ClearHsmIntFlags (void)
; Function Irq_ClearHsmIntFlags
.L7:
Irq_ClearHsmIntFlags:	.type	func

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   703  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   704    #if (IRQ_HSM0_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   705    SRC_HSM0.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1131:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0038cc0),d15
.L1132:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   706    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   707    #if (IRQ_HSM1_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   708    SRC_HSM1.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1133:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0038cc4),d15
.L1134:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   709    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   710  }
	ret
.L218:
	
__Irq_ClearHsmIntFlags_function_end:
	.size	Irq_ClearHsmIntFlags,__Irq_ClearHsmIntFlags_function_end-Irq_ClearHsmIntFlags
.L179:
	; End of function
	
	.sdecl	'.text.Shared.DEFAULT_CODE_ROM',code,cluster('Irq_ClearGpsrGroupIntFlags')
	.sect	'.text.Shared.DEFAULT_CODE_ROM'
	.align	2
	

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   711  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   712  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   713  #if (IRQ_GPSRGROUP_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   714  static void Irq_ClearGpsrGroupIntFlags (void)
; Function Irq_ClearGpsrGroupIntFlags
.L9:
Irq_ClearGpsrGroupIntFlags:	.type	func

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   715  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   716    /* Set CLRR to clear SRR bit and disable SRE bit */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   717    #if (IRQ_GPSRGROUP0_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   718    SRC_GPSR00.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1139:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039000),d15
.L1140:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   719    SRC_GPSR01.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1141:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039004),d15
.L1142:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   720    SRC_GPSR02.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1143:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039008),d15
.L1144:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   721    SRC_GPSR03.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1145:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf003900c),d15
.L1146:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   722    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   723  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   724    #if (IRQ_GPSRGROUP1_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   725    SRC_GPSR10.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1147:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039020),d15
.L1148:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   726    SRC_GPSR11.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1149:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039024),d15
.L1150:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   727    SRC_GPSR12.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1151:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039028),d15
.L1152:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   728    SRC_GPSR13.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1153:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf003902c),d15
.L1154:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   729    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   730  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   731    #if (IRQ_GPSRGROUP2_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   732    SRC_GPSR20.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1155:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039040),d15
.L1156:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   733    SRC_GPSR21.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1157:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039044),d15
.L1158:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   734    SRC_GPSR22.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1159:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039048),d15
.L1160:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   735    SRC_GPSR23.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1161:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf003904c),d15
.L1162:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   736    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   737  }
	ret
.L219:
	
__Irq_ClearGpsrGroupIntFlags_function_end:
	.size	Irq_ClearGpsrGroupIntFlags,__Irq_ClearGpsrGroupIntFlags_function_end-Irq_ClearGpsrGroupIntFlags
.L184:
	; End of function
	
	.sdecl	'.text.Shared.DEFAULT_CODE_ROM',code,cluster('Irq_ClearDmaIntFlags')
	.sect	'.text.Shared.DEFAULT_CODE_ROM'
	.align	2
	

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   738  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   739  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   740  #if (IRQ_QSPI_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   741  static void Irq_ClearSpiIntFlags (void)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   742  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   743    /* Set CLRR to clear SRR bit and disable SRE bit */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   744    #if (IRQ_QSPI0_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   745    SRC_QSPI0TX.U  = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   746    SRC_QSPI0RX.U  = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   747    SRC_QSPI0ERR.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   748    SRC_QSPI0PT.U  = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   749    SRC_QSPI0U.U   = IRQ_DISABLE_CLEAR_SRC; 
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   750    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   751    
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   752    #if (IRQ_QSPI1_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   753    SRC_QSPI1TX.U  = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   754    SRC_QSPI1RX.U  = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   755    SRC_QSPI1ERR.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   756    SRC_QSPI1PT.U  = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   757    SRC_QSPI1U.U   = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   758    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   759    
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   760    #if (IRQ_QSPI2_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   761    SRC_QSPI2TX.U  = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   762    SRC_QSPI2RX.U  = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   763    SRC_QSPI2ERR.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   764    SRC_QSPI2PT.U  = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   765    #if (IRQ_QSPI_HC_SRN_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   766    SRC_QSPI2HC.U  = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   767    #endif /* (IRQ_QSPI_HC_SRN_EXIST == STD_ON) */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   768    SRC_QSPI2U.U   = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   769    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   770    
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   771    #if (IRQ_QSPI3_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   772    SRC_QSPI3TX.U  = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   773    SRC_QSPI3RX.U  = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   774    SRC_QSPI3ERR.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   775    SRC_QSPI3PT.U  = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   776    #if (IRQ_QSPI_HC_SRN_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   777    SRC_QSPI3HC.U  = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   778    #endif /* (IRQ_QSPI_HC_SRN_EXIST == STD_ON) */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   779    SRC_QSPI3U.U   = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   780    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   781    
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   782    #if (IRQ_QSPI4_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   783    SRC_QSPI4TX.U  = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   784    SRC_QSPI4RX.U  = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   785    SRC_QSPI4ERR.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   786    SRC_QSPI4PT.U  = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   787    SRC_QSPI4U.U   = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   788    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   789    
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   790    #if (IRQ_QSPI5_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   791    SRC_QSPI5TX.U  = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   792    SRC_QSPI5RX.U  = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   793    SRC_QSPI5ERR.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   794    SRC_QSPI5PT.U  = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   795    SRC_QSPI5U.U   = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   796    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   797    
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   798  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   799  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   800  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   801  #if (IRQ_ADC_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   802  static void Irq_ClearAdcIntFlags (void)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   803  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   804    /* Set CLRR to clear SRR bit and disable SRE bit */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   805    #if (IRQ_ADC0_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   806    SRC_VADCG0SR0.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   807    SRC_VADCG0SR1.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   808    SRC_VADCG0SR2.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   809    SRC_VADCG0SR3.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   810    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   811  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   812    #if (IRQ_ADC1_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   813    SRC_VADCG1SR0.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   814    SRC_VADCG1SR1.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   815    SRC_VADCG1SR2.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   816    SRC_VADCG1SR3.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   817    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   818  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   819    #if (IRQ_ADC2_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   820    SRC_VADCG2SR0.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   821    SRC_VADCG2SR1.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   822    SRC_VADCG2SR2.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   823    SRC_VADCG2SR3.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   824    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   825  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   826    #if (IRQ_ADC3_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   827    SRC_VADCG3SR0.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   828    SRC_VADCG3SR1.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   829    SRC_VADCG3SR2.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   830    SRC_VADCG3SR3.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   831    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   832  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   833    #if (IRQ_ADC4_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   834    SRC_VADCG4SR0.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   835    SRC_VADCG4SR1.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   836    SRC_VADCG4SR2.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   837    SRC_VADCG4SR3.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   838    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   839  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   840    #if (IRQ_ADC5_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   841    SRC_VADCG5SR0.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   842    SRC_VADCG5SR1.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   843    SRC_VADCG5SR2.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   844    SRC_VADCG5SR3.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   845    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   846  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   847    #if (IRQ_ADC6_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   848    SRC_VADCG6SR0.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   849    SRC_VADCG6SR1.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   850    SRC_VADCG6SR2.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   851    SRC_VADCG6SR3.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   852    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   853  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   854    #if (IRQ_ADC7_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   855    SRC_VADCG7SR0.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   856    SRC_VADCG7SR1.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   857    SRC_VADCG7SR2.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   858    SRC_VADCG7SR3.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   859    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   860  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   861    #if (IRQ_ADC8_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   862    SRC_VADCG8SR0.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   863    SRC_VADCG8SR1.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   864    SRC_VADCG8SR2.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   865    SRC_VADCG8SR3.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   866    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   867  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   868    #if (IRQ_ADC9_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   869    SRC_VADCG9SR0.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   870    SRC_VADCG9SR1.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   871    SRC_VADCG9SR2.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   872    SRC_VADCG9SR3.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   873    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   874  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   875    #if (IRQ_ADC10_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   876    SRC_VADCG10SR0.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   877    SRC_VADCG10SR1.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   878    SRC_VADCG10SR2.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   879    SRC_VADCG10SR3.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   880    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   881  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   882    #if (IRQ_ADCCG0_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   883    SRC_VADCCG0SR0.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   884    SRC_VADCCG0SR1.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   885    SRC_VADCCG0SR2.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   886    SRC_VADCCG0SR3.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   887    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   888  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   889    #if (IRQ_ADCCG1_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   890    SRC_VADCCG1SR0.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   891    SRC_VADCCG1SR1.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   892    SRC_VADCCG1SR2.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   893    SRC_VADCCG1SR3.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   894    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   895  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   896  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   897  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   898  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   899  #if (IRQ_DSADC_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   900  static void Irq_ClearDsadcIntFlags (void)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   901  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   902    /* Set CLRR to clear SRR bit and disable SRE bit */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   903    #if (IRQ_DSADC_A0_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   904    SRC_DSADCSRA0.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   905    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   906  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   907    #if (IRQ_DSADC_A1_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   908    SRC_DSADCSRA1.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   909    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   910    
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   911    #if (IRQ_DSADC_A2_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   912    SRC_DSADCSRA2.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   913    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   914  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   915    #if (IRQ_DSADC_A3_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   916    SRC_DSADCSRA3.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   917    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   918  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   919    #if (IRQ_DSADC_A4_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   920    SRC_DSADCSRA4.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   921    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   922  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   923    #if (IRQ_DSADC_A5_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   924    SRC_DSADCSRA5.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   925    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   926  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   927    #if (IRQ_DSADC_A6_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   928    SRC_DSADCSRA6.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   929    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   930  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   931    #if (IRQ_DSADC_A7_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   932    SRC_DSADCSRA7.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   933    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   934  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   935    #if (IRQ_DSADC_A8_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   936    SRC_DSADCSRA8.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   937    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   938  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   939    #if (IRQ_DSADC_A9_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   940    SRC_DSADCSRA9.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   941    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   942  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   943    #if (IRQ_DSADC_M0_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   944    SRC_DSADCSRM0.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   945    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   946  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   947    #if (IRQ_DSADC_M1_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   948    SRC_DSADCSRM1.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   949    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   950  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   951    #if (IRQ_DSADC_M2_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   952    SRC_DSADCSRM2.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   953    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   954  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   955    #if (IRQ_DSADC_M3_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   956    SRC_DSADCSRM3.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   957    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   958  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   959    #if (IRQ_DSADC_M4_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   960    SRC_DSADCSRM4.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   961    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   962  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   963    #if (IRQ_DSADC_M5_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   964    SRC_DSADCSRM5.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   965    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   966  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   967    #if (IRQ_DSADC_M6_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   968    SRC_DSADCSRM6.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   969    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   970  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   971    #if (IRQ_DSADC_M7_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   972    SRC_DSADCSRM7.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   973    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   974  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   975    #if (IRQ_DSADC_M8_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   976    SRC_DSADCSRM8.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   977    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   978  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   979    #if (IRQ_DSADC_M9_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   980    SRC_DSADCSRM9.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   981    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   982    
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   983  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   984  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   985  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   986  #if (IRQ_MSC_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   987  static void Irq_ClearMscIntFlags (void)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   988  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   989    /* Set CLRR to clear SRR bit and disable SRE bit */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   990    #if (IRQ_MSC0_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   991    SRC_MSC0SR0.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   992    SRC_MSC0SR1.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   993    SRC_MSC0SR2.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   994    SRC_MSC0SR3.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   995    SRC_MSC0SR4.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   996    #endif/* End for IRQ_MSC0_EXIST == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   997  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   998    #if (IRQ_MSC1_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	   999    SRC_MSC1SR0.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1000    SRC_MSC1SR1.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1001    SRC_MSC1SR2.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1002    SRC_MSC1SR3.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1003    SRC_MSC1SR4.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1004    #endif/* End for IRQ_MSC1_EXIST == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1005  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1006    #if (IRQ_MSC2_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1007    SRC_MSC2SR0.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1008    SRC_MSC2SR1.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1009    SRC_MSC2SR2.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1010    SRC_MSC2SR3.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1011    SRC_MSC2SR4.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1012    #endif/* End for IRQ_MSC2_EXIST == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1013    
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1014  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1015  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1016  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1017  #if (IRQ_FLEXRAY_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1018  static void Irq_ClearFlexrayIntFlags (void)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1019  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1020    /* Set CLRR to clear SRR bit and disable SRE bit */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1021    #if (IRQ_FLEXRAY0_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1022    SRC_ERAY_ERAY0_INT0.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1023    SRC_ERAY_ERAY0_INT1.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1024    SRC_ERAY_ERAY0_TINT0.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1025    SRC_ERAY_ERAY0_TINT1.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1026    SRC_ERAY_ERAY0_NDAT0.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1027    SRC_ERAY_ERAY0_NDAT1.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1028    SRC_ERAY_ERAY0_MBSC0.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1029    SRC_ERAY_ERAY0_MBSC1.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1030    SRC_ERAY_ERAY0_OBUSY.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1031    SRC_ERAY_ERAY0_IBUSY.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1032    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1033  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1034    #if (IRQ_FLEXRAY1_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1035    SRC_ERAY_ERAY1_INT0.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1036    SRC_ERAY_ERAY1_INT1.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1037    SRC_ERAY_ERAY1_TINT0.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1038    SRC_ERAY_ERAY1_TINT1.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1039    SRC_ERAY_ERAY1_NDAT0.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1040    SRC_ERAY_ERAY1_NDAT1.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1041    SRC_ERAY_ERAY1_MBSC0.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1042    SRC_ERAY_ERAY1_MBSC1.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1043    SRC_ERAY_ERAY1_OBUSY.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1044    SRC_ERAY_ERAY1_IBUSY.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1045    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1046  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1047    
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1048  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1049  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1050  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1051  #if (IRQ_ETH_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1052  static void Irq_ClearEthernetIntFlags (void)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1053  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1054    /* Set CLRR to clear SRR bit and disable SRE bit */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1055    SRC_ETH.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1056  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1057  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1058  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1059  #if (IRQ_DMA_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1060  static void Irq_ClearDmaIntFlags (void)
; Function Irq_ClearDmaIntFlags
.L11:
Irq_ClearDmaIntFlags:	.type	func

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1061  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1062    /* Set CLRR to clear SRR bit and disable SRE bit */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1063    SRC_DMAERR.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1167:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00384f0),d15
.L1168:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1064  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1065    #if (IRQ_DMA_CH0TO47_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1066    SRC_DMACH0.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1169:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0038500),d15
.L1170:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1067    SRC_DMACH1.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1171:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0038504),d15
.L1172:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1068    SRC_DMACH2.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1173:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0038508),d15
.L1174:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1069    SRC_DMACH3.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1175:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf003850c),d15
.L1176:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1070    SRC_DMACH4.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1177:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0038510),d15
.L1178:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1071    SRC_DMACH5.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1179:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0038514),d15
.L1180:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1072    SRC_DMACH6.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1181:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0038518),d15
.L1182:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1073    SRC_DMACH7.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1183:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf003851c),d15
.L1184:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1074    SRC_DMACH8.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1185:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0038520),d15
.L1186:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1075    SRC_DMACH9.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1187:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0038524),d15
.L1188:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1076    SRC_DMACH10.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1189:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0038528),d15
.L1190:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1077    SRC_DMACH11.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1191:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf003852c),d15
.L1192:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1078    SRC_DMACH12.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1193:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0038530),d15
.L1194:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1079    SRC_DMACH13.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1195:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0038534),d15
.L1196:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1080    SRC_DMACH14.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1197:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0038538),d15
.L1198:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1081    SRC_DMACH15.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1199:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf003853c),d15
.L1200:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1082    SRC_DMACH16.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1201:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0038540),d15
.L1202:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1083    SRC_DMACH17.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1203:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0038544),d15
.L1204:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1084    SRC_DMACH18.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1205:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0038548),d15
.L1206:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1085    SRC_DMACH19.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1207:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf003854c),d15
.L1208:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1086    SRC_DMACH20.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1209:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0038550),d15
.L1210:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1087    SRC_DMACH21.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1211:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0038554),d15
.L1212:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1088    SRC_DMACH22.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1213:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0038558),d15
.L1214:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1089    SRC_DMACH23.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1215:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf003855c),d15
.L1216:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1090    SRC_DMACH24.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1217:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0038560),d15
.L1218:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1091    SRC_DMACH25.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1219:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0038564),d15
.L1220:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1092    SRC_DMACH26.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1221:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0038568),d15
.L1222:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1093    SRC_DMACH27.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1223:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf003856c),d15
.L1224:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1094    SRC_DMACH28.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1225:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0038570),d15
.L1226:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1095    SRC_DMACH29.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1227:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0038574),d15
.L1228:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1096    SRC_DMACH30.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1229:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0038578),d15
.L1230:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1097    SRC_DMACH31.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1231:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf003857c),d15
.L1232:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1098    SRC_DMACH32.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1233:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0038580),d15
.L1234:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1099    SRC_DMACH33.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1235:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0038584),d15
.L1236:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1100    SRC_DMACH34.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1237:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0038588),d15
.L1238:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1101    SRC_DMACH35.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1239:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf003858c),d15
.L1240:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1102    SRC_DMACH36.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1241:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0038590),d15
.L1242:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1103    SRC_DMACH37.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1243:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0038594),d15
.L1244:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1104    SRC_DMACH38.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1245:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0038598),d15
.L1246:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1105    SRC_DMACH39.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1247:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf003859c),d15
.L1248:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1106    SRC_DMACH40.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1249:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00385a0),d15
.L1250:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1107    SRC_DMACH41.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1251:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00385a4),d15
.L1252:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1108    SRC_DMACH42.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1253:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00385a8),d15
.L1254:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1109    SRC_DMACH43.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1255:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00385ac),d15
.L1256:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1110    SRC_DMACH44.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1257:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00385b0),d15
.L1258:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1111    SRC_DMACH45.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1259:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00385b4),d15
.L1260:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1112    SRC_DMACH46.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1261:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00385b8),d15
.L1262:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1113    SRC_DMACH47.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1263:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00385bc),d15
.L1264:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1114    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1115  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1116    #if (IRQ_DMA_CH48TO63_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1117    SRC_DMACH48.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1265:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00385c0),d15
.L1266:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1118    SRC_DMACH49.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1267:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00385c4),d15
.L1268:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1119    SRC_DMACH50.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1269:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00385c8),d15
.L1270:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1120    SRC_DMACH51.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1271:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00385cc),d15
.L1272:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1121    SRC_DMACH52.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1273:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00385d0),d15
.L1274:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1122    SRC_DMACH53.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1275:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00385d4),d15
.L1276:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1123    SRC_DMACH54.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1277:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00385d8),d15
.L1278:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1124    SRC_DMACH55.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1279:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00385dc),d15
.L1280:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1125    SRC_DMACH56.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1281:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00385e0),d15
.L1282:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1126    SRC_DMACH57.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1283:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00385e4),d15
.L1284:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1127    SRC_DMACH58.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1285:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00385e8),d15
.L1286:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1128    SRC_DMACH59.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1287:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00385ec),d15
.L1288:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1129    SRC_DMACH60.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1289:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00385f0),d15
.L1290:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1130    SRC_DMACH61.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1291:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00385f4),d15
.L1292:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1131    SRC_DMACH62.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1293:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00385f8),d15
.L1294:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1132    SRC_DMACH63.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1295:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00385fc),d15
.L1296:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1133    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1134  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1135    #if (IRQ_DMA_CH64TO127_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1136    SRC_DMACH64.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1137    SRC_DMACH65.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1138    SRC_DMACH66.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1139    SRC_DMACH67.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1140    SRC_DMACH68.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1141    SRC_DMACH69.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1142    SRC_DMACH70.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1143    SRC_DMACH71.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1144    SRC_DMACH72.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1145    SRC_DMACH73.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1146    SRC_DMACH74.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1147    SRC_DMACH75.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1148    SRC_DMACH76.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1149    SRC_DMACH77.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1150    SRC_DMACH78.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1151    SRC_DMACH79.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1152    SRC_DMACH80.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1153    SRC_DMACH81.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1154    SRC_DMACH82.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1155    SRC_DMACH83.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1156    SRC_DMACH84.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1157    SRC_DMACH85.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1158    SRC_DMACH86.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1159    SRC_DMACH87.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1160    SRC_DMACH88.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1161    SRC_DMACH89.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1162    SRC_DMACH90.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1163    SRC_DMACH91.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1164    SRC_DMACH92.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1165    SRC_DMACH93.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1166    SRC_DMACH94.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1167    SRC_DMACH95.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1168    SRC_DMACH96.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1169    SRC_DMACH97.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1170    SRC_DMACH98.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1171    SRC_DMACH99.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1172    SRC_DMACH100.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1173    SRC_DMACH101.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1174    SRC_DMACH102.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1175    SRC_DMACH103.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1176    SRC_DMACH104.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1177    SRC_DMACH104.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1178    SRC_DMACH106.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1179    SRC_DMACH107.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1180    SRC_DMACH108.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1181    SRC_DMACH109.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1182    SRC_DMACH110.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1183    SRC_DMACH111.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1184    SRC_DMACH112.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1185    SRC_DMACH113.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1186    SRC_DMACH114.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1187    SRC_DMACH115.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1188    SRC_DMACH116.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1189    SRC_DMACH117.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1190    SRC_DMACH118.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1191    SRC_DMACH119.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1192    SRC_DMACH120.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1193    SRC_DMACH121.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1194    SRC_DMACH122.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1195    SRC_DMACH123.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1196    SRC_DMACH124.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1197    SRC_DMACH125.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1198    SRC_DMACH126.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1199    SRC_DMACH127.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1200    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1201    
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1202  }
	ret
.L220:
	
__Irq_ClearDmaIntFlags_function_end:
	.size	Irq_ClearDmaIntFlags,__Irq_ClearDmaIntFlags_function_end-Irq_ClearDmaIntFlags
.L189:
	; End of function
	
	.sdecl	'.text.Shared.DEFAULT_CODE_ROM',code,cluster('Irq_ClearStmIntFlags')
	.sect	'.text.Shared.DEFAULT_CODE_ROM'
	.align	2
	

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1203  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1204  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1205  #if (IRQ_STM_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1206  static void Irq_ClearStmIntFlags (void)
; Function Irq_ClearStmIntFlags
.L13:
Irq_ClearStmIntFlags:	.type	func

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1207  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1208    /* Set CLRR to clear SRR bit and disable SRE bit */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1209    #if (IRQ_STM0_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1210    SRC_STM0SR0.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1301:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0038490),d15
.L1302:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1211    SRC_STM0SR1.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1303:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0038494),d15
.L1304:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1212    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1213  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1214    #if (IRQ_STM1_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1215    SRC_STM1SR0.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1305:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0038498),d15
.L1306:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1216    SRC_STM1SR1.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1307:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf003849c),d15
.L1308:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1217    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1218  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1219    #if (IRQ_STM2_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1220    SRC_STM2SR0.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1309:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00384a0),d15
.L1310:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1221    SRC_STM2SR1.U = IRQ_DISABLE_CLEAR_SRC;
	movh	d15,#512
.L1311:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00384a4),d15
.L1312:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1222    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1223    
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1224  }
	ret
.L221:
	
__Irq_ClearStmIntFlags_function_end:
	.size	Irq_ClearStmIntFlags,__Irq_ClearStmIntFlags_function_end-Irq_ClearStmIntFlags
.L194:
	; End of function
	
	.sdecl	'.text.Shared.DEFAULT_CODE_ROM',code,cluster('IrqAscLin_Init')
	.sect	'.text.Shared.DEFAULT_CODE_ROM'
	.align	2
	
	.global	IrqAscLin_Init

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1225  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1226  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1227  #if (IRQ_SCU_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1228  static void Irq_ClearScuIntFlags (void)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1229  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1230    /* Set CLRR to clear SRR bit and disable SRE bit */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1231    SRC_SCUDTS.U  = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1232    SRC_SCUERU0.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1233    SRC_SCUERU1.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1234    SRC_SCUERU2.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1235    SRC_SCUERU3.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1236  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1237  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1238  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1239  #if (IRQ_PMU0_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1240  static void Irq_ClearPmuIntFlags (void)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1241  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1242    /* Set CLRR to clear SRR bit and disable SRE bit */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1243    #if (IRQ_PMU0_SR0_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1244    SRC_PMU00.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1245    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1246  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1247    #if (IRQ_PMU0_SR1_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1248    SRC_PMU01.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1249    #endif  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1250  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1251  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1252  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1253  #if (IRQ_SENT_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1254  static void Irq_ClearSentIntFlags (void)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1255  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1256    /* Set CLRR to clear SRR bit and disable SRE bit */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1257    #if (IRQ_SENT0_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1258    SRC_SENT0.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1259    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1260    #if (IRQ_SENT1_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1261    SRC_SENT1.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1262    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1263    #if (IRQ_SENT2_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1264    SRC_SENT2.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1265    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1266    #if (IRQ_SENT3_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1267    SRC_SENT3.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1268    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1269    #if (IRQ_SENT4_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1270    SRC_SENT4.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1271    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1272    #if (IRQ_SENT5_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1273    SRC_SENT5.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1274    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1275    #if (IRQ_SENT6_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1276    SRC_SENT6.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1277    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1278    #if (IRQ_SENT7_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1279    SRC_SENT7.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1280    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1281    #if (IRQ_SENT8_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1282    SRC_SENT8.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1283    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1284    #if (IRQ_SENT9_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1285    SRC_SENT9.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1286    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1287    #if (IRQ_SENT10_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1288    SRC_SENT10.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1289    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1290    #if (IRQ_SENT11_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1291    SRC_SENT11.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1292    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1293    #if (IRQ_SENT12_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1294    SRC_SENT12.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1295    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1296    #if (IRQ_SENT13_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1297    SRC_SENT13.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1298    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1299    #if (IRQ_SENT14_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1300    SRC_SENT14.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1301    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1302    
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1303  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1304  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1305  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1306  #if (IRQ_I2C_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1307  static void Irq_ClearI2cIntFlags (void)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1308  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1309    /* Set CLRR to clear SRR bit and disable SRE bit */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1310    #if (IRQ_I2C0_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1311    SRC_I2C0BREQ.U  = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1312    SRC_I2C0LBREQ.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1313    SRC_I2C0SREQ.U  = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1314    SRC_I2C0LSREQ.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1315    SRC_I2C0ERR.U   = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1316    SRC_I2C0P.U     = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1317    #endif/* End for IRQ_I2C0_EXIST == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1318  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1319    #if (IRQ_I2C1_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1320    SRC_I2C1BREQ.U  = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1321    SRC_I2C1LBREQ.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1322    SRC_I2C1SREQ.U  = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1323    SRC_I2C1LSREQ.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1324    SRC_I2C1ERR.U   = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1325    SRC_I2C1P.U     = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1326    #endif/* End for IRQ_I2C1_EXIST == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1327    
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1328  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1329  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1330  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1331  #if (IRQ_HSSL_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1332  static void Irq_ClearHsslIntFlags(void)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1333  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1334    /* Set CLRR to clear SRR bit and disable SRE bit */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1335    #if (IRQ_HSSL0_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1336    SRC_HSSLCOK0.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1337    SRC_HSSLRDI0.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1338    SRC_HSSLTRG0.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1339    SRC_HSSLERR0.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1340    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1341  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1342    #if (IRQ_HSSL1_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1343    SRC_HSSLCOK1.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1344    SRC_HSSLRDI1.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1345    SRC_HSSLTRG1.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1346    SRC_HSSLERR1.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1347    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1348  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1349    #if (IRQ_HSSL2_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1350    SRC_HSSLCOK2.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1351    SRC_HSSLRDI2.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1352    SRC_HSSLTRG2.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1353    SRC_HSSLERR2.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1354    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1355  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1356    #if (IRQ_HSSL3_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1357    SRC_HSSLCOK3.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1358    SRC_HSSLRDI3.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1359    SRC_HSSLTRG3.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1360    SRC_HSSLERR3.U = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1361    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1362  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1363    #if (IRQ_HSSL_EXI_SRN_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1364    SRC_HSSLEXI.U  = IRQ_DISABLE_CLEAR_SRC;
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1365    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1366  }
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1367  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1368  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1369  #endif /*(IFX_MCAL_USED == STD_ON) */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1370  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1371  /*******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1372  **                      Global Function Definitions                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1373  *******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1374  #if (IFX_MCAL_USED == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1375  /*******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1376  ** Syntax :  void IrqAscLin_Init(void)                                        **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1377  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1378  ** Service ID:  none                                                          **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1379  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1380  ** Sync/Async:  Synchronous                                                   **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1381  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1382  ** Reentrancy:  non reentrant                                                 **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1383  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1384  ** Parameters (in): none                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1385  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1386  ** Parameters (out): none                                                     **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1387  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1388  ** Return value: none                                                         **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1389  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1390  ** Description : To set the interrupt priority for various                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1391  **               service nodes according to priority configurartion.          **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1392  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1393  *******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1394  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1395  void IrqAscLin_Init(void)
; Function IrqAscLin_Init
.L15:
IrqAscLin_Init:	.type	func

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1396  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1397    #if (IRQ_ASCLIN_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1398  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1399    #if (IRQ_ASCLIN0_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1400    SRC_ASCLIN0TX.U   |=(IRQ_ASCLIN0_TX_TOS | IRQ_ASCLIN0_TX_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1401    SRC_ASCLIN0RX.U   |=(IRQ_ASCLIN0_RX_TOS | IRQ_ASCLIN0_RX_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1402    SRC_ASCLIN0ERR.U  |=(IRQ_ASCLIN0_ERR_TOS | IRQ_ASCLIN0_ERR_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1403    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1404  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1405    #if (IRQ_ASCLIN1_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1406    SRC_ASCLIN1TX.U   |=(IRQ_ASCLIN1_TX_TOS | IRQ_ASCLIN1_TX_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1407    SRC_ASCLIN1RX.U   |=(IRQ_ASCLIN1_RX_TOS | IRQ_ASCLIN1_RX_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1408    SRC_ASCLIN1ERR.U  |=(IRQ_ASCLIN1_ERR_TOS | IRQ_ASCLIN1_ERR_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1409    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1410  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1411    #if (IRQ_ASCLIN2_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1412    SRC_ASCLIN2TX.U   |=(IRQ_ASCLIN2_TX_TOS | IRQ_ASCLIN2_TX_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1413    SRC_ASCLIN2RX.U   |=(IRQ_ASCLIN2_RX_TOS | IRQ_ASCLIN2_RX_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1414    SRC_ASCLIN2ERR.U  |=(IRQ_ASCLIN2_ERR_TOS | IRQ_ASCLIN2_ERR_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1415    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1416  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1417    #if (IRQ_ASCLIN3_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1418    SRC_ASCLIN3TX.U   |=(IRQ_ASCLIN3_TX_TOS | IRQ_ASCLIN3_TX_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1419    SRC_ASCLIN3RX.U   |=(IRQ_ASCLIN3_RX_TOS | IRQ_ASCLIN3_RX_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1420    SRC_ASCLIN3ERR.U  |=(IRQ_ASCLIN3_ERR_TOS | IRQ_ASCLIN3_ERR_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1421    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1422  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1423    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1424  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1425  }
	ret
.L195:
	
__IrqAscLin_Init_function_end:
	.size	IrqAscLin_Init,__IrqAscLin_Init_function_end-IrqAscLin_Init
.L64:
	; End of function
	
	.sdecl	'.text.Shared.DEFAULT_CODE_ROM',code,cluster('IrqCcu6_Init')
	.sect	'.text.Shared.DEFAULT_CODE_ROM'
	.align	2
	
	.global	IrqCcu6_Init

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1426  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1427  /*******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1428  ** Syntax :  void IrqCcu6_Init(void)                                         **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1429  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1430  ** Service ID:  none                                                          **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1431  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1432  ** Sync/Async:  Synchronous                                                   **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1433  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1434  ** Reentrancy:  non reentrant                                                 **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1435  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1436  ** Parameters (in): none                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1437  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1438  ** Parameters (out): none                                                     **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1439  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1440  ** Return value: none                                                         **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1441  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1442  ** Description : To set the interrupt priority for various                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1443  **               service nodes according to priority configurartion.          **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1444  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1445  *******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1446  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1447  void IrqCcu6_Init(void)
; Function IrqCcu6_Init
.L17:
IrqCcu6_Init:	.type	func

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1448  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1449    #if (IRQ_CCU6_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1450  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1451    #if (IRQ_CCU60_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1452    SRC_CCU60SR0.U |=(IRQ_CCU60_SR0_TOS | IRQ_CCU60_SR0_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1453    SRC_CCU60SR1.U |=(IRQ_CCU60_SR1_TOS | IRQ_CCU60_SR1_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1454    SRC_CCU60SR2.U |=(IRQ_CCU60_SR2_TOS | IRQ_CCU60_SR2_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1455    SRC_CCU60SR3.U |=(IRQ_CCU60_SR3_TOS | IRQ_CCU60_SR3_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1456    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1457  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1458    #if (IRQ_CCU61_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1459    SRC_CCU61SR0.U |=(IRQ_CCU61_SR0_TOS | IRQ_CCU61_SR0_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1460    SRC_CCU61SR1.U |=(IRQ_CCU61_SR1_TOS | IRQ_CCU61_SR1_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1461    SRC_CCU61SR2.U |=(IRQ_CCU61_SR2_TOS | IRQ_CCU61_SR2_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1462    SRC_CCU61SR3.U |=(IRQ_CCU61_SR3_TOS | IRQ_CCU61_SR3_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1463    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1464  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1465    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1466  }
	ret
.L196:
	
__IrqCcu6_Init_function_end:
	.size	IrqCcu6_Init,__IrqCcu6_Init_function_end-IrqCcu6_Init
.L69:
	; End of function
	
	.sdecl	'.text.Shared.DEFAULT_CODE_ROM',code,cluster('IrqGpt_Init')
	.sect	'.text.Shared.DEFAULT_CODE_ROM'
	.align	2
	
	.global	IrqGpt_Init

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1467  /*******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1468  ** Syntax :  void IrqGpt_Init(void)                                         **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1469  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1470  ** Service ID:  none                                                          **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1471  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1472  ** Sync/Async:  Synchronous                                                   **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1473  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1474  ** Reentrancy:  non reentrant                                                 **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1475  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1476  ** Parameters (in): none                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1477  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1478  ** Parameters (out): none                                                     **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1479  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1480  ** Return value: none                                                         **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1481  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1482  ** Description : To set the interrupt priority for various                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1483  **               service nodes according to priority configurartion.          **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1484  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1485  *******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1486  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1487  void IrqGpt_Init(void)
; Function IrqGpt_Init
.L19:
IrqGpt_Init:	.type	func

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1488  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1489    #if (IRQ_GPT_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1490  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1491    #if (IRQ_GPT120_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1492    SRC_GPT120CIRQ.U |= (IRQ_GPT120_CARPEL_TOS | IRQ_GPT120_CARPEL_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf0038460)
.L250:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0038460),d15
.L251:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1493    SRC_GPT120T2.U   |= (IRQ_GPT120_T2_TOS | IRQ_GPT120_T2_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf0038464)
.L252:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0038464),d15
.L253:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1494    SRC_GPT120T3.U   |= (IRQ_GPT120_T3_TOS | IRQ_GPT120_T3_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf0038468)
.L254:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0038468),d15
.L255:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1495    SRC_GPT120T4.U   |= (IRQ_GPT120_T4_TOS | IRQ_GPT120_T4_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf003846c)
.L256:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf003846c),d15
.L257:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1496    SRC_GPT120T5.U   |= (IRQ_GPT120_T5_TOS | IRQ_GPT120_T5_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf0038470)
.L258:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0038470),d15
.L259:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1497    SRC_GPT120T6.U   |= (IRQ_GPT120_T6_TOS | IRQ_GPT120_T6_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf0038474)
.L260:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0038474),d15
.L261:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1498    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1499  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1500    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1501  }
	ret
.L199:
	
__IrqGpt_Init_function_end:
	.size	IrqGpt_Init,__IrqGpt_Init_function_end-IrqGpt_Init
.L84:
	; End of function
	
	.sdecl	'.text.Shared.DEFAULT_CODE_ROM',code,cluster('IrqGtm_Init')
	.sect	'.text.Shared.DEFAULT_CODE_ROM'
	.align	2
	
	.global	IrqGtm_Init

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1502  /*******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1503  ** Syntax :  void IrqGtm_Init(void)                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1504  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1505  ** Service ID:  none                                                          **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1506  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1507  ** Sync/Async:  Synchronous                                                   **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1508  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1509  ** Reentrancy:  non reentrant                                                 **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1510  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1511  ** Parameters (in): none                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1512  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1513  ** Parameters (out): none                                                     **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1514  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1515  ** Return value: none                                                         **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1516  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1517  ** Description : To set the interrupt priority for various                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1518  **               service nodes according to priority configurartion.          **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1519  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1520  *******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1521  void IrqGtm_Init(void)
; Function IrqGtm_Init
.L21:
IrqGtm_Init:	.type	func

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1522  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1523    #if (IRQ_GTM_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1524  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1525    #if (IRQ_GTM_AEI_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1526    SRC_GTMAEIIRQ.U  |= (IRQ_GTM_AEI_TOS | IRQ_GTM_AEI_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf0039600)
.L266:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039600),d15
.L267:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1527    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1528  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1529    #if (IRQ_GTM_ARU_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1530    SRC_GTMARUIRQ0.U |= (IRQ_GTM_ARU_SR0_TOS | IRQ_GTM_ARU_SR0_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf0039604)
.L268:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039604),d15
.L269:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1531    SRC_GTMARUIRQ1.U |= (IRQ_GTM_ARU_SR1_TOS | IRQ_GTM_ARU_SR1_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf0039608)
.L270:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039608),d15
.L271:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1532    SRC_GTMARUIRQ2.U |= (IRQ_GTM_ARU_SR2_TOS | IRQ_GTM_ARU_SR2_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf003960c)
.L272:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf003960c),d15
.L273:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1533    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1534  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1535    #if (IRQ_GTM_BRC_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1536    SRC_GTMBRCIRQ.U  |= (IRQ_GTM_BRC_TOS | IRQ_GTM_BRC_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf0039614)
.L274:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039614),d15
.L275:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1537    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1538  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1539    #if (IRQ_GTM_CMP_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1540    SRC_GTMCMPIRQ.U  |= (IRQ_GTM_CMP_TOS | IRQ_GTM_CMP_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf0039618)
.L276:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039618),d15
.L277:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1541    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1542  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1543    #if (IRQ_GTM_SPE_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1544  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1545    #if (IRQ_GTM_SPE0_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1546    SRC_GTMSPE0IRQ.U |= (IRQ_GTM_SPE0_TOS | IRQ_GTM_SPE0_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf003961c)
.L278:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf003961c),d15
.L279:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1547    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1548  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1549    #if (IRQ_GTM_SPE1_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1550    SRC_GTMSPE1IRQ.U |= (IRQ_GTM_SPE1_TOS | IRQ_GTM_SPE1_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf0039620)
.L280:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039620),d15
.L281:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1551    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1552  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1553    #if (IRQ_GTM_SPE2_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1554    SRC_GTMSPE2IRQ.U |= (IRQ_GTM_SPE2_TOS | IRQ_GTM_SPE2_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1555    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1556  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1557    #if (IRQ_GTM_SPE3_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1558    SRC_GTMSPE3IRQ.U |= (IRQ_GTM_SPE3_TOS | IRQ_GTM_SPE3_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1559    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1560  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1561    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1562  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1563    #if (IRQ_GTM_PSM0_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1564    SRC_GTMPSM00.U   |= (IRQ_GTM_PSM0_SR0_TOS | IRQ_GTM_PSM0_SR0_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf003962c)
.L282:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf003962c),d15
.L283:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1565    SRC_GTMPSM01.U   |= (IRQ_GTM_PSM0_SR1_TOS | IRQ_GTM_PSM0_SR1_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf0039630)
.L284:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039630),d15
.L285:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1566    SRC_GTMPSM02.U   |= (IRQ_GTM_PSM0_SR2_TOS | IRQ_GTM_PSM0_SR2_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf0039634)
.L286:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039634),d15
.L287:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1567    SRC_GTMPSM03.U   |= (IRQ_GTM_PSM0_SR3_TOS | IRQ_GTM_PSM0_SR3_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf0039638)
.L288:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039638),d15
.L289:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1568    SRC_GTMPSM04.U   |= (IRQ_GTM_PSM0_SR4_TOS | IRQ_GTM_PSM0_SR4_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf003963c)
.L290:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf003963c),d15
.L291:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1569    SRC_GTMPSM05.U   |= (IRQ_GTM_PSM0_SR5_TOS | IRQ_GTM_PSM0_SR5_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf0039640)
.L292:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039640),d15
.L293:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1570    SRC_GTMPSM06.U   |= (IRQ_GTM_PSM0_SR6_TOS | IRQ_GTM_PSM0_SR6_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf0039644)
.L294:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039644),d15
.L295:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1571    SRC_GTMPSM07.U   |= (IRQ_GTM_PSM0_SR7_TOS | IRQ_GTM_PSM0_SR7_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf0039648)
.L296:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039648),d15
.L297:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1572    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1573  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1574    #if (IRQ_GTM_PSM1_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1575    SRC_GTMPSM10.U   |= (IRQ_GTM_PSM1_SR0_TOS | IRQ_GTM_PSM1_SR0_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1576    SRC_GTMPSM11.U   |= (IRQ_GTM_PSM1_SR1_TOS | IRQ_GTM_PSM1_SR1_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1577    SRC_GTMPSM12.U   |= (IRQ_GTM_PSM1_SR2_TOS | IRQ_GTM_PSM1_SR2_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1578    SRC_GTMPSM13.U   |= (IRQ_GTM_PSM1_SR3_TOS | IRQ_GTM_PSM1_SR3_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1579    SRC_GTMPSM14.U   |= (IRQ_GTM_PSM1_SR4_TOS | IRQ_GTM_PSM1_SR4_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1580    SRC_GTMPSM15.U   |= (IRQ_GTM_PSM1_SR5_TOS | IRQ_GTM_PSM1_SR5_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1581    SRC_GTMPSM16.U   |= (IRQ_GTM_PSM1_SR6_TOS | IRQ_GTM_PSM1_SR6_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1582    SRC_GTMPSM17.U   |= (IRQ_GTM_PSM1_SR7_TOS | IRQ_GTM_PSM1_SR7_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1583    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1584  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1585    #if (IRQ_GTM_DPLL_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1586    SRC_GTMDPLL0.U   |= (IRQ_GTM_DPLL_SR0_TOS | IRQ_GTM_DPLL_SR0_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf00396a4)
.L298:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00396a4),d15
.L299:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1587    SRC_GTMDPLL1.U   |= (IRQ_GTM_DPLL_SR1_TOS | IRQ_GTM_DPLL_SR1_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf00396a8)
.L300:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00396a8),d15
.L301:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1588    SRC_GTMDPLL2.U   |= (IRQ_GTM_DPLL_SR2_TOS | IRQ_GTM_DPLL_SR2_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf00396ac)
.L302:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00396ac),d15
.L303:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1589    SRC_GTMDPLL3.U   |= (IRQ_GTM_DPLL_SR3_TOS | IRQ_GTM_DPLL_SR3_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf00396b0)
.L304:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00396b0),d15
.L305:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1590    SRC_GTMDPLL4.U   |= (IRQ_GTM_DPLL_SR4_TOS | IRQ_GTM_DPLL_SR4_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf00396b4)
.L306:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00396b4),d15
.L307:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1591    SRC_GTMDPLL5.U   |= (IRQ_GTM_DPLL_SR5_TOS | IRQ_GTM_DPLL_SR5_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf00396b8)
.L308:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00396b8),d15
.L309:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1592    SRC_GTMDPLL6.U   |= (IRQ_GTM_DPLL_SR6_TOS | IRQ_GTM_DPLL_SR6_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf00396bc)
.L310:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00396bc),d15
.L311:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1593    SRC_GTMDPLL7.U   |= (IRQ_GTM_DPLL_SR7_TOS | IRQ_GTM_DPLL_SR7_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf00396c0)
.L312:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00396c0),d15
.L313:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1594    SRC_GTMDPLL8.U   |= (IRQ_GTM_DPLL_SR8_TOS | IRQ_GTM_DPLL_SR8_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf00396c4)
.L314:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00396c4),d15
.L315:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1595    SRC_GTMDPLL9.U   |= (IRQ_GTM_DPLL_SR9_TOS | IRQ_GTM_DPLL_SR9_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf00396c8)
.L316:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00396c8),d15
.L317:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1596    SRC_GTMDPLL10.U  |= (IRQ_GTM_DPLL_SR10_TOS | IRQ_GTM_DPLL_SR10_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf00396cc)
.L318:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00396cc),d15
.L319:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1597    SRC_GTMDPLL11.U  |= (IRQ_GTM_DPLL_SR11_TOS | IRQ_GTM_DPLL_SR11_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf00396d0)
.L320:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00396d0),d15
.L321:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1598    SRC_GTMDPLL12.U  |= (IRQ_GTM_DPLL_SR12_TOS | IRQ_GTM_DPLL_SR12_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf00396d4)
.L322:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00396d4),d15
.L323:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1599    SRC_GTMDPLL13.U  |= (IRQ_GTM_DPLL_SR13_TOS | IRQ_GTM_DPLL_SR13_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf00396d8)
.L324:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00396d8),d15
.L325:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1600    SRC_GTMDPLL14.U  |= (IRQ_GTM_DPLL_SR14_TOS | IRQ_GTM_DPLL_SR14_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf00396dc)
.L326:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00396dc),d15
.L327:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1601    SRC_GTMDPLL15.U  |= (IRQ_GTM_DPLL_SR15_TOS | IRQ_GTM_DPLL_SR15_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf00396e0)
.L328:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00396e0),d15
.L329:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1602    SRC_GTMDPLL16.U  |= (IRQ_GTM_DPLL_SR16_TOS | IRQ_GTM_DPLL_SR16_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf00396e4)
.L330:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00396e4),d15
.L331:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1603    SRC_GTMDPLL17.U  |= (IRQ_GTM_DPLL_SR17_TOS | IRQ_GTM_DPLL_SR17_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf00396e8)
.L332:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00396e8),d15
.L333:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1604    SRC_GTMDPLL18.U  |= (IRQ_GTM_DPLL_SR18_TOS | IRQ_GTM_DPLL_SR18_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf00396ec)
.L334:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00396ec),d15
.L335:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1605    SRC_GTMDPLL19.U  |= (IRQ_GTM_DPLL_SR19_TOS | IRQ_GTM_DPLL_SR19_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf00396f0)
.L336:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00396f0),d15
.L337:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1606    SRC_GTMDPLL20.U  |= (IRQ_GTM_DPLL_SR20_TOS | IRQ_GTM_DPLL_SR20_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf00396f4)
.L338:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00396f4),d15
.L339:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1607    SRC_GTMDPLL21.U  |= (IRQ_GTM_DPLL_SR21_TOS | IRQ_GTM_DPLL_SR21_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf00396f8)
.L340:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00396f8),d15
.L341:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1608    SRC_GTMDPLL22.U  |= (IRQ_GTM_DPLL_SR22_TOS | IRQ_GTM_DPLL_SR22_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf00396fc)
.L342:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00396fc),d15
.L343:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1609    SRC_GTMDPLL23.U  |= (IRQ_GTM_DPLL_SR23_TOS | IRQ_GTM_DPLL_SR23_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf0039700)
.L344:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039700),d15
.L345:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1610    SRC_GTMDPLL24.U  |= (IRQ_GTM_DPLL_SR24_TOS | IRQ_GTM_DPLL_SR24_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf0039704)
.L346:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039704),d15
.L347:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1611    SRC_GTMDPLL25.U  |= (IRQ_GTM_DPLL_SR25_TOS | IRQ_GTM_DPLL_SR25_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf0039708)
.L348:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039708),d15
.L349:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1612    SRC_GTMDPLL26.U  |= (IRQ_GTM_DPLL_SR26_TOS | IRQ_GTM_DPLL_SR26_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf003970c)
.L350:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf003970c),d15
.L351:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1613    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1614  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1615    #if (IRQ_GTM_ERR_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1616    SRC_GTMERR.U   |= (IRQ_GTM_ERR_SR_TOS | IRQ_GTM_ERR_SR_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf0039770)
.L352:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039770),d15
.L353:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1617    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1618  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1619    #if (IRQ_GTM_TIM0_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1620    SRC_GTMTIM00.U   |= (IRQ_GTM_TIM0_SR0_TOS | IRQ_GTM_TIM0_SR0_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf0039780)
.L354:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039780),d15
.L355:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1621    SRC_GTMTIM01.U   |= (IRQ_GTM_TIM0_SR1_TOS | IRQ_GTM_TIM0_SR1_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf0039784)
.L356:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039784),d15
.L357:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1622    SRC_GTMTIM02.U   |= (IRQ_GTM_TIM0_SR2_TOS | IRQ_GTM_TIM0_SR2_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf0039788)
.L358:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039788),d15
.L359:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1623    SRC_GTMTIM03.U   |= (IRQ_GTM_TIM0_SR3_TOS | IRQ_GTM_TIM0_SR3_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf003978c)
.L360:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf003978c),d15
.L361:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1624    SRC_GTMTIM04.U   |= (IRQ_GTM_TIM0_SR4_TOS | IRQ_GTM_TIM0_SR4_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf0039790)
.L362:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039790),d15
.L363:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1625    SRC_GTMTIM05.U   |= (IRQ_GTM_TIM0_SR5_TOS | IRQ_GTM_TIM0_SR5_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf0039794)
.L364:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039794),d15
.L365:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1626    SRC_GTMTIM06.U   |= (IRQ_GTM_TIM0_SR6_TOS | IRQ_GTM_TIM0_SR6_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf0039798)
.L366:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039798),d15
.L367:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1627    SRC_GTMTIM07.U   |= (IRQ_GTM_TIM0_SR7_TOS | IRQ_GTM_TIM0_SR7_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf003979c)
.L368:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf003979c),d15
.L369:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1628    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1629  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1630    #if (IRQ_GTM_TIM1_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1631    SRC_GTMTIM10.U   |= (IRQ_GTM_TIM1_SR0_TOS | IRQ_GTM_TIM1_SR0_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf00397a0)
.L370:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00397a0),d15
.L371:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1632    SRC_GTMTIM11.U   |= (IRQ_GTM_TIM1_SR1_TOS | IRQ_GTM_TIM1_SR1_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf00397a4)
.L372:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00397a4),d15
.L373:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1633    SRC_GTMTIM12.U   |= (IRQ_GTM_TIM1_SR2_TOS | IRQ_GTM_TIM1_SR2_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf00397a8)
.L374:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00397a8),d15
.L375:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1634    SRC_GTMTIM13.U   |= (IRQ_GTM_TIM1_SR3_TOS | IRQ_GTM_TIM1_SR3_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf00397ac)
.L376:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00397ac),d15
.L377:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1635    SRC_GTMTIM14.U   |= (IRQ_GTM_TIM1_SR4_TOS | IRQ_GTM_TIM1_SR4_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf00397b0)
.L378:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00397b0),d15
.L379:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1636    SRC_GTMTIM15.U   |= (IRQ_GTM_TIM1_SR5_TOS | IRQ_GTM_TIM1_SR5_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf00397b4)
.L380:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00397b4),d15
.L381:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1637    SRC_GTMTIM16.U   |= (IRQ_GTM_TIM1_SR6_TOS | IRQ_GTM_TIM1_SR6_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf00397b8)
.L382:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00397b8),d15
.L383:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1638    SRC_GTMTIM17.U   |= (IRQ_GTM_TIM1_SR7_TOS | IRQ_GTM_TIM1_SR7_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf00397bc)
.L384:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00397bc),d15
.L385:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1639    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1640  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1641    #if (IRQ_GTM_TIM2_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1642    SRC_GTMTIM20.U   |= (IRQ_GTM_TIM2_SR0_TOS | IRQ_GTM_TIM2_SR0_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf00397c0)
.L386:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00397c0),d15
.L387:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1643    SRC_GTMTIM21.U   |= (IRQ_GTM_TIM2_SR1_TOS | IRQ_GTM_TIM2_SR1_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf00397c4)
.L388:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00397c4),d15
.L389:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1644    SRC_GTMTIM22.U   |= (IRQ_GTM_TIM2_SR2_TOS | IRQ_GTM_TIM2_SR2_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf00397c8)
.L390:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00397c8),d15
.L391:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1645    SRC_GTMTIM23.U   |= (IRQ_GTM_TIM2_SR3_TOS | IRQ_GTM_TIM2_SR3_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf00397cc)
.L392:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00397cc),d15
.L393:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1646    SRC_GTMTIM24.U   |= (IRQ_GTM_TIM2_SR4_TOS | IRQ_GTM_TIM2_SR4_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf00397d0)
.L394:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00397d0),d15
.L395:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1647    SRC_GTMTIM25.U   |= (IRQ_GTM_TIM2_SR5_TOS | IRQ_GTM_TIM2_SR5_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf00397d4)
.L396:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00397d4),d15
.L397:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1648    SRC_GTMTIM26.U   |= (IRQ_GTM_TIM2_SR6_TOS | IRQ_GTM_TIM2_SR6_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf00397d8)
.L398:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00397d8),d15
.L399:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1649    SRC_GTMTIM27.U   |= (IRQ_GTM_TIM2_SR7_TOS | IRQ_GTM_TIM2_SR7_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf00397dc)
.L400:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00397dc),d15
.L401:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1650    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1651  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1652    #if (IRQ_GTM_TIM3_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1653    SRC_GTMTIM30.U   |= (IRQ_GTM_TIM3_SR0_TOS | IRQ_GTM_TIM3_SR0_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf00397e0)
.L402:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00397e0),d15
.L403:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1654    SRC_GTMTIM31.U   |= (IRQ_GTM_TIM3_SR1_TOS | IRQ_GTM_TIM3_SR1_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf00397e4)
.L404:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00397e4),d15
.L405:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1655    SRC_GTMTIM32.U   |= (IRQ_GTM_TIM3_SR2_TOS | IRQ_GTM_TIM3_SR2_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf00397e8)
.L406:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00397e8),d15
.L407:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1656    SRC_GTMTIM33.U   |= (IRQ_GTM_TIM3_SR3_TOS | IRQ_GTM_TIM3_SR3_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf00397ec)
.L408:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00397ec),d15
.L409:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1657    SRC_GTMTIM34.U   |= (IRQ_GTM_TIM3_SR4_TOS | IRQ_GTM_TIM3_SR4_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf00397f0)
.L410:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00397f0),d15
.L411:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1658    SRC_GTMTIM35.U   |= (IRQ_GTM_TIM3_SR5_TOS | IRQ_GTM_TIM3_SR5_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf00397f4)
.L412:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00397f4),d15
.L413:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1659    SRC_GTMTIM36.U   |= (IRQ_GTM_TIM3_SR6_TOS | IRQ_GTM_TIM3_SR6_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf00397f8)
.L414:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00397f8),d15
.L415:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1660    SRC_GTMTIM37.U   |= (IRQ_GTM_TIM3_SR7_TOS | IRQ_GTM_TIM3_SR7_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf00397fc)
.L416:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00397fc),d15
.L417:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1661    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1662  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1663    #if (IRQ_GTM_TIM4_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1664    SRC_GTMTIM40.U   |= (IRQ_GTM_TIM4_SR0_TOS | IRQ_GTM_TIM4_SR0_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1665    SRC_GTMTIM41.U   |= (IRQ_GTM_TIM4_SR1_TOS | IRQ_GTM_TIM4_SR1_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1666    SRC_GTMTIM42.U   |= (IRQ_GTM_TIM4_SR2_TOS | IRQ_GTM_TIM4_SR2_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1667    SRC_GTMTIM43.U   |= (IRQ_GTM_TIM4_SR3_TOS | IRQ_GTM_TIM4_SR3_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1668    SRC_GTMTIM44.U   |= (IRQ_GTM_TIM4_SR4_TOS | IRQ_GTM_TIM4_SR4_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1669    SRC_GTMTIM45.U   |= (IRQ_GTM_TIM4_SR5_TOS | IRQ_GTM_TIM4_SR5_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1670    SRC_GTMTIM46.U   |= (IRQ_GTM_TIM4_SR6_TOS | IRQ_GTM_TIM4_SR6_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1671    SRC_GTMTIM47.U   |= (IRQ_GTM_TIM4_SR7_TOS | IRQ_GTM_TIM4_SR7_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1672    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1673  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1674    #if (IRQ_GTM_TIM5_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1675    SRC_GTMTIM50.U   |= (IRQ_GTM_TIM5_SR0_TOS | IRQ_GTM_TIM5_SR0_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1676    SRC_GTMTIM51.U   |= (IRQ_GTM_TIM5_SR1_TOS | IRQ_GTM_TIM5_SR1_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1677    SRC_GTMTIM52.U   |= (IRQ_GTM_TIM5_SR2_TOS | IRQ_GTM_TIM5_SR2_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1678    SRC_GTMTIM53.U   |= (IRQ_GTM_TIM5_SR3_TOS | IRQ_GTM_TIM5_SR3_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1679    SRC_GTMTIM54.U   |= (IRQ_GTM_TIM5_SR4_TOS | IRQ_GTM_TIM5_SR4_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1680    SRC_GTMTIM55.U   |= (IRQ_GTM_TIM5_SR5_TOS | IRQ_GTM_TIM5_SR5_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1681    SRC_GTMTIM56.U   |= (IRQ_GTM_TIM5_SR6_TOS | IRQ_GTM_TIM5_SR6_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1682    SRC_GTMTIM57.U   |= (IRQ_GTM_TIM5_SR7_TOS | IRQ_GTM_TIM5_SR7_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1683    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1684  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1685    #if (IRQ_GTM_MCS0_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1686    SRC_GTMMCS00.U   |= (IRQ_GTM_MCS0_SR0_TOS | IRQ_GTM_MCS0_SR0_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf0039980)
.L418:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039980),d15
.L419:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1687    SRC_GTMMCS01.U   |= (IRQ_GTM_MCS0_SR1_TOS | IRQ_GTM_MCS0_SR1_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf0039984)
.L420:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039984),d15
.L421:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1688    SRC_GTMMCS02.U   |= (IRQ_GTM_MCS0_SR2_TOS | IRQ_GTM_MCS0_SR2_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf0039988)
.L422:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039988),d15
.L423:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1689    SRC_GTMMCS03.U   |= (IRQ_GTM_MCS0_SR3_TOS | IRQ_GTM_MCS0_SR3_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf003998c)
.L424:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf003998c),d15
.L425:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1690    SRC_GTMMCS04.U   |= (IRQ_GTM_MCS0_SR4_TOS | IRQ_GTM_MCS0_SR4_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf0039990)
.L426:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039990),d15
.L427:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1691    SRC_GTMMCS05.U   |= (IRQ_GTM_MCS0_SR5_TOS | IRQ_GTM_MCS0_SR5_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf0039994)
.L428:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039994),d15
.L429:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1692    SRC_GTMMCS06.U   |= (IRQ_GTM_MCS0_SR6_TOS | IRQ_GTM_MCS0_SR6_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf0039998)
.L430:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039998),d15
.L431:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1693    SRC_GTMMCS07.U   |= (IRQ_GTM_MCS0_SR7_TOS | IRQ_GTM_MCS0_SR7_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf003999c)
.L432:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf003999c),d15
.L433:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1694    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1695  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1696    #if (IRQ_GTM_MCS1_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1697    SRC_GTMMCS10.U   |= (IRQ_GTM_MCS1_SR0_TOS | IRQ_GTM_MCS1_SR0_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf00399a0)
.L434:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00399a0),d15
.L435:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1698    SRC_GTMMCS11.U   |= (IRQ_GTM_MCS1_SR1_TOS | IRQ_GTM_MCS1_SR1_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf00399a4)
.L436:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00399a4),d15
.L437:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1699    SRC_GTMMCS12.U   |= (IRQ_GTM_MCS1_SR2_TOS | IRQ_GTM_MCS1_SR2_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf00399a8)
.L438:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00399a8),d15
.L439:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1700    SRC_GTMMCS13.U   |= (IRQ_GTM_MCS1_SR3_TOS | IRQ_GTM_MCS1_SR3_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf00399ac)
.L440:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00399ac),d15
.L441:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1701    SRC_GTMMCS14.U   |= (IRQ_GTM_MCS1_SR4_TOS | IRQ_GTM_MCS1_SR4_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf00399b0)
.L442:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00399b0),d15
.L443:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1702    SRC_GTMMCS15.U   |= (IRQ_GTM_MCS1_SR5_TOS | IRQ_GTM_MCS1_SR5_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf00399b4)
.L444:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00399b4),d15
.L445:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1703    SRC_GTMMCS16.U   |= (IRQ_GTM_MCS1_SR6_TOS | IRQ_GTM_MCS1_SR6_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf00399b8)
.L446:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00399b8),d15
.L447:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1704    SRC_GTMMCS17.U   |= (IRQ_GTM_MCS1_SR7_TOS | IRQ_GTM_MCS1_SR7_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf00399bc)
.L448:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00399bc),d15
.L449:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1705    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1706  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1707    #if (IRQ_GTM_MCS2_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1708    SRC_GTMMCS20.U   |= (IRQ_GTM_MCS2_SR0_TOS | IRQ_GTM_MCS2_SR0_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf00399c0)
.L450:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00399c0),d15
.L451:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1709    SRC_GTMMCS21.U   |= (IRQ_GTM_MCS2_SR1_TOS | IRQ_GTM_MCS2_SR1_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf00399c4)
.L452:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00399c4),d15
.L453:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1710    SRC_GTMMCS22.U   |= (IRQ_GTM_MCS2_SR2_TOS | IRQ_GTM_MCS2_SR2_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf00399c8)
.L454:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00399c8),d15
.L455:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1711    SRC_GTMMCS23.U   |= (IRQ_GTM_MCS2_SR3_TOS | IRQ_GTM_MCS2_SR3_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf00399cc)
.L456:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00399cc),d15
.L457:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1712    SRC_GTMMCS24.U   |= (IRQ_GTM_MCS2_SR4_TOS | IRQ_GTM_MCS2_SR4_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf00399d0)
.L458:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00399d0),d15
.L459:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1713    SRC_GTMMCS25.U   |= (IRQ_GTM_MCS2_SR5_TOS | IRQ_GTM_MCS2_SR5_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf00399d4)
.L460:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00399d4),d15
.L461:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1714    SRC_GTMMCS26.U   |= (IRQ_GTM_MCS2_SR6_TOS | IRQ_GTM_MCS2_SR6_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf00399d8)
.L462:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00399d8),d15
.L463:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1715    SRC_GTMMCS27.U   |= (IRQ_GTM_MCS2_SR7_TOS | IRQ_GTM_MCS2_SR7_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf00399dc)
.L464:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00399dc),d15
.L465:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1716    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1717  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1718    #if (IRQ_GTM_MCS3_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1719    SRC_GTMMCS30.U   |= (IRQ_GTM_MCS3_SR0_TOS | IRQ_GTM_MCS3_SR0_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf00399e0)
.L466:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00399e0),d15
.L467:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1720    SRC_GTMMCS31.U   |= (IRQ_GTM_MCS3_SR1_TOS | IRQ_GTM_MCS3_SR1_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf00399e4)
.L468:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00399e4),d15
.L469:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1721    SRC_GTMMCS32.U   |= (IRQ_GTM_MCS3_SR2_TOS | IRQ_GTM_MCS3_SR2_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf00399e8)
.L470:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00399e8),d15
.L471:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1722    SRC_GTMMCS33.U   |= (IRQ_GTM_MCS3_SR3_TOS | IRQ_GTM_MCS3_SR3_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf00399ec)
.L472:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00399ec),d15
.L473:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1723    SRC_GTMMCS34.U   |= (IRQ_GTM_MCS3_SR4_TOS | IRQ_GTM_MCS3_SR4_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf00399f0)
.L474:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00399f0),d15
.L475:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1724    SRC_GTMMCS35.U   |= (IRQ_GTM_MCS3_SR5_TOS | IRQ_GTM_MCS3_SR5_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf00399f4)
.L476:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00399f4),d15
.L477:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1725    SRC_GTMMCS36.U   |= (IRQ_GTM_MCS3_SR6_TOS | IRQ_GTM_MCS3_SR6_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf00399f8)
.L478:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00399f8),d15
.L479:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1726    SRC_GTMMCS37.U   |= (IRQ_GTM_MCS3_SR7_TOS | IRQ_GTM_MCS3_SR7_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf00399fc)
.L480:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00399fc),d15
.L481:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1727    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1728  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1729    #if (IRQ_GTM_MCS4_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1730    SRC_GTMMCS40.U   |= (IRQ_GTM_MCS4_SR0_TOS | IRQ_GTM_MCS4_SR0_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1731    SRC_GTMMCS41.U   |= (IRQ_GTM_MCS4_SR1_TOS | IRQ_GTM_MCS4_SR1_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1732    SRC_GTMMCS42.U   |= (IRQ_GTM_MCS4_SR2_TOS | IRQ_GTM_MCS4_SR2_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1733    SRC_GTMMCS43.U   |= (IRQ_GTM_MCS4_SR3_TOS | IRQ_GTM_MCS4_SR3_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1734    SRC_GTMMCS44.U   |= (IRQ_GTM_MCS4_SR4_TOS | IRQ_GTM_MCS4_SR4_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1735    SRC_GTMMCS45.U   |= (IRQ_GTM_MCS4_SR5_TOS | IRQ_GTM_MCS4_SR5_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1736    SRC_GTMMCS46.U   |= (IRQ_GTM_MCS4_SR6_TOS | IRQ_GTM_MCS4_SR6_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1737    SRC_GTMMCS47.U   |= (IRQ_GTM_MCS4_SR7_TOS | IRQ_GTM_MCS4_SR7_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1738    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1739  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1740    #if (IRQ_GTM_MCS5_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1741    SRC_GTMMCS50.U   |= (IRQ_GTM_MCS5_SR0_TOS | IRQ_GTM_MCS5_SR0_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1742    SRC_GTMMCS51.U   |= (IRQ_GTM_MCS5_SR1_TOS | IRQ_GTM_MCS5_SR1_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1743    SRC_GTMMCS52.U   |= (IRQ_GTM_MCS5_SR2_TOS | IRQ_GTM_MCS5_SR2_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1744    SRC_GTMMCS53.U   |= (IRQ_GTM_MCS5_SR3_TOS | IRQ_GTM_MCS5_SR3_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1745    SRC_GTMMCS54.U   |= (IRQ_GTM_MCS5_SR4_TOS | IRQ_GTM_MCS5_SR4_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1746    SRC_GTMMCS55.U   |= (IRQ_GTM_MCS5_SR5_TOS | IRQ_GTM_MCS5_SR5_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1747    SRC_GTMMCS56.U   |= (IRQ_GTM_MCS5_SR6_TOS | IRQ_GTM_MCS5_SR6_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1748    SRC_GTMMCS57.U   |= (IRQ_GTM_MCS5_SR7_TOS | IRQ_GTM_MCS5_SR7_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1749    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1750  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1751    #if (IRQ_GTM_TOM0_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1752    SRC_GTMTOM00.U   |= (IRQ_GTM_TOM0_SR0_TOS | IRQ_GTM_TOM0_SR0_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf0039b80)
.L482:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039b80),d15
.L483:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1753    SRC_GTMTOM01.U   |= (IRQ_GTM_TOM0_SR1_TOS | IRQ_GTM_TOM0_SR1_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf0039b84)
.L484:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039b84),d15
.L485:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1754    SRC_GTMTOM02.U   |= (IRQ_GTM_TOM0_SR2_TOS | IRQ_GTM_TOM0_SR2_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf0039b88)
.L486:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039b88),d15
.L487:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1755    SRC_GTMTOM03.U   |= (IRQ_GTM_TOM0_SR3_TOS | IRQ_GTM_TOM0_SR3_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf0039b8c)
.L488:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039b8c),d15
.L489:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1756    SRC_GTMTOM04.U   |= (IRQ_GTM_TOM0_SR4_TOS | IRQ_GTM_TOM0_SR4_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf0039b90)
.L490:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039b90),d15
.L491:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1757    SRC_GTMTOM05.U   |= (IRQ_GTM_TOM0_SR5_TOS | IRQ_GTM_TOM0_SR5_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf0039b94)
.L492:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039b94),d15
.L493:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1758    SRC_GTMTOM06.U   |= (IRQ_GTM_TOM0_SR6_TOS | IRQ_GTM_TOM0_SR6_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf0039b98)
.L494:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039b98),d15
.L495:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1759    SRC_GTMTOM07.U   |= (IRQ_GTM_TOM0_SR7_TOS | IRQ_GTM_TOM0_SR7_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf0039b9c)
.L496:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039b9c),d15
.L497:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1760    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1761  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1762    #if (IRQ_GTM_TOM1_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1763    SRC_GTMTOM10.U   |= (IRQ_GTM_TOM1_SR0_TOS | IRQ_GTM_TOM1_SR0_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf0039ba0)
.L498:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039ba0),d15
.L499:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1764    SRC_GTMTOM11.U   |= (IRQ_GTM_TOM1_SR1_TOS | IRQ_GTM_TOM1_SR1_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf0039ba4)
.L500:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039ba4),d15
.L501:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1765    SRC_GTMTOM12.U   |= (IRQ_GTM_TOM1_SR2_TOS | IRQ_GTM_TOM1_SR2_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf0039ba8)
.L502:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039ba8),d15
.L503:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1766    SRC_GTMTOM13.U   |= (IRQ_GTM_TOM1_SR3_TOS | IRQ_GTM_TOM1_SR3_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf0039bac)
.L504:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039bac),d15
.L505:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1767    SRC_GTMTOM14.U   |= (IRQ_GTM_TOM1_SR4_TOS | IRQ_GTM_TOM1_SR4_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf0039bb0)
.L506:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039bb0),d15
.L507:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1768    SRC_GTMTOM15.U   |= (IRQ_GTM_TOM1_SR5_TOS | IRQ_GTM_TOM1_SR5_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf0039bb4)
.L508:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039bb4),d15
.L509:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1769    SRC_GTMTOM16.U   |= (IRQ_GTM_TOM1_SR6_TOS | IRQ_GTM_TOM1_SR6_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf0039bb8)
.L510:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039bb8),d15
.L511:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1770    SRC_GTMTOM17.U   |= (IRQ_GTM_TOM1_SR7_TOS | IRQ_GTM_TOM1_SR7_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf0039bbc)
.L512:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039bbc),d15
.L513:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1771    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1772  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1773    #if (IRQ_GTM_TOM2_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1774    SRC_GTMTOM20.U   |= (IRQ_GTM_TOM2_SR0_TOS | IRQ_GTM_TOM2_SR0_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf0039bc0)
.L514:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039bc0),d15
.L515:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1775    SRC_GTMTOM21.U   |= (IRQ_GTM_TOM2_SR1_TOS | IRQ_GTM_TOM2_SR1_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf0039bc4)
.L516:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039bc4),d15
.L517:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1776    SRC_GTMTOM22.U   |= (IRQ_GTM_TOM2_SR2_TOS | IRQ_GTM_TOM2_SR2_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf0039bc8)
.L518:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039bc8),d15
.L519:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1777    SRC_GTMTOM23.U   |= (IRQ_GTM_TOM2_SR3_TOS | IRQ_GTM_TOM2_SR3_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf0039bcc)
.L520:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039bcc),d15
.L521:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1778    SRC_GTMTOM24.U   |= (IRQ_GTM_TOM2_SR4_TOS | IRQ_GTM_TOM2_SR4_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf0039bd0)
.L522:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039bd0),d15
.L523:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1779    SRC_GTMTOM25.U   |= (IRQ_GTM_TOM2_SR5_TOS | IRQ_GTM_TOM2_SR5_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf0039bd4)
.L524:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039bd4),d15
.L525:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1780    SRC_GTMTOM26.U   |= (IRQ_GTM_TOM2_SR6_TOS | IRQ_GTM_TOM2_SR6_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf0039bd8)
.L526:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039bd8),d15
.L527:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1781    SRC_GTMTOM27.U   |= (IRQ_GTM_TOM2_SR7_TOS | IRQ_GTM_TOM2_SR7_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf0039bdc)
.L528:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039bdc),d15
.L529:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1782    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1783  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1784    #if (IRQ_GTM_TOM3_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1785    SRC_GTMTOM30.U   |= (IRQ_GTM_TOM3_SR0_TOS | IRQ_GTM_TOM3_SR0_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1786    SRC_GTMTOM31.U   |= (IRQ_GTM_TOM3_SR1_TOS | IRQ_GTM_TOM3_SR1_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1787    SRC_GTMTOM32.U   |= (IRQ_GTM_TOM3_SR2_TOS | IRQ_GTM_TOM3_SR2_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1788    SRC_GTMTOM33.U   |= (IRQ_GTM_TOM3_SR3_TOS | IRQ_GTM_TOM3_SR3_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1789    SRC_GTMTOM34.U   |= (IRQ_GTM_TOM3_SR4_TOS | IRQ_GTM_TOM3_SR4_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1790    SRC_GTMTOM35.U   |= (IRQ_GTM_TOM3_SR5_TOS | IRQ_GTM_TOM3_SR5_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1791    SRC_GTMTOM36.U   |= (IRQ_GTM_TOM3_SR6_TOS | IRQ_GTM_TOM3_SR6_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1792    SRC_GTMTOM37.U   |= (IRQ_GTM_TOM3_SR7_TOS | IRQ_GTM_TOM3_SR7_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1793    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1794  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1795    #if (IRQ_GTM_TOM4_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1796    SRC_GTMTOM40.U   |= (IRQ_GTM_TOM4_SR0_TOS | IRQ_GTM_TOM4_SR0_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1797    SRC_GTMTOM41.U   |= (IRQ_GTM_TOM4_SR1_TOS | IRQ_GTM_TOM4_SR1_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1798    SRC_GTMTOM42.U   |= (IRQ_GTM_TOM4_SR2_TOS | IRQ_GTM_TOM4_SR2_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1799    SRC_GTMTOM43.U   |= (IRQ_GTM_TOM4_SR3_TOS | IRQ_GTM_TOM4_SR3_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1800    SRC_GTMTOM44.U   |= (IRQ_GTM_TOM4_SR4_TOS | IRQ_GTM_TOM4_SR4_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1801    SRC_GTMTOM45.U   |= (IRQ_GTM_TOM4_SR5_TOS | IRQ_GTM_TOM4_SR5_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1802    SRC_GTMTOM46.U   |= (IRQ_GTM_TOM4_SR6_TOS | IRQ_GTM_TOM4_SR6_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1803    SRC_GTMTOM47.U   |= (IRQ_GTM_TOM4_SR7_TOS | IRQ_GTM_TOM4_SR7_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1804    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1805  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1806    #if (IRQ_GTM_ATOM0_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1807    SRC_GTMATOM00.U  |= (IRQ_GTM_ATOM0_SR0_TOS | IRQ_GTM_ATOM0_SR0_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf0039d80)
.L530:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039d80),d15
.L531:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1808    SRC_GTMATOM01.U  |= (IRQ_GTM_ATOM0_SR1_TOS | IRQ_GTM_ATOM0_SR1_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf0039d84)
.L532:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039d84),d15
.L533:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1809    SRC_GTMATOM02.U  |= (IRQ_GTM_ATOM0_SR2_TOS | IRQ_GTM_ATOM0_SR2_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf0039d88)
.L534:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039d88),d15
.L535:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1810    SRC_GTMATOM03.U  |= (IRQ_GTM_ATOM0_SR3_TOS | IRQ_GTM_ATOM0_SR3_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf0039d8c)
.L536:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039d8c),d15
.L537:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1811    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1812  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1813    #if (IRQ_GTM_ATOM1_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1814    SRC_GTMATOM10.U  |= (IRQ_GTM_ATOM1_SR0_TOS | IRQ_GTM_ATOM1_SR0_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf0039d90)
.L538:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039d90),d15
.L539:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1815    SRC_GTMATOM11.U  |= (IRQ_GTM_ATOM1_SR1_TOS | IRQ_GTM_ATOM1_SR1_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf0039d94)
.L540:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039d94),d15
.L541:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1816    SRC_GTMATOM12.U  |= (IRQ_GTM_ATOM1_SR2_TOS | IRQ_GTM_ATOM1_SR2_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf0039d98)
.L542:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039d98),d15
.L543:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1817    SRC_GTMATOM13.U  |= (IRQ_GTM_ATOM1_SR3_TOS | IRQ_GTM_ATOM1_SR3_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf0039d9c)
.L544:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039d9c),d15
.L545:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1818    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1819  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1820    #if (IRQ_GTM_ATOM2_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1821    SRC_GTMATOM20.U  |= (IRQ_GTM_ATOM2_SR0_TOS | IRQ_GTM_ATOM2_SR0_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf0039da0)
.L546:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039da0),d15
.L547:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1822    SRC_GTMATOM21.U  |= (IRQ_GTM_ATOM2_SR1_TOS | IRQ_GTM_ATOM2_SR1_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf0039da4)
.L548:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039da4),d15
.L549:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1823    SRC_GTMATOM22.U  |= (IRQ_GTM_ATOM2_SR2_TOS | IRQ_GTM_ATOM2_SR2_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf0039da8)
.L550:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039da8),d15
.L551:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1824    SRC_GTMATOM23.U  |= (IRQ_GTM_ATOM2_SR3_TOS | IRQ_GTM_ATOM2_SR3_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf0039dac)
.L552:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039dac),d15
.L553:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1825    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1826  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1827    #if (IRQ_GTM_ATOM3_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1828    SRC_GTMATOM30.U  |= (IRQ_GTM_ATOM3_SR0_TOS | IRQ_GTM_ATOM3_SR0_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf0039db0)
.L554:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039db0),d15
.L555:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1829    SRC_GTMATOM31.U  |= (IRQ_GTM_ATOM3_SR1_TOS | IRQ_GTM_ATOM3_SR1_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf0039db4)
.L556:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039db4),d15
.L557:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1830    SRC_GTMATOM32.U  |= (IRQ_GTM_ATOM3_SR2_TOS | IRQ_GTM_ATOM3_SR2_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf0039db8)
.L558:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039db8),d15
.L559:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1831    SRC_GTMATOM33.U  |= (IRQ_GTM_ATOM3_SR3_TOS | IRQ_GTM_ATOM3_SR3_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf0039dbc)
.L560:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039dbc),d15
.L561:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1832    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1833  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1834    #if (IRQ_GTM_ATOM4_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1835    SRC_GTMATOM40.U  |= (IRQ_GTM_ATOM4_SR0_TOS | IRQ_GTM_ATOM4_SR0_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf0039dc0)
.L562:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039dc0),d15
.L563:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1836    SRC_GTMATOM41.U  |= (IRQ_GTM_ATOM4_SR1_TOS | IRQ_GTM_ATOM4_SR1_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf0039dc4)
.L564:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039dc4),d15
.L565:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1837    SRC_GTMATOM42.U  |= (IRQ_GTM_ATOM4_SR2_TOS | IRQ_GTM_ATOM4_SR2_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf0039dc8)
.L566:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039dc8),d15
.L567:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1838    SRC_GTMATOM43.U  |= (IRQ_GTM_ATOM4_SR3_TOS | IRQ_GTM_ATOM4_SR3_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf0039dcc)
.L568:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039dcc),d15
.L569:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1839    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1840  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1841    #if (IRQ_GTM_ATOM5_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1842    SRC_GTMATOM50.U  |= (IRQ_GTM_ATOM5_SR0_TOS | IRQ_GTM_ATOM5_SR0_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1843    SRC_GTMATOM51.U  |= (IRQ_GTM_ATOM5_SR1_TOS | IRQ_GTM_ATOM5_SR1_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1844    SRC_GTMATOM52.U  |= (IRQ_GTM_ATOM5_SR2_TOS | IRQ_GTM_ATOM5_SR2_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1845    SRC_GTMATOM53.U  |= (IRQ_GTM_ATOM5_SR3_TOS | IRQ_GTM_ATOM5_SR3_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1846    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1847  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1848    #if (IRQ_GTM_ATOM6_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1849    SRC_GTMATOM60.U  |= (IRQ_GTM_ATOM6_SR0_TOS | IRQ_GTM_ATOM6_SR0_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1850    SRC_GTMATOM61.U  |= (IRQ_GTM_ATOM6_SR1_TOS | IRQ_GTM_ATOM6_SR1_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1851    SRC_GTMATOM62.U  |= (IRQ_GTM_ATOM6_SR2_TOS | IRQ_GTM_ATOM6_SR2_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1852    SRC_GTMATOM63.U  |= (IRQ_GTM_ATOM6_SR3_TOS | IRQ_GTM_ATOM6_SR3_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1853    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1854  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1855    #if (IRQ_GTM_ATOM7_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1856    SRC_GTMATOM70.U  |= (IRQ_GTM_ATOM7_SR0_TOS | IRQ_GTM_ATOM7_SR0_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1857    SRC_GTMATOM71.U  |= (IRQ_GTM_ATOM7_SR1_TOS | IRQ_GTM_ATOM7_SR1_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1858    SRC_GTMATOM72.U  |= (IRQ_GTM_ATOM7_SR2_TOS | IRQ_GTM_ATOM7_SR2_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1859    SRC_GTMATOM73.U  |= (IRQ_GTM_ATOM7_SR3_TOS | IRQ_GTM_ATOM7_SR3_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1860    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1861  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1862    #if (IRQ_GTM_ATOM8_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1863    SRC_GTMATOM80.U  |= (IRQ_GTM_ATOM8_SR0_TOS | IRQ_GTM_ATOM8_SR0_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1864    SRC_GTMATOM81.U  |= (IRQ_GTM_ATOM8_SR1_TOS | IRQ_GTM_ATOM8_SR1_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1865    SRC_GTMATOM82.U  |= (IRQ_GTM_ATOM8_SR2_TOS | IRQ_GTM_ATOM8_SR2_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1866    SRC_GTMATOM83.U  |= (IRQ_GTM_ATOM8_SR3_TOS | IRQ_GTM_ATOM8_SR3_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1867    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1868  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1869    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1870  }
	ret
.L200:
	
__IrqGtm_Init_function_end:
	.size	IrqGtm_Init,__IrqGtm_Init_function_end-IrqGtm_Init
.L89:
	; End of function
	
	.sdecl	'.text.Shared.DEFAULT_CODE_ROM',code,cluster('IrqCan_Init')
	.sect	'.text.Shared.DEFAULT_CODE_ROM'
	.align	2
	
	.global	IrqCan_Init

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1871  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1872  /*******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1873  ** Syntax :  void IrqCan_Init(void)                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1874  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1875  ** Service ID:  none                                                          **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1876  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1877  ** Sync/Async:  Synchronous                                                   **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1878  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1879  ** Reentrancy:  non reentrant                                                 **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1880  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1881  ** Parameters (in): none                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1882  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1883  ** Parameters (out): none                                                     **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1884  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1885  ** Return value: none                                                         **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1886  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1887  ** Description : To set the interrupt priority for various                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1888  **               service nodes according to priority configurartion.          **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1889  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1890  *******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1891  void IrqCan_Init(void)
; Function IrqCan_Init
.L23:
IrqCan_Init:	.type	func

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1892  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1893  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1894    #if (IRQ_CAN_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1895    /* Interrupt Priority is written to the SRC registers*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1896    #if (IRQ_CAN0_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1897    SRC_CANINT0.U  |= (IRQ_CAN_SR0_TOS | IRQ_CAN_SR0_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1898    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1899  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1900    #if (IRQ_CAN1_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1901    SRC_CANINT1.U  |= (IRQ_CAN_SR1_TOS | IRQ_CAN_SR1_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1902    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1903  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1904    #if (IRQ_CAN2_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1905    SRC_CANINT2.U  |= (IRQ_CAN_SR2_TOS | IRQ_CAN_SR2_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1906    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1907  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1908    #if (IRQ_CAN3_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1909    SRC_CANINT3.U  |= (IRQ_CAN_SR3_TOS | IRQ_CAN_SR3_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1910    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1911  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1912    #if (IRQ_CAN4_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1913    SRC_CANINT4.U  |= (IRQ_CAN_SR4_TOS | IRQ_CAN_SR4_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1914    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1915  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1916    #if (IRQ_CAN5_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1917    SRC_CANINT5.U  |= (IRQ_CAN_SR5_TOS | IRQ_CAN_SR5_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1918    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1919  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1920    #if (IRQ_CAN6_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1921    SRC_CANINT6.U  |= (IRQ_CAN_SR6_TOS | IRQ_CAN_SR6_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1922    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1923  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1924    #if (IRQ_CAN7_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1925    SRC_CANINT7.U  |= (IRQ_CAN_SR7_TOS | IRQ_CAN_SR7_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1926    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1927  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1928    #if (IRQ_CAN8_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1929    SRC_CANINT8.U  |= (IRQ_CAN_SR8_TOS | IRQ_CAN_SR8_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1930    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1931  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1932    #if (IRQ_CAN9_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1933    SRC_CANINT9.U  |= (IRQ_CAN_SR9_TOS | IRQ_CAN_SR9_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1934    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1935  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1936    #if (IRQ_CAN10_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1937    SRC_CANINT10.U  |= (IRQ_CAN_SR10_TOS | IRQ_CAN_SR10_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1938    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1939  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1940    #if (IRQ_CAN11_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1941    SRC_CANINT11.U  |= (IRQ_CAN_SR11_TOS | IRQ_CAN_SR11_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1942    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1943  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1944    #if (IRQ_CAN12_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1945    SRC_CANINT12.U  |= (IRQ_CAN_SR12_TOS | IRQ_CAN_SR12_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1946    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1947  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1948    #if (IRQ_CAN13_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1949    SRC_CANINT13.U  |= (IRQ_CAN_SR13_TOS | IRQ_CAN_SR13_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1950    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1951  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1952    #if (IRQ_CAN14_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1953    SRC_CANINT14.U  |= (IRQ_CAN_SR14_TOS | IRQ_CAN_SR14_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1954    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1955  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1956    #if (IRQ_CAN15_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1957    SRC_CANINT15.U  |= (IRQ_CAN_SR15_TOS | IRQ_CAN_SR15_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1958    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1959  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1960    #if (IRQ_CAN16_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1961    SRC_CANRINT0.U  |= (IRQ_CAN_SR16_TOS | IRQ_CAN_SR16_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1962    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1963  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1964    #if (IRQ_CAN17_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1965    SRC_CANRINT1.U  |= (IRQ_CAN_SR17_TOS | IRQ_CAN_SR17_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1966    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1967  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1968    #if (IRQ_CAN18_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1969    SRC_CANRINT2.U  |= (IRQ_CAN_SR18_TOS | IRQ_CAN_SR18_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1970    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1971  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1972    #if (IRQ_CAN19_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1973    SRC_CANRINT3.U  |= (IRQ_CAN_SR19_TOS | IRQ_CAN_SR19_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1974    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1975  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1976    #if (IRQ_CAN20_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1977    SRC_CANRINT4.U  |= (IRQ_CAN_SR20_TOS | IRQ_CAN_SR20_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1978    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1979  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1980    #if (IRQ_CAN21_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1981    SRC_CANRINT5.U  |= (IRQ_CAN_SR21_TOS | IRQ_CAN_SR21_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1982    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1983  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1984    #if (IRQ_CAN22_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1985    SRC_CANRINT6.U  |= (IRQ_CAN_SR22_TOS | IRQ_CAN_SR22_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1986    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1987  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1988    #if (IRQ_CAN23_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1989    SRC_CANRINT7.U  |= (IRQ_CAN_SR23_TOS | IRQ_CAN_SR23_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1990    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1991  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1992    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1993   }
	ret
.L197:
	
__IrqCan_Init_function_end:
	.size	IrqCan_Init,__IrqCan_Init_function_end-IrqCan_Init
.L74:
	; End of function
	
	.sdecl	'.text.Shared.DEFAULT_CODE_ROM',code,cluster('IrqHsm_Init')
	.sect	'.text.Shared.DEFAULT_CODE_ROM'
	.align	2
	
	.global	IrqHsm_Init

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1994  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1995  /*******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1996  ** Syntax :  void IrqHsm_Init(void)                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1997  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1998  ** Service ID:  none                                                          **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  1999  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2000  ** Sync/Async:  Synchronous                                                   **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2001  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2002  ** Reentrancy:  non reentrant                                                 **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2003  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2004  ** Parameters (in): none                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2005  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2006  ** Parameters (out): none                                                     **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2007  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2008  ** Return value: none                                                         **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2009  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2010  ** Description : To set the interrupt priority for various                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2011  **               service nodes according to priority configurartion.          **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2012  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2013  *******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2014  void IrqHsm_Init(void)
; Function IrqHsm_Init
.L25:
IrqHsm_Init:	.type	func

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2015  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2016    /* Interrupt Priority is written to the SRC registers*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2017  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2018    #if (IRQ_HSM0_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2019      SRC_HSM0.U  |= (IRQ_HSM_SR0_TOS | IRQ_HSM_SR0_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf0038cc0)
.L242:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0038cc0),d15
.L243:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2020    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2021    
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2022    #if (IRQ_HSM1_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2023      SRC_HSM1.U  |= (IRQ_HSM_SR1_TOS | IRQ_HSM_SR1_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf0038cc4)
.L244:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0038cc4),d15
.L245:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2024    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2025  }
	ret
.L198:
	
__IrqHsm_Init_function_end:
	.size	IrqHsm_Init,__IrqHsm_Init_function_end-IrqHsm_Init
.L79:
	; End of function
	
	.sdecl	'.text.Shared.DEFAULT_CODE_ROM',code,cluster('IrqGpsrGroup_Init')
	.sect	'.text.Shared.DEFAULT_CODE_ROM'
	.align	2
	
	.global	IrqGpsrGroup_Init

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2026  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2027  /*******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2028  ** Syntax :  void IrqGpsrGroup_Init(void)                                     **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2029  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2030  ** Service ID:  none                                                          **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2031  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2032  ** Sync/Async:  Synchronous                                                   **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2033  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2034  ** Reentrancy:  non reentrant                                                 **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2035  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2036  ** Parameters (in): none                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2037  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2038  ** Parameters (out): none                                                     **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2039  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2040  ** Return value: none                                                         **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2041  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2042  ** Description : To set the interrupt priority for Fls                        **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2043  **               service nodes according to priority configurartion.          **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2044  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2045  *******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2046  void IrqGpsrGroup_Init(void)
; Function IrqGpsrGroup_Init
.L27:
IrqGpsrGroup_Init:	.type	func

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2047  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2048    #if (IRQ_GPSRGROUP_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2049  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2050    #if (IRQ_GPSRGROUP0_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2051    SRC_GPSR00.U |= (IRQ_GPSRGROUP0_SR0_TOS | IRQ_GPSRGROUP0_SR0_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf0039000)
.L574:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039000),d15
.L575:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2052    SRC_GPSR01.U |= (IRQ_GPSRGROUP0_SR1_TOS | IRQ_GPSRGROUP0_SR1_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf0039004)
.L576:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039004),d15
.L577:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2053    SRC_GPSR02.U |= (IRQ_GPSRGROUP0_SR2_TOS | IRQ_GPSRGROUP0_SR2_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf0039008)
.L578:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039008),d15
.L579:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2054    SRC_GPSR03.U |= (IRQ_GPSRGROUP0_SR3_TOS | IRQ_GPSRGROUP0_SR3_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf003900c)
.L580:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf003900c),d15
.L581:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2055    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2056  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2057    #if (IRQ_GPSRGROUP1_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2058    SRC_GPSR10.U |= (IRQ_GPSRGROUP1_SR0_TOS | IRQ_GPSRGROUP1_SR0_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf0039020)
.L582:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039020),d15
.L583:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2059    SRC_GPSR11.U |= (IRQ_GPSRGROUP1_SR1_TOS | IRQ_GPSRGROUP1_SR1_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf0039024)
.L584:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039024),d15
.L585:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2060    SRC_GPSR12.U |= (IRQ_GPSRGROUP1_SR2_TOS | IRQ_GPSRGROUP1_SR2_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf0039028)
.L586:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039028),d15
.L587:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2061    SRC_GPSR13.U |= (IRQ_GPSRGROUP1_SR3_TOS | IRQ_GPSRGROUP1_SR3_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf003902c)
.L588:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf003902c),d15
.L589:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2062    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2063  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2064    #if (IRQ_GPSRGROUP2_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2065    SRC_GPSR20.U |= (IRQ_GPSRGROUP2_SR0_TOS | IRQ_GPSRGROUP2_SR0_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf0039040)
.L590:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039040),d15
.L591:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2066    SRC_GPSR21.U |= (IRQ_GPSRGROUP2_SR1_TOS | IRQ_GPSRGROUP2_SR1_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf0039044)
.L592:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039044),d15
.L593:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2067    SRC_GPSR22.U |= (IRQ_GPSRGROUP2_SR2_TOS | IRQ_GPSRGROUP2_SR2_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf0039048)
.L594:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0039048),d15
.L595:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2068    SRC_GPSR23.U |= (IRQ_GPSRGROUP2_SR3_TOS | IRQ_GPSRGROUP2_SR3_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf003904c)
.L596:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf003904c),d15
.L597:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2069    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2070  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2071    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2072  }
	ret
.L201:
	
__IrqGpsrGroup_Init_function_end:
	.size	IrqGpsrGroup_Init,__IrqGpsrGroup_Init_function_end-IrqGpsrGroup_Init
.L94:
	; End of function
	
	.sdecl	'.text.Shared.DEFAULT_CODE_ROM',code,cluster('IrqSpi_Init')
	.sect	'.text.Shared.DEFAULT_CODE_ROM'
	.align	2
	
	.global	IrqSpi_Init

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2073  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2074  /********************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2075  ** Syntax :  void IrqSpi_Init(void)                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2076  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2077  ** Service ID:  none                                                          **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2078  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2079  ** Sync/Async:  Synchronous                                                   **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2080  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2081  ** Reentrancy:  non reentrant                                                 **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2082  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2083  ** Parameters (in): none                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2084  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2085  ** Parameters (out): none                                                     **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2086  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2087  ** Return value: none                                                         **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2088  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2089  ** Description : To set the interrupt priority for various                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2090  **               service nodes according to priority configurartion.          **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2091  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2092  *******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2093  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2094  void IrqSpi_Init(void)
; Function IrqSpi_Init
.L29:
IrqSpi_Init:	.type	func

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2095  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2096  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2097    #if (IRQ_QSPI_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2098  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2099    #if (IRQ_QSPI0_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2100    SRC_QSPI0TX.U  |=(IRQ_QSPI0_TX_TOS | IRQ_QSPI0_TX_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2101    SRC_QSPI0RX.U  |=(IRQ_QSPI0_RX_TOS | IRQ_QSPI0_RX_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2102    SRC_QSPI0ERR.U |=(IRQ_QSPI0_ERR_TOS | IRQ_QSPI0_ERR_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2103    SRC_QSPI0PT.U  |=(IRQ_QSPI0_PT_TOS | IRQ_QSPI0_PT_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2104    SRC_QSPI0U.U   |=(IRQ_QSPI0_UD_TOS | IRQ_QSPI0_UD_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2105    #endif /*IRQ_QSPI0_EXIST == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2106  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2107    #if (IRQ_QSPI1_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2108    SRC_QSPI1TX.U  |=(IRQ_QSPI1_TX_TOS | IRQ_QSPI1_TX_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2109    SRC_QSPI1RX.U  |=(IRQ_QSPI1_RX_TOS | IRQ_QSPI1_RX_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2110    SRC_QSPI1ERR.U |=(IRQ_QSPI1_ERR_TOS | IRQ_QSPI1_ERR_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2111    SRC_QSPI1PT.U  |=(IRQ_QSPI1_PT_TOS | IRQ_QSPI1_PT_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2112    SRC_QSPI1U.U   |=(IRQ_QSPI1_UD_TOS | IRQ_QSPI1_UD_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2113    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2114  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2115    #if (IRQ_QSPI2_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2116    SRC_QSPI2TX.U  |=(IRQ_QSPI2_TX_TOS | IRQ_QSPI2_TX_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2117    SRC_QSPI2RX.U  |=(IRQ_QSPI2_RX_TOS | IRQ_QSPI2_RX_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2118    SRC_QSPI2ERR.U |=(IRQ_QSPI2_ERR_TOS | IRQ_QSPI2_ERR_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2119    SRC_QSPI2PT.U  |=(IRQ_QSPI2_PT_TOS | IRQ_QSPI2_PT_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2120    #if (IRQ_QSPI_HC_SRN_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2121    SRC_QSPI2HC.U  |=(IRQ_QSPI2_HC_TOS | IRQ_QSPI2_HC_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2122    #endif /* (IRQ_QSPI_HC_SRN_EXIST == STD_ON) */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2123    SRC_QSPI2U.U   |=(IRQ_QSPI2_UD_TOS | IRQ_QSPI2_UD_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2124    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2125  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2126    #if (IRQ_QSPI3_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2127    SRC_QSPI3TX.U  |=(IRQ_QSPI3_TX_TOS | IRQ_QSPI3_TX_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2128    SRC_QSPI3RX.U  |=(IRQ_QSPI3_RX_TOS | IRQ_QSPI3_RX_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2129    SRC_QSPI3ERR.U |=(IRQ_QSPI3_ERR_TOS | IRQ_QSPI3_ERR_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2130    SRC_QSPI3PT.U  |=(IRQ_QSPI3_PT_TOS | IRQ_QSPI3_PT_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2131    #if (IRQ_QSPI_HC_SRN_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2132    SRC_QSPI3HC.U  |=(IRQ_QSPI3_HC_TOS | IRQ_QSPI3_HC_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2133    #endif /* (IRQ_QSPI_HC_SRN_EXIST == STD_ON) */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2134    SRC_QSPI3U.U   |=(IRQ_QSPI3_UD_TOS | IRQ_QSPI3_UD_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2135    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2136  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2137    #if (IRQ_QSPI4_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2138    SRC_QSPI4TX.U  |=(IRQ_QSPI4_TX_TOS | IRQ_QSPI4_TX_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2139    SRC_QSPI4RX.U  |=(IRQ_QSPI4_RX_TOS | IRQ_QSPI4_RX_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2140    SRC_QSPI4ERR.U |=(IRQ_QSPI4_ERR_TOS | IRQ_QSPI4_ERR_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2141    SRC_QSPI4PT.U  |=(IRQ_QSPI4_PT_TOS | IRQ_QSPI4_PT_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2142    SRC_QSPI4U.U   |=(IRQ_QSPI4_UD_TOS | IRQ_QSPI4_UD_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2143    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2144  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2145    #if (IRQ_QSPI5_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2146    SRC_QSPI5TX.U  |=(IRQ_QSPI5_TX_TOS | IRQ_QSPI5_TX_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2147    SRC_QSPI5RX.U  |=(IRQ_QSPI5_RX_TOS | IRQ_QSPI5_RX_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2148    SRC_QSPI5ERR.U |=(IRQ_QSPI5_ERR_TOS | IRQ_QSPI5_ERR_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2149    SRC_QSPI5PT.U  |=(IRQ_QSPI5_PT_TOS | IRQ_QSPI5_PT_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2150    SRC_QSPI5U.U   |=(IRQ_QSPI5_UD_TOS | IRQ_QSPI5_UD_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2151    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2152  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2153    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2154  }
	ret
.L203:
	
__IrqSpi_Init_function_end:
	.size	IrqSpi_Init,__IrqSpi_Init_function_end-IrqSpi_Init
.L104:
	; End of function
	
	.sdecl	'.text.Shared.DEFAULT_CODE_ROM',code,cluster('IrqAdc_Init')
	.sect	'.text.Shared.DEFAULT_CODE_ROM'
	.align	2
	
	.global	IrqAdc_Init

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2155  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2156  /*******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2157  ** Syntax :  void IrqAdc_Init(void)                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2158  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2159  ** Service ID:  none                                                          **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2160  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2161  ** Sync/Async:  Synchronous                                                   **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2162  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2163  ** Reentrancy:  non reentrant                                                 **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2164  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2165  ** Parameters (in): none                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2166  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2167  ** Parameters (out): none                                                     **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2168  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2169  ** Return value: none                                                         **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2170  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2171  ** Description : To set the interrupt priority for various                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2172  **               service nodes according to priority configurartion.          **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2173  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2174  *******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2175  void IrqAdc_Init(void)
; Function IrqAdc_Init
.L31:
IrqAdc_Init:	.type	func

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2176  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2177  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2178    #if (IRQ_ADC_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2179  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2180    #if (IRQ_ADC0_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2181    SRC_VADCG0SR0.U |= (IRQ_ADC0_SR0_TOS | IRQ_ADC0_SR0_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2182    SRC_VADCG0SR1.U |= (IRQ_ADC0_SR1_TOS | IRQ_ADC0_SR1_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2183    SRC_VADCG0SR2.U |= (IRQ_ADC0_SR2_TOS | IRQ_ADC0_SR2_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2184    SRC_VADCG0SR3.U |= (IRQ_ADC0_SR3_TOS | IRQ_ADC0_SR3_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2185    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2186  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2187    #if (IRQ_ADC1_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2188    SRC_VADCG1SR0.U |= (IRQ_ADC1_SR0_TOS | IRQ_ADC1_SR0_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2189    SRC_VADCG1SR1.U |= (IRQ_ADC1_SR1_TOS | IRQ_ADC1_SR1_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2190    SRC_VADCG1SR2.U |= (IRQ_ADC1_SR2_TOS | IRQ_ADC1_SR2_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2191    SRC_VADCG1SR3.U |= (IRQ_ADC1_SR3_TOS | IRQ_ADC1_SR3_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2192    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2193  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2194    #if (IRQ_ADC2_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2195    SRC_VADCG2SR0.U |= (IRQ_ADC2_SR0_TOS | IRQ_ADC2_SR0_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2196    SRC_VADCG2SR1.U |= (IRQ_ADC2_SR1_TOS | IRQ_ADC2_SR1_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2197    SRC_VADCG2SR2.U |= (IRQ_ADC2_SR2_TOS | IRQ_ADC2_SR2_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2198    SRC_VADCG2SR3.U |= (IRQ_ADC2_SR3_TOS | IRQ_ADC2_SR3_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2199    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2200  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2201    #if (IRQ_ADC3_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2202    SRC_VADCG3SR0.U |= (IRQ_ADC3_SR0_TOS | IRQ_ADC3_SR0_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2203    SRC_VADCG3SR1.U |= (IRQ_ADC3_SR1_TOS | IRQ_ADC3_SR1_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2204    SRC_VADCG3SR2.U |= (IRQ_ADC3_SR2_TOS | IRQ_ADC3_SR2_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2205    SRC_VADCG3SR3.U |= (IRQ_ADC3_SR3_TOS | IRQ_ADC3_SR3_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2206    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2207  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2208    #if (IRQ_ADC4_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2209    SRC_VADCG4SR0.U |= (IRQ_ADC4_SR0_TOS | IRQ_ADC4_SR0_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2210    SRC_VADCG4SR1.U |= (IRQ_ADC4_SR1_TOS | IRQ_ADC4_SR1_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2211    SRC_VADCG4SR2.U |= (IRQ_ADC4_SR2_TOS | IRQ_ADC4_SR2_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2212    SRC_VADCG4SR3.U |= (IRQ_ADC4_SR3_TOS | IRQ_ADC4_SR3_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2213    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2214  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2215    #if (IRQ_ADC5_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2216    SRC_VADCG5SR0.U |= (IRQ_ADC5_SR0_TOS | IRQ_ADC5_SR0_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2217    SRC_VADCG5SR1.U |= (IRQ_ADC5_SR1_TOS | IRQ_ADC5_SR1_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2218    SRC_VADCG5SR2.U |= (IRQ_ADC5_SR2_TOS | IRQ_ADC5_SR2_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2219    SRC_VADCG5SR3.U |= (IRQ_ADC5_SR3_TOS | IRQ_ADC5_SR3_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2220    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2221  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2222    #if (IRQ_ADC6_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2223    SRC_VADCG6SR0.U |= (IRQ_ADC6_SR0_TOS | IRQ_ADC6_SR0_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2224    SRC_VADCG6SR1.U |= (IRQ_ADC6_SR1_TOS | IRQ_ADC6_SR1_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2225    SRC_VADCG6SR2.U |= (IRQ_ADC6_SR2_TOS | IRQ_ADC6_SR2_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2226    SRC_VADCG6SR3.U |= (IRQ_ADC6_SR3_TOS | IRQ_ADC6_SR3_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2227    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2228  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2229    #if (IRQ_ADC7_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2230    SRC_VADCG7SR0.U |= (IRQ_ADC7_SR0_TOS | IRQ_ADC7_SR0_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2231    SRC_VADCG7SR1.U |= (IRQ_ADC7_SR1_TOS | IRQ_ADC7_SR1_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2232    SRC_VADCG7SR2.U |= (IRQ_ADC7_SR2_TOS | IRQ_ADC7_SR2_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2233    SRC_VADCG7SR3.U |= (IRQ_ADC7_SR3_TOS | IRQ_ADC7_SR3_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2234    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2235  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2236    #if (IRQ_ADC8_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2237    SRC_VADCG8SR0.U |= (IRQ_ADC8_SR0_TOS | IRQ_ADC8_SR0_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2238    SRC_VADCG8SR1.U |= (IRQ_ADC8_SR1_TOS | IRQ_ADC8_SR1_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2239    SRC_VADCG8SR2.U |= (IRQ_ADC8_SR2_TOS | IRQ_ADC8_SR2_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2240    SRC_VADCG8SR3.U |= (IRQ_ADC8_SR3_TOS | IRQ_ADC8_SR3_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2241    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2242  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2243    #if (IRQ_ADC9_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2244    SRC_VADCG9SR0.U |= (IRQ_ADC9_SR0_TOS | IRQ_ADC9_SR0_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2245    SRC_VADCG9SR1.U |= (IRQ_ADC9_SR1_TOS | IRQ_ADC9_SR1_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2246    SRC_VADCG9SR2.U |= (IRQ_ADC9_SR2_TOS | IRQ_ADC9_SR2_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2247    SRC_VADCG9SR3.U |= (IRQ_ADC9_SR3_TOS | IRQ_ADC9_SR3_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2248    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2249  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2250    #if (IRQ_ADC10_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2251    SRC_VADCG10SR0.U |= (IRQ_ADC10_SR0_TOS | IRQ_ADC10_SR0_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2252    SRC_VADCG10SR1.U |= (IRQ_ADC10_SR1_TOS | IRQ_ADC10_SR1_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2253    SRC_VADCG10SR2.U |= (IRQ_ADC10_SR2_TOS | IRQ_ADC10_SR2_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2254    SRC_VADCG10SR3.U |= (IRQ_ADC10_SR3_TOS | IRQ_ADC10_SR3_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2255    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2256  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2257    #if (IRQ_ADCCG0_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2258    SRC_VADCCG0SR0.U |= (IRQ_ADCCG0_SR0_TOS | IRQ_ADCCG0_SR0_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2259    SRC_VADCCG0SR1.U |= (IRQ_ADCCG0_SR1_TOS | IRQ_ADCCG0_SR1_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2260    SRC_VADCCG0SR2.U |= (IRQ_ADCCG0_SR2_TOS | IRQ_ADCCG0_SR2_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2261    SRC_VADCCG0SR3.U |= (IRQ_ADCCG0_SR3_TOS | IRQ_ADCCG0_SR3_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2262    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2263  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2264    #if (IRQ_ADCCG1_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2265    SRC_VADCCG1SR0.U |= (IRQ_ADCCG1_SR0_TOS | IRQ_ADCCG1_SR0_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2266    SRC_VADCCG1SR1.U |= (IRQ_ADCCG1_SR1_TOS | IRQ_ADCCG1_SR1_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2267    SRC_VADCCG1SR2.U |= (IRQ_ADCCG1_SR2_TOS | IRQ_ADCCG1_SR2_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2268    SRC_VADCCG1SR3.U |= (IRQ_ADCCG1_SR3_TOS | IRQ_ADCCG1_SR3_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2269    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2270  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2271  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2272    #endif /* (IRQ_ADC_EXIST == STD_ON) */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2273  }
	ret
.L204:
	
__IrqAdc_Init_function_end:
	.size	IrqAdc_Init,__IrqAdc_Init_function_end-IrqAdc_Init
.L109:
	; End of function
	
	.sdecl	'.text.Shared.DEFAULT_CODE_ROM',code,cluster('IrqDsadc_Init')
	.sect	'.text.Shared.DEFAULT_CODE_ROM'
	.align	2
	
	.global	IrqDsadc_Init

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2274  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2275  /*******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2276  ** Syntax :  void IrqDsadc_Init(void)                                         **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2277  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2278  ** Service ID:  none                                                          **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2279  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2280  ** Sync/Async:  Synchronous                                                   **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2281  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2282  ** Reentrancy:  non reentrant                                                 **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2283  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2284  ** Parameters (in): none                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2285  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2286  ** Parameters (out): none                                                     **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2287  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2288  ** Return value: none                                                         **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2289  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2290  ** Description : To set the interrupt priority for various                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2291  **               service nodes according to priority configurartion.          **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2292  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2293  *******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2294  void IrqDsadc_Init(void)
; Function IrqDsadc_Init
.L33:
IrqDsadc_Init:	.type	func

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2295  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2296    #if (IRQ_DSADC_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2297  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2298    #if (IRQ_DSADC_A0_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2299    SRC_DSADCSRA0.U |= (IRQ_DSADC_SRA0_TOS | IRQ_DSADC_SRA0_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2300    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2301  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2302    #if (IRQ_DSADC_A1_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2303    SRC_DSADCSRA1.U |= (IRQ_DSADC_SRA1_TOS | IRQ_DSADC_SRA1_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2304    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2305    
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2306  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2307    #if (IRQ_DSADC_A2_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2308    SRC_DSADCSRA2.U |= (IRQ_DSADC_SRA2_TOS | IRQ_DSADC_SRA2_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2309    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2310  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2311    #if (IRQ_DSADC_A3_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2312    SRC_DSADCSRA3.U |= (IRQ_DSADC_SRA3_TOS | IRQ_DSADC_SRA3_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2313    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2314  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2315    #if (IRQ_DSADC_A4_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2316    SRC_DSADCSRA4.U |= (IRQ_DSADC_SRA4_TOS | IRQ_DSADC_SRA4_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2317    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2318  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2319    #if (IRQ_DSADC_A5_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2320    SRC_DSADCSRA5.U |= (IRQ_DSADC_SRA5_TOS | IRQ_DSADC_SRA5_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2321    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2322  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2323    #if (IRQ_DSADC_A6_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2324    SRC_DSADCSRA6.U |= (IRQ_DSADC_SRA6_TOS | IRQ_DSADC_SRA6_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2325    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2326  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2327    #if (IRQ_DSADC_A7_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2328    SRC_DSADCSRA7.U |= (IRQ_DSADC_SRA7_TOS | IRQ_DSADC_SRA7_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2329    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2330  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2331    #if (IRQ_DSADC_A8_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2332    SRC_DSADCSRA8.U |= (IRQ_DSADC_SRA8_TOS | IRQ_DSADC_SRA8_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2333    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2334  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2335    #if (IRQ_DSADC_A9_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2336    SRC_DSADCSRA9.U |= (IRQ_DSADC_SRA9_TOS | IRQ_DSADC_SRA9_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2337    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2338  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2339    #if (IRQ_DSADC_M0_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2340    SRC_DSADCSRM0.U |= (IRQ_DSADC_SRM0_TOS | IRQ_DSADC_SRM0_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2341    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2342  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2343    #if (IRQ_DSADC_M1_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2344    SRC_DSADCSRM1.U |= (IRQ_DSADC_SRM1_TOS | IRQ_DSADC_SRM1_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2345    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2346  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2347    #if (IRQ_DSADC_M2_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2348    SRC_DSADCSRM2.U |= (IRQ_DSADC_SRM2_TOS | IRQ_DSADC_SRM2_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2349    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2350  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2351    #if (IRQ_DSADC_M3_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2352    SRC_DSADCSRM3.U |= (IRQ_DSADC_SRM3_TOS | IRQ_DSADC_SRM3_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2353    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2354  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2355    #if (IRQ_DSADC_M4_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2356    SRC_DSADCSRM4.U |= (IRQ_DSADC_SRM4_TOS | IRQ_DSADC_SRM4_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2357    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2358  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2359    #if (IRQ_DSADC_M5_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2360    SRC_DSADCSRM5.U |= (IRQ_DSADC_SRM5_TOS | IRQ_DSADC_SRM5_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2361    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2362  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2363    #if (IRQ_DSADC_M6_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2364    SRC_DSADCSRM6.U |= (IRQ_DSADC_SRM6_TOS | IRQ_DSADC_SRM6_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2365    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2366  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2367    #if (IRQ_DSADC_M7_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2368    SRC_DSADCSRM7.U |= (IRQ_DSADC_SRM7_TOS | IRQ_DSADC_SRM7_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2369    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2370  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2371    #if (IRQ_DSADC_M8_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2372    SRC_DSADCSRM8.U |= (IRQ_DSADC_SRM8_TOS | IRQ_DSADC_SRM8_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2373    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2374  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2375    #if (IRQ_DSADC_M9_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2376    SRC_DSADCSRM9.U |= (IRQ_DSADC_SRM9_TOS | IRQ_DSADC_SRM9_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2377    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2378  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2379    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2380  }
	ret
.L208:
	
__IrqDsadc_Init_function_end:
	.size	IrqDsadc_Init,__IrqDsadc_Init_function_end-IrqDsadc_Init
.L129:
	; End of function
	
	.sdecl	'.text.Shared.DEFAULT_CODE_ROM',code,cluster('IrqMsc_Init')
	.sect	'.text.Shared.DEFAULT_CODE_ROM'
	.align	2
	
	.global	IrqMsc_Init

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2381  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2382  /*******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2383  ** Syntax :  void IrqMsc_Init(void)                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2384  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2385  ** Service ID:  none                                                          **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2386  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2387  ** Sync/Async:  Synchronous                                                   **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2388  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2389  ** Reentrancy:  non reentrant                                                 **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2390  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2391  ** Parameters (in): none                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2392  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2393  ** Parameters (out): none                                                     **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2394  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2395  ** Return value: none                                                         **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2396  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2397  ** Description : To set the interrupt priority for                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2398  **               service nodes according to priority configurartion.          **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2399  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2400  *******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2401  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2402  void IrqMsc_Init(void)
; Function IrqMsc_Init
.L35:
IrqMsc_Init:	.type	func

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2403  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2404  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2405    #if (IRQ_MSC_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2406  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2407    #if (IRQ_MSC0_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2408    SRC_MSC0SR0.U |=(IRQ_MSC0_SR0_TOS | IRQ_MSC0_SR0_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2409    SRC_MSC0SR1.U |=(IRQ_MSC0_SR1_TOS | IRQ_MSC0_SR1_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2410    SRC_MSC0SR2.U |=(IRQ_MSC0_SR2_TOS | IRQ_MSC0_SR2_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2411    SRC_MSC0SR3.U |=(IRQ_MSC0_SR3_TOS | IRQ_MSC0_SR3_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2412    SRC_MSC0SR4.U |=(IRQ_MSC0_SR4_TOS | IRQ_MSC0_SR4_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2413    #endif/* End for IRQ_MSC0_EXIST == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2414  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2415    #if (IRQ_MSC1_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2416    SRC_MSC1SR0.U |=(IRQ_MSC1_SR0_TOS | IRQ_MSC1_SR0_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2417    SRC_MSC1SR1.U |=(IRQ_MSC1_SR1_TOS | IRQ_MSC1_SR1_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2418    SRC_MSC1SR2.U |=(IRQ_MSC1_SR2_TOS | IRQ_MSC1_SR2_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2419    SRC_MSC1SR3.U |=(IRQ_MSC1_SR3_TOS | IRQ_MSC1_SR3_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2420    SRC_MSC1SR4.U |=(IRQ_MSC1_SR4_TOS | IRQ_MSC1_SR4_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2421    #endif/* End for IRQ_MSC1_EXIST == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2422  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2423    #if (IRQ_MSC2_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2424    SRC_MSC2SR0.U |=(IRQ_MSC2_SR0_TOS | IRQ_MSC2_SR0_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2425    SRC_MSC2SR1.U |=(IRQ_MSC2_SR1_TOS | IRQ_MSC2_SR1_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2426    SRC_MSC2SR2.U |=(IRQ_MSC2_SR2_TOS | IRQ_MSC2_SR2_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2427    SRC_MSC2SR3.U |=(IRQ_MSC2_SR3_TOS | IRQ_MSC2_SR3_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2428    SRC_MSC2SR4.U |=(IRQ_MSC2_SR4_TOS | IRQ_MSC2_SR4_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2429    #endif/* End for IRQ_MSC2_EXIST == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2430  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2431    #endif /*End for IRQ_MSC_EXIST == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2432  }
	ret
.L206:
	
__IrqMsc_Init_function_end:
	.size	IrqMsc_Init,__IrqMsc_Init_function_end-IrqMsc_Init
.L119:
	; End of function
	
	.sdecl	'.text.Shared.DEFAULT_CODE_ROM',code,cluster('IrqFlexray_Init')
	.sect	'.text.Shared.DEFAULT_CODE_ROM'
	.align	2
	
	.global	IrqFlexray_Init

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2433  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2434  /*******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2435  ** Syntax :  void IrqEray_Init(void)                                          **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2436  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2437  ** Service ID:  none                                                          **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2438  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2439  ** Sync/Async:  Synchronous                                                   **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2440  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2441  ** Reentrancy:  non reentrant                                                 **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2442  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2443  ** Parameters (in): none                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2444  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2445  ** Parameters (out): none                                                     **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2446  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2447  ** Return value: none                                                         **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2448  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2449  ** Description : To set the interrupt priority for                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2450  **               service nodes according to priority configurartion.          **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2451  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2452  *******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2453  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2454  void IrqFlexray_Init(void)
; Function IrqFlexray_Init
.L37:
IrqFlexray_Init:	.type	func

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2455  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2456    #if (IRQ_FLEXRAY_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2457  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2458    #if (IRQ_FLEXRAY0_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2459    SRC_ERAY_ERAY0_INT0.U |= (IRQ_FLEXRAY0_SR0_TOS | IRQ_FLEXRAY0_SR0_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2460    SRC_ERAY_ERAY0_INT1.U |= (IRQ_FLEXRAY0_SR1_TOS | IRQ_FLEXRAY0_SR1_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2461    SRC_ERAY_ERAY0_TINT0.U |=
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2462                    (IRQ_FLEXRAY0_TIMER_INT0_TOS | IRQ_FLEXRAY0_TIMER_INT0_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2463    SRC_ERAY_ERAY0_TINT1.U |=
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2464                    (IRQ_FLEXRAY0_TIMER_INT1_TOS | IRQ_FLEXRAY0_TIMER_INT1_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2465    SRC_ERAY_ERAY0_NDAT0.U |=
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2466                      (IRQ_FLEXRAY0_NEW_DATA0_TOS | IRQ_FLEXRAY0_NEW_DATA0_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2467    SRC_ERAY_ERAY0_NDAT1.U |=
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2468                      (IRQ_FLEXRAY0_NEW_DATA1_TOS | IRQ_FLEXRAY0_NEW_DATA1_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2469    SRC_ERAY_ERAY0_MBSC0.U |= (IRQ_FLEXRAY0_MBSC0_TOS | IRQ_FLEXRAY0_MBSC0_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2470    SRC_ERAY_ERAY0_MBSC1.U |= (IRQ_FLEXRAY0_MBSC1_TOS | IRQ_FLEXRAY0_MBSC1_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2471    SRC_ERAY_ERAY0_OBUSY.U |=
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2472                          (IRQ_FLEXRAY0_OB_BUSY_TOS | IRQ_FLEXRAY0_OB_BUSY_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2473    SRC_ERAY_ERAY0_IBUSY.U |=
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2474                          (IRQ_FLEXRAY0_IB_BUSY_TOS | IRQ_FLEXRAY0_IB_BUSY_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2475    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2476  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2477    #if (IRQ_FLEXRAY1_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2478    SRC_ERAY_ERAY1_INT0.U |= (IRQ_FLEXRAY1_SR0_TOS | IRQ_FLEXRAY1_SR0_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2479    SRC_ERAY_ERAY1_INT1.U |= (IRQ_FLEXRAY1_SR1_TOS | IRQ_FLEXRAY1_SR1_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2480    SRC_ERAY_ERAY1_TINT0.U |=
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2481                    (IRQ_FLEXRAY1_TIMER_INT0_TOS | IRQ_FLEXRAY1_TIMER_INT0_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2482    SRC_ERAY_ERAY1_TINT1.U |=
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2483                    (IRQ_FLEXRAY1_TIMER_INT1_TOS | IRQ_FLEXRAY1_TIMER_INT1_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2484    SRC_ERAY_ERAY1_NDAT0.U |=
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2485                      (IRQ_FLEXRAY1_NEW_DATA0_TOS | IRQ_FLEXRAY1_NEW_DATA0_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2486    SRC_ERAY_ERAY1_NDAT1.U |=
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2487                      (IRQ_FLEXRAY1_NEW_DATA1_TOS | IRQ_FLEXRAY1_NEW_DATA1_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2488    SRC_ERAY_ERAY1_MBSC0.U |= (IRQ_FLEXRAY1_MBSC0_TOS | IRQ_FLEXRAY1_MBSC0_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2489    SRC_ERAY_ERAY1_MBSC1.U |= (IRQ_FLEXRAY1_MBSC1_TOS | IRQ_FLEXRAY1_MBSC1_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2490    SRC_ERAY_ERAY1_OBUSY.U |=
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2491                          (IRQ_FLEXRAY1_OB_BUSY_TOS | IRQ_FLEXRAY1_OB_BUSY_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2492    SRC_ERAY_ERAY1_IBUSY.U |=
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2493                          (IRQ_FLEXRAY1_IB_BUSY_TOS | IRQ_FLEXRAY1_IB_BUSY_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2494    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2495  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2496    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2497  }
	ret
.L202:
	
__IrqFlexray_Init_function_end:
	.size	IrqFlexray_Init,__IrqFlexray_Init_function_end-IrqFlexray_Init
.L99:
	; End of function
	
	.sdecl	'.text.Shared.DEFAULT_CODE_ROM',code,cluster('IrqEthernet_Init')
	.sect	'.text.Shared.DEFAULT_CODE_ROM'
	.align	2
	
	.global	IrqEthernet_Init

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2498  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2499  /*******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2500  ** Syntax :  void IrqEthernet_Init(void)                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2501  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2502  ** Service ID:  none                                                          **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2503  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2504  ** Sync/Async:  Synchronous                                                   **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2505  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2506  ** Reentrancy:  non reentrant                                                 **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2507  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2508  ** Parameters (in): none                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2509  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2510  ** Parameters (out): none                                                     **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2511  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2512  ** Return value: none                                                         **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2513  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2514  ** Description : To set the interrupt priority for                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2515  **               service nodes according to priority configurartion.          **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2516  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2517  *******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2518  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2519  void IrqEthernet_Init(void)
; Function IrqEthernet_Init
.L39:
IrqEthernet_Init:	.type	func

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2520  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2521    #if (IRQ_ETH_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2522    SRC_ETH.U |= (IRQ_ETH_SR_TOS | IRQ_ETH_SR_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2523    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2524  }
	ret
.L205:
	
__IrqEthernet_Init_function_end:
	.size	IrqEthernet_Init,__IrqEthernet_Init_function_end-IrqEthernet_Init
.L114:
	; End of function
	
	.sdecl	'.text.Shared.DEFAULT_CODE_ROM',code,cluster('IrqDma_Init')
	.sect	'.text.Shared.DEFAULT_CODE_ROM'
	.align	2
	
	.global	IrqDma_Init

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2525  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2526  /*******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2527  ** Syntax :  void IrqDma_Init(void)                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2528  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2529  ** Service ID:  none                                                          **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2530  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2531  ** Sync/Async:  Synchronous                                                   **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2532  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2533  ** Reentrancy:  non reentrant                                                 **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2534  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2535  ** Parameters (in): none                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2536  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2537  ** Parameters (out): none                                                     **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2538  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2539  ** Return value: none                                                         **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2540  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2541  ** Description : To set the interrupt priority for                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2542  **               service nodes according to priority configurartion.          **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2543  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2544  *******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2545  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2546  void IrqDma_Init(void)
; Function IrqDma_Init
.L41:
IrqDma_Init:	.type	func

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2547  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2548    #if (IRQ_DMA_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2549  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2550    SRC_DMAERR.U |= (IRQ_DMA_ERR_SR_TOS | IRQ_DMA_ERR_SR_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf00384f0)
.L622:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00384f0),d15
.L623:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2551  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2552    #if (IRQ_DMA_CH0TO47_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2553    SRC_DMACH0.U |= (IRQ_DMA_CHANNEL0_SR_TOS | IRQ_DMA_CHANNEL0_SR_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf0038500)
.L624:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0038500),d15
.L625:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2554    SRC_DMACH1.U |= (IRQ_DMA_CHANNEL1_SR_TOS | IRQ_DMA_CHANNEL1_SR_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf0038504)
.L626:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0038504),d15
.L627:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2555    SRC_DMACH2.U |= (IRQ_DMA_CHANNEL2_SR_TOS | IRQ_DMA_CHANNEL2_SR_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf0038508)
.L628:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0038508),d15
.L629:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2556    SRC_DMACH3.U |= (IRQ_DMA_CHANNEL3_SR_TOS | IRQ_DMA_CHANNEL3_SR_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf003850c)
.L630:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf003850c),d15
.L631:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2557    SRC_DMACH4.U |= (IRQ_DMA_CHANNEL4_SR_TOS | IRQ_DMA_CHANNEL4_SR_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf0038510)
.L632:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0038510),d15
.L633:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2558    SRC_DMACH5.U |= (IRQ_DMA_CHANNEL5_SR_TOS | IRQ_DMA_CHANNEL5_SR_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf0038514)
.L634:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0038514),d15
.L635:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2559    SRC_DMACH6.U |= (IRQ_DMA_CHANNEL6_SR_TOS | IRQ_DMA_CHANNEL6_SR_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf0038518)
.L636:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0038518),d15
.L637:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2560    SRC_DMACH7.U |= (IRQ_DMA_CHANNEL7_SR_TOS | IRQ_DMA_CHANNEL7_SR_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf003851c)
.L638:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf003851c),d15
.L639:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2561    SRC_DMACH8.U |= (IRQ_DMA_CHANNEL8_SR_TOS | IRQ_DMA_CHANNEL8_SR_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf0038520)
.L640:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0038520),d15
.L641:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2562    SRC_DMACH9.U |= (IRQ_DMA_CHANNEL9_SR_TOS | IRQ_DMA_CHANNEL9_SR_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf0038524)
.L642:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0038524),d15
.L643:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2563    SRC_DMACH10.U |= (IRQ_DMA_CHANNEL10_SR_TOS | IRQ_DMA_CHANNEL10_SR_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf0038528)
.L644:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0038528),d15
.L645:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2564    SRC_DMACH11.U |= (IRQ_DMA_CHANNEL11_SR_TOS | IRQ_DMA_CHANNEL11_SR_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf003852c)
.L646:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf003852c),d15
.L647:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2565    SRC_DMACH12.U |= (IRQ_DMA_CHANNEL12_SR_TOS | IRQ_DMA_CHANNEL12_SR_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf0038530)
.L648:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0038530),d15
.L649:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2566    SRC_DMACH13.U |= (IRQ_DMA_CHANNEL13_SR_TOS | IRQ_DMA_CHANNEL13_SR_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf0038534)
.L650:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0038534),d15
.L651:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2567    SRC_DMACH14.U |= (IRQ_DMA_CHANNEL14_SR_TOS | IRQ_DMA_CHANNEL14_SR_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf0038538)
.L652:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0038538),d15
.L653:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2568    SRC_DMACH15.U |= (IRQ_DMA_CHANNEL15_SR_TOS | IRQ_DMA_CHANNEL15_SR_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf003853c)
.L654:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf003853c),d15
.L655:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2569    SRC_DMACH16.U |= (IRQ_DMA_CHANNEL16_SR_TOS | IRQ_DMA_CHANNEL16_SR_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf0038540)
.L656:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0038540),d15
.L657:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2570    SRC_DMACH17.U |= (IRQ_DMA_CHANNEL17_SR_TOS | IRQ_DMA_CHANNEL17_SR_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf0038544)
.L658:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0038544),d15
.L659:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2571    SRC_DMACH18.U |= (IRQ_DMA_CHANNEL18_SR_TOS | IRQ_DMA_CHANNEL18_SR_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf0038548)
.L660:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0038548),d15
.L661:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2572    SRC_DMACH19.U |= (IRQ_DMA_CHANNEL19_SR_TOS | IRQ_DMA_CHANNEL19_SR_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf003854c)
.L662:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf003854c),d15
.L663:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2573    SRC_DMACH20.U |= (IRQ_DMA_CHANNEL20_SR_TOS | IRQ_DMA_CHANNEL20_SR_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf0038550)
.L664:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0038550),d15
.L665:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2574    SRC_DMACH21.U |= (IRQ_DMA_CHANNEL21_SR_TOS | IRQ_DMA_CHANNEL21_SR_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf0038554)
.L666:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0038554),d15
.L667:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2575    SRC_DMACH22.U |= (IRQ_DMA_CHANNEL22_SR_TOS | IRQ_DMA_CHANNEL22_SR_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf0038558)
.L668:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0038558),d15
.L669:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2576    SRC_DMACH23.U |= (IRQ_DMA_CHANNEL23_SR_TOS | IRQ_DMA_CHANNEL23_SR_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf003855c)
.L670:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf003855c),d15
.L671:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2577    SRC_DMACH24.U |= (IRQ_DMA_CHANNEL24_SR_TOS | IRQ_DMA_CHANNEL24_SR_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf0038560)
.L672:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0038560),d15
.L673:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2578    SRC_DMACH25.U |= (IRQ_DMA_CHANNEL25_SR_TOS | IRQ_DMA_CHANNEL25_SR_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf0038564)
.L674:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0038564),d15
.L675:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2579    SRC_DMACH26.U |= (IRQ_DMA_CHANNEL26_SR_TOS | IRQ_DMA_CHANNEL26_SR_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf0038568)
.L676:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0038568),d15
.L677:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2580    SRC_DMACH27.U |= (IRQ_DMA_CHANNEL27_SR_TOS | IRQ_DMA_CHANNEL27_SR_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf003856c)
.L678:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf003856c),d15
.L679:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2581    SRC_DMACH28.U |= (IRQ_DMA_CHANNEL28_SR_TOS | IRQ_DMA_CHANNEL28_SR_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf0038570)
.L680:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0038570),d15
.L681:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2582    SRC_DMACH29.U |= (IRQ_DMA_CHANNEL29_SR_TOS | IRQ_DMA_CHANNEL29_SR_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf0038574)
.L682:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0038574),d15
.L683:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2583    SRC_DMACH30.U |= (IRQ_DMA_CHANNEL30_SR_TOS | IRQ_DMA_CHANNEL30_SR_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf0038578)
.L684:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0038578),d15
.L685:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2584    SRC_DMACH31.U |= (IRQ_DMA_CHANNEL31_SR_TOS | IRQ_DMA_CHANNEL31_SR_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf003857c)
.L686:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf003857c),d15
.L687:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2585    SRC_DMACH32.U |= (IRQ_DMA_CHANNEL32_SR_TOS | IRQ_DMA_CHANNEL32_SR_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf0038580)
.L688:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0038580),d15
.L689:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2586    SRC_DMACH33.U |= (IRQ_DMA_CHANNEL33_SR_TOS | IRQ_DMA_CHANNEL33_SR_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf0038584)
.L690:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0038584),d15
.L691:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2587    SRC_DMACH34.U |= (IRQ_DMA_CHANNEL34_SR_TOS | IRQ_DMA_CHANNEL34_SR_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf0038588)
.L692:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0038588),d15
.L693:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2588    SRC_DMACH35.U |= (IRQ_DMA_CHANNEL35_SR_TOS | IRQ_DMA_CHANNEL35_SR_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf003858c)
.L694:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf003858c),d15
.L695:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2589    SRC_DMACH36.U |= (IRQ_DMA_CHANNEL36_SR_TOS | IRQ_DMA_CHANNEL36_SR_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf0038590)
.L696:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0038590),d15
.L697:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2590    SRC_DMACH37.U |= (IRQ_DMA_CHANNEL37_SR_TOS | IRQ_DMA_CHANNEL37_SR_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf0038594)
.L698:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0038594),d15
.L699:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2591    SRC_DMACH38.U |= (IRQ_DMA_CHANNEL38_SR_TOS | IRQ_DMA_CHANNEL38_SR_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf0038598)
.L700:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0038598),d15
.L701:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2592    SRC_DMACH39.U |= (IRQ_DMA_CHANNEL39_SR_TOS | IRQ_DMA_CHANNEL39_SR_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf003859c)
.L702:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf003859c),d15
.L703:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2593    SRC_DMACH40.U |= (IRQ_DMA_CHANNEL40_SR_TOS | IRQ_DMA_CHANNEL40_SR_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf00385a0)
.L704:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00385a0),d15
.L705:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2594    SRC_DMACH41.U |= (IRQ_DMA_CHANNEL41_SR_TOS | IRQ_DMA_CHANNEL41_SR_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf00385a4)
.L706:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00385a4),d15
.L707:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2595    SRC_DMACH42.U |= (IRQ_DMA_CHANNEL42_SR_TOS | IRQ_DMA_CHANNEL42_SR_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf00385a8)
.L708:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00385a8),d15
.L709:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2596    SRC_DMACH43.U |= (IRQ_DMA_CHANNEL43_SR_TOS | IRQ_DMA_CHANNEL43_SR_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf00385ac)
.L710:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00385ac),d15
.L711:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2597    SRC_DMACH44.U |= (IRQ_DMA_CHANNEL44_SR_TOS | IRQ_DMA_CHANNEL44_SR_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf00385b0)
.L712:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00385b0),d15
.L713:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2598    SRC_DMACH45.U |= (IRQ_DMA_CHANNEL45_SR_TOS | IRQ_DMA_CHANNEL45_SR_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf00385b4)
.L714:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00385b4),d15
.L715:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2599    SRC_DMACH46.U |= (IRQ_DMA_CHANNEL46_SR_TOS | IRQ_DMA_CHANNEL46_SR_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf00385b8)
.L716:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00385b8),d15
.L717:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2600    SRC_DMACH47.U |= (IRQ_DMA_CHANNEL47_SR_TOS | IRQ_DMA_CHANNEL47_SR_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf00385bc)
.L718:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00385bc),d15
.L719:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2601    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2602  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2603    #if (IRQ_DMA_CH48TO63_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2604    SRC_DMACH48.U |= (IRQ_DMA_CHANNEL48_SR_TOS | IRQ_DMA_CHANNEL48_SR_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf00385c0)
.L720:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00385c0),d15
.L721:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2605    SRC_DMACH49.U |= (IRQ_DMA_CHANNEL49_SR_TOS | IRQ_DMA_CHANNEL49_SR_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf00385c4)
.L722:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00385c4),d15
.L723:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2606    SRC_DMACH50.U |= (IRQ_DMA_CHANNEL50_SR_TOS | IRQ_DMA_CHANNEL50_SR_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf00385c8)
.L724:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00385c8),d15
.L725:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2607    SRC_DMACH51.U |= (IRQ_DMA_CHANNEL51_SR_TOS | IRQ_DMA_CHANNEL51_SR_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf00385cc)
.L726:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00385cc),d15
.L727:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2608    SRC_DMACH52.U |= (IRQ_DMA_CHANNEL52_SR_TOS | IRQ_DMA_CHANNEL52_SR_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf00385d0)
.L728:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00385d0),d15
.L729:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2609    SRC_DMACH53.U |= (IRQ_DMA_CHANNEL53_SR_TOS | IRQ_DMA_CHANNEL53_SR_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf00385d4)
.L730:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00385d4),d15
.L731:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2610    SRC_DMACH54.U |= (IRQ_DMA_CHANNEL54_SR_TOS | IRQ_DMA_CHANNEL54_SR_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf00385d8)
.L732:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00385d8),d15
.L733:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2611    SRC_DMACH55.U |= (IRQ_DMA_CHANNEL55_SR_TOS | IRQ_DMA_CHANNEL55_SR_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf00385dc)
.L734:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00385dc),d15
.L735:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2612    SRC_DMACH56.U |= (IRQ_DMA_CHANNEL56_SR_TOS | IRQ_DMA_CHANNEL56_SR_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf00385e0)
.L736:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00385e0),d15
.L737:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2613    SRC_DMACH57.U |= (IRQ_DMA_CHANNEL57_SR_TOS | IRQ_DMA_CHANNEL57_SR_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf00385e4)
.L738:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00385e4),d15
.L739:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2614    SRC_DMACH58.U |= (IRQ_DMA_CHANNEL58_SR_TOS | IRQ_DMA_CHANNEL58_SR_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf00385e8)
.L740:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00385e8),d15
.L741:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2615    SRC_DMACH59.U |= (IRQ_DMA_CHANNEL59_SR_TOS | IRQ_DMA_CHANNEL59_SR_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf00385ec)
.L742:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00385ec),d15
.L743:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2616    SRC_DMACH60.U |= (IRQ_DMA_CHANNEL60_SR_TOS | IRQ_DMA_CHANNEL60_SR_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf00385f0)
.L744:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00385f0),d15
.L745:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2617    SRC_DMACH61.U |= (IRQ_DMA_CHANNEL61_SR_TOS | IRQ_DMA_CHANNEL61_SR_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf00385f4)
.L746:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00385f4),d15
.L747:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2618    SRC_DMACH62.U |= (IRQ_DMA_CHANNEL62_SR_TOS | IRQ_DMA_CHANNEL62_SR_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf00385f8)
.L748:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00385f8),d15
.L749:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2619    SRC_DMACH63.U |= (IRQ_DMA_CHANNEL63_SR_TOS | IRQ_DMA_CHANNEL63_SR_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf00385fc)
.L750:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00385fc),d15
.L751:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2620    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2621  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2622    #if (IRQ_DMA_CH64TO127_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2623    SRC_DMACH64.U |= (IRQ_DMA_CHANNEL64_SR_TOS | IRQ_DMA_CHANNEL64_SR_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2624    SRC_DMACH65.U |= (IRQ_DMA_CHANNEL65_SR_TOS | IRQ_DMA_CHANNEL65_SR_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2625    SRC_DMACH66.U |= (IRQ_DMA_CHANNEL66_SR_TOS | IRQ_DMA_CHANNEL66_SR_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2626    SRC_DMACH67.U |= (IRQ_DMA_CHANNEL67_SR_TOS | IRQ_DMA_CHANNEL67_SR_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2627    SRC_DMACH68.U |= (IRQ_DMA_CHANNEL68_SR_TOS | IRQ_DMA_CHANNEL68_SR_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2628    SRC_DMACH69.U |= (IRQ_DMA_CHANNEL69_SR_TOS | IRQ_DMA_CHANNEL69_SR_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2629    SRC_DMACH70.U |= (IRQ_DMA_CHANNEL70_SR_TOS | IRQ_DMA_CHANNEL70_SR_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2630    SRC_DMACH71.U |= (IRQ_DMA_CHANNEL71_SR_TOS | IRQ_DMA_CHANNEL71_SR_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2631    SRC_DMACH72.U |= (IRQ_DMA_CHANNEL72_SR_TOS | IRQ_DMA_CHANNEL72_SR_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2632    SRC_DMACH73.U |= (IRQ_DMA_CHANNEL73_SR_TOS | IRQ_DMA_CHANNEL73_SR_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2633    SRC_DMACH74.U |= (IRQ_DMA_CHANNEL74_SR_TOS | IRQ_DMA_CHANNEL74_SR_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2634    SRC_DMACH75.U |= (IRQ_DMA_CHANNEL75_SR_TOS | IRQ_DMA_CHANNEL75_SR_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2635    SRC_DMACH76.U |= (IRQ_DMA_CHANNEL76_SR_TOS | IRQ_DMA_CHANNEL76_SR_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2636    SRC_DMACH77.U |= (IRQ_DMA_CHANNEL77_SR_TOS | IRQ_DMA_CHANNEL77_SR_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2637    SRC_DMACH78.U |= (IRQ_DMA_CHANNEL78_SR_TOS | IRQ_DMA_CHANNEL78_SR_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2638    SRC_DMACH79.U |= (IRQ_DMA_CHANNEL79_SR_TOS | IRQ_DMA_CHANNEL79_SR_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2639    SRC_DMACH80.U |= (IRQ_DMA_CHANNEL80_SR_TOS | IRQ_DMA_CHANNEL80_SR_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2640    SRC_DMACH81.U |= (IRQ_DMA_CHANNEL81_SR_TOS | IRQ_DMA_CHANNEL81_SR_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2641    SRC_DMACH82.U |= (IRQ_DMA_CHANNEL82_SR_TOS | IRQ_DMA_CHANNEL82_SR_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2642    SRC_DMACH83.U |= (IRQ_DMA_CHANNEL83_SR_TOS | IRQ_DMA_CHANNEL83_SR_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2643    SRC_DMACH84.U |= (IRQ_DMA_CHANNEL84_SR_TOS | IRQ_DMA_CHANNEL84_SR_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2644    SRC_DMACH85.U |= (IRQ_DMA_CHANNEL85_SR_TOS | IRQ_DMA_CHANNEL85_SR_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2645    SRC_DMACH86.U |= (IRQ_DMA_CHANNEL86_SR_TOS | IRQ_DMA_CHANNEL86_SR_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2646    SRC_DMACH87.U |= (IRQ_DMA_CHANNEL87_SR_TOS | IRQ_DMA_CHANNEL87_SR_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2647    SRC_DMACH88.U |= (IRQ_DMA_CHANNEL88_SR_TOS | IRQ_DMA_CHANNEL88_SR_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2648    SRC_DMACH89.U |= (IRQ_DMA_CHANNEL89_SR_TOS | IRQ_DMA_CHANNEL89_SR_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2649    SRC_DMACH90.U |= (IRQ_DMA_CHANNEL90_SR_TOS | IRQ_DMA_CHANNEL90_SR_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2650    SRC_DMACH91.U |= (IRQ_DMA_CHANNEL91_SR_TOS | IRQ_DMA_CHANNEL91_SR_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2651    SRC_DMACH92.U |= (IRQ_DMA_CHANNEL92_SR_TOS | IRQ_DMA_CHANNEL92_SR_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2652    SRC_DMACH93.U |= (IRQ_DMA_CHANNEL93_SR_TOS | IRQ_DMA_CHANNEL93_SR_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2653    SRC_DMACH94.U |= (IRQ_DMA_CHANNEL94_SR_TOS | IRQ_DMA_CHANNEL94_SR_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2654    SRC_DMACH95.U |= (IRQ_DMA_CHANNEL95_SR_TOS | IRQ_DMA_CHANNEL95_SR_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2655    SRC_DMACH96.U |= (IRQ_DMA_CHANNEL96_SR_TOS | IRQ_DMA_CHANNEL96_SR_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2656    SRC_DMACH97.U |= (IRQ_DMA_CHANNEL97_SR_TOS | IRQ_DMA_CHANNEL97_SR_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2657    SRC_DMACH98.U |= (IRQ_DMA_CHANNEL98_SR_TOS | IRQ_DMA_CHANNEL98_SR_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2658    SRC_DMACH99.U |= (IRQ_DMA_CHANNEL99_SR_TOS | IRQ_DMA_CHANNEL99_SR_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2659    SRC_DMACH100.U |= (IRQ_DMA_CHANNEL100_SR_TOS | IRQ_DMA_CHANNEL100_SR_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2660    SRC_DMACH101.U |= (IRQ_DMA_CHANNEL101_SR_TOS | IRQ_DMA_CHANNEL101_SR_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2661    SRC_DMACH102.U |= (IRQ_DMA_CHANNEL102_SR_TOS | IRQ_DMA_CHANNEL102_SR_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2662    SRC_DMACH103.U |= (IRQ_DMA_CHANNEL103_SR_TOS | IRQ_DMA_CHANNEL103_SR_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2663    SRC_DMACH104.U |= (IRQ_DMA_CHANNEL104_SR_TOS | IRQ_DMA_CHANNEL104_SR_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2664    SRC_DMACH104.U |= (IRQ_DMA_CHANNEL104_SR_TOS | IRQ_DMA_CHANNEL104_SR_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2665    SRC_DMACH106.U |= (IRQ_DMA_CHANNEL106_SR_TOS | IRQ_DMA_CHANNEL106_SR_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2666    SRC_DMACH107.U |= (IRQ_DMA_CHANNEL107_SR_TOS | IRQ_DMA_CHANNEL107_SR_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2667    SRC_DMACH108.U |= (IRQ_DMA_CHANNEL108_SR_TOS | IRQ_DMA_CHANNEL108_SR_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2668    SRC_DMACH109.U |= (IRQ_DMA_CHANNEL109_SR_TOS | IRQ_DMA_CHANNEL109_SR_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2669    SRC_DMACH110.U |= (IRQ_DMA_CHANNEL110_SR_TOS | IRQ_DMA_CHANNEL110_SR_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2670    SRC_DMACH111.U |= (IRQ_DMA_CHANNEL111_SR_TOS | IRQ_DMA_CHANNEL111_SR_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2671    SRC_DMACH112.U |= (IRQ_DMA_CHANNEL112_SR_TOS | IRQ_DMA_CHANNEL112_SR_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2672    SRC_DMACH113.U |= (IRQ_DMA_CHANNEL113_SR_TOS | IRQ_DMA_CHANNEL113_SR_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2673    SRC_DMACH114.U |= (IRQ_DMA_CHANNEL114_SR_TOS | IRQ_DMA_CHANNEL114_SR_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2674    SRC_DMACH115.U |= (IRQ_DMA_CHANNEL115_SR_TOS | IRQ_DMA_CHANNEL115_SR_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2675    SRC_DMACH116.U |= (IRQ_DMA_CHANNEL116_SR_TOS | IRQ_DMA_CHANNEL116_SR_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2676    SRC_DMACH117.U |= (IRQ_DMA_CHANNEL117_SR_TOS | IRQ_DMA_CHANNEL117_SR_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2677    SRC_DMACH118.U |= (IRQ_DMA_CHANNEL118_SR_TOS | IRQ_DMA_CHANNEL118_SR_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2678    SRC_DMACH119.U |= (IRQ_DMA_CHANNEL119_SR_TOS | IRQ_DMA_CHANNEL119_SR_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2679    SRC_DMACH120.U |= (IRQ_DMA_CHANNEL120_SR_TOS | IRQ_DMA_CHANNEL120_SR_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2680    SRC_DMACH121.U |= (IRQ_DMA_CHANNEL121_SR_TOS | IRQ_DMA_CHANNEL121_SR_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2681    SRC_DMACH122.U |= (IRQ_DMA_CHANNEL122_SR_TOS | IRQ_DMA_CHANNEL122_SR_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2682    SRC_DMACH123.U |= (IRQ_DMA_CHANNEL123_SR_TOS | IRQ_DMA_CHANNEL123_SR_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2683    SRC_DMACH124.U |= (IRQ_DMA_CHANNEL124_SR_TOS | IRQ_DMA_CHANNEL124_SR_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2684    SRC_DMACH125.U |= (IRQ_DMA_CHANNEL125_SR_TOS | IRQ_DMA_CHANNEL125_SR_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2685    SRC_DMACH126.U |= (IRQ_DMA_CHANNEL126_SR_TOS | IRQ_DMA_CHANNEL126_SR_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2686    SRC_DMACH127.U |= (IRQ_DMA_CHANNEL127_SR_TOS | IRQ_DMA_CHANNEL127_SR_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2687    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2688  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2689    #endif/*End of IRQ_DMA_EXIST*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2690  }
	ret
.L207:
	
__IrqDma_Init_function_end:
	.size	IrqDma_Init,__IrqDma_Init_function_end-IrqDma_Init
.L124:
	; End of function
	
	.sdecl	'.text.Shared.DEFAULT_CODE_ROM',code,cluster('IrqStm_Init')
	.sect	'.text.Shared.DEFAULT_CODE_ROM'
	.align	2
	
	.global	IrqStm_Init

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2691  #endif /* (IFX_MCAL_USED == STD_ON) */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2692  /*******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2693  ** Syntax :  void IrqStm_Init(void)                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2694  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2695  ** Service ID:  none                                                          **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2696  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2697  ** Sync/Async:  Synchronous                                                   **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2698  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2699  ** Reentrancy:  non reentrant                                                 **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2700  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2701  ** Parameters (in): none                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2702  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2703  ** Parameters (out): none                                                     **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2704  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2705  ** Return value: none                                                         **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2706  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2707  ** Description : To set the interrupt priority for                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2708  **               service nodes according to priority configurartion.          **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2709  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2710  *******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2711  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2712  void IrqStm_Init(void)
; Function IrqStm_Init
.L43:
IrqStm_Init:	.type	func

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2713  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2714    #if (IRQ_STM_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2715  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2716    #if (IRQ_STM0_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2717    SRC_STM0SR0.U |= (IRQ_STM0_SR0_TOS | IRQ_STM0_SR0_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf0038490)
.L791:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0038490),d15
.L792:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2718    SRC_STM0SR1.U |= (IRQ_STM0_SR1_TOS | IRQ_STM0_SR1_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf0038494)
.L793:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0038494),d15
.L794:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2719    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2720  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2721    #if (IRQ_STM1_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2722    SRC_STM1SR0.U |= (IRQ_STM1_SR0_TOS | IRQ_STM1_SR0_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf0038498)
.L795:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf0038498),d15
.L796:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2723    SRC_STM1SR1.U |= (IRQ_STM1_SR1_TOS | IRQ_STM1_SR1_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf003849c)
.L797:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf003849c),d15
.L798:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2724    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2725  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2726    #if (IRQ_STM2_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2727    SRC_STM2SR0.U |= (IRQ_STM2_SR0_TOS | IRQ_STM2_SR0_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf00384a0)
.L799:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00384a0),d15
.L800:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2728    SRC_STM2SR1.U |= (IRQ_STM2_SR1_TOS | IRQ_STM2_SR1_PRIO);
	movh.a	a15,#61444
	ld.w	d15,[a15]@los(0xf00384a4)
.L801:
	movh.a	a15,#61444
	st.w	[a15]@los(0xf00384a4),d15
.L802:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2729    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2730  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2731    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2732  }
	ret
.L215:
	
__IrqStm_Init_function_end:
	.size	IrqStm_Init,__IrqStm_Init_function_end-IrqStm_Init
.L164:
	; End of function
	
	.sdecl	'.text.Shared.DEFAULT_CODE_ROM',code,cluster('IrqScu_Init')
	.sect	'.text.Shared.DEFAULT_CODE_ROM'
	.align	2
	
	.global	IrqScu_Init

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2733  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2734  #if (IFX_MCAL_USED == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2735  /*******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2736  ** Syntax :  void IrqScu_Init(void)                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2737  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2738  ** Service ID:  none                                                          **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2739  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2740  ** Sync/Async:  Synchronous                                                   **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2741  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2742  ** Reentrancy:  non reentrant                                                 **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2743  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2744  ** Parameters (in): none                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2745  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2746  ** Parameters (out): none                                                     **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2747  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2748  ** Return value: none                                                         **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2749  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2750  ** Description : To set the interrupt priority for                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2751  **               service nodes according to priority configurartion.          **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2752  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2753  *******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2754  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2755  void IrqScu_Init(void)
; Function IrqScu_Init
.L45:
IrqScu_Init:	.type	func

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2756  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2757    #if (IRQ_SCU_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2758    SRC_SCUDTS.U  |= (IRQ_SCU_DTS_BUSY_SR_TOS | IRQ_SCU_DTS_BUSY_SR_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2759    SRC_SCUERU0.U |= (IRQ_SCU_ERU_SR0_TOS | IRQ_SCU_ERU_SR0_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2760    SRC_SCUERU1.U |= (IRQ_SCU_ERU_SR1_TOS | IRQ_SCU_ERU_SR1_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2761    SRC_SCUERU2.U |= (IRQ_SCU_ERU_SR2_TOS | IRQ_SCU_ERU_SR2_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2762    SRC_SCUERU3.U |= (IRQ_SCU_ERU_SR3_TOS | IRQ_SCU_ERU_SR3_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2763    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2764  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2765  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2766  }
	ret
.L209:
	
__IrqScu_Init_function_end:
	.size	IrqScu_Init,__IrqScu_Init_function_end-IrqScu_Init
.L134:
	; End of function
	
	.sdecl	'.text.Shared.DEFAULT_CODE_ROM',code,cluster('IrqPmu_Init')
	.sect	'.text.Shared.DEFAULT_CODE_ROM'
	.align	2
	
	.global	IrqPmu_Init

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2767  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2768  /*******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2769  ** Syntax :  void IrqPmu_Init(void)                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2770  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2771  ** Service ID:  none                                                          **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2772  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2773  ** Sync/Async:  Synchronous                                                   **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2774  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2775  ** Reentrancy:  non reentrant                                                 **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2776  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2777  ** Parameters (in): none                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2778  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2779  ** Parameters (out): none                                                     **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2780  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2781  ** Return value: none                                                         **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2782  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2783  ** Description : To set the interrupt priority for                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2784  **               service nodes according to priority configurartion.          **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2785  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2786  *******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2787  void IrqPmu_Init(void)
; Function IrqPmu_Init
.L47:
IrqPmu_Init:	.type	func

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2788  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2789    #if (IRQ_PMU0_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2790  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2791    #if (IRQ_PMU0_SR0_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2792    SRC_PMU00.U |= (IRQ_PMU0_SR0_TOS | IRQ_PMU0_SR0_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2793    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2794  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2795    #if (IRQ_PMU0_SR1_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2796    SRC_PMU01.U |= (IRQ_PMU0_SR1_TOS | IRQ_PMU0_SR1_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2797    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2798  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2799    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2800  }
	ret
.L210:
	
__IrqPmu_Init_function_end:
	.size	IrqPmu_Init,__IrqPmu_Init_function_end-IrqPmu_Init
.L139:
	; End of function
	
	.sdecl	'.text.Shared.DEFAULT_CODE_ROM',code,cluster('IrqSent_Init')
	.sect	'.text.Shared.DEFAULT_CODE_ROM'
	.align	2
	
	.global	IrqSent_Init

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2801  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2802  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2803  /*******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2804  ** Syntax :  void IrqSent_Init(void)                                          **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2805  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2806  ** Service ID:  none                                                          **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2807  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2808  ** Sync/Async:  Synchronous                                                   **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2809  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2810  ** Reentrancy:  non reentrant                                                 **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2811  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2812  ** Parameters (in): none                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2813  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2814  ** Parameters (out): none                                                     **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2815  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2816  ** Return value: none                                                         **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2817  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2818  ** Description : To set the interrupt priority for                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2819  **               service nodes according to priority configurartion.          **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2820  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2821  *******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2822  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2823  void IrqSent_Init(void)
; Function IrqSent_Init
.L49:
IrqSent_Init:	.type	func

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2824  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2825    #if (IRQ_SENT_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2826  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2827    #if (IRQ_SENT0_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2828    SRC_SENT0.U |= (IRQ_SENT_SR0_TOS | IRQ_SENT_SR0_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2829    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2830    #if (IRQ_SENT1_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2831    SRC_SENT1.U |= (IRQ_SENT_SR1_TOS | IRQ_SENT_SR1_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2832    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2833    #if (IRQ_SENT2_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2834    SRC_SENT2.U |= (IRQ_SENT_SR2_TOS | IRQ_SENT_SR2_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2835    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2836    #if (IRQ_SENT3_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2837    SRC_SENT3.U |= (IRQ_SENT_SR3_TOS | IRQ_SENT_SR3_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2838    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2839    #if (IRQ_SENT4_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2840    SRC_SENT4.U |= (IRQ_SENT_SR4_TOS | IRQ_SENT_SR4_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2841    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2842    #if (IRQ_SENT5_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2843    SRC_SENT5.U |= (IRQ_SENT_SR5_TOS | IRQ_SENT_SR5_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2844    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2845    #if (IRQ_SENT6_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2846    SRC_SENT6.U |= (IRQ_SENT_SR6_TOS | IRQ_SENT_SR6_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2847    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2848    #if (IRQ_SENT7_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2849    SRC_SENT7.U |= (IRQ_SENT_SR7_TOS | IRQ_SENT_SR7_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2850    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2851    #if (IRQ_SENT8_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2852    SRC_SENT8.U |= (IRQ_SENT_SR8_TOS | IRQ_SENT_SR8_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2853    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2854    #if (IRQ_SENT9_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2855    SRC_SENT9.U |= (IRQ_SENT_SR9_TOS | IRQ_SENT_SR9_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2856    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2857    #if (IRQ_SENT10_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2858    SRC_SENT10.U |= (IRQ_SENT_SR10_TOS | IRQ_SENT_SR10_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2859    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2860    #if (IRQ_SENT11_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2861    SRC_SENT11.U |= (IRQ_SENT_SR11_TOS | IRQ_SENT_SR11_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2862    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2863    #if (IRQ_SENT12_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2864    SRC_SENT12.U |= (IRQ_SENT_SR12_TOS | IRQ_SENT_SR12_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2865    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2866    #if (IRQ_SENT13_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2867    SRC_SENT13.U |= (IRQ_SENT_SR13_TOS | IRQ_SENT_SR13_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2868    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2869    #if (IRQ_SENT14_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2870    SRC_SENT14.U |= (IRQ_SENT_SR14_TOS | IRQ_SENT_SR14_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2871    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2872  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2873    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2874  }
	ret
.L211:
	
__IrqSent_Init_function_end:
	.size	IrqSent_Init,__IrqSent_Init_function_end-IrqSent_Init
.L144:
	; End of function
	
	.sdecl	'.text.Shared.DEFAULT_CODE_ROM',code,cluster('IrqI2c_Init')
	.sect	'.text.Shared.DEFAULT_CODE_ROM'
	.align	2
	
	.global	IrqI2c_Init

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2875  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2876  /*******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2877  ** Syntax :  void IrqI2c_Init(void)                                           **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2878  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2879  ** Service ID:  none                                                          **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2880  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2881  ** Sync/Async:  Synchronous                                                   **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2882  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2883  ** Reentrancy:  non reentrant                                                 **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2884  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2885  ** Parameters (in): none                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2886  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2887  ** Parameters (out): none                                                     **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2888  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2889  ** Return value: none                                                         **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2890  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2891  ** Description : To set the interrupt priority for                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2892  **               service nodes according to priority configurartion.          **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2893  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2894  *******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2895  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2896  void IrqI2c_Init(void)
; Function IrqI2c_Init
.L51:
IrqI2c_Init:	.type	func

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2897  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2898  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2899    #if (IRQ_I2C_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2900  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2901    #if (IRQ_I2C0_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2902    SRC_I2C0BREQ.U  |=(IRQ_I2C0_BREQ_TOS | IRQ_I2C0_BREQ_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2903    SRC_I2C0LBREQ.U |=(IRQ_I2C0_LBREQ_TOS | IRQ_I2C0_LBREQ_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2904    SRC_I2C0SREQ.U  |=(IRQ_I2C0_SREQ_TOS | IRQ_I2C0_SREQ_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2905    SRC_I2C0LSREQ.U |=(IRQ_I2C0_LSREQ_TOS | IRQ_I2C0_LSREQ_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2906    SRC_I2C0ERR.U   |=(IRQ_I2C0_ERR_TOS | IRQ_I2C0_ERR_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2907    SRC_I2C0P.U     |=(IRQ_I2C0_P_TOS | IRQ_I2C0_P_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2908  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2909    #endif/* End for IRQ_I2C0_EXIST == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2910  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2911    #if (IRQ_I2C1_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2912    SRC_I2C1BREQ.U  |=(IRQ_I2C1_BREQ_TOS | IRQ_I2C1_BREQ_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2913    SRC_I2C1LBREQ.U |=(IRQ_I2C1_LBREQ_TOS | IRQ_I2C1_LBREQ_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2914    SRC_I2C1SREQ.U  |=(IRQ_I2C1_SREQ_TOS | IRQ_I2C1_SREQ_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2915    SRC_I2C1LSREQ.U |=(IRQ_I2C1_LSREQ_TOS | IRQ_I2C1_LSREQ_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2916    SRC_I2C1ERR.U   |=(IRQ_I2C1_ERR_TOS | IRQ_I2C1_ERR_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2917    SRC_I2C1P.U     |=(IRQ_I2C1_P_TOS | IRQ_I2C1_P_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2918  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2919    #endif/* End for IRQ_I2C1_EXIST == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2920  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2921    #endif /*End for IRQ_I2C_EXIST == STD_ON*/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2922  }
	ret
.L212:
	
__IrqI2c_Init_function_end:
	.size	IrqI2c_Init,__IrqI2c_Init_function_end-IrqI2c_Init
.L149:
	; End of function
	
	.sdecl	'.text.Shared.DEFAULT_CODE_ROM',code,cluster('IrqHssl_Init')
	.sect	'.text.Shared.DEFAULT_CODE_ROM'
	.align	2
	
	.global	IrqHssl_Init

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2923  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2924  /*******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2925  ** Syntax :  void IrqHssl_Init(void)                                          **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2926  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2927  ** Service ID:  none                                                          **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2928  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2929  ** Sync/Async:  Synchronous                                                   **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2930  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2931  ** Reentrancy:  non reentrant                                                 **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2932  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2933  ** Parameters (in): none                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2934  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2935  ** Parameters (out): none                                                     **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2936  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2937  ** Return value: none                                                         **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2938  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2939  ** Description : To set the interrupt priority for various                    **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2940  **               service nodes according to priority configurartion.          **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2941  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2942  *******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2943  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2944  void IrqHssl_Init(void)
; Function IrqHssl_Init
.L53:
IrqHssl_Init:	.type	func

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2945  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2946    #if (IRQ_HSSL_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2947  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2948    #if (IRQ_HSSL0_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2949    SRC_HSSLCOK0.U    |=(IRQ_HSSL0_COK_TOS | IRQ_HSSL0_COK_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2950    SRC_HSSLRDI0.U    |=(IRQ_HSSL0_RDI_TOS | IRQ_HSSL0_RDI_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2951    SRC_HSSLTRG0.U    |=(IRQ_HSSL0_TRG_TOS | IRQ_HSSL0_TRG_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2952    SRC_HSSLERR0.U    |=(IRQ_HSSL0_ERR_TOS | IRQ_HSSL0_ERR_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2953    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2954  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2955    #if (IRQ_HSSL1_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2956    SRC_HSSLCOK1.U    |=(IRQ_HSSL1_COK_TOS | IRQ_HSSL1_COK_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2957    SRC_HSSLRDI1.U    |=(IRQ_HSSL1_RDI_TOS | IRQ_HSSL1_RDI_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2958    SRC_HSSLTRG1.U    |=(IRQ_HSSL1_TRG_TOS | IRQ_HSSL1_TRG_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2959    SRC_HSSLERR1.U    |=(IRQ_HSSL1_ERR_TOS | IRQ_HSSL1_ERR_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2960    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2961  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2962    #if (IRQ_HSSL2_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2963    SRC_HSSLCOK2.U    |=(IRQ_HSSL2_COK_TOS | IRQ_HSSL2_COK_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2964    SRC_HSSLRDI2.U    |=(IRQ_HSSL2_RDI_TOS | IRQ_HSSL2_RDI_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2965    SRC_HSSLTRG2.U    |=(IRQ_HSSL2_TRG_TOS | IRQ_HSSL2_TRG_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2966    SRC_HSSLERR2.U    |=(IRQ_HSSL2_ERR_TOS | IRQ_HSSL2_ERR_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2967    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2968  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2969    #if (IRQ_HSSL3_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2970    SRC_HSSLCOK3.U    |=(IRQ_HSSL3_COK_TOS | IRQ_HSSL3_COK_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2971    SRC_HSSLRDI3.U    |=(IRQ_HSSL3_RDI_TOS | IRQ_HSSL3_RDI_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2972    SRC_HSSLTRG3.U    |=(IRQ_HSSL3_TRG_TOS | IRQ_HSSL3_TRG_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2973    SRC_HSSLERR3.U    |=(IRQ_HSSL3_ERR_TOS | IRQ_HSSL3_ERR_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2974    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2975  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2976    #if (IRQ_HSSL_EXI_SRN_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2977    SRC_HSSLEXI.U     |=(IRQ_HSSL_EXI_TOS | IRQ_HSSL_EXI_PRIO);
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2978    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2979  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2980    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2981  }
	ret
.L213:
	
__IrqHssl_Init_function_end:
	.size	IrqHssl_Init,__IrqHssl_Init_function_end-IrqHssl_Init
.L154:
	; End of function
	
	.sdecl	'.text.Shared.DEFAULT_CODE_ROM',code,cluster('Irq_ClearAllInterruptFlags')
	.sect	'.text.Shared.DEFAULT_CODE_ROM'
	.align	2
	
	.global	Irq_ClearAllInterruptFlags

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2982  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2983  /*******************************************************************************
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2984  ** Syntax :  void Irq_ClearAllInterruptFlags(void)                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2985  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2986  ** Service ID:  none                                                          **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2987  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2988  ** Sync/Async:  Synchronous                                                   **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2989  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2990  ** Reentrancy:  non reentrant                                                 **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2991  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2992  ** Parameters (in): none                                                      **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2993  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2994  ** Parameters (out): none                                                     **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2995  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2996  ** Return value: none                                                         **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2997  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2998  ** Description : To clear all SRR and corresponding SRE bits.This ensures     **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  2999  ** Standby mode can be entered if no pending interrupts are available.        **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  3000  **                                                                            **
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  3001  *******************************************************************************/
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  3002  void Irq_ClearAllInterruptFlags(void)
; Function Irq_ClearAllInterruptFlags
.L55:
Irq_ClearAllInterruptFlags:	.type	func

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  3003  {
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  3004    Mcal_DisableAllInterrupts();
	disable
.L780:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  3005    
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  3006    #if (IRQ_ASCLIN_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  3007    Irq_ClearAsclinIntFlags();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  3008    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  3009  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  3010    #if (IRQ_CCU6_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  3011    Irq_ClearCcu6IntFlags();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  3012    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  3013  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  3014    #if (IRQ_GPT_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  3015    Irq_ClearGptIntFlags();
	call	Irq_ClearGptIntFlags
.L781:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  3016    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  3017  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  3018    #if (IRQ_GTM_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  3019    Irq_ClearGtmIntFlags();
	call	Irq_ClearGtmIntFlags
.L782:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  3020    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  3021  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  3022    #if (IRQ_CAN_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  3023    Irq_ClearCanIntFlags();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  3024    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  3025  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  3026    #if ((IRQ_HSM0_EXIST == STD_ON) || (IRQ_HSM1_EXIST == STD_ON))
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  3027    Irq_ClearHsmIntFlags();
	call	Irq_ClearHsmIntFlags
.L783:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  3028    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  3029  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  3030    #if (IRQ_GPSRGROUP_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  3031    Irq_ClearGpsrGroupIntFlags();
	call	Irq_ClearGpsrGroupIntFlags
.L784:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  3032    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  3033    
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  3034    #if (IRQ_QSPI_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  3035    Irq_ClearSpiIntFlags();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  3036    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  3037  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  3038    #if (IRQ_ADC_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  3039    Irq_ClearAdcIntFlags();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  3040    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  3041  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  3042    #if (IRQ_DSADC_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  3043    Irq_ClearDsadcIntFlags();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  3044    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  3045  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  3046    #if (IRQ_MSC_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  3047    Irq_ClearMscIntFlags();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  3048    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  3049  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  3050    #if (IRQ_FLEXRAY_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  3051    Irq_ClearFlexrayIntFlags();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  3052    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  3053  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  3054    #if (IRQ_ETH_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  3055    Irq_ClearEthernetIntFlags();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  3056    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  3057  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  3058    #if (IRQ_DMA_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  3059    Irq_ClearDmaIntFlags();
	call	Irq_ClearDmaIntFlags
.L785:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  3060    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  3061  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  3062    #if (IRQ_STM_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  3063    Irq_ClearStmIntFlags();
	call	Irq_ClearStmIntFlags
.L786:

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  3064    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  3065    
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  3066    #if (IRQ_SCU_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  3067    Irq_ClearScuIntFlags();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  3068    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  3069  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  3070    #if (IRQ_PMU0_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  3071    Irq_ClearPmuIntFlags();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  3072    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  3073  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  3074    #if (IRQ_SENT_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  3075    Irq_ClearSentIntFlags();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  3076    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  3077  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  3078    #if (IRQ_I2C_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  3079    Irq_ClearI2cIntFlags();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  3080    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  3081  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  3082    #if (IRQ_HSSL_EXIST == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  3083    Irq_ClearHsslIntFlags();
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  3084    #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  3085  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  3086  }
	ret
.L214:
	
__Irq_ClearAllInterruptFlags_function_end:
	.size	Irq_ClearAllInterruptFlags,__Irq_ClearAllInterruptFlags_function_end-Irq_ClearAllInterruptFlags
.L159:
	; End of function
	
	.calls	'Irq_ClearAllInterruptFlags','Irq_ClearGptIntFlags'
	.calls	'Irq_ClearAllInterruptFlags','Irq_ClearGtmIntFlags'
	.calls	'Irq_ClearAllInterruptFlags','Irq_ClearHsmIntFlags'
	.calls	'Irq_ClearAllInterruptFlags','Irq_ClearGpsrGroupIntFlags'
	.calls	'Irq_ClearAllInterruptFlags','Irq_ClearDmaIntFlags'
	.calls	'Irq_ClearAllInterruptFlags','Irq_ClearStmIntFlags'
	.calls	'Irq_ClearGptIntFlags','',0
	.calls	'Irq_ClearGtmIntFlags','',0
	.calls	'Irq_ClearHsmIntFlags','',0
	.calls	'Irq_ClearGpsrGroupIntFlags','',0
	.calls	'Irq_ClearDmaIntFlags','',0
	.calls	'Irq_ClearStmIntFlags','',0
	.calls	'IrqAscLin_Init','',0
	.calls	'IrqCcu6_Init','',0
	.calls	'IrqGpt_Init','',0
	.calls	'IrqGtm_Init','',0
	.calls	'IrqCan_Init','',0
	.calls	'IrqHsm_Init','',0
	.calls	'IrqGpsrGroup_Init','',0
	.calls	'IrqSpi_Init','',0
	.calls	'IrqAdc_Init','',0
	.calls	'IrqDsadc_Init','',0
	.calls	'IrqMsc_Init','',0
	.calls	'IrqFlexray_Init','',0
	.calls	'IrqEthernet_Init','',0
	.calls	'IrqDma_Init','',0
	.calls	'IrqStm_Init','',0
	.calls	'IrqScu_Init','',0
	.calls	'IrqPmu_Init','',0
	.calls	'IrqSent_Init','',0
	.calls	'IrqI2c_Init','',0
	.calls	'IrqHssl_Init','',0
	.calls	'Irq_ClearAllInterruptFlags','',0
	.sdecl	'.debug_info',debug
	.sect	'.debug_info'
.L57:
	.word	6883
	.half	3
	.word	.L58
	.byte	4
.L56:
	.byte	1
	.byte	'..\\BSW\\mcal_base\\irq_infineon_tricore\\ssc\\src\\Irq.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'C:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\Debug\\',0,1,1
	.word	.L59
	.byte	2
	.byte	'__disable',0,1,1,1,1,3
	.byte	'void',0,4
	.word	173
	.byte	5
	.byte	'__prof_adm',0,1,1,1
	.word	179
	.byte	6,1,4
	.word	203
	.byte	5
	.byte	'__codeptr',0,1,1,1
	.word	205
	.byte	7
	.byte	'_Ifx_SRC_SRCR_Bits',0,2,45,16,4,8
	.byte	'unsigned char',0,1,8,9
	.byte	'SRPN',0,1
	.word	252
	.byte	8,0,2,35,0,9
	.byte	'reserved_8',0,1
	.word	252
	.byte	2,6,2,35,1,9
	.byte	'SRE',0,1
	.word	252
	.byte	1,5,2,35,1,9
	.byte	'TOS',0,1
	.word	252
	.byte	2,3,2,35,1,9
	.byte	'reserved_13',0,1
	.word	252
	.byte	3,0,2,35,1,9
	.byte	'ECC',0,1
	.word	252
	.byte	6,2,2,35,2,9
	.byte	'reserved_22',0,1
	.word	252
	.byte	2,0,2,35,2,9
	.byte	'SRR',0,1
	.word	252
	.byte	1,7,2,35,3,9
	.byte	'CLRR',0,1
	.word	252
	.byte	1,6,2,35,3,9
	.byte	'SETR',0,1
	.word	252
	.byte	1,5,2,35,3,9
	.byte	'IOV',0,1
	.word	252
	.byte	1,4,2,35,3,9
	.byte	'IOVCLR',0,1
	.word	252
	.byte	1,3,2,35,3,9
	.byte	'SWS',0,1
	.word	252
	.byte	1,2,2,35,3,9
	.byte	'SWSCLR',0,1
	.word	252
	.byte	1,1,2,35,3,9
	.byte	'reserved_31',0,1
	.word	252
	.byte	1,0,2,35,3,0,5
	.byte	'Ifx_SRC_SRCR_Bits',0,2,62,3
	.word	228
	.byte	10,2,70,9,4,8
	.byte	'unsigned int',0,4,7,11
	.byte	'U',0,4
	.word	566
	.byte	2,35,0,8
	.byte	'int',0,4,5,11
	.byte	'I',0,4
	.word	593
	.byte	2,35,0,11
	.byte	'B',0,4
	.word	228
	.byte	2,35,0,0,5
	.byte	'Ifx_SRC_SRCR',0,2,75,3
	.word	561
	.byte	7
	.byte	'_Ifx_SRC_AGBT',0,2,86,25,4,11
	.byte	'SR',0,4
	.word	561
	.byte	2,35,0,0,12
	.word	644
	.byte	5
	.byte	'Ifx_SRC_AGBT',0,2,89,3
	.word	676
	.byte	7
	.byte	'_Ifx_SRC_ASCLIN',0,2,92,25,12,11
	.byte	'TX',0,4
	.word	561
	.byte	2,35,0,11
	.byte	'RX',0,4
	.word	561
	.byte	2,35,4,11
	.byte	'ERR',0,4
	.word	561
	.byte	2,35,8,0,12
	.word	702
	.byte	5
	.byte	'Ifx_SRC_ASCLIN',0,2,97,3
	.word	761
	.byte	7
	.byte	'_Ifx_SRC_BCUSPB',0,2,100,25,4,11
	.byte	'SBSRC',0,4
	.word	561
	.byte	2,35,0,0,12
	.word	789
	.byte	5
	.byte	'Ifx_SRC_BCUSPB',0,2,103,3
	.word	826
	.byte	7
	.byte	'_Ifx_SRC_CAN',0,2,106,25,64,13,64
	.word	561
	.byte	14,15,0,11
	.byte	'INT',0,64
	.word	872
	.byte	2,35,0,0,12
	.word	854
	.byte	5
	.byte	'Ifx_SRC_CAN',0,2,109,3
	.word	895
	.byte	7
	.byte	'_Ifx_SRC_CCU6',0,2,112,25,16,11
	.byte	'SR0',0,4
	.word	561
	.byte	2,35,0,11
	.byte	'SR1',0,4
	.word	561
	.byte	2,35,4,11
	.byte	'SR2',0,4
	.word	561
	.byte	2,35,8,11
	.byte	'SR3',0,4
	.word	561
	.byte	2,35,12,0,12
	.word	920
	.byte	5
	.byte	'Ifx_SRC_CCU6',0,2,118,3
	.word	992
	.byte	7
	.byte	'_Ifx_SRC_CERBERUS',0,2,121,25,8,13,8
	.word	561
	.byte	14,1,0,11
	.byte	'SR',0,8
	.word	1041
	.byte	2,35,0,0,12
	.word	1018
	.byte	5
	.byte	'Ifx_SRC_CERBERUS',0,2,124,3
	.word	1063
	.byte	7
	.byte	'_Ifx_SRC_CIF',0,2,127,25,16,11
	.byte	'MI',0,4
	.word	561
	.byte	2,35,0,11
	.byte	'MIEP',0,4
	.word	561
	.byte	2,35,4,11
	.byte	'ISP',0,4
	.word	561
	.byte	2,35,8,11
	.byte	'MJPEG',0,4
	.word	561
	.byte	2,35,12,0,12
	.word	1093
	.byte	5
	.byte	'Ifx_SRC_CIF',0,2,133,1,3
	.word	1166
	.byte	7
	.byte	'_Ifx_SRC_CPU',0,2,136,1,25,4,11
	.byte	'SBSRC',0,4
	.word	561
	.byte	2,35,0,0,12
	.word	1192
	.byte	5
	.byte	'Ifx_SRC_CPU',0,2,139,1,3
	.word	1227
	.byte	7
	.byte	'_Ifx_SRC_DAM',0,2,142,1,25,24,13,24
	.word	561
	.byte	14,5,0,11
	.byte	'SR',0,24
	.word	1272
	.byte	2,35,0,0,12
	.word	1253
	.byte	5
	.byte	'Ifx_SRC_DAM',0,2,145,1,3
	.word	1294
	.byte	7
	.byte	'_Ifx_SRC_DMA',0,2,148,1,25,144,2,11
	.byte	'ERR',0,4
	.word	561
	.byte	2,35,0,13,12
	.word	252
	.byte	14,11,0,11
	.byte	'reserved_4',0,12
	.word	1353
	.byte	2,35,4,13,128,2
	.word	561
	.byte	14,63,0,11
	.byte	'CH',0,128,2
	.word	1382
	.byte	2,35,16,0,12
	.word	1320
	.byte	5
	.byte	'Ifx_SRC_DMA',0,2,153,1,3
	.word	1406
	.byte	7
	.byte	'_Ifx_SRC_DSADC',0,2,156,1,25,8,11
	.byte	'SRM',0,4
	.word	561
	.byte	2,35,0,11
	.byte	'SRA',0,4
	.word	561
	.byte	2,35,4,0,12
	.word	1432
	.byte	5
	.byte	'Ifx_SRC_DSADC',0,2,160,1,3
	.word	1480
	.byte	7
	.byte	'_Ifx_SRC_EMEM',0,2,163,1,25,4,11
	.byte	'SR',0,4
	.word	561
	.byte	2,35,0,0,12
	.word	1508
	.byte	5
	.byte	'Ifx_SRC_EMEM',0,2,166,1,3
	.word	1541
	.byte	7
	.byte	'_Ifx_SRC_ERAY',0,2,169,1,25,80,11
	.byte	'INT',0,8
	.word	1041
	.byte	2,35,0,11
	.byte	'TINT',0,8
	.word	1041
	.byte	2,35,8,11
	.byte	'NDAT',0,8
	.word	1041
	.byte	2,35,16,11
	.byte	'MBSC',0,8
	.word	1041
	.byte	2,35,24,11
	.byte	'OBUSY',0,4
	.word	561
	.byte	2,35,32,11
	.byte	'IBUSY',0,4
	.word	561
	.byte	2,35,36,13,40
	.word	252
	.byte	14,39,0,11
	.byte	'reserved_28',0,40
	.word	1673
	.byte	2,35,40,0,12
	.word	1568
	.byte	5
	.byte	'Ifx_SRC_ERAY',0,2,178,1,3
	.word	1704
	.byte	7
	.byte	'_Ifx_SRC_ETH',0,2,181,1,25,4,11
	.byte	'SR',0,4
	.word	561
	.byte	2,35,0,0,12
	.word	1731
	.byte	5
	.byte	'Ifx_SRC_ETH',0,2,184,1,3
	.word	1763
	.byte	7
	.byte	'_Ifx_SRC_FCE',0,2,187,1,25,4,11
	.byte	'SR',0,4
	.word	561
	.byte	2,35,0,0,12
	.word	1789
	.byte	5
	.byte	'Ifx_SRC_FCE',0,2,190,1,3
	.word	1821
	.byte	7
	.byte	'_Ifx_SRC_GPSR',0,2,193,1,25,32,11
	.byte	'SR0',0,4
	.word	561
	.byte	2,35,0,11
	.byte	'SR1',0,4
	.word	561
	.byte	2,35,4,11
	.byte	'SR2',0,4
	.word	561
	.byte	2,35,8,11
	.byte	'SR3',0,4
	.word	561
	.byte	2,35,12,13,16
	.word	252
	.byte	14,15,0,11
	.byte	'reserved_10',0,16
	.word	1919
	.byte	2,35,16,0,12
	.word	1847
	.byte	5
	.byte	'Ifx_SRC_GPSR',0,2,200,1,3
	.word	1950
	.byte	7
	.byte	'_Ifx_SRC_GPT12',0,2,203,1,25,48,11
	.byte	'CIRQ',0,4
	.word	561
	.byte	2,35,0,11
	.byte	'T2',0,4
	.word	561
	.byte	2,35,4,11
	.byte	'T3',0,4
	.word	561
	.byte	2,35,8,11
	.byte	'T4',0,4
	.word	561
	.byte	2,35,12,11
	.byte	'T5',0,4
	.word	561
	.byte	2,35,16,11
	.byte	'T6',0,4
	.word	561
	.byte	2,35,20,13,24
	.word	252
	.byte	14,23,0,11
	.byte	'reserved_18',0,24
	.word	2072
	.byte	2,35,24,0,12
	.word	1977
	.byte	5
	.byte	'Ifx_SRC_GPT12',0,2,212,1,3
	.word	2103
	.byte	7
	.byte	'_Ifx_SRC_GTM',0,2,215,1,25,208,18,11
	.byte	'AEIIRQ',0,4
	.word	561
	.byte	2,35,0,13,12
	.word	561
	.byte	14,2,0,11
	.byte	'ARUIRQ',0,12
	.word	2167
	.byte	2,35,4,13,4
	.word	252
	.byte	14,3,0,11
	.byte	'reserved_10',0,4
	.word	2192
	.byte	2,35,16,11
	.byte	'BRCIRQ',0,4
	.word	561
	.byte	2,35,20,11
	.byte	'CMPIRQ',0,4
	.word	561
	.byte	2,35,24,11
	.byte	'SPEIRQ',0,8
	.word	1041
	.byte	2,35,28,13,8
	.word	252
	.byte	14,7,0,11
	.byte	'reserved_24',0,8
	.word	2270
	.byte	2,35,36,13,32
	.word	561
	.byte	14,7,0,13,32
	.word	2300
	.byte	14,0,0,11
	.byte	'PSM',0,32
	.word	2309
	.byte	2,35,44,13,88
	.word	252
	.byte	14,87,0,11
	.byte	'reserved_4C',0,88
	.word	2331
	.byte	2,35,76,13,108
	.word	561
	.byte	14,26,0,11
	.byte	'DPLL',0,108
	.word	2361
	.byte	3,35,164,1,13,96
	.word	252
	.byte	14,95,0,11
	.byte	'reserved_110',0,96
	.word	2385
	.byte	3,35,144,2,11
	.byte	'ERR',0,4
	.word	561
	.byte	3,35,240,2,11
	.byte	'reserved_174',0,12
	.word	1353
	.byte	3,35,244,2,13,128,1
	.word	2300
	.byte	14,3,0,11
	.byte	'TIM',0,128,1
	.word	2454
	.byte	3,35,128,3,13,128,3
	.word	252
	.byte	14,255,2,0,11
	.byte	'reserved_200',0,128,3
	.word	2479
	.byte	3,35,128,4,11
	.byte	'MCS',0,128,1
	.word	2454
	.byte	3,35,128,7,11
	.byte	'reserved_400',0,128,3
	.word	2479
	.byte	3,35,128,8,13,96
	.word	2300
	.byte	14,2,0,11
	.byte	'TOM',0,96
	.word	2553
	.byte	3,35,128,11,13,160,3
	.word	252
	.byte	14,159,3,0,11
	.byte	'reserved_5E0',0,160,3
	.word	2576
	.byte	3,35,224,11,13,16
	.word	561
	.byte	14,3,0,13,80
	.word	2611
	.byte	14,4,0,11
	.byte	'ATOM',0,80
	.word	2620
	.byte	3,35,128,15,13,176,2
	.word	252
	.byte	14,175,2,0,11
	.byte	'reserved_7D0',0,176,2
	.word	2644
	.byte	3,35,208,15,11
	.byte	'MCSW0',0,16
	.word	2611
	.byte	3,35,128,18,13,48
	.word	252
	.byte	14,47,0,11
	.byte	'reserved_910',0,48
	.word	2695
	.byte	3,35,144,18,11
	.byte	'MCSW1',0,16
	.word	2611
	.byte	3,35,192,18,0,12
	.word	2131
	.byte	5
	.byte	'Ifx_SRC_GTM',0,2,241,1,3
	.word	2744
	.byte	7
	.byte	'_Ifx_SRC_HSCT',0,2,244,1,25,4,11
	.byte	'SR',0,4
	.word	561
	.byte	2,35,0,0,12
	.word	2770
	.byte	5
	.byte	'Ifx_SRC_HSCT',0,2,247,1,3
	.word	2803
	.byte	7
	.byte	'_Ifx_SRC_HSM',0,2,250,1,25,8,11
	.byte	'HSM',0,8
	.word	1041
	.byte	2,35,0,0,12
	.word	2830
	.byte	5
	.byte	'Ifx_SRC_HSM',0,2,253,1,3
	.word	2863
	.byte	7
	.byte	'_Ifx_SRC_HSSL',0,2,128,2,25,16,11
	.byte	'COK',0,4
	.word	561
	.byte	2,35,0,11
	.byte	'RDI',0,4
	.word	561
	.byte	2,35,4,11
	.byte	'ERR',0,4
	.word	561
	.byte	2,35,8,11
	.byte	'TRG',0,4
	.word	561
	.byte	2,35,12,0,12
	.word	2889
	.byte	5
	.byte	'Ifx_SRC_HSSL',0,2,134,2,3
	.word	2962
	.byte	7
	.byte	'_Ifx_SRC_I2C',0,2,137,2,25,80,11
	.byte	'BREQ',0,4
	.word	561
	.byte	2,35,0,11
	.byte	'LBREQ',0,4
	.word	561
	.byte	2,35,4,11
	.byte	'SREQ',0,4
	.word	561
	.byte	2,35,8,11
	.byte	'LSREQ',0,4
	.word	561
	.byte	2,35,12,11
	.byte	'ERR',0,4
	.word	561
	.byte	2,35,16,11
	.byte	'P',0,4
	.word	561
	.byte	2,35,20,13,56
	.word	252
	.byte	14,55,0,11
	.byte	'reserved_18',0,56
	.word	3090
	.byte	2,35,24,0,12
	.word	2989
	.byte	5
	.byte	'Ifx_SRC_I2C',0,2,146,2,3
	.word	3121
	.byte	7
	.byte	'_Ifx_SRC_LMU',0,2,149,2,25,4,11
	.byte	'SR',0,4
	.word	561
	.byte	2,35,0,0,12
	.word	3147
	.byte	5
	.byte	'Ifx_SRC_LMU',0,2,152,2,3
	.word	3179
	.byte	7
	.byte	'_Ifx_SRC_MSC',0,2,155,2,25,20,11
	.byte	'SR0',0,4
	.word	561
	.byte	2,35,0,11
	.byte	'SR1',0,4
	.word	561
	.byte	2,35,4,11
	.byte	'SR2',0,4
	.word	561
	.byte	2,35,8,11
	.byte	'SR3',0,4
	.word	561
	.byte	2,35,12,11
	.byte	'SR4',0,4
	.word	561
	.byte	2,35,16,0,12
	.word	3205
	.byte	5
	.byte	'Ifx_SRC_MSC',0,2,162,2,3
	.word	3290
	.byte	7
	.byte	'_Ifx_SRC_PMU',0,2,165,2,25,4,11
	.byte	'SR',0,4
	.word	561
	.byte	2,35,0,0,12
	.word	3316
	.byte	5
	.byte	'Ifx_SRC_PMU',0,2,168,2,3
	.word	3348
	.byte	7
	.byte	'_Ifx_SRC_PSI5',0,2,171,2,25,32,11
	.byte	'SR',0,32
	.word	2300
	.byte	2,35,0,0,12
	.word	3374
	.byte	5
	.byte	'Ifx_SRC_PSI5',0,2,174,2,3
	.word	3407
	.byte	7
	.byte	'_Ifx_SRC_PSI5S',0,2,177,2,25,32,11
	.byte	'SR',0,32
	.word	2300
	.byte	2,35,0,0,12
	.word	3434
	.byte	5
	.byte	'Ifx_SRC_PSI5S',0,2,180,2,3
	.word	3468
	.byte	7
	.byte	'_Ifx_SRC_QSPI',0,2,183,2,25,24,11
	.byte	'TX',0,4
	.word	561
	.byte	2,35,0,11
	.byte	'RX',0,4
	.word	561
	.byte	2,35,4,11
	.byte	'ERR',0,4
	.word	561
	.byte	2,35,8,11
	.byte	'PT',0,4
	.word	561
	.byte	2,35,12,11
	.byte	'reserved_10',0,4
	.word	2192
	.byte	2,35,16,11
	.byte	'U',0,4
	.word	561
	.byte	2,35,20,0,12
	.word	3496
	.byte	5
	.byte	'Ifx_SRC_QSPI',0,2,191,2,3
	.word	3598
	.byte	7
	.byte	'_Ifx_SRC_SCU',0,2,194,2,25,20,11
	.byte	'DTS',0,4
	.word	561
	.byte	2,35,0,11
	.byte	'ERU',0,16
	.word	2611
	.byte	2,35,4,0,12
	.word	3625
	.byte	5
	.byte	'Ifx_SRC_SCU',0,2,198,2,3
	.word	3671
	.byte	7
	.byte	'_Ifx_SRC_SENT',0,2,201,2,25,40,13,40
	.word	561
	.byte	14,9,0,11
	.byte	'SR',0,40
	.word	3717
	.byte	2,35,0,0,12
	.word	3697
	.byte	5
	.byte	'Ifx_SRC_SENT',0,2,204,2,3
	.word	3739
	.byte	7
	.byte	'_Ifx_SRC_SMU',0,2,207,2,25,12,11
	.byte	'SR',0,12
	.word	2167
	.byte	2,35,0,0,12
	.word	3766
	.byte	5
	.byte	'Ifx_SRC_SMU',0,2,210,2,3
	.word	3798
	.byte	7
	.byte	'_Ifx_SRC_STM',0,2,213,2,25,8,11
	.byte	'SR0',0,4
	.word	561
	.byte	2,35,0,11
	.byte	'SR1',0,4
	.word	561
	.byte	2,35,4,0,12
	.word	3824
	.byte	5
	.byte	'Ifx_SRC_STM',0,2,217,2,3
	.word	3870
	.byte	7
	.byte	'_Ifx_SRC_VADCCG',0,2,220,2,25,16,11
	.byte	'SR0',0,4
	.word	561
	.byte	2,35,0,11
	.byte	'SR1',0,4
	.word	561
	.byte	2,35,4,11
	.byte	'SR2',0,4
	.word	561
	.byte	2,35,8,11
	.byte	'SR3',0,4
	.word	561
	.byte	2,35,12,0,12
	.word	3896
	.byte	5
	.byte	'Ifx_SRC_VADCCG',0,2,226,2,3
	.word	3971
	.byte	7
	.byte	'_Ifx_SRC_VADCG',0,2,229,2,25,16,11
	.byte	'SR0',0,4
	.word	561
	.byte	2,35,0,11
	.byte	'SR1',0,4
	.word	561
	.byte	2,35,4,11
	.byte	'SR2',0,4
	.word	561
	.byte	2,35,8,11
	.byte	'SR3',0,4
	.word	561
	.byte	2,35,12,0,12
	.word	4000
	.byte	5
	.byte	'Ifx_SRC_VADCG',0,2,235,2,3
	.word	4074
	.byte	7
	.byte	'_Ifx_SRC_XBAR',0,2,238,2,25,4,11
	.byte	'SRC',0,4
	.word	561
	.byte	2,35,0,0,12
	.word	4102
	.byte	5
	.byte	'Ifx_SRC_XBAR',0,2,241,2,3
	.word	4136
	.byte	7
	.byte	'_Ifx_SRC_GAGBT',0,2,254,2,25,4,13,4
	.word	644
	.byte	14,0,0,12
	.word	4184
	.byte	11
	.byte	'AGBT',0,4
	.word	4193
	.byte	2,35,0,0,12
	.word	4163
	.byte	5
	.byte	'Ifx_SRC_GAGBT',0,2,129,3,3
	.word	4213
	.byte	7
	.byte	'_Ifx_SRC_GASCLIN',0,2,132,3,25,48,13,48
	.word	702
	.byte	14,3,0,12
	.word	4264
	.byte	11
	.byte	'ASCLIN',0,48
	.word	4273
	.byte	2,35,0,0,12
	.word	4241
	.byte	5
	.byte	'Ifx_SRC_GASCLIN',0,2,135,3,3
	.word	4295
	.byte	7
	.byte	'_Ifx_SRC_GBCU',0,2,138,3,25,4,12
	.word	789
	.byte	11
	.byte	'SPB',0,4
	.word	4345
	.byte	2,35,0,0,12
	.word	4325
	.byte	5
	.byte	'Ifx_SRC_GBCU',0,2,141,3,3
	.word	4364
	.byte	7
	.byte	'_Ifx_SRC_GCAN',0,2,144,3,25,64,13,64
	.word	854
	.byte	14,0,0,12
	.word	4411
	.byte	11
	.byte	'CAN',0,64
	.word	4420
	.byte	2,35,0,0,12
	.word	4391
	.byte	5
	.byte	'Ifx_SRC_GCAN',0,2,147,3,3
	.word	4439
	.byte	7
	.byte	'_Ifx_SRC_GCCU6',0,2,150,3,25,32,13,32
	.word	920
	.byte	14,1,0,12
	.word	4487
	.byte	11
	.byte	'CCU6',0,32
	.word	4496
	.byte	2,35,0,0,12
	.word	4466
	.byte	5
	.byte	'Ifx_SRC_GCCU6',0,2,153,3,3
	.word	4516
	.byte	7
	.byte	'_Ifx_SRC_GCERBERUS',0,2,156,3,25,8,12
	.word	1018
	.byte	11
	.byte	'CERBERUS',0,8
	.word	4569
	.byte	2,35,0,0,12
	.word	4544
	.byte	5
	.byte	'Ifx_SRC_GCERBERUS',0,2,159,3,3
	.word	4593
	.byte	7
	.byte	'_Ifx_SRC_GCIF',0,2,162,3,25,16,13,16
	.word	1093
	.byte	14,0,0,12
	.word	4645
	.byte	11
	.byte	'CIF',0,16
	.word	4654
	.byte	2,35,0,0,12
	.word	4625
	.byte	5
	.byte	'Ifx_SRC_GCIF',0,2,165,3,3
	.word	4673
	.byte	7
	.byte	'_Ifx_SRC_GCPU',0,2,168,3,25,12,13,12
	.word	1192
	.byte	14,2,0,12
	.word	4720
	.byte	11
	.byte	'CPU',0,12
	.word	4729
	.byte	2,35,0,0,12
	.word	4700
	.byte	5
	.byte	'Ifx_SRC_GCPU',0,2,171,3,3
	.word	4748
	.byte	7
	.byte	'_Ifx_SRC_GDAM',0,2,174,3,25,24,13,24
	.word	1253
	.byte	14,0,0,12
	.word	4795
	.byte	11
	.byte	'DAM',0,24
	.word	4804
	.byte	2,35,0,0,12
	.word	4775
	.byte	5
	.byte	'Ifx_SRC_GDAM',0,2,177,3,3
	.word	4823
	.byte	7
	.byte	'_Ifx_SRC_GDMA',0,2,180,3,25,144,2,13,144,2
	.word	1320
	.byte	14,0,0,12
	.word	4871
	.byte	11
	.byte	'DMA',0,144,2
	.word	4881
	.byte	2,35,0,0,12
	.word	4850
	.byte	5
	.byte	'Ifx_SRC_GDMA',0,2,183,3,3
	.word	4901
	.byte	7
	.byte	'_Ifx_SRC_GDSADC',0,2,186,3,25,48,13,48
	.word	1432
	.byte	14,5,0,12
	.word	4950
	.byte	11
	.byte	'DSADC',0,48
	.word	4959
	.byte	2,35,0,0,12
	.word	4928
	.byte	5
	.byte	'Ifx_SRC_GDSADC',0,2,189,3,3
	.word	4980
	.byte	7
	.byte	'_Ifx_SRC_GEMEM',0,2,192,3,25,4,13,4
	.word	1508
	.byte	14,0,0,12
	.word	5030
	.byte	11
	.byte	'EMEM',0,4
	.word	5039
	.byte	2,35,0,0,12
	.word	5009
	.byte	5
	.byte	'Ifx_SRC_GEMEM',0,2,195,3,3
	.word	5059
	.byte	7
	.byte	'_Ifx_SRC_GERAY',0,2,198,3,25,80,13,80
	.word	1568
	.byte	14,0,0,12
	.word	5108
	.byte	11
	.byte	'ERAY',0,80
	.word	5117
	.byte	2,35,0,0,12
	.word	5087
	.byte	5
	.byte	'Ifx_SRC_GERAY',0,2,201,3,3
	.word	5137
	.byte	7
	.byte	'_Ifx_SRC_GETH',0,2,204,3,25,4,13,4
	.word	1731
	.byte	14,0,0,12
	.word	5185
	.byte	11
	.byte	'ETH',0,4
	.word	5194
	.byte	2,35,0,0,12
	.word	5165
	.byte	5
	.byte	'Ifx_SRC_GETH',0,2,207,3,3
	.word	5213
	.byte	7
	.byte	'_Ifx_SRC_GFCE',0,2,210,3,25,4,13,4
	.word	1789
	.byte	14,0,0,12
	.word	5260
	.byte	11
	.byte	'FCE',0,4
	.word	5269
	.byte	2,35,0,0,12
	.word	5240
	.byte	5
	.byte	'Ifx_SRC_GFCE',0,2,213,3,3
	.word	5288
	.byte	7
	.byte	'_Ifx_SRC_GGPSR',0,2,216,3,25,96,13,96
	.word	1847
	.byte	14,2,0,12
	.word	5336
	.byte	11
	.byte	'GPSR',0,96
	.word	5345
	.byte	2,35,0,0,12
	.word	5315
	.byte	5
	.byte	'Ifx_SRC_GGPSR',0,2,219,3,3
	.word	5365
	.byte	7
	.byte	'_Ifx_SRC_GGPT12',0,2,222,3,25,48,13,48
	.word	1977
	.byte	14,0,0,12
	.word	5415
	.byte	11
	.byte	'GPT12',0,48
	.word	5424
	.byte	2,35,0,0,12
	.word	5393
	.byte	5
	.byte	'Ifx_SRC_GGPT12',0,2,225,3,3
	.word	5445
	.byte	7
	.byte	'_Ifx_SRC_GGTM',0,2,228,3,25,208,18,13,208,18
	.word	2131
	.byte	14,0,0,12
	.word	5495
	.byte	11
	.byte	'GTM',0,208,18
	.word	5505
	.byte	2,35,0,0,12
	.word	5474
	.byte	5
	.byte	'Ifx_SRC_GGTM',0,2,231,3,3
	.word	5525
	.byte	7
	.byte	'_Ifx_SRC_GHSCT',0,2,234,3,25,4,13,4
	.word	2770
	.byte	14,0,0,12
	.word	5573
	.byte	11
	.byte	'HSCT',0,4
	.word	5582
	.byte	2,35,0,0,12
	.word	5552
	.byte	5
	.byte	'Ifx_SRC_GHSCT',0,2,237,3,3
	.word	5602
	.byte	7
	.byte	'_Ifx_SRC_GHSM',0,2,240,3,25,8,13,8
	.word	2830
	.byte	14,0,0,12
	.word	5650
	.byte	11
	.byte	'HSM',0,8
	.word	5659
	.byte	2,35,0,0,12
	.word	5630
	.byte	5
	.byte	'Ifx_SRC_GHSM',0,2,243,3,3
	.word	5678
	.byte	7
	.byte	'_Ifx_SRC_GHSSL',0,2,246,3,25,68,13,64
	.word	2889
	.byte	14,3,0,12
	.word	5726
	.byte	11
	.byte	'HSSL',0,64
	.word	5735
	.byte	2,35,0,11
	.byte	'EXI',0,4
	.word	561
	.byte	2,35,64,0,12
	.word	5705
	.byte	5
	.byte	'Ifx_SRC_GHSSL',0,2,250,3,3
	.word	5768
	.byte	7
	.byte	'_Ifx_SRC_GI2C',0,2,253,3,25,80,13,80
	.word	2989
	.byte	14,0,0,12
	.word	5816
	.byte	11
	.byte	'I2C',0,80
	.word	5825
	.byte	2,35,0,0,12
	.word	5796
	.byte	5
	.byte	'Ifx_SRC_GI2C',0,2,128,4,3
	.word	5844
	.byte	7
	.byte	'_Ifx_SRC_GLMU',0,2,131,4,25,4,13,4
	.word	3147
	.byte	14,0,0,12
	.word	5891
	.byte	11
	.byte	'LMU',0,4
	.word	5900
	.byte	2,35,0,0,12
	.word	5871
	.byte	5
	.byte	'Ifx_SRC_GLMU',0,2,134,4,3
	.word	5919
	.byte	7
	.byte	'_Ifx_SRC_GMSC',0,2,137,4,25,40,13,40
	.word	3205
	.byte	14,1,0,12
	.word	5966
	.byte	11
	.byte	'MSC',0,40
	.word	5975
	.byte	2,35,0,0,12
	.word	5946
	.byte	5
	.byte	'Ifx_SRC_GMSC',0,2,140,4,3
	.word	5994
	.byte	7
	.byte	'_Ifx_SRC_GPMU',0,2,143,4,25,8,13,8
	.word	3316
	.byte	14,1,0,12
	.word	6041
	.byte	11
	.byte	'PMU',0,8
	.word	6050
	.byte	2,35,0,0,12
	.word	6021
	.byte	5
	.byte	'Ifx_SRC_GPMU',0,2,146,4,3
	.word	6069
	.byte	7
	.byte	'_Ifx_SRC_GPSI5',0,2,149,4,25,32,13,32
	.word	3374
	.byte	14,0,0,12
	.word	6117
	.byte	11
	.byte	'PSI5',0,32
	.word	6126
	.byte	2,35,0,0,12
	.word	6096
	.byte	5
	.byte	'Ifx_SRC_GPSI5',0,2,152,4,3
	.word	6146
	.byte	7
	.byte	'_Ifx_SRC_GPSI5S',0,2,155,4,25,32,13,32
	.word	3434
	.byte	14,0,0,12
	.word	6196
	.byte	11
	.byte	'PSI5S',0,32
	.word	6205
	.byte	2,35,0,0,12
	.word	6174
	.byte	5
	.byte	'Ifx_SRC_GPSI5S',0,2,158,4,3
	.word	6226
	.byte	7
	.byte	'_Ifx_SRC_GQSPI',0,2,161,4,25,96,13,96
	.word	3496
	.byte	14,3,0,12
	.word	6276
	.byte	11
	.byte	'QSPI',0,96
	.word	6285
	.byte	2,35,0,0,12
	.word	6255
	.byte	5
	.byte	'Ifx_SRC_GQSPI',0,2,164,4,3
	.word	6305
	.byte	7
	.byte	'_Ifx_SRC_GSCU',0,2,167,4,25,20,12
	.word	3625
	.byte	11
	.byte	'SCU',0,20
	.word	6353
	.byte	2,35,0,0,12
	.word	6333
	.byte	5
	.byte	'Ifx_SRC_GSCU',0,2,170,4,3
	.word	6372
	.byte	7
	.byte	'_Ifx_SRC_GSENT',0,2,173,4,25,40,13,40
	.word	3697
	.byte	14,0,0,12
	.word	6420
	.byte	11
	.byte	'SENT',0,40
	.word	6429
	.byte	2,35,0,0,12
	.word	6399
	.byte	5
	.byte	'Ifx_SRC_GSENT',0,2,176,4,3
	.word	6449
	.byte	7
	.byte	'_Ifx_SRC_GSMU',0,2,179,4,25,12,13,12
	.word	3766
	.byte	14,0,0,12
	.word	6497
	.byte	11
	.byte	'SMU',0,12
	.word	6506
	.byte	2,35,0,0,12
	.word	6477
	.byte	5
	.byte	'Ifx_SRC_GSMU',0,2,182,4,3
	.word	6525
	.byte	7
	.byte	'_Ifx_SRC_GSTM',0,2,185,4,25,24,13,24
	.word	3824
	.byte	14,2,0,12
	.word	6572
	.byte	11
	.byte	'STM',0,24
	.word	6581
	.byte	2,35,0,0,12
	.word	6552
	.byte	5
	.byte	'Ifx_SRC_GSTM',0,2,188,4,3
	.word	6600
	.byte	7
	.byte	'_Ifx_SRC_GVADC',0,2,191,4,25,192,2,13,128,1
	.word	4000
	.byte	14,7,0,12
	.word	6649
	.byte	11
	.byte	'G',0,128,1
	.word	6659
	.byte	2,35,0,13,160,1
	.word	252
	.byte	14,159,1,0,11
	.byte	'reserved_80',0,160,1
	.word	6676
	.byte	3,35,128,1,13,32
	.word	3896
	.byte	14,1,0,12
	.word	6710
	.byte	11
	.byte	'CG',0,32
	.word	6719
	.byte	3,35,160,2,0,12
	.word	6627
	.byte	5
	.byte	'Ifx_SRC_GVADC',0,2,196,4,3
	.word	6738
	.byte	7
	.byte	'_Ifx_SRC_GXBAR',0,2,199,4,25,4,12
	.word	4102
	.byte	11
	.byte	'XBAR',0,4
	.word	6787
	.byte	2,35,0,0,12
	.word	6766
	.byte	5
	.byte	'Ifx_SRC_GXBAR',0,2,202,4,3
	.word	6807
	.byte	5
	.byte	'uint8',0,3,90,29
	.word	252
	.byte	8
	.byte	'unsigned short int',0,2,7,5
	.byte	'uint16',0,3,92,29
	.word	6849
	.byte	0
	.sdecl	'.debug_abbrev',debug
	.sect	'.debug_abbrev'
.L58:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,16,6,0,0,2,46,0,3,8,54,15,39,12,63,12,60,12,0,0,3,59,0,3,8,0,0,4
	.byte	15,0,73,19,0,0,5,22,0,3,8,58,15,59,15,57,15,73,19,0,0,6,21,0,54,15,0,0,7,19,1,3,8,58,15,59,15,57,15,11
	.byte	15,0,0,8,36,0,3,8,11,15,62,15,0,0,9,13,0,3,8,11,15,73,19,13,15,12,15,56,9,0,0,10,23,1,58,15,59,15,57,15
	.byte	11,15,0,0,11,13,0,3,8,11,15,73,19,56,9,0,0,12,53,0,73,19,0,0,13,1,1,11,15,73,19,0,0,14,33,0,47,15,0,0
	.byte	0
	.sdecl	'.debug_line',debug
	.sect	'.debug_line'
.L59:
	.word	.L223-.L222
.L222:
	.half	3
	.word	.L225-.L224
.L224:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1
	.byte	'C:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\BSW\\mcal_base\\general\\tricore\\inc\\TC27xC',0
	.byte	'C:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\BSW\\mcal_base\\general\\tricore\\inc',0,0
	.byte	'..\\BSW\\mcal_base\\irq_infineon_tricore\\ssc\\src\\Irq.c',0,0,0,0
	.byte	'IfxSrc_regdef.h',0,1,0,0
	.byte	'Platform_Types.h',0,2,0,0,0
.L225:
.L223:
	.sdecl	'.debug_info',debug,cluster('IrqAscLin_Init')
	.sect	'.debug_info'
.L60:
	.word	209
	.half	3
	.word	.L61
	.byte	4,1
	.byte	'..\\BSW\\mcal_base\\irq_infineon_tricore\\ssc\\src\\Irq.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'C:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\Debug\\',0,1,1
	.word	.L63,.L62
	.byte	2
	.word	.L56
	.byte	3
	.byte	'IrqAscLin_Init',0,1,243,10,6,1,1,1
	.word	.L15,.L195,.L14
	.byte	4
	.word	.L15,.L195
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('IrqAscLin_Init')
	.sect	'.debug_abbrev'
.L61:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('IrqAscLin_Init')
	.sect	'.debug_line'
.L62:
	.word	.L227-.L226
.L226:
	.half	3
	.word	.L229-.L228
.L228:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\BSW\\mcal_base\\irq_infineon_tricore\\ssc\\src\\Irq.c',0,0,0,0,0
.L229:
	.byte	5,1,7,0,5,2
	.word	.L15
	.byte	3,144,11,1,7,9
	.half	.L64-.L15
	.byte	0,1,1
.L227:
	.sdecl	'.debug_ranges',debug,cluster('IrqAscLin_Init')
	.sect	'.debug_ranges'
.L63:
	.word	-1,.L15,0,.L64-.L15,0,0
	.sdecl	'.debug_info',debug,cluster('IrqCcu6_Init')
	.sect	'.debug_info'
.L65:
	.word	207
	.half	3
	.word	.L66
	.byte	4,1
	.byte	'..\\BSW\\mcal_base\\irq_infineon_tricore\\ssc\\src\\Irq.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'C:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\Debug\\',0,1,1
	.word	.L68,.L67
	.byte	2
	.word	.L56
	.byte	3
	.byte	'IrqCcu6_Init',0,1,167,11,6,1,1,1
	.word	.L17,.L196,.L16
	.byte	4
	.word	.L17,.L196
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('IrqCcu6_Init')
	.sect	'.debug_abbrev'
.L66:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('IrqCcu6_Init')
	.sect	'.debug_line'
.L67:
	.word	.L231-.L230
.L230:
	.half	3
	.word	.L233-.L232
.L232:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\BSW\\mcal_base\\irq_infineon_tricore\\ssc\\src\\Irq.c',0,0,0,0,0
.L233:
	.byte	5,1,7,0,5,2
	.word	.L17
	.byte	3,185,11,1,7,9
	.half	.L69-.L17
	.byte	0,1,1
.L231:
	.sdecl	'.debug_ranges',debug,cluster('IrqCcu6_Init')
	.sect	'.debug_ranges'
.L68:
	.word	-1,.L17,0,.L69-.L17,0,0
	.sdecl	'.debug_info',debug,cluster('IrqCan_Init')
	.sect	'.debug_info'
.L70:
	.word	206
	.half	3
	.word	.L71
	.byte	4,1
	.byte	'..\\BSW\\mcal_base\\irq_infineon_tricore\\ssc\\src\\Irq.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'C:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\Debug\\',0,1,1
	.word	.L73,.L72
	.byte	2
	.word	.L56
	.byte	3
	.byte	'IrqCan_Init',0,1,227,14,6,1,1,1
	.word	.L23,.L197,.L22
	.byte	4
	.word	.L23,.L197
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('IrqCan_Init')
	.sect	'.debug_abbrev'
.L71:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('IrqCan_Init')
	.sect	'.debug_line'
.L72:
	.word	.L235-.L234
.L234:
	.half	3
	.word	.L237-.L236
.L236:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\BSW\\mcal_base\\irq_infineon_tricore\\ssc\\src\\Irq.c',0,0,0,0,0
.L237:
	.byte	5,2,7,0,5,2
	.word	.L23
	.byte	3,200,15,1,7,9
	.half	.L74-.L23
	.byte	0,1,1
.L235:
	.sdecl	'.debug_ranges',debug,cluster('IrqCan_Init')
	.sect	'.debug_ranges'
.L73:
	.word	-1,.L23,0,.L74-.L23,0,0
	.sdecl	'.debug_info',debug,cluster('IrqHsm_Init')
	.sect	'.debug_info'
.L75:
	.word	206
	.half	3
	.word	.L76
	.byte	4,1
	.byte	'..\\BSW\\mcal_base\\irq_infineon_tricore\\ssc\\src\\Irq.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'C:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\Debug\\',0,1,1
	.word	.L78,.L77
	.byte	2
	.word	.L56
	.byte	3
	.byte	'IrqHsm_Init',0,1,222,15,6,1,1,1
	.word	.L25,.L198,.L24
	.byte	4
	.word	.L25,.L198
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('IrqHsm_Init')
	.sect	'.debug_abbrev'
.L76:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('IrqHsm_Init')
	.sect	'.debug_line'
.L77:
	.word	.L239-.L238
.L238:
	.half	3
	.word	.L241-.L240
.L240:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\BSW\\mcal_base\\irq_infineon_tricore\\ssc\\src\\Irq.c',0,0,0,0,0
.L241:
	.byte	5,13,7,0,5,2
	.word	.L25
	.byte	3,226,15,1,5,17,9
	.half	.L242-.L25
	.byte	1,5,13,9
	.half	.L243-.L242
	.byte	3,4,1,5,17,9
	.half	.L244-.L243
	.byte	1,5,1,9
	.half	.L245-.L244
	.byte	3,2,1,7,9
	.half	.L79-.L245
	.byte	0,1,1
.L239:
	.sdecl	'.debug_ranges',debug,cluster('IrqHsm_Init')
	.sect	'.debug_ranges'
.L78:
	.word	-1,.L25,0,.L79-.L25,0,0
	.sdecl	'.debug_info',debug,cluster('IrqGpt_Init')
	.sect	'.debug_info'
.L80:
	.word	206
	.half	3
	.word	.L81
	.byte	4,1
	.byte	'..\\BSW\\mcal_base\\irq_infineon_tricore\\ssc\\src\\Irq.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'C:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\Debug\\',0,1,1
	.word	.L83,.L82
	.byte	2
	.word	.L56
	.byte	3
	.byte	'IrqGpt_Init',0,1,207,11,6,1,1,1
	.word	.L19,.L199,.L18
	.byte	4
	.word	.L19,.L199
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('IrqGpt_Init')
	.sect	'.debug_abbrev'
.L81:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('IrqGpt_Init')
	.sect	'.debug_line'
.L82:
	.word	.L247-.L246
.L246:
	.half	3
	.word	.L249-.L248
.L248:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\BSW\\mcal_base\\irq_infineon_tricore\\ssc\\src\\Irq.c',0,0,0,0,0
.L249:
	.byte	5,17,7,0,5,2
	.word	.L19
	.byte	3,211,11,1,5,20,9
	.half	.L250-.L19
	.byte	1,5,15,9
	.half	.L251-.L250
	.byte	3,1,1,5,20,9
	.half	.L252-.L251
	.byte	1,5,15,9
	.half	.L253-.L252
	.byte	3,1,1,5,20,9
	.half	.L254-.L253
	.byte	1,5,15,9
	.half	.L255-.L254
	.byte	3,1,1,5,20,9
	.half	.L256-.L255
	.byte	1,5,15,9
	.half	.L257-.L256
	.byte	3,1,1,5,20,9
	.half	.L258-.L257
	.byte	1,5,15,9
	.half	.L259-.L258
	.byte	3,1,1,5,20,9
	.half	.L260-.L259
	.byte	1,5,1,9
	.half	.L261-.L260
	.byte	3,4,1,7,9
	.half	.L84-.L261
	.byte	0,1,1
.L247:
	.sdecl	'.debug_ranges',debug,cluster('IrqGpt_Init')
	.sect	'.debug_ranges'
.L83:
	.word	-1,.L19,0,.L84-.L19,0,0
	.sdecl	'.debug_info',debug,cluster('IrqGtm_Init')
	.sect	'.debug_info'
.L85:
	.word	206
	.half	3
	.word	.L86
	.byte	4,1
	.byte	'..\\BSW\\mcal_base\\irq_infineon_tricore\\ssc\\src\\Irq.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'C:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\Debug\\',0,1,1
	.word	.L88,.L87
	.byte	2
	.word	.L56
	.byte	3
	.byte	'IrqGtm_Init',0,1,241,11,6,1,1,1
	.word	.L21,.L200,.L20
	.byte	4
	.word	.L21,.L200
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('IrqGtm_Init')
	.sect	'.debug_abbrev'
.L86:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('IrqGtm_Init')
	.sect	'.debug_line'
.L87:
	.word	.L263-.L262
.L262:
	.half	3
	.word	.L265-.L264
.L264:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\BSW\\mcal_base\\irq_infineon_tricore\\ssc\\src\\Irq.c',0,0,0,0,0
.L265:
	.byte	5,16,7,0,5,2
	.word	.L21
	.byte	3,245,11,1,5,20,9
	.half	.L266-.L21
	.byte	1,5,17,9
	.half	.L267-.L266
	.byte	3,4,1,5,20,9
	.half	.L268-.L267
	.byte	1,5,17,9
	.half	.L269-.L268
	.byte	3,1,1,5,20,9
	.half	.L270-.L269
	.byte	1,5,17,9
	.half	.L271-.L270
	.byte	3,1,1,5,20,9
	.half	.L272-.L271
	.byte	1,5,16,9
	.half	.L273-.L272
	.byte	3,4,1,5,20,9
	.half	.L274-.L273
	.byte	1,5,16,9
	.half	.L275-.L274
	.byte	3,4,1,5,20,9
	.half	.L276-.L275
	.byte	1,5,17,9
	.half	.L277-.L276
	.byte	3,6,1,5,20,9
	.half	.L278-.L277
	.byte	1,5,17,9
	.half	.L279-.L278
	.byte	3,4,1,5,20,9
	.half	.L280-.L279
	.byte	1,5,15,9
	.half	.L281-.L280
	.byte	3,14,1,5,20,9
	.half	.L282-.L281
	.byte	1,5,15,9
	.half	.L283-.L282
	.byte	3,1,1,5,20,9
	.half	.L284-.L283
	.byte	1,5,15,9
	.half	.L285-.L284
	.byte	3,1,1,5,20,9
	.half	.L286-.L285
	.byte	1,5,15,9
	.half	.L287-.L286
	.byte	3,1,1,5,20,9
	.half	.L288-.L287
	.byte	1,5,15,9
	.half	.L289-.L288
	.byte	3,1,1,5,20,9
	.half	.L290-.L289
	.byte	1,5,15,9
	.half	.L291-.L290
	.byte	3,1,1,5,20,9
	.half	.L292-.L291
	.byte	1,5,15,9
	.half	.L293-.L292
	.byte	3,1,1,5,20,9
	.half	.L294-.L293
	.byte	1,5,15,9
	.half	.L295-.L294
	.byte	3,1,1,5,20,9
	.half	.L296-.L295
	.byte	1,5,15,9
	.half	.L297-.L296
	.byte	3,15,1,5,20,9
	.half	.L298-.L297
	.byte	1,5,15,9
	.half	.L299-.L298
	.byte	3,1,1,5,20,9
	.half	.L300-.L299
	.byte	1,5,15,9
	.half	.L301-.L300
	.byte	3,1,1,5,20,9
	.half	.L302-.L301
	.byte	1,5,15,9
	.half	.L303-.L302
	.byte	3,1,1,5,20,9
	.half	.L304-.L303
	.byte	1,5,15,9
	.half	.L305-.L304
	.byte	3,1,1,5,20,9
	.half	.L306-.L305
	.byte	1,5,15,9
	.half	.L307-.L306
	.byte	3,1,1,5,20,9
	.half	.L308-.L307
	.byte	1,5,15,9
	.half	.L309-.L308
	.byte	3,1,1,5,20,9
	.half	.L310-.L309
	.byte	1,5,15,9
	.half	.L311-.L310
	.byte	3,1,1,5,20,9
	.half	.L312-.L311
	.byte	1,5,15,9
	.half	.L313-.L312
	.byte	3,1,1,5,20,9
	.half	.L314-.L313
	.byte	1,5,15,9
	.half	.L315-.L314
	.byte	3,1,1,5,20,9
	.half	.L316-.L315
	.byte	1,5,16,9
	.half	.L317-.L316
	.byte	3,1,1,5,20,9
	.half	.L318-.L317
	.byte	1,5,16,9
	.half	.L319-.L318
	.byte	3,1,1,5,20,9
	.half	.L320-.L319
	.byte	1,5,16,9
	.half	.L321-.L320
	.byte	3,1,1,5,20,9
	.half	.L322-.L321
	.byte	1,5,16,9
	.half	.L323-.L322
	.byte	3,1,1,5,20,9
	.half	.L324-.L323
	.byte	1,5,16,9
	.half	.L325-.L324
	.byte	3,1,1,5,20,9
	.half	.L326-.L325
	.byte	1,5,16,9
	.half	.L327-.L326
	.byte	3,1,1,5,20,9
	.half	.L328-.L327
	.byte	1,5,16,9
	.half	.L329-.L328
	.byte	3,1,1,5,20,9
	.half	.L330-.L329
	.byte	1,5,16,9
	.half	.L331-.L330
	.byte	3,1,1,5,20,9
	.half	.L332-.L331
	.byte	1,5,16,9
	.half	.L333-.L332
	.byte	3,1,1,5,20,9
	.half	.L334-.L333
	.byte	1,5,16,9
	.half	.L335-.L334
	.byte	3,1,1,5,20,9
	.half	.L336-.L335
	.byte	1,5,16,9
	.half	.L337-.L336
	.byte	3,1,1,5,20,9
	.half	.L338-.L337
	.byte	1,5,16,9
	.half	.L339-.L338
	.byte	3,1,1,5,20,9
	.half	.L340-.L339
	.byte	1,5,16,9
	.half	.L341-.L340
	.byte	3,1,1,5,20,9
	.half	.L342-.L341
	.byte	1,5,16,9
	.half	.L343-.L342
	.byte	3,1,1,5,20,9
	.half	.L344-.L343
	.byte	1,5,16,9
	.half	.L345-.L344
	.byte	3,1,1,5,20,9
	.half	.L346-.L345
	.byte	1,5,16,9
	.half	.L347-.L346
	.byte	3,1,1,5,20,9
	.half	.L348-.L347
	.byte	1,5,16,9
	.half	.L349-.L348
	.byte	3,1,1,5,20,9
	.half	.L350-.L349
	.byte	1,5,13,9
	.half	.L351-.L350
	.byte	3,4,1,5,18,9
	.half	.L352-.L351
	.byte	1,5,15,9
	.half	.L353-.L352
	.byte	3,4,1,5,20,9
	.half	.L354-.L353
	.byte	1,5,15,9
	.half	.L355-.L354
	.byte	3,1,1,5,20,9
	.half	.L356-.L355
	.byte	1,5,15,9
	.half	.L357-.L356
	.byte	3,1,1,5,20,9
	.half	.L358-.L357
	.byte	1,5,15,9
	.half	.L359-.L358
	.byte	3,1,1,5,20,9
	.half	.L360-.L359
	.byte	1,5,15,9
	.half	.L361-.L360
	.byte	3,1,1,5,20,9
	.half	.L362-.L361
	.byte	1,5,15,9
	.half	.L363-.L362
	.byte	3,1,1,5,20,9
	.half	.L364-.L363
	.byte	1,5,15,9
	.half	.L365-.L364
	.byte	3,1,1,5,20,9
	.half	.L366-.L365
	.byte	1,5,15,9
	.half	.L367-.L366
	.byte	3,1,1,5,20,9
	.half	.L368-.L367
	.byte	1,5,15,9
	.half	.L369-.L368
	.byte	3,4,1,5,20,9
	.half	.L370-.L369
	.byte	1,5,15,9
	.half	.L371-.L370
	.byte	3,1,1,5,20,9
	.half	.L372-.L371
	.byte	1,5,15,9
	.half	.L373-.L372
	.byte	3,1,1,5,20,9
	.half	.L374-.L373
	.byte	1,5,15,9
	.half	.L375-.L374
	.byte	3,1,1,5,20,9
	.half	.L376-.L375
	.byte	1,5,15,9
	.half	.L377-.L376
	.byte	3,1,1,5,20,9
	.half	.L378-.L377
	.byte	1,5,15,9
	.half	.L379-.L378
	.byte	3,1,1,5,20,9
	.half	.L380-.L379
	.byte	1,5,15,9
	.half	.L381-.L380
	.byte	3,1,1,5,20,9
	.half	.L382-.L381
	.byte	1,5,15,9
	.half	.L383-.L382
	.byte	3,1,1,5,20,9
	.half	.L384-.L383
	.byte	1,5,15,9
	.half	.L385-.L384
	.byte	3,4,1,5,20,9
	.half	.L386-.L385
	.byte	1,5,15,9
	.half	.L387-.L386
	.byte	3,1,1,5,20,9
	.half	.L388-.L387
	.byte	1,5,15,9
	.half	.L389-.L388
	.byte	3,1,1,5,20,9
	.half	.L390-.L389
	.byte	1,5,15,9
	.half	.L391-.L390
	.byte	3,1,1,5,20,9
	.half	.L392-.L391
	.byte	1,5,15,9
	.half	.L393-.L392
	.byte	3,1,1,5,20,9
	.half	.L394-.L393
	.byte	1,5,15,9
	.half	.L395-.L394
	.byte	3,1,1,5,20,9
	.half	.L396-.L395
	.byte	1,5,15,9
	.half	.L397-.L396
	.byte	3,1,1,5,20,9
	.half	.L398-.L397
	.byte	1,5,15,9
	.half	.L399-.L398
	.byte	3,1,1,5,20,9
	.half	.L400-.L399
	.byte	1,5,15,9
	.half	.L401-.L400
	.byte	3,4,1,5,20,9
	.half	.L402-.L401
	.byte	1,5,15,9
	.half	.L403-.L402
	.byte	3,1,1,5,20,9
	.half	.L404-.L403
	.byte	1,5,15,9
	.half	.L405-.L404
	.byte	3,1,1,5,20,9
	.half	.L406-.L405
	.byte	1,5,15,9
	.half	.L407-.L406
	.byte	3,1,1,5,20,9
	.half	.L408-.L407
	.byte	1,5,15,9
	.half	.L409-.L408
	.byte	3,1,1,5,20,9
	.half	.L410-.L409
	.byte	1,5,15,9
	.half	.L411-.L410
	.byte	3,1,1,5,20,9
	.half	.L412-.L411
	.byte	1,5,15,9
	.half	.L413-.L412
	.byte	3,1,1,5,20,9
	.half	.L414-.L413
	.byte	1,5,15,9
	.half	.L415-.L414
	.byte	3,1,1,5,20,9
	.half	.L416-.L415
	.byte	1,5,15,9
	.half	.L417-.L416
	.byte	3,26,1,5,20,9
	.half	.L418-.L417
	.byte	1,5,15,9
	.half	.L419-.L418
	.byte	3,1,1,5,20,9
	.half	.L420-.L419
	.byte	1,5,15,9
	.half	.L421-.L420
	.byte	3,1,1,5,20,9
	.half	.L422-.L421
	.byte	1,5,15,9
	.half	.L423-.L422
	.byte	3,1,1,5,20,9
	.half	.L424-.L423
	.byte	1,5,15,9
	.half	.L425-.L424
	.byte	3,1,1,5,20,9
	.half	.L426-.L425
	.byte	1,5,15,9
	.half	.L427-.L426
	.byte	3,1,1,5,20,9
	.half	.L428-.L427
	.byte	1,5,15,9
	.half	.L429-.L428
	.byte	3,1,1,5,20,9
	.half	.L430-.L429
	.byte	1,5,15,9
	.half	.L431-.L430
	.byte	3,1,1,5,20,9
	.half	.L432-.L431
	.byte	1,5,15,9
	.half	.L433-.L432
	.byte	3,4,1,5,20,9
	.half	.L434-.L433
	.byte	1,5,15,9
	.half	.L435-.L434
	.byte	3,1,1,5,20,9
	.half	.L436-.L435
	.byte	1,5,15,9
	.half	.L437-.L436
	.byte	3,1,1,5,20,9
	.half	.L438-.L437
	.byte	1,5,15,9
	.half	.L439-.L438
	.byte	3,1,1,5,20,9
	.half	.L440-.L439
	.byte	1,5,15,9
	.half	.L441-.L440
	.byte	3,1,1,5,20,9
	.half	.L442-.L441
	.byte	1,5,15,9
	.half	.L443-.L442
	.byte	3,1,1,5,20,9
	.half	.L444-.L443
	.byte	1,5,15,9
	.half	.L445-.L444
	.byte	3,1,1,5,20,9
	.half	.L446-.L445
	.byte	1,5,15,9
	.half	.L447-.L446
	.byte	3,1,1,5,20,9
	.half	.L448-.L447
	.byte	1,5,15,9
	.half	.L449-.L448
	.byte	3,4,1,5,20,9
	.half	.L450-.L449
	.byte	1,5,15,9
	.half	.L451-.L450
	.byte	3,1,1,5,20,9
	.half	.L452-.L451
	.byte	1,5,15,9
	.half	.L453-.L452
	.byte	3,1,1,5,20,9
	.half	.L454-.L453
	.byte	1,5,15,9
	.half	.L455-.L454
	.byte	3,1,1,5,20,9
	.half	.L456-.L455
	.byte	1,5,15,9
	.half	.L457-.L456
	.byte	3,1,1,5,20,9
	.half	.L458-.L457
	.byte	1,5,15,9
	.half	.L459-.L458
	.byte	3,1,1,5,20,9
	.half	.L460-.L459
	.byte	1,5,15,9
	.half	.L461-.L460
	.byte	3,1,1,5,20,9
	.half	.L462-.L461
	.byte	1,5,15,9
	.half	.L463-.L462
	.byte	3,1,1,5,20,9
	.half	.L464-.L463
	.byte	1,5,15,9
	.half	.L465-.L464
	.byte	3,4,1,5,20,9
	.half	.L466-.L465
	.byte	1,5,15,9
	.half	.L467-.L466
	.byte	3,1,1,5,20,9
	.half	.L468-.L467
	.byte	1,5,15,9
	.half	.L469-.L468
	.byte	3,1,1,5,20,9
	.half	.L470-.L469
	.byte	1,5,15,9
	.half	.L471-.L470
	.byte	3,1,1,5,20,9
	.half	.L472-.L471
	.byte	1,5,15,9
	.half	.L473-.L472
	.byte	3,1,1,5,20,9
	.half	.L474-.L473
	.byte	1,5,15,9
	.half	.L475-.L474
	.byte	3,1,1,5,20,9
	.half	.L476-.L475
	.byte	1,5,15,9
	.half	.L477-.L476
	.byte	3,1,1,5,20,9
	.half	.L478-.L477
	.byte	1,5,15,9
	.half	.L479-.L478
	.byte	3,1,1,5,20,9
	.half	.L480-.L479
	.byte	1,5,15,9
	.half	.L481-.L480
	.byte	3,26,1,5,20,9
	.half	.L482-.L481
	.byte	1,5,15,9
	.half	.L483-.L482
	.byte	3,1,1,5,20,9
	.half	.L484-.L483
	.byte	1,5,15,9
	.half	.L485-.L484
	.byte	3,1,1,5,20,9
	.half	.L486-.L485
	.byte	1,5,15,9
	.half	.L487-.L486
	.byte	3,1,1,5,20,9
	.half	.L488-.L487
	.byte	1,5,15,9
	.half	.L489-.L488
	.byte	3,1,1,5,20,9
	.half	.L490-.L489
	.byte	1,5,15,9
	.half	.L491-.L490
	.byte	3,1,1,5,20,9
	.half	.L492-.L491
	.byte	1,5,15,9
	.half	.L493-.L492
	.byte	3,1,1,5,20,9
	.half	.L494-.L493
	.byte	1,5,15,9
	.half	.L495-.L494
	.byte	3,1,1,5,20,9
	.half	.L496-.L495
	.byte	1,5,15,9
	.half	.L497-.L496
	.byte	3,4,1,5,20,9
	.half	.L498-.L497
	.byte	1,5,15,9
	.half	.L499-.L498
	.byte	3,1,1,5,20,9
	.half	.L500-.L499
	.byte	1,5,15,9
	.half	.L501-.L500
	.byte	3,1,1,5,20,9
	.half	.L502-.L501
	.byte	1,5,15,9
	.half	.L503-.L502
	.byte	3,1,1,5,20,9
	.half	.L504-.L503
	.byte	1,5,15,9
	.half	.L505-.L504
	.byte	3,1,1,5,20,9
	.half	.L506-.L505
	.byte	1,5,15,9
	.half	.L507-.L506
	.byte	3,1,1,5,20,9
	.half	.L508-.L507
	.byte	1,5,15,9
	.half	.L509-.L508
	.byte	3,1,1,5,20,9
	.half	.L510-.L509
	.byte	1,5,15,9
	.half	.L511-.L510
	.byte	3,1,1,5,20,9
	.half	.L512-.L511
	.byte	1,5,15,9
	.half	.L513-.L512
	.byte	3,4,1,5,20,9
	.half	.L514-.L513
	.byte	1,5,15,9
	.half	.L515-.L514
	.byte	3,1,1,5,20,9
	.half	.L516-.L515
	.byte	1,5,15,9
	.half	.L517-.L516
	.byte	3,1,1,5,20,9
	.half	.L518-.L517
	.byte	1,5,15,9
	.half	.L519-.L518
	.byte	3,1,1,5,20,9
	.half	.L520-.L519
	.byte	1,5,15,9
	.half	.L521-.L520
	.byte	3,1,1,5,20,9
	.half	.L522-.L521
	.byte	1,5,15,9
	.half	.L523-.L522
	.byte	3,1,1,5,20,9
	.half	.L524-.L523
	.byte	1,5,15,9
	.half	.L525-.L524
	.byte	3,1,1,5,20,9
	.half	.L526-.L525
	.byte	1,5,15,9
	.half	.L527-.L526
	.byte	3,1,1,5,20,9
	.half	.L528-.L527
	.byte	1,5,16,9
	.half	.L529-.L528
	.byte	3,26,1,5,20,9
	.half	.L530-.L529
	.byte	1,5,16,9
	.half	.L531-.L530
	.byte	3,1,1,5,20,9
	.half	.L532-.L531
	.byte	1,5,16,9
	.half	.L533-.L532
	.byte	3,1,1,5,20,9
	.half	.L534-.L533
	.byte	1,5,16,9
	.half	.L535-.L534
	.byte	3,1,1,5,20,9
	.half	.L536-.L535
	.byte	1,5,16,9
	.half	.L537-.L536
	.byte	3,4,1,5,20,9
	.half	.L538-.L537
	.byte	1,5,16,9
	.half	.L539-.L538
	.byte	3,1,1,5,20,9
	.half	.L540-.L539
	.byte	1,5,16,9
	.half	.L541-.L540
	.byte	3,1,1,5,20,9
	.half	.L542-.L541
	.byte	1,5,16,9
	.half	.L543-.L542
	.byte	3,1,1,5,20,9
	.half	.L544-.L543
	.byte	1,5,16,9
	.half	.L545-.L544
	.byte	3,4,1,5,20,9
	.half	.L546-.L545
	.byte	1,5,16,9
	.half	.L547-.L546
	.byte	3,1,1,5,20,9
	.half	.L548-.L547
	.byte	1,5,16,9
	.half	.L549-.L548
	.byte	3,1,1,5,20,9
	.half	.L550-.L549
	.byte	1,5,16,9
	.half	.L551-.L550
	.byte	3,1,1,5,20,9
	.half	.L552-.L551
	.byte	1,5,16,9
	.half	.L553-.L552
	.byte	3,4,1,5,20,9
	.half	.L554-.L553
	.byte	1,5,16,9
	.half	.L555-.L554
	.byte	3,1,1,5,20,9
	.half	.L556-.L555
	.byte	1,5,16,9
	.half	.L557-.L556
	.byte	3,1,1,5,20,9
	.half	.L558-.L557
	.byte	1,5,16,9
	.half	.L559-.L558
	.byte	3,1,1,5,20,9
	.half	.L560-.L559
	.byte	1,5,16,9
	.half	.L561-.L560
	.byte	3,4,1,5,20,9
	.half	.L562-.L561
	.byte	1,5,16,9
	.half	.L563-.L562
	.byte	3,1,1,5,20,9
	.half	.L564-.L563
	.byte	1,5,16,9
	.half	.L565-.L564
	.byte	3,1,1,5,20,9
	.half	.L566-.L565
	.byte	1,5,16,9
	.half	.L567-.L566
	.byte	3,1,1,5,20,9
	.half	.L568-.L567
	.byte	1,5,1,9
	.half	.L569-.L568
	.byte	3,32,1,7,9
	.half	.L89-.L569
	.byte	0,1,1
.L263:
	.sdecl	'.debug_ranges',debug,cluster('IrqGtm_Init')
	.sect	'.debug_ranges'
.L88:
	.word	-1,.L21,0,.L89-.L21,0,0
	.sdecl	'.debug_info',debug,cluster('IrqGpsrGroup_Init')
	.sect	'.debug_info'
.L90:
	.word	212
	.half	3
	.word	.L91
	.byte	4,1
	.byte	'..\\BSW\\mcal_base\\irq_infineon_tricore\\ssc\\src\\Irq.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'C:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\Debug\\',0,1,1
	.word	.L93,.L92
	.byte	2
	.word	.L56
	.byte	3
	.byte	'IrqGpsrGroup_Init',0,1,254,15,6,1,1,1
	.word	.L27,.L201,.L26
	.byte	4
	.word	.L27,.L201
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('IrqGpsrGroup_Init')
	.sect	'.debug_abbrev'
.L91:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('IrqGpsrGroup_Init')
	.sect	'.debug_line'
.L92:
	.word	.L571-.L570
.L570:
	.half	3
	.word	.L573-.L572
.L572:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\BSW\\mcal_base\\irq_infineon_tricore\\ssc\\src\\Irq.c',0,0,0,0,0
.L573:
	.byte	5,13,7,0,5,2
	.word	.L27
	.byte	3,130,16,1,5,16,9
	.half	.L574-.L27
	.byte	1,5,13,9
	.half	.L575-.L574
	.byte	3,1,1,5,16,9
	.half	.L576-.L575
	.byte	1,5,13,9
	.half	.L577-.L576
	.byte	3,1,1,5,16,9
	.half	.L578-.L577
	.byte	1,5,13,9
	.half	.L579-.L578
	.byte	3,1,1,5,16,9
	.half	.L580-.L579
	.byte	1,5,13,9
	.half	.L581-.L580
	.byte	3,4,1,5,16,9
	.half	.L582-.L581
	.byte	1,5,13,9
	.half	.L583-.L582
	.byte	3,1,1,5,16,9
	.half	.L584-.L583
	.byte	1,5,13,9
	.half	.L585-.L584
	.byte	3,1,1,5,16,9
	.half	.L586-.L585
	.byte	1,5,13,9
	.half	.L587-.L586
	.byte	3,1,1,5,16,9
	.half	.L588-.L587
	.byte	1,5,13,9
	.half	.L589-.L588
	.byte	3,4,1,5,16,9
	.half	.L590-.L589
	.byte	1,5,13,9
	.half	.L591-.L590
	.byte	3,1,1,5,16,9
	.half	.L592-.L591
	.byte	1,5,13,9
	.half	.L593-.L592
	.byte	3,1,1,5,16,9
	.half	.L594-.L593
	.byte	1,5,13,9
	.half	.L595-.L594
	.byte	3,1,1,5,16,9
	.half	.L596-.L595
	.byte	1,5,1,9
	.half	.L597-.L596
	.byte	3,4,1,7,9
	.half	.L94-.L597
	.byte	0,1,1
.L571:
	.sdecl	'.debug_ranges',debug,cluster('IrqGpsrGroup_Init')
	.sect	'.debug_ranges'
.L93:
	.word	-1,.L27,0,.L94-.L27,0,0
	.sdecl	'.debug_info',debug,cluster('IrqFlexray_Init')
	.sect	'.debug_info'
.L95:
	.word	210
	.half	3
	.word	.L96
	.byte	4,1
	.byte	'..\\BSW\\mcal_base\\irq_infineon_tricore\\ssc\\src\\Irq.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'C:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\Debug\\',0,1,1
	.word	.L98,.L97
	.byte	2
	.word	.L56
	.byte	3
	.byte	'IrqFlexray_Init',0,1,150,19,6,1,1,1
	.word	.L37,.L202,.L36
	.byte	4
	.word	.L37,.L202
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('IrqFlexray_Init')
	.sect	'.debug_abbrev'
.L96:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('IrqFlexray_Init')
	.sect	'.debug_line'
.L97:
	.word	.L599-.L598
.L598:
	.half	3
	.word	.L601-.L600
.L600:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\BSW\\mcal_base\\irq_infineon_tricore\\ssc\\src\\Irq.c',0,0,0,0,0
.L601:
	.byte	5,1,7,0,5,2
	.word	.L37
	.byte	3,192,19,1,7,9
	.half	.L99-.L37
	.byte	0,1,1
.L599:
	.sdecl	'.debug_ranges',debug,cluster('IrqFlexray_Init')
	.sect	'.debug_ranges'
.L98:
	.word	-1,.L37,0,.L99-.L37,0,0
	.sdecl	'.debug_info',debug,cluster('IrqSpi_Init')
	.sect	'.debug_info'
.L100:
	.word	206
	.half	3
	.word	.L101
	.byte	4,1
	.byte	'..\\BSW\\mcal_base\\irq_infineon_tricore\\ssc\\src\\Irq.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'C:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\Debug\\',0,1,1
	.word	.L103,.L102
	.byte	2
	.word	.L56
	.byte	3
	.byte	'IrqSpi_Init',0,1,174,16,6,1,1,1
	.word	.L29,.L203,.L28
	.byte	4
	.word	.L29,.L203
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('IrqSpi_Init')
	.sect	'.debug_abbrev'
.L101:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('IrqSpi_Init')
	.sect	'.debug_line'
.L102:
	.word	.L603-.L602
.L602:
	.half	3
	.word	.L605-.L604
.L604:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\BSW\\mcal_base\\irq_infineon_tricore\\ssc\\src\\Irq.c',0,0,0,0,0
.L605:
	.byte	5,1,7,0,5,2
	.word	.L29
	.byte	3,233,16,1,7,9
	.half	.L104-.L29
	.byte	0,1,1
.L603:
	.sdecl	'.debug_ranges',debug,cluster('IrqSpi_Init')
	.sect	'.debug_ranges'
.L103:
	.word	-1,.L29,0,.L104-.L29,0,0
	.sdecl	'.debug_info',debug,cluster('IrqAdc_Init')
	.sect	'.debug_info'
.L105:
	.word	206
	.half	3
	.word	.L106
	.byte	4,1
	.byte	'..\\BSW\\mcal_base\\irq_infineon_tricore\\ssc\\src\\Irq.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'C:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\Debug\\',0,1,1
	.word	.L108,.L107
	.byte	2
	.word	.L56
	.byte	3
	.byte	'IrqAdc_Init',0,1,255,16,6,1,1,1
	.word	.L31,.L204,.L30
	.byte	4
	.word	.L31,.L204
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('IrqAdc_Init')
	.sect	'.debug_abbrev'
.L106:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('IrqAdc_Init')
	.sect	'.debug_line'
.L107:
	.word	.L607-.L606
.L606:
	.half	3
	.word	.L609-.L608
.L608:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\BSW\\mcal_base\\irq_infineon_tricore\\ssc\\src\\Irq.c',0,0,0,0,0
.L609:
	.byte	5,1,7,0,5,2
	.word	.L31
	.byte	3,224,17,1,7,9
	.half	.L109-.L31
	.byte	0,1,1
.L607:
	.sdecl	'.debug_ranges',debug,cluster('IrqAdc_Init')
	.sect	'.debug_ranges'
.L108:
	.word	-1,.L31,0,.L109-.L31,0,0
	.sdecl	'.debug_info',debug,cluster('IrqEthernet_Init')
	.sect	'.debug_info'
.L110:
	.word	211
	.half	3
	.word	.L111
	.byte	4,1
	.byte	'..\\BSW\\mcal_base\\irq_infineon_tricore\\ssc\\src\\Irq.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'C:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\Debug\\',0,1,1
	.word	.L113,.L112
	.byte	2
	.word	.L56
	.byte	3
	.byte	'IrqEthernet_Init',0,1,215,19,6,1,1,1
	.word	.L39,.L205,.L38
	.byte	4
	.word	.L39,.L205
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('IrqEthernet_Init')
	.sect	'.debug_abbrev'
.L111:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('IrqEthernet_Init')
	.sect	'.debug_line'
.L112:
	.word	.L611-.L610
.L610:
	.half	3
	.word	.L613-.L612
.L612:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\BSW\\mcal_base\\irq_infineon_tricore\\ssc\\src\\Irq.c',0,0,0,0,0
.L613:
	.byte	5,1,7,0,5,2
	.word	.L39
	.byte	3,219,19,1,7,9
	.half	.L114-.L39
	.byte	0,1,1
.L611:
	.sdecl	'.debug_ranges',debug,cluster('IrqEthernet_Init')
	.sect	'.debug_ranges'
.L113:
	.word	-1,.L39,0,.L114-.L39,0,0
	.sdecl	'.debug_info',debug,cluster('IrqMsc_Init')
	.sect	'.debug_info'
.L115:
	.word	206
	.half	3
	.word	.L116
	.byte	4,1
	.byte	'..\\BSW\\mcal_base\\irq_infineon_tricore\\ssc\\src\\Irq.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'C:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\Debug\\',0,1,1
	.word	.L118,.L117
	.byte	2
	.word	.L56
	.byte	3
	.byte	'IrqMsc_Init',0,1,226,18,6,1,1,1
	.word	.L35,.L206,.L34
	.byte	4
	.word	.L35,.L206
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('IrqMsc_Init')
	.sect	'.debug_abbrev'
.L116:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('IrqMsc_Init')
	.sect	'.debug_line'
.L117:
	.word	.L615-.L614
.L614:
	.half	3
	.word	.L617-.L616
.L616:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\BSW\\mcal_base\\irq_infineon_tricore\\ssc\\src\\Irq.c',0,0,0,0,0
.L617:
	.byte	5,1,7,0,5,2
	.word	.L35
	.byte	3,255,18,1,7,9
	.half	.L119-.L35
	.byte	0,1,1
.L615:
	.sdecl	'.debug_ranges',debug,cluster('IrqMsc_Init')
	.sect	'.debug_ranges'
.L118:
	.word	-1,.L35,0,.L119-.L35,0,0
	.sdecl	'.debug_info',debug,cluster('IrqDma_Init')
	.sect	'.debug_info'
.L120:
	.word	206
	.half	3
	.word	.L121
	.byte	4,1
	.byte	'..\\BSW\\mcal_base\\irq_infineon_tricore\\ssc\\src\\Irq.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'C:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\Debug\\',0,1,1
	.word	.L123,.L122
	.byte	2
	.word	.L56
	.byte	3
	.byte	'IrqDma_Init',0,1,242,19,6,1,1,1
	.word	.L41,.L207,.L40
	.byte	4
	.word	.L41,.L207
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('IrqDma_Init')
	.sect	'.debug_abbrev'
.L121:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('IrqDma_Init')
	.sect	'.debug_line'
.L122:
	.word	.L619-.L618
.L618:
	.half	3
	.word	.L621-.L620
.L620:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\BSW\\mcal_base\\irq_infineon_tricore\\ssc\\src\\Irq.c',0,0,0,0,0
.L621:
	.byte	5,13,7,0,5,2
	.word	.L41
	.byte	3,245,19,1,5,16,9
	.half	.L622-.L41
	.byte	1,5,13,9
	.half	.L623-.L622
	.byte	3,3,1,5,16,9
	.half	.L624-.L623
	.byte	1,5,13,9
	.half	.L625-.L624
	.byte	3,1,1,5,16,9
	.half	.L626-.L625
	.byte	1,5,13,9
	.half	.L627-.L626
	.byte	3,1,1,5,16,9
	.half	.L628-.L627
	.byte	1,5,13,9
	.half	.L629-.L628
	.byte	3,1,1,5,16,9
	.half	.L630-.L629
	.byte	1,5,13,9
	.half	.L631-.L630
	.byte	3,1,1,5,16,9
	.half	.L632-.L631
	.byte	1,5,13,9
	.half	.L633-.L632
	.byte	3,1,1,5,16,9
	.half	.L634-.L633
	.byte	1,5,13,9
	.half	.L635-.L634
	.byte	3,1,1,5,16,9
	.half	.L636-.L635
	.byte	1,5,13,9
	.half	.L637-.L636
	.byte	3,1,1,5,16,9
	.half	.L638-.L637
	.byte	1,5,13,9
	.half	.L639-.L638
	.byte	3,1,1,5,16,9
	.half	.L640-.L639
	.byte	1,5,13,9
	.half	.L641-.L640
	.byte	3,1,1,5,16,9
	.half	.L642-.L641
	.byte	1,5,14,9
	.half	.L643-.L642
	.byte	3,1,1,5,17,9
	.half	.L644-.L643
	.byte	1,5,14,9
	.half	.L645-.L644
	.byte	3,1,1,5,17,9
	.half	.L646-.L645
	.byte	1,5,14,9
	.half	.L647-.L646
	.byte	3,1,1,5,17,9
	.half	.L648-.L647
	.byte	1,5,14,9
	.half	.L649-.L648
	.byte	3,1,1,5,17,9
	.half	.L650-.L649
	.byte	1,5,14,9
	.half	.L651-.L650
	.byte	3,1,1,5,17,9
	.half	.L652-.L651
	.byte	1,5,14,9
	.half	.L653-.L652
	.byte	3,1,1,5,17,9
	.half	.L654-.L653
	.byte	1,5,14,9
	.half	.L655-.L654
	.byte	3,1,1,5,17,9
	.half	.L656-.L655
	.byte	1,5,14,9
	.half	.L657-.L656
	.byte	3,1,1,5,17,9
	.half	.L658-.L657
	.byte	1,5,14,9
	.half	.L659-.L658
	.byte	3,1,1,5,17,9
	.half	.L660-.L659
	.byte	1,5,14,9
	.half	.L661-.L660
	.byte	3,1,1,5,17,9
	.half	.L662-.L661
	.byte	1,5,14,9
	.half	.L663-.L662
	.byte	3,1,1,5,17,9
	.half	.L664-.L663
	.byte	1,5,14,9
	.half	.L665-.L664
	.byte	3,1,1,5,17,9
	.half	.L666-.L665
	.byte	1,5,14,9
	.half	.L667-.L666
	.byte	3,1,1,5,17,9
	.half	.L668-.L667
	.byte	1,5,14,9
	.half	.L669-.L668
	.byte	3,1,1,5,17,9
	.half	.L670-.L669
	.byte	1,5,14,9
	.half	.L671-.L670
	.byte	3,1,1,5,17,9
	.half	.L672-.L671
	.byte	1,5,14,9
	.half	.L673-.L672
	.byte	3,1,1,5,17,9
	.half	.L674-.L673
	.byte	1,5,14,9
	.half	.L675-.L674
	.byte	3,1,1,5,17,9
	.half	.L676-.L675
	.byte	1,5,14,9
	.half	.L677-.L676
	.byte	3,1,1,5,17,9
	.half	.L678-.L677
	.byte	1,5,14,9
	.half	.L679-.L678
	.byte	3,1,1,5,17,9
	.half	.L680-.L679
	.byte	1,5,14,9
	.half	.L681-.L680
	.byte	3,1,1,5,17,9
	.half	.L682-.L681
	.byte	1,5,14,9
	.half	.L683-.L682
	.byte	3,1,1,5,17,9
	.half	.L684-.L683
	.byte	1,5,14,9
	.half	.L685-.L684
	.byte	3,1,1,5,17,9
	.half	.L686-.L685
	.byte	1,5,14,9
	.half	.L687-.L686
	.byte	3,1,1,5,17,9
	.half	.L688-.L687
	.byte	1,5,14,9
	.half	.L689-.L688
	.byte	3,1,1,5,17,9
	.half	.L690-.L689
	.byte	1,5,14,9
	.half	.L691-.L690
	.byte	3,1,1,5,17,9
	.half	.L692-.L691
	.byte	1,5,14,9
	.half	.L693-.L692
	.byte	3,1,1,5,17,9
	.half	.L694-.L693
	.byte	1,5,14,9
	.half	.L695-.L694
	.byte	3,1,1,5,17,9
	.half	.L696-.L695
	.byte	1,5,14,9
	.half	.L697-.L696
	.byte	3,1,1,5,17,9
	.half	.L698-.L697
	.byte	1,5,14,9
	.half	.L699-.L698
	.byte	3,1,1,5,17,9
	.half	.L700-.L699
	.byte	1,5,14,9
	.half	.L701-.L700
	.byte	3,1,1,5,17,9
	.half	.L702-.L701
	.byte	1,5,14,9
	.half	.L703-.L702
	.byte	3,1,1,5,17,9
	.half	.L704-.L703
	.byte	1,5,14,9
	.half	.L705-.L704
	.byte	3,1,1,5,17,9
	.half	.L706-.L705
	.byte	1,5,14,9
	.half	.L707-.L706
	.byte	3,1,1,5,17,9
	.half	.L708-.L707
	.byte	1,5,14,9
	.half	.L709-.L708
	.byte	3,1,1,5,17,9
	.half	.L710-.L709
	.byte	1,5,14,9
	.half	.L711-.L710
	.byte	3,1,1,5,17,9
	.half	.L712-.L711
	.byte	1,5,14,9
	.half	.L713-.L712
	.byte	3,1,1,5,17,9
	.half	.L714-.L713
	.byte	1,5,14,9
	.half	.L715-.L714
	.byte	3,1,1,5,17,9
	.half	.L716-.L715
	.byte	1,5,14,9
	.half	.L717-.L716
	.byte	3,1,1,5,17,9
	.half	.L718-.L717
	.byte	1,5,14,9
	.half	.L719-.L718
	.byte	3,4,1,5,17,9
	.half	.L720-.L719
	.byte	1,5,14,9
	.half	.L721-.L720
	.byte	3,1,1,5,17,9
	.half	.L722-.L721
	.byte	1,5,14,9
	.half	.L723-.L722
	.byte	3,1,1,5,17,9
	.half	.L724-.L723
	.byte	1,5,14,9
	.half	.L725-.L724
	.byte	3,1,1,5,17,9
	.half	.L726-.L725
	.byte	1,5,14,9
	.half	.L727-.L726
	.byte	3,1,1,5,17,9
	.half	.L728-.L727
	.byte	1,5,14,9
	.half	.L729-.L728
	.byte	3,1,1,5,17,9
	.half	.L730-.L729
	.byte	1,5,14,9
	.half	.L731-.L730
	.byte	3,1,1,5,17,9
	.half	.L732-.L731
	.byte	1,5,14,9
	.half	.L733-.L732
	.byte	3,1,1,5,17,9
	.half	.L734-.L733
	.byte	1,5,14,9
	.half	.L735-.L734
	.byte	3,1,1,5,17,9
	.half	.L736-.L735
	.byte	1,5,14,9
	.half	.L737-.L736
	.byte	3,1,1,5,17,9
	.half	.L738-.L737
	.byte	1,5,14,9
	.half	.L739-.L738
	.byte	3,1,1,5,17,9
	.half	.L740-.L739
	.byte	1,5,14,9
	.half	.L741-.L740
	.byte	3,1,1,5,17,9
	.half	.L742-.L741
	.byte	1,5,14,9
	.half	.L743-.L742
	.byte	3,1,1,5,17,9
	.half	.L744-.L743
	.byte	1,5,14,9
	.half	.L745-.L744
	.byte	3,1,1,5,17,9
	.half	.L746-.L745
	.byte	1,5,14,9
	.half	.L747-.L746
	.byte	3,1,1,5,17,9
	.half	.L748-.L747
	.byte	1,5,14,9
	.half	.L749-.L748
	.byte	3,1,1,5,17,9
	.half	.L750-.L749
	.byte	1,5,1,9
	.half	.L751-.L750
	.byte	3,199,0,1,7,9
	.half	.L124-.L751
	.byte	0,1,1
.L619:
	.sdecl	'.debug_ranges',debug,cluster('IrqDma_Init')
	.sect	'.debug_ranges'
.L123:
	.word	-1,.L41,0,.L124-.L41,0,0
	.sdecl	'.debug_info',debug,cluster('IrqDsadc_Init')
	.sect	'.debug_info'
.L125:
	.word	208
	.half	3
	.word	.L126
	.byte	4,1
	.byte	'..\\BSW\\mcal_base\\irq_infineon_tricore\\ssc\\src\\Irq.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'C:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\Debug\\',0,1,1
	.word	.L128,.L127
	.byte	2
	.word	.L56
	.byte	3
	.byte	'IrqDsadc_Init',0,1,246,17,6,1,1,1
	.word	.L33,.L208,.L32
	.byte	4
	.word	.L33,.L208
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('IrqDsadc_Init')
	.sect	'.debug_abbrev'
.L126:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('IrqDsadc_Init')
	.sect	'.debug_line'
.L127:
	.word	.L753-.L752
.L752:
	.half	3
	.word	.L755-.L754
.L754:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\BSW\\mcal_base\\irq_infineon_tricore\\ssc\\src\\Irq.c',0,0,0,0,0
.L755:
	.byte	5,1,7,0,5,2
	.word	.L33
	.byte	3,203,18,1,7,9
	.half	.L129-.L33
	.byte	0,1,1
.L753:
	.sdecl	'.debug_ranges',debug,cluster('IrqDsadc_Init')
	.sect	'.debug_ranges'
.L128:
	.word	-1,.L33,0,.L129-.L33,0,0
	.sdecl	'.debug_info',debug,cluster('IrqScu_Init')
	.sect	'.debug_info'
.L130:
	.word	206
	.half	3
	.word	.L131
	.byte	4,1
	.byte	'..\\BSW\\mcal_base\\irq_infineon_tricore\\ssc\\src\\Irq.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'C:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\Debug\\',0,1,1
	.word	.L133,.L132
	.byte	2
	.word	.L56
	.byte	3
	.byte	'IrqScu_Init',0,1,195,21,6,1,1,1
	.word	.L45,.L209,.L44
	.byte	4
	.word	.L45,.L209
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('IrqScu_Init')
	.sect	'.debug_abbrev'
.L131:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('IrqScu_Init')
	.sect	'.debug_line'
.L132:
	.word	.L757-.L756
.L756:
	.half	3
	.word	.L759-.L758
.L758:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\BSW\\mcal_base\\irq_infineon_tricore\\ssc\\src\\Irq.c',0,0,0,0,0
.L759:
	.byte	5,1,7,0,5,2
	.word	.L45
	.byte	3,205,21,1,7,9
	.half	.L134-.L45
	.byte	0,1,1
.L757:
	.sdecl	'.debug_ranges',debug,cluster('IrqScu_Init')
	.sect	'.debug_ranges'
.L133:
	.word	-1,.L45,0,.L134-.L45,0,0
	.sdecl	'.debug_info',debug,cluster('IrqPmu_Init')
	.sect	'.debug_info'
.L135:
	.word	206
	.half	3
	.word	.L136
	.byte	4,1
	.byte	'..\\BSW\\mcal_base\\irq_infineon_tricore\\ssc\\src\\Irq.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'C:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\Debug\\',0,1,1
	.word	.L138,.L137
	.byte	2
	.word	.L56
	.byte	3
	.byte	'IrqPmu_Init',0,1,227,21,6,1,1,1
	.word	.L47,.L210,.L46
	.byte	4
	.word	.L47,.L210
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('IrqPmu_Init')
	.sect	'.debug_abbrev'
.L136:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('IrqPmu_Init')
	.sect	'.debug_line'
.L137:
	.word	.L761-.L760
.L760:
	.half	3
	.word	.L763-.L762
.L762:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\BSW\\mcal_base\\irq_infineon_tricore\\ssc\\src\\Irq.c',0,0,0,0,0
.L763:
	.byte	5,1,7,0,5,2
	.word	.L47
	.byte	3,239,21,1,7,9
	.half	.L139-.L47
	.byte	0,1,1
.L761:
	.sdecl	'.debug_ranges',debug,cluster('IrqPmu_Init')
	.sect	'.debug_ranges'
.L138:
	.word	-1,.L47,0,.L139-.L47,0,0
	.sdecl	'.debug_info',debug,cluster('IrqSent_Init')
	.sect	'.debug_info'
.L140:
	.word	207
	.half	3
	.word	.L141
	.byte	4,1
	.byte	'..\\BSW\\mcal_base\\irq_infineon_tricore\\ssc\\src\\Irq.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'C:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\Debug\\',0,1,1
	.word	.L143,.L142
	.byte	2
	.word	.L56
	.byte	3
	.byte	'IrqSent_Init',0,1,135,22,6,1,1,1
	.word	.L49,.L211,.L48
	.byte	4
	.word	.L49,.L211
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('IrqSent_Init')
	.sect	'.debug_abbrev'
.L141:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('IrqSent_Init')
	.sect	'.debug_line'
.L142:
	.word	.L765-.L764
.L764:
	.half	3
	.word	.L767-.L766
.L766:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\BSW\\mcal_base\\irq_infineon_tricore\\ssc\\src\\Irq.c',0,0,0,0,0
.L767:
	.byte	5,1,7,0,5,2
	.word	.L49
	.byte	3,185,22,1,7,9
	.half	.L144-.L49
	.byte	0,1,1
.L765:
	.sdecl	'.debug_ranges',debug,cluster('IrqSent_Init')
	.sect	'.debug_ranges'
.L143:
	.word	-1,.L49,0,.L144-.L49,0,0
	.sdecl	'.debug_info',debug,cluster('IrqI2c_Init')
	.sect	'.debug_info'
.L145:
	.word	206
	.half	3
	.word	.L146
	.byte	4,1
	.byte	'..\\BSW\\mcal_base\\irq_infineon_tricore\\ssc\\src\\Irq.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'C:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\Debug\\',0,1,1
	.word	.L148,.L147
	.byte	2
	.word	.L56
	.byte	3
	.byte	'IrqI2c_Init',0,1,208,22,6,1,1,1
	.word	.L51,.L212,.L50
	.byte	4
	.word	.L51,.L212
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('IrqI2c_Init')
	.sect	'.debug_abbrev'
.L146:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('IrqI2c_Init')
	.sect	'.debug_line'
.L147:
	.word	.L769-.L768
.L768:
	.half	3
	.word	.L771-.L770
.L770:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\BSW\\mcal_base\\irq_infineon_tricore\\ssc\\src\\Irq.c',0,0,0,0,0
.L771:
	.byte	5,1,7,0,5,2
	.word	.L51
	.byte	3,233,22,1,7,9
	.half	.L149-.L51
	.byte	0,1,1
.L769:
	.sdecl	'.debug_ranges',debug,cluster('IrqI2c_Init')
	.sect	'.debug_ranges'
.L148:
	.word	-1,.L51,0,.L149-.L51,0,0
	.sdecl	'.debug_info',debug,cluster('IrqHssl_Init')
	.sect	'.debug_info'
.L150:
	.word	207
	.half	3
	.word	.L151
	.byte	4,1
	.byte	'..\\BSW\\mcal_base\\irq_infineon_tricore\\ssc\\src\\Irq.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'C:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\Debug\\',0,1,1
	.word	.L153,.L152
	.byte	2
	.word	.L56
	.byte	3
	.byte	'IrqHssl_Init',0,1,128,23,6,1,1,1
	.word	.L53,.L213,.L52
	.byte	4
	.word	.L53,.L213
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('IrqHssl_Init')
	.sect	'.debug_abbrev'
.L151:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('IrqHssl_Init')
	.sect	'.debug_line'
.L152:
	.word	.L773-.L772
.L772:
	.half	3
	.word	.L775-.L774
.L774:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\BSW\\mcal_base\\irq_infineon_tricore\\ssc\\src\\Irq.c',0,0,0,0,0
.L775:
	.byte	5,1,7,0,5,2
	.word	.L53
	.byte	3,164,23,1,7,9
	.half	.L154-.L53
	.byte	0,1,1
.L773:
	.sdecl	'.debug_ranges',debug,cluster('IrqHssl_Init')
	.sect	'.debug_ranges'
.L153:
	.word	-1,.L53,0,.L154-.L53,0,0
	.sdecl	'.debug_info',debug,cluster('Irq_ClearAllInterruptFlags')
	.sect	'.debug_info'
.L155:
	.word	221
	.half	3
	.word	.L156
	.byte	4,1
	.byte	'..\\BSW\\mcal_base\\irq_infineon_tricore\\ssc\\src\\Irq.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'C:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\Debug\\',0,1,1
	.word	.L158,.L157
	.byte	2
	.word	.L56
	.byte	3
	.byte	'Irq_ClearAllInterruptFlags',0,1,186,23,6,1,1,1
	.word	.L55,.L214,.L54
	.byte	4
	.word	.L55,.L214
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('Irq_ClearAllInterruptFlags')
	.sect	'.debug_abbrev'
.L156:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('Irq_ClearAllInterruptFlags')
	.sect	'.debug_line'
.L157:
	.word	.L777-.L776
.L776:
	.half	3
	.word	.L779-.L778
.L778:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\BSW\\mcal_base\\irq_infineon_tricore\\ssc\\src\\Irq.c',0,0,0,0,0
.L779:
	.byte	5,3,7,0,5,2
	.word	.L55
	.byte	3,187,23,1,5,23,9
	.half	.L780-.L55
	.byte	3,11,1,9
	.half	.L781-.L780
	.byte	3,4,1,9
	.half	.L782-.L781
	.byte	3,8,1,5,29,9
	.half	.L783-.L782
	.byte	3,4,1,5,23,9
	.half	.L784-.L783
	.byte	3,28,1,9
	.half	.L785-.L784
	.byte	3,4,1,5,1,9
	.half	.L786-.L785
	.byte	3,23,1,7,9
	.half	.L159-.L786
	.byte	0,1,1
.L777:
	.sdecl	'.debug_ranges',debug,cluster('Irq_ClearAllInterruptFlags')
	.sect	'.debug_ranges'
.L158:
	.word	-1,.L55,0,.L159-.L55,0,0
	.sdecl	'.debug_info',debug,cluster('IrqStm_Init')
	.sect	'.debug_info'
.L160:
	.word	206
	.half	3
	.word	.L161
	.byte	4,1
	.byte	'..\\BSW\\mcal_base\\irq_infineon_tricore\\ssc\\src\\Irq.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'C:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\Debug\\',0,1,1
	.word	.L163,.L162
	.byte	2
	.word	.L56
	.byte	3
	.byte	'IrqStm_Init',0,1,152,21,6,1,1,1
	.word	.L43,.L215,.L42
	.byte	4
	.word	.L43,.L215
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('IrqStm_Init')
	.sect	'.debug_abbrev'
.L161:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('IrqStm_Init')
	.sect	'.debug_line'
.L162:
	.word	.L788-.L787
.L787:
	.half	3
	.word	.L790-.L789
.L789:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\BSW\\mcal_base\\irq_infineon_tricore\\ssc\\src\\Irq.c',0,0,0,0,0
.L790:
	.byte	5,14,7,0,5,2
	.word	.L43
	.byte	3,156,21,1,5,17,9
	.half	.L791-.L43
	.byte	1,5,14,9
	.half	.L792-.L791
	.byte	3,1,1,5,17,9
	.half	.L793-.L792
	.byte	1,5,14,9
	.half	.L794-.L793
	.byte	3,4,1,5,17,9
	.half	.L795-.L794
	.byte	1,5,14,9
	.half	.L796-.L795
	.byte	3,1,1,5,17,9
	.half	.L797-.L796
	.byte	1,5,14,9
	.half	.L798-.L797
	.byte	3,4,1,5,17,9
	.half	.L799-.L798
	.byte	1,5,14,9
	.half	.L800-.L799
	.byte	3,1,1,5,17,9
	.half	.L801-.L800
	.byte	1,5,1,9
	.half	.L802-.L801
	.byte	3,4,1,7,9
	.half	.L164-.L802
	.byte	0,1,1
.L788:
	.sdecl	'.debug_ranges',debug,cluster('IrqStm_Init')
	.sect	'.debug_ranges'
.L163:
	.word	-1,.L43,0,.L164-.L43,0,0
	.sdecl	'.debug_info',debug,cluster('Irq_ClearGptIntFlags')
	.sect	'.debug_info'
.L165:
	.word	214
	.half	3
	.word	.L166
	.byte	4,1
	.byte	'..\\BSW\\mcal_base\\irq_infineon_tricore\\ssc\\src\\Irq.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'C:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\Debug\\',0,1,1
	.word	.L168,.L167
	.byte	2
	.word	.L56
	.byte	3
	.byte	'Irq_ClearGptIntFlags',0,1,234,1,13,1,1
	.word	.L3,.L216,.L2
	.byte	4
	.word	.L3,.L216
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('Irq_ClearGptIntFlags')
	.sect	'.debug_abbrev'
.L166:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,17,1,18,1,64,6,0,0,4,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('Irq_ClearGptIntFlags')
	.sect	'.debug_line'
.L167:
	.word	.L804-.L803
.L803:
	.half	3
	.word	.L806-.L805
.L805:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\BSW\\mcal_base\\irq_infineon_tricore\\ssc\\src\\Irq.c',0,0,0,0,0
.L806:
	.byte	5,22,7,0,5,2
	.word	.L3
	.byte	3,237,1,1,5,20,9
	.half	.L807-.L3
	.byte	1,9
	.half	.L808-.L807
	.byte	3,1,1,5,18,9
	.half	.L809-.L808
	.byte	1,5,20,9
	.half	.L810-.L809
	.byte	3,1,1,5,18,9
	.half	.L811-.L810
	.byte	1,5,20,9
	.half	.L812-.L811
	.byte	3,1,1,5,18,9
	.half	.L813-.L812
	.byte	1,5,20,9
	.half	.L814-.L813
	.byte	3,1,1,5,18,9
	.half	.L815-.L814
	.byte	1,5,20,9
	.half	.L816-.L815
	.byte	3,1,1,5,18,9
	.half	.L817-.L816
	.byte	1,5,1,9
	.half	.L818-.L817
	.byte	3,2,1,7,9
	.half	.L169-.L818
	.byte	0,1,1
.L804:
	.sdecl	'.debug_ranges',debug,cluster('Irq_ClearGptIntFlags')
	.sect	'.debug_ranges'
.L168:
	.word	-1,.L3,0,.L169-.L3,0,0
	.sdecl	'.debug_info',debug,cluster('Irq_ClearGtmIntFlags')
	.sect	'.debug_info'
.L170:
	.word	214
	.half	3
	.word	.L171
	.byte	4,1
	.byte	'..\\BSW\\mcal_base\\irq_infineon_tricore\\ssc\\src\\Irq.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'C:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\Debug\\',0,1,1
	.word	.L173,.L172
	.byte	2
	.word	.L56
	.byte	3
	.byte	'Irq_ClearGtmIntFlags',0,1,249,1,13,1,1
	.word	.L5,.L217,.L4
	.byte	4
	.word	.L5,.L217
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('Irq_ClearGtmIntFlags')
	.sect	'.debug_abbrev'
.L171:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,17,1,18,1,64,6,0,0,4,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('Irq_ClearGtmIntFlags')
	.sect	'.debug_line'
.L172:
	.word	.L820-.L819
.L819:
	.half	3
	.word	.L822-.L821
.L821:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\BSW\\mcal_base\\irq_infineon_tricore\\ssc\\src\\Irq.c',0,0,0,0,0
.L822:
	.byte	5,21,7,0,5,2
	.word	.L5
	.byte	3,252,1,1,5,19,9
	.half	.L823-.L5
	.byte	1,5,22,9
	.half	.L824-.L823
	.byte	3,4,1,5,20,9
	.half	.L825-.L824
	.byte	1,5,22,9
	.half	.L826-.L825
	.byte	3,1,1,5,20,9
	.half	.L827-.L826
	.byte	1,5,22,9
	.half	.L828-.L827
	.byte	3,1,1,5,20,9
	.half	.L829-.L828
	.byte	1,5,21,9
	.half	.L830-.L829
	.byte	3,4,1,5,19,9
	.half	.L831-.L830
	.byte	1,5,21,9
	.half	.L832-.L831
	.byte	3,4,1,5,19,9
	.half	.L833-.L832
	.byte	1,5,22,9
	.half	.L834-.L833
	.byte	3,6,1,5,20,9
	.half	.L835-.L834
	.byte	1,5,22,9
	.half	.L836-.L835
	.byte	3,4,1,5,20,9
	.half	.L837-.L836
	.byte	1,9
	.half	.L838-.L837
	.byte	3,14,1,5,18,9
	.half	.L839-.L838
	.byte	1,5,20,9
	.half	.L840-.L839
	.byte	3,1,1,5,18,9
	.half	.L841-.L840
	.byte	1,5,20,9
	.half	.L842-.L841
	.byte	3,1,1,5,18,9
	.half	.L843-.L842
	.byte	1,5,20,9
	.half	.L844-.L843
	.byte	3,1,1,5,18,9
	.half	.L845-.L844
	.byte	1,5,20,9
	.half	.L846-.L845
	.byte	3,1,1,5,18,9
	.half	.L847-.L846
	.byte	1,5,20,9
	.half	.L848-.L847
	.byte	3,1,1,5,18,9
	.half	.L849-.L848
	.byte	1,5,20,9
	.half	.L850-.L849
	.byte	3,1,1,5,18,9
	.half	.L851-.L850
	.byte	1,5,20,9
	.half	.L852-.L851
	.byte	3,1,1,5,18,9
	.half	.L853-.L852
	.byte	1,5,20,9
	.half	.L854-.L853
	.byte	3,15,1,5,18,9
	.half	.L855-.L854
	.byte	1,5,20,9
	.half	.L856-.L855
	.byte	3,1,1,5,18,9
	.half	.L857-.L856
	.byte	1,5,20,9
	.half	.L858-.L857
	.byte	3,1,1,5,18,9
	.half	.L859-.L858
	.byte	1,5,20,9
	.half	.L860-.L859
	.byte	3,1,1,5,18,9
	.half	.L861-.L860
	.byte	1,5,20,9
	.half	.L862-.L861
	.byte	3,1,1,5,18,9
	.half	.L863-.L862
	.byte	1,5,20,9
	.half	.L864-.L863
	.byte	3,1,1,5,18,9
	.half	.L865-.L864
	.byte	1,5,20,9
	.half	.L866-.L865
	.byte	3,1,1,5,18,9
	.half	.L867-.L866
	.byte	1,5,20,9
	.half	.L868-.L867
	.byte	3,1,1,5,18,9
	.half	.L869-.L868
	.byte	1,5,20,9
	.half	.L870-.L869
	.byte	3,1,1,5,18,9
	.half	.L871-.L870
	.byte	1,5,20,9
	.half	.L872-.L871
	.byte	3,1,1,5,18,9
	.half	.L873-.L872
	.byte	1,5,21,9
	.half	.L874-.L873
	.byte	3,1,1,5,19,9
	.half	.L875-.L874
	.byte	1,5,21,9
	.half	.L876-.L875
	.byte	3,1,1,5,19,9
	.half	.L877-.L876
	.byte	1,5,21,9
	.half	.L878-.L877
	.byte	3,1,1,5,19,9
	.half	.L879-.L878
	.byte	1,5,21,9
	.half	.L880-.L879
	.byte	3,1,1,5,19,9
	.half	.L881-.L880
	.byte	1,5,21,9
	.half	.L882-.L881
	.byte	3,1,1,5,19,9
	.half	.L883-.L882
	.byte	1,5,21,9
	.half	.L884-.L883
	.byte	3,1,1,5,19,9
	.half	.L885-.L884
	.byte	1,5,21,9
	.half	.L886-.L885
	.byte	3,1,1,5,19,9
	.half	.L887-.L886
	.byte	1,5,21,9
	.half	.L888-.L887
	.byte	3,1,1,5,19,9
	.half	.L889-.L888
	.byte	1,5,21,9
	.half	.L890-.L889
	.byte	3,1,1,5,19,9
	.half	.L891-.L890
	.byte	1,5,21,9
	.half	.L892-.L891
	.byte	3,1,1,5,19,9
	.half	.L893-.L892
	.byte	1,5,21,9
	.half	.L894-.L893
	.byte	3,1,1,5,19,9
	.half	.L895-.L894
	.byte	1,5,21,9
	.half	.L896-.L895
	.byte	3,1,1,5,19,9
	.half	.L897-.L896
	.byte	1,5,21,9
	.half	.L898-.L897
	.byte	3,1,1,5,19,9
	.half	.L899-.L898
	.byte	1,5,21,9
	.half	.L900-.L899
	.byte	3,1,1,5,19,9
	.half	.L901-.L900
	.byte	1,5,21,9
	.half	.L902-.L901
	.byte	3,1,1,5,19,9
	.half	.L903-.L902
	.byte	1,5,21,9
	.half	.L904-.L903
	.byte	3,1,1,5,19,9
	.half	.L905-.L904
	.byte	1,5,21,9
	.half	.L906-.L905
	.byte	3,1,1,5,19,9
	.half	.L907-.L906
	.byte	1,5,18,9
	.half	.L908-.L907
	.byte	3,4,1,5,16,9
	.half	.L909-.L908
	.byte	1,5,20,9
	.half	.L910-.L909
	.byte	3,4,1,5,18,9
	.half	.L911-.L910
	.byte	1,5,20,9
	.half	.L912-.L911
	.byte	3,1,1,5,18,9
	.half	.L913-.L912
	.byte	1,5,20,9
	.half	.L914-.L913
	.byte	3,1,1,5,18,9
	.half	.L915-.L914
	.byte	1,5,20,9
	.half	.L916-.L915
	.byte	3,1,1,5,18,9
	.half	.L917-.L916
	.byte	1,5,20,9
	.half	.L918-.L917
	.byte	3,1,1,5,18,9
	.half	.L919-.L918
	.byte	1,5,20,9
	.half	.L920-.L919
	.byte	3,1,1,5,18,9
	.half	.L921-.L920
	.byte	1,5,20,9
	.half	.L922-.L921
	.byte	3,1,1,5,18,9
	.half	.L923-.L922
	.byte	1,5,20,9
	.half	.L924-.L923
	.byte	3,1,1,5,18,9
	.half	.L925-.L924
	.byte	1,5,20,9
	.half	.L926-.L925
	.byte	3,4,1,5,18,9
	.half	.L927-.L926
	.byte	1,5,20,9
	.half	.L928-.L927
	.byte	3,1,1,5,18,9
	.half	.L929-.L928
	.byte	1,5,20,9
	.half	.L930-.L929
	.byte	3,1,1,5,18,9
	.half	.L931-.L930
	.byte	1,5,20,9
	.half	.L932-.L931
	.byte	3,1,1,5,18,9
	.half	.L933-.L932
	.byte	1,5,20,9
	.half	.L934-.L933
	.byte	3,1,1,5,18,9
	.half	.L935-.L934
	.byte	1,5,20,9
	.half	.L936-.L935
	.byte	3,1,1,5,18,9
	.half	.L937-.L936
	.byte	1,5,20,9
	.half	.L938-.L937
	.byte	3,1,1,5,18,9
	.half	.L939-.L938
	.byte	1,5,20,9
	.half	.L940-.L939
	.byte	3,1,1,5,18,9
	.half	.L941-.L940
	.byte	1,5,20,9
	.half	.L942-.L941
	.byte	3,4,1,5,18,9
	.half	.L943-.L942
	.byte	1,5,20,9
	.half	.L944-.L943
	.byte	3,1,1,5,18,9
	.half	.L945-.L944
	.byte	1,5,20,9
	.half	.L946-.L945
	.byte	3,1,1,5,18,9
	.half	.L947-.L946
	.byte	1,5,20,9
	.half	.L948-.L947
	.byte	3,1,1,5,18,9
	.half	.L949-.L948
	.byte	1,5,20,9
	.half	.L950-.L949
	.byte	3,1,1,5,18,9
	.half	.L951-.L950
	.byte	1,5,20,9
	.half	.L952-.L951
	.byte	3,1,1,5,18,9
	.half	.L953-.L952
	.byte	1,5,20,9
	.half	.L954-.L953
	.byte	3,1,1,5,18,9
	.half	.L955-.L954
	.byte	1,5,20,9
	.half	.L956-.L955
	.byte	3,1,1,5,18,9
	.half	.L957-.L956
	.byte	1,5,20,9
	.half	.L958-.L957
	.byte	3,4,1,5,18,9
	.half	.L959-.L958
	.byte	1,5,20,9
	.half	.L960-.L959
	.byte	3,1,1,5,18,9
	.half	.L961-.L960
	.byte	1,5,20,9
	.half	.L962-.L961
	.byte	3,1,1,5,18,9
	.half	.L963-.L962
	.byte	1,5,20,9
	.half	.L964-.L963
	.byte	3,1,1,5,18,9
	.half	.L965-.L964
	.byte	1,5,20,9
	.half	.L966-.L965
	.byte	3,1,1,5,18,9
	.half	.L967-.L966
	.byte	1,5,20,9
	.half	.L968-.L967
	.byte	3,1,1,5,18,9
	.half	.L969-.L968
	.byte	1,5,20,9
	.half	.L970-.L969
	.byte	3,1,1,5,18,9
	.half	.L971-.L970
	.byte	1,5,20,9
	.half	.L972-.L971
	.byte	3,1,1,5,18,9
	.half	.L973-.L972
	.byte	1,5,20,9
	.half	.L974-.L973
	.byte	3,26,1,5,18,9
	.half	.L975-.L974
	.byte	1,5,20,9
	.half	.L976-.L975
	.byte	3,1,1,5,18,9
	.half	.L977-.L976
	.byte	1,5,20,9
	.half	.L978-.L977
	.byte	3,1,1,5,18,9
	.half	.L979-.L978
	.byte	1,5,20,9
	.half	.L980-.L979
	.byte	3,1,1,5,18,9
	.half	.L981-.L980
	.byte	1,5,20,9
	.half	.L982-.L981
	.byte	3,1,1,5,18,9
	.half	.L983-.L982
	.byte	1,5,20,9
	.half	.L984-.L983
	.byte	3,1,1,5,18,9
	.half	.L985-.L984
	.byte	1,5,20,9
	.half	.L986-.L985
	.byte	3,1,1,5,18,9
	.half	.L987-.L986
	.byte	1,5,20,9
	.half	.L988-.L987
	.byte	3,1,1,5,18,9
	.half	.L989-.L988
	.byte	1,5,20,9
	.half	.L990-.L989
	.byte	3,4,1,5,18,9
	.half	.L991-.L990
	.byte	1,5,20,9
	.half	.L992-.L991
	.byte	3,1,1,5,18,9
	.half	.L993-.L992
	.byte	1,5,20,9
	.half	.L994-.L993
	.byte	3,1,1,5,18,9
	.half	.L995-.L994
	.byte	1,5,20,9
	.half	.L996-.L995
	.byte	3,1,1,5,18,9
	.half	.L997-.L996
	.byte	1,5,20,9
	.half	.L998-.L997
	.byte	3,1,1,5,18,9
	.half	.L999-.L998
	.byte	1,5,20,9
	.half	.L1000-.L999
	.byte	3,1,1,5,18,9
	.half	.L1001-.L1000
	.byte	1,5,20,9
	.half	.L1002-.L1001
	.byte	3,1,1,5,18,9
	.half	.L1003-.L1002
	.byte	1,5,20,9
	.half	.L1004-.L1003
	.byte	3,1,1,5,18,9
	.half	.L1005-.L1004
	.byte	1,5,20,9
	.half	.L1006-.L1005
	.byte	3,4,1,5,18,9
	.half	.L1007-.L1006
	.byte	1,5,20,9
	.half	.L1008-.L1007
	.byte	3,1,1,5,18,9
	.half	.L1009-.L1008
	.byte	1,5,20,9
	.half	.L1010-.L1009
	.byte	3,1,1,5,18,9
	.half	.L1011-.L1010
	.byte	1,5,20,9
	.half	.L1012-.L1011
	.byte	3,1,1,5,18,9
	.half	.L1013-.L1012
	.byte	1,5,20,9
	.half	.L1014-.L1013
	.byte	3,1,1,5,18,9
	.half	.L1015-.L1014
	.byte	1,5,20,9
	.half	.L1016-.L1015
	.byte	3,1,1,5,18,9
	.half	.L1017-.L1016
	.byte	1,5,20,9
	.half	.L1018-.L1017
	.byte	3,1,1,5,18,9
	.half	.L1019-.L1018
	.byte	1,5,20,9
	.half	.L1020-.L1019
	.byte	3,1,1,5,18,9
	.half	.L1021-.L1020
	.byte	1,5,20,9
	.half	.L1022-.L1021
	.byte	3,4,1,5,18,9
	.half	.L1023-.L1022
	.byte	1,5,20,9
	.half	.L1024-.L1023
	.byte	3,1,1,5,18,9
	.half	.L1025-.L1024
	.byte	1,5,20,9
	.half	.L1026-.L1025
	.byte	3,1,1,5,18,9
	.half	.L1027-.L1026
	.byte	1,5,20,9
	.half	.L1028-.L1027
	.byte	3,1,1,5,18,9
	.half	.L1029-.L1028
	.byte	1,5,20,9
	.half	.L1030-.L1029
	.byte	3,1,1,5,18,9
	.half	.L1031-.L1030
	.byte	1,5,20,9
	.half	.L1032-.L1031
	.byte	3,1,1,5,18,9
	.half	.L1033-.L1032
	.byte	1,5,20,9
	.half	.L1034-.L1033
	.byte	3,1,1,5,18,9
	.half	.L1035-.L1034
	.byte	1,5,20,9
	.half	.L1036-.L1035
	.byte	3,1,1,5,18,9
	.half	.L1037-.L1036
	.byte	1,5,20,9
	.half	.L1038-.L1037
	.byte	3,26,1,5,18,9
	.half	.L1039-.L1038
	.byte	1,5,20,9
	.half	.L1040-.L1039
	.byte	3,1,1,5,18,9
	.half	.L1041-.L1040
	.byte	1,5,20,9
	.half	.L1042-.L1041
	.byte	3,1,1,5,18,9
	.half	.L1043-.L1042
	.byte	1,5,20,9
	.half	.L1044-.L1043
	.byte	3,1,1,5,18,9
	.half	.L1045-.L1044
	.byte	1,5,20,9
	.half	.L1046-.L1045
	.byte	3,1,1,5,18,9
	.half	.L1047-.L1046
	.byte	1,5,20,9
	.half	.L1048-.L1047
	.byte	3,1,1,5,18,9
	.half	.L1049-.L1048
	.byte	1,5,20,9
	.half	.L1050-.L1049
	.byte	3,1,1,5,18,9
	.half	.L1051-.L1050
	.byte	1,5,20,9
	.half	.L1052-.L1051
	.byte	3,1,1,5,18,9
	.half	.L1053-.L1052
	.byte	1,5,20,9
	.half	.L1054-.L1053
	.byte	3,4,1,5,18,9
	.half	.L1055-.L1054
	.byte	1,5,20,9
	.half	.L1056-.L1055
	.byte	3,1,1,5,18,9
	.half	.L1057-.L1056
	.byte	1,5,20,9
	.half	.L1058-.L1057
	.byte	3,1,1,5,18,9
	.half	.L1059-.L1058
	.byte	1,5,20,9
	.half	.L1060-.L1059
	.byte	3,1,1,5,18,9
	.half	.L1061-.L1060
	.byte	1,5,20,9
	.half	.L1062-.L1061
	.byte	3,1,1,5,18,9
	.half	.L1063-.L1062
	.byte	1,5,20,9
	.half	.L1064-.L1063
	.byte	3,1,1,5,18,9
	.half	.L1065-.L1064
	.byte	1,5,20,9
	.half	.L1066-.L1065
	.byte	3,1,1,5,18,9
	.half	.L1067-.L1066
	.byte	1,5,20,9
	.half	.L1068-.L1067
	.byte	3,1,1,5,18,9
	.half	.L1069-.L1068
	.byte	1,5,20,9
	.half	.L1070-.L1069
	.byte	3,4,1,5,18,9
	.half	.L1071-.L1070
	.byte	1,5,20,9
	.half	.L1072-.L1071
	.byte	3,1,1,5,18,9
	.half	.L1073-.L1072
	.byte	1,5,20,9
	.half	.L1074-.L1073
	.byte	3,1,1,5,18,9
	.half	.L1075-.L1074
	.byte	1,5,20,9
	.half	.L1076-.L1075
	.byte	3,1,1,5,18,9
	.half	.L1077-.L1076
	.byte	1,5,20,9
	.half	.L1078-.L1077
	.byte	3,1,1,5,18,9
	.half	.L1079-.L1078
	.byte	1,5,20,9
	.half	.L1080-.L1079
	.byte	3,1,1,5,18,9
	.half	.L1081-.L1080
	.byte	1,5,20,9
	.half	.L1082-.L1081
	.byte	3,1,1,5,18,9
	.half	.L1083-.L1082
	.byte	1,5,20,9
	.half	.L1084-.L1083
	.byte	3,1,1,5,18,9
	.half	.L1085-.L1084
	.byte	1,5,21,9
	.half	.L1086-.L1085
	.byte	3,26,1,5,19,9
	.half	.L1087-.L1086
	.byte	1,5,21,9
	.half	.L1088-.L1087
	.byte	3,1,1,5,19,9
	.half	.L1089-.L1088
	.byte	1,5,21,9
	.half	.L1090-.L1089
	.byte	3,1,1,5,19,9
	.half	.L1091-.L1090
	.byte	1,5,21,9
	.half	.L1092-.L1091
	.byte	3,1,1,5,19,9
	.half	.L1093-.L1092
	.byte	1,5,21,9
	.half	.L1094-.L1093
	.byte	3,4,1,5,19,9
	.half	.L1095-.L1094
	.byte	1,5,21,9
	.half	.L1096-.L1095
	.byte	3,1,1,5,19,9
	.half	.L1097-.L1096
	.byte	1,5,21,9
	.half	.L1098-.L1097
	.byte	3,1,1,5,19,9
	.half	.L1099-.L1098
	.byte	1,5,21,9
	.half	.L1100-.L1099
	.byte	3,1,1,5,19,9
	.half	.L1101-.L1100
	.byte	1,5,21,9
	.half	.L1102-.L1101
	.byte	3,4,1,5,19,9
	.half	.L1103-.L1102
	.byte	1,5,21,9
	.half	.L1104-.L1103
	.byte	3,1,1,5,19,9
	.half	.L1105-.L1104
	.byte	1,5,21,9
	.half	.L1106-.L1105
	.byte	3,1,1,5,19,9
	.half	.L1107-.L1106
	.byte	1,5,21,9
	.half	.L1108-.L1107
	.byte	3,1,1,5,19,9
	.half	.L1109-.L1108
	.byte	1,5,21,9
	.half	.L1110-.L1109
	.byte	3,4,1,5,19,9
	.half	.L1111-.L1110
	.byte	1,5,21,9
	.half	.L1112-.L1111
	.byte	3,1,1,5,19,9
	.half	.L1113-.L1112
	.byte	1,5,21,9
	.half	.L1114-.L1113
	.byte	3,1,1,5,19,9
	.half	.L1115-.L1114
	.byte	1,5,21,9
	.half	.L1116-.L1115
	.byte	3,1,1,5,19,9
	.half	.L1117-.L1116
	.byte	1,5,21,9
	.half	.L1118-.L1117
	.byte	3,4,1,5,19,9
	.half	.L1119-.L1118
	.byte	1,5,21,9
	.half	.L1120-.L1119
	.byte	3,1,1,5,19,9
	.half	.L1121-.L1120
	.byte	1,5,21,9
	.half	.L1122-.L1121
	.byte	3,1,1,5,19,9
	.half	.L1123-.L1122
	.byte	1,5,21,9
	.half	.L1124-.L1123
	.byte	3,1,1,5,19,9
	.half	.L1125-.L1124
	.byte	1,5,1,9
	.half	.L1126-.L1125
	.byte	3,30,1,7,9
	.half	.L174-.L1126
	.byte	0,1,1
.L820:
	.sdecl	'.debug_ranges',debug,cluster('Irq_ClearGtmIntFlags')
	.sect	'.debug_ranges'
.L173:
	.word	-1,.L5,0,.L174-.L5,0,0
	.sdecl	'.debug_info',debug,cluster('Irq_ClearHsmIntFlags')
	.sect	'.debug_info'
.L175:
	.word	214
	.half	3
	.word	.L176
	.byte	4,1
	.byte	'..\\BSW\\mcal_base\\irq_infineon_tricore\\ssc\\src\\Irq.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'C:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\Debug\\',0,1,1
	.word	.L178,.L177
	.byte	2
	.word	.L56
	.byte	3
	.byte	'Irq_ClearHsmIntFlags',0,1,190,5,13,1,1
	.word	.L7,.L218,.L6
	.byte	4
	.word	.L7,.L218
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('Irq_ClearHsmIntFlags')
	.sect	'.debug_abbrev'
.L176:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,17,1,18,1,64,6,0,0,4,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('Irq_ClearHsmIntFlags')
	.sect	'.debug_line'
.L177:
	.word	.L1128-.L1127
.L1127:
	.half	3
	.word	.L1130-.L1129
.L1129:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\BSW\\mcal_base\\irq_infineon_tricore\\ssc\\src\\Irq.c',0,0,0,0,0
.L1130:
	.byte	5,16,7,0,5,2
	.word	.L7
	.byte	3,192,5,1,5,14,9
	.half	.L1131-.L7
	.byte	1,5,16,9
	.half	.L1132-.L1131
	.byte	3,3,1,5,14,9
	.half	.L1133-.L1132
	.byte	1,5,1,9
	.half	.L1134-.L1133
	.byte	3,2,1,7,9
	.half	.L179-.L1134
	.byte	0,1,1
.L1128:
	.sdecl	'.debug_ranges',debug,cluster('Irq_ClearHsmIntFlags')
	.sect	'.debug_ranges'
.L178:
	.word	-1,.L7,0,.L179-.L7,0,0
	.sdecl	'.debug_info',debug,cluster('Irq_ClearGpsrGroupIntFlags')
	.sect	'.debug_info'
.L180:
	.word	220
	.half	3
	.word	.L181
	.byte	4,1
	.byte	'..\\BSW\\mcal_base\\irq_infineon_tricore\\ssc\\src\\Irq.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'C:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\Debug\\',0,1,1
	.word	.L183,.L182
	.byte	2
	.word	.L56
	.byte	3
	.byte	'Irq_ClearGpsrGroupIntFlags',0,1,202,5,13,1,1
	.word	.L9,.L219,.L8
	.byte	4
	.word	.L9,.L219
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('Irq_ClearGpsrGroupIntFlags')
	.sect	'.debug_abbrev'
.L181:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,17,1,18,1,64,6,0,0,4,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('Irq_ClearGpsrGroupIntFlags')
	.sect	'.debug_line'
.L182:
	.word	.L1136-.L1135
.L1135:
	.half	3
	.word	.L1138-.L1137
.L1137:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\BSW\\mcal_base\\irq_infineon_tricore\\ssc\\src\\Irq.c',0,0,0,0,0
.L1138:
	.byte	5,18,7,0,5,2
	.word	.L9
	.byte	3,205,5,1,5,16,9
	.half	.L1139-.L9
	.byte	1,5,18,9
	.half	.L1140-.L1139
	.byte	3,1,1,5,16,9
	.half	.L1141-.L1140
	.byte	1,5,18,9
	.half	.L1142-.L1141
	.byte	3,1,1,5,16,9
	.half	.L1143-.L1142
	.byte	1,5,18,9
	.half	.L1144-.L1143
	.byte	3,1,1,5,16,9
	.half	.L1145-.L1144
	.byte	1,5,18,9
	.half	.L1146-.L1145
	.byte	3,4,1,5,16,9
	.half	.L1147-.L1146
	.byte	1,5,18,9
	.half	.L1148-.L1147
	.byte	3,1,1,5,16,9
	.half	.L1149-.L1148
	.byte	1,5,18,9
	.half	.L1150-.L1149
	.byte	3,1,1,5,16,9
	.half	.L1151-.L1150
	.byte	1,5,18,9
	.half	.L1152-.L1151
	.byte	3,1,1,5,16,9
	.half	.L1153-.L1152
	.byte	1,5,18,9
	.half	.L1154-.L1153
	.byte	3,4,1,5,16,9
	.half	.L1155-.L1154
	.byte	1,5,18,9
	.half	.L1156-.L1155
	.byte	3,1,1,5,16,9
	.half	.L1157-.L1156
	.byte	1,5,18,9
	.half	.L1158-.L1157
	.byte	3,1,1,5,16,9
	.half	.L1159-.L1158
	.byte	1,5,18,9
	.half	.L1160-.L1159
	.byte	3,1,1,5,16,9
	.half	.L1161-.L1160
	.byte	1,5,1,9
	.half	.L1162-.L1161
	.byte	3,2,1,7,9
	.half	.L184-.L1162
	.byte	0,1,1
.L1136:
	.sdecl	'.debug_ranges',debug,cluster('Irq_ClearGpsrGroupIntFlags')
	.sect	'.debug_ranges'
.L183:
	.word	-1,.L9,0,.L184-.L9,0,0
	.sdecl	'.debug_info',debug,cluster('Irq_ClearDmaIntFlags')
	.sect	'.debug_info'
.L185:
	.word	214
	.half	3
	.word	.L186
	.byte	4,1
	.byte	'..\\BSW\\mcal_base\\irq_infineon_tricore\\ssc\\src\\Irq.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'C:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\Debug\\',0,1,1
	.word	.L188,.L187
	.byte	2
	.word	.L56
	.byte	3
	.byte	'Irq_ClearDmaIntFlags',0,1,164,8,13,1,1
	.word	.L11,.L220,.L10
	.byte	4
	.word	.L11,.L220
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('Irq_ClearDmaIntFlags')
	.sect	'.debug_abbrev'
.L186:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,17,1,18,1,64,6,0,0,4,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('Irq_ClearDmaIntFlags')
	.sect	'.debug_line'
.L187:
	.word	.L1164-.L1163
.L1163:
	.half	3
	.word	.L1166-.L1165
.L1165:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\BSW\\mcal_base\\irq_infineon_tricore\\ssc\\src\\Irq.c',0,0,0,0,0
.L1166:
	.byte	5,18,7,0,5,2
	.word	.L11
	.byte	3,166,8,1,5,16,9
	.half	.L1167-.L11
	.byte	1,5,18,9
	.half	.L1168-.L1167
	.byte	3,3,1,5,16,9
	.half	.L1169-.L1168
	.byte	1,5,18,9
	.half	.L1170-.L1169
	.byte	3,1,1,5,16,9
	.half	.L1171-.L1170
	.byte	1,5,18,9
	.half	.L1172-.L1171
	.byte	3,1,1,5,16,9
	.half	.L1173-.L1172
	.byte	1,5,18,9
	.half	.L1174-.L1173
	.byte	3,1,1,5,16,9
	.half	.L1175-.L1174
	.byte	1,5,18,9
	.half	.L1176-.L1175
	.byte	3,1,1,5,16,9
	.half	.L1177-.L1176
	.byte	1,5,18,9
	.half	.L1178-.L1177
	.byte	3,1,1,5,16,9
	.half	.L1179-.L1178
	.byte	1,5,18,9
	.half	.L1180-.L1179
	.byte	3,1,1,5,16,9
	.half	.L1181-.L1180
	.byte	1,5,18,9
	.half	.L1182-.L1181
	.byte	3,1,1,5,16,9
	.half	.L1183-.L1182
	.byte	1,5,18,9
	.half	.L1184-.L1183
	.byte	3,1,1,5,16,9
	.half	.L1185-.L1184
	.byte	1,5,18,9
	.half	.L1186-.L1185
	.byte	3,1,1,5,16,9
	.half	.L1187-.L1186
	.byte	1,5,19,9
	.half	.L1188-.L1187
	.byte	3,1,1,5,17,9
	.half	.L1189-.L1188
	.byte	1,5,19,9
	.half	.L1190-.L1189
	.byte	3,1,1,5,17,9
	.half	.L1191-.L1190
	.byte	1,5,19,9
	.half	.L1192-.L1191
	.byte	3,1,1,5,17,9
	.half	.L1193-.L1192
	.byte	1,5,19,9
	.half	.L1194-.L1193
	.byte	3,1,1,5,17,9
	.half	.L1195-.L1194
	.byte	1,5,19,9
	.half	.L1196-.L1195
	.byte	3,1,1,5,17,9
	.half	.L1197-.L1196
	.byte	1,5,19,9
	.half	.L1198-.L1197
	.byte	3,1,1,5,17,9
	.half	.L1199-.L1198
	.byte	1,5,19,9
	.half	.L1200-.L1199
	.byte	3,1,1,5,17,9
	.half	.L1201-.L1200
	.byte	1,5,19,9
	.half	.L1202-.L1201
	.byte	3,1,1,5,17,9
	.half	.L1203-.L1202
	.byte	1,5,19,9
	.half	.L1204-.L1203
	.byte	3,1,1,5,17,9
	.half	.L1205-.L1204
	.byte	1,5,19,9
	.half	.L1206-.L1205
	.byte	3,1,1,5,17,9
	.half	.L1207-.L1206
	.byte	1,5,19,9
	.half	.L1208-.L1207
	.byte	3,1,1,5,17,9
	.half	.L1209-.L1208
	.byte	1,5,19,9
	.half	.L1210-.L1209
	.byte	3,1,1,5,17,9
	.half	.L1211-.L1210
	.byte	1,5,19,9
	.half	.L1212-.L1211
	.byte	3,1,1,5,17,9
	.half	.L1213-.L1212
	.byte	1,5,19,9
	.half	.L1214-.L1213
	.byte	3,1,1,5,17,9
	.half	.L1215-.L1214
	.byte	1,5,19,9
	.half	.L1216-.L1215
	.byte	3,1,1,5,17,9
	.half	.L1217-.L1216
	.byte	1,5,19,9
	.half	.L1218-.L1217
	.byte	3,1,1,5,17,9
	.half	.L1219-.L1218
	.byte	1,5,19,9
	.half	.L1220-.L1219
	.byte	3,1,1,5,17,9
	.half	.L1221-.L1220
	.byte	1,5,19,9
	.half	.L1222-.L1221
	.byte	3,1,1,5,17,9
	.half	.L1223-.L1222
	.byte	1,5,19,9
	.half	.L1224-.L1223
	.byte	3,1,1,5,17,9
	.half	.L1225-.L1224
	.byte	1,5,19,9
	.half	.L1226-.L1225
	.byte	3,1,1,5,17,9
	.half	.L1227-.L1226
	.byte	1,5,19,9
	.half	.L1228-.L1227
	.byte	3,1,1,5,17,9
	.half	.L1229-.L1228
	.byte	1,5,19,9
	.half	.L1230-.L1229
	.byte	3,1,1,5,17,9
	.half	.L1231-.L1230
	.byte	1,5,19,9
	.half	.L1232-.L1231
	.byte	3,1,1,5,17,9
	.half	.L1233-.L1232
	.byte	1,5,19,9
	.half	.L1234-.L1233
	.byte	3,1,1,5,17,9
	.half	.L1235-.L1234
	.byte	1,5,19,9
	.half	.L1236-.L1235
	.byte	3,1,1,5,17,9
	.half	.L1237-.L1236
	.byte	1,5,19,9
	.half	.L1238-.L1237
	.byte	3,1,1,5,17,9
	.half	.L1239-.L1238
	.byte	1,5,19,9
	.half	.L1240-.L1239
	.byte	3,1,1,5,17,9
	.half	.L1241-.L1240
	.byte	1,5,19,9
	.half	.L1242-.L1241
	.byte	3,1,1,5,17,9
	.half	.L1243-.L1242
	.byte	1,5,19,9
	.half	.L1244-.L1243
	.byte	3,1,1,5,17,9
	.half	.L1245-.L1244
	.byte	1,5,19,9
	.half	.L1246-.L1245
	.byte	3,1,1,5,17,9
	.half	.L1247-.L1246
	.byte	1,5,19,9
	.half	.L1248-.L1247
	.byte	3,1,1,5,17,9
	.half	.L1249-.L1248
	.byte	1,5,19,9
	.half	.L1250-.L1249
	.byte	3,1,1,5,17,9
	.half	.L1251-.L1250
	.byte	1,5,19,9
	.half	.L1252-.L1251
	.byte	3,1,1,5,17,9
	.half	.L1253-.L1252
	.byte	1,5,19,9
	.half	.L1254-.L1253
	.byte	3,1,1,5,17,9
	.half	.L1255-.L1254
	.byte	1,5,19,9
	.half	.L1256-.L1255
	.byte	3,1,1,5,17,9
	.half	.L1257-.L1256
	.byte	1,5,19,9
	.half	.L1258-.L1257
	.byte	3,1,1,5,17,9
	.half	.L1259-.L1258
	.byte	1,5,19,9
	.half	.L1260-.L1259
	.byte	3,1,1,5,17,9
	.half	.L1261-.L1260
	.byte	1,5,19,9
	.half	.L1262-.L1261
	.byte	3,1,1,5,17,9
	.half	.L1263-.L1262
	.byte	1,5,19,9
	.half	.L1264-.L1263
	.byte	3,4,1,5,17,9
	.half	.L1265-.L1264
	.byte	1,5,19,9
	.half	.L1266-.L1265
	.byte	3,1,1,5,17,9
	.half	.L1267-.L1266
	.byte	1,5,19,9
	.half	.L1268-.L1267
	.byte	3,1,1,5,17,9
	.half	.L1269-.L1268
	.byte	1,5,19,9
	.half	.L1270-.L1269
	.byte	3,1,1,5,17,9
	.half	.L1271-.L1270
	.byte	1,5,19,9
	.half	.L1272-.L1271
	.byte	3,1,1,5,17,9
	.half	.L1273-.L1272
	.byte	1,5,19,9
	.half	.L1274-.L1273
	.byte	3,1,1,5,17,9
	.half	.L1275-.L1274
	.byte	1,5,19,9
	.half	.L1276-.L1275
	.byte	3,1,1,5,17,9
	.half	.L1277-.L1276
	.byte	1,5,19,9
	.half	.L1278-.L1277
	.byte	3,1,1,5,17,9
	.half	.L1279-.L1278
	.byte	1,5,19,9
	.half	.L1280-.L1279
	.byte	3,1,1,5,17,9
	.half	.L1281-.L1280
	.byte	1,5,19,9
	.half	.L1282-.L1281
	.byte	3,1,1,5,17,9
	.half	.L1283-.L1282
	.byte	1,5,19,9
	.half	.L1284-.L1283
	.byte	3,1,1,5,17,9
	.half	.L1285-.L1284
	.byte	1,5,19,9
	.half	.L1286-.L1285
	.byte	3,1,1,5,17,9
	.half	.L1287-.L1286
	.byte	1,5,19,9
	.half	.L1288-.L1287
	.byte	3,1,1,5,17,9
	.half	.L1289-.L1288
	.byte	1,5,19,9
	.half	.L1290-.L1289
	.byte	3,1,1,5,17,9
	.half	.L1291-.L1290
	.byte	1,5,19,9
	.half	.L1292-.L1291
	.byte	3,1,1,5,17,9
	.half	.L1293-.L1292
	.byte	1,5,19,9
	.half	.L1294-.L1293
	.byte	3,1,1,5,17,9
	.half	.L1295-.L1294
	.byte	1,5,1,9
	.half	.L1296-.L1295
	.byte	3,198,0,1,7,9
	.half	.L189-.L1296
	.byte	0,1,1
.L1164:
	.sdecl	'.debug_ranges',debug,cluster('Irq_ClearDmaIntFlags')
	.sect	'.debug_ranges'
.L188:
	.word	-1,.L11,0,.L189-.L11,0,0
	.sdecl	'.debug_info',debug,cluster('Irq_ClearStmIntFlags')
	.sect	'.debug_info'
.L190:
	.word	214
	.half	3
	.word	.L191
	.byte	4,1
	.byte	'..\\BSW\\mcal_base\\irq_infineon_tricore\\ssc\\src\\Irq.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'C:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\Debug\\',0,1,1
	.word	.L193,.L192
	.byte	2
	.word	.L56
	.byte	3
	.byte	'Irq_ClearStmIntFlags',0,1,182,9,13,1,1
	.word	.L13,.L221,.L12
	.byte	4
	.word	.L13,.L221
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('Irq_ClearStmIntFlags')
	.sect	'.debug_abbrev'
.L191:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,17,1,18,1,64,6,0,0,4,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('Irq_ClearStmIntFlags')
	.sect	'.debug_line'
.L192:
	.word	.L1298-.L1297
.L1297:
	.half	3
	.word	.L1300-.L1299
.L1299:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\BSW\\mcal_base\\irq_infineon_tricore\\ssc\\src\\Irq.c',0,0,0,0,0
.L1300:
	.byte	5,19,7,0,5,2
	.word	.L13
	.byte	3,185,9,1,5,17,9
	.half	.L1301-.L13
	.byte	1,5,19,9
	.half	.L1302-.L1301
	.byte	3,1,1,5,17,9
	.half	.L1303-.L1302
	.byte	1,5,19,9
	.half	.L1304-.L1303
	.byte	3,4,1,5,17,9
	.half	.L1305-.L1304
	.byte	1,5,19,9
	.half	.L1306-.L1305
	.byte	3,1,1,5,17,9
	.half	.L1307-.L1306
	.byte	1,5,19,9
	.half	.L1308-.L1307
	.byte	3,4,1,5,17,9
	.half	.L1309-.L1308
	.byte	1,5,19,9
	.half	.L1310-.L1309
	.byte	3,1,1,5,17,9
	.half	.L1311-.L1310
	.byte	1,5,1,9
	.half	.L1312-.L1311
	.byte	3,3,1,7,9
	.half	.L194-.L1312
	.byte	0,1,1
.L1298:
	.sdecl	'.debug_ranges',debug,cluster('Irq_ClearStmIntFlags')
	.sect	'.debug_ranges'
.L193:
	.word	-1,.L13,0,.L194-.L13,0,0
	.sdecl	'.debug_loc',debug,cluster('IrqAdc_Init')
	.sect	'.debug_loc'
.L30:
	.word	-1,.L31,0,.L204-.L31
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IrqAscLin_Init')
	.sect	'.debug_loc'
.L14:
	.word	-1,.L15,0,.L195-.L15
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IrqCan_Init')
	.sect	'.debug_loc'
.L22:
	.word	-1,.L23,0,.L197-.L23
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IrqCcu6_Init')
	.sect	'.debug_loc'
.L16:
	.word	-1,.L17,0,.L196-.L17
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IrqDma_Init')
	.sect	'.debug_loc'
.L40:
	.word	-1,.L41,0,.L207-.L41
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IrqDsadc_Init')
	.sect	'.debug_loc'
.L32:
	.word	-1,.L33,0,.L208-.L33
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IrqEthernet_Init')
	.sect	'.debug_loc'
.L38:
	.word	-1,.L39,0,.L205-.L39
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IrqFlexray_Init')
	.sect	'.debug_loc'
.L36:
	.word	-1,.L37,0,.L202-.L37
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IrqGpsrGroup_Init')
	.sect	'.debug_loc'
.L26:
	.word	-1,.L27,0,.L201-.L27
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IrqGpt_Init')
	.sect	'.debug_loc'
.L18:
	.word	-1,.L19,0,.L199-.L19
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IrqGtm_Init')
	.sect	'.debug_loc'
.L20:
	.word	-1,.L21,0,.L200-.L21
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IrqHsm_Init')
	.sect	'.debug_loc'
.L24:
	.word	-1,.L25,0,.L198-.L25
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IrqHssl_Init')
	.sect	'.debug_loc'
.L52:
	.word	-1,.L53,0,.L213-.L53
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IrqI2c_Init')
	.sect	'.debug_loc'
.L50:
	.word	-1,.L51,0,.L212-.L51
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IrqMsc_Init')
	.sect	'.debug_loc'
.L34:
	.word	-1,.L35,0,.L206-.L35
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IrqPmu_Init')
	.sect	'.debug_loc'
.L46:
	.word	-1,.L47,0,.L210-.L47
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IrqScu_Init')
	.sect	'.debug_loc'
.L44:
	.word	-1,.L45,0,.L209-.L45
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IrqSent_Init')
	.sect	'.debug_loc'
.L48:
	.word	-1,.L49,0,.L211-.L49
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IrqSpi_Init')
	.sect	'.debug_loc'
.L28:
	.word	-1,.L29,0,.L203-.L29
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IrqStm_Init')
	.sect	'.debug_loc'
.L42:
	.word	-1,.L43,0,.L215-.L43
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Irq_ClearAllInterruptFlags')
	.sect	'.debug_loc'
.L54:
	.word	-1,.L55,0,.L214-.L55
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Irq_ClearDmaIntFlags')
	.sect	'.debug_loc'
.L10:
	.word	-1,.L11,0,.L220-.L11
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Irq_ClearGpsrGroupIntFlags')
	.sect	'.debug_loc'
.L8:
	.word	-1,.L9,0,.L219-.L9
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Irq_ClearGptIntFlags')
	.sect	'.debug_loc'
.L2:
	.word	-1,.L3,0,.L216-.L3
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Irq_ClearGtmIntFlags')
	.sect	'.debug_loc'
.L4:
	.word	-1,.L5,0,.L217-.L5
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Irq_ClearHsmIntFlags')
	.sect	'.debug_loc'
.L6:
	.word	-1,.L7,0,.L218-.L7
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Irq_ClearStmIntFlags')
	.sect	'.debug_loc'
.L12:
	.word	-1,.L13,0,.L221-.L13
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_frame',debug
	.sect	'.debug_frame'
.L1313:
	.word	48
	.word	-1
	.byte	3,0,2,1,27,12,26,0,8,26,8,27,8,30,8,29,8,28,8,16,8,17,8,24,8,25,8,31,8,32,8,33,8,34,8,35,8,36,8,37,8,38
	.byte	8,39
	.sdecl	'.debug_frame',debug,cluster('Irq_ClearGptIntFlags')
	.sect	'.debug_frame'
	.word	24
	.word	.L1313,.L3,.L216-.L3
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('Irq_ClearGtmIntFlags')
	.sect	'.debug_frame'
	.word	24
	.word	.L1313,.L5,.L217-.L5
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('Irq_ClearHsmIntFlags')
	.sect	'.debug_frame'
	.word	24
	.word	.L1313,.L7,.L218-.L7
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('Irq_ClearGpsrGroupIntFlags')
	.sect	'.debug_frame'
	.word	24
	.word	.L1313,.L9,.L219-.L9
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('Irq_ClearDmaIntFlags')
	.sect	'.debug_frame'
	.word	24
	.word	.L1313,.L11,.L220-.L11
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('Irq_ClearStmIntFlags')
	.sect	'.debug_frame'
	.word	24
	.word	.L1313,.L13,.L221-.L13
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('IrqAscLin_Init')
	.sect	'.debug_frame'
	.word	24
	.word	.L1313,.L15,.L195-.L15
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('IrqCcu6_Init')
	.sect	'.debug_frame'
	.word	24
	.word	.L1313,.L17,.L196-.L17
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('IrqGpt_Init')
	.sect	'.debug_frame'
	.word	24
	.word	.L1313,.L19,.L199-.L19
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('IrqGtm_Init')
	.sect	'.debug_frame'
	.word	24
	.word	.L1313,.L21,.L200-.L21
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('IrqCan_Init')
	.sect	'.debug_frame'
	.word	24
	.word	.L1313,.L23,.L197-.L23
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('IrqHsm_Init')
	.sect	'.debug_frame'
	.word	24
	.word	.L1313,.L25,.L198-.L25
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('IrqGpsrGroup_Init')
	.sect	'.debug_frame'
	.word	24
	.word	.L1313,.L27,.L201-.L27
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('IrqSpi_Init')
	.sect	'.debug_frame'
	.word	24
	.word	.L1313,.L29,.L203-.L29
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('IrqAdc_Init')
	.sect	'.debug_frame'
	.word	24
	.word	.L1313,.L31,.L204-.L31
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('IrqDsadc_Init')
	.sect	'.debug_frame'
	.word	24
	.word	.L1313,.L33,.L208-.L33
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('IrqMsc_Init')
	.sect	'.debug_frame'
	.word	24
	.word	.L1313,.L35,.L206-.L35
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('IrqFlexray_Init')
	.sect	'.debug_frame'
	.word	24
	.word	.L1313,.L37,.L202-.L37
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('IrqEthernet_Init')
	.sect	'.debug_frame'
	.word	24
	.word	.L1313,.L39,.L205-.L39
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('IrqDma_Init')
	.sect	'.debug_frame'
	.word	24
	.word	.L1313,.L41,.L207-.L41
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('IrqStm_Init')
	.sect	'.debug_frame'
	.word	24
	.word	.L1313,.L43,.L215-.L43
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('IrqScu_Init')
	.sect	'.debug_frame'
	.word	24
	.word	.L1313,.L45,.L209-.L45
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('IrqPmu_Init')
	.sect	'.debug_frame'
	.word	24
	.word	.L1313,.L47,.L210-.L47
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('IrqSent_Init')
	.sect	'.debug_frame'
	.word	24
	.word	.L1313,.L49,.L211-.L49
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('IrqI2c_Init')
	.sect	'.debug_frame'
	.word	24
	.word	.L1313,.L51,.L212-.L51
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('IrqHssl_Init')
	.sect	'.debug_frame'
	.word	24
	.word	.L1313,.L53,.L213-.L53
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('Irq_ClearAllInterruptFlags')
	.sect	'.debug_frame'
	.word	12
	.word	.L1313,.L55,.L214-.L55

; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  3087  #endif /* (IFX_MCAL_USED == STD_ON) */
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  3088  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  3089  #if (IFX_MCAL_USED == STD_ON)
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  3090  #define IRQ_STOP_SEC_CODE
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  3091  #include "MemMap.h"
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  3092  #else
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  3093  #define IFX_IRQ_STOP_SEC_CODE_ASIL_B
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  3094  #include "Ifx_MemMap.h"
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  3095  #endif
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  3096  
; ..\BSW\mcal_base\irq_infineon_tricore\ssc\src\Irq.c	  3097  

	; Module end
