#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include <cydevice.h>
#include <cydevice_trm.h>

/* Pin_Sampler_Completed_Sample */
#define Pin_Sampler_Completed_Sample__0__MASK 0x10u
#define Pin_Sampler_Completed_Sample__0__PC CYREG_PRT4_PC4
#define Pin_Sampler_Completed_Sample__0__PORT 4u
#define Pin_Sampler_Completed_Sample__0__SHIFT 4
#define Pin_Sampler_Completed_Sample__AG CYREG_PRT4_AG
#define Pin_Sampler_Completed_Sample__AMUX CYREG_PRT4_AMUX
#define Pin_Sampler_Completed_Sample__BIE CYREG_PRT4_BIE
#define Pin_Sampler_Completed_Sample__BIT_MASK CYREG_PRT4_BIT_MASK
#define Pin_Sampler_Completed_Sample__BYP CYREG_PRT4_BYP
#define Pin_Sampler_Completed_Sample__CTL CYREG_PRT4_CTL
#define Pin_Sampler_Completed_Sample__DM0 CYREG_PRT4_DM0
#define Pin_Sampler_Completed_Sample__DM1 CYREG_PRT4_DM1
#define Pin_Sampler_Completed_Sample__DM2 CYREG_PRT4_DM2
#define Pin_Sampler_Completed_Sample__DR CYREG_PRT4_DR
#define Pin_Sampler_Completed_Sample__INP_DIS CYREG_PRT4_INP_DIS
#define Pin_Sampler_Completed_Sample__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Pin_Sampler_Completed_Sample__LCD_EN CYREG_PRT4_LCD_EN
#define Pin_Sampler_Completed_Sample__MASK 0x10u
#define Pin_Sampler_Completed_Sample__PORT 4u
#define Pin_Sampler_Completed_Sample__PRT CYREG_PRT4_PRT
#define Pin_Sampler_Completed_Sample__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Pin_Sampler_Completed_Sample__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Pin_Sampler_Completed_Sample__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Pin_Sampler_Completed_Sample__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Pin_Sampler_Completed_Sample__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Pin_Sampler_Completed_Sample__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Pin_Sampler_Completed_Sample__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Pin_Sampler_Completed_Sample__PS CYREG_PRT4_PS
#define Pin_Sampler_Completed_Sample__SHIFT 4
#define Pin_Sampler_Completed_Sample__SLW CYREG_PRT4_SLW

/* Pin_Sampler_Sampler_Count */
#define Pin_Sampler_Sampler_Count__0__MASK 0x04u
#define Pin_Sampler_Sampler_Count__0__PC CYREG_PRT4_PC2
#define Pin_Sampler_Sampler_Count__0__PORT 4u
#define Pin_Sampler_Sampler_Count__0__SHIFT 2
#define Pin_Sampler_Sampler_Count__AG CYREG_PRT4_AG
#define Pin_Sampler_Sampler_Count__AMUX CYREG_PRT4_AMUX
#define Pin_Sampler_Sampler_Count__BIE CYREG_PRT4_BIE
#define Pin_Sampler_Sampler_Count__BIT_MASK CYREG_PRT4_BIT_MASK
#define Pin_Sampler_Sampler_Count__BYP CYREG_PRT4_BYP
#define Pin_Sampler_Sampler_Count__CTL CYREG_PRT4_CTL
#define Pin_Sampler_Sampler_Count__DM0 CYREG_PRT4_DM0
#define Pin_Sampler_Sampler_Count__DM1 CYREG_PRT4_DM1
#define Pin_Sampler_Sampler_Count__DM2 CYREG_PRT4_DM2
#define Pin_Sampler_Sampler_Count__DR CYREG_PRT4_DR
#define Pin_Sampler_Sampler_Count__INP_DIS CYREG_PRT4_INP_DIS
#define Pin_Sampler_Sampler_Count__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Pin_Sampler_Sampler_Count__LCD_EN CYREG_PRT4_LCD_EN
#define Pin_Sampler_Sampler_Count__MASK 0x04u
#define Pin_Sampler_Sampler_Count__PORT 4u
#define Pin_Sampler_Sampler_Count__PRT CYREG_PRT4_PRT
#define Pin_Sampler_Sampler_Count__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Pin_Sampler_Sampler_Count__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Pin_Sampler_Sampler_Count__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Pin_Sampler_Sampler_Count__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Pin_Sampler_Sampler_Count__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Pin_Sampler_Sampler_Count__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Pin_Sampler_Sampler_Count__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Pin_Sampler_Sampler_Count__PS CYREG_PRT4_PS
#define Pin_Sampler_Sampler_Count__SHIFT 2
#define Pin_Sampler_Sampler_Count__SLW CYREG_PRT4_SLW

/* Pin_Sampler_Trigger */
#define Pin_Sampler_Trigger__0__MASK 0x40u
#define Pin_Sampler_Trigger__0__PC CYREG_PRT4_PC6
#define Pin_Sampler_Trigger__0__PORT 4u
#define Pin_Sampler_Trigger__0__SHIFT 6
#define Pin_Sampler_Trigger__AG CYREG_PRT4_AG
#define Pin_Sampler_Trigger__AMUX CYREG_PRT4_AMUX
#define Pin_Sampler_Trigger__BIE CYREG_PRT4_BIE
#define Pin_Sampler_Trigger__BIT_MASK CYREG_PRT4_BIT_MASK
#define Pin_Sampler_Trigger__BYP CYREG_PRT4_BYP
#define Pin_Sampler_Trigger__CTL CYREG_PRT4_CTL
#define Pin_Sampler_Trigger__DM0 CYREG_PRT4_DM0
#define Pin_Sampler_Trigger__DM1 CYREG_PRT4_DM1
#define Pin_Sampler_Trigger__DM2 CYREG_PRT4_DM2
#define Pin_Sampler_Trigger__DR CYREG_PRT4_DR
#define Pin_Sampler_Trigger__INP_DIS CYREG_PRT4_INP_DIS
#define Pin_Sampler_Trigger__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Pin_Sampler_Trigger__LCD_EN CYREG_PRT4_LCD_EN
#define Pin_Sampler_Trigger__MASK 0x40u
#define Pin_Sampler_Trigger__PORT 4u
#define Pin_Sampler_Trigger__PRT CYREG_PRT4_PRT
#define Pin_Sampler_Trigger__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Pin_Sampler_Trigger__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Pin_Sampler_Trigger__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Pin_Sampler_Trigger__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Pin_Sampler_Trigger__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Pin_Sampler_Trigger__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Pin_Sampler_Trigger__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Pin_Sampler_Trigger__PS CYREG_PRT4_PS
#define Pin_Sampler_Trigger__SHIFT 6
#define Pin_Sampler_Trigger__SLW CYREG_PRT4_SLW

/* isr_SampleCounter */
#define isr_SampleCounter__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_SampleCounter__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_SampleCounter__INTC_MASK 0x01u
#define isr_SampleCounter__INTC_NUMBER 0u
#define isr_SampleCounter__INTC_PRIOR_NUM 7u
#define isr_SampleCounter__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define isr_SampleCounter__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_SampleCounter__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Pin_Sampler_Power */
#define Pin_Sampler_Power__0__MASK 0x80u
#define Pin_Sampler_Power__0__PC CYREG_PRT4_PC7
#define Pin_Sampler_Power__0__PORT 4u
#define Pin_Sampler_Power__0__SHIFT 7
#define Pin_Sampler_Power__AG CYREG_PRT4_AG
#define Pin_Sampler_Power__AMUX CYREG_PRT4_AMUX
#define Pin_Sampler_Power__BIE CYREG_PRT4_BIE
#define Pin_Sampler_Power__BIT_MASK CYREG_PRT4_BIT_MASK
#define Pin_Sampler_Power__BYP CYREG_PRT4_BYP
#define Pin_Sampler_Power__CTL CYREG_PRT4_CTL
#define Pin_Sampler_Power__DM0 CYREG_PRT4_DM0
#define Pin_Sampler_Power__DM1 CYREG_PRT4_DM1
#define Pin_Sampler_Power__DM2 CYREG_PRT4_DM2
#define Pin_Sampler_Power__DR CYREG_PRT4_DR
#define Pin_Sampler_Power__INP_DIS CYREG_PRT4_INP_DIS
#define Pin_Sampler_Power__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Pin_Sampler_Power__LCD_EN CYREG_PRT4_LCD_EN
#define Pin_Sampler_Power__MASK 0x80u
#define Pin_Sampler_Power__PORT 4u
#define Pin_Sampler_Power__PRT CYREG_PRT4_PRT
#define Pin_Sampler_Power__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Pin_Sampler_Power__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Pin_Sampler_Power__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Pin_Sampler_Power__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Pin_Sampler_Power__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Pin_Sampler_Power__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Pin_Sampler_Power__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Pin_Sampler_Power__PS CYREG_PRT4_PS
#define Pin_Sampler_Power__SHIFT 7
#define Pin_Sampler_Power__SLW CYREG_PRT4_SLW

/* BottleCount */
#define BottleCount_sts_sts_reg__0__MASK 0x01u
#define BottleCount_sts_sts_reg__0__POS 0
#define BottleCount_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define BottleCount_sts_sts_reg__16BIT_STATUS_REG CYREG_B0_UDB12_13_ST
#define BottleCount_sts_sts_reg__1__MASK 0x02u
#define BottleCount_sts_sts_reg__1__POS 1
#define BottleCount_sts_sts_reg__2__MASK 0x04u
#define BottleCount_sts_sts_reg__2__POS 2
#define BottleCount_sts_sts_reg__3__MASK 0x08u
#define BottleCount_sts_sts_reg__3__POS 3
#define BottleCount_sts_sts_reg__4__MASK 0x10u
#define BottleCount_sts_sts_reg__4__POS 4
#define BottleCount_sts_sts_reg__5__MASK 0x20u
#define BottleCount_sts_sts_reg__5__POS 5
#define BottleCount_sts_sts_reg__6__MASK 0x40u
#define BottleCount_sts_sts_reg__6__POS 6
#define BottleCount_sts_sts_reg__7__MASK 0x80u
#define BottleCount_sts_sts_reg__7__POS 7
#define BottleCount_sts_sts_reg__MASK 0xFFu
#define BottleCount_sts_sts_reg__MASK_REG CYREG_B0_UDB12_MSK
#define BottleCount_sts_sts_reg__STATUS_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define BottleCount_sts_sts_reg__STATUS_REG CYREG_B0_UDB12_ST

/* SlowClock_1 */
#define SlowClock_1__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define SlowClock_1__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define SlowClock_1__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define SlowClock_1__CFG2_SRC_SEL_MASK 0x07u
#define SlowClock_1__INDEX 0x01u
#define SlowClock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define SlowClock_1__PM_ACT_MSK 0x02u
#define SlowClock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define SlowClock_1__PM_STBY_MSK 0x02u

/* SlowClock */
#define SlowClock__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define SlowClock__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define SlowClock__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define SlowClock__CFG2_SRC_SEL_MASK 0x07u
#define SlowClock__INDEX 0x00u
#define SlowClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define SlowClock__PM_ACT_MSK 0x01u
#define SlowClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define SlowClock__PM_STBY_MSK 0x01u

/* Miscellaneous */
/* -- WARNING: define names containing LEOPARD or PANTHER are deprecated and will be removed in a future release */
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIG_FASTBOOT_ENABLED 0
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_DIE_PANTHER 3u
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_DIE_PANTHER
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 2u
#define CYDEV_CHIP_DIE_PSOC5LP 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x0E13C069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 2u
#define CYDEV_CHIP_MEMBER_5B 4u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5A
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5A_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REV_PANTHER_PRODUCTION
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_DATA_CACHE_ENABLED 0
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_REQXRES 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DEBUG_ENABLE_MASK 0x01u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DBG_DBE
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x1000
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000001u
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x4000
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5
#define CYDEV_VIO3_MV 5000
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
