<pragmas>
<pragma file="core.cpp" line="129" pragmaType="pipeline" parentfunction="execute" off="0" ii="1" rewind="0" style=""/>
<pragma file="core.cpp" line="58" pragmaType="pipeline" parentfunction="load_data_a" off="0" ii="1" rewind="0" style=""/>
<pragma file="core.cpp" line="116" pragmaType="inline" parentfunction="load_data_and_op" off="0" region="0" recursive="0"/>
<pragma file="core.cpp" line="168" pragmaType="pipeline" parentfunction="write_back" off="0" ii="1" rewind="0" style=""/>
<pragma file="" line="0" pragmaType="inline" parentfunction="write" off="0" region="0" recursive="0"/>
<pragma file="core.cpp" line="83" pragmaType="pipeline" parentfunction="load_op" off="0" ii="1" rewind="0" style=""/>
<pragma file="" line="0" pragmaType="inline" parentfunction="empty" off="0" region="0" recursive="0"/>
<pragma file="" line="0" pragmaType="inline" parentfunction="read" off="0" region="0" recursive="0"/>
<pragma file="core.cpp" line="96" pragmaType="pipeline" parentfunction="store_op" off="0" ii="1" rewind="0" style=""/>
<pragma file="core.cpp" line="69" pragmaType="pipeline" parentfunction="load_data_b" off="0" ii="1" rewind="0" style=""/>
<pragma file="" line="0" pragmaType="inline" parentfunction="read" off="0" region="0" recursive="0"/>
<pragma file="core.cpp" line="225" pragmaType="dataflow" parentfunction="ALU_sys_HDL" disable_start_propagation="0"/>
<pragma file="core.cpp" line="193" pragmaType="interface" parentfunction="ALU_sys_HDL" mode="s_axilite" port="a" bundle="control" offset="-1" name="" clock="" impl="" register="0"/>
<pragma file="core.cpp" line="194" pragmaType="interface" parentfunction="ALU_sys_HDL" mode="s_axilite" port="b" bundle="control" offset="-1" name="" clock="" impl="" register="0"/>
<pragma file="core.cpp" line="195" pragmaType="interface" parentfunction="ALU_sys_HDL" mode="s_axilite" port="c" bundle="control" offset="-1" name="" clock="" impl="" register="0"/>
<pragma file="core.cpp" line="196" pragmaType="interface" parentfunction="ALU_sys_HDL" mode="s_axilite" port="op" bundle="control" offset="-1" name="" clock="" impl="" register="0"/>
<pragma file="core.cpp" line="197" pragmaType="interface" parentfunction="ALU_sys_HDL" mode="s_axilite" port="selec" bundle="control" offset="-1" name="" clock="" impl="" register="0"/>
<pragma file="core.cpp" line="199" pragmaType="interface" parentfunction="ALU_sys_HDL" mode="s_axilite" port="" bundle="control" offset="-1" name="" clock="" impl="" register="0"/>
<pragma file="core.cpp" line="201" pragmaType="interface" parentfunction="ALU_sys_HDL" mode="m_axi" port="a" bundle="gmem0" offset="slave" name="" depth="100" num_read_outstanding="-1" num_write_outstanding="-1" max_burst_read_length="-1" max_burst_write_length="-1" latency="-1" max_widen_bitwidth="-1" channel=""/>
<pragma file="core.cpp" line="202" pragmaType="interface" parentfunction="ALU_sys_HDL" mode="m_axi" port="b" bundle="gmem1" offset="slave" name="" depth="100" num_read_outstanding="-1" num_write_outstanding="-1" max_burst_read_length="-1" max_burst_write_length="-1" latency="-1" max_widen_bitwidth="-1" channel=""/>
<pragma file="core.cpp" line="203" pragmaType="interface" parentfunction="ALU_sys_HDL" mode="m_axi" port="c" bundle="gmem2" offset="slave" name="" depth="100" num_read_outstanding="-1" num_write_outstanding="-1" max_burst_read_length="-1" max_burst_write_length="-1" latency="-1" max_widen_bitwidth="-1" channel=""/>
<pragma file="core.cpp" line="204" pragmaType="interface" parentfunction="ALU_sys_HDL" mode="m_axi" port="op" bundle="gmem3" offset="slave" name="" depth="100" num_read_outstanding="-1" num_write_outstanding="-1" max_burst_read_length="-1" max_burst_write_length="-1" latency="-1" max_widen_bitwidth="-1" channel=""/>
<pragma file="core.cpp" line="207" pragmaType="stream" parentfunction="ALU_sys_HDL" depth="100" type="fifo" variable="_ZZ11ALU_sys_HDLPViS0_S0_S0_iE6data_a"/>
<pragma file="core.cpp" line="211" pragmaType="stream" parentfunction="ALU_sys_HDL" depth="100" type="fifo" variable="_ZZ11ALU_sys_HDLPViS0_S0_S0_iE6data_b"/>
<pragma file="core.cpp" line="215" pragmaType="stream" parentfunction="ALU_sys_HDL" depth="100" type="fifo" variable="_ZZ11ALU_sys_HDLPViS0_S0_S0_iE11data_result"/>
<pragma file="core.cpp" line="219" pragmaType="stream" parentfunction="ALU_sys_HDL" depth="100" type="fifo" variable="_ZZ11ALU_sys_HDLPViS0_S0_S0_iE13ALU_operation"/>
<pragma file="" line="0" pragmaType="inline" parentfunction="hls::stream<int, 0>::stream(char const*)" off="0" region="0" recursive="0"/>
</pragmas>
