{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 19,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Collecting sklearn\n",
      "Collecting scikit-learn (from sklearn)\n",
      "  Using cached https://files.pythonhosted.org/packages/e2/4c/6111b9a325f29527d7f262e2ee8c730d354b47a728d955e186dacad57a0d/scikit_learn-0.24.1-cp36-cp36m-manylinux2010_x86_64.whl\n",
      "Collecting threadpoolctl>=2.0.0 (from scikit-learn->sklearn)\n",
      "  Using cached https://files.pythonhosted.org/packages/f7/12/ec3f2e203afa394a149911729357aa48affc59c20e2c1c8297a60f33f133/threadpoolctl-2.1.0-py3-none-any.whl\n",
      "Requirement already satisfied: scipy>=0.19.1 in /opt/conda/lib/python3.6/site-packages (from scikit-learn->sklearn) (1.5.2)\n",
      "Requirement already satisfied: numpy>=1.13.3 in /opt/conda/lib/python3.6/site-packages (from scikit-learn->sklearn) (1.19.5)\n",
      "Collecting joblib>=0.11 (from scikit-learn->sklearn)\n",
      "  Using cached https://files.pythonhosted.org/packages/34/5b/bd0f0fb5564183884d8e35b81d06d7ec06a20d1a0c8b4c407f1554691dce/joblib-1.0.0-py3-none-any.whl\n",
      "Installing collected packages: threadpoolctl, joblib, scikit-learn, sklearn\n",
      "Successfully installed joblib-1.0.0 scikit-learn-0.24.1 sklearn-0.0 threadpoolctl-2.1.0\n"
     ]
    }
   ],
   "source": [
    "! pip install --user sklearn"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [],
   "source": [
    "import onnx\n",
    "import torch"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 29,
   "metadata": {},
   "outputs": [],
   "source": [
    "input_size = 600      \n",
    "hidden1 = 64      \n",
    "hidden2 = 64\n",
    "hidden3 = 64\n",
    "weight_bit_width = 2\n",
    "act_bit_width = 2\n",
    "num_classes = 1\n",
    "\n",
    "from brevitas.nn import QuantLinear, QuantReLU, QuantIdentity\n",
    "from brevitas.core.quant import QuantType\n",
    "import torch.nn as nn\n",
    "\n",
    "class QuantizedCybSecMLP(nn.Module):\n",
    "    def __init__(self):\n",
    "        super(QuantizedCybSecMLP, self).__init__()\n",
    "        self.features = nn.Sequential(\n",
    "            QuantLinear(input_size, hidden1, bias=True, weight_bit_width=weight_bit_width),\n",
    "            nn.BatchNorm1d(hidden1),\n",
    "            nn.Dropout(0.5),\n",
    "            QuantReLU(bit_width=act_bit_width),\n",
    "            QuantLinear(hidden1, hidden2, bias=True, weight_bit_width=weight_bit_width),\n",
    "            nn.BatchNorm1d(hidden2),\n",
    "            nn.Dropout(0.5),\n",
    "            QuantReLU(bit_width=act_bit_width),\n",
    "            QuantLinear(hidden2, hidden3, bias=True, weight_bit_width=weight_bit_width),\n",
    "            nn.BatchNorm1d(hidden3),\n",
    "            nn.Dropout(0.5),\n",
    "            QuantReLU(bit_width=act_bit_width),\n",
    "            QuantLinear(hidden3, num_classes, bias=True, weight_bit_width=weight_bit_width)\n",
    "        )\n",
    "        self.qnt_output = QuantIdentity(quant_type=QuantType.BINARY, bit_width=1, min_val=-1.0, max_val=1.0)\n",
    "    \n",
    "    def forward(self, x):\n",
    "        x = (x + torch.tensor([1.0])) / 2.0  \n",
    "        out_original = self.features(x)\n",
    "        out_final = self.qnt_output(out_original)\n",
    "        return out_final\n",
    "\n",
    "brevitas_model = QuantizedCybSecMLP()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 30,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "IncompatibleKeys(missing_keys=[], unexpected_keys=[])"
      ]
     },
     "execution_count": 30,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "brevitas_model.load_state_dict(torch.load(\"state_dict_export.pth\"), strict=False)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 60,
   "metadata": {},
   "outputs": [],
   "source": [
    "import numpy as np\n",
    "from torch.utils.data import TensorDataset\n",
    "\n",
    "def get_preqnt_dataset(data_dir: str, train: bool):\n",
    "    unsw_nb15_data = np.load(data_dir + \"/unsw_nb15_binarized.npz\")\n",
    "    if train:\n",
    "        partition = \"train\"\n",
    "    else:\n",
    "        partition = \"test\"\n",
    "    part_data = unsw_nb15_data[partition].astype(np.float32)\n",
    "    part_data_in = part_data[:, :-1]\n",
    "    part_data_in = np.pad(part_data_in, [(0,0), (0,7)])\n",
    "    part_data_in = 2*part_data_in-1\n",
    "    part_data_in = torch.from_numpy(part_data_in)\n",
    "    part_data_out = part_data[:, -1]\n",
    "    part_data_out = 2*part_data_out-1\n",
    "    part_data_out = torch.from_numpy(part_data_out)\n",
    "    return TensorDataset(part_data_in, part_data_out)\n",
    "\n",
    "test_quantized_dataset = get_preqnt_dataset(\".\", train=False)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 61,
   "metadata": {},
   "outputs": [],
   "source": [
    "from torch.utils.data import DataLoader, Dataset\n",
    "\n",
    "batch_size = 1000\n",
    "\n",
    "test_quantized_loader = DataLoader(test_quantized_dataset, batch_size=batch_size, shuffle=False)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 62,
   "metadata": {},
   "outputs": [],
   "source": [
    "from sklearn.metrics import accuracy_score\n",
    "\n",
    "def test_padded_bipolar(model, test_loader):    \n",
    "    # ensure model is in eval mode\n",
    "    model.eval() \n",
    "    y_true = []\n",
    "    y_pred = []\n",
    "   \n",
    "    with torch.no_grad():\n",
    "        for data in test_loader:\n",
    "            inputs, target = data\n",
    "            output = model(inputs.float())\n",
    "            y_pred.extend(list(output.flatten()))\n",
    "            y_true.extend(list(target.detach().numpy().flatten()))\n",
    "        \n",
    "    return accuracy_score(y_true, y_pred)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 63,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "0.918075596365933"
      ]
     },
     "execution_count": 63,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "test_padded_bipolar(brevitas_model, test_quantized_loader)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 46,
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "/opt/conda/lib/python3.6/site-packages/ipykernel_launcher.py:34: TracerWarning: torch.tensor results are registered as constants in the trace. You can safely ignore this warning if you use this function to create tensors out of constant variables that would be the same every time you call this function. In any other case, this might cause the trace to be incorrect.\n"
     ]
    }
   ],
   "source": [
    "import brevitas.onnx as bo\n",
    "\n",
    "export_onnx_path = \"cybsec-mlp-nids-demo.onnx\"\n",
    "input_shape = (1, 600)\n",
    "bo.export_finn_onnx(brevitas_model, input_shape, export_onnx_path)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 47,
   "metadata": {},
   "outputs": [],
   "source": [
    "from finn.core.modelwrapper import ModelWrapper\n",
    "from finn.core.datatype import DataType\n",
    "\n",
    "model_file = \"cybsec-mlp-nids-demo.onnx\"\n",
    "\n",
    "model = ModelWrapper(model_file)\n",
    "model.set_tensor_datatype(model.graph.input[0].name, DataType.BIPOLAR)\n",
    "model.save(model_file)\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 50,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Serving 'cybsec-mlp-nids-demo.onnx' at http://0.0.0.0:8081\n"
     ]
    },
    {
     "data": {
      "text/html": [
       "\n",
       "        <iframe\n",
       "            width=\"100%\"\n",
       "            height=\"400\"\n",
       "            src=\"http://0.0.0.0:8081/\"\n",
       "            frameborder=\"0\"\n",
       "            allowfullscreen\n",
       "        ></iframe>\n",
       "        "
      ],
      "text/plain": [
       "<IPython.lib.display.IFrame at 0x7f6d0c1c9438>"
      ]
     },
     "execution_count": 50,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "from finn.util.visualization import showInNetron\n",
    "\n",
    "showInNetron(\"cybsec-mlp-nids-demo.onnx\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 84,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Building dataflow accelerator from cybsec-mlp-nids-demo.onnx\n",
      "Intermediate outputs will be generated in /tmp/finn_dev_maltanar\n",
      "Final outputs will be generated in nids_demo_rtlsim\n",
      "Build log is at nids_demo_rtlsim/build_dataflow.log\n",
      "Running step: step_tidy_up [1/16]\n",
      "Running step: step_streamline [2/16]\n",
      "Running step: step_convert_to_hls [3/16]\n",
      "Running step: step_create_dataflow_partition [4/16]\n",
      "Running step: step_target_fps_parallelization [5/16]\n",
      "Running step: step_apply_folding_config [6/16]\n",
      "Running step: step_generate_estimate_reports [7/16]\n",
      "Running step: step_hls_codegen [8/16]\n",
      "Running step: step_hls_ipgen [9/16]\n",
      "Running step: step_set_fifo_depths [10/16]\n",
      "Running step: step_create_stitched_ip [11/16]\n",
      "Running step: step_measure_rtlsim_performance [12/16]\n",
      "Running step: step_make_pynq_driver [13/16]\n",
      "Running step: step_out_of_context_synthesis [14/16]\n",
      "Running step: step_synthesize_bitfile [15/16]\n",
      "Running step: step_deployment_package [16/16]\n",
      "Completed successfully\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 84,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "import finn.builder.build_dataflow as build\n",
    "import finn.builder.build_dataflow_config as build_cfg\n",
    "\n",
    "model_file = \"cybsec-mlp-nids-demo.onnx\"\n",
    "\n",
    "rtlsim_output_dir = \"nids_demo_rtlsim\"\n",
    "\n",
    "cfg = build.DataflowBuildConfig(\n",
    "    output_dir          = rtlsim_output_dir,\n",
    "    target_fps          = 1000000,\n",
    "    synth_clk_period_ns = 10.0,\n",
    "    default_mem_mode    = build_cfg.ComputeEngineMemMode.DECOUPLED,\n",
    "    #mvau_wwidth_max     = 1000000,\n",
    "    fpga_part           = \"xc7z020clg400-1\",\n",
    "    generate_outputs=[\n",
    "        build_cfg.DataflowOutputType.STITCHED_IP,\n",
    "    ]\n",
    ")\n",
    "\n",
    "build.build_dataflow_cfg(model_file, cfg)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 85,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "Stopping http://0.0.0.0:8081\n",
      "Serving 'nids_demo_rtlsim/intermediate_models/11_step_create_stitched_ip.onnx' at http://0.0.0.0:8081\n"
     ]
    },
    {
     "data": {
      "text/html": [
       "\n",
       "        <iframe\n",
       "            width=\"100%\"\n",
       "            height=\"400\"\n",
       "            src=\"http://0.0.0.0:8081/\"\n",
       "            frameborder=\"0\"\n",
       "            allowfullscreen\n",
       "        ></iframe>\n",
       "        "
      ],
      "text/plain": [
       "<IPython.lib.display.IFrame at 0x7f6c79447d68>"
      ]
     },
     "execution_count": 85,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "stitched_model_filename = \"nids_demo_rtlsim/intermediate_models/11_step_create_stitched_ip.onnx\"\n",
    "showInNetron(stitched_model_filename)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 87,
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "%Warning-STMTDLY: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:797: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: Use \"/* verilator lint_off STMTDLY */\" and lint_on around source to disable this message.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:798: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:799: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:800: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:801: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:3456: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:3457: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:3458: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:3459: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:4312: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:4313: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:4314: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:4315: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:6213: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:6214: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:6215: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:6216: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:8171: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:8172: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:8173: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:8174: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:8175: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10420: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10421: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:12891: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:12892: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:13133: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:13134: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:13135: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:13136: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:17833: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:17834: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:17835: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:17836: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:26361: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:26362: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-PINMISSING: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:11662: Cell has missing pin: config_rack\n",
      "%Warning-PINMISSING: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:27639: Cell has missing pin: awready\n",
      "%Warning-PINMISSING: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:27639: Cell has missing pin: wready\n",
      "%Warning-PINMISSING: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:27639: Cell has missing pin: bvalid\n",
      "%Warning-PINMISSING: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:27639: Cell has missing pin: bresp\n",
      "%Warning-PINMISSING: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:27639: Cell has missing pin: arready\n",
      "%Warning-PINMISSING: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:27639: Cell has missing pin: rvalid\n",
      "%Warning-PINMISSING: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:27639: Cell has missing pin: rresp\n",
      "%Warning-PINMISSING: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:27639: Cell has missing pin: rdata\n",
      "%Warning-PINMISSING: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:27708: Cell has missing pin: awready\n",
      "%Warning-PINMISSING: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:27708: Cell has missing pin: wready\n",
      "%Warning-PINMISSING: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:27708: Cell has missing pin: bvalid\n",
      "%Warning-PINMISSING: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:27708: Cell has missing pin: bresp\n",
      "%Warning-PINMISSING: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:27708: Cell has missing pin: arready\n",
      "%Warning-PINMISSING: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:27708: Cell has missing pin: rvalid\n",
      "%Warning-PINMISSING: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:27708: Cell has missing pin: rresp\n",
      "%Warning-PINMISSING: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:27708: Cell has missing pin: rdata\n",
      "%Warning-PINMISSING: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:27777: Cell has missing pin: awready\n",
      "%Warning-PINMISSING: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:27777: Cell has missing pin: wready\n",
      "%Warning-PINMISSING: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:27777: Cell has missing pin: bvalid\n",
      "%Warning-PINMISSING: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:27777: Cell has missing pin: bresp\n",
      "%Warning-PINMISSING: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:27777: Cell has missing pin: arready\n",
      "%Warning-PINMISSING: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:27777: Cell has missing pin: rvalid\n",
      "%Warning-PINMISSING: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:27777: Cell has missing pin: rresp\n",
      "%Warning-PINMISSING: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:27777: Cell has missing pin: rdata\n",
      "%Warning-PINMISSING: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:27846: Cell has missing pin: awready\n",
      "%Warning-PINMISSING: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:27846: Cell has missing pin: wready\n",
      "%Warning-PINMISSING: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:27846: Cell has missing pin: bvalid\n",
      "%Warning-PINMISSING: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:27846: Cell has missing pin: bresp\n",
      "%Warning-PINMISSING: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:27846: Cell has missing pin: arready\n",
      "%Warning-PINMISSING: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:27846: Cell has missing pin: rvalid\n",
      "%Warning-PINMISSING: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:27846: Cell has missing pin: rresp\n",
      "%Warning-PINMISSING: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:27846: Cell has missing pin: rdata\n",
      "%Warning-PINMISSING: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:27985: Cell has missing pin: count\n",
      "%Warning-IMPLICIT: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:12191: Signal definition not found, creating implicitly: config_ce_r\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:18709: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:19764: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21026: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21028: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21030: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21032: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21034: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21036: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21038: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21040: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21042: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21044: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21046: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21048: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21050: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21052: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21054: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21056: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21058: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21060: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21062: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21064: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21066: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21068: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21070: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21072: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21074: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21076: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21078: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21080: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21082: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21084: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21086: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21088: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21090: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21092: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21094: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21096: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21098: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21100: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21102: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21104: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21106: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21108: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21110: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21112: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21114: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21116: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21118: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21120: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21122: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21124: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21126: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21128: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21130: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21132: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21134: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21136: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21138: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21140: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21142: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21144: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21146: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21148: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21150: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21152: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21154: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21156: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21158: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21160: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21162: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21164: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21166: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21168: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21170: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21172: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21174: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21176: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21178: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21180: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21182: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21184: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21186: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21188: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21190: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21192: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21194: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21196: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21198: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21200: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21202: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21204: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21206: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21208: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21210: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21212: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21214: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21216: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21218: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21220: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21222: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21224: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21226: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21228: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21230: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21232: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21234: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21236: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21238: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21240: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21242: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21244: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21246: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21248: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21250: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21252: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21254: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21256: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21258: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21260: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21262: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21264: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21266: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21268: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21270: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21272: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21274: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21276: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21278: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21280: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21282: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21284: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21286: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21288: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21290: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21292: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21294: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21296: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21298: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21300: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21302: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21304: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21306: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21308: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21310: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21312: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21314: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21316: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21318: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21320: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21322: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21324: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21326: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21328: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21330: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21332: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21334: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21336: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21338: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21340: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21342: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21344: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21346: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21348: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21350: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21352: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21354: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21356: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21358: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21360: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21362: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21364: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21366: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21368: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21370: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21372: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21374: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21376: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21378: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21380: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21382: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21384: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21386: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21388: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21390: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21392: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21394: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21396: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21398: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21400: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21402: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21404: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21406: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21408: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21410: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21412: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21414: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21416: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21418: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21420: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21422: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21424: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21426: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21428: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21430: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21432: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21434: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21436: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21438: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21440: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21442: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21444: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21446: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21448: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21450: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21452: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21454: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21456: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21458: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21460: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21462: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21464: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21466: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21468: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21470: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21472: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21474: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21476: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21478: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21480: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21482: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21484: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21486: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21488: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21490: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21492: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21494: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21496: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21498: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21500: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21502: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21504: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21506: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21508: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21510: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21512: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21514: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21516: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21518: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21520: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21522: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21524: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21526: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21528: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21530: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21532: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21534: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21536: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21538: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21540: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21542: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21544: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21546: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21548: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21550: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21552: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21554: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21556: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21558: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21560: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21562: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21564: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21566: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21568: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21570: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21572: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21574: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21576: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21578: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21580: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21582: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21584: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21586: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21588: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21590: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21592: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21594: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21596: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21598: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21600: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21602: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21604: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21606: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21608: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21610: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21612: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21614: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21616: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21618: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21620: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21622: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21624: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21626: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21628: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21630: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21632: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21634: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21636: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21638: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21640: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21642: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21644: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21646: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21648: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21650: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21652: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21654: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21656: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21658: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21660: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21662: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21664: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21666: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21668: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21670: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21672: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21674: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21676: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21678: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21680: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21682: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21684: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21686: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21688: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21690: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21692: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21694: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21696: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21698: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21700: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21702: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21704: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21706: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21708: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21710: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21712: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21714: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21716: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21718: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21720: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21722: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21724: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21726: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21728: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21730: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21732: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21734: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21736: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21738: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21740: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21742: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21744: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21746: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21748: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21750: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21752: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21754: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21756: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21758: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21760: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21762: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21764: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21766: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21768: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21770: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21772: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21774: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21776: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21778: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21780: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21782: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21784: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21786: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21788: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21790: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21792: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21794: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21796: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21798: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21800: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21802: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21804: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21806: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21808: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21810: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21812: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21814: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21816: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21818: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21820: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21822: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21824: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21826: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21828: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21830: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21832: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21834: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21836: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21838: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21840: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21842: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21844: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21846: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21848: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21850: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21852: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21854: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21856: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21858: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21860: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21862: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21864: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21866: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21868: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21870: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21872: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21874: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21876: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21878: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21880: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21882: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21884: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21886: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21888: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21890: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21892: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21894: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21896: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21898: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21900: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21902: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21904: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21906: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21908: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21910: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21912: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21914: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21916: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21918: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21920: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21922: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21924: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21926: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21928: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21930: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21932: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21934: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21936: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21938: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21940: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21942: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21944: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21946: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21948: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21950: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21952: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21954: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21956: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21958: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21960: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21962: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21964: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21966: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21968: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21970: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21972: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21974: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21976: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21978: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21980: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21982: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:21984: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22208: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22212: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22218: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22224: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22228: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22232: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22236: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22240: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22246: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22250: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22254: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22258: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22262: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22266: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22270: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22276: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22284: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22288: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22292: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22296: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22300: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22304: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22308: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22312: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22316: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22320: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22326: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22330: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22336: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22342: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22346: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22350: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22354: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22358: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22364: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22368: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22372: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22376: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22380: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22384: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22388: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22394: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22402: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22406: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22410: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22414: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22418: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22422: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22426: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22430: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22434: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22438: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22442: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22446: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22450: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22456: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22462: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22466: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22470: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22474: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22478: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22482: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22486: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22490: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22494: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22498: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22502: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22506: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22510: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22516: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22522: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22526: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22530: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22534: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22538: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22542: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22546: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22550: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22554: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22558: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22562: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22566: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22570: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22574: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22580: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22586: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22590: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22594: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22598: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22602: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22606: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22612: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22616: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22620: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22624: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22628: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22632: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22636: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22642: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22648: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22652: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22656: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22660: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22664: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22668: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22672: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22676: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22680: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22684: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22688: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22692: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22696: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22700: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22706: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22712: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22716: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22720: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22724: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22728: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22732: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22736: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22740: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22744: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22748: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22752: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22756: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22760: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22766: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22772: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22776: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22780: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22784: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22788: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22792: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22796: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22800: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22804: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22808: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22812: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22816: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22820: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22824: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22830: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22836: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22840: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22844: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22848: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22852: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22856: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22860: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22864: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22868: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22872: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22876: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22880: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22884: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22890: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22896: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22900: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22904: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22908: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22912: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22916: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22920: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22924: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22928: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22932: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22936: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22942: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22946: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22952: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22958: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22962: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22966: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22970: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22974: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22978: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22982: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22986: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22990: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22994: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:22998: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23002: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23006: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23012: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23022: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23026: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23030: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23034: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23038: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23042: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23046: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23050: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23054: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23058: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23062: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23066: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23070: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23076: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23082: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23086: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23090: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23094: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23098: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23102: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23106: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23110: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23114: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23118: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23122: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23126: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23130: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23136: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23142: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23146: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23150: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23154: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23158: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23162: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23166: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23170: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23174: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23178: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23182: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23186: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23190: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23194: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23200: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23206: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23210: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23214: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23218: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23222: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23226: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23230: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23234: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23238: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23242: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23246: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23250: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23254: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23260: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23266: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23270: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23274: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23278: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23282: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23286: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23290: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23294: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23298: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23302: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23306: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23310: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23314: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23318: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23324: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23330: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23334: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23338: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23342: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23346: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23350: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23354: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23358: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23362: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23366: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23370: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23374: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23378: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23384: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23390: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23394: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23398: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23402: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23406: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23410: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23414: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23418: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23422: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23426: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23430: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23434: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23440: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23444: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23450: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23456: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23460: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23464: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23468: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23472: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23476: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23480: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23484: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23488: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23492: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23496: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23500: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23504: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23510: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23516: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23520: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23524: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23528: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23532: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23536: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23540: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23544: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23548: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23552: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23556: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23562: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23566: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23572: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23578: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23582: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23586: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23590: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23594: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23598: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23602: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23606: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23610: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23614: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23618: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23622: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23626: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23632: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23640: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23644: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23648: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23652: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23656: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23660: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23664: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23668: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23672: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23676: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23680: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23684: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23688: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23694: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23700: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23704: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23708: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23712: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23716: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23720: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23724: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23728: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23732: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23736: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23740: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23744: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23748: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23754: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23760: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23764: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23768: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23774: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23778: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23782: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23786: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23790: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23794: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23798: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23804: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23812: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23816: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23820: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23824: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23828: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23832: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23836: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23840: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23844: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23848: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23854: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23858: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23864: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23870: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23874: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23878: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23882: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23886: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23892: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23896: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23900: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23904: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23908: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23912: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23916: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23922: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23930: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23934: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23938: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23942: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23946: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23950: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23954: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23958: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23962: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23966: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23974: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23976: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23978: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23980: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23982: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23984: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23986: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23988: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23990: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23992: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23994: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23996: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:23998: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24000: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24002: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24004: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24006: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24008: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24010: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24012: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24014: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24016: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24018: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24020: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24022: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24024: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24026: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24028: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24030: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24032: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24034: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24036: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24038: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24040: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24042: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24044: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24046: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24048: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24050: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24052: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24054: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24056: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24058: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24060: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24062: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24064: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24066: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24068: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24070: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24072: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24074: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24076: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24078: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24080: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24082: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24084: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24086: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24088: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24090: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24092: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24094: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24096: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24098: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24100: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24102: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24104: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24106: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24108: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24110: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24112: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24114: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24116: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24118: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24120: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24122: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24124: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24126: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24128: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24130: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24132: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24134: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24136: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24138: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24140: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24142: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24144: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24146: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24148: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24150: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24152: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24154: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24156: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24158: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24160: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24162: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24164: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24166: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24168: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24170: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24172: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24174: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24176: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24178: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24180: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24182: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24184: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24186: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24188: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24190: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24192: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24194: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24196: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24198: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24200: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24202: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24204: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24206: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24208: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24210: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24212: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24214: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24216: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24218: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24220: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24222: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24224: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24226: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24228: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24230: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24232: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24234: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24236: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24238: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24240: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24242: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24244: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24246: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24248: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24250: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24252: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24254: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24256: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24258: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24260: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24262: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24264: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24266: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24268: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24270: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24272: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24274: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24276: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24278: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24280: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24282: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24284: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24286: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24288: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24290: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24292: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24294: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24296: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24298: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24300: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24302: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24304: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24306: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24308: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24310: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24312: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24314: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24316: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24318: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24320: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24322: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24324: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24326: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24328: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24330: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24332: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24334: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24336: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24338: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24340: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24342: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24344: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24346: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24348: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24350: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24352: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24354: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24356: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24358: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24360: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24362: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24364: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24366: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24368: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24370: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24372: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24374: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24376: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24378: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24380: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24382: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24384: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24386: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24388: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24390: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24392: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24394: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24396: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24398: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24400: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24402: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24404: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24406: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24408: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24410: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24412: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24414: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24416: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24418: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24420: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24422: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24424: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24426: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24428: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24430: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24432: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24434: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24436: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24438: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24440: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24442: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24444: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24446: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24448: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24450: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24452: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24454: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24456: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24458: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24460: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24462: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24464: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24466: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24468: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24470: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24472: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24474: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24476: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24478: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24480: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24482: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24484: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24486: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24488: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24490: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24492: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24494: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24496: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24498: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24500: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24502: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24504: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24506: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24508: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24510: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24512: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24514: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24516: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24518: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24520: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24522: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24524: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24526: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24528: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24530: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24532: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24534: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24536: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24538: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24540: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24542: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24544: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24546: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24548: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24550: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24552: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24554: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24556: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24558: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24560: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24562: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24564: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24566: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24568: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24570: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24572: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24574: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24576: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24578: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24580: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24582: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24584: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24586: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24588: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24590: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24592: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24594: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24596: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24598: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24600: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24602: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24604: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24606: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24608: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24610: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24612: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24614: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24616: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24618: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24620: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24622: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24624: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24626: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24628: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24630: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24632: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24634: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24636: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24638: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24640: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24642: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24644: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24646: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24648: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24650: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24652: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24654: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24656: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24658: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24660: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24662: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24664: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24666: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24668: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24670: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24672: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24674: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24676: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24678: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24680: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24682: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24684: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24686: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24688: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24690: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24692: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24694: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24696: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24698: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24700: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24702: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24704: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24706: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24708: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24710: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24712: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24714: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24716: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24718: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24720: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24722: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24724: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24726: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24728: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24730: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24732: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24734: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24736: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24738: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24740: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24742: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24744: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24746: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24748: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24750: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24752: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24754: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24756: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24758: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24760: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24762: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24764: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24766: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24768: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24770: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24772: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24774: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24776: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24778: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24780: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24782: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24784: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24786: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24788: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24790: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24792: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24794: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24796: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24798: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24800: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24802: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24804: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24806: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24808: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24810: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24812: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24814: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24816: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24818: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24820: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24822: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24824: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24826: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24828: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:24830: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:25946: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln186_fu_23112_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:25948: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'trunc_ln186_reg_27110_pp0_iter1_reg' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:25950: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln890_10_fu_23407_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:25952: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_6_fu_23363_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:25954: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln890_12_fu_23463_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:25956: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln890_13_fu_23485_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:25958: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_8_fu_23441_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:25960: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln890_15_fu_23541_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:25962: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln890_16_fu_23563_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:25964: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_10_fu_23519_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:25966: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_12_fu_23611_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:25968: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln890_19_fu_23633_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:25970: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln890_1_fu_23173_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:25972: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln890_20_fu_23655_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:25974: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_14_fu_23689_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:25976: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln890_22_fu_23711_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:25978: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln890_23_fu_23733_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:25980: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_16_fu_23767_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:25982: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln890_25_fu_23789_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:25984: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln890_26_fu_23811_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:25986: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_18_fu_23856_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:25988: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln890_29_fu_23878_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:25990: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln890_30_fu_23900_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:25992: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_fu_23129_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:25994: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_20_fu_23934_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:25996: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln890_32_fu_23956_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:25998: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln890_33_fu_23978_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:26000: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_22_fu_24012_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:26002: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln890_35_fu_24034_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:26004: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln890_36_fu_24056_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:26006: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_24_fu_24090_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:26008: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln890_38_fu_24105_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:26010: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln890_39_fu_24120_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:26012: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_26_fu_24169_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:26014: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln890_3_fu_23229_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:26016: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln890_42_fu_24191_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:26018: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln890_43_fu_24213_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:26020: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_28_fu_24247_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:26022: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln890_45_fu_24269_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:26024: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln890_46_fu_24291_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:26026: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_31_fu_24330_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:26028: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln890_48_fu_24352_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:26030: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln890_49_fu_24374_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:26032: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_33_fu_24408_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:26034: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln890_51_fu_24430_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:26036: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln890_4_fu_23251_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:26038: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln890_52_fu_24452_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:26040: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_35_fu_24486_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:26042: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln890_54_fu_24508_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:26044: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln890_55_fu_24530_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:26046: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_37_fu_24564_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:26048: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln890_57_fu_24586_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:26050: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln890_58_fu_24608_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:26052: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_39_fu_24642_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:26054: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln890_60_fu_24664_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:26056: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln890_61_fu_24674_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:26058: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_2_fu_23207_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:26060: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_41_fu_24707_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:26062: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln890_62_fu_24729_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:26064: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln890_63_fu_24751_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:26066: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_43_fu_24785_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:26068: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln890_65_fu_24807_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:26070: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln890_66_fu_24829_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:26072: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_45_fu_24863_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:26074: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln890_68_fu_24885_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:26076: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln890_69_fu_24907_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:26078: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_47_fu_24946_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:26080: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln890_6_fu_23307_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:26082: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln890_71_fu_24968_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:26084: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln890_72_fu_24990_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:26086: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_49_fu_25024_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:26088: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln890_74_fu_25046_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:26090: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln890_75_fu_25068_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:26092: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_51_fu_25102_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:26094: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln890_77_fu_25124_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:26096: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln890_78_fu_25146_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:26098: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_53_fu_25180_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:26100: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln890_80_fu_25202_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:26102: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln890_7_fu_23329_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:26104: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln890_81_fu_25224_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:26106: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_4_fu_23285_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:26108: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln890_9_fu_23385_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:26110: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln890_fu_23151_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:12126: Operator EQ expects 32 or 7 bits on the LHS, but LHS's VARREF 'strm0_addr' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:9553: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:9788: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'nf_2_load_reg_3854_pp0_iter1_reg' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:9800: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1345_10_fu_1897_p1' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:9802: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1345_11_fu_1913_p1' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:9804: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1345_12_fu_1929_p1' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:9806: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1345_13_fu_1945_p1' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:9808: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1345_14_fu_1957_p1' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:9810: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1345_15_fu_1118_p1' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:9812: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1345_fu_1776_p1' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:9814: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1345_1_fu_1792_p1' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:9816: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1345_2_fu_1808_p1' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:9818: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1345_3_fu_956_p1' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:9820: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1345_1_fu_1792_p1' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:9822: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1345_4_fu_980_p1' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:9824: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1345_5_fu_1004_p1' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:9826: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1345_6_fu_1833_p1' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:9828: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1345_7_fu_1849_p1' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:9830: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1345_8_fu_1865_p1' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:9832: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1345_9_fu_1881_p1' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:9834: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1345_10_fu_1897_p1' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:9836: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1345_11_fu_1913_p1' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:9838: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1345_12_fu_1929_p1' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:9840: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1345_13_fu_1945_p1' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:9842: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1345_2_fu_1808_p1' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:9844: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1345_14_fu_1957_p1' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:9846: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1345_15_fu_1118_p1' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:9848: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1345_fu_1776_p1' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:9850: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1345_1_fu_1792_p1' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:9852: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1345_2_fu_1808_p1' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:9854: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1345_3_fu_956_p1' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:9856: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1345_4_fu_980_p1' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:9858: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1345_5_fu_1004_p1' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:9860: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1345_6_fu_1833_p1' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:9862: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1345_7_fu_1849_p1' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:9864: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1345_3_fu_956_p1' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:9866: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1345_8_fu_1865_p1' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:9868: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1345_9_fu_1881_p1' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:9870: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1345_10_fu_1897_p1' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:9872: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1345_11_fu_1913_p1' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:9874: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1345_12_fu_1929_p1' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:9876: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1345_13_fu_1945_p1' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:9878: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1345_14_fu_1957_p1' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:9880: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1345_15_fu_1118_p1' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:9882: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1345_fu_1776_p1' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:9884: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1345_1_fu_1792_p1' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:9886: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1345_4_fu_980_p1' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:9888: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1345_2_fu_1808_p1' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:9890: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1345_3_fu_956_p1' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:9892: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1345_4_fu_980_p1' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:9894: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1345_5_fu_1004_p1' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:9896: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1345_6_fu_1833_p1' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:9898: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1345_7_fu_1849_p1' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:9900: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1345_8_fu_1865_p1' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:9902: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1345_9_fu_1881_p1' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:9904: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1345_10_fu_1897_p1' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:9906: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1345_11_fu_1913_p1' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:9908: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1345_5_fu_1004_p1' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:9910: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1345_12_fu_1929_p1' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:9912: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1345_13_fu_1945_p1' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:9914: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1345_14_fu_1957_p1' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:9916: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1345_15_fu_1118_p1' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:9918: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1345_6_fu_1833_p1' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:9920: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1345_7_fu_1849_p1' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:9922: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1345_8_fu_1865_p1' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:9924: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1345_9_fu_1881_p1' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:9926: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1345_fu_1776_p1' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:9964: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1345_26_fu_2166_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:9966: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1345_27_fu_2179_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:9968: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1345_28_fu_2192_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:9970: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1345_30_fu_2214_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:9972: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1345_32_fu_2320_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:9974: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1345_33_fu_2333_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:9976: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1345_34_fu_2346_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:9978: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1345_35_reg_3750' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:9980: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1345_36_reg_3755' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:9982: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1345_37_reg_3760' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:9984: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1345_17_fu_2079_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:9986: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1345_38_fu_2368_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:9988: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1345_39_fu_2381_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:9990: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1345_40_fu_2394_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:9992: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1345_41_fu_2407_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:9994: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1345_42_fu_2420_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:9996: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1345_43_fu_2433_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:9998: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1345_44_fu_2446_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10000: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1345_46_fu_2468_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10002: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1345_48_fu_2574_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10004: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1345_49_fu_2587_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10006: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1345_18_fu_2092_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10008: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1345_50_fu_2600_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10010: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1345_51_reg_3830' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10012: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1345_52_reg_3835' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10014: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1345_53_reg_3840' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10016: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1345_54_fu_2622_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10018: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1345_55_fu_2635_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10020: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1345_56_fu_2648_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10022: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1345_57_fu_2661_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10024: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1345_58_fu_2674_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10026: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1345_59_fu_2687_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10028: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1345_19_reg_3670' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10030: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1345_60_fu_2700_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10032: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1345_62_fu_2722_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10034: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1345_20_reg_3675' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10036: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1345_21_reg_3680' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10038: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1345_22_fu_2114_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10040: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1345_23_fu_2127_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10042: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1345_24_fu_2140_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10044: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1345_25_fu_2153_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10046: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1345_16_fu_2066_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10048: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1345_10_fu_1900_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10050: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1345_11_fu_1916_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10052: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1345_12_fu_1932_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10054: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1345_14_fu_1960_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10056: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1345_1_fu_1795_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10058: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1345_2_fu_1811_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10060: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1345_3_reg_3545' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10062: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1345_4_reg_3550' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10064: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1345_5_reg_3555' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10066: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1345_6_fu_1836_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10068: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1345_7_fu_1852_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10070: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1345_8_fu_1868_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10072: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1345_9_fu_1884_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10074: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1345_fu_1779_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10076: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10078: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10080: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10082: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1345_29_reg_3884' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10084: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1345_31_reg_3685' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10086: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10088: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10090: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10092: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10094: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10096: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1345_15_reg_3605' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10098: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10100: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10102: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10104: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10106: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10108: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10110: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1345_45_reg_3909' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10112: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1345_47_reg_3765' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10114: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10116: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10118: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10120: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10122: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10124: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10126: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10128: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10130: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10132: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10134: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10136: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10138: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1345_61_reg_3934' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10140: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10142: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1345_63_reg_3845' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10144: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10146: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10148: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10150: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10152: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10154: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10156: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10158: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10160: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10162: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10164: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10166: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10168: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10170: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10172: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10174: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10176: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10178: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1345_13_reg_3859' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10182: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_3081_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10184: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_3081_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10186: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_3081_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10188: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_3081_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10190: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_3081_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10192: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_3081_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10194: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_3081_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10196: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_3081_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10198: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_3081_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10200: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_3081_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10202: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_3081_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10204: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_3081_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10262: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'arg_V_read_assign_s_reg_3580' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10264: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'arg_V_read_assign_10_reg_3585' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10266: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'arg_V_read_assign_11_reg_3590' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10268: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'arg_V_read_assign_12_reg_3595' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10270: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'arg_V_read_assign_13_reg_3600' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10272: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'arg_V_read_assign_14_fu_1104_p4' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10274: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'arg_V_read_assign_1_reg_3535' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10276: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'arg_V_read_assign_2_reg_3540' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10278: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'arg_V_read_assign_3_fu_942_p4' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10280: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'arg_V_read_assign_4_fu_966_p4' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10282: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'arg_V_read_assign_5_fu_990_p4' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10284: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'arg_V_read_assign_6_reg_3560' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10286: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'arg_V_read_assign_7_reg_3565' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10288: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'arg_V_read_assign_8_reg_3570' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10290: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'arg_V_read_assign_9_reg_3575' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10292: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'trunc_ln674_reg_3530' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10294: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln890_10_fu_3350_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10296: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_6_fu_3312_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10298: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln890_1_fu_3143_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10300: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_fu_3105_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10302: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln890_3_fu_3193_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10304: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln890_4_fu_3212_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10306: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_2_fu_3174_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10308: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln890_6_fu_3262_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10310: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln890_7_fu_3281_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10312: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_4_fu_3243_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10314: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln890_9_fu_3331_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10316: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln890_fu_3124_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10318: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_V_3_1_q0' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10320: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_V_3_2_q0' generates 7 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10322: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_V_0_1_q0' generates 7 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10324: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_V_0_2_q0' generates 8 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10326: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_V_1_0_q0' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10328: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_V_1_1_q0' generates 7 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10330: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_V_1_2_q0' generates 8 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10332: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_V_2_0_q0' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10334: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_V_2_1_q0' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10336: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_V_2_2_q0' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10338: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_V_3_0_q0' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10340: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_V_0_0_q0' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:6679: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SHIFTR generates 960 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:6685: Operator EQ expects 32 bits on the LHS, but LHS's SEL generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:6679: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SHIFTR generates 128 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:6685: Operator EQ expects 32 bits on the LHS, but LHS's SEL generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:6673: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'ip_rdata' generates 8 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2179: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2414: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'nf_2_load_reg_3858_pp0_iter1_reg' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2426: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1345_10_fu_1897_p1' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2428: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1345_11_fu_1913_p1' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2430: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1345_12_fu_1929_p1' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2432: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1345_13_fu_1945_p1' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2434: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1345_14_fu_1957_p1' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2436: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1345_15_fu_1118_p1' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2438: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1345_fu_1776_p1' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2440: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1345_1_fu_1792_p1' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2442: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1345_2_fu_1808_p1' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2444: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1345_3_fu_956_p1' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2446: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1345_1_fu_1792_p1' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2448: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1345_4_fu_980_p1' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2450: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1345_5_fu_1004_p1' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2452: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1345_6_fu_1833_p1' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2454: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1345_7_fu_1849_p1' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2456: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1345_8_fu_1865_p1' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2458: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1345_9_fu_1881_p1' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2460: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1345_10_fu_1897_p1' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2462: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1345_11_fu_1913_p1' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2464: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1345_12_fu_1929_p1' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2466: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1345_13_fu_1945_p1' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2468: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1345_2_fu_1808_p1' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2470: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1345_14_fu_1957_p1' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2472: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1345_15_fu_1118_p1' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2474: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1345_fu_1776_p1' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2476: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1345_1_fu_1792_p1' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2478: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1345_2_fu_1808_p1' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2480: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1345_3_fu_956_p1' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2482: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1345_4_fu_980_p1' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2484: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1345_5_fu_1004_p1' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2486: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1345_6_fu_1833_p1' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2488: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1345_7_fu_1849_p1' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2490: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1345_3_fu_956_p1' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2492: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1345_8_fu_1865_p1' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2494: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1345_9_fu_1881_p1' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2496: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1345_10_fu_1897_p1' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2498: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1345_11_fu_1913_p1' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2500: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1345_12_fu_1929_p1' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2502: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1345_13_fu_1945_p1' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2504: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1345_14_fu_1957_p1' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2506: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1345_15_fu_1118_p1' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2508: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1345_fu_1776_p1' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2510: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1345_1_fu_1792_p1' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2512: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1345_4_fu_980_p1' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2514: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1345_2_fu_1808_p1' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2516: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1345_3_fu_956_p1' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2518: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1345_4_fu_980_p1' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2520: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1345_5_fu_1004_p1' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2522: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1345_6_fu_1833_p1' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2524: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1345_7_fu_1849_p1' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2526: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1345_8_fu_1865_p1' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2528: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1345_9_fu_1881_p1' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2530: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1345_10_fu_1897_p1' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2532: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1345_11_fu_1913_p1' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2534: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1345_5_fu_1004_p1' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2536: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1345_12_fu_1929_p1' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2538: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1345_13_fu_1945_p1' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2540: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1345_14_fu_1957_p1' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2542: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1345_15_fu_1118_p1' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2544: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1345_6_fu_1833_p1' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2546: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1345_7_fu_1849_p1' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2548: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1345_8_fu_1865_p1' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2550: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1345_9_fu_1881_p1' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2552: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1345_fu_1776_p1' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2590: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1345_26_fu_2166_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2592: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1345_27_fu_2179_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2594: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1345_28_fu_2192_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2596: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1345_30_fu_2214_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2598: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1345_32_fu_2320_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2600: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1345_33_fu_2333_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2602: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1345_34_fu_2346_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2604: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1345_35_reg_3754' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2606: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1345_36_reg_3759' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2608: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1345_37_reg_3764' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2610: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1345_17_fu_2079_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2612: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1345_38_fu_2368_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2614: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1345_39_fu_2381_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2616: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1345_40_fu_2394_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2618: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1345_41_fu_2407_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2620: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1345_42_fu_2420_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2622: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1345_43_fu_2433_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2624: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1345_44_fu_2446_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2626: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1345_46_fu_2468_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2628: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1345_48_fu_2574_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2630: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1345_49_fu_2587_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2632: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1345_18_fu_2092_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2634: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1345_50_fu_2600_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2636: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1345_51_reg_3834' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2638: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1345_52_reg_3839' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2640: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1345_53_reg_3844' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2642: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1345_54_fu_2622_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2644: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1345_55_fu_2635_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2646: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1345_56_fu_2648_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2648: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1345_57_fu_2661_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2650: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1345_58_fu_2674_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2652: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1345_59_fu_2687_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2654: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1345_19_reg_3674' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2656: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1345_60_fu_2700_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2658: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1345_62_fu_2722_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2660: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1345_20_reg_3679' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2662: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1345_21_reg_3684' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2664: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1345_22_fu_2114_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2666: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1345_23_fu_2127_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2668: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1345_24_fu_2140_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2670: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1345_25_fu_2153_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2672: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1345_16_fu_2066_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2674: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1345_10_fu_1900_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2676: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1345_11_fu_1916_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2678: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1345_12_fu_1932_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2680: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1345_14_fu_1960_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2682: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1345_1_fu_1795_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2684: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1345_2_fu_1811_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2686: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1345_3_reg_3549' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2688: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1345_4_reg_3554' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2690: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1345_5_reg_3559' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2692: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1345_6_fu_1836_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2694: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1345_7_fu_1852_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2696: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1345_8_fu_1868_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2698: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1345_9_fu_1884_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2700: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1345_fu_1779_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2702: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2704: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2706: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2708: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1345_29_reg_3888' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2710: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1345_31_reg_3689' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2712: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2714: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2716: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2718: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2720: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2722: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1345_15_reg_3609' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2724: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2726: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2728: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2730: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2732: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2734: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2736: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1345_45_reg_3913' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2738: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1345_47_reg_3769' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2740: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2742: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2744: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2746: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2748: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2750: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2752: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2754: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2756: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2758: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2760: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2762: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2764: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1345_61_reg_3938' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2766: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2768: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1345_63_reg_3849' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2770: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2772: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2774: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2776: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2778: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2780: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2782: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2784: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2786: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2788: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2790: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2792: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2794: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2796: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2798: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2800: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2802: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2804: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1345_13_reg_3863' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2806: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2810: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_3081_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2812: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_3081_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2814: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_3081_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2816: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_3081_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2818: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_3081_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2820: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_3081_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2822: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_3081_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2824: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_3081_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2826: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_3081_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2828: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_3081_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2830: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_3081_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2832: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_3081_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2890: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'arg_V_read_assign_s_reg_3584' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2892: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'arg_V_read_assign_10_reg_3589' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2894: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'arg_V_read_assign_11_reg_3594' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2896: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'arg_V_read_assign_12_reg_3599' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2898: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'arg_V_read_assign_13_reg_3604' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2900: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'arg_V_read_assign_14_fu_1104_p4' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2902: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'arg_V_read_assign_1_reg_3539' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2904: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'arg_V_read_assign_2_reg_3544' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2906: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'arg_V_read_assign_3_fu_942_p4' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2908: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'arg_V_read_assign_4_fu_966_p4' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2910: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'arg_V_read_assign_5_fu_990_p4' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2912: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'arg_V_read_assign_6_reg_3564' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2914: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'arg_V_read_assign_7_reg_3569' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2916: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'arg_V_read_assign_8_reg_3574' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2918: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'arg_V_read_assign_9_reg_3579' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2920: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'trunc_ln674_reg_3534' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2922: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln890_10_fu_3354_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2924: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_6_fu_3312_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2926: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln890_1_fu_3143_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2928: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_fu_3105_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2930: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln890_3_fu_3193_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2932: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln890_4_fu_3212_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2934: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_2_fu_3174_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2936: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln890_6_fu_3262_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2938: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln890_7_fu_3281_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2940: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_4_fu_3243_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2942: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln890_9_fu_3335_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2944: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln890_fu_3124_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2946: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2948: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_V_3_2_q0' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2950: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_V_0_1_q0' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2952: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_V_0_2_q0' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2954: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_V_1_0_q0' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2956: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_V_1_1_q0' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2958: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_V_1_2_q0' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2960: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_V_2_0_q0' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2962: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_V_2_1_q0' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2964: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_V_2_2_q0' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2966: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_V_3_0_q0' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:2968: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_V_0_0_q0' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:26484: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:13014: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:11752: Output port connection 'ip_addr' expects 14 bits on the pin connection, but pin connection's VARREF 'config_address' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:11752: Output port connection 'ip_addr' expects 10 bits on the pin connection, but pin connection's VARREF 'config_address' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:11752: Output port connection 'ip_addr' expects 8 bits on the pin connection, but pin connection's VARREF 'config_address' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:10543: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:4544: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:4607: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_reg_231' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:4613: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_2_fu_157_p00' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:4615: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'tmp_fu_127_p1' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:4619: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'ret_2_fu_157_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:3891: Operator EQ expects 32 or 6 bits on the LHS, but LHS's VARREF 'addr_' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:3943: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's SUB generates 32 or 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:3951: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:3954: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:3967: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:3977: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:3991: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:3998: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:4011: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:4029: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:4043: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:4060: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:4063: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:13346: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:13397: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:13425: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'ei_V_reg_87' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:6426: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:6477: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:6501: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'eo_V_fu_152_p1' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:6507: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'ei_V_reg_89' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:3652: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:3004: Output port connection 'count' expects 6 bits on the pin connection, but pin connection's VARREF 'count' generates 5 bits.\n",
      "%Warning-COMBDLY: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:3951: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: *** See the manual before disabling this,\n",
      "%Warning-COMBDLY: else you may end up with different sim results.\n",
      "%Warning-COMBDLY: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:3952: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:3953: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:3954: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:3955: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:3960: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:3961: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:3962: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:3963: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:3964: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:3967: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:3968: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:3969: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:3970: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:3971: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:3977: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:3978: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:3979: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:3980: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:3981: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:3984: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:3985: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:3986: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:3987: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:3988: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:3991: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:3992: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:3993: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:3994: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:3995: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:3998: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:3999: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:4000: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:4001: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:4002: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:4011: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:4012: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:4013: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:4014: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:4015: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:4018: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:4019: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:4020: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:4023: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:4024: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:4029: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:4030: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:4031: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:4032: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:4033: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:4036: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:4037: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:4038: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:4039: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:4040: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:4043: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:4044: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:4045: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:4046: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:4047: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:4050: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:4051: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:4052: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:4053: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:4054: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:4060: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:4061: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:4062: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:4063: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_maltanar/vivado_stitch_proj_f1gbdape/finn_design_wrapper.v:4064: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "make: Entering directory '/tmp/finn_dev_maltanar/pyverilator_ipstitched_wn_4xo96'\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_TRACE=1 -DVM_COVERAGE=0 -Wno-char-subscripts -Wno-parentheses-equality -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -fPIC --std=c++11   -c -o pyverilator_wrapper.o /tmp/finn_dev_maltanar/pyverilator_ipstitched_wn_4xo96/pyverilator_wrapper.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_TRACE=1 -DVM_COVERAGE=0 -Wno-char-subscripts -Wno-parentheses-equality -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -fPIC --std=c++11   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_TRACE=1 -DVM_COVERAGE=0 -Wno-char-subscripts -Wno-parentheses-equality -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -fPIC --std=c++11   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vfinn_design_wrapper.cpp > Vfinn_design_wrapper__ALLcls.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_TRACE=1 -DVM_COVERAGE=0 -Wno-char-subscripts -Wno-parentheses-equality -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -fPIC --std=c++11   -c -o Vfinn_design_wrapper__ALLcls.o Vfinn_design_wrapper__ALLcls.cpp\n",
      "/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vfinn_design_wrapper__Trace.cpp Vfinn_design_wrapper__Syms.cpp Vfinn_design_wrapper__Trace__Slow.cpp > Vfinn_design_wrapper__ALLsup.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_TRACE=1 -DVM_COVERAGE=0 -Wno-char-subscripts -Wno-parentheses-equality -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -fPIC --std=c++11   -c -o Vfinn_design_wrapper__ALLsup.o Vfinn_design_wrapper__ALLsup.cpp\n",
      "      Archiving Vfinn_design_wrapper__ALL.a ...\n",
      "ar r Vfinn_design_wrapper__ALL.a Vfinn_design_wrapper__ALLcls.o Vfinn_design_wrapper__ALLsup.o\n",
      "ranlib Vfinn_design_wrapper__ALL.a\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o Vfinn_design_wrapper__ALL.a    -o Vfinn_design_wrapper -lm -lstdc++  2>&1 | c++filt\n",
      "make: Leaving directory '/tmp/finn_dev_maltanar/pyverilator_ipstitched_wn_4xo96'\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "ar: creating Vfinn_design_wrapper__ALL.a\n"
     ]
    }
   ],
   "source": [
    "import os\n",
    "\n",
    "os.environ[\"RTLSIM_TRACE_DEPTH\"] = \"4\"\n",
    "\n",
    "stitched_model_filename = \"nids_demo_rtlsim/intermediate_models/11_step_create_stitched_ip.onnx\"\n",
    "rtlsim_model = ModelWrapper(stitched_model_filename)\n",
    "rtlsim_model.set_metadata_prop(\"exec_mode\", \"rtlsim\")\n",
    "#rtlsim_model.set_metadata_prop(\"rtlsim_trace\", \"trace.vcd\")\n",
    "\n",
    "from finn.util.basic import gen_finn_dt_tensor\n",
    "\n",
    "idt = rtlsim_model.get_tensor_datatype(\"global_in\")\n",
    "r_inp = gen_finn_dt_tensor(idt, (1, 600))\n",
    "in_dict = {\"global_in\" : r_inp}\n",
    "out_dict = execute_onnx(rtlsim_model, in_dict)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 98,
   "metadata": {},
   "outputs": [],
   "source": [
    "from sklearn.metrics import accuracy_score\n",
    "from finn.core.rtlsim_exec import rtlsim_exec\n",
    "from tqdm import tqdm, trange\n",
    "\n",
    "def test_padded_bipolar_finn(finn_model, test_loader):\n",
    "    t = trange(len(test_quantized_dataset), desc=\"Validation\", leave=True)\n",
    "    y_true = []\n",
    "    y_pred = []\n",
    "   \n",
    "    with torch.no_grad():\n",
    "        for data,tt in zip(test_loader,t):\n",
    "            inputs, target = data\n",
    "            in_dict = {\"global_in\" : inputs.float().numpy()}\n",
    "            out_dict = rtlsim_exec(finn_model, in_dict)\n",
    "            output = in_dict[\"global_out\"]\n",
    "            y_pred.extend(list(output.flatten()))\n",
    "            y_true.extend(list(target.detach().numpy().flatten()))\n",
    "            t.set_description(\"accuracy = %f\" % accuracy_score(y_true, y_pred))\n",
    "            t.refresh() # to show immediately the update           \n",
    "        \n",
    "    return accuracy_score(y_true, y_pred)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 99,
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "Validation:   0%|          | 0/82332 [00:00<?, ?it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.100000:   0%|          | 0/82332 [00:00<?, ?it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.100000:   0%|          | 0/82332 [00:00<?, ?it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.100000:   0%|          | 1/82332 [00:00<5:30:02,  4.16it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.100000:   0%|          | 1/82332 [00:00<5:30:02,  4.16it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.100000:   0%|          | 1/82332 [00:00<5:30:02,  4.16it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.100000:   0%|          | 2/82332 [00:00<5:28:05,  4.18it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.133333:   0%|          | 2/82332 [00:01<5:28:05,  4.18it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.133333:   0%|          | 2/82332 [00:01<5:28:05,  4.18it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.133333:   0%|          | 3/82332 [00:01<12:12:58,  1.87it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.100000:   0%|          | 3/82332 [00:01<12:12:58,  1.87it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.100000:   0%|          | 3/82332 [00:01<12:12:58,  1.87it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.100000:   0%|          | 4/82332 [00:01<10:12:26,  2.24it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.100000:   0%|          | 4/82332 [00:02<10:12:26,  2.24it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.100000:   0%|          | 4/82332 [00:02<10:12:26,  2.24it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.100000:   0%|          | 5/82332 [00:02<8:44:13,  2.62it/s] \u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.083333:   0%|          | 5/82332 [00:02<8:44:13,  2.62it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.083333:   0%|          | 5/82332 [00:02<8:44:13,  2.62it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.083333:   0%|          | 6/82332 [00:02<7:45:58,  2.94it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.071429:   0%|          | 6/82332 [00:02<7:45:58,  2.94it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.071429:   0%|          | 6/82332 [00:02<7:45:58,  2.94it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.071429:   0%|          | 7/82332 [00:02<7:02:57,  3.24it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.075000:   0%|          | 7/82332 [00:02<7:02:57,  3.24it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.075000:   0%|          | 7/82332 [00:02<7:02:57,  3.24it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.075000:   0%|          | 8/82332 [00:02<6:35:07,  3.47it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.077778:   0%|          | 8/82332 [00:03<6:35:07,  3.47it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.077778:   0%|          | 8/82332 [00:03<6:35:07,  3.47it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.077778:   0%|          | 9/82332 [00:03<6:14:37,  3.66it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.070000:   0%|          | 9/82332 [00:03<6:14:37,  3.66it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.070000:   0%|          | 9/82332 [00:03<6:14:37,  3.66it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.070000:   0%|          | 10/82332 [00:03<5:59:25,  3.82it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.063636:   0%|          | 10/82332 [00:03<5:59:25,  3.82it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.063636:   0%|          | 10/82332 [00:03<5:59:25,  3.82it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.063636:   0%|          | 11/82332 [00:03<5:51:14,  3.91it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.058333:   0%|          | 11/82332 [00:03<5:51:14,  3.91it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.058333:   0%|          | 11/82332 [00:03<5:51:14,  3.91it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.058333:   0%|          | 12/82332 [00:03<5:40:22,  4.03it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.053846:   0%|          | 12/82332 [00:04<5:40:22,  4.03it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.053846:   0%|          | 12/82332 [00:04<5:40:22,  4.03it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.053846:   0%|          | 13/82332 [00:04<5:37:48,  4.06it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.057143:   0%|          | 13/82332 [00:04<5:37:48,  4.06it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.057143:   0%|          | 13/82332 [00:04<5:37:48,  4.06it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.057143:   0%|          | 14/82332 [00:04<5:35:41,  4.09it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.053333:   0%|          | 14/82332 [00:04<5:35:41,  4.09it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.053333:   0%|          | 14/82332 [00:04<5:35:41,  4.09it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.053333:   0%|          | 15/82332 [00:04<5:34:26,  4.10it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.050000:   0%|          | 15/82332 [00:04<5:34:26,  4.10it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.050000:   0%|          | 15/82332 [00:04<5:34:26,  4.10it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.050000:   0%|          | 16/82332 [00:04<5:34:10,  4.11it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.047059:   0%|          | 16/82332 [00:05<5:34:10,  4.11it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.047059:   0%|          | 16/82332 [00:05<5:34:10,  4.11it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.047059:   0%|          | 17/82332 [00:05<5:32:42,  4.12it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.044444:   0%|          | 17/82332 [00:05<5:32:42,  4.12it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.044444:   0%|          | 17/82332 [00:05<5:32:42,  4.12it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.044444:   0%|          | 18/82332 [00:05<5:31:05,  4.14it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.042105:   0%|          | 18/82332 [00:05<5:31:05,  4.14it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.042105:   0%|          | 18/82332 [00:05<5:31:05,  4.14it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.042105:   0%|          | 19/82332 [00:05<5:30:23,  4.15it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.040000:   0%|          | 19/82332 [00:05<5:30:23,  4.15it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.040000:   0%|          | 19/82332 [00:05<5:30:23,  4.15it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.040000:   0%|          | 20/82332 [00:05<5:29:14,  4.17it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.038095:   0%|          | 20/82332 [00:05<5:29:14,  4.17it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.038095:   0%|          | 20/82332 [00:05<5:29:14,  4.17it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "accuracy = 0.038095:   0%|          | 21/82332 [00:05<5:29:28,  4.16it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.040909:   0%|          | 21/82332 [00:06<5:29:28,  4.16it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.040909:   0%|          | 21/82332 [00:06<5:29:28,  4.16it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.040909:   0%|          | 22/82332 [00:06<5:26:53,  4.20it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.052174:   0%|          | 22/82332 [00:06<5:26:53,  4.20it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.052174:   0%|          | 22/82332 [00:06<5:26:53,  4.20it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.052174:   0%|          | 23/82332 [00:06<5:26:48,  4.20it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.058333:   0%|          | 23/82332 [00:06<5:26:48,  4.20it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.058333:   0%|          | 23/82332 [00:06<5:26:48,  4.20it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.058333:   0%|          | 24/82332 [00:06<5:25:18,  4.22it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.060000:   0%|          | 24/82332 [00:06<5:25:18,  4.22it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.060000:   0%|          | 24/82332 [00:06<5:25:18,  4.22it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.060000:   0%|          | 25/82332 [00:06<5:23:40,  4.24it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.061538:   0%|          | 25/82332 [00:07<5:23:40,  4.24it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.061538:   0%|          | 25/82332 [00:07<5:23:40,  4.24it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.061538:   0%|          | 26/82332 [00:07<5:23:02,  4.25it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.059259:   0%|          | 26/82332 [00:07<5:23:02,  4.25it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.059259:   0%|          | 26/82332 [00:07<5:23:02,  4.25it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.059259:   0%|          | 27/82332 [00:07<5:25:10,  4.22it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.064286:   0%|          | 27/82332 [00:08<5:25:10,  4.22it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.064286:   0%|          | 27/82332 [00:08<5:25:10,  4.22it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.064286:   0%|          | 28/82332 [00:08<12:12:45,  1.87it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.082759:   0%|          | 28/82332 [00:08<12:12:45,  1.87it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.082759:   0%|          | 28/82332 [00:08<12:12:45,  1.87it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.082759:   0%|          | 29/82332 [00:08<10:13:26,  2.24it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.096667:   0%|          | 29/82332 [00:09<10:13:26,  2.24it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.096667:   0%|          | 29/82332 [00:09<10:13:26,  2.24it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.096667:   0%|          | 30/82332 [00:09<8:49:10,  2.59it/s] \u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.106452:   0%|          | 30/82332 [00:09<8:49:10,  2.59it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.106452:   0%|          | 30/82332 [00:09<8:49:10,  2.59it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.106452:   0%|          | 31/82332 [00:09<7:51:51,  2.91it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.121875:   0%|          | 31/82332 [00:09<7:51:51,  2.91it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.121875:   0%|          | 31/82332 [00:09<7:51:51,  2.91it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.121875:   0%|          | 32/82332 [00:09<7:09:03,  3.20it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.127273:   0%|          | 32/82332 [00:09<7:09:03,  3.20it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.127273:   0%|          | 32/82332 [00:09<7:09:03,  3.20it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.127273:   0%|          | 33/82332 [00:09<6:38:53,  3.44it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.129412:   0%|          | 33/82332 [00:10<6:38:53,  3.44it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.129412:   0%|          | 33/82332 [00:10<6:38:53,  3.44it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.129412:   0%|          | 34/82332 [00:10<6:23:04,  3.58it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.140000:   0%|          | 34/82332 [00:10<6:23:04,  3.58it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.140000:   0%|          | 34/82332 [00:10<6:23:04,  3.58it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.140000:   0%|          | 35/82332 [00:10<6:06:02,  3.75it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.155556:   0%|          | 35/82332 [00:10<6:06:02,  3.75it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.155556:   0%|          | 35/82332 [00:10<6:06:02,  3.75it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.155556:   0%|          | 36/82332 [00:10<5:53:46,  3.88it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.151351:   0%|          | 36/82332 [00:10<5:53:46,  3.88it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.151351:   0%|          | 36/82332 [00:10<5:53:46,  3.88it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.151351:   0%|          | 37/82332 [00:10<5:42:32,  4.00it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.147368:   0%|          | 37/82332 [00:11<5:42:32,  4.00it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.147368:   0%|          | 37/82332 [00:11<5:42:32,  4.00it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.147368:   0%|          | 38/82332 [00:11<5:35:38,  4.09it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.161538:   0%|          | 38/82332 [00:11<5:35:38,  4.09it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.161538:   0%|          | 38/82332 [00:11<5:35:38,  4.09it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.161538:   0%|          | 39/82332 [00:11<5:30:29,  4.15it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.162500:   0%|          | 39/82332 [00:11<5:30:29,  4.15it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.162500:   0%|          | 39/82332 [00:11<5:30:29,  4.15it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.162500:   0%|          | 40/82332 [00:11<5:30:50,  4.15it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.165854:   0%|          | 40/82332 [00:11<5:30:50,  4.15it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.165854:   0%|          | 40/82332 [00:11<5:30:50,  4.15it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.165854:   0%|          | 41/82332 [00:11<5:30:58,  4.14it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.176190:   0%|          | 41/82332 [00:11<5:30:58,  4.14it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.176190:   0%|          | 41/82332 [00:12<5:30:58,  4.14it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "accuracy = 0.176190:   0%|          | 42/82332 [00:12<5:31:16,  4.14it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.172093:   0%|          | 42/82332 [00:12<5:31:16,  4.14it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.172093:   0%|          | 42/82332 [00:12<5:31:16,  4.14it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.172093:   0%|          | 43/82332 [00:12<5:29:29,  4.16it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.170455:   0%|          | 43/82332 [00:12<5:29:29,  4.16it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.170455:   0%|          | 43/82332 [00:12<5:29:29,  4.16it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.170455:   0%|          | 44/82332 [00:12<5:28:45,  4.17it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.166667:   0%|          | 44/82332 [00:12<5:28:45,  4.17it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.166667:   0%|          | 44/82332 [00:12<5:28:45,  4.17it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.166667:   0%|          | 45/82332 [00:12<5:28:23,  4.18it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.165217:   0%|          | 45/82332 [00:12<5:28:23,  4.18it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.165217:   0%|          | 45/82332 [00:12<5:28:23,  4.18it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.165217:   0%|          | 46/82332 [00:12<5:27:19,  4.19it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.161702:   0%|          | 46/82332 [00:13<5:27:19,  4.19it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.161702:   0%|          | 46/82332 [00:13<5:27:19,  4.19it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.161702:   0%|          | 47/82332 [00:13<5:25:05,  4.22it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.158333:   0%|          | 47/82332 [00:13<5:25:05,  4.22it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.158333:   0%|          | 47/82332 [00:13<5:25:05,  4.22it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.158333:   0%|          | 48/82332 [00:13<5:23:32,  4.24it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.155102:   0%|          | 48/82332 [00:13<5:23:32,  4.24it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.155102:   0%|          | 48/82332 [00:13<5:23:32,  4.24it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.155102:   0%|          | 49/82332 [00:13<5:22:02,  4.26it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.152000:   0%|          | 49/82332 [00:13<5:22:02,  4.26it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.152000:   0%|          | 49/82332 [00:13<5:22:02,  4.26it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.152000:   0%|          | 50/82332 [00:13<5:23:13,  4.24it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.150980:   0%|          | 50/82332 [00:15<5:23:13,  4.24it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.150980:   0%|          | 50/82332 [00:15<5:23:13,  4.24it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.150980:   0%|          | 51/82332 [00:15<12:10:28,  1.88it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.148077:   0%|          | 51/82332 [00:15<12:10:28,  1.88it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.148077:   0%|          | 51/82332 [00:15<12:10:28,  1.88it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.148077:   0%|          | 52/82332 [00:15<10:08:07,  2.26it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.145283:   0%|          | 52/82332 [00:15<10:08:07,  2.26it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.145283:   0%|          | 52/82332 [00:15<10:08:07,  2.26it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.145283:   0%|          | 53/82332 [00:15<8:43:52,  2.62it/s] \u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.142593:   0%|          | 53/82332 [00:15<8:43:52,  2.62it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.142593:   0%|          | 53/82332 [00:15<8:43:52,  2.62it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.142593:   0%|          | 54/82332 [00:15<7:45:21,  2.95it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.140000:   0%|          | 54/82332 [00:16<7:45:21,  2.95it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.140000:   0%|          | 54/82332 [00:16<7:45:21,  2.95it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.140000:   0%|          | 55/82332 [00:16<7:03:13,  3.24it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.139286:   0%|          | 55/82332 [00:16<7:03:13,  3.24it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.139286:   0%|          | 55/82332 [00:16<7:03:13,  3.24it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.139286:   0%|          | 56/82332 [00:16<6:34:01,  3.48it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.136842:   0%|          | 56/82332 [00:16<6:34:01,  3.48it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.136842:   0%|          | 56/82332 [00:16<6:34:01,  3.48it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.136842:   0%|          | 57/82332 [00:16<6:13:22,  3.67it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.134483:   0%|          | 57/82332 [00:16<6:13:22,  3.67it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.134483:   0%|          | 57/82332 [00:16<6:13:22,  3.67it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.134483:   0%|          | 58/82332 [00:16<6:07:16,  3.73it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.138983:   0%|          | 58/82332 [00:17<6:07:16,  3.73it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.138983:   0%|          | 58/82332 [00:17<6:07:16,  3.73it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.138983:   0%|          | 59/82332 [00:17<5:57:13,  3.84it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.140000:   0%|          | 59/82332 [00:17<5:57:13,  3.84it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.140000:   0%|          | 59/82332 [00:17<5:57:13,  3.84it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.140000:   0%|          | 60/82332 [00:17<5:47:54,  3.94it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.142623:   0%|          | 60/82332 [00:17<5:47:54,  3.94it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.142623:   0%|          | 60/82332 [00:17<5:47:54,  3.94it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.142623:   0%|          | 61/82332 [00:17<5:40:35,  4.03it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.141935:   0%|          | 61/82332 [00:17<5:40:35,  4.03it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.141935:   0%|          | 61/82332 [00:17<5:40:35,  4.03it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.141935:   0%|          | 62/82332 [00:17<5:36:37,  4.07it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.139683:   0%|          | 62/82332 [00:17<5:36:37,  4.07it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.139683:   0%|          | 62/82332 [00:17<5:36:37,  4.07it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "accuracy = 0.139683:   0%|          | 63/82332 [00:17<5:35:07,  4.09it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.137500:   0%|          | 63/82332 [00:18<5:35:07,  4.09it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.137500:   0%|          | 63/82332 [00:18<5:35:07,  4.09it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.137500:   0%|          | 64/82332 [00:18<5:37:04,  4.07it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.135385:   0%|          | 64/82332 [00:18<5:37:04,  4.07it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.135385:   0%|          | 64/82332 [00:18<5:37:04,  4.07it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.135385:   0%|          | 65/82332 [00:18<5:32:19,  4.13it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.136364:   0%|          | 65/82332 [00:18<5:32:19,  4.13it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.136364:   0%|          | 65/82332 [00:18<5:32:19,  4.13it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.136364:   0%|          | 66/82332 [00:18<5:34:40,  4.10it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.137313:   0%|          | 66/82332 [00:18<5:34:40,  4.10it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.137313:   0%|          | 66/82332 [00:18<5:34:40,  4.10it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.137313:   0%|          | 67/82332 [00:18<5:31:54,  4.13it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.138235:   0%|          | 67/82332 [00:19<5:31:54,  4.13it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.138235:   0%|          | 67/82332 [00:19<5:31:54,  4.13it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.138235:   0%|          | 68/82332 [00:19<5:35:44,  4.08it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.136232:   0%|          | 68/82332 [00:19<5:35:44,  4.08it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.136232:   0%|          | 68/82332 [00:19<5:35:44,  4.08it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.136232:   0%|          | 69/82332 [00:19<5:33:48,  4.11it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.135714:   0%|          | 69/82332 [00:19<5:33:48,  4.11it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.135714:   0%|          | 69/82332 [00:19<5:33:48,  4.11it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.135714:   0%|          | 70/82332 [00:19<5:37:07,  4.07it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.133803:   0%|          | 70/82332 [00:19<5:37:07,  4.07it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.133803:   0%|          | 70/82332 [00:19<5:37:07,  4.07it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.133803:   0%|          | 71/82332 [00:19<5:31:48,  4.13it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.131944:   0%|          | 71/82332 [00:20<5:31:48,  4.13it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.131944:   0%|          | 71/82332 [00:20<5:31:48,  4.13it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.131944:   0%|          | 72/82332 [00:20<5:28:03,  4.18it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.130137:   0%|          | 72/82332 [00:20<5:28:03,  4.18it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.130137:   0%|          | 72/82332 [00:20<5:28:03,  4.18it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.130137:   0%|          | 73/82332 [00:20<5:27:56,  4.18it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.128378:   0%|          | 73/82332 [00:20<5:27:56,  4.18it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.128378:   0%|          | 73/82332 [00:20<5:27:56,  4.18it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.128378:   0%|          | 74/82332 [00:20<5:27:18,  4.19it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.126667:   0%|          | 74/82332 [00:20<5:27:18,  4.19it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.126667:   0%|          | 74/82332 [00:20<5:27:18,  4.19it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.126667:   0%|          | 75/82332 [00:20<5:26:22,  4.20it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.125000:   0%|          | 75/82332 [00:22<5:26:22,  4.20it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.125000:   0%|          | 75/82332 [00:22<5:26:22,  4.20it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.125000:   0%|          | 76/82332 [00:22<12:07:06,  1.89it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.123377:   0%|          | 76/82332 [00:22<12:07:06,  1.89it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.123377:   0%|          | 76/82332 [00:22<12:07:06,  1.89it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.123377:   0%|          | 77/82332 [00:22<10:06:00,  2.26it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.125641:   0%|          | 77/82332 [00:22<10:06:00,  2.26it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.125641:   0%|          | 77/82332 [00:22<10:06:00,  2.26it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.125641:   0%|          | 78/82332 [00:22<8:41:13,  2.63it/s] \u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.126582:   0%|          | 78/82332 [00:22<8:41:13,  2.63it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.126582:   0%|          | 78/82332 [00:22<8:41:13,  2.63it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.126582:   0%|          | 79/82332 [00:22<7:41:51,  2.97it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.128750:   0%|          | 79/82332 [00:23<7:41:51,  2.97it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.128750:   0%|          | 79/82332 [00:23<7:41:51,  2.97it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.128750:   0%|          | 80/82332 [00:23<7:01:00,  3.26it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.132099:   0%|          | 80/82332 [00:23<7:01:00,  3.26it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.132099:   0%|          | 80/82332 [00:23<7:01:00,  3.26it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.132099:   0%|          | 81/82332 [00:23<6:31:28,  3.50it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.130488:   0%|          | 81/82332 [00:23<6:31:28,  3.50it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.130488:   0%|          | 81/82332 [00:23<6:31:28,  3.50it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.130488:   0%|          | 82/82332 [00:23<6:20:04,  3.61it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.133735:   0%|          | 82/82332 [00:23<6:20:04,  3.61it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.133735:   0%|          | 82/82332 [00:23<6:20:04,  3.61it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.133735:   0%|          | 83/82332 [00:23<6:04:47,  3.76it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.136905:   0%|          | 83/82332 [00:24<6:04:47,  3.76it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.136905:   0%|          | 83/82332 [00:24<6:04:47,  3.76it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "accuracy = 0.136905:   0%|          | 84/82332 [00:24<5:51:42,  3.90it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.142353:   0%|          | 84/82332 [00:24<5:51:42,  3.90it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.142353:   0%|          | 84/82332 [00:24<5:51:42,  3.90it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.142353:   0%|          | 85/82332 [00:24<5:46:07,  3.96it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.141860:   0%|          | 85/82332 [00:24<5:46:07,  3.96it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.141860:   0%|          | 85/82332 [00:24<5:46:07,  3.96it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.141860:   0%|          | 86/82332 [00:24<5:43:59,  3.98it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.142529:   0%|          | 86/82332 [00:24<5:43:59,  3.98it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.142529:   0%|          | 86/82332 [00:24<5:43:59,  3.98it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.142529:   0%|          | 87/82332 [00:24<5:41:17,  4.02it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.144318:   0%|          | 87/82332 [00:24<5:41:17,  4.02it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.144318:   0%|          | 87/82332 [00:24<5:41:17,  4.02it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.144318:   0%|          | 88/82332 [00:24<5:38:23,  4.05it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.144944:   0%|          | 88/82332 [00:25<5:38:23,  4.05it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.144944:   0%|          | 88/82332 [00:25<5:38:23,  4.05it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.144944:   0%|          | 89/82332 [00:25<5:35:01,  4.09it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.144444:   0%|          | 89/82332 [00:25<5:35:01,  4.09it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.144444:   0%|          | 89/82332 [00:25<5:35:01,  4.09it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.144444:   0%|          | 90/82332 [00:25<5:32:45,  4.12it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.143956:   0%|          | 90/82332 [00:25<5:32:45,  4.12it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.143956:   0%|          | 90/82332 [00:25<5:32:45,  4.12it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.143956:   0%|          | 91/82332 [00:25<5:30:12,  4.15it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.142391:   0%|          | 91/82332 [00:25<5:30:12,  4.15it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.142391:   0%|          | 91/82332 [00:25<5:30:12,  4.15it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.142391:   0%|          | 92/82332 [00:25<5:28:26,  4.17it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.141935:   0%|          | 92/82332 [00:26<5:28:26,  4.17it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.141935:   0%|          | 92/82332 [00:26<5:28:26,  4.17it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.141935:   0%|          | 93/82332 [00:26<5:27:49,  4.18it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.141489:   0%|          | 93/82332 [00:26<5:27:49,  4.18it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.141489:   0%|          | 93/82332 [00:26<5:27:49,  4.18it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.141489:   0%|          | 94/82332 [00:26<5:26:31,  4.20it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.141053:   0%|          | 94/82332 [00:26<5:26:31,  4.20it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.141053:   0%|          | 94/82332 [00:26<5:26:31,  4.20it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.141053:   0%|          | 95/82332 [00:26<5:28:17,  4.17it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.139583:   0%|          | 95/82332 [00:26<5:28:17,  4.17it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.139583:   0%|          | 95/82332 [00:26<5:28:17,  4.17it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.139583:   0%|          | 96/82332 [00:26<5:29:13,  4.16it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.139175:   0%|          | 96/82332 [00:27<5:29:13,  4.16it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.139175:   0%|          | 96/82332 [00:27<5:29:13,  4.16it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.139175:   0%|          | 97/82332 [00:27<5:29:22,  4.16it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.137755:   0%|          | 97/82332 [00:27<5:29:22,  4.16it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.137755:   0%|          | 97/82332 [00:27<5:29:22,  4.16it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.137755:   0%|          | 98/82332 [00:27<5:30:02,  4.15it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.137374:   0%|          | 98/82332 [00:27<5:30:02,  4.15it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.137374:   0%|          | 98/82332 [00:27<5:30:02,  4.15it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.137374:   0%|          | 99/82332 [00:27<5:28:55,  4.17it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.138000:   0%|          | 99/82332 [00:28<5:28:55,  4.17it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.138000:   0%|          | 99/82332 [00:28<5:28:55,  4.17it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.138000:   0%|          | 100/82332 [00:28<12:15:15,  1.86it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.138614:   0%|          | 100/82332 [00:29<12:15:15,  1.86it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.138614:   0%|          | 100/82332 [00:29<12:15:15,  1.86it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.138614:   0%|          | 101/82332 [00:29<10:12:06,  2.24it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.138235:   0%|          | 101/82332 [00:29<10:12:06,  2.24it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.138235:   0%|          | 101/82332 [00:29<10:12:06,  2.24it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.138235:   0%|          | 102/82332 [00:29<8:46:56,  2.60it/s] \u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.138835:   0%|          | 102/82332 [00:29<8:46:56,  2.60it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.138835:   0%|          | 102/82332 [00:29<8:46:56,  2.60it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.138835:   0%|          | 103/82332 [00:29<7:47:46,  2.93it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.138462:   0%|          | 103/82332 [00:29<7:47:46,  2.93it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.138462:   0%|          | 103/82332 [00:29<7:47:46,  2.93it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.138462:   0%|          | 104/82332 [00:29<7:05:46,  3.22it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.139048:   0%|          | 104/82332 [00:30<7:05:46,  3.22it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.139048:   0%|          | 104/82332 [00:30<7:05:46,  3.22it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "accuracy = 0.139048:   0%|          | 105/82332 [00:30<6:36:29,  3.46it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.139623:   0%|          | 105/82332 [00:30<6:36:29,  3.46it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.139623:   0%|          | 105/82332 [00:30<6:36:29,  3.46it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.139623:   0%|          | 106/82332 [00:30<6:15:17,  3.65it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.141121:   0%|          | 106/82332 [00:30<6:15:17,  3.65it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.141121:   0%|          | 106/82332 [00:30<6:15:17,  3.65it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.141121:   0%|          | 107/82332 [00:30<5:59:52,  3.81it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.141667:   0%|          | 107/82332 [00:30<5:59:52,  3.81it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.141667:   0%|          | 107/82332 [00:30<5:59:52,  3.81it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.141667:   0%|          | 108/82332 [00:30<5:50:05,  3.91it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.141284:   0%|          | 108/82332 [00:30<5:50:05,  3.91it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.141284:   0%|          | 108/82332 [00:30<5:50:05,  3.91it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.141284:   0%|          | 109/82332 [00:30<5:42:10,  4.00it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.143636:   0%|          | 109/82332 [00:31<5:42:10,  4.00it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.143636:   0%|          | 109/82332 [00:31<5:42:10,  4.00it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.143636:   0%|          | 110/82332 [00:31<5:39:07,  4.04it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.142342:   0%|          | 110/82332 [00:31<5:39:07,  4.04it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.142342:   0%|          | 110/82332 [00:31<5:39:07,  4.04it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.142342:   0%|          | 111/82332 [00:31<5:36:18,  4.07it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.141071:   0%|          | 111/82332 [00:31<5:36:18,  4.07it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.141071:   0%|          | 111/82332 [00:31<5:36:18,  4.07it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.141071:   0%|          | 112/82332 [00:31<5:33:03,  4.11it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.142478:   0%|          | 112/82332 [00:31<5:33:03,  4.11it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.142478:   0%|          | 112/82332 [00:31<5:33:03,  4.11it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.142478:   0%|          | 113/82332 [00:31<5:30:50,  4.14it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.142982:   0%|          | 113/82332 [00:32<5:30:50,  4.14it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.142982:   0%|          | 113/82332 [00:32<5:30:50,  4.14it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.142982:   0%|          | 114/82332 [00:32<5:30:19,  4.15it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.142609:   0%|          | 114/82332 [00:32<5:30:19,  4.15it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.142609:   0%|          | 114/82332 [00:32<5:30:19,  4.15it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.142609:   0%|          | 115/82332 [00:32<5:28:42,  4.17it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.144828:   0%|          | 115/82332 [00:32<5:28:42,  4.17it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.144828:   0%|          | 115/82332 [00:32<5:28:42,  4.17it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.144828:   0%|          | 116/82332 [00:32<5:27:06,  4.19it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.145299:   0%|          | 116/82332 [00:32<5:27:06,  4.19it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.145299:   0%|          | 116/82332 [00:32<5:27:06,  4.19it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.145299:   0%|          | 117/82332 [00:32<5:29:37,  4.16it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.145763:   0%|          | 117/82332 [00:33<5:29:37,  4.16it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.145763:   0%|          | 117/82332 [00:33<5:29:37,  4.16it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.145763:   0%|          | 118/82332 [00:33<5:27:44,  4.18it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.147059:   0%|          | 118/82332 [00:33<5:27:44,  4.18it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.147059:   0%|          | 118/82332 [00:33<5:27:44,  4.18it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.147059:   0%|          | 119/82332 [00:33<5:26:16,  4.20it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.148333:   0%|          | 119/82332 [00:33<5:26:16,  4.20it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.148333:   0%|          | 119/82332 [00:33<5:26:16,  4.20it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.148333:   0%|          | 120/82332 [00:33<5:25:30,  4.21it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.149587:   0%|          | 120/82332 [00:33<5:25:30,  4.21it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.149587:   0%|          | 120/82332 [00:33<5:25:30,  4.21it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.149587:   0%|          | 121/82332 [00:33<5:25:16,  4.21it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.152459:   0%|          | 121/82332 [00:34<5:25:16,  4.21it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.152459:   0%|          | 121/82332 [00:34<5:25:16,  4.21it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.152459:   0%|          | 122/82332 [00:34<5:25:48,  4.21it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.154472:   0%|          | 122/82332 [00:35<5:25:48,  4.21it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.154472:   0%|          | 122/82332 [00:35<5:25:48,  4.21it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.154472:   0%|          | 123/82332 [00:35<12:17:39,  1.86it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.154032:   0%|          | 123/82332 [00:35<12:17:39,  1.86it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.154032:   0%|          | 123/82332 [00:35<12:17:39,  1.86it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.154032:   0%|          | 124/82332 [00:35<10:13:08,  2.23it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.156000:   0%|          | 124/82332 [00:35<10:13:08,  2.23it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.156000:   0%|          | 124/82332 [00:35<10:13:08,  2.23it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.156000:   0%|          | 125/82332 [00:35<8:47:36,  2.60it/s] \u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.156349:   0%|          | 125/82332 [00:36<8:47:36,  2.60it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.156349:   0%|          | 125/82332 [00:36<8:47:36,  2.60it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "accuracy = 0.156349:   0%|          | 126/82332 [00:36<7:48:17,  2.93it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.155906:   0%|          | 126/82332 [00:36<7:48:17,  2.93it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.155906:   0%|          | 126/82332 [00:36<7:48:17,  2.93it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.155906:   0%|          | 127/82332 [00:36<7:05:31,  3.22it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.154688:   0%|          | 127/82332 [00:36<7:05:31,  3.22it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.154688:   0%|          | 127/82332 [00:36<7:05:31,  3.22it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.154688:   0%|          | 128/82332 [00:36<6:35:13,  3.47it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.155814:   0%|          | 128/82332 [00:36<6:35:13,  3.47it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.155814:   0%|          | 128/82332 [00:36<6:35:13,  3.47it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.155814:   0%|          | 129/82332 [00:36<6:13:38,  3.67it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.154615:   0%|          | 129/82332 [00:37<6:13:38,  3.67it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.154615:   0%|          | 129/82332 [00:37<6:13:38,  3.67it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.154615:   0%|          | 130/82332 [00:37<6:02:07,  3.78it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.154198:   0%|          | 130/82332 [00:37<6:02:07,  3.78it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.154198:   0%|          | 130/82332 [00:37<6:02:07,  3.78it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.154198:   0%|          | 131/82332 [00:37<5:48:59,  3.93it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.153788:   0%|          | 131/82332 [00:37<5:48:59,  3.93it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.153788:   0%|          | 131/82332 [00:37<5:48:59,  3.93it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.153788:   0%|          | 132/82332 [00:37<5:43:08,  3.99it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.154887:   0%|          | 132/82332 [00:37<5:43:08,  3.99it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.154887:   0%|          | 132/82332 [00:37<5:43:08,  3.99it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.154887:   0%|          | 133/82332 [00:37<5:35:15,  4.09it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.155224:   0%|          | 133/82332 [00:37<5:35:15,  4.09it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.155224:   0%|          | 133/82332 [00:37<5:35:15,  4.09it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.155224:   0%|          | 134/82332 [00:37<5:31:20,  4.13it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.156296:   0%|          | 134/82332 [00:38<5:31:20,  4.13it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.156296:   0%|          | 134/82332 [00:38<5:31:20,  4.13it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.156296:   0%|          | 135/82332 [00:38<5:29:40,  4.16it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.157353:   0%|          | 135/82332 [00:38<5:29:40,  4.16it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.157353:   0%|          | 135/82332 [00:38<5:29:40,  4.16it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.157353:   0%|          | 136/82332 [00:38<5:27:56,  4.18it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.157664:   0%|          | 136/82332 [00:38<5:27:56,  4.18it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.157664:   0%|          | 136/82332 [00:38<5:27:56,  4.18it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.157664:   0%|          | 137/82332 [00:38<5:28:25,  4.17it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.159420:   0%|          | 137/82332 [00:38<5:28:25,  4.17it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.159420:   0%|          | 137/82332 [00:38<5:28:25,  4.17it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.159420:   0%|          | 138/82332 [00:38<5:24:28,  4.22it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.158993:   0%|          | 138/82332 [00:39<5:24:28,  4.22it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.158993:   0%|          | 138/82332 [00:39<5:24:28,  4.22it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.158993:   0%|          | 139/82332 [00:39<5:24:15,  4.22it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.158571:   0%|          | 139/82332 [00:39<5:24:15,  4.22it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.158571:   0%|          | 139/82332 [00:39<5:24:15,  4.22it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.158571:   0%|          | 140/82332 [00:39<5:23:09,  4.24it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.158156:   0%|          | 140/82332 [00:39<5:23:09,  4.24it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.158156:   0%|          | 140/82332 [00:39<5:23:09,  4.24it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.158156:   0%|          | 141/82332 [00:39<5:21:54,  4.26it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.157042:   0%|          | 141/82332 [00:39<5:21:54,  4.26it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.157042:   0%|          | 141/82332 [00:39<5:21:54,  4.26it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.157042:   0%|          | 142/82332 [00:39<5:20:52,  4.27it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.156643:   0%|          | 142/82332 [00:40<5:20:52,  4.27it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.156643:   0%|          | 142/82332 [00:40<5:20:52,  4.27it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.156643:   0%|          | 143/82332 [00:40<5:19:55,  4.28it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.156944:   0%|          | 143/82332 [00:40<5:19:55,  4.28it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.156944:   0%|          | 143/82332 [00:40<5:19:55,  4.28it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.156944:   0%|          | 144/82332 [00:40<5:25:07,  4.21it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.159310:   0%|          | 144/82332 [00:40<5:25:07,  4.21it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.159310:   0%|          | 144/82332 [00:40<5:25:07,  4.21it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.159310:   0%|          | 145/82332 [00:40<5:24:54,  4.22it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.158904:   0%|          | 145/82332 [00:41<5:24:54,  4.22it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.158904:   0%|          | 145/82332 [00:41<5:24:54,  4.22it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.158904:   0%|          | 146/82332 [00:41<12:30:09,  1.83it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.158503:   0%|          | 146/82332 [00:42<12:30:09,  1.83it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.158503:   0%|          | 146/82332 [00:42<12:30:09,  1.83it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "accuracy = 0.158503:   0%|          | 147/82332 [00:42<10:21:28,  2.20it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.158784:   0%|          | 147/82332 [00:42<10:21:28,  2.20it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.158784:   0%|          | 147/82332 [00:42<10:21:28,  2.20it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.158784:   0%|          | 148/82332 [00:42<8:57:35,  2.55it/s] \u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.161074:   0%|          | 148/82332 [00:42<8:57:35,  2.55it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.161074:   0%|          | 148/82332 [00:42<8:57:35,  2.55it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.161074:   0%|          | 149/82332 [00:42<7:55:36,  2.88it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.160667:   0%|          | 149/82332 [00:42<7:55:36,  2.88it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.160667:   0%|          | 149/82332 [00:42<7:55:36,  2.88it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.160667:   0%|          | 150/82332 [00:42<7:13:34,  3.16it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.159603:   0%|          | 150/82332 [00:43<7:13:34,  3.16it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.159603:   0%|          | 150/82332 [00:43<7:13:34,  3.16it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.159603:   0%|          | 151/82332 [00:43<6:41:26,  3.41it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.161842:   0%|          | 151/82332 [00:43<6:41:26,  3.41it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.161842:   0%|          | 151/82332 [00:43<6:41:26,  3.41it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.161842:   0%|          | 152/82332 [00:43<6:21:30,  3.59it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.162092:   0%|          | 152/82332 [00:43<6:21:30,  3.59it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.162092:   0%|          | 152/82332 [00:43<6:21:30,  3.59it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.162092:   0%|          | 153/82332 [00:43<6:05:23,  3.75it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.161039:   0%|          | 153/82332 [00:43<6:05:23,  3.75it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.161039:   0%|          | 153/82332 [00:43<6:05:23,  3.75it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.161039:   0%|          | 154/82332 [00:43<5:58:38,  3.82it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.161290:   0%|          | 154/82332 [00:43<5:58:38,  3.82it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.161290:   0%|          | 154/82332 [00:43<5:58:38,  3.82it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.161290:   0%|          | 155/82332 [00:43<5:49:20,  3.92it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.160897:   0%|          | 155/82332 [00:44<5:49:20,  3.92it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.160897:   0%|          | 155/82332 [00:44<5:49:20,  3.92it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.160897:   0%|          | 156/82332 [00:44<5:46:52,  3.95it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.160510:   0%|          | 156/82332 [00:44<5:46:52,  3.95it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.160510:   0%|          | 156/82332 [00:44<5:46:52,  3.95it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.160510:   0%|          | 157/82332 [00:44<5:45:40,  3.96it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.159494:   0%|          | 157/82332 [00:44<5:45:40,  3.96it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.159494:   0%|          | 157/82332 [00:44<5:45:40,  3.96it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.159494:   0%|          | 158/82332 [00:44<5:44:26,  3.98it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.158491:   0%|          | 158/82332 [00:44<5:44:26,  3.98it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.158491:   0%|          | 158/82332 [00:44<5:44:26,  3.98it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.158491:   0%|          | 159/82332 [00:44<5:38:44,  4.04it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.159375:   0%|          | 159/82332 [00:45<5:38:44,  4.04it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.159375:   0%|          | 159/82332 [00:45<5:38:44,  4.04it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.159375:   0%|          | 160/82332 [00:45<5:35:55,  4.08it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.160248:   0%|          | 160/82332 [00:45<5:35:55,  4.08it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.160248:   0%|          | 160/82332 [00:45<5:35:55,  4.08it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.160248:   0%|          | 161/82332 [00:45<5:32:44,  4.12it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.159877:   0%|          | 161/82332 [00:45<5:32:44,  4.12it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.159877:   0%|          | 161/82332 [00:45<5:32:44,  4.12it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.159877:   0%|          | 162/82332 [00:45<5:32:37,  4.12it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.158896:   0%|          | 162/82332 [00:45<5:32:37,  4.12it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.158896:   0%|          | 162/82332 [00:45<5:32:37,  4.12it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.158896:   0%|          | 163/82332 [00:45<5:31:43,  4.13it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.157927:   0%|          | 163/82332 [00:46<5:31:43,  4.13it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.157927:   0%|          | 163/82332 [00:46<5:31:43,  4.13it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.157927:   0%|          | 164/82332 [00:46<5:33:37,  4.10it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.157576:   0%|          | 164/82332 [00:46<5:33:37,  4.10it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.157576:   0%|          | 164/82332 [00:46<5:33:37,  4.10it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.157576:   0%|          | 165/82332 [00:46<5:29:50,  4.15it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.156627:   0%|          | 165/82332 [00:46<5:29:50,  4.15it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.156627:   0%|          | 165/82332 [00:46<5:29:50,  4.15it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.156627:   0%|          | 166/82332 [00:46<5:27:36,  4.18it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.156886:   0%|          | 166/82332 [00:46<5:27:36,  4.18it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.156886:   0%|          | 166/82332 [00:46<5:27:36,  4.18it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.156886:   0%|          | 167/82332 [00:46<5:25:18,  4.21it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.156548:   0%|          | 167/82332 [00:47<5:25:18,  4.21it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.156548:   0%|          | 167/82332 [00:47<5:25:18,  4.21it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "accuracy = 0.156548:   0%|          | 168/82332 [00:47<5:25:33,  4.21it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.156805:   0%|          | 168/82332 [00:47<5:25:33,  4.21it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.156805:   0%|          | 168/82332 [00:47<5:25:33,  4.21it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.156805:   0%|          | 169/82332 [00:47<5:26:19,  4.20it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.155882:   0%|          | 169/82332 [00:47<5:26:19,  4.20it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.155882:   0%|          | 169/82332 [00:47<5:26:19,  4.20it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.155882:   0%|          | 170/82332 [00:47<5:27:23,  4.18it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.154971:   0%|          | 170/82332 [00:48<5:27:23,  4.18it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.154971:   0%|          | 170/82332 [00:48<5:27:23,  4.18it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.154971:   0%|          | 171/82332 [00:48<12:57:27,  1.76it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.155233:   0%|          | 171/82332 [00:49<12:57:27,  1.76it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.155233:   0%|          | 171/82332 [00:49<12:57:27,  1.76it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.155233:   0%|          | 172/82332 [00:49<10:42:09,  2.13it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.154335:   0%|          | 172/82332 [00:49<10:42:09,  2.13it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.154335:   0%|          | 172/82332 [00:49<10:42:09,  2.13it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.154335:   0%|          | 173/82332 [00:49<9:07:31,  2.50it/s] \u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.154023:   0%|          | 173/82332 [00:49<9:07:31,  2.50it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.154023:   0%|          | 173/82332 [00:49<9:07:31,  2.50it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.154023:   0%|          | 174/82332 [00:49<8:01:02,  2.85it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.153714:   0%|          | 174/82332 [00:49<8:01:02,  2.85it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.153714:   0%|          | 174/82332 [00:49<8:01:02,  2.85it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.153714:   0%|          | 175/82332 [00:49<7:14:32,  3.15it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.153409:   0%|          | 175/82332 [00:50<7:14:32,  3.15it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.153409:   0%|          | 175/82332 [00:50<7:14:32,  3.15it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.153409:   0%|          | 176/82332 [00:50<6:40:55,  3.42it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.153107:   0%|          | 176/82332 [00:50<6:40:55,  3.42it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.153107:   0%|          | 176/82332 [00:50<6:40:55,  3.42it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.153107:   0%|          | 177/82332 [00:50<6:17:09,  3.63it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.153371:   0%|          | 177/82332 [00:50<6:17:09,  3.63it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.153371:   0%|          | 177/82332 [00:50<6:17:09,  3.63it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.153371:   0%|          | 178/82332 [00:50<6:00:36,  3.80it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.153073:   0%|          | 178/82332 [00:50<6:00:36,  3.80it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.153073:   0%|          | 178/82332 [00:50<6:00:36,  3.80it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.153073:   0%|          | 179/82332 [00:50<5:48:28,  3.93it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.152778:   0%|          | 179/82332 [00:51<5:48:28,  3.93it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.152778:   0%|          | 179/82332 [00:51<5:48:28,  3.93it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.152778:   0%|          | 180/82332 [00:51<5:46:39,  3.95it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.152486:   0%|          | 180/82332 [00:51<5:46:39,  3.95it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.152486:   0%|          | 180/82332 [00:51<5:46:39,  3.95it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.152486:   0%|          | 181/82332 [00:51<5:45:58,  3.96it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.151648:   0%|          | 181/82332 [00:51<5:45:58,  3.96it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.151648:   0%|          | 181/82332 [00:51<5:45:58,  3.96it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.151648:   0%|          | 182/82332 [00:51<5:43:09,  3.99it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.151366:   0%|          | 182/82332 [00:51<5:43:09,  3.99it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.151366:   0%|          | 182/82332 [00:51<5:43:09,  3.99it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.151366:   0%|          | 183/82332 [00:51<5:37:08,  4.06it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.151630:   0%|          | 183/82332 [00:52<5:37:08,  4.06it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.151630:   0%|          | 183/82332 [00:52<5:37:08,  4.06it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.151630:   0%|          | 184/82332 [00:52<5:30:59,  4.14it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.152432:   0%|          | 184/82332 [00:52<5:30:59,  4.14it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.152432:   0%|          | 184/82332 [00:52<5:30:59,  4.14it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.152432:   0%|          | 185/82332 [00:52<5:36:24,  4.07it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.152688:   0%|          | 185/82332 [00:52<5:36:24,  4.07it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.152688:   0%|          | 185/82332 [00:52<5:36:24,  4.07it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.152688:   0%|          | 186/82332 [00:52<5:36:46,  4.07it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.152406:   0%|          | 186/82332 [00:52<5:36:46,  4.07it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.152406:   0%|          | 186/82332 [00:52<5:36:46,  4.07it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.152406:   0%|          | 187/82332 [00:52<5:34:12,  4.10it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.152128:   0%|          | 187/82332 [00:53<5:34:12,  4.10it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.152128:   0%|          | 187/82332 [00:53<5:34:12,  4.10it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.152128:   0%|          | 188/82332 [00:53<5:32:29,  4.12it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.151852:   0%|          | 188/82332 [00:53<5:32:29,  4.12it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.151852:   0%|          | 188/82332 [00:53<5:32:29,  4.12it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "accuracy = 0.151852:   0%|          | 189/82332 [00:53<5:31:10,  4.13it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.152105:   0%|          | 189/82332 [00:53<5:31:10,  4.13it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.152105:   0%|          | 189/82332 [00:53<5:31:10,  4.13it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.152105:   0%|          | 190/82332 [00:53<5:30:01,  4.15it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.151309:   0%|          | 190/82332 [00:53<5:30:01,  4.15it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.151309:   0%|          | 190/82332 [00:53<5:30:01,  4.15it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.151309:   0%|          | 191/82332 [00:53<5:34:36,  4.09it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.151042:   0%|          | 191/82332 [00:54<5:34:36,  4.09it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.151042:   0%|          | 191/82332 [00:54<5:34:36,  4.09it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.151042:   0%|          | 192/82332 [00:54<5:33:14,  4.11it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.152332:   0%|          | 192/82332 [00:54<5:33:14,  4.11it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.152332:   0%|          | 192/82332 [00:54<5:33:14,  4.11it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.152332:   0%|          | 193/82332 [00:54<5:31:58,  4.12it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.153608:   0%|          | 193/82332 [00:54<5:31:58,  4.12it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.153608:   0%|          | 193/82332 [00:54<5:31:58,  4.12it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.153608:   0%|          | 194/82332 [00:54<5:32:59,  4.11it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.154872:   0%|          | 194/82332 [00:54<5:32:59,  4.11it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.154872:   0%|          | 194/82332 [00:54<5:32:59,  4.11it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.154872:   0%|          | 195/82332 [00:54<5:28:43,  4.16it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.154592:   0%|          | 195/82332 [00:54<5:28:43,  4.16it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.154592:   0%|          | 195/82332 [00:54<5:28:43,  4.16it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.154592:   0%|          | 196/82332 [00:54<5:25:34,  4.20it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.153807:   0%|          | 196/82332 [00:56<5:25:34,  4.20it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.153807:   0%|          | 196/82332 [00:56<5:25:34,  4.20it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.153807:   0%|          | 197/82332 [00:56<13:10:13,  1.73it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.153030:   0%|          | 197/82332 [00:56<13:10:13,  1.73it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.153030:   0%|          | 197/82332 [00:56<13:10:13,  1.73it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.153030:   0%|          | 198/82332 [00:56<10:55:45,  2.09it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.152764:   0%|          | 198/82332 [00:56<10:55:45,  2.09it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.152764:   0%|          | 198/82332 [00:56<10:55:45,  2.09it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.152764:   0%|          | 199/82332 [00:56<9:19:46,  2.45it/s] \u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.153000:   0%|          | 199/82332 [00:57<9:19:46,  2.45it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.153000:   0%|          | 199/82332 [00:57<9:19:46,  2.45it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.153000:   0%|          | 200/82332 [00:57<8:11:42,  2.78it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.152736:   0%|          | 200/82332 [00:57<8:11:42,  2.78it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.152736:   0%|          | 200/82332 [00:57<8:11:42,  2.78it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.152736:   0%|          | 201/82332 [00:57<7:22:49,  3.09it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.151980:   0%|          | 201/82332 [00:57<7:22:49,  3.09it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.151980:   0%|          | 201/82332 [00:57<7:22:49,  3.09it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.151980:   0%|          | 202/82332 [00:57<6:48:28,  3.35it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.151724:   0%|          | 202/82332 [00:57<6:48:28,  3.35it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.151724:   0%|          | 202/82332 [00:57<6:48:28,  3.35it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.151724:   0%|          | 203/82332 [00:57<6:23:23,  3.57it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.151471:   0%|          | 203/82332 [00:58<6:23:23,  3.57it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.151471:   0%|          | 203/82332 [00:58<6:23:23,  3.57it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.151471:   0%|          | 204/82332 [00:58<6:05:26,  3.75it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.151707:   0%|          | 204/82332 [00:58<6:05:26,  3.75it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.151707:   0%|          | 204/82332 [00:58<6:05:26,  3.75it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.151707:   0%|          | 205/82332 [00:58<5:52:24,  3.88it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.150971:   0%|          | 205/82332 [00:58<5:52:24,  3.88it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.150971:   0%|          | 205/82332 [00:58<5:52:24,  3.88it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.150971:   0%|          | 206/82332 [00:58<5:43:39,  3.98it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.150725:   0%|          | 206/82332 [00:58<5:43:39,  3.98it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.150725:   0%|          | 206/82332 [00:58<5:43:39,  3.98it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.150725:   0%|          | 207/82332 [00:58<5:41:18,  4.01it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.150962:   0%|          | 207/82332 [00:58<5:41:18,  4.01it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.150962:   0%|          | 207/82332 [00:58<5:41:18,  4.01it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.150962:   0%|          | 208/82332 [00:58<5:36:22,  4.07it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.151196:   0%|          | 208/82332 [00:59<5:36:22,  4.07it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.151196:   0%|          | 208/82332 [00:59<5:36:22,  4.07it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.151196:   0%|          | 209/82332 [00:59<5:34:32,  4.09it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.151905:   0%|          | 209/82332 [00:59<5:34:32,  4.09it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.151905:   0%|          | 209/82332 [00:59<5:34:32,  4.09it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "accuracy = 0.151905:   0%|          | 210/82332 [00:59<5:31:35,  4.13it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.152133:   0%|          | 210/82332 [00:59<5:31:35,  4.13it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.152133:   0%|          | 210/82332 [00:59<5:31:35,  4.13it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.152133:   0%|          | 211/82332 [00:59<5:31:22,  4.13it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.152358:   0%|          | 211/82332 [00:59<5:31:22,  4.13it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.152358:   0%|          | 211/82332 [00:59<5:31:22,  4.13it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.152358:   0%|          | 212/82332 [00:59<5:36:58,  4.06it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.152113:   0%|          | 212/82332 [01:00<5:36:58,  4.06it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.152113:   0%|          | 212/82332 [01:00<5:36:58,  4.06it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.152113:   0%|          | 213/82332 [01:00<5:35:13,  4.08it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.151402:   0%|          | 213/82332 [01:00<5:35:13,  4.08it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.151402:   0%|          | 213/82332 [01:00<5:35:13,  4.08it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.151402:   0%|          | 214/82332 [01:00<5:35:15,  4.08it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.150698:   0%|          | 214/82332 [01:00<5:35:15,  4.08it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.150698:   0%|          | 214/82332 [01:00<5:35:15,  4.08it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.150698:   0%|          | 215/82332 [01:00<5:34:38,  4.09it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.150463:   0%|          | 215/82332 [01:00<5:34:38,  4.09it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.150463:   0%|          | 215/82332 [01:00<5:34:38,  4.09it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.150463:   0%|          | 216/82332 [01:00<5:34:39,  4.09it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.149770:   0%|          | 216/82332 [01:01<5:34:39,  4.09it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.149770:   0%|          | 216/82332 [01:01<5:34:39,  4.09it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.149770:   0%|          | 217/82332 [01:01<5:36:09,  4.07it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.149083:   0%|          | 217/82332 [01:01<5:36:09,  4.07it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.149083:   0%|          | 217/82332 [01:01<5:36:09,  4.07it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.149083:   0%|          | 218/82332 [01:01<5:33:53,  4.10it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.148402:   0%|          | 218/82332 [01:01<5:33:53,  4.10it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.148402:   0%|          | 218/82332 [01:01<5:33:53,  4.10it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.148402:   0%|          | 219/82332 [01:01<5:30:03,  4.15it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.147727:   0%|          | 219/82332 [01:01<5:30:03,  4.15it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.147727:   0%|          | 219/82332 [01:03<5:30:03,  4.15it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.147727:   0%|          | 220/82332 [01:03<13:09:31,  1.73it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.147511:   0%|          | 220/82332 [01:03<13:09:31,  1.73it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.147511:   0%|          | 220/82332 [01:03<13:09:31,  1.73it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.147511:   0%|          | 221/82332 [01:03<10:48:37,  2.11it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.146847:   0%|          | 221/82332 [01:03<10:48:37,  2.11it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.146847:   0%|          | 221/82332 [01:03<10:48:37,  2.11it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.146847:   0%|          | 222/82332 [01:03<9:10:12,  2.49it/s] \u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.147534:   0%|          | 222/82332 [01:03<9:10:12,  2.49it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.147534:   0%|          | 222/82332 [01:03<9:10:12,  2.49it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.147534:   0%|          | 223/82332 [01:03<8:00:15,  2.85it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.148214:   0%|          | 223/82332 [01:03<8:00:15,  2.85it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.148214:   0%|          | 223/82332 [01:03<8:00:15,  2.85it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.148214:   0%|          | 224/82332 [01:03<7:12:40,  3.16it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.147556:   0%|          | 224/82332 [01:04<7:12:40,  3.16it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.147556:   0%|          | 224/82332 [01:04<7:12:40,  3.16it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.147556:   0%|          | 225/82332 [01:04<6:39:27,  3.43it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.146903:   0%|          | 225/82332 [01:04<6:39:27,  3.43it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.146903:   0%|          | 225/82332 [01:04<6:39:27,  3.43it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.146903:   0%|          | 226/82332 [01:04<6:19:22,  3.61it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.147137:   0%|          | 226/82332 [01:04<6:19:22,  3.61it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.147137:   0%|          | 226/82332 [01:04<6:19:22,  3.61it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.147137:   0%|          | 227/82332 [01:04<6:03:32,  3.76it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.147368:   0%|          | 227/82332 [01:04<6:03:32,  3.76it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.147368:   0%|          | 227/82332 [01:04<6:03:32,  3.76it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.147368:   0%|          | 228/82332 [01:04<5:52:55,  3.88it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.147162:   0%|          | 228/82332 [01:05<5:52:55,  3.88it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.147162:   0%|          | 228/82332 [01:05<5:52:55,  3.88it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.147162:   0%|          | 229/82332 [01:05<5:49:04,  3.92it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.148696:   0%|          | 229/82332 [01:05<5:49:04,  3.92it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.148696:   0%|          | 229/82332 [01:05<5:49:04,  3.92it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.148696:   0%|          | 230/82332 [01:05<5:44:01,  3.98it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.148052:   0%|          | 230/82332 [01:05<5:44:01,  3.98it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.148052:   0%|          | 230/82332 [01:05<5:44:01,  3.98it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "accuracy = 0.148052:   0%|          | 231/82332 [01:05<5:40:18,  4.02it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.148276:   0%|          | 231/82332 [01:05<5:40:18,  4.02it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.148276:   0%|          | 231/82332 [01:05<5:40:18,  4.02it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.148276:   0%|          | 232/82332 [01:05<5:37:27,  4.05it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.148069:   0%|          | 232/82332 [01:06<5:37:27,  4.05it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.148069:   0%|          | 232/82332 [01:06<5:37:27,  4.05it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.148069:   0%|          | 233/82332 [01:06<5:33:16,  4.11it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.147863:   0%|          | 233/82332 [01:06<5:33:16,  4.11it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.147863:   0%|          | 233/82332 [01:06<5:33:16,  4.11it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.147863:   0%|          | 234/82332 [01:06<5:32:38,  4.11it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.147234:   0%|          | 234/82332 [01:06<5:32:38,  4.11it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.147234:   0%|          | 234/82332 [01:06<5:32:38,  4.11it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.147234:   0%|          | 235/82332 [01:06<5:29:27,  4.15it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.146610:   0%|          | 235/82332 [01:06<5:29:27,  4.15it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.146610:   0%|          | 235/82332 [01:06<5:29:27,  4.15it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.146610:   0%|          | 236/82332 [01:06<5:28:18,  4.17it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.146414:   0%|          | 236/82332 [01:07<5:28:18,  4.17it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.146414:   0%|          | 236/82332 [01:07<5:28:18,  4.17it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.146414:   0%|          | 237/82332 [01:07<5:31:12,  4.13it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.145798:   0%|          | 237/82332 [01:07<5:31:12,  4.13it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.145798:   0%|          | 237/82332 [01:07<5:31:12,  4.13it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.145798:   0%|          | 238/82332 [01:07<5:30:47,  4.14it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.145188:   0%|          | 238/82332 [01:07<5:30:47,  4.14it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.145188:   0%|          | 238/82332 [01:07<5:30:47,  4.14it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.145188:   0%|          | 239/82332 [01:07<5:31:02,  4.13it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.145000:   0%|          | 239/82332 [01:07<5:31:02,  4.13it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.145000:   0%|          | 239/82332 [01:07<5:31:02,  4.13it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.145000:   0%|          | 240/82332 [01:07<5:33:04,  4.11it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.144813:   0%|          | 240/82332 [01:08<5:33:04,  4.11it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.144813:   0%|          | 240/82332 [01:08<5:33:04,  4.11it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.144813:   0%|          | 241/82332 [01:08<5:31:58,  4.12it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.145455:   0%|          | 241/82332 [01:08<5:31:58,  4.12it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.145455:   0%|          | 241/82332 [01:08<5:31:58,  4.12it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.145455:   0%|          | 242/82332 [01:08<5:31:11,  4.13it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.144856:   0%|          | 242/82332 [01:08<5:31:11,  4.13it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.144856:   0%|          | 242/82332 [01:08<5:31:11,  4.13it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.144856:   0%|          | 243/82332 [01:08<5:34:37,  4.09it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.145082:   0%|          | 243/82332 [01:10<5:34:37,  4.09it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.145082:   0%|          | 243/82332 [01:10<5:34:37,  4.09it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.145082:   0%|          | 244/82332 [01:10<14:10:25,  1.61it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.144490:   0%|          | 244/82332 [01:10<14:10:25,  1.61it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.144490:   0%|          | 244/82332 [01:10<14:10:25,  1.61it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.144490:   0%|          | 245/82332 [01:10<11:31:46,  1.98it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.144309:   0%|          | 245/82332 [01:10<11:31:46,  1.98it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.144309:   0%|          | 245/82332 [01:10<11:31:46,  1.98it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.144309:   0%|          | 246/82332 [01:10<9:41:08,  2.35it/s] \u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.144130:   0%|          | 246/82332 [01:10<9:41:08,  2.35it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.144130:   0%|          | 246/82332 [01:10<9:41:08,  2.35it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.144130:   0%|          | 247/82332 [01:10<8:23:04,  2.72it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.143952:   0%|          | 247/82332 [01:10<8:23:04,  2.72it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.143952:   0%|          | 247/82332 [01:10<8:23:04,  2.72it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.143952:   0%|          | 248/82332 [01:10<7:28:32,  3.05it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.144177:   0%|          | 248/82332 [01:11<7:28:32,  3.05it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.144177:   0%|          | 248/82332 [01:11<7:28:32,  3.05it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.144177:   0%|          | 249/82332 [01:11<6:54:32,  3.30it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.143600:   0%|          | 249/82332 [01:11<6:54:32,  3.30it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.143600:   0%|          | 249/82332 [01:11<6:54:32,  3.30it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.143600:   0%|          | 250/82332 [01:11<6:29:17,  3.51it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.143028:   0%|          | 250/82332 [01:11<6:29:17,  3.51it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.143028:   0%|          | 250/82332 [01:11<6:29:17,  3.51it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.143028:   0%|          | 251/82332 [01:11<6:10:47,  3.69it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.143254:   0%|          | 251/82332 [01:11<6:10:47,  3.69it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.143254:   0%|          | 251/82332 [01:11<6:10:47,  3.69it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "accuracy = 0.143254:   0%|          | 252/82332 [01:11<6:00:04,  3.80it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.144664:   0%|          | 252/82332 [01:12<6:00:04,  3.80it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.144664:   0%|          | 252/82332 [01:12<6:00:04,  3.80it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.144664:   0%|          | 253/82332 [01:12<5:50:45,  3.90it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.144488:   0%|          | 253/82332 [01:12<5:50:45,  3.90it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.144488:   0%|          | 253/82332 [01:12<5:50:45,  3.90it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.144488:   0%|          | 254/82332 [01:12<5:43:54,  3.98it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.145098:   0%|          | 254/82332 [01:12<5:43:54,  3.98it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.145098:   0%|          | 254/82332 [01:12<5:43:54,  3.98it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.145098:   0%|          | 255/82332 [01:12<5:39:43,  4.03it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.145313:   0%|          | 255/82332 [01:12<5:39:43,  4.03it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.145313:   0%|          | 255/82332 [01:12<5:39:43,  4.03it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.145313:   0%|          | 256/82332 [01:12<5:36:13,  4.07it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.145136:   0%|          | 256/82332 [01:13<5:36:13,  4.07it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.145136:   0%|          | 256/82332 [01:13<5:36:13,  4.07it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.145136:   0%|          | 257/82332 [01:13<5:32:22,  4.12it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.144574:   0%|          | 257/82332 [01:13<5:32:22,  4.12it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.144574:   0%|          | 257/82332 [01:13<5:32:22,  4.12it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.144574:   0%|          | 258/82332 [01:13<5:29:43,  4.15it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.144402:   0%|          | 258/82332 [01:13<5:29:43,  4.15it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.144402:   0%|          | 258/82332 [01:13<5:29:43,  4.15it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.144402:   0%|          | 259/82332 [01:13<5:27:08,  4.18it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.143846:   0%|          | 259/82332 [01:13<5:27:08,  4.18it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.143846:   0%|          | 259/82332 [01:13<5:27:08,  4.18it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.143846:   0%|          | 260/82332 [01:13<5:24:53,  4.21it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.143295:   0%|          | 260/82332 [01:14<5:24:53,  4.21it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.143295:   0%|          | 260/82332 [01:14<5:24:53,  4.21it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.143295:   0%|          | 261/82332 [01:14<5:23:38,  4.23it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.143893:   0%|          | 261/82332 [01:14<5:23:38,  4.23it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.143893:   0%|          | 261/82332 [01:14<5:23:38,  4.23it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.143893:   0%|          | 262/82332 [01:14<5:22:26,  4.24it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.143726:   0%|          | 262/82332 [01:14<5:22:26,  4.24it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.143726:   0%|          | 262/82332 [01:14<5:22:26,  4.24it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.143726:   0%|          | 263/82332 [01:14<5:21:17,  4.26it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.143939:   0%|          | 263/82332 [01:14<5:21:17,  4.26it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.143939:   0%|          | 263/82332 [01:14<5:21:17,  4.26it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.143939:   0%|          | 264/82332 [01:14<5:24:28,  4.22it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.143396:   0%|          | 264/82332 [01:15<5:24:28,  4.22it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.143396:   0%|          | 264/82332 [01:15<5:24:28,  4.22it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.143396:   0%|          | 265/82332 [01:15<5:26:03,  4.19it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.142857:   0%|          | 265/82332 [01:15<5:26:03,  4.19it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.142857:   0%|          | 265/82332 [01:15<5:26:03,  4.19it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.142857:   0%|          | 266/82332 [01:15<5:24:51,  4.21it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.143446:   0%|          | 266/82332 [01:16<5:24:51,  4.21it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.143446:   0%|          | 266/82332 [01:16<5:24:51,  4.21it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.143446:   0%|          | 267/82332 [01:16<13:17:03,  1.72it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.143657:   0%|          | 267/82332 [01:16<13:17:03,  1.72it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.143657:   0%|          | 267/82332 [01:16<13:17:03,  1.72it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.143657:   0%|          | 268/82332 [01:16<10:56:27,  2.08it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.143866:   0%|          | 268/82332 [01:17<10:56:27,  2.08it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.143866:   0%|          | 268/82332 [01:17<10:56:27,  2.08it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.143866:   0%|          | 269/82332 [01:17<9:17:22,  2.45it/s] \u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.143333:   0%|          | 269/82332 [01:17<9:17:22,  2.45it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.143333:   0%|          | 269/82332 [01:17<9:17:22,  2.45it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.143333:   0%|          | 270/82332 [01:17<8:08:35,  2.80it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.143173:   0%|          | 270/82332 [01:17<8:08:35,  2.80it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.143173:   0%|          | 270/82332 [01:17<8:08:35,  2.80it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.143173:   0%|          | 271/82332 [01:17<7:19:25,  3.11it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.143015:   0%|          | 271/82332 [01:17<7:19:25,  3.11it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.143015:   0%|          | 271/82332 [01:17<7:19:25,  3.11it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.143015:   0%|          | 272/82332 [01:17<6:44:22,  3.38it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.142857:   0%|          | 272/82332 [01:18<6:44:22,  3.38it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.142857:   0%|          | 272/82332 [01:18<6:44:22,  3.38it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "accuracy = 0.142857:   0%|          | 273/82332 [01:18<6:19:35,  3.60it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.143066:   0%|          | 273/82332 [01:18<6:19:35,  3.60it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.143066:   0%|          | 273/82332 [01:18<6:19:35,  3.60it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.143066:   0%|          | 274/82332 [01:18<6:02:59,  3.77it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.142545:   0%|          | 274/82332 [01:18<6:02:59,  3.77it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.142545:   0%|          | 274/82332 [01:18<6:02:59,  3.77it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.142545:   0%|          | 275/82332 [01:18<5:51:04,  3.90it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.142391:   0%|          | 275/82332 [01:18<5:51:04,  3.90it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.142391:   0%|          | 275/82332 [01:18<5:51:04,  3.90it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.142391:   0%|          | 276/82332 [01:18<5:44:07,  3.97it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.141877:   0%|          | 276/82332 [01:19<5:44:07,  3.97it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.141877:   0%|          | 276/82332 [01:19<5:44:07,  3.97it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.141877:   0%|          | 277/82332 [01:19<5:37:36,  4.05it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.141367:   0%|          | 277/82332 [01:19<5:37:36,  4.05it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.141367:   0%|          | 277/82332 [01:19<5:37:36,  4.05it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.141367:   0%|          | 278/82332 [01:19<5:33:53,  4.10it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.141219:   0%|          | 278/82332 [01:19<5:33:53,  4.10it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.141219:   0%|          | 278/82332 [01:19<5:33:53,  4.10it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.141219:   0%|          | 279/82332 [01:19<5:28:55,  4.16it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.140714:   0%|          | 279/82332 [01:19<5:28:55,  4.16it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.140714:   0%|          | 279/82332 [01:19<5:28:55,  4.16it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.140714:   0%|          | 280/82332 [01:19<5:24:58,  4.21it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.140214:   0%|          | 280/82332 [01:19<5:24:58,  4.21it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.140214:   0%|          | 280/82332 [01:19<5:24:58,  4.21it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.140214:   0%|          | 281/82332 [01:19<5:21:48,  4.25it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.139716:   0%|          | 281/82332 [01:20<5:21:48,  4.25it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.139716:   0%|          | 281/82332 [01:20<5:21:48,  4.25it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.139716:   0%|          | 282/82332 [01:20<5:18:13,  4.30it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.139223:   0%|          | 282/82332 [01:20<5:18:13,  4.30it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.139223:   0%|          | 282/82332 [01:20<5:18:13,  4.30it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.139223:   0%|          | 283/82332 [01:20<5:22:59,  4.23it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.138732:   0%|          | 283/82332 [01:20<5:22:59,  4.23it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.138732:   0%|          | 283/82332 [01:20<5:22:59,  4.23it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.138732:   0%|          | 284/82332 [01:20<5:26:52,  4.18it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.138246:   0%|          | 284/82332 [01:20<5:26:52,  4.18it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.138246:   0%|          | 284/82332 [01:20<5:26:52,  4.18it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.138246:   0%|          | 285/82332 [01:20<5:25:29,  4.20it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.138112:   0%|          | 285/82332 [01:21<5:25:29,  4.20it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.138112:   0%|          | 285/82332 [01:21<5:25:29,  4.20it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.138112:   0%|          | 286/82332 [01:21<5:22:17,  4.24it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.137631:   0%|          | 286/82332 [01:21<5:22:17,  4.24it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.137631:   0%|          | 286/82332 [01:21<5:22:17,  4.24it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.137631:   0%|          | 287/82332 [01:21<5:21:00,  4.26it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.137847:   0%|          | 287/82332 [01:21<5:21:00,  4.26it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.137847:   0%|          | 287/82332 [01:21<5:21:00,  4.26it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.137847:   0%|          | 288/82332 [01:21<5:22:02,  4.25it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.138062:   0%|          | 288/82332 [01:21<5:22:02,  4.25it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.138062:   0%|          | 288/82332 [01:21<5:22:02,  4.25it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.138062:   0%|          | 289/82332 [01:21<5:22:42,  4.24it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.137931:   0%|          | 289/82332 [01:22<5:22:42,  4.24it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.137931:   0%|          | 289/82332 [01:22<5:22:42,  4.24it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.137931:   0%|          | 290/82332 [01:22<5:21:50,  4.25it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.137457:   0%|          | 290/82332 [01:22<5:21:50,  4.25it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.137457:   0%|          | 290/82332 [01:22<5:21:50,  4.25it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.137457:   0%|          | 291/82332 [01:22<5:21:06,  4.26it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.137671:   0%|          | 291/82332 [01:23<5:21:06,  4.26it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.137671:   0%|          | 291/82332 [01:23<5:21:06,  4.26it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.137671:   0%|          | 292/82332 [01:23<13:28:50,  1.69it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.137201:   0%|          | 292/82332 [01:24<13:28:50,  1.69it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.137201:   0%|          | 292/82332 [01:24<13:28:50,  1.69it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.137201:   0%|          | 293/82332 [01:24<11:14:10,  2.03it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.137415:   0%|          | 293/82332 [01:24<11:14:10,  2.03it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.137415:   0%|          | 293/82332 [01:24<11:14:10,  2.03it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "accuracy = 0.137415:   0%|          | 294/82332 [01:24<9:32:58,  2.39it/s] \u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.136949:   0%|          | 294/82332 [01:24<9:32:58,  2.39it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.136949:   0%|          | 294/82332 [01:24<9:32:58,  2.39it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.136949:   0%|          | 295/82332 [01:24<8:21:25,  2.73it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.136486:   0%|          | 295/82332 [01:24<8:21:25,  2.73it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.136486:   0%|          | 295/82332 [01:24<8:21:25,  2.73it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.136486:   0%|          | 296/82332 [01:24<7:28:33,  3.05it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.136364:   0%|          | 296/82332 [01:24<7:28:33,  3.05it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.136364:   0%|          | 296/82332 [01:24<7:28:33,  3.05it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.136364:   0%|          | 297/82332 [01:24<6:50:43,  3.33it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.136242:   0%|          | 297/82332 [01:25<6:50:43,  3.33it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.136242:   0%|          | 297/82332 [01:25<6:50:43,  3.33it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.136242:   0%|          | 298/82332 [01:25<6:25:12,  3.55it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.135786:   0%|          | 298/82332 [01:25<6:25:12,  3.55it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.135786:   0%|          | 298/82332 [01:25<6:25:12,  3.55it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.135786:   0%|          | 299/82332 [01:25<6:10:17,  3.69it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.135333:   0%|          | 299/82332 [01:25<6:10:17,  3.69it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.135333:   0%|          | 299/82332 [01:25<6:10:17,  3.69it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.135333:   0%|          | 300/82332 [01:25<5:54:05,  3.86it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.135216:   0%|          | 300/82332 [01:25<5:54:05,  3.86it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.135216:   0%|          | 300/82332 [01:25<5:54:05,  3.86it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.135216:   0%|          | 301/82332 [01:25<5:42:54,  3.99it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.134768:   0%|          | 301/82332 [01:26<5:42:54,  3.99it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.134768:   0%|          | 301/82332 [01:26<5:42:54,  3.99it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.134768:   0%|          | 302/82332 [01:26<5:36:11,  4.07it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.134653:   0%|          | 302/82332 [01:26<5:36:11,  4.07it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.134653:   0%|          | 302/82332 [01:26<5:36:11,  4.07it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.134653:   0%|          | 303/82332 [01:26<5:36:14,  4.07it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.134211:   0%|          | 303/82332 [01:26<5:36:14,  4.07it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.134211:   0%|          | 303/82332 [01:26<5:36:14,  4.07it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.134211:   0%|          | 304/82332 [01:26<5:29:21,  4.15it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.133770:   0%|          | 304/82332 [01:26<5:29:21,  4.15it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.133770:   0%|          | 304/82332 [01:26<5:29:21,  4.15it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.133770:   0%|          | 305/82332 [01:26<5:25:30,  4.20it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.133333:   0%|          | 305/82332 [01:27<5:25:30,  4.20it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.133333:   0%|          | 305/82332 [01:27<5:25:30,  4.20it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.133333:   0%|          | 306/82332 [01:27<5:22:48,  4.24it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.132899:   0%|          | 306/82332 [01:27<5:22:48,  4.24it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.132899:   0%|          | 306/82332 [01:27<5:22:48,  4.24it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.132899:   0%|          | 307/82332 [01:27<5:20:59,  4.26it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.132468:   0%|          | 307/82332 [01:27<5:20:59,  4.26it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.132468:   0%|          | 307/82332 [01:27<5:20:59,  4.26it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.132468:   0%|          | 308/82332 [01:27<5:19:20,  4.28it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.132039:   0%|          | 308/82332 [01:27<5:19:20,  4.28it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.132039:   0%|          | 308/82332 [01:27<5:19:20,  4.28it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.132039:   0%|          | 309/82332 [01:27<5:18:44,  4.29it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.131613:   0%|          | 309/82332 [01:28<5:18:44,  4.29it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.131613:   0%|          | 309/82332 [01:28<5:18:44,  4.29it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "accuracy = 0.131613:   0%|          | 310/82332 [01:28<5:17:09,  4.31it/s]\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A\u001b[A"
     ]
    },
    {
     "ename": "KeyboardInterrupt",
     "evalue": "",
     "output_type": "error",
     "traceback": [
      "\u001b[0;31m---------------------------------------------------------------------------\u001b[0m",
      "\u001b[0;31mKeyboardInterrupt\u001b[0m                         Traceback (most recent call last)",
      "\u001b[0;32m<ipython-input-99-606abf832306>\u001b[0m in \u001b[0;36m<module>\u001b[0;34m\u001b[0m\n\u001b[1;32m      1\u001b[0m \u001b[0mtest_quantized_loader_b1\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0mDataLoader\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mtest_quantized_dataset\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mbatch_size\u001b[0m\u001b[0;34m=\u001b[0m\u001b[0;36m10\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mshuffle\u001b[0m\u001b[0;34m=\u001b[0m\u001b[0;32mFalse\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m----> 2\u001b[0;31m \u001b[0mtest_padded_bipolar_finn\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mrtlsim_model\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mtest_quantized_loader_b1\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m",
      "\u001b[0;32m<ipython-input-98-39cf8c3b6855>\u001b[0m in \u001b[0;36mtest_padded_bipolar_finn\u001b[0;34m(finn_model, test_loader)\u001b[0m\n\u001b[1;32m     12\u001b[0m             \u001b[0minputs\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mtarget\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0mdata\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m     13\u001b[0m             \u001b[0min_dict\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0;34m{\u001b[0m\u001b[0;34m\"global_in\"\u001b[0m \u001b[0;34m:\u001b[0m \u001b[0minputs\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mfloat\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mnumpy\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m}\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m---> 14\u001b[0;31m             \u001b[0mout_dict\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0mrtlsim_exec\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mfinn_model\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0min_dict\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m     15\u001b[0m             \u001b[0moutput\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0min_dict\u001b[0m\u001b[0;34m[\u001b[0m\u001b[0;34m\"global_out\"\u001b[0m\u001b[0;34m]\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m     16\u001b[0m             \u001b[0my_pred\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mextend\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mlist\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0moutput\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mflatten\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
      "\u001b[0;32m/workspace/finn-base/src/finn/core/rtlsim_exec.py\u001b[0m in \u001b[0;36mrtlsim_exec\u001b[0;34m(model, execution_context, pre_hook, post_hook)\u001b[0m\n\u001b[1;32m     98\u001b[0m     \u001b[0mtargetBits\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0mo_dt\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mbitwidth\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m     99\u001b[0m     \u001b[0;31m# pack input\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m--> 100\u001b[0;31m     \u001b[0mpacked_input\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0mnpy_to_rtlsim_input\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mi_tensor\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mi_dt\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mi_stream_w\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m    101\u001b[0m     \u001b[0mnum_out_values\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0mlast_node\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mget_number_output_values\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    102\u001b[0m     \u001b[0mnum_out_values\u001b[0m \u001b[0;34m*=\u001b[0m \u001b[0mbatchsize\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
      "\u001b[0;32m/workspace/finn-base/src/finn/util/data_packing.py\u001b[0m in \u001b[0;36mnpy_to_rtlsim_input\u001b[0;34m(input_file, input_dtype, pad_to_nbits, reverse_inner)\u001b[0m\n\u001b[1;32m    283\u001b[0m         \u001b[0;32mraise\u001b[0m \u001b[0mException\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m\"input_file must be ndarray or filename for .npy\"\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    284\u001b[0m     packed_data = pack_innermost_dim_as_hex_string(\n\u001b[0;32m--> 285\u001b[0;31m         \u001b[0minp\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0minput_dtype\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mpad_to_nbits\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mreverse_inner\u001b[0m\u001b[0;34m=\u001b[0m\u001b[0mreverse_inner\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m    286\u001b[0m     )\n\u001b[1;32m    287\u001b[0m     \u001b[0mpacked_data\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0mpacked_data\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mflatten\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
      "\u001b[0;32m/workspace/finn-base/src/finn/util/data_packing.py\u001b[0m in \u001b[0;36mpack_innermost_dim_as_hex_string\u001b[0;34m(ndarray, dtype, pad_to_nbits, reverse_inner, prefix)\u001b[0m\n\u001b[1;32m    149\u001b[0m         )\n\u001b[1;32m    150\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m--> 151\u001b[0;31m     \u001b[0;32mreturn\u001b[0m \u001b[0mnp\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mapply_along_axis\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mfun\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mndarray\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mndim\u001b[0m \u001b[0;34m-\u001b[0m \u001b[0;36m1\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mndarray\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m    152\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    153\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n",
      "\u001b[0;32m<__array_function__ internals>\u001b[0m in \u001b[0;36mapply_along_axis\u001b[0;34m(*args, **kwargs)\u001b[0m\n",
      "\u001b[0;32m/opt/conda/lib/python3.6/site-packages/numpy/lib/shape_base.py\u001b[0m in \u001b[0;36mapply_along_axis\u001b[0;34m(func1d, axis, arr, *args, **kwargs)\u001b[0m\n\u001b[1;32m    400\u001b[0m     \u001b[0mbuff\u001b[0m\u001b[0;34m[\u001b[0m\u001b[0mind0\u001b[0m\u001b[0;34m]\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0mres\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    401\u001b[0m     \u001b[0;32mfor\u001b[0m \u001b[0mind\u001b[0m \u001b[0;32min\u001b[0m \u001b[0minds\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m--> 402\u001b[0;31m         \u001b[0mbuff\u001b[0m\u001b[0;34m[\u001b[0m\u001b[0mind\u001b[0m\u001b[0;34m]\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0masanyarray\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mfunc1d\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0minarr_view\u001b[0m\u001b[0;34m[\u001b[0m\u001b[0mind\u001b[0m\u001b[0;34m]\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0;34m*\u001b[0m\u001b[0margs\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0;34m**\u001b[0m\u001b[0mkwargs\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m    403\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    404\u001b[0m     \u001b[0;32mif\u001b[0m \u001b[0;32mnot\u001b[0m \u001b[0misinstance\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mres\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mmatrix\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
      "\u001b[0;32m/workspace/finn-base/src/finn/util/data_packing.py\u001b[0m in \u001b[0;36mfun\u001b[0;34m(x)\u001b[0m\n\u001b[1;32m    146\u001b[0m     \u001b[0;32mdef\u001b[0m \u001b[0mfun\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mx\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    147\u001b[0m         return array2hexstring(\n\u001b[0;32m--> 148\u001b[0;31m             \u001b[0mx\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mdtype\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mpad_to_nbits\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mreverse\u001b[0m\u001b[0;34m=\u001b[0m\u001b[0mreverse_inner\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mprefix\u001b[0m\u001b[0;34m=\u001b[0m\u001b[0mprefix\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m    149\u001b[0m         )\n\u001b[1;32m    150\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n",
      "\u001b[0;32m/workspace/finn-base/src/finn/util/data_packing.py\u001b[0m in \u001b[0;36marray2hexstring\u001b[0;34m(array, dtype, pad_to_nbits, prefix, reverse)\u001b[0m\n\u001b[1;32m     79\u001b[0m         \u001b[0;32massert\u001b[0m \u001b[0mdtype\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mallowed\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mval\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0;34m\"This value is not permitted by chosen dtype.\"\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m     80\u001b[0m         \u001b[0;32mif\u001b[0m \u001b[0mdtype\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mis_integer\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m---> 81\u001b[0;31m             \u001b[0;32mif\u001b[0m \u001b[0mdtype\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0msigned\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m     82\u001b[0m                 \u001b[0mlineval\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mappend\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mBitArray\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mint\u001b[0m\u001b[0;34m=\u001b[0m\u001b[0mint\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mval\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mlength\u001b[0m\u001b[0;34m=\u001b[0m\u001b[0mbw\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m     83\u001b[0m             \u001b[0;32melse\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
      "\u001b[0;32m/workspace/finn-base/src/finn/core/datatype.py\u001b[0m in \u001b[0;36msigned\u001b[0;34m(self)\u001b[0m\n\u001b[1;32m    211\u001b[0m     \u001b[0;32mdef\u001b[0m \u001b[0msigned\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mself\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    212\u001b[0m         \u001b[0;34m\"\"\"Returns whether this DataType can represent negative numbers.\"\"\"\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m--> 213\u001b[0;31m         \u001b[0;32mreturn\u001b[0m \u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mmin\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m \u001b[0;34m<\u001b[0m \u001b[0;36m0\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m    214\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    215\u001b[0m     \u001b[0;32mdef\u001b[0m \u001b[0mis_integer\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mself\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
      "\u001b[0;32m/workspace/finn-base/src/finn/core/datatype.py\u001b[0m in \u001b[0;36mmin\u001b[0;34m(self)\u001b[0m\n\u001b[1;32m    134\u001b[0m         \u001b[0;34m\"\"\"Returns the smallest possible value allowed by this DataType.\"\"\"\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    135\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m--> 136\u001b[0;31m         \u001b[0;32mif\u001b[0m \u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mname\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mstartswith\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m\"UINT\"\u001b[0m\u001b[0;34m)\u001b[0m \u001b[0;32mor\u001b[0m \u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mname\u001b[0m \u001b[0;34m==\u001b[0m \u001b[0;34m\"BINARY\"\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m    137\u001b[0m             \u001b[0;32mreturn\u001b[0m \u001b[0;36m0\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    138\u001b[0m         \u001b[0;32melif\u001b[0m \u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mname\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mstartswith\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m\"INT\"\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
      "\u001b[0;31mKeyboardInterrupt\u001b[0m: "
     ]
    }
   ],
   "source": [
    "test_quantized_loader_b1 = DataLoader(test_quantized_dataset, batch_size=10, shuffle=False)\n",
    "test_padded_bipolar_finn(rtlsim_model, test_quantized_loader_b1)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.6.8"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 4
}
