

================================================================
== Vitis HLS Report for 'relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config10_s'
================================================================
* Date:           Mon Apr 28 20:13:00 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  30.00 ns|  13.954 ns|     8.10 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       26|       26|  0.780 us|  0.780 us|   25|   25|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReLUActLoop  |       24|       24|         1|          1|          1|    25|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 13.9>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i1 = alloca i32 1"   --->   Operation 4 'alloca' 'i1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i30 %layer10_out, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i100 %layer8_out, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.61ns)   --->   "%store_ln0 = store i5 0, i5 %i1"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln41 = br void %ReLUPackLoop.split_ifconv" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 8 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i1_load = load i5 %i1" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 9 'load' 'i1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specpipeline_ln42 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_2" [firmware/nnet_utils/nnet_activation_stream.h:42]   --->   Operation 10 'specpipeline' 'specpipeline_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%speclooptripcount_ln41 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 25, i64 25, i64 25" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 11 'speclooptripcount' 'speclooptripcount_ln41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specloopname_ln41 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 12 'specloopname' 'specloopname_ln41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] ( I:3.62ns O:3.62ns )   --->   "%layer8_out_read = read i100 @_ssdm_op_Read.ap_fifo.volatile.i100P0A, i100 %layer8_out" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 13 'read' 'layer8_out_read' <Predicate = true> <Delay = 3.62> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 100> <Depth = 25> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln44 = trunc i100 %layer8_out_read" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 14 'trunc' 'trunc_ln44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln44_2 = partselect i20 @_ssdm_op_PartSelect.i20.i100.i32.i32, i100 %layer8_out_read, i32 20, i32 39" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 15 'partselect' 'trunc_ln44_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln44_3 = partselect i20 @_ssdm_op_PartSelect.i20.i100.i32.i32, i100 %layer8_out_read, i32 40, i32 59" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 16 'partselect' 'trunc_ln44_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln44_4 = partselect i20 @_ssdm_op_PartSelect.i20.i100.i32.i32, i100 %layer8_out_read, i32 60, i32 79" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 17 'partselect' 'trunc_ln44_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln44_5 = partselect i20 @_ssdm_op_PartSelect.i20.i100.i32.i32, i100 %layer8_out_read, i32 80, i32 99" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 18 'partselect' 'trunc_ln44_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (2.28ns)   --->   "%icmp_ln51 = icmp_sgt  i20 %trunc_ln44, i20 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 19 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 2.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i100.i32, i100 %layer8_out_read, i32 19" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 20 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node add_ln52)   --->   "%trunc_ln1 = partselect i6 @_ssdm_op_PartSelect.i6.i100.i32.i32, i100 %layer8_out_read, i32 4, i32 9" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 21 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node add_ln52)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i100.i32, i100 %layer8_out_read, i32 3" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 22 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln52 = trunc i100 %layer8_out_read" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 23 'trunc' 'trunc_ln52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.68ns)   --->   "%icmp_ln52 = icmp_ne  i3 %trunc_ln52, i3 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 24 'icmp' 'icmp_ln52' <Predicate = true> <Delay = 1.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node empty)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i100.i32, i100 %layer8_out_read, i32 9" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 25 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node add_ln52)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i100.i32, i100 %layer8_out_read, i32 4" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 26 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node add_ln52)   --->   "%or_ln52 = or i1 %tmp_3, i1 %icmp_ln52" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 27 'or' 'or_ln52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node add_ln52)   --->   "%and_ln52 = and i1 %or_ln52, i1 %tmp_1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 28 'and' 'and_ln52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node add_ln52)   --->   "%zext_ln52 = zext i1 %and_ln52" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 29 'zext' 'zext_ln52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.94ns) (out node of the LUT)   --->   "%add_ln52 = add i6 %trunc_ln1, i6 %zext_ln52" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 30 'add' 'add_ln52' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i10 @_ssdm_op_PartSelect.i10.i100.i32.i32, i100 %layer8_out_read, i32 10, i32 19" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 31 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (2.12ns)   --->   "%icmp_ln52_1 = icmp_eq  i10 %tmp_5, i10 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 32 'icmp' 'icmp_ln52_1' <Predicate = true> <Delay = 2.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node empty)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %add_ln52, i32 5" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 33 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node empty)   --->   "%not_tmp_3 = xor i1 %tmp_2, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 34 'xor' 'not_tmp_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node empty)   --->   "%and_ln52_4 = or i1 %tmp_4, i1 %not_tmp_3" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 35 'or' 'and_ln52_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.97ns) (out node of the LUT)   --->   "%empty = and i1 %icmp_ln52_1, i1 %and_ln52_4" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 36 'and' 'empty' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node select_ln52_1)   --->   "%or_ln52_1 = or i1 %empty, i1 %tmp" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 37 'or' 'or_ln52_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node out_data)   --->   "%xor_ln52 = xor i1 %empty, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 38 'xor' 'xor_ln52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node out_data)   --->   "%or_ln52_2 = or i1 %tmp, i1 %xor_ln52" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 39 'or' 'or_ln52_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node select_ln52_1)   --->   "%select_ln52 = select i1 %tmp, i6 0, i6 %add_ln52" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 40 'select' 'select_ln52' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln52_1 = select i1 %or_ln52_1, i6 %select_ln52, i6 63" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 41 'select' 'select_ln52_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node out_data)   --->   "%select_ln52_2 = select i1 %or_ln52_2, i6 %select_ln52_1, i6 %add_ln52" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 42 'select' 'select_ln52_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.97ns) (out node of the LUT)   --->   "%out_data = select i1 %icmp_ln51, i6 %select_ln52_2, i6 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 43 'select' 'out_data' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (2.28ns)   --->   "%icmp_ln51_1 = icmp_sgt  i20 %trunc_ln44_2, i20 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 44 'icmp' 'icmp_ln51_1' <Predicate = true> <Delay = 2.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i100.i32, i100 %layer8_out_read, i32 39" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 45 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_1)   --->   "%trunc_ln52_2 = partselect i6 @_ssdm_op_PartSelect.i6.i100.i32.i32, i100 %layer8_out_read, i32 24, i32 29" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 46 'partselect' 'trunc_ln52_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_1)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i100.i32, i100 %layer8_out_read, i32 23" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 47 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i3 @_ssdm_op_PartSelect.i3.i100.i32.i32, i100 %layer8_out_read, i32 20, i32 22" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 48 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (1.68ns)   --->   "%icmp_ln52_2 = icmp_ne  i3 %tmp_9, i3 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 49 'icmp' 'icmp_ln52_2' <Predicate = true> <Delay = 1.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node empty_38)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i100.i32, i100 %layer8_out_read, i32 29" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 50 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_1)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i100.i32, i100 %layer8_out_read, i32 24" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 51 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_1)   --->   "%or_ln52_3 = or i1 %tmp_10, i1 %icmp_ln52_2" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 52 'or' 'or_ln52_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_1)   --->   "%and_ln52_1 = and i1 %or_ln52_3, i1 %tmp_7" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 53 'and' 'and_ln52_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_1)   --->   "%zext_ln52_1 = zext i1 %and_ln52_1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 54 'zext' 'zext_ln52_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (1.94ns) (out node of the LUT)   --->   "%add_ln52_1 = add i6 %trunc_ln52_2, i6 %zext_ln52_1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 55 'add' 'add_ln52_1' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_s = partselect i10 @_ssdm_op_PartSelect.i10.i100.i32.i32, i100 %layer8_out_read, i32 30, i32 39" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 56 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (2.12ns)   --->   "%icmp_ln52_3 = icmp_eq  i10 %tmp_s, i10 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 57 'icmp' 'icmp_ln52_3' <Predicate = true> <Delay = 2.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node empty_38)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %add_ln52_1, i32 5" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 58 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node empty_38)   --->   "%not_tmp_10 = xor i1 %tmp_8, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 59 'xor' 'not_tmp_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node empty_38)   --->   "%and_ln52_6 = or i1 %tmp_11, i1 %not_tmp_10" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 60 'or' 'and_ln52_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.97ns) (out node of the LUT)   --->   "%empty_38 = and i1 %icmp_ln52_3, i1 %and_ln52_6" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 61 'and' 'empty_38' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node select_ln52_4)   --->   "%or_ln52_4 = or i1 %empty_38, i1 %tmp_6" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 62 'or' 'or_ln52_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node out_data_1)   --->   "%xor_ln52_1 = xor i1 %empty_38, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 63 'xor' 'xor_ln52_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node out_data_1)   --->   "%or_ln52_5 = or i1 %tmp_6, i1 %xor_ln52_1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 64 'or' 'or_ln52_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node select_ln52_4)   --->   "%select_ln52_3 = select i1 %tmp_6, i6 0, i6 %add_ln52_1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 65 'select' 'select_ln52_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln52_4 = select i1 %or_ln52_4, i6 %select_ln52_3, i6 63" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 66 'select' 'select_ln52_4' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node out_data_1)   --->   "%select_ln52_5 = select i1 %or_ln52_5, i6 %select_ln52_4, i6 %add_ln52_1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 67 'select' 'select_ln52_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.97ns) (out node of the LUT)   --->   "%out_data_1 = select i1 %icmp_ln51_1, i6 %select_ln52_5, i6 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 68 'select' 'out_data_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (2.28ns)   --->   "%icmp_ln51_2 = icmp_sgt  i20 %trunc_ln44_3, i20 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 69 'icmp' 'icmp_ln51_2' <Predicate = true> <Delay = 2.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i100.i32, i100 %layer8_out_read, i32 59" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 70 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_2)   --->   "%trunc_ln52_3 = partselect i6 @_ssdm_op_PartSelect.i6.i100.i32.i32, i100 %layer8_out_read, i32 44, i32 49" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 71 'partselect' 'trunc_ln52_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_2)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i100.i32, i100 %layer8_out_read, i32 43" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 72 'bitselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i3 @_ssdm_op_PartSelect.i3.i100.i32.i32, i100 %layer8_out_read, i32 40, i32 42" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 73 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (1.68ns)   --->   "%icmp_ln52_4 = icmp_ne  i3 %tmp_14, i3 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 74 'icmp' 'icmp_ln52_4' <Predicate = true> <Delay = 1.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node empty_39)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i100.i32, i100 %layer8_out_read, i32 49" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 75 'bitselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_2)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i100.i32, i100 %layer8_out_read, i32 44" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 76 'bitselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_2)   --->   "%or_ln52_6 = or i1 %tmp_16, i1 %icmp_ln52_4" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 77 'or' 'or_ln52_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_2)   --->   "%and_ln52_2 = and i1 %or_ln52_6, i1 %tmp_13" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 78 'and' 'and_ln52_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_2)   --->   "%zext_ln52_2 = zext i1 %and_ln52_2" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 79 'zext' 'zext_ln52_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (1.94ns) (out node of the LUT)   --->   "%add_ln52_2 = add i6 %trunc_ln52_3, i6 %zext_ln52_2" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 80 'add' 'add_ln52_2' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i10 @_ssdm_op_PartSelect.i10.i100.i32.i32, i100 %layer8_out_read, i32 50, i32 59" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 81 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (2.12ns)   --->   "%icmp_ln52_5 = icmp_eq  i10 %tmp_17, i10 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 82 'icmp' 'icmp_ln52_5' <Predicate = true> <Delay = 2.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node empty_39)   --->   "%tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %add_ln52_2, i32 5" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 83 'bitselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node empty_39)   --->   "%not_tmp_17 = xor i1 %tmp_15, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 84 'xor' 'not_tmp_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node empty_39)   --->   "%and_ln52_8 = or i1 %tmp_18, i1 %not_tmp_17" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 85 'or' 'and_ln52_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.97ns) (out node of the LUT)   --->   "%empty_39 = and i1 %icmp_ln52_5, i1 %and_ln52_8" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 86 'and' 'empty_39' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node select_ln52_7)   --->   "%or_ln52_7 = or i1 %empty_39, i1 %tmp_12" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 87 'or' 'or_ln52_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node out_data_2)   --->   "%xor_ln52_2 = xor i1 %empty_39, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 88 'xor' 'xor_ln52_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node out_data_2)   --->   "%or_ln52_8 = or i1 %tmp_12, i1 %xor_ln52_2" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 89 'or' 'or_ln52_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node select_ln52_7)   --->   "%select_ln52_6 = select i1 %tmp_12, i6 0, i6 %add_ln52_2" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 90 'select' 'select_ln52_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln52_7 = select i1 %or_ln52_7, i6 %select_ln52_6, i6 63" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 91 'select' 'select_ln52_7' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node out_data_2)   --->   "%select_ln52_8 = select i1 %or_ln52_8, i6 %select_ln52_7, i6 %add_ln52_2" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 92 'select' 'select_ln52_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.97ns) (out node of the LUT)   --->   "%out_data_2 = select i1 %icmp_ln51_2, i6 %select_ln52_8, i6 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 93 'select' 'out_data_2' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (2.28ns)   --->   "%icmp_ln51_3 = icmp_sgt  i20 %trunc_ln44_4, i20 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 94 'icmp' 'icmp_ln51_3' <Predicate = true> <Delay = 2.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i100.i32, i100 %layer8_out_read, i32 79" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 95 'bitselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_3)   --->   "%trunc_ln52_4 = partselect i6 @_ssdm_op_PartSelect.i6.i100.i32.i32, i100 %layer8_out_read, i32 64, i32 69" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 96 'partselect' 'trunc_ln52_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_3)   --->   "%tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i100.i32, i100 %layer8_out_read, i32 63" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 97 'bitselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i3 @_ssdm_op_PartSelect.i3.i100.i32.i32, i100 %layer8_out_read, i32 60, i32 62" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 98 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (1.68ns)   --->   "%icmp_ln52_6 = icmp_ne  i3 %tmp_21, i3 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 99 'icmp' 'icmp_ln52_6' <Predicate = true> <Delay = 1.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node empty_40)   --->   "%tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i100.i32, i100 %layer8_out_read, i32 69" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 100 'bitselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_3)   --->   "%tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i100.i32, i100 %layer8_out_read, i32 64" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 101 'bitselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_3)   --->   "%or_ln52_9 = or i1 %tmp_23, i1 %icmp_ln52_6" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 102 'or' 'or_ln52_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_3)   --->   "%and_ln52_3 = and i1 %or_ln52_9, i1 %tmp_20" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 103 'and' 'and_ln52_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_3)   --->   "%zext_ln52_3 = zext i1 %and_ln52_3" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 104 'zext' 'zext_ln52_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (1.94ns) (out node of the LUT)   --->   "%add_ln52_3 = add i6 %trunc_ln52_4, i6 %zext_ln52_3" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 105 'add' 'add_ln52_3' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i10 @_ssdm_op_PartSelect.i10.i100.i32.i32, i100 %layer8_out_read, i32 70, i32 79" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 106 'partselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (2.12ns)   --->   "%icmp_ln52_7 = icmp_eq  i10 %tmp_24, i10 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 107 'icmp' 'icmp_ln52_7' <Predicate = true> <Delay = 2.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node empty_40)   --->   "%tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %add_ln52_3, i32 5" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 108 'bitselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node empty_40)   --->   "%not_tmp_24 = xor i1 %tmp_22, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 109 'xor' 'not_tmp_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node empty_40)   --->   "%and_ln52_10 = or i1 %tmp_25, i1 %not_tmp_24" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 110 'or' 'and_ln52_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.97ns) (out node of the LUT)   --->   "%empty_40 = and i1 %icmp_ln52_7, i1 %and_ln52_10" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 111 'and' 'empty_40' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node select_ln52_10)   --->   "%or_ln52_10 = or i1 %empty_40, i1 %tmp_19" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 112 'or' 'or_ln52_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node out_data_3)   --->   "%xor_ln52_3 = xor i1 %empty_40, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 113 'xor' 'xor_ln52_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node out_data_3)   --->   "%or_ln52_11 = or i1 %tmp_19, i1 %xor_ln52_3" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 114 'or' 'or_ln52_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node select_ln52_10)   --->   "%select_ln52_9 = select i1 %tmp_19, i6 0, i6 %add_ln52_3" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 115 'select' 'select_ln52_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 116 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln52_10 = select i1 %or_ln52_10, i6 %select_ln52_9, i6 63" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 116 'select' 'select_ln52_10' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node out_data_3)   --->   "%select_ln52_11 = select i1 %or_ln52_11, i6 %select_ln52_10, i6 %add_ln52_3" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 117 'select' 'select_ln52_11' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 118 [1/1] (0.97ns) (out node of the LUT)   --->   "%out_data_3 = select i1 %icmp_ln51_3, i6 %select_ln52_11, i6 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 118 'select' 'out_data_3' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 119 [1/1] (2.28ns)   --->   "%icmp_ln51_4 = icmp_sgt  i20 %trunc_ln44_5, i20 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 119 'icmp' 'icmp_ln51_4' <Predicate = true> <Delay = 2.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i100.i32, i100 %layer8_out_read, i32 99" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 120 'bitselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_4)   --->   "%trunc_ln52_5 = partselect i6 @_ssdm_op_PartSelect.i6.i100.i32.i32, i100 %layer8_out_read, i32 84, i32 89" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 121 'partselect' 'trunc_ln52_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_4)   --->   "%tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i100.i32, i100 %layer8_out_read, i32 83" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 122 'bitselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_28 = partselect i3 @_ssdm_op_PartSelect.i3.i100.i32.i32, i100 %layer8_out_read, i32 80, i32 82" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 123 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (1.68ns)   --->   "%icmp_ln52_8 = icmp_ne  i3 %tmp_28, i3 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 124 'icmp' 'icmp_ln52_8' <Predicate = true> <Delay = 1.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node empty_41)   --->   "%tmp_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i100.i32, i100 %layer8_out_read, i32 89" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 125 'bitselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_4)   --->   "%tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i100.i32, i100 %layer8_out_read, i32 84" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 126 'bitselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_4)   --->   "%or_ln52_12 = or i1 %tmp_30, i1 %icmp_ln52_8" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 127 'or' 'or_ln52_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_4)   --->   "%and_ln52_5 = and i1 %or_ln52_12, i1 %tmp_27" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 128 'and' 'and_ln52_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_4)   --->   "%zext_ln52_4 = zext i1 %and_ln52_5" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 129 'zext' 'zext_ln52_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (1.94ns) (out node of the LUT)   --->   "%add_ln52_4 = add i6 %trunc_ln52_5, i6 %zext_ln52_4" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 130 'add' 'add_ln52_4' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_31 = partselect i10 @_ssdm_op_PartSelect.i10.i100.i32.i32, i100 %layer8_out_read, i32 90, i32 99" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 131 'partselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (2.12ns)   --->   "%icmp_ln52_9 = icmp_eq  i10 %tmp_31, i10 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 132 'icmp' 'icmp_ln52_9' <Predicate = true> <Delay = 2.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node empty_41)   --->   "%tmp_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %add_ln52_4, i32 5" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 133 'bitselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node empty_41)   --->   "%not_tmp_31 = xor i1 %tmp_29, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 134 'xor' 'not_tmp_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node empty_41)   --->   "%and_ln52_11 = or i1 %tmp_32, i1 %not_tmp_31" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 135 'or' 'and_ln52_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 136 [1/1] (0.97ns) (out node of the LUT)   --->   "%empty_41 = and i1 %icmp_ln52_9, i1 %and_ln52_11" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 136 'and' 'empty_41' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node select_ln52_13)   --->   "%or_ln52_13 = or i1 %empty_41, i1 %tmp_26" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 137 'or' 'or_ln52_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node out_data_4)   --->   "%xor_ln52_4 = xor i1 %empty_41, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 138 'xor' 'xor_ln52_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node out_data_4)   --->   "%or_ln52_14 = or i1 %tmp_26, i1 %xor_ln52_4" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 139 'or' 'or_ln52_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node select_ln52_13)   --->   "%select_ln52_12 = select i1 %tmp_26, i6 0, i6 %add_ln52_4" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 140 'select' 'select_ln52_12' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 141 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln52_13 = select i1 %or_ln52_13, i6 %select_ln52_12, i6 63" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 141 'select' 'select_ln52_13' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node out_data_4)   --->   "%select_ln52_14 = select i1 %or_ln52_14, i6 %select_ln52_13, i6 %add_ln52_4" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 142 'select' 'select_ln52_14' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 143 [1/1] (0.97ns) (out node of the LUT)   --->   "%out_data_4 = select i1 %icmp_ln51_4, i6 %select_ln52_14, i6 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 143 'select' 'out_data_4' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%or_ln57_7 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i6.i6.i6.i6.i6, i6 %out_data_4, i6 %out_data_3, i6 %out_data_2, i6 %out_data_1, i6 %out_data" [firmware/nnet_utils/nnet_activation_stream.h:57]   --->   Operation 144 'bitconcatenate' 'or_ln57_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] ( I:3.76ns O:3.76ns )   --->   "%write_ln57 = write void @_ssdm_op_Write.ap_fifo.volatile.i30P0A, i30 %layer10_out, i30 %or_ln57_7" [firmware/nnet_utils/nnet_activation_stream.h:57]   --->   Operation 145 'write' 'write_ln57' <Predicate = true> <Delay = 3.76> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.76> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 25> <FIFO>
ST_1 : Operation 146 [1/1] (1.86ns)   --->   "%i = add i5 %i1_load, i5 1" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 146 'add' 'i' <Predicate = true> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 147 [1/1] (1.86ns)   --->   "%icmp_ln41 = icmp_eq  i5 %i1_load, i5 24" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 147 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 1.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 148 [1/1] (1.61ns)   --->   "%store_ln41 = store i5 %i, i5 %i1" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 148 'store' 'store_ln41' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln41 = br i1 %icmp_ln41, void %ReLUPackLoop.split_ifconv, void %for.end15" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 149 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (1.61ns)   --->   "%ret_ln59 = ret" [firmware/nnet_utils/nnet_activation_stream.h:59]   --->   Operation 150 'ret' 'ret_ln59' <Predicate = (icmp_ln41)> <Delay = 1.61>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 30.000ns, clock uncertainty: 8.100ns.

 <State 1>: 13.954ns
The critical path consists of the following:
	fifo read operation ('layer8_out_read', firmware/nnet_utils/nnet_activation_stream.h:44) on port 'layer8_out' (firmware/nnet_utils/nnet_activation_stream.h:44) [13]  (3.628 ns)
	'icmp' operation 1 bit ('icmp_ln52_4', firmware/nnet_utils/nnet_activation_stream.h:52) [74]  (1.680 ns)
	'or' operation 1 bit ('or_ln52_6', firmware/nnet_utils/nnet_activation_stream.h:52) [77]  (0.000 ns)
	'and' operation 1 bit ('and_ln52_2', firmware/nnet_utils/nnet_activation_stream.h:52) [78]  (0.000 ns)
	'add' operation 6 bit ('add_ln52_2', firmware/nnet_utils/nnet_activation_stream.h:52) [80]  (1.946 ns)
	'or' operation 1 bit ('and_ln52_8', firmware/nnet_utils/nnet_activation_stream.h:52) [85]  (0.000 ns)
	'and' operation 1 bit ('empty_39', firmware/nnet_utils/nnet_activation_stream.h:52) [86]  (0.978 ns)
	'or' operation 1 bit ('or_ln52_7', firmware/nnet_utils/nnet_activation_stream.h:52) [87]  (0.000 ns)
	'select' operation 6 bit ('select_ln52_7', firmware/nnet_utils/nnet_activation_stream.h:52) [91]  (0.978 ns)
	'select' operation 6 bit ('select_ln52_8', firmware/nnet_utils/nnet_activation_stream.h:52) [92]  (0.000 ns)
	'select' operation 6 bit ('out_data', firmware/nnet_utils/nnet_activation_stream.h:51) [93]  (0.978 ns)
	fifo write operation ('write_ln57', firmware/nnet_utils/nnet_activation_stream.h:57) on port 'layer10_out' (firmware/nnet_utils/nnet_activation_stream.h:57) [145]  (3.766 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
