<root versionMajor = "1" versionMinor = "5">
  <kernel src_name="snn_top_hls" language="c" hwCtrl="ap_ctrl_hs" mem_layout="fpga64-xilinx-none">
    <args>
      <arg id="0" access_type="r" src_name="ctrl_reg" src_type="ap_uint&lt;32&gt;" src_isptr="1" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="ctrl" hw_bitwidth="32" hw_size_or_depth="1" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16"/>
        </hw>
      </arg>
      <arg id="1" access_type="r" src_name="config_reg" src_type="ap_uint&lt;32&gt;" src_isptr="1" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="ctrl" hw_bitwidth="32" hw_size_or_depth="1" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="24"/>
        </hw>
      </arg>
      <arg id="2" access_type="r" src_name="learning_params" src_type="learning_params_t" src_isptr="1" src_bitwidth="144" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="ctrl" hw_bitwidth="144" hw_size_or_depth="1" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="32"/>
        </hw>
      </arg>
      <arg id="3" access_type="w" src_name="status_reg" src_type="ap_uint&lt;32&gt;&amp;" src_isptr="1" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="ctrl" hw_bitwidth="32" hw_size_or_depth="1" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="56"/>
        </hw>
      </arg>
      <arg id="4" access_type="w" src_name="spike_count_reg" src_type="ap_uint&lt;32&gt;&amp;" src_isptr="1" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="ctrl" hw_bitwidth="32" hw_size_or_depth="1" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="72"/>
        </hw>
      </arg>
      <arg id="5" access_type="w" src_name="weight_sum_reg" src_type="ap_uint&lt;32&gt;&amp;" src_isptr="1" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="ctrl" hw_bitwidth="32" hw_size_or_depth="1" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="88"/>
        </hw>
      </arg>
      <arg id="6" access_type="w" src_name="version_reg" src_type="ap_uint&lt;32&gt;&amp;" src_isptr="1" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="ctrl" hw_bitwidth="32" hw_size_or_depth="1" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="104"/>
        </hw>
      </arg>
      <arg id="7" access_type="r" src_name="s_axis_spikes" src_type="stream&lt;hls::axis&lt;ap_uint&lt;32&gt;, 1UL, 1UL, 1UL, (unsigned char)&apos;8&apos;, false&gt;, 0&gt;&amp;" src_isptr="1" src_bitwidth="96" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="AXI-Stream" hw_name="s_axis_spikes" hw_bitwidth="32" hw_size_or_depth="1" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both"/>
        </hw>
      </arg>
      <arg id="8" access_type="w" src_name="m_axis_spikes" src_type="stream&lt;hls::axis&lt;ap_uint&lt;32&gt;, 1UL, 1UL, 1UL, (unsigned char)&apos;8&apos;, false&gt;, 0&gt;&amp;" src_isptr="1" src_bitwidth="96" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="AXI-Stream" hw_name="m_axis_spikes" hw_bitwidth="32" hw_size_or_depth="1" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both"/>
        </hw>
      </arg>
      <arg id="9" access_type="w" src_name="m_axis_weights" src_type="stream&lt;hls::axis&lt;ap_uint&lt;32&gt;, 1UL, 1UL, 1UL, (unsigned char)&apos;8&apos;, false&gt;, 0&gt;&amp;" src_isptr="1" src_bitwidth="96" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="AXI-Stream" hw_name="m_axis_weights" hw_bitwidth="32" hw_size_or_depth="1" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both"/>
        </hw>
      </arg>
      <arg id="10" access_type="r" src_name="reward_signal" src_type="ap_int&lt;8&gt;" src_isptr="1" src_bitwidth="8" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="ctrl" hw_bitwidth="8" hw_size_or_depth="1" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="120"/>
        </hw>
      </arg>
      <arg id="11" access_type="w" src_name="spike_in_valid" src_type="ap_uint&lt;1&gt;&amp;" src_isptr="1" src_bitwidth="8" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="spike_in_valid" hw_bitwidth="1" hw_size_or_depth="1" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
      </arg>
      <arg id="12" access_type="w" src_name="spike_in_neuron_id" src_type="ap_uint&lt;8&gt;&amp;" src_isptr="1" src_bitwidth="8" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="spike_in_neuron_id" hw_bitwidth="8" hw_size_or_depth="1" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
      </arg>
      <arg id="13" access_type="w" src_name="spike_in_weight" src_type="ap_int&lt;8&gt;&amp;" src_isptr="1" src_bitwidth="8" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="spike_in_weight" hw_bitwidth="8" hw_size_or_depth="1" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
      </arg>
      <arg id="14" access_type="r" src_name="spike_in_ready" src_type="ap_uint&lt;1&gt;" src_isptr="1" src_bitwidth="8" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="spike_in_ready" hw_bitwidth="1" hw_size_or_depth="1" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
      </arg>
      <arg id="15" access_type="r" src_name="spike_out_valid" src_type="ap_uint&lt;1&gt;" src_isptr="1" src_bitwidth="8" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="spike_out_valid" hw_bitwidth="1" hw_size_or_depth="1" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
      </arg>
      <arg id="16" access_type="r" src_name="spike_out_neuron_id" src_type="ap_uint&lt;8&gt;" src_isptr="1" src_bitwidth="8" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="spike_out_neuron_id" hw_bitwidth="8" hw_size_or_depth="1" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
      </arg>
      <arg id="17" access_type="r" src_name="spike_out_weight" src_type="ap_int&lt;8&gt;" src_isptr="1" src_bitwidth="8" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="spike_out_weight" hw_bitwidth="8" hw_size_or_depth="1" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
      </arg>
      <arg id="18" access_type="w" src_name="spike_out_ready" src_type="ap_uint&lt;1&gt;&amp;" src_isptr="1" src_bitwidth="8" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="spike_out_ready" hw_bitwidth="1" hw_size_or_depth="1" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
      </arg>
      <arg id="19" access_type="w" src_name="snn_enable" src_type="ap_uint&lt;1&gt;&amp;" src_isptr="1" src_bitwidth="8" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="snn_enable" hw_bitwidth="1" hw_size_or_depth="1" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
      </arg>
      <arg id="20" access_type="w" src_name="snn_reset" src_type="ap_uint&lt;1&gt;&amp;" src_isptr="1" src_bitwidth="8" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="snn_reset" hw_bitwidth="1" hw_size_or_depth="1" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
      </arg>
      <arg id="21" access_type="w" src_name="threshold_out" src_type="ap_uint&lt;16&gt;&amp;" src_isptr="1" src_bitwidth="16" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="threshold_out" hw_bitwidth="16" hw_size_or_depth="1" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
      </arg>
      <arg id="22" access_type="w" src_name="leak_rate_out" src_type="ap_uint&lt;16&gt;&amp;" src_isptr="1" src_bitwidth="16" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="leak_rate_out" hw_bitwidth="16" hw_size_or_depth="1" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
      </arg>
      <arg id="23" access_type="r" src_name="snn_ready" src_type="ap_uint&lt;1&gt;" src_isptr="1" src_bitwidth="8" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="snn_ready" hw_bitwidth="1" hw_size_or_depth="1" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
      </arg>
      <arg id="24" access_type="r" src_name="snn_busy" src_type="ap_uint&lt;1&gt;" src_isptr="1" src_bitwidth="8" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="snn_busy" hw_bitwidth="1" hw_size_or_depth="1" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
      </arg>
    </args>
    <return src_type="void" src_bitwidth="0" offset="0x0">
      <hw hw_usage="data" hw_interface="" hw_name="" hw_bitwidth="0" hw_kernel_support="true"/>
    </return>
  </kernel>
</root>
