vendor_name = ModelSim
source_file = 1, D:/Documents/multiple_components/top.vhd
source_file = 1, D:/Documents/multiple_components/notgate.vhd
source_file = 1, D:/Documents/multiple_components/andgate.vhd
source_file = 1, D:/Documents/multiple_components/norgate.vhd
source_file = 1, D:/Documents/multiple_components/simulation/modelsim/top.vht
source_file = 1, D:/Documents/multiple_components/tb_andgate.vhd
source_file = 1, d:/program_files/intel/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, d:/program_files/intel/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, d:/program_files/intel/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, d:/program_files/intel/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, D:/Documents/multiple_components/db/multiple_components.cbx.xml
design_name = hard_block
design_name = top
instance = comp, \output~output\, output~output, top, 1
instance = comp, \input[0]~input\, input[0]~input, top, 1
instance = comp, \input[3]~input\, input[3]~input, top, 1
instance = comp, \input[1]~input\, input[1]~input, top, 1
instance = comp, \input[2]~input\, input[2]~input, top, 1
instance = comp, \andgate1|andout~0\, andgate1|andout~0, top, 1
