
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000661                       # Number of seconds simulated
sim_ticks                                   661181000                       # Number of ticks simulated
final_tick                                  661181000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 153715                       # Simulator instruction rate (inst/s)
host_op_rate                                   298054                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               45152497                       # Simulator tick rate (ticks/s)
host_mem_usage                                 451888                       # Number of bytes of host memory used
host_seconds                                    14.64                       # Real time elapsed on the host
sim_insts                                     2250887                       # Number of instructions simulated
sim_ops                                       4364493                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    661181000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          86656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         220800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             307456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        86656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         86656                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            1354                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            3450                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                4804                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         131062447                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         333947890                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             465010338                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    131062447                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        131062447                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        131062447                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        333947890                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            465010338                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       828.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1313.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      3450.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000508513250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           50                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           50                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               10270                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                757                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        4805                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        840                       # Number of write requests accepted
system.mem_ctrls.readBursts                      4805                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      840                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 304832                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2688                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   51648                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  307520                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                53760                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     42                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    12                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               239                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               337                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               367                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               347                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               410                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               452                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               518                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               213                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               247                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              210                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              282                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              271                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              213                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                63                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                83                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                32                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                13                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                53                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                65                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                74                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                59                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                40                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                97                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               82                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               36                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               21                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               45                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               38                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     661179000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  4805                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  840                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3068                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1127                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     411                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     147                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          925                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    383.446486                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   232.553011                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   357.317914                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          256     27.68%     27.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          212     22.92%     50.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          104     11.24%     61.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           72      7.78%     69.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           39      4.22%     73.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           30      3.24%     77.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           40      4.32%     81.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           18      1.95%     83.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          154     16.65%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          925                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           50                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      95.180000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     35.958238                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    198.586401                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31             32     64.00%     64.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63             7     14.00%     78.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             4      8.00%     86.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            1      2.00%     88.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            1      2.00%     90.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            1      2.00%     92.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      2.00%     94.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            1      2.00%     96.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-799            1      2.00%     98.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-927            1      2.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            50                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           50                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.140000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.132024                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.534904                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               46     92.00%     92.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      4.00%     96.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                1      2.00%     98.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      2.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            50                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        84032                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       220800                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        51648                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 127093791.261394366622                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 333947890.214631080627                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 78114767.363248482347                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1355                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         3450                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          840                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     52992250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    111045000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  17451954500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     39108.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32186.96                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  20776136.31                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                     74731000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               164037250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   23815000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     15689.90                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34439.90                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       461.04                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        78.11                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    465.11                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     81.31                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.21                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.60                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.61                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.41                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      28.18                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     4024                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     608                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.48                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.43                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     117126.48                       # Average gap between requests
system.mem_ctrls.pageHitRate                    82.85                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  4226880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  2223870                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                20920200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                2307240                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         33190560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             42239850                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              1317600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       130765410                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        17244480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy         58788000                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              313224090                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            473.734257                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            564888000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      1735000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      14040000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    233441500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     44907250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      80309750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    286747500                       # Time in different power states
system.mem_ctrls_1.actEnergy                  2470440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1286505                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                13080480                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                1905300                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         28273440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             36993000                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              1888320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy        99440490                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        23817600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         74675880                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              283831455                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            429.279509                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime            575141500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      3261500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      11960000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    295043000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     62026000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      70818000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    218072500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    661181000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  214042                       # Number of BP lookups
system.cpu.branchPred.condPredicted            214042                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              7581                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               164542                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   31988                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                491                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          164542                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              88469                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            76073                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         3533                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    661181000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      882655                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      165036                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1015                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           131                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    661181000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    661181000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      255939                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           185                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       661181000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          1322363                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             293520                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        2491554                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      214042                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             120457                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        939661                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   15362                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   52                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           382                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles          172                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           28                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    255861                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  2565                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1241496                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.873204                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.682095                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   517350     41.67%     41.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    15163      1.22%     42.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    58215      4.69%     47.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    35995      2.90%     50.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    43688      3.52%     54.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    36525      2.94%     56.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    16798      1.35%     58.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    31272      2.52%     60.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   486490     39.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1241496                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.161863                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.884168                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   290957                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                243685                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    683952                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 15221                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   7681                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                4740699                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   7681                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   299726                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  127108                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           4577                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    688602                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                113802                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                4705991                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  2884                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  14286                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  14881                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  83618                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             5376745                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              10414075                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          4629510                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           3444810                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               4959387                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   417358                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                146                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            106                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     67523                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               877463                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              169851                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             49079                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            18439                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    4651186                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 219                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   4562257                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              3255                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          286911                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       407398                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            155                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1241496                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.674806                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.776093                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              273488     22.03%     22.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               73883      5.95%     27.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              139462     11.23%     39.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              109783      8.84%     48.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              138291     11.14%     59.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              122505      9.87%     69.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              115347      9.29%     78.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              127566     10.28%     88.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              141171     11.37%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1241496                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   15693      7.43%      7.43% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      7.43% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      7.43% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                 17430      8.25%     15.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     15.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     15.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     15.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     15.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     15.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     15.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     15.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     15.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     15.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     10      0.00%     15.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     15.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     11      0.01%     15.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                  2633      1.25%     16.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     16.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     16.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    4      0.00%     16.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     16.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     16.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd             83960     39.74%     56.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     56.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     56.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     56.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     56.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     56.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            51015     24.15%     80.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     80.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     80.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     80.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     80.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     80.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     80.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     80.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     80.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     80.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     80.82% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   3648      1.73%     82.55% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   852      0.40%     82.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             35955     17.02%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               70      0.03%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              7598      0.17%      0.17% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1913316     41.94%     42.10% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                12586      0.28%     42.38% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1591      0.03%     42.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              566084     12.41%     54.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     54.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  64      0.00%     54.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     54.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     54.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     54.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     54.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     54.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  732      0.02%     54.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     54.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                26631      0.58%     55.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     55.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1782      0.04%     55.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              390058      8.55%     64.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     64.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     64.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                747      0.02%     64.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     64.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     64.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd          327400      7.18%     71.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     71.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     71.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            9984      0.22%     71.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     71.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     71.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult         266240      5.84%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               302678      6.63%     83.89% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              124729      2.73%     86.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          568918     12.47%     99.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          41119      0.90%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4562257                       # Type of FU issued
system.cpu.iq.rate                           3.450079                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      211281                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.046311                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            5238998                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           2349601                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      1961384                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             5341548                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            2588782                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      2568642                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                1998646                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 2767294                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           141986                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        40782                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           30                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           69                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         9433                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         2566                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           451                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   7681                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   82223                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  7095                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             4651405                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               273                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                877463                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               169851                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                142                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    615                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  6049                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             69                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           2583                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         6945                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 9528                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               4544958                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                867192                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             17299                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      1032218                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   174996                       # Number of branches executed
system.cpu.iew.exec_stores                     165026                       # Number of stores executed
system.cpu.iew.exec_rate                     3.436997                       # Inst execution rate
system.cpu.iew.wb_sent                        4534310                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       4530026                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   2888690                       # num instructions producing a value
system.cpu.iew.wb_consumers                   4605093                       # num instructions consuming a value
system.cpu.iew.wb_rate                       3.425705                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.627282                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          286920                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              7628                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1198591                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.641353                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.143429                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       307559     25.66%     25.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       150237     12.53%     38.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        81519      6.80%     45.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        79327      6.62%     51.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       103530      8.64%     60.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        75061      6.26%     66.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        65853      5.49%     72.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        55346      4.62%     76.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       280159     23.37%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1198591                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              2250887                       # Number of instructions committed
system.cpu.commit.committedOps                4364493                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         997099                       # Number of memory references committed
system.cpu.commit.loads                        836681                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     162871                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    2562846                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   2401847                       # Number of committed integer instructions.
system.cpu.commit.function_calls                30764                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         4760      0.11%      0.11% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1764123     40.42%     40.53% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           12569      0.29%     40.82% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1463      0.03%     40.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         563354     12.91%     53.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     53.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.00%     53.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     53.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     53.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     53.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     53.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     53.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             470      0.01%     53.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     53.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           25786      0.59%     54.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     54.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1064      0.02%     54.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         389844      8.93%     63.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     63.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     63.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           297      0.01%     63.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     63.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     63.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd       327400      7.50%     70.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     70.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     70.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt         9960      0.23%     71.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     71.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     71.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult       266240      6.10%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          273083      6.26%     83.41% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         119536      2.74%     86.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       563598     12.91%     99.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        40882      0.94%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4364493                       # Class of committed instruction
system.cpu.commit.bw_lim_events                280159                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      5569845                       # The number of ROB reads
system.cpu.rob.rob_writes                     9346159                       # The number of ROB writes
system.cpu.timesIdled                             764                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           80867                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     2250887                       # Number of Instructions Simulated
system.cpu.committedOps                       4364493                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.587485                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.587485                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.702170                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.702170                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  4348378                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1675948                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   3431613                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  2527042                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    736364                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   950604                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1387786                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    661181000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2387.490143                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2387.490143                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.145721                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.145721                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         3450                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         3442                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.210571                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1797734                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1797734                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    661181000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       722282                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          722282                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       159271                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         159271                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       881553                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           881553                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       881553                       # number of overall hits
system.cpu.dcache.overall_hits::total          881553                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        14439                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         14439                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         1150                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1150                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        15589                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          15589                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        15589                       # number of overall misses
system.cpu.dcache.overall_misses::total         15589                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    769740000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    769740000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     73462999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     73462999                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    843202999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    843202999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    843202999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    843202999                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       736721                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       736721                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       160421                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       160421                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       897142                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       897142                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       897142                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       897142                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.019599                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.019599                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.007169                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007169                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.017376                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017376                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.017376                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017376                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 53309.785996                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 53309.785996                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 63880.868696                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63880.868696                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 54089.614408                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 54089.614408                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 54089.614408                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 54089.614408                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        11684                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           14                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               180                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    64.911111                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           14                       # average number of cycles each access was blocked
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        12137                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        12137                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        12139                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        12139                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        12139                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        12139                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2302                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2302                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1148                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1148                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         3450                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         3450                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         3450                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3450                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    148000500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    148000500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     72212999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     72212999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    220213499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    220213499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    220213499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    220213499                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003125                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003125                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.007156                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.007156                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003846                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003846                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003846                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003846                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 64292.137272                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 64292.137272                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 62903.309233                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 62903.309233                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63829.999710                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63829.999710                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63829.999710                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63829.999710                       # average overall mshr miss latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    661181000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           488.578126                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               78394                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               843                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             92.994069                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   488.578126                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.954254                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.954254                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          103                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          405                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            513076                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           513076                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    661181000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       254032                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          254032                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       254032                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           254032                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       254032                       # number of overall hits
system.cpu.icache.overall_hits::total          254032                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1829                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1829                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1829                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1829                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1829                       # number of overall misses
system.cpu.icache.overall_misses::total          1829                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    121918499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    121918499                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    121918499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    121918499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    121918499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    121918499                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       255861                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       255861                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       255861                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       255861                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       255861                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       255861                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.007148                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.007148                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.007148                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.007148                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.007148                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.007148                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 66658.556042                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 66658.556042                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 66658.556042                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 66658.556042                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 66658.556042                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 66658.556042                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          755                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 9                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    83.888889                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          843                       # number of writebacks
system.cpu.icache.writebacks::total               843                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          474                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          474                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          474                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          474                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          474                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          474                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1355                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1355                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1355                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1355                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1355                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1355                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     96387999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     96387999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     96387999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     96387999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     96387999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     96387999                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.005296                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005296                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.005296                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005296                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.005296                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005296                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 71135.054613                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 71135.054613                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 71135.054613                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 71135.054613                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 71135.054613                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 71135.054613                       # average overall mshr miss latency
system.cpu.icache.replacements                    843                       # number of replacements
system.membus.snoop_filter.tot_requests          5648                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests          849                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    661181000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3656                       # Transaction distribution
system.membus.trans_dist::WritebackClean          843                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1148                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1148                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1355                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2302                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         3552                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         3552                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         6900                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         6900                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  10452                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       140608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       140608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       220800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       220800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  361408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              4805                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001873                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.043243                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4796     99.81%     99.81% # Request fanout histogram
system.membus.snoop_fanout::1                       9      0.19%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                4805                       # Request fanout histogram
system.membus.reqLayer2.occupancy             9974000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy            7185498                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy           18189250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              2.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
