

================================================================
== Vivado HLS Report for 'combiner_top'
================================================================
* Date:           Sat Jun 21 11:32:30 2014

* Version:        2013.4 (build date: Mon Dec 09 17:07:59 PM 2013)
* Project:        combiner
* Solution:       combiner
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.75|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  306|    ?|  307|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+------------+----------+-----------+-----------+----------------+----------+
        |                 |      Latency     | Iteration|  Initiation Interval  |      Trip      |          |
        |    Loop Name    | min |     max    |  Latency |  achieved |   target  |      Count     | Pipelined|
        +-----------------+-----+------------+----------+-----------+-----------+----------------+----------+
        |- init_loop      |  256|         256|         1|          1|          1|             256|    yes   |
        |- block_loop     |    0|           0|       146|          -|          -|               0|    no    |
        | + block_loop.1  |   54|          54|         8|          1|          1|              48|    yes   |
        | + block_loop.2  |   38|          38|         8|          1|          1|              32|    yes   |
        | + block_loop.3  |   48|          48|         3|          3|          4|              16|    yes   |
        |- Loop 3         |   41|           ?|        39|          3|          3|      1 ~ ?     |    yes   |
        |- Loop 4         |    0|  1073741824|         3|          1|          1| 0 ~ 1073741823 |    yes   |
        +-----------------+-----+------------+----------+-----------+-----------+----------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
|ShiftMemory      |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Shift register: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 8
  * Pipeline-2: initiation interval (II) = 1, depth = 8
  * Pipeline-3: initiation interval (II) = 3, depth = 3
  * Pipeline-4: initiation interval (II) = 3, depth = 39
  * Pipeline-5: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 71
* Pipeline: 6
  Pipeline-0: II = 1, D = 1, States = { 3 }
  Pipeline-1: II = 1, D = 8, States = { 6 7 8 9 10 11 12 13 }
  Pipeline-2: II = 1, D = 8, States = { 15 16 17 18 19 20 21 22 }
  Pipeline-3: II = 3, D = 3, States = { 23 24 25 }
  Pipeline-4: II = 3, D = 39, States = { 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 }
  Pipeline-5: II = 1, D = 3, States = { 67 68 69 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / (exitcond8)
	3  / (!exitcond8)
4 --> 
	5  / true
5 --> 
	27  / (tmp_3)
	6  / (!tmp_3)
6 --> 
	14  / (exitcond9)
	7  / (!exitcond9)
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	6  / true
14 --> 
	15  / true
15 --> 
	23  / (exitcond1)
	16  / (!exitcond1)
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	15  / true
23 --> 
	26  / (exitcond6)
	24  / (!exitcond6)
24 --> 
	25  / true
25 --> 
	23  / true
26 --> 
	5  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / (tmp_1) | (!tmp_1 & tmp_13)
	27  / (!tmp_1 & !tmp_13)
66 --> 
	67  / true
67 --> 
	70  / (exitcond)
	68  / (!exitcond)
68 --> 
	69  / true
69 --> 
	67  / true
70 --> 
	71  / true
71 --> 
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: k_read [2/2] 0.00ns
:8  %k_read = call i32 @_ssdm_op_Read.ap_none.i32(i32 %k) nounwind

ST_1: n_read [2/2] 0.00ns
:9  %n_read = call i32 @_ssdm_op_Read.ap_none.i32(i32 %n) nounwind

ST_1: centres_out_addr_read [2/2] 0.00ns
:10  %centres_out_addr_read = call i32 @_ssdm_op_Read.ap_none.i32(i32 %centres_out_addr) nounwind

ST_1: kernel_info_in_addr_read [2/2] 0.00ns
:11  %kernel_info_in_addr_read = call i32 @_ssdm_op_Read.ap_none.i32(i32 %kernel_info_in_addr) nounwind

ST_1: data_points_in_addr_read [2/2] 0.00ns
:12  %data_points_in_addr_read = call i32 @_ssdm_op_Read.ap_none.i32(i32 %data_points_in_addr) nounwind

ST_1: centre_buffer_0_wgtCent_value [1/1] 0.00ns
:13  %centre_buffer_0_wgtCent_value = alloca [256 x i32], align 4

ST_1: centre_buffer_1_wgtCent_value [1/1] 0.00ns
:14  %centre_buffer_1_wgtCent_value = alloca [256 x i32], align 4

ST_1: centre_buffer_2_wgtCent_value [1/1] 0.00ns
:15  %centre_buffer_2_wgtCent_value = alloca [256 x i32], align 4

ST_1: centre_buffer_sum_sq [1/1] 0.00ns
:16  %centre_buffer_sum_sq = alloca [256 x i32], align 4

ST_1: centre_buffer_count [1/1] 0.00ns
:17  %centre_buffer_count = alloca [256 x i32], align 4

ST_1: i_buffer [1/1] 0.00ns
:18  %i_buffer = alloca [32 x i32], align 16

ST_1: p_buffer [1/1] 0.00ns
:19  %p_buffer = alloca [48 x i32], align 16

ST_1: c_buffer [1/1] 0.00ns
:20  %c_buffer = alloca [768 x i32], align 16


 <State 2>: 1.39ns
ST_2: stg_85 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %master_portA) nounwind, !map !7

ST_2: stg_86 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32 %data_points_in_addr) nounwind, !map !11

ST_2: stg_87 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32 %kernel_info_in_addr) nounwind, !map !17

ST_2: stg_88 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32 %centres_out_addr) nounwind, !map !21

ST_2: stg_89 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i32* %distortion_out) nounwind, !map !25

ST_2: stg_90 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i32 %n) nounwind, !map !29

ST_2: stg_91 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i32 %k) nounwind, !map !33

ST_2: stg_92 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @str) nounwind

ST_2: k_read [1/2] 0.00ns
:8  %k_read = call i32 @_ssdm_op_Read.ap_none.i32(i32 %k) nounwind

ST_2: n_read [1/2] 0.00ns
:9  %n_read = call i32 @_ssdm_op_Read.ap_none.i32(i32 %n) nounwind

ST_2: centres_out_addr_read [1/2] 0.00ns
:10  %centres_out_addr_read = call i32 @_ssdm_op_Read.ap_none.i32(i32 %centres_out_addr) nounwind

ST_2: kernel_info_in_addr_read [1/2] 0.00ns
:11  %kernel_info_in_addr_read = call i32 @_ssdm_op_Read.ap_none.i32(i32 %kernel_info_in_addr) nounwind

ST_2: data_points_in_addr_read [1/2] 0.00ns
:12  %data_points_in_addr_read = call i32 @_ssdm_op_Read.ap_none.i32(i32 %data_points_in_addr) nounwind

ST_2: stg_98 [1/1] 0.00ns
:21  call void (...)* @_ssdm_op_SpecBus(i32* %master_portA, [7 x i8]* @p_str, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_2: stg_99 [1/1] 0.00ns
:22  call void (...)* @_ssdm_op_SpecIFCore(i32* %master_portA, [1 x i8]* @p_str1, [6 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_2: stg_100 [1/1] 0.00ns
:23  call void (...)* @_ssdm_op_SpecWire(i32 %data_points_in_addr, [8 x i8]* @p_str3, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_2: stg_101 [1/1] 0.00ns
:24  call void (...)* @_ssdm_op_SpecIFCore(i32 %data_points_in_addr, [1 x i8]* @p_str1, [10 x i8]* @p_str4, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [23 x i8]* @p_str5) nounwind

ST_2: stg_102 [1/1] 0.00ns
:25  call void (...)* @_ssdm_op_SpecWire(i32 %kernel_info_in_addr, [8 x i8]* @p_str3, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_2: stg_103 [1/1] 0.00ns
:26  call void (...)* @_ssdm_op_SpecIFCore(i32 %kernel_info_in_addr, [1 x i8]* @p_str1, [10 x i8]* @p_str4, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [23 x i8]* @p_str5) nounwind

ST_2: stg_104 [1/1] 0.00ns
:27  call void (...)* @_ssdm_op_SpecWire(i32 %centres_out_addr, [8 x i8]* @p_str3, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_2: stg_105 [1/1] 0.00ns
:28  call void (...)* @_ssdm_op_SpecIFCore(i32 %centres_out_addr, [1 x i8]* @p_str1, [10 x i8]* @p_str4, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [23 x i8]* @p_str5) nounwind

ST_2: stg_106 [1/1] 0.00ns
:29  call void (...)* @_ssdm_op_SpecWire(i32* %distortion_out, [8 x i8]* @p_str3, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_2: stg_107 [1/1] 0.00ns
:30  call void (...)* @_ssdm_op_SpecWire(i32 %n, [8 x i8]* @p_str3, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_2: stg_108 [1/1] 0.00ns
:31  call void (...)* @_ssdm_op_SpecIFCore(i32 %n, [1 x i8]* @p_str1, [10 x i8]* @p_str4, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [23 x i8]* @p_str5) nounwind

ST_2: stg_109 [1/1] 0.00ns
:32  call void (...)* @_ssdm_op_SpecWire(i32 %k, [8 x i8]* @p_str3, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_2: stg_110 [1/1] 0.00ns
:33  call void (...)* @_ssdm_op_SpecIFCore(i32 %k, [1 x i8]* @p_str1, [10 x i8]* @p_str4, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [23 x i8]* @p_str5) nounwind

ST_2: stg_111 [1/1] 0.00ns
:34  call void (...)* @_ssdm_op_SpecIFCore(i32 0, [1 x i8]* @p_str1, [10 x i8]* @p_str4, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [23 x i8]* @p_str5) nounwind

ST_2: stg_112 [1/1] 1.39ns
:35  br label %1


 <State 3>: 2.39ns
ST_3: i [1/1] 0.00ns
:0  %i = phi i9 [ 0, %0 ], [ %i_1, %2 ]

ST_3: exitcond8 [1/1] 2.03ns
:1  %exitcond8 = icmp eq i9 %i, -256

ST_3: i_1 [1/1] 1.84ns
:2  %i_1 = add i9 %i, 1

ST_3: stg_116 [1/1] 0.00ns
:3  br i1 %exitcond8, label %.preheader9.preheader, label %2

ST_3: empty [1/1] 0.00ns
:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256) nounwind

ST_3: stg_118 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str6) nounwind

ST_3: tmp [1/1] 0.00ns
:2  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str6) nounwind

ST_3: stg_120 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, [1 x i8]* @p_str1) nounwind

ST_3: tmp_2 [1/1] 0.00ns
:4  %tmp_2 = zext i9 %i to i64

ST_3: centre_buffer_count_addr [1/1] 0.00ns
:5  %centre_buffer_count_addr = getelementptr [256 x i32]* %centre_buffer_count, i64 0, i64 %tmp_2

ST_3: stg_123 [1/1] 2.39ns
:6  store i32 0, i32* %centre_buffer_count_addr, align 4

ST_3: centre_buffer_sum_sq_addr [1/1] 0.00ns
:7  %centre_buffer_sum_sq_addr = getelementptr [256 x i32]* %centre_buffer_sum_sq, i64 0, i64 %tmp_2

ST_3: stg_125 [1/1] 2.39ns
:8  store i32 0, i32* %centre_buffer_sum_sq_addr, align 4

ST_3: centre_buffer_0_wgtCent_value_addr [1/1] 0.00ns
:9  %centre_buffer_0_wgtCent_value_addr = getelementptr [256 x i32]* %centre_buffer_0_wgtCent_value, i64 0, i64 %tmp_2

ST_3: stg_127 [1/1] 2.39ns
:10  store i32 0, i32* %centre_buffer_0_wgtCent_value_addr, align 4

ST_3: centre_buffer_1_wgtCent_value_addr [1/1] 0.00ns
:11  %centre_buffer_1_wgtCent_value_addr = getelementptr [256 x i32]* %centre_buffer_1_wgtCent_value, i64 0, i64 %tmp_2

ST_3: stg_129 [1/1] 2.39ns
:12  store i32 0, i32* %centre_buffer_1_wgtCent_value_addr, align 4

ST_3: centre_buffer_2_wgtCent_value_addr [1/1] 0.00ns
:13  %centre_buffer_2_wgtCent_value_addr = getelementptr [256 x i32]* %centre_buffer_2_wgtCent_value, i64 0, i64 %tmp_2

ST_3: stg_131 [1/1] 2.39ns
:14  store i32 0, i32* %centre_buffer_2_wgtCent_value_addr, align 4

ST_3: empty_15 [1/1] 0.00ns
:15  %empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str6, i32 %tmp) nounwind

ST_3: stg_133 [1/1] 0.00ns
:16  br label %1


 <State 4>: 1.57ns
ST_4: tmp_5 [1/1] 0.00ns
.preheader9.preheader:0  %tmp_5 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %data_points_in_addr_read, i32 2, i32 31)

ST_4: tmp_5_cast [1/1] 0.00ns
.preheader9.preheader:1  %tmp_5_cast = zext i30 %tmp_5 to i33

ST_4: tmp_s [1/1] 0.00ns
.preheader9.preheader:2  %tmp_s = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %kernel_info_in_addr_read, i32 2, i32 31)

ST_4: tmp_cast [1/1] 0.00ns
.preheader9.preheader:3  %tmp_cast = zext i30 %tmp_s to i33

ST_4: stg_138 [1/1] 1.57ns
.preheader9.preheader:4  br label %.preheader9


 <State 5>: 4.88ns
ST_5: b [1/1] 0.00ns
.preheader9:0  %b = phi i32 [ %b_1, %5 ], [ 0, %.preheader9.preheader ]

ST_5: tmp_3 [1/1] 2.52ns
.preheader9:1  %tmp_3 = icmp ugt i32 %b, %n_read

ST_5: stg_141 [1/1] 1.57ns
.preheader9:2  br i1 %tmp_3, label %.preheader, label %3

ST_5: stg_142 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str8) nounwind

ST_5: tmp_4 [1/1] 0.00ns
:1  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str8) nounwind

ST_5: tmp_10 [1/1] 0.00ns
:2  %tmp_10 = shl i32 %b, 2

ST_5: tmp_6 [1/1] 2.44ns
:3  %tmp_6 = sub i32 %tmp_10, %b

ST_5: tmp_7_cast [1/1] 0.00ns
:4  %tmp_7_cast = zext i32 %tmp_6 to i33

ST_5: p_sum [1/1] 2.44ns
:5  %p_sum = add i33 %tmp_5_cast, %tmp_7_cast

ST_5: p_sum_cast [1/1] 0.00ns
:6  %p_sum_cast = zext i33 %p_sum to i64

ST_5: master_portA_addr [1/1] 0.00ns
:7  %master_portA_addr = getelementptr inbounds i32* %master_portA, i64 %p_sum_cast

ST_5: stg_150 [1/1] 1.30ns
:8  br label %burst.rd.header


 <State 6>: 1.94ns
ST_6: indvar [1/1] 0.00ns
burst.rd.header:0  %indvar = phi i6 [ %indvar_next, %burst.rd.body3 ], [ 0, %3 ]

ST_6: exitcond9 [1/1] 1.94ns
burst.rd.header:1  %exitcond9 = icmp eq i6 %indvar, -16

ST_6: indvar_next [1/1] 1.72ns
burst.rd.header:2  %indvar_next = add i6 %indvar, 1

ST_6: stg_154 [1/1] 0.00ns
burst.rd.header:3  br i1 %exitcond9, label %burst.rd.end, label %burst.rd.body1

ST_6: empty_16 [1/1] 0.00ns
burst.rd.body1:0  %empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48) nounwind

ST_6: burstread_rbegin [1/1] 0.00ns
burst.rd.body1:1  %burstread_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str14) nounwind

ST_6: stg_157 [1/1] 0.00ns
burst.rd.body1:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, [1 x i8]* @str9)

ST_6: isIter0 [1/1] 1.94ns
burst.rd.body1:3  %isIter0 = icmp eq i6 %indvar, 0

ST_6: stg_159 [1/1] 0.00ns
burst.rd.body1:4  br i1 %isIter0, label %burst.rd.body2, label %burst.rd.body3


 <State 7>: 8.75ns
ST_7: master_portA_addr_req [5/5] 8.75ns
burst.rd.body2:0  %master_portA_addr_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %master_portA_addr, i32 48) nounwind


 <State 8>: 8.75ns
ST_8: master_portA_addr_req [4/5] 8.75ns
burst.rd.body2:0  %master_portA_addr_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %master_portA_addr, i32 48) nounwind


 <State 9>: 8.75ns
ST_9: master_portA_addr_req [3/5] 8.75ns
burst.rd.body2:0  %master_portA_addr_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %master_portA_addr, i32 48) nounwind


 <State 10>: 8.75ns
ST_10: master_portA_addr_req [2/5] 8.75ns
burst.rd.body2:0  %master_portA_addr_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %master_portA_addr, i32 48) nounwind


 <State 11>: 8.75ns
ST_11: master_portA_addr_req [1/5] 8.75ns
burst.rd.body2:0  %master_portA_addr_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %master_portA_addr, i32 48) nounwind

ST_11: stg_165 [1/1] 0.00ns
burst.rd.body2:1  br label %burst.rd.body3


 <State 12>: 8.75ns
ST_12: master_portA_addr_read [1/1] 8.75ns
burst.rd.body3:0  %master_portA_addr_read = call i32 @_ssdm_op_Read.ap_bus.i32P(i32* %master_portA_addr) nounwind


 <State 13>: 2.39ns
ST_13: tmp_26 [1/1] 0.00ns
burst.rd.body3:1  %tmp_26 = zext i6 %indvar to i64

ST_13: p_buffer_addr [1/1] 0.00ns
burst.rd.body3:2  %p_buffer_addr = getelementptr [48 x i32]* %p_buffer, i64 0, i64 %tmp_26

ST_13: stg_169 [1/1] 2.39ns
burst.rd.body3:3  store i32 %master_portA_addr_read, i32* %p_buffer_addr, align 4

ST_13: burstread_rend [1/1] 0.00ns
burst.rd.body3:4  %burstread_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str14, i32 %burstread_rbegin) nounwind

ST_13: stg_171 [1/1] 0.00ns
burst.rd.body3:5  br label %burst.rd.header


 <State 14>: 2.44ns
ST_14: tmp_35 [1/1] 0.00ns
burst.rd.end:0  %tmp_35 = shl i32 %b, 1

ST_14: tmp_11_cast [1/1] 0.00ns
burst.rd.end:1  %tmp_11_cast = zext i32 %tmp_35 to i33

ST_14: p_sum1 [1/1] 2.44ns
burst.rd.end:2  %p_sum1 = add i33 %tmp_cast, %tmp_11_cast

ST_14: p_sum1_cast [1/1] 0.00ns
burst.rd.end:3  %p_sum1_cast = zext i33 %p_sum1 to i64

ST_14: master_portA_addr_1 [1/1] 0.00ns
burst.rd.end:4  %master_portA_addr_1 = getelementptr inbounds i32* %master_portA, i64 %p_sum1_cast

ST_14: stg_177 [1/1] 1.30ns
burst.rd.end:5  br label %burst.rd.header15


 <State 15>: 3.19ns
ST_15: indvar2 [1/1] 0.00ns
burst.rd.header15:0  %indvar2 = phi i6 [ %indvar_next2, %burst.rd.body314 ], [ 0, %burst.rd.end ]

ST_15: exitcond1 [1/1] 1.94ns
burst.rd.header15:1  %exitcond1 = icmp eq i6 %indvar2, -32

ST_15: indvar_next2 [1/1] 1.72ns
burst.rd.header15:2  %indvar_next2 = add i6 %indvar2, 1

ST_15: stg_181 [1/1] 1.26ns
burst.rd.header15:3  br i1 %exitcond1, label %burst.rd.end11, label %burst.rd.body112

ST_15: empty_17 [1/1] 0.00ns
burst.rd.body112:0  %empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind

ST_15: burstread_rbegin1 [1/1] 0.00ns
burst.rd.body112:1  %burstread_rbegin1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str16) nounwind

ST_15: stg_184 [1/1] 0.00ns
burst.rd.body112:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, [1 x i8]* @str15)

ST_15: isIter1 [1/1] 1.94ns
burst.rd.body112:3  %isIter1 = icmp eq i6 %indvar2, 0

ST_15: stg_186 [1/1] 0.00ns
burst.rd.body112:4  br i1 %isIter1, label %burst.rd.body213, label %burst.rd.body314


 <State 16>: 8.75ns
ST_16: master_portA_addr_1_req [5/5] 8.75ns
burst.rd.body213:0  %master_portA_addr_1_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %master_portA_addr_1, i32 32) nounwind


 <State 17>: 8.75ns
ST_17: master_portA_addr_1_req [4/5] 8.75ns
burst.rd.body213:0  %master_portA_addr_1_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %master_portA_addr_1, i32 32) nounwind


 <State 18>: 8.75ns
ST_18: master_portA_addr_1_req [3/5] 8.75ns
burst.rd.body213:0  %master_portA_addr_1_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %master_portA_addr_1, i32 32) nounwind


 <State 19>: 8.75ns
ST_19: master_portA_addr_1_req [2/5] 8.75ns
burst.rd.body213:0  %master_portA_addr_1_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %master_portA_addr_1, i32 32) nounwind


 <State 20>: 8.75ns
ST_20: master_portA_addr_1_req [1/5] 8.75ns
burst.rd.body213:0  %master_portA_addr_1_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %master_portA_addr_1, i32 32) nounwind

ST_20: stg_192 [1/1] 0.00ns
burst.rd.body213:1  br label %burst.rd.body314


 <State 21>: 8.75ns
ST_21: master_portA_addr_1_read [1/1] 8.75ns
burst.rd.body314:0  %master_portA_addr_1_read = call i32 @_ssdm_op_Read.ap_bus.i32P(i32* %master_portA_addr_1) nounwind


 <State 22>: 2.39ns
ST_22: tmp_34 [1/1] 0.00ns
burst.rd.body314:1  %tmp_34 = zext i6 %indvar2 to i64

ST_22: i_buffer_addr_2 [1/1] 0.00ns
burst.rd.body314:2  %i_buffer_addr_2 = getelementptr [32 x i32]* %i_buffer, i64 0, i64 %tmp_34

ST_22: stg_196 [1/1] 2.39ns
burst.rd.body314:3  store i32 %master_portA_addr_1_read, i32* %i_buffer_addr_2, align 4

ST_22: burstread_rend21 [1/1] 0.00ns
burst.rd.body314:4  %burstread_rend21 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str16, i32 %burstread_rbegin1) nounwind

ST_22: stg_198 [1/1] 0.00ns
burst.rd.body314:5  br label %burst.rd.header15


 <State 23>: 5.83ns
ST_23: i1 [1/1] 0.00ns
burst.rd.end11:0  %i1 = phi i5 [ %i_3, %4 ], [ 0, %burst.rd.header15 ]

ST_23: exitcond6 [1/1] 1.91ns
burst.rd.end11:1  %exitcond6 = icmp eq i5 %i1, -16

ST_23: i_3 [1/1] 1.72ns
burst.rd.end11:2  %i_3 = add i5 %i1, 1

ST_23: stg_202 [1/1] 0.00ns
burst.rd.end11:3  br i1 %exitcond6, label %5, label %4

ST_23: i1_cast2 [1/1] 0.00ns
:0  %i1_cast2 = zext i5 %i1 to i7

ST_23: tmp_36 [1/1] 0.00ns
:4  %tmp_36 = trunc i5 %i1 to i4

ST_23: tmp_37 [1/1] 0.00ns
:5  %tmp_37 = shl i5 %i1, 1

ST_23: tmp_19 [1/1] 0.00ns
:6  %tmp_19 = zext i5 %tmp_37 to i64

ST_23: i_buffer_addr [1/1] 0.00ns
:7  %i_buffer_addr = getelementptr inbounds [32 x i32]* %i_buffer, i64 0, i64 %tmp_19

ST_23: min_index [2/2] 2.39ns
:8  %min_index = load i32* %i_buffer_addr, align 8

ST_23: p_shl4 [1/1] 0.00ns
:13  %p_shl4 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %tmp_36, i2 0)

ST_23: p_shl4_cast [1/1] 0.00ns
:14  %p_shl4_cast = zext i6 %p_shl4 to i7

ST_23: tmp_22 [1/1] 1.72ns
:15  %tmp_22 = sub i7 %p_shl4_cast, %i1_cast2

ST_23: tmp_22_cast [1/1] 0.00ns
:16  %tmp_22_cast = sext i7 %tmp_22 to i32

ST_23: tmp_30 [1/1] 0.00ns
:17  %tmp_30 = zext i32 %tmp_22_cast to i64

ST_23: p_buffer_addr_3 [1/1] 0.00ns
:18  %p_buffer_addr_3 = getelementptr inbounds [48 x i32]* %p_buffer, i64 0, i64 %tmp_30

ST_23: p_buffer_load [2/2] 2.39ns
:19  %p_buffer_load = load i32* %p_buffer_addr_3, align 4

ST_23: tmp_28_1 [1/1] 1.72ns
:20  %tmp_28_1 = add i7 %tmp_22, 1

ST_23: tmp_28_1_cast [1/1] 0.00ns
:21  %tmp_28_1_cast = sext i7 %tmp_28_1 to i32

ST_23: tmp_29_1 [1/1] 0.00ns
:22  %tmp_29_1 = zext i32 %tmp_28_1_cast to i64

ST_23: p_buffer_addr_1 [1/1] 0.00ns
:23  %p_buffer_addr_1 = getelementptr inbounds [48 x i32]* %p_buffer, i64 0, i64 %tmp_29_1

ST_23: p_buffer_load_1 [2/2] 2.39ns
:24  %p_buffer_load_1 = load i32* %p_buffer_addr_1, align 4


 <State 24>: 4.78ns
ST_24: min_index [1/2] 2.39ns
:8  %min_index = load i32* %i_buffer_addr, align 8

ST_24: tmp_20 [1/1] 0.00ns
:9  %tmp_20 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %tmp_36, i1 true)

ST_24: tmp_21 [1/1] 0.00ns
:10  %tmp_21 = zext i5 %tmp_20 to i64

ST_24: i_buffer_addr_1 [1/1] 0.00ns
:11  %i_buffer_addr_1 = getelementptr inbounds [32 x i32]* %i_buffer, i64 0, i64 %tmp_21

ST_24: sum_sq [2/2] 2.39ns
:12  %sum_sq = load i32* %i_buffer_addr_1, align 4

ST_24: p_buffer_load [1/2] 2.39ns
:19  %p_buffer_load = load i32* %p_buffer_addr_3, align 4

ST_24: p_buffer_load_1 [1/2] 2.39ns
:24  %p_buffer_load_1 = load i32* %p_buffer_addr_1, align 4

ST_24: tmp_28_2 [1/1] 1.72ns
:25  %tmp_28_2 = add i7 %tmp_22, 2

ST_24: tmp_28_2_cast [1/1] 0.00ns
:26  %tmp_28_2_cast = sext i7 %tmp_28_2 to i32

ST_24: tmp_29_2 [1/1] 0.00ns
:27  %tmp_29_2 = zext i32 %tmp_28_2_cast to i64

ST_24: p_buffer_addr_2 [1/1] 0.00ns
:28  %p_buffer_addr_2 = getelementptr inbounds [48 x i32]* %p_buffer, i64 0, i64 %tmp_29_2

ST_24: p_buffer_load_2 [2/2] 2.39ns
:29  %p_buffer_load_2 = load i32* %p_buffer_addr_2, align 4

ST_24: tmp_27 [1/1] 0.00ns
:30  %tmp_27 = zext i32 %min_index to i64

ST_24: centre_buffer_count_addr_2 [1/1] 0.00ns
:31  %centre_buffer_count_addr_2 = getelementptr [256 x i32]* %centre_buffer_count, i64 0, i64 %tmp_27

ST_24: prev_count [2/2] 2.39ns
:32  %prev_count = load i32* %centre_buffer_count_addr_2, align 4

ST_24: centre_buffer_sum_sq_addr_2 [1/1] 0.00ns
:33  %centre_buffer_sum_sq_addr_2 = getelementptr [256 x i32]* %centre_buffer_sum_sq, i64 0, i64 %tmp_27

ST_24: prev_sum_sq [2/2] 2.39ns
:34  %prev_sum_sq = load i32* %centre_buffer_sum_sq_addr_2, align 4

ST_24: centre_buffer_0_wgtCent_value_addr_2 [1/1] 0.00ns
:35  %centre_buffer_0_wgtCent_value_addr_2 = getelementptr [256 x i32]* %centre_buffer_0_wgtCent_value, i64 0, i64 %tmp_27

ST_24: centre_buffer_0_wgtCent_value_load_1 [2/2] 2.39ns
:36  %centre_buffer_0_wgtCent_value_load_1 = load i32* %centre_buffer_0_wgtCent_value_addr_2, align 4

ST_24: centre_buffer_1_wgtCent_value_addr_2 [1/1] 0.00ns
:37  %centre_buffer_1_wgtCent_value_addr_2 = getelementptr [256 x i32]* %centre_buffer_1_wgtCent_value, i64 0, i64 %tmp_27

ST_24: centre_buffer_1_wgtCent_value_load_1 [2/2] 2.39ns
:38  %centre_buffer_1_wgtCent_value_load_1 = load i32* %centre_buffer_1_wgtCent_value_addr_2, align 4

ST_24: centre_buffer_2_wgtCent_value_addr_2 [1/1] 0.00ns
:39  %centre_buffer_2_wgtCent_value_addr_2 = getelementptr [256 x i32]* %centre_buffer_2_wgtCent_value, i64 0, i64 %tmp_27

ST_24: centre_buffer_2_wgtCent_value_load_1 [2/2] 2.39ns
:40  %centre_buffer_2_wgtCent_value_load_1 = load i32* %centre_buffer_2_wgtCent_value_addr_2, align 4


 <State 25>: 7.22ns
ST_25: empty_18 [1/1] 0.00ns
:1  %empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

ST_25: tmp_29 [1/1] 0.00ns
:2  %tmp_29 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9) nounwind

ST_25: stg_246 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 4, i32 1, i32 1, [1 x i8]* @p_str1) nounwind

ST_25: sum_sq [1/2] 2.39ns
:12  %sum_sq = load i32* %i_buffer_addr_1, align 4

ST_25: p_buffer_load_2 [1/2] 2.39ns
:29  %p_buffer_load_2 = load i32* %p_buffer_addr_2, align 4

ST_25: prev_count [1/2] 2.39ns
:32  %prev_count = load i32* %centre_buffer_count_addr_2, align 4

ST_25: prev_sum_sq [1/2] 2.39ns
:34  %prev_sum_sq = load i32* %centre_buffer_sum_sq_addr_2, align 4

ST_25: centre_buffer_0_wgtCent_value_load_1 [1/2] 2.39ns
:36  %centre_buffer_0_wgtCent_value_load_1 = load i32* %centre_buffer_0_wgtCent_value_addr_2, align 4

ST_25: centre_buffer_1_wgtCent_value_load_1 [1/2] 2.39ns
:38  %centre_buffer_1_wgtCent_value_load_1 = load i32* %centre_buffer_1_wgtCent_value_addr_2, align 4

ST_25: centre_buffer_2_wgtCent_value_load_1 [1/2] 2.39ns
:40  %centre_buffer_2_wgtCent_value_load_1 = load i32* %centre_buffer_2_wgtCent_value_addr_2, align 4

ST_25: tmp_31 [1/1] 2.44ns
:41  %tmp_31 = add i32 %prev_count, 1

ST_25: stg_255 [1/1] 2.39ns
:42  store i32 %tmp_31, i32* %centre_buffer_count_addr_2, align 4

ST_25: tmp_32 [1/1] 2.44ns
:43  %tmp_32 = add i32 %prev_sum_sq, %sum_sq

ST_25: stg_257 [1/1] 2.39ns
:44  store i32 %tmp_32, i32* %centre_buffer_sum_sq_addr_2, align 4

ST_25: tmp_33 [1/1] 2.44ns
:45  %tmp_33 = add nsw i32 %p_buffer_load, %centre_buffer_0_wgtCent_value_load_1

ST_25: stg_259 [1/1] 2.39ns
:46  store i32 %tmp_33, i32* %centre_buffer_0_wgtCent_value_addr_2, align 4

ST_25: tmp_43_1 [1/1] 2.44ns
:47  %tmp_43_1 = add nsw i32 %p_buffer_load_1, %centre_buffer_1_wgtCent_value_load_1

ST_25: stg_261 [1/1] 2.39ns
:48  store i32 %tmp_43_1, i32* %centre_buffer_1_wgtCent_value_addr_2, align 4

ST_25: tmp_43_2 [1/1] 2.44ns
:49  %tmp_43_2 = add nsw i32 %p_buffer_load_2, %centre_buffer_2_wgtCent_value_load_1

ST_25: stg_263 [1/1] 2.39ns
:50  store i32 %tmp_43_2, i32* %centre_buffer_2_wgtCent_value_addr_2, align 4

ST_25: empty_19 [1/1] 0.00ns
:51  %empty_19 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp_29) nounwind

ST_25: stg_265 [1/1] 0.00ns
:52  br label %burst.rd.end11


 <State 26>: 2.44ns
ST_26: empty_20 [1/1] 0.00ns
:0  %empty_20 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str8, i32 %tmp_4) nounwind

ST_26: b_1 [1/1] 2.44ns
:1  %b_1 = add i32 %b, 16

ST_26: stg_268 [1/1] 0.00ns
:2  br label %.preheader9


 <State 27>: 4.09ns
ST_27: total_distortion [1/1] 0.00ns
.preheader:0  %total_distortion = phi i32 [ %total_distortion_2, %7 ], [ 0, %.preheader9 ]

ST_27: i5 [1/1] 0.00ns
.preheader:1  %i5 = phi i32 [ %i_2, %7 ], [ 0, %.preheader9 ]

ST_27: tmp_1 [1/1] 2.52ns
.preheader:2  %tmp_1 = icmp ugt i32 %i5, %k_read

ST_27: i_2 [1/1] 2.44ns
.preheader:3  %i_2 = add i32 %i5, 1

ST_27: stg_273 [1/1] 1.57ns
.preheader:4  br i1 %tmp_1, label %.loopexit, label %6

ST_27: tmp_7 [1/1] 0.00ns
:1  %tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str13) nounwind

ST_27: tmp_8 [1/1] 0.00ns
:3  %tmp_8 = zext i32 %i5 to i64

ST_27: centre_buffer_count_addr_1 [1/1] 0.00ns
:4  %centre_buffer_count_addr_1 = getelementptr [256 x i32]* %centre_buffer_count, i64 0, i64 %tmp_8

ST_27: count [2/2] 2.39ns
:5  %count = load i32* %centre_buffer_count_addr_1, align 4

ST_27: tmp_17 [1/1] 0.00ns
:8  %tmp_17 = shl i32 %i5, 2

ST_27: tmp_11 [1/1] 2.44ns
:9  %tmp_11 = sub i32 %tmp_17, %i5

ST_27: tmp_13 [1/1] 2.52ns
:33  %tmp_13 = icmp eq i32 %i5, %k_read

ST_27: empty_22 [1/1] 0.00ns
:0  %empty_22 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str13, i32 %tmp_7) nounwind

ST_27: stg_282 [1/1] 0.00ns
:1  br label %.preheader


 <State 28>: 2.39ns
ST_28: count [1/2] 2.39ns
:5  %count = load i32* %centre_buffer_count_addr_1, align 4

ST_28: centre_buffer_0_wgtCent_value_addr_1 [1/1] 0.00ns
:10  %centre_buffer_0_wgtCent_value_addr_1 = getelementptr [256 x i32]* %centre_buffer_0_wgtCent_value, i64 0, i64 %tmp_8

ST_28: centre_buffer_0_wgtCent_value_load [2/2] 2.39ns
:11  %centre_buffer_0_wgtCent_value_load = load i32* %centre_buffer_0_wgtCent_value_addr_1, align 4

ST_28: centre_buffer_sum_sq_addr_1 [1/1] 0.00ns
:30  %centre_buffer_sum_sq_addr_1 = getelementptr [256 x i32]* %centre_buffer_sum_sq, i64 0, i64 %tmp_8

ST_28: centre_buffer_sum_sq_load [2/2] 2.39ns
:31  %centre_buffer_sum_sq_load = load i32* %centre_buffer_sum_sq_addr_1, align 4


 <State 29>: 8.51ns
ST_29: tmp_9 [1/1] 2.52ns
:6  %tmp_9 = icmp eq i32 %count, 0

ST_29: i_count [1/1] 1.37ns
:7  %i_count = select i1 %tmp_9, i32 1, i32 %count

ST_29: centre_buffer_0_wgtCent_value_load [1/2] 2.39ns
:11  %centre_buffer_0_wgtCent_value_load = load i32* %centre_buffer_0_wgtCent_value_addr_1, align 4

ST_29: div_result [35/35] 4.62ns
:12  %div_result = sdiv i32 %centre_buffer_0_wgtCent_value_load, %i_count

ST_29: centre_buffer_1_wgtCent_value_addr_1 [1/1] 0.00ns
:16  %centre_buffer_1_wgtCent_value_addr_1 = getelementptr [256 x i32]* %centre_buffer_1_wgtCent_value, i64 0, i64 %tmp_8

ST_29: centre_buffer_1_wgtCent_value_load [2/2] 2.39ns
:17  %centre_buffer_1_wgtCent_value_load = load i32* %centre_buffer_1_wgtCent_value_addr_1, align 4

ST_29: centre_buffer_2_wgtCent_value_addr_1 [1/1] 0.00ns
:23  %centre_buffer_2_wgtCent_value_addr_1 = getelementptr [256 x i32]* %centre_buffer_2_wgtCent_value, i64 0, i64 %tmp_8

ST_29: centre_buffer_2_wgtCent_value_load [2/2] 2.39ns
:24  %centre_buffer_2_wgtCent_value_load = load i32* %centre_buffer_2_wgtCent_value_addr_1, align 4

ST_29: centre_buffer_sum_sq_load [1/2] 2.39ns
:31  %centre_buffer_sum_sq_load = load i32* %centre_buffer_sum_sq_addr_1, align 4

ST_29: total_distortion_2 [1/1] 2.44ns
:32  %total_distortion_2 = add i32 %centre_buffer_sum_sq_load, %total_distortion

ST_29: stg_298 [1/1] 1.57ns
:34  br i1 %tmp_13, label %.loopexit, label %7


 <State 30>: 7.01ns
ST_30: div_result [34/35] 4.62ns
:12  %div_result = sdiv i32 %centre_buffer_0_wgtCent_value_load, %i_count

ST_30: centre_buffer_1_wgtCent_value_load [1/2] 2.39ns
:17  %centre_buffer_1_wgtCent_value_load = load i32* %centre_buffer_1_wgtCent_value_addr_1, align 4

ST_30: div_result_1 [35/35] 4.62ns
:18  %div_result_1 = sdiv i32 %centre_buffer_1_wgtCent_value_load, %i_count

ST_30: centre_buffer_2_wgtCent_value_load [1/2] 2.39ns
:24  %centre_buffer_2_wgtCent_value_load = load i32* %centre_buffer_2_wgtCent_value_addr_1, align 4


 <State 31>: 4.62ns
ST_31: div_result [33/35] 4.62ns
:12  %div_result = sdiv i32 %centre_buffer_0_wgtCent_value_load, %i_count

ST_31: div_result_1 [34/35] 4.62ns
:18  %div_result_1 = sdiv i32 %centre_buffer_1_wgtCent_value_load, %i_count

ST_31: div_result_2 [35/35] 4.62ns
:25  %div_result_2 = sdiv i32 %centre_buffer_2_wgtCent_value_load, %i_count


 <State 32>: 4.62ns
ST_32: div_result [32/35] 4.62ns
:12  %div_result = sdiv i32 %centre_buffer_0_wgtCent_value_load, %i_count

ST_32: div_result_1 [33/35] 4.62ns
:18  %div_result_1 = sdiv i32 %centre_buffer_1_wgtCent_value_load, %i_count

ST_32: div_result_2 [34/35] 4.62ns
:25  %div_result_2 = sdiv i32 %centre_buffer_2_wgtCent_value_load, %i_count


 <State 33>: 4.62ns
ST_33: div_result [31/35] 4.62ns
:12  %div_result = sdiv i32 %centre_buffer_0_wgtCent_value_load, %i_count

ST_33: div_result_1 [32/35] 4.62ns
:18  %div_result_1 = sdiv i32 %centre_buffer_1_wgtCent_value_load, %i_count

ST_33: div_result_2 [33/35] 4.62ns
:25  %div_result_2 = sdiv i32 %centre_buffer_2_wgtCent_value_load, %i_count


 <State 34>: 4.62ns
ST_34: div_result [30/35] 4.62ns
:12  %div_result = sdiv i32 %centre_buffer_0_wgtCent_value_load, %i_count

ST_34: div_result_1 [31/35] 4.62ns
:18  %div_result_1 = sdiv i32 %centre_buffer_1_wgtCent_value_load, %i_count

ST_34: div_result_2 [32/35] 4.62ns
:25  %div_result_2 = sdiv i32 %centre_buffer_2_wgtCent_value_load, %i_count


 <State 35>: 4.62ns
ST_35: div_result [29/35] 4.62ns
:12  %div_result = sdiv i32 %centre_buffer_0_wgtCent_value_load, %i_count

ST_35: div_result_1 [30/35] 4.62ns
:18  %div_result_1 = sdiv i32 %centre_buffer_1_wgtCent_value_load, %i_count

ST_35: div_result_2 [31/35] 4.62ns
:25  %div_result_2 = sdiv i32 %centre_buffer_2_wgtCent_value_load, %i_count


 <State 36>: 4.62ns
ST_36: div_result [28/35] 4.62ns
:12  %div_result = sdiv i32 %centre_buffer_0_wgtCent_value_load, %i_count

ST_36: div_result_1 [29/35] 4.62ns
:18  %div_result_1 = sdiv i32 %centre_buffer_1_wgtCent_value_load, %i_count

ST_36: div_result_2 [30/35] 4.62ns
:25  %div_result_2 = sdiv i32 %centre_buffer_2_wgtCent_value_load, %i_count


 <State 37>: 4.62ns
ST_37: div_result [27/35] 4.62ns
:12  %div_result = sdiv i32 %centre_buffer_0_wgtCent_value_load, %i_count

ST_37: div_result_1 [28/35] 4.62ns
:18  %div_result_1 = sdiv i32 %centre_buffer_1_wgtCent_value_load, %i_count

ST_37: div_result_2 [29/35] 4.62ns
:25  %div_result_2 = sdiv i32 %centre_buffer_2_wgtCent_value_load, %i_count


 <State 38>: 4.62ns
ST_38: div_result [26/35] 4.62ns
:12  %div_result = sdiv i32 %centre_buffer_0_wgtCent_value_load, %i_count

ST_38: div_result_1 [27/35] 4.62ns
:18  %div_result_1 = sdiv i32 %centre_buffer_1_wgtCent_value_load, %i_count

ST_38: div_result_2 [28/35] 4.62ns
:25  %div_result_2 = sdiv i32 %centre_buffer_2_wgtCent_value_load, %i_count


 <State 39>: 4.62ns
ST_39: div_result [25/35] 4.62ns
:12  %div_result = sdiv i32 %centre_buffer_0_wgtCent_value_load, %i_count

ST_39: div_result_1 [26/35] 4.62ns
:18  %div_result_1 = sdiv i32 %centre_buffer_1_wgtCent_value_load, %i_count

ST_39: div_result_2 [27/35] 4.62ns
:25  %div_result_2 = sdiv i32 %centre_buffer_2_wgtCent_value_load, %i_count


 <State 40>: 4.62ns
ST_40: div_result [24/35] 4.62ns
:12  %div_result = sdiv i32 %centre_buffer_0_wgtCent_value_load, %i_count

ST_40: div_result_1 [25/35] 4.62ns
:18  %div_result_1 = sdiv i32 %centre_buffer_1_wgtCent_value_load, %i_count

ST_40: div_result_2 [26/35] 4.62ns
:25  %div_result_2 = sdiv i32 %centre_buffer_2_wgtCent_value_load, %i_count


 <State 41>: 4.62ns
ST_41: div_result [23/35] 4.62ns
:12  %div_result = sdiv i32 %centre_buffer_0_wgtCent_value_load, %i_count

ST_41: div_result_1 [24/35] 4.62ns
:18  %div_result_1 = sdiv i32 %centre_buffer_1_wgtCent_value_load, %i_count

ST_41: div_result_2 [25/35] 4.62ns
:25  %div_result_2 = sdiv i32 %centre_buffer_2_wgtCent_value_load, %i_count


 <State 42>: 4.62ns
ST_42: div_result [22/35] 4.62ns
:12  %div_result = sdiv i32 %centre_buffer_0_wgtCent_value_load, %i_count

ST_42: div_result_1 [23/35] 4.62ns
:18  %div_result_1 = sdiv i32 %centre_buffer_1_wgtCent_value_load, %i_count

ST_42: div_result_2 [24/35] 4.62ns
:25  %div_result_2 = sdiv i32 %centre_buffer_2_wgtCent_value_load, %i_count


 <State 43>: 4.62ns
ST_43: div_result [21/35] 4.62ns
:12  %div_result = sdiv i32 %centre_buffer_0_wgtCent_value_load, %i_count

ST_43: div_result_1 [22/35] 4.62ns
:18  %div_result_1 = sdiv i32 %centre_buffer_1_wgtCent_value_load, %i_count

ST_43: div_result_2 [23/35] 4.62ns
:25  %div_result_2 = sdiv i32 %centre_buffer_2_wgtCent_value_load, %i_count


 <State 44>: 4.62ns
ST_44: div_result [20/35] 4.62ns
:12  %div_result = sdiv i32 %centre_buffer_0_wgtCent_value_load, %i_count

ST_44: div_result_1 [21/35] 4.62ns
:18  %div_result_1 = sdiv i32 %centre_buffer_1_wgtCent_value_load, %i_count

ST_44: div_result_2 [22/35] 4.62ns
:25  %div_result_2 = sdiv i32 %centre_buffer_2_wgtCent_value_load, %i_count


 <State 45>: 4.62ns
ST_45: div_result [19/35] 4.62ns
:12  %div_result = sdiv i32 %centre_buffer_0_wgtCent_value_load, %i_count

ST_45: div_result_1 [20/35] 4.62ns
:18  %div_result_1 = sdiv i32 %centre_buffer_1_wgtCent_value_load, %i_count

ST_45: div_result_2 [21/35] 4.62ns
:25  %div_result_2 = sdiv i32 %centre_buffer_2_wgtCent_value_load, %i_count


 <State 46>: 4.62ns
ST_46: div_result [18/35] 4.62ns
:12  %div_result = sdiv i32 %centre_buffer_0_wgtCent_value_load, %i_count

ST_46: div_result_1 [19/35] 4.62ns
:18  %div_result_1 = sdiv i32 %centre_buffer_1_wgtCent_value_load, %i_count

ST_46: div_result_2 [20/35] 4.62ns
:25  %div_result_2 = sdiv i32 %centre_buffer_2_wgtCent_value_load, %i_count


 <State 47>: 4.62ns
ST_47: div_result [17/35] 4.62ns
:12  %div_result = sdiv i32 %centre_buffer_0_wgtCent_value_load, %i_count

ST_47: div_result_1 [18/35] 4.62ns
:18  %div_result_1 = sdiv i32 %centre_buffer_1_wgtCent_value_load, %i_count

ST_47: div_result_2 [19/35] 4.62ns
:25  %div_result_2 = sdiv i32 %centre_buffer_2_wgtCent_value_load, %i_count


 <State 48>: 4.62ns
ST_48: div_result [16/35] 4.62ns
:12  %div_result = sdiv i32 %centre_buffer_0_wgtCent_value_load, %i_count

ST_48: div_result_1 [17/35] 4.62ns
:18  %div_result_1 = sdiv i32 %centre_buffer_1_wgtCent_value_load, %i_count

ST_48: div_result_2 [18/35] 4.62ns
:25  %div_result_2 = sdiv i32 %centre_buffer_2_wgtCent_value_load, %i_count


 <State 49>: 4.62ns
ST_49: div_result [15/35] 4.62ns
:12  %div_result = sdiv i32 %centre_buffer_0_wgtCent_value_load, %i_count

ST_49: div_result_1 [16/35] 4.62ns
:18  %div_result_1 = sdiv i32 %centre_buffer_1_wgtCent_value_load, %i_count

ST_49: div_result_2 [17/35] 4.62ns
:25  %div_result_2 = sdiv i32 %centre_buffer_2_wgtCent_value_load, %i_count


 <State 50>: 4.62ns
ST_50: div_result [14/35] 4.62ns
:12  %div_result = sdiv i32 %centre_buffer_0_wgtCent_value_load, %i_count

ST_50: div_result_1 [15/35] 4.62ns
:18  %div_result_1 = sdiv i32 %centre_buffer_1_wgtCent_value_load, %i_count

ST_50: div_result_2 [16/35] 4.62ns
:25  %div_result_2 = sdiv i32 %centre_buffer_2_wgtCent_value_load, %i_count


 <State 51>: 4.62ns
ST_51: div_result [13/35] 4.62ns
:12  %div_result = sdiv i32 %centre_buffer_0_wgtCent_value_load, %i_count

ST_51: div_result_1 [14/35] 4.62ns
:18  %div_result_1 = sdiv i32 %centre_buffer_1_wgtCent_value_load, %i_count

ST_51: div_result_2 [15/35] 4.62ns
:25  %div_result_2 = sdiv i32 %centre_buffer_2_wgtCent_value_load, %i_count


 <State 52>: 4.62ns
ST_52: div_result [12/35] 4.62ns
:12  %div_result = sdiv i32 %centre_buffer_0_wgtCent_value_load, %i_count

ST_52: div_result_1 [13/35] 4.62ns
:18  %div_result_1 = sdiv i32 %centre_buffer_1_wgtCent_value_load, %i_count

ST_52: div_result_2 [14/35] 4.62ns
:25  %div_result_2 = sdiv i32 %centre_buffer_2_wgtCent_value_load, %i_count


 <State 53>: 4.62ns
ST_53: div_result [11/35] 4.62ns
:12  %div_result = sdiv i32 %centre_buffer_0_wgtCent_value_load, %i_count

ST_53: div_result_1 [12/35] 4.62ns
:18  %div_result_1 = sdiv i32 %centre_buffer_1_wgtCent_value_load, %i_count

ST_53: div_result_2 [13/35] 4.62ns
:25  %div_result_2 = sdiv i32 %centre_buffer_2_wgtCent_value_load, %i_count


 <State 54>: 4.62ns
ST_54: div_result [10/35] 4.62ns
:12  %div_result = sdiv i32 %centre_buffer_0_wgtCent_value_load, %i_count

ST_54: div_result_1 [11/35] 4.62ns
:18  %div_result_1 = sdiv i32 %centre_buffer_1_wgtCent_value_load, %i_count

ST_54: div_result_2 [12/35] 4.62ns
:25  %div_result_2 = sdiv i32 %centre_buffer_2_wgtCent_value_load, %i_count


 <State 55>: 4.62ns
ST_55: div_result [9/35] 4.62ns
:12  %div_result = sdiv i32 %centre_buffer_0_wgtCent_value_load, %i_count

ST_55: div_result_1 [10/35] 4.62ns
:18  %div_result_1 = sdiv i32 %centre_buffer_1_wgtCent_value_load, %i_count

ST_55: div_result_2 [11/35] 4.62ns
:25  %div_result_2 = sdiv i32 %centre_buffer_2_wgtCent_value_load, %i_count


 <State 56>: 4.62ns
ST_56: div_result [8/35] 4.62ns
:12  %div_result = sdiv i32 %centre_buffer_0_wgtCent_value_load, %i_count

ST_56: div_result_1 [9/35] 4.62ns
:18  %div_result_1 = sdiv i32 %centre_buffer_1_wgtCent_value_load, %i_count

ST_56: div_result_2 [10/35] 4.62ns
:25  %div_result_2 = sdiv i32 %centre_buffer_2_wgtCent_value_load, %i_count


 <State 57>: 4.62ns
ST_57: div_result [7/35] 4.62ns
:12  %div_result = sdiv i32 %centre_buffer_0_wgtCent_value_load, %i_count

ST_57: div_result_1 [8/35] 4.62ns
:18  %div_result_1 = sdiv i32 %centre_buffer_1_wgtCent_value_load, %i_count

ST_57: div_result_2 [9/35] 4.62ns
:25  %div_result_2 = sdiv i32 %centre_buffer_2_wgtCent_value_load, %i_count


 <State 58>: 4.62ns
ST_58: div_result [6/35] 4.62ns
:12  %div_result = sdiv i32 %centre_buffer_0_wgtCent_value_load, %i_count

ST_58: div_result_1 [7/35] 4.62ns
:18  %div_result_1 = sdiv i32 %centre_buffer_1_wgtCent_value_load, %i_count

ST_58: div_result_2 [8/35] 4.62ns
:25  %div_result_2 = sdiv i32 %centre_buffer_2_wgtCent_value_load, %i_count


 <State 59>: 4.62ns
ST_59: div_result [5/35] 4.62ns
:12  %div_result = sdiv i32 %centre_buffer_0_wgtCent_value_load, %i_count

ST_59: div_result_1 [6/35] 4.62ns
:18  %div_result_1 = sdiv i32 %centre_buffer_1_wgtCent_value_load, %i_count

ST_59: div_result_2 [7/35] 4.62ns
:25  %div_result_2 = sdiv i32 %centre_buffer_2_wgtCent_value_load, %i_count


 <State 60>: 4.62ns
ST_60: div_result [4/35] 4.62ns
:12  %div_result = sdiv i32 %centre_buffer_0_wgtCent_value_load, %i_count

ST_60: div_result_1 [5/35] 4.62ns
:18  %div_result_1 = sdiv i32 %centre_buffer_1_wgtCent_value_load, %i_count

ST_60: div_result_2 [6/35] 4.62ns
:25  %div_result_2 = sdiv i32 %centre_buffer_2_wgtCent_value_load, %i_count


 <State 61>: 4.62ns
ST_61: div_result [3/35] 4.62ns
:12  %div_result = sdiv i32 %centre_buffer_0_wgtCent_value_load, %i_count

ST_61: div_result_1 [4/35] 4.62ns
:18  %div_result_1 = sdiv i32 %centre_buffer_1_wgtCent_value_load, %i_count

ST_61: div_result_2 [5/35] 4.62ns
:25  %div_result_2 = sdiv i32 %centre_buffer_2_wgtCent_value_load, %i_count


 <State 62>: 4.62ns
ST_62: div_result [2/35] 4.62ns
:12  %div_result = sdiv i32 %centre_buffer_0_wgtCent_value_load, %i_count

ST_62: div_result_1 [3/35] 4.62ns
:18  %div_result_1 = sdiv i32 %centre_buffer_1_wgtCent_value_load, %i_count

ST_62: div_result_2 [4/35] 4.62ns
:25  %div_result_2 = sdiv i32 %centre_buffer_2_wgtCent_value_load, %i_count


 <State 63>: 7.01ns
ST_63: div_result [1/35] 4.62ns
:12  %div_result = sdiv i32 %centre_buffer_0_wgtCent_value_load, %i_count

ST_63: tmp_12 [1/1] 0.00ns
:13  %tmp_12 = zext i32 %tmp_11 to i64

ST_63: c_buffer_addr [1/1] 0.00ns
:14  %c_buffer_addr = getelementptr inbounds [768 x i32]* %c_buffer, i64 0, i64 %tmp_12

ST_63: stg_402 [1/1] 2.39ns
:15  store i32 %div_result, i32* %c_buffer_addr, align 4

ST_63: div_result_1 [2/35] 4.62ns
:18  %div_result_1 = sdiv i32 %centre_buffer_1_wgtCent_value_load, %i_count

ST_63: div_result_2 [3/35] 4.62ns
:25  %div_result_2 = sdiv i32 %centre_buffer_2_wgtCent_value_load, %i_count


 <State 64>: 7.01ns
ST_64: div_result_1 [1/35] 4.62ns
:18  %div_result_1 = sdiv i32 %centre_buffer_1_wgtCent_value_load, %i_count

ST_64: tmp_25_1 [1/1] 2.44ns
:19  %tmp_25_1 = add i32 %tmp_11, 1

ST_64: tmp_26_1 [1/1] 0.00ns
:20  %tmp_26_1 = zext i32 %tmp_25_1 to i64

ST_64: c_buffer_addr_1 [1/1] 0.00ns
:21  %c_buffer_addr_1 = getelementptr inbounds [768 x i32]* %c_buffer, i64 0, i64 %tmp_26_1

ST_64: stg_409 [1/1] 2.39ns
:22  store i32 %div_result_1, i32* %c_buffer_addr_1, align 4

ST_64: div_result_2 [2/35] 4.62ns
:25  %div_result_2 = sdiv i32 %centre_buffer_2_wgtCent_value_load, %i_count


 <State 65>: 7.01ns
ST_65: empty_21 [1/1] 0.00ns
:0  %empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 -1, i64 0) nounwind

ST_65: stg_412 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 3, i32 1, i32 1, [1 x i8]* @p_str1) nounwind

ST_65: div_result_2 [1/35] 4.62ns
:25  %div_result_2 = sdiv i32 %centre_buffer_2_wgtCent_value_load, %i_count

ST_65: tmp_25_2 [1/1] 2.44ns
:26  %tmp_25_2 = add i32 %tmp_11, 2

ST_65: tmp_26_2 [1/1] 0.00ns
:27  %tmp_26_2 = zext i32 %tmp_25_2 to i64

ST_65: c_buffer_addr_2 [1/1] 0.00ns
:28  %c_buffer_addr_2 = getelementptr inbounds [768 x i32]* %c_buffer, i64 0, i64 %tmp_26_2

ST_65: stg_417 [1/1] 2.39ns
:29  store i32 %div_result_2, i32* %c_buffer_addr_2, align 4


 <State 66>: 4.88ns
ST_66: total_distortion_1 [1/1] 0.00ns
.loopexit:0  %total_distortion_1 = phi i32 [ %total_distortion, %.preheader ], [ %total_distortion_2, %6 ]

ST_66: tmp_14 [1/1] 0.00ns
.loopexit:1  %tmp_14 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %centres_out_addr_read, i32 2, i32 31)

ST_66: tmp_15 [1/1] 0.00ns
.loopexit:2  %tmp_15 = zext i30 %tmp_14 to i64

ST_66: master_portA_addr_2 [1/1] 0.00ns
.loopexit:3  %master_portA_addr_2 = getelementptr inbounds i32* %master_portA, i64 %tmp_15

ST_66: tmp_18 [1/1] 0.00ns
.loopexit:4  %tmp_18 = shl i32 %k_read, 2

ST_66: tmp_16 [1/1] 2.44ns
.loopexit:5  %tmp_16 = sub i32 %tmp_18, %k_read

ST_66: tmp_23 [1/1] 0.00ns
.loopexit:6  %tmp_23 = shl i32 %tmp_16, 2

ST_66: tmp_24 [1/1] 2.44ns
.loopexit:7  %tmp_24 = add i32 %tmp_23, 12

ST_66: tmp_38_add_i32_shr [1/1] 0.00ns
.loopexit:8  %tmp_38_add_i32_shr = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %tmp_24, i32 2, i32 31)

ST_66: tmp_25 [1/1] 0.00ns
.loopexit:9  %tmp_25 = zext i30 %tmp_38_add_i32_shr to i32

ST_66: stg_428 [1/1] 1.55ns
.loopexit:10  br label %burst.wr.header


 <State 67>: 2.49ns
ST_67: indvar1 [1/1] 0.00ns
burst.wr.header:0  %indvar1 = phi i30 [ %indvar_next1, %burst.wr.body3 ], [ 0, %.loopexit ]

ST_67: exitcond [1/1] 2.49ns
burst.wr.header:1  %exitcond = icmp eq i30 %indvar1, %tmp_38_add_i32_shr

ST_67: indvar_next1 [1/1] 2.44ns
burst.wr.header:2  %indvar_next1 = add i30 %indvar1, 1

ST_67: stg_432 [1/1] 0.00ns
burst.wr.header:3  br i1 %exitcond, label %burst.wr.end, label %burst.wr.body1

ST_67: tmp_28 [1/1] 0.00ns
burst.wr.body1:3  %tmp_28 = zext i30 %indvar1 to i64

ST_67: c_buffer_addr_3 [1/1] 0.00ns
burst.wr.body1:4  %c_buffer_addr_3 = getelementptr [768 x i32]* %c_buffer, i64 0, i64 %tmp_28

ST_67: c_buffer_load [2/2] 2.39ns
burst.wr.body1:5  %c_buffer_load = load i32* %c_buffer_addr_3, align 4

ST_67: isIter [1/1] 2.49ns
burst.wr.body1:6  %isIter = icmp eq i30 %indvar1, 0

ST_67: stg_437 [1/1] 0.00ns
burst.wr.body1:7  br i1 %isIter, label %burst.wr.body2, label %burst.wr.body3


 <State 68>: 2.39ns
ST_68: empty_23 [1/1] 0.00ns
burst.wr.body1:0  %empty_23 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 1073741823, i64 0) nounwind

ST_68: burstwrite_rbegin [1/1] 0.00ns
burst.wr.body1:1  %burstwrite_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @p_str18) nounwind

ST_68: stg_440 [1/1] 0.00ns
burst.wr.body1:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, [1 x i8]* @str17)

ST_68: c_buffer_load [1/2] 2.39ns
burst.wr.body1:5  %c_buffer_load = load i32* %c_buffer_addr_3, align 4


 <State 69>: 8.75ns
ST_69: master_portA_addr_2_req [1/1] 8.75ns
burst.wr.body2:0  %master_portA_addr_2_req = call i1 @_ssdm_op_WriteReq.ap_bus.i32P(i32* %master_portA_addr_2, i32 %tmp_25) nounwind

ST_69: stg_443 [1/1] 0.00ns
burst.wr.body2:1  br label %burst.wr.body3

ST_69: stg_444 [1/1] 8.75ns
burst.wr.body3:0  call void @_ssdm_op_Write.ap_bus.i32P(i32* %master_portA_addr_2, i32 %c_buffer_load) nounwind

ST_69: burstwrite_rend [1/1] 0.00ns
burst.wr.body3:1  %burstwrite_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @p_str18, i32 %burstwrite_rbegin) nounwind

ST_69: stg_446 [1/1] 0.00ns
burst.wr.body3:2  br label %burst.wr.header


 <State 70>: 0.00ns
ST_70: stg_447 [2/2] 0.00ns
burst.wr.end:0  call void @_ssdm_op_Write.ap_none.i32P(i32* %distortion_out, i32 %total_distortion_1) nounwind


 <State 71>: 0.00ns
ST_71: stg_448 [1/2] 0.00ns
burst.wr.end:0  call void @_ssdm_op_Write.ap_none.i32P(i32* %distortion_out, i32 %total_distortion_1) nounwind

ST_71: stg_449 [1/1] 0.00ns
burst.wr.end:1  call void (...)* @_ssdm_op_SpecIFCore(i32* %distortion_out, [1 x i8]* @p_str1, [10 x i8]* @p_str4, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [23 x i8]* @p_str5) nounwind

ST_71: stg_450 [1/1] 0.00ns
burst.wr.end:2  ret void



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
