{
    "events": {
        "BR_MIS_PRED": "branch",
        "BR_PRED": "branch",
        "BR_IMMED_RETIRED": "instruction",
        "BR_RETURN_RETIRED": "instruction",
        "BR_RETIRED": "instruction",
        "BR_MIS_PRED_RETIRED": "instruction",
        "BR_IMMED_SPEC": "branch",
        "BR_INDIRECT_SPEC": "branch",
        "BR_RETURN_SPEC": "branch",
        "CPU_CYCLES": "bus",
        "DTLB_WALK": "cache",
        "ITLB_WALK": "cache",
        "MEMORY_ERROR": "exception",
        "PREDECODE_ERROR": "exception",
        "SW_INCR": "instruction",
        "MEM_ACCESS": "memory",
        "MEM_ACCESS_RD": "memory",
        "MEM_ACCESS_WR": "memory",
        "REMOTE_ACCESS": "memory",
        "REMOTE_ACCESS_RD": "memory",
        "CNT_CYCLES": "bus",
        "STALL": "pipeline",
        "SAMPLE_POP": "spe",
        "SAMPLE_FEED": "spe",
        "SAMPLE_FILTRATE": "spe",
        "SAMPLE_COLLISION": "spe",
        "TRB_TRIG": "trace",
        "TRB_WRAP": "trace",
        "TRCEXTOUT0": "trace",
        "TRCEXTOUT1": "trace",
        "TRCEXTOUT2": "trace",
        "TRCEXTOUT3": "trace",
        "CTI_TRIGOUT4": "trace",
        "CTI_TRIGOUT5": "trace",
        "CTI_TRIGOUT6": "trace",
        "CTI_TRIGOUT7": "trace",
        "LDST_ALIGN_LAT": "memory",
        "LD_ALIGN_LAT": "memory",
        "ST_ALIGN_LAT": "memory",
        "MEM_ACCESS_CHECKED": "memory",
        "MEM_ACCESS_CHECKED_RD": "memory",
        "MEM_ACCESS_CHECKED_WR": "memory",
        "EXC_RETURN": "instruction",
        "LF_STALL": "pipeline",
        "PTW_STALL": "pipeline",
        "I_TAG_RAM_RD": "cache",
        "I_DATA_RAM_RD": "cache",
        "I_BTAC_RAM_RD": "cache",
        "D_LSU_SLOT_FULL": "pipeline",
        "LS_IQ_FULL": "pipeline",
        "DP_IQ_FULL": "pipeline",
        "DE_IQ_FULL": "pipeline",
        "PLD_UTLB_REFILL": "cache",
        "CP15_UTLB_REFILL": "cache",
        "UTLB_FLUSH": "cache",
        "STB_STALL": "cache",
        "DCACHE_SELF_HIT_VIPT": "cache",
        "BIU_EXT_MEM_REQ": "memory",
        "BIU_EXT_MEM_REQ_NC": "memory",
        "PMU_OVFS": "pmu",
        "PMU_HOVFS": "pmu"
    },
    "regex": [
        ["BUS_.*", "bus"],
        ["STALL_.*", "pipeline"],
        ["(L[123][ID]?|LL|TLB|L[12]PLD|PLDTLB)_.*", "cache"],
        ["UNALIGNED_(LD|ST|LDST)_(SPEC|RETIRED)", "memory"],
        ["(?!BR_).*_(SPEC|RETIRED)$", "instruction"],
        ["BR_(COND|INDIRECT|INDIRECT_ADDR|RETURN_ADDR)_(PRED|MIS_PRED)", "branch"],
        ["ETM_.*", "etm"],
        ["MMU_.*", "mmu"],
        ["EXC_(?!RETURN).*", "exception"],
        ["KITE_.*", "kite"],
        ["IFU_.*", "ifu"],
        ["DPU_.*", "dpu"]
    ]
}
