<!-- HTML header for doxygen 1.8.15-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>A31L12x F/W Packages: A31L12x_hal_scu.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="customdoxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="http://www.abov.co.kr"><img alt="Logo" src="abov_logo.png"/></a></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">A31L12x F/W Packages
   &#160;<span id="projectnumber">1.4.0</span>
   </div>
   <div id="projectbrief">ABOV Cortex-M0+ Core based MCUs Integrated Driver</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_1e771ff450ae847412a8c28572c155bb.html">SRC</a></li><li class="navelem"><a class="el" href="dir_b881fa65891697b29217b708c2d9cc70.html">A31L12x</a></li><li class="navelem"><a class="el" href="dir_d72bcdebf2409dffec47150f67fde8cc.html">Drivers</a></li><li class="navelem"><a class="el" href="dir_33f9f42c01a21d9402b87399cdfb8dfd.html">Include</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">A31L12x_hal_scu.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="_a31_l12x__hal__scu_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/***************************************************************************/</span><span class="comment">/****************************************************************************/</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#ifndef _SCU_H_</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#define _SCU_H_</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#include &quot;A31L12x.h&quot;</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="_a31_l12x__hal__aa__types_8h.html">A31L12x_hal_aa_types.h</a>&quot;</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">//******************************************************************************</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">// Constant</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">//******************************************************************************</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">// Boot Pin Function Selection Control</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">#define B_INCLUDE_RSTB           2</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">#define B_POR_ONLY               3</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#define BFIND_PORorEXTR          SCUCC_BTPSCR_BFIND_PORorEXTR</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#define BFIND_POR                SCUCC_BTPSCR_BFIND_POR</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">// HIRC Fine Trim One Step Change Control</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#define HIRC_UP_ONESTEP          0</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#define HIRC_DOWN_ONESTEP        1</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">// WDTRC Fine Trim One Step Change Control</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#define WDTRC_UP_ONESTEP         0</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#define WDTRC_DOWN_ONESTEP       1</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">// MCLK Selection Control</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">#define SCU_HIRC                 (0x0uL &lt;&lt; 0)</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">#define SCU_XMOSC                (0x1uL &lt;&lt; 0)</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">#define SCU_XSOSC                (0x2uL &lt;&lt; 0)</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">#define SCU_WDTRC                (0x3uL &lt;&lt; 0)</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">#define MCLKSEL_HIRC             (SCUCG_SCCR_MCLKSEL_HIRC  &lt;&lt; SCUCG_SCCR_MCLKSEL_Pos)</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">#define MCLKSEL_XMOSC            (SCUCG_SCCR_MCLKSEL_XMOSC &lt;&lt; SCUCG_SCCR_MCLKSEL_Pos)</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">#define MCLKSEL_XSOSC            (SCUCG_SCCR_MCLKSEL_XSOSC &lt;&lt; SCUCG_SCCR_MCLKSEL_Pos)</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">#define MCLKSEL_WDTRC            (SCUCG_SCCR_MCLKSEL_WDTRC &lt;&lt; SCUCG_SCCR_MCLKSEL_Pos)</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment">// HIRC Selection Control</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment">#define HIRC_40M                 (0x0uL &lt;&lt; 12)</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment">#define HIRC_20M                 (0x1uL &lt;&lt; 12)</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment">#define HIRC_10M                 (0x2uL &lt;&lt; 12)</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment">#define HIRC_5M                  (0x3uL &lt;&lt; 12)</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">#define HIRCSEL_HIRC1            (SCUCG_CLKSRCR_HIRCSEL_HIRC1 &lt;&lt; SCUCG_CLKSRCR_HIRCSEL_Pos)  // 32MHz HIRC</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">#define HIRCSEL_HIRC2            (SCUCG_CLKSRCR_HIRCSEL_HIRC2 &lt;&lt; SCUCG_CLKSRCR_HIRCSEL_Pos)  // 16MHz HIRC</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">#define HIRCSEL_HIRC4            (SCUCG_CLKSRCR_HIRCSEL_HIRC4 &lt;&lt; SCUCG_CLKSRCR_HIRCSEL_Pos)  //  8MHz HIRC</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">#define HIRCSEL_HIRC8            (SCUCG_CLKSRCR_HIRCSEL_HIRC8 &lt;&lt; SCUCG_CLKSRCR_HIRCSEL_Pos)  //  4MHz HIRC</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment">// XMFRNG Selection Control</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment">#define XTAL_XM                  (0x0uL &lt;&lt; 8)</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment">#define EXT_XM                   (0x1uL &lt;&lt; 8)</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">#define XMFRNG_Xtal              (SCUCG_CLKSRCR_XMFRNG_Xtal  &lt;&lt; SCUCG_CLKSRCR_XMFRNG_Pos)</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">#define XMFRNG_Clock             (SCUCG_CLKSRCR_XMFRNG_Clock &lt;&lt; SCUCG_CLKSRCR_XMFRNG_Pos)</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment">// System Clock Source Enable Control</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment">#define EN_XSOSC                 (0x1uL &lt;&lt; 0)</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment">#define EN_XMOSC                 (0x1uL &lt;&lt; 1)</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment">#define EN_HIRC                  (0x1uL &lt;&lt; 2)</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment">#define EN_WDTRC                 (0x1uL &lt;&lt; 3)</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor">#define CLKSRCR_WDTRCEN          (0x1uL &lt;&lt; SCUCG_CLKSRCR_WDTRCEN_Pos)</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor">#define CLKSRCR_HIRCEN           (0x1uL &lt;&lt; SCUCG_CLKSRCR_HIRCEN_Pos)</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">#define CLKSRCR_XMOSCEN          (0x1uL &lt;&lt; SCUCG_CLKSRCR_XMOSCEN_Pos)</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">#define CLKSRCR_XSOSCEN          (0x1uL &lt;&lt; SCUCG_CLKSRCR_XSOSCEN_Pos)</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment">// RTCC &amp; LCD Clock Divider Selection Control (Divider 2)</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment">#define MCLK_64                  0</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment">#define MCLK_128                 1</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment">#define MCLK_256                 2</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment">#define MCLK_512                 3</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment">#define MCLK_1024                4</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor">#define WLDIV_MCLK64             (SCUCG_SCDIVR1_WLDIV_MCLK64   &lt;&lt; SCUCG_SCDIVR1_WLDIV_Pos)   // MCLK/64    </span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">#define WLDIV_MCLK128            (SCUCG_SCDIVR1_WLDIV_MCLK128  &lt;&lt; SCUCG_SCDIVR1_WLDIV_Pos)   // MCLK/128  </span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor">#define WLDIV_MCLK256            (SCUCG_SCDIVR1_WLDIV_MCLK256  &lt;&lt; SCUCG_SCDIVR1_WLDIV_Pos)   // MCLK/256  </span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor">#define WLDIV_MCLK512            (SCUCG_SCDIVR1_WLDIV_MCLK512  &lt;&lt; SCUCG_SCDIVR1_WLDIV_Pos)   // MCLK/512  </span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">#define WLDIV_MCLK1024           (SCUCG_SCDIVR1_WLDIV_MCLK1024 &lt;&lt; SCUCG_SCDIVR1_WLDIV_Pos)   // MCLK/1024</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment">// HCLK Divider Selection Control (Divider 0)</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment">#define MCLK_16                  0</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment">#define MCLK_8                   1</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment">#define MCLK_4                   2</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment">#define MCLK_2                   3</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment">#define MCLK_1                   4</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">#define HDIV_MCLK16              (SCUCG_SCDIVR1_HDIV_MCLK16 &lt;&lt; SCUCG_SCDIVR1_HDIV_Pos)    // MCLK/16</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor">#define HDIV_MCLK8               (SCUCG_SCDIVR1_HDIV_MCLK8  &lt;&lt; SCUCG_SCDIVR1_HDIV_Pos)    // MCLK/8  </span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">#define HDIV_MCLK4               (SCUCG_SCDIVR1_HDIV_MCLK4  &lt;&lt; SCUCG_SCDIVR1_HDIV_Pos)    // MCLK/4  </span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">#define HDIV_MCLK2               (SCUCG_SCDIVR1_HDIV_MCLK2  &lt;&lt; SCUCG_SCDIVR1_HDIV_Pos)    // MCLK/2  </span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">#define HDIV_MCLK1               (SCUCG_SCDIVR1_HDIV_MCLK1  &lt;&lt; SCUCG_SCDIVR1_HDIV_Pos)    // MCLK/1  </span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment">// SysTick Timer Clock Divider Selection Control (Divider 3)</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment">#define SCU_HCLK_1               0</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment">#define SCU_HCLK_2               1</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment">#define SCU_HCLK_4               2</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment">#define SCU_HCLK_8               3</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">#define SYSTDIV_HCLK1            (SCUCG_SCDIVR2_SYSTDIV_HCLK1 &lt;&lt; SCUCG_SCDIVR2_SYSTDIV_Pos)  // HCLK/1</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor">#define SYSTDIV_HCLK2            (SCUCG_SCDIVR2_SYSTDIV_HCLK2 &lt;&lt; SCUCG_SCDIVR2_SYSTDIV_Pos)  // HCLK/2</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor">#define SYSTDIV_HCLK4            (SCUCG_SCDIVR2_SYSTDIV_HCLK4 &lt;&lt; SCUCG_SCDIVR2_SYSTDIV_Pos)  // HCLK/4</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor">#define SYSTDIV_HCLK8            (SCUCG_SCDIVR2_SYSTDIV_HCLK8 &lt;&lt; SCUCG_SCDIVR2_SYSTDIV_Pos)  // HCLK/8</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment">// PCLK Divider Selection Control (Divider 1)</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor">#define PDIV_HCLK1               (SCUCG_SCDIVR2_PDIV_HCLK1 &lt;&lt; SCUCG_SCDIVR2_PDIV_Pos)  // HCLK/1</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">#define PDIV_HCLK2               (SCUCG_SCDIVR2_PDIV_HCLK2 &lt;&lt; SCUCG_SCDIVR2_PDIV_Pos)  // HCLK/2</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">#define PDIV_HCLK4               (SCUCG_SCDIVR2_PDIV_HCLK4 &lt;&lt; SCUCG_SCDIVR2_PDIV_Pos)  // HCLK/4</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">#define PDIV_HCLK8               (SCUCG_SCDIVR2_PDIV_HCLK8 &lt;&lt; SCUCG_SCDIVR2_PDIV_Pos)  // HCLK/8</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment">// Clock Output Enable/Disable Control</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="comment">#define DIS_CLKOUT               0</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="comment">#define EN_CLKOUT                1</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor">#define CLKOEN_Disable           SCUCG_CLKOCR_CLKOEN_Disable</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor">#define CLKOEN_Enable            SCUCG_CLKOCR_CLKOEN_Enable</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="comment">// Clock Output Polarity Selection Control</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="comment">#define POL_L                    (0x0uL &lt;&lt; 6)</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment">#define POL_H                    (0x1uL &lt;&lt; 6)</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor">#define POLSEL_Low               (SCUCG_CLKOCR_POLSEL_Low  &lt;&lt; SCUCG_CLKOCR_POLSEL_Pos)    // Low level during disable  </span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor">#define POLSEL_High              (SCUCG_CLKOCR_POLSEL_High &lt;&lt; SCUCG_CLKOCR_POLSEL_Pos)    // High level during disable</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment">// Clock Output Divider Selection Control</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="comment">#define CLKODIV_1                (0x0uL &lt;&lt; 3)</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="comment">#define CLKODIV_2                (0x1uL &lt;&lt; 3)</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="comment">#define CLKODIV_4                (0x2uL &lt;&lt; 3)</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="comment">#define CLKODIV_8                (0x3uL &lt;&lt; 3)</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment">#define CLKODIV_16               (0x4uL &lt;&lt; 3)</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="comment">#define CLKODIV_32               (0x5uL &lt;&lt; 3)</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment">#define CLKODIV_64               (0x6uL &lt;&lt; 3)</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="comment">#define CLKODIV_128              (0x7uL &lt;&lt; 3)</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor">#define CLKODIV_SelectedClock1   (SCUCG_CLKOCR_CLKODIV_SelectedClock1   &lt;&lt; SCUCG_CLKOCR_CLKODIV_Pos)  // Selected Clock/1    </span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor">#define CLKODIV_SelectedClock2   (SCUCG_CLKOCR_CLKODIV_SelectedClock2   &lt;&lt; SCUCG_CLKOCR_CLKODIV_Pos)  // Selected Clock/2    </span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor">#define CLKODIV_SelectedClock4   (SCUCG_CLKOCR_CLKODIV_SelectedClock4   &lt;&lt; SCUCG_CLKOCR_CLKODIV_Pos)  // Selected Clock/4    </span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor">#define CLKODIV_SelectedClock8   (SCUCG_CLKOCR_CLKODIV_SelectedClock8   &lt;&lt; SCUCG_CLKOCR_CLKODIV_Pos)  // Selected Clock/8    </span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor">#define CLKODIV_SelectedClock16  (SCUCG_CLKOCR_CLKODIV_SelectedClock16  &lt;&lt; SCUCG_CLKOCR_CLKODIV_Pos)  // Selected Clock/16  </span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor">#define CLKODIV_SelectedClock32  (SCUCG_CLKOCR_CLKODIV_SelectedClock32  &lt;&lt; SCUCG_CLKOCR_CLKODIV_Pos)  // Selected Clock/32  </span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor">#define CLKODIV_SelectedClock64  (SCUCG_CLKOCR_CLKODIV_SelectedClock64  &lt;&lt; SCUCG_CLKOCR_CLKODIV_Pos)  // Selected Clock/64  </span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor">#define CLKODIV_SelectedClock128 (SCUCG_CLKOCR_CLKODIV_SelectedClock128 &lt;&lt; SCUCG_CLKOCR_CLKODIV_Pos)  // Selected Clock/128</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="comment">// Clock Output Target Selection Control</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="comment">#define MCLK_OUT                 (0x0uL &lt;&lt; 0)</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="comment">#define WDTRC_OUT                (0x1uL &lt;&lt; 0)</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="comment">#define HIRC_OUT                 (0x2uL &lt;&lt; 0)</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="comment">#define HCLK_OUT                 (0x3uL &lt;&lt; 0)</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="comment">#define PCLK_OUT                 (0x4uL &lt;&lt; 0)</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor">#define CLKOS_MCLK               (SCUCG_CLKOCR_CLKOS_MCLK  &lt;&lt; SCUCG_CLKOCR_CLKOS_Pos)</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor">#define CLKOS_WDTRC              (SCUCG_CLKOCR_CLKOS_WDTRC &lt;&lt; SCUCG_CLKOCR_CLKOS_Pos)</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor">#define CLKOS_HIRC               (SCUCG_CLKOCR_CLKOS_HIRC  &lt;&lt; SCUCG_CLKOCR_CLKOS_Pos)</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor">#define CLKOS_HCLK               (SCUCG_CLKOCR_CLKOS_HCLK  &lt;&lt; SCUCG_CLKOCR_CLKOS_Pos)</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor">#define CLKOS_PCLK               (SCUCG_CLKOCR_CLKOS_PCLK  &lt;&lt; SCUCG_CLKOCR_CLKOS_Pos)</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="comment">// Clock Monitoring Action Selection Control</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="comment">#define FLAG_CHK_M               (0x0uL &lt;&lt; 5)</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="comment">#define RST_GEN_M                (0x1uL &lt;&lt; 5)</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="comment">#define SYS_CHG_M                (0x2uL &lt;&lt; 5)</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor">#define MACTS_FlagChk            (SCUCG_CMONCR_MACTS_FlagChk   &lt;&lt; SCUCG_CMONCR_MACTS_Pos)</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor">#define MACTS_RstGen             (SCUCG_CMONCR_MACTS_RstGen    &lt;&lt; SCUCG_CMONCR_MACTS_Pos)</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor">#define MACTS_SysClkChg          (SCUCG_CMONCR_MACTS_SysClkChg &lt;&lt; SCUCG_CMONCR_MACTS_Pos)</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="comment">// Clock Monitoring Target Selection Control</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="comment">#define MCLK_MON                 (0x0uL &lt;&lt; 0)</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="comment">#define HIRC_MON                 (0x1uL &lt;&lt; 0)</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="comment">#define XMOSC_MON                (0x2uL &lt;&lt; 0)</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="comment">#define XSOSC_MON                (0x3uL &lt;&lt; 0)</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor">#define MONCS_MCLK               (SCUCG_CMONCR_MONCS_MCLK  &lt;&lt; SCUCG_CMONCR_MONCS_Pos)</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor">#define MONCS_HIRC               (SCUCG_CMONCR_MONCS_HIRC  &lt;&lt; SCUCG_CMONCR_MONCS_Pos)</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor">#define MONCS_XMOSC              (SCUCG_CMONCR_MONCS_XMOSC &lt;&lt; SCUCG_CMONCR_MONCS_Pos)</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor">#define MONCS_XSOSC              (SCUCG_CMONCR_MONCS_XSOSC &lt;&lt; SCUCG_CMONCR_MONCS_Pos)</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="comment">// Peripheral Clock Enable Control 1</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="comment">#define PERI_PA                  (0x1uL &lt;&lt; 0)</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="comment">#define PERI_PB                  (0x1uL &lt;&lt; 1)</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="comment">#define PERI_PC                  (0x1uL &lt;&lt; 2)</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="comment">#define PERI_PD                  (0x1uL &lt;&lt; 3)</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="comment">#define PERI_PE                  (0x1uL &lt;&lt; 4)</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="comment">#define PERI_PF                  (0x1uL &lt;&lt; 5)</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="comment">#define PERI_T13                 (0x1uL &lt;&lt; 8)</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="comment">#define PERI_T14                 (0x1uL &lt;&lt; 9)</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="comment">#define PERI_T15                 (0x1uL &lt;&lt; 10)</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="comment">#define PERI_T16                 (0x1uL &lt;&lt; 11)</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="comment">#define PERI_T10                 (0x1uL &lt;&lt; 16)</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="comment">#define PERI_T11                 (0x1uL &lt;&lt; 17)</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="comment">#define PERI_T12                 (0x1uL &lt;&lt; 18)</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="comment">#define PERI_T30                 (0x1uL &lt;&lt; 19)</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="comment">#define PERI_T20                 (0x1uL &lt;&lt; 20)</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="comment">#define PERI_T21                 (0x1uL &lt;&lt; 21)</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor">#define PPCLKEN1_T50CLKE         (0x1uL &lt;&lt; SCUCG_PPCLKEN1_T50CLKE_Pos)</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor">#define PPCLKEN1_T43CLKE         (0x1uL &lt;&lt; SCUCG_PPCLKEN1_T43CLKE_Pos)</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor">#define PPCLKEN1_T42CLKE         (0x1uL &lt;&lt; SCUCG_PPCLKEN1_T42CLKE_Pos)</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="preprocessor">#define PPCLKEN1_T41CLKE         (0x1uL &lt;&lt; SCUCG_PPCLKEN1_T41CLKE_Pos)</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor">#define PPCLKEN1_T40CLKE         (0x1uL &lt;&lt; SCUCG_PPCLKEN1_T40CLKE_Pos)</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor">#define PPCLKEN1_PFCLKE          (0x1uL &lt;&lt; SCUCG_PPCLKEN1_PFCLKE_Pos)</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor">#define PPCLKEN1_PECLKE          (0x1uL &lt;&lt; SCUCG_PPCLKEN1_PECLKE_Pos)</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor">#define PPCLKEN1_PDCLKE          (0x1uL &lt;&lt; SCUCG_PPCLKEN1_PDCLKE_Pos)</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="preprocessor">#define PPCLKEN1_PCCLKE          (0x1uL &lt;&lt; SCUCG_PPCLKEN1_PCCLKE_Pos)</span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="preprocessor">#define PPCLKEN1_PBCLKE          (0x1uL &lt;&lt; SCUCG_PPCLKEN1_PBCLKE_Pos)</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor">#define PPCLKEN1_PACLKE          (0x1uL &lt;&lt; SCUCG_PPCLKEN1_PACLKE_Pos)</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="comment">// Peripheral Clock Enable Control 2</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="comment">#define PERI_UST10               (0x1uL &lt;&lt; 0)</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="comment">#define PERI_UST11               (0x1uL &lt;&lt; 1)</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="comment">#define PERI_UT0                 (0x1uL &lt;&lt; 2)</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="comment">#define PERI_UT1                 (0x1uL &lt;&lt; 3)</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="comment">#define PERI_UST12               (0x1uL &lt;&lt; 4)</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="comment">#define PERI_UST13               (0x1uL &lt;&lt; 5)</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="comment">#define PERI_I2C0                (0x1uL &lt;&lt; 6)</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="comment">#define PERI_I2C1                (0x1uL &lt;&lt; 7)</span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="comment">#define PERI_I2C2                (0x1uL &lt;&lt; 8)</span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="comment">#define PERI_ADC                 (0x1uL &lt;&lt; 10)</span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="comment">#define PERI_CRC                 (0x1uL &lt;&lt; 12)</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="comment">#define PERI_LCD                 (0x1uL &lt;&lt; 13)</span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="comment">#define PERI_WT                  (0x1uL &lt;&lt; 16)</span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="comment">#define PERI_WDT                 (0x1uL &lt;&lt; 17)</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="comment">#define PERI_LVI                 (0x1uL &lt;&lt; 18)</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="comment">#define PERI_FMC                 (0x1uL &lt;&lt; 19)</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="preprocessor">#define PPCLKEN2_DMACLKE         (0x1uL &lt;&lt; SCUCG_PPCLKEN2_DMACLKE_Pos)</span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="preprocessor">#define PPCLKEN2_CMP1CLKE        (0x1uL &lt;&lt; SCUCG_PPCLKEN2_CMP1CLKE_Pos)</span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="preprocessor">#define PPCLKEN2_CMP0CLKE        (0x1uL &lt;&lt; SCUCG_PPCLKEN2_CMP0CLKE_Pos)</span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor">#define PPCLKEN2_SC1CLKE         (0x1uL &lt;&lt; SCUCG_PPCLKEN2_SC1CLKE_Pos)</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor">#define PPCLKEN2_SC0CLKE         (0x1uL &lt;&lt; SCUCG_PPCLKEN2_SC0CLKE_Pos)</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor">#define PPCLKEN2_SPI1CLKE        (0x1uL &lt;&lt; SCUCG_PPCLKEN2_SPI1CLKE_Pos)</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor">#define PPCLKEN2_SPI0CLKE        (0x1uL &lt;&lt; SCUCG_PPCLKEN2_SPI0CLKE_Pos)</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor">#define PPCLKEN2_FMCLKE          (0x1uL &lt;&lt; SCUCG_PPCLKEN2_FMCLKE_Pos)</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor">#define PPCLKEN2_LVICLKE         (0x1uL &lt;&lt; SCUCG_PPCLKEN2_LVICLKE_Pos)</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor">#define PPCLKEN2_WDTCLKE         (0x1uL &lt;&lt; SCUCG_PPCLKEN2_WDTCLKE_Pos)</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor">#define PPCLKEN2_LPUTCLKE        (0x1uL &lt;&lt; SCUCG_PPCLKEN2_LPUTCLKE_Pos)</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="preprocessor">#define PPCLKEN2_LCDCLKE         (0x1uL &lt;&lt; SCUCG_PPCLKEN2_LCDCLKE_Pos)</span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="preprocessor">#define PPCLKEN2_CRCLKE          (0x1uL &lt;&lt; SCUCG_PPCLKEN2_CRCLKE_Pos)</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="preprocessor">#define PPCLKEN2_RTCCLKE         (0x1uL &lt;&lt; SCUCG_PPCLKEN2_RTCCLKE_Pos)</span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="preprocessor">#define PPCLKEN2_ADCLKE          (0x1uL &lt;&lt; SCUCG_PPCLKEN2_ADCLKE_Pos)</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="preprocessor">#define PPCLKEN2_I2C1CLKE        (0x1uL &lt;&lt; SCUCG_PPCLKEN2_I2C1CLKE_Pos)</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="preprocessor">#define PPCLKEN2_I2C0CLKE        (0x1uL &lt;&lt; SCUCG_PPCLKEN2_I2C0CLKE_Pos)</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="preprocessor">#define PPCLKEN2_UT1CLKE         (0x1uL &lt;&lt; SCUCG_PPCLKEN2_UT1CLKE_Pos)</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="preprocessor">#define PPCLKEN2_UT0CLKE         (0x1uL &lt;&lt; SCUCG_PPCLKEN2_UT0CLKE_Pos)</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="preprocessor">#define PPCLKEN2_UST10CLKE       (0x1uL &lt;&lt; SCUCG_PPCLKEN2_UST10CLKE_Pos)</span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="comment">// Peripheral Clock Enable/Disable Control</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="comment">#define DIS_PERICLK              0</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="comment">#define EN_PERICLK               1</span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="preprocessor">#define PPxCLKE_Disable          SCUCG_PPCLKEN1_PACLKE_Disable</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="preprocessor">#define PPxCLKE_Enable           SCUCG_PPCLKEN1_PACLKE_Enable</span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="comment">// Timer/Counter 50 Clock Selection Control</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="preprocessor">#define PPCLKSR_T50CLK           (SCUCG_PPCLKSR_T50CLK_Msk)</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="preprocessor">#define T50CLK_PCLK              (SCUCG_PPCLKSR_T50CLK_PCLK  &lt;&lt; SCUCG_PPCLKSR_T50CLK_Pos)</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="preprocessor">#define T50CLK_WDTRC             (SCUCG_PPCLKSR_T50CLK_WDTRC &lt;&lt; SCUCG_PPCLKSR_T50CLK_Pos)</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="preprocessor">#define T50CLK_HIRC              (SCUCG_PPCLKSR_T50CLK_HIRC  &lt;&lt; SCUCG_PPCLKSR_T50CLK_Pos)</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="preprocessor">#define T50CLK_XSOSC             (SCUCG_PPCLKSR_T50CLK_XSOSC &lt;&lt; SCUCG_PPCLKSR_T50CLK_Pos)</span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="comment">// Low Power UART Clock Selection Control</span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="preprocessor">#define PPCLKSR_LPUTCLK          (SCUCG_PPCLKSR_LPUTCLK_Msk)</span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="preprocessor">#define LPUTCLK_PCLK             (SCUCG_PPCLKSR_LPUTCLK_PCLK  &lt;&lt; SCUCG_PPCLKSR_LPUTCLK_Pos)</span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="preprocessor">#define LPUTCLK_HIRC             (SCUCG_PPCLKSR_LPUTCLK_HIRC  &lt;&lt; SCUCG_PPCLKSR_LPUTCLK_Pos)</span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="preprocessor">#define LPUTCLK_XSOSC            (SCUCG_PPCLKSR_LPUTCLK_XSOSC &lt;&lt; SCUCG_PPCLKSR_LPUTCLK_Pos)</span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="comment">// Real Time Clock/Calendar Clock Selection Control</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="preprocessor">#define PPCLKSR_RTCCLK           (SCUCG_PPCLKSR_RTCCLK_Msk)</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="preprocessor">#define RTCCLK_LowLevel          (SCUCG_PPCLKSR_RTCCLK_LowLevel    &lt;&lt; SCUCG_PPCLKSR_RTCCLK_Pos)</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="preprocessor">#define RTCCLK_XSOSC             (SCUCG_PPCLKSR_RTCCLK_XSOSC       &lt;&lt; SCUCG_PPCLKSR_RTCCLK_Pos)</span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="preprocessor">#define RTCCLK_WDTRC             (SCUCG_PPCLKSR_RTCCLK_WDTRC       &lt;&lt; SCUCG_PPCLKSR_RTCCLK_Pos)</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="preprocessor">#define RTCCLK_DividedMCLK       (SCUCG_PPCLKSR_RTCCLK_DividedMCLK &lt;&lt; SCUCG_PPCLKSR_RTCCLK_Pos)</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="comment">// LCD Driver Clock Selection Control</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="preprocessor">#define PPCLKSR_LCDCLK           (SCUCG_PPCLKSR_LCDCLK_Msk)</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="preprocessor">#define LCDCLK_DividedMCLK       (SCUCG_PPCLKSR_LCDCLK_DividedMCLK &lt;&lt; SCUCG_PPCLKSR_LCDCLK_Pos)</span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="preprocessor">#define LCDCLK_XSOSC             (SCUCG_PPCLKSR_LCDCLK_XSOSC       &lt;&lt; SCUCG_PPCLKSR_LCDCLK_Pos)</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="preprocessor">#define LCDCLK_WDTRC             (SCUCG_PPCLKSR_LCDCLK_WDTRC       &lt;&lt; SCUCG_PPCLKSR_LCDCLK_Pos)</span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="comment">// Watch-Dog Timer Clock Selection Control</span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="comment">#define SCUCG_WDTCLK             (SCUCG_PPCLKSR_WDTCLK_Msk)</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="comment">#define SCUCG_WDTCLK_WDTRC       (0x0uL &lt;&lt; SCUCG_PPCLKSR_WDTCLK_Pos)</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="comment">#define SCUCG_WDTCLK_PCLK        (0x1uL &lt;&lt; SCUCG_PPCLKSR_WDTCLK_Pos)</span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="preprocessor">#define PPCLKSR_WDTCLK           (SCUCG_PPCLKSR_WDTCLK_Msk)</span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="preprocessor">#define WDTCLK_WDTRC             (SCUCG_PPCLKSR_WDTCLK_WDTRC &lt;&lt; SCUCG_PPCLKSR_WDTCLK_Pos)</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="preprocessor">#define WDTCLK_PCLK              (SCUCG_PPCLKSR_WDTCLK_PCLK  &lt;&lt; SCUCG_PPCLKSR_WDTCLK_Pos)</span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="comment">// Peripheral Reset Control 1</span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="preprocessor">#define PPRST1_T50RST            (0x1uL &lt;&lt; SCUCG_PPRST1_T50RST_Pos)</span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="preprocessor">#define PPRST1_T43RST            (0x1uL &lt;&lt; SCUCG_PPRST1_T43RST_Pos)</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="preprocessor">#define PPRST1_T42RST            (0x1uL &lt;&lt; SCUCG_PPRST1_T42RST_Pos)</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="preprocessor">#define PPRST1_T41RST            (0x1uL &lt;&lt; SCUCG_PPRST1_T41RST_Pos)</span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="preprocessor">#define PPRST1_T40RST            (0x1uL &lt;&lt; SCUCG_PPRST1_T40RST_Pos)</span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="preprocessor">#define PPRST1_PFRST             (0x1uL &lt;&lt; SCUCG_PPRST1_PFRST_Pos)</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="preprocessor">#define PPRST1_PERST             (0x1uL &lt;&lt; SCUCG_PPRST1_PERST_Pos)</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="preprocessor">#define PPRST1_PDRST             (0x1uL &lt;&lt; SCUCG_PPRST1_PDRST_Pos)</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="preprocessor">#define PPRST1_PCRST             (0x1uL &lt;&lt; SCUCG_PPRST1_PCRST_Pos)</span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="preprocessor">#define PPRST1_PBRST             (0x1uL &lt;&lt; SCUCG_PPRST1_PBRST_Pos)</span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="preprocessor">#define PPRST1_PARST             (0x1uL &lt;&lt; SCUCG_PPRST1_PARST_Pos)</span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="comment">// Peripheral Reset Control 2</span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="preprocessor">#define PPRST2_DMARST            (0x1uL &lt;&lt; SCUCG_PPRST2_DMARST_Pos)</span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="preprocessor">#define PPRST2_CMP1RST           (0x1uL &lt;&lt; SCUCG_PPRST2_CMP1RST_Pos)</span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="preprocessor">#define PPRST2_CMP0RST           (0x1uL &lt;&lt; SCUCG_PPRST2_CMP0RST_Pos)</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="preprocessor">#define PPRST2_SC1RST            (0x1uL &lt;&lt; SCUCG_PPRST2_SC1RST_Pos)</span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="preprocessor">#define PPRST2_SC0RST            (0x1uL &lt;&lt; SCUCG_PPRST2_SC0RST_Pos)</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="preprocessor">#define PPRST2_SPI1RST           (0x1uL &lt;&lt; SCUCG_PPRST2_SPI1RST_Pos)</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="preprocessor">#define PPRST2_SPI0RST           (0x1uL &lt;&lt; SCUCG_PPRST2_SPI0RST_Pos)</span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="preprocessor">#define PPRST2_FMCRST            (0x1uL &lt;&lt; SCUCG_PPRST2_FMCRST_Pos)</span></div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="preprocessor">#define PPRST2_LVIRST            (0x1uL &lt;&lt; SCUCG_PPRST2_LVIRST_Pos)</span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="preprocessor">#define PPRST2_LPUTRST           (0x1uL &lt;&lt; SCUCG_PPRST2_LPUTRST_Pos)</span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="preprocessor">#define PPRST2_LCDRST            (0x1uL &lt;&lt; SCUCG_PPRST2_LCDRST_Pos)</span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="preprocessor">#define PPRST2_CRRST             (0x1uL &lt;&lt; SCUCG_PPRST2_CRRST_Pos)</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="preprocessor">#define PPRST2_RTCRST            (0x1uL &lt;&lt; SCUCG_PPRST2_RTCRST_Pos)</span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="preprocessor">#define PPRST2_ADRST             (0x1uL &lt;&lt; SCUCG_PPRST2_ADRST_Pos)</span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="preprocessor">#define PPRST2_I2C1RST           (0x1uL &lt;&lt; SCUCG_PPRST2_I2C1RST_Pos)</span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="preprocessor">#define PPRST2_I2C0RST           (0x1uL &lt;&lt; SCUCG_PPRST2_I2C0RST_Pos)</span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="preprocessor">#define PPRST2_UT1RST            (0x1uL &lt;&lt; SCUCG_PPRST2_UT1RST_Pos)</span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="preprocessor">#define PPRST2_UT0RST            (0x1uL &lt;&lt; SCUCG_PPRST2_UT0RST_Pos)</span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="preprocessor">#define PPRST2_UST10RST          (0x1uL &lt;&lt; SCUCG_PPRST2_UST10RST_Pos)</span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="comment">//******************************************************************************</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="comment">// Macro</span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="comment">//******************************************************************************</span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="comment">/*-------------------------------------------------------------------------*/</span><span class="comment">/*-------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="preprocessor">#define SCUCC_GetVendorID()         (SCUCC-&gt;VENDORID)</span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="preprocessor">#define SCUCC_GetChipID()           (SCUCC-&gt;CHIPID)</span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="preprocessor">#define SCUCC_GetRevNo()            (SCUCC-&gt;REVNR)</span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="comment">/*-------------------------------------------------------------------------*/</span><span class="comment">/*-------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="preprocessor">#define SCUCC_SetBtFnc(rst_src)     (SCUCC-&gt;BTPSCR_b.BFIND = rst_src)</span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="comment">/*-------------------------------------------------------------------------*/</span><span class="comment">/*-------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="preprocessor">#define SCUCC_GetBtPinSt()          (SCUCC-&gt;BTPSCR_b.BTPSTA)</span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="comment">/*-------------------------------------------------------------------------*/</span><span class="comment">/*-------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="preprocessor">#define SCUCC_EnNMI()               (SCUCC-&gt;NMISRCR_b.NMICON = 1)</span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="preprocessor">#define SCUCC_DisNMI()              (SCUCC-&gt;NMISRCR_b.NMICON = 0)</span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="comment">/*-------------------------------------------------------------------------*/</span><span class="comment">/*-------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="preprocessor">#define SCUCC_GenSwRst()            (SCUCC-&gt;SWRSTR = ((uint32_t)SCUCC_SWRSTR_WTIDKY_Value &lt;&lt; SCUCC_SWRSTR_WTIDKY_Pos) | 0x2DuL)</span></div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="comment">/*-------------------------------------------------------------------------*/</span><span class="comment">/*-------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="preprocessor">#define SCUCC_EnWutInt()            (SCUCC-&gt;WUTCR_b.WUTIEN = 1)</span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="preprocessor">#define SCUCC_DisWutInt()           (SCUCC-&gt;WUTCR_b.WUTIEN = 0)</span></div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="comment">/*-------------------------------------------------------------------------*/</span><span class="comment">/*-------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="preprocessor">#define SCUCC_GetWutFlag()          (SCUCC-&gt;WUTCR_b.WUTIFLAG)</span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="preprocessor">#define SCUCC_ClrWutFlag()          (SCUCC-&gt;WUTCR_b.WUTIFLAG = 1)</span></div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="comment">/*-------------------------------------------------------------------------*/</span><span class="comment">/*-------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="preprocessor">#define SCUCC_ReloadWut()           (SCUCC-&gt;WUTCR_b.CNTRLD = 1)</span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="comment">/*-------------------------------------------------------------------------*/</span><span class="comment">/*-------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="preprocessor">#define SCUCG_SetHCLK( scu_hdiv )            (SCUCG-&gt;SCDIVR1_b.HDIV = scu_hdiv)</span></div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="preprocessor">#define SCUCG_SetPCLK( scu_pdiv )            (SCUCG-&gt;SCDIVR2_b.PDIV = scu_pdiv)</span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="preprocessor">#define SCUCG_SetWtLcd( scu_wldiv )          (SCUCG-&gt;SCDIVR1_b.WLDIV = scu_wldiv)</span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="preprocessor">#define SCUCG_SetSysTick( scu_systdiv )      (SCUCG-&gt;SCDIVR2_b.SYSTDIV = scu_systdiv)</span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="comment">/*-------------------------------------------------------------------------*/</span><span class="comment">/*-------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="preprocessor">#define SCUCG_SetClkOutReg( u32Clko )        (SCUCG-&gt;CLKOCR = u32Clko)</span></div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="comment">/*-------------------------------------------------------------------------*/</span><span class="comment">/*-------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="preprocessor">#define SCUCG_GetMonFlag()                   (SCUCG-&gt;CMONCR_b.MONFLAG)</span></div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="comment">/*-------------------------------------------------------------------------*/</span><span class="comment">/*-------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="preprocessor">#define SCUCG_SetT50Clk( clk )               (SCUCG-&gt;PPCLKSR_b.T50CLK = clk)</span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="comment">/*-------------------------------------------------------------------------*/</span><span class="comment">/*-------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="preprocessor">#define SCUCG_SetLPUTClk( clk )              (SCUCG-&gt;PPCLKSR_b.LPUTCLK = clk)</span></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="comment">/*-------------------------------------------------------------------------*/</span><span class="comment">/*-------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="preprocessor">#define SCUCG_SetRtccClk( clk )              (SCUCG-&gt;PPCLKSR_b.RTCCLK = clk)</span></div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="comment">/*-------------------------------------------------------------------------*/</span><span class="comment">/*-------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="preprocessor">#define SCUCG_SetLcdClk( clk )               (SCUCG-&gt;PPCLKSR_b.LCDCLK = clk)</span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="comment">/*-------------------------------------------------------------------------*/</span><span class="comment">/*-------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="preprocessor">#define SCUCG_SetWdtClk( clk )               (SCUCG-&gt;PPCLKSR_b.WDTCLK = clk)</span></div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="comment">//******************************************************************************</span></div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="comment">// Function</span></div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="comment">//******************************************************************************</span></div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;uint32_t <a class="code" href="_a31_l12x__hal__scu_8h.html#ad52bbd1eb46d8707cde6a30efeafd60b">HAL_SCU_ResetSourceStatus</a>( <span class="keywordtype">void</span> );</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="keywordtype">void</span> <a class="code" href="_a31_l12x__hal__scu_8h.html#aa9ac231d8cee48f5aa7ddda4dc7dfa6c">HAL_SCU_SetNMI</a>( uint32_t u32NmiCon );</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="keywordtype">void</span> <a class="code" href="_a31_l12x__hal__scu_8h.html#a2a1dc53fc3c83662c3ceb7c908af51bb">HAL_SCU_SoftwareReset_Config</a>( <span class="keywordtype">void</span> );</div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="keywordtype">void</span> <a class="code" href="_a31_l12x__hal__scu_8h.html#a254059661ddebf9343128fd1c1731130">HAL_SCU_SetWakupData</a>( uint32_t u32Data );</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="keywordtype">void</span> <a class="code" href="_a31_l12x__hal__scu_8h.html#aad3b3e36d15086fba847d2cfaf7a6af1">HAL_SCU_HIRCTRM_ClockConfig</a>( uint32_t u32Ind );</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="keywordtype">void</span> <a class="code" href="_a31_l12x__hal__scu_8h.html#a2dad6078d14049b58b6ab017d3bf5919">HAL_SCU_WDTRCTRM_ClockConfig</a>( uint32_t u32Ind );</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;</div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="keywordtype">void</span> <a class="code" href="_a31_l12x__hal__scu_8h.html#ae3efb8017c1c4a0137498bc153aca671">HAL_SCU_ClockMonitoring</a>( uint32_t u32Acts, uint32_t u32Target );</div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="keywordtype">void</span> <a class="code" href="_a31_l12x__hal__scu_8h.html#ac5dcd4046f94b055f429d5a2c0aa5df5">HAL_SCU_ClockMonitoring_Disable</a>( <span class="keywordtype">void</span> );</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="keywordtype">void</span> <a class="code" href="_a31_l12x__hal__scu_8h.html#a75be03abc59c5058980d632c0616a610">HAL_SCU_ClockSource_Config</a>( uint32_t u32FreIRC, uint32_t u32TypeXM, uint32_t u32ClkSrc );</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="keywordtype">void</span> <a class="code" href="_a31_l12x__hal__scu_8h.html#aa8cffa38db8f90c49a402e2c70c210e9">HAL_SCU_ClockSource_Enable</a>( uint32_t u32ClkSrc, uint32_t u32HircDiv );</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="keywordtype">void</span> <a class="code" href="_a31_l12x__hal__scu_8h.html#a21ae661fe034fcb5d755df413b723071">HAL_SCU_ClockSource_Disable</a>( uint32_t u32ClkSrc );</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="keywordtype">void</span> <a class="code" href="_a31_l12x__hal__scu_8h.html#a58d747e391fb4ec99e41890be319157f">HAL_SCU_SystemClockChange</a>( uint32_t u32Target );</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="keywordtype">void</span> <a class="code" href="_a31_l12x__hal__scu_8h.html#ab28cd1a8989e7cd83cd624549c54cb88">HAL_SCU_MainXtal_PinConfig</a>( <span class="keywordtype">void</span> );</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="keywordtype">void</span> <a class="code" href="_a31_l12x__hal__scu_8h.html#ae19272c162f80e549920ec56f8e866c2">HAL_SCU_SubXtal_PinConfig</a>( <span class="keywordtype">void</span> );</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="keywordtype">void</span> <a class="code" href="_a31_l12x__hal__scu_8h.html#a9c892c0179fa250d86403589617b6b3f">HAL_SCU_SystemClockDivider</a>( uint32_t u32Div02, uint32_t u32Div13 );</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="keywordtype">void</span> <a class="code" href="_a31_l12x__hal__scu_8h.html#ae3f25677785a795d0ab9286a6233f842">HAL_SCU_CLKO_PinConfig</a>( Pn_Type* Px, uint8_t pin_no );</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="keywordtype">void</span> <a class="code" href="_a31_l12x__hal__scu_8h.html#af4044f1abcfc65d77c202941508104b6">HAL_SCU_ClockOutput</a>( uint32_t u32ClkSrc, uint32_t u32Level, uint32_t u32Div );</div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="keywordtype">void</span> <a class="code" href="_a31_l12x__hal__scu_8h.html#a794d6c95258341205bc4269398b26092">HAL_SCU_Peripheral_ClockConfig</a>( uint32_t u32PeriClk1, uint32_t u32PeriClk2 );</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="keywordtype">void</span> <a class="code" href="_a31_l12x__hal__scu_8h.html#a16f73f090619c7c14921ce4e74810fb3">HAL_SCU_Peripheral_EnableClock1</a>( uint32_t u32PeriClk1, uint32_t Ind );</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="keywordtype">void</span> <a class="code" href="_a31_l12x__hal__scu_8h.html#a7d0a497cdf6bc58ed14a54aed75a04ec">HAL_SCU_Peripheral_EnableClock2</a>( uint32_t u32PeriClk2, uint32_t u32Ind );</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="keywordtype">void</span> <a class="code" href="_a31_l12x__hal__scu_8h.html#a9c951f06bfbcb5571f262e502ea169ae">HAL_SCU_Peripheral_ResetConfig</a>( uint32_t u32PeriRst1, uint32_t u32PeriRst2 );</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="keywordtype">void</span> <a class="code" href="_a31_l12x__hal__scu_8h.html#a70aae42e5143164593294fd141d73612">HAL_SCU_Peripheral_SetReset1</a>( uint32_t u32EachPeri1 );</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="keywordtype">void</span> <a class="code" href="_a31_l12x__hal__scu_8h.html#a86f85811c7a32616b6f21328fa2d868f">HAL_SCU_Peripheral_SetReset2</a>( uint32_t u32EachPeri2 );</div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="keywordtype">void</span> <a class="code" href="_a31_l12x__hal__scu_8h.html#a7be12b95cbe7c82e7de213a1c69def3a">HAL_SCU_Peripheral_ClockSelection</a>( uint32_t u32Peri, uint32_t u32ClkSrc );</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;}</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;</div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="preprocessor">#endif   </span><span class="comment">/* _SCU_H_ */</span><span class="preprocessor"></span></div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;</div><div class="ttc" id="_a31_l12x__hal__scu_8h_html_ac5dcd4046f94b055f429d5a2c0aa5df5"><div class="ttname"><a href="_a31_l12x__hal__scu_8h.html#ac5dcd4046f94b055f429d5a2c0aa5df5">HAL_SCU_ClockMonitoring_Disable</a></div><div class="ttdeci">void HAL_SCU_ClockMonitoring_Disable(void)</div><div class="ttdoc">Disable Clock Monitoring.</div><div class="ttdef"><b>Definition:</b> <a href="_a31_l12x__hal__scu_8c_source.html#l00226">A31L12x_hal_scu.c:226</a></div></div>
<div class="ttc" id="_a31_l12x__hal__aa__types_8h_html"><div class="ttname"><a href="_a31_l12x__hal__aa__types_8h.html">A31L12x_hal_aa_types.h</a></div><div class="ttdoc">Contains the ABOV typedefs for C standard types. It is intended to be used in ISO C conforming develo...</div></div>
<div class="ttc" id="_a31_l12x__hal__scu_8h_html_af4044f1abcfc65d77c202941508104b6"><div class="ttname"><a href="_a31_l12x__hal__scu_8h.html#af4044f1abcfc65d77c202941508104b6">HAL_SCU_ClockOutput</a></div><div class="ttdeci">void HAL_SCU_ClockOutput(uint32_t u32ClkSrc, uint32_t u32Level, uint32_t u32Div)</div><div class="ttdoc">Set Configuration for Clock Output.</div><div class="ttdef"><b>Definition:</b> <a href="_a31_l12x__hal__scu_8c_source.html#l00433">A31L12x_hal_scu.c:433</a></div></div>
<div class="ttc" id="_a31_l12x__hal__scu_8h_html_ab28cd1a8989e7cd83cd624549c54cb88"><div class="ttname"><a href="_a31_l12x__hal__scu_8h.html#ab28cd1a8989e7cd83cd624549c54cb88">HAL_SCU_MainXtal_PinConfig</a></div><div class="ttdeci">void HAL_SCU_MainXtal_PinConfig(void)</div><div class="ttdoc">Set XMOSC Pins for x-tal.</div><div class="ttdef"><b>Definition:</b> <a href="_a31_l12x__hal__scu_8c_source.html#l00327">A31L12x_hal_scu.c:327</a></div></div>
<div class="ttc" id="_a31_l12x__hal__scu_8h_html_a7d0a497cdf6bc58ed14a54aed75a04ec"><div class="ttname"><a href="_a31_l12x__hal__scu_8h.html#a7d0a497cdf6bc58ed14a54aed75a04ec">HAL_SCU_Peripheral_EnableClock2</a></div><div class="ttdeci">void HAL_SCU_Peripheral_EnableClock2(uint32_t u32PeriClk2, uint32_t u32Ind)</div><div class="ttdoc">Set Each Peripheral Clock.</div><div class="ttdef"><b>Definition:</b> <a href="_a31_l12x__hal__scu_8c_source.html#l00499">A31L12x_hal_scu.c:499</a></div></div>
<div class="ttc" id="_a31_l12x__hal__scu_8h_html_a254059661ddebf9343128fd1c1731130"><div class="ttname"><a href="_a31_l12x__hal__scu_8h.html#a254059661ddebf9343128fd1c1731130">HAL_SCU_SetWakupData</a></div><div class="ttdeci">void HAL_SCU_SetWakupData(uint32_t u32Data)</div><div class="ttdoc">Set Wake-Up Timer Data.</div><div class="ttdef"><b>Definition:</b> <a href="_a31_l12x__hal__scu_8c_source.html#l00098">A31L12x_hal_scu.c:98</a></div></div>
<div class="ttc" id="_a31_l12x__hal__scu_8h_html_ae3f25677785a795d0ab9286a6233f842"><div class="ttname"><a href="_a31_l12x__hal__scu_8h.html#ae3f25677785a795d0ab9286a6233f842">HAL_SCU_CLKO_PinConfig</a></div><div class="ttdeci">void HAL_SCU_CLKO_PinConfig(Pn_Type *Px, uint8_t pin_no)</div><div class="ttdoc">Set CLKO Pin for Clock Output.</div><div class="ttdef"><b>Definition:</b> <a href="_a31_l12x__hal__scu_8c_source.html#l00401">A31L12x_hal_scu.c:401</a></div></div>
<div class="ttc" id="_a31_l12x__hal__scu_8h_html_a2a1dc53fc3c83662c3ceb7c908af51bb"><div class="ttname"><a href="_a31_l12x__hal__scu_8h.html#a2a1dc53fc3c83662c3ceb7c908af51bb">HAL_SCU_SoftwareReset_Config</a></div><div class="ttdeci">void HAL_SCU_SoftwareReset_Config(void)</div><div class="ttdoc">Check whether system reset ok or not. Generate s/w reset if a weak reset.</div><div class="ttdef"><b>Definition:</b> <a href="_a31_l12x__hal__scu_8c_source.html#l00082">A31L12x_hal_scu.c:82</a></div></div>
<div class="ttc" id="_a31_l12x__hal__scu_8h_html_a9c892c0179fa250d86403589617b6b3f"><div class="ttname"><a href="_a31_l12x__hal__scu_8h.html#a9c892c0179fa250d86403589617b6b3f">HAL_SCU_SystemClockDivider</a></div><div class="ttdeci">void HAL_SCU_SystemClockDivider(uint32_t u32Div02, uint32_t u32Div13)</div><div class="ttdoc">Set System Clock Dividers, SCDIVR1 for RTCC and LCD Driver in case of using MCLK, SCDIVR2 for SysTick...</div><div class="ttdef"><b>Definition:</b> <a href="_a31_l12x__hal__scu_8c_source.html#l00379">A31L12x_hal_scu.c:379</a></div></div>
<div class="ttc" id="_a31_l12x__hal__scu_8h_html_a7be12b95cbe7c82e7de213a1c69def3a"><div class="ttname"><a href="_a31_l12x__hal__scu_8h.html#a7be12b95cbe7c82e7de213a1c69def3a">HAL_SCU_Peripheral_ClockSelection</a></div><div class="ttdeci">void HAL_SCU_Peripheral_ClockSelection(uint32_t u32Peri, uint32_t u32ClkSrc)</div><div class="ttdoc">Peripheral Clock Selection of PPCLKSR Register.</div><div class="ttdef"><b>Definition:</b> <a href="_a31_l12x__hal__scu_8c_source.html#l00592">A31L12x_hal_scu.c:592</a></div></div>
<div class="ttc" id="_a31_l12x__hal__scu_8h_html_a58d747e391fb4ec99e41890be319157f"><div class="ttname"><a href="_a31_l12x__hal__scu_8h.html#a58d747e391fb4ec99e41890be319157f">HAL_SCU_SystemClockChange</a></div><div class="ttdeci">void HAL_SCU_SystemClockChange(uint32_t u32Target)</div><div class="ttdoc">Change System Clock.</div><div class="ttdef"><b>Definition:</b> <a href="_a31_l12x__hal__scu_8c_source.html#l00356">A31L12x_hal_scu.c:356</a></div></div>
<div class="ttc" id="_a31_l12x__hal__scu_8h_html_aad3b3e36d15086fba847d2cfaf7a6af1"><div class="ttname"><a href="_a31_l12x__hal__scu_8h.html#aad3b3e36d15086fba847d2cfaf7a6af1">HAL_SCU_HIRCTRM_ClockConfig</a></div><div class="ttdeci">void HAL_SCU_HIRCTRM_ClockConfig(uint32_t u32Ind)</div><div class="ttdoc">Change fine trim value of HIRC by one step.</div><div class="ttdef"><b>Definition:</b> <a href="_a31_l12x__hal__scu_8c_source.html#l00113">A31L12x_hal_scu.c:113</a></div></div>
<div class="ttc" id="_a31_l12x__hal__scu_8h_html_a75be03abc59c5058980d632c0616a610"><div class="ttname"><a href="_a31_l12x__hal__scu_8h.html#a75be03abc59c5058980d632c0616a610">HAL_SCU_ClockSource_Config</a></div><div class="ttdeci">void HAL_SCU_ClockSource_Config(uint32_t u32FreIRC, uint32_t u32TypeXM, uint32_t u32ClkSrc)</div><div class="ttdoc">Set Clock Source, HIRC Frequency, and type of XMOSC.</div><div class="ttdef"><b>Definition:</b> <a href="_a31_l12x__hal__scu_8c_source.html#l00249">A31L12x_hal_scu.c:249</a></div></div>
<div class="ttc" id="_a31_l12x__hal__scu_8h_html_a9c951f06bfbcb5571f262e502ea169ae"><div class="ttname"><a href="_a31_l12x__hal__scu_8h.html#a9c951f06bfbcb5571f262e502ea169ae">HAL_SCU_Peripheral_ResetConfig</a></div><div class="ttdeci">void HAL_SCU_Peripheral_ResetConfig(uint32_t u32PeriRst1, uint32_t u32PeriRst2)</div><div class="ttdoc">Reset Peripheral Block, The peripheral is reset if the corresponding bit is &quot;1b&quot;.</div><div class="ttdef"><b>Definition:</b> <a href="_a31_l12x__hal__scu_8c_source.html#l00521">A31L12x_hal_scu.c:521</a></div></div>
<div class="ttc" id="_a31_l12x__hal__scu_8h_html_a794d6c95258341205bc4269398b26092"><div class="ttname"><a href="_a31_l12x__hal__scu_8h.html#a794d6c95258341205bc4269398b26092">HAL_SCU_Peripheral_ClockConfig</a></div><div class="ttdeci">void HAL_SCU_Peripheral_ClockConfig(uint32_t u32PeriClk1, uint32_t u32PeriClk2)</div><div class="ttdoc">Set Peripheral Clock, The peripheral doesn't work if the corresponding bit is &quot;0b&quot;.</div><div class="ttdef"><b>Definition:</b> <a href="_a31_l12x__hal__scu_8c_source.html#l00453">A31L12x_hal_scu.c:453</a></div></div>
<div class="ttc" id="_a31_l12x__hal__scu_8h_html_aa8cffa38db8f90c49a402e2c70c210e9"><div class="ttname"><a href="_a31_l12x__hal__scu_8h.html#aa8cffa38db8f90c49a402e2c70c210e9">HAL_SCU_ClockSource_Enable</a></div><div class="ttdeci">void HAL_SCU_ClockSource_Enable(uint32_t u32ClkSrc, uint32_t u32HircDiv)</div><div class="ttdoc">Enable Clock Source.</div><div class="ttdef"><b>Definition:</b> <a href="_a31_l12x__hal__scu_8c_source.html#l00278">A31L12x_hal_scu.c:278</a></div></div>
<div class="ttc" id="_a31_l12x__hal__scu_8h_html_a16f73f090619c7c14921ce4e74810fb3"><div class="ttname"><a href="_a31_l12x__hal__scu_8h.html#a16f73f090619c7c14921ce4e74810fb3">HAL_SCU_Peripheral_EnableClock1</a></div><div class="ttdeci">void HAL_SCU_Peripheral_EnableClock1(uint32_t u32PeriClk1, uint32_t Ind)</div><div class="ttdoc">Set Each Peripheral Clock.</div><div class="ttdef"><b>Definition:</b> <a href="_a31_l12x__hal__scu_8c_source.html#l00471">A31L12x_hal_scu.c:471</a></div></div>
<div class="ttc" id="_a31_l12x__hal__scu_8h_html_ae3efb8017c1c4a0137498bc153aca671"><div class="ttname"><a href="_a31_l12x__hal__scu_8h.html#ae3efb8017c1c4a0137498bc153aca671">HAL_SCU_ClockMonitoring</a></div><div class="ttdeci">void HAL_SCU_ClockMonitoring(uint32_t u32Acts, uint32_t u32Target)</div><div class="ttdoc">Configure Clock Monitoring.</div><div class="ttdef"><b>Definition:</b> <a href="_a31_l12x__hal__scu_8c_source.html#l00207">A31L12x_hal_scu.c:207</a></div></div>
<div class="ttc" id="_a31_l12x__hal__scu_8h_html_aa9ac231d8cee48f5aa7ddda4dc7dfa6c"><div class="ttname"><a href="_a31_l12x__hal__scu_8h.html#aa9ac231d8cee48f5aa7ddda4dc7dfa6c">HAL_SCU_SetNMI</a></div><div class="ttdeci">void HAL_SCU_SetNMI(uint32_t u32NmiCon)</div><div class="ttdoc">Set Non-Maskable Interrupt(NMI) Source Selection Register.</div><div class="ttdef"><b>Definition:</b> <a href="_a31_l12x__hal__scu_8c_source.html#l00072">A31L12x_hal_scu.c:72</a></div></div>
<div class="ttc" id="_a31_l12x__hal__scu_8h_html_a21ae661fe034fcb5d755df413b723071"><div class="ttname"><a href="_a31_l12x__hal__scu_8h.html#a21ae661fe034fcb5d755df413b723071">HAL_SCU_ClockSource_Disable</a></div><div class="ttdeci">void HAL_SCU_ClockSource_Disable(uint32_t u32ClkSrc)</div><div class="ttdoc">Disable Clock Source.</div><div class="ttdef"><b>Definition:</b> <a href="_a31_l12x__hal__scu_8c_source.html#l00312">A31L12x_hal_scu.c:312</a></div></div>
<div class="ttc" id="_a31_l12x__hal__scu_8h_html_ae19272c162f80e549920ec56f8e866c2"><div class="ttname"><a href="_a31_l12x__hal__scu_8h.html#ae19272c162f80e549920ec56f8e866c2">HAL_SCU_SubXtal_PinConfig</a></div><div class="ttdeci">void HAL_SCU_SubXtal_PinConfig(void)</div><div class="ttdoc">Set XSOSC Pins for x-tal.</div><div class="ttdef"><b>Definition:</b> <a href="_a31_l12x__hal__scu_8c_source.html#l00340">A31L12x_hal_scu.c:340</a></div></div>
<div class="ttc" id="_a31_l12x__hal__scu_8h_html_a86f85811c7a32616b6f21328fa2d868f"><div class="ttname"><a href="_a31_l12x__hal__scu_8h.html#a86f85811c7a32616b6f21328fa2d868f">HAL_SCU_Peripheral_SetReset2</a></div><div class="ttdeci">void HAL_SCU_Peripheral_SetReset2(uint32_t u32EachPeri2)</div><div class="ttdoc">Set/Reset Each Peripheral Block Reset of PPRST2 Register.</div><div class="ttdef"><b>Definition:</b> <a href="_a31_l12x__hal__scu_8c_source.html#l00565">A31L12x_hal_scu.c:565</a></div></div>
<div class="ttc" id="_a31_l12x__hal__scu_8h_html_ad52bbd1eb46d8707cde6a30efeafd60b"><div class="ttname"><a href="_a31_l12x__hal__scu_8h.html#ad52bbd1eb46d8707cde6a30efeafd60b">HAL_SCU_ResetSourceStatus</a></div><div class="ttdeci">uint32_t HAL_SCU_ResetSourceStatus(void)</div><div class="ttdoc">Get Reset Source Status.</div><div class="ttdef"><b>Definition:</b> <a href="_a31_l12x__hal__scu_8c_source.html#l00052">A31L12x_hal_scu.c:52</a></div></div>
<div class="ttc" id="_a31_l12x__hal__scu_8h_html_a2dad6078d14049b58b6ab017d3bf5919"><div class="ttname"><a href="_a31_l12x__hal__scu_8h.html#a2dad6078d14049b58b6ab017d3bf5919">HAL_SCU_WDTRCTRM_ClockConfig</a></div><div class="ttdeci">void HAL_SCU_WDTRCTRM_ClockConfig(uint32_t u32Ind)</div><div class="ttdoc">Change fine trim value of WDTRC by one step.</div><div class="ttdef"><b>Definition:</b> <a href="_a31_l12x__hal__scu_8c_source.html#l00150">A31L12x_hal_scu.c:150</a></div></div>
<div class="ttc" id="_a31_l12x__hal__scu_8h_html_a70aae42e5143164593294fd141d73612"><div class="ttname"><a href="_a31_l12x__hal__scu_8h.html#a70aae42e5143164593294fd141d73612">HAL_SCU_Peripheral_SetReset1</a></div><div class="ttdeci">void HAL_SCU_Peripheral_SetReset1(uint32_t u32EachPeri1)</div><div class="ttdoc">Set/Reset Each Peripheral Block Reset of PPRST1 Register.</div><div class="ttdef"><b>Definition:</b> <a href="_a31_l12x__hal__scu_8c_source.html#l00543">A31L12x_hal_scu.c:543</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- HTML footer for doxygen 1.8.15-->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160; 1.8.15
</small></address>
</body>
</html>
