#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Tue Nov 25 17:15:30 2025
# Process ID         : 9144
# Current directory  : C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent10328 C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.xpr
# Log file           : C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/vivado.log
# Journal file       : C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart\vivado.jou
# Running On         : DESKTOP-SL0FT3E
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26200
# Processor Detail   : 11th Gen Intel(R) Core(TM) i7-1165G7 @ 2.80GHz
# CPU Frequency      : 2803 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 16822 MB
# Swap memory        : 2013 MB
# Total Virtual      : 18835 MB
# Available Virtual  : 9869 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.xpr}
WARNING: [Board 49-26] cannot add Board Part xilinx.com:emb-plus-vpr-4616:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\emb-plus-vpr-4616\1.0\board.xml as part xcve2302-sfva784-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:emb-plus-vpr-4616:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\emb-plus-vpr-4616\1.1\board.xml as part xcve2302-sfva784-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24c:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k24c\1.0\board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24c:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k24c\1.1\board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24i:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k24i\1.0\board.xml as part xck24-ubva530-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26c\1.2\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26c\1.3\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26c\1.4\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26i\1.2\board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26i\1.3\board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26i\1.4\board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu105\1.6\board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu105\1.7\board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu116\1.4\board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu116\1.5\board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu1500\1.2\board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kd240_som:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kd240_som\1.0\board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kd240_som:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kd240_som\1.1\board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kr260_som\1.0\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kr260_som\1.1\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kv260_som\1.2\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kv260_som\1.3\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kv260_som\1.4\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:scu35:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\scu35\1.0\board.xml as part xcsu35p-sbvb625-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:v80:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\v80\1.0\board.xml as part xcv80-lsva4737-2mhp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\2.2\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.0\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.1\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.2\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.3\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.4\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190_newl\production\1.0\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190_newl\production\1.1\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190_newl\production\1.2\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190_newl\production\1.3\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu108\1.6\board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu108\1.7\board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu110\1.4\board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu118\2.0\board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu118\2.3\board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu118\2.4\board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu128\production\1.0\board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu129\production\1.0\board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu1525\1.3\board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vek280\production\1.0\board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vek280\production\1.1\board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vek280\production\1.2\board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek385:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vek385\1.0\board.xml as part xc2ve3858-ssva2112-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vermeo_t1_mpsoc\1.0\board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vermeo_t1_rfsoc\1.0\board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vhk158\production\1.0\board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vhk158\production\1.1\board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vhk158\production\1.2\board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\2.2\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\3.0\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\3.1\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\3.2\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\3.3\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180_newl\production\1.0\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180_newl\production\1.1\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk120\production\1.0\board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk120\production\1.1\board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk120\production\1.2\board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk180\production\1.0\board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk180\production\1.1\board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk180\production\1.2\board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu102\3.3\board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu102\3.4\board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu104\1.1\board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu106\2.4\board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu106\2.5\board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu106\2.6\board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu111\1.2\board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu111\1.3\board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu111\1.4\board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu1275\1.0\board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu1285\1.0\board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu208\production\2.0\board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu208ld\production\2.0\board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu216\production\2.0\board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu216ld\production\2.0\board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu670\2.0\board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu670ld\1.0\board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.gen/sources_1'.
Scanning sources...
Finished scanning sources
WARNING: [Board 49-26] cannot add Board Part xilinx.com:emb-plus-vpr-4616:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\emb-plus-vpr-4616\1.0\board.xml as part xcve2302-sfva784-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:emb-plus-vpr-4616:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\emb-plus-vpr-4616\1.1\board.xml as part xcve2302-sfva784-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24c:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k24c\1.0\board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24c:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k24c\1.1\board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24i:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k24i\1.0\board.xml as part xck24-ubva530-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26c\1.2\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26c\1.3\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26c\1.4\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26i\1.2\board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26i\1.3\board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26i\1.4\board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu105\1.6\board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu105\1.7\board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu116\1.4\board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu116\1.5\board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu1500\1.2\board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kd240_som:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kd240_som\1.0\board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
INFO: [Common 17-14] Message 'Board 49-26' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Project 1-5713] Board part 'digilentinc.com:basys3:part0:1.2' set for the project  is not found. BoardPart property will be unset. Please select board from latest repo build 
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/2025.1/Vivado/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 1608.891 ; gain = 187.602
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\uart_tx.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\uart_rx.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\uart_rx.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\uart_rx.sv:]
ERROR: [Common 17-180] Spawn failed: La operación se completó correctamente.

close [ open {C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test.v} w ]
add_files {{C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test.v}}
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\uart_tx.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\uart_rx.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\uart_tx.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\uart_tx.sv:]
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\uart_tx.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\uart_rx.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\uart_tx.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\uart_tx.sv:]
remove_files  {{C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test.v}}
file delete -force {C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test.v}
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\uart_tx.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\uart_rx.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\uart_tx.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\uart_tx.sv:]
ERROR: [Common 17-180] Spawn failed: La operación se completó correctamente.

close [ open {C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test.sv} w ]
add_files {{C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test.sv}}
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\uart_tx.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\uart_rx.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\uart_rx.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\uart_rx.sv:]
ERROR: [Common 17-180] Spawn failed: La operación se completó correctamente.

update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\uart_tx.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test.sv:]
ERROR: [Common 17-180] Spawn failed: La operación se completó correctamente.

close [ open {C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv} w ]
add_files {{C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv}}
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\uart_tx.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test.sv:]
ERROR: [Common 17-180] Spawn failed: La operación se completó correctamente.

update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\uart_tx.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test.sv:]
ERROR: [Common 17-180] Spawn failed: La operación se completó correctamente.

add_files -norecurse {{C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/clase24sept/project_1/project_1.srcs/sources_1/new/disp_mux.sv} {C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/debouncing.sv}}
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test_top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\uart_tx.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test.sv:]
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test_top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\uart_tx.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test.sv:]
ERROR: [Common 17-180] Spawn failed: La operación se completó correctamente.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test_top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\uart_tx.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\uart_tx.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\uart_tx.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test_top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\clase24sept\project_1\project_1.srcs\sources_1\new\disp_mux.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\uart_tx.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test_top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test_top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test_top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\clase24sept\project_1\project_1.srcs\sources_1\new\disp_mux.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\uart_tx.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test.sv:]
ERROR: [Common 17-180] Spawn failed: La operación se completó correctamente.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test_top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\clase24sept\project_1\project_1.srcs\sources_1\new\disp_mux.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\uart_tx.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\uart_tx.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\uart_tx.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test_top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\clase24sept\project_1\project_1.srcs\sources_1\new\disp_mux.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\uart_tx.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test_top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\clase24sept\project_1\project_1.srcs\sources_1\new\disp_mux.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\uart_tx.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test_top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test_top.sv:]
ERROR: [Common 17-180] Spawn failed: La operación se completó correctamente.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test_top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\clase24sept\project_1\project_1.srcs\sources_1\new\disp_mux.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\uart_tx.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\uart_tx.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\uart_tx.sv:]
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test_top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\clase24sept\project_1\project_1.srcs\sources_1\new\disp_mux.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\uart_tx.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test_top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\clase24sept\project_1\project_1.srcs\sources_1\new\disp_mux.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\uart_tx.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test_top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test_top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test_top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\clase24sept\project_1\project_1.srcs\sources_1\new\disp_mux.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\uart_tx.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\clase24sept\project_1\project_1.srcs\sources_1\new\disp_mux.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\clase24sept\project_1\project_1.srcs\sources_1\new\disp_mux.sv:]
ERROR: [Common 17-180] Spawn failed: La operación se completó correctamente.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test_top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\clase24sept\project_1\project_1.srcs\sources_1\new\disp_mux.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\uart_tx.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\uart_tx.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\uart_tx.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test_top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\clase24sept\project_1\project_1.srcs\sources_1\new\disp_mux.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\uart_tx.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test_top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test_top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test_top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\clase24sept\project_1\project_1.srcs\sources_1\new\disp_mux.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\uart_tx.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\clase24sept\project_1\project_1.srcs\sources_1\new\disp_mux.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\clase24sept\project_1\project_1.srcs\sources_1\new\disp_mux.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test_top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\clase24sept\project_1\project_1.srcs\sources_1\new\disp_mux.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\uart_tx.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test.sv:]
ERROR: [Common 17-180] Spawn failed: La operación se completó correctamente.

update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test_top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\clase24sept\project_1\project_1.srcs\sources_1\new\disp_mux.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\uart_tx.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\uart_tx.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\uart_tx.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test_top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\clase24sept\project_1\project_1.srcs\sources_1\new\disp_mux.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\uart_tx.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test_top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test_top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test_top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\clase24sept\project_1\project_1.srcs\sources_1\new\disp_mux.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\uart_tx.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\clase24sept\project_1\project_1.srcs\sources_1\new\disp_mux.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\clase24sept\project_1\project_1.srcs\sources_1\new\disp_mux.sv:]
ERROR: [Common 17-180] Spawn failed: La operación se completó correctamente.

update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test_top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\clase24sept\project_1\project_1.srcs\sources_1\new\disp_mux.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\uart_tx.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\uart_tx.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\uart_tx.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test_top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\clase24sept\project_1\project_1.srcs\sources_1\new\disp_mux.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\uart_tx.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test_top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test_top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test_top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\clase24sept\project_1\project_1.srcs\sources_1\new\disp_mux.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\uart_tx.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\clase24sept\project_1\project_1.srcs\sources_1\new\disp_mux.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\clase24sept\project_1\project_1.srcs\sources_1\new\disp_mux.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test_top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\clase24sept\project_1\project_1.srcs\sources_1\new\disp_mux.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test_top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\clase24sept\project_1\project_1.srcs\sources_1\new\disp_mux.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\clase24sept\project_1\project_1.srcs\sources_1\new\disp_mux.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\clase24sept\project_1\project_1.srcs\sources_1\new\disp_mux.sv:]
ERROR: [Common 17-180] Spawn failed: La operación se completó correctamente.

synth_design -top tx_test_top -part xc7a35tcpg236-1 -lint 
Command: synth_design -top tx_test_top -part xc7a35tcpg236-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3060
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2172.848 ; gain = 491.691
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-11241] undeclared symbol 'tdre', assumed default net type 'wire' [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:34]
INFO: [Synth 8-11241] undeclared symbol 'ready', assumed default net type 'wire' [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:34]
INFO: [Synth 8-6157] synthesizing module 'tx_test_top' [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:23]
INFO: [Synth 8-6157] synthesizing module 'debouncing' [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/debouncing.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'debouncing' (1#1) [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/debouncing.sv:23]
INFO: [Synth 8-6157] synthesizing module 'tx_test' [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test.sv:38]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test.sv:47]
INFO: [Synth 8-6155] done synthesizing module 'tx_test' (2#1) [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test.sv:23]
WARNING: [Synth 8-7071] port 'go' of module 'tx_test' is unconnected for instance 'U2' [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:34]
WARNING: [Synth 8-7023] instance 'U2' of module 'tx_test' has 5 connections declared, but only 4 given [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:34]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:43]
WARNING: [Synth 8-7137] Register bit_count_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:45]
WARNING: [Synth 8-7137] Register tdre_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:46]
WARNING: [Synth 8-7137] Register TxD_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:49]
WARNING: [Synth 8-7137] Register baud_count_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:50]
WARNING: [Synth 8-7137] Register txbuff_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:51]
WARNING: [Synth 8-7137] Register bit_count_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:45]
WARNING: [Synth 8-7137] Register tdre_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:46]
WARNING: [Synth 8-7137] Register TxD_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:49]
WARNING: [Synth 8-7137] Register baud_count_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:50]
WARNING: [Synth 8-7137] Register txbuff_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:51]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (3#1) [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:23]
WARNING: [Synth 8-7071] port 'tdre' of module 'uart_tx' is unconnected for instance 'U3' [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:35]
WARNING: [Synth 8-7023] instance 'U3' of module 'uart_tx' has 6 connections declared, but only 5 given [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:35]
WARNING: [Synth 8-3848] Net seg in module/entity tx_test_top does not have driver. [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:26]
WARNING: [Synth 8-3848] Net an in module/entity tx_test_top does not have driver. [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:27]
WARNING: [Synth 8-3848] Net tdre in module/entity tx_test_top does not have driver. [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:34]
INFO: [Synth 8-6155] done synthesizing module 'tx_test_top' (4#1) [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2269.578 ; gain = 588.422
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Tue Nov 25 17:45:24 2025
| Host         : DESKTOP-SL0FT3E running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+-----------+------------------+--------------+----------+
| Rule ID   | Severity         | # Violations | # Waived |
+-----------+------------------+--------------+----------+
| ASSIGN-5  | WARNING          | 1            | 0        |
| ASSIGN-6  | WARNING          | 2            | 0        |
| ASSIGN-9  | WARNING          | 2            | 0        |
| ASSIGN-12 | WARNING          | 1            | 0        |
| INFER-2   | CRITICAL WARNING | 1            | 0        |
+-----------+------------------+--------------+----------+


WARNING: [Synth 37-93] [ASSIGN-6]Signal 'm_tick' was assigned but not read. 
RTL Name 'm_tick', Hierarchy 'debouncing', File 'C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/debouncing.sv', Line 35.
CRITICAL WARNING: [Synth 37-75] [INFER-2]Case statement items not fully specified and does not have a default item. 
Hierarchy 'tx_test', File 'C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test.sv', Line 47.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'tdre' declared and are not set.
RTL Name 'tdre', Hierarchy 'tx_test_top', File 'C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv', Line 34.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'btnd' was assigned but not read. 
RTL Name 'btnd', Hierarchy 'tx_test_top', File 'C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv', Line 31.
WARNING: [Synth 37-126] [ASSIGN-9]Some bits in IO 'an' are not set. First unset bit index is 0. 
RTL Name 'an', Hierarchy 'tx_test_top', File 'tx_test_top.sv', Line 27.
WARNING: [Synth 37-126] [ASSIGN-9]Some bits in IO 'seg' are not set. First unset bit index is 0. 
RTL Name 'seg', Hierarchy 'tx_test_top', File 'tx_test_top.sv', Line 26.
WARNING: [Synth 37-135] [ASSIGN-12]Unconnected input ports found on instance 'U2', port name is 'go'. 
Hierarchy 'tx_test_top', File 'C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv', Line 34.
INFO: [Synth 37-85] Total of 7 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2269.578 ; gain = 588.422
INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 23 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2269.578 ; gain = 601.926
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test_top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\clase24sept\project_1\project_1.srcs\sources_1\new\disp_mux.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test_top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test_top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test_top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\clase24sept\project_1\project_1.srcs\sources_1\new\disp_mux.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\clase24sept\project_1\project_1.srcs\sources_1\new\disp_mux.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\clase24sept\project_1\project_1.srcs\sources_1\new\disp_mux.sv:]
ERROR: [Common 17-180] Spawn failed: La operación se completó correctamente.

synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: tx_test_top
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2349.090 ; gain = 79.512
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'tdre', assumed default net type 'wire' [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:34]
INFO: [Synth 8-11241] undeclared symbol 'ready', assumed default net type 'wire' [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:34]
INFO: [Synth 8-6157] synthesizing module 'tx_test_top' [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:23]
INFO: [Synth 8-6157] synthesizing module 'debouncing' [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/debouncing.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'debouncing' (0#1) [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/debouncing.sv:23]
INFO: [Synth 8-6157] synthesizing module 'tx_test' [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test.sv:38]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test.sv:47]
INFO: [Synth 8-6155] done synthesizing module 'tx_test' (0#1) [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test.sv:23]
WARNING: [Synth 8-7071] port 'go' of module 'tx_test' is unconnected for instance 'U2' [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:34]
WARNING: [Synth 8-7023] instance 'U2' of module 'tx_test' has 5 connections declared, but only 4 given [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:34]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:43]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (0#1) [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:23]
WARNING: [Synth 8-7071] port 'tdre' of module 'uart_tx' is unconnected for instance 'U3' [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:35]
WARNING: [Synth 8-7023] instance 'U3' of module 'uart_tx' has 6 connections declared, but only 5 given [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:35]
INFO: [Synth 8-6155] done synthesizing module 'tx_test_top' (0#1) [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:23]
WARNING: [Synth 8-7137] Register bit_count_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:45]
WARNING: [Synth 8-7137] Register tdre_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:46]
WARNING: [Synth 8-7137] Register TxD_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:49]
WARNING: [Synth 8-7137] Register baud_count_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:50]
WARNING: [Synth 8-7137] Register txbuff_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:51]
WARNING: [Synth 8-3848] Net seg in module/entity tx_test_top does not have driver. [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:26]
WARNING: [Synth 8-3848] Net an in module/entity tx_test_top does not have driver. [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:27]
WARNING: [Synth 8-3848] Net tdre in module/entity tx_test_top does not have driver. [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:34]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2459.016 ; gain = 189.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2482.676 ; gain = 213.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2482.676 ; gain = 213.098
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2490.695 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/constrs_1/imports/xdc files/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/constrs_1/imports/xdc files/Basys-3-Master.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2589.527 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2773.758 ; gain = 504.180
17 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 2773.758 ; gain = 504.180
synth_design -top tx_test_top -part xc7a35tcpg236-1 -lint 
Command: synth_design -top tx_test_top -part xc7a35tcpg236-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2912.320 ; gain = 130.207
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-11241] undeclared symbol 'tdre', assumed default net type 'wire' [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:34]
INFO: [Synth 8-11241] undeclared symbol 'ready', assumed default net type 'wire' [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:34]
INFO: [Synth 8-6157] synthesizing module 'tx_test_top' [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:23]
INFO: [Synth 8-6157] synthesizing module 'debouncing' [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/debouncing.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'debouncing' (1#1) [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/debouncing.sv:23]
INFO: [Synth 8-6157] synthesizing module 'tx_test' [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test.sv:38]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test.sv:47]
INFO: [Synth 8-6155] done synthesizing module 'tx_test' (2#1) [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test.sv:23]
WARNING: [Synth 8-7071] port 'go' of module 'tx_test' is unconnected for instance 'U2' [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:34]
WARNING: [Synth 8-7023] instance 'U2' of module 'tx_test' has 5 connections declared, but only 4 given [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:34]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:43]
WARNING: [Synth 8-7137] Register bit_count_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:45]
WARNING: [Synth 8-7137] Register tdre_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:46]
WARNING: [Synth 8-7137] Register TxD_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:49]
WARNING: [Synth 8-7137] Register baud_count_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:50]
WARNING: [Synth 8-7137] Register txbuff_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:51]
WARNING: [Synth 8-7137] Register bit_count_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:45]
WARNING: [Synth 8-7137] Register tdre_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:46]
WARNING: [Synth 8-7137] Register TxD_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:49]
WARNING: [Synth 8-7137] Register baud_count_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:50]
WARNING: [Synth 8-7137] Register txbuff_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:51]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (3#1) [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:23]
WARNING: [Synth 8-7071] port 'tdre' of module 'uart_tx' is unconnected for instance 'U3' [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:35]
WARNING: [Synth 8-7023] instance 'U3' of module 'uart_tx' has 6 connections declared, but only 5 given [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:35]
WARNING: [Synth 8-3848] Net seg in module/entity tx_test_top does not have driver. [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:26]
WARNING: [Synth 8-3848] Net an in module/entity tx_test_top does not have driver. [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:27]
WARNING: [Synth 8-3848] Net tdre in module/entity tx_test_top does not have driver. [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:34]
INFO: [Synth 8-6155] done synthesizing module 'tx_test_top' (4#1) [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3013.742 ; gain = 231.629
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Tue Nov 25 17:46:45 2025
| Host         : DESKTOP-SL0FT3E running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+-----------+------------------+--------------+----------+
| Rule ID   | Severity         | # Violations | # Waived |
+-----------+------------------+--------------+----------+
| ASSIGN-5  | WARNING          | 1            | 0        |
| ASSIGN-6  | WARNING          | 2            | 0        |
| ASSIGN-9  | WARNING          | 2            | 0        |
| ASSIGN-12 | WARNING          | 1            | 0        |
| INFER-2   | CRITICAL WARNING | 1            | 0        |
+-----------+------------------+--------------+----------+


WARNING: [Synth 37-93] [ASSIGN-6]Signal 'm_tick' was assigned but not read. 
RTL Name 'm_tick', Hierarchy 'debouncing', File 'C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/debouncing.sv', Line 35.
CRITICAL WARNING: [Synth 37-75] [INFER-2]Case statement items not fully specified and does not have a default item. 
Hierarchy 'tx_test', File 'C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test.sv', Line 47.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'tdre' declared and are not set.
RTL Name 'tdre', Hierarchy 'tx_test_top', File 'C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv', Line 34.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'btnd' was assigned but not read. 
RTL Name 'btnd', Hierarchy 'tx_test_top', File 'C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv', Line 31.
WARNING: [Synth 37-126] [ASSIGN-9]Some bits in IO 'an' are not set. First unset bit index is 0. 
RTL Name 'an', Hierarchy 'tx_test_top', File 'tx_test_top.sv', Line 27.
WARNING: [Synth 37-126] [ASSIGN-9]Some bits in IO 'seg' are not set. First unset bit index is 0. 
RTL Name 'seg', Hierarchy 'tx_test_top', File 'tx_test_top.sv', Line 26.
WARNING: [Synth 37-135] [ASSIGN-12]Unconnected input ports found on instance 'U2', port name is 'go'. 
Hierarchy 'tx_test_top', File 'C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv', Line 34.
INFO: [Synth 37-85] Total of 7 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3037.535 ; gain = 255.422
INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 23 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3037.535 ; gain = 255.422
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test_top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\clase24sept\project_1\project_1.srcs\sources_1\new\disp_mux.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\uart_tx.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\uart_tx.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\uart_tx.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test_top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\clase24sept\project_1\project_1.srcs\sources_1\new\disp_mux.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\uart_tx.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\clase24sept\project_1\project_1.srcs\sources_1\new\disp_mux.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\clase24sept\project_1\project_1.srcs\sources_1\new\disp_mux.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test_top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\clase24sept\project_1\project_1.srcs\sources_1\new\disp_mux.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\uart_tx.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test_top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test_top.sv:]
refresh_design
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3038.754 ; gain = 1.219
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'tdre', assumed default net type 'wire' [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:34]
INFO: [Synth 8-11241] undeclared symbol 'ready', assumed default net type 'wire' [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:34]
INFO: [Synth 8-11241] undeclared symbol 'trde', assumed default net type 'wire' [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:35]
INFO: [Synth 8-6157] synthesizing module 'tx_test_top' [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:23]
INFO: [Synth 8-6157] synthesizing module 'debouncing' [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/debouncing.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'debouncing' (0#1) [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/debouncing.sv:23]
INFO: [Synth 8-6157] synthesizing module 'tx_test' [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test.sv:38]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test.sv:47]
INFO: [Synth 8-6155] done synthesizing module 'tx_test' (0#1) [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test.sv:23]
WARNING: [Synth 8-7071] port 'go' of module 'tx_test' is unconnected for instance 'U2' [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:34]
WARNING: [Synth 8-7023] instance 'U2' of module 'tx_test' has 5 connections declared, but only 4 given [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:34]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:43]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (0#1) [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'tx_test_top' (0#1) [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:23]
WARNING: [Synth 8-7137] Register bit_count_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:45]
WARNING: [Synth 8-7137] Register tdre_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:46]
WARNING: [Synth 8-7137] Register TxD_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:49]
WARNING: [Synth 8-7137] Register baud_count_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:50]
WARNING: [Synth 8-7137] Register txbuff_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:51]
WARNING: [Synth 8-3848] Net seg in module/entity tx_test_top does not have driver. [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:26]
WARNING: [Synth 8-3848] Net an in module/entity tx_test_top does not have driver. [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:27]
WARNING: [Synth 8-3848] Net tdre in module/entity tx_test_top does not have driver. [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:34]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3040.094 ; gain = 2.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3062.902 ; gain = 25.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3062.902 ; gain = 25.367
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 3062.902 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/constrs_1/imports/xdc files/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/constrs_1/imports/xdc files/Basys-3-Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3062.902 ; gain = 25.367
synth_design -top tx_test_top -part xc7a35tcpg236-1 -lint 
Command: synth_design -top tx_test_top -part xc7a35tcpg236-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3870.051 ; gain = 61.398
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-11241] undeclared symbol 'tdre', assumed default net type 'wire' [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:34]
INFO: [Synth 8-11241] undeclared symbol 'ready', assumed default net type 'wire' [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:34]
INFO: [Synth 8-11241] undeclared symbol 'trde', assumed default net type 'wire' [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:35]
INFO: [Synth 8-6157] synthesizing module 'tx_test_top' [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:23]
INFO: [Synth 8-6157] synthesizing module 'debouncing' [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/debouncing.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'debouncing' (1#1) [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/debouncing.sv:23]
INFO: [Synth 8-6157] synthesizing module 'tx_test' [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test.sv:38]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test.sv:47]
INFO: [Synth 8-6155] done synthesizing module 'tx_test' (2#1) [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test.sv:23]
WARNING: [Synth 8-7071] port 'go' of module 'tx_test' is unconnected for instance 'U2' [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:34]
WARNING: [Synth 8-7023] instance 'U2' of module 'tx_test' has 5 connections declared, but only 4 given [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:34]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:43]
WARNING: [Synth 8-7137] Register bit_count_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:45]
WARNING: [Synth 8-7137] Register tdre_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:46]
WARNING: [Synth 8-7137] Register TxD_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:49]
WARNING: [Synth 8-7137] Register baud_count_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:50]
WARNING: [Synth 8-7137] Register txbuff_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:51]
WARNING: [Synth 8-7137] Register bit_count_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:45]
WARNING: [Synth 8-7137] Register tdre_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:46]
WARNING: [Synth 8-7137] Register TxD_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:49]
WARNING: [Synth 8-7137] Register baud_count_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:50]
WARNING: [Synth 8-7137] Register txbuff_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:51]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (3#1) [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:23]
WARNING: [Synth 8-3848] Net seg in module/entity tx_test_top does not have driver. [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:26]
WARNING: [Synth 8-3848] Net an in module/entity tx_test_top does not have driver. [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:27]
WARNING: [Synth 8-3848] Net tdre in module/entity tx_test_top does not have driver. [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:34]
INFO: [Synth 8-6155] done synthesizing module 'tx_test_top' (4#1) [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3870.051 ; gain = 61.398
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Tue Nov 25 17:48:48 2025
| Host         : DESKTOP-SL0FT3E running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+-----------+------------------+--------------+----------+
| Rule ID   | Severity         | # Violations | # Waived |
+-----------+------------------+--------------+----------+
| ASSIGN-5  | WARNING          | 1            | 0        |
| ASSIGN-6  | WARNING          | 3            | 0        |
| ASSIGN-9  | WARNING          | 2            | 0        |
| ASSIGN-12 | WARNING          | 1            | 0        |
| INFER-2   | CRITICAL WARNING | 1            | 0        |
+-----------+------------------+--------------+----------+


WARNING: [Synth 37-93] [ASSIGN-6]Signal 'm_tick' was assigned but not read. 
RTL Name 'm_tick', Hierarchy 'debouncing', File 'C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/debouncing.sv', Line 35.
CRITICAL WARNING: [Synth 37-75] [INFER-2]Case statement items not fully specified and does not have a default item. 
Hierarchy 'tx_test', File 'C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test.sv', Line 47.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'tdre' declared and are not set.
RTL Name 'tdre', Hierarchy 'tx_test_top', File 'C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv', Line 34.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'btnd' was assigned but not read. 
RTL Name 'btnd', Hierarchy 'tx_test_top', File 'C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv', Line 31.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'trde' was assigned but not read. 
RTL Name 'trde', Hierarchy 'tx_test_top', File 'C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv', Line 35.
WARNING: [Synth 37-126] [ASSIGN-9]Some bits in IO 'an' are not set. First unset bit index is 0. 
RTL Name 'an', Hierarchy 'tx_test_top', File 'tx_test_top.sv', Line 27.
WARNING: [Synth 37-126] [ASSIGN-9]Some bits in IO 'seg' are not set. First unset bit index is 0. 
RTL Name 'seg', Hierarchy 'tx_test_top', File 'tx_test_top.sv', Line 26.
WARNING: [Synth 37-135] [ASSIGN-12]Unconnected input ports found on instance 'U2', port name is 'go'. 
Hierarchy 'tx_test_top', File 'C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv', Line 34.
INFO: [Synth 37-85] Total of 8 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3870.051 ; gain = 61.398
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 22 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3870.051 ; gain = 61.398
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test_top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\clase24sept\project_1\project_1.srcs\sources_1\new\disp_mux.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\uart_tx.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test_top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test_top.sv:]
refresh_design
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
ERROR: [Common 17-180] Spawn failed: La operación se completó correctamente.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test_top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\clase24sept\project_1\project_1.srcs\sources_1\new\disp_mux.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\uart_tx.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test_top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\clase24sept\project_1\project_1.srcs\sources_1\new\disp_mux.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\uart_tx.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\clase24sept\project_1\project_1.srcs\sources_1\new\disp_mux.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\clase24sept\project_1\project_1.srcs\sources_1\new\disp_mux.sv:]
ERROR: [Common 17-180] Spawn failed: La operación se completó correctamente.

---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3870.051 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'ready', assumed default net type 'wire' [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:34]
INFO: [Synth 8-11241] undeclared symbol 'trde', assumed default net type 'wire' [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:34]
INFO: [Synth 8-11241] undeclared symbol 'tdre', assumed default net type 'wire' [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:35]
INFO: [Synth 8-6157] synthesizing module 'tx_test_top' [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:23]
INFO: [Synth 8-6157] synthesizing module 'debouncing' [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/debouncing.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'debouncing' (0#1) [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/debouncing.sv:23]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:43]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (0#1) [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:23]
INFO: [Synth 8-6157] synthesizing module 'tx_test' [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test.sv:38]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test.sv:47]
INFO: [Synth 8-6155] done synthesizing module 'tx_test' (0#1) [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test.sv:23]
WARNING: [Synth 8-7071] port 'go' of module 'tx_test' is unconnected for instance 'U3' [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:35]
WARNING: [Synth 8-7023] instance 'U3' of module 'tx_test' has 5 connections declared, but only 4 given [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:35]
INFO: [Synth 8-6155] done synthesizing module 'tx_test_top' (0#1) [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:23]
WARNING: [Synth 8-7137] Register bit_count_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:45]
WARNING: [Synth 8-7137] Register tdre_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:46]
WARNING: [Synth 8-7137] Register TxD_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:49]
WARNING: [Synth 8-7137] Register baud_count_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:50]
WARNING: [Synth 8-7137] Register txbuff_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:51]
WARNING: [Synth 8-3848] Net seg in module/entity tx_test_top does not have driver. [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:26]
WARNING: [Synth 8-3848] Net an in module/entity tx_test_top does not have driver. [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:27]
WARNING: [Synth 8-3848] Net tdre in module/entity tx_test_top does not have driver. [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:35]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3870.051 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3870.051 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3870.051 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 3870.051 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/constrs_1/imports/xdc files/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/constrs_1/imports/xdc files/Basys-3-Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 3870.051 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
synth_design -top tx_test_top -part xc7a35tcpg236-1 -lint 
Command: synth_design -top tx_test_top -part xc7a35tcpg236-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3870.051 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-11241] undeclared symbol 'ready', assumed default net type 'wire' [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:34]
INFO: [Synth 8-11241] undeclared symbol 'trde', assumed default net type 'wire' [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:34]
INFO: [Synth 8-11241] undeclared symbol 'tdre', assumed default net type 'wire' [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:35]
INFO: [Synth 8-6157] synthesizing module 'tx_test_top' [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:23]
INFO: [Synth 8-6157] synthesizing module 'debouncing' [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/debouncing.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'debouncing' (1#1) [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/debouncing.sv:23]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:43]
WARNING: [Synth 8-7137] Register bit_count_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:45]
WARNING: [Synth 8-7137] Register tdre_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:46]
WARNING: [Synth 8-7137] Register TxD_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:49]
WARNING: [Synth 8-7137] Register baud_count_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:50]
WARNING: [Synth 8-7137] Register txbuff_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:51]
WARNING: [Synth 8-7137] Register bit_count_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:45]
WARNING: [Synth 8-7137] Register tdre_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:46]
WARNING: [Synth 8-7137] Register TxD_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:49]
WARNING: [Synth 8-7137] Register baud_count_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:50]
WARNING: [Synth 8-7137] Register txbuff_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:51]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (2#1) [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:23]
INFO: [Synth 8-6157] synthesizing module 'tx_test' [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test.sv:38]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test.sv:47]
INFO: [Synth 8-6155] done synthesizing module 'tx_test' (3#1) [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test.sv:23]
WARNING: [Synth 8-7071] port 'go' of module 'tx_test' is unconnected for instance 'U3' [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:35]
WARNING: [Synth 8-7023] instance 'U3' of module 'tx_test' has 5 connections declared, but only 4 given [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:35]
WARNING: [Synth 8-3848] Net seg in module/entity tx_test_top does not have driver. [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:26]
WARNING: [Synth 8-3848] Net an in module/entity tx_test_top does not have driver. [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:27]
WARNING: [Synth 8-3848] Net tdre in module/entity tx_test_top does not have driver. [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:35]
INFO: [Synth 8-6155] done synthesizing module 'tx_test_top' (4#1) [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3870.051 ; gain = 0.000
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Tue Nov 25 17:50:23 2025
| Host         : DESKTOP-SL0FT3E running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+-----------+------------------+--------------+----------+
| Rule ID   | Severity         | # Violations | # Waived |
+-----------+------------------+--------------+----------+
| ASSIGN-5  | WARNING          | 1            | 0        |
| ASSIGN-6  | WARNING          | 3            | 0        |
| ASSIGN-9  | WARNING          | 2            | 0        |
| ASSIGN-12 | WARNING          | 1            | 0        |
| INFER-2   | CRITICAL WARNING | 1            | 0        |
+-----------+------------------+--------------+----------+


WARNING: [Synth 37-93] [ASSIGN-6]Signal 'm_tick' was assigned but not read. 
RTL Name 'm_tick', Hierarchy 'debouncing', File 'C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/debouncing.sv', Line 35.
CRITICAL WARNING: [Synth 37-75] [INFER-2]Case statement items not fully specified and does not have a default item. 
Hierarchy 'tx_test', File 'C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test.sv', Line 47.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'tdre' declared and are not set.
RTL Name 'tdre', Hierarchy 'tx_test_top', File 'C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv', Line 35.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'btnd' was assigned but not read. 
RTL Name 'btnd', Hierarchy 'tx_test_top', File 'C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv', Line 31.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'trde' was assigned but not read. 
RTL Name 'trde', Hierarchy 'tx_test_top', File 'C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv', Line 34.
WARNING: [Synth 37-126] [ASSIGN-9]Some bits in IO 'an' are not set. First unset bit index is 0. 
RTL Name 'an', Hierarchy 'tx_test_top', File 'tx_test_top.sv', Line 27.
WARNING: [Synth 37-126] [ASSIGN-9]Some bits in IO 'seg' are not set. First unset bit index is 0. 
RTL Name 'seg', Hierarchy 'tx_test_top', File 'tx_test_top.sv', Line 26.
WARNING: [Synth 37-135] [ASSIGN-12]Unconnected input ports found on instance 'U3', port name is 'go'. 
Hierarchy 'tx_test_top', File 'C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv', Line 35.
INFO: [Synth 37-85] Total of 8 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3870.051 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 23 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3870.051 ; gain = 0.000
synth_design -top tx_test_top -part xc7a35tcpg236-1 -lint 
Command: synth_design -top tx_test_top -part xc7a35tcpg236-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test_top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\clase24sept\project_1\project_1.srcs\sources_1\new\disp_mux.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\uart_tx.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test_top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test_top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test_top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\clase24sept\project_1\project_1.srcs\sources_1\new\disp_mux.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\uart_tx.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\clase24sept\project_1\project_1.srcs\sources_1\new\disp_mux.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\clase24sept\project_1\project_1.srcs\sources_1\new\disp_mux.sv:]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3870.051 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-11241] undeclared symbol 'ready', assumed default net type 'wire' [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:34]
INFO: [Synth 8-11241] undeclared symbol 'trde', assumed default net type 'wire' [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:34]
INFO: [Synth 8-11241] undeclared symbol 'tdre', assumed default net type 'wire' [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:35]
INFO: [Synth 8-6157] synthesizing module 'tx_test_top' [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:23]
INFO: [Synth 8-6157] synthesizing module 'debouncing' [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/debouncing.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'debouncing' (1#1) [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/debouncing.sv:23]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:43]
WARNING: [Synth 8-7137] Register bit_count_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:45]
WARNING: [Synth 8-7137] Register tdre_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:46]
WARNING: [Synth 8-7137] Register TxD_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:49]
WARNING: [Synth 8-7137] Register baud_count_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:50]
WARNING: [Synth 8-7137] Register txbuff_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:51]
WARNING: [Synth 8-7137] Register bit_count_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:45]
WARNING: [Synth 8-7137] Register tdre_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:46]
WARNING: [Synth 8-7137] Register TxD_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:49]
WARNING: [Synth 8-7137] Register baud_count_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:50]
WARNING: [Synth 8-7137] Register txbuff_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:51]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (2#1) [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:23]
INFO: [Synth 8-6157] synthesizing module 'tx_test' [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test.sv:38]
INFO: [Synth 8-6155] done synthesizing module 'tx_test' (3#1) [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test.sv:23]
WARNING: [Synth 8-7071] port 'go' of module 'tx_test' is unconnected for instance 'U3' [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:35]
WARNING: [Synth 8-7023] instance 'U3' of module 'tx_test' has 5 connections declared, but only 4 given [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:35]
WARNING: [Synth 8-3848] Net seg in module/entity tx_test_top does not have driver. [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:26]
WARNING: [Synth 8-3848] Net an in module/entity tx_test_top does not have driver. [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:27]
WARNING: [Synth 8-3848] Net tdre in module/entity tx_test_top does not have driver. [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:35]
INFO: [Synth 8-6155] done synthesizing module 'tx_test_top' (4#1) [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3870.051 ; gain = 0.000
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Tue Nov 25 17:51:46 2025
| Host         : DESKTOP-SL0FT3E running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+-----------+----------+--------------+----------+
| Rule ID   | Severity | # Violations | # Waived |
+-----------+----------+--------------+----------+
| ASSIGN-5  | WARNING  | 1            | 0        |
| ASSIGN-6  | WARNING  | 3            | 0        |
| ASSIGN-9  | WARNING  | 2            | 0        |
| ASSIGN-12 | WARNING  | 1            | 0        |
+-----------+----------+--------------+----------+


WARNING: [Synth 37-93] [ASSIGN-6]Signal 'm_tick' was assigned but not read. 
RTL Name 'm_tick', Hierarchy 'debouncing', File 'C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/debouncing.sv', Line 35.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'tdre' declared and are not set.
RTL Name 'tdre', Hierarchy 'tx_test_top', File 'C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv', Line 35.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'btnd' was assigned but not read. 
RTL Name 'btnd', Hierarchy 'tx_test_top', File 'C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv', Line 31.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'trde' was assigned but not read. 
RTL Name 'trde', Hierarchy 'tx_test_top', File 'C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv', Line 34.
WARNING: [Synth 37-126] [ASSIGN-9]Some bits in IO 'an' are not set. First unset bit index is 0. 
RTL Name 'an', Hierarchy 'tx_test_top', File 'tx_test_top.sv', Line 27.
WARNING: [Synth 37-126] [ASSIGN-9]Some bits in IO 'seg' are not set. First unset bit index is 0. 
RTL Name 'seg', Hierarchy 'tx_test_top', File 'tx_test_top.sv', Line 26.
WARNING: [Synth 37-135] [ASSIGN-12]Unconnected input ports found on instance 'U3', port name is 'go'. 
Hierarchy 'tx_test_top', File 'C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv', Line 35.
INFO: [Synth 37-85] Total of 7 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3870.051 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 34 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3870.051 ; gain = 0.000
refresh_design
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3870.051 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'ready', assumed default net type 'wire' [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:34]
INFO: [Synth 8-11241] undeclared symbol 'trde', assumed default net type 'wire' [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:34]
INFO: [Synth 8-11241] undeclared symbol 'tdre', assumed default net type 'wire' [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:35]
INFO: [Synth 8-6157] synthesizing module 'tx_test_top' [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:23]
INFO: [Synth 8-6157] synthesizing module 'debouncing' [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/debouncing.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'debouncing' (0#1) [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/debouncing.sv:23]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:43]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (0#1) [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:23]
INFO: [Synth 8-6157] synthesizing module 'tx_test' [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test.sv:38]
INFO: [Synth 8-6155] done synthesizing module 'tx_test' (0#1) [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test.sv:23]
WARNING: [Synth 8-7071] port 'go' of module 'tx_test' is unconnected for instance 'U3' [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:35]
WARNING: [Synth 8-7023] instance 'U3' of module 'tx_test' has 5 connections declared, but only 4 given [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:35]
INFO: [Synth 8-6155] done synthesizing module 'tx_test_top' (0#1) [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:23]
WARNING: [Synth 8-7137] Register bit_count_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:45]
WARNING: [Synth 8-7137] Register tdre_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:46]
WARNING: [Synth 8-7137] Register TxD_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:49]
WARNING: [Synth 8-7137] Register baud_count_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:50]
WARNING: [Synth 8-7137] Register txbuff_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:51]
WARNING: [Synth 8-3848] Net seg in module/entity tx_test_top does not have driver. [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:26]
WARNING: [Synth 8-3848] Net an in module/entity tx_test_top does not have driver. [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:27]
WARNING: [Synth 8-3848] Net tdre in module/entity tx_test_top does not have driver. [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:35]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3870.051 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3870.051 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3870.051 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3870.051 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/constrs_1/imports/xdc files/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/constrs_1/imports/xdc files/Basys-3-Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3870.051 ; gain = 0.000
refresh_design
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test_top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\clase24sept\project_1\project_1.srcs\sources_1\new\disp_mux.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\uart_tx.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test_top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test_top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test_top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\clase24sept\project_1\project_1.srcs\sources_1\new\disp_mux.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\uart_tx.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\clase24sept\project_1\project_1.srcs\sources_1\new\disp_mux.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\clase24sept\project_1\project_1.srcs\sources_1\new\disp_mux.sv:]
ERROR: [Common 17-180] Spawn failed: La operación se completó correctamente.

---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3870.051 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'ready', assumed default net type 'wire' [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:34]
INFO: [Synth 8-11241] undeclared symbol 'trde_top', assumed default net type 'wire' [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:34]
INFO: [Synth 8-6157] synthesizing module 'tx_test_top' [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:23]
INFO: [Synth 8-6157] synthesizing module 'debouncing' [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/debouncing.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'debouncing' (0#1) [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/debouncing.sv:23]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:43]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (0#1) [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:23]
INFO: [Synth 8-6157] synthesizing module 'tx_test' [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test.sv:38]
INFO: [Synth 8-6155] done synthesizing module 'tx_test' (0#1) [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test.sv:23]
WARNING: [Synth 8-7071] port 'go' of module 'tx_test' is unconnected for instance 'U3' [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:35]
WARNING: [Synth 8-7023] instance 'U3' of module 'tx_test' has 5 connections declared, but only 4 given [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:35]
INFO: [Synth 8-6155] done synthesizing module 'tx_test_top' (0#1) [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:23]
WARNING: [Synth 8-7137] Register bit_count_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:45]
WARNING: [Synth 8-7137] Register tdre_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:46]
WARNING: [Synth 8-7137] Register TxD_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:49]
WARNING: [Synth 8-7137] Register baud_count_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:50]
WARNING: [Synth 8-7137] Register txbuff_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:51]
WARNING: [Synth 8-3848] Net seg in module/entity tx_test_top does not have driver. [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:26]
WARNING: [Synth 8-3848] Net an in module/entity tx_test_top does not have driver. [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:27]
WARNING: [Synth 8-3848] Net tdre_top in module/entity tx_test_top does not have driver. [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:31]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3870.051 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3870.051 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3870.051 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 3870.051 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/constrs_1/imports/xdc files/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/constrs_1/imports/xdc files/Basys-3-Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3870.051 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
synth_design -top tx_test_top -part xc7a35tcpg236-1 -lint 
Command: synth_design -top tx_test_top -part xc7a35tcpg236-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3870.051 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-11241] undeclared symbol 'ready', assumed default net type 'wire' [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:34]
INFO: [Synth 8-11241] undeclared symbol 'trde_top', assumed default net type 'wire' [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:34]
INFO: [Synth 8-6157] synthesizing module 'tx_test_top' [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:23]
INFO: [Synth 8-6157] synthesizing module 'debouncing' [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/debouncing.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'debouncing' (1#1) [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/debouncing.sv:23]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:43]
WARNING: [Synth 8-7137] Register bit_count_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:45]
WARNING: [Synth 8-7137] Register tdre_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:46]
WARNING: [Synth 8-7137] Register TxD_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:49]
WARNING: [Synth 8-7137] Register baud_count_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:50]
WARNING: [Synth 8-7137] Register txbuff_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:51]
WARNING: [Synth 8-7137] Register bit_count_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:45]
WARNING: [Synth 8-7137] Register tdre_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:46]
WARNING: [Synth 8-7137] Register TxD_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:49]
WARNING: [Synth 8-7137] Register baud_count_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:50]
WARNING: [Synth 8-7137] Register txbuff_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:51]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (2#1) [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:23]
INFO: [Synth 8-6157] synthesizing module 'tx_test' [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test.sv:38]
INFO: [Synth 8-6155] done synthesizing module 'tx_test' (3#1) [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test.sv:23]
WARNING: [Synth 8-7071] port 'go' of module 'tx_test' is unconnected for instance 'U3' [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:35]
WARNING: [Synth 8-7023] instance 'U3' of module 'tx_test' has 5 connections declared, but only 4 given [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:35]
WARNING: [Synth 8-3848] Net seg in module/entity tx_test_top does not have driver. [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:26]
WARNING: [Synth 8-3848] Net an in module/entity tx_test_top does not have driver. [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:27]
WARNING: [Synth 8-3848] Net tdre_top in module/entity tx_test_top does not have driver. [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'tx_test_top' (4#1) [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3870.051 ; gain = 0.000
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Tue Nov 25 17:55:50 2025
| Host         : DESKTOP-SL0FT3E running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+-----------+----------+--------------+----------+
| Rule ID   | Severity | # Violations | # Waived |
+-----------+----------+--------------+----------+
| ASSIGN-5  | WARNING  | 1            | 0        |
| ASSIGN-6  | WARNING  | 3            | 0        |
| ASSIGN-9  | WARNING  | 2            | 0        |
| ASSIGN-12 | WARNING  | 1            | 0        |
+-----------+----------+--------------+----------+


WARNING: [Synth 37-93] [ASSIGN-6]Signal 'm_tick' was assigned but not read. 
RTL Name 'm_tick', Hierarchy 'debouncing', File 'C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/debouncing.sv', Line 35.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'tdre_top' declared and are not set.
RTL Name 'tdre_top', Hierarchy 'tx_test_top', File 'C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv', Line 31.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'btnd' was assigned but not read. 
RTL Name 'btnd', Hierarchy 'tx_test_top', File 'C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv', Line 31.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'trde_top' was assigned but not read. 
RTL Name 'trde_top', Hierarchy 'tx_test_top', File 'C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv', Line 34.
WARNING: [Synth 37-126] [ASSIGN-9]Some bits in IO 'an' are not set. First unset bit index is 0. 
RTL Name 'an', Hierarchy 'tx_test_top', File 'tx_test_top.sv', Line 27.
WARNING: [Synth 37-126] [ASSIGN-9]Some bits in IO 'seg' are not set. First unset bit index is 0. 
RTL Name 'seg', Hierarchy 'tx_test_top', File 'tx_test_top.sv', Line 26.
WARNING: [Synth 37-135] [ASSIGN-12]Unconnected input ports found on instance 'U3', port name is 'go'. 
Hierarchy 'tx_test_top', File 'C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv', Line 35.
INFO: [Synth 37-85] Total of 7 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3870.051 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3870.051 ; gain = 0.000
refresh_design
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
ERROR: [Common 17-180] Spawn failed: La operación se completó correctamente.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test_top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\clase24sept\project_1\project_1.srcs\sources_1\new\disp_mux.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\uart_tx.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\debouncing.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\uart_tx.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\uart_tx.sv:]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3870.051 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'ready', assumed default net type 'wire' [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:34]
INFO: [Synth 8-11241] undeclared symbol 'trde_top', assumed default net type 'wire' [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:34]
INFO: [Synth 8-6157] synthesizing module 'tx_test_top' [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:23]
INFO: [Synth 8-6157] synthesizing module 'debouncing' [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/debouncing.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'debouncing' (0#1) [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/debouncing.sv:23]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:43]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (0#1) [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:23]
INFO: [Synth 8-6157] synthesizing module 'tx_test' [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test.sv:38]
INFO: [Synth 8-6155] done synthesizing module 'tx_test' (0#1) [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'tx_test_top' (0#1) [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:23]
WARNING: [Synth 8-7137] Register bit_count_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:45]
WARNING: [Synth 8-7137] Register tdre_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:46]
WARNING: [Synth 8-7137] Register TxD_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:49]
WARNING: [Synth 8-7137] Register baud_count_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:50]
WARNING: [Synth 8-7137] Register txbuff_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:51]
WARNING: [Synth 8-3848] Net seg in module/entity tx_test_top does not have driver. [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:26]
WARNING: [Synth 8-3848] Net an in module/entity tx_test_top does not have driver. [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:27]
WARNING: [Synth 8-3848] Net tdre_top in module/entity tx_test_top does not have driver. [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:31]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3870.051 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3870.051 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3870.051 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 3870.051 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/constrs_1/imports/xdc files/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/constrs_1/imports/xdc files/Basys-3-Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3870.051 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
synth_design -top tx_test_top -part xc7a35tcpg236-1 -lint 
Command: synth_design -top tx_test_top -part xc7a35tcpg236-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3870.051 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-11241] undeclared symbol 'ready', assumed default net type 'wire' [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:34]
INFO: [Synth 8-11241] undeclared symbol 'trde_top', assumed default net type 'wire' [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:34]
INFO: [Synth 8-6157] synthesizing module 'tx_test_top' [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:23]
INFO: [Synth 8-6157] synthesizing module 'debouncing' [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/debouncing.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'debouncing' (1#1) [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/debouncing.sv:23]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:43]
WARNING: [Synth 8-7137] Register bit_count_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:45]
WARNING: [Synth 8-7137] Register tdre_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:46]
WARNING: [Synth 8-7137] Register TxD_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:49]
WARNING: [Synth 8-7137] Register baud_count_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:50]
WARNING: [Synth 8-7137] Register txbuff_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:51]
WARNING: [Synth 8-7137] Register bit_count_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:45]
WARNING: [Synth 8-7137] Register tdre_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:46]
WARNING: [Synth 8-7137] Register TxD_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:49]
WARNING: [Synth 8-7137] Register baud_count_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:50]
WARNING: [Synth 8-7137] Register txbuff_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:51]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (2#1) [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:23]
INFO: [Synth 8-6157] synthesizing module 'tx_test' [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test.sv:38]
INFO: [Synth 8-6155] done synthesizing module 'tx_test' (3#1) [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test.sv:23]
WARNING: [Synth 8-3848] Net seg in module/entity tx_test_top does not have driver. [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:26]
WARNING: [Synth 8-3848] Net an in module/entity tx_test_top does not have driver. [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:27]
WARNING: [Synth 8-3848] Net tdre_top in module/entity tx_test_top does not have driver. [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'tx_test_top' (4#1) [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3870.051 ; gain = 0.000
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Tue Nov 25 17:58:30 2025
| Host         : DESKTOP-SL0FT3E running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+----------+----------+--------------+----------+
| Rule ID  | Severity | # Violations | # Waived |
+----------+----------+--------------+----------+
| ASSIGN-5 | WARNING  | 1            | 0        |
| ASSIGN-6 | WARNING  | 2            | 0        |
| ASSIGN-9 | WARNING  | 2            | 0        |
+----------+----------+--------------+----------+


WARNING: [Synth 37-93] [ASSIGN-6]Signal 'm_tick' was assigned but not read. 
RTL Name 'm_tick', Hierarchy 'debouncing', File 'C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/debouncing.sv', Line 35.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'tdre_top' declared and are not set.
RTL Name 'tdre_top', Hierarchy 'tx_test_top', File 'C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv', Line 31.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'trde_top' was assigned but not read. 
RTL Name 'trde_top', Hierarchy 'tx_test_top', File 'C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv', Line 34.
WARNING: [Synth 37-126] [ASSIGN-9]Some bits in IO 'an' are not set. First unset bit index is 0. 
RTL Name 'an', Hierarchy 'tx_test_top', File 'tx_test_top.sv', Line 27.
WARNING: [Synth 37-126] [ASSIGN-9]Some bits in IO 'seg' are not set. First unset bit index is 0. 
RTL Name 'seg', Hierarchy 'tx_test_top', File 'tx_test_top.sv', Line 26.
INFO: [Synth 37-85] Total of 5 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3870.051 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3870.051 ; gain = 0.000
refresh_design
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3870.051 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'ready', assumed default net type 'wire' [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:33]
INFO: [Synth 8-11241] undeclared symbol 'tdre', assumed default net type 'wire' [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:33]
INFO: [Synth 8-6157] synthesizing module 'tx_test_top' [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:23]
INFO: [Synth 8-6157] synthesizing module 'debouncing' [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/debouncing.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'debouncing' (0#1) [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/debouncing.sv:23]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:43]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (0#1) [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:23]
INFO: [Synth 8-6157] synthesizing module 'tx_test' [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test.sv:38]
INFO: [Synth 8-6155] done synthesizing module 'tx_test' (0#1) [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'tx_test_top' (0#1) [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:23]
WARNING: [Synth 8-7137] Register bit_count_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:45]
WARNING: [Synth 8-7137] Register tdre_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:46]
WARNING: [Synth 8-7137] Register TxD_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:49]
WARNING: [Synth 8-7137] Register baud_count_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:50]
WARNING: [Synth 8-7137] Register txbuff_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:51]
WARNING: [Synth 8-3848] Net seg in module/entity tx_test_top does not have driver. [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:26]
WARNING: [Synth 8-3848] Net an in module/entity tx_test_top does not have driver. [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:27]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3870.051 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3870.051 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3870.051 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3870.051 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/constrs_1/imports/xdc files/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/constrs_1/imports/xdc files/Basys-3-Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3870.051 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test_top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\clase24sept\project_1\project_1.srcs\sources_1\new\disp_mux.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\uart_tx.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\debouncing.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test_top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\clase24sept\project_1\project_1.srcs\sources_1\new\disp_mux.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\uart_tx.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\debouncing.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\uart_tx.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\uart_tx.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test_top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\clase24sept\project_1\project_1.srcs\sources_1\new\disp_mux.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\uart_tx.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\debouncing.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\debouncing.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\debouncing.sv:]
ERROR: [Common 17-180] Spawn failed: La operación se completó correctamente.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test_top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\clase24sept\project_1\project_1.srcs\sources_1\new\disp_mux.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\uart_tx.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\debouncing.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test_top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test_top.sv:]
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test_top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\clase24sept\project_1\project_1.srcs\sources_1\new\disp_mux.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\uart_tx.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\debouncing.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\clase24sept\project_1\project_1.srcs\sources_1\new\disp_mux.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\clase24sept\project_1\project_1.srcs\sources_1\new\disp_mux.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test_top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\clase24sept\project_1\project_1.srcs\sources_1\new\disp_mux.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\uart_tx.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\debouncing.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\uart_tx.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\uart_tx.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test_top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\clase24sept\project_1\project_1.srcs\sources_1\new\disp_mux.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\uart_tx.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\debouncing.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\debouncing.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\debouncing.sv:]
ERROR: [Common 17-180] Spawn failed: La operación se completó correctamente.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test_top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\clase24sept\project_1\project_1.srcs\sources_1\new\disp_mux.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\uart_tx.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\debouncing.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test_top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\clase24sept\project_1\project_1.srcs\sources_1\new\disp_mux.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\uart_tx.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\debouncing.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\clase24sept\project_1\project_1.srcs\sources_1\new\disp_mux.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\clase24sept\project_1\project_1.srcs\sources_1\new\disp_mux.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test_top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\clase24sept\project_1\project_1.srcs\sources_1\new\disp_mux.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\uart_tx.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\debouncing.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test_top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test_top.sv:]
ERROR: [Common 17-180] Spawn failed: La operación se completó correctamente.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test_top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\clase24sept\project_1\project_1.srcs\sources_1\new\disp_mux.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\uart_tx.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\debouncing.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\uart_tx.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\uart_tx.sv:]
refresh_design
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test_top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\clase24sept\project_1\project_1.srcs\sources_1\new\disp_mux.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\uart_tx.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\debouncing.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\uart_tx.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\uart_tx.sv:]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3870.051 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'ready', assumed default net type 'wire' [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:34]
INFO: [Synth 8-11241] undeclared symbol 'tdre', assumed default net type 'wire' [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:34]
INFO: [Synth 8-6157] synthesizing module 'tx_test_top' [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:23]
INFO: [Synth 8-6157] synthesizing module 'debouncing' [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/debouncing.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'debouncing' (0#1) [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/debouncing.sv:23]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:43]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (0#1) [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:23]
INFO: [Synth 8-6157] synthesizing module 'tx_test' [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test.sv:38]
INFO: [Synth 8-6155] done synthesizing module 'tx_test' (0#1) [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test.sv:23]
INFO: [Synth 8-6157] synthesizing module 'disp_mux' [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/clase24sept/project_1/project_1.srcs/sources_1/new/disp_mux.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/clase24sept/project_1/project_1.srcs/sources_1/new/disp_mux.sv:44]
INFO: [Synth 8-226] default block is never used [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/clase24sept/project_1/project_1.srcs/sources_1/new/disp_mux.sv:75]
INFO: [Synth 8-6155] done synthesizing module 'disp_mux' (0#1) [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/clase24sept/project_1/project_1.srcs/sources_1/new/disp_mux.sv:23]
WARNING: [Synth 8-7071] port 'hex2' of module 'disp_mux' is unconnected for instance 'U4' [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:36]
WARNING: [Synth 8-7071] port 'hex3' of module 'disp_mux' is unconnected for instance 'U4' [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:36]
WARNING: [Synth 8-7071] port 'dp_in' of module 'disp_mux' is unconnected for instance 'U4' [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:36]
WARNING: [Synth 8-7023] instance 'U4' of module 'disp_mux' has 9 connections declared, but only 6 given [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:36]
INFO: [Synth 8-6155] done synthesizing module 'tx_test_top' (0#1) [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:23]
WARNING: [Synth 8-7137] Register bit_count_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:45]
WARNING: [Synth 8-7137] Register tdre_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:46]
WARNING: [Synth 8-7137] Register TxD_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:49]
WARNING: [Synth 8-7137] Register baud_count_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:50]
WARNING: [Synth 8-7137] Register txbuff_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:51]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3870.051 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3870.051 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3870.051 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3870.051 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/constrs_1/imports/xdc files/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/constrs_1/imports/xdc files/Basys-3-Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3870.051 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test_top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\clase24sept\project_1\project_1.srcs\sources_1\new\disp_mux.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\uart_tx.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\debouncing.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\debouncing.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\debouncing.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test_top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\clase24sept\project_1\project_1.srcs\sources_1\new\disp_mux.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\uart_tx.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\debouncing.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\clase24sept\project_1\project_1.srcs\sources_1\new\disp_mux.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\clase24sept\project_1\project_1.srcs\sources_1\new\disp_mux.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test_top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\clase24sept\project_1\project_1.srcs\sources_1\new\disp_mux.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\uart_tx.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\debouncing.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\uart_tx.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\uart_tx.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test_top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\clase24sept\project_1\project_1.srcs\sources_1\new\disp_mux.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\uart_tx.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\debouncing.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test_top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test_top.sv:]
refresh_design
ERROR: [Common 17-180] Spawn failed: La operación se completó correctamente.

INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/constrs_1/imports/xdc files/Basys-3-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw_data[8]'. [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/constrs_1/imports/xdc files/Basys-3-Master.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/constrs_1/imports/xdc files/Basys-3-Master.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/constrs_1/imports/xdc files/Basys-3-Master.xdc]
Completed Processing XDC Constraints

ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test_top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\clase24sept\project_1\project_1.srcs\sources_1\new\disp_mux.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\uart_tx.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\debouncing.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test_top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test_top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test_top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\clase24sept\project_1\project_1.srcs\sources_1\new\disp_mux.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\uart_tx.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\debouncing.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\debouncing.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\debouncing.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test_top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\clase24sept\project_1\project_1.srcs\sources_1\new\disp_mux.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\uart_tx.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\debouncing.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\uart_tx.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\uart_tx.sv:]
refresh_design
ERROR: [Common 17-180] Spawn failed: La operación se completó correctamente.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test_top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\clase24sept\project_1\project_1.srcs\sources_1\new\disp_mux.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\uart_tx.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\debouncing.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\santiago\Desktop\Diseno de Sistemas Digitales\uart\uart\uart.srcs\sources_1\new\tx_test.sv:]
ERROR: [Common 17-180] Spawn failed: La operación se completó correctamente.

INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/constrs_1/imports/xdc files/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/constrs_1/imports/xdc files/Basys-3-Master.xdc]
Completed Processing XDC Constraints

ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
synth_design -top tx_test_top -part xc7a35tcpg236-1 -lint 
Command: synth_design -top tx_test_top -part xc7a35tcpg236-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3870.051 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-11241] undeclared symbol 'ready', assumed default net type 'wire' [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:34]
INFO: [Synth 8-11241] undeclared symbol 'tdre', assumed default net type 'wire' [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:34]
INFO: [Synth 8-6157] synthesizing module 'tx_test_top' [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:23]
INFO: [Synth 8-6157] synthesizing module 'debouncing' [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/debouncing.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'debouncing' (1#1) [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/debouncing.sv:23]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:43]
WARNING: [Synth 8-7137] Register bit_count_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:45]
WARNING: [Synth 8-7137] Register tdre_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:46]
WARNING: [Synth 8-7137] Register TxD_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:49]
WARNING: [Synth 8-7137] Register baud_count_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:50]
WARNING: [Synth 8-7137] Register txbuff_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:51]
WARNING: [Synth 8-7137] Register bit_count_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:45]
WARNING: [Synth 8-7137] Register tdre_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:46]
WARNING: [Synth 8-7137] Register TxD_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:49]
WARNING: [Synth 8-7137] Register baud_count_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:50]
WARNING: [Synth 8-7137] Register txbuff_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:51]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (2#1) [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:23]
INFO: [Synth 8-6157] synthesizing module 'tx_test' [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test.sv:38]
INFO: [Synth 8-6155] done synthesizing module 'tx_test' (3#1) [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test.sv:23]
INFO: [Synth 8-6157] synthesizing module 'disp_mux' [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/clase24sept/project_1/project_1.srcs/sources_1/new/disp_mux.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/clase24sept/project_1/project_1.srcs/sources_1/new/disp_mux.sv:44]
INFO: [Synth 8-226] default block is never used [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/clase24sept/project_1/project_1.srcs/sources_1/new/disp_mux.sv:75]
INFO: [Synth 8-6155] done synthesizing module 'disp_mux' (4#1) [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/clase24sept/project_1/project_1.srcs/sources_1/new/disp_mux.sv:23]
WARNING: [Synth 8-7071] port 'hex2' of module 'disp_mux' is unconnected for instance 'U4' [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:36]
WARNING: [Synth 8-7071] port 'hex3' of module 'disp_mux' is unconnected for instance 'U4' [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:36]
WARNING: [Synth 8-7071] port 'dp_in' of module 'disp_mux' is unconnected for instance 'U4' [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:36]
WARNING: [Synth 8-7023] instance 'U4' of module 'disp_mux' has 9 connections declared, but only 6 given [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:36]
INFO: [Synth 8-6155] done synthesizing module 'tx_test_top' (5#1) [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3870.051 ; gain = 0.000
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Tue Nov 25 18:11:27 2025
| Host         : DESKTOP-SL0FT3E running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+-----------+----------+--------------+----------+
| Rule ID   | Severity | # Violations | # Waived |
+-----------+----------+--------------+----------+
| ASSIGN-6  | WARNING  | 1            | 0        |
| ASSIGN-12 | WARNING  | 3            | 0        |
+-----------+----------+--------------+----------+


WARNING: [Synth 37-93] [ASSIGN-6]Signal 'm_tick' was assigned but not read. 
RTL Name 'm_tick', Hierarchy 'debouncing', File 'C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/debouncing.sv', Line 35.
WARNING: [Synth 37-135] [ASSIGN-12]Unconnected input ports found on instance 'U4', port name is 'hex2'. 
Hierarchy 'tx_test_top', File 'C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv', Line 36.
WARNING: [Synth 37-135] [ASSIGN-12]Unconnected input ports found on instance 'U4', port name is 'hex3'. 
Hierarchy 'tx_test_top', File 'C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv', Line 36.
WARNING: [Synth 37-135] [ASSIGN-12]Unconnected input ports found on instance 'U4', port name is 'dp_in'. 
Hierarchy 'tx_test_top', File 'C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv', Line 36.
INFO: [Synth 37-85] Total of 4 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3870.051 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3870.051 ; gain = 0.000
refresh_design
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3870.051 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'ready', assumed default net type 'wire' [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:37]
INFO: [Synth 8-11241] undeclared symbol 'tdre', assumed default net type 'wire' [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:37]
INFO: [Synth 8-6157] synthesizing module 'tx_test_top' [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:23]
INFO: [Synth 8-6157] synthesizing module 'debouncing' [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/debouncing.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'debouncing' (0#1) [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/debouncing.sv:23]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:43]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (0#1) [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:23]
INFO: [Synth 8-6157] synthesizing module 'tx_test' [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test.sv:38]
INFO: [Synth 8-6155] done synthesizing module 'tx_test' (0#1) [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test.sv:23]
INFO: [Synth 8-6157] synthesizing module 'disp_mux' [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/clase24sept/project_1/project_1.srcs/sources_1/new/disp_mux.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/clase24sept/project_1/project_1.srcs/sources_1/new/disp_mux.sv:44]
INFO: [Synth 8-226] default block is never used [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/clase24sept/project_1/project_1.srcs/sources_1/new/disp_mux.sv:75]
INFO: [Synth 8-6155] done synthesizing module 'disp_mux' (0#1) [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/clase24sept/project_1/project_1.srcs/sources_1/new/disp_mux.sv:23]
WARNING: [Synth 8-7071] port 'hex2' of module 'disp_mux' is unconnected for instance 'U4' [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:39]
WARNING: [Synth 8-7071] port 'hex3' of module 'disp_mux' is unconnected for instance 'U4' [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:39]
WARNING: [Synth 8-7023] instance 'U4' of module 'disp_mux' has 9 connections declared, but only 7 given [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:39]
INFO: [Synth 8-6155] done synthesizing module 'tx_test_top' (0#1) [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv:23]
WARNING: [Synth 8-7137] Register bit_count_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:45]
WARNING: [Synth 8-7137] Register tdre_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:46]
WARNING: [Synth 8-7137] Register TxD_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:49]
WARNING: [Synth 8-7137] Register baud_count_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:50]
WARNING: [Synth 8-7137] Register txbuff_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/uart_tx.sv:51]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3870.051 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3870.051 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3870.051 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3870.051 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/constrs_1/imports/xdc files/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/constrs_1/imports/xdc files/Basys-3-Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 3870.051 ; gain = 0.000
launch_runs synth_1 -jobs 8
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Tue Nov 25 18:12:49 2025] Launched synth_1...
Run output will be captured here: C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.runs/synth_1/runme.log
