
****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/3des_vhdl/vivado_script.tcl
# set_param general.maxThreads 1
# add_files -norecurse /home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/3des_vhdl
add_files: Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 2851.379 ; gain = 2.020 ; free physical = 259334 ; free virtual = 414952
# if {[glob -nocomplain -directory "/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/3des_vhdl" "*.vh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/3des_vhdl" "*.vh"]] 
# }
# if {[glob -nocomplain -directory "/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/3des_vhdl" "*.svh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/3des_vhdl" "*.svh"]] 
# }
# synth_design -top tdes_top \
#     -part xc7a100tfgg676-1 \
#     -flatten_hierarchy rebuilt \
#     -gated_clock_conversion off \
#     -bufg 12 \
#     -directive AreaOptimized_high \
#     -fanout_limit 400 \
#     -no_lc \
#     -fsm_extraction auto \
#     -keep_equivalent_registers \
#     -resource_sharing off \
#     -cascade_dsp auto \
#     -control_set_opt_threshold auto \
#     -max_bram 0 \
#     -max_uram 0 \
#     -max_dsp 0 \
#     -max_bram_cascade_height 0 \
#     -max_uram_cascade_height 0 \
#     -shreg_min_size 5
Command: synth_design -top tdes_top -part xc7a100tfgg676-1 -flatten_hierarchy rebuilt -gated_clock_conversion off -bufg 12 -directive AreaOptimized_high -fanout_limit 400 -no_lc -fsm_extraction auto -keep_equivalent_registers -resource_sharing off -cascade_dsp auto -control_set_opt_threshold auto -max_bram 0 -max_uram 0 -max_dsp 0 -max_bram_cascade_height 0 -max_uram_cascade_height 0 -shreg_min_size 5
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-288] User specified maximum number of block RAM allowed in design is 0
INFO: [Vivado_Tcl 4-551] User specified maximum number of Ultra RAM blocks allowed in design is 0
INFO: [Vivado_Tcl 4-287] User specified maximum number of block DSP allowed in design is 0
INFO: [Vivado_Tcl 4-549] User specified maximum number of BRAM that can be cascaded is 0
INFO: [Vivado_Tcl 4-550] User specified maximum number of URAM that can be cascaded is 0
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 56868
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 2851.527 ; gain = 0.000 ; free physical = 258572 ; free virtual = 414203
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'tdes_top' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/3des_vhdl/tdes_top.vhd:106]
WARNING: [Synth 8-5640] Port 'core_busy' is missing in component declaration [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/3des_vhdl/tdes_top.vhd:108]
INFO: [Synth 8-3491] module 'des_cipher_top' declared at '/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/3des_vhdl/des_cipher_top.vhd:67' bound to instance 'DESCIPHERTOP1' of component 'des_cipher_top' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/3des_vhdl/tdes_top.vhd:218]
INFO: [Synth 8-638] synthesizing module 'des_cipher_top' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/3des_vhdl/des_cipher_top.vhd:90]
INFO: [Synth 8-3491] module 'key_schedule' declared at '/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/3des_vhdl/key_schedule.vhd:68' bound to instance 'KEYSCHEDULE' of component 'key_schedule' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/3des_vhdl/des_cipher_top.vhd:162]
INFO: [Synth 8-638] synthesizing module 'key_schedule' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/3des_vhdl/key_schedule.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'key_schedule' (1#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/3des_vhdl/key_schedule.vhd:83]
INFO: [Synth 8-3491] module 'des_top' declared at '/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/3des_vhdl/des_top.vhd:67' bound to instance 'DESTOP' of component 'des_top' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/3des_vhdl/des_cipher_top.vhd:175]
INFO: [Synth 8-638] synthesizing module 'des_top' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/3des_vhdl/des_top.vhd:89]
INFO: [Synth 8-3491] module 'block_top' declared at '/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/3des_vhdl/block_top.vhd:68' bound to instance 'BLOCKTOP' of component 'block_top' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/3des_vhdl/des_top.vhd:275]
INFO: [Synth 8-638] synthesizing module 'block_top' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/3des_vhdl/block_top.vhd:90]
INFO: [Synth 8-3491] module 'e_expansion_function' declared at '/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/3des_vhdl/e_expansion_function.vhd:68' bound to instance 'E_EXPANSIONFUNCTION' of component 'e_expansion_function' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/3des_vhdl/block_top.vhd:207]
INFO: [Synth 8-638] synthesizing module 'e_expansion_function' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/3des_vhdl/e_expansion_function.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'e_expansion_function' (2#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/3des_vhdl/e_expansion_function.vhd:82]
INFO: [Synth 8-3491] module 'add_key' declared at '/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/3des_vhdl/add_key.vhd:68' bound to instance 'ADDKEY' of component 'add_key' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/3des_vhdl/block_top.vhd:223]
INFO: [Synth 8-638] synthesizing module 'add_key' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/3des_vhdl/add_key.vhd:91]
INFO: [Synth 8-256] done synthesizing module 'add_key' (3#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/3des_vhdl/add_key.vhd:91]
INFO: [Synth 8-3491] module 's_box' declared at '/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/3des_vhdl/s_box.vhd:68' bound to instance 'SBOX' of component 's_box' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/3des_vhdl/block_top.vhd:247]
INFO: [Synth 8-638] synthesizing module 's_box' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/3des_vhdl/s_box.vhd:89]
INFO: [Synth 8-3491] module 's1_box' declared at '/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/3des_vhdl/s1_box.vhd:68' bound to instance 'S1' of component 's1_box' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/3des_vhdl/s_box.vhd:149]
INFO: [Synth 8-638] synthesizing module 's1_box' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/3des_vhdl/s1_box.vhd:74]
INFO: [Synth 8-256] done synthesizing module 's1_box' (4#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/3des_vhdl/s1_box.vhd:74]
INFO: [Synth 8-3491] module 's2_box' declared at '/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/3des_vhdl/s2_box.vhd:68' bound to instance 'S2' of component 's2_box' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/3des_vhdl/s_box.vhd:155]
INFO: [Synth 8-638] synthesizing module 's2_box' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/3des_vhdl/s2_box.vhd:74]
INFO: [Synth 8-256] done synthesizing module 's2_box' (5#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/3des_vhdl/s2_box.vhd:74]
INFO: [Synth 8-3491] module 's3_box' declared at '/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/3des_vhdl/s3_box.vhd:68' bound to instance 'S3' of component 's3_box' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/3des_vhdl/s_box.vhd:161]
INFO: [Synth 8-638] synthesizing module 's3_box' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/3des_vhdl/s3_box.vhd:74]
INFO: [Synth 8-256] done synthesizing module 's3_box' (6#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/3des_vhdl/s3_box.vhd:74]
INFO: [Synth 8-3491] module 's4_box' declared at '/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/3des_vhdl/s4_box.vhd:68' bound to instance 'S4' of component 's4_box' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/3des_vhdl/s_box.vhd:167]
INFO: [Synth 8-638] synthesizing module 's4_box' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/3des_vhdl/s4_box.vhd:74]
INFO: [Synth 8-256] done synthesizing module 's4_box' (7#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/3des_vhdl/s4_box.vhd:74]
INFO: [Synth 8-3491] module 's5_box' declared at '/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/3des_vhdl/s5_box.vhd:68' bound to instance 'S5' of component 's5_box' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/3des_vhdl/s_box.vhd:173]
INFO: [Synth 8-638] synthesizing module 's5_box' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/3des_vhdl/s5_box.vhd:74]
INFO: [Synth 8-256] done synthesizing module 's5_box' (8#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/3des_vhdl/s5_box.vhd:74]
INFO: [Synth 8-3491] module 's6_box' declared at '/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/3des_vhdl/s6_box.vhd:68' bound to instance 'S6' of component 's6_box' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/3des_vhdl/s_box.vhd:179]
INFO: [Synth 8-638] synthesizing module 's6_box' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/3des_vhdl/s6_box.vhd:74]
INFO: [Synth 8-256] done synthesizing module 's6_box' (9#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/3des_vhdl/s6_box.vhd:74]
INFO: [Synth 8-3491] module 's7_box' declared at '/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/3des_vhdl/s7_box.vhd:68' bound to instance 'S7' of component 's7_box' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/3des_vhdl/s_box.vhd:185]
INFO: [Synth 8-638] synthesizing module 's7_box' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/3des_vhdl/s7_box.vhd:74]
INFO: [Synth 8-256] done synthesizing module 's7_box' (10#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/3des_vhdl/s7_box.vhd:74]
INFO: [Synth 8-3491] module 's8_box' declared at '/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/3des_vhdl/s8_box.vhd:68' bound to instance 'S8' of component 's8_box' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/3des_vhdl/s_box.vhd:191]
INFO: [Synth 8-638] synthesizing module 's8_box' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/3des_vhdl/s8_box.vhd:74]
INFO: [Synth 8-256] done synthesizing module 's8_box' (11#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/3des_vhdl/s8_box.vhd:74]
INFO: [Synth 8-256] done synthesizing module 's_box' (12#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/3des_vhdl/s_box.vhd:89]
INFO: [Synth 8-3491] module 'p_box' declared at '/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/3des_vhdl/p_box.vhd:68' bound to instance 'PBOX' of component 'p_box' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/3des_vhdl/block_top.vhd:270]
INFO: [Synth 8-638] synthesizing module 'p_box' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/3des_vhdl/p_box.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'p_box' (13#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/3des_vhdl/p_box.vhd:82]
INFO: [Synth 8-3491] module 'add_left' declared at '/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/3des_vhdl/add_left.vhd:68' bound to instance 'ADDLEFT' of component 'add_left' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/3des_vhdl/block_top.vhd:287]
INFO: [Synth 8-638] synthesizing module 'add_left' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/3des_vhdl/add_left.vhd:76]
INFO: [Synth 8-256] done synthesizing module 'add_left' (14#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/3des_vhdl/add_left.vhd:76]
INFO: [Synth 8-256] done synthesizing module 'block_top' (15#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/3des_vhdl/block_top.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'des_top' (16#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/3des_vhdl/des_top.vhd:89]
INFO: [Synth 8-256] done synthesizing module 'des_cipher_top' (17#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/3des_vhdl/des_cipher_top.vhd:90]
WARNING: [Synth 8-5640] Port 'core_busy' is missing in component declaration [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/3des_vhdl/tdes_top.vhd:108]
INFO: [Synth 8-3491] module 'des_cipher_top' declared at '/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/3des_vhdl/des_cipher_top.vhd:67' bound to instance 'DESCIPHERTOP2' of component 'des_cipher_top' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/3des_vhdl/tdes_top.vhd:235]
WARNING: [Synth 8-5640] Port 'core_busy' is missing in component declaration [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/3des_vhdl/tdes_top.vhd:108]
INFO: [Synth 8-3491] module 'des_cipher_top' declared at '/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/3des_vhdl/des_cipher_top.vhd:67' bound to instance 'DESCIPHERTOP3' of component 'des_cipher_top' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/3des_vhdl/tdes_top.vhd:252]
INFO: [Synth 8-256] done synthesizing module 'tdes_top' (18#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/3des_vhdl/tdes_top.vhd:106]
WARNING: [Synth 8-7129] Port key_in[7] in module key_schedule is either unconnected or has no load
WARNING: [Synth 8-7129] Port key_in[15] in module key_schedule is either unconnected or has no load
WARNING: [Synth 8-7129] Port key_in[23] in module key_schedule is either unconnected or has no load
WARNING: [Synth 8-7129] Port key_in[31] in module key_schedule is either unconnected or has no load
WARNING: [Synth 8-7129] Port key_in[39] in module key_schedule is either unconnected or has no load
WARNING: [Synth 8-7129] Port key_in[47] in module key_schedule is either unconnected or has no load
WARNING: [Synth 8-7129] Port key_in[55] in module key_schedule is either unconnected or has no load
WARNING: [Synth 8-7129] Port key_in[63] in module key_schedule is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:13 ; elapsed = 00:00:35 . Memory (MB): peak = 2851.527 ; gain = 0.000 ; free physical = 258954 ; free virtual = 414608
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:39 . Memory (MB): peak = 2851.527 ; gain = 0.000 ; free physical = 258615 ; free virtual = 414268
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:39 . Memory (MB): peak = 2859.383 ; gain = 7.855 ; free physical = 258623 ; free virtual = 414276
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg676-1
INFO: [Synth 8-802] inferred FSM for state register 'nextstate_reg' in module 'des_top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 waitkey |                            00001 |                              000
                waitdata |                            00010 |                              001
            initialround |                            00100 |                              010
             repeatround |                            01000 |                              011
              finalround |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'nextstate_reg' using encoding 'one-hot' in module 'des_top'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:45 . Memory (MB): peak = 2859.391 ; gain = 7.863 ; free physical = 257015 ; free virtual = 412675
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 6     
+---XORs : 
	   2 Input     32 Bit         XORs := 3     
	   2 Input      6 Bit         XORs := 24    
+---Registers : 
	               64 Bit    Registers := 13    
	               48 Bit    Registers := 48    
	               32 Bit    Registers := 6     
	                4 Bit    Registers := 6     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input   64 Bit        Muxes := 2     
	   5 Input   32 Bit        Muxes := 6     
	   5 Input    5 Bit        Muxes := 3     
	   2 Input    5 Bit        Muxes := 9     
	   2 Input    4 Bit        Muxes := 3     
	   5 Input    4 Bit        Muxes := 6     
	   2 Input    2 Bit        Muxes := 3     
	   5 Input    1 Bit        Muxes := 18    
	   2 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port key_in[7] in module des_cipher_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port key_in[15] in module des_cipher_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port key_in[23] in module des_cipher_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port key_in[31] in module des_cipher_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port key_in[39] in module des_cipher_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port key_in[47] in module des_cipher_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port key_in[55] in module des_cipher_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port key_in[63] in module des_cipher_top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:01:44 . Memory (MB): peak = 2859.391 ; gain = 7.863 ; free physical = 258423 ; free virtual = 414117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|s1_box      | rom        | 64x4          | LUT            | 
|s2_box      | rom__1     | 64x4          | LUT            | 
|s3_box      | rom__2     | 64x4          | LUT            | 
|s4_box      | rom__3     | 64x4          | LUT            | 
|s5_box      | rom__4     | 64x4          | LUT            | 
|s6_box      | rom__5     | 64x4          | LUT            | 
|s7_box      | rom__6     | 64x4          | LUT            | 
|s8_box      | rom__7     | 64x4          | LUT            | 
|block_top   | x_in2      | 64x4          | LUT            | 
|block_top   | x_in1      | 64x4          | LUT            | 
|block_top   | x_in1      | 64x4          | LUT            | 
|block_top   | x_in2      | 64x4          | LUT            | 
|block_top   | x_in1      | 64x4          | LUT            | 
|block_top   | x_in1      | 64x4          | LUT            | 
|block_top   | x_in2      | 64x4          | LUT            | 
|block_top   | x_in1      | 64x4          | LUT            | 
|block_top   | x_in1      | 64x4          | LUT            | 
+------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:01:46 . Memory (MB): peak = 2859.391 ; gain = 7.863 ; free physical = 258436 ; free virtual = 414128
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:48 ; elapsed = 00:01:49 . Memory (MB): peak = 2859.391 ; gain = 7.863 ; free physical = 258171 ; free virtual = 413863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: synth_design option "-fanout_limit" is deprecated.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:56 ; elapsed = 00:02:05 . Memory (MB): peak = 2859.391 ; gain = 7.863 ; free physical = 258038 ; free virtual = 413750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:56 ; elapsed = 00:02:05 . Memory (MB): peak = 2859.391 ; gain = 7.863 ; free physical = 258021 ; free virtual = 413733
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:56 ; elapsed = 00:02:06 . Memory (MB): peak = 2859.391 ; gain = 7.863 ; free physical = 258184 ; free virtual = 413899
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:57 ; elapsed = 00:02:06 . Memory (MB): peak = 2859.391 ; gain = 7.863 ; free physical = 258215 ; free virtual = 413931
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:57 ; elapsed = 00:02:06 . Memory (MB): peak = 2859.391 ; gain = 7.863 ; free physical = 258136 ; free virtual = 413851
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:57 ; elapsed = 00:02:06 . Memory (MB): peak = 2859.391 ; gain = 7.863 ; free physical = 258035 ; free virtual = 413751
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |     1|
|3     |LUT2  |   256|
|4     |LUT3  |   130|
|5     |LUT4  |   114|
|6     |LUT5  |   115|
|7     |LUT6  |   675|
|8     |MUXF7 |   288|
|9     |MUXF8 |   144|
|10    |FDRE  |  3134|
|11    |FDSE  |   213|
|12    |IBUF  |   237|
|13    |OBUF  |    65|
+------+------+------+

Report Instance Areas: 
+------+----------------+-----------------+------+
|      |Instance        |Module           |Cells |
+------+----------------+-----------------+------+
|1     |top             |                 |  5373|
|2     |  DESCIPHERTOP1 |des_cipher_top   |  1513|
|3     |    DESTOP      |des_top_5        |   295|
|4     |      BLOCKTOP  |block_top_7      |    32|
|5     |    KEYSCHEDULE |key_schedule_6   |  1153|
|6     |  DESCIPHERTOP2 |des_cipher_top_0 |  1513|
|7     |    DESTOP      |des_top_2        |   295|
|8     |      BLOCKTOP  |block_top_4      |    32|
|9     |    KEYSCHEDULE |key_schedule_3   |  1153|
|10    |  DESCIPHERTOP3 |des_cipher_top_1 |  1514|
|11    |    DESTOP      |des_top          |   295|
|12    |      BLOCKTOP  |block_top        |    32|
|13    |    KEYSCHEDULE |key_schedule     |  1154|
+------+----------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:57 ; elapsed = 00:02:06 . Memory (MB): peak = 2859.391 ; gain = 7.863 ; free physical = 258001 ; free virtual = 413717
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 20 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:57 ; elapsed = 00:02:06 . Memory (MB): peak = 2859.391 ; gain = 7.863 ; free physical = 257978 ; free virtual = 413694
Synthesis Optimization Complete : Time (s): cpu = 00:00:57 ; elapsed = 00:02:06 . Memory (MB): peak = 2859.391 ; gain = 7.863 ; free physical = 257976 ; free virtual = 413692
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2880.488 ; gain = 0.000 ; free physical = 258101 ; free virtual = 413819
INFO: [Netlist 29-17] Analyzing 432 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2880.488 ; gain = 0.000 ; free physical = 259934 ; free virtual = 415654
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 832927ae
INFO: [Common 17-83] Releasing license: Synthesis
74 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:16 ; elapsed = 00:02:25 . Memory (MB): peak = 2880.488 ; gain = 29.109 ; free physical = 260321 ; free virtual = 416042
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# report_utilization -file /home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/3des_vhdl/util_temp_tdes_top_vivado_synth.log
# report_timing_summary -file /home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/3des_vhdl/timing_temp_tdes_top_vivado_synth.log -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10000 -input_pins -routable_nets
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
report_timing_summary: Time (s): cpu = 00:00:20 ; elapsed = 00:00:39 . Memory (MB): peak = 2979.156 ; gain = 98.668 ; free physical = 260541 ; free virtual = 416285
# report_power -file /home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/3des_vhdl/power_temp_tdes_top_vivado_synth.log
Command: report_power -file /home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/3des_vhdl/power_temp_tdes_top_vivado_synth.log
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 3101.293 ; gain = 122.137 ; free physical = 260806 ; free virtual = 416555
INFO: [Common 17-206] Exiting Vivado at Tue May 24 02:21:57 2022...
real 258.17
user 132.74
sys 10.94
