# ttnn.conv2d

| Name | Input Shapes | Input Layouts | Attributes | Output Shapes | Output Layouts | PCC | ATOL |
|------|--------------|---------------|------------|---------------|----------------|-----|------|
| ttnn.conv2d | tensor<[1,1,3000,80,bf16]> <br> tensor<[768,80,3,1,bf16]> <br> tensor<[1,1,3000,768,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3000 + d1 * 3000 + d2, d3), memory_config: (94, 3, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 240 + d1 * 3 + d2, d3), memory_config: (184320, 1, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3000 + d1 + d2, d3), memory_config: (94, 24, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 80 : i32 <br> input_height: 3000 : i32 <br> input_width: 1 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 768 : i32 <br> padding_height: 1 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,3000,768,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3000 + d1 + d2, d3), memory_config: (94, 24, 'tile<32x32, bf16>', 'dram') | nan | nan |
