{"name":"verilog","vers":"0.1.0","deps":[{"name":"scir","req":">=0.8.0, <0.9.0","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal","registry":null,"package":null}],"cksum":"60d60bfd10a038db48f5f9e76e281e2d7d1add4973137fbdcdc78bd25415b372","features":{},"yanked":false,"links":null}
{"name":"verilog","vers":"0.2.0","deps":[{"name":"scir","req":">=0.9.0, <0.10.0","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal","registry":null,"package":null}],"cksum":"ac876749ede15062eb4bad894f63b921918f8a4ae18b81919d88025d5e37dc97","features":{},"yanked":false,"links":null}