library ieee;
use ieee.std_logic_1164.all;

entity clock_divider is
port(clk_out : out std_logic;
		clk_50, resetn : in std_logic);
end entity clock_divider;

architecture Struct of clock_divider is 
 begin 
   clock_divider_proc: process(clk_50, resetn);
	   begin
	   if(resetn = '1') then
		  clk_out <= '1';
		else 
		  clk_out <= '0';
		end if;
	end process clock_divider_proc;
end Struct;

	
		