$comment
	File created using the following command:
		vcd file EightBitXOR.msim.vcd -direction
$end
$date
	Wed Oct 12 08:04:24 2022
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module EightBitXOR_vlg_vec_tst $end
$var reg 8 ! A [0:7] $end
$var reg 1 " B $end
$var wire 1 # OUT [0] $end
$var wire 1 $ OUT [1] $end
$var wire 1 % OUT [2] $end
$var wire 1 & OUT [3] $end
$var wire 1 ' OUT [4] $end
$var wire 1 ( OUT [5] $end
$var wire 1 ) OUT [6] $end
$var wire 1 * OUT [7] $end

$scope module i1 $end
$var wire 1 + gnd $end
$var wire 1 , vcc $end
$var wire 1 - unknown $end
$var tri1 1 . devclrn $end
$var tri1 1 / devpor $end
$var tri1 1 0 devoe $end
$var wire 1 1 OUT[0]~output_o $end
$var wire 1 2 OUT[1]~output_o $end
$var wire 1 3 OUT[2]~output_o $end
$var wire 1 4 OUT[3]~output_o $end
$var wire 1 5 OUT[4]~output_o $end
$var wire 1 6 OUT[5]~output_o $end
$var wire 1 7 OUT[6]~output_o $end
$var wire 1 8 OUT[7]~output_o $end
$var wire 1 9 A[0]~input_o $end
$var wire 1 : B~input_o $end
$var wire 1 ; inst~combout $end
$var wire 1 < A[1]~input_o $end
$var wire 1 = inst1~combout $end
$var wire 1 > A[2]~input_o $end
$var wire 1 ? inst2~combout $end
$var wire 1 @ A[3]~input_o $end
$var wire 1 A inst3~combout $end
$var wire 1 B A[4]~input_o $end
$var wire 1 C inst4~combout $end
$var wire 1 D A[5]~input_o $end
$var wire 1 E inst5~combout $end
$var wire 1 F A[6]~input_o $end
$var wire 1 G inst6~combout $end
$var wire 1 H A[7]~input_o $end
$var wire 1 I inst7~combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10000 !
0"
0*
0)
0(
0'
1&
0%
0$
0#
0+
1,
x-
1.
1/
10
01
02
03
14
05
06
07
08
09
0:
0;
0<
0=
0>
0?
1@
1A
0B
0C
0D
0E
0F
0G
0H
0I
$end
#500000
1"
1:
1I
1G
1E
1C
0A
1?
1=
1;
11
12
13
04
15
16
17
18
1*
1)
1(
1'
0&
1%
1$
1#
#1000000
