// Seed: 3904342699
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  assign id_2 = id_2 || 1;
endmodule
module module_1 ();
  assign id_1 = id_1#(.id_1(1));
  wire id_2, id_3 = id_1;
  module_0(
      id_3, id_2
  );
endmodule
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    module_2,
    id_14,
    id_15,
    id_16
);
  inout wire id_17;
  input wire id_16;
  input wire id_15;
  inout wire id_14;
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  always @(1 or "", posedge 1'b0 or posedge 1) id_6 = 1'h0;
  always_ff @(id_10) $display(1, id_14[1'b0 : 1]);
  module_0(
      id_6, id_11
  ); id_18 :
  assert property (@(posedge id_11) id_17)
  else $display;
  assign id_2[1'd0] = id_9[1];
  assign id_3 = ~{1 == 1{id_10}} - 1;
  wire id_19;
  tri1 id_20 = 1;
  wire id_21;
endmodule
