{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1766306178228 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1766306178229 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 21 17:36:18 2025 " "Processing started: Sun Dec 21 17:36:18 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1766306178229 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766306178229 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DigitalWatch -c DigitalWatch " "Command: quartus_map --read_settings_files=on --write_settings_files=off DigitalWatch -c DigitalWatch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766306178229 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1766306178792 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1766306178792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitalclock.v 1 1 " "Found 1 design units, including 1 entities, in source file digitalclock.v" { { "Info" "ISGN_ENTITY_NAME" "1 DigitalClock " "Found entity 1: DigitalClock" {  } { { "DigitalClock.v" "" { Text "C:/Users/ncool/Github/FPGA/Quartus/QuartusModule/DigitalWatch/DigitalClock.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766306185787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766306185787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitalwatch.v 1 1 " "Found 1 design units, including 1 entities, in source file digitalwatch.v" { { "Info" "ISGN_ENTITY_NAME" "1 DigitalWatch " "Found entity 1: DigitalWatch" {  } { { "DigitalWatch.v" "" { Text "C:/Users/ncool/Github/FPGA/Quartus/QuartusModule/DigitalWatch/DigitalWatch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766306185791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766306185791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "masterselect.v 1 1 " "Found 1 design units, including 1 entities, in source file masterselect.v" { { "Info" "ISGN_ENTITY_NAME" "1 MasterSelect " "Found entity 1: MasterSelect" {  } { { "MasterSelect.v" "" { Text "C:/Users/ncool/Github/FPGA/Quartus/QuartusModule/DigitalWatch/MasterSelect.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766306185794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766306185794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fnddisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file fnddisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 FNDDisplay " "Found entity 1: FNDDisplay" {  } { { "FNDDisplay.v" "" { Text "C:/Users/ncool/Github/FPGA/Quartus/QuartusModule/DigitalWatch/FNDDisplay.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766306185797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766306185797 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DigitalWatch " "Elaborating entity \"DigitalWatch\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1766306185835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MasterSelect MasterSelect:b2v_inst " "Elaborating entity \"MasterSelect\" for hierarchy \"MasterSelect:b2v_inst\"" {  } { { "DigitalWatch.v" "b2v_inst" { Text "C:/Users/ncool/Github/FPGA/Quartus/QuartusModule/DigitalWatch/DigitalWatch.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766306185857 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "MasterSelect.v(36) " "Verilog HDL Case Statement information at MasterSelect.v(36): all case item expressions in this case statement are onehot" {  } { { "MasterSelect.v" "" { Text "C:/Users/ncool/Github/FPGA/Quartus/QuartusModule/DigitalWatch/MasterSelect.v" 36 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1766306185859 "|DigitalWatch|MasterSelect:b2v_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DigitalClock DigitalClock:b2v_inst1 " "Elaborating entity \"DigitalClock\" for hierarchy \"DigitalClock:b2v_inst1\"" {  } { { "DigitalWatch.v" "b2v_inst1" { Text "C:/Users/ncool/Github/FPGA/Quartus/QuartusModule/DigitalWatch/DigitalWatch.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766306185860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FNDDisplay FNDDisplay:b2v_inst2 " "Elaborating entity \"FNDDisplay\" for hierarchy \"FNDDisplay:b2v_inst2\"" {  } { { "DigitalWatch.v" "b2v_inst2" { Text "C:/Users/ncool/Github/FPGA/Quartus/QuartusModule/DigitalWatch/DigitalWatch.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766306185862 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "FNDDisplay.v(86) " "Verilog HDL Case Statement information at FNDDisplay.v(86): all case item expressions in this case statement are onehot" {  } { { "FNDDisplay.v" "" { Text "C:/Users/ncool/Github/FPGA/Quartus/QuartusModule/DigitalWatch/FNDDisplay.v" 86 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1766306185863 "|DigitalWatch|FNDDisplay:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FNDDisplay.v(119) " "Verilog HDL assignment warning at FNDDisplay.v(119): truncated value with size 32 to match size of target (4)" {  } { { "FNDDisplay.v" "" { Text "C:/Users/ncool/Github/FPGA/Quartus/QuartusModule/DigitalWatch/FNDDisplay.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766306185863 "|DigitalWatch|FNDDisplay:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FNDDisplay.v(120) " "Verilog HDL assignment warning at FNDDisplay.v(120): truncated value with size 32 to match size of target (4)" {  } { { "FNDDisplay.v" "" { Text "C:/Users/ncool/Github/FPGA/Quartus/QuartusModule/DigitalWatch/FNDDisplay.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766306185863 "|DigitalWatch|FNDDisplay:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FNDDisplay.v(121) " "Verilog HDL assignment warning at FNDDisplay.v(121): truncated value with size 32 to match size of target (4)" {  } { { "FNDDisplay.v" "" { Text "C:/Users/ncool/Github/FPGA/Quartus/QuartusModule/DigitalWatch/FNDDisplay.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766306185863 "|DigitalWatch|FNDDisplay:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FNDDisplay.v(122) " "Verilog HDL assignment warning at FNDDisplay.v(122): truncated value with size 32 to match size of target (4)" {  } { { "FNDDisplay.v" "" { Text "C:/Users/ncool/Github/FPGA/Quartus/QuartusModule/DigitalWatch/FNDDisplay.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766306185864 "|DigitalWatch|FNDDisplay:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FNDDisplay.v(123) " "Verilog HDL assignment warning at FNDDisplay.v(123): truncated value with size 32 to match size of target (4)" {  } { { "FNDDisplay.v" "" { Text "C:/Users/ncool/Github/FPGA/Quartus/QuartusModule/DigitalWatch/FNDDisplay.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766306185864 "|DigitalWatch|FNDDisplay:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FNDDisplay.v(124) " "Verilog HDL assignment warning at FNDDisplay.v(124): truncated value with size 32 to match size of target (4)" {  } { { "FNDDisplay.v" "" { Text "C:/Users/ncool/Github/FPGA/Quartus/QuartusModule/DigitalWatch/FNDDisplay.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766306185864 "|DigitalWatch|FNDDisplay:b2v_inst2"}
{ "Warning" "WSMP_SMP_FLIPPED_BIT" "1 \|DigitalWatch\|MasterSelect:b2v_inst\|set_pos " "Flipped 1 bits in user-encoded state machine \|DigitalWatch\|MasterSelect:b2v_inst\|set_pos" {  } {  } 0 284006 "Flipped %1!d! bits in user-encoded state machine %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1766306186360 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "7 " "Inferred 7 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "FNDDisplay:b2v_inst2\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"FNDDisplay:b2v_inst2\|Mod0\"" {  } { { "FNDDisplay.v" "Mod0" { Text "C:/Users/ncool/Github/FPGA/Quartus/QuartusModule/DigitalWatch/FNDDisplay.v" 120 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766306186395 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "FNDDisplay:b2v_inst2\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"FNDDisplay:b2v_inst2\|Div0\"" {  } { { "FNDDisplay.v" "Div0" { Text "C:/Users/ncool/Github/FPGA/Quartus/QuartusModule/DigitalWatch/FNDDisplay.v" 119 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766306186395 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "FNDDisplay:b2v_inst2\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"FNDDisplay:b2v_inst2\|Mod1\"" {  } { { "FNDDisplay.v" "Mod1" { Text "C:/Users/ncool/Github/FPGA/Quartus/QuartusModule/DigitalWatch/FNDDisplay.v" 120 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766306186395 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "FNDDisplay:b2v_inst2\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"FNDDisplay:b2v_inst2\|Div1\"" {  } { { "FNDDisplay.v" "Div1" { Text "C:/Users/ncool/Github/FPGA/Quartus/QuartusModule/DigitalWatch/FNDDisplay.v" 121 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766306186395 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "FNDDisplay:b2v_inst2\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"FNDDisplay:b2v_inst2\|Mod2\"" {  } { { "FNDDisplay.v" "Mod2" { Text "C:/Users/ncool/Github/FPGA/Quartus/QuartusModule/DigitalWatch/FNDDisplay.v" 122 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766306186395 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "FNDDisplay:b2v_inst2\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"FNDDisplay:b2v_inst2\|Div2\"" {  } { { "FNDDisplay.v" "Div2" { Text "C:/Users/ncool/Github/FPGA/Quartus/QuartusModule/DigitalWatch/FNDDisplay.v" 123 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766306186395 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "FNDDisplay:b2v_inst2\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"FNDDisplay:b2v_inst2\|Mod3\"" {  } { { "FNDDisplay.v" "Mod3" { Text "C:/Users/ncool/Github/FPGA/Quartus/QuartusModule/DigitalWatch/FNDDisplay.v" 124 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766306186395 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1766306186395 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FNDDisplay:b2v_inst2\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"FNDDisplay:b2v_inst2\|lpm_divide:Mod0\"" {  } { { "FNDDisplay.v" "" { Text "C:/Users/ncool/Github/FPGA/Quartus/QuartusModule/DigitalWatch/FNDDisplay.v" 120 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766306186749 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FNDDisplay:b2v_inst2\|lpm_divide:Mod0 " "Instantiated megafunction \"FNDDisplay:b2v_inst2\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766306186749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766306186749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766306186749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766306186749 ""}  } { { "FNDDisplay.v" "" { Text "C:/Users/ncool/Github/FPGA/Quartus/QuartusModule/DigitalWatch/FNDDisplay.v" 120 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1766306186749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_k9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_k9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_k9m " "Found entity 1: lpm_divide_k9m" {  } { { "db/lpm_divide_k9m.tdf" "" { Text "C:/Users/ncool/Github/FPGA/Quartus/QuartusModule/DigitalWatch/db/lpm_divide_k9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766306186849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766306186849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "C:/Users/ncool/Github/FPGA/Quartus/QuartusModule/DigitalWatch/db/sign_div_unsign_9kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766306186873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766306186873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_64f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_64f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_64f " "Found entity 1: alt_u_div_64f" {  } { { "db/alt_u_div_64f.tdf" "" { Text "C:/Users/ncool/Github/FPGA/Quartus/QuartusModule/DigitalWatch/db/alt_u_div_64f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766306186899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766306186899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/ncool/Github/FPGA/Quartus/QuartusModule/DigitalWatch/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766306186978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766306186978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/ncool/Github/FPGA/Quartus/QuartusModule/DigitalWatch/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766306187041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766306187041 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FNDDisplay:b2v_inst2\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"FNDDisplay:b2v_inst2\|lpm_divide:Div0\"" {  } { { "FNDDisplay.v" "" { Text "C:/Users/ncool/Github/FPGA/Quartus/QuartusModule/DigitalWatch/FNDDisplay.v" 119 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766306187097 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FNDDisplay:b2v_inst2\|lpm_divide:Div0 " "Instantiated megafunction \"FNDDisplay:b2v_inst2\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766306187097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766306187097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766306187097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766306187097 ""}  } { { "FNDDisplay.v" "" { Text "C:/Users/ncool/Github/FPGA/Quartus/QuartusModule/DigitalWatch/FNDDisplay.v" 119 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1766306187097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ghm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ghm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ghm " "Found entity 1: lpm_divide_ghm" {  } { { "db/lpm_divide_ghm.tdf" "" { Text "C:/Users/ncool/Github/FPGA/Quartus/QuartusModule/DigitalWatch/db/lpm_divide_ghm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766306187150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766306187150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_8kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_8kh " "Found entity 1: sign_div_unsign_8kh" {  } { { "db/sign_div_unsign_8kh.tdf" "" { Text "C:/Users/ncool/Github/FPGA/Quartus/QuartusModule/DigitalWatch/db/sign_div_unsign_8kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766306187175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766306187175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_44f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_44f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_44f " "Found entity 1: alt_u_div_44f" {  } { { "db/alt_u_div_44f.tdf" "" { Text "C:/Users/ncool/Github/FPGA/Quartus/QuartusModule/DigitalWatch/db/alt_u_div_44f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766306187200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766306187200 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FNDDisplay:b2v_inst2\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"FNDDisplay:b2v_inst2\|lpm_divide:Mod1\"" {  } { { "FNDDisplay.v" "" { Text "C:/Users/ncool/Github/FPGA/Quartus/QuartusModule/DigitalWatch/FNDDisplay.v" 120 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766306187230 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FNDDisplay:b2v_inst2\|lpm_divide:Mod1 " "Instantiated megafunction \"FNDDisplay:b2v_inst2\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766306187230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766306187230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766306187230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766306187230 ""}  } { { "FNDDisplay.v" "" { Text "C:/Users/ncool/Github/FPGA/Quartus/QuartusModule/DigitalWatch/FNDDisplay.v" 120 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1766306187230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_j9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_j9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_j9m " "Found entity 1: lpm_divide_j9m" {  } { { "db/lpm_divide_j9m.tdf" "" { Text "C:/Users/ncool/Github/FPGA/Quartus/QuartusModule/DigitalWatch/db/lpm_divide_j9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766306187284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766306187284 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FNDDisplay:b2v_inst2\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"FNDDisplay:b2v_inst2\|lpm_divide:Div1\"" {  } { { "FNDDisplay.v" "" { Text "C:/Users/ncool/Github/FPGA/Quartus/QuartusModule/DigitalWatch/FNDDisplay.v" 121 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766306187330 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FNDDisplay:b2v_inst2\|lpm_divide:Div1 " "Instantiated megafunction \"FNDDisplay:b2v_inst2\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766306187331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766306187331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766306187331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766306187331 ""}  } { { "FNDDisplay.v" "" { Text "C:/Users/ncool/Github/FPGA/Quartus/QuartusModule/DigitalWatch/FNDDisplay.v" 121 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1766306187331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hhm " "Found entity 1: lpm_divide_hhm" {  } { { "db/lpm_divide_hhm.tdf" "" { Text "C:/Users/ncool/Github/FPGA/Quartus/QuartusModule/DigitalWatch/db/lpm_divide_hhm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766306187385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766306187385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "C:/Users/ncool/Github/FPGA/Quartus/QuartusModule/DigitalWatch/db/sign_div_unsign_akh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766306187410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766306187410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_74f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_74f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_74f " "Found entity 1: alt_u_div_74f" {  } { { "db/alt_u_div_74f.tdf" "" { Text "C:/Users/ncool/Github/FPGA/Quartus/QuartusModule/DigitalWatch/db/alt_u_div_74f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766306187434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766306187434 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FNDDisplay:b2v_inst2\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"FNDDisplay:b2v_inst2\|lpm_divide:Mod2\"" {  } { { "FNDDisplay.v" "" { Text "C:/Users/ncool/Github/FPGA/Quartus/QuartusModule/DigitalWatch/FNDDisplay.v" 122 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766306187467 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FNDDisplay:b2v_inst2\|lpm_divide:Mod2 " "Instantiated megafunction \"FNDDisplay:b2v_inst2\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766306187467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766306187467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766306187467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766306187467 ""}  } { { "FNDDisplay.v" "" { Text "C:/Users/ncool/Github/FPGA/Quartus/QuartusModule/DigitalWatch/FNDDisplay.v" 122 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1766306187467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_l9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_l9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_l9m " "Found entity 1: lpm_divide_l9m" {  } { { "db/lpm_divide_l9m.tdf" "" { Text "C:/Users/ncool/Github/FPGA/Quartus/QuartusModule/DigitalWatch/db/lpm_divide_l9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766306187523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766306187523 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "FNDDisplay.v" "" { Text "C:/Users/ncool/Github/FPGA/Quartus/QuartusModule/DigitalWatch/FNDDisplay.v" 47 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1766306187792 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1766306187792 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1766306188036 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1766306188887 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766306188887 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "456 " "Implemented 456 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1766306189163 ""} { "Info" "ICUT_CUT_TM_OPINS" "31 " "Implemented 31 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1766306189163 ""} { "Info" "ICUT_CUT_TM_LCELLS" "420 " "Implemented 420 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1766306189163 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1766306189163 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4929 " "Peak virtual memory: 4929 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1766306189183 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 21 17:36:29 2025 " "Processing ended: Sun Dec 21 17:36:29 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1766306189183 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1766306189183 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1766306189183 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1766306189183 ""}
