COMPLETED	     VERILOG	           VHDL			SYSTEM VERILOG
ALU		     done		   done                 done
DECODER		     done		   done                 done
WB		     done		   done                 done
DATA_MEMORY	     done		   done                 done


ASSIGNED
HDU		----------assigned-----------



If a task isn’t marked as assigned or completed in the list above, that means it’s open for anyone to contribute.