// Seed: 1183037244
module module_0 (
    input supply1 id_0,
    input wand id_1,
    input supply0 id_2,
    input supply1 id_3,
    input wor id_4,
    output tri id_5,
    input supply0 id_6
);
  logic id_8;
  ;
endmodule
module module_0 (
    input wire id_0,
    input wand module_1,
    input tri0 id_2,
    input supply1 id_3,
    output tri1 id_4,
    input wire id_5,
    input uwire id_6,
    output tri0 id_7
);
  assign id_4 = -1;
  module_0 modCall_1 (
      id_0,
      id_6,
      id_6,
      id_3,
      id_6,
      id_4,
      id_2
  );
  assign modCall_1.id_4 = 0;
endmodule
module module_2 (
    input tri id_0,
    input supply1 id_1,
    input wand id_2,
    input wire id_3,
    output wire id_4
);
  wire [-1 : -1] id_6;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_2,
      id_1,
      id_0,
      id_4,
      id_3
  );
  assign modCall_1.id_3 = 0;
endmodule
