#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Nov 11 15:11:45 2024
# Process ID: 4796
# Current directory: D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19672 D:\SoC-Design-Basics\05_ZynqLab\ZynqLab05\ZynqLab05.xpr
# Log file: D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/vivado.log
# Journal file: D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SoC-Design-Basics/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'd:/SoC-Design-Basics/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location d:/SoC-Design-Basics/ip_repo/myLED_1.0
update_compile_order -fileset sources_1
launch_sdk -workspace D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk -hwspec D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk -hwspec D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding component instance block -- xilinx.com:user:myTimer:1.0 - myTimer_0
Successfully read diagram <design_1> from BD file <D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 951.328 ; gain = 41.031
delete_bd_objs [get_bd_nets axi_gpio_0_ip2intc_irpt]
connect_bd_net [get_bd_pins myTimer_0/oIRQ] [get_bd_pins processing_system7_0/IRQ_F2P]
WARNING: [BD 41-1731] Type mismatch between connected pins: /myTimer_0/oIRQ(undef) and /processing_system7_0/IRQ_F2P(intr)
regenerate_bd_layout
validate_bd_design
save_bd_design
Wrote  : <D:\SoC-Design-Basics\05_ZynqLab\ZynqLab05\ZynqLab05.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myTimer_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = a63199ff8af91886; cache size = 3.901 MB.
[Mon Nov 11 15:15:16 2024] Launched synth_1...
Run output will be captured here: D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.runs/synth_1/runme.log
[Mon Nov 11 15:15:16 2024] Launched impl_1...
Run output will be captured here: D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1133.016 ; gain = 136.652
file copy -force D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.runs/impl_1/design_1_wrapper.sysdef D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/design_1_wrapper.hdf

ipx::edit_ip_in_project -upgrade true -name myTimer_v1_0_project -directory D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.tmp/myTimer_v1_0_project d:/SoC-Design-Basics/ip_repo/myTimer_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SoC-Design-Basics/ip_repo'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'd:/SoC-Design-Basics/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location d:/SoC-Design-Basics/ip_repo/myLED_1.0
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/SoC-Design-Basics/ip_repo/myTimer_1.0/hdl/Timer.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/SoC-Design-Basics/ip_repo/myTimer_1.0/hdl/myTimer_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/SoC-Design-Basics/ip_repo/myTimer_1.0/hdl/myTimer_v1_0.v:]
update_compile_order -fileset sources_1
ipx::infer_bus_interface oIRQ xilinx.com:signal:interrupt_rtl:1.0 [ipx::current_core]
INFO: [IP_Flow 19-5107] Inferred bus interface 'oIRQ' of definition 'xilinx.com:signal:interrupt:1.0' (from TCL Argument).
INFO: [IP_Flow 19-4728] Bus Interface 'oIRQ': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
set_property core_revision 4 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/SoC-Design-Basics/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/SoC-Design-Basics/ip_repo'
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'd:/SoC-Design-Basics/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location d:/SoC-Design-Basics/ip_repo/myLED_1.0
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:myTimer:1.0 [get_ips  design_1_myTimer_0_0] -log ip_upgrade.log
Upgrading 'D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_myTimer_0_0 (myTimer_v1.0 1.0) from revision 3 to revision 4
WARNING: [IP_Flow 19-4697] Upgrade has added interface 'oIRQ' (xilinx.com:signal:interrupt:1.0)
WARNING: [IP_Flow 19-3670] Detected external interface differences while upgrading 'design_1_myTimer_0_0'.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_1_myTimer_0_0' has identified issues that may require user intervention. Please review the upgrade log 'd:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : <D:\SoC-Design-Basics\05_ZynqLab\ZynqLab05\ZynqLab05.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_myTimer_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <D:\SoC-Design-Basics\05_ZynqLab\ZynqLab05\ZynqLab05.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myTimer_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.srcs/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_myTimer_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = a63199ff8af91886; cache size = 3.371 MB.
export_ip_user_files -of_objects [get_files D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 16 design_1_myTimer_0_0_synth_1
[Mon Nov 11 15:28:50 2024] Launched design_1_myTimer_0_0_synth_1...
Run output will be captured here: D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.runs/design_1_myTimer_0_0_synth_1/runme.log
export_simulation -of_objects [get_files D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.ip_user_files/sim_scripts -ip_user_files_dir D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.ip_user_files -ipstatic_source_dir D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.cache/compile_simlib/modelsim} {questa=D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.cache/compile_simlib/questa} {riviera=D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.cache/compile_simlib/riviera} {activehdl=D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Mon Nov 11 15:29:38 2024] Launched synth_1...
Run output will be captured here: D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.runs/synth_1/runme.log
[Mon Nov 11 15:29:38 2024] Launched impl_1...
Run output will be captured here: D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.runs/impl_1/runme.log
file copy -force D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.runs/impl_1/design_1_wrapper.sysdef D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/design_1_wrapper.hdf

ipx::edit_ip_in_project -upgrade true -name myTimer_v1_0_project -directory D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.tmp/myTimer_v1_0_project d:/SoC-Design-Basics/ip_repo/myTimer_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SoC-Design-Basics/ip_repo'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'd:/SoC-Design-Basics/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location d:/SoC-Design-Basics/ip_repo/myLED_1.0
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/SoC-Design-Basics/ip_repo/myTimer_1.0/hdl/Timer.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/SoC-Design-Basics/ip_repo/myTimer_1.0/hdl/myTimer_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/SoC-Design-Basics/ip_repo/myTimer_1.0/hdl/myTimer_v1_0.v:]
update_compile_order -fileset sources_1
set_property core_revision 5 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/SoC-Design-Basics/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/SoC-Design-Basics/ip_repo'
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'd:/SoC-Design-Basics/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location d:/SoC-Design-Basics/ip_repo/myLED_1.0
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:myTimer:1.0 [get_ips  design_1_myTimer_0_0] -log ip_upgrade.log
Upgrading 'D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_myTimer_0_0 (myTimer_v1.0 1.0) from revision 4 to revision 5
Wrote  : <D:\SoC-Design-Basics\05_ZynqLab\ZynqLab05\ZynqLab05.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_myTimer_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <D:\SoC-Design-Basics\05_ZynqLab\ZynqLab05\ZynqLab05.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myTimer_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.srcs/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_myTimer_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = a63199ff8af91886; cache size = 3.902 MB.
export_ip_user_files -of_objects [get_files D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 16 design_1_myTimer_0_0_synth_1
[Mon Nov 11 15:34:47 2024] Launched design_1_myTimer_0_0_synth_1...
Run output will be captured here: D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.runs/design_1_myTimer_0_0_synth_1/runme.log
export_simulation -of_objects [get_files D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.ip_user_files/sim_scripts -ip_user_files_dir D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.ip_user_files -ipstatic_source_dir D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.cache/compile_simlib/modelsim} {questa=D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.cache/compile_simlib/questa} {riviera=D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.cache/compile_simlib/riviera} {activehdl=D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Mon Nov 11 15:35:22 2024] Launched synth_1...
Run output will be captured here: D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.runs/synth_1/runme.log
[Mon Nov 11 15:35:22 2024] Launched impl_1...
Run output will be captured here: D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.runs/impl_1/runme.log
file copy -force D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.runs/impl_1/design_1_wrapper.sysdef D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/design_1_wrapper.hdf

startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0
endgroup
delete_bd_objs [get_bd_nets myTimer_0_oIRQ]
connect_bd_net [get_bd_pins myTimer_0/oRGB] [get_bd_pins xlconcat_0/In0]
connect_bd_net [get_bd_pins axi_gpio_0/ip2intc_irpt] [get_bd_pins xlconcat_0/In1]
connect_bd_net [get_bd_pins xlconcat_0/dout] [get_bd_pins processing_system7_0/IRQ_F2P]
regenerate_bd_layout
validate_bd_design
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
regenerate_bd_layout
regenerate_bd_layout
validate_bd_design -force
delete_bd_objs [get_bd_nets myTimer_0_oRGB]
connect_bd_net [get_bd_ports RGBLED] [get_bd_pins myTimer_0/oRGB]
connect_bd_net [get_bd_pins myTimer_0/oIRQ] [get_bd_pins xlconcat_0/In0]
regenerate_bd_layout
regenerate_bd_layout
validate_bd_design
save_bd_design
Wrote  : <D:\SoC-Design-Basics\05_ZynqLab\ZynqLab05\ZynqLab05.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
reset_run design_1_processing_system7_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myTimer_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
Exporting to file D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = a63199ff8af91886; cache size = 4.432 MB.
[Mon Nov 11 15:52:08 2024] Launched design_1_processing_system7_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_processing_system7_0_0_synth_1: D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.runs/design_1_processing_system7_0_0_synth_1/runme.log
synth_1: D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.runs/synth_1/runme.log
[Mon Nov 11 15:52:08 2024] Launched impl_1...
Run output will be captured here: D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1615.438 ; gain = 51.328
report_ip_status -name ip_status 
file copy -force D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.runs/impl_1/design_1_wrapper.sysdef D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/design_1_wrapper.hdf

