# Created from RP2350.svd (Rev 0.1)
'@schemaVersion': '1.1'
'@xmlns:xs': http://www.w3.org/2001/XMLSchema-instance
'@xs:noNamespaceSchemaLocation': CMSIS-SVD.xsd
vendor: Raspberry Pi
name: RP2350
series: RP
version: '0.1'
description: "Dual Cortex-M33 or Hazard3 processors at 150MHz\n        520kB on-chip
  SRAM, in 10 independent banks\n        Extended low-power sleep states with optional
  SRAM retention: as low as 10uA DVDD\n        8kB of one-time-programmable storage
  (OTP)\n        Up to 16MB of external QSPI flash/PSRAM via dedicated QSPI bus\n\
  \            Additional 16MB flash/PSRAM accessible via optional second chip-select\n\
  \        On-chip switched-mode power supply to generate core voltage\n         \
  \   Low-quiescent-current LDO mode can be enabled for sleep states\n        2x on-chip
  PLLs for internal or external clock generation\n        GPIOs are 5V-tolerant (powered),
  and 3.3V-failsafe (unpowered)\n        Security features:\n            Optional
  boot signing, enforced by on-chip mask ROM, with key fingerprint in OTP\n      \
  \      Protected OTP storage for optional boot decryption key\n            Global
  bus filtering based on Arm or RISC-V security/privilege levels\n            Peripherals,
  GPIOs and DMA channels individually assignable to security domains\n           \
  \ Hardware mitigations for fault injection attacks\n            Hardware SHA-256
  accelerator\n        Peripherals:\n            2x UARTs\n            2x SPI controllers\n\
  \            2x I2C controllers\n            24x PWM channels\n            USB 1.1
  controller and PHY, with host and device support\n            12x PIO state machines\n\
  \            1x HSTX peripheral"
width: 32
size: 32
resetMask: 4294967295
resetValue: 0
access: read-write
licenseText: "Copyright (c) 2024 Raspberry Pi Ltd.\n\n        SPDX-License-Identifier:
  BSD-3-Clause"
cpu:
  name: CM33
  revision: r1p0
  endian: little
  mpuPresent: true
  fpuPresent: true
  sauNumRegions: '8'
  nvicPrioBits: 4
  vtorPresent: '1'
  dspPresent: '1'
  vendorSystickConfig: true
  deviceNumInterrupts: '52'
addressUnitBits: 8
interruptOffset: 16
interrupts:
  16:
    - TIMER0.IRQ_0
  17:
    - TIMER0.IRQ_1
  18:
    - TIMER0.IRQ_2
  19:
    - TIMER0.IRQ_3
  20:
    - TIMER1.IRQ_0
  21:
    - TIMER1.IRQ_1
  22:
    - TIMER1.IRQ_2
  23:
    - TIMER1.IRQ_3
  24:
    - PWM.PWM_IRQ_WRAP_0
  25:
    - PWM.PWM_IRQ_WRAP_1
  26:
    - DMA.DMA_IRQ_0
  27:
    - DMA.DMA_IRQ_1
  28:
    - DMA.DMA_IRQ_2
  29:
    - DMA.DMA_IRQ_3
  30:
    - USB.USBCTRL_IRQ
  31:
    - PIO0.IRQ_0
  32:
    - PIO0.IRQ_1
  33:
    - PIO1.IRQ_0
  34:
    - PIO1.IRQ_1
  35:
    - PIO2.IRQ_0
  36:
    - PIO2.IRQ_1
  37:
    - IO_BANK0.IO_IRQ_BANK0
  38:
    - IO_BANK0.IO_IRQ_BANK0_NS
  39:
    - IO_QSPI.IO_IRQ_QSPI
  40:
    - IO_QSPI.IO_IRQ_QSPI_NS
  41:
    - SIO.SIO_IRQ_FIFO
  42:
    - SIO.SIO_IRQ_BELL
  43:
    - SIO.SIO_IRQ_FIFO_NS
  44:
    - SIO.SIO_IRQ_BELL_NS
  45:
    - SIO.SIO_IRQ_MTIMECMP
  46:
    - CLOCKS.CLOCKS_IRQ
  47:
    - SPI0.IRQ
  48:
    - SPI1.IRQ
  49:
    - UART0.IRQ
  50:
    - UART1.IRQ
  51:
    - ADC.ADC_IRQ_FIFO
  52:
    - I2C0.IRQ
  53:
    - I2C1.IRQ
  54:
    - OTP.OTP_IRQ
  55:
    - TRNG.TRNG_IRQ
  58:
    - PLL_SYS.PLL_SYS_IRQ
  59:
    - PLL_USB.PLL_USB_IRQ
  60:
    - POWMAN.POWMAN_IRQ_POW
  61:
    - POWMAN.POWMAN_IRQ_TIMER
  62:
    - SPARE_IRQ.SPARE_IRQ_0
  63:
    - SPARE_IRQ.SPARE_IRQ_1
  64:
    - SPARE_IRQ.SPARE_IRQ_2
  65:
    - SPARE_IRQ.SPARE_IRQ_3
  66:
    - SPARE_IRQ.SPARE_IRQ_4
  67:
    - SPARE_IRQ.SPARE_IRQ_5
instances:
  RESETS:
    id: 0
    baseAddress: 1073872896
    interrupts: []
    parameters: []
    model: RESETS
    version:
    description:
  PSM:
    id: 1
    baseAddress: 1073840128
    interrupts: []
    parameters: []
    model: PSM
    version:
    description:
  CLOCKS:
    id: 2
    baseAddress: 1073807360
    interrupts:
      - name: CLOCKS_IRQ
        value: 30
    parameters: []
    model: CLOCKS
    version:
    description:
  TICKS:
    id: 3
    baseAddress: 1074823168
    interrupts: []
    parameters: []
    model: TICKS
    version:
    description:
  PADS_BANK0:
    id: 4
    baseAddress: 1073971200
    interrupts: []
    parameters: []
    model: PADS_BANK0
    version:
    description:
  PADS_QSPI:
    id: 5
    baseAddress: 1074003968
    interrupts: []
    parameters: []
    model: PADS_QSPI
    version:
    description:
  IO_QSPI:
    id: 6
    baseAddress: 1073938432
    interrupts:
      - name: IO_IRQ_QSPI
        value: 23
      - name: IO_IRQ_QSPI_NS
        value: 24
    parameters: []
    model: IO_QSPI
    version:
    description:
  IO_BANK0:
    id: 7
    baseAddress: 1073905664
    interrupts:
      - name: IO_IRQ_BANK0
        value: 21
      - name: IO_IRQ_BANK0_NS
        value: 22
    parameters: []
    model: IO_BANK0
    version:
    description:
  SYSINFO:
    id: 8
    baseAddress: 1073741824
    interrupts: []
    parameters: []
    model: SYSINFO
    version:
    description:
  SHA256:
    id: 9
    baseAddress: 1074757632
    interrupts: []
    parameters: []
    model: SHA256
    version:
    description: SHA-256 hash function implementation
  HSTX_FIFO:
    id: 10
    baseAddress: 1348468736
    interrupts: []
    parameters: []
    model: HSTX_FIFO
    version:
    description: FIFO status and write access for HSTX
  HSTX_CTRL:
    id: 11
    baseAddress: 1074528256
    interrupts: []
    parameters: []
    model: HSTX_CTRL
    version:
    description: Control interface to HSTX. For FIFO write access and status, 
      see the HSTX_FIFO register block.
  EPPB:
    id: 12
    baseAddress: 3758620672
    interrupts: []
    parameters: []
    model: EPPB
    version:
    description: Cortex-M33 EPPB vendor register block for RP2350
  PPB:
    id: 13
    baseAddress: 3758096384
    interrupts: []
    parameters: []
    model: PPB
    version:
    description: TEAL registers accessible through the debug interface
  PPB_NS:
    id: 14
    baseAddress: 3758227456
    interrupts: []
    parameters: []
    model: PPB
    version:
    description: TEAL registers accessible through the debug interface
  QMI:
    id: 15
    baseAddress: 1074593792
    interrupts: []
    parameters: []
    model: QMI
    version:
    description: "QSPI Memory Interface.\n\n            Provides a memory-mapped interface
      to up to two SPI/DSPI/QSPI flash or PSRAM devices. Also provides a serial interface
      for programming and configuration of the external device."
  XIP_CTRL:
    id: 16
    baseAddress: 1074561024
    interrupts: []
    parameters: []
    model: XIP_CTRL
    version:
    description: QSPI flash execute-in-place block
  XIP_AUX:
    id: 17
    baseAddress: 1347420160
    interrupts: []
    parameters: []
    model: XIP_AUX
    version:
    description: Auxiliary DMA access to XIP FIFOs, via fast AHB bus access
  SYSCFG:
    id: 18
    baseAddress: 1073774592
    interrupts: []
    parameters: []
    model: SYSCFG
    version:
    description: Register block for various chip control signals
  XOSC:
    id: 19
    baseAddress: 1074036736
    interrupts: []
    parameters: []
    model: XOSC
    version:
    description: Controls the crystal oscillator
  PLL_SYS:
    id: 20
    baseAddress: 1074069504
    interrupts:
      - name: PLL_SYS_IRQ
        value: 42
    parameters: []
    model: PLL
    version:
    description:
  PLL_USB:
    id: 21
    baseAddress: 1074102272
    interrupts:
      - name: PLL_USB_IRQ
        value: 43
    parameters: []
    model: PLL
    version:
    description:
  ACCESSCTRL:
    id: 22
    baseAddress: 1074135040
    interrupts: []
    parameters: []
    model: ACCESSCTRL
    version:
    description: Hardware access control registers
  UART0:
    id: 23
    baseAddress: 1074200576
    interrupts:
      - name: IRQ
        value: 33
    parameters: []
    model: UART
    version:
    description:
  UART1:
    id: 24
    baseAddress: 1074233344
    interrupts:
      - name: IRQ
        value: 34
    parameters: []
    model: UART
    version:
    description:
  ROSC:
    id: 25
    baseAddress: 1074692096
    interrupts: []
    parameters: []
    model: ROSC
    version:
    description:
  POWMAN:
    id: 26
    baseAddress: 1074790400
    interrupts:
      - name: POWMAN_IRQ_POW
        value: 44
      - name: POWMAN_IRQ_TIMER
        value: 45
    parameters: []
    model: POWMAN
    version:
    description: Controls vreg, bor, lposc, chip resets & xosc startup, powman 
      and provides scratch register for general use and for bootcode use
  WATCHDOG:
    id: 27
    baseAddress: 1074626560
    interrupts: []
    parameters: []
    model: WATCHDOG
    version:
    description:
  DMA:
    id: 28
    baseAddress: 1342177280
    interrupts:
      - name: DMA_IRQ_0
        value: 10
      - name: DMA_IRQ_1
        value: 11
      - name: DMA_IRQ_2
        value: 12
      - name: DMA_IRQ_3
        value: 13
    parameters: []
    model: DMA
    version:
    description: DMA with separate read and write masters
  TIMER0:
    id: 29
    baseAddress: 1074462720
    interrupts:
      - name: IRQ_0
        value: 0
      - name: IRQ_1
        value: 1
      - name: IRQ_2
        value: 2
      - name: IRQ_3
        value: 3
    parameters: []
    model: TIMER
    version:
    description: "Controls time and alarms\n\n            time is a 64 bit value indicating
      the time since power-on\n\n            timeh is the top 32 bits of time & timel
      is the bottom 32 bits to change time write to timelw before timehw to read time
      read from timelr before timehr\n\n            An alarm is set by setting alarm_enable
      and writing to the corresponding alarm register When an alarm is pending, the
      corresponding alarm_running signal will be high An alarm can be cancelled before
      it has finished by clearing the alarm_enable When an alarm fires, the corresponding
      alarm_irq is set and alarm_running is cleared To clear the interrupt write a
      1 to the corresponding alarm_irq The timer can be locked to prevent writing"
  TIMER1:
    id: 30
    baseAddress: 1074495488
    interrupts:
      - name: IRQ_0
        value: 4
      - name: IRQ_1
        value: 5
      - name: IRQ_2
        value: 6
      - name: IRQ_3
        value: 7
    parameters: []
    model: TIMER
    version:
    description: "Controls time and alarms\n\n            time is a 64 bit value indicating
      the time since power-on\n\n            timeh is the top 32 bits of time & timel
      is the bottom 32 bits to change time write to timelw before timehw to read time
      read from timelr before timehr\n\n            An alarm is set by setting alarm_enable
      and writing to the corresponding alarm register When an alarm is pending, the
      corresponding alarm_running signal will be high An alarm can be cancelled before
      it has finished by clearing the alarm_enable When an alarm fires, the corresponding
      alarm_irq is set and alarm_running is cleared To clear the interrupt write a
      1 to the corresponding alarm_irq The timer can be locked to prevent writing"
  PWM:
    id: 31
    baseAddress: 1074429952
    interrupts:
      - name: PWM_IRQ_WRAP_0
        value: 8
      - name: PWM_IRQ_WRAP_1
        value: 9
    parameters: []
    model: PWM
    version:
    description: Simple PWM
  ADC:
    id: 32
    baseAddress: 1074397184
    interrupts:
      - name: ADC_IRQ_FIFO
        value: 35
    parameters: []
    model: ADC
    version:
    description: Control and data interface to SAR ADC
  I2C0:
    id: 33
    baseAddress: 1074331648
    interrupts:
      - name: IRQ
        value: 36
    parameters: []
    model: I2C
    version:
    description: "DW_apb_i2c address block\n\n            List of configuration constants
      for the Synopsys I2C hardware (you may see references to these in I2C register
      header; these are *fixed* values, set at hardware design time):\n\n        \
      \    IC_ULTRA_FAST_MODE ................ 0x0 \n            IC_UFM_TBUF_CNT_DEFAULT
      ........... 0x8 \n            IC_UFM_SCL_LOW_COUNT .............. 0x0008 \n\
      \            IC_UFM_SCL_HIGH_COUNT ............. 0x0006 \n            IC_TX_TL
      .......................... 0x0 \n            IC_TX_CMD_BLOCK ...................
      0x1 \n            IC_HAS_DMA ........................ 0x1 \n            IC_HAS_ASYNC_FIFO
      ................. 0x0 \n            IC_SMBUS_ARP ...................... 0x0\
      \ \n            IC_FIRST_DATA_BYTE_STATUS ......... 0x1 \n            IC_INTR_IO
      ........................ 0x1 \n            IC_MASTER_MODE ....................
      0x1 \n            IC_DEFAULT_ACK_GENERAL_CALL ....... 0x1 \n            IC_INTR_POL
      ....................... 0x1 \n            IC_OPTIONAL_SAR ...................
      0x0 \n            IC_DEFAULT_TAR_SLAVE_ADDR ......... 0x055 \n            IC_DEFAULT_SLAVE_ADDR
      ............. 0x055 \n            IC_DEFAULT_HS_SPKLEN .............. 0x1 \n\
      \            IC_FS_SCL_HIGH_COUNT .............. 0x0006 \n            IC_HS_SCL_LOW_COUNT
      ............... 0x0008 \n            IC_DEVICE_ID_VALUE ................ 0x0\
      \ \n            IC_10BITADDR_MASTER ............... 0x0 \n            IC_CLK_FREQ_OPTIMIZATION
      .......... 0x0 \n            IC_DEFAULT_FS_SPKLEN .............. 0x7 \n    \
      \        IC_ADD_ENCODED_PARAMS ............. 0x0 \n            IC_DEFAULT_SDA_HOLD
      ............... 0x000001 \n            IC_DEFAULT_SDA_SETUP .............. 0x64\
      \ \n            IC_AVOID_RX_FIFO_FLUSH_ON_TX_ABRT . 0x0 \n            IC_CLOCK_PERIOD
      ................... 100 \n            IC_EMPTYFIFO_HOLD_MASTER_EN ....... 1\
      \ \n            IC_RESTART_EN ..................... 0x1 \n            IC_TX_CMD_BLOCK_DEFAULT
      ........... 0x0 \n            IC_BUS_CLEAR_FEATURE .............. 0x0 \n   \
      \         IC_CAP_LOADING .................... 100 \n            IC_FS_SCL_LOW_COUNT
      ............... 0x000d \n            APB_DATA_WIDTH .................... 32\
      \ \n            IC_SDA_STUCK_TIMEOUT_DEFAULT ...... 0xffffffff \n          \
      \  IC_SLV_DATA_NACK_ONLY ............. 0x1 \n            IC_10BITADDR_SLAVE
      ................ 0x0 \n            IC_CLK_TYPE ....................... 0x0 \n\
      \            IC_SMBUS_UDID_MSB ................. 0x0 \n            IC_SMBUS_SUSPEND_ALERT
      ............ 0x0 \n            IC_HS_SCL_HIGH_COUNT .............. 0x0006 \n\
      \            IC_SLV_RESTART_DET_EN ............. 0x1 \n            IC_SMBUS
      .......................... 0x0 \n            IC_OPTIONAL_SAR_DEFAULT ...........
      0x0 \n            IC_PERSISTANT_SLV_ADDR_DEFAULT .... 0x0 \n            IC_USE_COUNTS
      ..................... 0x0 \n            IC_RX_BUFFER_DEPTH ................
      16 \n            IC_SCL_STUCK_TIMEOUT_DEFAULT ...... 0xffffffff \n         \
      \   IC_RX_FULL_HLD_BUS_EN ............. 0x1 \n            IC_SLAVE_DISABLE ..................
      0x1 \n            IC_RX_TL .......................... 0x0 \n            IC_DEVICE_ID
      ...................... 0x0 \n            IC_HC_COUNT_VALUES ................
      0x0 \n            I2C_DYNAMIC_TAR_UPDATE ............ 0 \n            IC_SMBUS_CLK_LOW_MEXT_DEFAULT
      ..... 0xffffffff \n            IC_SMBUS_CLK_LOW_SEXT_DEFAULT ..... 0xffffffff\
      \ \n            IC_HS_MASTER_CODE ................. 0x1 \n            IC_SMBUS_RST_IDLE_CNT_DEFAULT
      ..... 0xffff \n            IC_SMBUS_UDID_LSB_DEFAULT ......... 0xffffffff \n\
      \            IC_SS_SCL_HIGH_COUNT .............. 0x0028 \n            IC_SS_SCL_LOW_COUNT
      ............... 0x002f \n            IC_MAX_SPEED_MODE ................. 0x2\
      \ \n            IC_STAT_FOR_CLK_STRETCH ........... 0x0 \n            IC_STOP_DET_IF_MASTER_ACTIVE
      ...... 0x0 \n            IC_DEFAULT_UFM_SPKLEN ............. 0x1 \n        \
      \    IC_TX_BUFFER_DEPTH ................ 16"
  I2C1:
    id: 34
    baseAddress: 1074364416
    interrupts:
      - name: IRQ
        value: 37
    parameters: []
    model: I2C
    version:
    description: "DW_apb_i2c address block\n\n            List of configuration constants
      for the Synopsys I2C hardware (you may see references to these in I2C register
      header; these are *fixed* values, set at hardware design time):\n\n        \
      \    IC_ULTRA_FAST_MODE ................ 0x0 \n            IC_UFM_TBUF_CNT_DEFAULT
      ........... 0x8 \n            IC_UFM_SCL_LOW_COUNT .............. 0x0008 \n\
      \            IC_UFM_SCL_HIGH_COUNT ............. 0x0006 \n            IC_TX_TL
      .......................... 0x0 \n            IC_TX_CMD_BLOCK ...................
      0x1 \n            IC_HAS_DMA ........................ 0x1 \n            IC_HAS_ASYNC_FIFO
      ................. 0x0 \n            IC_SMBUS_ARP ...................... 0x0\
      \ \n            IC_FIRST_DATA_BYTE_STATUS ......... 0x1 \n            IC_INTR_IO
      ........................ 0x1 \n            IC_MASTER_MODE ....................
      0x1 \n            IC_DEFAULT_ACK_GENERAL_CALL ....... 0x1 \n            IC_INTR_POL
      ....................... 0x1 \n            IC_OPTIONAL_SAR ...................
      0x0 \n            IC_DEFAULT_TAR_SLAVE_ADDR ......... 0x055 \n            IC_DEFAULT_SLAVE_ADDR
      ............. 0x055 \n            IC_DEFAULT_HS_SPKLEN .............. 0x1 \n\
      \            IC_FS_SCL_HIGH_COUNT .............. 0x0006 \n            IC_HS_SCL_LOW_COUNT
      ............... 0x0008 \n            IC_DEVICE_ID_VALUE ................ 0x0\
      \ \n            IC_10BITADDR_MASTER ............... 0x0 \n            IC_CLK_FREQ_OPTIMIZATION
      .......... 0x0 \n            IC_DEFAULT_FS_SPKLEN .............. 0x7 \n    \
      \        IC_ADD_ENCODED_PARAMS ............. 0x0 \n            IC_DEFAULT_SDA_HOLD
      ............... 0x000001 \n            IC_DEFAULT_SDA_SETUP .............. 0x64\
      \ \n            IC_AVOID_RX_FIFO_FLUSH_ON_TX_ABRT . 0x0 \n            IC_CLOCK_PERIOD
      ................... 100 \n            IC_EMPTYFIFO_HOLD_MASTER_EN ....... 1\
      \ \n            IC_RESTART_EN ..................... 0x1 \n            IC_TX_CMD_BLOCK_DEFAULT
      ........... 0x0 \n            IC_BUS_CLEAR_FEATURE .............. 0x0 \n   \
      \         IC_CAP_LOADING .................... 100 \n            IC_FS_SCL_LOW_COUNT
      ............... 0x000d \n            APB_DATA_WIDTH .................... 32\
      \ \n            IC_SDA_STUCK_TIMEOUT_DEFAULT ...... 0xffffffff \n          \
      \  IC_SLV_DATA_NACK_ONLY ............. 0x1 \n            IC_10BITADDR_SLAVE
      ................ 0x0 \n            IC_CLK_TYPE ....................... 0x0 \n\
      \            IC_SMBUS_UDID_MSB ................. 0x0 \n            IC_SMBUS_SUSPEND_ALERT
      ............ 0x0 \n            IC_HS_SCL_HIGH_COUNT .............. 0x0006 \n\
      \            IC_SLV_RESTART_DET_EN ............. 0x1 \n            IC_SMBUS
      .......................... 0x0 \n            IC_OPTIONAL_SAR_DEFAULT ...........
      0x0 \n            IC_PERSISTANT_SLV_ADDR_DEFAULT .... 0x0 \n            IC_USE_COUNTS
      ..................... 0x0 \n            IC_RX_BUFFER_DEPTH ................
      16 \n            IC_SCL_STUCK_TIMEOUT_DEFAULT ...... 0xffffffff \n         \
      \   IC_RX_FULL_HLD_BUS_EN ............. 0x1 \n            IC_SLAVE_DISABLE ..................
      0x1 \n            IC_RX_TL .......................... 0x0 \n            IC_DEVICE_ID
      ...................... 0x0 \n            IC_HC_COUNT_VALUES ................
      0x0 \n            I2C_DYNAMIC_TAR_UPDATE ............ 0 \n            IC_SMBUS_CLK_LOW_MEXT_DEFAULT
      ..... 0xffffffff \n            IC_SMBUS_CLK_LOW_SEXT_DEFAULT ..... 0xffffffff\
      \ \n            IC_HS_MASTER_CODE ................. 0x1 \n            IC_SMBUS_RST_IDLE_CNT_DEFAULT
      ..... 0xffff \n            IC_SMBUS_UDID_LSB_DEFAULT ......... 0xffffffff \n\
      \            IC_SS_SCL_HIGH_COUNT .............. 0x0028 \n            IC_SS_SCL_LOW_COUNT
      ............... 0x002f \n            IC_MAX_SPEED_MODE ................. 0x2\
      \ \n            IC_STAT_FOR_CLK_STRETCH ........... 0x0 \n            IC_STOP_DET_IF_MASTER_ACTIVE
      ...... 0x0 \n            IC_DEFAULT_UFM_SPKLEN ............. 0x1 \n        \
      \    IC_TX_BUFFER_DEPTH ................ 16"
  SPI0:
    id: 35
    baseAddress: 1074266112
    interrupts:
      - name: IRQ
        value: 31
    parameters: []
    model: SPI
    version:
    description:
  SPI1:
    id: 36
    baseAddress: 1074298880
    interrupts:
      - name: IRQ
        value: 32
    parameters: []
    model: SPI
    version:
    description:
  PIO0:
    id: 37
    baseAddress: 1344274432
    interrupts:
      - name: IRQ_0
        value: 15
      - name: IRQ_1
        value: 16
    parameters: []
    model: PIO
    version:
    description: Programmable IO block
  PIO1:
    id: 38
    baseAddress: 1345323008
    interrupts:
      - name: IRQ_0
        value: 17
      - name: IRQ_1
        value: 18
    parameters: []
    model: PIO
    version:
    description: Programmable IO block
  PIO2:
    id: 39
    baseAddress: 1346371584
    interrupts:
      - name: IRQ_0
        value: 19
      - name: IRQ_1
        value: 20
    parameters: []
    model: PIO
    version:
    description: Programmable IO block
  BUSCTRL:
    id: 40
    baseAddress: 1074167808
    interrupts: []
    parameters: []
    model: BUSCTRL
    version:
    description: Register block for busfabric control signals and performance 
      counters
  SIO:
    id: 41
    baseAddress: 3489660928
    interrupts:
      - name: SIO_IRQ_FIFO
        value: 25
      - name: SIO_IRQ_BELL
        value: 26
      - name: SIO_IRQ_FIFO_NS
        value: 27
      - name: SIO_IRQ_BELL_NS
        value: 28
      - name: SIO_IRQ_MTIMECMP
        value: 29
    parameters: []
    model: SIO
    version:
    description: "Single-cycle IO block \n            Provides core-local and inter-core
      hardware for the two processors, with single-cycle access."
  SIO_NS:
    id: 42
    baseAddress: 3489792000
    interrupts: []
    parameters: []
    model: SIO
    version:
    description: "Single-cycle IO block \n            Provides core-local and inter-core
      hardware for the two processors, with single-cycle access."
  BOOTRAM:
    id: 43
    baseAddress: 1074659328
    interrupts: []
    parameters: []
    model: BOOTRAM
    version:
    description: Additional registers mapped adjacent to the bootram, for use by
      the bootrom.
  CORESIGHT_TRACE:
    id: 44
    baseAddress: 1349517312
    interrupts: []
    parameters: []
    model: CORESIGHT_TRACE
    version:
    description: Coresight block - RP specific registers
  USB:
    id: 45
    baseAddress: 1343291392
    interrupts:
      - name: USBCTRL_IRQ
        value: 14
    parameters: []
    model: USB
    version:
    description: USB FS/LS controller device registers
  TRNG:
    id: 46
    baseAddress: 1074724864
    interrupts:
      - name: TRNG_IRQ
        value: 39
    parameters: []
    model: TRNG
    version:
    description: ARM TrustZone RNG register block
  GLITCH_DETECTOR:
    id: 47
    baseAddress: 1075150848
    interrupts: []
    parameters: []
    model: GLITCH_DETECTOR
    version:
    description: Glitch detector controls
  OTP:
    id: 48
    baseAddress: 1074921472
    interrupts:
      - name: OTP_IRQ
        value: 38
    parameters: []
    model: OTP
    version:
    description: SNPS OTP control IF (SBPI and RPi wrapper control)
  OTP_DATA:
    id: 49
    baseAddress: 1074987008
    interrupts: []
    parameters: []
    model: OTP_DATA
    version:
    description: Predefined OTP data layout for RP2350
  OTP_DATA_RAW:
    id: 50
    baseAddress: 1075003392
    interrupts: []
    parameters: []
    model: OTP_DATA_RAW
    version:
    description: Predefined OTP data layout for RP2350
  TBMAN:
    id: 51
    baseAddress: 1075183616
    interrupts: []
    parameters: []
    model: TBMAN
    version:
    description: For managing simulation testbenches
  USB_DPRAM:
    id: 52
    baseAddress: 1343225856
    interrupts: []
    parameters: []
    model: USB_DPRAM
    version:
    description: DPRAM layout for USB device.
  SPARE_IRQ:
    id: 53
    baseAddress: 0
    interrupts:
      - name: SPARE_IRQ_0
        value: 46
      - name: SPARE_IRQ_1
        value: 47
      - name: SPARE_IRQ_2
        value: 48
      - name: SPARE_IRQ_3
        value: 49
      - name: SPARE_IRQ_4
        value: 50
      - name: SPARE_IRQ_5
        value: 51
    parameters: []
    model: SPARE_IRQ
    version:
    description:
