{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1740637879775 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1740637879775 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 27 09:31:19 2025 " "Processing started: Thu Feb 27 09:31:19 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1740637879775 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1740637879775 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_module -c top_module " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_module -c top_module" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1740637879775 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1740637880252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "../uart_tx.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/uart_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637880290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637880290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "../uart_rx.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/uart_rx.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637880292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637880292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/twidle_16_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/twidle_16_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 TWIDLE_16_bit " "Found entity 1: TWIDLE_16_bit" {  } { { "../TWIDLE_16_bit.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/TWIDLE_16_bit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637880296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637880296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/twidle_15_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/twidle_15_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 TWIDLE_15_bit " "Found entity 1: TWIDLE_15_bit" {  } { { "../TWIDLE_15_bit.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/TWIDLE_15_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637880298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637880298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/twidle_14_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/twidle_14_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 TWIDLE_14_bit " "Found entity 1: TWIDLE_14_bit" {  } { { "../TWIDLE_14_bit.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/TWIDLE_14_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637880302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637880302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/twidle_13_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/twidle_13_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 TWIDLE_13_bit " "Found entity 1: TWIDLE_13_bit" {  } { { "../TWIDLE_13_bit.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/TWIDLE_13_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637880306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637880306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/twidle_12_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/twidle_12_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 TWIDLE_12_bit " "Found entity 1: TWIDLE_12_bit" {  } { { "../TWIDLE_12_bit.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/TWIDLE_12_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637880308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637880308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/twidle_11_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/twidle_11_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 TWIDLE_11_bit " "Found entity 1: TWIDLE_11_bit" {  } { { "../TWIDLE_11_bit.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/TWIDLE_11_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637880312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637880312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/twidle_10_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/twidle_10_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 TWIDLE_10_bit " "Found entity 1: TWIDLE_10_bit" {  } { { "../TWIDLE_10_bit.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/TWIDLE_10_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637880318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637880318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/twidle_9_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/twidle_9_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 TWIDLE_9_bit " "Found entity 1: TWIDLE_9_bit" {  } { { "../TWIDLE_9_bit.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/TWIDLE_9_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637880322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637880322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/twidle_8_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/twidle_8_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 TWIDLE_8_bit " "Found entity 1: TWIDLE_8_bit" {  } { { "../TWIDLE_8_bit.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/TWIDLE_8_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637880326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637880326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/twidle_7_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/twidle_7_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 TWIDLE_7_bit " "Found entity 1: TWIDLE_7_bit" {  } { { "../TWIDLE_7_bit.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/TWIDLE_7_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637880328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637880328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/twidle_6_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/twidle_6_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 TWIDLE_6_bit " "Found entity 1: TWIDLE_6_bit" {  } { { "../TWIDLE_6_bit.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/TWIDLE_6_bit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637880332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637880332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/tw_factor_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/tw_factor_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 tw_factor_generator " "Found entity 1: tw_factor_generator" {  } { { "../tw_factor_generator.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/tw_factor_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637880336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637880336 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CLK clk top_module.v(20) " "Verilog HDL Declaration information at top_module.v(20): object \"CLK\" differs only in case from object \"clk\" in the same scope" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/top_module.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1740637880336 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RST_N rst_n top_module.v(21) " "Verilog HDL Declaration information at top_module.v(21): object \"RST_N\" differs only in case from object \"rst_n\" in the same scope" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/top_module.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1740637880336 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "invert_addr INVERT_ADDR top_module.v(58) " "Verilog HDL Declaration information at top_module.v(58): object \"invert_addr\" differs only in case from object \"INVERT_ADDR\" in the same scope" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/top_module.v" 58 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1740637880336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/top_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/top_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_module " "Found entity 1: top_module" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/top_module.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637880341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637880341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/test_real.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/test_real.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_real " "Found entity 1: test_real" {  } { { "../test_real.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/test_real.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637880343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637880343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/signed_shift_register.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/signed_shift_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 signed_shift_register " "Found entity 1: signed_shift_register" {  } { { "../signed_shift_register.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/signed_shift_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637880345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637880345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/shift_register_with_valid.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/shift_register_with_valid.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_register_with_valid " "Found entity 1: shift_register_with_valid" {  } { { "../shift_register_with_valid.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/shift_register_with_valid.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637880345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637880345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/shift_register.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/shift_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_register " "Found entity 1: shift_register" {  } { { "../shift_register.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/shift_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637880347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637880347 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "max_chanel MAX_CHANEL seg7_data2.v(50) " "Verilog HDL Declaration information at seg7_data2.v(50): object \"max_chanel\" differs only in case from object \"MAX_CHANEL\" in the same scope" {  } { { "../seg7_data2.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/seg7_data2.v" 50 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1740637880350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/seg7_data2.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/seg7_data2.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg7_data2 " "Found entity 1: seg7_data2" {  } { { "../seg7_data2.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/seg7_data2.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637880350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637880350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/RAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637880351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637880351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/radix2.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/radix2.v" { { "Info" "ISGN_ENTITY_NAME" "1 RADIX2 " "Found entity 1: RADIX2" {  } { { "../RADIX2.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/RADIX2.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637880351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637880351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/radix.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/radix.v" { { "Info" "ISGN_ENTITY_NAME" "1 RADIX " "Found entity 1: RADIX" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/RADIX.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637880351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637880351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/process_o_data.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/process_o_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 PROCESS_O_DATA " "Found entity 1: PROCESS_O_DATA" {  } { { "../PROCESS_O_DATA.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/PROCESS_O_DATA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637880351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637880351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/out_addres_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/out_addres_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 out_addres_generator " "Found entity 1: out_addres_generator" {  } { { "../out_addres_generator.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/out_addres_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637880351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637880351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/multiply.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/multiply.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiply " "Found entity 1: multiply" {  } { { "../multiply.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/multiply.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637880351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637880351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/multiplexor.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/multiplexor.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexor " "Found entity 1: multiplexor" {  } { { "../multiplexor.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/multiplexor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637880351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637880351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/modifying_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/modifying_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 modifying_adder " "Found entity 1: modifying_adder" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637880351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637880351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/modify_radix2.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/modify_radix2.v" { { "Info" "ISGN_ENTITY_NAME" "1 MODIFY_RADIX2 " "Found entity 1: MODIFY_RADIX2" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/MODIFY_RADIX2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637880351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637880351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/modify_fft.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/modify_fft.v" { { "Info" "ISGN_ENTITY_NAME" "1 MODIFY_FFT " "Found entity 1: MODIFY_FFT" {  } { { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/MODIFY_FFT.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637880367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637880367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_16_b_0_25_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_16_b_0_25_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_16_B_0_25_v " "Found entity 1: M_TWIDLE_16_B_0_25_v" {  } { { "../M_TWIDLE_16_B_0_25_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/M_TWIDLE_16_B_0_25_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637880367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637880367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_16_b_0_20_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_16_b_0_20_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_16_B_0_20_v " "Found entity 1: M_TWIDLE_16_B_0_20_v" {  } { { "../M_TWIDLE_16_B_0_20_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/M_TWIDLE_16_B_0_20_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637880379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637880379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_16_b_0_15_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_16_b_0_15_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_16_B_0_15_v " "Found entity 1: M_TWIDLE_16_B_0_15_v" {  } { { "../M_TWIDLE_16_B_0_15_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/M_TWIDLE_16_B_0_15_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637880385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637880385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_16_b_0_10_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_16_b_0_10_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_16_B_0_10_v " "Found entity 1: M_TWIDLE_16_B_0_10_v" {  } { { "../M_TWIDLE_16_B_0_10_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/M_TWIDLE_16_B_0_10_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637880389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637880389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_16_b_0_5_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_16_b_0_5_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_16_B_0_5_v " "Found entity 1: M_TWIDLE_16_B_0_5_v" {  } { { "../M_TWIDLE_16_B_0_5_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/M_TWIDLE_16_B_0_5_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637880395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637880395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_15_b_0_25_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_15_b_0_25_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_15_B_0_25_v " "Found entity 1: M_TWIDLE_15_B_0_25_v" {  } { { "../M_TWIDLE_15_B_0_25_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/M_TWIDLE_15_B_0_25_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637880399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637880399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_15_b_0_20_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_15_b_0_20_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_15_B_0_20_v " "Found entity 1: M_TWIDLE_15_B_0_20_v" {  } { { "../M_TWIDLE_15_B_0_20_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/M_TWIDLE_15_B_0_20_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637880405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637880405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_15_b_0_15_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_15_b_0_15_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_15_B_0_15_v " "Found entity 1: M_TWIDLE_15_B_0_15_v" {  } { { "../M_TWIDLE_15_B_0_15_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/M_TWIDLE_15_B_0_15_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637880411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637880411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_15_b_0_10_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_15_b_0_10_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_15_B_0_10_v " "Found entity 1: M_TWIDLE_15_B_0_10_v" {  } { { "../M_TWIDLE_15_B_0_10_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/M_TWIDLE_15_B_0_10_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637880417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637880417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_15_b_0_5_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_15_b_0_5_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_15_B_0_5_v " "Found entity 1: M_TWIDLE_15_B_0_5_v" {  } { { "../M_TWIDLE_15_B_0_5_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/M_TWIDLE_15_B_0_5_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637880421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637880421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_14_b_0_25_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_14_b_0_25_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_14_B_0_25_v " "Found entity 1: M_TWIDLE_14_B_0_25_v" {  } { { "../M_TWIDLE_14_B_0_25_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/M_TWIDLE_14_B_0_25_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637880427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637880427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_14_b_0_20_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_14_b_0_20_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_14_B_0_20_v " "Found entity 1: M_TWIDLE_14_B_0_20_v" {  } { { "../M_TWIDLE_14_B_0_20_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/M_TWIDLE_14_B_0_20_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637880433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637880433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_14_b_0_15_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_14_b_0_15_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_14_B_0_15_v " "Found entity 1: M_TWIDLE_14_B_0_15_v" {  } { { "../M_TWIDLE_14_B_0_15_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/M_TWIDLE_14_B_0_15_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637880437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637880437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_14_b_0_10_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_14_b_0_10_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_14_B_0_10_v " "Found entity 1: M_TWIDLE_14_B_0_10_v" {  } { { "../M_TWIDLE_14_B_0_10_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/M_TWIDLE_14_B_0_10_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637880443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637880443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_14_b_0_5_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_14_b_0_5_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_14_B_0_5_v " "Found entity 1: M_TWIDLE_14_B_0_5_v" {  } { { "../M_TWIDLE_14_B_0_5_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/M_TWIDLE_14_B_0_5_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637880449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637880449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_13_b_0_25_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_13_b_0_25_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_13_B_0_25_v " "Found entity 1: M_TWIDLE_13_B_0_25_v" {  } { { "../M_TWIDLE_13_B_0_25_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/M_TWIDLE_13_B_0_25_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637880453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637880453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_13_b_0_20_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_13_b_0_20_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_13_B_0_20_v " "Found entity 1: M_TWIDLE_13_B_0_20_v" {  } { { "../M_TWIDLE_13_B_0_20_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/M_TWIDLE_13_B_0_20_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637880459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637880459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_13_b_0_15_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_13_b_0_15_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_13_B_0_15_v " "Found entity 1: M_TWIDLE_13_B_0_15_v" {  } { { "../M_TWIDLE_13_B_0_15_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/M_TWIDLE_13_B_0_15_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637880462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637880462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_13_b_0_10_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_13_b_0_10_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_13_B_0_10_v " "Found entity 1: M_TWIDLE_13_B_0_10_v" {  } { { "../M_TWIDLE_13_B_0_10_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/M_TWIDLE_13_B_0_10_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637880469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637880469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_13_b_0_5_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_13_b_0_5_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_13_B_0_5_v " "Found entity 1: M_TWIDLE_13_B_0_5_v" {  } { { "../M_TWIDLE_13_B_0_5_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/M_TWIDLE_13_B_0_5_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637880473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637880473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_12_b_0_25_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_12_b_0_25_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_12_B_0_25_v " "Found entity 1: M_TWIDLE_12_B_0_25_v" {  } { { "../M_TWIDLE_12_B_0_25_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/M_TWIDLE_12_B_0_25_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637880478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637880478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_12_b_0_15_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_12_b_0_15_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_12_B_0_15_v " "Found entity 1: M_TWIDLE_12_B_0_15_v" {  } { { "../M_TWIDLE_12_B_0_15_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/M_TWIDLE_12_B_0_15_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637880484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637880484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_12_b_0_10_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_12_b_0_10_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_12_B_0_10_v " "Found entity 1: M_TWIDLE_12_B_0_10_v" {  } { { "../M_TWIDLE_12_B_0_10_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/M_TWIDLE_12_B_0_10_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637880488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637880488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_12_b_0_5_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_12_b_0_5_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_12_B_0_5_v " "Found entity 1: M_TWIDLE_12_B_0_5_v" {  } { { "../M_TWIDLE_12_B_0_5_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/M_TWIDLE_12_B_0_5_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637880494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637880494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_11_b_0_25_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_11_b_0_25_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_11_B_0_25_v " "Found entity 1: M_TWIDLE_11_B_0_25_v" {  } { { "../M_TWIDLE_11_B_0_25_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/M_TWIDLE_11_B_0_25_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637880494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637880494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_11_b_0_20_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_11_b_0_20_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_11_bit " "Found entity 1: M_TWIDLE_11_bit" {  } { { "../M_TWIDLE_11_B_0_20_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/M_TWIDLE_11_B_0_20_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637880505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637880505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_11_b_0_15_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_11_b_0_15_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_11_B_0_15_v " "Found entity 1: M_TWIDLE_11_B_0_15_v" {  } { { "../M_TWIDLE_11_B_0_15_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/M_TWIDLE_11_B_0_15_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637880510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637880510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_11_b_0_10_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_11_b_0_10_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_11_B_0_10_v " "Found entity 1: M_TWIDLE_11_B_0_10_v" {  } { { "../M_TWIDLE_11_B_0_10_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/M_TWIDLE_11_B_0_10_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637880514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637880514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_11_b_0_5_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_11_b_0_5_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_11_B_0_5_v " "Found entity 1: M_TWIDLE_11_B_0_5_v" {  } { { "../M_TWIDLE_11_B_0_5_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/M_TWIDLE_11_B_0_5_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637880520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637880520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_10_b_0_25_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_10_b_0_25_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_10_B_0_25_v " "Found entity 1: M_TWIDLE_10_B_0_25_v" {  } { { "../M_TWIDLE_10_B_0_25_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/M_TWIDLE_10_B_0_25_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637880526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637880526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_10_b_0_20_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_10_b_0_20_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_10_bit " "Found entity 1: M_TWIDLE_10_bit" {  } { { "../M_TWIDLE_10_B_0_20_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/M_TWIDLE_10_B_0_20_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637880532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637880532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_10_b_0_15_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_10_b_0_15_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_10_B_0_15_v " "Found entity 1: M_TWIDLE_10_B_0_15_v" {  } { { "../M_TWIDLE_10_B_0_15_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/M_TWIDLE_10_B_0_15_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637880536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637880536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_10_b_0_10_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_10_b_0_10_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_10_B_0_10_v " "Found entity 1: M_TWIDLE_10_B_0_10_v" {  } { { "../M_TWIDLE_10_B_0_10_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/M_TWIDLE_10_B_0_10_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637880542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637880542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_10_b_0_5_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_10_b_0_5_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_10_B_0_5_v " "Found entity 1: M_TWIDLE_10_B_0_5_v" {  } { { "../M_TWIDLE_10_B_0_5_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/M_TWIDLE_10_B_0_5_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637880547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637880547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_9_b_0_25_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_9_b_0_25_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_9_B_0_25_v " "Found entity 1: M_TWIDLE_9_B_0_25_v" {  } { { "../M_TWIDLE_9_B_0_25_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/M_TWIDLE_9_B_0_25_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637880551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637880551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_9_b_0_20_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_9_b_0_20_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_9_bit " "Found entity 1: M_TWIDLE_9_bit" {  } { { "../M_TWIDLE_9_B_0_20_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/M_TWIDLE_9_B_0_20_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637880557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637880557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_9_b_0_15_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_9_b_0_15_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_9_B_0_15_v " "Found entity 1: M_TWIDLE_9_B_0_15_v" {  } { { "../M_TWIDLE_9_B_0_15_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/M_TWIDLE_9_B_0_15_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637880560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637880560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_9_b_0_10_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_9_b_0_10_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_9_B_0_10_v " "Found entity 1: M_TWIDLE_9_B_0_10_v" {  } { { "../M_TWIDLE_9_B_0_10_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/M_TWIDLE_9_B_0_10_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637880566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637880566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_9_b_0_5_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_9_b_0_5_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_9_B_0_5_v " "Found entity 1: M_TWIDLE_9_B_0_5_v" {  } { { "../M_TWIDLE_9_B_0_5_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/M_TWIDLE_9_B_0_5_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637880566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637880566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_8_b_0_25_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_8_b_0_25_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_8_B_0_25_v " "Found entity 1: M_TWIDLE_8_B_0_25_v" {  } { { "../M_TWIDLE_8_B_0_25_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/M_TWIDLE_8_B_0_25_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637880574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637880574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_8_b_0_20_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_8_b_0_20_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_8_B_0_20_v " "Found entity 1: M_TWIDLE_8_B_0_20_v" {  } { { "../M_TWIDLE_8_B_0_20_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/M_TWIDLE_8_B_0_20_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637880574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637880574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_8_b_0_15_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_8_b_0_15_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_8_B_0_15_v " "Found entity 1: M_TWIDLE_8_B_0_15_v" {  } { { "../M_TWIDLE_8_B_0_15_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/M_TWIDLE_8_B_0_15_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637880574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637880574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_8_b_0_10_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_8_b_0_10_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_8_B_0_10_v " "Found entity 1: M_TWIDLE_8_B_0_10_v" {  } { { "../M_TWIDLE_8_B_0_10_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/M_TWIDLE_8_B_0_10_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637880590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637880590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_8_b_0_5_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_8_b_0_5_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_8_B_0_5_v " "Found entity 1: M_TWIDLE_8_B_0_5_v" {  } { { "../M_TWIDLE_8_B_0_5_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/M_TWIDLE_8_B_0_5_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637880590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637880590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_7_b_0_25_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_7_b_0_25_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_7_B_0_25_v " "Found entity 1: M_TWIDLE_7_B_0_25_v" {  } { { "../M_TWIDLE_7_B_0_25_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/M_TWIDLE_7_B_0_25_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637880590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637880590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_7_b_0_20_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_7_b_0_20_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_7_B_0_20_v " "Found entity 1: M_TWIDLE_7_B_0_20_v" {  } { { "../M_TWIDLE_7_B_0_20_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/M_TWIDLE_7_B_0_20_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637880606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637880606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_7_b_0_15_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_7_b_0_15_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_7_B_0_15_v " "Found entity 1: M_TWIDLE_7_B_0_15_v" {  } { { "../M_TWIDLE_7_B_0_15_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/M_TWIDLE_7_B_0_15_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637880606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637880606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_7_b_0_10_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_7_b_0_10_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_7_B_0_10_v " "Found entity 1: M_TWIDLE_7_B_0_10_v" {  } { { "../M_TWIDLE_7_B_0_10_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/M_TWIDLE_7_B_0_10_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637880606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637880606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_7_b_0_5_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_7_b_0_5_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_7_B_0_5_v " "Found entity 1: M_TWIDLE_7_B_0_5_v" {  } { { "../M_TWIDLE_7_B_0_5_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/M_TWIDLE_7_B_0_5_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637880606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637880606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_6_b_0_25_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_6_b_0_25_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_6_B_0_25_v " "Found entity 1: M_TWIDLE_6_B_0_25_v" {  } { { "../M_TWIDLE_6_B_0_25_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/M_TWIDLE_6_B_0_25_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637880622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637880622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_6_b_0_20_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_6_b_0_20_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_6_B_0_20_v " "Found entity 1: M_TWIDLE_6_B_0_20_v" {  } { { "../M_TWIDLE_6_B_0_20_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/M_TWIDLE_6_B_0_20_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637880622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637880622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_6_b_0_15_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_6_b_0_15_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_6_B_0_15_v " "Found entity 1: M_TWIDLE_6_B_0_15_v" {  } { { "../M_TWIDLE_6_B_0_15_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/M_TWIDLE_6_B_0_15_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637880622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637880622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_6_b_0_10_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_6_b_0_10_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_6_B_0_10_v " "Found entity 1: M_TWIDLE_6_B_0_10_v" {  } { { "../M_TWIDLE_6_B_0_10_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/M_TWIDLE_6_B_0_10_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637880637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637880637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_6_b_0_5_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_6_b_0_5_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_6_B_0_5_v " "Found entity 1: M_TWIDLE_6_B_0_5_v" {  } { { "../M_TWIDLE_6_B_0_5_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/M_TWIDLE_6_B_0_5_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637880637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637880637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/invert_addr.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/invert_addr.v" { { "Info" "ISGN_ENTITY_NAME" "1 INVERT_ADDR " "Found entity 1: INVERT_ADDR" {  } { { "../INVERT_ADDR.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/INVERT_ADDR.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637880637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637880637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/final_addres_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/final_addres_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_addres_generator " "Found entity 1: final_addres_generator" {  } { { "../final_addres_generator.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/final_addres_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637880637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637880637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/demultiplexor.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/demultiplexor.v" { { "Info" "ISGN_ENTITY_NAME" "1 demultiplexor " "Found entity 1: demultiplexor" {  } { { "../demultiplexor.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/demultiplexor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637880651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637880651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/control2.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/control2.v" { { "Info" "ISGN_ENTITY_NAME" "1 MODIFY_CONTROL " "Found entity 1: MODIFY_CONTROL" {  } { { "../CONTROL2.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/CONTROL2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637880653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637880653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/control_norm.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/control_norm.v" { { "Info" "ISGN_ENTITY_NAME" "1 CONTROL_norm " "Found entity 1: CONTROL_norm" {  } { { "../CONTROL_norm.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/CONTROL_norm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637880655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637880655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/class_tw_factor_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/class_tw_factor_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 class_tw_factor_generator " "Found entity 1: class_tw_factor_generator" {  } { { "../class_tw_factor_generator.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/class_tw_factor_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637880657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637880657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/class_fft.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/class_fft.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLASS_FFT " "Found entity 1: CLASS_FFT" {  } { { "../CLASS_FFT.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/CLASS_FFT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637880659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637880659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/class_control.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/class_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLASS_CONTROL " "Found entity 1: CLASS_CONTROL" {  } { { "../CLASS_CONTROL.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/CLASS_CONTROL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637880662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637880662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/addres_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/addres_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 addres_generator " "Found entity 1: addres_generator" {  } { { "../addres_generator.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/addres_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637880664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637880664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/addres_1st_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/addres_1st_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 addres_1st_generator " "Found entity 1: addres_1st_generator" {  } { { "../addres_1st_generator.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/addres_1st_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637880664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637880664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "../adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637880664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637880664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/add_multiplier_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/add_multiplier_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_multiplier_generator " "Found entity 1: add_multiplier_generator" {  } { { "../add_multiplier_generator.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/add_multiplier_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637880669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637880669 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "en_modify_tw MODIFY_FFT.v(71) " "Verilog HDL Implicit Net warning at MODIFY_FFT.v(71): created implicit net for \"en_modify_tw\"" {  } { { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/MODIFY_FFT.v" 71 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1740637880669 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "top_module top_module.v(43) " "Verilog HDL Parameter Declaration warning at top_module.v(43): Parameter Declaration in module \"top_module\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/top_module.v" 43 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1740637881211 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_module " "Elaborating entity \"top_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1740637881353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_rx:UART_RX " "Elaborating entity \"uart_rx\" for hierarchy \"uart_rx:UART_RX\"" {  } { { "../top_module.v" "UART_RX" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/top_module.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637881389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INVERT_ADDR INVERT_ADDR:INVERT_ADDR " "Elaborating entity \"INVERT_ADDR\" for hierarchy \"INVERT_ADDR:INVERT_ADDR\"" {  } { { "../top_module.v" "INVERT_ADDR" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/top_module.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637881393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MODIFY_FFT MODIFY_FFT:MODIFY_FFT " "Elaborating entity \"MODIFY_FFT\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\"" {  } { { "../top_module.v" "MODIFY_FFT" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/top_module.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637881397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_multiplier_generator MODIFY_FFT:MODIFY_FFT\|add_multiplier_generator:multiplier_gen_inst " "Elaborating entity \"add_multiplier_generator\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|add_multiplier_generator:multiplier_gen_inst\"" {  } { { "../MODIFY_FFT.v" "multiplier_gen_inst" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/MODIFY_FFT.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637881411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MODIFY_CONTROL MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit " "Elaborating entity \"MODIFY_CONTROL\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\"" {  } { { "../MODIFY_FFT.v" "control_unit" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/MODIFY_FFT.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637881418 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rd_ptr CONTROL2.v(118) " "Verilog HDL Always Construct warning at CONTROL2.v(118): inferring latch(es) for variable \"rd_ptr\", which holds its previous value in one or more paths through the always construct" {  } { { "../CONTROL2.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/CONTROL2.v" 118 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1740637881420 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rd_ptr_angle CONTROL2.v(118) " "Verilog HDL Always Construct warning at CONTROL2.v(118): inferring latch(es) for variable \"rd_ptr_angle\", which holds its previous value in one or more paths through the always construct" {  } { { "../CONTROL2.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/CONTROL2.v" 118 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1740637881420 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rd_ptr_angle_temp\[8\] 0 CONTROL2.v(31) " "Net \"rd_ptr_angle_temp\[8\]\" at CONTROL2.v(31) has no driver or initial value, using a default initial value '0'" {  } { { "../CONTROL2.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/CONTROL2.v" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1740637881420 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_ptr_angle\[0\] CONTROL2.v(118) " "Inferred latch for \"rd_ptr_angle\[0\]\" at CONTROL2.v(118)" {  } { { "../CONTROL2.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/CONTROL2.v" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637881422 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_ptr_angle\[1\] CONTROL2.v(118) " "Inferred latch for \"rd_ptr_angle\[1\]\" at CONTROL2.v(118)" {  } { { "../CONTROL2.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/CONTROL2.v" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637881422 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_ptr_angle\[2\] CONTROL2.v(118) " "Inferred latch for \"rd_ptr_angle\[2\]\" at CONTROL2.v(118)" {  } { { "../CONTROL2.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/CONTROL2.v" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637881422 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_ptr_angle\[3\] CONTROL2.v(118) " "Inferred latch for \"rd_ptr_angle\[3\]\" at CONTROL2.v(118)" {  } { { "../CONTROL2.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/CONTROL2.v" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637881422 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_ptr_angle\[4\] CONTROL2.v(118) " "Inferred latch for \"rd_ptr_angle\[4\]\" at CONTROL2.v(118)" {  } { { "../CONTROL2.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/CONTROL2.v" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637881422 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_ptr_angle\[5\] CONTROL2.v(118) " "Inferred latch for \"rd_ptr_angle\[5\]\" at CONTROL2.v(118)" {  } { { "../CONTROL2.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/CONTROL2.v" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637881422 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_ptr_angle\[6\] CONTROL2.v(118) " "Inferred latch for \"rd_ptr_angle\[6\]\" at CONTROL2.v(118)" {  } { { "../CONTROL2.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/CONTROL2.v" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637881422 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_ptr_angle\[7\] CONTROL2.v(118) " "Inferred latch for \"rd_ptr_angle\[7\]\" at CONTROL2.v(118)" {  } { { "../CONTROL2.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/CONTROL2.v" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637881422 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_ptr_angle\[8\] CONTROL2.v(118) " "Inferred latch for \"rd_ptr_angle\[8\]\" at CONTROL2.v(118)" {  } { { "../CONTROL2.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/CONTROL2.v" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637881422 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_ptr_angle\[9\] CONTROL2.v(118) " "Inferred latch for \"rd_ptr_angle\[9\]\" at CONTROL2.v(118)" {  } { { "../CONTROL2.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/CONTROL2.v" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637881422 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_ptr_angle\[10\] CONTROL2.v(118) " "Inferred latch for \"rd_ptr_angle\[10\]\" at CONTROL2.v(118)" {  } { { "../CONTROL2.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/CONTROL2.v" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637881422 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_ptr\[0\] CONTROL2.v(118) " "Inferred latch for \"rd_ptr\[0\]\" at CONTROL2.v(118)" {  } { { "../CONTROL2.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/CONTROL2.v" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637881422 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_ptr\[1\] CONTROL2.v(118) " "Inferred latch for \"rd_ptr\[1\]\" at CONTROL2.v(118)" {  } { { "../CONTROL2.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/CONTROL2.v" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637881422 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_ptr\[2\] CONTROL2.v(118) " "Inferred latch for \"rd_ptr\[2\]\" at CONTROL2.v(118)" {  } { { "../CONTROL2.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/CONTROL2.v" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637881422 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_ptr\[3\] CONTROL2.v(118) " "Inferred latch for \"rd_ptr\[3\]\" at CONTROL2.v(118)" {  } { { "../CONTROL2.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/CONTROL2.v" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637881422 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_ptr\[4\] CONTROL2.v(118) " "Inferred latch for \"rd_ptr\[4\]\" at CONTROL2.v(118)" {  } { { "../CONTROL2.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/CONTROL2.v" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637881422 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_ptr\[5\] CONTROL2.v(118) " "Inferred latch for \"rd_ptr\[5\]\" at CONTROL2.v(118)" {  } { { "../CONTROL2.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/CONTROL2.v" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637881422 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_ptr\[6\] CONTROL2.v(118) " "Inferred latch for \"rd_ptr\[6\]\" at CONTROL2.v(118)" {  } { { "../CONTROL2.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/CONTROL2.v" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637881422 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_ptr\[7\] CONTROL2.v(118) " "Inferred latch for \"rd_ptr\[7\]\" at CONTROL2.v(118)" {  } { { "../CONTROL2.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/CONTROL2.v" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637881422 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_ptr\[8\] CONTROL2.v(118) " "Inferred latch for \"rd_ptr\[8\]\" at CONTROL2.v(118)" {  } { { "../CONTROL2.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/CONTROL2.v" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637881422 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_register MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|shift_register:shift_register " "Elaborating entity \"shift_register\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|shift_register:shift_register\"" {  } { { "../CONTROL2.v" "shift_register" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/CONTROL2.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637881424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addres_1st_generator MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|addres_1st_generator:addres_1st_generator " "Elaborating entity \"addres_1st_generator\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|addres_1st_generator:addres_1st_generator\"" {  } { { "../CONTROL2.v" "addres_1st_generator" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/CONTROL2.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637881426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addres_generator MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|addres_generator:gen_address_generator\[2\].u0 " "Elaborating entity \"addres_generator\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|addres_generator:gen_address_generator\[2\].u0\"" {  } { { "../CONTROL2.v" "gen_address_generator\[2\].u0" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/CONTROL2.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637881426 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 addres_generator.v(70) " "Verilog HDL assignment warning at addres_generator.v(70): truncated value with size 32 to match size of target (8)" {  } { { "../addres_generator.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/addres_generator.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1740637881426 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addres_generator MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|addres_generator:gen_address_generator\[3\].u0 " "Elaborating entity \"addres_generator\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|addres_generator:gen_address_generator\[3\].u0\"" {  } { { "../CONTROL2.v" "gen_address_generator\[3\].u0" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/CONTROL2.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637881432 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 addres_generator.v(70) " "Verilog HDL assignment warning at addres_generator.v(70): truncated value with size 32 to match size of target (8)" {  } { { "../addres_generator.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/addres_generator.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1740637881432 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addres_generator MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|addres_generator:gen_address_generator\[4\].u0 " "Elaborating entity \"addres_generator\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|addres_generator:gen_address_generator\[4\].u0\"" {  } { { "../CONTROL2.v" "gen_address_generator\[4\].u0" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/CONTROL2.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637881432 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 addres_generator.v(70) " "Verilog HDL assignment warning at addres_generator.v(70): truncated value with size 32 to match size of target (8)" {  } { { "../addres_generator.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/addres_generator.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1740637881432 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addres_generator MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|addres_generator:gen_address_generator\[5\].u0 " "Elaborating entity \"addres_generator\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|addres_generator:gen_address_generator\[5\].u0\"" {  } { { "../CONTROL2.v" "gen_address_generator\[5\].u0" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/CONTROL2.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637881432 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 addres_generator.v(70) " "Verilog HDL assignment warning at addres_generator.v(70): truncated value with size 32 to match size of target (8)" {  } { { "../addres_generator.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/addres_generator.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1740637881432 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addres_generator MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|addres_generator:gen_address_generator\[6\].u0 " "Elaborating entity \"addres_generator\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|addres_generator:gen_address_generator\[6\].u0\"" {  } { { "../CONTROL2.v" "gen_address_generator\[6\].u0" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/CONTROL2.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637881432 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 addres_generator.v(70) " "Verilog HDL assignment warning at addres_generator.v(70): truncated value with size 32 to match size of target (8)" {  } { { "../addres_generator.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/addres_generator.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1740637881432 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[6].u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addres_generator MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|addres_generator:gen_address_generator\[7\].u0 " "Elaborating entity \"addres_generator\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|addres_generator:gen_address_generator\[7\].u0\"" {  } { { "../CONTROL2.v" "gen_address_generator\[7\].u0" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/CONTROL2.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637881432 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 addres_generator.v(70) " "Verilog HDL assignment warning at addres_generator.v(70): truncated value with size 32 to match size of target (8)" {  } { { "../addres_generator.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/addres_generator.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1740637881432 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_addres_generator MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|final_addres_generator:addres_final_generator " "Elaborating entity \"final_addres_generator\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|final_addres_generator:addres_final_generator\"" {  } { { "../CONTROL2.v" "addres_final_generator" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/CONTROL2.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637881432 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 final_addres_generator.v(74) " "Verilog HDL assignment warning at final_addres_generator.v(74): truncated value with size 32 to match size of target (8)" {  } { { "../final_addres_generator.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/final_addres_generator.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1740637881432 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "out_addres_generator MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|out_addres_generator:out_addres_generator " "Elaborating entity \"out_addres_generator\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|out_addres_generator:out_addres_generator\"" {  } { { "../CONTROL2.v" "out_addres_generator" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/CONTROL2.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637881432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_register MODIFY_FFT:MODIFY_FFT\|shift_register:shift_reg_inst " "Elaborating entity \"shift_register\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|shift_register:shift_reg_inst\"" {  } { { "../MODIFY_FFT.v" "shift_reg_inst" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/MODIFY_FFT.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637881448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM MODIFY_FFT:MODIFY_FFT\|RAM:ram_data_store " "Elaborating entity \"RAM\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|RAM:ram_data_store\"" {  } { { "../MODIFY_FFT.v" "ram_data_store" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/MODIFY_FFT.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637881448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tw_factor_generator MODIFY_FFT:MODIFY_FFT\|tw_factor_generator:tw_factor_gen_inst " "Elaborating entity \"tw_factor_generator\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|tw_factor_generator:tw_factor_gen_inst\"" {  } { { "../MODIFY_FFT.v" "tw_factor_gen_inst" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/MODIFY_FFT.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637881448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M_TWIDLE_14_B_0_10_v MODIFY_FFT:MODIFY_FFT\|tw_factor_generator:tw_factor_gen_inst\|M_TWIDLE_14_B_0_10_v:M_TWIDLE_14_B_0_10_v_inst " "Elaborating entity \"M_TWIDLE_14_B_0_10_v\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|tw_factor_generator:tw_factor_gen_inst\|M_TWIDLE_14_B_0_10_v:M_TWIDLE_14_B_0_10_v_inst\"" {  } { { "../tw_factor_generator.v" "M_TWIDLE_14_B_0_10_v_inst" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/tw_factor_generator.v" 472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637881448 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cos.data_a 0 M_TWIDLE_14_B_0_10_v.v(12) " "Net \"cos.data_a\" at M_TWIDLE_14_B_0_10_v.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "../M_TWIDLE_14_B_0_10_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/M_TWIDLE_14_B_0_10_v.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1740637881622 "|top_module|MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_10_v:M_TWIDLE_14_B_0_10_v_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cos.waddr_a 0 M_TWIDLE_14_B_0_10_v.v(12) " "Net \"cos.waddr_a\" at M_TWIDLE_14_B_0_10_v.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "../M_TWIDLE_14_B_0_10_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/M_TWIDLE_14_B_0_10_v.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1740637881622 "|top_module|MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_10_v:M_TWIDLE_14_B_0_10_v_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin.data_a 0 M_TWIDLE_14_B_0_10_v.v(13) " "Net \"sin.data_a\" at M_TWIDLE_14_B_0_10_v.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "../M_TWIDLE_14_B_0_10_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/M_TWIDLE_14_B_0_10_v.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1740637881622 "|top_module|MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_10_v:M_TWIDLE_14_B_0_10_v_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin.waddr_a 0 M_TWIDLE_14_B_0_10_v.v(13) " "Net \"sin.waddr_a\" at M_TWIDLE_14_B_0_10_v.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "../M_TWIDLE_14_B_0_10_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/M_TWIDLE_14_B_0_10_v.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1740637881622 "|top_module|MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_10_v:M_TWIDLE_14_B_0_10_v_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "m_cos.data_a 0 M_TWIDLE_14_B_0_10_v.v(15) " "Net \"m_cos.data_a\" at M_TWIDLE_14_B_0_10_v.v(15) has no driver or initial value, using a default initial value '0'" {  } { { "../M_TWIDLE_14_B_0_10_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/M_TWIDLE_14_B_0_10_v.v" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1740637881622 "|top_module|MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_10_v:M_TWIDLE_14_B_0_10_v_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "m_cos.waddr_a 0 M_TWIDLE_14_B_0_10_v.v(15) " "Net \"m_cos.waddr_a\" at M_TWIDLE_14_B_0_10_v.v(15) has no driver or initial value, using a default initial value '0'" {  } { { "../M_TWIDLE_14_B_0_10_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/M_TWIDLE_14_B_0_10_v.v" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1740637881622 "|top_module|MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_10_v:M_TWIDLE_14_B_0_10_v_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "m_sin.data_a 0 M_TWIDLE_14_B_0_10_v.v(16) " "Net \"m_sin.data_a\" at M_TWIDLE_14_B_0_10_v.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "../M_TWIDLE_14_B_0_10_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/M_TWIDLE_14_B_0_10_v.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1740637881622 "|top_module|MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_10_v:M_TWIDLE_14_B_0_10_v_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "m_sin.waddr_a 0 M_TWIDLE_14_B_0_10_v.v(16) " "Net \"m_sin.waddr_a\" at M_TWIDLE_14_B_0_10_v.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "../M_TWIDLE_14_B_0_10_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/M_TWIDLE_14_B_0_10_v.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1740637881622 "|top_module|MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_10_v:M_TWIDLE_14_B_0_10_v_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cos.we_a 0 M_TWIDLE_14_B_0_10_v.v(12) " "Net \"cos.we_a\" at M_TWIDLE_14_B_0_10_v.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "../M_TWIDLE_14_B_0_10_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/M_TWIDLE_14_B_0_10_v.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1740637881622 "|top_module|MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_10_v:M_TWIDLE_14_B_0_10_v_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin.we_a 0 M_TWIDLE_14_B_0_10_v.v(13) " "Net \"sin.we_a\" at M_TWIDLE_14_B_0_10_v.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "../M_TWIDLE_14_B_0_10_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/M_TWIDLE_14_B_0_10_v.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1740637881622 "|top_module|MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_10_v:M_TWIDLE_14_B_0_10_v_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "m_cos.we_a 0 M_TWIDLE_14_B_0_10_v.v(15) " "Net \"m_cos.we_a\" at M_TWIDLE_14_B_0_10_v.v(15) has no driver or initial value, using a default initial value '0'" {  } { { "../M_TWIDLE_14_B_0_10_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/M_TWIDLE_14_B_0_10_v.v" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1740637881622 "|top_module|MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_10_v:M_TWIDLE_14_B_0_10_v_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "m_sin.we_a 0 M_TWIDLE_14_B_0_10_v.v(16) " "Net \"m_sin.we_a\" at M_TWIDLE_14_B_0_10_v.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "../M_TWIDLE_14_B_0_10_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/M_TWIDLE_14_B_0_10_v.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1740637881622 "|top_module|MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_10_v:M_TWIDLE_14_B_0_10_v_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demultiplexor MODIFY_FFT:MODIFY_FFT\|demultiplexor:demux_inst " "Elaborating entity \"demultiplexor\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|demultiplexor:demux_inst\"" {  } { { "../MODIFY_FFT.v" "demux_inst" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/MODIFY_FFT.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637881633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MODIFY_RADIX2 MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:modify_radix2_inst " "Elaborating entity \"MODIFY_RADIX2\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:modify_radix2_inst\"" {  } { { "../MODIFY_FFT.v" "modify_radix2_inst" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/MODIFY_FFT.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637881653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiply MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:modify_radix2_inst\|multiply:multiply1 " "Elaborating entity \"multiply\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:modify_radix2_inst\|multiply:multiply1\"" {  } { { "../MODIFY_RADIX2.v" "multiply1" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/MODIFY_RADIX2.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637881668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modifying_adder MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:modify_radix2_inst\|modifying_adder:modifying_adder " "Elaborating entity \"modifying_adder\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:modify_radix2_inst\|modifying_adder:modifying_adder\"" {  } { { "../MODIFY_RADIX2.v" "modifying_adder" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/MODIFY_RADIX2.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637881683 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Re_o1 modifying_adder.v(24) " "Verilog HDL Always Construct warning at modifying_adder.v(24): inferring latch(es) for variable \"Re_o1\", which holds its previous value in one or more paths through the always construct" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1740637881686 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Im_o1 modifying_adder.v(24) " "Verilog HDL Always Construct warning at modifying_adder.v(24): inferring latch(es) for variable \"Im_o1\", which holds its previous value in one or more paths through the always construct" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1740637881686 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Re_o2 modifying_adder.v(24) " "Verilog HDL Always Construct warning at modifying_adder.v(24): inferring latch(es) for variable \"Re_o2\", which holds its previous value in one or more paths through the always construct" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1740637881686 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Im_o2 modifying_adder.v(24) " "Verilog HDL Always Construct warning at modifying_adder.v(24): inferring latch(es) for variable \"Im_o2\", which holds its previous value in one or more paths through the always construct" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1740637881686 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[0\] modifying_adder.v(24) " "Inferred latch for \"Im_o2\[0\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637881686 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[1\] modifying_adder.v(24) " "Inferred latch for \"Im_o2\[1\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637881686 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[2\] modifying_adder.v(24) " "Inferred latch for \"Im_o2\[2\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637881686 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[3\] modifying_adder.v(24) " "Inferred latch for \"Im_o2\[3\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637881686 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[4\] modifying_adder.v(24) " "Inferred latch for \"Im_o2\[4\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637881686 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[5\] modifying_adder.v(24) " "Inferred latch for \"Im_o2\[5\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637881686 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[6\] modifying_adder.v(24) " "Inferred latch for \"Im_o2\[6\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637881686 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[7\] modifying_adder.v(24) " "Inferred latch for \"Im_o2\[7\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637881686 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[8\] modifying_adder.v(24) " "Inferred latch for \"Im_o2\[8\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637881686 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[9\] modifying_adder.v(24) " "Inferred latch for \"Im_o2\[9\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637881686 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[10\] modifying_adder.v(24) " "Inferred latch for \"Im_o2\[10\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637881686 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[11\] modifying_adder.v(24) " "Inferred latch for \"Im_o2\[11\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637881686 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[12\] modifying_adder.v(24) " "Inferred latch for \"Im_o2\[12\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637881686 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[13\] modifying_adder.v(24) " "Inferred latch for \"Im_o2\[13\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637881686 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[14\] modifying_adder.v(24) " "Inferred latch for \"Im_o2\[14\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637881686 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[15\] modifying_adder.v(24) " "Inferred latch for \"Im_o2\[15\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637881686 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[16\] modifying_adder.v(24) " "Inferred latch for \"Im_o2\[16\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637881686 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[17\] modifying_adder.v(24) " "Inferred latch for \"Im_o2\[17\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637881686 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[18\] modifying_adder.v(24) " "Inferred latch for \"Im_o2\[18\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637881686 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[19\] modifying_adder.v(24) " "Inferred latch for \"Im_o2\[19\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637881686 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[20\] modifying_adder.v(24) " "Inferred latch for \"Im_o2\[20\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637881686 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[21\] modifying_adder.v(24) " "Inferred latch for \"Im_o2\[21\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637881686 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[22\] modifying_adder.v(24) " "Inferred latch for \"Im_o2\[22\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637881686 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[23\] modifying_adder.v(24) " "Inferred latch for \"Im_o2\[23\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637881686 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[0\] modifying_adder.v(24) " "Inferred latch for \"Re_o2\[0\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637881686 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[1\] modifying_adder.v(24) " "Inferred latch for \"Re_o2\[1\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637881686 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[2\] modifying_adder.v(24) " "Inferred latch for \"Re_o2\[2\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637881686 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[3\] modifying_adder.v(24) " "Inferred latch for \"Re_o2\[3\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637881686 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[4\] modifying_adder.v(24) " "Inferred latch for \"Re_o2\[4\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637881698 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[5\] modifying_adder.v(24) " "Inferred latch for \"Re_o2\[5\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637881698 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[6\] modifying_adder.v(24) " "Inferred latch for \"Re_o2\[6\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637881698 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[7\] modifying_adder.v(24) " "Inferred latch for \"Re_o2\[7\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637881698 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[8\] modifying_adder.v(24) " "Inferred latch for \"Re_o2\[8\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637881698 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[9\] modifying_adder.v(24) " "Inferred latch for \"Re_o2\[9\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637881698 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[10\] modifying_adder.v(24) " "Inferred latch for \"Re_o2\[10\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637881698 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[11\] modifying_adder.v(24) " "Inferred latch for \"Re_o2\[11\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637881698 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[12\] modifying_adder.v(24) " "Inferred latch for \"Re_o2\[12\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637881698 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[13\] modifying_adder.v(24) " "Inferred latch for \"Re_o2\[13\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637881698 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[14\] modifying_adder.v(24) " "Inferred latch for \"Re_o2\[14\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637881698 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[15\] modifying_adder.v(24) " "Inferred latch for \"Re_o2\[15\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637881698 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[16\] modifying_adder.v(24) " "Inferred latch for \"Re_o2\[16\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637881698 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[17\] modifying_adder.v(24) " "Inferred latch for \"Re_o2\[17\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637881698 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[18\] modifying_adder.v(24) " "Inferred latch for \"Re_o2\[18\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637881698 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[19\] modifying_adder.v(24) " "Inferred latch for \"Re_o2\[19\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637881698 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[20\] modifying_adder.v(24) " "Inferred latch for \"Re_o2\[20\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637881698 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[21\] modifying_adder.v(24) " "Inferred latch for \"Re_o2\[21\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637881698 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[22\] modifying_adder.v(24) " "Inferred latch for \"Re_o2\[22\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637881698 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[23\] modifying_adder.v(24) " "Inferred latch for \"Re_o2\[23\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637881698 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[0\] modifying_adder.v(24) " "Inferred latch for \"Im_o1\[0\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637881698 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[1\] modifying_adder.v(24) " "Inferred latch for \"Im_o1\[1\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637881698 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[2\] modifying_adder.v(24) " "Inferred latch for \"Im_o1\[2\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637881698 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[3\] modifying_adder.v(24) " "Inferred latch for \"Im_o1\[3\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637881698 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[4\] modifying_adder.v(24) " "Inferred latch for \"Im_o1\[4\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637881698 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[5\] modifying_adder.v(24) " "Inferred latch for \"Im_o1\[5\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637881698 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[6\] modifying_adder.v(24) " "Inferred latch for \"Im_o1\[6\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637881698 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[7\] modifying_adder.v(24) " "Inferred latch for \"Im_o1\[7\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637881698 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[8\] modifying_adder.v(24) " "Inferred latch for \"Im_o1\[8\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637881698 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[9\] modifying_adder.v(24) " "Inferred latch for \"Im_o1\[9\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637881698 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[10\] modifying_adder.v(24) " "Inferred latch for \"Im_o1\[10\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637881698 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[11\] modifying_adder.v(24) " "Inferred latch for \"Im_o1\[11\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637881698 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[12\] modifying_adder.v(24) " "Inferred latch for \"Im_o1\[12\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637881698 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[13\] modifying_adder.v(24) " "Inferred latch for \"Im_o1\[13\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637881698 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[14\] modifying_adder.v(24) " "Inferred latch for \"Im_o1\[14\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637881698 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[15\] modifying_adder.v(24) " "Inferred latch for \"Im_o1\[15\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637881698 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[16\] modifying_adder.v(24) " "Inferred latch for \"Im_o1\[16\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637881698 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[17\] modifying_adder.v(24) " "Inferred latch for \"Im_o1\[17\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637881698 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[18\] modifying_adder.v(24) " "Inferred latch for \"Im_o1\[18\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637881698 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[19\] modifying_adder.v(24) " "Inferred latch for \"Im_o1\[19\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637881698 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[20\] modifying_adder.v(24) " "Inferred latch for \"Im_o1\[20\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637881698 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[21\] modifying_adder.v(24) " "Inferred latch for \"Im_o1\[21\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637881698 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[22\] modifying_adder.v(24) " "Inferred latch for \"Im_o1\[22\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637881698 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[23\] modifying_adder.v(24) " "Inferred latch for \"Im_o1\[23\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637881698 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[0\] modifying_adder.v(24) " "Inferred latch for \"Re_o1\[0\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637881698 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[1\] modifying_adder.v(24) " "Inferred latch for \"Re_o1\[1\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637881698 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[2\] modifying_adder.v(24) " "Inferred latch for \"Re_o1\[2\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637881698 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[3\] modifying_adder.v(24) " "Inferred latch for \"Re_o1\[3\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637881698 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[4\] modifying_adder.v(24) " "Inferred latch for \"Re_o1\[4\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637881698 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[5\] modifying_adder.v(24) " "Inferred latch for \"Re_o1\[5\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637881698 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[6\] modifying_adder.v(24) " "Inferred latch for \"Re_o1\[6\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637881698 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[7\] modifying_adder.v(24) " "Inferred latch for \"Re_o1\[7\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637881698 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[8\] modifying_adder.v(24) " "Inferred latch for \"Re_o1\[8\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637881698 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[9\] modifying_adder.v(24) " "Inferred latch for \"Re_o1\[9\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637881698 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[10\] modifying_adder.v(24) " "Inferred latch for \"Re_o1\[10\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637881698 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[11\] modifying_adder.v(24) " "Inferred latch for \"Re_o1\[11\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637881698 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[12\] modifying_adder.v(24) " "Inferred latch for \"Re_o1\[12\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637881698 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[13\] modifying_adder.v(24) " "Inferred latch for \"Re_o1\[13\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637881700 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[14\] modifying_adder.v(24) " "Inferred latch for \"Re_o1\[14\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637881700 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[15\] modifying_adder.v(24) " "Inferred latch for \"Re_o1\[15\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637881700 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[16\] modifying_adder.v(24) " "Inferred latch for \"Re_o1\[16\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637881700 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[17\] modifying_adder.v(24) " "Inferred latch for \"Re_o1\[17\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637881700 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[18\] modifying_adder.v(24) " "Inferred latch for \"Re_o1\[18\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637881700 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[19\] modifying_adder.v(24) " "Inferred latch for \"Re_o1\[19\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637881700 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[20\] modifying_adder.v(24) " "Inferred latch for \"Re_o1\[20\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637881700 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[21\] modifying_adder.v(24) " "Inferred latch for \"Re_o1\[21\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637881700 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[22\] modifying_adder.v(24) " "Inferred latch for \"Re_o1\[22\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637881700 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[23\] modifying_adder.v(24) " "Inferred latch for \"Re_o1\[23\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637881700 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexor MODIFY_FFT:MODIFY_FFT\|multiplexor:mux_inst " "Elaborating entity \"multiplexor\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|multiplexor:mux_inst\"" {  } { { "../MODIFY_FFT.v" "mux_inst" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/MODIFY_FFT.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637881702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PROCESS_O_DATA PROCESS_O_DATA:PROCESS_O_DATA " "Elaborating entity \"PROCESS_O_DATA\" for hierarchy \"PROCESS_O_DATA:PROCESS_O_DATA\"" {  } { { "../top_module.v" "PROCESS_O_DATA" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/top_module.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637881704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_tx:UART_TX " "Elaborating entity \"uart_tx\" for hierarchy \"uart_tx:UART_TX\"" {  } { { "../top_module.v" "UART_TX" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/top_module.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637881706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7_data2 seg7_data2:SEG7_DATA2 " "Elaborating entity \"seg7_data2\" for hierarchy \"seg7_data2:SEG7_DATA2\"" {  } { { "../top_module.v" "SEG7_DATA2" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/top_module.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637881708 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "re_o_temp seg7_data2.v(41) " "Verilog HDL or VHDL warning at seg7_data2.v(41): object \"re_o_temp\" assigned a value but never read" {  } { { "../seg7_data2.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/seg7_data2.v" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1740637881710 "|top_module|seg7_data2:SEG7_DATA2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "im_o_temp seg7_data2.v(42) " "Verilog HDL or VHDL warning at seg7_data2.v(42): object \"im_o_temp\" assigned a value but never read" {  } { { "../seg7_data2.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/seg7_data2.v" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1740637881710 "|top_module|seg7_data2:SEG7_DATA2"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "max_chanel seg7_data2.v(50) " "Verilog HDL warning at seg7_data2.v(50): object max_chanel used but never assigned" {  } { { "../seg7_data2.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/seg7_data2.v" 50 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1740637881710 "|top_module|seg7_data2:SEG7_DATA2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "max_chanel 0 seg7_data2.v(50) " "Net \"max_chanel\" at seg7_data2.v(50) has no driver or initial value, using a default initial value '0'" {  } { { "../seg7_data2.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/seg7_data2.v" 50 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1740637881710 "|top_module|seg7_data2:SEG7_DATA2"}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "MODIFY_FFT:MODIFY_FFT\|RAM:ram_data_store\|mem_Im_rtl_0 " "Inferred dual-clock RAM node \"MODIFY_FFT:MODIFY_FFT\|RAM:ram_data_store\|mem_Im_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1740637882180 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "MODIFY_FFT:MODIFY_FFT\|RAM:ram_data_store\|mem_Re_rtl_0 " "Inferred dual-clock RAM node \"MODIFY_FFT:MODIFY_FFT\|RAM:ram_data_store\|mem_Re_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1740637882180 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "7 " "Inferred 7 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MODIFY_FFT:MODIFY_FFT\|RAM:ram_data_store\|mem_Im_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MODIFY_FFT:MODIFY_FFT\|RAM:ram_data_store\|mem_Im_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637882693 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637882693 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637882693 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637882693 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637882693 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637882693 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637882693 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637882693 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637882693 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637882693 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637882693 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637882693 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637882693 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637882693 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1740637882693 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MODIFY_FFT:MODIFY_FFT\|RAM:ram_data_store\|mem_Re_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MODIFY_FFT:MODIFY_FFT\|RAM:ram_data_store\|mem_Re_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637882693 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637882693 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637882693 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637882693 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637882693 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637882693 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637882693 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637882693 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637882693 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637882693 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637882693 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637882693 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637882693 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637882693 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1740637882693 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MODIFY_FFT:MODIFY_FFT\|tw_factor_generator:tw_factor_gen_inst\|M_TWIDLE_14_B_0_10_v:M_TWIDLE_14_B_0_10_v_inst\|sin_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MODIFY_FFT:MODIFY_FFT\|tw_factor_generator:tw_factor_gen_inst\|M_TWIDLE_14_B_0_10_v:M_TWIDLE_14_B_0_10_v_inst\|sin_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637882693 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 14 " "Parameter WIDTH_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637882693 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637882693 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637882693 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637882693 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637882693 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637882693 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637882693 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637882693 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top_module.ram0_M_TWIDLE_14_B_0_10_v_eb80a9b8.hdl.mif " "Parameter INIT_FILE set to db/top_module.ram0_M_TWIDLE_14_B_0_10_v_eb80a9b8.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637882693 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1740637882693 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MODIFY_FFT:MODIFY_FFT\|tw_factor_generator:tw_factor_gen_inst\|M_TWIDLE_14_B_0_10_v:M_TWIDLE_14_B_0_10_v_inst\|m_sin_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MODIFY_FFT:MODIFY_FFT\|tw_factor_generator:tw_factor_gen_inst\|M_TWIDLE_14_B_0_10_v:M_TWIDLE_14_B_0_10_v_inst\|m_sin_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637882693 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 14 " "Parameter WIDTH_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637882693 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637882693 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637882693 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637882693 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637882693 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637882693 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637882693 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637882693 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top_module.ram2_M_TWIDLE_14_B_0_10_v_eb80a9b8.hdl.mif " "Parameter INIT_FILE set to db/top_module.ram2_M_TWIDLE_14_B_0_10_v_eb80a9b8.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637882693 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1740637882693 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MODIFY_FFT:MODIFY_FFT\|tw_factor_generator:tw_factor_gen_inst\|M_TWIDLE_14_B_0_10_v:M_TWIDLE_14_B_0_10_v_inst\|cos_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MODIFY_FFT:MODIFY_FFT\|tw_factor_generator:tw_factor_gen_inst\|M_TWIDLE_14_B_0_10_v:M_TWIDLE_14_B_0_10_v_inst\|cos_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637882693 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 14 " "Parameter WIDTH_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637882693 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637882693 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637882693 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637882693 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637882693 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637882693 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637882693 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637882693 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top_module.ram1_M_TWIDLE_14_B_0_10_v_eb80a9b8.hdl.mif " "Parameter INIT_FILE set to db/top_module.ram1_M_TWIDLE_14_B_0_10_v_eb80a9b8.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637882693 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1740637882693 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MODIFY_FFT:MODIFY_FFT\|tw_factor_generator:tw_factor_gen_inst\|M_TWIDLE_14_B_0_10_v:M_TWIDLE_14_B_0_10_v_inst\|m_cos_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MODIFY_FFT:MODIFY_FFT\|tw_factor_generator:tw_factor_gen_inst\|M_TWIDLE_14_B_0_10_v:M_TWIDLE_14_B_0_10_v_inst\|m_cos_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637882693 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 14 " "Parameter WIDTH_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637882693 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637882693 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637882693 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637882693 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637882693 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637882693 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637882693 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637882693 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top_module.ram3_M_TWIDLE_14_B_0_10_v_eb80a9b8.hdl.mif " "Parameter INIT_FILE set to db/top_module.ram3_M_TWIDLE_14_B_0_10_v_eb80a9b8.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637882693 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1740637882693 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "MODIFY_FFT:MODIFY_FFT\|shift_register:shift_reg_inst\|data_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"MODIFY_FFT:MODIFY_FFT\|shift_register:shift_reg_inst\|data_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637882693 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 5 " "Parameter TAP_DISTANCE set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637882693 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 8 " "Parameter WIDTH set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637882693 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1740637882693 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1740637882693 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "8 " "Inferred 8 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:modify_radix2_inst\|multiply:multiply1\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:modify_radix2_inst\|multiply:multiply1\|Mult2\"" {  } { { "../multiply.v" "Mult2" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/multiply.v" 14 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1740637882693 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:modify_radix2_inst\|multiply:multiply1\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:modify_radix2_inst\|multiply:multiply1\|Mult3\"" {  } { { "../multiply.v" "Mult3" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/multiply.v" 14 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1740637882693 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:modify_radix2_inst\|multiply:multiply2\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:modify_radix2_inst\|multiply:multiply2\|Mult2\"" {  } { { "../multiply.v" "Mult2" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/multiply.v" 14 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1740637882693 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:modify_radix2_inst\|multiply:multiply2\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:modify_radix2_inst\|multiply:multiply2\|Mult3\"" {  } { { "../multiply.v" "Mult3" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/multiply.v" 14 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1740637882693 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:modify_radix2_inst\|multiply:multiply1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:modify_radix2_inst\|multiply:multiply1\|Mult0\"" {  } { { "../multiply.v" "Mult0" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/multiply.v" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1740637882693 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:modify_radix2_inst\|multiply:multiply1\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:modify_radix2_inst\|multiply:multiply1\|Mult1\"" {  } { { "../multiply.v" "Mult1" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/multiply.v" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1740637882693 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:modify_radix2_inst\|multiply:multiply2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:modify_radix2_inst\|multiply:multiply2\|Mult0\"" {  } { { "../multiply.v" "Mult0" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/multiply.v" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1740637882693 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:modify_radix2_inst\|multiply:multiply2\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:modify_radix2_inst\|multiply:multiply2\|Mult1\"" {  } { { "../multiply.v" "Mult1" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/multiply.v" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1740637882693 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1740637882693 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT:MODIFY_FFT\|RAM:ram_data_store\|altsyncram:mem_Im_rtl_0 " "Elaborated megafunction instantiation \"MODIFY_FFT:MODIFY_FFT\|RAM:ram_data_store\|altsyncram:mem_Im_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1740637882757 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT:MODIFY_FFT\|RAM:ram_data_store\|altsyncram:mem_Im_rtl_0 " "Instantiated megafunction \"MODIFY_FFT:MODIFY_FFT\|RAM:ram_data_store\|altsyncram:mem_Im_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637882757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637882757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637882757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637882757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 24 " "Parameter \"WIDTH_B\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637882757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637882757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637882757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637882757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637882757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637882757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637882757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637882757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637882757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637882757 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1740637882757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_aod1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_aod1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_aod1 " "Found entity 1: altsyncram_aod1" {  } { { "db/altsyncram_aod1.tdf" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/db/altsyncram_aod1.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637882805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637882805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cbh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cbh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cbh1 " "Found entity 1: altsyncram_cbh1" {  } { { "db/altsyncram_cbh1.tdf" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/db/altsyncram_cbh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637882860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637882860 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT:MODIFY_FFT\|tw_factor_generator:tw_factor_gen_inst\|M_TWIDLE_14_B_0_10_v:M_TWIDLE_14_B_0_10_v_inst\|altsyncram:sin_rtl_0 " "Elaborated megafunction instantiation \"MODIFY_FFT:MODIFY_FFT\|tw_factor_generator:tw_factor_gen_inst\|M_TWIDLE_14_B_0_10_v:M_TWIDLE_14_B_0_10_v_inst\|altsyncram:sin_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1740637882901 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT:MODIFY_FFT\|tw_factor_generator:tw_factor_gen_inst\|M_TWIDLE_14_B_0_10_v:M_TWIDLE_14_B_0_10_v_inst\|altsyncram:sin_rtl_0 " "Instantiated megafunction \"MODIFY_FFT:MODIFY_FFT\|tw_factor_generator:tw_factor_gen_inst\|M_TWIDLE_14_B_0_10_v:M_TWIDLE_14_B_0_10_v_inst\|altsyncram:sin_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637882901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 14 " "Parameter \"WIDTH_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637882901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637882901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637882901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637882901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637882901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637882901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637882901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637882901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/top_module.ram0_M_TWIDLE_14_B_0_10_v_eb80a9b8.hdl.mif " "Parameter \"INIT_FILE\" = \"db/top_module.ram0_M_TWIDLE_14_B_0_10_v_eb80a9b8.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637882901 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1740637882901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5191.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5191.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5191 " "Found entity 1: altsyncram_5191" {  } { { "db/altsyncram_5191.tdf" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/db/altsyncram_5191.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637882951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637882951 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT:MODIFY_FFT\|tw_factor_generator:tw_factor_gen_inst\|M_TWIDLE_14_B_0_10_v:M_TWIDLE_14_B_0_10_v_inst\|altsyncram:m_sin_rtl_0 " "Elaborated megafunction instantiation \"MODIFY_FFT:MODIFY_FFT\|tw_factor_generator:tw_factor_gen_inst\|M_TWIDLE_14_B_0_10_v:M_TWIDLE_14_B_0_10_v_inst\|altsyncram:m_sin_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1740637883011 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT:MODIFY_FFT\|tw_factor_generator:tw_factor_gen_inst\|M_TWIDLE_14_B_0_10_v:M_TWIDLE_14_B_0_10_v_inst\|altsyncram:m_sin_rtl_0 " "Instantiated megafunction \"MODIFY_FFT:MODIFY_FFT\|tw_factor_generator:tw_factor_gen_inst\|M_TWIDLE_14_B_0_10_v:M_TWIDLE_14_B_0_10_v_inst\|altsyncram:m_sin_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637883011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 14 " "Parameter \"WIDTH_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637883011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637883011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637883011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637883011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637883011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637883011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637883011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637883011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/top_module.ram2_M_TWIDLE_14_B_0_10_v_eb80a9b8.hdl.mif " "Parameter \"INIT_FILE\" = \"db/top_module.ram2_M_TWIDLE_14_B_0_10_v_eb80a9b8.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637883011 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1740637883011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7191.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7191.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7191 " "Found entity 1: altsyncram_7191" {  } { { "db/altsyncram_7191.tdf" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/db/altsyncram_7191.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637883064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637883064 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT:MODIFY_FFT\|tw_factor_generator:tw_factor_gen_inst\|M_TWIDLE_14_B_0_10_v:M_TWIDLE_14_B_0_10_v_inst\|altsyncram:cos_rtl_0 " "Elaborated megafunction instantiation \"MODIFY_FFT:MODIFY_FFT\|tw_factor_generator:tw_factor_gen_inst\|M_TWIDLE_14_B_0_10_v:M_TWIDLE_14_B_0_10_v_inst\|altsyncram:cos_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1740637883105 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT:MODIFY_FFT\|tw_factor_generator:tw_factor_gen_inst\|M_TWIDLE_14_B_0_10_v:M_TWIDLE_14_B_0_10_v_inst\|altsyncram:cos_rtl_0 " "Instantiated megafunction \"MODIFY_FFT:MODIFY_FFT\|tw_factor_generator:tw_factor_gen_inst\|M_TWIDLE_14_B_0_10_v:M_TWIDLE_14_B_0_10_v_inst\|altsyncram:cos_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637883105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 14 " "Parameter \"WIDTH_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637883105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637883105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637883105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637883105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637883105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637883105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637883105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637883105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/top_module.ram1_M_TWIDLE_14_B_0_10_v_eb80a9b8.hdl.mif " "Parameter \"INIT_FILE\" = \"db/top_module.ram1_M_TWIDLE_14_B_0_10_v_eb80a9b8.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637883105 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1740637883105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6191.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6191.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6191 " "Found entity 1: altsyncram_6191" {  } { { "db/altsyncram_6191.tdf" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/db/altsyncram_6191.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637883168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637883168 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT:MODIFY_FFT\|tw_factor_generator:tw_factor_gen_inst\|M_TWIDLE_14_B_0_10_v:M_TWIDLE_14_B_0_10_v_inst\|altsyncram:m_cos_rtl_0 " "Elaborated megafunction instantiation \"MODIFY_FFT:MODIFY_FFT\|tw_factor_generator:tw_factor_gen_inst\|M_TWIDLE_14_B_0_10_v:M_TWIDLE_14_B_0_10_v_inst\|altsyncram:m_cos_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1740637883221 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT:MODIFY_FFT\|tw_factor_generator:tw_factor_gen_inst\|M_TWIDLE_14_B_0_10_v:M_TWIDLE_14_B_0_10_v_inst\|altsyncram:m_cos_rtl_0 " "Instantiated megafunction \"MODIFY_FFT:MODIFY_FFT\|tw_factor_generator:tw_factor_gen_inst\|M_TWIDLE_14_B_0_10_v:M_TWIDLE_14_B_0_10_v_inst\|altsyncram:m_cos_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637883221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 14 " "Parameter \"WIDTH_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637883221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637883221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637883221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637883221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637883221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637883221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637883221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637883221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/top_module.ram3_M_TWIDLE_14_B_0_10_v_eb80a9b8.hdl.mif " "Parameter \"INIT_FILE\" = \"db/top_module.ram3_M_TWIDLE_14_B_0_10_v_eb80a9b8.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637883221 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1740637883221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8191.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8191.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8191 " "Found entity 1: altsyncram_8191" {  } { { "db/altsyncram_8191.tdf" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/db/altsyncram_8191.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637883274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637883274 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT:MODIFY_FFT\|shift_register:shift_reg_inst\|altshift_taps:data_rtl_0 " "Elaborated megafunction instantiation \"MODIFY_FFT:MODIFY_FFT\|shift_register:shift_reg_inst\|altshift_taps:data_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1740637883325 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT:MODIFY_FFT\|shift_register:shift_reg_inst\|altshift_taps:data_rtl_0 " "Instantiated megafunction \"MODIFY_FFT:MODIFY_FFT\|shift_register:shift_reg_inst\|altshift_taps:data_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637883325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 5 " "Parameter \"TAP_DISTANCE\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637883325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637883325 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1740637883325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_d0m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_d0m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_d0m " "Found entity 1: shift_taps_d0m" {  } { { "db/shift_taps_d0m.tdf" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/db/shift_taps_d0m.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637883377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637883377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i681.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i681.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i681 " "Found entity 1: altsyncram_i681" {  } { { "db/altsyncram_i681.tdf" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/db/altsyncram_i681.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637883420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637883420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kkf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kkf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kkf " "Found entity 1: cntr_kkf" {  } { { "db/cntr_kkf.tdf" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/db/cntr_kkf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637883468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637883468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_6cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6cc " "Found entity 1: cmpr_6cc" {  } { { "db/cmpr_6cc.tdf" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/db/cmpr_6cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637883525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637883525 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:modify_radix2_inst\|multiply:multiply1\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:modify_radix2_inst\|multiply:multiply1\|lpm_mult:Mult2\"" {  } { { "../multiply.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/multiply.v" 14 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1740637883565 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:modify_radix2_inst\|multiply:multiply1\|lpm_mult:Mult2 " "Instantiated megafunction \"MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:modify_radix2_inst\|multiply:multiply1\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637883565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 14 " "Parameter \"LPM_WIDTHB\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637883565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 38 " "Parameter \"LPM_WIDTHP\" = \"38\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637883565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 38 " "Parameter \"LPM_WIDTHR\" = \"38\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637883565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637883565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637883565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637883565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637883565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637883565 ""}  } { { "../multiply.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/multiply.v" 14 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1740637883565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_k1t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_k1t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_k1t " "Found entity 1: mult_k1t" {  } { { "db/mult_k1t.tdf" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/db/mult_k1t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637883613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637883613 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:modify_radix2_inst\|multiply:multiply2\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:modify_radix2_inst\|multiply:multiply2\|lpm_mult:Mult2\"" {  } { { "../multiply.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/multiply.v" 14 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1740637883647 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:modify_radix2_inst\|multiply:multiply2\|lpm_mult:Mult2 " "Instantiated megafunction \"MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:modify_radix2_inst\|multiply:multiply2\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637883647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 13 " "Parameter \"LPM_WIDTHB\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637883647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 37 " "Parameter \"LPM_WIDTHP\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637883647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 37 " "Parameter \"LPM_WIDTHR\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637883647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637883647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637883647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637883647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637883647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637883647 ""}  } { { "../multiply.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/multiply.v" 14 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1740637883647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_65t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_65t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_65t " "Found entity 1: mult_65t" {  } { { "db/mult_65t.tdf" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/db/mult_65t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637883696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637883696 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:modify_radix2_inst\|multiply:multiply2\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:modify_radix2_inst\|multiply:multiply2\|lpm_mult:Mult3\"" {  } { { "../multiply.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/multiply.v" 14 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1740637883752 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:modify_radix2_inst\|multiply:multiply2\|lpm_mult:Mult3 " "Instantiated megafunction \"MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:modify_radix2_inst\|multiply:multiply2\|lpm_mult:Mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637883756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637883756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 36 " "Parameter \"LPM_WIDTHP\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637883756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 36 " "Parameter \"LPM_WIDTHR\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637883756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637883756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637883756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637883756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637883756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637883756 ""}  } { { "../multiply.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/multiply.v" 14 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1740637883756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_45t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_45t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_45t " "Found entity 1: mult_45t" {  } { { "db/mult_45t.tdf" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/db/mult_45t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637883800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637883800 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "486 " "Ignored 486 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "486 " "Ignored 486 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1740637884216 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1740637884216 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|rd_ptr\[0\] " "Latch MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|rd_ptr\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|out_addres_generator:out_addres_generator\|en_rd " "Ports D and ENA on the latch are fed by the same signal MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|out_addres_generator:out_addres_generator\|en_rd" {  } { { "../out_addres_generator.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/out_addres_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1740637884232 ""}  } { { "../CONTROL2.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/CONTROL2.v" 118 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1740637884232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|rd_ptr\[1\] " "Latch MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|rd_ptr\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|out_addres_generator:out_addres_generator\|en_rd " "Ports D and ENA on the latch are fed by the same signal MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|out_addres_generator:out_addres_generator\|en_rd" {  } { { "../out_addres_generator.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/out_addres_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1740637884232 ""}  } { { "../CONTROL2.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/CONTROL2.v" 118 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1740637884232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|rd_ptr\[2\] " "Latch MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|rd_ptr\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|out_addres_generator:out_addres_generator\|en_rd " "Ports D and ENA on the latch are fed by the same signal MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|out_addres_generator:out_addres_generator\|en_rd" {  } { { "../out_addres_generator.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/out_addres_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1740637884232 ""}  } { { "../CONTROL2.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/CONTROL2.v" 118 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1740637884232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|rd_ptr\[3\] " "Latch MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|rd_ptr\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|out_addres_generator:out_addres_generator\|en_rd " "Ports D and ENA on the latch are fed by the same signal MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|out_addres_generator:out_addres_generator\|en_rd" {  } { { "../out_addres_generator.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/out_addres_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1740637884232 ""}  } { { "../CONTROL2.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/CONTROL2.v" 118 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1740637884232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|rd_ptr\[4\] " "Latch MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|rd_ptr\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|out_addres_generator:out_addres_generator\|en_rd " "Ports D and ENA on the latch are fed by the same signal MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|out_addres_generator:out_addres_generator\|en_rd" {  } { { "../out_addres_generator.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/out_addres_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1740637884232 ""}  } { { "../CONTROL2.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/CONTROL2.v" 118 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1740637884232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|rd_ptr\[5\] " "Latch MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|rd_ptr\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|out_addres_generator:out_addres_generator\|en_rd " "Ports D and ENA on the latch are fed by the same signal MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|out_addres_generator:out_addres_generator\|en_rd" {  } { { "../out_addres_generator.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/out_addres_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1740637884232 ""}  } { { "../CONTROL2.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/CONTROL2.v" 118 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1740637884232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|rd_ptr\[6\] " "Latch MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|rd_ptr\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|out_addres_generator:out_addres_generator\|en_rd " "Ports D and ENA on the latch are fed by the same signal MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|out_addres_generator:out_addres_generator\|en_rd" {  } { { "../out_addres_generator.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/out_addres_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1740637884232 ""}  } { { "../CONTROL2.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/CONTROL2.v" 118 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1740637884232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|rd_ptr\[7\] " "Latch MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|rd_ptr\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|out_addres_generator:out_addres_generator\|en_rd " "Ports D and ENA on the latch are fed by the same signal MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|out_addres_generator:out_addres_generator\|en_rd" {  } { { "../out_addres_generator.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/out_addres_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1740637884232 ""}  } { { "../CONTROL2.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/CONTROL2.v" 118 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1740637884232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|rd_ptr_angle\[2\] " "Latch MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|rd_ptr_angle\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|final_addres_generator:addres_final_generator\|en_rd " "Ports D and ENA on the latch are fed by the same signal MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|final_addres_generator:addres_final_generator\|en_rd" {  } { { "../final_addres_generator.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/final_addres_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1740637884232 ""}  } { { "../CONTROL2.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/CONTROL2.v" 118 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1740637884232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|rd_ptr_angle\[3\] " "Latch MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|rd_ptr_angle\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|final_addres_generator:addres_final_generator\|en_rd " "Ports D and ENA on the latch are fed by the same signal MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|final_addres_generator:addres_final_generator\|en_rd" {  } { { "../final_addres_generator.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/final_addres_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1740637884232 ""}  } { { "../CONTROL2.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/CONTROL2.v" 118 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1740637884232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|rd_ptr_angle\[4\] " "Latch MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|rd_ptr_angle\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|final_addres_generator:addres_final_generator\|en_rd " "Ports D and ENA on the latch are fed by the same signal MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|final_addres_generator:addres_final_generator\|en_rd" {  } { { "../final_addres_generator.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/final_addres_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1740637884232 ""}  } { { "../CONTROL2.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/CONTROL2.v" 118 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1740637884232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|rd_ptr_angle\[5\] " "Latch MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|rd_ptr_angle\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|final_addres_generator:addres_final_generator\|en_rd " "Ports D and ENA on the latch are fed by the same signal MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|final_addres_generator:addres_final_generator\|en_rd" {  } { { "../final_addres_generator.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/final_addres_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1740637884232 ""}  } { { "../CONTROL2.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/CONTROL2.v" 118 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1740637884232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|rd_ptr_angle\[6\] " "Latch MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|rd_ptr_angle\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|final_addres_generator:addres_final_generator\|en_rd " "Ports D and ENA on the latch are fed by the same signal MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|final_addres_generator:addres_final_generator\|en_rd" {  } { { "../final_addres_generator.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/final_addres_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1740637884232 ""}  } { { "../CONTROL2.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/CONTROL2.v" 118 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1740637884232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|rd_ptr_angle\[7\] " "Latch MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|rd_ptr_angle\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|final_addres_generator:addres_final_generator\|en_rd " "Ports D and ENA on the latch are fed by the same signal MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|final_addres_generator:addres_final_generator\|en_rd" {  } { { "../final_addres_generator.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/final_addres_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1740637884232 ""}  } { { "../CONTROL2.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/CONTROL2.v" 118 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1740637884232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|rd_ptr_angle\[8\] " "Latch MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|rd_ptr_angle\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|final_addres_generator:addres_final_generator\|en_rd " "Ports D and ENA on the latch are fed by the same signal MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|final_addres_generator:addres_final_generator\|en_rd" {  } { { "../final_addres_generator.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/final_addres_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1740637884232 ""}  } { { "../CONTROL2.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/CONTROL2.v" 118 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1740637884232 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../seg7_data2.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/seg7_data2.v" 292 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1740637884232 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1740637884232 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] VCC " "Pin \"HEX0\[0\]\" is stuck at VCC" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/top_module.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1740637884525 "|top_module|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] VCC " "Pin \"HEX1\[0\]\" is stuck at VCC" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/top_module.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1740637884525 "|top_module|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/top_module.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1740637884525 "|top_module|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/top_module.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1740637884525 "|top_module|HEX3[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1740637884525 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "49 " "49 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1740637885436 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/output_files/top_module.map.smsg " "Generated suppressed messages file D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/output_files/top_module.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1740637885557 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1740637885787 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1740637885787 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[2\] " "No output dependent on input pin \"key\[2\]\"" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/top_module.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1740637885994 "|top_module|key[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[3\] " "No output dependent on input pin \"key\[3\]\"" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/top_module.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1740637885994 "|top_module|key[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1740637885994 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1966 " "Implemented 1966 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1740637885996 ""} { "Info" "ICUT_CUT_TM_OPINS" "37 " "Implemented 37 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1740637885996 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1778 " "Implemented 1778 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1740637885996 ""} { "Info" "ICUT_CUT_TM_RAMS" "112 " "Implemented 112 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1740637885996 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "32 " "Implemented 32 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1740637885996 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1740637885996 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 73 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 73 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4808 " "Peak virtual memory: 4808 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1740637886058 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 27 09:31:26 2025 " "Processing ended: Thu Feb 27 09:31:26 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1740637886058 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1740637886058 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1740637886058 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1740637886058 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1740637887068 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1740637887068 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 27 09:31:26 2025 " "Processing started: Thu Feb 27 09:31:26 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1740637887068 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1740637887068 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off top_module -c top_module " "Command: quartus_fit --read_settings_files=off --write_settings_files=off top_module -c top_module" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1740637887068 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1740637887153 ""}
{ "Info" "0" "" "Project  = top_module" {  } {  } 0 0 "Project  = top_module" 0 0 "Fitter" 0 0 1740637887153 ""}
{ "Info" "0" "" "Revision = top_module" {  } {  } 0 0 "Revision = top_module" 0 0 "Fitter" 0 0 1740637887153 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1740637887287 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top_module EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"top_module\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1740637887297 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1740637887328 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1740637887328 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1740637887390 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1740637887395 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1740637887647 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1740637887647 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1740637887647 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1740637887647 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/" { { 0 { 0 ""} 0 6202 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1740637887647 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/" { { 0 { 0 ""} 0 6203 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1740637887647 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/" { { 0 { 0 ""} 0 6204 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1740637887647 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1740637887647 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1740637887661 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "5 44 " "No exact pin location assignment(s) for 5 pins of 44 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "key\[3\] " "Pin key\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { key[3] } } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/top_module.v" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1740637887725 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0\[0\] " "Pin HEX0\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX0[0] } } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/top_module.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1740637887725 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1\[0\] " "Pin HEX1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX1[0] } } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/top_module.v" 27 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1740637887725 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX2\[0\] " "Pin HEX2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX2[0] } } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/top_module.v" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1740637887725 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX3\[0\] " "Pin HEX3\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX3[0] } } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/top_module.v" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1740637887725 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1740637887725 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "111 " "TimeQuest Timing Analyzer is analyzing 111 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1740637887890 ""}
{ "Info" "ISTA_SDC_FOUND" "db/SDC3.sdc " "Reading SDC File: 'db/SDC3.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1740637887892 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|addres_1st_generator:addres_1st_generator\|en_rd " "Node: MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|addres_1st_generator:addres_1st_generator\|en_rd was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1740637887906 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|en_rd"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MODIFY_FFT:MODIFY_FFT\|demultiplexor:demux_inst\|out_valid " "Node: MODIFY_FFT:MODIFY_FFT\|demultiplexor:demux_inst\|out_valid was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1740637887906 "|top_module|MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid"}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1740637887915 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1740637887915 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1740637887915 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000          CLK " "  20.000          CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1740637887915 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1740637887915 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK (placed in PIN L1 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node CLK (placed in PIN L1 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1740637887970 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|out_addres_generator:out_addres_generator\|en_rd " "Destination node MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|out_addres_generator:out_addres_generator\|en_rd" {  } { { "../out_addres_generator.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/out_addres_generator.v" 6 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|en_rd } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/" { { 0 { 0 ""} 0 916 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1740637887970 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|addres_generator:gen_address_generator\[3\].u0\|en_rd " "Destination node MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|addres_generator:gen_address_generator\[3\].u0\|en_rd" {  } { { "../addres_generator.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/addres_generator.v" 5 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|en_rd } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/" { { 0 { 0 ""} 0 1206 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1740637887970 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|addres_generator:gen_address_generator\[4\].u0\|en_rd " "Destination node MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|addres_generator:gen_address_generator\[4\].u0\|en_rd" {  } { { "../addres_generator.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/addres_generator.v" 5 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|en_rd } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/" { { 0 { 0 ""} 0 1157 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1740637887970 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|addres_generator:gen_address_generator\[6\].u0\|en_rd " "Destination node MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|addres_generator:gen_address_generator\[6\].u0\|en_rd" {  } { { "../addres_generator.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/addres_generator.v" 5 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[6].u0|en_rd } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/" { { 0 { 0 ""} 0 1062 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1740637887970 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|addres_generator:gen_address_generator\[7\].u0\|en_rd " "Destination node MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|addres_generator:gen_address_generator\[7\].u0\|en_rd" {  } { { "../addres_generator.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/addres_generator.v" 5 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|en_rd } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/" { { 0 { 0 ""} 0 1012 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1740637887970 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|addres_1st_generator:addres_1st_generator\|en_rd " "Destination node MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|addres_1st_generator:addres_1st_generator\|en_rd" {  } { { "../addres_1st_generator.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/addres_1st_generator.v" 5 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|en_rd } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/" { { 0 { 0 ""} 0 1301 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1740637887970 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|addres_generator:gen_address_generator\[2\].u0\|en_rd " "Destination node MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|addres_generator:gen_address_generator\[2\].u0\|en_rd" {  } { { "../addres_generator.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/addres_generator.v" 5 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|en_rd } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/" { { 0 { 0 ""} 0 1254 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1740637887970 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|addres_generator:gen_address_generator\[5\].u0\|en_rd " "Destination node MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|addres_generator:gen_address_generator\[5\].u0\|en_rd" {  } { { "../addres_generator.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/addres_generator.v" 5 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|en_rd } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/" { { 0 { 0 ""} 0 1110 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1740637887970 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|final_addres_generator:addres_final_generator\|en_rd " "Destination node MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|final_addres_generator:addres_final_generator\|en_rd" {  } { { "../final_addres_generator.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/final_addres_generator.v" 6 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|en_rd } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/" { { 0 { 0 ""} 0 961 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1740637887970 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MODIFY_FFT:MODIFY_FFT\|demultiplexor:demux_inst\|out_valid " "Destination node MODIFY_FFT:MODIFY_FFT\|demultiplexor:demux_inst\|out_valid" {  } { { "../demultiplexor.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/demultiplexor.v" 20 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/" { { 0 { 0 ""} 0 799 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1740637887970 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1740637887970 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLK } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK" } } } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/top_module.v" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1740637887970 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MODIFY_FFT:MODIFY_FFT\|demultiplexor:demux_inst\|out_valid  " "Automatically promoted node MODIFY_FFT:MODIFY_FFT\|demultiplexor:demux_inst\|out_valid " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1740637887972 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MODIFY_FFT:MODIFY_FFT\|multiplexor:mux_inst\|out_valid " "Destination node MODIFY_FFT:MODIFY_FFT\|multiplexor:mux_inst\|out_valid" {  } { { "../multiplexor.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/multiplexor.v" 15 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MODIFY_FFT:MODIFY_FFT|multiplexor:mux_inst|out_valid } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/" { { 0 { 0 ""} 0 430 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1740637887972 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MODIFY_FFT:MODIFY_FFT\|multiplexor:mux_inst\|Im_o\[0\]~0 " "Destination node MODIFY_FFT:MODIFY_FFT\|multiplexor:mux_inst\|Im_o\[0\]~0" {  } { { "../multiplexor.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/multiplexor.v" 27 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MODIFY_FFT:MODIFY_FFT|multiplexor:mux_inst|Im_o[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/" { { 0 { 0 ""} 0 3172 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1740637887972 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MODIFY_FFT:MODIFY_FFT\|multiplexor:mux_inst\|state~8 " "Destination node MODIFY_FFT:MODIFY_FFT\|multiplexor:mux_inst\|state~8" {  } { { "../multiplexor.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/multiplexor.v" 16 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MODIFY_FFT:MODIFY_FFT|multiplexor:mux_inst|state~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/" { { 0 { 0 ""} 0 3251 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1740637887972 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1740637887972 ""}  } { { "../demultiplexor.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/demultiplexor.v" 20 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/" { { 0 { 0 ""} 0 799 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1740637887972 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MODIFY_FFT:MODIFY_FFT\|RAM:ram_data_store\|always0~0  " "Automatically promoted node MODIFY_FFT:MODIFY_FFT\|RAM:ram_data_store\|always0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1740637887972 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MODIFY_FFT:MODIFY_FFT\|RAM:ram_data_store\|altsyncram:mem_Re_rtl_0\|altsyncram_aod1:auto_generated\|altsyncram_cbh1:altsyncram1\|ram_block2a21 " "Destination node MODIFY_FFT:MODIFY_FFT\|RAM:ram_data_store\|altsyncram:mem_Re_rtl_0\|altsyncram_aod1:auto_generated\|altsyncram_cbh1:altsyncram1\|ram_block2a21" {  } { { "db/altsyncram_cbh1.tdf" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/db/altsyncram_cbh1.tdf" 652 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Re_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a21 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/" { { 0 { 0 ""} 0 2603 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1740637887972 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MODIFY_FFT:MODIFY_FFT\|RAM:ram_data_store\|altsyncram:mem_Im_rtl_0\|altsyncram_aod1:auto_generated\|altsyncram_cbh1:altsyncram1\|ram_block2a13 " "Destination node MODIFY_FFT:MODIFY_FFT\|RAM:ram_data_store\|altsyncram:mem_Im_rtl_0\|altsyncram_aod1:auto_generated\|altsyncram_cbh1:altsyncram1\|ram_block2a13" {  } { { "db/altsyncram_cbh1.tdf" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/db/altsyncram_cbh1.tdf" 420 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a13 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/" { { 0 { 0 ""} 0 2003 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1740637887972 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MODIFY_FFT:MODIFY_FFT\|RAM:ram_data_store\|altsyncram:mem_Re_rtl_0\|altsyncram_aod1:auto_generated\|altsyncram_cbh1:altsyncram1\|ram_block2a13 " "Destination node MODIFY_FFT:MODIFY_FFT\|RAM:ram_data_store\|altsyncram:mem_Re_rtl_0\|altsyncram_aod1:auto_generated\|altsyncram_cbh1:altsyncram1\|ram_block2a13" {  } { { "db/altsyncram_cbh1.tdf" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/db/altsyncram_cbh1.tdf" 420 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Re_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a13 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/" { { 0 { 0 ""} 0 2587 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1740637887972 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MODIFY_FFT:MODIFY_FFT\|RAM:ram_data_store\|altsyncram:mem_Im_rtl_0\|altsyncram_aod1:auto_generated\|altsyncram_cbh1:altsyncram1\|ram_block2a21 " "Destination node MODIFY_FFT:MODIFY_FFT\|RAM:ram_data_store\|altsyncram:mem_Im_rtl_0\|altsyncram_aod1:auto_generated\|altsyncram_cbh1:altsyncram1\|ram_block2a21" {  } { { "db/altsyncram_cbh1.tdf" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/db/altsyncram_cbh1.tdf" 652 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a21 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/" { { 0 { 0 ""} 0 2019 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1740637887972 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MODIFY_FFT:MODIFY_FFT\|RAM:ram_data_store\|altsyncram:mem_Im_rtl_0\|altsyncram_aod1:auto_generated\|altsyncram_cbh1:altsyncram1\|ram_block2a14 " "Destination node MODIFY_FFT:MODIFY_FFT\|RAM:ram_data_store\|altsyncram:mem_Im_rtl_0\|altsyncram_aod1:auto_generated\|altsyncram_cbh1:altsyncram1\|ram_block2a14" {  } { { "db/altsyncram_cbh1.tdf" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/db/altsyncram_cbh1.tdf" 449 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/" { { 0 { 0 ""} 0 2005 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1740637887972 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MODIFY_FFT:MODIFY_FFT\|RAM:ram_data_store\|altsyncram:mem_Re_rtl_0\|altsyncram_aod1:auto_generated\|altsyncram_cbh1:altsyncram1\|ram_block2a22 " "Destination node MODIFY_FFT:MODIFY_FFT\|RAM:ram_data_store\|altsyncram:mem_Re_rtl_0\|altsyncram_aod1:auto_generated\|altsyncram_cbh1:altsyncram1\|ram_block2a22" {  } { { "db/altsyncram_cbh1.tdf" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/db/altsyncram_cbh1.tdf" 681 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Re_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a22 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/" { { 0 { 0 ""} 0 2605 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1740637887972 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MODIFY_FFT:MODIFY_FFT\|RAM:ram_data_store\|altsyncram:mem_Re_rtl_0\|altsyncram_aod1:auto_generated\|altsyncram_cbh1:altsyncram1\|ram_block2a14 " "Destination node MODIFY_FFT:MODIFY_FFT\|RAM:ram_data_store\|altsyncram:mem_Re_rtl_0\|altsyncram_aod1:auto_generated\|altsyncram_cbh1:altsyncram1\|ram_block2a14" {  } { { "db/altsyncram_cbh1.tdf" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/db/altsyncram_cbh1.tdf" 449 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Re_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/" { { 0 { 0 ""} 0 2589 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1740637887972 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MODIFY_FFT:MODIFY_FFT\|RAM:ram_data_store\|altsyncram:mem_Im_rtl_0\|altsyncram_aod1:auto_generated\|altsyncram_cbh1:altsyncram1\|ram_block2a22 " "Destination node MODIFY_FFT:MODIFY_FFT\|RAM:ram_data_store\|altsyncram:mem_Im_rtl_0\|altsyncram_aod1:auto_generated\|altsyncram_cbh1:altsyncram1\|ram_block2a22" {  } { { "db/altsyncram_cbh1.tdf" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/db/altsyncram_cbh1.tdf" 681 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a22 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/" { { 0 { 0 ""} 0 2021 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1740637887972 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MODIFY_FFT:MODIFY_FFT\|RAM:ram_data_store\|altsyncram:mem_Im_rtl_0\|altsyncram_aod1:auto_generated\|altsyncram_cbh1:altsyncram1\|ram_block2a12 " "Destination node MODIFY_FFT:MODIFY_FFT\|RAM:ram_data_store\|altsyncram:mem_Im_rtl_0\|altsyncram_aod1:auto_generated\|altsyncram_cbh1:altsyncram1\|ram_block2a12" {  } { { "db/altsyncram_cbh1.tdf" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/db/altsyncram_cbh1.tdf" 391 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/" { { 0 { 0 ""} 0 2001 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1740637887972 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MODIFY_FFT:MODIFY_FFT\|RAM:ram_data_store\|altsyncram:mem_Re_rtl_0\|altsyncram_aod1:auto_generated\|altsyncram_cbh1:altsyncram1\|ram_block2a20 " "Destination node MODIFY_FFT:MODIFY_FFT\|RAM:ram_data_store\|altsyncram:mem_Re_rtl_0\|altsyncram_aod1:auto_generated\|altsyncram_cbh1:altsyncram1\|ram_block2a20" {  } { { "db/altsyncram_cbh1.tdf" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/db/altsyncram_cbh1.tdf" 623 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Re_rtl_0|altsyncram_aod1:auto_generated|altsyncram_cbh1:altsyncram1|ram_block2a20 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/" { { 0 { 0 ""} 0 2601 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1740637887972 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1740637887972 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1740637887972 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|always0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/" { { 0 { 0 ""} 0 2820 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1740637887972 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|Equal0~7  " "Automatically promoted node MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|Equal0~7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1740637887972 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MODIFY_FFT:MODIFY_FFT\|RAM:ram_data_store\|en_radix~0 " "Destination node MODIFY_FFT:MODIFY_FFT\|RAM:ram_data_store\|en_radix~0" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/RAM.v" 22 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|en_radix~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/" { { 0 { 0 ""} 0 4457 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1740637887972 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1740637887972 ""}  } { { "../CONTROL2.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/CONTROL2.v" 115 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|Equal0~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/" { { 0 { 0 ""} 0 4424 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1740637887972 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1740637888123 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1740637888123 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1740637888123 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1740637888139 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1740637888139 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1740637888139 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1740637888202 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "208 Embedded multiplier block " "Packed 208 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1740637888204 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "132 " "Created 132 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Quartus II" 0 -1 1740637888204 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1740637888204 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "5 unused 3.3V 1 4 0 " "Number of I/O pins in group: 5 (unused VREF, 3.3V VCCIO, 1 input, 4 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1740637888212 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1740637888212 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1740637888212 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 41 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1740637888212 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 31 2 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 31 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1740637888212 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 43 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1740637888212 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 2 38 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 2 total pin(s) used --  38 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1740637888212 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 39 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1740637888212 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 9 27 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 9 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1740637888212 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 40 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1740637888212 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1740637888212 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1740637888212 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1740637888212 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1740637888233 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1740637888968 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1740637889447 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1740637889447 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1740637889910 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1740637889910 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1740637890117 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X25_Y14 X37_Y27 " "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27" {  } { { "loc" "" { Generic "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27"} { { 11 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27"} 25 14 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1740637891061 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1740637891061 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1740637891237 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1740637891253 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1740637891253 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1740637891253 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.58 " "Total time spent on timing analysis during the Fitter is 0.58 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1740637891300 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1740637891300 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "37 " "Found 37 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tx_o 0 " "Pin \"tx_o\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1740637891332 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[0\] 0 " "Pin \"led\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1740637891332 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[1\] 0 " "Pin \"led\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1740637891332 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[2\] 0 " "Pin \"led\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1740637891332 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[3\] 0 " "Pin \"led\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1740637891332 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[0\] 0 " "Pin \"HEX0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1740637891332 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[1\] 0 " "Pin \"HEX0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1740637891332 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[2\] 0 " "Pin \"HEX0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1740637891332 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[3\] 0 " "Pin \"HEX0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1740637891332 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[4\] 0 " "Pin \"HEX0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1740637891332 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[5\] 0 " "Pin \"HEX0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1740637891332 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[6\] 0 " "Pin \"HEX0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1740637891332 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[7\] 0 " "Pin \"HEX0\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1740637891332 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[0\] 0 " "Pin \"HEX1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1740637891332 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[1\] 0 " "Pin \"HEX1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1740637891332 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[2\] 0 " "Pin \"HEX1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1740637891332 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[3\] 0 " "Pin \"HEX1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1740637891332 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[4\] 0 " "Pin \"HEX1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1740637891332 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[5\] 0 " "Pin \"HEX1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1740637891332 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[6\] 0 " "Pin \"HEX1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1740637891332 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[7\] 0 " "Pin \"HEX1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1740637891332 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[0\] 0 " "Pin \"HEX2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1740637891332 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[1\] 0 " "Pin \"HEX2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1740637891332 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[2\] 0 " "Pin \"HEX2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1740637891332 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[3\] 0 " "Pin \"HEX2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1740637891332 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[4\] 0 " "Pin \"HEX2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1740637891332 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[5\] 0 " "Pin \"HEX2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1740637891332 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[6\] 0 " "Pin \"HEX2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1740637891332 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[7\] 0 " "Pin \"HEX2\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1740637891332 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[0\] 0 " "Pin \"HEX3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1740637891332 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[1\] 0 " "Pin \"HEX3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1740637891332 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[2\] 0 " "Pin \"HEX3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1740637891332 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[3\] 0 " "Pin \"HEX3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1740637891332 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[4\] 0 " "Pin \"HEX3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1740637891332 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[5\] 0 " "Pin \"HEX3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1740637891332 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[6\] 0 " "Pin \"HEX3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1740637891332 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[7\] 0 " "Pin \"HEX3\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1740637891332 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1740637891332 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1740637891777 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1740637891890 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1740637892308 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1740637892506 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1740637892522 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1740637892569 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/output_files/top_module.fit.smsg " "Generated suppressed messages file D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/output_files/top_module.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1740637892728 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4866 " "Peak virtual memory: 4866 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1740637893127 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 27 09:31:33 2025 " "Processing ended: Thu Feb 27 09:31:33 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1740637893127 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1740637893127 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1740637893127 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1740637893127 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1740637893908 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1740637893908 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 27 09:31:33 2025 " "Processing started: Thu Feb 27 09:31:33 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1740637893908 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1740637893908 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off top_module -c top_module " "Command: quartus_asm --read_settings_files=off --write_settings_files=off top_module -c top_module" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1740637893908 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1740637894638 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1740637894674 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4551 " "Peak virtual memory: 4551 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1740637895004 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 27 09:31:35 2025 " "Processing ended: Thu Feb 27 09:31:35 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1740637895004 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1740637895004 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1740637895004 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1740637895004 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1740637895594 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1740637895972 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1740637895972 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 27 09:31:35 2025 " "Processing started: Thu Feb 27 09:31:35 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1740637895972 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1740637895972 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta top_module -c top_module " "Command: quartus_sta top_module -c top_module" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1740637895972 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1740637896068 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1740637896229 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1740637896243 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1740637896243 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "111 " "TimeQuest Timing Analyzer is analyzing 111 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1740637896374 ""}
{ "Info" "ISTA_SDC_FOUND" "db/SDC3.sdc " "Reading SDC File: 'db/SDC3.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1740637896411 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|addres_1st_generator:addres_1st_generator\|en_rd " "Node: MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|addres_1st_generator:addres_1st_generator\|en_rd was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1740637896423 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|en_rd"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MODIFY_FFT:MODIFY_FFT\|demultiplexor:demux_inst\|out_valid " "Node: MODIFY_FFT:MODIFY_FFT\|demultiplexor:demux_inst\|out_valid was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1740637896425 "|top_module|MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid"}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1740637896431 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1740637896433 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.500 " "Worst-case setup slack is 12.500" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1740637896456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1740637896456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.500         0.000 CLK  " "   12.500         0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1740637896456 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1740637896456 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.445 " "Worst-case hold slack is 0.445" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1740637896456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1740637896456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445         0.000 CLK  " "    0.445         0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1740637896456 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1740637896456 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1740637896466 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1740637896468 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 7.436 " "Worst-case minimum pulse width slack is 7.436" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1740637896470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1740637896470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.436         0.000 CLK  " "    7.436         0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1740637896470 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1740637896470 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1740637896532 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1740637896532 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|addres_1st_generator:addres_1st_generator\|en_rd " "Node: MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|addres_1st_generator:addres_1st_generator\|en_rd was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1740637896577 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|en_rd"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MODIFY_FFT:MODIFY_FFT\|demultiplexor:demux_inst\|out_valid " "Node: MODIFY_FFT:MODIFY_FFT\|demultiplexor:demux_inst\|out_valid was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1740637896577 "|top_module|MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid"}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 16.869 " "Worst-case setup slack is 16.869" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1740637896593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1740637896593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.869         0.000 CLK  " "   16.869         0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1740637896593 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1740637896593 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.215 " "Worst-case hold slack is 0.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1740637896605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1740637896605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 CLK  " "    0.215         0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1740637896605 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1740637896605 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1740637896609 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1740637896609 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 7.873 " "Worst-case minimum pulse width slack is 7.873" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1740637896609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1740637896609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.873         0.000 CLK  " "    7.873         0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1740637896609 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1740637896609 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1740637896656 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1740637896688 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1740637896688 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4562 " "Peak virtual memory: 4562 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1740637896751 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 27 09:31:36 2025 " "Processing ended: Thu Feb 27 09:31:36 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1740637896751 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1740637896751 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1740637896751 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1740637896751 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 87 s " "Quartus II Full Compilation was successful. 0 errors, 87 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1740637897373 ""}
