module d_ff(input wire D, clk, output wire Q);
	always @(posedge clk) begin
		Q <= ~D;
	end
endmodule