module RoundAnyRawFNToRecFN_3( 
  input         io_invalidExc, 
  input         io_in_isNaN, 
  input         io_in_isInf, 
  input         io_in_isZero, 
  input         io_in_sign, 
  input  [12:0] io_in_sExp, 
  input  [53:0] io_in_sig, 
  input  [2:0]  io_roundingMode, 
  output [32:0] io_out, 
  output [4:0]  io_exceptionFlags 
);
  wire  roundingMode_near_even; 
  wire  roundingMode_min; 
  wire  roundingMode_max; 
  wire  roundingMode_near_maxMag; 
  wire  roundingMode_odd; 
  wire  _T_11; 
  wire  _T_12; 
  wire  _T_13; 
  wire  roundMagUp; 
  wire [13:0] sAdjustedExp; 
  wire [25:0] _T_14; 
  wire [27:0] _T_15; 
  wire  _T_16; 
  wire [26:0] adjustedSig; 
  wire [8:0] _T_23; 
  wire [8:0] _T_24; 
  wire  _T_25; 
  wire [7:0] _T_26; 
  wire  _T_27; 
  wire [6:0] _T_28; 
  wire  _T_29; 
  wire [5:0] _T_30; 
  wire [64:0] _T_31; 
  wire [21:0] _T_32; 
  wire [15:0] _T_33; 
  wire [7:0] _T_36; 
  wire [15:0] _T_37; 
  wire [7:0] _T_38; 
  wire [15:0] _GEN_0; 
  wire [15:0] _T_39; 
  wire [15:0] _T_41; 
  wire [15:0] _T_42; 
  wire [11:0] _T_46; 
  wire [15:0] _GEN_1; 
  wire [15:0] _T_47; 
  wire [11:0] _T_48; 
  wire [15:0] _GEN_2; 
  wire [15:0] _T_49; 
  wire [15:0] _T_51; 
  wire [15:0] _T_52; 
  wire [13:0] _T_56; 
  wire [15:0] _GEN_3; 
  wire [15:0] _T_57; 
  wire [13:0] _T_58; 
  wire [15:0] _GEN_4; 
  wire [15:0] _T_59; 
  wire [15:0] _T_61; 
  wire [15:0] _T_62; 
  wire [14:0] _T_66; 
  wire [15:0] _GEN_5; 
  wire [15:0] _T_67; 
  wire [14:0] _T_68; 
  wire [15:0] _GEN_6; 
  wire [15:0] _T_69; 
  wire [15:0] _T_71; 
  wire [15:0] _T_72; 
  wire [5:0] _T_73; 
  wire [3:0] _T_74; 
  wire [1:0] _T_75; 
  wire  _T_76; 
  wire  _T_77; 
  wire [1:0] _T_78; 
  wire [1:0] _T_79; 
  wire  _T_80; 
  wire  _T_81; 
  wire [1:0] _T_82; 
  wire [3:0] _T_83; 
  wire [1:0] _T_84; 
  wire  _T_85; 
  wire  _T_86; 
  wire [1:0] _T_87; 
  wire [5:0] _T_88; 
  wire [21:0] _T_89; 
  wire [21:0] _T_90; 
  wire [21:0] _T_91; 
  wire [21:0] _T_92; 
  wire [24:0] _T_93; 
  wire [2:0] _T_97; 
  wire [1:0] _T_98; 
  wire  _T_99; 
  wire  _T_100; 
  wire [1:0] _T_101; 
  wire  _T_102; 
  wire [2:0] _T_103; 
  wire [2:0] _T_104; 
  wire [24:0] _T_105; 
  wire [24:0] _T_106; 
  wire [26:0] _T_108; 
  wire [25:0] _T_109; 
  wire [26:0] _T_110; 
  wire [26:0] _T_111; 
  wire [26:0] _T_112; 
  wire [26:0] _T_113; 
  wire  _T_114; 
  wire [26:0] _T_115; 
  wire  _T_116; 
  wire  _T_117; 
  wire  _T_118; 
  wire  _T_119; 
  wire  _T_120; 
  wire  _T_121; 
  wire [26:0] _T_122; 
  wire [24:0] _T_123; 
  wire [25:0] _T_124; 
  wire  _T_125; 
  wire  _T_126; 
  wire  _T_127; 
  wire [25:0] _T_129; 
  wire [25:0] _T_130; 
  wire [25:0] _T_131; 
  wire [26:0] _T_132; 
  wire [26:0] _T_133; 
  wire [24:0] _T_134; 
  wire  _T_135; 
  wire [25:0] _T_136; 
  wire [25:0] _T_137; 
  wire [25:0] _GEN_7; 
  wire [25:0] _T_138; 
  wire [25:0] _T_139; 
  wire [1:0] _T_140; 
  wire [2:0] _T_141; 
  wire [13:0] _GEN_8; 
  wire [14:0] _T_142; 
  wire [8:0] common_expOut; 
  wire [22:0] common_fractOut; 
  wire [7:0] _T_147; 
  wire  common_overflow; 
  wire  common_totalUnderflow; 
  wire  _T_151; 
  wire [1:0] _T_155; 
  wire  _T_156; 
  wire  _T_159; 
  wire  _T_160; 
  wire  _T_161; 
  wire  _T_163; 
  wire [5:0] _T_165; 
  wire  _T_166; 
  wire  _T_167; 
  wire  _T_168; 
  wire  _T_169; 
  wire  _T_171; 
  wire  _T_176; 
  wire  _T_178; 
  wire  _T_179; 
  wire  _T_180; 
  wire  _T_181; 
  wire  _T_182; 
  wire  common_underflow; 
  wire  common_inexact; 
  wire  isNaNOut; 
  wire  _T_185; 
  wire  _T_186; 
  wire  _T_187; 
  wire  _T_188; 
  wire  commonCase; 
  wire  overflow; 
  wire  underflow; 
  wire  _T_189; 
  wire  inexact; 
  wire  overflow_roundMagUp; 
  wire  _T_191; 
  wire  _T_192; 
  wire  pegMinNonzeroMagOut; 
  wire  _T_193; 
  wire  pegMaxFiniteMagOut; 
  wire  _T_194; 
  wire  notNaN_isInfOut; 
  wire  signOut; 
  wire  _T_195; 
  wire [8:0] _T_196; 
  wire [8:0] _T_197; 
  wire [8:0] _T_198; 
  wire [8:0] _T_200; 
  wire [8:0] _T_201; 
  wire [8:0] _T_202; 
  wire [8:0] _T_203; 
  wire [8:0] _T_204; 
  wire [8:0] _T_205; 
  wire [8:0] _T_206; 
  wire [8:0] _T_207; 
  wire [8:0] _T_208; 
  wire [8:0] _T_209; 
  wire [8:0] _T_210; 
  wire [8:0] _T_211; 
  wire [8:0] _T_212; 
  wire [8:0] _T_213; 
  wire [8:0] _T_214; 
  wire [8:0] _T_215; 
  wire [8:0] expOut; 
  wire  _T_216; 
  wire  _T_217; 
  wire [22:0] _T_218; 
  wire [22:0] _T_219; 
  wire [22:0] _T_221; 
  wire [22:0] fractOut; 
  wire [9:0] _T_222; 
  wire [1:0] _T_224; 
  wire [1:0] _T_225; 
  wire [2:0] _T_226; 
  assign roundingMode_near_even = io_roundingMode == 3'h0; 
  assign roundingMode_min = io_roundingMode == 3'h2; 
  assign roundingMode_max = io_roundingMode == 3'h3; 
  assign roundingMode_near_maxMag = io_roundingMode == 3'h4; 
  assign roundingMode_odd = io_roundingMode == 3'h5; 
  assign _T_11 = roundingMode_min & io_in_sign; 
  assign _T_12 = io_in_sign == 1'h0; 
  assign _T_13 = roundingMode_max & _T_12; 
  assign roundMagUp = _T_11 | _T_13; 
  assign sAdjustedExp = $signed(io_in_sExp) + $signed(-13'sh700); 
  assign _T_14 = io_in_sig[53:28]; 
  assign _T_15 = io_in_sig[27:0]; 
  assign _T_16 = _T_15 != 28'h0; 
  assign adjustedSig = {_T_14,_T_16}; 
  assign _T_23 = sAdjustedExp[8:0]; 
  assign _T_24 = ~ _T_23; 
  assign _T_25 = _T_24[8]; 
  assign _T_26 = _T_24[7:0]; 
  assign _T_27 = _T_26[7]; 
  assign _T_28 = _T_26[6:0]; 
  assign _T_29 = _T_28[6]; 
  assign _T_30 = _T_28[5:0]; 
  assign _T_31 = $signed(-65'sh10000000000000000) >>> _T_30; 
  assign _T_32 = _T_31[63:42]; 
  assign _T_33 = _T_32[15:0]; 
  assign _T_36 = _T_33[15:8]; 
  assign _T_37 = {{8'd0}, _T_36}; 
  assign _T_38 = _T_33[7:0]; 
  assign _GEN_0 = {{8'd0}, _T_38}; 
  assign _T_39 = _GEN_0 << 8; 
  assign _T_41 = _T_39 & 16'hff00; 
  assign _T_42 = _T_37 | _T_41; 
  assign _T_46 = _T_42[15:4]; 
  assign _GEN_1 = {{4'd0}, _T_46}; 
  assign _T_47 = _GEN_1 & 16'hf0f; 
  assign _T_48 = _T_42[11:0]; 
  assign _GEN_2 = {{4'd0}, _T_48}; 
  assign _T_49 = _GEN_2 << 4; 
  assign _T_51 = _T_49 & 16'hf0f0; 
  assign _T_52 = _T_47 | _T_51; 
  assign _T_56 = _T_52[15:2]; 
  assign _GEN_3 = {{2'd0}, _T_56}; 
  assign _T_57 = _GEN_3 & 16'h3333; 
  assign _T_58 = _T_52[13:0]; 
  assign _GEN_4 = {{2'd0}, _T_58}; 
  assign _T_59 = _GEN_4 << 2; 
  assign _T_61 = _T_59 & 16'hcccc; 
  assign _T_62 = _T_57 | _T_61; 
  assign _T_66 = _T_62[15:1]; 
  assign _GEN_5 = {{1'd0}, _T_66}; 
  assign _T_67 = _GEN_5 & 16'h5555; 
  assign _T_68 = _T_62[14:0]; 
  assign _GEN_6 = {{1'd0}, _T_68}; 
  assign _T_69 = _GEN_6 << 1; 
  assign _T_71 = _T_69 & 16'haaaa; 
  assign _T_72 = _T_67 | _T_71; 
  assign _T_73 = _T_32[21:16]; 
  assign _T_74 = _T_73[3:0]; 
  assign _T_75 = _T_74[1:0]; 
  assign _T_76 = _T_75[0]; 
  assign _T_77 = _T_75[1]; 
  assign _T_78 = {_T_76,_T_77}; 
  assign _T_79 = _T_74[3:2]; 
  assign _T_80 = _T_79[0]; 
  assign _T_81 = _T_79[1]; 
  assign _T_82 = {_T_80,_T_81}; 
  assign _T_83 = {_T_78,_T_82}; 
  assign _T_84 = _T_73[5:4]; 
  assign _T_85 = _T_84[0]; 
  assign _T_86 = _T_84[1]; 
  assign _T_87 = {_T_85,_T_86}; 
  assign _T_88 = {_T_83,_T_87}; 
  assign _T_89 = {_T_72,_T_88}; 
  assign _T_90 = ~ _T_89; 
  assign _T_91 = _T_29 ? 22'h0 : _T_90; 
  assign _T_92 = ~ _T_91; 
  assign _T_93 = {_T_92,3'h7}; 
  assign _T_97 = _T_31[2:0]; 
  assign _T_98 = _T_97[1:0]; 
  assign _T_99 = _T_98[0]; 
  assign _T_100 = _T_98[1]; 
  assign _T_101 = {_T_99,_T_100}; 
  assign _T_102 = _T_97[2]; 
  assign _T_103 = {_T_101,_T_102}; 
  assign _T_104 = _T_29 ? _T_103 : 3'h0; 
  assign _T_105 = _T_27 ? _T_93 : {{22'd0}, _T_104}; 
  assign _T_106 = _T_25 ? _T_105 : 25'h0; 
  assign _T_108 = {_T_106,2'h3}; 
  assign _T_109 = _T_108[26:1]; 
  assign _T_110 = {1'h0,_T_109}; 
  assign _T_111 = ~ _T_110; 
  assign _T_112 = _T_111 & _T_108; 
  assign _T_113 = adjustedSig & _T_112; 
  assign _T_114 = _T_113 != 27'h0; 
  assign _T_115 = adjustedSig & _T_110; 
  assign _T_116 = _T_115 != 27'h0; 
  assign _T_117 = _T_114 | _T_116; 
  assign _T_118 = roundingMode_near_even | roundingMode_near_maxMag; 
  assign _T_119 = _T_118 & _T_114; 
  assign _T_120 = roundMagUp & _T_117; 
  assign _T_121 = _T_119 | _T_120; 
  assign _T_122 = adjustedSig | _T_108; 
  assign _T_123 = _T_122[26:2]; 
  assign _T_124 = _T_123 + 25'h1; 
  assign _T_125 = roundingMode_near_even & _T_114; 
  assign _T_126 = _T_116 == 1'h0; 
  assign _T_127 = _T_125 & _T_126; 
  assign _T_129 = _T_127 ? _T_109 : 26'h0; 
  assign _T_130 = ~ _T_129; 
  assign _T_131 = _T_124 & _T_130; 
  assign _T_132 = ~ _T_108; 
  assign _T_133 = adjustedSig & _T_132; 
  assign _T_134 = _T_133[26:2]; 
  assign _T_135 = roundingMode_odd & _T_117; 
  assign _T_136 = _T_112[26:1]; 
  assign _T_137 = _T_135 ? _T_136 : 26'h0; 
  assign _GEN_7 = {{1'd0}, _T_134}; 
  assign _T_138 = _GEN_7 | _T_137; 
  assign _T_139 = _T_121 ? _T_131 : _T_138; 
  assign _T_140 = _T_139[25:24]; 
  assign _T_141 = {1'b0,$signed(_T_140)}; 
  assign _GEN_8 = {{11{_T_141[2]}},_T_141}; 
  assign _T_142 = $signed(sAdjustedExp) + $signed(_GEN_8); 
  assign common_expOut = _T_142[8:0]; 
  assign common_fractOut = _T_139[22:0]; 
  assign _T_147 = _T_142[14:7]; 
  assign common_overflow = $signed(_T_147) >= $signed(8'sh3); 
  assign common_totalUnderflow = $signed(_T_142) < $signed(15'sh6b); 
  assign _T_151 = adjustedSig[1]; 
  assign _T_155 = adjustedSig[1:0]; 
  assign _T_156 = _T_155 != 2'h0; 
  assign _T_159 = _T_118 & _T_151; 
  assign _T_160 = roundMagUp & _T_156; 
  assign _T_161 = _T_159 | _T_160; 
  assign _T_163 = _T_139[24]; 
  assign _T_165 = sAdjustedExp[13:8]; 
  assign _T_166 = $signed(_T_165) <= $signed(6'sh0); 
  assign _T_167 = _T_117 & _T_166; 
  assign _T_168 = _T_108[3]; 
  assign _T_169 = _T_108[2]; 
  assign _T_171 = _T_167 & _T_169; 
  assign _T_176 = _T_168 == 1'h0; 
  assign _T_178 = _T_176 & _T_163; 
  assign _T_179 = _T_178 & _T_114; 
  assign _T_180 = _T_179 & _T_161; 
  assign _T_181 = _T_180 == 1'h0; 
  assign _T_182 = _T_171 & _T_181; 
  assign common_underflow = common_totalUnderflow | _T_182; 
  assign common_inexact = common_totalUnderflow | _T_117; 
  assign isNaNOut = io_invalidExc | io_in_isNaN; 
  assign _T_185 = isNaNOut == 1'h0; 
  assign _T_186 = io_in_isInf == 1'h0; 
  assign _T_187 = _T_185 & _T_186; 
  assign _T_188 = io_in_isZero == 1'h0; 
  assign commonCase = _T_187 & _T_188; 
  assign overflow = commonCase & common_overflow; 
  assign underflow = commonCase & common_underflow; 
  assign _T_189 = commonCase & common_inexact; 
  assign inexact = overflow | _T_189; 
  assign overflow_roundMagUp = _T_118 | roundMagUp; 
  assign _T_191 = commonCase & common_totalUnderflow; 
  assign _T_192 = roundMagUp | roundingMode_odd; 
  assign pegMinNonzeroMagOut = _T_191 & _T_192; 
  assign _T_193 = overflow_roundMagUp == 1'h0; 
  assign pegMaxFiniteMagOut = overflow & _T_193; 
  assign _T_194 = overflow & overflow_roundMagUp; 
  assign notNaN_isInfOut = io_in_isInf | _T_194; 
  assign signOut = isNaNOut ? 1'h0 : io_in_sign; 
  assign _T_195 = io_in_isZero | common_totalUnderflow; 
  assign _T_196 = _T_195 ? 9'h1c0 : 9'h0; 
  assign _T_197 = ~ _T_196; 
  assign _T_198 = common_expOut & _T_197; 
  assign _T_200 = pegMinNonzeroMagOut ? 9'h194 : 9'h0; 
  assign _T_201 = ~ _T_200; 
  assign _T_202 = _T_198 & _T_201; 
  assign _T_203 = pegMaxFiniteMagOut ? 9'h80 : 9'h0; 
  assign _T_204 = ~ _T_203; 
  assign _T_205 = _T_202 & _T_204; 
  assign _T_206 = notNaN_isInfOut ? 9'h40 : 9'h0; 
  assign _T_207 = ~ _T_206; 
  assign _T_208 = _T_205 & _T_207; 
  assign _T_209 = pegMinNonzeroMagOut ? 9'h6b : 9'h0; 
  assign _T_210 = _T_208 | _T_209; 
  assign _T_211 = pegMaxFiniteMagOut ? 9'h17f : 9'h0; 
  assign _T_212 = _T_210 | _T_211; 
  assign _T_213 = notNaN_isInfOut ? 9'h180 : 9'h0; 
  assign _T_214 = _T_212 | _T_213; 
  assign _T_215 = isNaNOut ? 9'h1c0 : 9'h0; 
  assign expOut = _T_214 | _T_215; 
  assign _T_216 = isNaNOut | io_in_isZero; 
  assign _T_217 = _T_216 | common_totalUnderflow; 
  assign _T_218 = isNaNOut ? 23'h400000 : 23'h0; 
  assign _T_219 = _T_217 ? _T_218 : common_fractOut; 
  assign _T_221 = pegMaxFiniteMagOut ? 23'h7fffff : 23'h0; 
  assign fractOut = _T_219 | _T_221; 
  assign _T_222 = {signOut,expOut}; 
  assign _T_224 = {underflow,inexact}; 
  assign _T_225 = {io_invalidExc,1'h0}; 
  assign _T_226 = {_T_225,overflow}; 
  assign io_out = {_T_222,fractOut}; 
  assign io_exceptionFlags = {_T_226,_T_224}; 
endmodule
