Name: Manas Ranjan Sahu 
Company: CODTECH IT SOLUTION
ID:CT08DS30
Domain: VLSI 
Duration: June to July 2024
Mentor: SRAVANI GOUNI

Overview of the Project

Project: Designing FSM using Verilog 


The objective of this project aims to provide a comprehensive understanding of FSM design and Verilog coding, preparing the student for advanced topics in digital design and hardware description languages.






