[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2920071 heartbeat IPC: 3.425 cumulative IPC: 3.425 (Simulation time: 00 hr 00 min 46 sec)
Warmup finished CPU 0 instructions: 10000001 cycles: 2920071 cumulative IPC: 3.425 (Simulation time: 00 hr 00 min 46 sec)
Warmup complete CPU 0 instructions: 10000001 cycles: 2920071 cumulative IPC: 3.425 (Simulation time: 00 hr 00 min 46 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 13162531 heartbeat IPC: 0.9763 cumulative IPC: 0.9763 (Simulation time: 00 hr 02 min 06 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 22352580 heartbeat IPC: 1.088 cumulative IPC: 1.029 (Simulation time: 00 hr 03 min 20 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 30271250 heartbeat IPC: 1.263 cumulative IPC: 1.097 (Simulation time: 00 hr 04 min 27 sec)
Simulation finished CPU 0 instructions: 40000002 cycles: 36494695 cumulative IPC: 1.096 (Simulation time: 00 hr 05 min 41 sec)
Simulation complete CPU 0 instructions: 40000002 cycles: 36494695 cumulative IPC: 1.096 (Simulation time: 00 hr 05 min 41 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs perlbench_135B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.096 instructions: 40000002 cycles: 36494695
CPU 0 Branch Prediction Accuracy: 93.93% MPKI: 13.5 Average ROB Occupancy at Mispredict: 36.63
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.04325
BRANCH_INDIRECT: 0.9166
BRANCH_CONDITIONAL: 10.71
BRANCH_DIRECT_CALL: 0.004475
BRANCH_INDIRECT_CALL: 1.733
BRANCH_RETURN: 0.09205

cpu0->cpu0_STLB TOTAL        ACCESS:     331499 HIT:     329952 MISS:       1547 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     331499 HIT:     329952 MISS:       1547 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 326.2 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     875220 HIT:     831501 MISS:      43719 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     711649 HIT:     679081 MISS:      32568 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      43537 HIT:      35484 MISS:       8053 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     116818 HIT:     116747 MISS:         71 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       3216 HIT:        189 MISS:       3027 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 64.37 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    4481076 HIT:    4069470 MISS:     411606 MSHR_MERGE:     104978
cpu0->cpu0_L1I LOAD         ACCESS:    4481076 HIT:    4069470 MISS:     411606 MSHR_MERGE:     104978
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 8.088 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   14377727 HIT:   13768243 MISS:     609484 MSHR_MERGE:     157708
cpu0->cpu0_L1D LOAD         ACCESS:    8039752 HIT:    7548552 MISS:     491200 MSHR_MERGE:      86179
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    6334509 HIT:    6219449 MISS:     115060 MSHR_MERGE:      71521
cpu0->cpu0_L1D TRANSLATION  ACCESS:       3466 HIT:        242 MISS:       3224 MSHR_MERGE:          8
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 13.71 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    3927353 HIT:    3827590 MISS:      99763 MSHR_MERGE:      62664
cpu0->cpu0_ITLB LOAD         ACCESS:    3927353 HIT:    3827590 MISS:      99763 MSHR_MERGE:      62664
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.823 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   13647910 HIT:   13271586 MISS:     376324 MSHR_MERGE:      81924
cpu0->cpu0_DTLB LOAD         ACCESS:   13647910 HIT:   13271586 MISS:     376324 MSHR_MERGE:      81924
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.617 cycles
cpu0->LLC TOTAL        ACCESS:      57873 HIT:      42281 MISS:      15592 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      32568 HIT:      23861 MISS:       8707 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:       8053 HIT:       5264 MISS:       2789 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      14225 HIT:      11541 MISS:       2684 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       3027 HIT:       1615 MISS:       1412 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 139.2 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        649
  ROW_BUFFER_MISS:      12259
  AVG DBUS CONGESTED CYCLE: 16.26
Channel 0 WQ ROW_BUFFER_HIT:        383
  ROW_BUFFER_MISS:       2148
  FULL:          0
Channel 0 REFRESHES ISSUED:       3041
