
===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_ff_n40C_1v95 Corner ===================================

Startpoint: en (input port clocked by clk)
Endpoint: _350_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002784    0.013858    0.007195    1.007195 ^ en (in)
                                                         en (net)
                      0.013858    0.000000    1.007195 ^ input1/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.004669    0.047605    0.058718    1.065913 ^ input1/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net1 (net)
                      0.047605    0.000154    1.066067 ^ fanout47/A (sky130_fd_sc_hd__buf_2)
     8    0.038737    0.144146    0.152600    1.218667 ^ fanout47/X (sky130_fd_sc_hd__buf_2)
                                                         net47 (net)
                      0.144185    0.001967    1.220634 ^ fanout46/A (sky130_fd_sc_hd__buf_2)
    10    0.044253    0.163546    0.185741    1.406375 ^ fanout46/X (sky130_fd_sc_hd__buf_2)
                                                         net46 (net)
                      0.163576    0.001843    1.408218 ^ _324_/A (sky130_fd_sc_hd__inv_2)
     4    0.013283    0.051649    0.040924    1.449142 v _324_/Y (sky130_fd_sc_hd__inv_2)
                                                         _150_ (net)
                      0.051651    0.000240    1.449381 v _235_/A (sky130_fd_sc_hd__nor4_1)
     3    0.011402    0.355056    0.336526    1.785908 ^ _235_/Y (sky130_fd_sc_hd__nor4_1)
                                                         _082_ (net)
                      0.355056    0.000216    1.786124 ^ max_cap38/A (sky130_fd_sc_hd__buf_1)
     4    0.014310    0.129632    0.122978    1.909102 ^ max_cap38/X (sky130_fd_sc_hd__buf_1)
                                                         net38 (net)
                      0.129635    0.000553    1.909655 ^ _248_/B (sky130_fd_sc_hd__nand4_1)
     2    0.005701    0.069153    0.072490    1.982146 v _248_/Y (sky130_fd_sc_hd__nand4_1)
                                                         _092_ (net)
                      0.069153    0.000113    1.982258 v _249_/A (sky130_fd_sc_hd__nand2_1)
     1    0.003172    0.039535    0.053365    2.035624 ^ _249_/Y (sky130_fd_sc_hd__nand2_1)
                                                         _093_ (net)
                      0.039535    0.000091    2.035714 ^ _250_/B (sky130_fd_sc_hd__nor2_1)
     1    0.002244    0.031418    0.020551    2.056266 v _250_/Y (sky130_fd_sc_hd__nor2_1)
                                                         _014_ (net)
                      0.031418    0.000046    2.056311 v _350_/D (sky130_fd_sc_hd__dfxtp_1)
                                              2.056311   data arrival time

                                  8.000000    8.000000   clock clk (rise edge)
                                  0.000000    8.000000   clock source latency
     1    0.016648    0.060597    0.041195    8.041196 ^ clk (in)
                                                         clk (net)
                      0.060603    0.000000    8.041196 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.039822    0.045091    0.105108    8.146303 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.045113    0.000855    8.147159 ^ clkbuf_2_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.028996    0.037420    0.094474    8.241632 ^ clkbuf_2_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_2_0__leaf_clk (net)
                      0.037431    0.000624    8.242256 ^ _350_/CLK (sky130_fd_sc_hd__dfxtp_1)
                                 -0.250000    7.992256   clock uncertainty
                                  0.000000    7.992256   clock reconvergence pessimism
                                 -0.069273    7.922983   library setup time
                                              7.922983   data required time
---------------------------------------------------------------------------------------------
                                              7.922983   data required time
                                             -2.056311   data arrival time
---------------------------------------------------------------------------------------------
                                              5.866672   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_ff_n40C_1v95 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_ff_n40C_1v95 Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 2 unannotated drivers.
 clkload0/X
 clkload1/Y
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
