

================================================================
== Vitis HLS Report for 'fp2sqr503_mont_136_1_Pipeline_VITIS_LOOP_349_1'
================================================================
* Date:           Tue May 20 14:38:12 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.774 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       19|       19|  0.190 us|  0.190 us|   18|   18|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_349_1  |       17|       17|         3|          2|          1|     8|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    558|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     68|    -|
|Register         |        -|    -|     206|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     206|    626|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln349_fu_121_p2     |         +|   0|  0|  13|           4|           1|
    |add_ln350_fu_180_p2     |         +|   0|  0|  71|          64|          64|
    |tempReg_fu_170_p2       |         +|   0|  0|  71|          64|          64|
    |and_ln350_fu_224_p2     |       and|   0|  0|  64|          64|          64|
    |ap_condition_280        |       and|   0|  0|   2|           1|           1|
    |icmp_ln349_fu_115_p2    |      icmp|   0|  0|  13|           4|           5|
    |or_ln350_19_fu_235_p2   |        or|   0|  0|  64|          64|          64|
    |or_ln350_fu_194_p2      |        or|   0|  0|  64|          64|          64|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    |xor_ln350_43_fu_190_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln350_45_fu_229_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln350_49_fu_207_p2  |       xor|   0|  0|   2|           1|           2|
    |xor_ln350_fu_185_p2     |       xor|   0|  0|  64|          64|          64|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 558|         523|         523|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  14|          3|    1|          3|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_244   |   9|          2|    4|          8|
    |carry_reg_96             |   9|          2|    1|          2|
    |i_fu_48                  |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  68|         15|   13|         27|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   2|   0|    2|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |c_load_6_reg_289             |  64|   0|   64|          0|
    |c_load_reg_275               |  64|   0|   64|          0|
    |carry_reg_96                 |   1|   0|    1|          0|
    |i_fu_48                      |   4|   0|    4|          0|
    |icmp_ln349_reg_256           |   1|   0|    1|          0|
    |tempReg_reg_280              |  64|   0|   64|          0|
    |trunc_ln350_reg_260          |   3|   0|    3|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 206|   0|  206|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+------------------------------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |                  Source Object                 |    C Type    |
+-------------+-----+-----+------------+------------------------------------------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  fp2sqr503_mont.136.1_Pipeline_VITIS_LOOP_349_1|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  fp2sqr503_mont.136.1_Pipeline_VITIS_LOOP_349_1|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  fp2sqr503_mont.136.1_Pipeline_VITIS_LOOP_349_1|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  fp2sqr503_mont.136.1_Pipeline_VITIS_LOOP_349_1|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  fp2sqr503_mont.136.1_Pipeline_VITIS_LOOP_349_1|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  fp2sqr503_mont.136.1_Pipeline_VITIS_LOOP_349_1|  return value|
|c_offset     |   in|    3|     ap_none|                                        c_offset|        scalar|
|c_address0   |  out|    7|   ap_memory|                                               c|         array|
|c_ce0        |  out|    1|   ap_memory|                                               c|         array|
|c_q0         |   in|   64|   ap_memory|                                               c|         array|
|c_address1   |  out|    7|   ap_memory|                                               c|         array|
|c_ce1        |  out|    1|   ap_memory|                                               c|         array|
|c_q1         |   in|   64|   ap_memory|                                               c|         array|
|t1_address0  |  out|    3|   ap_memory|                                              t1|         array|
|t1_ce0       |  out|    1|   ap_memory|                                              t1|         array|
|t1_we0       |  out|    1|   ap_memory|                                              t1|         array|
|t1_d0        |  out|   64|   ap_memory|                                              t1|         array|
+-------------+-----+-----+------------+------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.91>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [src/fpx.c:347->src/fpx.c:140->src/fpx.c:157]   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%c_offset_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %c_offset"   --->   Operation 7 'read' 'c_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.58ns)   --->   "%store_ln347 = store i4 0, i4 %i" [src/fpx.c:347->src/fpx.c:140->src/fpx.c:157]   --->   Operation 8 'store' 'store_ln347' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.inc.i.i"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i_244 = load i4 %i" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:157]   --->   Operation 10 'load' 'i_244' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.73ns)   --->   "%icmp_ln349 = icmp_eq  i4 %i_244, i4 8" [src/fpx.c:349->src/fpx.c:140->src/fpx.c:157]   --->   Operation 11 'icmp' 'icmp_ln349' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (1.73ns)   --->   "%add_ln349 = add i4 %i_244, i4 1" [src/fpx.c:349->src/fpx.c:140->src/fpx.c:157]   --->   Operation 12 'add' 'add_ln349' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln349 = br i1 %icmp_ln349, void %for.inc.i.i.split, void %for.inc.i.preheader.exitStub" [src/fpx.c:349->src/fpx.c:140->src/fpx.c:157]   --->   Operation 13 'br' 'br_ln349' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln350 = trunc i4 %i_244" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:157]   --->   Operation 14 'trunc' 'trunc_ln350' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i1.i3, i3 %c_offset_read, i1 0, i3 %trunc_ln350" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:157]   --->   Operation 15 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln350_22 = zext i7 %tmp_s" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:157]   --->   Operation 16 'zext' 'zext_ln350_22' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%c_addr = getelementptr i64 %c, i32 0, i32 %zext_ln350_22" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:157]   --->   Operation 17 'getelementptr' 'c_addr' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (3.25ns)   --->   "%c_load = load i7 %c_addr" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:157]   --->   Operation 18 'load' 'c_load' <Predicate = (!icmp_ln349)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 112> <RAM>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_525 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i1.i3, i3 %c_offset_read, i1 1, i3 %trunc_ln350" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:157]   --->   Operation 19 'bitconcatenate' 'tmp_525' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln350_23 = zext i7 %tmp_525" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:157]   --->   Operation 20 'zext' 'zext_ln350_23' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%c_addr_32 = getelementptr i64 %c, i32 0, i32 %zext_ln350_23" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:157]   --->   Operation 21 'getelementptr' 'c_addr_32' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (3.25ns)   --->   "%c_load_6 = load i7 %c_addr_32" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:157]   --->   Operation 22 'load' 'c_load_6' <Predicate = (!icmp_ln349)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 112> <RAM>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln347 = store i4 %add_ln349, i4 %i" [src/fpx.c:347->src/fpx.c:140->src/fpx.c:157]   --->   Operation 23 'store' 'store_ln347' <Predicate = (!icmp_ln349)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.77>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%carry = phi i1 0, void %newFuncRoot, i1 %tmp, void %for.inc.i.i.split" [src/fpx.c:349->src/fpx.c:140->src/fpx.c:157]   --->   Operation 24 'phi' 'carry' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 25 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/2] ( I:3.25ns O:3.25ns )   --->   "%c_load = load i7 %c_addr" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:157]   --->   Operation 26 'load' 'c_load' <Predicate = (!icmp_ln349)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 112> <RAM>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln350 = zext i1 %carry" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:157]   --->   Operation 27 'zext' 'zext_ln350' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (3.52ns)   --->   "%tempReg = add i64 %c_load, i64 %zext_ln350" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:157]   --->   Operation 28 'add' 'tempReg' <Predicate = (!icmp_ln349)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/2] ( I:3.25ns O:3.25ns )   --->   "%c_load_6 = load i7 %c_addr_32" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:157]   --->   Operation 29 'load' 'c_load_6' <Predicate = (!icmp_ln349)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 112> <RAM>
ST_2 : Operation 48 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 48 'ret' 'ret_ln0' <Predicate = (icmp_ln349)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 5.84>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%specpipeline_ln347 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44" [src/fpx.c:347->src/fpx.c:140->src/fpx.c:157]   --->   Operation 30 'specpipeline' 'specpipeline_ln347' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%specloopname_ln349 = specloopname void @_ssdm_op_SpecLoopName, void @empty_32" [src/fpx.c:349->src/fpx.c:140->src/fpx.c:157]   --->   Operation 31 'specloopname' 'specloopname_ln349' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln350_21 = zext i3 %trunc_ln350" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:157]   --->   Operation 32 'zext' 'zext_ln350_21' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (3.52ns)   --->   "%add_ln350 = add i64 %c_load_6, i64 %tempReg" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:157]   --->   Operation 33 'add' 'add_ln350' <Predicate = (!icmp_ln349)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%t1_addr = getelementptr i64 %t1, i32 0, i32 %zext_ln350_21" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:157]   --->   Operation 34 'getelementptr' 't1_addr' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln350 = store i64 %add_ln350, i3 %t1_addr" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:157]   --->   Operation 35 'store' 'store_ln350' <Predicate = (!icmp_ln349)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_3 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node xor_ln350_45)   --->   "%xor_ln350 = xor i64 %add_ln350, i64 %tempReg" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:157]   --->   Operation 36 'xor' 'xor_ln350' <Predicate = (!icmp_ln349)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node xor_ln350_45)   --->   "%xor_ln350_43 = xor i64 %c_load_6, i64 %tempReg" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:157]   --->   Operation 37 'xor' 'xor_ln350_43' <Predicate = (!icmp_ln349)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node xor_ln350_45)   --->   "%or_ln350 = or i64 %xor_ln350, i64 %xor_ln350_43" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:157]   --->   Operation 38 'or' 'or_ln350' <Predicate = (!icmp_ln349)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node or_ln350_19)   --->   "%bit_sel = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %tempReg, i64 63" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:157]   --->   Operation 39 'bitselect' 'bit_sel' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node or_ln350_19)   --->   "%xor_ln350_49 = xor i1 %bit_sel, i1 1" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:157]   --->   Operation 40 'xor' 'xor_ln350_49' <Predicate = (!icmp_ln349)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node or_ln350_19)   --->   "%trunc_ln350_20 = trunc i64 %tempReg" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:157]   --->   Operation 41 'trunc' 'trunc_ln350_20' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node or_ln350_19)   --->   "%xor_ln350_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %xor_ln350_49, i63 %trunc_ln350_20" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:157]   --->   Operation 42 'bitconcatenate' 'xor_ln350_s' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node or_ln350_19)   --->   "%and_ln350 = and i64 %c_load, i64 %xor_ln350_s" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:157]   --->   Operation 43 'and' 'and_ln350' <Predicate = (!icmp_ln349)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln350_45 = xor i64 %or_ln350, i64 %add_ln350" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:157]   --->   Operation 44 'xor' 'xor_ln350_45' <Predicate = (!icmp_ln349)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln350_19 = or i64 %xor_ln350_45, i64 %and_ln350" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:157]   --->   Operation 45 'or' 'or_ln350_19' <Predicate = (!icmp_ln349)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %or_ln350_19, i32 63" [src/fpx.c:349->src/fpx.c:140->src/fpx.c:157]   --->   Operation 46 'bitselect' 'tmp' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln349 = br void %for.inc.i.i" [src/fpx.c:349->src/fpx.c:140->src/fpx.c:157]   --->   Operation 47 'br' 'br_ln349' <Predicate = (!icmp_ln349)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ c_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ t1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                     (alloca           ) [ 0100]
c_offset_read         (read             ) [ 0000]
store_ln347           (store            ) [ 0000]
br_ln0                (br               ) [ 0111]
i_244                 (load             ) [ 0000]
icmp_ln349            (icmp             ) [ 0111]
add_ln349             (add              ) [ 0000]
br_ln349              (br               ) [ 0000]
trunc_ln350           (trunc            ) [ 0111]
tmp_s                 (bitconcatenate   ) [ 0000]
zext_ln350_22         (zext             ) [ 0000]
c_addr                (getelementptr    ) [ 0010]
tmp_525               (bitconcatenate   ) [ 0000]
zext_ln350_23         (zext             ) [ 0000]
c_addr_32             (getelementptr    ) [ 0010]
store_ln347           (store            ) [ 0000]
carry                 (phi              ) [ 0010]
speclooptripcount_ln0 (speclooptripcount) [ 0000]
c_load                (load             ) [ 0101]
zext_ln350            (zext             ) [ 0000]
tempReg               (add              ) [ 0101]
c_load_6              (load             ) [ 0101]
specpipeline_ln347    (specpipeline     ) [ 0000]
specloopname_ln349    (specloopname     ) [ 0000]
zext_ln350_21         (zext             ) [ 0000]
add_ln350             (add              ) [ 0000]
t1_addr               (getelementptr    ) [ 0000]
store_ln350           (store            ) [ 0000]
xor_ln350             (xor              ) [ 0000]
xor_ln350_43          (xor              ) [ 0000]
or_ln350              (or               ) [ 0000]
bit_sel               (bitselect        ) [ 0000]
xor_ln350_49          (xor              ) [ 0000]
trunc_ln350_20        (trunc            ) [ 0000]
xor_ln350_s           (bitconcatenate   ) [ 0000]
and_ln350             (and              ) [ 0000]
xor_ln350_45          (xor              ) [ 0000]
or_ln350_19           (or               ) [ 0000]
tmp                   (bitselect        ) [ 0111]
br_ln349              (br               ) [ 0111]
ret_ln0               (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="c_offset">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_offset"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="c">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="t1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i3.i1.i3"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_44"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i64"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i63"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="i_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="c_offset_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="3" slack="0"/>
<pin id="54" dir="0" index="1" bw="3" slack="0"/>
<pin id="55" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c_offset_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="c_addr_gep_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="64" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="0" index="2" bw="7" slack="0"/>
<pin id="62" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr/1 "/>
</bind>
</comp>

<comp id="65" class="1004" name="grp_access_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="7" slack="0"/>
<pin id="67" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="68" dir="0" index="2" bw="0" slack="0"/>
<pin id="70" dir="0" index="4" bw="7" slack="2147483647"/>
<pin id="71" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="72" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="69" dir="1" index="3" bw="64" slack="1"/>
<pin id="73" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_load/1 c_load_6/1 "/>
</bind>
</comp>

<comp id="75" class="1004" name="c_addr_32_gep_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="64" slack="0"/>
<pin id="77" dir="0" index="1" bw="1" slack="0"/>
<pin id="78" dir="0" index="2" bw="7" slack="0"/>
<pin id="79" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr_32/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="t1_addr_gep_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="64" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="0" index="2" bw="3" slack="0"/>
<pin id="87" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t1_addr/3 "/>
</bind>
</comp>

<comp id="90" class="1004" name="store_ln350_access_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="3" slack="0"/>
<pin id="92" dir="0" index="1" bw="64" slack="0"/>
<pin id="93" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="94" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln350/3 "/>
</bind>
</comp>

<comp id="96" class="1005" name="carry_reg_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="1"/>
<pin id="98" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="carry (phireg) "/>
</bind>
</comp>

<comp id="100" class="1004" name="carry_phi_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="1"/>
<pin id="102" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="103" dir="0" index="2" bw="1" slack="1"/>
<pin id="104" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="carry/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="store_ln347_store_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="1" slack="0"/>
<pin id="109" dir="0" index="1" bw="4" slack="0"/>
<pin id="110" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln347/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="i_244_load_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="4" slack="0"/>
<pin id="114" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_244/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="icmp_ln349_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="4" slack="0"/>
<pin id="117" dir="0" index="1" bw="4" slack="0"/>
<pin id="118" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln349/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="add_ln349_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="4" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln349/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="trunc_ln350_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="4" slack="0"/>
<pin id="129" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln350/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="tmp_s_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="7" slack="0"/>
<pin id="133" dir="0" index="1" bw="3" slack="0"/>
<pin id="134" dir="0" index="2" bw="1" slack="0"/>
<pin id="135" dir="0" index="3" bw="3" slack="0"/>
<pin id="136" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="zext_ln350_22_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="7" slack="0"/>
<pin id="143" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln350_22/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="tmp_525_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="7" slack="0"/>
<pin id="148" dir="0" index="1" bw="3" slack="0"/>
<pin id="149" dir="0" index="2" bw="1" slack="0"/>
<pin id="150" dir="0" index="3" bw="3" slack="0"/>
<pin id="151" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_525/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="zext_ln350_23_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="7" slack="0"/>
<pin id="158" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln350_23/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="store_ln347_store_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="4" slack="0"/>
<pin id="163" dir="0" index="1" bw="4" slack="0"/>
<pin id="164" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln347/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="zext_ln350_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln350/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="tempReg_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="64" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tempReg/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="zext_ln350_21_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="3" slack="2"/>
<pin id="178" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln350_21/3 "/>
</bind>
</comp>

<comp id="180" class="1004" name="add_ln350_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="64" slack="1"/>
<pin id="182" dir="0" index="1" bw="64" slack="1"/>
<pin id="183" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln350/3 "/>
</bind>
</comp>

<comp id="185" class="1004" name="xor_ln350_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="64" slack="0"/>
<pin id="187" dir="0" index="1" bw="64" slack="1"/>
<pin id="188" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln350/3 "/>
</bind>
</comp>

<comp id="190" class="1004" name="xor_ln350_43_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="64" slack="1"/>
<pin id="192" dir="0" index="1" bw="64" slack="1"/>
<pin id="193" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln350_43/3 "/>
</bind>
</comp>

<comp id="194" class="1004" name="or_ln350_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="64" slack="0"/>
<pin id="196" dir="0" index="1" bw="64" slack="0"/>
<pin id="197" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln350/3 "/>
</bind>
</comp>

<comp id="200" class="1004" name="bit_sel_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="64" slack="1"/>
<pin id="203" dir="0" index="2" bw="7" slack="0"/>
<pin id="204" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_sel/3 "/>
</bind>
</comp>

<comp id="207" class="1004" name="xor_ln350_49_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln350_49/3 "/>
</bind>
</comp>

<comp id="213" class="1004" name="trunc_ln350_20_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="64" slack="1"/>
<pin id="215" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln350_20/3 "/>
</bind>
</comp>

<comp id="216" class="1004" name="xor_ln350_s_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="64" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="0" index="2" bw="63" slack="0"/>
<pin id="220" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="xor_ln350_s/3 "/>
</bind>
</comp>

<comp id="224" class="1004" name="and_ln350_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="64" slack="1"/>
<pin id="226" dir="0" index="1" bw="64" slack="0"/>
<pin id="227" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln350/3 "/>
</bind>
</comp>

<comp id="229" class="1004" name="xor_ln350_45_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="64" slack="0"/>
<pin id="231" dir="0" index="1" bw="64" slack="0"/>
<pin id="232" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln350_45/3 "/>
</bind>
</comp>

<comp id="235" class="1004" name="or_ln350_19_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="64" slack="0"/>
<pin id="237" dir="0" index="1" bw="64" slack="0"/>
<pin id="238" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln350_19/3 "/>
</bind>
</comp>

<comp id="241" class="1004" name="tmp_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="0"/>
<pin id="243" dir="0" index="1" bw="64" slack="0"/>
<pin id="244" dir="0" index="2" bw="7" slack="0"/>
<pin id="245" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="249" class="1005" name="i_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="4" slack="0"/>
<pin id="251" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="256" class="1005" name="icmp_ln349_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="1"/>
<pin id="258" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln349 "/>
</bind>
</comp>

<comp id="260" class="1005" name="trunc_ln350_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="3" slack="2"/>
<pin id="262" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln350 "/>
</bind>
</comp>

<comp id="265" class="1005" name="c_addr_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="7" slack="1"/>
<pin id="267" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="c_addr "/>
</bind>
</comp>

<comp id="270" class="1005" name="c_addr_32_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="7" slack="1"/>
<pin id="272" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="c_addr_32 "/>
</bind>
</comp>

<comp id="275" class="1005" name="c_load_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="64" slack="1"/>
<pin id="277" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="c_load "/>
</bind>
</comp>

<comp id="280" class="1005" name="tempReg_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="64" slack="1"/>
<pin id="282" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tempReg "/>
</bind>
</comp>

<comp id="289" class="1005" name="c_load_6_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="64" slack="1"/>
<pin id="291" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="c_load_6 "/>
</bind>
</comp>

<comp id="295" class="1005" name="tmp_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="1"/>
<pin id="297" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="6" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="56"><net_src comp="8" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="0" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="63"><net_src comp="2" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="20" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="74"><net_src comp="58" pin="3"/><net_sink comp="65" pin=2"/></net>

<net id="80"><net_src comp="2" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="20" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="82"><net_src comp="75" pin="3"/><net_sink comp="65" pin=0"/></net>

<net id="88"><net_src comp="4" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="20" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="95"><net_src comp="83" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="99"><net_src comp="18" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="106"><net_src comp="96" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="111"><net_src comp="10" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="119"><net_src comp="112" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="120"><net_src comp="12" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="125"><net_src comp="112" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="126"><net_src comp="14" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="130"><net_src comp="112" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="137"><net_src comp="16" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="138"><net_src comp="52" pin="2"/><net_sink comp="131" pin=1"/></net>

<net id="139"><net_src comp="18" pin="0"/><net_sink comp="131" pin=2"/></net>

<net id="140"><net_src comp="127" pin="1"/><net_sink comp="131" pin=3"/></net>

<net id="144"><net_src comp="131" pin="4"/><net_sink comp="141" pin=0"/></net>

<net id="145"><net_src comp="141" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="152"><net_src comp="16" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="52" pin="2"/><net_sink comp="146" pin=1"/></net>

<net id="154"><net_src comp="22" pin="0"/><net_sink comp="146" pin=2"/></net>

<net id="155"><net_src comp="127" pin="1"/><net_sink comp="146" pin=3"/></net>

<net id="159"><net_src comp="146" pin="4"/><net_sink comp="156" pin=0"/></net>

<net id="160"><net_src comp="156" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="165"><net_src comp="121" pin="2"/><net_sink comp="161" pin=0"/></net>

<net id="169"><net_src comp="100" pin="4"/><net_sink comp="166" pin=0"/></net>

<net id="174"><net_src comp="65" pin="7"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="166" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="179"><net_src comp="176" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="184"><net_src comp="180" pin="2"/><net_sink comp="90" pin=1"/></net>

<net id="189"><net_src comp="180" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="198"><net_src comp="185" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="190" pin="2"/><net_sink comp="194" pin=1"/></net>

<net id="205"><net_src comp="38" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="40" pin="0"/><net_sink comp="200" pin=2"/></net>

<net id="211"><net_src comp="200" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="22" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="221"><net_src comp="42" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="207" pin="2"/><net_sink comp="216" pin=1"/></net>

<net id="223"><net_src comp="213" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="228"><net_src comp="216" pin="3"/><net_sink comp="224" pin=1"/></net>

<net id="233"><net_src comp="194" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="180" pin="2"/><net_sink comp="229" pin=1"/></net>

<net id="239"><net_src comp="229" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="224" pin="2"/><net_sink comp="235" pin=1"/></net>

<net id="246"><net_src comp="44" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="235" pin="2"/><net_sink comp="241" pin=1"/></net>

<net id="248"><net_src comp="46" pin="0"/><net_sink comp="241" pin=2"/></net>

<net id="252"><net_src comp="48" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="254"><net_src comp="249" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="255"><net_src comp="249" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="259"><net_src comp="115" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="127" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="268"><net_src comp="58" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="65" pin=2"/></net>

<net id="273"><net_src comp="75" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="278"><net_src comp="65" pin="7"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="283"><net_src comp="170" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="285"><net_src comp="280" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="286"><net_src comp="280" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="287"><net_src comp="280" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="288"><net_src comp="280" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="292"><net_src comp="65" pin="3"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="294"><net_src comp="289" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="298"><net_src comp="241" pin="3"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="100" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: c | {}
	Port: t1 | {3 }
 - Input state : 
	Port: fp2sqr503_mont.136.1_Pipeline_VITIS_LOOP_349_1 : c_offset | {1 }
	Port: fp2sqr503_mont.136.1_Pipeline_VITIS_LOOP_349_1 : c | {1 2 }
  - Chain level:
	State 1
		store_ln347 : 1
		i_244 : 1
		icmp_ln349 : 2
		add_ln349 : 2
		br_ln349 : 3
		trunc_ln350 : 2
		tmp_s : 3
		zext_ln350_22 : 4
		c_addr : 5
		c_load : 6
		tmp_525 : 3
		zext_ln350_23 : 4
		c_addr_32 : 5
		c_load_6 : 6
		store_ln347 : 3
	State 2
		zext_ln350 : 1
		tempReg : 2
	State 3
		t1_addr : 1
		store_ln350 : 2
		xor_ln350 : 1
		or_ln350 : 1
		xor_ln350_49 : 1
		xor_ln350_s : 1
		and_ln350 : 2
		xor_ln350_45 : 1
		or_ln350_19 : 2
		tmp : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |     xor_ln350_fu_185     |    0    |    64   |
|    xor   |    xor_ln350_43_fu_190   |    0    |    64   |
|          |    xor_ln350_49_fu_207   |    0    |    2    |
|          |    xor_ln350_45_fu_229   |    0    |    64   |
|----------|--------------------------|---------|---------|
|          |     add_ln349_fu_121     |    0    |    13   |
|    add   |      tempReg_fu_170      |    0    |    71   |
|          |     add_ln350_fu_180     |    0    |    71   |
|----------|--------------------------|---------|---------|
|    or    |      or_ln350_fu_194     |    0    |    64   |
|          |    or_ln350_19_fu_235    |    0    |    64   |
|----------|--------------------------|---------|---------|
|    and   |     and_ln350_fu_224     |    0    |    64   |
|----------|--------------------------|---------|---------|
|   icmp   |     icmp_ln349_fu_115    |    0    |    13   |
|----------|--------------------------|---------|---------|
|   read   | c_offset_read_read_fu_52 |    0    |    0    |
|----------|--------------------------|---------|---------|
|   trunc  |    trunc_ln350_fu_127    |    0    |    0    |
|          |   trunc_ln350_20_fu_213  |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |       tmp_s_fu_131       |    0    |    0    |
|bitconcatenate|      tmp_525_fu_146      |    0    |    0    |
|          |    xor_ln350_s_fu_216    |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |   zext_ln350_22_fu_141   |    0    |    0    |
|   zext   |   zext_ln350_23_fu_156   |    0    |    0    |
|          |     zext_ln350_fu_166    |    0    |    0    |
|          |   zext_ln350_21_fu_176   |    0    |    0    |
|----------|--------------------------|---------|---------|
| bitselect|      bit_sel_fu_200      |    0    |    0    |
|          |        tmp_fu_241        |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |   554   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
| c_addr_32_reg_270 |    7   |
|   c_addr_reg_265  |    7   |
|  c_load_6_reg_289 |   64   |
|   c_load_reg_275  |   64   |
|    carry_reg_96   |    1   |
|     i_reg_249     |    4   |
| icmp_ln349_reg_256|    1   |
|  tempReg_reg_280  |   64   |
|    tmp_reg_295    |    1   |
|trunc_ln350_reg_260|    3   |
+-------------------+--------+
|       Total       |   216  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_65 |  p0  |   2  |   7  |   14   ||    0    ||    9    |
| grp_access_fu_65 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |   14   ||  3.176  ||    0    ||    18   |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   554  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    0   |   18   |
|  Register |    -   |   216  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   216  |   572  |
+-----------+--------+--------+--------+
