;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-160
	MOV -1, <-26
	MOV -4, <-20
	DJN -1, @-20
	SUB 12, @18
	CMP #12, @200
	SLT 0, -7
	SLT @101, 128
	SUB -207, <-110
	SLT #270, <0
	JMP 130, 1
	ADD -287, <-160
	SPL <124, 106
	JMP 130, 1
	SUB 12, @10
	SUB @121, 103
	SUB @-127, 100
	SUB #72, @100
	SUB #-127, 100
	SLT @6, @2
	SLT 0, -7
	DJN 972, 294
	SUB 246, 61
	DJN 972, 294
	SUB 246, 861
	SUB -12, @10
	CMP 0, -7
	SUB -7, <-120
	SUB -287, <-160
	MOV -1, <-26
	SUB 246, 61
	SUB -287, <-160
	SUB <1, <-0
	SUB <1, <-0
	SLT #270, <0
	SUB <1, <-0
	JMZ 300, -12
	SUB 321, 30
	SUB -7, <-120
	CMP -207, <-160
	SUB -7, <-120
	DJN 6, 2
	CMP #12, @200
	CMP -207, <-160
	ADD #300, -200
	DJN -1, @-20
	SPL 0, <-2
	ADD 240, 60
	DJN -1, @-20
	DJN -1, @-20
	ADD 240, 60
