+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512

----------------------------------------------------------------------------- 
heFFTe performance test
----------------------------------------------------------------------------- 
Backend:   fftw
Size:      512x512x512
MPI ranks:  512
Grids: (8, 8, 8)  (1, 16, 32)  (16, 1, 32)  (16, 32, 1)  (8, 8, 8)  
Time per run: 0.0536035 (s)
Performance:  338.026 GFlops/s
Memory usage: 8MB/rank
Tolerance:    0.0005
Max error:    1.54972e-06

Application 28483635 resources: utime ~843s, stime ~248s, Rss ~68788, inblocks ~842330, outblocks ~160
