# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# vsim -voptargs="+acc" work.roc_tb 
# Start time: 11:11:49 on Feb 29,2024
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.roc_tb(fast)
# Loading work.roc(fast)
add wave -position insertpoint  \
sim:/roc_tb/dut/wr \
sim:/roc_tb/dut/rst \
sim:/roc_tb/dut/data \
sim:/roc_tb/dut/addr \
sim:/roc_tb/dut/data_out
run -all
# ** Note: $finish    : roc_tb.v(31)
#    Time: 40 ns  Iteration: 0  Instance: /roc_tb
# 1
# Break in Module roc_tb at roc_tb.v line 31
add wave -position insertpoint sim:/roc_tb/dut/*
run -all
