# Single Lane Traffic Light Controller

Verilog implementation using FSM with timer logic.
