*******************************************************************
*      Copyright (c) 2004 - 2020 Mentor Graphics Corporation      *
*                       All Rights Reserved                       *
*                                                                 *
*                                                                 *
*   THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION   *
*      WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION       *
*        OR ITS LICENSORS AND IS SUBJECT TO LICENSE TERMS.        *
*                                                                 *
* Program : ../bin/Linux-x86_64-O/oasysGui                        *
* Version : 19.2-p002                                             *
* Date    : Fri Jan 10 14:27:22 PST 2020                          *
* Build   : releases/19.2-49727.0-CentOS_6.5-O                    *
*******************************************************************
 config sdc-v1.7-cpd cli cmd explore mxdb
loading: oasys fp rta dft RTTessent-d ctl verify edit bt upf-c aos conc vcd prot int
checked out licenses: psyncore psynfloorplan psyndft psynpower

         date     : Mon Oct 17 14:43:07 EET 2022
         ppid/pid : 3451/3461
         hostname : hp815.eun.eg
         arch/os  : x86_64/Linux-3.10.0-1062.el7.x86_64 
         install  : /home/vlsi/Installation/Oasys/Oasys-RTL-2019.2.R1
         currdir  : /home/vlsi/Desktop/lab3
         logfile  : /home/vlsi/Desktop/lab3/oasys.log.00
         tmpdir   : /tmp/oasys.3451/
> source /home/vlsi/Installation/Oasys/Oasys-RTL-2019.2.R1/tcl/library/history.tcl
> source scripts/run.tcl
> source scripts/0_init_design.tcl
Directory /home/vlsi/Desktop/lab3/adderPlus does not exists, creating...
Directory /home/vlsi/Desktop/lab3/adderPlus/logs does not exists, creating...
Directory /home/vlsi/Desktop/lab3/adderPlus/rpt does not exists, creating...
Directory /home/vlsi/Desktop/lab3/adderPlus/odb does not exists, creating...
> config_report timing -format {cell edge arrival delay arc_delay net_delay slew net_load load fanout location power_domain}

-----------------------------

Done setting design variables

-----------------------------

> source scripts/1_read_design.tcl
> read_library NangateOpenCellLibrary_typical.lib
info:    File 'NangateOpenCellLibrary_typical.lib', resolved to path '/home/vlsi/Desktop/lab3/lib_data/NangateOpenCellLibrary_typical.lib' using search_path variable.  [CMD-126]
reading /home/vlsi/Desktop/lab3/lib_data/NangateOpenCellLibrary_typical.lib...
Finished reading. Elapsed time= 0 seconds
info:    The technology cmos was specified.  [LIB-200]
info:    delay_model specified was table_lookup.  [LIB-200]
info:    Using the cmos syntax tables...  [LIB-200]
info:    timer ignores arcs of type 'recovery'  [LIB-117]
info:    timer ignores arcs of type 'asynchronous'  [LIB-117]
info:    timer ignores arcs of type 'three state disable'  [LIB-117]
info:    found transparent arc 'DLH_X1/D->Q'  [NL-120]
info:    found transparent arc 'DLH_X2/D->Q'  [NL-120]
info:    found transparent arc 'DLL_X1/D->Q'  [NL-120]
info:    found transparent arc 'DLL_X2/D->Q'  [NL-120]
info:    found transparent arc 'TLAT_X1/D->Q'  [NL-120]
> read_lef NangateOpenCellLibrary.tech.lef
info:    File 'NangateOpenCellLibrary.tech.lef', resolved to path '/home/vlsi/Desktop/lab3/lib_data/NangateOpenCellLibrary.tech.lef' using search_path variable.  [CMD-126]
info:    units per micron 2000 defined in LEF is ignored. Tool uses 20000 units per micron.  [LEF-118]
note:    the above message has more detailed information, see "message LEF-118"
info:    use manufacturing grid 100  [LEF-110]
info:    Site FreePDK45_38x28_10R_NP_162NW_34O defined in /home/vlsi/Desktop/lab3/lib_data/NangateOpenCellLibrary.tech.lef  [LEF-119]
> read_lef NangateOpenCellLibrary.macro.lef
info:    File 'NangateOpenCellLibrary.macro.lef', resolved to path '/home/vlsi/Desktop/lab3/lib_data/NangateOpenCellLibrary.macro.lef' using search_path variable.  [CMD-126]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X1' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X16' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X2' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X4' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X8' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'ZN' of cell 'TINV_X1' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Q' of cell 'TLAT_X1' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
> get_power_domains *
> load_upf /home/vlsi/Desktop/lab3/constraints/demo_adder.85.upf
> source /home/vlsi/Desktop/lab3/constraints/demo_adder.85.upf
> create_power_domain PD_TOP
info:    setting default power domain for scope '/' to '/PD_TOP'  [PF-103]
> create_supply_net VDD
> create_supply_net VSS
> create_supply_port VDD
> connect_supply_net VDD -ports VDD
> connect_supply_net VDD -ports VDD
> set_domain_supply_net PD_TOP -primary_power_net VDD -primary_ground_net VSS
> create_supply_set PD_TOP_primary -function {power VDD} -function {ground VSS}
> associate_supply_set PD_TOP_primary -handle PD_TOP.primary
> add_port_state VDD -state {on85 0.85} -state {on95 0.95}
> create_pst pst1 -supplies VDD
warning: supply name 'VDD' matches both supply port and supply net - assuming supply port  [PF-207]
> add_pst_state st0 -pst pst1 -state on85
> config_tolerance -blackbox true -connection_mismatch true -missing_physical_library true -continue_on_error false
> read_verilog adderPlus.v -include {/home/vlsi/Desktop/lab3/rtl// /home/vlsi/Desktop/lab3/lib_data}
info:    File 'adderPlus.v', resolved to path '/home/vlsi/Desktop/lab3/rtl/adderPlus.v' using search_path variable.  [CMD-126]
> set_max_route_layer 8
Top-most available layer for routing set to metal8
> set_dont_use {NangateOpenCellLibrary/AND2_X1 NangateOpenCellLibrary/AND2_X2 NangateOpenCellLibrary/AND2_X4 NangateOpenCellLibrary/AND3_X1 NangateOpenCellLibrary/AND3_X2 NangateOpenCellLibrary/AND3_X4 NangateOpenCellLibrary/AND4_X1 NangateOpenCellLibrary/AND4_X2 NangateOpenCellLibrary/AND4_X4 NangateOpenCellLibrary/ANTENNA_X1 NangateOpenCellLibrary/AOI21_X1 NangateOpenCellLibrary/AOI21_X2 NangateOpenCellLibrary/AOI21_X4 NangateOpenCellLibrary/AOI22_X1 NangateOpenCellLibrary/AOI22_X2 NangateOpenCellLibrary/AOI22_X4 NangateOpenCellLibrary/AOI211_X1 NangateOpenCellLibrary/AOI211_X2 NangateOpenCellLibrary/AOI211_X4 NangateOpenCellLibrary/AOI221_X1 NangateOpenCellLibrary/AOI221_X2 NangateOpenCellLibrary/AOI221_X4 NangateOpenCellLibrary/AOI222_X1 NangateOpenCellLibrary/AOI222_X2 NangateOpenCellLibrary/AOI222_X4 NangateOpenCellLibrary/BUF_X1 NangateOpenCellLibrary/BUF_X2 NangateOpenCellLibrary/BUF_X4 NangateOpenCellLibrary/BUF_X8 NangateOpenCellLibrary/BUF_X16 NangateOpenCellLibrary/BUF_X32 NangateOpenCellLibrary/CLKBUF_X1 NangateOpenCellLibrary/CLKBUF_X2 NangateOpenCellLibrary/CLKBUF_X3 NangateOpenCellLibrary/CLKGATETST_X1 NangateOpenCellLibrary/CLKGATETST_X2 NangateOpenCellLibrary/CLKGATETST_X4 NangateOpenCellLibrary/CLKGATETST_X8 NangateOpenCellLibrary/CLKGATE_X1 NangateOpenCellLibrary/CLKGATE_X2 NangateOpenCellLibrary/CLKGATE_X4 NangateOpenCellLibrary/CLKGATE_X8 NangateOpenCellLibrary/DFFRS_X1 NangateOpenCellLibrary/DFFRS_X2 NangateOpenCellLibrary/DFFR_X1 NangateOpenCellLibrary/DFFR_X2 NangateOpenCellLibrary/DFFS_X1 NangateOpenCellLibrary/DFFS_X2 NangateOpenCellLibrary/DFF_X1 NangateOpenCellLibrary/DFF_X2 NangateOpenCellLibrary/DLH_X1 NangateOpenCellLibrary/DLH_X2 NangateOpenCellLibrary/DLL_X1 NangateOpenCellLibrary/DLL_X2 NangateOpenCellLibrary/FA_X1 NangateOpenCellLibrary/FILLCELL_X1 NangateOpenCellLibrary/FILLCELL_X2 NangateOpenCellLibrary/FILLCELL_X4 NangateOpenCellLibrary/FILLCELL_X8 NangateOpenCellLibrary/FILLCELL_X16 NangateOpenCellLibrary/FILLCELL_X32 NangateOpenCellLibrary/HA_X1 NangateOpenCellLibrary/INV_X1 NangateOpenCellLibrary/INV_X2 NangateOpenCellLibrary/INV_X4 NangateOpenCellLibrary/INV_X8 NangateOpenCellLibrary/INV_X16 NangateOpenCellLibrary/INV_X32 NangateOpenCellLibrary/LOGIC0_X1 NangateOpenCellLibrary/LOGIC1_X1 NangateOpenCellLibrary/MUX2_X1 NangateOpenCellLibrary/MUX2_X2 NangateOpenCellLibrary/NAND2_X1 NangateOpenCellLibrary/NAND2_X2 NangateOpenCellLibrary/NAND2_X4 NangateOpenCellLibrary/NAND3_X1 NangateOpenCellLibrary/NAND3_X2 NangateOpenCellLibrary/NAND3_X4 NangateOpenCellLibrary/NAND4_X1 NangateOpenCellLibrary/NAND4_X2 NangateOpenCellLibrary/NAND4_X4 NangateOpenCellLibrary/NOR2_X1 NangateOpenCellLibrary/NOR2_X2 NangateOpenCellLibrary/NOR2_X4 NangateOpenCellLibrary/NOR3_X1 NangateOpenCellLibrary/NOR3_X2 NangateOpenCellLibrary/NOR3_X4 NangateOpenCellLibrary/NOR4_X1 NangateOpenCellLibrary/NOR4_X2 NangateOpenCellLibrary/NOR4_X4 NangateOpenCellLibrary/OAI21_X1 NangateOpenCellLibrary/OAI21_X2 NangateOpenCellLibrary/OAI21_X4 NangateOpenCellLibrary/OAI22_X1 NangateOpenCellLibrary/OAI22_X2 NangateOpenCellLibrary/OAI22_X4 NangateOpenCellLibrary/OAI33_X1 NangateOpenCellLibrary/OAI211_X1 NangateOpenCellLibrary/OAI211_X2 NangateOpenCellLibrary/OAI211_X4 ...(34 more)} false
> set_clock_gating_options -control_point before -minimum_bitwidth 4 -sequential_cell latch
info:    test control port not specified - will tie test control pin to 0  [POWER-109]
> set_parameter ungroup_small_hierarchies 0
info:    Parameter 'ungroup_small_hierarchies' set to '0'  [PARAM-104]

-----------------------------

Done preparing design for synthesis

-----------------------------

> source scripts/2_synthesize_optimize.tcl
> synthesize -module adderPlus
starting synthesize at 00:00:02(cpu)/0:00:56(wall) 72MB(vsz)/325MB(peak)
warning: skipping cell ANTENNA_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X2 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X4 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X8 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X16 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X32 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC0_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC1_X1 in the library since it does not have delay arcs  [NL-215]
info:    clock-gating cell for posedge FFs = CLKGATETST_X1 in target library 'default'  [POWER-112]
info:    no clock-gating cell found in target library 'default' for negedge FFs for the given specification  [POWER-113]
info:    clock_gating minimum_width = 4, maximum_fanout = 2147483647, num_stages = 2147483647, sequential_cell = latch, control_port = (null), control_point = before, observability = no, use_discrete_cells = no, create_multi_stage = no, merge_multi_stage = no, exclude_instantiated_clock_gates = no, log = (null), allow_clock_inversion = no  [POWER-111]
info:    setting default power domain for scope '/' to '/PD_TOP'  [PF-103]
info:    synthesizing module 'adderPlus' (depth 1) ((/home/vlsi/Desktop/lab3/rtl/adderPlus.v:1)[7])  [VLOG-400]
info:    module 'adderPlus' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'adderPlus' (depth 1) (1#1) ((/home/vlsi/Desktop/lab3/rtl/adderPlus.v:1)[7])  [VLOG-401]
warning: No library characterized for (process = 1.00 voltage = 0.85 temperature = 25.00) can be found in the database for power domain '/PD_TOP'  [NL-174]
finished synthesize at 00:00:02(cpu)/0:00:56(wall) 72MB(vsz)/337MB(peak)
> write_design /home/vlsi/Desktop/lab3/adderPlus/odb/2_synthesized.odb
info:    design 'adderPlus' has no physical info  [WRITE-120]
warning: WrSdc.. design 'adderPlus' has no timing constraints  [TA-118]
> read_sdc -verbose /home/vlsi/Desktop/lab3/constraints/demo_adder_func.sdc
> 
> ######################################################################
> # 
> #  ------------------------------------------------------------------
> #   Design    : demo_Adder
> #  ------------------------------------------------------------------
> #     SDC timing constraint file
> #  ------------------------------------------------------------------
> #
> 
> 
> set pad_load            2.938768  
> set transition          0.078075
> set io_clock_period     10
> set pad_delay           0.01
> 
> 
> create_clock -name vsysclk -period ${io_clock_period} 
> #[ get_ports sysclk_byp ]
> 
> set_false_path   -from [ get_ports rst ]
warning: Empty from list 
warning: could not find 1 objects:
             rst
> 
> set_load                ${pad_load}   [ all_outputs ]
> set_input_transition    ${transition} [ all_inputs ]
> set_input_delay -clock  vsysclk -rise 0.001 [all_inputs]
> 
> set_output_delay -clock  vsysclk  -fall 0.002 [all_outputs]
>  #   [ expr 0.3 * ${io_clock_period} ] [ all_outputs ] 
>  #   [ remove_from_collection [ all_outputs ] [ get_ports { usb_plus usb_minus }] ]
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> check_timing
Report Check Timing: 
-----+------------------------------+------+--------+------+--------------------------------------
     |Item                          |Errors|Warnings|Status|Description                           
-----+------------------------------+------+--------+------+--------------------------------------
1    |unconstrained_IO              |     0|       0|Passed|Unconstrained IO pin                  
2    |unexpected_assertion          |     0|       0|Passed|Found unexpected timing assertion     
3    |trigger_pin_without_required  |     0|       0|Passed|Trigger pin does not get required data
4    |setup_pin_without_data        |     0|       0|Passed|Setup pin does not get arriving data  
5    |setup_pin_with_clock          |     0|       0|Passed|Setup pin has clock signal arriving   
6    |clock_pin_with_multiple_clocks|     0|       0|Passed|Clock pin has multiple clock signals  
7    |clock_pin_without_clock       |     0|       0|Passed|Clock pin does not have clock signal  
8    |clock_pin_with_data           |     0|       0|Passed|Clock pin has data signal arriving    
-----+------------------------------+------+--------+------+--------------------------------------
> report_design_metrics
Report Physical info: 
------------------------+---------+-----------+------------
                        |         |Area (squm)|Leakage (uW)
------------------------+---------+-----------+------------
Design Name             |adderPlus|           |            
  Total Instances       |       64|        271|       4.834
    Macros              |        0|          0|       0.000
    Pads                |        0|          0|       0.000
    Phys                |        0|          0|       0.000
    Blackboxes          |        0|          0|       0.000
    Cells               |       64|        271|       4.834
      Buffers           |        0|          0|       0.000
      Inverters         |        0|          0|       0.000
      Clock-Gates       |        0|          0|       0.000
      Combinational     |       64|        271|       4.834
      Latches           |        0|          0|       0.000
      FlipFlops         |        0|          0|       0.000
       Single-Bit FF    |        0|          0|       0.000
       Multi-Bit FF     |        0|          0|       0.000
       Clock-Gated      |        0|           |            
       Bits             |        0|          0|       0.000
         Load-Enabled   |        0|           |            
         Clock-Gated    |        0|           |            
  Tristate Pin Count    |        0|           |            
Physical Info           |Unplaced |           |            
  Chip Size (mm x mm)   |         |          0|            
  Fixed Cell Area       |         |          0|            
    Phys Only           |        0|          0|            
  Placeable Area        |         |          0|            
  Movable Cell Area     |         |        271|            
  Utilization (%)       |         |           |            
  Chip Utilization (%)  |         |           |            
  Total Wire Length (mm)|    0.000|           |            
  Longest Wire (mm)     |         |           |            
  Average Wire (mm)     |         |           |            
------------------------+---------+-----------+------------
> all_inputs
> group_path -name I2R -from { inputA[63] inputA[62] inputA[61] inputA[60] inputA[59] inputA[58] inputA[57] inputA[56] inputA[55] inputA[54] inputA[53] inputA[52] inputA[51] inputA[50] inputA[49] inputA[48] inputA[47] inputA[46] inputA[45] inputA[44] inputA[43] inputA[42] inputA[41] inputA[40] inputA[39] inputA[38] inputA[37] inputA[36] inputA[35] inputA[34] inputA[33] inputA[32] inputA[31] inputA[30] inputA[29] inputA[28] inputA[27] inputA[26] inputA[25] inputA[24] inputA[23] inputA[22] inputA[21] inputA[20] inputA[19] inputA[18] inputA[17] inputA[16] inputA[15] inputA[14] inputA[13] inputA[12] inputA[11] inputA[10] inputA[9] inputA[8] inputA[7] inputA[6] inputA[5] inputA[4] inputA[3] inputA[2] inputA[1] inputA[0] inputB[63] inputB[62] inputB[61] inputB[60] inputB[59] inputB[58] inputB[57] inputB[56] inputB[55] inputB[54] inputB[53] inputB[52] inputB[51] inputB[50] inputB[49] inputB[48] inputB[47] inputB[46] inputB[45] inputB[44] inputB[43] inputB[42] inputB[41] inputB[40] inputB[39] inputB[38] inputB[37] inpu... (message truncated)
# group_path -from {inputA[63]} {inputA[62]} {inputA[61]} {inputA[60]} {inputA[59]} {inputA[58]} {inputA[57]} {inputA[56]} {inputA[55]} {inputA[54]} {inputA[53]} {inputA[52]} {inputA[51]} {inputA[50]} {inputA[49]} {inputA[48]} {inputA[47]} {inputA[46]} {inputA[45]} {inputA[44]} {inputA[43]} {inputA[42]} {inputA[41]} {inputA[40]} {inputA[39]} {inputA[38]} {inputA[37]} {inputA[36]} {inputA[35]} {inputA[34]} {inputA[33]} {inputA[32]} {inputA[31]} {inputA[30]} {inputA[29]} {inputA[28]} {inputA[27]} {inputA[26]} {inputA[25]} {inputA[24]} {inputA[23]} {inputA[22]} {inputA[21]} {inputA[20]} {inputA[19]} {inputA[18]} {inputA[17]} {inputA[16]} {inputA[15]} {inputA[14]} {inputA[13]} {inputA[12]} {inputA[11]} {inputA[10]} {inputA[9]} {inputA[8]} {inputA[7]} {inputA[6]} {inputA[5]} {inputA[4]} {inputA[3]} {inputA[2]} {inputA[1]} {inputA[0]} {inputB[63]} {inputB[62]} {inputB[61]} {inputB[60]} {inputB[59]} {inputB[58]} {inputB[57]} {inputB[56]} {inputB[55]} {inputB[54]} {inputB[53]} {inputB[52]} {inputB[51]} {inputB[50]} {inputB[49]} {inputB[48]} {inputB[47]} {inputB[46]} {inputB[45]} {inputB[44]} {inputB[43]} {inputB[42]} {inputB[41]} {inputB[40]} {inputB[39]} {inputB[38]} {inputB[37]} {inputB[36]} {inputB[35]} {inputB[34]} {inputB[33]} {inputB[32]} {inputB[31]} {inputB[30]} {inputB[29]} {inputB[28]} {inputB[27]} {inputB[26]} {inputB[25]} {inputB[24]} {inputB[23]} {inputB[22]} {inputB[21]} {inputB[20]} {inputB[19]} {inputB[18]} {inputB[17]} {inputB[16]} {inputB[15]} {inputB[14]} {inputB[13]} {inputB[12]} {inputB[11]} {inputB[10]} {inputB[9]} {inputB[8]} {inputB[7]} {inputB[6]} {inputB[5]} {inputB[4]} {inputB[3]} {inputB[2]} {inputB[1]} {inputB[0]}
> all_inputs
> all_outputs
> group_path -name I2O -from { inputA[63] inputA[62] inputA[61] inputA[60] inputA[59] inputA[58] inputA[57] inputA[56] inputA[55] inputA[54] inputA[53] inputA[52] inputA[51] inputA[50] inputA[49] inputA[48] inputA[47] inputA[46] inputA[45] inputA[44] inputA[43] inputA[42] inputA[41] inputA[40] inputA[39] inputA[38] inputA[37] inputA[36] inputA[35] inputA[34] inputA[33] inputA[32] inputA[31] inputA[30] inputA[29] inputA[28] inputA[27] inputA[26] inputA[25] inputA[24] inputA[23] inputA[22] inputA[21] inputA[20] inputA[19] inputA[18] inputA[17] inputA[16] inputA[15] inputA[14] inputA[13] inputA[12] inputA[11] inputA[10] inputA[9] inputA[8] inputA[7] inputA[6] inputA[5] inputA[4] inputA[3] inputA[2] inputA[1] inputA[0] inputB[63] inputB[62] inputB[61] inputB[60] inputB[59] inputB[58] inputB[57] inputB[56] inputB[55] inputB[54] inputB[53] inputB[52] inputB[51] inputB[50] inputB[49] inputB[48] inputB[47] inputB[46] inputB[45] inputB[44] inputB[43] inputB[42] inputB[41] inputB[40] inputB[39] inputB[38] inputB[37] inpu... (message truncated)
# group_path -from {inputA[63]} {inputA[62]} {inputA[61]} {inputA[60]} {inputA[59]} {inputA[58]} {inputA[57]} {inputA[56]} {inputA[55]} {inputA[54]} {inputA[53]} {inputA[52]} {inputA[51]} {inputA[50]} {inputA[49]} {inputA[48]} {inputA[47]} {inputA[46]} {inputA[45]} {inputA[44]} {inputA[43]} {inputA[42]} {inputA[41]} {inputA[40]} {inputA[39]} {inputA[38]} {inputA[37]} {inputA[36]} {inputA[35]} {inputA[34]} {inputA[33]} {inputA[32]} {inputA[31]} {inputA[30]} {inputA[29]} {inputA[28]} {inputA[27]} {inputA[26]} {inputA[25]} {inputA[24]} {inputA[23]} {inputA[22]} {inputA[21]} {inputA[20]} {inputA[19]} {inputA[18]} {inputA[17]} {inputA[16]} {inputA[15]} {inputA[14]} {inputA[13]} {inputA[12]} {inputA[11]} {inputA[10]} {inputA[9]} {inputA[8]} {inputA[7]} {inputA[6]} {inputA[5]} {inputA[4]} {inputA[3]} {inputA[2]} {inputA[1]} {inputA[0]} {inputB[63]} {inputB[62]} {inputB[61]} {inputB[60]} {inputB[59]} {inputB[58]} {inputB[57]} {inputB[56]} {inputB[55]} {inputB[54]} {inputB[53]} {inputB[52]} {inputB[51]} {inputB[50]} {inputB[49]} {inputB[48]} {inputB[47]} {inputB[46]} {inputB[45]} {inputB[44]} {inputB[43]} {inputB[42]} {inputB[41]} {inputB[40]} {inputB[39]} {inputB[38]} {inputB[37]} {inputB[36]} {inputB[35]} {inputB[34]} {inputB[33]} {inputB[32]} {inputB[31]} {inputB[30]} {inputB[29]} {inputB[28]} {inputB[27]} {inputB[26]} {inputB[25]} {inputB[24]} {inputB[23]} {inputB[22]} {inputB[21]} {inputB[20]} {inputB[19]} {inputB[18]} {inputB[17]} {inputB[16]} {inputB[15]} {inputB[14]} {inputB[13]} {inputB[12]} {inputB[11]} {inputB[10]} {inputB[9]} {inputB[8]} {inputB[7]} {inputB[6]} {inputB[5]} {inputB[4]} {inputB[3]} {inputB[2]} {inputB[1]} {inputB[0]} -to {Sum[63]} {Sum[62]} {Sum[61]} {Sum[60]} {Sum[59]} {Sum[58]} {Sum[57]} {Sum[56]} {Sum[55]} {Sum[54]} {Sum[53]} {Sum[52]} {Sum[51]} {Sum[50]} {Sum[49]} {Sum[48]} {Sum[47]} {Sum[46]} {Sum[45]} {Sum[44]} {Sum[43]} {Sum[42]} {Sum[41]} {Sum[40]} {Sum[39]} {Sum[38]} {Sum[37]} {Sum[36]} {Sum[35]} {Sum[34]} {Sum[33]} {Sum[32]} {Sum[31]} {Sum[30]} {Sum[29]} {Sum[28]} {Sum[27]} {Sum[26]} {Sum[25]} {Sum[24]} {Sum[23]} {Sum[22]} {Sum[21]} {Sum[20]} {Sum[19]} {Sum[18]} {Sum[17]} {Sum[16]} {Sum[15]} {Sum[14]} {Sum[13]} {Sum[12]} {Sum[11]} {Sum[10]} {Sum[9]} {Sum[8]} {Sum[7]} {Sum[6]} {Sum[5]} {Sum[4]} {Sum[3]} {Sum[2]} {Sum[1]} {Sum[0]} Carry
> all_outputs
> group_path -name R2O -to { Sum[63] Sum[62] Sum[61] Sum[60] Sum[59] Sum[58] Sum[57] Sum[56] Sum[55] Sum[54] Sum[53] Sum[52] Sum[51] Sum[50] Sum[49] Sum[48] Sum[47] Sum[46] Sum[45] Sum[44] Sum[43] Sum[42] Sum[41] Sum[40] Sum[39] Sum[38] Sum[37] Sum[36] Sum[35] Sum[34] Sum[33] Sum[32] Sum[31] Sum[30] Sum[29] Sum[28] Sum[27] Sum[26] Sum[25] Sum[24] Sum[23] Sum[22] Sum[21] Sum[20] Sum[19] Sum[18] Sum[17] Sum[16] Sum[15] Sum[14] Sum[13] Sum[12] Sum[11] Sum[10] Sum[9] Sum[8] Sum[7] Sum[6] Sum[5] Sum[4] Sum[3] Sum[2] Sum[1] Sum[0] Carry }
# group_path -to {Sum[63]} {Sum[62]} {Sum[61]} {Sum[60]} {Sum[59]} {Sum[58]} {Sum[57]} {Sum[56]} {Sum[55]} {Sum[54]} {Sum[53]} {Sum[52]} {Sum[51]} {Sum[50]} {Sum[49]} {Sum[48]} {Sum[47]} {Sum[46]} {Sum[45]} {Sum[44]} {Sum[43]} {Sum[42]} {Sum[41]} {Sum[40]} {Sum[39]} {Sum[38]} {Sum[37]} {Sum[36]} {Sum[35]} {Sum[34]} {Sum[33]} {Sum[32]} {Sum[31]} {Sum[30]} {Sum[29]} {Sum[28]} {Sum[27]} {Sum[26]} {Sum[25]} {Sum[24]} {Sum[23]} {Sum[22]} {Sum[21]} {Sum[20]} {Sum[19]} {Sum[18]} {Sum[17]} {Sum[16]} {Sum[15]} {Sum[14]} {Sum[13]} {Sum[12]} {Sum[11]} {Sum[10]} {Sum[9]} {Sum[8]} {Sum[7]} {Sum[6]} {Sum[5]} {Sum[4]} {Sum[3]} {Sum[2]} {Sum[1]} {Sum[0]} Carry
> optimize -virtual
starting optimize at 00:00:02(cpu)/0:00:57(wall) 75MB(vsz)/337MB(peak)
warning: excessively large parameter 'numMpgWorkersLocal' was reset from 4 to 1, because this host has 1 processors currently available  [MPG-206]
Log file for child PID=3503:  /home/vlsi/Desktop/lab3/oasys.etc.00/oasys.w1.00.log 
info: optimized '<TOP>' area changed 0.0squm (x1), total 270.8squm (#1, 0 secs)
info: optimized 'adderPlus__genmod__0' area changed 0.0squm (x1), total 270.8squm (#2)
info: optimized '<TOP>' area changed 0.0squm (x1), total 270.8squm (#3, 0 secs)
done optimizing area at 00:00:03(cpu)/0:00:57(wall) 79MB(vsz)/349MB(peak)
Splitting congested rtl-partitions
info: optimizing design 'adderPlus' - propagating constants
info: optimized '<TOP>' area changed 0.0squm (x1), total 270.8squm (#1, 0 secs)
info: set slack mode to optimize shift
info: resetting all path groups
info: activated path group default @ <unc>ps
info: suspended path group I2R @ <ill>ps
info: activated path group I2O @ 6888.9ps
info: suspended path group R2O @ <ill>ps
info: finished path group I2O @ 6888.9ps
info: finished path group default @ <unc>ps
info: reactivating path groups
info: reactivated path group default @ <unc>ps
info: reactivated path group I2O @ 6888.9ps
info: finished path group I2O @ 6888.9ps
info: finished path group default @ <unc>ps
info: set slack mode to normal
info: done with all path groups
info: restore all path groups
info: starting area recovery on module adderPlus
info: optimized 'adderPlus__genmod__0' area recovered 0.0 squm (x1), total 0.0 squm (1#1), 0.00 secs
info: area recovery done, total area reduction: 0.00squm (0.00%), slack: 6888.9ps (0.0ps) (0 secs / 0.0%)
done optimizing virtual at 00:00:03(cpu)/0:00:58(wall) 79MB(vsz)/349MB(peak)
finished optimize at 00:00:03(cpu)/0:00:58(wall) 79MB(vsz)/349MB(peak)
> write_design /home/vlsi/Desktop/lab3/adderPlus/odb/2_virtual_opt.odb
> report_timing
Report for group default
Report for group I2R
Report for group I2O
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: inputB[0]
    (Clocked by vsysclk R)
Endpoint: Sum[63]
    (Clocked by vsysclk R)
Path Group: I2O
Data required time: 9998.0
    (Clock shift: 10000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Out delay: 2.0)
Data arrival time: 3109.1
Slack: 6888.9
Logic depth: 64
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
inputB[0]                {set_input_delay}        r      1.0      1.0      1.0                        0.9      4.1      1                                   
i_0_0/i_0/A->CO          HA_X1                   rr     51.0     50.0     50.0      0.0     78.1      0.3      3.1      1              /PD_TOP        (1.10)
i_0_0/i_1/CI->CO         FA_X1                   rr     97.9     46.9     46.9      0.0     11.3      0.4      3.1      1              /PD_TOP        (1.10)
i_0_0/i_2/CI->CO         FA_X1                   rr    145.7     47.8     47.8      0.0     13.6      0.4      3.1      1              /PD_TOP        (1.10)
i_0_0/i_3/CI->CO         FA_X1                   rr    193.5     47.8     47.8      0.0     13.6      0.4      3.1      1              /PD_TOP        (1.10)
i_0_0/i_4/CI->CO         FA_X1                   rr    241.3     47.8     47.8      0.0     13.6      0.4      3.1      1              /PD_TOP        (1.10)
i_0_0/i_5/CI->CO         FA_X1                   rr    289.1     47.8     47.8      0.0     13.6      0.4      3.1      1              /PD_TOP        (1.10)
i_0_0/i_6/CI->CO         FA_X1                   rr    336.9     47.8     47.8      0.0     13.6      0.4      3.1      1              /PD_TOP        (1.10)
i_0_0/i_7/CI->CO         FA_X1                   rr    384.7     47.8     47.8      0.0     13.6      0.4      3.1      1              /PD_TOP        (1.10)
i_0_0/i_8/CI->CO         FA_X1                   rr    432.5     47.8     47.8      0.0     13.6      0.4      3.1      1              /PD_TOP        (1.10)
i_0_0/i_9/CI->CO         FA_X1                   rr    480.3     47.8     47.8      0.0     13.6      0.4      3.1      1              /PD_TOP        (1.10)
i_0_0/i_10/CI->CO        FA_X1                   rr    528.1     47.8     47.8      0.0     13.6      0.4      3.1      1              /PD_TOP        (1.10)
i_0_0/i_11/CI->CO        FA_X1                   rr    575.9     47.8     47.8      0.0     13.6      0.4      3.1      1              /PD_TOP        (1.10)
i_0_0/i_12/CI->CO        FA_X1                   rr    623.7     47.8     47.8      0.0     13.6      0.4      3.1      1              /PD_TOP        (1.10)
i_0_0/i_13/CI->CO        FA_X1                   rr    671.5     47.8     47.8      0.0     13.6      0.4      3.1      1              /PD_TOP        (1.10)
i_0_0/i_14/CI->CO        FA_X1                   rr    719.3     47.8     47.8      0.0     13.6      0.4      3.1      1              /PD_TOP        (1.10)
i_0_0/i_15/CI->CO        FA_X1                   rr    767.1     47.8     47.8      0.0     13.6      0.4      3.1      1              /PD_TOP        (1.10)
i_0_0/i_16/CI->CO        FA_X1                   rr    814.9     47.8     47.8      0.0     13.6      0.4      3.1      1              /PD_TOP        (1.10)
i_0_0/i_17/CI->CO        FA_X1                   rr    862.7     47.8     47.8      0.0     13.6      0.4      3.1      1              /PD_TOP        (1.10)
i_0_0/i_18/CI->CO        FA_X1                   rr    910.5     47.8     47.8      0.0     13.6      0.4      3.1      1              /PD_TOP        (1.10)
i_0_0/i_19/CI->CO        FA_X1                   rr    958.3     47.8     47.8      0.0     13.6      0.4      3.1      1              /PD_TOP        (1.10)
i_0_0/i_20/CI->CO        FA_X1                   rr   1006.1     47.8     47.8      0.0     13.6      0.4      3.1      1              /PD_TOP        (1.10)
i_0_0/i_21/CI->CO        FA_X1                   rr   1053.9     47.8     47.8      0.0     13.6      0.4      3.1      1              /PD_TOP        (1.10)
i_0_0/i_22/CI->CO        FA_X1                   rr   1101.7     47.8     47.8      0.0     13.6      0.4      3.1      1              /PD_TOP        (1.10)
i_0_0/i_23/CI->CO        FA_X1                   rr   1149.5     47.8     47.8      0.0     13.6      0.4      3.1      1              /PD_TOP        (1.10)
i_0_0/i_24/CI->CO        FA_X1                   rr   1197.3     47.8     47.8      0.0     13.6      0.4      3.1      1              /PD_TOP        (1.10)
i_0_0/i_25/CI->CO        FA_X1                   rr   1245.1     47.8     47.8      0.0     13.6      0.4      3.1      1              /PD_TOP        (1.10)
i_0_0/i_26/CI->CO        FA_X1                   rr   1292.9     47.8     47.8      0.0     13.6      0.4      3.1      1              /PD_TOP        (1.10)
i_0_0/i_27/CI->CO        FA_X1                   rr   1340.7     47.8     47.8      0.0     13.6      0.4      3.1      1              /PD_TOP        (1.10)
i_0_0/i_28/CI->CO        FA_X1                   rr   1388.5     47.8     47.8      0.0     13.6      0.4      3.1      1              /PD_TOP        (1.10)
i_0_0/i_29/CI->CO        FA_X1                   rr   1436.3     47.8     47.8      0.0     13.6      0.4      3.1      1              /PD_TOP        (1.10)
i_0_0/i_30/CI->CO        FA_X1                   rr   1484.1     47.8     47.8      0.0     13.6      0.4      3.1      1              /PD_TOP        (1.10)
i_0_0/i_31/CI->CO        FA_X1                   rr   1531.9     47.8     47.8      0.0     13.6      0.4      3.1      1              /PD_TOP        (1.10)
i_0_0/i_32/CI->CO        FA_X1                   rr   1579.7     47.8     47.8      0.0     13.6      0.4      3.1      1              /PD_TOP        (1.10)
i_0_0/i_33/CI->CO        FA_X1                   rr   1627.5     47.8     47.8      0.0     13.6      0.4      3.1      1              /PD_TOP        (1.10)
i_0_0/i_34/CI->CO        FA_X1                   rr   1675.3     47.8     47.8      0.0     13.6      0.4      3.1      1              /PD_TOP        (1.10)
i_0_0/i_35/CI->CO        FA_X1                   rr   1723.1     47.8     47.8      0.0     13.6      0.4      3.1      1              /PD_TOP        (1.10)
i_0_0/i_36/CI->CO        FA_X1                   rr   1770.9     47.8     47.8      0.0     13.6      0.4      3.1      1              /PD_TOP        (1.10)
i_0_0/i_37/CI->CO        FA_X1                   rr   1818.7     47.8     47.8      0.0     13.6      0.4      3.1      1              /PD_TOP        (1.10)
i_0_0/i_38/CI->CO        FA_X1                   rr   1866.5     47.8     47.8      0.0     13.6      0.4      3.1      1              /PD_TOP        (1.10)
i_0_0/i_39/CI->CO        FA_X1                   rr   1914.3     47.8     47.8      0.0     13.6      0.4      3.1      1              /PD_TOP        (1.10)
i_0_0/i_40/CI->CO        FA_X1                   rr   1962.1     47.8     47.8      0.0     13.6      0.4      3.1      1              /PD_TOP        (1.10)
i_0_0/i_41/CI->CO        FA_X1                   rr   2009.9     47.8     47.8      0.0     13.6      0.4      3.1      1              /PD_TOP        (1.10)
i_0_0/i_42/CI->CO        FA_X1                   rr   2057.7     47.8     47.8      0.0     13.6      0.4      3.1      1              /PD_TOP        (1.10)
i_0_0/i_43/CI->CO        FA_X1                   rr   2105.5     47.8     47.8      0.0     13.6      0.4      3.1      1              /PD_TOP        (1.10)
i_0_0/i_44/CI->CO        FA_X1                   rr   2153.3     47.8     47.8      0.0     13.6      0.4      3.1      1              /PD_TOP        (1.10)
i_0_0/i_45/CI->CO        FA_X1                   rr   2201.1     47.8     47.8      0.0     13.6      0.4      3.1      1              /PD_TOP        (1.10)
i_0_0/i_46/CI->CO        FA_X1                   rr   2248.9     47.8     47.8      0.0     13.6      0.4      3.1      1              /PD_TOP        (1.10)
i_0_0/i_47/CI->CO        FA_X1                   rr   2296.7     47.8     47.8      0.0     13.6      0.4      3.1      1              /PD_TOP        (1.10)
i_0_0/i_48/CI->CO        FA_X1                   rr   2344.5     47.8     47.8      0.0     13.6      0.4      3.1      1              /PD_TOP        (1.10)
i_0_0/i_49/CI->CO        FA_X1                   rr   2392.3     47.8     47.8      0.0     13.6      0.4      3.1      1              /PD_TOP        (1.10)
i_0_0/i_50/CI->CO        FA_X1                   rr   2440.1     47.8     47.8      0.0     13.6      0.4      3.1      1              /PD_TOP        (1.10)
i_0_0/i_51/CI->CO        FA_X1                   rr   2487.9     47.8     47.8      0.0     13.6      0.4      3.1      1              /PD_TOP        (1.10)
i_0_0/i_52/CI->CO        FA_X1                   rr   2535.7     47.8     47.8      0.0     13.6      0.4      3.1      1              /PD_TOP        (1.10)
i_0_0/i_53/CI->CO        FA_X1                   rr   2583.5     47.8     47.8      0.0     13.6      0.4      3.1      1              /PD_TOP        (1.10)
i_0_0/i_54/CI->CO        FA_X1                   rr   2631.3     47.8     47.8      0.0     13.6      0.4      3.1      1              /PD_TOP        (1.10)
i_0_0/i_55/CI->CO        FA_X1                   rr   2679.1     47.8     47.8      0.0     13.6      0.4      3.1      1              /PD_TOP        (1.10)
i_0_0/i_56/CI->CO        FA_X1                   rr   2726.9     47.8     47.8      0.0     13.6      0.4      3.1      1              /PD_TOP        (1.10)
i_0_0/i_57/CI->CO        FA_X1                   rr   2774.7     47.8     47.8      0.0     13.6      0.4      3.1      1              /PD_TOP        (1.10)
i_0_0/i_58/CI->CO        FA_X1                   rr   2822.5     47.8     47.8      0.0     13.6      0.4      3.1      1              /PD_TOP        (1.10)
i_0_0/i_59/CI->CO        FA_X1                   rr   2870.3     47.8     47.8      0.0     13.6      0.4      3.1      1              /PD_TOP        (1.10)
i_0_0/i_60/CI->CO        FA_X1                   rr   2918.1     47.8     47.8      0.0     13.6      0.4      3.1      1              /PD_TOP        (1.10)
i_0_0/i_61/CI->CO        FA_X1                   rr   2965.9     47.8     47.8      0.0     13.6      0.4      3.1      1              /PD_TOP        (1.10)
i_0_0/i_62/CI->CO        FA_X1                   rr   3013.7     47.8     47.8      0.0     13.6      0.4      3.1      1              /PD_TOP        (1.10)
i_0_0/i_63/CI->S         FA_X1                   rf   3109.1     95.4     95.4      0.0     13.6      0.9      3.9      1              /PD_TOP        (1.10)
Sum[63]                                           f   3109.1      0.0               0.0     17.4                                                            
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group R2O
> report_path_groups
Report Path Groups: 
-----+-------+------+---------+---------
     | Path  |Weight|Critical |Worst    
     | Group |      |Range(ps)|Slack(ps)
-----+-------+------+---------+---------
1    |default| 1.000|      0.0|<unc>    
2    |I2R    | 1.000|      0.0|<ill>    
3    |I2O    | 1.000|      0.0|   6888.9
4    |R2O    | 1.000|      0.0|<ill>    
-----+-------+------+---------+---------
> redirect -file /home/vlsi/Desktop/lab3/adderPlus/logs/chip.log { create_chip   -bottom_clearance 30 -left_clearance 30 -right_clearance 30 -top_clearance 30 -utilization 70 }
> create_blockage -name blk_top -type macro -left 0 -right 79.665000 -bottom 49.665000000000006 -top 79.665000
info:    create placement blockage 'blk_top' (0.000000 49.665000) (79.665000 79.665000)  [FP-103]
> create_blockage -name blk_bottom -type macro -left 0 -right 79.665000 -bottom 0 -top 30
info:    create placement blockage 'blk_bottom' (0.000000 0.000000) (79.665000 30.000000)  [FP-103]
> create_blockage -name blk_left -type macro -left 0 -right 30 -bottom 0 -top 79.665000
info:    create placement blockage 'blk_left' (0.000000 0.000000) (30.000000 79.665000)  [FP-103]
> create_blockage -name blk_right -type macro -left 49.665000000000006 -right 79.665000 -bottom 0 -top 79.665000
info:    create placement blockage 'blk_right' (49.665000 0.000000) (79.665000 79.665000)  [FP-103]
> optimize -place
starting optimize at 00:00:03(cpu)/0:00:58(wall) 80MB(vsz)/349MB(peak)
info:	 floorplan : total 0 movable macros and 0 fixed macros
info:    creating tracks for 10 routing layers  [FP-148]
info:    start floorplan stage 0  [FP-145]
info:    end floorplan stage 0  [FP-145]
info:    start floorplan stage 1  [FP-145]
info:    end floorplan stage 1  [FP-145]
info:    start rtl partition placement  [PLACE-114]
info:    placement mode : raw  [PLACE-115]
info: set slack mode to weight modified
info: set slack mode to normal
info: set slack mode to optimize shift
info:    timing-driven placement : ON  [PLACE-116]
info:    congestion-driven placement : ON  [PLACE-117]
info:    placement movable objects : macros 0 , rtl partitions 1, cells 0  [PLACE-118]
info:    start placement stage 0  [PLACE-111]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 6888 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 6888 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 6888 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 6888 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 6888 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 6888 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 6888 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 6888 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    end placement stage 0  [PLACE-111]
info: set slack mode to normal
info:    cell density map (bin size 14 x 14 rows), maximum utilization: 71.28% average utilization: 17.82%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info:    P-D: 0.000% (0.000 ~ 0.000) 
Total Wire Length =                 0.00
Average Wire      =                 0.00
Longest Wire      =                 0.00
Shortest Wire     =                 0.00
WNS               = 6888.9ps
info:	placing 193 unplaced IO Pins
info:    start rtl partition placement  [PLACE-114]
info:    placement mode : raw  [PLACE-115]
info: set slack mode to weight modified
info: set slack mode to normal
info: set slack mode to optimize shift
info:    timing-driven placement : ON  [PLACE-116]
info:    congestion-driven placement : ON  [PLACE-117]
info:    placement movable objects : macros 0 , rtl partitions 1, cells 0  [PLACE-118]
info:    start placement stage 0  [PLACE-111]
info:    end placement stage 0  [PLACE-111]
info: set slack mode to normal
info:    cell density map (bin size 14 x 14 rows), maximum utilization: 71.28% average utilization: 17.82%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info:    P-D: 0.000% (0.000 ~ 0.000) 
Total Wire Length =              8326.19
Average Wire      =                43.14
Longest Wire      =                46.56
Shortest Wire     =                39.20
WNS               = 6885.0ps
info:    0 power/ground pre-route segments processed.  [PLACE-144]
info:    0 routing blockages processed.  [PLACE-145]
info: replaced @ 6885.0ps
done optimize placement at 00:00:15(cpu)/0:01:10(wall) 285MB(vsz)/707MB(peak)
finished optimize at 00:00:15(cpu)/0:01:10(wall) 285MB(vsz)/707MB(peak)
> write_design /home/vlsi/Desktop/lab3/adderPlus/odb/2_placed_opt.odb

-------------------------------------

Synthesis, optimization complete

-------------------------------------

> source scripts/3_export_design.tcl
> report_units
Report SDC units: 
-----+-----------+-----
     |Unit       |Value
-----+-----------+-----
1    |Time       |ns   
2    |Capacitance|ff   
3    |Resistance |kohm 
4    |Power      |nW   
5    |Voltage    |V    
6    |Current    |mA   
-----+-----------+-----
> report_timing > /home/vlsi/Desktop/lab3/adderPlus/rpt/time.rpt
> report_path_groups > /home/vlsi/Desktop/lab3/adderPlus/rpt/path.rpt
> report_endpoints > /home/vlsi/Desktop/lab3/adderPlus/rpt/endpoints.rpt
> report_power > /home/vlsi/Desktop/lab3/adderPlus/rpt/power.rpt
> report_design_metrics > /home/vlsi/Desktop/lab3/adderPlus/rpt/design.rpt
> report_area > /home/vlsi/Desktop/lab3/adderPlus/rpt/area.rpt
