#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Apr  5 18:29:13 2023
# Process ID: 24372
# Current directory: C:/Users/86134/Desktop/lab/FLS
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14140 C:\Users\86134\Desktop\lab\FLS\FLS.xpr
# Log file: C:/Users/86134/Desktop/lab/FLS/vivado.log
# Journal file: C:/Users/86134/Desktop/lab/FLS\vivado.jou
# Running On: LAPTOP-R672LTNG, OS: Windows, CPU Frequency: 1498 MHz, CPU Physical cores: 4, Host memory: 8278 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/86134/Desktop/lab/FLS/FLS.xpr
update_compile_order -fileset sources_1
launch_simulation
source simulation.tcl
current_wave_config {Untitled 1}
add_wave {{/simulation/fls/state}} 
current_wave_config {Untitled 1}
add_wave {{/simulation/fls/A}} 
relaunch_sim
close_sim
launch_simulation
launch_simulation
source simulation.tcl
close_sim
launch_simulation
source simulation.tcl
close_sim
launch_simulation
source simulation.tcl
current_wave_config {Untitled 4}
add_wave {{/simulation/fls/I}} 
relaunch_sim
close_sim
launch_simulation
source simulation.tcl
current_wave_config {Untitled 5}
add_wave {{/simulation/fls/state}} 
relaunch_sim
close_sim
launch_simulation
source simulation.tcl
close_sim
file mkdir C:/Users/86134/Desktop/lab/FLS/FLS.srcs/constrs_1
file mkdir C:/Users/86134/Desktop/lab/FLS/FLS.srcs/constrs_1/new
close [ open C:/Users/86134/Desktop/lab/FLS/FLS.srcs/constrs_1/new/fls.xdc w ]
add_files -fileset constrs_1 C:/Users/86134/Desktop/lab/FLS/FLS.srcs/constrs_1/new/fls.xdc
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
launch_simulation
source simulation.tcl
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
close_sim
launch_simulation
source simulation.tcl
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
close_sim
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
launch_simulation
source simulation.tcl
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
launch_simulation
source simulation.tcl
close_sim
close [ open C:/Users/86134/Desktop/lab/FLS/FLS.srcs/sources_1/new/signal_edge.v w ]
add_files C:/Users/86134/Desktop/lab/FLS/FLS.srcs/sources_1/new/signal_edge.v
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
launch_simulation
launch_simulation
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
source simulation.tcl
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
launch_simulation
source simulation.tcl
close_sim
launch_simulation
source simulation.tcl
close_sim
launch_simulation
source simulation.tcl
current_wave_config {Untitled 14}
add_wave {{/simulation/fls/state}} 
relaunch_sim
close_sim
launch_simulation
source simulation.tcl
close_sim
launch_simulation
source simulation.tcl
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
close_sim
