--------------------------------------------------------------------------------
Release 10.1 Trace  (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

D:\Xilinx\ISE\bin\nt\unwrapped\trce.exe -ise
E:/FYP/FPGA_XILINX 2/fulladder/fulladder.ise -intstyle ise -e 3 -s 4 -xml
fulladder fulladder.ncd -o fulladder.twr fulladder.pcf -ucf fulladder.ucf

Design file:              fulladder.ncd
Physical constraint file: fulladder.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2008-01-09)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
x              |c              |    6.557|
x              |s              |    6.581|
y              |c              |    5.933|
y              |s              |    5.930|
z              |c              |    6.301|
z              |s              |    6.260|
---------------+---------------+---------+


Analysis completed Sun Jun 23 20:26:37 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 115 MB



