

================================================================
== Vivado HLS Report for 'Block_proc4'
================================================================
* Date:           Sat Mar 13 01:16:03 2021

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        conv_proj
* Solution:       solution1
* Product family: virtexu
* Target device:  xcvu095-ffvc1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      3.33|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    5|    5|    5|    5|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+--------+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT  |
+-----------------+---------+-------+---------+--------+
|DSP              |        -|      -|        -|       -|
|Expression       |        -|      -|        0|       2|
|FIFO             |        -|      -|        -|       -|
|Instance         |        -|     12|      498|     147|
|Memory           |        -|      -|        -|       -|
|Multiplexer      |        -|      -|        -|     159|
|Register         |        -|      -|      323|       -|
+-----------------+---------+-------+---------+--------+
|Total            |        0|     12|      821|     308|
+-----------------+---------+-------+---------+--------+
|Available        |     3456|    768|  1075200|  537600|
+-----------------+---------+-------+---------+--------+
|Utilization (%)  |        0|      1|    ~0   |   ~0   |
+-----------------+---------+-------+---------+--------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT|
    +-------------------------+----------------------+---------+-------+-----+----+
    |conv_layer_mul_32bkb_U1  |conv_layer_mul_32bkb  |        0|      4|  166|  49|
    |conv_layer_mul_32bkb_U2  |conv_layer_mul_32bkb  |        0|      4|  166|  49|
    |conv_layer_mul_32bkb_U3  |conv_layer_mul_32bkb  |        0|      4|  166|  49|
    +-------------------------+----------------------+---------+-------+-----+----+
    |Total                    |                      |        0|     12|  498| 147|
    +-------------------------+----------------------+---------+-------+-----+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |ap_block_state1  |    or    |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |ap_NS_fsm     |  33|          7|    1|          7|
    |ap_done       |   9|          2|    1|          2|
    |ap_return_0   |   9|          2|   64|        128|
    |ap_return_1   |   9|          2|   62|        124|
    |ap_return_2   |   9|          2|   64|        128|
    |ap_return_3   |   9|          2|   62|        124|
    |b_out_blk_n   |   9|          2|    1|          2|
    |id_out_blk_n  |   9|          2|    1|          2|
    |ix_out_blk_n  |   9|          2|    1|          2|
    |iy_out_blk_n  |   9|          2|    1|          2|
    |k_out_blk_n   |   9|          2|    1|          2|
    |od_out_blk_n  |   9|          2|    1|          2|
    |ox_out_blk_n  |   9|          2|    1|          2|
    |oy_out_blk_n  |   9|          2|    1|          2|
    |s_out_blk_n   |   9|          2|    1|          2|
    +--------------+----+-----------+-----+-----------+
    |Total         | 159|         35|  263|        531|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+----+----+-----+-----------+
    |       Name       | FF | LUT| Bits| Const Bits|
    +------------------+----+----+-----+-----------+
    |ap_CS_fsm         |   6|   0|    6|          0|
    |ap_done_reg       |   1|   0|    1|          0|
    |ap_return_0_preg  |  64|   0|   64|          0|
    |ap_return_1_preg  |  62|   0|   64|          2|
    |ap_return_2_preg  |  64|   0|   64|          0|
    |ap_return_3_preg  |  62|   0|   64|          2|
    |tmp4_reg_305      |  32|   0|   32|          0|
    |tmp_reg_300       |  32|   0|   32|          0|
    +------------------+----+----+-----+-----------+
    |Total             | 323|   0|  327|          4|
    +------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+---------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object |    C Type    |
+---------------+-----+-----+------------+---------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs |  Block__proc4 | return value |
|ap_rst         |  in |    1| ap_ctrl_hs |  Block__proc4 | return value |
|ap_start       |  in |    1| ap_ctrl_hs |  Block__proc4 | return value |
|ap_done        | out |    1| ap_ctrl_hs |  Block__proc4 | return value |
|ap_continue    |  in |    1| ap_ctrl_hs |  Block__proc4 | return value |
|ap_idle        | out |    1| ap_ctrl_hs |  Block__proc4 | return value |
|ap_ready       | out |    1| ap_ctrl_hs |  Block__proc4 | return value |
|ap_return_0    | out |   64| ap_ctrl_hs |  Block__proc4 | return value |
|ap_return_1    | out |   64| ap_ctrl_hs |  Block__proc4 | return value |
|ap_return_2    | out |   64| ap_ctrl_hs |  Block__proc4 | return value |
|ap_return_3    | out |   64| ap_ctrl_hs |  Block__proc4 | return value |
|id             |  in |   32|   ap_none  |       id      |    scalar    |
|od             |  in |   32|   ap_none  |       od      |    scalar    |
|k              |  in |   32|   ap_none  |       k       |    scalar    |
|input_offset   |  in |   32|   ap_none  |  input_offset |    scalar    |
|output_offset  |  in |   32|   ap_none  | output_offset |    scalar    |
|b              |  in |   32|   ap_none  |       b       |    scalar    |
|ox             |  in |   32|   ap_none  |       ox      |    scalar    |
|oy             |  in |   32|   ap_none  |       oy      |    scalar    |
|ix             |  in |   32|   ap_none  |       ix      |    scalar    |
|iy             |  in |   32|   ap_none  |       iy      |    scalar    |
|s              |  in |   32|   ap_none  |       s       |    scalar    |
|id_out_din     | out |   32|   ap_fifo  |     id_out    |    pointer   |
|id_out_full_n  |  in |    1|   ap_fifo  |     id_out    |    pointer   |
|id_out_write   | out |    1|   ap_fifo  |     id_out    |    pointer   |
|od_out_din     | out |   32|   ap_fifo  |     od_out    |    pointer   |
|od_out_full_n  |  in |    1|   ap_fifo  |     od_out    |    pointer   |
|od_out_write   | out |    1|   ap_fifo  |     od_out    |    pointer   |
|k_out_din      | out |   32|   ap_fifo  |     k_out     |    pointer   |
|k_out_full_n   |  in |    1|   ap_fifo  |     k_out     |    pointer   |
|k_out_write    | out |    1|   ap_fifo  |     k_out     |    pointer   |
|b_out_din      | out |   32|   ap_fifo  |     b_out     |    pointer   |
|b_out_full_n   |  in |    1|   ap_fifo  |     b_out     |    pointer   |
|b_out_write    | out |    1|   ap_fifo  |     b_out     |    pointer   |
|ox_out_din     | out |   32|   ap_fifo  |     ox_out    |    pointer   |
|ox_out_full_n  |  in |    1|   ap_fifo  |     ox_out    |    pointer   |
|ox_out_write   | out |    1|   ap_fifo  |     ox_out    |    pointer   |
|oy_out_din     | out |   32|   ap_fifo  |     oy_out    |    pointer   |
|oy_out_full_n  |  in |    1|   ap_fifo  |     oy_out    |    pointer   |
|oy_out_write   | out |    1|   ap_fifo  |     oy_out    |    pointer   |
|ix_out_din     | out |   32|   ap_fifo  |     ix_out    |    pointer   |
|ix_out_full_n  |  in |    1|   ap_fifo  |     ix_out    |    pointer   |
|ix_out_write   | out |    1|   ap_fifo  |     ix_out    |    pointer   |
|iy_out_din     | out |   32|   ap_fifo  |     iy_out    |    pointer   |
|iy_out_full_n  |  in |    1|   ap_fifo  |     iy_out    |    pointer   |
|iy_out_write   | out |    1|   ap_fifo  |     iy_out    |    pointer   |
|s_out_din      | out |   32|   ap_fifo  |     s_out     |    pointer   |
|s_out_full_n   |  in |    1|   ap_fifo  |     s_out     |    pointer   |
|s_out_write    | out |    1|   ap_fifo  |     s_out     |    pointer   |
+---------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 6
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
* FSM state operations: 

 <State 1>: 3.33ns
ST_1: s_read (22)  [1/1] 0.00ns
entry:1  %s_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %s)

ST_1: iy_read (23)  [1/1] 0.00ns
entry:2  %iy_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %iy)

ST_1: ix_read (24)  [1/1] 0.00ns
entry:3  %ix_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %ix)

ST_1: oy_read (25)  [1/1] 0.00ns
entry:4  %oy_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %oy)

ST_1: ox_read (26)  [1/1] 0.00ns
entry:5  %ox_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %ox)

ST_1: b_read (27)  [1/1] 0.00ns
entry:6  %b_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %b)

ST_1: k_read (30)  [1/1] 0.00ns
entry:9  %k_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %k)

ST_1: od_read (31)  [1/1] 0.00ns
entry:10  %od_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %od)

ST_1: id_read (32)  [1/1] 0.00ns
entry:11  %id_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %id)

ST_1: StgValue_16 (33)  [1/1] 0.71ns
entry:12  call void @_ssdm_op_Write.ap_fifo.i32P(i32* %id_out, i32 %id_read)

ST_1: StgValue_17 (35)  [1/1] 0.71ns
entry:14  call void @_ssdm_op_Write.ap_fifo.i32P(i32* %od_out, i32 %od_read)

ST_1: StgValue_18 (37)  [1/1] 0.71ns
entry:16  call void @_ssdm_op_Write.ap_fifo.i32P(i32* %k_out, i32 %k_read)

ST_1: StgValue_19 (39)  [1/1] 0.71ns
entry:18  call void @_ssdm_op_Write.ap_fifo.i32P(i32* %b_out, i32 %b_read)

ST_1: StgValue_20 (41)  [1/1] 0.71ns
entry:20  call void @_ssdm_op_Write.ap_fifo.i32P(i32* %ox_out, i32 %ox_read)

ST_1: StgValue_21 (43)  [1/1] 0.71ns
entry:22  call void @_ssdm_op_Write.ap_fifo.i32P(i32* %oy_out, i32 %oy_read)

ST_1: StgValue_22 (45)  [1/1] 0.71ns
entry:24  call void @_ssdm_op_Write.ap_fifo.i32P(i32* %ix_out, i32 %ix_read)

ST_1: StgValue_23 (47)  [1/1] 0.71ns
entry:26  call void @_ssdm_op_Write.ap_fifo.i32P(i32* %iy_out, i32 %iy_read)

ST_1: StgValue_24 (49)  [1/1] 0.71ns
entry:28  call void @_ssdm_op_Write.ap_fifo.i32P(i32* %s_out, i32 %s_read)

ST_1: tmp (50)  [3/3] 3.33ns  loc: ../conv_test/conv_layer.cpp:38
entry:29  %tmp = mul i32 %od_read, %id_read

ST_1: tmp4 (51)  [3/3] 3.33ns  loc: ../conv_test/conv_layer.cpp:38
entry:30  %tmp4 = mul i32 %k_read, %k_read


 <State 2>: 3.33ns
ST_2: tmp (50)  [2/3] 3.33ns  loc: ../conv_test/conv_layer.cpp:38
entry:29  %tmp = mul i32 %od_read, %id_read

ST_2: tmp4 (51)  [2/3] 3.33ns  loc: ../conv_test/conv_layer.cpp:38
entry:30  %tmp4 = mul i32 %k_read, %k_read


 <State 3>: 3.33ns
ST_3: tmp (50)  [1/3] 3.33ns  loc: ../conv_test/conv_layer.cpp:38
entry:29  %tmp = mul i32 %od_read, %id_read

ST_3: tmp4 (51)  [1/3] 3.33ns  loc: ../conv_test/conv_layer.cpp:38
entry:30  %tmp4 = mul i32 %k_read, %k_read


 <State 4>: 3.33ns
ST_4: num_weights (52)  [3/3] 3.33ns  loc: ../conv_test/conv_layer.cpp:38
entry:31  %num_weights = mul i32 %tmp4, %tmp


 <State 5>: 3.33ns
ST_5: num_weights (52)  [2/3] 3.33ns  loc: ../conv_test/conv_layer.cpp:38
entry:31  %num_weights = mul i32 %tmp4, %tmp


 <State 6>: 3.33ns
ST_6: StgValue_33 (21)  [1/1] 0.00ns
entry:0  call void (...)* @_ssdm_op_SpecInterface(i32* %id_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_6: output_offset_read (28)  [1/1] 0.00ns
entry:7  %output_offset_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %output_offset)

ST_6: input_offset_read (29)  [1/1] 0.00ns
entry:8  %input_offset_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %input_offset)

ST_6: StgValue_36 (34)  [1/1] 0.00ns
entry:13  call void (...)* @_ssdm_op_SpecInterface(i32* %od_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_6: StgValue_37 (36)  [1/1] 0.00ns
entry:15  call void (...)* @_ssdm_op_SpecInterface(i32* %k_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_6: StgValue_38 (38)  [1/1] 0.00ns
entry:17  call void (...)* @_ssdm_op_SpecInterface(i32* %b_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_6: StgValue_39 (40)  [1/1] 0.00ns
entry:19  call void (...)* @_ssdm_op_SpecInterface(i32* %ox_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_6: StgValue_40 (42)  [1/1] 0.00ns
entry:21  call void (...)* @_ssdm_op_SpecInterface(i32* %oy_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_6: StgValue_41 (44)  [1/1] 0.00ns
entry:23  call void (...)* @_ssdm_op_SpecInterface(i32* %ix_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_6: StgValue_42 (46)  [1/1] 0.00ns
entry:25  call void (...)* @_ssdm_op_SpecInterface(i32* %iy_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_6: StgValue_43 (48)  [1/1] 0.00ns
entry:27  call void (...)* @_ssdm_op_SpecInterface(i32* %s_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_6: num_weights (52)  [1/3] 3.33ns  loc: ../conv_test/conv_layer.cpp:38
entry:31  %num_weights = mul i32 %tmp4, %tmp

ST_6: tmp_4_out (53)  [1/1] 0.00ns  loc: ../conv_test/conv_layer.cpp:64
entry:32  %tmp_4_out = sext i32 %num_weights to i64

ST_6: tmp_6_i_i (54)  [1/1] 0.00ns  loc: ../conv_test/conv_layer.cpp:64
entry:33  %tmp_6_i_i = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %input_offset_read, i32 2, i32 31)

ST_6: tmp_69_i_i (55)  [1/1] 0.00ns  loc: ../conv_test/conv_layer.cpp:64
entry:34  %tmp_69_i_i = sext i30 %tmp_6_i_i to i62

ST_6: tmp_3_out (56)  [1/1] 0.00ns  loc: ../conv_test/conv_layer.cpp:64
entry:35  %tmp_3_out = zext i62 %tmp_69_i_i to i64

ST_6: tmp_5_out (57)  [1/1] 0.00ns  loc: ../conv_test/conv_layer.cpp:84
entry:36  %tmp_5_out = sext i32 %od_read to i64

ST_6: tmp_71_i_i (58)  [1/1] 0.00ns  loc: ../conv_test/conv_layer.cpp:90
entry:37  %tmp_71_i_i = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %output_offset_read, i32 2, i32 31)

ST_6: tmp_72_i_i (59)  [1/1] 0.00ns  loc: ../conv_test/conv_layer.cpp:90
entry:38  %tmp_72_i_i = sext i30 %tmp_71_i_i to i62

ST_6: tmp_7_out (60)  [1/1] 0.00ns  loc: ../conv_test/conv_layer.cpp:90
entry:39  %tmp_7_out = zext i62 %tmp_72_i_i to i64

ST_6: mrv (61)  [1/1] 0.00ns  loc: ../conv_test/conv_layer.cpp:64
entry:40  %mrv = insertvalue { i64, i64, i64, i64 } undef, i64 %tmp_4_out, 0

ST_6: mrv_1 (62)  [1/1] 0.00ns  loc: ../conv_test/conv_layer.cpp:64
entry:41  %mrv_1 = insertvalue { i64, i64, i64, i64 } %mrv, i64 %tmp_3_out, 1

ST_6: mrv_2 (63)  [1/1] 0.00ns  loc: ../conv_test/conv_layer.cpp:64
entry:42  %mrv_2 = insertvalue { i64, i64, i64, i64 } %mrv_1, i64 %tmp_5_out, 2

ST_6: mrv_3 (64)  [1/1] 0.00ns  loc: ../conv_test/conv_layer.cpp:64
entry:43  %mrv_3 = insertvalue { i64, i64, i64, i64 } %mrv_2, i64 %tmp_7_out, 3

ST_6: StgValue_57 (65)  [1/1] 0.00ns  loc: ../conv_test/conv_layer.cpp:64
entry:44  ret { i64, i64, i64, i64 } %mrv_3



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ id]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ od]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ k]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ox]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ oy]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ix]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ iy]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ id_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ od_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ k_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ b_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ox_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ oy_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ix_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ iy_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ s_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
s_read             (read         ) [ 0000000]
iy_read            (read         ) [ 0000000]
ix_read            (read         ) [ 0000000]
oy_read            (read         ) [ 0000000]
ox_read            (read         ) [ 0000000]
b_read             (read         ) [ 0000000]
k_read             (read         ) [ 0011000]
od_read            (read         ) [ 0011111]
id_read            (read         ) [ 0011000]
StgValue_16        (write        ) [ 0000000]
StgValue_17        (write        ) [ 0000000]
StgValue_18        (write        ) [ 0000000]
StgValue_19        (write        ) [ 0000000]
StgValue_20        (write        ) [ 0000000]
StgValue_21        (write        ) [ 0000000]
StgValue_22        (write        ) [ 0000000]
StgValue_23        (write        ) [ 0000000]
StgValue_24        (write        ) [ 0000000]
tmp                (mul          ) [ 0000111]
tmp4               (mul          ) [ 0000111]
StgValue_33        (specinterface) [ 0000000]
output_offset_read (read         ) [ 0000000]
input_offset_read  (read         ) [ 0000000]
StgValue_36        (specinterface) [ 0000000]
StgValue_37        (specinterface) [ 0000000]
StgValue_38        (specinterface) [ 0000000]
StgValue_39        (specinterface) [ 0000000]
StgValue_40        (specinterface) [ 0000000]
StgValue_41        (specinterface) [ 0000000]
StgValue_42        (specinterface) [ 0000000]
StgValue_43        (specinterface) [ 0000000]
num_weights        (mul          ) [ 0000000]
tmp_4_out          (sext         ) [ 0000000]
tmp_6_i_i          (partselect   ) [ 0000000]
tmp_69_i_i         (sext         ) [ 0000000]
tmp_3_out          (zext         ) [ 0000000]
tmp_5_out          (sext         ) [ 0000000]
tmp_71_i_i         (partselect   ) [ 0000000]
tmp_72_i_i         (sext         ) [ 0000000]
tmp_7_out          (zext         ) [ 0000000]
mrv                (insertvalue  ) [ 0000000]
mrv_1              (insertvalue  ) [ 0000000]
mrv_2              (insertvalue  ) [ 0000000]
mrv_3              (insertvalue  ) [ 0000000]
StgValue_57        (ret          ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="id">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="id"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="od">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="od"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="k">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_offset">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_offset"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_offset">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_offset"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="b">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="ox">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ox"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="oy">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="oy"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="ix">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ix"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="iy">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="iy"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="s">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="id_out">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="id_out"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="od_out">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="od_out"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="k_out">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k_out"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="b_out">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_out"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="ox_out">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ox_out"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="oy_out">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="oy_out"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="ix_out">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ix_out"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="iy_out">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="iy_out"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="s_out">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_out"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="s_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="s_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="iy_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="iy_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="ix_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ix_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="oy_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="oy_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="ox_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ox_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="b_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="k_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="k_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="od_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="od_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="id_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="id_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="StgValue_16_write_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="0" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="0" index="2" bw="32" slack="0"/>
<pin id="120" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_16/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="StgValue_17_write_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="0" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="0" index="2" bw="32" slack="0"/>
<pin id="128" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_17/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="StgValue_18_write_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="0" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="0" index="2" bw="32" slack="0"/>
<pin id="136" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_18/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="StgValue_19_write_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="0" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="0" index="2" bw="32" slack="0"/>
<pin id="144" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_19/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="StgValue_20_write_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="0" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="0" index="2" bw="32" slack="0"/>
<pin id="152" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_20/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="StgValue_21_write_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="0" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="0" index="2" bw="32" slack="0"/>
<pin id="160" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_21/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="StgValue_22_write_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="0" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="0" index="2" bw="32" slack="0"/>
<pin id="168" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_22/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="StgValue_23_write_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="0" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="0" index="2" bw="32" slack="0"/>
<pin id="176" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_23/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="StgValue_24_write_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="0" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="0"/>
<pin id="183" dir="0" index="2" bw="32" slack="0"/>
<pin id="184" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_24/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="output_offset_read_read_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="0"/>
<pin id="191" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_offset_read/6 "/>
</bind>
</comp>

<comp id="194" class="1004" name="input_offset_read_read_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="0"/>
<pin id="197" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_offset_read/6 "/>
</bind>
</comp>

<comp id="200" class="1004" name="grp_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="0"/>
<pin id="203" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="grp_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="0"/>
<pin id="209" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp4/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="grp_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="1"/>
<pin id="214" dir="0" index="1" bw="32" slack="1"/>
<pin id="215" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="num_weights/4 "/>
</bind>
</comp>

<comp id="216" class="1004" name="tmp_4_out_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="0"/>
<pin id="218" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_4_out/6 "/>
</bind>
</comp>

<comp id="220" class="1004" name="tmp_6_i_i_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="30" slack="0"/>
<pin id="222" dir="0" index="1" bw="32" slack="0"/>
<pin id="223" dir="0" index="2" bw="3" slack="0"/>
<pin id="224" dir="0" index="3" bw="6" slack="0"/>
<pin id="225" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6_i_i/6 "/>
</bind>
</comp>

<comp id="230" class="1004" name="tmp_69_i_i_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="30" slack="0"/>
<pin id="232" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_69_i_i/6 "/>
</bind>
</comp>

<comp id="234" class="1004" name="tmp_3_out_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="30" slack="0"/>
<pin id="236" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_out/6 "/>
</bind>
</comp>

<comp id="238" class="1004" name="tmp_5_out_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="5"/>
<pin id="240" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_5_out/6 "/>
</bind>
</comp>

<comp id="241" class="1004" name="tmp_71_i_i_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="30" slack="0"/>
<pin id="243" dir="0" index="1" bw="32" slack="0"/>
<pin id="244" dir="0" index="2" bw="3" slack="0"/>
<pin id="245" dir="0" index="3" bw="6" slack="0"/>
<pin id="246" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_71_i_i/6 "/>
</bind>
</comp>

<comp id="251" class="1004" name="tmp_72_i_i_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="30" slack="0"/>
<pin id="253" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_72_i_i/6 "/>
</bind>
</comp>

<comp id="255" class="1004" name="tmp_7_out_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="30" slack="0"/>
<pin id="257" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7_out/6 "/>
</bind>
</comp>

<comp id="259" class="1004" name="mrv_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="256" slack="0"/>
<pin id="261" dir="0" index="1" bw="32" slack="0"/>
<pin id="262" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/6 "/>
</bind>
</comp>

<comp id="265" class="1004" name="mrv_1_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="256" slack="0"/>
<pin id="267" dir="0" index="1" bw="62" slack="0"/>
<pin id="268" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/6 "/>
</bind>
</comp>

<comp id="271" class="1004" name="mrv_2_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="256" slack="0"/>
<pin id="273" dir="0" index="1" bw="32" slack="0"/>
<pin id="274" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/6 "/>
</bind>
</comp>

<comp id="277" class="1004" name="mrv_3_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="256" slack="0"/>
<pin id="279" dir="0" index="1" bw="62" slack="0"/>
<pin id="280" dir="1" index="2" bw="256" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/6 "/>
</bind>
</comp>

<comp id="283" class="1005" name="k_read_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="1"/>
<pin id="285" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="k_read "/>
</bind>
</comp>

<comp id="289" class="1005" name="od_read_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="1"/>
<pin id="291" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="od_read "/>
</bind>
</comp>

<comp id="295" class="1005" name="id_read_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="1"/>
<pin id="297" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="id_read "/>
</bind>
</comp>

<comp id="300" class="1005" name="tmp_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="1"/>
<pin id="302" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="305" class="1005" name="tmp4_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="1"/>
<pin id="307" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="66"><net_src comp="40" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="20" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="40" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="18" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="40" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="16" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="40" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="14" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="40" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="12" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="40" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="10" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="40" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="4" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="40" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="2" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="40" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="0" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="121"><net_src comp="42" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="22" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="123"><net_src comp="110" pin="2"/><net_sink comp="116" pin=2"/></net>

<net id="129"><net_src comp="42" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="24" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="131"><net_src comp="104" pin="2"/><net_sink comp="124" pin=2"/></net>

<net id="137"><net_src comp="42" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="26" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="139"><net_src comp="98" pin="2"/><net_sink comp="132" pin=2"/></net>

<net id="145"><net_src comp="42" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="28" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="147"><net_src comp="92" pin="2"/><net_sink comp="140" pin=2"/></net>

<net id="153"><net_src comp="42" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="30" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="155"><net_src comp="86" pin="2"/><net_sink comp="148" pin=2"/></net>

<net id="161"><net_src comp="42" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="32" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="163"><net_src comp="80" pin="2"/><net_sink comp="156" pin=2"/></net>

<net id="169"><net_src comp="42" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="34" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="171"><net_src comp="74" pin="2"/><net_sink comp="164" pin=2"/></net>

<net id="177"><net_src comp="42" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="36" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="179"><net_src comp="68" pin="2"/><net_sink comp="172" pin=2"/></net>

<net id="185"><net_src comp="42" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="38" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="187"><net_src comp="62" pin="2"/><net_sink comp="180" pin=2"/></net>

<net id="192"><net_src comp="40" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="8" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="40" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="6" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="104" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="110" pin="2"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="98" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="98" pin="2"/><net_sink comp="206" pin=1"/></net>

<net id="219"><net_src comp="212" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="226"><net_src comp="56" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="194" pin="2"/><net_sink comp="220" pin=1"/></net>

<net id="228"><net_src comp="52" pin="0"/><net_sink comp="220" pin=2"/></net>

<net id="229"><net_src comp="58" pin="0"/><net_sink comp="220" pin=3"/></net>

<net id="233"><net_src comp="220" pin="4"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="230" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="247"><net_src comp="56" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="248"><net_src comp="188" pin="2"/><net_sink comp="241" pin=1"/></net>

<net id="249"><net_src comp="52" pin="0"/><net_sink comp="241" pin=2"/></net>

<net id="250"><net_src comp="58" pin="0"/><net_sink comp="241" pin=3"/></net>

<net id="254"><net_src comp="241" pin="4"/><net_sink comp="251" pin=0"/></net>

<net id="258"><net_src comp="251" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="263"><net_src comp="60" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="216" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="269"><net_src comp="259" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="234" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="275"><net_src comp="265" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="238" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="281"><net_src comp="271" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="255" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="286"><net_src comp="98" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="288"><net_src comp="283" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="292"><net_src comp="104" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="294"><net_src comp="289" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="298"><net_src comp="110" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="303"><net_src comp="200" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="308"><net_src comp="206" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="212" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: id_out | {1 }
	Port: od_out | {1 }
	Port: k_out | {1 }
	Port: b_out | {1 }
	Port: ox_out | {1 }
	Port: oy_out | {1 }
	Port: ix_out | {1 }
	Port: iy_out | {1 }
	Port: s_out | {1 }
 - Input state : 
	Port: Block__proc4 : id | {1 }
	Port: Block__proc4 : od | {1 }
	Port: Block__proc4 : k | {1 }
	Port: Block__proc4 : input_offset | {6 }
	Port: Block__proc4 : output_offset | {6 }
	Port: Block__proc4 : b | {1 }
	Port: Block__proc4 : ox | {1 }
	Port: Block__proc4 : oy | {1 }
	Port: Block__proc4 : ix | {1 }
	Port: Block__proc4 : iy | {1 }
	Port: Block__proc4 : s | {1 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
		tmp_4_out : 1
		tmp_69_i_i : 1
		tmp_3_out : 2
		tmp_72_i_i : 1
		tmp_7_out : 2
		mrv : 2
		mrv_1 : 3
		mrv_2 : 4
		mrv_3 : 5
		StgValue_57 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|
| Operation|         Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|
|          |           grp_fu_200           |    4    |   166   |    49   |
|    mul   |           grp_fu_206           |    4    |   166   |    49   |
|          |           grp_fu_212           |    4    |   166   |    49   |
|----------|--------------------------------|---------|---------|---------|
|          |        s_read_read_fu_62       |    0    |    0    |    0    |
|          |       iy_read_read_fu_68       |    0    |    0    |    0    |
|          |       ix_read_read_fu_74       |    0    |    0    |    0    |
|          |       oy_read_read_fu_80       |    0    |    0    |    0    |
|          |       ox_read_read_fu_86       |    0    |    0    |    0    |
|   read   |        b_read_read_fu_92       |    0    |    0    |    0    |
|          |        k_read_read_fu_98       |    0    |    0    |    0    |
|          |       od_read_read_fu_104      |    0    |    0    |    0    |
|          |       id_read_read_fu_110      |    0    |    0    |    0    |
|          | output_offset_read_read_fu_188 |    0    |    0    |    0    |
|          |  input_offset_read_read_fu_194 |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |    StgValue_16_write_fu_116    |    0    |    0    |    0    |
|          |    StgValue_17_write_fu_124    |    0    |    0    |    0    |
|          |    StgValue_18_write_fu_132    |    0    |    0    |    0    |
|          |    StgValue_19_write_fu_140    |    0    |    0    |    0    |
|   write  |    StgValue_20_write_fu_148    |    0    |    0    |    0    |
|          |    StgValue_21_write_fu_156    |    0    |    0    |    0    |
|          |    StgValue_22_write_fu_164    |    0    |    0    |    0    |
|          |    StgValue_23_write_fu_172    |    0    |    0    |    0    |
|          |    StgValue_24_write_fu_180    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |        tmp_4_out_fu_216        |    0    |    0    |    0    |
|   sext   |        tmp_69_i_i_fu_230       |    0    |    0    |    0    |
|          |        tmp_5_out_fu_238        |    0    |    0    |    0    |
|          |        tmp_72_i_i_fu_251       |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|partselect|        tmp_6_i_i_fu_220        |    0    |    0    |    0    |
|          |        tmp_71_i_i_fu_241       |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   zext   |        tmp_3_out_fu_234        |    0    |    0    |    0    |
|          |        tmp_7_out_fu_255        |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |           mrv_fu_259           |    0    |    0    |    0    |
|insertvalue|          mrv_1_fu_265          |    0    |    0    |    0    |
|          |          mrv_2_fu_271          |    0    |    0    |    0    |
|          |          mrv_3_fu_277          |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   Total  |                                |    12   |   498   |   147   |
|----------|--------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------+--------+
|               |   FF   |
+---------------+--------+
|id_read_reg_295|   32   |
| k_read_reg_283|   32   |
|od_read_reg_289|   32   |
|  tmp4_reg_305 |   32   |
|  tmp_reg_300  |   32   |
+---------------+--------+
|     Total     |   160  |
+---------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_200 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_200 |  p1  |   2  |  32  |   64   ||    9    |
| grp_fu_206 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_206 |  p1  |   2  |  32  |   64   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   256  ||   2.18  ||    36   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   12   |    -   |   498  |   147  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   36   |
|  Register |    -   |    -   |   160  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   12   |    2   |   658  |   183  |
+-----------+--------+--------+--------+--------+
