#!/bin/sh -e
# This file is automatically generated by VCS.  Any changes you make
# to it will be overwritten the next time VCS is run.
vcs '-full64' '-debug_access+cbk' '-kdb' '+fsdb' '-assert' 'svaext' '-sverilog' '+error+500' '-LDFLAGS' '-Wl,--no-as-needed' '+incdir+/data2/open-riscv/acemicro/acemicro_m1/m1-v0/design/lib' '+incdir+/data2/open-riscv/acemicro/acemicro_m1/m1-v0/design/include' '+incdir+snapshots/default' '+libext+.v' 'snapshots/default/common_defines.vh' '/data2/open-riscv/acemicro/acemicro_m1/m1-v0/design/include/veer_types.sv' '-f' '/data2/open-riscv/acemicro/acemicro_m1/m1-v0/testbench/flist' '/data2/open-riscv/acemicro/acemicro_m1/m1-v0/testbench/tb_top.sv' '/data2/open-riscv/acemicro/acemicro_m1/m1-v0/testbench/ahb_sif.sv' '-l' 'vcs_compile.log' 2>&1
