#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Aug 31 10:36:02 2022
# Process ID: 5072
# Current directory: H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4508 H:\ZYNQ\lly_study_work\DDR3_1bit\DDR3_bit\DDR3_bit.xpr
# Log file: H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/vivado.log
# Journal file: H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit\vivado.jou
#-----------------------------------------------------------
start_gui
open_project H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.xpr
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
report_ip_status -name ip_status 
upgrade_ip [get_ips]
set_property IS_MANAGED 0 [get_files H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci]
set_property IS_MANAGED 0 [get_files H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci]
set_property IS_MANAGED 0 [get_files H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci]
set_property IS_MANAGED 0 [get_files H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci]
set_property IS_MANAGED 0 [get_files H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci]
set_property IS_MANAGED 0 [get_files H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci]
set_property IS_MANAGED 0 [get_files H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci]
set_property IS_MANAGED 0 [get_files H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci]
set_property IS_MANAGED 0 [get_files H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci]
set_property IS_MANAGED 0 [get_files H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci]
set_property IS_MANAGED 0 [get_files H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci]
set_property IS_MANAGED 0 [get_files H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci]
set_property IS_MANAGED 0 [get_files H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci]
set_property IS_GLOBAL_INCLUDE 1 [get_files H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci]
set_property IS_GLOBAL_INCLUDE 1 [get_files H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci]
set_property IS_GLOBAL_INCLUDE 1 [get_files H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci]
set_property IS_MANAGED 0 [get_files H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci]
set_property IS_MANAGED 0 [get_files H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci]
set_property IS_GLOBAL_INCLUDE 1 [get_files H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci]
set_property IS_GLOBAL_INCLUDE 1 [get_files H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci]
set_property IS_GLOBAL_INCLUDE 1 [get_files H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci]
set_property IS_GLOBAL_INCLUDE 1 [get_files H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci]
set_property IS_MANAGED 0 [get_files H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci]
set_property IS_MANAGED 0 [get_files H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci]
set_property IS_MANAGED 0 [get_files H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci]
set_property IS_MANAGED 0 [get_files H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci]
set_property IS_MANAGED 0 [get_files H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci]
set_property IS_MANAGED 0 [get_files H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci]
set_property IS_MANAGED 0 [get_files H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci]
set_property IS_MANAGED 0 [get_files H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci]
set_property IS_MANAGED 0 [get_files H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci]
set_property IS_MANAGED 0 [get_files H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci]
set_property IS_MANAGED 0 [get_files H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci]
set_property IS_MANAGED 0 [get_files H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci]
set_property IS_MANAGED 0 [get_files H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci]
set_property IS_MANAGED 0 [get_files H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci]
set_property IS_GLOBAL_INCLUDE 1 [get_files H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci]
set_property IS_MANAGED 0 [get_files H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci]
set_property IS_MANAGED 0 [get_files H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci]
set_property IS_MANAGED 0 [get_files H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci]
set_property IS_MANAGED 0 [get_files H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci]
set_property IS_MANAGED 0 [get_files H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_system_ila_0_0/ZYNQ_system_ila_0_0.xci]
set_property IS_MANAGED 0 [get_files H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_processing_system7_0_0/ZYNQ_processing_system7_0_0.xci]
set_property IS_MANAGED 0 [get_files H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci]
open_bd_design {H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ZYNQ.bd}
create_peripheral xilinx.com user myip2 1.0 -dir H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/../ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:myip2:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:myip2:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:myip2:1.0]
set_property  ip_repo_paths  {H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/../ip_repo/myip2_1.0 H:/ZYNQ/lly_study_work/DDR3_1bit/ip_repo/myip_1.0} [current_project]
update_ip_catalog -rebuild
ipx::edit_ip_in_project -upgrade true -name edit_myip2_v1_0 -directory H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/../ip_repo h:/ZYNQ/lly_study_work/DDR3_1bit/ip_repo/myip2_1.0/component.xml
update_compile_order -fileset sources_1
close_project
open_bd_design {H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ZYNQ.bd}
open_bd_design {H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ZYNQ.bd}
open_bd_design {H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ZYNQ.bd}
open_bd_design {H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ZYNQ.bd}
open_bd_design {H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ZYNQ.bd}
open_bd_design {H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ZYNQ.bd}
open_bd_design {H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ZYNQ.bd}
open_bd_design {H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ZYNQ.bd}
delete_ip_run [get_files -of_objects [get_fileset sources_1] H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ZYNQ.bd]
set_property synth_checkpoint_mode Singular [get_files  H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ZYNQ.bd]
generate_target all [get_files  H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ZYNQ.bd]
export_ip_user_files -of_objects [get_files H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ZYNQ.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ZYNQ.bd]
launch_runs -jobs 4 ZYNQ_synth_1
export_simulation -of_objects [get_files H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ZYNQ.bd] -directory H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.ip_user_files/sim_scripts -ip_user_files_dir H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.ip_user_files -ipstatic_source_dir H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.ip_user_files/ipstatic -lib_map_path [list {modelsim=H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.cache/compile_simlib/modelsim} {questa=H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.cache/compile_simlib/questa} {riviera=H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.cache/compile_simlib/riviera} {activehdl=H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run ZYNQ_synth_1
file mkdir H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.sdk
write_hwdef -force  -file H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.sdk/ZYNQ_wrapper.hdf
