start_gui
cd C:/xilinx
source ./targeted_functions/numbers/ide.tcl
# set name "numbers"
# puts [exec vivado_hls -f ./targeted_functions/$name/hls.tcl]
================================================================
  Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
  Version 2015.4
  Build 1412921 on Wed Nov 18 09:58:55 AM 2015
  Copyright (C) 2015 Xilinx Inc. All rights reserved.
================================================================
@I [HLS-10] Running 'E:/Xilinx_install_dir/15.4/Vivado_HLS/2015.4/bin/unwrapped/win64.o/vivado_hls.exe'
            for user 'student' on host 'psl-realsense' (Windows NT_amd64 version 6.2) on Fri Jan 22 12:03:57 +0200 2016
            in directory 'C:/xilinx'
@I [HLS-10] Opening and resetting project 'C:/xilinx/hls'.
@I [HLS-10] Adding design file './targeted_functions/numbers/targeted_function.c' to the project
@I [HLS-10] Creating and opening solution 'C:/xilinx/hls/numbers'.
@I [HLS-10] Cleaning up the solution database.
@I [HLS-10] Setting target device to 'xc7z020clg400-1'
@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-10] Analyzing design file './targeted_functions/numbers/targeted_function.c' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Starting code transformations ...
@I [HLS-10] Checking synthesizability ...
@I [HLS-111] Elapsed time: 6.55 seconds; current memory usage: 85.1 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'targeted_function' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'targeted_function' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.171 seconds; current memory usage: 88.8 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'targeted_function' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.25 seconds; current memory usage: 89.1 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'targeted_function' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_000' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_001' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_002' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_003' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_004' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_005' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_006' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_007' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_008' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_009' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_010' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_011' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_012' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_013' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_014' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_015' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_016' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_017' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_018' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_019' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_020' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_021' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_022' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_023' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_024' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_025' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_026' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_027' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_028' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_029' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_030' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_031' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_032' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_033' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_034' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_035' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_036' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_037' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_038' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_039' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_040' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_041' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_042' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_043' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_044' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_045' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_046' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_047' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_048' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_049' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_050' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_051' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_052' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_053' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_054' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_055' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_056' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_057' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_058' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_059' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_060' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_061' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_062' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_063' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_064' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_065' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_066' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_067' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_068' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_069' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_070' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_071' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_072' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_073' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_074' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_075' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_076' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_077' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_078' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_079' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_080' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_081' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_082' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_083' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_084' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_085' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_086' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_087' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_088' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_089' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_090' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_091' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_092' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_093' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_094' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_095' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_096' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_097' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_098' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_099' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_100' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_101' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_102' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_103' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_104' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_105' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_106' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_107' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_108' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_109' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_110' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_111' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_112' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_113' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_114' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_115' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_116' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_117' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_118' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_119' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_120' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_121' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_122' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_123' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_124' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_125' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_126' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_127' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_128' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_129' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_130' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_131' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_132' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_133' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_134' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_135' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_136' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_137' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_138' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_139' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_140' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_141' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_142' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_143' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_144' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_145' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_146' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_147' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_148' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_149' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_150' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_151' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_152' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_153' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_154' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_155' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_156' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_157' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_158' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_159' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_160' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_161' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_162' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_163' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_164' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_165' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_166' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_167' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_168' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_169' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_170' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_171' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_172' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_173' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_174' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_175' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_176' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_177' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_178' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_179' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_180' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_181' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_182' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_183' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_184' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_185' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_186' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_187' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_188' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_189' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_190' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_191' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_192' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_193' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_194' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_195' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_196' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_197' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_198' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_199' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_200' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_201' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_202' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_203' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_204' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_205' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_206' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_207' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_208' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_209' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_210' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_211' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_212' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_213' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_214' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_215' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_216' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_217' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_218' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_219' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_220' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_221' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_222' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_223' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_224' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_225' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_226' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_227' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_228' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_229' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_230' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_231' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_232' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_233' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_234' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_235' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_236' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_237' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_238' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_239' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_240' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_241' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_242' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_243' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_244' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_245' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_246' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_247' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_248' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_249' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_250' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_251' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_252' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_253' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_254' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_255' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on function 'targeted_function' to 's_axilite & ap_ctrl_hs'.
@I [RTGEN-100] Finished creating RTL model for 'targeted_function'.
@I [HLS-111] Elapsed time: 0.391 seconds; current memory usage: 90.6 MB.
@I [HLS-10] Finished generating all RTL models.
@I [WSYSC-301] Generating RTL SystemC for 'targeted_function'.
@I [WVHDL-304] Generating RTL VHDL for 'targeted_function'.
@I [WVLOG-307] Generating RTL Verilog for 'targeted_function'.
@I [IMPL-8] Exporting RTL as an IP in IP-XACT.

****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx_install_dir/15.4/Vivado/2015.4/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Fri Jan 22 12:04:18 2016...
@I [HLS-112] Total elapsed time: 28.440 seconds; peak memory usage: 94 MB.
# set verilogs [glob -dir ./targeted_functions/$name/verilogs *.v]
# read_verilog $verilogs
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx_install_dir/15.4/Vivado/2015.4/data/ip'.
# synth_design -mode out_of_context -flatten_hierarchy rebuilt -top targeted_function -part xc7z020clg400-1
Command: synth_design -mode out_of_context -flatten_hierarchy rebuilt -top targeted_function -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2015.11' and will expire in -53 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'targeted_function' [C:/xilinx/targeted_functions/numbers/verilogs/targeted_function.v:12]
	Parameter ap_const_logic_1 bound to: 1'b1 
	Parameter C_S_AXI_RM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ap_const_int64_8 bound to: 8 - type: integer 
	Parameter C_S_AXI_RM_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ap_const_lv32_0 bound to: 0 - type: integer 
	Parameter ap_const_logic_0 bound to: 1'b0 
	Parameter ap_const_lv32_1 bound to: 1 - type: integer 
	Parameter ap_const_lv32_2 bound to: 2 - type: integer 
	Parameter ap_const_lv32_3 bound to: 3 - type: integer 
	Parameter ap_const_lv32_4 bound to: 4 - type: integer 
	Parameter ap_const_lv32_5 bound to: 5 - type: integer 
	Parameter ap_const_lv32_6 bound to: 6 - type: integer 
	Parameter ap_const_lv32_7 bound to: 7 - type: integer 
	Parameter ap_const_lv32_8 bound to: 8 - type: integer 
	Parameter ap_const_lv32_9 bound to: 9 - type: integer 
	Parameter ap_const_lv32_A bound to: 10 - type: integer 
	Parameter ap_const_lv32_B bound to: 11 - type: integer 
	Parameter ap_const_lv32_C bound to: 12 - type: integer 
	Parameter ap_const_lv32_D bound to: 13 - type: integer 
	Parameter ap_const_lv32_E bound to: 14 - type: integer 
	Parameter ap_const_lv32_F bound to: 15 - type: integer 
	Parameter ap_const_lv32_10 bound to: 16 - type: integer 
	Parameter ap_const_lv32_11 bound to: 17 - type: integer 
	Parameter ap_const_lv32_12 bound to: 18 - type: integer 
	Parameter ap_const_lv32_13 bound to: 19 - type: integer 
	Parameter ap_const_lv32_14 bound to: 20 - type: integer 
	Parameter ap_const_lv32_15 bound to: 21 - type: integer 
	Parameter ap_const_lv32_16 bound to: 22 - type: integer 
	Parameter ap_const_lv32_17 bound to: 23 - type: integer 
	Parameter ap_const_lv32_18 bound to: 24 - type: integer 
	Parameter ap_const_lv32_19 bound to: 25 - type: integer 
	Parameter ap_const_lv32_1A bound to: 26 - type: integer 
	Parameter ap_const_lv32_1B bound to: 27 - type: integer 
	Parameter ap_const_lv32_1C bound to: 28 - type: integer 
	Parameter ap_const_lv32_1D bound to: 29 - type: integer 
	Parameter ap_const_lv32_1E bound to: 30 - type: integer 
	Parameter ap_const_lv32_1F bound to: 31 - type: integer 
	Parameter ap_const_lv32_20 bound to: 32 - type: integer 
	Parameter ap_const_lv32_21 bound to: 33 - type: integer 
	Parameter ap_const_lv32_22 bound to: 34 - type: integer 
	Parameter ap_const_lv32_23 bound to: 35 - type: integer 
	Parameter ap_const_lv32_24 bound to: 36 - type: integer 
	Parameter ap_const_lv32_25 bound to: 37 - type: integer 
	Parameter ap_const_lv32_26 bound to: 38 - type: integer 
	Parameter ap_const_lv32_27 bound to: 39 - type: integer 
	Parameter ap_const_lv32_28 bound to: 40 - type: integer 
	Parameter ap_const_lv32_29 bound to: 41 - type: integer 
	Parameter ap_const_lv32_2A bound to: 42 - type: integer 
	Parameter ap_const_lv32_2B bound to: 43 - type: integer 
	Parameter ap_const_lv32_2C bound to: 44 - type: integer 
	Parameter ap_const_lv32_2D bound to: 45 - type: integer 
	Parameter ap_const_lv32_2E bound to: 46 - type: integer 
	Parameter ap_const_lv32_2F bound to: 47 - type: integer 
	Parameter ap_const_lv32_30 bound to: 48 - type: integer 
	Parameter ap_const_lv32_31 bound to: 49 - type: integer 
	Parameter ap_const_lv32_32 bound to: 50 - type: integer 
	Parameter ap_const_lv32_33 bound to: 51 - type: integer 
	Parameter ap_const_lv32_34 bound to: 52 - type: integer 
	Parameter ap_const_lv32_35 bound to: 53 - type: integer 
	Parameter ap_const_lv32_36 bound to: 54 - type: integer 
	Parameter ap_const_lv32_37 bound to: 55 - type: integer 
	Parameter ap_const_lv32_38 bound to: 56 - type: integer 
	Parameter ap_const_lv32_39 bound to: 57 - type: integer 
	Parameter ap_const_lv32_3A bound to: 58 - type: integer 
	Parameter ap_const_lv32_3B bound to: 59 - type: integer 
	Parameter ap_const_lv32_3C bound to: 60 - type: integer 
	Parameter ap_const_lv32_3D bound to: 61 - type: integer 
	Parameter ap_const_lv32_3E bound to: 62 - type: integer 
	Parameter ap_const_lv32_3F bound to: 63 - type: integer 
	Parameter ap_const_lv32_40 bound to: 64 - type: integer 
	Parameter ap_const_lv32_41 bound to: 65 - type: integer 
	Parameter ap_const_lv32_42 bound to: 66 - type: integer 
	Parameter ap_const_lv32_43 bound to: 67 - type: integer 
	Parameter ap_const_lv32_44 bound to: 68 - type: integer 
	Parameter ap_const_lv32_45 bound to: 69 - type: integer 
	Parameter ap_const_lv32_46 bound to: 70 - type: integer 
	Parameter ap_const_lv32_47 bound to: 71 - type: integer 
	Parameter ap_const_lv32_48 bound to: 72 - type: integer 
	Parameter ap_const_lv32_49 bound to: 73 - type: integer 
	Parameter ap_const_lv32_4A bound to: 74 - type: integer 
	Parameter ap_const_lv32_4B bound to: 75 - type: integer 
	Parameter ap_const_lv32_4C bound to: 76 - type: integer 
	Parameter ap_const_lv32_4D bound to: 77 - type: integer 
	Parameter ap_const_lv32_4E bound to: 78 - type: integer 
	Parameter ap_const_lv32_4F bound to: 79 - type: integer 
	Parameter ap_const_lv32_50 bound to: 80 - type: integer 
	Parameter ap_const_lv32_51 bound to: 81 - type: integer 
	Parameter ap_const_lv32_52 bound to: 82 - type: integer 
	Parameter ap_const_lv32_53 bound to: 83 - type: integer 
	Parameter ap_const_lv32_54 bound to: 84 - type: integer 
	Parameter ap_const_lv32_55 bound to: 85 - type: integer 
	Parameter ap_const_lv32_56 bound to: 86 - type: integer 
	Parameter ap_const_lv32_57 bound to: 87 - type: integer 
	Parameter ap_const_lv32_58 bound to: 88 - type: integer 
	Parameter ap_const_lv32_59 bound to: 89 - type: integer 
	Parameter ap_const_lv32_5A bound to: 90 - type: integer 
	Parameter ap_const_lv32_5B bound to: 91 - type: integer 
	Parameter ap_const_lv32_5C bound to: 92 - type: integer 
	Parameter ap_const_lv32_5D bound to: 93 - type: integer 
	Parameter ap_const_lv32_5E bound to: 94 - type: integer 
	Parameter ap_const_lv32_5F bound to: 95 - type: integer 
	Parameter ap_const_lv32_60 bound to: 96 - type: integer 
	Parameter ap_const_lv32_61 bound to: 97 - type: integer 
	Parameter ap_const_lv32_62 bound to: 98 - type: integer 
	Parameter ap_const_lv32_63 bound to: 99 - type: integer 
	Parameter ap_const_lv32_64 bound to: 100 - type: integer 
	Parameter ap_const_lv32_65 bound to: 101 - type: integer 
	Parameter ap_const_lv32_66 bound to: 102 - type: integer 
	Parameter ap_const_lv32_67 bound to: 103 - type: integer 
	Parameter ap_const_lv32_68 bound to: 104 - type: integer 
	Parameter ap_const_lv32_69 bound to: 105 - type: integer 
	Parameter ap_const_lv32_6A bound to: 106 - type: integer 
	Parameter ap_const_lv32_6B bound to: 107 - type: integer 
	Parameter ap_const_lv32_6C bound to: 108 - type: integer 
	Parameter ap_const_lv32_6D bound to: 109 - type: integer 
	Parameter ap_const_lv32_6E bound to: 110 - type: integer 
	Parameter ap_const_lv32_6F bound to: 111 - type: integer 
	Parameter ap_const_lv32_70 bound to: 112 - type: integer 
	Parameter ap_const_lv32_71 bound to: 113 - type: integer 
	Parameter ap_const_lv32_72 bound to: 114 - type: integer 
	Parameter ap_const_lv32_73 bound to: 115 - type: integer 
	Parameter ap_const_lv32_74 bound to: 116 - type: integer 
	Parameter ap_const_lv32_75 bound to: 117 - type: integer 
	Parameter ap_const_lv32_76 bound to: 118 - type: integer 
	Parameter ap_const_lv32_77 bound to: 119 - type: integer 
	Parameter ap_const_lv32_78 bound to: 120 - type: integer 
	Parameter ap_const_lv32_79 bound to: 121 - type: integer 
	Parameter ap_const_lv32_7A bound to: 122 - type: integer 
	Parameter ap_const_lv32_7B bound to: 123 - type: integer 
	Parameter ap_const_lv32_7C bound to: 124 - type: integer 
	Parameter ap_const_lv32_7D bound to: 125 - type: integer 
	Parameter ap_const_lv32_7E bound to: 126 - type: integer 
	Parameter ap_const_lv32_7F bound to: 127 - type: integer 
	Parameter ap_const_lv32_80 bound to: 128 - type: integer 
	Parameter ap_const_lv32_81 bound to: 129 - type: integer 
	Parameter ap_const_lv32_82 bound to: 130 - type: integer 
	Parameter ap_const_lv32_83 bound to: 131 - type: integer 
	Parameter ap_const_lv32_84 bound to: 132 - type: integer 
	Parameter ap_const_lv32_85 bound to: 133 - type: integer 
	Parameter ap_const_lv32_86 bound to: 134 - type: integer 
	Parameter ap_const_lv32_87 bound to: 135 - type: integer 
	Parameter ap_const_lv32_88 bound to: 136 - type: integer 
	Parameter ap_const_lv32_89 bound to: 137 - type: integer 
	Parameter ap_const_lv32_8A bound to: 138 - type: integer 
	Parameter ap_const_lv32_8B bound to: 139 - type: integer 
	Parameter ap_const_lv32_8C bound to: 140 - type: integer 
	Parameter ap_const_lv32_8D bound to: 141 - type: integer 
	Parameter ap_const_lv32_8E bound to: 142 - type: integer 
	Parameter ap_const_lv32_8F bound to: 143 - type: integer 
	Parameter ap_const_lv32_90 bound to: 144 - type: integer 
	Parameter ap_const_lv32_91 bound to: 145 - type: integer 
	Parameter ap_const_lv32_92 bound to: 146 - type: integer 
	Parameter ap_const_lv32_93 bound to: 147 - type: integer 
	Parameter ap_const_lv32_94 bound to: 148 - type: integer 
	Parameter ap_const_lv32_95 bound to: 149 - type: integer 
	Parameter ap_const_lv32_96 bound to: 150 - type: integer 
	Parameter ap_const_lv32_97 bound to: 151 - type: integer 
	Parameter ap_const_lv32_98 bound to: 152 - type: integer 
	Parameter ap_const_lv32_99 bound to: 153 - type: integer 
	Parameter ap_const_lv32_9A bound to: 154 - type: integer 
	Parameter ap_const_lv32_9B bound to: 155 - type: integer 
	Parameter ap_const_lv32_9C bound to: 156 - type: integer 
	Parameter ap_const_lv32_9D bound to: 157 - type: integer 
	Parameter ap_const_lv32_9E bound to: 158 - type: integer 
	Parameter ap_const_lv32_9F bound to: 159 - type: integer 
	Parameter ap_const_lv32_A0 bound to: 160 - type: integer 
	Parameter ap_const_lv32_A1 bound to: 161 - type: integer 
	Parameter ap_const_lv32_A2 bound to: 162 - type: integer 
	Parameter ap_const_lv32_A3 bound to: 163 - type: integer 
	Parameter ap_const_lv32_A4 bound to: 164 - type: integer 
	Parameter ap_const_lv32_A5 bound to: 165 - type: integer 
	Parameter ap_const_lv32_A6 bound to: 166 - type: integer 
	Parameter ap_const_lv32_A7 bound to: 167 - type: integer 
	Parameter ap_const_lv32_A8 bound to: 168 - type: integer 
	Parameter ap_const_lv32_A9 bound to: 169 - type: integer 
	Parameter ap_const_lv32_AA bound to: 170 - type: integer 
	Parameter ap_const_lv32_AB bound to: 171 - type: integer 
	Parameter ap_const_lv32_AC bound to: 172 - type: integer 
	Parameter ap_const_lv32_AD bound to: 173 - type: integer 
	Parameter ap_const_lv32_AE bound to: 174 - type: integer 
	Parameter ap_const_lv32_AF bound to: 175 - type: integer 
	Parameter ap_const_lv32_B0 bound to: 176 - type: integer 
	Parameter ap_const_lv32_B1 bound to: 177 - type: integer 
	Parameter ap_const_lv32_B2 bound to: 178 - type: integer 
	Parameter ap_const_lv32_B3 bound to: 179 - type: integer 
	Parameter ap_const_lv32_B4 bound to: 180 - type: integer 
	Parameter ap_const_lv32_B5 bound to: 181 - type: integer 
	Parameter ap_const_lv32_B6 bound to: 182 - type: integer 
	Parameter ap_const_lv32_B7 bound to: 183 - type: integer 
	Parameter ap_const_lv32_B8 bound to: 184 - type: integer 
	Parameter ap_const_lv32_B9 bound to: 185 - type: integer 
	Parameter ap_const_lv32_BA bound to: 186 - type: integer 
	Parameter ap_const_lv32_BB bound to: 187 - type: integer 
	Parameter ap_const_lv32_BC bound to: 188 - type: integer 
	Parameter ap_const_lv32_BD bound to: 189 - type: integer 
	Parameter ap_const_lv32_BE bound to: 190 - type: integer 
	Parameter ap_const_lv32_BF bound to: 191 - type: integer 
	Parameter ap_const_lv32_C0 bound to: 192 - type: integer 
	Parameter ap_const_lv32_C1 bound to: 193 - type: integer 
	Parameter ap_const_lv32_C2 bound to: 194 - type: integer 
	Parameter ap_const_lv32_C3 bound to: 195 - type: integer 
	Parameter ap_const_lv32_C4 bound to: 196 - type: integer 
	Parameter ap_const_lv32_C5 bound to: 197 - type: integer 
	Parameter ap_const_lv32_C6 bound to: 198 - type: integer 
	Parameter ap_const_lv32_C7 bound to: 199 - type: integer 
	Parameter ap_const_lv32_C8 bound to: 200 - type: integer 
	Parameter ap_const_lv32_C9 bound to: 201 - type: integer 
	Parameter ap_const_lv32_CA bound to: 202 - type: integer 
	Parameter ap_const_lv32_CB bound to: 203 - type: integer 
	Parameter ap_const_lv32_CC bound to: 204 - type: integer 
	Parameter ap_const_lv32_CD bound to: 205 - type: integer 
	Parameter ap_const_lv32_CE bound to: 206 - type: integer 
	Parameter ap_const_lv32_CF bound to: 207 - type: integer 
	Parameter ap_const_lv32_D0 bound to: 208 - type: integer 
	Parameter ap_const_lv32_D1 bound to: 209 - type: integer 
	Parameter ap_const_lv32_D2 bound to: 210 - type: integer 
	Parameter ap_const_lv32_D3 bound to: 211 - type: integer 
	Parameter ap_const_lv32_D4 bound to: 212 - type: integer 
	Parameter ap_const_lv32_D5 bound to: 213 - type: integer 
	Parameter ap_const_lv32_D6 bound to: 214 - type: integer 
	Parameter ap_const_lv32_D7 bound to: 215 - type: integer 
	Parameter ap_const_lv32_D8 bound to: 216 - type: integer 
	Parameter ap_const_lv32_D9 bound to: 217 - type: integer 
	Parameter ap_const_lv32_DA bound to: 218 - type: integer 
	Parameter ap_const_lv32_DB bound to: 219 - type: integer 
	Parameter ap_const_lv32_DC bound to: 220 - type: integer 
	Parameter ap_const_lv32_DD bound to: 221 - type: integer 
	Parameter ap_const_lv32_DE bound to: 222 - type: integer 
	Parameter ap_const_lv32_DF bound to: 223 - type: integer 
	Parameter ap_const_lv32_E0 bound to: 224 - type: integer 
	Parameter ap_const_lv32_E1 bound to: 225 - type: integer 
	Parameter ap_const_lv32_E2 bound to: 226 - type: integer 
	Parameter ap_const_lv32_E3 bound to: 227 - type: integer 
	Parameter ap_const_lv32_E4 bound to: 228 - type: integer 
	Parameter ap_const_lv32_E5 bound to: 229 - type: integer 
	Parameter ap_const_lv32_E6 bound to: 230 - type: integer 
	Parameter ap_const_lv32_E7 bound to: 231 - type: integer 
	Parameter ap_const_lv32_E8 bound to: 232 - type: integer 
	Parameter ap_const_lv32_E9 bound to: 233 - type: integer 
	Parameter ap_const_lv32_EA bound to: 234 - type: integer 
	Parameter ap_const_lv32_EB bound to: 235 - type: integer 
	Parameter ap_const_lv32_EC bound to: 236 - type: integer 
	Parameter ap_const_lv32_ED bound to: 237 - type: integer 
	Parameter ap_const_lv32_EE bound to: 238 - type: integer 
	Parameter ap_const_lv32_EF bound to: 239 - type: integer 
	Parameter ap_const_lv32_F0 bound to: 240 - type: integer 
	Parameter ap_const_lv32_F1 bound to: 241 - type: integer 
	Parameter ap_const_lv32_F2 bound to: 242 - type: integer 
	Parameter ap_const_lv32_F3 bound to: 243 - type: integer 
	Parameter ap_const_lv32_F4 bound to: 244 - type: integer 
	Parameter ap_const_lv32_F5 bound to: 245 - type: integer 
	Parameter ap_const_lv32_F6 bound to: 246 - type: integer 
	Parameter ap_const_lv32_F7 bound to: 247 - type: integer 
	Parameter ap_const_lv32_F8 bound to: 248 - type: integer 
	Parameter ap_const_lv32_F9 bound to: 249 - type: integer 
	Parameter ap_const_lv32_FA bound to: 250 - type: integer 
	Parameter ap_const_lv32_FB bound to: 251 - type: integer 
	Parameter ap_const_lv32_FC bound to: 252 - type: integer 
	Parameter ap_const_lv32_FD bound to: 253 - type: integer 
	Parameter ap_const_lv32_FE bound to: 254 - type: integer 
	Parameter ap_const_lv32_FF bound to: 255 - type: integer 
	Parameter ap_true bound to: 1'b1 
	Parameter C_S_AXI_RM_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'targeted_function_rm_s_axi' [C:/xilinx/targeted_functions/numbers/verilogs/targeted_function_rm_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 12'b000000000000 
	Parameter ADDR_GIE bound to: 12'b000000000100 
	Parameter ADDR_IER bound to: 12'b000000001000 
	Parameter ADDR_ISR bound to: 12'b000000001100 
	Parameter ADDR_AP_RETURN_0 bound to: 12'b000000010000 
	Parameter ADDR_OUTPUT_000_DATA_0 bound to: 12'b000000011000 
	Parameter ADDR_OUTPUT_000_CTRL bound to: 12'b000000011100 
	Parameter ADDR_OUTPUT_001_DATA_0 bound to: 12'b000000100000 
	Parameter ADDR_OUTPUT_001_CTRL bound to: 12'b000000100100 
	Parameter ADDR_OUTPUT_002_DATA_0 bound to: 12'b000000101000 
	Parameter ADDR_OUTPUT_002_CTRL bound to: 12'b000000101100 
	Parameter ADDR_OUTPUT_003_DATA_0 bound to: 12'b000000110000 
	Parameter ADDR_OUTPUT_003_CTRL bound to: 12'b000000110100 
	Parameter ADDR_OUTPUT_004_DATA_0 bound to: 12'b000000111000 
	Parameter ADDR_OUTPUT_004_CTRL bound to: 12'b000000111100 
	Parameter ADDR_OUTPUT_005_DATA_0 bound to: 12'b000001000000 
	Parameter ADDR_OUTPUT_005_CTRL bound to: 12'b000001000100 
	Parameter ADDR_OUTPUT_006_DATA_0 bound to: 12'b000001001000 
	Parameter ADDR_OUTPUT_006_CTRL bound to: 12'b000001001100 
	Parameter ADDR_OUTPUT_007_DATA_0 bound to: 12'b000001010000 
	Parameter ADDR_OUTPUT_007_CTRL bound to: 12'b000001010100 
	Parameter ADDR_OUTPUT_008_DATA_0 bound to: 12'b000001011000 
	Parameter ADDR_OUTPUT_008_CTRL bound to: 12'b000001011100 
	Parameter ADDR_OUTPUT_009_DATA_0 bound to: 12'b000001100000 
	Parameter ADDR_OUTPUT_009_CTRL bound to: 12'b000001100100 
	Parameter ADDR_OUTPUT_010_DATA_0 bound to: 12'b000001101000 
	Parameter ADDR_OUTPUT_010_CTRL bound to: 12'b000001101100 
	Parameter ADDR_OUTPUT_011_DATA_0 bound to: 12'b000001110000 
	Parameter ADDR_OUTPUT_011_CTRL bound to: 12'b000001110100 
	Parameter ADDR_OUTPUT_012_DATA_0 bound to: 12'b000001111000 
	Parameter ADDR_OUTPUT_012_CTRL bound to: 12'b000001111100 
	Parameter ADDR_OUTPUT_013_DATA_0 bound to: 12'b000010000000 
	Parameter ADDR_OUTPUT_013_CTRL bound to: 12'b000010000100 
	Parameter ADDR_OUTPUT_014_DATA_0 bound to: 12'b000010001000 
	Parameter ADDR_OUTPUT_014_CTRL bound to: 12'b000010001100 
	Parameter ADDR_OUTPUT_015_DATA_0 bound to: 12'b000010010000 
	Parameter ADDR_OUTPUT_015_CTRL bound to: 12'b000010010100 
	Parameter ADDR_OUTPUT_016_DATA_0 bound to: 12'b000010011000 
	Parameter ADDR_OUTPUT_016_CTRL bound to: 12'b000010011100 
	Parameter ADDR_OUTPUT_017_DATA_0 bound to: 12'b000010100000 
	Parameter ADDR_OUTPUT_017_CTRL bound to: 12'b000010100100 
	Parameter ADDR_OUTPUT_018_DATA_0 bound to: 12'b000010101000 
	Parameter ADDR_OUTPUT_018_CTRL bound to: 12'b000010101100 
	Parameter ADDR_OUTPUT_019_DATA_0 bound to: 12'b000010110000 
	Parameter ADDR_OUTPUT_019_CTRL bound to: 12'b000010110100 
	Parameter ADDR_OUTPUT_020_DATA_0 bound to: 12'b000010111000 
	Parameter ADDR_OUTPUT_020_CTRL bound to: 12'b000010111100 
	Parameter ADDR_OUTPUT_021_DATA_0 bound to: 12'b000011000000 
	Parameter ADDR_OUTPUT_021_CTRL bound to: 12'b000011000100 
	Parameter ADDR_OUTPUT_022_DATA_0 bound to: 12'b000011001000 
	Parameter ADDR_OUTPUT_022_CTRL bound to: 12'b000011001100 
	Parameter ADDR_OUTPUT_023_DATA_0 bound to: 12'b000011010000 
	Parameter ADDR_OUTPUT_023_CTRL bound to: 12'b000011010100 
	Parameter ADDR_OUTPUT_024_DATA_0 bound to: 12'b000011011000 
	Parameter ADDR_OUTPUT_024_CTRL bound to: 12'b000011011100 
	Parameter ADDR_OUTPUT_025_DATA_0 bound to: 12'b000011100000 
	Parameter ADDR_OUTPUT_025_CTRL bound to: 12'b000011100100 
	Parameter ADDR_OUTPUT_026_DATA_0 bound to: 12'b000011101000 
	Parameter ADDR_OUTPUT_026_CTRL bound to: 12'b000011101100 
	Parameter ADDR_OUTPUT_027_DATA_0 bound to: 12'b000011110000 
	Parameter ADDR_OUTPUT_027_CTRL bound to: 12'b000011110100 
	Parameter ADDR_OUTPUT_028_DATA_0 bound to: 12'b000011111000 
	Parameter ADDR_OUTPUT_028_CTRL bound to: 12'b000011111100 
	Parameter ADDR_OUTPUT_029_DATA_0 bound to: 12'b000100000000 
	Parameter ADDR_OUTPUT_029_CTRL bound to: 12'b000100000100 
	Parameter ADDR_OUTPUT_030_DATA_0 bound to: 12'b000100001000 
	Parameter ADDR_OUTPUT_030_CTRL bound to: 12'b000100001100 
	Parameter ADDR_OUTPUT_031_DATA_0 bound to: 12'b000100010000 
	Parameter ADDR_OUTPUT_031_CTRL bound to: 12'b000100010100 
	Parameter ADDR_OUTPUT_032_DATA_0 bound to: 12'b000100011000 
	Parameter ADDR_OUTPUT_032_CTRL bound to: 12'b000100011100 
	Parameter ADDR_OUTPUT_033_DATA_0 bound to: 12'b000100100000 
	Parameter ADDR_OUTPUT_033_CTRL bound to: 12'b000100100100 
	Parameter ADDR_OUTPUT_034_DATA_0 bound to: 12'b000100101000 
	Parameter ADDR_OUTPUT_034_CTRL bound to: 12'b000100101100 
	Parameter ADDR_OUTPUT_035_DATA_0 bound to: 12'b000100110000 
	Parameter ADDR_OUTPUT_035_CTRL bound to: 12'b000100110100 
	Parameter ADDR_OUTPUT_036_DATA_0 bound to: 12'b000100111000 
	Parameter ADDR_OUTPUT_036_CTRL bound to: 12'b000100111100 
	Parameter ADDR_OUTPUT_037_DATA_0 bound to: 12'b000101000000 
	Parameter ADDR_OUTPUT_037_CTRL bound to: 12'b000101000100 
	Parameter ADDR_OUTPUT_038_DATA_0 bound to: 12'b000101001000 
	Parameter ADDR_OUTPUT_038_CTRL bound to: 12'b000101001100 
	Parameter ADDR_OUTPUT_039_DATA_0 bound to: 12'b000101010000 
	Parameter ADDR_OUTPUT_039_CTRL bound to: 12'b000101010100 
	Parameter ADDR_OUTPUT_040_DATA_0 bound to: 12'b000101011000 
	Parameter ADDR_OUTPUT_040_CTRL bound to: 12'b000101011100 
	Parameter ADDR_OUTPUT_041_DATA_0 bound to: 12'b000101100000 
	Parameter ADDR_OUTPUT_041_CTRL bound to: 12'b000101100100 
	Parameter ADDR_OUTPUT_042_DATA_0 bound to: 12'b000101101000 
	Parameter ADDR_OUTPUT_042_CTRL bound to: 12'b000101101100 
	Parameter ADDR_OUTPUT_043_DATA_0 bound to: 12'b000101110000 
	Parameter ADDR_OUTPUT_043_CTRL bound to: 12'b000101110100 
	Parameter ADDR_OUTPUT_044_DATA_0 bound to: 12'b000101111000 
	Parameter ADDR_OUTPUT_044_CTRL bound to: 12'b000101111100 
	Parameter ADDR_OUTPUT_045_DATA_0 bound to: 12'b000110000000 
	Parameter ADDR_OUTPUT_045_CTRL bound to: 12'b000110000100 
	Parameter ADDR_OUTPUT_046_DATA_0 bound to: 12'b000110001000 
	Parameter ADDR_OUTPUT_046_CTRL bound to: 12'b000110001100 
	Parameter ADDR_OUTPUT_047_DATA_0 bound to: 12'b000110010000 
	Parameter ADDR_OUTPUT_047_CTRL bound to: 12'b000110010100 
	Parameter ADDR_OUTPUT_048_DATA_0 bound to: 12'b000110011000 
	Parameter ADDR_OUTPUT_048_CTRL bound to: 12'b000110011100 
	Parameter ADDR_OUTPUT_049_DATA_0 bound to: 12'b000110100000 
	Parameter ADDR_OUTPUT_049_CTRL bound to: 12'b000110100100 
	Parameter ADDR_OUTPUT_050_DATA_0 bound to: 12'b000110101000 
	Parameter ADDR_OUTPUT_050_CTRL bound to: 12'b000110101100 
	Parameter ADDR_OUTPUT_051_DATA_0 bound to: 12'b000110110000 
	Parameter ADDR_OUTPUT_051_CTRL bound to: 12'b000110110100 
	Parameter ADDR_OUTPUT_052_DATA_0 bound to: 12'b000110111000 
	Parameter ADDR_OUTPUT_052_CTRL bound to: 12'b000110111100 
	Parameter ADDR_OUTPUT_053_DATA_0 bound to: 12'b000111000000 
	Parameter ADDR_OUTPUT_053_CTRL bound to: 12'b000111000100 
	Parameter ADDR_OUTPUT_054_DATA_0 bound to: 12'b000111001000 
	Parameter ADDR_OUTPUT_054_CTRL bound to: 12'b000111001100 
	Parameter ADDR_OUTPUT_055_DATA_0 bound to: 12'b000111010000 
	Parameter ADDR_OUTPUT_055_CTRL bound to: 12'b000111010100 
	Parameter ADDR_OUTPUT_056_DATA_0 bound to: 12'b000111011000 
	Parameter ADDR_OUTPUT_056_CTRL bound to: 12'b000111011100 
	Parameter ADDR_OUTPUT_057_DATA_0 bound to: 12'b000111100000 
	Parameter ADDR_OUTPUT_057_CTRL bound to: 12'b000111100100 
	Parameter ADDR_OUTPUT_058_DATA_0 bound to: 12'b000111101000 
	Parameter ADDR_OUTPUT_058_CTRL bound to: 12'b000111101100 
	Parameter ADDR_OUTPUT_059_DATA_0 bound to: 12'b000111110000 
	Parameter ADDR_OUTPUT_059_CTRL bound to: 12'b000111110100 
	Parameter ADDR_OUTPUT_060_DATA_0 bound to: 12'b000111111000 
	Parameter ADDR_OUTPUT_060_CTRL bound to: 12'b000111111100 
	Parameter ADDR_OUTPUT_061_DATA_0 bound to: 12'b001000000000 
	Parameter ADDR_OUTPUT_061_CTRL bound to: 12'b001000000100 
	Parameter ADDR_OUTPUT_062_DATA_0 bound to: 12'b001000001000 
	Parameter ADDR_OUTPUT_062_CTRL bound to: 12'b001000001100 
	Parameter ADDR_OUTPUT_063_DATA_0 bound to: 12'b001000010000 
	Parameter ADDR_OUTPUT_063_CTRL bound to: 12'b001000010100 
	Parameter ADDR_OUTPUT_064_DATA_0 bound to: 12'b001000011000 
	Parameter ADDR_OUTPUT_064_CTRL bound to: 12'b001000011100 
	Parameter ADDR_OUTPUT_065_DATA_0 bound to: 12'b001000100000 
	Parameter ADDR_OUTPUT_065_CTRL bound to: 12'b001000100100 
	Parameter ADDR_OUTPUT_066_DATA_0 bound to: 12'b001000101000 
	Parameter ADDR_OUTPUT_066_CTRL bound to: 12'b001000101100 
	Parameter ADDR_OUTPUT_067_DATA_0 bound to: 12'b001000110000 
	Parameter ADDR_OUTPUT_067_CTRL bound to: 12'b001000110100 
	Parameter ADDR_OUTPUT_068_DATA_0 bound to: 12'b001000111000 
	Parameter ADDR_OUTPUT_068_CTRL bound to: 12'b001000111100 
	Parameter ADDR_OUTPUT_069_DATA_0 bound to: 12'b001001000000 
	Parameter ADDR_OUTPUT_069_CTRL bound to: 12'b001001000100 
	Parameter ADDR_OUTPUT_070_DATA_0 bound to: 12'b001001001000 
	Parameter ADDR_OUTPUT_070_CTRL bound to: 12'b001001001100 
	Parameter ADDR_OUTPUT_071_DATA_0 bound to: 12'b001001010000 
	Parameter ADDR_OUTPUT_071_CTRL bound to: 12'b001001010100 
	Parameter ADDR_OUTPUT_072_DATA_0 bound to: 12'b001001011000 
	Parameter ADDR_OUTPUT_072_CTRL bound to: 12'b001001011100 
	Parameter ADDR_OUTPUT_073_DATA_0 bound to: 12'b001001100000 
	Parameter ADDR_OUTPUT_073_CTRL bound to: 12'b001001100100 
	Parameter ADDR_OUTPUT_074_DATA_0 bound to: 12'b001001101000 
	Parameter ADDR_OUTPUT_074_CTRL bound to: 12'b001001101100 
	Parameter ADDR_OUTPUT_075_DATA_0 bound to: 12'b001001110000 
	Parameter ADDR_OUTPUT_075_CTRL bound to: 12'b001001110100 
	Parameter ADDR_OUTPUT_076_DATA_0 bound to: 12'b001001111000 
	Parameter ADDR_OUTPUT_076_CTRL bound to: 12'b001001111100 
	Parameter ADDR_OUTPUT_077_DATA_0 bound to: 12'b001010000000 
	Parameter ADDR_OUTPUT_077_CTRL bound to: 12'b001010000100 
	Parameter ADDR_OUTPUT_078_DATA_0 bound to: 12'b001010001000 
	Parameter ADDR_OUTPUT_078_CTRL bound to: 12'b001010001100 
	Parameter ADDR_OUTPUT_079_DATA_0 bound to: 12'b001010010000 
	Parameter ADDR_OUTPUT_079_CTRL bound to: 12'b001010010100 
	Parameter ADDR_OUTPUT_080_DATA_0 bound to: 12'b001010011000 
	Parameter ADDR_OUTPUT_080_CTRL bound to: 12'b001010011100 
	Parameter ADDR_OUTPUT_081_DATA_0 bound to: 12'b001010100000 
	Parameter ADDR_OUTPUT_081_CTRL bound to: 12'b001010100100 
	Parameter ADDR_OUTPUT_082_DATA_0 bound to: 12'b001010101000 
	Parameter ADDR_OUTPUT_082_CTRL bound to: 12'b001010101100 
	Parameter ADDR_OUTPUT_083_DATA_0 bound to: 12'b001010110000 
	Parameter ADDR_OUTPUT_083_CTRL bound to: 12'b001010110100 
	Parameter ADDR_OUTPUT_084_DATA_0 bound to: 12'b001010111000 
	Parameter ADDR_OUTPUT_084_CTRL bound to: 12'b001010111100 
	Parameter ADDR_OUTPUT_085_DATA_0 bound to: 12'b001011000000 
	Parameter ADDR_OUTPUT_085_CTRL bound to: 12'b001011000100 
	Parameter ADDR_OUTPUT_086_DATA_0 bound to: 12'b001011001000 
	Parameter ADDR_OUTPUT_086_CTRL bound to: 12'b001011001100 
	Parameter ADDR_OUTPUT_087_DATA_0 bound to: 12'b001011010000 
	Parameter ADDR_OUTPUT_087_CTRL bound to: 12'b001011010100 
	Parameter ADDR_OUTPUT_088_DATA_0 bound to: 12'b001011011000 
	Parameter ADDR_OUTPUT_088_CTRL bound to: 12'b001011011100 
	Parameter ADDR_OUTPUT_089_DATA_0 bound to: 12'b001011100000 
	Parameter ADDR_OUTPUT_089_CTRL bound to: 12'b001011100100 
	Parameter ADDR_OUTPUT_090_DATA_0 bound to: 12'b001011101000 
	Parameter ADDR_OUTPUT_090_CTRL bound to: 12'b001011101100 
	Parameter ADDR_OUTPUT_091_DATA_0 bound to: 12'b001011110000 
	Parameter ADDR_OUTPUT_091_CTRL bound to: 12'b001011110100 
	Parameter ADDR_OUTPUT_092_DATA_0 bound to: 12'b001011111000 
	Parameter ADDR_OUTPUT_092_CTRL bound to: 12'b001011111100 
	Parameter ADDR_OUTPUT_093_DATA_0 bound to: 12'b001100000000 
	Parameter ADDR_OUTPUT_093_CTRL bound to: 12'b001100000100 
	Parameter ADDR_OUTPUT_094_DATA_0 bound to: 12'b001100001000 
	Parameter ADDR_OUTPUT_094_CTRL bound to: 12'b001100001100 
	Parameter ADDR_OUTPUT_095_DATA_0 bound to: 12'b001100010000 
	Parameter ADDR_OUTPUT_095_CTRL bound to: 12'b001100010100 
	Parameter ADDR_OUTPUT_096_DATA_0 bound to: 12'b001100011000 
	Parameter ADDR_OUTPUT_096_CTRL bound to: 12'b001100011100 
	Parameter ADDR_OUTPUT_097_DATA_0 bound to: 12'b001100100000 
	Parameter ADDR_OUTPUT_097_CTRL bound to: 12'b001100100100 
	Parameter ADDR_OUTPUT_098_DATA_0 bound to: 12'b001100101000 
	Parameter ADDR_OUTPUT_098_CTRL bound to: 12'b001100101100 
	Parameter ADDR_OUTPUT_099_DATA_0 bound to: 12'b001100110000 
	Parameter ADDR_OUTPUT_099_CTRL bound to: 12'b001100110100 
	Parameter ADDR_OUTPUT_100_DATA_0 bound to: 12'b001100111000 
	Parameter ADDR_OUTPUT_100_CTRL bound to: 12'b001100111100 
	Parameter ADDR_OUTPUT_101_DATA_0 bound to: 12'b001101000000 
	Parameter ADDR_OUTPUT_101_CTRL bound to: 12'b001101000100 
	Parameter ADDR_OUTPUT_102_DATA_0 bound to: 12'b001101001000 
	Parameter ADDR_OUTPUT_102_CTRL bound to: 12'b001101001100 
	Parameter ADDR_OUTPUT_103_DATA_0 bound to: 12'b001101010000 
	Parameter ADDR_OUTPUT_103_CTRL bound to: 12'b001101010100 
	Parameter ADDR_OUTPUT_104_DATA_0 bound to: 12'b001101011000 
	Parameter ADDR_OUTPUT_104_CTRL bound to: 12'b001101011100 
	Parameter ADDR_OUTPUT_105_DATA_0 bound to: 12'b001101100000 
	Parameter ADDR_OUTPUT_105_CTRL bound to: 12'b001101100100 
	Parameter ADDR_OUTPUT_106_DATA_0 bound to: 12'b001101101000 
	Parameter ADDR_OUTPUT_106_CTRL bound to: 12'b001101101100 
	Parameter ADDR_OUTPUT_107_DATA_0 bound to: 12'b001101110000 
	Parameter ADDR_OUTPUT_107_CTRL bound to: 12'b001101110100 
	Parameter ADDR_OUTPUT_108_DATA_0 bound to: 12'b001101111000 
	Parameter ADDR_OUTPUT_108_CTRL bound to: 12'b001101111100 
	Parameter ADDR_OUTPUT_109_DATA_0 bound to: 12'b001110000000 
	Parameter ADDR_OUTPUT_109_CTRL bound to: 12'b001110000100 
	Parameter ADDR_OUTPUT_110_DATA_0 bound to: 12'b001110001000 
	Parameter ADDR_OUTPUT_110_CTRL bound to: 12'b001110001100 
	Parameter ADDR_OUTPUT_111_DATA_0 bound to: 12'b001110010000 
	Parameter ADDR_OUTPUT_111_CTRL bound to: 12'b001110010100 
	Parameter ADDR_OUTPUT_112_DATA_0 bound to: 12'b001110011000 
	Parameter ADDR_OUTPUT_112_CTRL bound to: 12'b001110011100 
	Parameter ADDR_OUTPUT_113_DATA_0 bound to: 12'b001110100000 
	Parameter ADDR_OUTPUT_113_CTRL bound to: 12'b001110100100 
	Parameter ADDR_OUTPUT_114_DATA_0 bound to: 12'b001110101000 
	Parameter ADDR_OUTPUT_114_CTRL bound to: 12'b001110101100 
	Parameter ADDR_OUTPUT_115_DATA_0 bound to: 12'b001110110000 
	Parameter ADDR_OUTPUT_115_CTRL bound to: 12'b001110110100 
	Parameter ADDR_OUTPUT_116_DATA_0 bound to: 12'b001110111000 
	Parameter ADDR_OUTPUT_116_CTRL bound to: 12'b001110111100 
	Parameter ADDR_OUTPUT_117_DATA_0 bound to: 12'b001111000000 
	Parameter ADDR_OUTPUT_117_CTRL bound to: 12'b001111000100 
	Parameter ADDR_OUTPUT_118_DATA_0 bound to: 12'b001111001000 
	Parameter ADDR_OUTPUT_118_CTRL bound to: 12'b001111001100 
	Parameter ADDR_OUTPUT_119_DATA_0 bound to: 12'b001111010000 
	Parameter ADDR_OUTPUT_119_CTRL bound to: 12'b001111010100 
	Parameter ADDR_OUTPUT_120_DATA_0 bound to: 12'b001111011000 
	Parameter ADDR_OUTPUT_120_CTRL bound to: 12'b001111011100 
	Parameter ADDR_OUTPUT_121_DATA_0 bound to: 12'b001111100000 
	Parameter ADDR_OUTPUT_121_CTRL bound to: 12'b001111100100 
	Parameter ADDR_OUTPUT_122_DATA_0 bound to: 12'b001111101000 
	Parameter ADDR_OUTPUT_122_CTRL bound to: 12'b001111101100 
	Parameter ADDR_OUTPUT_123_DATA_0 bound to: 12'b001111110000 
	Parameter ADDR_OUTPUT_123_CTRL bound to: 12'b001111110100 
	Parameter ADDR_OUTPUT_124_DATA_0 bound to: 12'b001111111000 
	Parameter ADDR_OUTPUT_124_CTRL bound to: 12'b001111111100 
	Parameter ADDR_OUTPUT_125_DATA_0 bound to: 12'b010000000000 
	Parameter ADDR_OUTPUT_125_CTRL bound to: 12'b010000000100 
	Parameter ADDR_OUTPUT_126_DATA_0 bound to: 12'b010000001000 
	Parameter ADDR_OUTPUT_126_CTRL bound to: 12'b010000001100 
	Parameter ADDR_OUTPUT_127_DATA_0 bound to: 12'b010000010000 
	Parameter ADDR_OUTPUT_127_CTRL bound to: 12'b010000010100 
	Parameter ADDR_OUTPUT_128_DATA_0 bound to: 12'b010000011000 
	Parameter ADDR_OUTPUT_128_CTRL bound to: 12'b010000011100 
	Parameter ADDR_OUTPUT_129_DATA_0 bound to: 12'b010000100000 
	Parameter ADDR_OUTPUT_129_CTRL bound to: 12'b010000100100 
	Parameter ADDR_OUTPUT_130_DATA_0 bound to: 12'b010000101000 
	Parameter ADDR_OUTPUT_130_CTRL bound to: 12'b010000101100 
	Parameter ADDR_OUTPUT_131_DATA_0 bound to: 12'b010000110000 
	Parameter ADDR_OUTPUT_131_CTRL bound to: 12'b010000110100 
	Parameter ADDR_OUTPUT_132_DATA_0 bound to: 12'b010000111000 
	Parameter ADDR_OUTPUT_132_CTRL bound to: 12'b010000111100 
	Parameter ADDR_OUTPUT_133_DATA_0 bound to: 12'b010001000000 
	Parameter ADDR_OUTPUT_133_CTRL bound to: 12'b010001000100 
	Parameter ADDR_OUTPUT_134_DATA_0 bound to: 12'b010001001000 
	Parameter ADDR_OUTPUT_134_CTRL bound to: 12'b010001001100 
	Parameter ADDR_OUTPUT_135_DATA_0 bound to: 12'b010001010000 
	Parameter ADDR_OUTPUT_135_CTRL bound to: 12'b010001010100 
	Parameter ADDR_OUTPUT_136_DATA_0 bound to: 12'b010001011000 
	Parameter ADDR_OUTPUT_136_CTRL bound to: 12'b010001011100 
	Parameter ADDR_OUTPUT_137_DATA_0 bound to: 12'b010001100000 
	Parameter ADDR_OUTPUT_137_CTRL bound to: 12'b010001100100 
	Parameter ADDR_OUTPUT_138_DATA_0 bound to: 12'b010001101000 
	Parameter ADDR_OUTPUT_138_CTRL bound to: 12'b010001101100 
	Parameter ADDR_OUTPUT_139_DATA_0 bound to: 12'b010001110000 
	Parameter ADDR_OUTPUT_139_CTRL bound to: 12'b010001110100 
	Parameter ADDR_OUTPUT_140_DATA_0 bound to: 12'b010001111000 
	Parameter ADDR_OUTPUT_140_CTRL bound to: 12'b010001111100 
	Parameter ADDR_OUTPUT_141_DATA_0 bound to: 12'b010010000000 
	Parameter ADDR_OUTPUT_141_CTRL bound to: 12'b010010000100 
	Parameter ADDR_OUTPUT_142_DATA_0 bound to: 12'b010010001000 
	Parameter ADDR_OUTPUT_142_CTRL bound to: 12'b010010001100 
	Parameter ADDR_OUTPUT_143_DATA_0 bound to: 12'b010010010000 
	Parameter ADDR_OUTPUT_143_CTRL bound to: 12'b010010010100 
	Parameter ADDR_OUTPUT_144_DATA_0 bound to: 12'b010010011000 
	Parameter ADDR_OUTPUT_144_CTRL bound to: 12'b010010011100 
	Parameter ADDR_OUTPUT_145_DATA_0 bound to: 12'b010010100000 
	Parameter ADDR_OUTPUT_145_CTRL bound to: 12'b010010100100 
	Parameter ADDR_OUTPUT_146_DATA_0 bound to: 12'b010010101000 
	Parameter ADDR_OUTPUT_146_CTRL bound to: 12'b010010101100 
	Parameter ADDR_OUTPUT_147_DATA_0 bound to: 12'b010010110000 
	Parameter ADDR_OUTPUT_147_CTRL bound to: 12'b010010110100 
	Parameter ADDR_OUTPUT_148_DATA_0 bound to: 12'b010010111000 
	Parameter ADDR_OUTPUT_148_CTRL bound to: 12'b010010111100 
	Parameter ADDR_OUTPUT_149_DATA_0 bound to: 12'b010011000000 
	Parameter ADDR_OUTPUT_149_CTRL bound to: 12'b010011000100 
	Parameter ADDR_OUTPUT_150_DATA_0 bound to: 12'b010011001000 
	Parameter ADDR_OUTPUT_150_CTRL bound to: 12'b010011001100 
	Parameter ADDR_OUTPUT_151_DATA_0 bound to: 12'b010011010000 
	Parameter ADDR_OUTPUT_151_CTRL bound to: 12'b010011010100 
	Parameter ADDR_OUTPUT_152_DATA_0 bound to: 12'b010011011000 
	Parameter ADDR_OUTPUT_152_CTRL bound to: 12'b010011011100 
	Parameter ADDR_OUTPUT_153_DATA_0 bound to: 12'b010011100000 
	Parameter ADDR_OUTPUT_153_CTRL bound to: 12'b010011100100 
	Parameter ADDR_OUTPUT_154_DATA_0 bound to: 12'b010011101000 
	Parameter ADDR_OUTPUT_154_CTRL bound to: 12'b010011101100 
	Parameter ADDR_OUTPUT_155_DATA_0 bound to: 12'b010011110000 
	Parameter ADDR_OUTPUT_155_CTRL bound to: 12'b010011110100 
	Parameter ADDR_OUTPUT_156_DATA_0 bound to: 12'b010011111000 
	Parameter ADDR_OUTPUT_156_CTRL bound to: 12'b010011111100 
	Parameter ADDR_OUTPUT_157_DATA_0 bound to: 12'b010100000000 
	Parameter ADDR_OUTPUT_157_CTRL bound to: 12'b010100000100 
	Parameter ADDR_OUTPUT_158_DATA_0 bound to: 12'b010100001000 
	Parameter ADDR_OUTPUT_158_CTRL bound to: 12'b010100001100 
	Parameter ADDR_OUTPUT_159_DATA_0 bound to: 12'b010100010000 
	Parameter ADDR_OUTPUT_159_CTRL bound to: 12'b010100010100 
	Parameter ADDR_OUTPUT_160_DATA_0 bound to: 12'b010100011000 
	Parameter ADDR_OUTPUT_160_CTRL bound to: 12'b010100011100 
	Parameter ADDR_OUTPUT_161_DATA_0 bound to: 12'b010100100000 
	Parameter ADDR_OUTPUT_161_CTRL bound to: 12'b010100100100 
	Parameter ADDR_OUTPUT_162_DATA_0 bound to: 12'b010100101000 
	Parameter ADDR_OUTPUT_162_CTRL bound to: 12'b010100101100 
	Parameter ADDR_OUTPUT_163_DATA_0 bound to: 12'b010100110000 
	Parameter ADDR_OUTPUT_163_CTRL bound to: 12'b010100110100 
	Parameter ADDR_OUTPUT_164_DATA_0 bound to: 12'b010100111000 
	Parameter ADDR_OUTPUT_164_CTRL bound to: 12'b010100111100 
	Parameter ADDR_OUTPUT_165_DATA_0 bound to: 12'b010101000000 
	Parameter ADDR_OUTPUT_165_CTRL bound to: 12'b010101000100 
	Parameter ADDR_OUTPUT_166_DATA_0 bound to: 12'b010101001000 
	Parameter ADDR_OUTPUT_166_CTRL bound to: 12'b010101001100 
	Parameter ADDR_OUTPUT_167_DATA_0 bound to: 12'b010101010000 
	Parameter ADDR_OUTPUT_167_CTRL bound to: 12'b010101010100 
	Parameter ADDR_OUTPUT_168_DATA_0 bound to: 12'b010101011000 
	Parameter ADDR_OUTPUT_168_CTRL bound to: 12'b010101011100 
	Parameter ADDR_OUTPUT_169_DATA_0 bound to: 12'b010101100000 
	Parameter ADDR_OUTPUT_169_CTRL bound to: 12'b010101100100 
	Parameter ADDR_OUTPUT_170_DATA_0 bound to: 12'b010101101000 
	Parameter ADDR_OUTPUT_170_CTRL bound to: 12'b010101101100 
	Parameter ADDR_OUTPUT_171_DATA_0 bound to: 12'b010101110000 
	Parameter ADDR_OUTPUT_171_CTRL bound to: 12'b010101110100 
	Parameter ADDR_OUTPUT_172_DATA_0 bound to: 12'b010101111000 
	Parameter ADDR_OUTPUT_172_CTRL bound to: 12'b010101111100 
	Parameter ADDR_OUTPUT_173_DATA_0 bound to: 12'b010110000000 
	Parameter ADDR_OUTPUT_173_CTRL bound to: 12'b010110000100 
	Parameter ADDR_OUTPUT_174_DATA_0 bound to: 12'b010110001000 
	Parameter ADDR_OUTPUT_174_CTRL bound to: 12'b010110001100 
	Parameter ADDR_OUTPUT_175_DATA_0 bound to: 12'b010110010000 
	Parameter ADDR_OUTPUT_175_CTRL bound to: 12'b010110010100 
	Parameter ADDR_OUTPUT_176_DATA_0 bound to: 12'b010110011000 
	Parameter ADDR_OUTPUT_176_CTRL bound to: 12'b010110011100 
	Parameter ADDR_OUTPUT_177_DATA_0 bound to: 12'b010110100000 
	Parameter ADDR_OUTPUT_177_CTRL bound to: 12'b010110100100 
	Parameter ADDR_OUTPUT_178_DATA_0 bound to: 12'b010110101000 
	Parameter ADDR_OUTPUT_178_CTRL bound to: 12'b010110101100 
	Parameter ADDR_OUTPUT_179_DATA_0 bound to: 12'b010110110000 
	Parameter ADDR_OUTPUT_179_CTRL bound to: 12'b010110110100 
	Parameter ADDR_OUTPUT_180_DATA_0 bound to: 12'b010110111000 
	Parameter ADDR_OUTPUT_180_CTRL bound to: 12'b010110111100 
	Parameter ADDR_OUTPUT_181_DATA_0 bound to: 12'b010111000000 
	Parameter ADDR_OUTPUT_181_CTRL bound to: 12'b010111000100 
	Parameter ADDR_OUTPUT_182_DATA_0 bound to: 12'b010111001000 
	Parameter ADDR_OUTPUT_182_CTRL bound to: 12'b010111001100 
	Parameter ADDR_OUTPUT_183_DATA_0 bound to: 12'b010111010000 
	Parameter ADDR_OUTPUT_183_CTRL bound to: 12'b010111010100 
	Parameter ADDR_OUTPUT_184_DATA_0 bound to: 12'b010111011000 
	Parameter ADDR_OUTPUT_184_CTRL bound to: 12'b010111011100 
	Parameter ADDR_OUTPUT_185_DATA_0 bound to: 12'b010111100000 
	Parameter ADDR_OUTPUT_185_CTRL bound to: 12'b010111100100 
	Parameter ADDR_OUTPUT_186_DATA_0 bound to: 12'b010111101000 
	Parameter ADDR_OUTPUT_186_CTRL bound to: 12'b010111101100 
	Parameter ADDR_OUTPUT_187_DATA_0 bound to: 12'b010111110000 
	Parameter ADDR_OUTPUT_187_CTRL bound to: 12'b010111110100 
	Parameter ADDR_OUTPUT_188_DATA_0 bound to: 12'b010111111000 
	Parameter ADDR_OUTPUT_188_CTRL bound to: 12'b010111111100 
	Parameter ADDR_OUTPUT_189_DATA_0 bound to: 12'b011000000000 
	Parameter ADDR_OUTPUT_189_CTRL bound to: 12'b011000000100 
	Parameter ADDR_OUTPUT_190_DATA_0 bound to: 12'b011000001000 
	Parameter ADDR_OUTPUT_190_CTRL bound to: 12'b011000001100 
	Parameter ADDR_OUTPUT_191_DATA_0 bound to: 12'b011000010000 
	Parameter ADDR_OUTPUT_191_CTRL bound to: 12'b011000010100 
	Parameter ADDR_OUTPUT_192_DATA_0 bound to: 12'b011000011000 
	Parameter ADDR_OUTPUT_192_CTRL bound to: 12'b011000011100 
	Parameter ADDR_OUTPUT_193_DATA_0 bound to: 12'b011000100000 
	Parameter ADDR_OUTPUT_193_CTRL bound to: 12'b011000100100 
	Parameter ADDR_OUTPUT_194_DATA_0 bound to: 12'b011000101000 
	Parameter ADDR_OUTPUT_194_CTRL bound to: 12'b011000101100 
	Parameter ADDR_OUTPUT_195_DATA_0 bound to: 12'b011000110000 
	Parameter ADDR_OUTPUT_195_CTRL bound to: 12'b011000110100 
	Parameter ADDR_OUTPUT_196_DATA_0 bound to: 12'b011000111000 
	Parameter ADDR_OUTPUT_196_CTRL bound to: 12'b011000111100 
	Parameter ADDR_OUTPUT_197_DATA_0 bound to: 12'b011001000000 
	Parameter ADDR_OUTPUT_197_CTRL bound to: 12'b011001000100 
	Parameter ADDR_OUTPUT_198_DATA_0 bound to: 12'b011001001000 
	Parameter ADDR_OUTPUT_198_CTRL bound to: 12'b011001001100 
	Parameter ADDR_OUTPUT_199_DATA_0 bound to: 12'b011001010000 
	Parameter ADDR_OUTPUT_199_CTRL bound to: 12'b011001010100 
	Parameter ADDR_OUTPUT_200_DATA_0 bound to: 12'b011001011000 
	Parameter ADDR_OUTPUT_200_CTRL bound to: 12'b011001011100 
	Parameter ADDR_OUTPUT_201_DATA_0 bound to: 12'b011001100000 
	Parameter ADDR_OUTPUT_201_CTRL bound to: 12'b011001100100 
	Parameter ADDR_OUTPUT_202_DATA_0 bound to: 12'b011001101000 
	Parameter ADDR_OUTPUT_202_CTRL bound to: 12'b011001101100 
	Parameter ADDR_OUTPUT_203_DATA_0 bound to: 12'b011001110000 
	Parameter ADDR_OUTPUT_203_CTRL bound to: 12'b011001110100 
	Parameter ADDR_OUTPUT_204_DATA_0 bound to: 12'b011001111000 
	Parameter ADDR_OUTPUT_204_CTRL bound to: 12'b011001111100 
	Parameter ADDR_OUTPUT_205_DATA_0 bound to: 12'b011010000000 
	Parameter ADDR_OUTPUT_205_CTRL bound to: 12'b011010000100 
	Parameter ADDR_OUTPUT_206_DATA_0 bound to: 12'b011010001000 
	Parameter ADDR_OUTPUT_206_CTRL bound to: 12'b011010001100 
	Parameter ADDR_OUTPUT_207_DATA_0 bound to: 12'b011010010000 
	Parameter ADDR_OUTPUT_207_CTRL bound to: 12'b011010010100 
	Parameter ADDR_OUTPUT_208_DATA_0 bound to: 12'b011010011000 
	Parameter ADDR_OUTPUT_208_CTRL bound to: 12'b011010011100 
	Parameter ADDR_OUTPUT_209_DATA_0 bound to: 12'b011010100000 
	Parameter ADDR_OUTPUT_209_CTRL bound to: 12'b011010100100 
	Parameter ADDR_OUTPUT_210_DATA_0 bound to: 12'b011010101000 
	Parameter ADDR_OUTPUT_210_CTRL bound to: 12'b011010101100 
	Parameter ADDR_OUTPUT_211_DATA_0 bound to: 12'b011010110000 
	Parameter ADDR_OUTPUT_211_CTRL bound to: 12'b011010110100 
	Parameter ADDR_OUTPUT_212_DATA_0 bound to: 12'b011010111000 
	Parameter ADDR_OUTPUT_212_CTRL bound to: 12'b011010111100 
	Parameter ADDR_OUTPUT_213_DATA_0 bound to: 12'b011011000000 
	Parameter ADDR_OUTPUT_213_CTRL bound to: 12'b011011000100 
	Parameter ADDR_OUTPUT_214_DATA_0 bound to: 12'b011011001000 
	Parameter ADDR_OUTPUT_214_CTRL bound to: 12'b011011001100 
	Parameter ADDR_OUTPUT_215_DATA_0 bound to: 12'b011011010000 
	Parameter ADDR_OUTPUT_215_CTRL bound to: 12'b011011010100 
	Parameter ADDR_OUTPUT_216_DATA_0 bound to: 12'b011011011000 
	Parameter ADDR_OUTPUT_216_CTRL bound to: 12'b011011011100 
	Parameter ADDR_OUTPUT_217_DATA_0 bound to: 12'b011011100000 
	Parameter ADDR_OUTPUT_217_CTRL bound to: 12'b011011100100 
	Parameter ADDR_OUTPUT_218_DATA_0 bound to: 12'b011011101000 
	Parameter ADDR_OUTPUT_218_CTRL bound to: 12'b011011101100 
	Parameter ADDR_OUTPUT_219_DATA_0 bound to: 12'b011011110000 
	Parameter ADDR_OUTPUT_219_CTRL bound to: 12'b011011110100 
	Parameter ADDR_OUTPUT_220_DATA_0 bound to: 12'b011011111000 
	Parameter ADDR_OUTPUT_220_CTRL bound to: 12'b011011111100 
	Parameter ADDR_OUTPUT_221_DATA_0 bound to: 12'b011100000000 
	Parameter ADDR_OUTPUT_221_CTRL bound to: 12'b011100000100 
	Parameter ADDR_OUTPUT_222_DATA_0 bound to: 12'b011100001000 
	Parameter ADDR_OUTPUT_222_CTRL bound to: 12'b011100001100 
	Parameter ADDR_OUTPUT_223_DATA_0 bound to: 12'b011100010000 
	Parameter ADDR_OUTPUT_223_CTRL bound to: 12'b011100010100 
	Parameter ADDR_OUTPUT_224_DATA_0 bound to: 12'b011100011000 
	Parameter ADDR_OUTPUT_224_CTRL bound to: 12'b011100011100 
	Parameter ADDR_OUTPUT_225_DATA_0 bound to: 12'b011100100000 
	Parameter ADDR_OUTPUT_225_CTRL bound to: 12'b011100100100 
	Parameter ADDR_OUTPUT_226_DATA_0 bound to: 12'b011100101000 
	Parameter ADDR_OUTPUT_226_CTRL bound to: 12'b011100101100 
	Parameter ADDR_OUTPUT_227_DATA_0 bound to: 12'b011100110000 
	Parameter ADDR_OUTPUT_227_CTRL bound to: 12'b011100110100 
	Parameter ADDR_OUTPUT_228_DATA_0 bound to: 12'b011100111000 
	Parameter ADDR_OUTPUT_228_CTRL bound to: 12'b011100111100 
	Parameter ADDR_OUTPUT_229_DATA_0 bound to: 12'b011101000000 
	Parameter ADDR_OUTPUT_229_CTRL bound to: 12'b011101000100 
	Parameter ADDR_OUTPUT_230_DATA_0 bound to: 12'b011101001000 
	Parameter ADDR_OUTPUT_230_CTRL bound to: 12'b011101001100 
	Parameter ADDR_OUTPUT_231_DATA_0 bound to: 12'b011101010000 
	Parameter ADDR_OUTPUT_231_CTRL bound to: 12'b011101010100 
	Parameter ADDR_OUTPUT_232_DATA_0 bound to: 12'b011101011000 
	Parameter ADDR_OUTPUT_232_CTRL bound to: 12'b011101011100 
	Parameter ADDR_OUTPUT_233_DATA_0 bound to: 12'b011101100000 
	Parameter ADDR_OUTPUT_233_CTRL bound to: 12'b011101100100 
	Parameter ADDR_OUTPUT_234_DATA_0 bound to: 12'b011101101000 
	Parameter ADDR_OUTPUT_234_CTRL bound to: 12'b011101101100 
	Parameter ADDR_OUTPUT_235_DATA_0 bound to: 12'b011101110000 
	Parameter ADDR_OUTPUT_235_CTRL bound to: 12'b011101110100 
	Parameter ADDR_OUTPUT_236_DATA_0 bound to: 12'b011101111000 
	Parameter ADDR_OUTPUT_236_CTRL bound to: 12'b011101111100 
	Parameter ADDR_OUTPUT_237_DATA_0 bound to: 12'b011110000000 
	Parameter ADDR_OUTPUT_237_CTRL bound to: 12'b011110000100 
	Parameter ADDR_OUTPUT_238_DATA_0 bound to: 12'b011110001000 
	Parameter ADDR_OUTPUT_238_CTRL bound to: 12'b011110001100 
	Parameter ADDR_OUTPUT_239_DATA_0 bound to: 12'b011110010000 
	Parameter ADDR_OUTPUT_239_CTRL bound to: 12'b011110010100 
	Parameter ADDR_OUTPUT_240_DATA_0 bound to: 12'b011110011000 
	Parameter ADDR_OUTPUT_240_CTRL bound to: 12'b011110011100 
	Parameter ADDR_OUTPUT_241_DATA_0 bound to: 12'b011110100000 
	Parameter ADDR_OUTPUT_241_CTRL bound to: 12'b011110100100 
	Parameter ADDR_OUTPUT_242_DATA_0 bound to: 12'b011110101000 
	Parameter ADDR_OUTPUT_242_CTRL bound to: 12'b011110101100 
	Parameter ADDR_OUTPUT_243_DATA_0 bound to: 12'b011110110000 
	Parameter ADDR_OUTPUT_243_CTRL bound to: 12'b011110110100 
	Parameter ADDR_OUTPUT_244_DATA_0 bound to: 12'b011110111000 
	Parameter ADDR_OUTPUT_244_CTRL bound to: 12'b011110111100 
	Parameter ADDR_OUTPUT_245_DATA_0 bound to: 12'b011111000000 
	Parameter ADDR_OUTPUT_245_CTRL bound to: 12'b011111000100 
	Parameter ADDR_OUTPUT_246_DATA_0 bound to: 12'b011111001000 
	Parameter ADDR_OUTPUT_246_CTRL bound to: 12'b011111001100 
	Parameter ADDR_OUTPUT_247_DATA_0 bound to: 12'b011111010000 
	Parameter ADDR_OUTPUT_247_CTRL bound to: 12'b011111010100 
	Parameter ADDR_OUTPUT_248_DATA_0 bound to: 12'b011111011000 
	Parameter ADDR_OUTPUT_248_CTRL bound to: 12'b011111011100 
	Parameter ADDR_OUTPUT_249_DATA_0 bound to: 12'b011111100000 
	Parameter ADDR_OUTPUT_249_CTRL bound to: 12'b011111100100 
	Parameter ADDR_OUTPUT_250_DATA_0 bound to: 12'b011111101000 
	Parameter ADDR_OUTPUT_250_CTRL bound to: 12'b011111101100 
	Parameter ADDR_OUTPUT_251_DATA_0 bound to: 12'b011111110000 
	Parameter ADDR_OUTPUT_251_CTRL bound to: 12'b011111110100 
	Parameter ADDR_OUTPUT_252_DATA_0 bound to: 12'b011111111000 
	Parameter ADDR_OUTPUT_252_CTRL bound to: 12'b011111111100 
	Parameter ADDR_OUTPUT_253_DATA_0 bound to: 12'b100000000000 
	Parameter ADDR_OUTPUT_253_CTRL bound to: 12'b100000000100 
	Parameter ADDR_OUTPUT_254_DATA_0 bound to: 12'b100000001000 
	Parameter ADDR_OUTPUT_254_CTRL bound to: 12'b100000001100 
	Parameter ADDR_OUTPUT_255_DATA_0 bound to: 12'b100000010000 
	Parameter ADDR_OUTPUT_255_CTRL bound to: 12'b100000010100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter ADDR_BITS bound to: 12 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/xilinx/targeted_functions/numbers/verilogs/targeted_function_rm_s_axi.v:3006]
INFO: [Synth 8-256] done synthesizing module 'targeted_function_rm_s_axi' (1#1) [C:/xilinx/targeted_functions/numbers/verilogs/targeted_function_rm_s_axi.v:9]
INFO: [Synth 8-256] done synthesizing module 'targeted_function' (2#1) [C:/xilinx/targeted_functions/numbers/verilogs/targeted_function.v:12]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:18 ; elapsed = 00:00:47 . Memory (MB): peak = 887.582 ; gain = 716.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:47 . Memory (MB): peak = 887.582 ; gain = 716.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:47 . Memory (MB): peak = 887.582 ; gain = 716.949
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
No constraint files found.
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:27 ; elapsed = 00:00:53 . Memory (MB): peak = 1016.785 ; gain = 846.152
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design targeted_function has port s_axi_rm_RRESP[1] driven by constant 0
WARNING: [Synth 8-3917] design targeted_function has port s_axi_rm_RRESP[0] driven by constant 0
WARNING: [Synth 8-3917] design targeted_function has port s_axi_rm_BRESP[1] driven by constant 0
WARNING: [Synth 8-3917] design targeted_function has port s_axi_rm_BRESP[0] driven by constant 0
WARNING: [Synth 8-3331] design targeted_function has unconnected port s_axi_rm_WDATA[31]
WARNING: [Synth 8-3331] design targeted_function has unconnected port s_axi_rm_WDATA[30]
WARNING: [Synth 8-3331] design targeted_function has unconnected port s_axi_rm_WDATA[29]
WARNING: [Synth 8-3331] design targeted_function has unconnected port s_axi_rm_WDATA[28]
WARNING: [Synth 8-3331] design targeted_function has unconnected port s_axi_rm_WDATA[27]
WARNING: [Synth 8-3331] design targeted_function has unconnected port s_axi_rm_WDATA[26]
WARNING: [Synth 8-3331] design targeted_function has unconnected port s_axi_rm_WDATA[25]
WARNING: [Synth 8-3331] design targeted_function has unconnected port s_axi_rm_WDATA[24]
WARNING: [Synth 8-3331] design targeted_function has unconnected port s_axi_rm_WDATA[23]
WARNING: [Synth 8-3331] design targeted_function has unconnected port s_axi_rm_WDATA[22]
WARNING: [Synth 8-3331] design targeted_function has unconnected port s_axi_rm_WDATA[21]
WARNING: [Synth 8-3331] design targeted_function has unconnected port s_axi_rm_WDATA[20]
WARNING: [Synth 8-3331] design targeted_function has unconnected port s_axi_rm_WDATA[19]
WARNING: [Synth 8-3331] design targeted_function has unconnected port s_axi_rm_WDATA[18]
WARNING: [Synth 8-3331] design targeted_function has unconnected port s_axi_rm_WDATA[17]
WARNING: [Synth 8-3331] design targeted_function has unconnected port s_axi_rm_WDATA[16]
WARNING: [Synth 8-3331] design targeted_function has unconnected port s_axi_rm_WDATA[15]
WARNING: [Synth 8-3331] design targeted_function has unconnected port s_axi_rm_WDATA[14]
WARNING: [Synth 8-3331] design targeted_function has unconnected port s_axi_rm_WDATA[13]
WARNING: [Synth 8-3331] design targeted_function has unconnected port s_axi_rm_WDATA[12]
WARNING: [Synth 8-3331] design targeted_function has unconnected port s_axi_rm_WDATA[11]
WARNING: [Synth 8-3331] design targeted_function has unconnected port s_axi_rm_WDATA[10]
WARNING: [Synth 8-3331] design targeted_function has unconnected port s_axi_rm_WDATA[9]
WARNING: [Synth 8-3331] design targeted_function has unconnected port s_axi_rm_WDATA[8]
WARNING: [Synth 8-3331] design targeted_function has unconnected port s_axi_rm_WDATA[6]
WARNING: [Synth 8-3331] design targeted_function has unconnected port s_axi_rm_WDATA[5]
WARNING: [Synth 8-3331] design targeted_function has unconnected port s_axi_rm_WDATA[4]
WARNING: [Synth 8-3331] design targeted_function has unconnected port s_axi_rm_WDATA[3]
WARNING: [Synth 8-3331] design targeted_function has unconnected port s_axi_rm_WDATA[2]
WARNING: [Synth 8-3331] design targeted_function has unconnected port s_axi_rm_WDATA[1]
WARNING: [Synth 8-3331] design targeted_function has unconnected port s_axi_rm_WSTRB[3]
WARNING: [Synth 8-3331] design targeted_function has unconnected port s_axi_rm_WSTRB[2]
WARNING: [Synth 8-3331] design targeted_function has unconnected port s_axi_rm_WSTRB[1]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:01:10 . Memory (MB): peak = 1016.785 ; gain = 846.152
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:44 ; elapsed = 00:01:10 . Memory (MB): peak = 1016.785 ; gain = 846.152

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\targeted_function_rm_s_axi_U/int_output_252_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\targeted_function_rm_s_axi_U/int_output_244_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\targeted_function_rm_s_axi_U/int_output_236_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\targeted_function_rm_s_axi_U/int_output_228_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\targeted_function_rm_s_axi_U/int_output_220_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\targeted_function_rm_s_axi_U/int_output_212_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\targeted_function_rm_s_axi_U/int_output_204_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\targeted_function_rm_s_axi_U/int_output_196_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\targeted_function_rm_s_axi_U/int_output_188_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\targeted_function_rm_s_axi_U/int_output_180_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\targeted_function_rm_s_axi_U/int_output_172_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\targeted_function_rm_s_axi_U/int_output_164_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\targeted_function_rm_s_axi_U/int_output_156_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\targeted_function_rm_s_axi_U/int_output_148_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\targeted_function_rm_s_axi_U/int_output_140_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\targeted_function_rm_s_axi_U/int_output_132_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\targeted_function_rm_s_axi_U/int_output_124_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\targeted_function_rm_s_axi_U/int_output_116_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\targeted_function_rm_s_axi_U/int_output_108_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\targeted_function_rm_s_axi_U/int_output_100_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\targeted_function_rm_s_axi_U/int_output_092_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\targeted_function_rm_s_axi_U/int_output_084_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\targeted_function_rm_s_axi_U/int_output_076_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\targeted_function_rm_s_axi_U/int_output_068_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\targeted_function_rm_s_axi_U/int_output_060_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\targeted_function_rm_s_axi_U/int_output_052_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\targeted_function_rm_s_axi_U/int_output_044_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\targeted_function_rm_s_axi_U/int_output_036_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\targeted_function_rm_s_axi_U/int_output_028_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\targeted_function_rm_s_axi_U/int_output_020_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\targeted_function_rm_s_axi_U/int_output_012_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\targeted_function_rm_s_axi_U/int_output_004_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\targeted_function_rm_s_axi_U/int_output_248_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\targeted_function_rm_s_axi_U/int_output_240_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\targeted_function_rm_s_axi_U/int_output_232_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\targeted_function_rm_s_axi_U/int_output_224_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\targeted_function_rm_s_axi_U/int_output_216_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\targeted_function_rm_s_axi_U/int_output_208_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\targeted_function_rm_s_axi_U/int_output_200_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\targeted_function_rm_s_axi_U/int_output_192_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\targeted_function_rm_s_axi_U/int_output_184_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\targeted_function_rm_s_axi_U/int_output_176_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\targeted_function_rm_s_axi_U/int_output_168_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\targeted_function_rm_s_axi_U/int_output_160_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\targeted_function_rm_s_axi_U/int_output_152_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\targeted_function_rm_s_axi_U/int_output_144_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\targeted_function_rm_s_axi_U/int_output_136_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\targeted_function_rm_s_axi_U/int_output_128_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\targeted_function_rm_s_axi_U/int_output_120_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\targeted_function_rm_s_axi_U/int_output_112_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\targeted_function_rm_s_axi_U/int_output_104_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\targeted_function_rm_s_axi_U/int_output_096_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\targeted_function_rm_s_axi_U/int_output_088_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\targeted_function_rm_s_axi_U/int_output_080_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\targeted_function_rm_s_axi_U/int_output_072_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\targeted_function_rm_s_axi_U/int_output_064_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\targeted_function_rm_s_axi_U/int_output_056_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\targeted_function_rm_s_axi_U/int_output_048_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\targeted_function_rm_s_axi_U/int_output_040_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\targeted_function_rm_s_axi_U/int_output_032_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\targeted_function_rm_s_axi_U/int_output_024_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\targeted_function_rm_s_axi_U/int_output_016_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\targeted_function_rm_s_axi_U/int_output_008_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\targeted_function_rm_s_axi_U/int_output_000_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\targeted_function_rm_s_axi_U/int_output_250_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\targeted_function_rm_s_axi_U/int_output_242_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\targeted_function_rm_s_axi_U/int_output_234_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\targeted_function_rm_s_axi_U/int_output_226_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\targeted_function_rm_s_axi_U/int_output_218_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\targeted_function_rm_s_axi_U/int_output_210_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\targeted_function_rm_s_axi_U/int_output_202_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\targeted_function_rm_s_axi_U/int_output_194_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\targeted_function_rm_s_axi_U/int_output_186_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\targeted_function_rm_s_axi_U/int_output_178_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\targeted_function_rm_s_axi_U/int_output_170_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\targeted_function_rm_s_axi_U/int_output_162_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\targeted_function_rm_s_axi_U/int_output_154_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\targeted_function_rm_s_axi_U/int_output_146_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\targeted_function_rm_s_axi_U/int_output_138_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\targeted_function_rm_s_axi_U/int_output_130_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\targeted_function_rm_s_axi_U/int_output_122_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\targeted_function_rm_s_axi_U/int_output_114_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\targeted_function_rm_s_axi_U/int_output_106_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\targeted_function_rm_s_axi_U/int_output_098_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\targeted_function_rm_s_axi_U/int_output_090_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\targeted_function_rm_s_axi_U/int_output_082_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\targeted_function_rm_s_axi_U/int_output_074_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\targeted_function_rm_s_axi_U/int_output_066_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\targeted_function_rm_s_axi_U/int_output_058_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\targeted_function_rm_s_axi_U/int_output_050_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\targeted_function_rm_s_axi_U/int_output_042_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\targeted_function_rm_s_axi_U/int_output_034_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\targeted_function_rm_s_axi_U/int_output_026_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\targeted_function_rm_s_axi_U/int_output_018_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\targeted_function_rm_s_axi_U/int_output_010_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\targeted_function_rm_s_axi_U/int_output_002_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\targeted_function_rm_s_axi_U/int_output_246_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\targeted_function_rm_s_axi_U/int_output_238_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\targeted_function_rm_s_axi_U/int_output_230_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\targeted_function_rm_s_axi_U/int_output_222_reg[0] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance '\targeted_function_rm_s_axi_U/rdata_reg[8] ' (FDE) to '\targeted_function_rm_s_axi_U/rdata_reg[9] '
INFO: [Synth 8-3886] merging instance '\targeted_function_rm_s_axi_U/rdata_reg[9] ' (FDE) to '\targeted_function_rm_s_axi_U/rdata_reg[10] '
INFO: [Synth 8-3886] merging instance '\targeted_function_rm_s_axi_U/rdata_reg[10] ' (FDE) to '\targeted_function_rm_s_axi_U/rdata_reg[11] '
INFO: [Synth 8-3886] merging instance '\targeted_function_rm_s_axi_U/rdata_reg[11] ' (FDE) to '\targeted_function_rm_s_axi_U/rdata_reg[12] '
INFO: [Synth 8-3886] merging instance '\targeted_function_rm_s_axi_U/rdata_reg[12] ' (FDE) to '\targeted_function_rm_s_axi_U/rdata_reg[13] '
INFO: [Synth 8-3886] merging instance '\targeted_function_rm_s_axi_U/rdata_reg[13] ' (FDE) to '\targeted_function_rm_s_axi_U/rdata_reg[14] '
INFO: [Synth 8-3886] merging instance '\targeted_function_rm_s_axi_U/rdata_reg[14] ' (FDE) to '\targeted_function_rm_s_axi_U/rdata_reg[15] '
INFO: [Synth 8-3886] merging instance '\targeted_function_rm_s_axi_U/rdata_reg[15] ' (FDE) to '\targeted_function_rm_s_axi_U/rdata_reg[16] '
INFO: [Synth 8-3886] merging instance '\targeted_function_rm_s_axi_U/rdata_reg[16] ' (FDE) to '\targeted_function_rm_s_axi_U/rdata_reg[17] '
INFO: [Synth 8-3886] merging instance '\targeted_function_rm_s_axi_U/rdata_reg[17] ' (FDE) to '\targeted_function_rm_s_axi_U/rdata_reg[18] '
INFO: [Synth 8-3886] merging instance '\targeted_function_rm_s_axi_U/rdata_reg[18] ' (FDE) to '\targeted_function_rm_s_axi_U/rdata_reg[19] '
INFO: [Synth 8-3886] merging instance '\targeted_function_rm_s_axi_U/rdata_reg[19] ' (FDE) to '\targeted_function_rm_s_axi_U/rdata_reg[20] '
INFO: [Synth 8-3886] merging instance '\targeted_function_rm_s_axi_U/rdata_reg[20] ' (FDE) to '\targeted_function_rm_s_axi_U/rdata_reg[21] '
INFO: [Synth 8-3886] merging instance '\targeted_function_rm_s_axi_U/rdata_reg[21] ' (FDE) to '\targeted_function_rm_s_axi_U/rdata_reg[22] '
INFO: [Synth 8-3886] merging instance '\targeted_function_rm_s_axi_U/rdata_reg[22] ' (FDE) to '\targeted_function_rm_s_axi_U/rdata_reg[23] '
INFO: [Synth 8-3886] merging instance '\targeted_function_rm_s_axi_U/rdata_reg[23] ' (FDE) to '\targeted_function_rm_s_axi_U/rdata_reg[24] '
INFO: [Synth 8-3886] merging instance '\targeted_function_rm_s_axi_U/rdata_reg[24] ' (FDE) to '\targeted_function_rm_s_axi_U/rdata_reg[25] '
INFO: [Synth 8-3886] merging instance '\targeted_function_rm_s_axi_U/rdata_reg[25] ' (FDE) to '\targeted_function_rm_s_axi_U/rdata_reg[26] '
INFO: [Synth 8-3886] merging instance '\targeted_function_rm_s_axi_U/rdata_reg[26] ' (FDE) to '\targeted_function_rm_s_axi_U/rdata_reg[27] '
INFO: [Synth 8-3886] merging instance '\targeted_function_rm_s_axi_U/rdata_reg[27] ' (FDE) to '\targeted_function_rm_s_axi_U/rdata_reg[28] '
INFO: [Synth 8-3886] merging instance '\targeted_function_rm_s_axi_U/rdata_reg[28] ' (FDE) to '\targeted_function_rm_s_axi_U/rdata_reg[29] '
INFO: [Synth 8-3886] merging instance '\targeted_function_rm_s_axi_U/rdata_reg[29] ' (FDE) to '\targeted_function_rm_s_axi_U/rdata_reg[30] '
INFO: [Synth 8-3886] merging instance '\targeted_function_rm_s_axi_U/rdata_reg[30] ' (FDE) to '\targeted_function_rm_s_axi_U/rdata_reg[31] '
WARNING: [Synth 8-3332] Sequential element (\targeted_function_rm_s_axi_U/int_ap_return_reg[31] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_rm_s_axi_U/int_ap_return_reg[30] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_rm_s_axi_U/int_ap_return_reg[29] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_rm_s_axi_U/int_ap_return_reg[28] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_rm_s_axi_U/int_ap_return_reg[27] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_rm_s_axi_U/int_ap_return_reg[26] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_rm_s_axi_U/int_ap_return_reg[25] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_rm_s_axi_U/int_ap_return_reg[24] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_rm_s_axi_U/int_ap_return_reg[23] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_rm_s_axi_U/int_ap_return_reg[22] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_rm_s_axi_U/int_ap_return_reg[21] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_rm_s_axi_U/int_ap_return_reg[20] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_rm_s_axi_U/int_ap_return_reg[19] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_rm_s_axi_U/int_ap_return_reg[18] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_rm_s_axi_U/int_ap_return_reg[17] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_rm_s_axi_U/int_ap_return_reg[16] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_rm_s_axi_U/int_ap_return_reg[15] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_rm_s_axi_U/int_ap_return_reg[14] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_rm_s_axi_U/int_ap_return_reg[13] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_rm_s_axi_U/int_ap_return_reg[12] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_rm_s_axi_U/int_ap_return_reg[11] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_rm_s_axi_U/int_ap_return_reg[10] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_rm_s_axi_U/int_ap_return_reg[9] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_rm_s_axi_U/int_ap_return_reg[8] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_rm_s_axi_U/int_ap_return_reg[7] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_rm_s_axi_U/int_ap_return_reg[6] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_rm_s_axi_U/int_ap_return_reg[5] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_rm_s_axi_U/int_ap_return_reg[4] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_rm_s_axi_U/int_ap_return_reg[3] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_rm_s_axi_U/int_ap_return_reg[2] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_rm_s_axi_U/int_ap_return_reg[1] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_rm_s_axi_U/int_ap_return_reg[0] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_rm_s_axi_U/int_output_000_reg[31] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_rm_s_axi_U/int_output_000_reg[30] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_rm_s_axi_U/int_output_000_reg[29] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_rm_s_axi_U/int_output_000_reg[28] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_rm_s_axi_U/int_output_000_reg[27] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_rm_s_axi_U/int_output_000_reg[26] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_rm_s_axi_U/int_output_000_reg[25] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_rm_s_axi_U/int_output_000_reg[24] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_rm_s_axi_U/int_output_000_reg[23] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_rm_s_axi_U/int_output_000_reg[22] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_rm_s_axi_U/int_output_000_reg[21] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_rm_s_axi_U/int_output_000_reg[20] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_rm_s_axi_U/int_output_000_reg[19] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_rm_s_axi_U/int_output_000_reg[18] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_rm_s_axi_U/int_output_000_reg[17] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_rm_s_axi_U/int_output_000_reg[16] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_rm_s_axi_U/int_output_000_reg[15] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_rm_s_axi_U/int_output_000_reg[14] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_rm_s_axi_U/int_output_000_reg[13] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_rm_s_axi_U/int_output_000_reg[12] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_rm_s_axi_U/int_output_000_reg[11] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_rm_s_axi_U/int_output_000_reg[10] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_rm_s_axi_U/int_output_000_reg[9] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_rm_s_axi_U/int_output_000_reg[8] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_rm_s_axi_U/int_output_000_reg[7] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_rm_s_axi_U/int_output_000_reg[6] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_rm_s_axi_U/int_output_000_reg[5] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_rm_s_axi_U/int_output_000_reg[4] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_rm_s_axi_U/int_output_000_reg[3] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_rm_s_axi_U/int_output_000_reg[2] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_rm_s_axi_U/int_output_000_reg[1] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_rm_s_axi_U/int_output_000_reg[0] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_rm_s_axi_U/int_output_001_reg[31] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_rm_s_axi_U/int_output_001_reg[30] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_rm_s_axi_U/int_output_001_reg[29] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_rm_s_axi_U/int_output_001_reg[28] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_rm_s_axi_U/int_output_001_reg[27] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_rm_s_axi_U/int_output_001_reg[26] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_rm_s_axi_U/int_output_001_reg[25] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_rm_s_axi_U/int_output_001_reg[24] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_rm_s_axi_U/int_output_001_reg[23] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_rm_s_axi_U/int_output_001_reg[22] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_rm_s_axi_U/int_output_001_reg[21] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_rm_s_axi_U/int_output_001_reg[20] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_rm_s_axi_U/int_output_001_reg[19] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_rm_s_axi_U/int_output_001_reg[18] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_rm_s_axi_U/int_output_001_reg[17] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_rm_s_axi_U/int_output_001_reg[16] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_rm_s_axi_U/int_output_001_reg[15] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_rm_s_axi_U/int_output_001_reg[14] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_rm_s_axi_U/int_output_001_reg[13] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_rm_s_axi_U/int_output_001_reg[12] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_rm_s_axi_U/int_output_001_reg[11] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_rm_s_axi_U/int_output_001_reg[10] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_rm_s_axi_U/int_output_001_reg[9] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_rm_s_axi_U/int_output_001_reg[8] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_rm_s_axi_U/int_output_001_reg[7] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_rm_s_axi_U/int_output_001_reg[6] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_rm_s_axi_U/int_output_001_reg[5] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_rm_s_axi_U/int_output_001_reg[4] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_rm_s_axi_U/int_output_001_reg[3] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_rm_s_axi_U/int_output_001_reg[2] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_rm_s_axi_U/int_output_001_reg[1] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_rm_s_axi_U/int_output_002_reg[31] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_rm_s_axi_U/int_output_002_reg[30] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_rm_s_axi_U/int_output_002_reg[29] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_rm_s_axi_U/int_output_002_reg[28] ) is unused and will be removed from module targeted_function.
WARNING: [Synth 8-3332] Sequential element (\targeted_function_rm_s_axi_U/int_output_002_reg[27] ) is unused and will be removed from module targeted_function.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:01:15 . Memory (MB): peak = 1042.813 ; gain = 872.180
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:52 ; elapsed = 00:01:15 . Memory (MB): peak = 1042.813 ; gain = 872.180

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:01:15 . Memory (MB): peak = 1042.813 ; gain = 872.180
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:52 ; elapsed = 00:01:16 . Memory (MB): peak = 1042.813 ; gain = 872.180
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:52 ; elapsed = 00:01:16 . Memory (MB): peak = 1042.813 ; gain = 872.180

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:52 ; elapsed = 00:01:16 . Memory (MB): peak = 1042.813 ; gain = 872.180
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:53 ; elapsed = 00:01:16 . Memory (MB): peak = 1042.813 ; gain = 872.180
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:53 ; elapsed = 00:01:16 . Memory (MB): peak = 1042.813 ; gain = 872.180
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:53 ; elapsed = 00:01:16 . Memory (MB): peak = 1042.813 ; gain = 872.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:53 ; elapsed = 00:01:16 . Memory (MB): peak = 1042.813 ; gain = 872.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:53 ; elapsed = 00:01:16 . Memory (MB): peak = 1042.813 ; gain = 872.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:53 ; elapsed = 00:01:16 . Memory (MB): peak = 1042.813 ; gain = 872.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     2|
|2     |LUT2  |    24|
|3     |LUT3  |    11|
|4     |LUT4  |    38|
|5     |LUT5  |   302|
|6     |LUT6  |   513|
|7     |MUXF7 |    88|
|8     |MUXF8 |    26|
|9     |FDRE  |  1309|
+------+------+------+

Report Instance Areas: 
+------+-------------------------------+---------------------------+------+
|      |Instance                       |Module                     |Cells |
+------+-------------------------------+---------------------------+------+
|1     |top                            |                           |  2313|
|2     |  targeted_function_rm_s_axi_U |targeted_function_rm_s_axi |  2313|
+------+-------------------------------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:53 ; elapsed = 00:01:16 . Memory (MB): peak = 1042.813 ; gain = 872.180
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7261 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:40 ; elapsed = 00:00:34 . Memory (MB): peak = 1042.813 ; gain = 285.273
Synthesis Optimization Complete : Time (s): cpu = 00:00:53 ; elapsed = 00:01:16 . Memory (MB): peak = 1042.813 ; gain = 872.180
INFO: [Project 1-571] Translating synthesized netlist
WARNING: [Netlist 29-101] Netlist 'targeted_function' is not ideal for floorplanning, since the cellview 'targeted_function_rm_s_axi' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
138 Infos, 138 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
# write_checkpoint -force ./targeted_functions/$name/synth.dcp
INFO: [Timing 38-35] Done setting XDC timing constraints.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1521.172 ; gain = 354.906
# close_design
# close_project
****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/xilinx/.Xil/Vivado-55080-psl-realsense/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Jan 22 12:05:17 2016...
# open_checkpoint ./targeted_functions/template.dcp
Command: open_checkpoint ./targeted_functions/template.dcp
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx_install_dir/15.4/Vivado/2015.4/data/ip'.
INFO: [Netlist 29-17] Analyzing 372 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/xilinx/.Xil/Vivado-55080-psl-realsense/dcp/top_wrapper_early.xdc]
Finished Parsing XDC File [C:/xilinx/.Xil/Vivado-55080-psl-realsense/dcp/top_wrapper_early.xdc]
Parsing XDC File [C:/xilinx/.Xil/Vivado-55080-psl-realsense/dcp/top_wrapper.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/xilinx/ide/ide.srcs/constrs_1/imports/constraints/timing.xdc:25]
INFO: [Timing 38-2] Deriving generated clocks [C:/xilinx/ide/ide.srcs/constrs_1/imports/constraints/timing.xdc:25]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1566.672 ; gain = 31.578
Finished Parsing XDC File [C:/xilinx/.Xil/Vivado-55080-psl-realsense/dcp/top_wrapper.xdc]
Parsing XDC File [C:/xilinx/.Xil/Vivado-55080-psl-realsense/dcp/top_wrapper_late.xdc]
Finished Parsing XDC File [C:/xilinx/.Xil/Vivado-55080-psl-realsense/dcp/top_wrapper_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1595.152 ; gain = 17.688
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1595.152 ; gain = 17.688
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'top_reconfigurable_module_00_0_bb' instantiated as 'top_i/reconfigurable_logic/reconfigurable_module_00' [c:/xilinx/ide/ide.srcs/sources_1/bd/top/hdl/top.v:5831]
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'top_reconfigurable_module_01_0_bb' instantiated as 'top_i/reconfigurable_logic/reconfigurable_module_01' [c:/xilinx/ide/ide.srcs/sources_1/bd/top/hdl/top.v:5851]
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'top_reconfigurable_module_02_0_bb' instantiated as 'top_i/reconfigurable_logic/reconfigurable_module_02' [c:/xilinx/ide/ide.srcs/sources_1/bd/top/hdl/top.v:5871]
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'top_reconfigurable_module_03_0_bb' instantiated as 'top_i/reconfigurable_logic/reconfigurable_module_03' [c:/xilinx/ide/ide.srcs/sources_1/bd/top/hdl/top.v:5891]
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'top_reconfigurable_module_04_0_bb' instantiated as 'top_i/reconfigurable_logic/reconfigurable_module_04' [c:/xilinx/ide/ide.srcs/sources_1/bd/top/hdl/top.v:5911]
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'top_reconfigurable_module_05_0_bb' instantiated as 'top_i/reconfigurable_logic/reconfigurable_module_05' [c:/xilinx/ide/ide.srcs/sources_1/bd/top/hdl/top.v:5931]
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'top_reconfigurable_module_06_0_bb' instantiated as 'top_i/reconfigurable_logic/reconfigurable_module_06' [c:/xilinx/ide/ide.srcs/sources_1/bd/top/hdl/top.v:5951]
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'top_reconfigurable_module_07_0_bb' instantiated as 'top_i/reconfigurable_logic/reconfigurable_module_07' [c:/xilinx/ide/ide.srcs/sources_1/bd/top/hdl/top.v:5971]
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'top_reconfigurable_module_08_0_bb' instantiated as 'top_i/reconfigurable_logic/reconfigurable_module_08' [c:/xilinx/ide/ide.srcs/sources_1/bd/top/hdl/top.v:5991]
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'top_reconfigurable_module_09_0_bb' instantiated as 'top_i/reconfigurable_logic/reconfigurable_module_09' [c:/xilinx/ide/ide.srcs/sources_1/bd/top/hdl/top.v:6011]
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'top_reconfigurable_module_10_0_bb' instantiated as 'top_i/reconfigurable_logic/reconfigurable_module_10' [c:/xilinx/ide/ide.srcs/sources_1/bd/top/hdl/top.v:6031]
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'top_reconfigurable_module_11_0_bb' instantiated as 'top_i/reconfigurable_logic/reconfigurable_module_11' [c:/xilinx/ide/ide.srcs/sources_1/bd/top/hdl/top.v:6051]
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'top_reconfigurable_module_12_0_bb' instantiated as 'top_i/reconfigurable_logic/reconfigurable_module_12' [c:/xilinx/ide/ide.srcs/sources_1/bd/top/hdl/top.v:6071]
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'top_reconfigurable_module_13_0_bb' instantiated as 'top_i/reconfigurable_logic/reconfigurable_module_13' [c:/xilinx/ide/ide.srcs/sources_1/bd/top/hdl/top.v:6091]
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'top_reconfigurable_module_14_0_bb' instantiated as 'top_i/reconfigurable_logic/reconfigurable_module_14' [c:/xilinx/ide/ide.srcs/sources_1/bd/top/hdl/top.v:6111]
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'top_reconfigurable_module_15_0_bb' instantiated as 'top_i/reconfigurable_logic/reconfigurable_module_15' [c:/xilinx/ide/ide.srcs/sources_1/bd/top/hdl/top.v:6131]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 181 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 50 instances
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 90 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 41 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2015.4 (64-bit) build 1412921
# set idx_list {00 01 02 03 04 05 06 07 08 09 10 11 12 13 14 15}
# foreach idx $idx_list {
# 	read_checkpoint -cell top_i/reconfigurable_logic/reconfigurable_module_$idx ./targeted_functions/$name/synth.dcp
# }
Command: read_checkpoint -cell top_i/reconfigurable_logic/reconfigurable_module_00 ./targeted_functions/numbers/synth.dcp
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Command: read_checkpoint -cell top_i/reconfigurable_logic/reconfigurable_module_01 ./targeted_functions/numbers/synth.dcp
WARNING: [filemgmt 56-12] File 'C:/xilinx/targeted_functions/numbers/synth.dcp' cannot be added to the project because it already exists in the project, skipping this file
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Command: read_checkpoint -cell top_i/reconfigurable_logic/reconfigurable_module_02 ./targeted_functions/numbers/synth.dcp
WARNING: [filemgmt 56-12] File 'C:/xilinx/targeted_functions/numbers/synth.dcp' cannot be added to the project because it already exists in the project, skipping this file
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Command: read_checkpoint -cell top_i/reconfigurable_logic/reconfigurable_module_03 ./targeted_functions/numbers/synth.dcp
WARNING: [filemgmt 56-12] File 'C:/xilinx/targeted_functions/numbers/synth.dcp' cannot be added to the project because it already exists in the project, skipping this file
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Command: read_checkpoint -cell top_i/reconfigurable_logic/reconfigurable_module_04 ./targeted_functions/numbers/synth.dcp
WARNING: [filemgmt 56-12] File 'C:/xilinx/targeted_functions/numbers/synth.dcp' cannot be added to the project because it already exists in the project, skipping this file
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Command: read_checkpoint -cell top_i/reconfigurable_logic/reconfigurable_module_05 ./targeted_functions/numbers/synth.dcp
WARNING: [filemgmt 56-12] File 'C:/xilinx/targeted_functions/numbers/synth.dcp' cannot be added to the project because it already exists in the project, skipping this file
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Command: read_checkpoint -cell top_i/reconfigurable_logic/reconfigurable_module_06 ./targeted_functions/numbers/synth.dcp
WARNING: [filemgmt 56-12] File 'C:/xilinx/targeted_functions/numbers/synth.dcp' cannot be added to the project because it already exists in the project, skipping this file
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Command: read_checkpoint -cell top_i/reconfigurable_logic/reconfigurable_module_07 ./targeted_functions/numbers/synth.dcp
WARNING: [filemgmt 56-12] File 'C:/xilinx/targeted_functions/numbers/synth.dcp' cannot be added to the project because it already exists in the project, skipping this file
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Command: read_checkpoint -cell top_i/reconfigurable_logic/reconfigurable_module_08 ./targeted_functions/numbers/synth.dcp
WARNING: [filemgmt 56-12] File 'C:/xilinx/targeted_functions/numbers/synth.dcp' cannot be added to the project because it already exists in the project, skipping this file
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Command: read_checkpoint -cell top_i/reconfigurable_logic/reconfigurable_module_09 ./targeted_functions/numbers/synth.dcp
WARNING: [filemgmt 56-12] File 'C:/xilinx/targeted_functions/numbers/synth.dcp' cannot be added to the project because it already exists in the project, skipping this file
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Command: read_checkpoint -cell top_i/reconfigurable_logic/reconfigurable_module_10 ./targeted_functions/numbers/synth.dcp
WARNING: [filemgmt 56-12] File 'C:/xilinx/targeted_functions/numbers/synth.dcp' cannot be added to the project because it already exists in the project, skipping this file
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Command: read_checkpoint -cell top_i/reconfigurable_logic/reconfigurable_module_11 ./targeted_functions/numbers/synth.dcp
WARNING: [filemgmt 56-12] File 'C:/xilinx/targeted_functions/numbers/synth.dcp' cannot be added to the project because it already exists in the project, skipping this file
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Command: read_checkpoint -cell top_i/reconfigurable_logic/reconfigurable_module_12 ./targeted_functions/numbers/synth.dcp
WARNING: [filemgmt 56-12] File 'C:/xilinx/targeted_functions/numbers/synth.dcp' cannot be added to the project because it already exists in the project, skipping this file
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Command: read_checkpoint -cell top_i/reconfigurable_logic/reconfigurable_module_13 ./targeted_functions/numbers/synth.dcp
WARNING: [filemgmt 56-12] File 'C:/xilinx/targeted_functions/numbers/synth.dcp' cannot be added to the project because it already exists in the project, skipping this file
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Command: read_checkpoint -cell top_i/reconfigurable_logic/reconfigurable_module_14 ./targeted_functions/numbers/synth.dcp
WARNING: [filemgmt 56-12] File 'C:/xilinx/targeted_functions/numbers/synth.dcp' cannot be added to the project because it already exists in the project, skipping this file
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Command: read_checkpoint -cell top_i/reconfigurable_logic/reconfigurable_module_15 ./targeted_functions/numbers/synth.dcp
WARNING: [filemgmt 56-12] File 'C:/xilinx/targeted_functions/numbers/synth.dcp' cannot be added to the project because it already exists in the project, skipping this file
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2015.11' and will expire in -53 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Attempting to get a license: PartialReconfiguration
Feature available: PartialReconfiguration
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.406 . Memory (MB): peak = 1738.938 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 17b646b80

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 17b646b80

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1738.938 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 2 Constant Propagation | Checksum: 17b646b80

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1738.938 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 16 unconnected nets.
CRITICAL WARNING: [Constraints 18-952] The ports 'interrupt' in reconfigurable module 'top_i/reconfigurable_logic/reconfigurable_module_00' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
CRITICAL WARNING: [Constraints 18-952] The ports 'interrupt' in reconfigurable module 'top_i/reconfigurable_logic/reconfigurable_module_01' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
CRITICAL WARNING: [Constraints 18-952] The ports 'interrupt' in reconfigurable module 'top_i/reconfigurable_logic/reconfigurable_module_02' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
CRITICAL WARNING: [Constraints 18-952] The ports 'interrupt' in reconfigurable module 'top_i/reconfigurable_logic/reconfigurable_module_03' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
CRITICAL WARNING: [Constraints 18-952] The ports 'interrupt' in reconfigurable module 'top_i/reconfigurable_logic/reconfigurable_module_04' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
CRITICAL WARNING: [Constraints 18-952] The ports 'interrupt' in reconfigurable module 'top_i/reconfigurable_logic/reconfigurable_module_05' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
CRITICAL WARNING: [Constraints 18-952] The ports 'interrupt' in reconfigurable module 'top_i/reconfigurable_logic/reconfigurable_module_06' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
CRITICAL WARNING: [Constraints 18-952] The ports 'interrupt' in reconfigurable module 'top_i/reconfigurable_logic/reconfigurable_module_07' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
CRITICAL WARNING: [Constraints 18-952] The ports 'interrupt' in reconfigurable module 'top_i/reconfigurable_logic/reconfigurable_module_08' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
CRITICAL WARNING: [Constraints 18-952] The ports 'interrupt' in reconfigurable module 'top_i/reconfigurable_logic/reconfigurable_module_09' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
CRITICAL WARNING: [Constraints 18-952] The ports 'interrupt' in reconfigurable module 'top_i/reconfigurable_logic/reconfigurable_module_10' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
CRITICAL WARNING: [Constraints 18-952] The ports 'interrupt' in reconfigurable module 'top_i/reconfigurable_logic/reconfigurable_module_11' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
CRITICAL WARNING: [Constraints 18-952] The ports 'interrupt' in reconfigurable module 'top_i/reconfigurable_logic/reconfigurable_module_12' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
CRITICAL WARNING: [Constraints 18-952] The ports 'interrupt' in reconfigurable module 'top_i/reconfigurable_logic/reconfigurable_module_13' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
CRITICAL WARNING: [Constraints 18-952] The ports 'interrupt' in reconfigurable module 'top_i/reconfigurable_logic/reconfigurable_module_14' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
CRITICAL WARNING: [Constraints 18-952] The ports 'interrupt' in reconfigurable module 'top_i/reconfigurable_logic/reconfigurable_module_15' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
INFO: [Opt 31-11] Eliminated 16 unconnected cells.
Phase 3 Sweep | Checksum: 1157ebaec

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1738.938 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.094 . Memory (MB): peak = 1738.938 ; gain = 0.000
CRITICAL WARNING: [Constraints 18-952] The ports 'interrupt' in reconfigurable module 'top_i/reconfigurable_logic/reconfigurable_module_00' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
CRITICAL WARNING: [Constraints 18-952] The ports 'interrupt' in reconfigurable module 'top_i/reconfigurable_logic/reconfigurable_module_01' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
CRITICAL WARNING: [Constraints 18-952] The ports 'interrupt' in reconfigurable module 'top_i/reconfigurable_logic/reconfigurable_module_02' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
CRITICAL WARNING: [Constraints 18-952] The ports 'interrupt' in reconfigurable module 'top_i/reconfigurable_logic/reconfigurable_module_03' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
CRITICAL WARNING: [Constraints 18-952] The ports 'interrupt' in reconfigurable module 'top_i/reconfigurable_logic/reconfigurable_module_04' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
CRITICAL WARNING: [Constraints 18-952] The ports 'interrupt' in reconfigurable module 'top_i/reconfigurable_logic/reconfigurable_module_05' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
CRITICAL WARNING: [Constraints 18-952] The ports 'interrupt' in reconfigurable module 'top_i/reconfigurable_logic/reconfigurable_module_06' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
CRITICAL WARNING: [Constraints 18-952] The ports 'interrupt' in reconfigurable module 'top_i/reconfigurable_logic/reconfigurable_module_07' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
CRITICAL WARNING: [Constraints 18-952] The ports 'interrupt' in reconfigurable module 'top_i/reconfigurable_logic/reconfigurable_module_08' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
CRITICAL WARNING: [Constraints 18-952] The ports 'interrupt' in reconfigurable module 'top_i/reconfigurable_logic/reconfigurable_module_09' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
CRITICAL WARNING: [Constraints 18-952] The ports 'interrupt' in reconfigurable module 'top_i/reconfigurable_logic/reconfigurable_module_10' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
CRITICAL WARNING: [Constraints 18-952] The ports 'interrupt' in reconfigurable module 'top_i/reconfigurable_logic/reconfigurable_module_11' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
CRITICAL WARNING: [Constraints 18-952] The ports 'interrupt' in reconfigurable module 'top_i/reconfigurable_logic/reconfigurable_module_12' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
CRITICAL WARNING: [Constraints 18-952] The ports 'interrupt' in reconfigurable module 'top_i/reconfigurable_logic/reconfigurable_module_13' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
CRITICAL WARNING: [Constraints 18-952] The ports 'interrupt' in reconfigurable module 'top_i/reconfigurable_logic/reconfigurable_module_14' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
CRITICAL WARNING: [Constraints 18-952] The ports 'interrupt' in reconfigurable module 'top_i/reconfigurable_logic/reconfigurable_module_15' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
Ending Logic Optimization Task | Checksum: 1157ebaec

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1738.938 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-232] Skipping BRAM gating because all BRAMs are in high frequency (i.e. period < 3.12 ns) clock domains.
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
Ending Power Optimization Task | Checksum: 1157ebaec

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.906 . Memory (MB): peak = 1757.723 ; gain = 18.785
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 0 Warnings, 32 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1757.723 ; gain = 18.785
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2015.11' and will expire in -53 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: a8b63235

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1757.723 ; gain = 0.000
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard LVCMOS18
	FIXED_IO_mio[26] of IOStandard LVCMOS18
	FIXED_IO_mio[25] of IOStandard LVCMOS18
	FIXED_IO_mio[24] of IOStandard LVCMOS18
	FIXED_IO_mio[23] of IOStandard LVCMOS18
	FIXED_IO_mio[22] of IOStandard LVCMOS18
	FIXED_IO_mio[21] of IOStandard LVCMOS18
	FIXED_IO_mio[20] of IOStandard LVCMOS18
	FIXED_IO_mio[19] of IOStandard LVCMOS18
	FIXED_IO_mio[18] of IOStandard LVCMOS18
	FIXED_IO_mio[17] of IOStandard LVCMOS18
	FIXED_IO_mio[16] of IOStandard LVCMOS18
	FIXED_IO_mio[15] of IOStandard LVCMOS33
	FIXED_IO_mio[14] of IOStandard LVCMOS33
	FIXED_IO_mio[13] of IOStandard LVCMOS33
	FIXED_IO_mio[12] of IOStandard LVCMOS33
	FIXED_IO_mio[11] of IOStandard LVCMOS33
	FIXED_IO_mio[10] of IOStandard LVCMOS33
	FIXED_IO_mio[9] of IOStandard LVCMOS33
	FIXED_IO_mio[8] of IOStandard LVCMOS33
	FIXED_IO_mio[7] of IOStandard LVCMOS33
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[0] of IOStandard LVCMOS33
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: a8b63235

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1811.723 ; gain = 54.000

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: a8b63235

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1811.723 ; gain = 54.000

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: a8b63235

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1811.723 ; gain = 54.000
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1250db9ea

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1811.723 ; gain = 54.000

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: 24e5ed646

Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1839.910 ; gain = 82.188
Phase 1.2.1 Place Init Design | Checksum: 16f7c885d

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1909.844 ; gain = 152.121
Phase 1.2 Build Placer Netlist Model | Checksum: 16f7c885d

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 1909.844 ; gain = 152.121

Phase 1.3 Constrain Clocks/Macros

Phase 1.3.1 Constrain Global/Regional Clocks
Phase 1.3.1 Constrain Global/Regional Clocks | Checksum: 16f7c885d

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 1909.844 ; gain = 152.121
Phase 1.3 Constrain Clocks/Macros | Checksum: 16f7c885d

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 1909.844 ; gain = 152.121

Phase 1.4 Constrain UC2 PartPins
Phase 1.4 Constrain UC2 PartPins | Checksum: 16f7c885d

Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 1909.844 ; gain = 152.121
Phase 1 Placer Initialization | Checksum: 16f7c885d

Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 1909.844 ; gain = 152.121

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 23bde097b

Time (s): cpu = 00:01:03 ; elapsed = 00:00:48 . Memory (MB): peak = 1939.441 ; gain = 181.719

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 23bde097b

Time (s): cpu = 00:01:04 ; elapsed = 00:00:49 . Memory (MB): peak = 1939.441 ; gain = 181.719

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 17d49f5e7

Time (s): cpu = 00:01:12 ; elapsed = 00:00:55 . Memory (MB): peak = 1939.441 ; gain = 181.719

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 19384ff4c

Time (s): cpu = 00:01:13 ; elapsed = 00:00:56 . Memory (MB): peak = 1939.441 ; gain = 181.719

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 19384ff4c

Time (s): cpu = 00:01:13 ; elapsed = 00:00:56 . Memory (MB): peak = 1939.441 ; gain = 181.719

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 23392c9d4

Time (s): cpu = 00:01:15 ; elapsed = 00:00:58 . Memory (MB): peak = 1939.441 ; gain = 181.719

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1989b41af

Time (s): cpu = 00:01:16 ; elapsed = 00:00:58 . Memory (MB): peak = 1939.441 ; gain = 181.719

Phase 3.7 Small Shape Detail Placement

Phase 3.7.1 Commit Small Macros and Core Logic

Phase 3.7.1.1 Commit Slice Clusters
Phase 3.7.1.1 Commit Slice Clusters | Checksum: 29a92433d

Time (s): cpu = 00:01:25 ; elapsed = 00:01:07 . Memory (MB): peak = 1944.039 ; gain = 186.316
Phase 3.7.1 Commit Small Macros and Core Logic | Checksum: 29a92433d

Time (s): cpu = 00:01:25 ; elapsed = 00:01:07 . Memory (MB): peak = 1944.039 ; gain = 186.316

Phase 3.7.2 Clock Restriction Legalization for Leaf Columns
Phase 3.7.2 Clock Restriction Legalization for Leaf Columns | Checksum: 29a92433d

Time (s): cpu = 00:01:26 ; elapsed = 00:01:07 . Memory (MB): peak = 1947.258 ; gain = 189.535

Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins
Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 29a92433d

Time (s): cpu = 00:01:26 ; elapsed = 00:01:08 . Memory (MB): peak = 1948.320 ; gain = 190.598
Phase 3.7 Small Shape Detail Placement | Checksum: 29a92433d

Time (s): cpu = 00:01:27 ; elapsed = 00:01:08 . Memory (MB): peak = 1948.320 ; gain = 190.598

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 29f3cbc69

Time (s): cpu = 00:01:28 ; elapsed = 00:01:09 . Memory (MB): peak = 1948.320 ; gain = 190.598
Phase 3 Detail Placement | Checksum: 29f3cbc69

Time (s): cpu = 00:01:28 ; elapsed = 00:01:09 . Memory (MB): peak = 1948.320 ; gain = 190.598

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization

Phase 4.1.1 callUpdateTimingBeforePCO
Phase 4.1.1 callUpdateTimingBeforePCO | Checksum: 26bd71686

Time (s): cpu = 00:01:36 ; elapsed = 00:01:14 . Memory (MB): peak = 1948.320 ; gain = 190.598

Phase 4.1.2 updateClock Trees: PCOPT
Phase 4.1.2 updateClock Trees: PCOPT | Checksum: 26bd71686

Time (s): cpu = 00:01:36 ; elapsed = 00:01:14 . Memory (MB): peak = 1948.320 ; gain = 190.598

Phase 4.1.3 Post Placement Optimization

Phase 4.1.3.1 PCOPT Shape updates

Phase 4.1.3.1.1 removeOptionalFFsFromShapes
Phase 4.1.3.1.1 removeOptionalFFsFromShapes | Checksum: 26bd71686

Time (s): cpu = 00:01:36 ; elapsed = 00:01:14 . Memory (MB): peak = 1948.320 ; gain = 190.598

Phase 4.1.3.1.2 deleteLutnmShapes

Phase 4.1.3.1.2.1 deleteShapes
Phase 4.1.3.1.2.1 deleteShapes | Checksum: 2725a2e10

Time (s): cpu = 00:01:37 ; elapsed = 00:01:15 . Memory (MB): peak = 1948.320 ; gain = 190.598
Phase 4.1.3.1.2 deleteLutnmShapes | Checksum: 2725a2e10

Time (s): cpu = 00:01:37 ; elapsed = 00:01:15 . Memory (MB): peak = 1948.320 ; gain = 190.598
Phase 4.1.3.1 PCOPT Shape updates | Checksum: 2725a2e10

Time (s): cpu = 00:01:37 ; elapsed = 00:01:15 . Memory (MB): peak = 1948.320 ; gain = 190.598

Phase 4.1.3.2 Post Placement Timing Optimization

Phase 4.1.3.2.1 Restore Best Placement
Phase 4.1.3.2.1 Restore Best Placement | Checksum: 1f32fdc4b

Time (s): cpu = 00:01:39 ; elapsed = 00:01:17 . Memory (MB): peak = 1948.320 ; gain = 190.598
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.062. For the most accurate timing information please run report_timing.
Phase 4.1.3.2 Post Placement Timing Optimization | Checksum: 1f32fdc4b

Time (s): cpu = 00:01:39 ; elapsed = 00:01:17 . Memory (MB): peak = 1948.320 ; gain = 190.598
Phase 4.1.3 Post Placement Optimization | Checksum: 1f32fdc4b

Time (s): cpu = 00:01:39 ; elapsed = 00:01:17 . Memory (MB): peak = 1948.320 ; gain = 190.598
Phase 4.1 Post Commit Optimization | Checksum: 1f32fdc4b

Time (s): cpu = 00:01:39 ; elapsed = 00:01:17 . Memory (MB): peak = 1948.320 ; gain = 190.598

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 1f32fdc4b

Time (s): cpu = 00:01:40 ; elapsed = 00:01:18 . Memory (MB): peak = 1948.320 ; gain = 190.598

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 1f32fdc4b

Time (s): cpu = 00:01:40 ; elapsed = 00:01:18 . Memory (MB): peak = 1948.320 ; gain = 190.598

Phase 4.4 Placer Reporting

Phase 4.4.1 Restore STA
Phase 4.4.1 Restore STA | Checksum: 1f32fdc4b

Time (s): cpu = 00:01:40 ; elapsed = 00:01:18 . Memory (MB): peak = 1948.320 ; gain = 190.598
Phase 4.4 Placer Reporting | Checksum: 1f32fdc4b

Time (s): cpu = 00:01:40 ; elapsed = 00:01:18 . Memory (MB): peak = 1948.320 ; gain = 190.598

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 155ef9cfb

Time (s): cpu = 00:01:40 ; elapsed = 00:01:18 . Memory (MB): peak = 1948.320 ; gain = 190.598
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 155ef9cfb

Time (s): cpu = 00:01:41 ; elapsed = 00:01:19 . Memory (MB): peak = 1948.320 ; gain = 190.598
Ending Placer Task | Checksum: 122699232

Time (s): cpu = 00:01:41 ; elapsed = 00:01:19 . Memory (MB): peak = 1948.320 ; gain = 190.598
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2015.11' and will expire in -53 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are: LVCMOS18 (FIXED_IO_mio[53], FIXED_IO_mio[52], FIXED_IO_mio[51], FIXED_IO_mio[50], FIXED_IO_mio[49], FIXED_IO_mio[48], FIXED_IO_mio[47], FIXED_IO_mio[46], FIXED_IO_mio[45], FIXED_IO_mio[44], FIXED_IO_mio[43], FIXED_IO_mio[42], FIXED_IO_mio[41], FIXED_IO_mio[40], FIXED_IO_mio[39] (the first 15 of 38 listed)); LVCMOS33 (FIXED_IO_mio[15], FIXED_IO_mio[14], FIXED_IO_mio[13], FIXED_IO_mio[12], FIXED_IO_mio[11], FIXED_IO_mio[10], FIXED_IO_mio[9], FIXED_IO_mio[8], FIXED_IO_mio[7], FIXED_IO_mio[6], FIXED_IO_mio[5], FIXED_IO_mio[4], FIXED_IO_mio[3], FIXED_IO_mio[2], FIXED_IO_mio[1] (the first 15 of 16 listed)); 
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: c8198534 ConstDB: 0 ShapeSum: 5a500cfe RouteDB: b6d3038d

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: f93cf035

Time (s): cpu = 00:00:38 ; elapsed = 00:00:31 . Memory (MB): peak = 1954.512 ; gain = 6.191

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1a96ed97e

Time (s): cpu = 00:00:40 ; elapsed = 00:00:33 . Memory (MB): peak = 1970.266 ; gain = 21.945

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1a96ed97e

Time (s): cpu = 00:00:40 ; elapsed = 00:00:33 . Memory (MB): peak = 1979.313 ; gain = 30.992
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 2125a0e08

Time (s): cpu = 00:00:53 ; elapsed = 00:00:41 . Memory (MB): peak = 2044.992 ; gain = 96.672
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.215 | TNS=-0.215 | WHS=-0.165 | THS=-268.600|

Phase 2 Router Initialization | Checksum: 2305605b3

Time (s): cpu = 00:00:59 ; elapsed = 00:00:45 . Memory (MB): peak = 2057.297 ; gain = 108.977

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 2cb708365

Time (s): cpu = 00:01:10 ; elapsed = 00:00:51 . Memory (MB): peak = 2057.297 ; gain = 108.977

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 7642
 Number of Nodes with overlaps = 181
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 24217f909

Time (s): cpu = 00:01:42 ; elapsed = 00:01:09 . Memory (MB): peak = 2057.297 ; gain = 108.977
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.225 | TNS=-0.744 | WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: 287405c00

Time (s): cpu = 00:01:46 ; elapsed = 00:01:12 . Memory (MB): peak = 2057.297 ; gain = 108.977

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: 28c7380e3

Time (s): cpu = 00:01:48 ; elapsed = 00:01:14 . Memory (MB): peak = 2059.051 ; gain = 110.730
Phase 4.1.2 GlobIterForTiming | Checksum: 1b6a9e745

Time (s): cpu = 00:01:48 ; elapsed = 00:01:14 . Memory (MB): peak = 2059.051 ; gain = 110.730
Phase 4.1 Global Iteration 0 | Checksum: 1b6a9e745

Time (s): cpu = 00:01:48 ; elapsed = 00:01:14 . Memory (MB): peak = 2059.051 ; gain = 110.730

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 58
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 1b38789a3

Time (s): cpu = 00:01:56 ; elapsed = 00:01:20 . Memory (MB): peak = 2059.051 ; gain = 110.730
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.188 | TNS=-0.188 | WHS=N/A    | THS=N/A    |


Phase 4.2.2 GlobIterForTiming

Phase 4.2.2.1 Update Timing
Phase 4.2.2.1 Update Timing | Checksum: 206e50e07

Time (s): cpu = 00:02:00 ; elapsed = 00:01:23 . Memory (MB): peak = 2059.051 ; gain = 110.730

Phase 4.2.2.2 Fast Budgeting
Phase 4.2.2.2 Fast Budgeting | Checksum: 157a08aef

Time (s): cpu = 00:02:02 ; elapsed = 00:01:24 . Memory (MB): peak = 2059.051 ; gain = 110.730
Phase 4.2.2 GlobIterForTiming | Checksum: 122b9d284

Time (s): cpu = 00:02:02 ; elapsed = 00:01:25 . Memory (MB): peak = 2059.051 ; gain = 110.730
Phase 4.2 Global Iteration 1 | Checksum: 122b9d284

Time (s): cpu = 00:02:02 ; elapsed = 00:01:25 . Memory (MB): peak = 2059.051 ; gain = 110.730
Phase 4 Rip-up And Reroute | Checksum: 122b9d284

Time (s): cpu = 00:02:02 ; elapsed = 00:01:25 . Memory (MB): peak = 2059.051 ; gain = 110.730

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 2086c022f

Time (s): cpu = 00:02:06 ; elapsed = 00:01:27 . Memory (MB): peak = 2059.051 ; gain = 110.730
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.188 | TNS=-0.188 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 17aedfaff

Time (s): cpu = 00:02:06 ; elapsed = 00:01:28 . Memory (MB): peak = 2059.051 ; gain = 110.730

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 17aedfaff

Time (s): cpu = 00:02:06 ; elapsed = 00:01:28 . Memory (MB): peak = 2059.051 ; gain = 110.730
Phase 5 Delay and Skew Optimization | Checksum: 17aedfaff

Time (s): cpu = 00:02:06 ; elapsed = 00:01:28 . Memory (MB): peak = 2059.051 ; gain = 110.730

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 15c648bf2

Time (s): cpu = 00:02:10 ; elapsed = 00:01:31 . Memory (MB): peak = 2059.051 ; gain = 110.730
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.188 | TNS=-0.188 | WHS=0.056  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 21f7a7e4f

Time (s): cpu = 00:02:10 ; elapsed = 00:01:31 . Memory (MB): peak = 2059.051 ; gain = 110.730

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 5.57414 %
  Global Horizontal Routing Utilization  = 4.81068 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 64.8649%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 72.0721%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 48.5294%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 52.9412%, No Congested Regions.
Phase 7 Route finalize | Checksum: 1406b8ea5

Time (s): cpu = 00:02:10 ; elapsed = 00:01:31 . Memory (MB): peak = 2059.051 ; gain = 110.730

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1406b8ea5

Time (s): cpu = 00:02:11 ; elapsed = 00:01:31 . Memory (MB): peak = 2059.051 ; gain = 110.730

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1a7fc8ce2

Time (s): cpu = 00:02:13 ; elapsed = 00:01:34 . Memory (MB): peak = 2059.051 ; gain = 110.730

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.188 | TNS=-0.188 | WHS=0.056  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1a7fc8ce2

Time (s): cpu = 00:02:13 ; elapsed = 00:01:34 . Memory (MB): peak = 2059.051 ; gain = 110.730
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:44 ; elapsed = 00:02:05 . Memory (MB): peak = 2059.051 ; gain = 110.730

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:55 ; elapsed = 00:02:11 . Memory (MB): peak = 2059.051 ; gain = 110.730
# write_checkpoint -force ./targeted_functions/$name/impl.dcp
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2059.051 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2059.051 ; gain = 0.000
# close_design
# pr_verify ./targeted_functions/blank/impl.dcp ./targeted_functions/$name/impl.dcp
Command: pr_verify ./targeted_functions/blank/impl.dcp ./targeted_functions/numbers/impl.dcp
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx_install_dir/15.4/Vivado/2015.4/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx_install_dir/15.4/Vivado/2015.4/data/ip'.
INFO: [Netlist 29-17] Analyzing 372 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/xilinx/.Xil/Vivado-55080-psl-realsense/dcp_2/top_wrapper_early.xdc]
Finished Parsing XDC File [C:/xilinx/.Xil/Vivado-55080-psl-realsense/dcp_2/top_wrapper_early.xdc]
Parsing XDC File [C:/xilinx/.Xil/Vivado-55080-psl-realsense/dcp_2/top_wrapper.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/xilinx/ide/ide.srcs/constrs_1/imports/constraints/timing.xdc:25]
INFO: [Timing 38-2] Deriving generated clocks [C:/xilinx/ide/ide.srcs/constrs_1/imports/constraints/timing.xdc:25]
get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2059.051 ; gain = 0.000
Finished Parsing XDC File [C:/xilinx/.Xil/Vivado-55080-psl-realsense/dcp_2/top_wrapper.xdc]
Parsing XDC File [C:/xilinx/.Xil/Vivado-55080-psl-realsense/dcp_2/top_wrapper_late.xdc]
Finished Parsing XDC File [C:/xilinx/.Xil/Vivado-55080-psl-realsense/dcp_2/top_wrapper_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2059.051 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2059.051 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 181 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 50 instances
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 90 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 41 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2015.4 (64-bit) build 1412921
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx_install_dir/15.4/Vivado/2015.4/data/ip'.
INFO: [Netlist 29-17] Analyzing 372 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/xilinx/.Xil/Vivado-55080-psl-realsense/dcp_2/top_wrapper_early.xdc]
Finished Parsing XDC File [C:/xilinx/.Xil/Vivado-55080-psl-realsense/dcp_2/top_wrapper_early.xdc]
Parsing XDC File [C:/xilinx/.Xil/Vivado-55080-psl-realsense/dcp_2/top_wrapper.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/xilinx/ide/ide.srcs/constrs_1/imports/constraints/timing.xdc:25]
INFO: [Timing 38-2] Deriving generated clocks [C:/xilinx/ide/ide.srcs/constrs_1/imports/constraints/timing.xdc:25]
Finished Parsing XDC File [C:/xilinx/.Xil/Vivado-55080-psl-realsense/dcp_2/top_wrapper.xdc]
Parsing XDC File [C:/xilinx/.Xil/Vivado-55080-psl-realsense/dcp_2/top_wrapper_late.xdc]
Finished Parsing XDC File [C:/xilinx/.Xil/Vivado-55080-psl-realsense/dcp_2/top_wrapper_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2271.266 ; gain = 39.324
Restored from archive | CPU: 3.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2271.266 ; gain = 39.324
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 181 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 50 instances
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 90 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 41 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2015.4 (64-bit) build 1412921
INFO: [Constraints 18-1020] PR Verify Summary:
DCP1: ./targeted_functions/blank/impl.dcp
  Number of reconfigurable modules compared = 16
  Number of partition pins compared         = 1728
  Number of static tiles compared           = 13770
  Number of static sites compared           = 2537
  Number of static cells compared           = 14742
  Number of static routed nodes compared    = 183956
  Number of static routed pips compared     = 170263

DCP2: ./targeted_functions/numbers/impl.dcp
  Number of reconfigurable modules compared = 16
  Number of partition pins compared         = 1728
  Number of static tiles compared           = 13770
  Number of static sites compared           = 2537
  Number of static cells compared           = 14742
  Number of static routed nodes compared    = 183956
  Number of static routed pips compared     = 170263
INFO: [Vivado 12-3253] PR_VERIFY: check points ./targeted_functions/blank/impl.dcp and ./targeted_functions/numbers/impl.dcp are compatible
pr_verify: Time (s): cpu = 00:01:05 ; elapsed = 00:00:51 . Memory (MB): peak = 2404.746 ; gain = 345.695
# open_checkpoint ./targeted_functions/$name/impl.dcp
Command: open_checkpoint ./targeted_functions/numbers/impl.dcp
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx_install_dir/15.4/Vivado/2015.4/data/ip'.
INFO: [Netlist 29-17] Analyzing 372 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/xilinx/.Xil/Vivado-55080-psl-realsense/dcp/top_wrapper_early.xdc]
Finished Parsing XDC File [C:/xilinx/.Xil/Vivado-55080-psl-realsense/dcp/top_wrapper_early.xdc]
Parsing XDC File [C:/xilinx/.Xil/Vivado-55080-psl-realsense/dcp/top_wrapper.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/xilinx/ide/ide.srcs/constrs_1/imports/constraints/timing.xdc:25]
INFO: [Timing 38-2] Deriving generated clocks [C:/xilinx/ide/ide.srcs/constrs_1/imports/constraints/timing.xdc:25]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2404.746 ; gain = 0.000
Finished Parsing XDC File [C:/xilinx/.Xil/Vivado-55080-psl-realsense/dcp/top_wrapper.xdc]
Parsing XDC File [C:/xilinx/.Xil/Vivado-55080-psl-realsense/dcp/top_wrapper_late.xdc]
Finished Parsing XDC File [C:/xilinx/.Xil/Vivado-55080-psl-realsense/dcp/top_wrapper_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2404.746 ; gain = 0.000
Restored from archive | CPU: 3.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2404.746 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 181 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 50 instances
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 90 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 41 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2015.4 (64-bit) build 1412921
open_checkpoint: Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 2404.746 ; gain = 0.000
# file delete -force ./targeted_functions/$name/bitstreams
# file mkdir ./targeted_functions/$name/bitstreams
# write_bitstream ./targeted_functions/$name/bitstreams/$name.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2015.11' and will expire in -53 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (PDRC-61) SLICEM_5lutO5_C5 - Dangling output pin O5 on site SLICE_X104Y102:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC 23-20] Rule violation (PDRC-61) SLICEM_5lutO5_C5 - Dangling output pin O5 on site SLICE_X10Y44:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC 23-20] Rule violation (PDRC-61) SLICEM_5lutO5_C5 - Dangling output pin O5 on site SLICE_X16Y47:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC 23-20] Rule violation (PDRC-61) SLICEM_5lutO5_C5 - Dangling output pin O5 on site SLICE_X26Y43:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC 23-20] Rule violation (PDRC-61) SLICEM_5lutO5_C5 - Dangling output pin O5 on site SLICE_X94Y44:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC 23-20] Rule violation (PDRC-61) SLICEM_5lutO5_C5 - Dangling output pin O5 on site SLICE_X94Y46:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC 23-20] Rule violation (PDRC-62) SLICEM_5lutO5_B5 - Dangling output pin O5 on site SLICE_X104Y47:B5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC 23-20] Rule violation (PDRC-62) SLICEM_5lutO5_B5 - Dangling output pin O5 on site SLICE_X10Y44:B5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC 23-20] Rule violation (PDRC-62) SLICEM_5lutO5_B5 - Dangling output pin O5 on site SLICE_X14Y44:B5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC 23-20] Rule violation (PDRC-62) SLICEM_5lutO5_B5 - Dangling output pin O5 on site SLICE_X36Y44:B5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC 23-20] Rule violation (PDRC-62) SLICEM_5lutO5_B5 - Dangling output pin O5 on site SLICE_X36Y46:B5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC 23-20] Rule violation (PDRC-62) SLICEM_5lutO5_B5 - Dangling output pin O5 on site SLICE_X82Y105:B5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC 23-20] Rule violation (PDRC-62) SLICEM_5lutO5_B5 - Dangling output pin O5 on site SLICE_X86Y103:B5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC 23-20] Rule violation (PDRC-62) SLICEM_5lutO5_B5 - Dangling output pin O5 on site SLICE_X94Y104:B5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC 23-20] Rule violation (PDRC-62) SLICEM_5lutO5_B5 - Dangling output pin O5 on site SLICE_X94Y46:B5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC 23-20] Rule violation (PDRC-63) SLICEM_5lutO5_A5 - Dangling output pin O5 on site SLICE_X36Y44:A5LUT. For this programming the O5 output pin should have a signal.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 16 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Partition "reconfigurable_partition_06" Reconfigurable Module "top_i/reconfigurable_logic/reconfigurable_module_06"
Partition "reconfigurable_partition_10" Reconfigurable Module "top_i/reconfigurable_logic/reconfigurable_module_10"
Partition "reconfigurable_partition_07" Reconfigurable Module "top_i/reconfigurable_logic/reconfigurable_module_07"
Partition "reconfigurable_partition_08" Reconfigurable Module "top_i/reconfigurable_logic/reconfigurable_module_08"
Partition "reconfigurable_partition_11" Reconfigurable Module "top_i/reconfigurable_logic/reconfigurable_module_11"
Partition "reconfigurable_partition_09" Reconfigurable Module "top_i/reconfigurable_logic/reconfigurable_module_09"
Partition "reconfigurable_partition_12" Reconfigurable Module "top_i/reconfigurable_logic/reconfigurable_module_12"
Partition "reconfigurable_partition_13" Reconfigurable Module "top_i/reconfigurable_logic/reconfigurable_module_13"
Partition "reconfigurable_partition_14" Reconfigurable Module "top_i/reconfigurable_logic/reconfigurable_module_14"
Partition "reconfigurable_partition_15" Reconfigurable Module "top_i/reconfigurable_logic/reconfigurable_module_15"
Partition "reconfigurable_partition_00" Reconfigurable Module "top_i/reconfigurable_logic/reconfigurable_module_00"
Partition "reconfigurable_partition_01" Reconfigurable Module "top_i/reconfigurable_logic/reconfigurable_module_01"
Partition "reconfigurable_partition_02" Reconfigurable Module "top_i/reconfigurable_logic/reconfigurable_module_02"
Partition "reconfigurable_partition_05" Reconfigurable Module "top_i/reconfigurable_logic/reconfigurable_module_05"
Partition "reconfigurable_partition_03" Reconfigurable Module "top_i/reconfigurable_logic/reconfigurable_module_03"
Partition "reconfigurable_partition_04" Reconfigurable Module "top_i/reconfigurable_logic/reconfigurable_module_04"
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./targeted_functions/numbers/bitstreams/numbers.bit...
Process Partition "reconfigurable_partition_06"
Loading data files...
Loading site data...
Loading route data...
Processing options...
Partition "reconfigurable_partition_06" has RESET_AFTER_RECONFIG = TRUE.
Creating bitmap...
Creating bitstream...
Partial bitstream contains 1415232 bits.
Writing bitstream ./targeted_functions/numbers/bitstreams/numbers_reconfigurable_partition_06_partial.bit...
Process Partition "reconfigurable_partition_10"
Loading data files...
Loading site data...
Loading route data...
Processing options...
Partition "reconfigurable_partition_10" has RESET_AFTER_RECONFIG = TRUE.
Creating bitmap...
Creating bitstream...
Partial bitstream contains 1832416 bits.
Writing bitstream ./targeted_functions/numbers/bitstreams/numbers_reconfigurable_partition_10_partial.bit...
Process Partition "reconfigurable_partition_07"
Loading data files...
Loading site data...
Loading route data...
Processing options...
Partition "reconfigurable_partition_07" has RESET_AFTER_RECONFIG = TRUE.
Creating bitmap...
Creating bitstream...
Partial bitstream contains 2042496 bits.
Writing bitstream ./targeted_functions/numbers/bitstreams/numbers_reconfigurable_partition_07_partial.bit...
Process Partition "reconfigurable_partition_08"
Loading data files...
Loading site data...
Loading route data...
Processing options...
Partition "reconfigurable_partition_08" has RESET_AFTER_RECONFIG = TRUE.
Creating bitmap...
Creating bitstream...
Partial bitstream contains 2039264 bits.
Writing bitstream ./targeted_functions/numbers/bitstreams/numbers_reconfigurable_partition_08_partial.bit...
Process Partition "reconfigurable_partition_11"
Loading data files...
Loading site data...
Loading route data...
Processing options...
Partition "reconfigurable_partition_11" has RESET_AFTER_RECONFIG = TRUE.
Creating bitmap...
Creating bitstream...
Partial bitstream contains 2271968 bits.
Writing bitstream ./targeted_functions/numbers/bitstreams/numbers_reconfigurable_partition_11_partial.bit...
Process Partition "reconfigurable_partition_09"
Loading data files...
Loading site data...
Loading route data...
Processing options...
Partition "reconfigurable_partition_09" has RESET_AFTER_RECONFIG = TRUE.
Creating bitmap...
Creating bitstream...
Partial bitstream contains 1208384 bits.
Writing bitstream ./targeted_functions/numbers/bitstreams/numbers_reconfigurable_partition_09_partial.bit...
Process Partition "reconfigurable_partition_12"
Loading data files...
Loading site data...
Loading route data...
Processing options...
Partition "reconfigurable_partition_12" has RESET_AFTER_RECONFIG = TRUE.
Creating bitmap...
Creating bitstream...
Partial bitstream contains 2297824 bits.
Writing bitstream ./targeted_functions/numbers/bitstreams/numbers_reconfigurable_partition_12_partial.bit...
Process Partition "reconfigurable_partition_13"
Loading data files...
Loading site data...
Loading route data...
Processing options...
Partition "reconfigurable_partition_13" has RESET_AFTER_RECONFIG = TRUE.
Creating bitmap...
Creating bitstream...
Partial bitstream contains 2119808 bits.
Writing bitstream ./targeted_functions/numbers/bitstreams/numbers_reconfigurable_partition_13_partial.bit...
Process Partition "reconfigurable_partition_14"
Loading data files...
Loading site data...
Loading route data...
Processing options...
Partition "reconfigurable_partition_14" has RESET_AFTER_RECONFIG = TRUE.
Creating bitmap...
Creating bitstream...
Partial bitstream contains 1415232 bits.
Writing bitstream ./targeted_functions/numbers/bitstreams/numbers_reconfigurable_partition_14_partial.bit...
Process Partition "reconfigurable_partition_15"
Loading data files...
Loading site data...
Loading route data...
Processing options...
Partition "reconfigurable_partition_15" has RESET_AFTER_RECONFIG = TRUE.
Creating bitmap...
Creating bitstream...
Partial bitstream contains 2042496 bits.
Writing bitstream ./targeted_functions/numbers/bitstreams/numbers_reconfigurable_partition_15_partial.bit...
Process Partition "reconfigurable_partition_00"
Loading data files...
Loading site data...
Loading route data...
Processing options...
Partition "reconfigurable_partition_00" has RESET_AFTER_RECONFIG = TRUE.
Creating bitmap...
Creating bitstream...
Partial bitstream contains 2297824 bits.
Writing bitstream ./targeted_functions/numbers/bitstreams/numbers_reconfigurable_partition_00_partial.bit...
Process Partition "reconfigurable_partition_01"
Loading data files...
Loading site data...
Loading route data...
Processing options...
Partition "reconfigurable_partition_01" has RESET_AFTER_RECONFIG = TRUE.
Creating bitmap...
Creating bitstream...
Partial bitstream contains 1208384 bits.
Writing bitstream ./targeted_functions/numbers/bitstreams/numbers_reconfigurable_partition_01_partial.bit...
Process Partition "reconfigurable_partition_02"
Loading data files...
Loading site data...
Loading route data...
Processing options...
Partition "reconfigurable_partition_02" has RESET_AFTER_RECONFIG = TRUE.
Creating bitmap...
Creating bitstream...
Partial bitstream contains 1415232 bits.
Writing bitstream ./targeted_functions/numbers/bitstreams/numbers_reconfigurable_partition_02_partial.bit...
Process Partition "reconfigurable_partition_05"
Loading data files...
Loading site data...
Loading route data...
Processing options...
Partition "reconfigurable_partition_05" has RESET_AFTER_RECONFIG = TRUE.
Creating bitmap...
Creating bitstream...
Partial bitstream contains 1208384 bits.
Writing bitstream ./targeted_functions/numbers/bitstreams/numbers_reconfigurable_partition_05_partial.bit...
Process Partition "reconfigurable_partition_03"
Loading data files...
Loading site data...
Loading route data...
Processing options...
Partition "reconfigurable_partition_03" has RESET_AFTER_RECONFIG = TRUE.
Creating bitmap...
Creating bitstream...
Partial bitstream contains 2042496 bits.
Writing bitstream ./targeted_functions/numbers/bitstreams/numbers_reconfigurable_partition_03_partial.bit...
Process Partition "reconfigurable_partition_04"
Loading data files...
Loading site data...
Loading route data...
Processing options...
Partition "reconfigurable_partition_04" has RESET_AFTER_RECONFIG = TRUE.
Creating bitmap...
Creating bitstream...
Partial bitstream contains 2297824 bits.
Writing bitstream ./targeted_functions/numbers/bitstreams/numbers_reconfigurable_partition_04_partial.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:03:05 ; elapsed = 00:02:57 . Memory (MB): peak = 2502.914 ; gain = 98.168
# file delete ./targeted_functions/$name/bitstreams/$name.bit
# close_design
# file delete -force ./sdcard/hwdll/library/$name
# file mkdir ./sdcard/hwdll/library/$name
# foreach idx $idx_list {
# 	write_cfgmem -format BIN -size 16 -interface SMAPx32 -disablebitswap -loadbit "up 0x0 ./targeted_functions/$name/bitstreams/${name}_reconfigurable_partition_${idx}_partial.bit" ./sdcard/hwdll/library/$name/rm_$idx.bin
# 	file delete ./sdcard/hwdll/library/$name/rm_$idx.prm
# }
Creating config memory files...
INFO: [Writecfgmem 68-23] Start address provided has been multiplied by a factor of 4 due to the use of interface SMAPX32.
Creating bitstream load up from address 0x00000000
Loading bitfile ./targeted_functions/numbers/bitstreams/numbers_reconfigurable_partition_00_partial.bit
Writing file ./sdcard/hwdll/library/numbers/rm_00.bin
Writing log file ./sdcard/hwdll/library/numbers/rm_00.prm
===================================
Configuration Memory information
===================================
File Format        BIN
Interface          SMAPX32
Size               16M
Start Address      0x00000000
End Address        0x00FFFFFF

Addr1         Addr2         Date                    File(s)
0x00000000    0x000461FB    Jan 22 12:13:53 2016    ./targeted_functions/numbers/bitstreams/numbers_reconfigurable_partition_00_partial.bit
Creating config memory files...
INFO: [Writecfgmem 68-23] Start address provided has been multiplied by a factor of 4 due to the use of interface SMAPX32.
Creating bitstream load up from address 0x00000000
Loading bitfile ./targeted_functions/numbers/bitstreams/numbers_reconfigurable_partition_01_partial.bit
Writing file ./sdcard/hwdll/library/numbers/rm_01.bin
Writing log file ./sdcard/hwdll/library/numbers/rm_01.prm
===================================
Configuration Memory information
===================================
File Format        BIN
Interface          SMAPX32
Size               16M
Start Address      0x00000000
End Address        0x00FFFFFF

Addr1         Addr2         Date                    File(s)
0x00000000    0x00024E07    Jan 22 12:14:01 2016    ./targeted_functions/numbers/bitstreams/numbers_reconfigurable_partition_01_partial.bit
Creating config memory files...
INFO: [Writecfgmem 68-23] Start address provided has been multiplied by a factor of 4 due to the use of interface SMAPX32.
Creating bitstream load up from address 0x00000000
Loading bitfile ./targeted_functions/numbers/bitstreams/numbers_reconfigurable_partition_02_partial.bit
Writing file ./sdcard/hwdll/library/numbers/rm_02.bin
Writing log file ./sdcard/hwdll/library/numbers/rm_02.prm
===================================
Configuration Memory information
===================================
File Format        BIN
Interface          SMAPX32
Size               16M
Start Address      0x00000000
End Address        0x00FFFFFF

Addr1         Addr2         Date                    File(s)
0x00000000    0x0002B307    Jan 22 12:14:10 2016    ./targeted_functions/numbers/bitstreams/numbers_reconfigurable_partition_02_partial.bit
Creating config memory files...
INFO: [Writecfgmem 68-23] Start address provided has been multiplied by a factor of 4 due to the use of interface SMAPX32.
Creating bitstream load up from address 0x00000000
Loading bitfile ./targeted_functions/numbers/bitstreams/numbers_reconfigurable_partition_03_partial.bit
Writing file ./sdcard/hwdll/library/numbers/rm_03.bin
Writing log file ./sdcard/hwdll/library/numbers/rm_03.prm
===================================
Configuration Memory information
===================================
File Format        BIN
Interface          SMAPX32
Size               16M
Start Address      0x00000000
End Address        0x00FFFFFF

Addr1         Addr2         Date                    File(s)
0x00000000    0x0003E54F    Jan 22 12:14:27 2016    ./targeted_functions/numbers/bitstreams/numbers_reconfigurable_partition_03_partial.bit
Creating config memory files...
INFO: [Writecfgmem 68-23] Start address provided has been multiplied by a factor of 4 due to the use of interface SMAPX32.
Creating bitstream load up from address 0x00000000
Loading bitfile ./targeted_functions/numbers/bitstreams/numbers_reconfigurable_partition_04_partial.bit
Writing file ./sdcard/hwdll/library/numbers/rm_04.bin
Writing log file ./sdcard/hwdll/library/numbers/rm_04.prm
===================================
Configuration Memory information
===================================
File Format        BIN
Interface          SMAPX32
Size               16M
Start Address      0x00000000
End Address        0x00FFFFFF

Addr1         Addr2         Date                    File(s)
0x00000000    0x000461FB    Jan 22 12:14:36 2016    ./targeted_functions/numbers/bitstreams/numbers_reconfigurable_partition_04_partial.bit
Creating config memory files...
INFO: [Writecfgmem 68-23] Start address provided has been multiplied by a factor of 4 due to the use of interface SMAPX32.
Creating bitstream load up from address 0x00000000
Loading bitfile ./targeted_functions/numbers/bitstreams/numbers_reconfigurable_partition_05_partial.bit
Writing file ./sdcard/hwdll/library/numbers/rm_05.bin
Writing log file ./sdcard/hwdll/library/numbers/rm_05.prm
===================================
Configuration Memory information
===================================
File Format        BIN
Interface          SMAPX32
Size               16M
Start Address      0x00000000
End Address        0x00FFFFFF

Addr1         Addr2         Date                    File(s)
0x00000000    0x00024E07    Jan 22 12:14:18 2016    ./targeted_functions/numbers/bitstreams/numbers_reconfigurable_partition_05_partial.bit
Creating config memory files...
INFO: [Writecfgmem 68-23] Start address provided has been multiplied by a factor of 4 due to the use of interface SMAPX32.
Creating bitstream load up from address 0x00000000
Loading bitfile ./targeted_functions/numbers/bitstreams/numbers_reconfigurable_partition_06_partial.bit
Writing file ./sdcard/hwdll/library/numbers/rm_06.bin
Writing log file ./sdcard/hwdll/library/numbers/rm_06.prm
===================================
Configuration Memory information
===================================
File Format        BIN
Interface          SMAPX32
Size               16M
Start Address      0x00000000
End Address        0x00FFFFFF

Addr1         Addr2         Date                    File(s)
0x00000000    0x0002B307    Jan 22 12:12:25 2016    ./targeted_functions/numbers/bitstreams/numbers_reconfigurable_partition_06_partial.bit
Creating config memory files...
INFO: [Writecfgmem 68-23] Start address provided has been multiplied by a factor of 4 due to the use of interface SMAPX32.
Creating bitstream load up from address 0x00000000
Loading bitfile ./targeted_functions/numbers/bitstreams/numbers_reconfigurable_partition_07_partial.bit
Writing file ./sdcard/hwdll/library/numbers/rm_07.bin
Writing log file ./sdcard/hwdll/library/numbers/rm_07.prm
===================================
Configuration Memory information
===================================
File Format        BIN
Interface          SMAPX32
Size               16M
Start Address      0x00000000
End Address        0x00FFFFFF

Addr1         Addr2         Date                    File(s)
0x00000000    0x0003E54F    Jan 22 12:12:43 2016    ./targeted_functions/numbers/bitstreams/numbers_reconfigurable_partition_07_partial.bit
Creating config memory files...
INFO: [Writecfgmem 68-23] Start address provided has been multiplied by a factor of 4 due to the use of interface SMAPX32.
Creating bitstream load up from address 0x00000000
Loading bitfile ./targeted_functions/numbers/bitstreams/numbers_reconfigurable_partition_08_partial.bit
Writing file ./sdcard/hwdll/library/numbers/rm_08.bin
Writing log file ./sdcard/hwdll/library/numbers/rm_08.prm
===================================
Configuration Memory information
===================================
File Format        BIN
Interface          SMAPX32
Size               16M
Start Address      0x00000000
End Address        0x00FFFFFF

Addr1         Addr2         Date                    File(s)
0x00000000    0x0003E3BB    Jan 22 12:12:52 2016    ./targeted_functions/numbers/bitstreams/numbers_reconfigurable_partition_08_partial.bit
Creating config memory files...
INFO: [Writecfgmem 68-23] Start address provided has been multiplied by a factor of 4 due to the use of interface SMAPX32.
Creating bitstream load up from address 0x00000000
Loading bitfile ./targeted_functions/numbers/bitstreams/numbers_reconfigurable_partition_09_partial.bit
Writing file ./sdcard/hwdll/library/numbers/rm_09.bin
Writing log file ./sdcard/hwdll/library/numbers/rm_09.prm
===================================
Configuration Memory information
===================================
File Format        BIN
Interface          SMAPX32
Size               16M
Start Address      0x00000000
End Address        0x00FFFFFF

Addr1         Addr2         Date                    File(s)
0x00000000    0x00024E07    Jan 22 12:13:09 2016    ./targeted_functions/numbers/bitstreams/numbers_reconfigurable_partition_09_partial.bit
Creating config memory files...
INFO: [Writecfgmem 68-23] Start address provided has been multiplied by a factor of 4 due to the use of interface SMAPX32.
Creating bitstream load up from address 0x00000000
Loading bitfile ./targeted_functions/numbers/bitstreams/numbers_reconfigurable_partition_10_partial.bit
Writing file ./sdcard/hwdll/library/numbers/rm_10.bin
Writing log file ./sdcard/hwdll/library/numbers/rm_10.prm
===================================
Configuration Memory information
===================================
File Format        BIN
Interface          SMAPX32
Size               16M
Start Address      0x00000000
End Address        0x00FFFFFF

Addr1         Addr2         Date                    File(s)
0x00000000    0x00037EBB    Jan 22 12:12:34 2016    ./targeted_functions/numbers/bitstreams/numbers_reconfigurable_partition_10_partial.bit
Creating config memory files...
INFO: [Writecfgmem 68-23] Start address provided has been multiplied by a factor of 4 due to the use of interface SMAPX32.
Creating bitstream load up from address 0x00000000
Loading bitfile ./targeted_functions/numbers/bitstreams/numbers_reconfigurable_partition_11_partial.bit
Writing file ./sdcard/hwdll/library/numbers/rm_11.bin
Writing log file ./sdcard/hwdll/library/numbers/rm_11.prm
===================================
Configuration Memory information
===================================
File Format        BIN
Interface          SMAPX32
Size               16M
Start Address      0x00000000
End Address        0x00FFFFFF

Addr1         Addr2         Date                    File(s)
0x00000000    0x0004555B    Jan 22 12:13:01 2016    ./targeted_functions/numbers/bitstreams/numbers_reconfigurable_partition_11_partial.bit
Creating config memory files...
INFO: [Writecfgmem 68-23] Start address provided has been multiplied by a factor of 4 due to the use of interface SMAPX32.
Creating bitstream load up from address 0x00000000
Loading bitfile ./targeted_functions/numbers/bitstreams/numbers_reconfigurable_partition_12_partial.bit
Writing file ./sdcard/hwdll/library/numbers/rm_12.bin
Writing log file ./sdcard/hwdll/library/numbers/rm_12.prm
===================================
Configuration Memory information
===================================
File Format        BIN
Interface          SMAPX32
Size               16M
Start Address      0x00000000
End Address        0x00FFFFFF

Addr1         Addr2         Date                    File(s)
0x00000000    0x000461FB    Jan 22 12:13:18 2016    ./targeted_functions/numbers/bitstreams/numbers_reconfigurable_partition_12_partial.bit
Creating config memory files...
INFO: [Writecfgmem 68-23] Start address provided has been multiplied by a factor of 4 due to the use of interface SMAPX32.
Creating bitstream load up from address 0x00000000
Loading bitfile ./targeted_functions/numbers/bitstreams/numbers_reconfigurable_partition_13_partial.bit
Writing file ./sdcard/hwdll/library/numbers/rm_13.bin
Writing log file ./sdcard/hwdll/library/numbers/rm_13.prm
===================================
Configuration Memory information
===================================
File Format        BIN
Interface          SMAPX32
Size               16M
Start Address      0x00000000
End Address        0x00FFFFFF

Addr1         Addr2         Date                    File(s)
0x00000000    0x00040B0F    Jan 22 12:13:27 2016    ./targeted_functions/numbers/bitstreams/numbers_reconfigurable_partition_13_partial.bit
Creating config memory files...
INFO: [Writecfgmem 68-23] Start address provided has been multiplied by a factor of 4 due to the use of interface SMAPX32.
Creating bitstream load up from address 0x00000000
Loading bitfile ./targeted_functions/numbers/bitstreams/numbers_reconfigurable_partition_14_partial.bit
Writing file ./sdcard/hwdll/library/numbers/rm_14.bin
Writing log file ./sdcard/hwdll/library/numbers/rm_14.prm
===================================
Configuration Memory information
===================================
File Format        BIN
Interface          SMAPX32
Size               16M
Start Address      0x00000000
End Address        0x00FFFFFF

Addr1         Addr2         Date                    File(s)
0x00000000    0x0002B307    Jan 22 12:13:35 2016    ./targeted_functions/numbers/bitstreams/numbers_reconfigurable_partition_14_partial.bit
Creating config memory files...
INFO: [Writecfgmem 68-23] Start address provided has been multiplied by a factor of 4 due to the use of interface SMAPX32.
Creating bitstream load up from address 0x00000000
Loading bitfile ./targeted_functions/numbers/bitstreams/numbers_reconfigurable_partition_15_partial.bit
Writing file ./sdcard/hwdll/library/numbers/rm_15.bin
Writing log file ./sdcard/hwdll/library/numbers/rm_15.prm
===================================
Configuration Memory information
===================================
File Format        BIN
Interface          SMAPX32
Size               16M
Start Address      0x00000000
End Address        0x00FFFFFF

Addr1         Addr2         Date                    File(s)
0x00000000    0x0003E54F    Jan 22 12:13:44 2016    ./targeted_functions/numbers/bitstreams/numbers_reconfigurable_partition_15_partial.bit
