int\r\nnv44_fb_vram_init(struct nouveau_fb *pfb)\r\n{\r\nu32 pfb474 = nv_rd32(pfb, 0x100474);\r\nif (pfb474 & 0x00000004)\r\npfb->ram.type = NV_MEM_TYPE_GDDR3;\r\nif (pfb474 & 0x00000002)\r\npfb->ram.type = NV_MEM_TYPE_DDR2;\r\nif (pfb474 & 0x00000001)\r\npfb->ram.type = NV_MEM_TYPE_DDR1;\r\npfb->ram.size = nv_rd32(pfb, 0x10020c) & 0xff000000;\r\nreturn 0;\r\n}\r\nstatic void\r\nnv44_fb_tile_init(struct nouveau_fb *pfb, int i, u32 addr, u32 size, u32 pitch,\r\nu32 flags, struct nouveau_fb_tile *tile)\r\n{\r\ntile->addr = 0x00000001;\r\ntile->addr |= addr;\r\ntile->limit = max(1u, addr + size) - 1;\r\ntile->pitch = pitch;\r\n}\r\nvoid\r\nnv44_fb_tile_prog(struct nouveau_fb *pfb, int i, struct nouveau_fb_tile *tile)\r\n{\r\nnv_wr32(pfb, 0x100604 + (i * 0x10), tile->limit);\r\nnv_wr32(pfb, 0x100608 + (i * 0x10), tile->pitch);\r\nnv_wr32(pfb, 0x100600 + (i * 0x10), tile->addr);\r\nnv_rd32(pfb, 0x100600 + (i * 0x10));\r\n}\r\nint\r\nnv44_fb_init(struct nouveau_object *object)\r\n{\r\nstruct nv44_fb_priv *priv = (void *)object;\r\nint ret;\r\nret = nouveau_fb_init(&priv->base);\r\nif (ret)\r\nreturn ret;\r\nnv_wr32(priv, 0x100850, 0x80000000);\r\nnv_wr32(priv, 0x100800, 0x00000001);\r\nreturn 0;\r\n}\r\nstatic int\r\nnv44_fb_ctor(struct nouveau_object *parent, struct nouveau_object *engine,\r\nstruct nouveau_oclass *oclass, void *data, u32 size,\r\nstruct nouveau_object **pobject)\r\n{\r\nstruct nv44_fb_priv *priv;\r\nint ret;\r\nret = nouveau_fb_create(parent, engine, oclass, &priv);\r\n*pobject = nv_object(priv);\r\nif (ret)\r\nreturn ret;\r\npriv->base.memtype_valid = nv04_fb_memtype_valid;\r\npriv->base.ram.init = nv44_fb_vram_init;\r\npriv->base.tile.regions = 12;\r\npriv->base.tile.init = nv44_fb_tile_init;\r\npriv->base.tile.fini = nv20_fb_tile_fini;\r\npriv->base.tile.prog = nv44_fb_tile_prog;\r\nreturn nouveau_fb_preinit(&priv->base);\r\n}
