{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1604592570924 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604592570931 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 05 17:09:30 2020 " "Processing started: Thu Nov 05 17:09:30 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1604592570931 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604592570931 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604592570931 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1604592571858 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1604592571858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lab3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/lab3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab3-top_level " "Found design unit 1: lab3-top_level" {  } { { "src/lab3.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/lab3/src/lab3.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604592583006 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab3 " "Found entity 1: lab3" {  } { { "src/lab3.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/lab3/src/lab3.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604592583006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604592583006 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab3 " "Elaborating entity \"lab3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1604592583049 ""}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "counter\[0\] lab3.vhd(26) " "HDL error at lab3.vhd(26): can't infer register for \"counter\[0\]\" because its behavior does not match any supported register model" {  } { { "src/lab3.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/lab3/src/lab3.vhd" 26 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Analysis & Synthesis" 0 -1 1604592583052 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[0\] lab3.vhd(23) " "Inferred latch for \"counter\[0\]\" at lab3.vhd(23)" {  } { { "src/lab3.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/lab3/src/lab3.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604592583053 "|lab3"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "counter\[1\] lab3.vhd(26) " "HDL error at lab3.vhd(26): can't infer register for \"counter\[1\]\" because its behavior does not match any supported register model" {  } { { "src/lab3.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/lab3/src/lab3.vhd" 26 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Analysis & Synthesis" 0 -1 1604592583053 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[1\] lab3.vhd(23) " "Inferred latch for \"counter\[1\]\" at lab3.vhd(23)" {  } { { "src/lab3.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/lab3/src/lab3.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604592583053 "|lab3"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "counter\[2\] lab3.vhd(26) " "HDL error at lab3.vhd(26): can't infer register for \"counter\[2\]\" because its behavior does not match any supported register model" {  } { { "src/lab3.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/lab3/src/lab3.vhd" 26 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Analysis & Synthesis" 0 -1 1604592583053 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[2\] lab3.vhd(23) " "Inferred latch for \"counter\[2\]\" at lab3.vhd(23)" {  } { { "src/lab3.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/lab3/src/lab3.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604592583053 "|lab3"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "counter\[3\] lab3.vhd(26) " "HDL error at lab3.vhd(26): can't infer register for \"counter\[3\]\" because its behavior does not match any supported register model" {  } { { "src/lab3.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/lab3/src/lab3.vhd" 26 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Analysis & Synthesis" 0 -1 1604592583054 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[3\] lab3.vhd(23) " "Inferred latch for \"counter\[3\]\" at lab3.vhd(23)" {  } { { "src/lab3.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/lab3/src/lab3.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604592583054 "|lab3"}
{ "Error" "EVRFX_VDB_2015_UNCONVERTED" "lab3.vhd(28) " "HDL error at lab3.vhd(28): couldn't implement registers for assignments on this clock edge" {  } { { "src/lab3.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/lab3/src/lab3.vhd" 28 0 0 } }  } 0 10822 "HDL error at %1!s!: couldn't implement registers for assignments on this clock edge" 0 0 "Analysis & Synthesis" 0 -1 1604592583055 ""}
{ "Error" "EVRFX_VDB_2015_UNCONVERTED" "lab3.vhd(29) " "HDL error at lab3.vhd(29): couldn't implement registers for assignments on this clock edge" {  } { { "src/lab3.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/lab3/src/lab3.vhd" 29 0 0 } }  } 0 10822 "HDL error at %1!s!: couldn't implement registers for assignments on this clock edge" 0 0 "Analysis & Synthesis" 0 -1 1604592583055 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1604592583055 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 7 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 7 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4786 " "Peak virtual memory: 4786 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1604592583182 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov 05 17:09:43 2020 " "Processing ended: Thu Nov 05 17:09:43 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1604592583182 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1604592583182 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1604592583182 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1604592583182 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1604592570924 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604592570931 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 05 17:09:30 2020 " "Processing started: Thu Nov 05 17:09:30 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1604592570931 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604592570931 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604592570931 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1604592571858 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1604592571858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lab3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/lab3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab3-top_level " "Found design unit 1: lab3-top_level" {  } { { "src/lab3.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/lab3/src/lab3.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604592583006 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab3 " "Found entity 1: lab3" {  } { { "src/lab3.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/lab3/src/lab3.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604592583006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604592583006 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab3 " "Elaborating entity \"lab3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1604592583049 ""}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "counter\[0\] lab3.vhd(26) " "HDL error at lab3.vhd(26): can't infer register for \"counter\[0\]\" because its behavior does not match any supported register model" {  } { { "src/lab3.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/lab3/src/lab3.vhd" 26 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Analysis & Synthesis" 0 -1 1604592583052 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[0\] lab3.vhd(23) " "Inferred latch for \"counter\[0\]\" at lab3.vhd(23)" {  } { { "src/lab3.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/lab3/src/lab3.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604592583053 "|lab3"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "counter\[1\] lab3.vhd(26) " "HDL error at lab3.vhd(26): can't infer register for \"counter\[1\]\" because its behavior does not match any supported register model" {  } { { "src/lab3.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/lab3/src/lab3.vhd" 26 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Analysis & Synthesis" 0 -1 1604592583053 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[1\] lab3.vhd(23) " "Inferred latch for \"counter\[1\]\" at lab3.vhd(23)" {  } { { "src/lab3.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/lab3/src/lab3.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604592583053 "|lab3"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "counter\[2\] lab3.vhd(26) " "HDL error at lab3.vhd(26): can't infer register for \"counter\[2\]\" because its behavior does not match any supported register model" {  } { { "src/lab3.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/lab3/src/lab3.vhd" 26 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Analysis & Synthesis" 0 -1 1604592583053 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[2\] lab3.vhd(23) " "Inferred latch for \"counter\[2\]\" at lab3.vhd(23)" {  } { { "src/lab3.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/lab3/src/lab3.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604592583053 "|lab3"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "counter\[3\] lab3.vhd(26) " "HDL error at lab3.vhd(26): can't infer register for \"counter\[3\]\" because its behavior does not match any supported register model" {  } { { "src/lab3.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/lab3/src/lab3.vhd" 26 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Analysis & Synthesis" 0 -1 1604592583054 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[3\] lab3.vhd(23) " "Inferred latch for \"counter\[3\]\" at lab3.vhd(23)" {  } { { "src/lab3.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/lab3/src/lab3.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604592583054 "|lab3"}
{ "Error" "EVRFX_VDB_2015_UNCONVERTED" "lab3.vhd(28) " "HDL error at lab3.vhd(28): couldn't implement registers for assignments on this clock edge" {  } { { "src/lab3.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/lab3/src/lab3.vhd" 28 0 0 } }  } 0 10822 "HDL error at %1!s!: couldn't implement registers for assignments on this clock edge" 0 0 "Analysis & Synthesis" 0 -1 1604592583055 ""}
{ "Error" "EVRFX_VDB_2015_UNCONVERTED" "lab3.vhd(29) " "HDL error at lab3.vhd(29): couldn't implement registers for assignments on this clock edge" {  } { { "src/lab3.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/lab3/src/lab3.vhd" 29 0 0 } }  } 0 10822 "HDL error at %1!s!: couldn't implement registers for assignments on this clock edge" 0 0 "Analysis & Synthesis" 0 -1 1604592583055 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1604592583055 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 7 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 7 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4786 " "Peak virtual memory: 4786 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1604592583182 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov 05 17:09:43 2020 " "Processing ended: Thu Nov 05 17:09:43 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1604592583182 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1604592583182 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1604592583182 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1604592583182 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 9 s 1  " "Quartus Prime Full Compilation was unsuccessful. 9 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1604592583825 ""}
