// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module FC_CIF_0_2_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in_stream_a_TVALID,
        out_stream_TREADY,
        sub47,
        out_stream_TDATA,
        out_stream_TVALID,
        in_stream_a_TDATA,
        in_stream_a_TREADY,
        sub,
        empty,
        mul_ln101_1,
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_address0,
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_ce0,
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_we0,
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_d0,
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_address0,
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_ce0,
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_we0,
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_d0,
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_address0,
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_ce0,
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_we0,
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_d0,
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_address0,
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_ce0,
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_we0,
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_d0,
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_address0,
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_ce0,
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_we0,
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_d0,
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_address0,
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_ce0,
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_we0,
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_d0,
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_address0,
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_ce0,
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_we0,
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_d0,
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_address0,
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_ce0,
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_we0,
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_d0,
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_address0,
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_ce0,
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_we0,
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_d0,
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_address0,
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_ce0,
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_we0,
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_d0,
        p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_address0,
        p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_ce0,
        p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_we0,
        p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_d0,
        p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_address0,
        p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_ce0,
        p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_we0,
        p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_d0,
        p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_address0,
        p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_ce0,
        p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_we0,
        p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_d0,
        p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_address0,
        p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_ce0,
        p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_we0,
        p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_d0,
        p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_address0,
        p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_ce0,
        p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_we0,
        p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_d0,
        p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_address0,
        p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_ce0,
        p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_we0,
        p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_d0
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   in_stream_a_TVALID;
input   out_stream_TREADY;
input  [31:0] sub47;
output  [63:0] out_stream_TDATA;
output   out_stream_TVALID;
input  [63:0] in_stream_a_TDATA;
output   in_stream_a_TREADY;
input  [31:0] sub;
input  [31:0] empty;
input  [31:0] mul_ln101_1;
output  [5:0] FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_address0;
output   FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_ce0;
output   FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_we0;
output  [15:0] FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_d0;
output  [5:0] FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_address0;
output   FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_ce0;
output   FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_we0;
output  [15:0] FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_d0;
output  [5:0] FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_address0;
output   FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_ce0;
output   FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_we0;
output  [15:0] FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_d0;
output  [5:0] FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_address0;
output   FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_ce0;
output   FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_we0;
output  [15:0] FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_d0;
output  [5:0] FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_address0;
output   FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_ce0;
output   FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_we0;
output  [15:0] FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_d0;
output  [5:0] FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_address0;
output   FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_ce0;
output   FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_we0;
output  [15:0] FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_d0;
output  [5:0] FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_address0;
output   FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_ce0;
output   FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_we0;
output  [15:0] FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_d0;
output  [5:0] FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_address0;
output   FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_ce0;
output   FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_we0;
output  [15:0] FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_d0;
output  [5:0] FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_address0;
output   FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_ce0;
output   FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_we0;
output  [15:0] FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_d0;
output  [5:0] FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_address0;
output   FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_ce0;
output   FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_we0;
output  [15:0] FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_d0;
output  [5:0] p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_address0;
output   p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_ce0;
output   p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_we0;
output  [15:0] p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_d0;
output  [5:0] p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_address0;
output   p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_ce0;
output   p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_we0;
output  [15:0] p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_d0;
output  [5:0] p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_address0;
output   p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_ce0;
output   p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_we0;
output  [15:0] p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_d0;
output  [5:0] p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_address0;
output   p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_ce0;
output   p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_we0;
output  [15:0] p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_d0;
output  [5:0] p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_address0;
output   p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_ce0;
output   p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_we0;
output  [15:0] p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_d0;
output  [5:0] p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_address0;
output   p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_ce0;
output   p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_we0;
output  [15:0] p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_d0;

reg ap_idle;
reg out_stream_TVALID;
reg in_stream_a_TREADY;
reg FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_ce0;
reg FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_we0;
reg[15:0] FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_d0;
reg FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_ce0;
reg FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_we0;
reg[15:0] FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_d0;
reg FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_ce0;
reg FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_we0;
reg[15:0] FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_d0;
reg FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_ce0;
reg FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_we0;
reg[15:0] FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_d0;
reg FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_ce0;
reg FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_we0;
reg[15:0] FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_d0;
reg FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_ce0;
reg FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_we0;
reg[15:0] FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_d0;
reg FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_ce0;
reg FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_we0;
reg[15:0] FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_d0;
reg FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_ce0;
reg FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_we0;
reg[15:0] FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_d0;
reg FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_ce0;
reg FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_we0;
reg[15:0] FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_d0;
reg FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_ce0;
reg FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_we0;
reg[15:0] FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_d0;
reg p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_ce0;
reg p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_we0;
reg[15:0] p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_d0;
reg p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_ce0;
reg p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_we0;
reg[15:0] p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_d0;
reg p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_ce0;
reg p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_we0;
reg[15:0] p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_d0;
reg p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_ce0;
reg p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_we0;
reg[15:0] p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_d0;
reg p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_ce0;
reg p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_we0;
reg[15:0] p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_d0;
reg p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_ce0;
reg p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_we0;
reg[15:0] p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_d0;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire   [0:0] icmp_ln104_fu_425_p2;
wire   [0:0] or_ln108_fu_523_p2;
reg    ap_predicate_op39_read_state1;
reg    ap_block_state1_pp0_stage0_iter0;
reg   [0:0] or_ln108_reg_652;
reg    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_state2_io;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    out_stream_TDATA_blk_n;
wire    ap_block_pp0_stage0;
reg    in_stream_a_TDATA_blk_n;
reg    ap_block_pp0_stage0_11001;
wire   [3:0] select_ln104_1_fu_463_p3;
reg   [3:0] select_ln104_1_reg_628;
wire   [0:0] cmp45_fu_475_p2;
reg   [0:0] cmp45_reg_633;
wire   [31:0] zext_ln105_fu_493_p1;
reg   [31:0] zext_ln105_reg_638;
wire   [1:0] trunc_ln105_fu_497_p1;
reg   [1:0] trunc_ln105_reg_643;
reg   [3:0] trunc_ln_reg_648;
reg   [63:0] in_stream_a_read_reg_656;
wire   [15:0] trunc_ln110_fu_529_p1;
reg   [15:0] trunc_ln110_reg_661;
wire   [63:0] zext_ln110_fu_560_p1;
reg   [6:0] j_fu_134;
wire   [6:0] add_ln105_fu_533_p2;
wire    ap_loop_init;
reg   [6:0] ap_sig_allocacmp_j_load;
reg   [3:0] i_2_fu_138;
reg   [3:0] ap_sig_allocacmp_i_2_load;
reg   [9:0] indvar_flatten_fu_142;
wire   [9:0] add_ln104_1_fu_431_p2;
reg   [9:0] ap_sig_allocacmp_indvar_flatten_load;
reg    ap_block_pp0_stage0_01001;
wire   [0:0] icmp_ln105_fu_449_p2;
wire   [3:0] add_ln104_fu_443_p2;
wire   [31:0] zext_ln104_fu_471_p1;
wire   [0:0] ult_fu_481_p2;
wire   [6:0] select_ln104_fu_455_p3;
wire   [0:0] icmp_ln108_fu_511_p2;
wire   [0:0] xor_ln108_fu_517_p2;
wire   [0:0] rev_fu_487_p2;
wire   [5:0] tmp_s_fu_554_p3;
wire   [0:0] icmp_ln112_fu_580_p2;
wire   [0:0] valOut_last_fu_584_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_558;
reg    ap_condition_561;
reg    ap_condition_564;
reg    ap_condition_567;
reg    ap_condition_570;
reg    ap_condition_573;
reg    ap_condition_576;
reg    ap_condition_579;
reg    ap_condition_582;
reg    ap_condition_585;
reg    ap_condition_589;
reg    ap_condition_592;
reg    ap_condition_595;
reg    ap_condition_598;
reg    ap_condition_601;
reg    ap_condition_604;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 j_fu_134 = 7'd0;
#0 i_2_fu_138 = 4'd0;
#0 indvar_flatten_fu_142 = 10'd0;
#0 ap_done_reg = 1'b0;
end

FC_CIF_0_2_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln104_fu_425_p2 == 1'd0) & (ap_start_int == 1'b1))) begin
            i_2_fu_138 <= select_ln104_1_fu_463_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            i_2_fu_138 <= 4'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln104_fu_425_p2 == 1'd0) & (ap_start_int == 1'b1))) begin
            indvar_flatten_fu_142 <= add_ln104_1_fu_431_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_142 <= 10'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln104_fu_425_p2 == 1'd0) & (ap_start_int == 1'b1))) begin
            j_fu_134 <= add_ln105_fu_533_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            j_fu_134 <= 7'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cmp45_reg_633 <= cmp45_fu_475_p2;
        in_stream_a_read_reg_656 <= in_stream_a_TDATA;
        or_ln108_reg_652 <= or_ln108_fu_523_p2;
        select_ln104_1_reg_628 <= select_ln104_1_fu_463_p3;
        trunc_ln105_reg_643 <= trunc_ln105_fu_497_p1;
        trunc_ln110_reg_661 <= trunc_ln110_fu_529_p1;
        trunc_ln_reg_648 <= {{select_ln104_fu_455_p3[5:2]}};
        zext_ln105_reg_638[6 : 0] <= zext_ln105_fu_493_p1[6 : 0];
    end
end

always @ (*) begin
    if ((((or_ln108_reg_652 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln_reg_648 == 4'd1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((or_ln108_reg_652 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln_reg_648 == 4'd1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_ce0 = 1'b1;
    end else begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_558)) begin
        if ((or_ln108_reg_652 == 1'd1)) begin
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_d0 = 16'd0;
        end else if ((or_ln108_reg_652 == 1'd0)) begin
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_d0 = trunc_ln110_reg_661;
        end else begin
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_d0 = 'bx;
        end
    end else begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_652 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln_reg_648 == 4'd1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((or_ln108_reg_652 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln_reg_648 == 4'd1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_we0 = 1'b1;
    end else begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_652 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln_reg_648 == 4'd2) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((or_ln108_reg_652 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln_reg_648 == 4'd2) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_ce0 = 1'b1;
    end else begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_561)) begin
        if ((or_ln108_reg_652 == 1'd1)) begin
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_d0 = 16'd0;
        end else if ((or_ln108_reg_652 == 1'd0)) begin
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_d0 = trunc_ln110_reg_661;
        end else begin
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_d0 = 'bx;
        end
    end else begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_652 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln_reg_648 == 4'd2) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((or_ln108_reg_652 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln_reg_648 == 4'd2) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_we0 = 1'b1;
    end else begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_652 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln_reg_648 == 4'd3) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((or_ln108_reg_652 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln_reg_648 == 4'd3) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_ce0 = 1'b1;
    end else begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_564)) begin
        if ((or_ln108_reg_652 == 1'd1)) begin
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_d0 = 16'd0;
        end else if ((or_ln108_reg_652 == 1'd0)) begin
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_d0 = trunc_ln110_reg_661;
        end else begin
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_d0 = 'bx;
        end
    end else begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_652 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln_reg_648 == 4'd3) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((or_ln108_reg_652 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln_reg_648 == 4'd3) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_we0 = 1'b1;
    end else begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_652 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln_reg_648 == 4'd4) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((or_ln108_reg_652 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln_reg_648 == 4'd4) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_ce0 = 1'b1;
    end else begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_567)) begin
        if ((or_ln108_reg_652 == 1'd1)) begin
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_d0 = 16'd0;
        end else if ((or_ln108_reg_652 == 1'd0)) begin
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_d0 = trunc_ln110_reg_661;
        end else begin
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_d0 = 'bx;
        end
    end else begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_652 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln_reg_648 == 4'd4) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((or_ln108_reg_652 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln_reg_648 == 4'd4) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_we0 = 1'b1;
    end else begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_652 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln_reg_648 == 4'd5) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((or_ln108_reg_652 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln_reg_648 == 4'd5) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_ce0 = 1'b1;
    end else begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_570)) begin
        if ((or_ln108_reg_652 == 1'd1)) begin
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_d0 = 16'd0;
        end else if ((or_ln108_reg_652 == 1'd0)) begin
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_d0 = trunc_ln110_reg_661;
        end else begin
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_d0 = 'bx;
        end
    end else begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_652 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln_reg_648 == 4'd5) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((or_ln108_reg_652 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln_reg_648 == 4'd5) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_we0 = 1'b1;
    end else begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_652 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln_reg_648 == 4'd6) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((or_ln108_reg_652 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln_reg_648 == 4'd6) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_ce0 = 1'b1;
    end else begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_573)) begin
        if ((or_ln108_reg_652 == 1'd1)) begin
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_d0 = 16'd0;
        end else if ((or_ln108_reg_652 == 1'd0)) begin
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_d0 = trunc_ln110_reg_661;
        end else begin
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_d0 = 'bx;
        end
    end else begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_652 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln_reg_648 == 4'd6) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((or_ln108_reg_652 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln_reg_648 == 4'd6) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_we0 = 1'b1;
    end else begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_652 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln_reg_648 == 4'd7) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((or_ln108_reg_652 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln_reg_648 == 4'd7) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_ce0 = 1'b1;
    end else begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_576)) begin
        if ((or_ln108_reg_652 == 1'd1)) begin
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_d0 = 16'd0;
        end else if ((or_ln108_reg_652 == 1'd0)) begin
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_d0 = trunc_ln110_reg_661;
        end else begin
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_d0 = 'bx;
        end
    end else begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_652 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln_reg_648 == 4'd7) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((or_ln108_reg_652 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln_reg_648 == 4'd7) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_we0 = 1'b1;
    end else begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_652 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln_reg_648 == 4'd8) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((or_ln108_reg_652 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln_reg_648 == 4'd8) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_ce0 = 1'b1;
    end else begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_579)) begin
        if ((or_ln108_reg_652 == 1'd1)) begin
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_d0 = 16'd0;
        end else if ((or_ln108_reg_652 == 1'd0)) begin
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_d0 = trunc_ln110_reg_661;
        end else begin
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_d0 = 'bx;
        end
    end else begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_652 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln_reg_648 == 4'd8) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((or_ln108_reg_652 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln_reg_648 == 4'd8) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_we0 = 1'b1;
    end else begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_652 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln_reg_648 == 4'd9) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((or_ln108_reg_652 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln_reg_648 == 4'd9) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_ce0 = 1'b1;
    end else begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_582)) begin
        if ((or_ln108_reg_652 == 1'd1)) begin
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_d0 = 16'd0;
        end else if ((or_ln108_reg_652 == 1'd0)) begin
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_d0 = trunc_ln110_reg_661;
        end else begin
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_d0 = 'bx;
        end
    end else begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_652 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln_reg_648 == 4'd9) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((or_ln108_reg_652 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln_reg_648 == 4'd9) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_we0 = 1'b1;
    end else begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_652 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln_reg_648 == 4'd0) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((or_ln108_reg_652 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln_reg_648 == 4'd0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_ce0 = 1'b1;
    end else begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_585)) begin
        if ((or_ln108_reg_652 == 1'd1)) begin
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_d0 = 16'd0;
        end else if ((or_ln108_reg_652 == 1'd0)) begin
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_d0 = trunc_ln110_reg_661;
        end else begin
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_d0 = 'bx;
        end
    end else begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_652 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln_reg_648 == 4'd0) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((or_ln108_reg_652 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln_reg_648 == 4'd0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_we0 = 1'b1;
    end else begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln104_fu_425_p2 == 1'd1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i_2_load = 4'd0;
    end else begin
        ap_sig_allocacmp_i_2_load = i_2_fu_138;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten_load = 10'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_142;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_j_load = 7'd0;
    end else begin
        ap_sig_allocacmp_j_load = j_fu_134;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op39_read_state1 == 1'b1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_stream_a_TDATA_blk_n = in_stream_a_TVALID;
    end else begin
        in_stream_a_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op39_read_state1 == 1'b1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_stream_a_TREADY = 1'b1;
    end else begin
        in_stream_a_TREADY = 1'b0;
    end
end

always @ (*) begin
    if (((or_ln108_reg_652 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_stream_TDATA_blk_n = out_stream_TREADY;
    end else begin
        out_stream_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((or_ln108_reg_652 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_stream_TVALID = 1'b1;
    end else begin
        out_stream_TVALID = 1'b0;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_652 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln_reg_648 == 4'd10) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((or_ln108_reg_652 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln_reg_648 == 4'd10) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_ce0 = 1'b1;
    end else begin
        p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_589)) begin
        if ((or_ln108_reg_652 == 1'd1)) begin
            p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_d0 = 16'd0;
        end else if ((or_ln108_reg_652 == 1'd0)) begin
            p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_d0 = trunc_ln110_reg_661;
        end else begin
            p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_d0 = 'bx;
        end
    end else begin
        p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_652 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln_reg_648 == 4'd10) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((or_ln108_reg_652 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln_reg_648 == 4'd10) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_we0 = 1'b1;
    end else begin
        p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_652 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln_reg_648 == 4'd11) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((or_ln108_reg_652 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln_reg_648 == 4'd11) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_ce0 = 1'b1;
    end else begin
        p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_592)) begin
        if ((or_ln108_reg_652 == 1'd1)) begin
            p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_d0 = 16'd0;
        end else if ((or_ln108_reg_652 == 1'd0)) begin
            p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_d0 = trunc_ln110_reg_661;
        end else begin
            p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_d0 = 'bx;
        end
    end else begin
        p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_652 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln_reg_648 == 4'd11) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((or_ln108_reg_652 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln_reg_648 == 4'd11) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_we0 = 1'b1;
    end else begin
        p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_652 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln_reg_648 == 4'd12) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((or_ln108_reg_652 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln_reg_648 == 4'd12) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_ce0 = 1'b1;
    end else begin
        p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_595)) begin
        if ((or_ln108_reg_652 == 1'd1)) begin
            p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_d0 = 16'd0;
        end else if ((or_ln108_reg_652 == 1'd0)) begin
            p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_d0 = trunc_ln110_reg_661;
        end else begin
            p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_d0 = 'bx;
        end
    end else begin
        p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_652 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln_reg_648 == 4'd12) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((or_ln108_reg_652 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln_reg_648 == 4'd12) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_we0 = 1'b1;
    end else begin
        p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_652 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln_reg_648 == 4'd13) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((or_ln108_reg_652 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln_reg_648 == 4'd13) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_ce0 = 1'b1;
    end else begin
        p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_598)) begin
        if ((or_ln108_reg_652 == 1'd1)) begin
            p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_d0 = 16'd0;
        end else if ((or_ln108_reg_652 == 1'd0)) begin
            p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_d0 = trunc_ln110_reg_661;
        end else begin
            p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_d0 = 'bx;
        end
    end else begin
        p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_652 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln_reg_648 == 4'd13) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((or_ln108_reg_652 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln_reg_648 == 4'd13) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_we0 = 1'b1;
    end else begin
        p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_652 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln_reg_648 == 4'd14) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((or_ln108_reg_652 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln_reg_648 == 4'd14) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_ce0 = 1'b1;
    end else begin
        p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_601)) begin
        if ((or_ln108_reg_652 == 1'd1)) begin
            p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_d0 = 16'd0;
        end else if ((or_ln108_reg_652 == 1'd0)) begin
            p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_d0 = trunc_ln110_reg_661;
        end else begin
            p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_d0 = 'bx;
        end
    end else begin
        p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_652 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln_reg_648 == 4'd14) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((or_ln108_reg_652 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln_reg_648 == 4'd14) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_we0 = 1'b1;
    end else begin
        p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_652 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln_reg_648 == 4'd15) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((or_ln108_reg_652 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln_reg_648 == 4'd15) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_ce0 = 1'b1;
    end else begin
        p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_604)) begin
        if ((or_ln108_reg_652 == 1'd1)) begin
            p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_d0 = 16'd0;
        end else if ((or_ln108_reg_652 == 1'd0)) begin
            p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_d0 = trunc_ln110_reg_661;
        end else begin
            p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_d0 = 'bx;
        end
    end else begin
        p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((or_ln108_reg_652 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln_reg_648 == 4'd15) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((or_ln108_reg_652 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln_reg_648 == 4'd15) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_we0 = 1'b1;
    end else begin
        p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_address0 = zext_ln110_fu_560_p1;

assign FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_address0 = zext_ln110_fu_560_p1;

assign FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_address0 = zext_ln110_fu_560_p1;

assign FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_address0 = zext_ln110_fu_560_p1;

assign FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_address0 = zext_ln110_fu_560_p1;

assign FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_address0 = zext_ln110_fu_560_p1;

assign FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_address0 = zext_ln110_fu_560_p1;

assign FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_address0 = zext_ln110_fu_560_p1;

assign FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_address0 = zext_ln110_fu_560_p1;

assign FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_address0 = zext_ln110_fu_560_p1;

assign add_ln104_1_fu_431_p2 = (ap_sig_allocacmp_indvar_flatten_load + 10'd1);

assign add_ln104_fu_443_p2 = (ap_sig_allocacmp_i_2_load + 4'd1);

assign add_ln105_fu_533_p2 = (select_ln104_fu_455_p3 + 7'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1)) | ((ap_start_int == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b1 == ap_block_state2_io) | (1'b1 == ap_block_state2_pp0_stage0_iter1))) | ((ap_start_int == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b1 == ap_block_state2_io) | (1'b1 == ap_block_state2_pp0_stage0_iter1))) | ((ap_start_int == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_predicate_op39_read_state1 == 1'b1) & (in_stream_a_TVALID == 1'b0));
end

always @ (*) begin
    ap_block_state2_io = ((or_ln108_reg_652 == 1'd0) & (out_stream_TREADY == 1'b0));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = ((or_ln108_reg_652 == 1'd0) & (out_stream_TREADY == 1'b0));
end

always @ (*) begin
    ap_condition_558 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln_reg_648 == 4'd1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_561 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln_reg_648 == 4'd2) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_564 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln_reg_648 == 4'd3) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_567 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln_reg_648 == 4'd4) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_570 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln_reg_648 == 4'd5) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_573 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln_reg_648 == 4'd6) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_576 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln_reg_648 == 4'd7) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_579 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln_reg_648 == 4'd8) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_582 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln_reg_648 == 4'd9) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_585 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln_reg_648 == 4'd0) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_589 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln_reg_648 == 4'd10) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_592 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln_reg_648 == 4'd11) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_595 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln_reg_648 == 4'd12) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_598 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln_reg_648 == 4'd13) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_601 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln_reg_648 == 4'd14) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_604 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln_reg_648 == 4'd15) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

always @ (*) begin
    ap_predicate_op39_read_state1 = ((or_ln108_fu_523_p2 == 1'd0) & (icmp_ln104_fu_425_p2 == 1'd0));
end

assign cmp45_fu_475_p2 = ((zext_ln104_fu_471_p1 == sub) ? 1'b1 : 1'b0);

assign icmp_ln104_fu_425_p2 = ((ap_sig_allocacmp_indvar_flatten_load == 10'd640) ? 1'b1 : 1'b0);

assign icmp_ln105_fu_449_p2 = ((ap_sig_allocacmp_j_load == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln108_fu_511_p2 = ((zext_ln105_fu_493_p1 < mul_ln101_1) ? 1'b1 : 1'b0);

assign icmp_ln112_fu_580_p2 = ((zext_ln105_reg_638 == sub47) ? 1'b1 : 1'b0);

assign or_ln108_fu_523_p2 = (xor_ln108_fu_517_p2 | rev_fu_487_p2);

assign out_stream_TDATA = {in_stream_a_read_reg_656[64 - 1:33], |(valOut_last_fu_584_p2), in_stream_a_read_reg_656[31:0]};

assign p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_address0 = zext_ln110_fu_560_p1;

assign p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_address0 = zext_ln110_fu_560_p1;

assign p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_address0 = zext_ln110_fu_560_p1;

assign p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_address0 = zext_ln110_fu_560_p1;

assign p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_address0 = zext_ln110_fu_560_p1;

assign p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_address0 = zext_ln110_fu_560_p1;

assign rev_fu_487_p2 = (ult_fu_481_p2 ^ 1'd1);

assign select_ln104_1_fu_463_p3 = ((icmp_ln105_fu_449_p2[0:0] == 1'b1) ? add_ln104_fu_443_p2 : ap_sig_allocacmp_i_2_load);

assign select_ln104_fu_455_p3 = ((icmp_ln105_fu_449_p2[0:0] == 1'b1) ? 7'd0 : ap_sig_allocacmp_j_load);

assign tmp_s_fu_554_p3 = {{select_ln104_1_reg_628}, {trunc_ln105_reg_643}};

assign trunc_ln105_fu_497_p1 = select_ln104_fu_455_p3[1:0];

assign trunc_ln110_fu_529_p1 = in_stream_a_TDATA[15:0];

assign ult_fu_481_p2 = ((zext_ln104_fu_471_p1 < empty) ? 1'b1 : 1'b0);

assign valOut_last_fu_584_p2 = (icmp_ln112_fu_580_p2 & cmp45_reg_633);

assign xor_ln108_fu_517_p2 = (icmp_ln108_fu_511_p2 ^ 1'd1);

assign zext_ln104_fu_471_p1 = select_ln104_1_fu_463_p3;

assign zext_ln105_fu_493_p1 = select_ln104_fu_455_p3;

assign zext_ln110_fu_560_p1 = tmp_s_fu_554_p3;

always @ (posedge ap_clk) begin
    zext_ln105_reg_638[31:7] <= 25'b0000000000000000000000000;
end

endmodule //FC_CIF_0_2_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2
