// Seed: 312869863
module module_0 (
    input wire id_0,
    input wor  id_1
);
  assign module_2.id_0   = 0;
  assign module_1.type_1 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    input tri id_1,
    output wor id_2,
    output supply0 id_3,
    input supply1 id_4,
    output wand id_5,
    output supply1 id_6,
    input supply0 id_7,
    input tri1 id_8,
    input tri id_9,
    output wand id_10
);
  assign id_6 = 1;
  nor primCall (id_3, id_8, id_4, id_9, id_0, id_1);
  module_0 modCall_1 (
      id_0,
      id_7
  );
endmodule
module module_2 (
    input wand id_0
);
  assign id_2 = id_2;
  always id_2 <= 1;
  module_0 modCall_1 (
      id_0,
      id_0
  );
endmodule
