#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
:vpi_module "/usr/lib/ivl/v2009.vpi";
S_0x5568100a08e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5568100bb310 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x5568100e8a80 .functor NOT 1, L_0x5568100f9b00, C4<0>, C4<0>, C4<0>;
L_0x5568100f9860 .functor XOR 1, L_0x5568100f9690, L_0x5568100f97c0, C4<0>, C4<0>;
L_0x5568100f99f0 .functor XOR 1, L_0x5568100f9860, L_0x5568100f9920, C4<0>, C4<0>;
v0x5568100e7e40_0 .net *"_ivl_10", 0 0, L_0x5568100f9920;  1 drivers
v0x5568100e7f40_0 .net *"_ivl_12", 0 0, L_0x5568100f99f0;  1 drivers
v0x5568100e8020_0 .net *"_ivl_2", 0 0, L_0x5568100f95f0;  1 drivers
v0x5568100e80e0_0 .net *"_ivl_4", 0 0, L_0x5568100f9690;  1 drivers
v0x5568100e81c0_0 .net *"_ivl_6", 0 0, L_0x5568100f97c0;  1 drivers
v0x5568100e82f0_0 .net *"_ivl_8", 0 0, L_0x5568100f9860;  1 drivers
v0x5568100e83d0_0 .var "clk", 0 0;
v0x5568100e8470_0 .net "done_dut", 0 0, L_0x5568100f9490;  1 drivers
v0x5568100e8510_0 .net "done_ref", 0 0, L_0x5568100f8de0;  1 drivers
v0x5568100e8640_0 .net "in", 7 0, v0x5568100e6980_0;  1 drivers
v0x5568100e86e0_0 .net "reset", 0 0, v0x5568100e6a20_0;  1 drivers
v0x5568100e8780_0 .var/2u "stats1", 159 0;
v0x5568100e8840_0 .var/2u "strobe", 0 0;
v0x5568100e8900_0 .net "tb_match", 0 0, L_0x5568100f9b00;  1 drivers
v0x5568100e89c0_0 .net "tb_mismatch", 0 0, L_0x5568100e8a80;  1 drivers
E_0x5568100b8e20/0 .event negedge, v0x5568100e6010_0;
E_0x5568100b8e20/1 .event posedge, v0x5568100e6010_0;
E_0x5568100b8e20 .event/or E_0x5568100b8e20/0, E_0x5568100b8e20/1;
L_0x5568100f95f0 .concat [ 1 0 0 0], L_0x5568100f8de0;
L_0x5568100f9690 .concat [ 1 0 0 0], L_0x5568100f8de0;
L_0x5568100f97c0 .concat [ 1 0 0 0], L_0x5568100f9490;
L_0x5568100f9920 .concat [ 1 0 0 0], L_0x5568100f8de0;
L_0x5568100f9b00 .cmp/eeq 1, L_0x5568100f95f0, L_0x5568100f99f0;
S_0x5568100bb4a0 .scope module, "good1" "reference_module" 3 93, 3 4 0, S_0x5568100bb310;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "in";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "done";
P_0x5568100ad620 .param/l "BYTE1" 0 3 10, +C4<00000000000000000000000000000000>;
P_0x5568100ad660 .param/l "BYTE2" 0 3 10, +C4<00000000000000000000000000000001>;
P_0x5568100ad6a0 .param/l "BYTE3" 0 3 10, +C4<00000000000000000000000000000010>;
P_0x5568100ad6e0 .param/l "DONE" 0 3 10, +C4<00000000000000000000000000000011>;
v0x5568100bf6c0_0 .net *"_ivl_2", 31 0, L_0x5568100e8c70;  1 drivers
L_0x7fdc538ab018 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5568100bb980_0 .net *"_ivl_5", 29 0, L_0x7fdc538ab018;  1 drivers
L_0x7fdc538ab060 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x5568100e5f50_0 .net/2u *"_ivl_6", 31 0, L_0x7fdc538ab060;  1 drivers
v0x5568100e6010_0 .net "clk", 0 0, v0x5568100e83d0_0;  1 drivers
v0x5568100e60d0_0 .net "done", 0 0, L_0x5568100f8de0;  alias, 1 drivers
v0x5568100e61e0_0 .net "in", 7 0, v0x5568100e6980_0;  alias, 1 drivers
v0x5568100e62c0_0 .net "in3", 0 0, L_0x5568100e8b10;  1 drivers
v0x5568100e6380_0 .var "next", 1 0;
v0x5568100e6460_0 .net "reset", 0 0, v0x5568100e6a20_0;  alias, 1 drivers
v0x5568100e6520_0 .var "state", 1 0;
E_0x5568100b7f20 .event posedge, v0x5568100e6010_0;
E_0x5568100b8ab0 .event anyedge, v0x5568100e6520_0, v0x5568100e62c0_0;
L_0x5568100e8b10 .part v0x5568100e6980_0, 3, 1;
L_0x5568100e8c70 .concat [ 2 30 0 0], v0x5568100e6520_0, L_0x7fdc538ab018;
L_0x5568100f8de0 .cmp/eq 32, L_0x5568100e8c70, L_0x7fdc538ab060;
S_0x5568100e6680 .scope module, "stim1" "stimulus_gen" 3 88, 3 35 0, S_0x5568100bb310;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 8 "in";
    .port_info 2 /OUTPUT 1 "reset";
v0x5568100e68c0_0 .net "clk", 0 0, v0x5568100e83d0_0;  alias, 1 drivers
v0x5568100e6980_0 .var "in", 7 0;
v0x5568100e6a20_0 .var "reset", 0 0;
E_0x55681009d820 .event negedge, v0x5568100e6010_0;
S_0x5568100e6b40 .scope module, "top_module1" "top_module" 3 99, 4 1 0, S_0x5568100bb310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "in";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "done";
L_0x5568100f9490 .functor AND 1, L_0x5568100f9040, L_0x5568100f9320, C4<1>, C4<1>;
v0x5568100e6e10_0 .net *"_ivl_0", 31 0, L_0x5568100f8f20;  1 drivers
L_0x7fdc538ab138 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5568100e6ef0_0 .net *"_ivl_11", 30 0, L_0x7fdc538ab138;  1 drivers
L_0x7fdc538ab180 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5568100e6fd0_0 .net/2u *"_ivl_12", 31 0, L_0x7fdc538ab180;  1 drivers
v0x5568100e70c0_0 .net *"_ivl_14", 0 0, L_0x5568100f9320;  1 drivers
L_0x7fdc538ab0a8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5568100e7180_0 .net *"_ivl_3", 28 0, L_0x7fdc538ab0a8;  1 drivers
L_0x7fdc538ab0f0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x5568100e72b0_0 .net/2u *"_ivl_4", 31 0, L_0x7fdc538ab0f0;  1 drivers
v0x5568100e7390_0 .net *"_ivl_6", 0 0, L_0x5568100f9040;  1 drivers
v0x5568100e7450_0 .net *"_ivl_8", 31 0, L_0x5568100f91b0;  1 drivers
v0x5568100e7530_0 .net "clk", 0 0, v0x5568100e83d0_0;  alias, 1 drivers
v0x5568100e7660_0 .var "counter", 2 0;
v0x5568100e7740_0 .net "done", 0 0, L_0x5568100f9490;  alias, 1 drivers
v0x5568100e7800_0 .net "in", 7 0, v0x5568100e6980_0;  alias, 1 drivers
v0x5568100e7910_0 .net "reset", 0 0, v0x5568100e6a20_0;  alias, 1 drivers
v0x5568100e7a00_0 .var "start_message", 0 0;
v0x5568100e7ac0_0 .var "state", 2 0;
E_0x5568100c7730 .event posedge, v0x5568100e6460_0, v0x5568100e6010_0;
L_0x5568100f8f20 .concat [ 3 29 0 0], v0x5568100e7ac0_0, L_0x7fdc538ab0a8;
L_0x5568100f9040 .cmp/eq 32, L_0x5568100f8f20, L_0x7fdc538ab0f0;
L_0x5568100f91b0 .concat [ 1 31 0 0], v0x5568100e7a00_0, L_0x7fdc538ab138;
L_0x5568100f9320 .cmp/eq 32, L_0x5568100f91b0, L_0x7fdc538ab180;
S_0x5568100e7c20 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 107, 3 107 0, S_0x5568100bb310;
 .timescale -12 -12;
E_0x5568100c7770 .event anyedge, v0x5568100e8840_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x5568100e8840_0;
    %nor/r;
    %assign/vec4 v0x5568100e8840_0, 0;
    %wait E_0x5568100c7770;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x5568100e6680;
T_1 ;
    %pushi/vec4 200, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55681009d820;
    %vpi_func 3 43 "$random" 32 {0 0 0};
    %pad/s 8;
    %assign/vec4 v0x5568100e6980_0, 0;
    %vpi_func 3 44 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0x5568100e6a20_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x5568100bb4a0;
T_2 ;
Ewait_0 .event/or E_0x5568100b8ab0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x5568100e6520_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %jmp T_2.4;
T_2.0 ;
    %load/vec4 v0x5568100e62c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.5, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.6, 8;
T_2.5 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.6, 8;
 ; End of false expr.
    %blend;
T_2.6;
    %pad/s 2;
    %store/vec4 v0x5568100e6380_0, 0, 2;
    %jmp T_2.4;
T_2.1 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5568100e6380_0, 0, 2;
    %jmp T_2.4;
T_2.2 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5568100e6380_0, 0, 2;
    %jmp T_2.4;
T_2.3 ;
    %load/vec4 v0x5568100e62c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %pad/s 2;
    %store/vec4 v0x5568100e6380_0, 0, 2;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5568100bb4a0;
T_3 ;
    %wait E_0x5568100b7f20;
    %load/vec4 v0x5568100e6460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5568100e6520_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5568100e6380_0;
    %assign/vec4 v0x5568100e6520_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5568100e6b40;
T_4 ;
    %wait E_0x5568100c7730;
    %load/vec4 v0x5568100e7910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5568100e7ac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568100e7a00_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5568100e7660_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5568100e7ac0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5568100e7ac0_0, 0;
    %jmp T_4.6;
T_4.2 ;
    %load/vec4 v0x5568100e7800_0;
    %parti/s 1, 3, 3;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.7, 4;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x5568100e7ac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5568100e7a00_0, 0;
T_4.7 ;
    %jmp T_4.6;
T_4.3 ;
    %load/vec4 v0x5568100e7660_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x5568100e7660_0, 0;
    %load/vec4 v0x5568100e7660_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_4.9, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5568100e7ac0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5568100e7660_0, 0;
T_4.9 ;
    %jmp T_4.6;
T_4.4 ;
    %load/vec4 v0x5568100e7800_0;
    %parti/s 1, 3, 3;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.11, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5568100e7ac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5568100e7a00_0, 0;
T_4.11 ;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5568100bb310;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568100e83d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568100e8840_0, 0, 1;
    %end;
    .thread T_5, $init;
    .scope S_0x5568100bb310;
T_6 ;
T_6.0 ;
    %delay 5, 0;
    %load/vec4 v0x5568100e83d0_0;
    %inv;
    %store/vec4 v0x5568100e83d0_0, 0, 1;
    %jmp T_6.0;
    %end;
    .thread T_6;
    .scope S_0x5568100bb310;
T_7 ;
    %vpi_call/w 3 80 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 81 "$dumpvars", 32'sb00000000000000000000000000000001, v0x5568100e68c0_0, v0x5568100e89c0_0, v0x5568100e83d0_0, v0x5568100e8640_0, v0x5568100e86e0_0, v0x5568100e8510_0, v0x5568100e8470_0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x5568100bb310;
T_8 ;
    %load/vec4 v0x5568100e8780_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x5568100e8780_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x5568100e8780_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 116 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "done", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.1;
T_8.0 ;
    %vpi_call/w 3 117 "$display", "Hint: Output '%s' has no mismatches.", "done" {0 0 0};
T_8.1 ;
    %load/vec4 v0x5568100e8780_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x5568100e8780_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 119 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 120 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x5568100e8780_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x5568100e8780_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 121 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_8, $final;
    .scope S_0x5568100bb310;
T_9 ;
    %wait E_0x5568100b8e20;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5568100e8780_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568100e8780_0, 4, 32;
    %load/vec4 v0x5568100e8900_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x5568100e8780_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %vpi_func 3 132 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568100e8780_0, 4, 32;
T_9.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5568100e8780_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568100e8780_0, 4, 32;
T_9.0 ;
    %load/vec4 v0x5568100e8510_0;
    %load/vec4 v0x5568100e8510_0;
    %load/vec4 v0x5568100e8470_0;
    %xor;
    %load/vec4 v0x5568100e8510_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.4, 6;
    %load/vec4 v0x5568100e8780_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %vpi_func 3 136 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568100e8780_0, 4, 32;
T_9.6 ;
    %load/vec4 v0x5568100e8780_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5568100e8780_0, 4, 32;
T_9.4 ;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jason/documents/research/llm_hardware_design/autochip/AutoChip/greedy-tree/autochip_scripts/../verilogeval_prompts_tbs/validation_set/fsm_ps2/fsm_ps2_tb.sv";
    "/home/jason/documents/research/llm_hardware_design/autochip/AutoChip/greedy-tree/autochip_scripts/outputs/parameter_sweep/candidates5_depth3/fsm_ps2/iter1/response1/top_module.sv";
