
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.345711                       # Number of seconds simulated
sim_ticks                                345710830113                       # Number of ticks simulated
final_tick                               678777483393                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 307909                       # Simulator instruction rate (inst/s)
host_op_rate                                   307909                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               35482449                       # Simulator tick rate (ticks/s)
host_mem_usage                                2352740                       # Number of bytes of host memory used
host_seconds                                  9743.15                       # Real time elapsed on the host
sim_insts                                  3000000002                       # Number of instructions simulated
sim_ops                                    3000000002                       # Number of ops (including micro ops) simulated
system.mem_ctrls.bytes_read::switch_cpus.inst        32896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data      1429568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1462464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst        32896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         32896                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::switch_cpus.inst          514                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data        22337                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               22851                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst        95155                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data      4135155                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               4230310                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst        95155                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            95155                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst        95155                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data      4135155                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              4230310                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       22851                       # Total number of read requests accepted by DRAM controller
system.mem_ctrls.writeReqs                          0                       # Total number of write requests accepted by DRAM controller
system.mem_ctrls.readBursts                     22851                       # Total number of DRAM read bursts. Each DRAM read request translates to either one or multiple DRAM read bursts
system.mem_ctrls.writeBursts                        0                       # Total number of DRAM write bursts. Each DRAM write request translates to either one or multiple DRAM write bursts
system.mem_ctrls.bytesRead                    1462464                       # Total number of bytes read from memory
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to memory
system.mem_ctrls.bytesConsumedRd              1462464                       # bytesRead derated as per pkt->getSize()
system.mem_ctrls.bytesConsumedWr                    0                       # bytesWritten derated as per pkt->getSize()
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by write Q
system.mem_ctrls.neitherReadNorWrite                0                       # Reqs where no action is needed
system.mem_ctrls.perBankRdReqs::0                1458                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::1                1451                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::2                1396                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::3                1453                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::4                1416                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::5                1438                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::6                1491                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::7                1498                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::8                1470                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::9                1365                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::10               1367                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::11               1435                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::12               1476                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::13               1507                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::14               1334                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::15               1296                       # Track reads on a per bank basis
system.mem_ctrls.perBankWrReqs::0                   0                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::1                   0                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::2                   0                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::3                   0                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::4                   0                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::5                   0                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::6                   0                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::7                   0                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::8                   0                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::9                   0                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::10                  0                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::11                  0                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::12                  0                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::13                  0                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::14                  0                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::15                  0                       # Track writes on a per bank basis
system.mem_ctrls.numRdRetry                         0                       # Number of times rd buffer was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times wr buffer was full causing retry
system.mem_ctrls.totGap                  334832995503                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::1                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::2                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::3                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::4                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::5                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::6                 22851                       # Categorize read packet sizes
system.mem_ctrls.writePktSize::0                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::1                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::2                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::3                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::4                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::5                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::6                    0                       # Categorize write packet sizes
system.mem_ctrls.rdQLenPdf::0                   12783                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    6412                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2546                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1110                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         5301                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    273.506131                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   182.129668                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   825.821998                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-65          126      2.38%      2.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-129         1112     20.98%     23.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-193         3939     74.31%     97.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-257           11      0.21%     97.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-321            7      0.13%     98.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-385            7      0.13%     98.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-449            5      0.09%     98.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::576-577            1      0.02%     98.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-641            2      0.04%     98.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::704-705            4      0.08%     98.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-769            1      0.02%     98.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::832-833            2      0.04%     98.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-897            1      0.02%     98.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1088-1089            2      0.04%     98.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1152-1153            1      0.02%     98.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1216-1217            3      0.06%     98.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1344-1345            1      0.02%     98.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2112-2113            1      0.02%     98.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2176-2177            1      0.02%     98.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2304-2305            1      0.02%     98.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2560-2561            1      0.02%     98.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2944-2945            1      0.02%     98.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3712-3713            3      0.06%     98.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3776-3777            3      0.06%     98.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4032-4033            1      0.02%     98.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4224-4225            1      0.02%     98.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4288-4289            4      0.08%     98.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4352-4353            2      0.04%     98.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4416-4417            1      0.02%     98.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4672-4673            1      0.02%     98.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5440-5441            1      0.02%     98.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5504-5505            1      0.02%     99.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5824-5825            1      0.02%     99.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6592-6593            1      0.02%     99.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7360-7361            1      0.02%     99.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8064-8065            8      0.15%     99.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8128-8129            3      0.06%     99.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8192-8193           39      0.74%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         5301                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                    268522887                       # Total cycles spent in queuing delays
system.mem_ctrls.totMemAccLat               704005387                       # Sum of mem lat for all requests
system.mem_ctrls.totBusLat                  114255000                       # Total cycles spent in databus access
system.mem_ctrls.totBankLat                 321227500                       # Total cycles spent in bank access
system.mem_ctrls.avgQLat                     11751.03                       # Average queueing delay per request
system.mem_ctrls.avgBankLat                  14057.48                       # Average bank access latency per request
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per request
system.mem_ctrls.avgMemAccLat                30808.52                       # Average memory access latency
system.mem_ctrls.avgRdBW                         4.23                       # Average achieved read bandwidth in MB/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MB/s
system.mem_ctrls.avgConsumedRdBW                 4.23                       # Average consumed read bandwidth in MB/s
system.mem_ctrls.avgConsumedWrBW                 0.00                       # Average consumed write bandwidth in MB/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MB/s
system.mem_ctrls.busUtil                         0.03                       # Data bus utilization in percentage
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length over time
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length over time
system.mem_ctrls.readRowHits                    17550                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.80                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                   14652881.52                       # Average gap between requests
system.membus.throughput                      4230310                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq                 841                       # Transaction distribution
system.membus.trans_dist::ReadResp                841                       # Transaction distribution
system.membus.trans_dist::ReadExReq             22010                       # Transaction distribution
system.membus.trans_dist::ReadExResp            22010                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        45702                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  45702                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2.mem_side::system.mem_ctrls.port      1462464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total             1462464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus                1462464                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.membus.reqLayer0.occupancy             7609383                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           71064623                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       191194914                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    136151371                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect      4812248                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    134073623                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       125419677                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     93.545378                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS        21696754                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect        26202                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits            622600750                       # DTB read hits
system.switch_cpus.dtb.read_misses             608708                       # DTB read misses
system.switch_cpus.dtb.read_acv                   318                       # DTB read access violations
system.switch_cpus.dtb.read_accesses        623209458                       # DTB read accesses
system.switch_cpus.dtb.write_hits           159339351                       # DTB write hits
system.switch_cpus.dtb.write_misses            112709                       # DTB write misses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_accesses       159452060                       # DTB write accesses
system.switch_cpus.dtb.data_hits            781940101                       # DTB hits
system.switch_cpus.dtb.data_misses             721417                       # DTB misses
system.switch_cpus.dtb.data_acv                   318                       # DTB access violations
system.switch_cpus.dtb.data_accesses        782661518                       # DTB accesses
system.switch_cpus.itb.fetch_hits           244836400                       # ITB hits
system.switch_cpus.itb.fetch_misses              3289                       # ITB misses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_accesses       244839689                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.cpu.workload.num_syscalls                   12                       # Number of system calls
system.switch_cpus.numCycles               1038170662                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    490469669                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             2185711260                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           191194914                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    147116431                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             375489430                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        17635468                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles      159775880                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.MiscStallCycles          528                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles        19606                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          304                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         244836400                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes       2338501                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples   1038062358                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.105568                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.202672                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        662572928     63.83%     63.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         35591952      3.43%     67.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         33730626      3.25%     70.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         21348531      2.06%     72.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         35077007      3.38%     75.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         16541092      1.59%     77.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         18749769      1.81%     79.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         32503263      3.13%     82.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        181947190     17.53%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   1038062358                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.184165                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.105349                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        502539379                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     150287541                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         370387608                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles       2716631                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles       12131198                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     22982851                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred        180180                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     2171722186                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts        238162                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles       12131198                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        515769399                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles         5196246                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles    101811945                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         359799594                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      43353975                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     2159434578                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents           532                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          69890                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents      27322043                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands   1778225066                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    3033100842                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   2987098013                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups     46002829                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1683770652                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps         94454399                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts      8243572                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts          566                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         124936935                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    630234040                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    164059283                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     22470591                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     15042656                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         2086760841                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded         1084                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        2054604881                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued       860469                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     85270382                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     61948489                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved           92                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   1038062358                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.979269                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.879823                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    298824834     28.79%     28.79% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    210965234     20.32%     49.11% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    170826419     16.46%     65.57% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    134625543     12.97%     78.53% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     93618302      9.02%     87.55% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     73288448      7.06%     94.61% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     36043717      3.47%     98.09% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     18026458      1.74%     99.82% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1843403      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   1038062358                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         3511963     22.02%     22.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult           1358      0.01%     22.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     22.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd           876      0.01%     22.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     22.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt           122      0.00%     22.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult           53      0.00%     22.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv            25      0.00%     22.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt          435      0.00%     22.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     22.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     22.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     22.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     22.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     22.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     22.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     22.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     22.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     22.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     22.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     22.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     22.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     22.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     22.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     22.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     22.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     22.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     22.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     22.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        9293248     58.27%     80.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       3139903     19.69%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass      4114445      0.20%      0.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1234540949     60.09%     60.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      9350602      0.46%     60.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     60.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd     12004118      0.58%     61.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp       376076      0.02%     61.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt      6509380      0.32%     61.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult       189781      0.01%     61.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv      2060742      0.10%     61.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt          411      0.00%     61.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     61.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     61.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     61.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     61.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     61.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     61.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     61.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     61.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     61.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     61.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     61.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     61.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     61.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     61.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     61.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     61.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     61.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     61.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    625723077     30.45%     92.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    159735300      7.77%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2054604881                       # Type of FU issued
system.switch_cpus.iq.rate                   1.979063                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt            15947983                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.007762                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   5094246394                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   2136243068                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   2006235139                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads     69834178                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes     35958573                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     34737995                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     2031478441                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses        34959978                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     20640434                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads     22587320                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses        25355                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation       170811                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores      7048750                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads         3745                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        28995                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles       12131198                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          727672                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles         17783                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   2128791472                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts      5048718                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     630234040                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    164059283                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts          559                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           7495                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents         11127                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents       170811                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      3341271                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      1588479                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      4929750                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    2048295285                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     623217231                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      6309596                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop              42029547                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            782669355                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        179247363                       # Number of branches executed
system.switch_cpus.iew.exec_stores          159452124                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.972985                       # Inst execution rate
system.switch_cpus.iew.wb_sent             2042888898                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            2040973134                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers        1273153878                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        1524076828                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.965932                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.835361                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts     78335153                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls          992                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      4636505                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   1025931160                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.988199                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.479247                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    409206379     39.89%     39.89% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    208245358     20.30%     60.18% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     93930421      9.16%     69.34% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     85886056      8.37%     77.71% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     60766711      5.92%     83.63% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     39042638      3.81%     87.44% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     28179483      2.75%     90.19% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     26759131      2.61%     92.80% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     73914983      7.20%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   1025931160                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   2039755081                       # Number of instructions committed
system.switch_cpus.commit.committedOps     2039755081                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              764657250                       # Number of memory references committed
system.switch_cpus.commit.loads             607646718                       # Number of loads committed
system.switch_cpus.commit.membars                 490                       # Number of memory barriers committed
system.switch_cpus.commit.branches          174173711                       # Number of branches committed
system.switch_cpus.commit.fp_insts           34393396                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        1970245725                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls     20001689                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events      73914983                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads           3065152670                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          4248326525                       # The number of ROB writes
system.switch_cpus.timesIdled                    1802                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  108304                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          2000000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2000000001                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total    2000000001                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.519085                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.519085                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.926466                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.926466                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       2903447143                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      1693807461                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads          25100309                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         23469461                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads         4348891                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes        2058202                       # number of misc regfile writes
system.l2.tags.numFaultyBlocks_VDD1                 0                       # number of faulty blocks in the cache at VDD1 (lowest)
system.l2.tags.numFaultyBlocks_VDD2                 0                       # number of faulty blocks in the cache at VDD2 (mid)
system.l2.tags.numFaultyBlocks_VDD3                 0                       # number of faulty blocks in the cache at VDD3 (highest)
system.l2.tags.blockFaultRate_VDD1                  0                       # Proportion of faulty blocks in the cache at VDD1
system.l2.tags.blockFaultRate_VDD2                  0                       # Proportion of faulty blocks in the cache at VDD2
system.l2.tags.blockFaultRate_VDD3                  0                       # Proportion of faulty blocks in the cache at VDD3
system.l2.tags.cycles_VDD1                          0                       # Total number of cycles spent on VDD1
system.l2.tags.cycles_VDD2                          0                       # Total number of cycles spent on VDD2
system.l2.tags.cycles_VDD3                 2038370816                       # Total number of cycles spent on VDD3
system.l2.tags.accessEnergy_VDD1                    0                       # Total dynamic energy dissipated at VDD1 in nJ
system.l2.tags.accessEnergy_VDD2                    0                       # Total dynamic energy dissipated at VDD2 in nJ
system.l2.tags.accessEnergy_VDD3         986596.200612                       # Total dynamic energy dissipated at VDD3 in nJ
system.l2.tags.accessEnergy_tot          986596.200612                       # Total dynamic energy dissipated in nJ
system.l2.tags.transitionsTo_VDD1                   0                       # Total number of transitions to VDD1
system.l2.tags.transitionsTo_VDD2                   0                       # Total number of transitions to VDD2
system.l2.tags.transitionsTo_VDD3                   0                       # Total number of transitions to VDD3
system.l2.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.l2.tags.avgConsecutiveCycles_VDD2          nan                       # Average number of consecutive cycles spent at VDD2
system.l2.tags.avgConsecutiveCycles_VDD3          inf                       # Average number of consecutive cycles spent at VDD3
system.l2.tags.proportionExecTime_VDD1              0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.l2.tags.proportionExecTime_VDD2              0                       # Proportion of total execution time that was spent at VDD2 for this cache
system.l2.tags.proportionExecTime_VDD3              1                       # Proportion of total execution time that was spent at VDD3 for this cache
system.l2.tags.staticPower_avg           19638.771150                       # Average static power of this cache over the entire execution
system.l2.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.l2.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.l2.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.l2.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.l2.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.l2.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.l2.tags.numInvalidateOnlyTo_VDD1             0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.l2.tags.numInvalidateOnlyTo_VDD2             0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.l2.tags.numInvalidateOnlyTo_VDD3             0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.l2.tags.numMadeAvailableTo_VDD1              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.l2.tags.numMadeAvailableTo_VDD2              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.l2.tags.numMadeAvailableTo_VDD3              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.l2.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.l2.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.l2.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.l2.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.l2.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.l2.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                 74832.421633                       # Cycle average of tags in use
system.l2.tags.total_refs                     1720703                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     82242                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     20.922436                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    70031.837715                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst   421.834547                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data    69.749371                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst              3347                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data               962                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.534301                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.003218                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.000532                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.025536                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.007339                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.570926                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.inst           63                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data       706346                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  706409                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          1346039                       # number of Writeback hits
system.l2.Writeback_hits::total               1346039                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data       651310                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                651310                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst            63                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       1357656                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1357719                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst           63                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      1357656                       # number of overall hits
system.l2.overall_hits::total                 1357719                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst          514                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data          327                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   841                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data        22010                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               22010                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst          514                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data        22337                       # number of demand (read+write) misses
system.l2.demand_misses::total                  22851                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst          514                       # number of overall misses
system.l2.overall_misses::switch_cpus.data        22337                       # number of overall misses
system.l2.overall_misses::total                 22851                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst     30536388                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data     16959830                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        47496218                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data   1346971011                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1346971011                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst     30536388                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data   1363930841                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1394467229                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst     30536388                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data   1363930841                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1394467229                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst          577                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data       706673                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              707250                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      1346039                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           1346039                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       673320                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            673320                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst          577                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      1379993                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1380570                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst          577                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      1379993                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1380570                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.890815                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.000463                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.001189                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.032689                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.032689                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.890815                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.016186                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.016552                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.890815                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.016186                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.016552                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 59409.315175                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 51864.923547                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 56475.883472                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 61198.137710                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 61198.137710                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 59409.315175                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 61061.505171                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 61024.341561                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 59409.315175                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 61061.505171                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 61024.341561                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_misses::switch_cpus.inst          514                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data          327                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              841                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data        22010                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          22010                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst          514                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data        22337                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             22851                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst          514                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data        22337                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            22851                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst     26621064                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data     14438740                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     41059804                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data   1180840647                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1180840647                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst     26621064                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data   1195279387                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1221900451                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst     26621064                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data   1195279387                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1221900451                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.890815                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.000463                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.001189                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.032689                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.032689                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.890815                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.016186                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.016552                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.890815                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.016186                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.016552                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 51791.953307                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 44155.168196                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 48822.596908                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 53650.188414                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 53650.188414                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 51791.953307                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 53511.187133                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 53472.515470                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 51791.953307                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 53511.187133                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 53472.515470                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.tol2bus.throughput                   504765535                       # Throughput (bytes/s)
system.tol2bus.trans_dist::ReadReq             707250                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            707250                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          1346039                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           673320                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          673319                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1154                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      4106024                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4107178                       # Packet count per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        36928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    174465984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size::total          174502912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.data_through_bus             174502912                       # Total data (bytes)
system.tol2bus.snoop_data_through_bus               0                       # Total snoop data (bytes)
system.tol2bus.reqLayer0.occupancy         1804422771                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            672483                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1383543802                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.tags.numFaultyBlocks_VDD1            0                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.icache.tags.numFaultyBlocks_VDD2            0                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.icache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.icache.tags.blockFaultRate_VDD1            0                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.icache.tags.blockFaultRate_VDD2            0                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.icache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.icache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.icache.tags.cycles_VDD2                  0                       # Total number of cycles spent on VDD2
system.cpu.icache.tags.cycles_VDD3         2038370821                       # Total number of cycles spent on VDD3
system.cpu.icache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.icache.tags.accessEnergy_VDD2            0                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.icache.tags.accessEnergy_VDD3 14920329.676617                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.icache.tags.accessEnergy_tot  14920329.676617                       # Total dynamic energy dissipated in nJ
system.cpu.icache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.icache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.icache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.icache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.icache.tags.avgConsecutiveCycles_VDD2          nan                       # Average number of consecutive cycles spent at VDD2
system.cpu.icache.tags.avgConsecutiveCycles_VDD3          inf                       # Average number of consecutive cycles spent at VDD3
system.cpu.icache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.icache.tags.proportionExecTime_VDD2            0                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.icache.tags.proportionExecTime_VDD3            1                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.icache.tags.staticPower_avg     673.950770                       # Average static power of this cache over the entire execution
system.cpu.icache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.icache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.icache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.icache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.icache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.icache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.icache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.icache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.icache.tags.replacements               215                       # number of replacements
system.cpu.icache.tags.tagsinuse          3517.054520                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1244579498                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3791                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          328298.469533                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   448.978670                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::cpu.inst  3068.075850                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.109614                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::cpu.inst     0.749042                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.858656                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst    244835609                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       244835609                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    244835609                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        244835609                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    244835609                       # number of overall hits
system.cpu.icache.overall_hits::total       244835609                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst          783                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           783                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst          783                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            783                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst          783                       # number of overall misses
system.cpu.icache.overall_misses::total           783                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst     41113685                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     41113685                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst     41113685                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     41113685                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst     41113685                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     41113685                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    244836392                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    244836392                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    244836392                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    244836392                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    244836392                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    244836392                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000003                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000003                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 52507.899106                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 52507.899106                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 52507.899106                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 52507.899106                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 52507.899106                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 52507.899106                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1403                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                26                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    53.961538                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst          206                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          206                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst          206                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          206                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst          206                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          206                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst          577                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          577                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst          577                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          577                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst          577                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          577                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst     31292853                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     31292853                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst     31292853                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     31292853                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst     31292853                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     31292853                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 54233.714038                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 54233.714038                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 54233.714038                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 54233.714038                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 54233.714038                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 54233.714038                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.numFaultyBlocks_VDD1            0                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.dcache.tags.numFaultyBlocks_VDD2            0                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.dcache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.dcache.tags.blockFaultRate_VDD1            0                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.dcache.tags.blockFaultRate_VDD2            0                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.dcache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.dcache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.dcache.tags.cycles_VDD2                  0                       # Total number of cycles spent on VDD2
system.cpu.dcache.tags.cycles_VDD3         2038370821                       # Total number of cycles spent on VDD3
system.cpu.dcache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.dcache.tags.accessEnergy_VDD2            0                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.dcache.tags.accessEnergy_VDD3 46250288.089299                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.dcache.tags.accessEnergy_tot  46250288.089299                       # Total dynamic energy dissipated in nJ
system.cpu.dcache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.dcache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.dcache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.dcache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.dcache.tags.avgConsecutiveCycles_VDD2          nan                       # Average number of consecutive cycles spent at VDD2
system.cpu.dcache.tags.avgConsecutiveCycles_VDD3          inf                       # Average number of consecutive cycles spent at VDD3
system.cpu.dcache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD2            0                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD3            1                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.dcache.tags.staticPower_avg     673.950770                       # Average static power of this cache over the entire execution
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.dcache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.dcache.tags.replacements           1379992                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 4096                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           804501201                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1384088                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            581.250037                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data  3979.741623                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::cpu.data   116.258377                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.971617                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::cpu.data     0.028383                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data    600696055                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       600696055                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    155179223                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      155179223                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data          490                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          490                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data          490                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          490                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    755875278                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        755875278                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    755875278                       # number of overall hits
system.cpu.dcache.overall_hits::total       755875278                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data      1240876                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1240876                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      1830819                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1830819                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data      3071695                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3071695                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data      3071695                       # number of overall misses
system.cpu.dcache.overall_misses::total       3071695                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data   5095877856                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   5095877856                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data  10839341265                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  10839341265                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data        10323                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        10323                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data  15935219121                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  15935219121                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data  15935219121                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  15935219121                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    601936931                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    601936931                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    157010042                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    157010042                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data          492                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          492                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data          490                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          490                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    758946973                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    758946973                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    758946973                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    758946973                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.002061                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002061                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.011661                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011661                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.004065                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.004065                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.004047                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004047                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.004047                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004047                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data  4106.677747                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  4106.677747                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data  5920.487642                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  5920.487642                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data  5161.500000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total  5161.500000                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data  5187.760869                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  5187.760869                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data  5187.760869                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  5187.760869                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       186992                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             19135                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     9.772250                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      1346039                       # number of writebacks
system.cpu.dcache.writebacks::total           1346039                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data       534202                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       534202                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data      1157501                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1157501                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      1691703                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1691703                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      1691703                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1691703                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data       706674                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       706674                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       673318                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       673318                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      1379992                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1379992                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      1379992                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1379992                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data   2628703472                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2628703472                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data   3776824627                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3776824627                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data         3663                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total         3663                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data   6405528099                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   6405528099                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data   6405528099                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   6405528099                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.001174                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001174                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.004288                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004288                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.002033                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.002033                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.001818                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001818                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.001818                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001818                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data  3719.824802                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  3719.824802                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data  5609.273222                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total  5609.273222                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data         3663                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3663                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data  4641.713937                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total  4641.713937                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data  4641.713937                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total  4641.713937                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
