// Seed: 2763641045
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    module_0,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  output wire id_15;
  input wire id_14;
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout uwire id_1;
  assign id_1 = 1;
  final $unsigned(96);
  ;
  assign id_15 = (!id_8);
  assign id_11 = id_13;
  wire id_16;
  ;
endmodule
module module_1 #(
    parameter id_0 = 32'd97
) (
    input tri _id_0,
    input tri0 id_1,
    output supply0 id_2,
    input wor id_3
);
  tri [-1 'd0 : id_0] id_5;
  logic id_6, id_7;
  module_0 modCall_1 (
      id_5,
      id_7,
      id_5,
      id_5,
      id_7,
      id_5,
      id_6,
      id_6,
      id_5,
      id_7,
      id_7,
      id_5,
      id_5,
      id_5,
      id_5
  );
  logic [-1 : 1 'b0] id_8;
  assign id_5 = -1;
endmodule
