
Cadence Innovus(TM) Implementation System.
Copyright 2015 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v15.23-s045_1, built Fri Apr 22 12:32:52 PDT 2016
Options:	
Date:		Mon Mar 10 10:22:19 2025
Host:		ieng6-ece-04.ucsd.edu (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) Gold 5220 CPU @ 2.20GHz 25344KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	15.2	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPOAX-142):	OA features will be disabled in this session.


**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getDrawView
<CMD> loadWorkspace -name Physical
<CMD> win
<CMD> set init_pwr_net VDD
<CMD> set init_gnd_net VSS
<CMD> set init_verilog ./netlist/mac_8in.v
<CMD> set init_design_netlisttype Verilog
<CMD> set init_design_settop 1
<CMD> set init_top_cell mac_8in
<CMD> set init_lef_file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef
<CMD> create_library_set -name WC_LIB -timing $worst_timing_lib
<CMD> create_library_set -name BC_LIB -timing $best_timing_lib
<CMD> create_rc_corner -name Cmax -cap_table $worst_captbl -T 125
<CMD> create_rc_corner -name Cmin -cap_table $best_captbl -T -40
<CMD> create_delay_corner -name WC -library_set WC_LIB -rc_corner Cmax
<CMD> create_delay_corner -name BC -library_set BC_LIB -rc_corner Cmin
<CMD> create_constraint_mode -name CON -sdc_file [list $sdc]
<CMD> create_analysis_view -name WC_VIEW -delay_corner WC -constraint_mode CON
<CMD> create_analysis_view -name BC_VIEW -delay_corner BC -constraint_mode CON
<CMD> init_design -setup WC_VIEW -hold BC_VIEW
**ERROR: (IMPOAX-820):	The OA features are disabled in the current session of Innovus because the oax shared library could not be loaded properly. This could be because your installation was not properly configured. To enable OA features, exit the current session and re-launch Innovus either after fixing your installation by running the Configure Installation phase, or after setting the OA_HOME variable to point to a proper OA installation. Check the "OpenAccess Installation and Configuration Guide" manual for more information.

**ERROR: (IMPOAX-850):	oaxCreateCdsLibArray command cannot be run as OA features are disabled in this session.

Loading LEF file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 28.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 867.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 877.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1014.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1024.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1161.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1171.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1308.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1318.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1372.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1383.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1604.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1614.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1769.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1771.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1772.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1776.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1778.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1779.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1783.
Set DBUPerIGU to M2 pitch 400.
**WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

viaInitial starts at Mon Mar 10 10:22:37 2025
viaInitial ends at Mon Mar 10 10:22:37 2025
Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib' ...
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D1' is not defined in the library.
Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
Read 811 cells in library 'tcbn65gpluswc' 
Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gplusbc.lib' ...
Read 811 cells in library 'tcbn65gplusbc' 
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.20min, fe_real=0.33min, fe_mem=469.0M) ***
*** Begin netlist parsing (mem=469.0M) ***
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 811 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist './netlist/mac_8in.v'

*** Memory Usage v#1 (Current mem = 468.996M, initial mem = 149.258M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=469.0M) ***
Set top cell to mac_8in.
Hooked 1622 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell mac_8in ...
*** Netlist is unique.
** info: there are 1658 modules.
** info: there are 3196 stdCell insts.

*** Memory Usage v#1 (Current mem = 525.328M, initial mem = 149.258M) ***
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
WC_VIEW BC_VIEW
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 1
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
*Info: initialize multi-corner CTS.
Reading timing constraints file './constraints/mac_8in.sdc' ...
Current (total cpu=0:00:12.5, real=0:00:20.0, peak res=272.8M, current mem=644.9M)
**WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ./constraints/mac_8in.sdc, Line 10).

INFO (CTE): Reading of timing constraints file ./constraints/mac_8in.sdc completed, with 1 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:01.0, peak res=287.9M, current mem=661.2M)
Current (total cpu=0:00:12.6, real=0:00:21.0, peak res=287.9M, current mem=661.2M)
Total number of combinational cells: 492
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPFP-3961           2  The techSite '%s' has no related cells i...
WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
ERROR     IMPOAX-820           1  The OA features are disabled in the curr...
ERROR     IMPOAX-850           1  %s command cannot be run as OA features ...
*** Message Summary: 1633 warning(s), 2 error(s)

<CMD> set_interactive_constraint_modes {CON}
<CMD> setDesignMode -process 65
Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
Updating process node dependent CCOpt properties for the 65nm process node.
<CMD> floorPlan -site core -r 1 0.5 10 10 10 10
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> timeDesign -preplace -prefix preplace
**WARN: (IMPOPT-7136):	timing_socv_statistical_min_max_mode 'statistical' is not supported by Innovus. Setting it to 'mean_and_three_sigma_bounded'.
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
#################################################################################
# Design Stage: PreRoute
# Design Name: mac_8in
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1042.98 CPU=0:00:00.3 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:01.1  real=0:00:01.0  mem= 1043.0M) ***
*** Done Building Timing Graph (cpu=0:00:01.2 real=0:00:02.0 totSessionCpu=0:00:22.1 mem=1043.0M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.001  | -0.001  |  0.005  |
|           TNS (ns):| -0.008  | -0.008  |  0.000  |
|    Violating Paths:|    6    |    6    |    0    |
|          All Paths:|   436   |   154   |   304   |
+--------------------+---------+---------+---------+

Density: 0.000%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
Resetting back High Fanout Nets as non-ideal
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Reported timing to dir ./timingReports
Total CPU time: 1.5 sec
Total Real time: 2.0 sec
Total Memory Usage: 961.886719 Mbytes
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
3196 new pwr-pin connections were made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
3196 new gnd-pin connections were made to global net 'VSS'.
<CMD> addRing -spacing {top 2 bottom 2 left 2 right 2} -width {top 3 bottom 3 left 3 right 3} -layer {top M1 bottom M1 left M2 right M2} -center 1 -type core_rings -nets {VSS VDD}

Ring generation is complete; vias are now being generated.
The power planner created 8 wires.
*** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 961.9M) ***
<CMD> setAddStripeMode -break_at block_ring
Stripe will break at block ring.
<CMD> addStripe -nets {VDD VSS} -layer M4 -direction vertical -width 2 -spacing 6 -number_of_sets 20

Starting stripe generation ...
Non-Default setAddStripeOption Settings :
  NONE
Stripe generation is complete; vias are now being generated.
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M4 & M1 at (15.00, 154.60) (18.87, 154.76)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M4 & M1 at (42.50, 154.60) (46.35, 154.76)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M4 & M1 at (70.00, 154.60) (73.83, 154.76)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M4 & M1 at (97.50, 154.60) (101.31, 154.76)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M4 & M1 at (125.00, 154.60) (128.79, 154.76)
The power planner created 64 wires.
*** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 961.9M) ***
<CMD> sroute
*** Begin SPECIAL ROUTE on Mon Mar 10 10:23:34 2025 ***
SPECIAL ROUTE ran on directory: /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_8in
SPECIAL ROUTE ran on machine: ieng6-ece-04.ucsd.edu (Linux 3.10.0-1160.119.1.el7.x86_64 Xeon 2.19Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSpecial set to true
srouteConnectConverterPin set to false
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1847.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 17 layers, 8 routing layers, 1 overlap layer
Read in 846 macros, 80 used
Read in 80 components
  80 core components: 80 unplaced, 0 placed, 0 fixed
Read in 152 logical pins
Read in 152 nets
Read in 2 special nets, 2 routed
Read in 160 terminals
Begin power routing ...
**WARN: (IMPSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 156
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 78
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1862.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 112 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished


sroute post-processing starts at Mon Mar 10 10:23:34 2025
The viaGen is rebuilding shadow vias for net VSS.
sroute post-processing ends at Mon Mar 10 10:23:34 2025

sroute post-processing starts at Mon Mar 10 10:23:34 2025
The viaGen is rebuilding shadow vias for net VDD.
sroute post-processing ends at Mon Mar 10 10:23:34 2025
sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:0
sroute: Total Memory used = 13.00 megs
sroute: Total Peak Memory used = 974.88 megs
<CMD> pan -2.221 -4.442
<CMD> pan -1.837 13.030
<CMD> deleteAllFPObjects
There is no pin guide defined.
There is no pin blockage which matches the wildcard name [*].
<CMD> floorPlan -site core -r 1 0.5 10 10 10 10
<CMD> timeDesign -preplace -prefix preplace
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
#################################################################################
# Design Stage: PreRoute
# Design Name: mac_8in
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1061.57 CPU=0:00:00.3 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.3  real=0:00:01.0  mem= 1061.6M) ***
*** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:01.0 totSessionCpu=0:00:32.0 mem=1061.6M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.001  | -0.001  |  0.005  |
|           TNS (ns):| -0.008  | -0.008  |  0.000  |
|    Violating Paths:|    6    |    6    |    0    |
|          All Paths:|   436   |   154   |   304   |
+--------------------+---------+---------+---------+

Density: 0.000%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
Resetting back High Fanout Nets as non-ideal
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Reported timing to dir ./timingReports
Total CPU time: 0.67 sec
Total Real time: 1.0 sec
Total Memory Usage: 978.628906 Mbytes
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
0 new pwr-pin connection was made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
0 new gnd-pin connection was made to global net 'VSS'.
<CMD> addRing -spacing {top 2 bottom 2 left 2 right 2} -width {top 3 bottom 3 left 3 right 3} -layer {top M1 bottom M1 left M2 right M2} -center 1 -type core_rings -nets {VSS VDD}

Ring generation is complete; vias are now being generated.
The power planner created 8 wires.
*** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 978.6M) ***
<CMD> setAddStripeMode -break_at block_ring
Stripe will break at block ring.
<CMD> addStripe -nets {VDD VSS} -layer M4 -direction vertical -width 2 -spacing 6 -number_of_sets 10

Starting stripe generation ...
Non-Default setAddStripeOption Settings :
  NONE
Stripe generation is complete; vias are now being generated.
The power planner created 20 wires.
*** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 978.6M) ***
<CMD> sroute
*** Begin SPECIAL ROUTE on Mon Mar 10 10:24:30 2025 ***
SPECIAL ROUTE ran on directory: /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_8in
SPECIAL ROUTE ran on machine: ieng6-ece-04.ucsd.edu (Linux 3.10.0-1160.119.1.el7.x86_64 Xeon 2.19Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSpecial set to true
srouteConnectConverterPin set to false
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1864.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 17 layers, 8 routing layers, 1 overlap layer
Read in 846 macros, 80 used
Read in 80 components
  80 core components: 80 unplaced, 0 placed, 0 fixed
Read in 152 logical pins
Read in 152 nets
Read in 2 special nets, 2 routed
Read in 160 terminals
Begin power routing ...
**WARN: (IMPSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 156
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 78
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1868.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 122 via definition ...

sroute post-processing starts at Mon Mar 10 10:24:30 2025
The viaGen is rebuilding shadow vias for net VSS.
sroute post-processing ends at Mon Mar 10 10:24:30 2025

sroute post-processing starts at Mon Mar 10 10:24:30 2025
The viaGen is rebuilding shadow vias for net VDD.
sroute post-processing ends at Mon Mar 10 10:24:30 2025
sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:0
sroute: Total Memory used = 4.31 megs
sroute: Total Peak Memory used = 982.94 megs
<CMD> pan 22.654 29.828
<CMD> pan -0.818 -7.508
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> set ptngSprNoRefreshPins 1
<CMD> setPtnPinStatus -cell mac_8in -pin clk -status unplaced -silent
<CMD> setPtnPinStatus -cell mac_8in -pin reset -status unplaced -silent
<CMD> setPtnPinStatus -cell mac_8in -pin {b[0]} -status unplaced -silent
<CMD> setPtnPinStatus -cell mac_8in -pin {b[1]} -status unplaced -silent
<CMD> setPtnPinStatus -cell mac_8in -pin {b[2]} -status unplaced -silent
<CMD> setPtnPinStatus -cell mac_8in -pin {b[3]} -status unplaced -silent
<CMD> setPtnPinStatus -cell mac_8in -pin {b[4]} -status unplaced -silent
<CMD> setPtnPinStatus -cell mac_8in -pin {b[5]} -status unplaced -silent
<CMD> setPtnPinStatus -cell mac_8in -pin {b[6]} -status unplaced -silent
<CMD> setPtnPinStatus -cell mac_8in -pin {b[7]} -status unplaced -silent
<CMD> setPtnPinStatus -cell mac_8in -pin {b[8]} -status unplaced -silent
<CMD> setPtnPinStatus -cell mac_8in -pin {b[9]} -status unplaced -silent
<CMD> setPtnPinStatus -cell mac_8in -pin {b[10]} -status unplaced -silent
<CMD> setPtnPinStatus -cell mac_8in -pin {b[11]} -status unplaced -silent
<CMD> setPtnPinStatus -cell mac_8in -pin {b[12]} -status unplaced -silent
<CMD> setPtnPinStatus -cell mac_8in -pin {b[13]} -status unplaced -silent
<CMD> setPtnPinStatus -cell mac_8in -pin {b[14]} -status unplaced -silent
<CMD> setPtnPinStatus -cell mac_8in -pin {b[15]} -status unplaced -silent
<CMD> setPtnPinStatus -cell mac_8in -pin {b[16]} -status unplaced -silent
<CMD> setPtnPinStatus -cell mac_8in -pin {b[17]} -status unplaced -silent
<CMD> setPtnPinStatus -cell mac_8in -pin {b[18]} -status unplaced -silent
<CMD> setPtnPinStatus -cell mac_8in -pin {b[19]} -status unplaced -silent
<CMD> setPtnPinStatus -cell mac_8in -pin {b[20]} -status unplaced -silent
<CMD> setPtnPinStatus -cell mac_8in -pin {b[21]} -status unplaced -silent
<CMD> setPtnPinStatus -cell mac_8in -pin {b[22]} -status unplaced -silent
<CMD> setPtnPinStatus -cell mac_8in -pin {b[23]} -status unplaced -silent
<CMD> setPtnPinStatus -cell mac_8in -pin {b[24]} -status unplaced -silent
<CMD> setPtnPinStatus -cell mac_8in -pin {b[25]} -status unplaced -silent
<CMD> setPtnPinStatus -cell mac_8in -pin {b[26]} -status unplaced -silent
<CMD> setPtnPinStatus -cell mac_8in -pin {b[27]} -status unplaced -silent
<CMD> setPtnPinStatus -cell mac_8in -pin {b[28]} -status unplaced -silent
<CMD> setPtnPinStatus -cell mac_8in -pin {b[29]} -status unplaced -silent
<CMD> setPtnPinStatus -cell mac_8in -pin {b[30]} -status unplaced -silent
<CMD> setPtnPinStatus -cell mac_8in -pin {b[31]} -status unplaced -silent
<CMD> setPtnPinStatus -cell mac_8in -pin {b[32]} -status unplaced -silent
<CMD> setPtnPinStatus -cell mac_8in -pin {b[33]} -status unplaced -silent
<CMD> setPtnPinStatus -cell mac_8in -pin {b[34]} -status unplaced -silent
<CMD> setPtnPinStatus -cell mac_8in -pin {b[35]} -status unplaced -silent
<CMD> setPtnPinStatus -cell mac_8in -pin {b[36]} -status unplaced -silent
<CMD> setPtnPinStatus -cell mac_8in -pin {b[37]} -status unplaced -silent
<CMD> setPtnPinStatus -cell mac_8in -pin {b[38]} -status unplaced -silent
<CMD> setPtnPinStatus -cell mac_8in -pin {b[39]} -status unplaced -silent
<CMD> setPtnPinStatus -cell mac_8in -pin {b[40]} -status unplaced -silent
<CMD> setPtnPinStatus -cell mac_8in -pin {b[41]} -status unplaced -silent
<CMD> setPtnPinStatus -cell mac_8in -pin {b[42]} -status unplaced -silent
<CMD> setPtnPinStatus -cell mac_8in -pin {b[43]} -status unplaced -silent
<CMD> setPtnPinStatus -cell mac_8in -pin {b[44]} -status unplaced -silent
<CMD> setPtnPinStatus -cell mac_8in -pin {b[45]} -status unplaced -silent
<CMD> setPtnPinStatus -cell mac_8in -pin {b[46]} -status unplaced -silent
<CMD> setPtnPinStatus -cell mac_8in -pin {b[47]} -status unplaced -silent
<CMD> setPtnPinStatus -cell mac_8in -pin {b[48]} -status unplaced -silent
<CMD> setPtnPinStatus -cell mac_8in -pin {b[49]} -status unplaced -silent
<CMD> setPtnPinStatus -cell mac_8in -pin {b[50]} -status unplaced -silent
<CMD> setPtnPinStatus -cell mac_8in -pin {b[51]} -status unplaced -silent
<CMD> setPtnPinStatus -cell mac_8in -pin {b[52]} -status unplaced -silent
<CMD> setPtnPinStatus -cell mac_8in -pin {b[53]} -status unplaced -silent
<CMD> setPtnPinStatus -cell mac_8in -pin {b[54]} -status unplaced -silent
<CMD> setPtnPinStatus -cell mac_8in -pin {b[55]} -status unplaced -silent
<CMD> setPtnPinStatus -cell mac_8in -pin {b[56]} -status unplaced -silent
<CMD> setPtnPinStatus -cell mac_8in -pin {b[57]} -status unplaced -silent
<CMD> setPtnPinStatus -cell mac_8in -pin {b[58]} -status unplaced -silent
<CMD> setPtnPinStatus -cell mac_8in -pin {b[59]} -status unplaced -silent
<CMD> setPtnPinStatus -cell mac_8in -pin {b[60]} -status unplaced -silent
<CMD> setPtnPinStatus -cell mac_8in -pin {b[61]} -status unplaced -silent
<CMD> setPtnPinStatus -cell mac_8in -pin {b[62]} -status unplaced -silent
<CMD> setPtnPinStatus -cell mac_8in -pin {b[63]} -status unplaced -silent
<CMD> setPtnPinStatus -cell mac_8in -pin {a[0]} -status unplaced -silent
<CMD> setPtnPinStatus -cell mac_8in -pin {a[1]} -status unplaced -silent
<CMD> setPtnPinStatus -cell mac_8in -pin {a[2]} -status unplaced -silent
<CMD> setPtnPinStatus -cell mac_8in -pin {a[3]} -status unplaced -silent
<CMD> setPtnPinStatus -cell mac_8in -pin {a[4]} -status unplaced -silent
<CMD> setPtnPinStatus -cell mac_8in -pin {a[5]} -status unplaced -silent
<CMD> setPtnPinStatus -cell mac_8in -pin {a[6]} -status unplaced -silent
<CMD> setPtnPinStatus -cell mac_8in -pin {a[7]} -status unplaced -silent
<CMD> setPtnPinStatus -cell mac_8in -pin {a[8]} -status unplaced -silent
<CMD> setPtnPinStatus -cell mac_8in -pin {a[9]} -status unplaced -silent
<CMD> setPtnPinStatus -cell mac_8in -pin {a[10]} -status unplaced -silent
<CMD> setPtnPinStatus -cell mac_8in -pin {a[11]} -status unplaced -silent
<CMD> setPtnPinStatus -cell mac_8in -pin {a[12]} -status unplaced -silent
<CMD> setPtnPinStatus -cell mac_8in -pin {a[13]} -status unplaced -silent
<CMD> setPtnPinStatus -cell mac_8in -pin {a[14]} -status unplaced -silent
<CMD> setPtnPinStatus -cell mac_8in -pin {a[15]} -status unplaced -silent
<CMD> setPtnPinStatus -cell mac_8in -pin {a[16]} -status unplaced -silent
<CMD> setPtnPinStatus -cell mac_8in -pin {a[17]} -status unplaced -silent
<CMD> setPtnPinStatus -cell mac_8in -pin {a[18]} -status unplaced -silent
<CMD> setPtnPinStatus -cell mac_8in -pin {a[19]} -status unplaced -silent
<CMD> setPtnPinStatus -cell mac_8in -pin {a[20]} -status unplaced -silent
<CMD> setPtnPinStatus -cell mac_8in -pin {a[21]} -status unplaced -silent
<CMD> setPtnPinStatus -cell mac_8in -pin {a[22]} -status unplaced -silent
<CMD> setPtnPinStatus -cell mac_8in -pin {a[23]} -status unplaced -silent
<CMD> setPtnPinStatus -cell mac_8in -pin {a[24]} -status unplaced -silent
<CMD> setPtnPinStatus -cell mac_8in -pin {a[25]} -status unplaced -silent
<CMD> setPtnPinStatus -cell mac_8in -pin {a[26]} -status unplaced -silent
<CMD> setPtnPinStatus -cell mac_8in -pin {a[27]} -status unplaced -silent
<CMD> setPtnPinStatus -cell mac_8in -pin {a[28]} -status unplaced -silent
<CMD> setPtnPinStatus -cell mac_8in -pin {a[29]} -status unplaced -silent
<CMD> setPtnPinStatus -cell mac_8in -pin {a[30]} -status unplaced -silent
<CMD> setPtnPinStatus -cell mac_8in -pin {a[31]} -status unplaced -silent
<CMD> setPtnPinStatus -cell mac_8in -pin {a[32]} -status unplaced -silent
<CMD> setPtnPinStatus -cell mac_8in -pin {a[33]} -status unplaced -silent
<CMD> setPtnPinStatus -cell mac_8in -pin {a[34]} -status unplaced -silent
<CMD> setPtnPinStatus -cell mac_8in -pin {a[35]} -status unplaced -silent
<CMD> setPtnPinStatus -cell mac_8in -pin {a[36]} -status unplaced -silent
<CMD> setPtnPinStatus -cell mac_8in -pin {a[37]} -status unplaced -silent
<CMD> setPtnPinStatus -cell mac_8in -pin {a[38]} -status unplaced -silent
<CMD> setPtnPinStatus -cell mac_8in -pin {a[39]} -status unplaced -silent
<CMD> setPtnPinStatus -cell mac_8in -pin {a[40]} -status unplaced -silent
<CMD> setPtnPinStatus -cell mac_8in -pin {a[41]} -status unplaced -silent
<CMD> setPtnPinStatus -cell mac_8in -pin {a[42]} -status unplaced -silent
<CMD> setPtnPinStatus -cell mac_8in -pin {a[43]} -status unplaced -silent
<CMD> setPtnPinStatus -cell mac_8in -pin {a[44]} -status unplaced -silent
<CMD> setPtnPinStatus -cell mac_8in -pin {a[45]} -status unplaced -silent
<CMD> setPtnPinStatus -cell mac_8in -pin {a[46]} -status unplaced -silent
<CMD> setPtnPinStatus -cell mac_8in -pin {a[47]} -status unplaced -silent
<CMD> setPtnPinStatus -cell mac_8in -pin {a[48]} -status unplaced -silent
<CMD> setPtnPinStatus -cell mac_8in -pin {a[49]} -status unplaced -silent
<CMD> setPtnPinStatus -cell mac_8in -pin {a[50]} -status unplaced -silent
<CMD> setPtnPinStatus -cell mac_8in -pin {a[51]} -status unplaced -silent
<CMD> setPtnPinStatus -cell mac_8in -pin {a[52]} -status unplaced -silent
<CMD> setPtnPinStatus -cell mac_8in -pin {a[53]} -status unplaced -silent
<CMD> setPtnPinStatus -cell mac_8in -pin {a[54]} -status unplaced -silent
<CMD> setPtnPinStatus -cell mac_8in -pin {a[55]} -status unplaced -silent
<CMD> setPtnPinStatus -cell mac_8in -pin {a[56]} -status unplaced -silent
<CMD> setPtnPinStatus -cell mac_8in -pin {a[57]} -status unplaced -silent
<CMD> setPtnPinStatus -cell mac_8in -pin {a[58]} -status unplaced -silent
<CMD> setPtnPinStatus -cell mac_8in -pin {a[59]} -status unplaced -silent
<CMD> setPtnPinStatus -cell mac_8in -pin {a[60]} -status unplaced -silent
<CMD> setPtnPinStatus -cell mac_8in -pin {a[61]} -status unplaced -silent
<CMD> setPtnPinStatus -cell mac_8in -pin {a[62]} -status unplaced -silent
<CMD> setPtnPinStatus -cell mac_8in -pin {a[63]} -status unplaced -silent
<CMD> set ptngSprNoRefreshPins 0
<CMD_INTERNAL> ptnSprRefreshPinsAndBlockages
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 1 -spreadType center -spacing 1.0 -pin {clk reset {b[0]} {b[1]} {b[2]} {b[3]} {b[4]} {b[5]} {b[6]} {b[7]} {b[8]} {b[9]} {b[10]} {b[11]} {b[12]} {b[13]} {b[14]} {b[15]} {b[16]} {b[17]} {b[18]} {b[19]} {b[20]} {b[21]} {b[22]} {b[23]} {b[24]} {b[25]} {b[26]} {b[27]} {b[28]} {b[29]} {b[30]} {b[31]} {b[32]} {b[33]} {b[34]} {b[35]} {b[36]} {b[37]} {b[38]} {b[39]} {b[40]} {b[41]} {b[42]} {b[43]} {b[44]} {b[45]} {b[46]} {b[47]} {b[48]} {b[49]} {b[50]} {b[51]} {b[52]} {b[53]} {b[54]} {b[55]} {b[56]} {b[57]} {b[58]} {b[59]} {b[60]} {b[61]} {b[62]} {b[63]} {a[0]} {a[1]} {a[2]} {a[3]} {a[4]} {a[5]} {a[6]} {a[7]} {a[8]} {a[9]} {a[10]} {a[11]} {a[12]} {a[13]} {a[14]} {a[15]} {a[16]} {a[17]} {a[18]} {a[19]} {a[20]} {a[21]} {a[22]} {a[23]} {a[24]} {a[25]} {a[26]} {a[27]} {a[28]} {a[29]} {a[30]} {a[31]} {a[32]} {a[33]} {a[34]} {a[35]} {a[36]} {a[37]} {a[38]} {a[39]} {a[40]} {a[41]} {a[42]} {a[43]} {a[44]} {a[45]} {a[46]} {a[47]} {a[48]} {a[49]} {a[50]} {a[51]} {a[52]} {a[53]} {a[54]} {a[55]} {a[56]} {a[57]} {a[58]} {a[59]} {a[60]} {a[61]} {a[62]} {a[63]}}
Successfully spread [130] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1069.7M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.09 -pinDepth 0.47 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 1 -spreadType center -spacing 1.0 -pin {clk reset {b[0]} {b[1]} {b[2]} {b[3]} {b[4]} {b[5]} {b[6]} {b[7]} {b[8]} {b[9]} {b[10]} {b[11]} {b[12]} {b[13]} {b[14]} {b[15]} {b[16]} {b[17]} {b[18]} {b[19]} {b[20]} {b[21]} {b[22]} {b[23]} {b[24]} {b[25]} {b[26]} {b[27]} {b[28]} {b[29]} {b[30]} {b[31]} {b[32]} {b[33]} {b[34]} {b[35]} {b[36]} {b[37]} {b[38]} {b[39]} {b[40]} {b[41]} {b[42]} {b[43]} {b[44]} {b[45]} {b[46]} {b[47]} {b[48]} {b[49]} {b[50]} {b[51]} {b[52]} {b[53]} {b[54]} {b[55]} {b[56]} {b[57]} {b[58]} {b[59]} {b[60]} {b[61]} {b[62]} {b[63]} {a[0]} {a[1]} {a[2]} {a[3]} {a[4]} {a[5]} {a[6]} {a[7]} {a[8]} {a[9]} {a[10]} {a[11]} {a[12]} {a[13]} {a[14]} {a[15]} {a[16]} {a[17]} {a[18]} {a[19]} {a[20]} {a[21]} {a[22]} {a[23]} {a[24]} {a[25]} {a[26]} {a[27]} {a[28]} {a[29]} {a[30]} {a[31]} {a[32]} {a[33]} {a[34]} {a[35]} {a[36]} {a[37]} {a[38]} {a[39]} {a[40]} {a[41]} {a[42]} {a[43]} {a[44]} {a[45]} {a[46]} {a[47]} {a[48]} {a[49]} {a[50]} {a[51]} {a[52]} {a[53]} {a[54]} {a[55]} {a[56]} {a[57]} {a[58]} {a[59]} {a[60]} {a[61]} {a[62]} {a[63]}}
Successfully spread [130] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1071.7M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> pan 14.693 25.712
<CMD> pan -1.510 31.717
<CMD> pan 4.305 -37.516
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.09 -pinDepth 0.47 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 1 -spreadType center -spacing 1.0 -pin {{a[0]} {a[1]} {a[2]} {a[3]} {a[4]} {a[5]} {a[6]} {a[7]} {a[8]} {a[9]} {a[10]} {a[11]} {a[12]} {a[13]} {a[14]} {a[15]} {a[16]} {a[17]} {a[18]} {a[19]} {a[20]} {a[21]} {a[22]} {a[23]} {a[24]} {a[25]} {a[26]} {a[27]} {a[28]} {a[29]} {a[30]} {a[31]} {a[32]} {a[33]} {a[34]} {a[35]} {a[36]} {a[37]} {a[38]} {a[39]} {a[40]} {a[41]} {a[42]} {a[43]} {a[44]} {a[45]} {a[46]} {a[47]} {a[48]} {a[49]} {a[50]} {a[51]} {a[52]} {a[53]} {a[54]} {a[55]} {a[56]} {a[57]} {a[58]} {a[59]} {a[60]} {a[61]} {a[62]} {a[63]} {b[0]} {b[1]} {b[2]} {b[3]} {b[4]} {b[5]} {b[6]} {b[7]} {b[8]} {b[9]} {b[10]} {b[11]} {b[12]} {b[13]} {b[14]} {b[15]} {b[16]} {b[17]} {b[18]} {b[19]} {b[20]} {b[21]} {b[22]} {b[23]} {b[24]} {b[25]} {b[26]} {b[27]} {b[28]} {b[29]} {b[30]} {b[31]} {b[32]} {b[33]} {b[34]} {b[35]} {b[36]} {b[37]} {b[38]} {b[39]} {b[40]} {b[41]} {b[42]} {b[43]} {b[44]} {b[45]} {b[46]} {b[47]} {b[48]} {b[49]} {b[50]} {b[51]} {b[52]} {b[53]} {b[54]} {b[55]} {b[56]} {b[57]} {b[58]} {b[59]} {b[60]} {b[61]} {b[62]} {b[63]} clk reset}
Successfully spread [130] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1071.7M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.09 -pinDepth 0.47 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 1 -spreadType center -spacing 1.0 -pin {{a[0]} {a[1]} {a[2]} {a[3]} {a[4]} {a[5]} {a[6]} {a[7]} {a[8]} {a[9]} {a[10]} {a[11]} {a[12]} {a[13]} {a[14]} {a[15]} {a[16]} {a[17]} {a[18]} {a[19]} {a[20]} {a[21]} {a[22]} {a[23]} {a[24]} {a[25]} {a[26]} {a[27]} {a[28]} {a[29]} {a[30]} {a[31]} {a[32]} {a[33]} {a[34]} {a[35]} {a[36]} {a[37]} {a[38]} {a[39]} {a[40]} {a[41]} {a[42]} {a[43]} {a[44]} {a[45]} {a[46]} {a[47]} {a[48]} {a[49]} {a[50]} {a[51]} {a[52]} {a[53]} {a[54]} {a[55]} {a[56]} {a[57]} {a[58]} {a[59]} {a[60]} {a[61]} {a[62]} {a[63]} {b[0]} {b[1]} {b[2]} {b[3]} {b[4]} {b[5]} {b[6]} {b[7]} {b[8]} {b[9]} {b[10]} {b[11]} {b[12]} {b[13]} {b[14]} {b[15]} {b[16]} {b[17]} {b[18]} {b[19]} {b[20]} {b[21]} {b[22]} {b[23]} {b[24]} {b[25]} {b[26]} {b[27]} {b[28]} {b[29]} {b[30]} {b[31]} {b[32]} {b[33]} {b[34]} {b[35]} {b[36]} {b[37]} {b[38]} {b[39]} {b[40]} {b[41]} {b[42]} {b[43]} {b[44]} {b[45]} {b[46]} {b[47]} {b[48]} {b[49]} {b[50]} {b[51]} {b[52]} {b[53]} {b[54]} {b[55]} {b[56]} {b[57]} {b[58]} {b[59]} {b[60]} {b[61]} {b[62]} {b[63]} clk reset}
Successfully spread [130] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1071.7M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.09 -pinDepth 0.47 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType center -spacing 1.0 -pin {{b[0]} {b[1]} {b[2]} {b[3]} {b[4]} {b[5]} {b[6]} {b[7]} {b[8]} {b[9]} {b[10]} {b[11]} {b[12]} {b[13]} {b[14]} {b[15]} {b[16]} {b[17]} {b[18]} {b[19]} {b[20]} {b[21]} {b[22]} {b[23]} {b[24]} {b[25]} {b[26]} {b[27]} {b[28]} {b[29]} {b[30]} {b[31]} {b[32]} {b[33]} {b[34]} {b[35]} {b[36]} {b[37]} {b[38]} {b[39]} {b[40]} {b[41]} {b[42]} {b[43]} {b[44]} {b[45]} {b[46]} {b[47]} {b[48]} {b[49]} {b[50]} {b[51]} {b[52]} {b[53]} {b[54]} {b[55]} {b[56]} {b[57]} {b[58]} {b[59]} {b[60]} {b[61]} {b[62]} {b[63]} {a[0]} {a[1]} {a[2]} {a[3]} {a[4]} {a[5]} {a[6]} {a[7]} {a[8]} {a[9]} {a[10]} {a[11]} {a[12]} {a[13]} {a[14]} {a[15]} {a[16]} {a[17]} {a[18]} {a[19]} {a[20]} {a[21]} {a[22]} {a[23]} {a[24]} {a[25]} {a[26]} {a[27]} {a[28]} {a[29]} {a[30]} {a[31]} {a[32]} {a[33]} {a[34]} {a[35]} {a[36]} {a[37]} {a[38]} {a[39]} {a[40]} {a[41]} {a[42]} {a[43]} {a[44]} {a[45]} {a[46]} {a[47]} {a[48]} {a[49]} {a[50]} {a[51]} {a[52]} {a[53]} {a[54]} {a[55]} {a[56]} {a[57]} {a[58]} {a[59]} {a[60]} {a[61]} {a[62]} {a[63]} clk reset}
**WARN: (IMPPTN-1027):	Pin [a[0]] has area [0.0470] which is less than the minimum area [0.0520] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [a[1]] has area [0.0470] which is less than the minimum area [0.0520] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [b[63]] has area [0.0470] which is less than the minimum area [0.0520] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [a[2]] has area [0.0470] which is less than the minimum area [0.0520] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [b[62]] has area [0.0470] which is less than the minimum area [0.0520] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [a[3]] has area [0.0470] which is less than the minimum area [0.0520] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [b[61]] has area [0.0470] which is less than the minimum area [0.0520] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [a[4]] has area [0.0470] which is less than the minimum area [0.0520] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [b[60]] has area [0.0470] which is less than the minimum area [0.0520] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [a[5]] has area [0.0470] which is less than the minimum area [0.0520] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [b[59]] has area [0.0470] which is less than the minimum area [0.0520] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [a[6]] has area [0.0470] which is less than the minimum area [0.0520] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [b[58]] has area [0.0470] which is less than the minimum area [0.0520] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [a[7]] has area [0.0470] which is less than the minimum area [0.0520] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [b[57]] has area [0.0470] which is less than the minimum area [0.0520] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [a[8]] has area [0.0470] which is less than the minimum area [0.0520] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [b[56]] has area [0.0470] which is less than the minimum area [0.0520] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [a[9]] has area [0.0470] which is less than the minimum area [0.0520] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [b[55]] has area [0.0470] which is less than the minimum area [0.0520] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [a[10]] has area [0.0470] which is less than the minimum area [0.0520] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (EMS-27):	Message (IMPPTN-1027) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Successfully spread [130] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1071.7M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.47 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType center -spacing 1.0 -pin {{b[0]} {b[1]} {b[2]} {b[3]} {b[4]} {b[5]} {b[6]} {b[7]} {b[8]} {b[9]} {b[10]} {b[11]} {b[12]} {b[13]} {b[14]} {b[15]} {b[16]} {b[17]} {b[18]} {b[19]} {b[20]} {b[21]} {b[22]} {b[23]} {b[24]} {b[25]} {b[26]} {b[27]} {b[28]} {b[29]} {b[30]} {b[31]} {b[32]} {b[33]} {b[34]} {b[35]} {b[36]} {b[37]} {b[38]} {b[39]} {b[40]} {b[41]} {b[42]} {b[43]} {b[44]} {b[45]} {b[46]} {b[47]} {b[48]} {b[49]} {b[50]} {b[51]} {b[52]} {b[53]} {b[54]} {b[55]} {b[56]} {b[57]} {b[58]} {b[59]} {b[60]} {b[61]} {b[62]} {b[63]} {a[0]} {a[1]} {a[2]} {a[3]} {a[4]} {a[5]} {a[6]} {a[7]} {a[8]} {a[9]} {a[10]} {a[11]} {a[12]} {a[13]} {a[14]} {a[15]} {a[16]} {a[17]} {a[18]} {a[19]} {a[20]} {a[21]} {a[22]} {a[23]} {a[24]} {a[25]} {a[26]} {a[27]} {a[28]} {a[29]} {a[30]} {a[31]} {a[32]} {a[33]} {a[34]} {a[35]} {a[36]} {a[37]} {a[38]} {a[39]} {a[40]} {a[41]} {a[42]} {a[43]} {a[44]} {a[45]} {a[46]} {a[47]} {a[48]} {a[49]} {a[50]} {a[51]} {a[52]} {a[53]} {a[54]} {a[55]} {a[56]} {a[57]} {a[58]} {a[59]} {a[60]} {a[61]} {a[62]} {a[63]} clk reset}
**WARN: (IMPPTN-1027):	Pin [a[0]] has area [0.0470] which is less than the minimum area [0.0520] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [a[1]] has area [0.0470] which is less than the minimum area [0.0520] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [b[63]] has area [0.0470] which is less than the minimum area [0.0520] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [a[2]] has area [0.0470] which is less than the minimum area [0.0520] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [b[62]] has area [0.0470] which is less than the minimum area [0.0520] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [a[3]] has area [0.0470] which is less than the minimum area [0.0520] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [b[61]] has area [0.0470] which is less than the minimum area [0.0520] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [a[4]] has area [0.0470] which is less than the minimum area [0.0520] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [b[60]] has area [0.0470] which is less than the minimum area [0.0520] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [a[5]] has area [0.0470] which is less than the minimum area [0.0520] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [b[59]] has area [0.0470] which is less than the minimum area [0.0520] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [a[6]] has area [0.0470] which is less than the minimum area [0.0520] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [b[58]] has area [0.0470] which is less than the minimum area [0.0520] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [a[7]] has area [0.0470] which is less than the minimum area [0.0520] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [b[57]] has area [0.0470] which is less than the minimum area [0.0520] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [a[8]] has area [0.0470] which is less than the minimum area [0.0520] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [b[56]] has area [0.0470] which is less than the minimum area [0.0520] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [a[9]] has area [0.0470] which is less than the minimum area [0.0520] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [b[55]] has area [0.0470] which is less than the minimum area [0.0520] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [a[10]] has area [0.0470] which is less than the minimum area [0.0520] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (EMS-27):	Message (IMPPTN-1027) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Successfully spread [130] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1071.7M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> pan 3.699 14.203
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 3 -spreadType center -spacing 0.2 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]}}
Successfully spread [22] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1071.7M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.52 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 3 -spreadType center -spacing -0.2 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]}}
**ERROR: (IMPPTN-1668):	Specifying negative spacing value to spread the pins along the partition fence in anti-clockwise direction is obsolete. Use [-spreadDirection counterclockwise] option to specify the spreading direction.
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> pan -17.774 55.101
<CMD> pan 0.015 -1.560
<CMD> pan 19.614 -19.949
<CMD> pan -19.516 20.741
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.52 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 3 -spreadType center -spacing 0.5 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]}}
Successfully spread [22] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1071.7M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.52 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 3 -spreadType center -spacing 1 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]}}
Successfully spread [22] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1071.7M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.52 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 3 -spreadType center -spacing -1.0 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]}}
**ERROR: (IMPPTN-1668):	Specifying negative spacing value to spread the pins along the partition fence in anti-clockwise direction is obsolete. Use [-spreadDirection counterclockwise] option to specify the spreading direction.
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> pan -2.138 -11.828
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.52 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 3 -spreadType center -spacing -1.0 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]}}
**ERROR: (IMPPTN-1668):	Specifying negative spacing value to spread the pins along the partition fence in anti-clockwise direction is obsolete. Use [-spreadDirection counterclockwise] option to specify the spreading direction.
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> pan -8.678 -7.692
<CMD> pan -10.730 -2.850
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType center -spacing 1.0 -pin {{a[0]} {a[1]} {a[2]} {a[3]} {a[4]} {a[5]} {a[6]} {a[7]} {a[8]} {a[9]} {a[10]} {a[11]} {a[12]} {a[13]} {a[14]} {a[15]} {a[16]} {a[17]} {a[18]} {a[19]} {a[20]} {a[21]} {a[22]} {a[23]} {a[24]} {a[25]} {a[26]} {a[27]} {a[28]} {a[29]} {a[30]} {a[31]} {a[32]} {a[33]} {a[34]} {a[35]} {a[36]} {a[37]} {a[38]} {a[39]} {a[40]} {a[41]} {a[42]} {a[43]} {a[44]} {a[45]} {a[46]} {a[47]} {a[48]} {a[49]} {a[50]} {a[51]} {a[52]} {a[53]} {a[54]} {a[55]} {a[56]} {a[57]} {a[58]} {a[59]} {a[60]} {a[61]} {a[62]} {a[63]} {b[0]} {b[1]} {b[2]} {b[3]} {b[4]} {b[5]} {b[6]} {b[7]} {b[8]} {b[9]} {b[10]} {b[11]} {b[12]} {b[13]} {b[14]} {b[15]} {b[16]} {b[17]} {b[18]} {b[19]} {b[20]} {b[21]} {b[22]} {b[23]} {b[24]} {b[25]} {b[26]} {b[27]} {b[28]} {b[29]} {b[30]} {b[31]} {b[32]} {b[33]} {b[34]} {b[35]} {b[36]} {b[37]} {b[38]} {b[39]} {b[40]} {b[41]} {b[42]} {b[43]} {b[44]} {b[45]} {b[46]} {b[47]} {b[48]} {b[49]} {b[50]} {b[51]} {b[52]} {b[53]} {b[54]} {b[55]} {b[56]} {b[57]} {b[58]} {b[59]} {b[60]} {b[61]} {b[62]} {b[63]} clk reset}
Successfully spread [130] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1071.7M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType center -spacing 1.0 -pin {{a[0]} {a[1]} {a[2]} {a[3]} {a[4]} {a[5]} {a[6]} {a[7]} {a[8]} {a[9]} {a[10]} {a[11]} {a[12]} {a[13]} {a[14]} {a[15]} {a[16]} {a[17]} {a[18]} {a[19]} {a[20]} {a[21]} {a[22]} {a[23]} {a[24]} {a[25]} {a[26]} {a[27]} {a[28]} {a[29]} {a[30]} {a[31]} {a[32]} {a[33]} {a[34]} {a[35]} {a[36]} {a[37]} {a[38]} {a[39]} {a[40]} {a[41]} {a[42]} {a[43]} {a[44]} {a[45]} {a[46]} {a[47]} {a[48]} {a[49]} {a[50]} {a[51]} {a[52]} {a[53]} {a[54]} {a[55]} {a[56]} {a[57]} {a[58]} {a[59]} {a[60]} {a[61]} {a[62]} {a[63]} {b[0]} {b[1]} {b[2]} {b[3]} {b[4]} {b[5]} {b[6]} {b[7]} {b[8]} {b[9]} {b[10]} {b[11]} {b[12]} {b[13]} {b[14]} {b[15]} {b[16]} {b[17]} {b[18]} {b[19]} {b[20]} {b[21]} {b[22]} {b[23]} {b[24]} {b[25]} {b[26]} {b[27]} {b[28]} {b[29]} {b[30]} {b[31]} {b[32]} {b[33]} {b[34]} {b[35]} {b[36]} {b[37]} {b[38]} {b[39]} {b[40]} {b[41]} {b[42]} {b[43]} {b[44]} {b[45]} {b[46]} {b[47]} {b[48]} {b[49]} {b[50]} {b[51]} {b[52]} {b[53]} {b[54]} {b[55]} {b[56]} {b[57]} {b[58]} {b[59]} {b[60]} {b[61]} {b[62]} {b[63]} clk reset}
Successfully spread [130] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1071.7M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> pan -7.179 130.739
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 3 -spreadType center -spacing -1.0 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]}}
**ERROR: (IMPPTN-1668):	Specifying negative spacing value to spread the pins along the partition fence in anti-clockwise direction is obsolete. Use [-spreadDirection counterclockwise] option to specify the spreading direction.
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 3 -spreadType center -spacing -1.0 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]}}
**ERROR: (IMPPTN-1668):	Specifying negative spacing value to spread the pins along the partition fence in anti-clockwise direction is obsolete. Use [-spreadDirection counterclockwise] option to specify the spreading direction.
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.52 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 3 -spreadType center -spacing -1.0 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]}}
**ERROR: (IMPPTN-1668):	Specifying negative spacing value to spread the pins along the partition fence in anti-clockwise direction is obsolete. Use [-spreadDirection counterclockwise] option to specify the spreading direction.
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.52 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 3 -spreadType center -spacing -1.0 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]}}
**ERROR: (IMPPTN-1668):	Specifying negative spacing value to spread the pins along the partition fence in anti-clockwise direction is obsolete. Use [-spreadDirection counterclockwise] option to specify the spreading direction.
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.52 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 3 -spreadType center -spacing 1 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]}}
Successfully spread [22] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1071.7M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.52 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 3 -spreadType center -spacing -1.0 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]}}
**ERROR: (IMPPTN-1668):	Specifying negative spacing value to spread the pins along the partition fence in anti-clockwise direction is obsolete. Use [-spreadDirection counterclockwise] option to specify the spreading direction.
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.52 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 3 -spreadType center -spacing -1.0 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]}}
**ERROR: (IMPPTN-1668):	Specifying negative spacing value to spread the pins along the partition fence in anti-clockwise direction is obsolete. Use [-spreadDirection counterclockwise] option to specify the spreading direction.
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.52 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Bottom -layer 3 -spreadType center -spacing 1 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]}}
Successfully spread [22] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1071.7M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Bottom -layer 3 -spreadType center -spacing 1.0 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]}}
Successfully spread [22] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1071.7M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Bottom -layer 3 -spreadType center -spacing 1.0 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]}}
Successfully spread [22] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1071.7M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Bottom -layer 3 -spreadType center -spacing 1.0 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]}}
Successfully spread [22] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1071.7M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> pan 0.000 -17.747
<CMD> pan -11.739 22.661
<CMD> pan -33.733 2.170
<CMD> saveDesign floorplan.enc
Writing Netlist "floorplan.enc.dat.tmp/mac_8in.v.gz" ...
Saving AAE Data ...
Saving preference file floorplan.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1071.7M) ***
Saving DEF file ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design floorplan.enc.dat.tmp

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> setPlaceMode -timingDriven true -reorderScan false -congEffort medium -modulePlan false
<CMD> setOptMode -effort high -powerEffort high -leakageToDynamicRatio 0.5 -fixFanoutLoad true -restruct true -verbose true
<CMD> place_opt_design
*** Starting GigaPlace ***
**INFO: user set placement options
setPlaceMode -congEffort medium -modulePlan false -reorderScan false -timingDriven true
**INFO: user set opt options
setOptMode -effort high -fixFanoutLoad true -leakageToDynamicRatio 0.5 -powerEffort high -restruct true -verbose true
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.911 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: mac_8in
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
End delay calculation. (MEM=1176.02 CPU=0:00:00.4 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 1176.0M) ***
**INFO : CPU of IO adjustment for placeDesign : (CPU : 0:00:00.6) (Real : 0:00:01.0) (mem : 1176.0M)
*** Start deleteBufferTree ***
*info: Marking 0 level shifter instances dont touch
*info: Marking 0 always on instances dont touch
Info: Detect buffers to remove automatically.
Analyzing netlist ...
All-RC-Corners-Per-Net-In-Memory is turned ON...
Updating netlist

Cleanup ECO timing graph ...
Cleanup RC data ...
Cleanup routing data ...
*summary: 33 instances (buffers/inverters) removed
*       :      4 instances of type 'INVD1' removed
*       :      2 instances of type 'INVD0' removed
*       :      2 instances of type 'CKND2' removed
*       :      1 instance  of type 'CKBD4' removed
*       :      2 instances of type 'CKBD2' removed
*       :     14 instances of type 'CKBD1' removed
*       :      1 instance  of type 'BUFFD3' removed
*       :      7 instances of type 'BUFFD2' removed
*** Finish deleteBufferTree (0:00:00.1) ***
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Deleted 0 physical inst  (cell - / prefix -).
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=medium gpeffort=medium 
**WARN: (IMPSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
#std cell=3164 (0 fixed + 3164 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=3441 #term=10419 #term/net=3.03, #fixedIo=0, #floatIo=0, #fixedPin=152, #floatPin=0
stdCell: 3164 single + 0 double + 0 multi
Total standard cell length = 5.3770 (mm), area = 0.0097 (mm^2)
Estimated cell power/ground rail width = 0.365 um
Average module density = 0.511.
Density for the design = 0.511.
       = stdcell_area 26885 sites (9679 um^2) / alloc_area 52576 sites (18927 um^2).
Pin Density = 0.1925.
            = total # of pins 10419 / total area 54131.
*Internal placement parameters: * | 12 | 0x000155
End delay calculation. (MEM=1177.02 CPU=0:00:00.3 REAL=0:00:01.0)
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 1.943e+04 (1.35e+04 5.95e+03)
              Est.  stn bbox = 2.281e+04 (1.59e+04 6.95e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1177.0M
Iteration  2: Total net bbox = 2.126e+04 (1.35e+04 7.78e+03)
              Est.  stn bbox = 2.495e+04 (1.59e+04 9.09e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1177.0M
Iteration  3: Total net bbox = 2.303e+04 (1.53e+04 7.78e+03)
              Est.  stn bbox = 2.662e+04 (1.75e+04 9.09e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1177.0M
Iteration  4: Total net bbox = 2.706e+04 (1.54e+04 1.17e+04)
              Est.  stn bbox = 3.090e+04 (1.76e+04 1.33e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1177.0M
End delay calculation. (MEM=1196.1 CPU=0:00:00.3 REAL=0:00:00.0)
Iteration  5: Total net bbox = 4.452e+04 (2.37e+04 2.08e+04)
              Est.  stn bbox = 4.970e+04 (2.66e+04 2.31e+04)
              cpu = 0:00:01.0 real = 0:00:01.0 mem = 1196.1M
Iteration  6: Total net bbox = 3.303e+04 (1.77e+04 1.53e+04)
              Est.  stn bbox = 3.769e+04 (2.03e+04 1.74e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1196.1M
End delay calculation. (MEM=1196.1 CPU=0:00:00.3 REAL=0:00:01.0)
Iteration  7: Total net bbox = 3.493e+04 (1.96e+04 1.53e+04)
              Est.  stn bbox = 3.969e+04 (2.23e+04 1.74e+04)
              cpu = 0:00:00.6 real = 0:00:01.0 mem = 1196.1M
Iteration  8: Total net bbox = 3.755e+04 (1.96e+04 1.80e+04)
              Est.  stn bbox = 4.251e+04 (2.23e+04 2.02e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1196.1M
End delay calculation. (MEM=1196.1 CPU=0:00:00.3 REAL=0:00:00.0)
Iteration  9: Total net bbox = 3.899e+04 (2.10e+04 1.80e+04)
              Est.  stn bbox = 4.403e+04 (2.38e+04 2.02e+04)
              cpu = 0:00:00.7 real = 0:00:01.0 mem = 1196.1M
Iteration 10: Total net bbox = 4.101e+04 (2.10e+04 2.00e+04)
              Est.  stn bbox = 4.613e+04 (2.38e+04 2.23e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1196.1M
End delay calculation. (MEM=1196.1 CPU=0:00:00.3 REAL=0:00:00.0)
Iteration 11: Total net bbox = 4.244e+04 (2.10e+04 2.14e+04)
              Est.  stn bbox = 4.764e+04 (2.38e+04 2.38e+04)
              cpu = 0:00:00.7 real = 0:00:00.0 mem = 1196.1M
Iteration 12: Total net bbox = 4.208e+04 (2.10e+04 2.10e+04)
              Est.  stn bbox = 4.727e+04 (2.38e+04 2.34e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1196.1M
Iteration 13: Total net bbox = 4.364e+04 (2.23e+04 2.14e+04)
              Est.  stn bbox = 4.887e+04 (2.51e+04 2.38e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1196.1M
*** cost = 4.364e+04 (2.23e+04 2.14e+04) (cpu for global=0:00:03.8) real=0:00:03.0***
Info: 0 clock gating cells identified, 0 (on average) moved
*** Starting refinePlace (0:01:25 mem=1087.7M) ***
Total net bbox length = 4.364e+04 (2.226e+04 2.137e+04) (ext = 1.075e+04)
Move report: Detail placement moves 2605 insts, mean move: 1.24 um, max move: 22.40 um
	Max move on inst (U289): (95.20, 69.40) --> (99.60, 51.40)
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1087.7MB
Summary Report:
Instances move: 2605 (out of 3164 movable)
Mean displacement: 1.24 um
Max displacement: 22.40 um (Instance: U289) (95.2, 69.4) -> (99.6, 51.4)
	Length: 6 sites, height: 1 rows, site name: core, cell type: CKAN2D0
Total net bbox length = 4.245e+04 (2.110e+04 2.135e+04) (ext = 1.060e+04)
Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1087.7MB
*** Finished refinePlace (0:01:26 mem=1087.7M) ***
*** Finished Initial Placement (cpu=0:00:05.1, real=0:00:05.0, mem=1087.7M) ***
Starting IO pin assignment...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=2648 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=3441  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 3441 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 3441 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.616100e+04um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 10267
[NR-eagl] Layer2(M2)(V) length: 1.702914e+04um, number of vias: 14051
[NR-eagl] Layer3(M3)(H) length: 2.066270e+04um, number of vias: 888
[NR-eagl] Layer4(M4)(V) length: 4.477092e+03um, number of vias: 381
[NR-eagl] Layer5(M5)(H) length: 3.644588e+03um, number of vias: 319
[NR-eagl] Layer6(M6)(V) length: 2.595800e+03um, number of vias: 0
[NR-eagl] Layer7(M7)(H) length: 0.000000e+00um, number of vias: 0
[NR-eagl] Layer8(M8)(V) length: 0.000000e+00um, number of vias: 0
[NR-eagl] Total length: 4.840932e+04um, number of vias: 25906
[NR-eagl] End Peak syMemory usage = 1089.7 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.09 seconds
**placeDesign ... cpu = 0: 0: 6, real = 0: 0: 6, mem = 1089.7M **
-clockNDRAwarePlaceOpt false               # bool, default=false, private
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
Type 'man IMPTS-403' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1108.7M, totSessionCpu=0:01:27 **
Added -handlePreroute to trialRouteMode
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.1
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1109.7M)
Extraction called for design 'mac_8in' of instances=3164 and nets=3447 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design mac_8in.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1109.730M)
** Profile ** Start :  cpu=0:00:00.0, mem=1109.7M
** Profile ** Other data :  cpu=0:00:00.0, mem=1109.7M
#################################################################################
# Design Stage: PreRoute
# Design Name: mac_8in
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1205.94 CPU=0:00:00.3 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 1205.9M) ***
*** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:01.0 totSessionCpu=0:01:28 mem=1205.9M)
** Profile ** Overall slacks :  cpu=0:00:00.6, mem=1205.9M
** Profile ** DRVs :  cpu=0:00:00.0, mem=1205.9M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.733  |
|           TNS (ns):| -48.406 |
|    Violating Paths:|   174   |
|          All Paths:|   436   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.061   |      1 (1)       |
|   max_tran     |     2 (248)      |   -0.211   |     2 (248)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.667%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1205.9M
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1150.7M, totSessionCpu=0:01:28 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1150.7M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1150.7M) ***

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 3164

Instance distribution across the VT partitions:

 LVT : inst = 994 (31.4%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 994 (31.4%)

 HVT : inst = 2170 (68.6%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 2170 (68.6%)

Reporting took 0 sec
**INFO: Num dontuse cells 97, Num usable cells 750
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 750
Info: 1 clock net  excluded from IPO operation.
Design State:
    #signal nets       :  3441
    #routed signal nets:  0
    #clock nets        :  0
    #routed clock nets :  0
OptMgr: Begin leakage power optimization
OptMgr: Number of active setup views: 1

Power Net Detected:
    Voltage	    Name
    0.00V	    VSS
    0.90V	    VDD

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=910.04MB/910.04MB)

Begin Processing Timing Window Data for Power Calculation

clk(1000MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=910.15MB/910.15MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=910.18MB/910.18MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-10 10:30:00 (2025-Mar-10 17:30:00 GMT)
2025-Mar-10 10:30:00 (2025-Mar-10 17:30:00 GMT): 10%
2025-Mar-10 10:30:00 (2025-Mar-10 17:30:00 GMT): 20%
2025-Mar-10 10:30:00 (2025-Mar-10 17:30:00 GMT): 30%
2025-Mar-10 10:30:00 (2025-Mar-10 17:30:00 GMT): 40%
2025-Mar-10 10:30:00 (2025-Mar-10 17:30:00 GMT): 50%
2025-Mar-10 10:30:00 (2025-Mar-10 17:30:00 GMT): 60%
2025-Mar-10 10:30:00 (2025-Mar-10 17:30:00 GMT): 70%
2025-Mar-10 10:30:00 (2025-Mar-10 17:30:00 GMT): 80%
2025-Mar-10 10:30:00 (2025-Mar-10 17:30:00 GMT): 90%

Finished Levelizing
2025-Mar-10 10:30:00 (2025-Mar-10 17:30:00 GMT)

Starting Activity Propagation
2025-Mar-10 10:30:00 (2025-Mar-10 17:30:00 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2025-Mar-10 10:30:00 (2025-Mar-10 17:30:00 GMT): 10%
2025-Mar-10 10:30:00 (2025-Mar-10 17:30:00 GMT): 20%
2025-Mar-10 10:30:00 (2025-Mar-10 17:30:00 GMT): 30%

Finished Activity Propagation
2025-Mar-10 10:30:00 (2025-Mar-10 17:30:00 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=910.64MB/910.64MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-10 10:30:00 (2025-Mar-10 17:30:00 GMT)
 ... Calculating leakage power
2025-Mar-10 10:30:00 (2025-Mar-10 17:30:00 GMT): 10%
2025-Mar-10 10:30:00 (2025-Mar-10 17:30:00 GMT): 20%
2025-Mar-10 10:30:00 (2025-Mar-10 17:30:00 GMT): 30%
2025-Mar-10 10:30:00 (2025-Mar-10 17:30:00 GMT): 40%

Finished Calculating power
2025-Mar-10 10:30:00 (2025-Mar-10 17:30:00 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=910.80MB/910.80MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=910.80MB/910.80MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=910.84MB/910.84MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-10 10:30:00 (2025-Mar-10 17:30:00 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: mac_8in
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -leakage
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         0.07849669
-----------------------------------------------------------------------------------------


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Sequential                       0.01546       19.69
Macro                                  0           0
IO                                     0           0
Combinational                    0.06304       80.31
Clock (Combinational)                  0           0
Clock (Sequential)                     0           0
-----------------------------------------------------------------------------------------
Total                             0.0785         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9     0.0785         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:                     U2349 (FA1D4): 	 0.0002626
* 		Highest Leakage Power:                     U2349 (FA1D4): 	 0.0002626
* 		Total Cap: 	1.27536e-11 F
* 		Total instances in design:  3164
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Total leakage power = 0.0784967 mW
Cell usage statistics:  
Library tcbn65gpluswc , 3164 cells ( 100.000000%) , 0.0784967 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=910.85MB/910.85MB)

OptMgr: Optimization mode is pre-route
OptMgr: current WNS: -0.833 ns
OptMgr: Using aggressive mode for Force Mode

Design leakage power (state independent) = 0.077 mW
Resizable instances =   3164 (100.0%), leakage = 0.077 mW (100.0%)
Leakage power distribution among resizable instances:
 Total LVT =    994 (31.4%), lkg = 0.024 mW (31.8%)
   -ve slk =    994 (31.4%), lkg = 0.024 mW (31.8%)
 Total MVT =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
   -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
 Total HVT =   2170 (68.6%), lkg = 0.052 mW (68.2%)
   -ve slk =   1767 (55.8%), lkg = 0.049 mW (64.0%)

OptMgr: Begin forced downsizing
OptMgr: 1048 instances resized in force mode
OptMgr: Updating timing
#################################################################################
# Design Stage: PreRoute
# Design Name: mac_8in
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1208.94 CPU=0:00:00.3 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 1208.9M) ***
OptMgr: Design WNS: -1.174 ns
OptMgr: 296 (28%) instances reverted to original cell
OptMgr: Updating timing
OptMgr: Design WNS: -1.174 ns

Design leakage power (state independent) = 0.069 mW
Resizable instances =   3164 (100.0%), leakage = 0.069 mW (100.0%)
Leakage power distribution among resizable instances:
 Total LVT =    358 (11.3%), lkg = 0.011 mW (15.6%)
   -ve slk =    358 (11.3%), lkg = 0.011 mW (15.6%)
 Total MVT =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
   -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
 Total HVT =   2806 (88.7%), lkg = 0.059 mW (84.4%)
   -ve slk =   2444 (77.2%), lkg = 0.056 mW (80.6%)


Summary: cell sizing

 752 instances changed cell type

                       UpSize    DownSize   SameSize   Total
                       ------    --------   --------   -----
    Sequential            0          0          0          0
 Combinational            0          0        752        752

    2 instances changed cell type from        AN2D0   to    CKAN2D0
    1 instances changed cell type from        AN2D1   to    CKAN2D0
   14 instances changed cell type from       AN2XD1   to    CKAN2D0
   10 instances changed cell type from       AO21D1   to     AO21D0
   71 instances changed cell type from      AOI21D1   to    AOI21D0
   34 instances changed cell type from      CKAN2D1   to    CKAN2D0
   19 instances changed cell type from      CKND2D1   to    CKND2D0
   36 instances changed cell type from     CKXOR2D1   to   CKXOR2D0
    1 instances changed cell type from      IAO21D1   to    IAO21D0
   11 instances changed cell type from       INR2D1   to     INR2D0
   24 instances changed cell type from        INVD1   to      CKND0
    2 instances changed cell type from      IOA21D1   to    IOA21D0
    5 instances changed cell type from     MOAI22D1   to   MOAI22D0
    9 instances changed cell type from        ND2D0   to    CKND2D0
   87 instances changed cell type from        ND2D1   to    CKND2D0
   11 instances changed cell type from        ND2D2   to    CKND2D2
    3 instances changed cell type from        ND2D3   to    CKND2D3
   12 instances changed cell type from        ND2D4   to    CKND2D4
    1 instances changed cell type from        ND2D8   to    CKND2D8
    2 instances changed cell type from        ND3D1   to      ND3D0
   31 instances changed cell type from        NR2D1   to      NR2D0
    5 instances changed cell type from        NR2D2   to     NR2XD1
   14 instances changed cell type from       NR2XD0   to      NR2D0
    9 instances changed cell type from       OA21D1   to     OA21D0
   59 instances changed cell type from      OAI21D1   to    OAI21D0
  140 instances changed cell type from      OAI22D1   to    OAI22D0
   22 instances changed cell type from        OR2D1   to      OR2D0
    1 instances changed cell type from       OR2XD1   to      OR2D0
  114 instances changed cell type from       XNR2D1   to     XNR2D0
    2 instances changed cell type from       XOR3D1   to     XOR3D0
  checkSum: 752



Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=920.20MB/920.20MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=920.20MB/920.20MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=920.20MB/920.20MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-10 10:30:02 (2025-Mar-10 17:30:02 GMT)
2025-Mar-10 10:30:02 (2025-Mar-10 17:30:02 GMT): 10%
2025-Mar-10 10:30:02 (2025-Mar-10 17:30:02 GMT): 20%
2025-Mar-10 10:30:02 (2025-Mar-10 17:30:02 GMT): 30%
2025-Mar-10 10:30:02 (2025-Mar-10 17:30:02 GMT): 40%
2025-Mar-10 10:30:02 (2025-Mar-10 17:30:02 GMT): 50%
2025-Mar-10 10:30:02 (2025-Mar-10 17:30:02 GMT): 60%
2025-Mar-10 10:30:02 (2025-Mar-10 17:30:02 GMT): 70%
2025-Mar-10 10:30:02 (2025-Mar-10 17:30:02 GMT): 80%
2025-Mar-10 10:30:02 (2025-Mar-10 17:30:02 GMT): 90%

Finished Levelizing
2025-Mar-10 10:30:02 (2025-Mar-10 17:30:02 GMT)

Starting Activity Propagation
2025-Mar-10 10:30:02 (2025-Mar-10 17:30:02 GMT)
2025-Mar-10 10:30:02 (2025-Mar-10 17:30:02 GMT): 10%
2025-Mar-10 10:30:02 (2025-Mar-10 17:30:02 GMT): 20%
2025-Mar-10 10:30:02 (2025-Mar-10 17:30:02 GMT): 30%

Finished Activity Propagation
2025-Mar-10 10:30:02 (2025-Mar-10 17:30:02 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=920.20MB/920.20MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-10 10:30:02 (2025-Mar-10 17:30:02 GMT)
 ... Calculating leakage power
2025-Mar-10 10:30:02 (2025-Mar-10 17:30:02 GMT): 10%
2025-Mar-10 10:30:02 (2025-Mar-10 17:30:02 GMT): 20%
2025-Mar-10 10:30:02 (2025-Mar-10 17:30:02 GMT): 30%
2025-Mar-10 10:30:02 (2025-Mar-10 17:30:02 GMT): 40%

Finished Calculating power
2025-Mar-10 10:30:02 (2025-Mar-10 17:30:02 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=920.20MB/920.20MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=920.20MB/920.20MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=920.20MB/920.20MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-10 10:30:02 (2025-Mar-10 17:30:02 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: mac_8in
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -leakage
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         0.07071945
-----------------------------------------------------------------------------------------


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Sequential                       0.01546       21.86
Macro                                  0           0
IO                                     0           0
Combinational                    0.05526       78.14
Clock (Combinational)                  0           0
Clock (Sequential)                     0           0
-----------------------------------------------------------------------------------------
Total                            0.07072         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9    0.07072         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:                     U2349 (FA1D4): 	 0.0002626
* 		Highest Leakage Power:                     U2349 (FA1D4): 	 0.0002626
* 		Total Cap: 	1.21453e-11 F
* 		Total instances in design:  3164
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Total leakage power = 0.0707194 mW
Cell usage statistics:  
Library tcbn65gpluswc , 3164 cells ( 100.000000%) , 0.0707194 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=920.20MB/920.20MB)

OptMgr: Leakage power optimization took: 2 seconds
OptMgr: End leakage power optimization
The useful skew maximum allowed delay is: 0.2
**INFO: Num dontuse cells 97, Num usable cells 750
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 750
Info: 1 clock net  excluded from IPO operation.
*info: There are 18 candidate Buffer cells
*info: There are 18 candidate Inverter cells

Netlist preparation processing... 

Constant propagation run...
CPU of constant propagation run : 0:00:00.0 (mem :1315.9M)

Dangling output instance removal run...
CPU of dangling output instance removal run : 0:00:00.0 (mem :1315.9M)

Dont care observability instance removal run...
CPU of dont care observability instance removal run : 0:00:00.0 (mem :1315.9M)

Removed instances... 

Replaced instances... 

Removed 0 instance
	CPU for removing db instances : 0:00:00.0 (mem :1315.9M)
	CPU for removing timing graph nodes : 0:00:00.0 (mem :1315.9M)
CPU of: netlist preparation :0:00:00.0 (mem :1315.9M)

Mark undriven nets with IPOIgnored run...
CPU of marking undriven nets with IPOIgnored run : 0:00:00.0 (mem :1315.9M)
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch

Completed downsize cell map
Forced downsizing resized 106 out of 3164 instances
     #inst not ok to resize: 0
     #inst with no smaller cells: 2561
**INFO: Num dontuse cells 97, Num usable cells 750
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 750
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -5.665  TNS Slack -1302.295 Density 48.89
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    48.89%|        -|  -5.665|-1302.295|   0:00:00.0| 1387.0M|
|    48.89%|        0|  -5.665|-1302.296|   0:00:00.0| 1387.0M|
|    48.89%|        0|  -5.665|-1302.296|   0:00:00.0| 1387.0M|
|    48.26%|       97|  -5.662|-1300.484|   0:00:01.0| 1387.0M|
|    48.26%|        0|  -5.662|-1300.484|   0:00:00.0| 1387.0M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -5.662  TNS Slack -1300.484 Density 48.26
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:01.9) (real = 0:00:02.0) **
Executing incremental physical updates
Executing incremental physical updates
*** Finished Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=1221.43M, totSessionCpu=0:01:36).
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 97, Num usable cells 750
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 750
Begin: GigaOpt high fanout net optimization
Info: 1 clock net  excluded from IPO operation.
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    48.26%|        -|  -5.662|-1300.484|   0:00:00.0| 1363.0M|
|    48.26%|        -|  -5.662|-1300.484|   0:00:00.0| 1363.0M|
+----------+---------+--------+---------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1363.0M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     4   |   254   |     4   |      4  |     0   |     0   |     0   |     0   | -5.66 |          0|          0|          0|  48.26  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -1.02 |          3|          0|          4|  48.30  |   0:00:00.0|    1366.0M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -1.02 |          0|          0|          0|  48.30  |   0:00:00.0|    1366.0M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.4 real=0:00:00.0 mem=1366.0M) ***

End: GigaOpt DRV Optimization
Leakage Power Opt: resetting the buf/inv selection
**optDesign ... cpu = 0:00:12, real = 0:00:12, mem = 1232.4M, totSessionCpu=0:01:39 **
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 97, Num usable cells 750
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 750
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 6 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -1.021  TNS Slack -157.881 
+--------+--------+----------+------------+--------+----------+---------+---------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point      |
+--------+--------+----------+------------+--------+----------+---------+---------------------+
|  -1.021|-157.881|    48.30%|   0:00:00.0| 1379.0M|   WC_VIEW|  default| product1_reg_15_/D  |
|  -1.021|-106.952|    48.32%|   0:00:01.0| 1413.1M|   WC_VIEW|  default| product1_reg_15_/D  |
|  -1.021|-106.952|    48.32%|   0:00:00.0| 1413.1M|   WC_VIEW|  default| product1_reg_15_/D  |
|  -1.021|-106.952|    48.32%|   0:00:00.0| 1413.1M|   WC_VIEW|  default| product1_reg_15_/D  |
|  -0.510| -40.099|    48.85%|   0:00:04.0| 1413.1M|   WC_VIEW|  default| product6_reg_10_/D  |
|  -0.510| -39.561|    48.89%|   0:00:01.0| 1413.1M|   WC_VIEW|  default| product6_reg_10_/D  |
|  -0.510| -39.561|    48.89%|   0:00:00.0| 1413.1M|   WC_VIEW|  default| product6_reg_10_/D  |
|  -0.510| -39.561|    48.89%|   0:00:00.0| 1413.1M|   WC_VIEW|  default| product6_reg_10_/D  |
|  -0.351| -22.705|    49.70%|   0:00:02.0| 1413.1M|   WC_VIEW|  default| product6_reg_14_/D  |
|  -0.351| -22.705|    49.70%|   0:00:00.0| 1413.1M|   WC_VIEW|  default| product6_reg_14_/D  |
|  -0.351| -22.705|    49.70%|   0:00:01.0| 1413.1M|   WC_VIEW|  default| product6_reg_14_/D  |
|  -0.351| -22.705|    49.70%|   0:00:00.0| 1413.1M|   WC_VIEW|  default| product6_reg_14_/D  |
|  -0.254| -16.454|    50.81%|   0:00:01.0| 1413.1M|   WC_VIEW|  default| product2_reg_11_/D  |
|  -0.254| -16.454|    50.81%|   0:00:00.0| 1413.1M|   WC_VIEW|  default| product2_reg_11_/D  |
|  -0.254| -16.454|    50.81%|   0:00:00.0| 1413.1M|   WC_VIEW|  default| product2_reg_11_/D  |
|  -0.254| -16.454|    50.81%|   0:00:01.0| 1413.1M|   WC_VIEW|  default| product2_reg_11_/D  |
|  -0.254| -15.739|    51.09%|   0:00:00.0| 1413.1M|   WC_VIEW|  default| product2_reg_11_/D  |
|  -0.254| -15.739|    51.09%|   0:00:00.0| 1413.1M|   WC_VIEW|  default| product2_reg_11_/D  |
+--------+--------+----------+------------+--------+----------+---------+---------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:11.4 real=0:00:11.0 mem=1413.1M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:11.4 real=0:00:11.0 mem=1413.1M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** GigaOpt Global Opt End WNS Slack -0.254  TNS Slack -15.739 
End: GigaOpt Global Optimization
Leakage Power Opt: resetting the buf/inv selection

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

*** Timing NOT met, worst failing slack is -0.254
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 750
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 750
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -0.254  TNS Slack -15.739 Density 51.09
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    51.09%|        -|  -0.254| -15.739|   0:00:00.0| 1411.9M|
|    51.08%|        3|  -0.254| -15.720|   0:00:00.0| 1413.6M|
|    51.08%|        0|  -0.254| -15.720|   0:00:00.0| 1413.6M|
|    51.08%|        0|  -0.254| -15.720|   0:00:00.0| 1413.6M|
|    50.87%|       58|  -0.254| -15.712|   0:00:01.0| 1413.6M|
|    50.87%|        0|  -0.254| -15.712|   0:00:00.0| 1413.6M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.254  TNS Slack -15.712 Density 50.87
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:02.2) (real = 0:00:03.0) **
Executing incremental physical updates
Executing incremental physical updates
*** Finished Area Reclaim Optimization (cpu=0:00:02, real=0:00:03, mem=1256.08M, totSessionCpu=0:01:58).
setup target slack: 0.1
extra slack: 0.1
std delay: 0.0142
real setup target slack: 0.0142
[NR-eagl] Started earlyGlobalRoute kernel
[NR-eagl] Initial Peak syMemory usage = 1264.1 MB
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=2648 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=3438  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 3438 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 3438 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.646880e+04um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eagl] End Peak syMemory usage = 1264.1 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.04 seconds
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
*** Starting refinePlace (0:01:58 mem=1264.1M) ***
incr SKP is on..., with optDC mode
tdgpInitIgnoreNetLoadFix on 
(cpu=0:00:01.2 mem=1271.1M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:01.5 mem=1290.2M) ***
Move report: Timing Driven Placement moves 3156 insts, mean move: 11.14 um, max move: 47.40 um
	Max move on inst (product6_reg_0_): (117.20, 98.20) --> (89.60, 78.40)
	Runtime: CPU: 0:00:06.3 REAL: 0:00:07.0 MEM: 1323.3MB
Move report: Detail placement moves 409 insts, mean move: 1.57 um, max move: 9.20 um
	Max move on inst (psum_0_1_reg_20_): (143.00, 91.00) --> (133.80, 91.00)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1323.3MB
Summary Report:
Instances move: 3156 (out of 3161 movable)
Mean displacement: 11.18 um
Max displacement: 51.60 um (Instance: product6_reg_0_) (117.2, 98.2) -> (85.4, 78.4)
	Length: 19 sites, height: 1 rows, site name: core, cell type: DFQD1
Runtime: CPU: 0:00:06.6 REAL: 0:00:08.0 MEM: 1323.3MB
*** Finished refinePlace (0:02:05 mem=1323.3M) ***
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=2648 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=3438  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 3438 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 3438 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.200120e+04um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 10261
[NR-eagl] Layer2(M2)(V) length: 1.719443e+04um, number of vias: 14590
[NR-eagl] Layer3(M3)(H) length: 1.976370e+04um, number of vias: 454
[NR-eagl] Layer4(M4)(V) length: 2.676800e+03um, number of vias: 193
[NR-eagl] Layer5(M5)(H) length: 3.061693e+03um, number of vias: 151
[NR-eagl] Layer6(M6)(V) length: 1.500600e+03um, number of vias: 0
[NR-eagl] Layer7(M7)(H) length: 0.000000e+00um, number of vias: 0
[NR-eagl] Layer8(M8)(V) length: 0.000000e+00um, number of vias: 0
[NR-eagl] Total length: 4.419722e+04um, number of vias: 25649
End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1289.4M)
Extraction called for design 'mac_8in' of instances=3161 and nets=3444 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design mac_8in.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1289.441M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:00:38, real = 0:00:39, mem = 1289.4M, totSessionCpu=0:02:05 **
#################################################################################
# Design Stage: PreRoute
# Design Name: mac_8in
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1370.84 CPU=0:00:00.3 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 1370.8M) ***
*** Timing NOT met, worst failing slack is -0.281
*** Check timing (0:00:00.5)
**INFO: Num dontuse cells 97, Num usable cells 750
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 750
Begin: GigaOpt Optimization in TNS mode
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 6 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.281 TNS Slack -14.049 Density 50.87
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+
|  -0.044|   -0.281|  -0.695|  -14.049|    50.87%|   0:00:00.0| 1466.2M|   WC_VIEW|  reg2reg| out_reg_21_/D       |
|  -0.021|   -0.281|  -0.021|  -13.375|    50.94%|   0:00:00.0| 1466.2M|   WC_VIEW|  reg2reg| out_reg_21_/D       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+

*** Finish Core Optimize Step (cpu=0:00:00.5 real=0:00:00.0 mem=1466.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.5 real=0:00:00.0 mem=1466.2M) ***
** GigaOpt Optimizer WNS Slack -0.281 TNS Slack -13.375 Density 50.94
** GigaOpt Optimizer WNS Slack -0.281 TNS Slack -13.375 Density 50.94
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.6 real=0:00:00.0 mem=1466.2M) ***

End: GigaOpt Optimization in TNS mode
setup target slack: 0.1
extra slack: 0.1
std delay: 0.0142
real setup target slack: 0.0142
[NR-eagl] Started earlyGlobalRoute kernel
[NR-eagl] Initial Peak syMemory usage = 1326.0 MB
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=2648 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=3438  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 3438 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 3438 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.201560e+04um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eagl] End Peak syMemory usage = 1326.0 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.05 seconds
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
*** Starting refinePlace (0:02:10 mem=1326.0M) ***
incr SKP is on..., with optDC mode
tdgpInitIgnoreNetLoadFix on 
Move report: Timing Driven Placement moves 3144 insts, mean move: 4.30 um, max move: 16.20 um
	Max move on inst (U745): (82.00, 26.20) --> (94.60, 29.80)
	Runtime: CPU: 0:00:04.1 REAL: 0:00:05.0 MEM: 1332.1MB
Move report: Detail placement moves 400 insts, mean move: 1.73 um, max move: 14.80 um
	Max move on inst (U977): (69.40, 51.40) --> (54.60, 51.40)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1332.1MB
Summary Report:
Instances move: 3147 (out of 3161 movable)
Mean displacement: 4.32 um
Max displacement: 16.40 um (Instance: U427) (49.4, 116.2) -> (42, 107.2)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Runtime: CPU: 0:00:04.4 REAL: 0:00:05.0 MEM: 1332.1MB
*** Finished refinePlace (0:02:15 mem=1332.1M) ***
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=2648 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=3438  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 3438 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 3438 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.141980e+04um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 10261
[NR-eagl] Layer2(M2)(V) length: 1.683061e+04um, number of vias: 14553
[NR-eagl] Layer3(M3)(H) length: 2.024390e+04um, number of vias: 455
[NR-eagl] Layer4(M4)(V) length: 2.917854e+03um, number of vias: 170
[NR-eagl] Layer5(M5)(H) length: 2.115093e+03um, number of vias: 138
[NR-eagl] Layer6(M6)(V) length: 1.523800e+03um, number of vias: 0
[NR-eagl] Layer7(M7)(H) length: 0.000000e+00um, number of vias: 0
[NR-eagl] Layer8(M8)(V) length: 0.000000e+00um, number of vias: 0
[NR-eagl] Total length: 4.363126e+04um, number of vias: 25577
End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1304.7M)
Extraction called for design 'mac_8in' of instances=3161 and nets=3444 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design mac_8in.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1304.707M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:00:48, real = 0:00:50, mem = 1304.7M, totSessionCpu=0:02:15 **
Include MVT Delays for Hold Opt
#################################################################################
# Design Stage: PreRoute
# Design Name: mac_8in
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1376.06 CPU=0:00:00.3 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 1376.1M) ***
*** Timing NOT met, worst failing slack is -0.285
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 750
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 750
Begin: GigaOpt Optimization in WNS mode
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 6 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.284 TNS Slack -12.933 Density 50.94
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+
|  -0.028|   -0.284|  -0.159|  -12.933|    50.94%|   0:00:00.0| 1471.5M|   WC_VIEW|  reg2reg| out_reg_21_/D       |
|   0.006|   -0.285|   0.000|  -12.781|    51.06%|   0:00:01.0| 1471.5M|   WC_VIEW|  reg2reg| psum_1_1_reg_21_/D  |
|   0.013|   -0.285|   0.000|  -12.781|    51.09%|   0:00:00.0| 1471.5M|   WC_VIEW|  reg2reg| psum_1_1_reg_21_/D  |
|   0.018|   -0.285|   0.000|  -12.781|    51.28%|   0:00:01.0| 1471.5M|   WC_VIEW|  reg2reg| psum_1_0_reg_21_/D  |
|   0.018|   -0.284|   0.000|  -12.781|    51.28%|   0:00:00.0| 1471.5M|   WC_VIEW|  reg2reg| psum_1_0_reg_21_/D  |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+

*** Finish Core Optimize Step (cpu=0:00:01.2 real=0:00:02.0 mem=1471.5M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+
|  -0.284|   -0.284| -12.781|  -12.781|    51.28%|   0:00:00.0| 1471.5M|   WC_VIEW|  default| product0_reg_14_/D  |
|  -0.207|   -0.207| -11.829|  -11.829|    51.32%|   0:00:00.0| 1471.5M|   WC_VIEW|  default| product0_reg_15_/D  |
|  -0.199|   -0.199| -11.791|  -11.791|    51.33%|   0:00:00.0| 1471.5M|   WC_VIEW|  default| product4_reg_10_/D  |
|  -0.190|   -0.190| -11.369|  -11.369|    51.33%|   0:00:00.0| 1471.5M|   WC_VIEW|  default| product0_reg_11_/D  |
|  -0.183|   -0.183| -10.685|  -10.685|    51.36%|   0:00:00.0| 1471.5M|   WC_VIEW|  default| product4_reg_15_/D  |
|  -0.179|   -0.179| -10.168|  -10.168|    51.40%|   0:00:01.0| 1471.5M|   WC_VIEW|  default| product0_reg_11_/D  |
|  -0.171|   -0.171|  -9.784|   -9.784|    51.40%|   0:00:00.0| 1471.5M|   WC_VIEW|  default| product1_reg_15_/D  |
|  -0.171|   -0.171|  -9.508|   -9.508|    51.44%|   0:00:00.0| 1471.5M|   WC_VIEW|  default| product0_reg_15_/D  |
|  -0.163|   -0.163|  -9.479|   -9.479|    51.46%|   0:00:00.0| 1471.5M|   WC_VIEW|  default| product0_reg_15_/D  |
|  -0.160|   -0.160|  -9.023|   -9.023|    51.49%|   0:00:00.0| 1471.5M|   WC_VIEW|  default| product0_reg_15_/D  |
|  -0.160|   -0.160|  -8.955|   -8.955|    51.51%|   0:00:00.0| 1471.5M|   WC_VIEW|  default| product0_reg_15_/D  |
|  -0.160|   -0.160|  -8.898|   -8.898|    51.51%|   0:00:00.0| 1471.5M|   WC_VIEW|  default| product0_reg_15_/D  |
|  -0.157|   -0.157|  -8.895|   -8.895|    51.53%|   0:00:00.0| 1471.5M|   WC_VIEW|  default| product0_reg_15_/D  |
|  -0.157|   -0.157|  -8.774|   -8.774|    51.56%|   0:00:00.0| 1471.5M|   WC_VIEW|  default| product0_reg_15_/D  |
|  -0.149|   -0.149|  -8.744|   -8.744|    51.64%|   0:00:00.0| 1471.5M|   WC_VIEW|  default| product0_reg_11_/D  |
|  -0.145|   -0.145|  -8.456|   -8.456|    51.67%|   0:00:01.0| 1471.5M|   WC_VIEW|  default| product0_reg_15_/D  |
|  -0.140|   -0.140|  -8.272|   -8.272|    51.69%|   0:00:00.0| 1471.5M|   WC_VIEW|  default| product0_reg_15_/D  |
|  -0.140|   -0.140|  -8.057|   -8.057|    51.73%|   0:00:00.0| 1471.5M|   WC_VIEW|  default| product0_reg_15_/D  |
|  -0.140|   -0.140|  -8.019|   -8.019|    51.74%|   0:00:00.0| 1471.5M|   WC_VIEW|  default| product0_reg_15_/D  |
|  -0.140|   -0.140|  -7.977|   -7.977|    51.77%|   0:00:00.0| 1471.5M|   WC_VIEW|  default| product0_reg_15_/D  |
|  -0.133|   -0.133|  -7.970|   -7.970|    51.82%|   0:00:00.0| 1471.5M|   WC_VIEW|  default| product6_reg_11_/D  |
|  -0.131|   -0.131|  -7.601|   -7.601|    51.90%|   0:00:01.0| 1471.5M|   WC_VIEW|  default| product1_reg_15_/D  |
|  -0.129|   -0.129|  -7.453|   -7.453|    51.96%|   0:00:00.0| 1471.5M|   WC_VIEW|  default| product3_reg_12_/D  |
|  -0.124|   -0.124|  -7.127|   -7.127|    51.98%|   0:00:00.0| 1471.5M|   WC_VIEW|  default| product0_reg_15_/D  |
|  -0.124|   -0.124|  -6.829|   -6.829|    52.03%|   0:00:00.0| 1471.5M|   WC_VIEW|  default| product0_reg_15_/D  |
|  -0.118|   -0.118|  -6.689|   -6.689|    52.16%|   0:00:00.0| 1471.5M|   WC_VIEW|  default| product3_reg_12_/D  |
|  -0.115|   -0.115|  -6.499|   -6.499|    52.22%|   0:00:01.0| 1471.5M|   WC_VIEW|  default| product5_reg_14_/D  |
|  -0.112|   -0.112|  -6.442|   -6.442|    52.23%|   0:00:00.0| 1471.5M|   WC_VIEW|  default| product4_reg_14_/D  |
|  -0.111|   -0.111|  -6.283|   -6.283|    52.26%|   0:00:00.0| 1471.5M|   WC_VIEW|  default| product4_reg_15_/D  |
|  -0.111|   -0.111|  -6.192|   -6.192|    52.30%|   0:00:00.0| 1471.5M|   WC_VIEW|  default| product6_reg_11_/D  |
|  -0.111|   -0.111|  -6.130|   -6.130|    52.30%|   0:00:00.0| 1471.5M|   WC_VIEW|  default| product6_reg_11_/D  |
|  -0.103|   -0.103|  -6.098|   -6.098|    52.34%|   0:00:00.0| 1471.5M|   WC_VIEW|  default| product4_reg_15_/D  |
|  -0.103|   -0.103|  -5.616|   -5.616|    52.38%|   0:00:01.0| 1471.5M|   WC_VIEW|  default| product6_reg_11_/D  |
|  -0.103|   -0.103|  -5.524|   -5.524|    52.41%|   0:00:00.0| 1471.5M|   WC_VIEW|  default| product6_reg_11_/D  |
|  -0.097|   -0.097|  -5.440|   -5.440|    52.48%|   0:00:00.0| 1471.5M|   WC_VIEW|  default| product0_reg_15_/D  |
|  -0.097|   -0.097|  -5.296|   -5.296|    52.54%|   0:00:00.0| 1471.5M|   WC_VIEW|  default| product0_reg_15_/D  |
|  -0.097|   -0.097|  -5.222|   -5.222|    52.55%|   0:00:00.0| 1471.5M|   WC_VIEW|  default| product0_reg_15_/D  |
|  -0.097|   -0.097|  -5.206|   -5.206|    52.63%|   0:00:00.0| 1471.5M|   WC_VIEW|  default| product0_reg_15_/D  |
|  -0.092|   -0.092|  -5.113|   -5.113|    52.75%|   0:00:00.0| 1471.5M|   WC_VIEW|  default| product1_reg_12_/D  |
|  -0.092|   -0.092|  -5.021|   -5.021|    52.77%|   0:00:01.0| 1471.5M|   WC_VIEW|  default| product1_reg_12_/D  |
|  -0.092|   -0.092|  -5.012|   -5.012|    52.77%|   0:00:00.0| 1471.5M|   WC_VIEW|  default| product1_reg_12_/D  |
|  -0.086|   -0.086|  -4.884|   -4.884|    52.86%|   0:00:00.0| 1471.5M|   WC_VIEW|  default| product3_reg_12_/D  |
|  -0.084|   -0.084|  -4.686|   -4.686|    52.89%|   0:00:00.0| 1471.5M|   WC_VIEW|  default| product6_reg_14_/D  |
|  -0.084|   -0.084|  -4.509|   -4.509|    52.91%|   0:00:00.0| 1471.5M|   WC_VIEW|  default| product6_reg_14_/D  |
|  -0.080|   -0.080|  -4.342|   -4.342|    53.08%|   0:00:01.0| 1471.5M|   WC_VIEW|  default| product6_reg_14_/D  |
|  -0.080|   -0.080|  -4.247|   -4.247|    53.12%|   0:00:00.0| 1471.5M|   WC_VIEW|  default| product6_reg_14_/D  |
|  -0.080|   -0.080|  -4.239|   -4.239|    53.13%|   0:00:00.0| 1471.5M|   WC_VIEW|  default| product6_reg_14_/D  |
|  -0.079|   -0.079|  -4.157|   -4.157|    53.28%|   0:00:00.0| 1471.5M|   WC_VIEW|  default| product0_reg_15_/D  |
|  -0.079|   -0.079|  -4.122|   -4.122|    53.29%|   0:00:00.0| 1471.5M|   WC_VIEW|  default| product0_reg_15_/D  |
|  -0.079|   -0.079|  -4.040|   -4.040|    53.36%|   0:00:01.0| 1471.5M|   WC_VIEW|  default| product0_reg_14_/D  |
|  -0.074|   -0.074|  -4.009|   -4.009|    53.37%|   0:00:00.0| 1471.5M|   WC_VIEW|  default| product1_reg_12_/D  |
|  -0.074|   -0.074|  -3.954|   -3.954|    53.37%|   0:00:00.0| 1471.5M|   WC_VIEW|  default| product1_reg_12_/D  |
|  -0.074|   -0.074|  -3.945|   -3.945|    53.37%|   0:00:00.0| 1471.5M|   WC_VIEW|  default| product1_reg_12_/D  |
|  -0.074|   -0.074|  -3.840|   -3.840|    53.51%|   0:00:00.0| 1471.5M|   WC_VIEW|  default| product1_reg_12_/D  |
|  -0.068|   -0.068|  -3.796|   -3.796|    53.58%|   0:00:00.0| 1471.5M|   WC_VIEW|  default| product7_reg_14_/D  |
|  -0.068|   -0.068|  -3.699|   -3.699|    53.60%|   0:00:01.0| 1471.5M|   WC_VIEW|  default| product3_reg_14_/D  |
|  -0.068|   -0.068|  -3.614|   -3.614|    53.58%|   0:00:00.0| 1471.5M|   WC_VIEW|  default| product3_reg_14_/D  |
|  -0.068|   -0.068|  -3.612|   -3.612|    53.58%|   0:00:00.0| 1471.5M|   WC_VIEW|  default| product3_reg_14_/D  |
|  -0.068|   -0.068|  -3.606|   -3.606|    53.60%|   0:00:00.0| 1471.5M|   WC_VIEW|  default| product3_reg_14_/D  |
|  -0.066|   -0.066|  -3.481|   -3.481|    53.75%|   0:00:00.0| 1471.5M|   WC_VIEW|  default| product0_reg_14_/D  |
|  -0.066|   -0.066|  -3.466|   -3.466|    53.76%|   0:00:01.0| 1471.5M|   WC_VIEW|  default| product0_reg_14_/D  |
|  -0.066|   -0.066|  -3.453|   -3.453|    53.76%|   0:00:00.0| 1471.5M|   WC_VIEW|  default| product0_reg_14_/D  |
|  -0.065|   -0.065|  -3.396|   -3.396|    53.82%|   0:00:00.0| 1471.5M|   WC_VIEW|  default| product6_reg_11_/D  |
|  -0.064|   -0.064|  -3.323|   -3.323|    53.96%|   0:00:00.0| 1471.5M|   WC_VIEW|  default| product1_reg_12_/D  |
|  -0.064|   -0.064|  -3.275|   -3.275|    53.98%|   0:00:00.0| 1471.5M|   WC_VIEW|  default| product1_reg_12_/D  |
|  -0.061|   -0.061|  -3.116|   -3.116|    54.24%|   0:00:01.0| 1471.5M|   WC_VIEW|  default| product2_reg_12_/D  |
|  -0.061|   -0.061|  -3.115|   -3.115|    54.24%|   0:00:00.0| 1471.5M|   WC_VIEW|  default| product2_reg_12_/D  |
|  -0.061|   -0.061|  -3.111|   -3.111|    54.25%|   0:00:00.0| 1471.5M|   WC_VIEW|  default| product2_reg_12_/D  |
|  -0.057|   -0.057|  -2.979|   -2.979|    54.56%|   0:00:00.0| 1471.5M|   WC_VIEW|  default| product3_reg_12_/D  |
|  -0.057|   -0.057|  -2.906|   -2.906|    54.58%|   0:00:01.0| 1471.5M|   WC_VIEW|  default| product3_reg_12_/D  |
|  -0.057|   -0.057|  -2.832|   -2.832|    54.61%|   0:00:00.0| 1471.5M|   WC_VIEW|  default| product3_reg_12_/D  |
|  -0.057|   -0.057|  -2.817|   -2.817|    54.62%|   0:00:00.0| 1471.5M|   WC_VIEW|  default| product3_reg_12_/D  |
|  -0.056|   -0.056|  -2.635|   -2.635|    54.82%|   0:00:00.0| 1471.5M|   WC_VIEW|  default| product6_reg_11_/D  |
|  -0.056|   -0.056|  -2.620|   -2.620|    54.82%|   0:00:00.0| 1471.5M|   WC_VIEW|  default| product6_reg_11_/D  |
|  -0.052|   -0.052|  -2.573|   -2.573|    54.92%|   0:00:00.0| 1471.5M|   WC_VIEW|  default| product0_reg_15_/D  |
|  -0.050|   -0.050|  -2.535|   -2.535|    54.95%|   0:00:01.0| 1471.5M|   WC_VIEW|  default| product7_reg_13_/D  |
|  -0.048|   -0.048|  -2.372|   -2.372|    55.27%|   0:00:00.0| 1467.9M|   WC_VIEW|  default| product1_reg_15_/D  |
|  -0.048|   -0.048|  -2.334|   -2.334|    55.31%|   0:00:01.0| 1467.9M|   WC_VIEW|  default| product0_reg_15_/D  |
|  -0.048|   -0.048|  -2.326|   -2.326|    55.34%|   0:00:00.0| 1467.9M|   WC_VIEW|  default| product0_reg_15_/D  |
|  -0.047|   -0.047|  -2.261|   -2.261|    55.49%|   0:00:00.0| 1468.9M|   WC_VIEW|  default| product7_reg_13_/D  |
|  -0.047|   -0.047|  -2.221|   -2.221|    55.52%|   0:00:00.0| 1468.9M|   WC_VIEW|  default| product7_reg_13_/D  |
|  -0.045|   -0.045|  -2.122|   -2.122|    55.63%|   0:00:00.0| 1468.9M|   WC_VIEW|  default| product7_reg_15_/D  |
|  -0.045|   -0.045|  -2.083|   -2.083|    55.66%|   0:00:00.0| 1468.9M|   WC_VIEW|  default| product7_reg_15_/D  |
|  -0.042|   -0.042|  -2.007|   -2.007|    55.85%|   0:00:01.0| 1492.1M|   WC_VIEW|  default| product4_reg_15_/D  |
|  -0.041|   -0.041|  -1.851|   -1.851|    55.87%|   0:00:01.0| 1492.1M|   WC_VIEW|  default| product3_reg_12_/D  |
|  -0.041|   -0.041|  -1.812|   -1.812|    55.88%|   0:00:01.0| 1492.1M|   WC_VIEW|  default| product3_reg_12_/D  |
|  -0.041|   -0.041|  -1.809|   -1.809|    55.88%|   0:00:00.0| 1492.1M|   WC_VIEW|  default| product3_reg_12_/D  |
|  -0.038|   -0.038|  -1.676|   -1.676|    56.06%|   0:00:00.0| 1492.1M|   WC_VIEW|  default| product6_reg_14_/D  |
|  -0.038|   -0.038|  -1.631|   -1.631|    56.06%|   0:00:01.0| 1492.1M|   WC_VIEW|  default| product6_reg_14_/D  |
|  -0.038|   -0.038|  -1.589|   -1.589|    56.06%|   0:00:00.0| 1492.1M|   WC_VIEW|  default| product6_reg_14_/D  |
|  -0.034|   -0.034|  -1.518|   -1.518|    56.25%|   0:00:00.0| 1492.1M|   WC_VIEW|  default| product3_reg_11_/D  |
|  -0.033|   -0.033|  -1.410|   -1.410|    56.28%|   0:00:00.0| 1492.1M|   WC_VIEW|  default| product0_reg_13_/D  |
|  -0.033|   -0.033|  -1.382|   -1.382|    56.30%|   0:00:01.0| 1492.1M|   WC_VIEW|  default| product0_reg_13_/D  |
|  -0.031|   -0.031|  -1.313|   -1.313|    56.50%|   0:00:00.0| 1492.1M|   WC_VIEW|  default| product0_reg_14_/D  |
|  -0.031|   -0.031|  -1.236|   -1.236|    56.49%|   0:00:00.0| 1492.1M|   WC_VIEW|  default| product0_reg_14_/D  |
|  -0.029|   -0.029|  -1.235|   -1.235|    56.50%|   0:00:00.0| 1492.1M|   WC_VIEW|  default| product0_reg_14_/D  |
|  -0.029|   -0.029|  -1.234|   -1.234|    56.50%|   0:00:01.0| 1492.1M|   WC_VIEW|  default| product0_reg_14_/D  |
|  -0.029|   -0.029|  -1.223|   -1.223|    56.52%|   0:00:00.0| 1492.1M|   WC_VIEW|  default| product0_reg_14_/D  |
|  -0.029|   -0.029|  -1.223|   -1.223|    56.54%|   0:00:00.0| 1492.1M|   WC_VIEW|  default| product0_reg_14_/D  |
|  -0.028|   -0.028|  -1.099|   -1.099|    56.88%|   0:00:00.0| 1492.1M|   WC_VIEW|  default| product4_reg_12_/D  |
|  -0.028|   -0.028|  -1.066|   -1.066|    56.89%|   0:00:00.0| 1492.1M|   WC_VIEW|  default| product4_reg_12_/D  |
|  -0.025|   -0.025|  -1.033|   -1.033|    57.01%|   0:00:01.0| 1492.1M|   WC_VIEW|  default| product4_reg_12_/D  |
|  -0.025|   -0.025|  -0.987|   -0.987|    57.08%|   0:00:00.0| 1473.1M|   WC_VIEW|  default| product4_reg_12_/D  |
|  -0.025|   -0.025|  -0.978|   -0.978|    57.10%|   0:00:00.0| 1473.1M|   WC_VIEW|  default| product6_reg_14_/D  |
|  -0.025|   -0.025|  -0.978|   -0.978|    57.10%|   0:00:00.0| 1473.1M|   WC_VIEW|  default| product6_reg_14_/D  |
|  -0.027|   -0.027|  -0.858|   -0.858|    57.29%|   0:00:01.0| 1473.1M|   WC_VIEW|  default| product2_reg_13_/D  |
|  -0.024|   -0.024|  -0.838|   -0.838|    57.29%|   0:00:00.0| 1473.1M|   WC_VIEW|  default| product1_reg_15_/D  |
|  -0.024|   -0.024|  -0.782|   -0.782|    57.29%|   0:00:00.0| 1473.1M|   WC_VIEW|  default| product1_reg_15_/D  |
|  -0.023|   -0.023|  -0.759|   -0.759|    57.36%|   0:00:00.0| 1492.1M|   WC_VIEW|  default| product7_reg_9_/D   |
|  -0.023|   -0.023|  -0.739|   -0.739|    57.38%|   0:00:00.0| 1492.1M|   WC_VIEW|  default| product7_reg_9_/D   |
|  -0.018|   -0.018|  -0.660|   -0.660|    57.46%|   0:00:00.0| 1492.1M|   WC_VIEW|  default| product1_reg_15_/D  |
|  -0.018|   -0.018|  -0.599|   -0.599|    57.58%|   0:00:01.0| 1492.1M|   WC_VIEW|  default| product1_reg_15_/D  |
|  -0.018|   -0.018|  -0.568|   -0.568|    57.62%|   0:00:00.0| 1492.1M|   WC_VIEW|  default| product1_reg_15_/D  |
|  -0.016|   -0.016|  -0.487|   -0.487|    57.74%|   0:00:01.0| 1492.1M|   WC_VIEW|  default| product1_reg_12_/D  |
|  -0.016|   -0.016|  -0.475|   -0.475|    57.77%|   0:00:00.0| 1492.1M|   WC_VIEW|  default| product1_reg_12_/D  |
|  -0.016|   -0.016|  -0.470|   -0.470|    57.78%|   0:00:00.0| 1492.1M|   WC_VIEW|  default| product1_reg_12_/D  |
|  -0.014|   -0.014|  -0.385|   -0.385|    58.03%|   0:00:01.0| 1492.1M|   WC_VIEW|  default| product0_reg_15_/D  |
|  -0.014|   -0.014|  -0.350|   -0.350|    58.00%|   0:00:00.0| 1492.1M|   WC_VIEW|  default| product0_reg_15_/D  |
|  -0.011|   -0.011|  -0.281|   -0.281|    58.19%|   0:00:02.0| 1511.2M|   WC_VIEW|  default| product0_reg_13_/D  |
|  -0.010|   -0.010|  -0.273|   -0.273|    58.23%|   0:00:00.0| 1511.2M|   WC_VIEW|  default| product0_reg_14_/D  |
|  -0.010|   -0.010|  -0.237|   -0.237|    58.24%|   0:00:00.0| 1511.2M|   WC_VIEW|  default| product0_reg_14_/D  |
|  -0.010|   -0.010|  -0.237|   -0.237|    58.26%|   0:00:00.0| 1511.2M|   WC_VIEW|  default| product0_reg_14_/D  |
|  -0.010|   -0.010|  -0.189|   -0.189|    58.57%|   0:00:01.0| 1511.2M|   WC_VIEW|  default| product1_reg_14_/D  |
|  -0.009|   -0.009|  -0.109|   -0.109|    58.76%|   0:00:02.0| 1511.2M|   WC_VIEW|  default| product0_reg_13_/D  |
|  -0.007|   -0.007|  -0.093|   -0.093|    58.79%|   0:00:00.0| 1511.2M|   WC_VIEW|  default| product5_reg_9_/D   |
|  -0.005|   -0.005|  -0.076|   -0.076|    58.76%|   0:00:02.0| 1511.2M|   WC_VIEW|  default| product3_reg_9_/D   |
|  -0.004|   -0.004|  -0.056|   -0.056|    58.79%|   0:00:02.0| 1511.2M|   WC_VIEW|  default| product3_reg_12_/D  |
|  -0.004|   -0.004|  -0.040|   -0.040|    58.79%|   0:00:06.0| 1511.2M|   WC_VIEW|  default| product1_reg_14_/D  |
|  -0.004|   -0.004|  -0.022|   -0.022|    58.83%|   0:00:01.0| 1511.2M|   WC_VIEW|  default| product1_reg_14_/D  |
|  -0.005|   -0.005|  -0.011|   -0.011|    59.04%|   0:00:00.0| 1511.2M|   WC_VIEW|  default| product1_reg_14_/D  |
|  -0.003|   -0.003|  -0.010|   -0.010|    59.12%|   0:00:00.0| 1511.2M|   WC_VIEW|  default| product2_reg_10_/D  |
|  -0.003|   -0.003|  -0.007|   -0.007|    59.09%|   0:00:01.0| 1511.2M|   WC_VIEW|  default| product1_reg_14_/D  |
|  -0.001|   -0.001|  -0.002|   -0.002|    59.10%|   0:00:01.0| 1511.2M|   WC_VIEW|  default| product1_reg_14_/D  |
|  -0.001|   -0.001|  -0.001|   -0.001|    59.12%|   0:00:01.0| 1511.2M|   WC_VIEW|  default| product1_reg_14_/D  |
|  -0.001|   -0.001|  -0.001|   -0.001|    59.12%|   0:00:01.0| 1511.2M|   WC_VIEW|  default| product1_reg_14_/D  |
|   0.000|    0.000|   0.000|    0.000|    59.29%|   0:00:01.0| 1511.2M|   WC_VIEW|  default| product1_reg_14_/D  |
|   0.001|    0.001|   0.000|    0.000|    59.31%|   0:00:01.0| 1511.2M|   WC_VIEW|  default| product5_reg_10_/D  |
|   0.001|    0.001|   0.000|    0.000|    59.30%|   0:00:02.0| 1511.2M|   WC_VIEW|  default| product1_reg_14_/D  |
|   0.002|    0.002|   0.000|    0.000|    59.37%|   0:00:00.0| 1511.2M|   WC_VIEW|  default| product1_reg_14_/D  |
|   0.003|    0.003|   0.000|    0.000|    59.39%|   0:00:01.0| 1511.2M|   WC_VIEW|  default| product6_reg_14_/D  |
|   0.003|    0.003|   0.000|    0.000|    59.41%|   0:00:02.0| 1511.2M|   WC_VIEW|  default| product1_reg_14_/D  |
|   0.004|    0.004|   0.000|    0.000|    59.54%|   0:00:02.0| 1511.2M|   WC_VIEW|  default| product1_reg_14_/D  |
|   0.005|    0.005|   0.000|    0.000|    59.54%|   0:00:01.0| 1511.2M|   WC_VIEW|  default| product1_reg_14_/D  |
|   0.003|    0.003|   0.000|    0.000|    59.73%|   0:00:04.0| 1511.2M|   WC_VIEW|  default| product1_reg_14_/D  |
|   0.003|    0.003|   0.000|    0.000|    59.76%|   0:00:00.0| 1511.2M|   WC_VIEW|  default| product1_reg_14_/D  |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+

*** Finish Core Optimize Step (cpu=0:00:59.1 real=0:00:59.0 mem=1511.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:00 real=0:01:01 mem=1511.2M) ***
** GigaOpt Optimizer WNS Slack 0.003 TNS Slack 0.000 Density 59.76
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 59.76
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    59.76%|        -|   0.000|   0.000|   0:00:00.0| 1511.2M|
|    59.21%|       36|   0.000|   0.000|   0:00:01.0| 1511.2M|
|    57.21%|      256|   0.000|   0.000|   0:00:01.0| 1511.2M|
|    57.15%|       13|   0.000|   0.000|   0:00:00.0| 1511.2M|
|    57.15%|        0|   0.000|   0.000|   0:00:00.0| 1511.2M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 57.15
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 21 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:01.5) (real = 0:00:02.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=1476.41M, totSessionCpu=0:03:22).
*** Starting refinePlace (0:03:22 mem=1508.4M) ***
Total net bbox length = 3.942e+04 (2.028e+04 1.914e+04) (ext = 9.728e+03)
Move report: Detail placement moves 884 insts, mean move: 1.03 um, max move: 7.20 um
	Max move on inst (FE_RC_90_0): (10.60, 46.00) --> (14.20, 42.40)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1509.4MB
Summary Report:
Instances move: 884 (out of 3386 movable)
Mean displacement: 1.03 um
Max displacement: 7.20 um (Instance: FE_RC_90_0) (10.6, 46) -> (14.2, 42.4)
	Length: 12 sites, height: 1 rows, site name: core, cell type: ND2D4
Total net bbox length = 3.999e+04 (2.056e+04 1.943e+04) (ext = 9.653e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1509.4MB
*** Finished refinePlace (0:03:22 mem=1509.4M) ***
Finished re-routing un-routed nets (0:00:00.0 1509.4M)


Density : 0.5715
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1509.4M) ***
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 57.15
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 1
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+
|   0.003|    0.000|   0.000|    0.000|    57.15%|   0:00:00.0| 1509.4M|   WC_VIEW|  reg2reg| psum_1_1_reg_21_/D  |
|   0.011|    0.000|   0.000|    0.000|    57.23%|   0:00:00.0| 1511.2M|   WC_VIEW|  reg2reg| psum_0_2_reg_17_/D  |
|   0.018|    0.000|   0.000|    0.000|    57.29%|   0:00:01.0| 1511.2M|   WC_VIEW|  reg2reg| psum_0_2_reg_17_/D  |
|   0.018|    0.000|   0.000|    0.000|    57.29%|   0:00:00.0| 1511.2M|   WC_VIEW|  reg2reg| psum_0_2_reg_17_/D  |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+

*** Finish Core Optimize Step (cpu=0:00:00.8 real=0:00:01.0 mem=1511.2M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+
|   0.000|    0.000|   0.000|    0.000|    57.29%|   0:00:00.0| 1511.2M|   WC_VIEW|  default| product6_reg_14_/D  |
|   0.002|    0.002|   0.000|    0.000|    57.37%|   0:00:14.0| 1531.2M|   WC_VIEW|  default| product1_reg_14_/D  |
|   0.005|    0.005|   0.000|    0.000|    57.90%|   0:00:06.0| 1531.2M|   WC_VIEW|  default| product0_reg_15_/D  |
|   0.007|    0.007|   0.000|    0.000|    58.18%|   0:00:07.0| 1531.2M|   WC_VIEW|  default| product1_reg_14_/D  |
|   0.008|    0.008|   0.000|    0.000|    58.51%|   0:00:04.0| 1531.2M|   WC_VIEW|  default| product1_reg_14_/D  |
|   0.011|    0.011|   0.000|    0.000|    58.81%|   0:00:03.0| 1531.2M|   WC_VIEW|  default| product1_reg_14_/D  |
|   0.011|    0.011|   0.000|    0.000|    59.44%|   0:00:10.0| 1531.2M|   WC_VIEW|  default| product1_reg_14_/D  |
|   0.011|    0.011|   0.000|    0.000|    59.52%|   0:00:00.0| 1531.2M|   WC_VIEW|  default| product1_reg_14_/D  |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+

*** Finish Core Optimize Step (cpu=0:00:44.0 real=0:00:44.0 mem=1531.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:44.8 real=0:00:45.0 mem=1531.2M) ***
** GigaOpt Optimizer WNS Slack 0.011 TNS Slack 0.000 Density 59.52
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 59.52
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    59.52%|        -|   0.000|   0.000|   0:00:00.0| 1531.2M|
|    59.13%|       27|   0.000|   0.000|   0:00:00.0| 1531.2M|
|    57.08%|      267|   0.000|   0.000|   0:00:02.0| 1531.2M|
|    57.05%|        9|   0.000|   0.000|   0:00:00.0| 1531.2M|
|    57.04%|        1|   0.000|   0.000|   0:00:00.0| 1531.2M|
|    57.04%|        0|   0.000|   0.000|   0:00:00.0| 1531.2M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 57.04
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 26 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:01.7) (real = 0:00:02.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=1509.55M, totSessionCpu=0:04:09).
*** Starting refinePlace (0:04:09 mem=1509.5M) ***
Total net bbox length = 4.002e+04 (2.058e+04 1.944e+04) (ext = 9.643e+03)
Move report: Detail placement moves 324 insts, mean move: 0.58 um, max move: 3.20 um
	Max move on inst (FE_RC_641_0): (14.40, 96.40) --> (15.80, 94.60)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1510.5MB
Summary Report:
Instances move: 324 (out of 3394 movable)
Mean displacement: 0.58 um
Max displacement: 3.20 um (Instance: FE_RC_641_0) (14.4, 96.4) -> (15.8, 94.6)
	Length: 7 sites, height: 1 rows, site name: core, cell type: CKND2D2
Total net bbox length = 4.012e+04 (2.064e+04 1.948e+04) (ext = 9.641e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1510.5MB
*** Finished refinePlace (0:04:09 mem=1510.5M) ***
Finished re-routing un-routed nets (0:00:00.0 1510.5M)


Density : 0.5704
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=1510.5M) ***
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 57.04
Recovering Place ECO bump
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+
|   0.000|    0.000|   0.000|    0.000|    57.04%|   0:00:00.0| 1510.5M|   WC_VIEW|  reg2reg| out_reg_21_/D       |
|   0.008|    0.001|   0.000|    0.000|    57.07%|   0:00:00.0| 1512.3M|   WC_VIEW|  reg2reg| psum_1_0_reg_21_/D  |
|   0.015|    0.001|   0.000|    0.000|    57.13%|   0:00:00.0| 1512.3M|   WC_VIEW|  reg2reg| psum_1_0_reg_21_/D  |
|   0.015|    0.001|   0.000|    0.000|    57.13%|   0:00:00.0| 1512.3M|   WC_VIEW|  reg2reg| psum_1_0_reg_21_/D  |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+

*** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=1512.3M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+
|   0.001|    0.001|   0.000|    0.000|    57.13%|   0:00:00.0| 1512.3M|   WC_VIEW|  default| product0_reg_14_/D  |
|   0.001|    0.001|   0.000|    0.000|    57.41%|   0:00:07.0| 1512.4M|   WC_VIEW|  default| product6_reg_14_/D  |
|   0.001|    0.001|   0.000|    0.000|    57.60%|   0:00:01.0| 1512.4M|   WC_VIEW|  default| product6_reg_15_/D  |
|   0.001|    0.001|   0.000|    0.000|    57.72%|   0:00:00.0| 1512.4M|   WC_VIEW|  default| product6_reg_15_/D  |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+

*** Finish Core Optimize Step (cpu=0:00:07.8 real=0:00:08.0 mem=1512.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:08.2 real=0:00:08.0 mem=1512.4M) ***
*** Starting refinePlace (0:04:17 mem=1512.4M) ***
Total net bbox length = 4.018e+04 (2.069e+04 1.950e+04) (ext = 9.638e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1512.4MB
Summary Report:
Instances move: 0 (out of 3404 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.018e+04 (2.069e+04 1.950e+04) (ext = 9.638e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1512.4MB
*** Finished refinePlace (0:04:17 mem=1512.4M) ***
Finished re-routing un-routed nets (0:00:00.0 1512.4M)


Density : 0.5772
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1512.4M) ***
** GigaOpt Optimizer WNS Slack 0.001 TNS Slack 0.000 Density 57.72
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 27 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:01:57 real=0:01:58 mem=1512.4M) ***

End: GigaOpt Optimization in WNS mode
*** Timing NOT met, worst failing slack is 0.001
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 750
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 750
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 57.72
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    57.72%|        -|   0.000|   0.000|   0:00:00.0| 1493.1M|
|    57.62%|       12|   0.000|   0.000|   0:00:00.0| 1493.1M|
|    56.12%|      189|   0.000|   0.000|   0:00:01.0| 1493.1M|
|    56.03%|       17|   0.000|   0.000|   0:00:00.0| 1493.1M|
|    56.00%|        4|   0.000|   0.000|   0:00:00.0| 1493.1M|
|    56.00%|        0|   0.000|   0.000|   0:00:00.0| 1493.1M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 56.00
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 27 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:02.7) (real = 0:00:03.0) **
*** Starting refinePlace (0:04:20 mem=1493.1M) ***
Total net bbox length = 4.012e+04 (2.063e+04 1.949e+04) (ext = 9.638e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1493.1MB
Summary Report:
Instances move: 0 (out of 3392 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.012e+04 (2.063e+04 1.949e+04) (ext = 9.638e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1493.1MB
*** Finished refinePlace (0:04:20 mem=1493.1M) ***
Finished re-routing un-routed nets (0:00:00.0 1493.1M)


Density : 0.5600
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1493.1M) ***
*** Finished Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=1351.51M, totSessionCpu=0:04:20).
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=2648 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=3665  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 3665 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 27 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.00% V. EstWL: 1.927800e+03um
[NR-eagl] 
[NR-eagl] Layer group 2: route 3638 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.03% V. EstWL: 4.171680e+04um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 11160
[NR-eagl] Layer2(M2)(V) length: 1.653667e+04um, number of vias: 15599
[NR-eagl] Layer3(M3)(H) length: 1.897270e+04um, number of vias: 805
[NR-eagl] Layer4(M4)(V) length: 2.984599e+03um, number of vias: 515
[NR-eagl] Layer5(M5)(H) length: 3.503693e+03um, number of vias: 433
[NR-eagl] Layer6(M6)(V) length: 2.012335e+03um, number of vias: 223
[NR-eagl] Layer7(M7)(H) length: 1.274000e+03um, number of vias: 265
[NR-eagl] Layer8(M8)(V) length: 7.410000e+02um, number of vias: 0
[NR-eagl] Total length: 4.602500e+04um, number of vias: 29000
[NR-eagl] End Peak syMemory usage = 1334.4 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.12 seconds
Extraction called for design 'mac_8in' of instances=3392 and nets=3671 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design mac_8in.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 1334.359M)
Compute RC Scale Done ...
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: mac_8in
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1417.53 CPU=0:00:00.3 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 1417.5M) ***
Begin: GigaOpt postEco DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.03 |          0|          0|          0|  56.00  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.03 |          0|          0|          0|  56.00  |   0:00:00.0|    1493.8M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 12 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1493.8M) ***

End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after routing: 0.004 -> -0.006 (bump = 0.01)
Begin: GigaOpt postEco optimization
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 6 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.030 TNS Slack -0.391 Density 56.00
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+
|  -0.004|   -0.030|  -0.004|   -0.391|    56.00%|   0:00:00.0| 1509.1M|   WC_VIEW|  reg2reg| psum_1_1_reg_21_/D  |
|   0.000|   -0.030|   0.000|   -0.387|    56.01%|   0:00:00.0| 1509.1M|   WC_VIEW|       NA| NA                  |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+

*** Finish Core Optimize Step (cpu=0:00:00.0 real=0:00:00.0 mem=1509.1M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+
|  -0.030|   -0.030|  -0.387|   -0.387|    56.01%|   0:00:00.0| 1509.1M|   WC_VIEW|  default| product0_reg_15_/D  |
|  -0.012|   -0.012|  -0.120|   -0.120|    56.26%|   0:00:06.0| 1495.4M|   WC_VIEW|  default| product1_reg_14_/D  |
|  -0.012|   -0.012|  -0.115|   -0.115|    56.26%|   0:00:00.0| 1495.4M|   WC_VIEW|  default| product1_reg_14_/D  |
|  -0.010|   -0.010|  -0.068|   -0.068|    56.47%|   0:00:00.0| 1495.4M|   WC_VIEW|  default| product0_reg_15_/D  |
|  -0.010|   -0.010|  -0.064|   -0.064|    56.47%|   0:00:01.0| 1495.4M|   WC_VIEW|  default| product0_reg_15_/D  |
|  -0.010|   -0.010|  -0.048|   -0.048|    56.56%|   0:00:00.0| 1495.4M|   WC_VIEW|  default| product0_reg_15_/D  |
|  -0.010|   -0.010|  -0.042|   -0.042|    56.61%|   0:00:00.0| 1495.4M|   WC_VIEW|  default| product0_reg_15_/D  |
|  -0.010|   -0.010|  -0.039|   -0.039|    56.62%|   0:00:00.0| 1495.4M|   WC_VIEW|  default| product0_reg_15_/D  |
|  -0.010|   -0.010|  -0.036|   -0.036|    56.63%|   0:00:00.0| 1495.4M|   WC_VIEW|  default| product0_reg_15_/D  |
|  -0.010|   -0.010|  -0.036|   -0.036|    56.63%|   0:00:00.0| 1495.4M|   WC_VIEW|  default| product0_reg_15_/D  |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+

*** Finish Core Optimize Step (cpu=0:00:07.0 real=0:00:07.0 mem=1495.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:07.1 real=0:00:07.0 mem=1495.4M) ***
** GigaOpt Optimizer WNS Slack -0.010 TNS Slack -0.036 Density 56.63
*** Starting refinePlace (0:04:32 mem=1495.4M) ***
Total net bbox length = 4.019e+04 (2.066e+04 1.953e+04) (ext = 9.638e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1495.4MB
Summary Report:
Instances move: 0 (out of 3403 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.019e+04 (2.066e+04 1.953e+04) (ext = 9.638e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1495.4MB
*** Finished refinePlace (0:04:32 mem=1495.4M) ***
Finished re-routing un-routed nets (0:00:00.0 1495.4M)


Density : 0.5663
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1495.4M) ***
** GigaOpt Optimizer WNS Slack -0.010 TNS Slack -0.036 Density 56.63
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 12 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:07.3 real=0:00:07.0 mem=1495.4M) ***

End: GigaOpt postEco optimization
GigaOpt: WNS changes after postEco optimization: 0.004 -> 0.000 (bump = 0.004)
GigaOpt: Skipping nonLegal postEco optimization
*** Steiner Routed Nets: 0.354%; Threshold: 100; Threshold for Hold: 100
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1468.3M)
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 6 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.010 TNS Slack -0.036 Density 56.63
Optimizer TNS Opt
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+
|  -0.010|   -0.010|  -0.036|   -0.036|    56.63%|   0:00:00.0| 1487.4M|   WC_VIEW|  default| product0_reg_15_/D  |
|  -0.010|   -0.010|  -0.036|   -0.036|    56.63%|   0:00:00.0| 1487.4M|   WC_VIEW|  default| product0_reg_15_/D  |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1487.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.1 real=0:00:00.0 mem=1487.4M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 12 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=1487.4M) ***

End: GigaOpt Optimization in post-eco TNS mode
**optDesign ... cpu = 0:03:07, real = 0:03:10, mem = 1350.5M, totSessionCpu=0:04:35 **
** Profile ** Start :  cpu=0:00:00.0, mem=1350.5M
** Profile ** Other data :  cpu=0:00:00.0, mem=1350.5M
** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1358.5M
** Profile ** DRVs :  cpu=0:00:00.0, mem=1358.5M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.010  |  0.001  | -0.010  |
|           TNS (ns):| -0.036  |  0.000  | -0.036  |
|    Violating Paths:|   17    |    0    |   17    |
|          All Paths:|   436   |   154   |   304   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.627%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1358.5M
Info: 1 clock net  excluded from IPO operation.
WC_VIEW BC_VIEW

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1090.21MB/1090.21MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1090.21MB/1090.21MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1090.21MB/1090.21MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-10 10:33:09 (2025-Mar-10 17:33:09 GMT)
2025-Mar-10 10:33:09 (2025-Mar-10 17:33:09 GMT): 10%
2025-Mar-10 10:33:09 (2025-Mar-10 17:33:09 GMT): 20%
2025-Mar-10 10:33:09 (2025-Mar-10 17:33:09 GMT): 30%
2025-Mar-10 10:33:09 (2025-Mar-10 17:33:09 GMT): 40%
2025-Mar-10 10:33:09 (2025-Mar-10 17:33:09 GMT): 50%
2025-Mar-10 10:33:09 (2025-Mar-10 17:33:09 GMT): 60%
2025-Mar-10 10:33:09 (2025-Mar-10 17:33:09 GMT): 70%
2025-Mar-10 10:33:09 (2025-Mar-10 17:33:09 GMT): 80%
2025-Mar-10 10:33:09 (2025-Mar-10 17:33:09 GMT): 90%

Finished Levelizing
2025-Mar-10 10:33:09 (2025-Mar-10 17:33:09 GMT)

Starting Activity Propagation
2025-Mar-10 10:33:09 (2025-Mar-10 17:33:09 GMT)
2025-Mar-10 10:33:09 (2025-Mar-10 17:33:09 GMT): 10%
2025-Mar-10 10:33:09 (2025-Mar-10 17:33:09 GMT): 20%
2025-Mar-10 10:33:09 (2025-Mar-10 17:33:09 GMT): 30%

Finished Activity Propagation
2025-Mar-10 10:33:09 (2025-Mar-10 17:33:09 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=1090.25MB/1090.25MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-10 10:33:09 (2025-Mar-10 17:33:09 GMT)
 ... Calculating switching power
2025-Mar-10 10:33:09 (2025-Mar-10 17:33:09 GMT): 10%
2025-Mar-10 10:33:09 (2025-Mar-10 17:33:09 GMT): 20%
2025-Mar-10 10:33:09 (2025-Mar-10 17:33:09 GMT): 30%
2025-Mar-10 10:33:09 (2025-Mar-10 17:33:09 GMT): 40%
2025-Mar-10 10:33:09 (2025-Mar-10 17:33:09 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-10 10:33:09 (2025-Mar-10 17:33:09 GMT): 60%
2025-Mar-10 10:33:09 (2025-Mar-10 17:33:09 GMT): 70%
2025-Mar-10 10:33:09 (2025-Mar-10 17:33:09 GMT): 80%
2025-Mar-10 10:33:09 (2025-Mar-10 17:33:09 GMT): 90%

Finished Calculating power
2025-Mar-10 10:33:09 (2025-Mar-10 17:33:09 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1090.35MB/1090.35MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1090.35MB/1090.35MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=1090.35MB/1090.35MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-10 10:33:09 (2025-Mar-10 17:33:09 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: mac_8in
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        4.79003716 	   67.1967%
Total Switching Power:       2.23643693 	   31.3737%
Total Leakage Power:         0.10190337 	    1.4295%
Total Power:                 7.12837746
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         2.395      0.1047     0.01564       2.515       35.28
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                      2.395       2.132     0.08627       4.613       64.72
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                               4.79       2.236      0.1019       7.128         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9       4.79       2.236      0.1019       7.128         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:                      U351 (CKND12): 	   0.04733
* 		Highest Leakage Power:                     U2349 (FA1D4): 	 0.0002621
* 		Total Cap: 	1.50766e-11 F
* 		Total instances in design:  3403
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1090.35MB/1090.35MB)

Begin: Power Optimization
Reclaim Optimization WNS Slack -0.010  TNS Slack -0.036 Density 56.63
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    56.63%|        -|  -0.010|  -0.036|   0:00:00.0| 1492.0M|
|    56.63%|        0|  -0.010|  -0.036|   0:00:04.0| 1492.0M|
|    56.63%|       10|  -0.010|  -0.036|   0:00:01.0| 1492.0M|
|    56.53%|       25|  -0.010|  -0.035|   0:00:03.0| 1489.8M|
|    56.53%|        0|  -0.010|  -0.035|   0:00:00.0| 1489.8M|
|    56.53%|      559|  -0.010|  -0.030|   0:00:02.0| 1489.8M|
|    56.53%|        6|  -0.010|  -0.030|   0:00:00.0| 1489.8M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.010  TNS Slack -0.029 Density 56.53
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 12 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Power Optimization (cpu = 0:00:10.2) (real = 0:00:10.0) **
Executing incremental physical updates
*** Starting refinePlace (0:04:46 mem=1468.3M) ***
Total net bbox length = 4.003e+04 (2.059e+04 1.944e+04) (ext = 9.634e+03)
Move report: Detail placement moves 61 insts, mean move: 1.86 um, max move: 6.00 um
	Max move on inst (FE_RC_103_0): (14.60, 24.40) --> (17.00, 28.00)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1468.3MB
Summary Report:
Instances move: 61 (out of 3372 movable)
Mean displacement: 1.86 um
Max displacement: 6.00 um (Instance: FE_RC_103_0) (14.6, 24.4) -> (17, 28)
	Length: 7 sites, height: 1 rows, site name: core, cell type: NR2D2
Total net bbox length = 4.011e+04 (2.060e+04 1.951e+04) (ext = 9.628e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1468.3MB
*** Finished refinePlace (0:04:46 mem=1468.3M) ***
Checking setup slack degradation ...
Info: 1 clock net  excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+
|  -0.010|   -0.010|  -0.029|   -0.029|    56.53%|   0:00:00.0| 1506.4M|   WC_VIEW|  default| product0_reg_15_/D  |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+

*** Finish pre-CTS Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1506.4M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1506.4M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 12 constrained nets 
**** End NDR-Layer Usage Statistics ****

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1107.62MB/1107.62MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1107.62MB/1107.62MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1107.62MB/1107.62MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-10 10:33:23 (2025-Mar-10 17:33:23 GMT)
2025-Mar-10 10:33:23 (2025-Mar-10 17:33:23 GMT): 10%
2025-Mar-10 10:33:23 (2025-Mar-10 17:33:23 GMT): 20%
2025-Mar-10 10:33:23 (2025-Mar-10 17:33:23 GMT): 30%
2025-Mar-10 10:33:23 (2025-Mar-10 17:33:23 GMT): 40%
2025-Mar-10 10:33:23 (2025-Mar-10 17:33:23 GMT): 50%
2025-Mar-10 10:33:23 (2025-Mar-10 17:33:23 GMT): 60%
2025-Mar-10 10:33:23 (2025-Mar-10 17:33:23 GMT): 70%
2025-Mar-10 10:33:23 (2025-Mar-10 17:33:23 GMT): 80%
2025-Mar-10 10:33:23 (2025-Mar-10 17:33:23 GMT): 90%

Finished Levelizing
2025-Mar-10 10:33:23 (2025-Mar-10 17:33:23 GMT)

Starting Activity Propagation
2025-Mar-10 10:33:23 (2025-Mar-10 17:33:23 GMT)
2025-Mar-10 10:33:23 (2025-Mar-10 17:33:23 GMT): 10%
2025-Mar-10 10:33:23 (2025-Mar-10 17:33:23 GMT): 20%
2025-Mar-10 10:33:23 (2025-Mar-10 17:33:23 GMT): 30%

Finished Activity Propagation
2025-Mar-10 10:33:23 (2025-Mar-10 17:33:23 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=1107.62MB/1107.62MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-10 10:33:23 (2025-Mar-10 17:33:23 GMT)
 ... Calculating switching power
2025-Mar-10 10:33:23 (2025-Mar-10 17:33:23 GMT): 10%
2025-Mar-10 10:33:23 (2025-Mar-10 17:33:23 GMT): 20%
2025-Mar-10 10:33:23 (2025-Mar-10 17:33:23 GMT): 30%
2025-Mar-10 10:33:23 (2025-Mar-10 17:33:23 GMT): 40%
2025-Mar-10 10:33:23 (2025-Mar-10 17:33:23 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-10 10:33:23 (2025-Mar-10 17:33:23 GMT): 60%
2025-Mar-10 10:33:23 (2025-Mar-10 17:33:23 GMT): 70%
2025-Mar-10 10:33:23 (2025-Mar-10 17:33:23 GMT): 80%
2025-Mar-10 10:33:23 (2025-Mar-10 17:33:23 GMT): 90%

Finished Calculating power
2025-Mar-10 10:33:23 (2025-Mar-10 17:33:23 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1107.62MB/1107.62MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1107.62MB/1107.62MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=1107.62MB/1107.62MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-10 10:33:23 (2025-Mar-10 17:33:23 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: mac_8in
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        4.76478889 	   67.3426%
Total Switching Power:       2.21089930 	   31.2475%
Total Leakage Power:         0.09976226 	    1.4100%
Total Power:                 7.07545046
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         2.394      0.1024     0.01564       2.512       35.51
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                       2.37       2.108     0.08412       4.563       64.49
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              4.765       2.211     0.09976       7.075         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      4.765       2.211     0.09976       7.075         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:                      U351 (CKND12): 	   0.04733
* 		Highest Leakage Power:                     U2349 (FA1D4): 	 0.0002621
* 		Total Cap: 	1.48845e-11 F
* 		Total instances in design:  3372
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1107.62MB/1107.62MB)

*** Finished Leakage Power Optimization (cpu=0:00:14, real=0:00:13, mem=1353.79M, totSessionCpu=0:04:49).
Extraction called for design 'mac_8in' of instances=3372 and nets=3651 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design mac_8in.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1333.508M)
doiPBLastSyncSlave
#################################################################################
# Design Stage: PreRoute
# Design Name: mac_8in
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1403.62 CPU=0:00:00.4 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 1403.6M) ***

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1089.50MB/1089.50MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1089.50MB/1089.50MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1089.50MB/1089.50MB)

Begin Processing Signal Activity


Starting Activity Propagation
2025-Mar-10 10:33:24 (2025-Mar-10 17:33:24 GMT)
2025-Mar-10 10:33:24 (2025-Mar-10 17:33:24 GMT): 10%
2025-Mar-10 10:33:24 (2025-Mar-10 17:33:24 GMT): 20%
2025-Mar-10 10:33:24 (2025-Mar-10 17:33:24 GMT): 30%

Finished Activity Propagation
2025-Mar-10 10:33:24 (2025-Mar-10 17:33:24 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=1089.55MB/1089.55MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-10 10:33:24 (2025-Mar-10 17:33:24 GMT)
 ... Calculating switching power
2025-Mar-10 10:33:24 (2025-Mar-10 17:33:24 GMT): 10%
2025-Mar-10 10:33:24 (2025-Mar-10 17:33:24 GMT): 20%
2025-Mar-10 10:33:24 (2025-Mar-10 17:33:24 GMT): 30%
2025-Mar-10 10:33:24 (2025-Mar-10 17:33:24 GMT): 40%
2025-Mar-10 10:33:24 (2025-Mar-10 17:33:24 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-10 10:33:24 (2025-Mar-10 17:33:24 GMT): 60%
2025-Mar-10 10:33:24 (2025-Mar-10 17:33:24 GMT): 70%
2025-Mar-10 10:33:24 (2025-Mar-10 17:33:24 GMT): 80%
2025-Mar-10 10:33:25 (2025-Mar-10 17:33:25 GMT): 90%

Finished Calculating power
2025-Mar-10 10:33:25 (2025-Mar-10 17:33:25 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1089.55MB/1089.55MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1089.55MB/1089.55MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=1089.55MB/1089.55MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-10 10:33:25 (2025-Mar-10 17:33:25 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: mac_8in

*

*	Liberty Libraries used: 

*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib

*

*	Power Domain used: 

*		Rail:        VDD 	Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/mac_8in_preCTS.power

*

-----------------------------------------------------------------------------------------



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        4.76477899 	   67.3425%
Total Switching Power:       2.21089930 	   31.2475%
Total Leakage Power:         0.09976226 	    1.4100%
Total Power:                 7.07544056
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         2.394      0.1024     0.01564       2.512       35.51
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                       2.37       2.108     0.08412       4.563       64.49
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              4.765       2.211     0.09976       7.075         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      4.765       2.211     0.09976       7.075         100
Total leakage power = 0.0997623 mW
Cell usage statistics:  
Library tcbn65gpluswc , 3372 cells ( 100.000000%) , 0.0997623 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1089.55MB/1089.55MB)


Output file is ./timingReports/mac_8in_preCTS.power.
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:03:23, real = 0:03:26, mem = 1346.4M, totSessionCpu=0:04:51 **
** Profile ** Start :  cpu=0:00:00.0, mem=1346.4M
** Profile ** Other data :  cpu=0:00:00.0, mem=1346.4M
** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1356.4M
** Profile ** Total reports :  cpu=0:00:00.2, mem=1348.4M
** Profile ** DRVs :  cpu=0:00:00.0, mem=1348.4M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.010  |  0.004  | -0.010  |
|           TNS (ns):| -0.035  |  0.000  | -0.035  |
|    Violating Paths:|   14    |    0    |   14    |
|          All Paths:|   436   |   154   |   304   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.528%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1348.4M
**optDesign ... cpu = 0:03:24, real = 0:03:26, mem = 1346.4M, totSessionCpu=0:04:51 **
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
**place_opt_design ... cpu = 0:03:31, real = 0:03:34, mem = 1283.0M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPTS-403            1  Delay calculation was forced to extrapol...
WARNING   IMPEXT-3442          5  The version of the capacitance table fil...
WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
WARNING   IMPSP-9042           1  Scan chains were not defined, -ignoreSca...
WARNING   IMPOPT-3663          1  Power view is not set. First setup analy...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
*** Message Summary: 10 warning(s), 0 error(s)

<CMD> saveDesign placement.enc
Writing Netlist "placement.enc.dat.tmp/mac_8in.v.gz" ...
Saving AAE Data ...
Saving preference file placement.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1283.0M) ***
Saving DEF file ...
Saving rc congestion map placement.enc.dat.tmp/mac_8in.congmap.gz ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design placement.enc.dat.tmp

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> pan -3.354 -19.728
<CMD> setDrawView ameba
<CMD> pan 15.149 -2.826
<CMD> setDrawView fplan
<CMD> pan 16.145 10.598
<CMD> setDrawView place
<CMD> pan 41.758 0.670
<CMD> pan -0.059 -0.425
<CMD> pan 0.283 -1.698
<CMD> pan 0.084 0.444
<CMD> pan 0.018 1.008
<CMD> pan 0.044 -1.371
<CMD> pan 0.056 -1.365
<CMD> pan 0.435 2.347
<CMD> pan 0.065 2.328
<CMD> pan 0.398 2.784
<CMD> pan -0.015 3.328
<CMD> pan 0.100 3.121
<CMD> pan -0.100 2.012
<CMD> pan -0.475 -2.073
<CMD> pan 0.072 9.219
<CMD> pan 0.478 7.595
<CMD> pan 2.717 29.012
<CMD> pan 0.043 -2.405
<CMD> pan -0.106 -2.543
<CMD> setLayerPreference allM2Cont -isVisible 0
<CMD> setLayerPreference allM2Cont -isVisible 1
<CMD> setLayerPreference allM3Cont -isVisible 0
<CMD> setLayerPreference allM3Cont -isVisible 1
<CMD> setLayerPreference allM5Cont -isVisible 0
<CMD> setLayerPreference allM5Cont -isVisible 1
<CMD> setLayerPreference allM7Cont -isVisible 0
<CMD> setLayerPreference allM7Cont -isVisible 1
<CMD> setLayerPreference allM7Cont -isVisible 0
<CMD> setLayerPreference allM7Cont -isVisible 1
<CMD> setLayerPreference allM7Cont -isVisible 0
<CMD> setLayerPreference allM7Cont -isVisible 1
<CMD> set_ccopt_property -update_io_latency false
<CMD> create_ccopt_clock_tree_spec -file ./constraints/mac_8in.ccopt
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Analyzing clock structure... 
Analyzing clock structure done.
Wrote: ./constraints/mac_8in.ccopt
<CMD> ccopt_design
(ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(ccopt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Analyzing clock structure... 
Analyzing clock structure done.
Extracting original clock gating for clk... 
  clock_tree clk contains 282 sinks and 0 clock gates.
  Extraction for clk complete.
Extracting original clock gating for clk done.
Checking clock tree convergence... 
Checking clock tree convergence done.
Preferred extra space for top nets is 0
Preferred extra space for trunk nets is 1
Preferred extra space for leaf nets is 1
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
Using CCOpt effort low.
Begin checking placement ... (start mem=1278.4M, init mem=1278.4M)
*info: Placed = 3372          
*info: Unplaced = 0           
Placement Density:56.53%(11016/19487)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=1278.4M)
Validating CTS configuration... 
  Non-default CCOpt properties:
  preferred_extra_space is set for at least one key
  route_type is set for at least one key
  update_io_latency: 0 (default: true)
setPlaceMode -congEffort medium -modulePlan false -reorderScan false -timingDriven true
  Route type trimming info:
    No route type modifications were made.
  Clock tree balancer configuration for clock_tree clk:
  Non-default CCOpt properties for clock tree clk:
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
  For power_domain auto-default and effective power_domain auto-default:
    Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
    Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
    Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 25471.160um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Mask Constraint: 0.
  Trunk Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Leaf Routing info:
    Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  For timing_corner WC:setup, late:
    Slew time target (leaf):    0.105ns
    Slew time target (trunk):   0.105ns
    Slew time target (top):     0.105ns
    Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.057ns
    Buffer max distance for power_domain auto-default and effective power_domain auto-default: 562.449um
  Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
    Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, maxDistance=562.449um, maxSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
    Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, maxDistance=460.235um, maxSlew=0.087ns, speed=6202.628um per ns, cellArea=13.298um^2 per 1000um}
    Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, maxDistance=441.111um, maxSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
  Info: CCOpt is analyzing the delay of a net driven by CKBD16/Z using a timing arc from cell CKBD16
  Info: CCOpt is analyzing the delay of a net driven by CKND12/ZN using a timing arc from cell CKND12
  Info: CCOpt is analyzing the delay of a net driven by CKLNQD16/Q using a timing arc from cell CKLNQD16
  Clock tree balancer configuration for skew_group clk/CON:
    Sources:                     pin clk
    Total number of sinks:       282
    Delay constrained sinks:     282
    Non-leaf sinks:              0
    Ignore pins:                 0
   Timing corner WC:setup.late:
    Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing info for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
  
  Via Selection for Estimated Routes (rule default):
  
  ----------------------------------------------------------------
  Layer    Via Cell        Res.     Cap.     RC       Top of Stack
  Range                    (Ohm)    (fF)     (fs)     Only
  ----------------------------------------------------------------
  M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
  M2-M3    VIA23_1cut      1.500    0.030    0.046    false
  M3-M4    VIA34_1cut      1.500    0.030    0.046    false
  M4-M5    VIA45_1cut      1.500    0.030    0.046    false
  M5-M6    VIA56_1cut      1.500    0.028    0.043    false
  M6-M7    VIA67_1cut      0.220    0.099    0.022    false
  M7-M8    VIA78_1cut      0.220    0.119    0.026    false
  ----------------------------------------------------------------
  
Validating CTS configuration done.
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

All good
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=2648 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=3645  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 3645 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 12 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.396800e+03um
[NR-eagl] 
[NR-eagl] Layer group 2: route 3633 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.02% V. EstWL: 4.229280e+04um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 11119
[NR-eagl] Layer2(M2)(V) length: 1.665649e+04um, number of vias: 15569
[NR-eagl] Layer3(M3)(H) length: 1.930000e+04um, number of vias: 713
[NR-eagl] Layer4(M4)(V) length: 3.052399e+03um, number of vias: 422
[NR-eagl] Layer5(M5)(H) length: 3.386791e+03um, number of vias: 343
[NR-eagl] Layer6(M6)(V) length: 2.093320e+03um, number of vias: 125
[NR-eagl] Layer7(M7)(H) length: 1.029200e+03um, number of vias: 144
[NR-eagl] Layer8(M8)(V) length: 4.456000e+02um, number of vias: 0
[NR-eagl] Total length: 4.596380e+04um, number of vias: 28435
[NR-eagl] End Peak syMemory usage = 1272.9 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.10 seconds
setPlaceMode -congEffort medium -modulePlan false -reorderScan false -timingDriven true
Validating CTS configuration... 
  Non-default CCOpt properties:
  cts_merge_clock_gates is set for at least one key
  cts_merge_clock_logic is set for at least one key
  preferred_extra_space is set for at least one key
  route_type is set for at least one key
  update_io_latency: 0 (default: true)
  Route type trimming info:
    No route type modifications were made.
  Clock tree balancer configuration for clock_tree clk:
  Non-default CCOpt properties for clock tree clk:
    cts_merge_clock_gates: true (default: false)
    cts_merge_clock_logic: true (default: false)
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
  For power_domain auto-default and effective power_domain auto-default:
    Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
    Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
    Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 25471.160um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Mask Constraint: 0.
  Trunk Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Leaf Routing info:
    Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  For timing_corner WC:setup, late:
    Slew time target (leaf):    0.105ns
    Slew time target (trunk):   0.105ns
    Slew time target (top):     0.105ns
    Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.057ns
    Buffer max distance for power_domain auto-default and effective power_domain auto-default: 562.449um
  Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
    Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, maxDistance=562.449um, maxSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
    Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, maxDistance=460.235um, maxSlew=0.087ns, speed=6202.628um per ns, cellArea=13.298um^2 per 1000um}
    Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, maxDistance=441.111um, maxSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
  Clock tree balancer configuration for skew_group clk/CON:
    Sources:                     pin clk
    Total number of sinks:       282
    Delay constrained sinks:     282
    Non-leaf sinks:              0
    Ignore pins:                 0
   Timing corner WC:setup.late:
    Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing info for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
  
  Via Selection for Estimated Routes (rule default):
  
  ----------------------------------------------------------------
  Layer    Via Cell        Res.     Cap.     RC       Top of Stack
  Range                    (Ohm)    (fF)     (fs)     Only
  ----------------------------------------------------------------
  M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
  M2-M3    VIA23_1cut      1.500    0.030    0.046    false
  M3-M4    VIA34_1cut      1.500    0.030    0.046    false
  M4-M5    VIA45_1cut      1.500    0.030    0.046    false
  M5-M6    VIA56_1cut      1.500    0.028    0.043    false
  M6-M7    VIA67_1cut      0.220    0.099    0.022    false
  M7-M8    VIA78_1cut      0.220    0.119    0.026    false
  ----------------------------------------------------------------
  
Validating CTS configuration done.
Adding driver cell for primary IO roots...
Maximizing clock DAG abstraction... 
Maximizing clock DAG abstraction done.
Synthesizing clock trees... 
  Merging duplicate siblings in DAG... 
    Resynthesising clock tree into netlist... 
    Resynthesising clock tree into netlist done.
    Summary of the merge of duplicate siblings
    
    ----------------------------------------------------------
    Description                          Number of occurrences
    ----------------------------------------------------------
    Total clock gates                              0
    Globally unique enables                        0
    Potentially mergeable clock gates              0
    Actually merged                                0
    ----------------------------------------------------------
    
    
    Disconnecting clock tree from netlist... 
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Clustering... 
    Clock DAG stats before clustering:
      cell counts    : b=0, i=0, cg=0, l=0, total=0
      cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
    Clustering clock_tree clk... 
      Creating channel graph for ccopt_3_8... 
      Creating channel graph for ccopt_3_8 done.
      Creating channel graph for ccopt_3_4_available_3_8... 
      Creating channel graph for ccopt_3_4_available_3_8 done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
    Clustering clock_tree clk done.
    Clock DAG stats after bottom-up phase:
      cell counts    : b=4, i=0, cg=0, l=0, total=4
      cell areas     : b=40.320um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=40.320um^2
    Legalizing clock trees... 
      Resynthesising clock tree into netlist... 
      Resynthesising clock tree into netlist done.
*** Starting refinePlace (0:05:12 mem=1338.2M) ***
Total net bbox length = 4.049e+04 (2.078e+04 1.971e+04) (ext = 9.629e+03)
Density distribution unevenness ratio = 10.904%
Move report: Detail placement moves 21 insts, mean move: 1.40 um, max move: 3.20 um
	Max move on inst (U2043): (82.00, 71.20) --> (78.80, 71.20)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1338.2MB
Summary Report:
Instances move: 21 (out of 3376 movable)
Mean displacement: 1.40 um
Max displacement: 3.20 um (Instance: U2043) (82, 71.2) -> (78.8, 71.2)
	Length: 3 sites, height: 1 rows, site name: core, cell type: CKND0
Total net bbox length = 4.053e+04 (2.079e+04 1.973e+04) (ext = 9.628e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1338.2MB
*** Finished refinePlace (0:05:12 mem=1338.2M) ***
      Disconnecting clock tree from netlist... 
      Disconnecting clock tree from netlist done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      
      Clock tree legalization - Histogram:
      ====================================
      
      --------------------------------
      Movement (um)    Number of cells
      --------------------------------
        (empty table)
      --------------------------------
      
      
      Clock tree legalization - There are no Movements:
      =================================================
      
      ---------------------------------------------
      Movement (um)    Desired     Achieved    Node
                       location    location    
      ---------------------------------------------
        (empty table)
      ---------------------------------------------
      
    Legalizing clock trees done.
    Clock DAG stats after 'Clustering':
      cell counts    : b=4, i=0, cg=0, l=0, total=4
      cell areas     : b=40.320um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=40.320um^2
      gate capacitance : top=0.000pF, trunk=0.022pF, leaf=0.239pF, total=0.261pF
      wire capacitance : top=0.000pF, trunk=0.035pF, leaf=0.266pF, total=0.301pF
      wire lengths   : top=0.000um, trunk=217.600um, leaf=1461.928um, total=1679.528um
      sink capacitance : count=282, total=0.239pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Clustering':none
    Clock tree state after 'Clustering':
      clock_tree clk: worst slew is leaf(0.088),trunk(0.007),top(nil), margined worst slew is leaf(0.088),trunk(0.007),top(nil)
      skew_group clk/CON: insertion delay [min=0.066, max=0.081, avg=0.076, sd=0.003], skew [0.015 vs 0.057, 100% {0.066, 0.076, 0.081}] (wid=0.015 ws=0.012) (gid=0.070 gs=0.007)
    Clock network insertion delays are now [0.066ns, 0.081ns] average 0.076ns std.dev 0.003ns
  Clustering done.
  Resynthesising clock tree into netlist... 
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree... 
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'mac_8in' of instances=3376 and nets=3655 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design mac_8in.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1272.918M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist... 
  Disconnecting clock tree from netlist done.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  Rebuilding timing graph Clock DAG stats After congestion update:
  Rebuilding timing graph   cell counts    : b=4, i=0, cg=0, l=0, total=4
  Rebuilding timing graph   cell areas     : b=40.320um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=40.320um^2
  Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.022pF, leaf=0.239pF, total=0.261pF
  Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.035pF, leaf=0.266pF, total=0.301pF
  Rebuilding timing graph   wire lengths   : top=0.000um, trunk=217.600um, leaf=1461.928um, total=1679.528um
  Rebuilding timing graph   sink capacitance : count=282, total=0.239pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  Rebuilding timing graph Clock DAG net violations After congestion update:none
  Clock tree state After congestion update:
    clock_tree clk: worst slew is leaf(0.088),trunk(0.007),top(nil), margined worst slew is leaf(0.088),trunk(0.007),top(nil)
    skew_group clk/CON: insertion delay [min=0.066, max=0.081, avg=0.076, sd=0.003], skew [0.015 vs 0.057, 100% {0.066, 0.076, 0.081}] (wid=0.015 ws=0.012) (gid=0.070 gs=0.007)
  Clock network insertion delays are now [0.066ns, 0.081ns] average 0.076ns std.dev 0.003ns
  Fixing clock tree slew time and max cap violations... 
    Fixing clock tree overload: 
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts    : b=4, i=0, cg=0, l=0, total=4
      cell areas     : b=40.320um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=40.320um^2
      gate capacitance : top=0.000pF, trunk=0.022pF, leaf=0.239pF, total=0.261pF
      wire capacitance : top=0.000pF, trunk=0.035pF, leaf=0.266pF, total=0.301pF
      wire lengths   : top=0.000um, trunk=217.600um, leaf=1461.928um, total=1679.528um
      sink capacitance : count=282, total=0.239pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':none
    Clock tree state after 'Fixing clock tree slew time and max cap violations':
      clock_tree clk: worst slew is leaf(0.088),trunk(0.007),top(nil), margined worst slew is leaf(0.088),trunk(0.007),top(nil)
      skew_group clk/CON: insertion delay [min=0.066, max=0.081, avg=0.076, sd=0.003], skew [0.015 vs 0.057, 100% {0.066, 0.076, 0.081}] (wid=0.015 ws=0.012) (gid=0.070 gs=0.007)
    Clock network insertion delays are now [0.066ns, 0.081ns] average 0.076ns std.dev 0.003ns
  Fixing clock tree slew time and max cap violations done.
  Fixing clock tree slew time and max cap violations - detailed pass... 
    Fixing clock tree overload: 
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts    : b=4, i=0, cg=0, l=0, total=4
      cell areas     : b=40.320um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=40.320um^2
      gate capacitance : top=0.000pF, trunk=0.022pF, leaf=0.239pF, total=0.261pF
      wire capacitance : top=0.000pF, trunk=0.035pF, leaf=0.266pF, total=0.301pF
      wire lengths   : top=0.000um, trunk=217.600um, leaf=1461.928um, total=1679.528um
      sink capacitance : count=282, total=0.239pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass':none
    Clock tree state after 'Fixing clock tree slew time and max cap violations - detailed pass':
      clock_tree clk: worst slew is leaf(0.088),trunk(0.007),top(nil), margined worst slew is leaf(0.088),trunk(0.007),top(nil)
      skew_group clk/CON: insertion delay [min=0.066, max=0.081, avg=0.076, sd=0.003], skew [0.015 vs 0.057, 100% {0.066, 0.076, 0.081}] (wid=0.015 ws=0.012) (gid=0.070 gs=0.007)
    Clock network insertion delays are now [0.066ns, 0.081ns] average 0.076ns std.dev 0.003ns
  Fixing clock tree slew time and max cap violations - detailed pass done.
  Removing unnecessary root buffering... 
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts    : b=4, i=0, cg=0, l=0, total=4
      cell areas     : b=40.320um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=40.320um^2
      gate capacitance : top=0.000pF, trunk=0.022pF, leaf=0.239pF, total=0.261pF
      wire capacitance : top=0.000pF, trunk=0.035pF, leaf=0.266pF, total=0.301pF
      wire lengths   : top=0.000um, trunk=217.600um, leaf=1461.928um, total=1679.528um
      sink capacitance : count=282, total=0.239pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Removing unnecessary root buffering':none
    Clock tree state after 'Removing unnecessary root buffering':
      clock_tree clk: worst slew is leaf(0.088),trunk(0.007),top(nil), margined worst slew is leaf(0.088),trunk(0.007),top(nil)
      skew_group clk/CON: insertion delay [min=0.066, max=0.081, avg=0.076, sd=0.003], skew [0.015 vs 0.057, 100% {0.066, 0.076, 0.081}] (wid=0.015 ws=0.012) (gid=0.070 gs=0.007)
    Clock network insertion delays are now [0.066ns, 0.081ns] average 0.076ns std.dev 0.003ns
  Removing unnecessary root buffering done.
  Equalizing net lengths... 
    Clock DAG stats after 'Equalizing net lengths':
      cell counts    : b=4, i=0, cg=0, l=0, total=4
      cell areas     : b=40.320um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=40.320um^2
      gate capacitance : top=0.000pF, trunk=0.022pF, leaf=0.239pF, total=0.261pF
      wire capacitance : top=0.000pF, trunk=0.035pF, leaf=0.266pF, total=0.301pF
      wire lengths   : top=0.000um, trunk=217.600um, leaf=1461.928um, total=1679.528um
      sink capacitance : count=282, total=0.239pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Equalizing net lengths':none
    Clock tree state after 'Equalizing net lengths':
      clock_tree clk: worst slew is leaf(0.088),trunk(0.007),top(nil), margined worst slew is leaf(0.088),trunk(0.007),top(nil)
      skew_group clk/CON: insertion delay [min=0.066, max=0.081, avg=0.076, sd=0.003], skew [0.015 vs 0.057, 100% {0.066, 0.076, 0.081}] (wid=0.015 ws=0.012) (gid=0.070 gs=0.007)
    Clock network insertion delays are now [0.066ns, 0.081ns] average 0.076ns std.dev 0.003ns
  Equalizing net lengths done.
  Reducing insertion delay 1... 
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts    : b=4, i=0, cg=0, l=0, total=4
      cell areas     : b=40.320um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=40.320um^2
      gate capacitance : top=0.000pF, trunk=0.022pF, leaf=0.239pF, total=0.261pF
      wire capacitance : top=0.000pF, trunk=0.035pF, leaf=0.266pF, total=0.301pF
      wire lengths   : top=0.000um, trunk=217.600um, leaf=1461.928um, total=1679.528um
      sink capacitance : count=282, total=0.239pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing insertion delay 1':none
    Clock tree state after 'Reducing insertion delay 1':
      clock_tree clk: worst slew is leaf(0.088),trunk(0.007),top(nil), margined worst slew is leaf(0.088),trunk(0.007),top(nil)
      skew_group clk/CON: insertion delay [min=0.066, max=0.081, avg=0.076, sd=0.003], skew [0.015 vs 0.057, 100% {0.066, 0.076, 0.081}] (wid=0.015 ws=0.012) (gid=0.070 gs=0.007)
    Clock network insertion delays are now [0.066ns, 0.081ns] average 0.076ns std.dev 0.003ns
  Reducing insertion delay 1 done.
  Removing longest path buffering... 
    Clock DAG stats after removing longest path buffering:
      cell counts    : b=4, i=0, cg=0, l=0, total=4
      cell areas     : b=40.320um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=40.320um^2
      gate capacitance : top=0.000pF, trunk=0.022pF, leaf=0.239pF, total=0.261pF
      wire capacitance : top=0.000pF, trunk=0.035pF, leaf=0.266pF, total=0.301pF
      wire lengths   : top=0.000um, trunk=217.600um, leaf=1461.928um, total=1679.528um
      sink capacitance : count=282, total=0.239pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after removing longest path buffering:none
    Clock tree state after removing longest path buffering:
      clock_tree clk: worst slew is leaf(0.088),trunk(0.007),top(nil), margined worst slew is leaf(0.088),trunk(0.007),top(nil)
      skew_group clk/CON: insertion delay [min=0.066, max=0.081, avg=0.076, sd=0.003], skew [0.015 vs 0.057, 100% {0.066, 0.076, 0.081}] (wid=0.015 ws=0.012) (gid=0.070 gs=0.007)
    Clock network insertion delays are now [0.066ns, 0.081ns] average 0.076ns std.dev 0.003ns
    Clock DAG stats after 'Removing longest path buffering':
      cell counts    : b=4, i=0, cg=0, l=0, total=4
      cell areas     : b=40.320um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=40.320um^2
      gate capacitance : top=0.000pF, trunk=0.022pF, leaf=0.239pF, total=0.261pF
      wire capacitance : top=0.000pF, trunk=0.035pF, leaf=0.266pF, total=0.301pF
      wire lengths   : top=0.000um, trunk=217.600um, leaf=1461.928um, total=1679.528um
      sink capacitance : count=282, total=0.239pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Removing longest path buffering':none
    Clock tree state after 'Removing longest path buffering':
      clock_tree clk: worst slew is leaf(0.088),trunk(0.007),top(nil), margined worst slew is leaf(0.088),trunk(0.007),top(nil)
      skew_group clk/CON: insertion delay [min=0.066, max=0.081, avg=0.076, sd=0.003], skew [0.015 vs 0.057, 100% {0.066, 0.076, 0.081}] (wid=0.015 ws=0.012) (gid=0.070 gs=0.007)
    Clock network insertion delays are now [0.066ns, 0.081ns] average 0.076ns std.dev 0.003ns
  Removing longest path buffering done.
  Reducing insertion delay 2... 
    Path optimization required 176 stage delay updates 
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts    : b=4, i=0, cg=0, l=0, total=4
      cell areas     : b=40.320um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=40.320um^2
      gate capacitance : top=0.000pF, trunk=0.022pF, leaf=0.239pF, total=0.261pF
      wire capacitance : top=0.000pF, trunk=0.042pF, leaf=0.263pF, total=0.305pF
      wire lengths   : top=0.000um, trunk=266.600um, leaf=1444.790um, total=1711.390um
      sink capacitance : count=282, total=0.239pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing insertion delay 2':none
    Clock tree state after 'Reducing insertion delay 2':
      clock_tree clk: worst slew is leaf(0.085),trunk(0.007),top(nil), margined worst slew is leaf(0.085),trunk(0.007),top(nil)
      skew_group clk/CON: insertion delay [min=0.067, max=0.077, avg=0.075, sd=0.002], skew [0.010 vs 0.057, 100% {0.067, 0.075, 0.077}] (wid=0.013 ws=0.010) (gid=0.070 gs=0.007)
    Clock network insertion delays are now [0.067ns, 0.077ns] average 0.075ns std.dev 0.002ns
  Reducing insertion delay 2 done.
  Reducing clock tree power 1... 
    Resizing gates: 
    Resizing gates: ...
    Resizing gates: ... 20% ..
    Resizing gates: ... 20% ... 40% ..
    Resizing gates: ... 20% ... 40% ... 60% .
    Resizing gates: ... 20% ... 40% ... 60% ... 80% 
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts    : b=4, i=0, cg=0, l=0, total=4
      cell areas     : b=40.320um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=40.320um^2
      gate capacitance : top=0.000pF, trunk=0.022pF, leaf=0.239pF, total=0.261pF
      wire capacitance : top=0.000pF, trunk=0.042pF, leaf=0.263pF, total=0.305pF
      wire lengths   : top=0.000um, trunk=266.600um, leaf=1444.790um, total=1711.390um
      sink capacitance : count=282, total=0.239pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing clock tree power 1':none
    Clock tree state after 'Reducing clock tree power 1':
      clock_tree clk: worst slew is leaf(0.085),trunk(0.007),top(nil), margined worst slew is leaf(0.085),trunk(0.007),top(nil)
      skew_group clk/CON: insertion delay [min=0.067, max=0.077, avg=0.075, sd=0.002], skew [0.010 vs 0.057, 100% {0.067, 0.075, 0.077}] (wid=0.013 ws=0.010) (gid=0.070 gs=0.007)
    Clock network insertion delays are now [0.067ns, 0.077ns] average 0.075ns std.dev 0.002ns
  Reducing clock tree power 1 done.
  Reducing clock tree power 2... 
    Path optimization required 0 stage delay updates 
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts    : b=4, i=0, cg=0, l=0, total=4
      cell areas     : b=40.320um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=40.320um^2
      gate capacitance : top=0.000pF, trunk=0.022pF, leaf=0.239pF, total=0.261pF
      wire capacitance : top=0.000pF, trunk=0.042pF, leaf=0.263pF, total=0.305pF
      wire lengths   : top=0.000um, trunk=266.600um, leaf=1444.790um, total=1711.390um
      sink capacitance : count=282, total=0.239pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing clock tree power 2':none
    Clock tree state after 'Reducing clock tree power 2':
      clock_tree clk: worst slew is leaf(0.085),trunk(0.007),top(nil), margined worst slew is leaf(0.085),trunk(0.007),top(nil)
      skew_group clk/CON: insertion delay [min=0.067, max=0.077, avg=0.075, sd=0.002], skew [0.010 vs 0.057, 100% {0.067, 0.075, 0.077}] (wid=0.013 ws=0.010) (gid=0.070 gs=0.007)
    Clock network insertion delays are now [0.067ns, 0.077ns] average 0.075ns std.dev 0.002ns
  Reducing clock tree power 2 done.
  Approximately balancing fragments step... 
    Resolving skew group constraints... 
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Approximately balancing fragments... 
      Approximately balancing fragments, wire and cell delays, iteration 1... 
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts    : b=4, i=0, cg=0, l=0, total=4
          cell areas     : b=40.320um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=40.320um^2
          gate capacitance : top=0.000pF, trunk=0.022pF, leaf=0.239pF, total=0.261pF
          wire capacitance : top=0.000pF, trunk=0.042pF, leaf=0.263pF, total=0.305pF
          wire lengths   : top=0.000um, trunk=266.600um, leaf=1444.790um, total=1711.390um
          sink capacitance : count=282, total=0.239pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1:none
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts    : b=4, i=0, cg=0, l=0, total=4
      cell areas     : b=40.320um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=40.320um^2
      gate capacitance : top=0.000pF, trunk=0.022pF, leaf=0.239pF, total=0.261pF
      wire capacitance : top=0.000pF, trunk=0.042pF, leaf=0.263pF, total=0.305pF
      wire lengths   : top=0.000um, trunk=266.600um, leaf=1444.790um, total=1711.390um
      sink capacitance : count=282, total=0.239pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Approximately balancing fragments step':none
    Clock tree state after 'Approximately balancing fragments step':
      clock_tree clk: worst slew is leaf(0.085),trunk(0.007),top(nil), margined worst slew is leaf(0.085),trunk(0.007),top(nil)
    Clock network insertion delays are now [0.067ns, 0.077ns] average 0.075ns std.dev 0.002ns
  Approximately balancing fragments step done.
  Clock DAG stats after Approximately balancing fragments:
    cell counts    : b=4, i=0, cg=0, l=0, total=4
    cell areas     : b=40.320um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=40.320um^2
    gate capacitance : top=0.000pF, trunk=0.022pF, leaf=0.239pF, total=0.261pF
    wire capacitance : top=0.000pF, trunk=0.042pF, leaf=0.263pF, total=0.305pF
    wire lengths   : top=0.000um, trunk=266.600um, leaf=1444.790um, total=1711.390um
    sink capacitance : count=282, total=0.239pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  Clock DAG net violations after Approximately balancing fragments:none
  Clock tree state after Approximately balancing fragments:
    clock_tree clk: worst slew is leaf(0.085),trunk(0.007),top(nil), margined worst slew is leaf(0.085),trunk(0.007),top(nil)
    skew_group clk/CON: insertion delay [min=0.067, max=0.077, avg=0.075, sd=0.002], skew [0.010 vs 0.057, 100% {0.067, 0.075, 0.077}] (wid=0.013 ws=0.010) (gid=0.070 gs=0.007)
  Clock network insertion delays are now [0.067ns, 0.077ns] average 0.075ns std.dev 0.002ns
  Improving fragments clock skew... 
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts    : b=4, i=0, cg=0, l=0, total=4
      cell areas     : b=40.320um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=40.320um^2
      gate capacitance : top=0.000pF, trunk=0.022pF, leaf=0.239pF, total=0.261pF
      wire capacitance : top=0.000pF, trunk=0.042pF, leaf=0.263pF, total=0.305pF
      wire lengths   : top=0.000um, trunk=266.600um, leaf=1444.790um, total=1711.390um
      sink capacitance : count=282, total=0.239pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Improving fragments clock skew':none
    Clock tree state after 'Improving fragments clock skew':
      clock_tree clk: worst slew is leaf(0.085),trunk(0.007),top(nil), margined worst slew is leaf(0.085),trunk(0.007),top(nil)
      skew_group clk/CON: insertion delay [min=0.067, max=0.077, avg=0.075, sd=0.002], skew [0.010 vs 0.057, 100% {0.067, 0.075, 0.077}] (wid=0.013 ws=0.010) (gid=0.070 gs=0.007)
    Clock network insertion delays are now [0.067ns, 0.077ns] average 0.075ns std.dev 0.002ns
  Improving fragments clock skew done.
  Approximately balancing step... 
    Resolving skew group constraints... 
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Approximately balancing... 
      Approximately balancing, wire and cell delays, iteration 1... 
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts    : b=4, i=0, cg=0, l=0, total=4
          cell areas     : b=40.320um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=40.320um^2
          gate capacitance : top=0.000pF, trunk=0.022pF, leaf=0.239pF, total=0.261pF
          wire capacitance : top=0.000pF, trunk=0.042pF, leaf=0.263pF, total=0.305pF
          wire lengths   : top=0.000um, trunk=266.600um, leaf=1444.790um, total=1711.390um
          sink capacitance : count=282, total=0.239pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1:none
      Approximately balancing, wire and cell delays, iteration 1 done.
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts    : b=4, i=0, cg=0, l=0, total=4
      cell areas     : b=40.320um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=40.320um^2
      gate capacitance : top=0.000pF, trunk=0.022pF, leaf=0.239pF, total=0.261pF
      wire capacitance : top=0.000pF, trunk=0.042pF, leaf=0.263pF, total=0.305pF
      wire lengths   : top=0.000um, trunk=266.600um, leaf=1444.790um, total=1711.390um
      sink capacitance : count=282, total=0.239pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Approximately balancing step':none
    Clock tree state after 'Approximately balancing step':
      clock_tree clk: worst slew is leaf(0.085),trunk(0.007),top(nil), margined worst slew is leaf(0.085),trunk(0.007),top(nil)
      skew_group clk/CON: insertion delay [min=0.067, max=0.077, avg=0.075, sd=0.002], skew [0.010 vs 0.057, 100% {0.067, 0.075, 0.077}] (wid=0.013 ws=0.010) (gid=0.070 gs=0.007)
    Clock network insertion delays are now [0.067ns, 0.077ns] average 0.075ns std.dev 0.002ns
  Approximately balancing step done.
  Fixing clock tree overload... 
    Fixing clock tree overload: 
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts    : b=4, i=0, cg=0, l=0, total=4
      cell areas     : b=40.320um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=40.320um^2
      gate capacitance : top=0.000pF, trunk=0.022pF, leaf=0.239pF, total=0.261pF
      wire capacitance : top=0.000pF, trunk=0.042pF, leaf=0.263pF, total=0.305pF
      wire lengths   : top=0.000um, trunk=266.600um, leaf=1444.790um, total=1711.390um
      sink capacitance : count=282, total=0.239pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Fixing clock tree overload':none
    Clock tree state after 'Fixing clock tree overload':
      clock_tree clk: worst slew is leaf(0.085),trunk(0.007),top(nil), margined worst slew is leaf(0.085),trunk(0.007),top(nil)
      skew_group clk/CON: insertion delay [min=0.067, max=0.077, avg=0.075, sd=0.002], skew [0.010 vs 0.057, 100% {0.067, 0.075, 0.077}] (wid=0.013 ws=0.010) (gid=0.070 gs=0.007)
    Clock network insertion delays are now [0.067ns, 0.077ns] average 0.075ns std.dev 0.002ns
  Fixing clock tree overload done.
  Approximately balancing paths... 
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts    : b=4, i=0, cg=0, l=0, total=4
      cell areas     : b=40.320um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=40.320um^2
      gate capacitance : top=0.000pF, trunk=0.022pF, leaf=0.239pF, total=0.261pF
      wire capacitance : top=0.000pF, trunk=0.042pF, leaf=0.263pF, total=0.305pF
      wire lengths   : top=0.000um, trunk=266.600um, leaf=1444.790um, total=1711.390um
      sink capacitance : count=282, total=0.239pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Approximately balancing paths':none
    Clock tree state after 'Approximately balancing paths':
      clock_tree clk: worst slew is leaf(0.085),trunk(0.007),top(nil), margined worst slew is leaf(0.085),trunk(0.007),top(nil)
      skew_group clk/CON: insertion delay [min=0.067, max=0.077, avg=0.075, sd=0.002], skew [0.010 vs 0.057, 100% {0.067, 0.075, 0.077}] (wid=0.013 ws=0.010) (gid=0.070 gs=0.007)
    Clock network insertion delays are now [0.067ns, 0.077ns] average 0.075ns std.dev 0.002ns
  Approximately balancing paths done.
  Resynthesising clock tree into netlist... 
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree... 
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'mac_8in' of instances=3376 and nets=3655 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design mac_8in.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1272.922M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist... 
  Disconnecting clock tree from netlist done.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  Rebuilding timing graph Clock DAG stats After congestion update:
  Rebuilding timing graph   cell counts    : b=4, i=0, cg=0, l=0, total=4
  Rebuilding timing graph   cell areas     : b=40.320um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=40.320um^2
  Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.022pF, leaf=0.239pF, total=0.261pF
  Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.042pF, leaf=0.263pF, total=0.305pF
  Rebuilding timing graph   wire lengths   : top=0.000um, trunk=266.600um, leaf=1444.790um, total=1711.390um
  Rebuilding timing graph   sink capacitance : count=282, total=0.239pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  Rebuilding timing graph Clock DAG net violations After congestion update:none
  Clock tree state After congestion update:
    clock_tree clk: worst slew is leaf(0.085),trunk(0.007),top(nil), margined worst slew is leaf(0.085),trunk(0.007),top(nil)
    skew_group clk/CON: insertion delay [min=0.067, max=0.077, avg=0.075, sd=0.002], skew [0.010 vs 0.057, 100% {0.067, 0.075, 0.077}] (wid=0.013 ws=0.010) (gid=0.070 gs=0.007)
  Clock network insertion delays are now [0.067ns, 0.077ns] average 0.075ns std.dev 0.002ns
  Improving clock skew... 
    Clock DAG stats after 'Improving clock skew':
      cell counts    : b=4, i=0, cg=0, l=0, total=4
      cell areas     : b=40.320um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=40.320um^2
      gate capacitance : top=0.000pF, trunk=0.022pF, leaf=0.239pF, total=0.261pF
      wire capacitance : top=0.000pF, trunk=0.042pF, leaf=0.263pF, total=0.305pF
      wire lengths   : top=0.000um, trunk=266.600um, leaf=1444.790um, total=1711.390um
      sink capacitance : count=282, total=0.239pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Improving clock skew':none
    Clock tree state after 'Improving clock skew':
      clock_tree clk: worst slew is leaf(0.085),trunk(0.007),top(nil), margined worst slew is leaf(0.085),trunk(0.007),top(nil)
      skew_group clk/CON: insertion delay [min=0.067, max=0.077, avg=0.075, sd=0.002], skew [0.010 vs 0.057, 100% {0.067, 0.075, 0.077}] (wid=0.013 ws=0.010) (gid=0.070 gs=0.007)
    Clock network insertion delays are now [0.067ns, 0.077ns] average 0.075ns std.dev 0.002ns
  Improving clock skew done.
  Reducing clock tree power 3... 
    Initial gate capacitance is (rise=0.261pF fall=0.260pF).
    Resizing gates: 
    Resizing gates: ...
    Resizing gates: ... 20% ..
    Resizing gates: ... 20% ... 40% ..
    Resizing gates: ... 20% ... 40% ... 60% .
    Resizing gates: ... 20% ... 40% ... 60% ... 80% 
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts    : b=4, i=0, cg=0, l=0, total=4
      cell areas     : b=40.320um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=40.320um^2
      gate capacitance : top=0.000pF, trunk=0.022pF, leaf=0.239pF, total=0.261pF
      wire capacitance : top=0.000pF, trunk=0.042pF, leaf=0.263pF, total=0.305pF
      wire lengths   : top=0.000um, trunk=266.600um, leaf=1444.790um, total=1711.390um
      sink capacitance : count=282, total=0.239pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing clock tree power 3':none
    Clock tree state after 'Reducing clock tree power 3':
      clock_tree clk: worst slew is leaf(0.085),trunk(0.007),top(nil), margined worst slew is leaf(0.085),trunk(0.007),top(nil)
      skew_group clk/CON: insertion delay [min=0.067, max=0.077, avg=0.075, sd=0.002], skew [0.010 vs 0.057, 100% {0.067, 0.075, 0.077}] (wid=0.013 ws=0.010) (gid=0.070 gs=0.007)
    Clock network insertion delays are now [0.067ns, 0.077ns] average 0.075ns std.dev 0.002ns
  Reducing clock tree power 3 done.
  Improving insertion delay... 
    Clock DAG stats after improving insertion delay:
      cell counts    : b=4, i=0, cg=0, l=0, total=4
      cell areas     : b=40.320um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=40.320um^2
      gate capacitance : top=0.000pF, trunk=0.022pF, leaf=0.239pF, total=0.261pF
      wire capacitance : top=0.000pF, trunk=0.042pF, leaf=0.263pF, total=0.305pF
      wire lengths   : top=0.000um, trunk=266.600um, leaf=1444.790um, total=1711.390um
      sink capacitance : count=282, total=0.239pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after improving insertion delay:none
    Clock tree state after improving insertion delay:
      clock_tree clk: worst slew is leaf(0.085),trunk(0.007),top(nil), margined worst slew is leaf(0.085),trunk(0.007),top(nil)
      skew_group clk/CON: insertion delay [min=0.067, max=0.077, avg=0.075, sd=0.002], skew [0.010 vs 0.057, 100% {0.067, 0.075, 0.077}] (wid=0.013 ws=0.010) (gid=0.070 gs=0.007)
    Clock network insertion delays are now [0.067ns, 0.077ns] average 0.075ns std.dev 0.002ns
    Clock DAG stats after 'Improving insertion delay':
      cell counts    : b=4, i=0, cg=0, l=0, total=4
      cell areas     : b=40.320um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=40.320um^2
      gate capacitance : top=0.000pF, trunk=0.022pF, leaf=0.239pF, total=0.261pF
      wire capacitance : top=0.000pF, trunk=0.042pF, leaf=0.263pF, total=0.305pF
      wire lengths   : top=0.000um, trunk=266.600um, leaf=1444.790um, total=1711.390um
      sink capacitance : count=282, total=0.239pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Improving insertion delay':none
    Clock tree state after 'Improving insertion delay':
      clock_tree clk: worst slew is leaf(0.085),trunk(0.007),top(nil), margined worst slew is leaf(0.085),trunk(0.007),top(nil)
      skew_group clk/CON: insertion delay [min=0.067, max=0.077, avg=0.075, sd=0.002], skew [0.010 vs 0.057, 100% {0.067, 0.075, 0.077}] (wid=0.013 ws=0.010) (gid=0.070 gs=0.007)
    Clock network insertion delays are now [0.067ns, 0.077ns] average 0.075ns std.dev 0.002ns
  Improving insertion delay done.
  Total capacitance is (rise=0.566pF fall=0.566pF), of which (rise=0.305pF fall=0.305pF) is wire, and (rise=0.261pF fall=0.260pF) is gate.
  Legalizer releasing space for clock trees... 
  Legalizer releasing space for clock trees done.
  Updating netlist... 
*
* Starting clock placement refinement...
*
* First pass: Refine non-clock instances...
*
*** Starting refinePlace (0:05:14 mem=1338.2M) ***
Total net bbox length = 4.057e+04 (2.081e+04 1.976e+04) (ext = 9.612e+03)
Density distribution unevenness ratio = 15.986%
Move report: Detail placement moves 12 insts, mean move: 1.60 um, max move: 3.60 um
	Max move on inst (FE_RC_357_0): (11.80, 44.20) --> (13.60, 42.40)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1338.2MB
Summary Report:
Instances move: 12 (out of 3090 movable)
Mean displacement: 1.60 um
Max displacement: 3.60 um (Instance: FE_RC_357_0) (11.8, 44.2) -> (13.6, 42.4)
	Length: 7 sites, height: 1 rows, site name: core, cell type: NR2D2
	Violation at original loc: Placement Blockage Violation
Total net bbox length = 4.058e+04 (2.082e+04 1.976e+04) (ext = 9.613e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1338.2MB
*** Finished refinePlace (0:05:14 mem=1338.2M) ***
*
* Second pass: Refine clock instances...
*
*** Starting refinePlace (0:05:14 mem=1338.2M) ***
Total net bbox length = 4.058e+04 (2.082e+04 1.976e+04) (ext = 9.613e+03)
Density distribution unevenness ratio = 10.927%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1338.2MB
Summary Report:
Instances move: 0 (out of 3376 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.058e+04 (2.082e+04 1.976e+04) (ext = 9.613e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1338.2MB
*** Finished refinePlace (0:05:14 mem=1338.2M) ***
*
* No clock instances moved during refinement.
*
* Finished with clock placement refinement.
*

    Rebuilding timing graph... 
    Rebuilding timing graph done.
    Clock implementation routing... Net route status summary:
  Clock:         5 (unrouted=5, trialRouted=0, noStatus=0, routed=0, fixed=0)
  Non-clock:  3644 (unrouted=0, trialRouted=3644, noStatus=0, routed=0, fixed=0)
(Not counting 6 nets with <2 term connections)

      Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'mac_8in' of instances=3376 and nets=3655 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design mac_8in.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1339.695M)

      Updating RC parasitics by calling: "extractRC -noRouteCheck" done.

CCOPT: Preparing to route 5 clock nets with NanoRoute.
  All net are default rule.
  Removed pre-existing routes for 5 nets.
  Preferred NanoRoute mode settings: Current

  drouteAutoStop = "false"
  drouteEndIteration = "20"
  drouteExpDeterministicMultiThread = "true"
  envHonorGlobalRoute = "false"
  grouteExpUseNanoRoute2 = "false"
  routeAllowPinAsFeedthrough = "false"
  routeExpDeterministicMultiThread = "true"
  routeSelectedNetOnly = "true"
  routeWithEco = "true"
  routeWithSiDriven = "false"
  routeWithTimingDriven = "false"
      Clock detailed routing... 
globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 20
#setNanoRouteMode -routeAllowPinAsFeedthrough "false"
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Mon Mar 10 10:35:16 2025
#
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 3653 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1042.19 (MB), peak = 1144.25 (MB)
#Merging special wires...
#reading routing guides ......
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Mon Mar 10 10:35:25 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Mon Mar 10 10:35:25 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H         714          78        2862    62.65%
#  Metal 2        V         721          82        2862     4.16%
#  Metal 3        H         792           0        2862     1.29%
#  Metal 4        V         494         309        2862     5.45%
#  Metal 5        H         792           0        2862     0.00%
#  Metal 6        V         803           0        2862     0.00%
#  Metal 7        H         198           0        2862     0.00%
#  Metal 8        V         201           0        2862     0.00%
#  --------------------------------------------------------------
#  Total                   4715       7.31%  22896     9.19%
#
#  5 nets (0.14%) with 1 preferred extra spacing.
#
#
#Routing guide is on.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1043.23 (MB), peak = 1144.25 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1047.32 (MB), peak = 1144.25 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1047.45 (MB), peak = 1144.25 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 6 (skipped).
#Total number of selected nets for routing = 5.
#Total number of unselected nets (but routable) for routing = 3644 (skipped).
#Total number of nets in the design = 3655.
#
#3644 skipped nets do not have any wires.
#5 routable nets have only global wires.
#5 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  5               0  
#------------------------------------------------
#        Total                  5               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                  5                 12            3632  
#-------------------------------------------------------------------
#        Total                  5                 12            3632  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      8(0.30%)   (0.30%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      8(0.04%)   (0.04%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.07% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 1725 um.
#Total half perimeter of net bounding box = 720 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 6 um.
#Total wire length on LAYER M3 = 876 um.
#Total wire length on LAYER M4 = 834 um.
#Total wire length on LAYER M5 = 6 um.
#Total wire length on LAYER M6 = 3 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 793
#Up-Via Summary (total 793):
#           
#-----------------------
#  Metal 1          290
#  Metal 2          263
#  Metal 3          236
#  Metal 4            2
#  Metal 5            2
#-----------------------
#                   793 
#
#Total number of involved priority nets 5
#Maximum src to sink distance for priority net 177.3
#Average of max src_to_sink distance for priority net 143.9
#Average of ave src_to_sink distance for priority net 85.8
#Max overcon = 1 tracks.
#Total overcon = 0.04%.
#Worst layer Gcell overcon rate = 0.30%.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1047.55 (MB), peak = 1144.25 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1043.98 (MB), peak = 1144.25 (MB)
#Start Track Assignment.
#Done with 191 horizontal wires in 1 hboxes and 176 vertical wires in 1 hboxes.
#Done with 2 horizontal wires in 1 hboxes and 2 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 1912 um.
#Total half perimeter of net bounding box = 720 um.
#Total wire length on LAYER M1 = 170 um.
#Total wire length on LAYER M2 = 5 um.
#Total wire length on LAYER M3 = 880 um.
#Total wire length on LAYER M4 = 847 um.
#Total wire length on LAYER M5 = 5 um.
#Total wire length on LAYER M6 = 4 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 793
#Up-Via Summary (total 793):
#           
#-----------------------
#  Metal 1          290
#  Metal 2          263
#  Metal 3          236
#  Metal 4            2
#  Metal 5            2
#-----------------------
#                   793 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1046.47 (MB), peak = 1144.25 (MB)
#
#Cpu time = 00:00:08
#Elapsed time = 00:00:08
#Increased memory = 17.28 (MB)
#Total memory = 1046.51 (MB)
#Peak memory = 1144.25 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 24.7% of the total area was rechecked for DRC, and 65.4% required routing.
#    number of violations = 0
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1090.38 (MB), peak = 1144.25 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1053.73 (MB), peak = 1144.25 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 1795 um.
#Total half perimeter of net bounding box = 720 um.
#Total wire length on LAYER M1 = 2 um.
#Total wire length on LAYER M2 = 110 um.
#Total wire length on LAYER M3 = 905 um.
#Total wire length on LAYER M4 = 778 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 820
#Total number of multi-cut vias = 4 (  0.5%)
#Total number of single cut vias = 816 ( 99.5%)
#Up-Via Summary (total 820):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1         285 ( 98.6%)         4 (  1.4%)        289
#  Metal 2         268 (100.0%)         0 (  0.0%)        268
#  Metal 3         263 (100.0%)         0 (  0.0%)        263
#-----------------------------------------------------------
#                  816 ( 99.5%)         4 (  0.5%)        820 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 5.51 (MB)
#Total memory = 1052.02 (MB)
#Peak memory = 1144.25 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 5.51 (MB)
#Total memory = 1052.02 (MB)
#Peak memory = 1144.25 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:12
#Elapsed time = 00:00:12
#Increased memory = 33.02 (MB)
#Total memory = 1045.63 (MB)
#Peak memory = 1144.25 (MB)
#Number of warnings = 28
#Total number of warnings = 28
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Mar 10 10:35:29 2025
#

      Clock detailed routing done.
Checking guided vs. routed lengths for 5 nets...

      
      Guided max path lengths
      =======================
      
      ---------------------------------------
      From (um)    To (um)    Number of paths
      ---------------------------------------
       100.000     120.000           3
       120.000     140.000           1
       140.000     160.000           0
       160.000     180.000           1
      ---------------------------------------
      
      Deviation of routing from guided max path lengths
      =================================================
      
      -------------------------------------
      From (%)    To (%)    Number of paths
      -------------------------------------
      below        0.000           1
        0.000     10.000           2
       10.000     20.000           0
       20.000     30.000           1
       30.000     40.000           0
       40.000     50.000           0
       50.000     60.000           1
      -------------------------------------
      

    Top 5 notable deviations of routed length from guided length
    =============================================================

    Net CTS_14 (65 terminals)
    Guided length:  max path =   112.088um, total =   387.868um
    Routed length:  max path =   174.200um, total =   444.800um
    Deviation:      max path =    55.414%,  total =    14.678%

    Net CTS_13 (75 terminals)
    Guided length:  max path =   113.183um, total =   390.408um
    Routed length:  max path =   145.800um, total =   431.880um
    Deviation:      max path =    28.819%,  total =    10.623%

    Net CTS_16 (77 terminals)
    Guided length:  max path =   104.002um, total =   348.022um
    Routed length:  max path =   112.600um, total =   395.800um
    Deviation:      max path =     8.267%,  total =    13.728%

    Net CTS_15 (69 terminals)
    Guided length:  max path =   127.308um, total =   318.493um
    Routed length:  max path =   121.800um, total =   353.380um
    Deviation:      max path =    -4.326%,  total =    10.954%

    Net clk (5 terminals)
    Guided length:  max path =   167.243um, total =   266.600um
    Routed length:  max path =   170.000um, total =   276.180um
    Deviation:      max path =     1.649%,  total =     3.593%

Set FIXED routing status on 5 net(s)
Set FIXED placed status on 4 instance(s)
Net route status summary:
  Clock:         5 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=5)
  Non-clock:  3644 (unrouted=3644, trialRouted=0, noStatus=0, routed=0, fixed=0)
(Not counting 6 nets with <2 term connections)

CCOPT: Done with clock implementation routing.


CCOPT: Starting congestion repair using flow wrapper.
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=2648 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 5  numPreroutedWires = 910
[NR-eagl] Read numTotalNets=3649  numIgnoredNets=5
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 0 
[NR-eagl] id=0  routeTrackId=0  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eagl] Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[NR-eagl] Rule id 1. Nets 3644 
[NR-eagl] id=1  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 12 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.395000e+03um
[NR-eagl] 
[NR-eagl] Layer group 2: route 3632 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.02% V. EstWL: 4.100580e+04um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 2.400000e+00um, number of vias: 11126
[NR-eagl] Layer2(M2)(V) length: 1.610604e+04um, number of vias: 15367
[NR-eagl] Layer3(M3)(H) length: 1.915460e+04um, number of vias: 1016
[NR-eagl] Layer4(M4)(V) length: 3.677729e+03um, number of vias: 453
[NR-eagl] Layer5(M5)(H) length: 3.686791e+03um, number of vias: 356
[NR-eagl] Layer6(M6)(V) length: 2.244585e+03um, number of vias: 127
[NR-eagl] Layer7(M7)(H) length: 1.080200e+03um, number of vias: 145
[NR-eagl] Layer8(M8)(V) length: 4.834000e+02um, number of vias: 0
[NR-eagl] Total length: 4.643575e+04um, number of vias: 28590
End of congRepair (cpu=0:00:00.1, real=0:00:00.0)

CCOPT: Done with congestion repair using flow wrapper.

    Clock implementation routing done.
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'mac_8in' of instances=3376 and nets=3655 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design mac_8in.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1287.051M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Rebuilding timing graph... 
    Rebuilding timing graph done.
    
    Routing Correlation Report
    ==========================
    
    Top/Trunk Low-Fanout (<=5) Routes:
    
    ------------------------------------------------------------------------------------------------------------------------------
    Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
                                  Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
    ------------------------------------------------------------------------------------------------------------------------------
    Gate Delay           ns          0.000        0.000        -         0.000        0.000      1.000      1.000         1.000
    S->S Wire Len.       um         82.218       83.748      1.019      64.247       64.810      1.000      1.008         0.991
    S->S Wire Res.       Ohm        94.301       98.366      1.043      71.882       74.235      0.999      1.032         0.967
    S->S Wire Res./um    Ohm         0.931        0.956      1.026       0.522        0.538      0.999      1.029         0.971
    Total Wire Len.      um        133.300      137.370      1.031     188.515      194.271      1.000      1.031         0.970
    Trans. Time          ns          0.005        0.005      1.030       0.003        0.003      0.999      1.040         0.959
    Wire Cap.            fF         20.920       21.292      1.018      29.585       30.111      1.000      1.018         0.983
    Wire Cap./um         fF          0.078        0.077      0.988       0.111        0.110      1.000      0.988         1.013
    Wire Delay           ns          0.002        0.002      1.038       0.001        0.002      0.998      1.057         0.942
    Wire Skew            ns          0.001        0.001      1.043       0.002        0.002      1.000      1.043         0.958
    ------------------------------------------------------------------------------------------------------------------------------
    
    Leaf Routes:
    
    ------------------------------------------------------------------------------------------------------------------------------
    Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
                                  Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
    ------------------------------------------------------------------------------------------------------------------------------
    Gate Delay           ns          0.066        0.065      0.984      0.003         0.003      0.877      0.798         0.963
    S->S Wire Len.       um         65.745       79.074      1.203     27.159        38.817      0.640      0.915         0.448
    S->S Wire Res.       Ohm        96.079      107.383      1.118     39.190        49.934      0.632      0.805         0.496
    S->S Wire Res./um    Ohm         1.495        1.389      0.929      0.224         0.116      0.832      0.431         1.607
    Total Wire Len.      um        361.197      380.150      1.052     34.457        37.837      0.967      1.062         0.880
    Trans. Time          ns          0.082        0.082      1.010      0.003         0.004      0.786      0.818         0.754
    Wire Cap.            fF         65.841       65.661      0.997      6.445         6.870      0.960      1.023         0.900
    Wire Cap./um         fF          0.182        0.173      0.947      0.007         0.005      0.955      0.773         1.180
    Wire Delay           ns          0.006        0.008      1.224      0.002         0.003      0.587      0.820         0.420
    Wire Skew            ns          0.000        0.000        -        0.000         0.000      1.000      1.000         1.000
    ------------------------------------------------------------------------------------------------------------------------------
    
    S->S: Measured source-to-sink; PPMCC: Pearson Product Moment Correlation Coefficient
    
    Top Wire Delay Differences (Top/Trunk Low-Fanout routes):
    
    ----------------------------------------------------
    Route Sink Pin                        Difference (%)
    ----------------------------------------------------
    CTS_ccl_BUF_CLOCK_NODE_UID_A45bb/I        -6.667
    CTS_ccl_BUF_CLOCK_NODE_UID_A45b9/I        -6.250
    CTS_ccl_BUF_CLOCK_NODE_UID_A45ba/I        -5.128
    CTS_ccl_BUF_CLOCK_NODE_UID_A45bc/I         5.000
    ----------------------------------------------------
    
    Clock Tree Layer Assignment (Top/Trunk Low-Fanout Routes):
    
    -----------------------------------------------------------------------------------------------
    Layer                        Pre-Route    Post-Route    Res.           Cap.          RC
                                                            (Ohm um^-1)    (fF um^-1)    (fs um^-2)
    -----------------------------------------------------------------------------------------------
    M2                             0.000um      1.940um        1.599         0.282         0.451
    M3                            98.235um    103.200um        1.599         0.282         0.451
    M4                           168.365um    169.600um        1.599         0.282         0.451
    Preferred Layer Adherence    100.000%      99.294%           -             -             -
    -----------------------------------------------------------------------------------------------
    
    No transition time violation increases to report
    
    Top Wire Delay Differences (Leaf routes):
    
    -------------------------------------
    Route Sink Pin         Difference (%)
    -------------------------------------
    product2_reg_14_/CP       -241.860
    product3_reg_11_/CP       -226.667
    product2_reg_13_/CP       -219.565
    product3_reg_10_/CP       -180.769
    product2_reg_15_/CP       -170.370
    -------------------------------------
    
    Clock Tree Layer Assignment (Leaf Routes):
    
    -----------------------------------------------------------------------------------------------
    Layer                        Pre-Route    Post-Route    Res.           Cap.          RC
                                                            (Ohm um^-1)    (fF um^-1)    (fs um^-2)
    -----------------------------------------------------------------------------------------------
    M1                             0.000um      2.400um        1.787         0.272         0.487
    M2                             0.000um    108.200um        1.599         0.282         0.451
    M3                           727.225um    801.800um        1.599         0.282         0.451
    M4                           717.565um    608.200um        1.599         0.282         0.451
    Preferred Layer Adherence    100.000%      92.727%           -             -             -
    -----------------------------------------------------------------------------------------------
    
    No transition time violation increases to report
    
    Via Selection for Estimated Routes (rule default):
    
    ----------------------------------------------------------------
    Layer    Via Cell        Res.     Cap.     RC       Top of Stack
    Range                    (Ohm)    (fF)     (fs)     Only
    ----------------------------------------------------------------
    M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
    M2-M3    VIA23_1cut      1.500    0.030    0.046    false
    M3-M4    VIA34_1cut      1.500    0.030    0.046    false
    M4-M5    VIA45_1cut      1.500    0.030    0.046    false
    M5-M6    VIA56_1cut      1.500    0.028    0.043    false
    M6-M7    VIA67_1cut      0.220    0.099    0.022    false
    M7-M8    VIA78_1cut      0.220    0.119    0.026    false
    ----------------------------------------------------------------
    
    Post-Route Via Usage Statistics:
    
    ------------------------------------------------------------------------------------------------------------------------------------------------
    Layer    Via Cell          Res.     Cap.     RC       Leaf     Leaf Usage    Leaf    Trunk    Trunk Usage    Trunk    Top      Top Usage    Top
    Range                      (Ohm)    (fF)     (fs)     Usage    (%)           Tags    Usage    (%)            Tags     Usage    (%)          Tags
                                                          Count                          Count                            Count                 
    ------------------------------------------------------------------------------------------------------------------------------------------------
    M1-M2    VIA12_1cut        1.500    0.032    0.047       2          1%        -        -           -           -        -          -         -
    M1-M2    VIA12_1cut_V      1.500    0.032    0.047     279         98%       ER        4         100%        ER         -          -         -
    M1-M2    VIA12_2cut_N      0.750    0.059    0.044       3          1%        -        -           -           -        -          -         -
    M1-M2    VIA12_2cut_S      0.750    0.059    0.044       1          0%        -        -           -           -        -          -         -
    M2-M3    VIA23_1cut        1.500    0.030    0.046     264        100%       ER        4         100%        ER         -          -         -
    M3-M4    VIA34_1cut        1.500    0.030    0.046     255        100%       ER        7         100%        ER         -          -         -
    M3-M4    VIA34_1stack_E    1.500    0.059    0.089       1          0%        -        -           -           -        -          -         -
    ------------------------------------------------------------------------------------------------------------------------------------------------
    
    Tag Key:
    	E=Used for route estimates;
    	R=Most frequently used by router for this net type and layer transition.
    
    
    Clock DAG stats after routing clock trees:
      cell counts    : b=4, i=0, cg=0, l=0, total=4
      cell areas     : b=40.320um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=40.320um^2
      gate capacitance : top=0.000pF, trunk=0.022pF, leaf=0.239pF, total=0.261pF
      wire capacitance : top=0.000pF, trunk=0.043pF, leaf=0.263pF, total=0.305pF
      wire lengths   : top=0.000um, trunk=274.740um, leaf=1520.600um, total=1795.340um
      sink capacitance : count=282, total=0.239pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after routing clock trees:none
    Clock tree state after routing clock trees:
      clock_tree clk: worst slew is leaf(0.085),trunk(0.007),top(nil), margined worst slew is leaf(0.085),trunk(0.007),top(nil)
      skew_group clk/CON: insertion delay [min=0.067, max=0.082, avg=0.075, sd=0.003], skew [0.015 vs 0.057, 100% {0.067, 0.075, 0.082}] (wid=0.019 ws=0.015) (gid=0.068 gs=0.005)
    Clock network insertion delays are now [0.067ns, 0.082ns] average 0.075ns std.dev 0.003ns
    Legalizer reserving space for clock trees... 
    Legalizer reserving space for clock trees done.
    PostConditioning... 
      Update timing... 
        Updating timing graph... 
          
#################################################################################
# Design Stage: PreRoute
# Design Name: mac_8in
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1425.18 CPU=0:00:00.4 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 1425.2M) ***
        Updating timing graph done.
        Updating latch analysis... 
        Updating latch analysis done.
      Update timing done.
      Invalidating timing
      PostConditioning active optimizations:
       - DRV fixing with cell sizing
      
      Currently running CTS, using active skew data
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      Rebuilding timing graph Clock DAG stats PostConditioning before bufferablility reset:
      Rebuilding timing graph   cell counts    : b=4, i=0, cg=0, l=0, total=4
      Rebuilding timing graph   cell areas     : b=40.320um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=40.320um^2
      Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.022pF, leaf=0.239pF, total=0.261pF
      Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.043pF, leaf=0.263pF, total=0.305pF
      Rebuilding timing graph   wire lengths   : top=0.000um, trunk=274.740um, leaf=1520.600um, total=1795.340um
      Rebuilding timing graph   sink capacitance : count=282, total=0.239pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      Rebuilding timing graph Clock DAG net violations PostConditioning before bufferablility reset:none
      Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
      Clock DAG stats PostConditioning initial state:
        cell counts    : b=4, i=0, cg=0, l=0, total=4
        cell areas     : b=40.320um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=40.320um^2
        gate capacitance : top=0.000pF, trunk=0.022pF, leaf=0.239pF, total=0.261pF
        wire capacitance : top=0.000pF, trunk=0.043pF, leaf=0.263pF, total=0.305pF
        wire lengths   : top=0.000um, trunk=274.740um, leaf=1520.600um, total=1795.340um
        sink capacitance : count=282, total=0.239pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      Clock DAG net violations PostConditioning initial state:none
      Recomputing CTS skew targets... 
        Resolving skew group constraints... 
          Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
        Resolving skew group constraints done.
      Recomputing CTS skew targets done.
      Fixing DRVs... 
        Fixing clock tree DRVs: 
        Fixing clock tree DRVs: ...
        Fixing clock tree DRVs: ... 20% ... 40% 
        Fixing clock tree DRVs: ... 20% ... 40% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ... 100% 
        CCOpt-PostConditioning: considered: 5, tested: 5, violation detected: 0, cannot run: 0, attempted: 0, failed: 0, sized: 0
        
        PRO Statistics: Fix DRVs (cell sizing):
        =======================================
        
        Cell changes by Net Type:
        
        ------------------------------
        Net Type    Attempted    Sized
        ------------------------------
        top             0          0
        trunk           0          0
        leaf            0          0
        ------------------------------
        Total       -              0
        ------------------------------
        
        Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
        Max. move: 0.000um, Min. move: 1073741.823um, Avg. move: N/A
        
        Clock DAG stats PostConditioning after DRV fixing:
          cell counts    : b=4, i=0, cg=0, l=0, total=4
          cell areas     : b=40.320um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=40.320um^2
          gate capacitance : top=0.000pF, trunk=0.022pF, leaf=0.239pF, total=0.261pF
          wire capacitance : top=0.000pF, trunk=0.043pF, leaf=0.263pF, total=0.305pF
          wire lengths   : top=0.000um, trunk=274.740um, leaf=1520.600um, total=1795.340um
          sink capacitance : count=282, total=0.239pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        Clock DAG net violations PostConditioning after DRV fixing:none
        Clock tree state PostConditioning after DRV fixing:
          clock_tree clk: worst slew is leaf(0.085),trunk(0.007),top(nil), margined worst slew is leaf(0.085),trunk(0.007),top(nil)
          skew_group clk/CON: insertion delay [min=0.067, max=0.082, avg=0.075, sd=0.003], skew [0.015 vs 0.057, 100% {0.067, 0.075, 0.082}] (wid=0.019 ws=0.015) (gid=0.068 gs=0.005)
        Clock network insertion delays are now [0.067ns, 0.082ns] average 0.075ns std.dev 0.003ns
      Fixing DRVs done.
      
      Slew Diagnostics: After DRV fixing
      ==================================
      
      Global Causes:
      
      -------------------------------------
      Cause
      -------------------------------------
      DRV fixing with buffering is disabled
      -------------------------------------
      
      Top 5 overslews:
      
      ---------------------------------
      Overslew    Causes    Driving Pin
      ---------------------------------
        (empty table)
      ---------------------------------
      
      Slew Diagnostics Counts:
      
      -------------------
      Cause    Occurences
      -------------------
        (empty table)
      -------------------
      
      Reconnecting optimized routes... 
      Reconnecting optimized routes done.
Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unneccessary.
      Set dirty flag on 0 insts, 0 nets
      Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'mac_8in' of instances=3376 and nets=3655 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design mac_8in.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1302.047M)

      Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      Rebuilding timing graph Clock DAG stats PostConditioning final:
      Rebuilding timing graph   cell counts    : b=4, i=0, cg=0, l=0, total=4
      Rebuilding timing graph   cell areas     : b=40.320um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=40.320um^2
      Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.022pF, leaf=0.239pF, total=0.261pF
      Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.043pF, leaf=0.263pF, total=0.305pF
      Rebuilding timing graph   wire lengths   : top=0.000um, trunk=274.740um, leaf=1520.600um, total=1795.340um
      Rebuilding timing graph   sink capacitance : count=282, total=0.239pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      Rebuilding timing graph Clock DAG net violations PostConditioning final:none
    PostConditioning done.
Net route status summary:
  Clock:         5 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=5)
  Non-clock:  3644 (unrouted=0, trialRouted=3644, noStatus=0, routed=0, fixed=0)
(Not counting 6 nets with <2 term connections)
    Clock DAG stats after post-conditioning:
      cell counts    : b=4, i=0, cg=0, l=0, total=4
      cell areas     : b=40.320um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=40.320um^2
      gate capacitance : top=0.000pF, trunk=0.022pF, leaf=0.239pF, total=0.261pF
      wire capacitance : top=0.000pF, trunk=0.043pF, leaf=0.263pF, total=0.305pF
      wire lengths   : top=0.000um, trunk=274.740um, leaf=1520.600um, total=1795.340um
      sink capacitance : count=282, total=0.239pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after post-conditioning:none
    Clock tree state after post-conditioning:
      clock_tree clk: worst slew is leaf(0.085),trunk(0.007),top(nil), margined worst slew is leaf(0.085),trunk(0.007),top(nil)
      skew_group clk/CON: insertion delay [min=0.067, max=0.082, avg=0.075, sd=0.003], skew [0.015 vs 0.057, 100% {0.067, 0.075, 0.082}] (wid=0.019 ws=0.015) (gid=0.068 gs=0.005)
    Clock network insertion delays are now [0.067ns, 0.082ns] average 0.075ns std.dev 0.003ns
  Updating netlist done.
  
  Clock DAG stats at end of CTS:
  ==============================
  
  ------------------------------
  Cell type      Count    Area
  ------------------------------
  Buffers          4      40.320
  Inverters        0       0.000
  Clock Gates      0       0.000
  Clock Logic      0       0.000
  All              4      40.320
  ------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top          0.000
  Trunk      274.740
  Leaf      1520.600
  Total     1795.340
  --------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.022    0.043    0.065
  Leaf     0.239    0.263    0.502
  Total    0.261    0.305    0.566
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
   282     0.239     0.001       0.000      0.001    0.001
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock tree summary at end of CTS:
  =================================
  
  -----------------------------------------------------
  Clock Tree        Worst Trunk Slew    Worst Leaf Slew
  -----------------------------------------------------
  clock_tree clk         0.007               0.085
  -----------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner      Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  WC:setup.late    clk/CON       0.067     0.082     0.015       0.057         0.015           0.011           0.075        0.003     100% {0.067, 0.075, 0.082}
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  Clock network insertion delays are now [0.067ns, 0.082ns] average 0.075ns std.dev 0.003ns
  
  Found a total of 0 clock tree pins with a slew violation.
  
Synthesizing clock trees done.
Connecting clock gate test enables... 
Connecting clock gate test enables done.
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

Setting all clocks to propagated mode.
CON
Resetting all latency settings from fanout cone of clock 'clk'
Resetting all latency settings from fanout cone of clock 'clk'
Clock DAG stats after update timingGraph:
  cell counts    : b=4, i=0, cg=0, l=0, total=4
  cell areas     : b=40.320um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=40.320um^2
  gate capacitance : top=0.000pF, trunk=0.022pF, leaf=0.239pF, total=0.261pF
  wire capacitance : top=0.000pF, trunk=0.043pF, leaf=0.263pF, total=0.305pF
  wire lengths   : top=0.000um, trunk=274.740um, leaf=1520.600um, total=1795.340um
  sink capacitance : count=282, total=0.239pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
Clock DAG net violations after update timingGraph:none
Clock tree state after update timingGraph:
  clock_tree clk: worst slew is leaf(0.085),trunk(0.007),top(nil), margined worst slew is leaf(0.085),trunk(0.007),top(nil)
  skew_group clk/CON: insertion delay [min=0.067, max=0.082, avg=0.075, sd=0.003], skew [0.015 vs 0.057, 100% {0.067, 0.075, 0.082}] (wid=0.019 ws=0.015) (gid=0.068 gs=0.005)
Clock network insertion delays are now [0.067ns, 0.082ns] average 0.075ns std.dev 0.003ns
Logging CTS constraint violations... 
  No violations found.
Logging CTS constraint violations done.
Synthesizing clock trees with CCOpt done.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1293.9M, totSessionCpu=0:05:30 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.1
setUsefulSkewMode -noEcoRoute
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1293.9M)
Compute RC Scale Done ...
** Profile ** Start :  cpu=0:00:00.0, mem=1484.0M
** Profile ** Other data :  cpu=0:00:00.0, mem=1484.0M
#################################################################################
# Design Stage: PreRoute
# Design Name: mac_8in
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1498.12 CPU=0:00:00.3 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 1498.1M) ***
*** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:05:30 mem=1498.1M)
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=1498.1M
** Profile ** DRVs :  cpu=0:00:00.0, mem=1498.1M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.001  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   436   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.735%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1498.1M
**optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 1372.9M, totSessionCpu=0:05:30 **
** INFO : this run is activating low effort ccoptDesign flow

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 3376

Instance distribution across the VT partitions:

 LVT : inst = 1429 (42.3%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 1429 (42.3%)

 HVT : inst = 1947 (57.7%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 1947 (57.7%)

Reporting took 0 sec
*** Starting optimizing excluded clock nets MEM= 1372.9M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1372.9M) ***
*** Starting optimizing excluded clock nets MEM= 1372.9M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1372.9M) ***
Include MVT Delays for Hold Opt
*** Timing NOT met, worst failing slack is 0.001
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 750
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 750
**INFO: Num dontuse cells 97, Num usable cells 750
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 750
**INFO: Num dontuse cells 97, Num usable cells 750
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 750
Info: 5 nets with fixed/cover wires excluded.
Info: 5 clock nets excluded from IPO operation.
**optDesign ... cpu = 0:00:02, real = 0:00:01, mem = 1368.9M, totSessionCpu=0:05:31 **
** Profile ** Start :  cpu=0:00:00.0, mem=1368.9M
** Profile ** Other data :  cpu=0:00:00.0, mem=1368.9M
** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1376.9M
** Profile ** DRVs :  cpu=0:00:00.1, mem=1376.9M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.001  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   436   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.735%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1376.9M
Info: 5 nets with fixed/cover wires excluded.
Info: 5 clock nets excluded from IPO operation.
WC_VIEW BC_VIEW

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1139.55MB/1139.55MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1139.55MB/1139.55MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1139.55MB/1139.55MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-10 10:35:33 (2025-Mar-10 17:35:33 GMT)
2025-Mar-10 10:35:33 (2025-Mar-10 17:35:33 GMT): 10%
2025-Mar-10 10:35:33 (2025-Mar-10 17:35:33 GMT): 20%
2025-Mar-10 10:35:33 (2025-Mar-10 17:35:33 GMT): 30%
2025-Mar-10 10:35:33 (2025-Mar-10 17:35:33 GMT): 40%
2025-Mar-10 10:35:33 (2025-Mar-10 17:35:33 GMT): 50%
2025-Mar-10 10:35:33 (2025-Mar-10 17:35:33 GMT): 60%
2025-Mar-10 10:35:33 (2025-Mar-10 17:35:33 GMT): 70%
2025-Mar-10 10:35:33 (2025-Mar-10 17:35:33 GMT): 80%
2025-Mar-10 10:35:33 (2025-Mar-10 17:35:33 GMT): 90%

Finished Levelizing
2025-Mar-10 10:35:33 (2025-Mar-10 17:35:33 GMT)

Starting Activity Propagation
2025-Mar-10 10:35:33 (2025-Mar-10 17:35:33 GMT)
2025-Mar-10 10:35:33 (2025-Mar-10 17:35:33 GMT): 10%
2025-Mar-10 10:35:33 (2025-Mar-10 17:35:33 GMT): 20%
2025-Mar-10 10:35:33 (2025-Mar-10 17:35:33 GMT): 30%

Finished Activity Propagation
2025-Mar-10 10:35:33 (2025-Mar-10 17:35:33 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=1139.58MB/1139.58MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-10 10:35:33 (2025-Mar-10 17:35:33 GMT)
 ... Calculating switching power
2025-Mar-10 10:35:33 (2025-Mar-10 17:35:33 GMT): 10%
2025-Mar-10 10:35:33 (2025-Mar-10 17:35:33 GMT): 20%
2025-Mar-10 10:35:33 (2025-Mar-10 17:35:33 GMT): 30%
2025-Mar-10 10:35:33 (2025-Mar-10 17:35:33 GMT): 40%
2025-Mar-10 10:35:33 (2025-Mar-10 17:35:33 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-10 10:35:34 (2025-Mar-10 17:35:34 GMT): 60%
2025-Mar-10 10:35:34 (2025-Mar-10 17:35:34 GMT): 70%
2025-Mar-10 10:35:34 (2025-Mar-10 17:35:34 GMT): 80%
2025-Mar-10 10:35:34 (2025-Mar-10 17:35:34 GMT): 90%

Finished Calculating power
2025-Mar-10 10:35:34 (2025-Mar-10 17:35:34 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1139.58MB/1139.58MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1139.58MB/1139.58MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=1139.58MB/1139.58MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-10 10:35:34 (2025-Mar-10 17:35:34 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: mac_8in
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        4.86437692 	   64.1259%
Total Switching Power:       2.62064026 	   34.5472%
Total Leakage Power:         0.10065343 	    1.3269%
Total Power:                 7.58567063
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         2.356      0.1024     0.01564       2.474       32.61
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                      2.371       2.112     0.08412       4.566        60.2
Clock (Combinational)             0.1382      0.4065   0.0008912      0.5456       7.193
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              4.864       2.621      0.1007       7.586         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      4.864       2.621      0.1007       7.586         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                               0.1382      0.4065   0.0008912      0.5456       7.193
-----------------------------------------------------------------------------------------
Total                             0.1382      0.4065   0.0008912      0.5456       7.193
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:   CTS_ccl_BUF_clk_G0_L1_1 (CKBD16): 	    0.1416
* 		Highest Leakage Power:                     U2349 (FA1D4): 	 0.0002621
* 		Total Cap: 	1.54102e-11 F
* 		Total instances in design:  3376
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1139.58MB/1139.58MB)

Begin: Power Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 56.73
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    56.73%|        -|   0.000|   0.000|   0:00:00.0| 1522.5M|
|    56.73%|        0|   0.000|   0.000|   0:00:04.0| 1522.5M|
|    56.73%|        5|   0.000|   0.000|   0:00:01.0| 1524.5M|
**INFO (INTERRUPT): The current script will stop before next command.
**INFO (INTERRUPT): One more Ctrl-C to exit Innovus ...
Innovus terminated by user interrupt.
