# My Vitis Projects

***Version: Vitis 2022.2***

Board: `xilinx_u280_gen3x16_xdma_1_202211_1`

## Reference:

- **Project Execution** : [Vitis_Accel_Examples (2022.2)](https://github.com/Xilinx/Vitis_Accel_Examples/tree/2022.2)

- **Creating an RTL Kernel with User Logic** : [Vitis_Tutorials: rtl_kernel_workflow (2022.2)](https://github.com/Xilinx/Vitis-Tutorials/tree/2022.2/Hardware_Acceleration/Feature_Tutorials/01-rtl_kernel_workflow) 

    - Or refer to my project: [Connect_RTL_Kernel_and_C_Kernel / RTL_Kernel_Creation](https://github.com/tuhao-arstia/Vitis_Project/tree/main/rtl_kernel_practice/RTL_Kernel_Creation)

---
---

| Project List | Description |
| :---: | :--- |
| [Connect_RTL_Kernel_and_C_Kernel](https://github.com/tuhao-arstia/Vitis_Project/tree/main/rtl_kernel_practice) | My first project to create a RTL kernel file and connect the RTL kernel with other C kernels using AXI-Stream protocol. |
| [HBM_Controller](https://github.com/tuhao-arstia/Vitis_Project/tree/main/HBM_Controller) | Update later. |

