// Seed: 1094583595
module module_0 (
    output supply1 id_0
    , id_4,
    input uwire id_1,
    input wor id_2
);
endmodule
module module_1 (
    input  tri  id_0,
    output wire id_1,
    output wor  id_2,
    input  wor  id_3,
    input  wor  id_4
);
  module_0 modCall_1 (
      id_2,
      id_3,
      id_4
  );
endmodule
module module_2 (
    input tri  id_0,
    input wand id_1
);
endmodule
module module_3 (
    input tri0 id_0
);
  supply0 id_2, id_3 = -1, id_4;
  module_2 modCall_1 (
      id_0,
      id_0
  );
  logic [1  !=  -1 : -1] id_5;
endmodule
