=====
SETUP
22.409
21.926
44.335
uvga/scrollRow_0_s0
2.716
3.220
uvga/currentScrolledRow_0_s
6.628
7.778
uvga/currentScrolledRow_1_s
7.778
8.397
uvga/n1420_s4
9.844
11.053
uvga/n1420_s2
12.652
13.787
uvga/n1420_s0
14.157
15.366
uvga/ucharBuffer/sp_inst_1
21.926
=====
SETUP
23.427
20.907
44.335
uvga/scrollRow_0_s0
2.716
3.220
uvga/currentScrolledRow_0_s
6.628
7.778
uvga/currentScrolledRow_1_s
7.778
8.397
uvga/n267_s0
9.306
10.456
uvga/n268_s0
10.456
10.518
uvga/n269_s0
10.518
10.581
uvga/n270_s0
10.581
10.644
uvga/ucharbufinit/n339_s7
12.173
13.308
uvga/ucharbufinit/n339_s4
14.557
15.692
uvga/ucharbufinit/n339_s5
16.780
17.989
uvga/ucharbufinit/initState_2_s5
18.001
18.905
uvga/ucharbufinit/initState_2_s3
18.911
20.040
uvga/ucharbufinit/initState_1_s1
20.907
=====
SETUP
23.923
20.412
44.335
uvga/scrollRow_0_s0
2.716
3.220
uvga/currentScrolledRow_0_s
6.628
7.778
uvga/currentScrolledRow_1_s
7.778
8.397
uvga/n267_s0
9.306
10.456
uvga/n268_s0
10.456
10.518
uvga/n269_s0
10.518
10.581
uvga/n270_s0
10.581
10.644
uvga/ucharbufinit/n339_s7
12.173
13.308
uvga/ucharbufinit/n339_s4
14.557
15.692
uvga/ucharbufinit/n339_s5
16.780
17.989
uvga/ucharbufinit/initState_2_s5
18.001
18.905
uvga/ucharbufinit/initState_2_s3
18.911
20.040
uvga/ucharbufinit/initState_2_s1
20.412
=====
SETUP
24.146
19.796
43.942
uvga/inputCmdMemWrData_7_s0
2.716
3.220
uvga/n1069_s10
5.192
6.096
uvga/nextRowDMAState_0_s13
9.345
10.034
uvga/nextRowDMAState_0_s11
10.573
11.708
uvga/nextRowDMARdCol_1_s25
15.811
16.498
uvga/nextRowDMARdCol_1_s23
16.959
18.126
uvga/nextRowDMARdCol_1_s21
18.587
19.796
uvga/rowDMARdCol_1_s1
19.796
=====
SETUP
24.206
19.736
43.942
uvga/scrollRow_0_s0
2.716
3.220
uvga/currentScrolledRow_0_s
6.628
7.778
uvga/currentScrolledRow_1_s
7.778
8.397
uvga/n267_s0
9.306
10.456
uvga/n268_s0
10.456
10.518
uvga/n269_s0
10.518
10.581
uvga/n270_s0
10.581
10.644
uvga/ucharbufinit/n339_s7
12.173
13.308
uvga/ucharbufinit/n339_s4
14.557
15.692
uvga/ucharbufinit/n249_s7
17.138
17.827
uvga/ucharbufinit/n249_s4
17.833
18.521
uvga/ucharbufinit/n249_s2
18.527
19.736
uvga/ucharbufinit/initCursorRow_4_s1
19.736
=====
SETUP
24.500
19.443
43.942
uvga/scrollRow_0_s0
2.716
3.220
uvga/currentScrolledRow_0_s
6.628
7.778
uvga/currentScrolledRow_1_s
7.778
8.397
uvga/n267_s0
9.306
10.456
uvga/n268_s0
10.456
10.518
uvga/n269_s0
10.518
10.581
uvga/n270_s0
10.581
10.644
uvga/ucharbufinit/n339_s7
12.173
13.308
uvga/ucharbufinit/n339_s4
14.557
15.692
uvga/ucharbufinit/n339_s1
16.606
17.773
uvga/ucharbufinit/n65_s3
18.234
19.443
uvga/ucharbufinit/initState_1_s1
19.443
=====
SETUP
24.533
19.802
44.335
uvga/scrollRow_0_s0
2.716
3.220
uvga/currentScrolledRow_0_s
6.628
7.778
uvga/currentScrolledRow_1_s
7.778
8.397
uvga/n1420_s4
9.844
11.053
uvga/n1420_s2
12.652
13.787
uvga/n1420_s0
14.157
15.366
uvga/ucharBuffer/sp_inst_0
19.802
=====
SETUP
24.596
19.738
44.335
uvga/scrollRow_0_s0
2.716
3.220
uvga/currentScrolledRow_0_s
6.628
7.402
uvga/n1421_s4
10.599
11.735
uvga/n1421_s2
11.741
12.645
uvga/n1421_s0
13.015
13.703
uvga/ucharBuffer/sp_inst_0
19.738
=====
SETUP
24.630
19.312
43.942
uvga/scrollRow_0_s0
2.716
3.220
uvga/currentScrolledRow_0_s
6.628
7.778
uvga/currentScrolledRow_1_s
7.778
8.397
uvga/n267_s0
9.306
10.456
uvga/n268_s0
10.456
10.518
uvga/n269_s0
10.518
10.581
uvga/n270_s0
10.581
10.644
uvga/ucharbufinit/n339_s7
12.173
13.308
uvga/ucharbufinit/n339_s4
14.557
15.692
uvga/ucharbufinit/n250_s4
16.780
17.947
uvga/ucharbufinit/n250_s3
18.408
19.312
uvga/ucharbufinit/initCursorRow_3_s1
19.312
=====
SETUP
24.672
19.662
44.335
uvga/scrollRow_0_s0
2.716
3.220
uvga/currentScrolledRow_0_s
6.628
7.778
uvga/currentScrolledRow_1_s
7.778
8.397
uvga/n267_s0
9.306
10.456
uvga/n268_s0
10.456
10.518
uvga/n269_s0
10.518
10.581
uvga/n270_s0
10.581
10.644
uvga/ucharbufinit/n339_s7
12.173
13.308
uvga/ucharbufinit/n339_s4
14.557
15.692
uvga/ucharbufinit/n339_s5
16.780
17.947
uvga/ucharbufinit/initState_0_s4
18.410
19.292
uvga/ucharbufinit/initState_0_s1
19.662
=====
SETUP
24.743
19.592
44.335
uvga/rowDMARdCol_0_s1
2.716
3.220
uvga/n188_s
6.646
7.700
uvga/n187_s
7.700
7.762
uvga/n186_s
7.762
7.825
uvga/n185_s
7.825
7.888
uvga/n184_s
7.888
7.950
uvga/n183_s
7.950
8.013
uvga/n182_s
8.013
8.632
uvga/n1935_s10
10.068
11.235
uvga/n1935_s13
11.695
12.384
uvga/n1935_s1
12.390
13.599
uvga/currentCursorRow_4_s8
16.458
17.667
uvga/currentCursorRow_4_s7
17.673
18.801
uvga/currentCursorRow_0_s0
19.592
=====
SETUP
24.743
19.592
44.335
uvga/rowDMARdCol_0_s1
2.716
3.220
uvga/n188_s
6.646
7.700
uvga/n187_s
7.700
7.762
uvga/n186_s
7.762
7.825
uvga/n185_s
7.825
7.888
uvga/n184_s
7.888
7.950
uvga/n183_s
7.950
8.013
uvga/n182_s
8.013
8.632
uvga/n1935_s10
10.068
11.235
uvga/n1935_s13
11.695
12.384
uvga/n1935_s1
12.390
13.599
uvga/currentCursorRow_4_s8
16.458
17.667
uvga/currentCursorRow_4_s7
17.673
18.801
uvga/currentCursorRow_1_s0
19.592
=====
SETUP
24.743
19.592
44.335
uvga/rowDMARdCol_0_s1
2.716
3.220
uvga/n188_s
6.646
7.700
uvga/n187_s
7.700
7.762
uvga/n186_s
7.762
7.825
uvga/n185_s
7.825
7.888
uvga/n184_s
7.888
7.950
uvga/n183_s
7.950
8.013
uvga/n182_s
8.013
8.632
uvga/n1935_s10
10.068
11.235
uvga/n1935_s13
11.695
12.384
uvga/n1935_s1
12.390
13.599
uvga/currentCursorRow_4_s8
16.458
17.667
uvga/currentCursorRow_4_s7
17.673
18.801
uvga/currentCursorRow_2_s0
19.592
=====
SETUP
24.743
19.592
44.335
uvga/rowDMARdCol_0_s1
2.716
3.220
uvga/n188_s
6.646
7.700
uvga/n187_s
7.700
7.762
uvga/n186_s
7.762
7.825
uvga/n185_s
7.825
7.888
uvga/n184_s
7.888
7.950
uvga/n183_s
7.950
8.013
uvga/n182_s
8.013
8.632
uvga/n1935_s10
10.068
11.235
uvga/n1935_s13
11.695
12.384
uvga/n1935_s1
12.390
13.599
uvga/currentCursorRow_4_s8
16.458
17.667
uvga/currentCursorRow_4_s7
17.673
18.801
uvga/currentCursorRow_3_s0
19.592
=====
SETUP
24.743
19.592
44.335
uvga/rowDMARdCol_0_s1
2.716
3.220
uvga/n188_s
6.646
7.700
uvga/n187_s
7.700
7.762
uvga/n186_s
7.762
7.825
uvga/n185_s
7.825
7.888
uvga/n184_s
7.888
7.950
uvga/n183_s
7.950
8.013
uvga/n182_s
8.013
8.632
uvga/n1935_s10
10.068
11.235
uvga/n1935_s13
11.695
12.384
uvga/n1935_s1
12.390
13.599
uvga/currentCursorRow_4_s8
16.458
17.667
uvga/currentCursorRow_4_s7
17.673
18.801
uvga/currentCursorRow_4_s0
19.592
=====
SETUP
24.808
19.135
43.942
uvga/ucharROM/prom_inst_0
2.716
6.522
uvga/n1626_s20
8.675
9.884
uvga/n1626_s11
9.884
10.048
uvga/n1626_s16
11.130
12.035
uvga/n1659_s2
13.113
14.017
uvga/n1659_s8
14.029
15.164
uvga/n1659_s3
15.170
16.074
uvga/n1659_s0
16.444
17.349
uvga/pixel_s0
19.135
=====
SETUP
24.925
19.410
44.335
uvga/scrollRow_0_s0
2.716
3.220
uvga/currentScrolledRow_0_s
6.628
7.402
uvga/n1421_s4
10.599
11.735
uvga/n1421_s2
11.741
12.645
uvga/n1421_s0
13.015
13.703
uvga/ucharBuffer/sp_inst_1
19.410
=====
SETUP
25.057
18.886
43.942
uvga/scrollRow_0_s0
2.716
3.220
uvga/currentScrolledRow_0_s
6.628
7.778
uvga/currentScrolledRow_1_s
7.778
8.397
uvga/n267_s0
9.306
10.456
uvga/n268_s0
10.456
10.518
uvga/n269_s0
10.518
10.581
uvga/n270_s0
10.581
10.644
uvga/ucharbufinit/n339_s7
12.173
13.308
uvga/ucharbufinit/n339_s4
14.557
15.692
uvga/ucharbufinit/n251_s9
16.605
17.294
uvga/ucharbufinit/n253_s3
18.197
18.886
uvga/ucharbufinit/initCursorRow_0_s1
18.886
=====
SETUP
25.296
18.647
43.942
uvga/scrollRow_0_s0
2.716
3.220
uvga/currentScrolledRow_0_s
6.628
7.778
uvga/currentScrolledRow_1_s
7.778
8.397
uvga/n267_s0
9.306
10.456
uvga/n268_s0
10.456
10.518
uvga/n269_s0
10.518
10.581
uvga/n270_s0
10.581
10.644
uvga/ucharbufinit/n339_s7
12.173
13.308
uvga/ucharbufinit/n339_s4
14.557
15.692
uvga/ucharbufinit/n339_s12
16.595
17.499
uvga/ucharbufinit/n339_s13
17.511
18.647
uvga/ucharbufinit/initState_0_s1
18.647
=====
SETUP
25.348
18.987
44.335
uvga/scrollRow_0_s0
2.716
3.220
uvga/currentScrolledRow_0_s
6.628
7.778
uvga/currentScrolledRow_1_s
7.778
8.397
uvga/n267_s0
9.306
10.456
uvga/n268_s0
10.456
10.518
uvga/n269_s0
10.518
10.581
uvga/n270_s0
10.581
10.644
uvga/ucharbufinit/n339_s7
12.173
13.308
uvga/ucharbufinit/n339_s4
14.557
15.692
uvga/ucharbufinit/initData_6_s4
16.605
17.293
uvga/ucharbufinit/initData_3_s1
18.987
=====
SETUP
25.348
18.987
44.335
uvga/scrollRow_0_s0
2.716
3.220
uvga/currentScrolledRow_0_s
6.628
7.778
uvga/currentScrolledRow_1_s
7.778
8.397
uvga/n267_s0
9.306
10.456
uvga/n268_s0
10.456
10.518
uvga/n269_s0
10.518
10.581
uvga/n270_s0
10.581
10.644
uvga/ucharbufinit/n339_s7
12.173
13.308
uvga/ucharbufinit/n339_s4
14.557
15.692
uvga/ucharbufinit/initData_6_s4
16.605
17.293
uvga/ucharbufinit/initData_4_s1
18.987
=====
SETUP
25.348
18.987
44.335
uvga/scrollRow_0_s0
2.716
3.220
uvga/currentScrolledRow_0_s
6.628
7.778
uvga/currentScrolledRow_1_s
7.778
8.397
uvga/n267_s0
9.306
10.456
uvga/n268_s0
10.456
10.518
uvga/n269_s0
10.518
10.581
uvga/n270_s0
10.581
10.644
uvga/ucharbufinit/n339_s7
12.173
13.308
uvga/ucharbufinit/n339_s4
14.557
15.692
uvga/ucharbufinit/initData_6_s4
16.605
17.293
uvga/ucharbufinit/initData_6_s1
18.987
=====
SETUP
25.353
18.982
44.335
uvga/scrollRow_0_s0
2.716
3.220
uvga/currentScrolledRow_0_s
6.628
7.778
uvga/currentScrolledRow_1_s
7.778
8.397
uvga/n267_s0
9.306
10.456
uvga/n268_s0
10.456
10.518
uvga/n269_s0
10.518
10.581
uvga/n270_s0
10.581
10.644
uvga/ucharbufinit/n339_s7
12.173
13.308
uvga/ucharbufinit/n339_s4
14.557
15.692
uvga/ucharbufinit/initData_6_s4
16.605
17.293
uvga/ucharbufinit/initData_5_s1
18.982
=====
SETUP
25.422
18.913
44.335
uvga/rowDMARdCol_0_s1
2.716
3.220
uvga/n188_s
6.646
7.700
uvga/n187_s
7.700
7.762
uvga/n186_s
7.762
7.825
uvga/n185_s
7.825
7.888
uvga/n184_s
7.888
7.950
uvga/n183_s
7.950
8.013
uvga/n182_s
8.013
8.632
uvga/n1935_s10
10.068
11.235
uvga/n1935_s13
11.695
12.384
uvga/n1935_s1
12.390
13.599
uvga/n1935_s12
16.458
17.625
uvga/currentCursorCol_0_s0
18.913
=====
SETUP
25.422
18.913
44.335
uvga/rowDMARdCol_0_s1
2.716
3.220
uvga/n188_s
6.646
7.700
uvga/n187_s
7.700
7.762
uvga/n186_s
7.762
7.825
uvga/n185_s
7.825
7.888
uvga/n184_s
7.888
7.950
uvga/n183_s
7.950
8.013
uvga/n182_s
8.013
8.632
uvga/n1935_s10
10.068
11.235
uvga/n1935_s13
11.695
12.384
uvga/n1935_s1
12.390
13.599
uvga/n1935_s12
16.458
17.625
uvga/currentCursorCol_1_s0
18.913
=====
HOLD
0.627
3.277
2.650
uvga/scanningCurrentCursorCell_r1_s0
2.650
3.017
uvga/scanningCurrentCursorCell_r2_s0
3.277
=====
HOLD
0.627
3.277
2.650
uvga/charWidthCounter_r0_2_s0
2.650
3.017
uvga/charWidthCounter_r1_2_s0
3.277
=====
HOLD
0.627
3.277
2.650
uvga/inDisplayArea_r1_s0
2.650
3.017
uvga/inDisplayArea_r2_s0
3.277
=====
HOLD
0.628
3.278
2.650
ukbd/ps2kbd/data_shift_reg_7_s0
2.650
3.017
ukbd/ps2kbd/data_shift_reg_6_s0
3.278
=====
HOLD
0.777
3.427
2.650
ukbd/ufifo/fifo_sc_inst/rbin_2_s0
2.650
3.017
ukbd/ufifo/fifo_sc_inst/rbin_next_2_s2
3.018
3.427
ukbd/ufifo/fifo_sc_inst/rbin_2_s0
3.427
=====
HOLD
0.778
3.429
2.650
uvga/uhvsync/counterY_0_s0
2.650
3.017
uvga/uhvsync/n68_s2
3.019
3.429
uvga/uhvsync/counterY_0_s0
3.429
=====
HOLD
0.778
3.429
2.650
uvga/cursorInvisible_s1
2.650
3.017
uvga/n778_s2
3.019
3.429
uvga/cursorInvisible_s1
3.429
=====
HOLD
0.778
3.429
2.650
uvga/currentScanCharCol_0_s0
2.650
3.017
uvga/nextCurrentScanCharCol_0_s2
3.019
3.429
uvga/currentScanCharCol_0_s0
3.429
=====
HOLD
0.778
3.429
2.650
uvga/scrollRow_0_s0
2.650
3.017
uvga/n1073_s9
3.019
3.429
uvga/scrollRow_0_s0
3.429
=====
HOLD
0.778
3.429
2.650
uansiesc/ufifo/fifo_sc_inst/wbin_2_s0
2.650
3.017
uansiesc/ufifo/fifo_sc_inst/wbin_next_2_s2
3.019
3.429
uansiesc/ufifo/fifo_sc_inst/wbin_2_s0
3.429
=====
HOLD
0.778
3.429
2.650
uansiesc/ansiEscDebug_s2
2.650
3.017
uansiesc/n33_s5
3.019
3.429
uansiesc/ansiEscDebug_s2
3.429
=====
HOLD
0.778
3.429
2.650
uuart0/rxClockDividerReg_7_s1
2.650
3.017
uuart0/n223_s3
3.019
3.429
uuart0/rxClockDividerReg_7_s1
3.429
=====
HOLD
0.778
3.429
2.650
uuart0/rxClockDividerReg_15_s1
2.650
3.017
uuart0/n215_s2
3.019
3.429
uuart0/rxClockDividerReg_15_s1
3.429
=====
HOLD
0.778
3.429
2.650
uuart0/txClockDividerReg_4_s1
2.650
3.017
uuart0/n480_s1
3.019
3.429
uuart0/txClockDividerReg_4_s1
3.429
=====
HOLD
0.778
3.429
2.650
uuart0/txClockDividerReg_5_s1
2.650
3.017
uuart0/n479_s3
3.019
3.429
uuart0/txClockDividerReg_5_s1
3.429
=====
HOLD
0.778
3.429
2.650
uuart0/txClockDividerReg_13_s1
2.650
3.017
uuart0/n471_s1
3.019
3.429
uuart0/txClockDividerReg_13_s1
3.429
=====
HOLD
0.778
3.429
2.650
uuart0/txClockDividerReg_15_s1
2.650
3.017
uuart0/n469_s1
3.019
3.429
uuart0/txClockDividerReg_15_s1
3.429
=====
HOLD
0.778
3.429
2.650
uuart0/rxBitCount_0_s0
2.650
3.017
uuart0/n79_s2
3.019
3.429
uuart0/rxBitCount_0_s0
3.429
=====
HOLD
0.778
3.429
2.650
ukbd/ufifo/fifo_sc_inst/wbin_2_s0
2.650
3.017
ukbd/ufifo/fifo_sc_inst/wbin_next_2_s2
3.019
3.429
ukbd/ufifo/fifo_sc_inst/wbin_2_s0
3.429
=====
HOLD
0.780
3.430
2.650
uvga/ucharbufinit/initData_0_s1
2.650
3.017
uvga/ucharbufinit/n267_s3
3.021
3.430
uvga/ucharbufinit/initData_0_s1
3.430
=====
HOLD
0.780
3.430
2.650
uvga/uheartbeat/heartbeatCounter_0_s1
2.650
3.017
uvga/uheartbeat/n15_s5
3.021
3.430
uvga/uheartbeat/heartbeatCounter_0_s1
3.430
=====
HOLD
0.780
3.430
2.650
uvga/frozenBottomRowMode_s2
2.650
3.017
uvga/n787_s5
3.021
3.430
uvga/frozenBottomRowMode_s2
3.430
=====
HOLD
0.780
3.430
2.650
uvga/charHeightCounter_1_s1
2.650
3.017
uvga/nextCharHeightCounter_1_s4
3.021
3.430
uvga/charHeightCounter_1_s1
3.430
=====
HOLD
0.780
3.430
2.650
uvga/charHeightCounter_2_s0
2.650
3.017
uvga/nextCharHeightCounter_2_s0
3.021
3.430
uvga/charHeightCounter_2_s0
3.430
=====
HOLD
0.780
3.430
2.650
uvga/charWidthCounter_1_s0
2.650
3.017
uvga/nextCharWidthCounter_1_s0
3.021
3.430
uvga/charWidthCounter_1_s0
3.430
