read -sv run_verilog_mid/adder_32b_15_74_9814789682d5fa9433e5d54b971eaf52.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_15_74_9814789682d5fa9433e5d54b971eaf52_yosys.v
