Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat Mar 18 13:17:01 2023
| Host         : VOIPC88 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file timer_control_sets_placed.rpt
| Design       : timer
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |    25 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              28 |            5 |
| No           | No                    | Yes                    |              37 |           12 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               4 |            2 |
| Yes          | No                    | Yes                    |              18 |            4 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+-------------------+------------------+------------------+----------------+
|  Clock Signal  |   Enable Signal   | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+-------------------+------------------+------------------+----------------+
|  CLK_2         |                   | rst_n_IBUF       |                1 |              3 |
|  CLK_IBUF_BUFG | temp[3]_i_1_n_0   |                  |                2 |              4 |
|  CLK_1_BUFG    |                   | rst_n_IBUF       |                3 |              6 |
|  CLK_1_BUFG    | hour[5]_i_1_n_0   | rst_n_IBUF       |                2 |              6 |
|  CLK_1_BUFG    | minute[5]_i_1_n_0 | rst_n_IBUF       |                1 |              6 |
|  CLK_1_BUFG    | second0           | rst_n_IBUF       |                1 |              6 |
|  CLK_1_BUFG    |                   |                  |                5 |             28 |
|  CLK_IBUF_BUFG |                   | rst_n_IBUF       |                8 |             28 |
+----------------+-------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 3      |                     1 |
| 4      |                     1 |
| 6      |                     4 |
| 16+    |                     2 |
+--------+-----------------------+


