{
    "8": [
        [
            "Module",
            "port_count",
            "cell_count",
            "wire_bits",
            "port_bits",
            "hierarchy_depth",
            "wire_count",
            "full_adder",
            "$_ANDNOT_",
            "$_MUX_"
        ],
        [
            "arithmetic_shifter",
            4,
            71,
            173,
            24,
            0,
            89,
            1,
            1,
            4
        ]
    ]
}