IP Upgrade report for DE10DAQ
Wed Apr 17 12:33:30 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. IP Upgrade Summary
  3. Successfully Upgraded IP Components
  4. Failed Upgrade IP Components
  5. IP Upgrade Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------+
; IP Upgrade Summary                                                             ;
+------------------------------+-------------------------------------------------+
; IP Components Upgrade Status ; Passed - Wed Apr 17 12:33:30 2019               ;
; Quartus Prime Version        ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                ; DE10DAQ                                         ;
; Top-level Entity Name        ; DE10DAQ_TOP                                     ;
; Family                       ; Cyclone V                                       ;
+------------------------------+-------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Successfully Upgraded IP Components                                                                                                                                   ;
+-------------+------------------------------+---------+----------------------------------+--------------------------------+----------------------------------+---------+
; Entity Name ; Component Name               ; Version ; Original Source File             ; Generation File Path           ; New Source File                  ; Message ;
+-------------+------------------------------+---------+----------------------------------+--------------------------------+----------------------------------+---------+
; EventFifo   ; FIFO                         ; 14.1    ; src/EventFifo.qip                ; src/EventFifo.vhd              ; src/EventFifo.qip                ;         ;
; CommandFifo ; FIFO                         ; 14.1    ; src/CommandFifo.qip              ; src/CommandFifo.vhd            ; src/CommandFifo.qip              ;         ;
; hps_reset   ; In-System Sources and Probes ; 16.0    ; ip/altsource_probe/hps_reset.qip ; ip/altsource_probe/hps_reset.v ; ip/altsource_probe/hps_reset.qip ;         ;
+-------------+------------------------------+---------+----------------------------------+--------------------------------+----------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Failed Upgrade IP Components                                                                                                                                                     ;
+-------------+----------------+---------+-------------------------------------+----------------------+-----------------+----------------------------------------------------------+
; Entity Name ; Component Name ; Version ; Original Source File                ; Generation File Path ; New Source File ; Message                                                  ;
+-------------+----------------+---------+-------------------------------------+----------------------+-----------------+----------------------------------------------------------+
; soc_system  ; Qsys           ; 14.1    ; soc_system/synthesis/soc_system.qip ; soc_system.qsys      ;                 ; Error upgrading Platform Designer file "soc_system.qsys" ;
+-------------+----------------+---------+-------------------------------------+----------------------+-----------------+----------------------------------------------------------+


+---------------------+
; IP Upgrade Messages ;
+---------------------+
Info (11902): Backing up file "src/EventFifo.vhd" to "src/EventFifo.BAK.vhd"
Info (11837): Started upgrading IP component FIFO with file "src/EventFifo.vhd"
Info (11902): Backing up file "src/CommandFifo.vhd" to "src/CommandFifo.BAK.vhd"
Info (11837): Started upgrading IP component FIFO with file "src/CommandFifo.vhd"
Info (11902): Backing up file "ip/altsource_probe/hps_reset.v" to "ip/altsource_probe/hps_reset.BAK.v"
Info (11837): Started upgrading IP component In-System Sources and Probes with file "ip/altsource_probe/hps_reset.v"
Info (11902): Backing up file "soc_system.qsys" to "soc_system.BAK.qsys"
Info (11902): Backing up file "soc_system/synthesis/soc_system.v" to "soc_system.BAK.v"
Info (11837): Started upgrading IP component Qsys with file "soc_system.qsys"
Info: 2019.04.17.12:28:49 Info: Starting to upgrade the IP cores in the Platform Designer system
Info: 2019.04.17.12:28:49 Info: Finished upgrading the ip cores
Info: 2019.04.17.12:29:22 Info: Saving generation log to C:/Users/villa/Documents/Sorgenti/FOOT/FootFirmware/DE10DAQVTX/soc_system
Info: 2019.04.17.12:29:22 Info: Starting: Create simulation model
Info: 2019.04.17.12:29:22 Info: qsys-generate C:\Users\villa\Documents\Sorgenti\FOOT\FootFirmware\DE10DAQVTX\soc_system.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\Users\villa\Documents\Sorgenti\FOOT\FootFirmware\DE10DAQVTX\soc_system\simulation --family="Cyclone V" --part=5CSEBA6U23I7
Info: 2019.04.17.12:29:22 Info: Loading DE10DAQVTX
Info: 2019.04.17.12:29:23 Info: Reading input file
Info: 2019.04.17.12:29:23 Info: Adding ILC [interrupt_latency_counter 18.1]
Info: 2019.04.17.12:29:23 Info: Parameterizing module ILC
Info: 2019.04.17.12:29:23 Info: Adding button_pio [altera_avalon_pio 18.1]
Info: 2019.04.17.12:29:23 Info: Parameterizing module button_pio
Info: 2019.04.17.12:29:23 Info: Adding clk_0 [clock_source 18.1]
Info: 2019.04.17.12:29:23 Info: Parameterizing module clk_0
Info: 2019.04.17.12:29:23 Info: Adding dipsw_pio [altera_avalon_pio 18.1]
Info: 2019.04.17.12:29:23 Info: Parameterizing module dipsw_pio
Info: 2019.04.17.12:29:23 Info: Adding f2sdram_only_master [altera_jtag_avalon_master 18.1]
Info: 2019.04.17.12:29:23 Info: Parameterizing module f2sdram_only_master
Info: 2019.04.17.12:29:23 Info: Adding fpga_only_master [altera_jtag_avalon_master 18.1]
Info: 2019.04.17.12:29:23 Info: Parameterizing module fpga_only_master
Info: 2019.04.17.12:29:23 Info: Adding hps_0 [altera_hps 18.1]
Info: 2019.04.17.12:29:23 Info: Parameterizing module hps_0
Info: 2019.04.17.12:29:23 Info: Adding hps_only_master [altera_jtag_avalon_master 18.1]
Info: 2019.04.17.12:29:23 Info: Parameterizing module hps_only_master
Info: 2019.04.17.12:29:23 Info: Adding iofifocontrol_0 [iofifocontrol 2.0]
Info: 2019.04.17.12:29:23 Info: Parameterizing module iofifocontrol_0
Info: 2019.04.17.12:29:23 Info: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Info: 2019.04.17.12:29:23 Info: Parameterizing module jtag_uart
Info: 2019.04.17.12:29:23 Info: Adding led_pio [altera_avalon_pio 18.1]
2019.04.17.12:29:23 Info: Parameterizing module led_pio
2019.04.17.12:29:23 Info: Adding mm_bridge_0 [altera_avalon_mm_bridge 18.1]
2019.04.17.12:29:23 Info: Parameterizing module mm_bridge_0
2019.04.17.12:29:23 Info: Adding sysid_qsys [altera_avalon_sysid_qsys 18.1]
2019.04.17.12:29:23 Info: Parameterizing module sysid_qsys
2019.04.17.12:29:23 Info: Adding version_pio [altera_avalon_pio 18.1]
2019.04.17.12:29:23 Info: Parameterizing module version_pio
2019.04.17.12:29:23 Info: Building connections
2019.04.17.12:29:23 Info: Parameterizing connections
2019.04.17.12:29:23 Info: Validating
Info: 2019.04.17.12:29:36 Info: Done reading input file
Info: 2019.04.17.12:29:42 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2019.04.17.12:29:42 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
2019.04.17.12:29:42 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63
2019.04.17.12:29:42 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
2019.04.17.12:29:42 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
2019.04.17.12:29:42 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
2019.04.17.12:29:42 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated.
2019.04.17.12:29:42 Info: soc_system.version_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2019.04.17.12:29:45 Info: soc_system: Generating soc_system "soc_system" for SIM_VERILOG
Info: 2019.04.17.12:29:59 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi.
Info: 2019.04.17.12:30:01 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 27 bit wide.
Info: 2019.04.17.12:30:01 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has readdata signal 32 bit wide, but the slave is 256 bit wide.
2019.04.17.12:30:01 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has writedata signal 32 bit wide, but the slave is 256 bit wide.
2019.04.17.12:30:01 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has byteenable signal 4 bit wide, but the slave is 32 bit wide.
Warning: 2019.04.17.12:30:02 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper_001.sender
Warning: 2019.04.17.12:30:02 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper_001.sender
Warning: 2019.04.17.12:30:02 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_002.sender
2019.04.17.12:30:02 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_002.sender
Info: 2019.04.17.12:30:13 Info: ILC: "soc_system" instantiated interrupt_latency_counter "ILC"
Info: 2019.04.17.12:30:13 Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'
Info: 2019.04.17.12:30:13 Info: button_pio:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=C:/Users/villa/AppData/Local/Temp/alt8003_255725235468220535.dir/0003_button_pio_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/villa/AppData/Local/Temp/alt8003_255725235468220535.dir/0003_button_pio_gen//soc_system_button_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/villa/AppData/Local/Temp/alt8003_255725235468220535.dir/0003_button_pio_gen
Info: 2019.04.17.12:30:16 Info: button_pio: Done RTL generation for module 'soc_system_button_pio'
Info: 2019.04.17.12:30:16 Info: button_pio: "soc_system" instantiated altera_avalon_pio "button_pio"
Info: 2019.04.17.12:30:16 Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'
Info: 2019.04.17.12:30:16 Info: dipsw_pio:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=C:/Users/villa/AppData/Local/Temp/alt8003_255725235468220535.dir/0004_dipsw_pio_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/villa/AppData/Local/Temp/alt8003_255725235468220535.dir/0004_dipsw_pio_gen//soc_system_dipsw_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/villa/AppData/Local/Temp/alt8003_255725235468220535.dir/0004_dipsw_pio_gen
Info: 2019.04.17.12:30:16 Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'
Info: 2019.04.17.12:30:16 Info: dipsw_pio: "soc_system" instantiated altera_avalon_pio "dipsw_pio"
Info: 2019.04.17.12:30:18 Info: f2sdram_only_master: "soc_system" instantiated altera_jtag_avalon_master "f2sdram_only_master"
Info: 2019.04.17.12:30:18 Info: hps_0: "Running  for module: hps_0"
Info: 2019.04.17.12:30:18 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: 2019.04.17.12:30:19 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Info: 2019.04.17.12:30:24 Info: hps_0: "soc_system" instantiated altera_hps "hps_0"
Error: 2019.04.17.12:30:24 Error: iofifocontrol_0: iofifocontrol does not support generation for Verilog Simulation. Generation is available for: Quartus Synthesis.
Error: 2019.04.17.12:30:24 Error: Generation stopped, 24 or more modules remaining
Info: 2019.04.17.12:30:24 Info: soc_system: Done "soc_system" with 29 modules, 8 files
Error: 2019.04.17.12:30:24 Error: qsys-generate failed with exit code 1: 2 Errors, 4 Warnings
Info: 2019.04.17.12:30:24 Info: Finished: Create simulation model
Info: 2019.04.17.12:30:24 Info: Starting: Create Modelsim Project.
Info: 2019.04.17.12:30:24 Info: sim-script-gen --spd=C:\Users\villa\Documents\Sorgenti\FOOT\FootFirmware\DE10DAQVTX\soc_system\soc_system.spd --output-directory=C:/Users/villa/Documents/Sorgenti/FOOT/FootFirmware/DE10DAQVTX/soc_system/simulation
Info: 2019.04.17.12:30:24 Info: Doing: ip-make-simscript --spd=C:\Users\villa\Documents\Sorgenti\FOOT\FootFirmware\DE10DAQVTX\soc_system\soc_system.spd --output-directory=C:/Users/villa/Documents/Sorgenti/FOOT/FootFirmware/DE10DAQVTX/soc_system/simulation
Info: 2019.04.17.12:30:26 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/villa/Documents/Sorgenti/FOOT/FootFirmware/DE10DAQVTX/soc_system/simulation
Info: 2019.04.17.12:30:26 Info:     mentor
Info: 2019.04.17.12:30:26 Info: Generating the following file(s) for VCS simulator in C:/Users/villa/Documents/Sorgenti/FOOT/FootFirmware/DE10DAQVTX/soc_system/simulation
Info: 2019.04.17.12:30:26 Info:     synopsys/vcs
Info: 2019.04.17.12:30:26 Info: Generating the following file(s) for VCSMX simulator in C:/Users/villa/Documents/Sorgenti/FOOT/FootFirmware/DE10DAQVTX/soc_system/simulation
Info: 2019.04.17.12:30:26 Info:     synopsys/vcsmx
Info: 2019.04.17.12:30:26 Info:     synopsys/vcsmx
Info: 2019.04.17.12:30:26 Info: Generating the following file(s) for NCSIM simulator in C:/Users/villa/Documents/Sorgenti/FOOT/FootFirmware/DE10DAQVTX/soc_system/simulation
Info: 2019.04.17.12:30:26 Info:     cadence
Info: 2019.04.17.12:30:26 Info:     cadence
Info: 2019.04.17.12:30:26 Info:     cadence
Info: 2019.04.17.12:30:26 Info:     5 .cds.lib files in cadence/cds_libs
Info: 2019.04.17.12:30:26 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/villa/Documents/Sorgenti/FOOT/FootFirmware/DE10DAQVTX/soc_system/simulation
Info: 2019.04.17.12:30:26 Info:     aldec
Info: 2019.04.17.12:30:26 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/villa/Documents/Sorgenti/FOOT/FootFirmware/DE10DAQVTX/soc_system/simulation
Info: 2019.04.17.12:30:26 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: 2019.04.17.12:30:26 Info: Finished: Create Modelsim Project.
Info: 2019.04.17.12:30:26 Info: Starting: Create block symbol file (.bsf)
Info: 2019.04.17.12:30:26 Info: qsys-generate C:\Users\villa\Documents\Sorgenti\FOOT\FootFirmware\DE10DAQVTX\soc_system.qsys --block-symbol-file --output-directory=C:\Users\villa\Documents\Sorgenti\FOOT\FootFirmware\DE10DAQVTX\soc_system --family="Cyclone V" --part=5CSEBA6U23I7
Info: 2019.04.17.12:30:26 Info: Loading DE10DAQVTX
Info: 2019.04.17.12:30:26 Info: Reading input file
Info: 2019.04.17.12:30:26 Info: Adding ILC [interrupt_latency_counter 18.1]
Info: 2019.04.17.12:30:26 Info: Parameterizing module ILC
Info: 2019.04.17.12:30:26 Info: Adding button_pio [altera_avalon_pio 18.1]
Info: 2019.04.17.12:30:26 Info: Parameterizing module button_pio
Info: 2019.04.17.12:30:26 Info: Adding clk_0 [clock_source 18.1]
Info: 2019.04.17.12:30:26 Info: Parameterizing module clk_0
Info: 2019.04.17.12:30:26 Info: Adding dipsw_pio [altera_avalon_pio 18.1]
Info: 2019.04.17.12:30:26 Info: Parameterizing module dipsw_pio
Info: 2019.04.17.12:30:26 Info: Adding f2sdram_only_master [altera_jtag_avalon_master 18.1]
Info: 2019.04.17.12:30:26 Info: Parameterizing module f2sdram_only_master
Info: 2019.04.17.12:30:26 Info: Adding fpga_only_master [altera_jtag_avalon_master 18.1]
Info: 2019.04.17.12:30:26 Info: Parameterizing module fpga_only_master
Info: 2019.04.17.12:30:26 Info: Adding hps_0 [altera_hps 18.1]
Info: 2019.04.17.12:30:26 Info: Parameterizing module hps_0
Info: 2019.04.17.12:30:26 Info: Adding hps_only_master [altera_jtag_avalon_master 18.1]
Info: 2019.04.17.12:30:26 Info: Parameterizing module hps_only_master
Info: 2019.04.17.12:30:26 Info: Adding iofifocontrol_0 [iofifocontrol 2.0]
Info: 2019.04.17.12:30:26 Info: Parameterizing module iofifocontrol_0
Info: 2019.04.17.12:30:26 Info: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Info: 2019.04.17.12:30:26 Info: Parameterizing module jtag_uart
Info: 2019.04.17.12:30:26 Info: Adding led_pio [altera_avalon_pio 18.1]
Info: 2019.04.17.12:30:26 Info: Parameterizing module led_pio
Info: 2019.04.17.12:30:26 Info: Adding mm_bridge_0 [altera_avalon_mm_bridge 18.1]
Info: 2019.04.17.12:30:26 Info: Parameterizing module mm_bridge_0
Info: 2019.04.17.12:30:26 Info: Adding sysid_qsys [altera_avalon_sysid_qsys 18.1]
Info: 2019.04.17.12:30:26 Info: Parameterizing module sysid_qsys
Info: 2019.04.17.12:30:26 Info: Adding version_pio [altera_avalon_pio 18.1]
Info: 2019.04.17.12:30:26 Info: Parameterizing module version_pio
Info: 2019.04.17.12:30:26 Info: Building connections
Info: 2019.04.17.12:30:26 Info: Parameterizing connections
Info: 2019.04.17.12:30:26 Info: Validating
Info: 2019.04.17.12:30:39 Info: Done reading input file
Info: 2019.04.17.12:30:45 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2019.04.17.12:30:45 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2019.04.17.12:30:45 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: 2019.04.17.12:30:45 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Info: 2019.04.17.12:30:45 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: 2019.04.17.12:30:45 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: 2019.04.17.12:30:45 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info: 2019.04.17.12:30:45 Info: soc_system.version_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2019.04.17.12:30:46 Info: qsys-generate succeeded.
Info: 2019.04.17.12:30:46 Info: Finished: Create block symbol file (.bsf)
Info: 2019.04.17.12:30:46 Info:
Info: 2019.04.17.12:30:46 Info: Starting: Create HDL design files for synthesis
Info: 2019.04.17.12:30:46 Info: qsys-generate C:\Users\villa\Documents\Sorgenti\FOOT\FootFirmware\DE10DAQVTX\soc_system.qsys --synthesis=VERILOG --output-directory=C:\Users\villa\Documents\Sorgenti\FOOT\FootFirmware\DE10DAQVTX\soc_system\synthesis --family="Cyclone V" --part=5CSEBA6U23I7
Info: 2019.04.17.12:30:46 Info: Loading DE10DAQVTX
Info: 2019.04.17.12:30:47 Info: Reading input file
Info: 2019.04.17.12:30:47 Info: Adding ILC [interrupt_latency_counter 18.1]
2019.04.17.12:30:47 Info: Parameterizing module ILC
2019.04.17.12:30:47 Info: Adding button_pio [altera_avalon_pio 18.1]
2019.04.17.12:30:47 Info: Parameterizing module button_pio
2019.04.17.12:30:47 Info: Adding clk_0 [clock_source 18.1]
2019.04.17.12:30:47 Info: Parameterizing module clk_0
2019.04.17.12:30:47 Info: Adding dipsw_pio [altera_avalon_pio 18.1]
2019.04.17.12:30:47 Info: Parameterizing module dipsw_pio
2019.04.17.12:30:47 Info: Adding f2sdram_only_master [altera_jtag_avalon_master 18.1]
2019.04.17.12:30:47 Info: Parameterizing module f2sdram_only_master
2019.04.17.12:30:47 Info: Adding fpga_only_master [altera_jtag_avalon_master 18.1]
2019.04.17.12:30:47 Info: Parameterizing module fpga_only_master
2019.04.17.12:30:47 Info: Adding hps_0 [altera_hps 18.1]
Info: 2019.04.17.12:30:47 Info: Parameterizing module hps_0
Info: 2019.04.17.12:30:47 Info: Adding hps_only_master [altera_jtag_avalon_master 18.1]
Info: 2019.04.17.12:30:47 Info: Parameterizing module hps_only_master
Info: 2019.04.17.12:30:47 Info: Adding iofifocontrol_0 [iofifocontrol 2.0]
Info: 2019.04.17.12:30:47 Info: Parameterizing module iofifocontrol_0
Info: 2019.04.17.12:30:47 Info: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Info: 2019.04.17.12:30:47 Info: Parameterizing module jtag_uart
Info: 2019.04.17.12:30:47 Info: Adding led_pio [altera_avalon_pio 18.1]
Info: 2019.04.17.12:30:47 Info: Parameterizing module led_pio
Info: 2019.04.17.12:30:47 Info: Adding mm_bridge_0 [altera_avalon_mm_bridge 18.1]
Info: 2019.04.17.12:30:47 Info: Parameterizing module mm_bridge_0
Info: 2019.04.17.12:30:47 Info: Adding sysid_qsys [altera_avalon_sysid_qsys 18.1]
Info: 2019.04.17.12:30:47 Info: Parameterizing module sysid_qsys
Info: 2019.04.17.12:30:47 Info: Adding version_pio [altera_avalon_pio 18.1]
Info: 2019.04.17.12:30:47 Info: Parameterizing module version_pio
Info: 2019.04.17.12:30:47 Info: Building connections
Info: 2019.04.17.12:30:47 Info: Parameterizing connections
Info: 2019.04.17.12:30:47 Info: Validating
Info: 2019.04.17.12:30:59 Info: Done reading input file
Info: 2019.04.17.12:31:05 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2019.04.17.12:31:05 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2019.04.17.12:31:05 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: 2019.04.17.12:31:05 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Info: 2019.04.17.12:31:05 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: 2019.04.17.12:31:05 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: 2019.04.17.12:31:05 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info: 2019.04.17.12:31:05 Info: soc_system.version_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2019.04.17.12:31:10 Info: soc_system: Generating soc_system "soc_system" for QUARTUS_SYNTH
Info: 2019.04.17.12:31:21 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi.
Info: 2019.04.17.12:31:23 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 27 bit wide.
Info: 2019.04.17.12:31:23 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has readdata signal 32 bit wide, but the slave is 256 bit wide.
Info: 2019.04.17.12:31:23 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has writedata signal 32 bit wide, but the slave is 256 bit wide.
2019.04.17.12:31:23 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has byteenable signal 4 bit wide, but the slave is 32 bit wide.
Warning: 2019.04.17.12:31:24 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper_001.sender
Warning: 2019.04.17.12:31:24 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper_001.sender
Warning: 2019.04.17.12:31:24 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_002.sender
Warning: 2019.04.17.12:31:24 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_002.sender
Info: 2019.04.17.12:31:34 Info: ILC: "soc_system" instantiated interrupt_latency_counter "ILC"
Info: 2019.04.17.12:31:34 Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'
Info: 2019.04.17.12:31:34 Info: button_pio:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=C:/Users/villa/AppData/Local/Temp/alt8003_255725235468220535.dir/0007_button_pio_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/villa/AppData/Local/Temp/alt8003_255725235468220535.dir/0007_button_pio_gen/
Info: 2019.04.17.12:31:34 Info: button_pio: Done RTL generation for module 'soc_system_button_pio'
Info: 2019.04.17.12:31:34 Info: button_pio: "soc_system" instantiated altera_avalon_pio "button_pio"
Info: 2019.04.17.12:31:35 Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'
Info: 2019.04.17.12:31:35 Info: dipsw_pio:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=C:/Users/villa/AppData/Local/Temp/alt8003_255725235468220535.dir/0008_dipsw_pio_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/villa/AppData/Local/Temp/alt8003_255725235468220535.dir/0008_dipsw_pio_gen/
Info: 2019.04.17.12:31:35 Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'
Info: 2019.04.17.12:31:35 Info: dipsw_pio: "soc_system" instantiated altera_avalon_pio "dipsw_pio"
Info: 2019.04.17.12:31:37 Info: f2sdram_only_master: "soc_system" instantiated altera_jtag_avalon_master "f2sdram_only_master"
Info: 2019.04.17.12:31:37 Info: hps_0: "Running  for module: hps_0"
Info: 2019.04.17.12:31:38 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: 2019.04.17.12:31:38 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Info: 2019.04.17.12:31:43 Info: hps_0: "soc_system" instantiated altera_hps "hps_0"
Info: 2019.04.17.12:31:43 Info: iofifocontrol_0: "soc_system" instantiated iofifocontrol "iofifocontrol_0"
Info: 2019.04.17.12:31:43 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'
Info: 2019.04.17.12:31:43 Info: jtag_uart:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=C:/Users/villa/AppData/Local/Temp/alt8003_255725235468220535.dir/0010_jtag_uart_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/villa/AppData/Local/Temp/alt8003_255725235468220535.dir/0010_jtag_uart_gen/
Info: 2019.04.17.12:31:43 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'
Info: 2019.04.17.12:31:43 Info: jtag_uart: "soc_system" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: 2019.04.17.12:31:44 Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'
Info: 2019.04.17.12:31:44 Info: led_pio:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=C:/Users/villa/AppData/Local/Temp/alt8003_255725235468220535.dir/0011_led_pio_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/villa/AppData/Local/Temp/alt8003_255725235468220535.dir/0011_led_pio_gen/
Info: 2019.04.17.12:31:44 Info: led_pio: Done RTL generation for module 'soc_system_led_pio'
Info: 2019.04.17.12:31:44 Info: led_pio: "soc_system" instantiated altera_avalon_pio "led_pio"
Info: 2019.04.17.12:31:44 Info: mm_bridge_0: "soc_system" instantiated altera_avalon_mm_bridge "mm_bridge_0"
Info: 2019.04.17.12:31:44 Info: sysid_qsys: "soc_system" instantiated altera_avalon_sysid_qsys "sysid_qsys"
Info: 2019.04.17.12:31:44 Info: version_pio: Starting RTL generation for module 'soc_system_version_pio'
Info: 2019.04.17.12:31:44 Info: version_pio:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_version_pio --dir=C:/Users/villa/AppData/Local/Temp/alt8003_255725235468220535.dir/0014_version_pio_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/villa/AppData/Local/Temp/alt8003_255725235468220535.dir/0014_version_pio_gen/
Info: 2019.04.17.12:31:44 Info: version_pio: Done RTL generation for module 'soc_system_version_pio'
Info: 2019.04.17.12:31:44 Info: version_pio: "soc_system" instantiated altera_avalon_pio "version_pio"
Info: 2019.04.17.12:31:57 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: 2019.04.17.12:31:58 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: 2019.04.17.12:31:59 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: 2019.04.17.12:31:59 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: 2019.04.17.12:32:00 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: 2019.04.17.12:32:01 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: 2019.04.17.12:32:01 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: 2019.04.17.12:32:02 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: 2019.04.17.12:32:03 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: 2019.04.17.12:32:09 Info: mm_interconnect_0: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: 2019.04.17.12:32:12 Info: mm_interconnect_1: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: 2019.04.17.12:32:15 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: 2019.04.17.12:32:16 Info: mm_interconnect_2: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_2"
Info: 2019.04.17.12:32:16 Info: irq_mapper: "soc_system" instantiated altera_irq_mapper "irq_mapper"
Info: 2019.04.17.12:32:16 Info: irq_mapper_001: "soc_system" instantiated altera_irq_mapper "irq_mapper_001"
Info: 2019.04.17.12:32:16 Info: irq_mapper_002: "soc_system" instantiated altera_irq_mapper "irq_mapper_002"
Info: 2019.04.17.12:32:16 Info: rst_controller: "soc_system" instantiated altera_reset_controller "rst_controller"
Info: 2019.04.17.12:32:17 Info: jtag_phy_embedded_in_jtag_master: "f2sdram_only_master" instantiated altera_jtag_dc_streaming "jtag_phy_embedded_in_jtag_master"
Info: 2019.04.17.12:32:17 Info: timing_adt: "f2sdram_only_master" instantiated timing_adapter "timing_adt"
Info: 2019.04.17.12:32:17 Info: fifo: "f2sdram_only_master" instantiated altera_avalon_sc_fifo "fifo"
Info: 2019.04.17.12:32:17 Info: b2p: "f2sdram_only_master" instantiated altera_avalon_st_bytes_to_packets "b2p"
Info: 2019.04.17.12:32:17 Info: p2b: "f2sdram_only_master" instantiated altera_avalon_st_packets_to_bytes "p2b"
Info: 2019.04.17.12:32:17 Info: transacto: "f2sdram_only_master" instantiated altera_avalon_packets_to_master "transacto"
Info: 2019.04.17.12:32:17 Info: b2p_adapter: "f2sdram_only_master" instantiated channel_adapter "b2p_adapter"
Info: 2019.04.17.12:32:17 Info: p2b_adapter: "f2sdram_only_master" instantiated channel_adapter "p2b_adapter"
Info: 2019.04.17.12:32:17 Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: 2019.04.17.12:32:19 Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: 2019.04.17.12:32:19 Info: mm_bridge_0_m0_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "mm_bridge_0_m0_translator"
Info: 2019.04.17.12:32:19 Info: iofifocontrol_0_avalon_slave_0_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "iofifocontrol_0_avalon_slave_0_translator"
Info: 2019.04.17.12:32:19 Info: hps_0_h2f_lw_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_0_h2f_lw_axi_master_agent"
Info: 2019.04.17.12:32:19 Info: mm_bridge_0_m0_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "mm_bridge_0_m0_agent"
Info: 2019.04.17.12:32:19 Info: iofifocontrol_0_avalon_slave_0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "iofifocontrol_0_avalon_slave_0_agent"
Info: 2019.04.17.12:32:20 Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: 2019.04.17.12:32:20 Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: 2019.04.17.12:32:20 Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: 2019.04.17.12:32:20 Info: router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info: 2019.04.17.12:32:20 Info: router_011: "mm_interconnect_0" instantiated altera_merlin_router "router_011"
Info: 2019.04.17.12:32:20 Info: hps_0_h2f_lw_axi_master_wr_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "hps_0_h2f_lw_axi_master_wr_limiter"
Info: 2019.04.17.12:32:20 Info: Reusing file C:/Users/villa/Documents/Sorgenti/FOOT/FootFirmware/DE10DAQVTX/soc_system/synthesis/submodules
Info: 2019.04.17.12:32:20 Info: Reusing file C:/Users/villa/Documents/Sorgenti/FOOT/FootFirmware/DE10DAQVTX/soc_system/synthesis/submodules
Info: 2019.04.17.12:32:20 Info: iofifocontrol_0_avalon_slave_0_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "iofifocontrol_0_avalon_slave_0_burst_adapter"
Info: 2019.04.17.12:32:20 Info: Reusing file C:/Users/villa/Documents/Sorgenti/FOOT/FootFirmware/DE10DAQVTX/soc_system/synthesis/submodules
Info: 2019.04.17.12:32:20 Info: Reusing file C:/Users/villa/Documents/Sorgenti/FOOT/FootFirmware/DE10DAQVTX/soc_system/synthesis/submodules
Info: 2019.04.17.12:32:20 Info: Reusing file C:/Users/villa/Documents/Sorgenti/FOOT/FootFirmware/DE10DAQVTX/soc_system/synthesis/submodules
Info: 2019.04.17.12:32:20 Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: 2019.04.17.12:32:20 Info: cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info: 2019.04.17.12:32:20 Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: 2019.04.17.12:32:20 Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: 2019.04.17.12:32:20 Info: Reusing file C:/Users/villa/Documents/Sorgenti/FOOT/FootFirmware/DE10DAQVTX/soc_system/synthesis/submodules
Info: 2019.04.17.12:32:20 Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: 2019.04.17.12:32:20 Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: 2019.04.17.12:32:20 Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: 2019.04.17.12:32:20 Info: Reusing file C:/Users/villa/Documents/Sorgenti/FOOT/FootFirmware/DE10DAQVTX/soc_system/synthesis/submodules
Info: 2019.04.17.12:32:20 Info: rsp_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info: 2019.04.17.12:32:20 Info: Reusing file C:/Users/villa/Documents/Sorgenti/FOOT/FootFirmware/DE10DAQVTX/soc_system/synthesis/submodules
Info: 2019.04.17.12:32:21 Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: 2019.04.17.12:32:22 Info: hps_0_f2h_axi_slave_agent: "mm_interconnect_1" instantiated altera_merlin_axi_slave_ni "hps_0_f2h_axi_slave_agent"
Info: 2019.04.17.12:32:22 Info: Reusing file C:/Users/villa/Documents/Sorgenti/FOOT/FootFirmware/DE10DAQVTX/soc_system/synthesis/submodules
Info: 2019.04.17.12:32:22 Info: Reusing file C:/Users/villa/Documents/Sorgenti/FOOT/FootFirmware/DE10DAQVTX/soc_system/synthesis/submodules
Info: 2019.04.17.12:32:22 Info: Reusing file C:/Users/villa/Documents/Sorgenti/FOOT/FootFirmware/DE10DAQVTX/soc_system/synthesis/submodules
Info: 2019.04.17.12:32:22 Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: 2019.04.17.12:32:22 Info: router_001: "mm_interconnect_1" instantiated altera_merlin_router "router_001"
Info: 2019.04.17.12:32:22 Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: 2019.04.17.12:32:22 Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: 2019.04.17.12:32:22 Info: Reusing file C:/Users/villa/Documents/Sorgenti/FOOT/FootFirmware/DE10DAQVTX/soc_system/synthesis/submodules
Info: 2019.04.17.12:32:22 Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: 2019.04.17.12:32:22 Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: 2019.04.17.12:32:22 Info: Reusing file C:/Users/villa/Documents/Sorgenti/FOOT/FootFirmware/DE10DAQVTX/soc_system/synthesis/submodules
Info: 2019.04.17.12:32:22 Info: hps_0_f2h_axi_slave_wr_cmd_width_adapter: "mm_interconnect_1" instantiated altera_merlin_width_adapter "hps_0_f2h_axi_slave_wr_cmd_width_adapter"
Info: 2019.04.17.12:32:22 Info: Reusing file C:/Users/villa/Documents/Sorgenti/FOOT/FootFirmware/DE10DAQVTX/soc_system/synthesis/submodules
Info: 2019.04.17.12:32:22 Info: Reusing file C:/Users/villa/Documents/Sorgenti/FOOT/FootFirmware/DE10DAQVTX/soc_system/synthesis/submodules
Info: 2019.04.17.12:32:22 Info: router: "mm_interconnect_2" instantiated altera_merlin_router "router"
Info: 2019.04.17.12:32:22 Info: router_001: "mm_interconnect_2" instantiated altera_merlin_router "router_001"
Info: 2019.04.17.12:32:22 Info: cmd_demux: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: 2019.04.17.12:32:22 Info: cmd_mux: "mm_interconnect_2" instantiated altera_merlin_multiplexer "cmd_mux"
Info: 2019.04.17.12:32:22 Info: Reusing file C:/Users/villa/Documents/Sorgenti/FOOT/FootFirmware/DE10DAQVTX/soc_system/synthesis/submodules
Info: 2019.04.17.12:32:22 Info: rsp_mux: "mm_interconnect_2" instantiated altera_merlin_multiplexer "rsp_mux"
Info: 2019.04.17.12:32:22 Info: Reusing file C:/Users/villa/Documents/Sorgenti/FOOT/FootFirmware/DE10DAQVTX/soc_system/synthesis/submodules
Info: 2019.04.17.12:32:23 Info: avalon_st_adapter: "mm_interconnect_2" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: 2019.04.17.12:33:13 Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: 2019.04.17.12:33:13 Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: 2019.04.17.12:33:13 Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: 2019.04.17.12:33:13 Info: soc_system: Done "soc_system" with 67 modules, 135 files
Info: 2019.04.17.12:33:15 Info: qsys-generate succeeded.
Info: 2019.04.17.12:33:15 Info: Finished: Create HDL design files for synthesis
Info (11904): Restoring file "soc_system.BAK.qsys" to "soc_system.qsys"
Error (14923): Error upgrading Platform Designer file "soc_system.qsys"
Info (11131): Completed upgrading IP component FIFO with file "src/EventFifo.vhd"
Info (11131): Completed upgrading IP component FIFO with file "src/CommandFifo.vhd"
Info (11131): Completed upgrading IP component In-System Sources and Probes with file "ip/altsource_probe/hps_reset.v"
Error (11890): Unable to automatically upgrade Platform Designer component. Please manually upgrade "soc_system.qsys" in Platform Designer
Error (23031): Evaluation of Tcl script c:/intelfpga/18.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl unsuccessful
Error: Quartus Prime Shell was unsuccessful. 6 errors, 7 warnings
    Error: Peak virtual memory: 673 megabytes
    Error: Processing ended: Wed Apr 17 12:33:45 2019
    Error: Elapsed time: 00:06:10
    Error: Total CPU time (on all processors): 00:08:09


