<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>Laudren.local</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>design_1_LVDS_Transmitter_0_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:modelName>top_buffer</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Fri Jul 28 15:24:07 UTC 2023</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:3c22cdf8</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_synthesisconstraints</spirit:name>
        <spirit:displayName>Synthesis Constraints</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis.constraints</spirit:envIdentifier>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:3c22cdf8</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesiswrapper</spirit:name>
        <spirit:displayName>VHDL Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>design_1_LVDS_Transmitter_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Fri Jul 28 15:24:07 UTC 2023</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:3c22cdf8</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:modelName>top_buffer</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Fri Jul 28 15:24:07 UTC 2023</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:91ba6d41</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlsimulationwrapper</spirit:name>
        <spirit:displayName>VHDL Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>design_1_LVDS_Transmitter_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Fri Jul 28 15:24:07 UTC 2023</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:91ba6d41</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_externalfiles</spirit:name>
        <spirit:displayName>External Files</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:external.files</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_externalfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Fri Jul 28 15:26:33 UTC 2023</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:3c22cdf8</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>Input</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>out_N</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>out_P</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/0280/src/top_buffer.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/design_1_LVDS_Transmitter_0_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/0280/src/top_buffer.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/design_1_LVDS_Transmitter_0_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_externalfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>design_1_LVDS_Transmitter_0_0.dcp</spirit:name>
        <spirit:userFileType>dcp</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_LVDS_Transmitter_0_0_stub.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_LVDS_Transmitter_0_0_stub.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_LVDS_Transmitter_0_0_sim_netlist.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_LVDS_Transmitter_0_0_sim_netlist.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>LVDS_Transmitter</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">design_1_LVDS_Transmitter_0_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>LVDS_Transmitter</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>2</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ba85130_ARCHIVE_LOCATION">c:/Users/mafassi/Desktop/new08/ip_repo/LVDS_Buffer</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3da29aee_ARCHIVE_LOCATION">c:/Users/mafassi/Desktop/new08/ip_repo/LVDS_Buffer</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a65d2ed_ARCHIVE_LOCATION">c:/Users/mafassi/Desktop/new08/ip_repo/LVDS_Buffer</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@183bd002_ARCHIVE_LOCATION">c:/Users/mafassi/Desktop/new08/ip_repo/LVDS_Buffer</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37f17bcc_ARCHIVE_LOCATION">c:/Users/mafassi/Desktop/new08/ip_repo/LVDS_Buffer</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40f30f19_ARCHIVE_LOCATION">c:/Users/mafassi/Desktop/new08/ip_repo/LVDS_Buffer</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56e6a716_ARCHIVE_LOCATION">c:/Users/mafassi/Desktop/new08/ip_repo/LVDS_Buffer</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@265ac255_ARCHIVE_LOCATION">c:/Users/mafassi/Desktop/new08/ip_repo/LVDS_Buffer</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fb3061c_ARCHIVE_LOCATION">c:/Users/mafassi/Desktop/new08/ip_repo/LVDS_Buffer</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10eab116_ARCHIVE_LOCATION">c:/Users/mafassi/Desktop/new08/ip_repo/LVDS_Buffer</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@352d5d70_ARCHIVE_LOCATION">c:/Users/mafassi/Desktop/new08/ip_repo/LVDS_Buffer</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a41b146_ARCHIVE_LOCATION">c:/Users/mafassi/Desktop/new08/ip_repo/LVDS_Buffer</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56b942fa_ARCHIVE_LOCATION">c:/Users/mafassi/Desktop/new08/ip_repo/LVDS_Buffer</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72e916ac_ARCHIVE_LOCATION">c:/Users/mafassi/Desktop/new08/ip_repo/LVDS_Buffer</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ca45102_ARCHIVE_LOCATION">c:/Users/mafassi/Desktop/new08/ip_repo/LVDS_Buffer</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19d403e4_ARCHIVE_LOCATION">c:/Users/mafassi/Desktop/new08/ip_repo/LVDS_Buffer</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57fdba9_ARCHIVE_LOCATION">c:/Users/mafassi/Desktop/new08/ip_repo/LVDS_Buffer</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f82b65b_ARCHIVE_LOCATION">c:/Users/mafassi/Desktop/new08/ip_repo/LVDS_Buffer</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a538ba2_ARCHIVE_LOCATION">c:/Users/mafassi/Desktop/new08/ip_repo/LVDS_Buffer</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ac48dff_ARCHIVE_LOCATION">c:/Users/mafassi/Desktop/new08/ip_repo/LVDS_Buffer</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e37fe17_ARCHIVE_LOCATION">c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/LVDS_Buffer</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a0a9c1_ARCHIVE_LOCATION">c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/LVDS_Buffer</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9f6c9cf_ARCHIVE_LOCATION">c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/LVDS_Buffer</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f47420a_ARCHIVE_LOCATION">c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/LVDS_Buffer</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f5e4c62_ARCHIVE_LOCATION">c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/LVDS_Buffer</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7138b0ca_ARCHIVE_LOCATION">c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/LVDS_Buffer</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2020.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="fc4ffa7d"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="88ef7b0b"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="9483665a"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
