Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Wed Dec  7 05:10:05 2022
| Host         : ece236C-2565 running 64-bit Red Hat Enterprise Linux Workstation release 6.10 (Santiago)
| Command      : report_methodology -file xilinx_one_port_ram_sync_methodology_drc_routed.rpt -pb xilinx_one_port_ram_sync_methodology_drc_routed.pb -rpx xilinx_one_port_ram_sync_methodology_drc_routed.rpx
| Design       : xilinx_one_port_ram_sync
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 2
+-----------+----------+-----------------------------+------------+
| Rule      | Severity | Description                 | Violations |
+-----------+----------+-----------------------------+------------+
| TIMING-17 | Warning  | Non-clocked sequential cell | 2          |
+-----------+----------+-----------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Warning
Non-clocked sequential cell  
The clock pin ram_reg_0/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Warning
Non-clocked sequential cell  
The clock pin ram_reg_1/CLKARDCLK is not reached by a timing clock
Related violations: <none>


