{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1641068963481 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1641068963489 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 01 21:29:23 2022 " "Processing started: Sat Jan 01 21:29:23 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1641068963489 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641068963489 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ES_mini_project_TRDB_D5M_LT24 -c ES_mini_project_TRDB_D5M_LT24 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ES_mini_project_TRDB_D5M_LT24 -c ES_mini_project_TRDB_D5M_LT24" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641068963489 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1641068967175 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1641068967175 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "soc_system.qsys " "Elaborating Platform Designer system entity \"soc_system.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641068978642 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.01.21:29:43 Progress: Loading quartus/soc_system.qsys " "2022.01.01.21:29:43 Progress: Loading quartus/soc_system.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641068983798 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.01.21:29:44 Progress: Reading input file " "2022.01.01.21:29:44 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641068984927 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.01.21:29:45 Progress: Adding address_span_extender_0 \[altera_address_span_extender 18.1\] " "2022.01.01.21:29:45 Progress: Adding address_span_extender_0 \[altera_address_span_extender 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641068985071 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.01.21:29:47 Progress: Parameterizing module address_span_extender_0 " "2022.01.01.21:29:47 Progress: Parameterizing module address_span_extender_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641068987274 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.01.21:29:47 Progress: Adding camera_interface_0 \[camera_interface 2.0\] " "2022.01.01.21:29:47 Progress: Adding camera_interface_0 \[camera_interface 2.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641068987277 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.01.21:29:47 Progress: Parameterizing module camera_interface_0 " "2022.01.01.21:29:47 Progress: Parameterizing module camera_interface_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641068987330 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.01.21:29:47 Progress: Adding clk_0 \[clock_source 18.1\] " "2022.01.01.21:29:47 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641068987330 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.01.21:29:47 Progress: Parameterizing module clk_0 " "2022.01.01.21:29:47 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641068987506 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.01.21:29:47 Progress: Adding cmos_sensor_output_generator_0 \[cmos_sensor_output_generator 15.1\] " "2022.01.01.21:29:47 Progress: Adding cmos_sensor_output_generator_0 \[cmos_sensor_output_generator 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641068987507 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.01.21:29:47 Progress: Parameterizing module cmos_sensor_output_generator_0 " "2022.01.01.21:29:47 Progress: Parameterizing module cmos_sensor_output_generator_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641068987551 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.01.21:29:47 Progress: Adding hps_0 \[altera_hps 18.1\] " "2022.01.01.21:29:47 Progress: Adding hps_0 \[altera_hps 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641068987552 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.01.21:29:49 Progress: Parameterizing module hps_0 " "2022.01.01.21:29:49 Progress: Parameterizing module hps_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641068989150 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.01.21:29:49 Progress: Adding i2c_0 \[i2c 15.1\] " "2022.01.01.21:29:49 Progress: Adding i2c_0 \[i2c 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641068989170 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.01.21:29:49 Progress: Parameterizing module i2c_0 " "2022.01.01.21:29:49 Progress: Parameterizing module i2c_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641068989241 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.01.21:29:49 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\] " "2022.01.01.21:29:49 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641068989241 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.01.21:29:49 Progress: Parameterizing module jtag_uart_0 " "2022.01.01.21:29:49 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641068989254 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.01.21:29:49 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\] " "2022.01.01.21:29:49 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641068989255 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.01.21:29:49 Progress: Parameterizing module nios2_gen2_0 " "2022.01.01.21:29:49 Progress: Parameterizing module nios2_gen2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641068989354 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.01.21:29:49 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\] " "2022.01.01.21:29:49 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641068989357 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.01.21:29:49 Progress: Parameterizing module onchip_memory2_0 " "2022.01.01.21:29:49 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641068989368 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.01.21:29:49 Progress: Adding pio_leds \[altera_avalon_pio 18.1\] " "2022.01.01.21:29:49 Progress: Adding pio_leds \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641068989369 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.01.21:29:49 Progress: Parameterizing module pio_leds " "2022.01.01.21:29:49 Progress: Parameterizing module pio_leds" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641068989378 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.01.21:29:49 Progress: Building connections " "2022.01.01.21:29:49 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641068989379 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.01.21:29:49 Progress: Parameterizing connections " "2022.01.01.21:29:49 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641068989412 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.01.21:29:49 Progress: Validating " "2022.01.01.21:29:49 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641068989414 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.01.21:30:01 Progress: Done reading input file " "2022.01.01.21:30:01 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641069001657 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Soc_system.hps_0: Setting the slave port width of interface f2h_sdram0 to 32 results in bandwidth under-utilization.  Altera recommends you set the interface data width to 64-bit or greater. " "Soc_system.hps_0: Setting the slave port width of interface f2h_sdram0 to 32 results in bandwidth under-utilization.  Altera recommends you set the interface data width to 64-bit or greater." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641069005843 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73 " "Soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641069005843 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39 " "Soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641069005844 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Soc_system.hps_0: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz " "Soc_system.hps_0: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641069005844 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies. " "Soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641069005844 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Soc_system.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641069005846 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH " "Soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641069007449 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master address_span_extender_0.expanded_master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 30 bit wide. " "Interconnect is inserted between master address_span_extender_0.expanded_master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 30 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641069017370 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master address_span_extender_0.expanded_master and slave hps_0.f2h_sdram0_data because the master has burstcount signal 7 bit wide, but the slave is 8 bit wide. " "Interconnect is inserted between master address_span_extender_0.expanded_master and slave hps_0.f2h_sdram0_data because the master has burstcount signal 7 bit wide, but the slave is 8 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641069017370 ""}
