--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml photon.twx photon.ncd -o photon.twr photon.pcf -ucf
xem6010.ucf

Design file:              photon.ncd
Physical constraint file: photon.pcf
Device,package,speed:     xc6slx45,fgg484,C,-2 (PRODUCTION 1.21 2012-04-23)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_okHostClk = PERIOD TIMEGRP "okHostClk" 20.83 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.000ns.
--------------------------------------------------------------------------------

Paths for end point okHI/flop4 (SLICE_X30Y20.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     19.220ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/flop3 (FF)
  Destination:          okHI/flop4 (FF)
  Requirement:          20.830ns
  Data Path Delay:      1.575ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         hi_in_0_IBUFG rising at 0.000ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/flop3 to okHI/flop4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y20.AQ      Tcko                  0.525   okHI/rst4
                                                       okHI/flop3
    SLICE_X30Y20.BX      net (fanout=2)        0.965   okHI/rst3
    SLICE_X30Y20.CLK     Tdick                 0.085   okHI/rst4
                                                       okHI/flop4
    -------------------------------------------------  ---------------------------
    Total                                      1.575ns (0.610ns logic, 0.965ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------

Paths for end point okHI/flop2 (SLICE_X30Y15.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     19.764ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/flop1 (FF)
  Destination:          okHI/flop2 (FF)
  Requirement:          20.830ns
  Data Path Delay:      1.024ns (Levels of Logic = 0)
  Clock Path Skew:      -0.007ns (0.119 - 0.126)
  Source Clock:         hi_in_0_IBUFG rising at 0.000ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/flop1 to okHI/flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y15.DQ      Tcko                  0.430   okHI/rst1
                                                       okHI/flop1
    SLICE_X30Y15.CX      net (fanout=1)        0.509   okHI/rst1
    SLICE_X30Y15.CLK     Tdick                 0.085   okHI/rst2
                                                       okHI/flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.024ns (0.515ns logic, 0.509ns route)
                                                       (50.3% logic, 49.7% route)

--------------------------------------------------------------------------------

Paths for end point okHI/flop3 (SLICE_X30Y20.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     19.840ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/flop2 (FF)
  Destination:          okHI/flop3 (FF)
  Requirement:          20.830ns
  Data Path Delay:      1.528ns (Levels of Logic = 0)
  Clock Path Skew:      0.573ns (0.699 - 0.126)
  Source Clock:         hi_in_0_IBUFG rising at 0.000ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/flop2 to okHI/flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y15.CQ      Tcko                  0.525   okHI/rst2
                                                       okHI/flop2
    SLICE_X30Y20.AX      net (fanout=2)        0.918   okHI/rst2
    SLICE_X30Y20.CLK     Tdick                 0.085   okHI/rst4
                                                       okHI/flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.528ns (0.610ns logic, 0.918ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_okHostClk = PERIOD TIMEGRP "okHostClk" 20.83 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point okHI/flop3 (SLICE_X30Y20.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.374ns (requirement - (clock path skew + uncertainty - data path))
  Source:               okHI/flop2 (FF)
  Destination:          okHI/flop3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.720ns (Levels of Logic = 0)
  Clock Path Skew:      0.346ns (0.346 - 0.000)
  Source Clock:         hi_in_0_IBUFG rising at 20.830ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: okHI/flop2 to okHI/flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y15.CQ      Tcko                  0.234   okHI/rst2
                                                       okHI/flop2
    SLICE_X30Y20.AX      net (fanout=2)        0.445   okHI/rst2
    SLICE_X30Y20.CLK     Tckdi       (-Th)    -0.041   okHI/rst4
                                                       okHI/flop3
    -------------------------------------------------  ---------------------------
    Total                                      0.720ns (0.275ns logic, 0.445ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------

Paths for end point okHI/flop2 (SLICE_X30Y15.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.487ns (requirement - (clock path skew + uncertainty - data path))
  Source:               okHI/flop1 (FF)
  Destination:          okHI/flop2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.487ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         hi_in_0_IBUFG rising at 20.830ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: okHI/flop1 to okHI/flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y15.DQ      Tcko                  0.198   okHI/rst1
                                                       okHI/flop1
    SLICE_X30Y15.CX      net (fanout=1)        0.248   okHI/rst1
    SLICE_X30Y15.CLK     Tckdi       (-Th)    -0.041   okHI/rst2
                                                       okHI/flop2
    -------------------------------------------------  ---------------------------
    Total                                      0.487ns (0.239ns logic, 0.248ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------

Paths for end point okHI/flop4 (SLICE_X30Y20.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.748ns (requirement - (clock path skew + uncertainty - data path))
  Source:               okHI/flop3 (FF)
  Destination:          okHI/flop4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.748ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         hi_in_0_IBUFG rising at 20.830ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: okHI/flop3 to okHI/flop4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y20.AQ      Tcko                  0.234   okHI/rst4
                                                       okHI/flop3
    SLICE_X30Y20.BX      net (fanout=2)        0.473   okHI/rst3
    SLICE_X30Y20.CLK     Tckdi       (-Th)    -0.041   okHI/rst4
                                                       okHI/flop4
    -------------------------------------------------  ---------------------------
    Total                                      0.748ns (0.275ns logic, 0.473ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_okHostClk = PERIOD TIMEGRP "okHostClk" 20.83 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.830ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.830ns
  Low pulse: 10.415ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: okHI/hi_dcm/CLKIN
  Logical resource: okHI/hi_dcm/CLKIN
  Location pin: DCM_X0Y3.CLKIN
  Clock network: okHI/hi_dcm_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.830ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.830ns
  High pulse: 10.415ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: okHI/hi_dcm/CLKIN
  Logical resource: okHI/hi_dcm/CLKIN
  Location pin: DCM_X0Y3.CLKIN
  Clock network: okHI/hi_dcm_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 16.830ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 4.000ns (250.000MHz) (Tdcmper_CLKIN)
  Physical resource: okHI/hi_dcm/CLKIN
  Logical resource: okHI/hi_dcm/CLKIN
  Location pin: DCM_X0Y3.CLKIN
  Clock network: okHI/hi_dcm_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Clk1 = PERIOD TIMEGRP "clk1" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Clk1 = PERIOD TIMEGRP "clk1" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.010ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.990ns (334.448MHz) (Tdcmper_CLKOUT)
  Physical resource: pll/dcm_sp_inst/CLK2X
  Logical resource: pll/dcm_sp_inst/CLK2X
  Location pin: DCM_X0Y1.CLK2X
  Clock network: pll/clk2x
--------------------------------------------------------------------------------
Slack: 4.010ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 5.990ns (166.945MHz) (Tdcmper_CLKIN)
  Physical resource: pll/dcm_sp_inst/CLKIN
  Logical resource: pll/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: pll/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.010ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 5.990ns (166.945MHz) (Tdcmper_CLKOUT)
  Physical resource: pll/dcm_sp_inst/CLK0
  Logical resource: pll/dcm_sp_inst/CLK0
  Location pin: DCM_X0Y1.CLK0
  Clock network: pll/clk0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Clk_200 = PERIOD TIMEGRP "clk_200" 5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.480ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Clk_200 = PERIOD TIMEGRP "clk_200" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: fifo_photon_din<7>/CLK
  Logical resource: fifo_photon_din_4/CK
  Location pin: SLICE_X34Y45.CLK
  Clock network: clk_200
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: fifo_photon_din<7>/CLK
  Logical resource: fifo_photon_din_5/CK
  Location pin: SLICE_X34Y45.CLK
  Clock network: clk_200
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: fifo_photon_din<7>/CLK
  Logical resource: fifo_photon_din_6/CK
  Location pin: SLICE_X34Y45.CLK
  Clock network: clk_200
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Clk_100 = PERIOD TIMEGRP "clk_100" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.570ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Clk_100 = PERIOD TIMEGRP "clk_100" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: fifo5/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: fifo5/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y4.CLKA
  Clock network: clk_100
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: fifo5/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: fifo5/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X2Y4.CLKA
  Clock network: clk_100
--------------------------------------------------------------------------------
Slack: 9.520ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: master_logic<9>/CLK
  Logical resource: master_logic_9/CK
  Location pin: SLICE_X44Y59.CLK
  Clock network: clk_100
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_okHI_dcm_clk0 = PERIOD TIMEGRP "okHI_dcm_clk0" 
TS_okHostClk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 26840 paths analyzed, 6171 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.225ns.
--------------------------------------------------------------------------------

Paths for end point fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X3Y20.ENB), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.605ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/core0/core0/ti_addr_1 (FF)
  Destination:          fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          20.830ns
  Data Path Delay:      12.019ns (Levels of Logic = 5)
  Clock Path Skew:      -0.071ns (0.580 - 0.651)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/core0/core0/ti_addr_1 to fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y17.AQ      Tcko                  0.476   ok1<20>
                                                       okHI/core0/core0/ti_addr_1
    SLICE_X36Y27.D3      net (fanout=20)       1.884   ok1<17>
    SLICE_X36Y27.D       Tilo                  0.235   okHI/okCH<0>
                                                       epA0/ti_addr[7]_ep_addr[7]_equal_4_o81
    SLICE_X36Y27.A3      net (fanout=1)        0.350   epA0/ti_addr[7]_ep_addr[7]_equal_4_o8
    SLICE_X36Y27.A       Tilo                  0.235   okHI/okCH<0>
                                                       epA0/ti_addr[7]_ep_addr[7]_equal_4_o83
    SLICE_X36Y27.B6      net (fanout=18)       0.158   epA0/ti_addr[7]_ep_addr[7]_equal_4_o
    SLICE_X36Y27.B       Tilo                  0.235   okHI/okCH<0>
                                                       epA0/ep_read1
    SLICE_X17Y42.B6      net (fanout=2)        2.152   time_resolved_pipe_out_read
    SLICE_X17Y42.B       Tilo                  0.259   okHI/core0/core0/a0/d0/dna<55>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1
    SLICE_X28Y22.D6      net (fanout=38)       2.400   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
    SLICE_X28Y22.D       Tilo                  0.235   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_enb
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/out9
    RAMB16_X3Y20.ENB     net (fanout=7)        3.150   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_enb
    RAMB16_X3Y20.CLKB    Trcck_ENB             0.250   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     12.019ns (1.925ns logic, 10.094ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.645ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/core0/core0/ti_addr_5 (FF)
  Destination:          fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          20.830ns
  Data Path Delay:      11.980ns (Levels of Logic = 5)
  Clock Path Skew:      -0.070ns (0.580 - 0.650)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/core0/core0/ti_addr_5 to fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y18.AQ      Tcko                  0.476   ok1<23>
                                                       okHI/core0/core0/ti_addr_5
    SLICE_X36Y27.D6      net (fanout=17)       1.845   ok1<21>
    SLICE_X36Y27.D       Tilo                  0.235   okHI/okCH<0>
                                                       epA0/ti_addr[7]_ep_addr[7]_equal_4_o81
    SLICE_X36Y27.A3      net (fanout=1)        0.350   epA0/ti_addr[7]_ep_addr[7]_equal_4_o8
    SLICE_X36Y27.A       Tilo                  0.235   okHI/okCH<0>
                                                       epA0/ti_addr[7]_ep_addr[7]_equal_4_o83
    SLICE_X36Y27.B6      net (fanout=18)       0.158   epA0/ti_addr[7]_ep_addr[7]_equal_4_o
    SLICE_X36Y27.B       Tilo                  0.235   okHI/okCH<0>
                                                       epA0/ep_read1
    SLICE_X17Y42.B6      net (fanout=2)        2.152   time_resolved_pipe_out_read
    SLICE_X17Y42.B       Tilo                  0.259   okHI/core0/core0/a0/d0/dna<55>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1
    SLICE_X28Y22.D6      net (fanout=38)       2.400   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
    SLICE_X28Y22.D       Tilo                  0.235   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_enb
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/out9
    RAMB16_X3Y20.ENB     net (fanout=7)        3.150   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_enb
    RAMB16_X3Y20.CLKB    Trcck_ENB             0.250   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     11.980ns (1.925ns logic, 10.055ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.717ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/core0/core0/ti_addr_6 (FF)
  Destination:          fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          20.830ns
  Data Path Delay:      11.908ns (Levels of Logic = 5)
  Clock Path Skew:      -0.070ns (0.580 - 0.650)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/core0/core0/ti_addr_6 to fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y18.BQ      Tcko                  0.476   ok1<23>
                                                       okHI/core0/core0/ti_addr_6
    SLICE_X36Y27.D5      net (fanout=16)       1.773   ok1<22>
    SLICE_X36Y27.D       Tilo                  0.235   okHI/okCH<0>
                                                       epA0/ti_addr[7]_ep_addr[7]_equal_4_o81
    SLICE_X36Y27.A3      net (fanout=1)        0.350   epA0/ti_addr[7]_ep_addr[7]_equal_4_o8
    SLICE_X36Y27.A       Tilo                  0.235   okHI/okCH<0>
                                                       epA0/ti_addr[7]_ep_addr[7]_equal_4_o83
    SLICE_X36Y27.B6      net (fanout=18)       0.158   epA0/ti_addr[7]_ep_addr[7]_equal_4_o
    SLICE_X36Y27.B       Tilo                  0.235   okHI/okCH<0>
                                                       epA0/ep_read1
    SLICE_X17Y42.B6      net (fanout=2)        2.152   time_resolved_pipe_out_read
    SLICE_X17Y42.B       Tilo                  0.259   okHI/core0/core0/a0/d0/dna<55>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1
    SLICE_X28Y22.D6      net (fanout=38)       2.400   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
    SLICE_X28Y22.D       Tilo                  0.235   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_enb
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/out9
    RAMB16_X3Y20.ENB     net (fanout=7)        3.150   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_enb
    RAMB16_X3Y20.CLKB    Trcck_ENB             0.250   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     11.908ns (1.925ns logic, 9.983ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------

Paths for end point okHI/hi_dataout_reg_10 (SLICE_X32Y22.C1), 97 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.866ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          okHI/hi_dataout_reg_10 (FF)
  Requirement:          20.830ns
  Data Path Delay:      11.773ns (Levels of Logic = 4)
  Clock Path Skew:      -0.056ns (0.586 - 0.642)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to okHI/hi_dataout_reg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y26.DOB3    Trcko_DOB             2.100   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    SLICE_X6Y51.B4       net (fanout=1)        4.225   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.ram_doutb<3>
    SLICE_X6Y51.B        Tilo                  0.254   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_71
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_71
    SLICE_X6Y51.C4       net (fanout=1)        0.330   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_71
    SLICE_X6Y51.CMUX     Tilo                  0.430   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_71
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_31
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_0
    SLICE_X32Y22.A6      net (fanout=1)        3.440   time_resolved_pipe_out_data<10>
    SLICE_X32Y22.A       Tilo                  0.235   okHI/hi_dataout_reg<9>
                                                       okWO/ok2_int<95>
    SLICE_X32Y22.C1      net (fanout=1)        0.538   ok2<10>
    SLICE_X32Y22.CLK     Tas                   0.221   okHI/hi_dataout_reg<9>
                                                       okHI/core0/core0/Mmux_hi_dataout611
                                                       okHI/hi_dataout_reg_10
    -------------------------------------------------  ---------------------------
    Total                                     11.773ns (3.240ns logic, 8.533ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.130ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          okHI/hi_dataout_reg_10 (FF)
  Requirement:          20.830ns
  Data Path Delay:      11.496ns (Levels of Logic = 4)
  Clock Path Skew:      -0.069ns (0.678 - 0.747)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to okHI/hi_dataout_reg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y32.DOB3    Trcko_DOB             2.100   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    SLICE_X38Y56.C2      net (fanout=1)        1.613   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.ram_doutb<3>
    SLICE_X38Y56.C       Tilo                  0.255   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_101
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_101
    SLICE_X6Y51.D1       net (fanout=1)        2.638   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_101
    SLICE_X6Y51.CMUX     Topdc                 0.456   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_71
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_41
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_0
    SLICE_X32Y22.A6      net (fanout=1)        3.440   time_resolved_pipe_out_data<10>
    SLICE_X32Y22.A       Tilo                  0.235   okHI/hi_dataout_reg<9>
                                                       okWO/ok2_int<95>
    SLICE_X32Y22.C1      net (fanout=1)        0.538   ok2<10>
    SLICE_X32Y22.CLK     Tas                   0.221   okHI/hi_dataout_reg<9>
                                                       okHI/core0/core0/Mmux_hi_dataout611
                                                       okHI/hi_dataout_reg_10
    -------------------------------------------------  ---------------------------
    Total                                     11.496ns (3.267ns logic, 8.229ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.363ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          okHI/hi_dataout_reg_10 (FF)
  Requirement:          20.830ns
  Data Path Delay:      11.295ns (Levels of Logic = 4)
  Clock Path Skew:      -0.037ns (0.586 - 0.623)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to okHI/hi_dataout_reg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y22.DOB3    Trcko_DOB             2.100   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    SLICE_X6Y51.A1       net (fanout=1)        3.686   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.ram_doutb<3>
    SLICE_X6Y51.A        Tilo                  0.254   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_71
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_85
    SLICE_X6Y51.D5       net (fanout=1)        0.365   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_85
    SLICE_X6Y51.CMUX     Topdc                 0.456   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_71
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_41
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_0
    SLICE_X32Y22.A6      net (fanout=1)        3.440   time_resolved_pipe_out_data<10>
    SLICE_X32Y22.A       Tilo                  0.235   okHI/hi_dataout_reg<9>
                                                       okWO/ok2_int<95>
    SLICE_X32Y22.C1      net (fanout=1)        0.538   ok2<10>
    SLICE_X32Y22.CLK     Tas                   0.221   okHI/hi_dataout_reg<9>
                                                       okHI/core0/core0/Mmux_hi_dataout611
                                                       okHI/hi_dataout_reg_10
    -------------------------------------------------  ---------------------------
    Total                                     11.295ns (3.266ns logic, 8.029ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------

Paths for end point fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X3Y18.ENB), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.076ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/core0/core0/ti_addr_1 (FF)
  Destination:          fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          20.830ns
  Data Path Delay:      11.551ns (Levels of Logic = 5)
  Clock Path Skew:      -0.068ns (0.583 - 0.651)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/core0/core0/ti_addr_1 to fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y17.AQ      Tcko                  0.476   ok1<20>
                                                       okHI/core0/core0/ti_addr_1
    SLICE_X36Y27.D3      net (fanout=20)       1.884   ok1<17>
    SLICE_X36Y27.D       Tilo                  0.235   okHI/okCH<0>
                                                       epA0/ti_addr[7]_ep_addr[7]_equal_4_o81
    SLICE_X36Y27.A3      net (fanout=1)        0.350   epA0/ti_addr[7]_ep_addr[7]_equal_4_o8
    SLICE_X36Y27.A       Tilo                  0.235   okHI/okCH<0>
                                                       epA0/ti_addr[7]_ep_addr[7]_equal_4_o83
    SLICE_X36Y27.B6      net (fanout=18)       0.158   epA0/ti_addr[7]_ep_addr[7]_equal_4_o
    SLICE_X36Y27.B       Tilo                  0.235   okHI/okCH<0>
                                                       epA0/ep_read1
    SLICE_X17Y42.B6      net (fanout=2)        2.152   time_resolved_pipe_out_read
    SLICE_X17Y42.B       Tilo                  0.259   okHI/core0/core0/a0/d0/dna<55>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1
    SLICE_X17Y24.D4      net (fanout=38)       1.706   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
    SLICE_X17Y24.D       Tilo                  0.259   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_enb
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/out6
    RAMB16_X3Y18.ENB     net (fanout=7)        3.352   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_enb
    RAMB16_X3Y18.CLKB    Trcck_ENB             0.250   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     11.551ns (1.949ns logic, 9.602ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.116ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/core0/core0/ti_addr_5 (FF)
  Destination:          fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          20.830ns
  Data Path Delay:      11.512ns (Levels of Logic = 5)
  Clock Path Skew:      -0.067ns (0.583 - 0.650)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/core0/core0/ti_addr_5 to fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y18.AQ      Tcko                  0.476   ok1<23>
                                                       okHI/core0/core0/ti_addr_5
    SLICE_X36Y27.D6      net (fanout=17)       1.845   ok1<21>
    SLICE_X36Y27.D       Tilo                  0.235   okHI/okCH<0>
                                                       epA0/ti_addr[7]_ep_addr[7]_equal_4_o81
    SLICE_X36Y27.A3      net (fanout=1)        0.350   epA0/ti_addr[7]_ep_addr[7]_equal_4_o8
    SLICE_X36Y27.A       Tilo                  0.235   okHI/okCH<0>
                                                       epA0/ti_addr[7]_ep_addr[7]_equal_4_o83
    SLICE_X36Y27.B6      net (fanout=18)       0.158   epA0/ti_addr[7]_ep_addr[7]_equal_4_o
    SLICE_X36Y27.B       Tilo                  0.235   okHI/okCH<0>
                                                       epA0/ep_read1
    SLICE_X17Y42.B6      net (fanout=2)        2.152   time_resolved_pipe_out_read
    SLICE_X17Y42.B       Tilo                  0.259   okHI/core0/core0/a0/d0/dna<55>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1
    SLICE_X17Y24.D4      net (fanout=38)       1.706   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
    SLICE_X17Y24.D       Tilo                  0.259   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_enb
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/out6
    RAMB16_X3Y18.ENB     net (fanout=7)        3.352   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_enb
    RAMB16_X3Y18.CLKB    Trcck_ENB             0.250   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     11.512ns (1.949ns logic, 9.563ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.188ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/core0/core0/ti_addr_6 (FF)
  Destination:          fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          20.830ns
  Data Path Delay:      11.440ns (Levels of Logic = 5)
  Clock Path Skew:      -0.067ns (0.583 - 0.650)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/core0/core0/ti_addr_6 to fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y18.BQ      Tcko                  0.476   ok1<23>
                                                       okHI/core0/core0/ti_addr_6
    SLICE_X36Y27.D5      net (fanout=16)       1.773   ok1<22>
    SLICE_X36Y27.D       Tilo                  0.235   okHI/okCH<0>
                                                       epA0/ti_addr[7]_ep_addr[7]_equal_4_o81
    SLICE_X36Y27.A3      net (fanout=1)        0.350   epA0/ti_addr[7]_ep_addr[7]_equal_4_o8
    SLICE_X36Y27.A       Tilo                  0.235   okHI/okCH<0>
                                                       epA0/ti_addr[7]_ep_addr[7]_equal_4_o83
    SLICE_X36Y27.B6      net (fanout=18)       0.158   epA0/ti_addr[7]_ep_addr[7]_equal_4_o
    SLICE_X36Y27.B       Tilo                  0.235   okHI/okCH<0>
                                                       epA0/ep_read1
    SLICE_X17Y42.B6      net (fanout=2)        2.152   time_resolved_pipe_out_read
    SLICE_X17Y42.B       Tilo                  0.259   okHI/core0/core0/a0/d0/dna<55>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1
    SLICE_X17Y24.D4      net (fanout=38)       1.706   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
    SLICE_X17Y24.D       Tilo                  0.259   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_enb
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/out6
    RAMB16_X3Y18.ENB     net (fanout=7)        3.352   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_enb
    RAMB16_X3Y18.CLKB    Trcck_ENB             0.250   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     11.440ns (1.949ns logic, 9.491ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_okHI_dcm_clk0 = PERIOD TIMEGRP "okHI_dcm_clk0" TS_okHostClk HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMA (SLICE_X14Y6.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.296ns (requirement - (clock path skew + uncertainty - data path))
  Source:               okHI/core0/core0/a0/c0/dataout_0 (FF)
  Destination:          okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.296ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ok1<24> rising at 20.830ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: okHI/core0/core0/a0/c0/dataout_0 to okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y5.AQ       Tcko                  0.198   okHI/core0/core0/a0/c0/dataout<3>
                                                       okHI/core0/core0/a0/c0/dataout_0
    SLICE_X14Y6.AX       net (fanout=1)        0.218   okHI/core0/core0/a0/c0/dataout<0>
    SLICE_X14Y6.CLK      Tdh         (-Th)     0.120   okHI/core0/core0/a0/tok_mem_dataout<2>
                                                       okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.296ns (0.078ns logic, 0.218ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMB (SLICE_X10Y6.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.316ns (requirement - (clock path skew + uncertainty - data path))
  Source:               okHI/core0/core0/a0/c0/dataout_4 (FF)
  Destination:          okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.320ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.067 - 0.063)
  Source Clock:         ok1<24> rising at 20.830ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: okHI/core0/core0/a0/c0/dataout_4 to okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y6.AQ       Tcko                  0.200   okHI/core0/core0/a0/c0/dataout<7>
                                                       okHI/core0/core0/a0/c0/dataout_4
    SLICE_X10Y6.BX       net (fanout=1)        0.231   okHI/core0/core0/a0/c0/dataout<4>
    SLICE_X10Y6.CLK      Tdh         (-Th)     0.111   okHI/core0/core0/a0/tok_mem_dataout<5>
                                                       okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.320ns (0.089ns logic, 0.231ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMC (SLICE_X14Y6.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.316ns (requirement - (clock path skew + uncertainty - data path))
  Source:               okHI/core0/core0/a0/c0/dataout_2 (FF)
  Destination:          okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMC (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.316ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ok1<24> rising at 20.830ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: okHI/core0/core0/a0/c0/dataout_2 to okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y5.CQ       Tcko                  0.198   okHI/core0/core0/a0/c0/dataout<3>
                                                       okHI/core0/core0/a0/c0/dataout_2
    SLICE_X14Y6.CX       net (fanout=1)        0.216   okHI/core0/core0/a0/c0/dataout<2>
    SLICE_X14Y6.CLK      Tdh         (-Th)     0.098   okHI/core0/core0/a0/tok_mem_dataout<2>
                                                       okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      0.316ns (0.100ns logic, 0.216ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_okHI_dcm_clk0 = PERIOD TIMEGRP "okHI_dcm_clk0" TS_okHostClk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.260ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom/CLKA
  Logical resource: okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom/CLKA
  Location pin: RAMB16_X0Y10.CLKA
  Clock network: ok1<24>
--------------------------------------------------------------------------------
Slack: 17.260ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X3Y12.CLKB
  Clock network: ok1<24>
--------------------------------------------------------------------------------
Slack: 17.260ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X3Y10.CLKB
  Clock network: ok1<24>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_pll_clk2x = PERIOD TIMEGRP "pll_clk2x" TS_Clk1 / 2 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 65 paths analyzed, 65 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.139ns.
--------------------------------------------------------------------------------

Paths for end point fifo_photon_din_26 (SLICE_X13Y51.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.861ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pmt_sampled (FF)
  Destination:          fifo_photon_din_26 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.967ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.635 - 0.622)
  Source Clock:         clk_200 rising at 0.000ns
  Destination Clock:    clk_200 rising at 5.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pmt_sampled to fifo_photon_din_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y44.AQ      Tcko                  0.476   pmt_sampled
                                                       pmt_sampled
    SLICE_X37Y45.A3      net (fanout=2)        0.555   pmt_sampled
    SLICE_X37Y45.A       Tilo                  0.259   fifo_photon_din<11>
                                                       pmt_sampled_inv1_INV_0
    SLICE_X13Y51.CE      net (fanout=7)        2.269   pmt_sampled_inv
    SLICE_X13Y51.CLK     Tceck                 0.408   fifo_photon_din<27>
                                                       fifo_photon_din_26
    -------------------------------------------------  ---------------------------
    Total                                      3.967ns (1.143ns logic, 2.824ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------

Paths for end point fifo_photon_din_25 (SLICE_X13Y51.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.879ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pmt_sampled (FF)
  Destination:          fifo_photon_din_25 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.949ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.635 - 0.622)
  Source Clock:         clk_200 rising at 0.000ns
  Destination Clock:    clk_200 rising at 5.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pmt_sampled to fifo_photon_din_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y44.AQ      Tcko                  0.476   pmt_sampled
                                                       pmt_sampled
    SLICE_X37Y45.A3      net (fanout=2)        0.555   pmt_sampled
    SLICE_X37Y45.A       Tilo                  0.259   fifo_photon_din<11>
                                                       pmt_sampled_inv1_INV_0
    SLICE_X13Y51.CE      net (fanout=7)        2.269   pmt_sampled_inv
    SLICE_X13Y51.CLK     Tceck                 0.390   fifo_photon_din<27>
                                                       fifo_photon_din_25
    -------------------------------------------------  ---------------------------
    Total                                      3.949ns (1.125ns logic, 2.824ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------

Paths for end point fifo_photon_din_27 (SLICE_X13Y51.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.887ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pmt_sampled (FF)
  Destination:          fifo_photon_din_27 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.941ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.635 - 0.622)
  Source Clock:         clk_200 rising at 0.000ns
  Destination Clock:    clk_200 rising at 5.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pmt_sampled to fifo_photon_din_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y44.AQ      Tcko                  0.476   pmt_sampled
                                                       pmt_sampled
    SLICE_X37Y45.A3      net (fanout=2)        0.555   pmt_sampled
    SLICE_X37Y45.A       Tilo                  0.259   fifo_photon_din<11>
                                                       pmt_sampled_inv1_INV_0
    SLICE_X13Y51.CE      net (fanout=7)        2.269   pmt_sampled_inv
    SLICE_X13Y51.CLK     Tceck                 0.382   fifo_photon_din<27>
                                                       fifo_photon_din_27
    -------------------------------------------------  ---------------------------
    Total                                      3.941ns (1.117ns logic, 2.824ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_pll_clk2x = PERIOD TIMEGRP "pll_clk2x" TS_Clk1 / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point fifo_photon_din_30 (SLICE_X34Y52.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.018ns (requirement - (clock path skew + uncertainty - data path))
  Source:               photon_time_tag_30 (FF)
  Destination:          fifo_photon_din_30 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.468ns (Levels of Logic = 0)
  Clock Path Skew:      0.065ns (1.218 - 1.153)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_200 rising at 0.000ns
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.200ns

  Minimum Data Path at Fast Process Corner: photon_time_tag_30 to fifo_photon_din_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y52.CQ      Tcko                  0.200   photon_time_tag<31>
                                                       photon_time_tag_30
    SLICE_X34Y52.CX      net (fanout=1)        0.227   photon_time_tag<30>
    SLICE_X34Y52.CLK     Tckdi       (-Th)    -0.041   fifo_photon_din<31>
                                                       fifo_photon_din_30
    -------------------------------------------------  ---------------------------
    Total                                      0.468ns (0.241ns logic, 0.227ns route)
                                                       (51.5% logic, 48.5% route)

--------------------------------------------------------------------------------

Paths for end point fifo_photon_din_28 (SLICE_X34Y52.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.020ns (requirement - (clock path skew + uncertainty - data path))
  Source:               photon_time_tag_28 (FF)
  Destination:          fifo_photon_din_28 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.470ns (Levels of Logic = 0)
  Clock Path Skew:      0.065ns (1.218 - 1.153)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_200 rising at 0.000ns
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.200ns

  Minimum Data Path at Fast Process Corner: photon_time_tag_28 to fifo_photon_din_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y52.AQ      Tcko                  0.200   photon_time_tag<31>
                                                       photon_time_tag_28
    SLICE_X34Y52.AX      net (fanout=1)        0.229   photon_time_tag<28>
    SLICE_X34Y52.CLK     Tckdi       (-Th)    -0.041   fifo_photon_din<31>
                                                       fifo_photon_din_28
    -------------------------------------------------  ---------------------------
    Total                                      0.470ns (0.241ns logic, 0.229ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------

Paths for end point fifo_photon_din_13 (SLICE_X36Y49.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.071ns (requirement - (clock path skew + uncertainty - data path))
  Source:               photon_time_tag_13 (FF)
  Destination:          fifo_photon_din_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.955ns (Levels of Logic = 0)
  Clock Path Skew:      0.499ns (3.163 - 2.664)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_200 rising at 0.000ns
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.200ns

  Minimum Data Path at Slow Process Corner: photon_time_tag_13 to fifo_photon_din_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y49.BQ      Tcko                  0.405   photon_time_tag<15>
                                                       photon_time_tag_13
    SLICE_X36Y49.BX      net (fanout=1)        0.643   photon_time_tag<13>
    SLICE_X36Y49.CLK     Tckdi       (-Th)     0.093   fifo_photon_din<15>
                                                       fifo_photon_din_13
    -------------------------------------------------  ---------------------------
    Total                                      0.955ns (0.312ns logic, 0.643ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_pll_clk2x = PERIOD TIMEGRP "pll_clk2x" TS_Clk1 / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.334ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: pll/clkout1_buf/I0
  Logical resource: pll/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y9.I0
  Clock network: pll/clk2x
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: fifo_photon_din<7>/CLK
  Logical resource: fifo_photon_din_4/CK
  Location pin: SLICE_X34Y45.CLK
  Clock network: clk_200
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: fifo_photon_din<7>/CLK
  Logical resource: fifo_photon_din_5/CK
  Location pin: SLICE_X34Y45.CLK
  Clock network: clk_200
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_pll_clk0 = PERIOD TIMEGRP "pll_clk0" TS_Clk1 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 225223 paths analyzed, 2172 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.555ns.
--------------------------------------------------------------------------------

Paths for end point master_logic_10 (SLICE_X56Y63.CE), 564 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.445ns (requirement - (data path - clock path skew + uncertainty))
  Source:               time_count_0 (FF)
  Destination:          master_logic_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.414ns (Levels of Logic = 9)
  Clock Path Skew:      -0.006ns (0.618 - 0.624)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: time_count_0 to master_logic_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y45.AQ      Tcko                  0.525   time_count<3>
                                                       time_count_0
    SLICE_X40Y46.A5      net (fanout=2)        0.594   time_count<0>
    SLICE_X40Y46.COUT    Topcya                0.472   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<3>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_lut<0>_INV_0
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<3>
    SLICE_X40Y47.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<3>
    SLICE_X40Y47.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<7>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<7>
    SLICE_X40Y48.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<7>
    SLICE_X40Y48.COUT    Tbyp                  0.091   time_count<9>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<11>
    SLICE_X40Y49.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<11>
    SLICE_X40Y49.COUT    Tbyp                  0.091   pipe_in_data_dds<12>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<15>
    SLICE_X40Y50.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<15>
    SLICE_X40Y50.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<19>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<19>
    SLICE_X40Y51.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<19>
    SLICE_X40Y51.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<23>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<23>
    SLICE_X40Y52.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<23>
    SLICE_X40Y52.CMUX    Tcinc                 0.289   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<27>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<27>
    SLICE_X42Y51.A1      net (fanout=2)        1.188   time_count[31]_GND_8_o_add_26_OUT<26>
    SLICE_X42Y51.CMUX    Topac                 0.626   Mmux_seq_count[15]_ram_process_count[3]_mux_130_OUT101
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_28_o_lut<8>
                                                       Mmux_seq_count[15]_ram_process_count[3]_mux_130_OUT1011_cy
    SLICE_X47Y51.A6      net (fanout=10)       0.459   time_stamp[31]_time_count[31]_equal_28_o
    SLICE_X47Y51.A       Tilo                  0.259   count1_FSM_FFd2
                                                       _n0871_inv1
    SLICE_X56Y63.CE      net (fanout=10)       3.216   _n0871_inv
    SLICE_X56Y63.CLK     Tceck                 0.313   master_logic<13>
                                                       master_logic_10
    -------------------------------------------------  ---------------------------
    Total                                      8.414ns (2.939ns logic, 5.475ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.518ns (requirement - (data path - clock path skew + uncertainty))
  Source:               time_count_4 (FF)
  Destination:          master_logic_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.341ns (Levels of Logic = 8)
  Clock Path Skew:      -0.006ns (0.618 - 0.624)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: time_count_4 to master_logic_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y45.AQ      Tcko                  0.476   time_count<7>
                                                       time_count_4
    SLICE_X40Y47.A4      net (fanout=2)        0.664   time_count<4>
    SLICE_X40Y47.COUT    Topcya                0.472   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<7>
                                                       time_count<4>_rt
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<7>
    SLICE_X40Y48.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<7>
    SLICE_X40Y48.COUT    Tbyp                  0.091   time_count<9>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<11>
    SLICE_X40Y49.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<11>
    SLICE_X40Y49.COUT    Tbyp                  0.091   pipe_in_data_dds<12>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<15>
    SLICE_X40Y50.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<15>
    SLICE_X40Y50.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<19>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<19>
    SLICE_X40Y51.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<19>
    SLICE_X40Y51.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<23>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<23>
    SLICE_X40Y52.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<23>
    SLICE_X40Y52.CMUX    Tcinc                 0.289   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<27>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<27>
    SLICE_X42Y51.A1      net (fanout=2)        1.188   time_count[31]_GND_8_o_add_26_OUT<26>
    SLICE_X42Y51.CMUX    Topac                 0.626   Mmux_seq_count[15]_ram_process_count[3]_mux_130_OUT101
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_28_o_lut<8>
                                                       Mmux_seq_count[15]_ram_process_count[3]_mux_130_OUT1011_cy
    SLICE_X47Y51.A6      net (fanout=10)       0.459   time_stamp[31]_time_count[31]_equal_28_o
    SLICE_X47Y51.A       Tilo                  0.259   count1_FSM_FFd2
                                                       _n0871_inv1
    SLICE_X56Y63.CE      net (fanout=10)       3.216   _n0871_inv
    SLICE_X56Y63.CLK     Tceck                 0.313   master_logic<13>
                                                       master_logic_10
    -------------------------------------------------  ---------------------------
    Total                                      8.341ns (2.799ns logic, 5.542ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.519ns (requirement - (data path - clock path skew + uncertainty))
  Source:               time_count_3 (FF)
  Destination:          master_logic_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.340ns (Levels of Logic = 9)
  Clock Path Skew:      -0.006ns (0.618 - 0.624)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: time_count_3 to master_logic_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y45.DQ      Tcko                  0.525   time_count<3>
                                                       time_count_3
    SLICE_X40Y46.D5      net (fanout=2)        0.702   time_count<3>
    SLICE_X40Y46.COUT    Topcyd                0.290   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<3>
                                                       time_count<3>_rt
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<3>
    SLICE_X40Y47.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<3>
    SLICE_X40Y47.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<7>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<7>
    SLICE_X40Y48.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<7>
    SLICE_X40Y48.COUT    Tbyp                  0.091   time_count<9>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<11>
    SLICE_X40Y49.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<11>
    SLICE_X40Y49.COUT    Tbyp                  0.091   pipe_in_data_dds<12>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<15>
    SLICE_X40Y50.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<15>
    SLICE_X40Y50.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<19>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<19>
    SLICE_X40Y51.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<19>
    SLICE_X40Y51.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<23>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<23>
    SLICE_X40Y52.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<23>
    SLICE_X40Y52.CMUX    Tcinc                 0.289   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<27>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<27>
    SLICE_X42Y51.A1      net (fanout=2)        1.188   time_count[31]_GND_8_o_add_26_OUT<26>
    SLICE_X42Y51.CMUX    Topac                 0.626   Mmux_seq_count[15]_ram_process_count[3]_mux_130_OUT101
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_28_o_lut<8>
                                                       Mmux_seq_count[15]_ram_process_count[3]_mux_130_OUT1011_cy
    SLICE_X47Y51.A6      net (fanout=10)       0.459   time_stamp[31]_time_count[31]_equal_28_o
    SLICE_X47Y51.A       Tilo                  0.259   count1_FSM_FFd2
                                                       _n0871_inv1
    SLICE_X56Y63.CE      net (fanout=10)       3.216   _n0871_inv
    SLICE_X56Y63.CLK     Tceck                 0.313   master_logic<13>
                                                       master_logic_10
    -------------------------------------------------  ---------------------------
    Total                                      8.340ns (2.757ns logic, 5.583ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------

Paths for end point master_logic_12 (SLICE_X56Y63.CE), 564 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.489ns (requirement - (data path - clock path skew + uncertainty))
  Source:               time_count_0 (FF)
  Destination:          master_logic_12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.370ns (Levels of Logic = 9)
  Clock Path Skew:      -0.006ns (0.618 - 0.624)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: time_count_0 to master_logic_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y45.AQ      Tcko                  0.525   time_count<3>
                                                       time_count_0
    SLICE_X40Y46.A5      net (fanout=2)        0.594   time_count<0>
    SLICE_X40Y46.COUT    Topcya                0.472   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<3>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_lut<0>_INV_0
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<3>
    SLICE_X40Y47.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<3>
    SLICE_X40Y47.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<7>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<7>
    SLICE_X40Y48.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<7>
    SLICE_X40Y48.COUT    Tbyp                  0.091   time_count<9>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<11>
    SLICE_X40Y49.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<11>
    SLICE_X40Y49.COUT    Tbyp                  0.091   pipe_in_data_dds<12>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<15>
    SLICE_X40Y50.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<15>
    SLICE_X40Y50.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<19>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<19>
    SLICE_X40Y51.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<19>
    SLICE_X40Y51.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<23>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<23>
    SLICE_X40Y52.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<23>
    SLICE_X40Y52.CMUX    Tcinc                 0.289   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<27>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<27>
    SLICE_X42Y51.A1      net (fanout=2)        1.188   time_count[31]_GND_8_o_add_26_OUT<26>
    SLICE_X42Y51.CMUX    Topac                 0.626   Mmux_seq_count[15]_ram_process_count[3]_mux_130_OUT101
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_28_o_lut<8>
                                                       Mmux_seq_count[15]_ram_process_count[3]_mux_130_OUT1011_cy
    SLICE_X47Y51.A6      net (fanout=10)       0.459   time_stamp[31]_time_count[31]_equal_28_o
    SLICE_X47Y51.A       Tilo                  0.259   count1_FSM_FFd2
                                                       _n0871_inv1
    SLICE_X56Y63.CE      net (fanout=10)       3.216   _n0871_inv
    SLICE_X56Y63.CLK     Tceck                 0.269   master_logic<13>
                                                       master_logic_12
    -------------------------------------------------  ---------------------------
    Total                                      8.370ns (2.895ns logic, 5.475ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.562ns (requirement - (data path - clock path skew + uncertainty))
  Source:               time_count_4 (FF)
  Destination:          master_logic_12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.297ns (Levels of Logic = 8)
  Clock Path Skew:      -0.006ns (0.618 - 0.624)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: time_count_4 to master_logic_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y45.AQ      Tcko                  0.476   time_count<7>
                                                       time_count_4
    SLICE_X40Y47.A4      net (fanout=2)        0.664   time_count<4>
    SLICE_X40Y47.COUT    Topcya                0.472   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<7>
                                                       time_count<4>_rt
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<7>
    SLICE_X40Y48.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<7>
    SLICE_X40Y48.COUT    Tbyp                  0.091   time_count<9>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<11>
    SLICE_X40Y49.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<11>
    SLICE_X40Y49.COUT    Tbyp                  0.091   pipe_in_data_dds<12>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<15>
    SLICE_X40Y50.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<15>
    SLICE_X40Y50.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<19>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<19>
    SLICE_X40Y51.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<19>
    SLICE_X40Y51.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<23>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<23>
    SLICE_X40Y52.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<23>
    SLICE_X40Y52.CMUX    Tcinc                 0.289   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<27>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<27>
    SLICE_X42Y51.A1      net (fanout=2)        1.188   time_count[31]_GND_8_o_add_26_OUT<26>
    SLICE_X42Y51.CMUX    Topac                 0.626   Mmux_seq_count[15]_ram_process_count[3]_mux_130_OUT101
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_28_o_lut<8>
                                                       Mmux_seq_count[15]_ram_process_count[3]_mux_130_OUT1011_cy
    SLICE_X47Y51.A6      net (fanout=10)       0.459   time_stamp[31]_time_count[31]_equal_28_o
    SLICE_X47Y51.A       Tilo                  0.259   count1_FSM_FFd2
                                                       _n0871_inv1
    SLICE_X56Y63.CE      net (fanout=10)       3.216   _n0871_inv
    SLICE_X56Y63.CLK     Tceck                 0.269   master_logic<13>
                                                       master_logic_12
    -------------------------------------------------  ---------------------------
    Total                                      8.297ns (2.755ns logic, 5.542ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.563ns (requirement - (data path - clock path skew + uncertainty))
  Source:               time_count_3 (FF)
  Destination:          master_logic_12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.296ns (Levels of Logic = 9)
  Clock Path Skew:      -0.006ns (0.618 - 0.624)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: time_count_3 to master_logic_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y45.DQ      Tcko                  0.525   time_count<3>
                                                       time_count_3
    SLICE_X40Y46.D5      net (fanout=2)        0.702   time_count<3>
    SLICE_X40Y46.COUT    Topcyd                0.290   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<3>
                                                       time_count<3>_rt
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<3>
    SLICE_X40Y47.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<3>
    SLICE_X40Y47.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<7>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<7>
    SLICE_X40Y48.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<7>
    SLICE_X40Y48.COUT    Tbyp                  0.091   time_count<9>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<11>
    SLICE_X40Y49.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<11>
    SLICE_X40Y49.COUT    Tbyp                  0.091   pipe_in_data_dds<12>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<15>
    SLICE_X40Y50.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<15>
    SLICE_X40Y50.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<19>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<19>
    SLICE_X40Y51.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<19>
    SLICE_X40Y51.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<23>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<23>
    SLICE_X40Y52.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<23>
    SLICE_X40Y52.CMUX    Tcinc                 0.289   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<27>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<27>
    SLICE_X42Y51.A1      net (fanout=2)        1.188   time_count[31]_GND_8_o_add_26_OUT<26>
    SLICE_X42Y51.CMUX    Topac                 0.626   Mmux_seq_count[15]_ram_process_count[3]_mux_130_OUT101
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_28_o_lut<8>
                                                       Mmux_seq_count[15]_ram_process_count[3]_mux_130_OUT1011_cy
    SLICE_X47Y51.A6      net (fanout=10)       0.459   time_stamp[31]_time_count[31]_equal_28_o
    SLICE_X47Y51.A       Tilo                  0.259   count1_FSM_FFd2
                                                       _n0871_inv1
    SLICE_X56Y63.CE      net (fanout=10)       3.216   _n0871_inv
    SLICE_X56Y63.CLK     Tceck                 0.269   master_logic<13>
                                                       master_logic_12
    -------------------------------------------------  ---------------------------
    Total                                      8.296ns (2.713ns logic, 5.583ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------

Paths for end point master_logic_13 (SLICE_X56Y63.CE), 564 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.492ns (requirement - (data path - clock path skew + uncertainty))
  Source:               time_count_0 (FF)
  Destination:          master_logic_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.367ns (Levels of Logic = 9)
  Clock Path Skew:      -0.006ns (0.618 - 0.624)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: time_count_0 to master_logic_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y45.AQ      Tcko                  0.525   time_count<3>
                                                       time_count_0
    SLICE_X40Y46.A5      net (fanout=2)        0.594   time_count<0>
    SLICE_X40Y46.COUT    Topcya                0.472   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<3>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_lut<0>_INV_0
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<3>
    SLICE_X40Y47.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<3>
    SLICE_X40Y47.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<7>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<7>
    SLICE_X40Y48.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<7>
    SLICE_X40Y48.COUT    Tbyp                  0.091   time_count<9>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<11>
    SLICE_X40Y49.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<11>
    SLICE_X40Y49.COUT    Tbyp                  0.091   pipe_in_data_dds<12>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<15>
    SLICE_X40Y50.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<15>
    SLICE_X40Y50.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<19>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<19>
    SLICE_X40Y51.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<19>
    SLICE_X40Y51.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<23>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<23>
    SLICE_X40Y52.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<23>
    SLICE_X40Y52.CMUX    Tcinc                 0.289   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<27>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<27>
    SLICE_X42Y51.A1      net (fanout=2)        1.188   time_count[31]_GND_8_o_add_26_OUT<26>
    SLICE_X42Y51.CMUX    Topac                 0.626   Mmux_seq_count[15]_ram_process_count[3]_mux_130_OUT101
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_28_o_lut<8>
                                                       Mmux_seq_count[15]_ram_process_count[3]_mux_130_OUT1011_cy
    SLICE_X47Y51.A6      net (fanout=10)       0.459   time_stamp[31]_time_count[31]_equal_28_o
    SLICE_X47Y51.A       Tilo                  0.259   count1_FSM_FFd2
                                                       _n0871_inv1
    SLICE_X56Y63.CE      net (fanout=10)       3.216   _n0871_inv
    SLICE_X56Y63.CLK     Tceck                 0.266   master_logic<13>
                                                       master_logic_13
    -------------------------------------------------  ---------------------------
    Total                                      8.367ns (2.892ns logic, 5.475ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.565ns (requirement - (data path - clock path skew + uncertainty))
  Source:               time_count_4 (FF)
  Destination:          master_logic_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.294ns (Levels of Logic = 8)
  Clock Path Skew:      -0.006ns (0.618 - 0.624)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: time_count_4 to master_logic_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y45.AQ      Tcko                  0.476   time_count<7>
                                                       time_count_4
    SLICE_X40Y47.A4      net (fanout=2)        0.664   time_count<4>
    SLICE_X40Y47.COUT    Topcya                0.472   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<7>
                                                       time_count<4>_rt
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<7>
    SLICE_X40Y48.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<7>
    SLICE_X40Y48.COUT    Tbyp                  0.091   time_count<9>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<11>
    SLICE_X40Y49.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<11>
    SLICE_X40Y49.COUT    Tbyp                  0.091   pipe_in_data_dds<12>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<15>
    SLICE_X40Y50.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<15>
    SLICE_X40Y50.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<19>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<19>
    SLICE_X40Y51.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<19>
    SLICE_X40Y51.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<23>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<23>
    SLICE_X40Y52.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<23>
    SLICE_X40Y52.CMUX    Tcinc                 0.289   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<27>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<27>
    SLICE_X42Y51.A1      net (fanout=2)        1.188   time_count[31]_GND_8_o_add_26_OUT<26>
    SLICE_X42Y51.CMUX    Topac                 0.626   Mmux_seq_count[15]_ram_process_count[3]_mux_130_OUT101
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_28_o_lut<8>
                                                       Mmux_seq_count[15]_ram_process_count[3]_mux_130_OUT1011_cy
    SLICE_X47Y51.A6      net (fanout=10)       0.459   time_stamp[31]_time_count[31]_equal_28_o
    SLICE_X47Y51.A       Tilo                  0.259   count1_FSM_FFd2
                                                       _n0871_inv1
    SLICE_X56Y63.CE      net (fanout=10)       3.216   _n0871_inv
    SLICE_X56Y63.CLK     Tceck                 0.266   master_logic<13>
                                                       master_logic_13
    -------------------------------------------------  ---------------------------
    Total                                      8.294ns (2.752ns logic, 5.542ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.566ns (requirement - (data path - clock path skew + uncertainty))
  Source:               time_count_3 (FF)
  Destination:          master_logic_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.293ns (Levels of Logic = 9)
  Clock Path Skew:      -0.006ns (0.618 - 0.624)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: time_count_3 to master_logic_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y45.DQ      Tcko                  0.525   time_count<3>
                                                       time_count_3
    SLICE_X40Y46.D5      net (fanout=2)        0.702   time_count<3>
    SLICE_X40Y46.COUT    Topcyd                0.290   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<3>
                                                       time_count<3>_rt
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<3>
    SLICE_X40Y47.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<3>
    SLICE_X40Y47.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<7>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<7>
    SLICE_X40Y48.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<7>
    SLICE_X40Y48.COUT    Tbyp                  0.091   time_count<9>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<11>
    SLICE_X40Y49.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<11>
    SLICE_X40Y49.COUT    Tbyp                  0.091   pipe_in_data_dds<12>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<15>
    SLICE_X40Y50.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<15>
    SLICE_X40Y50.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<19>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<19>
    SLICE_X40Y51.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<19>
    SLICE_X40Y51.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<23>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<23>
    SLICE_X40Y52.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<23>
    SLICE_X40Y52.CMUX    Tcinc                 0.289   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<27>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<27>
    SLICE_X42Y51.A1      net (fanout=2)        1.188   time_count[31]_GND_8_o_add_26_OUT<26>
    SLICE_X42Y51.CMUX    Topac                 0.626   Mmux_seq_count[15]_ram_process_count[3]_mux_130_OUT101
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_28_o_lut<8>
                                                       Mmux_seq_count[15]_ram_process_count[3]_mux_130_OUT1011_cy
    SLICE_X47Y51.A6      net (fanout=10)       0.459   time_stamp[31]_time_count[31]_equal_28_o
    SLICE_X47Y51.A       Tilo                  0.259   count1_FSM_FFd2
                                                       _n0871_inv1
    SLICE_X56Y63.CE      net (fanout=10)       3.216   _n0871_inv
    SLICE_X56Y63.CLK     Tceck                 0.266   master_logic<13>
                                                       master_logic_13
    -------------------------------------------------  ---------------------------
    Total                                      8.293ns (2.710ns logic, 5.583ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_pll_clk0 = PERIOD TIMEGRP "pll_clk0" TS_Clk1 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point fifo5/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X2Y4.ADDRA6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.271ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fifo5/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2 (FF)
  Destination:          fifo5/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.275ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.068 - 0.064)
  Source Clock:         clk_100 rising at 10.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: fifo5/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2 to fifo5/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y9.AQ       Tcko                  0.198   fifo5/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<5>
                                                       fifo5/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2
    RAMB16_X2Y4.ADDRA6   net (fanout=4)        0.143   fifo5/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<2>
    RAMB16_X2Y4.CLKA     Trckc_ADDRA (-Th)     0.066   fifo5/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo5/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.275ns (0.132ns logic, 0.143ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------

Paths for end point fifo5/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X2Y4.ADDRA7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.273ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fifo5/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3 (FF)
  Destination:          fifo5/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.277ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.068 - 0.064)
  Source Clock:         clk_100 rising at 10.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: fifo5/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3 to fifo5/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y9.BQ       Tcko                  0.198   fifo5/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<5>
                                                       fifo5/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3
    RAMB16_X2Y4.ADDRA7   net (fanout=3)        0.145   fifo5/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<3>
    RAMB16_X2Y4.CLKA     Trckc_ADDRA (-Th)     0.066   fifo5/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo5/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.277ns (0.132ns logic, 0.145ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------

Paths for end point fifo5/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X2Y4.ADDRA8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.273ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fifo5/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4 (FF)
  Destination:          fifo5/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.277ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.068 - 0.064)
  Source Clock:         clk_100 rising at 10.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: fifo5/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4 to fifo5/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y9.CQ       Tcko                  0.198   fifo5/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<5>
                                                       fifo5/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4
    RAMB16_X2Y4.ADDRA8   net (fanout=4)        0.145   fifo5/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<4>
    RAMB16_X2Y4.CLKA     Trckc_ADDRA (-Th)     0.066   fifo5/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo5/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.277ns (0.132ns logic, 0.145ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_pll_clk0 = PERIOD TIMEGRP "pll_clk0" TS_Clk1 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: fifo5/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: fifo5/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y4.CLKA
  Clock network: clk_100
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: fifo5/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: fifo5/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X2Y4.CLKA
  Clock network: clk_100
--------------------------------------------------------------------------------
Slack: 7.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: pll/clkout2_buf/I0
  Logical resource: pll/clkout2_buf/I0
  Location pin: BUFGMUX_X3Y8.I0
  Clock network: pll/clk0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_out<0>" OFFSET = OUT 11.93 ns AFTER COMP "hi_in<0>" 
"RISING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   9.849ns.
--------------------------------------------------------------------------------

Paths for end point hi_out<0> (Y19.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  2.081ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/core0/core0/hi_busy (FF)
  Destination:          hi_out<0> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.930ns
  Data Path Delay:      7.930ns (Levels of Logic = 1)
  Clock Path Delay:     1.644ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/hi_busy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp463.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.232   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -7.098   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X2Y10.O      Tgi0o                 0.209   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X36Y27.CLK     net (fanout=440)      1.721   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.644ns (-5.142ns logic, 6.786ns route)

  Maximum Data Path at Slow Process Corner: okHI/core0/core0/hi_busy to hi_out<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y27.CQ      Tcko                  0.476   okHI/okCH<0>
                                                       okHI/core0/core0/hi_busy
    Y19.O                net (fanout=1)        4.732   okHI/okCH<0>
    Y19.PAD              Tioop                 2.722   hi_out<0>
                                                       okHI/obuf0
                                                       hi_out<0>
    -------------------------------------------------  ---------------------------
    Total                                      7.930ns (3.198ns logic, 4.732ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "hi_out<0>" OFFSET = OUT 11.93 ns AFTER COMP "hi_in<0>" "RISING";
--------------------------------------------------------------------------------

Paths for end point hi_out<0> (Y19.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  4.916ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/core0/core0/hi_busy (FF)
  Destination:          hi_out<0> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      4.048ns (Levels of Logic = 1)
  Clock Path Delay:     1.143ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/hi_busy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp463.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.372   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.440   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X2Y10.O      Tgi0o                 0.059   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X36Y27.CLK     net (fanout=440)      0.677   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.143ns (-1.496ns logic, 2.639ns route)

  Minimum Data Path at Fast Process Corner: okHI/core0/core0/hi_busy to hi_out<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y27.CQ      Tcko                  0.200   okHI/okCH<0>
                                                       okHI/core0/core0/hi_busy
    Y19.O                net (fanout=1)        2.452   okHI/okCH<0>
    Y19.PAD              Tioop                 1.396   hi_out<0>
                                                       okHI/obuf0
                                                       hi_out<0>
    -------------------------------------------------  ---------------------------
    Total                                      4.048ns (1.596ns logic, 2.452ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<7>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 249 paths analyzed, 249 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   8.657ns.
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_addr_2 (SLICE_X28Y17.B3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.673ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/core0/core0/ti_addr_2 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      9.766ns (Levels of Logic = 4)
  Clock Path Delay:     1.384ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<7> to okHI/core0/core0/ti_addr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 1.557   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp463.IMUX.9
    SLICE_X29Y21.D4      net (fanout=15)       4.906   hi_in_7_IBUF
    SLICE_X29Y21.D       Tilo                  0.259   ok1<28>
                                                       okHI/core0/core0/hi_addr[3]_GND_2_o_equal_31_o<3>1
    SLICE_X30Y24.C6      net (fanout=6)        0.877   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_31_o
    SLICE_X30Y24.C       Tilo                  0.255   ok1<16>
                                                       okHI/core0/core0/state[31]_ti_addr[7]_select_89_OUT<1>113
    SLICE_X28Y17.B3      net (fanout=8)        1.563   okHI/core0/core0/state[31]_ti_addr[7]_select_89_OUT<1>11
    SLICE_X28Y17.CLK     Tas                   0.349   ok1<20>
                                                       okHI/core0/core0/state[31]_ti_addr[7]_select_89_OUT<2>
                                                       okHI/core0/core0/ti_addr_2
    -------------------------------------------------  ---------------------------
    Total                                      9.766ns (2.420ns logic, 7.346ns route)
                                                       (24.8% logic, 75.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/ti_addr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp463.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.139   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y10.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X28Y17.CLK     net (fanout=440)      1.401   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.384ns (-4.419ns logic, 5.803ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_dataout_11 (SLICE_X32Y25.B4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.709ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/core0/core0/ti_dataout_11 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      9.697ns (Levels of Logic = 5)
  Clock Path Delay:     1.351ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<7> to okHI/core0/core0/ti_dataout_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 1.557   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp463.IMUX.9
    SLICE_X29Y21.D4      net (fanout=15)       4.906   hi_in_7_IBUF
    SLICE_X29Y21.DMUX    Tilo                  0.337   ok1<28>
                                                       okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1
    SLICE_X29Y21.C4      net (fanout=2)        0.331   okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o
    SLICE_X29Y21.C       Tilo                  0.259   ok1<28>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X28Y21.A4      net (fanout=1)        0.287   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X28Y21.A       Tilo                  0.235   ok1<5>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>14
    SLICE_X32Y25.B4      net (fanout=16)       1.436   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>1
    SLICE_X32Y25.CLK     Tas                   0.349   ok1<13>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<11>1
                                                       okHI/core0/core0/ti_dataout_11
    -------------------------------------------------  ---------------------------
    Total                                      9.697ns (2.737ns logic, 6.960ns route)
                                                       (28.2% logic, 71.8% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/ti_dataout_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp463.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.139   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y10.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X32Y25.CLK     net (fanout=440)      1.368   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.351ns (-4.419ns logic, 5.770ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_addr_6 (SLICE_X28Y18.B1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.714ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/core0/core0/ti_addr_6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      9.724ns (Levels of Logic = 4)
  Clock Path Delay:     1.383ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<7> to okHI/core0/core0/ti_addr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 1.557   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp463.IMUX.9
    SLICE_X29Y21.D4      net (fanout=15)       4.906   hi_in_7_IBUF
    SLICE_X29Y21.D       Tilo                  0.259   ok1<28>
                                                       okHI/core0/core0/hi_addr[3]_GND_2_o_equal_31_o<3>1
    SLICE_X30Y24.C6      net (fanout=6)        0.877   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_31_o
    SLICE_X30Y24.C       Tilo                  0.255   ok1<16>
                                                       okHI/core0/core0/state[31]_ti_addr[7]_select_89_OUT<1>113
    SLICE_X28Y18.B1      net (fanout=8)        1.521   okHI/core0/core0/state[31]_ti_addr[7]_select_89_OUT<1>11
    SLICE_X28Y18.CLK     Tas                   0.349   ok1<23>
                                                       okHI/core0/core0/state[31]_ti_addr[7]_select_89_OUT<6>
                                                       okHI/core0/core0/ti_addr_6
    -------------------------------------------------  ---------------------------
    Total                                      9.724ns (2.420ns logic, 7.304ns route)
                                                       (24.9% logic, 75.1% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/ti_addr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp463.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.139   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y10.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X28Y18.CLK     net (fanout=440)      1.400   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.383ns (-4.419ns logic, 5.802ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<7>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd10 (SLICE_X27Y17.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.145ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd10 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.137ns (Levels of Logic = 2)
  Clock Path Delay:     1.217ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<7> to okHI/core0/core0/state_FSM_FFd10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 0.763   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp463.IMUX.9
    SLICE_X7Y17.A5       net (fanout=15)       1.542   hi_in_7_IBUF
    SLICE_X7Y17.A        Tilo                  0.156   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0
                                                       okHI/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_01
    SLICE_X27Y17.SR      net (fanout=2)        0.803   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0
    SLICE_X27Y17.CLK     Tcksr       (-Th)     0.127   okHI/core0/core0/state_FSM_FFd10
                                                       okHI/core0/core0/state_FSM_FFd10
    -------------------------------------------------  ---------------------------
    Total                                      3.137ns (0.792ns logic, 2.345ns route)
                                                       (25.2% logic, 74.8% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp463.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.690   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y10.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X27Y17.CLK     net (fanout=440)      0.721   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.217ns (-1.610ns logic, 2.827ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_read (SLICE_X29Y19.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.250ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/core0/core0/ti_read (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.241ns (Levels of Logic = 2)
  Clock Path Delay:     1.216ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<7> to okHI/core0/core0/ti_read
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 0.763   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp463.IMUX.9
    SLICE_X7Y17.A5       net (fanout=15)       1.542   hi_in_7_IBUF
    SLICE_X7Y17.AMUX     Tilo                  0.203   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0
                                                       okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X29Y19.SR      net (fanout=31)       0.864   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X29Y19.CLK     Tcksr       (-Th)     0.131   ok1<27>
                                                       okHI/core0/core0/ti_read
    -------------------------------------------------  ---------------------------
    Total                                      3.241ns (0.835ns logic, 2.406ns route)
                                                       (25.8% logic, 74.2% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/ti_read
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp463.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.690   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y10.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X29Y19.CLK     net (fanout=440)      0.720   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.216ns (-1.610ns logic, 2.826ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_write (SLICE_X29Y19.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.253ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/core0/core0/ti_write (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.244ns (Levels of Logic = 2)
  Clock Path Delay:     1.216ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<7> to okHI/core0/core0/ti_write
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 0.763   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp463.IMUX.9
    SLICE_X7Y17.A5       net (fanout=15)       1.542   hi_in_7_IBUF
    SLICE_X7Y17.AMUX     Tilo                  0.203   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0
                                                       okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X29Y19.SR      net (fanout=31)       0.864   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X29Y19.CLK     Tcksr       (-Th)     0.128   ok1<27>
                                                       okHI/core0/core0/ti_write
    -------------------------------------------------  ---------------------------
    Total                                      3.244ns (0.838ns logic, 2.406ns route)
                                                       (25.8% logic, 74.2% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/ti_write
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp463.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.690   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y10.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X29Y19.CLK     net (fanout=440)      0.720   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.216ns (-1.610ns logic, 2.826ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<6>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 249 paths analyzed, 249 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   8.726ns.
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_addr_2 (SLICE_X28Y17.B3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.604ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/core0/core0/ti_addr_2 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      9.835ns (Levels of Logic = 4)
  Clock Path Delay:     1.384ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<6> to okHI/core0/core0/ti_addr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 1.557   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp463.IMUX.8
    SLICE_X29Y21.D5      net (fanout=14)       4.975   hi_in_6_IBUF
    SLICE_X29Y21.D       Tilo                  0.259   ok1<28>
                                                       okHI/core0/core0/hi_addr[3]_GND_2_o_equal_31_o<3>1
    SLICE_X30Y24.C6      net (fanout=6)        0.877   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_31_o
    SLICE_X30Y24.C       Tilo                  0.255   ok1<16>
                                                       okHI/core0/core0/state[31]_ti_addr[7]_select_89_OUT<1>113
    SLICE_X28Y17.B3      net (fanout=8)        1.563   okHI/core0/core0/state[31]_ti_addr[7]_select_89_OUT<1>11
    SLICE_X28Y17.CLK     Tas                   0.349   ok1<20>
                                                       okHI/core0/core0/state[31]_ti_addr[7]_select_89_OUT<2>
                                                       okHI/core0/core0/ti_addr_2
    -------------------------------------------------  ---------------------------
    Total                                      9.835ns (2.420ns logic, 7.415ns route)
                                                       (24.6% logic, 75.4% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/ti_addr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp463.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.139   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y10.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X28Y17.CLK     net (fanout=440)      1.401   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.384ns (-4.419ns logic, 5.803ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_dataout_11 (SLICE_X32Y25.B4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.640ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/core0/core0/ti_dataout_11 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      9.766ns (Levels of Logic = 5)
  Clock Path Delay:     1.351ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<6> to okHI/core0/core0/ti_dataout_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 1.557   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp463.IMUX.8
    SLICE_X29Y21.D5      net (fanout=14)       4.975   hi_in_6_IBUF
    SLICE_X29Y21.DMUX    Tilo                  0.337   ok1<28>
                                                       okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1
    SLICE_X29Y21.C4      net (fanout=2)        0.331   okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o
    SLICE_X29Y21.C       Tilo                  0.259   ok1<28>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X28Y21.A4      net (fanout=1)        0.287   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X28Y21.A       Tilo                  0.235   ok1<5>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>14
    SLICE_X32Y25.B4      net (fanout=16)       1.436   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>1
    SLICE_X32Y25.CLK     Tas                   0.349   ok1<13>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<11>1
                                                       okHI/core0/core0/ti_dataout_11
    -------------------------------------------------  ---------------------------
    Total                                      9.766ns (2.737ns logic, 7.029ns route)
                                                       (28.0% logic, 72.0% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/ti_dataout_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp463.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.139   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y10.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X32Y25.CLK     net (fanout=440)      1.368   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.351ns (-4.419ns logic, 5.770ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_addr_6 (SLICE_X28Y18.B1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.645ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/core0/core0/ti_addr_6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      9.793ns (Levels of Logic = 4)
  Clock Path Delay:     1.383ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<6> to okHI/core0/core0/ti_addr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 1.557   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp463.IMUX.8
    SLICE_X29Y21.D5      net (fanout=14)       4.975   hi_in_6_IBUF
    SLICE_X29Y21.D       Tilo                  0.259   ok1<28>
                                                       okHI/core0/core0/hi_addr[3]_GND_2_o_equal_31_o<3>1
    SLICE_X30Y24.C6      net (fanout=6)        0.877   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_31_o
    SLICE_X30Y24.C       Tilo                  0.255   ok1<16>
                                                       okHI/core0/core0/state[31]_ti_addr[7]_select_89_OUT<1>113
    SLICE_X28Y18.B1      net (fanout=8)        1.521   okHI/core0/core0/state[31]_ti_addr[7]_select_89_OUT<1>11
    SLICE_X28Y18.CLK     Tas                   0.349   ok1<23>
                                                       okHI/core0/core0/state[31]_ti_addr[7]_select_89_OUT<6>
                                                       okHI/core0/core0/ti_addr_6
    -------------------------------------------------  ---------------------------
    Total                                      9.793ns (2.420ns logic, 7.373ns route)
                                                       (24.7% logic, 75.3% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/ti_addr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp463.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.139   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y10.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X28Y18.CLK     net (fanout=440)      1.400   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.383ns (-4.419ns logic, 5.802ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<6>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd10 (SLICE_X27Y17.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.163ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd10 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.155ns (Levels of Logic = 2)
  Clock Path Delay:     1.217ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<6> to okHI/core0/core0/state_FSM_FFd10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 0.763   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp463.IMUX.8
    SLICE_X7Y17.A4       net (fanout=14)       1.560   hi_in_6_IBUF
    SLICE_X7Y17.A        Tilo                  0.156   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0
                                                       okHI/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_01
    SLICE_X27Y17.SR      net (fanout=2)        0.803   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0
    SLICE_X27Y17.CLK     Tcksr       (-Th)     0.127   okHI/core0/core0/state_FSM_FFd10
                                                       okHI/core0/core0/state_FSM_FFd10
    -------------------------------------------------  ---------------------------
    Total                                      3.155ns (0.792ns logic, 2.363ns route)
                                                       (25.1% logic, 74.9% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp463.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.690   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y10.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X27Y17.CLK     net (fanout=440)      0.721   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.217ns (-1.610ns logic, 2.827ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_read (SLICE_X29Y19.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.268ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/core0/core0/ti_read (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.259ns (Levels of Logic = 2)
  Clock Path Delay:     1.216ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<6> to okHI/core0/core0/ti_read
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 0.763   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp463.IMUX.8
    SLICE_X7Y17.A4       net (fanout=14)       1.560   hi_in_6_IBUF
    SLICE_X7Y17.AMUX     Tilo                  0.203   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0
                                                       okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X29Y19.SR      net (fanout=31)       0.864   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X29Y19.CLK     Tcksr       (-Th)     0.131   ok1<27>
                                                       okHI/core0/core0/ti_read
    -------------------------------------------------  ---------------------------
    Total                                      3.259ns (0.835ns logic, 2.424ns route)
                                                       (25.6% logic, 74.4% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/ti_read
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp463.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.690   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y10.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X29Y19.CLK     net (fanout=440)      0.720   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.216ns (-1.610ns logic, 2.826ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_write (SLICE_X29Y19.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.271ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/core0/core0/ti_write (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.262ns (Levels of Logic = 2)
  Clock Path Delay:     1.216ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<6> to okHI/core0/core0/ti_write
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 0.763   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp463.IMUX.8
    SLICE_X7Y17.A4       net (fanout=14)       1.560   hi_in_6_IBUF
    SLICE_X7Y17.AMUX     Tilo                  0.203   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0
                                                       okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X29Y19.SR      net (fanout=31)       0.864   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X29Y19.CLK     Tcksr       (-Th)     0.128   ok1<27>
                                                       okHI/core0/core0/ti_write
    -------------------------------------------------  ---------------------------
    Total                                      3.262ns (0.838ns logic, 2.424ns route)
                                                       (25.7% logic, 74.3% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/ti_write
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp463.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.690   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y10.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X29Y19.CLK     net (fanout=440)      0.720   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.216ns (-1.610ns logic, 2.826ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<5>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 249 paths analyzed, 249 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   9.555ns.
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_addr_2 (SLICE_X28Y17.B3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.775ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/core0/core0/ti_addr_2 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.664ns (Levels of Logic = 4)
  Clock Path Delay:     1.384ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<5> to okHI/core0/core0/ti_addr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 1.557   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp463.IMUX.7
    SLICE_X29Y21.D2      net (fanout=14)       5.804   hi_in_5_IBUF
    SLICE_X29Y21.D       Tilo                  0.259   ok1<28>
                                                       okHI/core0/core0/hi_addr[3]_GND_2_o_equal_31_o<3>1
    SLICE_X30Y24.C6      net (fanout=6)        0.877   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_31_o
    SLICE_X30Y24.C       Tilo                  0.255   ok1<16>
                                                       okHI/core0/core0/state[31]_ti_addr[7]_select_89_OUT<1>113
    SLICE_X28Y17.B3      net (fanout=8)        1.563   okHI/core0/core0/state[31]_ti_addr[7]_select_89_OUT<1>11
    SLICE_X28Y17.CLK     Tas                   0.349   ok1<20>
                                                       okHI/core0/core0/state[31]_ti_addr[7]_select_89_OUT<2>
                                                       okHI/core0/core0/ti_addr_2
    -------------------------------------------------  ---------------------------
    Total                                     10.664ns (2.420ns logic, 8.244ns route)
                                                       (22.7% logic, 77.3% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/ti_addr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp463.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.139   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y10.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X28Y17.CLK     net (fanout=440)      1.401   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.384ns (-4.419ns logic, 5.803ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_dataout_11 (SLICE_X32Y25.B4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.811ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/core0/core0/ti_dataout_11 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.595ns (Levels of Logic = 5)
  Clock Path Delay:     1.351ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<5> to okHI/core0/core0/ti_dataout_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 1.557   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp463.IMUX.7
    SLICE_X29Y21.D2      net (fanout=14)       5.804   hi_in_5_IBUF
    SLICE_X29Y21.DMUX    Tilo                  0.337   ok1<28>
                                                       okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1
    SLICE_X29Y21.C4      net (fanout=2)        0.331   okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o
    SLICE_X29Y21.C       Tilo                  0.259   ok1<28>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X28Y21.A4      net (fanout=1)        0.287   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X28Y21.A       Tilo                  0.235   ok1<5>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>14
    SLICE_X32Y25.B4      net (fanout=16)       1.436   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>1
    SLICE_X32Y25.CLK     Tas                   0.349   ok1<13>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<11>1
                                                       okHI/core0/core0/ti_dataout_11
    -------------------------------------------------  ---------------------------
    Total                                     10.595ns (2.737ns logic, 7.858ns route)
                                                       (25.8% logic, 74.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/ti_dataout_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp463.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.139   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y10.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X32Y25.CLK     net (fanout=440)      1.368   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.351ns (-4.419ns logic, 5.770ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_addr_6 (SLICE_X28Y18.B1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.816ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/core0/core0/ti_addr_6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.622ns (Levels of Logic = 4)
  Clock Path Delay:     1.383ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<5> to okHI/core0/core0/ti_addr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 1.557   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp463.IMUX.7
    SLICE_X29Y21.D2      net (fanout=14)       5.804   hi_in_5_IBUF
    SLICE_X29Y21.D       Tilo                  0.259   ok1<28>
                                                       okHI/core0/core0/hi_addr[3]_GND_2_o_equal_31_o<3>1
    SLICE_X30Y24.C6      net (fanout=6)        0.877   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_31_o
    SLICE_X30Y24.C       Tilo                  0.255   ok1<16>
                                                       okHI/core0/core0/state[31]_ti_addr[7]_select_89_OUT<1>113
    SLICE_X28Y18.B1      net (fanout=8)        1.521   okHI/core0/core0/state[31]_ti_addr[7]_select_89_OUT<1>11
    SLICE_X28Y18.CLK     Tas                   0.349   ok1<23>
                                                       okHI/core0/core0/state[31]_ti_addr[7]_select_89_OUT<6>
                                                       okHI/core0/core0/ti_addr_6
    -------------------------------------------------  ---------------------------
    Total                                     10.622ns (2.420ns logic, 8.202ns route)
                                                       (22.8% logic, 77.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/ti_addr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp463.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.139   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y10.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X28Y18.CLK     net (fanout=440)      1.400   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.383ns (-4.419ns logic, 5.802ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<5>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd10 (SLICE_X27Y17.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.409ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd10 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.401ns (Levels of Logic = 2)
  Clock Path Delay:     1.217ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<5> to okHI/core0/core0/state_FSM_FFd10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 0.763   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp463.IMUX.7
    SLICE_X7Y17.A3       net (fanout=14)       1.806   hi_in_5_IBUF
    SLICE_X7Y17.A        Tilo                  0.156   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0
                                                       okHI/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_01
    SLICE_X27Y17.SR      net (fanout=2)        0.803   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0
    SLICE_X27Y17.CLK     Tcksr       (-Th)     0.127   okHI/core0/core0/state_FSM_FFd10
                                                       okHI/core0/core0/state_FSM_FFd10
    -------------------------------------------------  ---------------------------
    Total                                      3.401ns (0.792ns logic, 2.609ns route)
                                                       (23.3% logic, 76.7% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp463.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.690   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y10.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X27Y17.CLK     net (fanout=440)      0.721   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.217ns (-1.610ns logic, 2.827ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_read (SLICE_X29Y19.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.514ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/core0/core0/ti_read (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.505ns (Levels of Logic = 2)
  Clock Path Delay:     1.216ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<5> to okHI/core0/core0/ti_read
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 0.763   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp463.IMUX.7
    SLICE_X7Y17.A3       net (fanout=14)       1.806   hi_in_5_IBUF
    SLICE_X7Y17.AMUX     Tilo                  0.203   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0
                                                       okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X29Y19.SR      net (fanout=31)       0.864   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X29Y19.CLK     Tcksr       (-Th)     0.131   ok1<27>
                                                       okHI/core0/core0/ti_read
    -------------------------------------------------  ---------------------------
    Total                                      3.505ns (0.835ns logic, 2.670ns route)
                                                       (23.8% logic, 76.2% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/ti_read
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp463.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.690   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y10.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X29Y19.CLK     net (fanout=440)      0.720   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.216ns (-1.610ns logic, 2.826ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_write (SLICE_X29Y19.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.517ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/core0/core0/ti_write (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.508ns (Levels of Logic = 2)
  Clock Path Delay:     1.216ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<5> to okHI/core0/core0/ti_write
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 0.763   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp463.IMUX.7
    SLICE_X7Y17.A3       net (fanout=14)       1.806   hi_in_5_IBUF
    SLICE_X7Y17.AMUX     Tilo                  0.203   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0
                                                       okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X29Y19.SR      net (fanout=31)       0.864   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X29Y19.CLK     Tcksr       (-Th)     0.128   ok1<27>
                                                       okHI/core0/core0/ti_write
    -------------------------------------------------  ---------------------------
    Total                                      3.508ns (0.838ns logic, 2.670ns route)
                                                       (23.9% logic, 76.1% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/ti_write
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp463.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.690   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y10.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X29Y19.CLK     net (fanout=440)      0.720   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.216ns (-1.610ns logic, 2.826ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<4>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 249 paths analyzed, 249 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   9.500ns.
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_addr_2 (SLICE_X28Y17.B3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.830ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/core0/core0/ti_addr_2 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.609ns (Levels of Logic = 4)
  Clock Path Delay:     1.384ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<4> to okHI/core0/core0/ti_addr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 1.557   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp463.IMUX.6
    SLICE_X29Y21.D1      net (fanout=14)       5.749   hi_in_4_IBUF
    SLICE_X29Y21.D       Tilo                  0.259   ok1<28>
                                                       okHI/core0/core0/hi_addr[3]_GND_2_o_equal_31_o<3>1
    SLICE_X30Y24.C6      net (fanout=6)        0.877   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_31_o
    SLICE_X30Y24.C       Tilo                  0.255   ok1<16>
                                                       okHI/core0/core0/state[31]_ti_addr[7]_select_89_OUT<1>113
    SLICE_X28Y17.B3      net (fanout=8)        1.563   okHI/core0/core0/state[31]_ti_addr[7]_select_89_OUT<1>11
    SLICE_X28Y17.CLK     Tas                   0.349   ok1<20>
                                                       okHI/core0/core0/state[31]_ti_addr[7]_select_89_OUT<2>
                                                       okHI/core0/core0/ti_addr_2
    -------------------------------------------------  ---------------------------
    Total                                     10.609ns (2.420ns logic, 8.189ns route)
                                                       (22.8% logic, 77.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/ti_addr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp463.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.139   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y10.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X28Y17.CLK     net (fanout=440)      1.401   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.384ns (-4.419ns logic, 5.803ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_dataout_11 (SLICE_X32Y25.B4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.866ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/core0/core0/ti_dataout_11 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.540ns (Levels of Logic = 5)
  Clock Path Delay:     1.351ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<4> to okHI/core0/core0/ti_dataout_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 1.557   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp463.IMUX.6
    SLICE_X29Y21.D1      net (fanout=14)       5.749   hi_in_4_IBUF
    SLICE_X29Y21.DMUX    Tilo                  0.337   ok1<28>
                                                       okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1
    SLICE_X29Y21.C4      net (fanout=2)        0.331   okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o
    SLICE_X29Y21.C       Tilo                  0.259   ok1<28>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X28Y21.A4      net (fanout=1)        0.287   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X28Y21.A       Tilo                  0.235   ok1<5>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>14
    SLICE_X32Y25.B4      net (fanout=16)       1.436   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>1
    SLICE_X32Y25.CLK     Tas                   0.349   ok1<13>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<11>1
                                                       okHI/core0/core0/ti_dataout_11
    -------------------------------------------------  ---------------------------
    Total                                     10.540ns (2.737ns logic, 7.803ns route)
                                                       (26.0% logic, 74.0% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/ti_dataout_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp463.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.139   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y10.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X32Y25.CLK     net (fanout=440)      1.368   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.351ns (-4.419ns logic, 5.770ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_addr_6 (SLICE_X28Y18.B1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.871ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/core0/core0/ti_addr_6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.567ns (Levels of Logic = 4)
  Clock Path Delay:     1.383ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<4> to okHI/core0/core0/ti_addr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 1.557   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp463.IMUX.6
    SLICE_X29Y21.D1      net (fanout=14)       5.749   hi_in_4_IBUF
    SLICE_X29Y21.D       Tilo                  0.259   ok1<28>
                                                       okHI/core0/core0/hi_addr[3]_GND_2_o_equal_31_o<3>1
    SLICE_X30Y24.C6      net (fanout=6)        0.877   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_31_o
    SLICE_X30Y24.C       Tilo                  0.255   ok1<16>
                                                       okHI/core0/core0/state[31]_ti_addr[7]_select_89_OUT<1>113
    SLICE_X28Y18.B1      net (fanout=8)        1.521   okHI/core0/core0/state[31]_ti_addr[7]_select_89_OUT<1>11
    SLICE_X28Y18.CLK     Tas                   0.349   ok1<23>
                                                       okHI/core0/core0/state[31]_ti_addr[7]_select_89_OUT<6>
                                                       okHI/core0/core0/ti_addr_6
    -------------------------------------------------  ---------------------------
    Total                                     10.567ns (2.420ns logic, 8.147ns route)
                                                       (22.9% logic, 77.1% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/ti_addr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp463.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.139   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y10.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X28Y18.CLK     net (fanout=440)      1.400   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.383ns (-4.419ns logic, 5.802ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<4>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd10 (SLICE_X27Y17.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.301ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd10 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.293ns (Levels of Logic = 2)
  Clock Path Delay:     1.217ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<4> to okHI/core0/core0/state_FSM_FFd10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 0.763   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp463.IMUX.6
    SLICE_X7Y17.A2       net (fanout=14)       1.698   hi_in_4_IBUF
    SLICE_X7Y17.A        Tilo                  0.156   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0
                                                       okHI/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_01
    SLICE_X27Y17.SR      net (fanout=2)        0.803   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0
    SLICE_X27Y17.CLK     Tcksr       (-Th)     0.127   okHI/core0/core0/state_FSM_FFd10
                                                       okHI/core0/core0/state_FSM_FFd10
    -------------------------------------------------  ---------------------------
    Total                                      3.293ns (0.792ns logic, 2.501ns route)
                                                       (24.1% logic, 75.9% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp463.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.690   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y10.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X27Y17.CLK     net (fanout=440)      0.721   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.217ns (-1.610ns logic, 2.827ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_read (SLICE_X29Y19.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.406ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/core0/core0/ti_read (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.397ns (Levels of Logic = 2)
  Clock Path Delay:     1.216ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<4> to okHI/core0/core0/ti_read
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 0.763   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp463.IMUX.6
    SLICE_X7Y17.A2       net (fanout=14)       1.698   hi_in_4_IBUF
    SLICE_X7Y17.AMUX     Tilo                  0.203   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0
                                                       okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X29Y19.SR      net (fanout=31)       0.864   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X29Y19.CLK     Tcksr       (-Th)     0.131   ok1<27>
                                                       okHI/core0/core0/ti_read
    -------------------------------------------------  ---------------------------
    Total                                      3.397ns (0.835ns logic, 2.562ns route)
                                                       (24.6% logic, 75.4% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/ti_read
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp463.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.690   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y10.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X29Y19.CLK     net (fanout=440)      0.720   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.216ns (-1.610ns logic, 2.826ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_write (SLICE_X29Y19.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.409ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/core0/core0/ti_write (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.400ns (Levels of Logic = 2)
  Clock Path Delay:     1.216ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<4> to okHI/core0/core0/ti_write
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 0.763   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp463.IMUX.6
    SLICE_X7Y17.A2       net (fanout=14)       1.698   hi_in_4_IBUF
    SLICE_X7Y17.AMUX     Tilo                  0.203   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0
                                                       okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X29Y19.SR      net (fanout=31)       0.864   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X29Y19.CLK     Tcksr       (-Th)     0.128   ok1<27>
                                                       okHI/core0/core0/ti_write
    -------------------------------------------------  ---------------------------
    Total                                      3.400ns (0.838ns logic, 2.562ns route)
                                                       (24.6% logic, 75.4% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/ti_write
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp463.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.690   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y10.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X29Y19.CLK     net (fanout=440)      0.720   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.216ns (-1.610ns logic, 2.826ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<3>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 4 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   4.968ns.
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd14 (SLICE_X28Y14.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     9.162ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.105ns (Levels of Logic = 2)
  Clock Path Delay:     1.412ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<3> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 1.557   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp463.IMUX.5
    SLICE_X28Y14.D2      net (fanout=1)        3.424   hi_in_3_IBUF
    SLICE_X28Y14.DMUX    Tilo                  0.298   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/hi_cmd<2>_01
    SLICE_X28Y14.SR      net (fanout=1)        0.397   okHI/core0/core0/hi_cmd<2>_0
    SLICE_X28Y14.CLK     Tsrck                 0.429   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      6.105ns (2.284ns logic, 3.821ns route)
                                                       (37.4% logic, 62.6% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp463.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.139   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y10.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X28Y14.CLK     net (fanout=440)      1.429   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.412ns (-4.419ns logic, 5.831ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd16 (SLICE_X28Y14.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     9.196ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.071ns (Levels of Logic = 2)
  Clock Path Delay:     1.412ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<3> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 1.557   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp463.IMUX.5
    SLICE_X28Y14.D2      net (fanout=1)        3.424   hi_in_3_IBUF
    SLICE_X28Y14.DMUX    Tilo                  0.298   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/hi_cmd<2>_01
    SLICE_X28Y14.SR      net (fanout=1)        0.397   okHI/core0/core0/hi_cmd<2>_0
    SLICE_X28Y14.CLK     Tsrck                 0.395   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      6.071ns (2.250ns logic, 3.821ns route)
                                                       (37.1% logic, 62.9% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp463.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.139   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y10.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X28Y14.CLK     net (fanout=440)      1.429   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.412ns (-4.419ns logic, 5.831ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd6 (SLICE_X29Y14.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     9.210ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.057ns (Levels of Logic = 2)
  Clock Path Delay:     1.412ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<3> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 1.557   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp463.IMUX.5
    SLICE_X28Y14.D2      net (fanout=1)        3.424   hi_in_3_IBUF
    SLICE_X28Y14.D       Tilo                  0.235   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/hi_cmd<2>_21
    SLICE_X29Y14.SR      net (fanout=1)        0.373   okHI/core0/core0/hi_cmd<2>_2
    SLICE_X29Y14.CLK     Tsrck                 0.468   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      6.057ns (2.260ns logic, 3.797ns route)
                                                       (37.3% logic, 62.7% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp463.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.139   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y10.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X29Y14.CLK     net (fanout=440)      1.429   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.412ns (-4.419ns logic, 5.831ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<3>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd9 (SLICE_X29Y14.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      7.731ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.553ns (Levels of Logic = 2)
  Clock Path Delay:     1.247ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<3> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 0.763   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp463.IMUX.5
    SLICE_X28Y14.D2      net (fanout=1)        1.621   hi_in_3_IBUF
    SLICE_X28Y14.D       Tilo                  0.142   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/hi_cmd<2>_21
    SLICE_X29Y14.SR      net (fanout=1)        0.158   okHI/core0/core0/hi_cmd<2>_2
    SLICE_X29Y14.CLK     Tcksr       (-Th)     0.131   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      2.553ns (0.774ns logic, 1.779ns route)
                                                       (30.3% logic, 69.7% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp463.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.690   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y10.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X29Y14.CLK     net (fanout=440)      0.751   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.247ns (-1.610ns logic, 2.857ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd6 (SLICE_X29Y14.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      7.735ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.557ns (Levels of Logic = 2)
  Clock Path Delay:     1.247ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<3> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 0.763   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp463.IMUX.5
    SLICE_X28Y14.D2      net (fanout=1)        1.621   hi_in_3_IBUF
    SLICE_X28Y14.D       Tilo                  0.142   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/hi_cmd<2>_21
    SLICE_X29Y14.SR      net (fanout=1)        0.158   okHI/core0/core0/hi_cmd<2>_2
    SLICE_X29Y14.CLK     Tcksr       (-Th)     0.127   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      2.557ns (0.778ns logic, 1.779ns route)
                                                       (30.4% logic, 69.6% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp463.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.690   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y10.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X29Y14.CLK     net (fanout=440)      0.751   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.247ns (-1.610ns logic, 2.857ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd16 (SLICE_X28Y14.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      7.927ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.749ns (Levels of Logic = 2)
  Clock Path Delay:     1.247ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<3> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 0.763   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp463.IMUX.5
    SLICE_X28Y14.D2      net (fanout=1)        1.621   hi_in_3_IBUF
    SLICE_X28Y14.DMUX    Tilo                  0.183   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/hi_cmd<2>_01
    SLICE_X28Y14.SR      net (fanout=1)        0.168   okHI/core0/core0/hi_cmd<2>_0
    SLICE_X28Y14.CLK     Tcksr       (-Th)    -0.014   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      2.749ns (0.960ns logic, 1.789ns route)
                                                       (34.9% logic, 65.1% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp463.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.690   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y10.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X28Y14.CLK     net (fanout=440)      0.751   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.247ns (-1.610ns logic, 2.857ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<2>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   5.834ns.
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd6 (SLICE_X29Y14.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.296ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.971ns (Levels of Logic = 2)
  Clock Path Delay:     1.412ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<2> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 1.557   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp463.IMUX.4
    SLICE_X28Y14.B1      net (fanout=2)        4.619   hi_in_2_IBUF
    SLICE_X28Y14.B       Tilo                  0.235   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd14-In11
    SLICE_X29Y14.DX      net (fanout=1)        0.446   okHI/core0/core0/state_FSM_FFd14-In1
    SLICE_X29Y14.CLK     Tdick                 0.114   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      6.971ns (1.906ns logic, 5.065ns route)
                                                       (27.3% logic, 72.7% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp463.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.139   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y10.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X29Y14.CLK     net (fanout=440)      1.429   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.412ns (-4.419ns logic, 5.831ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd17 (SLICE_X27Y14.C4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.410ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd17 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.857ns (Levels of Logic = 4)
  Clock Path Delay:     1.412ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<2> to okHI/core0/core0/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 1.557   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp463.IMUX.4
    SLICE_X28Y14.C1      net (fanout=2)        3.788   hi_in_2_IBUF
    SLICE_X28Y14.CMUX    Tilo                  0.298   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd17-In2
    SLICE_X27Y14.B6      net (fanout=1)        0.371   okHI/core0/core0/state_FSM_FFd17-In2
    SLICE_X27Y14.B       Tilo                  0.259   okHI/core0/core0/state_FSM_FFd7
                                                       okHI/core0/core0/state_FSM_FFd17-In3
    SLICE_X27Y14.C4      net (fanout=1)        0.320   okHI/core0/core0/state_FSM_FFd17-In3
    SLICE_X27Y14.CLK     Tas                   0.264   okHI/core0/core0/state_FSM_FFd7
                                                       okHI/core0/core0/state_FSM_FFd17-In4
                                                       okHI/core0/core0/state_FSM_FFd17
    -------------------------------------------------  ---------------------------
    Total                                      6.857ns (2.378ns logic, 4.479ns route)
                                                       (34.7% logic, 65.3% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp463.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.139   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y10.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X27Y14.CLK     net (fanout=440)      1.429   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.412ns (-4.419ns logic, 5.831ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd14 (SLICE_X28Y14.B1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.742ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.525ns (Levels of Logic = 2)
  Clock Path Delay:     1.412ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<2> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 1.557   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp463.IMUX.4
    SLICE_X28Y14.B1      net (fanout=2)        4.619   hi_in_2_IBUF
    SLICE_X28Y14.CLK     Tas                   0.349   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd14-In11
                                                       okHI/core0/core0/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      6.525ns (1.906ns logic, 4.619ns route)
                                                       (29.2% logic, 70.8% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp463.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.139   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y10.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X28Y14.CLK     net (fanout=440)      1.429   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.412ns (-4.419ns logic, 5.831ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<2>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd16 (SLICE_X28Y14.C1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      7.992ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.814ns (Levels of Logic = 2)
  Clock Path Delay:     1.247ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<2> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 0.763   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp463.IMUX.4
    SLICE_X28Y14.C1      net (fanout=2)        1.861   hi_in_2_IBUF
    SLICE_X28Y14.CLK     Tah         (-Th)    -0.190   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd16-In11
                                                       okHI/core0/core0/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      2.814ns (0.953ns logic, 1.861ns route)
                                                       (33.9% logic, 66.1% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp463.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.690   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y10.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X28Y14.CLK     net (fanout=440)      0.751   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.247ns (-1.610ns logic, 2.857ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd9 (SLICE_X29Y14.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.188ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.010ns (Levels of Logic = 2)
  Clock Path Delay:     1.247ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<2> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 0.763   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp463.IMUX.4
    SLICE_X28Y14.C1      net (fanout=2)        1.861   hi_in_2_IBUF
    SLICE_X28Y14.C       Tilo                  0.142   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd16-In11
    SLICE_X29Y14.AX      net (fanout=1)        0.185   okHI/core0/core0/state_FSM_FFd16-In1
    SLICE_X29Y14.CLK     Tckdi       (-Th)    -0.059   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      3.010ns (0.964ns logic, 2.046ns route)
                                                       (32.0% logic, 68.0% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp463.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.690   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y10.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X29Y14.CLK     net (fanout=440)      0.751   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.247ns (-1.610ns logic, 2.857ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd17 (SLICE_X27Y14.C4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.510ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd17 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.332ns (Levels of Logic = 4)
  Clock Path Delay:     1.247ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<2> to okHI/core0/core0/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 0.763   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp463.IMUX.4
    SLICE_X28Y14.C1      net (fanout=2)        1.861   hi_in_2_IBUF
    SLICE_X28Y14.CMUX    Tilo                  0.183   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd17-In2
    SLICE_X27Y14.B6      net (fanout=1)        0.129   okHI/core0/core0/state_FSM_FFd17-In2
    SLICE_X27Y14.B       Tilo                  0.156   okHI/core0/core0/state_FSM_FFd7
                                                       okHI/core0/core0/state_FSM_FFd17-In3
    SLICE_X27Y14.C4      net (fanout=1)        0.085   okHI/core0/core0/state_FSM_FFd17-In3
    SLICE_X27Y14.CLK     Tah         (-Th)    -0.155   okHI/core0/core0/state_FSM_FFd7
                                                       okHI/core0/core0/state_FSM_FFd17-In4
                                                       okHI/core0/core0/state_FSM_FFd17
    -------------------------------------------------  ---------------------------
    Total                                      3.332ns (1.257ns logic, 2.075ns route)
                                                       (37.7% logic, 62.3% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp463.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.690   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y10.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X27Y14.CLK     net (fanout=440)      0.751   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.247ns (-1.610ns logic, 2.857ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<1>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   6.712ns.
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd17 (SLICE_X27Y14.C4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.418ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd17 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      7.849ns (Levels of Logic = 4)
  Clock Path Delay:     1.412ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<1> to okHI/core0/core0/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 1.557   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp463.IMUX.3
    SLICE_X28Y14.C3      net (fanout=2)        4.780   hi_in_1_IBUF
    SLICE_X28Y14.CMUX    Tilo                  0.298   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd17-In2
    SLICE_X27Y14.B6      net (fanout=1)        0.371   okHI/core0/core0/state_FSM_FFd17-In2
    SLICE_X27Y14.B       Tilo                  0.259   okHI/core0/core0/state_FSM_FFd7
                                                       okHI/core0/core0/state_FSM_FFd17-In3
    SLICE_X27Y14.C4      net (fanout=1)        0.320   okHI/core0/core0/state_FSM_FFd17-In3
    SLICE_X27Y14.CLK     Tas                   0.264   okHI/core0/core0/state_FSM_FFd7
                                                       okHI/core0/core0/state_FSM_FFd17-In4
                                                       okHI/core0/core0/state_FSM_FFd17
    -------------------------------------------------  ---------------------------
    Total                                      7.849ns (2.378ns logic, 5.471ns route)
                                                       (30.3% logic, 69.7% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp463.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.139   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y10.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X27Y14.CLK     net (fanout=440)      1.429   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.412ns (-4.419ns logic, 5.831ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd6 (SLICE_X29Y14.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.980ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      7.287ns (Levels of Logic = 2)
  Clock Path Delay:     1.412ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<1> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 1.557   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp463.IMUX.3
    SLICE_X28Y14.B2      net (fanout=2)        4.935   hi_in_1_IBUF
    SLICE_X28Y14.B       Tilo                  0.235   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd14-In11
    SLICE_X29Y14.DX      net (fanout=1)        0.446   okHI/core0/core0/state_FSM_FFd14-In1
    SLICE_X29Y14.CLK     Tdick                 0.114   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      7.287ns (1.906ns logic, 5.381ns route)
                                                       (26.2% logic, 73.8% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp463.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.139   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y10.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X29Y14.CLK     net (fanout=440)      1.429   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.412ns (-4.419ns logic, 5.831ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd9 (SLICE_X29Y14.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.135ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      7.132ns (Levels of Logic = 2)
  Clock Path Delay:     1.412ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<1> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 1.557   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp463.IMUX.3
    SLICE_X28Y14.C3      net (fanout=2)        4.780   hi_in_1_IBUF
    SLICE_X28Y14.C       Tilo                  0.235   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd16-In11
    SLICE_X29Y14.AX      net (fanout=1)        0.446   okHI/core0/core0/state_FSM_FFd16-In1
    SLICE_X29Y14.CLK     Tdick                 0.114   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      7.132ns (1.906ns logic, 5.226ns route)
                                                       (26.7% logic, 73.3% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp463.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.139   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y10.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X29Y14.CLK     net (fanout=440)      1.429   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.412ns (-4.419ns logic, 5.831ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<1>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd16 (SLICE_X28Y14.C3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.691ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.513ns (Levels of Logic = 2)
  Clock Path Delay:     1.247ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<1> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 0.763   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp463.IMUX.3
    SLICE_X28Y14.C3      net (fanout=2)        2.560   hi_in_1_IBUF
    SLICE_X28Y14.CLK     Tah         (-Th)    -0.190   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd16-In11
                                                       okHI/core0/core0/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      3.513ns (0.953ns logic, 2.560ns route)
                                                       (27.1% logic, 72.9% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp463.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.690   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y10.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X28Y14.CLK     net (fanout=440)      0.751   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.247ns (-1.610ns logic, 2.857ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd14 (SLICE_X28Y14.B2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.753ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.575ns (Levels of Logic = 2)
  Clock Path Delay:     1.247ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<1> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 0.763   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp463.IMUX.3
    SLICE_X28Y14.B2      net (fanout=2)        2.622   hi_in_1_IBUF
    SLICE_X28Y14.CLK     Tah         (-Th)    -0.190   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd14-In11
                                                       okHI/core0/core0/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      3.575ns (0.953ns logic, 2.622ns route)
                                                       (26.7% logic, 73.3% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp463.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.690   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y10.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X28Y14.CLK     net (fanout=440)      0.751   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.247ns (-1.610ns logic, 2.857ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd9 (SLICE_X29Y14.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.887ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.709ns (Levels of Logic = 2)
  Clock Path Delay:     1.247ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<1> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 0.763   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp463.IMUX.3
    SLICE_X28Y14.C3      net (fanout=2)        2.560   hi_in_1_IBUF
    SLICE_X28Y14.C       Tilo                  0.142   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd16-In11
    SLICE_X29Y14.AX      net (fanout=1)        0.185   okHI/core0/core0/state_FSM_FFd16-In1
    SLICE_X29Y14.CLK     Tckdi       (-Th)    -0.059   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      3.709ns (0.964ns logic, 2.745ns route)
                                                       (26.0% logic, 74.0% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp463.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.690   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y10.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X29Y14.CLK     net (fanout=440)      0.751   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.247ns (-1.610ns logic, 2.857ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "okHostINOUT_grp" OFFSET = IN 9.83 ns VALID 9.83 ns 
BEFORE COMP         "hi_in<0>" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 16 paths analyzed, 16 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   5.720ns.
--------------------------------------------------------------------------------

Paths for end point okHI/hi_datain_5 (ILOGIC_X20Y0.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.110ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_inout<5> (PAD)
  Destination:          okHI/hi_datain_5 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          9.830ns
  Data Path Delay:      7.331ns (Levels of Logic = 3)
  Clock Path Delay:     1.886ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_inout<5> to okHI/hi_datain_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V15.I                Tiopi                 1.557   hi_inout<5>
                                                       hi_inout<5>
                                                       hi_inout_5_IOBUF/IBUF
                                                       ProtoComp464.IMUX.5
    IODELAY_X20Y0.IDATAINnet (fanout=1)        0.153   N78
    IODELAY_X20Y0.DATAOUTTioddo_IDATAIN        5.082   okHI/g1[5].idcomp
                                                       okHI/g1[5].idcomp
    ILOGIC_X20Y0.DDLY    net (fanout=1)        0.007   okHI/hi_datain_delay<5>
    ILOGIC_X20Y0.CLK0    Tidockd               0.532   okHI/hi_datain<5>
                                                       ProtoComp465.D2OFFBYP_SRC.5
                                                       okHI/hi_datain_5
    -------------------------------------------------  ---------------------------
    Total                                      7.331ns (7.171ns logic, 0.160ns route)
                                                       (97.8% logic, 2.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hi_datain_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp463.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.139   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y10.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    ILOGIC_X20Y0.CLK0    net (fanout=440)      1.903   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.886ns (-4.419ns logic, 6.305ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hi_datain_15 (ILOGIC_X25Y1.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.110ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_inout<15> (PAD)
  Destination:          okHI/hi_datain_15 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          9.830ns
  Data Path Delay:      7.331ns (Levels of Logic = 3)
  Clock Path Delay:     1.886ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_inout<15> to okHI/hi_datain_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA20.I               Tiopi                 1.557   hi_inout<15>
                                                       hi_inout<15>
                                                       hi_inout_15_IOBUF/IBUF
                                                       ProtoComp464.IMUX.16
    IODELAY_X25Y1.IDATAINnet (fanout=1)        0.153   N68
    IODELAY_X25Y1.DATAOUTTioddo_IDATAIN        5.082   okHI/g1[15].idcomp
                                                       okHI/g1[15].idcomp
    ILOGIC_X25Y1.DDLY    net (fanout=1)        0.007   okHI/hi_datain_delay<15>
    ILOGIC_X25Y1.CLK0    Tidockd               0.532   okHI/hi_datain<15>
                                                       ProtoComp465.D2OFFBYP_SRC.15
                                                       okHI/hi_datain_15
    -------------------------------------------------  ---------------------------
    Total                                      7.331ns (7.171ns logic, 0.160ns route)
                                                       (97.8% logic, 2.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hi_datain_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp463.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.139   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y10.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    ILOGIC_X25Y1.CLK0    net (fanout=440)      1.903   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.886ns (-4.419ns logic, 6.305ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hi_datain_0 (ILOGIC_X13Y0.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.133ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_inout<0> (PAD)
  Destination:          okHI/hi_datain_0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          9.830ns
  Data Path Delay:      7.331ns (Levels of Logic = 3)
  Clock Path Delay:     1.909ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_inout<0> to okHI/hi_datain_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB12.I               Tiopi                 1.557   hi_inout<0>
                                                       hi_inout<0>
                                                       hi_inout_0_IOBUF/IBUF
                                                       ProtoComp464.IMUX
    IODELAY_X13Y0.IDATAINnet (fanout=1)        0.153   N83
    IODELAY_X13Y0.DATAOUTTioddo_IDATAIN        5.082   okHI/g1[0].idcomp
                                                       okHI/g1[0].idcomp
    ILOGIC_X13Y0.DDLY    net (fanout=1)        0.007   okHI/hi_datain_delay<0>
    ILOGIC_X13Y0.CLK0    Tidockd               0.532   okHI/hi_datain<0>
                                                       ProtoComp465.D2OFFBYP_SRC
                                                       okHI/hi_datain_0
    -------------------------------------------------  ---------------------------
    Total                                      7.331ns (7.171ns logic, 0.160ns route)
                                                       (97.8% logic, 2.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hi_datain_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp463.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.139   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y10.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    ILOGIC_X13Y0.CLK0    net (fanout=440)      1.926   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.909ns (-4.419ns logic, 6.328ns route)

--------------------------------------------------------------------------------

Hold Paths: TIMEGRP "okHostINOUT_grp" OFFSET = IN 9.83 ns VALID 9.83 ns BEFORE COMP
        "hi_in<0>" "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/hi_datain_8 (ILOGIC_X8Y3.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.470ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_inout<8> (PAD)
  Destination:          okHI/hi_datain_8 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.175ns (Levels of Logic = 3)
  Clock Path Delay:     1.430ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_inout<8> to okHI/hi_datain_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y7.I                 Tiopi                 0.763   hi_inout<8>
                                                       hi_inout<8>
                                                       hi_inout_8_IOBUF/IBUF
                                                       ProtoComp464.IMUX.8
    IODELAY_X8Y3.IDATAIN net (fanout=1)        0.093   N75
    IODELAY_X8Y3.DATAOUT Tioddo_IDATAIN        1.178   okHI/g1[8].idcomp
                                                       okHI/g1[8].idcomp
    ILOGIC_X8Y3.DDLY     net (fanout=1)        0.005   okHI/hi_datain_delay<8>
    ILOGIC_X8Y3.CLK0     Tiockdd     (-Th)    -0.136   okHI/hi_datain<8>
                                                       ProtoComp465.D2OFFBYP_SRC.8
                                                       okHI/hi_datain_8
    -------------------------------------------------  ---------------------------
    Total                                      2.175ns (2.077ns logic, 0.098ns route)
                                                       (95.5% logic, 4.5% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hi_datain_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp463.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.690   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y10.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    ILOGIC_X8Y3.CLK0     net (fanout=440)      0.934   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.430ns (-1.610ns logic, 3.040ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hi_datain_3 (ILOGIC_X20Y2.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.489ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_inout<3> (PAD)
  Destination:          okHI/hi_datain_3 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.173ns (Levels of Logic = 3)
  Clock Path Delay:     1.409ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_inout<3> to okHI/hi_datain_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB18.I               Tiopi                 0.763   hi_inout<3>
                                                       hi_inout<3>
                                                       hi_inout_3_IOBUF/IBUF
                                                       ProtoComp464.IMUX.3
    IODELAY_X20Y2.IDATAINnet (fanout=1)        0.091   N80
    IODELAY_X20Y2.DATAOUTTioddo_IDATAIN        1.178   okHI/g1[3].idcomp
                                                       okHI/g1[3].idcomp
    ILOGIC_X20Y2.DDLY    net (fanout=1)        0.005   okHI/hi_datain_delay<3>
    ILOGIC_X20Y2.CLK0    Tiockdd     (-Th)    -0.136   okHI/hi_datain<3>
                                                       ProtoComp465.D2OFFBYP_SRC.3
                                                       okHI/hi_datain_3
    -------------------------------------------------  ---------------------------
    Total                                      2.173ns (2.077ns logic, 0.096ns route)
                                                       (95.6% logic, 4.4% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hi_datain_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp463.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.690   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y10.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    ILOGIC_X20Y2.CLK0    net (fanout=440)      0.913   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.409ns (-1.610ns logic, 3.019ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hi_datain_2 (ILOGIC_X14Y3.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.490ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_inout<2> (PAD)
  Destination:          okHI/hi_datain_2 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.175ns (Levels of Logic = 3)
  Clock Path Delay:     1.410ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_inout<2> to okHI/hi_datain_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y13.I                Tiopi                 0.763   hi_inout<2>
                                                       hi_inout<2>
                                                       hi_inout_2_IOBUF/IBUF
                                                       ProtoComp464.IMUX.2
    IODELAY_X14Y3.IDATAINnet (fanout=1)        0.093   N81
    IODELAY_X14Y3.DATAOUTTioddo_IDATAIN        1.178   okHI/g1[2].idcomp
                                                       okHI/g1[2].idcomp
    ILOGIC_X14Y3.DDLY    net (fanout=1)        0.005   okHI/hi_datain_delay<2>
    ILOGIC_X14Y3.CLK0    Tiockdd     (-Th)    -0.136   okHI/hi_datain<2>
                                                       ProtoComp465.D2OFFBYP_SRC.2
                                                       okHI/hi_datain_2
    -------------------------------------------------  ---------------------------
    Total                                      2.175ns (2.077ns logic, 0.098ns route)
                                                       (95.5% logic, 4.5% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hi_datain_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp463.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.690   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y10.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    ILOGIC_X14Y3.CLK0    net (fanout=440)      0.914   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.410ns (-1.610ns logic, 3.020ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "okHostINOUT_grp" OFFSET = OUT 11.63 ns AFTER COMP 
"hi_in<0>"         "RISING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 32 paths analyzed, 16 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  10.679ns.
--------------------------------------------------------------------------------

Paths for end point hi_inout<7> (AA2.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  0.951ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/hi_dataout_reg_7 (FF)
  Destination:          hi_inout<7> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      8.765ns (Levels of Logic = 1)
  Clock Path Delay:     1.639ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/hi_dataout_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp463.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.232   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -7.098   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X2Y10.O      Tgi0o                 0.209   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X33Y22.CLK     net (fanout=440)      1.716   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.639ns (-5.142ns logic, 6.781ns route)

  Maximum Data Path at Slow Process Corner: okHI/hi_dataout_reg_7 to hi_inout<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y22.CMUX    Tshcko                0.518   okHI/hi_dataout_reg<8>
                                                       okHI/hi_dataout_reg_7
    AA2.O                net (fanout=1)        5.525   okHI/hi_dataout_reg<7>
    AA2.PAD              Tioop                 2.722   hi_inout<7>
                                                       hi_inout_7_IOBUF/OBUFT
                                                       hi_inout<7>
    -------------------------------------------------  ---------------------------
    Total                                      8.765ns (3.240ns logic, 5.525ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  2.299ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/hi_drive (FF)
  Destination:          hi_inout<7> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      7.365ns (Levels of Logic = 1)
  Clock Path Delay:     1.691ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/hi_drive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp463.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.232   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -7.098   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X2Y10.O      Tgi0o                 0.209   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X26Y10.CLK     net (fanout=440)      1.768   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.691ns (-5.142ns logic, 6.833ns route)

  Maximum Data Path at Slow Process Corner: okHI/hi_drive to hi_inout<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y10.DQ      Tcko                  0.525   okHI/hi_drive
                                                       okHI/hi_drive
    AA2.T                net (fanout=16)       4.118   okHI/hi_drive
    AA2.PAD              Tiotp                 2.722   hi_inout<7>
                                                       hi_inout_7_IOBUF/OBUFT
                                                       hi_inout<7>
    -------------------------------------------------  ---------------------------
    Total                                      7.365ns (3.247ns logic, 4.118ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<6> (AB2.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  1.181ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/hi_dataout_reg_6 (FF)
  Destination:          hi_inout<6> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      8.531ns (Levels of Logic = 1)
  Clock Path Delay:     1.643ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/hi_dataout_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp463.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.232   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -7.098   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X2Y10.O      Tgi0o                 0.209   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X34Y20.CLK     net (fanout=440)      1.720   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.643ns (-5.142ns logic, 6.785ns route)

  Maximum Data Path at Slow Process Corner: okHI/hi_dataout_reg_6 to hi_inout<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y20.CQ      Tcko                  0.525   okHI/hi_dataout_reg<6>
                                                       okHI/hi_dataout_reg_6
    AB2.O                net (fanout=1)        5.284   okHI/hi_dataout_reg<6>
    AB2.PAD              Tioop                 2.722   hi_inout<6>
                                                       hi_inout_6_IOBUF/OBUFT
                                                       hi_inout<6>
    -------------------------------------------------  ---------------------------
    Total                                      8.531ns (3.247ns logic, 5.284ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  2.185ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/hi_drive (FF)
  Destination:          hi_inout<6> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      7.479ns (Levels of Logic = 1)
  Clock Path Delay:     1.691ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/hi_drive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp463.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.232   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -7.098   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X2Y10.O      Tgi0o                 0.209   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X26Y10.CLK     net (fanout=440)      1.768   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.691ns (-5.142ns logic, 6.833ns route)

  Maximum Data Path at Slow Process Corner: okHI/hi_drive to hi_inout<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y10.DQ      Tcko                  0.525   okHI/hi_drive
                                                       okHI/hi_drive
    AB2.T                net (fanout=16)       4.232   okHI/hi_drive
    AB2.PAD              Tiotp                 2.722   hi_inout<6>
                                                       hi_inout_6_IOBUF/OBUFT
                                                       hi_inout<6>
    -------------------------------------------------  ---------------------------
    Total                                      7.479ns (3.247ns logic, 4.232ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<9> (Y4.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  1.274ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/hi_dataout_reg_9 (FF)
  Destination:          hi_inout<9> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      8.442ns (Levels of Logic = 1)
  Clock Path Delay:     1.639ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/hi_dataout_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp463.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.232   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -7.098   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X2Y10.O      Tgi0o                 0.209   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X32Y22.CLK     net (fanout=440)      1.716   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.639ns (-5.142ns logic, 6.781ns route)

  Maximum Data Path at Slow Process Corner: okHI/hi_dataout_reg_9 to hi_inout<9>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y22.CQ      Tcko                  0.476   okHI/hi_dataout_reg<9>
                                                       okHI/hi_dataout_reg_9
    Y4.O                 net (fanout=1)        5.244   okHI/hi_dataout_reg<9>
    Y4.PAD               Tioop                 2.722   hi_inout<9>
                                                       hi_inout_9_IOBUF/OBUFT
                                                       hi_inout<9>
    -------------------------------------------------  ---------------------------
    Total                                      8.442ns (3.198ns logic, 5.244ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  2.523ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/hi_drive (FF)
  Destination:          hi_inout<9> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      7.141ns (Levels of Logic = 1)
  Clock Path Delay:     1.691ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/hi_drive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp463.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.232   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -7.098   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X2Y10.O      Tgi0o                 0.209   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X26Y10.CLK     net (fanout=440)      1.768   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.691ns (-5.142ns logic, 6.833ns route)

  Maximum Data Path at Slow Process Corner: okHI/hi_drive to hi_inout<9>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y10.DQ      Tcko                  0.525   okHI/hi_drive
                                                       okHI/hi_drive
    Y4.T                 net (fanout=16)       3.894   okHI/hi_drive
    Y4.PAD               Tiotp                 2.722   hi_inout<9>
                                                       hi_inout_9_IOBUF/OBUFT
                                                       hi_inout<9>
    -------------------------------------------------  ---------------------------
    Total                                      7.141ns (3.247ns logic, 3.894ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------

Fastest Paths: TIMEGRP "okHostINOUT_grp" OFFSET = OUT 11.63 ns AFTER COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point hi_inout<0> (AB12.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  4.642ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/hi_dataout_reg_0 (FF)
  Destination:          hi_inout<0> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      3.780ns (Levels of Logic = 1)
  Clock Path Delay:     1.137ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/hi_dataout_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp463.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.372   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.440   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X2Y10.O      Tgi0o                 0.059   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X36Y22.CLK     net (fanout=440)      0.671   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.137ns (-1.496ns logic, 2.633ns route)

  Minimum Data Path at Fast Process Corner: okHI/hi_dataout_reg_0 to hi_inout<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y22.CQ      Tcko                  0.200   okHI/hi_dataout_reg<0>
                                                       okHI/hi_dataout_reg_0
    AB12.O               net (fanout=1)        2.184   okHI/hi_dataout_reg<0>
    AB12.PAD             Tioop                 1.396   hi_inout<0>
                                                       hi_inout_0_IOBUF/OBUFT
                                                       hi_inout<0>
    -------------------------------------------------  ---------------------------
    Total                                      3.780ns (1.596ns logic, 2.184ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  3.801ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/hi_drive (FF)
  Destination:          hi_inout<0> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      2.886ns (Levels of Logic = 1)
  Clock Path Delay:     1.190ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/hi_drive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp463.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.372   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.440   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X2Y10.O      Tgi0o                 0.059   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X26Y10.CLK     net (fanout=440)      0.724   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.190ns (-1.496ns logic, 2.686ns route)

  Minimum Data Path at Fast Process Corner: okHI/hi_drive to hi_inout<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y10.DQ      Tcko                  0.234   okHI/hi_drive
                                                       okHI/hi_drive
    AB12.T               net (fanout=16)       1.256   okHI/hi_drive
    AB12.PAD             Tiotp                 1.396   hi_inout<0>
                                                       hi_inout_0_IOBUF/OBUFT
                                                       hi_inout<0>
    -------------------------------------------------  ---------------------------
    Total                                      2.886ns (1.630ns logic, 1.256ns route)
                                                       (56.5% logic, 43.5% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<1> (AA12.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  4.409ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/hi_dataout_reg_1 (FF)
  Destination:          hi_inout<1> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      3.542ns (Levels of Logic = 1)
  Clock Path Delay:     1.142ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/hi_dataout_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp463.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.372   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.440   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X2Y10.O      Tgi0o                 0.059   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X36Y20.CLK     net (fanout=440)      0.676   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.142ns (-1.496ns logic, 2.638ns route)

  Minimum Data Path at Fast Process Corner: okHI/hi_dataout_reg_1 to hi_inout<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y20.CMUX    Tshcko                0.238   okHI/hi_dataout_reg<4>
                                                       okHI/hi_dataout_reg_1
    AA12.O               net (fanout=1)        1.908   okHI/hi_dataout_reg<1>
    AA12.PAD             Tioop                 1.396   hi_inout<1>
                                                       hi_inout_1_IOBUF/OBUFT
                                                       hi_inout<1>
    -------------------------------------------------  ---------------------------
    Total                                      3.542ns (1.634ns logic, 1.908ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  3.801ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/hi_drive (FF)
  Destination:          hi_inout<1> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      2.886ns (Levels of Logic = 1)
  Clock Path Delay:     1.190ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/hi_drive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp463.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.372   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.440   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X2Y10.O      Tgi0o                 0.059   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X26Y10.CLK     net (fanout=440)      0.724   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.190ns (-1.496ns logic, 2.686ns route)

  Minimum Data Path at Fast Process Corner: okHI/hi_drive to hi_inout<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y10.DQ      Tcko                  0.234   okHI/hi_drive
                                                       okHI/hi_drive
    AA12.T               net (fanout=16)       1.256   okHI/hi_drive
    AA12.PAD             Tiotp                 1.396   hi_inout<1>
                                                       hi_inout_1_IOBUF/OBUFT
                                                       hi_inout<1>
    -------------------------------------------------  ---------------------------
    Total                                      2.886ns (1.630ns logic, 1.256ns route)
                                                       (56.5% logic, 43.5% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<11> (AB6.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  4.891ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/hi_dataout_reg_11 (FF)
  Destination:          hi_inout<11> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      4.030ns (Levels of Logic = 1)
  Clock Path Delay:     1.136ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/hi_dataout_reg_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp463.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.372   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.440   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X2Y10.O      Tgi0o                 0.059   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X32Y23.CLK     net (fanout=440)      0.670   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.136ns (-1.496ns logic, 2.632ns route)

  Minimum Data Path at Fast Process Corner: okHI/hi_dataout_reg_11 to hi_inout<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y23.CQ      Tcko                  0.200   okHI/hi_dataout_reg<11>
                                                       okHI/hi_dataout_reg_11
    AB6.O                net (fanout=1)        2.434   okHI/hi_dataout_reg<11>
    AB6.PAD              Tioop                 1.396   hi_inout<11>
                                                       hi_inout_11_IOBUF/OBUFT
                                                       hi_inout<11>
    -------------------------------------------------  ---------------------------
    Total                                      4.030ns (1.596ns logic, 2.434ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  4.199ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/hi_drive (FF)
  Destination:          hi_inout<11> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      3.284ns (Levels of Logic = 1)
  Clock Path Delay:     1.190ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/hi_drive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp463.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.372   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.440   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X2Y10.O      Tgi0o                 0.059   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X26Y10.CLK     net (fanout=440)      0.724   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.190ns (-1.496ns logic, 2.686ns route)

  Minimum Data Path at Fast Process Corner: okHI/hi_drive to hi_inout<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y10.DQ      Tcko                  0.234   okHI/hi_drive
                                                       okHI/hi_drive
    AB6.T                net (fanout=16)       1.654   okHI/hi_drive
    AB6.PAD              Tiotp                 1.396   hi_inout<11>
                                                       hi_inout_11_IOBUF/OBUFT
                                                       hi_inout<11>
    -------------------------------------------------  ---------------------------
    Total                                      3.284ns (1.630ns logic, 1.654ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_okHostClk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_okHostClk                   |     20.830ns|     16.000ns|     12.225ns|            0|            0|            3|        26840|
| TS_okHI_dcm_clk0              |     20.830ns|     12.225ns|          N/A|            0|            0|        26840|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_Clk1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_Clk1                        |     10.000ns|      5.340ns|      8.555ns|            0|            0|            0|       225288|
| TS_pll_clk2x                  |      5.000ns|      4.139ns|          N/A|            0|            0|           65|            0|
| TS_pll_clk0                   |     10.000ns|      8.555ns|          N/A|            0|            0|       225223|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock hi_in<0>
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
hi_in<1>    |    6.712(R)|      SLOW  |   -1.991(R)|      FAST  |ok1<24>           |   0.000|
hi_in<2>    |    5.834(R)|      SLOW  |   -1.292(R)|      FAST  |ok1<24>           |   0.000|
hi_in<3>    |    4.968(R)|      SLOW  |   -1.031(R)|      FAST  |ok1<24>           |   0.000|
hi_in<4>    |    9.500(R)|      SLOW  |   -1.801(R)|      FAST  |ok1<24>           |   0.000|
hi_in<5>    |    9.555(R)|      SLOW  |   -1.909(R)|      FAST  |ok1<24>           |   0.000|
hi_in<6>    |    8.726(R)|      SLOW  |   -1.663(R)|      FAST  |ok1<24>           |   0.000|
hi_in<7>    |    8.657(R)|      SLOW  |   -1.645(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<0> |    5.697(R)|      SLOW  |   -0.526(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<1> |    5.697(R)|      SLOW  |   -0.526(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<2> |    5.661(R)|      SLOW  |   -0.490(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<3> |    5.660(R)|      SLOW  |   -0.489(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<4> |    5.662(R)|      SLOW  |   -0.491(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<5> |    5.720(R)|      SLOW  |   -0.549(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<6> |    5.697(R)|      SLOW  |   -0.526(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<7> |    5.697(R)|      SLOW  |   -0.526(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<8> |    5.641(R)|      SLOW  |   -0.470(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<9> |    5.697(R)|      SLOW  |   -0.526(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<10>|    5.697(R)|      SLOW  |   -0.526(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<11>|    5.696(R)|      SLOW  |   -0.525(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<12>|    5.696(R)|      SLOW  |   -0.525(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<13>|    5.661(R)|      SLOW  |   -0.490(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<14>|    5.663(R)|      SLOW  |   -0.492(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<15>|    5.720(R)|      SLOW  |   -0.549(R)|      FAST  |ok1<24>           |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock hi_in<0> to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
hi_inout<0> |         9.230(R)|      SLOW  |         3.801(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<1> |         8.915(R)|      SLOW  |         3.801(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<2> |         9.108(R)|      SLOW  |         4.242(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<3> |         9.314(R)|      SLOW  |         4.504(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<4> |         9.314(R)|      SLOW  |         4.549(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<5> |         9.121(R)|      SLOW  |         4.303(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<6> |        10.449(R)|      SLOW  |         4.859(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<7> |        10.679(R)|      SLOW  |         4.714(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<8> |         9.492(R)|      SLOW  |         4.387(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<9> |        10.356(R)|      SLOW  |         4.622(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<10>|        10.200(R)|      SLOW  |         4.622(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<11>|         9.710(R)|      SLOW  |         4.199(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<12>|         9.600(R)|      SLOW  |         4.199(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<13>|         9.262(R)|      SLOW  |         4.556(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<14>|         9.262(R)|      SLOW  |         4.601(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<15>|        10.160(R)|      SLOW  |         5.149(R)|      FAST  |ok1<24>           |   0.000|
hi_out<0>   |         9.849(R)|      SLOW  |         4.916(R)|      FAST  |ok1<24>           |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk1           |    8.555|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock hi_in<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
hi_in<0>       |   12.225|         |         |         |
---------------+---------+---------+---------+---------+

COMP "hi_in<7>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 7.012; Ideal Clock Offset To Actual Clock 2.236; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<7>          |    8.657(R)|      SLOW  |   -1.645(R)|      FAST  |    4.673|    9.145|       -2.236|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       8.657|         -  |      -1.645|         -  |    4.673|    9.145|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<6>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 7.063; Ideal Clock Offset To Actual Clock 2.280; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<6>          |    8.726(R)|      SLOW  |   -1.663(R)|      FAST  |    4.604|    9.163|       -2.280|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       8.726|         -  |      -1.663|         -  |    4.604|    9.163|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<5>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 7.646; Ideal Clock Offset To Actual Clock 2.817; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<5>          |    9.555(R)|      SLOW  |   -1.909(R)|      FAST  |    3.775|    9.409|       -2.817|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       9.555|         -  |      -1.909|         -  |    3.775|    9.409|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<4>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 7.699; Ideal Clock Offset To Actual Clock 2.736; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<4>          |    9.500(R)|      SLOW  |   -1.801(R)|      FAST  |    3.830|    9.301|       -2.736|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       9.500|         -  |      -1.801|         -  |    3.830|    9.301|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<3>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 3.937; Ideal Clock Offset To Actual Clock -0.716; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<3>          |    4.968(R)|      SLOW  |   -1.031(R)|      FAST  |    9.162|    7.731|        0.716|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       4.968|         -  |      -1.031|         -  |    9.162|    7.731|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<2>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 4.542; Ideal Clock Offset To Actual Clock -0.152; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<2>          |    5.834(R)|      SLOW  |   -1.292(R)|      FAST  |    8.296|    7.992|        0.152|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       5.834|         -  |      -1.292|         -  |    8.296|    7.992|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<1>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 4.721; Ideal Clock Offset To Actual Clock 0.637; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<1>          |    6.712(R)|      SLOW  |   -1.991(R)|      FAST  |    7.418|    8.691|       -0.637|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       6.712|         -  |      -1.991|         -  |    7.418|    8.691|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

TIMEGRP "okHostINOUT_grp" OFFSET = IN 9.83 ns VALID 9.83 ns BEFORE COMP         "hi_in<0>" "RISING";
Worst Case Data Window 5.250; Ideal Clock Offset To Actual Clock -1.820; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_inout<0>       |    5.697(R)|      SLOW  |   -0.526(R)|      FAST  |    4.133|    0.526|        1.804|
hi_inout<1>       |    5.697(R)|      SLOW  |   -0.526(R)|      FAST  |    4.133|    0.526|        1.804|
hi_inout<2>       |    5.661(R)|      SLOW  |   -0.490(R)|      FAST  |    4.169|    0.490|        1.839|
hi_inout<3>       |    5.660(R)|      SLOW  |   -0.489(R)|      FAST  |    4.170|    0.489|        1.841|
hi_inout<4>       |    5.662(R)|      SLOW  |   -0.491(R)|      FAST  |    4.168|    0.491|        1.839|
hi_inout<5>       |    5.720(R)|      SLOW  |   -0.549(R)|      FAST  |    4.110|    0.549|        1.781|
hi_inout<6>       |    5.697(R)|      SLOW  |   -0.526(R)|      FAST  |    4.133|    0.526|        1.804|
hi_inout<7>       |    5.697(R)|      SLOW  |   -0.526(R)|      FAST  |    4.133|    0.526|        1.804|
hi_inout<8>       |    5.641(R)|      SLOW  |   -0.470(R)|      FAST  |    4.189|    0.470|        1.860|
hi_inout<9>       |    5.697(R)|      SLOW  |   -0.526(R)|      FAST  |    4.133|    0.526|        1.804|
hi_inout<10>      |    5.697(R)|      SLOW  |   -0.526(R)|      FAST  |    4.133|    0.526|        1.804|
hi_inout<11>      |    5.696(R)|      SLOW  |   -0.525(R)|      FAST  |    4.134|    0.525|        1.805|
hi_inout<12>      |    5.696(R)|      SLOW  |   -0.525(R)|      FAST  |    4.134|    0.525|        1.805|
hi_inout<13>      |    5.661(R)|      SLOW  |   -0.490(R)|      FAST  |    4.169|    0.490|        1.839|
hi_inout<14>      |    5.663(R)|      SLOW  |   -0.492(R)|      FAST  |    4.167|    0.492|        1.838|
hi_inout<15>      |    5.720(R)|      SLOW  |   -0.549(R)|      FAST  |    4.110|    0.549|        1.781|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       5.720|         -  |      -0.470|         -  |    4.110|    0.470|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_out<0>" OFFSET = OUT 11.93 ns AFTER COMP "hi_in<0>" "RISING";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
hi_out<0>                                      |        9.849|      SLOW  |        4.916|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

TIMEGRP "okHostINOUT_grp" OFFSET = OUT 11.63 ns AFTER COMP "hi_in<0>"         "RISING";
Bus Skew: 1.764 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
hi_inout<0>                                    |        9.230|      SLOW  |        3.801|      FAST  |         0.315|
hi_inout<1>                                    |        8.915|      SLOW  |        3.801|      FAST  |         0.000|
hi_inout<2>                                    |        9.108|      SLOW  |        4.242|      FAST  |         0.193|
hi_inout<3>                                    |        9.314|      SLOW  |        4.504|      FAST  |         0.399|
hi_inout<4>                                    |        9.314|      SLOW  |        4.549|      FAST  |         0.399|
hi_inout<5>                                    |        9.121|      SLOW  |        4.303|      FAST  |         0.206|
hi_inout<6>                                    |       10.449|      SLOW  |        4.859|      FAST  |         1.534|
hi_inout<7>                                    |       10.679|      SLOW  |        4.714|      FAST  |         1.764|
hi_inout<8>                                    |        9.492|      SLOW  |        4.387|      FAST  |         0.577|
hi_inout<9>                                    |       10.356|      SLOW  |        4.622|      FAST  |         1.441|
hi_inout<10>                                   |       10.200|      SLOW  |        4.622|      FAST  |         1.285|
hi_inout<11>                                   |        9.710|      SLOW  |        4.199|      FAST  |         0.795|
hi_inout<12>                                   |        9.600|      SLOW  |        4.199|      FAST  |         0.685|
hi_inout<13>                                   |        9.262|      SLOW  |        4.556|      FAST  |         0.347|
hi_inout<14>                                   |        9.262|      SLOW  |        4.601|      FAST  |         0.347|
hi_inout<15>                                   |       10.160|      SLOW  |        5.149|      FAST  |         1.245|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 253190 paths, 0 nets, and 10065 connections

Design statistics:
   Minimum period:  16.000ns{1}   (Maximum frequency:  62.500MHz)
   Minimum input required time before clock:   9.555ns
   Minimum output required time after clock:  10.679ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Jul 24 18:45:40 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 328 MB



