Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav --prj C:/Xilinx/Vivado/CPU1/CPU1.sim/sim_1/behav/test.prj xil_defaultlib.test xil_defaultlib.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/CPU1/CPU1.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/CPU1/CPU1.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
WARNING: [VRFC 10-1315] redeclaration of ansi port pc is not allowed [C:/Xilinx/Vivado/CPU1/CPU1.srcs/sources_1/new/PC.v:31]
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/CPU1/CPU1.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/CPU1/CPU1.srcs/sources_1/new/InsMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsMEM
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/CPU1/CPU1.srcs/sources_1/new/Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extend
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/CPU1/CPU1.srcs/sources_1/new/DataMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMEM
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/CPU1/CPU1.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/CPU1/CPU1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-1315] redeclaration of ansi port zero is not allowed [C:/Xilinx/Vivado/CPU1/CPU1.srcs/sources_1/new/ALU.v:36]
WARNING: [VRFC 10-1315] redeclaration of ansi port result is not allowed [C:/Xilinx/Vivado/CPU1/CPU1.srcs/sources_1/new/ALU.v:37]
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/CPU1/CPU1.srcs/sources_1/new/s_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module s_cpu
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/CPU1/CPU1.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.DataMEM
Compiling module xil_defaultlib.InsMEM
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Extend
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.s_cpu
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot test_behav
