Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: test_receiver.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "test_receiver.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "test_receiver"
Output Format                      : NGC
Target Device                      : xc3s500e-4-vq100

---- Source Options
Top Module Name                    : test_receiver
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"../serial-communication" "../shift_register" "ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/roby-jacob/hardware-projects/serial-communication/UART_RX.vhd" in Library work.
Architecture behavioral of Entity uart_rx is up to date.
Compiling vhdl file "/home/roby-jacob/hardware-projects/data_communication/ipcore_dir/memory.vhd" in Library work.
Architecture memory_a of Entity memory is up to date.
Compiling vhdl file "/home/roby-jacob/hardware-projects/data_communication/test_receiver.vhd" in Library work.
Entity <test_receiver> compiled.
Entity <test_receiver> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <test_receiver> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <UART_RX> in library <work> (architecture <behavioral>) with generics.
	g_CLKS_PER_BIT = 3333


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <test_receiver> in library <work> (Architecture <behavioral>).
WARNING:Xst:2211 - "/home/roby-jacob/hardware-projects/data_communication/test_receiver.vhd" line 103: Instantiating black box module <memory>.
WARNING:Xst:819 - "/home/roby-jacob/hardware-projects/data_communication/test_receiver.vhd" line 164: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <data_count>, <do>
WARNING:Xst:819 - "/home/roby-jacob/hardware-projects/data_communication/test_receiver.vhd" line 193: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <data_out>
Entity <test_receiver> analyzed. Unit <test_receiver> generated.

Analyzing generic Entity <UART_RX> in library <work> (Architecture <behavioral>).
	g_CLKS_PER_BIT = 3333
Entity <UART_RX> analyzed. Unit <UART_RX> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <UART_RX>.
    Related source file is "/home/roby-jacob/hardware-projects/serial-communication/UART_RX.vhd".
    Found finite state machine <FSM_0> for signal <r_SM_Main>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 11                                             |
    | Inputs             | 4                                              |
    | Outputs            | 6                                              |
    | Clock              | i_Clk                     (rising_edge)        |
    | Power Up State     | s_idle                                         |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit register for signal <r_Bit_Index>.
    Found 3-bit adder for signal <r_Bit_Index$addsub0000> created at line 116.
    Found 12-bit register for signal <r_Clk_Count>.
    Found 12-bit adder for signal <r_Clk_Count$share0000> created at line 76.
    Found 8-bit register for signal <r_RX_Byte>.
    Found 1-bit register for signal <r_RX_Data>.
    Found 1-bit register for signal <r_RX_Data_R>.
    Found 1-bit register for signal <r_RX_DV>.
    Found 12-bit comparator less for signal <r_SM_Main$cmp_lt0000> created at line 107.
    Found 3-bit comparator less for signal <r_SM_Main$cmp_lt0001> created at line 115.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  26 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <UART_RX> synthesized.


Synthesizing Unit <test_receiver>.
    Related source file is "/home/roby-jacob/hardware-projects/data_communication/test_receiver.vhd".
WARNING:Xst:646 - Signal <o_rx_dv> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <number<7:4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:737 - Found 16-bit latch for signal <do>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 7-bit latch for signal <seg>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 8-bit latch for signal <number>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 31-bit up counter for signal <anode_count>.
    Found 12-bit up counter for signal <prescale_counter>.
    Found 1-bit register for signal <read_en>.
    Found 1-bit register for signal <write_en>.
    Summary:
	inferred   2 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <test_receiver> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 12-bit adder                                          : 1
 3-bit adder                                           : 1
# Counters                                             : 2
 12-bit up counter                                     : 1
 31-bit up counter                                     : 1
# Registers                                            : 15
 1-bit register                                        : 13
 12-bit register                                       : 1
 3-bit register                                        : 1
# Latches                                              : 3
 16-bit latch                                          : 1
 7-bit latch                                           : 1
 8-bit latch                                           : 1
# Comparators                                          : 2
 12-bit comparator less                                : 1
 3-bit comparator less                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <uartrx/r_SM_Main/FSM> on signal <r_SM_Main[1:3]> with gray encoding.
----------------------------
 State          | Encoding
----------------------------
 s_idle         | 000
 s_rx_start_bit | 001
 s_rx_data_bits | 011
 s_rx_stop_bit  | 010
 s_cleanup      | 110
----------------------------
Reading core <ipcore_dir/memory.ngc>.
Loading core <memory> for timing and area information for instance <fifo>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Adders/Subtractors                                   : 2
 12-bit adder                                          : 1
 3-bit adder                                           : 1
# Counters                                             : 2
 12-bit up counter                                     : 1
 31-bit up counter                                     : 1
# Registers                                            : 28
 Flip-Flops                                            : 28
# Latches                                              : 3
 16-bit latch                                          : 1
 7-bit latch                                           : 1
 8-bit latch                                           : 1
# Comparators                                          : 2
 12-bit comparator less                                : 1
 3-bit comparator less                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <number_4> of sequential type is unconnected in block <test_receiver>.
WARNING:Xst:2677 - Node <number_5> of sequential type is unconnected in block <test_receiver>.
WARNING:Xst:2677 - Node <number_6> of sequential type is unconnected in block <test_receiver>.
WARNING:Xst:2677 - Node <number_7> of sequential type is unconnected in block <test_receiver>.
WARNING:Xst:2677 - Node <do_4> of sequential type is unconnected in block <test_receiver>.
WARNING:Xst:2677 - Node <do_5> of sequential type is unconnected in block <test_receiver>.
WARNING:Xst:2677 - Node <do_6> of sequential type is unconnected in block <test_receiver>.
WARNING:Xst:2677 - Node <do_7> of sequential type is unconnected in block <test_receiver>.
WARNING:Xst:2677 - Node <do_12> of sequential type is unconnected in block <test_receiver>.
WARNING:Xst:2677 - Node <do_13> of sequential type is unconnected in block <test_receiver>.
WARNING:Xst:2677 - Node <do_14> of sequential type is unconnected in block <test_receiver>.
WARNING:Xst:2677 - Node <do_15> of sequential type is unconnected in block <test_receiver>.

Optimizing unit <test_receiver> ...

Optimizing unit <UART_RX> ...
WARNING:Xst:2677 - Node <uartrx/r_RX_DV> of sequential type is unconnected in block <test_receiver>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block test_receiver, actual ratio is 2.
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1> in Unit <fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1> in Unit <fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 

Final Macro Processing ...

Processing Unit <test_receiver> :
	Found 2-bit shift register for signal <uartrx/r_RX_Data>.
Unit <test_receiver> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 71
 Flip-Flops                                            : 71
# Shift Registers                                      : 1
 2-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : test_receiver.ngr
Top Level Output File Name         : test_receiver
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 13

Cell Usage :
# BELS                             : 298
#      GND                         : 2
#      INV                         : 7
#      LUT1                        : 52
#      LUT2                        : 13
#      LUT2_D                      : 2
#      LUT2_L                      : 2
#      LUT3                        : 19
#      LUT3_D                      : 1
#      LUT3_L                      : 2
#      LUT4                        : 68
#      LUT4_D                      : 8
#      LUT4_L                      : 2
#      MUXCY                       : 60
#      MUXF5                       : 4
#      VCC                         : 1
#      XORCY                       : 55
# FlipFlops/Latches                : 126
#      FD                          : 21
#      FDC                         : 3
#      FDCE                        : 18
#      FDE                         : 8
#      FDP                         : 6
#      FDPE                        : 4
#      FDR                         : 15
#      FDRE                        : 31
#      FDS                         : 1
#      LD                          : 19
# RAMS                             : 1
#      RAMB16_S36_S36              : 1
# Shift Registers                  : 1
#      SRL16                       : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 12
#      IBUF                        : 1
#      OBUF                        : 11
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500evq100-4 

 Number of Slices:                      101  out of   4656     2%  
 Number of Slice Flip Flops:            119  out of   9312     1%  
 Number of 4 input LUTs:                177  out of   9312     1%  
    Number used as logic:               176
    Number used as Shift registers:       1
 Number of IOs:                          13
 Number of bonded IOBs:                  13  out of     66    19%  
    IOB Flip Flops:                       7
 Number of BRAMs:                         1  out of     20     5%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------+------------------------+-------+
Clock Signal                           | Clock buffer(FF name)  | Load  |
---------------------------------------+------------------------+-------+
CLK                                    | BUFGP                  | 109   |
seg_not0001(seg_not000111:O)           | NONE(*)(seg_0)         | 7     |
number_cmp_eq0001(number_cmp_eq00011:O)| NONE(*)(number_0)      | 4     |
fifo/wr_ack                            | NONE(do_0)             | 8     |
---------------------------------------+------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                           | Buffer(FF name)                                                                                      | Load  |
-----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+-------+
fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<2>(fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2:Q)| NONE(fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_0) | 14    |
fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<1>(fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1:Q)| NONE(fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/WR_ACK)        | 9     |
fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)  | NONE(fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0)                             | 2     |
fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)  | NONE(fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0)                             | 2     |
fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<0>(fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0:Q)| NONE(fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i)| 2     |
-----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 6.578ns (Maximum Frequency: 152.024MHz)
   Minimum input arrival time before clock: 2.059ns
   Maximum output required time after clock: 8.450ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 6.578ns (frequency: 152.024MHz)
  Total number of paths / destination ports: 3586 / 227
-------------------------------------------------------------------------
Delay:               6.578ns (Levels of Logic = 9)
  Source:            anode_count_21 (FF)
  Destination:       anode_count_0 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: anode_count_21 to anode_count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.591   0.622  anode_count_21 (anode_count_21)
     LUT4:I0->O            1   0.704   0.000  anode_count_and00001_wg_lut<1> (anode_count_and00001_wg_lut<1>)
     MUXCY:S->O            1   0.464   0.000  anode_count_and00001_wg_cy<1> (anode_count_and00001_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  anode_count_and00001_wg_cy<2> (anode_count_and00001_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  anode_count_and00001_wg_cy<3> (anode_count_and00001_wg_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  anode_count_and00001_wg_cy<4> (anode_count_and00001_wg_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  anode_count_and00001_wg_cy<5> (anode_count_and00001_wg_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  anode_count_and00001_wg_cy<6> (anode_count_and00001_wg_cy<6>)
     MUXCY:CI->O           3   0.459   0.566  anode_count_and00001_wg_cy<7> (N1)
     LUT4:I2->O           31   0.704   1.262  anode_count_and00001 (anode_count_and0000)
     FDRE:R                    0.911          anode_count_0
    ----------------------------------------
    Total                      6.578ns (4.128ns logic, 2.450ns route)
                                       (62.8% logic, 37.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fifo/wr_ack'
  Clock period: 1.431ns (frequency: 698.812MHz)
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Delay:               1.431ns (Levels of Logic = 0)
  Source:            do_0 (LATCH)
  Destination:       do_8 (LATCH)
  Source Clock:      fifo/wr_ack falling
  Destination Clock: fifo/wr_ack falling

  Data Path: do_0 to do_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.676   0.447  do_0 (do_0)
     LD:D                      0.308          do_8
    ----------------------------------------
    Total                      1.431ns (0.984ns logic, 0.447ns route)
                                       (68.8% logic, 31.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.059ns (Levels of Logic = 1)
  Source:            RX (PAD)
  Destination:       uartrx/Mshreg_r_RX_Data (FF)
  Destination Clock: CLK rising

  Data Path: RX to uartrx/Mshreg_r_RX_Data
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.218   0.420  RX_IBUF (RX_IBUF)
     SRL16:D                   0.421          uartrx/Mshreg_r_RX_Data
    ----------------------------------------
    Total                      2.059ns (1.639ns logic, 0.420ns route)
                                       (79.6% logic, 20.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 62 / 2
-------------------------------------------------------------------------
Offset:              8.450ns (Levels of Logic = 10)
  Source:            anode_count_21 (FF)
  Destination:       Seg_AN<1> (PAD)
  Source Clock:      CLK rising

  Data Path: anode_count_21 to Seg_AN<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.591   0.622  anode_count_21 (anode_count_21)
     LUT4:I0->O            1   0.704   0.000  anode_count_and00001_wg_lut<1> (anode_count_and00001_wg_lut<1>)
     MUXCY:S->O            1   0.464   0.000  anode_count_and00001_wg_cy<1> (anode_count_and00001_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  anode_count_and00001_wg_cy<2> (anode_count_and00001_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  anode_count_and00001_wg_cy<3> (anode_count_and00001_wg_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  anode_count_and00001_wg_cy<4> (anode_count_and00001_wg_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  anode_count_and00001_wg_cy<5> (anode_count_and00001_wg_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  anode_count_and00001_wg_cy<6> (anode_count_and00001_wg_cy<6>)
     MUXCY:CI->O           3   0.459   0.706  anode_count_and00001_wg_cy<7> (N1)
     LUT3:I0->O            5   0.704   0.633  byte_select_cmp_eq00001 (Seg_AN_1_OBUF)
     OBUF:I->O                 3.272          Seg_AN_1_OBUF (Seg_AN<1>)
    ----------------------------------------
    Total                      8.450ns (6.489ns logic, 1.961ns route)
                                       (76.8% logic, 23.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'seg_not0001'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              4.368ns (Levels of Logic = 1)
  Source:            seg_6 (LATCH)
  Destination:       Seg7<6> (PAD)
  Source Clock:      seg_not0001 falling

  Data Path: seg_6 to Seg7<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.420  seg_6 (seg_6)
     OBUF:I->O                 3.272          Seg7_6_OBUF (Seg7<6>)
    ----------------------------------------
    Total                      4.368ns (3.948ns logic, 0.420ns route)
                                       (90.4% logic, 9.6% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.06 secs
 
--> 


Total memory usage is 527712 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   21 (   0 filtered)
Number of infos    :   12 (   0 filtered)

