Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Reading design: led_flash.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "led_flash.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "led_flash"
Output Format                      : NGC
Target Device                      : xc6slx9-2-tqg144

---- Source Options
Top Module Name                    : led_flash
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\S243372\Dropbox\Workspaces\Projects_FPGA\Led_flasher\ipcore_dir\dcm1.v" into library work
Parsing module <dcm1>.
Analyzing Verilog file "C:\Users\S243372\Dropbox\Workspaces\Projects_FPGA\Led_flasher\divider.v" into library work
Parsing module <divider>.
Analyzing Verilog file "C:\Users\S243372\Dropbox\Workspaces\Projects_FPGA\Led_flasher\led_flash.v" into library work
Parsing module <led_flash>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <led_flash>.

Elaborating module <dcm1>.

Elaborating module <IBUFG>.

Elaborating module <PLL_BASE(BANDWIDTH="OPTIMIZED",CLK_FEEDBACK="CLKFBOUT",COMPENSATION="SYSTEM_SYNCHRONOUS",DIVCLK_DIVIDE=1,CLKFBOUT_MULT=13,CLKFBOUT_PHASE=0.0,CLKOUT0_DIVIDE=128,CLKOUT0_PHASE=0.0,CLKOUT0_DUTY_CYCLE=0.5,CLKIN_PERIOD=31.25,REF_JITTER=0.01)>.
WARNING:HDLCompiler:1127 - "C:\Users\S243372\Dropbox\Workspaces\Projects_FPGA\Led_flasher\ipcore_dir\dcm1.v" Line 116: Assignment to clkout1_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\S243372\Dropbox\Workspaces\Projects_FPGA\Led_flasher\ipcore_dir\dcm1.v" Line 117: Assignment to clkout2_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\S243372\Dropbox\Workspaces\Projects_FPGA\Led_flasher\ipcore_dir\dcm1.v" Line 118: Assignment to clkout3_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\S243372\Dropbox\Workspaces\Projects_FPGA\Led_flasher\ipcore_dir\dcm1.v" Line 119: Assignment to clkout4_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\S243372\Dropbox\Workspaces\Projects_FPGA\Led_flasher\ipcore_dir\dcm1.v" Line 120: Assignment to clkout5_unused ignored, since the identifier is never used

Elaborating module <BUFG>.

Elaborating module <divider(DIVIDE_BITS=7,DIVIDE=100,CLEAR_COUNT=50)>.

Elaborating module <divider(DIVIDE_BITS=7,DIVIDE=25,CLEAR_COUNT=32'sb01100)>.

Elaborating module <divider(DIVIDE_BITS=2,DIVIDE=2,CLEAR_COUNT=1)>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <led_flash>.
    Related source file is "C:\Users\S243372\Dropbox\Workspaces\Projects_FPGA\Led_flasher\led_flash.v".
        FINAL_DIVIDE = 25
    Summary:
	no macro.
Unit <led_flash> synthesized.

Synthesizing Unit <dcm1>.
    Related source file is "C:\Users\S243372\Dropbox\Workspaces\Projects_FPGA\Led_flasher\ipcore_dir\dcm1.v".
    Summary:
	no macro.
Unit <dcm1> synthesized.

Synthesizing Unit <divider_1>.
    Related source file is "C:\Users\S243372\Dropbox\Workspaces\Projects_FPGA\Led_flasher\divider.v".
        DIVIDE_BITS = 7
        DIVIDE = 100
        CLEAR_COUNT = 50
    Found 7-bit register for signal <counter>.
    Found 7-bit register for signal <clear_counter>.
    Found 1-bit register for signal <out1>.
    Found 7-bit adder for signal <clear_counter[6]_GND_6_o_add_2_OUT> created at line 52.
    Found 7-bit adder for signal <counter[6]_GND_6_o_add_7_OUT> created at line 67.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  15 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <divider_1> synthesized.

Synthesizing Unit <divider_2>.
    Related source file is "C:\Users\S243372\Dropbox\Workspaces\Projects_FPGA\Led_flasher\divider.v".
        DIVIDE_BITS = 7
        DIVIDE = 25
        CLEAR_COUNT = 12
    Found 7-bit register for signal <counter>.
    Found 7-bit register for signal <clear_counter>.
    Found 1-bit register for signal <out1>.
    Found 7-bit adder for signal <clear_counter[6]_GND_7_o_add_2_OUT> created at line 52.
    Found 7-bit adder for signal <counter[6]_GND_7_o_add_7_OUT> created at line 67.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  15 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <divider_2> synthesized.

Synthesizing Unit <divider_3>.
    Related source file is "C:\Users\S243372\Dropbox\Workspaces\Projects_FPGA\Led_flasher\divider.v".
        DIVIDE_BITS = 2
        DIVIDE = 2
        CLEAR_COUNT = 1
    Found 2-bit register for signal <counter>.
    Found 2-bit register for signal <clear_counter>.
    Found 1-bit register for signal <out1>.
    Found 2-bit adder for signal <clear_counter[1]_GND_8_o_add_2_OUT> created at line 52.
    Found 2-bit adder for signal <counter[1]_GND_8_o_add_7_OUT> created at line 67.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <divider_3> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 10
 2-bit adder                                           : 4
 7-bit adder                                           : 6
# Registers                                            : 15
 1-bit register                                        : 5
 2-bit register                                        : 4
 7-bit register                                        : 6
# Multiplexers                                         : 10
 2-bit 2-to-1 multiplexer                              : 4
 7-bit 2-to-1 multiplexer                              : 6

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <divider_1>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
The following registers are absorbed into counter <clear_counter>: 1 register on signal <clear_counter>.
Unit <divider_1> synthesized (advanced).

Synthesizing (advanced) Unit <divider_2>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
The following registers are absorbed into counter <clear_counter>: 1 register on signal <clear_counter>.
Unit <divider_2> synthesized (advanced).

Synthesizing (advanced) Unit <divider_3>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
The following registers are absorbed into counter <clear_counter>: 1 register on signal <clear_counter>.
Unit <divider_3> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 10
 2-bit up counter                                      : 4
 7-bit up counter                                      : 6
# Registers                                            : 5
 Flip-Flops                                            : 5

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:1901 - Instance clk_divider/pll_base_inst in unit clk_divider/pll_base_inst of type PLL_BASE has been replaced by PLL_ADV

Optimizing unit <led_flash> ...

Optimizing unit <divider_1> ...

Optimizing unit <divider_2> ...

Optimizing unit <divider_3> ...
WARNING:Xst:1710 - FF/Latch <clear_counter_1> (without init value) has a constant value of 0 in block <divider_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <clear_counter_1> (without init value) has a constant value of 0 in block <divider_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <div2/clear_counter_6> (without init value) has a constant value of 0 in block <led_flash>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <div1/clear_counter_6> (without init value) has a constant value of 0 in block <led_flash>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <div3/clear_counter_6> (without init value) has a constant value of 0 in block <led_flash>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <div3/clear_counter_5> (without init value) has a constant value of 0 in block <led_flash>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <div3/clear_counter_4> (without init value) has a constant value of 0 in block <led_flash>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block led_flash, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 48
 Flip-Flops                                            : 48

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : led_flash.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 74
#      INV                         : 2
#      LUT2                        : 19
#      LUT3                        : 11
#      LUT4                        : 9
#      LUT5                        : 9
#      LUT6                        : 24
# FlipFlops/Latches                : 48
#      FDC                         : 7
#      FDCE                        : 41
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 6
#      IBUF                        : 1
#      IBUFG                       : 1
#      OBUF                        : 4
# Others                           : 1
#      PLL_ADV                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:              48  out of  11440     0%  
 Number of Slice LUTs:                   74  out of   5720     1%  
    Number used as Logic:                74  out of   5720     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     74
   Number with an unused Flip Flop:      26  out of     74    35%  
   Number with an unused LUT:             0  out of     74     0%  
   Number of fully used LUT-FF pairs:    48  out of     74    64%  
   Number of unique control sets:        13

IO Utilization: 
 Number of IOs:                           6
 Number of bonded IOBs:                   6  out of    102     5%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  
 Number of PLL_ADVs:                      1  out of      2    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+---------------------------+-------+
Clock Signal                       | Clock buffer(FF name)     | Load  |
-----------------------------------+---------------------------+-------+
div1/out1                          | NONE(div2/clear_counter_5)| 14    |
clk_divider/pll_base_inst/CLKOUT0  | BUFG                      | 14    |
div2/out1                          | NONE(div3/clear_counter_3)| 12    |
div4/out1                          | NONE(div5/counter_1)      | 4     |
div3/out1                          | NONE(div4/counter_1)      | 4     |
-----------------------------------+---------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 4.028ns (Maximum Frequency: 248.262MHz)
   Minimum input arrival time before clock: 4.510ns
   Maximum output required time after clock: 4.380ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'div1/out1'
  Clock period: 4.028ns (frequency: 248.262MHz)
  Total number of paths / destination ports: 110 / 20
-------------------------------------------------------------------------
Delay:               4.028ns (Levels of Logic = 3)
  Source:            div2/clear_counter_5 (FF)
  Destination:       div2/out1 (FF)
  Source Clock:      div1/out1 rising
  Destination Clock: div1/out1 rising

  Data Path: div2/clear_counter_5 to div2/out1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.525   1.259  div2/clear_counter_5 (div2/clear_counter_5)
     LUT6:I0->O            2   0.254   0.726  div2/GND_6_o_GND_6_o_equal_4_o<6>1 (div2/GND_6_o_GND_6_o_equal_4_o)
     LUT6:I5->O            1   0.254   0.682  div2/_n0056_inv1 (div2/_n0056_inv)
     LUT3:I2->O            1   0.254   0.000  div2/out1_rstpot (div2/out1_rstpot)
     FDC:D                     0.074          div2/out1
    ----------------------------------------
    Total                      4.028ns (1.361ns logic, 2.667ns route)
                                       (33.8% logic, 66.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_divider/pll_base_inst/CLKOUT0'
  Clock period: 4.028ns (frequency: 248.262MHz)
  Total number of paths / destination ports: 110 / 20
-------------------------------------------------------------------------
Delay:               4.028ns (Levels of Logic = 3)
  Source:            div1/clear_counter_5 (FF)
  Destination:       div1/out1 (FF)
  Source Clock:      clk_divider/pll_base_inst/CLKOUT0 rising
  Destination Clock: clk_divider/pll_base_inst/CLKOUT0 rising

  Data Path: div1/clear_counter_5 to div1/out1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.525   1.259  div1/clear_counter_5 (div1/clear_counter_5)
     LUT6:I0->O            2   0.254   0.726  div1/GND_6_o_GND_6_o_equal_4_o<6>1 (div1/GND_6_o_GND_6_o_equal_4_o)
     LUT6:I5->O            1   0.254   0.682  div1/_n0056_inv1 (div1/_n0056_inv)
     LUT3:I2->O            1   0.254   0.000  div1/out1_rstpot (div1/out1_rstpot)
     FDC:D                     0.074          div1/out1
    ----------------------------------------
    Total                      4.028ns (1.361ns logic, 2.667ns route)
                                       (33.8% logic, 66.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'div2/out1'
  Clock period: 3.739ns (frequency: 267.451MHz)
  Total number of paths / destination ports: 68 / 16
-------------------------------------------------------------------------
Delay:               3.739ns (Levels of Logic = 3)
  Source:            div3/counter_1 (FF)
  Destination:       div3/out1 (FF)
  Source Clock:      div2/out1 rising
  Destination Clock: div2/out1 rising

  Data Path: div3/counter_1 to div3/out1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             7   0.525   1.018  div3/counter_1 (div3/counter_1)
     LUT2:I0->O            1   0.250   0.682  div3/_n0056_inv1_SW0 (N10)
     LUT6:I5->O            1   0.254   0.682  div3/_n0056_inv1 (div3/_n0056_inv1)
     LUT6:I5->O            1   0.254   0.000  div3/out1_rstpot (div3/out1_rstpot)
     FDC:D                     0.074          div3/out1
    ----------------------------------------
    Total                      3.739ns (1.357ns logic, 2.382ns route)
                                       (36.3% logic, 63.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'div4/out1'
  Clock period: 2.049ns (frequency: 488.043MHz)
  Total number of paths / destination ports: 10 / 4
-------------------------------------------------------------------------
Delay:               2.049ns (Levels of Logic = 1)
  Source:            div5/out1 (FF)
  Destination:       div5/out1 (FF)
  Source Clock:      div4/out1 rising
  Destination Clock: div4/out1 rising

  Data Path: div5/out1 to div5/out1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.525   1.196  div5/out1 (div5/out1)
     LUT5:I0->O            1   0.254   0.000  div5/out1_rstpot (div5/out1_rstpot)
     FDC:D                     0.074          div5/out1
    ----------------------------------------
    Total                      2.049ns (0.853ns logic, 1.196ns route)
                                       (41.6% logic, 58.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'div3/out1'
  Clock period: 2.193ns (frequency: 455.996MHz)
  Total number of paths / destination ports: 10 / 4
-------------------------------------------------------------------------
Delay:               2.193ns (Levels of Logic = 1)
  Source:            div4/out1 (FF)
  Destination:       div4/out1 (FF)
  Source Clock:      div3/out1 rising
  Destination Clock: div3/out1 rising

  Data Path: div4/out1 to div4/out1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              7   0.525   1.340  div4/out1 (div4/out1)
     LUT5:I0->O            1   0.254   0.000  div4/out1_rstpot (div4/out1_rstpot)
     FDC:D                     0.074          div4/out1
    ----------------------------------------
    Total                      2.193ns (0.853ns logic, 1.340ns route)
                                       (38.9% logic, 61.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'div1/out1'
  Total number of paths / destination ports: 14 / 14
-------------------------------------------------------------------------
Offset:              4.510ns (Levels of Logic = 2)
  Source:            rstn (PAD)
  Destination:       div2/clear_counter_5 (FF)
  Destination Clock: div1/out1 rising

  Data Path: rstn to div2/clear_counter_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  rstn_IBUF (rstn_IBUF)
     INV:I->O             48   0.255   1.787  rst1_INV_0 (rst)
     FDCE:CLR                  0.459          div2/counter_0
    ----------------------------------------
    Total                      4.510ns (2.042ns logic, 2.468ns route)
                                       (45.3% logic, 54.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_divider/pll_base_inst/CLKOUT0'
  Total number of paths / destination ports: 14 / 14
-------------------------------------------------------------------------
Offset:              4.510ns (Levels of Logic = 2)
  Source:            rstn (PAD)
  Destination:       div1/clear_counter_5 (FF)
  Destination Clock: clk_divider/pll_base_inst/CLKOUT0 rising

  Data Path: rstn to div1/clear_counter_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  rstn_IBUF (rstn_IBUF)
     INV:I->O             48   0.255   1.787  rst1_INV_0 (rst)
     FDCE:CLR                  0.459          div1/counter_0
    ----------------------------------------
    Total                      4.510ns (2.042ns logic, 2.468ns route)
                                       (45.3% logic, 54.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'div2/out1'
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Offset:              4.510ns (Levels of Logic = 2)
  Source:            rstn (PAD)
  Destination:       div3/clear_counter_3 (FF)
  Destination Clock: div2/out1 rising

  Data Path: rstn to div3/clear_counter_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  rstn_IBUF (rstn_IBUF)
     INV:I->O             48   0.255   1.787  rst1_INV_0 (rst)
     FDCE:CLR                  0.459          div3/counter_0
    ----------------------------------------
    Total                      4.510ns (2.042ns logic, 2.468ns route)
                                       (45.3% logic, 54.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'div4/out1'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              4.510ns (Levels of Logic = 2)
  Source:            rstn (PAD)
  Destination:       div5/counter_1 (FF)
  Destination Clock: div4/out1 rising

  Data Path: rstn to div5/counter_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  rstn_IBUF (rstn_IBUF)
     INV:I->O             48   0.255   1.787  rst1_INV_0 (rst)
     FDCE:CLR                  0.459          div5/counter_0
    ----------------------------------------
    Total                      4.510ns (2.042ns logic, 2.468ns route)
                                       (45.3% logic, 54.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'div3/out1'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              4.510ns (Levels of Logic = 2)
  Source:            rstn (PAD)
  Destination:       div4/counter_1 (FF)
  Destination Clock: div3/out1 rising

  Data Path: rstn to div4/counter_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  rstn_IBUF (rstn_IBUF)
     INV:I->O             48   0.255   1.787  rst1_INV_0 (rst)
     FDCE:CLR                  0.459          div4/counter_0
    ----------------------------------------
    Total                      4.510ns (2.042ns logic, 2.468ns route)
                                       (45.3% logic, 54.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'div2/out1'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              4.380ns (Levels of Logic = 1)
  Source:            div3/out1 (FF)
  Destination:       led_out (PAD)
  Source Clock:      div2/out1 rising

  Data Path: div3/out1 to led_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              8   0.525   0.943  div3/out1 (div3/out1)
     OBUF:I->O                 2.912          led_out_OBUF (led_out)
    ----------------------------------------
    Total                      4.380ns (3.437ns logic, 0.943ns route)
                                       (78.5% logic, 21.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'div3/out1'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.346ns (Levels of Logic = 1)
  Source:            div4/out1 (FF)
  Destination:       led_out1 (PAD)
  Source Clock:      div3/out1 rising

  Data Path: div4/out1 to led_out1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              7   0.525   0.909  div4/out1 (div4/out1)
     OBUF:I->O                 2.912          led_out1_OBUF (led_out1)
    ----------------------------------------
    Total                      4.346ns (3.437ns logic, 0.909ns route)
                                       (79.1% logic, 20.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'div4/out1'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.202ns (Levels of Logic = 1)
  Source:            div5/out1 (FF)
  Destination:       led_out2 (PAD)
  Source Clock:      div4/out1 rising

  Data Path: div5/out1 to led_out2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.525   0.765  div5/out1 (div5/out1)
     OBUF:I->O                 2.912          led_out2_OBUF (led_out2)
    ----------------------------------------
    Total                      4.202ns (3.437ns logic, 0.765ns route)
                                       (81.8% logic, 18.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk_divider/pll_base_inst/CLKOUT0
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
clk_divider/pll_base_inst/CLKOUT0|    4.028|         |         |         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock div1/out1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
div1/out1      |    4.028|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock div2/out1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
div2/out1      |    3.739|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock div3/out1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
div3/out1      |    2.193|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock div4/out1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
div4/out1      |    2.049|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.94 secs
 
--> 

Total memory usage is 259564 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   12 (   0 filtered)
Number of infos    :    2 (   0 filtered)

