<stg><name>dataflow_in_loop_TRA.1</name>


<trans_list>

<trans id="28" from="1" to="2">
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="29" from="2" to="3">
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="30" from="3" to="4">
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="31" from="4" to="5">
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="32" from="5" to="6">
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:0  %training_id_read = call i13 @_ssdm_op_Read.ap_auto.i13(i13 %training_id)

]]></Node>
<StgValue><ssdm name="training_id_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="13" op_0_bw="64">
<![CDATA[
entry:1  %training_id_c2 = alloca i13, align 2

]]></Node>
<StgValue><ssdm name="training_id_c2"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="64">
<![CDATA[
entry:3  %p_channel = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="p_channel"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="13" op_0_bw="64">
<![CDATA[
entry:4  %training_id_c1 = alloca i13, align 2

]]></Node>
<StgValue><ssdm name="training_id_c1"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="13" op_0_bw="64">
<![CDATA[
entry:5  %training_id_c = alloca i13, align 2

]]></Node>
<StgValue><ssdm name="training_id_c"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry:12  call void @dataflow_in_loop_TRA.2(i13 %training_id_read, i13* %training_id_c2)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="13" st_id="2" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="13" op_3_bw="13">
<![CDATA[
entry:13  call fastcc void @dataflow_in_loop_TRA.1.1(i13* nocapture %training_id_c2, i13* %training_id_c, i13* %training_id_c1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="14" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="13">
<![CDATA[
entry:14  call fastcc void @aesl_mux_load_4_1125(i8* %p_channel, [1125 x i8]* @label_local_V_0, [1125 x i8]* @label_local_V_1, [1125 x i8]* @label_local_V_2, [1125 x i8]* @label_local_V_3, i13* nocapture %training_id_c)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="15" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16">
<![CDATA[
entry:15  call fastcc void @READ_TRAINING_DATA_p(i64* %data_V, [32 x i16]* @training_instance_V_s, [32 x i16]* @training_instance_V_1, [32 x i16]* @training_instance_V_10, [32 x i16]* @training_instance_V_11, [32 x i16]* @training_instance_V_12, [32 x i16]* @training_instance_V_13, [32 x i16]* @training_instance_V_14, [32 x i16]* @training_instance_V_15, [32 x i16]* @training_instance_V_16, [32 x i16]* @training_instance_V_17, [32 x i16]* @training_instance_V_18, [32 x i16]* @training_instance_V_19, [32 x i16]* @training_instance_V_2, [32 x i16]* @training_instance_V_20, [32 x i16]* @training_instance_V_21, [32 x i16]* @training_instance_V_22, [32 x i16]* @training_instance_V_23, [32 x i16]* @training_instance_V_24, [32 x i16]* @training_instance_V_25, [32 x i16]* @training_instance_V_26, [32 x i16]* @training_instance_V_27, [32 x i16]* @training_instance_V_28, [32 x i16]* @training_instance_V_29, [32 x i16]* @training_instance_V_3, [32 x i16]* @training_instance_V_30, [32 x i16]* @training_instance_V_31, [32 x i16]* @training_instance_V_4, [32 x i16]* @training_instance_V_5, [32 x i16]* @training_instance_V_6, [32 x i16]* @training_instance_V_7, [32 x i16]* @training_instance_V_8, [32 x i16]* @training_instance_V_9)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="16" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="13">
<![CDATA[
entry:14  call fastcc void @aesl_mux_load_4_1125(i8* %p_channel, [1125 x i8]* @label_local_V_0, [1125 x i8]* @label_local_V_1, [1125 x i8]* @label_local_V_2, [1125 x i8]* @label_local_V_3, i13* nocapture %training_id_c)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="17" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16">
<![CDATA[
entry:15  call fastcc void @READ_TRAINING_DATA_p(i64* %data_V, [32 x i16]* @training_instance_V_s, [32 x i16]* @training_instance_V_1, [32 x i16]* @training_instance_V_10, [32 x i16]* @training_instance_V_11, [32 x i16]* @training_instance_V_12, [32 x i16]* @training_instance_V_13, [32 x i16]* @training_instance_V_14, [32 x i16]* @training_instance_V_15, [32 x i16]* @training_instance_V_16, [32 x i16]* @training_instance_V_17, [32 x i16]* @training_instance_V_18, [32 x i16]* @training_instance_V_19, [32 x i16]* @training_instance_V_2, [32 x i16]* @training_instance_V_20, [32 x i16]* @training_instance_V_21, [32 x i16]* @training_instance_V_22, [32 x i16]* @training_instance_V_23, [32 x i16]* @training_instance_V_24, [32 x i16]* @training_instance_V_25, [32 x i16]* @training_instance_V_26, [32 x i16]* @training_instance_V_27, [32 x i16]* @training_instance_V_28, [32 x i16]* @training_instance_V_29, [32 x i16]* @training_instance_V_3, [32 x i16]* @training_instance_V_30, [32 x i16]* @training_instance_V_31, [32 x i16]* @training_instance_V_4, [32 x i16]* @training_instance_V_5, [32 x i16]* @training_instance_V_6, [32 x i16]* @training_instance_V_7, [32 x i16]* @training_instance_V_8, [32 x i16]* @training_instance_V_9)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="18" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="8">
<![CDATA[
entry:16  call fastcc void @compute([32 x i32]* nocapture @theta_local_V_0, [32 x i32]* nocapture @theta_local_V_1, [32 x i32]* nocapture @theta_local_V_2, [32 x i32]* nocapture @theta_local_V_3, [32 x i32]* nocapture @theta_local_V_4, [32 x i32]* nocapture @theta_local_V_5, [32 x i32]* nocapture @theta_local_V_6, [32 x i32]* nocapture @theta_local_V_7, [32 x i32]* nocapture @theta_local_V_8, [32 x i32]* nocapture @theta_local_V_9, [32 x i32]* nocapture @theta_local_V_10, [32 x i32]* nocapture @theta_local_V_11, [32 x i32]* nocapture @theta_local_V_12, [32 x i32]* nocapture @theta_local_V_13, [32 x i32]* nocapture @theta_local_V_14, [32 x i32]* nocapture @theta_local_V_15, [32 x i32]* nocapture @theta_local_V_16, [32 x i32]* nocapture @theta_local_V_17, [32 x i32]* nocapture @theta_local_V_18, [32 x i32]* nocapture @theta_local_V_19, [32 x i32]* nocapture @theta_local_V_20, [32 x i32]* nocapture @theta_local_V_21, [32 x i32]* nocapture @theta_local_V_22, [32 x i32]* nocapture @theta_local_V_23, [32 x i32]* nocapture @theta_local_V_24, [32 x i32]* nocapture @theta_local_V_25, [32 x i32]* nocapture @theta_local_V_26, [32 x i32]* nocapture @theta_local_V_27, [32 x i32]* nocapture @theta_local_V_28, [32 x i32]* nocapture @theta_local_V_29, [32 x i32]* nocapture @theta_local_V_30, [32 x i32]* nocapture @theta_local_V_31, i8* %p_channel)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="19" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:2  call void (...)* @_ssdm_op_SpecInterface(i64* %data_V, [8 x i8]* @p_str13, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="20" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:6  call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="21" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="13" op_8_bw="13">
<![CDATA[
entry:7  %empty = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @training_id_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i13* %training_id_c, i13* %training_id_c)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="22" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:8  call void (...)* @_ssdm_op_SpecInterface(i13* %training_id_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="23" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:9  call void (...)* @_ssdm_op_SpecInterface(i13* %training_id_c1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="24" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="13" op_8_bw="13">
<![CDATA[
entry:10  %empty_20 = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @training_id_c2_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i13* %training_id_c2, i13* %training_id_c2)

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="25" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:11  call void (...)* @_ssdm_op_SpecInterface(i13* %training_id_c2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="26" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="8">
<![CDATA[
entry:16  call fastcc void @compute([32 x i32]* nocapture @theta_local_V_0, [32 x i32]* nocapture @theta_local_V_1, [32 x i32]* nocapture @theta_local_V_2, [32 x i32]* nocapture @theta_local_V_3, [32 x i32]* nocapture @theta_local_V_4, [32 x i32]* nocapture @theta_local_V_5, [32 x i32]* nocapture @theta_local_V_6, [32 x i32]* nocapture @theta_local_V_7, [32 x i32]* nocapture @theta_local_V_8, [32 x i32]* nocapture @theta_local_V_9, [32 x i32]* nocapture @theta_local_V_10, [32 x i32]* nocapture @theta_local_V_11, [32 x i32]* nocapture @theta_local_V_12, [32 x i32]* nocapture @theta_local_V_13, [32 x i32]* nocapture @theta_local_V_14, [32 x i32]* nocapture @theta_local_V_15, [32 x i32]* nocapture @theta_local_V_16, [32 x i32]* nocapture @theta_local_V_17, [32 x i32]* nocapture @theta_local_V_18, [32 x i32]* nocapture @theta_local_V_19, [32 x i32]* nocapture @theta_local_V_20, [32 x i32]* nocapture @theta_local_V_21, [32 x i32]* nocapture @theta_local_V_22, [32 x i32]* nocapture @theta_local_V_23, [32 x i32]* nocapture @theta_local_V_24, [32 x i32]* nocapture @theta_local_V_25, [32 x i32]* nocapture @theta_local_V_26, [32 x i32]* nocapture @theta_local_V_27, [32 x i32]* nocapture @theta_local_V_28, [32 x i32]* nocapture @theta_local_V_29, [32 x i32]* nocapture @theta_local_V_30, [32 x i32]* nocapture @theta_local_V_31, i8* %p_channel)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="27" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0">
<![CDATA[
entry:17  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
