Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Mon Nov 11 17:13:58 2024
| Host         : diganta-hp240g8notebookpc running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -file wrapper_processor_timing_summary_routed.rpt -pb wrapper_processor_timing_summary_routed.pb -rpx wrapper_processor_timing_summary_routed.rpx -warn_on_violation
| Design       : wrapper_processor
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    859         
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (859)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2588)
5. checking no_input_delay (5)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (859)
--------------------------
 There are 859 register/latch pins with no clock driven by root clock pin: clock/counter_reg[18]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2588)
---------------------------------------------------
 There are 2588 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.239        0.000                      0                   19        0.322        0.000                      0                   19        1.750        0.000                       0                    20  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 2.250}        4.500           222.222         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 1.239        0.000                      0                   19        0.322        0.000                      0                   19        1.750        0.000                       0                    20  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.239ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.322ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.239ns  (required time - arrival time)
  Source:                 clock/counter_reg[18]/C
                            (falling edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Destination:            clock/counter_reg[18]/D
                            (falling edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.500ns  (clk fall@6.750ns - clk fall@2.250ns)
  Data Path Delay:        3.290ns  (logic 0.927ns (28.174%)  route 2.363ns (71.826%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 11.678 - 6.750 ) 
    Source Clock Delay      (SCD):    5.229ns = ( 7.479 - 2.250 ) 
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        2.250     2.250 f  
    E3                                                0.000     2.250 f  clk (IN)
                         net (fo=0)                   0.000     2.250    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     3.732 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     5.756    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.852 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.626     7.479    clock/clk
    SLICE_X52Y97         FDCE                                         r  clock/counter_reg[18]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDCE (Prop_fdce_C_Q)         0.459     7.938 r  clock/counter_reg[18]/Q
                         net (fo=1, routed)           0.584     8.522    new_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.618 r  new_clk_BUFG_inst/O
                         net (fo=868, routed)         1.779    10.397    clock/new_clk_BUFG
    SLICE_X52Y97         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.372    10.769 r  clock/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.769    clock/counter_reg[16]_i_1_n_5
    SLICE_X52Y97         FDCE                                         r  clock/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        6.750     6.750 f  
    E3                                                0.000     6.750 f  clk (IN)
                         net (fo=0)                   0.000     6.750    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.161 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    10.081    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.172 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.505    11.678    clock/clk
    SLICE_X52Y97         FDCE                                         r  clock/counter_reg[18]/C  (IS_INVERTED)
                         clock pessimism              0.301    11.979    
                         clock uncertainty           -0.035    11.943    
    SLICE_X52Y97         FDCE (Setup_fdce_C_D)        0.065    12.008    clock/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         12.008    
                         arrival time                         -10.769    
  -------------------------------------------------------------------
                         slack                                  1.239    

Slack (MET) :             1.923ns  (required time - arrival time)
  Source:                 clock/counter_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Destination:            clock/counter_reg[17]/D
                            (falling edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.500ns  (clk fall@6.750ns - clk fall@2.250ns)
  Data Path Delay:        2.582ns  (logic 1.809ns (70.049%)  route 0.773ns (29.950%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 11.678 - 6.750 ) 
    Source Clock Delay      (SCD):    5.228ns = ( 7.478 - 2.250 ) 
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        2.250     2.250 f  
    E3                                                0.000     2.250 f  clk (IN)
                         net (fo=0)                   0.000     2.250    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     3.732 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     5.756    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.852 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.625     7.478    clock/clk
    SLICE_X52Y93         FDCE                                         r  clock/counter_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.459     7.937 r  clock/counter_reg[1]/Q
                         net (fo=1, routed)           0.773     8.710    clock/counter_reg_n_0_[1]
    SLICE_X52Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     9.384 r  clock/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.384    clock/counter_reg[0]_i_1_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.498 r  clock/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.498    clock/counter_reg[4]_i_1_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.612 r  clock/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.612    clock/counter_reg[8]_i_1_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.726 r  clock/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.726    clock/counter_reg[12]_i_1_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.060 r  clock/counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.060    clock/counter_reg[16]_i_1_n_6
    SLICE_X52Y97         FDCE                                         r  clock/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        6.750     6.750 f  
    E3                                                0.000     6.750 f  clk (IN)
                         net (fo=0)                   0.000     6.750    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.161 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    10.081    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.172 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.505    11.678    clock/clk
    SLICE_X52Y97         FDCE                                         r  clock/counter_reg[17]/C  (IS_INVERTED)
                         clock pessimism              0.276    11.954    
                         clock uncertainty           -0.035    11.918    
    SLICE_X52Y97         FDCE (Setup_fdce_C_D)        0.065    11.983    clock/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         11.983    
                         arrival time                         -10.060    
  -------------------------------------------------------------------
                         slack                                  1.923    

Slack (MET) :             2.034ns  (required time - arrival time)
  Source:                 clock/counter_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Destination:            clock/counter_reg[16]/D
                            (falling edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.500ns  (clk fall@6.750ns - clk fall@2.250ns)
  Data Path Delay:        2.471ns  (logic 1.698ns (68.704%)  route 0.773ns (31.296%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 11.678 - 6.750 ) 
    Source Clock Delay      (SCD):    5.228ns = ( 7.478 - 2.250 ) 
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        2.250     2.250 f  
    E3                                                0.000     2.250 f  clk (IN)
                         net (fo=0)                   0.000     2.250    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     3.732 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     5.756    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.852 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.625     7.478    clock/clk
    SLICE_X52Y93         FDCE                                         r  clock/counter_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.459     7.937 r  clock/counter_reg[1]/Q
                         net (fo=1, routed)           0.773     8.710    clock/counter_reg_n_0_[1]
    SLICE_X52Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     9.384 r  clock/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.384    clock/counter_reg[0]_i_1_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.498 r  clock/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.498    clock/counter_reg[4]_i_1_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.612 r  clock/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.612    clock/counter_reg[8]_i_1_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.726 r  clock/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.726    clock/counter_reg[12]_i_1_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.949 r  clock/counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.949    clock/counter_reg[16]_i_1_n_7
    SLICE_X52Y97         FDCE                                         r  clock/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        6.750     6.750 f  
    E3                                                0.000     6.750 f  clk (IN)
                         net (fo=0)                   0.000     6.750    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.161 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    10.081    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.172 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.505    11.678    clock/clk
    SLICE_X52Y97         FDCE                                         r  clock/counter_reg[16]/C  (IS_INVERTED)
                         clock pessimism              0.276    11.954    
                         clock uncertainty           -0.035    11.918    
    SLICE_X52Y97         FDCE (Setup_fdce_C_D)        0.065    11.983    clock/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         11.983    
                         arrival time                          -9.949    
  -------------------------------------------------------------------
                         slack                                  2.034    

Slack (MET) :             2.036ns  (required time - arrival time)
  Source:                 clock/counter_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Destination:            clock/counter_reg[13]/D
                            (falling edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.500ns  (clk fall@6.750ns - clk fall@2.250ns)
  Data Path Delay:        2.468ns  (logic 1.695ns (68.666%)  route 0.773ns (31.334%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 11.677 - 6.750 ) 
    Source Clock Delay      (SCD):    5.228ns = ( 7.478 - 2.250 ) 
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        2.250     2.250 f  
    E3                                                0.000     2.250 f  clk (IN)
                         net (fo=0)                   0.000     2.250    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     3.732 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     5.756    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.852 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.625     7.478    clock/clk
    SLICE_X52Y93         FDCE                                         r  clock/counter_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.459     7.937 r  clock/counter_reg[1]/Q
                         net (fo=1, routed)           0.773     8.710    clock/counter_reg_n_0_[1]
    SLICE_X52Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     9.384 r  clock/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.384    clock/counter_reg[0]_i_1_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.498 r  clock/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.498    clock/counter_reg[4]_i_1_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.612 r  clock/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.612    clock/counter_reg[8]_i_1_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.946 r  clock/counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.946    clock/counter_reg[12]_i_1_n_6
    SLICE_X52Y96         FDCE                                         r  clock/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        6.750     6.750 f  
    E3                                                0.000     6.750 f  clk (IN)
                         net (fo=0)                   0.000     6.750    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.161 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    10.081    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.172 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.504    11.677    clock/clk
    SLICE_X52Y96         FDCE                                         r  clock/counter_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.276    11.953    
                         clock uncertainty           -0.035    11.917    
    SLICE_X52Y96         FDCE (Setup_fdce_C_D)        0.065    11.982    clock/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         11.982    
                         arrival time                          -9.946    
  -------------------------------------------------------------------
                         slack                                  2.036    

Slack (MET) :             2.057ns  (required time - arrival time)
  Source:                 clock/counter_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Destination:            clock/counter_reg[15]/D
                            (falling edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.500ns  (clk fall@6.750ns - clk fall@2.250ns)
  Data Path Delay:        2.447ns  (logic 1.674ns (68.397%)  route 0.773ns (31.603%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 11.677 - 6.750 ) 
    Source Clock Delay      (SCD):    5.228ns = ( 7.478 - 2.250 ) 
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        2.250     2.250 f  
    E3                                                0.000     2.250 f  clk (IN)
                         net (fo=0)                   0.000     2.250    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     3.732 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     5.756    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.852 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.625     7.478    clock/clk
    SLICE_X52Y93         FDCE                                         r  clock/counter_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.459     7.937 r  clock/counter_reg[1]/Q
                         net (fo=1, routed)           0.773     8.710    clock/counter_reg_n_0_[1]
    SLICE_X52Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     9.384 r  clock/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.384    clock/counter_reg[0]_i_1_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.498 r  clock/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.498    clock/counter_reg[4]_i_1_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.612 r  clock/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.612    clock/counter_reg[8]_i_1_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.925 r  clock/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.925    clock/counter_reg[12]_i_1_n_4
    SLICE_X52Y96         FDCE                                         r  clock/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        6.750     6.750 f  
    E3                                                0.000     6.750 f  clk (IN)
                         net (fo=0)                   0.000     6.750    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.161 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    10.081    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.172 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.504    11.677    clock/clk
    SLICE_X52Y96         FDCE                                         r  clock/counter_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.276    11.953    
                         clock uncertainty           -0.035    11.917    
    SLICE_X52Y96         FDCE (Setup_fdce_C_D)        0.065    11.982    clock/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         11.982    
                         arrival time                          -9.925    
  -------------------------------------------------------------------
                         slack                                  2.057    

Slack (MET) :             2.131ns  (required time - arrival time)
  Source:                 clock/counter_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Destination:            clock/counter_reg[14]/D
                            (falling edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.500ns  (clk fall@6.750ns - clk fall@2.250ns)
  Data Path Delay:        2.373ns  (logic 1.600ns (67.412%)  route 0.773ns (32.588%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 11.677 - 6.750 ) 
    Source Clock Delay      (SCD):    5.228ns = ( 7.478 - 2.250 ) 
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        2.250     2.250 f  
    E3                                                0.000     2.250 f  clk (IN)
                         net (fo=0)                   0.000     2.250    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     3.732 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     5.756    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.852 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.625     7.478    clock/clk
    SLICE_X52Y93         FDCE                                         r  clock/counter_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.459     7.937 r  clock/counter_reg[1]/Q
                         net (fo=1, routed)           0.773     8.710    clock/counter_reg_n_0_[1]
    SLICE_X52Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     9.384 r  clock/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.384    clock/counter_reg[0]_i_1_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.498 r  clock/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.498    clock/counter_reg[4]_i_1_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.612 r  clock/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.612    clock/counter_reg[8]_i_1_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.851 r  clock/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.851    clock/counter_reg[12]_i_1_n_5
    SLICE_X52Y96         FDCE                                         r  clock/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        6.750     6.750 f  
    E3                                                0.000     6.750 f  clk (IN)
                         net (fo=0)                   0.000     6.750    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.161 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    10.081    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.172 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.504    11.677    clock/clk
    SLICE_X52Y96         FDCE                                         r  clock/counter_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.276    11.953    
                         clock uncertainty           -0.035    11.917    
    SLICE_X52Y96         FDCE (Setup_fdce_C_D)        0.065    11.982    clock/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         11.982    
                         arrival time                          -9.851    
  -------------------------------------------------------------------
                         slack                                  2.131    

Slack (MET) :             2.147ns  (required time - arrival time)
  Source:                 clock/counter_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Destination:            clock/counter_reg[12]/D
                            (falling edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.500ns  (clk fall@6.750ns - clk fall@2.250ns)
  Data Path Delay:        2.357ns  (logic 1.584ns (67.191%)  route 0.773ns (32.809%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 11.677 - 6.750 ) 
    Source Clock Delay      (SCD):    5.228ns = ( 7.478 - 2.250 ) 
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        2.250     2.250 f  
    E3                                                0.000     2.250 f  clk (IN)
                         net (fo=0)                   0.000     2.250    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     3.732 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     5.756    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.852 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.625     7.478    clock/clk
    SLICE_X52Y93         FDCE                                         r  clock/counter_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.459     7.937 r  clock/counter_reg[1]/Q
                         net (fo=1, routed)           0.773     8.710    clock/counter_reg_n_0_[1]
    SLICE_X52Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     9.384 r  clock/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.384    clock/counter_reg[0]_i_1_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.498 r  clock/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.498    clock/counter_reg[4]_i_1_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.612 r  clock/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.612    clock/counter_reg[8]_i_1_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.835 r  clock/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.835    clock/counter_reg[12]_i_1_n_7
    SLICE_X52Y96         FDCE                                         r  clock/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        6.750     6.750 f  
    E3                                                0.000     6.750 f  clk (IN)
                         net (fo=0)                   0.000     6.750    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.161 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    10.081    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.172 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.504    11.677    clock/clk
    SLICE_X52Y96         FDCE                                         r  clock/counter_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.276    11.953    
                         clock uncertainty           -0.035    11.917    
    SLICE_X52Y96         FDCE (Setup_fdce_C_D)        0.065    11.982    clock/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         11.982    
                         arrival time                          -9.835    
  -------------------------------------------------------------------
                         slack                                  2.147    

Slack (MET) :             2.150ns  (required time - arrival time)
  Source:                 clock/counter_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Destination:            clock/counter_reg[9]/D
                            (falling edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.500ns  (clk fall@6.750ns - clk fall@2.250ns)
  Data Path Delay:        2.354ns  (logic 1.581ns (67.149%)  route 0.773ns (32.851%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 11.677 - 6.750 ) 
    Source Clock Delay      (SCD):    5.228ns = ( 7.478 - 2.250 ) 
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        2.250     2.250 f  
    E3                                                0.000     2.250 f  clk (IN)
                         net (fo=0)                   0.000     2.250    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     3.732 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     5.756    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.852 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.625     7.478    clock/clk
    SLICE_X52Y93         FDCE                                         r  clock/counter_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.459     7.937 r  clock/counter_reg[1]/Q
                         net (fo=1, routed)           0.773     8.710    clock/counter_reg_n_0_[1]
    SLICE_X52Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     9.384 r  clock/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.384    clock/counter_reg[0]_i_1_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.498 r  clock/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.498    clock/counter_reg[4]_i_1_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.832 r  clock/counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.832    clock/counter_reg[8]_i_1_n_6
    SLICE_X52Y95         FDCE                                         r  clock/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        6.750     6.750 f  
    E3                                                0.000     6.750 f  clk (IN)
                         net (fo=0)                   0.000     6.750    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.161 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    10.081    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.172 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.504    11.677    clock/clk
    SLICE_X52Y95         FDCE                                         r  clock/counter_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.276    11.953    
                         clock uncertainty           -0.035    11.917    
    SLICE_X52Y95         FDCE (Setup_fdce_C_D)        0.065    11.982    clock/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         11.982    
                         arrival time                          -9.832    
  -------------------------------------------------------------------
                         slack                                  2.150    

Slack (MET) :             2.171ns  (required time - arrival time)
  Source:                 clock/counter_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Destination:            clock/counter_reg[11]/D
                            (falling edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.500ns  (clk fall@6.750ns - clk fall@2.250ns)
  Data Path Delay:        2.333ns  (logic 1.560ns (66.853%)  route 0.773ns (33.146%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 11.677 - 6.750 ) 
    Source Clock Delay      (SCD):    5.228ns = ( 7.478 - 2.250 ) 
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        2.250     2.250 f  
    E3                                                0.000     2.250 f  clk (IN)
                         net (fo=0)                   0.000     2.250    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     3.732 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     5.756    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.852 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.625     7.478    clock/clk
    SLICE_X52Y93         FDCE                                         r  clock/counter_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.459     7.937 r  clock/counter_reg[1]/Q
                         net (fo=1, routed)           0.773     8.710    clock/counter_reg_n_0_[1]
    SLICE_X52Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     9.384 r  clock/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.384    clock/counter_reg[0]_i_1_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.498 r  clock/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.498    clock/counter_reg[4]_i_1_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.811 r  clock/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.811    clock/counter_reg[8]_i_1_n_4
    SLICE_X52Y95         FDCE                                         r  clock/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        6.750     6.750 f  
    E3                                                0.000     6.750 f  clk (IN)
                         net (fo=0)                   0.000     6.750    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.161 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    10.081    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.172 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.504    11.677    clock/clk
    SLICE_X52Y95         FDCE                                         r  clock/counter_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.276    11.953    
                         clock uncertainty           -0.035    11.917    
    SLICE_X52Y95         FDCE (Setup_fdce_C_D)        0.065    11.982    clock/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         11.982    
                         arrival time                          -9.811    
  -------------------------------------------------------------------
                         slack                                  2.171    

Slack (MET) :             2.245ns  (required time - arrival time)
  Source:                 clock/counter_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Destination:            clock/counter_reg[10]/D
                            (falling edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.500ns  (clk fall@6.750ns - clk fall@2.250ns)
  Data Path Delay:        2.259ns  (logic 1.486ns (65.768%)  route 0.773ns (34.232%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 11.677 - 6.750 ) 
    Source Clock Delay      (SCD):    5.228ns = ( 7.478 - 2.250 ) 
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        2.250     2.250 f  
    E3                                                0.000     2.250 f  clk (IN)
                         net (fo=0)                   0.000     2.250    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     3.732 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     5.756    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.852 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.625     7.478    clock/clk
    SLICE_X52Y93         FDCE                                         r  clock/counter_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.459     7.937 r  clock/counter_reg[1]/Q
                         net (fo=1, routed)           0.773     8.710    clock/counter_reg_n_0_[1]
    SLICE_X52Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     9.384 r  clock/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.384    clock/counter_reg[0]_i_1_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.498 r  clock/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.498    clock/counter_reg[4]_i_1_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.737 r  clock/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.737    clock/counter_reg[8]_i_1_n_5
    SLICE_X52Y95         FDCE                                         r  clock/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        6.750     6.750 f  
    E3                                                0.000     6.750 f  clk (IN)
                         net (fo=0)                   0.000     6.750    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.161 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    10.081    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.172 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.504    11.677    clock/clk
    SLICE_X52Y95         FDCE                                         r  clock/counter_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.276    11.953    
                         clock uncertainty           -0.035    11.917    
    SLICE_X52Y95         FDCE (Setup_fdce_C_D)        0.065    11.982    clock/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         11.982    
                         arrival time                          -9.737    
  -------------------------------------------------------------------
                         slack                                  2.245    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 clock/counter_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Destination:            clock/counter_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk fall@2.250ns - clk fall@2.250ns)
  Data Path Delay:        0.434ns  (logic 0.261ns (60.194%)  route 0.173ns (39.806%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns = ( 4.249 - 2.250 ) 
    Source Clock Delay      (SCD):    1.483ns = ( 3.733 - 2.250 ) 
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        2.250     2.250 f  
    E3                                                0.000     2.250 f  clk (IN)
                         net (fo=0)                   0.000     2.250    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     2.500 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     3.144    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.170 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.564     3.733    clock/clk
    SLICE_X52Y93         FDCE                                         r  clock/counter_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.146     3.879 f  clock/counter_reg[0]/Q
                         net (fo=1, routed)           0.173     4.052    clock/counter_reg_n_0_[0]
    SLICE_X52Y93         LUT1 (Prop_lut1_I0_O)        0.045     4.097 r  clock/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     4.097    clock/counter[0]_i_2_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     4.167 r  clock/counter_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.167    clock/counter_reg[0]_i_1_n_7
    SLICE_X52Y93         FDCE                                         r  clock/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        2.250     2.250 f  
    E3                                                0.000     2.250 f  clk (IN)
                         net (fo=0)                   0.000     2.250    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     2.688 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     3.386    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     3.415 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.834     4.249    clock/clk
    SLICE_X52Y93         FDCE                                         r  clock/counter_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.515     3.733    
    SLICE_X52Y93         FDCE (Hold_fdce_C_D)         0.112     3.845    clock/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.845    
                         arrival time                           4.167    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 clock/counter_reg[11]/C
                            (falling edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Destination:            clock/counter_reg[11]/D
                            (falling edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk fall@2.250ns - clk fall@2.250ns)
  Data Path Delay:        0.437ns  (logic 0.254ns (58.143%)  route 0.183ns (41.857%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns = ( 4.249 - 2.250 ) 
    Source Clock Delay      (SCD):    1.483ns = ( 3.733 - 2.250 ) 
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        2.250     2.250 f  
    E3                                                0.000     2.250 f  clk (IN)
                         net (fo=0)                   0.000     2.250    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     2.500 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     3.144    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.170 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.564     3.733    clock/clk
    SLICE_X52Y95         FDCE                                         r  clock/counter_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDCE (Prop_fdce_C_Q)         0.146     3.879 r  clock/counter_reg[11]/Q
                         net (fo=1, routed)           0.183     4.062    clock/counter_reg_n_0_[11]
    SLICE_X52Y95         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     4.170 r  clock/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.170    clock/counter_reg[8]_i_1_n_4
    SLICE_X52Y95         FDCE                                         r  clock/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        2.250     2.250 f  
    E3                                                0.000     2.250 f  clk (IN)
                         net (fo=0)                   0.000     2.250    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     2.688 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     3.386    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     3.415 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.834     4.249    clock/clk
    SLICE_X52Y95         FDCE                                         r  clock/counter_reg[11]/C  (IS_INVERTED)
                         clock pessimism             -0.515     3.733    
    SLICE_X52Y95         FDCE (Hold_fdce_C_D)         0.112     3.845    clock/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.845    
                         arrival time                           4.170    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 clock/counter_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Destination:            clock/counter_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk fall@2.250ns - clk fall@2.250ns)
  Data Path Delay:        0.437ns  (logic 0.254ns (58.143%)  route 0.183ns (41.857%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns = ( 4.249 - 2.250 ) 
    Source Clock Delay      (SCD):    1.483ns = ( 3.733 - 2.250 ) 
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        2.250     2.250 f  
    E3                                                0.000     2.250 f  clk (IN)
                         net (fo=0)                   0.000     2.250    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     2.500 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     3.144    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.170 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.564     3.733    clock/clk
    SLICE_X52Y93         FDCE                                         r  clock/counter_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.146     3.879 r  clock/counter_reg[3]/Q
                         net (fo=1, routed)           0.183     4.062    clock/counter_reg_n_0_[3]
    SLICE_X52Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     4.170 r  clock/counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.170    clock/counter_reg[0]_i_1_n_4
    SLICE_X52Y93         FDCE                                         r  clock/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        2.250     2.250 f  
    E3                                                0.000     2.250 f  clk (IN)
                         net (fo=0)                   0.000     2.250    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     2.688 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     3.386    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     3.415 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.834     4.249    clock/clk
    SLICE_X52Y93         FDCE                                         r  clock/counter_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.515     3.733    
    SLICE_X52Y93         FDCE (Hold_fdce_C_D)         0.112     3.845    clock/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.845    
                         arrival time                           4.170    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 clock/counter_reg[16]/C
                            (falling edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Destination:            clock/counter_reg[16]/D
                            (falling edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk fall@2.250ns - clk fall@2.250ns)
  Data Path Delay:        0.437ns  (logic 0.261ns (59.665%)  route 0.176ns (40.335%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns = ( 4.250 - 2.250 ) 
    Source Clock Delay      (SCD):    1.484ns = ( 3.734 - 2.250 ) 
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        2.250     2.250 f  
    E3                                                0.000     2.250 f  clk (IN)
                         net (fo=0)                   0.000     2.250    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     2.500 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     3.144    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.170 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.565     3.734    clock/clk
    SLICE_X52Y97         FDCE                                         r  clock/counter_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDCE (Prop_fdce_C_Q)         0.146     3.880 r  clock/counter_reg[16]/Q
                         net (fo=1, routed)           0.176     4.057    clock/counter_reg_n_0_[16]
    SLICE_X52Y97         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     4.172 r  clock/counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.172    clock/counter_reg[16]_i_1_n_7
    SLICE_X52Y97         FDCE                                         r  clock/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        2.250     2.250 f  
    E3                                                0.000     2.250 f  clk (IN)
                         net (fo=0)                   0.000     2.250    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     2.688 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     3.386    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     3.415 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.835     4.250    clock/clk
    SLICE_X52Y97         FDCE                                         r  clock/counter_reg[16]/C  (IS_INVERTED)
                         clock pessimism             -0.515     3.734    
    SLICE_X52Y97         FDCE (Hold_fdce_C_D)         0.112     3.846    clock/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -3.846    
                         arrival time                           4.172    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 clock/counter_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Destination:            clock/counter_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk fall@2.250ns - clk fall@2.250ns)
  Data Path Delay:        0.470ns  (logic 0.297ns (63.246%)  route 0.173ns (36.754%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns = ( 4.249 - 2.250 ) 
    Source Clock Delay      (SCD):    1.483ns = ( 3.733 - 2.250 ) 
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        2.250     2.250 f  
    E3                                                0.000     2.250 f  clk (IN)
                         net (fo=0)                   0.000     2.250    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     2.500 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     3.144    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.170 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.564     3.733    clock/clk
    SLICE_X52Y93         FDCE                                         r  clock/counter_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.146     3.879 f  clock/counter_reg[0]/Q
                         net (fo=1, routed)           0.173     4.052    clock/counter_reg_n_0_[0]
    SLICE_X52Y93         LUT1 (Prop_lut1_I0_O)        0.045     4.097 r  clock/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     4.097    clock/counter[0]_i_2_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     4.203 r  clock/counter_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.203    clock/counter_reg[0]_i_1_n_6
    SLICE_X52Y93         FDCE                                         r  clock/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        2.250     2.250 f  
    E3                                                0.000     2.250 f  clk (IN)
                         net (fo=0)                   0.000     2.250    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     2.688 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     3.386    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     3.415 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.834     4.249    clock/clk
    SLICE_X52Y93         FDCE                                         r  clock/counter_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.515     3.733    
    SLICE_X52Y93         FDCE (Hold_fdce_C_D)         0.112     3.845    clock/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.845    
                         arrival time                           4.203    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 clock/counter_reg[16]/C
                            (falling edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Destination:            clock/counter_reg[17]/D
                            (falling edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk fall@2.250ns - clk fall@2.250ns)
  Data Path Delay:        0.473ns  (logic 0.297ns (62.732%)  route 0.176ns (37.268%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns = ( 4.250 - 2.250 ) 
    Source Clock Delay      (SCD):    1.484ns = ( 3.734 - 2.250 ) 
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        2.250     2.250 f  
    E3                                                0.000     2.250 f  clk (IN)
                         net (fo=0)                   0.000     2.250    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     2.500 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     3.144    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.170 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.565     3.734    clock/clk
    SLICE_X52Y97         FDCE                                         r  clock/counter_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDCE (Prop_fdce_C_Q)         0.146     3.880 r  clock/counter_reg[16]/Q
                         net (fo=1, routed)           0.176     4.057    clock/counter_reg_n_0_[16]
    SLICE_X52Y97         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     4.208 r  clock/counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.208    clock/counter_reg[16]_i_1_n_6
    SLICE_X52Y97         FDCE                                         r  clock/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        2.250     2.250 f  
    E3                                                0.000     2.250 f  clk (IN)
                         net (fo=0)                   0.000     2.250    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     2.688 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     3.386    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     3.415 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.835     4.250    clock/clk
    SLICE_X52Y97         FDCE                                         r  clock/counter_reg[17]/C  (IS_INVERTED)
                         clock pessimism             -0.515     3.734    
    SLICE_X52Y97         FDCE (Hold_fdce_C_D)         0.112     3.846    clock/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -3.846    
                         arrival time                           4.208    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 clock/counter_reg[15]/C
                            (falling edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Destination:            clock/counter_reg[15]/D
                            (falling edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk fall@2.250ns - clk fall@2.250ns)
  Data Path Delay:        0.482ns  (logic 0.254ns (52.712%)  route 0.228ns (47.288%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns = ( 4.249 - 2.250 ) 
    Source Clock Delay      (SCD):    1.483ns = ( 3.733 - 2.250 ) 
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        2.250     2.250 f  
    E3                                                0.000     2.250 f  clk (IN)
                         net (fo=0)                   0.000     2.250    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     2.500 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     3.144    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.170 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.564     3.733    clock/clk
    SLICE_X52Y96         FDCE                                         r  clock/counter_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.146     3.879 r  clock/counter_reg[15]/Q
                         net (fo=1, routed)           0.228     4.107    clock/counter_reg_n_0_[15]
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     4.215 r  clock/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.215    clock/counter_reg[12]_i_1_n_4
    SLICE_X52Y96         FDCE                                         r  clock/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        2.250     2.250 f  
    E3                                                0.000     2.250 f  clk (IN)
                         net (fo=0)                   0.000     2.250    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     2.688 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     3.386    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     3.415 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.834     4.249    clock/clk
    SLICE_X52Y96         FDCE                                         r  clock/counter_reg[15]/C  (IS_INVERTED)
                         clock pessimism             -0.515     3.733    
    SLICE_X52Y96         FDCE (Hold_fdce_C_D)         0.112     3.845    clock/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.845    
                         arrival time                           4.215    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 clock/counter_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Destination:            clock/counter_reg[7]/D
                            (falling edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk fall@2.250ns - clk fall@2.250ns)
  Data Path Delay:        0.482ns  (logic 0.254ns (52.712%)  route 0.228ns (47.288%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns = ( 4.249 - 2.250 ) 
    Source Clock Delay      (SCD):    1.483ns = ( 3.733 - 2.250 ) 
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        2.250     2.250 f  
    E3                                                0.000     2.250 f  clk (IN)
                         net (fo=0)                   0.000     2.250    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     2.500 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     3.144    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.170 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.564     3.733    clock/clk
    SLICE_X52Y94         FDCE                                         r  clock/counter_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDCE (Prop_fdce_C_Q)         0.146     3.879 r  clock/counter_reg[7]/Q
                         net (fo=1, routed)           0.228     4.107    clock/counter_reg_n_0_[7]
    SLICE_X52Y94         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     4.215 r  clock/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.215    clock/counter_reg[4]_i_1_n_4
    SLICE_X52Y94         FDCE                                         r  clock/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        2.250     2.250 f  
    E3                                                0.000     2.250 f  clk (IN)
                         net (fo=0)                   0.000     2.250    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     2.688 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     3.386    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     3.415 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.834     4.249    clock/clk
    SLICE_X52Y94         FDCE                                         r  clock/counter_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.515     3.733    
    SLICE_X52Y94         FDCE (Hold_fdce_C_D)         0.112     3.845    clock/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.845    
                         arrival time                           4.215    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 clock/counter_reg[12]/C
                            (falling edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Destination:            clock/counter_reg[12]/D
                            (falling edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk fall@2.250ns - clk fall@2.250ns)
  Data Path Delay:        0.483ns  (logic 0.261ns (53.997%)  route 0.222ns (46.003%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns = ( 4.249 - 2.250 ) 
    Source Clock Delay      (SCD):    1.483ns = ( 3.733 - 2.250 ) 
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        2.250     2.250 f  
    E3                                                0.000     2.250 f  clk (IN)
                         net (fo=0)                   0.000     2.250    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     2.500 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     3.144    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.170 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.564     3.733    clock/clk
    SLICE_X52Y96         FDCE                                         r  clock/counter_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.146     3.879 r  clock/counter_reg[12]/Q
                         net (fo=1, routed)           0.222     4.102    clock/counter_reg_n_0_[12]
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     4.217 r  clock/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.217    clock/counter_reg[12]_i_1_n_7
    SLICE_X52Y96         FDCE                                         r  clock/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        2.250     2.250 f  
    E3                                                0.000     2.250 f  clk (IN)
                         net (fo=0)                   0.000     2.250    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     2.688 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     3.386    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     3.415 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.834     4.249    clock/clk
    SLICE_X52Y96         FDCE                                         r  clock/counter_reg[12]/C  (IS_INVERTED)
                         clock pessimism             -0.515     3.733    
    SLICE_X52Y96         FDCE (Hold_fdce_C_D)         0.112     3.845    clock/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.845    
                         arrival time                           4.217    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 clock/counter_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Destination:            clock/counter_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk fall@2.250ns - clk fall@2.250ns)
  Data Path Delay:        0.483ns  (logic 0.261ns (53.997%)  route 0.222ns (46.003%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns = ( 4.249 - 2.250 ) 
    Source Clock Delay      (SCD):    1.483ns = ( 3.733 - 2.250 ) 
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        2.250     2.250 f  
    E3                                                0.000     2.250 f  clk (IN)
                         net (fo=0)                   0.000     2.250    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     2.500 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     3.144    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.170 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.564     3.733    clock/clk
    SLICE_X52Y94         FDCE                                         r  clock/counter_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDCE (Prop_fdce_C_Q)         0.146     3.879 r  clock/counter_reg[4]/Q
                         net (fo=1, routed)           0.222     4.102    clock/counter_reg_n_0_[4]
    SLICE_X52Y94         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     4.217 r  clock/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.217    clock/counter_reg[4]_i_1_n_7
    SLICE_X52Y94         FDCE                                         r  clock/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        2.250     2.250 f  
    E3                                                0.000     2.250 f  clk (IN)
                         net (fo=0)                   0.000     2.250    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     2.688 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     3.386    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     3.415 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.834     4.249    clock/clk
    SLICE_X52Y94         FDCE                                         r  clock/counter_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.515     3.733    
    SLICE_X52Y94         FDCE (Hold_fdce_C_D)         0.112     3.845    clock/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.845    
                         arrival time                           4.217    
  -------------------------------------------------------------------
                         slack                                  0.371    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 2.250 }
Period(ns):         4.500
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         4.500       2.345      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         4.500       3.500      SLICE_X52Y93    clock/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         4.500       3.500      SLICE_X52Y95    clock/counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         4.500       3.500      SLICE_X52Y95    clock/counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         4.500       3.500      SLICE_X52Y96    clock/counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         4.500       3.500      SLICE_X52Y96    clock/counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         4.500       3.500      SLICE_X52Y96    clock/counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         4.500       3.500      SLICE_X52Y96    clock/counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         4.500       3.500      SLICE_X52Y97    clock/counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         4.500       3.500      SLICE_X52Y97    clock/counter_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.250       1.750      SLICE_X52Y93    clock/counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.250       1.750      SLICE_X52Y93    clock/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.250       1.750      SLICE_X52Y95    clock/counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.250       1.750      SLICE_X52Y95    clock/counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.250       1.750      SLICE_X52Y95    clock/counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.250       1.750      SLICE_X52Y95    clock/counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.250       1.750      SLICE_X52Y96    clock/counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.250       1.750      SLICE_X52Y96    clock/counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.250       1.750      SLICE_X52Y96    clock/counter_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.250       1.750      SLICE_X52Y96    clock/counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.250       1.750      SLICE_X52Y93    clock/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.250       1.750      SLICE_X52Y93    clock/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.250       1.750      SLICE_X52Y95    clock/counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.250       1.750      SLICE_X52Y95    clock/counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.250       1.750      SLICE_X52Y95    clock/counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.250       1.750      SLICE_X52Y95    clock/counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.250       1.750      SLICE_X52Y96    clock/counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.250       1.750      SLICE_X52Y96    clock/counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.250       1.750      SLICE_X52Y96    clock/counter_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.250       1.750      SLICE_X52Y96    clock/counter_reg[13]/C



