Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Fri May 16 15:10:05 2025
| Host         : ariane-550XDA running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file counter_timing_summary_routed.rpt -pb counter_timing_summary_routed.pb -rpx counter_timing_summary_routed.rpx -warn_on_violation
| Design       : counter
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  30          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (30)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (64)
5. checking no_input_delay (2)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (30)
-------------------------
 There are 26 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: dividor_clk/clk_reg_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (64)
-------------------------------------------------
 There are 64 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   68          inf        0.000                      0                   68           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            68 Endpoints
Min Delay            68 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 contador_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.019ns  (logic 4.101ns (58.429%)  route 2.918ns (41.571%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDCE                         0.000     0.000 r  contador_reg[3]/C
    SLICE_X43Y60         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  contador_reg[3]/Q
                         net (fo=2, routed)           2.918     3.337    count_OBUF[3]
    D18                  OBUF (Prop_obuf_I_O)         3.682     7.019 r  count_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.019    count[3]
    D18                                                               r  count[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.877ns  (logic 3.941ns (57.314%)  route 2.936ns (42.686%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDCE                         0.000     0.000 r  contador_reg[2]/C
    SLICE_X43Y60         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  contador_reg[2]/Q
                         net (fo=3, routed)           2.936     3.392    count_OBUF[2]
    G14                  OBUF (Prop_obuf_I_O)         3.485     6.877 r  count_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.877    count[2]
    G14                                                               r  count[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.025ns  (logic 4.133ns (68.599%)  route 1.892ns (31.401%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDCE                         0.000     0.000 r  contador_reg[1]/C
    SLICE_X43Y60         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  contador_reg[1]/Q
                         net (fo=4, routed)           1.892     2.311    count_OBUF[1]
    M15                  OBUF (Prop_obuf_I_O)         3.714     6.025 r  count_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.025    count[1]
    M15                                                               r  count[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.879ns  (logic 3.987ns (67.816%)  route 1.892ns (32.184%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDCE                         0.000     0.000 r  contador_reg[0]/C
    SLICE_X43Y60         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  contador_reg[0]/Q
                         net (fo=5, routed)           1.892     2.348    count_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         3.531     5.879 r  count_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.879    count[0]
    M14                                                               r  count[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            contador_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.484ns  (logic 1.459ns (32.539%)  route 3.025ns (67.461%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 f  reset_IBUF_inst/O
                         net (fo=30, routed)          3.025     4.484    reset_IBUF
    SLICE_X43Y60         FDCE                                         f  contador_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            contador_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.484ns  (logic 1.459ns (32.539%)  route 3.025ns (67.461%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 f  reset_IBUF_inst/O
                         net (fo=30, routed)          3.025     4.484    reset_IBUF
    SLICE_X43Y60         FDCE                                         f  contador_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            contador_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.484ns  (logic 1.459ns (32.539%)  route 3.025ns (67.461%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 f  reset_IBUF_inst/O
                         net (fo=30, routed)          3.025     4.484    reset_IBUF
    SLICE_X43Y60         FDCE                                         f  contador_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            contador_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.484ns  (logic 1.459ns (32.539%)  route 3.025ns (67.461%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 f  reset_IBUF_inst/O
                         net (fo=30, routed)          3.025     4.484    reset_IBUF
    SLICE_X43Y60         FDCE                                         f  contador_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dividor_clk/counter_reg[22]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.483ns  (logic 1.459ns (32.544%)  route 3.024ns (67.456%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  reset_IBUF_inst/O
                         net (fo=30, routed)          3.024     4.483    dividor_clk/SR[0]
    SLICE_X41Y60         FDRE                                         r  dividor_clk/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dividor_clk/counter_reg[23]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.483ns  (logic 1.459ns (32.544%)  route 3.024ns (67.456%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  reset_IBUF_inst/O
                         net (fo=30, routed)          3.024     4.483    dividor_clk/SR[0]
    SLICE_X41Y60         FDRE                                         r  dividor_clk/counter_reg[23]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dividor_clk/clk_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            dividor_clk/clk_reg_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDRE                         0.000     0.000 r  dividor_clk/clk_reg_reg/C
    SLICE_X41Y55         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dividor_clk/clk_reg_reg/Q
                         net (fo=5, routed)           0.170     0.311    dividor_clk/clk
    SLICE_X41Y55         LUT2 (Prop_lut2_I1_O)        0.045     0.356 r  dividor_clk/clk_reg_i_1/O
                         net (fo=1, routed)           0.000     0.356    dividor_clk/clk_reg_i_1_n_0
    SLICE_X41Y55         FDRE                                         r  dividor_clk/clk_reg_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            contador_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.183ns (50.196%)  route 0.182ns (49.804%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDCE                         0.000     0.000 r  contador_reg[0]/C
    SLICE_X43Y60         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  contador_reg[0]/Q
                         net (fo=5, routed)           0.182     0.323    count_OBUF[0]
    SLICE_X43Y60         LUT2 (Prop_lut2_I0_O)        0.042     0.365 r  contador[1]_i_1/O
                         net (fo=1, routed)           0.000     0.365    plusOp[1]
    SLICE_X43Y60         FDCE                                         r  contador_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            contador_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.186ns (50.602%)  route 0.182ns (49.398%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDCE                         0.000     0.000 r  contador_reg[0]/C
    SLICE_X43Y60         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  contador_reg[0]/Q
                         net (fo=5, routed)           0.182     0.323    count_OBUF[0]
    SLICE_X43Y60         LUT1 (Prop_lut1_I0_O)        0.045     0.368 r  contador[0]_i_1/O
                         net (fo=1, routed)           0.000     0.368    plusOp[0]
    SLICE_X43Y60         FDCE                                         r  contador_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            contador_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.184ns (50.058%)  route 0.184ns (49.942%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDCE                         0.000     0.000 r  contador_reg[0]/C
    SLICE_X43Y60         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  contador_reg[0]/Q
                         net (fo=5, routed)           0.184     0.325    count_OBUF[0]
    SLICE_X43Y60         LUT4 (Prop_lut4_I1_O)        0.043     0.368 r  contador[3]_i_1/O
                         net (fo=1, routed)           0.000     0.368    plusOp[3]
    SLICE_X43Y60         FDCE                                         r  contador_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            contador_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.186ns (50.328%)  route 0.184ns (49.672%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDCE                         0.000     0.000 r  contador_reg[0]/C
    SLICE_X43Y60         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  contador_reg[0]/Q
                         net (fo=5, routed)           0.184     0.325    count_OBUF[0]
    SLICE_X43Y60         LUT3 (Prop_lut3_I0_O)        0.045     0.370 r  contador[2]_i_1/O
                         net (fo=1, routed)           0.000     0.370    plusOp[2]
    SLICE_X43Y60         FDCE                                         r  contador_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            contador_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.572ns  (logic 0.220ns (38.542%)  route 0.352ns (61.458%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  enable_IBUF_inst/O
                         net (fo=4, routed)           0.352     0.572    enable_IBUF
    SLICE_X43Y60         FDCE                                         r  contador_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            contador_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.572ns  (logic 0.220ns (38.542%)  route 0.352ns (61.458%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  enable_IBUF_inst/O
                         net (fo=4, routed)           0.352     0.572    enable_IBUF
    SLICE_X43Y60         FDCE                                         r  contador_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            contador_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.572ns  (logic 0.220ns (38.542%)  route 0.352ns (61.458%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  enable_IBUF_inst/O
                         net (fo=4, routed)           0.352     0.572    enable_IBUF
    SLICE_X43Y60         FDCE                                         r  contador_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            contador_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.572ns  (logic 0.220ns (38.542%)  route 0.352ns (61.458%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  enable_IBUF_inst/O
                         net (fo=4, routed)           0.352     0.572    enable_IBUF
    SLICE_X43Y60         FDCE                                         r  contador_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dividor_clk/counter_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dividor_clk/counter_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.654ns  (logic 0.359ns (54.879%)  route 0.295ns (45.121%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y57         FDRE                         0.000     0.000 r  dividor_clk/counter_reg[12]/C
    SLICE_X41Y57         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dividor_clk/counter_reg[12]/Q
                         net (fo=2, routed)           0.070     0.211    dividor_clk/counter[12]
    SLICE_X40Y57         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.319 r  dividor_clk/counter0_carry__1/O[3]
                         net (fo=1, routed)           0.225     0.544    dividor_clk/data0[12]
    SLICE_X41Y57         LUT2 (Prop_lut2_I1_O)        0.110     0.654 r  dividor_clk/counter[12]_i_1/O
                         net (fo=1, routed)           0.000     0.654    dividor_clk/counter_0[12]
    SLICE_X41Y57         FDRE                                         r  dividor_clk/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------





