Before
Startpoint: fdct_zigzag/zigzag_mod/ld_zigzag_reg
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: qnr/qnt_cnt_reg_5_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ fdct_zigzag/zigzag_mod/ld_zigzag_reg/CK (EDFFQ_X2M_A12TL)
   4.23    4.23 ^ fdct_zigzag/zigzag_mod/ld_zigzag_reg/Q (EDFFQ_X2M_A12TL)
   6.61   10.85 v fdct_zigzag/zigzag_mod/FE_DBTC3_n42/Y (INV_X4M_A12TL)
   1.10   11.94 ^ fdct_zigzag/zigzag_mod/U797/Y (INV_X7P5M_A12TL)
   0.15   12.09 v qnr/U10/Y (INV_X1P4B_A12TL)
   0.10   12.19 ^ qnr/U74/Y (NAND2_X1B_A12TL)
   0.15   12.34 v qnr/U6/Y (INV_X1B_A12TL)
   0.12   12.46 ^ qnr/U3/Y (AOI32_X1M_A12TL)
   0.10   12.55 v qnr/U17/Y (OAI31_X1M_A12TL)
   0.00   12.55 v qnr/qnt_cnt_reg_5_/D (DFFQ_X1M_A12TL)
          12.55   data arrival time

   7.00    7.00   clock clk (rise edge)
   0.00    7.00   clock network delay (ideal)
   0.00    7.00   clock reconvergence pessimism
           7.00 ^ qnr/qnt_cnt_reg_5_/CK (DFFQ_X1M_A12TL)
  -0.05    6.95   library setup time
           6.95   data required time
---------------------------------------------------------
           6.95   data required time
         -12.55   data arrival time
---------------------------------------------------------
          -5.60   slack (VIOLATED)


tns -8608.33
wns -5.60
Resized 35882 instances.
After resizing
Startpoint: fdct_zigzag/dct_mod/ddgo_reg
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: fdct_zigzag/dct_mod/dct_block_4/dct_unit_0/macu/result_reg_17_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ fdct_zigzag/dct_mod/ddgo_reg/CK (EDFFQ_X3M_A12TL)
   7.33    7.33 ^ fdct_zigzag/dct_mod/ddgo_reg/Q (EDFFQ_X3M_A12TL)
   1.77    9.11 v fdct_zigzag/dct_mod/dct_block_4/dct_unit_0/macu/U519/Y (NOR2_X2B_A12TL)
   0.34    9.44 ^ fdct_zigzag/dct_mod/dct_block_4/dct_unit_0/macu/U534/Y (NAND2_X1P4M_A12TL)
   0.10    9.55 v fdct_zigzag/dct_mod/dct_block_4/dct_unit_0/macu/U535/Y (OAI21_X2M_A12TL)
   0.10    9.65 ^ fdct_zigzag/dct_mod/dct_block_4/dct_unit_0/macu/U537/Y (AOI21_X0P7M_A12TL)
   0.07    9.71 v fdct_zigzag/dct_mod/dct_block_4/dct_unit_0/macu/U538/Y (OAI21_X1P4M_A12TL)
   0.08    9.80 ^ fdct_zigzag/dct_mod/dct_block_4/dct_unit_0/macu/U539/Y (AOI21_X4M_A12TL)
   0.07    9.86 v fdct_zigzag/dct_mod/dct_block_4/dct_unit_0/macu/U570/Y (OAI21_X1M_A12TL)
   0.09    9.95 v fdct_zigzag/dct_mod/dct_block_4/dct_unit_0/macu/U90/Y (XNOR2_X0P5M_A12TL)
   0.00    9.95 v fdct_zigzag/dct_mod/dct_block_4/dct_unit_0/macu/result_reg_17_/D (EDFFQ_X1M_A12TL)
           9.95   data arrival time

   7.00    7.00   clock clk (rise edge)
   0.00    7.00   clock network delay (ideal)
   0.00    7.00   clock reconvergence pessimism
           7.00 ^ fdct_zigzag/dct_mod/dct_block_4/dct_unit_0/macu/result_reg_17_/CK (EDFFQ_X1M_A12TL)
  -0.12    6.88   library setup time
           6.88   data required time
---------------------------------------------------------
           6.88   data required time
          -9.95   data arrival time
---------------------------------------------------------
          -3.07   slack (VIOLATED)


tns -4189.28
wns -3.07
Inserted 20 buffers in 20 nets.
After buffering
Startpoint: fdct_zigzag/dct_mod/ddin_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: fdct_zigzag/dct_mod/dct_block_3/dct_unit_2/macu/mult_res_reg_16_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ fdct_zigzag/dct_mod/ddin_reg_1_/CK (EDFFQ_X3M_A12TL)
   0.14    0.14 ^ fdct_zigzag/dct_mod/ddin_reg_1_/Q (EDFFQ_X3M_A12TL)
   0.27    0.42 ^ buffer1859/Y (BUF_X9M_A12TL)
   0.33    0.74 ^ buffer1952/Y (BUF_X9M_A12TL)
   0.17    0.92 ^ buffer1962/Y (BUF_X9M_A12TL)
   0.10    1.02 ^ buffer1965/Y (BUF_X9M_A12TL)
   0.10    1.12 ^ fdct_zigzag/dct_mod/dct_block_3/dct_unit_2/macu/U22/Y (NAND2B_X1M_A12TL)
   0.06    1.18 v fdct_zigzag/dct_mod/dct_block_3/dct_unit_2/macu/U305/Y (OAI22_X3M_A12TL)
   0.13    1.31 v fdct_zigzag/dct_mod/dct_block_3/dct_unit_2/macu/U417/CO (ADDF_X1M_A12TL)
   0.12    1.44 ^ fdct_zigzag/dct_mod/dct_block_3/dct_unit_2/macu/U213/SUM (ADDFH_X1P4M_A12TL)
   0.13    1.57 v fdct_zigzag/dct_mod/dct_block_3/dct_unit_2/macu/U356/SUM (ADDFH_X2M_A12TL)
   0.09    1.65 ^ fdct_zigzag/dct_mod/dct_block_3/dct_unit_2/macu/U322/Y (NOR2_X0P5A_A12TL)
   0.06    1.72 v fdct_zigzag/dct_mod/dct_block_3/dct_unit_2/macu/FE_DBTC24_n332/Y (INV_X0P7M_A12TL)
   0.07    1.79 ^ fdct_zigzag/dct_mod/dct_block_3/dct_unit_2/macu/U218/Y (NAND2_X1M_A12TL)
   0.06    1.85 v fdct_zigzag/dct_mod/dct_block_3/dct_unit_2/macu/U317/Y (INV_X0P5B_A12TL)
   0.07    1.91 ^ fdct_zigzag/dct_mod/dct_block_3/dct_unit_2/macu/U214/Y (NAND2_X1P4M_A12TL)
   0.06    1.97 v fdct_zigzag/dct_mod/dct_block_3/dct_unit_2/macu/U207/Y (OAI21_X4M_A12TL)
   0.09    2.06 ^ fdct_zigzag/dct_mod/dct_block_3/dct_unit_2/macu/U206/Y (AOI21_X1M_A12TL)
   0.07    2.13 ^ fdct_zigzag/dct_mod/dct_block_3/dct_unit_2/macu/U294/Y (XNOR2_X1P4M_A12TL)
   0.00    2.13 ^ fdct_zigzag/dct_mod/dct_block_3/dct_unit_2/macu/mult_res_reg_16_/D (EDFFQ_X2M_A12TL)
           2.13   data arrival time

   7.00    7.00   clock clk (rise edge)
   0.00    7.00   clock network delay (ideal)
   0.00    7.00   clock reconvergence pessimism
           7.00 ^ fdct_zigzag/dct_mod/dct_block_3/dct_unit_2/macu/mult_res_reg_16_/CK (EDFFQ_X2M_A12TL)
  -0.09    6.91   library setup time
           6.91   data required time
---------------------------------------------------------
           6.91   data required time
          -2.13   data arrival time
---------------------------------------------------------
           4.78   slack (MET)


tns 0.00
wns 0.00
max_transition

Pin                                    Limit   Trans   Slack
------------------------------------------------------------
fdct_zigzag/dct_mod/ddin_reg_1_/CK      0.88    2.53   -1.65 (VIOLATED)

