#include "sim/init.hh"

namespace {

const uint8_t data_m5_objects_L1Cache_Controller[] = {
    120,156,189,82,77,111,212,48,16,29,39,217,180,221,110,161,
    234,161,103,142,17,135,90,32,245,134,16,109,23,149,74,93,
    64,89,144,96,47,86,54,49,144,98,199,33,158,128,114,110,
    255,55,204,120,27,22,196,157,124,60,205,123,146,237,55,111,
    92,194,253,19,211,255,226,17,128,159,83,81,209,39,192,0,
    188,227,42,2,35,192,70,176,138,64,48,143,193,196,96,19,
    88,37,196,19,208,9,124,18,80,77,224,14,224,22,224,227,
    106,2,85,10,203,108,135,54,170,127,210,147,9,170,144,225,
    241,166,220,35,88,214,246,205,250,70,151,184,145,30,16,228,
    253,122,184,112,13,118,206,24,221,225,17,73,215,79,46,138,
    242,139,86,91,185,252,211,240,57,27,86,84,104,128,149,96,
    219,228,81,199,112,147,176,255,91,1,228,133,105,58,210,157,
    64,119,185,39,86,168,167,189,81,137,71,101,26,148,253,113,
    201,12,242,101,150,176,61,62,17,249,232,122,198,16,17,100,
    7,172,237,18,40,213,20,86,43,133,211,64,172,171,122,195,
    148,87,226,208,106,156,80,241,182,232,10,139,7,247,189,46,
    245,183,94,55,37,181,202,129,248,191,88,200,130,91,199,125,
    98,37,87,11,109,93,55,32,187,184,106,16,143,71,93,117,
    218,183,174,241,90,153,2,105,135,33,28,80,123,223,111,21,
    118,113,238,156,9,57,123,221,84,74,127,175,75,172,105,89,
    198,29,109,193,127,32,144,239,189,238,188,28,10,247,163,104,
    62,203,185,246,95,209,181,242,178,198,87,253,90,94,190,92,
    156,170,121,126,182,160,25,62,149,235,190,54,149,60,203,23,
    210,106,43,219,206,161,43,157,145,255,78,238,164,29,66,132,
    28,132,231,4,83,145,138,135,244,30,209,251,58,75,199,155,
    97,79,79,90,206,201,227,108,195,126,95,149,60,92,21,14,
    120,187,107,30,141,163,249,159,141,132,145,63,219,12,249,57,
    187,242,108,127,42,14,197,97,244,11,79,193,194,146,
};

EmbeddedPython embedded_m5_objects_L1Cache_Controller(
    "m5/objects/L1Cache_Controller.py",
    "/Users/yaowang/Desktop/GitHub/GEM5_DRAMSim2/build/ARM/mem/protocol/L1Cache_Controller.py",
    "m5.objects.L1Cache_Controller",
    data_m5_objects_L1Cache_Controller,
    446,
    851);

} // anonymous namespace
