# Copyright (C) 2020  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details, at
# https://fpgasoftware.intel.com/eula.

# Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
# File: D:\Escritorio\Proyecto digital 1\LCD1602(2)\output_files\LCD1602.csv
# Generated on: Fri Nov 20 17:35:53 2020

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Strict Preservation
CLK,Input,PIN_23,1,B1_N0,,,,,,
clk_out1,Output,,,,,,,,,
Entrada1,Input,PIN_65,4,B4_N0,,,,,,
key_in[0],Input,PIN_66,4,B4_N0,,,,,,
LCD_Data[7],Output,PIN_112,7,B7_N0,,,,,,
LCD_Data[6],Output,PIN_111,7,B7_N0,,,,,,
LCD_Data[5],Output,PIN_110,7,B7_N0,,,,,,
LCD_Data[4],Output,PIN_106,6,B6_N0,,,,,,
LCD_Data[3],Output,PIN_105,6,B6_N0,,,,,,
LCD_Data[2],Output,PIN_104,6,B6_N0,,,,,,
LCD_Data[1],Output,PIN_103,6,B6_N0,,,,,,
LCD_Data[0],Output,PIN_101,6,B6_N0,,,,,,
LCD_EN,Output,PIN_100,6,B6_N0,,,,,,
LCD_RS,Output,PIN_85,5,B5_N0,,,,,,
LCD_RW,Output,PIN_99,6,B6_N0,,,,,,
led_out[0],Output,PIN_53,3,B3_N0,,,,,,
Reset,Input,PIN_87,5,B5_N0,,,,,,
Salida1,Output,PIN_52,3,B3_N0,,,,,,
