{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.1 Build 201 11/27/2006 SJ Web Edition " "Info: Version 6.1 Build 201 11/27/2006 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 02 14:43:34 2007 " "Info: Processing started: Wed May 02 14:43:34 2007" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off part1 -c part1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off part1 -c part1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "Qb " "Warning: Node \"Qb\"" {  } { { "part1.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise3/solutions/part1.VHDL/part1.vhd" 11 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0} { "Warning" "WTAN_SCC_NODE" "Qa " "Warning: Node \"Qa\"" {  } { { "part1.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise3/solutions/part1.VHDL/part1.vhd" 11 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0}  } { { "part1.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise3/solutions/part1.VHDL/part1.vhd" 11 -1 0 } } { "part1.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise3/solutions/part1.VHDL/part1.vhd" 11 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "S Q 11.204 ns Longest " "Info: Longest tpd from source pin \"S\" to destination pin \"Q\" is 11.204 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns S 1 PIN PIN_F20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_F20; Fanout = 1; PIN Node = 'S'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { S } "NODE_NAME" } } { "part1.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise3/solutions/part1.VHDL/part1.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.531 ns) + CELL(0.393 ns) 6.756 ns S_g 2 COMB LCCOMB_X31_Y34_N10 2 " "Info: 2: + IC(5.531 ns) + CELL(0.393 ns) = 6.756 ns; Loc. = LCCOMB_X31_Y34_N10; Fanout = 2; COMB Node = 'S_g'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "5.924 ns" { S S_g } "NODE_NAME" } } { "part1.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise3/solutions/part1.VHDL/part1.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.055 ns) 7.811 ns Qa 3 COMB LOOP LCCOMB_X31_Y34_N22 2 " "Info: 3: + IC(0.000 ns) + CELL(1.055 ns) = 7.811 ns; Loc. = LCCOMB_X31_Y34_N22; Fanout = 2; COMB LOOP Node = 'Qa'" { { "Info" "ITDB_PART_OF_SCC" "Qb LCCOMB_X31_Y34_N6 " "Info: Loc. = LCCOMB_X31_Y34_N6; Node \"Qb\"" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { Qb } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0} { "Info" "ITDB_PART_OF_SCC" "Qa LCCOMB_X31_Y34_N22 " "Info: Loc. = LCCOMB_X31_Y34_N22; Node \"Qa\"" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { Qa } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { Qb } "NODE_NAME" } } { "part1.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise3/solutions/part1.VHDL/part1.vhd" 11 -1 0 } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { Qa } "NODE_NAME" } } { "part1.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise3/solutions/part1.VHDL/part1.vhd" 11 -1 0 } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.055 ns" { S_g Qa } "NODE_NAME" } } { "part1.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise3/solutions/part1.VHDL/part1.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(2.788 ns) 11.204 ns Q 4 PIN PIN_C12 0 " "Info: 4: + IC(0.605 ns) + CELL(2.788 ns) = 11.204 ns; Loc. = PIN_C12; Fanout = 0; PIN Node = 'Q'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.393 ns" { Qa Q } "NODE_NAME" } } { "part1.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise3/solutions/part1.VHDL/part1.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.068 ns ( 45.23 % ) " "Info: Total cell delay = 5.068 ns ( 45.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.136 ns ( 54.77 % ) " "Info: Total interconnect delay = 6.136 ns ( 54.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "11.204 ns" { S S_g Qa Q } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "11.204 ns" { S S~combout S_g Qa Q } { 0.000ns 0.000ns 5.531ns 0.000ns 0.605ns } { 0.000ns 0.832ns 0.393ns 1.055ns 2.788ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "111 " "Info: Allocated 111 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 02 14:43:35 2007 " "Info: Processing ended: Wed May 02 14:43:35 2007" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
