{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1718564096716 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1718564096720 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 16 11:54:56 2024 " "Processing started: Sun Jun 16 11:54:56 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1718564096720 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718564096720 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rc4 -c rc4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off rc4 -c rc4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718564096720 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1718564097086 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1718564097086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file s_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 s_memory-SYN " "Found design unit 1: s_memory-SYN" {  } { { "s_memory.vhd" "" { Text "C:/Users/leest/Downloads/Lab4_template_de1soc/template_de1soc/s_memory.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718564104499 ""} { "Info" "ISGN_ENTITY_NAME" "1 s_memory " "Found entity 1: s_memory" {  } { { "s_memory.vhd" "" { Text "C:/Users/leest/Downloads/Lab4_template_de1soc/template_de1soc/s_memory.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718564104499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718564104499 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ksa.sv 1 1 " "Using design file ksa.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ksa " "Found entity 1: ksa" {  } { { "ksa.sv" "" { Text "C:/Users/leest/Downloads/Lab4_template_de1soc/template_de1soc/ksa.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718564104558 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1718564104558 ""}
{ "Warning" "WSGN_SKIP_FILE_CANDID_TOP" "ksa " "Found the following files while searching for definition of entity \"ksa\", but did not use these files because already using a different file containing the entity definition" { { "Warning" "WSGN_SKIP_FILE_CANDID_SUB" "ksa.vhd " "File: ksa.vhd" {  } {  } 0 12126 "File: %1!s!" 0 0 "Design Software" 0 -1 1718564104559 ""}  } {  } 0 12300 "Found the following files while searching for definition of entity \"%1!s!\", but did not use these files because already using a different file containing the entity definition" 0 0 "Analysis & Synthesis" 0 -1 1718564104559 "|ksa"}
{ "Info" "ISGN_START_ELABORATION_TOP" "ksa " "Elaborating entity \"ksa\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1718564104562 ""}
{ "Error" "EVRFX_SV_ENUM_ENCODED_VALUE_WIDTH_MISMATCH" "S_INIT_TASK1 32 3 ksa.sv(37) " "SystemVerilog Enumeration Type Declaration error at ksa.sv(37): encoded value for element \"S_INIT_TASK1\" has width 32, which does not match the width of the enumeration's base type (3)" {  } { { "ksa.sv" "" { Text "C:/Users/leest/Downloads/Lab4_template_de1soc/template_de1soc/ksa.sv" 37 0 0 } }  } 0 10355 "SystemVerilog Enumeration Type Declaration error at %4!s!: encoded value for element \"%1!s!\" has width %2!d!, which does not match the width of the enumeration's base type (%3!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718564104562 ""}
{ "Error" "EVRFX_SV_ENUM_ENCODED_VALUE_WIDTH_MISMATCH" "S_INCREMENT 32 3 ksa.sv(38) " "SystemVerilog Enumeration Type Declaration error at ksa.sv(38): encoded value for element \"S_INCREMENT\" has width 32, which does not match the width of the enumeration's base type (3)" {  } { { "ksa.sv" "" { Text "C:/Users/leest/Downloads/Lab4_template_de1soc/template_de1soc/ksa.sv" 38 0 0 } }  } 0 10355 "SystemVerilog Enumeration Type Declaration error at %4!s!: encoded value for element \"%1!s!\" has width %2!d!, which does not match the width of the enumeration's base type (%3!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718564104562 ""}
{ "Error" "EVRFX_SV_ENUM_ENCODED_VALUE_WIDTH_MISMATCH" "S_DONE 32 3 ksa.sv(40) " "SystemVerilog Enumeration Type Declaration error at ksa.sv(40): encoded value for element \"S_DONE\" has width 32, which does not match the width of the enumeration's base type (3)" {  } { { "ksa.sv" "" { Text "C:/Users/leest/Downloads/Lab4_template_de1soc/template_de1soc/ksa.sv" 40 0 0 } }  } 0 10355 "SystemVerilog Enumeration Type Declaration error at %4!s!: encoded value for element \"%1!s!\" has width %2!d!, which does not match the width of the enumeration's base type (%3!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718564104562 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1718564104563 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4839 " "Peak virtual memory: 4839 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1718564104651 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Jun 16 11:55:04 2024 " "Processing ended: Sun Jun 16 11:55:04 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1718564104651 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1718564104651 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1718564104651 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1718564104651 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 4 s " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 4 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1718564105227 ""}
