Reading OpenROAD database at '/foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-34-08/22-openroad-ioplacement/systolic_top_uart_4parallel_q8_24.odb'…
Reading library file at '/foss/pdks/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/usr/local/lib/python3.10/dist-packages/openlane/scripts/base.sdc'…
[WARNING STA-0366] port 'clk' not found.
[INFO] Using clock clk…
[INFO] Setting output delay to: 4
[INFO] Setting input delay to: 4
[WARNING STA-0366] port 'clk' not found.
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[WARNING STA-0419] transition time can not be specified for virtual clocks.
[INFO] Setting timing derate to: 5%
[INFO] Setting RC values…
[INFO] Setting signal min routing layer to: met1 and clock min routing layer to met1. 
[INFO] Setting signal max routing layer to: met5 and clock max routing layer to met5. 
{*}-density 0.35 -timing_driven -routability_driven -pad_right 0 -pad_left 0 -init_wirelength_coef 0.25
[INFO GPL-0002] DBU: 1000
[INFO GPL-0003] SiteSize: 460 2720
[INFO GPL-0004] CoreAreaLxLy: 2760 10880
[INFO GPL-0005] CoreAreaUxUy: 996820 987360
[INFO GPL-0006] NumInstances: 14632
[INFO GPL-0007] NumPlaceInstances: 16
[INFO GPL-0008] NumFixedInstances: 14616
[INFO GPL-0009] NumDummyInstances: 0
[INFO GPL-0010] NumNets: 24
[INFO GPL-0011] NumPins: 56
[INFO GPL-0012] DieAreaLxLy: 0 0
[INFO GPL-0013] DieAreaUxUy: 1000000 1000000
[INFO GPL-0014] CoreAreaLxLy: 2760 10880
[INFO GPL-0015] CoreAreaUxUy: 996820 987360
[INFO GPL-0016] CoreArea: 970679708800
[INFO GPL-0017] NonPlaceInstsArea: 20084262400
[INFO GPL-0018] PlaceInstsArea: 146390400
[INFO GPL-0019] Util(%): 0.02
[INFO GPL-0020] StdInstsArea: 146390400
[INFO GPL-0021] MacroInstsArea: 0
[InitialPlace]  Iter: 1 CG residual: 0.00000002 HPWL: 5788771
[InitialPlace]  Iter: 2 CG residual: 0.00000002 HPWL: 2085169
[InitialPlace]  Iter: 3 CG residual: 0.00000003 HPWL: 1943741
[InitialPlace]  Iter: 4 CG residual: 0.00000001 HPWL: 1708766
[InitialPlace]  Iter: 5 CG residual: 0.00000008 HPWL: 1457706
[INFO GPL-0031] FillerInit: NumGCells: 41546
[INFO GPL-0032] FillerInit: NumGNets: 24
[INFO GPL-0033] FillerInit: NumGPins: 56
[INFO GPL-0023] TargetDensity: 0.35
[INFO GPL-0024] AveragePlaceInstArea: 9149400
[INFO GPL-0025] IdealBinArea: 26141144
[INFO GPL-0026] IdealBinCnt: 37132
[INFO GPL-0027] TotalBinArea: 970679708800
[INFO GPL-0028] BinCnt: 128 128
[INFO GPL-0029] BinSize: 7767 7629
[INFO GPL-0030] NumBins: 16384
[NesterovSolve] Iter: 1 overflow: 0.193195 HPWL: 1204916
[INFO GPL-0100] worst slack 1e+30
[WARNING GPL-0102] No slacks found. Timing-driven mode disabled.
[NesterovSolve] Snapshot saved at iter = 0
[INFO GPL-0075] Routability numCall: 1 inflationIterCnt: 1 bloatIterCnt: 0
[INFO GPL-0036] TileLxLy: 0 0
[INFO GPL-0037] TileSize: 6900 6900
[INFO GPL-0038] TileCnt: 144 144
[INFO GPL-0039] numRoutingLayers: 6
[INFO GPL-0040] NumTiles: 20736
[INFO GPL-0063] TotalRouteOverflowH2: 0
[INFO GPL-0064] TotalRouteOverflowV2: 0
[INFO GPL-0065] OverflowTileCnt2: 0
[INFO GPL-0066] 0.5%RC: 0.6666666865348816
[INFO GPL-0067] 1.0%RC: 0.6666666865348816
[INFO GPL-0068] 2.0%RC: 0.6666666865348816
[INFO GPL-0069] 5.0%RC: 0.6666666865348816
[INFO GPL-0070] 0.5rcK: 1
[INFO GPL-0071] 1.0rcK: 1
[INFO GPL-0072] 2.0rcK: 0
[INFO GPL-0073] 5.0rcK: 0
[INFO GPL-0074] FinalRC: 0.6666667
[NesterovSolve] Iter: 10 overflow: 0.208315 HPWL: 1191729
[NesterovSolve] Iter: 20 overflow: 0.159714 HPWL: 1156249
[NesterovSolve] Iter: 30 overflow: 0.214433 HPWL: 1128613
[NesterovSolve] Iter: 40 overflow: 0.215408 HPWL: 1129104
[NesterovSolve] Iter: 50 overflow: 0.214418 HPWL: 1128845
[NesterovSolve] Iter: 60 overflow: 0.214787 HPWL: 1128953
[NesterovSolve] Iter: 70 overflow: 0.214843 HPWL: 1128885
[NesterovSolve] Iter: 80 overflow: 0.215027 HPWL: 1128960
[NesterovSolve] Iter: 90 overflow: 0.214766 HPWL: 1128904
[NesterovSolve] Iter: 100 overflow: 0.215045 HPWL: 1128946
[NesterovSolve] Iter: 110 overflow: 0.214847 HPWL: 1128922
[NesterovSolve] Iter: 120 overflow: 0.214915 HPWL: 1128942
[NesterovSolve] Iter: 130 overflow: 0.214835 HPWL: 1128938
[NesterovSolve] Iter: 140 overflow: 0.214747 HPWL: 1128948
[NesterovSolve] Iter: 150 overflow: 0.214643 HPWL: 1128974
[NesterovSolve] Iter: 160 overflow: 0.214459 HPWL: 1128999
[NesterovSolve] Iter: 170 overflow: 0.214217 HPWL: 1129035
[NesterovSolve] Iter: 180 overflow: 0.21375 HPWL: 1129203
[NesterovSolve] Iter: 190 overflow: 0.212981 HPWL: 1129549
[NesterovSolve] Iter: 200 overflow: 0.211753 HPWL: 1130059
[NesterovSolve] Iter: 210 overflow: 0.209373 HPWL: 1130758
[NesterovSolve] Iter: 220 overflow: 0.205902 HPWL: 1131759
[NesterovSolve] Iter: 230 overflow: 0.200775 HPWL: 1133183
[NesterovSolve] Iter: 240 overflow: 0.193804 HPWL: 1135188
[NesterovSolve] Iter: 250 overflow: 0.184924 HPWL: 1138817
[NesterovSolve] Iter: 260 overflow: 0.174128 HPWL: 1146730
[NesterovSolve] Iter: 270 overflow: 0.162269 HPWL: 1159548
[NesterovSolve] Iter: 280 overflow: 0.148358 HPWL: 1174932
[NesterovSolve] Iter: 290 overflow: 0.130036 HPWL: 1185599
[NesterovSolve] Iter: 300 overflow: 0.141082 HPWL: 1180686
[NesterovSolve] Iter: 310 overflow: 0.162716 HPWL: 1156416
[NesterovSolve] Iter: 320 overflow: 0.178261 HPWL: 1142594
[NesterovSolve] Iter: 330 overflow: 0.125872 HPWL: 1188756
[NesterovSolve] Finished with Overflow: 0.090391
[INFO] Setting RC values…
Setting global connections for newly added cells…
[INFO] Setting global connections...
Writing OpenROAD database to '/foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-34-08/25-openroad-globalplacement/systolic_top_uart_4parallel_q8_24.odb'…
Writing netlist to '/foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-34-08/25-openroad-globalplacement/systolic_top_uart_4parallel_q8_24.nl.v'…
Writing powered netlist to '/foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-34-08/25-openroad-globalplacement/systolic_top_uart_4parallel_q8_24.pnl.v'…
Writing layout to '/foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-34-08/25-openroad-globalplacement/systolic_top_uart_4parallel_q8_24.def'…
Writing timing constraints to '/foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-34-08/25-openroad-globalplacement/systolic_top_uart_4parallel_q8_24.sdc'…
