[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"."
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Majority|Majority>io_out",
    "sources":[
      "~Majority|Majority>io_b",
      "~Majority|Majority>io_c",
      "~Majority|Majority>io_a"
    ]
  }
]