#-----------------------------------------------------------
# Vivado v2014.3.1 (64-bit)
# SW Build 1056140 on Thu Oct 30 17:03:40 MDT 2014
# IP Build 1028902 on Fri Sep 26 17:35:13 MDT 2014
# Start of session at: Sun Oct 18 03:32:47 2020
# Process ID: 21120
# Log file: C:/Users/tomoh/firmware/FPGAEASIROC/EASIROC_firmware_NC150923_viva14.3_work2009_test2/project/vivado.log
# Journal file: C:/Users/tomoh/firmware/FPGAEASIROC/EASIROC_firmware_NC150923_viva14.3_work2009_test2/project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/tomoh/firmware/FPGAEASIROC/EASIROC_firmware_NC150923_viva14.3_work2009_test2/project/project.xpr
INFO: [Project 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/tomoh/firmware/FPGAEASIROC/EASIROC_firmware_NC150923_viva14.3_work2009_test2/project'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.3.1/data/ip'.
open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 773.566 ; gain = 220.168
exit
INFO: [Common 17-206] Exiting Vivado at Sun Oct 18 03:33:17 2020...
