

================================================================
== Vitis HLS Report for 'sha_stream_Pipeline_VITIS_LOOP_201_1_VITIS_LOOP_202_2'
================================================================
* Date:           Fri Feb 28 00:38:19 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        SHA
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  3.507 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    16386|    16386|  0.131 ms|  0.131 ms|  16386|  16386|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_201_1_VITIS_LOOP_202_2  |    16384|    16384|         2|          1|          1|  16384|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     136|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      72|    -|
|Register             |        -|     -|       48|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|       48|     208|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln201_1_fu_111_p2   |         +|   0|  0|  22|          15|           1|
    |add_ln201_fu_123_p2     |         +|   0|  0|   9|           2|           1|
    |add_ln202_fu_174_p2     |         +|   0|  0|  21|          14|           1|
    |add_ln203_fu_163_p2     |         +|   0|  0|  21|          14|          14|
    |icmp_ln201_fu_105_p2    |      icmp|   0|  0|  23|          15|          16|
    |icmp_ln202_fu_129_p2    |      icmp|   0|  0|  22|          14|          15|
    |select_ln198_fu_135_p3  |    select|   0|  0|  14|           1|           1|
    |select_ln201_fu_143_p3  |    select|   0|  0|   2|           1|           2|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 136|          77|          53|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load               |   9|          2|    2|          4|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   15|         30|
    |ap_sig_allocacmp_j_load               |   9|          2|   14|         28|
    |i_fu_52                               |   9|          2|    2|          4|
    |indvar_flatten_fu_56                  |   9|          2|   15|         30|
    |j_fu_48                               |   9|          2|   14|         28|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  72|         16|   64|        128|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_fu_52                  |   2|   0|    2|          0|
    |indvar_flatten_fu_56     |  15|   0|   15|          0|
    |j_fu_48                  |  14|   0|   14|          0|
    |zext_ln203_reg_219       |  14|   0|   64|         50|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  48|   0|   98|         50|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-------------------------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |                     Source Object                     |    C Type    |
+-----------------------+-----+-----+------------+-------------------------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  sha_stream_Pipeline_VITIS_LOOP_201_1_VITIS_LOOP_202_2|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  sha_stream_Pipeline_VITIS_LOOP_201_1_VITIS_LOOP_202_2|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  sha_stream_Pipeline_VITIS_LOOP_201_1_VITIS_LOOP_202_2|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  sha_stream_Pipeline_VITIS_LOOP_201_1_VITIS_LOOP_202_2|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  sha_stream_Pipeline_VITIS_LOOP_201_1_VITIS_LOOP_202_2|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  sha_stream_Pipeline_VITIS_LOOP_201_1_VITIS_LOOP_202_2|  return value|
|indata_address0        |  out|   14|   ap_memory|                                                 indata|         array|
|indata_ce0             |  out|    1|   ap_memory|                                                 indata|         array|
|indata_q0              |   in|    8|   ap_memory|                                                 indata|         array|
|local_indata_address0  |  out|   14|   ap_memory|                                           local_indata|         array|
|local_indata_ce0       |  out|    1|   ap_memory|                                           local_indata|         array|
|local_indata_we0       |  out|    1|   ap_memory|                                           local_indata|         array|
|local_indata_d0        |  out|    8|   ap_memory|                                           local_indata|         array|
+-----------------------+-----+-----+------------+-------------------------------------------------------+--------------+

