Release 14.2 Drc P.28xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Sat Dec 05 03:01:41 2015

drc -z bus_test.ncd bus_test.pcf

WARNING:PhysDesignRules:372 - Gated clock. Clock net bus_top0/bus0/_n0077 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
DRC detected 0 errors and 1 warnings.  Please see the previously displayed
individual error or warning messages for more details.
