#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x159e07160 .scope module, "tb_X_reg" "tb_X_reg" 2 96;
 .timescale 0 0;
v0x159e2e330_0 .var "adder_out", 3 0;
v0x159e2e3e0_0 .var "alpha", 0 0;
v0x159e2e470_0 .var "b_in", 3 0;
v0x159e2e520_0 .var "beta", 0 0;
v0x159e2e5d0_0 .var "clk", 0 0;
v0x159e2e6a0_0 .var "reset", 0 0;
v0x159e2e750_0 .net "x_out", 3 0, v0x159e2e1d0_0;  1 drivers
S_0x159e09fa0 .scope module, "dut" "X_reg" 2 108, 3 1 0, S_0x159e07160;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "adder_out";
    .port_info 1 /INPUT 4 "b_in";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "alpha";
    .port_info 4 /INPUT 1 "beta";
    .port_info 5 /INPUT 1 "reset";
    .port_info 6 /OUTPUT 4 "x_out";
v0x159e072d0_0 .net "adder_out", 3 0, v0x159e2e330_0;  1 drivers
v0x159e2de70_0 .net "alpha", 0 0, v0x159e2e3e0_0;  1 drivers
v0x159e2df10_0 .net "b_in", 3 0, v0x159e2e470_0;  1 drivers
v0x159e2dfb0_0 .net "beta", 0 0, v0x159e2e520_0;  1 drivers
v0x159e2e050_0 .net "clk", 0 0, v0x159e2e5d0_0;  1 drivers
v0x159e2e130_0 .net "reset", 0 0, v0x159e2e6a0_0;  1 drivers
v0x159e2e1d0_0 .var "x_out", 3 0;
E_0x159e19130 .event posedge, v0x159e2e050_0;
    .scope S_0x159e09fa0;
T_0 ;
    %wait E_0x159e19130;
    %load/vec4 v0x159e2e130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x159e2e1d0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x159e2de70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x159e2df10_0;
    %assign/vec4 v0x159e2e1d0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x159e2dfb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x159e072d0_0;
    %assign/vec4 v0x159e2e1d0_0, 0;
T_0.4 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x159e07160;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x159e2e5d0_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x159e07160;
T_2 ;
    %delay 5, 0;
    %load/vec4 v0x159e2e5d0_0;
    %inv;
    %store/vec4 v0x159e2e5d0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x159e07160;
T_3 ;
    %vpi_call 2 123 "$display", "Time | clk rst alp bet | b_in adder | x_out (dec)" {0 0 0};
    %vpi_call 2 124 "$display", "-------------------------------------------------" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x159e2e6a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x159e2e3e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x159e2e520_0, 0, 1;
    %pushi/vec4 0, 15, 4;
    %store/vec4 v0x159e2e470_0, 0, 4;
    %pushi/vec4 0, 15, 4;
    %store/vec4 v0x159e2e330_0, 0, 4;
    %delay 15, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x159e2e6a0_0, 0, 1;
    %vpi_call 2 135 "$display", "--> Reset released" {0 0 0};
    %delay 10, 0;
    %vpi_call 2 138 "$display", "--> ALPHA load (expect x_out <= 5)" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x159e2e3e0_0, 0, 1;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x159e2e470_0, 0, 4;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x159e2e330_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x159e2e3e0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x159e2e470_0, 0, 4;
    %delay 20, 0;
    %vpi_call 2 148 "$display", "--> BETA load (expect x_out <= 10)" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x159e2e520_0, 0, 1;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x159e2e330_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x159e2e520_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x159e2e330_0, 0, 4;
    %delay 20, 0;
    %vpi_call 2 156 "$display", "--> Priority test: alpha=1,beta=1 (alpha should win)" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x159e2e3e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x159e2e520_0, 0, 1;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x159e2e470_0, 0, 4;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x159e2e330_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x159e2e3e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x159e2e520_0, 0, 1;
    %delay 20, 0;
    %vpi_call 2 163 "$display", "--> Test complete." {0 0 0};
    %vpi_call 2 164 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x159e07160;
T_4 ;
    %vpi_call 2 169 "$monitor", "%4t |  %b   %b   %b   %b  | %2h    %2h   | %2h (%0d)", $time, v0x159e2e5d0_0, v0x159e2e6a0_0, v0x159e2e3e0_0, v0x159e2e520_0, v0x159e2e470_0, v0x159e2e330_0, v0x159e2e750_0, v0x159e2e750_0 {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench.v";
    "storage.v";
