Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: GasDetectorSensor.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "GasDetectorSensor.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "GasDetectorSensor"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : GasDetectorSensor
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "F:\SmartHomeSystem\GasDetectorSensor.v" into library work
Parsing module <GasDetectorSensor>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <GasDetectorSensor>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <GasDetectorSensor>.
    Related source file is "F:\SmartHomeSystem\GasDetectorSensor.v".
        s0 = 5'b00000
        s1 = 5'b00001
        s10 = 5'b00010
        s100 = 5'b00011
        s1001 = 5'b00100
        s10010 = 5'b00101
        s100100 = 5'b00110
        s1001001 = 5'b00111
        s10010010 = 5'b01000
        s100100100 = 5'b01001
        s101 = 5'b01010
        s1011 = 5'b01011
        s10111 = 5'b01100
        s101110 = 5'b01101
        s1011101 = 5'b01110
        s10111010 = 5'b01111
        s101110101 = 5'b10000
        s1011101010 = 5'b10001
        s1010 = 5'b10010
        s10101 = 5'b10011
        s101010 = 5'b10100
        s1010100 = 5'b10101
        s10101001 = 5'b10110
        s101010010 = 5'b10111
        s1010100100 = 5'b11000
        s10101001001 = 5'b11001
        s101010010011 = 5'b11010
    Found 5-bit register for signal <current_state>.
    Found 1-bit register for signal <dout<2>>.
    Found 1-bit register for signal <dout<1>>.
    Found 1-bit register for signal <dout<0>>.
    Found 5-bit register for signal <next_state>.
    Summary:
	inferred  13 D-type flip-flop(s).
	inferred  26 Multiplexer(s).
Unit <GasDetectorSensor> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 5
 1-bit register                                        : 3
 5-bit register                                        : 2
# Multiplexers                                         : 26
 5-bit 2-to-1 multiplexer                              : 26

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 13
 Flip-Flops                                            : 13
# Multiplexers                                         : 26
 5-bit 2-to-1 multiplexer                              : 26

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <GasDetectorSensor> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block GasDetectorSensor, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 13
 Flip-Flops                                            : 13

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : GasDetectorSensor.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 13
#      INV                         : 1
#      LUT2                        : 3
#      LUT5                        : 1
#      LUT6                        : 8
# FlipFlops/Latches                : 13
#      FD                          : 3
#      FDC                         : 5
#      FDE                         : 5
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 5
#      IBUF                        : 2
#      OBUF                        : 3

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              13  out of  126800     0%  
 Number of Slice LUTs:                   13  out of  63400     0%  
    Number used as Logic:                13  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     17
   Number with an unused Flip Flop:       4  out of     17    23%  
   Number with an unused LUT:             4  out of     17    23%  
   Number of fully used LUT-FF pairs:     9  out of     17    52%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                           6
 Number of bonded IOBs:                   6  out of    210     2%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 13    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 1.589ns (Maximum Frequency: 629.445MHz)
   Minimum input arrival time before clock: 1.087ns
   Maximum output required time after clock: 0.645ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 1.589ns (frequency: 629.445MHz)
  Total number of paths / destination ports: 73 / 18
-------------------------------------------------------------------------
Delay:               1.589ns (Levels of Logic = 2)
  Source:            current_state_1 (FF)
  Destination:       dout_2 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: current_state_1 to dout_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              9   0.361   0.730  current_state_1 (current_state_1)
     LUT6:I0->O            1   0.097   0.295  _n0117<4>1 (_n0117)
     LUT2:I1->O            1   0.097   0.000  dout_2_rstpot (dout_2_rstpot)
     FD:D                      0.008          dout_2
    ----------------------------------------
    Total                      1.589ns (0.563ns logic, 1.026ns route)
                                       (35.4% logic, 64.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 13 / 13
-------------------------------------------------------------------------
Offset:              1.087ns (Levels of Logic = 3)
  Source:            din (PAD)
  Destination:       dout_2 (FF)
  Destination Clock: clk rising

  Data Path: din to dout_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   0.001   0.588  din_IBUF (din_IBUF)
     LUT6:I2->O            1   0.097   0.295  _n0117<4>1 (_n0117)
     LUT2:I1->O            1   0.097   0.000  dout_2_rstpot (dout_2_rstpot)
     FD:D                      0.008          dout_2
    ----------------------------------------
    Total                      1.087ns (0.203ns logic, 0.884ns route)
                                       (18.7% logic, 81.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              0.645ns (Levels of Logic = 1)
  Source:            dout_2 (FF)
  Destination:       dout<2> (PAD)
  Source Clock:      clk rising

  Data Path: dout_2 to dout<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.361   0.283  dout_2 (dout_2)
     OBUF:I->O                 0.000          dout_2_OBUF (dout<2>)
    ----------------------------------------
    Total                      0.645ns (0.361ns logic, 0.283ns route)
                                       (56.0% logic, 44.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.589|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 7.23 secs
 
--> 

Total memory usage is 4691172 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

