git clone --depth 1 --no-tags https://github.com/adhowell/ILI9341-A7-driver.git f:/verilog_sva_gh_scraper/data/full_repos/568253225
git clone --depth 1 --no-tags https://github.com/LongHoGit/decoder.git f:/verilog_sva_gh_scraper/data/full_repos/564397550
git clone --depth 1 --no-tags https://github.com/Bun-chan/verilog2bitComparator.git f:/verilog_sva_gh_scraper/data/full_repos/566554360
git clone --depth 1 --no-tags https://github.com/loltochess/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/565449699
git clone --depth 1 --no-tags https://github.com/brokenUD/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/564120462
git clone --depth 1 --no-tags https://github.com/BrendanShortall/Verilog-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/563983264
git clone --depth 1 --no-tags https://github.com/muhammadali74/TerritorialWars_Basys3.git f:/verilog_sva_gh_scraper/data/full_repos/564134909
git clone --depth 1 --no-tags https://github.com/Maxxus220/CS552-Group-Project.git f:/verilog_sva_gh_scraper/data/full_repos/563861168
git clone --depth 1 --no-tags https://github.com/MohamedNCSU/CPU_Hardware_Design.git f:/verilog_sva_gh_scraper/data/full_repos/564345572
git clone --depth 1 --no-tags https://github.com/ellenfan2000/ece550_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/563650462
git clone --depth 1 --no-tags https://github.com/C109112162/FPGA-HM3.git f:/verilog_sva_gh_scraper/data/full_repos/563752513
git clone --depth 1 --no-tags https://github.com/WangXuan95/FPGA-MPEG2-encoder.git f:/verilog_sva_gh_scraper/data/full_repos/574865495
git clone --depth 1 --no-tags https://github.com/Xilinx/AlveoLink.git f:/verilog_sva_gh_scraper/data/full_repos/577306041
git clone --depth 1 --no-tags https://github.com/OrsuVenkataKrishnaiah1235/RTL-Coding.git f:/verilog_sva_gh_scraper/data/full_repos/571486593
git clone --depth 1 --no-tags https://github.com/TimRudy/uart-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/573261971
git clone --depth 1 --no-tags https://github.com/grayresearch/s3ga.git f:/verilog_sva_gh_scraper/data/full_repos/572661033
git clone --depth 1 --no-tags https://github.com/Boucii/RISC-V-Ladder.git f:/verilog_sva_gh_scraper/data/full_repos/571123932
git clone --depth 1 --no-tags https://github.com/2006wzt/HUST-riscv-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/575353373
git clone --depth 1 --no-tags https://github.com/grant-olson/fpga9685.git f:/verilog_sva_gh_scraper/data/full_repos/577844168
git clone --depth 1 --no-tags https://github.com/henriquegreg/RISC-V-Implementation-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/571293583
git clone --depth 1 --no-tags https://github.com/lewiz-support/OmniXtend_RemoteAgent_RISC-V.git f:/verilog_sva_gh_scraper/data/full_repos/571705658
git clone --depth 1 --no-tags https://github.com/HanLi05869/MIPS-Pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/573690453
git clone --depth 1 --no-tags https://github.com/Mazamars312/Analogue-MPU-Template.git f:/verilog_sva_gh_scraper/data/full_repos/575808698
git clone --depth 1 --no-tags https://github.com/HassanKhaled11/APB_Bus_Connected_to_GPIO_and_UART.git f:/verilog_sva_gh_scraper/data/full_repos/576409913
git clone --depth 1 --no-tags https://github.com/Zhenghao-He/MutiCycle-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/576292895
git clone --depth 1 --no-tags https://github.com/NanUshio/32Bit_Signed_Booth2_Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/575717165
git clone --depth 1 --no-tags https://github.com/Mars3397/Computer-Organization.git f:/verilog_sva_gh_scraper/data/full_repos/575943811
git clone --depth 1 --no-tags https://github.com/YangZhuangwen/GEMM-Accelerator.git f:/verilog_sva_gh_scraper/data/full_repos/575850776
git clone --depth 1 --no-tags https://github.com/MiSTer-devel/Arcade-XSleena_MiSTer.git f:/verilog_sva_gh_scraper/data/full_repos/577473068
git clone --depth 1 --no-tags https://github.com/Hagiwara-shc/j202_soc.git f:/verilog_sva_gh_scraper/data/full_repos/576579262
git clone --depth 1 --no-tags https://github.com/xobs/caravel-gf180-pio.git f:/verilog_sva_gh_scraper/data/full_repos/573957861
git clone --depth 1 --no-tags https://github.com/nehamjhanwar/arbiter-puf.git f:/verilog_sva_gh_scraper/data/full_repos/575643546
git clone --depth 1 --no-tags https://github.com/Jinstorm/XJTU-Computer-Organization-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/572041539
git clone --depth 1 --no-tags https://github.com/Kanishk-K-U/AHB2APB-Bridge-Controller.git f:/verilog_sva_gh_scraper/data/full_repos/570839760
git clone --depth 1 --no-tags https://github.com/C2H5COOH/VLSI-System-Design-2021.git f:/verilog_sva_gh_scraper/data/full_repos/575009851
git clone --depth 1 --no-tags https://github.com/Qiming01/RISCV_MiniCPU.git f:/verilog_sva_gh_scraper/data/full_repos/572546362
git clone --depth 1 --no-tags https://github.com/mathis-s/CaravelSoomRV-7.git f:/verilog_sva_gh_scraper/data/full_repos/573956874
git clone --depth 1 --no-tags https://github.com/Pradyumna1312/FFT.git f:/verilog_sva_gh_scraper/data/full_repos/571564521
git clone --depth 1 --no-tags https://github.com/791071565/laser-lidar.git f:/verilog_sva_gh_scraper/data/full_repos/570941939
git clone --depth 1 --no-tags https://github.com/Zhenghao-He/Static-Pipline-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/572781442
git clone --depth 1 --no-tags https://github.com/james61124/Computer-Organization-2022-spring-NYCU.git f:/verilog_sva_gh_scraper/data/full_repos/575141497
git clone --depth 1 --no-tags https://github.com/Deepak42074/SRAM_IMC_MPW7_V2.git f:/verilog_sva_gh_scraper/data/full_repos/573836642
git clone --depth 1 --no-tags https://github.com/IY2002/CPU.git f:/verilog_sva_gh_scraper/data/full_repos/571398585
git clone --depth 1 --no-tags https://github.com/FarzanFani/PipeLine-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/572010110
git clone --depth 1 --no-tags https://github.com/gatecat/one_hot_fpga_gf180.git f:/verilog_sva_gh_scraper/data/full_repos/572563243
git clone --depth 1 --no-tags https://github.com/whodhruvjoshi/RegisterTransferLevel.git f:/verilog_sva_gh_scraper/data/full_repos/575118902
git clone --depth 1 --no-tags https://github.com/thainaraassis/mastermind.git f:/verilog_sva_gh_scraper/data/full_repos/571825516
git clone --depth 1 --no-tags https://github.com/poname/VexRiscv-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/577913130
git clone --depth 1 --no-tags https://github.com/cebarobot/flappy-bird-fpga.git f:/verilog_sva_gh_scraper/data/full_repos/575033262
git clone --depth 1 --no-tags https://github.com/hjzboss/fifo.git f:/verilog_sva_gh_scraper/data/full_repos/574449024
git clone --depth 1 --no-tags https://github.com/OctCarp/SUSTech_CS207-DD_2022f_Project-a-real-car.git f:/verilog_sva_gh_scraper/data/full_repos/576122001
git clone --depth 1 --no-tags https://github.com/yathAg/VSD_HDP.git f:/verilog_sva_gh_scraper/data/full_repos/571030179
git clone --depth 1 --no-tags https://github.com/gregdavill/tt02-serv.git f:/verilog_sva_gh_scraper/data/full_repos/572947916
git clone --depth 1 --no-tags https://github.com/JacobLevinson/DAV_Repo.git f:/verilog_sva_gh_scraper/data/full_repos/577658524
git clone --depth 1 --no-tags https://github.com/yu-niverse/Intro-to-Digital-Circuit-Design.git f:/verilog_sva_gh_scraper/data/full_repos/576543980
git clone --depth 1 --no-tags https://github.com/nhnghia0712/DeepLabV3Plus.git f:/verilog_sva_gh_scraper/data/full_repos/573830506
git clone --depth 1 --no-tags https://github.com/gregdavill/gf180-mpw0-serv.git f:/verilog_sva_gh_scraper/data/full_repos/573314783
git clone --depth 1 --no-tags https://github.com/boolean-function-benchmarks/benchmarks.git f:/verilog_sva_gh_scraper/data/full_repos/577462239
git clone --depth 1 --no-tags https://github.com/baraba6u/Single_Cycle_CPU_RISC-V.git f:/verilog_sva_gh_scraper/data/full_repos/571973037
git clone --depth 1 --no-tags https://github.com/xu842251462/EC551_Final_Project.git f:/verilog_sva_gh_scraper/data/full_repos/575152389
git clone --depth 1 --no-tags https://github.com/liuyuxivapor/riscv_cpu.git f:/verilog_sva_gh_scraper/data/full_repos/572940628
git clone --depth 1 --no-tags https://github.com/MihaiHMO/VSDhdp.git f:/verilog_sva_gh_scraper/data/full_repos/570909068
git clone --depth 1 --no-tags https://github.com/nblei/PUFs.git f:/verilog_sva_gh_scraper/data/full_repos/575929266
git clone --depth 1 --no-tags https://github.com/noemiabril/Minimig-AGA_MiSTer-DE10-Standard.git f:/verilog_sva_gh_scraper/data/full_repos/571222986
git clone --depth 1 --no-tags https://github.com/harshbhosale01/HDLBits.git f:/verilog_sva_gh_scraper/data/full_repos/577451924
git clone --depth 1 --no-tags https://github.com/thehavva/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/577916236
git clone --depth 1 --no-tags https://github.com/cascode-labs/transmute-ADC-SKY130.git f:/verilog_sva_gh_scraper/data/full_repos/576971998
git clone --depth 1 --no-tags https://github.com/santosh2407/FPGA-Controlled-Robotic-Arm-with-Six-Degree-of-Freedom.git f:/verilog_sva_gh_scraper/data/full_repos/572631281
git clone --depth 1 --no-tags https://github.com/RSounder/Deep-Neural-Network-Accelerator.git f:/verilog_sva_gh_scraper/data/full_repos/572713295
git clone --depth 1 --no-tags https://github.com/YAMY1234/Mips-54-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/573115654
git clone --depth 1 --no-tags https://github.com/Khalidmamdou7/floating-point-unit.git f:/verilog_sva_gh_scraper/data/full_repos/577371519
git clone --depth 1 --no-tags https://github.com/FranciscoCross/MIPS-DLX.git f:/verilog_sva_gh_scraper/data/full_repos/572281134
git clone --depth 1 --no-tags https://github.com/nvchuyen/FPGA_Test_GMII_Ethernet.git f:/verilog_sva_gh_scraper/data/full_repos/572319788
git clone --depth 1 --no-tags https://github.com/ChamaraDilshan/Building-a-simple-processor-memory-hierarchy.git f:/verilog_sva_gh_scraper/data/full_repos/574037746
git clone --depth 1 --no-tags https://github.com/crolfes/airisc_efabless.git f:/verilog_sva_gh_scraper/data/full_repos/573826050
git clone --depth 1 --no-tags https://github.com/zhanghongce/ridecore-sqed-symbolic-start.git f:/verilog_sva_gh_scraper/data/full_repos/571963302
git clone --depth 1 --no-tags https://github.com/watz0n/vsd-hdp.git f:/verilog_sva_gh_scraper/data/full_repos/571154739
git clone --depth 1 --no-tags https://github.com/WenqiJiang/HLS-kernel-for-Enzian.git f:/verilog_sva_gh_scraper/data/full_repos/571618206
git clone --depth 1 --no-tags https://github.com/ddm2000/gf180-RAM.git f:/verilog_sva_gh_scraper/data/full_repos/574488943
git clone --depth 1 --no-tags https://github.com/AyaseErii/UCounter.git f:/verilog_sva_gh_scraper/data/full_repos/574256304
git clone --depth 1 --no-tags https://github.com/Vargas1220/Estructura_De_Computadores-ULL.git f:/verilog_sva_gh_scraper/data/full_repos/573116475
git clone --depth 1 --no-tags https://github.com/cpu-dev/caravel_jacaranda-8_GF180.git f:/verilog_sva_gh_scraper/data/full_repos/573152034
git clone --depth 1 --no-tags https://github.com/santoslucas/Snooping-Protocol.git f:/verilog_sva_gh_scraper/data/full_repos/573902356
git clone --depth 1 --no-tags https://github.com/yatindra7/KGP_MiniRISC.git f:/verilog_sva_gh_scraper/data/full_repos/576794140
git clone --depth 1 --no-tags https://github.com/ivanlee1999/Design_A_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/574253373
git clone --depth 1 --no-tags https://github.com/openXC7/iologic-tests.git f:/verilog_sva_gh_scraper/data/full_repos/576088912
git clone --depth 1 --no-tags https://github.com/SudhanshuIIITD/Computer_architecture.git f:/verilog_sva_gh_scraper/data/full_repos/573169971
git clone --depth 1 --no-tags https://github.com/TristenLiu/EC311-Final-Project.git f:/verilog_sva_gh_scraper/data/full_repos/571778464
git clone --depth 1 --no-tags https://github.com/DSP-BEYOND/mycostas.git f:/verilog_sva_gh_scraper/data/full_repos/571457392
git clone --depth 1 --no-tags https://github.com/gatecat/tt02-pic.git f:/verilog_sva_gh_scraper/data/full_repos/573004636
git clone --depth 1 --no-tags https://github.com/AhmedHaridy59/Fast-Fourier-Transform.git f:/verilog_sva_gh_scraper/data/full_repos/575726341
git clone --depth 1 --no-tags https://github.com/nai1ka/MonitorTester_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/576289027
git clone --depth 1 --no-tags https://github.com/carpenterjaeden/FPGA_VideoSoftware.git f:/verilog_sva_gh_scraper/data/full_repos/575548393
git clone --depth 1 --no-tags https://github.com/kavyashree0011/DESIGN_SRAM01.git f:/verilog_sva_gh_scraper/data/full_repos/576184040
git clone --depth 1 --no-tags https://github.com/noemiabril/Genesis_MiSTer-DE10-Standard.git f:/verilog_sva_gh_scraper/data/full_repos/571224825
git clone --depth 1 --no-tags https://github.com/mattvenn/openlane-test-invert.git f:/verilog_sva_gh_scraper/data/full_repos/575967049
git clone --depth 1 --no-tags https://github.com/ramsaycarslaw/card.git f:/verilog_sva_gh_scraper/data/full_repos/575023283
git clone --depth 1 --no-tags https://github.com/jstalex/i2c_master.git f:/verilog_sva_gh_scraper/data/full_repos/574221841
git clone --depth 1 --no-tags https://github.com/shashanknag/Computer-Organization.git f:/verilog_sva_gh_scraper/data/full_repos/576125616
git clone --depth 1 --no-tags https://github.com/noemiabril/Amstrad-PCW_MiSTer-DE1-SoC.git f:/verilog_sva_gh_scraper/data/full_repos/576585851
