# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../lab6.srcs/sources_1/imports/lab7/FSM.v" \
"../../../../lab6.srcs/sources_1/imports/lab7/LSR1.v" \
"../../../../lab6.srcs/sources_1/imports/lab7/LSR2.v" \
"../../../../lab6.srcs/sources_1/imports/lab7/REGISTER.v" \
"../../../../lab6.srcs/sources_1/imports/lab7/adder_sub.v" \
"../../../../lab6.srcs/sources_1/imports/lab7/counter0to5.v" \
"../../../../lab6.srcs/sources_1/imports/lab7/divider.v" \
"../../../../lab6.srcs/sources_1/imports/lab7/hex7seg.v" \
"../../../../lab6.srcs/sim_1/imports/lab7/divider_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
