###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Fri Oct 31 01:27:41 2025
#  Command:           timeDesign -postRoute -hold -pathReports -slackReports...
###############################################################
Path 1: MET Hold Check with Pin U1_RST_SYN/\rst_shift_reg_reg[0] /CK 
Endpoint:   U1_RST_SYN/\rst_shift_reg_reg[0] /SI (v) checked with  leading edge 
of 'DFTCLK'
Beginpoint: U0_clock_divider/o_div_clk_reg_reg/Q (^) triggered by  leading edge 
of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.605
+ Hold                         -0.111
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.594
  Arrival Time                  0.647
  Slack Time                    0.053
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.053 | 
     | scan_clk__L1_I0                                    | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |   -0.039 | 
     | scan_clk__L2_I0                                    | A v -> Y ^  | CLKINVX6M  | 0.011 | 0.012 |   0.026 |   -0.027 | 
     | U1_mux2X1/U1                                       | B ^ -> Y ^  | MX2X2M     | 0.116 | 0.108 |   0.133 |    0.081 | 
     | U0_clock_divider/o_div_clk_reg_reg                 | CK ^ -> Q ^ | SDFFRQX2M  | 0.066 | 0.177 |   0.310 |    0.257 | 
     | U0_clock_divider/o_div_clk_reg__Exclude_0          | A ^ -> Y ^  | BUFX8M     | 0.023 | 0.042 |   0.353 |    0.300 | 
     | U0_clock_divider/FE_PHC9_o_div_clk_reg__Exclude_0_ | A ^ -> Y ^  | DLY3X1M    | 0.075 | 0.270 |   0.623 |    0.570 | 
     | NET                                                |             |            |       |       |         |          | 
     | U0_clock_divider/U32                               | A ^ -> Y v  | INVX2M     | 0.029 | 0.024 |   0.647 |    0.594 | 
     | U1_RST_SYN/\rst_shift_reg_reg[0]                   | SI v        | SDFFRQX2M  | 0.029 | 0.000 |   0.647 |    0.594 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |    0.053 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.009 | 0.014 |   0.014 |    0.067 | 
     | scan_clk__L2_I0                  | A v -> Y ^ | CLKINVX6M  | 0.011 | 0.012 |   0.026 |    0.079 | 
     | U1_mux2X1/U1                     | B ^ -> Y ^ | MX2X2M     | 0.116 | 0.108 |   0.133 |    0.186 | 
     | CLK_UART_M__L1_I0                | A ^ -> Y ^ | BUFX8M     | 0.028 | 0.049 |   0.182 |    0.235 | 
     | CLK_UART_M__L2_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.232 |    0.284 | 
     | CLK_UART_M__L3_I0                | A ^ -> Y ^ | CLKBUFX40M | 0.030 | 0.053 |   0.285 |    0.338 | 
     | CLK_UART_M__L4_I0                | A ^ -> Y v | CLKINVX40M | 0.021 | 0.024 |   0.309 |    0.362 | 
     | CLK_UART_M__L5_I1                | A v -> Y v | BUFX16M    | 0.019 | 0.048 |   0.357 |    0.410 | 
     | CLK_UART_M__L6_I0                | A v -> Y v | CLKBUFX20M | 0.022 | 0.050 |   0.408 |    0.461 | 
     | CLK_UART_M__L7_I0                | A v -> Y v | CLKBUFX20M | 0.022 | 0.051 |   0.459 |    0.512 | 
     | CLK_UART_M__L8_I0                | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.511 |    0.563 | 
     | CLK_UART_M__L9_I0                | A v -> Y v | CLKBUFX20M | 0.036 | 0.064 |   0.574 |    0.627 | 
     | CLK_UART_M__L10_I0               | A v -> Y ^ | CLKINVX40M | 0.026 | 0.028 |   0.603 |    0.655 | 
     | U1_RST_SYN/\rst_shift_reg_reg[0] | CK ^       | SDFFRQX2M  | 0.026 | 0.002 |   0.605 |    0.658 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin U0_TOP_TX/mux/TX_OUT_mux_reg/CK 
Endpoint:   U0_TOP_TX/mux/TX_OUT_mux_reg/SI      (v) checked with  leading edge 
of 'DFTCLK'
Beginpoint: U1_clock_divider/o_div_clk_reg_reg/Q (^) triggered by  leading edge 
of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.593
+ Hold                         -0.111
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.582
  Arrival Time                  0.642
  Slack Time                    0.060
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.060 | 
     | scan_clk__L1_I0                                    | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |   -0.045 | 
     | scan_clk__L2_I0                                    | A v -> Y ^  | CLKINVX6M  | 0.011 | 0.012 |   0.026 |   -0.034 | 
     | U1_mux2X1/U1                                       | B ^ -> Y ^  | MX2X2M     | 0.116 | 0.108 |   0.133 |    0.074 | 
     | U1_clock_divider/o_div_clk_reg_reg                 | CK ^ -> Q ^ | SDFFRQX2M  | 0.070 | 0.179 |   0.312 |    0.253 | 
     | U1_clock_divider/o_div_clk_reg__Exclude_0          | A ^ -> Y ^  | BUFX8M     | 0.021 | 0.042 |   0.354 |    0.294 | 
     | U1_clock_divider/FE_PHC8_o_div_clk_reg__Exclude_0_ | A ^ -> Y ^  | DLY3X1M    | 0.063 | 0.262 |   0.616 |    0.556 | 
     | NET                                                |             |            |       |       |         |          | 
     | U1_clock_divider/U33                               | A ^ -> Y v  | INVX2M     | 0.029 | 0.026 |   0.641 |    0.582 | 
     | U0_TOP_TX/mux/TX_OUT_mux_reg                       | SI v        | SDFFRQX4M  | 0.029 | 0.000 |   0.642 |    0.582 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.060 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.009 | 0.014 |   0.014 |    0.074 | 
     | scan_clk__L2_I1              | A v -> Y v | BUFX18M    | 0.017 | 0.042 |   0.056 |    0.116 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX20M | 0.022 | 0.050 |   0.106 |    0.166 | 
     | scan_clk__L4_I0              | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.158 |    0.217 | 
     | scan_clk__L5_I0              | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.210 |    0.269 | 
     | scan_clk__L6_I0              | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.261 |    0.321 | 
     | scan_clk__L7_I0              | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.313 |    0.373 | 
     | scan_clk__L8_I1              | A v -> Y v | CLKBUFX20M | 0.021 | 0.050 |   0.363 |    0.423 | 
     | scan_clk__L9_I0              | A v -> Y ^ | CLKINVX6M  | 0.018 | 0.018 |   0.381 |    0.441 | 
     | U3_mux2X1/U1                 | B ^ -> Y ^ | MX2X2M     | 0.068 | 0.082 |   0.463 |    0.522 | 
     | TX_CLK_M__L1_I0              | A ^ -> Y ^ | CLKBUFX20M | 0.041 | 0.065 |   0.527 |    0.587 | 
     | TX_CLK_M__L2_I0              | A ^ -> Y v | CLKINVX40M | 0.034 | 0.039 |   0.566 |    0.626 | 
     | TX_CLK_M__L3_I2              | A v -> Y ^ | CLKINVX24M | 0.024 | 0.025 |   0.591 |    0.651 | 
     | U0_TOP_TX/mux/TX_OUT_mux_reg | CK ^       | SDFFRQX4M  | 0.024 | 0.002 |   0.593 |    0.653 | 
     +---------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin U0_DATA_SYNC/\sync_reg_reg[0] /CK 
Endpoint:   U0_DATA_SYNC/\sync_reg_reg[0] /D       (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: U0_RX_TOP/FSM_RX1/data_valid_FSM_reg/Q (^) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.623
+ Hold                         -0.054
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.669
  Arrival Time                  0.738
  Slack Time                    0.069
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.069 | 
     | scan_clk__L1_I0                      | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |   -0.055 | 
     | scan_clk__L2_I1                      | A v -> Y v  | BUFX18M    | 0.017 | 0.042 |   0.056 |   -0.013 | 
     | scan_clk__L3_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.050 |   0.106 |    0.037 | 
     | scan_clk__L4_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.158 |    0.089 | 
     | scan_clk__L5_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.210 |    0.141 | 
     | scan_clk__L6_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.261 |    0.192 | 
     | scan_clk__L7_I0                      | A v -> Y v  | CLKBUFX20M | 0.023 | 0.052 |   0.313 |    0.244 | 
     | scan_clk__L8_I1                      | A v -> Y v  | CLKBUFX20M | 0.021 | 0.050 |   0.363 |    0.294 | 
     | scan_clk__L9_I0                      | A v -> Y ^  | CLKINVX6M  | 0.018 | 0.018 |   0.381 |    0.312 | 
     | U4_mux2X1/U1                         | B ^ -> Y ^  | MX2X2M     | 0.065 | 0.080 |   0.461 |    0.392 | 
     | RX_CLK_M__L1_I0                      | A ^ -> Y v  | CLKINVX6M  | 0.030 | 0.029 |   0.490 |    0.421 | 
     | RX_CLK_M__L2_I0                      | A v -> Y v  | BUFX14M    | 0.029 | 0.058 |   0.548 |    0.479 | 
     | RX_CLK_M__L3_I0                      | A v -> Y ^  | CLKINVX40M | 0.032 | 0.032 |   0.580 |    0.511 | 
     | U0_RX_TOP/FSM_RX1/data_valid_FSM_reg | CK ^ -> Q ^ | SDFFRQX2M  | 0.053 | 0.158 |   0.738 |    0.669 | 
     | U0_DATA_SYNC/\sync_reg_reg[0]        | D ^         | SDFFRQX2M  | 0.053 | 0.000 |   0.738 |    0.669 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^ |            | 0.000 |       |   0.000 |    0.069 | 
     | scan_clk__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.009 | 0.014 |   0.014 |    0.083 | 
     | scan_clk__L2_I1               | A v -> Y v | BUFX18M    | 0.017 | 0.042 |   0.056 |    0.125 | 
     | scan_clk__L3_I0               | A v -> Y v | CLKBUFX20M | 0.022 | 0.050 |   0.106 |    0.175 | 
     | scan_clk__L4_I0               | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.158 |    0.227 | 
     | scan_clk__L5_I0               | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.210 |    0.279 | 
     | scan_clk__L6_I0               | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.261 |    0.330 | 
     | scan_clk__L7_I0               | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.313 |    0.382 | 
     | scan_clk__L8_I0               | A v -> Y ^ | CLKINVX6M  | 0.015 | 0.016 |   0.329 |    0.398 | 
     | U0_mux2X1/U1                  | B ^ -> Y ^ | MX2X8M     | 0.045 | 0.078 |   0.407 |    0.476 | 
     | CLK_R_M__L1_I0                | A ^ -> Y ^ | CLKBUFX12M | 0.054 | 0.073 |   0.480 |    0.549 | 
     | CLK_R_M__L2_I0                | A ^ -> Y v | CLKINVX40M | 0.032 | 0.033 |   0.513 |    0.582 | 
     | CLK_R_M__L3_I1                | A v -> Y ^ | CLKINVX40M | 0.031 | 0.026 |   0.540 |    0.609 | 
     | CLK_R_M__L4_I2                | A ^ -> Y v | CLKINVX40M | 0.031 | 0.040 |   0.580 |    0.649 | 
     | CLK_R_M__L5_I4                | A v -> Y ^ | CLKINVX40M | 0.044 | 0.040 |   0.620 |    0.689 | 
     | U0_DATA_SYNC/\sync_reg_reg[0] | CK ^       | SDFFRQX2M  | 0.044 | 0.003 |   0.623 |    0.692 | 
     +----------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[2] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[2] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[1] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.117
+ Hold                         -0.049
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.168
  Arrival Time                  0.247
  Slack Time                    0.078
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     | U0_CLK_gating/U_LATNCAX2M | ECK ^       |            | 0.078 |       |   0.000 |   -0.078 | 
     | U0_CLK_gating             | Gated_CLK ^ | CLK_gating |       |       |   0.000 |   -0.078 | 
     | ALU_CLK__L1_I0            | A ^ -> Y ^  | CLKBUFX12M | 0.039 | 0.067 |   0.067 |   -0.012 | 
     | ALU_CLK__L2_I0            | A ^ -> Y v  | CLKINVX24M | 0.023 | 0.025 |   0.092 |    0.013 | 
     | ALU_CLK__L3_I0            | A v -> Y ^  | CLKINVX32M | 0.025 | 0.024 |   0.115 |    0.037 | 
     | U0_ALU/\ALU_OUT_reg[1]    | CK ^ -> Q ^ | SDFFRHQX1M | 0.056 | 0.131 |   0.246 |    0.168 | 
     | U0_ALU/\ALU_OUT_reg[2]    | SI ^        | SDFFRHQX1M | 0.056 | 0.000 |   0.247 |    0.168 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     | U0_CLK_gating/U_LATNCAX2M | ECK ^       |            | 0.078 |       |   0.000 |    0.078 | 
     | U0_CLK_gating             | Gated_CLK ^ | CLK_gating |       |       |   0.000 |    0.078 | 
     | ALU_CLK__L1_I0            | A ^ -> Y ^  | CLKBUFX12M | 0.039 | 0.067 |   0.067 |    0.145 | 
     | ALU_CLK__L2_I0            | A ^ -> Y v  | CLKINVX24M | 0.023 | 0.025 |   0.092 |    0.170 | 
     | ALU_CLK__L3_I0            | A v -> Y ^  | CLKINVX32M | 0.025 | 0.024 |   0.115 |    0.193 | 
     | U0_ALU/\ALU_OUT_reg[2]    | CK ^        | SDFFRHQX1M | 0.025 | 0.002 |   0.117 |    0.195 | 
     +-------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[3] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[3] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[2] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.116
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.156
  Arrival Time                  0.244
  Slack Time                    0.088
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     | U0_CLK_gating/U_LATNCAX2M | ECK ^       |            | 0.078 |       |   0.000 |   -0.088 | 
     | U0_CLK_gating             | Gated_CLK ^ | CLK_gating |       |       |   0.000 |   -0.088 | 
     | ALU_CLK__L1_I0            | A ^ -> Y ^  | CLKBUFX12M | 0.039 | 0.067 |   0.067 |   -0.021 | 
     | ALU_CLK__L2_I0            | A ^ -> Y v  | CLKINVX24M | 0.023 | 0.025 |   0.092 |    0.004 | 
     | ALU_CLK__L3_I0            | A v -> Y ^  | CLKINVX32M | 0.025 | 0.024 |   0.115 |    0.027 | 
     | U0_ALU/\ALU_OUT_reg[2]    | CK ^ -> Q ^ | SDFFRHQX1M | 0.052 | 0.129 |   0.244 |    0.156 | 
     | U0_ALU/\ALU_OUT_reg[3]    | SI ^        | SDFFRQX2M  | 0.052 | 0.000 |   0.244 |    0.156 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     | U0_CLK_gating/U_LATNCAX2M | ECK ^       |            | 0.078 |       |   0.000 |    0.088 | 
     | U0_CLK_gating             | Gated_CLK ^ | CLK_gating |       |       |   0.000 |    0.088 | 
     | ALU_CLK__L1_I0            | A ^ -> Y ^  | CLKBUFX12M | 0.039 | 0.067 |   0.067 |    0.154 | 
     | ALU_CLK__L2_I0            | A ^ -> Y v  | CLKINVX24M | 0.023 | 0.025 |   0.092 |    0.179 | 
     | ALU_CLK__L3_I0            | A v -> Y ^  | CLKINVX32M | 0.025 | 0.024 |   0.115 |    0.203 | 
     | U0_ALU/\ALU_OUT_reg[3]    | CK ^        | SDFFRQX2M  | 0.025 | 0.001 |   0.116 |    0.204 | 
     +-------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[1] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[1] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[0] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.117
+ Hold                         -0.050
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.167
  Arrival Time                  0.256
  Slack Time                    0.089
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     | U0_CLK_gating/U_LATNCAX2M | ECK ^       |            | 0.078 |       |   0.000 |   -0.089 | 
     | U0_CLK_gating             | Gated_CLK ^ | CLK_gating |       |       |   0.000 |   -0.089 | 
     | ALU_CLK__L1_I0            | A ^ -> Y ^  | CLKBUFX12M | 0.039 | 0.067 |   0.067 |   -0.022 | 
     | ALU_CLK__L2_I0            | A ^ -> Y v  | CLKINVX24M | 0.023 | 0.025 |   0.092 |    0.003 | 
     | ALU_CLK__L3_I0            | A v -> Y ^  | CLKINVX32M | 0.025 | 0.024 |   0.115 |    0.026 | 
     | U0_ALU/\ALU_OUT_reg[0]    | CK ^ -> Q ^ | SDFFRHQX1M | 0.071 | 0.141 |   0.256 |    0.167 | 
     | U0_ALU/\ALU_OUT_reg[1]    | SI ^        | SDFFRHQX1M | 0.071 | 0.000 |   0.256 |    0.167 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     | U0_CLK_gating/U_LATNCAX2M | ECK ^       |            | 0.078 |       |   0.000 |    0.089 | 
     | U0_CLK_gating             | Gated_CLK ^ | CLK_gating |       |       |   0.000 |    0.089 | 
     | ALU_CLK__L1_I0            | A ^ -> Y ^  | CLKBUFX12M | 0.039 | 0.067 |   0.067 |    0.155 | 
     | ALU_CLK__L2_I0            | A ^ -> Y v  | CLKINVX24M | 0.023 | 0.025 |   0.092 |    0.181 | 
     | ALU_CLK__L3_I0            | A v -> Y ^  | CLKINVX32M | 0.025 | 0.024 |   0.115 |    0.204 | 
     | U0_ALU/\ALU_OUT_reg[1]    | CK ^        | SDFFRHQX1M | 0.025 | 0.002 |   0.117 |    0.206 | 
     +-------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin U0_ASYNC_FIFO/bit_sync_raddr/\R2_reg[1] /CK 
Endpoint:   U0_ASYNC_FIFO/bit_sync_raddr/\R2_reg[1] /D (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[1] /Q (^) triggered by  
leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.625
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.673
  Arrival Time                  0.763
  Slack Time                    0.090
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                         | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.090 | 
     | scan_clk__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |   -0.076 | 
     | scan_clk__L2_I1                         | A v -> Y v  | BUFX18M    | 0.017 | 0.042 |   0.056 |   -0.034 | 
     | scan_clk__L3_I0                         | A v -> Y v  | CLKBUFX20M | 0.022 | 0.050 |   0.106 |    0.016 | 
     | scan_clk__L4_I0                         | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.158 |    0.068 | 
     | scan_clk__L5_I0                         | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.210 |    0.120 | 
     | scan_clk__L6_I0                         | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.261 |    0.171 | 
     | scan_clk__L7_I0                         | A v -> Y v  | CLKBUFX20M | 0.023 | 0.052 |   0.313 |    0.223 | 
     | scan_clk__L8_I0                         | A v -> Y ^  | CLKINVX6M  | 0.015 | 0.016 |   0.329 |    0.239 | 
     | U0_mux2X1/U1                            | B ^ -> Y ^  | MX2X8M     | 0.045 | 0.078 |   0.407 |    0.317 | 
     | CLK_R_M__L1_I0                          | A ^ -> Y ^  | CLKBUFX12M | 0.054 | 0.073 |   0.480 |    0.390 | 
     | CLK_R_M__L2_I0                          | A ^ -> Y v  | CLKINVX40M | 0.032 | 0.033 |   0.513 |    0.423 | 
     | CLK_R_M__L3_I0                          | A v -> Y ^  | CLKINVX40M | 0.032 | 0.027 |   0.540 |    0.450 | 
     | CLK_R_M__L4_I1                          | A ^ -> Y v  | CLKINVX40M | 0.030 | 0.037 |   0.577 |    0.487 | 
     | CLK_R_M__L5_I3                          | A v -> Y ^  | CLKINVX40M | 0.028 | 0.032 |   0.609 |    0.519 | 
     | U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.041 | 0.154 |   0.762 |    0.673 | 
     | U0_ASYNC_FIFO/bit_sync_raddr/\R2_reg[1] | D ^         | SDFFRQX2M  | 0.041 | 0.000 |   0.763 |    0.673 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.090 | 
     | scan_clk__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.009 | 0.014 |   0.014 |    0.104 | 
     | scan_clk__L2_I1                         | A v -> Y v | BUFX18M    | 0.017 | 0.042 |   0.056 |    0.146 | 
     | scan_clk__L3_I0                         | A v -> Y v | CLKBUFX20M | 0.022 | 0.050 |   0.106 |    0.196 | 
     | scan_clk__L4_I0                         | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.158 |    0.248 | 
     | scan_clk__L5_I0                         | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.210 |    0.299 | 
     | scan_clk__L6_I0                         | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.261 |    0.351 | 
     | scan_clk__L7_I0                         | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.313 |    0.403 | 
     | scan_clk__L8_I0                         | A v -> Y ^ | CLKINVX6M  | 0.015 | 0.016 |   0.329 |    0.419 | 
     | U0_mux2X1/U1                            | B ^ -> Y ^ | MX2X8M     | 0.045 | 0.078 |   0.407 |    0.497 | 
     | CLK_R_M__L1_I0                          | A ^ -> Y ^ | CLKBUFX12M | 0.054 | 0.073 |   0.480 |    0.570 | 
     | CLK_R_M__L2_I0                          | A ^ -> Y v | CLKINVX40M | 0.032 | 0.033 |   0.513 |    0.603 | 
     | CLK_R_M__L3_I1                          | A v -> Y ^ | CLKINVX40M | 0.031 | 0.026 |   0.540 |    0.630 | 
     | CLK_R_M__L4_I2                          | A ^ -> Y v | CLKINVX40M | 0.031 | 0.040 |   0.580 |    0.670 | 
     | CLK_R_M__L5_I4                          | A v -> Y ^ | CLKINVX40M | 0.044 | 0.040 |   0.620 |    0.710 | 
     | U0_ASYNC_FIFO/bit_sync_raddr/\R2_reg[1] | CK ^       | SDFFRQX2M  | 0.044 | 0.005 |   0.625 |    0.715 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[0][0] /CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[0][0] /SI (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[4] /Q      (^) triggered by  
leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.624
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.663
  Arrival Time                  0.754
  Slack Time                    0.091
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.091 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |   -0.077 | 
     | scan_clk__L2_I1                             | A v -> Y v  | BUFX18M    | 0.017 | 0.042 |   0.056 |   -0.035 | 
     | scan_clk__L3_I0                             | A v -> Y v  | CLKBUFX20M | 0.022 | 0.050 |   0.106 |    0.015 | 
     | scan_clk__L4_I0                             | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.158 |    0.067 | 
     | scan_clk__L5_I0                             | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.210 |    0.119 | 
     | scan_clk__L6_I0                             | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.261 |    0.170 | 
     | scan_clk__L7_I0                             | A v -> Y v  | CLKBUFX20M | 0.023 | 0.052 |   0.313 |    0.222 | 
     | scan_clk__L8_I1                             | A v -> Y v  | CLKBUFX20M | 0.021 | 0.050 |   0.363 |    0.272 | 
     | scan_clk__L9_I0                             | A v -> Y ^  | CLKINVX6M  | 0.018 | 0.018 |   0.381 |    0.290 | 
     | U3_mux2X1/U1                                | B ^ -> Y ^  | MX2X2M     | 0.068 | 0.082 |   0.463 |    0.372 | 
     | TX_CLK_M__L1_I0                             | A ^ -> Y ^  | CLKBUFX20M | 0.041 | 0.065 |   0.527 |    0.436 | 
     | TX_CLK_M__L2_I0                             | A ^ -> Y v  | CLKINVX40M | 0.034 | 0.039 |   0.566 |    0.475 | 
     | TX_CLK_M__L3_I0                             | A v -> Y ^  | CLKINVX24M | 0.025 | 0.027 |   0.592 |    0.502 | 
     | U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[4]     | CK ^ -> Q ^ | SDFFRQX2M  | 0.062 | 0.161 |   0.754 |    0.663 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[0][0] | SI ^        | SDFFRQX2M  | 0.062 | 0.000 |   0.754 |    0.663 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.091 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.009 | 0.014 |   0.014 |    0.105 | 
     | scan_clk__L2_I1                             | A v -> Y v | BUFX18M    | 0.017 | 0.042 |   0.056 |    0.147 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX20M | 0.022 | 0.050 |   0.106 |    0.197 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.158 |    0.249 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.210 |    0.300 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.261 |    0.352 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.313 |    0.404 | 
     | scan_clk__L8_I0                             | A v -> Y ^ | CLKINVX6M  | 0.015 | 0.016 |   0.329 |    0.420 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X8M     | 0.045 | 0.078 |   0.407 |    0.498 | 
     | CLK_R_M__L1_I0                              | A ^ -> Y ^ | CLKBUFX12M | 0.054 | 0.073 |   0.480 |    0.571 | 
     | CLK_R_M__L2_I0                              | A ^ -> Y v | CLKINVX40M | 0.032 | 0.033 |   0.513 |    0.604 | 
     | CLK_R_M__L3_I0                              | A v -> Y ^ | CLKINVX40M | 0.032 | 0.027 |   0.540 |    0.631 | 
     | CLK_R_M__L4_I0                              | A ^ -> Y v | CLKINVX40M | 0.030 | 0.038 |   0.578 |    0.669 | 
     | CLK_R_M__L5_I1                              | A v -> Y ^ | CLKINVX40M | 0.039 | 0.034 |   0.612 |    0.703 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[0][0] | CK ^       | SDFFRQX2M  | 0.045 | 0.012 |   0.624 |    0.715 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[3] /CK 
Endpoint:   U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[3] /D (^) checked with  
leading edge of 'TX_CLOCK'
Beginpoint: U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[3] /Q (^) triggered by  
leading edge of 'TX_CLOCK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.584
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.631
  Arrival Time                  0.727
  Slack Time                    0.096
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc     |         Cell         |  Slew | Delay | Arrival | Required | 
     |                                         |             |                      |       |       |  Time   |   Time   | 
     |-----------------------------------------+-------------+----------------------+-------+-------+---------+----------| 
     |                                         | UART_CLK ^  |                      | 0.000 |       |   0.000 |   -0.096 | 
     | UART_CLK__L1_I0                         | A ^ -> Y v  | CLKINVX40M           | 0.007 | 0.013 |   0.013 |   -0.083 | 
     | UART_CLK__L2_I0                         | A v -> Y ^  | CLKINVX8M            | 0.013 | 0.013 |   0.026 |   -0.070 | 
     | U1_mux2X1/U1                            | A ^ -> Y ^  | MX2X2M               | 0.116 | 0.102 |   0.128 |    0.032 | 
     | CLK_UART_M__L1_I0                       | A ^ -> Y ^  | BUFX8M               | 0.028 | 0.049 |   0.176 |    0.081 | 
     | CLK_UART_M__L2_I0                       | A ^ -> Y ^  | CLKBUFX24M           | 0.025 | 0.049 |   0.226 |    0.130 | 
     | CLK_UART_M__L3_I0                       | A ^ -> Y ^  | CLKBUFX40M           | 0.030 | 0.053 |   0.279 |    0.183 | 
     | CLK_UART_M__L4_I0                       | A ^ -> Y v  | CLKINVX40M           | 0.021 | 0.024 |   0.303 |    0.208 | 
     | CLK_UART_M__L5_I0                       | A v -> Y ^  | CLKINVX40M           | 0.012 | 0.015 |   0.319 |    0.223 | 
     | U0_clock_divider/U47                    | A ^ -> Y ^  | MX2X2M               | 0.034 | 0.055 |   0.374 |    0.278 | 
     | U0_clock_divider                        | o_div_clk ^ | clock_divider_test_0 |       |       |   0.374 |    0.278 | 
     | U3_mux2X1/U1                            | A ^ -> Y ^  | MX2X2M               | 0.067 | 0.079 |   0.452 |    0.357 | 
     | TX_CLK_M__L1_I0                         | A ^ -> Y ^  | CLKBUFX20M           | 0.041 | 0.064 |   0.517 |    0.421 | 
     | TX_CLK_M__L2_I0                         | A ^ -> Y v  | CLKINVX40M           | 0.034 | 0.039 |   0.555 |    0.460 | 
     | TX_CLK_M__L3_I0                         | A v -> Y ^  | CLKINVX24M           | 0.025 | 0.027 |   0.582 |    0.486 | 
     | U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[3] | CK ^ -> Q ^ | SDFFRQX2M            | 0.036 | 0.145 |   0.727 |    0.631 | 
     | U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[3] | D ^         | SDFFRQX2M            | 0.036 | 0.000 |   0.727 |    0.631 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc     |         Cell         |  Slew | Delay | Arrival | Required | 
     |                                         |             |                      |       |       |  Time   |   Time   | 
     |-----------------------------------------+-------------+----------------------+-------+-------+---------+----------| 
     |                                         | UART_CLK ^  |                      | 0.000 |       |   0.000 |    0.096 | 
     | UART_CLK__L1_I0                         | A ^ -> Y v  | CLKINVX40M           | 0.007 | 0.013 |   0.013 |    0.108 | 
     | UART_CLK__L2_I0                         | A v -> Y ^  | CLKINVX8M            | 0.013 | 0.013 |   0.026 |    0.121 | 
     | U1_mux2X1/U1                            | A ^ -> Y ^  | MX2X2M               | 0.116 | 0.102 |   0.128 |    0.223 | 
     | U0_clock_divider/o_div_clk_reg_reg      | CK ^ -> Q ^ | SDFFRQX2M            | 0.050 | 0.177 |   0.304 |    0.400 | 
     | U0_clock_divider/U47                    | B ^ -> Y ^  | MX2X2M               | 0.034 | 0.070 |   0.374 |    0.470 | 
     | U0_clock_divider                        | o_div_clk ^ | clock_divider_test_0 |       |       |   0.374 |    0.470 | 
     | U3_mux2X1/U1                            | A ^ -> Y ^  | MX2X2M               | 0.067 | 0.079 |   0.453 |    0.549 | 
     | TX_CLK_M__L1_I0                         | A ^ -> Y ^  | CLKBUFX20M           | 0.041 | 0.064 |   0.517 |    0.613 | 
     | TX_CLK_M__L2_I0                         | A ^ -> Y v  | CLKINVX40M           | 0.034 | 0.039 |   0.556 |    0.652 | 
     | TX_CLK_M__L3_I0                         | A v -> Y ^  | CLKINVX24M           | 0.025 | 0.027 |   0.583 |    0.678 | 
     | U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[3] | CK ^        | SDFFRQX2M            | 0.025 | 0.001 |   0.584 |    0.679 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin U0_Register_File/\RdData_reg[0] /CK 
Endpoint:   U0_Register_File/\RdData_reg[0] /SI                 (^) checked 
with  leading edge of 'DFTCLK'
Beginpoint: U0_RX_TOP/strt_check_RX1/strt_glitch_chk_reg_inst/Q (^) triggered 
by  leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.624
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.662
  Arrival Time                  0.758
  Slack Time                    0.096
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                   |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                   | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.096 | 
     | scan_clk__L1_I0                                   | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |   -0.082 | 
     | scan_clk__L2_I1                                   | A v -> Y v  | BUFX18M    | 0.017 | 0.042 |   0.056 |   -0.040 | 
     | scan_clk__L3_I0                                   | A v -> Y v  | CLKBUFX20M | 0.022 | 0.050 |   0.106 |    0.010 | 
     | scan_clk__L4_I0                                   | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.158 |    0.062 | 
     | scan_clk__L5_I0                                   | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.210 |    0.113 | 
     | scan_clk__L6_I0                                   | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.261 |    0.165 | 
     | scan_clk__L7_I0                                   | A v -> Y v  | CLKBUFX20M | 0.023 | 0.052 |   0.313 |    0.217 | 
     | scan_clk__L8_I1                                   | A v -> Y v  | CLKBUFX20M | 0.021 | 0.050 |   0.363 |    0.267 | 
     | scan_clk__L9_I0                                   | A v -> Y ^  | CLKINVX6M  | 0.018 | 0.018 |   0.381 |    0.285 | 
     | U4_mux2X1/U1                                      | B ^ -> Y ^  | MX2X2M     | 0.065 | 0.080 |   0.461 |    0.365 | 
     | RX_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX6M  | 0.030 | 0.029 |   0.490 |    0.393 | 
     | RX_CLK_M__L2_I0                                   | A v -> Y v  | BUFX14M    | 0.029 | 0.058 |   0.548 |    0.452 | 
     | RX_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.032 | 0.032 |   0.580 |    0.484 | 
     | U0_RX_TOP/strt_check_RX1/strt_glitch_chk_reg_inst | CK ^ -> Q ^ | SDFFRQX2M  | 0.085 | 0.178 |   0.757 |    0.661 | 
     | U0_Register_File/\RdData_reg[0]                   | SI ^        | SDFFRQX2M  | 0.085 | 0.000 |   0.758 |    0.662 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |            | 0.000 |       |   0.000 |    0.096 | 
     | scan_clk__L1_I0                 | A ^ -> Y v | CLKINVX40M | 0.009 | 0.014 |   0.014 |    0.110 | 
     | scan_clk__L2_I1                 | A v -> Y v | BUFX18M    | 0.017 | 0.042 |   0.056 |    0.153 | 
     | scan_clk__L3_I0                 | A v -> Y v | CLKBUFX20M | 0.022 | 0.050 |   0.106 |    0.202 | 
     | scan_clk__L4_I0                 | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.158 |    0.254 | 
     | scan_clk__L5_I0                 | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.210 |    0.306 | 
     | scan_clk__L6_I0                 | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.261 |    0.357 | 
     | scan_clk__L7_I0                 | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.313 |    0.410 | 
     | scan_clk__L8_I0                 | A v -> Y ^ | CLKINVX6M  | 0.015 | 0.016 |   0.329 |    0.425 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^ | MX2X8M     | 0.045 | 0.078 |   0.407 |    0.503 | 
     | CLK_R_M__L1_I0                  | A ^ -> Y ^ | CLKBUFX12M | 0.054 | 0.073 |   0.480 |    0.576 | 
     | CLK_R_M__L2_I0                  | A ^ -> Y v | CLKINVX40M | 0.032 | 0.033 |   0.513 |    0.609 | 
     | CLK_R_M__L3_I1                  | A v -> Y ^ | CLKINVX40M | 0.031 | 0.026 |   0.540 |    0.636 | 
     | CLK_R_M__L4_I2                  | A ^ -> Y v | CLKINVX40M | 0.031 | 0.040 |   0.580 |    0.676 | 
     | CLK_R_M__L5_I4                  | A v -> Y ^ | CLKINVX40M | 0.044 | 0.040 |   0.620 |    0.716 | 
     | U0_Register_File/\RdData_reg[0] | CK ^       | SDFFRQX2M  | 0.044 | 0.004 |   0.624 |    0.720 | 
     +------------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[2] /CK 
Endpoint:   U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[2] /SI (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[1] /Q  (^) triggered by  
leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.625
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.666
  Arrival Time                  0.763
  Slack Time                    0.097
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                         | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.097 | 
     | scan_clk__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |   -0.083 | 
     | scan_clk__L2_I1                         | A v -> Y v  | BUFX18M    | 0.017 | 0.042 |   0.056 |   -0.041 | 
     | scan_clk__L3_I0                         | A v -> Y v  | CLKBUFX20M | 0.022 | 0.050 |   0.106 |    0.009 | 
     | scan_clk__L4_I0                         | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.158 |    0.061 | 
     | scan_clk__L5_I0                         | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.210 |    0.112 | 
     | scan_clk__L6_I0                         | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.261 |    0.164 | 
     | scan_clk__L7_I0                         | A v -> Y v  | CLKBUFX20M | 0.023 | 0.052 |   0.313 |    0.216 | 
     | scan_clk__L8_I0                         | A v -> Y ^  | CLKINVX6M  | 0.015 | 0.016 |   0.329 |    0.232 | 
     | U0_mux2X1/U1                            | B ^ -> Y ^  | MX2X8M     | 0.045 | 0.078 |   0.407 |    0.310 | 
     | CLK_R_M__L1_I0                          | A ^ -> Y ^  | CLKBUFX12M | 0.054 | 0.073 |   0.480 |    0.383 | 
     | CLK_R_M__L2_I0                          | A ^ -> Y v  | CLKINVX40M | 0.032 | 0.033 |   0.513 |    0.416 | 
     | CLK_R_M__L3_I0                          | A v -> Y ^  | CLKINVX40M | 0.032 | 0.027 |   0.540 |    0.443 | 
     | CLK_R_M__L4_I1                          | A ^ -> Y v  | CLKINVX40M | 0.030 | 0.037 |   0.577 |    0.480 | 
     | CLK_R_M__L5_I3                          | A v -> Y ^  | CLKINVX40M | 0.028 | 0.032 |   0.609 |    0.512 | 
     | U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.041 | 0.154 |   0.762 |    0.665 | 
     | U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[2] | SI ^        | SDFFRQX2M  | 0.041 | 0.000 |   0.763 |    0.666 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.097 | 
     | scan_clk__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.009 | 0.014 |   0.014 |    0.111 | 
     | scan_clk__L2_I1                         | A v -> Y v | BUFX18M    | 0.017 | 0.042 |   0.056 |    0.154 | 
     | scan_clk__L3_I0                         | A v -> Y v | CLKBUFX20M | 0.022 | 0.050 |   0.106 |    0.203 | 
     | scan_clk__L4_I0                         | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.158 |    0.255 | 
     | scan_clk__L5_I0                         | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.210 |    0.307 | 
     | scan_clk__L6_I0                         | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.261 |    0.358 | 
     | scan_clk__L7_I0                         | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.313 |    0.411 | 
     | scan_clk__L8_I0                         | A v -> Y ^ | CLKINVX6M  | 0.015 | 0.016 |   0.329 |    0.426 | 
     | U0_mux2X1/U1                            | B ^ -> Y ^ | MX2X8M     | 0.045 | 0.078 |   0.407 |    0.504 | 
     | CLK_R_M__L1_I0                          | A ^ -> Y ^ | CLKBUFX12M | 0.054 | 0.073 |   0.480 |    0.577 | 
     | CLK_R_M__L2_I0                          | A ^ -> Y v | CLKINVX40M | 0.032 | 0.033 |   0.513 |    0.610 | 
     | CLK_R_M__L3_I1                          | A v -> Y ^ | CLKINVX40M | 0.031 | 0.026 |   0.540 |    0.637 | 
     | CLK_R_M__L4_I2                          | A ^ -> Y v | CLKINVX40M | 0.031 | 0.040 |   0.580 |    0.677 | 
     | CLK_R_M__L5_I4                          | A v -> Y ^ | CLKINVX40M | 0.044 | 0.040 |   0.620 |    0.717 | 
     | U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[2] | CK ^       | SDFFRQX2M  | 0.044 | 0.005 |   0.625 |    0.722 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[2] /CK 
Endpoint:   U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[2] /D (^) checked with  
leading edge of 'TX_CLOCK'
Beginpoint: U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[2] /Q (^) triggered by  
leading edge of 'TX_CLOCK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.584
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.632
  Arrival Time                  0.729
  Slack Time                    0.098
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc     |         Cell         |  Slew | Delay | Arrival | Required | 
     |                                         |             |                      |       |       |  Time   |   Time   | 
     |-----------------------------------------+-------------+----------------------+-------+-------+---------+----------| 
     |                                         | UART_CLK ^  |                      | 0.000 |       |   0.000 |   -0.098 | 
     | UART_CLK__L1_I0                         | A ^ -> Y v  | CLKINVX40M           | 0.007 | 0.013 |   0.013 |   -0.085 | 
     | UART_CLK__L2_I0                         | A v -> Y ^  | CLKINVX8M            | 0.013 | 0.013 |   0.026 |   -0.072 | 
     | U1_mux2X1/U1                            | A ^ -> Y ^  | MX2X2M               | 0.116 | 0.102 |   0.128 |    0.030 | 
     | CLK_UART_M__L1_I0                       | A ^ -> Y ^  | BUFX8M               | 0.028 | 0.049 |   0.176 |    0.079 | 
     | CLK_UART_M__L2_I0                       | A ^ -> Y ^  | CLKBUFX24M           | 0.025 | 0.049 |   0.226 |    0.128 | 
     | CLK_UART_M__L3_I0                       | A ^ -> Y ^  | CLKBUFX40M           | 0.030 | 0.053 |   0.279 |    0.182 | 
     | CLK_UART_M__L4_I0                       | A ^ -> Y v  | CLKINVX40M           | 0.021 | 0.024 |   0.303 |    0.206 | 
     | CLK_UART_M__L5_I0                       | A v -> Y ^  | CLKINVX40M           | 0.012 | 0.015 |   0.319 |    0.221 | 
     | U0_clock_divider/U47                    | A ^ -> Y ^  | MX2X2M               | 0.034 | 0.055 |   0.374 |    0.276 | 
     | U0_clock_divider                        | o_div_clk ^ | clock_divider_test_0 |       |       |   0.374 |    0.276 | 
     | U3_mux2X1/U1                            | A ^ -> Y ^  | MX2X2M               | 0.067 | 0.079 |   0.452 |    0.355 | 
     | TX_CLK_M__L1_I0                         | A ^ -> Y ^  | CLKBUFX20M           | 0.041 | 0.064 |   0.517 |    0.419 | 
     | TX_CLK_M__L2_I0                         | A ^ -> Y v  | CLKINVX40M           | 0.034 | 0.039 |   0.555 |    0.458 | 
     | TX_CLK_M__L3_I0                         | A v -> Y ^  | CLKINVX24M           | 0.025 | 0.027 |   0.582 |    0.485 | 
     | U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[2] | CK ^ -> Q ^ | SDFFRQX2M            | 0.038 | 0.147 |   0.729 |    0.632 | 
     | U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[2] | D ^         | SDFFRQX2M            | 0.038 | 0.000 |   0.729 |    0.632 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc     |         Cell         |  Slew | Delay | Arrival | Required | 
     |                                         |             |                      |       |       |  Time   |   Time   | 
     |-----------------------------------------+-------------+----------------------+-------+-------+---------+----------| 
     |                                         | UART_CLK ^  |                      | 0.000 |       |   0.000 |    0.098 | 
     | UART_CLK__L1_I0                         | A ^ -> Y v  | CLKINVX40M           | 0.007 | 0.013 |   0.013 |    0.110 | 
     | UART_CLK__L2_I0                         | A v -> Y ^  | CLKINVX8M            | 0.013 | 0.013 |   0.026 |    0.123 | 
     | U1_mux2X1/U1                            | A ^ -> Y ^  | MX2X2M               | 0.116 | 0.102 |   0.128 |    0.225 | 
     | U0_clock_divider/o_div_clk_reg_reg      | CK ^ -> Q ^ | SDFFRQX2M            | 0.050 | 0.177 |   0.304 |    0.402 | 
     | U0_clock_divider/U47                    | B ^ -> Y ^  | MX2X2M               | 0.034 | 0.070 |   0.374 |    0.472 | 
     | U0_clock_divider                        | o_div_clk ^ | clock_divider_test_0 |       |       |   0.374 |    0.472 | 
     | U3_mux2X1/U1                            | A ^ -> Y ^  | MX2X2M               | 0.067 | 0.079 |   0.453 |    0.550 | 
     | TX_CLK_M__L1_I0                         | A ^ -> Y ^  | CLKBUFX20M           | 0.041 | 0.064 |   0.517 |    0.615 | 
     | TX_CLK_M__L2_I0                         | A ^ -> Y v  | CLKINVX40M           | 0.034 | 0.039 |   0.556 |    0.654 | 
     | TX_CLK_M__L3_I0                         | A v -> Y ^  | CLKINVX24M           | 0.025 | 0.027 |   0.583 |    0.680 | 
     | U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[2] | CK ^        | SDFFRQX2M            | 0.025 | 0.001 |   0.584 |    0.682 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[1] /CK 
Endpoint:   U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[1] /D (^) checked with  
leading edge of 'TX_CLOCK'
Beginpoint: U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[1] /Q (^) triggered by  
leading edge of 'TX_CLOCK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.584
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.632
  Arrival Time                  0.730
  Slack Time                    0.099
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc     |         Cell         |  Slew | Delay | Arrival | Required | 
     |                                         |             |                      |       |       |  Time   |   Time   | 
     |-----------------------------------------+-------------+----------------------+-------+-------+---------+----------| 
     |                                         | UART_CLK ^  |                      | 0.000 |       |   0.000 |   -0.099 | 
     | UART_CLK__L1_I0                         | A ^ -> Y v  | CLKINVX40M           | 0.007 | 0.013 |   0.013 |   -0.086 | 
     | UART_CLK__L2_I0                         | A v -> Y ^  | CLKINVX8M            | 0.013 | 0.013 |   0.026 |   -0.073 | 
     | U1_mux2X1/U1                            | A ^ -> Y ^  | MX2X2M               | 0.116 | 0.102 |   0.128 |    0.029 | 
     | CLK_UART_M__L1_I0                       | A ^ -> Y ^  | BUFX8M               | 0.028 | 0.049 |   0.176 |    0.078 | 
     | CLK_UART_M__L2_I0                       | A ^ -> Y ^  | CLKBUFX24M           | 0.025 | 0.049 |   0.226 |    0.127 | 
     | CLK_UART_M__L3_I0                       | A ^ -> Y ^  | CLKBUFX40M           | 0.030 | 0.053 |   0.279 |    0.181 | 
     | CLK_UART_M__L4_I0                       | A ^ -> Y v  | CLKINVX40M           | 0.021 | 0.024 |   0.303 |    0.205 | 
     | CLK_UART_M__L5_I0                       | A v -> Y ^  | CLKINVX40M           | 0.012 | 0.015 |   0.319 |    0.220 | 
     | U0_clock_divider/U47                    | A ^ -> Y ^  | MX2X2M               | 0.034 | 0.055 |   0.374 |    0.275 | 
     | U0_clock_divider                        | o_div_clk ^ | clock_divider_test_0 |       |       |   0.374 |    0.275 | 
     | U3_mux2X1/U1                            | A ^ -> Y ^  | MX2X2M               | 0.067 | 0.079 |   0.452 |    0.354 | 
     | TX_CLK_M__L1_I0                         | A ^ -> Y ^  | CLKBUFX20M           | 0.041 | 0.064 |   0.517 |    0.418 | 
     | TX_CLK_M__L2_I0                         | A ^ -> Y v  | CLKINVX40M           | 0.034 | 0.039 |   0.555 |    0.457 | 
     | TX_CLK_M__L3_I0                         | A v -> Y ^  | CLKINVX24M           | 0.025 | 0.027 |   0.582 |    0.483 | 
     | U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[1] | CK ^ -> Q ^ | SDFFRQX2M            | 0.040 | 0.148 |   0.730 |    0.632 | 
     | U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[1] | D ^         | SDFFRQX2M            | 0.040 | 0.000 |   0.730 |    0.632 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc     |         Cell         |  Slew | Delay | Arrival | Required | 
     |                                         |             |                      |       |       |  Time   |   Time   | 
     |-----------------------------------------+-------------+----------------------+-------+-------+---------+----------| 
     |                                         | UART_CLK ^  |                      | 0.000 |       |   0.000 |    0.099 | 
     | UART_CLK__L1_I0                         | A ^ -> Y v  | CLKINVX40M           | 0.007 | 0.013 |   0.013 |    0.111 | 
     | UART_CLK__L2_I0                         | A v -> Y ^  | CLKINVX8M            | 0.013 | 0.013 |   0.026 |    0.124 | 
     | U1_mux2X1/U1                            | A ^ -> Y ^  | MX2X2M               | 0.116 | 0.102 |   0.128 |    0.226 | 
     | U0_clock_divider/o_div_clk_reg_reg      | CK ^ -> Q ^ | SDFFRQX2M            | 0.050 | 0.177 |   0.304 |    0.403 | 
     | U0_clock_divider/U47                    | B ^ -> Y ^  | MX2X2M               | 0.034 | 0.070 |   0.374 |    0.473 | 
     | U0_clock_divider                        | o_div_clk ^ | clock_divider_test_0 |       |       |   0.374 |    0.473 | 
     | U3_mux2X1/U1                            | A ^ -> Y ^  | MX2X2M               | 0.067 | 0.079 |   0.453 |    0.552 | 
     | TX_CLK_M__L1_I0                         | A ^ -> Y ^  | CLKBUFX20M           | 0.041 | 0.064 |   0.517 |    0.616 | 
     | TX_CLK_M__L2_I0                         | A ^ -> Y v  | CLKINVX40M           | 0.034 | 0.039 |   0.556 |    0.655 | 
     | TX_CLK_M__L3_I0                         | A v -> Y ^  | CLKINVX24M           | 0.025 | 0.027 |   0.583 |    0.681 | 
     | U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[1] | CK ^        | SDFFRQX2M            | 0.025 | 0.002 |   0.584 |    0.683 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin U0_RST_SYN/\rst_shift_reg_reg[1] /CK 
Endpoint:   U0_RST_SYN/\rst_shift_reg_reg[1] /D (^) checked with  leading edge 
of 'DFTCLK'
Beginpoint: U0_RST_SYN/\rst_shift_reg_reg[0] /Q (^) triggered by  leading edge 
of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.621
+ Hold                         -0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.665
  Arrival Time                  0.765
  Slack Time                    0.101
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.101 | 
     | scan_clk__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |   -0.086 | 
     | scan_clk__L2_I1                  | A v -> Y v  | BUFX18M    | 0.017 | 0.042 |   0.056 |   -0.044 | 
     | scan_clk__L3_I0                  | A v -> Y v  | CLKBUFX20M | 0.022 | 0.050 |   0.106 |    0.006 | 
     | scan_clk__L4_I0                  | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.158 |    0.057 | 
     | scan_clk__L5_I0                  | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.210 |    0.109 | 
     | scan_clk__L6_I0                  | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.261 |    0.160 | 
     | scan_clk__L7_I0                  | A v -> Y v  | CLKBUFX20M | 0.023 | 0.052 |   0.313 |    0.213 | 
     | scan_clk__L8_I0                  | A v -> Y ^  | CLKINVX6M  | 0.015 | 0.016 |   0.329 |    0.228 | 
     | U0_mux2X1/U1                     | B ^ -> Y ^  | MX2X8M     | 0.045 | 0.078 |   0.407 |    0.307 | 
     | CLK_R_M__L1_I0                   | A ^ -> Y ^  | CLKBUFX12M | 0.054 | 0.073 |   0.480 |    0.379 | 
     | CLK_R_M__L2_I0                   | A ^ -> Y v  | CLKINVX40M | 0.032 | 0.033 |   0.513 |    0.413 | 
     | CLK_R_M__L3_I1                   | A v -> Y ^  | CLKINVX40M | 0.031 | 0.026 |   0.540 |    0.439 | 
     | CLK_R_M__L4_I2                   | A ^ -> Y v  | CLKINVX40M | 0.031 | 0.040 |   0.580 |    0.479 | 
     | CLK_R_M__L5_I5                   | A v -> Y ^  | CLKINVX40M | 0.031 | 0.032 |   0.612 |    0.511 | 
     | U0_RST_SYN/\rst_shift_reg_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.035 | 0.154 |   0.765 |    0.665 | 
     | U0_RST_SYN/\rst_shift_reg_reg[1] | D ^         | SDFFRQX1M  | 0.035 | 0.000 |   0.765 |    0.665 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |    0.101 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.009 | 0.014 |   0.014 |    0.115 | 
     | scan_clk__L2_I1                  | A v -> Y v | BUFX18M    | 0.017 | 0.042 |   0.056 |    0.157 | 
     | scan_clk__L3_I0                  | A v -> Y v | CLKBUFX20M | 0.022 | 0.050 |   0.106 |    0.207 | 
     | scan_clk__L4_I0                  | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.158 |    0.258 | 
     | scan_clk__L5_I0                  | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.210 |    0.310 | 
     | scan_clk__L6_I0                  | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.261 |    0.362 | 
     | scan_clk__L7_I0                  | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.313 |    0.414 | 
     | scan_clk__L8_I0                  | A v -> Y ^ | CLKINVX6M  | 0.015 | 0.016 |   0.329 |    0.430 | 
     | U0_mux2X1/U1                     | B ^ -> Y ^ | MX2X8M     | 0.045 | 0.078 |   0.407 |    0.508 | 
     | CLK_R_M__L1_I0                   | A ^ -> Y ^ | CLKBUFX12M | 0.054 | 0.073 |   0.480 |    0.581 | 
     | CLK_R_M__L2_I0                   | A ^ -> Y v | CLKINVX40M | 0.032 | 0.033 |   0.513 |    0.614 | 
     | CLK_R_M__L3_I1                   | A v -> Y ^ | CLKINVX40M | 0.031 | 0.026 |   0.540 |    0.640 | 
     | CLK_R_M__L4_I2                   | A ^ -> Y v | CLKINVX40M | 0.031 | 0.040 |   0.580 |    0.680 | 
     | CLK_R_M__L5_I5                   | A v -> Y ^ | CLKINVX40M | 0.031 | 0.032 |   0.612 |    0.713 | 
     | U0_RST_SYN/\rst_shift_reg_reg[1] | CK ^       | SDFFRQX1M  | 0.035 | 0.009 |   0.621 |    0.722 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin U0_DATA_SYNC/\sync_reg_reg[1] /CK 
Endpoint:   U0_DATA_SYNC/\sync_reg_reg[1] /D (^) checked with  leading edge of 
'REF_CLK1'
Beginpoint: U0_DATA_SYNC/\sync_reg_reg[0] /Q (^) triggered by  leading edge of 
'REF_CLK1'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.320
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.368
  Arrival Time                  0.470
  Slack Time                    0.102
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |             |            |       |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^   |            | 0.000 |       |   0.000 |   -0.102 | 
     | REF_CLK__L1_I0                | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |   -0.090 | 
     | REF_CLK__L2_I0                | A v -> Y ^  | CLKINVX8M  | 0.013 | 0.013 |   0.025 |   -0.077 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^  | MX2X8M     | 0.046 | 0.079 |   0.104 |    0.002 | 
     | CLK_R_M__L1_I0                | A ^ -> Y ^  | CLKBUFX12M | 0.054 | 0.073 |   0.176 |    0.075 | 
     | CLK_R_M__L2_I0                | A ^ -> Y v  | CLKINVX40M | 0.032 | 0.033 |   0.210 |    0.108 | 
     | CLK_R_M__L3_I1                | A v -> Y ^  | CLKINVX40M | 0.031 | 0.026 |   0.236 |    0.134 | 
     | CLK_R_M__L4_I2                | A ^ -> Y v  | CLKINVX40M | 0.031 | 0.040 |   0.276 |    0.175 | 
     | CLK_R_M__L5_I4                | A v -> Y ^  | CLKINVX40M | 0.044 | 0.040 |   0.317 |    0.215 | 
     | U0_DATA_SYNC/\sync_reg_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.041 | 0.153 |   0.470 |    0.368 | 
     | U0_DATA_SYNC/\sync_reg_reg[1] | D ^         | SDFFRQX2M  | 0.041 | 0.000 |   0.470 |    0.368 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |            | 0.000 |       |   0.000 |    0.102 | 
     | REF_CLK__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.114 | 
     | REF_CLK__L2_I0                | A v -> Y ^ | CLKINVX8M  | 0.013 | 0.013 |   0.025 |    0.127 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X8M     | 0.046 | 0.079 |   0.104 |    0.206 | 
     | CLK_R_M__L1_I0                | A ^ -> Y ^ | CLKBUFX12M | 0.054 | 0.073 |   0.177 |    0.279 | 
     | CLK_R_M__L2_I0                | A ^ -> Y v | CLKINVX40M | 0.032 | 0.033 |   0.210 |    0.312 | 
     | CLK_R_M__L3_I1                | A v -> Y ^ | CLKINVX40M | 0.031 | 0.026 |   0.236 |    0.338 | 
     | CLK_R_M__L4_I2                | A ^ -> Y v | CLKINVX40M | 0.031 | 0.040 |   0.277 |    0.378 | 
     | CLK_R_M__L5_I4                | A v -> Y ^ | CLKINVX40M | 0.044 | 0.040 |   0.317 |    0.419 | 
     | U0_DATA_SYNC/\sync_reg_reg[1] | CK ^       | SDFFRQX2M  | 0.044 | 0.004 |   0.320 |    0.422 | 
     +----------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[4] /CK 
Endpoint:   U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[4] /D (^) checked with  
leading edge of 'TX_CLOCK'
Beginpoint: U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[4] /Q (^) triggered by  
leading edge of 'TX_CLOCK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.583
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.630
  Arrival Time                  0.732
  Slack Time                    0.102
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc     |         Cell         |  Slew | Delay | Arrival | Required | 
     |                                         |             |                      |       |       |  Time   |   Time   | 
     |-----------------------------------------+-------------+----------------------+-------+-------+---------+----------| 
     |                                         | UART_CLK ^  |                      | 0.000 |       |   0.000 |   -0.102 | 
     | UART_CLK__L1_I0                         | A ^ -> Y v  | CLKINVX40M           | 0.007 | 0.013 |   0.013 |   -0.089 | 
     | UART_CLK__L2_I0                         | A v -> Y ^  | CLKINVX8M            | 0.013 | 0.013 |   0.026 |   -0.076 | 
     | U1_mux2X1/U1                            | A ^ -> Y ^  | MX2X2M               | 0.116 | 0.102 |   0.128 |    0.026 | 
     | CLK_UART_M__L1_I0                       | A ^ -> Y ^  | BUFX8M               | 0.028 | 0.049 |   0.176 |    0.074 | 
     | CLK_UART_M__L2_I0                       | A ^ -> Y ^  | CLKBUFX24M           | 0.025 | 0.049 |   0.226 |    0.124 | 
     | CLK_UART_M__L3_I0                       | A ^ -> Y ^  | CLKBUFX40M           | 0.030 | 0.053 |   0.279 |    0.177 | 
     | CLK_UART_M__L4_I0                       | A ^ -> Y v  | CLKINVX40M           | 0.021 | 0.024 |   0.303 |    0.201 | 
     | CLK_UART_M__L5_I0                       | A v -> Y ^  | CLKINVX40M           | 0.012 | 0.015 |   0.319 |    0.217 | 
     | U0_clock_divider/U47                    | A ^ -> Y ^  | MX2X2M               | 0.034 | 0.055 |   0.374 |    0.272 | 
     | U0_clock_divider                        | o_div_clk ^ | clock_divider_test_0 |       |       |   0.374 |    0.272 | 
     | U3_mux2X1/U1                            | A ^ -> Y ^  | MX2X2M               | 0.067 | 0.079 |   0.452 |    0.350 | 
     | TX_CLK_M__L1_I0                         | A ^ -> Y ^  | CLKBUFX20M           | 0.041 | 0.064 |   0.517 |    0.415 | 
     | TX_CLK_M__L2_I0                         | A ^ -> Y v  | CLKINVX40M           | 0.034 | 0.039 |   0.555 |    0.453 | 
     | TX_CLK_M__L3_I0                         | A v -> Y ^  | CLKINVX24M           | 0.025 | 0.027 |   0.582 |    0.480 | 
     | U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[4] | CK ^ -> Q ^ | SDFFRQX2M            | 0.043 | 0.150 |   0.732 |    0.630 | 
     | U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[4] | D ^         | SDFFRQX2M            | 0.043 | 0.000 |   0.732 |    0.630 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc     |         Cell         |  Slew | Delay | Arrival | Required | 
     |                                         |             |                      |       |       |  Time   |   Time   | 
     |-----------------------------------------+-------------+----------------------+-------+-------+---------+----------| 
     |                                         | UART_CLK ^  |                      | 0.000 |       |   0.000 |    0.102 | 
     | UART_CLK__L1_I0                         | A ^ -> Y v  | CLKINVX40M           | 0.007 | 0.013 |   0.013 |    0.115 | 
     | UART_CLK__L2_I0                         | A v -> Y ^  | CLKINVX8M            | 0.013 | 0.013 |   0.026 |    0.128 | 
     | U1_mux2X1/U1                            | A ^ -> Y ^  | MX2X2M               | 0.116 | 0.102 |   0.128 |    0.230 | 
     | U0_clock_divider/o_div_clk_reg_reg      | CK ^ -> Q ^ | SDFFRQX2M            | 0.050 | 0.177 |   0.304 |    0.406 | 
     | U0_clock_divider/U47                    | B ^ -> Y ^  | MX2X2M               | 0.034 | 0.070 |   0.374 |    0.476 | 
     | U0_clock_divider                        | o_div_clk ^ | clock_divider_test_0 |       |       |   0.374 |    0.476 | 
     | U3_mux2X1/U1                            | A ^ -> Y ^  | MX2X2M               | 0.067 | 0.079 |   0.453 |    0.555 | 
     | TX_CLK_M__L1_I0                         | A ^ -> Y ^  | CLKBUFX20M           | 0.041 | 0.064 |   0.517 |    0.619 | 
     | TX_CLK_M__L2_I0                         | A ^ -> Y v  | CLKINVX40M           | 0.034 | 0.039 |   0.556 |    0.658 | 
     | TX_CLK_M__L3_I0                         | A v -> Y ^  | CLKINVX24M           | 0.025 | 0.027 |   0.583 |    0.685 | 
     | U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[4] | CK ^        | SDFFRQX2M            | 0.025 | 0.000 |   0.583 |    0.685 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[0] /CK 
Endpoint:   U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[0] /D (^) checked with  
leading edge of 'TX_CLOCK'
Beginpoint: U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[0] /Q (^) triggered by  
leading edge of 'TX_CLOCK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.584
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.631
  Arrival Time                  0.733
  Slack Time                    0.102
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc     |         Cell         |  Slew | Delay | Arrival | Required | 
     |                                         |             |                      |       |       |  Time   |   Time   | 
     |-----------------------------------------+-------------+----------------------+-------+-------+---------+----------| 
     |                                         | UART_CLK ^  |                      | 0.000 |       |   0.000 |   -0.102 | 
     | UART_CLK__L1_I0                         | A ^ -> Y v  | CLKINVX40M           | 0.007 | 0.013 |   0.013 |   -0.089 | 
     | UART_CLK__L2_I0                         | A v -> Y ^  | CLKINVX8M            | 0.013 | 0.013 |   0.026 |   -0.076 | 
     | U1_mux2X1/U1                            | A ^ -> Y ^  | MX2X2M               | 0.116 | 0.102 |   0.128 |    0.026 | 
     | CLK_UART_M__L1_I0                       | A ^ -> Y ^  | BUFX8M               | 0.028 | 0.049 |   0.176 |    0.074 | 
     | CLK_UART_M__L2_I0                       | A ^ -> Y ^  | CLKBUFX24M           | 0.025 | 0.049 |   0.226 |    0.124 | 
     | CLK_UART_M__L3_I0                       | A ^ -> Y ^  | CLKBUFX40M           | 0.030 | 0.053 |   0.279 |    0.177 | 
     | CLK_UART_M__L4_I0                       | A ^ -> Y v  | CLKINVX40M           | 0.021 | 0.024 |   0.303 |    0.201 | 
     | CLK_UART_M__L5_I0                       | A v -> Y ^  | CLKINVX40M           | 0.012 | 0.015 |   0.319 |    0.217 | 
     | U0_clock_divider/U47                    | A ^ -> Y ^  | MX2X2M               | 0.034 | 0.055 |   0.374 |    0.272 | 
     | U0_clock_divider                        | o_div_clk ^ | clock_divider_test_0 |       |       |   0.374 |    0.272 | 
     | U3_mux2X1/U1                            | A ^ -> Y ^  | MX2X2M               | 0.067 | 0.079 |   0.452 |    0.350 | 
     | TX_CLK_M__L1_I0                         | A ^ -> Y ^  | CLKBUFX20M           | 0.041 | 0.064 |   0.517 |    0.415 | 
     | TX_CLK_M__L2_I0                         | A ^ -> Y v  | CLKINVX40M           | 0.034 | 0.039 |   0.555 |    0.453 | 
     | TX_CLK_M__L3_I0                         | A v -> Y ^  | CLKINVX24M           | 0.025 | 0.027 |   0.582 |    0.480 | 
     | U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[0] | CK ^ -> Q ^ | SDFFRQX2M            | 0.044 | 0.151 |   0.733 |    0.631 | 
     | U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[0] | D ^         | SDFFRQX2M            | 0.044 | 0.000 |   0.733 |    0.631 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc     |         Cell         |  Slew | Delay | Arrival | Required | 
     |                                         |             |                      |       |       |  Time   |   Time   | 
     |-----------------------------------------+-------------+----------------------+-------+-------+---------+----------| 
     |                                         | UART_CLK ^  |                      | 0.000 |       |   0.000 |    0.102 | 
     | UART_CLK__L1_I0                         | A ^ -> Y v  | CLKINVX40M           | 0.007 | 0.013 |   0.013 |    0.115 | 
     | UART_CLK__L2_I0                         | A v -> Y ^  | CLKINVX8M            | 0.013 | 0.013 |   0.026 |    0.128 | 
     | U1_mux2X1/U1                            | A ^ -> Y ^  | MX2X2M               | 0.116 | 0.102 |   0.128 |    0.230 | 
     | U0_clock_divider/o_div_clk_reg_reg      | CK ^ -> Q ^ | SDFFRQX2M            | 0.050 | 0.177 |   0.304 |    0.406 | 
     | U0_clock_divider/U47                    | B ^ -> Y ^  | MX2X2M               | 0.034 | 0.070 |   0.374 |    0.476 | 
     | U0_clock_divider                        | o_div_clk ^ | clock_divider_test_0 |       |       |   0.374 |    0.476 | 
     | U3_mux2X1/U1                            | A ^ -> Y ^  | MX2X2M               | 0.067 | 0.079 |   0.453 |    0.555 | 
     | TX_CLK_M__L1_I0                         | A ^ -> Y ^  | CLKBUFX20M           | 0.041 | 0.064 |   0.517 |    0.619 | 
     | TX_CLK_M__L2_I0                         | A ^ -> Y v  | CLKINVX40M           | 0.034 | 0.039 |   0.556 |    0.658 | 
     | TX_CLK_M__L3_I0                         | A v -> Y ^  | CLKINVX24M           | 0.025 | 0.027 |   0.583 |    0.685 | 
     | U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[0] | CK ^        | SDFFRQX2M            | 0.025 | 0.001 |   0.584 |    0.686 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin U0_ASYNC_FIFO/bit_sync_raddr/\R2_reg[0] /CK 
Endpoint:   U0_ASYNC_FIFO/bit_sync_raddr/\R2_reg[0] /D (^) checked with  
leading edge of 'REF_CLK1'
Beginpoint: U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[0] /Q (^) triggered by  
leading edge of 'REF_CLK1'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.311
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.358
  Arrival Time                  0.462
  Slack Time                    0.103
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                         | REF_CLK ^   |            | 0.000 |       |   0.000 |   -0.103 | 
     | REF_CLK__L1_I0                          | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |   -0.092 | 
     | REF_CLK__L2_I0                          | A v -> Y ^  | CLKINVX8M  | 0.013 | 0.013 |   0.025 |   -0.079 | 
     | U0_mux2X1/U1                            | A ^ -> Y ^  | MX2X8M     | 0.046 | 0.079 |   0.104 |    0.000 | 
     | CLK_R_M__L1_I0                          | A ^ -> Y ^  | CLKBUFX12M | 0.054 | 0.073 |   0.176 |    0.073 | 
     | CLK_R_M__L2_I0                          | A ^ -> Y v  | CLKINVX40M | 0.032 | 0.033 |   0.210 |    0.106 | 
     | CLK_R_M__L3_I0                          | A v -> Y ^  | CLKINVX40M | 0.032 | 0.027 |   0.237 |    0.133 | 
     | CLK_R_M__L4_I1                          | A ^ -> Y v  | CLKINVX40M | 0.030 | 0.037 |   0.274 |    0.170 | 
     | CLK_R_M__L5_I3                          | A v -> Y ^  | CLKINVX40M | 0.028 | 0.032 |   0.306 |    0.202 | 
     | U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.045 | 0.156 |   0.462 |    0.358 | 
     | U0_ASYNC_FIFO/bit_sync_raddr/\R2_reg[0] | D ^         | SDFFRQX2M  | 0.045 | 0.000 |   0.462 |    0.358 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                         | REF_CLK ^  |            | 0.000 |       |   0.000 |    0.103 | 
     | REF_CLK__L1_I0                          | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.115 | 
     | REF_CLK__L2_I0                          | A v -> Y ^ | CLKINVX8M  | 0.013 | 0.013 |   0.025 |    0.128 | 
     | U0_mux2X1/U1                            | A ^ -> Y ^ | MX2X8M     | 0.046 | 0.079 |   0.104 |    0.207 | 
     | CLK_R_M__L1_I0                          | A ^ -> Y ^ | CLKBUFX12M | 0.054 | 0.073 |   0.177 |    0.280 | 
     | CLK_R_M__L2_I0                          | A ^ -> Y v | CLKINVX40M | 0.032 | 0.033 |   0.210 |    0.313 | 
     | CLK_R_M__L3_I0                          | A v -> Y ^ | CLKINVX40M | 0.032 | 0.027 |   0.237 |    0.340 | 
     | CLK_R_M__L4_I1                          | A ^ -> Y v | CLKINVX40M | 0.030 | 0.037 |   0.274 |    0.377 | 
     | CLK_R_M__L5_I3                          | A v -> Y ^ | CLKINVX40M | 0.028 | 0.032 |   0.306 |    0.409 | 
     | U0_ASYNC_FIFO/bit_sync_raddr/\R2_reg[0] | CK ^       | SDFFRQX2M  | 0.029 | 0.006 |   0.311 |    0.415 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[4] /CK 
Endpoint:   U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[4] /SI (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[3] /Q  (^) triggered by  
leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.594
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.634
  Arrival Time                  0.738
  Slack Time                    0.104
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                         | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.104 | 
     | scan_clk__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |   -0.089 | 
     | scan_clk__L2_I1                         | A v -> Y v  | BUFX18M    | 0.017 | 0.042 |   0.056 |   -0.047 | 
     | scan_clk__L3_I0                         | A v -> Y v  | CLKBUFX20M | 0.022 | 0.050 |   0.106 |    0.003 | 
     | scan_clk__L4_I0                         | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.158 |    0.054 | 
     | scan_clk__L5_I0                         | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.210 |    0.106 | 
     | scan_clk__L6_I0                         | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.261 |    0.157 | 
     | scan_clk__L7_I0                         | A v -> Y v  | CLKBUFX20M | 0.023 | 0.052 |   0.313 |    0.210 | 
     | scan_clk__L8_I1                         | A v -> Y v  | CLKBUFX20M | 0.021 | 0.050 |   0.363 |    0.260 | 
     | scan_clk__L9_I0                         | A v -> Y ^  | CLKINVX6M  | 0.018 | 0.018 |   0.381 |    0.277 | 
     | U3_mux2X1/U1                            | B ^ -> Y ^  | MX2X2M     | 0.068 | 0.082 |   0.463 |    0.359 | 
     | TX_CLK_M__L1_I0                         | A ^ -> Y ^  | CLKBUFX20M | 0.041 | 0.065 |   0.527 |    0.424 | 
     | TX_CLK_M__L2_I0                         | A ^ -> Y v  | CLKINVX40M | 0.034 | 0.039 |   0.566 |    0.462 | 
     | TX_CLK_M__L3_I0                         | A v -> Y ^  | CLKINVX24M | 0.025 | 0.027 |   0.592 |    0.489 | 
     | U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[3] | CK ^ -> Q ^ | SDFFRQX2M  | 0.036 | 0.145 |   0.738 |    0.634 | 
     | U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[4] | SI ^        | SDFFRQX2M  | 0.036 | 0.000 |   0.738 |    0.634 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.104 | 
     | scan_clk__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.009 | 0.014 |   0.014 |    0.118 | 
     | scan_clk__L2_I1                         | A v -> Y v | BUFX18M    | 0.017 | 0.042 |   0.056 |    0.160 | 
     | scan_clk__L3_I0                         | A v -> Y v | CLKBUFX20M | 0.022 | 0.050 |   0.106 |    0.210 | 
     | scan_clk__L4_I0                         | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.158 |    0.261 | 
     | scan_clk__L5_I0                         | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.210 |    0.313 | 
     | scan_clk__L6_I0                         | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.261 |    0.365 | 
     | scan_clk__L7_I0                         | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.313 |    0.417 | 
     | scan_clk__L8_I1                         | A v -> Y v | CLKBUFX20M | 0.021 | 0.050 |   0.363 |    0.467 | 
     | scan_clk__L9_I0                         | A v -> Y ^ | CLKINVX6M  | 0.018 | 0.018 |   0.381 |    0.485 | 
     | U3_mux2X1/U1                            | B ^ -> Y ^ | MX2X2M     | 0.068 | 0.082 |   0.463 |    0.566 | 
     | TX_CLK_M__L1_I0                         | A ^ -> Y ^ | CLKBUFX20M | 0.041 | 0.065 |   0.527 |    0.631 | 
     | TX_CLK_M__L2_I0                         | A ^ -> Y v | CLKINVX40M | 0.034 | 0.039 |   0.566 |    0.669 | 
     | TX_CLK_M__L3_I0                         | A v -> Y ^ | CLKINVX24M | 0.025 | 0.027 |   0.592 |    0.696 | 
     | U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[4] | CK ^       | SDFFRQX2M  | 0.025 | 0.001 |   0.594 |    0.697 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin U0_ASYNC_FIFO/bit_sync_raddr/\R2_reg[4] /CK 
Endpoint:   U0_ASYNC_FIFO/bit_sync_raddr/\R2_reg[4] /D (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[4] /Q (^) triggered by  
leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.625
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.673
  Arrival Time                  0.776
  Slack Time                    0.104
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                         | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.104 | 
     | scan_clk__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |   -0.090 | 
     | scan_clk__L2_I1                         | A v -> Y v  | BUFX18M    | 0.017 | 0.042 |   0.056 |   -0.047 | 
     | scan_clk__L3_I0                         | A v -> Y v  | CLKBUFX20M | 0.022 | 0.050 |   0.106 |    0.002 | 
     | scan_clk__L4_I0                         | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.158 |    0.054 | 
     | scan_clk__L5_I0                         | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.210 |    0.106 | 
     | scan_clk__L6_I0                         | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.261 |    0.157 | 
     | scan_clk__L7_I0                         | A v -> Y v  | CLKBUFX20M | 0.023 | 0.052 |   0.313 |    0.210 | 
     | scan_clk__L8_I0                         | A v -> Y ^  | CLKINVX6M  | 0.015 | 0.016 |   0.329 |    0.225 | 
     | U0_mux2X1/U1                            | B ^ -> Y ^  | MX2X8M     | 0.045 | 0.078 |   0.407 |    0.303 | 
     | CLK_R_M__L1_I0                          | A ^ -> Y ^  | CLKBUFX12M | 0.054 | 0.073 |   0.480 |    0.376 | 
     | CLK_R_M__L2_I0                          | A ^ -> Y v  | CLKINVX40M | 0.032 | 0.033 |   0.513 |    0.409 | 
     | CLK_R_M__L3_I1                          | A v -> Y ^  | CLKINVX40M | 0.031 | 0.026 |   0.540 |    0.436 | 
     | CLK_R_M__L4_I2                          | A ^ -> Y v  | CLKINVX40M | 0.031 | 0.040 |   0.580 |    0.476 | 
     | CLK_R_M__L5_I4                          | A v -> Y ^  | CLKINVX40M | 0.044 | 0.040 |   0.620 |    0.516 | 
     | U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[4] | CK ^ -> Q ^ | SDFFRQX2M  | 0.042 | 0.156 |   0.776 |    0.672 | 
     | U0_ASYNC_FIFO/bit_sync_raddr/\R2_reg[4] | D ^         | SDFFRQX2M  | 0.042 | 0.000 |   0.776 |    0.673 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.104 | 
     | scan_clk__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.009 | 0.014 |   0.014 |    0.118 | 
     | scan_clk__L2_I1                         | A v -> Y v | BUFX18M    | 0.017 | 0.042 |   0.056 |    0.160 | 
     | scan_clk__L3_I0                         | A v -> Y v | CLKBUFX20M | 0.022 | 0.050 |   0.106 |    0.210 | 
     | scan_clk__L4_I0                         | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.158 |    0.262 | 
     | scan_clk__L5_I0                         | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.210 |    0.313 | 
     | scan_clk__L6_I0                         | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.261 |    0.365 | 
     | scan_clk__L7_I0                         | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.313 |    0.417 | 
     | scan_clk__L8_I0                         | A v -> Y ^ | CLKINVX6M  | 0.015 | 0.016 |   0.329 |    0.433 | 
     | U0_mux2X1/U1                            | B ^ -> Y ^ | MX2X8M     | 0.045 | 0.078 |   0.407 |    0.511 | 
     | CLK_R_M__L1_I0                          | A ^ -> Y ^ | CLKBUFX12M | 0.054 | 0.073 |   0.480 |    0.584 | 
     | CLK_R_M__L2_I0                          | A ^ -> Y v | CLKINVX40M | 0.032 | 0.033 |   0.513 |    0.617 | 
     | CLK_R_M__L3_I1                          | A v -> Y ^ | CLKINVX40M | 0.031 | 0.026 |   0.540 |    0.644 | 
     | CLK_R_M__L4_I2                          | A ^ -> Y v | CLKINVX40M | 0.031 | 0.040 |   0.580 |    0.684 | 
     | CLK_R_M__L5_I4                          | A v -> Y ^ | CLKINVX40M | 0.044 | 0.040 |   0.620 |    0.724 | 
     | U0_ASYNC_FIFO/bit_sync_raddr/\R2_reg[4] | CK ^       | SDFFRQX2M  | 0.044 | 0.005 |   0.625 |    0.729 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin U0_ASYNC_FIFO/bit_sync_raddr/\R2_reg[2] /CK 
Endpoint:   U0_ASYNC_FIFO/bit_sync_raddr/\R2_reg[2] /D (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[2] /Q (^) triggered by  
leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.625
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.672
  Arrival Time                  0.777
  Slack Time                    0.105
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                         | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.105 | 
     | scan_clk__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |   -0.091 | 
     | scan_clk__L2_I1                         | A v -> Y v  | BUFX18M    | 0.017 | 0.042 |   0.056 |   -0.049 | 
     | scan_clk__L3_I0                         | A v -> Y v  | CLKBUFX20M | 0.022 | 0.050 |   0.106 |    0.001 | 
     | scan_clk__L4_I0                         | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.158 |    0.053 | 
     | scan_clk__L5_I0                         | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.210 |    0.105 | 
     | scan_clk__L6_I0                         | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.261 |    0.156 | 
     | scan_clk__L7_I0                         | A v -> Y v  | CLKBUFX20M | 0.023 | 0.052 |   0.313 |    0.208 | 
     | scan_clk__L8_I0                         | A v -> Y ^  | CLKINVX6M  | 0.015 | 0.016 |   0.329 |    0.224 | 
     | U0_mux2X1/U1                            | B ^ -> Y ^  | MX2X8M     | 0.045 | 0.078 |   0.407 |    0.302 | 
     | CLK_R_M__L1_I0                          | A ^ -> Y ^  | CLKBUFX12M | 0.054 | 0.073 |   0.480 |    0.375 | 
     | CLK_R_M__L2_I0                          | A ^ -> Y v  | CLKINVX40M | 0.032 | 0.033 |   0.513 |    0.408 | 
     | CLK_R_M__L3_I1                          | A v -> Y ^  | CLKINVX40M | 0.031 | 0.026 |   0.540 |    0.435 | 
     | CLK_R_M__L4_I2                          | A ^ -> Y v  | CLKINVX40M | 0.031 | 0.040 |   0.580 |    0.475 | 
     | CLK_R_M__L5_I4                          | A v -> Y ^  | CLKINVX40M | 0.044 | 0.040 |   0.620 |    0.515 | 
     | U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[2] | CK ^ -> Q ^ | SDFFRQX2M  | 0.043 | 0.157 |   0.777 |    0.672 | 
     | U0_ASYNC_FIFO/bit_sync_raddr/\R2_reg[2] | D ^         | SDFFRQX2M  | 0.043 | 0.000 |   0.777 |    0.672 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.105 | 
     | scan_clk__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.009 | 0.014 |   0.014 |    0.119 | 
     | scan_clk__L2_I1                         | A v -> Y v | BUFX18M    | 0.017 | 0.042 |   0.056 |    0.161 | 
     | scan_clk__L3_I0                         | A v -> Y v | CLKBUFX20M | 0.022 | 0.050 |   0.106 |    0.211 | 
     | scan_clk__L4_I0                         | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.158 |    0.263 | 
     | scan_clk__L5_I0                         | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.210 |    0.315 | 
     | scan_clk__L6_I0                         | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.261 |    0.366 | 
     | scan_clk__L7_I0                         | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.313 |    0.418 | 
     | scan_clk__L8_I0                         | A v -> Y ^ | CLKINVX6M  | 0.015 | 0.016 |   0.329 |    0.434 | 
     | U0_mux2X1/U1                            | B ^ -> Y ^ | MX2X8M     | 0.045 | 0.078 |   0.407 |    0.512 | 
     | CLK_R_M__L1_I0                          | A ^ -> Y ^ | CLKBUFX12M | 0.054 | 0.073 |   0.480 |    0.585 | 
     | CLK_R_M__L2_I0                          | A ^ -> Y v | CLKINVX40M | 0.032 | 0.033 |   0.513 |    0.618 | 
     | CLK_R_M__L3_I1                          | A v -> Y ^ | CLKINVX40M | 0.031 | 0.026 |   0.540 |    0.645 | 
     | CLK_R_M__L4_I2                          | A ^ -> Y v | CLKINVX40M | 0.031 | 0.040 |   0.580 |    0.685 | 
     | CLK_R_M__L5_I4                          | A v -> Y ^ | CLKINVX40M | 0.044 | 0.040 |   0.620 |    0.725 | 
     | U0_ASYNC_FIFO/bit_sync_raddr/\R2_reg[2] | CK ^       | SDFFRQX2M  | 0.044 | 0.005 |   0.625 |    0.730 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin U0_RST_SYN/\rst_shift_reg_reg[0] /CK 
Endpoint:   U0_RST_SYN/\rst_shift_reg_reg[0] /SI (^) checked with  leading edge 
of 'DFTCLK'
Beginpoint: U0_PULSE_GEN/LVL_SIG_reg_reg/Q       (^) triggered by  leading edge 
of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.621
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.659
  Arrival Time                  0.764
  Slack Time                    0.105
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.105 | 
     | scan_clk__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |   -0.091 | 
     | scan_clk__L2_I1                  | A v -> Y v  | BUFX18M    | 0.017 | 0.042 |   0.056 |   -0.049 | 
     | scan_clk__L3_I0                  | A v -> Y v  | CLKBUFX20M | 0.022 | 0.050 |   0.106 |    0.001 | 
     | scan_clk__L4_I0                  | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.158 |    0.053 | 
     | scan_clk__L5_I0                  | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.210 |    0.104 | 
     | scan_clk__L6_I0                  | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.261 |    0.156 | 
     | scan_clk__L7_I0                  | A v -> Y v  | CLKBUFX20M | 0.023 | 0.052 |   0.313 |    0.208 | 
     | scan_clk__L8_I1                  | A v -> Y v  | CLKBUFX20M | 0.021 | 0.050 |   0.363 |    0.258 | 
     | scan_clk__L9_I0                  | A v -> Y ^  | CLKINVX6M  | 0.018 | 0.018 |   0.381 |    0.276 | 
     | U3_mux2X1/U1                     | B ^ -> Y ^  | MX2X2M     | 0.068 | 0.082 |   0.463 |    0.357 | 
     | TX_CLK_M__L1_I0                  | A ^ -> Y ^  | CLKBUFX20M | 0.041 | 0.065 |   0.527 |    0.422 | 
     | TX_CLK_M__L2_I0                  | A ^ -> Y v  | CLKINVX40M | 0.034 | 0.039 |   0.566 |    0.461 | 
     | TX_CLK_M__L3_I1                  | A v -> Y ^  | CLKINVX24M | 0.023 | 0.026 |   0.592 |    0.487 | 
     | U0_PULSE_GEN/LVL_SIG_reg_reg     | CK ^ -> Q ^ | SDFFRQX2M  | 0.079 | 0.172 |   0.764 |    0.659 | 
     | U0_RST_SYN/\rst_shift_reg_reg[0] | SI ^        | SDFFRQX2M  | 0.079 | 0.001 |   0.764 |    0.659 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |    0.105 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.009 | 0.014 |   0.014 |    0.119 | 
     | scan_clk__L2_I1                  | A v -> Y v | BUFX18M    | 0.017 | 0.042 |   0.056 |    0.162 | 
     | scan_clk__L3_I0                  | A v -> Y v | CLKBUFX20M | 0.022 | 0.050 |   0.106 |    0.211 | 
     | scan_clk__L4_I0                  | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.158 |    0.263 | 
     | scan_clk__L5_I0                  | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.210 |    0.315 | 
     | scan_clk__L6_I0                  | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.261 |    0.366 | 
     | scan_clk__L7_I0                  | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.313 |    0.419 | 
     | scan_clk__L8_I0                  | A v -> Y ^ | CLKINVX6M  | 0.015 | 0.016 |   0.329 |    0.434 | 
     | U0_mux2X1/U1                     | B ^ -> Y ^ | MX2X8M     | 0.045 | 0.078 |   0.407 |    0.512 | 
     | CLK_R_M__L1_I0                   | A ^ -> Y ^ | CLKBUFX12M | 0.054 | 0.073 |   0.480 |    0.585 | 
     | CLK_R_M__L2_I0                   | A ^ -> Y v | CLKINVX40M | 0.032 | 0.033 |   0.513 |    0.618 | 
     | CLK_R_M__L3_I1                   | A v -> Y ^ | CLKINVX40M | 0.031 | 0.026 |   0.540 |    0.645 | 
     | CLK_R_M__L4_I2                   | A ^ -> Y v | CLKINVX40M | 0.031 | 0.040 |   0.580 |    0.685 | 
     | CLK_R_M__L5_I5                   | A v -> Y ^ | CLKINVX40M | 0.031 | 0.032 |   0.612 |    0.717 | 
     | U0_RST_SYN/\rst_shift_reg_reg[0] | CK ^       | SDFFRQX2M  | 0.035 | 0.009 |   0.621 |    0.726 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[3] /CK 
Endpoint:   U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[3] /SI (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[2] /Q  (^) triggered by  
leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.594
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.634
  Arrival Time                  0.740
  Slack Time                    0.105
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                         | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.105 | 
     | scan_clk__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |   -0.091 | 
     | scan_clk__L2_I1                         | A v -> Y v  | BUFX18M    | 0.017 | 0.042 |   0.056 |   -0.049 | 
     | scan_clk__L3_I0                         | A v -> Y v  | CLKBUFX20M | 0.022 | 0.050 |   0.106 |    0.001 | 
     | scan_clk__L4_I0                         | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.158 |    0.052 | 
     | scan_clk__L5_I0                         | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.210 |    0.104 | 
     | scan_clk__L6_I0                         | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.261 |    0.156 | 
     | scan_clk__L7_I0                         | A v -> Y v  | CLKBUFX20M | 0.023 | 0.052 |   0.313 |    0.208 | 
     | scan_clk__L8_I1                         | A v -> Y v  | CLKBUFX20M | 0.021 | 0.050 |   0.363 |    0.258 | 
     | scan_clk__L9_I0                         | A v -> Y ^  | CLKINVX6M  | 0.018 | 0.018 |   0.381 |    0.276 | 
     | U3_mux2X1/U1                            | B ^ -> Y ^  | MX2X2M     | 0.068 | 0.082 |   0.463 |    0.357 | 
     | TX_CLK_M__L1_I0                         | A ^ -> Y ^  | CLKBUFX20M | 0.041 | 0.065 |   0.527 |    0.422 | 
     | TX_CLK_M__L2_I0                         | A ^ -> Y v  | CLKINVX40M | 0.034 | 0.039 |   0.566 |    0.461 | 
     | TX_CLK_M__L3_I0                         | A v -> Y ^  | CLKINVX24M | 0.025 | 0.027 |   0.592 |    0.487 | 
     | U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[2] | CK ^ -> Q ^ | SDFFRQX2M  | 0.038 | 0.147 |   0.740 |    0.634 | 
     | U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[3] | SI ^        | SDFFRQX2M  | 0.038 | 0.000 |   0.740 |    0.634 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.105 | 
     | scan_clk__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.009 | 0.014 |   0.014 |    0.120 | 
     | scan_clk__L2_I1                         | A v -> Y v | BUFX18M    | 0.017 | 0.042 |   0.056 |    0.162 | 
     | scan_clk__L3_I0                         | A v -> Y v | CLKBUFX20M | 0.022 | 0.050 |   0.106 |    0.212 | 
     | scan_clk__L4_I0                         | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.158 |    0.263 | 
     | scan_clk__L5_I0                         | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.210 |    0.315 | 
     | scan_clk__L6_I0                         | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.261 |    0.366 | 
     | scan_clk__L7_I0                         | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.313 |    0.419 | 
     | scan_clk__L8_I1                         | A v -> Y v | CLKBUFX20M | 0.021 | 0.050 |   0.363 |    0.469 | 
     | scan_clk__L9_I0                         | A v -> Y ^ | CLKINVX6M  | 0.018 | 0.018 |   0.381 |    0.486 | 
     | U3_mux2X1/U1                            | B ^ -> Y ^ | MX2X2M     | 0.068 | 0.082 |   0.463 |    0.568 | 
     | TX_CLK_M__L1_I0                         | A ^ -> Y ^ | CLKBUFX20M | 0.041 | 0.065 |   0.527 |    0.633 | 
     | TX_CLK_M__L2_I0                         | A ^ -> Y v | CLKINVX40M | 0.034 | 0.039 |   0.566 |    0.671 | 
     | TX_CLK_M__L3_I0                         | A v -> Y ^ | CLKINVX24M | 0.025 | 0.027 |   0.592 |    0.698 | 
     | U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[3] | CK ^       | SDFFRQX2M  | 0.025 | 0.001 |   0.594 |    0.699 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin U1_RST_SYN/\rst_shift_reg_reg[1] /CK 
Endpoint:   U1_RST_SYN/\rst_shift_reg_reg[1] /D (^) checked with  leading edge 
of 'UART_CLK1'
Beginpoint: U1_RST_SYN/\rst_shift_reg_reg[0] /Q (^) triggered by  leading edge 
of 'UART_CLK1'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.599
+ Hold                         -0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.642
  Arrival Time                  0.748
  Slack Time                    0.105
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | UART_CLK ^  |            | 0.000 |       |   0.000 |   -0.105 | 
     | UART_CLK__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.013 |   0.013 |   -0.093 | 
     | UART_CLK__L2_I0                  | A v -> Y ^  | CLKINVX8M  | 0.013 | 0.013 |   0.026 |   -0.080 | 
     | U1_mux2X1/U1                     | A ^ -> Y ^  | MX2X2M     | 0.116 | 0.102 |   0.128 |    0.022 | 
     | CLK_UART_M__L1_I0                | A ^ -> Y ^  | BUFX8M     | 0.028 | 0.049 |   0.176 |    0.071 | 
     | CLK_UART_M__L2_I0                | A ^ -> Y ^  | CLKBUFX24M | 0.025 | 0.049 |   0.226 |    0.121 | 
     | CLK_UART_M__L3_I0                | A ^ -> Y ^  | CLKBUFX40M | 0.030 | 0.053 |   0.279 |    0.174 | 
     | CLK_UART_M__L4_I0                | A ^ -> Y v  | CLKINVX40M | 0.021 | 0.024 |   0.303 |    0.198 | 
     | CLK_UART_M__L5_I1                | A v -> Y v  | BUFX16M    | 0.019 | 0.048 |   0.352 |    0.246 | 
     | CLK_UART_M__L6_I0                | A v -> Y v  | CLKBUFX20M | 0.022 | 0.050 |   0.402 |    0.297 | 
     | CLK_UART_M__L7_I0                | A v -> Y v  | CLKBUFX20M | 0.022 | 0.051 |   0.453 |    0.348 | 
     | CLK_UART_M__L8_I0                | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.505 |    0.399 | 
     | CLK_UART_M__L9_I0                | A v -> Y v  | CLKBUFX20M | 0.036 | 0.064 |   0.569 |    0.463 | 
     | CLK_UART_M__L10_I0               | A v -> Y ^  | CLKINVX40M | 0.026 | 0.028 |   0.597 |    0.491 | 
     | U1_RST_SYN/\rst_shift_reg_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.042 | 0.151 |   0.748 |    0.642 | 
     | U1_RST_SYN/\rst_shift_reg_reg[1] | D ^         | SDFFRQX1M  | 0.042 | 0.000 |   0.748 |    0.642 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | UART_CLK ^ |            | 0.000 |       |   0.000 |    0.106 | 
     | UART_CLK__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.007 | 0.013 |   0.013 |    0.118 | 
     | UART_CLK__L2_I0                  | A v -> Y ^ | CLKINVX8M  | 0.013 | 0.013 |   0.026 |    0.131 | 
     | U1_mux2X1/U1                     | A ^ -> Y ^ | MX2X2M     | 0.116 | 0.102 |   0.128 |    0.233 | 
     | CLK_UART_M__L1_I0                | A ^ -> Y ^ | BUFX8M     | 0.028 | 0.049 |   0.177 |    0.282 | 
     | CLK_UART_M__L2_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.226 |    0.332 | 
     | CLK_UART_M__L3_I0                | A ^ -> Y ^ | CLKBUFX40M | 0.030 | 0.053 |   0.279 |    0.385 | 
     | CLK_UART_M__L4_I0                | A ^ -> Y v | CLKINVX40M | 0.021 | 0.024 |   0.303 |    0.409 | 
     | CLK_UART_M__L5_I1                | A v -> Y v | BUFX16M    | 0.019 | 0.048 |   0.352 |    0.457 | 
     | CLK_UART_M__L6_I0                | A v -> Y v | CLKBUFX20M | 0.022 | 0.050 |   0.402 |    0.508 | 
     | CLK_UART_M__L7_I0                | A v -> Y v | CLKBUFX20M | 0.022 | 0.051 |   0.453 |    0.559 | 
     | CLK_UART_M__L8_I0                | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.505 |    0.610 | 
     | CLK_UART_M__L9_I0                | A v -> Y v | CLKBUFX20M | 0.036 | 0.064 |   0.569 |    0.674 | 
     | CLK_UART_M__L10_I0               | A v -> Y ^ | CLKINVX40M | 0.026 | 0.028 |   0.597 |    0.702 | 
     | U1_RST_SYN/\rst_shift_reg_reg[1] | CK ^       | SDFFRQX1M  | 0.026 | 0.002 |   0.599 |    0.704 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin U0_ASYNC_FIFO/bit_sync_raddr/\R2_reg[1] /CK 
Endpoint:   U0_ASYNC_FIFO/bit_sync_raddr/\R2_reg[1] /SI (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: U0_ASYNC_FIFO/bit_sync_raddr/\R2_reg[0] /Q  (^) triggered by  
leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.625
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.665
  Arrival Time                  0.771
  Slack Time                    0.106
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                         | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.106 | 
     | scan_clk__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |   -0.092 | 
     | scan_clk__L2_I1                         | A v -> Y v  | BUFX18M    | 0.017 | 0.042 |   0.056 |   -0.050 | 
     | scan_clk__L3_I0                         | A v -> Y v  | CLKBUFX20M | 0.022 | 0.050 |   0.106 |    0.000 | 
     | scan_clk__L4_I0                         | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.158 |    0.052 | 
     | scan_clk__L5_I0                         | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.210 |    0.104 | 
     | scan_clk__L6_I0                         | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.261 |    0.155 | 
     | scan_clk__L7_I0                         | A v -> Y v  | CLKBUFX20M | 0.023 | 0.052 |   0.313 |    0.207 | 
     | scan_clk__L8_I0                         | A v -> Y ^  | CLKINVX6M  | 0.015 | 0.016 |   0.329 |    0.223 | 
     | U0_mux2X1/U1                            | B ^ -> Y ^  | MX2X8M     | 0.045 | 0.078 |   0.407 |    0.301 | 
     | CLK_R_M__L1_I0                          | A ^ -> Y ^  | CLKBUFX12M | 0.054 | 0.073 |   0.480 |    0.374 | 
     | CLK_R_M__L2_I0                          | A ^ -> Y v  | CLKINVX40M | 0.032 | 0.033 |   0.513 |    0.407 | 
     | CLK_R_M__L3_I0                          | A v -> Y ^  | CLKINVX40M | 0.032 | 0.027 |   0.540 |    0.434 | 
     | CLK_R_M__L4_I1                          | A ^ -> Y v  | CLKINVX40M | 0.030 | 0.037 |   0.577 |    0.471 | 
     | CLK_R_M__L5_I3                          | A v -> Y ^  | CLKINVX40M | 0.028 | 0.032 |   0.609 |    0.503 | 
     | U0_ASYNC_FIFO/bit_sync_raddr/\R2_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.053 | 0.162 |   0.771 |    0.665 | 
     | U0_ASYNC_FIFO/bit_sync_raddr/\R2_reg[1] | SI ^        | SDFFRQX2M  | 0.053 | 0.000 |   0.771 |    0.665 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.106 | 
     | scan_clk__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.009 | 0.014 |   0.014 |    0.120 | 
     | scan_clk__L2_I1                         | A v -> Y v | BUFX18M    | 0.017 | 0.042 |   0.056 |    0.162 | 
     | scan_clk__L3_I0                         | A v -> Y v | CLKBUFX20M | 0.022 | 0.050 |   0.106 |    0.212 | 
     | scan_clk__L4_I0                         | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.158 |    0.264 | 
     | scan_clk__L5_I0                         | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.210 |    0.315 | 
     | scan_clk__L6_I0                         | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.261 |    0.367 | 
     | scan_clk__L7_I0                         | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.313 |    0.419 | 
     | scan_clk__L8_I0                         | A v -> Y ^ | CLKINVX6M  | 0.015 | 0.016 |   0.329 |    0.435 | 
     | U0_mux2X1/U1                            | B ^ -> Y ^ | MX2X8M     | 0.045 | 0.078 |   0.407 |    0.513 | 
     | CLK_R_M__L1_I0                          | A ^ -> Y ^ | CLKBUFX12M | 0.054 | 0.073 |   0.480 |    0.586 | 
     | CLK_R_M__L2_I0                          | A ^ -> Y v | CLKINVX40M | 0.032 | 0.033 |   0.513 |    0.619 | 
     | CLK_R_M__L3_I1                          | A v -> Y ^ | CLKINVX40M | 0.031 | 0.026 |   0.540 |    0.646 | 
     | CLK_R_M__L4_I2                          | A ^ -> Y v | CLKINVX40M | 0.031 | 0.040 |   0.580 |    0.686 | 
     | CLK_R_M__L5_I4                          | A v -> Y ^ | CLKINVX40M | 0.044 | 0.040 |   0.620 |    0.726 | 
     | U0_ASYNC_FIFO/bit_sync_raddr/\R2_reg[1] | CK ^       | SDFFRQX2M  | 0.044 | 0.005 |   0.625 |    0.731 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin U0_ASYNC_FIFO/bit_sync_raddr/\R2_reg[3] /CK 
Endpoint:   U0_ASYNC_FIFO/bit_sync_raddr/\R2_reg[3] /D (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[3] /Q (^) triggered by  
leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.625
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.672
  Arrival Time                  0.779
  Slack Time                    0.106
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                         | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.106 | 
     | scan_clk__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |   -0.092 | 
     | scan_clk__L2_I1                         | A v -> Y v  | BUFX18M    | 0.017 | 0.042 |   0.056 |   -0.050 | 
     | scan_clk__L3_I0                         | A v -> Y v  | CLKBUFX20M | 0.022 | 0.050 |   0.106 |   -0.000 | 
     | scan_clk__L4_I0                         | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.158 |    0.051 | 
     | scan_clk__L5_I0                         | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.210 |    0.103 | 
     | scan_clk__L6_I0                         | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.261 |    0.155 | 
     | scan_clk__L7_I0                         | A v -> Y v  | CLKBUFX20M | 0.023 | 0.052 |   0.313 |    0.207 | 
     | scan_clk__L8_I0                         | A v -> Y ^  | CLKINVX6M  | 0.015 | 0.016 |   0.329 |    0.223 | 
     | U0_mux2X1/U1                            | B ^ -> Y ^  | MX2X8M     | 0.045 | 0.078 |   0.407 |    0.301 | 
     | CLK_R_M__L1_I0                          | A ^ -> Y ^  | CLKBUFX12M | 0.054 | 0.073 |   0.480 |    0.374 | 
     | CLK_R_M__L2_I0                          | A ^ -> Y v  | CLKINVX40M | 0.032 | 0.033 |   0.513 |    0.407 | 
     | CLK_R_M__L3_I1                          | A v -> Y ^  | CLKINVX40M | 0.031 | 0.026 |   0.540 |    0.433 | 
     | CLK_R_M__L4_I2                          | A ^ -> Y v  | CLKINVX40M | 0.031 | 0.040 |   0.580 |    0.473 | 
     | CLK_R_M__L5_I4                          | A v -> Y ^  | CLKINVX40M | 0.044 | 0.040 |   0.620 |    0.514 | 
     | U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[3] | CK ^ -> Q ^ | SDFFRQX2M  | 0.045 | 0.158 |   0.778 |    0.672 | 
     | U0_ASYNC_FIFO/bit_sync_raddr/\R2_reg[3] | D ^         | SDFFRQX2M  | 0.045 | 0.000 |   0.779 |    0.672 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.106 | 
     | scan_clk__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.009 | 0.014 |   0.014 |    0.121 | 
     | scan_clk__L2_I1                         | A v -> Y v | BUFX18M    | 0.017 | 0.042 |   0.056 |    0.163 | 
     | scan_clk__L3_I0                         | A v -> Y v | CLKBUFX20M | 0.022 | 0.050 |   0.106 |    0.213 | 
     | scan_clk__L4_I0                         | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.158 |    0.264 | 
     | scan_clk__L5_I0                         | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.210 |    0.316 | 
     | scan_clk__L6_I0                         | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.261 |    0.367 | 
     | scan_clk__L7_I0                         | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.313 |    0.420 | 
     | scan_clk__L8_I0                         | A v -> Y ^ | CLKINVX6M  | 0.015 | 0.016 |   0.329 |    0.435 | 
     | U0_mux2X1/U1                            | B ^ -> Y ^ | MX2X8M     | 0.045 | 0.078 |   0.407 |    0.514 | 
     | CLK_R_M__L1_I0                          | A ^ -> Y ^ | CLKBUFX12M | 0.054 | 0.073 |   0.480 |    0.586 | 
     | CLK_R_M__L2_I0                          | A ^ -> Y v | CLKINVX40M | 0.032 | 0.033 |   0.513 |    0.620 | 
     | CLK_R_M__L3_I1                          | A v -> Y ^ | CLKINVX40M | 0.031 | 0.026 |   0.540 |    0.646 | 
     | CLK_R_M__L4_I2                          | A ^ -> Y v | CLKINVX40M | 0.031 | 0.040 |   0.580 |    0.686 | 
     | CLK_R_M__L5_I4                          | A v -> Y ^ | CLKINVX40M | 0.044 | 0.040 |   0.620 |    0.726 | 
     | U0_ASYNC_FIFO/bit_sync_raddr/\R2_reg[3] | CK ^       | SDFFRQX2M  | 0.044 | 0.005 |   0.625 |    0.731 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[2] /CK 
Endpoint:   U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[2] /SI (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[1] /Q  (^) triggered by  
leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.594
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.634
  Arrival Time                  0.741
  Slack Time                    0.106
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                         | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.106 | 
     | scan_clk__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |   -0.092 | 
     | scan_clk__L2_I1                         | A v -> Y v  | BUFX18M    | 0.017 | 0.042 |   0.056 |   -0.050 | 
     | scan_clk__L3_I0                         | A v -> Y v  | CLKBUFX20M | 0.022 | 0.050 |   0.106 |   -0.000 | 
     | scan_clk__L4_I0                         | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.158 |    0.051 | 
     | scan_clk__L5_I0                         | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.210 |    0.103 | 
     | scan_clk__L6_I0                         | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.261 |    0.155 | 
     | scan_clk__L7_I0                         | A v -> Y v  | CLKBUFX20M | 0.023 | 0.052 |   0.313 |    0.207 | 
     | scan_clk__L8_I1                         | A v -> Y v  | CLKBUFX20M | 0.021 | 0.050 |   0.363 |    0.257 | 
     | scan_clk__L9_I0                         | A v -> Y ^  | CLKINVX6M  | 0.018 | 0.018 |   0.381 |    0.274 | 
     | U3_mux2X1/U1                            | B ^ -> Y ^  | MX2X2M     | 0.068 | 0.082 |   0.463 |    0.356 | 
     | TX_CLK_M__L1_I0                         | A ^ -> Y ^  | CLKBUFX20M | 0.041 | 0.065 |   0.527 |    0.421 | 
     | TX_CLK_M__L2_I0                         | A ^ -> Y v  | CLKINVX40M | 0.034 | 0.039 |   0.566 |    0.459 | 
     | TX_CLK_M__L3_I0                         | A v -> Y ^  | CLKINVX24M | 0.025 | 0.027 |   0.592 |    0.486 | 
     | U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.040 | 0.148 |   0.741 |    0.634 | 
     | U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[2] | SI ^        | SDFFRQX2M  | 0.040 | 0.000 |   0.741 |    0.634 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.106 | 
     | scan_clk__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.009 | 0.014 |   0.014 |    0.121 | 
     | scan_clk__L2_I1                         | A v -> Y v | BUFX18M    | 0.017 | 0.042 |   0.056 |    0.163 | 
     | scan_clk__L3_I0                         | A v -> Y v | CLKBUFX20M | 0.022 | 0.050 |   0.106 |    0.213 | 
     | scan_clk__L4_I0                         | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.158 |    0.264 | 
     | scan_clk__L5_I0                         | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.210 |    0.316 | 
     | scan_clk__L6_I0                         | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.261 |    0.367 | 
     | scan_clk__L7_I0                         | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.313 |    0.420 | 
     | scan_clk__L8_I1                         | A v -> Y v | CLKBUFX20M | 0.021 | 0.050 |   0.363 |    0.470 | 
     | scan_clk__L9_I0                         | A v -> Y ^ | CLKINVX6M  | 0.018 | 0.018 |   0.381 |    0.487 | 
     | U3_mux2X1/U1                            | B ^ -> Y ^ | MX2X2M     | 0.068 | 0.082 |   0.463 |    0.569 | 
     | TX_CLK_M__L1_I0                         | A ^ -> Y ^ | CLKBUFX20M | 0.041 | 0.065 |   0.527 |    0.634 | 
     | TX_CLK_M__L2_I0                         | A ^ -> Y v | CLKINVX40M | 0.034 | 0.039 |   0.566 |    0.672 | 
     | TX_CLK_M__L3_I0                         | A v -> Y ^ | CLKINVX24M | 0.025 | 0.027 |   0.592 |    0.699 | 
     | U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[2] | CK ^       | SDFFRQX2M  | 0.025 | 0.002 |   0.594 |    0.701 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin U0_RST_SYN/\rst_shift_reg_reg[1] /CK 
Endpoint:   U0_RST_SYN/\rst_shift_reg_reg[1] /SI (^) checked with  leading edge 
of 'DFTCLK'
Beginpoint: U0_RST_SYN/\rst_shift_reg_reg[0] /Q  (^) triggered by  leading edge 
of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.621
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.658
  Arrival Time                  0.765
  Slack Time                    0.108
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.108 | 
     | scan_clk__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |   -0.094 | 
     | scan_clk__L2_I1                  | A v -> Y v  | BUFX18M    | 0.017 | 0.042 |   0.056 |   -0.051 | 
     | scan_clk__L3_I0                  | A v -> Y v  | CLKBUFX20M | 0.022 | 0.050 |   0.106 |   -0.002 | 
     | scan_clk__L4_I0                  | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.158 |    0.050 | 
     | scan_clk__L5_I0                  | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.210 |    0.102 | 
     | scan_clk__L6_I0                  | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.261 |    0.153 | 
     | scan_clk__L7_I0                  | A v -> Y v  | CLKBUFX20M | 0.023 | 0.052 |   0.313 |    0.206 | 
     | scan_clk__L8_I0                  | A v -> Y ^  | CLKINVX6M  | 0.015 | 0.016 |   0.329 |    0.221 | 
     | U0_mux2X1/U1                     | B ^ -> Y ^  | MX2X8M     | 0.045 | 0.078 |   0.407 |    0.299 | 
     | CLK_R_M__L1_I0                   | A ^ -> Y ^  | CLKBUFX12M | 0.054 | 0.073 |   0.480 |    0.372 | 
     | CLK_R_M__L2_I0                   | A ^ -> Y v  | CLKINVX40M | 0.032 | 0.033 |   0.513 |    0.405 | 
     | CLK_R_M__L3_I1                   | A v -> Y ^  | CLKINVX40M | 0.031 | 0.026 |   0.540 |    0.432 | 
     | CLK_R_M__L4_I2                   | A ^ -> Y v  | CLKINVX40M | 0.031 | 0.040 |   0.580 |    0.472 | 
     | CLK_R_M__L5_I5                   | A v -> Y ^  | CLKINVX40M | 0.031 | 0.032 |   0.612 |    0.504 | 
     | U0_RST_SYN/\rst_shift_reg_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.035 | 0.154 |   0.765 |    0.658 | 
     | U0_RST_SYN/\rst_shift_reg_reg[1] | SI ^        | SDFFRQX1M  | 0.035 | 0.000 |   0.765 |    0.658 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |    0.108 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.009 | 0.014 |   0.014 |    0.122 | 
     | scan_clk__L2_I1                  | A v -> Y v | BUFX18M    | 0.017 | 0.042 |   0.056 |    0.164 | 
     | scan_clk__L3_I0                  | A v -> Y v | CLKBUFX20M | 0.022 | 0.050 |   0.106 |    0.214 | 
     | scan_clk__L4_I0                  | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.158 |    0.266 | 
     | scan_clk__L5_I0                  | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.210 |    0.317 | 
     | scan_clk__L6_I0                  | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.261 |    0.369 | 
     | scan_clk__L7_I0                  | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.313 |    0.421 | 
     | scan_clk__L8_I0                  | A v -> Y ^ | CLKINVX6M  | 0.015 | 0.016 |   0.329 |    0.437 | 
     | U0_mux2X1/U1                     | B ^ -> Y ^ | MX2X8M     | 0.045 | 0.078 |   0.407 |    0.515 | 
     | CLK_R_M__L1_I0                   | A ^ -> Y ^ | CLKBUFX12M | 0.054 | 0.073 |   0.480 |    0.588 | 
     | CLK_R_M__L2_I0                   | A ^ -> Y v | CLKINVX40M | 0.032 | 0.033 |   0.513 |    0.621 | 
     | CLK_R_M__L3_I1                   | A v -> Y ^ | CLKINVX40M | 0.031 | 0.026 |   0.540 |    0.648 | 
     | CLK_R_M__L4_I2                   | A ^ -> Y v | CLKINVX40M | 0.031 | 0.040 |   0.580 |    0.688 | 
     | CLK_R_M__L5_I5                   | A v -> Y ^ | CLKINVX40M | 0.031 | 0.032 |   0.612 |    0.720 | 
     | U0_RST_SYN/\rst_shift_reg_reg[1] | CK ^       | SDFFRQX1M  | 0.035 | 0.009 |   0.621 |    0.729 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[4] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[4] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[3] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.117
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.157
  Arrival Time                  0.266
  Slack Time                    0.109
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     | U0_CLK_gating/U_LATNCAX2M | ECK ^       |            | 0.078 |       |   0.000 |   -0.109 | 
     | U0_CLK_gating             | Gated_CLK ^ | CLK_gating |       |       |   0.000 |   -0.109 | 
     | ALU_CLK__L1_I0            | A ^ -> Y ^  | CLKBUFX12M | 0.039 | 0.067 |   0.067 |   -0.042 | 
     | ALU_CLK__L2_I0            | A ^ -> Y v  | CLKINVX24M | 0.023 | 0.025 |   0.092 |   -0.017 | 
     | ALU_CLK__L3_I0            | A v -> Y ^  | CLKINVX32M | 0.025 | 0.024 |   0.115 |    0.006 | 
     | U0_ALU/\ALU_OUT_reg[3]    | CK ^ -> Q ^ | SDFFRQX2M  | 0.044 | 0.150 |   0.266 |    0.157 | 
     | U0_ALU/\ALU_OUT_reg[4]    | SI ^        | SDFFRQX2M  | 0.044 | 0.000 |   0.266 |    0.157 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     | U0_CLK_gating/U_LATNCAX2M | ECK ^       |            | 0.078 |       |   0.000 |    0.109 | 
     | U0_CLK_gating             | Gated_CLK ^ | CLK_gating |       |       |   0.000 |    0.109 | 
     | ALU_CLK__L1_I0            | A ^ -> Y ^  | CLKBUFX12M | 0.039 | 0.067 |   0.066 |    0.175 | 
     | ALU_CLK__L2_I0            | A ^ -> Y v  | CLKINVX24M | 0.023 | 0.025 |   0.092 |    0.200 | 
     | ALU_CLK__L3_I0            | A v -> Y ^  | CLKINVX32M | 0.025 | 0.024 |   0.115 |    0.224 | 
     | U0_ALU/\ALU_OUT_reg[4]    | CK ^        | SDFFRQX2M  | 0.025 | 0.002 |   0.117 |    0.225 | 
     +-------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[0] /CK 
Endpoint:   U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[0] /SI (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[4] /Q  (^) triggered by  
leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.594
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.634
  Arrival Time                  0.743
  Slack Time                    0.109
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                         | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.109 | 
     | scan_clk__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |   -0.095 | 
     | scan_clk__L2_I1                         | A v -> Y v  | BUFX18M    | 0.017 | 0.042 |   0.056 |   -0.052 | 
     | scan_clk__L3_I0                         | A v -> Y v  | CLKBUFX20M | 0.022 | 0.050 |   0.106 |   -0.003 | 
     | scan_clk__L4_I0                         | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.158 |    0.049 | 
     | scan_clk__L5_I0                         | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.210 |    0.101 | 
     | scan_clk__L6_I0                         | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.261 |    0.152 | 
     | scan_clk__L7_I0                         | A v -> Y v  | CLKBUFX20M | 0.023 | 0.052 |   0.313 |    0.205 | 
     | scan_clk__L8_I1                         | A v -> Y v  | CLKBUFX20M | 0.021 | 0.050 |   0.363 |    0.255 | 
     | scan_clk__L9_I0                         | A v -> Y ^  | CLKINVX6M  | 0.018 | 0.018 |   0.381 |    0.272 | 
     | U3_mux2X1/U1                            | B ^ -> Y ^  | MX2X2M     | 0.068 | 0.082 |   0.463 |    0.354 | 
     | TX_CLK_M__L1_I0                         | A ^ -> Y ^  | CLKBUFX20M | 0.041 | 0.065 |   0.527 |    0.418 | 
     | TX_CLK_M__L2_I0                         | A ^ -> Y v  | CLKINVX40M | 0.034 | 0.039 |   0.566 |    0.457 | 
     | TX_CLK_M__L3_I0                         | A v -> Y ^  | CLKINVX24M | 0.025 | 0.027 |   0.592 |    0.484 | 
     | U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[4] | CK ^ -> Q ^ | SDFFRQX2M  | 0.043 | 0.150 |   0.743 |    0.634 | 
     | U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[0] | SI ^        | SDFFRQX2M  | 0.043 | 0.000 |   0.743 |    0.634 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.109 | 
     | scan_clk__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.009 | 0.014 |   0.014 |    0.123 | 
     | scan_clk__L2_I1                         | A v -> Y v | BUFX18M    | 0.017 | 0.042 |   0.056 |    0.165 | 
     | scan_clk__L3_I0                         | A v -> Y v | CLKBUFX20M | 0.022 | 0.050 |   0.106 |    0.215 | 
     | scan_clk__L4_I0                         | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.158 |    0.267 | 
     | scan_clk__L5_I0                         | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.210 |    0.318 | 
     | scan_clk__L6_I0                         | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.261 |    0.370 | 
     | scan_clk__L7_I0                         | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.313 |    0.422 | 
     | scan_clk__L8_I1                         | A v -> Y v | CLKBUFX20M | 0.021 | 0.050 |   0.363 |    0.472 | 
     | scan_clk__L9_I0                         | A v -> Y ^ | CLKINVX6M  | 0.018 | 0.018 |   0.381 |    0.490 | 
     | U3_mux2X1/U1                            | B ^ -> Y ^ | MX2X2M     | 0.068 | 0.082 |   0.463 |    0.571 | 
     | TX_CLK_M__L1_I0                         | A ^ -> Y ^ | CLKBUFX20M | 0.041 | 0.065 |   0.527 |    0.636 | 
     | TX_CLK_M__L2_I0                         | A ^ -> Y v | CLKINVX40M | 0.034 | 0.039 |   0.566 |    0.675 | 
     | TX_CLK_M__L3_I0                         | A v -> Y ^ | CLKINVX24M | 0.025 | 0.027 |   0.592 |    0.701 | 
     | U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[0] | CK ^       | SDFFRQX2M  | 0.025 | 0.001 |   0.594 |    0.703 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][2] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][2] /SI (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][1] /Q  (^) triggered by  
leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.623
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.663
  Arrival Time                  0.772
  Slack Time                    0.109
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.109 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |   -0.095 | 
     | scan_clk__L2_I1                             | A v -> Y v  | BUFX18M    | 0.017 | 0.042 |   0.056 |   -0.052 | 
     | scan_clk__L3_I0                             | A v -> Y v  | CLKBUFX20M | 0.022 | 0.050 |   0.106 |   -0.003 | 
     | scan_clk__L4_I0                             | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.158 |    0.049 | 
     | scan_clk__L5_I0                             | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.210 |    0.101 | 
     | scan_clk__L6_I0                             | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.261 |    0.152 | 
     | scan_clk__L7_I0                             | A v -> Y v  | CLKBUFX20M | 0.023 | 0.052 |   0.313 |    0.205 | 
     | scan_clk__L8_I0                             | A v -> Y ^  | CLKINVX6M  | 0.015 | 0.016 |   0.329 |    0.220 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^  | MX2X8M     | 0.045 | 0.078 |   0.407 |    0.298 | 
     | CLK_R_M__L1_I0                              | A ^ -> Y ^  | CLKBUFX12M | 0.054 | 0.073 |   0.480 |    0.371 | 
     | CLK_R_M__L2_I0                              | A ^ -> Y v  | CLKINVX40M | 0.032 | 0.033 |   0.513 |    0.404 | 
     | CLK_R_M__L3_I0                              | A v -> Y ^  | CLKINVX40M | 0.032 | 0.027 |   0.540 |    0.431 | 
     | CLK_R_M__L4_I0                              | A ^ -> Y v  | CLKINVX40M | 0.030 | 0.038 |   0.578 |    0.469 | 
     | CLK_R_M__L5_I0                              | A v -> Y ^  | CLKINVX40M | 0.033 | 0.031 |   0.609 |    0.500 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.056 | 0.163 |   0.772 |    0.663 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][2] | SI ^        | SDFFRQX2M  | 0.056 | 0.000 |   0.772 |    0.663 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.109 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.009 | 0.014 |   0.014 |    0.123 | 
     | scan_clk__L2_I1                             | A v -> Y v | BUFX18M    | 0.017 | 0.042 |   0.056 |    0.165 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX20M | 0.022 | 0.050 |   0.106 |    0.215 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.158 |    0.267 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.210 |    0.318 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.261 |    0.370 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.313 |    0.422 | 
     | scan_clk__L8_I0                             | A v -> Y ^ | CLKINVX6M  | 0.015 | 0.016 |   0.329 |    0.438 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X8M     | 0.045 | 0.078 |   0.407 |    0.516 | 
     | CLK_R_M__L1_I0                              | A ^ -> Y ^ | CLKBUFX12M | 0.054 | 0.073 |   0.480 |    0.589 | 
     | CLK_R_M__L2_I0                              | A ^ -> Y v | CLKINVX40M | 0.032 | 0.033 |   0.513 |    0.622 | 
     | CLK_R_M__L3_I0                              | A v -> Y ^ | CLKINVX40M | 0.032 | 0.027 |   0.540 |    0.649 | 
     | CLK_R_M__L4_I0                              | A ^ -> Y v | CLKINVX40M | 0.030 | 0.038 |   0.578 |    0.687 | 
     | CLK_R_M__L5_I0                              | A v -> Y ^ | CLKINVX40M | 0.033 | 0.031 |   0.609 |    0.718 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][2] | CK ^       | SDFFRQX2M  | 0.053 | 0.014 |   0.623 |    0.732 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[6] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[6] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[5] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.116
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.156
  Arrival Time                  0.265
  Slack Time                    0.109
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     | U0_CLK_gating/U_LATNCAX2M | ECK ^       |            | 0.078 |       |   0.000 |   -0.109 | 
     | U0_CLK_gating             | Gated_CLK ^ | CLK_gating |       |       |   0.000 |   -0.109 | 
     | ALU_CLK__L1_I0            | A ^ -> Y ^  | CLKBUFX12M | 0.039 | 0.067 |   0.067 |   -0.042 | 
     | ALU_CLK__L2_I0            | A ^ -> Y v  | CLKINVX24M | 0.023 | 0.025 |   0.092 |   -0.017 | 
     | ALU_CLK__L3_I0            | A v -> Y ^  | CLKINVX32M | 0.025 | 0.024 |   0.115 |    0.006 | 
     | U0_ALU/\ALU_OUT_reg[5]    | CK ^ -> Q ^ | SDFFRQX2M  | 0.043 | 0.150 |   0.265 |    0.156 | 
     | U0_ALU/\ALU_OUT_reg[6]    | SI ^        | SDFFRQX2M  | 0.043 | 0.000 |   0.265 |    0.156 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     | U0_CLK_gating/U_LATNCAX2M | ECK ^       |            | 0.078 |       |   0.000 |    0.109 | 
     | U0_CLK_gating             | Gated_CLK ^ | CLK_gating |       |       |   0.000 |    0.109 | 
     | ALU_CLK__L1_I0            | A ^ -> Y ^  | CLKBUFX12M | 0.039 | 0.067 |   0.067 |    0.175 | 
     | ALU_CLK__L2_I0            | A ^ -> Y v  | CLKINVX24M | 0.023 | 0.025 |   0.092 |    0.201 | 
     | ALU_CLK__L3_I0            | A v -> Y ^  | CLKINVX32M | 0.025 | 0.024 |   0.115 |    0.224 | 
     | U0_ALU/\ALU_OUT_reg[6]    | CK ^        | SDFFRQX2M  | 0.025 | 0.001 |   0.116 |    0.225 | 
     +-------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin U0_DATA_SYNC/\sync_reg_reg[1] /CK 
Endpoint:   U0_DATA_SYNC/\sync_reg_reg[1] /SI (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: U0_DATA_SYNC/\sync_reg_reg[0] /Q  (^) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.624
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.664
  Arrival Time                  0.773
  Slack Time                    0.109
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |             |            |       |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.109 | 
     | scan_clk__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |   -0.095 | 
     | scan_clk__L2_I1               | A v -> Y v  | BUFX18M    | 0.017 | 0.042 |   0.056 |   -0.053 | 
     | scan_clk__L3_I0               | A v -> Y v  | CLKBUFX20M | 0.022 | 0.050 |   0.106 |   -0.003 | 
     | scan_clk__L4_I0               | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.158 |    0.049 | 
     | scan_clk__L5_I0               | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.210 |    0.100 | 
     | scan_clk__L6_I0               | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.261 |    0.152 | 
     | scan_clk__L7_I0               | A v -> Y v  | CLKBUFX20M | 0.023 | 0.052 |   0.313 |    0.204 | 
     | scan_clk__L8_I0               | A v -> Y ^  | CLKINVX6M  | 0.015 | 0.016 |   0.329 |    0.220 | 
     | U0_mux2X1/U1                  | B ^ -> Y ^  | MX2X8M     | 0.045 | 0.078 |   0.407 |    0.298 | 
     | CLK_R_M__L1_I0                | A ^ -> Y ^  | CLKBUFX12M | 0.054 | 0.073 |   0.480 |    0.371 | 
     | CLK_R_M__L2_I0                | A ^ -> Y v  | CLKINVX40M | 0.032 | 0.033 |   0.513 |    0.404 | 
     | CLK_R_M__L3_I1                | A v -> Y ^  | CLKINVX40M | 0.031 | 0.026 |   0.540 |    0.431 | 
     | CLK_R_M__L4_I2                | A ^ -> Y v  | CLKINVX40M | 0.031 | 0.040 |   0.580 |    0.471 | 
     | CLK_R_M__L5_I4                | A v -> Y ^  | CLKINVX40M | 0.044 | 0.040 |   0.620 |    0.511 | 
     | U0_DATA_SYNC/\sync_reg_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.041 | 0.153 |   0.773 |    0.664 | 
     | U0_DATA_SYNC/\sync_reg_reg[1] | SI ^        | SDFFRQX2M  | 0.041 | 0.000 |   0.773 |    0.664 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^ |            | 0.000 |       |   0.000 |    0.109 | 
     | scan_clk__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.009 | 0.014 |   0.014 |    0.123 | 
     | scan_clk__L2_I1               | A v -> Y v | BUFX18M    | 0.017 | 0.042 |   0.056 |    0.166 | 
     | scan_clk__L3_I0               | A v -> Y v | CLKBUFX20M | 0.022 | 0.050 |   0.106 |    0.215 | 
     | scan_clk__L4_I0               | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.158 |    0.267 | 
     | scan_clk__L5_I0               | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.210 |    0.319 | 
     | scan_clk__L6_I0               | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.261 |    0.370 | 
     | scan_clk__L7_I0               | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.313 |    0.422 | 
     | scan_clk__L8_I0               | A v -> Y ^ | CLKINVX6M  | 0.015 | 0.016 |   0.329 |    0.438 | 
     | U0_mux2X1/U1                  | B ^ -> Y ^ | MX2X8M     | 0.045 | 0.078 |   0.407 |    0.516 | 
     | CLK_R_M__L1_I0                | A ^ -> Y ^ | CLKBUFX12M | 0.054 | 0.073 |   0.480 |    0.589 | 
     | CLK_R_M__L2_I0                | A ^ -> Y v | CLKINVX40M | 0.032 | 0.033 |   0.513 |    0.622 | 
     | CLK_R_M__L3_I1                | A v -> Y ^ | CLKINVX40M | 0.031 | 0.026 |   0.540 |    0.649 | 
     | CLK_R_M__L4_I2                | A ^ -> Y v | CLKINVX40M | 0.031 | 0.040 |   0.580 |    0.689 | 
     | CLK_R_M__L5_I4                | A v -> Y ^ | CLKINVX40M | 0.044 | 0.040 |   0.620 |    0.729 | 
     | U0_DATA_SYNC/\sync_reg_reg[1] | CK ^       | SDFFRQX2M  | 0.044 | 0.004 |   0.624 |    0.733 | 
     +----------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[1] /CK 
Endpoint:   U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[1] /SI (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[0] /Q  (^) triggered by  
leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.594
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.634
  Arrival Time                  0.743
  Slack Time                    0.109
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                         | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.109 | 
     | scan_clk__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |   -0.095 | 
     | scan_clk__L2_I1                         | A v -> Y v  | BUFX18M    | 0.017 | 0.042 |   0.056 |   -0.053 | 
     | scan_clk__L3_I0                         | A v -> Y v  | CLKBUFX20M | 0.022 | 0.050 |   0.106 |   -0.003 | 
     | scan_clk__L4_I0                         | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.158 |    0.049 | 
     | scan_clk__L5_I0                         | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.210 |    0.100 | 
     | scan_clk__L6_I0                         | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.261 |    0.152 | 
     | scan_clk__L7_I0                         | A v -> Y v  | CLKBUFX20M | 0.023 | 0.052 |   0.313 |    0.204 | 
     | scan_clk__L8_I1                         | A v -> Y v  | CLKBUFX20M | 0.021 | 0.050 |   0.363 |    0.254 | 
     | scan_clk__L9_I0                         | A v -> Y ^  | CLKINVX6M  | 0.018 | 0.018 |   0.381 |    0.272 | 
     | U3_mux2X1/U1                            | B ^ -> Y ^  | MX2X2M     | 0.068 | 0.082 |   0.463 |    0.353 | 
     | TX_CLK_M__L1_I0                         | A ^ -> Y ^  | CLKBUFX20M | 0.041 | 0.065 |   0.527 |    0.418 | 
     | TX_CLK_M__L2_I0                         | A ^ -> Y v  | CLKINVX40M | 0.034 | 0.039 |   0.566 |    0.457 | 
     | TX_CLK_M__L3_I0                         | A v -> Y ^  | CLKINVX24M | 0.025 | 0.027 |   0.592 |    0.483 | 
     | U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.044 | 0.151 |   0.743 |    0.634 | 
     | U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[1] | SI ^        | SDFFRQX2M  | 0.044 | 0.000 |   0.743 |    0.634 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.109 | 
     | scan_clk__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.009 | 0.014 |   0.014 |    0.124 | 
     | scan_clk__L2_I1                         | A v -> Y v | BUFX18M    | 0.017 | 0.042 |   0.056 |    0.166 | 
     | scan_clk__L3_I0                         | A v -> Y v | CLKBUFX20M | 0.022 | 0.050 |   0.106 |    0.216 | 
     | scan_clk__L4_I0                         | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.158 |    0.267 | 
     | scan_clk__L5_I0                         | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.210 |    0.319 | 
     | scan_clk__L6_I0                         | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.261 |    0.370 | 
     | scan_clk__L7_I0                         | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.313 |    0.423 | 
     | scan_clk__L8_I1                         | A v -> Y v | CLKBUFX20M | 0.021 | 0.050 |   0.363 |    0.473 | 
     | scan_clk__L9_I0                         | A v -> Y ^ | CLKINVX6M  | 0.018 | 0.018 |   0.381 |    0.490 | 
     | U3_mux2X1/U1                            | B ^ -> Y ^ | MX2X2M     | 0.068 | 0.082 |   0.463 |    0.572 | 
     | TX_CLK_M__L1_I0                         | A ^ -> Y ^ | CLKBUFX20M | 0.041 | 0.065 |   0.527 |    0.636 | 
     | TX_CLK_M__L2_I0                         | A ^ -> Y v | CLKINVX40M | 0.034 | 0.039 |   0.566 |    0.675 | 
     | TX_CLK_M__L3_I0                         | A v -> Y ^ | CLKINVX24M | 0.025 | 0.027 |   0.592 |    0.702 | 
     | U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[1] | CK ^       | SDFFRQX2M  | 0.025 | 0.002 |   0.594 |    0.703 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][4] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][4] /SI (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][3] /Q  (^) triggered by  
leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.632
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.671
  Arrival Time                  0.780
  Slack Time                    0.109
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.109 | 
     | scan_clk__L1_I0                              | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |   -0.095 | 
     | scan_clk__L2_I1                              | A v -> Y v  | BUFX18M    | 0.017 | 0.042 |   0.056 |   -0.053 | 
     | scan_clk__L3_I0                              | A v -> Y v  | CLKBUFX20M | 0.022 | 0.050 |   0.106 |   -0.003 | 
     | scan_clk__L4_I0                              | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.158 |    0.048 | 
     | scan_clk__L5_I0                              | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.210 |    0.100 | 
     | scan_clk__L6_I0                              | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.261 |    0.152 | 
     | scan_clk__L7_I0                              | A v -> Y v  | CLKBUFX20M | 0.023 | 0.052 |   0.313 |    0.204 | 
     | scan_clk__L8_I0                              | A v -> Y ^  | CLKINVX6M  | 0.015 | 0.016 |   0.329 |    0.220 | 
     | U0_mux2X1/U1                                 | B ^ -> Y ^  | MX2X8M     | 0.045 | 0.078 |   0.407 |    0.298 | 
     | CLK_R_M__L1_I0                               | A ^ -> Y ^  | CLKBUFX12M | 0.054 | 0.073 |   0.480 |    0.370 | 
     | CLK_R_M__L2_I0                               | A ^ -> Y v  | CLKINVX40M | 0.032 | 0.033 |   0.513 |    0.404 | 
     | CLK_R_M__L3_I0                               | A v -> Y ^  | CLKINVX40M | 0.032 | 0.027 |   0.540 |    0.431 | 
     | CLK_R_M__L4_I1                               | A ^ -> Y v  | CLKINVX40M | 0.030 | 0.037 |   0.577 |    0.468 | 
     | CLK_R_M__L5_I2                               | A v -> Y ^  | CLKINVX40M | 0.031 | 0.034 |   0.612 |    0.502 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][3] | CK ^ -> Q ^ | SDFFRQX2M  | 0.062 | 0.169 |   0.780 |    0.671 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][4] | SI ^        | SDFFRQX2M  | 0.062 | 0.000 |   0.780 |    0.671 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.109 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.009 | 0.014 |   0.014 |    0.124 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX18M    | 0.017 | 0.042 |   0.056 |    0.166 | 
     | scan_clk__L3_I0                              | A v -> Y v | CLKBUFX20M | 0.022 | 0.050 |   0.106 |    0.216 | 
     | scan_clk__L4_I0                              | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.158 |    0.267 | 
     | scan_clk__L5_I0                              | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.210 |    0.319 | 
     | scan_clk__L6_I0                              | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.261 |    0.370 | 
     | scan_clk__L7_I0                              | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.313 |    0.423 | 
     | scan_clk__L8_I0                              | A v -> Y ^ | CLKINVX6M  | 0.015 | 0.016 |   0.329 |    0.438 | 
     | U0_mux2X1/U1                                 | B ^ -> Y ^ | MX2X8M     | 0.045 | 0.078 |   0.407 |    0.517 | 
     | CLK_R_M__L1_I0                               | A ^ -> Y ^ | CLKBUFX12M | 0.054 | 0.073 |   0.480 |    0.589 | 
     | CLK_R_M__L2_I0                               | A ^ -> Y v | CLKINVX40M | 0.032 | 0.033 |   0.513 |    0.623 | 
     | CLK_R_M__L3_I0                               | A v -> Y ^ | CLKINVX40M | 0.032 | 0.027 |   0.540 |    0.650 | 
     | CLK_R_M__L4_I0                               | A ^ -> Y v | CLKINVX40M | 0.030 | 0.038 |   0.578 |    0.687 | 
     | CLK_R_M__L5_I0                               | A v -> Y ^ | CLKINVX40M | 0.033 | 0.031 |   0.609 |    0.718 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][4] | CK ^       | SDFFRQX2M  | 0.055 | 0.023 |   0.632 |    0.741 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[5] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[5] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[4] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.117
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.157
  Arrival Time                  0.266
  Slack Time                    0.110
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     | U0_CLK_gating/U_LATNCAX2M | ECK ^       |            | 0.078 |       |   0.000 |   -0.110 | 
     | U0_CLK_gating             | Gated_CLK ^ | CLK_gating |       |       |   0.000 |   -0.109 | 
     | ALU_CLK__L1_I0            | A ^ -> Y ^  | CLKBUFX12M | 0.039 | 0.067 |   0.067 |   -0.043 | 
     | ALU_CLK__L2_I0            | A ^ -> Y v  | CLKINVX24M | 0.023 | 0.025 |   0.092 |   -0.018 | 
     | ALU_CLK__L3_I0            | A v -> Y ^  | CLKINVX32M | 0.025 | 0.024 |   0.115 |    0.006 | 
     | U0_ALU/\ALU_OUT_reg[4]    | CK ^ -> Q ^ | SDFFRQX2M  | 0.044 | 0.151 |   0.266 |    0.157 | 
     | U0_ALU/\ALU_OUT_reg[5]    | SI ^        | SDFFRQX2M  | 0.044 | 0.000 |   0.266 |    0.157 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     | U0_CLK_gating/U_LATNCAX2M | ECK ^       |            | 0.078 |       |   0.000 |    0.110 | 
     | U0_CLK_gating             | Gated_CLK ^ | CLK_gating |       |       |   0.000 |    0.110 | 
     | ALU_CLK__L1_I0            | A ^ -> Y ^  | CLKBUFX12M | 0.039 | 0.067 |   0.067 |    0.176 | 
     | ALU_CLK__L2_I0            | A ^ -> Y v  | CLKINVX24M | 0.023 | 0.025 |   0.092 |    0.201 | 
     | ALU_CLK__L3_I0            | A v -> Y ^  | CLKINVX32M | 0.025 | 0.024 |   0.115 |    0.225 | 
     | U0_ALU/\ALU_OUT_reg[5]    | CK ^        | SDFFRQX2M  | 0.025 | 0.002 |   0.117 |    0.226 | 
     +-------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[7] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[7] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[6] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.117
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.157
  Arrival Time                  0.266
  Slack Time                    0.110
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     | U0_CLK_gating/U_LATNCAX2M | ECK ^       |            | 0.078 |       |   0.000 |   -0.110 | 
     | U0_CLK_gating             | Gated_CLK ^ | CLK_gating |       |       |   0.000 |   -0.110 | 
     | ALU_CLK__L1_I0            | A ^ -> Y ^  | CLKBUFX12M | 0.039 | 0.067 |   0.067 |   -0.043 | 
     | ALU_CLK__L2_I0            | A ^ -> Y v  | CLKINVX24M | 0.023 | 0.025 |   0.092 |   -0.018 | 
     | ALU_CLK__L3_I0            | A v -> Y ^  | CLKINVX32M | 0.025 | 0.024 |   0.115 |    0.005 | 
     | U0_ALU/\ALU_OUT_reg[6]    | CK ^ -> Q ^ | SDFFRQX2M  | 0.045 | 0.151 |   0.266 |    0.157 | 
     | U0_ALU/\ALU_OUT_reg[7]    | SI ^        | SDFFRQX2M  | 0.045 | 0.000 |   0.266 |    0.157 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     | U0_CLK_gating/U_LATNCAX2M | ECK ^       |            | 0.078 |       |   0.000 |    0.110 | 
     | U0_CLK_gating             | Gated_CLK ^ | CLK_gating |       |       |   0.000 |    0.110 | 
     | ALU_CLK__L1_I0            | A ^ -> Y ^  | CLKBUFX12M | 0.039 | 0.067 |   0.067 |    0.176 | 
     | ALU_CLK__L2_I0            | A ^ -> Y v  | CLKINVX24M | 0.023 | 0.025 |   0.092 |    0.201 | 
     | ALU_CLK__L3_I0            | A v -> Y ^  | CLKINVX32M | 0.025 | 0.024 |   0.115 |    0.225 | 
     | U0_ALU/\ALU_OUT_reg[7]    | CK ^        | SDFFRQX2M  | 0.025 | 0.002 |   0.117 |    0.226 | 
     +-------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[10] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[10] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[9] /Q   (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.117
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.157
  Arrival Time                  0.267
  Slack Time                    0.110
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     | U0_CLK_gating/U_LATNCAX2M | ECK ^       |            | 0.078 |       |   0.000 |   -0.110 | 
     | U0_CLK_gating             | Gated_CLK ^ | CLK_gating |       |       |   0.000 |   -0.110 | 
     | ALU_CLK__L1_I0            | A ^ -> Y ^  | CLKBUFX12M | 0.039 | 0.067 |   0.067 |   -0.043 | 
     | ALU_CLK__L2_I0            | A ^ -> Y v  | CLKINVX24M | 0.023 | 0.025 |   0.092 |   -0.018 | 
     | ALU_CLK__L3_I0            | A v -> Y ^  | CLKINVX32M | 0.025 | 0.024 |   0.115 |    0.005 | 
     | U0_ALU/\ALU_OUT_reg[9]    | CK ^ -> Q ^ | SDFFRQX2M  | 0.046 | 0.152 |   0.267 |    0.157 | 
     | U0_ALU/\ALU_OUT_reg[10]   | SI ^        | SDFFRQX2M  | 0.046 | 0.000 |   0.267 |    0.157 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     | U0_CLK_gating/U_LATNCAX2M | ECK ^       |            | 0.078 |       |   0.000 |    0.110 | 
     | U0_CLK_gating             | Gated_CLK ^ | CLK_gating |       |       |   0.000 |    0.110 | 
     | ALU_CLK__L1_I0            | A ^ -> Y ^  | CLKBUFX12M | 0.039 | 0.067 |   0.067 |    0.176 | 
     | ALU_CLK__L2_I0            | A ^ -> Y v  | CLKINVX24M | 0.023 | 0.025 |   0.092 |    0.201 | 
     | ALU_CLK__L3_I0            | A v -> Y ^  | CLKINVX32M | 0.025 | 0.024 |   0.115 |    0.225 | 
     | U0_ALU/\ALU_OUT_reg[10]   | CK ^        | SDFFRQX2M  | 0.025 | 0.002 |   0.117 |    0.227 | 
     +-------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[1] /CK 
Endpoint:   U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[1] /SI (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[0] /Q  (^) triggered by  
leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.615
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.655
  Arrival Time                  0.765
  Slack Time                    0.110
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                         | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.110 | 
     | scan_clk__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |   -0.096 | 
     | scan_clk__L2_I1                         | A v -> Y v  | BUFX18M    | 0.017 | 0.042 |   0.056 |   -0.054 | 
     | scan_clk__L3_I0                         | A v -> Y v  | CLKBUFX20M | 0.022 | 0.050 |   0.106 |   -0.004 | 
     | scan_clk__L4_I0                         | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.158 |    0.047 | 
     | scan_clk__L5_I0                         | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.210 |    0.099 | 
     | scan_clk__L6_I0                         | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.261 |    0.151 | 
     | scan_clk__L7_I0                         | A v -> Y v  | CLKBUFX20M | 0.023 | 0.052 |   0.313 |    0.203 | 
     | scan_clk__L8_I0                         | A v -> Y ^  | CLKINVX6M  | 0.015 | 0.016 |   0.329 |    0.219 | 
     | U0_mux2X1/U1                            | B ^ -> Y ^  | MX2X8M     | 0.045 | 0.078 |   0.407 |    0.297 | 
     | CLK_R_M__L1_I0                          | A ^ -> Y ^  | CLKBUFX12M | 0.054 | 0.073 |   0.480 |    0.369 | 
     | CLK_R_M__L2_I0                          | A ^ -> Y v  | CLKINVX40M | 0.032 | 0.033 |   0.513 |    0.403 | 
     | CLK_R_M__L3_I0                          | A v -> Y ^  | CLKINVX40M | 0.032 | 0.027 |   0.540 |    0.429 | 
     | CLK_R_M__L4_I1                          | A ^ -> Y v  | CLKINVX40M | 0.030 | 0.037 |   0.577 |    0.467 | 
     | CLK_R_M__L5_I3                          | A v -> Y ^  | CLKINVX40M | 0.028 | 0.032 |   0.609 |    0.499 | 
     | U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.045 | 0.156 |   0.765 |    0.655 | 
     | U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[1] | SI ^        | SDFFRQX2M  | 0.045 | 0.000 |   0.765 |    0.655 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.110 | 
     | scan_clk__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.009 | 0.014 |   0.014 |    0.125 | 
     | scan_clk__L2_I1                         | A v -> Y v | BUFX18M    | 0.017 | 0.042 |   0.056 |    0.167 | 
     | scan_clk__L3_I0                         | A v -> Y v | CLKBUFX20M | 0.022 | 0.050 |   0.106 |    0.217 | 
     | scan_clk__L4_I0                         | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.158 |    0.268 | 
     | scan_clk__L5_I0                         | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.210 |    0.320 | 
     | scan_clk__L6_I0                         | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.261 |    0.371 | 
     | scan_clk__L7_I0                         | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.313 |    0.424 | 
     | scan_clk__L8_I0                         | A v -> Y ^ | CLKINVX6M  | 0.015 | 0.016 |   0.329 |    0.439 | 
     | U0_mux2X1/U1                            | B ^ -> Y ^ | MX2X8M     | 0.045 | 0.078 |   0.407 |    0.518 | 
     | CLK_R_M__L1_I0                          | A ^ -> Y ^ | CLKBUFX12M | 0.054 | 0.073 |   0.480 |    0.590 | 
     | CLK_R_M__L2_I0                          | A ^ -> Y v | CLKINVX40M | 0.032 | 0.033 |   0.513 |    0.624 | 
     | CLK_R_M__L3_I0                          | A v -> Y ^ | CLKINVX40M | 0.032 | 0.027 |   0.540 |    0.651 | 
     | CLK_R_M__L4_I1                          | A ^ -> Y v | CLKINVX40M | 0.030 | 0.037 |   0.577 |    0.688 | 
     | CLK_R_M__L5_I3                          | A v -> Y ^ | CLKINVX40M | 0.028 | 0.032 |   0.609 |    0.720 | 
     | U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[1] | CK ^       | SDFFRQX2M  | 0.029 | 0.006 |   0.615 |    0.725 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[15] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[15] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[14] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.116
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.156
  Arrival Time                  0.267
  Slack Time                    0.111
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     | U0_CLK_gating/U_LATNCAX2M | ECK ^       |            | 0.078 |       |   0.000 |   -0.111 | 
     | U0_CLK_gating             | Gated_CLK ^ | CLK_gating |       |       |   0.000 |   -0.111 | 
     | ALU_CLK__L1_I0            | A ^ -> Y ^  | CLKBUFX12M | 0.039 | 0.067 |   0.067 |   -0.044 | 
     | ALU_CLK__L2_I0            | A ^ -> Y v  | CLKINVX24M | 0.023 | 0.025 |   0.092 |   -0.019 | 
     | ALU_CLK__L3_I0            | A v -> Y ^  | CLKINVX32M | 0.025 | 0.024 |   0.115 |    0.004 | 
     | U0_ALU/\ALU_OUT_reg[14]   | CK ^ -> Q ^ | SDFFRQX2M  | 0.045 | 0.152 |   0.267 |    0.156 | 
     | U0_ALU/\ALU_OUT_reg[15]   | SI ^        | SDFFRQX2M  | 0.045 | 0.000 |   0.267 |    0.156 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     | U0_CLK_gating/U_LATNCAX2M | ECK ^       |            | 0.078 |       |   0.000 |    0.111 | 
     | U0_CLK_gating             | Gated_CLK ^ | CLK_gating |       |       |   0.000 |    0.111 | 
     | ALU_CLK__L1_I0            | A ^ -> Y ^  | CLKBUFX12M | 0.039 | 0.067 |   0.067 |    0.177 | 
     | ALU_CLK__L2_I0            | A ^ -> Y v  | CLKINVX24M | 0.023 | 0.025 |   0.092 |    0.202 | 
     | ALU_CLK__L3_I0            | A v -> Y ^  | CLKINVX32M | 0.025 | 0.024 |   0.115 |    0.226 | 
     | U0_ALU/\ALU_OUT_reg[15]   | CK ^        | SDFFRQX2M  | 0.025 | 0.001 |   0.116 |    0.227 | 
     +-------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[3] /CK 
Endpoint:   U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[3] /SI (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[2] /Q  (^) triggered by  
leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.625
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.665
  Arrival Time                  0.777
  Slack Time                    0.112
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                         | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.112 | 
     | scan_clk__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |   -0.097 | 
     | scan_clk__L2_I1                         | A v -> Y v  | BUFX18M    | 0.017 | 0.042 |   0.056 |   -0.055 | 
     | scan_clk__L3_I0                         | A v -> Y v  | CLKBUFX20M | 0.022 | 0.050 |   0.106 |   -0.005 | 
     | scan_clk__L4_I0                         | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.158 |    0.046 | 
     | scan_clk__L5_I0                         | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.210 |    0.098 | 
     | scan_clk__L6_I0                         | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.261 |    0.149 | 
     | scan_clk__L7_I0                         | A v -> Y v  | CLKBUFX20M | 0.023 | 0.052 |   0.313 |    0.202 | 
     | scan_clk__L8_I0                         | A v -> Y ^  | CLKINVX6M  | 0.015 | 0.016 |   0.329 |    0.217 | 
     | U0_mux2X1/U1                            | B ^ -> Y ^  | MX2X8M     | 0.045 | 0.078 |   0.407 |    0.296 | 
     | CLK_R_M__L1_I0                          | A ^ -> Y ^  | CLKBUFX12M | 0.054 | 0.073 |   0.480 |    0.368 | 
     | CLK_R_M__L2_I0                          | A ^ -> Y v  | CLKINVX40M | 0.032 | 0.033 |   0.513 |    0.402 | 
     | CLK_R_M__L3_I1                          | A v -> Y ^  | CLKINVX40M | 0.031 | 0.026 |   0.540 |    0.428 | 
     | CLK_R_M__L4_I2                          | A ^ -> Y v  | CLKINVX40M | 0.031 | 0.040 |   0.580 |    0.468 | 
     | CLK_R_M__L5_I4                          | A v -> Y ^  | CLKINVX40M | 0.044 | 0.040 |   0.620 |    0.508 | 
     | U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[2] | CK ^ -> Q ^ | SDFFRQX2M  | 0.043 | 0.157 |   0.777 |    0.665 | 
     | U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[3] | SI ^        | SDFFRQX2M  | 0.043 | 0.000 |   0.777 |    0.665 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.112 | 
     | scan_clk__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.009 | 0.014 |   0.014 |    0.126 | 
     | scan_clk__L2_I1                         | A v -> Y v | BUFX18M    | 0.017 | 0.042 |   0.056 |    0.168 | 
     | scan_clk__L3_I0                         | A v -> Y v | CLKBUFX20M | 0.022 | 0.050 |   0.106 |    0.218 | 
     | scan_clk__L4_I0                         | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.158 |    0.269 | 
     | scan_clk__L5_I0                         | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.210 |    0.321 | 
     | scan_clk__L6_I0                         | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.261 |    0.373 | 
     | scan_clk__L7_I0                         | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.313 |    0.425 | 
     | scan_clk__L8_I0                         | A v -> Y ^ | CLKINVX6M  | 0.015 | 0.016 |   0.329 |    0.441 | 
     | U0_mux2X1/U1                            | B ^ -> Y ^ | MX2X8M     | 0.045 | 0.078 |   0.407 |    0.519 | 
     | CLK_R_M__L1_I0                          | A ^ -> Y ^ | CLKBUFX12M | 0.054 | 0.073 |   0.480 |    0.592 | 
     | CLK_R_M__L2_I0                          | A ^ -> Y v | CLKINVX40M | 0.032 | 0.033 |   0.513 |    0.625 | 
     | CLK_R_M__L3_I1                          | A v -> Y ^ | CLKINVX40M | 0.031 | 0.026 |   0.540 |    0.651 | 
     | CLK_R_M__L4_I2                          | A ^ -> Y v | CLKINVX40M | 0.031 | 0.040 |   0.580 |    0.691 | 
     | CLK_R_M__L5_I4                          | A v -> Y ^ | CLKINVX40M | 0.044 | 0.040 |   0.620 |    0.732 | 
     | U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[3] | CK ^       | SDFFRQX2M  | 0.044 | 0.005 |   0.625 |    0.737 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin U0_TOP_TX/SER/\data_reg[0] /CK 
Endpoint:   U0_TOP_TX/SER/\data_reg[0] /SI   (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: U0_TOP_TX/SER/\counter_reg[3] /Q (^) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.594
+ Hold                         -0.049
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.645
  Arrival Time                  0.757
  Slack Time                    0.112
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |             |            |       |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.112 | 
     | scan_clk__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |   -0.098 | 
     | scan_clk__L2_I1               | A v -> Y v  | BUFX18M    | 0.017 | 0.042 |   0.056 |   -0.056 | 
     | scan_clk__L3_I0               | A v -> Y v  | CLKBUFX20M | 0.022 | 0.050 |   0.106 |   -0.006 | 
     | scan_clk__L4_I0               | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.158 |    0.046 | 
     | scan_clk__L5_I0               | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.210 |    0.097 | 
     | scan_clk__L6_I0               | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.261 |    0.149 | 
     | scan_clk__L7_I0               | A v -> Y v  | CLKBUFX20M | 0.023 | 0.052 |   0.313 |    0.201 | 
     | scan_clk__L8_I1               | A v -> Y v  | CLKBUFX20M | 0.021 | 0.050 |   0.363 |    0.251 | 
     | scan_clk__L9_I0               | A v -> Y ^  | CLKINVX6M  | 0.018 | 0.018 |   0.381 |    0.269 | 
     | U3_mux2X1/U1                  | B ^ -> Y ^  | MX2X2M     | 0.068 | 0.082 |   0.463 |    0.350 | 
     | TX_CLK_M__L1_I0               | A ^ -> Y ^  | CLKBUFX20M | 0.041 | 0.065 |   0.527 |    0.415 | 
     | TX_CLK_M__L2_I0               | A ^ -> Y v  | CLKINVX40M | 0.034 | 0.039 |   0.566 |    0.454 | 
     | TX_CLK_M__L3_I2               | A v -> Y ^  | CLKINVX24M | 0.024 | 0.025 |   0.591 |    0.479 | 
     | U0_TOP_TX/SER/\counter_reg[3] | CK ^ -> Q ^ | SDFFRQX2M  | 0.065 | 0.166 |   0.757 |    0.644 | 
     | U0_TOP_TX/SER/\data_reg[0]    | SI ^        | SDFFSQX2M  | 0.065 | 0.000 |   0.757 |    0.645 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |    0.112 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.009 | 0.014 |   0.014 |    0.126 | 
     | scan_clk__L2_I1            | A v -> Y v | BUFX18M    | 0.017 | 0.042 |   0.056 |    0.169 | 
     | scan_clk__L3_I0            | A v -> Y v | CLKBUFX20M | 0.022 | 0.050 |   0.106 |    0.219 | 
     | scan_clk__L4_I0            | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.158 |    0.270 | 
     | scan_clk__L5_I0            | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.210 |    0.322 | 
     | scan_clk__L6_I0            | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.261 |    0.373 | 
     | scan_clk__L7_I0            | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.313 |    0.426 | 
     | scan_clk__L8_I1            | A v -> Y v | CLKBUFX20M | 0.021 | 0.050 |   0.363 |    0.476 | 
     | scan_clk__L9_I0            | A v -> Y ^ | CLKINVX6M  | 0.018 | 0.018 |   0.381 |    0.493 | 
     | U3_mux2X1/U1               | B ^ -> Y ^ | MX2X2M     | 0.068 | 0.082 |   0.463 |    0.575 | 
     | TX_CLK_M__L1_I0            | A ^ -> Y ^ | CLKBUFX20M | 0.041 | 0.065 |   0.527 |    0.639 | 
     | TX_CLK_M__L2_I0            | A ^ -> Y v | CLKINVX40M | 0.034 | 0.039 |   0.566 |    0.678 | 
     | TX_CLK_M__L3_I2            | A v -> Y ^ | CLKINVX24M | 0.024 | 0.025 |   0.591 |    0.703 | 
     | U0_TOP_TX/SER/\data_reg[0] | CK ^       | SDFFSQX2M  | 0.024 | 0.003 |   0.594 |    0.706 | 
     +-------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[12] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[12] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[11] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.117
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.157
  Arrival Time                  0.269
  Slack Time                    0.112
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     | U0_CLK_gating/U_LATNCAX2M | ECK ^       |            | 0.078 |       |   0.000 |   -0.112 | 
     | U0_CLK_gating             | Gated_CLK ^ | CLK_gating |       |       |   0.000 |   -0.112 | 
     | ALU_CLK__L1_I0            | A ^ -> Y ^  | CLKBUFX12M | 0.039 | 0.067 |   0.067 |   -0.046 | 
     | ALU_CLK__L2_I0            | A ^ -> Y v  | CLKINVX24M | 0.023 | 0.025 |   0.092 |   -0.021 | 
     | ALU_CLK__L3_I0            | A v -> Y ^  | CLKINVX32M | 0.025 | 0.024 |   0.115 |    0.003 | 
     | U0_ALU/\ALU_OUT_reg[11]   | CK ^ -> Q ^ | SDFFRQX2M  | 0.047 | 0.154 |   0.269 |    0.157 | 
     | U0_ALU/\ALU_OUT_reg[12]   | SI ^        | SDFFRQX2M  | 0.047 | 0.000 |   0.269 |    0.157 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     | U0_CLK_gating/U_LATNCAX2M | ECK ^       |            | 0.078 |       |   0.000 |    0.112 | 
     | U0_CLK_gating             | Gated_CLK ^ | CLK_gating |       |       |   0.000 |    0.112 | 
     | ALU_CLK__L1_I0            | A ^ -> Y ^  | CLKBUFX12M | 0.039 | 0.067 |   0.066 |    0.179 | 
     | ALU_CLK__L2_I0            | A ^ -> Y v  | CLKINVX24M | 0.023 | 0.025 |   0.092 |    0.204 | 
     | ALU_CLK__L3_I0            | A v -> Y ^  | CLKINVX32M | 0.025 | 0.024 |   0.115 |    0.227 | 
     | U0_ALU/\ALU_OUT_reg[12]   | CK ^        | SDFFRQX2M  | 0.025 | 0.002 |   0.117 |    0.229 | 
     +-------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[6][2] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[6][2] /SI (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[6][1] /Q  (^) triggered by  
leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.621
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.660
  Arrival Time                  0.773
  Slack Time                    0.112
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.112 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |   -0.098 | 
     | scan_clk__L2_I1                             | A v -> Y v  | BUFX18M    | 0.017 | 0.042 |   0.056 |   -0.056 | 
     | scan_clk__L3_I0                             | A v -> Y v  | CLKBUFX20M | 0.022 | 0.050 |   0.106 |   -0.006 | 
     | scan_clk__L4_I0                             | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.158 |    0.045 | 
     | scan_clk__L5_I0                             | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.210 |    0.097 | 
     | scan_clk__L6_I0                             | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.261 |    0.149 | 
     | scan_clk__L7_I0                             | A v -> Y v  | CLKBUFX20M | 0.023 | 0.052 |   0.313 |    0.201 | 
     | scan_clk__L8_I0                             | A v -> Y ^  | CLKINVX6M  | 0.015 | 0.016 |   0.329 |    0.217 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^  | MX2X8M     | 0.045 | 0.078 |   0.407 |    0.295 | 
     | CLK_R_M__L1_I0                              | A ^ -> Y ^  | CLKBUFX12M | 0.054 | 0.073 |   0.480 |    0.368 | 
     | CLK_R_M__L2_I0                              | A ^ -> Y v  | CLKINVX40M | 0.032 | 0.033 |   0.513 |    0.401 | 
     | CLK_R_M__L3_I0                              | A v -> Y ^  | CLKINVX40M | 0.032 | 0.027 |   0.540 |    0.428 | 
     | CLK_R_M__L4_I0                              | A ^ -> Y v  | CLKINVX40M | 0.030 | 0.038 |   0.578 |    0.465 | 
     | CLK_R_M__L5_I0                              | A v -> Y ^  | CLKINVX40M | 0.033 | 0.031 |   0.609 |    0.496 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[6][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.057 | 0.164 |   0.773 |    0.660 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[6][2] | SI ^        | SDFFRQX2M  | 0.057 | 0.000 |   0.773 |    0.660 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.112 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.009 | 0.014 |   0.014 |    0.127 | 
     | scan_clk__L2_I1                             | A v -> Y v | BUFX18M    | 0.017 | 0.042 |   0.056 |    0.169 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX20M | 0.022 | 0.050 |   0.106 |    0.219 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.158 |    0.270 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.210 |    0.322 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.261 |    0.373 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.313 |    0.426 | 
     | scan_clk__L8_I0                             | A v -> Y ^ | CLKINVX6M  | 0.015 | 0.016 |   0.329 |    0.441 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X8M     | 0.045 | 0.078 |   0.407 |    0.520 | 
     | CLK_R_M__L1_I0                              | A ^ -> Y ^ | CLKBUFX12M | 0.054 | 0.073 |   0.480 |    0.592 | 
     | CLK_R_M__L2_I0                              | A ^ -> Y v | CLKINVX40M | 0.032 | 0.033 |   0.513 |    0.626 | 
     | CLK_R_M__L3_I0                              | A v -> Y ^ | CLKINVX40M | 0.032 | 0.027 |   0.540 |    0.652 | 
     | CLK_R_M__L4_I0                              | A ^ -> Y v | CLKINVX40M | 0.030 | 0.038 |   0.578 |    0.690 | 
     | CLK_R_M__L5_I0                              | A v -> Y ^ | CLKINVX40M | 0.033 | 0.031 |   0.609 |    0.721 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[6][2] | CK ^       | SDFFRQX2M  | 0.051 | 0.012 |   0.621 |    0.733 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin U1_RST_SYN/\rst_shift_reg_reg[1] /CK 
Endpoint:   U1_RST_SYN/\rst_shift_reg_reg[1] /SI (^) checked with  leading edge 
of 'DFTCLK'
Beginpoint: U1_RST_SYN/\rst_shift_reg_reg[0] /Q  (^) triggered by  leading edge 
of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.605
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.641
  Arrival Time                  0.753
  Slack Time                    0.113
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.113 | 
     | scan_clk__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |   -0.098 | 
     | scan_clk__L2_I0                  | A v -> Y ^  | CLKINVX6M  | 0.011 | 0.012 |   0.026 |   -0.087 | 
     | U1_mux2X1/U1                     | B ^ -> Y ^  | MX2X2M     | 0.116 | 0.108 |   0.133 |    0.021 | 
     | CLK_UART_M__L1_I0                | A ^ -> Y ^  | BUFX8M     | 0.028 | 0.049 |   0.182 |    0.070 | 
     | CLK_UART_M__L2_I0                | A ^ -> Y ^  | CLKBUFX24M | 0.025 | 0.049 |   0.232 |    0.119 | 
     | CLK_UART_M__L3_I0                | A ^ -> Y ^  | CLKBUFX40M | 0.030 | 0.053 |   0.285 |    0.172 | 
     | CLK_UART_M__L4_I0                | A ^ -> Y v  | CLKINVX40M | 0.021 | 0.024 |   0.309 |    0.196 | 
     | CLK_UART_M__L5_I1                | A v -> Y v  | BUFX16M    | 0.019 | 0.048 |   0.357 |    0.245 | 
     | CLK_UART_M__L6_I0                | A v -> Y v  | CLKBUFX20M | 0.022 | 0.050 |   0.408 |    0.295 | 
     | CLK_UART_M__L7_I0                | A v -> Y v  | CLKBUFX20M | 0.022 | 0.051 |   0.459 |    0.346 | 
     | CLK_UART_M__L8_I0                | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.511 |    0.398 | 
     | CLK_UART_M__L9_I0                | A v -> Y v  | CLKBUFX20M | 0.036 | 0.064 |   0.574 |    0.462 | 
     | CLK_UART_M__L10_I0               | A v -> Y ^  | CLKINVX40M | 0.026 | 0.028 |   0.603 |    0.490 | 
     | U1_RST_SYN/\rst_shift_reg_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.042 | 0.151 |   0.753 |    0.641 | 
     | U1_RST_SYN/\rst_shift_reg_reg[1] | SI ^        | SDFFRQX1M  | 0.042 | 0.000 |   0.753 |    0.641 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |    0.113 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.009 | 0.014 |   0.014 |    0.127 | 
     | scan_clk__L2_I0                  | A v -> Y ^ | CLKINVX6M  | 0.011 | 0.012 |   0.026 |    0.139 | 
     | U1_mux2X1/U1                     | B ^ -> Y ^ | MX2X2M     | 0.116 | 0.108 |   0.133 |    0.246 | 
     | CLK_UART_M__L1_I0                | A ^ -> Y ^ | BUFX8M     | 0.028 | 0.049 |   0.182 |    0.295 | 
     | CLK_UART_M__L2_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.232 |    0.344 | 
     | CLK_UART_M__L3_I0                | A ^ -> Y ^ | CLKBUFX40M | 0.030 | 0.053 |   0.285 |    0.398 | 
     | CLK_UART_M__L4_I0                | A ^ -> Y v | CLKINVX40M | 0.021 | 0.024 |   0.309 |    0.422 | 
     | CLK_UART_M__L5_I1                | A v -> Y v | BUFX16M    | 0.019 | 0.048 |   0.357 |    0.470 | 
     | CLK_UART_M__L6_I0                | A v -> Y v | CLKBUFX20M | 0.022 | 0.050 |   0.408 |    0.521 | 
     | CLK_UART_M__L7_I0                | A v -> Y v | CLKBUFX20M | 0.022 | 0.051 |   0.459 |    0.572 | 
     | CLK_UART_M__L8_I0                | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.511 |    0.623 | 
     | CLK_UART_M__L9_I0                | A v -> Y v | CLKBUFX20M | 0.036 | 0.064 |   0.574 |    0.687 | 
     | CLK_UART_M__L10_I0               | A v -> Y ^ | CLKINVX40M | 0.026 | 0.028 |   0.603 |    0.715 | 
     | U1_RST_SYN/\rst_shift_reg_reg[1] | CK ^       | SDFFRQX1M  | 0.026 | 0.002 |   0.605 |    0.717 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[13] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[13] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[12] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.117
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.157
  Arrival Time                  0.270
  Slack Time                    0.113
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     | U0_CLK_gating/U_LATNCAX2M | ECK ^       |            | 0.078 |       |   0.000 |   -0.113 | 
     | U0_CLK_gating             | Gated_CLK ^ | CLK_gating |       |       |   0.000 |   -0.113 | 
     | ALU_CLK__L1_I0            | A ^ -> Y ^  | CLKBUFX12M | 0.039 | 0.067 |   0.067 |   -0.047 | 
     | ALU_CLK__L2_I0            | A ^ -> Y v  | CLKINVX24M | 0.023 | 0.025 |   0.092 |   -0.021 | 
     | ALU_CLK__L3_I0            | A v -> Y ^  | CLKINVX32M | 0.025 | 0.024 |   0.115 |    0.002 | 
     | U0_ALU/\ALU_OUT_reg[12]   | CK ^ -> Q ^ | SDFFRQX2M  | 0.049 | 0.154 |   0.270 |    0.156 | 
     | U0_ALU/\ALU_OUT_reg[13]   | SI ^        | SDFFRQX2M  | 0.049 | 0.000 |   0.270 |    0.157 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     | U0_CLK_gating/U_LATNCAX2M | ECK ^       |            | 0.078 |       |   0.000 |    0.113 | 
     | U0_CLK_gating             | Gated_CLK ^ | CLK_gating |       |       |   0.000 |    0.113 | 
     | ALU_CLK__L1_I0            | A ^ -> Y ^  | CLKBUFX12M | 0.039 | 0.067 |   0.067 |    0.180 | 
     | ALU_CLK__L2_I0            | A ^ -> Y v  | CLKINVX24M | 0.023 | 0.025 |   0.092 |    0.205 | 
     | ALU_CLK__L3_I0            | A v -> Y ^  | CLKINVX32M | 0.025 | 0.024 |   0.115 |    0.228 | 
     | U0_ALU/\ALU_OUT_reg[13]   | CK ^        | SDFFRQX2M  | 0.025 | 0.002 |   0.117 |    0.230 | 
     +-------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[4] /CK 
Endpoint:   U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[4] /SI (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[3] /Q  (^) triggered by  
leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.625
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.665
  Arrival Time                  0.778
  Slack Time                    0.113
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                         | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.113 | 
     | scan_clk__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |   -0.099 | 
     | scan_clk__L2_I1                         | A v -> Y v  | BUFX18M    | 0.017 | 0.042 |   0.056 |   -0.057 | 
     | scan_clk__L3_I0                         | A v -> Y v  | CLKBUFX20M | 0.022 | 0.050 |   0.106 |   -0.007 | 
     | scan_clk__L4_I0                         | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.158 |    0.045 | 
     | scan_clk__L5_I0                         | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.210 |    0.096 | 
     | scan_clk__L6_I0                         | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.261 |    0.148 | 
     | scan_clk__L7_I0                         | A v -> Y v  | CLKBUFX20M | 0.023 | 0.052 |   0.313 |    0.200 | 
     | scan_clk__L8_I0                         | A v -> Y ^  | CLKINVX6M  | 0.015 | 0.016 |   0.329 |    0.216 | 
     | U0_mux2X1/U1                            | B ^ -> Y ^  | MX2X8M     | 0.045 | 0.078 |   0.407 |    0.294 | 
     | CLK_R_M__L1_I0                          | A ^ -> Y ^  | CLKBUFX12M | 0.054 | 0.073 |   0.480 |    0.367 | 
     | CLK_R_M__L2_I0                          | A ^ -> Y v  | CLKINVX40M | 0.032 | 0.033 |   0.513 |    0.400 | 
     | CLK_R_M__L3_I1                          | A v -> Y ^  | CLKINVX40M | 0.031 | 0.026 |   0.540 |    0.426 | 
     | CLK_R_M__L4_I2                          | A ^ -> Y v  | CLKINVX40M | 0.031 | 0.040 |   0.580 |    0.467 | 
     | CLK_R_M__L5_I4                          | A v -> Y ^  | CLKINVX40M | 0.044 | 0.040 |   0.620 |    0.507 | 
     | U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[3] | CK ^ -> Q ^ | SDFFRQX2M  | 0.045 | 0.158 |   0.778 |    0.665 | 
     | U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[4] | SI ^        | SDFFRQX2M  | 0.045 | 0.000 |   0.778 |    0.665 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.113 | 
     | scan_clk__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.009 | 0.014 |   0.014 |    0.127 | 
     | scan_clk__L2_I1                         | A v -> Y v | BUFX18M    | 0.017 | 0.042 |   0.056 |    0.170 | 
     | scan_clk__L3_I0                         | A v -> Y v | CLKBUFX20M | 0.022 | 0.050 |   0.106 |    0.219 | 
     | scan_clk__L4_I0                         | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.158 |    0.271 | 
     | scan_clk__L5_I0                         | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.210 |    0.323 | 
     | scan_clk__L6_I0                         | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.261 |    0.374 | 
     | scan_clk__L7_I0                         | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.313 |    0.427 | 
     | scan_clk__L8_I0                         | A v -> Y ^ | CLKINVX6M  | 0.015 | 0.016 |   0.329 |    0.442 | 
     | U0_mux2X1/U1                            | B ^ -> Y ^ | MX2X8M     | 0.045 | 0.078 |   0.407 |    0.520 | 
     | CLK_R_M__L1_I0                          | A ^ -> Y ^ | CLKBUFX12M | 0.054 | 0.073 |   0.480 |    0.593 | 
     | CLK_R_M__L2_I0                          | A ^ -> Y v | CLKINVX40M | 0.032 | 0.033 |   0.513 |    0.626 | 
     | CLK_R_M__L3_I1                          | A v -> Y ^ | CLKINVX40M | 0.031 | 0.026 |   0.540 |    0.653 | 
     | CLK_R_M__L4_I2                          | A ^ -> Y v | CLKINVX40M | 0.031 | 0.040 |   0.580 |    0.693 | 
     | CLK_R_M__L5_I4                          | A v -> Y ^ | CLKINVX40M | 0.044 | 0.040 |   0.620 |    0.733 | 
     | U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[4] | CK ^       | SDFFRQX2M  | 0.044 | 0.005 |   0.625 |    0.738 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin U0_ALU/valid_data_reg/CK 
Endpoint:   U0_ALU/valid_data_reg/SI   (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[15] /Q (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.116
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.152
  Arrival Time                  0.266
  Slack Time                    0.114
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     | U0_CLK_gating/U_LATNCAX2M | ECK ^       |            | 0.078 |       |   0.000 |   -0.114 | 
     | U0_CLK_gating             | Gated_CLK ^ | CLK_gating |       |       |   0.000 |   -0.114 | 
     | ALU_CLK__L1_I0            | A ^ -> Y ^  | CLKBUFX12M | 0.039 | 0.067 |   0.067 |   -0.047 | 
     | ALU_CLK__L2_I0            | A ^ -> Y v  | CLKINVX24M | 0.023 | 0.025 |   0.092 |   -0.022 | 
     | ALU_CLK__L3_I0            | A v -> Y ^  | CLKINVX32M | 0.025 | 0.024 |   0.115 |    0.001 | 
     | U0_ALU/\ALU_OUT_reg[15]   | CK ^ -> Q ^ | SDFFRQX2M  | 0.045 | 0.151 |   0.266 |    0.152 | 
     | U0_ALU/valid_data_reg     | SI ^        | SDFFRQX1M  | 0.045 | 0.000 |   0.266 |    0.152 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     | U0_CLK_gating/U_LATNCAX2M | ECK ^       |            | 0.078 |       |   0.000 |    0.114 | 
     | U0_CLK_gating             | Gated_CLK ^ | CLK_gating |       |       |   0.000 |    0.114 | 
     | ALU_CLK__L1_I0            | A ^ -> Y ^  | CLKBUFX12M | 0.039 | 0.067 |   0.067 |    0.180 | 
     | ALU_CLK__L2_I0            | A ^ -> Y v  | CLKINVX24M | 0.023 | 0.025 |   0.092 |    0.205 | 
     | ALU_CLK__L3_I0            | A v -> Y ^  | CLKINVX32M | 0.025 | 0.024 |   0.115 |    0.229 | 
     | U0_ALU/valid_data_reg     | CK ^        | SDFFRQX1M  | 0.025 | 0.001 |   0.116 |    0.230 | 
     +-------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][4] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][4] /SI (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][3] /Q  (^) triggered by  
leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.629
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.668
  Arrival Time                  0.781
  Slack Time                    0.114
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.114 | 
     | scan_clk__L1_I0                              | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |   -0.100 | 
     | scan_clk__L2_I1                              | A v -> Y v  | BUFX18M    | 0.017 | 0.042 |   0.056 |   -0.058 | 
     | scan_clk__L3_I0                              | A v -> Y v  | CLKBUFX20M | 0.022 | 0.050 |   0.106 |   -0.008 | 
     | scan_clk__L4_I0                              | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.158 |    0.044 | 
     | scan_clk__L5_I0                              | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.210 |    0.096 | 
     | scan_clk__L6_I0                              | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.261 |    0.147 | 
     | scan_clk__L7_I0                              | A v -> Y v  | CLKBUFX20M | 0.023 | 0.052 |   0.313 |    0.199 | 
     | scan_clk__L8_I0                              | A v -> Y ^  | CLKINVX6M  | 0.015 | 0.016 |   0.329 |    0.215 | 
     | U0_mux2X1/U1                                 | B ^ -> Y ^  | MX2X8M     | 0.045 | 0.078 |   0.407 |    0.293 | 
     | CLK_R_M__L1_I0                               | A ^ -> Y ^  | CLKBUFX12M | 0.054 | 0.073 |   0.480 |    0.366 | 
     | CLK_R_M__L2_I0                               | A ^ -> Y v  | CLKINVX40M | 0.032 | 0.033 |   0.513 |    0.399 | 
     | CLK_R_M__L3_I0                               | A v -> Y ^  | CLKINVX40M | 0.032 | 0.027 |   0.540 |    0.426 | 
     | CLK_R_M__L4_I1                               | A ^ -> Y v  | CLKINVX40M | 0.030 | 0.037 |   0.577 |    0.463 | 
     | CLK_R_M__L5_I2                               | A v -> Y ^  | CLKINVX40M | 0.031 | 0.034 |   0.612 |    0.498 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][3] | CK ^ -> Q ^ | SDFFRQX2M  | 0.064 | 0.170 |   0.781 |    0.667 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][4] | SI ^        | SDFFRQX2M  | 0.064 | 0.000 |   0.781 |    0.668 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.114 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.009 | 0.014 |   0.014 |    0.128 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX18M    | 0.017 | 0.042 |   0.056 |    0.170 | 
     | scan_clk__L3_I0                              | A v -> Y v | CLKBUFX20M | 0.022 | 0.050 |   0.106 |    0.220 | 
     | scan_clk__L4_I0                              | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.158 |    0.272 | 
     | scan_clk__L5_I0                              | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.210 |    0.323 | 
     | scan_clk__L6_I0                              | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.261 |    0.375 | 
     | scan_clk__L7_I0                              | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.313 |    0.427 | 
     | scan_clk__L8_I0                              | A v -> Y ^ | CLKINVX6M  | 0.015 | 0.016 |   0.329 |    0.443 | 
     | U0_mux2X1/U1                                 | B ^ -> Y ^ | MX2X8M     | 0.045 | 0.078 |   0.407 |    0.521 | 
     | CLK_R_M__L1_I0                               | A ^ -> Y ^ | CLKBUFX12M | 0.054 | 0.073 |   0.480 |    0.594 | 
     | CLK_R_M__L2_I0                               | A ^ -> Y v | CLKINVX40M | 0.032 | 0.033 |   0.513 |    0.627 | 
     | CLK_R_M__L3_I0                               | A v -> Y ^ | CLKINVX40M | 0.032 | 0.027 |   0.540 |    0.654 | 
     | CLK_R_M__L4_I0                               | A ^ -> Y v | CLKINVX40M | 0.030 | 0.038 |   0.578 |    0.692 | 
     | CLK_R_M__L5_I0                               | A v -> Y ^ | CLKINVX40M | 0.033 | 0.031 |   0.609 |    0.723 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][4] | CK ^       | SDFFRQX2M  | 0.055 | 0.020 |   0.629 |    0.742 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[1] /CK 
Endpoint:   U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[1] /SI (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[0] /Q  (^) triggered by  
leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.594
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.634
  Arrival Time                  0.748
  Slack Time                    0.114
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                         | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.114 | 
     | scan_clk__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |   -0.100 | 
     | scan_clk__L2_I1                         | A v -> Y v  | BUFX18M    | 0.017 | 0.042 |   0.056 |   -0.058 | 
     | scan_clk__L3_I0                         | A v -> Y v  | CLKBUFX20M | 0.022 | 0.050 |   0.106 |   -0.008 | 
     | scan_clk__L4_I0                         | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.158 |    0.044 | 
     | scan_clk__L5_I0                         | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.210 |    0.096 | 
     | scan_clk__L6_I0                         | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.261 |    0.147 | 
     | scan_clk__L7_I0                         | A v -> Y v  | CLKBUFX20M | 0.023 | 0.052 |   0.313 |    0.199 | 
     | scan_clk__L8_I1                         | A v -> Y v  | CLKBUFX20M | 0.021 | 0.050 |   0.363 |    0.249 | 
     | scan_clk__L9_I0                         | A v -> Y ^  | CLKINVX6M  | 0.018 | 0.018 |   0.381 |    0.267 | 
     | U3_mux2X1/U1                            | B ^ -> Y ^  | MX2X2M     | 0.068 | 0.082 |   0.463 |    0.349 | 
     | TX_CLK_M__L1_I0                         | A ^ -> Y ^  | CLKBUFX20M | 0.041 | 0.065 |   0.527 |    0.413 | 
     | TX_CLK_M__L2_I0                         | A ^ -> Y v  | CLKINVX40M | 0.034 | 0.039 |   0.566 |    0.452 | 
     | TX_CLK_M__L3_I0                         | A v -> Y ^  | CLKINVX24M | 0.025 | 0.027 |   0.592 |    0.479 | 
     | U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.051 | 0.155 |   0.748 |    0.634 | 
     | U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[1] | SI ^        | SDFFRQX2M  | 0.051 | 0.000 |   0.748 |    0.634 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.114 | 
     | scan_clk__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.009 | 0.014 |   0.014 |    0.128 | 
     | scan_clk__L2_I1                         | A v -> Y v | BUFX18M    | 0.017 | 0.042 |   0.056 |    0.170 | 
     | scan_clk__L3_I0                         | A v -> Y v | CLKBUFX20M | 0.022 | 0.050 |   0.106 |    0.220 | 
     | scan_clk__L4_I0                         | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.158 |    0.272 | 
     | scan_clk__L5_I0                         | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.210 |    0.323 | 
     | scan_clk__L6_I0                         | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.261 |    0.375 | 
     | scan_clk__L7_I0                         | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.313 |    0.427 | 
     | scan_clk__L8_I1                         | A v -> Y v | CLKBUFX20M | 0.021 | 0.050 |   0.363 |    0.477 | 
     | scan_clk__L9_I0                         | A v -> Y ^ | CLKINVX6M  | 0.018 | 0.018 |   0.381 |    0.495 | 
     | U3_mux2X1/U1                            | B ^ -> Y ^ | MX2X2M     | 0.068 | 0.082 |   0.463 |    0.577 | 
     | TX_CLK_M__L1_I0                         | A ^ -> Y ^ | CLKBUFX20M | 0.041 | 0.065 |   0.527 |    0.641 | 
     | TX_CLK_M__L2_I0                         | A ^ -> Y v | CLKINVX40M | 0.034 | 0.039 |   0.566 |    0.680 | 
     | TX_CLK_M__L3_I0                         | A v -> Y ^ | CLKINVX24M | 0.025 | 0.027 |   0.592 |    0.706 | 
     | U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[1] | CK ^       | SDFFRQX2M  | 0.025 | 0.002 |   0.594 |    0.708 | 
     +--------------------------------------------------------------------------------------------------------+ 

