
Final_3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000130  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c3f0  08000130  08000130  00001130  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006d0  0800c520  0800c520  0000d520  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800cbf0  0800cbf0  0000e618  2**0
                  CONTENTS
  4 .ARM          00000008  0800cbf0  0800cbf0  0000dbf0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800cbf8  0800cbf8  0000e618  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800cbf8  0800cbf8  0000dbf8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800cbfc  0800cbfc  0000dbfc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000618  20000000  0800cc00  0000e000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003d8  20000618  0800d218  0000e618  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200009f0  0800d218  0000e9f0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000e618  2**0
                  CONTENTS, READONLY
 12 .debug_info   000097f7  00000000  00000000  0000e641  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002305  00000000  00000000  00017e38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loc    000043c8  00000000  00000000  0001a13d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000970  00000000  00000000  0001e508  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000838  00000000  00000000  0001ee78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0000520a  00000000  00000000  0001f6b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00009236  00000000  00000000  000248ba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00014a9c  00000000  00000000  0002daf0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0004258c  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003e44  00000000  00000000  000425d0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000130 <__do_global_dtors_aux>:
 8000130:	b510      	push	{r4, lr}
 8000132:	4c05      	ldr	r4, [pc, #20]	@ (8000148 <__do_global_dtors_aux+0x18>)
 8000134:	7823      	ldrb	r3, [r4, #0]
 8000136:	b933      	cbnz	r3, 8000146 <__do_global_dtors_aux+0x16>
 8000138:	4b04      	ldr	r3, [pc, #16]	@ (800014c <__do_global_dtors_aux+0x1c>)
 800013a:	b113      	cbz	r3, 8000142 <__do_global_dtors_aux+0x12>
 800013c:	4804      	ldr	r0, [pc, #16]	@ (8000150 <__do_global_dtors_aux+0x20>)
 800013e:	f3af 8000 	nop.w
 8000142:	2301      	movs	r3, #1
 8000144:	7023      	strb	r3, [r4, #0]
 8000146:	bd10      	pop	{r4, pc}
 8000148:	20000618 	.word	0x20000618
 800014c:	00000000 	.word	0x00000000
 8000150:	0800c508 	.word	0x0800c508

08000154 <frame_dummy>:
 8000154:	b508      	push	{r3, lr}
 8000156:	4b03      	ldr	r3, [pc, #12]	@ (8000164 <frame_dummy+0x10>)
 8000158:	b11b      	cbz	r3, 8000162 <frame_dummy+0xe>
 800015a:	4903      	ldr	r1, [pc, #12]	@ (8000168 <frame_dummy+0x14>)
 800015c:	4803      	ldr	r0, [pc, #12]	@ (800016c <frame_dummy+0x18>)
 800015e:	f3af 8000 	nop.w
 8000162:	bd08      	pop	{r3, pc}
 8000164:	00000000 	.word	0x00000000
 8000168:	2000061c 	.word	0x2000061c
 800016c:	0800c508 	.word	0x0800c508

08000170 <strcmp>:
 8000170:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000174:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000178:	2a01      	cmp	r2, #1
 800017a:	bf28      	it	cs
 800017c:	429a      	cmpcs	r2, r3
 800017e:	d0f7      	beq.n	8000170 <strcmp>
 8000180:	1ad0      	subs	r0, r2, r3
 8000182:	4770      	bx	lr

08000184 <strlen>:
 8000184:	4603      	mov	r3, r0
 8000186:	f813 2b01 	ldrb.w	r2, [r3], #1
 800018a:	2a00      	cmp	r2, #0
 800018c:	d1fb      	bne.n	8000186 <strlen+0x2>
 800018e:	1a18      	subs	r0, r3, r0
 8000190:	3801      	subs	r0, #1
 8000192:	4770      	bx	lr

08000194 <__aeabi_drsub>:
 8000194:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000198:	e002      	b.n	80001a0 <__adddf3>
 800019a:	bf00      	nop

0800019c <__aeabi_dsub>:
 800019c:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080001a0 <__adddf3>:
 80001a0:	b530      	push	{r4, r5, lr}
 80001a2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001a6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001aa:	ea94 0f05 	teq	r4, r5
 80001ae:	bf08      	it	eq
 80001b0:	ea90 0f02 	teqeq	r0, r2
 80001b4:	bf1f      	itttt	ne
 80001b6:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ba:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001be:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001c2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001c6:	f000 80e2 	beq.w	800038e <__adddf3+0x1ee>
 80001ca:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001ce:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001d2:	bfb8      	it	lt
 80001d4:	426d      	neglt	r5, r5
 80001d6:	dd0c      	ble.n	80001f2 <__adddf3+0x52>
 80001d8:	442c      	add	r4, r5
 80001da:	ea80 0202 	eor.w	r2, r0, r2
 80001de:	ea81 0303 	eor.w	r3, r1, r3
 80001e2:	ea82 0000 	eor.w	r0, r2, r0
 80001e6:	ea83 0101 	eor.w	r1, r3, r1
 80001ea:	ea80 0202 	eor.w	r2, r0, r2
 80001ee:	ea81 0303 	eor.w	r3, r1, r3
 80001f2:	2d36      	cmp	r5, #54	@ 0x36
 80001f4:	bf88      	it	hi
 80001f6:	bd30      	pophi	{r4, r5, pc}
 80001f8:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001fc:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000200:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000204:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000208:	d002      	beq.n	8000210 <__adddf3+0x70>
 800020a:	4240      	negs	r0, r0
 800020c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000210:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000214:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000218:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800021c:	d002      	beq.n	8000224 <__adddf3+0x84>
 800021e:	4252      	negs	r2, r2
 8000220:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000224:	ea94 0f05 	teq	r4, r5
 8000228:	f000 80a7 	beq.w	800037a <__adddf3+0x1da>
 800022c:	f1a4 0401 	sub.w	r4, r4, #1
 8000230:	f1d5 0e20 	rsbs	lr, r5, #32
 8000234:	db0d      	blt.n	8000252 <__adddf3+0xb2>
 8000236:	fa02 fc0e 	lsl.w	ip, r2, lr
 800023a:	fa22 f205 	lsr.w	r2, r2, r5
 800023e:	1880      	adds	r0, r0, r2
 8000240:	f141 0100 	adc.w	r1, r1, #0
 8000244:	fa03 f20e 	lsl.w	r2, r3, lr
 8000248:	1880      	adds	r0, r0, r2
 800024a:	fa43 f305 	asr.w	r3, r3, r5
 800024e:	4159      	adcs	r1, r3
 8000250:	e00e      	b.n	8000270 <__adddf3+0xd0>
 8000252:	f1a5 0520 	sub.w	r5, r5, #32
 8000256:	f10e 0e20 	add.w	lr, lr, #32
 800025a:	2a01      	cmp	r2, #1
 800025c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000260:	bf28      	it	cs
 8000262:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000266:	fa43 f305 	asr.w	r3, r3, r5
 800026a:	18c0      	adds	r0, r0, r3
 800026c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000270:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000274:	d507      	bpl.n	8000286 <__adddf3+0xe6>
 8000276:	f04f 0e00 	mov.w	lr, #0
 800027a:	f1dc 0c00 	rsbs	ip, ip, #0
 800027e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000282:	eb6e 0101 	sbc.w	r1, lr, r1
 8000286:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800028a:	d31b      	bcc.n	80002c4 <__adddf3+0x124>
 800028c:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000290:	d30c      	bcc.n	80002ac <__adddf3+0x10c>
 8000292:	0849      	lsrs	r1, r1, #1
 8000294:	ea5f 0030 	movs.w	r0, r0, rrx
 8000298:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800029c:	f104 0401 	add.w	r4, r4, #1
 80002a0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002a4:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80002a8:	f080 809a 	bcs.w	80003e0 <__adddf3+0x240>
 80002ac:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80002b0:	bf08      	it	eq
 80002b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002b6:	f150 0000 	adcs.w	r0, r0, #0
 80002ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002be:	ea41 0105 	orr.w	r1, r1, r5
 80002c2:	bd30      	pop	{r4, r5, pc}
 80002c4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002c8:	4140      	adcs	r0, r0
 80002ca:	eb41 0101 	adc.w	r1, r1, r1
 80002ce:	3c01      	subs	r4, #1
 80002d0:	bf28      	it	cs
 80002d2:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002d6:	d2e9      	bcs.n	80002ac <__adddf3+0x10c>
 80002d8:	f091 0f00 	teq	r1, #0
 80002dc:	bf04      	itt	eq
 80002de:	4601      	moveq	r1, r0
 80002e0:	2000      	moveq	r0, #0
 80002e2:	fab1 f381 	clz	r3, r1
 80002e6:	bf08      	it	eq
 80002e8:	3320      	addeq	r3, #32
 80002ea:	f1a3 030b 	sub.w	r3, r3, #11
 80002ee:	f1b3 0220 	subs.w	r2, r3, #32
 80002f2:	da0c      	bge.n	800030e <__adddf3+0x16e>
 80002f4:	320c      	adds	r2, #12
 80002f6:	dd08      	ble.n	800030a <__adddf3+0x16a>
 80002f8:	f102 0c14 	add.w	ip, r2, #20
 80002fc:	f1c2 020c 	rsb	r2, r2, #12
 8000300:	fa01 f00c 	lsl.w	r0, r1, ip
 8000304:	fa21 f102 	lsr.w	r1, r1, r2
 8000308:	e00c      	b.n	8000324 <__adddf3+0x184>
 800030a:	f102 0214 	add.w	r2, r2, #20
 800030e:	bfd8      	it	le
 8000310:	f1c2 0c20 	rsble	ip, r2, #32
 8000314:	fa01 f102 	lsl.w	r1, r1, r2
 8000318:	fa20 fc0c 	lsr.w	ip, r0, ip
 800031c:	bfdc      	itt	le
 800031e:	ea41 010c 	orrle.w	r1, r1, ip
 8000322:	4090      	lslle	r0, r2
 8000324:	1ae4      	subs	r4, r4, r3
 8000326:	bfa2      	ittt	ge
 8000328:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800032c:	4329      	orrge	r1, r5
 800032e:	bd30      	popge	{r4, r5, pc}
 8000330:	ea6f 0404 	mvn.w	r4, r4
 8000334:	3c1f      	subs	r4, #31
 8000336:	da1c      	bge.n	8000372 <__adddf3+0x1d2>
 8000338:	340c      	adds	r4, #12
 800033a:	dc0e      	bgt.n	800035a <__adddf3+0x1ba>
 800033c:	f104 0414 	add.w	r4, r4, #20
 8000340:	f1c4 0220 	rsb	r2, r4, #32
 8000344:	fa20 f004 	lsr.w	r0, r0, r4
 8000348:	fa01 f302 	lsl.w	r3, r1, r2
 800034c:	ea40 0003 	orr.w	r0, r0, r3
 8000350:	fa21 f304 	lsr.w	r3, r1, r4
 8000354:	ea45 0103 	orr.w	r1, r5, r3
 8000358:	bd30      	pop	{r4, r5, pc}
 800035a:	f1c4 040c 	rsb	r4, r4, #12
 800035e:	f1c4 0220 	rsb	r2, r4, #32
 8000362:	fa20 f002 	lsr.w	r0, r0, r2
 8000366:	fa01 f304 	lsl.w	r3, r1, r4
 800036a:	ea40 0003 	orr.w	r0, r0, r3
 800036e:	4629      	mov	r1, r5
 8000370:	bd30      	pop	{r4, r5, pc}
 8000372:	fa21 f004 	lsr.w	r0, r1, r4
 8000376:	4629      	mov	r1, r5
 8000378:	bd30      	pop	{r4, r5, pc}
 800037a:	f094 0f00 	teq	r4, #0
 800037e:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000382:	bf06      	itte	eq
 8000384:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000388:	3401      	addeq	r4, #1
 800038a:	3d01      	subne	r5, #1
 800038c:	e74e      	b.n	800022c <__adddf3+0x8c>
 800038e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000392:	bf18      	it	ne
 8000394:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000398:	d029      	beq.n	80003ee <__adddf3+0x24e>
 800039a:	ea94 0f05 	teq	r4, r5
 800039e:	bf08      	it	eq
 80003a0:	ea90 0f02 	teqeq	r0, r2
 80003a4:	d005      	beq.n	80003b2 <__adddf3+0x212>
 80003a6:	ea54 0c00 	orrs.w	ip, r4, r0
 80003aa:	bf04      	itt	eq
 80003ac:	4619      	moveq	r1, r3
 80003ae:	4610      	moveq	r0, r2
 80003b0:	bd30      	pop	{r4, r5, pc}
 80003b2:	ea91 0f03 	teq	r1, r3
 80003b6:	bf1e      	ittt	ne
 80003b8:	2100      	movne	r1, #0
 80003ba:	2000      	movne	r0, #0
 80003bc:	bd30      	popne	{r4, r5, pc}
 80003be:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003c2:	d105      	bne.n	80003d0 <__adddf3+0x230>
 80003c4:	0040      	lsls	r0, r0, #1
 80003c6:	4149      	adcs	r1, r1
 80003c8:	bf28      	it	cs
 80003ca:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003d4:	bf3c      	itt	cc
 80003d6:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003da:	bd30      	popcc	{r4, r5, pc}
 80003dc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003e0:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003e4:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003e8:	f04f 0000 	mov.w	r0, #0
 80003ec:	bd30      	pop	{r4, r5, pc}
 80003ee:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003f2:	bf1a      	itte	ne
 80003f4:	4619      	movne	r1, r3
 80003f6:	4610      	movne	r0, r2
 80003f8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003fc:	bf1c      	itt	ne
 80003fe:	460b      	movne	r3, r1
 8000400:	4602      	movne	r2, r0
 8000402:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000406:	bf06      	itte	eq
 8000408:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800040c:	ea91 0f03 	teqeq	r1, r3
 8000410:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	bf00      	nop

08000418 <__aeabi_ui2d>:
 8000418:	f090 0f00 	teq	r0, #0
 800041c:	bf04      	itt	eq
 800041e:	2100      	moveq	r1, #0
 8000420:	4770      	bxeq	lr
 8000422:	b530      	push	{r4, r5, lr}
 8000424:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000428:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800042c:	f04f 0500 	mov.w	r5, #0
 8000430:	f04f 0100 	mov.w	r1, #0
 8000434:	e750      	b.n	80002d8 <__adddf3+0x138>
 8000436:	bf00      	nop

08000438 <__aeabi_i2d>:
 8000438:	f090 0f00 	teq	r0, #0
 800043c:	bf04      	itt	eq
 800043e:	2100      	moveq	r1, #0
 8000440:	4770      	bxeq	lr
 8000442:	b530      	push	{r4, r5, lr}
 8000444:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000448:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800044c:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000450:	bf48      	it	mi
 8000452:	4240      	negmi	r0, r0
 8000454:	f04f 0100 	mov.w	r1, #0
 8000458:	e73e      	b.n	80002d8 <__adddf3+0x138>
 800045a:	bf00      	nop

0800045c <__aeabi_f2d>:
 800045c:	0042      	lsls	r2, r0, #1
 800045e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000462:	ea4f 0131 	mov.w	r1, r1, rrx
 8000466:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800046a:	bf1f      	itttt	ne
 800046c:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000470:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000474:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000478:	4770      	bxne	lr
 800047a:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800047e:	bf08      	it	eq
 8000480:	4770      	bxeq	lr
 8000482:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000486:	bf04      	itt	eq
 8000488:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 800048c:	4770      	bxeq	lr
 800048e:	b530      	push	{r4, r5, lr}
 8000490:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000494:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000498:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800049c:	e71c      	b.n	80002d8 <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_ul2d>:
 80004a0:	ea50 0201 	orrs.w	r2, r0, r1
 80004a4:	bf08      	it	eq
 80004a6:	4770      	bxeq	lr
 80004a8:	b530      	push	{r4, r5, lr}
 80004aa:	f04f 0500 	mov.w	r5, #0
 80004ae:	e00a      	b.n	80004c6 <__aeabi_l2d+0x16>

080004b0 <__aeabi_l2d>:
 80004b0:	ea50 0201 	orrs.w	r2, r0, r1
 80004b4:	bf08      	it	eq
 80004b6:	4770      	bxeq	lr
 80004b8:	b530      	push	{r4, r5, lr}
 80004ba:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80004be:	d502      	bpl.n	80004c6 <__aeabi_l2d+0x16>
 80004c0:	4240      	negs	r0, r0
 80004c2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004c6:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004ca:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004ce:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004d2:	f43f aed8 	beq.w	8000286 <__adddf3+0xe6>
 80004d6:	f04f 0203 	mov.w	r2, #3
 80004da:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004de:	bf18      	it	ne
 80004e0:	3203      	addne	r2, #3
 80004e2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004e6:	bf18      	it	ne
 80004e8:	3203      	addne	r2, #3
 80004ea:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ee:	f1c2 0320 	rsb	r3, r2, #32
 80004f2:	fa00 fc03 	lsl.w	ip, r0, r3
 80004f6:	fa20 f002 	lsr.w	r0, r0, r2
 80004fa:	fa01 fe03 	lsl.w	lr, r1, r3
 80004fe:	ea40 000e 	orr.w	r0, r0, lr
 8000502:	fa21 f102 	lsr.w	r1, r1, r2
 8000506:	4414      	add	r4, r2
 8000508:	e6bd      	b.n	8000286 <__adddf3+0xe6>
 800050a:	bf00      	nop

0800050c <__aeabi_dmul>:
 800050c:	b570      	push	{r4, r5, r6, lr}
 800050e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000512:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000516:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800051a:	bf1d      	ittte	ne
 800051c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000520:	ea94 0f0c 	teqne	r4, ip
 8000524:	ea95 0f0c 	teqne	r5, ip
 8000528:	f000 f8de 	bleq	80006e8 <__aeabi_dmul+0x1dc>
 800052c:	442c      	add	r4, r5
 800052e:	ea81 0603 	eor.w	r6, r1, r3
 8000532:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000536:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800053a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800053e:	bf18      	it	ne
 8000540:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000544:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000548:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800054c:	d038      	beq.n	80005c0 <__aeabi_dmul+0xb4>
 800054e:	fba0 ce02 	umull	ip, lr, r0, r2
 8000552:	f04f 0500 	mov.w	r5, #0
 8000556:	fbe1 e502 	umlal	lr, r5, r1, r2
 800055a:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800055e:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000562:	f04f 0600 	mov.w	r6, #0
 8000566:	fbe1 5603 	umlal	r5, r6, r1, r3
 800056a:	f09c 0f00 	teq	ip, #0
 800056e:	bf18      	it	ne
 8000570:	f04e 0e01 	orrne.w	lr, lr, #1
 8000574:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000578:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 800057c:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000580:	d204      	bcs.n	800058c <__aeabi_dmul+0x80>
 8000582:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000586:	416d      	adcs	r5, r5
 8000588:	eb46 0606 	adc.w	r6, r6, r6
 800058c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000590:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000594:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000598:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 800059c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005a0:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80005a4:	bf88      	it	hi
 80005a6:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80005aa:	d81e      	bhi.n	80005ea <__aeabi_dmul+0xde>
 80005ac:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80005b0:	bf08      	it	eq
 80005b2:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005b6:	f150 0000 	adcs.w	r0, r0, #0
 80005ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005be:	bd70      	pop	{r4, r5, r6, pc}
 80005c0:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80005c4:	ea46 0101 	orr.w	r1, r6, r1
 80005c8:	ea40 0002 	orr.w	r0, r0, r2
 80005cc:	ea81 0103 	eor.w	r1, r1, r3
 80005d0:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005d4:	bfc2      	ittt	gt
 80005d6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005da:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005de:	bd70      	popgt	{r4, r5, r6, pc}
 80005e0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005e4:	f04f 0e00 	mov.w	lr, #0
 80005e8:	3c01      	subs	r4, #1
 80005ea:	f300 80ab 	bgt.w	8000744 <__aeabi_dmul+0x238>
 80005ee:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005f2:	bfde      	ittt	le
 80005f4:	2000      	movle	r0, #0
 80005f6:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005fa:	bd70      	pople	{r4, r5, r6, pc}
 80005fc:	f1c4 0400 	rsb	r4, r4, #0
 8000600:	3c20      	subs	r4, #32
 8000602:	da35      	bge.n	8000670 <__aeabi_dmul+0x164>
 8000604:	340c      	adds	r4, #12
 8000606:	dc1b      	bgt.n	8000640 <__aeabi_dmul+0x134>
 8000608:	f104 0414 	add.w	r4, r4, #20
 800060c:	f1c4 0520 	rsb	r5, r4, #32
 8000610:	fa00 f305 	lsl.w	r3, r0, r5
 8000614:	fa20 f004 	lsr.w	r0, r0, r4
 8000618:	fa01 f205 	lsl.w	r2, r1, r5
 800061c:	ea40 0002 	orr.w	r0, r0, r2
 8000620:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000624:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	fa21 f604 	lsr.w	r6, r1, r4
 8000630:	eb42 0106 	adc.w	r1, r2, r6
 8000634:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000638:	bf08      	it	eq
 800063a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063e:	bd70      	pop	{r4, r5, r6, pc}
 8000640:	f1c4 040c 	rsb	r4, r4, #12
 8000644:	f1c4 0520 	rsb	r5, r4, #32
 8000648:	fa00 f304 	lsl.w	r3, r0, r4
 800064c:	fa20 f005 	lsr.w	r0, r0, r5
 8000650:	fa01 f204 	lsl.w	r2, r1, r4
 8000654:	ea40 0002 	orr.w	r0, r0, r2
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	f141 0100 	adc.w	r1, r1, #0
 8000664:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000668:	bf08      	it	eq
 800066a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800066e:	bd70      	pop	{r4, r5, r6, pc}
 8000670:	f1c4 0520 	rsb	r5, r4, #32
 8000674:	fa00 f205 	lsl.w	r2, r0, r5
 8000678:	ea4e 0e02 	orr.w	lr, lr, r2
 800067c:	fa20 f304 	lsr.w	r3, r0, r4
 8000680:	fa01 f205 	lsl.w	r2, r1, r5
 8000684:	ea43 0302 	orr.w	r3, r3, r2
 8000688:	fa21 f004 	lsr.w	r0, r1, r4
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000690:	fa21 f204 	lsr.w	r2, r1, r4
 8000694:	ea20 0002 	bic.w	r0, r0, r2
 8000698:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 800069c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006a0:	bf08      	it	eq
 80006a2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a6:	bd70      	pop	{r4, r5, r6, pc}
 80006a8:	f094 0f00 	teq	r4, #0
 80006ac:	d10f      	bne.n	80006ce <__aeabi_dmul+0x1c2>
 80006ae:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80006b2:	0040      	lsls	r0, r0, #1
 80006b4:	eb41 0101 	adc.w	r1, r1, r1
 80006b8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80006bc:	bf08      	it	eq
 80006be:	3c01      	subeq	r4, #1
 80006c0:	d0f7      	beq.n	80006b2 <__aeabi_dmul+0x1a6>
 80006c2:	ea41 0106 	orr.w	r1, r1, r6
 80006c6:	f095 0f00 	teq	r5, #0
 80006ca:	bf18      	it	ne
 80006cc:	4770      	bxne	lr
 80006ce:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80006d2:	0052      	lsls	r2, r2, #1
 80006d4:	eb43 0303 	adc.w	r3, r3, r3
 80006d8:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006dc:	bf08      	it	eq
 80006de:	3d01      	subeq	r5, #1
 80006e0:	d0f7      	beq.n	80006d2 <__aeabi_dmul+0x1c6>
 80006e2:	ea43 0306 	orr.w	r3, r3, r6
 80006e6:	4770      	bx	lr
 80006e8:	ea94 0f0c 	teq	r4, ip
 80006ec:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006f0:	bf18      	it	ne
 80006f2:	ea95 0f0c 	teqne	r5, ip
 80006f6:	d00c      	beq.n	8000712 <__aeabi_dmul+0x206>
 80006f8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006fc:	bf18      	it	ne
 80006fe:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000702:	d1d1      	bne.n	80006a8 <__aeabi_dmul+0x19c>
 8000704:	ea81 0103 	eor.w	r1, r1, r3
 8000708:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800070c:	f04f 0000 	mov.w	r0, #0
 8000710:	bd70      	pop	{r4, r5, r6, pc}
 8000712:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000716:	bf06      	itte	eq
 8000718:	4610      	moveq	r0, r2
 800071a:	4619      	moveq	r1, r3
 800071c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000720:	d019      	beq.n	8000756 <__aeabi_dmul+0x24a>
 8000722:	ea94 0f0c 	teq	r4, ip
 8000726:	d102      	bne.n	800072e <__aeabi_dmul+0x222>
 8000728:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800072c:	d113      	bne.n	8000756 <__aeabi_dmul+0x24a>
 800072e:	ea95 0f0c 	teq	r5, ip
 8000732:	d105      	bne.n	8000740 <__aeabi_dmul+0x234>
 8000734:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000738:	bf1c      	itt	ne
 800073a:	4610      	movne	r0, r2
 800073c:	4619      	movne	r1, r3
 800073e:	d10a      	bne.n	8000756 <__aeabi_dmul+0x24a>
 8000740:	ea81 0103 	eor.w	r1, r1, r3
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800074c:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000750:	f04f 0000 	mov.w	r0, #0
 8000754:	bd70      	pop	{r4, r5, r6, pc}
 8000756:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800075a:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800075e:	bd70      	pop	{r4, r5, r6, pc}

08000760 <__aeabi_ddiv>:
 8000760:	b570      	push	{r4, r5, r6, lr}
 8000762:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000766:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800076a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800076e:	bf1d      	ittte	ne
 8000770:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000774:	ea94 0f0c 	teqne	r4, ip
 8000778:	ea95 0f0c 	teqne	r5, ip
 800077c:	f000 f8a7 	bleq	80008ce <__aeabi_ddiv+0x16e>
 8000780:	eba4 0405 	sub.w	r4, r4, r5
 8000784:	ea81 0e03 	eor.w	lr, r1, r3
 8000788:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800078c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000790:	f000 8088 	beq.w	80008a4 <__aeabi_ddiv+0x144>
 8000794:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000798:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 800079c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007a0:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007a4:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007a8:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007ac:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007b0:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007b4:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80007b8:	429d      	cmp	r5, r3
 80007ba:	bf08      	it	eq
 80007bc:	4296      	cmpeq	r6, r2
 80007be:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80007c2:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80007c6:	d202      	bcs.n	80007ce <__aeabi_ddiv+0x6e>
 80007c8:	085b      	lsrs	r3, r3, #1
 80007ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ce:	1ab6      	subs	r6, r6, r2
 80007d0:	eb65 0503 	sbc.w	r5, r5, r3
 80007d4:	085b      	lsrs	r3, r3, #1
 80007d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007da:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007de:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007e2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ea:	bf22      	ittt	cs
 80007ec:	1ab6      	subcs	r6, r6, r2
 80007ee:	4675      	movcs	r5, lr
 80007f0:	ea40 000c 	orrcs.w	r0, r0, ip
 80007f4:	085b      	lsrs	r3, r3, #1
 80007f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007fa:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fe:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000802:	bf22      	ittt	cs
 8000804:	1ab6      	subcs	r6, r6, r2
 8000806:	4675      	movcs	r5, lr
 8000808:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800080c:	085b      	lsrs	r3, r3, #1
 800080e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000812:	ebb6 0e02 	subs.w	lr, r6, r2
 8000816:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081a:	bf22      	ittt	cs
 800081c:	1ab6      	subcs	r6, r6, r2
 800081e:	4675      	movcs	r5, lr
 8000820:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000824:	085b      	lsrs	r3, r3, #1
 8000826:	ea4f 0232 	mov.w	r2, r2, rrx
 800082a:	ebb6 0e02 	subs.w	lr, r6, r2
 800082e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000832:	bf22      	ittt	cs
 8000834:	1ab6      	subcs	r6, r6, r2
 8000836:	4675      	movcs	r5, lr
 8000838:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800083c:	ea55 0e06 	orrs.w	lr, r5, r6
 8000840:	d018      	beq.n	8000874 <__aeabi_ddiv+0x114>
 8000842:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000846:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800084a:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800084e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000852:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000856:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800085a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800085e:	d1c0      	bne.n	80007e2 <__aeabi_ddiv+0x82>
 8000860:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000864:	d10b      	bne.n	800087e <__aeabi_ddiv+0x11e>
 8000866:	ea41 0100 	orr.w	r1, r1, r0
 800086a:	f04f 0000 	mov.w	r0, #0
 800086e:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000872:	e7b6      	b.n	80007e2 <__aeabi_ddiv+0x82>
 8000874:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000878:	bf04      	itt	eq
 800087a:	4301      	orreq	r1, r0
 800087c:	2000      	moveq	r0, #0
 800087e:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000882:	bf88      	it	hi
 8000884:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000888:	f63f aeaf 	bhi.w	80005ea <__aeabi_dmul+0xde>
 800088c:	ebb5 0c03 	subs.w	ip, r5, r3
 8000890:	bf04      	itt	eq
 8000892:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000896:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800089a:	f150 0000 	adcs.w	r0, r0, #0
 800089e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008a2:	bd70      	pop	{r4, r5, r6, pc}
 80008a4:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80008a8:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008ac:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008b0:	bfc2      	ittt	gt
 80008b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ba:	bd70      	popgt	{r4, r5, r6, pc}
 80008bc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80008c0:	f04f 0e00 	mov.w	lr, #0
 80008c4:	3c01      	subs	r4, #1
 80008c6:	e690      	b.n	80005ea <__aeabi_dmul+0xde>
 80008c8:	ea45 0e06 	orr.w	lr, r5, r6
 80008cc:	e68d      	b.n	80005ea <__aeabi_dmul+0xde>
 80008ce:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008d2:	ea94 0f0c 	teq	r4, ip
 80008d6:	bf08      	it	eq
 80008d8:	ea95 0f0c 	teqeq	r5, ip
 80008dc:	f43f af3b 	beq.w	8000756 <__aeabi_dmul+0x24a>
 80008e0:	ea94 0f0c 	teq	r4, ip
 80008e4:	d10a      	bne.n	80008fc <__aeabi_ddiv+0x19c>
 80008e6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008ea:	f47f af34 	bne.w	8000756 <__aeabi_dmul+0x24a>
 80008ee:	ea95 0f0c 	teq	r5, ip
 80008f2:	f47f af25 	bne.w	8000740 <__aeabi_dmul+0x234>
 80008f6:	4610      	mov	r0, r2
 80008f8:	4619      	mov	r1, r3
 80008fa:	e72c      	b.n	8000756 <__aeabi_dmul+0x24a>
 80008fc:	ea95 0f0c 	teq	r5, ip
 8000900:	d106      	bne.n	8000910 <__aeabi_ddiv+0x1b0>
 8000902:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000906:	f43f aefd 	beq.w	8000704 <__aeabi_dmul+0x1f8>
 800090a:	4610      	mov	r0, r2
 800090c:	4619      	mov	r1, r3
 800090e:	e722      	b.n	8000756 <__aeabi_dmul+0x24a>
 8000910:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000914:	bf18      	it	ne
 8000916:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800091a:	f47f aec5 	bne.w	80006a8 <__aeabi_dmul+0x19c>
 800091e:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000922:	f47f af0d 	bne.w	8000740 <__aeabi_dmul+0x234>
 8000926:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800092a:	f47f aeeb 	bne.w	8000704 <__aeabi_dmul+0x1f8>
 800092e:	e712      	b.n	8000756 <__aeabi_dmul+0x24a>

08000930 <__gedf2>:
 8000930:	f04f 3cff 	mov.w	ip, #4294967295
 8000934:	e006      	b.n	8000944 <__cmpdf2+0x4>
 8000936:	bf00      	nop

08000938 <__ledf2>:
 8000938:	f04f 0c01 	mov.w	ip, #1
 800093c:	e002      	b.n	8000944 <__cmpdf2+0x4>
 800093e:	bf00      	nop

08000940 <__cmpdf2>:
 8000940:	f04f 0c01 	mov.w	ip, #1
 8000944:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000948:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800094c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000950:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000954:	bf18      	it	ne
 8000956:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800095a:	d01b      	beq.n	8000994 <__cmpdf2+0x54>
 800095c:	b001      	add	sp, #4
 800095e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000962:	bf0c      	ite	eq
 8000964:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000968:	ea91 0f03 	teqne	r1, r3
 800096c:	bf02      	ittt	eq
 800096e:	ea90 0f02 	teqeq	r0, r2
 8000972:	2000      	moveq	r0, #0
 8000974:	4770      	bxeq	lr
 8000976:	f110 0f00 	cmn.w	r0, #0
 800097a:	ea91 0f03 	teq	r1, r3
 800097e:	bf58      	it	pl
 8000980:	4299      	cmppl	r1, r3
 8000982:	bf08      	it	eq
 8000984:	4290      	cmpeq	r0, r2
 8000986:	bf2c      	ite	cs
 8000988:	17d8      	asrcs	r0, r3, #31
 800098a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800098e:	f040 0001 	orr.w	r0, r0, #1
 8000992:	4770      	bx	lr
 8000994:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000998:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800099c:	d102      	bne.n	80009a4 <__cmpdf2+0x64>
 800099e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009a2:	d107      	bne.n	80009b4 <__cmpdf2+0x74>
 80009a4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009a8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009ac:	d1d6      	bne.n	800095c <__cmpdf2+0x1c>
 80009ae:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009b2:	d0d3      	beq.n	800095c <__cmpdf2+0x1c>
 80009b4:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009b8:	4770      	bx	lr
 80009ba:	bf00      	nop

080009bc <__aeabi_cdrcmple>:
 80009bc:	4684      	mov	ip, r0
 80009be:	4610      	mov	r0, r2
 80009c0:	4662      	mov	r2, ip
 80009c2:	468c      	mov	ip, r1
 80009c4:	4619      	mov	r1, r3
 80009c6:	4663      	mov	r3, ip
 80009c8:	e000      	b.n	80009cc <__aeabi_cdcmpeq>
 80009ca:	bf00      	nop

080009cc <__aeabi_cdcmpeq>:
 80009cc:	b501      	push	{r0, lr}
 80009ce:	f7ff ffb7 	bl	8000940 <__cmpdf2>
 80009d2:	2800      	cmp	r0, #0
 80009d4:	bf48      	it	mi
 80009d6:	f110 0f00 	cmnmi.w	r0, #0
 80009da:	bd01      	pop	{r0, pc}

080009dc <__aeabi_dcmpeq>:
 80009dc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e0:	f7ff fff4 	bl	80009cc <__aeabi_cdcmpeq>
 80009e4:	bf0c      	ite	eq
 80009e6:	2001      	moveq	r0, #1
 80009e8:	2000      	movne	r0, #0
 80009ea:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ee:	bf00      	nop

080009f0 <__aeabi_dcmplt>:
 80009f0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009f4:	f7ff ffea 	bl	80009cc <__aeabi_cdcmpeq>
 80009f8:	bf34      	ite	cc
 80009fa:	2001      	movcc	r0, #1
 80009fc:	2000      	movcs	r0, #0
 80009fe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a02:	bf00      	nop

08000a04 <__aeabi_dcmple>:
 8000a04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a08:	f7ff ffe0 	bl	80009cc <__aeabi_cdcmpeq>
 8000a0c:	bf94      	ite	ls
 8000a0e:	2001      	movls	r0, #1
 8000a10:	2000      	movhi	r0, #0
 8000a12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a16:	bf00      	nop

08000a18 <__aeabi_dcmpge>:
 8000a18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a1c:	f7ff ffce 	bl	80009bc <__aeabi_cdrcmple>
 8000a20:	bf94      	ite	ls
 8000a22:	2001      	movls	r0, #1
 8000a24:	2000      	movhi	r0, #0
 8000a26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a2a:	bf00      	nop

08000a2c <__aeabi_dcmpgt>:
 8000a2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a30:	f7ff ffc4 	bl	80009bc <__aeabi_cdrcmple>
 8000a34:	bf34      	ite	cc
 8000a36:	2001      	movcc	r0, #1
 8000a38:	2000      	movcs	r0, #0
 8000a3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a3e:	bf00      	nop

08000a40 <__aeabi_dcmpun>:
 8000a40:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a44:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a48:	d102      	bne.n	8000a50 <__aeabi_dcmpun+0x10>
 8000a4a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a4e:	d10a      	bne.n	8000a66 <__aeabi_dcmpun+0x26>
 8000a50:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a54:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a58:	d102      	bne.n	8000a60 <__aeabi_dcmpun+0x20>
 8000a5a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a5e:	d102      	bne.n	8000a66 <__aeabi_dcmpun+0x26>
 8000a60:	f04f 0000 	mov.w	r0, #0
 8000a64:	4770      	bx	lr
 8000a66:	f04f 0001 	mov.w	r0, #1
 8000a6a:	4770      	bx	lr

08000a6c <__aeabi_d2uiz>:
 8000a6c:	004a      	lsls	r2, r1, #1
 8000a6e:	d211      	bcs.n	8000a94 <__aeabi_d2uiz+0x28>
 8000a70:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a74:	d211      	bcs.n	8000a9a <__aeabi_d2uiz+0x2e>
 8000a76:	d50d      	bpl.n	8000a94 <__aeabi_d2uiz+0x28>
 8000a78:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a7c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a80:	d40e      	bmi.n	8000aa0 <__aeabi_d2uiz+0x34>
 8000a82:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a86:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a8a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a92:	4770      	bx	lr
 8000a94:	f04f 0000 	mov.w	r0, #0
 8000a98:	4770      	bx	lr
 8000a9a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a9e:	d102      	bne.n	8000aa6 <__aeabi_d2uiz+0x3a>
 8000aa0:	f04f 30ff 	mov.w	r0, #4294967295
 8000aa4:	4770      	bx	lr
 8000aa6:	f04f 0000 	mov.w	r0, #0
 8000aaa:	4770      	bx	lr

08000aac <__aeabi_d2f>:
 8000aac:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ab0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000ab4:	bf24      	itt	cs
 8000ab6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000aba:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000abe:	d90d      	bls.n	8000adc <__aeabi_d2f+0x30>
 8000ac0:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ac4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ac8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000acc:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000ad0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ad4:	bf08      	it	eq
 8000ad6:	f020 0001 	biceq.w	r0, r0, #1
 8000ada:	4770      	bx	lr
 8000adc:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000ae0:	d121      	bne.n	8000b26 <__aeabi_d2f+0x7a>
 8000ae2:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000ae6:	bfbc      	itt	lt
 8000ae8:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000aec:	4770      	bxlt	lr
 8000aee:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000af2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000af6:	f1c2 0218 	rsb	r2, r2, #24
 8000afa:	f1c2 0c20 	rsb	ip, r2, #32
 8000afe:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b02:	fa20 f002 	lsr.w	r0, r0, r2
 8000b06:	bf18      	it	ne
 8000b08:	f040 0001 	orrne.w	r0, r0, #1
 8000b0c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b10:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b14:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b18:	ea40 000c 	orr.w	r0, r0, ip
 8000b1c:	fa23 f302 	lsr.w	r3, r3, r2
 8000b20:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b24:	e7cc      	b.n	8000ac0 <__aeabi_d2f+0x14>
 8000b26:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b2a:	d107      	bne.n	8000b3c <__aeabi_d2f+0x90>
 8000b2c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b30:	bf1e      	ittt	ne
 8000b32:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b36:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b3a:	4770      	bxne	lr
 8000b3c:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b40:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b44:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b48:	4770      	bx	lr
 8000b4a:	bf00      	nop

08000b4c <__aeabi_frsub>:
 8000b4c:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000b50:	e002      	b.n	8000b58 <__addsf3>
 8000b52:	bf00      	nop

08000b54 <__aeabi_fsub>:
 8000b54:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000b58 <__addsf3>:
 8000b58:	0042      	lsls	r2, r0, #1
 8000b5a:	bf1f      	itttt	ne
 8000b5c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b60:	ea92 0f03 	teqne	r2, r3
 8000b64:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b68:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b6c:	d06a      	beq.n	8000c44 <__addsf3+0xec>
 8000b6e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b72:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b76:	bfc1      	itttt	gt
 8000b78:	18d2      	addgt	r2, r2, r3
 8000b7a:	4041      	eorgt	r1, r0
 8000b7c:	4048      	eorgt	r0, r1
 8000b7e:	4041      	eorgt	r1, r0
 8000b80:	bfb8      	it	lt
 8000b82:	425b      	neglt	r3, r3
 8000b84:	2b19      	cmp	r3, #25
 8000b86:	bf88      	it	hi
 8000b88:	4770      	bxhi	lr
 8000b8a:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000b8e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b92:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000b96:	bf18      	it	ne
 8000b98:	4240      	negne	r0, r0
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b9e:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000ba2:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000ba6:	bf18      	it	ne
 8000ba8:	4249      	negne	r1, r1
 8000baa:	ea92 0f03 	teq	r2, r3
 8000bae:	d03f      	beq.n	8000c30 <__addsf3+0xd8>
 8000bb0:	f1a2 0201 	sub.w	r2, r2, #1
 8000bb4:	fa41 fc03 	asr.w	ip, r1, r3
 8000bb8:	eb10 000c 	adds.w	r0, r0, ip
 8000bbc:	f1c3 0320 	rsb	r3, r3, #32
 8000bc0:	fa01 f103 	lsl.w	r1, r1, r3
 8000bc4:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000bc8:	d502      	bpl.n	8000bd0 <__addsf3+0x78>
 8000bca:	4249      	negs	r1, r1
 8000bcc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bd0:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000bd4:	d313      	bcc.n	8000bfe <__addsf3+0xa6>
 8000bd6:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000bda:	d306      	bcc.n	8000bea <__addsf3+0x92>
 8000bdc:	0840      	lsrs	r0, r0, #1
 8000bde:	ea4f 0131 	mov.w	r1, r1, rrx
 8000be2:	f102 0201 	add.w	r2, r2, #1
 8000be6:	2afe      	cmp	r2, #254	@ 0xfe
 8000be8:	d251      	bcs.n	8000c8e <__addsf3+0x136>
 8000bea:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000bee:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bf2:	bf08      	it	eq
 8000bf4:	f020 0001 	biceq.w	r0, r0, #1
 8000bf8:	ea40 0003 	orr.w	r0, r0, r3
 8000bfc:	4770      	bx	lr
 8000bfe:	0049      	lsls	r1, r1, #1
 8000c00:	eb40 0000 	adc.w	r0, r0, r0
 8000c04:	3a01      	subs	r2, #1
 8000c06:	bf28      	it	cs
 8000c08:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000c0c:	d2ed      	bcs.n	8000bea <__addsf3+0x92>
 8000c0e:	fab0 fc80 	clz	ip, r0
 8000c12:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c16:	ebb2 020c 	subs.w	r2, r2, ip
 8000c1a:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c1e:	bfaa      	itet	ge
 8000c20:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c24:	4252      	neglt	r2, r2
 8000c26:	4318      	orrge	r0, r3
 8000c28:	bfbc      	itt	lt
 8000c2a:	40d0      	lsrlt	r0, r2
 8000c2c:	4318      	orrlt	r0, r3
 8000c2e:	4770      	bx	lr
 8000c30:	f092 0f00 	teq	r2, #0
 8000c34:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000c38:	bf06      	itte	eq
 8000c3a:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000c3e:	3201      	addeq	r2, #1
 8000c40:	3b01      	subne	r3, #1
 8000c42:	e7b5      	b.n	8000bb0 <__addsf3+0x58>
 8000c44:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c48:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c4c:	bf18      	it	ne
 8000c4e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c52:	d021      	beq.n	8000c98 <__addsf3+0x140>
 8000c54:	ea92 0f03 	teq	r2, r3
 8000c58:	d004      	beq.n	8000c64 <__addsf3+0x10c>
 8000c5a:	f092 0f00 	teq	r2, #0
 8000c5e:	bf08      	it	eq
 8000c60:	4608      	moveq	r0, r1
 8000c62:	4770      	bx	lr
 8000c64:	ea90 0f01 	teq	r0, r1
 8000c68:	bf1c      	itt	ne
 8000c6a:	2000      	movne	r0, #0
 8000c6c:	4770      	bxne	lr
 8000c6e:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000c72:	d104      	bne.n	8000c7e <__addsf3+0x126>
 8000c74:	0040      	lsls	r0, r0, #1
 8000c76:	bf28      	it	cs
 8000c78:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000c7c:	4770      	bx	lr
 8000c7e:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000c82:	bf3c      	itt	cc
 8000c84:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000c88:	4770      	bxcc	lr
 8000c8a:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000c8e:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000c92:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c96:	4770      	bx	lr
 8000c98:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c9c:	bf16      	itet	ne
 8000c9e:	4608      	movne	r0, r1
 8000ca0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000ca4:	4601      	movne	r1, r0
 8000ca6:	0242      	lsls	r2, r0, #9
 8000ca8:	bf06      	itte	eq
 8000caa:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cae:	ea90 0f01 	teqeq	r0, r1
 8000cb2:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_ui2f>:
 8000cb8:	f04f 0300 	mov.w	r3, #0
 8000cbc:	e004      	b.n	8000cc8 <__aeabi_i2f+0x8>
 8000cbe:	bf00      	nop

08000cc0 <__aeabi_i2f>:
 8000cc0:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000cc4:	bf48      	it	mi
 8000cc6:	4240      	negmi	r0, r0
 8000cc8:	ea5f 0c00 	movs.w	ip, r0
 8000ccc:	bf08      	it	eq
 8000cce:	4770      	bxeq	lr
 8000cd0:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000cd4:	4601      	mov	r1, r0
 8000cd6:	f04f 0000 	mov.w	r0, #0
 8000cda:	e01c      	b.n	8000d16 <__aeabi_l2f+0x2a>

08000cdc <__aeabi_ul2f>:
 8000cdc:	ea50 0201 	orrs.w	r2, r0, r1
 8000ce0:	bf08      	it	eq
 8000ce2:	4770      	bxeq	lr
 8000ce4:	f04f 0300 	mov.w	r3, #0
 8000ce8:	e00a      	b.n	8000d00 <__aeabi_l2f+0x14>
 8000cea:	bf00      	nop

08000cec <__aeabi_l2f>:
 8000cec:	ea50 0201 	orrs.w	r2, r0, r1
 8000cf0:	bf08      	it	eq
 8000cf2:	4770      	bxeq	lr
 8000cf4:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000cf8:	d502      	bpl.n	8000d00 <__aeabi_l2f+0x14>
 8000cfa:	4240      	negs	r0, r0
 8000cfc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d00:	ea5f 0c01 	movs.w	ip, r1
 8000d04:	bf02      	ittt	eq
 8000d06:	4684      	moveq	ip, r0
 8000d08:	4601      	moveq	r1, r0
 8000d0a:	2000      	moveq	r0, #0
 8000d0c:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000d10:	bf08      	it	eq
 8000d12:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000d16:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000d1a:	fabc f28c 	clz	r2, ip
 8000d1e:	3a08      	subs	r2, #8
 8000d20:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d24:	db10      	blt.n	8000d48 <__aeabi_l2f+0x5c>
 8000d26:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d2a:	4463      	add	r3, ip
 8000d2c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d30:	f1c2 0220 	rsb	r2, r2, #32
 8000d34:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000d38:	fa20 f202 	lsr.w	r2, r0, r2
 8000d3c:	eb43 0002 	adc.w	r0, r3, r2
 8000d40:	bf08      	it	eq
 8000d42:	f020 0001 	biceq.w	r0, r0, #1
 8000d46:	4770      	bx	lr
 8000d48:	f102 0220 	add.w	r2, r2, #32
 8000d4c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d50:	f1c2 0220 	rsb	r2, r2, #32
 8000d54:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d58:	fa21 f202 	lsr.w	r2, r1, r2
 8000d5c:	eb43 0002 	adc.w	r0, r3, r2
 8000d60:	bf08      	it	eq
 8000d62:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d66:	4770      	bx	lr

08000d68 <__aeabi_fmul>:
 8000d68:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000d6c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d70:	bf1e      	ittt	ne
 8000d72:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d76:	ea92 0f0c 	teqne	r2, ip
 8000d7a:	ea93 0f0c 	teqne	r3, ip
 8000d7e:	d06f      	beq.n	8000e60 <__aeabi_fmul+0xf8>
 8000d80:	441a      	add	r2, r3
 8000d82:	ea80 0c01 	eor.w	ip, r0, r1
 8000d86:	0240      	lsls	r0, r0, #9
 8000d88:	bf18      	it	ne
 8000d8a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d8e:	d01e      	beq.n	8000dce <__aeabi_fmul+0x66>
 8000d90:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000d94:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d98:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d9c:	fba0 3101 	umull	r3, r1, r0, r1
 8000da0:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000da4:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000da8:	bf3e      	ittt	cc
 8000daa:	0049      	lslcc	r1, r1, #1
 8000dac:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000db0:	005b      	lslcc	r3, r3, #1
 8000db2:	ea40 0001 	orr.w	r0, r0, r1
 8000db6:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000dba:	2afd      	cmp	r2, #253	@ 0xfd
 8000dbc:	d81d      	bhi.n	8000dfa <__aeabi_fmul+0x92>
 8000dbe:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000dc2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000dc6:	bf08      	it	eq
 8000dc8:	f020 0001 	biceq.w	r0, r0, #1
 8000dcc:	4770      	bx	lr
 8000dce:	f090 0f00 	teq	r0, #0
 8000dd2:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000dd6:	bf08      	it	eq
 8000dd8:	0249      	lsleq	r1, r1, #9
 8000dda:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dde:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000de2:	3a7f      	subs	r2, #127	@ 0x7f
 8000de4:	bfc2      	ittt	gt
 8000de6:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000dea:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000dee:	4770      	bxgt	lr
 8000df0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000df4:	f04f 0300 	mov.w	r3, #0
 8000df8:	3a01      	subs	r2, #1
 8000dfa:	dc5d      	bgt.n	8000eb8 <__aeabi_fmul+0x150>
 8000dfc:	f112 0f19 	cmn.w	r2, #25
 8000e00:	bfdc      	itt	le
 8000e02:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000e06:	4770      	bxle	lr
 8000e08:	f1c2 0200 	rsb	r2, r2, #0
 8000e0c:	0041      	lsls	r1, r0, #1
 8000e0e:	fa21 f102 	lsr.w	r1, r1, r2
 8000e12:	f1c2 0220 	rsb	r2, r2, #32
 8000e16:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e1a:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e1e:	f140 0000 	adc.w	r0, r0, #0
 8000e22:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e26:	bf08      	it	eq
 8000e28:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e2c:	4770      	bx	lr
 8000e2e:	f092 0f00 	teq	r2, #0
 8000e32:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000e36:	bf02      	ittt	eq
 8000e38:	0040      	lsleq	r0, r0, #1
 8000e3a:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000e3e:	3a01      	subeq	r2, #1
 8000e40:	d0f9      	beq.n	8000e36 <__aeabi_fmul+0xce>
 8000e42:	ea40 000c 	orr.w	r0, r0, ip
 8000e46:	f093 0f00 	teq	r3, #0
 8000e4a:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000e4e:	bf02      	ittt	eq
 8000e50:	0049      	lsleq	r1, r1, #1
 8000e52:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000e56:	3b01      	subeq	r3, #1
 8000e58:	d0f9      	beq.n	8000e4e <__aeabi_fmul+0xe6>
 8000e5a:	ea41 010c 	orr.w	r1, r1, ip
 8000e5e:	e78f      	b.n	8000d80 <__aeabi_fmul+0x18>
 8000e60:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e64:	ea92 0f0c 	teq	r2, ip
 8000e68:	bf18      	it	ne
 8000e6a:	ea93 0f0c 	teqne	r3, ip
 8000e6e:	d00a      	beq.n	8000e86 <__aeabi_fmul+0x11e>
 8000e70:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000e74:	bf18      	it	ne
 8000e76:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000e7a:	d1d8      	bne.n	8000e2e <__aeabi_fmul+0xc6>
 8000e7c:	ea80 0001 	eor.w	r0, r0, r1
 8000e80:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000e84:	4770      	bx	lr
 8000e86:	f090 0f00 	teq	r0, #0
 8000e8a:	bf17      	itett	ne
 8000e8c:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000e90:	4608      	moveq	r0, r1
 8000e92:	f091 0f00 	teqne	r1, #0
 8000e96:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000e9a:	d014      	beq.n	8000ec6 <__aeabi_fmul+0x15e>
 8000e9c:	ea92 0f0c 	teq	r2, ip
 8000ea0:	d101      	bne.n	8000ea6 <__aeabi_fmul+0x13e>
 8000ea2:	0242      	lsls	r2, r0, #9
 8000ea4:	d10f      	bne.n	8000ec6 <__aeabi_fmul+0x15e>
 8000ea6:	ea93 0f0c 	teq	r3, ip
 8000eaa:	d103      	bne.n	8000eb4 <__aeabi_fmul+0x14c>
 8000eac:	024b      	lsls	r3, r1, #9
 8000eae:	bf18      	it	ne
 8000eb0:	4608      	movne	r0, r1
 8000eb2:	d108      	bne.n	8000ec6 <__aeabi_fmul+0x15e>
 8000eb4:	ea80 0001 	eor.w	r0, r0, r1
 8000eb8:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000ebc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ec0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ec4:	4770      	bx	lr
 8000ec6:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000eca:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000ece:	4770      	bx	lr

08000ed0 <__aeabi_fdiv>:
 8000ed0:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000ed4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ed8:	bf1e      	ittt	ne
 8000eda:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000ede:	ea92 0f0c 	teqne	r2, ip
 8000ee2:	ea93 0f0c 	teqne	r3, ip
 8000ee6:	d069      	beq.n	8000fbc <__aeabi_fdiv+0xec>
 8000ee8:	eba2 0203 	sub.w	r2, r2, r3
 8000eec:	ea80 0c01 	eor.w	ip, r0, r1
 8000ef0:	0249      	lsls	r1, r1, #9
 8000ef2:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000ef6:	d037      	beq.n	8000f68 <__aeabi_fdiv+0x98>
 8000ef8:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000efc:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f00:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f04:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000f08:	428b      	cmp	r3, r1
 8000f0a:	bf38      	it	cc
 8000f0c:	005b      	lslcc	r3, r3, #1
 8000f0e:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000f12:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000f16:	428b      	cmp	r3, r1
 8000f18:	bf24      	itt	cs
 8000f1a:	1a5b      	subcs	r3, r3, r1
 8000f1c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f20:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f24:	bf24      	itt	cs
 8000f26:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f2a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f2e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f32:	bf24      	itt	cs
 8000f34:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f38:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f3c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f40:	bf24      	itt	cs
 8000f42:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f46:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f4a:	011b      	lsls	r3, r3, #4
 8000f4c:	bf18      	it	ne
 8000f4e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f52:	d1e0      	bne.n	8000f16 <__aeabi_fdiv+0x46>
 8000f54:	2afd      	cmp	r2, #253	@ 0xfd
 8000f56:	f63f af50 	bhi.w	8000dfa <__aeabi_fmul+0x92>
 8000f5a:	428b      	cmp	r3, r1
 8000f5c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f60:	bf08      	it	eq
 8000f62:	f020 0001 	biceq.w	r0, r0, #1
 8000f66:	4770      	bx	lr
 8000f68:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000f6c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f70:	327f      	adds	r2, #127	@ 0x7f
 8000f72:	bfc2      	ittt	gt
 8000f74:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000f78:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f7c:	4770      	bxgt	lr
 8000f7e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000f82:	f04f 0300 	mov.w	r3, #0
 8000f86:	3a01      	subs	r2, #1
 8000f88:	e737      	b.n	8000dfa <__aeabi_fmul+0x92>
 8000f8a:	f092 0f00 	teq	r2, #0
 8000f8e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000f92:	bf02      	ittt	eq
 8000f94:	0040      	lsleq	r0, r0, #1
 8000f96:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000f9a:	3a01      	subeq	r2, #1
 8000f9c:	d0f9      	beq.n	8000f92 <__aeabi_fdiv+0xc2>
 8000f9e:	ea40 000c 	orr.w	r0, r0, ip
 8000fa2:	f093 0f00 	teq	r3, #0
 8000fa6:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000faa:	bf02      	ittt	eq
 8000fac:	0049      	lsleq	r1, r1, #1
 8000fae:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000fb2:	3b01      	subeq	r3, #1
 8000fb4:	d0f9      	beq.n	8000faa <__aeabi_fdiv+0xda>
 8000fb6:	ea41 010c 	orr.w	r1, r1, ip
 8000fba:	e795      	b.n	8000ee8 <__aeabi_fdiv+0x18>
 8000fbc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fc0:	ea92 0f0c 	teq	r2, ip
 8000fc4:	d108      	bne.n	8000fd8 <__aeabi_fdiv+0x108>
 8000fc6:	0242      	lsls	r2, r0, #9
 8000fc8:	f47f af7d 	bne.w	8000ec6 <__aeabi_fmul+0x15e>
 8000fcc:	ea93 0f0c 	teq	r3, ip
 8000fd0:	f47f af70 	bne.w	8000eb4 <__aeabi_fmul+0x14c>
 8000fd4:	4608      	mov	r0, r1
 8000fd6:	e776      	b.n	8000ec6 <__aeabi_fmul+0x15e>
 8000fd8:	ea93 0f0c 	teq	r3, ip
 8000fdc:	d104      	bne.n	8000fe8 <__aeabi_fdiv+0x118>
 8000fde:	024b      	lsls	r3, r1, #9
 8000fe0:	f43f af4c 	beq.w	8000e7c <__aeabi_fmul+0x114>
 8000fe4:	4608      	mov	r0, r1
 8000fe6:	e76e      	b.n	8000ec6 <__aeabi_fmul+0x15e>
 8000fe8:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000fec:	bf18      	it	ne
 8000fee:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000ff2:	d1ca      	bne.n	8000f8a <__aeabi_fdiv+0xba>
 8000ff4:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000ff8:	f47f af5c 	bne.w	8000eb4 <__aeabi_fmul+0x14c>
 8000ffc:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8001000:	f47f af3c 	bne.w	8000e7c <__aeabi_fmul+0x114>
 8001004:	e75f      	b.n	8000ec6 <__aeabi_fmul+0x15e>
 8001006:	bf00      	nop

08001008 <__gesf2>:
 8001008:	f04f 3cff 	mov.w	ip, #4294967295
 800100c:	e006      	b.n	800101c <__cmpsf2+0x4>
 800100e:	bf00      	nop

08001010 <__lesf2>:
 8001010:	f04f 0c01 	mov.w	ip, #1
 8001014:	e002      	b.n	800101c <__cmpsf2+0x4>
 8001016:	bf00      	nop

08001018 <__cmpsf2>:
 8001018:	f04f 0c01 	mov.w	ip, #1
 800101c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8001020:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001024:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001028:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800102c:	bf18      	it	ne
 800102e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8001032:	d011      	beq.n	8001058 <__cmpsf2+0x40>
 8001034:	b001      	add	sp, #4
 8001036:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800103a:	bf18      	it	ne
 800103c:	ea90 0f01 	teqne	r0, r1
 8001040:	bf58      	it	pl
 8001042:	ebb2 0003 	subspl.w	r0, r2, r3
 8001046:	bf88      	it	hi
 8001048:	17c8      	asrhi	r0, r1, #31
 800104a:	bf38      	it	cc
 800104c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8001050:	bf18      	it	ne
 8001052:	f040 0001 	orrne.w	r0, r0, #1
 8001056:	4770      	bx	lr
 8001058:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800105c:	d102      	bne.n	8001064 <__cmpsf2+0x4c>
 800105e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8001062:	d105      	bne.n	8001070 <__cmpsf2+0x58>
 8001064:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001068:	d1e4      	bne.n	8001034 <__cmpsf2+0x1c>
 800106a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800106e:	d0e1      	beq.n	8001034 <__cmpsf2+0x1c>
 8001070:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001074:	4770      	bx	lr
 8001076:	bf00      	nop

08001078 <__aeabi_cfrcmple>:
 8001078:	4684      	mov	ip, r0
 800107a:	4608      	mov	r0, r1
 800107c:	4661      	mov	r1, ip
 800107e:	e7ff      	b.n	8001080 <__aeabi_cfcmpeq>

08001080 <__aeabi_cfcmpeq>:
 8001080:	b50f      	push	{r0, r1, r2, r3, lr}
 8001082:	f7ff ffc9 	bl	8001018 <__cmpsf2>
 8001086:	2800      	cmp	r0, #0
 8001088:	bf48      	it	mi
 800108a:	f110 0f00 	cmnmi.w	r0, #0
 800108e:	bd0f      	pop	{r0, r1, r2, r3, pc}

08001090 <__aeabi_fcmpeq>:
 8001090:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001094:	f7ff fff4 	bl	8001080 <__aeabi_cfcmpeq>
 8001098:	bf0c      	ite	eq
 800109a:	2001      	moveq	r0, #1
 800109c:	2000      	movne	r0, #0
 800109e:	f85d fb08 	ldr.w	pc, [sp], #8
 80010a2:	bf00      	nop

080010a4 <__aeabi_fcmplt>:
 80010a4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010a8:	f7ff ffea 	bl	8001080 <__aeabi_cfcmpeq>
 80010ac:	bf34      	ite	cc
 80010ae:	2001      	movcc	r0, #1
 80010b0:	2000      	movcs	r0, #0
 80010b2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010b6:	bf00      	nop

080010b8 <__aeabi_fcmple>:
 80010b8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010bc:	f7ff ffe0 	bl	8001080 <__aeabi_cfcmpeq>
 80010c0:	bf94      	ite	ls
 80010c2:	2001      	movls	r0, #1
 80010c4:	2000      	movhi	r0, #0
 80010c6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ca:	bf00      	nop

080010cc <__aeabi_fcmpge>:
 80010cc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010d0:	f7ff ffd2 	bl	8001078 <__aeabi_cfrcmple>
 80010d4:	bf94      	ite	ls
 80010d6:	2001      	movls	r0, #1
 80010d8:	2000      	movhi	r0, #0
 80010da:	f85d fb08 	ldr.w	pc, [sp], #8
 80010de:	bf00      	nop

080010e0 <__aeabi_fcmpgt>:
 80010e0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010e4:	f7ff ffc8 	bl	8001078 <__aeabi_cfrcmple>
 80010e8:	bf34      	ite	cc
 80010ea:	2001      	movcc	r0, #1
 80010ec:	2000      	movcs	r0, #0
 80010ee:	f85d fb08 	ldr.w	pc, [sp], #8
 80010f2:	bf00      	nop

080010f4 <__aeabi_f2iz>:
 80010f4:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80010f8:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 80010fc:	d30f      	bcc.n	800111e <__aeabi_f2iz+0x2a>
 80010fe:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8001102:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001106:	d90d      	bls.n	8001124 <__aeabi_f2iz+0x30>
 8001108:	ea4f 2300 	mov.w	r3, r0, lsl #8
 800110c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001110:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8001114:	fa23 f002 	lsr.w	r0, r3, r2
 8001118:	bf18      	it	ne
 800111a:	4240      	negne	r0, r0
 800111c:	4770      	bx	lr
 800111e:	f04f 0000 	mov.w	r0, #0
 8001122:	4770      	bx	lr
 8001124:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8001128:	d101      	bne.n	800112e <__aeabi_f2iz+0x3a>
 800112a:	0242      	lsls	r2, r0, #9
 800112c:	d105      	bne.n	800113a <__aeabi_f2iz+0x46>
 800112e:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 8001132:	bf08      	it	eq
 8001134:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8001138:	4770      	bx	lr
 800113a:	f04f 0000 	mov.w	r0, #0
 800113e:	4770      	bx	lr

08001140 <__aeabi_f2uiz>:
 8001140:	0042      	lsls	r2, r0, #1
 8001142:	d20e      	bcs.n	8001162 <__aeabi_f2uiz+0x22>
 8001144:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8001148:	d30b      	bcc.n	8001162 <__aeabi_f2uiz+0x22>
 800114a:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 800114e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001152:	d409      	bmi.n	8001168 <__aeabi_f2uiz+0x28>
 8001154:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001158:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800115c:	fa23 f002 	lsr.w	r0, r3, r2
 8001160:	4770      	bx	lr
 8001162:	f04f 0000 	mov.w	r0, #0
 8001166:	4770      	bx	lr
 8001168:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 800116c:	d101      	bne.n	8001172 <__aeabi_f2uiz+0x32>
 800116e:	0242      	lsls	r2, r0, #9
 8001170:	d102      	bne.n	8001178 <__aeabi_f2uiz+0x38>
 8001172:	f04f 30ff 	mov.w	r0, #4294967295
 8001176:	4770      	bx	lr
 8001178:	f04f 0000 	mov.w	r0, #0
 800117c:	4770      	bx	lr
 800117e:	bf00      	nop

08001180 <__aeabi_ldivmod>:
 8001180:	b97b      	cbnz	r3, 80011a2 <__aeabi_ldivmod+0x22>
 8001182:	b972      	cbnz	r2, 80011a2 <__aeabi_ldivmod+0x22>
 8001184:	2900      	cmp	r1, #0
 8001186:	bfbe      	ittt	lt
 8001188:	2000      	movlt	r0, #0
 800118a:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 800118e:	e006      	blt.n	800119e <__aeabi_ldivmod+0x1e>
 8001190:	bf08      	it	eq
 8001192:	2800      	cmpeq	r0, #0
 8001194:	bf1c      	itt	ne
 8001196:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 800119a:	f04f 30ff 	movne.w	r0, #4294967295
 800119e:	f000 b9d1 	b.w	8001544 <__aeabi_idiv0>
 80011a2:	f1ad 0c08 	sub.w	ip, sp, #8
 80011a6:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80011aa:	2900      	cmp	r1, #0
 80011ac:	db09      	blt.n	80011c2 <__aeabi_ldivmod+0x42>
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	db1a      	blt.n	80011e8 <__aeabi_ldivmod+0x68>
 80011b2:	f000 f86b 	bl	800128c <__udivmoddi4>
 80011b6:	f8dd e004 	ldr.w	lr, [sp, #4]
 80011ba:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80011be:	b004      	add	sp, #16
 80011c0:	4770      	bx	lr
 80011c2:	4240      	negs	r0, r0
 80011c4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	db1b      	blt.n	8001204 <__aeabi_ldivmod+0x84>
 80011cc:	f000 f85e 	bl	800128c <__udivmoddi4>
 80011d0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80011d4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80011d8:	b004      	add	sp, #16
 80011da:	4240      	negs	r0, r0
 80011dc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80011e0:	4252      	negs	r2, r2
 80011e2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80011e6:	4770      	bx	lr
 80011e8:	4252      	negs	r2, r2
 80011ea:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80011ee:	f000 f84d 	bl	800128c <__udivmoddi4>
 80011f2:	f8dd e004 	ldr.w	lr, [sp, #4]
 80011f6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80011fa:	b004      	add	sp, #16
 80011fc:	4240      	negs	r0, r0
 80011fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001202:	4770      	bx	lr
 8001204:	4252      	negs	r2, r2
 8001206:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800120a:	f000 f83f 	bl	800128c <__udivmoddi4>
 800120e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8001212:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8001216:	b004      	add	sp, #16
 8001218:	4252      	negs	r2, r2
 800121a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800121e:	4770      	bx	lr

08001220 <__aeabi_d2lz>:
 8001220:	b538      	push	{r3, r4, r5, lr}
 8001222:	2200      	movs	r2, #0
 8001224:	2300      	movs	r3, #0
 8001226:	4604      	mov	r4, r0
 8001228:	460d      	mov	r5, r1
 800122a:	f7ff fbe1 	bl	80009f0 <__aeabi_dcmplt>
 800122e:	b928      	cbnz	r0, 800123c <__aeabi_d2lz+0x1c>
 8001230:	4620      	mov	r0, r4
 8001232:	4629      	mov	r1, r5
 8001234:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001238:	f000 b80a 	b.w	8001250 <__aeabi_d2ulz>
 800123c:	4620      	mov	r0, r4
 800123e:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8001242:	f000 f805 	bl	8001250 <__aeabi_d2ulz>
 8001246:	4240      	negs	r0, r0
 8001248:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800124c:	bd38      	pop	{r3, r4, r5, pc}
 800124e:	bf00      	nop

08001250 <__aeabi_d2ulz>:
 8001250:	b5d0      	push	{r4, r6, r7, lr}
 8001252:	2200      	movs	r2, #0
 8001254:	4b0b      	ldr	r3, [pc, #44]	@ (8001284 <__aeabi_d2ulz+0x34>)
 8001256:	4606      	mov	r6, r0
 8001258:	460f      	mov	r7, r1
 800125a:	f7ff f957 	bl	800050c <__aeabi_dmul>
 800125e:	f7ff fc05 	bl	8000a6c <__aeabi_d2uiz>
 8001262:	4604      	mov	r4, r0
 8001264:	f7ff f8d8 	bl	8000418 <__aeabi_ui2d>
 8001268:	2200      	movs	r2, #0
 800126a:	4b07      	ldr	r3, [pc, #28]	@ (8001288 <__aeabi_d2ulz+0x38>)
 800126c:	f7ff f94e 	bl	800050c <__aeabi_dmul>
 8001270:	4602      	mov	r2, r0
 8001272:	460b      	mov	r3, r1
 8001274:	4630      	mov	r0, r6
 8001276:	4639      	mov	r1, r7
 8001278:	f7fe ff90 	bl	800019c <__aeabi_dsub>
 800127c:	f7ff fbf6 	bl	8000a6c <__aeabi_d2uiz>
 8001280:	4621      	mov	r1, r4
 8001282:	bdd0      	pop	{r4, r6, r7, pc}
 8001284:	3df00000 	.word	0x3df00000
 8001288:	41f00000 	.word	0x41f00000

0800128c <__udivmoddi4>:
 800128c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001290:	9d08      	ldr	r5, [sp, #32]
 8001292:	460c      	mov	r4, r1
 8001294:	2b00      	cmp	r3, #0
 8001296:	d14e      	bne.n	8001336 <__udivmoddi4+0xaa>
 8001298:	4694      	mov	ip, r2
 800129a:	458c      	cmp	ip, r1
 800129c:	4686      	mov	lr, r0
 800129e:	fab2 f282 	clz	r2, r2
 80012a2:	d962      	bls.n	800136a <__udivmoddi4+0xde>
 80012a4:	b14a      	cbz	r2, 80012ba <__udivmoddi4+0x2e>
 80012a6:	f1c2 0320 	rsb	r3, r2, #32
 80012aa:	4091      	lsls	r1, r2
 80012ac:	fa20 f303 	lsr.w	r3, r0, r3
 80012b0:	fa0c fc02 	lsl.w	ip, ip, r2
 80012b4:	4319      	orrs	r1, r3
 80012b6:	fa00 fe02 	lsl.w	lr, r0, r2
 80012ba:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80012be:	fbb1 f4f7 	udiv	r4, r1, r7
 80012c2:	fb07 1114 	mls	r1, r7, r4, r1
 80012c6:	fa1f f68c 	uxth.w	r6, ip
 80012ca:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80012ce:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80012d2:	fb04 f106 	mul.w	r1, r4, r6
 80012d6:	4299      	cmp	r1, r3
 80012d8:	d90a      	bls.n	80012f0 <__udivmoddi4+0x64>
 80012da:	eb1c 0303 	adds.w	r3, ip, r3
 80012de:	f104 30ff 	add.w	r0, r4, #4294967295
 80012e2:	f080 8110 	bcs.w	8001506 <__udivmoddi4+0x27a>
 80012e6:	4299      	cmp	r1, r3
 80012e8:	f240 810d 	bls.w	8001506 <__udivmoddi4+0x27a>
 80012ec:	3c02      	subs	r4, #2
 80012ee:	4463      	add	r3, ip
 80012f0:	1a59      	subs	r1, r3, r1
 80012f2:	fbb1 f0f7 	udiv	r0, r1, r7
 80012f6:	fb07 1110 	mls	r1, r7, r0, r1
 80012fa:	fb00 f606 	mul.w	r6, r0, r6
 80012fe:	fa1f f38e 	uxth.w	r3, lr
 8001302:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8001306:	429e      	cmp	r6, r3
 8001308:	d90a      	bls.n	8001320 <__udivmoddi4+0x94>
 800130a:	eb1c 0303 	adds.w	r3, ip, r3
 800130e:	f100 31ff 	add.w	r1, r0, #4294967295
 8001312:	f080 80fa 	bcs.w	800150a <__udivmoddi4+0x27e>
 8001316:	429e      	cmp	r6, r3
 8001318:	f240 80f7 	bls.w	800150a <__udivmoddi4+0x27e>
 800131c:	4463      	add	r3, ip
 800131e:	3802      	subs	r0, #2
 8001320:	2100      	movs	r1, #0
 8001322:	1b9b      	subs	r3, r3, r6
 8001324:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8001328:	b11d      	cbz	r5, 8001332 <__udivmoddi4+0xa6>
 800132a:	40d3      	lsrs	r3, r2
 800132c:	2200      	movs	r2, #0
 800132e:	e9c5 3200 	strd	r3, r2, [r5]
 8001332:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001336:	428b      	cmp	r3, r1
 8001338:	d905      	bls.n	8001346 <__udivmoddi4+0xba>
 800133a:	b10d      	cbz	r5, 8001340 <__udivmoddi4+0xb4>
 800133c:	e9c5 0100 	strd	r0, r1, [r5]
 8001340:	2100      	movs	r1, #0
 8001342:	4608      	mov	r0, r1
 8001344:	e7f5      	b.n	8001332 <__udivmoddi4+0xa6>
 8001346:	fab3 f183 	clz	r1, r3
 800134a:	2900      	cmp	r1, #0
 800134c:	d146      	bne.n	80013dc <__udivmoddi4+0x150>
 800134e:	42a3      	cmp	r3, r4
 8001350:	d302      	bcc.n	8001358 <__udivmoddi4+0xcc>
 8001352:	4290      	cmp	r0, r2
 8001354:	f0c0 80ee 	bcc.w	8001534 <__udivmoddi4+0x2a8>
 8001358:	1a86      	subs	r6, r0, r2
 800135a:	eb64 0303 	sbc.w	r3, r4, r3
 800135e:	2001      	movs	r0, #1
 8001360:	2d00      	cmp	r5, #0
 8001362:	d0e6      	beq.n	8001332 <__udivmoddi4+0xa6>
 8001364:	e9c5 6300 	strd	r6, r3, [r5]
 8001368:	e7e3      	b.n	8001332 <__udivmoddi4+0xa6>
 800136a:	2a00      	cmp	r2, #0
 800136c:	f040 808f 	bne.w	800148e <__udivmoddi4+0x202>
 8001370:	eba1 040c 	sub.w	r4, r1, ip
 8001374:	2101      	movs	r1, #1
 8001376:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800137a:	fa1f f78c 	uxth.w	r7, ip
 800137e:	fbb4 f6f8 	udiv	r6, r4, r8
 8001382:	fb08 4416 	mls	r4, r8, r6, r4
 8001386:	fb07 f006 	mul.w	r0, r7, r6
 800138a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800138e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8001392:	4298      	cmp	r0, r3
 8001394:	d908      	bls.n	80013a8 <__udivmoddi4+0x11c>
 8001396:	eb1c 0303 	adds.w	r3, ip, r3
 800139a:	f106 34ff 	add.w	r4, r6, #4294967295
 800139e:	d202      	bcs.n	80013a6 <__udivmoddi4+0x11a>
 80013a0:	4298      	cmp	r0, r3
 80013a2:	f200 80cb 	bhi.w	800153c <__udivmoddi4+0x2b0>
 80013a6:	4626      	mov	r6, r4
 80013a8:	1a1c      	subs	r4, r3, r0
 80013aa:	fbb4 f0f8 	udiv	r0, r4, r8
 80013ae:	fb08 4410 	mls	r4, r8, r0, r4
 80013b2:	fb00 f707 	mul.w	r7, r0, r7
 80013b6:	fa1f f38e 	uxth.w	r3, lr
 80013ba:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80013be:	429f      	cmp	r7, r3
 80013c0:	d908      	bls.n	80013d4 <__udivmoddi4+0x148>
 80013c2:	eb1c 0303 	adds.w	r3, ip, r3
 80013c6:	f100 34ff 	add.w	r4, r0, #4294967295
 80013ca:	d202      	bcs.n	80013d2 <__udivmoddi4+0x146>
 80013cc:	429f      	cmp	r7, r3
 80013ce:	f200 80ae 	bhi.w	800152e <__udivmoddi4+0x2a2>
 80013d2:	4620      	mov	r0, r4
 80013d4:	1bdb      	subs	r3, r3, r7
 80013d6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80013da:	e7a5      	b.n	8001328 <__udivmoddi4+0x9c>
 80013dc:	f1c1 0720 	rsb	r7, r1, #32
 80013e0:	408b      	lsls	r3, r1
 80013e2:	fa22 fc07 	lsr.w	ip, r2, r7
 80013e6:	ea4c 0c03 	orr.w	ip, ip, r3
 80013ea:	fa24 f607 	lsr.w	r6, r4, r7
 80013ee:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80013f2:	fbb6 f8f9 	udiv	r8, r6, r9
 80013f6:	fa1f fe8c 	uxth.w	lr, ip
 80013fa:	fb09 6618 	mls	r6, r9, r8, r6
 80013fe:	fa20 f307 	lsr.w	r3, r0, r7
 8001402:	408c      	lsls	r4, r1
 8001404:	fa00 fa01 	lsl.w	sl, r0, r1
 8001408:	fb08 f00e 	mul.w	r0, r8, lr
 800140c:	431c      	orrs	r4, r3
 800140e:	0c23      	lsrs	r3, r4, #16
 8001410:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8001414:	4298      	cmp	r0, r3
 8001416:	fa02 f201 	lsl.w	r2, r2, r1
 800141a:	d90a      	bls.n	8001432 <__udivmoddi4+0x1a6>
 800141c:	eb1c 0303 	adds.w	r3, ip, r3
 8001420:	f108 36ff 	add.w	r6, r8, #4294967295
 8001424:	f080 8081 	bcs.w	800152a <__udivmoddi4+0x29e>
 8001428:	4298      	cmp	r0, r3
 800142a:	d97e      	bls.n	800152a <__udivmoddi4+0x29e>
 800142c:	f1a8 0802 	sub.w	r8, r8, #2
 8001430:	4463      	add	r3, ip
 8001432:	1a1e      	subs	r6, r3, r0
 8001434:	fbb6 f3f9 	udiv	r3, r6, r9
 8001438:	fb09 6613 	mls	r6, r9, r3, r6
 800143c:	fb03 fe0e 	mul.w	lr, r3, lr
 8001440:	b2a4      	uxth	r4, r4
 8001442:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
 8001446:	45a6      	cmp	lr, r4
 8001448:	d908      	bls.n	800145c <__udivmoddi4+0x1d0>
 800144a:	eb1c 0404 	adds.w	r4, ip, r4
 800144e:	f103 30ff 	add.w	r0, r3, #4294967295
 8001452:	d266      	bcs.n	8001522 <__udivmoddi4+0x296>
 8001454:	45a6      	cmp	lr, r4
 8001456:	d964      	bls.n	8001522 <__udivmoddi4+0x296>
 8001458:	3b02      	subs	r3, #2
 800145a:	4464      	add	r4, ip
 800145c:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 8001460:	fba0 8302 	umull	r8, r3, r0, r2
 8001464:	eba4 040e 	sub.w	r4, r4, lr
 8001468:	429c      	cmp	r4, r3
 800146a:	46c6      	mov	lr, r8
 800146c:	461e      	mov	r6, r3
 800146e:	d350      	bcc.n	8001512 <__udivmoddi4+0x286>
 8001470:	d04d      	beq.n	800150e <__udivmoddi4+0x282>
 8001472:	b155      	cbz	r5, 800148a <__udivmoddi4+0x1fe>
 8001474:	ebba 030e 	subs.w	r3, sl, lr
 8001478:	eb64 0406 	sbc.w	r4, r4, r6
 800147c:	fa04 f707 	lsl.w	r7, r4, r7
 8001480:	40cb      	lsrs	r3, r1
 8001482:	431f      	orrs	r7, r3
 8001484:	40cc      	lsrs	r4, r1
 8001486:	e9c5 7400 	strd	r7, r4, [r5]
 800148a:	2100      	movs	r1, #0
 800148c:	e751      	b.n	8001332 <__udivmoddi4+0xa6>
 800148e:	fa0c fc02 	lsl.w	ip, ip, r2
 8001492:	f1c2 0320 	rsb	r3, r2, #32
 8001496:	40d9      	lsrs	r1, r3
 8001498:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800149c:	fa20 f303 	lsr.w	r3, r0, r3
 80014a0:	fa00 fe02 	lsl.w	lr, r0, r2
 80014a4:	fbb1 f0f8 	udiv	r0, r1, r8
 80014a8:	fb08 1110 	mls	r1, r8, r0, r1
 80014ac:	4094      	lsls	r4, r2
 80014ae:	431c      	orrs	r4, r3
 80014b0:	fa1f f78c 	uxth.w	r7, ip
 80014b4:	0c23      	lsrs	r3, r4, #16
 80014b6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80014ba:	fb00 f107 	mul.w	r1, r0, r7
 80014be:	4299      	cmp	r1, r3
 80014c0:	d908      	bls.n	80014d4 <__udivmoddi4+0x248>
 80014c2:	eb1c 0303 	adds.w	r3, ip, r3
 80014c6:	f100 36ff 	add.w	r6, r0, #4294967295
 80014ca:	d22c      	bcs.n	8001526 <__udivmoddi4+0x29a>
 80014cc:	4299      	cmp	r1, r3
 80014ce:	d92a      	bls.n	8001526 <__udivmoddi4+0x29a>
 80014d0:	3802      	subs	r0, #2
 80014d2:	4463      	add	r3, ip
 80014d4:	1a5b      	subs	r3, r3, r1
 80014d6:	fbb3 f1f8 	udiv	r1, r3, r8
 80014da:	fb08 3311 	mls	r3, r8, r1, r3
 80014de:	b2a4      	uxth	r4, r4
 80014e0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80014e4:	fb01 f307 	mul.w	r3, r1, r7
 80014e8:	42a3      	cmp	r3, r4
 80014ea:	d908      	bls.n	80014fe <__udivmoddi4+0x272>
 80014ec:	eb1c 0404 	adds.w	r4, ip, r4
 80014f0:	f101 36ff 	add.w	r6, r1, #4294967295
 80014f4:	d213      	bcs.n	800151e <__udivmoddi4+0x292>
 80014f6:	42a3      	cmp	r3, r4
 80014f8:	d911      	bls.n	800151e <__udivmoddi4+0x292>
 80014fa:	3902      	subs	r1, #2
 80014fc:	4464      	add	r4, ip
 80014fe:	1ae4      	subs	r4, r4, r3
 8001500:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8001504:	e73b      	b.n	800137e <__udivmoddi4+0xf2>
 8001506:	4604      	mov	r4, r0
 8001508:	e6f2      	b.n	80012f0 <__udivmoddi4+0x64>
 800150a:	4608      	mov	r0, r1
 800150c:	e708      	b.n	8001320 <__udivmoddi4+0x94>
 800150e:	45c2      	cmp	sl, r8
 8001510:	d2af      	bcs.n	8001472 <__udivmoddi4+0x1e6>
 8001512:	ebb8 0e02 	subs.w	lr, r8, r2
 8001516:	eb63 060c 	sbc.w	r6, r3, ip
 800151a:	3801      	subs	r0, #1
 800151c:	e7a9      	b.n	8001472 <__udivmoddi4+0x1e6>
 800151e:	4631      	mov	r1, r6
 8001520:	e7ed      	b.n	80014fe <__udivmoddi4+0x272>
 8001522:	4603      	mov	r3, r0
 8001524:	e79a      	b.n	800145c <__udivmoddi4+0x1d0>
 8001526:	4630      	mov	r0, r6
 8001528:	e7d4      	b.n	80014d4 <__udivmoddi4+0x248>
 800152a:	46b0      	mov	r8, r6
 800152c:	e781      	b.n	8001432 <__udivmoddi4+0x1a6>
 800152e:	4463      	add	r3, ip
 8001530:	3802      	subs	r0, #2
 8001532:	e74f      	b.n	80013d4 <__udivmoddi4+0x148>
 8001534:	4606      	mov	r6, r0
 8001536:	4623      	mov	r3, r4
 8001538:	4608      	mov	r0, r1
 800153a:	e711      	b.n	8001360 <__udivmoddi4+0xd4>
 800153c:	3e02      	subs	r6, #2
 800153e:	4463      	add	r3, ip
 8001540:	e732      	b.n	80013a8 <__udivmoddi4+0x11c>
 8001542:	bf00      	nop

08001544 <__aeabi_idiv0>:
 8001544:	4770      	bx	lr
 8001546:	bf00      	nop

08001548 <SCommands_Init>:
#include "SCommands_Interface.h"
#include "SCommands_Private.h"


Std_ReturnType SCommands_Init(void)
{
 8001548:	b580      	push	{r7, lr}
 800154a:	af00      	add	r7, sp, #0
	HESP32_SetCommandCallbackFunction       (0, SCommands_GetUVStatus);
 800154c:	493c      	ldr	r1, [pc, #240]	@ (8001640 <SCommands_Init+0xf8>)
 800154e:	2000      	movs	r0, #0
 8001550:	f001 ffe4 	bl	800351c <HESP32_SetCommandCallbackFunction>
	HESP32_SetCommandCallbackFunction       (1, SCommands_SetUVOn);
 8001554:	493b      	ldr	r1, [pc, #236]	@ (8001644 <SCommands_Init+0xfc>)
 8001556:	2001      	movs	r0, #1
 8001558:	f001 ffe0 	bl	800351c <HESP32_SetCommandCallbackFunction>
	HESP32_SetCommandCallbackFunction       (2, SCommands_SetUVOff);
 800155c:	493a      	ldr	r1, [pc, #232]	@ (8001648 <SCommands_Init+0x100>)
 800155e:	2002      	movs	r0, #2
 8001560:	f001 ffdc 	bl	800351c <HESP32_SetCommandCallbackFunction>
	HESP32_SetCommandCallbackFunction       (3, SCommands_GetVisStatus);
 8001564:	4939      	ldr	r1, [pc, #228]	@ (800164c <SCommands_Init+0x104>)
 8001566:	2003      	movs	r0, #3
 8001568:	f001 ffd8 	bl	800351c <HESP32_SetCommandCallbackFunction>
	HESP32_SetCommandCallbackFunction       (4, SCommands_SetVisOn);
 800156c:	4938      	ldr	r1, [pc, #224]	@ (8001650 <SCommands_Init+0x108>)
 800156e:	2004      	movs	r0, #4
 8001570:	f001 ffd4 	bl	800351c <HESP32_SetCommandCallbackFunction>
	HESP32_SetCommandCallbackFunction       (5, SCommands_SetVisOff);
 8001574:	4937      	ldr	r1, [pc, #220]	@ (8001654 <SCommands_Init+0x10c>)
 8001576:	2005      	movs	r0, #5
 8001578:	f001 ffd0 	bl	800351c <HESP32_SetCommandCallbackFunction>
	HESP32_SetCommandCallbackFunction       (6, SCommands_GetSupplyVoltages);
 800157c:	4936      	ldr	r1, [pc, #216]	@ (8001658 <SCommands_Init+0x110>)
 800157e:	2006      	movs	r0, #6
 8001580:	f001 ffcc 	bl	800351c <HESP32_SetCommandCallbackFunction>

	HESP32_SetCommandCallbackFunction       (7, SCommands_SendCurrentMotorsSteps);
 8001584:	4935      	ldr	r1, [pc, #212]	@ (800165c <SCommands_Init+0x114>)
 8001586:	2007      	movs	r0, #7
 8001588:	f001 ffc8 	bl	800351c <HESP32_SetCommandCallbackFunction>
	HESP32_SetCommandCallbackFunction       (8, SCommands_HomeLampMotor);
 800158c:	4934      	ldr	r1, [pc, #208]	@ (8001660 <SCommands_Init+0x118>)
 800158e:	2008      	movs	r0, #8
 8001590:	f001 ffc4 	bl	800351c <HESP32_SetCommandCallbackFunction>
	HESP32_SetCommandCallbackFunction       (9, SCommands_HomeWLSelectMotor);
 8001594:	4933      	ldr	r1, [pc, #204]	@ (8001664 <SCommands_Init+0x11c>)
 8001596:	2009      	movs	r0, #9
 8001598:	f001 ffc0 	bl	800351c <HESP32_SetCommandCallbackFunction>
	HESP32_SetCommandCallbackFunction       (10, SCommands_HomeFilterSelectMotor);
 800159c:	4932      	ldr	r1, [pc, #200]	@ (8001668 <SCommands_Init+0x120>)
 800159e:	200a      	movs	r0, #10
 80015a0:	f001 ffbc 	bl	800351c <HESP32_SetCommandCallbackFunction>
	HESP32_SetCommandCallbackFunction       (11, SCommands_SendCurrentWL);
 80015a4:	4931      	ldr	r1, [pc, #196]	@ (800166c <SCommands_Init+0x124>)
 80015a6:	200b      	movs	r0, #11
 80015a8:	f001 ffb8 	bl	800351c <HESP32_SetCommandCallbackFunction>
	HESP32_SetCommandCallbackFunction       (12, SCommands_SendCurrentDateTime);
 80015ac:	4930      	ldr	r1, [pc, #192]	@ (8001670 <SCommands_Init+0x128>)
 80015ae:	200c      	movs	r0, #12
 80015b0:	f001 ffb4 	bl	800351c <HESP32_SetCommandCallbackFunction>
	HESP32_SetCommandCallbackFunction       (13, SCommands_SendCurrentDetectorValues);
 80015b4:	492f      	ldr	r1, [pc, #188]	@ (8001674 <SCommands_Init+0x12c>)
 80015b6:	200d      	movs	r0, #13
 80015b8:	f001 ffb0 	bl	800351c <HESP32_SetCommandCallbackFunction>
	HESP32_SetCommandCallbackFunction       (14, SCommands_GetLampMotorPosition);
 80015bc:	492e      	ldr	r1, [pc, #184]	@ (8001678 <SCommands_Init+0x130>)
 80015be:	200e      	movs	r0, #14
 80015c0:	f001 ffac 	bl	800351c <HESP32_SetCommandCallbackFunction>
	HESP32_SetCommandCallbackFunction       (15, SCommands_SetLampMotorVisible);
 80015c4:	492d      	ldr	r1, [pc, #180]	@ (800167c <SCommands_Init+0x134>)
 80015c6:	200f      	movs	r0, #15
 80015c8:	f001 ffa8 	bl	800351c <HESP32_SetCommandCallbackFunction>
	HESP32_SetCommandCallbackFunction       (16, SCommands_SetLampMotorUV);
 80015cc:	492c      	ldr	r1, [pc, #176]	@ (8001680 <SCommands_Init+0x138>)
 80015ce:	2010      	movs	r0, #16
 80015d0:	f001 ffa4 	bl	800351c <HESP32_SetCommandCallbackFunction>

	HESP32_SetCommandCallbackArgFunction    (17, SCommands_UpdateDateTime);
 80015d4:	492b      	ldr	r1, [pc, #172]	@ (8001684 <SCommands_Init+0x13c>)
 80015d6:	2011      	movs	r0, #17
 80015d8:	f001 ffc0 	bl	800355c <HESP32_SetCommandCallbackArgFunction>
	HESP32_SetCommandCallbackArgFunction    (18, SCommands_SaveFilterMotorCalibSteps);
 80015dc:	492a      	ldr	r1, [pc, #168]	@ (8001688 <SCommands_Init+0x140>)
 80015de:	2012      	movs	r0, #18
 80015e0:	f001 ffbc 	bl	800355c <HESP32_SetCommandCallbackArgFunction>
	HESP32_SetCommandCallbackArgFunction    (19, SCommands_SaveFilterMotorCalibWL);
 80015e4:	4929      	ldr	r1, [pc, #164]	@ (800168c <SCommands_Init+0x144>)
 80015e6:	2013      	movs	r0, #19
 80015e8:	f001 ffb8 	bl	800355c <HESP32_SetCommandCallbackArgFunction>
	HESP32_SetCommandCallbackArgFunction    (20, SCommands_StartOperation);
 80015ec:	4928      	ldr	r1, [pc, #160]	@ (8001690 <SCommands_Init+0x148>)
 80015ee:	2014      	movs	r0, #20
 80015f0:	f001 ffb4 	bl	800355c <HESP32_SetCommandCallbackArgFunction>
	HESP32_SetCommandCallbackArgFunction    (21, SCommands_SetReferenceGain);
 80015f4:	4927      	ldr	r1, [pc, #156]	@ (8001694 <SCommands_Init+0x14c>)
 80015f6:	2015      	movs	r0, #21
 80015f8:	f001 ffb0 	bl	800355c <HESP32_SetCommandCallbackArgFunction>
	HESP32_SetCommandCallbackArgFunction    (22, SCommands_SetSampleGain);
 80015fc:	4926      	ldr	r1, [pc, #152]	@ (8001698 <SCommands_Init+0x150>)
 80015fe:	2016      	movs	r0, #22
 8001600:	f001 ffac 	bl	800355c <HESP32_SetCommandCallbackArgFunction>
	HESP32_SetCommandCallbackArgFunction    (23, SCommands_MoveFilterLeft);
 8001604:	4925      	ldr	r1, [pc, #148]	@ (800169c <SCommands_Init+0x154>)
 8001606:	2017      	movs	r0, #23
 8001608:	f001 ffa8 	bl	800355c <HESP32_SetCommandCallbackArgFunction>
	HESP32_SetCommandCallbackArgFunction    (24, SCommands_MoveFilterRight);
 800160c:	4924      	ldr	r1, [pc, #144]	@ (80016a0 <SCommands_Init+0x158>)
 800160e:	2018      	movs	r0, #24
 8001610:	f001 ffa4 	bl	800355c <HESP32_SetCommandCallbackArgFunction>
	HESP32_SetCommandCallbackArgFunction    (25, SCommands_SelectFilter);
 8001614:	4923      	ldr	r1, [pc, #140]	@ (80016a4 <SCommands_Init+0x15c>)
 8001616:	2019      	movs	r0, #25
 8001618:	f001 ffa0 	bl	800355c <HESP32_SetCommandCallbackArgFunction>
	HESP32_SetCommandCallbackArgFunction    (26, SCommands_SelectGratingWL);
 800161c:	4922      	ldr	r1, [pc, #136]	@ (80016a8 <SCommands_Init+0x160>)
 800161e:	201a      	movs	r0, #26
 8001620:	f001 ff9c 	bl	800355c <HESP32_SetCommandCallbackArgFunction>
	HESP32_SetCommandCallbackArgFunction    (27, SCommands_MoveGratingLeft);
 8001624:	4921      	ldr	r1, [pc, #132]	@ (80016ac <SCommands_Init+0x164>)
 8001626:	201b      	movs	r0, #27
 8001628:	f001 ff98 	bl	800355c <HESP32_SetCommandCallbackArgFunction>
	HESP32_SetCommandCallbackArgFunction    (28, SCommands_MoveGratingRight);
 800162c:	4920      	ldr	r1, [pc, #128]	@ (80016b0 <SCommands_Init+0x168>)
 800162e:	201c      	movs	r0, #28
 8001630:	f001 ff94 	bl	800355c <HESP32_SetCommandCallbackArgFunction>

	HESP32_InitInterface();
 8001634:	f001 ff28 	bl	8003488 <HESP32_InitInterface>

	return E_OK;
 8001638:	2300      	movs	r3, #0
}
 800163a:	4618      	mov	r0, r3
 800163c:	bd80      	pop	{r7, pc}
 800163e:	bf00      	nop
 8001640:	080016b5 	.word	0x080016b5
 8001644:	08001701 	.word	0x08001701
 8001648:	0800173d 	.word	0x0800173d
 800164c:	08001779 	.word	0x08001779
 8001650:	080017b9 	.word	0x080017b9
 8001654:	080017f5 	.word	0x080017f5
 8001658:	08001831 	.word	0x08001831
 800165c:	08001a79 	.word	0x08001a79
 8001660:	08001ae3 	.word	0x08001ae3
 8001664:	08001b29 	.word	0x08001b29
 8001668:	08001b6f 	.word	0x08001b6f
 800166c:	08001bb5 	.word	0x08001bb5
 8001670:	08001cb5 	.word	0x08001cb5
 8001674:	08001ce9 	.word	0x08001ce9
 8001678:	08001c09 	.word	0x08001c09
 800167c:	08001c4d 	.word	0x08001c4d
 8001680:	08001c81 	.word	0x08001c81
 8001684:	08001df5 	.word	0x08001df5
 8001688:	08001f45 	.word	0x08001f45
 800168c:	08001f95 	.word	0x08001f95
 8001690:	08002335 	.word	0x08002335
 8001694:	08002525 	.word	0x08002525
 8001698:	08002579 	.word	0x08002579
 800169c:	0800261d 	.word	0x0800261d
 80016a0:	080025cd 	.word	0x080025cd
 80016a4:	0800266d 	.word	0x0800266d
 80016a8:	080026b9 	.word	0x080026b9
 80016ac:	0800270d 	.word	0x0800270d
 80016b0:	0800275d 	.word	0x0800275d

080016b4 <SCommands_GetUVStatus>:

void SCommands_GetUVStatus(void)
{
 80016b4:	b580      	push	{r7, lr}
 80016b6:	b082      	sub	sp, #8
 80016b8:	af00      	add	r7, sp, #0
	SpectroStatus_SetNewStatus(BUSY);
 80016ba:	2001      	movs	r0, #1
 80016bc:	f001 fc10 	bl	8002ee0 <SpectroStatus_SetNewStatus>
	uint8 Loc_uint8LampStatus = MGPIO_LOW;
 80016c0:	2300      	movs	r3, #0
 80016c2:	71fb      	strb	r3, [r7, #7]
	MGPIO_GetPinValue(SPECTRO_UV_POWER_CONTROL_PORT_ID, SPECTRO_UV_POWER_CONTROL_PIN_ID, &Loc_uint8LampStatus);
 80016c4:	1dfb      	adds	r3, r7, #7
 80016c6:	461a      	mov	r2, r3
 80016c8:	2109      	movs	r1, #9
 80016ca:	2000      	movs	r0, #0
 80016cc:	f003 fec4 	bl	8005458 <MGPIO_GetPinValue>
	if(Loc_uint8LampStatus == MGPIO_LOW)
 80016d0:	79fb      	ldrb	r3, [r7, #7]
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d103      	bne.n	80016de <SCommands_GetUVStatus+0x2a>
	{
		HESP32_SendCommand("on");
 80016d6:	4808      	ldr	r0, [pc, #32]	@ (80016f8 <SCommands_GetUVStatus+0x44>)
 80016d8:	f001 ff04 	bl	80034e4 <HESP32_SendCommand>
 80016dc:	e005      	b.n	80016ea <SCommands_GetUVStatus+0x36>
	}
	else if(Loc_uint8LampStatus == MGPIO_HIGH)
 80016de:	79fb      	ldrb	r3, [r7, #7]
 80016e0:	2b01      	cmp	r3, #1
 80016e2:	d102      	bne.n	80016ea <SCommands_GetUVStatus+0x36>
	{
		HESP32_SendCommand("off");
 80016e4:	4805      	ldr	r0, [pc, #20]	@ (80016fc <SCommands_GetUVStatus+0x48>)
 80016e6:	f001 fefd 	bl	80034e4 <HESP32_SendCommand>
	//}
	//else
	//{
	//    HESP32_SendCommand("off");
	//}
	SpectroStatus_SetNewStatus(IDLE);
 80016ea:	2000      	movs	r0, #0
 80016ec:	f001 fbf8 	bl	8002ee0 <SpectroStatus_SetNewStatus>
}
 80016f0:	bf00      	nop
 80016f2:	3708      	adds	r7, #8
 80016f4:	46bd      	mov	sp, r7
 80016f6:	bd80      	pop	{r7, pc}
 80016f8:	0800c520 	.word	0x0800c520
 80016fc:	0800c524 	.word	0x0800c524

08001700 <SCommands_SetUVOn>:


void SCommands_SetUVOn(void)
{
 8001700:	b580      	push	{r7, lr}
 8001702:	b082      	sub	sp, #8
 8001704:	af00      	add	r7, sp, #0
	//	SpectroStatus_SetNewStatus(BUSY);
	//	MGPIO_SetPinValue(SPECTRO_UV_POWER_CONTROL_PORT_ID, SPECTRO_UV_POWER_CONTROL_PIN_ID, MGPIO_HIGH);
	//	HESP32_SendCommand("on");
	Std_ReturnType Loc_uint8UVStatus = HPWRSupply_SetSupplyMode(HPWRSUPPLY_UV_SUPPLY, HPWRSUPPLY_ON);
 8001706:	2101      	movs	r1, #1
 8001708:	2000      	movs	r0, #0
 800170a:	f002 fb3b 	bl	8003d84 <HPWRSupply_SetSupplyMode>
 800170e:	4603      	mov	r3, r0
 8001710:	71fb      	strb	r3, [r7, #7]
	if(Loc_uint8UVStatus == E_OK)
 8001712:	79fb      	ldrb	r3, [r7, #7]
 8001714:	2b00      	cmp	r3, #0
 8001716:	d103      	bne.n	8001720 <SCommands_SetUVOn+0x20>
	{
		HESP32_SendCommand("on");
 8001718:	4806      	ldr	r0, [pc, #24]	@ (8001734 <SCommands_SetUVOn+0x34>)
 800171a:	f001 fee3 	bl	80034e4 <HESP32_SendCommand>
 800171e:	e002      	b.n	8001726 <SCommands_SetUVOn+0x26>
	}
	else
	{
		HESP32_SendCommand("off");
 8001720:	4805      	ldr	r0, [pc, #20]	@ (8001738 <SCommands_SetUVOn+0x38>)
 8001722:	f001 fedf 	bl	80034e4 <HESP32_SendCommand>
	}
	SpectroStatus_SetNewStatus(IDLE);
 8001726:	2000      	movs	r0, #0
 8001728:	f001 fbda 	bl	8002ee0 <SpectroStatus_SetNewStatus>
}
 800172c:	bf00      	nop
 800172e:	3708      	adds	r7, #8
 8001730:	46bd      	mov	sp, r7
 8001732:	bd80      	pop	{r7, pc}
 8001734:	0800c520 	.word	0x0800c520
 8001738:	0800c524 	.word	0x0800c524

0800173c <SCommands_SetUVOff>:


void SCommands_SetUVOff(void)
{
 800173c:	b580      	push	{r7, lr}
 800173e:	b082      	sub	sp, #8
 8001740:	af00      	add	r7, sp, #0
	//	SpectroStatus_SetNewStatus(BUSY);
	//	MGPIO_SetPinValue(SPECTRO_UV_POWER_CONTROL_PORT_ID, SPECTRO_UV_POWER_CONTROL_PIN_ID, MGPIO_LOW);
	//	HESP32_SendCommand("off");
	Std_ReturnType Loc_uint8UVStatus = HPWRSupply_SetSupplyMode(HPWRSUPPLY_UV_SUPPLY, HPWRSUPPLY_OFF);
 8001742:	2100      	movs	r1, #0
 8001744:	2000      	movs	r0, #0
 8001746:	f002 fb1d 	bl	8003d84 <HPWRSupply_SetSupplyMode>
 800174a:	4603      	mov	r3, r0
 800174c:	71fb      	strb	r3, [r7, #7]
	if(Loc_uint8UVStatus == E_OK)
 800174e:	79fb      	ldrb	r3, [r7, #7]
 8001750:	2b00      	cmp	r3, #0
 8001752:	d103      	bne.n	800175c <SCommands_SetUVOff+0x20>
	{
		HESP32_SendCommand("off");
 8001754:	4806      	ldr	r0, [pc, #24]	@ (8001770 <SCommands_SetUVOff+0x34>)
 8001756:	f001 fec5 	bl	80034e4 <HESP32_SendCommand>
 800175a:	e002      	b.n	8001762 <SCommands_SetUVOff+0x26>
	}
	else
	{
		HESP32_SendCommand("on");
 800175c:	4805      	ldr	r0, [pc, #20]	@ (8001774 <SCommands_SetUVOff+0x38>)
 800175e:	f001 fec1 	bl	80034e4 <HESP32_SendCommand>
	}
	SpectroStatus_SetNewStatus(IDLE);
 8001762:	2000      	movs	r0, #0
 8001764:	f001 fbbc 	bl	8002ee0 <SpectroStatus_SetNewStatus>
}
 8001768:	bf00      	nop
 800176a:	3708      	adds	r7, #8
 800176c:	46bd      	mov	sp, r7
 800176e:	bd80      	pop	{r7, pc}
 8001770:	0800c524 	.word	0x0800c524
 8001774:	0800c520 	.word	0x0800c520

08001778 <SCommands_GetVisStatus>:


void SCommands_GetVisStatus(void)
{
 8001778:	b580      	push	{r7, lr}
 800177a:	b082      	sub	sp, #8
 800177c:	af00      	add	r7, sp, #0
	//	}
	//	else
	//	{
	//		/*Do nothing*/
	//	}
	HPWRSupply_Status_t Loc_uint32SupplyStatus = HPWRSUPPLY_STATUS_OFF;
 800177e:	2304      	movs	r3, #4
 8001780:	71fb      	strb	r3, [r7, #7]
	HPWRSupply_CheckSupplyStatus(HPWRSUPPLY_VIS_SUPPLY, &Loc_uint32SupplyStatus);
 8001782:	1dfb      	adds	r3, r7, #7
 8001784:	4619      	mov	r1, r3
 8001786:	2001      	movs	r0, #1
 8001788:	f002 fb94 	bl	8003eb4 <HPWRSupply_CheckSupplyStatus>
	if(Loc_uint32SupplyStatus == HPWRSUPPLY_STATUS_OK)
 800178c:	79fb      	ldrb	r3, [r7, #7]
 800178e:	2b02      	cmp	r3, #2
 8001790:	d103      	bne.n	800179a <SCommands_GetVisStatus+0x22>
	{
		HESP32_SendCommand("on");
 8001792:	4807      	ldr	r0, [pc, #28]	@ (80017b0 <SCommands_GetVisStatus+0x38>)
 8001794:	f001 fea6 	bl	80034e4 <HESP32_SendCommand>
 8001798:	e002      	b.n	80017a0 <SCommands_GetVisStatus+0x28>
	}
	else
	{
		HESP32_SendCommand("off");
 800179a:	4806      	ldr	r0, [pc, #24]	@ (80017b4 <SCommands_GetVisStatus+0x3c>)
 800179c:	f001 fea2 	bl	80034e4 <HESP32_SendCommand>
	}
	SpectroStatus_SetNewStatus(IDLE);
 80017a0:	2000      	movs	r0, #0
 80017a2:	f001 fb9d 	bl	8002ee0 <SpectroStatus_SetNewStatus>
}
 80017a6:	bf00      	nop
 80017a8:	3708      	adds	r7, #8
 80017aa:	46bd      	mov	sp, r7
 80017ac:	bd80      	pop	{r7, pc}
 80017ae:	bf00      	nop
 80017b0:	0800c520 	.word	0x0800c520
 80017b4:	0800c524 	.word	0x0800c524

080017b8 <SCommands_SetVisOn>:


void SCommands_SetVisOn(void)
{
 80017b8:	b580      	push	{r7, lr}
 80017ba:	b082      	sub	sp, #8
 80017bc:	af00      	add	r7, sp, #0
	//	SpectroStatus_SetNewStatus(BUSY);
	//	MGPIO_SetPinValue(SPECTRO_VIS_POWER_CONTROL_PORT_ID, SPECTRO_VIS_POWER_CONTROL_PIN_ID, MGPIO_HIGH);
	//	HESP32_SendCommand("on");
	Std_ReturnType Loc_uint8UVStatus = HPWRSupply_SetSupplyMode(HPWRSUPPLY_VIS_SUPPLY, HPWRSUPPLY_ON);
 80017be:	2101      	movs	r1, #1
 80017c0:	2001      	movs	r0, #1
 80017c2:	f002 fadf 	bl	8003d84 <HPWRSupply_SetSupplyMode>
 80017c6:	4603      	mov	r3, r0
 80017c8:	71fb      	strb	r3, [r7, #7]
	if(Loc_uint8UVStatus == E_OK)
 80017ca:	79fb      	ldrb	r3, [r7, #7]
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d103      	bne.n	80017d8 <SCommands_SetVisOn+0x20>
	{
		HESP32_SendCommand("on");
 80017d0:	4806      	ldr	r0, [pc, #24]	@ (80017ec <SCommands_SetVisOn+0x34>)
 80017d2:	f001 fe87 	bl	80034e4 <HESP32_SendCommand>
 80017d6:	e002      	b.n	80017de <SCommands_SetVisOn+0x26>
	}
	else
	{
		HESP32_SendCommand("off");
 80017d8:	4805      	ldr	r0, [pc, #20]	@ (80017f0 <SCommands_SetVisOn+0x38>)
 80017da:	f001 fe83 	bl	80034e4 <HESP32_SendCommand>
	}
	SpectroStatus_SetNewStatus(IDLE);
 80017de:	2000      	movs	r0, #0
 80017e0:	f001 fb7e 	bl	8002ee0 <SpectroStatus_SetNewStatus>
}
 80017e4:	bf00      	nop
 80017e6:	3708      	adds	r7, #8
 80017e8:	46bd      	mov	sp, r7
 80017ea:	bd80      	pop	{r7, pc}
 80017ec:	0800c520 	.word	0x0800c520
 80017f0:	0800c524 	.word	0x0800c524

080017f4 <SCommands_SetVisOff>:


void SCommands_SetVisOff(void)
{
 80017f4:	b580      	push	{r7, lr}
 80017f6:	b082      	sub	sp, #8
 80017f8:	af00      	add	r7, sp, #0
	//	SpectroStatus_SetNewStatus(BUSY);
	//	MGPIO_SetPinValue(SPECTRO_VIS_POWER_CONTROL_PORT_ID, SPECTRO_VIS_POWER_CONTROL_PIN_ID, MGPIO_LOW);
	//	HESP32_SendCommand("off");
	Std_ReturnType Loc_uint8UVStatus = HPWRSupply_SetSupplyMode(HPWRSUPPLY_VIS_SUPPLY, HPWRSUPPLY_OFF);
 80017fa:	2100      	movs	r1, #0
 80017fc:	2001      	movs	r0, #1
 80017fe:	f002 fac1 	bl	8003d84 <HPWRSupply_SetSupplyMode>
 8001802:	4603      	mov	r3, r0
 8001804:	71fb      	strb	r3, [r7, #7]
	if(Loc_uint8UVStatus == E_OK)
 8001806:	79fb      	ldrb	r3, [r7, #7]
 8001808:	2b00      	cmp	r3, #0
 800180a:	d103      	bne.n	8001814 <SCommands_SetVisOff+0x20>
	{
		HESP32_SendCommand("off");
 800180c:	4806      	ldr	r0, [pc, #24]	@ (8001828 <SCommands_SetVisOff+0x34>)
 800180e:	f001 fe69 	bl	80034e4 <HESP32_SendCommand>
 8001812:	e002      	b.n	800181a <SCommands_SetVisOff+0x26>
	}
	else
	{
		HESP32_SendCommand("on");
 8001814:	4805      	ldr	r0, [pc, #20]	@ (800182c <SCommands_SetVisOff+0x38>)
 8001816:	f001 fe65 	bl	80034e4 <HESP32_SendCommand>
	}
	SpectroStatus_SetNewStatus(IDLE);
 800181a:	2000      	movs	r0, #0
 800181c:	f001 fb60 	bl	8002ee0 <SpectroStatus_SetNewStatus>
}
 8001820:	bf00      	nop
 8001822:	3708      	adds	r7, #8
 8001824:	46bd      	mov	sp, r7
 8001826:	bd80      	pop	{r7, pc}
 8001828:	0800c524 	.word	0x0800c524
 800182c:	0800c520 	.word	0x0800c520

08001830 <SCommands_GetSupplyVoltages>:

void SCommands_GetSupplyVoltages(void)
{
 8001830:	b580      	push	{r7, lr}
 8001832:	b0ae      	sub	sp, #184	@ 0xb8
 8001834:	af00      	add	r7, sp, #0
	SpectroStatus_SetNewStatus(BUSY);
 8001836:	2001      	movs	r0, #1
 8001838:	f001 fb52 	bl	8002ee0 <SpectroStatus_SetNewStatus>
	uint16 Loc_uint16VoltageConversion = 0;
 800183c:	2300      	movs	r3, #0
 800183e:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
	float32 Loc_float32VoltageValue = 0.0;
 8001842:	f04f 0300 	mov.w	r3, #0
 8001846:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
	uint8 glbl_uint8VoltageBuffer[5][32] = {{0}};
 800184a:	f107 0308 	add.w	r3, r7, #8
 800184e:	22a0      	movs	r2, #160	@ 0xa0
 8001850:	2100      	movs	r1, #0
 8001852:	4618      	mov	r0, r3
 8001854:	f006 fbb5 	bl	8007fc2 <memset>
	uint16 Loc_uint16EnteredVoltageConversion = 0;
 8001858:	2300      	movs	r3, #0
 800185a:	80fb      	strh	r3, [r7, #6]
	uint16 Loc_uint16_33VoltageConversion = 0;
 800185c:	2300      	movs	r3, #0
 800185e:	80bb      	strh	r3, [r7, #4]
	float32 Loc_float32EnteredVoltageValue = 0.0;
 8001860:	f04f 0300 	mov.w	r3, #0
 8001864:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
	float32 Loc_float32_33VoltageValue = 0.0;
 8001868:	f04f 0300 	mov.w	r3, #0
 800186c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

	/*************************************************P12*****************************************************/
	SPWRVolt_GetVoltage(SPWRVOLT_DCDC_POS_12, &Loc_uint16VoltageConversion);
 8001870:	f107 03aa 	add.w	r3, r7, #170	@ 0xaa
 8001874:	4619      	mov	r1, r3
 8001876:	2004      	movs	r0, #4
 8001878:	f002 fc04 	bl	8004084 <SPWRVolt_GetVoltage>

	Loc_float32VoltageValue = (float32)((float32)((float32)Loc_uint16VoltageConversion / 4096) * 3.3f) * 4;
 800187c:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 8001880:	4618      	mov	r0, r3
 8001882:	f7ff fa19 	bl	8000cb8 <__aeabi_ui2f>
 8001886:	4603      	mov	r3, r0
 8001888:	f04f 418b 	mov.w	r1, #1166016512	@ 0x45800000
 800188c:	4618      	mov	r0, r3
 800188e:	f7ff fb1f 	bl	8000ed0 <__aeabi_fdiv>
 8001892:	4603      	mov	r3, r0
 8001894:	4976      	ldr	r1, [pc, #472]	@ (8001a70 <SCommands_GetSupplyVoltages+0x240>)
 8001896:	4618      	mov	r0, r3
 8001898:	f7ff fa66 	bl	8000d68 <__aeabi_fmul>
 800189c:	4603      	mov	r3, r0
 800189e:	f04f 4181 	mov.w	r1, #1082130432	@ 0x40800000
 80018a2:	4618      	mov	r0, r3
 80018a4:	f7ff fa60 	bl	8000d68 <__aeabi_fmul>
 80018a8:	4603      	mov	r3, r0
 80018aa:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

	float_to_string_manual((glbl_uint8VoltageBuffer[0] + 1),Loc_float32VoltageValue, 3);
 80018ae:	f107 0308 	add.w	r3, r7, #8
 80018b2:	3301      	adds	r3, #1
 80018b4:	2203      	movs	r2, #3
 80018b6:	f8d7 10b4 	ldr.w	r1, [r7, #180]	@ 0xb4
 80018ba:	4618      	mov	r0, r3
 80018bc:	f001 fc6e 	bl	800319c <float_to_string_manual>
	glbl_uint8VoltageBuffer[0][0] = '+';
 80018c0:	232b      	movs	r3, #43	@ 0x2b
 80018c2:	723b      	strb	r3, [r7, #8]

	/************************************************N12*****************************************************/
	SPWRVolt_GetVoltage(SPWRVOLT_DCDC_NEG_12, &Loc_uint16EnteredVoltageConversion);
 80018c4:	1dbb      	adds	r3, r7, #6
 80018c6:	4619      	mov	r1, r3
 80018c8:	2001      	movs	r0, #1
 80018ca:	f002 fbdb 	bl	8004084 <SPWRVolt_GetVoltage>
	SPWRVolt_GetVoltage(SPWRVOLT_SUPPLY_33, &Loc_uint16_33VoltageConversion);
 80018ce:	1d3b      	adds	r3, r7, #4
 80018d0:	4619      	mov	r1, r3
 80018d2:	2000      	movs	r0, #0
 80018d4:	f002 fbd6 	bl	8004084 <SPWRVolt_GetVoltage>

	Loc_float32EnteredVoltageValue = (float32)((float32)((float32)Loc_uint16EnteredVoltageConversion / 4096) * 3.3f) ;
 80018d8:	88fb      	ldrh	r3, [r7, #6]
 80018da:	4618      	mov	r0, r3
 80018dc:	f7ff f9ec 	bl	8000cb8 <__aeabi_ui2f>
 80018e0:	4603      	mov	r3, r0
 80018e2:	f04f 418b 	mov.w	r1, #1166016512	@ 0x45800000
 80018e6:	4618      	mov	r0, r3
 80018e8:	f7ff faf2 	bl	8000ed0 <__aeabi_fdiv>
 80018ec:	4603      	mov	r3, r0
 80018ee:	4960      	ldr	r1, [pc, #384]	@ (8001a70 <SCommands_GetSupplyVoltages+0x240>)
 80018f0:	4618      	mov	r0, r3
 80018f2:	f7ff fa39 	bl	8000d68 <__aeabi_fmul>
 80018f6:	4603      	mov	r3, r0
 80018f8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
	Loc_float32_33VoltageValue = (float32)((float32)((float32)Loc_uint16_33VoltageConversion / 4096) * 3.3f) * 2 ;
 80018fc:	88bb      	ldrh	r3, [r7, #4]
 80018fe:	4618      	mov	r0, r3
 8001900:	f7ff f9da 	bl	8000cb8 <__aeabi_ui2f>
 8001904:	4603      	mov	r3, r0
 8001906:	f04f 418b 	mov.w	r1, #1166016512	@ 0x45800000
 800190a:	4618      	mov	r0, r3
 800190c:	f7ff fae0 	bl	8000ed0 <__aeabi_fdiv>
 8001910:	4603      	mov	r3, r0
 8001912:	4957      	ldr	r1, [pc, #348]	@ (8001a70 <SCommands_GetSupplyVoltages+0x240>)
 8001914:	4618      	mov	r0, r3
 8001916:	f7ff fa27 	bl	8000d68 <__aeabi_fmul>
 800191a:	4603      	mov	r3, r0
 800191c:	4619      	mov	r1, r3
 800191e:	4618      	mov	r0, r3
 8001920:	f7ff f91a 	bl	8000b58 <__addsf3>
 8001924:	4603      	mov	r3, r0
 8001926:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

	Loc_float32VoltageValue = ((Loc_float32_33VoltageValue - Loc_float32EnteredVoltageValue) * 11) - 3.3f;
 800192a:	f8d7 10b0 	ldr.w	r1, [r7, #176]	@ 0xb0
 800192e:	f8d7 00ac 	ldr.w	r0, [r7, #172]	@ 0xac
 8001932:	f7ff f90f 	bl	8000b54 <__aeabi_fsub>
 8001936:	4603      	mov	r3, r0
 8001938:	494e      	ldr	r1, [pc, #312]	@ (8001a74 <SCommands_GetSupplyVoltages+0x244>)
 800193a:	4618      	mov	r0, r3
 800193c:	f7ff fa14 	bl	8000d68 <__aeabi_fmul>
 8001940:	4603      	mov	r3, r0
 8001942:	494b      	ldr	r1, [pc, #300]	@ (8001a70 <SCommands_GetSupplyVoltages+0x240>)
 8001944:	4618      	mov	r0, r3
 8001946:	f7ff f905 	bl	8000b54 <__aeabi_fsub>
 800194a:	4603      	mov	r3, r0
 800194c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

	//snprintf((glbl_uint8VoltageBuffer + 1), (sizeof(glbl_uint8VoltageBuffer) - 1), "%.*f", 3,Loc_float32FinalVoltageValue);
	float_to_string_manual((glbl_uint8VoltageBuffer[1] + 1),Loc_float32VoltageValue, 3);
 8001950:	f107 0308 	add.w	r3, r7, #8
 8001954:	3320      	adds	r3, #32
 8001956:	3301      	adds	r3, #1
 8001958:	2203      	movs	r2, #3
 800195a:	f8d7 10b4 	ldr.w	r1, [r7, #180]	@ 0xb4
 800195e:	4618      	mov	r0, r3
 8001960:	f001 fc1c 	bl	800319c <float_to_string_manual>
	glbl_uint8VoltageBuffer[1][0] = '-';
 8001964:	232d      	movs	r3, #45	@ 0x2d
 8001966:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28

	/************************************************P5*****************************************************/
	SPWRVolt_GetVoltage(SPWRVOLT_SUPPLY_5, &Loc_uint16VoltageConversion);
 800196a:	f107 03aa 	add.w	r3, r7, #170	@ 0xaa
 800196e:	4619      	mov	r1, r3
 8001970:	2003      	movs	r0, #3
 8001972:	f002 fb87 	bl	8004084 <SPWRVolt_GetVoltage>

	Loc_float32VoltageValue = ((float32)((float32)((float32)Loc_uint16VoltageConversion / 4096) * 3.3f)) * 2;
 8001976:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 800197a:	4618      	mov	r0, r3
 800197c:	f7ff f99c 	bl	8000cb8 <__aeabi_ui2f>
 8001980:	4603      	mov	r3, r0
 8001982:	f04f 418b 	mov.w	r1, #1166016512	@ 0x45800000
 8001986:	4618      	mov	r0, r3
 8001988:	f7ff faa2 	bl	8000ed0 <__aeabi_fdiv>
 800198c:	4603      	mov	r3, r0
 800198e:	4938      	ldr	r1, [pc, #224]	@ (8001a70 <SCommands_GetSupplyVoltages+0x240>)
 8001990:	4618      	mov	r0, r3
 8001992:	f7ff f9e9 	bl	8000d68 <__aeabi_fmul>
 8001996:	4603      	mov	r3, r0
 8001998:	4619      	mov	r1, r3
 800199a:	4618      	mov	r0, r3
 800199c:	f7ff f8dc 	bl	8000b58 <__addsf3>
 80019a0:	4603      	mov	r3, r0
 80019a2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

	//snprintf(glbl_uint8VoltageBuffer, sizeof(glbl_uint8VoltageBuffer), "%.*f", 3,Loc_float32VoltageValue);
	float_to_string_manual((glbl_uint8VoltageBuffer[2]),Loc_float32VoltageValue, 3);
 80019a6:	f107 0308 	add.w	r3, r7, #8
 80019aa:	3340      	adds	r3, #64	@ 0x40
 80019ac:	2203      	movs	r2, #3
 80019ae:	f8d7 10b4 	ldr.w	r1, [r7, #180]	@ 0xb4
 80019b2:	4618      	mov	r0, r3
 80019b4:	f001 fbf2 	bl	800319c <float_to_string_manual>

	/***********************************************P3.3****************************************************/
	SPWRVolt_GetVoltage(SPWRVOLT_SUPPLY_33, &Loc_uint16VoltageConversion);
 80019b8:	f107 03aa 	add.w	r3, r7, #170	@ 0xaa
 80019bc:	4619      	mov	r1, r3
 80019be:	2000      	movs	r0, #0
 80019c0:	f002 fb60 	bl	8004084 <SPWRVolt_GetVoltage>

	Loc_float32VoltageValue = (float32)((float32)((float32)Loc_uint16VoltageConversion / 4096) * 3.3f) * 2;
 80019c4:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 80019c8:	4618      	mov	r0, r3
 80019ca:	f7ff f975 	bl	8000cb8 <__aeabi_ui2f>
 80019ce:	4603      	mov	r3, r0
 80019d0:	f04f 418b 	mov.w	r1, #1166016512	@ 0x45800000
 80019d4:	4618      	mov	r0, r3
 80019d6:	f7ff fa7b 	bl	8000ed0 <__aeabi_fdiv>
 80019da:	4603      	mov	r3, r0
 80019dc:	4924      	ldr	r1, [pc, #144]	@ (8001a70 <SCommands_GetSupplyVoltages+0x240>)
 80019de:	4618      	mov	r0, r3
 80019e0:	f7ff f9c2 	bl	8000d68 <__aeabi_fmul>
 80019e4:	4603      	mov	r3, r0
 80019e6:	4619      	mov	r1, r3
 80019e8:	4618      	mov	r0, r3
 80019ea:	f7ff f8b5 	bl	8000b58 <__addsf3>
 80019ee:	4603      	mov	r3, r0
 80019f0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

	//snprintf(glbl_uint8VoltageBuffer, sizeof(glbl_uint8VoltageBuffer), "%.*f", 3,Loc_float32VoltageValue);
	float_to_string_manual((glbl_uint8VoltageBuffer[3]),Loc_float32VoltageValue, 3);
 80019f4:	f107 0308 	add.w	r3, r7, #8
 80019f8:	3360      	adds	r3, #96	@ 0x60
 80019fa:	2203      	movs	r2, #3
 80019fc:	f8d7 10b4 	ldr.w	r1, [r7, #180]	@ 0xb4
 8001a00:	4618      	mov	r0, r3
 8001a02:	f001 fbcb 	bl	800319c <float_to_string_manual>

	/***********************************************Supply 12***********************************************/
	SPWRVolt_GetVoltage(SPWRVOLT_SUPPLY_12, &Loc_uint16VoltageConversion);
 8001a06:	f107 03aa 	add.w	r3, r7, #170	@ 0xaa
 8001a0a:	4619      	mov	r1, r3
 8001a0c:	2002      	movs	r0, #2
 8001a0e:	f002 fb39 	bl	8004084 <SPWRVolt_GetVoltage>

	Loc_float32VoltageValue = (float32)((float32)((float32)Loc_uint16VoltageConversion / 4096) * 3.3f) * 4;
 8001a12:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 8001a16:	4618      	mov	r0, r3
 8001a18:	f7ff f94e 	bl	8000cb8 <__aeabi_ui2f>
 8001a1c:	4603      	mov	r3, r0
 8001a1e:	f04f 418b 	mov.w	r1, #1166016512	@ 0x45800000
 8001a22:	4618      	mov	r0, r3
 8001a24:	f7ff fa54 	bl	8000ed0 <__aeabi_fdiv>
 8001a28:	4603      	mov	r3, r0
 8001a2a:	4911      	ldr	r1, [pc, #68]	@ (8001a70 <SCommands_GetSupplyVoltages+0x240>)
 8001a2c:	4618      	mov	r0, r3
 8001a2e:	f7ff f99b 	bl	8000d68 <__aeabi_fmul>
 8001a32:	4603      	mov	r3, r0
 8001a34:	f04f 4181 	mov.w	r1, #1082130432	@ 0x40800000
 8001a38:	4618      	mov	r0, r3
 8001a3a:	f7ff f995 	bl	8000d68 <__aeabi_fmul>
 8001a3e:	4603      	mov	r3, r0
 8001a40:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

	//snprintf(glbl_uint8VoltageBuffer, sizeof(glbl_uint8VoltageBuffer), "%.*f", 3,Loc_float32VoltageValue);
	float_to_string_manual((glbl_uint8VoltageBuffer[4]),Loc_float32VoltageValue, 3);
 8001a44:	f107 0308 	add.w	r3, r7, #8
 8001a48:	3380      	adds	r3, #128	@ 0x80
 8001a4a:	2203      	movs	r2, #3
 8001a4c:	f8d7 10b4 	ldr.w	r1, [r7, #180]	@ 0xb4
 8001a50:	4618      	mov	r0, r3
 8001a52:	f001 fba3 	bl	800319c <float_to_string_manual>

	/*******************************************Send Voltages***********************************************/
	HESP32_SendVoltages(glbl_uint8VoltageBuffer);
 8001a56:	f107 0308 	add.w	r3, r7, #8
 8001a5a:	4618      	mov	r0, r3
 8001a5c:	f001 fe7a 	bl	8003754 <HESP32_SendVoltages>
	SpectroStatus_SetNewStatus(IDLE);
 8001a60:	2000      	movs	r0, #0
 8001a62:	f001 fa3d 	bl	8002ee0 <SpectroStatus_SetNewStatus>
}
 8001a66:	bf00      	nop
 8001a68:	37b8      	adds	r7, #184	@ 0xb8
 8001a6a:	46bd      	mov	sp, r7
 8001a6c:	bd80      	pop	{r7, pc}
 8001a6e:	bf00      	nop
 8001a70:	40533333 	.word	0x40533333
 8001a74:	41300000 	.word	0x41300000

08001a78 <SCommands_SendCurrentMotorsSteps>:


void SCommands_SendCurrentMotorsSteps   (void)
{
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	b086      	sub	sp, #24
 8001a7c:	af00      	add	r7, sp, #0
	SpectroStatus_SetNewStatus(BUSY);
 8001a7e:	2001      	movs	r0, #1
 8001a80:	f001 fa2e 	bl	8002ee0 <SpectroStatus_SetNewStatus>
	uint32 Loc_uint32MotorsCurrentSteps[3] = {0};
 8001a84:	f107 0308 	add.w	r3, r7, #8
 8001a88:	2200      	movs	r2, #0
 8001a8a:	601a      	str	r2, [r3, #0]
 8001a8c:	605a      	str	r2, [r3, #4]
 8001a8e:	609a      	str	r2, [r3, #8]
	uint32 Loc_uint32CurrentWL = 0;
 8001a90:	2300      	movs	r3, #0
 8001a92:	607b      	str	r3, [r7, #4]
	uint8 Loc_uint8Index = 0;
 8001a94:	2300      	movs	r3, #0
 8001a96:	75fb      	strb	r3, [r7, #23]

	for(Loc_uint8Index = HMOTOR_LAMP_SELECT; Loc_uint8Index < (HMOTOR_WL_SELECT + 1); Loc_uint8Index++)
 8001a98:	2300      	movs	r3, #0
 8001a9a:	75fb      	strb	r3, [r7, #23]
 8001a9c:	e00c      	b.n	8001ab8 <SCommands_SendCurrentMotorsSteps+0x40>
	{
		HMOTOR_GetCurrentMotorSteps(Loc_uint8Index, &Loc_uint32MotorsCurrentSteps[Loc_uint8Index]);
 8001a9e:	7dfb      	ldrb	r3, [r7, #23]
 8001aa0:	f107 0208 	add.w	r2, r7, #8
 8001aa4:	009b      	lsls	r3, r3, #2
 8001aa6:	441a      	add	r2, r3
 8001aa8:	7dfb      	ldrb	r3, [r7, #23]
 8001aaa:	4611      	mov	r1, r2
 8001aac:	4618      	mov	r0, r3
 8001aae:	f002 ff39 	bl	8004924 <HMOTOR_GetCurrentMotorSteps>
	for(Loc_uint8Index = HMOTOR_LAMP_SELECT; Loc_uint8Index < (HMOTOR_WL_SELECT + 1); Loc_uint8Index++)
 8001ab2:	7dfb      	ldrb	r3, [r7, #23]
 8001ab4:	3301      	adds	r3, #1
 8001ab6:	75fb      	strb	r3, [r7, #23]
 8001ab8:	7dfb      	ldrb	r3, [r7, #23]
 8001aba:	2b02      	cmp	r3, #2
 8001abc:	d9ef      	bls.n	8001a9e <SCommands_SendCurrentMotorsSteps+0x26>
	}
	HMOTOR_GetCurrentWL(&Loc_uint32CurrentWL);
 8001abe:	1d3b      	adds	r3, r7, #4
 8001ac0:	4618      	mov	r0, r3
 8001ac2:	f002 ff4d 	bl	8004960 <HMOTOR_GetCurrentWL>
	HESP32_SendMotorStatus(Loc_uint32MotorsCurrentSteps, &Loc_uint32CurrentWL, 3);
 8001ac6:	1d39      	adds	r1, r7, #4
 8001ac8:	f107 0308 	add.w	r3, r7, #8
 8001acc:	2203      	movs	r2, #3
 8001ace:	4618      	mov	r0, r3
 8001ad0:	f001 fd66 	bl	80035a0 <HESP32_SendMotorStatus>
	SpectroStatus_SetNewStatus(IDLE);
 8001ad4:	2000      	movs	r0, #0
 8001ad6:	f001 fa03 	bl	8002ee0 <SpectroStatus_SetNewStatus>
}
 8001ada:	bf00      	nop
 8001adc:	3718      	adds	r7, #24
 8001ade:	46bd      	mov	sp, r7
 8001ae0:	bd80      	pop	{r7, pc}

08001ae2 <SCommands_HomeLampMotor>:


void SCommands_HomeLampMotor    (void)
{
 8001ae2:	b580      	push	{r7, lr}
 8001ae4:	b082      	sub	sp, #8
 8001ae6:	af00      	add	r7, sp, #0
	SpectroStatus_SetNewStatus(BUSY);
 8001ae8:	2001      	movs	r0, #1
 8001aea:	f001 f9f9 	bl	8002ee0 <SpectroStatus_SetNewStatus>
	uint32 Loc_uint32LampCurrentSteps = 0;
 8001aee:	2300      	movs	r3, #0
 8001af0:	607b      	str	r3, [r7, #4]
	uint32 Loc_uint32CurrentWL = 0;
 8001af2:	2300      	movs	r3, #0
 8001af4:	603b      	str	r3, [r7, #0]
	HMOTOR_GoHome(HMOTOR_LAMP_SELECT);
 8001af6:	2000      	movs	r0, #0
 8001af8:	f002 fe62 	bl	80047c0 <HMOTOR_GoHome>
	HMOTOR_GetCurrentMotorSteps(HMOTOR_LAMP_SELECT, &Loc_uint32LampCurrentSteps);
 8001afc:	1d3b      	adds	r3, r7, #4
 8001afe:	4619      	mov	r1, r3
 8001b00:	2000      	movs	r0, #0
 8001b02:	f002 ff0f 	bl	8004924 <HMOTOR_GetCurrentMotorSteps>
	HMOTOR_GetCurrentWL(&Loc_uint32CurrentWL);
 8001b06:	463b      	mov	r3, r7
 8001b08:	4618      	mov	r0, r3
 8001b0a:	f002 ff29 	bl	8004960 <HMOTOR_GetCurrentWL>
	HESP32_SendMotorStatus(&Loc_uint32LampCurrentSteps, &Loc_uint32CurrentWL, 1);
 8001b0e:	4639      	mov	r1, r7
 8001b10:	1d3b      	adds	r3, r7, #4
 8001b12:	2201      	movs	r2, #1
 8001b14:	4618      	mov	r0, r3
 8001b16:	f001 fd43 	bl	80035a0 <HESP32_SendMotorStatus>
	SpectroStatus_SetNewStatus(IDLE);
 8001b1a:	2000      	movs	r0, #0
 8001b1c:	f001 f9e0 	bl	8002ee0 <SpectroStatus_SetNewStatus>
}
 8001b20:	bf00      	nop
 8001b22:	3708      	adds	r7, #8
 8001b24:	46bd      	mov	sp, r7
 8001b26:	bd80      	pop	{r7, pc}

08001b28 <SCommands_HomeWLSelectMotor>:


void SCommands_HomeWLSelectMotor (void)
{
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	b082      	sub	sp, #8
 8001b2c:	af00      	add	r7, sp, #0
	SpectroStatus_SetNewStatus(BUSY);
 8001b2e:	2001      	movs	r0, #1
 8001b30:	f001 f9d6 	bl	8002ee0 <SpectroStatus_SetNewStatus>
	uint32 Loc_uint32WLCurrentSteps = 0;
 8001b34:	2300      	movs	r3, #0
 8001b36:	607b      	str	r3, [r7, #4]
	uint32 Loc_uint32CurrentWL = 0;
 8001b38:	2300      	movs	r3, #0
 8001b3a:	603b      	str	r3, [r7, #0]
	HMOTOR_GoHome(HMOTOR_WL_SELECT);
 8001b3c:	2002      	movs	r0, #2
 8001b3e:	f002 fe3f 	bl	80047c0 <HMOTOR_GoHome>
	HMOTOR_GetCurrentMotorSteps(HMOTOR_WL_SELECT, &Loc_uint32WLCurrentSteps);
 8001b42:	1d3b      	adds	r3, r7, #4
 8001b44:	4619      	mov	r1, r3
 8001b46:	2002      	movs	r0, #2
 8001b48:	f002 feec 	bl	8004924 <HMOTOR_GetCurrentMotorSteps>
	HMOTOR_GetCurrentWL(&Loc_uint32CurrentWL);
 8001b4c:	463b      	mov	r3, r7
 8001b4e:	4618      	mov	r0, r3
 8001b50:	f002 ff06 	bl	8004960 <HMOTOR_GetCurrentWL>
	HESP32_SendMotorStatus(&Loc_uint32WLCurrentSteps, &Loc_uint32CurrentWL, 1);
 8001b54:	4639      	mov	r1, r7
 8001b56:	1d3b      	adds	r3, r7, #4
 8001b58:	2201      	movs	r2, #1
 8001b5a:	4618      	mov	r0, r3
 8001b5c:	f001 fd20 	bl	80035a0 <HESP32_SendMotorStatus>
	SpectroStatus_SetNewStatus(IDLE);
 8001b60:	2000      	movs	r0, #0
 8001b62:	f001 f9bd 	bl	8002ee0 <SpectroStatus_SetNewStatus>
}
 8001b66:	bf00      	nop
 8001b68:	3708      	adds	r7, #8
 8001b6a:	46bd      	mov	sp, r7
 8001b6c:	bd80      	pop	{r7, pc}

08001b6e <SCommands_HomeFilterSelectMotor>:


void SCommands_HomeFilterSelectMotor  (void)
{
 8001b6e:	b580      	push	{r7, lr}
 8001b70:	b082      	sub	sp, #8
 8001b72:	af00      	add	r7, sp, #0
	SpectroStatus_SetNewStatus(BUSY);
 8001b74:	2001      	movs	r0, #1
 8001b76:	f001 f9b3 	bl	8002ee0 <SpectroStatus_SetNewStatus>
	uint32 Loc_uint32FilterCurrentSteps = 0;
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	607b      	str	r3, [r7, #4]
	uint32 Loc_uint32CurrentWL = 0;
 8001b7e:	2300      	movs	r3, #0
 8001b80:	603b      	str	r3, [r7, #0]
	HMOTOR_GoHome(HMOTOR_FILTER_SELECT);
 8001b82:	2001      	movs	r0, #1
 8001b84:	f002 fe1c 	bl	80047c0 <HMOTOR_GoHome>
	HMOTOR_GetCurrentMotorSteps(HMOTOR_FILTER_SELECT, &Loc_uint32FilterCurrentSteps);
 8001b88:	1d3b      	adds	r3, r7, #4
 8001b8a:	4619      	mov	r1, r3
 8001b8c:	2001      	movs	r0, #1
 8001b8e:	f002 fec9 	bl	8004924 <HMOTOR_GetCurrentMotorSteps>
	HMOTOR_GetCurrentWL(&Loc_uint32CurrentWL);
 8001b92:	463b      	mov	r3, r7
 8001b94:	4618      	mov	r0, r3
 8001b96:	f002 fee3 	bl	8004960 <HMOTOR_GetCurrentWL>
	HESP32_SendMotorStatus(&Loc_uint32FilterCurrentSteps, &Loc_uint32CurrentWL, 1);
 8001b9a:	4639      	mov	r1, r7
 8001b9c:	1d3b      	adds	r3, r7, #4
 8001b9e:	2201      	movs	r2, #1
 8001ba0:	4618      	mov	r0, r3
 8001ba2:	f001 fcfd 	bl	80035a0 <HESP32_SendMotorStatus>
	SpectroStatus_SetNewStatus(IDLE);
 8001ba6:	2000      	movs	r0, #0
 8001ba8:	f001 f99a 	bl	8002ee0 <SpectroStatus_SetNewStatus>
}
 8001bac:	bf00      	nop
 8001bae:	3708      	adds	r7, #8
 8001bb0:	46bd      	mov	sp, r7
 8001bb2:	bd80      	pop	{r7, pc}

08001bb4 <SCommands_SendCurrentWL>:


void SCommands_SendCurrentWL    (void)
{
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	b086      	sub	sp, #24
 8001bb8:	af00      	add	r7, sp, #0
	SpectroStatus_SetNewStatus(BUSY);
 8001bba:	2001      	movs	r0, #1
 8001bbc:	f001 f990 	bl	8002ee0 <SpectroStatus_SetNewStatus>
	uint8 P_uint8WL[20] = {0};
 8001bc0:	2300      	movs	r3, #0
 8001bc2:	607b      	str	r3, [r7, #4]
 8001bc4:	f107 0308 	add.w	r3, r7, #8
 8001bc8:	2200      	movs	r2, #0
 8001bca:	601a      	str	r2, [r3, #0]
 8001bcc:	605a      	str	r2, [r3, #4]
 8001bce:	609a      	str	r2, [r3, #8]
 8001bd0:	60da      	str	r2, [r3, #12]
	uint32 Loc_uint32CurrentWL = 0;
 8001bd2:	2300      	movs	r3, #0
 8001bd4:	603b      	str	r3, [r7, #0]
	HMOTOR_GetCurrentWL(&Loc_uint32CurrentWL);
 8001bd6:	463b      	mov	r3, r7
 8001bd8:	4618      	mov	r0, r3
 8001bda:	f002 fec1 	bl	8004960 <HMOTOR_GetCurrentWL>
	//snprintf(P_uint8WL, sizeof(P_uint8WL), "%d", Loc_uint32CurrentWL);
	float_to_string_manual(P_uint8WL, Loc_uint32CurrentWL, 0);
 8001bde:	683b      	ldr	r3, [r7, #0]
 8001be0:	4618      	mov	r0, r3
 8001be2:	f7ff f869 	bl	8000cb8 <__aeabi_ui2f>
 8001be6:	4601      	mov	r1, r0
 8001be8:	1d3b      	adds	r3, r7, #4
 8001bea:	2200      	movs	r2, #0
 8001bec:	4618      	mov	r0, r3
 8001bee:	f001 fad5 	bl	800319c <float_to_string_manual>
	HESP32_SendCommand(P_uint8WL);
 8001bf2:	1d3b      	adds	r3, r7, #4
 8001bf4:	4618      	mov	r0, r3
 8001bf6:	f001 fc75 	bl	80034e4 <HESP32_SendCommand>
	SpectroStatus_SetNewStatus(IDLE);
 8001bfa:	2000      	movs	r0, #0
 8001bfc:	f001 f970 	bl	8002ee0 <SpectroStatus_SetNewStatus>
}
 8001c00:	bf00      	nop
 8001c02:	3718      	adds	r7, #24
 8001c04:	46bd      	mov	sp, r7
 8001c06:	bd80      	pop	{r7, pc}

08001c08 <SCommands_GetLampMotorPosition>:

void SCommands_GetLampMotorPosition(void)
{
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	b082      	sub	sp, #8
 8001c0c:	af00      	add	r7, sp, #0
	SpectroStatus_SetNewStatus(BUSY);
 8001c0e:	2001      	movs	r0, #1
 8001c10:	f001 f966 	bl	8002ee0 <SpectroStatus_SetNewStatus>

	uint32 Loc_uint32LampSteps = 0;
 8001c14:	2300      	movs	r3, #0
 8001c16:	607b      	str	r3, [r7, #4]
	HMOTOR_GetCurrentMotorSteps(HMOTOR_LAMP_SELECT, &Loc_uint32LampSteps);
 8001c18:	1d3b      	adds	r3, r7, #4
 8001c1a:	4619      	mov	r1, r3
 8001c1c:	2000      	movs	r0, #0
 8001c1e:	f002 fe81 	bl	8004924 <HMOTOR_GetCurrentMotorSteps>

	if(Loc_uint32LampSteps == 0)
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d103      	bne.n	8001c30 <SCommands_GetLampMotorPosition+0x28>
	{
		HESP32_SendCommand("UV Lamp");
 8001c28:	4806      	ldr	r0, [pc, #24]	@ (8001c44 <SCommands_GetLampMotorPosition+0x3c>)
 8001c2a:	f001 fc5b 	bl	80034e4 <HESP32_SendCommand>
	}
	else
	{
		/*Do nothing*/
	}
}
 8001c2e:	e005      	b.n	8001c3c <SCommands_GetLampMotorPosition+0x34>
	else if(Loc_uint32LampSteps == 100)
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	2b64      	cmp	r3, #100	@ 0x64
 8001c34:	d102      	bne.n	8001c3c <SCommands_GetLampMotorPosition+0x34>
		HESP32_SendCommand("VI Lamp");
 8001c36:	4804      	ldr	r0, [pc, #16]	@ (8001c48 <SCommands_GetLampMotorPosition+0x40>)
 8001c38:	f001 fc54 	bl	80034e4 <HESP32_SendCommand>
}
 8001c3c:	bf00      	nop
 8001c3e:	3708      	adds	r7, #8
 8001c40:	46bd      	mov	sp, r7
 8001c42:	bd80      	pop	{r7, pc}
 8001c44:	0800c528 	.word	0x0800c528
 8001c48:	0800c530 	.word	0x0800c530

08001c4c <SCommands_SetLampMotorVisible>:

void SCommands_SetLampMotorVisible(void)
{
 8001c4c:	b580      	push	{r7, lr}
 8001c4e:	b082      	sub	sp, #8
 8001c50:	af00      	add	r7, sp, #0
	Std_ReturnType Loc_uint8FuncStatus = HMOTOR_MoveLampMotor(HMOTOR_LAMP_VIS);
 8001c52:	2001      	movs	r0, #1
 8001c54:	f002 fb58 	bl	8004308 <HMOTOR_MoveLampMotor>
 8001c58:	4603      	mov	r3, r0
 8001c5a:	71fb      	strb	r3, [r7, #7]
	if(Loc_uint8FuncStatus == E_OK)
 8001c5c:	79fb      	ldrb	r3, [r7, #7]
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d103      	bne.n	8001c6a <SCommands_SetLampMotorVisible+0x1e>
	{
		HESP32_SendCommand("moved");
 8001c62:	4805      	ldr	r0, [pc, #20]	@ (8001c78 <SCommands_SetLampMotorVisible+0x2c>)
 8001c64:	f001 fc3e 	bl	80034e4 <HESP32_SendCommand>
	}
	else
	{
		HESP32_SendCommand("failed to move");
	}
}
 8001c68:	e002      	b.n	8001c70 <SCommands_SetLampMotorVisible+0x24>
		HESP32_SendCommand("failed to move");
 8001c6a:	4804      	ldr	r0, [pc, #16]	@ (8001c7c <SCommands_SetLampMotorVisible+0x30>)
 8001c6c:	f001 fc3a 	bl	80034e4 <HESP32_SendCommand>
}
 8001c70:	bf00      	nop
 8001c72:	3708      	adds	r7, #8
 8001c74:	46bd      	mov	sp, r7
 8001c76:	bd80      	pop	{r7, pc}
 8001c78:	0800c538 	.word	0x0800c538
 8001c7c:	0800c540 	.word	0x0800c540

08001c80 <SCommands_SetLampMotorUV>:

void SCommands_SetLampMotorUV(void)
{
 8001c80:	b580      	push	{r7, lr}
 8001c82:	b082      	sub	sp, #8
 8001c84:	af00      	add	r7, sp, #0
	Std_ReturnType Loc_uint8FuncStatus = HMOTOR_MoveLampMotor(HMOTOR_LAMP_UV);
 8001c86:	2000      	movs	r0, #0
 8001c88:	f002 fb3e 	bl	8004308 <HMOTOR_MoveLampMotor>
 8001c8c:	4603      	mov	r3, r0
 8001c8e:	71fb      	strb	r3, [r7, #7]
	if(Loc_uint8FuncStatus == E_OK)
 8001c90:	79fb      	ldrb	r3, [r7, #7]
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d103      	bne.n	8001c9e <SCommands_SetLampMotorUV+0x1e>
	{
		HESP32_SendCommand("moved");
 8001c96:	4805      	ldr	r0, [pc, #20]	@ (8001cac <SCommands_SetLampMotorUV+0x2c>)
 8001c98:	f001 fc24 	bl	80034e4 <HESP32_SendCommand>
	}
	else
	{
		HESP32_SendCommand("failed to move");
	}
}
 8001c9c:	e002      	b.n	8001ca4 <SCommands_SetLampMotorUV+0x24>
		HESP32_SendCommand("failed to move");
 8001c9e:	4804      	ldr	r0, [pc, #16]	@ (8001cb0 <SCommands_SetLampMotorUV+0x30>)
 8001ca0:	f001 fc20 	bl	80034e4 <HESP32_SendCommand>
}
 8001ca4:	bf00      	nop
 8001ca6:	3708      	adds	r7, #8
 8001ca8:	46bd      	mov	sp, r7
 8001caa:	bd80      	pop	{r7, pc}
 8001cac:	0800c538 	.word	0x0800c538
 8001cb0:	0800c540 	.word	0x0800c540

08001cb4 <SCommands_SendCurrentDateTime>:

void SCommands_SendCurrentDateTime(void)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	b082      	sub	sp, #8
 8001cb8:	af00      	add	r7, sp, #0
	SpectroStatus_SetNewStatus(BUSY);
 8001cba:	2001      	movs	r0, #1
 8001cbc:	f001 f910 	bl	8002ee0 <SpectroStatus_SetNewStatus>
	Sdate_t current_date;
	Stime_t current_time;

	MRTC_GetDateAndTime(&current_date, &current_time);
 8001cc0:	463a      	mov	r2, r7
 8001cc2:	1d3b      	adds	r3, r7, #4
 8001cc4:	4611      	mov	r1, r2
 8001cc6:	4618      	mov	r0, r3
 8001cc8:	f004 fbc6 	bl	8006458 <MRTC_GetDateAndTime>

	HESP32_SendDateTime(&current_date, &current_time);
 8001ccc:	463a      	mov	r2, r7
 8001cce:	1d3b      	adds	r3, r7, #4
 8001cd0:	4611      	mov	r1, r2
 8001cd2:	4618      	mov	r0, r3
 8001cd4:	f001 fcb3 	bl	800363e <HESP32_SendDateTime>
	SpectroStatus_SetNewStatus(IDLE);
 8001cd8:	2000      	movs	r0, #0
 8001cda:	f001 f901 	bl	8002ee0 <SpectroStatus_SetNewStatus>
}
 8001cde:	bf00      	nop
 8001ce0:	3708      	adds	r7, #8
 8001ce2:	46bd      	mov	sp, r7
 8001ce4:	bd80      	pop	{r7, pc}
	...

08001ce8 <SCommands_SendCurrentDetectorValues>:

void SCommands_SendCurrentDetectorValues(void)
{
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	b088      	sub	sp, #32
 8001cec:	af00      	add	r7, sp, #0
	SpectroStatus_SetNewStatus(BUSY);
 8001cee:	2001      	movs	r0, #1
 8001cf0:	f001 f8f6 	bl	8002ee0 <SpectroStatus_SetNewStatus>
	float32 Loc_float32Readings[4] = {0.0f};
 8001cf4:	f107 0310 	add.w	r3, r7, #16
 8001cf8:	2200      	movs	r2, #0
 8001cfa:	601a      	str	r2, [r3, #0]
 8001cfc:	605a      	str	r2, [r3, #4]
 8001cfe:	609a      	str	r2, [r3, #8]
 8001d00:	60da      	str	r2, [r3, #12]
	float32 Loc_float32SampleReading = 0.0f;
 8001d02:	f04f 0300 	mov.w	r3, #0
 8001d06:	60fb      	str	r3, [r7, #12]
	float32 Loc_float32ReferenceReading = 0.0f;
 8001d08:	f04f 0300 	mov.w	r3, #0
 8001d0c:	60bb      	str	r3, [r7, #8]
	float32 Loc_float32Gain[2] = {0.0f};
 8001d0e:	463b      	mov	r3, r7
 8001d10:	2200      	movs	r2, #0
 8001d12:	601a      	str	r2, [r3, #0]
 8001d14:	605a      	str	r2, [r3, #4]

	read_reference_voltage(&Loc_float32ReferenceReading, &Loc_float32Gain[0]);
 8001d16:	463a      	mov	r2, r7
 8001d18:	f107 0308 	add.w	r3, r7, #8
 8001d1c:	4611      	mov	r1, r2
 8001d1e:	4618      	mov	r0, r3
 8001d20:	f000 ff1e 	bl	8002b60 <read_reference_voltage>

	if((Loc_float32Gain[0] > 0.98f) && (Loc_float32Gain[0] < 1.01f))
 8001d24:	683b      	ldr	r3, [r7, #0]
 8001d26:	4931      	ldr	r1, [pc, #196]	@ (8001dec <SCommands_SendCurrentDetectorValues+0x104>)
 8001d28:	4618      	mov	r0, r3
 8001d2a:	f7ff f9d9 	bl	80010e0 <__aeabi_fcmpgt>
 8001d2e:	4603      	mov	r3, r0
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d00c      	beq.n	8001d4e <SCommands_SendCurrentDetectorValues+0x66>
 8001d34:	683b      	ldr	r3, [r7, #0]
 8001d36:	492e      	ldr	r1, [pc, #184]	@ (8001df0 <SCommands_SendCurrentDetectorValues+0x108>)
 8001d38:	4618      	mov	r0, r3
 8001d3a:	f7ff f9b3 	bl	80010a4 <__aeabi_fcmplt>
 8001d3e:	4603      	mov	r3, r0
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d004      	beq.n	8001d4e <SCommands_SendCurrentDetectorValues+0x66>
	{
		Loc_float32Readings[0] = Loc_float32ReferenceReading;
 8001d44:	68bb      	ldr	r3, [r7, #8]
 8001d46:	613b      	str	r3, [r7, #16]
		Loc_float32Readings[1] = Loc_float32ReferenceReading;
 8001d48:	68bb      	ldr	r3, [r7, #8]
 8001d4a:	617b      	str	r3, [r7, #20]
 8001d4c:	e011      	b.n	8001d72 <SCommands_SendCurrentDetectorValues+0x8a>
	}
	else if(Loc_float32Gain[0] > 1.01f)
 8001d4e:	683b      	ldr	r3, [r7, #0]
 8001d50:	4927      	ldr	r1, [pc, #156]	@ (8001df0 <SCommands_SendCurrentDetectorValues+0x108>)
 8001d52:	4618      	mov	r0, r3
 8001d54:	f7ff f9c4 	bl	80010e0 <__aeabi_fcmpgt>
 8001d58:	4603      	mov	r3, r0
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d009      	beq.n	8001d72 <SCommands_SendCurrentDetectorValues+0x8a>
	{
		Loc_float32Readings[0] = Loc_float32ReferenceReading / Loc_float32Gain[0];
 8001d5e:	68bb      	ldr	r3, [r7, #8]
 8001d60:	683a      	ldr	r2, [r7, #0]
 8001d62:	4611      	mov	r1, r2
 8001d64:	4618      	mov	r0, r3
 8001d66:	f7ff f8b3 	bl	8000ed0 <__aeabi_fdiv>
 8001d6a:	4603      	mov	r3, r0
 8001d6c:	613b      	str	r3, [r7, #16]
		Loc_float32Readings[1] = Loc_float32ReferenceReading;
 8001d6e:	68bb      	ldr	r3, [r7, #8]
 8001d70:	617b      	str	r3, [r7, #20]
	else
	{
		/*Do nothing*/
	}

	read_sample_voltage(&Loc_float32SampleReading, &Loc_float32Gain[1]);
 8001d72:	463b      	mov	r3, r7
 8001d74:	1d1a      	adds	r2, r3, #4
 8001d76:	f107 030c 	add.w	r3, r7, #12
 8001d7a:	4611      	mov	r1, r2
 8001d7c:	4618      	mov	r0, r3
 8001d7e:	f000 ffcf 	bl	8002d20 <read_sample_voltage>

	if((Loc_float32Gain[1] > 0.98f) && (Loc_float32Gain[1] < 1.01f))
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	4919      	ldr	r1, [pc, #100]	@ (8001dec <SCommands_SendCurrentDetectorValues+0x104>)
 8001d86:	4618      	mov	r0, r3
 8001d88:	f7ff f9aa 	bl	80010e0 <__aeabi_fcmpgt>
 8001d8c:	4603      	mov	r3, r0
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d00c      	beq.n	8001dac <SCommands_SendCurrentDetectorValues+0xc4>
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	4916      	ldr	r1, [pc, #88]	@ (8001df0 <SCommands_SendCurrentDetectorValues+0x108>)
 8001d96:	4618      	mov	r0, r3
 8001d98:	f7ff f984 	bl	80010a4 <__aeabi_fcmplt>
 8001d9c:	4603      	mov	r3, r0
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d004      	beq.n	8001dac <SCommands_SendCurrentDetectorValues+0xc4>
	{
		Loc_float32Readings[2] = Loc_float32SampleReading;
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	61bb      	str	r3, [r7, #24]
		Loc_float32Readings[3] = Loc_float32SampleReading;
 8001da6:	68fb      	ldr	r3, [r7, #12]
 8001da8:	61fb      	str	r3, [r7, #28]
 8001daa:	e011      	b.n	8001dd0 <SCommands_SendCurrentDetectorValues+0xe8>
	}
	else if(Loc_float32Gain[1] > 1.01f)
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	4910      	ldr	r1, [pc, #64]	@ (8001df0 <SCommands_SendCurrentDetectorValues+0x108>)
 8001db0:	4618      	mov	r0, r3
 8001db2:	f7ff f995 	bl	80010e0 <__aeabi_fcmpgt>
 8001db6:	4603      	mov	r3, r0
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d009      	beq.n	8001dd0 <SCommands_SendCurrentDetectorValues+0xe8>
	{
		Loc_float32Readings[2] = Loc_float32SampleReading / Loc_float32Gain[1];
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	687a      	ldr	r2, [r7, #4]
 8001dc0:	4611      	mov	r1, r2
 8001dc2:	4618      	mov	r0, r3
 8001dc4:	f7ff f884 	bl	8000ed0 <__aeabi_fdiv>
 8001dc8:	4603      	mov	r3, r0
 8001dca:	61bb      	str	r3, [r7, #24]
		Loc_float32Readings[3] = Loc_float32SampleReading;
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	61fb      	str	r3, [r7, #28]
	{
		/*Do nothing*/
	}


	HESP32_SendAllDetectorValues(Loc_float32Readings, Loc_float32Gain);
 8001dd0:	463a      	mov	r2, r7
 8001dd2:	f107 0310 	add.w	r3, r7, #16
 8001dd6:	4611      	mov	r1, r2
 8001dd8:	4618      	mov	r0, r3
 8001dda:	f001 fce7 	bl	80037ac <HESP32_SendAllDetectorValues>
	SpectroStatus_SetNewStatus(IDLE);
 8001dde:	2000      	movs	r0, #0
 8001de0:	f001 f87e 	bl	8002ee0 <SpectroStatus_SetNewStatus>
}
 8001de4:	bf00      	nop
 8001de6:	3720      	adds	r7, #32
 8001de8:	46bd      	mov	sp, r7
 8001dea:	bd80      	pop	{r7, pc}
 8001dec:	3f7ae148 	.word	0x3f7ae148
 8001df0:	3f8147ae 	.word	0x3f8147ae

08001df4 <SCommands_UpdateDateTime>:

void SCommands_UpdateDateTime(uint8* P_uint8DateTime)
{
 8001df4:	b580      	push	{r7, lr}
 8001df6:	b086      	sub	sp, #24
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	6078      	str	r0, [r7, #4]
	SpectroStatus_SetNewStatus(BUSY);
 8001dfc:	2001      	movs	r0, #1
 8001dfe:	f001 f86f 	bl	8002ee0 <SpectroStatus_SetNewStatus>
	if(P_uint8DateTime != NULL_PTR)
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	f000 8089 	beq.w	8001f1c <SCommands_UpdateDateTime+0x128>
	{
		Sdate_t date;
		Stime_t time;

		uint8* Loc_PToken = NULL_PTR;
 8001e0a:	2300      	movs	r3, #0
 8001e0c:	617b      	str	r3, [r7, #20]
		uint8 Loc_uint8Count = 0;
 8001e0e:	2300      	movs	r3, #0
 8001e10:	74fb      	strb	r3, [r7, #19]
		Std_ReturnType Loc_uint8FuncStatus = E_NOT_OK;
 8001e12:	2301      	movs	r3, #1
 8001e14:	74bb      	strb	r3, [r7, #18]

		Loc_PToken = strtok(P_uint8DateTime, "/");
 8001e16:	4946      	ldr	r1, [pc, #280]	@ (8001f30 <SCommands_UpdateDateTime+0x13c>)
 8001e18:	6878      	ldr	r0, [r7, #4]
 8001e1a:	f006 f8ed 	bl	8007ff8 <strtok>
 8001e1e:	6178      	str	r0, [r7, #20]

		if(Loc_PToken != NULL_PTR)
 8001e20:	697b      	ldr	r3, [r7, #20]
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d05e      	beq.n	8001ee4 <SCommands_UpdateDateTime+0xf0>
		{
			date.m_months = atoi(Loc_PToken);
 8001e26:	6978      	ldr	r0, [r7, #20]
 8001e28:	f005 f932 	bl	8007090 <atoi>
 8001e2c:	4603      	mov	r3, r0
 8001e2e:	b2db      	uxtb	r3, r3
 8001e30:	73bb      	strb	r3, [r7, #14]

			while(Loc_PToken != NULL_PTR)
 8001e32:	e054      	b.n	8001ede <SCommands_UpdateDateTime+0xea>
			{
				Loc_uint8Count++;
 8001e34:	7cfb      	ldrb	r3, [r7, #19]
 8001e36:	3301      	adds	r3, #1
 8001e38:	74fb      	strb	r3, [r7, #19]

				if(Loc_uint8Count < 3)
 8001e3a:	7cfb      	ldrb	r3, [r7, #19]
 8001e3c:	2b02      	cmp	r3, #2
 8001e3e:	d81a      	bhi.n	8001e76 <SCommands_UpdateDateTime+0x82>
				{
					Loc_PToken = strtok(NULL_PTR, "/");
 8001e40:	493b      	ldr	r1, [pc, #236]	@ (8001f30 <SCommands_UpdateDateTime+0x13c>)
 8001e42:	2000      	movs	r0, #0
 8001e44:	f006 f8d8 	bl	8007ff8 <strtok>
 8001e48:	6178      	str	r0, [r7, #20]

					if(Loc_PToken != NULL_PTR)
 8001e4a:	697b      	ldr	r3, [r7, #20]
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d046      	beq.n	8001ede <SCommands_UpdateDateTime+0xea>
					{
						switch(Loc_uint8Count)
 8001e50:	7cfb      	ldrb	r3, [r7, #19]
 8001e52:	2b01      	cmp	r3, #1
 8001e54:	d002      	beq.n	8001e5c <SCommands_UpdateDateTime+0x68>
 8001e56:	2b02      	cmp	r3, #2
 8001e58:	d007      	beq.n	8001e6a <SCommands_UpdateDateTime+0x76>
 8001e5a:	e040      	b.n	8001ede <SCommands_UpdateDateTime+0xea>
						{
						case 1:
						{
							date.m_days = atoi(Loc_PToken);
 8001e5c:	6978      	ldr	r0, [r7, #20]
 8001e5e:	f005 f917 	bl	8007090 <atoi>
 8001e62:	4603      	mov	r3, r0
 8001e64:	b2db      	uxtb	r3, r3
 8001e66:	73fb      	strb	r3, [r7, #15]
							break;
 8001e68:	e039      	b.n	8001ede <SCommands_UpdateDateTime+0xea>
						}
						case 2:
						{
							Loc_PToken = strtok(Loc_PToken, " ");
 8001e6a:	4932      	ldr	r1, [pc, #200]	@ (8001f34 <SCommands_UpdateDateTime+0x140>)
 8001e6c:	6978      	ldr	r0, [r7, #20]
 8001e6e:	f006 f8c3 	bl	8007ff8 <strtok>
 8001e72:	6178      	str	r0, [r7, #20]
							break;
 8001e74:	e033      	b.n	8001ede <SCommands_UpdateDateTime+0xea>
						}
						}
					}
				}
				else if(Loc_uint8Count == 3)
 8001e76:	7cfb      	ldrb	r3, [r7, #19]
 8001e78:	2b03      	cmp	r3, #3
 8001e7a:	d114      	bne.n	8001ea6 <SCommands_UpdateDateTime+0xb2>
				{
					date.m_years = atoi(Loc_PToken);
 8001e7c:	6978      	ldr	r0, [r7, #20]
 8001e7e:	f005 f907 	bl	8007090 <atoi>
 8001e82:	4603      	mov	r3, r0
 8001e84:	b29b      	uxth	r3, r3
 8001e86:	81bb      	strh	r3, [r7, #12]
					Loc_PToken = strtok(NULL_PTR, ":");
 8001e88:	492b      	ldr	r1, [pc, #172]	@ (8001f38 <SCommands_UpdateDateTime+0x144>)
 8001e8a:	2000      	movs	r0, #0
 8001e8c:	f006 f8b4 	bl	8007ff8 <strtok>
 8001e90:	6178      	str	r0, [r7, #20]
					if(Loc_PToken != NULL_PTR)
 8001e92:	697b      	ldr	r3, [r7, #20]
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d022      	beq.n	8001ede <SCommands_UpdateDateTime+0xea>
					{
						time.m_hours = atoi(Loc_PToken);
 8001e98:	6978      	ldr	r0, [r7, #20]
 8001e9a:	f005 f8f9 	bl	8007090 <atoi>
 8001e9e:	4603      	mov	r3, r0
 8001ea0:	b2db      	uxtb	r3, r3
 8001ea2:	723b      	strb	r3, [r7, #8]
 8001ea4:	e01b      	b.n	8001ede <SCommands_UpdateDateTime+0xea>
					}
				}
				else
				{
					Loc_PToken = strtok(NULL_PTR, ":");
 8001ea6:	4924      	ldr	r1, [pc, #144]	@ (8001f38 <SCommands_UpdateDateTime+0x144>)
 8001ea8:	2000      	movs	r0, #0
 8001eaa:	f006 f8a5 	bl	8007ff8 <strtok>
 8001eae:	6178      	str	r0, [r7, #20]
					if(Loc_PToken != NULL_PTR)
 8001eb0:	697b      	ldr	r3, [r7, #20]
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d013      	beq.n	8001ede <SCommands_UpdateDateTime+0xea>
					{
						switch(Loc_uint8Count)
 8001eb6:	7cfb      	ldrb	r3, [r7, #19]
 8001eb8:	2b04      	cmp	r3, #4
 8001eba:	d002      	beq.n	8001ec2 <SCommands_UpdateDateTime+0xce>
 8001ebc:	2b05      	cmp	r3, #5
 8001ebe:	d007      	beq.n	8001ed0 <SCommands_UpdateDateTime+0xdc>
 8001ec0:	e00d      	b.n	8001ede <SCommands_UpdateDateTime+0xea>
						{
						case 4:
						{
							time.m_minutes = atoi(Loc_PToken);
 8001ec2:	6978      	ldr	r0, [r7, #20]
 8001ec4:	f005 f8e4 	bl	8007090 <atoi>
 8001ec8:	4603      	mov	r3, r0
 8001eca:	b2db      	uxtb	r3, r3
 8001ecc:	727b      	strb	r3, [r7, #9]
							break;
 8001ece:	e006      	b.n	8001ede <SCommands_UpdateDateTime+0xea>
						}
						case 5:
						{
							time.m_seconds = atoi(Loc_PToken);
 8001ed0:	6978      	ldr	r0, [r7, #20]
 8001ed2:	f005 f8dd 	bl	8007090 <atoi>
 8001ed6:	4603      	mov	r3, r0
 8001ed8:	b2db      	uxtb	r3, r3
 8001eda:	72bb      	strb	r3, [r7, #10]
							break;
 8001edc:	bf00      	nop
			while(Loc_PToken != NULL_PTR)
 8001ede:	697b      	ldr	r3, [r7, #20]
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d1a7      	bne.n	8001e34 <SCommands_UpdateDateTime+0x40>
					}
				}
			}
		}

		if(Loc_uint8Count == 6)
 8001ee4:	7cfb      	ldrb	r3, [r7, #19]
 8001ee6:	2b06      	cmp	r3, #6
 8001ee8:	d114      	bne.n	8001f14 <SCommands_UpdateDateTime+0x120>
		{
			Loc_uint8FuncStatus = MRTC_SetDateAndTime(&date, &time);
 8001eea:	f107 0208 	add.w	r2, r7, #8
 8001eee:	f107 030c 	add.w	r3, r7, #12
 8001ef2:	4611      	mov	r1, r2
 8001ef4:	4618      	mov	r0, r3
 8001ef6:	f004 fa5b 	bl	80063b0 <MRTC_SetDateAndTime>
 8001efa:	4603      	mov	r3, r0
 8001efc:	74bb      	strb	r3, [r7, #18]
			if(Loc_uint8FuncStatus == E_OK)
 8001efe:	7cbb      	ldrb	r3, [r7, #18]
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d103      	bne.n	8001f0c <SCommands_UpdateDateTime+0x118>
			{
				HESP32_SendCommand("time update success");
 8001f04:	480d      	ldr	r0, [pc, #52]	@ (8001f3c <SCommands_UpdateDateTime+0x148>)
 8001f06:	f001 faed 	bl	80034e4 <HESP32_SendCommand>
 8001f0a:	e00a      	b.n	8001f22 <SCommands_UpdateDateTime+0x12e>
			}
			else
			{
				HESP32_SendCommand("time update failed");
 8001f0c:	480c      	ldr	r0, [pc, #48]	@ (8001f40 <SCommands_UpdateDateTime+0x14c>)
 8001f0e:	f001 fae9 	bl	80034e4 <HESP32_SendCommand>
 8001f12:	e006      	b.n	8001f22 <SCommands_UpdateDateTime+0x12e>
			}
		}
		else
		{
			HESP32_SendCommand("time update failed");
 8001f14:	480a      	ldr	r0, [pc, #40]	@ (8001f40 <SCommands_UpdateDateTime+0x14c>)
 8001f16:	f001 fae5 	bl	80034e4 <HESP32_SendCommand>
 8001f1a:	e002      	b.n	8001f22 <SCommands_UpdateDateTime+0x12e>
		}
	}
	else
	{
		HESP32_SendCommand("time update failed");
 8001f1c:	4808      	ldr	r0, [pc, #32]	@ (8001f40 <SCommands_UpdateDateTime+0x14c>)
 8001f1e:	f001 fae1 	bl	80034e4 <HESP32_SendCommand>
	}
	SpectroStatus_SetNewStatus(IDLE);
 8001f22:	2000      	movs	r0, #0
 8001f24:	f000 ffdc 	bl	8002ee0 <SpectroStatus_SetNewStatus>
}
 8001f28:	bf00      	nop
 8001f2a:	3718      	adds	r7, #24
 8001f2c:	46bd      	mov	sp, r7
 8001f2e:	bd80      	pop	{r7, pc}
 8001f30:	0800c550 	.word	0x0800c550
 8001f34:	0800c554 	.word	0x0800c554
 8001f38:	0800c558 	.word	0x0800c558
 8001f3c:	0800c55c 	.word	0x0800c55c
 8001f40:	0800c570 	.word	0x0800c570

08001f44 <SCommands_SaveFilterMotorCalibSteps>:
	SpectroStatus_SetNewStatus(IDLE);
}


void SCommands_SaveFilterMotorCalibSteps          (uint8* P_uint8MotorSteps)
{
 8001f44:	b580      	push	{r7, lr}
 8001f46:	b084      	sub	sp, #16
 8001f48:	af00      	add	r7, sp, #0
 8001f4a:	6078      	str	r0, [r7, #4]
	SpectroStatus_SetNewStatus(BUSY);
 8001f4c:	2001      	movs	r0, #1
 8001f4e:	f000 ffc7 	bl	8002ee0 <SpectroStatus_SetNewStatus>
	if(P_uint8MotorSteps != NULL_PTR)
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d00f      	beq.n	8001f78 <SCommands_SaveFilterMotorCalibSteps+0x34>
	{
		uint32 Loc_uint32FilterSteps = atoi(P_uint8MotorSteps);
 8001f58:	6878      	ldr	r0, [r7, #4]
 8001f5a:	f005 f899 	bl	8007090 <atoi>
 8001f5e:	4603      	mov	r3, r0
 8001f60:	60fb      	str	r3, [r7, #12]
		eeprom_write_Nbytes(EEPROM_MOTOR_STEPS_MEM_ADDRESS, &Loc_uint32FilterSteps, 4);
 8001f62:	f107 030c 	add.w	r3, r7, #12
 8001f66:	2204      	movs	r2, #4
 8001f68:	4619      	mov	r1, r3
 8001f6a:	20d8      	movs	r0, #216	@ 0xd8
 8001f6c:	f001 f88a 	bl	8003084 <eeprom_write_Nbytes>
		HESP32_SendCommand("saved");
 8001f70:	4806      	ldr	r0, [pc, #24]	@ (8001f8c <SCommands_SaveFilterMotorCalibSteps+0x48>)
 8001f72:	f001 fab7 	bl	80034e4 <HESP32_SendCommand>
 8001f76:	e002      	b.n	8001f7e <SCommands_SaveFilterMotorCalibSteps+0x3a>
	}
	else
	{
		HESP32_SendCommand("failed to save");
 8001f78:	4805      	ldr	r0, [pc, #20]	@ (8001f90 <SCommands_SaveFilterMotorCalibSteps+0x4c>)
 8001f7a:	f001 fab3 	bl	80034e4 <HESP32_SendCommand>
	}
	SpectroStatus_SetNewStatus(IDLE);
 8001f7e:	2000      	movs	r0, #0
 8001f80:	f000 ffae 	bl	8002ee0 <SpectroStatus_SetNewStatus>
}
 8001f84:	bf00      	nop
 8001f86:	3710      	adds	r7, #16
 8001f88:	46bd      	mov	sp, r7
 8001f8a:	bd80      	pop	{r7, pc}
 8001f8c:	0800c584 	.word	0x0800c584
 8001f90:	0800c58c 	.word	0x0800c58c

08001f94 <SCommands_SaveFilterMotorCalibWL>:


void SCommands_SaveFilterMotorCalibWL          (uint8* P_uint8Wavelength)
{
 8001f94:	b580      	push	{r7, lr}
 8001f96:	b084      	sub	sp, #16
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	6078      	str	r0, [r7, #4]
	SpectroStatus_SetNewStatus(BUSY);
 8001f9c:	2001      	movs	r0, #1
 8001f9e:	f000 ff9f 	bl	8002ee0 <SpectroStatus_SetNewStatus>
	if(P_uint8Wavelength != NULL_PTR)
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d00f      	beq.n	8001fc8 <SCommands_SaveFilterMotorCalibWL+0x34>
	{
		uint32 Loc_uint32FilterWL = atoi(P_uint8Wavelength);
 8001fa8:	6878      	ldr	r0, [r7, #4]
 8001faa:	f005 f871 	bl	8007090 <atoi>
 8001fae:	4603      	mov	r3, r0
 8001fb0:	60fb      	str	r3, [r7, #12]
		eeprom_write_Nbytes(EEPROM_MOTOR_WL_MEM_ADDRESS, &Loc_uint32FilterWL, 4);
 8001fb2:	f107 030c 	add.w	r3, r7, #12
 8001fb6:	2204      	movs	r2, #4
 8001fb8:	4619      	mov	r1, r3
 8001fba:	20d0      	movs	r0, #208	@ 0xd0
 8001fbc:	f001 f862 	bl	8003084 <eeprom_write_Nbytes>
		HESP32_SendCommand("saved");
 8001fc0:	4806      	ldr	r0, [pc, #24]	@ (8001fdc <SCommands_SaveFilterMotorCalibWL+0x48>)
 8001fc2:	f001 fa8f 	bl	80034e4 <HESP32_SendCommand>
 8001fc6:	e002      	b.n	8001fce <SCommands_SaveFilterMotorCalibWL+0x3a>
	}
	else
	{
		HESP32_SendCommand("failed to save");
 8001fc8:	4805      	ldr	r0, [pc, #20]	@ (8001fe0 <SCommands_SaveFilterMotorCalibWL+0x4c>)
 8001fca:	f001 fa8b 	bl	80034e4 <HESP32_SendCommand>
	}
	SpectroStatus_SetNewStatus(IDLE);
 8001fce:	2000      	movs	r0, #0
 8001fd0:	f000 ff86 	bl	8002ee0 <SpectroStatus_SetNewStatus>
}
 8001fd4:	bf00      	nop
 8001fd6:	3710      	adds	r7, #16
 8001fd8:	46bd      	mov	sp, r7
 8001fda:	bd80      	pop	{r7, pc}
 8001fdc:	0800c584 	.word	0x0800c584
 8001fe0:	0800c58c 	.word	0x0800c58c

08001fe4 <SCommands_ScanOperation>:
//Loc_float32ScanParameters[2] --> wavelength resolution
static volatile float32 Loc_float32ScanParameters[3] = {0.0};
static volatile float32 de7k = 0;

void SCommands_ScanOperation			(void)
{
 8001fe4:	b590      	push	{r4, r7, lr}
 8001fe6:	b085      	sub	sp, #20
 8001fe8:	af00      	add	r7, sp, #0
	static float32 present = 0.0;
	static uint32 steps = 0;
	static uint8 flag_x = 0;
	static uint8 flag_y = 0;

	if(entry_count == 0)
 8001fea:	4b61      	ldr	r3, [pc, #388]	@ (8002170 <SCommands_ScanOperation+0x18c>)
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d10f      	bne.n	8002012 <SCommands_ScanOperation+0x2e>
	{
		entry_count = (uint32)glbl_float32StepsPerReading;
 8001ff2:	4b60      	ldr	r3, [pc, #384]	@ (8002174 <SCommands_ScanOperation+0x190>)
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	4618      	mov	r0, r3
 8001ff8:	f7ff f8a2 	bl	8001140 <__aeabi_f2uiz>
 8001ffc:	4603      	mov	r3, r0
 8001ffe:	4a5c      	ldr	r2, [pc, #368]	@ (8002170 <SCommands_ScanOperation+0x18c>)
 8002000:	6013      	str	r3, [r2, #0]
		//past = 1.021 * Loc_float32ScanParameters[2];
		//present = 1.021 * Loc_float32ScanParameters[2];
		past = glbl_float32StepsPerReading;
 8002002:	4b5c      	ldr	r3, [pc, #368]	@ (8002174 <SCommands_ScanOperation+0x190>)
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	4a5c      	ldr	r2, [pc, #368]	@ (8002178 <SCommands_ScanOperation+0x194>)
 8002008:	6013      	str	r3, [r2, #0]
		present = glbl_float32StepsPerReading;
 800200a:	4b5a      	ldr	r3, [pc, #360]	@ (8002174 <SCommands_ScanOperation+0x190>)
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	4a5b      	ldr	r2, [pc, #364]	@ (800217c <SCommands_ScanOperation+0x198>)
 8002010:	6013      	str	r3, [r2, #0]
	}
	HMOTOR_StepNoDelay(HMOTOR_WL_SELECT, HMOTORS_CCLKWISE_DIRECTION);
 8002012:	2102      	movs	r1, #2
 8002014:	2002      	movs	r0, #2
 8002016:	f002 fcd9 	bl	80049cc <HMOTOR_StepNoDelay>
	steps++;
 800201a:	4b59      	ldr	r3, [pc, #356]	@ (8002180 <SCommands_ScanOperation+0x19c>)
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	3301      	adds	r3, #1
 8002020:	4a57      	ldr	r2, [pc, #348]	@ (8002180 <SCommands_ScanOperation+0x19c>)
 8002022:	6013      	str	r3, [r2, #0]

	if(entry_count == 1)
 8002024:	4b52      	ldr	r3, [pc, #328]	@ (8002170 <SCommands_ScanOperation+0x18c>)
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	2b01      	cmp	r3, #1
 800202a:	f040 8151 	bne.w	80022d0 <SCommands_ScanOperation+0x2ec>
	{
		entry_count = (uint32)glbl_float32StepsPerReading;
 800202e:	4b51      	ldr	r3, [pc, #324]	@ (8002174 <SCommands_ScanOperation+0x190>)
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	4618      	mov	r0, r3
 8002034:	f7ff f884 	bl	8001140 <__aeabi_f2uiz>
 8002038:	4603      	mov	r3, r0
 800203a:	4a4d      	ldr	r2, [pc, #308]	@ (8002170 <SCommands_ScanOperation+0x18c>)
 800203c:	6013      	str	r3, [r2, #0]
		if(flag_x == 1)
 800203e:	4b51      	ldr	r3, [pc, #324]	@ (8002184 <SCommands_ScanOperation+0x1a0>)
 8002040:	781b      	ldrb	r3, [r3, #0]
 8002042:	2b01      	cmp	r3, #1
 8002044:	d103      	bne.n	800204e <SCommands_ScanOperation+0x6a>
		{
			flag_x = 0;
 8002046:	4b4f      	ldr	r3, [pc, #316]	@ (8002184 <SCommands_ScanOperation+0x1a0>)
 8002048:	2200      	movs	r2, #0
 800204a:	701a      	strb	r2, [r3, #0]
 800204c:	e00f      	b.n	800206e <SCommands_ScanOperation+0x8a>
		}
		else
		{
			current_steps += glbl_float32StepsPerReading;
 800204e:	4b49      	ldr	r3, [pc, #292]	@ (8002174 <SCommands_ScanOperation+0x190>)
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	4a4d      	ldr	r2, [pc, #308]	@ (8002188 <SCommands_ScanOperation+0x1a4>)
 8002054:	6812      	ldr	r2, [r2, #0]
 8002056:	4611      	mov	r1, r2
 8002058:	4618      	mov	r0, r3
 800205a:	f7fe fd7d 	bl	8000b58 <__addsf3>
 800205e:	4603      	mov	r3, r0
 8002060:	461a      	mov	r2, r3
 8002062:	4b49      	ldr	r3, [pc, #292]	@ (8002188 <SCommands_ScanOperation+0x1a4>)
 8002064:	601a      	str	r2, [r3, #0]
			present = current_steps;
 8002066:	4b48      	ldr	r3, [pc, #288]	@ (8002188 <SCommands_ScanOperation+0x1a4>)
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	4a44      	ldr	r2, [pc, #272]	@ (800217c <SCommands_ScanOperation+0x198>)
 800206c:	6013      	str	r3, [r2, #0]
		}
		if((((uint32)(present * 10) % 10) < ((uint32) (past*10) % 10)))
 800206e:	4b43      	ldr	r3, [pc, #268]	@ (800217c <SCommands_ScanOperation+0x198>)
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	4946      	ldr	r1, [pc, #280]	@ (800218c <SCommands_ScanOperation+0x1a8>)
 8002074:	4618      	mov	r0, r3
 8002076:	f7fe fe77 	bl	8000d68 <__aeabi_fmul>
 800207a:	4603      	mov	r3, r0
 800207c:	4618      	mov	r0, r3
 800207e:	f7ff f85f 	bl	8001140 <__aeabi_f2uiz>
 8002082:	4602      	mov	r2, r0
 8002084:	4b42      	ldr	r3, [pc, #264]	@ (8002190 <SCommands_ScanOperation+0x1ac>)
 8002086:	fba3 1302 	umull	r1, r3, r3, r2
 800208a:	08dc      	lsrs	r4, r3, #3
 800208c:	4623      	mov	r3, r4
 800208e:	009b      	lsls	r3, r3, #2
 8002090:	4423      	add	r3, r4
 8002092:	005b      	lsls	r3, r3, #1
 8002094:	1ad4      	subs	r4, r2, r3
 8002096:	4b38      	ldr	r3, [pc, #224]	@ (8002178 <SCommands_ScanOperation+0x194>)
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	493c      	ldr	r1, [pc, #240]	@ (800218c <SCommands_ScanOperation+0x1a8>)
 800209c:	4618      	mov	r0, r3
 800209e:	f7fe fe63 	bl	8000d68 <__aeabi_fmul>
 80020a2:	4603      	mov	r3, r0
 80020a4:	4618      	mov	r0, r3
 80020a6:	f7ff f84b 	bl	8001140 <__aeabi_f2uiz>
 80020aa:	4601      	mov	r1, r0
 80020ac:	4b38      	ldr	r3, [pc, #224]	@ (8002190 <SCommands_ScanOperation+0x1ac>)
 80020ae:	fba3 2301 	umull	r2, r3, r3, r1
 80020b2:	08da      	lsrs	r2, r3, #3
 80020b4:	4613      	mov	r3, r2
 80020b6:	009b      	lsls	r3, r3, #2
 80020b8:	4413      	add	r3, r2
 80020ba:	005b      	lsls	r3, r3, #1
 80020bc:	1aca      	subs	r2, r1, r3
 80020be:	4294      	cmp	r4, r2
 80020c0:	d202      	bcs.n	80020c8 <SCommands_ScanOperation+0xe4>
		{
			flag_skip = 1;
 80020c2:	4b34      	ldr	r3, [pc, #208]	@ (8002194 <SCommands_ScanOperation+0x1b0>)
 80020c4:	2201      	movs	r2, #1
 80020c6:	701a      	strb	r2, [r3, #0]
		}
		if(((((((unsigned int)(present * 10)%5) == 0) && ((unsigned int)(past*10)%5) != 0) && (flag_skip == 1))) || (flag_y == 1))
 80020c8:	4b2c      	ldr	r3, [pc, #176]	@ (800217c <SCommands_ScanOperation+0x198>)
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	492f      	ldr	r1, [pc, #188]	@ (800218c <SCommands_ScanOperation+0x1a8>)
 80020ce:	4618      	mov	r0, r3
 80020d0:	f7fe fe4a 	bl	8000d68 <__aeabi_fmul>
 80020d4:	4603      	mov	r3, r0
 80020d6:	4618      	mov	r0, r3
 80020d8:	f7ff f832 	bl	8001140 <__aeabi_f2uiz>
 80020dc:	4601      	mov	r1, r0
 80020de:	4b2c      	ldr	r3, [pc, #176]	@ (8002190 <SCommands_ScanOperation+0x1ac>)
 80020e0:	fba3 2301 	umull	r2, r3, r3, r1
 80020e4:	089a      	lsrs	r2, r3, #2
 80020e6:	4613      	mov	r3, r2
 80020e8:	009b      	lsls	r3, r3, #2
 80020ea:	4413      	add	r3, r2
 80020ec:	1aca      	subs	r2, r1, r3
 80020ee:	2a00      	cmp	r2, #0
 80020f0:	d118      	bne.n	8002124 <SCommands_ScanOperation+0x140>
 80020f2:	4b21      	ldr	r3, [pc, #132]	@ (8002178 <SCommands_ScanOperation+0x194>)
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	4925      	ldr	r1, [pc, #148]	@ (800218c <SCommands_ScanOperation+0x1a8>)
 80020f8:	4618      	mov	r0, r3
 80020fa:	f7fe fe35 	bl	8000d68 <__aeabi_fmul>
 80020fe:	4603      	mov	r3, r0
 8002100:	4618      	mov	r0, r3
 8002102:	f7ff f81d 	bl	8001140 <__aeabi_f2uiz>
 8002106:	4601      	mov	r1, r0
 8002108:	4b21      	ldr	r3, [pc, #132]	@ (8002190 <SCommands_ScanOperation+0x1ac>)
 800210a:	fba3 2301 	umull	r2, r3, r3, r1
 800210e:	089a      	lsrs	r2, r3, #2
 8002110:	4613      	mov	r3, r2
 8002112:	009b      	lsls	r3, r3, #2
 8002114:	4413      	add	r3, r2
 8002116:	1aca      	subs	r2, r1, r3
 8002118:	2a00      	cmp	r2, #0
 800211a:	d003      	beq.n	8002124 <SCommands_ScanOperation+0x140>
 800211c:	4b1d      	ldr	r3, [pc, #116]	@ (8002194 <SCommands_ScanOperation+0x1b0>)
 800211e:	781b      	ldrb	r3, [r3, #0]
 8002120:	2b01      	cmp	r3, #1
 8002122:	d003      	beq.n	800212c <SCommands_ScanOperation+0x148>
 8002124:	4b1c      	ldr	r3, [pc, #112]	@ (8002198 <SCommands_ScanOperation+0x1b4>)
 8002126:	781b      	ldrb	r3, [r3, #0]
 8002128:	2b01      	cmp	r3, #1
 800212a:	d139      	bne.n	80021a0 <SCommands_ScanOperation+0x1bc>
		{
			flag_y = 0;
 800212c:	4b1a      	ldr	r3, [pc, #104]	@ (8002198 <SCommands_ScanOperation+0x1b4>)
 800212e:	2200      	movs	r2, #0
 8002130:	701a      	strb	r2, [r3, #0]
			flag_skip = 0;
 8002132:	4b18      	ldr	r3, [pc, #96]	@ (8002194 <SCommands_ScanOperation+0x1b0>)
 8002134:	2200      	movs	r2, #0
 8002136:	701a      	strb	r2, [r3, #0]
			entry_count = 1;
 8002138:	4b0d      	ldr	r3, [pc, #52]	@ (8002170 <SCommands_ScanOperation+0x18c>)
 800213a:	2201      	movs	r2, #1
 800213c:	601a      	str	r2, [r3, #0]
			skipped++;
 800213e:	4b17      	ldr	r3, [pc, #92]	@ (800219c <SCommands_ScanOperation+0x1b8>)
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	3301      	adds	r3, #1
 8002144:	4a15      	ldr	r2, [pc, #84]	@ (800219c <SCommands_ScanOperation+0x1b8>)
 8002146:	6013      	str	r3, [r2, #0]
			flag_x = 1;
 8002148:	4b0e      	ldr	r3, [pc, #56]	@ (8002184 <SCommands_ScanOperation+0x1a0>)
 800214a:	2201      	movs	r2, #1
 800214c:	701a      	strb	r2, [r3, #0]
			uint32 x = present;
 800214e:	4b0b      	ldr	r3, [pc, #44]	@ (800217c <SCommands_ScanOperation+0x198>)
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	4618      	mov	r0, r3
 8002154:	f7fe fff4 	bl	8001140 <__aeabi_f2uiz>
 8002158:	4603      	mov	r3, r0
 800215a:	60fb      	str	r3, [r7, #12]
			if(x > steps)
 800215c:	4b08      	ldr	r3, [pc, #32]	@ (8002180 <SCommands_ScanOperation+0x19c>)
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	68fa      	ldr	r2, [r7, #12]
 8002162:	429a      	cmp	r2, r3
 8002164:	f240 80ba 	bls.w	80022dc <SCommands_ScanOperation+0x2f8>
			{
				flag_y = 1;
 8002168:	4b0b      	ldr	r3, [pc, #44]	@ (8002198 <SCommands_ScanOperation+0x1b4>)
 800216a:	2201      	movs	r2, #1
 800216c:	701a      	strb	r2, [r3, #0]
		{
 800216e:	e0b5      	b.n	80022dc <SCommands_ScanOperation+0x2f8>
 8002170:	20000654 	.word	0x20000654
 8002174:	20000640 	.word	0x20000640
 8002178:	20000658 	.word	0x20000658
 800217c:	2000065c 	.word	0x2000065c
 8002180:	20000660 	.word	0x20000660
 8002184:	20000664 	.word	0x20000664
 8002188:	20000668 	.word	0x20000668
 800218c:	41200000 	.word	0x41200000
 8002190:	cccccccd 	.word	0xcccccccd
 8002194:	2000066c 	.word	0x2000066c
 8002198:	2000066d 	.word	0x2000066d
 800219c:	20000670 	.word	0x20000670
			}
		}
		else
		{
			glbl_uint32FunctionCounter++;
 80021a0:	4b53      	ldr	r3, [pc, #332]	@ (80022f0 <SCommands_ScanOperation+0x30c>)
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	3301      	adds	r3, #1
 80021a6:	4a52      	ldr	r2, [pc, #328]	@ (80022f0 <SCommands_ScanOperation+0x30c>)
 80021a8:	6013      	str	r3, [r2, #0]
			float32 de7k1 = 0.0;
 80021aa:	f04f 0300 	mov.w	r3, #0
 80021ae:	60bb      	str	r3, [r7, #8]
			float32 de7k2 = 0.0;
 80021b0:	f04f 0300 	mov.w	r3, #0
 80021b4:	607b      	str	r3, [r7, #4]
			read_reference_voltage(&de7k1, &gain_ref);
 80021b6:	f107 0308 	add.w	r3, r7, #8
 80021ba:	494e      	ldr	r1, [pc, #312]	@ (80022f4 <SCommands_ScanOperation+0x310>)
 80021bc:	4618      	mov	r0, r3
 80021be:	f000 fccf 	bl	8002b60 <read_reference_voltage>
			read_sample_voltage(&de7k2, &gain_sample);
 80021c2:	1d3b      	adds	r3, r7, #4
 80021c4:	494c      	ldr	r1, [pc, #304]	@ (80022f8 <SCommands_ScanOperation+0x314>)
 80021c6:	4618      	mov	r0, r3
 80021c8:	f000 fdaa 	bl	8002d20 <read_sample_voltage>
			//MUART_SendIntegerValue(UART3, glbl_uint32FunctionCounter);
			//MUART_TxChar(UART3, ':');
			//MUART_TxChar(UART3, ' ');
			HESP32_SendIntensities(de7k1, de7k2);
 80021cc:	68bb      	ldr	r3, [r7, #8]
 80021ce:	687a      	ldr	r2, [r7, #4]
 80021d0:	4611      	mov	r1, r2
 80021d2:	4618      	mov	r0, r3
 80021d4:	f001 fa86 	bl	80036e4 <HESP32_SendIntensities>
			Loc_float32ScanParameters[1] -= Loc_float32ScanParameters[2];
 80021d8:	4b48      	ldr	r3, [pc, #288]	@ (80022fc <SCommands_ScanOperation+0x318>)
 80021da:	689a      	ldr	r2, [r3, #8]
 80021dc:	4b47      	ldr	r3, [pc, #284]	@ (80022fc <SCommands_ScanOperation+0x318>)
 80021de:	685b      	ldr	r3, [r3, #4]
 80021e0:	4611      	mov	r1, r2
 80021e2:	4618      	mov	r0, r3
 80021e4:	f7fe fcb6 	bl	8000b54 <__aeabi_fsub>
 80021e8:	4603      	mov	r3, r0
 80021ea:	461a      	mov	r2, r3
 80021ec:	4b43      	ldr	r3, [pc, #268]	@ (80022fc <SCommands_ScanOperation+0x318>)
 80021ee:	605a      	str	r2, [r3, #4]
			if((Loc_float32ScanParameters[1] < 326.0f) && (flag_UV == 0))
 80021f0:	4b42      	ldr	r3, [pc, #264]	@ (80022fc <SCommands_ScanOperation+0x318>)
 80021f2:	685b      	ldr	r3, [r3, #4]
 80021f4:	4942      	ldr	r1, [pc, #264]	@ (8002300 <SCommands_ScanOperation+0x31c>)
 80021f6:	4618      	mov	r0, r3
 80021f8:	f7fe ff54 	bl	80010a4 <__aeabi_fcmplt>
 80021fc:	4603      	mov	r3, r0
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d00f      	beq.n	8002222 <SCommands_ScanOperation+0x23e>
 8002202:	4b40      	ldr	r3, [pc, #256]	@ (8002304 <SCommands_ScanOperation+0x320>)
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	2b00      	cmp	r3, #0
 8002208:	d10b      	bne.n	8002222 <SCommands_ScanOperation+0x23e>
			{
				MGPTMR_StopTimer(MGPTMR2);
 800220a:	2000      	movs	r0, #0
 800220c:	f003 fa98 	bl	8005740 <MGPTMR_StopTimer>
				HMOTOR_MoveLampMotor(HMOTOR_LAMP_UV);
 8002210:	2000      	movs	r0, #0
 8002212:	f002 f879 	bl	8004308 <HMOTOR_MoveLampMotor>
				flag_UV = 1;
 8002216:	4b3b      	ldr	r3, [pc, #236]	@ (8002304 <SCommands_ScanOperation+0x320>)
 8002218:	2201      	movs	r2, #1
 800221a:	601a      	str	r2, [r3, #0]
				MGPTMR_StartTimer(MGPTMR2);
 800221c:	2000      	movs	r0, #0
 800221e:	f003 fa6f 	bl	8005700 <MGPTMR_StartTimer>
			}
			if(glbl_uint32FunctionCounter == glbl_uint32NoOfRead)
 8002222:	4b33      	ldr	r3, [pc, #204]	@ (80022f0 <SCommands_ScanOperation+0x30c>)
 8002224:	681a      	ldr	r2, [r3, #0]
 8002226:	4b38      	ldr	r3, [pc, #224]	@ (8002308 <SCommands_ScanOperation+0x324>)
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	429a      	cmp	r2, r3
 800222c:	d157      	bne.n	80022de <SCommands_ScanOperation+0x2fa>
			{
				MGPTMR_StopTimer(MGPTMR2);
 800222e:	2000      	movs	r0, #0
 8002230:	f003 fa86 	bl	8005740 <MGPTMR_StopTimer>


				HPWRSupply_SetSupplyMode(HPWRSUPPLY_UV_SUPPLY, HPWRSUPPLY_OFF);
 8002234:	2100      	movs	r1, #0
 8002236:	2000      	movs	r0, #0
 8002238:	f001 fda4 	bl	8003d84 <HPWRSupply_SetSupplyMode>
				HPWRSupply_SetSupplyMode(HPWRSUPPLY_VIS_SUPPLY, HPWRSUPPLY_OFF);
 800223c:	2100      	movs	r1, #0
 800223e:	2001      	movs	r0, #1
 8002240:	f001 fda0 	bl	8003d84 <HPWRSupply_SetSupplyMode>
				uint32 steps = 0;
 8002244:	2300      	movs	r3, #0
 8002246:	603b      	str	r3, [r7, #0]
				HMOTOR_GetCurrentMotorSteps(HMOTOR_WL_SELECT, &steps);
 8002248:	463b      	mov	r3, r7
 800224a:	4619      	mov	r1, r3
 800224c:	2002      	movs	r0, #2
 800224e:	f002 fb69 	bl	8004924 <HMOTOR_GetCurrentMotorSteps>
				MUART_TxString(UART3, "WL Current Steps = ");
 8002252:	492e      	ldr	r1, [pc, #184]	@ (800230c <SCommands_ScanOperation+0x328>)
 8002254:	2002      	movs	r0, #2
 8002256:	f004 fd09 	bl	8006c6c <MUART_TxString>
				MUART_SendIntegerValue(UART3, steps);
 800225a:	683b      	ldr	r3, [r7, #0]
 800225c:	4619      	mov	r1, r3
 800225e:	2002      	movs	r0, #2
 8002260:	f004 fd4e 	bl	8006d00 <MUART_SendIntegerValue>
				MUART_TxChar(UART3, '\n');
 8002264:	210a      	movs	r1, #10
 8002266:	2002      	movs	r0, #2
 8002268:	f004 fc96 	bl	8006b98 <MUART_TxChar>
				MUART_TxString(UART3, "Skipped = ");
 800226c:	4928      	ldr	r1, [pc, #160]	@ (8002310 <SCommands_ScanOperation+0x32c>)
 800226e:	2002      	movs	r0, #2
 8002270:	f004 fcfc 	bl	8006c6c <MUART_TxString>
				MUART_SendIntegerValue(UART3, skipped);
 8002274:	4b27      	ldr	r3, [pc, #156]	@ (8002314 <SCommands_ScanOperation+0x330>)
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	4619      	mov	r1, r3
 800227a:	2002      	movs	r0, #2
 800227c:	f004 fd40 	bl	8006d00 <MUART_SendIntegerValue>
				MUART_TxChar(UART3, '\n');
 8002280:	210a      	movs	r1, #10
 8002282:	2002      	movs	r0, #2
 8002284:	f004 fc88 	bl	8006b98 <MUART_TxChar>

				glbl_uint32FunctionCounter = 0;
 8002288:	4b19      	ldr	r3, [pc, #100]	@ (80022f0 <SCommands_ScanOperation+0x30c>)
 800228a:	2200      	movs	r2, #0
 800228c:	601a      	str	r2, [r3, #0]
				skipped = 0;
 800228e:	4b21      	ldr	r3, [pc, #132]	@ (8002314 <SCommands_ScanOperation+0x330>)
 8002290:	2200      	movs	r2, #0
 8002292:	601a      	str	r2, [r3, #0]
				current_steps = 0.0;
 8002294:	4b20      	ldr	r3, [pc, #128]	@ (8002318 <SCommands_ScanOperation+0x334>)
 8002296:	f04f 0200 	mov.w	r2, #0
 800229a:	601a      	str	r2, [r3, #0]
				flag_UV = 0;
 800229c:	4b19      	ldr	r3, [pc, #100]	@ (8002304 <SCommands_ScanOperation+0x320>)
 800229e:	2200      	movs	r2, #0
 80022a0:	601a      	str	r2, [r3, #0]
				flag_skip = 0;
 80022a2:	4b1e      	ldr	r3, [pc, #120]	@ (800231c <SCommands_ScanOperation+0x338>)
 80022a4:	2200      	movs	r2, #0
 80022a6:	701a      	strb	r2, [r3, #0]
				entry_count = 0;
 80022a8:	4b1d      	ldr	r3, [pc, #116]	@ (8002320 <SCommands_ScanOperation+0x33c>)
 80022aa:	2200      	movs	r2, #0
 80022ac:	601a      	str	r2, [r3, #0]
				past = 0.0;
 80022ae:	4b1d      	ldr	r3, [pc, #116]	@ (8002324 <SCommands_ScanOperation+0x340>)
 80022b0:	f04f 0200 	mov.w	r2, #0
 80022b4:	601a      	str	r2, [r3, #0]
				present = 0.0;
 80022b6:	4b1c      	ldr	r3, [pc, #112]	@ (8002328 <SCommands_ScanOperation+0x344>)
 80022b8:	f04f 0200 	mov.w	r2, #0
 80022bc:	601a      	str	r2, [r3, #0]
				steps = 0;
 80022be:	2300      	movs	r3, #0
 80022c0:	603b      	str	r3, [r7, #0]
				flag_x = 0;
 80022c2:	4b1a      	ldr	r3, [pc, #104]	@ (800232c <SCommands_ScanOperation+0x348>)
 80022c4:	2200      	movs	r2, #0
 80022c6:	701a      	strb	r2, [r3, #0]
				flag_y = 0;
 80022c8:	4b19      	ldr	r3, [pc, #100]	@ (8002330 <SCommands_ScanOperation+0x34c>)
 80022ca:	2200      	movs	r2, #0
 80022cc:	701a      	strb	r2, [r3, #0]
 80022ce:	e006      	b.n	80022de <SCommands_ScanOperation+0x2fa>
		}

	}
	else
	{
		entry_count--;
 80022d0:	4b13      	ldr	r3, [pc, #76]	@ (8002320 <SCommands_ScanOperation+0x33c>)
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	3b01      	subs	r3, #1
 80022d6:	4a12      	ldr	r2, [pc, #72]	@ (8002320 <SCommands_ScanOperation+0x33c>)
 80022d8:	6013      	str	r3, [r2, #0]
 80022da:	e000      	b.n	80022de <SCommands_ScanOperation+0x2fa>
		{
 80022dc:	bf00      	nop
	}
	past = current_steps;
 80022de:	4b0e      	ldr	r3, [pc, #56]	@ (8002318 <SCommands_ScanOperation+0x334>)
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	4a10      	ldr	r2, [pc, #64]	@ (8002324 <SCommands_ScanOperation+0x340>)
 80022e4:	6013      	str	r3, [r2, #0]
}
 80022e6:	bf00      	nop
 80022e8:	3714      	adds	r7, #20
 80022ea:	46bd      	mov	sp, r7
 80022ec:	bd90      	pop	{r4, r7, pc}
 80022ee:	bf00      	nop
 80022f0:	20000674 	.word	0x20000674
 80022f4:	20000634 	.word	0x20000634
 80022f8:	20000638 	.word	0x20000638
 80022fc:	20000644 	.word	0x20000644
 8002300:	43a30000 	.word	0x43a30000
 8002304:	20000678 	.word	0x20000678
 8002308:	2000063c 	.word	0x2000063c
 800230c:	0800c59c 	.word	0x0800c59c
 8002310:	0800c5b0 	.word	0x0800c5b0
 8002314:	20000670 	.word	0x20000670
 8002318:	20000668 	.word	0x20000668
 800231c:	2000066c 	.word	0x2000066c
 8002320:	20000654 	.word	0x20000654
 8002324:	20000658 	.word	0x20000658
 8002328:	2000065c 	.word	0x2000065c
 800232c:	20000664 	.word	0x20000664
 8002330:	2000066d 	.word	0x2000066d

08002334 <SCommands_StartOperation>:
void SCommands_StartOperation         	(uint8* P_uint8ScanParam)
{
 8002334:	b590      	push	{r4, r7, lr}
 8002336:	b089      	sub	sp, #36	@ 0x24
 8002338:	af00      	add	r7, sp, #0
 800233a:	6078      	str	r0, [r7, #4]
	SpectroStatus_SetNewStatus(BUSY);
 800233c:	2001      	movs	r0, #1
 800233e:	f000 fdcf 	bl	8002ee0 <SpectroStatus_SetNewStatus>
	if(P_uint8ScanParam != NULL_PTR)
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	2b00      	cmp	r3, #0
 8002346:	f000 80d2 	beq.w	80024ee <SCommands_StartOperation+0x1ba>
	{
		uint8* P_uint8Token = NULL_PTR;
 800234a:	2300      	movs	r3, #0
 800234c:	61fb      	str	r3, [r7, #28]
		uint8 Loc_uint8Index = 0;
 800234e:	2300      	movs	r3, #0
 8002350:	76fb      	strb	r3, [r7, #27]
		float32 Loc_float32RefIntensity = 0.0;
 8002352:	f04f 0300 	mov.w	r3, #0
 8002356:	613b      	str	r3, [r7, #16]
		float32 Loc_float32SampleIntensity = 0.0;
 8002358:	f04f 0300 	mov.w	r3, #0
 800235c:	60fb      	str	r3, [r7, #12]

		// separate the string input P_uint8ScanParam to three strings
		P_uint8Token = strtok(P_uint8ScanParam, " ");
 800235e:	4967      	ldr	r1, [pc, #412]	@ (80024fc <SCommands_StartOperation+0x1c8>)
 8002360:	6878      	ldr	r0, [r7, #4]
 8002362:	f005 fe49 	bl	8007ff8 <strtok>
 8002366:	61f8      	str	r0, [r7, #28]
		Loc_float32ScanParameters[Loc_uint8Index] = atof(P_uint8Token);
 8002368:	69f8      	ldr	r0, [r7, #28]
 800236a:	f004 fe8e 	bl	800708a <atof>
 800236e:	4602      	mov	r2, r0
 8002370:	460b      	mov	r3, r1
 8002372:	7efc      	ldrb	r4, [r7, #27]
 8002374:	4610      	mov	r0, r2
 8002376:	4619      	mov	r1, r3
 8002378:	f7fe fb98 	bl	8000aac <__aeabi_d2f>
 800237c:	4603      	mov	r3, r0
 800237e:	4a60      	ldr	r2, [pc, #384]	@ (8002500 <SCommands_StartOperation+0x1cc>)
 8002380:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
		Loc_uint8Index++;
 8002384:	7efb      	ldrb	r3, [r7, #27]
 8002386:	3301      	adds	r3, #1
 8002388:	76fb      	strb	r3, [r7, #27]

		while((P_uint8Token != NULL_PTR) && (Loc_uint8Index < 3))
 800238a:	e015      	b.n	80023b8 <SCommands_StartOperation+0x84>
		{
			P_uint8Token = strtok(NULL_PTR, " ");
 800238c:	495b      	ldr	r1, [pc, #364]	@ (80024fc <SCommands_StartOperation+0x1c8>)
 800238e:	2000      	movs	r0, #0
 8002390:	f005 fe32 	bl	8007ff8 <strtok>
 8002394:	61f8      	str	r0, [r7, #28]
			Loc_float32ScanParameters[Loc_uint8Index++] = atof(P_uint8Token);
 8002396:	69f8      	ldr	r0, [r7, #28]
 8002398:	f004 fe77 	bl	800708a <atof>
 800239c:	4602      	mov	r2, r0
 800239e:	460b      	mov	r3, r1
 80023a0:	7ef9      	ldrb	r1, [r7, #27]
 80023a2:	1c48      	adds	r0, r1, #1
 80023a4:	76f8      	strb	r0, [r7, #27]
 80023a6:	460c      	mov	r4, r1
 80023a8:	4610      	mov	r0, r2
 80023aa:	4619      	mov	r1, r3
 80023ac:	f7fe fb7e 	bl	8000aac <__aeabi_d2f>
 80023b0:	4603      	mov	r3, r0
 80023b2:	4a53      	ldr	r2, [pc, #332]	@ (8002500 <SCommands_StartOperation+0x1cc>)
 80023b4:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
		while((P_uint8Token != NULL_PTR) && (Loc_uint8Index < 3))
 80023b8:	69fb      	ldr	r3, [r7, #28]
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d002      	beq.n	80023c4 <SCommands_StartOperation+0x90>
 80023be:	7efb      	ldrb	r3, [r7, #27]
 80023c0:	2b02      	cmp	r3, #2
 80023c2:	d9e3      	bls.n	800238c <SCommands_StartOperation+0x58>
		}

		if(Loc_uint8Index == 3)
 80023c4:	7efb      	ldrb	r3, [r7, #27]
 80023c6:	2b03      	cmp	r3, #3
 80023c8:	f040 8091 	bne.w	80024ee <SCommands_StartOperation+0x1ba>
		{
			float32 temp = 0.0;
 80023cc:	f04f 0300 	mov.w	r3, #0
 80023d0:	617b      	str	r3, [r7, #20]

			if(Loc_float32ScanParameters[0] > Loc_float32ScanParameters[1])
 80023d2:	4b4b      	ldr	r3, [pc, #300]	@ (8002500 <SCommands_StartOperation+0x1cc>)
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	4a4a      	ldr	r2, [pc, #296]	@ (8002500 <SCommands_StartOperation+0x1cc>)
 80023d8:	6852      	ldr	r2, [r2, #4]
 80023da:	4611      	mov	r1, r2
 80023dc:	4618      	mov	r0, r3
 80023de:	f7fe fe7f 	bl	80010e0 <__aeabi_fcmpgt>
 80023e2:	4603      	mov	r3, r0
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d009      	beq.n	80023fc <SCommands_StartOperation+0xc8>
			{
				temp = Loc_float32ScanParameters[0];
 80023e8:	4b45      	ldr	r3, [pc, #276]	@ (8002500 <SCommands_StartOperation+0x1cc>)
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	617b      	str	r3, [r7, #20]
				Loc_float32ScanParameters[0] = Loc_float32ScanParameters[1];
 80023ee:	4b44      	ldr	r3, [pc, #272]	@ (8002500 <SCommands_StartOperation+0x1cc>)
 80023f0:	685b      	ldr	r3, [r3, #4]
 80023f2:	4a43      	ldr	r2, [pc, #268]	@ (8002500 <SCommands_StartOperation+0x1cc>)
 80023f4:	6013      	str	r3, [r2, #0]
				Loc_float32ScanParameters[1] = temp;
 80023f6:	4a42      	ldr	r2, [pc, #264]	@ (8002500 <SCommands_StartOperation+0x1cc>)
 80023f8:	697b      	ldr	r3, [r7, #20]
 80023fa:	6053      	str	r3, [r2, #4]
			}

			HMOTOR_MoveWLSelectMotor(Loc_float32ScanParameters[1]);
 80023fc:	4b40      	ldr	r3, [pc, #256]	@ (8002500 <SCommands_StartOperation+0x1cc>)
 80023fe:	685b      	ldr	r3, [r3, #4]
 8002400:	4618      	mov	r0, r3
 8002402:	f002 f965 	bl	80046d0 <HMOTOR_MoveWLSelectMotor>
			uint32 steps = 0;
 8002406:	2300      	movs	r3, #0
 8002408:	60bb      	str	r3, [r7, #8]
			HMOTOR_GetCurrentMotorSteps(HMOTOR_WL_SELECT, &steps);
 800240a:	f107 0308 	add.w	r3, r7, #8
 800240e:	4619      	mov	r1, r3
 8002410:	2002      	movs	r0, #2
 8002412:	f002 fa87 	bl	8004924 <HMOTOR_GetCurrentMotorSteps>
			MUART_TxString(UART3, "WL Current Steps = ");
 8002416:	493b      	ldr	r1, [pc, #236]	@ (8002504 <SCommands_StartOperation+0x1d0>)
 8002418:	2002      	movs	r0, #2
 800241a:	f004 fc27 	bl	8006c6c <MUART_TxString>
			MUART_SendIntegerValue(UART3, steps);
 800241e:	68bb      	ldr	r3, [r7, #8]
 8002420:	4619      	mov	r1, r3
 8002422:	2002      	movs	r0, #2
 8002424:	f004 fc6c 	bl	8006d00 <MUART_SendIntegerValue>
			MUART_TxChar(UART3, '\n');
 8002428:	210a      	movs	r1, #10
 800242a:	2002      	movs	r0, #2
 800242c:	f004 fbb4 	bl	8006b98 <MUART_TxChar>

			HPWRSupply_SetSupplyMode(HPWRSUPPLY_UV_SUPPLY, HPWRSUPPLY_ON);
 8002430:	2101      	movs	r1, #1
 8002432:	2000      	movs	r0, #0
 8002434:	f001 fca6 	bl	8003d84 <HPWRSupply_SetSupplyMode>
			HPWRSupply_SetSupplyMode(HPWRSUPPLY_VIS_SUPPLY, HPWRSUPPLY_ON);
 8002438:	2101      	movs	r1, #1
 800243a:	2001      	movs	r0, #1
 800243c:	f001 fca2 	bl	8003d84 <HPWRSupply_SetSupplyMode>

			if(Loc_float32ScanParameters[1] >= 326)
 8002440:	4b2f      	ldr	r3, [pc, #188]	@ (8002500 <SCommands_StartOperation+0x1cc>)
 8002442:	685b      	ldr	r3, [r3, #4]
 8002444:	4930      	ldr	r1, [pc, #192]	@ (8002508 <SCommands_StartOperation+0x1d4>)
 8002446:	4618      	mov	r0, r3
 8002448:	f7fe fe40 	bl	80010cc <__aeabi_fcmpge>
 800244c:	4603      	mov	r3, r0
 800244e:	2b00      	cmp	r3, #0
 8002450:	d003      	beq.n	800245a <SCommands_StartOperation+0x126>
			{
				HMOTOR_MoveLampMotor(HMOTOR_LAMP_VIS);
 8002452:	2001      	movs	r0, #1
 8002454:	f001 ff58 	bl	8004308 <HMOTOR_MoveLampMotor>
 8002458:	e002      	b.n	8002460 <SCommands_StartOperation+0x12c>
			}
			else
			{
				HMOTOR_MoveLampMotor(HMOTOR_LAMP_UV);
 800245a:	2000      	movs	r0, #0
 800245c:	f001 ff54 	bl	8004308 <HMOTOR_MoveLampMotor>
			}

			read_reference_voltage(&Loc_float32RefIntensity, &gain_ref);
 8002460:	f107 0310 	add.w	r3, r7, #16
 8002464:	4929      	ldr	r1, [pc, #164]	@ (800250c <SCommands_StartOperation+0x1d8>)
 8002466:	4618      	mov	r0, r3
 8002468:	f000 fb7a 	bl	8002b60 <read_reference_voltage>
			read_sample_voltage(&Loc_float32SampleIntensity, &gain_sample);
 800246c:	f107 030c 	add.w	r3, r7, #12
 8002470:	4927      	ldr	r1, [pc, #156]	@ (8002510 <SCommands_StartOperation+0x1dc>)
 8002472:	4618      	mov	r0, r3
 8002474:	f000 fc54 	bl	8002d20 <read_sample_voltage>

			HESP32_SendIntensities(Loc_float32RefIntensity, Loc_float32SampleIntensity);
 8002478:	693b      	ldr	r3, [r7, #16]
 800247a:	68fa      	ldr	r2, [r7, #12]
 800247c:	4611      	mov	r1, r2
 800247e:	4618      	mov	r0, r3
 8002480:	f001 f930 	bl	80036e4 <HESP32_SendIntensities>

			glbl_uint32NoOfRead = roundf((Loc_float32ScanParameters[1] - Loc_float32ScanParameters[0])\
 8002484:	4b1e      	ldr	r3, [pc, #120]	@ (8002500 <SCommands_StartOperation+0x1cc>)
 8002486:	685b      	ldr	r3, [r3, #4]
 8002488:	4a1d      	ldr	r2, [pc, #116]	@ (8002500 <SCommands_StartOperation+0x1cc>)
 800248a:	6812      	ldr	r2, [r2, #0]
 800248c:	4611      	mov	r1, r2
 800248e:	4618      	mov	r0, r3
 8002490:	f7fe fb60 	bl	8000b54 <__aeabi_fsub>
 8002494:	4603      	mov	r3, r0
 8002496:	461a      	mov	r2, r3
					/ Loc_float32ScanParameters[2]);
 8002498:	4b19      	ldr	r3, [pc, #100]	@ (8002500 <SCommands_StartOperation+0x1cc>)
 800249a:	689b      	ldr	r3, [r3, #8]
			glbl_uint32NoOfRead = roundf((Loc_float32ScanParameters[1] - Loc_float32ScanParameters[0])\
 800249c:	4619      	mov	r1, r3
 800249e:	4610      	mov	r0, r2
 80024a0:	f7fe fd16 	bl	8000ed0 <__aeabi_fdiv>
 80024a4:	4603      	mov	r3, r0
 80024a6:	4618      	mov	r0, r3
 80024a8:	f009 f968 	bl	800b77c <roundf>
 80024ac:	4603      	mov	r3, r0
 80024ae:	4618      	mov	r0, r3
 80024b0:	f7fe fe46 	bl	8001140 <__aeabi_f2uiz>
 80024b4:	4603      	mov	r3, r0
 80024b6:	4a17      	ldr	r2, [pc, #92]	@ (8002514 <SCommands_StartOperation+0x1e0>)
 80024b8:	6013      	str	r3, [r2, #0]
			//glbl_uint32NoOfRead--;


			HMOTOR_GetStepsPerNm(&de7k);
 80024ba:	4817      	ldr	r0, [pc, #92]	@ (8002518 <SCommands_StartOperation+0x1e4>)
 80024bc:	f002 faf2 	bl	8004aa4 <HMOTOR_GetStepsPerNm>
			glbl_float32StepsPerReading = Loc_float32ScanParameters[2] * de7k;
 80024c0:	4b0f      	ldr	r3, [pc, #60]	@ (8002500 <SCommands_StartOperation+0x1cc>)
 80024c2:	689b      	ldr	r3, [r3, #8]
 80024c4:	4a14      	ldr	r2, [pc, #80]	@ (8002518 <SCommands_StartOperation+0x1e4>)
 80024c6:	6812      	ldr	r2, [r2, #0]
 80024c8:	4611      	mov	r1, r2
 80024ca:	4618      	mov	r0, r3
 80024cc:	f7fe fc4c 	bl	8000d68 <__aeabi_fmul>
 80024d0:	4603      	mov	r3, r0
 80024d2:	461a      	mov	r2, r3
 80024d4:	4b11      	ldr	r3, [pc, #68]	@ (800251c <SCommands_StartOperation+0x1e8>)
 80024d6:	601a      	str	r2, [r3, #0]
			MGPTMR_SetTimerUpdateCallbackFunc(MGPTMR2, SCommands_ScanOperation);
 80024d8:	4911      	ldr	r1, [pc, #68]	@ (8002520 <SCommands_StartOperation+0x1ec>)
 80024da:	2000      	movs	r0, #0
 80024dc:	f003 f972 	bl	80057c4 <MGPTMR_SetTimerUpdateCallbackFunc>
			MGPTMR_SetTimerPeriod(MGPTMR2, 20);
 80024e0:	2114      	movs	r1, #20
 80024e2:	2000      	movs	r0, #0
 80024e4:	f003 f946 	bl	8005774 <MGPTMR_SetTimerPeriod>
			MGPTMR_StartTimer(MGPTMR2);
 80024e8:	2000      	movs	r0, #0
 80024ea:	f003 f909 	bl	8005700 <MGPTMR_StartTimer>
	}
	else
	{
		/*Do nothing*/
	}
	SpectroStatus_SetNewStatus(IDLE);
 80024ee:	2000      	movs	r0, #0
 80024f0:	f000 fcf6 	bl	8002ee0 <SpectroStatus_SetNewStatus>
}
 80024f4:	bf00      	nop
 80024f6:	3724      	adds	r7, #36	@ 0x24
 80024f8:	46bd      	mov	sp, r7
 80024fa:	bd90      	pop	{r4, r7, pc}
 80024fc:	0800c554 	.word	0x0800c554
 8002500:	20000644 	.word	0x20000644
 8002504:	0800c59c 	.word	0x0800c59c
 8002508:	43a30000 	.word	0x43a30000
 800250c:	20000634 	.word	0x20000634
 8002510:	20000638 	.word	0x20000638
 8002514:	2000063c 	.word	0x2000063c
 8002518:	20000650 	.word	0x20000650
 800251c:	20000640 	.word	0x20000640
 8002520:	08001fe5 	.word	0x08001fe5

08002524 <SCommands_SetReferenceGain>:

void SCommands_SetReferenceGain(uint8* P_uint8GainToBeSet)
{
 8002524:	b580      	push	{r7, lr}
 8002526:	b084      	sub	sp, #16
 8002528:	af00      	add	r7, sp, #0
 800252a:	6078      	str	r0, [r7, #4]
	SpectroStatus_SetNewStatus(BUSY);
 800252c:	2001      	movs	r0, #1
 800252e:	f000 fcd7 	bl	8002ee0 <SpectroStatus_SetNewStatus>
	if(P_uint8GainToBeSet != NULL_PTR)
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	2b00      	cmp	r3, #0
 8002536:	d011      	beq.n	800255c <SCommands_SetReferenceGain+0x38>
	{
		float32 Loc_uint32GainToBeSet = (float32)(atof(P_uint8GainToBeSet));
 8002538:	6878      	ldr	r0, [r7, #4]
 800253a:	f004 fda6 	bl	800708a <atof>
 800253e:	4602      	mov	r2, r0
 8002540:	460b      	mov	r3, r1
 8002542:	4610      	mov	r0, r2
 8002544:	4619      	mov	r1, r3
 8002546:	f7fe fab1 	bl	8000aac <__aeabi_d2f>
 800254a:	4603      	mov	r3, r0
 800254c:	60fb      	str	r3, [r7, #12]
		Set_Reference_Gain(Loc_uint32GainToBeSet);
 800254e:	68f8      	ldr	r0, [r7, #12]
 8002550:	f001 fa78 	bl	8003a44 <Set_Reference_Gain>
		HESP32_SendCommand("applied");
 8002554:	4806      	ldr	r0, [pc, #24]	@ (8002570 <SCommands_SetReferenceGain+0x4c>)
 8002556:	f000 ffc5 	bl	80034e4 <HESP32_SendCommand>
 800255a:	e002      	b.n	8002562 <SCommands_SetReferenceGain+0x3e>
	}
	else
	{
		HESP32_SendCommand("not applied");
 800255c:	4805      	ldr	r0, [pc, #20]	@ (8002574 <SCommands_SetReferenceGain+0x50>)
 800255e:	f000 ffc1 	bl	80034e4 <HESP32_SendCommand>
	}
	SpectroStatus_SetNewStatus(IDLE);
 8002562:	2000      	movs	r0, #0
 8002564:	f000 fcbc 	bl	8002ee0 <SpectroStatus_SetNewStatus>
}
 8002568:	bf00      	nop
 800256a:	3710      	adds	r7, #16
 800256c:	46bd      	mov	sp, r7
 800256e:	bd80      	pop	{r7, pc}
 8002570:	0800c5bc 	.word	0x0800c5bc
 8002574:	0800c5c4 	.word	0x0800c5c4

08002578 <SCommands_SetSampleGain>:
void SCommands_SetSampleGain(uint8* P_uint8GainToBeSet)
{
 8002578:	b580      	push	{r7, lr}
 800257a:	b084      	sub	sp, #16
 800257c:	af00      	add	r7, sp, #0
 800257e:	6078      	str	r0, [r7, #4]
	SpectroStatus_SetNewStatus(BUSY);
 8002580:	2001      	movs	r0, #1
 8002582:	f000 fcad 	bl	8002ee0 <SpectroStatus_SetNewStatus>
	if(P_uint8GainToBeSet != NULL_PTR)
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	2b00      	cmp	r3, #0
 800258a:	d011      	beq.n	80025b0 <SCommands_SetSampleGain+0x38>
	{
		float32 Loc_uint32GainToBeSet = (float32)(atof(P_uint8GainToBeSet));
 800258c:	6878      	ldr	r0, [r7, #4]
 800258e:	f004 fd7c 	bl	800708a <atof>
 8002592:	4602      	mov	r2, r0
 8002594:	460b      	mov	r3, r1
 8002596:	4610      	mov	r0, r2
 8002598:	4619      	mov	r1, r3
 800259a:	f7fe fa87 	bl	8000aac <__aeabi_d2f>
 800259e:	4603      	mov	r3, r0
 80025a0:	60fb      	str	r3, [r7, #12]
		Set_Sample_Gain(Loc_uint32GainToBeSet);
 80025a2:	68f8      	ldr	r0, [r7, #12]
 80025a4:	f001 fa2c 	bl	8003a00 <Set_Sample_Gain>
		HESP32_SendCommand("applied");
 80025a8:	4806      	ldr	r0, [pc, #24]	@ (80025c4 <SCommands_SetSampleGain+0x4c>)
 80025aa:	f000 ff9b 	bl	80034e4 <HESP32_SendCommand>
 80025ae:	e002      	b.n	80025b6 <SCommands_SetSampleGain+0x3e>
	}
	else
	{
		HESP32_SendCommand("not applied");
 80025b0:	4805      	ldr	r0, [pc, #20]	@ (80025c8 <SCommands_SetSampleGain+0x50>)
 80025b2:	f000 ff97 	bl	80034e4 <HESP32_SendCommand>
	}
	SpectroStatus_SetNewStatus(IDLE);
 80025b6:	2000      	movs	r0, #0
 80025b8:	f000 fc92 	bl	8002ee0 <SpectroStatus_SetNewStatus>
}
 80025bc:	bf00      	nop
 80025be:	3710      	adds	r7, #16
 80025c0:	46bd      	mov	sp, r7
 80025c2:	bd80      	pop	{r7, pc}
 80025c4:	0800c5bc 	.word	0x0800c5bc
 80025c8:	0800c5c4 	.word	0x0800c5c4

080025cc <SCommands_MoveFilterRight>:

void SCommands_MoveFilterRight(uint8* P_uint8FilterSteps)
{
 80025cc:	b580      	push	{r7, lr}
 80025ce:	b084      	sub	sp, #16
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	6078      	str	r0, [r7, #4]
	SpectroStatus_SetNewStatus(BUSY);
 80025d4:	2001      	movs	r0, #1
 80025d6:	f000 fc83 	bl	8002ee0 <SpectroStatus_SetNewStatus>
	if(P_uint8FilterSteps != NULL_PTR)
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d00e      	beq.n	80025fe <SCommands_MoveFilterRight+0x32>
	{
		uint32 Loc_uint32FilterSteps = atoi(P_uint8FilterSteps);
 80025e0:	6878      	ldr	r0, [r7, #4]
 80025e2:	f004 fd55 	bl	8007090 <atoi>
 80025e6:	4603      	mov	r3, r0
 80025e8:	60fb      	str	r3, [r7, #12]
		HMOTOR_Step(HMOTOR_FILTER_SELECT, Loc_uint32FilterSteps, HMOTORS_CLKWISE_DIRECTION, 4);
 80025ea:	2304      	movs	r3, #4
 80025ec:	2201      	movs	r2, #1
 80025ee:	68f9      	ldr	r1, [r7, #12]
 80025f0:	2001      	movs	r0, #1
 80025f2:	f001 fdfb 	bl	80041ec <HMOTOR_Step>
		HESP32_SendCommand("moved");
 80025f6:	4807      	ldr	r0, [pc, #28]	@ (8002614 <SCommands_MoveFilterRight+0x48>)
 80025f8:	f000 ff74 	bl	80034e4 <HESP32_SendCommand>
 80025fc:	e002      	b.n	8002604 <SCommands_MoveFilterRight+0x38>
	}
	else
	{
		HESP32_SendCommand("failed to move");
 80025fe:	4806      	ldr	r0, [pc, #24]	@ (8002618 <SCommands_MoveFilterRight+0x4c>)
 8002600:	f000 ff70 	bl	80034e4 <HESP32_SendCommand>
	}
	SpectroStatus_SetNewStatus(IDLE);
 8002604:	2000      	movs	r0, #0
 8002606:	f000 fc6b 	bl	8002ee0 <SpectroStatus_SetNewStatus>
}
 800260a:	bf00      	nop
 800260c:	3710      	adds	r7, #16
 800260e:	46bd      	mov	sp, r7
 8002610:	bd80      	pop	{r7, pc}
 8002612:	bf00      	nop
 8002614:	0800c538 	.word	0x0800c538
 8002618:	0800c540 	.word	0x0800c540

0800261c <SCommands_MoveFilterLeft>:
void SCommands_MoveFilterLeft(uint8* P_uint8FilterSteps)
{
 800261c:	b580      	push	{r7, lr}
 800261e:	b084      	sub	sp, #16
 8002620:	af00      	add	r7, sp, #0
 8002622:	6078      	str	r0, [r7, #4]
	SpectroStatus_SetNewStatus(BUSY);
 8002624:	2001      	movs	r0, #1
 8002626:	f000 fc5b 	bl	8002ee0 <SpectroStatus_SetNewStatus>
	if(P_uint8FilterSteps != NULL_PTR)
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	2b00      	cmp	r3, #0
 800262e:	d00e      	beq.n	800264e <SCommands_MoveFilterLeft+0x32>
	{
		uint32 Loc_uint32FilterSteps = atoi(P_uint8FilterSteps);
 8002630:	6878      	ldr	r0, [r7, #4]
 8002632:	f004 fd2d 	bl	8007090 <atoi>
 8002636:	4603      	mov	r3, r0
 8002638:	60fb      	str	r3, [r7, #12]
		HMOTOR_Step(HMOTOR_FILTER_SELECT, Loc_uint32FilterSteps, HMOTORS_CCLKWISE_DIRECTION, 4);
 800263a:	2304      	movs	r3, #4
 800263c:	2202      	movs	r2, #2
 800263e:	68f9      	ldr	r1, [r7, #12]
 8002640:	2001      	movs	r0, #1
 8002642:	f001 fdd3 	bl	80041ec <HMOTOR_Step>
		HESP32_SendCommand("moved");
 8002646:	4807      	ldr	r0, [pc, #28]	@ (8002664 <SCommands_MoveFilterLeft+0x48>)
 8002648:	f000 ff4c 	bl	80034e4 <HESP32_SendCommand>
 800264c:	e002      	b.n	8002654 <SCommands_MoveFilterLeft+0x38>
	}
	else
	{
		HESP32_SendCommand("failed to move");
 800264e:	4806      	ldr	r0, [pc, #24]	@ (8002668 <SCommands_MoveFilterLeft+0x4c>)
 8002650:	f000 ff48 	bl	80034e4 <HESP32_SendCommand>
	}
	SpectroStatus_SetNewStatus(IDLE);
 8002654:	2000      	movs	r0, #0
 8002656:	f000 fc43 	bl	8002ee0 <SpectroStatus_SetNewStatus>
}
 800265a:	bf00      	nop
 800265c:	3710      	adds	r7, #16
 800265e:	46bd      	mov	sp, r7
 8002660:	bd80      	pop	{r7, pc}
 8002662:	bf00      	nop
 8002664:	0800c538 	.word	0x0800c538
 8002668:	0800c540 	.word	0x0800c540

0800266c <SCommands_SelectFilter>:
void SCommands_SelectFilter(uint8* P_uint8FilterSelect)
{
 800266c:	b580      	push	{r7, lr}
 800266e:	b084      	sub	sp, #16
 8002670:	af00      	add	r7, sp, #0
 8002672:	6078      	str	r0, [r7, #4]
	SpectroStatus_SetNewStatus(BUSY);
 8002674:	2001      	movs	r0, #1
 8002676:	f000 fc33 	bl	8002ee0 <SpectroStatus_SetNewStatus>
	if(P_uint8FilterSelect != NULL_PTR)
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	2b00      	cmp	r3, #0
 800267e:	d00c      	beq.n	800269a <SCommands_SelectFilter+0x2e>
	{
		HMOTOR_Filter_Select_t Loc_uint8FilterSelect = (P_uint8FilterSelect[1] - '0') - 1;
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	3301      	adds	r3, #1
 8002684:	781b      	ldrb	r3, [r3, #0]
 8002686:	3b31      	subs	r3, #49	@ 0x31
 8002688:	73fb      	strb	r3, [r7, #15]
		HMOTOR_MoveFilterMotor(Loc_uint8FilterSelect);
 800268a:	7bfb      	ldrb	r3, [r7, #15]
 800268c:	4618      	mov	r0, r3
 800268e:	f001 fe6d 	bl	800436c <HMOTOR_MoveFilterMotor>
		HESP32_SendCommand("moved");
 8002692:	4807      	ldr	r0, [pc, #28]	@ (80026b0 <SCommands_SelectFilter+0x44>)
 8002694:	f000 ff26 	bl	80034e4 <HESP32_SendCommand>
 8002698:	e002      	b.n	80026a0 <SCommands_SelectFilter+0x34>
	}
	else
	{
		HESP32_SendCommand("failed to move");
 800269a:	4806      	ldr	r0, [pc, #24]	@ (80026b4 <SCommands_SelectFilter+0x48>)
 800269c:	f000 ff22 	bl	80034e4 <HESP32_SendCommand>
	}
	SpectroStatus_SetNewStatus(IDLE);
 80026a0:	2000      	movs	r0, #0
 80026a2:	f000 fc1d 	bl	8002ee0 <SpectroStatus_SetNewStatus>
}
 80026a6:	bf00      	nop
 80026a8:	3710      	adds	r7, #16
 80026aa:	46bd      	mov	sp, r7
 80026ac:	bd80      	pop	{r7, pc}
 80026ae:	bf00      	nop
 80026b0:	0800c538 	.word	0x0800c538
 80026b4:	0800c540 	.word	0x0800c540

080026b8 <SCommands_SelectGratingWL>:

void SCommands_SelectGratingWL(uint8* P_uint8WL)
{
 80026b8:	b580      	push	{r7, lr}
 80026ba:	b084      	sub	sp, #16
 80026bc:	af00      	add	r7, sp, #0
 80026be:	6078      	str	r0, [r7, #4]
	SpectroStatus_SetNewStatus(BUSY);
 80026c0:	2001      	movs	r0, #1
 80026c2:	f000 fc0d 	bl	8002ee0 <SpectroStatus_SetNewStatus>
	if(P_uint8WL != NULL_PTR)
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d011      	beq.n	80026f0 <SCommands_SelectGratingWL+0x38>
	{
		float32 Loc_float32WL = atof(P_uint8WL);
 80026cc:	6878      	ldr	r0, [r7, #4]
 80026ce:	f004 fcdc 	bl	800708a <atof>
 80026d2:	4602      	mov	r2, r0
 80026d4:	460b      	mov	r3, r1
 80026d6:	4610      	mov	r0, r2
 80026d8:	4619      	mov	r1, r3
 80026da:	f7fe f9e7 	bl	8000aac <__aeabi_d2f>
 80026de:	4603      	mov	r3, r0
 80026e0:	60fb      	str	r3, [r7, #12]
		HMOTOR_MoveWLSelectMotor(Loc_float32WL);
 80026e2:	68f8      	ldr	r0, [r7, #12]
 80026e4:	f001 fff4 	bl	80046d0 <HMOTOR_MoveWLSelectMotor>
		HESP32_SendCommand("moved");
 80026e8:	4806      	ldr	r0, [pc, #24]	@ (8002704 <SCommands_SelectGratingWL+0x4c>)
 80026ea:	f000 fefb 	bl	80034e4 <HESP32_SendCommand>
 80026ee:	e002      	b.n	80026f6 <SCommands_SelectGratingWL+0x3e>
	}
	else
	{
		HESP32_SendCommand("failed to move");
 80026f0:	4805      	ldr	r0, [pc, #20]	@ (8002708 <SCommands_SelectGratingWL+0x50>)
 80026f2:	f000 fef7 	bl	80034e4 <HESP32_SendCommand>
	}
	SpectroStatus_SetNewStatus(IDLE);
 80026f6:	2000      	movs	r0, #0
 80026f8:	f000 fbf2 	bl	8002ee0 <SpectroStatus_SetNewStatus>
}
 80026fc:	bf00      	nop
 80026fe:	3710      	adds	r7, #16
 8002700:	46bd      	mov	sp, r7
 8002702:	bd80      	pop	{r7, pc}
 8002704:	0800c538 	.word	0x0800c538
 8002708:	0800c540 	.word	0x0800c540

0800270c <SCommands_MoveGratingLeft>:
void SCommands_MoveGratingLeft(uint8* P_uint8WLSteps)
{
 800270c:	b580      	push	{r7, lr}
 800270e:	b084      	sub	sp, #16
 8002710:	af00      	add	r7, sp, #0
 8002712:	6078      	str	r0, [r7, #4]
	SpectroStatus_SetNewStatus(BUSY);
 8002714:	2001      	movs	r0, #1
 8002716:	f000 fbe3 	bl	8002ee0 <SpectroStatus_SetNewStatus>
	if(P_uint8WLSteps != NULL_PTR)
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	2b00      	cmp	r3, #0
 800271e:	d00e      	beq.n	800273e <SCommands_MoveGratingLeft+0x32>
	{
		uint32 Loc_uint32WLSteps = atoi(P_uint8WLSteps);
 8002720:	6878      	ldr	r0, [r7, #4]
 8002722:	f004 fcb5 	bl	8007090 <atoi>
 8002726:	4603      	mov	r3, r0
 8002728:	60fb      	str	r3, [r7, #12]
		HMOTOR_Step(HMOTOR_WL_SELECT, Loc_uint32WLSteps, HMOTORS_CCLKWISE_DIRECTION, 4);
 800272a:	2304      	movs	r3, #4
 800272c:	2202      	movs	r2, #2
 800272e:	68f9      	ldr	r1, [r7, #12]
 8002730:	2002      	movs	r0, #2
 8002732:	f001 fd5b 	bl	80041ec <HMOTOR_Step>
		HESP32_SendCommand("moved");
 8002736:	4807      	ldr	r0, [pc, #28]	@ (8002754 <SCommands_MoveGratingLeft+0x48>)
 8002738:	f000 fed4 	bl	80034e4 <HESP32_SendCommand>
 800273c:	e002      	b.n	8002744 <SCommands_MoveGratingLeft+0x38>
	}
	else
	{
		HESP32_SendCommand("failed to move");
 800273e:	4806      	ldr	r0, [pc, #24]	@ (8002758 <SCommands_MoveGratingLeft+0x4c>)
 8002740:	f000 fed0 	bl	80034e4 <HESP32_SendCommand>
	}
	SpectroStatus_SetNewStatus(IDLE);
 8002744:	2000      	movs	r0, #0
 8002746:	f000 fbcb 	bl	8002ee0 <SpectroStatus_SetNewStatus>
}
 800274a:	bf00      	nop
 800274c:	3710      	adds	r7, #16
 800274e:	46bd      	mov	sp, r7
 8002750:	bd80      	pop	{r7, pc}
 8002752:	bf00      	nop
 8002754:	0800c538 	.word	0x0800c538
 8002758:	0800c540 	.word	0x0800c540

0800275c <SCommands_MoveGratingRight>:
void SCommands_MoveGratingRight(uint8* P_uint8WLSteps)
{
 800275c:	b580      	push	{r7, lr}
 800275e:	b084      	sub	sp, #16
 8002760:	af00      	add	r7, sp, #0
 8002762:	6078      	str	r0, [r7, #4]
	SpectroStatus_SetNewStatus(BUSY);
 8002764:	2001      	movs	r0, #1
 8002766:	f000 fbbb 	bl	8002ee0 <SpectroStatus_SetNewStatus>
	if(P_uint8WLSteps != NULL_PTR)
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	2b00      	cmp	r3, #0
 800276e:	d00e      	beq.n	800278e <SCommands_MoveGratingRight+0x32>
	{
		uint32 Loc_uint32WLSteps = atoi(P_uint8WLSteps);
 8002770:	6878      	ldr	r0, [r7, #4]
 8002772:	f004 fc8d 	bl	8007090 <atoi>
 8002776:	4603      	mov	r3, r0
 8002778:	60fb      	str	r3, [r7, #12]
		HMOTOR_Step(HMOTOR_WL_SELECT, Loc_uint32WLSteps, HMOTORS_CLKWISE_DIRECTION, 4);
 800277a:	2304      	movs	r3, #4
 800277c:	2201      	movs	r2, #1
 800277e:	68f9      	ldr	r1, [r7, #12]
 8002780:	2002      	movs	r0, #2
 8002782:	f001 fd33 	bl	80041ec <HMOTOR_Step>
		HESP32_SendCommand("moved");
 8002786:	4807      	ldr	r0, [pc, #28]	@ (80027a4 <SCommands_MoveGratingRight+0x48>)
 8002788:	f000 feac 	bl	80034e4 <HESP32_SendCommand>
 800278c:	e002      	b.n	8002794 <SCommands_MoveGratingRight+0x38>
	}
	else
	{
		HESP32_SendCommand("failed to move");
 800278e:	4806      	ldr	r0, [pc, #24]	@ (80027a8 <SCommands_MoveGratingRight+0x4c>)
 8002790:	f000 fea8 	bl	80034e4 <HESP32_SendCommand>
	}
	SpectroStatus_SetNewStatus(IDLE);
 8002794:	2000      	movs	r0, #0
 8002796:	f000 fba3 	bl	8002ee0 <SpectroStatus_SetNewStatus>
}
 800279a:	bf00      	nop
 800279c:	3710      	adds	r7, #16
 800279e:	46bd      	mov	sp, r7
 80027a0:	bd80      	pop	{r7, pc}
 80027a2:	bf00      	nop
 80027a4:	0800c538 	.word	0x0800c538
 80027a8:	0800c540 	.word	0x0800c540

080027ac <SPECTRO_InitSystem>:
#include "../../APP/SpectroStatus/SpectroStatus_Interface.h"
#include "../../APP/Signal_Conditioning/signal_conditioning.h"


Std_ReturnType SPECTRO_InitSystem(void)
{
 80027ac:	b580      	push	{r7, lr}
 80027ae:	b082      	sub	sp, #8
 80027b0:	af00      	add	r7, sp, #0
	SpectroStatus_SetNewStatus(INITIALIZING);
 80027b2:	2002      	movs	r0, #2
 80027b4:	f000 fb94 	bl	8002ee0 <SpectroStatus_SetNewStatus>
	Std_ReturnType Loc_uint8InitStatus = E_NOT_OK;
 80027b8:	2301      	movs	r3, #1
 80027ba:	71fb      	strb	r3, [r7, #7]
	Loc_uint8InitStatus = SPECTRO_InitSoftware();
 80027bc:	f000 f81c 	bl	80027f8 <SPECTRO_InitSoftware>
 80027c0:	4603      	mov	r3, r0
 80027c2:	71fb      	strb	r3, [r7, #7]
	if(Loc_uint8InitStatus == E_OK)
 80027c4:	79fb      	ldrb	r3, [r7, #7]
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d10e      	bne.n	80027e8 <SPECTRO_InitSystem+0x3c>
	{
		Loc_uint8InitStatus = SPECTRO_InitHardware();
 80027ca:	f000 f877 	bl	80028bc <SPECTRO_InitHardware>
 80027ce:	4603      	mov	r3, r0
 80027d0:	71fb      	strb	r3, [r7, #7]
		if(Loc_uint8InitStatus == E_OK)
 80027d2:	79fb      	ldrb	r3, [r7, #7]
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d103      	bne.n	80027e0 <SPECTRO_InitSystem+0x34>
		{
			SpectroStatus_SetNewStatus(IDLE);
 80027d8:	2000      	movs	r0, #0
 80027da:	f000 fb81 	bl	8002ee0 <SpectroStatus_SetNewStatus>
 80027de:	e006      	b.n	80027ee <SPECTRO_InitSystem+0x42>
		}
		else
		{
			SpectroStatus_SetNewStatus(ERROR_INITIALIZING);
 80027e0:	2003      	movs	r0, #3
 80027e2:	f000 fb7d 	bl	8002ee0 <SpectroStatus_SetNewStatus>
 80027e6:	e002      	b.n	80027ee <SPECTRO_InitSystem+0x42>
		}
	}
	else
	{
		SpectroStatus_SetNewStatus(ERROR_INITIALIZING);
 80027e8:	2003      	movs	r0, #3
 80027ea:	f000 fb79 	bl	8002ee0 <SpectroStatus_SetNewStatus>
	}
	return Loc_uint8InitStatus;
 80027ee:	79fb      	ldrb	r3, [r7, #7]
}
 80027f0:	4618      	mov	r0, r3
 80027f2:	3708      	adds	r7, #8
 80027f4:	46bd      	mov	sp, r7
 80027f6:	bd80      	pop	{r7, pc}

080027f8 <SPECTRO_InitSoftware>:

Std_ReturnType SPECTRO_InitSoftware(void)
{
 80027f8:	b580      	push	{r7, lr}
 80027fa:	b082      	sub	sp, #8
 80027fc:	af00      	add	r7, sp, #0
	/***********************************Initialize System Clock***********************************/
	MRCC_InitClock();
 80027fe:	f003 fbe1 	bl	8005fc4 <MRCC_InitClock>

	/***********************************Enable Peripherals' clocks***********************************/

	MRCC_EnablePeripheralClock              (MRCC_APB2,MRCC_APB2_IOPA_EN);
 8002802:	2102      	movs	r1, #2
 8002804:	2003      	movs	r0, #3
 8002806:	f003 fc25 	bl	8006054 <MRCC_EnablePeripheralClock>
	MRCC_EnablePeripheralClock              (MRCC_APB2,MRCC_APB2_IOPB_EN);
 800280a:	2103      	movs	r1, #3
 800280c:	2003      	movs	r0, #3
 800280e:	f003 fc21 	bl	8006054 <MRCC_EnablePeripheralClock>
	MRCC_EnablePeripheralClock              (MRCC_APB2, MRCC_APB2_IOPC_EN);
 8002812:	2104      	movs	r1, #4
 8002814:	2003      	movs	r0, #3
 8002816:	f003 fc1d 	bl	8006054 <MRCC_EnablePeripheralClock>
	MRCC_EnablePeripheralClock              (MRCC_APB2, MRCC_APB2_AFIO_EN);
 800281a:	2100      	movs	r1, #0
 800281c:	2003      	movs	r0, #3
 800281e:	f003 fc19 	bl	8006054 <MRCC_EnablePeripheralClock>
	MRCC_EnablePeripheralClock              (MRCC_APB1, MRCC_APB1_SPI2_EN);
 8002822:	210e      	movs	r1, #14
 8002824:	2002      	movs	r0, #2
 8002826:	f003 fc15 	bl	8006054 <MRCC_EnablePeripheralClock>
	MRCC_EnablePeripheralClock              (MRCC_APB1, MRCC_APB1_TIM2_EN);
 800282a:	2100      	movs	r1, #0
 800282c:	2002      	movs	r0, #2
 800282e:	f003 fc11 	bl	8006054 <MRCC_EnablePeripheralClock>


	/***********************************Setting Interrupts' Priorities***********************************/
	MSCB_SetPriorityGrouping                (MSCB_PRIORITY_GROUP_4_SUB_0);
 8002832:	4821      	ldr	r0, [pc, #132]	@ (80028b8 <SPECTRO_InitSoftware+0xc0>)
 8002834:	f003 fe56 	bl	80064e4 <MSCB_SetPriorityGrouping>
	MNVIC_SetInterruptPriority              (MNVIC_EXTI15_10, 0, 0);
 8002838:	2200      	movs	r2, #0
 800283a:	2100      	movs	r1, #0
 800283c:	2028      	movs	r0, #40	@ 0x28
 800283e:	f003 fb57 	bl	8005ef0 <MNVIC_SetInterruptPriority>
	MNVIC_SetInterruptPriority              (MNVIC_USART3, 1, 0);
 8002842:	2200      	movs	r2, #0
 8002844:	2101      	movs	r1, #1
 8002846:	2027      	movs	r0, #39	@ 0x27
 8002848:	f003 fb52 	bl	8005ef0 <MNVIC_SetInterruptPriority>
	MNVIC_SetInterruptPriority				(MNVIC_TIM5, 2, 0);
 800284c:	2200      	movs	r2, #0
 800284e:	2102      	movs	r1, #2
 8002850:	2032      	movs	r0, #50	@ 0x32
 8002852:	f003 fb4d 	bl	8005ef0 <MNVIC_SetInterruptPriority>

	MGPIO_SetPinMode(MGPIO_PORTA, MGPIO_PIN8, MGPIO_OUTPUT_PUSH_PULL_2MHZ);
 8002856:	2202      	movs	r2, #2
 8002858:	2108      	movs	r1, #8
 800285a:	2000      	movs	r0, #0
 800285c:	f002 fc7c 	bl	8005158 <MGPIO_SetPinMode>
	MGPIO_SetPinMode(MGPIO_PORTA, MGPIO_PIN2, MGPIO_OUTPUT_PUSH_PULL_2MHZ);
 8002860:	2202      	movs	r2, #2
 8002862:	2102      	movs	r1, #2
 8002864:	2000      	movs	r0, #0
 8002866:	f002 fc77 	bl	8005158 <MGPIO_SetPinMode>

	MRTC_Init();
 800286a:	f003 fd1f 	bl	80062ac <MRTC_Init>
	MSTK_uint8Init();
 800286e:	f004 f80b 	bl	8006888 <MSTK_uint8Init>
	adc_init();
 8002872:	f000 fb45 	bl	8002f00 <adc_init>
	//eeprom_init();
	uint8 Loc_uint8dummyData = 27;
 8002876:	231b      	movs	r3, #27
 8002878:	71fb      	strb	r3, [r7, #7]
	eeprom_write_Nbytes(EEPROM_MOTOR_STEPS_MEM_ADDRESS, &Loc_uint8dummyData, 1);
 800287a:	1dfb      	adds	r3, r7, #7
 800287c:	2201      	movs	r2, #1
 800287e:	4619      	mov	r1, r3
 8002880:	20d8      	movs	r0, #216	@ 0xd8
 8002882:	f000 fbff 	bl	8003084 <eeprom_write_Nbytes>
	SCommands_Init();
 8002886:	f7fe fe5f 	bl	8001548 <SCommands_Init>
	SPWRVolt_Init();
 800288a:	f001 fbb7 	bl	8003ffc <SPWRVolt_Init>


	//eeprom_init();

	MCP4151_Init();
 800288e:	f001 f891 	bl	80039b4 <MCP4151_Init>
	HPWRSupply_InitSupplies();
 8002892:	f001 fa1f 	bl	8003cd4 <HPWRSupply_InitSupplies>
	HMOTORS_Init();
 8002896:	f001 fc15 	bl	80040c4 <HMOTORS_Init>

	MNVIC_EnableInterrupt(MNVIC_TIM2);
 800289a:	201c      	movs	r0, #28
 800289c:	f003 faf4 	bl	8005e88 <MNVIC_EnableInterrupt>
	MGPTMR_SetTimerPeriod(MGPTMR2, 20);
 80028a0:	2114      	movs	r1, #20
 80028a2:	2000      	movs	r0, #0
 80028a4:	f002 ff66 	bl	8005774 <MGPTMR_SetTimerPeriod>
	MGPTMR_Init(MGPTMR2);
 80028a8:	2000      	movs	r0, #0
 80028aa:	f002 fea9 	bl	8005600 <MGPTMR_Init>



	return E_OK;
 80028ae:	2300      	movs	r3, #0
}
 80028b0:	4618      	mov	r0, r3
 80028b2:	3708      	adds	r7, #8
 80028b4:	46bd      	mov	sp, r7
 80028b6:	bd80      	pop	{r7, pc}
 80028b8:	05fa0300 	.word	0x05fa0300

080028bc <SPECTRO_InitHardware>:
Std_ReturnType SPECTRO_InitHardware(void)
{
 80028bc:	b580      	push	{r7, lr}
 80028be:	b082      	sub	sp, #8
 80028c0:	af00      	add	r7, sp, #0
	Std_ReturnType Loc_uint8InitStatus = E_NOT_OK;
 80028c2:	2301      	movs	r3, #1
 80028c4:	71fb      	strb	r3, [r7, #7]

	Loc_uint8InitStatus = HPWRSupply_SetSupplyMode(HPWRSUPPLY_UV_SUPPLY, HPWRSUPPLY_ON);
 80028c6:	2101      	movs	r1, #1
 80028c8:	2000      	movs	r0, #0
 80028ca:	f001 fa5b 	bl	8003d84 <HPWRSupply_SetSupplyMode>
 80028ce:	4603      	mov	r3, r0
 80028d0:	71fb      	strb	r3, [r7, #7]

	if(Loc_uint8InitStatus == E_OK)
 80028d2:	79fb      	ldrb	r3, [r7, #7]
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d11e      	bne.n	8002916 <SPECTRO_InitHardware+0x5a>
	{
		Loc_uint8InitStatus = HPWRSupply_SetSupplyMode(HPWRSUPPLY_UV_SUPPLY, HPWRSUPPLY_OFF);
 80028d8:	2100      	movs	r1, #0
 80028da:	2000      	movs	r0, #0
 80028dc:	f001 fa52 	bl	8003d84 <HPWRSupply_SetSupplyMode>
 80028e0:	4603      	mov	r3, r0
 80028e2:	71fb      	strb	r3, [r7, #7]
		if(Loc_uint8InitStatus == E_OK)
 80028e4:	79fb      	ldrb	r3, [r7, #7]
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d115      	bne.n	8002916 <SPECTRO_InitHardware+0x5a>
		{
			Loc_uint8InitStatus = HPWRSupply_SetSupplyMode(HPWRSUPPLY_VIS_SUPPLY, HPWRSUPPLY_ON);
 80028ea:	2101      	movs	r1, #1
 80028ec:	2001      	movs	r0, #1
 80028ee:	f001 fa49 	bl	8003d84 <HPWRSupply_SetSupplyMode>
 80028f2:	4603      	mov	r3, r0
 80028f4:	71fb      	strb	r3, [r7, #7]
			if(Loc_uint8InitStatus == E_OK)
 80028f6:	79fb      	ldrb	r3, [r7, #7]
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d10c      	bne.n	8002916 <SPECTRO_InitHardware+0x5a>
			{
				Loc_uint8InitStatus = HPWRSupply_SetSupplyMode(HPWRSUPPLY_VIS_SUPPLY, HPWRSUPPLY_OFF);
 80028fc:	2100      	movs	r1, #0
 80028fe:	2001      	movs	r0, #1
 8002900:	f001 fa40 	bl	8003d84 <HPWRSupply_SetSupplyMode>
 8002904:	4603      	mov	r3, r0
 8002906:	71fb      	strb	r3, [r7, #7]
				if(Loc_uint8InitStatus == E_OK)
 8002908:	79fb      	ldrb	r3, [r7, #7]
 800290a:	2b00      	cmp	r3, #0
 800290c:	d103      	bne.n	8002916 <SPECTRO_InitHardware+0x5a>
				{
					Loc_uint8InitStatus = SPECTRO_InitCalibration();
 800290e:	f000 f8f7 	bl	8002b00 <SPECTRO_InitCalibration>
 8002912:	4603      	mov	r3, r0
 8002914:	71fb      	strb	r3, [r7, #7]
	}
	else
	{
		/*Do nothing*/
	}
	return Loc_uint8InitStatus;
 8002916:	79fb      	ldrb	r3, [r7, #7]
}
 8002918:	4618      	mov	r0, r3
 800291a:	3708      	adds	r7, #8
 800291c:	46bd      	mov	sp, r7
 800291e:	bd80      	pop	{r7, pc}

08002920 <SPECTRO_CalibrationScan>:
static volatile uint32 glbl_float32MaxStepsIndex = 0;
static volatile uint32 glbl_uint32MaxSteps[2] = {0.0};
static volatile uint8 glbl_uint8Buffer[32] = {0};

void SPECTRO_CalibrationScan(void)
{
 8002920:	b590      	push	{r4, r7, lr}
 8002922:	b097      	sub	sp, #92	@ 0x5c
 8002924:	af00      	add	r7, sp, #0
	glbl_uint32FunctionCounter++;
 8002926:	4b6e      	ldr	r3, [pc, #440]	@ (8002ae0 <SPECTRO_CalibrationScan+0x1c0>)
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	3301      	adds	r3, #1
 800292c:	4a6c      	ldr	r2, [pc, #432]	@ (8002ae0 <SPECTRO_CalibrationScan+0x1c0>)
 800292e:	6013      	str	r3, [r2, #0]
	HMOTOR_StepNoDelay(HMOTOR_WL_SELECT, HMOTORS_CLKWISE_DIRECTION);
 8002930:	2101      	movs	r1, #1
 8002932:	2002      	movs	r0, #2
 8002934:	f002 f84a 	bl	80049cc <HMOTOR_StepNoDelay>
	if((glbl_uint32FunctionCounter <= 400) || (glbl_uint32FunctionCounter >= 6300))
 8002938:	4b69      	ldr	r3, [pc, #420]	@ (8002ae0 <SPECTRO_CalibrationScan+0x1c0>)
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 8002940:	d906      	bls.n	8002950 <SPECTRO_CalibrationScan+0x30>
 8002942:	4b67      	ldr	r3, [pc, #412]	@ (8002ae0 <SPECTRO_CalibrationScan+0x1c0>)
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	f641 029b 	movw	r2, #6299	@ 0x189b
 800294a:	4293      	cmp	r3, r2
 800294c:	f240 80c3 	bls.w	8002ad6 <SPECTRO_CalibrationScan+0x1b6>
	{
		float32 de7k = 0.0, gain = 0.0;
 8002950:	f04f 0300 	mov.w	r3, #0
 8002954:	653b      	str	r3, [r7, #80]	@ 0x50
 8002956:	f04f 0300 	mov.w	r3, #0
 800295a:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if(glbl_uint32FunctionCounter <= 400)
 800295c:	4b60      	ldr	r3, [pc, #384]	@ (8002ae0 <SPECTRO_CalibrationScan+0x1c0>)
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 8002964:	d81a      	bhi.n	800299c <SPECTRO_CalibrationScan+0x7c>
		{
			read_sample_voltage(&de7k, &gain);
 8002966:	f107 024c 	add.w	r2, r7, #76	@ 0x4c
 800296a:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 800296e:	4611      	mov	r1, r2
 8002970:	4618      	mov	r0, r3
 8002972:	f000 f9d5 	bl	8002d20 <read_sample_voltage>

			//float_to_string_manual(glbl_uint8Buffer, de7k, 3);
			//MUART_TxString(UART3, glbl_uint8Buffer);
			//MUART_TxChar(UART3, '\n');

			if(de7k > glbl_float32MaxValue[0])
 8002976:	4b5b      	ldr	r3, [pc, #364]	@ (8002ae4 <SPECTRO_CalibrationScan+0x1c4>)
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800297c:	4611      	mov	r1, r2
 800297e:	4618      	mov	r0, r3
 8002980:	f7fe fb90 	bl	80010a4 <__aeabi_fcmplt>
 8002984:	4603      	mov	r3, r0
 8002986:	2b00      	cmp	r3, #0
 8002988:	d100      	bne.n	800298c <SPECTRO_CalibrationScan+0x6c>
		}
	}
	else
	{
	}
}
 800298a:	e0a4      	b.n	8002ad6 <SPECTRO_CalibrationScan+0x1b6>
				glbl_float32MaxValue[0] = de7k;
 800298c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800298e:	4a55      	ldr	r2, [pc, #340]	@ (8002ae4 <SPECTRO_CalibrationScan+0x1c4>)
 8002990:	6013      	str	r3, [r2, #0]
				glbl_uint32MaxSteps[0] = glbl_uint32FunctionCounter; //zero WL steps
 8002992:	4b53      	ldr	r3, [pc, #332]	@ (8002ae0 <SPECTRO_CalibrationScan+0x1c0>)
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	4a54      	ldr	r2, [pc, #336]	@ (8002ae8 <SPECTRO_CalibrationScan+0x1c8>)
 8002998:	6013      	str	r3, [r2, #0]
}
 800299a:	e09c      	b.n	8002ad6 <SPECTRO_CalibrationScan+0x1b6>
		else if((glbl_uint32FunctionCounter >= 6300) && (glbl_uint32FunctionCounter < 7300))
 800299c:	4b50      	ldr	r3, [pc, #320]	@ (8002ae0 <SPECTRO_CalibrationScan+0x1c0>)
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	f641 029b 	movw	r2, #6299	@ 0x189b
 80029a4:	4293      	cmp	r3, r2
 80029a6:	d91f      	bls.n	80029e8 <SPECTRO_CalibrationScan+0xc8>
 80029a8:	4b4d      	ldr	r3, [pc, #308]	@ (8002ae0 <SPECTRO_CalibrationScan+0x1c0>)
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	f641 4283 	movw	r2, #7299	@ 0x1c83
 80029b0:	4293      	cmp	r3, r2
 80029b2:	d819      	bhi.n	80029e8 <SPECTRO_CalibrationScan+0xc8>
			read_reference_voltage(&de7k, &gain);
 80029b4:	f107 024c 	add.w	r2, r7, #76	@ 0x4c
 80029b8:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 80029bc:	4611      	mov	r1, r2
 80029be:	4618      	mov	r0, r3
 80029c0:	f000 f8ce 	bl	8002b60 <read_reference_voltage>
			if(de7k > glbl_float32MaxValue[1])
 80029c4:	4b47      	ldr	r3, [pc, #284]	@ (8002ae4 <SPECTRO_CalibrationScan+0x1c4>)
 80029c6:	685b      	ldr	r3, [r3, #4]
 80029c8:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80029ca:	4611      	mov	r1, r2
 80029cc:	4618      	mov	r0, r3
 80029ce:	f7fe fb69 	bl	80010a4 <__aeabi_fcmplt>
 80029d2:	4603      	mov	r3, r0
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d07e      	beq.n	8002ad6 <SPECTRO_CalibrationScan+0x1b6>
				glbl_float32MaxValue[1] = de7k;
 80029d8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80029da:	4a42      	ldr	r2, [pc, #264]	@ (8002ae4 <SPECTRO_CalibrationScan+0x1c4>)
 80029dc:	6053      	str	r3, [r2, #4]
				glbl_uint32MaxSteps[1] = glbl_uint32FunctionCounter; //656.1nm Steps
 80029de:	4b40      	ldr	r3, [pc, #256]	@ (8002ae0 <SPECTRO_CalibrationScan+0x1c0>)
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	4a41      	ldr	r2, [pc, #260]	@ (8002ae8 <SPECTRO_CalibrationScan+0x1c8>)
 80029e4:	6053      	str	r3, [r2, #4]
			if(de7k > glbl_float32MaxValue[1])
 80029e6:	e076      	b.n	8002ad6 <SPECTRO_CalibrationScan+0x1b6>
		else if((glbl_uint32FunctionCounter >= 7300))
 80029e8:	4b3d      	ldr	r3, [pc, #244]	@ (8002ae0 <SPECTRO_CalibrationScan+0x1c0>)
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	f641 4283 	movw	r2, #7299	@ 0x1c83
 80029f0:	4293      	cmp	r3, r2
 80029f2:	d970      	bls.n	8002ad6 <SPECTRO_CalibrationScan+0x1b6>
			MGPTMR_StopTimer(MGPTMR2);
 80029f4:	2000      	movs	r0, #0
 80029f6:	f002 fea3 	bl	8005740 <MGPTMR_StopTimer>
			float32 Loc_float32StepsPerNm = ((float32)glbl_uint32MaxSteps[1] - (float32)glbl_uint32MaxSteps[0]) / 656.1f;
 80029fa:	4b3b      	ldr	r3, [pc, #236]	@ (8002ae8 <SPECTRO_CalibrationScan+0x1c8>)
 80029fc:	685b      	ldr	r3, [r3, #4]
 80029fe:	4618      	mov	r0, r3
 8002a00:	f7fe f95a 	bl	8000cb8 <__aeabi_ui2f>
 8002a04:	4604      	mov	r4, r0
 8002a06:	4b38      	ldr	r3, [pc, #224]	@ (8002ae8 <SPECTRO_CalibrationScan+0x1c8>)
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	4618      	mov	r0, r3
 8002a0c:	f7fe f954 	bl	8000cb8 <__aeabi_ui2f>
 8002a10:	4603      	mov	r3, r0
 8002a12:	4619      	mov	r1, r3
 8002a14:	4620      	mov	r0, r4
 8002a16:	f7fe f89d 	bl	8000b54 <__aeabi_fsub>
 8002a1a:	4603      	mov	r3, r0
 8002a1c:	4933      	ldr	r1, [pc, #204]	@ (8002aec <SPECTRO_CalibrationScan+0x1cc>)
 8002a1e:	4618      	mov	r0, r3
 8002a20:	f7fe fa56 	bl	8000ed0 <__aeabi_fdiv>
 8002a24:	4603      	mov	r3, r0
 8002a26:	657b      	str	r3, [r7, #84]	@ 0x54
			uint8 Loc_uint8Buffer[32] = {0};
 8002a28:	2300      	movs	r3, #0
 8002a2a:	603b      	str	r3, [r7, #0]
 8002a2c:	1d3b      	adds	r3, r7, #4
 8002a2e:	2200      	movs	r2, #0
 8002a30:	601a      	str	r2, [r3, #0]
 8002a32:	605a      	str	r2, [r3, #4]
 8002a34:	609a      	str	r2, [r3, #8]
 8002a36:	60da      	str	r2, [r3, #12]
 8002a38:	611a      	str	r2, [r3, #16]
 8002a3a:	615a      	str	r2, [r3, #20]
 8002a3c:	619a      	str	r2, [r3, #24]
			float_to_string_manual(Loc_uint8Buffer, Loc_float32StepsPerNm, 3);
 8002a3e:	463b      	mov	r3, r7
 8002a40:	2203      	movs	r2, #3
 8002a42:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8002a44:	4618      	mov	r0, r3
 8002a46:	f000 fba9 	bl	800319c <float_to_string_manual>
			MUART_TxString(UART3, "Steps/nm = ");
 8002a4a:	4929      	ldr	r1, [pc, #164]	@ (8002af0 <SPECTRO_CalibrationScan+0x1d0>)
 8002a4c:	2002      	movs	r0, #2
 8002a4e:	f004 f90d 	bl	8006c6c <MUART_TxString>
			MUART_TxString(UART3, Loc_uint8Buffer);
 8002a52:	463b      	mov	r3, r7
 8002a54:	4619      	mov	r1, r3
 8002a56:	2002      	movs	r0, #2
 8002a58:	f004 f908 	bl	8006c6c <MUART_TxString>
			MUART_TxChar(UART3, '\n');
 8002a5c:	210a      	movs	r1, #10
 8002a5e:	2002      	movs	r0, #2
 8002a60:	f004 f89a 	bl	8006b98 <MUART_TxChar>
			HMOTOR_GetWLSelectCalibration(glbl_uint32MaxSteps[0], Loc_float32StepsPerNm);
 8002a64:	4b20      	ldr	r3, [pc, #128]	@ (8002ae8 <SPECTRO_CalibrationScan+0x1c8>)
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8002a6a:	4618      	mov	r0, r3
 8002a6c:	f001 fe1a 	bl	80046a4 <HMOTOR_GetWLSelectCalibration>
			HMOTOR_MoveWLSelectMotor(190);
 8002a70:	4820      	ldr	r0, [pc, #128]	@ (8002af4 <SPECTRO_CalibrationScan+0x1d4>)
 8002a72:	f001 fe2d 	bl	80046d0 <HMOTOR_MoveWLSelectMotor>
			HPWRSupply_SetSupplyMode(HPWRSUPPLY_UV_SUPPLY, HPWRSUPPLY_OFF);
 8002a76:	2100      	movs	r1, #0
 8002a78:	2000      	movs	r0, #0
 8002a7a:	f001 f983 	bl	8003d84 <HPWRSupply_SetSupplyMode>
			uint32 steps = 0;
 8002a7e:	2300      	movs	r3, #0
 8002a80:	64bb      	str	r3, [r7, #72]	@ 0x48
			HMOTOR_GetCurrentMotorSteps(HMOTOR_WL_SELECT, &steps);
 8002a82:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8002a86:	4619      	mov	r1, r3
 8002a88:	2002      	movs	r0, #2
 8002a8a:	f001 ff4b 	bl	8004924 <HMOTOR_GetCurrentMotorSteps>
			MUART_TxString(UART3, "WL Current Steps = ");
 8002a8e:	491a      	ldr	r1, [pc, #104]	@ (8002af8 <SPECTRO_CalibrationScan+0x1d8>)
 8002a90:	2002      	movs	r0, #2
 8002a92:	f004 f8eb 	bl	8006c6c <MUART_TxString>
			MUART_SendIntegerValue(UART3, steps);
 8002a96:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002a98:	4619      	mov	r1, r3
 8002a9a:	2002      	movs	r0, #2
 8002a9c:	f004 f930 	bl	8006d00 <MUART_SendIntegerValue>
			MUART_TxChar(UART3, '\n');
 8002aa0:	210a      	movs	r1, #10
 8002aa2:	2002      	movs	r0, #2
 8002aa4:	f004 f878 	bl	8006b98 <MUART_TxChar>
			uint8 de7kteen[40] = "190 1100 0.1";
 8002aa8:	4b14      	ldr	r3, [pc, #80]	@ (8002afc <SPECTRO_CalibrationScan+0x1dc>)
 8002aaa:	f107 0420 	add.w	r4, r7, #32
 8002aae:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002ab0:	c407      	stmia	r4!, {r0, r1, r2}
 8002ab2:	7023      	strb	r3, [r4, #0]
 8002ab4:	f107 032d 	add.w	r3, r7, #45	@ 0x2d
 8002ab8:	2200      	movs	r2, #0
 8002aba:	601a      	str	r2, [r3, #0]
 8002abc:	605a      	str	r2, [r3, #4]
 8002abe:	609a      	str	r2, [r3, #8]
 8002ac0:	60da      	str	r2, [r3, #12]
 8002ac2:	611a      	str	r2, [r3, #16]
 8002ac4:	615a      	str	r2, [r3, #20]
 8002ac6:	f8c3 2017 	str.w	r2, [r3, #23]
			SCommands_StartOperation(de7kteen);
 8002aca:	f107 0320 	add.w	r3, r7, #32
 8002ace:	4618      	mov	r0, r3
 8002ad0:	f7ff fc30 	bl	8002334 <SCommands_StartOperation>
}
 8002ad4:	e7ff      	b.n	8002ad6 <SPECTRO_CalibrationScan+0x1b6>
 8002ad6:	bf00      	nop
 8002ad8:	375c      	adds	r7, #92	@ 0x5c
 8002ada:	46bd      	mov	sp, r7
 8002adc:	bd90      	pop	{r4, r7, pc}
 8002ade:	bf00      	nop
 8002ae0:	2000067c 	.word	0x2000067c
 8002ae4:	20000680 	.word	0x20000680
 8002ae8:	20000688 	.word	0x20000688
 8002aec:	44240666 	.word	0x44240666
 8002af0:	0800c5d0 	.word	0x0800c5d0
 8002af4:	433e0000 	.word	0x433e0000
 8002af8:	0800c5dc 	.word	0x0800c5dc
 8002afc:	0800c5f0 	.word	0x0800c5f0

08002b00 <SPECTRO_InitCalibration>:

Std_ReturnType SPECTRO_InitCalibration(void)
{
 8002b00:	b580      	push	{r7, lr}
 8002b02:	b084      	sub	sp, #16
 8002b04:	af00      	add	r7, sp, #0
	float32 Loc_uint32StepsPerNm = 0;
 8002b06:	f04f 0300 	mov.w	r3, #0
 8002b0a:	60fb      	str	r3, [r7, #12]
	HMOTOR_GoHome(HMOTOR_LAMP_SELECT);
 8002b0c:	2000      	movs	r0, #0
 8002b0e:	f001 fe57 	bl	80047c0 <HMOTOR_GoHome>
	//HMOTOR_GoHome(HMOTOR_FILTER_SELECT);
	HMOTOR_GoHome(HMOTOR_WL_SELECT);
 8002b12:	2002      	movs	r0, #2
 8002b14:	f001 fe54 	bl	80047c0 <HMOTOR_GoHome>

	//turn on visible lamp
	HPWRSupply_SetSupplyMode(HPWRSUPPLY_UV_SUPPLY, HPWRSUPPLY_ON);
 8002b18:	2101      	movs	r1, #1
 8002b1a:	2000      	movs	r0, #0
 8002b1c:	f001 f932 	bl	8003d84 <HPWRSupply_SetSupplyMode>
	HMOTOR_MoveLampMotor(HMOTOR_LAMP_UV);
 8002b20:	2000      	movs	r0, #0
 8002b22:	f001 fbf1 	bl	8004308 <HMOTOR_MoveLampMotor>
	//HMOTOR_MoveFilterMotor(HMOTOR_FILTER_AIR);

	//Zero Wavelength
	uint32 Loc_uint32Index = 0;
 8002b26:	2300      	movs	r3, #0
 8002b28:	60bb      	str	r3, [r7, #8]
	float32	Loc_float32Gain = 0;
 8002b2a:	f04f 0300 	mov.w	r3, #0
 8002b2e:	607b      	str	r3, [r7, #4]
	//float32 Loc_uint32WhiteLightIntensities[110] = {0};
	float32 Loc_float32Reading = 0.0;
 8002b30:	f04f 0300 	mov.w	r3, #0
 8002b34:	603b      	str	r3, [r7, #0]

	MGPTMR_SetTimerUpdateCallbackFunc(MGPTMR2, SPECTRO_CalibrationScan);
 8002b36:	4908      	ldr	r1, [pc, #32]	@ (8002b58 <SPECTRO_InitCalibration+0x58>)
 8002b38:	2000      	movs	r0, #0
 8002b3a:	f002 fe43 	bl	80057c4 <MGPTMR_SetTimerUpdateCallbackFunc>
	MGPTMR_SetTimerPeriod(MGPTMR2, 9);
 8002b3e:	2109      	movs	r1, #9
 8002b40:	2000      	movs	r0, #0
 8002b42:	f002 fe17 	bl	8005774 <MGPTMR_SetTimerPeriod>
	MGPTMR_StartTimer(MGPTMR2);
 8002b46:	2000      	movs	r0, #0
 8002b48:	f002 fdda 	bl	8005700 <MGPTMR_StartTimer>
	//MUART_TxString(UART3, Loc_uint8Buffer);
	//MUART_TxChar(UART3, '\n');
	//HMOTOR_GetWLSelectCalibration(Loc_uint32ZeroWLSteps, Loc_uint32StepsPerNm);
	//HMOTOR_GoHome(HMOTOR_WL_SELECT);
	//HMOTOR_Step(HMOTOR_WL_SELECT, Loc_uint32ZeroWLSteps, HMOTORS_CLKWISE_DIRECTION, 4);
	return E_OK;
 8002b4c:	2300      	movs	r3, #0
}
 8002b4e:	4618      	mov	r0, r3
 8002b50:	3710      	adds	r7, #16
 8002b52:	46bd      	mov	sp, r7
 8002b54:	bd80      	pop	{r7, pc}
 8002b56:	bf00      	nop
 8002b58:	08002921 	.word	0x08002921
 8002b5c:	00000000 	.word	0x00000000

08002b60 <read_reference_voltage>:
	GAIN_30,
	GAIN_15
}ADC_gain_t;

void read_reference_voltage(float32 *ref, float32 *gain)
{
 8002b60:	b580      	push	{r7, lr}
 8002b62:	b084      	sub	sp, #16
 8002b64:	af00      	add	r7, sp, #0
 8002b66:	6078      	str	r0, [r7, #4]
 8002b68:	6039      	str	r1, [r7, #0]
	float32 reading;
	ADC_config config;
	config.OS = OS_NO_EFFECT;
 8002b6a:	7a7b      	ldrb	r3, [r7, #9]
 8002b6c:	f36f 13c7 	bfc	r3, #7, #1
 8002b70:	727b      	strb	r3, [r7, #9]
	config.MUX = MUX_AIN0_GND;
 8002b72:	7a7b      	ldrb	r3, [r7, #9]
 8002b74:	2204      	movs	r2, #4
 8002b76:	f362 1306 	bfi	r3, r2, #4, #3
 8002b7a:	727b      	strb	r3, [r7, #9]
	config.PGA = PGA_4_096;
 8002b7c:	7a7b      	ldrb	r3, [r7, #9]
 8002b7e:	2201      	movs	r2, #1
 8002b80:	f362 0343 	bfi	r3, r2, #1, #3
 8002b84:	727b      	strb	r3, [r7, #9]
	config.MODE = MODE_CONT_CONVERSION;
 8002b86:	7a7b      	ldrb	r3, [r7, #9]
 8002b88:	f36f 0300 	bfc	r3, #0, #1
 8002b8c:	727b      	strb	r3, [r7, #9]
	config.DR = DR_860SPS;
 8002b8e:	7a3b      	ldrb	r3, [r7, #8]
 8002b90:	f043 03e0 	orr.w	r3, r3, #224	@ 0xe0
 8002b94:	723b      	strb	r3, [r7, #8]
	config.COMP_MODE = COMP_MODE_DEFAULT;
 8002b96:	7a3b      	ldrb	r3, [r7, #8]
 8002b98:	f36f 1304 	bfc	r3, #4, #1
 8002b9c:	723b      	strb	r3, [r7, #8]
	config.COMP_POL = COMP_POL_DEFAULT;
 8002b9e:	7a3b      	ldrb	r3, [r7, #8]
 8002ba0:	f36f 03c3 	bfc	r3, #3, #1
 8002ba4:	723b      	strb	r3, [r7, #8]
	config.COMP_LAT = COMP_LAT_DEFAULT;
 8002ba6:	7a3b      	ldrb	r3, [r7, #8]
 8002ba8:	f36f 0382 	bfc	r3, #2, #1
 8002bac:	723b      	strb	r3, [r7, #8]
	config.COMP_QUE = COMP_QUE_DEFAULT;
 8002bae:	7a3b      	ldrb	r3, [r7, #8]
 8002bb0:	f043 0303 	orr.w	r3, r3, #3
 8002bb4:	723b      	strb	r3, [r7, #8]
	*gain = 1.0f;
 8002bb6:	683b      	ldr	r3, [r7, #0]
 8002bb8:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8002bbc:	601a      	str	r2, [r3, #0]

	static ADC_gain_t ref_gain_t = NO_GAIN;
	ref_sample x;
	x = REFERENCE;
 8002bbe:	2300      	movs	r3, #0
 8002bc0:	72fb      	strb	r3, [r7, #11]
	reading = adc_read_mv(config);
 8002bc2:	8938      	ldrh	r0, [r7, #8]
 8002bc4:	f000 f9c4 	bl	8002f50 <adc_read_mv>
 8002bc8:	60f8      	str	r0, [r7, #12]
	if(reading < 50.0)
 8002bca:	494f      	ldr	r1, [pc, #316]	@ (8002d08 <read_reference_voltage+0x1a8>)
 8002bcc:	68f8      	ldr	r0, [r7, #12]
 8002bce:	f7fe fa69 	bl	80010a4 <__aeabi_fcmplt>
 8002bd2:	4603      	mov	r3, r0
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d023      	beq.n	8002c20 <read_reference_voltage+0xc0>
	{
		if(ref_gain_t != GAIN_50)
 8002bd8:	4b4c      	ldr	r3, [pc, #304]	@ (8002d0c <read_reference_voltage+0x1ac>)
 8002bda:	781b      	ldrb	r3, [r3, #0]
 8002bdc:	2b01      	cmp	r3, #1
 8002bde:	d005      	beq.n	8002bec <read_reference_voltage+0x8c>
		{
			Set_Reference_Gain(50.0);
 8002be0:	4849      	ldr	r0, [pc, #292]	@ (8002d08 <read_reference_voltage+0x1a8>)
 8002be2:	f000 ff2f 	bl	8003a44 <Set_Reference_Gain>
			ref_gain_t = GAIN_50;
 8002be6:	4b49      	ldr	r3, [pc, #292]	@ (8002d0c <read_reference_voltage+0x1ac>)
 8002be8:	2201      	movs	r2, #1
 8002bea:	701a      	strb	r2, [r3, #0]
		}
		config.MUX = MUX_AIN1_GND;
 8002bec:	7a7b      	ldrb	r3, [r7, #9]
 8002bee:	2205      	movs	r2, #5
 8002bf0:	f362 1306 	bfi	r3, r2, #4, #3
 8002bf4:	727b      	strb	r3, [r7, #9]
		reading = adc_read_mv(config);
 8002bf6:	8938      	ldrh	r0, [r7, #8]
 8002bf8:	f000 f9aa 	bl	8002f50 <adc_read_mv>
 8002bfc:	60f8      	str	r0, [r7, #12]
		reading /= get_reference_gain(50.0);
 8002bfe:	4842      	ldr	r0, [pc, #264]	@ (8002d08 <read_reference_voltage+0x1a8>)
 8002c00:	f000 ff9a 	bl	8003b38 <get_reference_gain>
 8002c04:	4603      	mov	r3, r0
 8002c06:	4619      	mov	r1, r3
 8002c08:	68f8      	ldr	r0, [r7, #12]
 8002c0a:	f7fe f961 	bl	8000ed0 <__aeabi_fdiv>
 8002c0e:	4603      	mov	r3, r0
 8002c10:	60fb      	str	r3, [r7, #12]
		*gain = get_reference_gain(50.0);
 8002c12:	483d      	ldr	r0, [pc, #244]	@ (8002d08 <read_reference_voltage+0x1a8>)
 8002c14:	f000 ff90 	bl	8003b38 <get_reference_gain>
 8002c18:	4602      	mov	r2, r0
 8002c1a:	683b      	ldr	r3, [r7, #0]
 8002c1c:	601a      	str	r2, [r3, #0]
 8002c1e:	e058      	b.n	8002cd2 <read_reference_voltage+0x172>
	}
	else if(reading < 100.0)
 8002c20:	493b      	ldr	r1, [pc, #236]	@ (8002d10 <read_reference_voltage+0x1b0>)
 8002c22:	68f8      	ldr	r0, [r7, #12]
 8002c24:	f7fe fa3e 	bl	80010a4 <__aeabi_fcmplt>
 8002c28:	4603      	mov	r3, r0
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d023      	beq.n	8002c76 <read_reference_voltage+0x116>
	{
		if(ref_gain_t != GAIN_30)
 8002c2e:	4b37      	ldr	r3, [pc, #220]	@ (8002d0c <read_reference_voltage+0x1ac>)
 8002c30:	781b      	ldrb	r3, [r3, #0]
 8002c32:	2b02      	cmp	r3, #2
 8002c34:	d005      	beq.n	8002c42 <read_reference_voltage+0xe2>
		{
			Set_Reference_Gain(30.0);
 8002c36:	4837      	ldr	r0, [pc, #220]	@ (8002d14 <read_reference_voltage+0x1b4>)
 8002c38:	f000 ff04 	bl	8003a44 <Set_Reference_Gain>
			ref_gain_t = GAIN_30;
 8002c3c:	4b33      	ldr	r3, [pc, #204]	@ (8002d0c <read_reference_voltage+0x1ac>)
 8002c3e:	2202      	movs	r2, #2
 8002c40:	701a      	strb	r2, [r3, #0]
		}
		config.MUX = MUX_AIN1_GND;
 8002c42:	7a7b      	ldrb	r3, [r7, #9]
 8002c44:	2205      	movs	r2, #5
 8002c46:	f362 1306 	bfi	r3, r2, #4, #3
 8002c4a:	727b      	strb	r3, [r7, #9]
		reading = adc_read_mv(config);
 8002c4c:	8938      	ldrh	r0, [r7, #8]
 8002c4e:	f000 f97f 	bl	8002f50 <adc_read_mv>
 8002c52:	60f8      	str	r0, [r7, #12]
		reading /= get_reference_gain(30.0);
 8002c54:	482f      	ldr	r0, [pc, #188]	@ (8002d14 <read_reference_voltage+0x1b4>)
 8002c56:	f000 ff6f 	bl	8003b38 <get_reference_gain>
 8002c5a:	4603      	mov	r3, r0
 8002c5c:	4619      	mov	r1, r3
 8002c5e:	68f8      	ldr	r0, [r7, #12]
 8002c60:	f7fe f936 	bl	8000ed0 <__aeabi_fdiv>
 8002c64:	4603      	mov	r3, r0
 8002c66:	60fb      	str	r3, [r7, #12]
		*gain = get_reference_gain(30.0);
 8002c68:	482a      	ldr	r0, [pc, #168]	@ (8002d14 <read_reference_voltage+0x1b4>)
 8002c6a:	f000 ff65 	bl	8003b38 <get_reference_gain>
 8002c6e:	4602      	mov	r2, r0
 8002c70:	683b      	ldr	r3, [r7, #0]
 8002c72:	601a      	str	r2, [r3, #0]
 8002c74:	e02d      	b.n	8002cd2 <read_reference_voltage+0x172>
	}
	else if(reading < 200.0)
 8002c76:	4928      	ldr	r1, [pc, #160]	@ (8002d18 <read_reference_voltage+0x1b8>)
 8002c78:	68f8      	ldr	r0, [r7, #12]
 8002c7a:	f7fe fa13 	bl	80010a4 <__aeabi_fcmplt>
 8002c7e:	4603      	mov	r3, r0
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d023      	beq.n	8002ccc <read_reference_voltage+0x16c>
	{
		if(ref_gain_t != GAIN_15)
 8002c84:	4b21      	ldr	r3, [pc, #132]	@ (8002d0c <read_reference_voltage+0x1ac>)
 8002c86:	781b      	ldrb	r3, [r3, #0]
 8002c88:	2b03      	cmp	r3, #3
 8002c8a:	d005      	beq.n	8002c98 <read_reference_voltage+0x138>
		{
			Set_Reference_Gain(15.0);
 8002c8c:	4823      	ldr	r0, [pc, #140]	@ (8002d1c <read_reference_voltage+0x1bc>)
 8002c8e:	f000 fed9 	bl	8003a44 <Set_Reference_Gain>
			ref_gain_t = GAIN_15;
 8002c92:	4b1e      	ldr	r3, [pc, #120]	@ (8002d0c <read_reference_voltage+0x1ac>)
 8002c94:	2203      	movs	r2, #3
 8002c96:	701a      	strb	r2, [r3, #0]
		}
		config.MUX = MUX_AIN1_GND;
 8002c98:	7a7b      	ldrb	r3, [r7, #9]
 8002c9a:	2205      	movs	r2, #5
 8002c9c:	f362 1306 	bfi	r3, r2, #4, #3
 8002ca0:	727b      	strb	r3, [r7, #9]
		reading = adc_read_mv(config);
 8002ca2:	8938      	ldrh	r0, [r7, #8]
 8002ca4:	f000 f954 	bl	8002f50 <adc_read_mv>
 8002ca8:	60f8      	str	r0, [r7, #12]
		reading /= get_reference_gain(15.0);
 8002caa:	481c      	ldr	r0, [pc, #112]	@ (8002d1c <read_reference_voltage+0x1bc>)
 8002cac:	f000 ff44 	bl	8003b38 <get_reference_gain>
 8002cb0:	4603      	mov	r3, r0
 8002cb2:	4619      	mov	r1, r3
 8002cb4:	68f8      	ldr	r0, [r7, #12]
 8002cb6:	f7fe f90b 	bl	8000ed0 <__aeabi_fdiv>
 8002cba:	4603      	mov	r3, r0
 8002cbc:	60fb      	str	r3, [r7, #12]
		*gain = get_reference_gain(15.0);
 8002cbe:	4817      	ldr	r0, [pc, #92]	@ (8002d1c <read_reference_voltage+0x1bc>)
 8002cc0:	f000 ff3a 	bl	8003b38 <get_reference_gain>
 8002cc4:	4602      	mov	r2, r0
 8002cc6:	683b      	ldr	r3, [r7, #0]
 8002cc8:	601a      	str	r2, [r3, #0]
 8002cca:	e002      	b.n	8002cd2 <read_reference_voltage+0x172>
	}
	else
	{
		ref_gain_t = NO_GAIN;
 8002ccc:	4b0f      	ldr	r3, [pc, #60]	@ (8002d0c <read_reference_voltage+0x1ac>)
 8002cce:	2200      	movs	r2, #0
 8002cd0:	701a      	strb	r2, [r3, #0]
	//		Set_Reference_Gain(3.0);
	//		reading = adc_read_mv(config);
	//		reading /= get_reference_gain(3.0);
	//		*gain = get_reference_gain(3.0);
	//	};
	reading *= (11.0 + 29.4)/11.0;
 8002cd2:	68f8      	ldr	r0, [r7, #12]
 8002cd4:	f7fd fbc2 	bl	800045c <__aeabi_f2d>
 8002cd8:	a309      	add	r3, pc, #36	@ (adr r3, 8002d00 <read_reference_voltage+0x1a0>)
 8002cda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002cde:	f7fd fc15 	bl	800050c <__aeabi_dmul>
 8002ce2:	4602      	mov	r2, r0
 8002ce4:	460b      	mov	r3, r1
 8002ce6:	4610      	mov	r0, r2
 8002ce8:	4619      	mov	r1, r3
 8002cea:	f7fd fedf 	bl	8000aac <__aeabi_d2f>
 8002cee:	4603      	mov	r3, r0
 8002cf0:	60fb      	str	r3, [r7, #12]
	*ref = reading;
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	68fa      	ldr	r2, [r7, #12]
 8002cf6:	601a      	str	r2, [r3, #0]
}
 8002cf8:	bf00      	nop
 8002cfa:	3710      	adds	r7, #16
 8002cfc:	46bd      	mov	sp, r7
 8002cfe:	bd80      	pop	{r7, pc}
 8002d00:	d61bed61 	.word	0xd61bed61
 8002d04:	400d61be 	.word	0x400d61be
 8002d08:	42480000 	.word	0x42480000
 8002d0c:	20000690 	.word	0x20000690
 8002d10:	42c80000 	.word	0x42c80000
 8002d14:	41f00000 	.word	0x41f00000
 8002d18:	43480000 	.word	0x43480000
 8002d1c:	41700000 	.word	0x41700000

08002d20 <read_sample_voltage>:

void read_sample_voltage(float32 *sample, float32 *gain)
{
 8002d20:	b580      	push	{r7, lr}
 8002d22:	b084      	sub	sp, #16
 8002d24:	af00      	add	r7, sp, #0
 8002d26:	6078      	str	r0, [r7, #4]
 8002d28:	6039      	str	r1, [r7, #0]
	float32 reading;
	ADC_config config;
	config.OS = OS_NO_EFFECT;
 8002d2a:	7a7b      	ldrb	r3, [r7, #9]
 8002d2c:	f36f 13c7 	bfc	r3, #7, #1
 8002d30:	727b      	strb	r3, [r7, #9]
	config.MUX = MUX_AIN2_GND;
 8002d32:	7a7b      	ldrb	r3, [r7, #9]
 8002d34:	2206      	movs	r2, #6
 8002d36:	f362 1306 	bfi	r3, r2, #4, #3
 8002d3a:	727b      	strb	r3, [r7, #9]
	config.PGA = PGA_4_096;
 8002d3c:	7a7b      	ldrb	r3, [r7, #9]
 8002d3e:	2201      	movs	r2, #1
 8002d40:	f362 0343 	bfi	r3, r2, #1, #3
 8002d44:	727b      	strb	r3, [r7, #9]
	config.MODE = MODE_CONT_CONVERSION;
 8002d46:	7a7b      	ldrb	r3, [r7, #9]
 8002d48:	f36f 0300 	bfc	r3, #0, #1
 8002d4c:	727b      	strb	r3, [r7, #9]
	config.DR = DR_860SPS;
 8002d4e:	7a3b      	ldrb	r3, [r7, #8]
 8002d50:	f043 03e0 	orr.w	r3, r3, #224	@ 0xe0
 8002d54:	723b      	strb	r3, [r7, #8]
	config.COMP_MODE = COMP_MODE_DEFAULT;
 8002d56:	7a3b      	ldrb	r3, [r7, #8]
 8002d58:	f36f 1304 	bfc	r3, #4, #1
 8002d5c:	723b      	strb	r3, [r7, #8]
	config.COMP_POL = COMP_POL_DEFAULT;
 8002d5e:	7a3b      	ldrb	r3, [r7, #8]
 8002d60:	f36f 03c3 	bfc	r3, #3, #1
 8002d64:	723b      	strb	r3, [r7, #8]
	config.COMP_LAT = COMP_LAT_DEFAULT;
 8002d66:	7a3b      	ldrb	r3, [r7, #8]
 8002d68:	f36f 0382 	bfc	r3, #2, #1
 8002d6c:	723b      	strb	r3, [r7, #8]
	config.COMP_QUE = COMP_QUE_DEFAULT;
 8002d6e:	7a3b      	ldrb	r3, [r7, #8]
 8002d70:	f043 0303 	orr.w	r3, r3, #3
 8002d74:	723b      	strb	r3, [r7, #8]
	*gain = 1.0f;
 8002d76:	683b      	ldr	r3, [r7, #0]
 8002d78:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8002d7c:	601a      	str	r2, [r3, #0]

	static ADC_gain_t sample_gain_t = NO_GAIN;
	ref_sample x;
	x = SAMPLE;
 8002d7e:	2301      	movs	r3, #1
 8002d80:	72fb      	strb	r3, [r7, #11]
	reading = adc_read_mv(config);
 8002d82:	8938      	ldrh	r0, [r7, #8]
 8002d84:	f000 f8e4 	bl	8002f50 <adc_read_mv>
 8002d88:	60f8      	str	r0, [r7, #12]
	if(reading < 50.0)
 8002d8a:	494f      	ldr	r1, [pc, #316]	@ (8002ec8 <read_sample_voltage+0x1a8>)
 8002d8c:	68f8      	ldr	r0, [r7, #12]
 8002d8e:	f7fe f989 	bl	80010a4 <__aeabi_fcmplt>
 8002d92:	4603      	mov	r3, r0
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d022      	beq.n	8002dde <read_sample_voltage+0xbe>
	{
		if(sample_gain_t != GAIN_50)
 8002d98:	4b4c      	ldr	r3, [pc, #304]	@ (8002ecc <read_sample_voltage+0x1ac>)
 8002d9a:	781b      	ldrb	r3, [r3, #0]
 8002d9c:	2b01      	cmp	r3, #1
 8002d9e:	d005      	beq.n	8002dac <read_sample_voltage+0x8c>
		{
			Set_Sample_Gain(50.0);
 8002da0:	4849      	ldr	r0, [pc, #292]	@ (8002ec8 <read_sample_voltage+0x1a8>)
 8002da2:	f000 fe2d 	bl	8003a00 <Set_Sample_Gain>
			sample_gain_t = GAIN_50;
 8002da6:	4b49      	ldr	r3, [pc, #292]	@ (8002ecc <read_sample_voltage+0x1ac>)
 8002da8:	2201      	movs	r2, #1
 8002daa:	701a      	strb	r2, [r3, #0]
		}
		config.MUX = MUX_AIN3_GND;
 8002dac:	7a7b      	ldrb	r3, [r7, #9]
 8002dae:	f043 0370 	orr.w	r3, r3, #112	@ 0x70
 8002db2:	727b      	strb	r3, [r7, #9]
		reading = adc_read_mv(config);
 8002db4:	8938      	ldrh	r0, [r7, #8]
 8002db6:	f000 f8cb 	bl	8002f50 <adc_read_mv>
 8002dba:	60f8      	str	r0, [r7, #12]
		reading /= get_sample_gain(50.0);
 8002dbc:	4842      	ldr	r0, [pc, #264]	@ (8002ec8 <read_sample_voltage+0x1a8>)
 8002dbe:	f000 feff 	bl	8003bc0 <get_sample_gain>
 8002dc2:	4603      	mov	r3, r0
 8002dc4:	4619      	mov	r1, r3
 8002dc6:	68f8      	ldr	r0, [r7, #12]
 8002dc8:	f7fe f882 	bl	8000ed0 <__aeabi_fdiv>
 8002dcc:	4603      	mov	r3, r0
 8002dce:	60fb      	str	r3, [r7, #12]
		*gain = get_sample_gain(50.0);
 8002dd0:	483d      	ldr	r0, [pc, #244]	@ (8002ec8 <read_sample_voltage+0x1a8>)
 8002dd2:	f000 fef5 	bl	8003bc0 <get_sample_gain>
 8002dd6:	4602      	mov	r2, r0
 8002dd8:	683b      	ldr	r3, [r7, #0]
 8002dda:	601a      	str	r2, [r3, #0]
 8002ddc:	e056      	b.n	8002e8c <read_sample_voltage+0x16c>
	}
	else if(reading < 100.0)
 8002dde:	493c      	ldr	r1, [pc, #240]	@ (8002ed0 <read_sample_voltage+0x1b0>)
 8002de0:	68f8      	ldr	r0, [r7, #12]
 8002de2:	f7fe f95f 	bl	80010a4 <__aeabi_fcmplt>
 8002de6:	4603      	mov	r3, r0
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d022      	beq.n	8002e32 <read_sample_voltage+0x112>
	{
		if(sample_gain_t != GAIN_30)
 8002dec:	4b37      	ldr	r3, [pc, #220]	@ (8002ecc <read_sample_voltage+0x1ac>)
 8002dee:	781b      	ldrb	r3, [r3, #0]
 8002df0:	2b02      	cmp	r3, #2
 8002df2:	d005      	beq.n	8002e00 <read_sample_voltage+0xe0>
		{
			Set_Sample_Gain(30.0);
 8002df4:	4837      	ldr	r0, [pc, #220]	@ (8002ed4 <read_sample_voltage+0x1b4>)
 8002df6:	f000 fe03 	bl	8003a00 <Set_Sample_Gain>
			sample_gain_t = GAIN_30;
 8002dfa:	4b34      	ldr	r3, [pc, #208]	@ (8002ecc <read_sample_voltage+0x1ac>)
 8002dfc:	2202      	movs	r2, #2
 8002dfe:	701a      	strb	r2, [r3, #0]
		}
		config.MUX = MUX_AIN3_GND;
 8002e00:	7a7b      	ldrb	r3, [r7, #9]
 8002e02:	f043 0370 	orr.w	r3, r3, #112	@ 0x70
 8002e06:	727b      	strb	r3, [r7, #9]
		reading = adc_read_mv(config);
 8002e08:	8938      	ldrh	r0, [r7, #8]
 8002e0a:	f000 f8a1 	bl	8002f50 <adc_read_mv>
 8002e0e:	60f8      	str	r0, [r7, #12]
		reading /= get_sample_gain(30.0);
 8002e10:	4830      	ldr	r0, [pc, #192]	@ (8002ed4 <read_sample_voltage+0x1b4>)
 8002e12:	f000 fed5 	bl	8003bc0 <get_sample_gain>
 8002e16:	4603      	mov	r3, r0
 8002e18:	4619      	mov	r1, r3
 8002e1a:	68f8      	ldr	r0, [r7, #12]
 8002e1c:	f7fe f858 	bl	8000ed0 <__aeabi_fdiv>
 8002e20:	4603      	mov	r3, r0
 8002e22:	60fb      	str	r3, [r7, #12]
		*gain = get_sample_gain(30.0);
 8002e24:	482b      	ldr	r0, [pc, #172]	@ (8002ed4 <read_sample_voltage+0x1b4>)
 8002e26:	f000 fecb 	bl	8003bc0 <get_sample_gain>
 8002e2a:	4602      	mov	r2, r0
 8002e2c:	683b      	ldr	r3, [r7, #0]
 8002e2e:	601a      	str	r2, [r3, #0]
 8002e30:	e02c      	b.n	8002e8c <read_sample_voltage+0x16c>
	}
	else if(reading < 200.0)
 8002e32:	4929      	ldr	r1, [pc, #164]	@ (8002ed8 <read_sample_voltage+0x1b8>)
 8002e34:	68f8      	ldr	r0, [r7, #12]
 8002e36:	f7fe f935 	bl	80010a4 <__aeabi_fcmplt>
 8002e3a:	4603      	mov	r3, r0
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d022      	beq.n	8002e86 <read_sample_voltage+0x166>
	{
		if(sample_gain_t != GAIN_15)
 8002e40:	4b22      	ldr	r3, [pc, #136]	@ (8002ecc <read_sample_voltage+0x1ac>)
 8002e42:	781b      	ldrb	r3, [r3, #0]
 8002e44:	2b03      	cmp	r3, #3
 8002e46:	d005      	beq.n	8002e54 <read_sample_voltage+0x134>
		{
			Set_Sample_Gain(15.0);
 8002e48:	4824      	ldr	r0, [pc, #144]	@ (8002edc <read_sample_voltage+0x1bc>)
 8002e4a:	f000 fdd9 	bl	8003a00 <Set_Sample_Gain>
			sample_gain_t = GAIN_15;
 8002e4e:	4b1f      	ldr	r3, [pc, #124]	@ (8002ecc <read_sample_voltage+0x1ac>)
 8002e50:	2203      	movs	r2, #3
 8002e52:	701a      	strb	r2, [r3, #0]
		}
		config.MUX = MUX_AIN3_GND;
 8002e54:	7a7b      	ldrb	r3, [r7, #9]
 8002e56:	f043 0370 	orr.w	r3, r3, #112	@ 0x70
 8002e5a:	727b      	strb	r3, [r7, #9]
		reading = adc_read_mv(config);
 8002e5c:	8938      	ldrh	r0, [r7, #8]
 8002e5e:	f000 f877 	bl	8002f50 <adc_read_mv>
 8002e62:	60f8      	str	r0, [r7, #12]
		reading /= get_sample_gain(15.0);
 8002e64:	481d      	ldr	r0, [pc, #116]	@ (8002edc <read_sample_voltage+0x1bc>)
 8002e66:	f000 feab 	bl	8003bc0 <get_sample_gain>
 8002e6a:	4603      	mov	r3, r0
 8002e6c:	4619      	mov	r1, r3
 8002e6e:	68f8      	ldr	r0, [r7, #12]
 8002e70:	f7fe f82e 	bl	8000ed0 <__aeabi_fdiv>
 8002e74:	4603      	mov	r3, r0
 8002e76:	60fb      	str	r3, [r7, #12]
		*gain = get_sample_gain(15.0);
 8002e78:	4818      	ldr	r0, [pc, #96]	@ (8002edc <read_sample_voltage+0x1bc>)
 8002e7a:	f000 fea1 	bl	8003bc0 <get_sample_gain>
 8002e7e:	4602      	mov	r2, r0
 8002e80:	683b      	ldr	r3, [r7, #0]
 8002e82:	601a      	str	r2, [r3, #0]
 8002e84:	e002      	b.n	8002e8c <read_sample_voltage+0x16c>
	}
	else
	{
		sample_gain_t = NO_GAIN;
 8002e86:	4b11      	ldr	r3, [pc, #68]	@ (8002ecc <read_sample_voltage+0x1ac>)
 8002e88:	2200      	movs	r2, #0
 8002e8a:	701a      	strb	r2, [r3, #0]
	//		reading = adc_read_mv(config);
	//		reading /= get_sample_gain(3.0);
	//		*gain = get_sample_gain(3.0);
	//	};

	reading *= (11.0 + 29.4)/11.0;
 8002e8c:	68f8      	ldr	r0, [r7, #12]
 8002e8e:	f7fd fae5 	bl	800045c <__aeabi_f2d>
 8002e92:	a30b      	add	r3, pc, #44	@ (adr r3, 8002ec0 <read_sample_voltage+0x1a0>)
 8002e94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e98:	f7fd fb38 	bl	800050c <__aeabi_dmul>
 8002e9c:	4602      	mov	r2, r0
 8002e9e:	460b      	mov	r3, r1
 8002ea0:	4610      	mov	r0, r2
 8002ea2:	4619      	mov	r1, r3
 8002ea4:	f7fd fe02 	bl	8000aac <__aeabi_d2f>
 8002ea8:	4603      	mov	r3, r0
 8002eaa:	60fb      	str	r3, [r7, #12]
	*sample = reading;
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	68fa      	ldr	r2, [r7, #12]
 8002eb0:	601a      	str	r2, [r3, #0]
}
 8002eb2:	bf00      	nop
 8002eb4:	3710      	adds	r7, #16
 8002eb6:	46bd      	mov	sp, r7
 8002eb8:	bd80      	pop	{r7, pc}
 8002eba:	bf00      	nop
 8002ebc:	f3af 8000 	nop.w
 8002ec0:	d61bed61 	.word	0xd61bed61
 8002ec4:	400d61be 	.word	0x400d61be
 8002ec8:	42480000 	.word	0x42480000
 8002ecc:	20000691 	.word	0x20000691
 8002ed0:	42c80000 	.word	0x42c80000
 8002ed4:	41f00000 	.word	0x41f00000
 8002ed8:	43480000 	.word	0x43480000
 8002edc:	41700000 	.word	0x41700000

08002ee0 <SpectroStatus_SetNewStatus>:
 * @return Std_ReturnType
 * @retval E_OK:                    Spectrophotometer's Status Successfully Set
 * @retval E_NOT_OK:                Spectrophotometer's Status not Set 
 */
Std_ReturnType SpectroStatus_SetNewStatus           (SPECTRO_Status_t Copy_uint32SpectroStatus)
{
 8002ee0:	b480      	push	{r7}
 8002ee2:	b083      	sub	sp, #12
 8002ee4:	af00      	add	r7, sp, #0
 8002ee6:	4603      	mov	r3, r0
 8002ee8:	71fb      	strb	r3, [r7, #7]
    glbl_uint32SpectroCurrentStatus = Copy_uint32SpectroStatus;
 8002eea:	4a04      	ldr	r2, [pc, #16]	@ (8002efc <SpectroStatus_SetNewStatus+0x1c>)
 8002eec:	79fb      	ldrb	r3, [r7, #7]
 8002eee:	7013      	strb	r3, [r2, #0]
    return E_OK;
 8002ef0:	2300      	movs	r3, #0
 8002ef2:	4618      	mov	r0, r3
 8002ef4:	370c      	adds	r7, #12
 8002ef6:	46bd      	mov	sp, r7
 8002ef8:	bc80      	pop	{r7}
 8002efa:	4770      	bx	lr
 8002efc:	20000692 	.word	0x20000692

08002f00 <adc_init>:
#include "ADC.h"

uint8 ch4[2];

void adc_init(void)
{
 8002f00:	b580      	push	{r7, lr}
 8002f02:	b086      	sub	sp, #24
 8002f04:	af00      	add	r7, sp, #0

	I2C_InitTypeDef I2C1CFG ;

	//I2C Controller act as a Master

	I2C1CFG.General_Call_Address_Detection = I2C_ENGC_Enable ;
 8002f06:	2340      	movs	r3, #64	@ 0x40
 8002f08:	827b      	strh	r3, [r7, #18]
	I2C1CFG.I2C_ACK_Control =I2C_Ack_Enable ;
 8002f0a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002f0e:	823b      	strh	r3, [r7, #16]
	I2C1CFG.I2C_ClockSpeed = I2C_SCLK_SM_100k ;
 8002f10:	4b0d      	ldr	r3, [pc, #52]	@ (8002f48 <adc_init+0x48>)
 8002f12:	603b      	str	r3, [r7, #0]
	I2C1CFG.I2C_Mode = I2C_mode_I2C ;
 8002f14:	2300      	movs	r3, #0
 8002f16:	80fb      	strh	r3, [r7, #6]
	I2C1CFG.P_Slave_Event_CallBack = 0 ;
 8002f18:	2300      	movs	r3, #0
 8002f1a:	617b      	str	r3, [r7, #20]
	I2C1CFG.StretchMode = I2C_StretchMode_Enable;
 8002f1c:	2300      	movs	r3, #0
 8002f1e:	80bb      	strh	r3, [r7, #4]

	MCAL_I2C_GPIO_Set_Pins (I2C1);
 8002f20:	480a      	ldr	r0, [pc, #40]	@ (8002f4c <adc_init+0x4c>)
 8002f22:	f002 fd9f 	bl	8005a64 <MCAL_I2C_GPIO_Set_Pins>
	MCAL_I2C_Init(I2C1, &I2C1CFG);
 8002f26:	463b      	mov	r3, r7
 8002f28:	4619      	mov	r1, r3
 8002f2a:	4808      	ldr	r0, [pc, #32]	@ (8002f4c <adc_init+0x4c>)
 8002f2c:	f002 fcae 	bl	800588c <MCAL_I2C_Init>
	MCAL_I2C_RESET();
 8002f30:	f002 fd70 	bl	8005a14 <MCAL_I2C_RESET>
	MCAL_I2C_Init(I2C1, &I2C1CFG);
 8002f34:	463b      	mov	r3, r7
 8002f36:	4619      	mov	r1, r3
 8002f38:	4804      	ldr	r0, [pc, #16]	@ (8002f4c <adc_init+0x4c>)
 8002f3a:	f002 fca7 	bl	800588c <MCAL_I2C_Init>
}
 8002f3e:	bf00      	nop
 8002f40:	3718      	adds	r7, #24
 8002f42:	46bd      	mov	sp, r7
 8002f44:	bd80      	pop	{r7, pc}
 8002f46:	bf00      	nop
 8002f48:	000186a0 	.word	0x000186a0
 8002f4c:	40005400 	.word	0x40005400

08002f50 <adc_read_mv>:

float32 adc_read_mv(ADC_config a)
{
 8002f50:	b580      	push	{r7, lr}
 8002f52:	b08c      	sub	sp, #48	@ 0x30
 8002f54:	af04      	add	r7, sp, #16
 8002f56:	80b8      	strh	r0, [r7, #4]
	uint16 Slave_address = 0x48;
 8002f58:	2348      	movs	r3, #72	@ 0x48
 8002f5a:	83fb      	strh	r3, [r7, #30]
	uint8 ch[3], ch2[2];
	uint8 ch4[2];
	uint16 reading;
	float32 mv;
	ch[0] = 0x01;
 8002f5c:	2301      	movs	r3, #1
 8002f5e:	753b      	strb	r3, [r7, #20]
	ch[1] = (a.OS << 7) | (a.MUX << 4) | (a.PGA<<1) | (a.MODE<<0);
 8002f60:	797b      	ldrb	r3, [r7, #5]
 8002f62:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8002f66:	b2db      	uxtb	r3, r3
 8002f68:	01db      	lsls	r3, r3, #7
 8002f6a:	b25a      	sxtb	r2, r3
 8002f6c:	797b      	ldrb	r3, [r7, #5]
 8002f6e:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8002f72:	b2db      	uxtb	r3, r3
 8002f74:	011b      	lsls	r3, r3, #4
 8002f76:	b25b      	sxtb	r3, r3
 8002f78:	4313      	orrs	r3, r2
 8002f7a:	b25a      	sxtb	r2, r3
 8002f7c:	797b      	ldrb	r3, [r7, #5]
 8002f7e:	f3c3 0342 	ubfx	r3, r3, #1, #3
 8002f82:	b2db      	uxtb	r3, r3
 8002f84:	005b      	lsls	r3, r3, #1
 8002f86:	b25b      	sxtb	r3, r3
 8002f88:	4313      	orrs	r3, r2
 8002f8a:	b25a      	sxtb	r2, r3
 8002f8c:	797b      	ldrb	r3, [r7, #5]
 8002f8e:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8002f92:	b2db      	uxtb	r3, r3
 8002f94:	b25b      	sxtb	r3, r3
 8002f96:	4313      	orrs	r3, r2
 8002f98:	b25b      	sxtb	r3, r3
 8002f9a:	b2db      	uxtb	r3, r3
 8002f9c:	757b      	strb	r3, [r7, #21]
	ch[2] = (a.DR<<5) | (a.COMP_MODE<<4) | (a.COMP_POL<<3) | (a.COMP_LAT<<2) | (a.COMP_QUE);
 8002f9e:	793b      	ldrb	r3, [r7, #4]
 8002fa0:	f3c3 1342 	ubfx	r3, r3, #5, #3
 8002fa4:	b2db      	uxtb	r3, r3
 8002fa6:	015b      	lsls	r3, r3, #5
 8002fa8:	b25a      	sxtb	r2, r3
 8002faa:	793b      	ldrb	r3, [r7, #4]
 8002fac:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8002fb0:	b2db      	uxtb	r3, r3
 8002fb2:	011b      	lsls	r3, r3, #4
 8002fb4:	b25b      	sxtb	r3, r3
 8002fb6:	4313      	orrs	r3, r2
 8002fb8:	b25a      	sxtb	r2, r3
 8002fba:	793b      	ldrb	r3, [r7, #4]
 8002fbc:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8002fc0:	b2db      	uxtb	r3, r3
 8002fc2:	00db      	lsls	r3, r3, #3
 8002fc4:	b25b      	sxtb	r3, r3
 8002fc6:	4313      	orrs	r3, r2
 8002fc8:	b25a      	sxtb	r2, r3
 8002fca:	793b      	ldrb	r3, [r7, #4]
 8002fcc:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8002fd0:	b2db      	uxtb	r3, r3
 8002fd2:	009b      	lsls	r3, r3, #2
 8002fd4:	b25b      	sxtb	r3, r3
 8002fd6:	4313      	orrs	r3, r2
 8002fd8:	b25a      	sxtb	r2, r3
 8002fda:	793b      	ldrb	r3, [r7, #4]
 8002fdc:	f3c3 0301 	ubfx	r3, r3, #0, #2
 8002fe0:	b2db      	uxtb	r3, r3
 8002fe2:	b25b      	sxtb	r3, r3
 8002fe4:	4313      	orrs	r3, r2
 8002fe6:	b25b      	sxtb	r3, r3
 8002fe8:	b2db      	uxtb	r3, r3
 8002fea:	75bb      	strb	r3, [r7, #22]
	MCAL_I2C_MASTER_TX(I2C1, Slave_address, ch, 3, With_Stop, Start);
 8002fec:	f107 0214 	add.w	r2, r7, #20
 8002ff0:	8bf9      	ldrh	r1, [r7, #30]
 8002ff2:	2300      	movs	r3, #0
 8002ff4:	9301      	str	r3, [sp, #4]
 8002ff6:	2300      	movs	r3, #0
 8002ff8:	9300      	str	r3, [sp, #0]
 8002ffa:	2303      	movs	r3, #3
 8002ffc:	481e      	ldr	r0, [pc, #120]	@ (8003078 <adc_read_mv+0x128>)
 8002ffe:	f002 fd5b 	bl	8005ab8 <MCAL_I2C_MASTER_TX>
	ch[0] = 0x00;
 8003002:	2300      	movs	r3, #0
 8003004:	753b      	strb	r3, [r7, #20]
	MCAL_I2C_MASTER_TX(I2C1, Slave_address, ch, 1, With_Stop, Start);
 8003006:	f107 0214 	add.w	r2, r7, #20
 800300a:	8bf9      	ldrh	r1, [r7, #30]
 800300c:	2300      	movs	r3, #0
 800300e:	9301      	str	r3, [sp, #4]
 8003010:	2300      	movs	r3, #0
 8003012:	9300      	str	r3, [sp, #0]
 8003014:	2301      	movs	r3, #1
 8003016:	4818      	ldr	r0, [pc, #96]	@ (8003078 <adc_read_mv+0x128>)
 8003018:	f002 fd4e 	bl	8005ab8 <MCAL_I2C_MASTER_TX>
	delay_ms(2);
 800301c:	2002      	movs	r0, #2
 800301e:	f000 fc34 	bl	800388a <delay_ms>
	MCAL_I2C_MASTER_RX(I2C1, Slave_address, ch4 , 2, With_Stop,Start, I2C_ADC);
 8003022:	f107 020c 	add.w	r2, r7, #12
 8003026:	8bf9      	ldrh	r1, [r7, #30]
 8003028:	2301      	movs	r3, #1
 800302a:	9302      	str	r3, [sp, #8]
 800302c:	2300      	movs	r3, #0
 800302e:	9301      	str	r3, [sp, #4]
 8003030:	2300      	movs	r3, #0
 8003032:	9300      	str	r3, [sp, #0]
 8003034:	2302      	movs	r3, #2
 8003036:	4810      	ldr	r0, [pc, #64]	@ (8003078 <adc_read_mv+0x128>)
 8003038:	f002 fd9a 	bl	8005b70 <MCAL_I2C_MASTER_RX>
	reading = (ch4[1] << 8) | ch4[0];
 800303c:	7b7b      	ldrb	r3, [r7, #13]
 800303e:	021b      	lsls	r3, r3, #8
 8003040:	b21a      	sxth	r2, r3
 8003042:	7b3b      	ldrb	r3, [r7, #12]
 8003044:	b21b      	sxth	r3, r3
 8003046:	4313      	orrs	r3, r2
 8003048:	b21b      	sxth	r3, r3
 800304a:	83bb      	strh	r3, [r7, #28]
	mv = ((float32)reading * ((float32)4.096/(float32)0x8000))*1000;
 800304c:	8bbb      	ldrh	r3, [r7, #28]
 800304e:	4618      	mov	r0, r3
 8003050:	f7fd fe32 	bl	8000cb8 <__aeabi_ui2f>
 8003054:	4603      	mov	r3, r0
 8003056:	4909      	ldr	r1, [pc, #36]	@ (800307c <adc_read_mv+0x12c>)
 8003058:	4618      	mov	r0, r3
 800305a:	f7fd fe85 	bl	8000d68 <__aeabi_fmul>
 800305e:	4603      	mov	r3, r0
 8003060:	4907      	ldr	r1, [pc, #28]	@ (8003080 <adc_read_mv+0x130>)
 8003062:	4618      	mov	r0, r3
 8003064:	f7fd fe80 	bl	8000d68 <__aeabi_fmul>
 8003068:	4603      	mov	r3, r0
 800306a:	61bb      	str	r3, [r7, #24]
	return mv;
 800306c:	69bb      	ldr	r3, [r7, #24]
}
 800306e:	4618      	mov	r0, r3
 8003070:	3720      	adds	r7, #32
 8003072:	46bd      	mov	sp, r7
 8003074:	bd80      	pop	{r7, pc}
 8003076:	bf00      	nop
 8003078:	40005400 	.word	0x40005400
 800307c:	3903126f 	.word	0x3903126f
 8003080:	447a0000 	.word	0x447a0000

08003084 <eeprom_write_Nbytes>:
//	MCAL_I2C_Init(I2C1, &I2C1CFG);


}
unsigned char eeprom_write_Nbytes(unsigned int Memory_address, unsigned char* bytes,uint8 Data_Length)
{
 8003084:	b580      	push	{r7, lr}
 8003086:	b0c8      	sub	sp, #288	@ 0x120
 8003088:	af02      	add	r7, sp, #8
 800308a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800308e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003092:	6018      	str	r0, [r3, #0]
 8003094:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8003098:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 800309c:	6019      	str	r1, [r3, #0]
 800309e:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80030a2:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 80030a6:	701a      	strb	r2, [r3, #0]
	uint8 i=0 ;
 80030a8:	2300      	movs	r3, #0
 80030aa:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
	//Violate MISRA Rule
	//(unsigned char*)malloc(Data_Length+2)  ;
	uint8 buffer[256]  ;
	//buffer[0] = (u8)(Memory_address>>8) ; 	//upper byte Memory Address
	//buffer[1] = (u8)Memory_address ; 	//lower byte Memory Address
	buffer[0] = (uint8)(Memory_address) ; 	//Memory Address
 80030ae:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80030b2:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	b2da      	uxtb	r2, r3
 80030ba:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80030be:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80030c2:	701a      	strb	r2, [r3, #0]

	for (i=1 ; i<(Data_Length+1) ; i++ )
 80030c4:	2301      	movs	r3, #1
 80030c6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
 80030ca:	e015      	b.n	80030f8 <eeprom_write_Nbytes+0x74>
	{buffer[i] = bytes[i-1] ;}
 80030cc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80030d0:	3b01      	subs	r3, #1
 80030d2:	f507 728c 	add.w	r2, r7, #280	@ 0x118
 80030d6:	f5a2 7288 	sub.w	r2, r2, #272	@ 0x110
 80030da:	6812      	ldr	r2, [r2, #0]
 80030dc:	441a      	add	r2, r3
 80030de:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80030e2:	7811      	ldrb	r1, [r2, #0]
 80030e4:	f507 728c 	add.w	r2, r7, #280	@ 0x118
 80030e8:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 80030ec:	54d1      	strb	r1, [r2, r3]
	for (i=1 ; i<(Data_Length+1) ; i++ )
 80030ee:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80030f2:	3301      	adds	r3, #1
 80030f4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
 80030f8:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80030fc:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8003100:	781a      	ldrb	r2, [r3, #0]
 8003102:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003106:	429a      	cmp	r2, r3
 8003108:	d2e0      	bcs.n	80030cc <eeprom_write_Nbytes+0x48>

	MCAL_I2C_MASTER_TX(I2C1, EEPROM_Slave_address, buffer, (Data_Length+1), With_Stop, Start);
 800310a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800310e:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8003112:	781b      	ldrb	r3, [r3, #0]
 8003114:	3301      	adds	r3, #1
 8003116:	4619      	mov	r1, r3
 8003118:	f107 0214 	add.w	r2, r7, #20
 800311c:	2300      	movs	r3, #0
 800311e:	9301      	str	r3, [sp, #4]
 8003120:	2300      	movs	r3, #0
 8003122:	9300      	str	r3, [sp, #0]
 8003124:	460b      	mov	r3, r1
 8003126:	2150      	movs	r1, #80	@ 0x50
 8003128:	4804      	ldr	r0, [pc, #16]	@ (800313c <eeprom_write_Nbytes+0xb8>)
 800312a:	f002 fcc5 	bl	8005ab8 <MCAL_I2C_MASTER_TX>

	return 0;
 800312e:	2300      	movs	r3, #0
}
 8003130:	4618      	mov	r0, r3
 8003132:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 8003136:	46bd      	mov	sp, r7
 8003138:	bd80      	pop	{r7, pc}
 800313a:	bf00      	nop
 800313c:	40005400 	.word	0x40005400

08003140 <eeprom_read_byte>:


unsigned char eeprom_read_byte(unsigned int address , uint8* dataOut, uint8 dataLen)
{
 8003140:	b580      	push	{r7, lr}
 8003142:	b08a      	sub	sp, #40	@ 0x28
 8003144:	af04      	add	r7, sp, #16
 8003146:	60f8      	str	r0, [r7, #12]
 8003148:	60b9      	str	r1, [r7, #8]
 800314a:	4613      	mov	r3, r2
 800314c:	71fb      	strb	r3, [r7, #7]

	unsigned char buffer[2];
	//buffer[0] = (u8)(address>>8) ; 	//Upper Memory Address
	//buffer[1] = (u8)(address) ; 	//Lower Memory Address
	buffer[0] = (uint8)(address) ; 	//Memory Address
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	b2db      	uxtb	r3, r3
 8003152:	753b      	strb	r3, [r7, #20]

	delay_ms(100);
 8003154:	2064      	movs	r0, #100	@ 0x64
 8003156:	f000 fb98 	bl	800388a <delay_ms>
	MCAL_I2C_MASTER_TX(I2C1, EEPROM_Slave_address , buffer, 1,Without_Stop ,Start); //Write Address Only
 800315a:	f107 0214 	add.w	r2, r7, #20
 800315e:	2300      	movs	r3, #0
 8003160:	9301      	str	r3, [sp, #4]
 8003162:	2301      	movs	r3, #1
 8003164:	9300      	str	r3, [sp, #0]
 8003166:	2301      	movs	r3, #1
 8003168:	2150      	movs	r1, #80	@ 0x50
 800316a:	480b      	ldr	r0, [pc, #44]	@ (8003198 <eeprom_read_byte+0x58>)
 800316c:	f002 fca4 	bl	8005ab8 <MCAL_I2C_MASTER_TX>
	delay_ms(100);
 8003170:	2064      	movs	r0, #100	@ 0x64
 8003172:	f000 fb8a 	bl	800388a <delay_ms>
	MCAL_I2C_MASTER_RX(I2C1, EEPROM_Slave_address, dataOut, dataLen,With_Stop,repeated_start, I2C_EEPROM); 			//Read Data
 8003176:	79fb      	ldrb	r3, [r7, #7]
 8003178:	2200      	movs	r2, #0
 800317a:	9202      	str	r2, [sp, #8]
 800317c:	2201      	movs	r2, #1
 800317e:	9201      	str	r2, [sp, #4]
 8003180:	2200      	movs	r2, #0
 8003182:	9200      	str	r2, [sp, #0]
 8003184:	68ba      	ldr	r2, [r7, #8]
 8003186:	2150      	movs	r1, #80	@ 0x50
 8003188:	4803      	ldr	r0, [pc, #12]	@ (8003198 <eeprom_read_byte+0x58>)
 800318a:	f002 fcf1 	bl	8005b70 <MCAL_I2C_MASTER_RX>

	return 0;
 800318e:	2300      	movs	r3, #0

}
 8003190:	4618      	mov	r0, r3
 8003192:	3718      	adds	r7, #24
 8003194:	46bd      	mov	sp, r7
 8003196:	bd80      	pop	{r7, pc}
 8003198:	40005400 	.word	0x40005400

0800319c <float_to_string_manual>:

static volatile uint8 glbl_uint8CommandBuffer[HESP32_MAX_BUFFER_SPACE] = {0};
static volatile uint8 glbl_uint8BufferIndex = 0;

void float_to_string_manual(uint8* P_uint8Buffer, float32 Copy_float32FloatNum, uint32 Loc_uint32precision) 
{
 800319c:	b5b0      	push	{r4, r5, r7, lr}
 800319e:	b090      	sub	sp, #64	@ 0x40
 80031a0:	af00      	add	r7, sp, #0
 80031a2:	60f8      	str	r0, [r7, #12]
 80031a4:	60b9      	str	r1, [r7, #8]
 80031a6:	607a      	str	r2, [r7, #4]
    uint32 Loc_uint32IntPart = 0, Loc_uint32DecimalPart = 0;
 80031a8:	2300      	movs	r3, #0
 80031aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80031ac:	2300      	movs	r3, #0
 80031ae:	63bb      	str	r3, [r7, #56]	@ 0x38
    uint32 i = 0, k = 0;
 80031b0:	2300      	movs	r3, #0
 80031b2:	637b      	str	r3, [r7, #52]	@ 0x34
 80031b4:	2300      	movs	r3, #0
 80031b6:	633b      	str	r3, [r7, #48]	@ 0x30
    uint8 Loc_uint8TempBuffer[8] = {0};
 80031b8:	2300      	movs	r3, #0
 80031ba:	617b      	str	r3, [r7, #20]
 80031bc:	2300      	movs	r3, #0
 80031be:	61bb      	str	r3, [r7, #24]
    boolean is_negative = FALSE;
 80031c0:	2300      	movs	r3, #0
 80031c2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    // Handle sign and extract integer part (modify for specific needs)
    if (Copy_float32FloatNum < 0) 
 80031c6:	f04f 0100 	mov.w	r1, #0
 80031ca:	68b8      	ldr	r0, [r7, #8]
 80031cc:	f7fd ff6a 	bl	80010a4 <__aeabi_fcmplt>
 80031d0:	4603      	mov	r3, r0
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d006      	beq.n	80031e4 <float_to_string_manual+0x48>
    {
        Copy_float32FloatNum = -Copy_float32FloatNum;
 80031d6:	68bb      	ldr	r3, [r7, #8]
 80031d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 80031dc:	60bb      	str	r3, [r7, #8]
        is_negative = TRUE;
 80031de:	2301      	movs	r3, #1
 80031e0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }
    Loc_uint32IntPart = (sint32)Copy_float32FloatNum;
 80031e4:	68b8      	ldr	r0, [r7, #8]
 80031e6:	f7fd ff85 	bl	80010f4 <__aeabi_f2iz>
 80031ea:	4603      	mov	r3, r0
 80031ec:	63fb      	str	r3, [r7, #60]	@ 0x3c

    // Handle decimal part if needed (modify for precision)
    if (Loc_uint32precision > 0) 
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d021      	beq.n	8003238 <float_to_string_manual+0x9c>
    {
        Copy_float32FloatNum *= pow(10, Loc_uint32precision);
 80031f4:	6878      	ldr	r0, [r7, #4]
 80031f6:	f7fd f90f 	bl	8000418 <__aeabi_ui2d>
 80031fa:	4602      	mov	r2, r0
 80031fc:	460b      	mov	r3, r1
 80031fe:	f04f 0000 	mov.w	r0, #0
 8003202:	4952      	ldr	r1, [pc, #328]	@ (800334c <float_to_string_manual+0x1b0>)
 8003204:	f008 fa06 	bl	800b614 <pow>
 8003208:	4604      	mov	r4, r0
 800320a:	460d      	mov	r5, r1
 800320c:	68b8      	ldr	r0, [r7, #8]
 800320e:	f7fd f925 	bl	800045c <__aeabi_f2d>
 8003212:	4602      	mov	r2, r0
 8003214:	460b      	mov	r3, r1
 8003216:	4620      	mov	r0, r4
 8003218:	4629      	mov	r1, r5
 800321a:	f7fd f977 	bl	800050c <__aeabi_dmul>
 800321e:	4602      	mov	r2, r0
 8003220:	460b      	mov	r3, r1
 8003222:	4610      	mov	r0, r2
 8003224:	4619      	mov	r1, r3
 8003226:	f7fd fc41 	bl	8000aac <__aeabi_d2f>
 800322a:	4603      	mov	r3, r0
 800322c:	60bb      	str	r3, [r7, #8]
        Loc_uint32DecimalPart = (uint32)Copy_float32FloatNum;
 800322e:	68b8      	ldr	r0, [r7, #8]
 8003230:	f7fd ff86 	bl	8001140 <__aeabi_f2uiz>
 8003234:	4603      	mov	r3, r0
 8003236:	63bb      	str	r3, [r7, #56]	@ 0x38
    }

    // Convert integer part to string (replace with your implementation)
    if (is_negative) 
 8003238:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800323c:	2b00      	cmp	r3, #0
 800323e:	d006      	beq.n	800324e <float_to_string_manual+0xb2>
    {
        P_uint8Buffer[i++] = '-';
 8003240:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003242:	1c5a      	adds	r2, r3, #1
 8003244:	637a      	str	r2, [r7, #52]	@ 0x34
 8003246:	68fa      	ldr	r2, [r7, #12]
 8003248:	4413      	add	r3, r2
 800324a:	222d      	movs	r2, #45	@ 0x2d
 800324c:	701a      	strb	r2, [r3, #0]
    }
    do 
    {
        //buf[i++] = int_part % 10 + '0';
        Loc_uint8TempBuffer[k++] = Loc_uint32IntPart % 10 + '0';
 800324e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003250:	4b3f      	ldr	r3, [pc, #252]	@ (8003350 <float_to_string_manual+0x1b4>)
 8003252:	fba3 2301 	umull	r2, r3, r3, r1
 8003256:	08da      	lsrs	r2, r3, #3
 8003258:	4613      	mov	r3, r2
 800325a:	009b      	lsls	r3, r3, #2
 800325c:	4413      	add	r3, r2
 800325e:	005b      	lsls	r3, r3, #1
 8003260:	1aca      	subs	r2, r1, r3
 8003262:	b2d2      	uxtb	r2, r2
 8003264:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003266:	1c59      	adds	r1, r3, #1
 8003268:	6339      	str	r1, [r7, #48]	@ 0x30
 800326a:	3230      	adds	r2, #48	@ 0x30
 800326c:	b2d2      	uxtb	r2, r2
 800326e:	3340      	adds	r3, #64	@ 0x40
 8003270:	443b      	add	r3, r7
 8003272:	f803 2c2c 	strb.w	r2, [r3, #-44]
        Loc_uint32IntPart /= 10;
 8003276:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003278:	4a35      	ldr	r2, [pc, #212]	@ (8003350 <float_to_string_manual+0x1b4>)
 800327a:	fba2 2303 	umull	r2, r3, r2, r3
 800327e:	08db      	lsrs	r3, r3, #3
 8003280:	63fb      	str	r3, [r7, #60]	@ 0x3c
    } while (Loc_uint32IntPart > 0);
 8003282:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003284:	2b00      	cmp	r3, #0
 8003286:	d1e2      	bne.n	800324e <float_to_string_manual+0xb2>

    // Append sign, decimal point, and decimal digits (modify for precision)
    for(sint32 j = (k - 1); j >= 0; j--)
 8003288:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800328a:	3b01      	subs	r3, #1
 800328c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800328e:	e00d      	b.n	80032ac <float_to_string_manual+0x110>
    {
        P_uint8Buffer[i++] = Loc_uint8TempBuffer[j];
 8003290:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003292:	1c5a      	adds	r2, r3, #1
 8003294:	637a      	str	r2, [r7, #52]	@ 0x34
 8003296:	68fa      	ldr	r2, [r7, #12]
 8003298:	4413      	add	r3, r2
 800329a:	f107 0114 	add.w	r1, r7, #20
 800329e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80032a0:	440a      	add	r2, r1
 80032a2:	7812      	ldrb	r2, [r2, #0]
 80032a4:	701a      	strb	r2, [r3, #0]
    for(sint32 j = (k - 1); j >= 0; j--)
 80032a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80032a8:	3b01      	subs	r3, #1
 80032aa:	62bb      	str	r3, [r7, #40]	@ 0x28
 80032ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	daee      	bge.n	8003290 <float_to_string_manual+0xf4>
    }

    if (Loc_uint32precision > 0) 
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d040      	beq.n	800333a <float_to_string_manual+0x19e>
    {
        uint8 temp = 0;
 80032b8:	2300      	movs	r3, #0
 80032ba:	77fb      	strb	r3, [r7, #31]
        P_uint8Buffer[i++] = '.';
 80032bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80032be:	1c5a      	adds	r2, r3, #1
 80032c0:	637a      	str	r2, [r7, #52]	@ 0x34
 80032c2:	68fa      	ldr	r2, [r7, #12]
 80032c4:	4413      	add	r3, r2
 80032c6:	222e      	movs	r2, #46	@ 0x2e
 80032c8:	701a      	strb	r2, [r3, #0]
        for (sint32 j = 0; j < Loc_uint32precision; j++) 
 80032ca:	2300      	movs	r3, #0
 80032cc:	627b      	str	r3, [r7, #36]	@ 0x24
 80032ce:	e01b      	b.n	8003308 <float_to_string_manual+0x16c>
        {
            Loc_uint8TempBuffer[j] = Loc_uint32DecimalPart % 10 + '0';
 80032d0:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80032d2:	4b1f      	ldr	r3, [pc, #124]	@ (8003350 <float_to_string_manual+0x1b4>)
 80032d4:	fba3 2301 	umull	r2, r3, r3, r1
 80032d8:	08da      	lsrs	r2, r3, #3
 80032da:	4613      	mov	r3, r2
 80032dc:	009b      	lsls	r3, r3, #2
 80032de:	4413      	add	r3, r2
 80032e0:	005b      	lsls	r3, r3, #1
 80032e2:	1aca      	subs	r2, r1, r3
 80032e4:	b2d3      	uxtb	r3, r2
 80032e6:	3330      	adds	r3, #48	@ 0x30
 80032e8:	b2d9      	uxtb	r1, r3
 80032ea:	f107 0214 	add.w	r2, r7, #20
 80032ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032f0:	4413      	add	r3, r2
 80032f2:	460a      	mov	r2, r1
 80032f4:	701a      	strb	r2, [r3, #0]
            Loc_uint32DecimalPart /= 10;
 80032f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80032f8:	4a15      	ldr	r2, [pc, #84]	@ (8003350 <float_to_string_manual+0x1b4>)
 80032fa:	fba2 2303 	umull	r2, r3, r2, r3
 80032fe:	08db      	lsrs	r3, r3, #3
 8003300:	63bb      	str	r3, [r7, #56]	@ 0x38
        for (sint32 j = 0; j < Loc_uint32precision; j++) 
 8003302:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003304:	3301      	adds	r3, #1
 8003306:	627b      	str	r3, [r7, #36]	@ 0x24
 8003308:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800330a:	687a      	ldr	r2, [r7, #4]
 800330c:	429a      	cmp	r2, r3
 800330e:	d8df      	bhi.n	80032d0 <float_to_string_manual+0x134>
        }
        for (sint32 j = (Loc_uint32precision - 1); j >= 0; j--) 
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	3b01      	subs	r3, #1
 8003314:	623b      	str	r3, [r7, #32]
 8003316:	e00d      	b.n	8003334 <float_to_string_manual+0x198>
        {
            P_uint8Buffer[i++] = Loc_uint8TempBuffer[j];
 8003318:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800331a:	1c5a      	adds	r2, r3, #1
 800331c:	637a      	str	r2, [r7, #52]	@ 0x34
 800331e:	68fa      	ldr	r2, [r7, #12]
 8003320:	4413      	add	r3, r2
 8003322:	f107 0114 	add.w	r1, r7, #20
 8003326:	6a3a      	ldr	r2, [r7, #32]
 8003328:	440a      	add	r2, r1
 800332a:	7812      	ldrb	r2, [r2, #0]
 800332c:	701a      	strb	r2, [r3, #0]
        for (sint32 j = (Loc_uint32precision - 1); j >= 0; j--) 
 800332e:	6a3b      	ldr	r3, [r7, #32]
 8003330:	3b01      	subs	r3, #1
 8003332:	623b      	str	r3, [r7, #32]
 8003334:	6a3b      	ldr	r3, [r7, #32]
 8003336:	2b00      	cmp	r3, #0
 8003338:	daee      	bge.n	8003318 <float_to_string_manual+0x17c>
        }
    }
    P_uint8Buffer[i] = '\0'; // Null terminate the string
 800333a:	68fa      	ldr	r2, [r7, #12]
 800333c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800333e:	4413      	add	r3, r2
 8003340:	2200      	movs	r2, #0
 8003342:	701a      	strb	r2, [r3, #0]
}
 8003344:	bf00      	nop
 8003346:	3740      	adds	r7, #64	@ 0x40
 8003348:	46bd      	mov	sp, r7
 800334a:	bdb0      	pop	{r4, r5, r7, pc}
 800334c:	40240000 	.word	0x40240000
 8003350:	cccccccd 	.word	0xcccccccd

08003354 <HESP32_ParseReceivedCommand>:

void HESP32_ParseReceivedCommand  (void)
{
 8003354:	b590      	push	{r4, r7, lr}
 8003356:	b083      	sub	sp, #12
 8003358:	af00      	add	r7, sp, #0
    uint16 Loc_uint16RxChar = 0;
 800335a:	2300      	movs	r3, #0
 800335c:	807b      	strh	r3, [r7, #2]
    MUART_RxCharAsynchronous(HESP32_UART_CHOICE, &Loc_uint16RxChar);
 800335e:	1cbb      	adds	r3, r7, #2
 8003360:	4619      	mov	r1, r3
 8003362:	2002      	movs	r0, #2
 8003364:	f003 fc54 	bl	8006c10 <MUART_RxCharAsynchronous>
	
    if(glbl_uint8BufferIndex < HESP32_MAX_BUFFER_SPACE)
 8003368:	4b42      	ldr	r3, [pc, #264]	@ (8003474 <HESP32_ParseReceivedCommand+0x120>)
 800336a:	781b      	ldrb	r3, [r3, #0]
 800336c:	b2db      	uxtb	r3, r3
 800336e:	2b27      	cmp	r3, #39	@ 0x27
 8003370:	d879      	bhi.n	8003466 <HESP32_ParseReceivedCommand+0x112>
    {
        if((uint8)Loc_uint16RxChar == '\n')
 8003372:	887b      	ldrh	r3, [r7, #2]
 8003374:	b2db      	uxtb	r3, r3
 8003376:	2b0a      	cmp	r3, #10
 8003378:	d165      	bne.n	8003446 <HESP32_ParseReceivedCommand+0xf2>
        {
            glbl_uint8CommandBuffer[glbl_uint8BufferIndex] = '\0';
 800337a:	4b3e      	ldr	r3, [pc, #248]	@ (8003474 <HESP32_ParseReceivedCommand+0x120>)
 800337c:	781b      	ldrb	r3, [r3, #0]
 800337e:	b2db      	uxtb	r3, r3
 8003380:	461a      	mov	r2, r3
 8003382:	4b3d      	ldr	r3, [pc, #244]	@ (8003478 <HESP32_ParseReceivedCommand+0x124>)
 8003384:	2100      	movs	r1, #0
 8003386:	5499      	strb	r1, [r3, r2]
            
            uint8 Loc_uint8Index = 0; 
 8003388:	2300      	movs	r3, #0
 800338a:	71fb      	strb	r3, [r7, #7]
	    	uint8 Loc_uint8FoundCommand = HESP32_COMMAND_NOT_FOUND;
 800338c:	2300      	movs	r3, #0
 800338e:	71bb      	strb	r3, [r7, #6]
	    	uint8 Loc_uint8Compare = 0;
 8003390:	2300      	movs	r3, #0
 8003392:	717b      	strb	r3, [r7, #5]

            for(Loc_uint8Index = 0; Loc_uint8Index < HESP32_NO_OF_COMMANDS; Loc_uint8Index++)
 8003394:	2300      	movs	r3, #0
 8003396:	71fb      	strb	r3, [r7, #7]
 8003398:	e04c      	b.n	8003434 <HESP32_ParseReceivedCommand+0xe0>
            {
	    		Loc_uint8Compare = strncmp((HESP32_AvailableTasks[Loc_uint8Index]), glbl_uint8CommandBuffer, strlen((HESP32_AvailableTasks[Loc_uint8Index])));
 800339a:	79fa      	ldrb	r2, [r7, #7]
 800339c:	4613      	mov	r3, r2
 800339e:	011b      	lsls	r3, r3, #4
 80033a0:	1a9b      	subs	r3, r3, r2
 80033a2:	005b      	lsls	r3, r3, #1
 80033a4:	4a35      	ldr	r2, [pc, #212]	@ (800347c <HESP32_ParseReceivedCommand+0x128>)
 80033a6:	189c      	adds	r4, r3, r2
 80033a8:	79fa      	ldrb	r2, [r7, #7]
 80033aa:	4613      	mov	r3, r2
 80033ac:	011b      	lsls	r3, r3, #4
 80033ae:	1a9b      	subs	r3, r3, r2
 80033b0:	005b      	lsls	r3, r3, #1
 80033b2:	4a32      	ldr	r2, [pc, #200]	@ (800347c <HESP32_ParseReceivedCommand+0x128>)
 80033b4:	4413      	add	r3, r2
 80033b6:	4618      	mov	r0, r3
 80033b8:	f7fc fee4 	bl	8000184 <strlen>
 80033bc:	4603      	mov	r3, r0
 80033be:	461a      	mov	r2, r3
 80033c0:	492d      	ldr	r1, [pc, #180]	@ (8003478 <HESP32_ParseReceivedCommand+0x124>)
 80033c2:	4620      	mov	r0, r4
 80033c4:	f004 fe05 	bl	8007fd2 <strncmp>
 80033c8:	4603      	mov	r3, r0
 80033ca:	717b      	strb	r3, [r7, #5]
                if(Loc_uint8Compare == 0)
 80033cc:	797b      	ldrb	r3, [r7, #5]
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d12d      	bne.n	800342e <HESP32_ParseReceivedCommand+0xda>
                {
                    Loc_uint8FoundCommand = HESP32_COMMAND_FOUND;
 80033d2:	2301      	movs	r3, #1
 80033d4:	71bb      	strb	r3, [r7, #6]
                    //HESP32_SendCommand("acknowledged");
                    
                    if(Loc_uint8Index < HESP32_NO_OF_NON_ARG_COMMANDS)
 80033d6:	79fb      	ldrb	r3, [r7, #7]
 80033d8:	2b10      	cmp	r3, #16
 80033da:	d80b      	bhi.n	80033f4 <HESP32_ParseReceivedCommand+0xa0>
                    {
                        if((glbl_PCallbackFunc[Loc_uint8Index]) != NULL_PTR)
 80033dc:	79fb      	ldrb	r3, [r7, #7]
 80033de:	4a28      	ldr	r2, [pc, #160]	@ (8003480 <HESP32_ParseReceivedCommand+0x12c>)
 80033e0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d029      	beq.n	800343c <HESP32_ParseReceivedCommand+0xe8>
                        {
                            (glbl_PCallbackFunc[Loc_uint8Index])();
 80033e8:	79fb      	ldrb	r3, [r7, #7]
 80033ea:	4a25      	ldr	r2, [pc, #148]	@ (8003480 <HESP32_ParseReceivedCommand+0x12c>)
 80033ec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80033f0:	4798      	blx	r3
                                (glbl_PArgCallbackFunc[Loc_uint8Index - HESP32_NO_OF_NON_ARG_COMMANDS])((glbl_uint8CommandBuffer + strlen((HESP32_AvailableTasks[Loc_uint8Index])) + 1));
                            }
                        #else
                        #endif /*HESP32_NO_OF_ARG_COMMANDS*/
                    }
	    			break;
 80033f2:	e023      	b.n	800343c <HESP32_ParseReceivedCommand+0xe8>
                            if((glbl_PArgCallbackFunc[Loc_uint8Index - HESP32_NO_OF_NON_ARG_COMMANDS]) != NULL_PTR)
 80033f4:	79fb      	ldrb	r3, [r7, #7]
 80033f6:	3b11      	subs	r3, #17
 80033f8:	4a22      	ldr	r2, [pc, #136]	@ (8003484 <HESP32_ParseReceivedCommand+0x130>)
 80033fa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d01c      	beq.n	800343c <HESP32_ParseReceivedCommand+0xe8>
                                (glbl_PArgCallbackFunc[Loc_uint8Index - HESP32_NO_OF_NON_ARG_COMMANDS])((glbl_uint8CommandBuffer + strlen((HESP32_AvailableTasks[Loc_uint8Index])) + 1));
 8003402:	79fb      	ldrb	r3, [r7, #7]
 8003404:	3b11      	subs	r3, #17
 8003406:	4a1f      	ldr	r2, [pc, #124]	@ (8003484 <HESP32_ParseReceivedCommand+0x130>)
 8003408:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800340c:	79fa      	ldrb	r2, [r7, #7]
 800340e:	4613      	mov	r3, r2
 8003410:	011b      	lsls	r3, r3, #4
 8003412:	1a9b      	subs	r3, r3, r2
 8003414:	005b      	lsls	r3, r3, #1
 8003416:	4a19      	ldr	r2, [pc, #100]	@ (800347c <HESP32_ParseReceivedCommand+0x128>)
 8003418:	4413      	add	r3, r2
 800341a:	4618      	mov	r0, r3
 800341c:	f7fc feb2 	bl	8000184 <strlen>
 8003420:	4603      	mov	r3, r0
 8003422:	3301      	adds	r3, #1
 8003424:	4a14      	ldr	r2, [pc, #80]	@ (8003478 <HESP32_ParseReceivedCommand+0x124>)
 8003426:	4413      	add	r3, r2
 8003428:	4618      	mov	r0, r3
 800342a:	47a0      	blx	r4
	    			break;
 800342c:	e006      	b.n	800343c <HESP32_ParseReceivedCommand+0xe8>
            for(Loc_uint8Index = 0; Loc_uint8Index < HESP32_NO_OF_COMMANDS; Loc_uint8Index++)
 800342e:	79fb      	ldrb	r3, [r7, #7]
 8003430:	3301      	adds	r3, #1
 8003432:	71fb      	strb	r3, [r7, #7]
 8003434:	79fb      	ldrb	r3, [r7, #7]
 8003436:	2b1c      	cmp	r3, #28
 8003438:	d9af      	bls.n	800339a <HESP32_ParseReceivedCommand+0x46>
 800343a:	e000      	b.n	800343e <HESP32_ParseReceivedCommand+0xea>
	    			break;
 800343c:	bf00      	nop
                else
	    		{
                    /*Do nothing*/
                }
            }
            glbl_uint8BufferIndex = 0;
 800343e:	4b0d      	ldr	r3, [pc, #52]	@ (8003474 <HESP32_ParseReceivedCommand+0x120>)
 8003440:	2200      	movs	r2, #0
 8003442:	701a      	strb	r2, [r3, #0]
    else
    {
        glbl_uint8BufferIndex = 0;
    }

}
 8003444:	e012      	b.n	800346c <HESP32_ParseReceivedCommand+0x118>
            glbl_uint8CommandBuffer[glbl_uint8BufferIndex] = (uint8)(Loc_uint16RxChar);
 8003446:	8879      	ldrh	r1, [r7, #2]
 8003448:	4b0a      	ldr	r3, [pc, #40]	@ (8003474 <HESP32_ParseReceivedCommand+0x120>)
 800344a:	781b      	ldrb	r3, [r3, #0]
 800344c:	b2db      	uxtb	r3, r3
 800344e:	461a      	mov	r2, r3
 8003450:	b2c9      	uxtb	r1, r1
 8003452:	4b09      	ldr	r3, [pc, #36]	@ (8003478 <HESP32_ParseReceivedCommand+0x124>)
 8003454:	5499      	strb	r1, [r3, r2]
            glbl_uint8BufferIndex++;
 8003456:	4b07      	ldr	r3, [pc, #28]	@ (8003474 <HESP32_ParseReceivedCommand+0x120>)
 8003458:	781b      	ldrb	r3, [r3, #0]
 800345a:	b2db      	uxtb	r3, r3
 800345c:	3301      	adds	r3, #1
 800345e:	b2da      	uxtb	r2, r3
 8003460:	4b04      	ldr	r3, [pc, #16]	@ (8003474 <HESP32_ParseReceivedCommand+0x120>)
 8003462:	701a      	strb	r2, [r3, #0]
}
 8003464:	e002      	b.n	800346c <HESP32_ParseReceivedCommand+0x118>
        glbl_uint8BufferIndex = 0;
 8003466:	4b03      	ldr	r3, [pc, #12]	@ (8003474 <HESP32_ParseReceivedCommand+0x120>)
 8003468:	2200      	movs	r2, #0
 800346a:	701a      	strb	r2, [r3, #0]
}
 800346c:	bf00      	nop
 800346e:	370c      	adds	r7, #12
 8003470:	46bd      	mov	sp, r7
 8003472:	bd90      	pop	{r4, r7, pc}
 8003474:	2000075c 	.word	0x2000075c
 8003478:	20000734 	.word	0x20000734
 800347c:	20000000 	.word	0x20000000
 8003480:	20000694 	.word	0x20000694
 8003484:	20000704 	.word	0x20000704

08003488 <HESP32_InitInterface>:
 * @return Std_ReturnType
 * @retval E_OK:        Initialization is successful
 * @retval E_NOT_OK:    Failed to initialize communication 
 */
Std_ReturnType HESP32_InitInterface              (void)
{
 8003488:	b580      	push	{r7, lr}
 800348a:	b082      	sub	sp, #8
 800348c:	af00      	add	r7, sp, #0
    Std_ReturnType Loc_uint8FuncStatus = E_NOT_OK;
 800348e:	2301      	movs	r3, #1
 8003490:	71fb      	strb	r3, [r7, #7]

        //Initialize UART 2 peripheral
        MUART_Init(UART2);
    #elif HESP32_UART_CHOICE == HESP32_UART3
        //Enable Clock for UART3 and its tx and rx pins
        MRCC_EnablePeripheralClock(MRCC_APB1, MRCC_APB1_USART3_EN);
 8003492:	2112      	movs	r1, #18
 8003494:	2002      	movs	r0, #2
 8003496:	f002 fddd 	bl	8006054 <MRCC_EnablePeripheralClock>
        MRCC_EnablePeripheralClock(MRCC_APB2, MRCC_APB2_IOPB_EN);
 800349a:	2103      	movs	r1, #3
 800349c:	2003      	movs	r0, #3
 800349e:	f002 fdd9 	bl	8006054 <MRCC_EnablePeripheralClock>

        //Set Tx pin to be output alternate function and rx to be input pull-up
        MGPIO_SetPinMode(MUART3_TX_PORT_ID, MUART3_TX_PIN_ID, MGPIO_OUTPUT_AF_PUSH_PULL_2MHZ);
 80034a2:	220a      	movs	r2, #10
 80034a4:	210a      	movs	r1, #10
 80034a6:	2001      	movs	r0, #1
 80034a8:	f001 fe56 	bl	8005158 <MGPIO_SetPinMode>
        MGPIO_SetPinMode(MUART3_RX_PORT_ID, MUART3_RX_PIN_ID, MGPIO_INPUT_PULL_UP_OR_DOWN_MODE);
 80034ac:	2208      	movs	r2, #8
 80034ae:	210b      	movs	r1, #11
 80034b0:	2001      	movs	r0, #1
 80034b2:	f001 fe51 	bl	8005158 <MGPIO_SetPinMode>
        MGPIO_ActivatePullUp(MUART3_RX_PORT_ID, MUART3_RX_PIN_ID);
 80034b6:	210b      	movs	r1, #11
 80034b8:	2001      	movs	r0, #1
 80034ba:	f002 f827 	bl	800550c <MGPIO_ActivatePullUp>

        //Enable Interrupt for UART 3
        MNVIC_EnableInterrupt(MNVIC_USART3);
 80034be:	2027      	movs	r0, #39	@ 0x27
 80034c0:	f002 fce2 	bl	8005e88 <MNVIC_EnableInterrupt>

        MUART_SetRxCompleteCallback(UART3, HESP32_ParseReceivedCommand);
 80034c4:	4906      	ldr	r1, [pc, #24]	@ (80034e0 <HESP32_InitInterface+0x58>)
 80034c6:	2002      	movs	r0, #2
 80034c8:	f003 fbfc 	bl	8006cc4 <MUART_SetRxCompleteCallback>
        
        //Initialize UART 1 peripheral
        MUART_Init(UART3);
 80034cc:	2002      	movs	r0, #2
 80034ce:	f003 fa93 	bl	80069f8 <MUART_Init>
    #else
        #error "UART Choice for communication is not specified"
    #endif /*HESP32_UART_CHOICE*/
    Loc_uint8FuncStatus = E_OK;
 80034d2:	2300      	movs	r3, #0
 80034d4:	71fb      	strb	r3, [r7, #7]
    return Loc_uint8FuncStatus;
 80034d6:	79fb      	ldrb	r3, [r7, #7]
}
 80034d8:	4618      	mov	r0, r3
 80034da:	3708      	adds	r7, #8
 80034dc:	46bd      	mov	sp, r7
 80034de:	bd80      	pop	{r7, pc}
 80034e0:	08003355 	.word	0x08003355

080034e4 <HESP32_SendCommand>:

Std_ReturnType HESP32_SendCommand                (uint8* P_uint8Command)
{
 80034e4:	b580      	push	{r7, lr}
 80034e6:	b084      	sub	sp, #16
 80034e8:	af00      	add	r7, sp, #0
 80034ea:	6078      	str	r0, [r7, #4]
    Std_ReturnType Loc_uint8FuncStatus = E_NOT_OK;
 80034ec:	2301      	movs	r3, #1
 80034ee:	73fb      	strb	r3, [r7, #15]
    if(P_uint8Command != NULL_PTR)
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d00a      	beq.n	800350c <HESP32_SendCommand+0x28>
    {
        MUART_TxString(HESP32_UART_CHOICE , P_uint8Command);
 80034f6:	6879      	ldr	r1, [r7, #4]
 80034f8:	2002      	movs	r0, #2
 80034fa:	f003 fbb7 	bl	8006c6c <MUART_TxString>
        MUART_TxChar(HESP32_UART_CHOICE, '\n');
 80034fe:	210a      	movs	r1, #10
 8003500:	2002      	movs	r0, #2
 8003502:	f003 fb49 	bl	8006b98 <MUART_TxChar>
        Loc_uint8FuncStatus = E_OK;
 8003506:	2300      	movs	r3, #0
 8003508:	73fb      	strb	r3, [r7, #15]
 800350a:	e001      	b.n	8003510 <HESP32_SendCommand+0x2c>
    }
    else
    {
        Loc_uint8FuncStatus = E_NOT_OK;
 800350c:	2301      	movs	r3, #1
 800350e:	73fb      	strb	r3, [r7, #15]
    }
    return Loc_uint8FuncStatus;
 8003510:	7bfb      	ldrb	r3, [r7, #15]
}
 8003512:	4618      	mov	r0, r3
 8003514:	3710      	adds	r7, #16
 8003516:	46bd      	mov	sp, r7
 8003518:	bd80      	pop	{r7, pc}
	...

0800351c <HESP32_SetCommandCallbackFunction>:

Std_ReturnType HESP32_SetCommandCallbackFunction    (uint8 Copy_uint8CommandNumber,ptr_to_Callback_func P_CommandCallbackFunc)
{
 800351c:	b480      	push	{r7}
 800351e:	b085      	sub	sp, #20
 8003520:	af00      	add	r7, sp, #0
 8003522:	4603      	mov	r3, r0
 8003524:	6039      	str	r1, [r7, #0]
 8003526:	71fb      	strb	r3, [r7, #7]
    Std_ReturnType Loc_uint8FuncStatus = E_NOT_OK;
 8003528:	2301      	movs	r3, #1
 800352a:	73fb      	strb	r3, [r7, #15]
    if((Copy_uint8CommandNumber < HESP32_NO_OF_COMMANDS) && (P_CommandCallbackFunc != NULL_PTR))
 800352c:	79fb      	ldrb	r3, [r7, #7]
 800352e:	2b1c      	cmp	r3, #28
 8003530:	d80a      	bhi.n	8003548 <HESP32_SetCommandCallbackFunction+0x2c>
 8003532:	683b      	ldr	r3, [r7, #0]
 8003534:	2b00      	cmp	r3, #0
 8003536:	d007      	beq.n	8003548 <HESP32_SetCommandCallbackFunction+0x2c>
    {
        glbl_PCallbackFunc[Copy_uint8CommandNumber] = P_CommandCallbackFunc;
 8003538:	79fb      	ldrb	r3, [r7, #7]
 800353a:	4907      	ldr	r1, [pc, #28]	@ (8003558 <HESP32_SetCommandCallbackFunction+0x3c>)
 800353c:	683a      	ldr	r2, [r7, #0]
 800353e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        Loc_uint8FuncStatus = E_OK;
 8003542:	2300      	movs	r3, #0
 8003544:	73fb      	strb	r3, [r7, #15]
 8003546:	e001      	b.n	800354c <HESP32_SetCommandCallbackFunction+0x30>
    }
    else
    {
        Loc_uint8FuncStatus = E_NOT_OK;
 8003548:	2301      	movs	r3, #1
 800354a:	73fb      	strb	r3, [r7, #15]
    }
    return Loc_uint8FuncStatus;
 800354c:	7bfb      	ldrb	r3, [r7, #15]
}
 800354e:	4618      	mov	r0, r3
 8003550:	3714      	adds	r7, #20
 8003552:	46bd      	mov	sp, r7
 8003554:	bc80      	pop	{r7}
 8003556:	4770      	bx	lr
 8003558:	20000694 	.word	0x20000694

0800355c <HESP32_SetCommandCallbackArgFunction>:

Std_ReturnType HESP32_SetCommandCallbackArgFunction (uint8 Copy_uint8CommandNumber, ptr_to_Arg_Callback_func P_CommandCallbackFunc)
{
 800355c:	b480      	push	{r7}
 800355e:	b085      	sub	sp, #20
 8003560:	af00      	add	r7, sp, #0
 8003562:	4603      	mov	r3, r0
 8003564:	6039      	str	r1, [r7, #0]
 8003566:	71fb      	strb	r3, [r7, #7]
    Std_ReturnType Loc_uint8FuncStatus = E_NOT_OK;
 8003568:	2301      	movs	r3, #1
 800356a:	73fb      	strb	r3, [r7, #15]
    if((Copy_uint8CommandNumber < HESP32_NO_OF_COMMANDS) && (P_CommandCallbackFunc != NULL_PTR))
 800356c:	79fb      	ldrb	r3, [r7, #7]
 800356e:	2b1c      	cmp	r3, #28
 8003570:	d80b      	bhi.n	800358a <HESP32_SetCommandCallbackArgFunction+0x2e>
 8003572:	683b      	ldr	r3, [r7, #0]
 8003574:	2b00      	cmp	r3, #0
 8003576:	d008      	beq.n	800358a <HESP32_SetCommandCallbackArgFunction+0x2e>
    {
        #if HESP32_NO_OF_ARG_COMMANDS == 1
            glbl_PArgCallbackFunc = P_CommandCallbackFunc;
        #elif HESP32_NO_OF_ARG_COMMANDS > 1
            glbl_PArgCallbackFunc[Copy_uint8CommandNumber - HESP32_NO_OF_NON_ARG_COMMANDS] = P_CommandCallbackFunc;
 8003578:	79fb      	ldrb	r3, [r7, #7]
 800357a:	3b11      	subs	r3, #17
 800357c:	4907      	ldr	r1, [pc, #28]	@ (800359c <HESP32_SetCommandCallbackArgFunction+0x40>)
 800357e:	683a      	ldr	r2, [r7, #0]
 8003580:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        #else
        #endif /*HESP32_NO_OF_ARG_COMMANDS*/
        
        Loc_uint8FuncStatus = E_OK;
 8003584:	2300      	movs	r3, #0
 8003586:	73fb      	strb	r3, [r7, #15]
 8003588:	e001      	b.n	800358e <HESP32_SetCommandCallbackArgFunction+0x32>
    }
    else
    {
        Loc_uint8FuncStatus = E_NOT_OK;
 800358a:	2301      	movs	r3, #1
 800358c:	73fb      	strb	r3, [r7, #15]
    }
    return Loc_uint8FuncStatus;
 800358e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003590:	4618      	mov	r0, r3
 8003592:	3714      	adds	r7, #20
 8003594:	46bd      	mov	sp, r7
 8003596:	bc80      	pop	{r7}
 8003598:	4770      	bx	lr
 800359a:	bf00      	nop
 800359c:	20000704 	.word	0x20000704

080035a0 <HESP32_SendMotorStatus>:

Std_ReturnType HESP32_SendMotorStatus               (uint32* P_uint32MotorSteps, uint32* P_uint32CurrentWL, uint8 Copy_uint8MotorNum)
{
 80035a0:	b580      	push	{r7, lr}
 80035a2:	b086      	sub	sp, #24
 80035a4:	af00      	add	r7, sp, #0
 80035a6:	60f8      	str	r0, [r7, #12]
 80035a8:	60b9      	str	r1, [r7, #8]
 80035aa:	4613      	mov	r3, r2
 80035ac:	71fb      	strb	r3, [r7, #7]
    Std_ReturnType Loc_uint8FuncStatus = E_NOT_OK;
 80035ae:	2301      	movs	r3, #1
 80035b0:	75fb      	strb	r3, [r7, #23]
    if((P_uint32MotorSteps != NULL_PTR) && (P_uint32CurrentWL != NULL_PTR) && ((Copy_uint8MotorNum == 1) || (Copy_uint8MotorNum == 3)))
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d03b      	beq.n	8003630 <HESP32_SendMotorStatus+0x90>
 80035b8:	68bb      	ldr	r3, [r7, #8]
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d038      	beq.n	8003630 <HESP32_SendMotorStatus+0x90>
 80035be:	79fb      	ldrb	r3, [r7, #7]
 80035c0:	2b01      	cmp	r3, #1
 80035c2:	d002      	beq.n	80035ca <HESP32_SendMotorStatus+0x2a>
 80035c4:	79fb      	ldrb	r3, [r7, #7]
 80035c6:	2b03      	cmp	r3, #3
 80035c8:	d132      	bne.n	8003630 <HESP32_SendMotorStatus+0x90>
    {
        uint8 Loc_uint8Index = 0;
 80035ca:	2300      	movs	r3, #0
 80035cc:	75bb      	strb	r3, [r7, #22]
        for(Loc_uint8Index = 0; Loc_uint8Index < Copy_uint8MotorNum; Loc_uint8Index++)
 80035ce:	2300      	movs	r3, #0
 80035d0:	75bb      	strb	r3, [r7, #22]
 80035d2:	e015      	b.n	8003600 <HESP32_SendMotorStatus+0x60>
        {
            MUART_SendIntegerValue(HESP32_UART_CHOICE, P_uint32MotorSteps[Loc_uint8Index]);
 80035d4:	7dbb      	ldrb	r3, [r7, #22]
 80035d6:	009b      	lsls	r3, r3, #2
 80035d8:	68fa      	ldr	r2, [r7, #12]
 80035da:	4413      	add	r3, r2
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	4619      	mov	r1, r3
 80035e0:	2002      	movs	r0, #2
 80035e2:	f003 fb8d 	bl	8006d00 <MUART_SendIntegerValue>
            if((Loc_uint8Index < 2) && (Copy_uint8MotorNum == 3))
 80035e6:	7dbb      	ldrb	r3, [r7, #22]
 80035e8:	2b01      	cmp	r3, #1
 80035ea:	d80d      	bhi.n	8003608 <HESP32_SendMotorStatus+0x68>
 80035ec:	79fb      	ldrb	r3, [r7, #7]
 80035ee:	2b03      	cmp	r3, #3
 80035f0:	d10a      	bne.n	8003608 <HESP32_SendMotorStatus+0x68>
            {
                MUART_TxChar(HESP32_UART_CHOICE, '-');
 80035f2:	212d      	movs	r1, #45	@ 0x2d
 80035f4:	2002      	movs	r0, #2
 80035f6:	f003 facf 	bl	8006b98 <MUART_TxChar>
        for(Loc_uint8Index = 0; Loc_uint8Index < Copy_uint8MotorNum; Loc_uint8Index++)
 80035fa:	7dbb      	ldrb	r3, [r7, #22]
 80035fc:	3301      	adds	r3, #1
 80035fe:	75bb      	strb	r3, [r7, #22]
 8003600:	7dba      	ldrb	r2, [r7, #22]
 8003602:	79fb      	ldrb	r3, [r7, #7]
 8003604:	429a      	cmp	r2, r3
 8003606:	d3e5      	bcc.n	80035d4 <HESP32_SendMotorStatus+0x34>
			else
			{
				break;
			}
        }
        if(Copy_uint8MotorNum == 3)
 8003608:	79fb      	ldrb	r3, [r7, #7]
 800360a:	2b03      	cmp	r3, #3
 800360c:	d109      	bne.n	8003622 <HESP32_SendMotorStatus+0x82>
        {
			MUART_TxChar(HESP32_UART_CHOICE, '-');
 800360e:	212d      	movs	r1, #45	@ 0x2d
 8003610:	2002      	movs	r0, #2
 8003612:	f003 fac1 	bl	8006b98 <MUART_TxChar>
            MUART_SendIntegerValue(HESP32_UART_CHOICE, *P_uint32CurrentWL);
 8003616:	68bb      	ldr	r3, [r7, #8]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	4619      	mov	r1, r3
 800361c:	2002      	movs	r0, #2
 800361e:	f003 fb6f 	bl	8006d00 <MUART_SendIntegerValue>
        }
        MUART_TxChar(HESP32_UART_CHOICE, '\n');
 8003622:	210a      	movs	r1, #10
 8003624:	2002      	movs	r0, #2
 8003626:	f003 fab7 	bl	8006b98 <MUART_TxChar>
        Loc_uint8FuncStatus = E_OK;
 800362a:	2300      	movs	r3, #0
 800362c:	75fb      	strb	r3, [r7, #23]
    {
 800362e:	e001      	b.n	8003634 <HESP32_SendMotorStatus+0x94>
    }
    else
    {
        Loc_uint8FuncStatus = E_NOT_OK;
 8003630:	2301      	movs	r3, #1
 8003632:	75fb      	strb	r3, [r7, #23]
    }
    return Loc_uint8FuncStatus;
 8003634:	7dfb      	ldrb	r3, [r7, #23]
}
 8003636:	4618      	mov	r0, r3
 8003638:	3718      	adds	r7, #24
 800363a:	46bd      	mov	sp, r7
 800363c:	bd80      	pop	{r7, pc}

0800363e <HESP32_SendDateTime>:
Std_ReturnType HESP32_SendDateTime                  (Sdate_t* P_SDateToBeSent, Stime_t* P_STimeToBeSent)
{
 800363e:	b580      	push	{r7, lr}
 8003640:	b084      	sub	sp, #16
 8003642:	af00      	add	r7, sp, #0
 8003644:	6078      	str	r0, [r7, #4]
 8003646:	6039      	str	r1, [r7, #0]
    Std_ReturnType Loc_uint8FuncStatus = E_NOT_OK;
 8003648:	2301      	movs	r3, #1
 800364a:	73fb      	strb	r3, [r7, #15]

    if((P_SDateToBeSent != NULL_PTR) && (P_STimeToBeSent != NULL_PTR))
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	2b00      	cmp	r3, #0
 8003650:	d041      	beq.n	80036d6 <HESP32_SendDateTime+0x98>
 8003652:	683b      	ldr	r3, [r7, #0]
 8003654:	2b00      	cmp	r3, #0
 8003656:	d03e      	beq.n	80036d6 <HESP32_SendDateTime+0x98>
    {
        MUART_SendIntegerValue(HESP32_UART_CHOICE,(uint32)(P_SDateToBeSent -> m_months));
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	789b      	ldrb	r3, [r3, #2]
 800365c:	4619      	mov	r1, r3
 800365e:	2002      	movs	r0, #2
 8003660:	f003 fb4e 	bl	8006d00 <MUART_SendIntegerValue>
        MUART_TxChar(HESP32_UART_CHOICE, '/');
 8003664:	212f      	movs	r1, #47	@ 0x2f
 8003666:	2002      	movs	r0, #2
 8003668:	f003 fa96 	bl	8006b98 <MUART_TxChar>
        MUART_SendIntegerValue(HESP32_UART_CHOICE,(uint32)(P_SDateToBeSent -> m_days));
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	78db      	ldrb	r3, [r3, #3]
 8003670:	4619      	mov	r1, r3
 8003672:	2002      	movs	r0, #2
 8003674:	f003 fb44 	bl	8006d00 <MUART_SendIntegerValue>
        MUART_TxChar(HESP32_UART_CHOICE, '/');
 8003678:	212f      	movs	r1, #47	@ 0x2f
 800367a:	2002      	movs	r0, #2
 800367c:	f003 fa8c 	bl	8006b98 <MUART_TxChar>
        MUART_SendIntegerValue(HESP32_UART_CHOICE,(uint32)(P_SDateToBeSent -> m_years));
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	881b      	ldrh	r3, [r3, #0]
 8003684:	4619      	mov	r1, r3
 8003686:	2002      	movs	r0, #2
 8003688:	f003 fb3a 	bl	8006d00 <MUART_SendIntegerValue>
        MUART_TxChar(HESP32_UART_CHOICE, ' ');
 800368c:	2120      	movs	r1, #32
 800368e:	2002      	movs	r0, #2
 8003690:	f003 fa82 	bl	8006b98 <MUART_TxChar>
        
        MUART_SendIntegerValue(HESP32_UART_CHOICE,(uint32)(P_STimeToBeSent -> m_hours));
 8003694:	683b      	ldr	r3, [r7, #0]
 8003696:	781b      	ldrb	r3, [r3, #0]
 8003698:	4619      	mov	r1, r3
 800369a:	2002      	movs	r0, #2
 800369c:	f003 fb30 	bl	8006d00 <MUART_SendIntegerValue>
        MUART_TxChar(HESP32_UART_CHOICE, ':');
 80036a0:	213a      	movs	r1, #58	@ 0x3a
 80036a2:	2002      	movs	r0, #2
 80036a4:	f003 fa78 	bl	8006b98 <MUART_TxChar>
        MUART_SendIntegerValue(HESP32_UART_CHOICE,(uint32)(P_STimeToBeSent -> m_minutes));
 80036a8:	683b      	ldr	r3, [r7, #0]
 80036aa:	785b      	ldrb	r3, [r3, #1]
 80036ac:	4619      	mov	r1, r3
 80036ae:	2002      	movs	r0, #2
 80036b0:	f003 fb26 	bl	8006d00 <MUART_SendIntegerValue>
        MUART_TxChar(HESP32_UART_CHOICE, ':');
 80036b4:	213a      	movs	r1, #58	@ 0x3a
 80036b6:	2002      	movs	r0, #2
 80036b8:	f003 fa6e 	bl	8006b98 <MUART_TxChar>
        MUART_SendIntegerValue(HESP32_UART_CHOICE,(uint32)(P_STimeToBeSent -> m_seconds));
 80036bc:	683b      	ldr	r3, [r7, #0]
 80036be:	789b      	ldrb	r3, [r3, #2]
 80036c0:	4619      	mov	r1, r3
 80036c2:	2002      	movs	r0, #2
 80036c4:	f003 fb1c 	bl	8006d00 <MUART_SendIntegerValue>
        MUART_TxChar(HESP32_UART_CHOICE, '\n');
 80036c8:	210a      	movs	r1, #10
 80036ca:	2002      	movs	r0, #2
 80036cc:	f003 fa64 	bl	8006b98 <MUART_TxChar>
        
        Loc_uint8FuncStatus = E_OK;
 80036d0:	2300      	movs	r3, #0
 80036d2:	73fb      	strb	r3, [r7, #15]
 80036d4:	e001      	b.n	80036da <HESP32_SendDateTime+0x9c>
    }
    else
    {
        Loc_uint8FuncStatus = E_NOT_OK;
 80036d6:	2301      	movs	r3, #1
 80036d8:	73fb      	strb	r3, [r7, #15]
    }

    return Loc_uint8FuncStatus;
 80036da:	7bfb      	ldrb	r3, [r7, #15]
}
 80036dc:	4618      	mov	r0, r3
 80036de:	3710      	adds	r7, #16
 80036e0:	46bd      	mov	sp, r7
 80036e2:	bd80      	pop	{r7, pc}

080036e4 <HESP32_SendIntensities>:

Std_ReturnType HESP32_SendIntensities              (float32 Copy_float32RefIntensity, float32 Copy_float32SampleIntensity)
{
 80036e4:	b580      	push	{r7, lr}
 80036e6:	b08a      	sub	sp, #40	@ 0x28
 80036e8:	af00      	add	r7, sp, #0
 80036ea:	6078      	str	r0, [r7, #4]
 80036ec:	6039      	str	r1, [r7, #0]
    	uint8 Loc_uint8IntensityBuffer[32] = {0};
 80036ee:	2300      	movs	r3, #0
 80036f0:	60bb      	str	r3, [r7, #8]
 80036f2:	f107 030c 	add.w	r3, r7, #12
 80036f6:	2200      	movs	r2, #0
 80036f8:	601a      	str	r2, [r3, #0]
 80036fa:	605a      	str	r2, [r3, #4]
 80036fc:	609a      	str	r2, [r3, #8]
 80036fe:	60da      	str	r2, [r3, #12]
 8003700:	611a      	str	r2, [r3, #16]
 8003702:	615a      	str	r2, [r3, #20]
 8003704:	619a      	str	r2, [r3, #24]

        float_to_string_manual(Loc_uint8IntensityBuffer, Copy_float32RefIntensity, 3);
 8003706:	f107 0308 	add.w	r3, r7, #8
 800370a:	2203      	movs	r2, #3
 800370c:	6879      	ldr	r1, [r7, #4]
 800370e:	4618      	mov	r0, r3
 8003710:	f7ff fd44 	bl	800319c <float_to_string_manual>
        MUART_TxString(HESP32_UART_CHOICE, Loc_uint8IntensityBuffer);
 8003714:	f107 0308 	add.w	r3, r7, #8
 8003718:	4619      	mov	r1, r3
 800371a:	2002      	movs	r0, #2
 800371c:	f003 faa6 	bl	8006c6c <MUART_TxString>
        MUART_TxChar(HESP32_UART_CHOICE, ' ');
 8003720:	2120      	movs	r1, #32
 8003722:	2002      	movs	r0, #2
 8003724:	f003 fa38 	bl	8006b98 <MUART_TxChar>

        float_to_string_manual(Loc_uint8IntensityBuffer, Copy_float32SampleIntensity, 3);
 8003728:	f107 0308 	add.w	r3, r7, #8
 800372c:	2203      	movs	r2, #3
 800372e:	6839      	ldr	r1, [r7, #0]
 8003730:	4618      	mov	r0, r3
 8003732:	f7ff fd33 	bl	800319c <float_to_string_manual>
        MUART_TxString(HESP32_UART_CHOICE, Loc_uint8IntensityBuffer);
 8003736:	f107 0308 	add.w	r3, r7, #8
 800373a:	4619      	mov	r1, r3
 800373c:	2002      	movs	r0, #2
 800373e:	f003 fa95 	bl	8006c6c <MUART_TxString>
        
        
        MUART_TxChar(HESP32_UART_CHOICE, '\n');
 8003742:	210a      	movs	r1, #10
 8003744:	2002      	movs	r0, #2
 8003746:	f003 fa27 	bl	8006b98 <MUART_TxChar>

        return E_OK;
 800374a:	2300      	movs	r3, #0
}
 800374c:	4618      	mov	r0, r3
 800374e:	3728      	adds	r7, #40	@ 0x28
 8003750:	46bd      	mov	sp, r7
 8003752:	bd80      	pop	{r7, pc}

08003754 <HESP32_SendVoltages>:

Std_ReturnType HESP32_SendVoltages(uint8 PP_uint8Voltages[][32])
{
 8003754:	b580      	push	{r7, lr}
 8003756:	b084      	sub	sp, #16
 8003758:	af00      	add	r7, sp, #0
 800375a:	6078      	str	r0, [r7, #4]
    if(PP_uint8Voltages != NULL_PTR)
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	2b00      	cmp	r3, #0
 8003760:	d01f      	beq.n	80037a2 <HESP32_SendVoltages+0x4e>
    {
        uint8 Loc_uint8Index = 0;
 8003762:	2300      	movs	r3, #0
 8003764:	73fb      	strb	r3, [r7, #15]
        for(Loc_uint8Index = 0; Loc_uint8Index < 5; Loc_uint8Index++)
 8003766:	2300      	movs	r3, #0
 8003768:	73fb      	strb	r3, [r7, #15]
 800376a:	e011      	b.n	8003790 <HESP32_SendVoltages+0x3c>
        {
            MUART_TxString(HESP32_UART_CHOICE, PP_uint8Voltages[Loc_uint8Index]);
 800376c:	7bfb      	ldrb	r3, [r7, #15]
 800376e:	015b      	lsls	r3, r3, #5
 8003770:	687a      	ldr	r2, [r7, #4]
 8003772:	4413      	add	r3, r2
 8003774:	4619      	mov	r1, r3
 8003776:	2002      	movs	r0, #2
 8003778:	f003 fa78 	bl	8006c6c <MUART_TxString>
            if(Loc_uint8Index < 4)
 800377c:	7bfb      	ldrb	r3, [r7, #15]
 800377e:	2b03      	cmp	r3, #3
 8003780:	d803      	bhi.n	800378a <HESP32_SendVoltages+0x36>
            {
                MUART_TxChar(HESP32_UART_CHOICE, ' ');
 8003782:	2120      	movs	r1, #32
 8003784:	2002      	movs	r0, #2
 8003786:	f003 fa07 	bl	8006b98 <MUART_TxChar>
        for(Loc_uint8Index = 0; Loc_uint8Index < 5; Loc_uint8Index++)
 800378a:	7bfb      	ldrb	r3, [r7, #15]
 800378c:	3301      	adds	r3, #1
 800378e:	73fb      	strb	r3, [r7, #15]
 8003790:	7bfb      	ldrb	r3, [r7, #15]
 8003792:	2b04      	cmp	r3, #4
 8003794:	d9ea      	bls.n	800376c <HESP32_SendVoltages+0x18>
            }
        }
        MUART_TxChar(HESP32_UART_CHOICE, '\n');
 8003796:	210a      	movs	r1, #10
 8003798:	2002      	movs	r0, #2
 800379a:	f003 f9fd 	bl	8006b98 <MUART_TxChar>
        return E_OK;
 800379e:	2300      	movs	r3, #0
 80037a0:	e000      	b.n	80037a4 <HESP32_SendVoltages+0x50>

    }
    else
    {
        return E_NOT_OK;
 80037a2:	2301      	movs	r3, #1
    }
}
 80037a4:	4618      	mov	r0, r3
 80037a6:	3710      	adds	r7, #16
 80037a8:	46bd      	mov	sp, r7
 80037aa:	bd80      	pop	{r7, pc}

080037ac <HESP32_SendAllDetectorValues>:
        return E_NOT_OK;
    }
}

Std_ReturnType HESP32_SendAllDetectorValues(float32* P_float32Readings, float32* P_float32GainValues)
{
 80037ac:	b580      	push	{r7, lr}
 80037ae:	b08c      	sub	sp, #48	@ 0x30
 80037b0:	af00      	add	r7, sp, #0
 80037b2:	6078      	str	r0, [r7, #4]
 80037b4:	6039      	str	r1, [r7, #0]
    if((P_float32GainValues != NULL_PTR) && (P_float32Readings != NULL_PTR))
 80037b6:	683b      	ldr	r3, [r7, #0]
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d061      	beq.n	8003880 <HESP32_SendAllDetectorValues+0xd4>
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d05e      	beq.n	8003880 <HESP32_SendAllDetectorValues+0xd4>
    {
        uint8 Loc_uint8Index = 0;
 80037c2:	2300      	movs	r3, #0
 80037c4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        uint8 Loc_uint8DetBuffer[32] = {0};
 80037c8:	2300      	movs	r3, #0
 80037ca:	60fb      	str	r3, [r7, #12]
 80037cc:	f107 0310 	add.w	r3, r7, #16
 80037d0:	2200      	movs	r2, #0
 80037d2:	601a      	str	r2, [r3, #0]
 80037d4:	605a      	str	r2, [r3, #4]
 80037d6:	609a      	str	r2, [r3, #8]
 80037d8:	60da      	str	r2, [r3, #12]
 80037da:	611a      	str	r2, [r3, #16]
 80037dc:	615a      	str	r2, [r3, #20]
 80037de:	619a      	str	r2, [r3, #24]
        for(Loc_uint8Index = 0; Loc_uint8Index < 4; Loc_uint8Index++)
 80037e0:	2300      	movs	r3, #0
 80037e2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80037e6:	e01a      	b.n	800381e <HESP32_SendAllDetectorValues+0x72>
        {
            float_to_string_manual(Loc_uint8DetBuffer, P_float32Readings[Loc_uint8Index], 3);
 80037e8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80037ec:	009b      	lsls	r3, r3, #2
 80037ee:	687a      	ldr	r2, [r7, #4]
 80037f0:	4413      	add	r3, r2
 80037f2:	6819      	ldr	r1, [r3, #0]
 80037f4:	f107 030c 	add.w	r3, r7, #12
 80037f8:	2203      	movs	r2, #3
 80037fa:	4618      	mov	r0, r3
 80037fc:	f7ff fcce 	bl	800319c <float_to_string_manual>
            MUART_TxString(HESP32_UART_CHOICE, Loc_uint8DetBuffer);
 8003800:	f107 030c 	add.w	r3, r7, #12
 8003804:	4619      	mov	r1, r3
 8003806:	2002      	movs	r0, #2
 8003808:	f003 fa30 	bl	8006c6c <MUART_TxString>
            MUART_TxChar(HESP32_UART_CHOICE, ' ');
 800380c:	2120      	movs	r1, #32
 800380e:	2002      	movs	r0, #2
 8003810:	f003 f9c2 	bl	8006b98 <MUART_TxChar>
        for(Loc_uint8Index = 0; Loc_uint8Index < 4; Loc_uint8Index++)
 8003814:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8003818:	3301      	adds	r3, #1
 800381a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800381e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8003822:	2b03      	cmp	r3, #3
 8003824:	d9e0      	bls.n	80037e8 <HESP32_SendAllDetectorValues+0x3c>
        }
        for(Loc_uint8Index = 0; Loc_uint8Index < 2; Loc_uint8Index++)
 8003826:	2300      	movs	r3, #0
 8003828:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800382c:	e01e      	b.n	800386c <HESP32_SendAllDetectorValues+0xc0>
        {
            float_to_string_manual(Loc_uint8DetBuffer, P_float32GainValues[Loc_uint8Index], 3);
 800382e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8003832:	009b      	lsls	r3, r3, #2
 8003834:	683a      	ldr	r2, [r7, #0]
 8003836:	4413      	add	r3, r2
 8003838:	6819      	ldr	r1, [r3, #0]
 800383a:	f107 030c 	add.w	r3, r7, #12
 800383e:	2203      	movs	r2, #3
 8003840:	4618      	mov	r0, r3
 8003842:	f7ff fcab 	bl	800319c <float_to_string_manual>
            MUART_TxString(HESP32_UART_CHOICE, Loc_uint8DetBuffer);
 8003846:	f107 030c 	add.w	r3, r7, #12
 800384a:	4619      	mov	r1, r3
 800384c:	2002      	movs	r0, #2
 800384e:	f003 fa0d 	bl	8006c6c <MUART_TxString>
            if(Loc_uint8Index < 1)
 8003852:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8003856:	2b00      	cmp	r3, #0
 8003858:	d103      	bne.n	8003862 <HESP32_SendAllDetectorValues+0xb6>
            {
                MUART_TxChar(HESP32_UART_CHOICE, ' ');
 800385a:	2120      	movs	r1, #32
 800385c:	2002      	movs	r0, #2
 800385e:	f003 f99b 	bl	8006b98 <MUART_TxChar>
        for(Loc_uint8Index = 0; Loc_uint8Index < 2; Loc_uint8Index++)
 8003862:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8003866:	3301      	adds	r3, #1
 8003868:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800386c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8003870:	2b01      	cmp	r3, #1
 8003872:	d9dc      	bls.n	800382e <HESP32_SendAllDetectorValues+0x82>
            }
        }
        MUART_TxChar(HESP32_UART_CHOICE, '\n');
 8003874:	210a      	movs	r1, #10
 8003876:	2002      	movs	r0, #2
 8003878:	f003 f98e 	bl	8006b98 <MUART_TxChar>
        return E_OK;
 800387c:	2300      	movs	r3, #0
 800387e:	e000      	b.n	8003882 <HESP32_SendAllDetectorValues+0xd6>
    }
    else
    {
        return E_NOT_OK;
 8003880:	2301      	movs	r3, #1
    }
}
 8003882:	4618      	mov	r0, r3
 8003884:	3730      	adds	r7, #48	@ 0x30
 8003886:	46bd      	mov	sp, r7
 8003888:	bd80      	pop	{r7, pc}

0800388a <delay_ms>:
 */
#include "MCP4151.h"
#include "math.h"

// Function to provide a delay in milliseconds
void delay_ms(uint32 milliseconds) {
 800388a:	b480      	push	{r7}
 800388c:	b085      	sub	sp, #20
 800388e:	af00      	add	r7, sp, #0
 8003890:	6078      	str	r0, [r7, #4]
	// Adjust the loop count based on your actual clock frequency
	// This is a simple and blocking delay function
	// In a real application, you might want to use a timer for more accurate timing

	// Calculate the loop count needed for the specified delay
	uint32 loop_count = milliseconds * 1000;
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003898:	fb02 f303 	mul.w	r3, r2, r3
 800389c:	60bb      	str	r3, [r7, #8]

	// Perform the delay using a loop
	for (uint32 i = 0; i < loop_count; i++) {
 800389e:	2300      	movs	r3, #0
 80038a0:	60fb      	str	r3, [r7, #12]
 80038a2:	e002      	b.n	80038aa <delay_ms+0x20>
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	3301      	adds	r3, #1
 80038a8:	60fb      	str	r3, [r7, #12]
 80038aa:	68fa      	ldr	r2, [r7, #12]
 80038ac:	68bb      	ldr	r3, [r7, #8]
 80038ae:	429a      	cmp	r2, r3
 80038b0:	d3f8      	bcc.n	80038a4 <delay_ms+0x1a>
		// Do nothing
	}
}
 80038b2:	bf00      	nop
 80038b4:	bf00      	nop
 80038b6:	3714      	adds	r7, #20
 80038b8:	46bd      	mov	sp, r7
 80038ba:	bc80      	pop	{r7}
 80038bc:	4770      	bx	lr

080038be <delay_micro>:
void delay_micro(uint32 milliseconds) {
 80038be:	b480      	push	{r7}
 80038c0:	b085      	sub	sp, #20
 80038c2:	af00      	add	r7, sp, #0
 80038c4:	6078      	str	r0, [r7, #4]
	// Adjust the loop count based on your actual clock frequency
	// This is a simple and blocking delay function
	// In a real application, you might want to use a timer for more accurate timing

	// Calculate the loop count needed for the specified delay
	uint32 loop_count = milliseconds;
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	60bb      	str	r3, [r7, #8]

	// Perform the delay using a loop
	for (uint32 i = 0; i < loop_count; i++) {
 80038ca:	2300      	movs	r3, #0
 80038cc:	60fb      	str	r3, [r7, #12]
 80038ce:	e002      	b.n	80038d6 <delay_micro+0x18>
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	3301      	adds	r3, #1
 80038d4:	60fb      	str	r3, [r7, #12]
 80038d6:	68fa      	ldr	r2, [r7, #12]
 80038d8:	68bb      	ldr	r3, [r7, #8]
 80038da:	429a      	cmp	r2, r3
 80038dc:	d3f8      	bcc.n	80038d0 <delay_micro+0x12>
		// Do nothing
	}
}
 80038de:	bf00      	nop
 80038e0:	bf00      	nop
 80038e2:	3714      	adds	r7, #20
 80038e4:	46bd      	mov	sp, r7
 80038e6:	bc80      	pop	{r7}
 80038e8:	4770      	bx	lr
	...

080038ec <MCP4151_Sample_SetWiperPosition>:
void MCP4151_Sample_SetWiperPosition(uint8 position){
 80038ec:	b580      	push	{r7, lr}
 80038ee:	b084      	sub	sp, #16
 80038f0:	af00      	add	r7, sp, #0
 80038f2:	4603      	mov	r3, r0
 80038f4:	71fb      	strb	r3, [r7, #7]

	uint16 command = 0x00;
 80038f6:	2300      	movs	r3, #0
 80038f8:	81fb      	strh	r3, [r7, #14]
	MGPIO_SetPinValue(MGPIO_PORTA, MGPIO_PIN8, MGPIO_LOW);
 80038fa:	2200      	movs	r2, #0
 80038fc:	2108      	movs	r1, #8
 80038fe:	2000      	movs	r0, #0
 8003900:	f001 fd10 	bl	8005324 <MGPIO_SetPinValue>
	delay_micro(10);
 8003904:	200a      	movs	r0, #10
 8003906:	f7ff ffda 	bl	80038be <delay_micro>
	MCAL_SPI_SendData(SPI2, &command, Pollingenable);
 800390a:	f107 030e 	add.w	r3, r7, #14
 800390e:	2200      	movs	r2, #0
 8003910:	4619      	mov	r1, r3
 8003912:	480e      	ldr	r0, [pc, #56]	@ (800394c <MCP4151_Sample_SetWiperPosition+0x60>)
 8003914:	f002 feae 	bl	8006674 <MCAL_SPI_SendData>
	delay_micro(10);
 8003918:	200a      	movs	r0, #10
 800391a:	f7ff ffd0 	bl	80038be <delay_micro>
	command = position;
 800391e:	79fb      	ldrb	r3, [r7, #7]
 8003920:	b29b      	uxth	r3, r3
 8003922:	81fb      	strh	r3, [r7, #14]
	MCAL_SPI_SendData(SPI2, &command, Pollingenable);
 8003924:	f107 030e 	add.w	r3, r7, #14
 8003928:	2200      	movs	r2, #0
 800392a:	4619      	mov	r1, r3
 800392c:	4807      	ldr	r0, [pc, #28]	@ (800394c <MCP4151_Sample_SetWiperPosition+0x60>)
 800392e:	f002 fea1 	bl	8006674 <MCAL_SPI_SendData>
	delay_micro(10);
 8003932:	200a      	movs	r0, #10
 8003934:	f7ff ffc3 	bl	80038be <delay_micro>
	MGPIO_SetPinValue(MGPIO_PORTA, MGPIO_PIN8, MGPIO_HIGH);
 8003938:	2201      	movs	r2, #1
 800393a:	2108      	movs	r1, #8
 800393c:	2000      	movs	r0, #0
 800393e:	f001 fcf1 	bl	8005324 <MGPIO_SetPinValue>
}
 8003942:	bf00      	nop
 8003944:	3710      	adds	r7, #16
 8003946:	46bd      	mov	sp, r7
 8003948:	bd80      	pop	{r7, pc}
 800394a:	bf00      	nop
 800394c:	40003800 	.word	0x40003800

08003950 <MCP4151_Referance_SetWiperPosition>:

void MCP4151_Referance_SetWiperPosition(uint8 position){
 8003950:	b580      	push	{r7, lr}
 8003952:	b084      	sub	sp, #16
 8003954:	af00      	add	r7, sp, #0
 8003956:	4603      	mov	r3, r0
 8003958:	71fb      	strb	r3, [r7, #7]

	uint16 command = 0x00;
 800395a:	2300      	movs	r3, #0
 800395c:	81fb      	strh	r3, [r7, #14]
	MGPIO_SetPinValue(MGPIO_PORTA, MGPIO_PIN2, MGPIO_LOW);
 800395e:	2200      	movs	r2, #0
 8003960:	2102      	movs	r1, #2
 8003962:	2000      	movs	r0, #0
 8003964:	f001 fcde 	bl	8005324 <MGPIO_SetPinValue>
	delay_micro(10);
 8003968:	200a      	movs	r0, #10
 800396a:	f7ff ffa8 	bl	80038be <delay_micro>
	MCAL_SPI_SendData(SPI2, &command, Pollingenable);
 800396e:	f107 030e 	add.w	r3, r7, #14
 8003972:	2200      	movs	r2, #0
 8003974:	4619      	mov	r1, r3
 8003976:	480e      	ldr	r0, [pc, #56]	@ (80039b0 <MCP4151_Referance_SetWiperPosition+0x60>)
 8003978:	f002 fe7c 	bl	8006674 <MCAL_SPI_SendData>
	delay_micro(10);
 800397c:	200a      	movs	r0, #10
 800397e:	f7ff ff9e 	bl	80038be <delay_micro>
	command = position;
 8003982:	79fb      	ldrb	r3, [r7, #7]
 8003984:	b29b      	uxth	r3, r3
 8003986:	81fb      	strh	r3, [r7, #14]
	MCAL_SPI_SendData(SPI2, &command, Pollingenable);
 8003988:	f107 030e 	add.w	r3, r7, #14
 800398c:	2200      	movs	r2, #0
 800398e:	4619      	mov	r1, r3
 8003990:	4807      	ldr	r0, [pc, #28]	@ (80039b0 <MCP4151_Referance_SetWiperPosition+0x60>)
 8003992:	f002 fe6f 	bl	8006674 <MCAL_SPI_SendData>
	delay_micro(10);
 8003996:	200a      	movs	r0, #10
 8003998:	f7ff ff91 	bl	80038be <delay_micro>
	MGPIO_SetPinValue(MGPIO_PORTA, MGPIO_PIN2, MGPIO_HIGH);
 800399c:	2201      	movs	r2, #1
 800399e:	2102      	movs	r1, #2
 80039a0:	2000      	movs	r0, #0
 80039a2:	f001 fcbf 	bl	8005324 <MGPIO_SetPinValue>
}
 80039a6:	bf00      	nop
 80039a8:	3710      	adds	r7, #16
 80039aa:	46bd      	mov	sp, r7
 80039ac:	bd80      	pop	{r7, pc}
 80039ae:	bf00      	nop
 80039b0:	40003800 	.word	0x40003800

080039b4 <MCP4151_Init>:
 * @param[in]		 -none
 * @retval			 -none
 * Note				 -SPI2 used
 */
void MCP4151_Init()
{
 80039b4:	b580      	push	{r7, lr}
 80039b6:	b086      	sub	sp, #24
 80039b8:	af00      	add	r7, sp, #0
	//SPI Init

	SPI_Config SPI2CFG;

	SPI2CFG.CLKPhase = SPI_Clock_Phase_2EDGE_first_data_capture_edge;
 80039ba:	2301      	movs	r3, #1
 80039bc:	817b      	strh	r3, [r7, #10]
	SPI2CFG.CLKPolarity = SPI_CLKPolarity_HIGH_when_idle;
 80039be:	2302      	movs	r3, #2
 80039c0:	813b      	strh	r3, [r7, #8]
	SPI2CFG.DataSize = SPI_DataSize_8BIT;
 80039c2:	2300      	movs	r3, #0
 80039c4:	80fb      	strh	r3, [r7, #6]
	SPI2CFG.Frame_Format = SPI_Frame_Format_MSB_transmitted_first;
 80039c6:	2300      	movs	r3, #0
 80039c8:	80bb      	strh	r3, [r7, #4]
	SPI2CFG.SPI_BAUDRATEPRESCALER = SPI_BAUDRATEPRESCALER_16;
 80039ca:	2318      	movs	r3, #24
 80039cc:	81fb      	strh	r3, [r7, #14]
	SPI2CFG.Communication_Mode = SPI_Direction_2LINES;
 80039ce:	2300      	movs	r3, #0
 80039d0:	807b      	strh	r3, [r7, #2]

#ifdef MCU_Act_As_Master

	SPI2CFG.Device_Mode = SPI_Device_Mode_MASTER;
 80039d2:	2304      	movs	r3, #4
 80039d4:	803b      	strh	r3, [r7, #0]
	SPI2CFG.IRQ_Enable = SPI_IRQ_Enable_NONE;
 80039d6:	2300      	movs	r3, #0
 80039d8:	823b      	strh	r3, [r7, #16]
	SPI2CFG.NSS = SPI_NSS_soft_NSSInternalSoft_Set;
 80039da:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80039de:	81bb      	strh	r3, [r7, #12]
	SPI2CFG.P_IRQ_CallBack = 0;
 80039e0:	2300      	movs	r3, #0
 80039e2:	617b      	str	r3, [r7, #20]

#endif

	MCAL_SPI_Init(SPI2,&SPI2CFG);
 80039e4:	463b      	mov	r3, r7
 80039e6:	4619      	mov	r1, r3
 80039e8:	4804      	ldr	r0, [pc, #16]	@ (80039fc <MCP4151_Init+0x48>)
 80039ea:	f002 fdbd 	bl	8006568 <MCAL_SPI_Init>
	MCAL_SPI_GPIO_Set_Pins (SPI2);
 80039ee:	4803      	ldr	r0, [pc, #12]	@ (80039fc <MCP4151_Init+0x48>)
 80039f0:	f002 fe80 	bl	80066f4 <MCAL_SPI_GPIO_Set_Pins>
}
 80039f4:	bf00      	nop
 80039f6:	3718      	adds	r7, #24
 80039f8:	46bd      	mov	sp, r7
 80039fa:	bd80      	pop	{r7, pc}
 80039fc:	40003800 	.word	0x40003800

08003a00 <Set_Sample_Gain>:
 * @retval			 -none
 * Note			 	 -The gain value is changed according to the required steps which is rounded to the nearest integer
 * 					 -To get the resulted gain value, use the function "get_reference_gain"
 */
void Set_Sample_Gain(float32 gain)
{
 8003a00:	b580      	push	{r7, lr}
 8003a02:	b084      	sub	sp, #16
 8003a04:	af00      	add	r7, sp, #0
 8003a06:	6078      	str	r0, [r7, #4]
	//Sample
	MGPIO_SetPinMode(MGPIO_PORTA, MGPIO_PIN8, MGPIO_OUTPUT_PUSH_PULL_10MHZ);
 8003a08:	2201      	movs	r2, #1
 8003a0a:	2108      	movs	r1, #8
 8003a0c:	2000      	movs	r0, #0
 8003a0e:	f001 fba3 	bl	8005158 <MGPIO_SetPinMode>
	MGPIO_SetPinValue(MGPIO_PORTA, MGPIO_PIN8, MGPIO_HIGH);
 8003a12:	2201      	movs	r2, #1
 8003a14:	2108      	movs	r1, #8
 8003a16:	2000      	movs	r0, #0
 8003a18:	f001 fc84 	bl	8005324 <MGPIO_SetPinValue>
	delay_micro(100);
 8003a1c:	2064      	movs	r0, #100	@ 0x64
 8003a1e:	f7ff ff4e 	bl	80038be <delay_micro>
	ref_sample x = SAMPLE;
 8003a22:	2301      	movs	r3, #1
 8003a24:	73fb      	strb	r3, [r7, #15]
	uint8 steps = steps_calculate(gain, x);
 8003a26:	7bfb      	ldrb	r3, [r7, #15]
 8003a28:	4619      	mov	r1, r3
 8003a2a:	6878      	ldr	r0, [r7, #4]
 8003a2c:	f000 f82c 	bl	8003a88 <steps_calculate>
 8003a30:	4603      	mov	r3, r0
 8003a32:	73bb      	strb	r3, [r7, #14]
	MCP4151_Sample_SetWiperPosition(steps);
 8003a34:	7bbb      	ldrb	r3, [r7, #14]
 8003a36:	4618      	mov	r0, r3
 8003a38:	f7ff ff58 	bl	80038ec <MCP4151_Sample_SetWiperPosition>
}
 8003a3c:	bf00      	nop
 8003a3e:	3710      	adds	r7, #16
 8003a40:	46bd      	mov	sp, r7
 8003a42:	bd80      	pop	{r7, pc}

08003a44 <Set_Reference_Gain>:
 * @retval			 -none
 * Note			 	 -The gain value is changed according to the required steps which is rounded to the nearest integer
 * 					 -To get the resulted gain value, use the function "get_sample_gain"
 */
void Set_Reference_Gain(float32 gain)
{
 8003a44:	b580      	push	{r7, lr}
 8003a46:	b084      	sub	sp, #16
 8003a48:	af00      	add	r7, sp, #0
 8003a4a:	6078      	str	r0, [r7, #4]
	//Referance
	MGPIO_SetPinMode(MGPIO_PORTA, MGPIO_PIN2, MGPIO_OUTPUT_PUSH_PULL_10MHZ);
 8003a4c:	2201      	movs	r2, #1
 8003a4e:	2102      	movs	r1, #2
 8003a50:	2000      	movs	r0, #0
 8003a52:	f001 fb81 	bl	8005158 <MGPIO_SetPinMode>
	MGPIO_SetPinValue(MGPIO_PORTA, MGPIO_PIN2, MGPIO_HIGH);
 8003a56:	2201      	movs	r2, #1
 8003a58:	2102      	movs	r1, #2
 8003a5a:	2000      	movs	r0, #0
 8003a5c:	f001 fc62 	bl	8005324 <MGPIO_SetPinValue>
	delay_micro(100);
 8003a60:	2064      	movs	r0, #100	@ 0x64
 8003a62:	f7ff ff2c 	bl	80038be <delay_micro>
	ref_sample x = REFERENCE;
 8003a66:	2300      	movs	r3, #0
 8003a68:	73fb      	strb	r3, [r7, #15]
	uint8 steps = steps_calculate(gain, x);
 8003a6a:	7bfb      	ldrb	r3, [r7, #15]
 8003a6c:	4619      	mov	r1, r3
 8003a6e:	6878      	ldr	r0, [r7, #4]
 8003a70:	f000 f80a 	bl	8003a88 <steps_calculate>
 8003a74:	4603      	mov	r3, r0
 8003a76:	73bb      	strb	r3, [r7, #14]
	MCP4151_Referance_SetWiperPosition(steps);
 8003a78:	7bbb      	ldrb	r3, [r7, #14]
 8003a7a:	4618      	mov	r0, r3
 8003a7c:	f7ff ff68 	bl	8003950 <MCP4151_Referance_SetWiperPosition>
}
 8003a80:	bf00      	nop
 8003a82:	3710      	adds	r7, #16
 8003a84:	46bd      	mov	sp, r7
 8003a86:	bd80      	pop	{r7, pc}

08003a88 <steps_calculate>:
 * @param[in]		 -x: where x can be REFERENCE or SAMPLE
 * @retval			 -steps: calculated no. of steps
 * Note			 	 -The number of steps is rounded to the nearest integer
 */
uint8 steps_calculate(float32 gain, ref_sample x)
{
 8003a88:	b590      	push	{r4, r7, lr}
 8003a8a:	b087      	sub	sp, #28
 8003a8c:	af00      	add	r7, sp, #0
 8003a8e:	6078      	str	r0, [r7, #4]
 8003a90:	460b      	mov	r3, r1
 8003a92:	70fb      	strb	r3, [r7, #3]
	int total_resistance;
	if (x == REFERENCE)
 8003a94:	78fb      	ldrb	r3, [r7, #3]
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d103      	bne.n	8003aa2 <steps_calculate+0x1a>
		total_resistance = MCP_TOTAL_RESISTANCE_REFERENCE;
 8003a9a:	f64b 5310 	movw	r3, #48400	@ 0xbd10
 8003a9e:	617b      	str	r3, [r7, #20]
 8003aa0:	e002      	b.n	8003aa8 <steps_calculate+0x20>
	else
		total_resistance = MCP_TOTAL_RESISTANCE_SAMPLE;
 8003aa2:	f64b 5310 	movw	r3, #48400	@ 0xbd10
 8003aa6:	617b      	str	r3, [r7, #20]
	float32 R;
	R = (RESISTANCE_ON_PCB / (gain - 1)) + WIPER_RESISTANCE;
 8003aa8:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8003aac:	6878      	ldr	r0, [r7, #4]
 8003aae:	f7fd f851 	bl	8000b54 <__aeabi_fsub>
 8003ab2:	4603      	mov	r3, r0
 8003ab4:	4619      	mov	r1, r3
 8003ab6:	481d      	ldr	r0, [pc, #116]	@ (8003b2c <steps_calculate+0xa4>)
 8003ab8:	f7fd fa0a 	bl	8000ed0 <__aeabi_fdiv>
 8003abc:	4603      	mov	r3, r0
 8003abe:	491c      	ldr	r1, [pc, #112]	@ (8003b30 <steps_calculate+0xa8>)
 8003ac0:	4618      	mov	r0, r3
 8003ac2:	f7fd f849 	bl	8000b58 <__addsf3>
 8003ac6:	4603      	mov	r3, r0
 8003ac8:	613b      	str	r3, [r7, #16]
	float32 steps_result;
	steps_result = ((total_resistance - R) * 256) / total_resistance;
 8003aca:	6978      	ldr	r0, [r7, #20]
 8003acc:	f7fd f8f8 	bl	8000cc0 <__aeabi_i2f>
 8003ad0:	4603      	mov	r3, r0
 8003ad2:	6939      	ldr	r1, [r7, #16]
 8003ad4:	4618      	mov	r0, r3
 8003ad6:	f7fd f83d 	bl	8000b54 <__aeabi_fsub>
 8003ada:	4603      	mov	r3, r0
 8003adc:	f04f 4187 	mov.w	r1, #1132462080	@ 0x43800000
 8003ae0:	4618      	mov	r0, r3
 8003ae2:	f7fd f941 	bl	8000d68 <__aeabi_fmul>
 8003ae6:	4603      	mov	r3, r0
 8003ae8:	461c      	mov	r4, r3
 8003aea:	6978      	ldr	r0, [r7, #20]
 8003aec:	f7fd f8e8 	bl	8000cc0 <__aeabi_i2f>
 8003af0:	4603      	mov	r3, r0
 8003af2:	4619      	mov	r1, r3
 8003af4:	4620      	mov	r0, r4
 8003af6:	f7fd f9eb 	bl	8000ed0 <__aeabi_fdiv>
 8003afa:	4603      	mov	r3, r0
 8003afc:	60fb      	str	r3, [r7, #12]
	uint8 steps = round(steps_result);
 8003afe:	68f8      	ldr	r0, [r7, #12]
 8003b00:	f7fc fcac 	bl	800045c <__aeabi_f2d>
 8003b04:	4602      	mov	r2, r0
 8003b06:	460b      	mov	r3, r1
 8003b08:	4610      	mov	r0, r2
 8003b0a:	4619      	mov	r1, r3
 8003b0c:	f007 fdf0 	bl	800b6f0 <round>
 8003b10:	4602      	mov	r2, r0
 8003b12:	460b      	mov	r3, r1
 8003b14:	4610      	mov	r0, r2
 8003b16:	4619      	mov	r1, r3
 8003b18:	f7fc ffa8 	bl	8000a6c <__aeabi_d2uiz>
 8003b1c:	4603      	mov	r3, r0
 8003b1e:	72fb      	strb	r3, [r7, #11]
	return steps;
 8003b20:	7afb      	ldrb	r3, [r7, #11]
}
 8003b22:	4618      	mov	r0, r3
 8003b24:	371c      	adds	r7, #28
 8003b26:	46bd      	mov	sp, r7
 8003b28:	bd90      	pop	{r4, r7, pc}
 8003b2a:	bf00      	nop
 8003b2c:	47c35000 	.word	0x47c35000
 8003b30:	439b8000 	.word	0x439b8000
 8003b34:	00000000 	.word	0x00000000

08003b38 <get_reference_gain>:
 * @param[in]		 -gain: required gain to be set
 * @retval			 -gain: resulted gain for the reference
 * Note			 	 -none
 */
float32 get_reference_gain(float32 gain)
{
 8003b38:	b580      	push	{r7, lr}
 8003b3a:	b084      	sub	sp, #16
 8003b3c:	af00      	add	r7, sp, #0
 8003b3e:	6078      	str	r0, [r7, #4]
	ref_sample x = REFERENCE;
 8003b40:	2300      	movs	r3, #0
 8003b42:	73fb      	strb	r3, [r7, #15]
	uint8 steps = steps_calculate(gain, x);
 8003b44:	7bfb      	ldrb	r3, [r7, #15]
 8003b46:	4619      	mov	r1, r3
 8003b48:	6878      	ldr	r0, [r7, #4]
 8003b4a:	f7ff ff9d 	bl	8003a88 <steps_calculate>
 8003b4e:	4603      	mov	r3, r0
 8003b50:	73bb      	strb	r3, [r7, #14]
	float32 R = MCP_TOTAL_RESISTANCE_REFERENCE - steps * (MCP_TOTAL_RESISTANCE_REFERENCE / 256.0);
 8003b52:	7bbb      	ldrb	r3, [r7, #14]
 8003b54:	4618      	mov	r0, r3
 8003b56:	f7fc fc6f 	bl	8000438 <__aeabi_i2d>
 8003b5a:	a313      	add	r3, pc, #76	@ (adr r3, 8003ba8 <get_reference_gain+0x70>)
 8003b5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b60:	f7fc fcd4 	bl	800050c <__aeabi_dmul>
 8003b64:	4602      	mov	r2, r0
 8003b66:	460b      	mov	r3, r1
 8003b68:	a111      	add	r1, pc, #68	@ (adr r1, 8003bb0 <get_reference_gain+0x78>)
 8003b6a:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003b6e:	f7fc fb15 	bl	800019c <__aeabi_dsub>
 8003b72:	4602      	mov	r2, r0
 8003b74:	460b      	mov	r3, r1
 8003b76:	4610      	mov	r0, r2
 8003b78:	4619      	mov	r1, r3
 8003b7a:	f7fc ff97 	bl	8000aac <__aeabi_d2f>
 8003b7e:	4603      	mov	r3, r0
 8003b80:	60bb      	str	r3, [r7, #8]
	gain = 1 + (RESISTANCE_ON_PCB / R);
 8003b82:	68b9      	ldr	r1, [r7, #8]
 8003b84:	480c      	ldr	r0, [pc, #48]	@ (8003bb8 <get_reference_gain+0x80>)
 8003b86:	f7fd f9a3 	bl	8000ed0 <__aeabi_fdiv>
 8003b8a:	4603      	mov	r3, r0
 8003b8c:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8003b90:	4618      	mov	r0, r3
 8003b92:	f7fc ffe1 	bl	8000b58 <__addsf3>
 8003b96:	4603      	mov	r3, r0
 8003b98:	607b      	str	r3, [r7, #4]
	return gain;
 8003b9a:	687b      	ldr	r3, [r7, #4]
}
 8003b9c:	4618      	mov	r0, r3
 8003b9e:	3710      	adds	r7, #16
 8003ba0:	46bd      	mov	sp, r7
 8003ba2:	bd80      	pop	{r7, pc}
 8003ba4:	f3af 8000 	nop.w
 8003ba8:	00000000 	.word	0x00000000
 8003bac:	4067a200 	.word	0x4067a200
 8003bb0:	00000000 	.word	0x00000000
 8003bb4:	40e7a200 	.word	0x40e7a200
 8003bb8:	47c35000 	.word	0x47c35000
 8003bbc:	00000000 	.word	0x00000000

08003bc0 <get_sample_gain>:
 * @param[in]		 -gain: required gain to be set
 * @retval			 -gain: resulted gain for the sample
 * Note			 	 -none
 */
float32 get_sample_gain(float32 gain)
{
 8003bc0:	b580      	push	{r7, lr}
 8003bc2:	b084      	sub	sp, #16
 8003bc4:	af00      	add	r7, sp, #0
 8003bc6:	6078      	str	r0, [r7, #4]
	ref_sample x = SAMPLE;
 8003bc8:	2301      	movs	r3, #1
 8003bca:	73fb      	strb	r3, [r7, #15]
	uint8 steps = steps_calculate(gain, x);
 8003bcc:	7bfb      	ldrb	r3, [r7, #15]
 8003bce:	4619      	mov	r1, r3
 8003bd0:	6878      	ldr	r0, [r7, #4]
 8003bd2:	f7ff ff59 	bl	8003a88 <steps_calculate>
 8003bd6:	4603      	mov	r3, r0
 8003bd8:	73bb      	strb	r3, [r7, #14]
	float32 R = MCP_TOTAL_RESISTANCE_SAMPLE- steps * (MCP_TOTAL_RESISTANCE_SAMPLE / 256.0);
 8003bda:	7bbb      	ldrb	r3, [r7, #14]
 8003bdc:	4618      	mov	r0, r3
 8003bde:	f7fc fc2b 	bl	8000438 <__aeabi_i2d>
 8003be2:	a313      	add	r3, pc, #76	@ (adr r3, 8003c30 <get_sample_gain+0x70>)
 8003be4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003be8:	f7fc fc90 	bl	800050c <__aeabi_dmul>
 8003bec:	4602      	mov	r2, r0
 8003bee:	460b      	mov	r3, r1
 8003bf0:	a111      	add	r1, pc, #68	@ (adr r1, 8003c38 <get_sample_gain+0x78>)
 8003bf2:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003bf6:	f7fc fad1 	bl	800019c <__aeabi_dsub>
 8003bfa:	4602      	mov	r2, r0
 8003bfc:	460b      	mov	r3, r1
 8003bfe:	4610      	mov	r0, r2
 8003c00:	4619      	mov	r1, r3
 8003c02:	f7fc ff53 	bl	8000aac <__aeabi_d2f>
 8003c06:	4603      	mov	r3, r0
 8003c08:	60bb      	str	r3, [r7, #8]
	gain = 1 + (RESISTANCE_ON_PCB / R);
 8003c0a:	68b9      	ldr	r1, [r7, #8]
 8003c0c:	480c      	ldr	r0, [pc, #48]	@ (8003c40 <get_sample_gain+0x80>)
 8003c0e:	f7fd f95f 	bl	8000ed0 <__aeabi_fdiv>
 8003c12:	4603      	mov	r3, r0
 8003c14:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8003c18:	4618      	mov	r0, r3
 8003c1a:	f7fc ff9d 	bl	8000b58 <__addsf3>
 8003c1e:	4603      	mov	r3, r0
 8003c20:	607b      	str	r3, [r7, #4]
	return gain;
 8003c22:	687b      	ldr	r3, [r7, #4]
}
 8003c24:	4618      	mov	r0, r3
 8003c26:	3710      	adds	r7, #16
 8003c28:	46bd      	mov	sp, r7
 8003c2a:	bd80      	pop	{r7, pc}
 8003c2c:	f3af 8000 	nop.w
 8003c30:	00000000 	.word	0x00000000
 8003c34:	4067a200 	.word	0x4067a200
 8003c38:	00000000 	.word	0x00000000
 8003c3c:	40e7a200 	.word	0x40e7a200
 8003c40:	47c35000 	.word	0x47c35000

08003c44 <HPWRSupply_GetSenseValue>:
static volatile uint16 glbl_uint16SenseValue[HPWRSUPPLY_NO_OF_SENSE_CHANNELS] = {0};
static volatile uint8 glbl_uint8SlowChannelFlag = 0;


void HPWRSupply_GetSenseValue(void)
{
 8003c44:	b580      	push	{r7, lr}
 8003c46:	b082      	sub	sp, #8
 8003c48:	af00      	add	r7, sp, #0
    uint16 Loc_uint16VoltageValue = 0;
 8003c4a:	2300      	movs	r3, #0
 8003c4c:	80fb      	strh	r3, [r7, #6]
    
    /****************************Check if VIS supply is turned on or off****************************/
    if(glbl_uint8SupplyFlags[0] == HPWRSUPPLY_ON)
 8003c4e:	4b1d      	ldr	r3, [pc, #116]	@ (8003cc4 <HPWRSupply_GetSenseValue+0x80>)
 8003c50:	781b      	ldrb	r3, [r3, #0]
 8003c52:	b2db      	uxtb	r3, r3
 8003c54:	2b01      	cmp	r3, #1
 8003c56:	d121      	bne.n	8003c9c <HPWRSupply_GetSenseValue+0x58>
    {
        MADC_Conversion(MADC1, glbl_uint8PWRSupplySenseChannelIDs[0], &Loc_uint16VoltageValue);
 8003c58:	4b1b      	ldr	r3, [pc, #108]	@ (8003cc8 <HPWRSupply_GetSenseValue+0x84>)
 8003c5a:	781b      	ldrb	r3, [r3, #0]
 8003c5c:	b2db      	uxtb	r3, r3
 8003c5e:	1dba      	adds	r2, r7, #6
 8003c60:	4619      	mov	r1, r3
 8003c62:	2000      	movs	r0, #0
 8003c64:	f000 ffdc 	bl	8004c20 <MADC_Conversion>
        glbl_uint16SenseValue[0] = Loc_uint16VoltageValue;
 8003c68:	88fa      	ldrh	r2, [r7, #6]
 8003c6a:	4b18      	ldr	r3, [pc, #96]	@ (8003ccc <HPWRSupply_GetSenseValue+0x88>)
 8003c6c:	801a      	strh	r2, [r3, #0]
        if(glbl_uint8SlowChannelFlag == 1)
 8003c6e:	4b18      	ldr	r3, [pc, #96]	@ (8003cd0 <HPWRSupply_GetSenseValue+0x8c>)
 8003c70:	781b      	ldrb	r3, [r3, #0]
 8003c72:	b2db      	uxtb	r3, r3
 8003c74:	2b01      	cmp	r3, #1
 8003c76:	d10e      	bne.n	8003c96 <HPWRSupply_GetSenseValue+0x52>
        {
            MADC_Conversion(MADC1, glbl_uint8PWRSupplySenseChannelIDs[1], &Loc_uint16VoltageValue);
 8003c78:	4b13      	ldr	r3, [pc, #76]	@ (8003cc8 <HPWRSupply_GetSenseValue+0x84>)
 8003c7a:	785b      	ldrb	r3, [r3, #1]
 8003c7c:	b2db      	uxtb	r3, r3
 8003c7e:	1dba      	adds	r2, r7, #6
 8003c80:	4619      	mov	r1, r3
 8003c82:	2000      	movs	r0, #0
 8003c84:	f000 ffcc 	bl	8004c20 <MADC_Conversion>
            glbl_uint16SenseValue[1] = Loc_uint16VoltageValue;
 8003c88:	88fa      	ldrh	r2, [r7, #6]
 8003c8a:	4b10      	ldr	r3, [pc, #64]	@ (8003ccc <HPWRSupply_GetSenseValue+0x88>)
 8003c8c:	805a      	strh	r2, [r3, #2]
            glbl_uint8SlowChannelFlag = 0;
 8003c8e:	4b10      	ldr	r3, [pc, #64]	@ (8003cd0 <HPWRSupply_GetSenseValue+0x8c>)
 8003c90:	2200      	movs	r2, #0
 8003c92:	701a      	strb	r2, [r3, #0]
 8003c94:	e002      	b.n	8003c9c <HPWRSupply_GetSenseValue+0x58>
        }
        else
        {
            glbl_uint8SlowChannelFlag = 1;
 8003c96:	4b0e      	ldr	r3, [pc, #56]	@ (8003cd0 <HPWRSupply_GetSenseValue+0x8c>)
 8003c98:	2201      	movs	r2, #1
 8003c9a:	701a      	strb	r2, [r3, #0]
    {
        /*Do nothing*/
    }

    /****************************Check if UV supply is turned on or off****************************/
    if(glbl_uint8SupplyFlags[1] == HPWRSUPPLY_ON)
 8003c9c:	4b09      	ldr	r3, [pc, #36]	@ (8003cc4 <HPWRSupply_GetSenseValue+0x80>)
 8003c9e:	785b      	ldrb	r3, [r3, #1]
 8003ca0:	b2db      	uxtb	r3, r3
 8003ca2:	2b01      	cmp	r3, #1
 8003ca4:	d10a      	bne.n	8003cbc <HPWRSupply_GetSenseValue+0x78>
    {
        MADC_Conversion(MADC1, glbl_uint8PWRSupplySenseChannelIDs[2], &Loc_uint16VoltageValue);
 8003ca6:	4b08      	ldr	r3, [pc, #32]	@ (8003cc8 <HPWRSupply_GetSenseValue+0x84>)
 8003ca8:	789b      	ldrb	r3, [r3, #2]
 8003caa:	b2db      	uxtb	r3, r3
 8003cac:	1dba      	adds	r2, r7, #6
 8003cae:	4619      	mov	r1, r3
 8003cb0:	2000      	movs	r0, #0
 8003cb2:	f000 ffb5 	bl	8004c20 <MADC_Conversion>
        glbl_uint16SenseValue[2] = Loc_uint16VoltageValue;
 8003cb6:	88fa      	ldrh	r2, [r7, #6]
 8003cb8:	4b04      	ldr	r3, [pc, #16]	@ (8003ccc <HPWRSupply_GetSenseValue+0x88>)
 8003cba:	809a      	strh	r2, [r3, #4]
    }
    else
    {
        /*Do nothing*/
    }
}
 8003cbc:	bf00      	nop
 8003cbe:	3708      	adds	r7, #8
 8003cc0:	46bd      	mov	sp, r7
 8003cc2:	bd80      	pop	{r7, pc}
 8003cc4:	20000760 	.word	0x20000760
 8003cc8:	20000368 	.word	0x20000368
 8003ccc:	20000764 	.word	0x20000764
 8003cd0:	2000076a 	.word	0x2000076a

08003cd4 <HPWRSupply_InitSupplies>:
 * @return Std_ReturnType
 * @retval E_OK:                                    Interface Initialized
 * @retval E_NOT_OK:                                Interface not initialized 
 */
Std_ReturnType HPWRSupply_InitSupplies              (void)
{
 8003cd4:	b580      	push	{r7, lr}
 8003cd6:	b082      	sub	sp, #8
 8003cd8:	af00      	add	r7, sp, #0
    MRCC_EnablePeripheralClock(MRCC_APB1, MRCC_APB1_TIM4_EN);
 8003cda:	2102      	movs	r1, #2
 8003cdc:	2002      	movs	r0, #2
 8003cde:	f002 f9b9 	bl	8006054 <MRCC_EnablePeripheralClock>
    MRCC_EnablePeripheralClock(MRCC_APB2, MRCC_APB2_ADC1_EN);
 8003ce2:	2109      	movs	r1, #9
 8003ce4:	2003      	movs	r0, #3
 8003ce6:	f002 f9b5 	bl	8006054 <MRCC_EnablePeripheralClock>
    uint8 Loc_uint8Index = 0;
 8003cea:	2300      	movs	r3, #0
 8003cec:	71fb      	strb	r3, [r7, #7]

    /************************Initialize Pins Used in PWRSupply Interface************************/
    for(Loc_uint8Index = 0; Loc_uint8Index < HPWRSUPPLY_NO_OF_SENSE_CHANNELS; Loc_uint8Index++)
 8003cee:	2300      	movs	r3, #0
 8003cf0:	71fb      	strb	r3, [r7, #7]
 8003cf2:	e00e      	b.n	8003d12 <HPWRSupply_InitSupplies+0x3e>
    {
        MGPIO_SetPinMode(glbl_uint8PWRSupplySensePortIDs[Loc_uint8Index],\
 8003cf4:	79fb      	ldrb	r3, [r7, #7]
 8003cf6:	4a1e      	ldr	r2, [pc, #120]	@ (8003d70 <HPWRSupply_InitSupplies+0x9c>)
 8003cf8:	5cd3      	ldrb	r3, [r2, r3]
 8003cfa:	b2d8      	uxtb	r0, r3
 8003cfc:	79fb      	ldrb	r3, [r7, #7]
                            glbl_uint8PWRSupplySensePinIDs[Loc_uint8Index], MGPIO_INPUT_ANALOG_MODE);
 8003cfe:	4a1d      	ldr	r2, [pc, #116]	@ (8003d74 <HPWRSupply_InitSupplies+0xa0>)
 8003d00:	5cd3      	ldrb	r3, [r2, r3]
 8003d02:	b2db      	uxtb	r3, r3
        MGPIO_SetPinMode(glbl_uint8PWRSupplySensePortIDs[Loc_uint8Index],\
 8003d04:	2200      	movs	r2, #0
 8003d06:	4619      	mov	r1, r3
 8003d08:	f001 fa26 	bl	8005158 <MGPIO_SetPinMode>
    for(Loc_uint8Index = 0; Loc_uint8Index < HPWRSUPPLY_NO_OF_SENSE_CHANNELS; Loc_uint8Index++)
 8003d0c:	79fb      	ldrb	r3, [r7, #7]
 8003d0e:	3301      	adds	r3, #1
 8003d10:	71fb      	strb	r3, [r7, #7]
 8003d12:	79fb      	ldrb	r3, [r7, #7]
 8003d14:	2b02      	cmp	r3, #2
 8003d16:	d9ed      	bls.n	8003cf4 <HPWRSupply_InitSupplies+0x20>
    }

    for(Loc_uint8Index = 0; Loc_uint8Index < HPWRSUPPLY_NO_OF_CONTROL_PINS; Loc_uint8Index++)
 8003d18:	2300      	movs	r3, #0
 8003d1a:	71fb      	strb	r3, [r7, #7]
 8003d1c:	e00e      	b.n	8003d3c <HPWRSupply_InitSupplies+0x68>
    {
        MGPIO_SetPinMode(glbl_uint8PWRSupplyControlPortIDs[Loc_uint8Index],\
 8003d1e:	79fb      	ldrb	r3, [r7, #7]
 8003d20:	4a15      	ldr	r2, [pc, #84]	@ (8003d78 <HPWRSupply_InitSupplies+0xa4>)
 8003d22:	5cd3      	ldrb	r3, [r2, r3]
 8003d24:	b2d8      	uxtb	r0, r3
 8003d26:	79fb      	ldrb	r3, [r7, #7]
                            glbl_uint8PWRSupplyControlPinIDs[Loc_uint8Index], MGPIO_OUTPUT_PUSH_PULL_2MHZ);
 8003d28:	4a14      	ldr	r2, [pc, #80]	@ (8003d7c <HPWRSupply_InitSupplies+0xa8>)
 8003d2a:	5cd3      	ldrb	r3, [r2, r3]
 8003d2c:	b2db      	uxtb	r3, r3
        MGPIO_SetPinMode(glbl_uint8PWRSupplyControlPortIDs[Loc_uint8Index],\
 8003d2e:	2202      	movs	r2, #2
 8003d30:	4619      	mov	r1, r3
 8003d32:	f001 fa11 	bl	8005158 <MGPIO_SetPinMode>
    for(Loc_uint8Index = 0; Loc_uint8Index < HPWRSUPPLY_NO_OF_CONTROL_PINS; Loc_uint8Index++)
 8003d36:	79fb      	ldrb	r3, [r7, #7]
 8003d38:	3301      	adds	r3, #1
 8003d3a:	71fb      	strb	r3, [r7, #7]
 8003d3c:	79fb      	ldrb	r3, [r7, #7]
 8003d3e:	2b01      	cmp	r3, #1
 8003d40:	d9ed      	bls.n	8003d1e <HPWRSupply_InitSupplies+0x4a>
    }


    MNVIC_EnableInterrupt(MNVIC_TIM4);
 8003d42:	201e      	movs	r0, #30
 8003d44:	f002 f8a0 	bl	8005e88 <MNVIC_EnableInterrupt>

    //MADC_Init(MADC1);
    
    MGPTMR_SetTimerPeriod(MGPTMR4, 2000);
 8003d48:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 8003d4c:	2002      	movs	r0, #2
 8003d4e:	f001 fd11 	bl	8005774 <MGPTMR_SetTimerPeriod>

    MGPTMR_SetTimerUpdateCallbackFunc(MGPTMR4, HPWRSupply_GetSenseValue);
 8003d52:	490b      	ldr	r1, [pc, #44]	@ (8003d80 <HPWRSupply_InitSupplies+0xac>)
 8003d54:	2002      	movs	r0, #2
 8003d56:	f001 fd35 	bl	80057c4 <MGPTMR_SetTimerUpdateCallbackFunc>
    MGPTMR_Init(MGPTMR4);
 8003d5a:	2002      	movs	r0, #2
 8003d5c:	f001 fc50 	bl	8005600 <MGPTMR_Init>
    MGPTMR_StartTimer(MGPTMR4);
 8003d60:	2002      	movs	r0, #2
 8003d62:	f001 fccd 	bl	8005700 <MGPTMR_StartTimer>
}
 8003d66:	bf00      	nop
 8003d68:	4618      	mov	r0, r3
 8003d6a:	3708      	adds	r7, #8
 8003d6c:	46bd      	mov	sp, r7
 8003d6e:	bd80      	pop	{r7, pc}
 8003d70:	2000036c 	.word	0x2000036c
 8003d74:	20000370 	.word	0x20000370
 8003d78:	20000374 	.word	0x20000374
 8003d7c:	20000378 	.word	0x20000378
 8003d80:	08003c45 	.word	0x08003c45

08003d84 <HPWRSupply_SetSupplyMode>:
 * @return Std_ReturnType
 * @retval E_OK:                                    Supply's mode set successfully
 * @retval E_NOT_OK:                                Supply's mode not set  
 */
Std_ReturnType HPWRSupply_SetSupplyMode             (HPWRSupply_Choice_t Copy_uint32SupplyChoice, HPWRSupply_Mode_t Copy_uint32SupplyMode)
{
 8003d84:	b580      	push	{r7, lr}
 8003d86:	b084      	sub	sp, #16
 8003d88:	af00      	add	r7, sp, #0
 8003d8a:	4603      	mov	r3, r0
 8003d8c:	460a      	mov	r2, r1
 8003d8e:	71fb      	strb	r3, [r7, #7]
 8003d90:	4613      	mov	r3, r2
 8003d92:	71bb      	strb	r3, [r7, #6]
    Std_ReturnType Loc_uint8FuncStatus = E_NOT_OK;
 8003d94:	2301      	movs	r3, #1
 8003d96:	73fb      	strb	r3, [r7, #15]

    switch(Copy_uint32SupplyChoice)
 8003d98:	79fb      	ldrb	r3, [r7, #7]
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d04e      	beq.n	8003e3c <HPWRSupply_SetSupplyMode+0xb8>
 8003d9e:	2b01      	cmp	r3, #1
 8003da0:	d179      	bne.n	8003e96 <HPWRSupply_SetSupplyMode+0x112>
    {
        case HPWRSUPPLY_VIS_SUPPLY:
        {
            if(Copy_uint32SupplyMode == HPWRSUPPLY_ON)
 8003da2:	79bb      	ldrb	r3, [r7, #6]
 8003da4:	2b01      	cmp	r3, #1
 8003da6:	d121      	bne.n	8003dec <HPWRSupply_SetSupplyMode+0x68>
            {
                MGPIO_SetPinValue(glbl_uint8PWRSupplyControlPortIDs[0], glbl_uint8PWRSupplyControlPinIDs[0], MGPIO_HIGH);
 8003da8:	4b3f      	ldr	r3, [pc, #252]	@ (8003ea8 <HPWRSupply_SetSupplyMode+0x124>)
 8003daa:	781b      	ldrb	r3, [r3, #0]
 8003dac:	b2db      	uxtb	r3, r3
 8003dae:	4a3f      	ldr	r2, [pc, #252]	@ (8003eac <HPWRSupply_SetSupplyMode+0x128>)
 8003db0:	7812      	ldrb	r2, [r2, #0]
 8003db2:	b2d1      	uxtb	r1, r2
 8003db4:	2201      	movs	r2, #1
 8003db6:	4618      	mov	r0, r3
 8003db8:	f001 fab4 	bl	8005324 <MGPIO_SetPinValue>
                glbl_uint8SupplyFlags[0] = HPWRSUPPLY_ON;
 8003dbc:	4b3c      	ldr	r3, [pc, #240]	@ (8003eb0 <HPWRSupply_SetSupplyMode+0x12c>)
 8003dbe:	2201      	movs	r2, #1
 8003dc0:	701a      	strb	r2, [r3, #0]
                MSTK_uint8Delay(4000);
 8003dc2:	f44f 607a 	mov.w	r0, #4000	@ 0xfa0
 8003dc6:	f002 fd81 	bl	80068cc <MSTK_uint8Delay>
                HPWRSupply_Status_t Loc_uint32SupplyStatus = HPWRSUPPLY_STATUS_OFF;
 8003dca:	2304      	movs	r3, #4
 8003dcc:	73bb      	strb	r3, [r7, #14]
                HPWRSupply_CheckSupplyStatus(HPWRSUPPLY_VIS_SUPPLY, &Loc_uint32SupplyStatus);
 8003dce:	f107 030e 	add.w	r3, r7, #14
 8003dd2:	4619      	mov	r1, r3
 8003dd4:	2001      	movs	r0, #1
 8003dd6:	f000 f86d 	bl	8003eb4 <HPWRSupply_CheckSupplyStatus>
                if(Loc_uint32SupplyStatus == HPWRSUPPLY_STATUS_OK)
 8003dda:	7bbb      	ldrb	r3, [r7, #14]
 8003ddc:	2b02      	cmp	r3, #2
 8003dde:	d102      	bne.n	8003de6 <HPWRSupply_SetSupplyMode+0x62>
                {
                    Loc_uint8FuncStatus = E_OK;
 8003de0:	2300      	movs	r3, #0
 8003de2:	73fb      	strb	r3, [r7, #15]
            }
            else
            {
                Loc_uint8FuncStatus = E_NOT_OK;
            }
            break;
 8003de4:	e05a      	b.n	8003e9c <HPWRSupply_SetSupplyMode+0x118>
                    Loc_uint8FuncStatus = E_NOT_OK;
 8003de6:	2301      	movs	r3, #1
 8003de8:	73fb      	strb	r3, [r7, #15]
            break;
 8003dea:	e057      	b.n	8003e9c <HPWRSupply_SetSupplyMode+0x118>
            else if(Copy_uint32SupplyMode == HPWRSUPPLY_OFF)
 8003dec:	79bb      	ldrb	r3, [r7, #6]
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d121      	bne.n	8003e36 <HPWRSupply_SetSupplyMode+0xb2>
                MGPIO_SetPinValue(glbl_uint8PWRSupplyControlPortIDs[0], glbl_uint8PWRSupplyControlPinIDs[0], MGPIO_LOW);
 8003df2:	4b2d      	ldr	r3, [pc, #180]	@ (8003ea8 <HPWRSupply_SetSupplyMode+0x124>)
 8003df4:	781b      	ldrb	r3, [r3, #0]
 8003df6:	b2db      	uxtb	r3, r3
 8003df8:	4a2c      	ldr	r2, [pc, #176]	@ (8003eac <HPWRSupply_SetSupplyMode+0x128>)
 8003dfa:	7812      	ldrb	r2, [r2, #0]
 8003dfc:	b2d1      	uxtb	r1, r2
 8003dfe:	2200      	movs	r2, #0
 8003e00:	4618      	mov	r0, r3
 8003e02:	f001 fa8f 	bl	8005324 <MGPIO_SetPinValue>
                MSTK_uint8Delay(4000);
 8003e06:	f44f 607a 	mov.w	r0, #4000	@ 0xfa0
 8003e0a:	f002 fd5f 	bl	80068cc <MSTK_uint8Delay>
                HPWRSupply_Status_t Loc_uint32SupplyStatus = HPWRSUPPLY_STATUS_OK;
 8003e0e:	2302      	movs	r3, #2
 8003e10:	737b      	strb	r3, [r7, #13]
                HPWRSupply_CheckSupplyStatus(HPWRSUPPLY_VIS_SUPPLY, &Loc_uint32SupplyStatus);
 8003e12:	f107 030d 	add.w	r3, r7, #13
 8003e16:	4619      	mov	r1, r3
 8003e18:	2001      	movs	r0, #1
 8003e1a:	f000 f84b 	bl	8003eb4 <HPWRSupply_CheckSupplyStatus>
								glbl_uint8SupplyFlags[0] = HPWRSUPPLY_OFF;
 8003e1e:	4b24      	ldr	r3, [pc, #144]	@ (8003eb0 <HPWRSupply_SetSupplyMode+0x12c>)
 8003e20:	2200      	movs	r2, #0
 8003e22:	701a      	strb	r2, [r3, #0]
                if(Loc_uint32SupplyStatus == HPWRSUPPLY_STATUS_OFF)
 8003e24:	7b7b      	ldrb	r3, [r7, #13]
 8003e26:	2b04      	cmp	r3, #4
 8003e28:	d102      	bne.n	8003e30 <HPWRSupply_SetSupplyMode+0xac>
                    Loc_uint8FuncStatus = E_OK;
 8003e2a:	2300      	movs	r3, #0
 8003e2c:	73fb      	strb	r3, [r7, #15]
            break;
 8003e2e:	e035      	b.n	8003e9c <HPWRSupply_SetSupplyMode+0x118>
                    Loc_uint8FuncStatus = E_NOT_OK;
 8003e30:	2301      	movs	r3, #1
 8003e32:	73fb      	strb	r3, [r7, #15]
            break;
 8003e34:	e032      	b.n	8003e9c <HPWRSupply_SetSupplyMode+0x118>
                Loc_uint8FuncStatus = E_NOT_OK;
 8003e36:	2301      	movs	r3, #1
 8003e38:	73fb      	strb	r3, [r7, #15]
            break;
 8003e3a:	e02f      	b.n	8003e9c <HPWRSupply_SetSupplyMode+0x118>
        }
        case HPWRSUPPLY_UV_SUPPLY:
        {
            if(Copy_uint32SupplyMode == HPWRSUPPLY_ON)
 8003e3c:	79bb      	ldrb	r3, [r7, #6]
 8003e3e:	2b01      	cmp	r3, #1
 8003e40:	d113      	bne.n	8003e6a <HPWRSupply_SetSupplyMode+0xe6>
            {
                MGPIO_SetPinValue(glbl_uint8PWRSupplyControlPortIDs[1], glbl_uint8PWRSupplyControlPinIDs[1], MGPIO_LOW);
 8003e42:	4b19      	ldr	r3, [pc, #100]	@ (8003ea8 <HPWRSupply_SetSupplyMode+0x124>)
 8003e44:	785b      	ldrb	r3, [r3, #1]
 8003e46:	b2db      	uxtb	r3, r3
 8003e48:	4a18      	ldr	r2, [pc, #96]	@ (8003eac <HPWRSupply_SetSupplyMode+0x128>)
 8003e4a:	7852      	ldrb	r2, [r2, #1]
 8003e4c:	b2d1      	uxtb	r1, r2
 8003e4e:	2200      	movs	r2, #0
 8003e50:	4618      	mov	r0, r3
 8003e52:	f001 fa67 	bl	8005324 <MGPIO_SetPinValue>
                glbl_uint8SupplyFlags[1] = HPWRSUPPLY_ON;
 8003e56:	4b16      	ldr	r3, [pc, #88]	@ (8003eb0 <HPWRSupply_SetSupplyMode+0x12c>)
 8003e58:	2201      	movs	r2, #1
 8003e5a:	705a      	strb	r2, [r3, #1]
								MSTK_uint8Delay(11000);
 8003e5c:	f642 20f8 	movw	r0, #11000	@ 0x2af8
 8003e60:	f002 fd34 	bl	80068cc <MSTK_uint8Delay>
                Loc_uint8FuncStatus = E_OK;
 8003e64:	2300      	movs	r3, #0
 8003e66:	73fb      	strb	r3, [r7, #15]
            }
            else
            {
                Loc_uint8FuncStatus = E_NOT_OK;
            }
            break;
 8003e68:	e018      	b.n	8003e9c <HPWRSupply_SetSupplyMode+0x118>
            else if(Copy_uint32SupplyMode == HPWRSUPPLY_OFF)
 8003e6a:	79bb      	ldrb	r3, [r7, #6]
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d10f      	bne.n	8003e90 <HPWRSupply_SetSupplyMode+0x10c>
                MGPIO_SetPinValue(glbl_uint8PWRSupplyControlPortIDs[1], glbl_uint8PWRSupplyControlPinIDs[1], MGPIO_HIGH);
 8003e70:	4b0d      	ldr	r3, [pc, #52]	@ (8003ea8 <HPWRSupply_SetSupplyMode+0x124>)
 8003e72:	785b      	ldrb	r3, [r3, #1]
 8003e74:	b2db      	uxtb	r3, r3
 8003e76:	4a0d      	ldr	r2, [pc, #52]	@ (8003eac <HPWRSupply_SetSupplyMode+0x128>)
 8003e78:	7852      	ldrb	r2, [r2, #1]
 8003e7a:	b2d1      	uxtb	r1, r2
 8003e7c:	2201      	movs	r2, #1
 8003e7e:	4618      	mov	r0, r3
 8003e80:	f001 fa50 	bl	8005324 <MGPIO_SetPinValue>
                glbl_uint8SupplyFlags[0] = HPWRSUPPLY_OFF;
 8003e84:	4b0a      	ldr	r3, [pc, #40]	@ (8003eb0 <HPWRSupply_SetSupplyMode+0x12c>)
 8003e86:	2200      	movs	r2, #0
 8003e88:	701a      	strb	r2, [r3, #0]
                Loc_uint8FuncStatus = E_OK;
 8003e8a:	2300      	movs	r3, #0
 8003e8c:	73fb      	strb	r3, [r7, #15]
            break;
 8003e8e:	e005      	b.n	8003e9c <HPWRSupply_SetSupplyMode+0x118>
                Loc_uint8FuncStatus = E_NOT_OK;
 8003e90:	2301      	movs	r3, #1
 8003e92:	73fb      	strb	r3, [r7, #15]
            break;
 8003e94:	e002      	b.n	8003e9c <HPWRSupply_SetSupplyMode+0x118>
        }
        default:
        {
            Loc_uint8FuncStatus = E_NOT_OK;
 8003e96:	2301      	movs	r3, #1
 8003e98:	73fb      	strb	r3, [r7, #15]
            break;
 8003e9a:	bf00      	nop
        }
    }
    return Loc_uint8FuncStatus;
 8003e9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e9e:	4618      	mov	r0, r3
 8003ea0:	3710      	adds	r7, #16
 8003ea2:	46bd      	mov	sp, r7
 8003ea4:	bd80      	pop	{r7, pc}
 8003ea6:	bf00      	nop
 8003ea8:	20000374 	.word	0x20000374
 8003eac:	20000378 	.word	0x20000378
 8003eb0:	20000760 	.word	0x20000760

08003eb4 <HPWRSupply_CheckSupplyStatus>:
 * @param Copy_uint32SupplyChoice:                  The power supply whose status is to be checked 
 * @param P_uint32SupplyStatus:                     Power Supply Status (Ok or not Ok or Off)
 * @return Std_ReturnType 
 */
Std_ReturnType HPWRSupply_CheckSupplyStatus         (HPWRSupply_Choice_t Copy_uint32SupplyChoice, HPWRSupply_Status_t* P_uint32SupplyStatus)
{
 8003eb4:	b580      	push	{r7, lr}
 8003eb6:	b086      	sub	sp, #24
 8003eb8:	af00      	add	r7, sp, #0
 8003eba:	4603      	mov	r3, r0
 8003ebc:	6039      	str	r1, [r7, #0]
 8003ebe:	71fb      	strb	r3, [r7, #7]
    Std_ReturnType Loc_uint8FuncStatus = E_NOT_OK;
 8003ec0:	2301      	movs	r3, #1
 8003ec2:	75fb      	strb	r3, [r7, #23]
    if(P_uint32SupplyStatus != NULL_PTR)
 8003ec4:	683b      	ldr	r3, [r7, #0]
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d054      	beq.n	8003f74 <HPWRSupply_CheckSupplyStatus+0xc0>
    {
        switch(Copy_uint32SupplyChoice)
 8003eca:	79fb      	ldrb	r3, [r7, #7]
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d037      	beq.n	8003f40 <HPWRSupply_CheckSupplyStatus+0x8c>
 8003ed0:	2b01      	cmp	r3, #1
 8003ed2:	d14c      	bne.n	8003f6e <HPWRSupply_CheckSupplyStatus+0xba>
        {
            case HPWRSUPPLY_VIS_SUPPLY:
            {
                float32 Loc_float32VisSupplySenseVoltage = ((float32)glbl_uint16SenseValue[0] / 4096) * 3.3f;
 8003ed4:	4b2b      	ldr	r3, [pc, #172]	@ (8003f84 <HPWRSupply_CheckSupplyStatus+0xd0>)
 8003ed6:	881b      	ldrh	r3, [r3, #0]
 8003ed8:	b29b      	uxth	r3, r3
 8003eda:	4618      	mov	r0, r3
 8003edc:	f7fc feec 	bl	8000cb8 <__aeabi_ui2f>
 8003ee0:	4603      	mov	r3, r0
 8003ee2:	f04f 418b 	mov.w	r1, #1166016512	@ 0x45800000
 8003ee6:	4618      	mov	r0, r3
 8003ee8:	f7fc fff2 	bl	8000ed0 <__aeabi_fdiv>
 8003eec:	4603      	mov	r3, r0
 8003eee:	4926      	ldr	r1, [pc, #152]	@ (8003f88 <HPWRSupply_CheckSupplyStatus+0xd4>)
 8003ef0:	4618      	mov	r0, r3
 8003ef2:	f7fc ff39 	bl	8000d68 <__aeabi_fmul>
 8003ef6:	4603      	mov	r3, r0
 8003ef8:	613b      	str	r3, [r7, #16]
                /*Check if Loc_float32VisSupplySenseVoltage is equal to a certain value*/
                /*if it is equal, supply is working well*/
                if((Loc_float32VisSupplySenseVoltage > 0.124f) && (Loc_float32VisSupplySenseVoltage < 0.2f))
 8003efa:	4924      	ldr	r1, [pc, #144]	@ (8003f8c <HPWRSupply_CheckSupplyStatus+0xd8>)
 8003efc:	6938      	ldr	r0, [r7, #16]
 8003efe:	f7fd f8ef 	bl	80010e0 <__aeabi_fcmpgt>
 8003f02:	4603      	mov	r3, r0
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d00c      	beq.n	8003f22 <HPWRSupply_CheckSupplyStatus+0x6e>
 8003f08:	4921      	ldr	r1, [pc, #132]	@ (8003f90 <HPWRSupply_CheckSupplyStatus+0xdc>)
 8003f0a:	6938      	ldr	r0, [r7, #16]
 8003f0c:	f7fd f8ca 	bl	80010a4 <__aeabi_fcmplt>
 8003f10:	4603      	mov	r3, r0
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d005      	beq.n	8003f22 <HPWRSupply_CheckSupplyStatus+0x6e>
                {
                    *P_uint32SupplyStatus = HPWRSUPPLY_STATUS_OK;
 8003f16:	683b      	ldr	r3, [r7, #0]
 8003f18:	2202      	movs	r2, #2
 8003f1a:	701a      	strb	r2, [r3, #0]
                    Loc_uint8FuncStatus = E_OK;
 8003f1c:	2300      	movs	r3, #0
 8003f1e:	75fb      	strb	r3, [r7, #23]
                }
                else
                {
                    *P_uint32SupplyStatus = HPWRSUPPLY_STATUS_NOT_OK;
                }
                break;
 8003f20:	e02a      	b.n	8003f78 <HPWRSupply_CheckSupplyStatus+0xc4>
                else if(Loc_float32VisSupplySenseVoltage < 0.05f)
 8003f22:	491c      	ldr	r1, [pc, #112]	@ (8003f94 <HPWRSupply_CheckSupplyStatus+0xe0>)
 8003f24:	6938      	ldr	r0, [r7, #16]
 8003f26:	f7fd f8bd 	bl	80010a4 <__aeabi_fcmplt>
 8003f2a:	4603      	mov	r3, r0
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d003      	beq.n	8003f38 <HPWRSupply_CheckSupplyStatus+0x84>
                    *P_uint32SupplyStatus = HPWRSUPPLY_STATUS_OFF;
 8003f30:	683b      	ldr	r3, [r7, #0]
 8003f32:	2204      	movs	r2, #4
 8003f34:	701a      	strb	r2, [r3, #0]
                break;
 8003f36:	e01f      	b.n	8003f78 <HPWRSupply_CheckSupplyStatus+0xc4>
                    *P_uint32SupplyStatus = HPWRSUPPLY_STATUS_NOT_OK;
 8003f38:	683b      	ldr	r3, [r7, #0]
 8003f3a:	2203      	movs	r2, #3
 8003f3c:	701a      	strb	r2, [r3, #0]
                break;
 8003f3e:	e01b      	b.n	8003f78 <HPWRSupply_CheckSupplyStatus+0xc4>
            }
            case HPWRSUPPLY_UV_SUPPLY:
            {
                float32 Loc_float32UVSupplySenseVoltage = ((float32)glbl_uint16SenseValue[2] / 4096) * 3.3f;
 8003f40:	4b10      	ldr	r3, [pc, #64]	@ (8003f84 <HPWRSupply_CheckSupplyStatus+0xd0>)
 8003f42:	889b      	ldrh	r3, [r3, #4]
 8003f44:	b29b      	uxth	r3, r3
 8003f46:	4618      	mov	r0, r3
 8003f48:	f7fc feb6 	bl	8000cb8 <__aeabi_ui2f>
 8003f4c:	4603      	mov	r3, r0
 8003f4e:	f04f 418b 	mov.w	r1, #1166016512	@ 0x45800000
 8003f52:	4618      	mov	r0, r3
 8003f54:	f7fc ffbc 	bl	8000ed0 <__aeabi_fdiv>
 8003f58:	4603      	mov	r3, r0
 8003f5a:	490b      	ldr	r1, [pc, #44]	@ (8003f88 <HPWRSupply_CheckSupplyStatus+0xd4>)
 8003f5c:	4618      	mov	r0, r3
 8003f5e:	f7fc ff03 	bl	8000d68 <__aeabi_fmul>
 8003f62:	4603      	mov	r3, r0
 8003f64:	60fb      	str	r3, [r7, #12]
                /*Check if Loc_float32UVSupplySenseVoltage is equal to a certain value*/
                *P_uint32SupplyStatus = HPWRSUPPLY_STATUS_OK;
 8003f66:	683b      	ldr	r3, [r7, #0]
 8003f68:	2202      	movs	r2, #2
 8003f6a:	701a      	strb	r2, [r3, #0]
                /*if it is equal, supply is working well*/
                break;
 8003f6c:	e004      	b.n	8003f78 <HPWRSupply_CheckSupplyStatus+0xc4>
            }
            default:
            {
                Loc_uint8FuncStatus = E_NOT_OK;
 8003f6e:	2301      	movs	r3, #1
 8003f70:	75fb      	strb	r3, [r7, #23]
                break;
 8003f72:	e001      	b.n	8003f78 <HPWRSupply_CheckSupplyStatus+0xc4>
            }
        }
    }
    else
    {
        Loc_uint8FuncStatus = E_NOT_OK;
 8003f74:	2301      	movs	r3, #1
 8003f76:	75fb      	strb	r3, [r7, #23]
    }
    return Loc_uint8FuncStatus;
 8003f78:	7dfb      	ldrb	r3, [r7, #23]
}
 8003f7a:	4618      	mov	r0, r3
 8003f7c:	3718      	adds	r7, #24
 8003f7e:	46bd      	mov	sp, r7
 8003f80:	bd80      	pop	{r7, pc}
 8003f82:	bf00      	nop
 8003f84:	20000764 	.word	0x20000764
 8003f88:	40533333 	.word	0x40533333
 8003f8c:	3dfdf3b6 	.word	0x3dfdf3b6
 8003f90:	3e4ccccd 	.word	0x3e4ccccd
 8003f94:	3d4ccccd 	.word	0x3d4ccccd

08003f98 <SPWRVolt_GetConversionValue>:
static volatile uint16 glbl_uint16VoltageValues[SPWRVOLT_NO_OF_VOLTAGE_SOURCES] = {0};
static volatile uint8 glbl_uint8VoltageIndex = 0;


void SPWRVolt_GetConversionValue    (void)
{
 8003f98:	b580      	push	{r7, lr}
 8003f9a:	b082      	sub	sp, #8
 8003f9c:	af00      	add	r7, sp, #0
    uint16 Loc_uint16VoltageValue = 0;
 8003f9e:	2300      	movs	r3, #0
 8003fa0:	80fb      	strh	r3, [r7, #6]

    MADC_Conversion(MADC1, SPWRVolt_VoltageChannels[glbl_uint8VoltageIndex], &Loc_uint16VoltageValue);
 8003fa2:	4b13      	ldr	r3, [pc, #76]	@ (8003ff0 <SPWRVolt_GetConversionValue+0x58>)
 8003fa4:	781b      	ldrb	r3, [r3, #0]
 8003fa6:	b2db      	uxtb	r3, r3
 8003fa8:	461a      	mov	r2, r3
 8003faa:	4b12      	ldr	r3, [pc, #72]	@ (8003ff4 <SPWRVolt_GetConversionValue+0x5c>)
 8003fac:	5c9b      	ldrb	r3, [r3, r2]
 8003fae:	b2db      	uxtb	r3, r3
 8003fb0:	1dba      	adds	r2, r7, #6
 8003fb2:	4619      	mov	r1, r3
 8003fb4:	2000      	movs	r0, #0
 8003fb6:	f000 fe33 	bl	8004c20 <MADC_Conversion>
    glbl_uint16VoltageValues[glbl_uint8VoltageIndex] = Loc_uint16VoltageValue;
 8003fba:	4b0d      	ldr	r3, [pc, #52]	@ (8003ff0 <SPWRVolt_GetConversionValue+0x58>)
 8003fbc:	781b      	ldrb	r3, [r3, #0]
 8003fbe:	b2db      	uxtb	r3, r3
 8003fc0:	461a      	mov	r2, r3
 8003fc2:	88f9      	ldrh	r1, [r7, #6]
 8003fc4:	4b0c      	ldr	r3, [pc, #48]	@ (8003ff8 <SPWRVolt_GetConversionValue+0x60>)
 8003fc6:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]

    glbl_uint8VoltageIndex++;
 8003fca:	4b09      	ldr	r3, [pc, #36]	@ (8003ff0 <SPWRVolt_GetConversionValue+0x58>)
 8003fcc:	781b      	ldrb	r3, [r3, #0]
 8003fce:	b2db      	uxtb	r3, r3
 8003fd0:	3301      	adds	r3, #1
 8003fd2:	b2da      	uxtb	r2, r3
 8003fd4:	4b06      	ldr	r3, [pc, #24]	@ (8003ff0 <SPWRVolt_GetConversionValue+0x58>)
 8003fd6:	701a      	strb	r2, [r3, #0]
    if(glbl_uint8VoltageIndex == SPWRVOLT_NO_OF_VOLTAGE_SOURCES)
 8003fd8:	4b05      	ldr	r3, [pc, #20]	@ (8003ff0 <SPWRVolt_GetConversionValue+0x58>)
 8003fda:	781b      	ldrb	r3, [r3, #0]
 8003fdc:	b2db      	uxtb	r3, r3
 8003fde:	2b05      	cmp	r3, #5
 8003fe0:	d102      	bne.n	8003fe8 <SPWRVolt_GetConversionValue+0x50>
    {
        glbl_uint8VoltageIndex = 0;
 8003fe2:	4b03      	ldr	r3, [pc, #12]	@ (8003ff0 <SPWRVolt_GetConversionValue+0x58>)
 8003fe4:	2200      	movs	r2, #0
 8003fe6:	701a      	strb	r2, [r3, #0]
        //MGPTMR_StopTimer(MGPTMR3);
    }
}
 8003fe8:	bf00      	nop
 8003fea:	3708      	adds	r7, #8
 8003fec:	46bd      	mov	sp, r7
 8003fee:	bd80      	pop	{r7, pc}
 8003ff0:	2000077e 	.word	0x2000077e
 8003ff4:	20000384 	.word	0x20000384
 8003ff8:	20000774 	.word	0x20000774

08003ffc <SPWRVolt_Init>:
 * @return Std_ReturnType
 * @retval E_OK:            Interface Successfully Initialized
 * @retval E_NOT_OK:        Interface not initialized 
 */
Std_ReturnType SPWRVolt_Init        (void)
{
 8003ffc:	b580      	push	{r7, lr}
 8003ffe:	b082      	sub	sp, #8
 8004000:	af00      	add	r7, sp, #0
    /*Initialize Pins to be input analog*/
    MRCC_EnablePeripheralClock(MRCC_APB1, MRCC_APB1_TIM3_EN);
 8004002:	2101      	movs	r1, #1
 8004004:	2002      	movs	r0, #2
 8004006:	f002 f825 	bl	8006054 <MRCC_EnablePeripheralClock>
    MRCC_EnablePeripheralClock(MRCC_APB2, MRCC_APB2_ADC1_EN);
 800400a:	2109      	movs	r1, #9
 800400c:	2003      	movs	r0, #3
 800400e:	f002 f821 	bl	8006054 <MRCC_EnablePeripheralClock>
    
	uint8 Loc_uint8Index = 0;
 8004012:	2300      	movs	r3, #0
 8004014:	71fb      	strb	r3, [r7, #7]
    for(Loc_uint8Index = 0; Loc_uint8Index < SPWRVOLT_NO_OF_VOLTAGE_SOURCES; Loc_uint8Index++)
 8004016:	2300      	movs	r3, #0
 8004018:	71fb      	strb	r3, [r7, #7]
 800401a:	e00e      	b.n	800403a <SPWRVolt_Init+0x3e>
    {
        MGPIO_SetPinMode(SPWRVolt_VoltagesPortIDs[Loc_uint8Index], SPWRVolt_VoltagesPinIDs[Loc_uint8Index], MGPIO_INPUT_ANALOG_MODE);
 800401c:	79fb      	ldrb	r3, [r7, #7]
 800401e:	4a16      	ldr	r2, [pc, #88]	@ (8004078 <SPWRVolt_Init+0x7c>)
 8004020:	5cd3      	ldrb	r3, [r2, r3]
 8004022:	b2d8      	uxtb	r0, r3
 8004024:	79fb      	ldrb	r3, [r7, #7]
 8004026:	4a15      	ldr	r2, [pc, #84]	@ (800407c <SPWRVolt_Init+0x80>)
 8004028:	5cd3      	ldrb	r3, [r2, r3]
 800402a:	b2db      	uxtb	r3, r3
 800402c:	2200      	movs	r2, #0
 800402e:	4619      	mov	r1, r3
 8004030:	f001 f892 	bl	8005158 <MGPIO_SetPinMode>
    for(Loc_uint8Index = 0; Loc_uint8Index < SPWRVOLT_NO_OF_VOLTAGE_SOURCES; Loc_uint8Index++)
 8004034:	79fb      	ldrb	r3, [r7, #7]
 8004036:	3301      	adds	r3, #1
 8004038:	71fb      	strb	r3, [r7, #7]
 800403a:	79fb      	ldrb	r3, [r7, #7]
 800403c:	2b04      	cmp	r3, #4
 800403e:	d9ed      	bls.n	800401c <SPWRVolt_Init+0x20>
    }
		
    MADC_Init(MADC1);
 8004040:	2000      	movs	r0, #0
 8004042:	f000 fd45 	bl	8004ad0 <MADC_Init>

    MGPTMR_SetTimerUpdateCallbackFunc(MGPTMR3, SPWRVolt_GetConversionValue);
 8004046:	490e      	ldr	r1, [pc, #56]	@ (8004080 <SPWRVolt_Init+0x84>)
 8004048:	2001      	movs	r0, #1
 800404a:	f001 fbbb 	bl	80057c4 <MGPTMR_SetTimerUpdateCallbackFunc>

    MGPTMR_SetTimerPeriod(MGPTMR3, 1000);
 800404e:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8004052:	2001      	movs	r0, #1
 8004054:	f001 fb8e 	bl	8005774 <MGPTMR_SetTimerPeriod>
		
	MNVIC_EnableInterrupt(MNVIC_TIM3);
 8004058:	201d      	movs	r0, #29
 800405a:	f001 ff15 	bl	8005e88 <MNVIC_EnableInterrupt>
		
    MGPTMR_Init(MGPTMR3);
 800405e:	2001      	movs	r0, #1
 8004060:	f001 face 	bl	8005600 <MGPTMR_Init>

    SPWRVolt_GetConversionValue();
 8004064:	f7ff ff98 	bl	8003f98 <SPWRVolt_GetConversionValue>

    MGPTMR_StartTimer(MGPTMR3);
 8004068:	2001      	movs	r0, #1
 800406a:	f001 fb49 	bl	8005700 <MGPTMR_StartTimer>

    return E_OK;
 800406e:	2300      	movs	r3, #0
}
 8004070:	4618      	mov	r0, r3
 8004072:	3708      	adds	r7, #8
 8004074:	46bd      	mov	sp, r7
 8004076:	bd80      	pop	{r7, pc}
 8004078:	2000076c 	.word	0x2000076c
 800407c:	2000037c 	.word	0x2000037c
 8004080:	08003f99 	.word	0x08003f99

08004084 <SPWRVolt_GetVoltage>:
 * @return Std_ReturnType
 * @retval E_OK:            Voltage Successfully Read
 * @retval E_NOT_OK:        Voltage not read 
 */
Std_ReturnType SPWRVolt_GetVoltage  (SPWRVolt_Choice_t Copy_uint32VoltageChoice, uint16* P_uint16VoltageValue)
{
 8004084:	b480      	push	{r7}
 8004086:	b085      	sub	sp, #20
 8004088:	af00      	add	r7, sp, #0
 800408a:	4603      	mov	r3, r0
 800408c:	6039      	str	r1, [r7, #0]
 800408e:	71fb      	strb	r3, [r7, #7]
    Std_ReturnType Loc_uint8FuncStatus = E_NOT_OK;
 8004090:	2301      	movs	r3, #1
 8004092:	73fb      	strb	r3, [r7, #15]
    if(P_uint16VoltageValue != NULL_PTR)
 8004094:	683b      	ldr	r3, [r7, #0]
 8004096:	2b00      	cmp	r3, #0
 8004098:	d009      	beq.n	80040ae <SPWRVolt_GetVoltage+0x2a>
    {
        *P_uint16VoltageValue = glbl_uint16VoltageValues[Copy_uint32VoltageChoice];
 800409a:	79fb      	ldrb	r3, [r7, #7]
 800409c:	4a08      	ldr	r2, [pc, #32]	@ (80040c0 <SPWRVolt_GetVoltage+0x3c>)
 800409e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80040a2:	b29a      	uxth	r2, r3
 80040a4:	683b      	ldr	r3, [r7, #0]
 80040a6:	801a      	strh	r2, [r3, #0]
        Loc_uint8FuncStatus = E_OK;
 80040a8:	2300      	movs	r3, #0
 80040aa:	73fb      	strb	r3, [r7, #15]
 80040ac:	e001      	b.n	80040b2 <SPWRVolt_GetVoltage+0x2e>
    }
    else
    {
        Loc_uint8FuncStatus = E_NOT_OK;
 80040ae:	2301      	movs	r3, #1
 80040b0:	73fb      	strb	r3, [r7, #15]
    }
    return Loc_uint8FuncStatus;
 80040b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80040b4:	4618      	mov	r0, r3
 80040b6:	3714      	adds	r7, #20
 80040b8:	46bd      	mov	sp, r7
 80040ba:	bc80      	pop	{r7}
 80040bc:	4770      	bx	lr
 80040be:	bf00      	nop
 80040c0:	20000774 	.word	0x20000774

080040c4 <HMOTORS_Init>:
static volatile uint32 glbl_uint32FilterInitCalibration 				= 28;
static volatile uint32 glbl_uint32ZeroWLSteps							= 120;
static volatile float32 glbl_float32StepsPerNm							= 5;

Std_ReturnType HMOTORS_Init(void)
{
 80040c4:	b580      	push	{r7, lr}
 80040c6:	b082      	sub	sp, #8
 80040c8:	af00      	add	r7, sp, #0
	MRCC_EnablePeripheralClock(MRCC_APB2, MRCC_APB2_AFIO_EN);
 80040ca:	2100      	movs	r1, #0
 80040cc:	2003      	movs	r0, #3
 80040ce:	f001 ffc1 	bl	8006054 <MRCC_EnablePeripheralClock>
	MAFIO_MAPR_R &= ~((0b111) << 24);
 80040d2:	4b3c      	ldr	r3, [pc, #240]	@ (80041c4 <HMOTORS_Init+0x100>)
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	4a3b      	ldr	r2, [pc, #236]	@ (80041c4 <HMOTORS_Init+0x100>)
 80040d8:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80040dc:	6013      	str	r3, [r2, #0]
	MAFIO_MAPR_R |= ((0b010) << 24);
 80040de:	4b39      	ldr	r3, [pc, #228]	@ (80041c4 <HMOTORS_Init+0x100>)
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	4a38      	ldr	r2, [pc, #224]	@ (80041c4 <HMOTORS_Init+0x100>)
 80040e4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80040e8:	6013      	str	r3, [r2, #0]
	
	uint8 Loc_uint8Index = 0;
 80040ea:	2300      	movs	r3, #0
 80040ec:	71fb      	strb	r3, [r7, #7]
	
	for(Loc_uint8Index = 0; Loc_uint8Index < (HMOTORS_NUM_MOTORS - 1); Loc_uint8Index++)
 80040ee:	2300      	movs	r3, #0
 80040f0:	71fb      	strb	r3, [r7, #7]
 80040f2:	e01a      	b.n	800412a <HMOTORS_Init+0x66>
	{
		MGPIO_SetPinMode(glbl_uint8MotorHomingPortIDs[Loc_uint8Index],\
 80040f4:	79fb      	ldrb	r3, [r7, #7]
 80040f6:	4a34      	ldr	r2, [pc, #208]	@ (80041c8 <HMOTORS_Init+0x104>)
 80040f8:	5cd3      	ldrb	r3, [r2, r3]
 80040fa:	b2d8      	uxtb	r0, r3
 80040fc:	79fb      	ldrb	r3, [r7, #7]
							glbl_uint8MotorHomingPinIDs[Loc_uint8Index], MGPIO_INPUT_PULL_UP_OR_DOWN_MODE);
 80040fe:	4a33      	ldr	r2, [pc, #204]	@ (80041cc <HMOTORS_Init+0x108>)
 8004100:	5cd3      	ldrb	r3, [r2, r3]
 8004102:	b2db      	uxtb	r3, r3
		MGPIO_SetPinMode(glbl_uint8MotorHomingPortIDs[Loc_uint8Index],\
 8004104:	2208      	movs	r2, #8
 8004106:	4619      	mov	r1, r3
 8004108:	f001 f826 	bl	8005158 <MGPIO_SetPinMode>
		MGPIO_ActivatePullUp(glbl_uint8MotorHomingPortIDs[Loc_uint8Index],\
 800410c:	79fb      	ldrb	r3, [r7, #7]
 800410e:	4a2e      	ldr	r2, [pc, #184]	@ (80041c8 <HMOTORS_Init+0x104>)
 8004110:	5cd3      	ldrb	r3, [r2, r3]
 8004112:	b2da      	uxtb	r2, r3
 8004114:	79fb      	ldrb	r3, [r7, #7]
								glbl_uint8MotorHomingPinIDs[Loc_uint8Index]);
 8004116:	492d      	ldr	r1, [pc, #180]	@ (80041cc <HMOTORS_Init+0x108>)
 8004118:	5ccb      	ldrb	r3, [r1, r3]
 800411a:	b2db      	uxtb	r3, r3
		MGPIO_ActivatePullUp(glbl_uint8MotorHomingPortIDs[Loc_uint8Index],\
 800411c:	4619      	mov	r1, r3
 800411e:	4610      	mov	r0, r2
 8004120:	f001 f9f4 	bl	800550c <MGPIO_ActivatePullUp>
	for(Loc_uint8Index = 0; Loc_uint8Index < (HMOTORS_NUM_MOTORS - 1); Loc_uint8Index++)
 8004124:	79fb      	ldrb	r3, [r7, #7]
 8004126:	3301      	adds	r3, #1
 8004128:	71fb      	strb	r3, [r7, #7]
 800412a:	79fb      	ldrb	r3, [r7, #7]
 800412c:	2b01      	cmp	r3, #1
 800412e:	d9e1      	bls.n	80040f4 <HMOTORS_Init+0x30>
	}
	for(Loc_uint8Index = 0; Loc_uint8Index < HMOTORS_NUM_MOTORS; Loc_uint8Index++)
 8004130:	2300      	movs	r3, #0
 8004132:	71fb      	strb	r3, [r7, #7]
 8004134:	e01a      	b.n	800416c <HMOTORS_Init+0xa8>
	{
		MGPIO_SetPinMode(glbl_uint8MotorsStepPortIDs[Loc_uint8Index],\
 8004136:	79fb      	ldrb	r3, [r7, #7]
 8004138:	4a25      	ldr	r2, [pc, #148]	@ (80041d0 <HMOTORS_Init+0x10c>)
 800413a:	5cd3      	ldrb	r3, [r2, r3]
 800413c:	b2d8      	uxtb	r0, r3
 800413e:	79fb      	ldrb	r3, [r7, #7]
							glbl_uint8MotorsStepPinIDs[Loc_uint8Index], MGPIO_OUTPUT_PUSH_PULL_2MHZ);
 8004140:	4a24      	ldr	r2, [pc, #144]	@ (80041d4 <HMOTORS_Init+0x110>)
 8004142:	5cd3      	ldrb	r3, [r2, r3]
 8004144:	b2db      	uxtb	r3, r3
		MGPIO_SetPinMode(glbl_uint8MotorsStepPortIDs[Loc_uint8Index],\
 8004146:	2202      	movs	r2, #2
 8004148:	4619      	mov	r1, r3
 800414a:	f001 f805 	bl	8005158 <MGPIO_SetPinMode>
    	MGPIO_SetPinMode(glbl_uint8MotorsDirPortIDs[Loc_uint8Index],\
 800414e:	79fb      	ldrb	r3, [r7, #7]
 8004150:	4a21      	ldr	r2, [pc, #132]	@ (80041d8 <HMOTORS_Init+0x114>)
 8004152:	5cd3      	ldrb	r3, [r2, r3]
 8004154:	b2d8      	uxtb	r0, r3
 8004156:	79fb      	ldrb	r3, [r7, #7]
							glbl_uint8MotorsDirPinIDs[Loc_uint8Index], MGPIO_OUTPUT_PUSH_PULL_2MHZ);
 8004158:	4a20      	ldr	r2, [pc, #128]	@ (80041dc <HMOTORS_Init+0x118>)
 800415a:	5cd3      	ldrb	r3, [r2, r3]
 800415c:	b2db      	uxtb	r3, r3
    	MGPIO_SetPinMode(glbl_uint8MotorsDirPortIDs[Loc_uint8Index],\
 800415e:	2202      	movs	r2, #2
 8004160:	4619      	mov	r1, r3
 8004162:	f000 fff9 	bl	8005158 <MGPIO_SetPinMode>
	for(Loc_uint8Index = 0; Loc_uint8Index < HMOTORS_NUM_MOTORS; Loc_uint8Index++)
 8004166:	79fb      	ldrb	r3, [r7, #7]
 8004168:	3301      	adds	r3, #1
 800416a:	71fb      	strb	r3, [r7, #7]
 800416c:	79fb      	ldrb	r3, [r7, #7]
 800416e:	2b02      	cmp	r3, #2
 8004170:	d9e1      	bls.n	8004136 <HMOTORS_Init+0x72>
	}

	MNVIC_EnableInterrupt(MNVIC_EXTI15_10);
 8004172:	2028      	movs	r0, #40	@ 0x28
 8004174:	f001 fe88 	bl	8005e88 <MNVIC_EnableInterrupt>
	MNVIC_EnableInterrupt(MNVIC_EXTI0);
 8004178:	2006      	movs	r0, #6
 800417a:	f001 fe85 	bl	8005e88 <MNVIC_EnableInterrupt>

	MEXTI_SetCallbackFunction(MEXTI_EXTI13, HMOTOR_FilterHomeIndicator);
 800417e:	4918      	ldr	r1, [pc, #96]	@ (80041e0 <HMOTORS_Init+0x11c>)
 8004180:	200d      	movs	r0, #13
 8004182:	f000 fe73 	bl	8004e6c <MEXTI_SetCallbackFunction>
	MEXTI_SetCallbackFunction(MEXTI_EXTI0, HMOTOR_WLHomeIndicator);
 8004186:	4917      	ldr	r1, [pc, #92]	@ (80041e4 <HMOTORS_Init+0x120>)
 8004188:	2000      	movs	r0, #0
 800418a:	f000 fe6f 	bl	8004e6c <MEXTI_SetCallbackFunction>
	
	MAFIO_SetEXTIPinConfigurations(MAFIO_EXTI13, MGPIO_PORTC);
 800418e:	2102      	movs	r1, #2
 8004190:	200d      	movs	r0, #13
 8004192:	f000 fdc1 	bl	8004d18 <MAFIO_SetEXTIPinConfigurations>
	MAFIO_SetEXTIPinConfigurations(MAFIO_EXTI0, MGPIO_PORTA);
 8004196:	2100      	movs	r1, #0
 8004198:	2000      	movs	r0, #0
 800419a:	f000 fdbd 	bl	8004d18 <MAFIO_SetEXTIPinConfigurations>

	MEXTI_EnableExternalInterrupt(MEXTI_EXTI13, MEXTI_INT_AT_FALLING_EDGE);
 800419e:	2101      	movs	r1, #1
 80041a0:	200d      	movs	r0, #13
 80041a2:	f000 fdff 	bl	8004da4 <MEXTI_EnableExternalInterrupt>
	MEXTI_EnableExternalInterrupt(MEXTI_EXTI0, MEXTI_INT_AT_FALLING_EDGE);
 80041a6:	2101      	movs	r1, #1
 80041a8:	2000      	movs	r0, #0
 80041aa:	f000 fdfb 	bl	8004da4 <MEXTI_EnableExternalInterrupt>

	//GET FIRST VALUE OF FILTER CALIBRATION
	eeprom_read_byte(EEPROM_MOTOR_STEPS_MEM_ADDRESS, &glbl_uint32FilterInitCalibration, 1);
 80041ae:	2201      	movs	r2, #1
 80041b0:	490d      	ldr	r1, [pc, #52]	@ (80041e8 <HMOTORS_Init+0x124>)
 80041b2:	20d8      	movs	r0, #216	@ 0xd8
 80041b4:	f7fe ffc4 	bl	8003140 <eeprom_read_byte>

	return E_OK;
 80041b8:	2300      	movs	r3, #0
}
 80041ba:	4618      	mov	r0, r3
 80041bc:	3708      	adds	r7, #8
 80041be:	46bd      	mov	sp, r7
 80041c0:	bd80      	pop	{r7, pc}
 80041c2:	bf00      	nop
 80041c4:	40010004 	.word	0x40010004
 80041c8:	2000039c 	.word	0x2000039c
 80041cc:	200003a0 	.word	0x200003a0
 80041d0:	2000038c 	.word	0x2000038c
 80041d4:	20000390 	.word	0x20000390
 80041d8:	20000394 	.word	0x20000394
 80041dc:	20000398 	.word	0x20000398
 80041e0:	0800499d 	.word	0x0800499d
 80041e4:	080049b5 	.word	0x080049b5
 80041e8:	200003a4 	.word	0x200003a4

080041ec <HMOTOR_Step>:

Std_ReturnType HMOTOR_Step(HMOTORS_Select_t Copy_uint32MotorSelect, uint32 Copy_uint32NoOfSetps, uint8 Copy_uint8Direction, uint8 Copy_uint8MotorSpeed)
{
 80041ec:	b580      	push	{r7, lr}
 80041ee:	b084      	sub	sp, #16
 80041f0:	af00      	add	r7, sp, #0
 80041f2:	6039      	str	r1, [r7, #0]
 80041f4:	4611      	mov	r1, r2
 80041f6:	461a      	mov	r2, r3
 80041f8:	4603      	mov	r3, r0
 80041fa:	71fb      	strb	r3, [r7, #7]
 80041fc:	460b      	mov	r3, r1
 80041fe:	71bb      	strb	r3, [r7, #6]
 8004200:	4613      	mov	r3, r2
 8004202:	717b      	strb	r3, [r7, #5]
	Std_ReturnType Loc_uint8FuncStatus = E_NOT_OK;
 8004204:	2301      	movs	r3, #1
 8004206:	73fb      	strb	r3, [r7, #15]

	uint32 Loc_uint32Index = 0;
 8004208:	2300      	movs	r3, #0
 800420a:	60bb      	str	r3, [r7, #8]
	switch(Copy_uint8Direction)
 800420c:	79bb      	ldrb	r3, [r7, #6]
 800420e:	2b01      	cmp	r3, #1
 8004210:	d002      	beq.n	8004218 <HMOTOR_Step+0x2c>
 8004212:	2b02      	cmp	r3, #2
 8004214:	d00f      	beq.n	8004236 <HMOTOR_Step+0x4a>
 8004216:	e01d      	b.n	8004254 <HMOTOR_Step+0x68>
	{
		case HMOTORS_CLKWISE_DIRECTION:
		{
			MGPIO_SetPinValue(glbl_uint8MotorsDirPortIDs[Copy_uint32MotorSelect],\ 
 8004218:	79fb      	ldrb	r3, [r7, #7]
 800421a:	4a36      	ldr	r2, [pc, #216]	@ (80042f4 <HMOTOR_Step+0x108>)
 800421c:	5cd3      	ldrb	r3, [r2, r3]
 800421e:	b2d8      	uxtb	r0, r3
 8004220:	79fb      	ldrb	r3, [r7, #7]
								glbl_uint8MotorsDirPinIDs[Copy_uint32MotorSelect], MGPIO_HIGH);
 8004222:	4a35      	ldr	r2, [pc, #212]	@ (80042f8 <HMOTOR_Step+0x10c>)
 8004224:	5cd3      	ldrb	r3, [r2, r3]
 8004226:	b2db      	uxtb	r3, r3
			MGPIO_SetPinValue(glbl_uint8MotorsDirPortIDs[Copy_uint32MotorSelect],\ 
 8004228:	2201      	movs	r2, #1
 800422a:	4619      	mov	r1, r3
 800422c:	f001 f87a 	bl	8005324 <MGPIO_SetPinValue>
			Loc_uint8FuncStatus = E_OK;
 8004230:	2300      	movs	r3, #0
 8004232:	73fb      	strb	r3, [r7, #15]
			break;
 8004234:	e011      	b.n	800425a <HMOTOR_Step+0x6e>
		}
		case HMOTORS_CCLKWISE_DIRECTION:
		{
			MGPIO_SetPinValue(glbl_uint8MotorsDirPortIDs[Copy_uint32MotorSelect],\ 
 8004236:	79fb      	ldrb	r3, [r7, #7]
 8004238:	4a2e      	ldr	r2, [pc, #184]	@ (80042f4 <HMOTOR_Step+0x108>)
 800423a:	5cd3      	ldrb	r3, [r2, r3]
 800423c:	b2d8      	uxtb	r0, r3
 800423e:	79fb      	ldrb	r3, [r7, #7]
								glbl_uint8MotorsDirPinIDs[Copy_uint32MotorSelect], MGPIO_LOW);
 8004240:	4a2d      	ldr	r2, [pc, #180]	@ (80042f8 <HMOTOR_Step+0x10c>)
 8004242:	5cd3      	ldrb	r3, [r2, r3]
 8004244:	b2db      	uxtb	r3, r3
			MGPIO_SetPinValue(glbl_uint8MotorsDirPortIDs[Copy_uint32MotorSelect],\ 
 8004246:	2200      	movs	r2, #0
 8004248:	4619      	mov	r1, r3
 800424a:	f001 f86b 	bl	8005324 <MGPIO_SetPinValue>
			Loc_uint8FuncStatus = E_OK;
 800424e:	2300      	movs	r3, #0
 8004250:	73fb      	strb	r3, [r7, #15]
		
			break;
 8004252:	e002      	b.n	800425a <HMOTOR_Step+0x6e>
		}
		default:
		{
			Loc_uint8FuncStatus = E_NOT_OK;
 8004254:	2301      	movs	r3, #1
 8004256:	73fb      	strb	r3, [r7, #15]
			break;
 8004258:	bf00      	nop
		}
	}
	for(Loc_uint32Index = 0; Loc_uint32Index < (Copy_uint32NoOfSetps); Loc_uint32Index++)
 800425a:	2300      	movs	r3, #0
 800425c:	60bb      	str	r3, [r7, #8]
 800425e:	e040      	b.n	80042e2 <HMOTOR_Step+0xf6>
	{
		MGPIO_SetPinValue(glbl_uint8MotorsStepPortIDs[Copy_uint32MotorSelect],\ 
 8004260:	79fb      	ldrb	r3, [r7, #7]
 8004262:	4a26      	ldr	r2, [pc, #152]	@ (80042fc <HMOTOR_Step+0x110>)
 8004264:	5cd3      	ldrb	r3, [r2, r3]
 8004266:	b2d8      	uxtb	r0, r3
 8004268:	79fb      	ldrb	r3, [r7, #7]
								glbl_uint8MotorsStepPinIDs[Copy_uint32MotorSelect], MGPIO_HIGH);
 800426a:	4a25      	ldr	r2, [pc, #148]	@ (8004300 <HMOTOR_Step+0x114>)
 800426c:	5cd3      	ldrb	r3, [r2, r3]
 800426e:	b2db      	uxtb	r3, r3
		MGPIO_SetPinValue(glbl_uint8MotorsStepPortIDs[Copy_uint32MotorSelect],\ 
 8004270:	2201      	movs	r2, #1
 8004272:	4619      	mov	r1, r3
 8004274:	f001 f856 	bl	8005324 <MGPIO_SetPinValue>
		
		MSTK_uint8Delay(Copy_uint8MotorSpeed / 2);
 8004278:	797b      	ldrb	r3, [r7, #5]
 800427a:	085b      	lsrs	r3, r3, #1
 800427c:	b2db      	uxtb	r3, r3
 800427e:	4618      	mov	r0, r3
 8004280:	f002 fb24 	bl	80068cc <MSTK_uint8Delay>
		
		MGPIO_SetPinValue(glbl_uint8MotorsStepPortIDs[Copy_uint32MotorSelect],\ 
 8004284:	79fb      	ldrb	r3, [r7, #7]
 8004286:	4a1d      	ldr	r2, [pc, #116]	@ (80042fc <HMOTOR_Step+0x110>)
 8004288:	5cd3      	ldrb	r3, [r2, r3]
 800428a:	b2d8      	uxtb	r0, r3
 800428c:	79fb      	ldrb	r3, [r7, #7]
								glbl_uint8MotorsStepPinIDs[Copy_uint32MotorSelect], MGPIO_LOW);
 800428e:	4a1c      	ldr	r2, [pc, #112]	@ (8004300 <HMOTOR_Step+0x114>)
 8004290:	5cd3      	ldrb	r3, [r2, r3]
 8004292:	b2db      	uxtb	r3, r3
		MGPIO_SetPinValue(glbl_uint8MotorsStepPortIDs[Copy_uint32MotorSelect],\ 
 8004294:	2200      	movs	r2, #0
 8004296:	4619      	mov	r1, r3
 8004298:	f001 f844 	bl	8005324 <MGPIO_SetPinValue>
		
		MSTK_uint8Delay(Copy_uint8MotorSpeed / 2);
 800429c:	797b      	ldrb	r3, [r7, #5]
 800429e:	085b      	lsrs	r3, r3, #1
 80042a0:	b2db      	uxtb	r3, r3
 80042a2:	4618      	mov	r0, r3
 80042a4:	f002 fb12 	bl	80068cc <MSTK_uint8Delay>
		if(Copy_uint8Direction == HMOTORS_CLKWISE_DIRECTION)
 80042a8:	79bb      	ldrb	r3, [r7, #6]
 80042aa:	2b01      	cmp	r3, #1
 80042ac:	d108      	bne.n	80042c0 <HMOTOR_Step+0xd4>
		{
			glbl_uint32MotorSteps[Copy_uint32MotorSelect] ++;
 80042ae:	79fb      	ldrb	r3, [r7, #7]
 80042b0:	4a14      	ldr	r2, [pc, #80]	@ (8004304 <HMOTOR_Step+0x118>)
 80042b2:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80042b6:	3201      	adds	r2, #1
 80042b8:	4912      	ldr	r1, [pc, #72]	@ (8004304 <HMOTOR_Step+0x118>)
 80042ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80042be:	e00d      	b.n	80042dc <HMOTOR_Step+0xf0>
		}
		else if(Copy_uint8Direction == HMOTORS_CCLKWISE_DIRECTION)
 80042c0:	79bb      	ldrb	r3, [r7, #6]
 80042c2:	2b02      	cmp	r3, #2
 80042c4:	d108      	bne.n	80042d8 <HMOTOR_Step+0xec>
		{
			glbl_uint32MotorSteps[Copy_uint32MotorSelect] --;
 80042c6:	79fb      	ldrb	r3, [r7, #7]
 80042c8:	4a0e      	ldr	r2, [pc, #56]	@ (8004304 <HMOTOR_Step+0x118>)
 80042ca:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80042ce:	3a01      	subs	r2, #1
 80042d0:	490c      	ldr	r1, [pc, #48]	@ (8004304 <HMOTOR_Step+0x118>)
 80042d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80042d6:	e001      	b.n	80042dc <HMOTOR_Step+0xf0>
		}
		else
		{
			Loc_uint8FuncStatus = E_NOT_OK;
 80042d8:	2301      	movs	r3, #1
 80042da:	73fb      	strb	r3, [r7, #15]
	for(Loc_uint32Index = 0; Loc_uint32Index < (Copy_uint32NoOfSetps); Loc_uint32Index++)
 80042dc:	68bb      	ldr	r3, [r7, #8]
 80042de:	3301      	adds	r3, #1
 80042e0:	60bb      	str	r3, [r7, #8]
 80042e2:	68ba      	ldr	r2, [r7, #8]
 80042e4:	683b      	ldr	r3, [r7, #0]
 80042e6:	429a      	cmp	r2, r3
 80042e8:	d3ba      	bcc.n	8004260 <HMOTOR_Step+0x74>
		}
	}
	return Loc_uint8FuncStatus;
 80042ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80042ec:	4618      	mov	r0, r3
 80042ee:	3710      	adds	r7, #16
 80042f0:	46bd      	mov	sp, r7
 80042f2:	bd80      	pop	{r7, pc}
 80042f4:	20000394 	.word	0x20000394
 80042f8:	20000398 	.word	0x20000398
 80042fc:	2000038c 	.word	0x2000038c
 8004300:	20000390 	.word	0x20000390
 8004304:	20000780 	.word	0x20000780

08004308 <HMOTOR_MoveLampMotor>:

// lamp motor
Std_ReturnType HMOTOR_MoveLampMotor(HMOTOR_Lamp_Select_t Copy_uint32LampSelect)
{
 8004308:	b580      	push	{r7, lr}
 800430a:	b082      	sub	sp, #8
 800430c:	af00      	add	r7, sp, #0
 800430e:	4603      	mov	r3, r0
 8004310:	71fb      	strb	r3, [r7, #7]
	switch(Copy_uint32LampSelect)
 8004312:	79fb      	ldrb	r3, [r7, #7]
 8004314:	2b00      	cmp	r3, #0
 8004316:	d002      	beq.n	800431e <HMOTOR_MoveLampMotor+0x16>
 8004318:	2b01      	cmp	r3, #1
 800431a:	d008      	beq.n	800432e <HMOTOR_MoveLampMotor+0x26>
 800431c:	e018      	b.n	8004350 <HMOTOR_MoveLampMotor+0x48>
	{
		case HMOTOR_LAMP_UV:
		{
			if(glbl_uint32MotorSteps[HMOTOR_LAMP_SELECT] != 0)
 800431e:	4b11      	ldr	r3, [pc, #68]	@ (8004364 <HMOTOR_MoveLampMotor+0x5c>)
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	2b00      	cmp	r3, #0
 8004324:	d016      	beq.n	8004354 <HMOTOR_MoveLampMotor+0x4c>
			{
				HMOTOR_GoHome(HMOTOR_LAMP_SELECT);
 8004326:	2000      	movs	r0, #0
 8004328:	f000 fa4a 	bl	80047c0 <HMOTOR_GoHome>
			}
			else
			{
				/*Do nothing*/
			}
			break;
 800432c:	e012      	b.n	8004354 <HMOTOR_MoveLampMotor+0x4c>
		}
		case HMOTOR_LAMP_VIS:
		{
			if(glbl_uint32MotorSteps[HMOTOR_LAMP_SELECT] != 100)
 800432e:	4b0d      	ldr	r3, [pc, #52]	@ (8004364 <HMOTOR_MoveLampMotor+0x5c>)
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	2b64      	cmp	r3, #100	@ 0x64
 8004334:	d010      	beq.n	8004358 <HMOTOR_MoveLampMotor+0x50>
			{
				HMOTOR_Step(HMOTOR_LAMP_SELECT, 100, HMOTORS_CCLKWISE_DIRECTION, 10);
 8004336:	230a      	movs	r3, #10
 8004338:	2202      	movs	r2, #2
 800433a:	2164      	movs	r1, #100	@ 0x64
 800433c:	2000      	movs	r0, #0
 800433e:	f7ff ff55 	bl	80041ec <HMOTOR_Step>
				glbl_uint32MotorSteps[HMOTOR_LAMP_SELECT] = 100;
 8004342:	4b08      	ldr	r3, [pc, #32]	@ (8004364 <HMOTOR_MoveLampMotor+0x5c>)
 8004344:	2264      	movs	r2, #100	@ 0x64
 8004346:	601a      	str	r2, [r3, #0]
				glbl_uint8HomingIndicator[HMOTOR_LAMP_SELECT] = HMOTORS_MOTOR_NOT_AT_HOME;
 8004348:	4b07      	ldr	r3, [pc, #28]	@ (8004368 <HMOTOR_MoveLampMotor+0x60>)
 800434a:	2200      	movs	r2, #0
 800434c:	701a      	strb	r2, [r3, #0]
			}
			else
			{
				/*Do nothing*/
			}
			break;
 800434e:	e003      	b.n	8004358 <HMOTOR_MoveLampMotor+0x50>
		}
		default:
		{
			return E_NOT_OK;
 8004350:	2301      	movs	r3, #1
 8004352:	e003      	b.n	800435c <HMOTOR_MoveLampMotor+0x54>
			break;
 8004354:	bf00      	nop
 8004356:	e000      	b.n	800435a <HMOTOR_MoveLampMotor+0x52>
			break;
 8004358:	bf00      	nop
			break;
		}
	}
	return E_OK;
 800435a:	2300      	movs	r3, #0
}
 800435c:	4618      	mov	r0, r3
 800435e:	3708      	adds	r7, #8
 8004360:	46bd      	mov	sp, r7
 8004362:	bd80      	pop	{r7, pc}
 8004364:	20000780 	.word	0x20000780
 8004368:	20000790 	.word	0x20000790

0800436c <HMOTOR_MoveFilterMotor>:

//filter wheel
Std_ReturnType HMOTOR_MoveFilterMotor(HMOTOR_Filter_Select_t Copy_uint32FilterSelect)
{
 800436c:	b580      	push	{r7, lr}
 800436e:	b084      	sub	sp, #16
 8004370:	af00      	add	r7, sp, #0
 8004372:	4603      	mov	r3, r0
 8004374:	71fb      	strb	r3, [r7, #7]
	uint32 Loc_uint32StepsDifference = 0;
 8004376:	2300      	movs	r3, #0
 8004378:	60fb      	str	r3, [r7, #12]
	switch(Copy_uint32FilterSelect)
 800437a:	79fb      	ldrb	r3, [r7, #7]
 800437c:	2b07      	cmp	r3, #7
 800437e:	f200 8171 	bhi.w	8004664 <HMOTOR_MoveFilterMotor+0x2f8>
 8004382:	a201      	add	r2, pc, #4	@ (adr r2, 8004388 <HMOTOR_MoveFilterMotor+0x1c>)
 8004384:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004388:	080043a9 	.word	0x080043a9
 800438c:	080043f7 	.word	0x080043f7
 8004390:	0800444d 	.word	0x0800444d
 8004394:	080044a3 	.word	0x080044a3
 8004398:	080044f9 	.word	0x080044f9
 800439c:	0800454f 	.word	0x0800454f
 80043a0:	080045a3 	.word	0x080045a3
 80043a4:	08004609 	.word	0x08004609
	{
		case HMOTOR_FILTER_AIR:
		{
			if(glbl_uint32MotorSteps[1] > glbl_uint32FilterInitCalibration)
 80043a8:	4b95      	ldr	r3, [pc, #596]	@ (8004600 <HMOTOR_MoveFilterMotor+0x294>)
 80043aa:	685a      	ldr	r2, [r3, #4]
 80043ac:	4b95      	ldr	r3, [pc, #596]	@ (8004604 <HMOTOR_MoveFilterMotor+0x298>)
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	429a      	cmp	r2, r3
 80043b2:	d90c      	bls.n	80043ce <HMOTOR_MoveFilterMotor+0x62>
			{
				Loc_uint32StepsDifference = glbl_uint32MotorSteps[1] - glbl_uint32FilterInitCalibration;
 80043b4:	4b92      	ldr	r3, [pc, #584]	@ (8004600 <HMOTOR_MoveFilterMotor+0x294>)
 80043b6:	685a      	ldr	r2, [r3, #4]
 80043b8:	4b92      	ldr	r3, [pc, #584]	@ (8004604 <HMOTOR_MoveFilterMotor+0x298>)
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	1ad3      	subs	r3, r2, r3
 80043be:	60fb      	str	r3, [r7, #12]
				HMOTOR_Step(HMOTOR_FILTER_SELECT, Loc_uint32StepsDifference, HMOTORS_CLKWISE_DIRECTION, 10);
 80043c0:	230a      	movs	r3, #10
 80043c2:	2201      	movs	r2, #1
 80043c4:	68f9      	ldr	r1, [r7, #12]
 80043c6:	2001      	movs	r0, #1
 80043c8:	f7ff ff10 	bl	80041ec <HMOTOR_Step>
			else if(glbl_uint32MotorSteps[1] < glbl_uint32FilterInitCalibration)
			{
				Loc_uint32StepsDifference = glbl_uint32FilterInitCalibration - glbl_uint32MotorSteps[1];
				HMOTOR_Step(HMOTOR_FILTER_SELECT, Loc_uint32StepsDifference, HMOTORS_CCLKWISE_DIRECTION, 10);
			}
			break;
 80043cc:	e14c      	b.n	8004668 <HMOTOR_MoveFilterMotor+0x2fc>
			else if(glbl_uint32MotorSteps[1] < glbl_uint32FilterInitCalibration)
 80043ce:	4b8c      	ldr	r3, [pc, #560]	@ (8004600 <HMOTOR_MoveFilterMotor+0x294>)
 80043d0:	685a      	ldr	r2, [r3, #4]
 80043d2:	4b8c      	ldr	r3, [pc, #560]	@ (8004604 <HMOTOR_MoveFilterMotor+0x298>)
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	429a      	cmp	r2, r3
 80043d8:	f080 8146 	bcs.w	8004668 <HMOTOR_MoveFilterMotor+0x2fc>
				Loc_uint32StepsDifference = glbl_uint32FilterInitCalibration - glbl_uint32MotorSteps[1];
 80043dc:	4b89      	ldr	r3, [pc, #548]	@ (8004604 <HMOTOR_MoveFilterMotor+0x298>)
 80043de:	681a      	ldr	r2, [r3, #0]
 80043e0:	4b87      	ldr	r3, [pc, #540]	@ (8004600 <HMOTOR_MoveFilterMotor+0x294>)
 80043e2:	685b      	ldr	r3, [r3, #4]
 80043e4:	1ad3      	subs	r3, r2, r3
 80043e6:	60fb      	str	r3, [r7, #12]
				HMOTOR_Step(HMOTOR_FILTER_SELECT, Loc_uint32StepsDifference, HMOTORS_CCLKWISE_DIRECTION, 10);
 80043e8:	230a      	movs	r3, #10
 80043ea:	2202      	movs	r2, #2
 80043ec:	68f9      	ldr	r1, [r7, #12]
 80043ee:	2001      	movs	r0, #1
 80043f0:	f7ff fefc 	bl	80041ec <HMOTOR_Step>
			break;
 80043f4:	e138      	b.n	8004668 <HMOTOR_MoveFilterMotor+0x2fc>
		}
		case HMOTOR_FILTER_1:
		{
			if(glbl_uint32MotorSteps[1] > (glbl_uint32FilterInitCalibration + 50))
 80043f6:	4b82      	ldr	r3, [pc, #520]	@ (8004600 <HMOTOR_MoveFilterMotor+0x294>)
 80043f8:	685a      	ldr	r2, [r3, #4]
 80043fa:	4b82      	ldr	r3, [pc, #520]	@ (8004604 <HMOTOR_MoveFilterMotor+0x298>)
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	3332      	adds	r3, #50	@ 0x32
 8004400:	429a      	cmp	r2, r3
 8004402:	d90d      	bls.n	8004420 <HMOTOR_MoveFilterMotor+0xb4>
			{
				Loc_uint32StepsDifference = glbl_uint32MotorSteps[1] - (glbl_uint32FilterInitCalibration + 50);
 8004404:	4b7e      	ldr	r3, [pc, #504]	@ (8004600 <HMOTOR_MoveFilterMotor+0x294>)
 8004406:	685a      	ldr	r2, [r3, #4]
 8004408:	4b7e      	ldr	r3, [pc, #504]	@ (8004604 <HMOTOR_MoveFilterMotor+0x298>)
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	1ad3      	subs	r3, r2, r3
 800440e:	3b32      	subs	r3, #50	@ 0x32
 8004410:	60fb      	str	r3, [r7, #12]
				HMOTOR_Step(HMOTOR_FILTER_SELECT, Loc_uint32StepsDifference, HMOTORS_CLKWISE_DIRECTION, 10);
 8004412:	230a      	movs	r3, #10
 8004414:	2201      	movs	r2, #1
 8004416:	68f9      	ldr	r1, [r7, #12]
 8004418:	2001      	movs	r0, #1
 800441a:	f7ff fee7 	bl	80041ec <HMOTOR_Step>
			else if(glbl_uint32MotorSteps[1] < (glbl_uint32FilterInitCalibration + 50))
			{
				Loc_uint32StepsDifference = (glbl_uint32FilterInitCalibration + 50) - glbl_uint32MotorSteps[1];
				HMOTOR_Step(HMOTOR_FILTER_SELECT, Loc_uint32StepsDifference, HMOTORS_CCLKWISE_DIRECTION, 10);
			}
			break;
 800441e:	e125      	b.n	800466c <HMOTOR_MoveFilterMotor+0x300>
			else if(glbl_uint32MotorSteps[1] < (glbl_uint32FilterInitCalibration + 50))
 8004420:	4b77      	ldr	r3, [pc, #476]	@ (8004600 <HMOTOR_MoveFilterMotor+0x294>)
 8004422:	685a      	ldr	r2, [r3, #4]
 8004424:	4b77      	ldr	r3, [pc, #476]	@ (8004604 <HMOTOR_MoveFilterMotor+0x298>)
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	3332      	adds	r3, #50	@ 0x32
 800442a:	429a      	cmp	r2, r3
 800442c:	f080 811e 	bcs.w	800466c <HMOTOR_MoveFilterMotor+0x300>
				Loc_uint32StepsDifference = (glbl_uint32FilterInitCalibration + 50) - glbl_uint32MotorSteps[1];
 8004430:	4b74      	ldr	r3, [pc, #464]	@ (8004604 <HMOTOR_MoveFilterMotor+0x298>)
 8004432:	681a      	ldr	r2, [r3, #0]
 8004434:	4b72      	ldr	r3, [pc, #456]	@ (8004600 <HMOTOR_MoveFilterMotor+0x294>)
 8004436:	685b      	ldr	r3, [r3, #4]
 8004438:	1ad3      	subs	r3, r2, r3
 800443a:	3332      	adds	r3, #50	@ 0x32
 800443c:	60fb      	str	r3, [r7, #12]
				HMOTOR_Step(HMOTOR_FILTER_SELECT, Loc_uint32StepsDifference, HMOTORS_CCLKWISE_DIRECTION, 10);
 800443e:	230a      	movs	r3, #10
 8004440:	2202      	movs	r2, #2
 8004442:	68f9      	ldr	r1, [r7, #12]
 8004444:	2001      	movs	r0, #1
 8004446:	f7ff fed1 	bl	80041ec <HMOTOR_Step>
			break;
 800444a:	e10f      	b.n	800466c <HMOTOR_MoveFilterMotor+0x300>
		}
		case HMOTOR_FILTER_2:
		{
			if(glbl_uint32MotorSteps[1] > (glbl_uint32FilterInitCalibration + 100))
 800444c:	4b6c      	ldr	r3, [pc, #432]	@ (8004600 <HMOTOR_MoveFilterMotor+0x294>)
 800444e:	685a      	ldr	r2, [r3, #4]
 8004450:	4b6c      	ldr	r3, [pc, #432]	@ (8004604 <HMOTOR_MoveFilterMotor+0x298>)
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	3364      	adds	r3, #100	@ 0x64
 8004456:	429a      	cmp	r2, r3
 8004458:	d90d      	bls.n	8004476 <HMOTOR_MoveFilterMotor+0x10a>
			{
				Loc_uint32StepsDifference = glbl_uint32MotorSteps[1] - (glbl_uint32FilterInitCalibration + 100);
 800445a:	4b69      	ldr	r3, [pc, #420]	@ (8004600 <HMOTOR_MoveFilterMotor+0x294>)
 800445c:	685a      	ldr	r2, [r3, #4]
 800445e:	4b69      	ldr	r3, [pc, #420]	@ (8004604 <HMOTOR_MoveFilterMotor+0x298>)
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	1ad3      	subs	r3, r2, r3
 8004464:	3b64      	subs	r3, #100	@ 0x64
 8004466:	60fb      	str	r3, [r7, #12]
				HMOTOR_Step(HMOTOR_FILTER_SELECT, Loc_uint32StepsDifference, HMOTORS_CLKWISE_DIRECTION, 10);
 8004468:	230a      	movs	r3, #10
 800446a:	2201      	movs	r2, #1
 800446c:	68f9      	ldr	r1, [r7, #12]
 800446e:	2001      	movs	r0, #1
 8004470:	f7ff febc 	bl	80041ec <HMOTOR_Step>
			else if(glbl_uint32MotorSteps[1] < (glbl_uint32FilterInitCalibration + 100))
			{
				Loc_uint32StepsDifference = (glbl_uint32FilterInitCalibration + 100) - glbl_uint32MotorSteps[1];
				HMOTOR_Step(HMOTOR_FILTER_SELECT, Loc_uint32StepsDifference, HMOTORS_CCLKWISE_DIRECTION, 10);
			}
			break;
 8004474:	e0fc      	b.n	8004670 <HMOTOR_MoveFilterMotor+0x304>
			else if(glbl_uint32MotorSteps[1] < (glbl_uint32FilterInitCalibration + 100))
 8004476:	4b62      	ldr	r3, [pc, #392]	@ (8004600 <HMOTOR_MoveFilterMotor+0x294>)
 8004478:	685a      	ldr	r2, [r3, #4]
 800447a:	4b62      	ldr	r3, [pc, #392]	@ (8004604 <HMOTOR_MoveFilterMotor+0x298>)
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	3364      	adds	r3, #100	@ 0x64
 8004480:	429a      	cmp	r2, r3
 8004482:	f080 80f5 	bcs.w	8004670 <HMOTOR_MoveFilterMotor+0x304>
				Loc_uint32StepsDifference = (glbl_uint32FilterInitCalibration + 100) - glbl_uint32MotorSteps[1];
 8004486:	4b5f      	ldr	r3, [pc, #380]	@ (8004604 <HMOTOR_MoveFilterMotor+0x298>)
 8004488:	681a      	ldr	r2, [r3, #0]
 800448a:	4b5d      	ldr	r3, [pc, #372]	@ (8004600 <HMOTOR_MoveFilterMotor+0x294>)
 800448c:	685b      	ldr	r3, [r3, #4]
 800448e:	1ad3      	subs	r3, r2, r3
 8004490:	3364      	adds	r3, #100	@ 0x64
 8004492:	60fb      	str	r3, [r7, #12]
				HMOTOR_Step(HMOTOR_FILTER_SELECT, Loc_uint32StepsDifference, HMOTORS_CCLKWISE_DIRECTION, 10);
 8004494:	230a      	movs	r3, #10
 8004496:	2202      	movs	r2, #2
 8004498:	68f9      	ldr	r1, [r7, #12]
 800449a:	2001      	movs	r0, #1
 800449c:	f7ff fea6 	bl	80041ec <HMOTOR_Step>
			break;
 80044a0:	e0e6      	b.n	8004670 <HMOTOR_MoveFilterMotor+0x304>
		}
		case HMOTOR_FILTER_3:
		{
			if(glbl_uint32MotorSteps[1] > (glbl_uint32FilterInitCalibration + 150))
 80044a2:	4b57      	ldr	r3, [pc, #348]	@ (8004600 <HMOTOR_MoveFilterMotor+0x294>)
 80044a4:	685a      	ldr	r2, [r3, #4]
 80044a6:	4b57      	ldr	r3, [pc, #348]	@ (8004604 <HMOTOR_MoveFilterMotor+0x298>)
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	3396      	adds	r3, #150	@ 0x96
 80044ac:	429a      	cmp	r2, r3
 80044ae:	d90d      	bls.n	80044cc <HMOTOR_MoveFilterMotor+0x160>
			{
				Loc_uint32StepsDifference = glbl_uint32MotorSteps[1] - (glbl_uint32FilterInitCalibration + 150);
 80044b0:	4b53      	ldr	r3, [pc, #332]	@ (8004600 <HMOTOR_MoveFilterMotor+0x294>)
 80044b2:	685a      	ldr	r2, [r3, #4]
 80044b4:	4b53      	ldr	r3, [pc, #332]	@ (8004604 <HMOTOR_MoveFilterMotor+0x298>)
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	1ad3      	subs	r3, r2, r3
 80044ba:	3b96      	subs	r3, #150	@ 0x96
 80044bc:	60fb      	str	r3, [r7, #12]
				HMOTOR_Step(HMOTOR_FILTER_SELECT, Loc_uint32StepsDifference, HMOTORS_CLKWISE_DIRECTION, 10);
 80044be:	230a      	movs	r3, #10
 80044c0:	2201      	movs	r2, #1
 80044c2:	68f9      	ldr	r1, [r7, #12]
 80044c4:	2001      	movs	r0, #1
 80044c6:	f7ff fe91 	bl	80041ec <HMOTOR_Step>
			else if(glbl_uint32MotorSteps[1] < (glbl_uint32FilterInitCalibration + 150))
			{
				Loc_uint32StepsDifference = (glbl_uint32FilterInitCalibration + 150) - glbl_uint32MotorSteps[1];
				HMOTOR_Step(HMOTOR_FILTER_SELECT, Loc_uint32StepsDifference, HMOTORS_CCLKWISE_DIRECTION, 10);
			}
			break;
 80044ca:	e0d3      	b.n	8004674 <HMOTOR_MoveFilterMotor+0x308>
			else if(glbl_uint32MotorSteps[1] < (glbl_uint32FilterInitCalibration + 150))
 80044cc:	4b4c      	ldr	r3, [pc, #304]	@ (8004600 <HMOTOR_MoveFilterMotor+0x294>)
 80044ce:	685a      	ldr	r2, [r3, #4]
 80044d0:	4b4c      	ldr	r3, [pc, #304]	@ (8004604 <HMOTOR_MoveFilterMotor+0x298>)
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	3396      	adds	r3, #150	@ 0x96
 80044d6:	429a      	cmp	r2, r3
 80044d8:	f080 80cc 	bcs.w	8004674 <HMOTOR_MoveFilterMotor+0x308>
				Loc_uint32StepsDifference = (glbl_uint32FilterInitCalibration + 150) - glbl_uint32MotorSteps[1];
 80044dc:	4b49      	ldr	r3, [pc, #292]	@ (8004604 <HMOTOR_MoveFilterMotor+0x298>)
 80044de:	681a      	ldr	r2, [r3, #0]
 80044e0:	4b47      	ldr	r3, [pc, #284]	@ (8004600 <HMOTOR_MoveFilterMotor+0x294>)
 80044e2:	685b      	ldr	r3, [r3, #4]
 80044e4:	1ad3      	subs	r3, r2, r3
 80044e6:	3396      	adds	r3, #150	@ 0x96
 80044e8:	60fb      	str	r3, [r7, #12]
				HMOTOR_Step(HMOTOR_FILTER_SELECT, Loc_uint32StepsDifference, HMOTORS_CCLKWISE_DIRECTION, 10);
 80044ea:	230a      	movs	r3, #10
 80044ec:	2202      	movs	r2, #2
 80044ee:	68f9      	ldr	r1, [r7, #12]
 80044f0:	2001      	movs	r0, #1
 80044f2:	f7ff fe7b 	bl	80041ec <HMOTOR_Step>
			break;
 80044f6:	e0bd      	b.n	8004674 <HMOTOR_MoveFilterMotor+0x308>
		}
		case HMOTOR_FILTER_4:
		{
			if(glbl_uint32MotorSteps[1] > (glbl_uint32FilterInitCalibration + 200))
 80044f8:	4b41      	ldr	r3, [pc, #260]	@ (8004600 <HMOTOR_MoveFilterMotor+0x294>)
 80044fa:	685a      	ldr	r2, [r3, #4]
 80044fc:	4b41      	ldr	r3, [pc, #260]	@ (8004604 <HMOTOR_MoveFilterMotor+0x298>)
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	33c8      	adds	r3, #200	@ 0xc8
 8004502:	429a      	cmp	r2, r3
 8004504:	d90d      	bls.n	8004522 <HMOTOR_MoveFilterMotor+0x1b6>
			{
				Loc_uint32StepsDifference = glbl_uint32MotorSteps[1] - (glbl_uint32FilterInitCalibration + 200);
 8004506:	4b3e      	ldr	r3, [pc, #248]	@ (8004600 <HMOTOR_MoveFilterMotor+0x294>)
 8004508:	685a      	ldr	r2, [r3, #4]
 800450a:	4b3e      	ldr	r3, [pc, #248]	@ (8004604 <HMOTOR_MoveFilterMotor+0x298>)
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	1ad3      	subs	r3, r2, r3
 8004510:	3bc8      	subs	r3, #200	@ 0xc8
 8004512:	60fb      	str	r3, [r7, #12]
				HMOTOR_Step(HMOTOR_FILTER_SELECT, Loc_uint32StepsDifference, HMOTORS_CLKWISE_DIRECTION, 10);
 8004514:	230a      	movs	r3, #10
 8004516:	2201      	movs	r2, #1
 8004518:	68f9      	ldr	r1, [r7, #12]
 800451a:	2001      	movs	r0, #1
 800451c:	f7ff fe66 	bl	80041ec <HMOTOR_Step>
			else if(glbl_uint32MotorSteps[1] < (glbl_uint32FilterInitCalibration + 200))
			{
				Loc_uint32StepsDifference = (glbl_uint32FilterInitCalibration + 200) - glbl_uint32MotorSteps[1];
				HMOTOR_Step(HMOTOR_FILTER_SELECT, Loc_uint32StepsDifference, HMOTORS_CCLKWISE_DIRECTION, 10);
			}
			break;
 8004520:	e0aa      	b.n	8004678 <HMOTOR_MoveFilterMotor+0x30c>
			else if(glbl_uint32MotorSteps[1] < (glbl_uint32FilterInitCalibration + 200))
 8004522:	4b37      	ldr	r3, [pc, #220]	@ (8004600 <HMOTOR_MoveFilterMotor+0x294>)
 8004524:	685a      	ldr	r2, [r3, #4]
 8004526:	4b37      	ldr	r3, [pc, #220]	@ (8004604 <HMOTOR_MoveFilterMotor+0x298>)
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	33c8      	adds	r3, #200	@ 0xc8
 800452c:	429a      	cmp	r2, r3
 800452e:	f080 80a3 	bcs.w	8004678 <HMOTOR_MoveFilterMotor+0x30c>
				Loc_uint32StepsDifference = (glbl_uint32FilterInitCalibration + 200) - glbl_uint32MotorSteps[1];
 8004532:	4b34      	ldr	r3, [pc, #208]	@ (8004604 <HMOTOR_MoveFilterMotor+0x298>)
 8004534:	681a      	ldr	r2, [r3, #0]
 8004536:	4b32      	ldr	r3, [pc, #200]	@ (8004600 <HMOTOR_MoveFilterMotor+0x294>)
 8004538:	685b      	ldr	r3, [r3, #4]
 800453a:	1ad3      	subs	r3, r2, r3
 800453c:	33c8      	adds	r3, #200	@ 0xc8
 800453e:	60fb      	str	r3, [r7, #12]
				HMOTOR_Step(HMOTOR_FILTER_SELECT, Loc_uint32StepsDifference, HMOTORS_CCLKWISE_DIRECTION, 10);
 8004540:	230a      	movs	r3, #10
 8004542:	2202      	movs	r2, #2
 8004544:	68f9      	ldr	r1, [r7, #12]
 8004546:	2001      	movs	r0, #1
 8004548:	f7ff fe50 	bl	80041ec <HMOTOR_Step>
			break;
 800454c:	e094      	b.n	8004678 <HMOTOR_MoveFilterMotor+0x30c>
		}
		case HMOTOR_FILTER_5:
		{
			if(glbl_uint32MotorSteps[1] > (glbl_uint32FilterInitCalibration + 250))
 800454e:	4b2c      	ldr	r3, [pc, #176]	@ (8004600 <HMOTOR_MoveFilterMotor+0x294>)
 8004550:	685a      	ldr	r2, [r3, #4]
 8004552:	4b2c      	ldr	r3, [pc, #176]	@ (8004604 <HMOTOR_MoveFilterMotor+0x298>)
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	33fa      	adds	r3, #250	@ 0xfa
 8004558:	429a      	cmp	r2, r3
 800455a:	d90d      	bls.n	8004578 <HMOTOR_MoveFilterMotor+0x20c>
			{
				Loc_uint32StepsDifference = glbl_uint32MotorSteps[1] - (glbl_uint32FilterInitCalibration + 250);
 800455c:	4b28      	ldr	r3, [pc, #160]	@ (8004600 <HMOTOR_MoveFilterMotor+0x294>)
 800455e:	685a      	ldr	r2, [r3, #4]
 8004560:	4b28      	ldr	r3, [pc, #160]	@ (8004604 <HMOTOR_MoveFilterMotor+0x298>)
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	1ad3      	subs	r3, r2, r3
 8004566:	3bfa      	subs	r3, #250	@ 0xfa
 8004568:	60fb      	str	r3, [r7, #12]
				HMOTOR_Step(HMOTOR_FILTER_SELECT, Loc_uint32StepsDifference, HMOTORS_CLKWISE_DIRECTION, 10);
 800456a:	230a      	movs	r3, #10
 800456c:	2201      	movs	r2, #1
 800456e:	68f9      	ldr	r1, [r7, #12]
 8004570:	2001      	movs	r0, #1
 8004572:	f7ff fe3b 	bl	80041ec <HMOTOR_Step>
			else if(glbl_uint32MotorSteps[1] < (glbl_uint32FilterInitCalibration + 250))
			{
				Loc_uint32StepsDifference = (glbl_uint32FilterInitCalibration + 250) - glbl_uint32MotorSteps[1];
				HMOTOR_Step(HMOTOR_FILTER_SELECT, Loc_uint32StepsDifference, HMOTORS_CCLKWISE_DIRECTION, 10);
			}
			break;
 8004576:	e081      	b.n	800467c <HMOTOR_MoveFilterMotor+0x310>
			else if(glbl_uint32MotorSteps[1] < (glbl_uint32FilterInitCalibration + 250))
 8004578:	4b21      	ldr	r3, [pc, #132]	@ (8004600 <HMOTOR_MoveFilterMotor+0x294>)
 800457a:	685a      	ldr	r2, [r3, #4]
 800457c:	4b21      	ldr	r3, [pc, #132]	@ (8004604 <HMOTOR_MoveFilterMotor+0x298>)
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	33fa      	adds	r3, #250	@ 0xfa
 8004582:	429a      	cmp	r2, r3
 8004584:	d27a      	bcs.n	800467c <HMOTOR_MoveFilterMotor+0x310>
				Loc_uint32StepsDifference = (glbl_uint32FilterInitCalibration + 250) - glbl_uint32MotorSteps[1];
 8004586:	4b1f      	ldr	r3, [pc, #124]	@ (8004604 <HMOTOR_MoveFilterMotor+0x298>)
 8004588:	681a      	ldr	r2, [r3, #0]
 800458a:	4b1d      	ldr	r3, [pc, #116]	@ (8004600 <HMOTOR_MoveFilterMotor+0x294>)
 800458c:	685b      	ldr	r3, [r3, #4]
 800458e:	1ad3      	subs	r3, r2, r3
 8004590:	33fa      	adds	r3, #250	@ 0xfa
 8004592:	60fb      	str	r3, [r7, #12]
				HMOTOR_Step(HMOTOR_FILTER_SELECT, Loc_uint32StepsDifference, HMOTORS_CCLKWISE_DIRECTION, 10);
 8004594:	230a      	movs	r3, #10
 8004596:	2202      	movs	r2, #2
 8004598:	68f9      	ldr	r1, [r7, #12]
 800459a:	2001      	movs	r0, #1
 800459c:	f7ff fe26 	bl	80041ec <HMOTOR_Step>
			break;
 80045a0:	e06c      	b.n	800467c <HMOTOR_MoveFilterMotor+0x310>
		}
		case HMOTOR_FILTER_6:
		{
			if(glbl_uint32MotorSteps[1] > (glbl_uint32FilterInitCalibration + 300))
 80045a2:	4b17      	ldr	r3, [pc, #92]	@ (8004600 <HMOTOR_MoveFilterMotor+0x294>)
 80045a4:	685a      	ldr	r2, [r3, #4]
 80045a6:	4b17      	ldr	r3, [pc, #92]	@ (8004604 <HMOTOR_MoveFilterMotor+0x298>)
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	f503 7396 	add.w	r3, r3, #300	@ 0x12c
 80045ae:	429a      	cmp	r2, r3
 80045b0:	d90e      	bls.n	80045d0 <HMOTOR_MoveFilterMotor+0x264>
			{
				Loc_uint32StepsDifference = glbl_uint32MotorSteps[1] - (glbl_uint32FilterInitCalibration + 300);
 80045b2:	4b13      	ldr	r3, [pc, #76]	@ (8004600 <HMOTOR_MoveFilterMotor+0x294>)
 80045b4:	685a      	ldr	r2, [r3, #4]
 80045b6:	4b13      	ldr	r3, [pc, #76]	@ (8004604 <HMOTOR_MoveFilterMotor+0x298>)
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	1ad3      	subs	r3, r2, r3
 80045bc:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80045c0:	60fb      	str	r3, [r7, #12]
				HMOTOR_Step(HMOTOR_FILTER_SELECT, Loc_uint32StepsDifference, HMOTORS_CLKWISE_DIRECTION, 10);
 80045c2:	230a      	movs	r3, #10
 80045c4:	2201      	movs	r2, #1
 80045c6:	68f9      	ldr	r1, [r7, #12]
 80045c8:	2001      	movs	r0, #1
 80045ca:	f7ff fe0f 	bl	80041ec <HMOTOR_Step>
			else if(glbl_uint32MotorSteps[1] < (glbl_uint32FilterInitCalibration + 300))
			{
				Loc_uint32StepsDifference = (glbl_uint32FilterInitCalibration + 300) - glbl_uint32MotorSteps[1];
				HMOTOR_Step(HMOTOR_FILTER_SELECT, Loc_uint32StepsDifference, HMOTORS_CCLKWISE_DIRECTION, 10);
			}
			break;
 80045ce:	e057      	b.n	8004680 <HMOTOR_MoveFilterMotor+0x314>
			else if(glbl_uint32MotorSteps[1] < (glbl_uint32FilterInitCalibration + 300))
 80045d0:	4b0b      	ldr	r3, [pc, #44]	@ (8004600 <HMOTOR_MoveFilterMotor+0x294>)
 80045d2:	685a      	ldr	r2, [r3, #4]
 80045d4:	4b0b      	ldr	r3, [pc, #44]	@ (8004604 <HMOTOR_MoveFilterMotor+0x298>)
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	f503 7396 	add.w	r3, r3, #300	@ 0x12c
 80045dc:	429a      	cmp	r2, r3
 80045de:	d24f      	bcs.n	8004680 <HMOTOR_MoveFilterMotor+0x314>
				Loc_uint32StepsDifference = (glbl_uint32FilterInitCalibration + 300) - glbl_uint32MotorSteps[1];
 80045e0:	4b08      	ldr	r3, [pc, #32]	@ (8004604 <HMOTOR_MoveFilterMotor+0x298>)
 80045e2:	681a      	ldr	r2, [r3, #0]
 80045e4:	4b06      	ldr	r3, [pc, #24]	@ (8004600 <HMOTOR_MoveFilterMotor+0x294>)
 80045e6:	685b      	ldr	r3, [r3, #4]
 80045e8:	1ad3      	subs	r3, r2, r3
 80045ea:	f503 7396 	add.w	r3, r3, #300	@ 0x12c
 80045ee:	60fb      	str	r3, [r7, #12]
				HMOTOR_Step(HMOTOR_FILTER_SELECT, Loc_uint32StepsDifference, HMOTORS_CCLKWISE_DIRECTION, 10);
 80045f0:	230a      	movs	r3, #10
 80045f2:	2202      	movs	r2, #2
 80045f4:	68f9      	ldr	r1, [r7, #12]
 80045f6:	2001      	movs	r0, #1
 80045f8:	f7ff fdf8 	bl	80041ec <HMOTOR_Step>
			break;
 80045fc:	e040      	b.n	8004680 <HMOTOR_MoveFilterMotor+0x314>
 80045fe:	bf00      	nop
 8004600:	20000780 	.word	0x20000780
 8004604:	200003a4 	.word	0x200003a4
		}
		case HMOTOR_FILTER_7:
		{
			if(glbl_uint32MotorSteps[1] > (glbl_uint32FilterInitCalibration + 350))
 8004608:	4b23      	ldr	r3, [pc, #140]	@ (8004698 <HMOTOR_MoveFilterMotor+0x32c>)
 800460a:	685a      	ldr	r2, [r3, #4]
 800460c:	4b23      	ldr	r3, [pc, #140]	@ (800469c <HMOTOR_MoveFilterMotor+0x330>)
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	f503 73af 	add.w	r3, r3, #350	@ 0x15e
 8004614:	429a      	cmp	r2, r3
 8004616:	d90e      	bls.n	8004636 <HMOTOR_MoveFilterMotor+0x2ca>
			{
				Loc_uint32StepsDifference = glbl_uint32MotorSteps[1] - (glbl_uint32FilterInitCalibration + 350);
 8004618:	4b1f      	ldr	r3, [pc, #124]	@ (8004698 <HMOTOR_MoveFilterMotor+0x32c>)
 800461a:	685a      	ldr	r2, [r3, #4]
 800461c:	4b1f      	ldr	r3, [pc, #124]	@ (800469c <HMOTOR_MoveFilterMotor+0x330>)
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	1ad3      	subs	r3, r2, r3
 8004622:	f5a3 73af 	sub.w	r3, r3, #350	@ 0x15e
 8004626:	60fb      	str	r3, [r7, #12]
				HMOTOR_Step(HMOTOR_FILTER_SELECT, Loc_uint32StepsDifference, HMOTORS_CLKWISE_DIRECTION, 10);
 8004628:	230a      	movs	r3, #10
 800462a:	2201      	movs	r2, #1
 800462c:	68f9      	ldr	r1, [r7, #12]
 800462e:	2001      	movs	r0, #1
 8004630:	f7ff fddc 	bl	80041ec <HMOTOR_Step>
			else if(glbl_uint32MotorSteps[1] < (glbl_uint32FilterInitCalibration + 350))
			{
				Loc_uint32StepsDifference = (glbl_uint32FilterInitCalibration + 350) - glbl_uint32MotorSteps[1];
				HMOTOR_Step(HMOTOR_FILTER_SELECT, Loc_uint32StepsDifference, HMOTORS_CCLKWISE_DIRECTION, 10);
			}
			break;
 8004634:	e026      	b.n	8004684 <HMOTOR_MoveFilterMotor+0x318>
			else if(glbl_uint32MotorSteps[1] < (glbl_uint32FilterInitCalibration + 350))
 8004636:	4b18      	ldr	r3, [pc, #96]	@ (8004698 <HMOTOR_MoveFilterMotor+0x32c>)
 8004638:	685a      	ldr	r2, [r3, #4]
 800463a:	4b18      	ldr	r3, [pc, #96]	@ (800469c <HMOTOR_MoveFilterMotor+0x330>)
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	f503 73af 	add.w	r3, r3, #350	@ 0x15e
 8004642:	429a      	cmp	r2, r3
 8004644:	d21e      	bcs.n	8004684 <HMOTOR_MoveFilterMotor+0x318>
				Loc_uint32StepsDifference = (glbl_uint32FilterInitCalibration + 350) - glbl_uint32MotorSteps[1];
 8004646:	4b15      	ldr	r3, [pc, #84]	@ (800469c <HMOTOR_MoveFilterMotor+0x330>)
 8004648:	681a      	ldr	r2, [r3, #0]
 800464a:	4b13      	ldr	r3, [pc, #76]	@ (8004698 <HMOTOR_MoveFilterMotor+0x32c>)
 800464c:	685b      	ldr	r3, [r3, #4]
 800464e:	1ad3      	subs	r3, r2, r3
 8004650:	f503 73af 	add.w	r3, r3, #350	@ 0x15e
 8004654:	60fb      	str	r3, [r7, #12]
				HMOTOR_Step(HMOTOR_FILTER_SELECT, Loc_uint32StepsDifference, HMOTORS_CCLKWISE_DIRECTION, 10);
 8004656:	230a      	movs	r3, #10
 8004658:	2202      	movs	r2, #2
 800465a:	68f9      	ldr	r1, [r7, #12]
 800465c:	2001      	movs	r0, #1
 800465e:	f7ff fdc5 	bl	80041ec <HMOTOR_Step>
			break;
 8004662:	e00f      	b.n	8004684 <HMOTOR_MoveFilterMotor+0x318>
		}
		default:
		{
			return E_NOT_OK;
 8004664:	2301      	movs	r3, #1
 8004666:	e012      	b.n	800468e <HMOTOR_MoveFilterMotor+0x322>
			break;
 8004668:	bf00      	nop
 800466a:	e00c      	b.n	8004686 <HMOTOR_MoveFilterMotor+0x31a>
			break;
 800466c:	bf00      	nop
 800466e:	e00a      	b.n	8004686 <HMOTOR_MoveFilterMotor+0x31a>
			break;
 8004670:	bf00      	nop
 8004672:	e008      	b.n	8004686 <HMOTOR_MoveFilterMotor+0x31a>
			break;
 8004674:	bf00      	nop
 8004676:	e006      	b.n	8004686 <HMOTOR_MoveFilterMotor+0x31a>
			break;
 8004678:	bf00      	nop
 800467a:	e004      	b.n	8004686 <HMOTOR_MoveFilterMotor+0x31a>
			break;
 800467c:	bf00      	nop
 800467e:	e002      	b.n	8004686 <HMOTOR_MoveFilterMotor+0x31a>
			break;
 8004680:	bf00      	nop
 8004682:	e000      	b.n	8004686 <HMOTOR_MoveFilterMotor+0x31a>
			break;
 8004684:	bf00      	nop
			break;
		}
	}
	glbl_uint8HomingIndicator[HMOTOR_FILTER_SELECT] = HMOTORS_MOTOR_NOT_AT_HOME;
 8004686:	4b06      	ldr	r3, [pc, #24]	@ (80046a0 <HMOTOR_MoveFilterMotor+0x334>)
 8004688:	2200      	movs	r2, #0
 800468a:	705a      	strb	r2, [r3, #1]
	return E_OK;
 800468c:	2300      	movs	r3, #0
}
 800468e:	4618      	mov	r0, r3
 8004690:	3710      	adds	r7, #16
 8004692:	46bd      	mov	sp, r7
 8004694:	bd80      	pop	{r7, pc}
 8004696:	bf00      	nop
 8004698:	20000780 	.word	0x20000780
 800469c:	200003a4 	.word	0x200003a4
 80046a0:	20000790 	.word	0x20000790

080046a4 <HMOTOR_GetWLSelectCalibration>:

Std_ReturnType HMOTOR_GetWLSelectCalibration            (uint32 Copy_uint32ZeroWLSteps, float32 Copy_uint32StepsPerNm)
{
 80046a4:	b480      	push	{r7}
 80046a6:	b083      	sub	sp, #12
 80046a8:	af00      	add	r7, sp, #0
 80046aa:	6078      	str	r0, [r7, #4]
 80046ac:	6039      	str	r1, [r7, #0]
	glbl_uint32ZeroWLSteps = Copy_uint32ZeroWLSteps;
 80046ae:	4a06      	ldr	r2, [pc, #24]	@ (80046c8 <HMOTOR_GetWLSelectCalibration+0x24>)
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	6013      	str	r3, [r2, #0]
	glbl_float32StepsPerNm = Copy_uint32StepsPerNm;
 80046b4:	4a05      	ldr	r2, [pc, #20]	@ (80046cc <HMOTOR_GetWLSelectCalibration+0x28>)
 80046b6:	683b      	ldr	r3, [r7, #0]
 80046b8:	6013      	str	r3, [r2, #0]
	return E_OK;
 80046ba:	2300      	movs	r3, #0
}
 80046bc:	4618      	mov	r0, r3
 80046be:	370c      	adds	r7, #12
 80046c0:	46bd      	mov	sp, r7
 80046c2:	bc80      	pop	{r7}
 80046c4:	4770      	bx	lr
 80046c6:	bf00      	nop
 80046c8:	200003a8 	.word	0x200003a8
 80046cc:	200003ac 	.word	0x200003ac

080046d0 <HMOTOR_MoveWLSelectMotor>:

Std_ReturnType HMOTOR_MoveWLSelectMotor                 (float32 Copy_float32NextWL)
{
 80046d0:	b580      	push	{r7, lr}
 80046d2:	b084      	sub	sp, #16
 80046d4:	af00      	add	r7, sp, #0
 80046d6:	6078      	str	r0, [r7, #4]
	if((Copy_float32NextWL > -0.01f) && (Copy_float32NextWL < 0.01f))
 80046d8:	4933      	ldr	r1, [pc, #204]	@ (80047a8 <HMOTOR_MoveWLSelectMotor+0xd8>)
 80046da:	6878      	ldr	r0, [r7, #4]
 80046dc:	f7fc fd00 	bl	80010e0 <__aeabi_fcmpgt>
 80046e0:	4603      	mov	r3, r0
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d02c      	beq.n	8004740 <HMOTOR_MoveWLSelectMotor+0x70>
 80046e6:	4931      	ldr	r1, [pc, #196]	@ (80047ac <HMOTOR_MoveWLSelectMotor+0xdc>)
 80046e8:	6878      	ldr	r0, [r7, #4]
 80046ea:	f7fc fcdb 	bl	80010a4 <__aeabi_fcmplt>
 80046ee:	4603      	mov	r3, r0
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d025      	beq.n	8004740 <HMOTOR_MoveWLSelectMotor+0x70>
	{
		if(glbl_uint32MotorSteps[3] > glbl_uint32ZeroWLSteps)
 80046f4:	4b2e      	ldr	r3, [pc, #184]	@ (80047b0 <HMOTOR_MoveWLSelectMotor+0xe0>)
 80046f6:	68da      	ldr	r2, [r3, #12]
 80046f8:	4b2e      	ldr	r3, [pc, #184]	@ (80047b4 <HMOTOR_MoveWLSelectMotor+0xe4>)
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	429a      	cmp	r2, r3
 80046fe:	d90a      	bls.n	8004716 <HMOTOR_MoveWLSelectMotor+0x46>
		{
			HMOTOR_Step(HMOTOR_WL_SELECT, (glbl_uint32MotorSteps[2] - glbl_uint32ZeroWLSteps), HMOTORS_CLKWISE_DIRECTION, 4);
 8004700:	4b2b      	ldr	r3, [pc, #172]	@ (80047b0 <HMOTOR_MoveWLSelectMotor+0xe0>)
 8004702:	689a      	ldr	r2, [r3, #8]
 8004704:	4b2b      	ldr	r3, [pc, #172]	@ (80047b4 <HMOTOR_MoveWLSelectMotor+0xe4>)
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	1ad1      	subs	r1, r2, r3
 800470a:	2304      	movs	r3, #4
 800470c:	2201      	movs	r2, #1
 800470e:	2002      	movs	r0, #2
 8004710:	f7ff fd6c 	bl	80041ec <HMOTOR_Step>
 8004714:	e00f      	b.n	8004736 <HMOTOR_MoveWLSelectMotor+0x66>
		}
		else if(glbl_uint32MotorSteps[3] < glbl_uint32ZeroWLSteps)
 8004716:	4b26      	ldr	r3, [pc, #152]	@ (80047b0 <HMOTOR_MoveWLSelectMotor+0xe0>)
 8004718:	68da      	ldr	r2, [r3, #12]
 800471a:	4b26      	ldr	r3, [pc, #152]	@ (80047b4 <HMOTOR_MoveWLSelectMotor+0xe4>)
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	429a      	cmp	r2, r3
 8004720:	d209      	bcs.n	8004736 <HMOTOR_MoveWLSelectMotor+0x66>
		{
			HMOTOR_Step(HMOTOR_WL_SELECT, (glbl_uint32ZeroWLSteps - glbl_uint32MotorSteps[2]), HMOTORS_CCLKWISE_DIRECTION, 4);
 8004722:	4b24      	ldr	r3, [pc, #144]	@ (80047b4 <HMOTOR_MoveWLSelectMotor+0xe4>)
 8004724:	681a      	ldr	r2, [r3, #0]
 8004726:	4b22      	ldr	r3, [pc, #136]	@ (80047b0 <HMOTOR_MoveWLSelectMotor+0xe0>)
 8004728:	689b      	ldr	r3, [r3, #8]
 800472a:	1ad1      	subs	r1, r2, r3
 800472c:	2304      	movs	r3, #4
 800472e:	2202      	movs	r2, #2
 8004730:	2002      	movs	r0, #2
 8004732:	f7ff fd5b 	bl	80041ec <HMOTOR_Step>
		}
		glbl_float32CurrentWL = 0.0f;
 8004736:	4b20      	ldr	r3, [pc, #128]	@ (80047b8 <HMOTOR_MoveWLSelectMotor+0xe8>)
 8004738:	f04f 0200 	mov.w	r2, #0
 800473c:	601a      	str	r2, [r3, #0]
 800473e:	e02d      	b.n	800479c <HMOTOR_MoveWLSelectMotor+0xcc>
	}
	else
	{
		float32 Loc_uint32NextSteps = Copy_float32NextWL * glbl_float32StepsPerNm;
 8004740:	4b1e      	ldr	r3, [pc, #120]	@ (80047bc <HMOTOR_MoveWLSelectMotor+0xec>)
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	4619      	mov	r1, r3
 8004746:	6878      	ldr	r0, [r7, #4]
 8004748:	f7fc fb0e 	bl	8000d68 <__aeabi_fmul>
 800474c:	4603      	mov	r3, r0
 800474e:	60fb      	str	r3, [r7, #12]
		sint32 Loc_uint32StepsDifference = roundf(Loc_uint32NextSteps - glbl_uint32MotorSteps[2]);
 8004750:	4b17      	ldr	r3, [pc, #92]	@ (80047b0 <HMOTOR_MoveWLSelectMotor+0xe0>)
 8004752:	689b      	ldr	r3, [r3, #8]
 8004754:	4618      	mov	r0, r3
 8004756:	f7fc faaf 	bl	8000cb8 <__aeabi_ui2f>
 800475a:	4603      	mov	r3, r0
 800475c:	4619      	mov	r1, r3
 800475e:	68f8      	ldr	r0, [r7, #12]
 8004760:	f7fc f9f8 	bl	8000b54 <__aeabi_fsub>
 8004764:	4603      	mov	r3, r0
 8004766:	4618      	mov	r0, r3
 8004768:	f007 f808 	bl	800b77c <roundf>
 800476c:	4603      	mov	r3, r0
 800476e:	4618      	mov	r0, r3
 8004770:	f7fc fcc0 	bl	80010f4 <__aeabi_f2iz>
 8004774:	4603      	mov	r3, r0
 8004776:	60bb      	str	r3, [r7, #8]

		if(Loc_uint32StepsDifference > 0)
 8004778:	68bb      	ldr	r3, [r7, #8]
 800477a:	2b00      	cmp	r3, #0
 800477c:	dd06      	ble.n	800478c <HMOTOR_MoveWLSelectMotor+0xbc>
		{
			HMOTOR_Step(HMOTOR_WL_SELECT, Loc_uint32StepsDifference, HMOTORS_CLKWISE_DIRECTION, 4);
 800477e:	68b9      	ldr	r1, [r7, #8]
 8004780:	2304      	movs	r3, #4
 8004782:	2201      	movs	r2, #1
 8004784:	2002      	movs	r0, #2
 8004786:	f7ff fd31 	bl	80041ec <HMOTOR_Step>
 800478a:	e007      	b.n	800479c <HMOTOR_MoveWLSelectMotor+0xcc>
		}
		else
		{
			HMOTOR_Step(HMOTOR_WL_SELECT, (uint32)(-Loc_uint32StepsDifference), HMOTORS_CCLKWISE_DIRECTION, 4);
 800478c:	68bb      	ldr	r3, [r7, #8]
 800478e:	425b      	negs	r3, r3
 8004790:	4619      	mov	r1, r3
 8004792:	2304      	movs	r3, #4
 8004794:	2202      	movs	r2, #2
 8004796:	2002      	movs	r0, #2
 8004798:	f7ff fd28 	bl	80041ec <HMOTOR_Step>
		}
	}
	return E_OK;
 800479c:	2300      	movs	r3, #0
}
 800479e:	4618      	mov	r0, r3
 80047a0:	3710      	adds	r7, #16
 80047a2:	46bd      	mov	sp, r7
 80047a4:	bd80      	pop	{r7, pc}
 80047a6:	bf00      	nop
 80047a8:	bc23d70a 	.word	0xbc23d70a
 80047ac:	3c23d70a 	.word	0x3c23d70a
 80047b0:	20000780 	.word	0x20000780
 80047b4:	200003a8 	.word	0x200003a8
 80047b8:	2000078c 	.word	0x2000078c
 80047bc:	200003ac 	.word	0x200003ac

080047c0 <HMOTOR_GoHome>:
	{
		return E_NOT_OK;
	}
}
Std_ReturnType HMOTOR_GoHome  (HMOTORS_Select_t Copy_uint32MotorSelect)
{
 80047c0:	b580      	push	{r7, lr}
 80047c2:	b086      	sub	sp, #24
 80047c4:	af00      	add	r7, sp, #0
 80047c6:	4603      	mov	r3, r0
 80047c8:	71fb      	strb	r3, [r7, #7]
	if(Copy_uint32MotorSelect > 0)
 80047ca:	79fb      	ldrb	r3, [r7, #7]
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	f000 808b 	beq.w	80048e8 <HMOTOR_GoHome+0x128>
	{
		uint8 Loc_uint8SensorReading = MGPIO_HIGH;
 80047d2:	2301      	movs	r3, #1
 80047d4:	73fb      	strb	r3, [r7, #15]
		
		MSTK_uint8Delay(100);
 80047d6:	2064      	movs	r0, #100	@ 0x64
 80047d8:	f002 f878 	bl	80068cc <MSTK_uint8Delay>
		switch(Copy_uint32MotorSelect)
 80047dc:	79fb      	ldrb	r3, [r7, #7]
 80047de:	2b01      	cmp	r3, #1
 80047e0:	d002      	beq.n	80047e8 <HMOTOR_GoHome+0x28>
 80047e2:	2b02      	cmp	r3, #2
 80047e4:	d00f      	beq.n	8004806 <HMOTOR_GoHome+0x46>
 80047e6:	e016      	b.n	8004816 <HMOTOR_GoHome+0x56>
		{
			case HMOTOR_FILTER_SELECT:
			{
					MGPIO_GetPinValue(MGPIO_PORTC, MGPIO_PIN13, &Loc_uint8SensorReading);
 80047e8:	f107 030f 	add.w	r3, r7, #15
 80047ec:	461a      	mov	r2, r3
 80047ee:	210d      	movs	r1, #13
 80047f0:	2002      	movs	r0, #2
 80047f2:	f000 fe31 	bl	8005458 <MGPIO_GetPinValue>
					Loc_uint8SensorReading = !Loc_uint8SensorReading;
 80047f6:	7bfb      	ldrb	r3, [r7, #15]
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	bf0c      	ite	eq
 80047fc:	2301      	moveq	r3, #1
 80047fe:	2300      	movne	r3, #0
 8004800:	b2db      	uxtb	r3, r3
 8004802:	73fb      	strb	r3, [r7, #15]
					break;
 8004804:	e007      	b.n	8004816 <HMOTOR_GoHome+0x56>
			}
			case HMOTOR_WL_SELECT:
			{
					MGPIO_GetPinValue(MGPIO_PORTA, MGPIO_PIN0, &Loc_uint8SensorReading);
 8004806:	f107 030f 	add.w	r3, r7, #15
 800480a:	461a      	mov	r2, r3
 800480c:	2100      	movs	r1, #0
 800480e:	2000      	movs	r0, #0
 8004810:	f000 fe22 	bl	8005458 <MGPIO_GetPinValue>
					break;
 8004814:	bf00      	nop
			}
		}
		if(Loc_uint8SensorReading == MGPIO_LOW)
 8004816:	7bfb      	ldrb	r3, [r7, #15]
 8004818:	2b00      	cmp	r3, #0
 800481a:	d105      	bne.n	8004828 <HMOTOR_GoHome+0x68>
		{
			HMOTOR_Step(Copy_uint32MotorSelect, 200, HMOTORS_CLKWISE_DIRECTION, 4);
 800481c:	79f8      	ldrb	r0, [r7, #7]
 800481e:	2304      	movs	r3, #4
 8004820:	2201      	movs	r2, #1
 8004822:	21c8      	movs	r1, #200	@ 0xc8
 8004824:	f7ff fce2 	bl	80041ec <HMOTOR_Step>
		}
		uint32 Loc_uint8Index = 0;
 8004828:	2300      	movs	r3, #0
 800482a:	617b      	str	r3, [r7, #20]
		glbl_uint8HomingIndicator[(Copy_uint32MotorSelect)] = HMOTORS_MOTOR_NOT_AT_HOME;
 800482c:	79fb      	ldrb	r3, [r7, #7]
 800482e:	4a3b      	ldr	r2, [pc, #236]	@ (800491c <HMOTOR_GoHome+0x15c>)
 8004830:	2100      	movs	r1, #0
 8004832:	54d1      	strb	r1, [r2, r3]
		uint32 Loc_uint32NoSteps = 0;
 8004834:	2300      	movs	r3, #0
 8004836:	613b      	str	r3, [r7, #16]
		switch(Copy_uint32MotorSelect)
 8004838:	79fb      	ldrb	r3, [r7, #7]
 800483a:	2b01      	cmp	r3, #1
 800483c:	d005      	beq.n	800484a <HMOTOR_GoHome+0x8a>
 800483e:	2b02      	cmp	r3, #2
 8004840:	d107      	bne.n	8004852 <HMOTOR_GoHome+0x92>
		{
			case HMOTOR_WL_SELECT:
			{
				Loc_uint32NoSteps = 12000;
 8004842:	f642 63e0 	movw	r3, #12000	@ 0x2ee0
 8004846:	613b      	str	r3, [r7, #16]
				break;
 8004848:	e006      	b.n	8004858 <HMOTOR_GoHome+0x98>
			}
			case HMOTOR_FILTER_SELECT:
			{
				Loc_uint32NoSteps = 6000;
 800484a:	f241 7370 	movw	r3, #6000	@ 0x1770
 800484e:	613b      	str	r3, [r7, #16]
				break;
 8004850:	e002      	b.n	8004858 <HMOTOR_GoHome+0x98>
			}
			default:
			{
				Loc_uint32NoSteps = 0;
 8004852:	2300      	movs	r3, #0
 8004854:	613b      	str	r3, [r7, #16]
				break;
 8004856:	bf00      	nop
			}
		}
		for(Loc_uint8Index = 0; Loc_uint8Index < Loc_uint32NoSteps; Loc_uint8Index++)
 8004858:	2300      	movs	r3, #0
 800485a:	617b      	str	r3, [r7, #20]
 800485c:	e00e      	b.n	800487c <HMOTOR_GoHome+0xbc>
		{
			if((glbl_uint8HomingIndicator[(Copy_uint32MotorSelect)]) == HMOTORS_MOTOR_NOT_AT_HOME)
 800485e:	79fb      	ldrb	r3, [r7, #7]
 8004860:	4a2e      	ldr	r2, [pc, #184]	@ (800491c <HMOTOR_GoHome+0x15c>)
 8004862:	5cd3      	ldrb	r3, [r2, r3]
 8004864:	b2db      	uxtb	r3, r3
 8004866:	2b00      	cmp	r3, #0
 8004868:	d105      	bne.n	8004876 <HMOTOR_GoHome+0xb6>
			{
				HMOTOR_Step(Copy_uint32MotorSelect, 1, HMOTORS_CCLKWISE_DIRECTION, 4);
 800486a:	79f8      	ldrb	r0, [r7, #7]
 800486c:	2304      	movs	r3, #4
 800486e:	2202      	movs	r2, #2
 8004870:	2101      	movs	r1, #1
 8004872:	f7ff fcbb 	bl	80041ec <HMOTOR_Step>
		for(Loc_uint8Index = 0; Loc_uint8Index < Loc_uint32NoSteps; Loc_uint8Index++)
 8004876:	697b      	ldr	r3, [r7, #20]
 8004878:	3301      	adds	r3, #1
 800487a:	617b      	str	r3, [r7, #20]
 800487c:	697a      	ldr	r2, [r7, #20]
 800487e:	693b      	ldr	r3, [r7, #16]
 8004880:	429a      	cmp	r2, r3
 8004882:	d3ec      	bcc.n	800485e <HMOTOR_GoHome+0x9e>
			}
		}

		HMOTOR_Step(Copy_uint32MotorSelect, 320, HMOTORS_CLKWISE_DIRECTION, 4);
 8004884:	79f8      	ldrb	r0, [r7, #7]
 8004886:	2304      	movs	r3, #4
 8004888:	2201      	movs	r2, #1
 800488a:	f44f 71a0 	mov.w	r1, #320	@ 0x140
 800488e:	f7ff fcad 	bl	80041ec <HMOTOR_Step>
		glbl_uint8HomingIndicator[(Copy_uint32MotorSelect)] = HMOTORS_MOTOR_NOT_AT_HOME;
 8004892:	79fb      	ldrb	r3, [r7, #7]
 8004894:	4a21      	ldr	r2, [pc, #132]	@ (800491c <HMOTOR_GoHome+0x15c>)
 8004896:	2100      	movs	r1, #0
 8004898:	54d1      	strb	r1, [r2, r3]

		Loc_uint8Index = 0;
 800489a:	2300      	movs	r3, #0
 800489c:	617b      	str	r3, [r7, #20]
		for(Loc_uint8Index = 0; Loc_uint8Index < Loc_uint32NoSteps; Loc_uint8Index++)
 800489e:	2300      	movs	r3, #0
 80048a0:	617b      	str	r3, [r7, #20]
 80048a2:	e00e      	b.n	80048c2 <HMOTOR_GoHome+0x102>
		{
			if((glbl_uint8HomingIndicator[(Copy_uint32MotorSelect)]) == HMOTORS_MOTOR_NOT_AT_HOME)
 80048a4:	79fb      	ldrb	r3, [r7, #7]
 80048a6:	4a1d      	ldr	r2, [pc, #116]	@ (800491c <HMOTOR_GoHome+0x15c>)
 80048a8:	5cd3      	ldrb	r3, [r2, r3]
 80048aa:	b2db      	uxtb	r3, r3
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d105      	bne.n	80048bc <HMOTOR_GoHome+0xfc>
			{
				HMOTOR_Step(Copy_uint32MotorSelect, 1, HMOTORS_CCLKWISE_DIRECTION, 10);
 80048b0:	79f8      	ldrb	r0, [r7, #7]
 80048b2:	230a      	movs	r3, #10
 80048b4:	2202      	movs	r2, #2
 80048b6:	2101      	movs	r1, #1
 80048b8:	f7ff fc98 	bl	80041ec <HMOTOR_Step>
		for(Loc_uint8Index = 0; Loc_uint8Index < Loc_uint32NoSteps; Loc_uint8Index++)
 80048bc:	697b      	ldr	r3, [r7, #20]
 80048be:	3301      	adds	r3, #1
 80048c0:	617b      	str	r3, [r7, #20]
 80048c2:	697a      	ldr	r2, [r7, #20]
 80048c4:	693b      	ldr	r3, [r7, #16]
 80048c6:	429a      	cmp	r2, r3
 80048c8:	d3ec      	bcc.n	80048a4 <HMOTOR_GoHome+0xe4>
			}
		}
		if(Copy_uint32MotorSelect == HMOTOR_WL_SELECT)
 80048ca:	79fb      	ldrb	r3, [r7, #7]
 80048cc:	2b02      	cmp	r3, #2
 80048ce:	d105      	bne.n	80048dc <HMOTOR_GoHome+0x11c>
		{
			HMOTOR_Step(Copy_uint32MotorSelect, 20, HMOTORS_CCLKWISE_DIRECTION, 4);
 80048d0:	79f8      	ldrb	r0, [r7, #7]
 80048d2:	2304      	movs	r3, #4
 80048d4:	2202      	movs	r2, #2
 80048d6:	2114      	movs	r1, #20
 80048d8:	f7ff fc88 	bl	80041ec <HMOTOR_Step>
		}
		glbl_uint32MotorSteps[Copy_uint32MotorSelect] = 0;
 80048dc:	79fb      	ldrb	r3, [r7, #7]
 80048de:	4a10      	ldr	r2, [pc, #64]	@ (8004920 <HMOTOR_GoHome+0x160>)
 80048e0:	2100      	movs	r1, #0
 80048e2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 80048e6:	e014      	b.n	8004912 <HMOTOR_GoHome+0x152>
		//glbl_uint8HomingIndicator[(Copy_uint32MotorSelect)] = HMOTORS_MOTOR_NOT_AT_HOME;

	}
	else if(Copy_uint32MotorSelect == HMOTOR_LAMP_SELECT)
 80048e8:	79fb      	ldrb	r3, [r7, #7]
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d10f      	bne.n	800490e <HMOTOR_GoHome+0x14e>
	{
		HMOTOR_Step(Copy_uint32MotorSelect, 100, HMOTORS_CLKWISE_DIRECTION, 10);
 80048ee:	79f8      	ldrb	r0, [r7, #7]
 80048f0:	230a      	movs	r3, #10
 80048f2:	2201      	movs	r2, #1
 80048f4:	2164      	movs	r1, #100	@ 0x64
 80048f6:	f7ff fc79 	bl	80041ec <HMOTOR_Step>
		glbl_uint8HomingIndicator[(Copy_uint32MotorSelect)] = HMOTORS_MOTOR_AT_HOME;
 80048fa:	79fb      	ldrb	r3, [r7, #7]
 80048fc:	4a07      	ldr	r2, [pc, #28]	@ (800491c <HMOTOR_GoHome+0x15c>)
 80048fe:	2101      	movs	r1, #1
 8004900:	54d1      	strb	r1, [r2, r3]
		glbl_uint32MotorSteps[Copy_uint32MotorSelect] = 0;
 8004902:	79fb      	ldrb	r3, [r7, #7]
 8004904:	4a06      	ldr	r2, [pc, #24]	@ (8004920 <HMOTOR_GoHome+0x160>)
 8004906:	2100      	movs	r1, #0
 8004908:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 800490c:	e001      	b.n	8004912 <HMOTOR_GoHome+0x152>
	}
	else
	{
		return E_NOT_OK;
 800490e:	2301      	movs	r3, #1
 8004910:	e000      	b.n	8004914 <HMOTOR_GoHome+0x154>
	}
	return E_OK;
 8004912:	2300      	movs	r3, #0
}
 8004914:	4618      	mov	r0, r3
 8004916:	3718      	adds	r7, #24
 8004918:	46bd      	mov	sp, r7
 800491a:	bd80      	pop	{r7, pc}
 800491c:	20000790 	.word	0x20000790
 8004920:	20000780 	.word	0x20000780

08004924 <HMOTOR_GetCurrentMotorSteps>:
Std_ReturnType HMOTOR_GetCurrentMotorSteps    (HMOTORS_Select_t Copy_uint32MotorSelect, uint32* P_uint32MotorSteps)
{
 8004924:	b480      	push	{r7}
 8004926:	b085      	sub	sp, #20
 8004928:	af00      	add	r7, sp, #0
 800492a:	4603      	mov	r3, r0
 800492c:	6039      	str	r1, [r7, #0]
 800492e:	71fb      	strb	r3, [r7, #7]
	Std_ReturnType Loc_uint8FuncStatus = E_NOT_OK;
 8004930:	2301      	movs	r3, #1
 8004932:	73fb      	strb	r3, [r7, #15]
	if(P_uint32MotorSteps != NULL_PTR)
 8004934:	683b      	ldr	r3, [r7, #0]
 8004936:	2b00      	cmp	r3, #0
 8004938:	d008      	beq.n	800494c <HMOTOR_GetCurrentMotorSteps+0x28>
	{
		*P_uint32MotorSteps = glbl_uint32MotorSteps[Copy_uint32MotorSelect];
 800493a:	79fb      	ldrb	r3, [r7, #7]
 800493c:	4a07      	ldr	r2, [pc, #28]	@ (800495c <HMOTOR_GetCurrentMotorSteps+0x38>)
 800493e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8004942:	683b      	ldr	r3, [r7, #0]
 8004944:	601a      	str	r2, [r3, #0]
		Loc_uint8FuncStatus = E_OK;
 8004946:	2300      	movs	r3, #0
 8004948:	73fb      	strb	r3, [r7, #15]
 800494a:	e001      	b.n	8004950 <HMOTOR_GetCurrentMotorSteps+0x2c>
	}
	else
	{
		Loc_uint8FuncStatus = E_NOT_OK;
 800494c:	2301      	movs	r3, #1
 800494e:	73fb      	strb	r3, [r7, #15]
	}
	return Loc_uint8FuncStatus;
 8004950:	7bfb      	ldrb	r3, [r7, #15]
}
 8004952:	4618      	mov	r0, r3
 8004954:	3714      	adds	r7, #20
 8004956:	46bd      	mov	sp, r7
 8004958:	bc80      	pop	{r7}
 800495a:	4770      	bx	lr
 800495c:	20000780 	.word	0x20000780

08004960 <HMOTOR_GetCurrentWL>:
Std_ReturnType HMOTOR_GetCurrentWL            (uint32* P_uint32CurrentWL)
{
 8004960:	b580      	push	{r7, lr}
 8004962:	b084      	sub	sp, #16
 8004964:	af00      	add	r7, sp, #0
 8004966:	6078      	str	r0, [r7, #4]
	Std_ReturnType Loc_uint8FuncStatus = E_NOT_OK;
 8004968:	2301      	movs	r3, #1
 800496a:	73fb      	strb	r3, [r7, #15]
	if(P_uint32CurrentWL != NULL_PTR)
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	2b00      	cmp	r3, #0
 8004970:	d00a      	beq.n	8004988 <HMOTOR_GetCurrentWL+0x28>
	{
		*P_uint32CurrentWL = glbl_float32CurrentWL;
 8004972:	4b09      	ldr	r3, [pc, #36]	@ (8004998 <HMOTOR_GetCurrentWL+0x38>)
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	4618      	mov	r0, r3
 8004978:	f7fc fbe2 	bl	8001140 <__aeabi_f2uiz>
 800497c:	4602      	mov	r2, r0
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	601a      	str	r2, [r3, #0]
		Loc_uint8FuncStatus = E_OK;
 8004982:	2300      	movs	r3, #0
 8004984:	73fb      	strb	r3, [r7, #15]
 8004986:	e001      	b.n	800498c <HMOTOR_GetCurrentWL+0x2c>
	}
	else
	{
		Loc_uint8FuncStatus = E_NOT_OK;
 8004988:	2301      	movs	r3, #1
 800498a:	73fb      	strb	r3, [r7, #15]
	}
	return Loc_uint8FuncStatus;
 800498c:	7bfb      	ldrb	r3, [r7, #15]
}
 800498e:	4618      	mov	r0, r3
 8004990:	3710      	adds	r7, #16
 8004992:	46bd      	mov	sp, r7
 8004994:	bd80      	pop	{r7, pc}
 8004996:	bf00      	nop
 8004998:	2000078c 	.word	0x2000078c

0800499c <HMOTOR_FilterHomeIndicator>:

void HMOTOR_FilterHomeIndicator(void)
{
 800499c:	b480      	push	{r7}
 800499e:	af00      	add	r7, sp, #0
	glbl_uint8HomingIndicator[1] = HMOTORS_MOTOR_AT_HOME;
 80049a0:	4b03      	ldr	r3, [pc, #12]	@ (80049b0 <HMOTOR_FilterHomeIndicator+0x14>)
 80049a2:	2201      	movs	r2, #1
 80049a4:	705a      	strb	r2, [r3, #1]
}
 80049a6:	bf00      	nop
 80049a8:	46bd      	mov	sp, r7
 80049aa:	bc80      	pop	{r7}
 80049ac:	4770      	bx	lr
 80049ae:	bf00      	nop
 80049b0:	20000790 	.word	0x20000790

080049b4 <HMOTOR_WLHomeIndicator>:
void HMOTOR_WLHomeIndicator(void)
{
 80049b4:	b480      	push	{r7}
 80049b6:	af00      	add	r7, sp, #0
	glbl_uint8HomingIndicator[2] = HMOTORS_MOTOR_AT_HOME;
 80049b8:	4b03      	ldr	r3, [pc, #12]	@ (80049c8 <HMOTOR_WLHomeIndicator+0x14>)
 80049ba:	2201      	movs	r2, #1
 80049bc:	709a      	strb	r2, [r3, #2]
}
 80049be:	bf00      	nop
 80049c0:	46bd      	mov	sp, r7
 80049c2:	bc80      	pop	{r7}
 80049c4:	4770      	bx	lr
 80049c6:	bf00      	nop
 80049c8:	20000790 	.word	0x20000790

080049cc <HMOTOR_StepNoDelay>:
{
	glbl_uint8HomingIndicator[3] = HMOTORS_MOTOR_AT_HOME;
}

Std_ReturnType HMOTOR_StepNoDelay(HMOTORS_Select_t Copy_uint32MotorSelect, uint8 Copy_uint8Direction)
{
 80049cc:	b580      	push	{r7, lr}
 80049ce:	b082      	sub	sp, #8
 80049d0:	af00      	add	r7, sp, #0
 80049d2:	4603      	mov	r3, r0
 80049d4:	460a      	mov	r2, r1
 80049d6:	71fb      	strb	r3, [r7, #7]
 80049d8:	4613      	mov	r3, r2
 80049da:	71bb      	strb	r3, [r7, #6]
	switch(Copy_uint8Direction)
 80049dc:	79bb      	ldrb	r3, [r7, #6]
 80049de:	2b01      	cmp	r3, #1
 80049e0:	d002      	beq.n	80049e8 <HMOTOR_StepNoDelay+0x1c>
 80049e2:	2b02      	cmp	r3, #2
 80049e4:	d00d      	beq.n	8004a02 <HMOTOR_StepNoDelay+0x36>
		
			break;
		}
		default:
		{
			break;
 80049e6:	e019      	b.n	8004a1c <HMOTOR_StepNoDelay+0x50>
			MGPIO_SetPinValue(glbl_uint8MotorsDirPortIDs[Copy_uint32MotorSelect],\ 
 80049e8:	79fb      	ldrb	r3, [r7, #7]
 80049ea:	4a29      	ldr	r2, [pc, #164]	@ (8004a90 <HMOTOR_StepNoDelay+0xc4>)
 80049ec:	5cd3      	ldrb	r3, [r2, r3]
 80049ee:	b2d8      	uxtb	r0, r3
 80049f0:	79fb      	ldrb	r3, [r7, #7]
								glbl_uint8MotorsDirPinIDs[Copy_uint32MotorSelect], MGPIO_HIGH);
 80049f2:	4a28      	ldr	r2, [pc, #160]	@ (8004a94 <HMOTOR_StepNoDelay+0xc8>)
 80049f4:	5cd3      	ldrb	r3, [r2, r3]
 80049f6:	b2db      	uxtb	r3, r3
			MGPIO_SetPinValue(glbl_uint8MotorsDirPortIDs[Copy_uint32MotorSelect],\ 
 80049f8:	2201      	movs	r2, #1
 80049fa:	4619      	mov	r1, r3
 80049fc:	f000 fc92 	bl	8005324 <MGPIO_SetPinValue>
			break;
 8004a00:	e00c      	b.n	8004a1c <HMOTOR_StepNoDelay+0x50>
			MGPIO_SetPinValue(glbl_uint8MotorsDirPortIDs[Copy_uint32MotorSelect],\ 
 8004a02:	79fb      	ldrb	r3, [r7, #7]
 8004a04:	4a22      	ldr	r2, [pc, #136]	@ (8004a90 <HMOTOR_StepNoDelay+0xc4>)
 8004a06:	5cd3      	ldrb	r3, [r2, r3]
 8004a08:	b2d8      	uxtb	r0, r3
 8004a0a:	79fb      	ldrb	r3, [r7, #7]
								glbl_uint8MotorsDirPinIDs[Copy_uint32MotorSelect], MGPIO_LOW);
 8004a0c:	4a21      	ldr	r2, [pc, #132]	@ (8004a94 <HMOTOR_StepNoDelay+0xc8>)
 8004a0e:	5cd3      	ldrb	r3, [r2, r3]
 8004a10:	b2db      	uxtb	r3, r3
			MGPIO_SetPinValue(glbl_uint8MotorsDirPortIDs[Copy_uint32MotorSelect],\ 
 8004a12:	2200      	movs	r2, #0
 8004a14:	4619      	mov	r1, r3
 8004a16:	f000 fc85 	bl	8005324 <MGPIO_SetPinValue>
			break;
 8004a1a:	bf00      	nop
		}
	}

	MGPIO_SetPinValue(glbl_uint8MotorsStepPortIDs[Copy_uint32MotorSelect],\ 
 8004a1c:	79fb      	ldrb	r3, [r7, #7]
 8004a1e:	4a1e      	ldr	r2, [pc, #120]	@ (8004a98 <HMOTOR_StepNoDelay+0xcc>)
 8004a20:	5cd3      	ldrb	r3, [r2, r3]
 8004a22:	b2d8      	uxtb	r0, r3
 8004a24:	79fb      	ldrb	r3, [r7, #7]
							glbl_uint8MotorsStepPinIDs[Copy_uint32MotorSelect], MGPIO_HIGH);
 8004a26:	4a1d      	ldr	r2, [pc, #116]	@ (8004a9c <HMOTOR_StepNoDelay+0xd0>)
 8004a28:	5cd3      	ldrb	r3, [r2, r3]
 8004a2a:	b2db      	uxtb	r3, r3
	MGPIO_SetPinValue(glbl_uint8MotorsStepPortIDs[Copy_uint32MotorSelect],\ 
 8004a2c:	2201      	movs	r2, #1
 8004a2e:	4619      	mov	r1, r3
 8004a30:	f000 fc78 	bl	8005324 <MGPIO_SetPinValue>
	
	MSTK_uint8DelayUs(10);
 8004a34:	200a      	movs	r0, #10
 8004a36:	f001 ff8d 	bl	8006954 <MSTK_uint8DelayUs>
	
	MGPIO_SetPinValue(glbl_uint8MotorsStepPortIDs[Copy_uint32MotorSelect],\ 
 8004a3a:	79fb      	ldrb	r3, [r7, #7]
 8004a3c:	4a16      	ldr	r2, [pc, #88]	@ (8004a98 <HMOTOR_StepNoDelay+0xcc>)
 8004a3e:	5cd3      	ldrb	r3, [r2, r3]
 8004a40:	b2d8      	uxtb	r0, r3
 8004a42:	79fb      	ldrb	r3, [r7, #7]
							glbl_uint8MotorsStepPinIDs[Copy_uint32MotorSelect], MGPIO_LOW);
 8004a44:	4a15      	ldr	r2, [pc, #84]	@ (8004a9c <HMOTOR_StepNoDelay+0xd0>)
 8004a46:	5cd3      	ldrb	r3, [r2, r3]
 8004a48:	b2db      	uxtb	r3, r3
	MGPIO_SetPinValue(glbl_uint8MotorsStepPortIDs[Copy_uint32MotorSelect],\ 
 8004a4a:	2200      	movs	r2, #0
 8004a4c:	4619      	mov	r1, r3
 8004a4e:	f000 fc69 	bl	8005324 <MGPIO_SetPinValue>

	if(Copy_uint8Direction == HMOTORS_CLKWISE_DIRECTION)
 8004a52:	79bb      	ldrb	r3, [r7, #6]
 8004a54:	2b01      	cmp	r3, #1
 8004a56:	d108      	bne.n	8004a6a <HMOTOR_StepNoDelay+0x9e>
	{
		glbl_uint32MotorSteps[Copy_uint32MotorSelect] ++;
 8004a58:	79fb      	ldrb	r3, [r7, #7]
 8004a5a:	4a11      	ldr	r2, [pc, #68]	@ (8004aa0 <HMOTOR_StepNoDelay+0xd4>)
 8004a5c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8004a60:	3201      	adds	r2, #1
 8004a62:	490f      	ldr	r1, [pc, #60]	@ (8004aa0 <HMOTOR_StepNoDelay+0xd4>)
 8004a64:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8004a68:	e00d      	b.n	8004a86 <HMOTOR_StepNoDelay+0xba>
	}
	else if(Copy_uint8Direction == HMOTORS_CCLKWISE_DIRECTION)
 8004a6a:	79bb      	ldrb	r3, [r7, #6]
 8004a6c:	2b02      	cmp	r3, #2
 8004a6e:	d108      	bne.n	8004a82 <HMOTOR_StepNoDelay+0xb6>
	{
		glbl_uint32MotorSteps[Copy_uint32MotorSelect] --;
 8004a70:	79fb      	ldrb	r3, [r7, #7]
 8004a72:	4a0b      	ldr	r2, [pc, #44]	@ (8004aa0 <HMOTOR_StepNoDelay+0xd4>)
 8004a74:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8004a78:	3a01      	subs	r2, #1
 8004a7a:	4909      	ldr	r1, [pc, #36]	@ (8004aa0 <HMOTOR_StepNoDelay+0xd4>)
 8004a7c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8004a80:	e001      	b.n	8004a86 <HMOTOR_StepNoDelay+0xba>
	}
	else
	{
		return E_NOT_OK;
 8004a82:	2301      	movs	r3, #1
 8004a84:	e000      	b.n	8004a88 <HMOTOR_StepNoDelay+0xbc>
	}
	return E_OK;
 8004a86:	2300      	movs	r3, #0
}
 8004a88:	4618      	mov	r0, r3
 8004a8a:	3708      	adds	r7, #8
 8004a8c:	46bd      	mov	sp, r7
 8004a8e:	bd80      	pop	{r7, pc}
 8004a90:	20000394 	.word	0x20000394
 8004a94:	20000398 	.word	0x20000398
 8004a98:	2000038c 	.word	0x2000038c
 8004a9c:	20000390 	.word	0x20000390
 8004aa0:	20000780 	.word	0x20000780

08004aa4 <HMOTOR_GetStepsPerNm>:

Std_ReturnType HMOTOR_GetStepsPerNm			(float32* P_float32StepsPerNm)
{
 8004aa4:	b480      	push	{r7}
 8004aa6:	b083      	sub	sp, #12
 8004aa8:	af00      	add	r7, sp, #0
 8004aaa:	6078      	str	r0, [r7, #4]
	if(P_float32StepsPerNm != NULL_PTR)
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d005      	beq.n	8004abe <HMOTOR_GetStepsPerNm+0x1a>
	{
		*P_float32StepsPerNm = glbl_float32StepsPerNm;
 8004ab2:	4b06      	ldr	r3, [pc, #24]	@ (8004acc <HMOTOR_GetStepsPerNm+0x28>)
 8004ab4:	681a      	ldr	r2, [r3, #0]
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	601a      	str	r2, [r3, #0]
		return E_OK;
 8004aba:	2300      	movs	r3, #0
 8004abc:	e000      	b.n	8004ac0 <HMOTOR_GetStepsPerNm+0x1c>
	}
	else
	{
		return E_NOT_OK;
 8004abe:	2301      	movs	r3, #1
	}
}
 8004ac0:	4618      	mov	r0, r3
 8004ac2:	370c      	adds	r7, #12
 8004ac4:	46bd      	mov	sp, r7
 8004ac6:	bc80      	pop	{r7}
 8004ac8:	4770      	bx	lr
 8004aca:	bf00      	nop
 8004acc:	200003ac 	.word	0x200003ac

08004ad0 <MADC_Init>:

static volatile MADC_Typedef_t* (ADC[2]) = {ADC1, ADC2};
static volatile ptr_to_func_t (glbl_EOCCallbackFunc[2]) = {NULL_PTR};

Std_ReturnType MADC_Init                            (ADC_Select_t Copy_uint32ADCSelect)
{
 8004ad0:	b480      	push	{r7}
 8004ad2:	b085      	sub	sp, #20
 8004ad4:	af00      	add	r7, sp, #0
 8004ad6:	4603      	mov	r3, r0
 8004ad8:	71fb      	strb	r3, [r7, #7]
    Std_ReturnType Loc_uint8FuncStatus = E_NOT_OK;
 8004ada:	2301      	movs	r3, #1
 8004adc:	73fb      	strb	r3, [r7, #15]
    
    ADC[Copy_uint32ADCSelect] -> CR1 &= ~((0b1111) << (MADC_CR1_DUALMOD_START_BIT));
 8004ade:	79fb      	ldrb	r3, [r7, #7]
 8004ae0:	4a4e      	ldr	r2, [pc, #312]	@ (8004c1c <MADC_Init+0x14c>)
 8004ae2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004ae6:	685a      	ldr	r2, [r3, #4]
 8004ae8:	79fb      	ldrb	r3, [r7, #7]
 8004aea:	494c      	ldr	r1, [pc, #304]	@ (8004c1c <MADC_Init+0x14c>)
 8004aec:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8004af0:	f422 2270 	bic.w	r2, r2, #983040	@ 0xf0000
 8004af4:	605a      	str	r2, [r3, #4]
    ADC[Copy_uint32ADCSelect] -> CR1 |= ((MADC_OPERATION_MODE) << (MADC_CR1_DUALMOD_START_BIT));
 8004af6:	79fb      	ldrb	r3, [r7, #7]
 8004af8:	4a48      	ldr	r2, [pc, #288]	@ (8004c1c <MADC_Init+0x14c>)
 8004afa:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8004afe:	79fb      	ldrb	r3, [r7, #7]
 8004b00:	4946      	ldr	r1, [pc, #280]	@ (8004c1c <MADC_Init+0x14c>)
 8004b02:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8004b06:	6852      	ldr	r2, [r2, #4]
 8004b08:	605a      	str	r2, [r3, #4]

    #if MADC_EOC_INTERRUPT_STATUS == MADC_EOC_INTERRUPT_ENABLED
        SET_BIT((ADC[Copy_uint32ADCSelect] -> CR1), MADC_CR1_EOCIE_BIT);
    #elif MADC_EOC_INTERRUPT_STATUS == MADC_EOC_INTERRUPT_DISABLED
        CLR_BIT((ADC[Copy_uint32ADCSelect] -> CR1), MADC_CR1_EOCIE_BIT);
 8004b0a:	79fb      	ldrb	r3, [r7, #7]
 8004b0c:	4a43      	ldr	r2, [pc, #268]	@ (8004c1c <MADC_Init+0x14c>)
 8004b0e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004b12:	685a      	ldr	r2, [r3, #4]
 8004b14:	79fb      	ldrb	r3, [r7, #7]
 8004b16:	4941      	ldr	r1, [pc, #260]	@ (8004c1c <MADC_Init+0x14c>)
 8004b18:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8004b1c:	f022 0220 	bic.w	r2, r2, #32
 8004b20:	605a      	str	r2, [r3, #4]
    #else
        #error "ADC End of Conversion Interrupt Status is not specified"
    #endif /*MADC_EOC_INTERRUPT_STATUS*/

    CLR_BIT((ADC[Copy_uint32ADCSelect] -> CR2), MADC_CR2_CONT_BIT);
 8004b22:	79fb      	ldrb	r3, [r7, #7]
 8004b24:	4a3d      	ldr	r2, [pc, #244]	@ (8004c1c <MADC_Init+0x14c>)
 8004b26:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004b2a:	689a      	ldr	r2, [r3, #8]
 8004b2c:	79fb      	ldrb	r3, [r7, #7]
 8004b2e:	493b      	ldr	r1, [pc, #236]	@ (8004c1c <MADC_Init+0x14c>)
 8004b30:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8004b34:	f022 0202 	bic.w	r2, r2, #2
 8004b38:	609a      	str	r2, [r3, #8]

    #if MADC_DATA_BITS_ADJUST_SELECT == MADC_RIGHT_ADJUST_DATA_BITS
        CLR_BIT((ADC[Copy_uint32ADCSelect] -> CR2), MADC_CR2_ALIGN_BIT);
 8004b3a:	79fb      	ldrb	r3, [r7, #7]
 8004b3c:	4a37      	ldr	r2, [pc, #220]	@ (8004c1c <MADC_Init+0x14c>)
 8004b3e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004b42:	689a      	ldr	r2, [r3, #8]
 8004b44:	79fb      	ldrb	r3, [r7, #7]
 8004b46:	4935      	ldr	r1, [pc, #212]	@ (8004c1c <MADC_Init+0x14c>)
 8004b48:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8004b4c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004b50:	609a      	str	r2, [r3, #8]
    #else
        #error "ADC Data Bits Adjustment is not specified"
    #endif /*MADC_DATA_BITS_ADJUST_SELECT*/

    #if MADC_EXTERNAL_TRIGGER_STATUS == MADC_EXTERNAL_TRIGGER_ENABLED
        SET_BIT((ADC[Copy_uint32ADCSelect] -> CR2), MADC_CR2_EXTTRIG_BIT);
 8004b52:	79fb      	ldrb	r3, [r7, #7]
 8004b54:	4a31      	ldr	r2, [pc, #196]	@ (8004c1c <MADC_Init+0x14c>)
 8004b56:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004b5a:	689a      	ldr	r2, [r3, #8]
 8004b5c:	79fb      	ldrb	r3, [r7, #7]
 8004b5e:	492f      	ldr	r1, [pc, #188]	@ (8004c1c <MADC_Init+0x14c>)
 8004b60:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8004b64:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8004b68:	609a      	str	r2, [r3, #8]
        ADC[Copy_uint32ADCSelect] -> CR2 &= ~((0b111) << (MADC_CR2_EXTSEL_START_BIT));
 8004b6a:	79fb      	ldrb	r3, [r7, #7]
 8004b6c:	4a2b      	ldr	r2, [pc, #172]	@ (8004c1c <MADC_Init+0x14c>)
 8004b6e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004b72:	689a      	ldr	r2, [r3, #8]
 8004b74:	79fb      	ldrb	r3, [r7, #7]
 8004b76:	4929      	ldr	r1, [pc, #164]	@ (8004c1c <MADC_Init+0x14c>)
 8004b78:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8004b7c:	f422 2260 	bic.w	r2, r2, #917504	@ 0xe0000
 8004b80:	609a      	str	r2, [r3, #8]
        ADC[Copy_uint32ADCSelect] -> CR2 |= ((MADC_EXTERNAL_TRIGGER_SELECT) << (MADC_CR2_EXTSEL_START_BIT));
 8004b82:	79fb      	ldrb	r3, [r7, #7]
 8004b84:	4a25      	ldr	r2, [pc, #148]	@ (8004c1c <MADC_Init+0x14c>)
 8004b86:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004b8a:	689a      	ldr	r2, [r3, #8]
 8004b8c:	79fb      	ldrb	r3, [r7, #7]
 8004b8e:	4923      	ldr	r1, [pc, #140]	@ (8004c1c <MADC_Init+0x14c>)
 8004b90:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8004b94:	f442 2260 	orr.w	r2, r2, #917504	@ 0xe0000
 8004b98:	609a      	str	r2, [r3, #8]
    #elif MADC_EXTERNAL_TRIGGER_STATUS == MADC_EXTERNAL_TRIGGER_DISABLED
        CLR_BIT((ADC[Copy_uint32ADCSelect] -> CR2), MADC_CR2_EXTTRIG_BIT);
    #else
    #endif /*MADC_EXTERNAL_TRIGGER_STATUS*/

    SET_BIT((ADC[Copy_uint32ADCSelect] -> CR2), MADC_CR2_ADON_BIT);
 8004b9a:	79fb      	ldrb	r3, [r7, #7]
 8004b9c:	4a1f      	ldr	r2, [pc, #124]	@ (8004c1c <MADC_Init+0x14c>)
 8004b9e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004ba2:	689a      	ldr	r2, [r3, #8]
 8004ba4:	79fb      	ldrb	r3, [r7, #7]
 8004ba6:	491d      	ldr	r1, [pc, #116]	@ (8004c1c <MADC_Init+0x14c>)
 8004ba8:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8004bac:	f042 0201 	orr.w	r2, r2, #1
 8004bb0:	609a      	str	r2, [r3, #8]

    SET_BIT((ADC[Copy_uint32ADCSelect] -> CR2), MADC_CR2_RSTCAL_BIT);
 8004bb2:	79fb      	ldrb	r3, [r7, #7]
 8004bb4:	4a19      	ldr	r2, [pc, #100]	@ (8004c1c <MADC_Init+0x14c>)
 8004bb6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004bba:	689a      	ldr	r2, [r3, #8]
 8004bbc:	79fb      	ldrb	r3, [r7, #7]
 8004bbe:	4917      	ldr	r1, [pc, #92]	@ (8004c1c <MADC_Init+0x14c>)
 8004bc0:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8004bc4:	f042 0208 	orr.w	r2, r2, #8
 8004bc8:	609a      	str	r2, [r3, #8]
    while(GET_BIT((ADC[Copy_uint32ADCSelect] -> CR2), MADC_CR2_RSTCAL_BIT));
 8004bca:	bf00      	nop
 8004bcc:	79fb      	ldrb	r3, [r7, #7]
 8004bce:	4a13      	ldr	r2, [pc, #76]	@ (8004c1c <MADC_Init+0x14c>)
 8004bd0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004bd4:	689b      	ldr	r3, [r3, #8]
 8004bd6:	f003 0308 	and.w	r3, r3, #8
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d1f6      	bne.n	8004bcc <MADC_Init+0xfc>

    SET_BIT((ADC[Copy_uint32ADCSelect] -> CR2), MADC_CR2_CAL_BIT);
 8004bde:	79fb      	ldrb	r3, [r7, #7]
 8004be0:	4a0e      	ldr	r2, [pc, #56]	@ (8004c1c <MADC_Init+0x14c>)
 8004be2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004be6:	689a      	ldr	r2, [r3, #8]
 8004be8:	79fb      	ldrb	r3, [r7, #7]
 8004bea:	490c      	ldr	r1, [pc, #48]	@ (8004c1c <MADC_Init+0x14c>)
 8004bec:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8004bf0:	f042 0204 	orr.w	r2, r2, #4
 8004bf4:	609a      	str	r2, [r3, #8]
    while(GET_BIT((ADC[Copy_uint32ADCSelect] -> CR2), MADC_CR2_CAL_BIT));
 8004bf6:	bf00      	nop
 8004bf8:	79fb      	ldrb	r3, [r7, #7]
 8004bfa:	4a08      	ldr	r2, [pc, #32]	@ (8004c1c <MADC_Init+0x14c>)
 8004bfc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004c00:	689b      	ldr	r3, [r3, #8]
 8004c02:	f003 0304 	and.w	r3, r3, #4
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d1f6      	bne.n	8004bf8 <MADC_Init+0x128>
    
    Loc_uint8FuncStatus = E_OK;
 8004c0a:	2300      	movs	r3, #0
 8004c0c:	73fb      	strb	r3, [r7, #15]
    return Loc_uint8FuncStatus;
 8004c0e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c10:	4618      	mov	r0, r3
 8004c12:	3714      	adds	r7, #20
 8004c14:	46bd      	mov	sp, r7
 8004c16:	bc80      	pop	{r7}
 8004c18:	4770      	bx	lr
 8004c1a:	bf00      	nop
 8004c1c:	200003b0 	.word	0x200003b0

08004c20 <MADC_Conversion>:
        Loc_uint8FuncStatus = E_NOT_OK;
    }
    return Loc_uint8FuncStatus;
}
Std_ReturnType MADC_Conversion                      (ADC_Select_t Copy_uint32ADCSelect, ADC_Channel_t Copy_uint32ChannelSelect, uint16* P_uint16ConvertedData)
{
 8004c20:	b480      	push	{r7}
 8004c22:	b085      	sub	sp, #20
 8004c24:	af00      	add	r7, sp, #0
 8004c26:	4603      	mov	r3, r0
 8004c28:	603a      	str	r2, [r7, #0]
 8004c2a:	71fb      	strb	r3, [r7, #7]
 8004c2c:	460b      	mov	r3, r1
 8004c2e:	71bb      	strb	r3, [r7, #6]
    Std_ReturnType Loc_uint8FuncStatus = E_NOT_OK;
 8004c30:	2301      	movs	r3, #1
 8004c32:	73fb      	strb	r3, [r7, #15]
    if(P_uint16ConvertedData != NULL_PTR)
 8004c34:	683b      	ldr	r3, [r7, #0]
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d03e      	beq.n	8004cb8 <MADC_Conversion+0x98>
    {
        ADC[Copy_uint32ADCSelect] -> SQR1 &= ~((0b1111) << 20);
 8004c3a:	79fb      	ldrb	r3, [r7, #7]
 8004c3c:	4a22      	ldr	r2, [pc, #136]	@ (8004cc8 <MADC_Conversion+0xa8>)
 8004c3e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004c42:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004c44:	79fb      	ldrb	r3, [r7, #7]
 8004c46:	4920      	ldr	r1, [pc, #128]	@ (8004cc8 <MADC_Conversion+0xa8>)
 8004c48:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8004c4c:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8004c50:	62da      	str	r2, [r3, #44]	@ 0x2c
        ADC[Copy_uint32ADCSelect] -> SQR3 &= ~((0b11111) << 0);
 8004c52:	79fb      	ldrb	r3, [r7, #7]
 8004c54:	4a1c      	ldr	r2, [pc, #112]	@ (8004cc8 <MADC_Conversion+0xa8>)
 8004c56:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004c5a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004c5c:	79fb      	ldrb	r3, [r7, #7]
 8004c5e:	491a      	ldr	r1, [pc, #104]	@ (8004cc8 <MADC_Conversion+0xa8>)
 8004c60:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8004c64:	f022 021f 	bic.w	r2, r2, #31
 8004c68:	635a      	str	r2, [r3, #52]	@ 0x34
        ADC[Copy_uint32ADCSelect] -> SQR3 = (Copy_uint32ChannelSelect) << 0;
 8004c6a:	79fb      	ldrb	r3, [r7, #7]
 8004c6c:	4a16      	ldr	r2, [pc, #88]	@ (8004cc8 <MADC_Conversion+0xa8>)
 8004c6e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004c72:	79ba      	ldrb	r2, [r7, #6]
 8004c74:	635a      	str	r2, [r3, #52]	@ 0x34

        SET_BIT((ADC[Copy_uint32ADCSelect] -> CR2), MADC_CR2_SWSTART_BIT);
 8004c76:	79fb      	ldrb	r3, [r7, #7]
 8004c78:	4a13      	ldr	r2, [pc, #76]	@ (8004cc8 <MADC_Conversion+0xa8>)
 8004c7a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004c7e:	689a      	ldr	r2, [r3, #8]
 8004c80:	79fb      	ldrb	r3, [r7, #7]
 8004c82:	4911      	ldr	r1, [pc, #68]	@ (8004cc8 <MADC_Conversion+0xa8>)
 8004c84:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8004c88:	f442 0280 	orr.w	r2, r2, #4194304	@ 0x400000
 8004c8c:	609a      	str	r2, [r3, #8]

        while(!(GET_BIT((ADC[Copy_uint32ADCSelect] -> SR), MADC_SR_EOC_BIT)));
 8004c8e:	bf00      	nop
 8004c90:	79fb      	ldrb	r3, [r7, #7]
 8004c92:	4a0d      	ldr	r2, [pc, #52]	@ (8004cc8 <MADC_Conversion+0xa8>)
 8004c94:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	f003 0302 	and.w	r3, r3, #2
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d0f6      	beq.n	8004c90 <MADC_Conversion+0x70>

        *P_uint16ConvertedData = ADC[Copy_uint32ADCSelect] -> DR;
 8004ca2:	79fb      	ldrb	r3, [r7, #7]
 8004ca4:	4a08      	ldr	r2, [pc, #32]	@ (8004cc8 <MADC_Conversion+0xa8>)
 8004ca6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004caa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004cac:	b29a      	uxth	r2, r3
 8004cae:	683b      	ldr	r3, [r7, #0]
 8004cb0:	801a      	strh	r2, [r3, #0]
        Loc_uint8FuncStatus = E_OK;
 8004cb2:	2300      	movs	r3, #0
 8004cb4:	73fb      	strb	r3, [r7, #15]
 8004cb6:	e001      	b.n	8004cbc <MADC_Conversion+0x9c>
    }
    else
    {
        Loc_uint8FuncStatus = E_NOT_OK;
 8004cb8:	2301      	movs	r3, #1
 8004cba:	73fb      	strb	r3, [r7, #15]
    }
    return Loc_uint8FuncStatus;
 8004cbc:	7bfb      	ldrb	r3, [r7, #15]
}
 8004cbe:	4618      	mov	r0, r3
 8004cc0:	3714      	adds	r7, #20
 8004cc2:	46bd      	mov	sp, r7
 8004cc4:	bc80      	pop	{r7}
 8004cc6:	4770      	bx	lr
 8004cc8:	200003b0 	.word	0x200003b0

08004ccc <ADC1_2_IRQHandler>:
    }
    return Loc_uint8FuncStatus;
}

void ADC1_2_IRQHandler(void)
{
 8004ccc:	b580      	push	{r7, lr}
 8004cce:	af00      	add	r7, sp, #0
    if(GET_BIT((ADC[0] -> SR), MADC_SR_EOC_BIT))
 8004cd0:	4b0f      	ldr	r3, [pc, #60]	@ (8004d10 <ADC1_2_IRQHandler+0x44>)
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	f003 0302 	and.w	r3, r3, #2
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d007      	beq.n	8004cee <ADC1_2_IRQHandler+0x22>
    {
        if(glbl_EOCCallbackFunc[0] != NULL_PTR)
 8004cde:	4b0d      	ldr	r3, [pc, #52]	@ (8004d14 <ADC1_2_IRQHandler+0x48>)
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d011      	beq.n	8004d0a <ADC1_2_IRQHandler+0x3e>
        {
            (glbl_EOCCallbackFunc[0])();
 8004ce6:	4b0b      	ldr	r3, [pc, #44]	@ (8004d14 <ADC1_2_IRQHandler+0x48>)
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	4798      	blx	r3
    }
    else
    {
        /*Do nothing*/
    }
}
 8004cec:	e00d      	b.n	8004d0a <ADC1_2_IRQHandler+0x3e>
    else if(GET_BIT((ADC[1] -> SR), MADC_SR_EOC_BIT))
 8004cee:	4b08      	ldr	r3, [pc, #32]	@ (8004d10 <ADC1_2_IRQHandler+0x44>)
 8004cf0:	685b      	ldr	r3, [r3, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	f003 0302 	and.w	r3, r3, #2
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d006      	beq.n	8004d0a <ADC1_2_IRQHandler+0x3e>
		if(glbl_EOCCallbackFunc[1] != NULL_PTR)
 8004cfc:	4b05      	ldr	r3, [pc, #20]	@ (8004d14 <ADC1_2_IRQHandler+0x48>)
 8004cfe:	685b      	ldr	r3, [r3, #4]
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d002      	beq.n	8004d0a <ADC1_2_IRQHandler+0x3e>
            (glbl_EOCCallbackFunc[1])();
 8004d04:	4b03      	ldr	r3, [pc, #12]	@ (8004d14 <ADC1_2_IRQHandler+0x48>)
 8004d06:	685b      	ldr	r3, [r3, #4]
 8004d08:	4798      	blx	r3
}
 8004d0a:	bf00      	nop
 8004d0c:	bd80      	pop	{r7, pc}
 8004d0e:	bf00      	nop
 8004d10:	200003b0 	.word	0x200003b0
 8004d14:	20000794 	.word	0x20000794

08004d18 <MAFIO_SetEXTIPinConfigurations>:
#include "AFIO_Private.h"
#include "AFIO_Interface.h"
#include "AFIO_Config.h"

Std_ReturnType MAFIO_SetEXTIPinConfigurations(uint8 Copy_uint8EXTILine, uint8 Copy_uint8Port)
{
 8004d18:	b480      	push	{r7}
 8004d1a:	b085      	sub	sp, #20
 8004d1c:	af00      	add	r7, sp, #0
 8004d1e:	4603      	mov	r3, r0
 8004d20:	460a      	mov	r2, r1
 8004d22:	71fb      	strb	r3, [r7, #7]
 8004d24:	4613      	mov	r3, r2
 8004d26:	71bb      	strb	r3, [r7, #6]
    Std_ReturnType Loc_uint8FuncStatus = E_NOT_OK;
 8004d28:	2301      	movs	r3, #1
 8004d2a:	73fb      	strb	r3, [r7, #15]
    if((Copy_uint8Port <= MAFIO_PORTG_PIN) && (Copy_uint8EXTILine <= MAFIO_EXTI15))
 8004d2c:	79bb      	ldrb	r3, [r7, #6]
 8004d2e:	2b06      	cmp	r3, #6
 8004d30:	d82d      	bhi.n	8004d8e <MAFIO_SetEXTIPinConfigurations+0x76>
 8004d32:	79fb      	ldrb	r3, [r7, #7]
 8004d34:	2b0f      	cmp	r3, #15
 8004d36:	d82a      	bhi.n	8004d8e <MAFIO_SetEXTIPinConfigurations+0x76>
    {
        uint8 Loc_uint8RegIndex = Copy_uint8EXTILine / 4;
 8004d38:	79fb      	ldrb	r3, [r7, #7]
 8004d3a:	089b      	lsrs	r3, r3, #2
 8004d3c:	73bb      	strb	r3, [r7, #14]
        uint8 Loc_uint8RegOffset = Copy_uint8EXTILine % 4;
 8004d3e:	79fb      	ldrb	r3, [r7, #7]
 8004d40:	f003 0303 	and.w	r3, r3, #3
 8004d44:	737b      	strb	r3, [r7, #13]

        MAFIO ->EXTICR[Loc_uint8RegIndex] &= ~((0b1111) << Loc_uint8RegOffset * 4);
 8004d46:	4a16      	ldr	r2, [pc, #88]	@ (8004da0 <MAFIO_SetEXTIPinConfigurations+0x88>)
 8004d48:	7bbb      	ldrb	r3, [r7, #14]
 8004d4a:	3302      	adds	r3, #2
 8004d4c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8004d50:	7b7b      	ldrb	r3, [r7, #13]
 8004d52:	009b      	lsls	r3, r3, #2
 8004d54:	210f      	movs	r1, #15
 8004d56:	fa01 f303 	lsl.w	r3, r1, r3
 8004d5a:	43db      	mvns	r3, r3
 8004d5c:	4618      	mov	r0, r3
 8004d5e:	4910      	ldr	r1, [pc, #64]	@ (8004da0 <MAFIO_SetEXTIPinConfigurations+0x88>)
 8004d60:	7bbb      	ldrb	r3, [r7, #14]
 8004d62:	4002      	ands	r2, r0
 8004d64:	3302      	adds	r3, #2
 8004d66:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        MAFIO ->EXTICR[Loc_uint8RegIndex] |= ((Copy_uint8Port) << Loc_uint8RegOffset * 4);
 8004d6a:	4a0d      	ldr	r2, [pc, #52]	@ (8004da0 <MAFIO_SetEXTIPinConfigurations+0x88>)
 8004d6c:	7bbb      	ldrb	r3, [r7, #14]
 8004d6e:	3302      	adds	r3, #2
 8004d70:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8004d74:	79b9      	ldrb	r1, [r7, #6]
 8004d76:	7b7b      	ldrb	r3, [r7, #13]
 8004d78:	009b      	lsls	r3, r3, #2
 8004d7a:	fa01 f303 	lsl.w	r3, r1, r3
 8004d7e:	4618      	mov	r0, r3
 8004d80:	4907      	ldr	r1, [pc, #28]	@ (8004da0 <MAFIO_SetEXTIPinConfigurations+0x88>)
 8004d82:	7bbb      	ldrb	r3, [r7, #14]
 8004d84:	4302      	orrs	r2, r0
 8004d86:	3302      	adds	r3, #2
 8004d88:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    {
 8004d8c:	e001      	b.n	8004d92 <MAFIO_SetEXTIPinConfigurations+0x7a>
    }
    else
    {
        Loc_uint8FuncStatus = E_NOT_OK;
 8004d8e:	2301      	movs	r3, #1
 8004d90:	73fb      	strb	r3, [r7, #15]
    }
    return Loc_uint8FuncStatus;
 8004d92:	7bfb      	ldrb	r3, [r7, #15]
 8004d94:	4618      	mov	r0, r3
 8004d96:	3714      	adds	r7, #20
 8004d98:	46bd      	mov	sp, r7
 8004d9a:	bc80      	pop	{r7}
 8004d9c:	4770      	bx	lr
 8004d9e:	bf00      	nop
 8004da0:	40010000 	.word	0x40010000

08004da4 <MEXTI_EnableExternalInterrupt>:
#include "EXTI_Config.h"

static volatile ptr_to_EXTICallback glbl_PEXTICallbackFunctions[20] = {NULL_PTR};

Std_ReturnType MEXTI_EnableExternalInterrupt(uint8 Copy_uint8EXTILine, uint8 Copy_uint8EXTIMode)
{
 8004da4:	b480      	push	{r7}
 8004da6:	b085      	sub	sp, #20
 8004da8:	af00      	add	r7, sp, #0
 8004daa:	4603      	mov	r3, r0
 8004dac:	460a      	mov	r2, r1
 8004dae:	71fb      	strb	r3, [r7, #7]
 8004db0:	4613      	mov	r3, r2
 8004db2:	71bb      	strb	r3, [r7, #6]
    Std_ReturnType Loc_uint8FuncStatus = E_NOT_OK;
 8004db4:	2301      	movs	r3, #1
 8004db6:	73fb      	strb	r3, [r7, #15]
    if((Copy_uint8EXTILine <= MEXTI_EXTI19) && (Copy_uint8EXTIMode <= MEXTI_INT_AT_BOTH_EDGES))
 8004db8:	79fb      	ldrb	r3, [r7, #7]
 8004dba:	2b13      	cmp	r3, #19
 8004dbc:	d84c      	bhi.n	8004e58 <MEXTI_EnableExternalInterrupt+0xb4>
 8004dbe:	79bb      	ldrb	r3, [r7, #6]
 8004dc0:	2b02      	cmp	r3, #2
 8004dc2:	d849      	bhi.n	8004e58 <MEXTI_EnableExternalInterrupt+0xb4>
    {
        switch(Copy_uint8EXTIMode)
 8004dc4:	79bb      	ldrb	r3, [r7, #6]
 8004dc6:	2b02      	cmp	r3, #2
 8004dc8:	d020      	beq.n	8004e0c <MEXTI_EnableExternalInterrupt+0x68>
 8004dca:	2b02      	cmp	r3, #2
 8004dcc:	dc34      	bgt.n	8004e38 <MEXTI_EnableExternalInterrupt+0x94>
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d002      	beq.n	8004dd8 <MEXTI_EnableExternalInterrupt+0x34>
 8004dd2:	2b01      	cmp	r3, #1
 8004dd4:	d00d      	beq.n	8004df2 <MEXTI_EnableExternalInterrupt+0x4e>
 8004dd6:	e02f      	b.n	8004e38 <MEXTI_EnableExternalInterrupt+0x94>
        {
            case MEXTI_INT_AT_RISING_EDGE:
            {
                SET_BIT((MEXTI->RTSR), Copy_uint8EXTILine);
 8004dd8:	4b23      	ldr	r3, [pc, #140]	@ (8004e68 <MEXTI_EnableExternalInterrupt+0xc4>)
 8004dda:	689b      	ldr	r3, [r3, #8]
 8004ddc:	79fa      	ldrb	r2, [r7, #7]
 8004dde:	2101      	movs	r1, #1
 8004de0:	fa01 f202 	lsl.w	r2, r1, r2
 8004de4:	4611      	mov	r1, r2
 8004de6:	4a20      	ldr	r2, [pc, #128]	@ (8004e68 <MEXTI_EnableExternalInterrupt+0xc4>)
 8004de8:	430b      	orrs	r3, r1
 8004dea:	6093      	str	r3, [r2, #8]
                Loc_uint8FuncStatus = E_OK;
 8004dec:	2300      	movs	r3, #0
 8004dee:	73fb      	strb	r3, [r7, #15]
                break;
 8004df0:	e025      	b.n	8004e3e <MEXTI_EnableExternalInterrupt+0x9a>
            }
            case MEXTI_INT_AT_FALLING_EDGE:
            {
                SET_BIT((MEXTI->FTSR), Copy_uint8EXTILine);
 8004df2:	4b1d      	ldr	r3, [pc, #116]	@ (8004e68 <MEXTI_EnableExternalInterrupt+0xc4>)
 8004df4:	68db      	ldr	r3, [r3, #12]
 8004df6:	79fa      	ldrb	r2, [r7, #7]
 8004df8:	2101      	movs	r1, #1
 8004dfa:	fa01 f202 	lsl.w	r2, r1, r2
 8004dfe:	4611      	mov	r1, r2
 8004e00:	4a19      	ldr	r2, [pc, #100]	@ (8004e68 <MEXTI_EnableExternalInterrupt+0xc4>)
 8004e02:	430b      	orrs	r3, r1
 8004e04:	60d3      	str	r3, [r2, #12]
                Loc_uint8FuncStatus = E_OK;
 8004e06:	2300      	movs	r3, #0
 8004e08:	73fb      	strb	r3, [r7, #15]
                break;
 8004e0a:	e018      	b.n	8004e3e <MEXTI_EnableExternalInterrupt+0x9a>
            }
            case MEXTI_INT_AT_BOTH_EDGES:
            {
                SET_BIT((MEXTI->RTSR), Copy_uint8EXTILine);
 8004e0c:	4b16      	ldr	r3, [pc, #88]	@ (8004e68 <MEXTI_EnableExternalInterrupt+0xc4>)
 8004e0e:	689b      	ldr	r3, [r3, #8]
 8004e10:	79fa      	ldrb	r2, [r7, #7]
 8004e12:	2101      	movs	r1, #1
 8004e14:	fa01 f202 	lsl.w	r2, r1, r2
 8004e18:	4611      	mov	r1, r2
 8004e1a:	4a13      	ldr	r2, [pc, #76]	@ (8004e68 <MEXTI_EnableExternalInterrupt+0xc4>)
 8004e1c:	430b      	orrs	r3, r1
 8004e1e:	6093      	str	r3, [r2, #8]
                SET_BIT((MEXTI->FTSR), Copy_uint8EXTILine);
 8004e20:	4b11      	ldr	r3, [pc, #68]	@ (8004e68 <MEXTI_EnableExternalInterrupt+0xc4>)
 8004e22:	68db      	ldr	r3, [r3, #12]
 8004e24:	79fa      	ldrb	r2, [r7, #7]
 8004e26:	2101      	movs	r1, #1
 8004e28:	fa01 f202 	lsl.w	r2, r1, r2
 8004e2c:	4611      	mov	r1, r2
 8004e2e:	4a0e      	ldr	r2, [pc, #56]	@ (8004e68 <MEXTI_EnableExternalInterrupt+0xc4>)
 8004e30:	430b      	orrs	r3, r1
 8004e32:	60d3      	str	r3, [r2, #12]
                Loc_uint8FuncStatus = E_OK;
 8004e34:	2300      	movs	r3, #0
 8004e36:	73fb      	strb	r3, [r7, #15]
            }
            default:
            {
                Loc_uint8FuncStatus = E_NOT_OK;
 8004e38:	2301      	movs	r3, #1
 8004e3a:	73fb      	strb	r3, [r7, #15]
                break;
 8004e3c:	bf00      	nop
            }
        }

        SET_BIT((MEXTI -> IMR), Copy_uint8EXTILine);
 8004e3e:	4b0a      	ldr	r3, [pc, #40]	@ (8004e68 <MEXTI_EnableExternalInterrupt+0xc4>)
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	79fa      	ldrb	r2, [r7, #7]
 8004e44:	2101      	movs	r1, #1
 8004e46:	fa01 f202 	lsl.w	r2, r1, r2
 8004e4a:	4611      	mov	r1, r2
 8004e4c:	4a06      	ldr	r2, [pc, #24]	@ (8004e68 <MEXTI_EnableExternalInterrupt+0xc4>)
 8004e4e:	430b      	orrs	r3, r1
 8004e50:	6013      	str	r3, [r2, #0]
        Loc_uint8FuncStatus = E_OK;
 8004e52:	2300      	movs	r3, #0
 8004e54:	73fb      	strb	r3, [r7, #15]
 8004e56:	e001      	b.n	8004e5c <MEXTI_EnableExternalInterrupt+0xb8>
    }
    else
    {
        Loc_uint8FuncStatus = E_NOT_OK;
 8004e58:	2301      	movs	r3, #1
 8004e5a:	73fb      	strb	r3, [r7, #15]
    }
    return Loc_uint8FuncStatus;
 8004e5c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e5e:	4618      	mov	r0, r3
 8004e60:	3714      	adds	r7, #20
 8004e62:	46bd      	mov	sp, r7
 8004e64:	bc80      	pop	{r7}
 8004e66:	4770      	bx	lr
 8004e68:	40010400 	.word	0x40010400

08004e6c <MEXTI_SetCallbackFunction>:
        Loc_uint8FuncStatus = E_NOT_OK;
    }
    return Loc_uint8FuncStatus;
}
Std_ReturnType MEXTI_SetCallbackFunction(uint8 Copy_uint8EXTILine, ptr_to_EXTICallback P_EXTICallBackFunc)
{
 8004e6c:	b480      	push	{r7}
 8004e6e:	b085      	sub	sp, #20
 8004e70:	af00      	add	r7, sp, #0
 8004e72:	4603      	mov	r3, r0
 8004e74:	6039      	str	r1, [r7, #0]
 8004e76:	71fb      	strb	r3, [r7, #7]
    Std_ReturnType Loc_uint8FuncStatus = E_NOT_OK;
 8004e78:	2301      	movs	r3, #1
 8004e7a:	73fb      	strb	r3, [r7, #15]
    if(Copy_uint8EXTILine <= MEXTI_EXTI19)
 8004e7c:	79fb      	ldrb	r3, [r7, #7]
 8004e7e:	2b13      	cmp	r3, #19
 8004e80:	d805      	bhi.n	8004e8e <MEXTI_SetCallbackFunction+0x22>
    {
        glbl_PEXTICallbackFunctions[Copy_uint8EXTILine] = P_EXTICallBackFunc;
 8004e82:	79fb      	ldrb	r3, [r7, #7]
 8004e84:	4906      	ldr	r1, [pc, #24]	@ (8004ea0 <MEXTI_SetCallbackFunction+0x34>)
 8004e86:	683a      	ldr	r2, [r7, #0]
 8004e88:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8004e8c:	e001      	b.n	8004e92 <MEXTI_SetCallbackFunction+0x26>
    }
    else
    {
        Loc_uint8FuncStatus = E_NOT_OK;
 8004e8e:	2301      	movs	r3, #1
 8004e90:	73fb      	strb	r3, [r7, #15]
    }
    return Loc_uint8FuncStatus;
 8004e92:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e94:	4618      	mov	r0, r3
 8004e96:	3714      	adds	r7, #20
 8004e98:	46bd      	mov	sp, r7
 8004e9a:	bc80      	pop	{r7}
 8004e9c:	4770      	bx	lr
 8004e9e:	bf00      	nop
 8004ea0:	2000079c 	.word	0x2000079c

08004ea4 <EXTI0_IRQHandler>:
void EXTI0_IRQHandler(void)
{
 8004ea4:	b580      	push	{r7, lr}
 8004ea6:	af00      	add	r7, sp, #0
    if(glbl_PEXTICallbackFunctions[0] != NULL_PTR)
 8004ea8:	4b07      	ldr	r3, [pc, #28]	@ (8004ec8 <EXTI0_IRQHandler+0x24>)
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d002      	beq.n	8004eb6 <EXTI0_IRQHandler+0x12>
    {
        (glbl_PEXTICallbackFunctions[0])();
 8004eb0:	4b05      	ldr	r3, [pc, #20]	@ (8004ec8 <EXTI0_IRQHandler+0x24>)
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	4798      	blx	r3
    }
    else
    {
        /*Do nothing*/
    }
    SET_BIT((MEXTI -> PR), 0);
 8004eb6:	4b05      	ldr	r3, [pc, #20]	@ (8004ecc <EXTI0_IRQHandler+0x28>)
 8004eb8:	695b      	ldr	r3, [r3, #20]
 8004eba:	4a04      	ldr	r2, [pc, #16]	@ (8004ecc <EXTI0_IRQHandler+0x28>)
 8004ebc:	f043 0301 	orr.w	r3, r3, #1
 8004ec0:	6153      	str	r3, [r2, #20]
}
 8004ec2:	bf00      	nop
 8004ec4:	bd80      	pop	{r7, pc}
 8004ec6:	bf00      	nop
 8004ec8:	2000079c 	.word	0x2000079c
 8004ecc:	40010400 	.word	0x40010400

08004ed0 <EXTI1_IRQHandler>:
void EXTI1_IRQHandler(void)
{
 8004ed0:	b580      	push	{r7, lr}
 8004ed2:	af00      	add	r7, sp, #0
    if(glbl_PEXTICallbackFunctions[1] != NULL_PTR)
 8004ed4:	4b07      	ldr	r3, [pc, #28]	@ (8004ef4 <EXTI1_IRQHandler+0x24>)
 8004ed6:	685b      	ldr	r3, [r3, #4]
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	d002      	beq.n	8004ee2 <EXTI1_IRQHandler+0x12>
    {
        (glbl_PEXTICallbackFunctions[1])();
 8004edc:	4b05      	ldr	r3, [pc, #20]	@ (8004ef4 <EXTI1_IRQHandler+0x24>)
 8004ede:	685b      	ldr	r3, [r3, #4]
 8004ee0:	4798      	blx	r3
    }
    else
    {
        /*Do nothing*/
    }
    SET_BIT((MEXTI -> PR), 1);
 8004ee2:	4b05      	ldr	r3, [pc, #20]	@ (8004ef8 <EXTI1_IRQHandler+0x28>)
 8004ee4:	695b      	ldr	r3, [r3, #20]
 8004ee6:	4a04      	ldr	r2, [pc, #16]	@ (8004ef8 <EXTI1_IRQHandler+0x28>)
 8004ee8:	f043 0302 	orr.w	r3, r3, #2
 8004eec:	6153      	str	r3, [r2, #20]
}
 8004eee:	bf00      	nop
 8004ef0:	bd80      	pop	{r7, pc}
 8004ef2:	bf00      	nop
 8004ef4:	2000079c 	.word	0x2000079c
 8004ef8:	40010400 	.word	0x40010400

08004efc <EXTI2_IRQHandler>:
void EXTI2_IRQHandler(void)
{
 8004efc:	b580      	push	{r7, lr}
 8004efe:	af00      	add	r7, sp, #0
    if(glbl_PEXTICallbackFunctions[2] != NULL_PTR)
 8004f00:	4b07      	ldr	r3, [pc, #28]	@ (8004f20 <EXTI2_IRQHandler+0x24>)
 8004f02:	689b      	ldr	r3, [r3, #8]
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d002      	beq.n	8004f0e <EXTI2_IRQHandler+0x12>
    {
        (glbl_PEXTICallbackFunctions[2])();
 8004f08:	4b05      	ldr	r3, [pc, #20]	@ (8004f20 <EXTI2_IRQHandler+0x24>)
 8004f0a:	689b      	ldr	r3, [r3, #8]
 8004f0c:	4798      	blx	r3
    }
    else
    {
        /*Do nothing*/
    }
    SET_BIT((MEXTI -> PR), 2);
 8004f0e:	4b05      	ldr	r3, [pc, #20]	@ (8004f24 <EXTI2_IRQHandler+0x28>)
 8004f10:	695b      	ldr	r3, [r3, #20]
 8004f12:	4a04      	ldr	r2, [pc, #16]	@ (8004f24 <EXTI2_IRQHandler+0x28>)
 8004f14:	f043 0304 	orr.w	r3, r3, #4
 8004f18:	6153      	str	r3, [r2, #20]
}
 8004f1a:	bf00      	nop
 8004f1c:	bd80      	pop	{r7, pc}
 8004f1e:	bf00      	nop
 8004f20:	2000079c 	.word	0x2000079c
 8004f24:	40010400 	.word	0x40010400

08004f28 <EXTI3_IRQHandler>:
void EXTI3_IRQHandler(void)
{
 8004f28:	b580      	push	{r7, lr}
 8004f2a:	af00      	add	r7, sp, #0
    if(glbl_PEXTICallbackFunctions[3] != NULL_PTR)
 8004f2c:	4b07      	ldr	r3, [pc, #28]	@ (8004f4c <EXTI3_IRQHandler+0x24>)
 8004f2e:	68db      	ldr	r3, [r3, #12]
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d002      	beq.n	8004f3a <EXTI3_IRQHandler+0x12>
    {
        (glbl_PEXTICallbackFunctions[3])();
 8004f34:	4b05      	ldr	r3, [pc, #20]	@ (8004f4c <EXTI3_IRQHandler+0x24>)
 8004f36:	68db      	ldr	r3, [r3, #12]
 8004f38:	4798      	blx	r3
    }
    else
    {
        /*Do nothing*/
    }
    SET_BIT((MEXTI -> PR), 3);
 8004f3a:	4b05      	ldr	r3, [pc, #20]	@ (8004f50 <EXTI3_IRQHandler+0x28>)
 8004f3c:	695b      	ldr	r3, [r3, #20]
 8004f3e:	4a04      	ldr	r2, [pc, #16]	@ (8004f50 <EXTI3_IRQHandler+0x28>)
 8004f40:	f043 0308 	orr.w	r3, r3, #8
 8004f44:	6153      	str	r3, [r2, #20]
}
 8004f46:	bf00      	nop
 8004f48:	bd80      	pop	{r7, pc}
 8004f4a:	bf00      	nop
 8004f4c:	2000079c 	.word	0x2000079c
 8004f50:	40010400 	.word	0x40010400

08004f54 <EXTI4_IRQHandler>:
void EXTI4_IRQHandler(void)
{
 8004f54:	b580      	push	{r7, lr}
 8004f56:	af00      	add	r7, sp, #0
    if(glbl_PEXTICallbackFunctions[4] != NULL_PTR)
 8004f58:	4b07      	ldr	r3, [pc, #28]	@ (8004f78 <EXTI4_IRQHandler+0x24>)
 8004f5a:	691b      	ldr	r3, [r3, #16]
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d002      	beq.n	8004f66 <EXTI4_IRQHandler+0x12>
    {
        (glbl_PEXTICallbackFunctions[4])();
 8004f60:	4b05      	ldr	r3, [pc, #20]	@ (8004f78 <EXTI4_IRQHandler+0x24>)
 8004f62:	691b      	ldr	r3, [r3, #16]
 8004f64:	4798      	blx	r3
    }
    else
    {
        /*Do nothing*/
    }
    SET_BIT((MEXTI -> PR), 4);
 8004f66:	4b05      	ldr	r3, [pc, #20]	@ (8004f7c <EXTI4_IRQHandler+0x28>)
 8004f68:	695b      	ldr	r3, [r3, #20]
 8004f6a:	4a04      	ldr	r2, [pc, #16]	@ (8004f7c <EXTI4_IRQHandler+0x28>)
 8004f6c:	f043 0310 	orr.w	r3, r3, #16
 8004f70:	6153      	str	r3, [r2, #20]
}
 8004f72:	bf00      	nop
 8004f74:	bd80      	pop	{r7, pc}
 8004f76:	bf00      	nop
 8004f78:	2000079c 	.word	0x2000079c
 8004f7c:	40010400 	.word	0x40010400

08004f80 <EXTI9_5_IRQHandler>:
void EXTI9_5_IRQHandler(void)
{
 8004f80:	b580      	push	{r7, lr}
 8004f82:	af00      	add	r7, sp, #0
    if(GET_BIT((MEXTI->PR), 5))
 8004f84:	4b32      	ldr	r3, [pc, #200]	@ (8005050 <EXTI9_5_IRQHandler+0xd0>)
 8004f86:	695b      	ldr	r3, [r3, #20]
 8004f88:	f003 0320 	and.w	r3, r3, #32
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d00d      	beq.n	8004fac <EXTI9_5_IRQHandler+0x2c>
    {
        if(glbl_PEXTICallbackFunctions[5] != NULL_PTR)
 8004f90:	4b30      	ldr	r3, [pc, #192]	@ (8005054 <EXTI9_5_IRQHandler+0xd4>)
 8004f92:	695b      	ldr	r3, [r3, #20]
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	d002      	beq.n	8004f9e <EXTI9_5_IRQHandler+0x1e>
        {
            (glbl_PEXTICallbackFunctions[5])();
 8004f98:	4b2e      	ldr	r3, [pc, #184]	@ (8005054 <EXTI9_5_IRQHandler+0xd4>)
 8004f9a:	695b      	ldr	r3, [r3, #20]
 8004f9c:	4798      	blx	r3
        }
        else
        {
            /*Do nothing*/
        }
        SET_BIT((MEXTI -> PR), 5);
 8004f9e:	4b2c      	ldr	r3, [pc, #176]	@ (8005050 <EXTI9_5_IRQHandler+0xd0>)
 8004fa0:	695b      	ldr	r3, [r3, #20]
 8004fa2:	4a2b      	ldr	r2, [pc, #172]	@ (8005050 <EXTI9_5_IRQHandler+0xd0>)
 8004fa4:	f043 0320 	orr.w	r3, r3, #32
 8004fa8:	6153      	str	r3, [r2, #20]
    }
    else
    {
        /*Do nothing*/
    }
}
 8004faa:	e04e      	b.n	800504a <EXTI9_5_IRQHandler+0xca>
    else if(GET_BIT((MEXTI->PR), 6))
 8004fac:	4b28      	ldr	r3, [pc, #160]	@ (8005050 <EXTI9_5_IRQHandler+0xd0>)
 8004fae:	695b      	ldr	r3, [r3, #20]
 8004fb0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	d00d      	beq.n	8004fd4 <EXTI9_5_IRQHandler+0x54>
        if(glbl_PEXTICallbackFunctions[6] != NULL_PTR)
 8004fb8:	4b26      	ldr	r3, [pc, #152]	@ (8005054 <EXTI9_5_IRQHandler+0xd4>)
 8004fba:	699b      	ldr	r3, [r3, #24]
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d002      	beq.n	8004fc6 <EXTI9_5_IRQHandler+0x46>
            (glbl_PEXTICallbackFunctions[6])();
 8004fc0:	4b24      	ldr	r3, [pc, #144]	@ (8005054 <EXTI9_5_IRQHandler+0xd4>)
 8004fc2:	699b      	ldr	r3, [r3, #24]
 8004fc4:	4798      	blx	r3
        SET_BIT((MEXTI -> PR), 6);
 8004fc6:	4b22      	ldr	r3, [pc, #136]	@ (8005050 <EXTI9_5_IRQHandler+0xd0>)
 8004fc8:	695b      	ldr	r3, [r3, #20]
 8004fca:	4a21      	ldr	r2, [pc, #132]	@ (8005050 <EXTI9_5_IRQHandler+0xd0>)
 8004fcc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004fd0:	6153      	str	r3, [r2, #20]
}
 8004fd2:	e03a      	b.n	800504a <EXTI9_5_IRQHandler+0xca>
    else if(GET_BIT((MEXTI->PR), 7))
 8004fd4:	4b1e      	ldr	r3, [pc, #120]	@ (8005050 <EXTI9_5_IRQHandler+0xd0>)
 8004fd6:	695b      	ldr	r3, [r3, #20]
 8004fd8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d00d      	beq.n	8004ffc <EXTI9_5_IRQHandler+0x7c>
        if(glbl_PEXTICallbackFunctions[7] != NULL_PTR)
 8004fe0:	4b1c      	ldr	r3, [pc, #112]	@ (8005054 <EXTI9_5_IRQHandler+0xd4>)
 8004fe2:	69db      	ldr	r3, [r3, #28]
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	d002      	beq.n	8004fee <EXTI9_5_IRQHandler+0x6e>
            (glbl_PEXTICallbackFunctions[7])();
 8004fe8:	4b1a      	ldr	r3, [pc, #104]	@ (8005054 <EXTI9_5_IRQHandler+0xd4>)
 8004fea:	69db      	ldr	r3, [r3, #28]
 8004fec:	4798      	blx	r3
        SET_BIT((MEXTI -> PR), 7);
 8004fee:	4b18      	ldr	r3, [pc, #96]	@ (8005050 <EXTI9_5_IRQHandler+0xd0>)
 8004ff0:	695b      	ldr	r3, [r3, #20]
 8004ff2:	4a17      	ldr	r2, [pc, #92]	@ (8005050 <EXTI9_5_IRQHandler+0xd0>)
 8004ff4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004ff8:	6153      	str	r3, [r2, #20]
}
 8004ffa:	e026      	b.n	800504a <EXTI9_5_IRQHandler+0xca>
    else if(GET_BIT((MEXTI->PR), 8))
 8004ffc:	4b14      	ldr	r3, [pc, #80]	@ (8005050 <EXTI9_5_IRQHandler+0xd0>)
 8004ffe:	695b      	ldr	r3, [r3, #20]
 8005000:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005004:	2b00      	cmp	r3, #0
 8005006:	d00d      	beq.n	8005024 <EXTI9_5_IRQHandler+0xa4>
        if(glbl_PEXTICallbackFunctions[8] != NULL_PTR)
 8005008:	4b12      	ldr	r3, [pc, #72]	@ (8005054 <EXTI9_5_IRQHandler+0xd4>)
 800500a:	6a1b      	ldr	r3, [r3, #32]
 800500c:	2b00      	cmp	r3, #0
 800500e:	d002      	beq.n	8005016 <EXTI9_5_IRQHandler+0x96>
            (glbl_PEXTICallbackFunctions[8])();
 8005010:	4b10      	ldr	r3, [pc, #64]	@ (8005054 <EXTI9_5_IRQHandler+0xd4>)
 8005012:	6a1b      	ldr	r3, [r3, #32]
 8005014:	4798      	blx	r3
        SET_BIT((MEXTI -> PR), 8);
 8005016:	4b0e      	ldr	r3, [pc, #56]	@ (8005050 <EXTI9_5_IRQHandler+0xd0>)
 8005018:	695b      	ldr	r3, [r3, #20]
 800501a:	4a0d      	ldr	r2, [pc, #52]	@ (8005050 <EXTI9_5_IRQHandler+0xd0>)
 800501c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005020:	6153      	str	r3, [r2, #20]
}
 8005022:	e012      	b.n	800504a <EXTI9_5_IRQHandler+0xca>
    else if(GET_BIT((MEXTI->PR), 9))
 8005024:	4b0a      	ldr	r3, [pc, #40]	@ (8005050 <EXTI9_5_IRQHandler+0xd0>)
 8005026:	695b      	ldr	r3, [r3, #20]
 8005028:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800502c:	2b00      	cmp	r3, #0
 800502e:	d00c      	beq.n	800504a <EXTI9_5_IRQHandler+0xca>
        if(glbl_PEXTICallbackFunctions[9] != NULL_PTR)
 8005030:	4b08      	ldr	r3, [pc, #32]	@ (8005054 <EXTI9_5_IRQHandler+0xd4>)
 8005032:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005034:	2b00      	cmp	r3, #0
 8005036:	d002      	beq.n	800503e <EXTI9_5_IRQHandler+0xbe>
            (glbl_PEXTICallbackFunctions[9])();
 8005038:	4b06      	ldr	r3, [pc, #24]	@ (8005054 <EXTI9_5_IRQHandler+0xd4>)
 800503a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800503c:	4798      	blx	r3
        SET_BIT((MEXTI -> PR), 9);
 800503e:	4b04      	ldr	r3, [pc, #16]	@ (8005050 <EXTI9_5_IRQHandler+0xd0>)
 8005040:	695b      	ldr	r3, [r3, #20]
 8005042:	4a03      	ldr	r2, [pc, #12]	@ (8005050 <EXTI9_5_IRQHandler+0xd0>)
 8005044:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005048:	6153      	str	r3, [r2, #20]
}
 800504a:	bf00      	nop
 800504c:	bd80      	pop	{r7, pc}
 800504e:	bf00      	nop
 8005050:	40010400 	.word	0x40010400
 8005054:	2000079c 	.word	0x2000079c

08005058 <EXTI15_10_IRQHandler>:
void EXTI15_10_IRQHandler(void)
{
 8005058:	b580      	push	{r7, lr}
 800505a:	af00      	add	r7, sp, #0
    if(GET_BIT((MEXTI->PR), 10))
 800505c:	4b3c      	ldr	r3, [pc, #240]	@ (8005150 <EXTI15_10_IRQHandler+0xf8>)
 800505e:	695b      	ldr	r3, [r3, #20]
 8005060:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005064:	2b00      	cmp	r3, #0
 8005066:	d00d      	beq.n	8005084 <EXTI15_10_IRQHandler+0x2c>
    {
        if(glbl_PEXTICallbackFunctions[10] != NULL_PTR)
 8005068:	4b3a      	ldr	r3, [pc, #232]	@ (8005154 <EXTI15_10_IRQHandler+0xfc>)
 800506a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800506c:	2b00      	cmp	r3, #0
 800506e:	d002      	beq.n	8005076 <EXTI15_10_IRQHandler+0x1e>
        {
            (glbl_PEXTICallbackFunctions[10])();
 8005070:	4b38      	ldr	r3, [pc, #224]	@ (8005154 <EXTI15_10_IRQHandler+0xfc>)
 8005072:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005074:	4798      	blx	r3
        }
        else
        {
            /*Do nothing*/
        }
        SET_BIT((MEXTI -> PR), 10);
 8005076:	4b36      	ldr	r3, [pc, #216]	@ (8005150 <EXTI15_10_IRQHandler+0xf8>)
 8005078:	695b      	ldr	r3, [r3, #20]
 800507a:	4a35      	ldr	r2, [pc, #212]	@ (8005150 <EXTI15_10_IRQHandler+0xf8>)
 800507c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005080:	6153      	str	r3, [r2, #20]
    }
    else
    {
        /*Do nothing*/
    }
 8005082:	e062      	b.n	800514a <EXTI15_10_IRQHandler+0xf2>
    else if(GET_BIT((MEXTI->PR), 11))
 8005084:	4b32      	ldr	r3, [pc, #200]	@ (8005150 <EXTI15_10_IRQHandler+0xf8>)
 8005086:	695b      	ldr	r3, [r3, #20]
 8005088:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800508c:	2b00      	cmp	r3, #0
 800508e:	d00d      	beq.n	80050ac <EXTI15_10_IRQHandler+0x54>
        if(glbl_PEXTICallbackFunctions[11] != NULL_PTR)
 8005090:	4b30      	ldr	r3, [pc, #192]	@ (8005154 <EXTI15_10_IRQHandler+0xfc>)
 8005092:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005094:	2b00      	cmp	r3, #0
 8005096:	d002      	beq.n	800509e <EXTI15_10_IRQHandler+0x46>
            (glbl_PEXTICallbackFunctions[11])();
 8005098:	4b2e      	ldr	r3, [pc, #184]	@ (8005154 <EXTI15_10_IRQHandler+0xfc>)
 800509a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800509c:	4798      	blx	r3
        SET_BIT((MEXTI -> PR), 11);
 800509e:	4b2c      	ldr	r3, [pc, #176]	@ (8005150 <EXTI15_10_IRQHandler+0xf8>)
 80050a0:	695b      	ldr	r3, [r3, #20]
 80050a2:	4a2b      	ldr	r2, [pc, #172]	@ (8005150 <EXTI15_10_IRQHandler+0xf8>)
 80050a4:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80050a8:	6153      	str	r3, [r2, #20]
 80050aa:	e04e      	b.n	800514a <EXTI15_10_IRQHandler+0xf2>
    else if(GET_BIT((MEXTI->PR), 12))
 80050ac:	4b28      	ldr	r3, [pc, #160]	@ (8005150 <EXTI15_10_IRQHandler+0xf8>)
 80050ae:	695b      	ldr	r3, [r3, #20]
 80050b0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d00d      	beq.n	80050d4 <EXTI15_10_IRQHandler+0x7c>
        if(glbl_PEXTICallbackFunctions[12] != NULL_PTR)
 80050b8:	4b26      	ldr	r3, [pc, #152]	@ (8005154 <EXTI15_10_IRQHandler+0xfc>)
 80050ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d002      	beq.n	80050c6 <EXTI15_10_IRQHandler+0x6e>
            (glbl_PEXTICallbackFunctions[12])();
 80050c0:	4b24      	ldr	r3, [pc, #144]	@ (8005154 <EXTI15_10_IRQHandler+0xfc>)
 80050c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80050c4:	4798      	blx	r3
        SET_BIT((MEXTI -> PR), 12);
 80050c6:	4b22      	ldr	r3, [pc, #136]	@ (8005150 <EXTI15_10_IRQHandler+0xf8>)
 80050c8:	695b      	ldr	r3, [r3, #20]
 80050ca:	4a21      	ldr	r2, [pc, #132]	@ (8005150 <EXTI15_10_IRQHandler+0xf8>)
 80050cc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80050d0:	6153      	str	r3, [r2, #20]
 80050d2:	e03a      	b.n	800514a <EXTI15_10_IRQHandler+0xf2>
    else if(GET_BIT((MEXTI->PR), 13))
 80050d4:	4b1e      	ldr	r3, [pc, #120]	@ (8005150 <EXTI15_10_IRQHandler+0xf8>)
 80050d6:	695b      	ldr	r3, [r3, #20]
 80050d8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80050dc:	2b00      	cmp	r3, #0
 80050de:	d00d      	beq.n	80050fc <EXTI15_10_IRQHandler+0xa4>
        if(glbl_PEXTICallbackFunctions[13] != NULL_PTR)
 80050e0:	4b1c      	ldr	r3, [pc, #112]	@ (8005154 <EXTI15_10_IRQHandler+0xfc>)
 80050e2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d002      	beq.n	80050ee <EXTI15_10_IRQHandler+0x96>
            (glbl_PEXTICallbackFunctions[13])();
 80050e8:	4b1a      	ldr	r3, [pc, #104]	@ (8005154 <EXTI15_10_IRQHandler+0xfc>)
 80050ea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80050ec:	4798      	blx	r3
        SET_BIT((MEXTI -> PR), 13);
 80050ee:	4b18      	ldr	r3, [pc, #96]	@ (8005150 <EXTI15_10_IRQHandler+0xf8>)
 80050f0:	695b      	ldr	r3, [r3, #20]
 80050f2:	4a17      	ldr	r2, [pc, #92]	@ (8005150 <EXTI15_10_IRQHandler+0xf8>)
 80050f4:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80050f8:	6153      	str	r3, [r2, #20]
 80050fa:	e026      	b.n	800514a <EXTI15_10_IRQHandler+0xf2>
    else if(GET_BIT((MEXTI->PR), 14))
 80050fc:	4b14      	ldr	r3, [pc, #80]	@ (8005150 <EXTI15_10_IRQHandler+0xf8>)
 80050fe:	695b      	ldr	r3, [r3, #20]
 8005100:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005104:	2b00      	cmp	r3, #0
 8005106:	d00d      	beq.n	8005124 <EXTI15_10_IRQHandler+0xcc>
        if(glbl_PEXTICallbackFunctions[14] != NULL_PTR)
 8005108:	4b12      	ldr	r3, [pc, #72]	@ (8005154 <EXTI15_10_IRQHandler+0xfc>)
 800510a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800510c:	2b00      	cmp	r3, #0
 800510e:	d002      	beq.n	8005116 <EXTI15_10_IRQHandler+0xbe>
            (glbl_PEXTICallbackFunctions[14])();
 8005110:	4b10      	ldr	r3, [pc, #64]	@ (8005154 <EXTI15_10_IRQHandler+0xfc>)
 8005112:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005114:	4798      	blx	r3
        SET_BIT((MEXTI -> PR), 14);
 8005116:	4b0e      	ldr	r3, [pc, #56]	@ (8005150 <EXTI15_10_IRQHandler+0xf8>)
 8005118:	695b      	ldr	r3, [r3, #20]
 800511a:	4a0d      	ldr	r2, [pc, #52]	@ (8005150 <EXTI15_10_IRQHandler+0xf8>)
 800511c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005120:	6153      	str	r3, [r2, #20]
 8005122:	e012      	b.n	800514a <EXTI15_10_IRQHandler+0xf2>
    else if(GET_BIT((MEXTI->PR), 15))
 8005124:	4b0a      	ldr	r3, [pc, #40]	@ (8005150 <EXTI15_10_IRQHandler+0xf8>)
 8005126:	695b      	ldr	r3, [r3, #20]
 8005128:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800512c:	2b00      	cmp	r3, #0
 800512e:	d00c      	beq.n	800514a <EXTI15_10_IRQHandler+0xf2>
        if(glbl_PEXTICallbackFunctions[15] != NULL_PTR)
 8005130:	4b08      	ldr	r3, [pc, #32]	@ (8005154 <EXTI15_10_IRQHandler+0xfc>)
 8005132:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005134:	2b00      	cmp	r3, #0
 8005136:	d002      	beq.n	800513e <EXTI15_10_IRQHandler+0xe6>
            (glbl_PEXTICallbackFunctions[15])();
 8005138:	4b06      	ldr	r3, [pc, #24]	@ (8005154 <EXTI15_10_IRQHandler+0xfc>)
 800513a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800513c:	4798      	blx	r3
        SET_BIT((MEXTI -> PR), 15);
 800513e:	4b04      	ldr	r3, [pc, #16]	@ (8005150 <EXTI15_10_IRQHandler+0xf8>)
 8005140:	695b      	ldr	r3, [r3, #20]
 8005142:	4a03      	ldr	r2, [pc, #12]	@ (8005150 <EXTI15_10_IRQHandler+0xf8>)
 8005144:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005148:	6153      	str	r3, [r2, #20]
 800514a:	bf00      	nop
 800514c:	bd80      	pop	{r7, pc}
 800514e:	bf00      	nop
 8005150:	40010400 	.word	0x40010400
 8005154:	2000079c 	.word	0x2000079c

08005158 <MGPIO_SetPinMode>:
 * @return Std_ReturnType
 * @retval E_OK: Pin Mode has been set successfully
 * @retval E_NOT_OK: Pin mode has not been set 
 */
Std_ReturnType MGPIO_SetPinMode(uint8 Copy_uint8PortID, uint8 Copy_uint8PinID, uint8 Copy_uint8PinMode)
{
 8005158:	b480      	push	{r7}
 800515a:	b085      	sub	sp, #20
 800515c:	af00      	add	r7, sp, #0
 800515e:	4603      	mov	r3, r0
 8005160:	71fb      	strb	r3, [r7, #7]
 8005162:	460b      	mov	r3, r1
 8005164:	71bb      	strb	r3, [r7, #6]
 8005166:	4613      	mov	r3, r2
 8005168:	717b      	strb	r3, [r7, #5]
    Std_ReturnType Loc_uint8FuncStatus = E_NOT_OK;
 800516a:	2301      	movs	r3, #1
 800516c:	73fb      	strb	r3, [r7, #15]

    switch(Copy_uint8PortID)
 800516e:	79fb      	ldrb	r3, [r7, #7]
 8005170:	2b02      	cmp	r3, #2
 8005172:	f000 8081 	beq.w	8005278 <MGPIO_SetPinMode+0x120>
 8005176:	2b02      	cmp	r3, #2
 8005178:	f300 80ba 	bgt.w	80052f0 <MGPIO_SetPinMode+0x198>
 800517c:	2b00      	cmp	r3, #0
 800517e:	d002      	beq.n	8005186 <MGPIO_SetPinMode+0x2e>
 8005180:	2b01      	cmp	r3, #1
 8005182:	d03d      	beq.n	8005200 <MGPIO_SetPinMode+0xa8>
 8005184:	e0b4      	b.n	80052f0 <MGPIO_SetPinMode+0x198>
    {
        case MGPIO_PORTA:
        {
            if(Copy_uint8PinID <= MGPIO_PIN7)
 8005186:	79bb      	ldrb	r3, [r7, #6]
 8005188:	2b07      	cmp	r3, #7
 800518a:	d819      	bhi.n	80051c0 <MGPIO_SetPinMode+0x68>
            {
                MGPIOA_CRL &= ~((0b1111) << (4 * Copy_uint8PinID));
 800518c:	4b5f      	ldr	r3, [pc, #380]	@ (800530c <MGPIO_SetPinMode+0x1b4>)
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	79ba      	ldrb	r2, [r7, #6]
 8005192:	0092      	lsls	r2, r2, #2
 8005194:	210f      	movs	r1, #15
 8005196:	fa01 f202 	lsl.w	r2, r1, r2
 800519a:	43d2      	mvns	r2, r2
 800519c:	4611      	mov	r1, r2
 800519e:	4a5b      	ldr	r2, [pc, #364]	@ (800530c <MGPIO_SetPinMode+0x1b4>)
 80051a0:	400b      	ands	r3, r1
 80051a2:	6013      	str	r3, [r2, #0]
                MGPIOA_CRL |= ((Copy_uint8PinMode) << (4 * Copy_uint8PinID));
 80051a4:	4b59      	ldr	r3, [pc, #356]	@ (800530c <MGPIO_SetPinMode+0x1b4>)
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	7979      	ldrb	r1, [r7, #5]
 80051aa:	79ba      	ldrb	r2, [r7, #6]
 80051ac:	0092      	lsls	r2, r2, #2
 80051ae:	fa01 f202 	lsl.w	r2, r1, r2
 80051b2:	4611      	mov	r1, r2
 80051b4:	4a55      	ldr	r2, [pc, #340]	@ (800530c <MGPIO_SetPinMode+0x1b4>)
 80051b6:	430b      	orrs	r3, r1
 80051b8:	6013      	str	r3, [r2, #0]
                Loc_uint8FuncStatus = E_OK;
 80051ba:	2300      	movs	r3, #0
 80051bc:	73fb      	strb	r3, [r7, #15]
            {
                MGPIOA_CRH &= ~((0b1111) << (4 * (Copy_uint8PinID - 8)));
                MGPIOA_CRH |= ((Copy_uint8PinMode) << (4 * (Copy_uint8PinID - 8)));
                Loc_uint8FuncStatus = E_OK;
            }
            break;
 80051be:	e09a      	b.n	80052f6 <MGPIO_SetPinMode+0x19e>
            else if(Copy_uint8PinID <= MGPIO_PIN15)
 80051c0:	79bb      	ldrb	r3, [r7, #6]
 80051c2:	2b0f      	cmp	r3, #15
 80051c4:	f200 8097 	bhi.w	80052f6 <MGPIO_SetPinMode+0x19e>
                MGPIOA_CRH &= ~((0b1111) << (4 * (Copy_uint8PinID - 8)));
 80051c8:	4b51      	ldr	r3, [pc, #324]	@ (8005310 <MGPIO_SetPinMode+0x1b8>)
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	79ba      	ldrb	r2, [r7, #6]
 80051ce:	3a08      	subs	r2, #8
 80051d0:	0092      	lsls	r2, r2, #2
 80051d2:	210f      	movs	r1, #15
 80051d4:	fa01 f202 	lsl.w	r2, r1, r2
 80051d8:	43d2      	mvns	r2, r2
 80051da:	4611      	mov	r1, r2
 80051dc:	4a4c      	ldr	r2, [pc, #304]	@ (8005310 <MGPIO_SetPinMode+0x1b8>)
 80051de:	400b      	ands	r3, r1
 80051e0:	6013      	str	r3, [r2, #0]
                MGPIOA_CRH |= ((Copy_uint8PinMode) << (4 * (Copy_uint8PinID - 8)));
 80051e2:	4b4b      	ldr	r3, [pc, #300]	@ (8005310 <MGPIO_SetPinMode+0x1b8>)
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	7979      	ldrb	r1, [r7, #5]
 80051e8:	79ba      	ldrb	r2, [r7, #6]
 80051ea:	3a08      	subs	r2, #8
 80051ec:	0092      	lsls	r2, r2, #2
 80051ee:	fa01 f202 	lsl.w	r2, r1, r2
 80051f2:	4611      	mov	r1, r2
 80051f4:	4a46      	ldr	r2, [pc, #280]	@ (8005310 <MGPIO_SetPinMode+0x1b8>)
 80051f6:	430b      	orrs	r3, r1
 80051f8:	6013      	str	r3, [r2, #0]
                Loc_uint8FuncStatus = E_OK;
 80051fa:	2300      	movs	r3, #0
 80051fc:	73fb      	strb	r3, [r7, #15]
            break;
 80051fe:	e07a      	b.n	80052f6 <MGPIO_SetPinMode+0x19e>
        }
        case MGPIO_PORTB:
        {
            if(Copy_uint8PinID <= MGPIO_PIN7)
 8005200:	79bb      	ldrb	r3, [r7, #6]
 8005202:	2b07      	cmp	r3, #7
 8005204:	d819      	bhi.n	800523a <MGPIO_SetPinMode+0xe2>
            {
                MGPIOB_CRL &= ~((0b1111) << (4 * Copy_uint8PinID));
 8005206:	4b43      	ldr	r3, [pc, #268]	@ (8005314 <MGPIO_SetPinMode+0x1bc>)
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	79ba      	ldrb	r2, [r7, #6]
 800520c:	0092      	lsls	r2, r2, #2
 800520e:	210f      	movs	r1, #15
 8005210:	fa01 f202 	lsl.w	r2, r1, r2
 8005214:	43d2      	mvns	r2, r2
 8005216:	4611      	mov	r1, r2
 8005218:	4a3e      	ldr	r2, [pc, #248]	@ (8005314 <MGPIO_SetPinMode+0x1bc>)
 800521a:	400b      	ands	r3, r1
 800521c:	6013      	str	r3, [r2, #0]
                MGPIOB_CRL |= ((Copy_uint8PinMode) << (4 * Copy_uint8PinID));
 800521e:	4b3d      	ldr	r3, [pc, #244]	@ (8005314 <MGPIO_SetPinMode+0x1bc>)
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	7979      	ldrb	r1, [r7, #5]
 8005224:	79ba      	ldrb	r2, [r7, #6]
 8005226:	0092      	lsls	r2, r2, #2
 8005228:	fa01 f202 	lsl.w	r2, r1, r2
 800522c:	4611      	mov	r1, r2
 800522e:	4a39      	ldr	r2, [pc, #228]	@ (8005314 <MGPIO_SetPinMode+0x1bc>)
 8005230:	430b      	orrs	r3, r1
 8005232:	6013      	str	r3, [r2, #0]
                Loc_uint8FuncStatus = E_OK;
 8005234:	2300      	movs	r3, #0
 8005236:	73fb      	strb	r3, [r7, #15]
            {
                MGPIOB_CRH &= ~((0b1111) << (4 * (Copy_uint8PinID - 8)));
                MGPIOB_CRH |= ((Copy_uint8PinMode) << (4 * (Copy_uint8PinID - 8)));
                Loc_uint8FuncStatus = E_OK;
            }
            break;
 8005238:	e05f      	b.n	80052fa <MGPIO_SetPinMode+0x1a2>
            else if(Copy_uint8PinID <= MGPIO_PIN15)
 800523a:	79bb      	ldrb	r3, [r7, #6]
 800523c:	2b0f      	cmp	r3, #15
 800523e:	d85c      	bhi.n	80052fa <MGPIO_SetPinMode+0x1a2>
                MGPIOB_CRH &= ~((0b1111) << (4 * (Copy_uint8PinID - 8)));
 8005240:	4b35      	ldr	r3, [pc, #212]	@ (8005318 <MGPIO_SetPinMode+0x1c0>)
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	79ba      	ldrb	r2, [r7, #6]
 8005246:	3a08      	subs	r2, #8
 8005248:	0092      	lsls	r2, r2, #2
 800524a:	210f      	movs	r1, #15
 800524c:	fa01 f202 	lsl.w	r2, r1, r2
 8005250:	43d2      	mvns	r2, r2
 8005252:	4611      	mov	r1, r2
 8005254:	4a30      	ldr	r2, [pc, #192]	@ (8005318 <MGPIO_SetPinMode+0x1c0>)
 8005256:	400b      	ands	r3, r1
 8005258:	6013      	str	r3, [r2, #0]
                MGPIOB_CRH |= ((Copy_uint8PinMode) << (4 * (Copy_uint8PinID - 8)));
 800525a:	4b2f      	ldr	r3, [pc, #188]	@ (8005318 <MGPIO_SetPinMode+0x1c0>)
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	7979      	ldrb	r1, [r7, #5]
 8005260:	79ba      	ldrb	r2, [r7, #6]
 8005262:	3a08      	subs	r2, #8
 8005264:	0092      	lsls	r2, r2, #2
 8005266:	fa01 f202 	lsl.w	r2, r1, r2
 800526a:	4611      	mov	r1, r2
 800526c:	4a2a      	ldr	r2, [pc, #168]	@ (8005318 <MGPIO_SetPinMode+0x1c0>)
 800526e:	430b      	orrs	r3, r1
 8005270:	6013      	str	r3, [r2, #0]
                Loc_uint8FuncStatus = E_OK;
 8005272:	2300      	movs	r3, #0
 8005274:	73fb      	strb	r3, [r7, #15]
            break;
 8005276:	e040      	b.n	80052fa <MGPIO_SetPinMode+0x1a2>
        }
        case MGPIO_PORTC:
        {
            if(Copy_uint8PinID <= MGPIO_PIN7)
 8005278:	79bb      	ldrb	r3, [r7, #6]
 800527a:	2b07      	cmp	r3, #7
 800527c:	d819      	bhi.n	80052b2 <MGPIO_SetPinMode+0x15a>
            {
                MGPIOC_CRL &= ~((0b1111) << (4 * Copy_uint8PinID));
 800527e:	4b27      	ldr	r3, [pc, #156]	@ (800531c <MGPIO_SetPinMode+0x1c4>)
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	79ba      	ldrb	r2, [r7, #6]
 8005284:	0092      	lsls	r2, r2, #2
 8005286:	210f      	movs	r1, #15
 8005288:	fa01 f202 	lsl.w	r2, r1, r2
 800528c:	43d2      	mvns	r2, r2
 800528e:	4611      	mov	r1, r2
 8005290:	4a22      	ldr	r2, [pc, #136]	@ (800531c <MGPIO_SetPinMode+0x1c4>)
 8005292:	400b      	ands	r3, r1
 8005294:	6013      	str	r3, [r2, #0]
                MGPIOC_CRL |= ((Copy_uint8PinMode) << (4 * Copy_uint8PinID));
 8005296:	4b21      	ldr	r3, [pc, #132]	@ (800531c <MGPIO_SetPinMode+0x1c4>)
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	7979      	ldrb	r1, [r7, #5]
 800529c:	79ba      	ldrb	r2, [r7, #6]
 800529e:	0092      	lsls	r2, r2, #2
 80052a0:	fa01 f202 	lsl.w	r2, r1, r2
 80052a4:	4611      	mov	r1, r2
 80052a6:	4a1d      	ldr	r2, [pc, #116]	@ (800531c <MGPIO_SetPinMode+0x1c4>)
 80052a8:	430b      	orrs	r3, r1
 80052aa:	6013      	str	r3, [r2, #0]
                Loc_uint8FuncStatus = E_OK;
 80052ac:	2300      	movs	r3, #0
 80052ae:	73fb      	strb	r3, [r7, #15]

                MGPIOC_CRH &= ~((0b1111) << (4 * (Copy_uint8PinID - 8)));
                MGPIOC_CRH |= ((Copy_uint8PinMode) << (4 * (Copy_uint8PinID - 8)));
                Loc_uint8FuncStatus = E_OK;
            }
            break;
 80052b0:	e025      	b.n	80052fe <MGPIO_SetPinMode+0x1a6>
            else if(Copy_uint8PinID <= MGPIO_PIN15)
 80052b2:	79bb      	ldrb	r3, [r7, #6]
 80052b4:	2b0f      	cmp	r3, #15
 80052b6:	d822      	bhi.n	80052fe <MGPIO_SetPinMode+0x1a6>
                MGPIOC_CRH &= ~((0b1111) << (4 * (Copy_uint8PinID - 8)));
 80052b8:	4b19      	ldr	r3, [pc, #100]	@ (8005320 <MGPIO_SetPinMode+0x1c8>)
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	79ba      	ldrb	r2, [r7, #6]
 80052be:	3a08      	subs	r2, #8
 80052c0:	0092      	lsls	r2, r2, #2
 80052c2:	210f      	movs	r1, #15
 80052c4:	fa01 f202 	lsl.w	r2, r1, r2
 80052c8:	43d2      	mvns	r2, r2
 80052ca:	4611      	mov	r1, r2
 80052cc:	4a14      	ldr	r2, [pc, #80]	@ (8005320 <MGPIO_SetPinMode+0x1c8>)
 80052ce:	400b      	ands	r3, r1
 80052d0:	6013      	str	r3, [r2, #0]
                MGPIOC_CRH |= ((Copy_uint8PinMode) << (4 * (Copy_uint8PinID - 8)));
 80052d2:	4b13      	ldr	r3, [pc, #76]	@ (8005320 <MGPIO_SetPinMode+0x1c8>)
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	7979      	ldrb	r1, [r7, #5]
 80052d8:	79ba      	ldrb	r2, [r7, #6]
 80052da:	3a08      	subs	r2, #8
 80052dc:	0092      	lsls	r2, r2, #2
 80052de:	fa01 f202 	lsl.w	r2, r1, r2
 80052e2:	4611      	mov	r1, r2
 80052e4:	4a0e      	ldr	r2, [pc, #56]	@ (8005320 <MGPIO_SetPinMode+0x1c8>)
 80052e6:	430b      	orrs	r3, r1
 80052e8:	6013      	str	r3, [r2, #0]
                Loc_uint8FuncStatus = E_OK;
 80052ea:	2300      	movs	r3, #0
 80052ec:	73fb      	strb	r3, [r7, #15]
            break;
 80052ee:	e006      	b.n	80052fe <MGPIO_SetPinMode+0x1a6>
        }
        default:
        {
            Loc_uint8FuncStatus = E_NOT_OK;
 80052f0:	2301      	movs	r3, #1
 80052f2:	73fb      	strb	r3, [r7, #15]
            break;
 80052f4:	e004      	b.n	8005300 <MGPIO_SetPinMode+0x1a8>
            break;
 80052f6:	bf00      	nop
 80052f8:	e002      	b.n	8005300 <MGPIO_SetPinMode+0x1a8>
            break;
 80052fa:	bf00      	nop
 80052fc:	e000      	b.n	8005300 <MGPIO_SetPinMode+0x1a8>
            break;
 80052fe:	bf00      	nop
        }
    }
    return Loc_uint8FuncStatus;
 8005300:	7bfb      	ldrb	r3, [r7, #15]
}
 8005302:	4618      	mov	r0, r3
 8005304:	3714      	adds	r7, #20
 8005306:	46bd      	mov	sp, r7
 8005308:	bc80      	pop	{r7}
 800530a:	4770      	bx	lr
 800530c:	40010800 	.word	0x40010800
 8005310:	40010804 	.word	0x40010804
 8005314:	40010c00 	.word	0x40010c00
 8005318:	40010c04 	.word	0x40010c04
 800531c:	40011000 	.word	0x40011000
 8005320:	40011004 	.word	0x40011004

08005324 <MGPIO_SetPinValue>:
 * @return Std_ReturnType
 * @retval E_OK: Pin Value has been set successfully
 * @retval E_NOT_OK: Pin Value has not been set
 */
Std_ReturnType MGPIO_SetPinValue(uint8 Copy_uint8PortID, uint8 Copy_uint8PinID, uint8 Copy_uint8PinValue)
{
 8005324:	b480      	push	{r7}
 8005326:	b085      	sub	sp, #20
 8005328:	af00      	add	r7, sp, #0
 800532a:	4603      	mov	r3, r0
 800532c:	71fb      	strb	r3, [r7, #7]
 800532e:	460b      	mov	r3, r1
 8005330:	71bb      	strb	r3, [r7, #6]
 8005332:	4613      	mov	r3, r2
 8005334:	717b      	strb	r3, [r7, #5]
    Std_ReturnType Loc_uint8FuncStatus = E_NOT_OK;
 8005336:	2301      	movs	r3, #1
 8005338:	73fb      	strb	r3, [r7, #15]
    if((Copy_uint8PortID <= MGPIO_PORTC) && (Copy_uint8PinID <= MGPIO_PIN15))
 800533a:	79fb      	ldrb	r3, [r7, #7]
 800533c:	2b02      	cmp	r3, #2
 800533e:	d87c      	bhi.n	800543a <MGPIO_SetPinValue+0x116>
 8005340:	79bb      	ldrb	r3, [r7, #6]
 8005342:	2b0f      	cmp	r3, #15
 8005344:	d879      	bhi.n	800543a <MGPIO_SetPinValue+0x116>
    {
        switch (Copy_uint8PortID)
 8005346:	79fb      	ldrb	r3, [r7, #7]
 8005348:	2b02      	cmp	r3, #2
 800534a:	d04e      	beq.n	80053ea <MGPIO_SetPinValue+0xc6>
 800534c:	2b02      	cmp	r3, #2
 800534e:	dc70      	bgt.n	8005432 <MGPIO_SetPinValue+0x10e>
 8005350:	2b00      	cmp	r3, #0
 8005352:	d002      	beq.n	800535a <MGPIO_SetPinValue+0x36>
 8005354:	2b01      	cmp	r3, #1
 8005356:	d024      	beq.n	80053a2 <MGPIO_SetPinValue+0x7e>
 8005358:	e06b      	b.n	8005432 <MGPIO_SetPinValue+0x10e>
        {
            case MGPIO_PORTA:
            {
                if(Copy_uint8PinValue == MGPIO_HIGH)
 800535a:	797b      	ldrb	r3, [r7, #5]
 800535c:	2b01      	cmp	r3, #1
 800535e:	d10c      	bne.n	800537a <MGPIO_SetPinValue+0x56>
                {
                    SET_BIT(MGPIOA_ODR, Copy_uint8PinID);
 8005360:	4b3a      	ldr	r3, [pc, #232]	@ (800544c <MGPIO_SetPinValue+0x128>)
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	79ba      	ldrb	r2, [r7, #6]
 8005366:	2101      	movs	r1, #1
 8005368:	fa01 f202 	lsl.w	r2, r1, r2
 800536c:	4611      	mov	r1, r2
 800536e:	4a37      	ldr	r2, [pc, #220]	@ (800544c <MGPIO_SetPinValue+0x128>)
 8005370:	430b      	orrs	r3, r1
 8005372:	6013      	str	r3, [r2, #0]
                    Loc_uint8FuncStatus = E_OK;
 8005374:	2300      	movs	r3, #0
 8005376:	73fb      	strb	r3, [r7, #15]
                }
                else
                {
                    Loc_uint8FuncStatus = E_NOT_OK;
                }
                break;
 8005378:	e05e      	b.n	8005438 <MGPIO_SetPinValue+0x114>
                else if(Copy_uint8PinValue == MGPIO_LOW)
 800537a:	797b      	ldrb	r3, [r7, #5]
 800537c:	2b00      	cmp	r3, #0
 800537e:	d10d      	bne.n	800539c <MGPIO_SetPinValue+0x78>
                    CLR_BIT(MGPIOA_ODR, Copy_uint8PinID);
 8005380:	4b32      	ldr	r3, [pc, #200]	@ (800544c <MGPIO_SetPinValue+0x128>)
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	79ba      	ldrb	r2, [r7, #6]
 8005386:	2101      	movs	r1, #1
 8005388:	fa01 f202 	lsl.w	r2, r1, r2
 800538c:	43d2      	mvns	r2, r2
 800538e:	4611      	mov	r1, r2
 8005390:	4a2e      	ldr	r2, [pc, #184]	@ (800544c <MGPIO_SetPinValue+0x128>)
 8005392:	400b      	ands	r3, r1
 8005394:	6013      	str	r3, [r2, #0]
                    Loc_uint8FuncStatus = E_OK;
 8005396:	2300      	movs	r3, #0
 8005398:	73fb      	strb	r3, [r7, #15]
                break;
 800539a:	e04d      	b.n	8005438 <MGPIO_SetPinValue+0x114>
                    Loc_uint8FuncStatus = E_NOT_OK;
 800539c:	2301      	movs	r3, #1
 800539e:	73fb      	strb	r3, [r7, #15]
                break;
 80053a0:	e04a      	b.n	8005438 <MGPIO_SetPinValue+0x114>
            }
            case MGPIO_PORTB:
            {
                if(Copy_uint8PinValue == MGPIO_HIGH)
 80053a2:	797b      	ldrb	r3, [r7, #5]
 80053a4:	2b01      	cmp	r3, #1
 80053a6:	d10c      	bne.n	80053c2 <MGPIO_SetPinValue+0x9e>
                {
                    SET_BIT(MGPIOB_ODR, Copy_uint8PinID);
 80053a8:	4b29      	ldr	r3, [pc, #164]	@ (8005450 <MGPIO_SetPinValue+0x12c>)
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	79ba      	ldrb	r2, [r7, #6]
 80053ae:	2101      	movs	r1, #1
 80053b0:	fa01 f202 	lsl.w	r2, r1, r2
 80053b4:	4611      	mov	r1, r2
 80053b6:	4a26      	ldr	r2, [pc, #152]	@ (8005450 <MGPIO_SetPinValue+0x12c>)
 80053b8:	430b      	orrs	r3, r1
 80053ba:	6013      	str	r3, [r2, #0]
                    Loc_uint8FuncStatus = E_OK;
 80053bc:	2300      	movs	r3, #0
 80053be:	73fb      	strb	r3, [r7, #15]
                }
                else
                {
                    Loc_uint8FuncStatus = E_NOT_OK;
                }
                break;
 80053c0:	e03a      	b.n	8005438 <MGPIO_SetPinValue+0x114>
                else if(Copy_uint8PinValue == MGPIO_LOW)
 80053c2:	797b      	ldrb	r3, [r7, #5]
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d10d      	bne.n	80053e4 <MGPIO_SetPinValue+0xc0>
                    CLR_BIT(MGPIOB_ODR, Copy_uint8PinID);
 80053c8:	4b21      	ldr	r3, [pc, #132]	@ (8005450 <MGPIO_SetPinValue+0x12c>)
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	79ba      	ldrb	r2, [r7, #6]
 80053ce:	2101      	movs	r1, #1
 80053d0:	fa01 f202 	lsl.w	r2, r1, r2
 80053d4:	43d2      	mvns	r2, r2
 80053d6:	4611      	mov	r1, r2
 80053d8:	4a1d      	ldr	r2, [pc, #116]	@ (8005450 <MGPIO_SetPinValue+0x12c>)
 80053da:	400b      	ands	r3, r1
 80053dc:	6013      	str	r3, [r2, #0]
                    Loc_uint8FuncStatus = E_OK;
 80053de:	2300      	movs	r3, #0
 80053e0:	73fb      	strb	r3, [r7, #15]
                break;
 80053e2:	e029      	b.n	8005438 <MGPIO_SetPinValue+0x114>
                    Loc_uint8FuncStatus = E_NOT_OK;
 80053e4:	2301      	movs	r3, #1
 80053e6:	73fb      	strb	r3, [r7, #15]
                break;
 80053e8:	e026      	b.n	8005438 <MGPIO_SetPinValue+0x114>
            }
            case MGPIO_PORTC:
            {
                if(Copy_uint8PinValue == MGPIO_HIGH)
 80053ea:	797b      	ldrb	r3, [r7, #5]
 80053ec:	2b01      	cmp	r3, #1
 80053ee:	d10c      	bne.n	800540a <MGPIO_SetPinValue+0xe6>
                {
                    SET_BIT(MGPIOC_ODR, Copy_uint8PinID);
 80053f0:	4b18      	ldr	r3, [pc, #96]	@ (8005454 <MGPIO_SetPinValue+0x130>)
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	79ba      	ldrb	r2, [r7, #6]
 80053f6:	2101      	movs	r1, #1
 80053f8:	fa01 f202 	lsl.w	r2, r1, r2
 80053fc:	4611      	mov	r1, r2
 80053fe:	4a15      	ldr	r2, [pc, #84]	@ (8005454 <MGPIO_SetPinValue+0x130>)
 8005400:	430b      	orrs	r3, r1
 8005402:	6013      	str	r3, [r2, #0]
                    Loc_uint8FuncStatus = E_OK;
 8005404:	2300      	movs	r3, #0
 8005406:	73fb      	strb	r3, [r7, #15]
                }
                else
                {
                    Loc_uint8FuncStatus = E_NOT_OK;
                }
                break;
 8005408:	e016      	b.n	8005438 <MGPIO_SetPinValue+0x114>
                else if(Copy_uint8PinValue == MGPIO_LOW)
 800540a:	797b      	ldrb	r3, [r7, #5]
 800540c:	2b00      	cmp	r3, #0
 800540e:	d10d      	bne.n	800542c <MGPIO_SetPinValue+0x108>
                    CLR_BIT(MGPIOC_ODR, Copy_uint8PinID);
 8005410:	4b10      	ldr	r3, [pc, #64]	@ (8005454 <MGPIO_SetPinValue+0x130>)
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	79ba      	ldrb	r2, [r7, #6]
 8005416:	2101      	movs	r1, #1
 8005418:	fa01 f202 	lsl.w	r2, r1, r2
 800541c:	43d2      	mvns	r2, r2
 800541e:	4611      	mov	r1, r2
 8005420:	4a0c      	ldr	r2, [pc, #48]	@ (8005454 <MGPIO_SetPinValue+0x130>)
 8005422:	400b      	ands	r3, r1
 8005424:	6013      	str	r3, [r2, #0]
                    Loc_uint8FuncStatus = E_OK;
 8005426:	2300      	movs	r3, #0
 8005428:	73fb      	strb	r3, [r7, #15]
                break;
 800542a:	e005      	b.n	8005438 <MGPIO_SetPinValue+0x114>
                    Loc_uint8FuncStatus = E_NOT_OK;
 800542c:	2301      	movs	r3, #1
 800542e:	73fb      	strb	r3, [r7, #15]
                break;
 8005430:	e002      	b.n	8005438 <MGPIO_SetPinValue+0x114>
            }
            default:
            {
                Loc_uint8FuncStatus = E_NOT_OK;
 8005432:	2301      	movs	r3, #1
 8005434:	73fb      	strb	r3, [r7, #15]
                break;
 8005436:	bf00      	nop
        switch (Copy_uint8PortID)
 8005438:	e001      	b.n	800543e <MGPIO_SetPinValue+0x11a>
            }
        }
    }
    else
    {
        Loc_uint8FuncStatus = E_NOT_OK;
 800543a:	2301      	movs	r3, #1
 800543c:	73fb      	strb	r3, [r7, #15]
    }
    return Loc_uint8FuncStatus;
 800543e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005440:	4618      	mov	r0, r3
 8005442:	3714      	adds	r7, #20
 8005444:	46bd      	mov	sp, r7
 8005446:	bc80      	pop	{r7}
 8005448:	4770      	bx	lr
 800544a:	bf00      	nop
 800544c:	4001080c 	.word	0x4001080c
 8005450:	40010c0c 	.word	0x40010c0c
 8005454:	4001100c 	.word	0x4001100c

08005458 <MGPIO_GetPinValue>:
 * @return Std_ReturnType
 * @retval E_OK: Pin Value has been read successfully
 * @retval E_NOT_OK: Pin Value has not been read
 */
Std_ReturnType MGPIO_GetPinValue(uint8 Copy_uint8PortID, uint8 Copy_uint8PinID, uint8* P_uint8PinValue)
{
 8005458:	b480      	push	{r7}
 800545a:	b085      	sub	sp, #20
 800545c:	af00      	add	r7, sp, #0
 800545e:	4603      	mov	r3, r0
 8005460:	603a      	str	r2, [r7, #0]
 8005462:	71fb      	strb	r3, [r7, #7]
 8005464:	460b      	mov	r3, r1
 8005466:	71bb      	strb	r3, [r7, #6]
    Std_ReturnType Loc_uint8FuncStatus = E_NOT_OK;
 8005468:	2301      	movs	r3, #1
 800546a:	73fb      	strb	r3, [r7, #15]

    if((P_uint8PinValue != NULL_PTR) && (Copy_uint8PortID <= MGPIO_PORTC) && (Copy_uint8PinID <= MGPIO_PIN15))
 800546c:	683b      	ldr	r3, [r7, #0]
 800546e:	2b00      	cmp	r3, #0
 8005470:	d03d      	beq.n	80054ee <MGPIO_GetPinValue+0x96>
 8005472:	79fb      	ldrb	r3, [r7, #7]
 8005474:	2b02      	cmp	r3, #2
 8005476:	d83a      	bhi.n	80054ee <MGPIO_GetPinValue+0x96>
 8005478:	79bb      	ldrb	r3, [r7, #6]
 800547a:	2b0f      	cmp	r3, #15
 800547c:	d837      	bhi.n	80054ee <MGPIO_GetPinValue+0x96>
    {
        switch(Copy_uint8PortID)
 800547e:	79fb      	ldrb	r3, [r7, #7]
 8005480:	2b02      	cmp	r3, #2
 8005482:	d022      	beq.n	80054ca <MGPIO_GetPinValue+0x72>
 8005484:	2b02      	cmp	r3, #2
 8005486:	dc2e      	bgt.n	80054e6 <MGPIO_GetPinValue+0x8e>
 8005488:	2b00      	cmp	r3, #0
 800548a:	d002      	beq.n	8005492 <MGPIO_GetPinValue+0x3a>
 800548c:	2b01      	cmp	r3, #1
 800548e:	d00e      	beq.n	80054ae <MGPIO_GetPinValue+0x56>
 8005490:	e029      	b.n	80054e6 <MGPIO_GetPinValue+0x8e>
        {
            case MGPIO_PORTA:
            {
                *P_uint8PinValue = GET_BIT(MGPIOA_IDR, Copy_uint8PinID);
 8005492:	4b1b      	ldr	r3, [pc, #108]	@ (8005500 <MGPIO_GetPinValue+0xa8>)
 8005494:	681a      	ldr	r2, [r3, #0]
 8005496:	79bb      	ldrb	r3, [r7, #6]
 8005498:	fa22 f303 	lsr.w	r3, r2, r3
 800549c:	b2db      	uxtb	r3, r3
 800549e:	f003 0301 	and.w	r3, r3, #1
 80054a2:	b2da      	uxtb	r2, r3
 80054a4:	683b      	ldr	r3, [r7, #0]
 80054a6:	701a      	strb	r2, [r3, #0]
                Loc_uint8FuncStatus = E_OK;
 80054a8:	2300      	movs	r3, #0
 80054aa:	73fb      	strb	r3, [r7, #15]
                break;
 80054ac:	e01e      	b.n	80054ec <MGPIO_GetPinValue+0x94>
            }
            case MGPIO_PORTB:
            {
                *P_uint8PinValue = GET_BIT(MGPIOB_IDR, Copy_uint8PinID);
 80054ae:	4b15      	ldr	r3, [pc, #84]	@ (8005504 <MGPIO_GetPinValue+0xac>)
 80054b0:	681a      	ldr	r2, [r3, #0]
 80054b2:	79bb      	ldrb	r3, [r7, #6]
 80054b4:	fa22 f303 	lsr.w	r3, r2, r3
 80054b8:	b2db      	uxtb	r3, r3
 80054ba:	f003 0301 	and.w	r3, r3, #1
 80054be:	b2da      	uxtb	r2, r3
 80054c0:	683b      	ldr	r3, [r7, #0]
 80054c2:	701a      	strb	r2, [r3, #0]
                Loc_uint8FuncStatus = E_OK;
 80054c4:	2300      	movs	r3, #0
 80054c6:	73fb      	strb	r3, [r7, #15]
                break;
 80054c8:	e010      	b.n	80054ec <MGPIO_GetPinValue+0x94>
            }
            case MGPIO_PORTC:
            {
                *P_uint8PinValue = GET_BIT(MGPIOC_IDR, Copy_uint8PinID);
 80054ca:	4b0f      	ldr	r3, [pc, #60]	@ (8005508 <MGPIO_GetPinValue+0xb0>)
 80054cc:	681a      	ldr	r2, [r3, #0]
 80054ce:	79bb      	ldrb	r3, [r7, #6]
 80054d0:	fa22 f303 	lsr.w	r3, r2, r3
 80054d4:	b2db      	uxtb	r3, r3
 80054d6:	f003 0301 	and.w	r3, r3, #1
 80054da:	b2da      	uxtb	r2, r3
 80054dc:	683b      	ldr	r3, [r7, #0]
 80054de:	701a      	strb	r2, [r3, #0]
                Loc_uint8FuncStatus = E_OK;
 80054e0:	2300      	movs	r3, #0
 80054e2:	73fb      	strb	r3, [r7, #15]
                break;
 80054e4:	e002      	b.n	80054ec <MGPIO_GetPinValue+0x94>
            }
            default:
            {
                Loc_uint8FuncStatus = E_NOT_OK;
 80054e6:	2301      	movs	r3, #1
 80054e8:	73fb      	strb	r3, [r7, #15]
                break;
 80054ea:	bf00      	nop
        switch(Copy_uint8PortID)
 80054ec:	e001      	b.n	80054f2 <MGPIO_GetPinValue+0x9a>
            }
        }
    }
    else
    {
        Loc_uint8FuncStatus = E_NOT_OK;
 80054ee:	2301      	movs	r3, #1
 80054f0:	73fb      	strb	r3, [r7, #15]
    }
    return Loc_uint8FuncStatus;
 80054f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80054f4:	4618      	mov	r0, r3
 80054f6:	3714      	adds	r7, #20
 80054f8:	46bd      	mov	sp, r7
 80054fa:	bc80      	pop	{r7}
 80054fc:	4770      	bx	lr
 80054fe:	bf00      	nop
 8005500:	40010808 	.word	0x40010808
 8005504:	40010c08 	.word	0x40010c08
 8005508:	40011008 	.word	0x40011008

0800550c <MGPIO_ActivatePullUp>:
 * @return Std_ReturnType
 * @retval E_OK: Pull-up has been activated successfully
 * @retval E_NOT_OK: Pull-up has not been activated 
 */
Std_ReturnType MGPIO_ActivatePullUp(uint8 Copy_uint8PortID, uint8 Copy_uint8PinID)
{
 800550c:	b480      	push	{r7}
 800550e:	b085      	sub	sp, #20
 8005510:	af00      	add	r7, sp, #0
 8005512:	4603      	mov	r3, r0
 8005514:	460a      	mov	r2, r1
 8005516:	71fb      	strb	r3, [r7, #7]
 8005518:	4613      	mov	r3, r2
 800551a:	71bb      	strb	r3, [r7, #6]
    Std_ReturnType Loc_uint8FuncStatus = E_NOT_OK;
 800551c:	2301      	movs	r3, #1
 800551e:	73fb      	strb	r3, [r7, #15]
    if((Copy_uint8PortID <= MGPIO_PORTC) && (Copy_uint8PinID <= MGPIO_PIN15))
 8005520:	79fb      	ldrb	r3, [r7, #7]
 8005522:	2b02      	cmp	r3, #2
 8005524:	d837      	bhi.n	8005596 <MGPIO_ActivatePullUp+0x8a>
 8005526:	79bb      	ldrb	r3, [r7, #6]
 8005528:	2b0f      	cmp	r3, #15
 800552a:	d834      	bhi.n	8005596 <MGPIO_ActivatePullUp+0x8a>
    {
        switch(Copy_uint8PortID)
 800552c:	79fb      	ldrb	r3, [r7, #7]
 800552e:	2b02      	cmp	r3, #2
 8005530:	d020      	beq.n	8005574 <MGPIO_ActivatePullUp+0x68>
 8005532:	2b02      	cmp	r3, #2
 8005534:	dc2b      	bgt.n	800558e <MGPIO_ActivatePullUp+0x82>
 8005536:	2b00      	cmp	r3, #0
 8005538:	d002      	beq.n	8005540 <MGPIO_ActivatePullUp+0x34>
 800553a:	2b01      	cmp	r3, #1
 800553c:	d00d      	beq.n	800555a <MGPIO_ActivatePullUp+0x4e>
 800553e:	e026      	b.n	800558e <MGPIO_ActivatePullUp+0x82>
        {
            case MGPIO_PORTA:
            {
                SET_BIT(MGPIOA_ODR, Copy_uint8PinID);
 8005540:	4b19      	ldr	r3, [pc, #100]	@ (80055a8 <MGPIO_ActivatePullUp+0x9c>)
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	79ba      	ldrb	r2, [r7, #6]
 8005546:	2101      	movs	r1, #1
 8005548:	fa01 f202 	lsl.w	r2, r1, r2
 800554c:	4611      	mov	r1, r2
 800554e:	4a16      	ldr	r2, [pc, #88]	@ (80055a8 <MGPIO_ActivatePullUp+0x9c>)
 8005550:	430b      	orrs	r3, r1
 8005552:	6013      	str	r3, [r2, #0]
                Loc_uint8FuncStatus = E_OK;
 8005554:	2300      	movs	r3, #0
 8005556:	73fb      	strb	r3, [r7, #15]
                break;
 8005558:	e01c      	b.n	8005594 <MGPIO_ActivatePullUp+0x88>
            }
            case MGPIO_PORTB:
            {
                SET_BIT(MGPIOB_ODR, Copy_uint8PinID);
 800555a:	4b14      	ldr	r3, [pc, #80]	@ (80055ac <MGPIO_ActivatePullUp+0xa0>)
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	79ba      	ldrb	r2, [r7, #6]
 8005560:	2101      	movs	r1, #1
 8005562:	fa01 f202 	lsl.w	r2, r1, r2
 8005566:	4611      	mov	r1, r2
 8005568:	4a10      	ldr	r2, [pc, #64]	@ (80055ac <MGPIO_ActivatePullUp+0xa0>)
 800556a:	430b      	orrs	r3, r1
 800556c:	6013      	str	r3, [r2, #0]
                Loc_uint8FuncStatus = E_OK;
 800556e:	2300      	movs	r3, #0
 8005570:	73fb      	strb	r3, [r7, #15]
                break;
 8005572:	e00f      	b.n	8005594 <MGPIO_ActivatePullUp+0x88>
            }
            case MGPIO_PORTC:
            {
                SET_BIT(MGPIOC_ODR, Copy_uint8PinID);
 8005574:	4b0e      	ldr	r3, [pc, #56]	@ (80055b0 <MGPIO_ActivatePullUp+0xa4>)
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	79ba      	ldrb	r2, [r7, #6]
 800557a:	2101      	movs	r1, #1
 800557c:	fa01 f202 	lsl.w	r2, r1, r2
 8005580:	4611      	mov	r1, r2
 8005582:	4a0b      	ldr	r2, [pc, #44]	@ (80055b0 <MGPIO_ActivatePullUp+0xa4>)
 8005584:	430b      	orrs	r3, r1
 8005586:	6013      	str	r3, [r2, #0]
                Loc_uint8FuncStatus = E_OK;
 8005588:	2300      	movs	r3, #0
 800558a:	73fb      	strb	r3, [r7, #15]
                break;
 800558c:	e002      	b.n	8005594 <MGPIO_ActivatePullUp+0x88>
            }
            default:
            {
                Loc_uint8FuncStatus = E_NOT_OK;
 800558e:	2301      	movs	r3, #1
 8005590:	73fb      	strb	r3, [r7, #15]
                break;
 8005592:	bf00      	nop
        switch(Copy_uint8PortID)
 8005594:	e001      	b.n	800559a <MGPIO_ActivatePullUp+0x8e>
            }
        }
    }
    else
    {
        Loc_uint8FuncStatus = E_NOT_OK;
 8005596:	2301      	movs	r3, #1
 8005598:	73fb      	strb	r3, [r7, #15]
    }
    return Loc_uint8FuncStatus;
 800559a:	7bfb      	ldrb	r3, [r7, #15]
}
 800559c:	4618      	mov	r0, r3
 800559e:	3714      	adds	r7, #20
 80055a0:	46bd      	mov	sp, r7
 80055a2:	bc80      	pop	{r7}
 80055a4:	4770      	bx	lr
 80055a6:	bf00      	nop
 80055a8:	4001080c 	.word	0x4001080c
 80055ac:	40010c0c 	.word	0x40010c0c
 80055b0:	4001100c 	.word	0x4001100c

080055b4 <MGPTMR_GetPreloadValue>:
 * @return Std_ReturnType
 * @retval E_OK:                                        Preload value successfully calculated
 * @retval E_NOT_OK:                                    Preload value not calculated 
 */
Std_ReturnType MGPTMR_GetPreloadValue                   (uint32 Copy_uint32PeriodInMs, uint16* P_uint16PreloadValue)
{
 80055b4:	b480      	push	{r7}
 80055b6:	b085      	sub	sp, #20
 80055b8:	af00      	add	r7, sp, #0
 80055ba:	6078      	str	r0, [r7, #4]
 80055bc:	6039      	str	r1, [r7, #0]
    Std_ReturnType Loc_uint8FuncStatus = E_NOT_OK;
 80055be:	2301      	movs	r3, #1
 80055c0:	73fb      	strb	r3, [r7, #15]
    if(P_uint16PreloadValue != NULL_PTR)
 80055c2:	683b      	ldr	r3, [r7, #0]
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d013      	beq.n	80055f0 <MGPTMR_GetPreloadValue+0x3c>
    {
        uint32 Loc_uint32TempPreload = (Copy_uint32PeriodInMs * (MGPTMR_CLK_FREQ / (MGPTMR_CLK_PRESCALER * 1000))) - 1;
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	00db      	lsls	r3, r3, #3
 80055cc:	3b01      	subs	r3, #1
 80055ce:	60bb      	str	r3, [r7, #8]
        if(Loc_uint32TempPreload <= 0xFFFF)
 80055d0:	68bb      	ldr	r3, [r7, #8]
 80055d2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80055d6:	d204      	bcs.n	80055e2 <MGPTMR_GetPreloadValue+0x2e>
        {
            *P_uint16PreloadValue = Loc_uint32TempPreload;
 80055d8:	68bb      	ldr	r3, [r7, #8]
 80055da:	b29a      	uxth	r2, r3
 80055dc:	683b      	ldr	r3, [r7, #0]
 80055de:	801a      	strh	r2, [r3, #0]
 80055e0:	e003      	b.n	80055ea <MGPTMR_GetPreloadValue+0x36>
        }
        else
        {
            *P_uint16PreloadValue = 0xFFFF;
 80055e2:	683b      	ldr	r3, [r7, #0]
 80055e4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80055e8:	801a      	strh	r2, [r3, #0]
        }
        Loc_uint8FuncStatus = E_OK;
 80055ea:	2300      	movs	r3, #0
 80055ec:	73fb      	strb	r3, [r7, #15]
 80055ee:	e001      	b.n	80055f4 <MGPTMR_GetPreloadValue+0x40>
    }
    else
    {
        Loc_uint8FuncStatus = E_NOT_OK;
 80055f0:	2301      	movs	r3, #1
 80055f2:	73fb      	strb	r3, [r7, #15]
    }
    return Loc_uint8FuncStatus;
 80055f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80055f6:	4618      	mov	r0, r3
 80055f8:	3714      	adds	r7, #20
 80055fa:	46bd      	mov	sp, r7
 80055fc:	bc80      	pop	{r7}
 80055fe:	4770      	bx	lr

08005600 <MGPTMR_Init>:
 * @return Std_ReturnType
 * @retval E_OK:                    Timer Successfully Initialized.
 * @retval E_NOT_OK:                Timer not initialized.
 */
Std_ReturnType MGPTMR_Init                              (GPTMR_Select_t Copy_uint32TimerSelect)
{
 8005600:	b480      	push	{r7}
 8005602:	b083      	sub	sp, #12
 8005604:	af00      	add	r7, sp, #0
 8005606:	4603      	mov	r3, r0
 8005608:	71fb      	strb	r3, [r7, #7]
    #if MGPTMR_UEV_STATUS == MGPTMR_UEV_ENABLED

        //Enable update event by clearing UDIS "Update Disable" bit
        CLR_BIT((GPTMR[Copy_uint32TimerSelect] -> CR1), MGPTMR_CR1_UDIS_BIT);
 800560a:	79fb      	ldrb	r3, [r7, #7]
 800560c:	4a3b      	ldr	r2, [pc, #236]	@ (80056fc <MGPTMR_Init+0xfc>)
 800560e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005612:	681a      	ldr	r2, [r3, #0]
 8005614:	79fb      	ldrb	r3, [r7, #7]
 8005616:	4939      	ldr	r1, [pc, #228]	@ (80056fc <MGPTMR_Init+0xfc>)
 8005618:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800561c:	f022 0202 	bic.w	r2, r2, #2
 8005620:	601a      	str	r2, [r3, #0]
        
        #if MGPTMR_UEV_SOURCE == MGPTMR_UEV_SOURCE_ALL

            CLR_BIT((GPTMR[Copy_uint32TimerSelect] -> CR1), MGPTMR_CR1_URS_BIT);
 8005622:	79fb      	ldrb	r3, [r7, #7]
 8005624:	4a35      	ldr	r2, [pc, #212]	@ (80056fc <MGPTMR_Init+0xfc>)
 8005626:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800562a:	681a      	ldr	r2, [r3, #0]
 800562c:	79fb      	ldrb	r3, [r7, #7]
 800562e:	4933      	ldr	r1, [pc, #204]	@ (80056fc <MGPTMR_Init+0xfc>)
 8005630:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8005634:	f022 0204 	bic.w	r2, r2, #4
 8005638:	601a      	str	r2, [r3, #0]
    
        SET_BIT((GPTMR[Copy_uint32TimerSelect] -> CR1), MGPTMR_CR1_OPM_BIT);
    
    #elif MGPTMR_ONE_PULSE_MODE_STATUS == MGPTMR_ONE_PULSE_MODE_DISABLED
    
        CLR_BIT((GPTMR[Copy_uint32TimerSelect] -> CR1), MGPTMR_CR1_OPM_BIT);
 800563a:	79fb      	ldrb	r3, [r7, #7]
 800563c:	4a2f      	ldr	r2, [pc, #188]	@ (80056fc <MGPTMR_Init+0xfc>)
 800563e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005642:	681a      	ldr	r2, [r3, #0]
 8005644:	79fb      	ldrb	r3, [r7, #7]
 8005646:	492d      	ldr	r1, [pc, #180]	@ (80056fc <MGPTMR_Init+0xfc>)
 8005648:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800564c:	f022 0208 	bic.w	r2, r2, #8
 8005650:	601a      	str	r2, [r3, #0]
    
    #endif /*MGPTMR_ONE_PULSE_MODE_STATUS*/

    #if MGPTMR_COUNTER_ALLIGNMENT == MGPTMR_EDGE_ALLIGNED_MODE
        
        CLR_BIT((GPTMR[Copy_uint32TimerSelect] -> CR1), MGPTMR_CR1_CMS_START_BIT);
 8005652:	79fb      	ldrb	r3, [r7, #7]
 8005654:	4a29      	ldr	r2, [pc, #164]	@ (80056fc <MGPTMR_Init+0xfc>)
 8005656:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800565a:	681a      	ldr	r2, [r3, #0]
 800565c:	79fb      	ldrb	r3, [r7, #7]
 800565e:	4927      	ldr	r1, [pc, #156]	@ (80056fc <MGPTMR_Init+0xfc>)
 8005660:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8005664:	f022 0220 	bic.w	r2, r2, #32
 8005668:	601a      	str	r2, [r3, #0]
        CLR_BIT((GPTMR[Copy_uint32TimerSelect] -> CR1), MGPTMR_CR1_CMS_START_BIT + 1);
 800566a:	79fb      	ldrb	r3, [r7, #7]
 800566c:	4a23      	ldr	r2, [pc, #140]	@ (80056fc <MGPTMR_Init+0xfc>)
 800566e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005672:	681a      	ldr	r2, [r3, #0]
 8005674:	79fb      	ldrb	r3, [r7, #7]
 8005676:	4921      	ldr	r1, [pc, #132]	@ (80056fc <MGPTMR_Init+0xfc>)
 8005678:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800567c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005680:	601a      	str	r2, [r3, #0]
        
        #if MGPTMR_COUNTER_DIRECTION == MGPTMR_COUNTER_UPCOUNTER
    
            CLR_BIT((GPTMR[Copy_uint32TimerSelect] -> CR1), MGPTMR_CR1_DIR_BIT);
 8005682:	79fb      	ldrb	r3, [r7, #7]
 8005684:	4a1d      	ldr	r2, [pc, #116]	@ (80056fc <MGPTMR_Init+0xfc>)
 8005686:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800568a:	681a      	ldr	r2, [r3, #0]
 800568c:	79fb      	ldrb	r3, [r7, #7]
 800568e:	491b      	ldr	r1, [pc, #108]	@ (80056fc <MGPTMR_Init+0xfc>)
 8005690:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8005694:	f022 0210 	bic.w	r2, r2, #16
 8005698:	601a      	str	r2, [r3, #0]
        #error "GPTMR Counter Allignment is not specified"
    #endif /*MGPTMR_COUNTER_ALLIGNMENT*/
    
    #if MGPTMR_AUTO_RELOAD_STATUS == MGPTMR_AUTO_RELOAD_ENABLED
    
        SET_BIT((GPTMR[Copy_uint32TimerSelect] -> CR1), MGPTMR_CR1_ARPE_BIT);
 800569a:	79fb      	ldrb	r3, [r7, #7]
 800569c:	4a17      	ldr	r2, [pc, #92]	@ (80056fc <MGPTMR_Init+0xfc>)
 800569e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80056a2:	681a      	ldr	r2, [r3, #0]
 80056a4:	79fb      	ldrb	r3, [r7, #7]
 80056a6:	4915      	ldr	r1, [pc, #84]	@ (80056fc <MGPTMR_Init+0xfc>)
 80056a8:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80056ac:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80056b0:	601a      	str	r2, [r3, #0]
    
    #endif /*MGPTMR_AUTO_RELOAD_STATUS*/

    #if MGPTMR_UPDATE_INTERRUPT_STATUS == MGPTMR_UPDATE_INTERRUPT_ENABLED
    
        SET_BIT((GPTMR[Copy_uint32TimerSelect] -> DIER), MGPTMR_DIER_UIE_BIT);
 80056b2:	79fb      	ldrb	r3, [r7, #7]
 80056b4:	4a11      	ldr	r2, [pc, #68]	@ (80056fc <MGPTMR_Init+0xfc>)
 80056b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80056ba:	68da      	ldr	r2, [r3, #12]
 80056bc:	79fb      	ldrb	r3, [r7, #7]
 80056be:	490f      	ldr	r1, [pc, #60]	@ (80056fc <MGPTMR_Init+0xfc>)
 80056c0:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80056c4:	f042 0201 	orr.w	r2, r2, #1
 80056c8:	60da      	str	r2, [r3, #12]
    
    #endif /*MGPTMR_UPDATE_INTERRUPT_STATUS*/

    #if (MGPTMR_CLK_PRESCALER >= 1) || (MGPTMR_CLK_PRESCALER <= 65536)
    
        GPTMR[Copy_uint32TimerSelect] -> PSC = (uint16)((uint16)(MGPTMR_CLK_PRESCALER) - 1);
 80056ca:	79fb      	ldrb	r3, [r7, #7]
 80056cc:	4a0b      	ldr	r2, [pc, #44]	@ (80056fc <MGPTMR_Init+0xfc>)
 80056ce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80056d2:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80056d6:	629a      	str	r2, [r3, #40]	@ 0x28
    
        #error "GPTMR Prescalar must have a value between 1 and 65536"
    
    #endif /*MGPTMR_CLK_PRESCALER*/
		
		CLR_BIT((GPTMR[Copy_uint32TimerSelect] -> SR), MGPTMR_SR_UIF_BIT);
 80056d8:	79fb      	ldrb	r3, [r7, #7]
 80056da:	4a08      	ldr	r2, [pc, #32]	@ (80056fc <MGPTMR_Init+0xfc>)
 80056dc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80056e0:	691a      	ldr	r2, [r3, #16]
 80056e2:	79fb      	ldrb	r3, [r7, #7]
 80056e4:	4905      	ldr	r1, [pc, #20]	@ (80056fc <MGPTMR_Init+0xfc>)
 80056e6:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80056ea:	f022 0201 	bic.w	r2, r2, #1
 80056ee:	611a      	str	r2, [r3, #16]

    return E_OK; 
 80056f0:	2300      	movs	r3, #0
}
 80056f2:	4618      	mov	r0, r3
 80056f4:	370c      	adds	r7, #12
 80056f6:	46bd      	mov	sp, r7
 80056f8:	bc80      	pop	{r7}
 80056fa:	4770      	bx	lr
 80056fc:	200003b8 	.word	0x200003b8

08005700 <MGPTMR_StartTimer>:
 * @return Std_ReturnType
 * @retval E_OK:                    Timer Successfully Started to Count.
 * @retval E_NOT_OK:                Timer not started.
 */
Std_ReturnType MGPTMR_StartTimer                        (GPTMR_Select_t Copy_uint32TimerSelect)
{
 8005700:	b480      	push	{r7}
 8005702:	b083      	sub	sp, #12
 8005704:	af00      	add	r7, sp, #0
 8005706:	4603      	mov	r3, r0
 8005708:	71fb      	strb	r3, [r7, #7]
    SET_BIT((GPTMR[Copy_uint32TimerSelect] -> CR1), MGPTMR_CR1_CEN_BIT);
 800570a:	79fb      	ldrb	r3, [r7, #7]
 800570c:	4a0b      	ldr	r2, [pc, #44]	@ (800573c <MGPTMR_StartTimer+0x3c>)
 800570e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005712:	681a      	ldr	r2, [r3, #0]
 8005714:	79fb      	ldrb	r3, [r7, #7]
 8005716:	4909      	ldr	r1, [pc, #36]	@ (800573c <MGPTMR_StartTimer+0x3c>)
 8005718:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800571c:	f042 0201 	orr.w	r2, r2, #1
 8005720:	601a      	str	r2, [r3, #0]
    GPTMR[Copy_uint32TimerSelect] -> CNT = 0;
 8005722:	79fb      	ldrb	r3, [r7, #7]
 8005724:	4a05      	ldr	r2, [pc, #20]	@ (800573c <MGPTMR_StartTimer+0x3c>)
 8005726:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800572a:	2200      	movs	r2, #0
 800572c:	625a      	str	r2, [r3, #36]	@ 0x24
    return E_OK;
 800572e:	2300      	movs	r3, #0
}
 8005730:	4618      	mov	r0, r3
 8005732:	370c      	adds	r7, #12
 8005734:	46bd      	mov	sp, r7
 8005736:	bc80      	pop	{r7}
 8005738:	4770      	bx	lr
 800573a:	bf00      	nop
 800573c:	200003b8 	.word	0x200003b8

08005740 <MGPTMR_StopTimer>:
 * @return Std_ReturnType
 * @retval E_OK:                    Timer Successfully Stopped Counting.
 * @retval E_NOT_OK:                Timer not stopped.
 */
Std_ReturnType MGPTMR_StopTimer                         (GPTMR_Select_t Copy_uint32TimerSelect)
{
 8005740:	b480      	push	{r7}
 8005742:	b083      	sub	sp, #12
 8005744:	af00      	add	r7, sp, #0
 8005746:	4603      	mov	r3, r0
 8005748:	71fb      	strb	r3, [r7, #7]
    CLR_BIT((GPTMR[Copy_uint32TimerSelect] -> CR1), MGPTMR_CR1_CEN_BIT);
 800574a:	79fb      	ldrb	r3, [r7, #7]
 800574c:	4a08      	ldr	r2, [pc, #32]	@ (8005770 <MGPTMR_StopTimer+0x30>)
 800574e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005752:	681a      	ldr	r2, [r3, #0]
 8005754:	79fb      	ldrb	r3, [r7, #7]
 8005756:	4906      	ldr	r1, [pc, #24]	@ (8005770 <MGPTMR_StopTimer+0x30>)
 8005758:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800575c:	f022 0201 	bic.w	r2, r2, #1
 8005760:	601a      	str	r2, [r3, #0]
    return E_OK;
 8005762:	2300      	movs	r3, #0
}
 8005764:	4618      	mov	r0, r3
 8005766:	370c      	adds	r7, #12
 8005768:	46bd      	mov	sp, r7
 800576a:	bc80      	pop	{r7}
 800576c:	4770      	bx	lr
 800576e:	bf00      	nop
 8005770:	200003b8 	.word	0x200003b8

08005774 <MGPTMR_SetTimerPeriod>:
 * @return Std_ReturnType
 * @retval E_OK:                    Period Successfully Set
 * @retval E_NOT_OK:                Period not set 
 */
Std_ReturnType MGPTMR_SetTimerPeriod                    (GPTMR_Select_t Copy_uint32TimerSelect, uint32 Copy_uint32PeriodInMs)
{
 8005774:	b580      	push	{r7, lr}
 8005776:	b084      	sub	sp, #16
 8005778:	af00      	add	r7, sp, #0
 800577a:	4603      	mov	r3, r0
 800577c:	6039      	str	r1, [r7, #0]
 800577e:	71fb      	strb	r3, [r7, #7]
    Std_ReturnType Loc_uint8FuncStatus = E_NOT_OK;
 8005780:	2301      	movs	r3, #1
 8005782:	73fb      	strb	r3, [r7, #15]

    uint16 Loc_uint16PreloadValue = 0;
 8005784:	2300      	movs	r3, #0
 8005786:	81bb      	strh	r3, [r7, #12]
    Loc_uint8FuncStatus = MGPTMR_GetPreloadValue(Copy_uint32PeriodInMs, &Loc_uint16PreloadValue);
 8005788:	f107 030c 	add.w	r3, r7, #12
 800578c:	4619      	mov	r1, r3
 800578e:	6838      	ldr	r0, [r7, #0]
 8005790:	f7ff ff10 	bl	80055b4 <MGPTMR_GetPreloadValue>
 8005794:	4603      	mov	r3, r0
 8005796:	73fb      	strb	r3, [r7, #15]

    if(Loc_uint8FuncStatus == E_OK)
 8005798:	7bfb      	ldrb	r3, [r7, #15]
 800579a:	2b00      	cmp	r3, #0
 800579c:	d109      	bne.n	80057b2 <MGPTMR_SetTimerPeriod+0x3e>
    {
        GPTMR[Copy_uint32TimerSelect] -> ARR = Loc_uint16PreloadValue;
 800579e:	89b9      	ldrh	r1, [r7, #12]
 80057a0:	79fb      	ldrb	r3, [r7, #7]
 80057a2:	4a07      	ldr	r2, [pc, #28]	@ (80057c0 <MGPTMR_SetTimerPeriod+0x4c>)
 80057a4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80057a8:	460a      	mov	r2, r1
 80057aa:	62da      	str	r2, [r3, #44]	@ 0x2c
        Loc_uint8FuncStatus = E_OK;
 80057ac:	2300      	movs	r3, #0
 80057ae:	73fb      	strb	r3, [r7, #15]
 80057b0:	e001      	b.n	80057b6 <MGPTMR_SetTimerPeriod+0x42>
    }
    else
    {
        Loc_uint8FuncStatus = E_NOT_OK;
 80057b2:	2301      	movs	r3, #1
 80057b4:	73fb      	strb	r3, [r7, #15]
    }
    return Loc_uint8FuncStatus;
 80057b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80057b8:	4618      	mov	r0, r3
 80057ba:	3710      	adds	r7, #16
 80057bc:	46bd      	mov	sp, r7
 80057be:	bd80      	pop	{r7, pc}
 80057c0:	200003b8 	.word	0x200003b8

080057c4 <MGPTMR_SetTimerUpdateCallbackFunc>:
 * @return Std_ReturnType
 * @retval E_OK:                    Function Successfully Set
 * @retval E_NOT_OK:                Function not set  
 */
Std_ReturnType MGPTMR_SetTimerUpdateCallbackFunc        (GPTMR_Select_t Copy_uint32TimerSelect, ptr_to_func_t P_UpdateCallbackFunc)
{
 80057c4:	b480      	push	{r7}
 80057c6:	b085      	sub	sp, #20
 80057c8:	af00      	add	r7, sp, #0
 80057ca:	4603      	mov	r3, r0
 80057cc:	6039      	str	r1, [r7, #0]
 80057ce:	71fb      	strb	r3, [r7, #7]
    Std_ReturnType Loc_uint8FuncStatus = E_NOT_OK;
 80057d0:	2301      	movs	r3, #1
 80057d2:	73fb      	strb	r3, [r7, #15]
    if(P_UpdateCallbackFunc != NULL_PTR)
 80057d4:	683b      	ldr	r3, [r7, #0]
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d005      	beq.n	80057e6 <MGPTMR_SetTimerUpdateCallbackFunc+0x22>
    {
        glbl_PCallbackFunc[Copy_uint32TimerSelect] = P_UpdateCallbackFunc;
 80057da:	79fb      	ldrb	r3, [r7, #7]
 80057dc:	4906      	ldr	r1, [pc, #24]	@ (80057f8 <MGPTMR_SetTimerUpdateCallbackFunc+0x34>)
 80057de:	683a      	ldr	r2, [r7, #0]
 80057e0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80057e4:	e001      	b.n	80057ea <MGPTMR_SetTimerUpdateCallbackFunc+0x26>
    }
    else
    {
        Loc_uint8FuncStatus = E_NOT_OK;
 80057e6:	2301      	movs	r3, #1
 80057e8:	73fb      	strb	r3, [r7, #15]
    }
    return Loc_uint8FuncStatus;
 80057ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80057ec:	4618      	mov	r0, r3
 80057ee:	3714      	adds	r7, #20
 80057f0:	46bd      	mov	sp, r7
 80057f2:	bc80      	pop	{r7}
 80057f4:	4770      	bx	lr
 80057f6:	bf00      	nop
 80057f8:	200007ec 	.word	0x200007ec

080057fc <TIM2_IRQHandler>:

void TIM2_IRQHandler(void)
{
 80057fc:	b580      	push	{r7, lr}
 80057fe:	af00      	add	r7, sp, #0
    if(glbl_PCallbackFunc[0] != NULL_PTR)
 8005800:	4b08      	ldr	r3, [pc, #32]	@ (8005824 <TIM2_IRQHandler+0x28>)
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	2b00      	cmp	r3, #0
 8005806:	d002      	beq.n	800580e <TIM2_IRQHandler+0x12>
    {
        (glbl_PCallbackFunc[0])();
 8005808:	4b06      	ldr	r3, [pc, #24]	@ (8005824 <TIM2_IRQHandler+0x28>)
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	4798      	blx	r3
    }
    else
    {
        /*Do nothing*/
    }
    CLR_BIT((GPTMR[0] -> SR), MGPTMR_SR_UIF_BIT);
 800580e:	4b06      	ldr	r3, [pc, #24]	@ (8005828 <TIM2_IRQHandler+0x2c>)
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	691a      	ldr	r2, [r3, #16]
 8005814:	4b04      	ldr	r3, [pc, #16]	@ (8005828 <TIM2_IRQHandler+0x2c>)
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	f022 0201 	bic.w	r2, r2, #1
 800581c:	611a      	str	r2, [r3, #16]
}
 800581e:	bf00      	nop
 8005820:	bd80      	pop	{r7, pc}
 8005822:	bf00      	nop
 8005824:	200007ec 	.word	0x200007ec
 8005828:	200003b8 	.word	0x200003b8

0800582c <TIM3_IRQHandler>:

void TIM3_IRQHandler(void)
{
 800582c:	b580      	push	{r7, lr}
 800582e:	af00      	add	r7, sp, #0
    if(glbl_PCallbackFunc[1] != NULL_PTR)
 8005830:	4b08      	ldr	r3, [pc, #32]	@ (8005854 <TIM3_IRQHandler+0x28>)
 8005832:	685b      	ldr	r3, [r3, #4]
 8005834:	2b00      	cmp	r3, #0
 8005836:	d002      	beq.n	800583e <TIM3_IRQHandler+0x12>
    {
        (glbl_PCallbackFunc[1])();
 8005838:	4b06      	ldr	r3, [pc, #24]	@ (8005854 <TIM3_IRQHandler+0x28>)
 800583a:	685b      	ldr	r3, [r3, #4]
 800583c:	4798      	blx	r3
    }
    else
    {
        /*Do nothing*/
    }
    CLR_BIT((GPTMR[1] -> SR), MGPTMR_SR_UIF_BIT);
 800583e:	4b06      	ldr	r3, [pc, #24]	@ (8005858 <TIM3_IRQHandler+0x2c>)
 8005840:	685b      	ldr	r3, [r3, #4]
 8005842:	691a      	ldr	r2, [r3, #16]
 8005844:	4b04      	ldr	r3, [pc, #16]	@ (8005858 <TIM3_IRQHandler+0x2c>)
 8005846:	685b      	ldr	r3, [r3, #4]
 8005848:	f022 0201 	bic.w	r2, r2, #1
 800584c:	611a      	str	r2, [r3, #16]
}
 800584e:	bf00      	nop
 8005850:	bd80      	pop	{r7, pc}
 8005852:	bf00      	nop
 8005854:	200007ec 	.word	0x200007ec
 8005858:	200003b8 	.word	0x200003b8

0800585c <TIM4_IRQHandler>:

void TIM4_IRQHandler(void)
{
 800585c:	b580      	push	{r7, lr}
 800585e:	af00      	add	r7, sp, #0
    if(glbl_PCallbackFunc[2] != NULL_PTR)
 8005860:	4b08      	ldr	r3, [pc, #32]	@ (8005884 <TIM4_IRQHandler+0x28>)
 8005862:	689b      	ldr	r3, [r3, #8]
 8005864:	2b00      	cmp	r3, #0
 8005866:	d002      	beq.n	800586e <TIM4_IRQHandler+0x12>
    {
        (glbl_PCallbackFunc[2])();
 8005868:	4b06      	ldr	r3, [pc, #24]	@ (8005884 <TIM4_IRQHandler+0x28>)
 800586a:	689b      	ldr	r3, [r3, #8]
 800586c:	4798      	blx	r3
    }
    else
    {
        /*Do nothing*/
    }
    CLR_BIT((GPTMR[2] -> SR), MGPTMR_SR_UIF_BIT);
 800586e:	4b06      	ldr	r3, [pc, #24]	@ (8005888 <TIM4_IRQHandler+0x2c>)
 8005870:	689b      	ldr	r3, [r3, #8]
 8005872:	691a      	ldr	r2, [r3, #16]
 8005874:	4b04      	ldr	r3, [pc, #16]	@ (8005888 <TIM4_IRQHandler+0x2c>)
 8005876:	689b      	ldr	r3, [r3, #8]
 8005878:	f022 0201 	bic.w	r2, r2, #1
 800587c:	611a      	str	r2, [r3, #16]
 800587e:	bf00      	nop
 8005880:	bd80      	pop	{r7, pc}
 8005882:	bf00      	nop
 8005884:	200007ec 	.word	0x200007ec
 8005888:	200003b8 	.word	0x200003b8

0800588c <MCAL_I2C_Init>:
 * 										APIs
 * =============================================================================
 */

void MCAL_I2C_Init(I2C_TypeDef* I2Cx, I2C_InitTypeDef* I2C_InitStruct)
{
 800588c:	b5b0      	push	{r4, r5, r7, lr}
 800588e:	b086      	sub	sp, #24
 8005890:	af00      	add	r7, sp, #0
 8005892:	6078      	str	r0, [r7, #4]
 8005894:	6039      	str	r1, [r7, #0]
	uint16 tmpreg = 0, freqrange = 0;
 8005896:	2300      	movs	r3, #0
 8005898:	82fb      	strh	r3, [r7, #22]
 800589a:	2300      	movs	r3, #0
 800589c:	82bb      	strh	r3, [r7, #20]
	uint32 pclk1 = 8000000;
 800589e:	4b57      	ldr	r3, [pc, #348]	@ (80059fc <MCAL_I2C_Init+0x170>)
 80058a0:	613b      	str	r3, [r7, #16]
	uint16 result = 0 ;
 80058a2:	2300      	movs	r3, #0
 80058a4:	81fb      	strh	r3, [r7, #14]

	

	//Enable RCC Clock
	if (I2Cx == I2C1)
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	4a55      	ldr	r2, [pc, #340]	@ (8005a00 <MCAL_I2C_Init+0x174>)
 80058aa:	4293      	cmp	r3, r2
 80058ac:	d10e      	bne.n	80058cc <MCAL_I2C_Init+0x40>
	{
		Global_I2C_Config[I2C1_INDEX] = *I2C_InitStruct ;
 80058ae:	4a55      	ldr	r2, [pc, #340]	@ (8005a04 <MCAL_I2C_Init+0x178>)
 80058b0:	683b      	ldr	r3, [r7, #0]
 80058b2:	4614      	mov	r4, r2
 80058b4:	461d      	mov	r5, r3
 80058b6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80058b8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80058ba:	e895 0003 	ldmia.w	r5, {r0, r1}
 80058be:	e884 0003 	stmia.w	r4, {r0, r1}
		MRCC_EnablePeripheralClock(MRCC_APB1, MRCC_APB1_I2C1_EN);
 80058c2:	2115      	movs	r1, #21
 80058c4:	2002      	movs	r0, #2
 80058c6:	f000 fbc5 	bl	8006054 <MRCC_EnablePeripheralClock>
 80058ca:	e00e      	b.n	80058ea <MCAL_I2C_Init+0x5e>
	}else
	{
		Global_I2C_Config[I2C2_INDEX] = *I2C_InitStruct ;
 80058cc:	4b4d      	ldr	r3, [pc, #308]	@ (8005a04 <MCAL_I2C_Init+0x178>)
 80058ce:	683a      	ldr	r2, [r7, #0]
 80058d0:	f103 0418 	add.w	r4, r3, #24
 80058d4:	4615      	mov	r5, r2
 80058d6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80058d8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80058da:	e895 0003 	ldmia.w	r5, {r0, r1}
 80058de:	e884 0003 	stmia.w	r4, {r0, r1}
		MRCC_EnablePeripheralClock(MRCC_APB1, MRCC_APB1_I2C2_EN);
 80058e2:	2116      	movs	r1, #22
 80058e4:	2002      	movs	r0, #2
 80058e6:	f000 fbb5 	bl	8006054 <MRCC_EnablePeripheralClock>
	}
	MCAL_I2C_RESET();
 80058ea:	f000 f893 	bl	8005a14 <MCAL_I2C_RESET>
	if (I2C_InitStruct->I2C_Mode == I2C_mode_I2C)
 80058ee:	683b      	ldr	r3, [r7, #0]
 80058f0:	88db      	ldrh	r3, [r3, #6]
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d178      	bne.n	80059e8 <MCAL_I2C_Init+0x15c>
	{
		/*---------------------------- INIT Timing  ------------------------*/
		//---I2C_CR2.FREQ[5:0]: Peripheral clock frequency
		/* Get the I2Cx CR2 value */
		tmpreg = I2Cx->CR2;
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	685b      	ldr	r3, [r3, #4]
 80058fa:	82fb      	strh	r3, [r7, #22]
		/* Clear frequency FREQ[5:0] bits */
		tmpreg &= ~(I2C_CR2_FREQ_Msk);
 80058fc:	8afb      	ldrh	r3, [r7, #22]
 80058fe:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8005902:	82fb      	strh	r3, [r7, #22]
		/* Get pclk1 frequency value */
		pclk1 = 8000000;
 8005904:	4b3d      	ldr	r3, [pc, #244]	@ (80059fc <MCAL_I2C_Init+0x170>)
 8005906:	613b      	str	r3, [r7, #16]
		/* Set frequency bits depending on pclk1 value */
		freqrange = (uint16) (pclk1 / 1000000) ;
 8005908:	693b      	ldr	r3, [r7, #16]
 800590a:	4a3f      	ldr	r2, [pc, #252]	@ (8005a08 <MCAL_I2C_Init+0x17c>)
 800590c:	fba2 2303 	umull	r2, r3, r2, r3
 8005910:	0c9b      	lsrs	r3, r3, #18
 8005912:	82bb      	strh	r3, [r7, #20]

		tmpreg |= freqrange ;
 8005914:	8afa      	ldrh	r2, [r7, #22]
 8005916:	8abb      	ldrh	r3, [r7, #20]
 8005918:	4313      	orrs	r3, r2
 800591a:	82fb      	strh	r3, [r7, #22]
		/* Write to I2Cx CR2 */
		I2Cx->CR2 = tmpreg;
 800591c:	8afa      	ldrh	r2, [r7, #22]
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	605a      	str	r2, [r3, #4]

		//• Configure the clock control registers (I2C_CCR)
		/* Disable the selected I2C peripheral to configure Time */

		I2Cx->CR1 &= ~(I2C_CR1_PE) ;
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	f023 0201 	bic.w	r2, r3, #1
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	601a      	str	r2, [r3, #0]

		tmpreg = 0;
 800592e:	2300      	movs	r3, #0
 8005930:	82fb      	strh	r3, [r7, #22]

		/* Configure speed in standard mode */
		if ((I2C_InitStruct->I2C_ClockSpeed == I2C_SCLK_SM_50k)||(I2C_InitStruct->I2C_ClockSpeed == I2C_SCLK_SM_100k) )
 8005932:	683b      	ldr	r3, [r7, #0]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	4a35      	ldr	r2, [pc, #212]	@ (8005a0c <MCAL_I2C_Init+0x180>)
 8005938:	4293      	cmp	r3, r2
 800593a:	d004      	beq.n	8005946 <MCAL_I2C_Init+0xba>
 800593c:	683b      	ldr	r3, [r7, #0]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	4a33      	ldr	r2, [pc, #204]	@ (8005a10 <MCAL_I2C_Init+0x184>)
 8005942:	4293      	cmp	r3, r2
 8005944:	d112      	bne.n	800596c <MCAL_I2C_Init+0xe0>

			//			Tclk/2 = CRR * Tpclk1
			//			CRR = Tclk /(2 * Tpclk1)
			//			CRR = Fpclk1 / (2 * I2C_ClockFrequency)

			result = (uint16) ((pclk1) / ( I2C_InitStruct->I2C_ClockSpeed << 1)   );
 8005946:	683b      	ldr	r3, [r7, #0]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	005b      	lsls	r3, r3, #1
 800594c:	693a      	ldr	r2, [r7, #16]
 800594e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005952:	81fb      	strh	r3, [r7, #14]

			tmpreg |=result ;
 8005954:	8afa      	ldrh	r2, [r7, #22]
 8005956:	89fb      	ldrh	r3, [r7, #14]
 8005958:	4313      	orrs	r3, r2
 800595a:	82fb      	strh	r3, [r7, #22]

			/* Write to I2Cx CCR */
			I2Cx->CCR = tmpreg;
 800595c:	8afa      	ldrh	r2, [r7, #22]
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	61da      	str	r2, [r3, #28]
			/*---------------------------- I2C_TRISE Configuration ------------------------*/
			//			For instance: in Sm mode, the maximum allowed SCL rise time is 1000 ns.
			//			If, in the I2C_CR2 register, the value of FREQ[5:0] bits is equal to 0x08 and TPCLk1 = 125 ns
			//			therefore the TRISE[5:0] bits must be programmed with 09h.

			I2Cx->TRISE = freqrange + 1;
 8005962:	8abb      	ldrh	r3, [r7, #20]
 8005964:	3301      	adds	r3, #1
 8005966:	461a      	mov	r2, r3
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	621a      	str	r2, [r3, #32]
		}

		/*---------------------------- I2Cx CR1 Configuration ------------------------*/

		/* Get the I2Cx CR1 value */
		tmpreg = I2Cx->CR1;
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	82fb      	strh	r3, [r7, #22]


		tmpreg |= (uint16)(I2C_InitStruct->I2C_ACK_Control | I2C_InitStruct->General_Call_Address_Detection | I2C_InitStruct->I2C_Mode |  I2C_InitStruct->StretchMode );
 8005972:	683b      	ldr	r3, [r7, #0]
 8005974:	8a1a      	ldrh	r2, [r3, #16]
 8005976:	683b      	ldr	r3, [r7, #0]
 8005978:	8a5b      	ldrh	r3, [r3, #18]
 800597a:	4313      	orrs	r3, r2
 800597c:	b29a      	uxth	r2, r3
 800597e:	683b      	ldr	r3, [r7, #0]
 8005980:	88db      	ldrh	r3, [r3, #6]
 8005982:	4313      	orrs	r3, r2
 8005984:	b29a      	uxth	r2, r3
 8005986:	683b      	ldr	r3, [r7, #0]
 8005988:	889b      	ldrh	r3, [r3, #4]
 800598a:	4313      	orrs	r3, r2
 800598c:	b29a      	uxth	r2, r3
 800598e:	8afb      	ldrh	r3, [r7, #22]
 8005990:	4313      	orrs	r3, r2
 8005992:	82fb      	strh	r3, [r7, #22]

		/* Write to I2Cx CR1 */
		I2Cx->CR1 = tmpreg;
 8005994:	8afa      	ldrh	r2, [r7, #22]
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	601a      	str	r2, [r3, #0]

		/*---------------------------- I2Cx OAR1 & I2Cx OAR2 Configuration -----------------------*/
		tmpreg = 0 ;
 800599a:	2300      	movs	r3, #0
 800599c:	82fb      	strh	r3, [r7, #22]
		if (I2C_InitStruct->I2C_Slave_Device_Address.Enable_Dual_ADD == 1)
 800599e:	683b      	ldr	r3, [r7, #0]
 80059a0:	891b      	ldrh	r3, [r3, #8]
 80059a2:	2b01      	cmp	r3, #1
 80059a4:	d10d      	bne.n	80059c2 <MCAL_I2C_Init+0x136>
		{
			tmpreg   = I2C_OAR2_ENDUAL ;
 80059a6:	2301      	movs	r3, #1
 80059a8:	82fb      	strh	r3, [r7, #22]
			tmpreg  |= I2C_InitStruct->I2C_Slave_Device_Address.Secondary_slave_address << I2C_OAR2_ADD2_Pos ;
 80059aa:	683b      	ldr	r3, [r7, #0]
 80059ac:	899b      	ldrh	r3, [r3, #12]
 80059ae:	005b      	lsls	r3, r3, #1
 80059b0:	b21a      	sxth	r2, r3
 80059b2:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80059b6:	4313      	orrs	r3, r2
 80059b8:	b21b      	sxth	r3, r3
 80059ba:	82fb      	strh	r3, [r7, #22]
			I2Cx->OAR2 = tmpreg;
 80059bc:	8afa      	ldrh	r2, [r7, #22]
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	60da      	str	r2, [r3, #12]
		}

		tmpreg = 0 ;
 80059c2:	2300      	movs	r3, #0
 80059c4:	82fb      	strh	r3, [r7, #22]
		tmpreg  |= I2C_InitStruct->I2C_Slave_Device_Address.Primary_slave_address << 1 ;
 80059c6:	683b      	ldr	r3, [r7, #0]
 80059c8:	895b      	ldrh	r3, [r3, #10]
 80059ca:	005b      	lsls	r3, r3, #1
 80059cc:	b21a      	sxth	r2, r3
 80059ce:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80059d2:	4313      	orrs	r3, r2
 80059d4:	b21b      	sxth	r3, r3
 80059d6:	82fb      	strh	r3, [r7, #22]
		tmpreg  |= I2C_InitStruct->I2C_Slave_Device_Address.I2C_Addressing_Slave_mode ;
 80059d8:	683b      	ldr	r3, [r7, #0]
 80059da:	89da      	ldrh	r2, [r3, #14]
 80059dc:	8afb      	ldrh	r3, [r7, #22]
 80059de:	4313      	orrs	r3, r2
 80059e0:	82fb      	strh	r3, [r7, #22]
		I2Cx->OAR1 = tmpreg;
 80059e2:	8afa      	ldrh	r2, [r7, #22]
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	609a      	str	r2, [r3, #8]
	{
		//SMBUS Not Supported
	}

	/* Enable the selected I2C peripheral */
	I2Cx->CR1 |=  I2C_CR1_PE;
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	f043 0201 	orr.w	r2, r3, #1
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	601a      	str	r2, [r3, #0]
}
 80059f4:	bf00      	nop
 80059f6:	3718      	adds	r7, #24
 80059f8:	46bd      	mov	sp, r7
 80059fa:	bdb0      	pop	{r4, r5, r7, pc}
 80059fc:	007a1200 	.word	0x007a1200
 8005a00:	40005400 	.word	0x40005400
 8005a04:	200007f8 	.word	0x200007f8
 8005a08:	431bde83 	.word	0x431bde83
 8005a0c:	0007a120 	.word	0x0007a120
 8005a10:	000186a0 	.word	0x000186a0

08005a14 <MCAL_I2C_RESET>:

void MCAL_I2C_RESET()
{
 8005a14:	b580      	push	{r7, lr}
 8005a16:	af00      	add	r7, sp, #0
	I2C1->CR1 |= I2C_CR1_SWRST;
 8005a18:	4b10      	ldr	r3, [pc, #64]	@ (8005a5c <MCAL_I2C_RESET+0x48>)
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	4a0f      	ldr	r2, [pc, #60]	@ (8005a5c <MCAL_I2C_RESET+0x48>)
 8005a1e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005a22:	6013      	str	r3, [r2, #0]
	MRCC_APB1RSTR |= (1 << 21);
 8005a24:	4b0e      	ldr	r3, [pc, #56]	@ (8005a60 <MCAL_I2C_RESET+0x4c>)
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	4a0d      	ldr	r2, [pc, #52]	@ (8005a60 <MCAL_I2C_RESET+0x4c>)
 8005a2a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8005a2e:	6013      	str	r3, [r2, #0]
	MSTK_uint8Delay(1000);
 8005a30:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8005a34:	f000 ff4a 	bl	80068cc <MSTK_uint8Delay>
	MRCC_APB1RSTR &= ~(1 << 21);
 8005a38:	4b09      	ldr	r3, [pc, #36]	@ (8005a60 <MCAL_I2C_RESET+0x4c>)
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	4a08      	ldr	r2, [pc, #32]	@ (8005a60 <MCAL_I2C_RESET+0x4c>)
 8005a3e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005a42:	6013      	str	r3, [r2, #0]
	I2C1->CR1 &= ~I2C_CR1_SWRST;
 8005a44:	4b05      	ldr	r3, [pc, #20]	@ (8005a5c <MCAL_I2C_RESET+0x48>)
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	4a04      	ldr	r2, [pc, #16]	@ (8005a5c <MCAL_I2C_RESET+0x48>)
 8005a4a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8005a4e:	6013      	str	r3, [r2, #0]
	MSTK_uint8Delay(1000);
 8005a50:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8005a54:	f000 ff3a 	bl	80068cc <MSTK_uint8Delay>
}
 8005a58:	bf00      	nop
 8005a5a:	bd80      	pop	{r7, pc}
 8005a5c:	40005400 	.word	0x40005400
 8005a60:	40021010 	.word	0x40021010

08005a64 <MCAL_I2C_GPIO_Set_Pins>:
		MNVIC_DisableInterrupt(MNVIC_I2C2_ER);
	}
}

void MCAL_I2C_GPIO_Set_Pins(I2C_TypeDef* I2Cx)
{
 8005a64:	b580      	push	{r7, lr}
 8005a66:	b082      	sub	sp, #8
 8005a68:	af00      	add	r7, sp, #0
 8005a6a:	6078      	str	r0, [r7, #4]
	if(I2Cx == I2C1)
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	4a10      	ldr	r2, [pc, #64]	@ (8005ab0 <MCAL_I2C_GPIO_Set_Pins+0x4c>)
 8005a70:	4293      	cmp	r3, r2
 8005a72:	d10a      	bne.n	8005a8a <MCAL_I2C_GPIO_Set_Pins+0x26>
	{
		//		PB6 : I2C1_SCL
		//		PB7 : I2C1_SDA
		MGPIO_SetPinMode(MGPIO_PORTB, MGPIO_PIN6, MGPIO_OUTPUT_AF_OPEN_DRAIN_2MHZ);
 8005a74:	220e      	movs	r2, #14
 8005a76:	2106      	movs	r1, #6
 8005a78:	2001      	movs	r0, #1
 8005a7a:	f7ff fb6d 	bl	8005158 <MGPIO_SetPinMode>
		MGPIO_SetPinMode(MGPIO_PORTB, MGPIO_PIN7, MGPIO_OUTPUT_AF_OPEN_DRAIN_2MHZ);
 8005a7e:	220e      	movs	r2, #14
 8005a80:	2107      	movs	r1, #7
 8005a82:	2001      	movs	r0, #1
 8005a84:	f7ff fb68 	bl	8005158 <MGPIO_SetPinMode>
		//		PB10 : I2C1_SCL
		//		PB11 : I2C1_SDA
		MGPIO_SetPinMode(MGPIO_PORTB, MGPIO_PIN10, MGPIO_OUTPUT_AF_OPEN_DRAIN_10MHZ);
		MGPIO_SetPinMode(MGPIO_PORTB, MGPIO_PIN11, MGPIO_OUTPUT_AF_OPEN_DRAIN_10MHZ);
	}
}
 8005a88:	e00d      	b.n	8005aa6 <MCAL_I2C_GPIO_Set_Pins+0x42>
	else if(I2Cx == I2C2)
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	4a09      	ldr	r2, [pc, #36]	@ (8005ab4 <MCAL_I2C_GPIO_Set_Pins+0x50>)
 8005a8e:	4293      	cmp	r3, r2
 8005a90:	d109      	bne.n	8005aa6 <MCAL_I2C_GPIO_Set_Pins+0x42>
		MGPIO_SetPinMode(MGPIO_PORTB, MGPIO_PIN10, MGPIO_OUTPUT_AF_OPEN_DRAIN_10MHZ);
 8005a92:	220d      	movs	r2, #13
 8005a94:	210a      	movs	r1, #10
 8005a96:	2001      	movs	r0, #1
 8005a98:	f7ff fb5e 	bl	8005158 <MGPIO_SetPinMode>
		MGPIO_SetPinMode(MGPIO_PORTB, MGPIO_PIN11, MGPIO_OUTPUT_AF_OPEN_DRAIN_10MHZ);
 8005a9c:	220d      	movs	r2, #13
 8005a9e:	210b      	movs	r1, #11
 8005aa0:	2001      	movs	r0, #1
 8005aa2:	f7ff fb59 	bl	8005158 <MGPIO_SetPinMode>
}
 8005aa6:	bf00      	nop
 8005aa8:	3708      	adds	r7, #8
 8005aaa:	46bd      	mov	sp, r7
 8005aac:	bd80      	pop	{r7, pc}
 8005aae:	bf00      	nop
 8005ab0:	40005400 	.word	0x40005400
 8005ab4:	40005800 	.word	0x40005800

08005ab8 <MCAL_I2C_MASTER_TX>:

void MCAL_I2C_MASTER_TX(I2C_TypeDef* I2Cx, uint16 devAddr, uint8 *dataOut, uint32 dataLen, Stop_Condition Stop, Repeated_Start start)
{
 8005ab8:	b580      	push	{r7, lr}
 8005aba:	b086      	sub	sp, #24
 8005abc:	af00      	add	r7, sp, #0
 8005abe:	60f8      	str	r0, [r7, #12]
 8005ac0:	607a      	str	r2, [r7, #4]
 8005ac2:	603b      	str	r3, [r7, #0]
 8005ac4:	460b      	mov	r3, r1
 8005ac6:	817b      	strh	r3, [r7, #10]
	int i = 0;
 8005ac8:	2300      	movs	r3, #0
 8005aca:	617b      	str	r3, [r7, #20]
	//	1. Set the start bit in the I2C_CR1 register to generate a Start condition
	I2C_GenerateSTART(I2Cx, ENABLE, start);
 8005acc:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8005ad0:	461a      	mov	r2, r3
 8005ad2:	2101      	movs	r1, #1
 8005ad4:	68f8      	ldr	r0, [r7, #12]
 8005ad6:	f000 f8d3 	bl	8005c80 <I2C_GenerateSTART>

	//  2. wait for EV5
	while(!I2C_GetFlagStatus(I2Cx, EV5));
 8005ada:	bf00      	nop
 8005adc:	2101      	movs	r1, #1
 8005ade:	68f8      	ldr	r0, [r7, #12]
 8005ae0:	f000 f8f6 	bl	8005cd0 <I2C_GetFlagStatus>
 8005ae4:	4603      	mov	r3, r0
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d0f8      	beq.n	8005adc <MCAL_I2C_MASTER_TX+0x24>
	//  3. Send address
	I2C_SendAddress(I2Cx, devAddr, I2C_Direction_Transmitter);	// address
 8005aea:	897b      	ldrh	r3, [r7, #10]
 8005aec:	2200      	movs	r2, #0
 8005aee:	4619      	mov	r1, r3
 8005af0:	68f8      	ldr	r0, [r7, #12]
 8005af2:	f000 f973 	bl	8005ddc <I2C_SendAddress>
	//  4. wait for EV6
	while(!I2C_GetFlagStatus(I2Cx, EV6));
 8005af6:	bf00      	nop
 8005af8:	2102      	movs	r1, #2
 8005afa:	68f8      	ldr	r0, [r7, #12]
 8005afc:	f000 f8e8 	bl	8005cd0 <I2C_GetFlagStatus>
 8005b00:	4603      	mov	r3, r0
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d0f8      	beq.n	8005af8 <MCAL_I2C_MASTER_TX+0x40>
	//  5. wait for EV8_1
	/* TRA, BUSY, MSL, TXE flags */
	while(!I2C_GetFlagStatus(I2Cx, MASTER_BYTE_TRANSMITTING));
 8005b06:	bf00      	nop
 8005b08:	4918      	ldr	r1, [pc, #96]	@ (8005b6c <MCAL_I2C_MASTER_TX+0xb4>)
 8005b0a:	68f8      	ldr	r0, [r7, #12]
 8005b0c:	f000 f8e0 	bl	8005cd0 <I2C_GetFlagStatus>
 8005b10:	4603      	mov	r3, r0
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d0f8      	beq.n	8005b08 <MCAL_I2C_MASTER_TX+0x50>

	for(i = 0; i < dataLen; i++)
 8005b16:	2300      	movs	r3, #0
 8005b18:	617b      	str	r3, [r7, #20]
 8005b1a:	e017      	b.n	8005b4c <MCAL_I2C_MASTER_TX+0x94>
	{
		//  6. wait for EV8
		while(!I2C_GetFlagStatus(I2Cx, EV8));
 8005b1c:	bf00      	nop
 8005b1e:	2104      	movs	r1, #4
 8005b20:	68f8      	ldr	r0, [r7, #12]
 8005b22:	f000 f8d5 	bl	8005cd0 <I2C_GetFlagStatus>
 8005b26:	4603      	mov	r3, r0
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	d0f8      	beq.n	8005b1e <MCAL_I2C_MASTER_TX+0x66>
		/* Write in the DR register the data to be sent */
		if(i > 0)
 8005b2c:	697b      	ldr	r3, [r7, #20]
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	dd02      	ble.n	8005b38 <MCAL_I2C_MASTER_TX+0x80>
		{
			delay_micro(100);
 8005b32:	2064      	movs	r0, #100	@ 0x64
 8005b34:	f7fd fec3 	bl	80038be <delay_micro>
		}
		I2Cx->DR = dataOut[i];
 8005b38:	697b      	ldr	r3, [r7, #20]
 8005b3a:	687a      	ldr	r2, [r7, #4]
 8005b3c:	4413      	add	r3, r2
 8005b3e:	781b      	ldrb	r3, [r3, #0]
 8005b40:	461a      	mov	r2, r3
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	611a      	str	r2, [r3, #16]
	for(i = 0; i < dataLen; i++)
 8005b46:	697b      	ldr	r3, [r7, #20]
 8005b48:	3301      	adds	r3, #1
 8005b4a:	617b      	str	r3, [r7, #20]
 8005b4c:	697b      	ldr	r3, [r7, #20]
 8005b4e:	683a      	ldr	r2, [r7, #0]
 8005b50:	429a      	cmp	r2, r3
 8005b52:	d8e3      	bhi.n	8005b1c <MCAL_I2C_MASTER_TX+0x64>
	}

	//  7. wait EV8_2
	//while(!I2C_GetFlagStatus(I2Cx, EV8_2));

	if(Stop == With_Stop)
 8005b54:	f897 3020 	ldrb.w	r3, [r7, #32]
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d103      	bne.n	8005b64 <MCAL_I2C_MASTER_TX+0xac>
	{
		//  8. Sent stop condition
		I2C_GenerateSTOP(I2Cx, ENABLE);
 8005b5c:	2101      	movs	r1, #1
 8005b5e:	68f8      	ldr	r0, [r7, #12]
 8005b60:	f000 f95b 	bl	8005e1a <I2C_GenerateSTOP>
	}
}
 8005b64:	bf00      	nop
 8005b66:	3718      	adds	r7, #24
 8005b68:	46bd      	mov	sp, r7
 8005b6a:	bd80      	pop	{r7, pc}
 8005b6c:	00070080 	.word	0x00070080

08005b70 <MCAL_I2C_MASTER_RX>:


void MCAL_I2C_MASTER_RX(I2C_TypeDef* I2Cx, uint16 devAddr, uint8 *dataOut, uint32 dataLen, Stop_Condition Stop, Repeated_Start start, I2C_SlaveSelect_t slave)
{
 8005b70:	b580      	push	{r7, lr}
 8005b72:	b086      	sub	sp, #24
 8005b74:	af00      	add	r7, sp, #0
 8005b76:	60f8      	str	r0, [r7, #12]
 8005b78:	607a      	str	r2, [r7, #4]
 8005b7a:	603b      	str	r3, [r7, #0]
 8005b7c:	460b      	mov	r3, r1
 8005b7e:	817b      	strh	r3, [r7, #10]
	uint8 index = I2Cx == I2C1? I2C1_INDEX : I2C2_INDEX;
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	4a3d      	ldr	r2, [pc, #244]	@ (8005c78 <MCAL_I2C_MASTER_RX+0x108>)
 8005b84:	4293      	cmp	r3, r2
 8005b86:	bf14      	ite	ne
 8005b88:	2301      	movne	r3, #1
 8005b8a:	2300      	moveq	r3, #0
 8005b8c:	b2db      	uxtb	r3, r3
 8005b8e:	74fb      	strb	r3, [r7, #19]
	int i = 0;
 8005b90:	2300      	movs	r3, #0
 8005b92:	617b      	str	r3, [r7, #20]
	//	1. Set the start bit in the I2C_CR1 register to generate a Start condition
	I2C_GenerateSTART(I2Cx, ENABLE, start);
 8005b94:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8005b98:	461a      	mov	r2, r3
 8005b9a:	2101      	movs	r1, #1
 8005b9c:	68f8      	ldr	r0, [r7, #12]
 8005b9e:	f000 f86f 	bl	8005c80 <I2C_GenerateSTART>

	//  2. wait for EV5
	while(!I2C_GetFlagStatus(I2Cx, EV5));
 8005ba2:	bf00      	nop
 8005ba4:	2101      	movs	r1, #1
 8005ba6:	68f8      	ldr	r0, [r7, #12]
 8005ba8:	f000 f892 	bl	8005cd0 <I2C_GetFlagStatus>
 8005bac:	4603      	mov	r3, r0
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d0f8      	beq.n	8005ba4 <MCAL_I2C_MASTER_RX+0x34>

	//  3. Send address
	I2C_SendAddress(I2Cx, devAddr, I2C_Direction_Receiver);	// address
 8005bb2:	897b      	ldrh	r3, [r7, #10]
 8005bb4:	2201      	movs	r2, #1
 8005bb6:	4619      	mov	r1, r3
 8005bb8:	68f8      	ldr	r0, [r7, #12]
 8005bba:	f000 f90f 	bl	8005ddc <I2C_SendAddress>
	//delay_ms(20);
	//  4. wait for EV6
	while(!I2C_GetFlagStatus(I2Cx, EV6));
 8005bbe:	bf00      	nop
 8005bc0:	2102      	movs	r1, #2
 8005bc2:	68f8      	ldr	r0, [r7, #12]
 8005bc4:	f000 f884 	bl	8005cd0 <I2C_GetFlagStatus>
 8005bc8:	4603      	mov	r3, r0
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d0f8      	beq.n	8005bc0 <MCAL_I2C_MASTER_RX+0x50>
	//delay_ms(10);
	I2C_ACKnowledgeConfig(I2Cx,ENABLE);
 8005bce:	2101      	movs	r1, #1
 8005bd0:	68f8      	ldr	r0, [r7, #12]
 8005bd2:	f000 f93d 	bl	8005e50 <I2C_ACKnowledgeConfig>
	//delay_ms(25);
	I2Cx->CR1 &= ~(1 << 11);
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	601a      	str	r2, [r3, #0]
	uint8 sr1 = I2Cx->SR1;
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	695b      	ldr	r3, [r3, #20]
 8005be6:	74bb      	strb	r3, [r7, #18]
	uint8 sr2 = I2Cx->SR2;
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	699b      	ldr	r3, [r3, #24]
 8005bec:	747b      	strb	r3, [r7, #17]
	if(dataLen)
 8005bee:	683b      	ldr	r3, [r7, #0]
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	d01c      	beq.n	8005c2e <MCAL_I2C_MASTER_RX+0xbe>
	{
		// read the data until Len becomes zero
		for(i = dataLen-1; i >= 0; i--)
 8005bf4:	683b      	ldr	r3, [r7, #0]
 8005bf6:	3b01      	subs	r3, #1
 8005bf8:	617b      	str	r3, [r7, #20]
 8005bfa:	e011      	b.n	8005c20 <MCAL_I2C_MASTER_RX+0xb0>
		{
			//  5. wait for EV7
			while(!I2C_GetFlagStatus(I2Cx, EV7));
 8005bfc:	bf00      	nop
 8005bfe:	2103      	movs	r1, #3
 8005c00:	68f8      	ldr	r0, [r7, #12]
 8005c02:	f000 f865 	bl	8005cd0 <I2C_GetFlagStatus>
 8005c06:	4603      	mov	r3, r0
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d0f8      	beq.n	8005bfe <MCAL_I2C_MASTER_RX+0x8e>
			//read the data from data register into buffer
			dataOut[i] = I2Cx->DR;
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	6919      	ldr	r1, [r3, #16]
 8005c10:	697b      	ldr	r3, [r7, #20]
 8005c12:	687a      	ldr	r2, [r7, #4]
 8005c14:	4413      	add	r3, r2
 8005c16:	b2ca      	uxtb	r2, r1
 8005c18:	701a      	strb	r2, [r3, #0]
		for(i = dataLen-1; i >= 0; i--)
 8005c1a:	697b      	ldr	r3, [r7, #20]
 8005c1c:	3b01      	subs	r3, #1
 8005c1e:	617b      	str	r3, [r7, #20]
 8005c20:	697b      	ldr	r3, [r7, #20]
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	daea      	bge.n	8005bfc <MCAL_I2C_MASTER_RX+0x8c>
			//delay_ms(20);
			//increment the buffer address;
			//dataOut++;
		}

		I2C_ACKnowledgeConfig(I2Cx,DISABLE);
 8005c26:	2100      	movs	r1, #0
 8005c28:	68f8      	ldr	r0, [r7, #12]
 8005c2a:	f000 f911 	bl	8005e50 <I2C_ACKnowledgeConfig>

	}
	if(slave == I2C_EEPROM)
 8005c2e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	d103      	bne.n	8005c3e <MCAL_I2C_MASTER_RX+0xce>
		MSTK_uint8Delay(500);
 8005c36:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8005c3a:	f000 fe47 	bl	80068cc <MSTK_uint8Delay>
	if(Stop == With_Stop)
 8005c3e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d103      	bne.n	8005c4e <MCAL_I2C_MASTER_RX+0xde>
		//  7. Send Stop condition
		I2C_GenerateSTOP(I2Cx, ENABLE);
 8005c46:	2101      	movs	r1, #1
 8005c48:	68f8      	ldr	r0, [r7, #12]
 8005c4a:	f000 f8e6 	bl	8005e1a <I2C_GenerateSTOP>

	//re-enabling ACKing
	if(Global_I2C_Config[index].I2C_ACK_Control == I2C_Ack_Enable)
 8005c4e:	7cfa      	ldrb	r2, [r7, #19]
 8005c50:	490a      	ldr	r1, [pc, #40]	@ (8005c7c <MCAL_I2C_MASTER_RX+0x10c>)
 8005c52:	4613      	mov	r3, r2
 8005c54:	005b      	lsls	r3, r3, #1
 8005c56:	4413      	add	r3, r2
 8005c58:	00db      	lsls	r3, r3, #3
 8005c5a:	440b      	add	r3, r1
 8005c5c:	3310      	adds	r3, #16
 8005c5e:	881b      	ldrh	r3, [r3, #0]
 8005c60:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005c64:	d103      	bne.n	8005c6e <MCAL_I2C_MASTER_RX+0xfe>
	{
		I2C_ACKnowledgeConfig(I2Cx, ENABLE);
 8005c66:	2101      	movs	r1, #1
 8005c68:	68f8      	ldr	r0, [r7, #12]
 8005c6a:	f000 f8f1 	bl	8005e50 <I2C_ACKnowledgeConfig>
	}
}
 8005c6e:	bf00      	nop
 8005c70:	3718      	adds	r7, #24
 8005c72:	46bd      	mov	sp, r7
 8005c74:	bd80      	pop	{r7, pc}
 8005c76:	bf00      	nop
 8005c78:	40005400 	.word	0x40005400
 8005c7c:	200007f8 	.word	0x200007f8

08005c80 <I2C_GenerateSTART>:


void I2C_GenerateSTART(I2C_TypeDef* I2Cx, FunctionalState NewState,Repeated_Start start)
{
 8005c80:	b580      	push	{r7, lr}
 8005c82:	b082      	sub	sp, #8
 8005c84:	af00      	add	r7, sp, #0
 8005c86:	6078      	str	r0, [r7, #4]
 8005c88:	460b      	mov	r3, r1
 8005c8a:	70fb      	strb	r3, [r7, #3]
 8005c8c:	4613      	mov	r3, r2
 8005c8e:	70bb      	strb	r3, [r7, #2]

	if (start != repeated_start){
 8005c90:	78bb      	ldrb	r3, [r7, #2]
 8005c92:	2b01      	cmp	r3, #1
 8005c94:	d007      	beq.n	8005ca6 <I2C_GenerateSTART+0x26>
		//Check if the BUS is idle
		while(I2C_GetFlagStatus(I2Cx, I2C_FLAG_BUSY));
 8005c96:	bf00      	nop
 8005c98:	2100      	movs	r1, #0
 8005c9a:	6878      	ldr	r0, [r7, #4]
 8005c9c:	f000 f818 	bl	8005cd0 <I2C_GetFlagStatus>
 8005ca0:	4603      	mov	r3, r0
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d1f8      	bne.n	8005c98 <I2C_GenerateSTART+0x18>
	//	1: Repeated start generation
	//	In Slave mode:
	//	0: No Start generation
	//	1: Start generation when the bus is free

	if (NewState != DISABLE)
 8005ca6:	78fb      	ldrb	r3, [r7, #3]
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	d006      	beq.n	8005cba <I2C_GenerateSTART+0x3a>
	{
		/* Generate a START condition */
		I2Cx->CR1 |= I2C_CR1_START;
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	601a      	str	r2, [r3, #0]
	{
		/* Disable the START condition generation */
		I2Cx->CR1 &= ~(I2C_CR1_START) ;
	}

}
 8005cb8:	e005      	b.n	8005cc6 <I2C_GenerateSTART+0x46>
		I2Cx->CR1 &= ~(I2C_CR1_START) ;
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	601a      	str	r2, [r3, #0]
}
 8005cc6:	bf00      	nop
 8005cc8:	3708      	adds	r7, #8
 8005cca:	46bd      	mov	sp, r7
 8005ccc:	bd80      	pop	{r7, pc}
	...

08005cd0 <I2C_GetFlagStatus>:

FlagStatus I2C_GetFlagStatus(I2C_TypeDef* I2Cx, Status flag)
{
 8005cd0:	b480      	push	{r7}
 8005cd2:	b087      	sub	sp, #28
 8005cd4:	af00      	add	r7, sp, #0
 8005cd6:	6078      	str	r0, [r7, #4]
 8005cd8:	6039      	str	r1, [r7, #0]
	//volatile uint32 dummyRead;
	FlagStatus bitstatus = RESET;
 8005cda:	2300      	movs	r3, #0
 8005cdc:	75fb      	strb	r3, [r7, #23]
	uint32 flag1 = 0, flag2 = 0;
 8005cde:	2300      	movs	r3, #0
 8005ce0:	613b      	str	r3, [r7, #16]
 8005ce2:	2300      	movs	r3, #0
 8005ce4:	60fb      	str	r3, [r7, #12]
	uint32 lastevent = 0;
 8005ce6:	2300      	movs	r3, #0
 8005ce8:	60bb      	str	r3, [r7, #8]
	switch(flag)
 8005cea:	683b      	ldr	r3, [r7, #0]
 8005cec:	2b05      	cmp	r3, #5
 8005cee:	d811      	bhi.n	8005d14 <I2C_GetFlagStatus+0x44>
 8005cf0:	683b      	ldr	r3, [r7, #0]
 8005cf2:	2b05      	cmp	r3, #5
 8005cf4:	d86a      	bhi.n	8005dcc <I2C_GetFlagStatus+0xfc>
 8005cf6:	a201      	add	r2, pc, #4	@ (adr r2, 8005cfc <I2C_GetFlagStatus+0x2c>)
 8005cf8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005cfc:	08005d1f 	.word	0x08005d1f
 8005d00:	08005d37 	.word	0x08005d37
 8005d04:	08005d4f 	.word	0x08005d4f
 8005d08:	08005db5 	.word	0x08005db5
 8005d0c:	08005d9d 	.word	0x08005d9d
 8005d10:	08005d9d 	.word	0x08005d9d
 8005d14:	683b      	ldr	r3, [r7, #0]
 8005d16:	4a30      	ldr	r2, [pc, #192]	@ (8005dd8 <I2C_GetFlagStatus+0x108>)
 8005d18:	4293      	cmp	r3, r2
 8005d1a:	d024      	beq.n	8005d66 <I2C_GetFlagStatus+0x96>
 8005d1c:	e056      	b.n	8005dcc <I2C_GetFlagStatus+0xfc>
	{
		// Check bit 1 in I2C_SR2
		//0 : Bus is not busy
		//1 : Bus is busy

		if((I2Cx->SR2)&(I2C_SR2_BUSY))
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	699b      	ldr	r3, [r3, #24]
 8005d22:	f003 0302 	and.w	r3, r3, #2
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d002      	beq.n	8005d30 <I2C_GetFlagStatus+0x60>
			bitstatus = SET;
 8005d2a:	2301      	movs	r3, #1
 8005d2c:	75fb      	strb	r3, [r7, #23]
		else
			bitstatus = RESET;
		break;
 8005d2e:	e04d      	b.n	8005dcc <I2C_GetFlagStatus+0xfc>
			bitstatus = RESET;
 8005d30:	2300      	movs	r3, #0
 8005d32:	75fb      	strb	r3, [r7, #23]
		break;
 8005d34:	e04a      	b.n	8005dcc <I2C_GetFlagStatus+0xfc>
	{
		// Check bit 0 in I2C_SR1	(start bit)
		//0 : No start condition
		//1 : Start condition generated

		if((I2Cx->SR1)&(I2C_SR1_SB))
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	695b      	ldr	r3, [r3, #20]
 8005d3a:	f003 0301 	and.w	r3, r3, #1
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d002      	beq.n	8005d48 <I2C_GetFlagStatus+0x78>
			bitstatus = SET;
 8005d42:	2301      	movs	r3, #1
 8005d44:	75fb      	strb	r3, [r7, #23]
		else
			bitstatus = RESET;
		break;
 8005d46:	e041      	b.n	8005dcc <I2C_GetFlagStatus+0xfc>
			bitstatus = RESET;
 8005d48:	2300      	movs	r3, #0
 8005d4a:	75fb      	strb	r3, [r7, #23]
		break;
 8005d4c:	e03e      	b.n	8005dcc <I2C_GetFlagStatus+0xfc>
	}
	case EV6:
	{
		// chech bit ADDR = 1 (address sent), cleared by reading SR1 followed by reading SR2
		if((I2Cx->SR1)&(I2C_SR1_ADDR))
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	695b      	ldr	r3, [r3, #20]
 8005d52:	f003 0302 	and.w	r3, r3, #2
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	d002      	beq.n	8005d60 <I2C_GetFlagStatus+0x90>
			
		bitstatus = SET;
 8005d5a:	2301      	movs	r3, #1
 8005d5c:	75fb      	strb	r3, [r7, #23]
		else
			bitstatus = RESET;

		//to clear ADDR
		//dummyRead = I2Cx -> SR2;
		break;
 8005d5e:	e035      	b.n	8005dcc <I2C_GetFlagStatus+0xfc>
			bitstatus = RESET;
 8005d60:	2300      	movs	r3, #0
 8005d62:	75fb      	strb	r3, [r7, #23]
		break;
 8005d64:	e032      	b.n	8005dcc <I2C_GetFlagStatus+0xfc>
	}
	case MASTER_BYTE_TRANSMITTING:
	{
		/* Read the I2Cx status register */
		flag1 = I2Cx->SR1;
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	695b      	ldr	r3, [r3, #20]
 8005d6a:	613b      	str	r3, [r7, #16]
		flag2 = I2Cx->SR2;
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	699b      	ldr	r3, [r3, #24]
 8005d70:	60fb      	str	r3, [r7, #12]
		flag2 = flag2 << 16;
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	041b      	lsls	r3, r3, #16
 8005d76:	60fb      	str	r3, [r7, #12]
		/* Get the last event value from I2C status register */
		lastevent = (flag1 | flag2) & ((uint32)0x00FFFFFF);
 8005d78:	693a      	ldr	r2, [r7, #16]
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	4313      	orrs	r3, r2
 8005d7e:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8005d82:	60bb      	str	r3, [r7, #8]
		/* Check whether the last event contains the I2C_EVENT */
		if((lastevent & flag) == flag)
 8005d84:	68ba      	ldr	r2, [r7, #8]
 8005d86:	683b      	ldr	r3, [r7, #0]
 8005d88:	4013      	ands	r3, r2
 8005d8a:	683a      	ldr	r2, [r7, #0]
 8005d8c:	429a      	cmp	r2, r3
 8005d8e:	d102      	bne.n	8005d96 <I2C_GetFlagStatus+0xc6>
		{
			/* SUCCESS: last event is equal to I2C_EVENT */
			bitstatus = SET;
 8005d90:	2301      	movs	r3, #1
 8005d92:	75fb      	strb	r3, [r7, #23]
		}
		else
		{
			bitstatus = RESET;
		}
		break;
 8005d94:	e01a      	b.n	8005dcc <I2C_GetFlagStatus+0xfc>
			bitstatus = RESET;
 8005d96:	2300      	movs	r3, #0
 8005d98:	75fb      	strb	r3, [r7, #23]
		break;
 8005d9a:	e017      	b.n	8005dcc <I2C_GetFlagStatus+0xfc>
	case EV8:
	{
		// Bit 7 TxE: Data register empty (transmitters)
		// 0 : Data register not empty
		// 1 : Data register empty
		if(((I2Cx->SR1)&(I2C_SR1_TXE)))
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	695b      	ldr	r3, [r3, #20]
 8005da0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	d002      	beq.n	8005dae <I2C_GetFlagStatus+0xde>
			bitstatus = SET;
 8005da8:	2301      	movs	r3, #1
 8005daa:	75fb      	strb	r3, [r7, #23]
		else
			bitstatus = RESET;
		break;
 8005dac:	e00e      	b.n	8005dcc <I2C_GetFlagStatus+0xfc>
			bitstatus = RESET;
 8005dae:	2300      	movs	r3, #0
 8005db0:	75fb      	strb	r3, [r7, #23]
		break;
 8005db2:	e00b      	b.n	8005dcc <I2C_GetFlagStatus+0xfc>
	case EV7:
	{
		// Bit 6 in SR1
		//0 : Data register empty
		//1 : Data register not empty
		if(((I2Cx->SR1)&(I2C_SR1_RXNE)))
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	695b      	ldr	r3, [r3, #20]
 8005db8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	d002      	beq.n	8005dc6 <I2C_GetFlagStatus+0xf6>
			bitstatus = SET;
 8005dc0:	2301      	movs	r3, #1
 8005dc2:	75fb      	strb	r3, [r7, #23]
		else
			bitstatus = RESET;
		break;
 8005dc4:	e001      	b.n	8005dca <I2C_GetFlagStatus+0xfa>
			bitstatus = RESET;
 8005dc6:	2300      	movs	r3, #0
 8005dc8:	75fb      	strb	r3, [r7, #23]
		break;
 8005dca:	bf00      	nop
	}
	}
	return bitstatus;
 8005dcc:	7dfb      	ldrb	r3, [r7, #23]
}
 8005dce:	4618      	mov	r0, r3
 8005dd0:	371c      	adds	r7, #28
 8005dd2:	46bd      	mov	sp, r7
 8005dd4:	bc80      	pop	{r7}
 8005dd6:	4770      	bx	lr
 8005dd8:	00070080 	.word	0x00070080

08005ddc <I2C_SendAddress>:

void I2C_SendAddress(I2C_TypeDef* I2Cx, uint16 Address, I2C_Direction Direction)
{
 8005ddc:	b480      	push	{r7}
 8005dde:	b083      	sub	sp, #12
 8005de0:	af00      	add	r7, sp, #0
 8005de2:	6078      	str	r0, [r7, #4]
 8005de4:	460b      	mov	r3, r1
 8005de6:	807b      	strh	r3, [r7, #2]
 8005de8:	4613      	mov	r3, r2
 8005dea:	707b      	strb	r3, [r7, #1]
	Address = (Address << 1);
 8005dec:	887b      	ldrh	r3, [r7, #2]
 8005dee:	005b      	lsls	r3, r3, #1
 8005df0:	807b      	strh	r3, [r7, #2]
	if(Direction != I2C_Direction_Transmitter)
 8005df2:	787b      	ldrb	r3, [r7, #1]
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d004      	beq.n	8005e02 <I2C_SendAddress+0x26>
	{
		/* Set the address bit 0 for read */
		Address |= 1<<0;
 8005df8:	887b      	ldrh	r3, [r7, #2]
 8005dfa:	f043 0301 	orr.w	r3, r3, #1
 8005dfe:	807b      	strh	r3, [r7, #2]
 8005e00:	e003      	b.n	8005e0a <I2C_SendAddress+0x2e>
	}
	else
	{
		/* Set the address bit 0 for write */
		Address &= ~(1<<0);
 8005e02:	887b      	ldrh	r3, [r7, #2]
 8005e04:	f023 0301 	bic.w	r3, r3, #1
 8005e08:	807b      	strh	r3, [r7, #2]
	}

	/* Send the address */
	I2Cx->DR = Address;
 8005e0a:	887a      	ldrh	r2, [r7, #2]
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	611a      	str	r2, [r3, #16]
}
 8005e10:	bf00      	nop
 8005e12:	370c      	adds	r7, #12
 8005e14:	46bd      	mov	sp, r7
 8005e16:	bc80      	pop	{r7}
 8005e18:	4770      	bx	lr

08005e1a <I2C_GenerateSTOP>:

void I2C_GenerateSTOP(I2C_TypeDef *I2Cx, FunctionalState NewState)
{
 8005e1a:	b480      	push	{r7}
 8005e1c:	b083      	sub	sp, #12
 8005e1e:	af00      	add	r7, sp, #0
 8005e20:	6078      	str	r0, [r7, #4]
 8005e22:	460b      	mov	r3, r1
 8005e24:	70fb      	strb	r3, [r7, #3]
	if(NewState != DISABLE)
 8005e26:	78fb      	ldrb	r3, [r7, #3]
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d006      	beq.n	8005e3a <I2C_GenerateSTOP+0x20>
	{
		/* Generate a STOP condition */
		I2Cx->CR1 |= I2C_CR1_STOP;
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	601a      	str	r2, [r3, #0]
	else
	{
		/* Disable the STOP condition generation */
		I2Cx->CR1 &= ~(I2C_CR1_STOP);
	}
}
 8005e38:	e005      	b.n	8005e46 <I2C_GenerateSTOP+0x2c>
		I2Cx->CR1 &= ~(I2C_CR1_STOP);
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	601a      	str	r2, [r3, #0]
}
 8005e46:	bf00      	nop
 8005e48:	370c      	adds	r7, #12
 8005e4a:	46bd      	mov	sp, r7
 8005e4c:	bc80      	pop	{r7}
 8005e4e:	4770      	bx	lr

08005e50 <I2C_ACKnowledgeConfig>:

void I2C_ACKnowledgeConfig(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
 8005e50:	b480      	push	{r7}
 8005e52:	b083      	sub	sp, #12
 8005e54:	af00      	add	r7, sp, #0
 8005e56:	6078      	str	r0, [r7, #4]
 8005e58:	460b      	mov	r3, r1
 8005e5a:	70fb      	strb	r3, [r7, #3]
	if(NewState != DISABLE)
 8005e5c:	78fb      	ldrb	r3, [r7, #3]
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	d006      	beq.n	8005e70 <I2C_ACKnowledgeConfig+0x20>
	{
		/* Enable the ACKnowledgement */
		I2Cx->CR1 |= I2C_CR1_ACK;
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	601a      	str	r2, [r3, #0]
	{
		/* Disable the ACKnowledgement */
		I2Cx->CR1 &= ~(I2C_CR1_ACK);
	}

}
 8005e6e:	e005      	b.n	8005e7c <I2C_ACKnowledgeConfig+0x2c>
		I2Cx->CR1 &= ~(I2C_CR1_ACK);
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	601a      	str	r2, [r3, #0]
}
 8005e7c:	bf00      	nop
 8005e7e:	370c      	adds	r7, #12
 8005e80:	46bd      	mov	sp, r7
 8005e82:	bc80      	pop	{r7}
 8005e84:	4770      	bx	lr
	...

08005e88 <MNVIC_EnableInterrupt>:
 * @return Std_ReturnType
 * @retval E_OK: Peripheral Interrupt is enabled successfully
 * @retval E_NOT_OK: Peripheral Interrupt is not enabled 
 */
Std_ReturnType MNVIC_EnableInterrupt(MNVIC_InterruptType Copy_uint32InterruptNumber)
{
 8005e88:	b480      	push	{r7}
 8005e8a:	b085      	sub	sp, #20
 8005e8c:	af00      	add	r7, sp, #0
 8005e8e:	4603      	mov	r3, r0
 8005e90:	71fb      	strb	r3, [r7, #7]
    Std_ReturnType Loc_uint8FuncStatus = E_NOT_OK;
 8005e92:	2301      	movs	r3, #1
 8005e94:	73fb      	strb	r3, [r7, #15]
    if(Copy_uint32InterruptNumber < 32)
 8005e96:	79fb      	ldrb	r3, [r7, #7]
 8005e98:	2b1f      	cmp	r3, #31
 8005e9a:	d80c      	bhi.n	8005eb6 <MNVIC_EnableInterrupt+0x2e>
    {
        SET_BIT((NVIC -> ISER[0]), Copy_uint32InterruptNumber);
 8005e9c:	4b13      	ldr	r3, [pc, #76]	@ (8005eec <MNVIC_EnableInterrupt+0x64>)
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	79fa      	ldrb	r2, [r7, #7]
 8005ea2:	2101      	movs	r1, #1
 8005ea4:	fa01 f202 	lsl.w	r2, r1, r2
 8005ea8:	4611      	mov	r1, r2
 8005eaa:	4a10      	ldr	r2, [pc, #64]	@ (8005eec <MNVIC_EnableInterrupt+0x64>)
 8005eac:	430b      	orrs	r3, r1
 8005eae:	6013      	str	r3, [r2, #0]
        Loc_uint8FuncStatus = E_OK;
 8005eb0:	2300      	movs	r3, #0
 8005eb2:	73fb      	strb	r3, [r7, #15]
 8005eb4:	e014      	b.n	8005ee0 <MNVIC_EnableInterrupt+0x58>
    }
    else if(Copy_uint32InterruptNumber < NVIC_NUMBER_OF_INTERRUPTS)
 8005eb6:	79fb      	ldrb	r3, [r7, #7]
 8005eb8:	2b3b      	cmp	r3, #59	@ 0x3b
 8005eba:	d80f      	bhi.n	8005edc <MNVIC_EnableInterrupt+0x54>
    {
        Copy_uint32InterruptNumber -= 32;
 8005ebc:	79fb      	ldrb	r3, [r7, #7]
 8005ebe:	3b20      	subs	r3, #32
 8005ec0:	71fb      	strb	r3, [r7, #7]
        SET_BIT((NVIC -> ISER[1]), Copy_uint32InterruptNumber);
 8005ec2:	4b0a      	ldr	r3, [pc, #40]	@ (8005eec <MNVIC_EnableInterrupt+0x64>)
 8005ec4:	685b      	ldr	r3, [r3, #4]
 8005ec6:	79fa      	ldrb	r2, [r7, #7]
 8005ec8:	2101      	movs	r1, #1
 8005eca:	fa01 f202 	lsl.w	r2, r1, r2
 8005ece:	4611      	mov	r1, r2
 8005ed0:	4a06      	ldr	r2, [pc, #24]	@ (8005eec <MNVIC_EnableInterrupt+0x64>)
 8005ed2:	430b      	orrs	r3, r1
 8005ed4:	6053      	str	r3, [r2, #4]
        Loc_uint8FuncStatus = E_OK;
 8005ed6:	2300      	movs	r3, #0
 8005ed8:	73fb      	strb	r3, [r7, #15]
 8005eda:	e001      	b.n	8005ee0 <MNVIC_EnableInterrupt+0x58>
    }
    else
    {
        Loc_uint8FuncStatus = E_NOT_OK;
 8005edc:	2301      	movs	r3, #1
 8005ede:	73fb      	strb	r3, [r7, #15]
    }
    return Loc_uint8FuncStatus;
 8005ee0:	7bfb      	ldrb	r3, [r7, #15]
}
 8005ee2:	4618      	mov	r0, r3
 8005ee4:	3714      	adds	r7, #20
 8005ee6:	46bd      	mov	sp, r7
 8005ee8:	bc80      	pop	{r7}
 8005eea:	4770      	bx	lr
 8005eec:	e000e100 	.word	0xe000e100

08005ef0 <MNVIC_SetInterruptPriority>:
 * @return Std_ReturnType
 * @retval E_OK: Priority has been set successfully
 * @retval E_NOT_OK: Priority has not been set  
 */
Std_ReturnType MNVIC_SetInterruptPriority(MNVIC_InterruptType Copy_uint32InterruptNumber, uint8 Copy_uint8GroupPriority, uint8 Copy_uint8SubGroupPriority)
{
 8005ef0:	b480      	push	{r7}
 8005ef2:	b085      	sub	sp, #20
 8005ef4:	af00      	add	r7, sp, #0
 8005ef6:	4603      	mov	r3, r0
 8005ef8:	71fb      	strb	r3, [r7, #7]
 8005efa:	460b      	mov	r3, r1
 8005efc:	71bb      	strb	r3, [r7, #6]
 8005efe:	4613      	mov	r3, r2
 8005f00:	717b      	strb	r3, [r7, #5]
    Std_ReturnType Loc_uint8FuncStatus = E_NOT_OK;
 8005f02:	2301      	movs	r3, #1
 8005f04:	73fb      	strb	r3, [r7, #15]
    if(Copy_uint32InterruptNumber < NVIC_NUMBER_OF_INTERRUPTS)
 8005f06:	79fb      	ldrb	r3, [r7, #7]
 8005f08:	2b3b      	cmp	r3, #59	@ 0x3b
 8005f0a:	d84e      	bhi.n	8005faa <MNVIC_SetInterruptPriority+0xba>

                                             -----------------------------------
                                            |     Priority    ||||||||||||||||||                 
                                             -----------------------------------
        */
        uint16 Loc_uint16AIRCRPriorityGroupVal = (uint16)(MSCB_AIRCR & (0xFFFF));
 8005f0c:	4b2b      	ldr	r3, [pc, #172]	@ (8005fbc <MNVIC_SetInterruptPriority+0xcc>)
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	81bb      	strh	r3, [r7, #12]
        uint8 Loc_uint8PriorityValue = 0;
 8005f12:	2300      	movs	r3, #0
 8005f14:	72fb      	strb	r3, [r7, #11]

        switch(Loc_uint16AIRCRPriorityGroupVal)
 8005f16:	89bb      	ldrh	r3, [r7, #12]
 8005f18:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005f1c:	d038      	beq.n	8005f90 <MNVIC_SetInterruptPriority+0xa0>
 8005f1e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005f22:	dc3f      	bgt.n	8005fa4 <MNVIC_SetInterruptPriority+0xb4>
 8005f24:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8005f28:	d019      	beq.n	8005f5e <MNVIC_SetInterruptPriority+0x6e>
 8005f2a:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8005f2e:	dc39      	bgt.n	8005fa4 <MNVIC_SetInterruptPriority+0xb4>
 8005f30:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8005f34:	d013      	beq.n	8005f5e <MNVIC_SetInterruptPriority+0x6e>
 8005f36:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8005f3a:	dc33      	bgt.n	8005fa4 <MNVIC_SetInterruptPriority+0xb4>
 8005f3c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005f40:	d003      	beq.n	8005f4a <MNVIC_SetInterruptPriority+0x5a>
 8005f42:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005f46:	d00a      	beq.n	8005f5e <MNVIC_SetInterruptPriority+0x6e>
 8005f48:	e02c      	b.n	8005fa4 <MNVIC_SetInterruptPriority+0xb4>
        {
            case MNVIC_PRIORITY_GROUP_4_SUB_0:
            {
                Loc_uint8PriorityValue = (Copy_uint8GroupPriority << 4);
 8005f4a:	79bb      	ldrb	r3, [r7, #6]
 8005f4c:	011b      	lsls	r3, r3, #4
 8005f4e:	72fb      	strb	r3, [r7, #11]
                NVIC -> IPR[Copy_uint32InterruptNumber] = Loc_uint8PriorityValue;
 8005f50:	4a1b      	ldr	r2, [pc, #108]	@ (8005fc0 <MNVIC_SetInterruptPriority+0xd0>)
 8005f52:	79fb      	ldrb	r3, [r7, #7]
 8005f54:	4413      	add	r3, r2
 8005f56:	7afa      	ldrb	r2, [r7, #11]
 8005f58:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
                break;
 8005f5c:	e027      	b.n	8005fae <MNVIC_SetInterruptPriority+0xbe>
            }
            case MNVIC_PRIORITY_GROUP_3_SUB_1:
            case MNVIC_PRIORITY_GROUP_2_SUB_2:
            case MNVIC_PRIORITY_GROUP_1_SUB_3:
            {
                Loc_uint8PriorityValue = ((Copy_uint8SubGroupPriority) | (Copy_uint8GroupPriority << ((Loc_uint16AIRCRPriorityGroupVal - (uint16)MNVIC_PRIORITY_GROUP_4_SUB_0) / 0x100)));
 8005f5e:	79ba      	ldrb	r2, [r7, #6]
 8005f60:	89bb      	ldrh	r3, [r7, #12]
 8005f62:	f5a3 7340 	sub.w	r3, r3, #768	@ 0x300
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	da00      	bge.n	8005f6c <MNVIC_SetInterruptPriority+0x7c>
 8005f6a:	33ff      	adds	r3, #255	@ 0xff
 8005f6c:	121b      	asrs	r3, r3, #8
 8005f6e:	fa02 f303 	lsl.w	r3, r2, r3
 8005f72:	b25a      	sxtb	r2, r3
 8005f74:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8005f78:	4313      	orrs	r3, r2
 8005f7a:	b25b      	sxtb	r3, r3
 8005f7c:	72fb      	strb	r3, [r7, #11]
                NVIC -> IPR[Copy_uint32InterruptNumber] = Loc_uint8PriorityValue << 4;
 8005f7e:	4910      	ldr	r1, [pc, #64]	@ (8005fc0 <MNVIC_SetInterruptPriority+0xd0>)
 8005f80:	79fb      	ldrb	r3, [r7, #7]
 8005f82:	7afa      	ldrb	r2, [r7, #11]
 8005f84:	0112      	lsls	r2, r2, #4
 8005f86:	b2d2      	uxtb	r2, r2
 8005f88:	440b      	add	r3, r1
 8005f8a:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
                break;
 8005f8e:	e00e      	b.n	8005fae <MNVIC_SetInterruptPriority+0xbe>
            }
            case MNVIC_PRIORITY_GROUP_0_SUB_4:
            {
                Loc_uint8PriorityValue = (Copy_uint8SubGroupPriority << 4);
 8005f90:	797b      	ldrb	r3, [r7, #5]
 8005f92:	011b      	lsls	r3, r3, #4
 8005f94:	72fb      	strb	r3, [r7, #11]
                NVIC -> IPR[Copy_uint32InterruptNumber] = Loc_uint8PriorityValue;
 8005f96:	4a0a      	ldr	r2, [pc, #40]	@ (8005fc0 <MNVIC_SetInterruptPriority+0xd0>)
 8005f98:	79fb      	ldrb	r3, [r7, #7]
 8005f9a:	4413      	add	r3, r2
 8005f9c:	7afa      	ldrb	r2, [r7, #11]
 8005f9e:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
                break;
 8005fa2:	e004      	b.n	8005fae <MNVIC_SetInterruptPriority+0xbe>
            }
            default:
            {
                Loc_uint8FuncStatus = E_NOT_OK;
 8005fa4:	2301      	movs	r3, #1
 8005fa6:	73fb      	strb	r3, [r7, #15]
                break;
 8005fa8:	e001      	b.n	8005fae <MNVIC_SetInterruptPriority+0xbe>
        }

    }
    else
    {
        Loc_uint8FuncStatus = E_NOT_OK;
 8005faa:	2301      	movs	r3, #1
 8005fac:	73fb      	strb	r3, [r7, #15]
    }
    return Loc_uint8FuncStatus;
 8005fae:	7bfb      	ldrb	r3, [r7, #15]
}
 8005fb0:	4618      	mov	r0, r3
 8005fb2:	3714      	adds	r7, #20
 8005fb4:	46bd      	mov	sp, r7
 8005fb6:	bc80      	pop	{r7}
 8005fb8:	4770      	bx	lr
 8005fba:	bf00      	nop
 8005fbc:	e000ed0c 	.word	0xe000ed0c
 8005fc0:	e000e100 	.word	0xe000e100

08005fc4 <MRCC_InitClock>:
 * @return Std_ReturnType
 * @retval E_OK:        Clock Initialized Successfully
 * @retval E_NOT_OK:    Clock is not initialized Successfully
 */
Std_ReturnType MRCC_InitClock(void)
{
 8005fc4:	b480      	push	{r7}
 8005fc6:	af00      	add	r7, sp, #0

    #elif MRCC_CLOCK_SOURCE == MRCC_HSE_CLOCK
        #if (MRCC_HSE_CLOCK_FREQ <= 16000000)
            #if MRCC_HSE_CLOCK_SOURCE == MRCC_HSE_CRYSTAL_CLOCK
                /*Bypass is not enabled*/
                CLR_BIT(MRCC_CR, MRCC_CR_HSEBYP);
 8005fc8:	4b20      	ldr	r3, [pc, #128]	@ (800604c <MRCC_InitClock+0x88>)
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	4a1f      	ldr	r2, [pc, #124]	@ (800604c <MRCC_InitClock+0x88>)
 8005fce:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005fd2:	6013      	str	r3, [r2, #0]
            #else
                #error "External Clock Source is not specified correctly"
            #endif

            //Enable High-Speed External Clock
            SET_BIT(MRCC_CR, MRCC_CR_HSEON);
 8005fd4:	4b1d      	ldr	r3, [pc, #116]	@ (800604c <MRCC_InitClock+0x88>)
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	4a1c      	ldr	r2, [pc, #112]	@ (800604c <MRCC_InitClock+0x88>)
 8005fda:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005fde:	6013      	str	r3, [r2, #0]
            //Wait until HSE Clock is ready
            while(GET_BIT(MRCC_CR, MRCC_CR_HSERDY) == 0);
 8005fe0:	bf00      	nop
 8005fe2:	4b1a      	ldr	r3, [pc, #104]	@ (800604c <MRCC_InitClock+0x88>)
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	d0f9      	beq.n	8005fe2 <MRCC_InitClock+0x1e>

            //Set System Clock Source to be HSE Clock
            SET_BIT(MRCC_CFGR, MRCC_CFGR_SW_START);
 8005fee:	4b18      	ldr	r3, [pc, #96]	@ (8006050 <MRCC_InitClock+0x8c>)
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	4a17      	ldr	r2, [pc, #92]	@ (8006050 <MRCC_InitClock+0x8c>)
 8005ff4:	f043 0301 	orr.w	r3, r3, #1
 8005ff8:	6013      	str	r3, [r2, #0]
            CLR_BIT(MRCC_CFGR, (MRCC_CFGR_SW_START + 1));
 8005ffa:	4b15      	ldr	r3, [pc, #84]	@ (8006050 <MRCC_InitClock+0x8c>)
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	4a14      	ldr	r2, [pc, #80]	@ (8006050 <MRCC_InitClock+0x8c>)
 8006000:	f023 0302 	bic.w	r3, r3, #2
 8006004:	6013      	str	r3, [r2, #0]

    #else
        #error "Clock Source is not Specified Correctly"
    #endif
    //Set Prescalars for AHB, APB1 and APB2 Clocks
    MRCC_CFGR &= ~(((uint32)0b1111) << (MRCC_CFGR_HPRE_START));
 8006006:	4b12      	ldr	r3, [pc, #72]	@ (8006050 <MRCC_InitClock+0x8c>)
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	4a11      	ldr	r2, [pc, #68]	@ (8006050 <MRCC_InitClock+0x8c>)
 800600c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006010:	6013      	str	r3, [r2, #0]
    MRCC_CFGR |= (((uint32)(MRCC_AHB_PRESCALAR)) << (MRCC_CFGR_HPRE_START));
 8006012:	4b0f      	ldr	r3, [pc, #60]	@ (8006050 <MRCC_InitClock+0x8c>)
 8006014:	4a0e      	ldr	r2, [pc, #56]	@ (8006050 <MRCC_InitClock+0x8c>)
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	6013      	str	r3, [r2, #0]
    
    MRCC_CFGR &= ~(((uint32)0b111) << (MRCC_CFGR_PPRE1_START));
 800601a:	4b0d      	ldr	r3, [pc, #52]	@ (8006050 <MRCC_InitClock+0x8c>)
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	4a0c      	ldr	r2, [pc, #48]	@ (8006050 <MRCC_InitClock+0x8c>)
 8006020:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8006024:	6013      	str	r3, [r2, #0]
    MRCC_CFGR |= (((uint32)(MRCC_APB1_PRESCALAR)) << (MRCC_CFGR_PPRE1_START));
 8006026:	4b0a      	ldr	r3, [pc, #40]	@ (8006050 <MRCC_InitClock+0x8c>)
 8006028:	4a09      	ldr	r2, [pc, #36]	@ (8006050 <MRCC_InitClock+0x8c>)
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	6013      	str	r3, [r2, #0]
    
    MRCC_CFGR &= ~(((uint32)0b111) << (MRCC_CFGR_PPRE2_START));
 800602e:	4b08      	ldr	r3, [pc, #32]	@ (8006050 <MRCC_InitClock+0x8c>)
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	4a07      	ldr	r2, [pc, #28]	@ (8006050 <MRCC_InitClock+0x8c>)
 8006034:	f423 5360 	bic.w	r3, r3, #14336	@ 0x3800
 8006038:	6013      	str	r3, [r2, #0]
    MRCC_CFGR |= (((uint32)(MRCC_APB2_PRESCALAR)) << (MRCC_CFGR_PPRE2_START));
 800603a:	4b05      	ldr	r3, [pc, #20]	@ (8006050 <MRCC_InitClock+0x8c>)
 800603c:	4a04      	ldr	r2, [pc, #16]	@ (8006050 <MRCC_InitClock+0x8c>)
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	6013      	str	r3, [r2, #0]

    return E_OK;
 8006042:	2300      	movs	r3, #0
}
 8006044:	4618      	mov	r0, r3
 8006046:	46bd      	mov	sp, r7
 8006048:	bc80      	pop	{r7}
 800604a:	4770      	bx	lr
 800604c:	40021000 	.word	0x40021000
 8006050:	40021004 	.word	0x40021004

08006054 <MRCC_EnablePeripheralClock>:
 * @return Std_ReturnType
 * @retval E_OK:        Peripheral Clock Enabled Successfully
 * @retval E_NOT_OK:    Peripheral Clock is not Enabled Successfully 
 */
Std_ReturnType MRCC_EnablePeripheralClock(uint8 Copy_uint8BusID, uint8 Copy_uint8Peripheral)
{
 8006054:	b480      	push	{r7}
 8006056:	b085      	sub	sp, #20
 8006058:	af00      	add	r7, sp, #0
 800605a:	4603      	mov	r3, r0
 800605c:	460a      	mov	r2, r1
 800605e:	71fb      	strb	r3, [r7, #7]
 8006060:	4613      	mov	r3, r2
 8006062:	71bb      	strb	r3, [r7, #6]
    Std_ReturnType Loc_uint8ErrorCheck = E_NOT_OK;
 8006064:	2301      	movs	r3, #1
 8006066:	73fb      	strb	r3, [r7, #15]
    switch(Copy_uint8BusID)
 8006068:	79fb      	ldrb	r3, [r7, #7]
 800606a:	2b03      	cmp	r3, #3
 800606c:	d020      	beq.n	80060b0 <MRCC_EnablePeripheralClock+0x5c>
 800606e:	2b03      	cmp	r3, #3
 8006070:	dc2b      	bgt.n	80060ca <MRCC_EnablePeripheralClock+0x76>
 8006072:	2b01      	cmp	r3, #1
 8006074:	d002      	beq.n	800607c <MRCC_EnablePeripheralClock+0x28>
 8006076:	2b02      	cmp	r3, #2
 8006078:	d00d      	beq.n	8006096 <MRCC_EnablePeripheralClock+0x42>
 800607a:	e026      	b.n	80060ca <MRCC_EnablePeripheralClock+0x76>
    {
        case MRCC_AHB:
        {
            SET_BIT(MRCC_AHBENR, Copy_uint8Peripheral);
 800607c:	4b17      	ldr	r3, [pc, #92]	@ (80060dc <MRCC_EnablePeripheralClock+0x88>)
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	79ba      	ldrb	r2, [r7, #6]
 8006082:	2101      	movs	r1, #1
 8006084:	fa01 f202 	lsl.w	r2, r1, r2
 8006088:	4611      	mov	r1, r2
 800608a:	4a14      	ldr	r2, [pc, #80]	@ (80060dc <MRCC_EnablePeripheralClock+0x88>)
 800608c:	430b      	orrs	r3, r1
 800608e:	6013      	str	r3, [r2, #0]
            Loc_uint8ErrorCheck = E_OK;
 8006090:	2300      	movs	r3, #0
 8006092:	73fb      	strb	r3, [r7, #15]
            break;
 8006094:	e01c      	b.n	80060d0 <MRCC_EnablePeripheralClock+0x7c>
        }
        case MRCC_APB1:
        {
            SET_BIT(MRCC_APB1ENR, Copy_uint8Peripheral);
 8006096:	4b12      	ldr	r3, [pc, #72]	@ (80060e0 <MRCC_EnablePeripheralClock+0x8c>)
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	79ba      	ldrb	r2, [r7, #6]
 800609c:	2101      	movs	r1, #1
 800609e:	fa01 f202 	lsl.w	r2, r1, r2
 80060a2:	4611      	mov	r1, r2
 80060a4:	4a0e      	ldr	r2, [pc, #56]	@ (80060e0 <MRCC_EnablePeripheralClock+0x8c>)
 80060a6:	430b      	orrs	r3, r1
 80060a8:	6013      	str	r3, [r2, #0]
            Loc_uint8ErrorCheck = E_OK;
 80060aa:	2300      	movs	r3, #0
 80060ac:	73fb      	strb	r3, [r7, #15]
            break;
 80060ae:	e00f      	b.n	80060d0 <MRCC_EnablePeripheralClock+0x7c>
        }
        case MRCC_APB2:
        {
            SET_BIT(MRCC_APB2ENR, Copy_uint8Peripheral);
 80060b0:	4b0c      	ldr	r3, [pc, #48]	@ (80060e4 <MRCC_EnablePeripheralClock+0x90>)
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	79ba      	ldrb	r2, [r7, #6]
 80060b6:	2101      	movs	r1, #1
 80060b8:	fa01 f202 	lsl.w	r2, r1, r2
 80060bc:	4611      	mov	r1, r2
 80060be:	4a09      	ldr	r2, [pc, #36]	@ (80060e4 <MRCC_EnablePeripheralClock+0x90>)
 80060c0:	430b      	orrs	r3, r1
 80060c2:	6013      	str	r3, [r2, #0]
            Loc_uint8ErrorCheck = E_OK;
 80060c4:	2300      	movs	r3, #0
 80060c6:	73fb      	strb	r3, [r7, #15]
            break;
 80060c8:	e002      	b.n	80060d0 <MRCC_EnablePeripheralClock+0x7c>
        }
        default:
        {
            Loc_uint8ErrorCheck = E_NOT_OK;
 80060ca:	2301      	movs	r3, #1
 80060cc:	73fb      	strb	r3, [r7, #15]
            break;
 80060ce:	bf00      	nop
        }
    }
    return Loc_uint8ErrorCheck;
 80060d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80060d2:	4618      	mov	r0, r3
 80060d4:	3714      	adds	r7, #20
 80060d6:	46bd      	mov	sp, r7
 80060d8:	bc80      	pop	{r7}
 80060da:	4770      	bx	lr
 80060dc:	40021014 	.word	0x40021014
 80060e0:	4002101c 	.word	0x4002101c
 80060e4:	40021018 	.word	0x40021018

080060e8 <MRTC_CalculateSeconds>:
static volatile Stime_t glbl_SReferenceTime = {17,12,0};
static volatile uint32 glbl_uint32ReferenceSeconds = 0;
static volatile ptr_to_func_t glbl_PCallbackFunc = NULL_PTR;

Std_ReturnType MRTC_CalculateSeconds(Sdate_t* P_SDate, Stime_t* P_STime, uint32* P_uint32Seconds)
{
 80060e8:	b580      	push	{r7, lr}
 80060ea:	b09a      	sub	sp, #104	@ 0x68
 80060ec:	af00      	add	r7, sp, #0
 80060ee:	60f8      	str	r0, [r7, #12]
 80060f0:	60b9      	str	r1, [r7, #8]
 80060f2:	607a      	str	r2, [r7, #4]
    struct tm time = {};
 80060f4:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80060f8:	2224      	movs	r2, #36	@ 0x24
 80060fa:	2100      	movs	r1, #0
 80060fc:	4618      	mov	r0, r3
 80060fe:	f001 ff60 	bl	8007fc2 <memset>
    
    Std_ReturnType Loc_uint8FuncStatus = E_NOT_OK;
 8006102:	2301      	movs	r3, #1
 8006104:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
    if((P_SDate != NULL_PTR) && (P_STime != NULL_PTR) && (P_uint32Seconds != NULL_PTR))
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	2b00      	cmp	r3, #0
 800610c:	d03d      	beq.n	800618a <MRTC_CalculateSeconds+0xa2>
 800610e:	68bb      	ldr	r3, [r7, #8]
 8006110:	2b00      	cmp	r3, #0
 8006112:	d03a      	beq.n	800618a <MRTC_CalculateSeconds+0xa2>
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	2b00      	cmp	r3, #0
 8006118:	d037      	beq.n	800618a <MRTC_CalculateSeconds+0xa2>
    {
        struct tm Loc_SspecificTime = {0};
 800611a:	f107 0310 	add.w	r3, r7, #16
 800611e:	2224      	movs	r2, #36	@ 0x24
 8006120:	2100      	movs	r1, #0
 8006122:	4618      	mov	r0, r3
 8006124:	f001 ff4d 	bl	8007fc2 <memset>
        Loc_SspecificTime.tm_year = (P_SDate -> m_years) - 1900; //year since 1900
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	881b      	ldrh	r3, [r3, #0]
 800612c:	f2a3 736c 	subw	r3, r3, #1900	@ 0x76c
 8006130:	627b      	str	r3, [r7, #36]	@ 0x24
        Loc_SspecificTime.tm_mon = (P_SDate -> m_months) - 1; //Month (0 ---> 11) (Jan = 0)
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	789b      	ldrb	r3, [r3, #2]
 8006136:	3b01      	subs	r3, #1
 8006138:	623b      	str	r3, [r7, #32]
        Loc_SspecificTime.tm_mday = (P_SDate -> m_days); //Day (1 ---> 31)
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	78db      	ldrb	r3, [r3, #3]
 800613e:	61fb      	str	r3, [r7, #28]
        Loc_SspecificTime.tm_hour = (P_STime -> m_hours);
 8006140:	68bb      	ldr	r3, [r7, #8]
 8006142:	781b      	ldrb	r3, [r3, #0]
 8006144:	61bb      	str	r3, [r7, #24]
        Loc_SspecificTime.tm_min = (P_STime -> m_minutes);
 8006146:	68bb      	ldr	r3, [r7, #8]
 8006148:	785b      	ldrb	r3, [r3, #1]
 800614a:	617b      	str	r3, [r7, #20]
        Loc_SspecificTime.tm_sec = (P_STime -> m_seconds);
 800614c:	68bb      	ldr	r3, [r7, #8]
 800614e:	789b      	ldrb	r3, [r3, #2]
 8006150:	613b      	str	r3, [r7, #16]

        time_t Loc_SspecificTime_t = mktime(&Loc_SspecificTime);
 8006152:	f107 0310 	add.w	r3, r7, #16
 8006156:	4618      	mov	r0, r3
 8006158:	f002 f992 	bl	8008480 <mktime>
 800615c:	e9c7 0116 	strd	r0, r1, [r7, #88]	@ 0x58

        *P_uint32Seconds = (uint32)(difftime(Loc_SspecificTime_t, 0));
 8006160:	f04f 0200 	mov.w	r2, #0
 8006164:	f04f 0300 	mov.w	r3, #0
 8006168:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	@ 0x58
 800616c:	f001 ffa0 	bl	80080b0 <difftime>
 8006170:	4602      	mov	r2, r0
 8006172:	460b      	mov	r3, r1
 8006174:	4610      	mov	r0, r2
 8006176:	4619      	mov	r1, r3
 8006178:	f7fa fc78 	bl	8000a6c <__aeabi_d2uiz>
 800617c:	4602      	mov	r2, r0
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	601a      	str	r2, [r3, #0]

        Loc_uint8FuncStatus = E_OK;
 8006182:	2300      	movs	r3, #0
 8006184:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
    {
 8006188:	e002      	b.n	8006190 <MRTC_CalculateSeconds+0xa8>
    }
    else
    {
        Loc_uint8FuncStatus = E_NOT_OK;
 800618a:	2301      	movs	r3, #1
 800618c:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
    }
    return Loc_uint8FuncStatus;
 8006190:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 8006194:	4618      	mov	r0, r3
 8006196:	3768      	adds	r7, #104	@ 0x68
 8006198:	46bd      	mov	sp, r7
 800619a:	bd80      	pop	{r7, pc}

0800619c <MRTC_CalculateDateTime>:
Std_ReturnType MRTC_CalculateDateTime(uint32* P_uint32Seconds, Sdate_t* P_SDate, Stime_t* P_STime)
{
 800619c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80061a0:	b098      	sub	sp, #96	@ 0x60
 80061a2:	af00      	add	r7, sp, #0
 80061a4:	60f8      	str	r0, [r7, #12]
 80061a6:	60b9      	str	r1, [r7, #8]
 80061a8:	607a      	str	r2, [r7, #4]
    Std_ReturnType Loc_uint8FuncStatus = E_NOT_OK;
 80061aa:	2301      	movs	r3, #1
 80061ac:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    if((P_SDate != NULL_PTR) && (P_STime != NULL_PTR) && (P_uint32Seconds != NULL_PTR))
 80061b0:	68bb      	ldr	r3, [r7, #8]
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d06b      	beq.n	800628e <MRTC_CalculateDateTime+0xf2>
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	d068      	beq.n	800628e <MRTC_CalculateDateTime+0xf2>
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	2b00      	cmp	r3, #0
 80061c0:	d065      	beq.n	800628e <MRTC_CalculateDateTime+0xf2>
    {
        time_t Loc_tInputTime = (time_t)(*P_uint32Seconds);
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	2200      	movs	r2, #0
 80061c8:	4698      	mov	r8, r3
 80061ca:	4691      	mov	r9, r2
 80061cc:	e9c7 8914 	strd	r8, r9, [r7, #80]	@ 0x50

        struct tm Loc_SspecificTime = {0};
 80061d0:	f107 0314 	add.w	r3, r7, #20
 80061d4:	2224      	movs	r2, #36	@ 0x24
 80061d6:	2100      	movs	r1, #0
 80061d8:	4618      	mov	r0, r3
 80061da:	f001 fef2 	bl	8007fc2 <memset>
        Loc_SspecificTime.tm_year = (glbl_SReferenceDate . m_years) - 1900; //year since 1900
 80061de:	4b31      	ldr	r3, [pc, #196]	@ (80062a4 <MRTC_CalculateDateTime+0x108>)
 80061e0:	881b      	ldrh	r3, [r3, #0]
 80061e2:	b29b      	uxth	r3, r3
 80061e4:	f2a3 736c 	subw	r3, r3, #1900	@ 0x76c
 80061e8:	62bb      	str	r3, [r7, #40]	@ 0x28
        Loc_SspecificTime.tm_mon = (glbl_SReferenceDate . m_months) - 1; //Month (0 ---> 11) (Jan = 0)
 80061ea:	4b2e      	ldr	r3, [pc, #184]	@ (80062a4 <MRTC_CalculateDateTime+0x108>)
 80061ec:	789b      	ldrb	r3, [r3, #2]
 80061ee:	b2db      	uxtb	r3, r3
 80061f0:	3b01      	subs	r3, #1
 80061f2:	627b      	str	r3, [r7, #36]	@ 0x24
        Loc_SspecificTime.tm_mday = (glbl_SReferenceDate . m_days); //Day (1 ---> 31)
 80061f4:	4b2b      	ldr	r3, [pc, #172]	@ (80062a4 <MRTC_CalculateDateTime+0x108>)
 80061f6:	78db      	ldrb	r3, [r3, #3]
 80061f8:	b2db      	uxtb	r3, r3
 80061fa:	623b      	str	r3, [r7, #32]
        Loc_SspecificTime.tm_hour = (glbl_SReferenceTime . m_hours);
 80061fc:	4b2a      	ldr	r3, [pc, #168]	@ (80062a8 <MRTC_CalculateDateTime+0x10c>)
 80061fe:	781b      	ldrb	r3, [r3, #0]
 8006200:	b2db      	uxtb	r3, r3
 8006202:	61fb      	str	r3, [r7, #28]
        Loc_SspecificTime.tm_min = (glbl_SReferenceTime . m_minutes);
 8006204:	4b28      	ldr	r3, [pc, #160]	@ (80062a8 <MRTC_CalculateDateTime+0x10c>)
 8006206:	785b      	ldrb	r3, [r3, #1]
 8006208:	b2db      	uxtb	r3, r3
 800620a:	61bb      	str	r3, [r7, #24]
        Loc_SspecificTime.tm_sec = (glbl_SReferenceTime . m_seconds);
 800620c:	4b26      	ldr	r3, [pc, #152]	@ (80062a8 <MRTC_CalculateDateTime+0x10c>)
 800620e:	789b      	ldrb	r3, [r3, #2]
 8006210:	b2db      	uxtb	r3, r3
 8006212:	617b      	str	r3, [r7, #20]

        time_t Loc_SspecificTime_t = mktime(&Loc_SspecificTime);
 8006214:	f107 0314 	add.w	r3, r7, #20
 8006218:	4618      	mov	r0, r3
 800621a:	f002 f931 	bl	8008480 <mktime>
 800621e:	e9c7 0112 	strd	r0, r1, [r7, #72]	@ 0x48

        time_t Loc_tSumTime = Loc_tInputTime + Loc_SspecificTime_t;
 8006222:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	@ 0x50
 8006226:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800622a:	1884      	adds	r4, r0, r2
 800622c:	eb41 0503 	adc.w	r5, r1, r3
 8006230:	e9c7 450e 	strd	r4, r5, [r7, #56]	@ 0x38

        struct tm* Loc_PBrokenTime = localtime(&Loc_tSumTime);
 8006234:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8006238:	4618      	mov	r0, r3
 800623a:	f001 ff41 	bl	80080c0 <localtime>
 800623e:	6478      	str	r0, [r7, #68]	@ 0x44

        P_SDate -> m_years = (Loc_PBrokenTime -> tm_year) + 1900;
 8006240:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006242:	695b      	ldr	r3, [r3, #20]
 8006244:	b29b      	uxth	r3, r3
 8006246:	f203 736c 	addw	r3, r3, #1900	@ 0x76c
 800624a:	b29a      	uxth	r2, r3
 800624c:	68bb      	ldr	r3, [r7, #8]
 800624e:	801a      	strh	r2, [r3, #0]
        P_SDate -> m_months = (Loc_PBrokenTime -> tm_mon) + 1;
 8006250:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006252:	691b      	ldr	r3, [r3, #16]
 8006254:	b2db      	uxtb	r3, r3
 8006256:	3301      	adds	r3, #1
 8006258:	b2da      	uxtb	r2, r3
 800625a:	68bb      	ldr	r3, [r7, #8]
 800625c:	709a      	strb	r2, [r3, #2]
        P_SDate -> m_days = (Loc_PBrokenTime -> tm_mday);
 800625e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006260:	68db      	ldr	r3, [r3, #12]
 8006262:	b2da      	uxtb	r2, r3
 8006264:	68bb      	ldr	r3, [r7, #8]
 8006266:	70da      	strb	r2, [r3, #3]
        P_STime -> m_hours = Loc_PBrokenTime -> tm_hour;
 8006268:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800626a:	689b      	ldr	r3, [r3, #8]
 800626c:	b2da      	uxtb	r2, r3
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	701a      	strb	r2, [r3, #0]
        P_STime -> m_minutes = Loc_PBrokenTime -> tm_min;
 8006272:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006274:	685b      	ldr	r3, [r3, #4]
 8006276:	b2da      	uxtb	r2, r3
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	705a      	strb	r2, [r3, #1]
        P_STime ->m_seconds = Loc_PBrokenTime -> tm_sec;
 800627c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	b2da      	uxtb	r2, r3
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	709a      	strb	r2, [r3, #2]
        Loc_uint8FuncStatus = E_OK;
 8006286:	2300      	movs	r3, #0
 8006288:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    {
 800628c:	e002      	b.n	8006294 <MRTC_CalculateDateTime+0xf8>
    }
    else
    {
        Loc_uint8FuncStatus = E_NOT_OK;
 800628e:	2301      	movs	r3, #1
 8006290:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    }
    return Loc_uint8FuncStatus;
 8006294:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
 8006298:	4618      	mov	r0, r3
 800629a:	3760      	adds	r7, #96	@ 0x60
 800629c:	46bd      	mov	sp, r7
 800629e:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80062a2:	bf00      	nop
 80062a4:	200003c4 	.word	0x200003c4
 80062a8:	200003c8 	.word	0x200003c8

080062ac <MRTC_Init>:
 * @return Std_ReturnType
 * @retval E_OK: RTC is Successfully initialized
 * @retval E_NOT_OK: RTC is not initialized 
 */
Std_ReturnType MRTC_Init(void)
{
 80062ac:	b580      	push	{r7, lr}
 80062ae:	b082      	sub	sp, #8
 80062b0:	af00      	add	r7, sp, #0
    Std_ReturnType Loc_uint8FuncStatus = E_NOT_OK;
 80062b2:	2301      	movs	r3, #1
 80062b4:	71fb      	strb	r3, [r7, #7]

    //Enable Power Control Clock in order to access backup and RTC Registers
    SET_BIT(MRCC_APB1ENR_R, MRCC_APB1ENR_PWREN_BIT);
 80062b6:	4b37      	ldr	r3, [pc, #220]	@ (8006394 <MRTC_Init+0xe8>)
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	4a36      	ldr	r2, [pc, #216]	@ (8006394 <MRTC_Init+0xe8>)
 80062bc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80062c0:	6013      	str	r3, [r2, #0]
    //Enable access to backup and RTC Registers
    SET_BIT(MPWR_CR_R, MPWR_CR_DBP_BIT);
 80062c2:	4b35      	ldr	r3, [pc, #212]	@ (8006398 <MRTC_Init+0xec>)
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	4a34      	ldr	r2, [pc, #208]	@ (8006398 <MRTC_Init+0xec>)
 80062c8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80062cc:	6013      	str	r3, [r2, #0]


    #if MRTC_CLOCK_SOURCE == MRTC_LSE_CLOCK
        //Enable external 32KHz Oscillator
        SET_BIT(MRCC_BDCR_R, MRCC_BDCR_LSEON_BIT);
 80062ce:	4b33      	ldr	r3, [pc, #204]	@ (800639c <MRTC_Init+0xf0>)
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	4a32      	ldr	r2, [pc, #200]	@ (800639c <MRTC_Init+0xf0>)
 80062d4:	f043 0301 	orr.w	r3, r3, #1
 80062d8:	6013      	str	r3, [r2, #0]
        //Wait until external 32KHz Oscillator is ready
        while(!(GET_BIT(MRCC_BDCR_R, MRCC_BDCR_LSERDY_BIT)));
 80062da:	bf00      	nop
 80062dc:	4b2f      	ldr	r3, [pc, #188]	@ (800639c <MRTC_Init+0xf0>)
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	f003 0302 	and.w	r3, r3, #2
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	d0f9      	beq.n	80062dc <MRTC_Init+0x30>
        //Set Clock Source of RTC to be Low-speed external clock
        SET_BIT(MRCC_BDCR_R , MRCC_BDCR_RTCSEL_START_BIT);
 80062e8:	4b2c      	ldr	r3, [pc, #176]	@ (800639c <MRTC_Init+0xf0>)
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	4a2b      	ldr	r2, [pc, #172]	@ (800639c <MRTC_Init+0xf0>)
 80062ee:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80062f2:	6013      	str	r3, [r2, #0]
        CLR_BIT(MRCC_BDCR_R, (MRCC_BDCR_RTCSEL_START_BIT + 1));
 80062f4:	4b29      	ldr	r3, [pc, #164]	@ (800639c <MRTC_Init+0xf0>)
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	4a28      	ldr	r2, [pc, #160]	@ (800639c <MRTC_Init+0xf0>)
 80062fa:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80062fe:	6013      	str	r3, [r2, #0]
				SET_BIT(MRCC_BDCR_R, MRCC_BDCR_RTCEN_BIT);
 8006300:	4b26      	ldr	r3, [pc, #152]	@ (800639c <MRTC_Init+0xf0>)
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	4a25      	ldr	r2, [pc, #148]	@ (800639c <MRTC_Init+0xf0>)
 8006306:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800630a:	6013      	str	r3, [r2, #0]
        #error "RTC Clock Source is not specified!!"
    #endif /*MRTC_CLOCK_SOURCE*/

    //Enter Configuration mode
    //CLR_BIT((RTC -> CRL), MRTC_CRL_RTOFF_BIT);
	while(!(GET_BIT((RTC -> CRL), MRTC_CRL_RTOFF_BIT)));
 800630c:	bf00      	nop
 800630e:	4b24      	ldr	r3, [pc, #144]	@ (80063a0 <MRTC_Init+0xf4>)
 8006310:	685b      	ldr	r3, [r3, #4]
 8006312:	f003 0320 	and.w	r3, r3, #32
 8006316:	2b00      	cmp	r3, #0
 8006318:	d0f9      	beq.n	800630e <MRTC_Init+0x62>
    SET_BIT((RTC -> CRL), MRTC_CRL_CNF_BIT);
 800631a:	4b21      	ldr	r3, [pc, #132]	@ (80063a0 <MRTC_Init+0xf4>)
 800631c:	685b      	ldr	r3, [r3, #4]
 800631e:	4a20      	ldr	r2, [pc, #128]	@ (80063a0 <MRTC_Init+0xf4>)
 8006320:	f043 0310 	orr.w	r3, r3, #16
 8006324:	6053      	str	r3, [r2, #4]
    //RTC -> PRLH = 0;
    RTC -> PRLL = 0x7FFF;
 8006326:	4b1e      	ldr	r3, [pc, #120]	@ (80063a0 <MRTC_Init+0xf4>)
 8006328:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 800632c:	60da      	str	r2, [r3, #12]
    CLR_BIT((RTC -> CRL), MRTC_CRL_CNF_BIT);
 800632e:	4b1c      	ldr	r3, [pc, #112]	@ (80063a0 <MRTC_Init+0xf4>)
 8006330:	685b      	ldr	r3, [r3, #4]
 8006332:	4a1b      	ldr	r2, [pc, #108]	@ (80063a0 <MRTC_Init+0xf4>)
 8006334:	f023 0310 	bic.w	r3, r3, #16
 8006338:	6053      	str	r3, [r2, #4]
    //SET_BIT((RTC -> CRL), MRTC_CRL_RTOFF_BIT);
	while(!(GET_BIT((RTC -> CRL), MRTC_CRL_RTOFF_BIT)));
 800633a:	bf00      	nop
 800633c:	4b18      	ldr	r3, [pc, #96]	@ (80063a0 <MRTC_Init+0xf4>)
 800633e:	685b      	ldr	r3, [r3, #4]
 8006340:	f003 0320 	and.w	r3, r3, #32
 8006344:	2b00      	cmp	r3, #0
 8006346:	d0f9      	beq.n	800633c <MRTC_Init+0x90>

    #if MRTC_SECOND_INTERRUPT_STATUS == MRTC_SECOND_INTERRUPT_ENABLED
        SET_BIT((RTC -> CRH), MRTC_CRH_SECIE_BIT);
    #elif MRTC_SECOND_INTERRUPT_STATUS == MRTC_SECOND_INTERRUPT_DISABLED
        CLR_BIT((RTC -> CRH), MRTC_CRH_SECIE_BIT);
 8006348:	4b15      	ldr	r3, [pc, #84]	@ (80063a0 <MRTC_Init+0xf4>)
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	4a14      	ldr	r2, [pc, #80]	@ (80063a0 <MRTC_Init+0xf4>)
 800634e:	f023 0301 	bic.w	r3, r3, #1
 8006352:	6013      	str	r3, [r2, #0]
        #error "RTC Second Interrupt Not Specified"
    #endif /*MRTC_SECOND_INTERRUPT_STATUS*/


    //Check for synchronization of RTC Registers
    CLR_BIT((RTC -> CRL), MRTC_CRL_RSF_BIT);
 8006354:	4b12      	ldr	r3, [pc, #72]	@ (80063a0 <MRTC_Init+0xf4>)
 8006356:	685b      	ldr	r3, [r3, #4]
 8006358:	4a11      	ldr	r2, [pc, #68]	@ (80063a0 <MRTC_Init+0xf4>)
 800635a:	f023 0308 	bic.w	r3, r3, #8
 800635e:	6053      	str	r3, [r2, #4]
    while(!(GET_BIT((RTC -> CRL), MRTC_CRL_RSF_BIT)));
 8006360:	bf00      	nop
 8006362:	4b0f      	ldr	r3, [pc, #60]	@ (80063a0 <MRTC_Init+0xf4>)
 8006364:	685b      	ldr	r3, [r3, #4]
 8006366:	f003 0308 	and.w	r3, r3, #8
 800636a:	2b00      	cmp	r3, #0
 800636c:	d0f9      	beq.n	8006362 <MRTC_Init+0xb6>

    //Enable RTC Clock
    SET_BIT(MRCC_BDCR_R, MRCC_BDCR_RTCEN_BIT);
 800636e:	4b0b      	ldr	r3, [pc, #44]	@ (800639c <MRTC_Init+0xf0>)
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	4a0a      	ldr	r2, [pc, #40]	@ (800639c <MRTC_Init+0xf0>)
 8006374:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006378:	6013      	str	r3, [r2, #0]
    MRTC_CalculateSeconds(&glbl_SReferenceDate, &glbl_SReferenceTime, &glbl_uint32ReferenceSeconds);
 800637a:	4a0a      	ldr	r2, [pc, #40]	@ (80063a4 <MRTC_Init+0xf8>)
 800637c:	490a      	ldr	r1, [pc, #40]	@ (80063a8 <MRTC_Init+0xfc>)
 800637e:	480b      	ldr	r0, [pc, #44]	@ (80063ac <MRTC_Init+0x100>)
 8006380:	f7ff feb2 	bl	80060e8 <MRTC_CalculateSeconds>

    Loc_uint8FuncStatus = E_OK;
 8006384:	2300      	movs	r3, #0
 8006386:	71fb      	strb	r3, [r7, #7]
    return Loc_uint8FuncStatus;
 8006388:	79fb      	ldrb	r3, [r7, #7]
}
 800638a:	4618      	mov	r0, r3
 800638c:	3708      	adds	r7, #8
 800638e:	46bd      	mov	sp, r7
 8006390:	bd80      	pop	{r7, pc}
 8006392:	bf00      	nop
 8006394:	4002101c 	.word	0x4002101c
 8006398:	40007000 	.word	0x40007000
 800639c:	40021020 	.word	0x40021020
 80063a0:	40002800 	.word	0x40002800
 80063a4:	20000828 	.word	0x20000828
 80063a8:	200003c8 	.word	0x200003c8
 80063ac:	200003c4 	.word	0x200003c4

080063b0 <MRTC_SetDateAndTime>:
 * @return Std_ReturnType
 * @retval E_OK: Date and time are successfully set
 * @retval E_NOT_OK: Date and time are not set
 */
Std_ReturnType MRTC_SetDateAndTime         (Sdate_t* P_SDateToBeSet, Stime_t* P_STimeToBeSet)
{
 80063b0:	b580      	push	{r7, lr}
 80063b2:	b084      	sub	sp, #16
 80063b4:	af00      	add	r7, sp, #0
 80063b6:	6078      	str	r0, [r7, #4]
 80063b8:	6039      	str	r1, [r7, #0]
    Std_ReturnType Loc_uint8FuncStatus = E_NOT_OK;
 80063ba:	2301      	movs	r3, #1
 80063bc:	73fb      	strb	r3, [r7, #15]
    if((P_SDateToBeSet != NULL_PTR) && (P_STimeToBeSet != NULL_PTR))
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	d03d      	beq.n	8006440 <MRTC_SetDateAndTime+0x90>
 80063c4:	683b      	ldr	r3, [r7, #0]
 80063c6:	2b00      	cmp	r3, #0
 80063c8:	d03a      	beq.n	8006440 <MRTC_SetDateAndTime+0x90>
    {
        uint32 Loc_uint32SecondsToBeSet = 0;
 80063ca:	2300      	movs	r3, #0
 80063cc:	60bb      	str	r3, [r7, #8]
        Std_ReturnType Loc_uint8FunctStatus = MRTC_CalculateSeconds(P_SDateToBeSet, P_STimeToBeSet, &Loc_uint32SecondsToBeSet);
 80063ce:	f107 0308 	add.w	r3, r7, #8
 80063d2:	461a      	mov	r2, r3
 80063d4:	6839      	ldr	r1, [r7, #0]
 80063d6:	6878      	ldr	r0, [r7, #4]
 80063d8:	f7ff fe86 	bl	80060e8 <MRTC_CalculateSeconds>
 80063dc:	4603      	mov	r3, r0
 80063de:	73bb      	strb	r3, [r7, #14]
        if(Loc_uint8FunctStatus == E_OK)
 80063e0:	7bbb      	ldrb	r3, [r7, #14]
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d129      	bne.n	800643a <MRTC_SetDateAndTime+0x8a>
        {
            Loc_uint32SecondsToBeSet -= glbl_uint32ReferenceSeconds;
 80063e6:	4b1a      	ldr	r3, [pc, #104]	@ (8006450 <MRTC_SetDateAndTime+0xa0>)
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	68ba      	ldr	r2, [r7, #8]
 80063ec:	1ad3      	subs	r3, r2, r3
 80063ee:	60bb      	str	r3, [r7, #8]

            //Enter Configuration mode
            while(!(GET_BIT((RTC -> CRL), MRTC_CRL_RTOFF_BIT)));
 80063f0:	bf00      	nop
 80063f2:	4b18      	ldr	r3, [pc, #96]	@ (8006454 <MRTC_SetDateAndTime+0xa4>)
 80063f4:	685b      	ldr	r3, [r3, #4]
 80063f6:	f003 0320 	and.w	r3, r3, #32
 80063fa:	2b00      	cmp	r3, #0
 80063fc:	d0f9      	beq.n	80063f2 <MRTC_SetDateAndTime+0x42>
            SET_BIT((RTC -> CRL), MRTC_CRL_CNF_BIT);
 80063fe:	4b15      	ldr	r3, [pc, #84]	@ (8006454 <MRTC_SetDateAndTime+0xa4>)
 8006400:	685b      	ldr	r3, [r3, #4]
 8006402:	4a14      	ldr	r2, [pc, #80]	@ (8006454 <MRTC_SetDateAndTime+0xa4>)
 8006404:	f043 0310 	orr.w	r3, r3, #16
 8006408:	6053      	str	r3, [r2, #4]
            RTC -> CNTH = (Loc_uint32SecondsToBeSet >> 16);
 800640a:	68bb      	ldr	r3, [r7, #8]
 800640c:	4a11      	ldr	r2, [pc, #68]	@ (8006454 <MRTC_SetDateAndTime+0xa4>)
 800640e:	0c1b      	lsrs	r3, r3, #16
 8006410:	6193      	str	r3, [r2, #24]
            RTC -> CNTL = (Loc_uint32SecondsToBeSet & 0xFFFF);
 8006412:	68bb      	ldr	r3, [r7, #8]
 8006414:	4a0f      	ldr	r2, [pc, #60]	@ (8006454 <MRTC_SetDateAndTime+0xa4>)
 8006416:	b29b      	uxth	r3, r3
 8006418:	61d3      	str	r3, [r2, #28]
            CLR_BIT((RTC -> CRL), MRTC_CRL_CNF_BIT);
 800641a:	4b0e      	ldr	r3, [pc, #56]	@ (8006454 <MRTC_SetDateAndTime+0xa4>)
 800641c:	685b      	ldr	r3, [r3, #4]
 800641e:	4a0d      	ldr	r2, [pc, #52]	@ (8006454 <MRTC_SetDateAndTime+0xa4>)
 8006420:	f023 0310 	bic.w	r3, r3, #16
 8006424:	6053      	str	r3, [r2, #4]
            while(!(GET_BIT((RTC -> CRL), MRTC_CRL_RTOFF_BIT)));
 8006426:	bf00      	nop
 8006428:	4b0a      	ldr	r3, [pc, #40]	@ (8006454 <MRTC_SetDateAndTime+0xa4>)
 800642a:	685b      	ldr	r3, [r3, #4]
 800642c:	f003 0320 	and.w	r3, r3, #32
 8006430:	2b00      	cmp	r3, #0
 8006432:	d0f9      	beq.n	8006428 <MRTC_SetDateAndTime+0x78>

            Loc_uint8FuncStatus = E_OK;
 8006434:	2300      	movs	r3, #0
 8006436:	73fb      	strb	r3, [r7, #15]
    {
 8006438:	e004      	b.n	8006444 <MRTC_SetDateAndTime+0x94>
        }
        else
        {
            Loc_uint8FuncStatus = E_NOT_OK;
 800643a:	2301      	movs	r3, #1
 800643c:	73fb      	strb	r3, [r7, #15]
    {
 800643e:	e001      	b.n	8006444 <MRTC_SetDateAndTime+0x94>
        }
    }
    else
    {
        Loc_uint8FuncStatus = E_NOT_OK;
 8006440:	2301      	movs	r3, #1
 8006442:	73fb      	strb	r3, [r7, #15]
    }
    return Loc_uint8FuncStatus;
 8006444:	7bfb      	ldrb	r3, [r7, #15]
}
 8006446:	4618      	mov	r0, r3
 8006448:	3710      	adds	r7, #16
 800644a:	46bd      	mov	sp, r7
 800644c:	bd80      	pop	{r7, pc}
 800644e:	bf00      	nop
 8006450:	20000828 	.word	0x20000828
 8006454:	40002800 	.word	0x40002800

08006458 <MRTC_GetDateAndTime>:
 * @return Std_ReturnType
 * @retval E_OK: Date & Time is successfully read
 * @retval E_NOT_OK: Date & Time is not read
 */
Std_ReturnType MRTC_GetDateAndTime  (Sdate_t* P_SDateToBeRead, Stime_t* P_STimeToBeRead)
{
 8006458:	b580      	push	{r7, lr}
 800645a:	b084      	sub	sp, #16
 800645c:	af00      	add	r7, sp, #0
 800645e:	6078      	str	r0, [r7, #4]
 8006460:	6039      	str	r1, [r7, #0]
    Std_ReturnType Loc_uint8FuncStatus = E_NOT_OK;
 8006462:	2301      	movs	r3, #1
 8006464:	73fb      	strb	r3, [r7, #15]
    if((P_SDateToBeRead != NULL_PTR) && (P_STimeToBeRead != NULL_PTR))
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	2b00      	cmp	r3, #0
 800646a:	d01b      	beq.n	80064a4 <MRTC_GetDateAndTime+0x4c>
 800646c:	683b      	ldr	r3, [r7, #0]
 800646e:	2b00      	cmp	r3, #0
 8006470:	d018      	beq.n	80064a4 <MRTC_GetDateAndTime+0x4c>
    {
        uint32 Loc_uint32SecondsInReg = ((RTC -> CNTH) << 16) | (RTC -> CNTL);
 8006472:	4b10      	ldr	r3, [pc, #64]	@ (80064b4 <MRTC_GetDateAndTime+0x5c>)
 8006474:	699b      	ldr	r3, [r3, #24]
 8006476:	041a      	lsls	r2, r3, #16
 8006478:	4b0e      	ldr	r3, [pc, #56]	@ (80064b4 <MRTC_GetDateAndTime+0x5c>)
 800647a:	69db      	ldr	r3, [r3, #28]
 800647c:	4313      	orrs	r3, r2
 800647e:	60bb      	str	r3, [r7, #8]
        Std_ReturnType Loc_uint8FunctStatus = MRTC_CalculateDateTime(&Loc_uint32SecondsInReg, P_SDateToBeRead, P_STimeToBeRead);
 8006480:	f107 0308 	add.w	r3, r7, #8
 8006484:	683a      	ldr	r2, [r7, #0]
 8006486:	6879      	ldr	r1, [r7, #4]
 8006488:	4618      	mov	r0, r3
 800648a:	f7ff fe87 	bl	800619c <MRTC_CalculateDateTime>
 800648e:	4603      	mov	r3, r0
 8006490:	73bb      	strb	r3, [r7, #14]
        if(Loc_uint8FunctStatus == E_OK)
 8006492:	7bbb      	ldrb	r3, [r7, #14]
 8006494:	2b00      	cmp	r3, #0
 8006496:	d102      	bne.n	800649e <MRTC_GetDateAndTime+0x46>
        {

            Loc_uint8FuncStatus = E_OK;
 8006498:	2300      	movs	r3, #0
 800649a:	73fb      	strb	r3, [r7, #15]
    {
 800649c:	e004      	b.n	80064a8 <MRTC_GetDateAndTime+0x50>
        }
        else
        {
            Loc_uint8FuncStatus = E_NOT_OK;
 800649e:	2301      	movs	r3, #1
 80064a0:	73fb      	strb	r3, [r7, #15]
    {
 80064a2:	e001      	b.n	80064a8 <MRTC_GetDateAndTime+0x50>
        }
    }
    else
    {
        Loc_uint8FuncStatus = E_NOT_OK;
 80064a4:	2301      	movs	r3, #1
 80064a6:	73fb      	strb	r3, [r7, #15]
    }
    return Loc_uint8FuncStatus;
 80064a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80064aa:	4618      	mov	r0, r3
 80064ac:	3710      	adds	r7, #16
 80064ae:	46bd      	mov	sp, r7
 80064b0:	bd80      	pop	{r7, pc}
 80064b2:	bf00      	nop
 80064b4:	40002800 	.word	0x40002800

080064b8 <RTC_IRQHandler>:
    }

    return Loc_uint8FuncStatus;
}
void RTC_IRQHandler(void)
{
 80064b8:	b580      	push	{r7, lr}
 80064ba:	af00      	add	r7, sp, #0
    if(glbl_PCallbackFunc != NULL_PTR)
 80064bc:	4b07      	ldr	r3, [pc, #28]	@ (80064dc <RTC_IRQHandler+0x24>)
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	d008      	beq.n	80064d6 <RTC_IRQHandler+0x1e>
    {
        glbl_PCallbackFunc();
 80064c4:	4b05      	ldr	r3, [pc, #20]	@ (80064dc <RTC_IRQHandler+0x24>)
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	4798      	blx	r3
				CLR_BIT(RTC->CRL, MRTC_CRL_SECF_BIT);
 80064ca:	4b05      	ldr	r3, [pc, #20]	@ (80064e0 <RTC_IRQHandler+0x28>)
 80064cc:	685b      	ldr	r3, [r3, #4]
 80064ce:	4a04      	ldr	r2, [pc, #16]	@ (80064e0 <RTC_IRQHandler+0x28>)
 80064d0:	f023 0301 	bic.w	r3, r3, #1
 80064d4:	6053      	str	r3, [r2, #4]
    }
    else
    {
        /*Do nothing*/
    }
 80064d6:	bf00      	nop
 80064d8:	bd80      	pop	{r7, pc}
 80064da:	bf00      	nop
 80064dc:	2000082c 	.word	0x2000082c
 80064e0:	40002800 	.word	0x40002800

080064e4 <MSCB_SetPriorityGrouping>:
 * @return Std_ReturnType
 * @retval E_OK: Priority Grouping has been set
 * @retval E_NOT_OK: Priority Grouping has not been set   
 */
Std_ReturnType MSCB_SetPriorityGrouping(uint32 Copy_uint32PriorityGrouping)
{
 80064e4:	b480      	push	{r7}
 80064e6:	b085      	sub	sp, #20
 80064e8:	af00      	add	r7, sp, #0
 80064ea:	6078      	str	r0, [r7, #4]
    Std_ReturnType Loc_uint8FuncStatus = E_NOT_OK;
 80064ec:	2301      	movs	r3, #1
 80064ee:	73fb      	strb	r3, [r7, #15]
    switch(Copy_uint32PriorityGrouping)
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	4a17      	ldr	r2, [pc, #92]	@ (8006550 <MSCB_SetPriorityGrouping+0x6c>)
 80064f4:	4293      	cmp	r3, r2
 80064f6:	d01b      	beq.n	8006530 <MSCB_SetPriorityGrouping+0x4c>
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	4a15      	ldr	r2, [pc, #84]	@ (8006550 <MSCB_SetPriorityGrouping+0x6c>)
 80064fc:	4293      	cmp	r3, r2
 80064fe:	d81d      	bhi.n	800653c <MSCB_SetPriorityGrouping+0x58>
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	4a14      	ldr	r2, [pc, #80]	@ (8006554 <MSCB_SetPriorityGrouping+0x70>)
 8006504:	4293      	cmp	r3, r2
 8006506:	d013      	beq.n	8006530 <MSCB_SetPriorityGrouping+0x4c>
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	4a12      	ldr	r2, [pc, #72]	@ (8006554 <MSCB_SetPriorityGrouping+0x70>)
 800650c:	4293      	cmp	r3, r2
 800650e:	d815      	bhi.n	800653c <MSCB_SetPriorityGrouping+0x58>
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	4a11      	ldr	r2, [pc, #68]	@ (8006558 <MSCB_SetPriorityGrouping+0x74>)
 8006514:	4293      	cmp	r3, r2
 8006516:	d00b      	beq.n	8006530 <MSCB_SetPriorityGrouping+0x4c>
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	4a0f      	ldr	r2, [pc, #60]	@ (8006558 <MSCB_SetPriorityGrouping+0x74>)
 800651c:	4293      	cmp	r3, r2
 800651e:	d80d      	bhi.n	800653c <MSCB_SetPriorityGrouping+0x58>
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	4a0e      	ldr	r2, [pc, #56]	@ (800655c <MSCB_SetPriorityGrouping+0x78>)
 8006524:	4293      	cmp	r3, r2
 8006526:	d003      	beq.n	8006530 <MSCB_SetPriorityGrouping+0x4c>
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	4a0d      	ldr	r2, [pc, #52]	@ (8006560 <MSCB_SetPriorityGrouping+0x7c>)
 800652c:	4293      	cmp	r3, r2
 800652e:	d105      	bne.n	800653c <MSCB_SetPriorityGrouping+0x58>
        case MSCB_PRIORITY_GROUP_1_SUB_3:
        case MSCB_PRIORITY_GROUP_2_SUB_2:
        case MSCB_PRIORITY_GROUP_3_SUB_1:
        case MSCB_PRIORITY_GROUP_4_SUB_0:
        {
            SCB -> AIRCR = Copy_uint32PriorityGrouping;
 8006530:	4a0c      	ldr	r2, [pc, #48]	@ (8006564 <MSCB_SetPriorityGrouping+0x80>)
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	60d3      	str	r3, [r2, #12]
            Loc_uint8FuncStatus = E_OK;
 8006536:	2300      	movs	r3, #0
 8006538:	73fb      	strb	r3, [r7, #15]
            break;
 800653a:	e002      	b.n	8006542 <MSCB_SetPriorityGrouping+0x5e>
        }
        default:
        {
            Loc_uint8FuncStatus = E_NOT_OK;
 800653c:	2301      	movs	r3, #1
 800653e:	73fb      	strb	r3, [r7, #15]
            break;
 8006540:	bf00      	nop
        }
    }
    return Loc_uint8FuncStatus;
 8006542:	7bfb      	ldrb	r3, [r7, #15]
}
 8006544:	4618      	mov	r0, r3
 8006546:	3714      	adds	r7, #20
 8006548:	46bd      	mov	sp, r7
 800654a:	bc80      	pop	{r7}
 800654c:	4770      	bx	lr
 800654e:	bf00      	nop
 8006550:	05fa0700 	.word	0x05fa0700
 8006554:	05fa0600 	.word	0x05fa0600
 8006558:	05fa0500 	.word	0x05fa0500
 800655c:	05fa0300 	.word	0x05fa0300
 8006560:	05fa0400 	.word	0x05fa0400
 8006564:	e000ed00 	.word	0xe000ed00

08006568 <MCAL_SPI_Init>:
 * @retval 			-none
 * Note				-Support for SPI Full Duplex Master/Slave only  & NSS HW only for slave
 * 					- in case of master you have to configure pin and drive it
 */
void MCAL_SPI_Init (SPI_TypeDef *SPIx, SPI_Config* SPI_Config)
{
 8006568:	b5b0      	push	{r4, r5, r7, lr}
 800656a:	b084      	sub	sp, #16
 800656c:	af00      	add	r7, sp, #0
 800656e:	6078      	str	r0, [r7, #4]
 8006570:	6039      	str	r1, [r7, #0]
	uint16 tmpreg_CR1 = 0;
 8006572:	2300      	movs	r3, #0
 8006574:	81fb      	strh	r3, [r7, #14]
	uint16 tmpreg_CR2 = 0;
 8006576:	2300      	movs	r3, #0
 8006578:	81bb      	strh	r3, [r7, #12]

	if (SPIx == SPI1)
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	4a38      	ldr	r2, [pc, #224]	@ (8006660 <MCAL_SPI_Init+0xf8>)
 800657e:	4293      	cmp	r3, r2
 8006580:	d111      	bne.n	80065a6 <MCAL_SPI_Init+0x3e>
	{
		Global_SPI_Config1 = *SPI_Config ;
 8006582:	4a38      	ldr	r2, [pc, #224]	@ (8006664 <MCAL_SPI_Init+0xfc>)
 8006584:	683b      	ldr	r3, [r7, #0]
 8006586:	4614      	mov	r4, r2
 8006588:	461d      	mov	r5, r3
 800658a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800658c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800658e:	e895 0003 	ldmia.w	r5, {r0, r1}
 8006592:	e884 0003 	stmia.w	r4, {r0, r1}
		Global_SPI_Config[SPI1_INDEX] =  &Global_SPI_Config1 ;
 8006596:	4b34      	ldr	r3, [pc, #208]	@ (8006668 <MCAL_SPI_Init+0x100>)
 8006598:	4a32      	ldr	r2, [pc, #200]	@ (8006664 <MCAL_SPI_Init+0xfc>)
 800659a:	601a      	str	r2, [r3, #0]
		MRCC_EnablePeripheralClock(MRCC_APB2, MRCC_APB2_SPI1_EN);
 800659c:	210c      	movs	r1, #12
 800659e:	2003      	movs	r0, #3
 80065a0:	f7ff fd58 	bl	8006054 <MRCC_EnablePeripheralClock>
 80065a4:	e014      	b.n	80065d0 <MCAL_SPI_Init+0x68>

	}else if (SPIx == SPI2)
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	4a30      	ldr	r2, [pc, #192]	@ (800666c <MCAL_SPI_Init+0x104>)
 80065aa:	4293      	cmp	r3, r2
 80065ac:	d110      	bne.n	80065d0 <MCAL_SPI_Init+0x68>
	{
		Global_SPI_Config2 = *SPI_Config ;
 80065ae:	4a30      	ldr	r2, [pc, #192]	@ (8006670 <MCAL_SPI_Init+0x108>)
 80065b0:	683b      	ldr	r3, [r7, #0]
 80065b2:	4614      	mov	r4, r2
 80065b4:	461d      	mov	r5, r3
 80065b6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80065b8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80065ba:	e895 0003 	ldmia.w	r5, {r0, r1}
 80065be:	e884 0003 	stmia.w	r4, {r0, r1}
		Global_SPI_Config[SPI2_INDEX] =  &Global_SPI_Config2 ;
 80065c2:	4b29      	ldr	r3, [pc, #164]	@ (8006668 <MCAL_SPI_Init+0x100>)
 80065c4:	4a2a      	ldr	r2, [pc, #168]	@ (8006670 <MCAL_SPI_Init+0x108>)
 80065c6:	605a      	str	r2, [r3, #4]
		MRCC_EnablePeripheralClock(MRCC_APB1, MRCC_APB1_SPI2_EN);
 80065c8:	210e      	movs	r1, #14
 80065ca:	2002      	movs	r0, #2
 80065cc:	f7ff fd42 	bl	8006054 <MRCC_EnablePeripheralClock>

	}


	//Enabe SPI  CR1:Bit 6 SPE: SPI enable
	tmpreg_CR1 = (0x1U<<6) ;
 80065d0:	2340      	movs	r3, #64	@ 0x40
 80065d2:	81fb      	strh	r3, [r7, #14]

	//Master or Slave
	tmpreg_CR1 |=  SPI_Config->Device_Mode ;
 80065d4:	683b      	ldr	r3, [r7, #0]
 80065d6:	881a      	ldrh	r2, [r3, #0]
 80065d8:	89fb      	ldrh	r3, [r7, #14]
 80065da:	4313      	orrs	r3, r2
 80065dc:	81fb      	strh	r3, [r7, #14]

	//SPI_Communication_Mode
	tmpreg_CR1 |=  SPI_Config->Communication_Mode ;
 80065de:	683b      	ldr	r3, [r7, #0]
 80065e0:	885a      	ldrh	r2, [r3, #2]
 80065e2:	89fb      	ldrh	r3, [r7, #14]
 80065e4:	4313      	orrs	r3, r2
 80065e6:	81fb      	strh	r3, [r7, #14]

	//SPI_Frame_Format
	tmpreg_CR1 |=  SPI_Config->Frame_Format ;
 80065e8:	683b      	ldr	r3, [r7, #0]
 80065ea:	889a      	ldrh	r2, [r3, #4]
 80065ec:	89fb      	ldrh	r3, [r7, #14]
 80065ee:	4313      	orrs	r3, r2
 80065f0:	81fb      	strh	r3, [r7, #14]

	//SPI_DataSize
	tmpreg_CR1 |=  SPI_Config->DataSize ;
 80065f2:	683b      	ldr	r3, [r7, #0]
 80065f4:	88da      	ldrh	r2, [r3, #6]
 80065f6:	89fb      	ldrh	r3, [r7, #14]
 80065f8:	4313      	orrs	r3, r2
 80065fa:	81fb      	strh	r3, [r7, #14]

	//SPI_Clock_Polarity
	tmpreg_CR1 |=  SPI_Config->CLKPolarity ;
 80065fc:	683b      	ldr	r3, [r7, #0]
 80065fe:	891a      	ldrh	r2, [r3, #8]
 8006600:	89fb      	ldrh	r3, [r7, #14]
 8006602:	4313      	orrs	r3, r2
 8006604:	81fb      	strh	r3, [r7, #14]

	//SPI_Clock_Phase
	tmpreg_CR1 |=  SPI_Config->CLKPhase ;
 8006606:	683b      	ldr	r3, [r7, #0]
 8006608:	895a      	ldrh	r2, [r3, #10]
 800660a:	89fb      	ldrh	r3, [r7, #14]
 800660c:	4313      	orrs	r3, r2
 800660e:	81fb      	strh	r3, [r7, #14]

	//======================NSS=================================

	if (SPI_Config->NSS == SPI_NSS_Hard_Master_SS_output_enable )
 8006610:	683b      	ldr	r3, [r7, #0]
 8006612:	899b      	ldrh	r3, [r3, #12]
 8006614:	2b04      	cmp	r3, #4
 8006616:	d105      	bne.n	8006624 <MCAL_SPI_Init+0xbc>
	{
		tmpreg_CR2 |=  SPI_Config->NSS ;
 8006618:	683b      	ldr	r3, [r7, #0]
 800661a:	899a      	ldrh	r2, [r3, #12]
 800661c:	89bb      	ldrh	r3, [r7, #12]
 800661e:	4313      	orrs	r3, r2
 8006620:	81bb      	strh	r3, [r7, #12]
 8006622:	e004      	b.n	800662e <MCAL_SPI_Init+0xc6>
	{
		tmpreg_CR2 &=  SPI_Config->NSS ;

	}else
	{
		tmpreg_CR1 |=  SPI_Config->NSS ;
 8006624:	683b      	ldr	r3, [r7, #0]
 8006626:	899a      	ldrh	r2, [r3, #12]
 8006628:	89fb      	ldrh	r3, [r7, #14]
 800662a:	4313      	orrs	r3, r2
 800662c:	81fb      	strh	r3, [r7, #14]

	//=======================================================


	//SPI_BAUDRATEPRESCALER
	tmpreg_CR1 |=  SPI_Config->SPI_BAUDRATEPRESCALER ;
 800662e:	683b      	ldr	r3, [r7, #0]
 8006630:	89da      	ldrh	r2, [r3, #14]
 8006632:	89fb      	ldrh	r3, [r7, #14]
 8006634:	4313      	orrs	r3, r2
 8006636:	81fb      	strh	r3, [r7, #14]
//
//	}



	SPIx->SPI_CR1 = tmpreg_CR1 ;
 8006638:	89fa      	ldrh	r2, [r7, #14]
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	601a      	str	r2, [r3, #0]
	SPIx->SPI_CR2 = tmpreg_CR2 ;
 800663e:	89ba      	ldrh	r2, [r7, #12]
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	605a      	str	r2, [r3, #4]
	  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
	SPIx->SPI_I2SCFGR &= ~(1<<11);
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	69db      	ldr	r3, [r3, #28]
 8006648:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	61da      	str	r2, [r3, #28]

	SPIx->SPI_CRCPR = 0x0 ;
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	2200      	movs	r2, #0
 8006654:	611a      	str	r2, [r3, #16]
}
 8006656:	bf00      	nop
 8006658:	3710      	adds	r7, #16
 800665a:	46bd      	mov	sp, r7
 800665c:	bdb0      	pop	{r4, r5, r7, pc}
 800665e:	bf00      	nop
 8006660:	40013000 	.word	0x40013000
 8006664:	20000838 	.word	0x20000838
 8006668:	20000830 	.word	0x20000830
 800666c:	40003800 	.word	0x40003800
 8006670:	20000850 	.word	0x20000850

08006674 <MCAL_SPI_SendData>:


}

void MCAL_SPI_SendData	(SPI_TypeDef *SPIx, uint16 *pTxBuffer,enum PollingMechism PollingEn )
{
 8006674:	b480      	push	{r7}
 8006676:	b087      	sub	sp, #28
 8006678:	af00      	add	r7, sp, #0
 800667a:	60f8      	str	r0, [r7, #12]
 800667c:	60b9      	str	r1, [r7, #8]
 800667e:	4613      	mov	r3, r2
 8006680:	71fb      	strb	r3, [r7, #7]
	uint8 index = 0 ;
 8006682:	2300      	movs	r3, #0
 8006684:	75fb      	strb	r3, [r7, #23]
	if (SPIx == SPI1)
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	4a17      	ldr	r2, [pc, #92]	@ (80066e8 <MCAL_SPI_SendData+0x74>)
 800668a:	4293      	cmp	r3, r2
 800668c:	d102      	bne.n	8006694 <MCAL_SPI_SendData+0x20>
	{
		index =  SPI1_INDEX ;
 800668e:	2300      	movs	r3, #0
 8006690:	75fb      	strb	r3, [r7, #23]
 8006692:	e005      	b.n	80066a0 <MCAL_SPI_SendData+0x2c>

	}else if (SPIx == SPI2)
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	4a15      	ldr	r2, [pc, #84]	@ (80066ec <MCAL_SPI_SendData+0x78>)
 8006698:	4293      	cmp	r3, r2
 800669a:	d101      	bne.n	80066a0 <MCAL_SPI_SendData+0x2c>
	{
		index =  SPI2_INDEX ;
 800669c:	2301      	movs	r3, #1
 800669e:	75fb      	strb	r3, [r7, #23]
	}

	if (Global_SPI_Config[index]->Communication_Mode ==  SPI_Direction_2LINES || Global_SPI_Config[index]->Communication_Mode == SPI_Direction_1LINE_transmit_only) {
 80066a0:	7dfb      	ldrb	r3, [r7, #23]
 80066a2:	4a13      	ldr	r2, [pc, #76]	@ (80066f0 <MCAL_SPI_SendData+0x7c>)
 80066a4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80066a8:	885b      	ldrh	r3, [r3, #2]
 80066aa:	2b00      	cmp	r3, #0
 80066ac:	d007      	beq.n	80066be <MCAL_SPI_SendData+0x4a>
 80066ae:	7dfb      	ldrb	r3, [r7, #23]
 80066b0:	4a0f      	ldr	r2, [pc, #60]	@ (80066f0 <MCAL_SPI_SendData+0x7c>)
 80066b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80066b6:	885b      	ldrh	r3, [r3, #2]
 80066b8:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80066bc:	d10e      	bne.n	80066dc <MCAL_SPI_SendData+0x68>
		if (PollingEn == Pollingenable) //Bit 1 TXE: Transmit buffer empty
 80066be:	79fb      	ldrb	r3, [r7, #7]
 80066c0:	2b00      	cmp	r3, #0
 80066c2:	d106      	bne.n	80066d2 <MCAL_SPI_SendData+0x5e>
			while(!((SPIx)->SPI_SR & SPI_SR_TXE));
 80066c4:	bf00      	nop
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	689b      	ldr	r3, [r3, #8]
 80066ca:	f003 0302 	and.w	r3, r3, #2
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	d0f9      	beq.n	80066c6 <MCAL_SPI_SendData+0x52>


		SPIx->SPI_DR =  (*pTxBuffer ) ;
 80066d2:	68bb      	ldr	r3, [r7, #8]
 80066d4:	881b      	ldrh	r3, [r3, #0]
 80066d6:	461a      	mov	r2, r3
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	60da      	str	r2, [r3, #12]
	else
	{
		//SPIx->SPI_DR =  (*pTxBuffer ) ;//todo
	}

}
 80066dc:	bf00      	nop
 80066de:	371c      	adds	r7, #28
 80066e0:	46bd      	mov	sp, r7
 80066e2:	bc80      	pop	{r7}
 80066e4:	4770      	bx	lr
 80066e6:	bf00      	nop
 80066e8:	40013000 	.word	0x40013000
 80066ec:	40003800 	.word	0x40003800
 80066f0:	20000830 	.word	0x20000830

080066f4 <MCAL_SPI_GPIO_Set_Pins>:




void MCAL_SPI_GPIO_Set_Pins (SPI_TypeDef *SPIx)
{
 80066f4:	b580      	push	{r7, lr}
 80066f6:	b082      	sub	sp, #8
 80066f8:	af00      	add	r7, sp, #0
 80066fa:	6078      	str	r0, [r7, #4]
	if (SPIx == SPI1)
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	4a3a      	ldr	r2, [pc, #232]	@ (80067e8 <MCAL_SPI_GPIO_Set_Pins+0xf4>)
 8006700:	4293      	cmp	r3, r2
 8006702:	d139      	bne.n	8006778 <MCAL_SPI_GPIO_Set_Pins+0x84>
		//		PA4 : SPI1_NSS
		//		PA5 : SPI1_SCK
		//		PA6 : SPI1_MISO
		//		PA7 : SPI1_MOSI

		if (Global_SPI_Config[SPI1_INDEX]->Device_Mode == SPI_Device_Mode_MASTER )
 8006704:	4b39      	ldr	r3, [pc, #228]	@ (80067ec <MCAL_SPI_GPIO_Set_Pins+0xf8>)
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	881b      	ldrh	r3, [r3, #0]
 800670a:	2b04      	cmp	r3, #4
 800670c:	d11a      	bne.n	8006744 <MCAL_SPI_GPIO_Set_Pins+0x50>
		{


			//PA4 : SPI1_NSS

			switch  (Global_SPI_Config[SPI1_INDEX]->NSS)
 800670e:	4b37      	ldr	r3, [pc, #220]	@ (80067ec <MCAL_SPI_GPIO_Set_Pins+0xf8>)
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	899b      	ldrh	r3, [r3, #12]
 8006714:	2b04      	cmp	r3, #4
 8006716:	d105      	bne.n	8006724 <MCAL_SPI_GPIO_Set_Pins+0x30>
				break ;


			case SPI_NSS_Hard_Master_SS_output_enable:
				//Hardware master/ NSS output enabled Alternate function push-pull
				MGPIO_SetPinMode(MGPIO_PORTA, MGPIO_PIN4, MGPIO_OUTPUT_AF_PUSH_PULL_10MHZ);
 8006718:	2209      	movs	r2, #9
 800671a:	2104      	movs	r1, #4
 800671c:	2000      	movs	r0, #0
 800671e:	f7fe fd1b 	bl	8005158 <MGPIO_SetPinMode>
				break ;
 8006722:	bf00      	nop
			}


			//		PA5 : SPI1_SCK
			//			Master Alternate function push-pull
			MGPIO_SetPinMode(MGPIO_PORTA, MGPIO_PIN5, MGPIO_OUTPUT_AF_PUSH_PULL_10MHZ);
 8006724:	2209      	movs	r2, #9
 8006726:	2105      	movs	r1, #5
 8006728:	2000      	movs	r0, #0
 800672a:	f7fe fd15 	bl	8005158 <MGPIO_SetPinMode>


			//		PA6 : SPI1_MISO  (supported only full duplex)
			//			Full duplex / master Input floating

			MGPIO_SetPinMode(MGPIO_PORTA, MGPIO_PIN6, MGPIO_INPUT_FLOATING_MODE);
 800672e:	2204      	movs	r2, #4
 8006730:	2106      	movs	r1, #6
 8006732:	2000      	movs	r0, #0
 8006734:	f7fe fd10 	bl	8005158 <MGPIO_SetPinMode>
			//todo to suport half duplex and simplex


			//		PA7 : SPI1_MOSI
			//			Full duplex / master Alternate function push-pull
			MGPIO_SetPinMode(MGPIO_PORTA, MGPIO_PIN7, MGPIO_OUTPUT_AF_PUSH_PULL_10MHZ);
 8006738:	2209      	movs	r2, #9
 800673a:	2107      	movs	r1, #7
 800673c:	2000      	movs	r0, #0
 800673e:	f7fe fd0b 	bl	8005158 <MGPIO_SetPinMode>
		}


	}

}
 8006742:	e04c      	b.n	80067de <MCAL_SPI_GPIO_Set_Pins+0xea>
			if   (Global_SPI_Config[SPI1_INDEX]->NSS == SPI_NSS_Hard_Slave)
 8006744:	4b29      	ldr	r3, [pc, #164]	@ (80067ec <MCAL_SPI_GPIO_Set_Pins+0xf8>)
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	899b      	ldrh	r3, [r3, #12]
 800674a:	2b00      	cmp	r3, #0
 800674c:	d104      	bne.n	8006758 <MCAL_SPI_GPIO_Set_Pins+0x64>
				MGPIO_SetPinMode(MGPIO_PORTA, MGPIO_PIN4, MGPIO_INPUT_FLOATING_MODE);
 800674e:	2204      	movs	r2, #4
 8006750:	2104      	movs	r1, #4
 8006752:	2000      	movs	r0, #0
 8006754:	f7fe fd00 	bl	8005158 <MGPIO_SetPinMode>
			MGPIO_SetPinMode(MGPIO_PORTA, MGPIO_PIN5, MGPIO_INPUT_FLOATING_MODE);
 8006758:	2204      	movs	r2, #4
 800675a:	2105      	movs	r1, #5
 800675c:	2000      	movs	r0, #0
 800675e:	f7fe fcfb 	bl	8005158 <MGPIO_SetPinMode>
			MGPIO_SetPinMode(MGPIO_PORTA, MGPIO_PIN6, MGPIO_OUTPUT_AF_PUSH_PULL_10MHZ);
 8006762:	2209      	movs	r2, #9
 8006764:	2106      	movs	r1, #6
 8006766:	2000      	movs	r0, #0
 8006768:	f7fe fcf6 	bl	8005158 <MGPIO_SetPinMode>
			MGPIO_SetPinMode(MGPIO_PORTA, MGPIO_PIN7, MGPIO_INPUT_FLOATING_MODE);
 800676c:	2204      	movs	r2, #4
 800676e:	2107      	movs	r1, #7
 8006770:	2000      	movs	r0, #0
 8006772:	f7fe fcf1 	bl	8005158 <MGPIO_SetPinMode>
}
 8006776:	e032      	b.n	80067de <MCAL_SPI_GPIO_Set_Pins+0xea>
	}else if (SPIx == SPI2)
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	4a1d      	ldr	r2, [pc, #116]	@ (80067f0 <MCAL_SPI_GPIO_Set_Pins+0xfc>)
 800677c:	4293      	cmp	r3, r2
 800677e:	d12e      	bne.n	80067de <MCAL_SPI_GPIO_Set_Pins+0xea>
		if (Global_SPI_Config[SPI2_INDEX]->Device_Mode == SPI_Device_Mode_MASTER )
 8006780:	4b1a      	ldr	r3, [pc, #104]	@ (80067ec <MCAL_SPI_GPIO_Set_Pins+0xf8>)
 8006782:	685b      	ldr	r3, [r3, #4]
 8006784:	881b      	ldrh	r3, [r3, #0]
 8006786:	2b04      	cmp	r3, #4
 8006788:	d115      	bne.n	80067b6 <MCAL_SPI_GPIO_Set_Pins+0xc2>
			switch  (Global_SPI_Config[SPI2_INDEX]->NSS)
 800678a:	4b18      	ldr	r3, [pc, #96]	@ (80067ec <MCAL_SPI_GPIO_Set_Pins+0xf8>)
 800678c:	685b      	ldr	r3, [r3, #4]
 800678e:	899b      	ldrh	r3, [r3, #12]
 8006790:	2b04      	cmp	r3, #4
 8006792:	d105      	bne.n	80067a0 <MCAL_SPI_GPIO_Set_Pins+0xac>
				MGPIO_SetPinMode(MGPIO_PORTB, MGPIO_PIN12, MGPIO_OUTPUT_AF_PUSH_PULL_10MHZ);
 8006794:	2209      	movs	r2, #9
 8006796:	210c      	movs	r1, #12
 8006798:	2001      	movs	r0, #1
 800679a:	f7fe fcdd 	bl	8005158 <MGPIO_SetPinMode>
				break ;
 800679e:	bf00      	nop
		MGPIO_SetPinMode(MGPIO_PORTB, MGPIO_PIN13, MGPIO_OUTPUT_AF_PUSH_PULL_10MHZ);
 80067a0:	2209      	movs	r2, #9
 80067a2:	210d      	movs	r1, #13
 80067a4:	2001      	movs	r0, #1
 80067a6:	f7fe fcd7 	bl	8005158 <MGPIO_SetPinMode>
			MGPIO_SetPinMode(MGPIO_PORTB, MGPIO_PIN15, MGPIO_OUTPUT_AF_PUSH_PULL_10MHZ);
 80067aa:	2209      	movs	r2, #9
 80067ac:	210f      	movs	r1, #15
 80067ae:	2001      	movs	r0, #1
 80067b0:	f7fe fcd2 	bl	8005158 <MGPIO_SetPinMode>
}
 80067b4:	e013      	b.n	80067de <MCAL_SPI_GPIO_Set_Pins+0xea>
			switch  (Global_SPI_Config[SPI2_INDEX]->NSS)
 80067b6:	4b0d      	ldr	r3, [pc, #52]	@ (80067ec <MCAL_SPI_GPIO_Set_Pins+0xf8>)
 80067b8:	685b      	ldr	r3, [r3, #4]
 80067ba:	899b      	ldrh	r3, [r3, #12]
 80067bc:	2b00      	cmp	r3, #0
 80067be:	d104      	bne.n	80067ca <MCAL_SPI_GPIO_Set_Pins+0xd6>
				MGPIO_SetPinMode(MGPIO_PORTB, MGPIO_PIN12, MGPIO_INPUT_FLOATING_MODE);
 80067c0:	2204      	movs	r2, #4
 80067c2:	210c      	movs	r1, #12
 80067c4:	2001      	movs	r0, #1
 80067c6:	f7fe fcc7 	bl	8005158 <MGPIO_SetPinMode>
			MGPIO_SetPinMode(MGPIO_PORTB, MGPIO_PIN13, MGPIO_INPUT_FLOATING_MODE);
 80067ca:	2204      	movs	r2, #4
 80067cc:	210d      	movs	r1, #13
 80067ce:	2001      	movs	r0, #1
 80067d0:	f7fe fcc2 	bl	8005158 <MGPIO_SetPinMode>
			MGPIO_SetPinMode(MGPIO_PORTB, MGPIO_PIN15, MGPIO_OUTPUT_AF_PUSH_PULL_10MHZ);
 80067d4:	2209      	movs	r2, #9
 80067d6:	210f      	movs	r1, #15
 80067d8:	2001      	movs	r0, #1
 80067da:	f7fe fcbd 	bl	8005158 <MGPIO_SetPinMode>
}
 80067de:	bf00      	nop
 80067e0:	3708      	adds	r7, #8
 80067e2:	46bd      	mov	sp, r7
 80067e4:	bd80      	pop	{r7, pc}
 80067e6:	bf00      	nop
 80067e8:	40013000 	.word	0x40013000
 80067ec:	20000830 	.word	0x20000830
 80067f0:	40003800 	.word	0x40003800

080067f4 <STK_uint8CalculateReloadValue>:
 * @return Std_ReturnType
 * @retval E_OK: Reload value is successfully calculated
 * @retval E_NOT_OK: Reload value can not be calculated 
 */
Std_ReturnType STK_uint8CalculateReloadValue(uint32 Copy_uint32msTime, uint32* P_uint32ReloadValue)
{
 80067f4:	b480      	push	{r7}
 80067f6:	b085      	sub	sp, #20
 80067f8:	af00      	add	r7, sp, #0
 80067fa:	6078      	str	r0, [r7, #4]
 80067fc:	6039      	str	r1, [r7, #0]
    Std_ReturnType Loc_uint8FuncStatus = E_NOT_OK;
 80067fe:	2301      	movs	r3, #1
 8006800:	73fb      	strb	r3, [r7, #15]
    if(P_uint32ReloadValue != NULL_PTR)
 8006802:	683b      	ldr	r3, [r7, #0]
 8006804:	2b00      	cmp	r3, #0
 8006806:	d014      	beq.n	8006832 <STK_uint8CalculateReloadValue+0x3e>
    {
        uint32 Loc_uint32ReloadValue = 0;
 8006808:	2300      	movs	r3, #0
 800680a:	60bb      	str	r3, [r7, #8]
        #if STK_CLOCK_SOURCE == STK_CLOCK_SOURCE_AHB_DIV_8
            Loc_uint32ReloadValue = ((Copy_uint32msTime * (STK_AHB_CLOCK_FREQUENCY / 8000)));
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8006812:	fb02 f303 	mul.w	r3, r2, r3
 8006816:	60bb      	str	r3, [r7, #8]
        #elif STK_CLOCK_SOURCE == STK_CLOCK_SOURCE_AHB
            Loc_uint32ReloadValue = ((Copy_uint32msTime* STK_AHB_CLOCK_FREQUENCY) / 1000);
        #else
            #error "SysTick Timer Clock Source is not Identified"
        #endif /*STK_CLOCK_SOURCE*/
        if(Loc_uint32ReloadValue <= 0xFFFFFF)
 8006818:	68bb      	ldr	r3, [r7, #8]
 800681a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800681e:	d205      	bcs.n	800682c <STK_uint8CalculateReloadValue+0x38>
        {
            *P_uint32ReloadValue = Loc_uint32ReloadValue;
 8006820:	683b      	ldr	r3, [r7, #0]
 8006822:	68ba      	ldr	r2, [r7, #8]
 8006824:	601a      	str	r2, [r3, #0]
            Loc_uint8FuncStatus = E_OK;
 8006826:	2300      	movs	r3, #0
 8006828:	73fb      	strb	r3, [r7, #15]
 800682a:	e004      	b.n	8006836 <STK_uint8CalculateReloadValue+0x42>
        }
        else
        {
            Loc_uint8FuncStatus = E_NOT_OK;
 800682c:	2301      	movs	r3, #1
 800682e:	73fb      	strb	r3, [r7, #15]
 8006830:	e001      	b.n	8006836 <STK_uint8CalculateReloadValue+0x42>
        }
    }
    else
    {
        Loc_uint8FuncStatus = E_NOT_OK;
 8006832:	2301      	movs	r3, #1
 8006834:	73fb      	strb	r3, [r7, #15]
    }
    return Loc_uint8FuncStatus;
 8006836:	7bfb      	ldrb	r3, [r7, #15]
}
 8006838:	4618      	mov	r0, r3
 800683a:	3714      	adds	r7, #20
 800683c:	46bd      	mov	sp, r7
 800683e:	bc80      	pop	{r7}
 8006840:	4770      	bx	lr

08006842 <STK_uint8CalculateReloadValueUs>:
 * @return Std_ReturnType
 * @retval E_OK: Reload value is successfully calculated
 * @retval E_NOT_OK: Reload value can not be calculated 
 */
Std_ReturnType STK_uint8CalculateReloadValueUs(uint32 Copy_uint32usTime, uint32* P_uint32ReloadValue)
{
 8006842:	b480      	push	{r7}
 8006844:	b085      	sub	sp, #20
 8006846:	af00      	add	r7, sp, #0
 8006848:	6078      	str	r0, [r7, #4]
 800684a:	6039      	str	r1, [r7, #0]
    Std_ReturnType Loc_uint8FuncStatus = E_NOT_OK;
 800684c:	2301      	movs	r3, #1
 800684e:	73fb      	strb	r3, [r7, #15]
    if(P_uint32ReloadValue != NULL_PTR)
 8006850:	683b      	ldr	r3, [r7, #0]
 8006852:	2b00      	cmp	r3, #0
 8006854:	d010      	beq.n	8006878 <STK_uint8CalculateReloadValueUs+0x36>
    {
        uint32 Loc_uint32ReloadValue = 0;
 8006856:	2300      	movs	r3, #0
 8006858:	60bb      	str	r3, [r7, #8]
        #if STK_CLOCK_SOURCE == STK_CLOCK_SOURCE_AHB_DIV_8
            Loc_uint32ReloadValue = ((Copy_uint32usTime * (STK_AHB_CLOCK_FREQUENCY / 8000000)));
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	60bb      	str	r3, [r7, #8]
        #elif STK_CLOCK_SOURCE == STK_CLOCK_SOURCE_AHB
            Loc_uint32ReloadValue = (Copy_uint32usTime * (STK_AHB_CLOCK_FREQUENCY / 1000000));
        #else
            #error "SysTick Timer Clock Source is not Identified"
        #endif /*STK_CLOCK_SOURCE*/
        if(Loc_uint32ReloadValue <= 0xFFFFFF)
 800685e:	68bb      	ldr	r3, [r7, #8]
 8006860:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006864:	d205      	bcs.n	8006872 <STK_uint8CalculateReloadValueUs+0x30>
        {
            *P_uint32ReloadValue = Loc_uint32ReloadValue;
 8006866:	683b      	ldr	r3, [r7, #0]
 8006868:	68ba      	ldr	r2, [r7, #8]
 800686a:	601a      	str	r2, [r3, #0]
            Loc_uint8FuncStatus = E_OK;
 800686c:	2300      	movs	r3, #0
 800686e:	73fb      	strb	r3, [r7, #15]
 8006870:	e004      	b.n	800687c <STK_uint8CalculateReloadValueUs+0x3a>
        }
        else
        {
            Loc_uint8FuncStatus = E_NOT_OK;
 8006872:	2301      	movs	r3, #1
 8006874:	73fb      	strb	r3, [r7, #15]
 8006876:	e001      	b.n	800687c <STK_uint8CalculateReloadValueUs+0x3a>
        }
    }
    else
    {
        Loc_uint8FuncStatus = E_NOT_OK;
 8006878:	2301      	movs	r3, #1
 800687a:	73fb      	strb	r3, [r7, #15]
    }
    return Loc_uint8FuncStatus;
 800687c:	7bfb      	ldrb	r3, [r7, #15]
}
 800687e:	4618      	mov	r0, r3
 8006880:	3714      	adds	r7, #20
 8006882:	46bd      	mov	sp, r7
 8006884:	bc80      	pop	{r7}
 8006886:	4770      	bx	lr

08006888 <MSTK_uint8Init>:
 * @return Std_ReturnType
 * @retval E_OK: SysTick Timer is Successfully initialized
 * @retval E_NOT_OK: SysTick Timer is not initialized 
 */
Std_ReturnType MSTK_uint8Init(void)
{
 8006888:	b480      	push	{r7}
 800688a:	b083      	sub	sp, #12
 800688c:	af00      	add	r7, sp, #0
    Std_ReturnType Loc_uint8FuncStatus = E_NOT_OK;
 800688e:	2301      	movs	r3, #1
 8006890:	71fb      	strb	r3, [r7, #7]
    /*Initialize value of LOAD and VAL register "To make sure that there is no value in it"*/
    STK -> LOAD = 0x000000;
 8006892:	4b0d      	ldr	r3, [pc, #52]	@ (80068c8 <MSTK_uint8Init+0x40>)
 8006894:	2200      	movs	r2, #0
 8006896:	605a      	str	r2, [r3, #4]
    STK -> VAL = 0x000000;
 8006898:	4b0b      	ldr	r3, [pc, #44]	@ (80068c8 <MSTK_uint8Init+0x40>)
 800689a:	2200      	movs	r2, #0
 800689c:	609a      	str	r2, [r3, #8]

    #if STK_CLOCK_SOURCE == STK_CLOCK_SOURCE_AHB_DIV_8
        CLR_BIT((STK -> CTRL), STK_CTRL_CLKSOURCE);
 800689e:	4b0a      	ldr	r3, [pc, #40]	@ (80068c8 <MSTK_uint8Init+0x40>)
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	4a09      	ldr	r2, [pc, #36]	@ (80068c8 <MSTK_uint8Init+0x40>)
 80068a4:	f023 0304 	bic.w	r3, r3, #4
 80068a8:	6013      	str	r3, [r2, #0]
    #endif /*STK_CLOCK_SOURCE*/

    #if STK_INTERRUPT_STATUS == STK_INTERRUPT_ENABLED
        SET_BIT((STK -> CTRL), STK_CTRL_TICKINT);
    #elif STK_INTERRUPT_STATUS == STK_INTERRUPT_DISABLED
        CLR_BIT((STK -> CTRL), STK_CTRL_TICKINT);
 80068aa:	4b07      	ldr	r3, [pc, #28]	@ (80068c8 <MSTK_uint8Init+0x40>)
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	4a06      	ldr	r2, [pc, #24]	@ (80068c8 <MSTK_uint8Init+0x40>)
 80068b0:	f023 0302 	bic.w	r3, r3, #2
 80068b4:	6013      	str	r3, [r2, #0]
    #else
        #error "Systick Timer Interrupt Status is not Identified"
    #endif /*STK_INTERRUPT_STATUS*/

    Loc_uint8FuncStatus = E_OK;
 80068b6:	2300      	movs	r3, #0
 80068b8:	71fb      	strb	r3, [r7, #7]
    return Loc_uint8FuncStatus;
 80068ba:	79fb      	ldrb	r3, [r7, #7]
}
 80068bc:	4618      	mov	r0, r3
 80068be:	370c      	adds	r7, #12
 80068c0:	46bd      	mov	sp, r7
 80068c2:	bc80      	pop	{r7}
 80068c4:	4770      	bx	lr
 80068c6:	bf00      	nop
 80068c8:	e000e010 	.word	0xe000e010

080068cc <MSTK_uint8Delay>:
 * @return Std_ReturnType 
 * @retval E_OK: SysTick Delay is done successfully
 * @retval E_NOT_OK: SysTick Delay is not done 
 */
Std_ReturnType MSTK_uint8Delay(uint32 Copy_uint32msTime)
{
 80068cc:	b580      	push	{r7, lr}
 80068ce:	b084      	sub	sp, #16
 80068d0:	af00      	add	r7, sp, #0
 80068d2:	6078      	str	r0, [r7, #4]
    Std_ReturnType Loc_uint8FuncStatus = E_NOT_OK;
 80068d4:	2301      	movs	r3, #1
 80068d6:	73fb      	strb	r3, [r7, #15]
    uint32 Loc_uint32ReloadValue = 0;
 80068d8:	2300      	movs	r3, #0
 80068da:	60bb      	str	r3, [r7, #8]
    uint8 Loc_uint8ReloadStatus = STK_uint8CalculateReloadValue(Copy_uint32msTime, &Loc_uint32ReloadValue);
 80068dc:	f107 0308 	add.w	r3, r7, #8
 80068e0:	4619      	mov	r1, r3
 80068e2:	6878      	ldr	r0, [r7, #4]
 80068e4:	f7ff ff86 	bl	80067f4 <STK_uint8CalculateReloadValue>
 80068e8:	4603      	mov	r3, r0
 80068ea:	73bb      	strb	r3, [r7, #14]
    if(Loc_uint8ReloadStatus == E_OK)
 80068ec:	7bbb      	ldrb	r3, [r7, #14]
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	d127      	bne.n	8006942 <MSTK_uint8Delay+0x76>
    {
        //Disable Timer
        CLR_BIT((STK -> CTRL), STK_CTRL_ENABLE);
 80068f2:	4b17      	ldr	r3, [pc, #92]	@ (8006950 <MSTK_uint8Delay+0x84>)
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	4a16      	ldr	r2, [pc, #88]	@ (8006950 <MSTK_uint8Delay+0x84>)
 80068f8:	f023 0301 	bic.w	r3, r3, #1
 80068fc:	6013      	str	r3, [r2, #0]

        //Make Sure that there is no value in the VAL register
        STK -> VAL = 0x000000;
 80068fe:	4b14      	ldr	r3, [pc, #80]	@ (8006950 <MSTK_uint8Delay+0x84>)
 8006900:	2200      	movs	r2, #0
 8006902:	609a      	str	r2, [r3, #8]

        //Set Load value
        STK -> LOAD = Loc_uint32ReloadValue;
 8006904:	4a12      	ldr	r2, [pc, #72]	@ (8006950 <MSTK_uint8Delay+0x84>)
 8006906:	68bb      	ldr	r3, [r7, #8]
 8006908:	6053      	str	r3, [r2, #4]

        //Start Timer
        SET_BIT((STK -> CTRL), STK_CTRL_ENABLE);
 800690a:	4b11      	ldr	r3, [pc, #68]	@ (8006950 <MSTK_uint8Delay+0x84>)
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	4a10      	ldr	r2, [pc, #64]	@ (8006950 <MSTK_uint8Delay+0x84>)
 8006910:	f043 0301 	orr.w	r3, r3, #1
 8006914:	6013      	str	r3, [r2, #0]

        //Wait until counter is set to zero
        while(GET_BIT((STK -> CTRL), STK_CTRL_COUNTFLAG) == 0);
 8006916:	bf00      	nop
 8006918:	4b0d      	ldr	r3, [pc, #52]	@ (8006950 <MSTK_uint8Delay+0x84>)
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006920:	2b00      	cmp	r3, #0
 8006922:	d0f9      	beq.n	8006918 <MSTK_uint8Delay+0x4c>

        //Disable Timer
        CLR_BIT((STK -> CTRL), STK_CTRL_ENABLE);
 8006924:	4b0a      	ldr	r3, [pc, #40]	@ (8006950 <MSTK_uint8Delay+0x84>)
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	4a09      	ldr	r2, [pc, #36]	@ (8006950 <MSTK_uint8Delay+0x84>)
 800692a:	f023 0301 	bic.w	r3, r3, #1
 800692e:	6013      	str	r3, [r2, #0]

        //Make Sure that there is no value in the VAL & LOAD register
        STK -> VAL = 0x000000;
 8006930:	4b07      	ldr	r3, [pc, #28]	@ (8006950 <MSTK_uint8Delay+0x84>)
 8006932:	2200      	movs	r2, #0
 8006934:	609a      	str	r2, [r3, #8]
        STK -> LOAD = 0x000000;
 8006936:	4b06      	ldr	r3, [pc, #24]	@ (8006950 <MSTK_uint8Delay+0x84>)
 8006938:	2200      	movs	r2, #0
 800693a:	605a      	str	r2, [r3, #4]

        Loc_uint8FuncStatus = E_OK;
 800693c:	2300      	movs	r3, #0
 800693e:	73fb      	strb	r3, [r7, #15]
 8006940:	e001      	b.n	8006946 <MSTK_uint8Delay+0x7a>
    }
    else
    {
        Loc_uint8FuncStatus = E_NOT_OK;
 8006942:	2301      	movs	r3, #1
 8006944:	73fb      	strb	r3, [r7, #15]
    }
    return Loc_uint8FuncStatus;
 8006946:	7bfb      	ldrb	r3, [r7, #15]
}
 8006948:	4618      	mov	r0, r3
 800694a:	3710      	adds	r7, #16
 800694c:	46bd      	mov	sp, r7
 800694e:	bd80      	pop	{r7, pc}
 8006950:	e000e010 	.word	0xe000e010

08006954 <MSTK_uint8DelayUs>:
 * @return Std_ReturnType 
 * @retval E_OK: SysTick Delay is done successfully
 * @retval E_NOT_OK: SysTick Delay is not done 
 */
Std_ReturnType MSTK_uint8DelayUs(uint32 Copy_uint32usTime)
{
 8006954:	b580      	push	{r7, lr}
 8006956:	b084      	sub	sp, #16
 8006958:	af00      	add	r7, sp, #0
 800695a:	6078      	str	r0, [r7, #4]
    Std_ReturnType Loc_uint8FuncStatus = E_NOT_OK;
 800695c:	2301      	movs	r3, #1
 800695e:	73fb      	strb	r3, [r7, #15]
    uint32 Loc_uint32ReloadValue = 0;
 8006960:	2300      	movs	r3, #0
 8006962:	60bb      	str	r3, [r7, #8]
    uint8 Loc_uint8ReloadStatus = STK_uint8CalculateReloadValueUs(Copy_uint32usTime, &Loc_uint32ReloadValue);
 8006964:	f107 0308 	add.w	r3, r7, #8
 8006968:	4619      	mov	r1, r3
 800696a:	6878      	ldr	r0, [r7, #4]
 800696c:	f7ff ff69 	bl	8006842 <STK_uint8CalculateReloadValueUs>
 8006970:	4603      	mov	r3, r0
 8006972:	73bb      	strb	r3, [r7, #14]
    if(Loc_uint8ReloadStatus == E_OK)
 8006974:	7bbb      	ldrb	r3, [r7, #14]
 8006976:	2b00      	cmp	r3, #0
 8006978:	d127      	bne.n	80069ca <MSTK_uint8DelayUs+0x76>
    {
        //Disable Timer
        CLR_BIT((STK -> CTRL), STK_CTRL_ENABLE);
 800697a:	4b17      	ldr	r3, [pc, #92]	@ (80069d8 <MSTK_uint8DelayUs+0x84>)
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	4a16      	ldr	r2, [pc, #88]	@ (80069d8 <MSTK_uint8DelayUs+0x84>)
 8006980:	f023 0301 	bic.w	r3, r3, #1
 8006984:	6013      	str	r3, [r2, #0]

        //Make Sure that there is no value in the VAL register
        STK -> VAL = 0x000000;
 8006986:	4b14      	ldr	r3, [pc, #80]	@ (80069d8 <MSTK_uint8DelayUs+0x84>)
 8006988:	2200      	movs	r2, #0
 800698a:	609a      	str	r2, [r3, #8]

        //Set Load value
        STK -> LOAD = Loc_uint32ReloadValue;
 800698c:	4a12      	ldr	r2, [pc, #72]	@ (80069d8 <MSTK_uint8DelayUs+0x84>)
 800698e:	68bb      	ldr	r3, [r7, #8]
 8006990:	6053      	str	r3, [r2, #4]

        //Start Timer
        SET_BIT((STK -> CTRL), STK_CTRL_ENABLE);
 8006992:	4b11      	ldr	r3, [pc, #68]	@ (80069d8 <MSTK_uint8DelayUs+0x84>)
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	4a10      	ldr	r2, [pc, #64]	@ (80069d8 <MSTK_uint8DelayUs+0x84>)
 8006998:	f043 0301 	orr.w	r3, r3, #1
 800699c:	6013      	str	r3, [r2, #0]

        //Wait until counter is set to zero
        while(GET_BIT((STK -> CTRL), STK_CTRL_COUNTFLAG) == 0);
 800699e:	bf00      	nop
 80069a0:	4b0d      	ldr	r3, [pc, #52]	@ (80069d8 <MSTK_uint8DelayUs+0x84>)
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d0f9      	beq.n	80069a0 <MSTK_uint8DelayUs+0x4c>

        //Disable Timer
        CLR_BIT((STK -> CTRL), STK_CTRL_ENABLE);
 80069ac:	4b0a      	ldr	r3, [pc, #40]	@ (80069d8 <MSTK_uint8DelayUs+0x84>)
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	4a09      	ldr	r2, [pc, #36]	@ (80069d8 <MSTK_uint8DelayUs+0x84>)
 80069b2:	f023 0301 	bic.w	r3, r3, #1
 80069b6:	6013      	str	r3, [r2, #0]

        //Make Sure that there is no value in the VAL & LOAD register
        STK -> VAL = 0x000000;
 80069b8:	4b07      	ldr	r3, [pc, #28]	@ (80069d8 <MSTK_uint8DelayUs+0x84>)
 80069ba:	2200      	movs	r2, #0
 80069bc:	609a      	str	r2, [r3, #8]
        STK -> LOAD = 0x000000;
 80069be:	4b06      	ldr	r3, [pc, #24]	@ (80069d8 <MSTK_uint8DelayUs+0x84>)
 80069c0:	2200      	movs	r2, #0
 80069c2:	605a      	str	r2, [r3, #4]

        Loc_uint8FuncStatus = E_OK;
 80069c4:	2300      	movs	r3, #0
 80069c6:	73fb      	strb	r3, [r7, #15]
 80069c8:	e001      	b.n	80069ce <MSTK_uint8DelayUs+0x7a>
    }
    else
    {
        Loc_uint8FuncStatus = E_NOT_OK;
 80069ca:	2301      	movs	r3, #1
 80069cc:	73fb      	strb	r3, [r7, #15]
    }
    return Loc_uint8FuncStatus;
 80069ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80069d0:	4618      	mov	r0, r3
 80069d2:	3710      	adds	r7, #16
 80069d4:	46bd      	mov	sp, r7
 80069d6:	bd80      	pop	{r7, pc}
 80069d8:	e000e010 	.word	0xe000e010

080069dc <SysTick_Handler>:
    }
    return Loc_uint8FuncStatus;
}

void SysTick_Handler(void)
{
 80069dc:	b580      	push	{r7, lr}
 80069de:	af00      	add	r7, sp, #0
	if(STK_PCallbackFunc != NULL_PTR)
 80069e0:	4b04      	ldr	r3, [pc, #16]	@ (80069f4 <SysTick_Handler+0x18>)
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	2b00      	cmp	r3, #0
 80069e6:	d002      	beq.n	80069ee <SysTick_Handler+0x12>
	{
		STK_PCallbackFunc();
 80069e8:	4b02      	ldr	r3, [pc, #8]	@ (80069f4 <SysTick_Handler+0x18>)
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	4798      	blx	r3
	}
	else
	{
		/*Do nothing*/
	}
}
 80069ee:	bf00      	nop
 80069f0:	bd80      	pop	{r7, pc}
 80069f2:	bf00      	nop
 80069f4:	20000868 	.word	0x20000868

080069f8 <MUART_Init>:
 * @return Std_ReturnType
 * @retval E_OK:        UART Peripheral is successfully initialized
 * @retval E_NOT_OK:    UART Peripheral is not initialized
 */
Std_ReturnType MUART_Init(MUART_Select_t Copy_UARTChoice)
{
 80069f8:	b580      	push	{r7, lr}
 80069fa:	b086      	sub	sp, #24
 80069fc:	af00      	add	r7, sp, #0
 80069fe:	4603      	mov	r3, r0
 8006a00:	71fb      	strb	r3, [r7, #7]
    Std_ReturnType Loc_uint8FuncStatus = E_NOT_OK;
 8006a02:	2301      	movs	r3, #1
 8006a04:	74fb      	strb	r3, [r7, #19]
    
    #if MUART_NO_OF_DATA_BITS == MUART_EIGHT_DATA_BITS
        CLR_BIT(((UART[Copy_UARTChoice]) -> CR1), MUART_CR1_M_BIT);
 8006a06:	79fb      	ldrb	r3, [r7, #7]
 8006a08:	4a61      	ldr	r2, [pc, #388]	@ (8006b90 <MUART_Init+0x198>)
 8006a0a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006a0e:	68da      	ldr	r2, [r3, #12]
 8006a10:	79fb      	ldrb	r3, [r7, #7]
 8006a12:	495f      	ldr	r1, [pc, #380]	@ (8006b90 <MUART_Init+0x198>)
 8006a14:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8006a18:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8006a1c:	60da      	str	r2, [r3, #12]
    #else
        #error "UART No of Data Bits is not Specified Correctly"
    #endif /*MUART_NO_OF_DATA_BITS*/

    #if MUART_PARITY_CHOICE == MUART_NO_PARITY
        CLR_BIT(((UART[Copy_UARTChoice]) -> CR1), MUART_CR1_PCE_BIT);
 8006a1e:	79fb      	ldrb	r3, [r7, #7]
 8006a20:	4a5b      	ldr	r2, [pc, #364]	@ (8006b90 <MUART_Init+0x198>)
 8006a22:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006a26:	68da      	ldr	r2, [r3, #12]
 8006a28:	79fb      	ldrb	r3, [r7, #7]
 8006a2a:	4959      	ldr	r1, [pc, #356]	@ (8006b90 <MUART_Init+0x198>)
 8006a2c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8006a30:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006a34:	60da      	str	r2, [r3, #12]
        SET_BIT(((UART[Copy_UARTChoice]) -> CR1), MUART_CR1_PS_BIT);
    #else
        #error "UART Parity Control not Specified"
    #endif

    ((UART[Copy_UARTChoice]) -> CR2) &= ~(((uint32) 0b11) << MUART_CR2_STOP_START_BIT);
 8006a36:	79fb      	ldrb	r3, [r7, #7]
 8006a38:	4a55      	ldr	r2, [pc, #340]	@ (8006b90 <MUART_Init+0x198>)
 8006a3a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006a3e:	691a      	ldr	r2, [r3, #16]
 8006a40:	79fb      	ldrb	r3, [r7, #7]
 8006a42:	4953      	ldr	r1, [pc, #332]	@ (8006b90 <MUART_Init+0x198>)
 8006a44:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8006a48:	f422 5240 	bic.w	r2, r2, #12288	@ 0x3000
 8006a4c:	611a      	str	r2, [r3, #16]
    
    #if ((MUART_NO_OF_STOP_BITS == MUART_HALF_STOP_BIT) || (MUART_NO_OF_STOP_BITS == MUART_ONE_STOP_BIT) || (MUART_NO_OF_STOP_BITS == MUART_ONE_HALF_STOP_BIT) || (MUART_NO_OF_STOP_BITS == MUART_TWO_STOP_BIT))
        ((UART[Copy_UARTChoice]) -> CR2) |= (((uint32) MUART_NO_OF_STOP_BITS) << MUART_CR2_STOP_START_BIT);
 8006a4e:	79fb      	ldrb	r3, [r7, #7]
 8006a50:	4a4f      	ldr	r2, [pc, #316]	@ (8006b90 <MUART_Init+0x198>)
 8006a52:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8006a56:	79fb      	ldrb	r3, [r7, #7]
 8006a58:	494d      	ldr	r1, [pc, #308]	@ (8006b90 <MUART_Init+0x198>)
 8006a5a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8006a5e:	6912      	ldr	r2, [r2, #16]
 8006a60:	611a      	str	r2, [r3, #16]
    #endif /*MUART_NO_OF_STOP_BITS*/

    #if MUART_TX_COMPLETE_INT_STATUS == MUART_TX_COMPLETE_INT_ENABLED
        SET_BIT(((UART[Copy_UARTChoice]) -> CR1), MUART_CR1_TCIE_BIT);
    #elif MUART_TX_COMPLETE_INT_STATUS == MUART_TX_COMPLETE_INT_DISABLED
        CLR_BIT(((UART[Copy_UARTChoice]) -> CR1), MUART_CR1_TCIE_BIT);
 8006a62:	79fb      	ldrb	r3, [r7, #7]
 8006a64:	4a4a      	ldr	r2, [pc, #296]	@ (8006b90 <MUART_Init+0x198>)
 8006a66:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006a6a:	68da      	ldr	r2, [r3, #12]
 8006a6c:	79fb      	ldrb	r3, [r7, #7]
 8006a6e:	4948      	ldr	r1, [pc, #288]	@ (8006b90 <MUART_Init+0x198>)
 8006a70:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8006a74:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006a78:	60da      	str	r2, [r3, #12]
    #else
        #error "UART Tx Complete Interrupt Status not Specified"
    #endif /*MUART_TX_COMPLETE_INT_STATUS*/

    #if MUART_RX_COMPLETE_INT_STATUS == MUART_RX_COMPLETE_INT_ENABLED
        SET_BIT(((UART[Copy_UARTChoice]) -> CR1), MUART_CR1_RXNEIE_BIT);
 8006a7a:	79fb      	ldrb	r3, [r7, #7]
 8006a7c:	4a44      	ldr	r2, [pc, #272]	@ (8006b90 <MUART_Init+0x198>)
 8006a7e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006a82:	68da      	ldr	r2, [r3, #12]
 8006a84:	79fb      	ldrb	r3, [r7, #7]
 8006a86:	4942      	ldr	r1, [pc, #264]	@ (8006b90 <MUART_Init+0x198>)
 8006a88:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8006a8c:	f042 0220 	orr.w	r2, r2, #32
 8006a90:	60da      	str	r2, [r3, #12]
    #else
        #error "UART Rx Complete Interrupt Status not Specified"
    #endif /*MUART_RX_COMPLETE_INT_STATUS*/
    
    /********************Calculate Baud Rate**************************/
    float32 Loc_float32UARTDIV = (float32)MUART_CLK_FREQ / (16 * MUART_BAUD_RATE);
 8006a92:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8006a96:	60fb      	str	r3, [r7, #12]

    uint16 Loc_uint16Mantissa = (uint16)Loc_float32UARTDIV;
 8006a98:	68f8      	ldr	r0, [r7, #12]
 8006a9a:	f7fa fb51 	bl	8001140 <__aeabi_f2uiz>
 8006a9e:	4603      	mov	r3, r0
 8006aa0:	82fb      	strh	r3, [r7, #22]
    uint16 Loc_uint16Fraction = (uint16)(((Loc_float32UARTDIV - Loc_uint16Mantissa) * 16) + 0.5);
 8006aa2:	8afb      	ldrh	r3, [r7, #22]
 8006aa4:	4618      	mov	r0, r3
 8006aa6:	f7fa f90b 	bl	8000cc0 <__aeabi_i2f>
 8006aaa:	4603      	mov	r3, r0
 8006aac:	4619      	mov	r1, r3
 8006aae:	68f8      	ldr	r0, [r7, #12]
 8006ab0:	f7fa f850 	bl	8000b54 <__aeabi_fsub>
 8006ab4:	4603      	mov	r3, r0
 8006ab6:	f04f 4183 	mov.w	r1, #1098907648	@ 0x41800000
 8006aba:	4618      	mov	r0, r3
 8006abc:	f7fa f954 	bl	8000d68 <__aeabi_fmul>
 8006ac0:	4603      	mov	r3, r0
 8006ac2:	4618      	mov	r0, r3
 8006ac4:	f7f9 fcca 	bl	800045c <__aeabi_f2d>
 8006ac8:	f04f 0200 	mov.w	r2, #0
 8006acc:	4b31      	ldr	r3, [pc, #196]	@ (8006b94 <MUART_Init+0x19c>)
 8006ace:	f7f9 fb67 	bl	80001a0 <__adddf3>
 8006ad2:	4602      	mov	r2, r0
 8006ad4:	460b      	mov	r3, r1
 8006ad6:	4610      	mov	r0, r2
 8006ad8:	4619      	mov	r1, r3
 8006ada:	f7f9 ffc7 	bl	8000a6c <__aeabi_d2uiz>
 8006ade:	4603      	mov	r3, r0
 8006ae0:	82bb      	strh	r3, [r7, #20]

    if(Loc_uint16Fraction >= 16)
 8006ae2:	8abb      	ldrh	r3, [r7, #20]
 8006ae4:	2b0f      	cmp	r3, #15
 8006ae6:	d905      	bls.n	8006af4 <MUART_Init+0xfc>
    {
        Loc_uint16Fraction -= 16;
 8006ae8:	8abb      	ldrh	r3, [r7, #20]
 8006aea:	3b10      	subs	r3, #16
 8006aec:	82bb      	strh	r3, [r7, #20]
        Loc_uint16Mantissa += 1;
 8006aee:	8afb      	ldrh	r3, [r7, #22]
 8006af0:	3301      	adds	r3, #1
 8006af2:	82fb      	strh	r3, [r7, #22]
    }
    ((UART[Copy_UARTChoice]) -> BRR) = (Loc_uint16Fraction << MUART_BRR_FRACTION_START_BIT) | (Loc_uint16Mantissa << MUART_BRR_MANTISSA_START_BIT);
 8006af4:	8aba      	ldrh	r2, [r7, #20]
 8006af6:	8afb      	ldrh	r3, [r7, #22]
 8006af8:	011b      	lsls	r3, r3, #4
 8006afa:	ea42 0103 	orr.w	r1, r2, r3
 8006afe:	79fb      	ldrb	r3, [r7, #7]
 8006b00:	4a23      	ldr	r2, [pc, #140]	@ (8006b90 <MUART_Init+0x198>)
 8006b02:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006b06:	460a      	mov	r2, r1
 8006b08:	609a      	str	r2, [r3, #8]

    SET_BIT(((UART[Copy_UARTChoice]) -> CR1), MUART_CR1_TE_BIT);
 8006b0a:	79fb      	ldrb	r3, [r7, #7]
 8006b0c:	4a20      	ldr	r2, [pc, #128]	@ (8006b90 <MUART_Init+0x198>)
 8006b0e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006b12:	68da      	ldr	r2, [r3, #12]
 8006b14:	79fb      	ldrb	r3, [r7, #7]
 8006b16:	491e      	ldr	r1, [pc, #120]	@ (8006b90 <MUART_Init+0x198>)
 8006b18:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8006b1c:	f042 0208 	orr.w	r2, r2, #8
 8006b20:	60da      	str	r2, [r3, #12]
    SET_BIT(((UART[Copy_UARTChoice]) -> CR1), MUART_CR1_RE_BIT);
 8006b22:	79fb      	ldrb	r3, [r7, #7]
 8006b24:	4a1a      	ldr	r2, [pc, #104]	@ (8006b90 <MUART_Init+0x198>)
 8006b26:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006b2a:	68da      	ldr	r2, [r3, #12]
 8006b2c:	79fb      	ldrb	r3, [r7, #7]
 8006b2e:	4918      	ldr	r1, [pc, #96]	@ (8006b90 <MUART_Init+0x198>)
 8006b30:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8006b34:	f042 0204 	orr.w	r2, r2, #4
 8006b38:	60da      	str	r2, [r3, #12]
    SET_BIT(((UART[Copy_UARTChoice]) -> CR1), MUART_CR1_UE_BIT);
 8006b3a:	79fb      	ldrb	r3, [r7, #7]
 8006b3c:	4a14      	ldr	r2, [pc, #80]	@ (8006b90 <MUART_Init+0x198>)
 8006b3e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006b42:	68da      	ldr	r2, [r3, #12]
 8006b44:	79fb      	ldrb	r3, [r7, #7]
 8006b46:	4912      	ldr	r1, [pc, #72]	@ (8006b90 <MUART_Init+0x198>)
 8006b48:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8006b4c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006b50:	60da      	str	r2, [r3, #12]
		
	CLR_BIT(((UART[Copy_UARTChoice]) -> SR) , MUART_SR_TC_BIT);
 8006b52:	79fb      	ldrb	r3, [r7, #7]
 8006b54:	4a0e      	ldr	r2, [pc, #56]	@ (8006b90 <MUART_Init+0x198>)
 8006b56:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006b5a:	681a      	ldr	r2, [r3, #0]
 8006b5c:	79fb      	ldrb	r3, [r7, #7]
 8006b5e:	490c      	ldr	r1, [pc, #48]	@ (8006b90 <MUART_Init+0x198>)
 8006b60:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8006b64:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006b68:	601a      	str	r2, [r3, #0]
    CLR_BIT(((UART[Copy_UARTChoice]) -> SR) , MUART_SR_RXNE_BIT);
 8006b6a:	79fb      	ldrb	r3, [r7, #7]
 8006b6c:	4a08      	ldr	r2, [pc, #32]	@ (8006b90 <MUART_Init+0x198>)
 8006b6e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006b72:	681a      	ldr	r2, [r3, #0]
 8006b74:	79fb      	ldrb	r3, [r7, #7]
 8006b76:	4906      	ldr	r1, [pc, #24]	@ (8006b90 <MUART_Init+0x198>)
 8006b78:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8006b7c:	f022 0220 	bic.w	r2, r2, #32
 8006b80:	601a      	str	r2, [r3, #0]
    Loc_uint8FuncStatus = E_OK;
 8006b82:	2300      	movs	r3, #0
 8006b84:	74fb      	strb	r3, [r7, #19]
    return Loc_uint8FuncStatus;
 8006b86:	7cfb      	ldrb	r3, [r7, #19]
}
 8006b88:	4618      	mov	r0, r3
 8006b8a:	3718      	adds	r7, #24
 8006b8c:	46bd      	mov	sp, r7
 8006b8e:	bd80      	pop	{r7, pc}
 8006b90:	200003cc 	.word	0x200003cc
 8006b94:	3fe00000 	.word	0x3fe00000

08006b98 <MUART_TxChar>:
 * @return Std_ReturnType
 * @retval E_OK:        Character successfully sent
 * @retval E_NOT_OK:    Character not sent 
 */
Std_ReturnType MUART_TxChar(MUART_Select_t Copy_UARTChoice, uint16 Copy_uint16TxChar)
{
 8006b98:	b480      	push	{r7}
 8006b9a:	b085      	sub	sp, #20
 8006b9c:	af00      	add	r7, sp, #0
 8006b9e:	4603      	mov	r3, r0
 8006ba0:	460a      	mov	r2, r1
 8006ba2:	71fb      	strb	r3, [r7, #7]
 8006ba4:	4613      	mov	r3, r2
 8006ba6:	80bb      	strh	r3, [r7, #4]
    Std_ReturnType Loc_uint8FuncStatus = E_NOT_OK;
 8006ba8:	2301      	movs	r3, #1
 8006baa:	73fb      	strb	r3, [r7, #15]
    /*Wait until Tx Data Register is empty*/
    while(!(GET_BIT(((UART[Copy_UARTChoice]) -> SR), MUART_SR_TXE_BIT)));
 8006bac:	bf00      	nop
 8006bae:	79fb      	ldrb	r3, [r7, #7]
 8006bb0:	4a16      	ldr	r2, [pc, #88]	@ (8006c0c <MUART_TxChar+0x74>)
 8006bb2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006bbc:	2b00      	cmp	r3, #0
 8006bbe:	d0f6      	beq.n	8006bae <MUART_TxChar+0x16>

    #if MUART_NO_OF_DATA_BITS == MUART_EIGHT_DATA_BITS
        (UART[Copy_UARTChoice] -> DR) = Copy_uint16TxChar & ((uint16)(0x00FF));
 8006bc0:	88b9      	ldrh	r1, [r7, #4]
 8006bc2:	79fb      	ldrb	r3, [r7, #7]
 8006bc4:	4a11      	ldr	r2, [pc, #68]	@ (8006c0c <MUART_TxChar+0x74>)
 8006bc6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006bca:	b2ca      	uxtb	r2, r1
 8006bcc:	605a      	str	r2, [r3, #4]
    #else
        #error "UART Number of Data Bits not Specified"
    #endif /*MUART_NO_OF_DATA_BITS*/
    
    /*Wait while transmit is complete*/
    while(!(GET_BIT(((UART[Copy_UARTChoice]) -> SR), MUART_SR_TC_BIT)));
 8006bce:	bf00      	nop
 8006bd0:	79fb      	ldrb	r3, [r7, #7]
 8006bd2:	4a0e      	ldr	r2, [pc, #56]	@ (8006c0c <MUART_TxChar+0x74>)
 8006bd4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	d0f6      	beq.n	8006bd0 <MUART_TxChar+0x38>
    CLR_BIT(((UART[Copy_UARTChoice]) -> SR) , MUART_SR_TC_BIT);
 8006be2:	79fb      	ldrb	r3, [r7, #7]
 8006be4:	4a09      	ldr	r2, [pc, #36]	@ (8006c0c <MUART_TxChar+0x74>)
 8006be6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006bea:	681a      	ldr	r2, [r3, #0]
 8006bec:	79fb      	ldrb	r3, [r7, #7]
 8006bee:	4907      	ldr	r1, [pc, #28]	@ (8006c0c <MUART_TxChar+0x74>)
 8006bf0:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8006bf4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006bf8:	601a      	str	r2, [r3, #0]

    Loc_uint8FuncStatus = E_OK;
 8006bfa:	2300      	movs	r3, #0
 8006bfc:	73fb      	strb	r3, [r7, #15]
    return Loc_uint8FuncStatus;
 8006bfe:	7bfb      	ldrb	r3, [r7, #15]
}
 8006c00:	4618      	mov	r0, r3
 8006c02:	3714      	adds	r7, #20
 8006c04:	46bd      	mov	sp, r7
 8006c06:	bc80      	pop	{r7}
 8006c08:	4770      	bx	lr
 8006c0a:	bf00      	nop
 8006c0c:	200003cc 	.word	0x200003cc

08006c10 <MUART_RxCharAsynchronous>:
 * @return Std_ReturnType
 * @retval E_OK:        Character successfully received
 * @retval E_NOT_OK:    Character not received 
 */
Std_ReturnType MUART_RxCharAsynchronous(MUART_Select_t Copy_UARTChoice, uint16* P_uint16RxChar)
{
 8006c10:	b480      	push	{r7}
 8006c12:	b085      	sub	sp, #20
 8006c14:	af00      	add	r7, sp, #0
 8006c16:	4603      	mov	r3, r0
 8006c18:	6039      	str	r1, [r7, #0]
 8006c1a:	71fb      	strb	r3, [r7, #7]
    Std_ReturnType Loc_uint8FuncStatus = E_NOT_OK;
 8006c1c:	2301      	movs	r3, #1
 8006c1e:	73fb      	strb	r3, [r7, #15]
    if(P_uint16RxChar != NULL_PTR)
 8006c20:	683b      	ldr	r3, [r7, #0]
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	d018      	beq.n	8006c58 <MUART_RxCharAsynchronous+0x48>
    {
        #if MUART_NO_OF_DATA_BITS == MUART_EIGHT_DATA_BITS
            #if MUART_PARITY_CHOICE == MUART_NO_PARITY
                *P_uint16RxChar = (((UART[Copy_UARTChoice]) -> DR) & (uint16)(0xFF));
 8006c26:	79fb      	ldrb	r3, [r7, #7]
 8006c28:	4a0f      	ldr	r2, [pc, #60]	@ (8006c68 <MUART_RxCharAsynchronous+0x58>)
 8006c2a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006c2e:	685b      	ldr	r3, [r3, #4]
 8006c30:	b29b      	uxth	r3, r3
 8006c32:	b2db      	uxtb	r3, r3
 8006c34:	b29a      	uxth	r2, r3
 8006c36:	683b      	ldr	r3, [r7, #0]
 8006c38:	801a      	strh	r2, [r3, #0]
                #error "UART Parity Choice is not specified"
            #endif /*MUART_PARITY_CHOICE*/
        #else
            #error "UART Number of Data Bits not Specified"
        #endif /*MUART_NO_OF_DATA_BITS*/
        CLR_BIT(((UART[Copy_UARTChoice]) -> SR) , MUART_SR_RXNE_BIT);
 8006c3a:	79fb      	ldrb	r3, [r7, #7]
 8006c3c:	4a0a      	ldr	r2, [pc, #40]	@ (8006c68 <MUART_RxCharAsynchronous+0x58>)
 8006c3e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006c42:	681a      	ldr	r2, [r3, #0]
 8006c44:	79fb      	ldrb	r3, [r7, #7]
 8006c46:	4908      	ldr	r1, [pc, #32]	@ (8006c68 <MUART_RxCharAsynchronous+0x58>)
 8006c48:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8006c4c:	f022 0220 	bic.w	r2, r2, #32
 8006c50:	601a      	str	r2, [r3, #0]
		Loc_uint8FuncStatus = E_OK;
 8006c52:	2300      	movs	r3, #0
 8006c54:	73fb      	strb	r3, [r7, #15]
 8006c56:	e001      	b.n	8006c5c <MUART_RxCharAsynchronous+0x4c>
    }
    else
    {
        Loc_uint8FuncStatus = E_NOT_OK;
 8006c58:	2301      	movs	r3, #1
 8006c5a:	73fb      	strb	r3, [r7, #15]
    }
    return Loc_uint8FuncStatus;
 8006c5c:	7bfb      	ldrb	r3, [r7, #15]
}
 8006c5e:	4618      	mov	r0, r3
 8006c60:	3714      	adds	r7, #20
 8006c62:	46bd      	mov	sp, r7
 8006c64:	bc80      	pop	{r7}
 8006c66:	4770      	bx	lr
 8006c68:	200003cc 	.word	0x200003cc

08006c6c <MUART_TxString>:
 * @return Std_ReturnType
 * @retval E_OK:        String successfully received
 * @retval E_NOT_OK:    String not received 
 */
Std_ReturnType MUART_TxString(MUART_Select_t Copy_UARTChoice, uint8* P_uint8TxString)
{
 8006c6c:	b580      	push	{r7, lr}
 8006c6e:	b084      	sub	sp, #16
 8006c70:	af00      	add	r7, sp, #0
 8006c72:	4603      	mov	r3, r0
 8006c74:	6039      	str	r1, [r7, #0]
 8006c76:	71fb      	strb	r3, [r7, #7]
    Std_ReturnType Loc_uint8FuncStatus = E_NOT_OK;
 8006c78:	2301      	movs	r3, #1
 8006c7a:	73fb      	strb	r3, [r7, #15]
    if(P_uint8TxString != NULL_PTR)
 8006c7c:	683b      	ldr	r3, [r7, #0]
 8006c7e:	2b00      	cmp	r3, #0
 8006c80:	d018      	beq.n	8006cb4 <MUART_TxString+0x48>
    {
        uint8 Loc_uint8Index = 0;
 8006c82:	2300      	movs	r3, #0
 8006c84:	73bb      	strb	r3, [r7, #14]
        while(P_uint8TxString[Loc_uint8Index] != '\0')
 8006c86:	e00c      	b.n	8006ca2 <MUART_TxString+0x36>
        {
            MUART_TxChar(Copy_UARTChoice, P_uint8TxString[Loc_uint8Index]);
 8006c88:	7bbb      	ldrb	r3, [r7, #14]
 8006c8a:	683a      	ldr	r2, [r7, #0]
 8006c8c:	4413      	add	r3, r2
 8006c8e:	781b      	ldrb	r3, [r3, #0]
 8006c90:	461a      	mov	r2, r3
 8006c92:	79fb      	ldrb	r3, [r7, #7]
 8006c94:	4611      	mov	r1, r2
 8006c96:	4618      	mov	r0, r3
 8006c98:	f7ff ff7e 	bl	8006b98 <MUART_TxChar>
            Loc_uint8Index++;
 8006c9c:	7bbb      	ldrb	r3, [r7, #14]
 8006c9e:	3301      	adds	r3, #1
 8006ca0:	73bb      	strb	r3, [r7, #14]
        while(P_uint8TxString[Loc_uint8Index] != '\0')
 8006ca2:	7bbb      	ldrb	r3, [r7, #14]
 8006ca4:	683a      	ldr	r2, [r7, #0]
 8006ca6:	4413      	add	r3, r2
 8006ca8:	781b      	ldrb	r3, [r3, #0]
 8006caa:	2b00      	cmp	r3, #0
 8006cac:	d1ec      	bne.n	8006c88 <MUART_TxString+0x1c>
        }
        Loc_uint8FuncStatus = E_OK;
 8006cae:	2300      	movs	r3, #0
 8006cb0:	73fb      	strb	r3, [r7, #15]
 8006cb2:	e001      	b.n	8006cb8 <MUART_TxString+0x4c>
    }
    else
    {
        Loc_uint8FuncStatus = E_NOT_OK;
 8006cb4:	2301      	movs	r3, #1
 8006cb6:	73fb      	strb	r3, [r7, #15]
    }
    return Loc_uint8FuncStatus;
 8006cb8:	7bfb      	ldrb	r3, [r7, #15]
}
 8006cba:	4618      	mov	r0, r3
 8006cbc:	3710      	adds	r7, #16
 8006cbe:	46bd      	mov	sp, r7
 8006cc0:	bd80      	pop	{r7, pc}
	...

08006cc4 <MUART_SetRxCompleteCallback>:
 * @return Std_ReturnType
 * @retval E_OK:        Callback Function successfully set
 * @retval E_NOT_OK:    Callback function not set  
 */
Std_ReturnType MUART_SetRxCompleteCallback(MUART_Select_t Copy_UARTChoice, ptr_to_Callback P_RxCompleteCallbackFunc)
{
 8006cc4:	b480      	push	{r7}
 8006cc6:	b085      	sub	sp, #20
 8006cc8:	af00      	add	r7, sp, #0
 8006cca:	4603      	mov	r3, r0
 8006ccc:	6039      	str	r1, [r7, #0]
 8006cce:	71fb      	strb	r3, [r7, #7]
    Std_ReturnType Loc_uint8FuncStatus = E_NOT_OK;
 8006cd0:	2301      	movs	r3, #1
 8006cd2:	73fb      	strb	r3, [r7, #15]
    if(P_RxCompleteCallbackFunc != NULL_PTR)
 8006cd4:	683b      	ldr	r3, [r7, #0]
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	d007      	beq.n	8006cea <MUART_SetRxCompleteCallback+0x26>
    {
        Loc_uint8FuncStatus = E_OK;
 8006cda:	2300      	movs	r3, #0
 8006cdc:	73fb      	strb	r3, [r7, #15]
        Glbl_PRxCompleteFunc[Copy_UARTChoice] = P_RxCompleteCallbackFunc;
 8006cde:	79fb      	ldrb	r3, [r7, #7]
 8006ce0:	4906      	ldr	r1, [pc, #24]	@ (8006cfc <MUART_SetRxCompleteCallback+0x38>)
 8006ce2:	683a      	ldr	r2, [r7, #0]
 8006ce4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8006ce8:	e001      	b.n	8006cee <MUART_SetRxCompleteCallback+0x2a>
    }
    else
    {
        Loc_uint8FuncStatus = E_NOT_OK;
 8006cea:	2301      	movs	r3, #1
 8006cec:	73fb      	strb	r3, [r7, #15]
    }
    return Loc_uint8FuncStatus;
 8006cee:	7bfb      	ldrb	r3, [r7, #15]
}
 8006cf0:	4618      	mov	r0, r3
 8006cf2:	3714      	adds	r7, #20
 8006cf4:	46bd      	mov	sp, r7
 8006cf6:	bc80      	pop	{r7}
 8006cf8:	4770      	bx	lr
 8006cfa:	bf00      	nop
 8006cfc:	2000086c 	.word	0x2000086c

08006d00 <MUART_SendIntegerValue>:

Std_ReturnType MUART_SendIntegerValue(MUART_Select_t Copy_UARTChoice, uint32 Copy_uint32Value)
{
 8006d00:	b580      	push	{r7, lr}
 8006d02:	b08a      	sub	sp, #40	@ 0x28
 8006d04:	af00      	add	r7, sp, #0
 8006d06:	4603      	mov	r3, r0
 8006d08:	6039      	str	r1, [r7, #0]
 8006d0a:	71fb      	strb	r3, [r7, #7]
    Std_ReturnType Loc_uint8FuncStatus = E_NOT_OK;
 8006d0c:	2301      	movs	r3, #1
 8006d0e:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21

    if(Copy_uint32Value == 0)
 8006d12:	683b      	ldr	r3, [r7, #0]
 8006d14:	2b00      	cmp	r3, #0
 8006d16:	d109      	bne.n	8006d2c <MUART_SendIntegerValue+0x2c>
    {
        MUART_TxChar(Copy_UARTChoice, (Copy_uint32Value + 48));
 8006d18:	683b      	ldr	r3, [r7, #0]
 8006d1a:	b29b      	uxth	r3, r3
 8006d1c:	3330      	adds	r3, #48	@ 0x30
 8006d1e:	b29a      	uxth	r2, r3
 8006d20:	79fb      	ldrb	r3, [r7, #7]
 8006d22:	4611      	mov	r1, r2
 8006d24:	4618      	mov	r0, r3
 8006d26:	f7ff ff37 	bl	8006b98 <MUART_TxChar>
 8006d2a:	e051      	b.n	8006dd0 <MUART_SendIntegerValue+0xd0>
    }
    else
    {
        uint32 Loc_uint8TempValue = Copy_uint32Value;
 8006d2c:	683b      	ldr	r3, [r7, #0]
 8006d2e:	627b      	str	r3, [r7, #36]	@ 0x24
        uint8 Loc_uint8CharArray[20] = {0},Loc_uint8Count = 0, Loc_uint8Index = 0;
 8006d30:	2300      	movs	r3, #0
 8006d32:	60fb      	str	r3, [r7, #12]
 8006d34:	f107 0310 	add.w	r3, r7, #16
 8006d38:	2200      	movs	r2, #0
 8006d3a:	601a      	str	r2, [r3, #0]
 8006d3c:	605a      	str	r2, [r3, #4]
 8006d3e:	609a      	str	r2, [r3, #8]
 8006d40:	60da      	str	r2, [r3, #12]
 8006d42:	2300      	movs	r3, #0
 8006d44:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006d48:	2300      	movs	r3, #0
 8006d4a:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        while(Loc_uint8TempValue != 0)
 8006d4e:	e01d      	b.n	8006d8c <MUART_SendIntegerValue+0x8c>
        {
            Loc_uint8CharArray[Loc_uint8Count] = ((Loc_uint8TempValue % 10) + 48);
 8006d50:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006d52:	4b24      	ldr	r3, [pc, #144]	@ (8006de4 <MUART_SendIntegerValue+0xe4>)
 8006d54:	fba3 2301 	umull	r2, r3, r3, r1
 8006d58:	08da      	lsrs	r2, r3, #3
 8006d5a:	4613      	mov	r3, r2
 8006d5c:	009b      	lsls	r3, r3, #2
 8006d5e:	4413      	add	r3, r2
 8006d60:	005b      	lsls	r3, r3, #1
 8006d62:	1aca      	subs	r2, r1, r3
 8006d64:	b2d2      	uxtb	r2, r2
 8006d66:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8006d6a:	3230      	adds	r2, #48	@ 0x30
 8006d6c:	b2d2      	uxtb	r2, r2
 8006d6e:	3328      	adds	r3, #40	@ 0x28
 8006d70:	443b      	add	r3, r7
 8006d72:	f803 2c1c 	strb.w	r2, [r3, #-28]
            Loc_uint8TempValue /= 10;
 8006d76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d78:	4a1a      	ldr	r2, [pc, #104]	@ (8006de4 <MUART_SendIntegerValue+0xe4>)
 8006d7a:	fba2 2303 	umull	r2, r3, r2, r3
 8006d7e:	08db      	lsrs	r3, r3, #3
 8006d80:	627b      	str	r3, [r7, #36]	@ 0x24
            Loc_uint8Count++;
 8006d82:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8006d86:	3301      	adds	r3, #1
 8006d88:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        while(Loc_uint8TempValue != 0)
 8006d8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d8e:	2b00      	cmp	r3, #0
 8006d90:	d1de      	bne.n	8006d50 <MUART_SendIntegerValue+0x50>
        }
        
        for(Loc_uint8Index = 0; Loc_uint8Index < Loc_uint8Count; Loc_uint8Index++)
 8006d92:	2300      	movs	r3, #0
 8006d94:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8006d98:	e014      	b.n	8006dc4 <MUART_SendIntegerValue+0xc4>
        {
            MUART_TxChar(Copy_UARTChoice, Loc_uint8CharArray[Loc_uint8Count - Loc_uint8Index - 1]);
 8006d9a:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8006d9e:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8006da2:	1ad3      	subs	r3, r2, r3
 8006da4:	3b01      	subs	r3, #1
 8006da6:	3328      	adds	r3, #40	@ 0x28
 8006da8:	443b      	add	r3, r7
 8006daa:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 8006dae:	461a      	mov	r2, r3
 8006db0:	79fb      	ldrb	r3, [r7, #7]
 8006db2:	4611      	mov	r1, r2
 8006db4:	4618      	mov	r0, r3
 8006db6:	f7ff feef 	bl	8006b98 <MUART_TxChar>
        for(Loc_uint8Index = 0; Loc_uint8Index < Loc_uint8Count; Loc_uint8Index++)
 8006dba:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8006dbe:	3301      	adds	r3, #1
 8006dc0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8006dc4:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8006dc8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8006dcc:	429a      	cmp	r2, r3
 8006dce:	d3e4      	bcc.n	8006d9a <MUART_SendIntegerValue+0x9a>
        }
    }

    Loc_uint8FuncStatus = E_OK;
 8006dd0:	2300      	movs	r3, #0
 8006dd2:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
    return Loc_uint8FuncStatus;
 8006dd6:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
}
 8006dda:	4618      	mov	r0, r3
 8006ddc:	3728      	adds	r7, #40	@ 0x28
 8006dde:	46bd      	mov	sp, r7
 8006de0:	bd80      	pop	{r7, pc}
 8006de2:	bf00      	nop
 8006de4:	cccccccd 	.word	0xcccccccd

08006de8 <USART1_IRQHandler>:


void USART1_IRQHandler(void)
{
 8006de8:	b580      	push	{r7, lr}
 8006dea:	af00      	add	r7, sp, #0
    if(Glbl_PRxCompleteFunc[0] != NULL_PTR)
 8006dec:	4b0c      	ldr	r3, [pc, #48]	@ (8006e20 <USART1_IRQHandler+0x38>)
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	d002      	beq.n	8006dfa <USART1_IRQHandler+0x12>
    {
        (Glbl_PRxCompleteFunc[0])();
 8006df4:	4b0a      	ldr	r3, [pc, #40]	@ (8006e20 <USART1_IRQHandler+0x38>)
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	4798      	blx	r3
    }
    else
    {
        /*Do nothing*/
    }
    CLR_BIT(((UART[0]) -> SR) , MUART_SR_TC_BIT);
 8006dfa:	4b0a      	ldr	r3, [pc, #40]	@ (8006e24 <USART1_IRQHandler+0x3c>)
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	681a      	ldr	r2, [r3, #0]
 8006e00:	4b08      	ldr	r3, [pc, #32]	@ (8006e24 <USART1_IRQHandler+0x3c>)
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006e08:	601a      	str	r2, [r3, #0]
    CLR_BIT(((UART[0]) -> SR) , MUART_SR_RXNE_BIT);
 8006e0a:	4b06      	ldr	r3, [pc, #24]	@ (8006e24 <USART1_IRQHandler+0x3c>)
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	681a      	ldr	r2, [r3, #0]
 8006e10:	4b04      	ldr	r3, [pc, #16]	@ (8006e24 <USART1_IRQHandler+0x3c>)
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	f022 0220 	bic.w	r2, r2, #32
 8006e18:	601a      	str	r2, [r3, #0]
}
 8006e1a:	bf00      	nop
 8006e1c:	bd80      	pop	{r7, pc}
 8006e1e:	bf00      	nop
 8006e20:	2000086c 	.word	0x2000086c
 8006e24:	200003cc 	.word	0x200003cc

08006e28 <USART2_IRQHandler>:
void USART2_IRQHandler(void)
{
 8006e28:	b580      	push	{r7, lr}
 8006e2a:	af00      	add	r7, sp, #0
	if(Glbl_PRxCompleteFunc[1] != NULL_PTR)
 8006e2c:	4b0c      	ldr	r3, [pc, #48]	@ (8006e60 <USART2_IRQHandler+0x38>)
 8006e2e:	685b      	ldr	r3, [r3, #4]
 8006e30:	2b00      	cmp	r3, #0
 8006e32:	d002      	beq.n	8006e3a <USART2_IRQHandler+0x12>
    {
        (Glbl_PRxCompleteFunc[1])();
 8006e34:	4b0a      	ldr	r3, [pc, #40]	@ (8006e60 <USART2_IRQHandler+0x38>)
 8006e36:	685b      	ldr	r3, [r3, #4]
 8006e38:	4798      	blx	r3
    }
    else
    {
        /*Do nothing*/
    }
    CLR_BIT(((UART[1]) -> SR) , MUART_SR_TC_BIT);
 8006e3a:	4b0a      	ldr	r3, [pc, #40]	@ (8006e64 <USART2_IRQHandler+0x3c>)
 8006e3c:	685b      	ldr	r3, [r3, #4]
 8006e3e:	681a      	ldr	r2, [r3, #0]
 8006e40:	4b08      	ldr	r3, [pc, #32]	@ (8006e64 <USART2_IRQHandler+0x3c>)
 8006e42:	685b      	ldr	r3, [r3, #4]
 8006e44:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006e48:	601a      	str	r2, [r3, #0]
    CLR_BIT(((UART[1]) -> SR) , MUART_SR_RXNE_BIT);
 8006e4a:	4b06      	ldr	r3, [pc, #24]	@ (8006e64 <USART2_IRQHandler+0x3c>)
 8006e4c:	685b      	ldr	r3, [r3, #4]
 8006e4e:	681a      	ldr	r2, [r3, #0]
 8006e50:	4b04      	ldr	r3, [pc, #16]	@ (8006e64 <USART2_IRQHandler+0x3c>)
 8006e52:	685b      	ldr	r3, [r3, #4]
 8006e54:	f022 0220 	bic.w	r2, r2, #32
 8006e58:	601a      	str	r2, [r3, #0]

}
 8006e5a:	bf00      	nop
 8006e5c:	bd80      	pop	{r7, pc}
 8006e5e:	bf00      	nop
 8006e60:	2000086c 	.word	0x2000086c
 8006e64:	200003cc 	.word	0x200003cc

08006e68 <USART3_IRQHandler>:
void USART3_IRQHandler(void)
{
 8006e68:	b580      	push	{r7, lr}
 8006e6a:	af00      	add	r7, sp, #0
    if(Glbl_PRxCompleteFunc[2] != NULL_PTR)
 8006e6c:	4b0c      	ldr	r3, [pc, #48]	@ (8006ea0 <USART3_IRQHandler+0x38>)
 8006e6e:	689b      	ldr	r3, [r3, #8]
 8006e70:	2b00      	cmp	r3, #0
 8006e72:	d002      	beq.n	8006e7a <USART3_IRQHandler+0x12>
    {
        (Glbl_PRxCompleteFunc[2])();
 8006e74:	4b0a      	ldr	r3, [pc, #40]	@ (8006ea0 <USART3_IRQHandler+0x38>)
 8006e76:	689b      	ldr	r3, [r3, #8]
 8006e78:	4798      	blx	r3
    }
    else
    {
        /*Do nothing*/
    }
    CLR_BIT(((UART[2]) -> SR) , MUART_SR_TC_BIT);
 8006e7a:	4b0a      	ldr	r3, [pc, #40]	@ (8006ea4 <USART3_IRQHandler+0x3c>)
 8006e7c:	689b      	ldr	r3, [r3, #8]
 8006e7e:	681a      	ldr	r2, [r3, #0]
 8006e80:	4b08      	ldr	r3, [pc, #32]	@ (8006ea4 <USART3_IRQHandler+0x3c>)
 8006e82:	689b      	ldr	r3, [r3, #8]
 8006e84:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006e88:	601a      	str	r2, [r3, #0]
    CLR_BIT(((UART[2]) -> SR) , MUART_SR_RXNE_BIT);
 8006e8a:	4b06      	ldr	r3, [pc, #24]	@ (8006ea4 <USART3_IRQHandler+0x3c>)
 8006e8c:	689b      	ldr	r3, [r3, #8]
 8006e8e:	681a      	ldr	r2, [r3, #0]
 8006e90:	4b04      	ldr	r3, [pc, #16]	@ (8006ea4 <USART3_IRQHandler+0x3c>)
 8006e92:	689b      	ldr	r3, [r3, #8]
 8006e94:	f022 0220 	bic.w	r2, r2, #32
 8006e98:	601a      	str	r2, [r3, #0]
 8006e9a:	bf00      	nop
 8006e9c:	bd80      	pop	{r7, pc}
 8006e9e:	bf00      	nop
 8006ea0:	2000086c 	.word	0x2000086c
 8006ea4:	200003cc 	.word	0x200003cc

08006ea8 <main>:
#include "APP/Signal_Conditioning/signal_conditioning.h"
#include "APP/SpectroStatus/SpectroStatus_Interface.h"


int main(void)
{
 8006ea8:	b580      	push	{r7, lr}
 8006eaa:	af00      	add	r7, sp, #0

	//HMOTOR_GoHome(HMOTOR_WL_SELECT);
	//HMOTOR_GoHome(HMOTOR_LAMP_SELECT);


	SPECTRO_InitSystem();
 8006eac:	f7fb fc7e 	bl	80027ac <SPECTRO_InitSystem>
	//			max_index = Loc_uint32Index;
	//		}
	//	}

	//HMOTOR_Step(HMOTOR_WL_SELECT, 500, HMOTORS_CCLKWISE_DIRECTION, 10);
	while(1)
 8006eb0:	bf00      	nop
 8006eb2:	e7fd      	b.n	8006eb0 <main+0x8>

08006eb4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8006eb4:	b480      	push	{r7}
 8006eb6:	af00      	add	r7, sp, #0
  return 1;
 8006eb8:	2301      	movs	r3, #1
}
 8006eba:	4618      	mov	r0, r3
 8006ebc:	46bd      	mov	sp, r7
 8006ebe:	bc80      	pop	{r7}
 8006ec0:	4770      	bx	lr

08006ec2 <_kill>:

int _kill(int pid, int sig)
{
 8006ec2:	b580      	push	{r7, lr}
 8006ec4:	b082      	sub	sp, #8
 8006ec6:	af00      	add	r7, sp, #0
 8006ec8:	6078      	str	r0, [r7, #4]
 8006eca:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8006ecc:	f001 ffac 	bl	8008e28 <__errno>
 8006ed0:	4603      	mov	r3, r0
 8006ed2:	2216      	movs	r2, #22
 8006ed4:	601a      	str	r2, [r3, #0]
  return -1;
 8006ed6:	f04f 33ff 	mov.w	r3, #4294967295
}
 8006eda:	4618      	mov	r0, r3
 8006edc:	3708      	adds	r7, #8
 8006ede:	46bd      	mov	sp, r7
 8006ee0:	bd80      	pop	{r7, pc}

08006ee2 <_exit>:

void _exit (int status)
{
 8006ee2:	b580      	push	{r7, lr}
 8006ee4:	b082      	sub	sp, #8
 8006ee6:	af00      	add	r7, sp, #0
 8006ee8:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8006eea:	f04f 31ff 	mov.w	r1, #4294967295
 8006eee:	6878      	ldr	r0, [r7, #4]
 8006ef0:	f7ff ffe7 	bl	8006ec2 <_kill>
  while (1) {}    /* Make sure we hang here */
 8006ef4:	bf00      	nop
 8006ef6:	e7fd      	b.n	8006ef4 <_exit+0x12>

08006ef8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8006ef8:	b580      	push	{r7, lr}
 8006efa:	b086      	sub	sp, #24
 8006efc:	af00      	add	r7, sp, #0
 8006efe:	60f8      	str	r0, [r7, #12]
 8006f00:	60b9      	str	r1, [r7, #8]
 8006f02:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006f04:	2300      	movs	r3, #0
 8006f06:	617b      	str	r3, [r7, #20]
 8006f08:	e00a      	b.n	8006f20 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8006f0a:	f3af 8000 	nop.w
 8006f0e:	4601      	mov	r1, r0
 8006f10:	68bb      	ldr	r3, [r7, #8]
 8006f12:	1c5a      	adds	r2, r3, #1
 8006f14:	60ba      	str	r2, [r7, #8]
 8006f16:	b2ca      	uxtb	r2, r1
 8006f18:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006f1a:	697b      	ldr	r3, [r7, #20]
 8006f1c:	3301      	adds	r3, #1
 8006f1e:	617b      	str	r3, [r7, #20]
 8006f20:	697a      	ldr	r2, [r7, #20]
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	429a      	cmp	r2, r3
 8006f26:	dbf0      	blt.n	8006f0a <_read+0x12>
  }

  return len;
 8006f28:	687b      	ldr	r3, [r7, #4]
}
 8006f2a:	4618      	mov	r0, r3
 8006f2c:	3718      	adds	r7, #24
 8006f2e:	46bd      	mov	sp, r7
 8006f30:	bd80      	pop	{r7, pc}

08006f32 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8006f32:	b580      	push	{r7, lr}
 8006f34:	b086      	sub	sp, #24
 8006f36:	af00      	add	r7, sp, #0
 8006f38:	60f8      	str	r0, [r7, #12]
 8006f3a:	60b9      	str	r1, [r7, #8]
 8006f3c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006f3e:	2300      	movs	r3, #0
 8006f40:	617b      	str	r3, [r7, #20]
 8006f42:	e009      	b.n	8006f58 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8006f44:	68bb      	ldr	r3, [r7, #8]
 8006f46:	1c5a      	adds	r2, r3, #1
 8006f48:	60ba      	str	r2, [r7, #8]
 8006f4a:	781b      	ldrb	r3, [r3, #0]
 8006f4c:	4618      	mov	r0, r3
 8006f4e:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006f52:	697b      	ldr	r3, [r7, #20]
 8006f54:	3301      	adds	r3, #1
 8006f56:	617b      	str	r3, [r7, #20]
 8006f58:	697a      	ldr	r2, [r7, #20]
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	429a      	cmp	r2, r3
 8006f5e:	dbf1      	blt.n	8006f44 <_write+0x12>
  }
  return len;
 8006f60:	687b      	ldr	r3, [r7, #4]
}
 8006f62:	4618      	mov	r0, r3
 8006f64:	3718      	adds	r7, #24
 8006f66:	46bd      	mov	sp, r7
 8006f68:	bd80      	pop	{r7, pc}

08006f6a <_close>:

int _close(int file)
{
 8006f6a:	b480      	push	{r7}
 8006f6c:	b083      	sub	sp, #12
 8006f6e:	af00      	add	r7, sp, #0
 8006f70:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8006f72:	f04f 33ff 	mov.w	r3, #4294967295
}
 8006f76:	4618      	mov	r0, r3
 8006f78:	370c      	adds	r7, #12
 8006f7a:	46bd      	mov	sp, r7
 8006f7c:	bc80      	pop	{r7}
 8006f7e:	4770      	bx	lr

08006f80 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8006f80:	b480      	push	{r7}
 8006f82:	b083      	sub	sp, #12
 8006f84:	af00      	add	r7, sp, #0
 8006f86:	6078      	str	r0, [r7, #4]
 8006f88:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8006f8a:	683b      	ldr	r3, [r7, #0]
 8006f8c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8006f90:	605a      	str	r2, [r3, #4]
  return 0;
 8006f92:	2300      	movs	r3, #0
}
 8006f94:	4618      	mov	r0, r3
 8006f96:	370c      	adds	r7, #12
 8006f98:	46bd      	mov	sp, r7
 8006f9a:	bc80      	pop	{r7}
 8006f9c:	4770      	bx	lr

08006f9e <_isatty>:

int _isatty(int file)
{
 8006f9e:	b480      	push	{r7}
 8006fa0:	b083      	sub	sp, #12
 8006fa2:	af00      	add	r7, sp, #0
 8006fa4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8006fa6:	2301      	movs	r3, #1
}
 8006fa8:	4618      	mov	r0, r3
 8006faa:	370c      	adds	r7, #12
 8006fac:	46bd      	mov	sp, r7
 8006fae:	bc80      	pop	{r7}
 8006fb0:	4770      	bx	lr

08006fb2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8006fb2:	b480      	push	{r7}
 8006fb4:	b085      	sub	sp, #20
 8006fb6:	af00      	add	r7, sp, #0
 8006fb8:	60f8      	str	r0, [r7, #12]
 8006fba:	60b9      	str	r1, [r7, #8]
 8006fbc:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8006fbe:	2300      	movs	r3, #0
}
 8006fc0:	4618      	mov	r0, r3
 8006fc2:	3714      	adds	r7, #20
 8006fc4:	46bd      	mov	sp, r7
 8006fc6:	bc80      	pop	{r7}
 8006fc8:	4770      	bx	lr
	...

08006fcc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8006fcc:	b580      	push	{r7, lr}
 8006fce:	b086      	sub	sp, #24
 8006fd0:	af00      	add	r7, sp, #0
 8006fd2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8006fd4:	4a14      	ldr	r2, [pc, #80]	@ (8007028 <_sbrk+0x5c>)
 8006fd6:	4b15      	ldr	r3, [pc, #84]	@ (800702c <_sbrk+0x60>)
 8006fd8:	1ad3      	subs	r3, r2, r3
 8006fda:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8006fdc:	697b      	ldr	r3, [r7, #20]
 8006fde:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8006fe0:	4b13      	ldr	r3, [pc, #76]	@ (8007030 <_sbrk+0x64>)
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	2b00      	cmp	r3, #0
 8006fe6:	d102      	bne.n	8006fee <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8006fe8:	4b11      	ldr	r3, [pc, #68]	@ (8007030 <_sbrk+0x64>)
 8006fea:	4a12      	ldr	r2, [pc, #72]	@ (8007034 <_sbrk+0x68>)
 8006fec:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8006fee:	4b10      	ldr	r3, [pc, #64]	@ (8007030 <_sbrk+0x64>)
 8006ff0:	681a      	ldr	r2, [r3, #0]
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	4413      	add	r3, r2
 8006ff6:	693a      	ldr	r2, [r7, #16]
 8006ff8:	429a      	cmp	r2, r3
 8006ffa:	d207      	bcs.n	800700c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8006ffc:	f001 ff14 	bl	8008e28 <__errno>
 8007000:	4603      	mov	r3, r0
 8007002:	220c      	movs	r2, #12
 8007004:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8007006:	f04f 33ff 	mov.w	r3, #4294967295
 800700a:	e009      	b.n	8007020 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800700c:	4b08      	ldr	r3, [pc, #32]	@ (8007030 <_sbrk+0x64>)
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8007012:	4b07      	ldr	r3, [pc, #28]	@ (8007030 <_sbrk+0x64>)
 8007014:	681a      	ldr	r2, [r3, #0]
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	4413      	add	r3, r2
 800701a:	4a05      	ldr	r2, [pc, #20]	@ (8007030 <_sbrk+0x64>)
 800701c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800701e:	68fb      	ldr	r3, [r7, #12]
}
 8007020:	4618      	mov	r0, r3
 8007022:	3718      	adds	r7, #24
 8007024:	46bd      	mov	sp, r7
 8007026:	bd80      	pop	{r7, pc}
 8007028:	20005000 	.word	0x20005000
 800702c:	00000400 	.word	0x00000400
 8007030:	2000087c 	.word	0x2000087c
 8007034:	200009f0 	.word	0x200009f0

08007038 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8007038:	480d      	ldr	r0, [pc, #52]	@ (8007070 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800703a:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 800703c:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8007040:	480c      	ldr	r0, [pc, #48]	@ (8007074 <LoopForever+0x6>)
  ldr r1, =_edata
 8007042:	490d      	ldr	r1, [pc, #52]	@ (8007078 <LoopForever+0xa>)
  ldr r2, =_sidata
 8007044:	4a0d      	ldr	r2, [pc, #52]	@ (800707c <LoopForever+0xe>)
  movs r3, #0
 8007046:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8007048:	e002      	b.n	8007050 <LoopCopyDataInit>

0800704a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800704a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800704c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800704e:	3304      	adds	r3, #4

08007050 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8007050:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8007052:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8007054:	d3f9      	bcc.n	800704a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8007056:	4a0a      	ldr	r2, [pc, #40]	@ (8007080 <LoopForever+0x12>)
  ldr r4, =_ebss
 8007058:	4c0a      	ldr	r4, [pc, #40]	@ (8007084 <LoopForever+0x16>)
  movs r3, #0
 800705a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800705c:	e001      	b.n	8007062 <LoopFillZerobss>

0800705e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800705e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8007060:	3204      	adds	r2, #4

08007062 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8007062:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8007064:	d3fb      	bcc.n	800705e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8007066:	f001 fee5 	bl	8008e34 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800706a:	f7ff ff1d 	bl	8006ea8 <main>

0800706e <LoopForever>:

LoopForever:
  b LoopForever
 800706e:	e7fe      	b.n	800706e <LoopForever>
  ldr   r0, =_estack
 8007070:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 8007074:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8007078:	20000618 	.word	0x20000618
  ldr r2, =_sidata
 800707c:	0800cc00 	.word	0x0800cc00
  ldr r2, =_sbss
 8007080:	20000618 	.word	0x20000618
  ldr r4, =_ebss
 8007084:	200009f0 	.word	0x200009f0

08007088 <ADC3_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8007088:	e7fe      	b.n	8007088 <ADC3_IRQHandler>

0800708a <atof>:
 800708a:	2100      	movs	r1, #0
 800708c:	f000 be00 	b.w	8007c90 <strtod>

08007090 <atoi>:
 8007090:	220a      	movs	r2, #10
 8007092:	2100      	movs	r1, #0
 8007094:	f000 be84 	b.w	8007da0 <strtol>

08007098 <sulp>:
 8007098:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800709c:	460f      	mov	r7, r1
 800709e:	4690      	mov	r8, r2
 80070a0:	f002 ff3c 	bl	8009f1c <__ulp>
 80070a4:	4604      	mov	r4, r0
 80070a6:	460d      	mov	r5, r1
 80070a8:	f1b8 0f00 	cmp.w	r8, #0
 80070ac:	d011      	beq.n	80070d2 <sulp+0x3a>
 80070ae:	f3c7 530a 	ubfx	r3, r7, #20, #11
 80070b2:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80070b6:	2b00      	cmp	r3, #0
 80070b8:	dd0b      	ble.n	80070d2 <sulp+0x3a>
 80070ba:	2400      	movs	r4, #0
 80070bc:	051b      	lsls	r3, r3, #20
 80070be:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 80070c2:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 80070c6:	4622      	mov	r2, r4
 80070c8:	462b      	mov	r3, r5
 80070ca:	f7f9 fa1f 	bl	800050c <__aeabi_dmul>
 80070ce:	4604      	mov	r4, r0
 80070d0:	460d      	mov	r5, r1
 80070d2:	4620      	mov	r0, r4
 80070d4:	4629      	mov	r1, r5
 80070d6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80070da:	0000      	movs	r0, r0
 80070dc:	0000      	movs	r0, r0
	...

080070e0 <_strtod_l>:
 80070e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80070e4:	b09f      	sub	sp, #124	@ 0x7c
 80070e6:	9217      	str	r2, [sp, #92]	@ 0x5c
 80070e8:	2200      	movs	r2, #0
 80070ea:	460c      	mov	r4, r1
 80070ec:	921a      	str	r2, [sp, #104]	@ 0x68
 80070ee:	f04f 0a00 	mov.w	sl, #0
 80070f2:	f04f 0b00 	mov.w	fp, #0
 80070f6:	460a      	mov	r2, r1
 80070f8:	9005      	str	r0, [sp, #20]
 80070fa:	9219      	str	r2, [sp, #100]	@ 0x64
 80070fc:	7811      	ldrb	r1, [r2, #0]
 80070fe:	292b      	cmp	r1, #43	@ 0x2b
 8007100:	d048      	beq.n	8007194 <_strtod_l+0xb4>
 8007102:	d836      	bhi.n	8007172 <_strtod_l+0x92>
 8007104:	290d      	cmp	r1, #13
 8007106:	d830      	bhi.n	800716a <_strtod_l+0x8a>
 8007108:	2908      	cmp	r1, #8
 800710a:	d830      	bhi.n	800716e <_strtod_l+0x8e>
 800710c:	2900      	cmp	r1, #0
 800710e:	d039      	beq.n	8007184 <_strtod_l+0xa4>
 8007110:	2200      	movs	r2, #0
 8007112:	920b      	str	r2, [sp, #44]	@ 0x2c
 8007114:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8007116:	782a      	ldrb	r2, [r5, #0]
 8007118:	2a30      	cmp	r2, #48	@ 0x30
 800711a:	f040 80b1 	bne.w	8007280 <_strtod_l+0x1a0>
 800711e:	786a      	ldrb	r2, [r5, #1]
 8007120:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8007124:	2a58      	cmp	r2, #88	@ 0x58
 8007126:	d16c      	bne.n	8007202 <_strtod_l+0x122>
 8007128:	9302      	str	r3, [sp, #8]
 800712a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800712c:	4a8e      	ldr	r2, [pc, #568]	@ (8007368 <_strtod_l+0x288>)
 800712e:	9301      	str	r3, [sp, #4]
 8007130:	ab1a      	add	r3, sp, #104	@ 0x68
 8007132:	9300      	str	r3, [sp, #0]
 8007134:	9805      	ldr	r0, [sp, #20]
 8007136:	ab1b      	add	r3, sp, #108	@ 0x6c
 8007138:	a919      	add	r1, sp, #100	@ 0x64
 800713a:	f001 ff97 	bl	800906c <__gethex>
 800713e:	f010 060f 	ands.w	r6, r0, #15
 8007142:	4604      	mov	r4, r0
 8007144:	d005      	beq.n	8007152 <_strtod_l+0x72>
 8007146:	2e06      	cmp	r6, #6
 8007148:	d126      	bne.n	8007198 <_strtod_l+0xb8>
 800714a:	2300      	movs	r3, #0
 800714c:	3501      	adds	r5, #1
 800714e:	9519      	str	r5, [sp, #100]	@ 0x64
 8007150:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007152:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8007154:	2b00      	cmp	r3, #0
 8007156:	f040 8584 	bne.w	8007c62 <_strtod_l+0xb82>
 800715a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800715c:	b1bb      	cbz	r3, 800718e <_strtod_l+0xae>
 800715e:	4650      	mov	r0, sl
 8007160:	f10b 4100 	add.w	r1, fp, #2147483648	@ 0x80000000
 8007164:	b01f      	add	sp, #124	@ 0x7c
 8007166:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800716a:	2920      	cmp	r1, #32
 800716c:	d1d0      	bne.n	8007110 <_strtod_l+0x30>
 800716e:	3201      	adds	r2, #1
 8007170:	e7c3      	b.n	80070fa <_strtod_l+0x1a>
 8007172:	292d      	cmp	r1, #45	@ 0x2d
 8007174:	d1cc      	bne.n	8007110 <_strtod_l+0x30>
 8007176:	2101      	movs	r1, #1
 8007178:	910b      	str	r1, [sp, #44]	@ 0x2c
 800717a:	1c51      	adds	r1, r2, #1
 800717c:	9119      	str	r1, [sp, #100]	@ 0x64
 800717e:	7852      	ldrb	r2, [r2, #1]
 8007180:	2a00      	cmp	r2, #0
 8007182:	d1c7      	bne.n	8007114 <_strtod_l+0x34>
 8007184:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8007186:	9419      	str	r4, [sp, #100]	@ 0x64
 8007188:	2b00      	cmp	r3, #0
 800718a:	f040 8568 	bne.w	8007c5e <_strtod_l+0xb7e>
 800718e:	4650      	mov	r0, sl
 8007190:	4659      	mov	r1, fp
 8007192:	e7e7      	b.n	8007164 <_strtod_l+0x84>
 8007194:	2100      	movs	r1, #0
 8007196:	e7ef      	b.n	8007178 <_strtod_l+0x98>
 8007198:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800719a:	b13a      	cbz	r2, 80071ac <_strtod_l+0xcc>
 800719c:	2135      	movs	r1, #53	@ 0x35
 800719e:	a81c      	add	r0, sp, #112	@ 0x70
 80071a0:	f002 ffac 	bl	800a0fc <__copybits>
 80071a4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80071a6:	9805      	ldr	r0, [sp, #20]
 80071a8:	f002 fb86 	bl	80098b8 <_Bfree>
 80071ac:	3e01      	subs	r6, #1
 80071ae:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 80071b0:	2e04      	cmp	r6, #4
 80071b2:	d806      	bhi.n	80071c2 <_strtod_l+0xe2>
 80071b4:	e8df f006 	tbb	[pc, r6]
 80071b8:	201d0314 	.word	0x201d0314
 80071bc:	14          	.byte	0x14
 80071bd:	00          	.byte	0x00
 80071be:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 80071c2:	05e1      	lsls	r1, r4, #23
 80071c4:	bf48      	it	mi
 80071c6:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 80071ca:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80071ce:	0d1b      	lsrs	r3, r3, #20
 80071d0:	051b      	lsls	r3, r3, #20
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	d1bd      	bne.n	8007152 <_strtod_l+0x72>
 80071d6:	f001 fe27 	bl	8008e28 <__errno>
 80071da:	2322      	movs	r3, #34	@ 0x22
 80071dc:	6003      	str	r3, [r0, #0]
 80071de:	e7b8      	b.n	8007152 <_strtod_l+0x72>
 80071e0:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 80071e4:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 80071e8:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80071ec:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80071f0:	e7e7      	b.n	80071c2 <_strtod_l+0xe2>
 80071f2:	f8df b178 	ldr.w	fp, [pc, #376]	@ 800736c <_strtod_l+0x28c>
 80071f6:	e7e4      	b.n	80071c2 <_strtod_l+0xe2>
 80071f8:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 80071fc:	f04f 3aff 	mov.w	sl, #4294967295
 8007200:	e7df      	b.n	80071c2 <_strtod_l+0xe2>
 8007202:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007204:	1c5a      	adds	r2, r3, #1
 8007206:	9219      	str	r2, [sp, #100]	@ 0x64
 8007208:	785b      	ldrb	r3, [r3, #1]
 800720a:	2b30      	cmp	r3, #48	@ 0x30
 800720c:	d0f9      	beq.n	8007202 <_strtod_l+0x122>
 800720e:	2b00      	cmp	r3, #0
 8007210:	d09f      	beq.n	8007152 <_strtod_l+0x72>
 8007212:	2301      	movs	r3, #1
 8007214:	9309      	str	r3, [sp, #36]	@ 0x24
 8007216:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007218:	220a      	movs	r2, #10
 800721a:	930c      	str	r3, [sp, #48]	@ 0x30
 800721c:	2300      	movs	r3, #0
 800721e:	461f      	mov	r7, r3
 8007220:	9308      	str	r3, [sp, #32]
 8007222:	930a      	str	r3, [sp, #40]	@ 0x28
 8007224:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8007226:	7805      	ldrb	r5, [r0, #0]
 8007228:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800722c:	b2d9      	uxtb	r1, r3
 800722e:	2909      	cmp	r1, #9
 8007230:	d928      	bls.n	8007284 <_strtod_l+0x1a4>
 8007232:	2201      	movs	r2, #1
 8007234:	494e      	ldr	r1, [pc, #312]	@ (8007370 <_strtod_l+0x290>)
 8007236:	f000 fecc 	bl	8007fd2 <strncmp>
 800723a:	2800      	cmp	r0, #0
 800723c:	d032      	beq.n	80072a4 <_strtod_l+0x1c4>
 800723e:	2000      	movs	r0, #0
 8007240:	462a      	mov	r2, r5
 8007242:	4681      	mov	r9, r0
 8007244:	463d      	mov	r5, r7
 8007246:	4603      	mov	r3, r0
 8007248:	2a65      	cmp	r2, #101	@ 0x65
 800724a:	d001      	beq.n	8007250 <_strtod_l+0x170>
 800724c:	2a45      	cmp	r2, #69	@ 0x45
 800724e:	d114      	bne.n	800727a <_strtod_l+0x19a>
 8007250:	b91d      	cbnz	r5, 800725a <_strtod_l+0x17a>
 8007252:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007254:	4302      	orrs	r2, r0
 8007256:	d095      	beq.n	8007184 <_strtod_l+0xa4>
 8007258:	2500      	movs	r5, #0
 800725a:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800725c:	1c62      	adds	r2, r4, #1
 800725e:	9219      	str	r2, [sp, #100]	@ 0x64
 8007260:	7862      	ldrb	r2, [r4, #1]
 8007262:	2a2b      	cmp	r2, #43	@ 0x2b
 8007264:	d077      	beq.n	8007356 <_strtod_l+0x276>
 8007266:	2a2d      	cmp	r2, #45	@ 0x2d
 8007268:	d07b      	beq.n	8007362 <_strtod_l+0x282>
 800726a:	f04f 0c00 	mov.w	ip, #0
 800726e:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8007272:	2909      	cmp	r1, #9
 8007274:	f240 8082 	bls.w	800737c <_strtod_l+0x29c>
 8007278:	9419      	str	r4, [sp, #100]	@ 0x64
 800727a:	f04f 0800 	mov.w	r8, #0
 800727e:	e0a2      	b.n	80073c6 <_strtod_l+0x2e6>
 8007280:	2300      	movs	r3, #0
 8007282:	e7c7      	b.n	8007214 <_strtod_l+0x134>
 8007284:	2f08      	cmp	r7, #8
 8007286:	bfd5      	itete	le
 8007288:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 800728a:	9908      	ldrgt	r1, [sp, #32]
 800728c:	fb02 3301 	mlale	r3, r2, r1, r3
 8007290:	fb02 3301 	mlagt	r3, r2, r1, r3
 8007294:	f100 0001 	add.w	r0, r0, #1
 8007298:	bfd4      	ite	le
 800729a:	930a      	strle	r3, [sp, #40]	@ 0x28
 800729c:	9308      	strgt	r3, [sp, #32]
 800729e:	3701      	adds	r7, #1
 80072a0:	9019      	str	r0, [sp, #100]	@ 0x64
 80072a2:	e7bf      	b.n	8007224 <_strtod_l+0x144>
 80072a4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80072a6:	1c5a      	adds	r2, r3, #1
 80072a8:	9219      	str	r2, [sp, #100]	@ 0x64
 80072aa:	785a      	ldrb	r2, [r3, #1]
 80072ac:	b37f      	cbz	r7, 800730e <_strtod_l+0x22e>
 80072ae:	4681      	mov	r9, r0
 80072b0:	463d      	mov	r5, r7
 80072b2:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 80072b6:	2b09      	cmp	r3, #9
 80072b8:	d912      	bls.n	80072e0 <_strtod_l+0x200>
 80072ba:	2301      	movs	r3, #1
 80072bc:	e7c4      	b.n	8007248 <_strtod_l+0x168>
 80072be:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80072c0:	3001      	adds	r0, #1
 80072c2:	1c5a      	adds	r2, r3, #1
 80072c4:	9219      	str	r2, [sp, #100]	@ 0x64
 80072c6:	785a      	ldrb	r2, [r3, #1]
 80072c8:	2a30      	cmp	r2, #48	@ 0x30
 80072ca:	d0f8      	beq.n	80072be <_strtod_l+0x1de>
 80072cc:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 80072d0:	2b08      	cmp	r3, #8
 80072d2:	f200 84cb 	bhi.w	8007c6c <_strtod_l+0xb8c>
 80072d6:	4681      	mov	r9, r0
 80072d8:	2000      	movs	r0, #0
 80072da:	4605      	mov	r5, r0
 80072dc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80072de:	930c      	str	r3, [sp, #48]	@ 0x30
 80072e0:	3a30      	subs	r2, #48	@ 0x30
 80072e2:	f100 0301 	add.w	r3, r0, #1
 80072e6:	d02a      	beq.n	800733e <_strtod_l+0x25e>
 80072e8:	4499      	add	r9, r3
 80072ea:	210a      	movs	r1, #10
 80072ec:	462b      	mov	r3, r5
 80072ee:	eb00 0c05 	add.w	ip, r0, r5
 80072f2:	4563      	cmp	r3, ip
 80072f4:	d10d      	bne.n	8007312 <_strtod_l+0x232>
 80072f6:	1c69      	adds	r1, r5, #1
 80072f8:	4401      	add	r1, r0
 80072fa:	4428      	add	r0, r5
 80072fc:	2808      	cmp	r0, #8
 80072fe:	dc16      	bgt.n	800732e <_strtod_l+0x24e>
 8007300:	230a      	movs	r3, #10
 8007302:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8007304:	fb03 2300 	mla	r3, r3, r0, r2
 8007308:	930a      	str	r3, [sp, #40]	@ 0x28
 800730a:	2300      	movs	r3, #0
 800730c:	e018      	b.n	8007340 <_strtod_l+0x260>
 800730e:	4638      	mov	r0, r7
 8007310:	e7da      	b.n	80072c8 <_strtod_l+0x1e8>
 8007312:	2b08      	cmp	r3, #8
 8007314:	f103 0301 	add.w	r3, r3, #1
 8007318:	dc03      	bgt.n	8007322 <_strtod_l+0x242>
 800731a:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800731c:	434e      	muls	r6, r1
 800731e:	960a      	str	r6, [sp, #40]	@ 0x28
 8007320:	e7e7      	b.n	80072f2 <_strtod_l+0x212>
 8007322:	2b10      	cmp	r3, #16
 8007324:	bfde      	ittt	le
 8007326:	9e08      	ldrle	r6, [sp, #32]
 8007328:	434e      	mulle	r6, r1
 800732a:	9608      	strle	r6, [sp, #32]
 800732c:	e7e1      	b.n	80072f2 <_strtod_l+0x212>
 800732e:	280f      	cmp	r0, #15
 8007330:	dceb      	bgt.n	800730a <_strtod_l+0x22a>
 8007332:	230a      	movs	r3, #10
 8007334:	9808      	ldr	r0, [sp, #32]
 8007336:	fb03 2300 	mla	r3, r3, r0, r2
 800733a:	9308      	str	r3, [sp, #32]
 800733c:	e7e5      	b.n	800730a <_strtod_l+0x22a>
 800733e:	4629      	mov	r1, r5
 8007340:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8007342:	460d      	mov	r5, r1
 8007344:	1c50      	adds	r0, r2, #1
 8007346:	9019      	str	r0, [sp, #100]	@ 0x64
 8007348:	7852      	ldrb	r2, [r2, #1]
 800734a:	4618      	mov	r0, r3
 800734c:	e7b1      	b.n	80072b2 <_strtod_l+0x1d2>
 800734e:	f04f 0900 	mov.w	r9, #0
 8007352:	2301      	movs	r3, #1
 8007354:	e77d      	b.n	8007252 <_strtod_l+0x172>
 8007356:	f04f 0c00 	mov.w	ip, #0
 800735a:	1ca2      	adds	r2, r4, #2
 800735c:	9219      	str	r2, [sp, #100]	@ 0x64
 800735e:	78a2      	ldrb	r2, [r4, #2]
 8007360:	e785      	b.n	800726e <_strtod_l+0x18e>
 8007362:	f04f 0c01 	mov.w	ip, #1
 8007366:	e7f8      	b.n	800735a <_strtod_l+0x27a>
 8007368:	0800c648 	.word	0x0800c648
 800736c:	7ff00000 	.word	0x7ff00000
 8007370:	0800c624 	.word	0x0800c624
 8007374:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8007376:	1c51      	adds	r1, r2, #1
 8007378:	9119      	str	r1, [sp, #100]	@ 0x64
 800737a:	7852      	ldrb	r2, [r2, #1]
 800737c:	2a30      	cmp	r2, #48	@ 0x30
 800737e:	d0f9      	beq.n	8007374 <_strtod_l+0x294>
 8007380:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8007384:	2908      	cmp	r1, #8
 8007386:	f63f af78 	bhi.w	800727a <_strtod_l+0x19a>
 800738a:	f04f 080a 	mov.w	r8, #10
 800738e:	3a30      	subs	r2, #48	@ 0x30
 8007390:	920e      	str	r2, [sp, #56]	@ 0x38
 8007392:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8007394:	920f      	str	r2, [sp, #60]	@ 0x3c
 8007396:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8007398:	1c56      	adds	r6, r2, #1
 800739a:	9619      	str	r6, [sp, #100]	@ 0x64
 800739c:	7852      	ldrb	r2, [r2, #1]
 800739e:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 80073a2:	f1be 0f09 	cmp.w	lr, #9
 80073a6:	d939      	bls.n	800741c <_strtod_l+0x33c>
 80073a8:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80073aa:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 80073ae:	1a76      	subs	r6, r6, r1
 80073b0:	2e08      	cmp	r6, #8
 80073b2:	dc03      	bgt.n	80073bc <_strtod_l+0x2dc>
 80073b4:	990e      	ldr	r1, [sp, #56]	@ 0x38
 80073b6:	4588      	cmp	r8, r1
 80073b8:	bfa8      	it	ge
 80073ba:	4688      	movge	r8, r1
 80073bc:	f1bc 0f00 	cmp.w	ip, #0
 80073c0:	d001      	beq.n	80073c6 <_strtod_l+0x2e6>
 80073c2:	f1c8 0800 	rsb	r8, r8, #0
 80073c6:	2d00      	cmp	r5, #0
 80073c8:	d14e      	bne.n	8007468 <_strtod_l+0x388>
 80073ca:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80073cc:	4308      	orrs	r0, r1
 80073ce:	f47f aec0 	bne.w	8007152 <_strtod_l+0x72>
 80073d2:	2b00      	cmp	r3, #0
 80073d4:	f47f aed6 	bne.w	8007184 <_strtod_l+0xa4>
 80073d8:	2a69      	cmp	r2, #105	@ 0x69
 80073da:	d028      	beq.n	800742e <_strtod_l+0x34e>
 80073dc:	dc25      	bgt.n	800742a <_strtod_l+0x34a>
 80073de:	2a49      	cmp	r2, #73	@ 0x49
 80073e0:	d025      	beq.n	800742e <_strtod_l+0x34e>
 80073e2:	2a4e      	cmp	r2, #78	@ 0x4e
 80073e4:	f47f aece 	bne.w	8007184 <_strtod_l+0xa4>
 80073e8:	499a      	ldr	r1, [pc, #616]	@ (8007654 <_strtod_l+0x574>)
 80073ea:	a819      	add	r0, sp, #100	@ 0x64
 80073ec:	f002 f860 	bl	80094b0 <__match>
 80073f0:	2800      	cmp	r0, #0
 80073f2:	f43f aec7 	beq.w	8007184 <_strtod_l+0xa4>
 80073f6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80073f8:	781b      	ldrb	r3, [r3, #0]
 80073fa:	2b28      	cmp	r3, #40	@ 0x28
 80073fc:	d12e      	bne.n	800745c <_strtod_l+0x37c>
 80073fe:	4996      	ldr	r1, [pc, #600]	@ (8007658 <_strtod_l+0x578>)
 8007400:	aa1c      	add	r2, sp, #112	@ 0x70
 8007402:	a819      	add	r0, sp, #100	@ 0x64
 8007404:	f002 f868 	bl	80094d8 <__hexnan>
 8007408:	2805      	cmp	r0, #5
 800740a:	d127      	bne.n	800745c <_strtod_l+0x37c>
 800740c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800740e:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8007412:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8007416:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800741a:	e69a      	b.n	8007152 <_strtod_l+0x72>
 800741c:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800741e:	fb08 2101 	mla	r1, r8, r1, r2
 8007422:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8007426:	920e      	str	r2, [sp, #56]	@ 0x38
 8007428:	e7b5      	b.n	8007396 <_strtod_l+0x2b6>
 800742a:	2a6e      	cmp	r2, #110	@ 0x6e
 800742c:	e7da      	b.n	80073e4 <_strtod_l+0x304>
 800742e:	498b      	ldr	r1, [pc, #556]	@ (800765c <_strtod_l+0x57c>)
 8007430:	a819      	add	r0, sp, #100	@ 0x64
 8007432:	f002 f83d 	bl	80094b0 <__match>
 8007436:	2800      	cmp	r0, #0
 8007438:	f43f aea4 	beq.w	8007184 <_strtod_l+0xa4>
 800743c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800743e:	4988      	ldr	r1, [pc, #544]	@ (8007660 <_strtod_l+0x580>)
 8007440:	3b01      	subs	r3, #1
 8007442:	a819      	add	r0, sp, #100	@ 0x64
 8007444:	9319      	str	r3, [sp, #100]	@ 0x64
 8007446:	f002 f833 	bl	80094b0 <__match>
 800744a:	b910      	cbnz	r0, 8007452 <_strtod_l+0x372>
 800744c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800744e:	3301      	adds	r3, #1
 8007450:	9319      	str	r3, [sp, #100]	@ 0x64
 8007452:	f04f 0a00 	mov.w	sl, #0
 8007456:	f8df b20c 	ldr.w	fp, [pc, #524]	@ 8007664 <_strtod_l+0x584>
 800745a:	e67a      	b.n	8007152 <_strtod_l+0x72>
 800745c:	4882      	ldr	r0, [pc, #520]	@ (8007668 <_strtod_l+0x588>)
 800745e:	f001 fd29 	bl	8008eb4 <nan>
 8007462:	4682      	mov	sl, r0
 8007464:	468b      	mov	fp, r1
 8007466:	e674      	b.n	8007152 <_strtod_l+0x72>
 8007468:	eba8 0309 	sub.w	r3, r8, r9
 800746c:	2f00      	cmp	r7, #0
 800746e:	bf08      	it	eq
 8007470:	462f      	moveq	r7, r5
 8007472:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8007474:	2d10      	cmp	r5, #16
 8007476:	462c      	mov	r4, r5
 8007478:	9309      	str	r3, [sp, #36]	@ 0x24
 800747a:	bfa8      	it	ge
 800747c:	2410      	movge	r4, #16
 800747e:	f7f8 ffcb 	bl	8000418 <__aeabi_ui2d>
 8007482:	2d09      	cmp	r5, #9
 8007484:	4682      	mov	sl, r0
 8007486:	468b      	mov	fp, r1
 8007488:	dc11      	bgt.n	80074ae <_strtod_l+0x3ce>
 800748a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800748c:	2b00      	cmp	r3, #0
 800748e:	f43f ae60 	beq.w	8007152 <_strtod_l+0x72>
 8007492:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007494:	dd76      	ble.n	8007584 <_strtod_l+0x4a4>
 8007496:	2b16      	cmp	r3, #22
 8007498:	dc5d      	bgt.n	8007556 <_strtod_l+0x476>
 800749a:	4974      	ldr	r1, [pc, #464]	@ (800766c <_strtod_l+0x58c>)
 800749c:	4652      	mov	r2, sl
 800749e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80074a2:	465b      	mov	r3, fp
 80074a4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80074a8:	f7f9 f830 	bl	800050c <__aeabi_dmul>
 80074ac:	e7d9      	b.n	8007462 <_strtod_l+0x382>
 80074ae:	4b6f      	ldr	r3, [pc, #444]	@ (800766c <_strtod_l+0x58c>)
 80074b0:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80074b4:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 80074b8:	f7f9 f828 	bl	800050c <__aeabi_dmul>
 80074bc:	4682      	mov	sl, r0
 80074be:	9808      	ldr	r0, [sp, #32]
 80074c0:	468b      	mov	fp, r1
 80074c2:	f7f8 ffa9 	bl	8000418 <__aeabi_ui2d>
 80074c6:	4602      	mov	r2, r0
 80074c8:	460b      	mov	r3, r1
 80074ca:	4650      	mov	r0, sl
 80074cc:	4659      	mov	r1, fp
 80074ce:	f7f8 fe67 	bl	80001a0 <__adddf3>
 80074d2:	2d0f      	cmp	r5, #15
 80074d4:	4682      	mov	sl, r0
 80074d6:	468b      	mov	fp, r1
 80074d8:	ddd7      	ble.n	800748a <_strtod_l+0x3aa>
 80074da:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80074dc:	1b2c      	subs	r4, r5, r4
 80074de:	441c      	add	r4, r3
 80074e0:	2c00      	cmp	r4, #0
 80074e2:	f340 8096 	ble.w	8007612 <_strtod_l+0x532>
 80074e6:	f014 030f 	ands.w	r3, r4, #15
 80074ea:	d00a      	beq.n	8007502 <_strtod_l+0x422>
 80074ec:	495f      	ldr	r1, [pc, #380]	@ (800766c <_strtod_l+0x58c>)
 80074ee:	4652      	mov	r2, sl
 80074f0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80074f4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80074f8:	465b      	mov	r3, fp
 80074fa:	f7f9 f807 	bl	800050c <__aeabi_dmul>
 80074fe:	4682      	mov	sl, r0
 8007500:	468b      	mov	fp, r1
 8007502:	f034 040f 	bics.w	r4, r4, #15
 8007506:	d073      	beq.n	80075f0 <_strtod_l+0x510>
 8007508:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800750c:	dd48      	ble.n	80075a0 <_strtod_l+0x4c0>
 800750e:	2400      	movs	r4, #0
 8007510:	46a0      	mov	r8, r4
 8007512:	46a1      	mov	r9, r4
 8007514:	940a      	str	r4, [sp, #40]	@ 0x28
 8007516:	2322      	movs	r3, #34	@ 0x22
 8007518:	f04f 0a00 	mov.w	sl, #0
 800751c:	9a05      	ldr	r2, [sp, #20]
 800751e:	f8df b144 	ldr.w	fp, [pc, #324]	@ 8007664 <_strtod_l+0x584>
 8007522:	6013      	str	r3, [r2, #0]
 8007524:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007526:	2b00      	cmp	r3, #0
 8007528:	f43f ae13 	beq.w	8007152 <_strtod_l+0x72>
 800752c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800752e:	9805      	ldr	r0, [sp, #20]
 8007530:	f002 f9c2 	bl	80098b8 <_Bfree>
 8007534:	4649      	mov	r1, r9
 8007536:	9805      	ldr	r0, [sp, #20]
 8007538:	f002 f9be 	bl	80098b8 <_Bfree>
 800753c:	4641      	mov	r1, r8
 800753e:	9805      	ldr	r0, [sp, #20]
 8007540:	f002 f9ba 	bl	80098b8 <_Bfree>
 8007544:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007546:	9805      	ldr	r0, [sp, #20]
 8007548:	f002 f9b6 	bl	80098b8 <_Bfree>
 800754c:	4621      	mov	r1, r4
 800754e:	9805      	ldr	r0, [sp, #20]
 8007550:	f002 f9b2 	bl	80098b8 <_Bfree>
 8007554:	e5fd      	b.n	8007152 <_strtod_l+0x72>
 8007556:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007558:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800755c:	4293      	cmp	r3, r2
 800755e:	dbbc      	blt.n	80074da <_strtod_l+0x3fa>
 8007560:	4c42      	ldr	r4, [pc, #264]	@ (800766c <_strtod_l+0x58c>)
 8007562:	f1c5 050f 	rsb	r5, r5, #15
 8007566:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800756a:	4652      	mov	r2, sl
 800756c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007570:	465b      	mov	r3, fp
 8007572:	f7f8 ffcb 	bl	800050c <__aeabi_dmul>
 8007576:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007578:	1b5d      	subs	r5, r3, r5
 800757a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800757e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8007582:	e791      	b.n	80074a8 <_strtod_l+0x3c8>
 8007584:	3316      	adds	r3, #22
 8007586:	dba8      	blt.n	80074da <_strtod_l+0x3fa>
 8007588:	4b38      	ldr	r3, [pc, #224]	@ (800766c <_strtod_l+0x58c>)
 800758a:	eba9 0808 	sub.w	r8, r9, r8
 800758e:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8007592:	4650      	mov	r0, sl
 8007594:	e9d8 2300 	ldrd	r2, r3, [r8]
 8007598:	4659      	mov	r1, fp
 800759a:	f7f9 f8e1 	bl	8000760 <__aeabi_ddiv>
 800759e:	e760      	b.n	8007462 <_strtod_l+0x382>
 80075a0:	4b33      	ldr	r3, [pc, #204]	@ (8007670 <_strtod_l+0x590>)
 80075a2:	4650      	mov	r0, sl
 80075a4:	9308      	str	r3, [sp, #32]
 80075a6:	2300      	movs	r3, #0
 80075a8:	4659      	mov	r1, fp
 80075aa:	461e      	mov	r6, r3
 80075ac:	1124      	asrs	r4, r4, #4
 80075ae:	2c01      	cmp	r4, #1
 80075b0:	dc21      	bgt.n	80075f6 <_strtod_l+0x516>
 80075b2:	b10b      	cbz	r3, 80075b8 <_strtod_l+0x4d8>
 80075b4:	4682      	mov	sl, r0
 80075b6:	468b      	mov	fp, r1
 80075b8:	492d      	ldr	r1, [pc, #180]	@ (8007670 <_strtod_l+0x590>)
 80075ba:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 80075be:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 80075c2:	4652      	mov	r2, sl
 80075c4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80075c8:	465b      	mov	r3, fp
 80075ca:	f7f8 ff9f 	bl	800050c <__aeabi_dmul>
 80075ce:	4b25      	ldr	r3, [pc, #148]	@ (8007664 <_strtod_l+0x584>)
 80075d0:	460a      	mov	r2, r1
 80075d2:	400b      	ands	r3, r1
 80075d4:	4927      	ldr	r1, [pc, #156]	@ (8007674 <_strtod_l+0x594>)
 80075d6:	4682      	mov	sl, r0
 80075d8:	428b      	cmp	r3, r1
 80075da:	d898      	bhi.n	800750e <_strtod_l+0x42e>
 80075dc:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 80075e0:	428b      	cmp	r3, r1
 80075e2:	bf86      	itte	hi
 80075e4:	f04f 3aff 	movhi.w	sl, #4294967295
 80075e8:	f8df b08c 	ldrhi.w	fp, [pc, #140]	@ 8007678 <_strtod_l+0x598>
 80075ec:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 80075f0:	2300      	movs	r3, #0
 80075f2:	9308      	str	r3, [sp, #32]
 80075f4:	e07a      	b.n	80076ec <_strtod_l+0x60c>
 80075f6:	07e2      	lsls	r2, r4, #31
 80075f8:	d505      	bpl.n	8007606 <_strtod_l+0x526>
 80075fa:	9b08      	ldr	r3, [sp, #32]
 80075fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007600:	f7f8 ff84 	bl	800050c <__aeabi_dmul>
 8007604:	2301      	movs	r3, #1
 8007606:	9a08      	ldr	r2, [sp, #32]
 8007608:	3601      	adds	r6, #1
 800760a:	3208      	adds	r2, #8
 800760c:	1064      	asrs	r4, r4, #1
 800760e:	9208      	str	r2, [sp, #32]
 8007610:	e7cd      	b.n	80075ae <_strtod_l+0x4ce>
 8007612:	d0ed      	beq.n	80075f0 <_strtod_l+0x510>
 8007614:	4264      	negs	r4, r4
 8007616:	f014 020f 	ands.w	r2, r4, #15
 800761a:	d00a      	beq.n	8007632 <_strtod_l+0x552>
 800761c:	4b13      	ldr	r3, [pc, #76]	@ (800766c <_strtod_l+0x58c>)
 800761e:	4650      	mov	r0, sl
 8007620:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007624:	4659      	mov	r1, fp
 8007626:	e9d3 2300 	ldrd	r2, r3, [r3]
 800762a:	f7f9 f899 	bl	8000760 <__aeabi_ddiv>
 800762e:	4682      	mov	sl, r0
 8007630:	468b      	mov	fp, r1
 8007632:	1124      	asrs	r4, r4, #4
 8007634:	d0dc      	beq.n	80075f0 <_strtod_l+0x510>
 8007636:	2c1f      	cmp	r4, #31
 8007638:	dd20      	ble.n	800767c <_strtod_l+0x59c>
 800763a:	2400      	movs	r4, #0
 800763c:	46a0      	mov	r8, r4
 800763e:	46a1      	mov	r9, r4
 8007640:	940a      	str	r4, [sp, #40]	@ 0x28
 8007642:	2322      	movs	r3, #34	@ 0x22
 8007644:	9a05      	ldr	r2, [sp, #20]
 8007646:	f04f 0a00 	mov.w	sl, #0
 800764a:	f04f 0b00 	mov.w	fp, #0
 800764e:	6013      	str	r3, [r2, #0]
 8007650:	e768      	b.n	8007524 <_strtod_l+0x444>
 8007652:	bf00      	nop
 8007654:	0800c62f 	.word	0x0800c62f
 8007658:	0800c634 	.word	0x0800c634
 800765c:	0800c626 	.word	0x0800c626
 8007660:	0800c629 	.word	0x0800c629
 8007664:	7ff00000 	.word	0x7ff00000
 8007668:	0800c9a5 	.word	0x0800c9a5
 800766c:	0800caa8 	.word	0x0800caa8
 8007670:	0800ca80 	.word	0x0800ca80
 8007674:	7ca00000 	.word	0x7ca00000
 8007678:	7fefffff 	.word	0x7fefffff
 800767c:	f014 0310 	ands.w	r3, r4, #16
 8007680:	bf18      	it	ne
 8007682:	236a      	movne	r3, #106	@ 0x6a
 8007684:	4650      	mov	r0, sl
 8007686:	9308      	str	r3, [sp, #32]
 8007688:	4659      	mov	r1, fp
 800768a:	2300      	movs	r3, #0
 800768c:	4ea9      	ldr	r6, [pc, #676]	@ (8007934 <_strtod_l+0x854>)
 800768e:	07e2      	lsls	r2, r4, #31
 8007690:	d504      	bpl.n	800769c <_strtod_l+0x5bc>
 8007692:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007696:	f7f8 ff39 	bl	800050c <__aeabi_dmul>
 800769a:	2301      	movs	r3, #1
 800769c:	1064      	asrs	r4, r4, #1
 800769e:	f106 0608 	add.w	r6, r6, #8
 80076a2:	d1f4      	bne.n	800768e <_strtod_l+0x5ae>
 80076a4:	b10b      	cbz	r3, 80076aa <_strtod_l+0x5ca>
 80076a6:	4682      	mov	sl, r0
 80076a8:	468b      	mov	fp, r1
 80076aa:	9b08      	ldr	r3, [sp, #32]
 80076ac:	b1b3      	cbz	r3, 80076dc <_strtod_l+0x5fc>
 80076ae:	f3cb 520a 	ubfx	r2, fp, #20, #11
 80076b2:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 80076b6:	2b00      	cmp	r3, #0
 80076b8:	4659      	mov	r1, fp
 80076ba:	dd0f      	ble.n	80076dc <_strtod_l+0x5fc>
 80076bc:	2b1f      	cmp	r3, #31
 80076be:	dd57      	ble.n	8007770 <_strtod_l+0x690>
 80076c0:	2b34      	cmp	r3, #52	@ 0x34
 80076c2:	bfd8      	it	le
 80076c4:	f04f 33ff 	movle.w	r3, #4294967295
 80076c8:	f04f 0a00 	mov.w	sl, #0
 80076cc:	bfcf      	iteee	gt
 80076ce:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 80076d2:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 80076d6:	4093      	lslle	r3, r2
 80076d8:	ea03 0b01 	andle.w	fp, r3, r1
 80076dc:	2200      	movs	r2, #0
 80076de:	2300      	movs	r3, #0
 80076e0:	4650      	mov	r0, sl
 80076e2:	4659      	mov	r1, fp
 80076e4:	f7f9 f97a 	bl	80009dc <__aeabi_dcmpeq>
 80076e8:	2800      	cmp	r0, #0
 80076ea:	d1a6      	bne.n	800763a <_strtod_l+0x55a>
 80076ec:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80076ee:	463a      	mov	r2, r7
 80076f0:	9300      	str	r3, [sp, #0]
 80076f2:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80076f4:	462b      	mov	r3, r5
 80076f6:	9805      	ldr	r0, [sp, #20]
 80076f8:	f002 f946 	bl	8009988 <__s2b>
 80076fc:	900a      	str	r0, [sp, #40]	@ 0x28
 80076fe:	2800      	cmp	r0, #0
 8007700:	f43f af05 	beq.w	800750e <_strtod_l+0x42e>
 8007704:	2400      	movs	r4, #0
 8007706:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007708:	eba9 0308 	sub.w	r3, r9, r8
 800770c:	2a00      	cmp	r2, #0
 800770e:	bfa8      	it	ge
 8007710:	2300      	movge	r3, #0
 8007712:	46a0      	mov	r8, r4
 8007714:	9312      	str	r3, [sp, #72]	@ 0x48
 8007716:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800771a:	9316      	str	r3, [sp, #88]	@ 0x58
 800771c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800771e:	9805      	ldr	r0, [sp, #20]
 8007720:	6859      	ldr	r1, [r3, #4]
 8007722:	f002 f889 	bl	8009838 <_Balloc>
 8007726:	4681      	mov	r9, r0
 8007728:	2800      	cmp	r0, #0
 800772a:	f43f aef4 	beq.w	8007516 <_strtod_l+0x436>
 800772e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007730:	300c      	adds	r0, #12
 8007732:	691a      	ldr	r2, [r3, #16]
 8007734:	f103 010c 	add.w	r1, r3, #12
 8007738:	3202      	adds	r2, #2
 800773a:	0092      	lsls	r2, r2, #2
 800773c:	f001 fbab 	bl	8008e96 <memcpy>
 8007740:	ab1c      	add	r3, sp, #112	@ 0x70
 8007742:	9301      	str	r3, [sp, #4]
 8007744:	ab1b      	add	r3, sp, #108	@ 0x6c
 8007746:	9300      	str	r3, [sp, #0]
 8007748:	4652      	mov	r2, sl
 800774a:	465b      	mov	r3, fp
 800774c:	9805      	ldr	r0, [sp, #20]
 800774e:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8007752:	f002 fc4b 	bl	8009fec <__d2b>
 8007756:	901a      	str	r0, [sp, #104]	@ 0x68
 8007758:	2800      	cmp	r0, #0
 800775a:	f43f aedc 	beq.w	8007516 <_strtod_l+0x436>
 800775e:	2101      	movs	r1, #1
 8007760:	9805      	ldr	r0, [sp, #20]
 8007762:	f002 f9a7 	bl	8009ab4 <__i2b>
 8007766:	4680      	mov	r8, r0
 8007768:	b948      	cbnz	r0, 800777e <_strtod_l+0x69e>
 800776a:	f04f 0800 	mov.w	r8, #0
 800776e:	e6d2      	b.n	8007516 <_strtod_l+0x436>
 8007770:	f04f 32ff 	mov.w	r2, #4294967295
 8007774:	fa02 f303 	lsl.w	r3, r2, r3
 8007778:	ea03 0a0a 	and.w	sl, r3, sl
 800777c:	e7ae      	b.n	80076dc <_strtod_l+0x5fc>
 800777e:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8007780:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8007782:	2d00      	cmp	r5, #0
 8007784:	bfab      	itete	ge
 8007786:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8007788:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800778a:	18ef      	addge	r7, r5, r3
 800778c:	1b5e      	sublt	r6, r3, r5
 800778e:	9b08      	ldr	r3, [sp, #32]
 8007790:	bfa8      	it	ge
 8007792:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8007794:	eba5 0503 	sub.w	r5, r5, r3
 8007798:	4415      	add	r5, r2
 800779a:	4b67      	ldr	r3, [pc, #412]	@ (8007938 <_strtod_l+0x858>)
 800779c:	f105 35ff 	add.w	r5, r5, #4294967295
 80077a0:	bfb8      	it	lt
 80077a2:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 80077a4:	429d      	cmp	r5, r3
 80077a6:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 80077aa:	da50      	bge.n	800784e <_strtod_l+0x76e>
 80077ac:	1b5b      	subs	r3, r3, r5
 80077ae:	2b1f      	cmp	r3, #31
 80077b0:	f04f 0101 	mov.w	r1, #1
 80077b4:	eba2 0203 	sub.w	r2, r2, r3
 80077b8:	dc3d      	bgt.n	8007836 <_strtod_l+0x756>
 80077ba:	fa01 f303 	lsl.w	r3, r1, r3
 80077be:	9313      	str	r3, [sp, #76]	@ 0x4c
 80077c0:	2300      	movs	r3, #0
 80077c2:	9310      	str	r3, [sp, #64]	@ 0x40
 80077c4:	18bd      	adds	r5, r7, r2
 80077c6:	9b08      	ldr	r3, [sp, #32]
 80077c8:	42af      	cmp	r7, r5
 80077ca:	4416      	add	r6, r2
 80077cc:	441e      	add	r6, r3
 80077ce:	463b      	mov	r3, r7
 80077d0:	bfa8      	it	ge
 80077d2:	462b      	movge	r3, r5
 80077d4:	42b3      	cmp	r3, r6
 80077d6:	bfa8      	it	ge
 80077d8:	4633      	movge	r3, r6
 80077da:	2b00      	cmp	r3, #0
 80077dc:	bfc2      	ittt	gt
 80077de:	1aed      	subgt	r5, r5, r3
 80077e0:	1af6      	subgt	r6, r6, r3
 80077e2:	1aff      	subgt	r7, r7, r3
 80077e4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	dd16      	ble.n	8007818 <_strtod_l+0x738>
 80077ea:	4641      	mov	r1, r8
 80077ec:	461a      	mov	r2, r3
 80077ee:	9805      	ldr	r0, [sp, #20]
 80077f0:	f002 fa1e 	bl	8009c30 <__pow5mult>
 80077f4:	4680      	mov	r8, r0
 80077f6:	2800      	cmp	r0, #0
 80077f8:	d0b7      	beq.n	800776a <_strtod_l+0x68a>
 80077fa:	4601      	mov	r1, r0
 80077fc:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80077fe:	9805      	ldr	r0, [sp, #20]
 8007800:	f002 f96e 	bl	8009ae0 <__multiply>
 8007804:	900e      	str	r0, [sp, #56]	@ 0x38
 8007806:	2800      	cmp	r0, #0
 8007808:	f43f ae85 	beq.w	8007516 <_strtod_l+0x436>
 800780c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800780e:	9805      	ldr	r0, [sp, #20]
 8007810:	f002 f852 	bl	80098b8 <_Bfree>
 8007814:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007816:	931a      	str	r3, [sp, #104]	@ 0x68
 8007818:	2d00      	cmp	r5, #0
 800781a:	dc1d      	bgt.n	8007858 <_strtod_l+0x778>
 800781c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800781e:	2b00      	cmp	r3, #0
 8007820:	dd23      	ble.n	800786a <_strtod_l+0x78a>
 8007822:	4649      	mov	r1, r9
 8007824:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8007826:	9805      	ldr	r0, [sp, #20]
 8007828:	f002 fa02 	bl	8009c30 <__pow5mult>
 800782c:	4681      	mov	r9, r0
 800782e:	b9e0      	cbnz	r0, 800786a <_strtod_l+0x78a>
 8007830:	f04f 0900 	mov.w	r9, #0
 8007834:	e66f      	b.n	8007516 <_strtod_l+0x436>
 8007836:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800783a:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800783e:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8007842:	35e2      	adds	r5, #226	@ 0xe2
 8007844:	fa01 f305 	lsl.w	r3, r1, r5
 8007848:	9310      	str	r3, [sp, #64]	@ 0x40
 800784a:	9113      	str	r1, [sp, #76]	@ 0x4c
 800784c:	e7ba      	b.n	80077c4 <_strtod_l+0x6e4>
 800784e:	2300      	movs	r3, #0
 8007850:	9310      	str	r3, [sp, #64]	@ 0x40
 8007852:	2301      	movs	r3, #1
 8007854:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007856:	e7b5      	b.n	80077c4 <_strtod_l+0x6e4>
 8007858:	462a      	mov	r2, r5
 800785a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800785c:	9805      	ldr	r0, [sp, #20]
 800785e:	f002 fa41 	bl	8009ce4 <__lshift>
 8007862:	901a      	str	r0, [sp, #104]	@ 0x68
 8007864:	2800      	cmp	r0, #0
 8007866:	d1d9      	bne.n	800781c <_strtod_l+0x73c>
 8007868:	e655      	b.n	8007516 <_strtod_l+0x436>
 800786a:	2e00      	cmp	r6, #0
 800786c:	dd07      	ble.n	800787e <_strtod_l+0x79e>
 800786e:	4649      	mov	r1, r9
 8007870:	4632      	mov	r2, r6
 8007872:	9805      	ldr	r0, [sp, #20]
 8007874:	f002 fa36 	bl	8009ce4 <__lshift>
 8007878:	4681      	mov	r9, r0
 800787a:	2800      	cmp	r0, #0
 800787c:	d0d8      	beq.n	8007830 <_strtod_l+0x750>
 800787e:	2f00      	cmp	r7, #0
 8007880:	dd08      	ble.n	8007894 <_strtod_l+0x7b4>
 8007882:	4641      	mov	r1, r8
 8007884:	463a      	mov	r2, r7
 8007886:	9805      	ldr	r0, [sp, #20]
 8007888:	f002 fa2c 	bl	8009ce4 <__lshift>
 800788c:	4680      	mov	r8, r0
 800788e:	2800      	cmp	r0, #0
 8007890:	f43f ae41 	beq.w	8007516 <_strtod_l+0x436>
 8007894:	464a      	mov	r2, r9
 8007896:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007898:	9805      	ldr	r0, [sp, #20]
 800789a:	f002 faab 	bl	8009df4 <__mdiff>
 800789e:	4604      	mov	r4, r0
 80078a0:	2800      	cmp	r0, #0
 80078a2:	f43f ae38 	beq.w	8007516 <_strtod_l+0x436>
 80078a6:	68c3      	ldr	r3, [r0, #12]
 80078a8:	4641      	mov	r1, r8
 80078aa:	930f      	str	r3, [sp, #60]	@ 0x3c
 80078ac:	2300      	movs	r3, #0
 80078ae:	60c3      	str	r3, [r0, #12]
 80078b0:	f002 fa84 	bl	8009dbc <__mcmp>
 80078b4:	2800      	cmp	r0, #0
 80078b6:	da45      	bge.n	8007944 <_strtod_l+0x864>
 80078b8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80078ba:	ea53 030a 	orrs.w	r3, r3, sl
 80078be:	d16b      	bne.n	8007998 <_strtod_l+0x8b8>
 80078c0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80078c4:	2b00      	cmp	r3, #0
 80078c6:	d167      	bne.n	8007998 <_strtod_l+0x8b8>
 80078c8:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80078cc:	0d1b      	lsrs	r3, r3, #20
 80078ce:	051b      	lsls	r3, r3, #20
 80078d0:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80078d4:	d960      	bls.n	8007998 <_strtod_l+0x8b8>
 80078d6:	6963      	ldr	r3, [r4, #20]
 80078d8:	b913      	cbnz	r3, 80078e0 <_strtod_l+0x800>
 80078da:	6923      	ldr	r3, [r4, #16]
 80078dc:	2b01      	cmp	r3, #1
 80078de:	dd5b      	ble.n	8007998 <_strtod_l+0x8b8>
 80078e0:	4621      	mov	r1, r4
 80078e2:	2201      	movs	r2, #1
 80078e4:	9805      	ldr	r0, [sp, #20]
 80078e6:	f002 f9fd 	bl	8009ce4 <__lshift>
 80078ea:	4641      	mov	r1, r8
 80078ec:	4604      	mov	r4, r0
 80078ee:	f002 fa65 	bl	8009dbc <__mcmp>
 80078f2:	2800      	cmp	r0, #0
 80078f4:	dd50      	ble.n	8007998 <_strtod_l+0x8b8>
 80078f6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80078fa:	9a08      	ldr	r2, [sp, #32]
 80078fc:	0d1b      	lsrs	r3, r3, #20
 80078fe:	051b      	lsls	r3, r3, #20
 8007900:	2a00      	cmp	r2, #0
 8007902:	d06a      	beq.n	80079da <_strtod_l+0x8fa>
 8007904:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8007908:	d867      	bhi.n	80079da <_strtod_l+0x8fa>
 800790a:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800790e:	f67f ae98 	bls.w	8007642 <_strtod_l+0x562>
 8007912:	4650      	mov	r0, sl
 8007914:	4659      	mov	r1, fp
 8007916:	4b09      	ldr	r3, [pc, #36]	@ (800793c <_strtod_l+0x85c>)
 8007918:	2200      	movs	r2, #0
 800791a:	f7f8 fdf7 	bl	800050c <__aeabi_dmul>
 800791e:	4b08      	ldr	r3, [pc, #32]	@ (8007940 <_strtod_l+0x860>)
 8007920:	4682      	mov	sl, r0
 8007922:	400b      	ands	r3, r1
 8007924:	468b      	mov	fp, r1
 8007926:	2b00      	cmp	r3, #0
 8007928:	f47f ae00 	bne.w	800752c <_strtod_l+0x44c>
 800792c:	2322      	movs	r3, #34	@ 0x22
 800792e:	9a05      	ldr	r2, [sp, #20]
 8007930:	6013      	str	r3, [r2, #0]
 8007932:	e5fb      	b.n	800752c <_strtod_l+0x44c>
 8007934:	0800c660 	.word	0x0800c660
 8007938:	fffffc02 	.word	0xfffffc02
 800793c:	39500000 	.word	0x39500000
 8007940:	7ff00000 	.word	0x7ff00000
 8007944:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8007948:	d165      	bne.n	8007a16 <_strtod_l+0x936>
 800794a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800794c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007950:	b35a      	cbz	r2, 80079aa <_strtod_l+0x8ca>
 8007952:	4a99      	ldr	r2, [pc, #612]	@ (8007bb8 <_strtod_l+0xad8>)
 8007954:	4293      	cmp	r3, r2
 8007956:	d12b      	bne.n	80079b0 <_strtod_l+0x8d0>
 8007958:	9b08      	ldr	r3, [sp, #32]
 800795a:	4651      	mov	r1, sl
 800795c:	b303      	cbz	r3, 80079a0 <_strtod_l+0x8c0>
 800795e:	465a      	mov	r2, fp
 8007960:	4b96      	ldr	r3, [pc, #600]	@ (8007bbc <_strtod_l+0xadc>)
 8007962:	4013      	ands	r3, r2
 8007964:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8007968:	f04f 32ff 	mov.w	r2, #4294967295
 800796c:	d81b      	bhi.n	80079a6 <_strtod_l+0x8c6>
 800796e:	0d1b      	lsrs	r3, r3, #20
 8007970:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8007974:	fa02 f303 	lsl.w	r3, r2, r3
 8007978:	4299      	cmp	r1, r3
 800797a:	d119      	bne.n	80079b0 <_strtod_l+0x8d0>
 800797c:	4b90      	ldr	r3, [pc, #576]	@ (8007bc0 <_strtod_l+0xae0>)
 800797e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007980:	429a      	cmp	r2, r3
 8007982:	d102      	bne.n	800798a <_strtod_l+0x8aa>
 8007984:	3101      	adds	r1, #1
 8007986:	f43f adc6 	beq.w	8007516 <_strtod_l+0x436>
 800798a:	f04f 0a00 	mov.w	sl, #0
 800798e:	4b8b      	ldr	r3, [pc, #556]	@ (8007bbc <_strtod_l+0xadc>)
 8007990:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007992:	401a      	ands	r2, r3
 8007994:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8007998:	9b08      	ldr	r3, [sp, #32]
 800799a:	2b00      	cmp	r3, #0
 800799c:	d1b9      	bne.n	8007912 <_strtod_l+0x832>
 800799e:	e5c5      	b.n	800752c <_strtod_l+0x44c>
 80079a0:	f04f 33ff 	mov.w	r3, #4294967295
 80079a4:	e7e8      	b.n	8007978 <_strtod_l+0x898>
 80079a6:	4613      	mov	r3, r2
 80079a8:	e7e6      	b.n	8007978 <_strtod_l+0x898>
 80079aa:	ea53 030a 	orrs.w	r3, r3, sl
 80079ae:	d0a2      	beq.n	80078f6 <_strtod_l+0x816>
 80079b0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80079b2:	b1db      	cbz	r3, 80079ec <_strtod_l+0x90c>
 80079b4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80079b6:	4213      	tst	r3, r2
 80079b8:	d0ee      	beq.n	8007998 <_strtod_l+0x8b8>
 80079ba:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80079bc:	4650      	mov	r0, sl
 80079be:	4659      	mov	r1, fp
 80079c0:	9a08      	ldr	r2, [sp, #32]
 80079c2:	b1bb      	cbz	r3, 80079f4 <_strtod_l+0x914>
 80079c4:	f7ff fb68 	bl	8007098 <sulp>
 80079c8:	4602      	mov	r2, r0
 80079ca:	460b      	mov	r3, r1
 80079cc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80079d0:	f7f8 fbe6 	bl	80001a0 <__adddf3>
 80079d4:	4682      	mov	sl, r0
 80079d6:	468b      	mov	fp, r1
 80079d8:	e7de      	b.n	8007998 <_strtod_l+0x8b8>
 80079da:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 80079de:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80079e2:	f04f 3aff 	mov.w	sl, #4294967295
 80079e6:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80079ea:	e7d5      	b.n	8007998 <_strtod_l+0x8b8>
 80079ec:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80079ee:	ea13 0f0a 	tst.w	r3, sl
 80079f2:	e7e1      	b.n	80079b8 <_strtod_l+0x8d8>
 80079f4:	f7ff fb50 	bl	8007098 <sulp>
 80079f8:	4602      	mov	r2, r0
 80079fa:	460b      	mov	r3, r1
 80079fc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007a00:	f7f8 fbcc 	bl	800019c <__aeabi_dsub>
 8007a04:	2200      	movs	r2, #0
 8007a06:	2300      	movs	r3, #0
 8007a08:	4682      	mov	sl, r0
 8007a0a:	468b      	mov	fp, r1
 8007a0c:	f7f8 ffe6 	bl	80009dc <__aeabi_dcmpeq>
 8007a10:	2800      	cmp	r0, #0
 8007a12:	d0c1      	beq.n	8007998 <_strtod_l+0x8b8>
 8007a14:	e615      	b.n	8007642 <_strtod_l+0x562>
 8007a16:	4641      	mov	r1, r8
 8007a18:	4620      	mov	r0, r4
 8007a1a:	f002 fb3f 	bl	800a09c <__ratio>
 8007a1e:	2200      	movs	r2, #0
 8007a20:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8007a24:	4606      	mov	r6, r0
 8007a26:	460f      	mov	r7, r1
 8007a28:	f7f8 ffec 	bl	8000a04 <__aeabi_dcmple>
 8007a2c:	2800      	cmp	r0, #0
 8007a2e:	d06d      	beq.n	8007b0c <_strtod_l+0xa2c>
 8007a30:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007a32:	2b00      	cmp	r3, #0
 8007a34:	d178      	bne.n	8007b28 <_strtod_l+0xa48>
 8007a36:	f1ba 0f00 	cmp.w	sl, #0
 8007a3a:	d156      	bne.n	8007aea <_strtod_l+0xa0a>
 8007a3c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007a3e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007a42:	2b00      	cmp	r3, #0
 8007a44:	d158      	bne.n	8007af8 <_strtod_l+0xa18>
 8007a46:	2200      	movs	r2, #0
 8007a48:	4630      	mov	r0, r6
 8007a4a:	4639      	mov	r1, r7
 8007a4c:	4b5d      	ldr	r3, [pc, #372]	@ (8007bc4 <_strtod_l+0xae4>)
 8007a4e:	f7f8 ffcf 	bl	80009f0 <__aeabi_dcmplt>
 8007a52:	2800      	cmp	r0, #0
 8007a54:	d157      	bne.n	8007b06 <_strtod_l+0xa26>
 8007a56:	4630      	mov	r0, r6
 8007a58:	4639      	mov	r1, r7
 8007a5a:	2200      	movs	r2, #0
 8007a5c:	4b5a      	ldr	r3, [pc, #360]	@ (8007bc8 <_strtod_l+0xae8>)
 8007a5e:	f7f8 fd55 	bl	800050c <__aeabi_dmul>
 8007a62:	4606      	mov	r6, r0
 8007a64:	460f      	mov	r7, r1
 8007a66:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8007a6a:	9606      	str	r6, [sp, #24]
 8007a6c:	9307      	str	r3, [sp, #28]
 8007a6e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007a72:	4d52      	ldr	r5, [pc, #328]	@ (8007bbc <_strtod_l+0xadc>)
 8007a74:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8007a78:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007a7a:	401d      	ands	r5, r3
 8007a7c:	4b53      	ldr	r3, [pc, #332]	@ (8007bcc <_strtod_l+0xaec>)
 8007a7e:	429d      	cmp	r5, r3
 8007a80:	f040 80aa 	bne.w	8007bd8 <_strtod_l+0xaf8>
 8007a84:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007a86:	4650      	mov	r0, sl
 8007a88:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8007a8c:	4659      	mov	r1, fp
 8007a8e:	f002 fa45 	bl	8009f1c <__ulp>
 8007a92:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007a96:	f7f8 fd39 	bl	800050c <__aeabi_dmul>
 8007a9a:	4652      	mov	r2, sl
 8007a9c:	465b      	mov	r3, fp
 8007a9e:	f7f8 fb7f 	bl	80001a0 <__adddf3>
 8007aa2:	460b      	mov	r3, r1
 8007aa4:	4945      	ldr	r1, [pc, #276]	@ (8007bbc <_strtod_l+0xadc>)
 8007aa6:	4a4a      	ldr	r2, [pc, #296]	@ (8007bd0 <_strtod_l+0xaf0>)
 8007aa8:	4019      	ands	r1, r3
 8007aaa:	4291      	cmp	r1, r2
 8007aac:	4682      	mov	sl, r0
 8007aae:	d942      	bls.n	8007b36 <_strtod_l+0xa56>
 8007ab0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007ab2:	4b43      	ldr	r3, [pc, #268]	@ (8007bc0 <_strtod_l+0xae0>)
 8007ab4:	429a      	cmp	r2, r3
 8007ab6:	d103      	bne.n	8007ac0 <_strtod_l+0x9e0>
 8007ab8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007aba:	3301      	adds	r3, #1
 8007abc:	f43f ad2b 	beq.w	8007516 <_strtod_l+0x436>
 8007ac0:	f04f 3aff 	mov.w	sl, #4294967295
 8007ac4:	f8df b0f8 	ldr.w	fp, [pc, #248]	@ 8007bc0 <_strtod_l+0xae0>
 8007ac8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007aca:	9805      	ldr	r0, [sp, #20]
 8007acc:	f001 fef4 	bl	80098b8 <_Bfree>
 8007ad0:	4649      	mov	r1, r9
 8007ad2:	9805      	ldr	r0, [sp, #20]
 8007ad4:	f001 fef0 	bl	80098b8 <_Bfree>
 8007ad8:	4641      	mov	r1, r8
 8007ada:	9805      	ldr	r0, [sp, #20]
 8007adc:	f001 feec 	bl	80098b8 <_Bfree>
 8007ae0:	4621      	mov	r1, r4
 8007ae2:	9805      	ldr	r0, [sp, #20]
 8007ae4:	f001 fee8 	bl	80098b8 <_Bfree>
 8007ae8:	e618      	b.n	800771c <_strtod_l+0x63c>
 8007aea:	f1ba 0f01 	cmp.w	sl, #1
 8007aee:	d103      	bne.n	8007af8 <_strtod_l+0xa18>
 8007af0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007af2:	2b00      	cmp	r3, #0
 8007af4:	f43f ada5 	beq.w	8007642 <_strtod_l+0x562>
 8007af8:	2200      	movs	r2, #0
 8007afa:	4b36      	ldr	r3, [pc, #216]	@ (8007bd4 <_strtod_l+0xaf4>)
 8007afc:	2600      	movs	r6, #0
 8007afe:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8007b02:	4f30      	ldr	r7, [pc, #192]	@ (8007bc4 <_strtod_l+0xae4>)
 8007b04:	e7b3      	b.n	8007a6e <_strtod_l+0x98e>
 8007b06:	2600      	movs	r6, #0
 8007b08:	4f2f      	ldr	r7, [pc, #188]	@ (8007bc8 <_strtod_l+0xae8>)
 8007b0a:	e7ac      	b.n	8007a66 <_strtod_l+0x986>
 8007b0c:	4630      	mov	r0, r6
 8007b0e:	4639      	mov	r1, r7
 8007b10:	4b2d      	ldr	r3, [pc, #180]	@ (8007bc8 <_strtod_l+0xae8>)
 8007b12:	2200      	movs	r2, #0
 8007b14:	f7f8 fcfa 	bl	800050c <__aeabi_dmul>
 8007b18:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007b1a:	4606      	mov	r6, r0
 8007b1c:	460f      	mov	r7, r1
 8007b1e:	2b00      	cmp	r3, #0
 8007b20:	d0a1      	beq.n	8007a66 <_strtod_l+0x986>
 8007b22:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8007b26:	e7a2      	b.n	8007a6e <_strtod_l+0x98e>
 8007b28:	2200      	movs	r2, #0
 8007b2a:	4b26      	ldr	r3, [pc, #152]	@ (8007bc4 <_strtod_l+0xae4>)
 8007b2c:	4616      	mov	r6, r2
 8007b2e:	461f      	mov	r7, r3
 8007b30:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8007b34:	e79b      	b.n	8007a6e <_strtod_l+0x98e>
 8007b36:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8007b3a:	9b08      	ldr	r3, [sp, #32]
 8007b3c:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8007b40:	2b00      	cmp	r3, #0
 8007b42:	d1c1      	bne.n	8007ac8 <_strtod_l+0x9e8>
 8007b44:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007b48:	0d1b      	lsrs	r3, r3, #20
 8007b4a:	051b      	lsls	r3, r3, #20
 8007b4c:	429d      	cmp	r5, r3
 8007b4e:	d1bb      	bne.n	8007ac8 <_strtod_l+0x9e8>
 8007b50:	4630      	mov	r0, r6
 8007b52:	4639      	mov	r1, r7
 8007b54:	f7f9 fb64 	bl	8001220 <__aeabi_d2lz>
 8007b58:	f7f8 fcaa 	bl	80004b0 <__aeabi_l2d>
 8007b5c:	4602      	mov	r2, r0
 8007b5e:	460b      	mov	r3, r1
 8007b60:	4630      	mov	r0, r6
 8007b62:	4639      	mov	r1, r7
 8007b64:	f7f8 fb1a 	bl	800019c <__aeabi_dsub>
 8007b68:	460b      	mov	r3, r1
 8007b6a:	4602      	mov	r2, r0
 8007b6c:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8007b70:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8007b74:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007b76:	ea46 060a 	orr.w	r6, r6, sl
 8007b7a:	431e      	orrs	r6, r3
 8007b7c:	d069      	beq.n	8007c52 <_strtod_l+0xb72>
 8007b7e:	a30a      	add	r3, pc, #40	@ (adr r3, 8007ba8 <_strtod_l+0xac8>)
 8007b80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b84:	f7f8 ff34 	bl	80009f0 <__aeabi_dcmplt>
 8007b88:	2800      	cmp	r0, #0
 8007b8a:	f47f accf 	bne.w	800752c <_strtod_l+0x44c>
 8007b8e:	a308      	add	r3, pc, #32	@ (adr r3, 8007bb0 <_strtod_l+0xad0>)
 8007b90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b94:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007b98:	f7f8 ff48 	bl	8000a2c <__aeabi_dcmpgt>
 8007b9c:	2800      	cmp	r0, #0
 8007b9e:	d093      	beq.n	8007ac8 <_strtod_l+0x9e8>
 8007ba0:	e4c4      	b.n	800752c <_strtod_l+0x44c>
 8007ba2:	bf00      	nop
 8007ba4:	f3af 8000 	nop.w
 8007ba8:	94a03595 	.word	0x94a03595
 8007bac:	3fdfffff 	.word	0x3fdfffff
 8007bb0:	35afe535 	.word	0x35afe535
 8007bb4:	3fe00000 	.word	0x3fe00000
 8007bb8:	000fffff 	.word	0x000fffff
 8007bbc:	7ff00000 	.word	0x7ff00000
 8007bc0:	7fefffff 	.word	0x7fefffff
 8007bc4:	3ff00000 	.word	0x3ff00000
 8007bc8:	3fe00000 	.word	0x3fe00000
 8007bcc:	7fe00000 	.word	0x7fe00000
 8007bd0:	7c9fffff 	.word	0x7c9fffff
 8007bd4:	bff00000 	.word	0xbff00000
 8007bd8:	9b08      	ldr	r3, [sp, #32]
 8007bda:	b323      	cbz	r3, 8007c26 <_strtod_l+0xb46>
 8007bdc:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8007be0:	d821      	bhi.n	8007c26 <_strtod_l+0xb46>
 8007be2:	a327      	add	r3, pc, #156	@ (adr r3, 8007c80 <_strtod_l+0xba0>)
 8007be4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007be8:	4630      	mov	r0, r6
 8007bea:	4639      	mov	r1, r7
 8007bec:	f7f8 ff0a 	bl	8000a04 <__aeabi_dcmple>
 8007bf0:	b1a0      	cbz	r0, 8007c1c <_strtod_l+0xb3c>
 8007bf2:	4639      	mov	r1, r7
 8007bf4:	4630      	mov	r0, r6
 8007bf6:	f7f8 ff39 	bl	8000a6c <__aeabi_d2uiz>
 8007bfa:	2801      	cmp	r0, #1
 8007bfc:	bf38      	it	cc
 8007bfe:	2001      	movcc	r0, #1
 8007c00:	f7f8 fc0a 	bl	8000418 <__aeabi_ui2d>
 8007c04:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007c06:	4606      	mov	r6, r0
 8007c08:	460f      	mov	r7, r1
 8007c0a:	b9fb      	cbnz	r3, 8007c4c <_strtod_l+0xb6c>
 8007c0c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8007c10:	9014      	str	r0, [sp, #80]	@ 0x50
 8007c12:	9315      	str	r3, [sp, #84]	@ 0x54
 8007c14:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8007c18:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8007c1c:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007c1e:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8007c22:	1b5b      	subs	r3, r3, r5
 8007c24:	9311      	str	r3, [sp, #68]	@ 0x44
 8007c26:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007c2a:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8007c2e:	f002 f975 	bl	8009f1c <__ulp>
 8007c32:	4602      	mov	r2, r0
 8007c34:	460b      	mov	r3, r1
 8007c36:	4650      	mov	r0, sl
 8007c38:	4659      	mov	r1, fp
 8007c3a:	f7f8 fc67 	bl	800050c <__aeabi_dmul>
 8007c3e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8007c42:	f7f8 faad 	bl	80001a0 <__adddf3>
 8007c46:	4682      	mov	sl, r0
 8007c48:	468b      	mov	fp, r1
 8007c4a:	e776      	b.n	8007b3a <_strtod_l+0xa5a>
 8007c4c:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8007c50:	e7e0      	b.n	8007c14 <_strtod_l+0xb34>
 8007c52:	a30d      	add	r3, pc, #52	@ (adr r3, 8007c88 <_strtod_l+0xba8>)
 8007c54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c58:	f7f8 feca 	bl	80009f0 <__aeabi_dcmplt>
 8007c5c:	e79e      	b.n	8007b9c <_strtod_l+0xabc>
 8007c5e:	2300      	movs	r3, #0
 8007c60:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007c62:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007c64:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8007c66:	6013      	str	r3, [r2, #0]
 8007c68:	f7ff ba77 	b.w	800715a <_strtod_l+0x7a>
 8007c6c:	2a65      	cmp	r2, #101	@ 0x65
 8007c6e:	f43f ab6e 	beq.w	800734e <_strtod_l+0x26e>
 8007c72:	2a45      	cmp	r2, #69	@ 0x45
 8007c74:	f43f ab6b 	beq.w	800734e <_strtod_l+0x26e>
 8007c78:	2301      	movs	r3, #1
 8007c7a:	f7ff bba6 	b.w	80073ca <_strtod_l+0x2ea>
 8007c7e:	bf00      	nop
 8007c80:	ffc00000 	.word	0xffc00000
 8007c84:	41dfffff 	.word	0x41dfffff
 8007c88:	94a03595 	.word	0x94a03595
 8007c8c:	3fcfffff 	.word	0x3fcfffff

08007c90 <strtod>:
 8007c90:	460a      	mov	r2, r1
 8007c92:	4601      	mov	r1, r0
 8007c94:	4802      	ldr	r0, [pc, #8]	@ (8007ca0 <strtod+0x10>)
 8007c96:	4b03      	ldr	r3, [pc, #12]	@ (8007ca4 <strtod+0x14>)
 8007c98:	6800      	ldr	r0, [r0, #0]
 8007c9a:	f7ff ba21 	b.w	80070e0 <_strtod_l>
 8007c9e:	bf00      	nop
 8007ca0:	2000055c 	.word	0x2000055c
 8007ca4:	200003f0 	.word	0x200003f0

08007ca8 <_strtol_l.constprop.0>:
 8007ca8:	2b24      	cmp	r3, #36	@ 0x24
 8007caa:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007cae:	4686      	mov	lr, r0
 8007cb0:	4690      	mov	r8, r2
 8007cb2:	d801      	bhi.n	8007cb8 <_strtol_l.constprop.0+0x10>
 8007cb4:	2b01      	cmp	r3, #1
 8007cb6:	d106      	bne.n	8007cc6 <_strtol_l.constprop.0+0x1e>
 8007cb8:	f001 f8b6 	bl	8008e28 <__errno>
 8007cbc:	2316      	movs	r3, #22
 8007cbe:	6003      	str	r3, [r0, #0]
 8007cc0:	2000      	movs	r0, #0
 8007cc2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007cc6:	460d      	mov	r5, r1
 8007cc8:	4833      	ldr	r0, [pc, #204]	@ (8007d98 <_strtol_l.constprop.0+0xf0>)
 8007cca:	462a      	mov	r2, r5
 8007ccc:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007cd0:	5d06      	ldrb	r6, [r0, r4]
 8007cd2:	f016 0608 	ands.w	r6, r6, #8
 8007cd6:	d1f8      	bne.n	8007cca <_strtol_l.constprop.0+0x22>
 8007cd8:	2c2d      	cmp	r4, #45	@ 0x2d
 8007cda:	d12d      	bne.n	8007d38 <_strtol_l.constprop.0+0x90>
 8007cdc:	2601      	movs	r6, #1
 8007cde:	782c      	ldrb	r4, [r5, #0]
 8007ce0:	1c95      	adds	r5, r2, #2
 8007ce2:	f033 0210 	bics.w	r2, r3, #16
 8007ce6:	d109      	bne.n	8007cfc <_strtol_l.constprop.0+0x54>
 8007ce8:	2c30      	cmp	r4, #48	@ 0x30
 8007cea:	d12a      	bne.n	8007d42 <_strtol_l.constprop.0+0x9a>
 8007cec:	782a      	ldrb	r2, [r5, #0]
 8007cee:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8007cf2:	2a58      	cmp	r2, #88	@ 0x58
 8007cf4:	d125      	bne.n	8007d42 <_strtol_l.constprop.0+0x9a>
 8007cf6:	2310      	movs	r3, #16
 8007cf8:	786c      	ldrb	r4, [r5, #1]
 8007cfa:	3502      	adds	r5, #2
 8007cfc:	2200      	movs	r2, #0
 8007cfe:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8007d02:	f10c 3cff 	add.w	ip, ip, #4294967295
 8007d06:	fbbc f9f3 	udiv	r9, ip, r3
 8007d0a:	4610      	mov	r0, r2
 8007d0c:	fb03 ca19 	mls	sl, r3, r9, ip
 8007d10:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8007d14:	2f09      	cmp	r7, #9
 8007d16:	d81b      	bhi.n	8007d50 <_strtol_l.constprop.0+0xa8>
 8007d18:	463c      	mov	r4, r7
 8007d1a:	42a3      	cmp	r3, r4
 8007d1c:	dd27      	ble.n	8007d6e <_strtol_l.constprop.0+0xc6>
 8007d1e:	1c57      	adds	r7, r2, #1
 8007d20:	d007      	beq.n	8007d32 <_strtol_l.constprop.0+0x8a>
 8007d22:	4581      	cmp	r9, r0
 8007d24:	d320      	bcc.n	8007d68 <_strtol_l.constprop.0+0xc0>
 8007d26:	d101      	bne.n	8007d2c <_strtol_l.constprop.0+0x84>
 8007d28:	45a2      	cmp	sl, r4
 8007d2a:	db1d      	blt.n	8007d68 <_strtol_l.constprop.0+0xc0>
 8007d2c:	2201      	movs	r2, #1
 8007d2e:	fb00 4003 	mla	r0, r0, r3, r4
 8007d32:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007d36:	e7eb      	b.n	8007d10 <_strtol_l.constprop.0+0x68>
 8007d38:	2c2b      	cmp	r4, #43	@ 0x2b
 8007d3a:	bf04      	itt	eq
 8007d3c:	782c      	ldrbeq	r4, [r5, #0]
 8007d3e:	1c95      	addeq	r5, r2, #2
 8007d40:	e7cf      	b.n	8007ce2 <_strtol_l.constprop.0+0x3a>
 8007d42:	2b00      	cmp	r3, #0
 8007d44:	d1da      	bne.n	8007cfc <_strtol_l.constprop.0+0x54>
 8007d46:	2c30      	cmp	r4, #48	@ 0x30
 8007d48:	bf0c      	ite	eq
 8007d4a:	2308      	moveq	r3, #8
 8007d4c:	230a      	movne	r3, #10
 8007d4e:	e7d5      	b.n	8007cfc <_strtol_l.constprop.0+0x54>
 8007d50:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8007d54:	2f19      	cmp	r7, #25
 8007d56:	d801      	bhi.n	8007d5c <_strtol_l.constprop.0+0xb4>
 8007d58:	3c37      	subs	r4, #55	@ 0x37
 8007d5a:	e7de      	b.n	8007d1a <_strtol_l.constprop.0+0x72>
 8007d5c:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8007d60:	2f19      	cmp	r7, #25
 8007d62:	d804      	bhi.n	8007d6e <_strtol_l.constprop.0+0xc6>
 8007d64:	3c57      	subs	r4, #87	@ 0x57
 8007d66:	e7d8      	b.n	8007d1a <_strtol_l.constprop.0+0x72>
 8007d68:	f04f 32ff 	mov.w	r2, #4294967295
 8007d6c:	e7e1      	b.n	8007d32 <_strtol_l.constprop.0+0x8a>
 8007d6e:	1c53      	adds	r3, r2, #1
 8007d70:	d108      	bne.n	8007d84 <_strtol_l.constprop.0+0xdc>
 8007d72:	2322      	movs	r3, #34	@ 0x22
 8007d74:	4660      	mov	r0, ip
 8007d76:	f8ce 3000 	str.w	r3, [lr]
 8007d7a:	f1b8 0f00 	cmp.w	r8, #0
 8007d7e:	d0a0      	beq.n	8007cc2 <_strtol_l.constprop.0+0x1a>
 8007d80:	1e69      	subs	r1, r5, #1
 8007d82:	e006      	b.n	8007d92 <_strtol_l.constprop.0+0xea>
 8007d84:	b106      	cbz	r6, 8007d88 <_strtol_l.constprop.0+0xe0>
 8007d86:	4240      	negs	r0, r0
 8007d88:	f1b8 0f00 	cmp.w	r8, #0
 8007d8c:	d099      	beq.n	8007cc2 <_strtol_l.constprop.0+0x1a>
 8007d8e:	2a00      	cmp	r2, #0
 8007d90:	d1f6      	bne.n	8007d80 <_strtol_l.constprop.0+0xd8>
 8007d92:	f8c8 1000 	str.w	r1, [r8]
 8007d96:	e794      	b.n	8007cc2 <_strtol_l.constprop.0+0x1a>
 8007d98:	0800c689 	.word	0x0800c689

08007d9c <_strtol_r>:
 8007d9c:	f7ff bf84 	b.w	8007ca8 <_strtol_l.constprop.0>

08007da0 <strtol>:
 8007da0:	4613      	mov	r3, r2
 8007da2:	460a      	mov	r2, r1
 8007da4:	4601      	mov	r1, r0
 8007da6:	4802      	ldr	r0, [pc, #8]	@ (8007db0 <strtol+0x10>)
 8007da8:	6800      	ldr	r0, [r0, #0]
 8007daa:	f7ff bf7d 	b.w	8007ca8 <_strtol_l.constprop.0>
 8007dae:	bf00      	nop
 8007db0:	2000055c 	.word	0x2000055c

08007db4 <std>:
 8007db4:	2300      	movs	r3, #0
 8007db6:	b510      	push	{r4, lr}
 8007db8:	4604      	mov	r4, r0
 8007dba:	e9c0 3300 	strd	r3, r3, [r0]
 8007dbe:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007dc2:	6083      	str	r3, [r0, #8]
 8007dc4:	8181      	strh	r1, [r0, #12]
 8007dc6:	6643      	str	r3, [r0, #100]	@ 0x64
 8007dc8:	81c2      	strh	r2, [r0, #14]
 8007dca:	6183      	str	r3, [r0, #24]
 8007dcc:	4619      	mov	r1, r3
 8007dce:	2208      	movs	r2, #8
 8007dd0:	305c      	adds	r0, #92	@ 0x5c
 8007dd2:	f000 f8f6 	bl	8007fc2 <memset>
 8007dd6:	4b0d      	ldr	r3, [pc, #52]	@ (8007e0c <std+0x58>)
 8007dd8:	6224      	str	r4, [r4, #32]
 8007dda:	6263      	str	r3, [r4, #36]	@ 0x24
 8007ddc:	4b0c      	ldr	r3, [pc, #48]	@ (8007e10 <std+0x5c>)
 8007dde:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007de0:	4b0c      	ldr	r3, [pc, #48]	@ (8007e14 <std+0x60>)
 8007de2:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007de4:	4b0c      	ldr	r3, [pc, #48]	@ (8007e18 <std+0x64>)
 8007de6:	6323      	str	r3, [r4, #48]	@ 0x30
 8007de8:	4b0c      	ldr	r3, [pc, #48]	@ (8007e1c <std+0x68>)
 8007dea:	429c      	cmp	r4, r3
 8007dec:	d006      	beq.n	8007dfc <std+0x48>
 8007dee:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007df2:	4294      	cmp	r4, r2
 8007df4:	d002      	beq.n	8007dfc <std+0x48>
 8007df6:	33d0      	adds	r3, #208	@ 0xd0
 8007df8:	429c      	cmp	r4, r3
 8007dfa:	d105      	bne.n	8007e08 <std+0x54>
 8007dfc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007e00:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007e04:	f001 b83a 	b.w	8008e7c <__retarget_lock_init_recursive>
 8007e08:	bd10      	pop	{r4, pc}
 8007e0a:	bf00      	nop
 8007e0c:	08007f39 	.word	0x08007f39
 8007e10:	08007f5f 	.word	0x08007f5f
 8007e14:	08007f97 	.word	0x08007f97
 8007e18:	08007fbb 	.word	0x08007fbb
 8007e1c:	20000880 	.word	0x20000880

08007e20 <stdio_exit_handler>:
 8007e20:	4a02      	ldr	r2, [pc, #8]	@ (8007e2c <stdio_exit_handler+0xc>)
 8007e22:	4903      	ldr	r1, [pc, #12]	@ (8007e30 <stdio_exit_handler+0x10>)
 8007e24:	4803      	ldr	r0, [pc, #12]	@ (8007e34 <stdio_exit_handler+0x14>)
 8007e26:	f000 b869 	b.w	8007efc <_fwalk_sglue>
 8007e2a:	bf00      	nop
 8007e2c:	200003dc 	.word	0x200003dc
 8007e30:	0800a395 	.word	0x0800a395
 8007e34:	20000560 	.word	0x20000560

08007e38 <cleanup_stdio>:
 8007e38:	6841      	ldr	r1, [r0, #4]
 8007e3a:	4b0c      	ldr	r3, [pc, #48]	@ (8007e6c <cleanup_stdio+0x34>)
 8007e3c:	b510      	push	{r4, lr}
 8007e3e:	4299      	cmp	r1, r3
 8007e40:	4604      	mov	r4, r0
 8007e42:	d001      	beq.n	8007e48 <cleanup_stdio+0x10>
 8007e44:	f002 faa6 	bl	800a394 <_fflush_r>
 8007e48:	68a1      	ldr	r1, [r4, #8]
 8007e4a:	4b09      	ldr	r3, [pc, #36]	@ (8007e70 <cleanup_stdio+0x38>)
 8007e4c:	4299      	cmp	r1, r3
 8007e4e:	d002      	beq.n	8007e56 <cleanup_stdio+0x1e>
 8007e50:	4620      	mov	r0, r4
 8007e52:	f002 fa9f 	bl	800a394 <_fflush_r>
 8007e56:	68e1      	ldr	r1, [r4, #12]
 8007e58:	4b06      	ldr	r3, [pc, #24]	@ (8007e74 <cleanup_stdio+0x3c>)
 8007e5a:	4299      	cmp	r1, r3
 8007e5c:	d004      	beq.n	8007e68 <cleanup_stdio+0x30>
 8007e5e:	4620      	mov	r0, r4
 8007e60:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007e64:	f002 ba96 	b.w	800a394 <_fflush_r>
 8007e68:	bd10      	pop	{r4, pc}
 8007e6a:	bf00      	nop
 8007e6c:	20000880 	.word	0x20000880
 8007e70:	200008e8 	.word	0x200008e8
 8007e74:	20000950 	.word	0x20000950

08007e78 <global_stdio_init.part.0>:
 8007e78:	b510      	push	{r4, lr}
 8007e7a:	4b0b      	ldr	r3, [pc, #44]	@ (8007ea8 <global_stdio_init.part.0+0x30>)
 8007e7c:	4c0b      	ldr	r4, [pc, #44]	@ (8007eac <global_stdio_init.part.0+0x34>)
 8007e7e:	4a0c      	ldr	r2, [pc, #48]	@ (8007eb0 <global_stdio_init.part.0+0x38>)
 8007e80:	4620      	mov	r0, r4
 8007e82:	601a      	str	r2, [r3, #0]
 8007e84:	2104      	movs	r1, #4
 8007e86:	2200      	movs	r2, #0
 8007e88:	f7ff ff94 	bl	8007db4 <std>
 8007e8c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007e90:	2201      	movs	r2, #1
 8007e92:	2109      	movs	r1, #9
 8007e94:	f7ff ff8e 	bl	8007db4 <std>
 8007e98:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007e9c:	2202      	movs	r2, #2
 8007e9e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007ea2:	2112      	movs	r1, #18
 8007ea4:	f7ff bf86 	b.w	8007db4 <std>
 8007ea8:	200009b8 	.word	0x200009b8
 8007eac:	20000880 	.word	0x20000880
 8007eb0:	08007e21 	.word	0x08007e21

08007eb4 <__sfp_lock_acquire>:
 8007eb4:	4801      	ldr	r0, [pc, #4]	@ (8007ebc <__sfp_lock_acquire+0x8>)
 8007eb6:	f000 bfe3 	b.w	8008e80 <__retarget_lock_acquire_recursive>
 8007eba:	bf00      	nop
 8007ebc:	200009e7 	.word	0x200009e7

08007ec0 <__sfp_lock_release>:
 8007ec0:	4801      	ldr	r0, [pc, #4]	@ (8007ec8 <__sfp_lock_release+0x8>)
 8007ec2:	f000 bfdf 	b.w	8008e84 <__retarget_lock_release_recursive>
 8007ec6:	bf00      	nop
 8007ec8:	200009e7 	.word	0x200009e7

08007ecc <__sinit>:
 8007ecc:	b510      	push	{r4, lr}
 8007ece:	4604      	mov	r4, r0
 8007ed0:	f7ff fff0 	bl	8007eb4 <__sfp_lock_acquire>
 8007ed4:	6a23      	ldr	r3, [r4, #32]
 8007ed6:	b11b      	cbz	r3, 8007ee0 <__sinit+0x14>
 8007ed8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007edc:	f7ff bff0 	b.w	8007ec0 <__sfp_lock_release>
 8007ee0:	4b04      	ldr	r3, [pc, #16]	@ (8007ef4 <__sinit+0x28>)
 8007ee2:	6223      	str	r3, [r4, #32]
 8007ee4:	4b04      	ldr	r3, [pc, #16]	@ (8007ef8 <__sinit+0x2c>)
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	2b00      	cmp	r3, #0
 8007eea:	d1f5      	bne.n	8007ed8 <__sinit+0xc>
 8007eec:	f7ff ffc4 	bl	8007e78 <global_stdio_init.part.0>
 8007ef0:	e7f2      	b.n	8007ed8 <__sinit+0xc>
 8007ef2:	bf00      	nop
 8007ef4:	08007e39 	.word	0x08007e39
 8007ef8:	200009b8 	.word	0x200009b8

08007efc <_fwalk_sglue>:
 8007efc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007f00:	4607      	mov	r7, r0
 8007f02:	4688      	mov	r8, r1
 8007f04:	4614      	mov	r4, r2
 8007f06:	2600      	movs	r6, #0
 8007f08:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007f0c:	f1b9 0901 	subs.w	r9, r9, #1
 8007f10:	d505      	bpl.n	8007f1e <_fwalk_sglue+0x22>
 8007f12:	6824      	ldr	r4, [r4, #0]
 8007f14:	2c00      	cmp	r4, #0
 8007f16:	d1f7      	bne.n	8007f08 <_fwalk_sglue+0xc>
 8007f18:	4630      	mov	r0, r6
 8007f1a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007f1e:	89ab      	ldrh	r3, [r5, #12]
 8007f20:	2b01      	cmp	r3, #1
 8007f22:	d907      	bls.n	8007f34 <_fwalk_sglue+0x38>
 8007f24:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007f28:	3301      	adds	r3, #1
 8007f2a:	d003      	beq.n	8007f34 <_fwalk_sglue+0x38>
 8007f2c:	4629      	mov	r1, r5
 8007f2e:	4638      	mov	r0, r7
 8007f30:	47c0      	blx	r8
 8007f32:	4306      	orrs	r6, r0
 8007f34:	3568      	adds	r5, #104	@ 0x68
 8007f36:	e7e9      	b.n	8007f0c <_fwalk_sglue+0x10>

08007f38 <__sread>:
 8007f38:	b510      	push	{r4, lr}
 8007f3a:	460c      	mov	r4, r1
 8007f3c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007f40:	f000 ff4e 	bl	8008de0 <_read_r>
 8007f44:	2800      	cmp	r0, #0
 8007f46:	bfab      	itete	ge
 8007f48:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007f4a:	89a3      	ldrhlt	r3, [r4, #12]
 8007f4c:	181b      	addge	r3, r3, r0
 8007f4e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007f52:	bfac      	ite	ge
 8007f54:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007f56:	81a3      	strhlt	r3, [r4, #12]
 8007f58:	bd10      	pop	{r4, pc}

08007f5a <__seofread>:
 8007f5a:	2000      	movs	r0, #0
 8007f5c:	4770      	bx	lr

08007f5e <__swrite>:
 8007f5e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007f62:	461f      	mov	r7, r3
 8007f64:	898b      	ldrh	r3, [r1, #12]
 8007f66:	4605      	mov	r5, r0
 8007f68:	05db      	lsls	r3, r3, #23
 8007f6a:	460c      	mov	r4, r1
 8007f6c:	4616      	mov	r6, r2
 8007f6e:	d505      	bpl.n	8007f7c <__swrite+0x1e>
 8007f70:	2302      	movs	r3, #2
 8007f72:	2200      	movs	r2, #0
 8007f74:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007f78:	f000 ff20 	bl	8008dbc <_lseek_r>
 8007f7c:	89a3      	ldrh	r3, [r4, #12]
 8007f7e:	4632      	mov	r2, r6
 8007f80:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007f84:	81a3      	strh	r3, [r4, #12]
 8007f86:	4628      	mov	r0, r5
 8007f88:	463b      	mov	r3, r7
 8007f8a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007f8e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007f92:	f000 bf37 	b.w	8008e04 <_write_r>

08007f96 <__sseek>:
 8007f96:	b510      	push	{r4, lr}
 8007f98:	460c      	mov	r4, r1
 8007f9a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007f9e:	f000 ff0d 	bl	8008dbc <_lseek_r>
 8007fa2:	1c43      	adds	r3, r0, #1
 8007fa4:	89a3      	ldrh	r3, [r4, #12]
 8007fa6:	bf15      	itete	ne
 8007fa8:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007faa:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007fae:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007fb2:	81a3      	strheq	r3, [r4, #12]
 8007fb4:	bf18      	it	ne
 8007fb6:	81a3      	strhne	r3, [r4, #12]
 8007fb8:	bd10      	pop	{r4, pc}

08007fba <__sclose>:
 8007fba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007fbe:	f000 beed 	b.w	8008d9c <_close_r>

08007fc2 <memset>:
 8007fc2:	4603      	mov	r3, r0
 8007fc4:	4402      	add	r2, r0
 8007fc6:	4293      	cmp	r3, r2
 8007fc8:	d100      	bne.n	8007fcc <memset+0xa>
 8007fca:	4770      	bx	lr
 8007fcc:	f803 1b01 	strb.w	r1, [r3], #1
 8007fd0:	e7f9      	b.n	8007fc6 <memset+0x4>

08007fd2 <strncmp>:
 8007fd2:	b510      	push	{r4, lr}
 8007fd4:	b16a      	cbz	r2, 8007ff2 <strncmp+0x20>
 8007fd6:	3901      	subs	r1, #1
 8007fd8:	1884      	adds	r4, r0, r2
 8007fda:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007fde:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8007fe2:	429a      	cmp	r2, r3
 8007fe4:	d103      	bne.n	8007fee <strncmp+0x1c>
 8007fe6:	42a0      	cmp	r0, r4
 8007fe8:	d001      	beq.n	8007fee <strncmp+0x1c>
 8007fea:	2a00      	cmp	r2, #0
 8007fec:	d1f5      	bne.n	8007fda <strncmp+0x8>
 8007fee:	1ad0      	subs	r0, r2, r3
 8007ff0:	bd10      	pop	{r4, pc}
 8007ff2:	4610      	mov	r0, r2
 8007ff4:	e7fc      	b.n	8007ff0 <strncmp+0x1e>
	...

08007ff8 <strtok>:
 8007ff8:	4b16      	ldr	r3, [pc, #88]	@ (8008054 <strtok+0x5c>)
 8007ffa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007ffe:	681f      	ldr	r7, [r3, #0]
 8008000:	4605      	mov	r5, r0
 8008002:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 8008004:	460e      	mov	r6, r1
 8008006:	b9ec      	cbnz	r4, 8008044 <strtok+0x4c>
 8008008:	2050      	movs	r0, #80	@ 0x50
 800800a:	f001 fb45 	bl	8009698 <malloc>
 800800e:	4602      	mov	r2, r0
 8008010:	6478      	str	r0, [r7, #68]	@ 0x44
 8008012:	b920      	cbnz	r0, 800801e <strtok+0x26>
 8008014:	215b      	movs	r1, #91	@ 0x5b
 8008016:	4b10      	ldr	r3, [pc, #64]	@ (8008058 <strtok+0x60>)
 8008018:	4810      	ldr	r0, [pc, #64]	@ (800805c <strtok+0x64>)
 800801a:	f000 ff51 	bl	8008ec0 <__assert_func>
 800801e:	e9c0 4400 	strd	r4, r4, [r0]
 8008022:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8008026:	e9c0 4404 	strd	r4, r4, [r0, #16]
 800802a:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 800802e:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 8008032:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 8008036:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 800803a:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 800803e:	6184      	str	r4, [r0, #24]
 8008040:	7704      	strb	r4, [r0, #28]
 8008042:	6244      	str	r4, [r0, #36]	@ 0x24
 8008044:	4631      	mov	r1, r6
 8008046:	4628      	mov	r0, r5
 8008048:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800804a:	2301      	movs	r3, #1
 800804c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008050:	f000 b806 	b.w	8008060 <__strtok_r>
 8008054:	2000055c 	.word	0x2000055c
 8008058:	0800c789 	.word	0x0800c789
 800805c:	0800c7a0 	.word	0x0800c7a0

08008060 <__strtok_r>:
 8008060:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008062:	4604      	mov	r4, r0
 8008064:	b908      	cbnz	r0, 800806a <__strtok_r+0xa>
 8008066:	6814      	ldr	r4, [r2, #0]
 8008068:	b144      	cbz	r4, 800807c <__strtok_r+0x1c>
 800806a:	460f      	mov	r7, r1
 800806c:	4620      	mov	r0, r4
 800806e:	f814 5b01 	ldrb.w	r5, [r4], #1
 8008072:	f817 6b01 	ldrb.w	r6, [r7], #1
 8008076:	b91e      	cbnz	r6, 8008080 <__strtok_r+0x20>
 8008078:	b965      	cbnz	r5, 8008094 <__strtok_r+0x34>
 800807a:	6015      	str	r5, [r2, #0]
 800807c:	2000      	movs	r0, #0
 800807e:	e005      	b.n	800808c <__strtok_r+0x2c>
 8008080:	42b5      	cmp	r5, r6
 8008082:	d1f6      	bne.n	8008072 <__strtok_r+0x12>
 8008084:	2b00      	cmp	r3, #0
 8008086:	d1f0      	bne.n	800806a <__strtok_r+0xa>
 8008088:	6014      	str	r4, [r2, #0]
 800808a:	7003      	strb	r3, [r0, #0]
 800808c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800808e:	461c      	mov	r4, r3
 8008090:	e00c      	b.n	80080ac <__strtok_r+0x4c>
 8008092:	b915      	cbnz	r5, 800809a <__strtok_r+0x3a>
 8008094:	460e      	mov	r6, r1
 8008096:	f814 3b01 	ldrb.w	r3, [r4], #1
 800809a:	f816 5b01 	ldrb.w	r5, [r6], #1
 800809e:	42ab      	cmp	r3, r5
 80080a0:	d1f7      	bne.n	8008092 <__strtok_r+0x32>
 80080a2:	2b00      	cmp	r3, #0
 80080a4:	d0f3      	beq.n	800808e <__strtok_r+0x2e>
 80080a6:	2300      	movs	r3, #0
 80080a8:	f804 3c01 	strb.w	r3, [r4, #-1]
 80080ac:	6014      	str	r4, [r2, #0]
 80080ae:	e7ed      	b.n	800808c <__strtok_r+0x2c>

080080b0 <difftime>:
 80080b0:	b508      	push	{r3, lr}
 80080b2:	1a80      	subs	r0, r0, r2
 80080b4:	eb61 0103 	sbc.w	r1, r1, r3
 80080b8:	f7f8 f9fa 	bl	80004b0 <__aeabi_l2d>
 80080bc:	bd08      	pop	{r3, pc}
	...

080080c0 <localtime>:
 80080c0:	b538      	push	{r3, r4, r5, lr}
 80080c2:	4b0b      	ldr	r3, [pc, #44]	@ (80080f0 <localtime+0x30>)
 80080c4:	4604      	mov	r4, r0
 80080c6:	681d      	ldr	r5, [r3, #0]
 80080c8:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 80080ca:	b953      	cbnz	r3, 80080e2 <localtime+0x22>
 80080cc:	2024      	movs	r0, #36	@ 0x24
 80080ce:	f001 fae3 	bl	8009698 <malloc>
 80080d2:	4602      	mov	r2, r0
 80080d4:	6368      	str	r0, [r5, #52]	@ 0x34
 80080d6:	b920      	cbnz	r0, 80080e2 <localtime+0x22>
 80080d8:	2132      	movs	r1, #50	@ 0x32
 80080da:	4b06      	ldr	r3, [pc, #24]	@ (80080f4 <localtime+0x34>)
 80080dc:	4806      	ldr	r0, [pc, #24]	@ (80080f8 <localtime+0x38>)
 80080de:	f000 feef 	bl	8008ec0 <__assert_func>
 80080e2:	4620      	mov	r0, r4
 80080e4:	6b69      	ldr	r1, [r5, #52]	@ 0x34
 80080e6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80080ea:	f000 b807 	b.w	80080fc <localtime_r>
 80080ee:	bf00      	nop
 80080f0:	2000055c 	.word	0x2000055c
 80080f4:	0800c789 	.word	0x0800c789
 80080f8:	0800c7fa 	.word	0x0800c7fa

080080fc <localtime_r>:
 80080fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008100:	460c      	mov	r4, r1
 8008102:	4680      	mov	r8, r0
 8008104:	f002 f9aa 	bl	800a45c <__gettzinfo>
 8008108:	4621      	mov	r1, r4
 800810a:	4605      	mov	r5, r0
 800810c:	4640      	mov	r0, r8
 800810e:	f002 f9a9 	bl	800a464 <gmtime_r>
 8008112:	6943      	ldr	r3, [r0, #20]
 8008114:	4604      	mov	r4, r0
 8008116:	0799      	lsls	r1, r3, #30
 8008118:	f203 776c 	addw	r7, r3, #1900	@ 0x76c
 800811c:	d106      	bne.n	800812c <localtime_r+0x30>
 800811e:	2264      	movs	r2, #100	@ 0x64
 8008120:	fb97 f3f2 	sdiv	r3, r7, r2
 8008124:	fb02 7313 	mls	r3, r2, r3, r7
 8008128:	2b00      	cmp	r3, #0
 800812a:	d170      	bne.n	800820e <localtime_r+0x112>
 800812c:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8008130:	fb97 f3f2 	sdiv	r3, r7, r2
 8008134:	fb02 7313 	mls	r3, r2, r3, r7
 8008138:	fab3 f383 	clz	r3, r3
 800813c:	095b      	lsrs	r3, r3, #5
 800813e:	2230      	movs	r2, #48	@ 0x30
 8008140:	4e63      	ldr	r6, [pc, #396]	@ (80082d0 <localtime_r+0x1d4>)
 8008142:	fb02 6603 	mla	r6, r2, r3, r6
 8008146:	f000 fbf3 	bl	8008930 <__tz_lock>
 800814a:	f000 fbfd 	bl	8008948 <_tzset_unlocked>
 800814e:	4b61      	ldr	r3, [pc, #388]	@ (80082d4 <localtime_r+0x1d8>)
 8008150:	681b      	ldr	r3, [r3, #0]
 8008152:	2b00      	cmp	r3, #0
 8008154:	d06a      	beq.n	800822c <localtime_r+0x130>
 8008156:	686b      	ldr	r3, [r5, #4]
 8008158:	42bb      	cmp	r3, r7
 800815a:	d15a      	bne.n	8008212 <localtime_r+0x116>
 800815c:	e9d8 2300 	ldrd	r2, r3, [r8]
 8008160:	e9d5 0108 	ldrd	r0, r1, [r5, #32]
 8008164:	682f      	ldr	r7, [r5, #0]
 8008166:	2f00      	cmp	r7, #0
 8008168:	d15b      	bne.n	8008222 <localtime_r+0x126>
 800816a:	4282      	cmp	r2, r0
 800816c:	eb73 0101 	sbcs.w	r1, r3, r1
 8008170:	db5e      	blt.n	8008230 <localtime_r+0x134>
 8008172:	2301      	movs	r3, #1
 8008174:	6223      	str	r3, [r4, #32]
 8008176:	6d2b      	ldr	r3, [r5, #80]	@ 0x50
 8008178:	f44f 6261 	mov.w	r2, #3600	@ 0xe10
 800817c:	fb93 f0f2 	sdiv	r0, r3, r2
 8008180:	fb02 3310 	mls	r3, r2, r0, r3
 8008184:	223c      	movs	r2, #60	@ 0x3c
 8008186:	fb93 f5f2 	sdiv	r5, r3, r2
 800818a:	fb02 3215 	mls	r2, r2, r5, r3
 800818e:	6823      	ldr	r3, [r4, #0]
 8008190:	6861      	ldr	r1, [r4, #4]
 8008192:	1a9b      	subs	r3, r3, r2
 8008194:	68a2      	ldr	r2, [r4, #8]
 8008196:	1b49      	subs	r1, r1, r5
 8008198:	1a12      	subs	r2, r2, r0
 800819a:	2b3b      	cmp	r3, #59	@ 0x3b
 800819c:	6023      	str	r3, [r4, #0]
 800819e:	6061      	str	r1, [r4, #4]
 80081a0:	60a2      	str	r2, [r4, #8]
 80081a2:	dd51      	ble.n	8008248 <localtime_r+0x14c>
 80081a4:	3101      	adds	r1, #1
 80081a6:	6061      	str	r1, [r4, #4]
 80081a8:	3b3c      	subs	r3, #60	@ 0x3c
 80081aa:	6023      	str	r3, [r4, #0]
 80081ac:	6863      	ldr	r3, [r4, #4]
 80081ae:	2b3b      	cmp	r3, #59	@ 0x3b
 80081b0:	dd50      	ble.n	8008254 <localtime_r+0x158>
 80081b2:	3201      	adds	r2, #1
 80081b4:	60a2      	str	r2, [r4, #8]
 80081b6:	3b3c      	subs	r3, #60	@ 0x3c
 80081b8:	6063      	str	r3, [r4, #4]
 80081ba:	68a3      	ldr	r3, [r4, #8]
 80081bc:	2b17      	cmp	r3, #23
 80081be:	dd4f      	ble.n	8008260 <localtime_r+0x164>
 80081c0:	69e2      	ldr	r2, [r4, #28]
 80081c2:	3b18      	subs	r3, #24
 80081c4:	3201      	adds	r2, #1
 80081c6:	61e2      	str	r2, [r4, #28]
 80081c8:	69a2      	ldr	r2, [r4, #24]
 80081ca:	60a3      	str	r3, [r4, #8]
 80081cc:	3201      	adds	r2, #1
 80081ce:	2a07      	cmp	r2, #7
 80081d0:	bfa8      	it	ge
 80081d2:	2200      	movge	r2, #0
 80081d4:	61a2      	str	r2, [r4, #24]
 80081d6:	68e2      	ldr	r2, [r4, #12]
 80081d8:	6923      	ldr	r3, [r4, #16]
 80081da:	3201      	adds	r2, #1
 80081dc:	60e2      	str	r2, [r4, #12]
 80081de:	f856 1023 	ldr.w	r1, [r6, r3, lsl #2]
 80081e2:	428a      	cmp	r2, r1
 80081e4:	dd0e      	ble.n	8008204 <localtime_r+0x108>
 80081e6:	2b0b      	cmp	r3, #11
 80081e8:	eba2 0201 	sub.w	r2, r2, r1
 80081ec:	60e2      	str	r2, [r4, #12]
 80081ee:	f103 0201 	add.w	r2, r3, #1
 80081f2:	bf05      	ittet	eq
 80081f4:	2200      	moveq	r2, #0
 80081f6:	6963      	ldreq	r3, [r4, #20]
 80081f8:	6122      	strne	r2, [r4, #16]
 80081fa:	3301      	addeq	r3, #1
 80081fc:	bf02      	ittt	eq
 80081fe:	6122      	streq	r2, [r4, #16]
 8008200:	6163      	streq	r3, [r4, #20]
 8008202:	61e2      	streq	r2, [r4, #28]
 8008204:	f000 fb9a 	bl	800893c <__tz_unlock>
 8008208:	4620      	mov	r0, r4
 800820a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800820e:	2301      	movs	r3, #1
 8008210:	e795      	b.n	800813e <localtime_r+0x42>
 8008212:	4638      	mov	r0, r7
 8008214:	f000 fae4 	bl	80087e0 <__tzcalc_limits>
 8008218:	2800      	cmp	r0, #0
 800821a:	d19f      	bne.n	800815c <localtime_r+0x60>
 800821c:	f04f 33ff 	mov.w	r3, #4294967295
 8008220:	e004      	b.n	800822c <localtime_r+0x130>
 8008222:	4282      	cmp	r2, r0
 8008224:	eb73 0101 	sbcs.w	r1, r3, r1
 8008228:	da02      	bge.n	8008230 <localtime_r+0x134>
 800822a:	2300      	movs	r3, #0
 800822c:	6223      	str	r3, [r4, #32]
 800822e:	e009      	b.n	8008244 <localtime_r+0x148>
 8008230:	e9d5 0112 	ldrd	r0, r1, [r5, #72]	@ 0x48
 8008234:	4282      	cmp	r2, r0
 8008236:	418b      	sbcs	r3, r1
 8008238:	bfb4      	ite	lt
 800823a:	2301      	movlt	r3, #1
 800823c:	2300      	movge	r3, #0
 800823e:	6223      	str	r3, [r4, #32]
 8008240:	2b00      	cmp	r3, #0
 8008242:	d198      	bne.n	8008176 <localtime_r+0x7a>
 8008244:	6aab      	ldr	r3, [r5, #40]	@ 0x28
 8008246:	e797      	b.n	8008178 <localtime_r+0x7c>
 8008248:	2b00      	cmp	r3, #0
 800824a:	daaf      	bge.n	80081ac <localtime_r+0xb0>
 800824c:	3901      	subs	r1, #1
 800824e:	6061      	str	r1, [r4, #4]
 8008250:	333c      	adds	r3, #60	@ 0x3c
 8008252:	e7aa      	b.n	80081aa <localtime_r+0xae>
 8008254:	2b00      	cmp	r3, #0
 8008256:	dab0      	bge.n	80081ba <localtime_r+0xbe>
 8008258:	3a01      	subs	r2, #1
 800825a:	60a2      	str	r2, [r4, #8]
 800825c:	333c      	adds	r3, #60	@ 0x3c
 800825e:	e7ab      	b.n	80081b8 <localtime_r+0xbc>
 8008260:	2b00      	cmp	r3, #0
 8008262:	dacf      	bge.n	8008204 <localtime_r+0x108>
 8008264:	69e2      	ldr	r2, [r4, #28]
 8008266:	3318      	adds	r3, #24
 8008268:	3a01      	subs	r2, #1
 800826a:	61e2      	str	r2, [r4, #28]
 800826c:	69a2      	ldr	r2, [r4, #24]
 800826e:	60a3      	str	r3, [r4, #8]
 8008270:	3a01      	subs	r2, #1
 8008272:	bf48      	it	mi
 8008274:	2206      	movmi	r2, #6
 8008276:	61a2      	str	r2, [r4, #24]
 8008278:	68e2      	ldr	r2, [r4, #12]
 800827a:	3a01      	subs	r2, #1
 800827c:	60e2      	str	r2, [r4, #12]
 800827e:	2a00      	cmp	r2, #0
 8008280:	d1c0      	bne.n	8008204 <localtime_r+0x108>
 8008282:	6923      	ldr	r3, [r4, #16]
 8008284:	3b01      	subs	r3, #1
 8008286:	d405      	bmi.n	8008294 <localtime_r+0x198>
 8008288:	6123      	str	r3, [r4, #16]
 800828a:	6923      	ldr	r3, [r4, #16]
 800828c:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
 8008290:	60e3      	str	r3, [r4, #12]
 8008292:	e7b7      	b.n	8008204 <localtime_r+0x108>
 8008294:	230b      	movs	r3, #11
 8008296:	6123      	str	r3, [r4, #16]
 8008298:	6963      	ldr	r3, [r4, #20]
 800829a:	1e5a      	subs	r2, r3, #1
 800829c:	6162      	str	r2, [r4, #20]
 800829e:	0792      	lsls	r2, r2, #30
 80082a0:	f203 736b 	addw	r3, r3, #1899	@ 0x76b
 80082a4:	d105      	bne.n	80082b2 <localtime_r+0x1b6>
 80082a6:	2164      	movs	r1, #100	@ 0x64
 80082a8:	fb93 f2f1 	sdiv	r2, r3, r1
 80082ac:	fb01 3212 	mls	r2, r1, r2, r3
 80082b0:	b962      	cbnz	r2, 80082cc <localtime_r+0x1d0>
 80082b2:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 80082b6:	fb93 f1f2 	sdiv	r1, r3, r2
 80082ba:	fb02 3311 	mls	r3, r2, r1, r3
 80082be:	fab3 f383 	clz	r3, r3
 80082c2:	095b      	lsrs	r3, r3, #5
 80082c4:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 80082c8:	61e3      	str	r3, [r4, #28]
 80082ca:	e7de      	b.n	800828a <localtime_r+0x18e>
 80082cc:	2301      	movs	r3, #1
 80082ce:	e7f9      	b.n	80082c4 <localtime_r+0x1c8>
 80082d0:	0800c8b4 	.word	0x0800c8b4
 80082d4:	200009dc 	.word	0x200009dc

080082d8 <validate_structure>:
 80082d8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80082da:	6801      	ldr	r1, [r0, #0]
 80082dc:	4604      	mov	r4, r0
 80082de:	293b      	cmp	r1, #59	@ 0x3b
 80082e0:	d911      	bls.n	8008306 <validate_structure+0x2e>
 80082e2:	223c      	movs	r2, #60	@ 0x3c
 80082e4:	4668      	mov	r0, sp
 80082e6:	f000 fe09 	bl	8008efc <div>
 80082ea:	9a01      	ldr	r2, [sp, #4]
 80082ec:	6863      	ldr	r3, [r4, #4]
 80082ee:	9900      	ldr	r1, [sp, #0]
 80082f0:	2a00      	cmp	r2, #0
 80082f2:	440b      	add	r3, r1
 80082f4:	6063      	str	r3, [r4, #4]
 80082f6:	bfbb      	ittet	lt
 80082f8:	323c      	addlt	r2, #60	@ 0x3c
 80082fa:	f103 33ff 	addlt.w	r3, r3, #4294967295
 80082fe:	6022      	strge	r2, [r4, #0]
 8008300:	6022      	strlt	r2, [r4, #0]
 8008302:	bfb8      	it	lt
 8008304:	6063      	strlt	r3, [r4, #4]
 8008306:	6861      	ldr	r1, [r4, #4]
 8008308:	293b      	cmp	r1, #59	@ 0x3b
 800830a:	d911      	bls.n	8008330 <validate_structure+0x58>
 800830c:	223c      	movs	r2, #60	@ 0x3c
 800830e:	4668      	mov	r0, sp
 8008310:	f000 fdf4 	bl	8008efc <div>
 8008314:	9a01      	ldr	r2, [sp, #4]
 8008316:	68a3      	ldr	r3, [r4, #8]
 8008318:	9900      	ldr	r1, [sp, #0]
 800831a:	2a00      	cmp	r2, #0
 800831c:	440b      	add	r3, r1
 800831e:	60a3      	str	r3, [r4, #8]
 8008320:	bfbb      	ittet	lt
 8008322:	323c      	addlt	r2, #60	@ 0x3c
 8008324:	f103 33ff 	addlt.w	r3, r3, #4294967295
 8008328:	6062      	strge	r2, [r4, #4]
 800832a:	6062      	strlt	r2, [r4, #4]
 800832c:	bfb8      	it	lt
 800832e:	60a3      	strlt	r3, [r4, #8]
 8008330:	68a1      	ldr	r1, [r4, #8]
 8008332:	2917      	cmp	r1, #23
 8008334:	d911      	bls.n	800835a <validate_structure+0x82>
 8008336:	2218      	movs	r2, #24
 8008338:	4668      	mov	r0, sp
 800833a:	f000 fddf 	bl	8008efc <div>
 800833e:	9a01      	ldr	r2, [sp, #4]
 8008340:	68e3      	ldr	r3, [r4, #12]
 8008342:	9900      	ldr	r1, [sp, #0]
 8008344:	2a00      	cmp	r2, #0
 8008346:	440b      	add	r3, r1
 8008348:	60e3      	str	r3, [r4, #12]
 800834a:	bfbb      	ittet	lt
 800834c:	3218      	addlt	r2, #24
 800834e:	f103 33ff 	addlt.w	r3, r3, #4294967295
 8008352:	60a2      	strge	r2, [r4, #8]
 8008354:	60a2      	strlt	r2, [r4, #8]
 8008356:	bfb8      	it	lt
 8008358:	60e3      	strlt	r3, [r4, #12]
 800835a:	6921      	ldr	r1, [r4, #16]
 800835c:	290b      	cmp	r1, #11
 800835e:	d911      	bls.n	8008384 <validate_structure+0xac>
 8008360:	220c      	movs	r2, #12
 8008362:	4668      	mov	r0, sp
 8008364:	f000 fdca 	bl	8008efc <div>
 8008368:	9a01      	ldr	r2, [sp, #4]
 800836a:	6963      	ldr	r3, [r4, #20]
 800836c:	9900      	ldr	r1, [sp, #0]
 800836e:	2a00      	cmp	r2, #0
 8008370:	440b      	add	r3, r1
 8008372:	6163      	str	r3, [r4, #20]
 8008374:	bfbb      	ittet	lt
 8008376:	320c      	addlt	r2, #12
 8008378:	f103 33ff 	addlt.w	r3, r3, #4294967295
 800837c:	6122      	strge	r2, [r4, #16]
 800837e:	6122      	strlt	r2, [r4, #16]
 8008380:	bfb8      	it	lt
 8008382:	6163      	strlt	r3, [r4, #20]
 8008384:	6963      	ldr	r3, [r4, #20]
 8008386:	079a      	lsls	r2, r3, #30
 8008388:	d11c      	bne.n	80083c4 <validate_structure+0xec>
 800838a:	2164      	movs	r1, #100	@ 0x64
 800838c:	fb93 f2f1 	sdiv	r2, r3, r1
 8008390:	fb01 3212 	mls	r2, r1, r2, r3
 8008394:	b9c2      	cbnz	r2, 80083c8 <validate_structure+0xf0>
 8008396:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 800839a:	f203 736c 	addw	r3, r3, #1900	@ 0x76c
 800839e:	fb93 f1f2 	sdiv	r1, r3, r2
 80083a2:	fb02 3311 	mls	r3, r2, r1, r3
 80083a6:	2b00      	cmp	r3, #0
 80083a8:	bf14      	ite	ne
 80083aa:	231c      	movne	r3, #28
 80083ac:	231d      	moveq	r3, #29
 80083ae:	68e2      	ldr	r2, [r4, #12]
 80083b0:	2a00      	cmp	r2, #0
 80083b2:	dc0b      	bgt.n	80083cc <validate_structure+0xf4>
 80083b4:	200b      	movs	r0, #11
 80083b6:	2164      	movs	r1, #100	@ 0x64
 80083b8:	4d30      	ldr	r5, [pc, #192]	@ (800847c <validate_structure+0x1a4>)
 80083ba:	68e6      	ldr	r6, [r4, #12]
 80083bc:	2e00      	cmp	r6, #0
 80083be:	dd30      	ble.n	8008422 <validate_structure+0x14a>
 80083c0:	b003      	add	sp, #12
 80083c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80083c4:	231c      	movs	r3, #28
 80083c6:	e7f2      	b.n	80083ae <validate_structure+0xd6>
 80083c8:	231d      	movs	r3, #29
 80083ca:	e7f0      	b.n	80083ae <validate_structure+0xd6>
 80083cc:	4d2b      	ldr	r5, [pc, #172]	@ (800847c <validate_structure+0x1a4>)
 80083ce:	e9d4 1203 	ldrd	r1, r2, [r4, #12]
 80083d2:	2a01      	cmp	r2, #1
 80083d4:	bf0c      	ite	eq
 80083d6:	4618      	moveq	r0, r3
 80083d8:	f855 0022 	ldrne.w	r0, [r5, r2, lsl #2]
 80083dc:	4281      	cmp	r1, r0
 80083de:	ddef      	ble.n	80083c0 <validate_structure+0xe8>
 80083e0:	3201      	adds	r2, #1
 80083e2:	1a09      	subs	r1, r1, r0
 80083e4:	2a0c      	cmp	r2, #12
 80083e6:	60e1      	str	r1, [r4, #12]
 80083e8:	6122      	str	r2, [r4, #16]
 80083ea:	d1f0      	bne.n	80083ce <validate_structure+0xf6>
 80083ec:	2100      	movs	r1, #0
 80083ee:	6963      	ldr	r3, [r4, #20]
 80083f0:	6121      	str	r1, [r4, #16]
 80083f2:	1c5a      	adds	r2, r3, #1
 80083f4:	0791      	lsls	r1, r2, #30
 80083f6:	6162      	str	r2, [r4, #20]
 80083f8:	d13c      	bne.n	8008474 <validate_structure+0x19c>
 80083fa:	2164      	movs	r1, #100	@ 0x64
 80083fc:	fb92 f0f1 	sdiv	r0, r2, r1
 8008400:	fb01 2210 	mls	r2, r1, r0, r2
 8008404:	2a00      	cmp	r2, #0
 8008406:	d137      	bne.n	8008478 <validate_structure+0x1a0>
 8008408:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 800840c:	f203 736d 	addw	r3, r3, #1901	@ 0x76d
 8008410:	fb93 f1f2 	sdiv	r1, r3, r2
 8008414:	fb02 3311 	mls	r3, r2, r1, r3
 8008418:	2b00      	cmp	r3, #0
 800841a:	bf14      	ite	ne
 800841c:	231c      	movne	r3, #28
 800841e:	231d      	moveq	r3, #29
 8008420:	e7d5      	b.n	80083ce <validate_structure+0xf6>
 8008422:	6922      	ldr	r2, [r4, #16]
 8008424:	3a01      	subs	r2, #1
 8008426:	6122      	str	r2, [r4, #16]
 8008428:	3201      	adds	r2, #1
 800842a:	d116      	bne.n	800845a <validate_structure+0x182>
 800842c:	6963      	ldr	r3, [r4, #20]
 800842e:	1e5a      	subs	r2, r3, #1
 8008430:	0797      	lsls	r7, r2, #30
 8008432:	e9c4 0204 	strd	r0, r2, [r4, #16]
 8008436:	d119      	bne.n	800846c <validate_structure+0x194>
 8008438:	fb92 f7f1 	sdiv	r7, r2, r1
 800843c:	fb01 2217 	mls	r2, r1, r7, r2
 8008440:	b9b2      	cbnz	r2, 8008470 <validate_structure+0x198>
 8008442:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8008446:	f203 736b 	addw	r3, r3, #1899	@ 0x76b
 800844a:	fb93 f7f2 	sdiv	r7, r3, r2
 800844e:	fb02 3317 	mls	r3, r2, r7, r3
 8008452:	2b00      	cmp	r3, #0
 8008454:	bf14      	ite	ne
 8008456:	231c      	movne	r3, #28
 8008458:	231d      	moveq	r3, #29
 800845a:	6922      	ldr	r2, [r4, #16]
 800845c:	2a01      	cmp	r2, #1
 800845e:	bf0c      	ite	eq
 8008460:	461a      	moveq	r2, r3
 8008462:	f855 2022 	ldrne.w	r2, [r5, r2, lsl #2]
 8008466:	4432      	add	r2, r6
 8008468:	60e2      	str	r2, [r4, #12]
 800846a:	e7a6      	b.n	80083ba <validate_structure+0xe2>
 800846c:	231c      	movs	r3, #28
 800846e:	e7f4      	b.n	800845a <validate_structure+0x182>
 8008470:	231d      	movs	r3, #29
 8008472:	e7f2      	b.n	800845a <validate_structure+0x182>
 8008474:	231c      	movs	r3, #28
 8008476:	e7aa      	b.n	80083ce <validate_structure+0xf6>
 8008478:	231d      	movs	r3, #29
 800847a:	e7a8      	b.n	80083ce <validate_structure+0xf6>
 800847c:	0800c884 	.word	0x0800c884

08008480 <mktime>:
 8008480:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008484:	b085      	sub	sp, #20
 8008486:	4607      	mov	r7, r0
 8008488:	f001 ffe8 	bl	800a45c <__gettzinfo>
 800848c:	4681      	mov	r9, r0
 800848e:	4638      	mov	r0, r7
 8008490:	f7ff ff22 	bl	80082d8 <validate_structure>
 8008494:	e9d7 4300 	ldrd	r4, r3, [r7]
 8008498:	223c      	movs	r2, #60	@ 0x3c
 800849a:	fb02 4403 	mla	r4, r2, r3, r4
 800849e:	f44f 6261 	mov.w	r2, #3600	@ 0xe10
 80084a2:	68bb      	ldr	r3, [r7, #8]
 80084a4:	697d      	ldr	r5, [r7, #20]
 80084a6:	fb02 4403 	mla	r4, r2, r3, r4
 80084aa:	e9d7 6303 	ldrd	r6, r3, [r7, #12]
 80084ae:	4ac1      	ldr	r2, [pc, #772]	@ (80087b4 <mktime+0x334>)
 80084b0:	3e01      	subs	r6, #1
 80084b2:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80084b6:	2b01      	cmp	r3, #1
 80084b8:	4416      	add	r6, r2
 80084ba:	dd11      	ble.n	80084e0 <mktime+0x60>
 80084bc:	07a9      	lsls	r1, r5, #30
 80084be:	d10f      	bne.n	80084e0 <mktime+0x60>
 80084c0:	2264      	movs	r2, #100	@ 0x64
 80084c2:	fb95 f3f2 	sdiv	r3, r5, r2
 80084c6:	fb02 5313 	mls	r3, r2, r3, r5
 80084ca:	b943      	cbnz	r3, 80084de <mktime+0x5e>
 80084cc:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 80084d0:	f205 736c 	addw	r3, r5, #1900	@ 0x76c
 80084d4:	fb93 f1f2 	sdiv	r1, r3, r2
 80084d8:	fb02 3311 	mls	r3, r2, r1, r3
 80084dc:	b903      	cbnz	r3, 80084e0 <mktime+0x60>
 80084de:	3601      	adds	r6, #1
 80084e0:	f644 6220 	movw	r2, #20000	@ 0x4e20
 80084e4:	f505 531c 	add.w	r3, r5, #9984	@ 0x2700
 80084e8:	3310      	adds	r3, #16
 80084ea:	4293      	cmp	r3, r2
 80084ec:	61fe      	str	r6, [r7, #28]
 80084ee:	f200 8167 	bhi.w	80087c0 <mktime+0x340>
 80084f2:	2d46      	cmp	r5, #70	@ 0x46
 80084f4:	f340 808e 	ble.w	8008614 <mktime+0x194>
 80084f8:	2346      	movs	r3, #70	@ 0x46
 80084fa:	f240 1c6d 	movw	ip, #365	@ 0x16d
 80084fe:	2164      	movs	r1, #100	@ 0x64
 8008500:	f44f 70c8 	mov.w	r0, #400	@ 0x190
 8008504:	079a      	lsls	r2, r3, #30
 8008506:	d17f      	bne.n	8008608 <mktime+0x188>
 8008508:	fb93 f2f1 	sdiv	r2, r3, r1
 800850c:	fb01 3212 	mls	r2, r1, r2, r3
 8008510:	2a00      	cmp	r2, #0
 8008512:	d17c      	bne.n	800860e <mktime+0x18e>
 8008514:	f203 726c 	addw	r2, r3, #1900	@ 0x76c
 8008518:	fb92 fef0 	sdiv	lr, r2, r0
 800851c:	fb00 221e 	mls	r2, r0, lr, r2
 8008520:	2a00      	cmp	r2, #0
 8008522:	bf14      	ite	ne
 8008524:	4662      	movne	r2, ip
 8008526:	f44f 72b7 	moveq.w	r2, #366	@ 0x16e
 800852a:	3301      	adds	r3, #1
 800852c:	429d      	cmp	r5, r3
 800852e:	4416      	add	r6, r2
 8008530:	d1e8      	bne.n	8008504 <mktime+0x84>
 8008532:	4ba1      	ldr	r3, [pc, #644]	@ (80087b8 <mktime+0x338>)
 8008534:	ea4f 78e4 	mov.w	r8, r4, asr #31
 8008538:	fbc6 4803 	smlal	r4, r8, r6, r3
 800853c:	f000 f9f8 	bl	8008930 <__tz_lock>
 8008540:	f000 fa02 	bl	8008948 <_tzset_unlocked>
 8008544:	4b9d      	ldr	r3, [pc, #628]	@ (80087bc <mktime+0x33c>)
 8008546:	681b      	ldr	r3, [r3, #0]
 8008548:	2b00      	cmp	r3, #0
 800854a:	f000 8140 	beq.w	80087ce <mktime+0x34e>
 800854e:	f8d7 a020 	ldr.w	sl, [r7, #32]
 8008552:	6978      	ldr	r0, [r7, #20]
 8008554:	4653      	mov	r3, sl
 8008556:	2b01      	cmp	r3, #1
 8008558:	bfa8      	it	ge
 800855a:	2301      	movge	r3, #1
 800855c:	9301      	str	r3, [sp, #4]
 800855e:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8008562:	f200 706c 	addw	r0, r0, #1900	@ 0x76c
 8008566:	4283      	cmp	r3, r0
 8008568:	f040 8096 	bne.w	8008698 <mktime+0x218>
 800856c:	e9d9 2108 	ldrd	r2, r1, [r9, #32]
 8008570:	f8d9 0050 	ldr.w	r0, [r9, #80]	@ 0x50
 8008574:	f8d9 c04c 	ldr.w	ip, [r9, #76]	@ 0x4c
 8008578:	1a13      	subs	r3, r2, r0
 800857a:	9303      	str	r3, [sp, #12]
 800857c:	f8d9 3048 	ldr.w	r3, [r9, #72]	@ 0x48
 8008580:	eb61 7be0 	sbc.w	fp, r1, r0, asr #31
 8008584:	9302      	str	r3, [sp, #8]
 8008586:	9a02      	ldr	r2, [sp, #8]
 8008588:	f8d9 3028 	ldr.w	r3, [r9, #40]	@ 0x28
 800858c:	ebb2 0e03 	subs.w	lr, r2, r3
 8008590:	eb6c 71e3 	sbc.w	r1, ip, r3, asr #31
 8008594:	4574      	cmp	r4, lr
 8008596:	eb78 0201 	sbcs.w	r2, r8, r1
 800859a:	f280 8085 	bge.w	80086a8 <mktime+0x228>
 800859e:	f8d9 2000 	ldr.w	r2, [r9]
 80085a2:	2a00      	cmp	r2, #0
 80085a4:	f000 808d 	beq.w	80086c2 <mktime+0x242>
 80085a8:	9a03      	ldr	r2, [sp, #12]
 80085aa:	4294      	cmp	r4, r2
 80085ac:	eb78 020b 	sbcs.w	r2, r8, fp
 80085b0:	f2c0 810a 	blt.w	80087c8 <mktime+0x348>
 80085b4:	4574      	cmp	r4, lr
 80085b6:	eb78 0101 	sbcs.w	r1, r8, r1
 80085ba:	bfb4      	ite	lt
 80085bc:	f04f 0b01 	movlt.w	fp, #1
 80085c0:	f04f 0b00 	movge.w	fp, #0
 80085c4:	f1ba 0f00 	cmp.w	sl, #0
 80085c8:	f280 8087 	bge.w	80086da <mktime+0x25a>
 80085cc:	f1bb 0f01 	cmp.w	fp, #1
 80085d0:	f040 80ff 	bne.w	80087d2 <mktime+0x352>
 80085d4:	f04f 0b01 	mov.w	fp, #1
 80085d8:	f8d9 3050 	ldr.w	r3, [r9, #80]	@ 0x50
 80085dc:	191c      	adds	r4, r3, r4
 80085de:	eb48 78e3 	adc.w	r8, r8, r3, asr #31
 80085e2:	f000 f9ab 	bl	800893c <__tz_unlock>
 80085e6:	2307      	movs	r3, #7
 80085e8:	3604      	adds	r6, #4
 80085ea:	fb96 f3f3 	sdiv	r3, r6, r3
 80085ee:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 80085f2:	1af6      	subs	r6, r6, r3
 80085f4:	f100 80db 	bmi.w	80087ae <mktime+0x32e>
 80085f8:	f8c7 b020 	str.w	fp, [r7, #32]
 80085fc:	61be      	str	r6, [r7, #24]
 80085fe:	4620      	mov	r0, r4
 8008600:	4641      	mov	r1, r8
 8008602:	b005      	add	sp, #20
 8008604:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008608:	f240 126d 	movw	r2, #365	@ 0x16d
 800860c:	e78d      	b.n	800852a <mktime+0xaa>
 800860e:	f44f 72b7 	mov.w	r2, #366	@ 0x16e
 8008612:	e78a      	b.n	800852a <mktime+0xaa>
 8008614:	d08d      	beq.n	8008532 <mktime+0xb2>
 8008616:	2345      	movs	r3, #69	@ 0x45
 8008618:	f240 1c6d 	movw	ip, #365	@ 0x16d
 800861c:	2164      	movs	r1, #100	@ 0x64
 800861e:	f44f 70c8 	mov.w	r0, #400	@ 0x190
 8008622:	e012      	b.n	800864a <mktime+0x1ca>
 8008624:	bb62      	cbnz	r2, 8008680 <mktime+0x200>
 8008626:	fb93 f2f1 	sdiv	r2, r3, r1
 800862a:	fb01 3212 	mls	r2, r1, r2, r3
 800862e:	bb52      	cbnz	r2, 8008686 <mktime+0x206>
 8008630:	f203 726c 	addw	r2, r3, #1900	@ 0x76c
 8008634:	fb92 fef0 	sdiv	lr, r2, r0
 8008638:	fb00 221e 	mls	r2, r0, lr, r2
 800863c:	2a00      	cmp	r2, #0
 800863e:	bf14      	ite	ne
 8008640:	4662      	movne	r2, ip
 8008642:	f44f 72b7 	moveq.w	r2, #366	@ 0x16e
 8008646:	1ab6      	subs	r6, r6, r2
 8008648:	3b01      	subs	r3, #1
 800864a:	429d      	cmp	r5, r3
 800864c:	f003 0203 	and.w	r2, r3, #3
 8008650:	dbe8      	blt.n	8008624 <mktime+0x1a4>
 8008652:	b9da      	cbnz	r2, 800868c <mktime+0x20c>
 8008654:	2264      	movs	r2, #100	@ 0x64
 8008656:	fb95 f3f2 	sdiv	r3, r5, r2
 800865a:	fb02 5313 	mls	r3, r2, r3, r5
 800865e:	b9c3      	cbnz	r3, 8008692 <mktime+0x212>
 8008660:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8008664:	f205 736c 	addw	r3, r5, #1900	@ 0x76c
 8008668:	fb93 f1f2 	sdiv	r1, r3, r2
 800866c:	fb02 3311 	mls	r3, r2, r1, r3
 8008670:	2b00      	cmp	r3, #0
 8008672:	f240 136d 	movw	r3, #365	@ 0x16d
 8008676:	bf08      	it	eq
 8008678:	f44f 73b7 	moveq.w	r3, #366	@ 0x16e
 800867c:	1af6      	subs	r6, r6, r3
 800867e:	e758      	b.n	8008532 <mktime+0xb2>
 8008680:	f240 126d 	movw	r2, #365	@ 0x16d
 8008684:	e7df      	b.n	8008646 <mktime+0x1c6>
 8008686:	f44f 72b7 	mov.w	r2, #366	@ 0x16e
 800868a:	e7dc      	b.n	8008646 <mktime+0x1c6>
 800868c:	f240 136d 	movw	r3, #365	@ 0x16d
 8008690:	e7f4      	b.n	800867c <mktime+0x1fc>
 8008692:	f44f 73b7 	mov.w	r3, #366	@ 0x16e
 8008696:	e7f1      	b.n	800867c <mktime+0x1fc>
 8008698:	f000 f8a2 	bl	80087e0 <__tzcalc_limits>
 800869c:	2800      	cmp	r0, #0
 800869e:	f47f af65 	bne.w	800856c <mktime+0xec>
 80086a2:	f8dd b004 	ldr.w	fp, [sp, #4]
 80086a6:	e791      	b.n	80085cc <mktime+0x14c>
 80086a8:	9a02      	ldr	r2, [sp, #8]
 80086aa:	1a12      	subs	r2, r2, r0
 80086ac:	9202      	str	r2, [sp, #8]
 80086ae:	ea4f 72e0 	mov.w	r2, r0, asr #31
 80086b2:	eb6c 0c02 	sbc.w	ip, ip, r2
 80086b6:	9a02      	ldr	r2, [sp, #8]
 80086b8:	4294      	cmp	r4, r2
 80086ba:	eb78 0c0c 	sbcs.w	ip, r8, ip
 80086be:	dbf0      	blt.n	80086a2 <mktime+0x222>
 80086c0:	e76d      	b.n	800859e <mktime+0x11e>
 80086c2:	9a03      	ldr	r2, [sp, #12]
 80086c4:	4294      	cmp	r4, r2
 80086c6:	eb78 020b 	sbcs.w	r2, r8, fp
 80086ca:	f6ff af73 	blt.w	80085b4 <mktime+0x134>
 80086ce:	f1ba 0f00 	cmp.w	sl, #0
 80086d2:	f6ff af7f 	blt.w	80085d4 <mktime+0x154>
 80086d6:	f04f 0b01 	mov.w	fp, #1
 80086da:	9a01      	ldr	r2, [sp, #4]
 80086dc:	ea82 020b 	eor.w	r2, r2, fp
 80086e0:	2a01      	cmp	r2, #1
 80086e2:	f47f af73 	bne.w	80085cc <mktime+0x14c>
 80086e6:	f1bb 0f00 	cmp.w	fp, #0
 80086ea:	d035      	beq.n	8008758 <mktime+0x2d8>
 80086ec:	1a1b      	subs	r3, r3, r0
 80086ee:	683a      	ldr	r2, [r7, #0]
 80086f0:	191c      	adds	r4, r3, r4
 80086f2:	441a      	add	r2, r3
 80086f4:	603a      	str	r2, [r7, #0]
 80086f6:	4638      	mov	r0, r7
 80086f8:	f8d7 a00c 	ldr.w	sl, [r7, #12]
 80086fc:	eb48 78e3 	adc.w	r8, r8, r3, asr #31
 8008700:	f7ff fdea 	bl	80082d8 <validate_structure>
 8008704:	68fa      	ldr	r2, [r7, #12]
 8008706:	ebb2 020a 	subs.w	r2, r2, sl
 800870a:	f43f af5f 	beq.w	80085cc <mktime+0x14c>
 800870e:	2a01      	cmp	r2, #1
 8008710:	dc24      	bgt.n	800875c <mktime+0x2dc>
 8008712:	1c93      	adds	r3, r2, #2
 8008714:	bfd8      	it	le
 8008716:	2201      	movle	r2, #1
 8008718:	69fb      	ldr	r3, [r7, #28]
 800871a:	18d3      	adds	r3, r2, r3
 800871c:	d527      	bpl.n	800876e <mktime+0x2ee>
 800871e:	1e6b      	subs	r3, r5, #1
 8008720:	0798      	lsls	r0, r3, #30
 8008722:	d11e      	bne.n	8008762 <mktime+0x2e2>
 8008724:	2164      	movs	r1, #100	@ 0x64
 8008726:	fb93 f0f1 	sdiv	r0, r3, r1
 800872a:	fb01 3310 	mls	r3, r1, r0, r3
 800872e:	b9db      	cbnz	r3, 8008768 <mktime+0x2e8>
 8008730:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 8008734:	f205 756b 	addw	r5, r5, #1899	@ 0x76b
 8008738:	fb95 f1f3 	sdiv	r1, r5, r3
 800873c:	fb03 5511 	mls	r5, r3, r1, r5
 8008740:	2d00      	cmp	r5, #0
 8008742:	f240 136d 	movw	r3, #365	@ 0x16d
 8008746:	bf18      	it	ne
 8008748:	f44f 73b6 	movne.w	r3, #364	@ 0x16c
 800874c:	61fb      	str	r3, [r7, #28]
 800874e:	4416      	add	r6, r2
 8008750:	e73c      	b.n	80085cc <mktime+0x14c>
 8008752:	f04f 0b00 	mov.w	fp, #0
 8008756:	e7c0      	b.n	80086da <mktime+0x25a>
 8008758:	1ac3      	subs	r3, r0, r3
 800875a:	e7c8      	b.n	80086ee <mktime+0x26e>
 800875c:	f04f 32ff 	mov.w	r2, #4294967295
 8008760:	e7da      	b.n	8008718 <mktime+0x298>
 8008762:	f44f 73b6 	mov.w	r3, #364	@ 0x16c
 8008766:	e7f1      	b.n	800874c <mktime+0x2cc>
 8008768:	f240 136d 	movw	r3, #365	@ 0x16d
 800876c:	e7ee      	b.n	800874c <mktime+0x2cc>
 800876e:	07a9      	lsls	r1, r5, #30
 8008770:	d117      	bne.n	80087a2 <mktime+0x322>
 8008772:	2064      	movs	r0, #100	@ 0x64
 8008774:	fb95 f1f0 	sdiv	r1, r5, r0
 8008778:	fb00 5111 	mls	r1, r0, r1, r5
 800877c:	b9a1      	cbnz	r1, 80087a8 <mktime+0x328>
 800877e:	f44f 71c8 	mov.w	r1, #400	@ 0x190
 8008782:	f205 756c 	addw	r5, r5, #1900	@ 0x76c
 8008786:	fb95 f0f1 	sdiv	r0, r5, r1
 800878a:	fb01 5510 	mls	r5, r1, r0, r5
 800878e:	2d00      	cmp	r5, #0
 8008790:	f240 116d 	movw	r1, #365	@ 0x16d
 8008794:	bf08      	it	eq
 8008796:	f44f 71b7 	moveq.w	r1, #366	@ 0x16e
 800879a:	428b      	cmp	r3, r1
 800879c:	bfa8      	it	ge
 800879e:	1a5b      	subge	r3, r3, r1
 80087a0:	e7d4      	b.n	800874c <mktime+0x2cc>
 80087a2:	f240 116d 	movw	r1, #365	@ 0x16d
 80087a6:	e7f8      	b.n	800879a <mktime+0x31a>
 80087a8:	f44f 71b7 	mov.w	r1, #366	@ 0x16e
 80087ac:	e7f5      	b.n	800879a <mktime+0x31a>
 80087ae:	3607      	adds	r6, #7
 80087b0:	e722      	b.n	80085f8 <mktime+0x178>
 80087b2:	bf00      	nop
 80087b4:	0800c854 	.word	0x0800c854
 80087b8:	00015180 	.word	0x00015180
 80087bc:	200009dc 	.word	0x200009dc
 80087c0:	f04f 34ff 	mov.w	r4, #4294967295
 80087c4:	46a0      	mov	r8, r4
 80087c6:	e71a      	b.n	80085fe <mktime+0x17e>
 80087c8:	f1ba 0f00 	cmp.w	sl, #0
 80087cc:	dac1      	bge.n	8008752 <mktime+0x2d2>
 80087ce:	f04f 0b00 	mov.w	fp, #0
 80087d2:	f8d9 3028 	ldr.w	r3, [r9, #40]	@ 0x28
 80087d6:	191c      	adds	r4, r3, r4
 80087d8:	eb48 78e3 	adc.w	r8, r8, r3, asr #31
 80087dc:	e701      	b.n	80085e2 <mktime+0x162>
 80087de:	bf00      	nop

080087e0 <__tzcalc_limits>:
 80087e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80087e4:	4604      	mov	r4, r0
 80087e6:	f001 fe39 	bl	800a45c <__gettzinfo>
 80087ea:	f240 73b1 	movw	r3, #1969	@ 0x7b1
 80087ee:	429c      	cmp	r4, r3
 80087f0:	f340 8098 	ble.w	8008924 <__tzcalc_limits+0x144>
 80087f4:	f46f 67f6 	mvn.w	r7, #1968	@ 0x7b0
 80087f8:	f240 126d 	movw	r2, #365	@ 0x16d
 80087fc:	19e5      	adds	r5, r4, r7
 80087fe:	f2a4 73b2 	subw	r3, r4, #1970	@ 0x7b2
 8008802:	10ad      	asrs	r5, r5, #2
 8008804:	fb02 5503 	mla	r5, r2, r3, r5
 8008808:	f06f 0263 	mvn.w	r2, #99	@ 0x63
 800880c:	f2a4 736d 	subw	r3, r4, #1901	@ 0x76d
 8008810:	fb93 f3f2 	sdiv	r3, r3, r2
 8008814:	f46f 6cc8 	mvn.w	ip, #1600	@ 0x640
 8008818:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 800881c:	441d      	add	r5, r3
 800881e:	eb04 030c 	add.w	r3, r4, ip
 8008822:	fbb3 f3f2 	udiv	r3, r3, r2
 8008826:	4601      	mov	r1, r0
 8008828:	4f3f      	ldr	r7, [pc, #252]	@ (8008928 <__tzcalc_limits+0x148>)
 800882a:	6044      	str	r4, [r0, #4]
 800882c:	441d      	add	r5, r3
 800882e:	f100 0c50 	add.w	ip, r0, #80	@ 0x50
 8008832:	7a0b      	ldrb	r3, [r1, #8]
 8008834:	694a      	ldr	r2, [r1, #20]
 8008836:	2b4a      	cmp	r3, #74	@ 0x4a
 8008838:	d133      	bne.n	80088a2 <__tzcalc_limits+0xc2>
 800883a:	07a6      	lsls	r6, r4, #30
 800883c:	eb05 0302 	add.w	r3, r5, r2
 8008840:	d106      	bne.n	8008850 <__tzcalc_limits+0x70>
 8008842:	f04f 0e64 	mov.w	lr, #100	@ 0x64
 8008846:	fb94 f6fe 	sdiv	r6, r4, lr
 800884a:	fb0e 4616 	mls	r6, lr, r6, r4
 800884e:	b936      	cbnz	r6, 800885e <__tzcalc_limits+0x7e>
 8008850:	f44f 7ec8 	mov.w	lr, #400	@ 0x190
 8008854:	fb94 f6fe 	sdiv	r6, r4, lr
 8008858:	fb0e 4616 	mls	r6, lr, r6, r4
 800885c:	b9fe      	cbnz	r6, 800889e <__tzcalc_limits+0xbe>
 800885e:	2a3b      	cmp	r2, #59	@ 0x3b
 8008860:	bfd4      	ite	le
 8008862:	2200      	movle	r2, #0
 8008864:	2201      	movgt	r2, #1
 8008866:	4413      	add	r3, r2
 8008868:	3b01      	subs	r3, #1
 800886a:	698a      	ldr	r2, [r1, #24]
 800886c:	17d6      	asrs	r6, r2, #31
 800886e:	fbc3 2607 	smlal	r2, r6, r3, r7
 8008872:	6a8b      	ldr	r3, [r1, #40]	@ 0x28
 8008874:	18d2      	adds	r2, r2, r3
 8008876:	eb46 73e3 	adc.w	r3, r6, r3, asr #31
 800887a:	e9c1 2308 	strd	r2, r3, [r1, #32]
 800887e:	3128      	adds	r1, #40	@ 0x28
 8008880:	458c      	cmp	ip, r1
 8008882:	d1d6      	bne.n	8008832 <__tzcalc_limits+0x52>
 8008884:	e9d0 4308 	ldrd	r4, r3, [r0, #32]
 8008888:	e9d0 1212 	ldrd	r1, r2, [r0, #72]	@ 0x48
 800888c:	428c      	cmp	r4, r1
 800888e:	4193      	sbcs	r3, r2
 8008890:	bfb4      	ite	lt
 8008892:	2301      	movlt	r3, #1
 8008894:	2300      	movge	r3, #0
 8008896:	6003      	str	r3, [r0, #0]
 8008898:	2001      	movs	r0, #1
 800889a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800889e:	2200      	movs	r2, #0
 80088a0:	e7e1      	b.n	8008866 <__tzcalc_limits+0x86>
 80088a2:	2b44      	cmp	r3, #68	@ 0x44
 80088a4:	d101      	bne.n	80088aa <__tzcalc_limits+0xca>
 80088a6:	18ab      	adds	r3, r5, r2
 80088a8:	e7df      	b.n	800886a <__tzcalc_limits+0x8a>
 80088aa:	07a3      	lsls	r3, r4, #30
 80088ac:	d105      	bne.n	80088ba <__tzcalc_limits+0xda>
 80088ae:	2664      	movs	r6, #100	@ 0x64
 80088b0:	fb94 f3f6 	sdiv	r3, r4, r6
 80088b4:	fb06 4313 	mls	r3, r6, r3, r4
 80088b8:	bb73      	cbnz	r3, 8008918 <__tzcalc_limits+0x138>
 80088ba:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 80088be:	fb94 f6f3 	sdiv	r6, r4, r3
 80088c2:	fb03 4616 	mls	r6, r3, r6, r4
 80088c6:	fab6 f686 	clz	r6, r6
 80088ca:	0976      	lsrs	r6, r6, #5
 80088cc:	f04f 0a30 	mov.w	sl, #48	@ 0x30
 80088d0:	462b      	mov	r3, r5
 80088d2:	f04f 0800 	mov.w	r8, #0
 80088d6:	f8df e054 	ldr.w	lr, [pc, #84]	@ 800892c <__tzcalc_limits+0x14c>
 80088da:	f8d1 900c 	ldr.w	r9, [r1, #12]
 80088de:	fb0a e606 	mla	r6, sl, r6, lr
 80088e2:	f108 0801 	add.w	r8, r8, #1
 80088e6:	45c1      	cmp	r9, r8
 80088e8:	f856 e028 	ldr.w	lr, [r6, r8, lsl #2]
 80088ec:	dc16      	bgt.n	800891c <__tzcalc_limits+0x13c>
 80088ee:	2607      	movs	r6, #7
 80088f0:	f103 0804 	add.w	r8, r3, #4
 80088f4:	fb98 f6f6 	sdiv	r6, r8, r6
 80088f8:	ebc6 06c6 	rsb	r6, r6, r6, lsl #3
 80088fc:	eba8 0606 	sub.w	r6, r8, r6
 8008900:	1b92      	subs	r2, r2, r6
 8008902:	690e      	ldr	r6, [r1, #16]
 8008904:	bf48      	it	mi
 8008906:	3207      	addmi	r2, #7
 8008908:	3e01      	subs	r6, #1
 800890a:	ebc6 06c6 	rsb	r6, r6, r6, lsl #3
 800890e:	4432      	add	r2, r6
 8008910:	4572      	cmp	r2, lr
 8008912:	da05      	bge.n	8008920 <__tzcalc_limits+0x140>
 8008914:	4413      	add	r3, r2
 8008916:	e7a8      	b.n	800886a <__tzcalc_limits+0x8a>
 8008918:	2601      	movs	r6, #1
 800891a:	e7d7      	b.n	80088cc <__tzcalc_limits+0xec>
 800891c:	4473      	add	r3, lr
 800891e:	e7e0      	b.n	80088e2 <__tzcalc_limits+0x102>
 8008920:	3a07      	subs	r2, #7
 8008922:	e7f5      	b.n	8008910 <__tzcalc_limits+0x130>
 8008924:	2000      	movs	r0, #0
 8008926:	e7b8      	b.n	800889a <__tzcalc_limits+0xba>
 8008928:	00015180 	.word	0x00015180
 800892c:	0800c8b0 	.word	0x0800c8b0

08008930 <__tz_lock>:
 8008930:	4801      	ldr	r0, [pc, #4]	@ (8008938 <__tz_lock+0x8>)
 8008932:	f000 baa4 	b.w	8008e7e <__retarget_lock_acquire>
 8008936:	bf00      	nop
 8008938:	200009e4 	.word	0x200009e4

0800893c <__tz_unlock>:
 800893c:	4801      	ldr	r0, [pc, #4]	@ (8008944 <__tz_unlock+0x8>)
 800893e:	f000 baa0 	b.w	8008e82 <__retarget_lock_release>
 8008942:	bf00      	nop
 8008944:	200009e4 	.word	0x200009e4

08008948 <_tzset_unlocked>:
 8008948:	4b01      	ldr	r3, [pc, #4]	@ (8008950 <_tzset_unlocked+0x8>)
 800894a:	6818      	ldr	r0, [r3, #0]
 800894c:	f000 b802 	b.w	8008954 <_tzset_unlocked_r>
 8008950:	2000055c 	.word	0x2000055c

08008954 <_tzset_unlocked_r>:
 8008954:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008958:	b08d      	sub	sp, #52	@ 0x34
 800895a:	4607      	mov	r7, r0
 800895c:	f001 fd7e 	bl	800a45c <__gettzinfo>
 8008960:	496d      	ldr	r1, [pc, #436]	@ (8008b18 <_tzset_unlocked_r+0x1c4>)
 8008962:	4604      	mov	r4, r0
 8008964:	4638      	mov	r0, r7
 8008966:	f000 fe8f 	bl	8009688 <_getenv_r>
 800896a:	4d6c      	ldr	r5, [pc, #432]	@ (8008b1c <_tzset_unlocked_r+0x1c8>)
 800896c:	4606      	mov	r6, r0
 800896e:	bb10      	cbnz	r0, 80089b6 <_tzset_unlocked_r+0x62>
 8008970:	4b6b      	ldr	r3, [pc, #428]	@ (8008b20 <_tzset_unlocked_r+0x1cc>)
 8008972:	4a6c      	ldr	r2, [pc, #432]	@ (8008b24 <_tzset_unlocked_r+0x1d0>)
 8008974:	6018      	str	r0, [r3, #0]
 8008976:	4b6c      	ldr	r3, [pc, #432]	@ (8008b28 <_tzset_unlocked_r+0x1d4>)
 8008978:	214a      	movs	r1, #74	@ 0x4a
 800897a:	6018      	str	r0, [r3, #0]
 800897c:	4b6b      	ldr	r3, [pc, #428]	@ (8008b2c <_tzset_unlocked_r+0x1d8>)
 800897e:	e9c4 0003 	strd	r0, r0, [r4, #12]
 8008982:	e9c3 2200 	strd	r2, r2, [r3]
 8008986:	2200      	movs	r2, #0
 8008988:	2300      	movs	r3, #0
 800898a:	e9c4 0005 	strd	r0, r0, [r4, #20]
 800898e:	e9c4 000d 	strd	r0, r0, [r4, #52]	@ 0x34
 8008992:	e9c4 000f 	strd	r0, r0, [r4, #60]	@ 0x3c
 8008996:	62a0      	str	r0, [r4, #40]	@ 0x28
 8008998:	6520      	str	r0, [r4, #80]	@ 0x50
 800899a:	e9c4 2308 	strd	r2, r3, [r4, #32]
 800899e:	e9c4 2312 	strd	r2, r3, [r4, #72]	@ 0x48
 80089a2:	6828      	ldr	r0, [r5, #0]
 80089a4:	7221      	strb	r1, [r4, #8]
 80089a6:	f884 1030 	strb.w	r1, [r4, #48]	@ 0x30
 80089aa:	f000 fe7d 	bl	80096a8 <free>
 80089ae:	602e      	str	r6, [r5, #0]
 80089b0:	b00d      	add	sp, #52	@ 0x34
 80089b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80089b6:	6829      	ldr	r1, [r5, #0]
 80089b8:	2900      	cmp	r1, #0
 80089ba:	f040 808e 	bne.w	8008ada <_tzset_unlocked_r+0x186>
 80089be:	6828      	ldr	r0, [r5, #0]
 80089c0:	f000 fe72 	bl	80096a8 <free>
 80089c4:	4630      	mov	r0, r6
 80089c6:	f7f7 fbdd 	bl	8000184 <strlen>
 80089ca:	1c41      	adds	r1, r0, #1
 80089cc:	4638      	mov	r0, r7
 80089ce:	f000 fe95 	bl	80096fc <_malloc_r>
 80089d2:	6028      	str	r0, [r5, #0]
 80089d4:	2800      	cmp	r0, #0
 80089d6:	f040 8086 	bne.w	8008ae6 <_tzset_unlocked_r+0x192>
 80089da:	2300      	movs	r3, #0
 80089dc:	4a52      	ldr	r2, [pc, #328]	@ (8008b28 <_tzset_unlocked_r+0x1d4>)
 80089de:	2000      	movs	r0, #0
 80089e0:	6013      	str	r3, [r2, #0]
 80089e2:	2100      	movs	r1, #0
 80089e4:	4a52      	ldr	r2, [pc, #328]	@ (8008b30 <_tzset_unlocked_r+0x1dc>)
 80089e6:	f8df 8144 	ldr.w	r8, [pc, #324]	@ 8008b2c <_tzset_unlocked_r+0x1d8>
 80089ea:	e9c4 3303 	strd	r3, r3, [r4, #12]
 80089ee:	e9c8 2200 	strd	r2, r2, [r8]
 80089f2:	224a      	movs	r2, #74	@ 0x4a
 80089f4:	e9c4 3305 	strd	r3, r3, [r4, #20]
 80089f8:	e9c4 0108 	strd	r0, r1, [r4, #32]
 80089fc:	e9c4 330d 	strd	r3, r3, [r4, #52]	@ 0x34
 8008a00:	e9c4 330f 	strd	r3, r3, [r4, #60]	@ 0x3c
 8008a04:	e9c4 0112 	strd	r0, r1, [r4, #72]	@ 0x48
 8008a08:	f8df a114 	ldr.w	sl, [pc, #276]	@ 8008b20 <_tzset_unlocked_r+0x1cc>
 8008a0c:	7222      	strb	r2, [r4, #8]
 8008a0e:	f8ca 3000 	str.w	r3, [sl]
 8008a12:	62a3      	str	r3, [r4, #40]	@ 0x28
 8008a14:	f884 2030 	strb.w	r2, [r4, #48]	@ 0x30
 8008a18:	6523      	str	r3, [r4, #80]	@ 0x50
 8008a1a:	7833      	ldrb	r3, [r6, #0]
 8008a1c:	2b3a      	cmp	r3, #58	@ 0x3a
 8008a1e:	bf08      	it	eq
 8008a20:	3601      	addeq	r6, #1
 8008a22:	7833      	ldrb	r3, [r6, #0]
 8008a24:	2b3c      	cmp	r3, #60	@ 0x3c
 8008a26:	d162      	bne.n	8008aee <_tzset_unlocked_r+0x19a>
 8008a28:	1c75      	adds	r5, r6, #1
 8008a2a:	4628      	mov	r0, r5
 8008a2c:	4a41      	ldr	r2, [pc, #260]	@ (8008b34 <_tzset_unlocked_r+0x1e0>)
 8008a2e:	4942      	ldr	r1, [pc, #264]	@ (8008b38 <_tzset_unlocked_r+0x1e4>)
 8008a30:	ab0a      	add	r3, sp, #40	@ 0x28
 8008a32:	f001 fce9 	bl	800a408 <siscanf>
 8008a36:	2800      	cmp	r0, #0
 8008a38:	ddba      	ble.n	80089b0 <_tzset_unlocked_r+0x5c>
 8008a3a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008a3c:	1eda      	subs	r2, r3, #3
 8008a3e:	2a07      	cmp	r2, #7
 8008a40:	d8b6      	bhi.n	80089b0 <_tzset_unlocked_r+0x5c>
 8008a42:	5ceb      	ldrb	r3, [r5, r3]
 8008a44:	2b3e      	cmp	r3, #62	@ 0x3e
 8008a46:	d1b3      	bne.n	80089b0 <_tzset_unlocked_r+0x5c>
 8008a48:	3602      	adds	r6, #2
 8008a4a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008a4c:	18f5      	adds	r5, r6, r3
 8008a4e:	5cf3      	ldrb	r3, [r6, r3]
 8008a50:	2b2d      	cmp	r3, #45	@ 0x2d
 8008a52:	d15a      	bne.n	8008b0a <_tzset_unlocked_r+0x1b6>
 8008a54:	f04f 39ff 	mov.w	r9, #4294967295
 8008a58:	3501      	adds	r5, #1
 8008a5a:	2300      	movs	r3, #0
 8008a5c:	af08      	add	r7, sp, #32
 8008a5e:	f8ad 301e 	strh.w	r3, [sp, #30]
 8008a62:	f8ad 3020 	strh.w	r3, [sp, #32]
 8008a66:	ab0a      	add	r3, sp, #40	@ 0x28
 8008a68:	e9cd 3701 	strd	r3, r7, [sp, #4]
 8008a6c:	9303      	str	r3, [sp, #12]
 8008a6e:	f10d 031e 	add.w	r3, sp, #30
 8008a72:	9300      	str	r3, [sp, #0]
 8008a74:	4628      	mov	r0, r5
 8008a76:	4931      	ldr	r1, [pc, #196]	@ (8008b3c <_tzset_unlocked_r+0x1e8>)
 8008a78:	ab0a      	add	r3, sp, #40	@ 0x28
 8008a7a:	aa07      	add	r2, sp, #28
 8008a7c:	f001 fcc4 	bl	800a408 <siscanf>
 8008a80:	2800      	cmp	r0, #0
 8008a82:	dd95      	ble.n	80089b0 <_tzset_unlocked_r+0x5c>
 8008a84:	223c      	movs	r2, #60	@ 0x3c
 8008a86:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 8008a8a:	f8bd 6020 	ldrh.w	r6, [sp, #32]
 8008a8e:	fb02 6603 	mla	r6, r2, r3, r6
 8008a92:	f44f 6261 	mov.w	r2, #3600	@ 0xe10
 8008a96:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 8008a9a:	fb02 6603 	mla	r6, r2, r3, r6
 8008a9e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008aa0:	fb09 f606 	mul.w	r6, r9, r6
 8008aa4:	eb05 0903 	add.w	r9, r5, r3
 8008aa8:	5ceb      	ldrb	r3, [r5, r3]
 8008aaa:	2b3c      	cmp	r3, #60	@ 0x3c
 8008aac:	f040 80e8 	bne.w	8008c80 <_tzset_unlocked_r+0x32c>
 8008ab0:	f109 0501 	add.w	r5, r9, #1
 8008ab4:	4628      	mov	r0, r5
 8008ab6:	4a22      	ldr	r2, [pc, #136]	@ (8008b40 <_tzset_unlocked_r+0x1ec>)
 8008ab8:	491f      	ldr	r1, [pc, #124]	@ (8008b38 <_tzset_unlocked_r+0x1e4>)
 8008aba:	ab0a      	add	r3, sp, #40	@ 0x28
 8008abc:	f001 fca4 	bl	800a408 <siscanf>
 8008ac0:	2800      	cmp	r0, #0
 8008ac2:	dc41      	bgt.n	8008b48 <_tzset_unlocked_r+0x1f4>
 8008ac4:	f899 3001 	ldrb.w	r3, [r9, #1]
 8008ac8:	2b3e      	cmp	r3, #62	@ 0x3e
 8008aca:	d13d      	bne.n	8008b48 <_tzset_unlocked_r+0x1f4>
 8008acc:	4b19      	ldr	r3, [pc, #100]	@ (8008b34 <_tzset_unlocked_r+0x1e0>)
 8008ace:	62a6      	str	r6, [r4, #40]	@ 0x28
 8008ad0:	e9c8 3300 	strd	r3, r3, [r8]
 8008ad4:	f8ca 6000 	str.w	r6, [sl]
 8008ad8:	e76a      	b.n	80089b0 <_tzset_unlocked_r+0x5c>
 8008ada:	f7f7 fb49 	bl	8000170 <strcmp>
 8008ade:	2800      	cmp	r0, #0
 8008ae0:	f47f af6d 	bne.w	80089be <_tzset_unlocked_r+0x6a>
 8008ae4:	e764      	b.n	80089b0 <_tzset_unlocked_r+0x5c>
 8008ae6:	4631      	mov	r1, r6
 8008ae8:	f000 f9cd 	bl	8008e86 <strcpy>
 8008aec:	e775      	b.n	80089da <_tzset_unlocked_r+0x86>
 8008aee:	4630      	mov	r0, r6
 8008af0:	4a10      	ldr	r2, [pc, #64]	@ (8008b34 <_tzset_unlocked_r+0x1e0>)
 8008af2:	4914      	ldr	r1, [pc, #80]	@ (8008b44 <_tzset_unlocked_r+0x1f0>)
 8008af4:	ab0a      	add	r3, sp, #40	@ 0x28
 8008af6:	f001 fc87 	bl	800a408 <siscanf>
 8008afa:	2800      	cmp	r0, #0
 8008afc:	f77f af58 	ble.w	80089b0 <_tzset_unlocked_r+0x5c>
 8008b00:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008b02:	3b03      	subs	r3, #3
 8008b04:	2b07      	cmp	r3, #7
 8008b06:	d9a0      	bls.n	8008a4a <_tzset_unlocked_r+0xf6>
 8008b08:	e752      	b.n	80089b0 <_tzset_unlocked_r+0x5c>
 8008b0a:	2b2b      	cmp	r3, #43	@ 0x2b
 8008b0c:	f04f 0901 	mov.w	r9, #1
 8008b10:	bf08      	it	eq
 8008b12:	3501      	addeq	r5, #1
 8008b14:	e7a1      	b.n	8008a5a <_tzset_unlocked_r+0x106>
 8008b16:	bf00      	nop
 8008b18:	0800c914 	.word	0x0800c914
 8008b1c:	200009bc 	.word	0x200009bc
 8008b20:	200009d8 	.word	0x200009d8
 8008b24:	0800c917 	.word	0x0800c917
 8008b28:	200009dc 	.word	0x200009dc
 8008b2c:	200003e8 	.word	0x200003e8
 8008b30:	0800c9a5 	.word	0x0800c9a5
 8008b34:	200009cc 	.word	0x200009cc
 8008b38:	0800c91b 	.word	0x0800c91b
 8008b3c:	0800c950 	.word	0x0800c950
 8008b40:	200009c0 	.word	0x200009c0
 8008b44:	0800c92e 	.word	0x0800c92e
 8008b48:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008b4a:	1eda      	subs	r2, r3, #3
 8008b4c:	2a07      	cmp	r2, #7
 8008b4e:	f63f af2f 	bhi.w	80089b0 <_tzset_unlocked_r+0x5c>
 8008b52:	5ceb      	ldrb	r3, [r5, r3]
 8008b54:	2b3e      	cmp	r3, #62	@ 0x3e
 8008b56:	f47f af2b 	bne.w	80089b0 <_tzset_unlocked_r+0x5c>
 8008b5a:	f109 0902 	add.w	r9, r9, #2
 8008b5e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008b60:	eb09 0503 	add.w	r5, r9, r3
 8008b64:	f819 3003 	ldrb.w	r3, [r9, r3]
 8008b68:	2b2d      	cmp	r3, #45	@ 0x2d
 8008b6a:	f040 8098 	bne.w	8008c9e <_tzset_unlocked_r+0x34a>
 8008b6e:	f04f 39ff 	mov.w	r9, #4294967295
 8008b72:	3501      	adds	r5, #1
 8008b74:	2300      	movs	r3, #0
 8008b76:	f8ad 301c 	strh.w	r3, [sp, #28]
 8008b7a:	f8ad 301e 	strh.w	r3, [sp, #30]
 8008b7e:	f8ad 3020 	strh.w	r3, [sp, #32]
 8008b82:	930a      	str	r3, [sp, #40]	@ 0x28
 8008b84:	ab0a      	add	r3, sp, #40	@ 0x28
 8008b86:	e9cd 7302 	strd	r7, r3, [sp, #8]
 8008b8a:	9301      	str	r3, [sp, #4]
 8008b8c:	f10d 031e 	add.w	r3, sp, #30
 8008b90:	9300      	str	r3, [sp, #0]
 8008b92:	4628      	mov	r0, r5
 8008b94:	497a      	ldr	r1, [pc, #488]	@ (8008d80 <_tzset_unlocked_r+0x42c>)
 8008b96:	ab0a      	add	r3, sp, #40	@ 0x28
 8008b98:	aa07      	add	r2, sp, #28
 8008b9a:	f001 fc35 	bl	800a408 <siscanf>
 8008b9e:	2800      	cmp	r0, #0
 8008ba0:	f300 8083 	bgt.w	8008caa <_tzset_unlocked_r+0x356>
 8008ba4:	f5a6 6361 	sub.w	r3, r6, #3600	@ 0xe10
 8008ba8:	4627      	mov	r7, r4
 8008baa:	f04f 0b00 	mov.w	fp, #0
 8008bae:	9304      	str	r3, [sp, #16]
 8008bb0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008bb2:	441d      	add	r5, r3
 8008bb4:	782b      	ldrb	r3, [r5, #0]
 8008bb6:	2b2c      	cmp	r3, #44	@ 0x2c
 8008bb8:	bf08      	it	eq
 8008bba:	3501      	addeq	r5, #1
 8008bbc:	f895 9000 	ldrb.w	r9, [r5]
 8008bc0:	f1b9 0f4d 	cmp.w	r9, #77	@ 0x4d
 8008bc4:	f040 8084 	bne.w	8008cd0 <_tzset_unlocked_r+0x37c>
 8008bc8:	ab0a      	add	r3, sp, #40	@ 0x28
 8008bca:	f10d 0226 	add.w	r2, sp, #38	@ 0x26
 8008bce:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8008bd2:	aa09      	add	r2, sp, #36	@ 0x24
 8008bd4:	9200      	str	r2, [sp, #0]
 8008bd6:	4628      	mov	r0, r5
 8008bd8:	496a      	ldr	r1, [pc, #424]	@ (8008d84 <_tzset_unlocked_r+0x430>)
 8008bda:	9303      	str	r3, [sp, #12]
 8008bdc:	f10d 0222 	add.w	r2, sp, #34	@ 0x22
 8008be0:	f001 fc12 	bl	800a408 <siscanf>
 8008be4:	2803      	cmp	r0, #3
 8008be6:	f47f aee3 	bne.w	80089b0 <_tzset_unlocked_r+0x5c>
 8008bea:	f8bd 1022 	ldrh.w	r1, [sp, #34]	@ 0x22
 8008bee:	1e4b      	subs	r3, r1, #1
 8008bf0:	2b0b      	cmp	r3, #11
 8008bf2:	f63f aedd 	bhi.w	80089b0 <_tzset_unlocked_r+0x5c>
 8008bf6:	f8bd 2024 	ldrh.w	r2, [sp, #36]	@ 0x24
 8008bfa:	1e53      	subs	r3, r2, #1
 8008bfc:	2b04      	cmp	r3, #4
 8008bfe:	f63f aed7 	bhi.w	80089b0 <_tzset_unlocked_r+0x5c>
 8008c02:	f8bd 3026 	ldrh.w	r3, [sp, #38]	@ 0x26
 8008c06:	2b06      	cmp	r3, #6
 8008c08:	f63f aed2 	bhi.w	80089b0 <_tzset_unlocked_r+0x5c>
 8008c0c:	e9c7 1203 	strd	r1, r2, [r7, #12]
 8008c10:	f887 9008 	strb.w	r9, [r7, #8]
 8008c14:	617b      	str	r3, [r7, #20]
 8008c16:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008c18:	eb05 0903 	add.w	r9, r5, r3
 8008c1c:	2500      	movs	r5, #0
 8008c1e:	f04f 0302 	mov.w	r3, #2
 8008c22:	f8ad 501e 	strh.w	r5, [sp, #30]
 8008c26:	f8ad 301c 	strh.w	r3, [sp, #28]
 8008c2a:	f8ad 5020 	strh.w	r5, [sp, #32]
 8008c2e:	950a      	str	r5, [sp, #40]	@ 0x28
 8008c30:	f899 3000 	ldrb.w	r3, [r9]
 8008c34:	2b2f      	cmp	r3, #47	@ 0x2f
 8008c36:	d177      	bne.n	8008d28 <_tzset_unlocked_r+0x3d4>
 8008c38:	ab0a      	add	r3, sp, #40	@ 0x28
 8008c3a:	aa08      	add	r2, sp, #32
 8008c3c:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8008c40:	f10d 021e 	add.w	r2, sp, #30
 8008c44:	9200      	str	r2, [sp, #0]
 8008c46:	4648      	mov	r0, r9
 8008c48:	494f      	ldr	r1, [pc, #316]	@ (8008d88 <_tzset_unlocked_r+0x434>)
 8008c4a:	9303      	str	r3, [sp, #12]
 8008c4c:	aa07      	add	r2, sp, #28
 8008c4e:	f001 fbdb 	bl	800a408 <siscanf>
 8008c52:	42a8      	cmp	r0, r5
 8008c54:	dc68      	bgt.n	8008d28 <_tzset_unlocked_r+0x3d4>
 8008c56:	214a      	movs	r1, #74	@ 0x4a
 8008c58:	2200      	movs	r2, #0
 8008c5a:	2300      	movs	r3, #0
 8008c5c:	e9c4 5503 	strd	r5, r5, [r4, #12]
 8008c60:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8008c64:	e9c4 2308 	strd	r2, r3, [r4, #32]
 8008c68:	e9c4 550d 	strd	r5, r5, [r4, #52]	@ 0x34
 8008c6c:	e9c4 550f 	strd	r5, r5, [r4, #60]	@ 0x3c
 8008c70:	e9c4 2312 	strd	r2, r3, [r4, #72]	@ 0x48
 8008c74:	7221      	strb	r1, [r4, #8]
 8008c76:	62a5      	str	r5, [r4, #40]	@ 0x28
 8008c78:	f884 1030 	strb.w	r1, [r4, #48]	@ 0x30
 8008c7c:	6525      	str	r5, [r4, #80]	@ 0x50
 8008c7e:	e697      	b.n	80089b0 <_tzset_unlocked_r+0x5c>
 8008c80:	4648      	mov	r0, r9
 8008c82:	4a42      	ldr	r2, [pc, #264]	@ (8008d8c <_tzset_unlocked_r+0x438>)
 8008c84:	4942      	ldr	r1, [pc, #264]	@ (8008d90 <_tzset_unlocked_r+0x43c>)
 8008c86:	ab0a      	add	r3, sp, #40	@ 0x28
 8008c88:	f001 fbbe 	bl	800a408 <siscanf>
 8008c8c:	2800      	cmp	r0, #0
 8008c8e:	f77f af1d 	ble.w	8008acc <_tzset_unlocked_r+0x178>
 8008c92:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008c94:	3b03      	subs	r3, #3
 8008c96:	2b07      	cmp	r3, #7
 8008c98:	f67f af61 	bls.w	8008b5e <_tzset_unlocked_r+0x20a>
 8008c9c:	e688      	b.n	80089b0 <_tzset_unlocked_r+0x5c>
 8008c9e:	2b2b      	cmp	r3, #43	@ 0x2b
 8008ca0:	f04f 0901 	mov.w	r9, #1
 8008ca4:	bf08      	it	eq
 8008ca6:	3501      	addeq	r5, #1
 8008ca8:	e764      	b.n	8008b74 <_tzset_unlocked_r+0x220>
 8008caa:	213c      	movs	r1, #60	@ 0x3c
 8008cac:	f8bd 201e 	ldrh.w	r2, [sp, #30]
 8008cb0:	f8bd 3020 	ldrh.w	r3, [sp, #32]
 8008cb4:	fb01 3302 	mla	r3, r1, r2, r3
 8008cb8:	f44f 6161 	mov.w	r1, #3600	@ 0xe10
 8008cbc:	f8bd 201c 	ldrh.w	r2, [sp, #28]
 8008cc0:	fb01 3302 	mla	r3, r1, r2, r3
 8008cc4:	fb09 f303 	mul.w	r3, r9, r3
 8008cc8:	e76e      	b.n	8008ba8 <_tzset_unlocked_r+0x254>
 8008cca:	f04f 0b01 	mov.w	fp, #1
 8008cce:	e771      	b.n	8008bb4 <_tzset_unlocked_r+0x260>
 8008cd0:	f1b9 0f4a 	cmp.w	r9, #74	@ 0x4a
 8008cd4:	bf0a      	itet	eq
 8008cd6:	464b      	moveq	r3, r9
 8008cd8:	2344      	movne	r3, #68	@ 0x44
 8008cda:	3501      	addeq	r5, #1
 8008cdc:	220a      	movs	r2, #10
 8008cde:	4628      	mov	r0, r5
 8008ce0:	a90b      	add	r1, sp, #44	@ 0x2c
 8008ce2:	9305      	str	r3, [sp, #20]
 8008ce4:	f001 fabe 	bl	800a264 <strtoul>
 8008ce8:	f8dd 902c 	ldr.w	r9, [sp, #44]	@ 0x2c
 8008cec:	9b05      	ldr	r3, [sp, #20]
 8008cee:	45a9      	cmp	r9, r5
 8008cf0:	f8ad 0026 	strh.w	r0, [sp, #38]	@ 0x26
 8008cf4:	d114      	bne.n	8008d20 <_tzset_unlocked_r+0x3cc>
 8008cf6:	234d      	movs	r3, #77	@ 0x4d
 8008cf8:	f1bb 0f00 	cmp.w	fp, #0
 8008cfc:	d107      	bne.n	8008d0e <_tzset_unlocked_r+0x3ba>
 8008cfe:	2103      	movs	r1, #3
 8008d00:	7223      	strb	r3, [r4, #8]
 8008d02:	2302      	movs	r3, #2
 8008d04:	f8c4 b014 	str.w	fp, [r4, #20]
 8008d08:	e9c4 1303 	strd	r1, r3, [r4, #12]
 8008d0c:	e786      	b.n	8008c1c <_tzset_unlocked_r+0x2c8>
 8008d0e:	220b      	movs	r2, #11
 8008d10:	f884 3030 	strb.w	r3, [r4, #48]	@ 0x30
 8008d14:	2301      	movs	r3, #1
 8008d16:	e9c4 230d 	strd	r2, r3, [r4, #52]	@ 0x34
 8008d1a:	2300      	movs	r3, #0
 8008d1c:	63e3      	str	r3, [r4, #60]	@ 0x3c
 8008d1e:	e77d      	b.n	8008c1c <_tzset_unlocked_r+0x2c8>
 8008d20:	b280      	uxth	r0, r0
 8008d22:	723b      	strb	r3, [r7, #8]
 8008d24:	6178      	str	r0, [r7, #20]
 8008d26:	e779      	b.n	8008c1c <_tzset_unlocked_r+0x2c8>
 8008d28:	213c      	movs	r1, #60	@ 0x3c
 8008d2a:	f8bd 201e 	ldrh.w	r2, [sp, #30]
 8008d2e:	f8bd 3020 	ldrh.w	r3, [sp, #32]
 8008d32:	3728      	adds	r7, #40	@ 0x28
 8008d34:	fb01 3302 	mla	r3, r1, r2, r3
 8008d38:	f44f 6161 	mov.w	r1, #3600	@ 0xe10
 8008d3c:	f8bd 201c 	ldrh.w	r2, [sp, #28]
 8008d40:	fb01 3302 	mla	r3, r1, r2, r3
 8008d44:	f847 3c10 	str.w	r3, [r7, #-16]
 8008d48:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 8008d4a:	444d      	add	r5, r9
 8008d4c:	f1bb 0f00 	cmp.w	fp, #0
 8008d50:	d0bb      	beq.n	8008cca <_tzset_unlocked_r+0x376>
 8008d52:	9b04      	ldr	r3, [sp, #16]
 8008d54:	6860      	ldr	r0, [r4, #4]
 8008d56:	6523      	str	r3, [r4, #80]	@ 0x50
 8008d58:	4b0e      	ldr	r3, [pc, #56]	@ (8008d94 <_tzset_unlocked_r+0x440>)
 8008d5a:	62a6      	str	r6, [r4, #40]	@ 0x28
 8008d5c:	f8c8 3000 	str.w	r3, [r8]
 8008d60:	4b0a      	ldr	r3, [pc, #40]	@ (8008d8c <_tzset_unlocked_r+0x438>)
 8008d62:	f8c8 3004 	str.w	r3, [r8, #4]
 8008d66:	f7ff fd3b 	bl	80087e0 <__tzcalc_limits>
 8008d6a:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8008d6c:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 8008d6e:	f8ca 2000 	str.w	r2, [sl]
 8008d72:	1a9b      	subs	r3, r3, r2
 8008d74:	bf18      	it	ne
 8008d76:	2301      	movne	r3, #1
 8008d78:	4a07      	ldr	r2, [pc, #28]	@ (8008d98 <_tzset_unlocked_r+0x444>)
 8008d7a:	6013      	str	r3, [r2, #0]
 8008d7c:	e618      	b.n	80089b0 <_tzset_unlocked_r+0x5c>
 8008d7e:	bf00      	nop
 8008d80:	0800c950 	.word	0x0800c950
 8008d84:	0800c93c 	.word	0x0800c93c
 8008d88:	0800c94f 	.word	0x0800c94f
 8008d8c:	200009c0 	.word	0x200009c0
 8008d90:	0800c92e 	.word	0x0800c92e
 8008d94:	200009cc 	.word	0x200009cc
 8008d98:	200009dc 	.word	0x200009dc

08008d9c <_close_r>:
 8008d9c:	b538      	push	{r3, r4, r5, lr}
 8008d9e:	2300      	movs	r3, #0
 8008da0:	4d05      	ldr	r5, [pc, #20]	@ (8008db8 <_close_r+0x1c>)
 8008da2:	4604      	mov	r4, r0
 8008da4:	4608      	mov	r0, r1
 8008da6:	602b      	str	r3, [r5, #0]
 8008da8:	f7fe f8df 	bl	8006f6a <_close>
 8008dac:	1c43      	adds	r3, r0, #1
 8008dae:	d102      	bne.n	8008db6 <_close_r+0x1a>
 8008db0:	682b      	ldr	r3, [r5, #0]
 8008db2:	b103      	cbz	r3, 8008db6 <_close_r+0x1a>
 8008db4:	6023      	str	r3, [r4, #0]
 8008db6:	bd38      	pop	{r3, r4, r5, pc}
 8008db8:	200009e0 	.word	0x200009e0

08008dbc <_lseek_r>:
 8008dbc:	b538      	push	{r3, r4, r5, lr}
 8008dbe:	4604      	mov	r4, r0
 8008dc0:	4608      	mov	r0, r1
 8008dc2:	4611      	mov	r1, r2
 8008dc4:	2200      	movs	r2, #0
 8008dc6:	4d05      	ldr	r5, [pc, #20]	@ (8008ddc <_lseek_r+0x20>)
 8008dc8:	602a      	str	r2, [r5, #0]
 8008dca:	461a      	mov	r2, r3
 8008dcc:	f7fe f8f1 	bl	8006fb2 <_lseek>
 8008dd0:	1c43      	adds	r3, r0, #1
 8008dd2:	d102      	bne.n	8008dda <_lseek_r+0x1e>
 8008dd4:	682b      	ldr	r3, [r5, #0]
 8008dd6:	b103      	cbz	r3, 8008dda <_lseek_r+0x1e>
 8008dd8:	6023      	str	r3, [r4, #0]
 8008dda:	bd38      	pop	{r3, r4, r5, pc}
 8008ddc:	200009e0 	.word	0x200009e0

08008de0 <_read_r>:
 8008de0:	b538      	push	{r3, r4, r5, lr}
 8008de2:	4604      	mov	r4, r0
 8008de4:	4608      	mov	r0, r1
 8008de6:	4611      	mov	r1, r2
 8008de8:	2200      	movs	r2, #0
 8008dea:	4d05      	ldr	r5, [pc, #20]	@ (8008e00 <_read_r+0x20>)
 8008dec:	602a      	str	r2, [r5, #0]
 8008dee:	461a      	mov	r2, r3
 8008df0:	f7fe f882 	bl	8006ef8 <_read>
 8008df4:	1c43      	adds	r3, r0, #1
 8008df6:	d102      	bne.n	8008dfe <_read_r+0x1e>
 8008df8:	682b      	ldr	r3, [r5, #0]
 8008dfa:	b103      	cbz	r3, 8008dfe <_read_r+0x1e>
 8008dfc:	6023      	str	r3, [r4, #0]
 8008dfe:	bd38      	pop	{r3, r4, r5, pc}
 8008e00:	200009e0 	.word	0x200009e0

08008e04 <_write_r>:
 8008e04:	b538      	push	{r3, r4, r5, lr}
 8008e06:	4604      	mov	r4, r0
 8008e08:	4608      	mov	r0, r1
 8008e0a:	4611      	mov	r1, r2
 8008e0c:	2200      	movs	r2, #0
 8008e0e:	4d05      	ldr	r5, [pc, #20]	@ (8008e24 <_write_r+0x20>)
 8008e10:	602a      	str	r2, [r5, #0]
 8008e12:	461a      	mov	r2, r3
 8008e14:	f7fe f88d 	bl	8006f32 <_write>
 8008e18:	1c43      	adds	r3, r0, #1
 8008e1a:	d102      	bne.n	8008e22 <_write_r+0x1e>
 8008e1c:	682b      	ldr	r3, [r5, #0]
 8008e1e:	b103      	cbz	r3, 8008e22 <_write_r+0x1e>
 8008e20:	6023      	str	r3, [r4, #0]
 8008e22:	bd38      	pop	{r3, r4, r5, pc}
 8008e24:	200009e0 	.word	0x200009e0

08008e28 <__errno>:
 8008e28:	4b01      	ldr	r3, [pc, #4]	@ (8008e30 <__errno+0x8>)
 8008e2a:	6818      	ldr	r0, [r3, #0]
 8008e2c:	4770      	bx	lr
 8008e2e:	bf00      	nop
 8008e30:	2000055c 	.word	0x2000055c

08008e34 <__libc_init_array>:
 8008e34:	b570      	push	{r4, r5, r6, lr}
 8008e36:	2600      	movs	r6, #0
 8008e38:	4d0c      	ldr	r5, [pc, #48]	@ (8008e6c <__libc_init_array+0x38>)
 8008e3a:	4c0d      	ldr	r4, [pc, #52]	@ (8008e70 <__libc_init_array+0x3c>)
 8008e3c:	1b64      	subs	r4, r4, r5
 8008e3e:	10a4      	asrs	r4, r4, #2
 8008e40:	42a6      	cmp	r6, r4
 8008e42:	d109      	bne.n	8008e58 <__libc_init_array+0x24>
 8008e44:	f003 fb60 	bl	800c508 <_init>
 8008e48:	2600      	movs	r6, #0
 8008e4a:	4d0a      	ldr	r5, [pc, #40]	@ (8008e74 <__libc_init_array+0x40>)
 8008e4c:	4c0a      	ldr	r4, [pc, #40]	@ (8008e78 <__libc_init_array+0x44>)
 8008e4e:	1b64      	subs	r4, r4, r5
 8008e50:	10a4      	asrs	r4, r4, #2
 8008e52:	42a6      	cmp	r6, r4
 8008e54:	d105      	bne.n	8008e62 <__libc_init_array+0x2e>
 8008e56:	bd70      	pop	{r4, r5, r6, pc}
 8008e58:	f855 3b04 	ldr.w	r3, [r5], #4
 8008e5c:	4798      	blx	r3
 8008e5e:	3601      	adds	r6, #1
 8008e60:	e7ee      	b.n	8008e40 <__libc_init_array+0xc>
 8008e62:	f855 3b04 	ldr.w	r3, [r5], #4
 8008e66:	4798      	blx	r3
 8008e68:	3601      	adds	r6, #1
 8008e6a:	e7f2      	b.n	8008e52 <__libc_init_array+0x1e>
 8008e6c:	0800cbf8 	.word	0x0800cbf8
 8008e70:	0800cbf8 	.word	0x0800cbf8
 8008e74:	0800cbf8 	.word	0x0800cbf8
 8008e78:	0800cbfc 	.word	0x0800cbfc

08008e7c <__retarget_lock_init_recursive>:
 8008e7c:	4770      	bx	lr

08008e7e <__retarget_lock_acquire>:
 8008e7e:	4770      	bx	lr

08008e80 <__retarget_lock_acquire_recursive>:
 8008e80:	4770      	bx	lr

08008e82 <__retarget_lock_release>:
 8008e82:	4770      	bx	lr

08008e84 <__retarget_lock_release_recursive>:
 8008e84:	4770      	bx	lr

08008e86 <strcpy>:
 8008e86:	4603      	mov	r3, r0
 8008e88:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008e8c:	f803 2b01 	strb.w	r2, [r3], #1
 8008e90:	2a00      	cmp	r2, #0
 8008e92:	d1f9      	bne.n	8008e88 <strcpy+0x2>
 8008e94:	4770      	bx	lr

08008e96 <memcpy>:
 8008e96:	440a      	add	r2, r1
 8008e98:	4291      	cmp	r1, r2
 8008e9a:	f100 33ff 	add.w	r3, r0, #4294967295
 8008e9e:	d100      	bne.n	8008ea2 <memcpy+0xc>
 8008ea0:	4770      	bx	lr
 8008ea2:	b510      	push	{r4, lr}
 8008ea4:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008ea8:	4291      	cmp	r1, r2
 8008eaa:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008eae:	d1f9      	bne.n	8008ea4 <memcpy+0xe>
 8008eb0:	bd10      	pop	{r4, pc}
	...

08008eb4 <nan>:
 8008eb4:	2000      	movs	r0, #0
 8008eb6:	4901      	ldr	r1, [pc, #4]	@ (8008ebc <nan+0x8>)
 8008eb8:	4770      	bx	lr
 8008eba:	bf00      	nop
 8008ebc:	7ff80000 	.word	0x7ff80000

08008ec0 <__assert_func>:
 8008ec0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008ec2:	4614      	mov	r4, r2
 8008ec4:	461a      	mov	r2, r3
 8008ec6:	4b09      	ldr	r3, [pc, #36]	@ (8008eec <__assert_func+0x2c>)
 8008ec8:	4605      	mov	r5, r0
 8008eca:	681b      	ldr	r3, [r3, #0]
 8008ecc:	68d8      	ldr	r0, [r3, #12]
 8008ece:	b954      	cbnz	r4, 8008ee6 <__assert_func+0x26>
 8008ed0:	4b07      	ldr	r3, [pc, #28]	@ (8008ef0 <__assert_func+0x30>)
 8008ed2:	461c      	mov	r4, r3
 8008ed4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008ed8:	9100      	str	r1, [sp, #0]
 8008eda:	462b      	mov	r3, r5
 8008edc:	4905      	ldr	r1, [pc, #20]	@ (8008ef4 <__assert_func+0x34>)
 8008ede:	f001 fa81 	bl	800a3e4 <fiprintf>
 8008ee2:	f001 fb75 	bl	800a5d0 <abort>
 8008ee6:	4b04      	ldr	r3, [pc, #16]	@ (8008ef8 <__assert_func+0x38>)
 8008ee8:	e7f4      	b.n	8008ed4 <__assert_func+0x14>
 8008eea:	bf00      	nop
 8008eec:	2000055c 	.word	0x2000055c
 8008ef0:	0800c9a5 	.word	0x0800c9a5
 8008ef4:	0800c977 	.word	0x0800c977
 8008ef8:	0800c96a 	.word	0x0800c96a

08008efc <div>:
 8008efc:	b510      	push	{r4, lr}
 8008efe:	fb91 f4f2 	sdiv	r4, r1, r2
 8008f02:	fb02 1114 	mls	r1, r2, r4, r1
 8008f06:	6004      	str	r4, [r0, #0]
 8008f08:	6041      	str	r1, [r0, #4]
 8008f0a:	bd10      	pop	{r4, pc}

08008f0c <_free_r>:
 8008f0c:	b538      	push	{r3, r4, r5, lr}
 8008f0e:	4605      	mov	r5, r0
 8008f10:	2900      	cmp	r1, #0
 8008f12:	d040      	beq.n	8008f96 <_free_r+0x8a>
 8008f14:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008f18:	1f0c      	subs	r4, r1, #4
 8008f1a:	2b00      	cmp	r3, #0
 8008f1c:	bfb8      	it	lt
 8008f1e:	18e4      	addlt	r4, r4, r3
 8008f20:	f000 fc7e 	bl	8009820 <__malloc_lock>
 8008f24:	4a1c      	ldr	r2, [pc, #112]	@ (8008f98 <_free_r+0x8c>)
 8008f26:	6813      	ldr	r3, [r2, #0]
 8008f28:	b933      	cbnz	r3, 8008f38 <_free_r+0x2c>
 8008f2a:	6063      	str	r3, [r4, #4]
 8008f2c:	6014      	str	r4, [r2, #0]
 8008f2e:	4628      	mov	r0, r5
 8008f30:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008f34:	f000 bc7a 	b.w	800982c <__malloc_unlock>
 8008f38:	42a3      	cmp	r3, r4
 8008f3a:	d908      	bls.n	8008f4e <_free_r+0x42>
 8008f3c:	6820      	ldr	r0, [r4, #0]
 8008f3e:	1821      	adds	r1, r4, r0
 8008f40:	428b      	cmp	r3, r1
 8008f42:	bf01      	itttt	eq
 8008f44:	6819      	ldreq	r1, [r3, #0]
 8008f46:	685b      	ldreq	r3, [r3, #4]
 8008f48:	1809      	addeq	r1, r1, r0
 8008f4a:	6021      	streq	r1, [r4, #0]
 8008f4c:	e7ed      	b.n	8008f2a <_free_r+0x1e>
 8008f4e:	461a      	mov	r2, r3
 8008f50:	685b      	ldr	r3, [r3, #4]
 8008f52:	b10b      	cbz	r3, 8008f58 <_free_r+0x4c>
 8008f54:	42a3      	cmp	r3, r4
 8008f56:	d9fa      	bls.n	8008f4e <_free_r+0x42>
 8008f58:	6811      	ldr	r1, [r2, #0]
 8008f5a:	1850      	adds	r0, r2, r1
 8008f5c:	42a0      	cmp	r0, r4
 8008f5e:	d10b      	bne.n	8008f78 <_free_r+0x6c>
 8008f60:	6820      	ldr	r0, [r4, #0]
 8008f62:	4401      	add	r1, r0
 8008f64:	1850      	adds	r0, r2, r1
 8008f66:	4283      	cmp	r3, r0
 8008f68:	6011      	str	r1, [r2, #0]
 8008f6a:	d1e0      	bne.n	8008f2e <_free_r+0x22>
 8008f6c:	6818      	ldr	r0, [r3, #0]
 8008f6e:	685b      	ldr	r3, [r3, #4]
 8008f70:	4408      	add	r0, r1
 8008f72:	6010      	str	r0, [r2, #0]
 8008f74:	6053      	str	r3, [r2, #4]
 8008f76:	e7da      	b.n	8008f2e <_free_r+0x22>
 8008f78:	d902      	bls.n	8008f80 <_free_r+0x74>
 8008f7a:	230c      	movs	r3, #12
 8008f7c:	602b      	str	r3, [r5, #0]
 8008f7e:	e7d6      	b.n	8008f2e <_free_r+0x22>
 8008f80:	6820      	ldr	r0, [r4, #0]
 8008f82:	1821      	adds	r1, r4, r0
 8008f84:	428b      	cmp	r3, r1
 8008f86:	bf01      	itttt	eq
 8008f88:	6819      	ldreq	r1, [r3, #0]
 8008f8a:	685b      	ldreq	r3, [r3, #4]
 8008f8c:	1809      	addeq	r1, r1, r0
 8008f8e:	6021      	streq	r1, [r4, #0]
 8008f90:	6063      	str	r3, [r4, #4]
 8008f92:	6054      	str	r4, [r2, #4]
 8008f94:	e7cb      	b.n	8008f2e <_free_r+0x22>
 8008f96:	bd38      	pop	{r3, r4, r5, pc}
 8008f98:	200009ec 	.word	0x200009ec

08008f9c <rshift>:
 8008f9c:	6903      	ldr	r3, [r0, #16]
 8008f9e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008fa2:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8008fa6:	f100 0414 	add.w	r4, r0, #20
 8008faa:	ea4f 1261 	mov.w	r2, r1, asr #5
 8008fae:	dd46      	ble.n	800903e <rshift+0xa2>
 8008fb0:	f011 011f 	ands.w	r1, r1, #31
 8008fb4:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8008fb8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8008fbc:	d10c      	bne.n	8008fd8 <rshift+0x3c>
 8008fbe:	4629      	mov	r1, r5
 8008fc0:	f100 0710 	add.w	r7, r0, #16
 8008fc4:	42b1      	cmp	r1, r6
 8008fc6:	d335      	bcc.n	8009034 <rshift+0x98>
 8008fc8:	1a9b      	subs	r3, r3, r2
 8008fca:	009b      	lsls	r3, r3, #2
 8008fcc:	1eea      	subs	r2, r5, #3
 8008fce:	4296      	cmp	r6, r2
 8008fd0:	bf38      	it	cc
 8008fd2:	2300      	movcc	r3, #0
 8008fd4:	4423      	add	r3, r4
 8008fd6:	e015      	b.n	8009004 <rshift+0x68>
 8008fd8:	46a1      	mov	r9, r4
 8008fda:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8008fde:	f1c1 0820 	rsb	r8, r1, #32
 8008fe2:	40cf      	lsrs	r7, r1
 8008fe4:	f105 0e04 	add.w	lr, r5, #4
 8008fe8:	4576      	cmp	r6, lr
 8008fea:	46f4      	mov	ip, lr
 8008fec:	d816      	bhi.n	800901c <rshift+0x80>
 8008fee:	1a9a      	subs	r2, r3, r2
 8008ff0:	0092      	lsls	r2, r2, #2
 8008ff2:	3a04      	subs	r2, #4
 8008ff4:	3501      	adds	r5, #1
 8008ff6:	42ae      	cmp	r6, r5
 8008ff8:	bf38      	it	cc
 8008ffa:	2200      	movcc	r2, #0
 8008ffc:	18a3      	adds	r3, r4, r2
 8008ffe:	50a7      	str	r7, [r4, r2]
 8009000:	b107      	cbz	r7, 8009004 <rshift+0x68>
 8009002:	3304      	adds	r3, #4
 8009004:	42a3      	cmp	r3, r4
 8009006:	eba3 0204 	sub.w	r2, r3, r4
 800900a:	bf08      	it	eq
 800900c:	2300      	moveq	r3, #0
 800900e:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8009012:	6102      	str	r2, [r0, #16]
 8009014:	bf08      	it	eq
 8009016:	6143      	streq	r3, [r0, #20]
 8009018:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800901c:	f8dc c000 	ldr.w	ip, [ip]
 8009020:	fa0c fc08 	lsl.w	ip, ip, r8
 8009024:	ea4c 0707 	orr.w	r7, ip, r7
 8009028:	f849 7b04 	str.w	r7, [r9], #4
 800902c:	f85e 7b04 	ldr.w	r7, [lr], #4
 8009030:	40cf      	lsrs	r7, r1
 8009032:	e7d9      	b.n	8008fe8 <rshift+0x4c>
 8009034:	f851 cb04 	ldr.w	ip, [r1], #4
 8009038:	f847 cf04 	str.w	ip, [r7, #4]!
 800903c:	e7c2      	b.n	8008fc4 <rshift+0x28>
 800903e:	4623      	mov	r3, r4
 8009040:	e7e0      	b.n	8009004 <rshift+0x68>

08009042 <__hexdig_fun>:
 8009042:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8009046:	2b09      	cmp	r3, #9
 8009048:	d802      	bhi.n	8009050 <__hexdig_fun+0xe>
 800904a:	3820      	subs	r0, #32
 800904c:	b2c0      	uxtb	r0, r0
 800904e:	4770      	bx	lr
 8009050:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8009054:	2b05      	cmp	r3, #5
 8009056:	d801      	bhi.n	800905c <__hexdig_fun+0x1a>
 8009058:	3847      	subs	r0, #71	@ 0x47
 800905a:	e7f7      	b.n	800904c <__hexdig_fun+0xa>
 800905c:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8009060:	2b05      	cmp	r3, #5
 8009062:	d801      	bhi.n	8009068 <__hexdig_fun+0x26>
 8009064:	3827      	subs	r0, #39	@ 0x27
 8009066:	e7f1      	b.n	800904c <__hexdig_fun+0xa>
 8009068:	2000      	movs	r0, #0
 800906a:	4770      	bx	lr

0800906c <__gethex>:
 800906c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009070:	468a      	mov	sl, r1
 8009072:	4690      	mov	r8, r2
 8009074:	b085      	sub	sp, #20
 8009076:	9302      	str	r3, [sp, #8]
 8009078:	680b      	ldr	r3, [r1, #0]
 800907a:	9001      	str	r0, [sp, #4]
 800907c:	1c9c      	adds	r4, r3, #2
 800907e:	46a1      	mov	r9, r4
 8009080:	f814 0b01 	ldrb.w	r0, [r4], #1
 8009084:	2830      	cmp	r0, #48	@ 0x30
 8009086:	d0fa      	beq.n	800907e <__gethex+0x12>
 8009088:	eba9 0303 	sub.w	r3, r9, r3
 800908c:	f1a3 0b02 	sub.w	fp, r3, #2
 8009090:	f7ff ffd7 	bl	8009042 <__hexdig_fun>
 8009094:	4605      	mov	r5, r0
 8009096:	2800      	cmp	r0, #0
 8009098:	d168      	bne.n	800916c <__gethex+0x100>
 800909a:	2201      	movs	r2, #1
 800909c:	4648      	mov	r0, r9
 800909e:	499f      	ldr	r1, [pc, #636]	@ (800931c <__gethex+0x2b0>)
 80090a0:	f7fe ff97 	bl	8007fd2 <strncmp>
 80090a4:	4607      	mov	r7, r0
 80090a6:	2800      	cmp	r0, #0
 80090a8:	d167      	bne.n	800917a <__gethex+0x10e>
 80090aa:	f899 0001 	ldrb.w	r0, [r9, #1]
 80090ae:	4626      	mov	r6, r4
 80090b0:	f7ff ffc7 	bl	8009042 <__hexdig_fun>
 80090b4:	2800      	cmp	r0, #0
 80090b6:	d062      	beq.n	800917e <__gethex+0x112>
 80090b8:	4623      	mov	r3, r4
 80090ba:	7818      	ldrb	r0, [r3, #0]
 80090bc:	4699      	mov	r9, r3
 80090be:	2830      	cmp	r0, #48	@ 0x30
 80090c0:	f103 0301 	add.w	r3, r3, #1
 80090c4:	d0f9      	beq.n	80090ba <__gethex+0x4e>
 80090c6:	f7ff ffbc 	bl	8009042 <__hexdig_fun>
 80090ca:	fab0 f580 	clz	r5, r0
 80090ce:	f04f 0b01 	mov.w	fp, #1
 80090d2:	096d      	lsrs	r5, r5, #5
 80090d4:	464a      	mov	r2, r9
 80090d6:	4616      	mov	r6, r2
 80090d8:	7830      	ldrb	r0, [r6, #0]
 80090da:	3201      	adds	r2, #1
 80090dc:	f7ff ffb1 	bl	8009042 <__hexdig_fun>
 80090e0:	2800      	cmp	r0, #0
 80090e2:	d1f8      	bne.n	80090d6 <__gethex+0x6a>
 80090e4:	2201      	movs	r2, #1
 80090e6:	4630      	mov	r0, r6
 80090e8:	498c      	ldr	r1, [pc, #560]	@ (800931c <__gethex+0x2b0>)
 80090ea:	f7fe ff72 	bl	8007fd2 <strncmp>
 80090ee:	2800      	cmp	r0, #0
 80090f0:	d13f      	bne.n	8009172 <__gethex+0x106>
 80090f2:	b944      	cbnz	r4, 8009106 <__gethex+0x9a>
 80090f4:	1c74      	adds	r4, r6, #1
 80090f6:	4622      	mov	r2, r4
 80090f8:	4616      	mov	r6, r2
 80090fa:	7830      	ldrb	r0, [r6, #0]
 80090fc:	3201      	adds	r2, #1
 80090fe:	f7ff ffa0 	bl	8009042 <__hexdig_fun>
 8009102:	2800      	cmp	r0, #0
 8009104:	d1f8      	bne.n	80090f8 <__gethex+0x8c>
 8009106:	1ba4      	subs	r4, r4, r6
 8009108:	00a7      	lsls	r7, r4, #2
 800910a:	7833      	ldrb	r3, [r6, #0]
 800910c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8009110:	2b50      	cmp	r3, #80	@ 0x50
 8009112:	d13e      	bne.n	8009192 <__gethex+0x126>
 8009114:	7873      	ldrb	r3, [r6, #1]
 8009116:	2b2b      	cmp	r3, #43	@ 0x2b
 8009118:	d033      	beq.n	8009182 <__gethex+0x116>
 800911a:	2b2d      	cmp	r3, #45	@ 0x2d
 800911c:	d034      	beq.n	8009188 <__gethex+0x11c>
 800911e:	2400      	movs	r4, #0
 8009120:	1c71      	adds	r1, r6, #1
 8009122:	7808      	ldrb	r0, [r1, #0]
 8009124:	f7ff ff8d 	bl	8009042 <__hexdig_fun>
 8009128:	1e43      	subs	r3, r0, #1
 800912a:	b2db      	uxtb	r3, r3
 800912c:	2b18      	cmp	r3, #24
 800912e:	d830      	bhi.n	8009192 <__gethex+0x126>
 8009130:	f1a0 0210 	sub.w	r2, r0, #16
 8009134:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8009138:	f7ff ff83 	bl	8009042 <__hexdig_fun>
 800913c:	f100 3cff 	add.w	ip, r0, #4294967295
 8009140:	fa5f fc8c 	uxtb.w	ip, ip
 8009144:	f1bc 0f18 	cmp.w	ip, #24
 8009148:	f04f 030a 	mov.w	r3, #10
 800914c:	d91e      	bls.n	800918c <__gethex+0x120>
 800914e:	b104      	cbz	r4, 8009152 <__gethex+0xe6>
 8009150:	4252      	negs	r2, r2
 8009152:	4417      	add	r7, r2
 8009154:	f8ca 1000 	str.w	r1, [sl]
 8009158:	b1ed      	cbz	r5, 8009196 <__gethex+0x12a>
 800915a:	f1bb 0f00 	cmp.w	fp, #0
 800915e:	bf0c      	ite	eq
 8009160:	2506      	moveq	r5, #6
 8009162:	2500      	movne	r5, #0
 8009164:	4628      	mov	r0, r5
 8009166:	b005      	add	sp, #20
 8009168:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800916c:	2500      	movs	r5, #0
 800916e:	462c      	mov	r4, r5
 8009170:	e7b0      	b.n	80090d4 <__gethex+0x68>
 8009172:	2c00      	cmp	r4, #0
 8009174:	d1c7      	bne.n	8009106 <__gethex+0x9a>
 8009176:	4627      	mov	r7, r4
 8009178:	e7c7      	b.n	800910a <__gethex+0x9e>
 800917a:	464e      	mov	r6, r9
 800917c:	462f      	mov	r7, r5
 800917e:	2501      	movs	r5, #1
 8009180:	e7c3      	b.n	800910a <__gethex+0x9e>
 8009182:	2400      	movs	r4, #0
 8009184:	1cb1      	adds	r1, r6, #2
 8009186:	e7cc      	b.n	8009122 <__gethex+0xb6>
 8009188:	2401      	movs	r4, #1
 800918a:	e7fb      	b.n	8009184 <__gethex+0x118>
 800918c:	fb03 0002 	mla	r0, r3, r2, r0
 8009190:	e7ce      	b.n	8009130 <__gethex+0xc4>
 8009192:	4631      	mov	r1, r6
 8009194:	e7de      	b.n	8009154 <__gethex+0xe8>
 8009196:	4629      	mov	r1, r5
 8009198:	eba6 0309 	sub.w	r3, r6, r9
 800919c:	3b01      	subs	r3, #1
 800919e:	2b07      	cmp	r3, #7
 80091a0:	dc0a      	bgt.n	80091b8 <__gethex+0x14c>
 80091a2:	9801      	ldr	r0, [sp, #4]
 80091a4:	f000 fb48 	bl	8009838 <_Balloc>
 80091a8:	4604      	mov	r4, r0
 80091aa:	b940      	cbnz	r0, 80091be <__gethex+0x152>
 80091ac:	4602      	mov	r2, r0
 80091ae:	21e4      	movs	r1, #228	@ 0xe4
 80091b0:	4b5b      	ldr	r3, [pc, #364]	@ (8009320 <__gethex+0x2b4>)
 80091b2:	485c      	ldr	r0, [pc, #368]	@ (8009324 <__gethex+0x2b8>)
 80091b4:	f7ff fe84 	bl	8008ec0 <__assert_func>
 80091b8:	3101      	adds	r1, #1
 80091ba:	105b      	asrs	r3, r3, #1
 80091bc:	e7ef      	b.n	800919e <__gethex+0x132>
 80091be:	2300      	movs	r3, #0
 80091c0:	f100 0a14 	add.w	sl, r0, #20
 80091c4:	4655      	mov	r5, sl
 80091c6:	469b      	mov	fp, r3
 80091c8:	45b1      	cmp	r9, r6
 80091ca:	d337      	bcc.n	800923c <__gethex+0x1d0>
 80091cc:	f845 bb04 	str.w	fp, [r5], #4
 80091d0:	eba5 050a 	sub.w	r5, r5, sl
 80091d4:	10ad      	asrs	r5, r5, #2
 80091d6:	6125      	str	r5, [r4, #16]
 80091d8:	4658      	mov	r0, fp
 80091da:	f000 fc1f 	bl	8009a1c <__hi0bits>
 80091de:	016d      	lsls	r5, r5, #5
 80091e0:	f8d8 6000 	ldr.w	r6, [r8]
 80091e4:	1a2d      	subs	r5, r5, r0
 80091e6:	42b5      	cmp	r5, r6
 80091e8:	dd54      	ble.n	8009294 <__gethex+0x228>
 80091ea:	1bad      	subs	r5, r5, r6
 80091ec:	4629      	mov	r1, r5
 80091ee:	4620      	mov	r0, r4
 80091f0:	f000 ffa7 	bl	800a142 <__any_on>
 80091f4:	4681      	mov	r9, r0
 80091f6:	b178      	cbz	r0, 8009218 <__gethex+0x1ac>
 80091f8:	f04f 0901 	mov.w	r9, #1
 80091fc:	1e6b      	subs	r3, r5, #1
 80091fe:	1159      	asrs	r1, r3, #5
 8009200:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8009204:	f003 021f 	and.w	r2, r3, #31
 8009208:	fa09 f202 	lsl.w	r2, r9, r2
 800920c:	420a      	tst	r2, r1
 800920e:	d003      	beq.n	8009218 <__gethex+0x1ac>
 8009210:	454b      	cmp	r3, r9
 8009212:	dc36      	bgt.n	8009282 <__gethex+0x216>
 8009214:	f04f 0902 	mov.w	r9, #2
 8009218:	4629      	mov	r1, r5
 800921a:	4620      	mov	r0, r4
 800921c:	f7ff febe 	bl	8008f9c <rshift>
 8009220:	442f      	add	r7, r5
 8009222:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009226:	42bb      	cmp	r3, r7
 8009228:	da42      	bge.n	80092b0 <__gethex+0x244>
 800922a:	4621      	mov	r1, r4
 800922c:	9801      	ldr	r0, [sp, #4]
 800922e:	f000 fb43 	bl	80098b8 <_Bfree>
 8009232:	2300      	movs	r3, #0
 8009234:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009236:	25a3      	movs	r5, #163	@ 0xa3
 8009238:	6013      	str	r3, [r2, #0]
 800923a:	e793      	b.n	8009164 <__gethex+0xf8>
 800923c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8009240:	2a2e      	cmp	r2, #46	@ 0x2e
 8009242:	d012      	beq.n	800926a <__gethex+0x1fe>
 8009244:	2b20      	cmp	r3, #32
 8009246:	d104      	bne.n	8009252 <__gethex+0x1e6>
 8009248:	f845 bb04 	str.w	fp, [r5], #4
 800924c:	f04f 0b00 	mov.w	fp, #0
 8009250:	465b      	mov	r3, fp
 8009252:	7830      	ldrb	r0, [r6, #0]
 8009254:	9303      	str	r3, [sp, #12]
 8009256:	f7ff fef4 	bl	8009042 <__hexdig_fun>
 800925a:	9b03      	ldr	r3, [sp, #12]
 800925c:	f000 000f 	and.w	r0, r0, #15
 8009260:	4098      	lsls	r0, r3
 8009262:	ea4b 0b00 	orr.w	fp, fp, r0
 8009266:	3304      	adds	r3, #4
 8009268:	e7ae      	b.n	80091c8 <__gethex+0x15c>
 800926a:	45b1      	cmp	r9, r6
 800926c:	d8ea      	bhi.n	8009244 <__gethex+0x1d8>
 800926e:	2201      	movs	r2, #1
 8009270:	4630      	mov	r0, r6
 8009272:	492a      	ldr	r1, [pc, #168]	@ (800931c <__gethex+0x2b0>)
 8009274:	9303      	str	r3, [sp, #12]
 8009276:	f7fe feac 	bl	8007fd2 <strncmp>
 800927a:	9b03      	ldr	r3, [sp, #12]
 800927c:	2800      	cmp	r0, #0
 800927e:	d1e1      	bne.n	8009244 <__gethex+0x1d8>
 8009280:	e7a2      	b.n	80091c8 <__gethex+0x15c>
 8009282:	4620      	mov	r0, r4
 8009284:	1ea9      	subs	r1, r5, #2
 8009286:	f000 ff5c 	bl	800a142 <__any_on>
 800928a:	2800      	cmp	r0, #0
 800928c:	d0c2      	beq.n	8009214 <__gethex+0x1a8>
 800928e:	f04f 0903 	mov.w	r9, #3
 8009292:	e7c1      	b.n	8009218 <__gethex+0x1ac>
 8009294:	da09      	bge.n	80092aa <__gethex+0x23e>
 8009296:	1b75      	subs	r5, r6, r5
 8009298:	4621      	mov	r1, r4
 800929a:	462a      	mov	r2, r5
 800929c:	9801      	ldr	r0, [sp, #4]
 800929e:	f000 fd21 	bl	8009ce4 <__lshift>
 80092a2:	4604      	mov	r4, r0
 80092a4:	1b7f      	subs	r7, r7, r5
 80092a6:	f100 0a14 	add.w	sl, r0, #20
 80092aa:	f04f 0900 	mov.w	r9, #0
 80092ae:	e7b8      	b.n	8009222 <__gethex+0x1b6>
 80092b0:	f8d8 5004 	ldr.w	r5, [r8, #4]
 80092b4:	42bd      	cmp	r5, r7
 80092b6:	dd6f      	ble.n	8009398 <__gethex+0x32c>
 80092b8:	1bed      	subs	r5, r5, r7
 80092ba:	42ae      	cmp	r6, r5
 80092bc:	dc34      	bgt.n	8009328 <__gethex+0x2bc>
 80092be:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80092c2:	2b02      	cmp	r3, #2
 80092c4:	d022      	beq.n	800930c <__gethex+0x2a0>
 80092c6:	2b03      	cmp	r3, #3
 80092c8:	d024      	beq.n	8009314 <__gethex+0x2a8>
 80092ca:	2b01      	cmp	r3, #1
 80092cc:	d115      	bne.n	80092fa <__gethex+0x28e>
 80092ce:	42ae      	cmp	r6, r5
 80092d0:	d113      	bne.n	80092fa <__gethex+0x28e>
 80092d2:	2e01      	cmp	r6, #1
 80092d4:	d10b      	bne.n	80092ee <__gethex+0x282>
 80092d6:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80092da:	9a02      	ldr	r2, [sp, #8]
 80092dc:	2562      	movs	r5, #98	@ 0x62
 80092de:	6013      	str	r3, [r2, #0]
 80092e0:	2301      	movs	r3, #1
 80092e2:	6123      	str	r3, [r4, #16]
 80092e4:	f8ca 3000 	str.w	r3, [sl]
 80092e8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80092ea:	601c      	str	r4, [r3, #0]
 80092ec:	e73a      	b.n	8009164 <__gethex+0xf8>
 80092ee:	4620      	mov	r0, r4
 80092f0:	1e71      	subs	r1, r6, #1
 80092f2:	f000 ff26 	bl	800a142 <__any_on>
 80092f6:	2800      	cmp	r0, #0
 80092f8:	d1ed      	bne.n	80092d6 <__gethex+0x26a>
 80092fa:	4621      	mov	r1, r4
 80092fc:	9801      	ldr	r0, [sp, #4]
 80092fe:	f000 fadb 	bl	80098b8 <_Bfree>
 8009302:	2300      	movs	r3, #0
 8009304:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009306:	2550      	movs	r5, #80	@ 0x50
 8009308:	6013      	str	r3, [r2, #0]
 800930a:	e72b      	b.n	8009164 <__gethex+0xf8>
 800930c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800930e:	2b00      	cmp	r3, #0
 8009310:	d1f3      	bne.n	80092fa <__gethex+0x28e>
 8009312:	e7e0      	b.n	80092d6 <__gethex+0x26a>
 8009314:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009316:	2b00      	cmp	r3, #0
 8009318:	d1dd      	bne.n	80092d6 <__gethex+0x26a>
 800931a:	e7ee      	b.n	80092fa <__gethex+0x28e>
 800931c:	0800c624 	.word	0x0800c624
 8009320:	0800c9a6 	.word	0x0800c9a6
 8009324:	0800c9b7 	.word	0x0800c9b7
 8009328:	1e6f      	subs	r7, r5, #1
 800932a:	f1b9 0f00 	cmp.w	r9, #0
 800932e:	d130      	bne.n	8009392 <__gethex+0x326>
 8009330:	b127      	cbz	r7, 800933c <__gethex+0x2d0>
 8009332:	4639      	mov	r1, r7
 8009334:	4620      	mov	r0, r4
 8009336:	f000 ff04 	bl	800a142 <__any_on>
 800933a:	4681      	mov	r9, r0
 800933c:	2301      	movs	r3, #1
 800933e:	4629      	mov	r1, r5
 8009340:	1b76      	subs	r6, r6, r5
 8009342:	2502      	movs	r5, #2
 8009344:	117a      	asrs	r2, r7, #5
 8009346:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800934a:	f007 071f 	and.w	r7, r7, #31
 800934e:	40bb      	lsls	r3, r7
 8009350:	4213      	tst	r3, r2
 8009352:	4620      	mov	r0, r4
 8009354:	bf18      	it	ne
 8009356:	f049 0902 	orrne.w	r9, r9, #2
 800935a:	f7ff fe1f 	bl	8008f9c <rshift>
 800935e:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8009362:	f1b9 0f00 	cmp.w	r9, #0
 8009366:	d047      	beq.n	80093f8 <__gethex+0x38c>
 8009368:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800936c:	2b02      	cmp	r3, #2
 800936e:	d015      	beq.n	800939c <__gethex+0x330>
 8009370:	2b03      	cmp	r3, #3
 8009372:	d017      	beq.n	80093a4 <__gethex+0x338>
 8009374:	2b01      	cmp	r3, #1
 8009376:	d109      	bne.n	800938c <__gethex+0x320>
 8009378:	f019 0f02 	tst.w	r9, #2
 800937c:	d006      	beq.n	800938c <__gethex+0x320>
 800937e:	f8da 3000 	ldr.w	r3, [sl]
 8009382:	ea49 0903 	orr.w	r9, r9, r3
 8009386:	f019 0f01 	tst.w	r9, #1
 800938a:	d10e      	bne.n	80093aa <__gethex+0x33e>
 800938c:	f045 0510 	orr.w	r5, r5, #16
 8009390:	e032      	b.n	80093f8 <__gethex+0x38c>
 8009392:	f04f 0901 	mov.w	r9, #1
 8009396:	e7d1      	b.n	800933c <__gethex+0x2d0>
 8009398:	2501      	movs	r5, #1
 800939a:	e7e2      	b.n	8009362 <__gethex+0x2f6>
 800939c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800939e:	f1c3 0301 	rsb	r3, r3, #1
 80093a2:	930f      	str	r3, [sp, #60]	@ 0x3c
 80093a4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80093a6:	2b00      	cmp	r3, #0
 80093a8:	d0f0      	beq.n	800938c <__gethex+0x320>
 80093aa:	f04f 0c00 	mov.w	ip, #0
 80093ae:	f8d4 b010 	ldr.w	fp, [r4, #16]
 80093b2:	f104 0314 	add.w	r3, r4, #20
 80093b6:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 80093ba:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 80093be:	4618      	mov	r0, r3
 80093c0:	f853 2b04 	ldr.w	r2, [r3], #4
 80093c4:	f1b2 3fff 	cmp.w	r2, #4294967295
 80093c8:	d01b      	beq.n	8009402 <__gethex+0x396>
 80093ca:	3201      	adds	r2, #1
 80093cc:	6002      	str	r2, [r0, #0]
 80093ce:	2d02      	cmp	r5, #2
 80093d0:	f104 0314 	add.w	r3, r4, #20
 80093d4:	d13c      	bne.n	8009450 <__gethex+0x3e4>
 80093d6:	f8d8 2000 	ldr.w	r2, [r8]
 80093da:	3a01      	subs	r2, #1
 80093dc:	42b2      	cmp	r2, r6
 80093de:	d109      	bne.n	80093f4 <__gethex+0x388>
 80093e0:	2201      	movs	r2, #1
 80093e2:	1171      	asrs	r1, r6, #5
 80093e4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80093e8:	f006 061f 	and.w	r6, r6, #31
 80093ec:	fa02 f606 	lsl.w	r6, r2, r6
 80093f0:	421e      	tst	r6, r3
 80093f2:	d13a      	bne.n	800946a <__gethex+0x3fe>
 80093f4:	f045 0520 	orr.w	r5, r5, #32
 80093f8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80093fa:	601c      	str	r4, [r3, #0]
 80093fc:	9b02      	ldr	r3, [sp, #8]
 80093fe:	601f      	str	r7, [r3, #0]
 8009400:	e6b0      	b.n	8009164 <__gethex+0xf8>
 8009402:	4299      	cmp	r1, r3
 8009404:	f843 cc04 	str.w	ip, [r3, #-4]
 8009408:	d8d9      	bhi.n	80093be <__gethex+0x352>
 800940a:	68a3      	ldr	r3, [r4, #8]
 800940c:	459b      	cmp	fp, r3
 800940e:	db17      	blt.n	8009440 <__gethex+0x3d4>
 8009410:	6861      	ldr	r1, [r4, #4]
 8009412:	9801      	ldr	r0, [sp, #4]
 8009414:	3101      	adds	r1, #1
 8009416:	f000 fa0f 	bl	8009838 <_Balloc>
 800941a:	4681      	mov	r9, r0
 800941c:	b918      	cbnz	r0, 8009426 <__gethex+0x3ba>
 800941e:	4602      	mov	r2, r0
 8009420:	2184      	movs	r1, #132	@ 0x84
 8009422:	4b19      	ldr	r3, [pc, #100]	@ (8009488 <__gethex+0x41c>)
 8009424:	e6c5      	b.n	80091b2 <__gethex+0x146>
 8009426:	6922      	ldr	r2, [r4, #16]
 8009428:	f104 010c 	add.w	r1, r4, #12
 800942c:	3202      	adds	r2, #2
 800942e:	0092      	lsls	r2, r2, #2
 8009430:	300c      	adds	r0, #12
 8009432:	f7ff fd30 	bl	8008e96 <memcpy>
 8009436:	4621      	mov	r1, r4
 8009438:	9801      	ldr	r0, [sp, #4]
 800943a:	f000 fa3d 	bl	80098b8 <_Bfree>
 800943e:	464c      	mov	r4, r9
 8009440:	6923      	ldr	r3, [r4, #16]
 8009442:	1c5a      	adds	r2, r3, #1
 8009444:	6122      	str	r2, [r4, #16]
 8009446:	2201      	movs	r2, #1
 8009448:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800944c:	615a      	str	r2, [r3, #20]
 800944e:	e7be      	b.n	80093ce <__gethex+0x362>
 8009450:	6922      	ldr	r2, [r4, #16]
 8009452:	455a      	cmp	r2, fp
 8009454:	dd0b      	ble.n	800946e <__gethex+0x402>
 8009456:	2101      	movs	r1, #1
 8009458:	4620      	mov	r0, r4
 800945a:	f7ff fd9f 	bl	8008f9c <rshift>
 800945e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009462:	3701      	adds	r7, #1
 8009464:	42bb      	cmp	r3, r7
 8009466:	f6ff aee0 	blt.w	800922a <__gethex+0x1be>
 800946a:	2501      	movs	r5, #1
 800946c:	e7c2      	b.n	80093f4 <__gethex+0x388>
 800946e:	f016 061f 	ands.w	r6, r6, #31
 8009472:	d0fa      	beq.n	800946a <__gethex+0x3fe>
 8009474:	4453      	add	r3, sl
 8009476:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800947a:	f000 facf 	bl	8009a1c <__hi0bits>
 800947e:	f1c6 0620 	rsb	r6, r6, #32
 8009482:	42b0      	cmp	r0, r6
 8009484:	dbe7      	blt.n	8009456 <__gethex+0x3ea>
 8009486:	e7f0      	b.n	800946a <__gethex+0x3fe>
 8009488:	0800c9a6 	.word	0x0800c9a6

0800948c <L_shift>:
 800948c:	f1c2 0208 	rsb	r2, r2, #8
 8009490:	0092      	lsls	r2, r2, #2
 8009492:	b570      	push	{r4, r5, r6, lr}
 8009494:	f1c2 0620 	rsb	r6, r2, #32
 8009498:	6843      	ldr	r3, [r0, #4]
 800949a:	6804      	ldr	r4, [r0, #0]
 800949c:	fa03 f506 	lsl.w	r5, r3, r6
 80094a0:	432c      	orrs	r4, r5
 80094a2:	40d3      	lsrs	r3, r2
 80094a4:	6004      	str	r4, [r0, #0]
 80094a6:	f840 3f04 	str.w	r3, [r0, #4]!
 80094aa:	4288      	cmp	r0, r1
 80094ac:	d3f4      	bcc.n	8009498 <L_shift+0xc>
 80094ae:	bd70      	pop	{r4, r5, r6, pc}

080094b0 <__match>:
 80094b0:	b530      	push	{r4, r5, lr}
 80094b2:	6803      	ldr	r3, [r0, #0]
 80094b4:	3301      	adds	r3, #1
 80094b6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80094ba:	b914      	cbnz	r4, 80094c2 <__match+0x12>
 80094bc:	6003      	str	r3, [r0, #0]
 80094be:	2001      	movs	r0, #1
 80094c0:	bd30      	pop	{r4, r5, pc}
 80094c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80094c6:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 80094ca:	2d19      	cmp	r5, #25
 80094cc:	bf98      	it	ls
 80094ce:	3220      	addls	r2, #32
 80094d0:	42a2      	cmp	r2, r4
 80094d2:	d0f0      	beq.n	80094b6 <__match+0x6>
 80094d4:	2000      	movs	r0, #0
 80094d6:	e7f3      	b.n	80094c0 <__match+0x10>

080094d8 <__hexnan>:
 80094d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80094dc:	2500      	movs	r5, #0
 80094de:	680b      	ldr	r3, [r1, #0]
 80094e0:	4682      	mov	sl, r0
 80094e2:	115e      	asrs	r6, r3, #5
 80094e4:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80094e8:	f013 031f 	ands.w	r3, r3, #31
 80094ec:	bf18      	it	ne
 80094ee:	3604      	addne	r6, #4
 80094f0:	1f37      	subs	r7, r6, #4
 80094f2:	4690      	mov	r8, r2
 80094f4:	46b9      	mov	r9, r7
 80094f6:	463c      	mov	r4, r7
 80094f8:	46ab      	mov	fp, r5
 80094fa:	b087      	sub	sp, #28
 80094fc:	6801      	ldr	r1, [r0, #0]
 80094fe:	9301      	str	r3, [sp, #4]
 8009500:	f846 5c04 	str.w	r5, [r6, #-4]
 8009504:	9502      	str	r5, [sp, #8]
 8009506:	784a      	ldrb	r2, [r1, #1]
 8009508:	1c4b      	adds	r3, r1, #1
 800950a:	9303      	str	r3, [sp, #12]
 800950c:	b342      	cbz	r2, 8009560 <__hexnan+0x88>
 800950e:	4610      	mov	r0, r2
 8009510:	9105      	str	r1, [sp, #20]
 8009512:	9204      	str	r2, [sp, #16]
 8009514:	f7ff fd95 	bl	8009042 <__hexdig_fun>
 8009518:	2800      	cmp	r0, #0
 800951a:	d151      	bne.n	80095c0 <__hexnan+0xe8>
 800951c:	9a04      	ldr	r2, [sp, #16]
 800951e:	9905      	ldr	r1, [sp, #20]
 8009520:	2a20      	cmp	r2, #32
 8009522:	d818      	bhi.n	8009556 <__hexnan+0x7e>
 8009524:	9b02      	ldr	r3, [sp, #8]
 8009526:	459b      	cmp	fp, r3
 8009528:	dd13      	ble.n	8009552 <__hexnan+0x7a>
 800952a:	454c      	cmp	r4, r9
 800952c:	d206      	bcs.n	800953c <__hexnan+0x64>
 800952e:	2d07      	cmp	r5, #7
 8009530:	dc04      	bgt.n	800953c <__hexnan+0x64>
 8009532:	462a      	mov	r2, r5
 8009534:	4649      	mov	r1, r9
 8009536:	4620      	mov	r0, r4
 8009538:	f7ff ffa8 	bl	800948c <L_shift>
 800953c:	4544      	cmp	r4, r8
 800953e:	d952      	bls.n	80095e6 <__hexnan+0x10e>
 8009540:	2300      	movs	r3, #0
 8009542:	f1a4 0904 	sub.w	r9, r4, #4
 8009546:	f844 3c04 	str.w	r3, [r4, #-4]
 800954a:	461d      	mov	r5, r3
 800954c:	464c      	mov	r4, r9
 800954e:	f8cd b008 	str.w	fp, [sp, #8]
 8009552:	9903      	ldr	r1, [sp, #12]
 8009554:	e7d7      	b.n	8009506 <__hexnan+0x2e>
 8009556:	2a29      	cmp	r2, #41	@ 0x29
 8009558:	d157      	bne.n	800960a <__hexnan+0x132>
 800955a:	3102      	adds	r1, #2
 800955c:	f8ca 1000 	str.w	r1, [sl]
 8009560:	f1bb 0f00 	cmp.w	fp, #0
 8009564:	d051      	beq.n	800960a <__hexnan+0x132>
 8009566:	454c      	cmp	r4, r9
 8009568:	d206      	bcs.n	8009578 <__hexnan+0xa0>
 800956a:	2d07      	cmp	r5, #7
 800956c:	dc04      	bgt.n	8009578 <__hexnan+0xa0>
 800956e:	462a      	mov	r2, r5
 8009570:	4649      	mov	r1, r9
 8009572:	4620      	mov	r0, r4
 8009574:	f7ff ff8a 	bl	800948c <L_shift>
 8009578:	4544      	cmp	r4, r8
 800957a:	d936      	bls.n	80095ea <__hexnan+0x112>
 800957c:	4623      	mov	r3, r4
 800957e:	f1a8 0204 	sub.w	r2, r8, #4
 8009582:	f853 1b04 	ldr.w	r1, [r3], #4
 8009586:	429f      	cmp	r7, r3
 8009588:	f842 1f04 	str.w	r1, [r2, #4]!
 800958c:	d2f9      	bcs.n	8009582 <__hexnan+0xaa>
 800958e:	1b3b      	subs	r3, r7, r4
 8009590:	f023 0303 	bic.w	r3, r3, #3
 8009594:	3304      	adds	r3, #4
 8009596:	3401      	adds	r4, #1
 8009598:	3e03      	subs	r6, #3
 800959a:	42b4      	cmp	r4, r6
 800959c:	bf88      	it	hi
 800959e:	2304      	movhi	r3, #4
 80095a0:	2200      	movs	r2, #0
 80095a2:	4443      	add	r3, r8
 80095a4:	f843 2b04 	str.w	r2, [r3], #4
 80095a8:	429f      	cmp	r7, r3
 80095aa:	d2fb      	bcs.n	80095a4 <__hexnan+0xcc>
 80095ac:	683b      	ldr	r3, [r7, #0]
 80095ae:	b91b      	cbnz	r3, 80095b8 <__hexnan+0xe0>
 80095b0:	4547      	cmp	r7, r8
 80095b2:	d128      	bne.n	8009606 <__hexnan+0x12e>
 80095b4:	2301      	movs	r3, #1
 80095b6:	603b      	str	r3, [r7, #0]
 80095b8:	2005      	movs	r0, #5
 80095ba:	b007      	add	sp, #28
 80095bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80095c0:	3501      	adds	r5, #1
 80095c2:	2d08      	cmp	r5, #8
 80095c4:	f10b 0b01 	add.w	fp, fp, #1
 80095c8:	dd06      	ble.n	80095d8 <__hexnan+0x100>
 80095ca:	4544      	cmp	r4, r8
 80095cc:	d9c1      	bls.n	8009552 <__hexnan+0x7a>
 80095ce:	2300      	movs	r3, #0
 80095d0:	2501      	movs	r5, #1
 80095d2:	f844 3c04 	str.w	r3, [r4, #-4]
 80095d6:	3c04      	subs	r4, #4
 80095d8:	6822      	ldr	r2, [r4, #0]
 80095da:	f000 000f 	and.w	r0, r0, #15
 80095de:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80095e2:	6020      	str	r0, [r4, #0]
 80095e4:	e7b5      	b.n	8009552 <__hexnan+0x7a>
 80095e6:	2508      	movs	r5, #8
 80095e8:	e7b3      	b.n	8009552 <__hexnan+0x7a>
 80095ea:	9b01      	ldr	r3, [sp, #4]
 80095ec:	2b00      	cmp	r3, #0
 80095ee:	d0dd      	beq.n	80095ac <__hexnan+0xd4>
 80095f0:	f04f 32ff 	mov.w	r2, #4294967295
 80095f4:	f1c3 0320 	rsb	r3, r3, #32
 80095f8:	40da      	lsrs	r2, r3
 80095fa:	f856 3c04 	ldr.w	r3, [r6, #-4]
 80095fe:	4013      	ands	r3, r2
 8009600:	f846 3c04 	str.w	r3, [r6, #-4]
 8009604:	e7d2      	b.n	80095ac <__hexnan+0xd4>
 8009606:	3f04      	subs	r7, #4
 8009608:	e7d0      	b.n	80095ac <__hexnan+0xd4>
 800960a:	2004      	movs	r0, #4
 800960c:	e7d5      	b.n	80095ba <__hexnan+0xe2>
	...

08009610 <_findenv_r>:
 8009610:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009614:	f8df a06c 	ldr.w	sl, [pc, #108]	@ 8009684 <_findenv_r+0x74>
 8009618:	4606      	mov	r6, r0
 800961a:	4689      	mov	r9, r1
 800961c:	4617      	mov	r7, r2
 800961e:	f000 fff3 	bl	800a608 <__env_lock>
 8009622:	f8da 4000 	ldr.w	r4, [sl]
 8009626:	b134      	cbz	r4, 8009636 <_findenv_r+0x26>
 8009628:	464b      	mov	r3, r9
 800962a:	4698      	mov	r8, r3
 800962c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009630:	b13a      	cbz	r2, 8009642 <_findenv_r+0x32>
 8009632:	2a3d      	cmp	r2, #61	@ 0x3d
 8009634:	d1f9      	bne.n	800962a <_findenv_r+0x1a>
 8009636:	4630      	mov	r0, r6
 8009638:	f000 ffec 	bl	800a614 <__env_unlock>
 800963c:	2000      	movs	r0, #0
 800963e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009642:	eba8 0809 	sub.w	r8, r8, r9
 8009646:	46a3      	mov	fp, r4
 8009648:	f854 0b04 	ldr.w	r0, [r4], #4
 800964c:	2800      	cmp	r0, #0
 800964e:	d0f2      	beq.n	8009636 <_findenv_r+0x26>
 8009650:	4642      	mov	r2, r8
 8009652:	4649      	mov	r1, r9
 8009654:	f7fe fcbd 	bl	8007fd2 <strncmp>
 8009658:	2800      	cmp	r0, #0
 800965a:	d1f4      	bne.n	8009646 <_findenv_r+0x36>
 800965c:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8009660:	eb03 0508 	add.w	r5, r3, r8
 8009664:	f813 3008 	ldrb.w	r3, [r3, r8]
 8009668:	2b3d      	cmp	r3, #61	@ 0x3d
 800966a:	d1ec      	bne.n	8009646 <_findenv_r+0x36>
 800966c:	f8da 3000 	ldr.w	r3, [sl]
 8009670:	4630      	mov	r0, r6
 8009672:	ebab 0303 	sub.w	r3, fp, r3
 8009676:	109b      	asrs	r3, r3, #2
 8009678:	603b      	str	r3, [r7, #0]
 800967a:	f000 ffcb 	bl	800a614 <__env_unlock>
 800967e:	1c68      	adds	r0, r5, #1
 8009680:	e7dd      	b.n	800963e <_findenv_r+0x2e>
 8009682:	bf00      	nop
 8009684:	200003d8 	.word	0x200003d8

08009688 <_getenv_r>:
 8009688:	b507      	push	{r0, r1, r2, lr}
 800968a:	aa01      	add	r2, sp, #4
 800968c:	f7ff ffc0 	bl	8009610 <_findenv_r>
 8009690:	b003      	add	sp, #12
 8009692:	f85d fb04 	ldr.w	pc, [sp], #4
	...

08009698 <malloc>:
 8009698:	4b02      	ldr	r3, [pc, #8]	@ (80096a4 <malloc+0xc>)
 800969a:	4601      	mov	r1, r0
 800969c:	6818      	ldr	r0, [r3, #0]
 800969e:	f000 b82d 	b.w	80096fc <_malloc_r>
 80096a2:	bf00      	nop
 80096a4:	2000055c 	.word	0x2000055c

080096a8 <free>:
 80096a8:	4b02      	ldr	r3, [pc, #8]	@ (80096b4 <free+0xc>)
 80096aa:	4601      	mov	r1, r0
 80096ac:	6818      	ldr	r0, [r3, #0]
 80096ae:	f7ff bc2d 	b.w	8008f0c <_free_r>
 80096b2:	bf00      	nop
 80096b4:	2000055c 	.word	0x2000055c

080096b8 <sbrk_aligned>:
 80096b8:	b570      	push	{r4, r5, r6, lr}
 80096ba:	4e0f      	ldr	r6, [pc, #60]	@ (80096f8 <sbrk_aligned+0x40>)
 80096bc:	460c      	mov	r4, r1
 80096be:	6831      	ldr	r1, [r6, #0]
 80096c0:	4605      	mov	r5, r0
 80096c2:	b911      	cbnz	r1, 80096ca <sbrk_aligned+0x12>
 80096c4:	f000 ff74 	bl	800a5b0 <_sbrk_r>
 80096c8:	6030      	str	r0, [r6, #0]
 80096ca:	4621      	mov	r1, r4
 80096cc:	4628      	mov	r0, r5
 80096ce:	f000 ff6f 	bl	800a5b0 <_sbrk_r>
 80096d2:	1c43      	adds	r3, r0, #1
 80096d4:	d103      	bne.n	80096de <sbrk_aligned+0x26>
 80096d6:	f04f 34ff 	mov.w	r4, #4294967295
 80096da:	4620      	mov	r0, r4
 80096dc:	bd70      	pop	{r4, r5, r6, pc}
 80096de:	1cc4      	adds	r4, r0, #3
 80096e0:	f024 0403 	bic.w	r4, r4, #3
 80096e4:	42a0      	cmp	r0, r4
 80096e6:	d0f8      	beq.n	80096da <sbrk_aligned+0x22>
 80096e8:	1a21      	subs	r1, r4, r0
 80096ea:	4628      	mov	r0, r5
 80096ec:	f000 ff60 	bl	800a5b0 <_sbrk_r>
 80096f0:	3001      	adds	r0, #1
 80096f2:	d1f2      	bne.n	80096da <sbrk_aligned+0x22>
 80096f4:	e7ef      	b.n	80096d6 <sbrk_aligned+0x1e>
 80096f6:	bf00      	nop
 80096f8:	200009e8 	.word	0x200009e8

080096fc <_malloc_r>:
 80096fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009700:	1ccd      	adds	r5, r1, #3
 8009702:	f025 0503 	bic.w	r5, r5, #3
 8009706:	3508      	adds	r5, #8
 8009708:	2d0c      	cmp	r5, #12
 800970a:	bf38      	it	cc
 800970c:	250c      	movcc	r5, #12
 800970e:	2d00      	cmp	r5, #0
 8009710:	4606      	mov	r6, r0
 8009712:	db01      	blt.n	8009718 <_malloc_r+0x1c>
 8009714:	42a9      	cmp	r1, r5
 8009716:	d904      	bls.n	8009722 <_malloc_r+0x26>
 8009718:	230c      	movs	r3, #12
 800971a:	6033      	str	r3, [r6, #0]
 800971c:	2000      	movs	r0, #0
 800971e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009722:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80097f8 <_malloc_r+0xfc>
 8009726:	f000 f87b 	bl	8009820 <__malloc_lock>
 800972a:	f8d8 3000 	ldr.w	r3, [r8]
 800972e:	461c      	mov	r4, r3
 8009730:	bb44      	cbnz	r4, 8009784 <_malloc_r+0x88>
 8009732:	4629      	mov	r1, r5
 8009734:	4630      	mov	r0, r6
 8009736:	f7ff ffbf 	bl	80096b8 <sbrk_aligned>
 800973a:	1c43      	adds	r3, r0, #1
 800973c:	4604      	mov	r4, r0
 800973e:	d158      	bne.n	80097f2 <_malloc_r+0xf6>
 8009740:	f8d8 4000 	ldr.w	r4, [r8]
 8009744:	4627      	mov	r7, r4
 8009746:	2f00      	cmp	r7, #0
 8009748:	d143      	bne.n	80097d2 <_malloc_r+0xd6>
 800974a:	2c00      	cmp	r4, #0
 800974c:	d04b      	beq.n	80097e6 <_malloc_r+0xea>
 800974e:	6823      	ldr	r3, [r4, #0]
 8009750:	4639      	mov	r1, r7
 8009752:	4630      	mov	r0, r6
 8009754:	eb04 0903 	add.w	r9, r4, r3
 8009758:	f000 ff2a 	bl	800a5b0 <_sbrk_r>
 800975c:	4581      	cmp	r9, r0
 800975e:	d142      	bne.n	80097e6 <_malloc_r+0xea>
 8009760:	6821      	ldr	r1, [r4, #0]
 8009762:	4630      	mov	r0, r6
 8009764:	1a6d      	subs	r5, r5, r1
 8009766:	4629      	mov	r1, r5
 8009768:	f7ff ffa6 	bl	80096b8 <sbrk_aligned>
 800976c:	3001      	adds	r0, #1
 800976e:	d03a      	beq.n	80097e6 <_malloc_r+0xea>
 8009770:	6823      	ldr	r3, [r4, #0]
 8009772:	442b      	add	r3, r5
 8009774:	6023      	str	r3, [r4, #0]
 8009776:	f8d8 3000 	ldr.w	r3, [r8]
 800977a:	685a      	ldr	r2, [r3, #4]
 800977c:	bb62      	cbnz	r2, 80097d8 <_malloc_r+0xdc>
 800977e:	f8c8 7000 	str.w	r7, [r8]
 8009782:	e00f      	b.n	80097a4 <_malloc_r+0xa8>
 8009784:	6822      	ldr	r2, [r4, #0]
 8009786:	1b52      	subs	r2, r2, r5
 8009788:	d420      	bmi.n	80097cc <_malloc_r+0xd0>
 800978a:	2a0b      	cmp	r2, #11
 800978c:	d917      	bls.n	80097be <_malloc_r+0xc2>
 800978e:	1961      	adds	r1, r4, r5
 8009790:	42a3      	cmp	r3, r4
 8009792:	6025      	str	r5, [r4, #0]
 8009794:	bf18      	it	ne
 8009796:	6059      	strne	r1, [r3, #4]
 8009798:	6863      	ldr	r3, [r4, #4]
 800979a:	bf08      	it	eq
 800979c:	f8c8 1000 	streq.w	r1, [r8]
 80097a0:	5162      	str	r2, [r4, r5]
 80097a2:	604b      	str	r3, [r1, #4]
 80097a4:	4630      	mov	r0, r6
 80097a6:	f000 f841 	bl	800982c <__malloc_unlock>
 80097aa:	f104 000b 	add.w	r0, r4, #11
 80097ae:	1d23      	adds	r3, r4, #4
 80097b0:	f020 0007 	bic.w	r0, r0, #7
 80097b4:	1ac2      	subs	r2, r0, r3
 80097b6:	bf1c      	itt	ne
 80097b8:	1a1b      	subne	r3, r3, r0
 80097ba:	50a3      	strne	r3, [r4, r2]
 80097bc:	e7af      	b.n	800971e <_malloc_r+0x22>
 80097be:	6862      	ldr	r2, [r4, #4]
 80097c0:	42a3      	cmp	r3, r4
 80097c2:	bf0c      	ite	eq
 80097c4:	f8c8 2000 	streq.w	r2, [r8]
 80097c8:	605a      	strne	r2, [r3, #4]
 80097ca:	e7eb      	b.n	80097a4 <_malloc_r+0xa8>
 80097cc:	4623      	mov	r3, r4
 80097ce:	6864      	ldr	r4, [r4, #4]
 80097d0:	e7ae      	b.n	8009730 <_malloc_r+0x34>
 80097d2:	463c      	mov	r4, r7
 80097d4:	687f      	ldr	r7, [r7, #4]
 80097d6:	e7b6      	b.n	8009746 <_malloc_r+0x4a>
 80097d8:	461a      	mov	r2, r3
 80097da:	685b      	ldr	r3, [r3, #4]
 80097dc:	42a3      	cmp	r3, r4
 80097de:	d1fb      	bne.n	80097d8 <_malloc_r+0xdc>
 80097e0:	2300      	movs	r3, #0
 80097e2:	6053      	str	r3, [r2, #4]
 80097e4:	e7de      	b.n	80097a4 <_malloc_r+0xa8>
 80097e6:	230c      	movs	r3, #12
 80097e8:	4630      	mov	r0, r6
 80097ea:	6033      	str	r3, [r6, #0]
 80097ec:	f000 f81e 	bl	800982c <__malloc_unlock>
 80097f0:	e794      	b.n	800971c <_malloc_r+0x20>
 80097f2:	6005      	str	r5, [r0, #0]
 80097f4:	e7d6      	b.n	80097a4 <_malloc_r+0xa8>
 80097f6:	bf00      	nop
 80097f8:	200009ec 	.word	0x200009ec

080097fc <__ascii_mbtowc>:
 80097fc:	b082      	sub	sp, #8
 80097fe:	b901      	cbnz	r1, 8009802 <__ascii_mbtowc+0x6>
 8009800:	a901      	add	r1, sp, #4
 8009802:	b142      	cbz	r2, 8009816 <__ascii_mbtowc+0x1a>
 8009804:	b14b      	cbz	r3, 800981a <__ascii_mbtowc+0x1e>
 8009806:	7813      	ldrb	r3, [r2, #0]
 8009808:	600b      	str	r3, [r1, #0]
 800980a:	7812      	ldrb	r2, [r2, #0]
 800980c:	1e10      	subs	r0, r2, #0
 800980e:	bf18      	it	ne
 8009810:	2001      	movne	r0, #1
 8009812:	b002      	add	sp, #8
 8009814:	4770      	bx	lr
 8009816:	4610      	mov	r0, r2
 8009818:	e7fb      	b.n	8009812 <__ascii_mbtowc+0x16>
 800981a:	f06f 0001 	mvn.w	r0, #1
 800981e:	e7f8      	b.n	8009812 <__ascii_mbtowc+0x16>

08009820 <__malloc_lock>:
 8009820:	4801      	ldr	r0, [pc, #4]	@ (8009828 <__malloc_lock+0x8>)
 8009822:	f7ff bb2d 	b.w	8008e80 <__retarget_lock_acquire_recursive>
 8009826:	bf00      	nop
 8009828:	200009e6 	.word	0x200009e6

0800982c <__malloc_unlock>:
 800982c:	4801      	ldr	r0, [pc, #4]	@ (8009834 <__malloc_unlock+0x8>)
 800982e:	f7ff bb29 	b.w	8008e84 <__retarget_lock_release_recursive>
 8009832:	bf00      	nop
 8009834:	200009e6 	.word	0x200009e6

08009838 <_Balloc>:
 8009838:	b570      	push	{r4, r5, r6, lr}
 800983a:	69c6      	ldr	r6, [r0, #28]
 800983c:	4604      	mov	r4, r0
 800983e:	460d      	mov	r5, r1
 8009840:	b976      	cbnz	r6, 8009860 <_Balloc+0x28>
 8009842:	2010      	movs	r0, #16
 8009844:	f7ff ff28 	bl	8009698 <malloc>
 8009848:	4602      	mov	r2, r0
 800984a:	61e0      	str	r0, [r4, #28]
 800984c:	b920      	cbnz	r0, 8009858 <_Balloc+0x20>
 800984e:	216b      	movs	r1, #107	@ 0x6b
 8009850:	4b17      	ldr	r3, [pc, #92]	@ (80098b0 <_Balloc+0x78>)
 8009852:	4818      	ldr	r0, [pc, #96]	@ (80098b4 <_Balloc+0x7c>)
 8009854:	f7ff fb34 	bl	8008ec0 <__assert_func>
 8009858:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800985c:	6006      	str	r6, [r0, #0]
 800985e:	60c6      	str	r6, [r0, #12]
 8009860:	69e6      	ldr	r6, [r4, #28]
 8009862:	68f3      	ldr	r3, [r6, #12]
 8009864:	b183      	cbz	r3, 8009888 <_Balloc+0x50>
 8009866:	69e3      	ldr	r3, [r4, #28]
 8009868:	68db      	ldr	r3, [r3, #12]
 800986a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800986e:	b9b8      	cbnz	r0, 80098a0 <_Balloc+0x68>
 8009870:	2101      	movs	r1, #1
 8009872:	fa01 f605 	lsl.w	r6, r1, r5
 8009876:	1d72      	adds	r2, r6, #5
 8009878:	4620      	mov	r0, r4
 800987a:	0092      	lsls	r2, r2, #2
 800987c:	f000 feaf 	bl	800a5de <_calloc_r>
 8009880:	b160      	cbz	r0, 800989c <_Balloc+0x64>
 8009882:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009886:	e00e      	b.n	80098a6 <_Balloc+0x6e>
 8009888:	2221      	movs	r2, #33	@ 0x21
 800988a:	2104      	movs	r1, #4
 800988c:	4620      	mov	r0, r4
 800988e:	f000 fea6 	bl	800a5de <_calloc_r>
 8009892:	69e3      	ldr	r3, [r4, #28]
 8009894:	60f0      	str	r0, [r6, #12]
 8009896:	68db      	ldr	r3, [r3, #12]
 8009898:	2b00      	cmp	r3, #0
 800989a:	d1e4      	bne.n	8009866 <_Balloc+0x2e>
 800989c:	2000      	movs	r0, #0
 800989e:	bd70      	pop	{r4, r5, r6, pc}
 80098a0:	6802      	ldr	r2, [r0, #0]
 80098a2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80098a6:	2300      	movs	r3, #0
 80098a8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80098ac:	e7f7      	b.n	800989e <_Balloc+0x66>
 80098ae:	bf00      	nop
 80098b0:	0800c789 	.word	0x0800c789
 80098b4:	0800ca17 	.word	0x0800ca17

080098b8 <_Bfree>:
 80098b8:	b570      	push	{r4, r5, r6, lr}
 80098ba:	69c6      	ldr	r6, [r0, #28]
 80098bc:	4605      	mov	r5, r0
 80098be:	460c      	mov	r4, r1
 80098c0:	b976      	cbnz	r6, 80098e0 <_Bfree+0x28>
 80098c2:	2010      	movs	r0, #16
 80098c4:	f7ff fee8 	bl	8009698 <malloc>
 80098c8:	4602      	mov	r2, r0
 80098ca:	61e8      	str	r0, [r5, #28]
 80098cc:	b920      	cbnz	r0, 80098d8 <_Bfree+0x20>
 80098ce:	218f      	movs	r1, #143	@ 0x8f
 80098d0:	4b08      	ldr	r3, [pc, #32]	@ (80098f4 <_Bfree+0x3c>)
 80098d2:	4809      	ldr	r0, [pc, #36]	@ (80098f8 <_Bfree+0x40>)
 80098d4:	f7ff faf4 	bl	8008ec0 <__assert_func>
 80098d8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80098dc:	6006      	str	r6, [r0, #0]
 80098de:	60c6      	str	r6, [r0, #12]
 80098e0:	b13c      	cbz	r4, 80098f2 <_Bfree+0x3a>
 80098e2:	69eb      	ldr	r3, [r5, #28]
 80098e4:	6862      	ldr	r2, [r4, #4]
 80098e6:	68db      	ldr	r3, [r3, #12]
 80098e8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80098ec:	6021      	str	r1, [r4, #0]
 80098ee:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80098f2:	bd70      	pop	{r4, r5, r6, pc}
 80098f4:	0800c789 	.word	0x0800c789
 80098f8:	0800ca17 	.word	0x0800ca17

080098fc <__multadd>:
 80098fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009900:	4607      	mov	r7, r0
 8009902:	460c      	mov	r4, r1
 8009904:	461e      	mov	r6, r3
 8009906:	2000      	movs	r0, #0
 8009908:	690d      	ldr	r5, [r1, #16]
 800990a:	f101 0c14 	add.w	ip, r1, #20
 800990e:	f8dc 3000 	ldr.w	r3, [ip]
 8009912:	3001      	adds	r0, #1
 8009914:	b299      	uxth	r1, r3
 8009916:	fb02 6101 	mla	r1, r2, r1, r6
 800991a:	0c1e      	lsrs	r6, r3, #16
 800991c:	0c0b      	lsrs	r3, r1, #16
 800991e:	fb02 3306 	mla	r3, r2, r6, r3
 8009922:	b289      	uxth	r1, r1
 8009924:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009928:	4285      	cmp	r5, r0
 800992a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800992e:	f84c 1b04 	str.w	r1, [ip], #4
 8009932:	dcec      	bgt.n	800990e <__multadd+0x12>
 8009934:	b30e      	cbz	r6, 800997a <__multadd+0x7e>
 8009936:	68a3      	ldr	r3, [r4, #8]
 8009938:	42ab      	cmp	r3, r5
 800993a:	dc19      	bgt.n	8009970 <__multadd+0x74>
 800993c:	6861      	ldr	r1, [r4, #4]
 800993e:	4638      	mov	r0, r7
 8009940:	3101      	adds	r1, #1
 8009942:	f7ff ff79 	bl	8009838 <_Balloc>
 8009946:	4680      	mov	r8, r0
 8009948:	b928      	cbnz	r0, 8009956 <__multadd+0x5a>
 800994a:	4602      	mov	r2, r0
 800994c:	21ba      	movs	r1, #186	@ 0xba
 800994e:	4b0c      	ldr	r3, [pc, #48]	@ (8009980 <__multadd+0x84>)
 8009950:	480c      	ldr	r0, [pc, #48]	@ (8009984 <__multadd+0x88>)
 8009952:	f7ff fab5 	bl	8008ec0 <__assert_func>
 8009956:	6922      	ldr	r2, [r4, #16]
 8009958:	f104 010c 	add.w	r1, r4, #12
 800995c:	3202      	adds	r2, #2
 800995e:	0092      	lsls	r2, r2, #2
 8009960:	300c      	adds	r0, #12
 8009962:	f7ff fa98 	bl	8008e96 <memcpy>
 8009966:	4621      	mov	r1, r4
 8009968:	4638      	mov	r0, r7
 800996a:	f7ff ffa5 	bl	80098b8 <_Bfree>
 800996e:	4644      	mov	r4, r8
 8009970:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009974:	3501      	adds	r5, #1
 8009976:	615e      	str	r6, [r3, #20]
 8009978:	6125      	str	r5, [r4, #16]
 800997a:	4620      	mov	r0, r4
 800997c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009980:	0800c9a6 	.word	0x0800c9a6
 8009984:	0800ca17 	.word	0x0800ca17

08009988 <__s2b>:
 8009988:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800998c:	4615      	mov	r5, r2
 800998e:	2209      	movs	r2, #9
 8009990:	461f      	mov	r7, r3
 8009992:	3308      	adds	r3, #8
 8009994:	460c      	mov	r4, r1
 8009996:	fb93 f3f2 	sdiv	r3, r3, r2
 800999a:	4606      	mov	r6, r0
 800999c:	2201      	movs	r2, #1
 800999e:	2100      	movs	r1, #0
 80099a0:	429a      	cmp	r2, r3
 80099a2:	db09      	blt.n	80099b8 <__s2b+0x30>
 80099a4:	4630      	mov	r0, r6
 80099a6:	f7ff ff47 	bl	8009838 <_Balloc>
 80099aa:	b940      	cbnz	r0, 80099be <__s2b+0x36>
 80099ac:	4602      	mov	r2, r0
 80099ae:	21d3      	movs	r1, #211	@ 0xd3
 80099b0:	4b18      	ldr	r3, [pc, #96]	@ (8009a14 <__s2b+0x8c>)
 80099b2:	4819      	ldr	r0, [pc, #100]	@ (8009a18 <__s2b+0x90>)
 80099b4:	f7ff fa84 	bl	8008ec0 <__assert_func>
 80099b8:	0052      	lsls	r2, r2, #1
 80099ba:	3101      	adds	r1, #1
 80099bc:	e7f0      	b.n	80099a0 <__s2b+0x18>
 80099be:	9b08      	ldr	r3, [sp, #32]
 80099c0:	2d09      	cmp	r5, #9
 80099c2:	6143      	str	r3, [r0, #20]
 80099c4:	f04f 0301 	mov.w	r3, #1
 80099c8:	6103      	str	r3, [r0, #16]
 80099ca:	dd16      	ble.n	80099fa <__s2b+0x72>
 80099cc:	f104 0909 	add.w	r9, r4, #9
 80099d0:	46c8      	mov	r8, r9
 80099d2:	442c      	add	r4, r5
 80099d4:	f818 3b01 	ldrb.w	r3, [r8], #1
 80099d8:	4601      	mov	r1, r0
 80099da:	220a      	movs	r2, #10
 80099dc:	4630      	mov	r0, r6
 80099de:	3b30      	subs	r3, #48	@ 0x30
 80099e0:	f7ff ff8c 	bl	80098fc <__multadd>
 80099e4:	45a0      	cmp	r8, r4
 80099e6:	d1f5      	bne.n	80099d4 <__s2b+0x4c>
 80099e8:	f1a5 0408 	sub.w	r4, r5, #8
 80099ec:	444c      	add	r4, r9
 80099ee:	1b2d      	subs	r5, r5, r4
 80099f0:	1963      	adds	r3, r4, r5
 80099f2:	42bb      	cmp	r3, r7
 80099f4:	db04      	blt.n	8009a00 <__s2b+0x78>
 80099f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80099fa:	2509      	movs	r5, #9
 80099fc:	340a      	adds	r4, #10
 80099fe:	e7f6      	b.n	80099ee <__s2b+0x66>
 8009a00:	f814 3b01 	ldrb.w	r3, [r4], #1
 8009a04:	4601      	mov	r1, r0
 8009a06:	220a      	movs	r2, #10
 8009a08:	4630      	mov	r0, r6
 8009a0a:	3b30      	subs	r3, #48	@ 0x30
 8009a0c:	f7ff ff76 	bl	80098fc <__multadd>
 8009a10:	e7ee      	b.n	80099f0 <__s2b+0x68>
 8009a12:	bf00      	nop
 8009a14:	0800c9a6 	.word	0x0800c9a6
 8009a18:	0800ca17 	.word	0x0800ca17

08009a1c <__hi0bits>:
 8009a1c:	4603      	mov	r3, r0
 8009a1e:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8009a22:	bf3a      	itte	cc
 8009a24:	0403      	lslcc	r3, r0, #16
 8009a26:	2010      	movcc	r0, #16
 8009a28:	2000      	movcs	r0, #0
 8009a2a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009a2e:	bf3c      	itt	cc
 8009a30:	021b      	lslcc	r3, r3, #8
 8009a32:	3008      	addcc	r0, #8
 8009a34:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009a38:	bf3c      	itt	cc
 8009a3a:	011b      	lslcc	r3, r3, #4
 8009a3c:	3004      	addcc	r0, #4
 8009a3e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009a42:	bf3c      	itt	cc
 8009a44:	009b      	lslcc	r3, r3, #2
 8009a46:	3002      	addcc	r0, #2
 8009a48:	2b00      	cmp	r3, #0
 8009a4a:	db05      	blt.n	8009a58 <__hi0bits+0x3c>
 8009a4c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8009a50:	f100 0001 	add.w	r0, r0, #1
 8009a54:	bf08      	it	eq
 8009a56:	2020      	moveq	r0, #32
 8009a58:	4770      	bx	lr

08009a5a <__lo0bits>:
 8009a5a:	6803      	ldr	r3, [r0, #0]
 8009a5c:	4602      	mov	r2, r0
 8009a5e:	f013 0007 	ands.w	r0, r3, #7
 8009a62:	d00b      	beq.n	8009a7c <__lo0bits+0x22>
 8009a64:	07d9      	lsls	r1, r3, #31
 8009a66:	d421      	bmi.n	8009aac <__lo0bits+0x52>
 8009a68:	0798      	lsls	r0, r3, #30
 8009a6a:	bf49      	itett	mi
 8009a6c:	085b      	lsrmi	r3, r3, #1
 8009a6e:	089b      	lsrpl	r3, r3, #2
 8009a70:	2001      	movmi	r0, #1
 8009a72:	6013      	strmi	r3, [r2, #0]
 8009a74:	bf5c      	itt	pl
 8009a76:	2002      	movpl	r0, #2
 8009a78:	6013      	strpl	r3, [r2, #0]
 8009a7a:	4770      	bx	lr
 8009a7c:	b299      	uxth	r1, r3
 8009a7e:	b909      	cbnz	r1, 8009a84 <__lo0bits+0x2a>
 8009a80:	2010      	movs	r0, #16
 8009a82:	0c1b      	lsrs	r3, r3, #16
 8009a84:	b2d9      	uxtb	r1, r3
 8009a86:	b909      	cbnz	r1, 8009a8c <__lo0bits+0x32>
 8009a88:	3008      	adds	r0, #8
 8009a8a:	0a1b      	lsrs	r3, r3, #8
 8009a8c:	0719      	lsls	r1, r3, #28
 8009a8e:	bf04      	itt	eq
 8009a90:	091b      	lsreq	r3, r3, #4
 8009a92:	3004      	addeq	r0, #4
 8009a94:	0799      	lsls	r1, r3, #30
 8009a96:	bf04      	itt	eq
 8009a98:	089b      	lsreq	r3, r3, #2
 8009a9a:	3002      	addeq	r0, #2
 8009a9c:	07d9      	lsls	r1, r3, #31
 8009a9e:	d403      	bmi.n	8009aa8 <__lo0bits+0x4e>
 8009aa0:	085b      	lsrs	r3, r3, #1
 8009aa2:	f100 0001 	add.w	r0, r0, #1
 8009aa6:	d003      	beq.n	8009ab0 <__lo0bits+0x56>
 8009aa8:	6013      	str	r3, [r2, #0]
 8009aaa:	4770      	bx	lr
 8009aac:	2000      	movs	r0, #0
 8009aae:	4770      	bx	lr
 8009ab0:	2020      	movs	r0, #32
 8009ab2:	4770      	bx	lr

08009ab4 <__i2b>:
 8009ab4:	b510      	push	{r4, lr}
 8009ab6:	460c      	mov	r4, r1
 8009ab8:	2101      	movs	r1, #1
 8009aba:	f7ff febd 	bl	8009838 <_Balloc>
 8009abe:	4602      	mov	r2, r0
 8009ac0:	b928      	cbnz	r0, 8009ace <__i2b+0x1a>
 8009ac2:	f240 1145 	movw	r1, #325	@ 0x145
 8009ac6:	4b04      	ldr	r3, [pc, #16]	@ (8009ad8 <__i2b+0x24>)
 8009ac8:	4804      	ldr	r0, [pc, #16]	@ (8009adc <__i2b+0x28>)
 8009aca:	f7ff f9f9 	bl	8008ec0 <__assert_func>
 8009ace:	2301      	movs	r3, #1
 8009ad0:	6144      	str	r4, [r0, #20]
 8009ad2:	6103      	str	r3, [r0, #16]
 8009ad4:	bd10      	pop	{r4, pc}
 8009ad6:	bf00      	nop
 8009ad8:	0800c9a6 	.word	0x0800c9a6
 8009adc:	0800ca17 	.word	0x0800ca17

08009ae0 <__multiply>:
 8009ae0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ae4:	4614      	mov	r4, r2
 8009ae6:	690a      	ldr	r2, [r1, #16]
 8009ae8:	6923      	ldr	r3, [r4, #16]
 8009aea:	460f      	mov	r7, r1
 8009aec:	429a      	cmp	r2, r3
 8009aee:	bfa2      	ittt	ge
 8009af0:	4623      	movge	r3, r4
 8009af2:	460c      	movge	r4, r1
 8009af4:	461f      	movge	r7, r3
 8009af6:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8009afa:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8009afe:	68a3      	ldr	r3, [r4, #8]
 8009b00:	6861      	ldr	r1, [r4, #4]
 8009b02:	eb0a 0609 	add.w	r6, sl, r9
 8009b06:	42b3      	cmp	r3, r6
 8009b08:	b085      	sub	sp, #20
 8009b0a:	bfb8      	it	lt
 8009b0c:	3101      	addlt	r1, #1
 8009b0e:	f7ff fe93 	bl	8009838 <_Balloc>
 8009b12:	b930      	cbnz	r0, 8009b22 <__multiply+0x42>
 8009b14:	4602      	mov	r2, r0
 8009b16:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8009b1a:	4b43      	ldr	r3, [pc, #268]	@ (8009c28 <__multiply+0x148>)
 8009b1c:	4843      	ldr	r0, [pc, #268]	@ (8009c2c <__multiply+0x14c>)
 8009b1e:	f7ff f9cf 	bl	8008ec0 <__assert_func>
 8009b22:	f100 0514 	add.w	r5, r0, #20
 8009b26:	462b      	mov	r3, r5
 8009b28:	2200      	movs	r2, #0
 8009b2a:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8009b2e:	4543      	cmp	r3, r8
 8009b30:	d321      	bcc.n	8009b76 <__multiply+0x96>
 8009b32:	f107 0114 	add.w	r1, r7, #20
 8009b36:	f104 0214 	add.w	r2, r4, #20
 8009b3a:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8009b3e:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8009b42:	9302      	str	r3, [sp, #8]
 8009b44:	1b13      	subs	r3, r2, r4
 8009b46:	3b15      	subs	r3, #21
 8009b48:	f023 0303 	bic.w	r3, r3, #3
 8009b4c:	3304      	adds	r3, #4
 8009b4e:	f104 0715 	add.w	r7, r4, #21
 8009b52:	42ba      	cmp	r2, r7
 8009b54:	bf38      	it	cc
 8009b56:	2304      	movcc	r3, #4
 8009b58:	9301      	str	r3, [sp, #4]
 8009b5a:	9b02      	ldr	r3, [sp, #8]
 8009b5c:	9103      	str	r1, [sp, #12]
 8009b5e:	428b      	cmp	r3, r1
 8009b60:	d80c      	bhi.n	8009b7c <__multiply+0x9c>
 8009b62:	2e00      	cmp	r6, #0
 8009b64:	dd03      	ble.n	8009b6e <__multiply+0x8e>
 8009b66:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8009b6a:	2b00      	cmp	r3, #0
 8009b6c:	d05a      	beq.n	8009c24 <__multiply+0x144>
 8009b6e:	6106      	str	r6, [r0, #16]
 8009b70:	b005      	add	sp, #20
 8009b72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009b76:	f843 2b04 	str.w	r2, [r3], #4
 8009b7a:	e7d8      	b.n	8009b2e <__multiply+0x4e>
 8009b7c:	f8b1 a000 	ldrh.w	sl, [r1]
 8009b80:	f1ba 0f00 	cmp.w	sl, #0
 8009b84:	d023      	beq.n	8009bce <__multiply+0xee>
 8009b86:	46a9      	mov	r9, r5
 8009b88:	f04f 0c00 	mov.w	ip, #0
 8009b8c:	f104 0e14 	add.w	lr, r4, #20
 8009b90:	f85e 7b04 	ldr.w	r7, [lr], #4
 8009b94:	f8d9 3000 	ldr.w	r3, [r9]
 8009b98:	fa1f fb87 	uxth.w	fp, r7
 8009b9c:	b29b      	uxth	r3, r3
 8009b9e:	fb0a 330b 	mla	r3, sl, fp, r3
 8009ba2:	4463      	add	r3, ip
 8009ba4:	f8d9 c000 	ldr.w	ip, [r9]
 8009ba8:	0c3f      	lsrs	r7, r7, #16
 8009baa:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8009bae:	fb0a c707 	mla	r7, sl, r7, ip
 8009bb2:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8009bb6:	b29b      	uxth	r3, r3
 8009bb8:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8009bbc:	4572      	cmp	r2, lr
 8009bbe:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8009bc2:	f849 3b04 	str.w	r3, [r9], #4
 8009bc6:	d8e3      	bhi.n	8009b90 <__multiply+0xb0>
 8009bc8:	9b01      	ldr	r3, [sp, #4]
 8009bca:	f845 c003 	str.w	ip, [r5, r3]
 8009bce:	9b03      	ldr	r3, [sp, #12]
 8009bd0:	3104      	adds	r1, #4
 8009bd2:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8009bd6:	f1b9 0f00 	cmp.w	r9, #0
 8009bda:	d021      	beq.n	8009c20 <__multiply+0x140>
 8009bdc:	46ae      	mov	lr, r5
 8009bde:	f04f 0a00 	mov.w	sl, #0
 8009be2:	682b      	ldr	r3, [r5, #0]
 8009be4:	f104 0c14 	add.w	ip, r4, #20
 8009be8:	f8bc b000 	ldrh.w	fp, [ip]
 8009bec:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8009bf0:	b29b      	uxth	r3, r3
 8009bf2:	fb09 770b 	mla	r7, r9, fp, r7
 8009bf6:	4457      	add	r7, sl
 8009bf8:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8009bfc:	f84e 3b04 	str.w	r3, [lr], #4
 8009c00:	f85c 3b04 	ldr.w	r3, [ip], #4
 8009c04:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009c08:	f8be 3000 	ldrh.w	r3, [lr]
 8009c0c:	4562      	cmp	r2, ip
 8009c0e:	fb09 330a 	mla	r3, r9, sl, r3
 8009c12:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8009c16:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009c1a:	d8e5      	bhi.n	8009be8 <__multiply+0x108>
 8009c1c:	9f01      	ldr	r7, [sp, #4]
 8009c1e:	51eb      	str	r3, [r5, r7]
 8009c20:	3504      	adds	r5, #4
 8009c22:	e79a      	b.n	8009b5a <__multiply+0x7a>
 8009c24:	3e01      	subs	r6, #1
 8009c26:	e79c      	b.n	8009b62 <__multiply+0x82>
 8009c28:	0800c9a6 	.word	0x0800c9a6
 8009c2c:	0800ca17 	.word	0x0800ca17

08009c30 <__pow5mult>:
 8009c30:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009c34:	4615      	mov	r5, r2
 8009c36:	f012 0203 	ands.w	r2, r2, #3
 8009c3a:	4607      	mov	r7, r0
 8009c3c:	460e      	mov	r6, r1
 8009c3e:	d007      	beq.n	8009c50 <__pow5mult+0x20>
 8009c40:	4c25      	ldr	r4, [pc, #148]	@ (8009cd8 <__pow5mult+0xa8>)
 8009c42:	3a01      	subs	r2, #1
 8009c44:	2300      	movs	r3, #0
 8009c46:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009c4a:	f7ff fe57 	bl	80098fc <__multadd>
 8009c4e:	4606      	mov	r6, r0
 8009c50:	10ad      	asrs	r5, r5, #2
 8009c52:	d03d      	beq.n	8009cd0 <__pow5mult+0xa0>
 8009c54:	69fc      	ldr	r4, [r7, #28]
 8009c56:	b97c      	cbnz	r4, 8009c78 <__pow5mult+0x48>
 8009c58:	2010      	movs	r0, #16
 8009c5a:	f7ff fd1d 	bl	8009698 <malloc>
 8009c5e:	4602      	mov	r2, r0
 8009c60:	61f8      	str	r0, [r7, #28]
 8009c62:	b928      	cbnz	r0, 8009c70 <__pow5mult+0x40>
 8009c64:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8009c68:	4b1c      	ldr	r3, [pc, #112]	@ (8009cdc <__pow5mult+0xac>)
 8009c6a:	481d      	ldr	r0, [pc, #116]	@ (8009ce0 <__pow5mult+0xb0>)
 8009c6c:	f7ff f928 	bl	8008ec0 <__assert_func>
 8009c70:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009c74:	6004      	str	r4, [r0, #0]
 8009c76:	60c4      	str	r4, [r0, #12]
 8009c78:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8009c7c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009c80:	b94c      	cbnz	r4, 8009c96 <__pow5mult+0x66>
 8009c82:	f240 2171 	movw	r1, #625	@ 0x271
 8009c86:	4638      	mov	r0, r7
 8009c88:	f7ff ff14 	bl	8009ab4 <__i2b>
 8009c8c:	2300      	movs	r3, #0
 8009c8e:	4604      	mov	r4, r0
 8009c90:	f8c8 0008 	str.w	r0, [r8, #8]
 8009c94:	6003      	str	r3, [r0, #0]
 8009c96:	f04f 0900 	mov.w	r9, #0
 8009c9a:	07eb      	lsls	r3, r5, #31
 8009c9c:	d50a      	bpl.n	8009cb4 <__pow5mult+0x84>
 8009c9e:	4631      	mov	r1, r6
 8009ca0:	4622      	mov	r2, r4
 8009ca2:	4638      	mov	r0, r7
 8009ca4:	f7ff ff1c 	bl	8009ae0 <__multiply>
 8009ca8:	4680      	mov	r8, r0
 8009caa:	4631      	mov	r1, r6
 8009cac:	4638      	mov	r0, r7
 8009cae:	f7ff fe03 	bl	80098b8 <_Bfree>
 8009cb2:	4646      	mov	r6, r8
 8009cb4:	106d      	asrs	r5, r5, #1
 8009cb6:	d00b      	beq.n	8009cd0 <__pow5mult+0xa0>
 8009cb8:	6820      	ldr	r0, [r4, #0]
 8009cba:	b938      	cbnz	r0, 8009ccc <__pow5mult+0x9c>
 8009cbc:	4622      	mov	r2, r4
 8009cbe:	4621      	mov	r1, r4
 8009cc0:	4638      	mov	r0, r7
 8009cc2:	f7ff ff0d 	bl	8009ae0 <__multiply>
 8009cc6:	6020      	str	r0, [r4, #0]
 8009cc8:	f8c0 9000 	str.w	r9, [r0]
 8009ccc:	4604      	mov	r4, r0
 8009cce:	e7e4      	b.n	8009c9a <__pow5mult+0x6a>
 8009cd0:	4630      	mov	r0, r6
 8009cd2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009cd6:	bf00      	nop
 8009cd8:	0800ca70 	.word	0x0800ca70
 8009cdc:	0800c789 	.word	0x0800c789
 8009ce0:	0800ca17 	.word	0x0800ca17

08009ce4 <__lshift>:
 8009ce4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009ce8:	460c      	mov	r4, r1
 8009cea:	4607      	mov	r7, r0
 8009cec:	4691      	mov	r9, r2
 8009cee:	6923      	ldr	r3, [r4, #16]
 8009cf0:	6849      	ldr	r1, [r1, #4]
 8009cf2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009cf6:	68a3      	ldr	r3, [r4, #8]
 8009cf8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009cfc:	f108 0601 	add.w	r6, r8, #1
 8009d00:	42b3      	cmp	r3, r6
 8009d02:	db0b      	blt.n	8009d1c <__lshift+0x38>
 8009d04:	4638      	mov	r0, r7
 8009d06:	f7ff fd97 	bl	8009838 <_Balloc>
 8009d0a:	4605      	mov	r5, r0
 8009d0c:	b948      	cbnz	r0, 8009d22 <__lshift+0x3e>
 8009d0e:	4602      	mov	r2, r0
 8009d10:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8009d14:	4b27      	ldr	r3, [pc, #156]	@ (8009db4 <__lshift+0xd0>)
 8009d16:	4828      	ldr	r0, [pc, #160]	@ (8009db8 <__lshift+0xd4>)
 8009d18:	f7ff f8d2 	bl	8008ec0 <__assert_func>
 8009d1c:	3101      	adds	r1, #1
 8009d1e:	005b      	lsls	r3, r3, #1
 8009d20:	e7ee      	b.n	8009d00 <__lshift+0x1c>
 8009d22:	2300      	movs	r3, #0
 8009d24:	f100 0114 	add.w	r1, r0, #20
 8009d28:	f100 0210 	add.w	r2, r0, #16
 8009d2c:	4618      	mov	r0, r3
 8009d2e:	4553      	cmp	r3, sl
 8009d30:	db33      	blt.n	8009d9a <__lshift+0xb6>
 8009d32:	6920      	ldr	r0, [r4, #16]
 8009d34:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009d38:	f104 0314 	add.w	r3, r4, #20
 8009d3c:	f019 091f 	ands.w	r9, r9, #31
 8009d40:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009d44:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009d48:	d02b      	beq.n	8009da2 <__lshift+0xbe>
 8009d4a:	468a      	mov	sl, r1
 8009d4c:	2200      	movs	r2, #0
 8009d4e:	f1c9 0e20 	rsb	lr, r9, #32
 8009d52:	6818      	ldr	r0, [r3, #0]
 8009d54:	fa00 f009 	lsl.w	r0, r0, r9
 8009d58:	4310      	orrs	r0, r2
 8009d5a:	f84a 0b04 	str.w	r0, [sl], #4
 8009d5e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009d62:	459c      	cmp	ip, r3
 8009d64:	fa22 f20e 	lsr.w	r2, r2, lr
 8009d68:	d8f3      	bhi.n	8009d52 <__lshift+0x6e>
 8009d6a:	ebac 0304 	sub.w	r3, ip, r4
 8009d6e:	3b15      	subs	r3, #21
 8009d70:	f023 0303 	bic.w	r3, r3, #3
 8009d74:	3304      	adds	r3, #4
 8009d76:	f104 0015 	add.w	r0, r4, #21
 8009d7a:	4584      	cmp	ip, r0
 8009d7c:	bf38      	it	cc
 8009d7e:	2304      	movcc	r3, #4
 8009d80:	50ca      	str	r2, [r1, r3]
 8009d82:	b10a      	cbz	r2, 8009d88 <__lshift+0xa4>
 8009d84:	f108 0602 	add.w	r6, r8, #2
 8009d88:	3e01      	subs	r6, #1
 8009d8a:	4638      	mov	r0, r7
 8009d8c:	4621      	mov	r1, r4
 8009d8e:	612e      	str	r6, [r5, #16]
 8009d90:	f7ff fd92 	bl	80098b8 <_Bfree>
 8009d94:	4628      	mov	r0, r5
 8009d96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009d9a:	f842 0f04 	str.w	r0, [r2, #4]!
 8009d9e:	3301      	adds	r3, #1
 8009da0:	e7c5      	b.n	8009d2e <__lshift+0x4a>
 8009da2:	3904      	subs	r1, #4
 8009da4:	f853 2b04 	ldr.w	r2, [r3], #4
 8009da8:	459c      	cmp	ip, r3
 8009daa:	f841 2f04 	str.w	r2, [r1, #4]!
 8009dae:	d8f9      	bhi.n	8009da4 <__lshift+0xc0>
 8009db0:	e7ea      	b.n	8009d88 <__lshift+0xa4>
 8009db2:	bf00      	nop
 8009db4:	0800c9a6 	.word	0x0800c9a6
 8009db8:	0800ca17 	.word	0x0800ca17

08009dbc <__mcmp>:
 8009dbc:	4603      	mov	r3, r0
 8009dbe:	690a      	ldr	r2, [r1, #16]
 8009dc0:	6900      	ldr	r0, [r0, #16]
 8009dc2:	b530      	push	{r4, r5, lr}
 8009dc4:	1a80      	subs	r0, r0, r2
 8009dc6:	d10e      	bne.n	8009de6 <__mcmp+0x2a>
 8009dc8:	3314      	adds	r3, #20
 8009dca:	3114      	adds	r1, #20
 8009dcc:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8009dd0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8009dd4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009dd8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009ddc:	4295      	cmp	r5, r2
 8009dde:	d003      	beq.n	8009de8 <__mcmp+0x2c>
 8009de0:	d205      	bcs.n	8009dee <__mcmp+0x32>
 8009de2:	f04f 30ff 	mov.w	r0, #4294967295
 8009de6:	bd30      	pop	{r4, r5, pc}
 8009de8:	42a3      	cmp	r3, r4
 8009dea:	d3f3      	bcc.n	8009dd4 <__mcmp+0x18>
 8009dec:	e7fb      	b.n	8009de6 <__mcmp+0x2a>
 8009dee:	2001      	movs	r0, #1
 8009df0:	e7f9      	b.n	8009de6 <__mcmp+0x2a>
	...

08009df4 <__mdiff>:
 8009df4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009df8:	4689      	mov	r9, r1
 8009dfa:	4606      	mov	r6, r0
 8009dfc:	4611      	mov	r1, r2
 8009dfe:	4648      	mov	r0, r9
 8009e00:	4614      	mov	r4, r2
 8009e02:	f7ff ffdb 	bl	8009dbc <__mcmp>
 8009e06:	1e05      	subs	r5, r0, #0
 8009e08:	d112      	bne.n	8009e30 <__mdiff+0x3c>
 8009e0a:	4629      	mov	r1, r5
 8009e0c:	4630      	mov	r0, r6
 8009e0e:	f7ff fd13 	bl	8009838 <_Balloc>
 8009e12:	4602      	mov	r2, r0
 8009e14:	b928      	cbnz	r0, 8009e22 <__mdiff+0x2e>
 8009e16:	f240 2137 	movw	r1, #567	@ 0x237
 8009e1a:	4b3e      	ldr	r3, [pc, #248]	@ (8009f14 <__mdiff+0x120>)
 8009e1c:	483e      	ldr	r0, [pc, #248]	@ (8009f18 <__mdiff+0x124>)
 8009e1e:	f7ff f84f 	bl	8008ec0 <__assert_func>
 8009e22:	2301      	movs	r3, #1
 8009e24:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009e28:	4610      	mov	r0, r2
 8009e2a:	b003      	add	sp, #12
 8009e2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009e30:	bfbc      	itt	lt
 8009e32:	464b      	movlt	r3, r9
 8009e34:	46a1      	movlt	r9, r4
 8009e36:	4630      	mov	r0, r6
 8009e38:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8009e3c:	bfba      	itte	lt
 8009e3e:	461c      	movlt	r4, r3
 8009e40:	2501      	movlt	r5, #1
 8009e42:	2500      	movge	r5, #0
 8009e44:	f7ff fcf8 	bl	8009838 <_Balloc>
 8009e48:	4602      	mov	r2, r0
 8009e4a:	b918      	cbnz	r0, 8009e54 <__mdiff+0x60>
 8009e4c:	f240 2145 	movw	r1, #581	@ 0x245
 8009e50:	4b30      	ldr	r3, [pc, #192]	@ (8009f14 <__mdiff+0x120>)
 8009e52:	e7e3      	b.n	8009e1c <__mdiff+0x28>
 8009e54:	f100 0b14 	add.w	fp, r0, #20
 8009e58:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8009e5c:	f109 0310 	add.w	r3, r9, #16
 8009e60:	60c5      	str	r5, [r0, #12]
 8009e62:	f04f 0c00 	mov.w	ip, #0
 8009e66:	f109 0514 	add.w	r5, r9, #20
 8009e6a:	46d9      	mov	r9, fp
 8009e6c:	6926      	ldr	r6, [r4, #16]
 8009e6e:	f104 0e14 	add.w	lr, r4, #20
 8009e72:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8009e76:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8009e7a:	9301      	str	r3, [sp, #4]
 8009e7c:	9b01      	ldr	r3, [sp, #4]
 8009e7e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8009e82:	f853 af04 	ldr.w	sl, [r3, #4]!
 8009e86:	b281      	uxth	r1, r0
 8009e88:	9301      	str	r3, [sp, #4]
 8009e8a:	fa1f f38a 	uxth.w	r3, sl
 8009e8e:	1a5b      	subs	r3, r3, r1
 8009e90:	0c00      	lsrs	r0, r0, #16
 8009e92:	4463      	add	r3, ip
 8009e94:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8009e98:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8009e9c:	b29b      	uxth	r3, r3
 8009e9e:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8009ea2:	4576      	cmp	r6, lr
 8009ea4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009ea8:	f849 3b04 	str.w	r3, [r9], #4
 8009eac:	d8e6      	bhi.n	8009e7c <__mdiff+0x88>
 8009eae:	1b33      	subs	r3, r6, r4
 8009eb0:	3b15      	subs	r3, #21
 8009eb2:	f023 0303 	bic.w	r3, r3, #3
 8009eb6:	3415      	adds	r4, #21
 8009eb8:	3304      	adds	r3, #4
 8009eba:	42a6      	cmp	r6, r4
 8009ebc:	bf38      	it	cc
 8009ebe:	2304      	movcc	r3, #4
 8009ec0:	441d      	add	r5, r3
 8009ec2:	445b      	add	r3, fp
 8009ec4:	461e      	mov	r6, r3
 8009ec6:	462c      	mov	r4, r5
 8009ec8:	4544      	cmp	r4, r8
 8009eca:	d30e      	bcc.n	8009eea <__mdiff+0xf6>
 8009ecc:	f108 0103 	add.w	r1, r8, #3
 8009ed0:	1b49      	subs	r1, r1, r5
 8009ed2:	f021 0103 	bic.w	r1, r1, #3
 8009ed6:	3d03      	subs	r5, #3
 8009ed8:	45a8      	cmp	r8, r5
 8009eda:	bf38      	it	cc
 8009edc:	2100      	movcc	r1, #0
 8009ede:	440b      	add	r3, r1
 8009ee0:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009ee4:	b199      	cbz	r1, 8009f0e <__mdiff+0x11a>
 8009ee6:	6117      	str	r7, [r2, #16]
 8009ee8:	e79e      	b.n	8009e28 <__mdiff+0x34>
 8009eea:	46e6      	mov	lr, ip
 8009eec:	f854 1b04 	ldr.w	r1, [r4], #4
 8009ef0:	fa1f fc81 	uxth.w	ip, r1
 8009ef4:	44f4      	add	ip, lr
 8009ef6:	0c08      	lsrs	r0, r1, #16
 8009ef8:	4471      	add	r1, lr
 8009efa:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8009efe:	b289      	uxth	r1, r1
 8009f00:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8009f04:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009f08:	f846 1b04 	str.w	r1, [r6], #4
 8009f0c:	e7dc      	b.n	8009ec8 <__mdiff+0xd4>
 8009f0e:	3f01      	subs	r7, #1
 8009f10:	e7e6      	b.n	8009ee0 <__mdiff+0xec>
 8009f12:	bf00      	nop
 8009f14:	0800c9a6 	.word	0x0800c9a6
 8009f18:	0800ca17 	.word	0x0800ca17

08009f1c <__ulp>:
 8009f1c:	4b0e      	ldr	r3, [pc, #56]	@ (8009f58 <__ulp+0x3c>)
 8009f1e:	400b      	ands	r3, r1
 8009f20:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8009f24:	2b00      	cmp	r3, #0
 8009f26:	dc08      	bgt.n	8009f3a <__ulp+0x1e>
 8009f28:	425b      	negs	r3, r3
 8009f2a:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8009f2e:	ea4f 5223 	mov.w	r2, r3, asr #20
 8009f32:	da04      	bge.n	8009f3e <__ulp+0x22>
 8009f34:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8009f38:	4113      	asrs	r3, r2
 8009f3a:	2200      	movs	r2, #0
 8009f3c:	e008      	b.n	8009f50 <__ulp+0x34>
 8009f3e:	f1a2 0314 	sub.w	r3, r2, #20
 8009f42:	2b1e      	cmp	r3, #30
 8009f44:	bfd6      	itet	le
 8009f46:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8009f4a:	2201      	movgt	r2, #1
 8009f4c:	40da      	lsrle	r2, r3
 8009f4e:	2300      	movs	r3, #0
 8009f50:	4619      	mov	r1, r3
 8009f52:	4610      	mov	r0, r2
 8009f54:	4770      	bx	lr
 8009f56:	bf00      	nop
 8009f58:	7ff00000 	.word	0x7ff00000

08009f5c <__b2d>:
 8009f5c:	6902      	ldr	r2, [r0, #16]
 8009f5e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009f60:	f100 0614 	add.w	r6, r0, #20
 8009f64:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 8009f68:	f852 4c04 	ldr.w	r4, [r2, #-4]
 8009f6c:	4f1e      	ldr	r7, [pc, #120]	@ (8009fe8 <__b2d+0x8c>)
 8009f6e:	4620      	mov	r0, r4
 8009f70:	f7ff fd54 	bl	8009a1c <__hi0bits>
 8009f74:	4603      	mov	r3, r0
 8009f76:	f1c0 0020 	rsb	r0, r0, #32
 8009f7a:	2b0a      	cmp	r3, #10
 8009f7c:	f1a2 0504 	sub.w	r5, r2, #4
 8009f80:	6008      	str	r0, [r1, #0]
 8009f82:	dc12      	bgt.n	8009faa <__b2d+0x4e>
 8009f84:	42ae      	cmp	r6, r5
 8009f86:	bf2c      	ite	cs
 8009f88:	2200      	movcs	r2, #0
 8009f8a:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 8009f8e:	f1c3 0c0b 	rsb	ip, r3, #11
 8009f92:	3315      	adds	r3, #21
 8009f94:	fa24 fe0c 	lsr.w	lr, r4, ip
 8009f98:	fa04 f303 	lsl.w	r3, r4, r3
 8009f9c:	fa22 f20c 	lsr.w	r2, r2, ip
 8009fa0:	ea4e 0107 	orr.w	r1, lr, r7
 8009fa4:	431a      	orrs	r2, r3
 8009fa6:	4610      	mov	r0, r2
 8009fa8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009faa:	42ae      	cmp	r6, r5
 8009fac:	bf36      	itet	cc
 8009fae:	f1a2 0508 	subcc.w	r5, r2, #8
 8009fb2:	2200      	movcs	r2, #0
 8009fb4:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 8009fb8:	3b0b      	subs	r3, #11
 8009fba:	d012      	beq.n	8009fe2 <__b2d+0x86>
 8009fbc:	f1c3 0720 	rsb	r7, r3, #32
 8009fc0:	fa22 f107 	lsr.w	r1, r2, r7
 8009fc4:	409c      	lsls	r4, r3
 8009fc6:	430c      	orrs	r4, r1
 8009fc8:	42b5      	cmp	r5, r6
 8009fca:	f044 517f 	orr.w	r1, r4, #1069547520	@ 0x3fc00000
 8009fce:	bf94      	ite	ls
 8009fd0:	2400      	movls	r4, #0
 8009fd2:	f855 4c04 	ldrhi.w	r4, [r5, #-4]
 8009fd6:	409a      	lsls	r2, r3
 8009fd8:	40fc      	lsrs	r4, r7
 8009fda:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 8009fde:	4322      	orrs	r2, r4
 8009fe0:	e7e1      	b.n	8009fa6 <__b2d+0x4a>
 8009fe2:	ea44 0107 	orr.w	r1, r4, r7
 8009fe6:	e7de      	b.n	8009fa6 <__b2d+0x4a>
 8009fe8:	3ff00000 	.word	0x3ff00000

08009fec <__d2b>:
 8009fec:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8009ff0:	2101      	movs	r1, #1
 8009ff2:	4690      	mov	r8, r2
 8009ff4:	4699      	mov	r9, r3
 8009ff6:	9e08      	ldr	r6, [sp, #32]
 8009ff8:	f7ff fc1e 	bl	8009838 <_Balloc>
 8009ffc:	4604      	mov	r4, r0
 8009ffe:	b930      	cbnz	r0, 800a00e <__d2b+0x22>
 800a000:	4602      	mov	r2, r0
 800a002:	f240 310f 	movw	r1, #783	@ 0x30f
 800a006:	4b23      	ldr	r3, [pc, #140]	@ (800a094 <__d2b+0xa8>)
 800a008:	4823      	ldr	r0, [pc, #140]	@ (800a098 <__d2b+0xac>)
 800a00a:	f7fe ff59 	bl	8008ec0 <__assert_func>
 800a00e:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800a012:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a016:	b10d      	cbz	r5, 800a01c <__d2b+0x30>
 800a018:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a01c:	9301      	str	r3, [sp, #4]
 800a01e:	f1b8 0300 	subs.w	r3, r8, #0
 800a022:	d024      	beq.n	800a06e <__d2b+0x82>
 800a024:	4668      	mov	r0, sp
 800a026:	9300      	str	r3, [sp, #0]
 800a028:	f7ff fd17 	bl	8009a5a <__lo0bits>
 800a02c:	e9dd 1200 	ldrd	r1, r2, [sp]
 800a030:	b1d8      	cbz	r0, 800a06a <__d2b+0x7e>
 800a032:	f1c0 0320 	rsb	r3, r0, #32
 800a036:	fa02 f303 	lsl.w	r3, r2, r3
 800a03a:	430b      	orrs	r3, r1
 800a03c:	40c2      	lsrs	r2, r0
 800a03e:	6163      	str	r3, [r4, #20]
 800a040:	9201      	str	r2, [sp, #4]
 800a042:	9b01      	ldr	r3, [sp, #4]
 800a044:	2b00      	cmp	r3, #0
 800a046:	bf0c      	ite	eq
 800a048:	2201      	moveq	r2, #1
 800a04a:	2202      	movne	r2, #2
 800a04c:	61a3      	str	r3, [r4, #24]
 800a04e:	6122      	str	r2, [r4, #16]
 800a050:	b1ad      	cbz	r5, 800a07e <__d2b+0x92>
 800a052:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800a056:	4405      	add	r5, r0
 800a058:	6035      	str	r5, [r6, #0]
 800a05a:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800a05e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a060:	6018      	str	r0, [r3, #0]
 800a062:	4620      	mov	r0, r4
 800a064:	b002      	add	sp, #8
 800a066:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 800a06a:	6161      	str	r1, [r4, #20]
 800a06c:	e7e9      	b.n	800a042 <__d2b+0x56>
 800a06e:	a801      	add	r0, sp, #4
 800a070:	f7ff fcf3 	bl	8009a5a <__lo0bits>
 800a074:	9b01      	ldr	r3, [sp, #4]
 800a076:	2201      	movs	r2, #1
 800a078:	6163      	str	r3, [r4, #20]
 800a07a:	3020      	adds	r0, #32
 800a07c:	e7e7      	b.n	800a04e <__d2b+0x62>
 800a07e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800a082:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a086:	6030      	str	r0, [r6, #0]
 800a088:	6918      	ldr	r0, [r3, #16]
 800a08a:	f7ff fcc7 	bl	8009a1c <__hi0bits>
 800a08e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a092:	e7e4      	b.n	800a05e <__d2b+0x72>
 800a094:	0800c9a6 	.word	0x0800c9a6
 800a098:	0800ca17 	.word	0x0800ca17

0800a09c <__ratio>:
 800a09c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a0a0:	b085      	sub	sp, #20
 800a0a2:	e9cd 1000 	strd	r1, r0, [sp]
 800a0a6:	a902      	add	r1, sp, #8
 800a0a8:	f7ff ff58 	bl	8009f5c <__b2d>
 800a0ac:	468b      	mov	fp, r1
 800a0ae:	4606      	mov	r6, r0
 800a0b0:	460f      	mov	r7, r1
 800a0b2:	9800      	ldr	r0, [sp, #0]
 800a0b4:	a903      	add	r1, sp, #12
 800a0b6:	f7ff ff51 	bl	8009f5c <__b2d>
 800a0ba:	460d      	mov	r5, r1
 800a0bc:	9b01      	ldr	r3, [sp, #4]
 800a0be:	4689      	mov	r9, r1
 800a0c0:	6919      	ldr	r1, [r3, #16]
 800a0c2:	9b00      	ldr	r3, [sp, #0]
 800a0c4:	4604      	mov	r4, r0
 800a0c6:	691b      	ldr	r3, [r3, #16]
 800a0c8:	4630      	mov	r0, r6
 800a0ca:	1ac9      	subs	r1, r1, r3
 800a0cc:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800a0d0:	1a9b      	subs	r3, r3, r2
 800a0d2:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800a0d6:	2b00      	cmp	r3, #0
 800a0d8:	bfcd      	iteet	gt
 800a0da:	463a      	movgt	r2, r7
 800a0dc:	462a      	movle	r2, r5
 800a0de:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800a0e2:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 800a0e6:	bfd8      	it	le
 800a0e8:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800a0ec:	464b      	mov	r3, r9
 800a0ee:	4622      	mov	r2, r4
 800a0f0:	4659      	mov	r1, fp
 800a0f2:	f7f6 fb35 	bl	8000760 <__aeabi_ddiv>
 800a0f6:	b005      	add	sp, #20
 800a0f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a0fc <__copybits>:
 800a0fc:	3901      	subs	r1, #1
 800a0fe:	b570      	push	{r4, r5, r6, lr}
 800a100:	1149      	asrs	r1, r1, #5
 800a102:	6914      	ldr	r4, [r2, #16]
 800a104:	3101      	adds	r1, #1
 800a106:	f102 0314 	add.w	r3, r2, #20
 800a10a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800a10e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800a112:	1f05      	subs	r5, r0, #4
 800a114:	42a3      	cmp	r3, r4
 800a116:	d30c      	bcc.n	800a132 <__copybits+0x36>
 800a118:	1aa3      	subs	r3, r4, r2
 800a11a:	3b11      	subs	r3, #17
 800a11c:	f023 0303 	bic.w	r3, r3, #3
 800a120:	3211      	adds	r2, #17
 800a122:	42a2      	cmp	r2, r4
 800a124:	bf88      	it	hi
 800a126:	2300      	movhi	r3, #0
 800a128:	4418      	add	r0, r3
 800a12a:	2300      	movs	r3, #0
 800a12c:	4288      	cmp	r0, r1
 800a12e:	d305      	bcc.n	800a13c <__copybits+0x40>
 800a130:	bd70      	pop	{r4, r5, r6, pc}
 800a132:	f853 6b04 	ldr.w	r6, [r3], #4
 800a136:	f845 6f04 	str.w	r6, [r5, #4]!
 800a13a:	e7eb      	b.n	800a114 <__copybits+0x18>
 800a13c:	f840 3b04 	str.w	r3, [r0], #4
 800a140:	e7f4      	b.n	800a12c <__copybits+0x30>

0800a142 <__any_on>:
 800a142:	f100 0214 	add.w	r2, r0, #20
 800a146:	6900      	ldr	r0, [r0, #16]
 800a148:	114b      	asrs	r3, r1, #5
 800a14a:	4298      	cmp	r0, r3
 800a14c:	b510      	push	{r4, lr}
 800a14e:	db11      	blt.n	800a174 <__any_on+0x32>
 800a150:	dd0a      	ble.n	800a168 <__any_on+0x26>
 800a152:	f011 011f 	ands.w	r1, r1, #31
 800a156:	d007      	beq.n	800a168 <__any_on+0x26>
 800a158:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800a15c:	fa24 f001 	lsr.w	r0, r4, r1
 800a160:	fa00 f101 	lsl.w	r1, r0, r1
 800a164:	428c      	cmp	r4, r1
 800a166:	d10b      	bne.n	800a180 <__any_on+0x3e>
 800a168:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800a16c:	4293      	cmp	r3, r2
 800a16e:	d803      	bhi.n	800a178 <__any_on+0x36>
 800a170:	2000      	movs	r0, #0
 800a172:	bd10      	pop	{r4, pc}
 800a174:	4603      	mov	r3, r0
 800a176:	e7f7      	b.n	800a168 <__any_on+0x26>
 800a178:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a17c:	2900      	cmp	r1, #0
 800a17e:	d0f5      	beq.n	800a16c <__any_on+0x2a>
 800a180:	2001      	movs	r0, #1
 800a182:	e7f6      	b.n	800a172 <__any_on+0x30>

0800a184 <_strtoul_l.constprop.0>:
 800a184:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a188:	4686      	mov	lr, r0
 800a18a:	460d      	mov	r5, r1
 800a18c:	4e33      	ldr	r6, [pc, #204]	@ (800a25c <_strtoul_l.constprop.0+0xd8>)
 800a18e:	4628      	mov	r0, r5
 800a190:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a194:	5d37      	ldrb	r7, [r6, r4]
 800a196:	f017 0708 	ands.w	r7, r7, #8
 800a19a:	d1f8      	bne.n	800a18e <_strtoul_l.constprop.0+0xa>
 800a19c:	2c2d      	cmp	r4, #45	@ 0x2d
 800a19e:	d12f      	bne.n	800a200 <_strtoul_l.constprop.0+0x7c>
 800a1a0:	2701      	movs	r7, #1
 800a1a2:	782c      	ldrb	r4, [r5, #0]
 800a1a4:	1c85      	adds	r5, r0, #2
 800a1a6:	f033 0010 	bics.w	r0, r3, #16
 800a1aa:	d109      	bne.n	800a1c0 <_strtoul_l.constprop.0+0x3c>
 800a1ac:	2c30      	cmp	r4, #48	@ 0x30
 800a1ae:	d12c      	bne.n	800a20a <_strtoul_l.constprop.0+0x86>
 800a1b0:	7828      	ldrb	r0, [r5, #0]
 800a1b2:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 800a1b6:	2858      	cmp	r0, #88	@ 0x58
 800a1b8:	d127      	bne.n	800a20a <_strtoul_l.constprop.0+0x86>
 800a1ba:	2310      	movs	r3, #16
 800a1bc:	786c      	ldrb	r4, [r5, #1]
 800a1be:	3502      	adds	r5, #2
 800a1c0:	f04f 38ff 	mov.w	r8, #4294967295
 800a1c4:	fbb8 f8f3 	udiv	r8, r8, r3
 800a1c8:	2600      	movs	r6, #0
 800a1ca:	fb03 f908 	mul.w	r9, r3, r8
 800a1ce:	4630      	mov	r0, r6
 800a1d0:	ea6f 0909 	mvn.w	r9, r9
 800a1d4:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 800a1d8:	f1bc 0f09 	cmp.w	ip, #9
 800a1dc:	d81c      	bhi.n	800a218 <_strtoul_l.constprop.0+0x94>
 800a1de:	4664      	mov	r4, ip
 800a1e0:	42a3      	cmp	r3, r4
 800a1e2:	dd2a      	ble.n	800a23a <_strtoul_l.constprop.0+0xb6>
 800a1e4:	f1b6 3fff 	cmp.w	r6, #4294967295
 800a1e8:	d007      	beq.n	800a1fa <_strtoul_l.constprop.0+0x76>
 800a1ea:	4580      	cmp	r8, r0
 800a1ec:	d322      	bcc.n	800a234 <_strtoul_l.constprop.0+0xb0>
 800a1ee:	d101      	bne.n	800a1f4 <_strtoul_l.constprop.0+0x70>
 800a1f0:	45a1      	cmp	r9, r4
 800a1f2:	db1f      	blt.n	800a234 <_strtoul_l.constprop.0+0xb0>
 800a1f4:	2601      	movs	r6, #1
 800a1f6:	fb00 4003 	mla	r0, r0, r3, r4
 800a1fa:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a1fe:	e7e9      	b.n	800a1d4 <_strtoul_l.constprop.0+0x50>
 800a200:	2c2b      	cmp	r4, #43	@ 0x2b
 800a202:	bf04      	itt	eq
 800a204:	782c      	ldrbeq	r4, [r5, #0]
 800a206:	1c85      	addeq	r5, r0, #2
 800a208:	e7cd      	b.n	800a1a6 <_strtoul_l.constprop.0+0x22>
 800a20a:	2b00      	cmp	r3, #0
 800a20c:	d1d8      	bne.n	800a1c0 <_strtoul_l.constprop.0+0x3c>
 800a20e:	2c30      	cmp	r4, #48	@ 0x30
 800a210:	bf0c      	ite	eq
 800a212:	2308      	moveq	r3, #8
 800a214:	230a      	movne	r3, #10
 800a216:	e7d3      	b.n	800a1c0 <_strtoul_l.constprop.0+0x3c>
 800a218:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 800a21c:	f1bc 0f19 	cmp.w	ip, #25
 800a220:	d801      	bhi.n	800a226 <_strtoul_l.constprop.0+0xa2>
 800a222:	3c37      	subs	r4, #55	@ 0x37
 800a224:	e7dc      	b.n	800a1e0 <_strtoul_l.constprop.0+0x5c>
 800a226:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 800a22a:	f1bc 0f19 	cmp.w	ip, #25
 800a22e:	d804      	bhi.n	800a23a <_strtoul_l.constprop.0+0xb6>
 800a230:	3c57      	subs	r4, #87	@ 0x57
 800a232:	e7d5      	b.n	800a1e0 <_strtoul_l.constprop.0+0x5c>
 800a234:	f04f 36ff 	mov.w	r6, #4294967295
 800a238:	e7df      	b.n	800a1fa <_strtoul_l.constprop.0+0x76>
 800a23a:	1c73      	adds	r3, r6, #1
 800a23c:	d106      	bne.n	800a24c <_strtoul_l.constprop.0+0xc8>
 800a23e:	2322      	movs	r3, #34	@ 0x22
 800a240:	4630      	mov	r0, r6
 800a242:	f8ce 3000 	str.w	r3, [lr]
 800a246:	b932      	cbnz	r2, 800a256 <_strtoul_l.constprop.0+0xd2>
 800a248:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a24c:	b107      	cbz	r7, 800a250 <_strtoul_l.constprop.0+0xcc>
 800a24e:	4240      	negs	r0, r0
 800a250:	2a00      	cmp	r2, #0
 800a252:	d0f9      	beq.n	800a248 <_strtoul_l.constprop.0+0xc4>
 800a254:	b106      	cbz	r6, 800a258 <_strtoul_l.constprop.0+0xd4>
 800a256:	1e69      	subs	r1, r5, #1
 800a258:	6011      	str	r1, [r2, #0]
 800a25a:	e7f5      	b.n	800a248 <_strtoul_l.constprop.0+0xc4>
 800a25c:	0800c689 	.word	0x0800c689

0800a260 <_strtoul_r>:
 800a260:	f7ff bf90 	b.w	800a184 <_strtoul_l.constprop.0>

0800a264 <strtoul>:
 800a264:	4613      	mov	r3, r2
 800a266:	460a      	mov	r2, r1
 800a268:	4601      	mov	r1, r0
 800a26a:	4802      	ldr	r0, [pc, #8]	@ (800a274 <strtoul+0x10>)
 800a26c:	6800      	ldr	r0, [r0, #0]
 800a26e:	f7ff bf89 	b.w	800a184 <_strtoul_l.constprop.0>
 800a272:	bf00      	nop
 800a274:	2000055c 	.word	0x2000055c

0800a278 <__ascii_wctomb>:
 800a278:	4603      	mov	r3, r0
 800a27a:	4608      	mov	r0, r1
 800a27c:	b141      	cbz	r1, 800a290 <__ascii_wctomb+0x18>
 800a27e:	2aff      	cmp	r2, #255	@ 0xff
 800a280:	d904      	bls.n	800a28c <__ascii_wctomb+0x14>
 800a282:	228a      	movs	r2, #138	@ 0x8a
 800a284:	f04f 30ff 	mov.w	r0, #4294967295
 800a288:	601a      	str	r2, [r3, #0]
 800a28a:	4770      	bx	lr
 800a28c:	2001      	movs	r0, #1
 800a28e:	700a      	strb	r2, [r1, #0]
 800a290:	4770      	bx	lr
	...

0800a294 <__sflush_r>:
 800a294:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a298:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a29a:	0716      	lsls	r6, r2, #28
 800a29c:	4605      	mov	r5, r0
 800a29e:	460c      	mov	r4, r1
 800a2a0:	d454      	bmi.n	800a34c <__sflush_r+0xb8>
 800a2a2:	684b      	ldr	r3, [r1, #4]
 800a2a4:	2b00      	cmp	r3, #0
 800a2a6:	dc02      	bgt.n	800a2ae <__sflush_r+0x1a>
 800a2a8:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800a2aa:	2b00      	cmp	r3, #0
 800a2ac:	dd48      	ble.n	800a340 <__sflush_r+0xac>
 800a2ae:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a2b0:	2e00      	cmp	r6, #0
 800a2b2:	d045      	beq.n	800a340 <__sflush_r+0xac>
 800a2b4:	2300      	movs	r3, #0
 800a2b6:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800a2ba:	682f      	ldr	r7, [r5, #0]
 800a2bc:	6a21      	ldr	r1, [r4, #32]
 800a2be:	602b      	str	r3, [r5, #0]
 800a2c0:	d030      	beq.n	800a324 <__sflush_r+0x90>
 800a2c2:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800a2c4:	89a3      	ldrh	r3, [r4, #12]
 800a2c6:	0759      	lsls	r1, r3, #29
 800a2c8:	d505      	bpl.n	800a2d6 <__sflush_r+0x42>
 800a2ca:	6863      	ldr	r3, [r4, #4]
 800a2cc:	1ad2      	subs	r2, r2, r3
 800a2ce:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a2d0:	b10b      	cbz	r3, 800a2d6 <__sflush_r+0x42>
 800a2d2:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a2d4:	1ad2      	subs	r2, r2, r3
 800a2d6:	2300      	movs	r3, #0
 800a2d8:	4628      	mov	r0, r5
 800a2da:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a2dc:	6a21      	ldr	r1, [r4, #32]
 800a2de:	47b0      	blx	r6
 800a2e0:	1c43      	adds	r3, r0, #1
 800a2e2:	89a3      	ldrh	r3, [r4, #12]
 800a2e4:	d106      	bne.n	800a2f4 <__sflush_r+0x60>
 800a2e6:	6829      	ldr	r1, [r5, #0]
 800a2e8:	291d      	cmp	r1, #29
 800a2ea:	d82b      	bhi.n	800a344 <__sflush_r+0xb0>
 800a2ec:	4a28      	ldr	r2, [pc, #160]	@ (800a390 <__sflush_r+0xfc>)
 800a2ee:	410a      	asrs	r2, r1
 800a2f0:	07d6      	lsls	r6, r2, #31
 800a2f2:	d427      	bmi.n	800a344 <__sflush_r+0xb0>
 800a2f4:	2200      	movs	r2, #0
 800a2f6:	6062      	str	r2, [r4, #4]
 800a2f8:	6922      	ldr	r2, [r4, #16]
 800a2fa:	04d9      	lsls	r1, r3, #19
 800a2fc:	6022      	str	r2, [r4, #0]
 800a2fe:	d504      	bpl.n	800a30a <__sflush_r+0x76>
 800a300:	1c42      	adds	r2, r0, #1
 800a302:	d101      	bne.n	800a308 <__sflush_r+0x74>
 800a304:	682b      	ldr	r3, [r5, #0]
 800a306:	b903      	cbnz	r3, 800a30a <__sflush_r+0x76>
 800a308:	6560      	str	r0, [r4, #84]	@ 0x54
 800a30a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a30c:	602f      	str	r7, [r5, #0]
 800a30e:	b1b9      	cbz	r1, 800a340 <__sflush_r+0xac>
 800a310:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a314:	4299      	cmp	r1, r3
 800a316:	d002      	beq.n	800a31e <__sflush_r+0x8a>
 800a318:	4628      	mov	r0, r5
 800a31a:	f7fe fdf7 	bl	8008f0c <_free_r>
 800a31e:	2300      	movs	r3, #0
 800a320:	6363      	str	r3, [r4, #52]	@ 0x34
 800a322:	e00d      	b.n	800a340 <__sflush_r+0xac>
 800a324:	2301      	movs	r3, #1
 800a326:	4628      	mov	r0, r5
 800a328:	47b0      	blx	r6
 800a32a:	4602      	mov	r2, r0
 800a32c:	1c50      	adds	r0, r2, #1
 800a32e:	d1c9      	bne.n	800a2c4 <__sflush_r+0x30>
 800a330:	682b      	ldr	r3, [r5, #0]
 800a332:	2b00      	cmp	r3, #0
 800a334:	d0c6      	beq.n	800a2c4 <__sflush_r+0x30>
 800a336:	2b1d      	cmp	r3, #29
 800a338:	d001      	beq.n	800a33e <__sflush_r+0xaa>
 800a33a:	2b16      	cmp	r3, #22
 800a33c:	d11d      	bne.n	800a37a <__sflush_r+0xe6>
 800a33e:	602f      	str	r7, [r5, #0]
 800a340:	2000      	movs	r0, #0
 800a342:	e021      	b.n	800a388 <__sflush_r+0xf4>
 800a344:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a348:	b21b      	sxth	r3, r3
 800a34a:	e01a      	b.n	800a382 <__sflush_r+0xee>
 800a34c:	690f      	ldr	r7, [r1, #16]
 800a34e:	2f00      	cmp	r7, #0
 800a350:	d0f6      	beq.n	800a340 <__sflush_r+0xac>
 800a352:	0793      	lsls	r3, r2, #30
 800a354:	bf18      	it	ne
 800a356:	2300      	movne	r3, #0
 800a358:	680e      	ldr	r6, [r1, #0]
 800a35a:	bf08      	it	eq
 800a35c:	694b      	ldreq	r3, [r1, #20]
 800a35e:	1bf6      	subs	r6, r6, r7
 800a360:	600f      	str	r7, [r1, #0]
 800a362:	608b      	str	r3, [r1, #8]
 800a364:	2e00      	cmp	r6, #0
 800a366:	ddeb      	ble.n	800a340 <__sflush_r+0xac>
 800a368:	4633      	mov	r3, r6
 800a36a:	463a      	mov	r2, r7
 800a36c:	4628      	mov	r0, r5
 800a36e:	6a21      	ldr	r1, [r4, #32]
 800a370:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 800a374:	47e0      	blx	ip
 800a376:	2800      	cmp	r0, #0
 800a378:	dc07      	bgt.n	800a38a <__sflush_r+0xf6>
 800a37a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a37e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a382:	f04f 30ff 	mov.w	r0, #4294967295
 800a386:	81a3      	strh	r3, [r4, #12]
 800a388:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a38a:	4407      	add	r7, r0
 800a38c:	1a36      	subs	r6, r6, r0
 800a38e:	e7e9      	b.n	800a364 <__sflush_r+0xd0>
 800a390:	dfbffffe 	.word	0xdfbffffe

0800a394 <_fflush_r>:
 800a394:	b538      	push	{r3, r4, r5, lr}
 800a396:	690b      	ldr	r3, [r1, #16]
 800a398:	4605      	mov	r5, r0
 800a39a:	460c      	mov	r4, r1
 800a39c:	b913      	cbnz	r3, 800a3a4 <_fflush_r+0x10>
 800a39e:	2500      	movs	r5, #0
 800a3a0:	4628      	mov	r0, r5
 800a3a2:	bd38      	pop	{r3, r4, r5, pc}
 800a3a4:	b118      	cbz	r0, 800a3ae <_fflush_r+0x1a>
 800a3a6:	6a03      	ldr	r3, [r0, #32]
 800a3a8:	b90b      	cbnz	r3, 800a3ae <_fflush_r+0x1a>
 800a3aa:	f7fd fd8f 	bl	8007ecc <__sinit>
 800a3ae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a3b2:	2b00      	cmp	r3, #0
 800a3b4:	d0f3      	beq.n	800a39e <_fflush_r+0xa>
 800a3b6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a3b8:	07d0      	lsls	r0, r2, #31
 800a3ba:	d404      	bmi.n	800a3c6 <_fflush_r+0x32>
 800a3bc:	0599      	lsls	r1, r3, #22
 800a3be:	d402      	bmi.n	800a3c6 <_fflush_r+0x32>
 800a3c0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a3c2:	f7fe fd5d 	bl	8008e80 <__retarget_lock_acquire_recursive>
 800a3c6:	4628      	mov	r0, r5
 800a3c8:	4621      	mov	r1, r4
 800a3ca:	f7ff ff63 	bl	800a294 <__sflush_r>
 800a3ce:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a3d0:	4605      	mov	r5, r0
 800a3d2:	07da      	lsls	r2, r3, #31
 800a3d4:	d4e4      	bmi.n	800a3a0 <_fflush_r+0xc>
 800a3d6:	89a3      	ldrh	r3, [r4, #12]
 800a3d8:	059b      	lsls	r3, r3, #22
 800a3da:	d4e1      	bmi.n	800a3a0 <_fflush_r+0xc>
 800a3dc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a3de:	f7fe fd51 	bl	8008e84 <__retarget_lock_release_recursive>
 800a3e2:	e7dd      	b.n	800a3a0 <_fflush_r+0xc>

0800a3e4 <fiprintf>:
 800a3e4:	b40e      	push	{r1, r2, r3}
 800a3e6:	b503      	push	{r0, r1, lr}
 800a3e8:	4601      	mov	r1, r0
 800a3ea:	ab03      	add	r3, sp, #12
 800a3ec:	4805      	ldr	r0, [pc, #20]	@ (800a404 <fiprintf+0x20>)
 800a3ee:	f853 2b04 	ldr.w	r2, [r3], #4
 800a3f2:	6800      	ldr	r0, [r0, #0]
 800a3f4:	9301      	str	r3, [sp, #4]
 800a3f6:	f000 fb05 	bl	800aa04 <_vfiprintf_r>
 800a3fa:	b002      	add	sp, #8
 800a3fc:	f85d eb04 	ldr.w	lr, [sp], #4
 800a400:	b003      	add	sp, #12
 800a402:	4770      	bx	lr
 800a404:	2000055c 	.word	0x2000055c

0800a408 <siscanf>:
 800a408:	b40e      	push	{r1, r2, r3}
 800a40a:	f44f 7201 	mov.w	r2, #516	@ 0x204
 800a40e:	b530      	push	{r4, r5, lr}
 800a410:	b09c      	sub	sp, #112	@ 0x70
 800a412:	ac1f      	add	r4, sp, #124	@ 0x7c
 800a414:	f854 5b04 	ldr.w	r5, [r4], #4
 800a418:	f8ad 2014 	strh.w	r2, [sp, #20]
 800a41c:	9002      	str	r0, [sp, #8]
 800a41e:	9006      	str	r0, [sp, #24]
 800a420:	f7f5 feb0 	bl	8000184 <strlen>
 800a424:	4b0b      	ldr	r3, [pc, #44]	@ (800a454 <siscanf+0x4c>)
 800a426:	9003      	str	r0, [sp, #12]
 800a428:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a42a:	2300      	movs	r3, #0
 800a42c:	930f      	str	r3, [sp, #60]	@ 0x3c
 800a42e:	9314      	str	r3, [sp, #80]	@ 0x50
 800a430:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800a434:	9007      	str	r0, [sp, #28]
 800a436:	4808      	ldr	r0, [pc, #32]	@ (800a458 <siscanf+0x50>)
 800a438:	f8ad 3016 	strh.w	r3, [sp, #22]
 800a43c:	462a      	mov	r2, r5
 800a43e:	4623      	mov	r3, r4
 800a440:	a902      	add	r1, sp, #8
 800a442:	6800      	ldr	r0, [r0, #0]
 800a444:	9401      	str	r4, [sp, #4]
 800a446:	f000 f943 	bl	800a6d0 <__ssvfiscanf_r>
 800a44a:	b01c      	add	sp, #112	@ 0x70
 800a44c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a450:	b003      	add	sp, #12
 800a452:	4770      	bx	lr
 800a454:	08007f5b 	.word	0x08007f5b
 800a458:	2000055c 	.word	0x2000055c

0800a45c <__gettzinfo>:
 800a45c:	4800      	ldr	r0, [pc, #0]	@ (800a460 <__gettzinfo+0x4>)
 800a45e:	4770      	bx	lr
 800a460:	200005b0 	.word	0x200005b0

0800a464 <gmtime_r>:
 800a464:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a468:	2300      	movs	r3, #0
 800a46a:	460c      	mov	r4, r1
 800a46c:	e9d0 0100 	ldrd	r0, r1, [r0]
 800a470:	4a4b      	ldr	r2, [pc, #300]	@ (800a5a0 <gmtime_r+0x13c>)
 800a472:	f7f6 fe85 	bl	8001180 <__aeabi_ldivmod>
 800a476:	f44f 6161 	mov.w	r1, #3600	@ 0xe10
 800a47a:	2a00      	cmp	r2, #0
 800a47c:	bfbc      	itt	lt
 800a47e:	f502 32a8 	addlt.w	r2, r2, #86016	@ 0x15000
 800a482:	f502 72c0 	addlt.w	r2, r2, #384	@ 0x180
 800a486:	fbb2 f3f1 	udiv	r3, r2, r1
 800a48a:	fb01 2213 	mls	r2, r1, r3, r2
 800a48e:	f04f 013c 	mov.w	r1, #60	@ 0x3c
 800a492:	60a3      	str	r3, [r4, #8]
 800a494:	fbb2 f3f1 	udiv	r3, r2, r1
 800a498:	fb01 2213 	mls	r2, r1, r3, r2
 800a49c:	6022      	str	r2, [r4, #0]
 800a49e:	f04f 0207 	mov.w	r2, #7
 800a4a2:	f500 202f 	add.w	r0, r0, #716800	@ 0xaf000
 800a4a6:	bfac      	ite	ge
 800a4a8:	f600 206c 	addwge	r0, r0, #2668	@ 0xa6c
 800a4ac:	f600 206b 	addwlt	r0, r0, #2667	@ 0xa6b
 800a4b0:	6063      	str	r3, [r4, #4]
 800a4b2:	1cc3      	adds	r3, r0, #3
 800a4b4:	fb93 f2f2 	sdiv	r2, r3, r2
 800a4b8:	ebc2 02c2 	rsb	r2, r2, r2, lsl #3
 800a4bc:	1a9b      	subs	r3, r3, r2
 800a4be:	bf48      	it	mi
 800a4c0:	3307      	addmi	r3, #7
 800a4c2:	2800      	cmp	r0, #0
 800a4c4:	4937      	ldr	r1, [pc, #220]	@ (800a5a4 <gmtime_r+0x140>)
 800a4c6:	61a3      	str	r3, [r4, #24]
 800a4c8:	bfbd      	ittte	lt
 800a4ca:	f5a0 330e 	sublt.w	r3, r0, #145408	@ 0x23800
 800a4ce:	f5a3 732c 	sublt.w	r3, r3, #688	@ 0x2b0
 800a4d2:	fb93 f1f1 	sdivlt	r1, r3, r1
 800a4d6:	fb90 f1f1 	sdivge	r1, r0, r1
 800a4da:	4b33      	ldr	r3, [pc, #204]	@ (800a5a8 <gmtime_r+0x144>)
 800a4dc:	f240 5cb4 	movw	ip, #1460	@ 0x5b4
 800a4e0:	fb03 0001 	mla	r0, r3, r1, r0
 800a4e4:	f648 63ac 	movw	r3, #36524	@ 0x8eac
 800a4e8:	fbb0 f3f3 	udiv	r3, r0, r3
 800a4ec:	fbb0 f2fc 	udiv	r2, r0, ip
 800a4f0:	4403      	add	r3, r0
 800a4f2:	1a9b      	subs	r3, r3, r2
 800a4f4:	4a2d      	ldr	r2, [pc, #180]	@ (800a5ac <gmtime_r+0x148>)
 800a4f6:	f240 176d 	movw	r7, #365	@ 0x16d
 800a4fa:	fbb0 f2f2 	udiv	r2, r0, r2
 800a4fe:	1a9b      	subs	r3, r3, r2
 800a500:	fbb3 f2f7 	udiv	r2, r3, r7
 800a504:	2664      	movs	r6, #100	@ 0x64
 800a506:	fbb3 f3fc 	udiv	r3, r3, ip
 800a50a:	fbb2 f5f6 	udiv	r5, r2, r6
 800a50e:	1aeb      	subs	r3, r5, r3
 800a510:	4403      	add	r3, r0
 800a512:	2099      	movs	r0, #153	@ 0x99
 800a514:	fb07 3312 	mls	r3, r7, r2, r3
 800a518:	eb03 0783 	add.w	r7, r3, r3, lsl #2
 800a51c:	3702      	adds	r7, #2
 800a51e:	fbb7 fcf0 	udiv	ip, r7, r0
 800a522:	f04f 0805 	mov.w	r8, #5
 800a526:	fb00 f00c 	mul.w	r0, r0, ip
 800a52a:	3002      	adds	r0, #2
 800a52c:	fbb0 f0f8 	udiv	r0, r0, r8
 800a530:	f103 0e01 	add.w	lr, r3, #1
 800a534:	ebae 0000 	sub.w	r0, lr, r0
 800a538:	f240 5ef9 	movw	lr, #1529	@ 0x5f9
 800a53c:	4577      	cmp	r7, lr
 800a53e:	bf8c      	ite	hi
 800a540:	f06f 0709 	mvnhi.w	r7, #9
 800a544:	2702      	movls	r7, #2
 800a546:	4467      	add	r7, ip
 800a548:	f44f 7cc8 	mov.w	ip, #400	@ 0x190
 800a54c:	fb0c 2101 	mla	r1, ip, r1, r2
 800a550:	2f01      	cmp	r7, #1
 800a552:	bf98      	it	ls
 800a554:	3101      	addls	r1, #1
 800a556:	f5b3 7f99 	cmp.w	r3, #306	@ 0x132
 800a55a:	d30c      	bcc.n	800a576 <gmtime_r+0x112>
 800a55c:	f5a3 7399 	sub.w	r3, r3, #306	@ 0x132
 800a560:	61e3      	str	r3, [r4, #28]
 800a562:	2300      	movs	r3, #0
 800a564:	f2a1 716c 	subw	r1, r1, #1900	@ 0x76c
 800a568:	60e0      	str	r0, [r4, #12]
 800a56a:	e9c4 7104 	strd	r7, r1, [r4, #16]
 800a56e:	4620      	mov	r0, r4
 800a570:	6223      	str	r3, [r4, #32]
 800a572:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a576:	f012 0f03 	tst.w	r2, #3
 800a57a:	d102      	bne.n	800a582 <gmtime_r+0x11e>
 800a57c:	fb06 2515 	mls	r5, r6, r5, r2
 800a580:	b95d      	cbnz	r5, 800a59a <gmtime_r+0x136>
 800a582:	f44f 75c8 	mov.w	r5, #400	@ 0x190
 800a586:	fbb2 f6f5 	udiv	r6, r2, r5
 800a58a:	fb05 2216 	mls	r2, r5, r6, r2
 800a58e:	fab2 f282 	clz	r2, r2
 800a592:	0952      	lsrs	r2, r2, #5
 800a594:	333b      	adds	r3, #59	@ 0x3b
 800a596:	4413      	add	r3, r2
 800a598:	e7e2      	b.n	800a560 <gmtime_r+0xfc>
 800a59a:	2201      	movs	r2, #1
 800a59c:	e7fa      	b.n	800a594 <gmtime_r+0x130>
 800a59e:	bf00      	nop
 800a5a0:	00015180 	.word	0x00015180
 800a5a4:	00023ab1 	.word	0x00023ab1
 800a5a8:	fffdc54f 	.word	0xfffdc54f
 800a5ac:	00023ab0 	.word	0x00023ab0

0800a5b0 <_sbrk_r>:
 800a5b0:	b538      	push	{r3, r4, r5, lr}
 800a5b2:	2300      	movs	r3, #0
 800a5b4:	4d05      	ldr	r5, [pc, #20]	@ (800a5cc <_sbrk_r+0x1c>)
 800a5b6:	4604      	mov	r4, r0
 800a5b8:	4608      	mov	r0, r1
 800a5ba:	602b      	str	r3, [r5, #0]
 800a5bc:	f7fc fd06 	bl	8006fcc <_sbrk>
 800a5c0:	1c43      	adds	r3, r0, #1
 800a5c2:	d102      	bne.n	800a5ca <_sbrk_r+0x1a>
 800a5c4:	682b      	ldr	r3, [r5, #0]
 800a5c6:	b103      	cbz	r3, 800a5ca <_sbrk_r+0x1a>
 800a5c8:	6023      	str	r3, [r4, #0]
 800a5ca:	bd38      	pop	{r3, r4, r5, pc}
 800a5cc:	200009e0 	.word	0x200009e0

0800a5d0 <abort>:
 800a5d0:	2006      	movs	r0, #6
 800a5d2:	b508      	push	{r3, lr}
 800a5d4:	f000 ff3a 	bl	800b44c <raise>
 800a5d8:	2001      	movs	r0, #1
 800a5da:	f7fc fc82 	bl	8006ee2 <_exit>

0800a5de <_calloc_r>:
 800a5de:	b570      	push	{r4, r5, r6, lr}
 800a5e0:	fba1 5402 	umull	r5, r4, r1, r2
 800a5e4:	b93c      	cbnz	r4, 800a5f6 <_calloc_r+0x18>
 800a5e6:	4629      	mov	r1, r5
 800a5e8:	f7ff f888 	bl	80096fc <_malloc_r>
 800a5ec:	4606      	mov	r6, r0
 800a5ee:	b928      	cbnz	r0, 800a5fc <_calloc_r+0x1e>
 800a5f0:	2600      	movs	r6, #0
 800a5f2:	4630      	mov	r0, r6
 800a5f4:	bd70      	pop	{r4, r5, r6, pc}
 800a5f6:	220c      	movs	r2, #12
 800a5f8:	6002      	str	r2, [r0, #0]
 800a5fa:	e7f9      	b.n	800a5f0 <_calloc_r+0x12>
 800a5fc:	462a      	mov	r2, r5
 800a5fe:	4621      	mov	r1, r4
 800a600:	f7fd fcdf 	bl	8007fc2 <memset>
 800a604:	e7f5      	b.n	800a5f2 <_calloc_r+0x14>
	...

0800a608 <__env_lock>:
 800a608:	4801      	ldr	r0, [pc, #4]	@ (800a610 <__env_lock+0x8>)
 800a60a:	f7fe bc39 	b.w	8008e80 <__retarget_lock_acquire_recursive>
 800a60e:	bf00      	nop
 800a610:	200009e5 	.word	0x200009e5

0800a614 <__env_unlock>:
 800a614:	4801      	ldr	r0, [pc, #4]	@ (800a61c <__env_unlock+0x8>)
 800a616:	f7fe bc35 	b.w	8008e84 <__retarget_lock_release_recursive>
 800a61a:	bf00      	nop
 800a61c:	200009e5 	.word	0x200009e5

0800a620 <_sungetc_r>:
 800a620:	b538      	push	{r3, r4, r5, lr}
 800a622:	1c4b      	adds	r3, r1, #1
 800a624:	4614      	mov	r4, r2
 800a626:	d103      	bne.n	800a630 <_sungetc_r+0x10>
 800a628:	f04f 35ff 	mov.w	r5, #4294967295
 800a62c:	4628      	mov	r0, r5
 800a62e:	bd38      	pop	{r3, r4, r5, pc}
 800a630:	8993      	ldrh	r3, [r2, #12]
 800a632:	b2cd      	uxtb	r5, r1
 800a634:	f023 0320 	bic.w	r3, r3, #32
 800a638:	8193      	strh	r3, [r2, #12]
 800a63a:	6853      	ldr	r3, [r2, #4]
 800a63c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800a63e:	b18a      	cbz	r2, 800a664 <_sungetc_r+0x44>
 800a640:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 800a642:	429a      	cmp	r2, r3
 800a644:	dd08      	ble.n	800a658 <_sungetc_r+0x38>
 800a646:	6823      	ldr	r3, [r4, #0]
 800a648:	1e5a      	subs	r2, r3, #1
 800a64a:	6022      	str	r2, [r4, #0]
 800a64c:	f803 5c01 	strb.w	r5, [r3, #-1]
 800a650:	6863      	ldr	r3, [r4, #4]
 800a652:	3301      	adds	r3, #1
 800a654:	6063      	str	r3, [r4, #4]
 800a656:	e7e9      	b.n	800a62c <_sungetc_r+0xc>
 800a658:	4621      	mov	r1, r4
 800a65a:	f000 fe02 	bl	800b262 <__submore>
 800a65e:	2800      	cmp	r0, #0
 800a660:	d0f1      	beq.n	800a646 <_sungetc_r+0x26>
 800a662:	e7e1      	b.n	800a628 <_sungetc_r+0x8>
 800a664:	6921      	ldr	r1, [r4, #16]
 800a666:	6822      	ldr	r2, [r4, #0]
 800a668:	b141      	cbz	r1, 800a67c <_sungetc_r+0x5c>
 800a66a:	4291      	cmp	r1, r2
 800a66c:	d206      	bcs.n	800a67c <_sungetc_r+0x5c>
 800a66e:	f812 1c01 	ldrb.w	r1, [r2, #-1]
 800a672:	42a9      	cmp	r1, r5
 800a674:	d102      	bne.n	800a67c <_sungetc_r+0x5c>
 800a676:	3a01      	subs	r2, #1
 800a678:	6022      	str	r2, [r4, #0]
 800a67a:	e7ea      	b.n	800a652 <_sungetc_r+0x32>
 800a67c:	e9c4 230f 	strd	r2, r3, [r4, #60]	@ 0x3c
 800a680:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a684:	6363      	str	r3, [r4, #52]	@ 0x34
 800a686:	2303      	movs	r3, #3
 800a688:	63a3      	str	r3, [r4, #56]	@ 0x38
 800a68a:	4623      	mov	r3, r4
 800a68c:	f803 5f46 	strb.w	r5, [r3, #70]!
 800a690:	6023      	str	r3, [r4, #0]
 800a692:	2301      	movs	r3, #1
 800a694:	e7de      	b.n	800a654 <_sungetc_r+0x34>

0800a696 <__ssrefill_r>:
 800a696:	b510      	push	{r4, lr}
 800a698:	460c      	mov	r4, r1
 800a69a:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800a69c:	b169      	cbz	r1, 800a6ba <__ssrefill_r+0x24>
 800a69e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a6a2:	4299      	cmp	r1, r3
 800a6a4:	d001      	beq.n	800a6aa <__ssrefill_r+0x14>
 800a6a6:	f7fe fc31 	bl	8008f0c <_free_r>
 800a6aa:	2000      	movs	r0, #0
 800a6ac:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a6ae:	6360      	str	r0, [r4, #52]	@ 0x34
 800a6b0:	6063      	str	r3, [r4, #4]
 800a6b2:	b113      	cbz	r3, 800a6ba <__ssrefill_r+0x24>
 800a6b4:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800a6b6:	6023      	str	r3, [r4, #0]
 800a6b8:	bd10      	pop	{r4, pc}
 800a6ba:	6923      	ldr	r3, [r4, #16]
 800a6bc:	f04f 30ff 	mov.w	r0, #4294967295
 800a6c0:	6023      	str	r3, [r4, #0]
 800a6c2:	2300      	movs	r3, #0
 800a6c4:	6063      	str	r3, [r4, #4]
 800a6c6:	89a3      	ldrh	r3, [r4, #12]
 800a6c8:	f043 0320 	orr.w	r3, r3, #32
 800a6cc:	81a3      	strh	r3, [r4, #12]
 800a6ce:	e7f3      	b.n	800a6b8 <__ssrefill_r+0x22>

0800a6d0 <__ssvfiscanf_r>:
 800a6d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a6d4:	460c      	mov	r4, r1
 800a6d6:	2100      	movs	r1, #0
 800a6d8:	4606      	mov	r6, r0
 800a6da:	f5ad 7d22 	sub.w	sp, sp, #648	@ 0x288
 800a6de:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 800a6e2:	49aa      	ldr	r1, [pc, #680]	@ (800a98c <__ssvfiscanf_r+0x2bc>)
 800a6e4:	f10d 0804 	add.w	r8, sp, #4
 800a6e8:	91a0      	str	r1, [sp, #640]	@ 0x280
 800a6ea:	49a9      	ldr	r1, [pc, #676]	@ (800a990 <__ssvfiscanf_r+0x2c0>)
 800a6ec:	4fa9      	ldr	r7, [pc, #676]	@ (800a994 <__ssvfiscanf_r+0x2c4>)
 800a6ee:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 800a6f2:	91a1      	str	r1, [sp, #644]	@ 0x284
 800a6f4:	9300      	str	r3, [sp, #0]
 800a6f6:	7813      	ldrb	r3, [r2, #0]
 800a6f8:	2b00      	cmp	r3, #0
 800a6fa:	f000 8159 	beq.w	800a9b0 <__ssvfiscanf_r+0x2e0>
 800a6fe:	5cf9      	ldrb	r1, [r7, r3]
 800a700:	1c55      	adds	r5, r2, #1
 800a702:	f011 0108 	ands.w	r1, r1, #8
 800a706:	d019      	beq.n	800a73c <__ssvfiscanf_r+0x6c>
 800a708:	6863      	ldr	r3, [r4, #4]
 800a70a:	2b00      	cmp	r3, #0
 800a70c:	dd0f      	ble.n	800a72e <__ssvfiscanf_r+0x5e>
 800a70e:	6823      	ldr	r3, [r4, #0]
 800a710:	781a      	ldrb	r2, [r3, #0]
 800a712:	5cba      	ldrb	r2, [r7, r2]
 800a714:	0712      	lsls	r2, r2, #28
 800a716:	d401      	bmi.n	800a71c <__ssvfiscanf_r+0x4c>
 800a718:	462a      	mov	r2, r5
 800a71a:	e7ec      	b.n	800a6f6 <__ssvfiscanf_r+0x26>
 800a71c:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800a71e:	3301      	adds	r3, #1
 800a720:	3201      	adds	r2, #1
 800a722:	9245      	str	r2, [sp, #276]	@ 0x114
 800a724:	6862      	ldr	r2, [r4, #4]
 800a726:	6023      	str	r3, [r4, #0]
 800a728:	3a01      	subs	r2, #1
 800a72a:	6062      	str	r2, [r4, #4]
 800a72c:	e7ec      	b.n	800a708 <__ssvfiscanf_r+0x38>
 800a72e:	4621      	mov	r1, r4
 800a730:	4630      	mov	r0, r6
 800a732:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800a734:	4798      	blx	r3
 800a736:	2800      	cmp	r0, #0
 800a738:	d0e9      	beq.n	800a70e <__ssvfiscanf_r+0x3e>
 800a73a:	e7ed      	b.n	800a718 <__ssvfiscanf_r+0x48>
 800a73c:	2b25      	cmp	r3, #37	@ 0x25
 800a73e:	d012      	beq.n	800a766 <__ssvfiscanf_r+0x96>
 800a740:	4699      	mov	r9, r3
 800a742:	6863      	ldr	r3, [r4, #4]
 800a744:	2b00      	cmp	r3, #0
 800a746:	f340 8094 	ble.w	800a872 <__ssvfiscanf_r+0x1a2>
 800a74a:	6822      	ldr	r2, [r4, #0]
 800a74c:	7813      	ldrb	r3, [r2, #0]
 800a74e:	454b      	cmp	r3, r9
 800a750:	f040 812e 	bne.w	800a9b0 <__ssvfiscanf_r+0x2e0>
 800a754:	6863      	ldr	r3, [r4, #4]
 800a756:	3201      	adds	r2, #1
 800a758:	3b01      	subs	r3, #1
 800a75a:	6063      	str	r3, [r4, #4]
 800a75c:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 800a75e:	6022      	str	r2, [r4, #0]
 800a760:	3301      	adds	r3, #1
 800a762:	9345      	str	r3, [sp, #276]	@ 0x114
 800a764:	e7d8      	b.n	800a718 <__ssvfiscanf_r+0x48>
 800a766:	9141      	str	r1, [sp, #260]	@ 0x104
 800a768:	9143      	str	r1, [sp, #268]	@ 0x10c
 800a76a:	7853      	ldrb	r3, [r2, #1]
 800a76c:	2b2a      	cmp	r3, #42	@ 0x2a
 800a76e:	bf04      	itt	eq
 800a770:	2310      	moveq	r3, #16
 800a772:	1c95      	addeq	r5, r2, #2
 800a774:	f04f 020a 	mov.w	r2, #10
 800a778:	bf08      	it	eq
 800a77a:	9341      	streq	r3, [sp, #260]	@ 0x104
 800a77c:	46a9      	mov	r9, r5
 800a77e:	f819 1b01 	ldrb.w	r1, [r9], #1
 800a782:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 800a786:	2b09      	cmp	r3, #9
 800a788:	d91e      	bls.n	800a7c8 <__ssvfiscanf_r+0xf8>
 800a78a:	f8df a20c 	ldr.w	sl, [pc, #524]	@ 800a998 <__ssvfiscanf_r+0x2c8>
 800a78e:	2203      	movs	r2, #3
 800a790:	4650      	mov	r0, sl
 800a792:	f000 fe77 	bl	800b484 <memchr>
 800a796:	b138      	cbz	r0, 800a7a8 <__ssvfiscanf_r+0xd8>
 800a798:	2301      	movs	r3, #1
 800a79a:	464d      	mov	r5, r9
 800a79c:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800a79e:	eba0 000a 	sub.w	r0, r0, sl
 800a7a2:	4083      	lsls	r3, r0
 800a7a4:	4313      	orrs	r3, r2
 800a7a6:	9341      	str	r3, [sp, #260]	@ 0x104
 800a7a8:	f815 3b01 	ldrb.w	r3, [r5], #1
 800a7ac:	2b78      	cmp	r3, #120	@ 0x78
 800a7ae:	d806      	bhi.n	800a7be <__ssvfiscanf_r+0xee>
 800a7b0:	2b57      	cmp	r3, #87	@ 0x57
 800a7b2:	d810      	bhi.n	800a7d6 <__ssvfiscanf_r+0x106>
 800a7b4:	2b25      	cmp	r3, #37	@ 0x25
 800a7b6:	d0c3      	beq.n	800a740 <__ssvfiscanf_r+0x70>
 800a7b8:	d856      	bhi.n	800a868 <__ssvfiscanf_r+0x198>
 800a7ba:	2b00      	cmp	r3, #0
 800a7bc:	d064      	beq.n	800a888 <__ssvfiscanf_r+0x1b8>
 800a7be:	2303      	movs	r3, #3
 800a7c0:	9347      	str	r3, [sp, #284]	@ 0x11c
 800a7c2:	230a      	movs	r3, #10
 800a7c4:	9342      	str	r3, [sp, #264]	@ 0x108
 800a7c6:	e077      	b.n	800a8b8 <__ssvfiscanf_r+0x1e8>
 800a7c8:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 800a7ca:	464d      	mov	r5, r9
 800a7cc:	fb02 1103 	mla	r1, r2, r3, r1
 800a7d0:	3930      	subs	r1, #48	@ 0x30
 800a7d2:	9143      	str	r1, [sp, #268]	@ 0x10c
 800a7d4:	e7d2      	b.n	800a77c <__ssvfiscanf_r+0xac>
 800a7d6:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 800a7da:	2a20      	cmp	r2, #32
 800a7dc:	d8ef      	bhi.n	800a7be <__ssvfiscanf_r+0xee>
 800a7de:	a101      	add	r1, pc, #4	@ (adr r1, 800a7e4 <__ssvfiscanf_r+0x114>)
 800a7e0:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800a7e4:	0800a897 	.word	0x0800a897
 800a7e8:	0800a7bf 	.word	0x0800a7bf
 800a7ec:	0800a7bf 	.word	0x0800a7bf
 800a7f0:	0800a8f1 	.word	0x0800a8f1
 800a7f4:	0800a7bf 	.word	0x0800a7bf
 800a7f8:	0800a7bf 	.word	0x0800a7bf
 800a7fc:	0800a7bf 	.word	0x0800a7bf
 800a800:	0800a7bf 	.word	0x0800a7bf
 800a804:	0800a7bf 	.word	0x0800a7bf
 800a808:	0800a7bf 	.word	0x0800a7bf
 800a80c:	0800a7bf 	.word	0x0800a7bf
 800a810:	0800a907 	.word	0x0800a907
 800a814:	0800a8ed 	.word	0x0800a8ed
 800a818:	0800a86f 	.word	0x0800a86f
 800a81c:	0800a86f 	.word	0x0800a86f
 800a820:	0800a86f 	.word	0x0800a86f
 800a824:	0800a7bf 	.word	0x0800a7bf
 800a828:	0800a8a9 	.word	0x0800a8a9
 800a82c:	0800a7bf 	.word	0x0800a7bf
 800a830:	0800a7bf 	.word	0x0800a7bf
 800a834:	0800a7bf 	.word	0x0800a7bf
 800a838:	0800a7bf 	.word	0x0800a7bf
 800a83c:	0800a917 	.word	0x0800a917
 800a840:	0800a8b1 	.word	0x0800a8b1
 800a844:	0800a88f 	.word	0x0800a88f
 800a848:	0800a7bf 	.word	0x0800a7bf
 800a84c:	0800a7bf 	.word	0x0800a7bf
 800a850:	0800a913 	.word	0x0800a913
 800a854:	0800a7bf 	.word	0x0800a7bf
 800a858:	0800a8ed 	.word	0x0800a8ed
 800a85c:	0800a7bf 	.word	0x0800a7bf
 800a860:	0800a7bf 	.word	0x0800a7bf
 800a864:	0800a897 	.word	0x0800a897
 800a868:	3b45      	subs	r3, #69	@ 0x45
 800a86a:	2b02      	cmp	r3, #2
 800a86c:	d8a7      	bhi.n	800a7be <__ssvfiscanf_r+0xee>
 800a86e:	2305      	movs	r3, #5
 800a870:	e021      	b.n	800a8b6 <__ssvfiscanf_r+0x1e6>
 800a872:	4621      	mov	r1, r4
 800a874:	4630      	mov	r0, r6
 800a876:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800a878:	4798      	blx	r3
 800a87a:	2800      	cmp	r0, #0
 800a87c:	f43f af65 	beq.w	800a74a <__ssvfiscanf_r+0x7a>
 800a880:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800a882:	2800      	cmp	r0, #0
 800a884:	f040 808c 	bne.w	800a9a0 <__ssvfiscanf_r+0x2d0>
 800a888:	f04f 30ff 	mov.w	r0, #4294967295
 800a88c:	e08c      	b.n	800a9a8 <__ssvfiscanf_r+0x2d8>
 800a88e:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800a890:	f042 0220 	orr.w	r2, r2, #32
 800a894:	9241      	str	r2, [sp, #260]	@ 0x104
 800a896:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800a898:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800a89c:	9241      	str	r2, [sp, #260]	@ 0x104
 800a89e:	2210      	movs	r2, #16
 800a8a0:	2b6e      	cmp	r3, #110	@ 0x6e
 800a8a2:	9242      	str	r2, [sp, #264]	@ 0x108
 800a8a4:	d902      	bls.n	800a8ac <__ssvfiscanf_r+0x1dc>
 800a8a6:	e005      	b.n	800a8b4 <__ssvfiscanf_r+0x1e4>
 800a8a8:	2300      	movs	r3, #0
 800a8aa:	9342      	str	r3, [sp, #264]	@ 0x108
 800a8ac:	2303      	movs	r3, #3
 800a8ae:	e002      	b.n	800a8b6 <__ssvfiscanf_r+0x1e6>
 800a8b0:	2308      	movs	r3, #8
 800a8b2:	9342      	str	r3, [sp, #264]	@ 0x108
 800a8b4:	2304      	movs	r3, #4
 800a8b6:	9347      	str	r3, [sp, #284]	@ 0x11c
 800a8b8:	6863      	ldr	r3, [r4, #4]
 800a8ba:	2b00      	cmp	r3, #0
 800a8bc:	dd39      	ble.n	800a932 <__ssvfiscanf_r+0x262>
 800a8be:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800a8c0:	0659      	lsls	r1, r3, #25
 800a8c2:	d404      	bmi.n	800a8ce <__ssvfiscanf_r+0x1fe>
 800a8c4:	6823      	ldr	r3, [r4, #0]
 800a8c6:	781a      	ldrb	r2, [r3, #0]
 800a8c8:	5cba      	ldrb	r2, [r7, r2]
 800a8ca:	0712      	lsls	r2, r2, #28
 800a8cc:	d438      	bmi.n	800a940 <__ssvfiscanf_r+0x270>
 800a8ce:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 800a8d0:	2b02      	cmp	r3, #2
 800a8d2:	dc47      	bgt.n	800a964 <__ssvfiscanf_r+0x294>
 800a8d4:	466b      	mov	r3, sp
 800a8d6:	4622      	mov	r2, r4
 800a8d8:	4630      	mov	r0, r6
 800a8da:	a941      	add	r1, sp, #260	@ 0x104
 800a8dc:	f000 fb3c 	bl	800af58 <_scanf_chars>
 800a8e0:	2801      	cmp	r0, #1
 800a8e2:	d065      	beq.n	800a9b0 <__ssvfiscanf_r+0x2e0>
 800a8e4:	2802      	cmp	r0, #2
 800a8e6:	f47f af17 	bne.w	800a718 <__ssvfiscanf_r+0x48>
 800a8ea:	e7c9      	b.n	800a880 <__ssvfiscanf_r+0x1b0>
 800a8ec:	220a      	movs	r2, #10
 800a8ee:	e7d7      	b.n	800a8a0 <__ssvfiscanf_r+0x1d0>
 800a8f0:	4629      	mov	r1, r5
 800a8f2:	4640      	mov	r0, r8
 800a8f4:	f000 fc7c 	bl	800b1f0 <__sccl>
 800a8f8:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800a8fa:	4605      	mov	r5, r0
 800a8fc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a900:	9341      	str	r3, [sp, #260]	@ 0x104
 800a902:	2301      	movs	r3, #1
 800a904:	e7d7      	b.n	800a8b6 <__ssvfiscanf_r+0x1e6>
 800a906:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800a908:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a90c:	9341      	str	r3, [sp, #260]	@ 0x104
 800a90e:	2300      	movs	r3, #0
 800a910:	e7d1      	b.n	800a8b6 <__ssvfiscanf_r+0x1e6>
 800a912:	2302      	movs	r3, #2
 800a914:	e7cf      	b.n	800a8b6 <__ssvfiscanf_r+0x1e6>
 800a916:	9841      	ldr	r0, [sp, #260]	@ 0x104
 800a918:	06c3      	lsls	r3, r0, #27
 800a91a:	f53f aefd 	bmi.w	800a718 <__ssvfiscanf_r+0x48>
 800a91e:	9b00      	ldr	r3, [sp, #0]
 800a920:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800a922:	1d19      	adds	r1, r3, #4
 800a924:	9100      	str	r1, [sp, #0]
 800a926:	681b      	ldr	r3, [r3, #0]
 800a928:	07c0      	lsls	r0, r0, #31
 800a92a:	bf4c      	ite	mi
 800a92c:	801a      	strhmi	r2, [r3, #0]
 800a92e:	601a      	strpl	r2, [r3, #0]
 800a930:	e6f2      	b.n	800a718 <__ssvfiscanf_r+0x48>
 800a932:	4621      	mov	r1, r4
 800a934:	4630      	mov	r0, r6
 800a936:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800a938:	4798      	blx	r3
 800a93a:	2800      	cmp	r0, #0
 800a93c:	d0bf      	beq.n	800a8be <__ssvfiscanf_r+0x1ee>
 800a93e:	e79f      	b.n	800a880 <__ssvfiscanf_r+0x1b0>
 800a940:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800a942:	3201      	adds	r2, #1
 800a944:	9245      	str	r2, [sp, #276]	@ 0x114
 800a946:	6862      	ldr	r2, [r4, #4]
 800a948:	3a01      	subs	r2, #1
 800a94a:	2a00      	cmp	r2, #0
 800a94c:	6062      	str	r2, [r4, #4]
 800a94e:	dd02      	ble.n	800a956 <__ssvfiscanf_r+0x286>
 800a950:	3301      	adds	r3, #1
 800a952:	6023      	str	r3, [r4, #0]
 800a954:	e7b6      	b.n	800a8c4 <__ssvfiscanf_r+0x1f4>
 800a956:	4621      	mov	r1, r4
 800a958:	4630      	mov	r0, r6
 800a95a:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800a95c:	4798      	blx	r3
 800a95e:	2800      	cmp	r0, #0
 800a960:	d0b0      	beq.n	800a8c4 <__ssvfiscanf_r+0x1f4>
 800a962:	e78d      	b.n	800a880 <__ssvfiscanf_r+0x1b0>
 800a964:	2b04      	cmp	r3, #4
 800a966:	dc06      	bgt.n	800a976 <__ssvfiscanf_r+0x2a6>
 800a968:	466b      	mov	r3, sp
 800a96a:	4622      	mov	r2, r4
 800a96c:	4630      	mov	r0, r6
 800a96e:	a941      	add	r1, sp, #260	@ 0x104
 800a970:	f000 fb4c 	bl	800b00c <_scanf_i>
 800a974:	e7b4      	b.n	800a8e0 <__ssvfiscanf_r+0x210>
 800a976:	4b09      	ldr	r3, [pc, #36]	@ (800a99c <__ssvfiscanf_r+0x2cc>)
 800a978:	2b00      	cmp	r3, #0
 800a97a:	f43f aecd 	beq.w	800a718 <__ssvfiscanf_r+0x48>
 800a97e:	466b      	mov	r3, sp
 800a980:	4622      	mov	r2, r4
 800a982:	4630      	mov	r0, r6
 800a984:	a941      	add	r1, sp, #260	@ 0x104
 800a986:	f3af 8000 	nop.w
 800a98a:	e7a9      	b.n	800a8e0 <__ssvfiscanf_r+0x210>
 800a98c:	0800a621 	.word	0x0800a621
 800a990:	0800a697 	.word	0x0800a697
 800a994:	0800c689 	.word	0x0800c689
 800a998:	0800cb70 	.word	0x0800cb70
 800a99c:	00000000 	.word	0x00000000
 800a9a0:	89a3      	ldrh	r3, [r4, #12]
 800a9a2:	065b      	lsls	r3, r3, #25
 800a9a4:	f53f af70 	bmi.w	800a888 <__ssvfiscanf_r+0x1b8>
 800a9a8:	f50d 7d22 	add.w	sp, sp, #648	@ 0x288
 800a9ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a9b0:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800a9b2:	e7f9      	b.n	800a9a8 <__ssvfiscanf_r+0x2d8>

0800a9b4 <__sfputc_r>:
 800a9b4:	6893      	ldr	r3, [r2, #8]
 800a9b6:	b410      	push	{r4}
 800a9b8:	3b01      	subs	r3, #1
 800a9ba:	2b00      	cmp	r3, #0
 800a9bc:	6093      	str	r3, [r2, #8]
 800a9be:	da07      	bge.n	800a9d0 <__sfputc_r+0x1c>
 800a9c0:	6994      	ldr	r4, [r2, #24]
 800a9c2:	42a3      	cmp	r3, r4
 800a9c4:	db01      	blt.n	800a9ca <__sfputc_r+0x16>
 800a9c6:	290a      	cmp	r1, #10
 800a9c8:	d102      	bne.n	800a9d0 <__sfputc_r+0x1c>
 800a9ca:	bc10      	pop	{r4}
 800a9cc:	f000 bc81 	b.w	800b2d2 <__swbuf_r>
 800a9d0:	6813      	ldr	r3, [r2, #0]
 800a9d2:	1c58      	adds	r0, r3, #1
 800a9d4:	6010      	str	r0, [r2, #0]
 800a9d6:	7019      	strb	r1, [r3, #0]
 800a9d8:	4608      	mov	r0, r1
 800a9da:	bc10      	pop	{r4}
 800a9dc:	4770      	bx	lr

0800a9de <__sfputs_r>:
 800a9de:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a9e0:	4606      	mov	r6, r0
 800a9e2:	460f      	mov	r7, r1
 800a9e4:	4614      	mov	r4, r2
 800a9e6:	18d5      	adds	r5, r2, r3
 800a9e8:	42ac      	cmp	r4, r5
 800a9ea:	d101      	bne.n	800a9f0 <__sfputs_r+0x12>
 800a9ec:	2000      	movs	r0, #0
 800a9ee:	e007      	b.n	800aa00 <__sfputs_r+0x22>
 800a9f0:	463a      	mov	r2, r7
 800a9f2:	4630      	mov	r0, r6
 800a9f4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a9f8:	f7ff ffdc 	bl	800a9b4 <__sfputc_r>
 800a9fc:	1c43      	adds	r3, r0, #1
 800a9fe:	d1f3      	bne.n	800a9e8 <__sfputs_r+0xa>
 800aa00:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800aa04 <_vfiprintf_r>:
 800aa04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa08:	460d      	mov	r5, r1
 800aa0a:	4614      	mov	r4, r2
 800aa0c:	4698      	mov	r8, r3
 800aa0e:	4606      	mov	r6, r0
 800aa10:	b09d      	sub	sp, #116	@ 0x74
 800aa12:	b118      	cbz	r0, 800aa1c <_vfiprintf_r+0x18>
 800aa14:	6a03      	ldr	r3, [r0, #32]
 800aa16:	b90b      	cbnz	r3, 800aa1c <_vfiprintf_r+0x18>
 800aa18:	f7fd fa58 	bl	8007ecc <__sinit>
 800aa1c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800aa1e:	07d9      	lsls	r1, r3, #31
 800aa20:	d405      	bmi.n	800aa2e <_vfiprintf_r+0x2a>
 800aa22:	89ab      	ldrh	r3, [r5, #12]
 800aa24:	059a      	lsls	r2, r3, #22
 800aa26:	d402      	bmi.n	800aa2e <_vfiprintf_r+0x2a>
 800aa28:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800aa2a:	f7fe fa29 	bl	8008e80 <__retarget_lock_acquire_recursive>
 800aa2e:	89ab      	ldrh	r3, [r5, #12]
 800aa30:	071b      	lsls	r3, r3, #28
 800aa32:	d501      	bpl.n	800aa38 <_vfiprintf_r+0x34>
 800aa34:	692b      	ldr	r3, [r5, #16]
 800aa36:	b99b      	cbnz	r3, 800aa60 <_vfiprintf_r+0x5c>
 800aa38:	4629      	mov	r1, r5
 800aa3a:	4630      	mov	r0, r6
 800aa3c:	f000 fc88 	bl	800b350 <__swsetup_r>
 800aa40:	b170      	cbz	r0, 800aa60 <_vfiprintf_r+0x5c>
 800aa42:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800aa44:	07dc      	lsls	r4, r3, #31
 800aa46:	d504      	bpl.n	800aa52 <_vfiprintf_r+0x4e>
 800aa48:	f04f 30ff 	mov.w	r0, #4294967295
 800aa4c:	b01d      	add	sp, #116	@ 0x74
 800aa4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aa52:	89ab      	ldrh	r3, [r5, #12]
 800aa54:	0598      	lsls	r0, r3, #22
 800aa56:	d4f7      	bmi.n	800aa48 <_vfiprintf_r+0x44>
 800aa58:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800aa5a:	f7fe fa13 	bl	8008e84 <__retarget_lock_release_recursive>
 800aa5e:	e7f3      	b.n	800aa48 <_vfiprintf_r+0x44>
 800aa60:	2300      	movs	r3, #0
 800aa62:	9309      	str	r3, [sp, #36]	@ 0x24
 800aa64:	2320      	movs	r3, #32
 800aa66:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800aa6a:	2330      	movs	r3, #48	@ 0x30
 800aa6c:	f04f 0901 	mov.w	r9, #1
 800aa70:	f8cd 800c 	str.w	r8, [sp, #12]
 800aa74:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 800ac20 <_vfiprintf_r+0x21c>
 800aa78:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800aa7c:	4623      	mov	r3, r4
 800aa7e:	469a      	mov	sl, r3
 800aa80:	f813 2b01 	ldrb.w	r2, [r3], #1
 800aa84:	b10a      	cbz	r2, 800aa8a <_vfiprintf_r+0x86>
 800aa86:	2a25      	cmp	r2, #37	@ 0x25
 800aa88:	d1f9      	bne.n	800aa7e <_vfiprintf_r+0x7a>
 800aa8a:	ebba 0b04 	subs.w	fp, sl, r4
 800aa8e:	d00b      	beq.n	800aaa8 <_vfiprintf_r+0xa4>
 800aa90:	465b      	mov	r3, fp
 800aa92:	4622      	mov	r2, r4
 800aa94:	4629      	mov	r1, r5
 800aa96:	4630      	mov	r0, r6
 800aa98:	f7ff ffa1 	bl	800a9de <__sfputs_r>
 800aa9c:	3001      	adds	r0, #1
 800aa9e:	f000 80a7 	beq.w	800abf0 <_vfiprintf_r+0x1ec>
 800aaa2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800aaa4:	445a      	add	r2, fp
 800aaa6:	9209      	str	r2, [sp, #36]	@ 0x24
 800aaa8:	f89a 3000 	ldrb.w	r3, [sl]
 800aaac:	2b00      	cmp	r3, #0
 800aaae:	f000 809f 	beq.w	800abf0 <_vfiprintf_r+0x1ec>
 800aab2:	2300      	movs	r3, #0
 800aab4:	f04f 32ff 	mov.w	r2, #4294967295
 800aab8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800aabc:	f10a 0a01 	add.w	sl, sl, #1
 800aac0:	9304      	str	r3, [sp, #16]
 800aac2:	9307      	str	r3, [sp, #28]
 800aac4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800aac8:	931a      	str	r3, [sp, #104]	@ 0x68
 800aaca:	4654      	mov	r4, sl
 800aacc:	2205      	movs	r2, #5
 800aace:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aad2:	4853      	ldr	r0, [pc, #332]	@ (800ac20 <_vfiprintf_r+0x21c>)
 800aad4:	f000 fcd6 	bl	800b484 <memchr>
 800aad8:	9a04      	ldr	r2, [sp, #16]
 800aada:	b9d8      	cbnz	r0, 800ab14 <_vfiprintf_r+0x110>
 800aadc:	06d1      	lsls	r1, r2, #27
 800aade:	bf44      	itt	mi
 800aae0:	2320      	movmi	r3, #32
 800aae2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800aae6:	0713      	lsls	r3, r2, #28
 800aae8:	bf44      	itt	mi
 800aaea:	232b      	movmi	r3, #43	@ 0x2b
 800aaec:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800aaf0:	f89a 3000 	ldrb.w	r3, [sl]
 800aaf4:	2b2a      	cmp	r3, #42	@ 0x2a
 800aaf6:	d015      	beq.n	800ab24 <_vfiprintf_r+0x120>
 800aaf8:	4654      	mov	r4, sl
 800aafa:	2000      	movs	r0, #0
 800aafc:	f04f 0c0a 	mov.w	ip, #10
 800ab00:	9a07      	ldr	r2, [sp, #28]
 800ab02:	4621      	mov	r1, r4
 800ab04:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ab08:	3b30      	subs	r3, #48	@ 0x30
 800ab0a:	2b09      	cmp	r3, #9
 800ab0c:	d94b      	bls.n	800aba6 <_vfiprintf_r+0x1a2>
 800ab0e:	b1b0      	cbz	r0, 800ab3e <_vfiprintf_r+0x13a>
 800ab10:	9207      	str	r2, [sp, #28]
 800ab12:	e014      	b.n	800ab3e <_vfiprintf_r+0x13a>
 800ab14:	eba0 0308 	sub.w	r3, r0, r8
 800ab18:	fa09 f303 	lsl.w	r3, r9, r3
 800ab1c:	4313      	orrs	r3, r2
 800ab1e:	46a2      	mov	sl, r4
 800ab20:	9304      	str	r3, [sp, #16]
 800ab22:	e7d2      	b.n	800aaca <_vfiprintf_r+0xc6>
 800ab24:	9b03      	ldr	r3, [sp, #12]
 800ab26:	1d19      	adds	r1, r3, #4
 800ab28:	681b      	ldr	r3, [r3, #0]
 800ab2a:	9103      	str	r1, [sp, #12]
 800ab2c:	2b00      	cmp	r3, #0
 800ab2e:	bfbb      	ittet	lt
 800ab30:	425b      	neglt	r3, r3
 800ab32:	f042 0202 	orrlt.w	r2, r2, #2
 800ab36:	9307      	strge	r3, [sp, #28]
 800ab38:	9307      	strlt	r3, [sp, #28]
 800ab3a:	bfb8      	it	lt
 800ab3c:	9204      	strlt	r2, [sp, #16]
 800ab3e:	7823      	ldrb	r3, [r4, #0]
 800ab40:	2b2e      	cmp	r3, #46	@ 0x2e
 800ab42:	d10a      	bne.n	800ab5a <_vfiprintf_r+0x156>
 800ab44:	7863      	ldrb	r3, [r4, #1]
 800ab46:	2b2a      	cmp	r3, #42	@ 0x2a
 800ab48:	d132      	bne.n	800abb0 <_vfiprintf_r+0x1ac>
 800ab4a:	9b03      	ldr	r3, [sp, #12]
 800ab4c:	3402      	adds	r4, #2
 800ab4e:	1d1a      	adds	r2, r3, #4
 800ab50:	681b      	ldr	r3, [r3, #0]
 800ab52:	9203      	str	r2, [sp, #12]
 800ab54:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800ab58:	9305      	str	r3, [sp, #20]
 800ab5a:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 800ac24 <_vfiprintf_r+0x220>
 800ab5e:	2203      	movs	r2, #3
 800ab60:	4650      	mov	r0, sl
 800ab62:	7821      	ldrb	r1, [r4, #0]
 800ab64:	f000 fc8e 	bl	800b484 <memchr>
 800ab68:	b138      	cbz	r0, 800ab7a <_vfiprintf_r+0x176>
 800ab6a:	2240      	movs	r2, #64	@ 0x40
 800ab6c:	9b04      	ldr	r3, [sp, #16]
 800ab6e:	eba0 000a 	sub.w	r0, r0, sl
 800ab72:	4082      	lsls	r2, r0
 800ab74:	4313      	orrs	r3, r2
 800ab76:	3401      	adds	r4, #1
 800ab78:	9304      	str	r3, [sp, #16]
 800ab7a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ab7e:	2206      	movs	r2, #6
 800ab80:	4829      	ldr	r0, [pc, #164]	@ (800ac28 <_vfiprintf_r+0x224>)
 800ab82:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ab86:	f000 fc7d 	bl	800b484 <memchr>
 800ab8a:	2800      	cmp	r0, #0
 800ab8c:	d03f      	beq.n	800ac0e <_vfiprintf_r+0x20a>
 800ab8e:	4b27      	ldr	r3, [pc, #156]	@ (800ac2c <_vfiprintf_r+0x228>)
 800ab90:	bb1b      	cbnz	r3, 800abda <_vfiprintf_r+0x1d6>
 800ab92:	9b03      	ldr	r3, [sp, #12]
 800ab94:	3307      	adds	r3, #7
 800ab96:	f023 0307 	bic.w	r3, r3, #7
 800ab9a:	3308      	adds	r3, #8
 800ab9c:	9303      	str	r3, [sp, #12]
 800ab9e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aba0:	443b      	add	r3, r7
 800aba2:	9309      	str	r3, [sp, #36]	@ 0x24
 800aba4:	e76a      	b.n	800aa7c <_vfiprintf_r+0x78>
 800aba6:	460c      	mov	r4, r1
 800aba8:	2001      	movs	r0, #1
 800abaa:	fb0c 3202 	mla	r2, ip, r2, r3
 800abae:	e7a8      	b.n	800ab02 <_vfiprintf_r+0xfe>
 800abb0:	2300      	movs	r3, #0
 800abb2:	f04f 0c0a 	mov.w	ip, #10
 800abb6:	4619      	mov	r1, r3
 800abb8:	3401      	adds	r4, #1
 800abba:	9305      	str	r3, [sp, #20]
 800abbc:	4620      	mov	r0, r4
 800abbe:	f810 2b01 	ldrb.w	r2, [r0], #1
 800abc2:	3a30      	subs	r2, #48	@ 0x30
 800abc4:	2a09      	cmp	r2, #9
 800abc6:	d903      	bls.n	800abd0 <_vfiprintf_r+0x1cc>
 800abc8:	2b00      	cmp	r3, #0
 800abca:	d0c6      	beq.n	800ab5a <_vfiprintf_r+0x156>
 800abcc:	9105      	str	r1, [sp, #20]
 800abce:	e7c4      	b.n	800ab5a <_vfiprintf_r+0x156>
 800abd0:	4604      	mov	r4, r0
 800abd2:	2301      	movs	r3, #1
 800abd4:	fb0c 2101 	mla	r1, ip, r1, r2
 800abd8:	e7f0      	b.n	800abbc <_vfiprintf_r+0x1b8>
 800abda:	ab03      	add	r3, sp, #12
 800abdc:	9300      	str	r3, [sp, #0]
 800abde:	462a      	mov	r2, r5
 800abe0:	4630      	mov	r0, r6
 800abe2:	4b13      	ldr	r3, [pc, #76]	@ (800ac30 <_vfiprintf_r+0x22c>)
 800abe4:	a904      	add	r1, sp, #16
 800abe6:	f3af 8000 	nop.w
 800abea:	4607      	mov	r7, r0
 800abec:	1c78      	adds	r0, r7, #1
 800abee:	d1d6      	bne.n	800ab9e <_vfiprintf_r+0x19a>
 800abf0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800abf2:	07d9      	lsls	r1, r3, #31
 800abf4:	d405      	bmi.n	800ac02 <_vfiprintf_r+0x1fe>
 800abf6:	89ab      	ldrh	r3, [r5, #12]
 800abf8:	059a      	lsls	r2, r3, #22
 800abfa:	d402      	bmi.n	800ac02 <_vfiprintf_r+0x1fe>
 800abfc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800abfe:	f7fe f941 	bl	8008e84 <__retarget_lock_release_recursive>
 800ac02:	89ab      	ldrh	r3, [r5, #12]
 800ac04:	065b      	lsls	r3, r3, #25
 800ac06:	f53f af1f 	bmi.w	800aa48 <_vfiprintf_r+0x44>
 800ac0a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ac0c:	e71e      	b.n	800aa4c <_vfiprintf_r+0x48>
 800ac0e:	ab03      	add	r3, sp, #12
 800ac10:	9300      	str	r3, [sp, #0]
 800ac12:	462a      	mov	r2, r5
 800ac14:	4630      	mov	r0, r6
 800ac16:	4b06      	ldr	r3, [pc, #24]	@ (800ac30 <_vfiprintf_r+0x22c>)
 800ac18:	a904      	add	r1, sp, #16
 800ac1a:	f000 f87d 	bl	800ad18 <_printf_i>
 800ac1e:	e7e4      	b.n	800abea <_vfiprintf_r+0x1e6>
 800ac20:	0800cb74 	.word	0x0800cb74
 800ac24:	0800cb70 	.word	0x0800cb70
 800ac28:	0800cb7a 	.word	0x0800cb7a
 800ac2c:	00000000 	.word	0x00000000
 800ac30:	0800a9df 	.word	0x0800a9df

0800ac34 <_printf_common>:
 800ac34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ac38:	4616      	mov	r6, r2
 800ac3a:	4698      	mov	r8, r3
 800ac3c:	688a      	ldr	r2, [r1, #8]
 800ac3e:	690b      	ldr	r3, [r1, #16]
 800ac40:	4607      	mov	r7, r0
 800ac42:	4293      	cmp	r3, r2
 800ac44:	bfb8      	it	lt
 800ac46:	4613      	movlt	r3, r2
 800ac48:	6033      	str	r3, [r6, #0]
 800ac4a:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800ac4e:	460c      	mov	r4, r1
 800ac50:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800ac54:	b10a      	cbz	r2, 800ac5a <_printf_common+0x26>
 800ac56:	3301      	adds	r3, #1
 800ac58:	6033      	str	r3, [r6, #0]
 800ac5a:	6823      	ldr	r3, [r4, #0]
 800ac5c:	0699      	lsls	r1, r3, #26
 800ac5e:	bf42      	ittt	mi
 800ac60:	6833      	ldrmi	r3, [r6, #0]
 800ac62:	3302      	addmi	r3, #2
 800ac64:	6033      	strmi	r3, [r6, #0]
 800ac66:	6825      	ldr	r5, [r4, #0]
 800ac68:	f015 0506 	ands.w	r5, r5, #6
 800ac6c:	d106      	bne.n	800ac7c <_printf_common+0x48>
 800ac6e:	f104 0a19 	add.w	sl, r4, #25
 800ac72:	68e3      	ldr	r3, [r4, #12]
 800ac74:	6832      	ldr	r2, [r6, #0]
 800ac76:	1a9b      	subs	r3, r3, r2
 800ac78:	42ab      	cmp	r3, r5
 800ac7a:	dc2b      	bgt.n	800acd4 <_printf_common+0xa0>
 800ac7c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800ac80:	6822      	ldr	r2, [r4, #0]
 800ac82:	3b00      	subs	r3, #0
 800ac84:	bf18      	it	ne
 800ac86:	2301      	movne	r3, #1
 800ac88:	0692      	lsls	r2, r2, #26
 800ac8a:	d430      	bmi.n	800acee <_printf_common+0xba>
 800ac8c:	4641      	mov	r1, r8
 800ac8e:	4638      	mov	r0, r7
 800ac90:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800ac94:	47c8      	blx	r9
 800ac96:	3001      	adds	r0, #1
 800ac98:	d023      	beq.n	800ace2 <_printf_common+0xae>
 800ac9a:	6823      	ldr	r3, [r4, #0]
 800ac9c:	6922      	ldr	r2, [r4, #16]
 800ac9e:	f003 0306 	and.w	r3, r3, #6
 800aca2:	2b04      	cmp	r3, #4
 800aca4:	bf14      	ite	ne
 800aca6:	2500      	movne	r5, #0
 800aca8:	6833      	ldreq	r3, [r6, #0]
 800acaa:	f04f 0600 	mov.w	r6, #0
 800acae:	bf08      	it	eq
 800acb0:	68e5      	ldreq	r5, [r4, #12]
 800acb2:	f104 041a 	add.w	r4, r4, #26
 800acb6:	bf08      	it	eq
 800acb8:	1aed      	subeq	r5, r5, r3
 800acba:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800acbe:	bf08      	it	eq
 800acc0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800acc4:	4293      	cmp	r3, r2
 800acc6:	bfc4      	itt	gt
 800acc8:	1a9b      	subgt	r3, r3, r2
 800acca:	18ed      	addgt	r5, r5, r3
 800accc:	42b5      	cmp	r5, r6
 800acce:	d11a      	bne.n	800ad06 <_printf_common+0xd2>
 800acd0:	2000      	movs	r0, #0
 800acd2:	e008      	b.n	800ace6 <_printf_common+0xb2>
 800acd4:	2301      	movs	r3, #1
 800acd6:	4652      	mov	r2, sl
 800acd8:	4641      	mov	r1, r8
 800acda:	4638      	mov	r0, r7
 800acdc:	47c8      	blx	r9
 800acde:	3001      	adds	r0, #1
 800ace0:	d103      	bne.n	800acea <_printf_common+0xb6>
 800ace2:	f04f 30ff 	mov.w	r0, #4294967295
 800ace6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800acea:	3501      	adds	r5, #1
 800acec:	e7c1      	b.n	800ac72 <_printf_common+0x3e>
 800acee:	2030      	movs	r0, #48	@ 0x30
 800acf0:	18e1      	adds	r1, r4, r3
 800acf2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800acf6:	1c5a      	adds	r2, r3, #1
 800acf8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800acfc:	4422      	add	r2, r4
 800acfe:	3302      	adds	r3, #2
 800ad00:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800ad04:	e7c2      	b.n	800ac8c <_printf_common+0x58>
 800ad06:	2301      	movs	r3, #1
 800ad08:	4622      	mov	r2, r4
 800ad0a:	4641      	mov	r1, r8
 800ad0c:	4638      	mov	r0, r7
 800ad0e:	47c8      	blx	r9
 800ad10:	3001      	adds	r0, #1
 800ad12:	d0e6      	beq.n	800ace2 <_printf_common+0xae>
 800ad14:	3601      	adds	r6, #1
 800ad16:	e7d9      	b.n	800accc <_printf_common+0x98>

0800ad18 <_printf_i>:
 800ad18:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ad1c:	7e0f      	ldrb	r7, [r1, #24]
 800ad1e:	4691      	mov	r9, r2
 800ad20:	2f78      	cmp	r7, #120	@ 0x78
 800ad22:	4680      	mov	r8, r0
 800ad24:	460c      	mov	r4, r1
 800ad26:	469a      	mov	sl, r3
 800ad28:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800ad2a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800ad2e:	d807      	bhi.n	800ad40 <_printf_i+0x28>
 800ad30:	2f62      	cmp	r7, #98	@ 0x62
 800ad32:	d80a      	bhi.n	800ad4a <_printf_i+0x32>
 800ad34:	2f00      	cmp	r7, #0
 800ad36:	f000 80d3 	beq.w	800aee0 <_printf_i+0x1c8>
 800ad3a:	2f58      	cmp	r7, #88	@ 0x58
 800ad3c:	f000 80ba 	beq.w	800aeb4 <_printf_i+0x19c>
 800ad40:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ad44:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800ad48:	e03a      	b.n	800adc0 <_printf_i+0xa8>
 800ad4a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800ad4e:	2b15      	cmp	r3, #21
 800ad50:	d8f6      	bhi.n	800ad40 <_printf_i+0x28>
 800ad52:	a101      	add	r1, pc, #4	@ (adr r1, 800ad58 <_printf_i+0x40>)
 800ad54:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800ad58:	0800adb1 	.word	0x0800adb1
 800ad5c:	0800adc5 	.word	0x0800adc5
 800ad60:	0800ad41 	.word	0x0800ad41
 800ad64:	0800ad41 	.word	0x0800ad41
 800ad68:	0800ad41 	.word	0x0800ad41
 800ad6c:	0800ad41 	.word	0x0800ad41
 800ad70:	0800adc5 	.word	0x0800adc5
 800ad74:	0800ad41 	.word	0x0800ad41
 800ad78:	0800ad41 	.word	0x0800ad41
 800ad7c:	0800ad41 	.word	0x0800ad41
 800ad80:	0800ad41 	.word	0x0800ad41
 800ad84:	0800aec7 	.word	0x0800aec7
 800ad88:	0800adef 	.word	0x0800adef
 800ad8c:	0800ae81 	.word	0x0800ae81
 800ad90:	0800ad41 	.word	0x0800ad41
 800ad94:	0800ad41 	.word	0x0800ad41
 800ad98:	0800aee9 	.word	0x0800aee9
 800ad9c:	0800ad41 	.word	0x0800ad41
 800ada0:	0800adef 	.word	0x0800adef
 800ada4:	0800ad41 	.word	0x0800ad41
 800ada8:	0800ad41 	.word	0x0800ad41
 800adac:	0800ae89 	.word	0x0800ae89
 800adb0:	6833      	ldr	r3, [r6, #0]
 800adb2:	1d1a      	adds	r2, r3, #4
 800adb4:	681b      	ldr	r3, [r3, #0]
 800adb6:	6032      	str	r2, [r6, #0]
 800adb8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800adbc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800adc0:	2301      	movs	r3, #1
 800adc2:	e09e      	b.n	800af02 <_printf_i+0x1ea>
 800adc4:	6833      	ldr	r3, [r6, #0]
 800adc6:	6820      	ldr	r0, [r4, #0]
 800adc8:	1d19      	adds	r1, r3, #4
 800adca:	6031      	str	r1, [r6, #0]
 800adcc:	0606      	lsls	r6, r0, #24
 800adce:	d501      	bpl.n	800add4 <_printf_i+0xbc>
 800add0:	681d      	ldr	r5, [r3, #0]
 800add2:	e003      	b.n	800addc <_printf_i+0xc4>
 800add4:	0645      	lsls	r5, r0, #25
 800add6:	d5fb      	bpl.n	800add0 <_printf_i+0xb8>
 800add8:	f9b3 5000 	ldrsh.w	r5, [r3]
 800addc:	2d00      	cmp	r5, #0
 800adde:	da03      	bge.n	800ade8 <_printf_i+0xd0>
 800ade0:	232d      	movs	r3, #45	@ 0x2d
 800ade2:	426d      	negs	r5, r5
 800ade4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ade8:	230a      	movs	r3, #10
 800adea:	4859      	ldr	r0, [pc, #356]	@ (800af50 <_printf_i+0x238>)
 800adec:	e011      	b.n	800ae12 <_printf_i+0xfa>
 800adee:	6821      	ldr	r1, [r4, #0]
 800adf0:	6833      	ldr	r3, [r6, #0]
 800adf2:	0608      	lsls	r0, r1, #24
 800adf4:	f853 5b04 	ldr.w	r5, [r3], #4
 800adf8:	d402      	bmi.n	800ae00 <_printf_i+0xe8>
 800adfa:	0649      	lsls	r1, r1, #25
 800adfc:	bf48      	it	mi
 800adfe:	b2ad      	uxthmi	r5, r5
 800ae00:	2f6f      	cmp	r7, #111	@ 0x6f
 800ae02:	6033      	str	r3, [r6, #0]
 800ae04:	bf14      	ite	ne
 800ae06:	230a      	movne	r3, #10
 800ae08:	2308      	moveq	r3, #8
 800ae0a:	4851      	ldr	r0, [pc, #324]	@ (800af50 <_printf_i+0x238>)
 800ae0c:	2100      	movs	r1, #0
 800ae0e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800ae12:	6866      	ldr	r6, [r4, #4]
 800ae14:	2e00      	cmp	r6, #0
 800ae16:	bfa8      	it	ge
 800ae18:	6821      	ldrge	r1, [r4, #0]
 800ae1a:	60a6      	str	r6, [r4, #8]
 800ae1c:	bfa4      	itt	ge
 800ae1e:	f021 0104 	bicge.w	r1, r1, #4
 800ae22:	6021      	strge	r1, [r4, #0]
 800ae24:	b90d      	cbnz	r5, 800ae2a <_printf_i+0x112>
 800ae26:	2e00      	cmp	r6, #0
 800ae28:	d04b      	beq.n	800aec2 <_printf_i+0x1aa>
 800ae2a:	4616      	mov	r6, r2
 800ae2c:	fbb5 f1f3 	udiv	r1, r5, r3
 800ae30:	fb03 5711 	mls	r7, r3, r1, r5
 800ae34:	5dc7      	ldrb	r7, [r0, r7]
 800ae36:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800ae3a:	462f      	mov	r7, r5
 800ae3c:	42bb      	cmp	r3, r7
 800ae3e:	460d      	mov	r5, r1
 800ae40:	d9f4      	bls.n	800ae2c <_printf_i+0x114>
 800ae42:	2b08      	cmp	r3, #8
 800ae44:	d10b      	bne.n	800ae5e <_printf_i+0x146>
 800ae46:	6823      	ldr	r3, [r4, #0]
 800ae48:	07df      	lsls	r7, r3, #31
 800ae4a:	d508      	bpl.n	800ae5e <_printf_i+0x146>
 800ae4c:	6923      	ldr	r3, [r4, #16]
 800ae4e:	6861      	ldr	r1, [r4, #4]
 800ae50:	4299      	cmp	r1, r3
 800ae52:	bfde      	ittt	le
 800ae54:	2330      	movle	r3, #48	@ 0x30
 800ae56:	f806 3c01 	strble.w	r3, [r6, #-1]
 800ae5a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800ae5e:	1b92      	subs	r2, r2, r6
 800ae60:	6122      	str	r2, [r4, #16]
 800ae62:	464b      	mov	r3, r9
 800ae64:	4621      	mov	r1, r4
 800ae66:	4640      	mov	r0, r8
 800ae68:	f8cd a000 	str.w	sl, [sp]
 800ae6c:	aa03      	add	r2, sp, #12
 800ae6e:	f7ff fee1 	bl	800ac34 <_printf_common>
 800ae72:	3001      	adds	r0, #1
 800ae74:	d14a      	bne.n	800af0c <_printf_i+0x1f4>
 800ae76:	f04f 30ff 	mov.w	r0, #4294967295
 800ae7a:	b004      	add	sp, #16
 800ae7c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ae80:	6823      	ldr	r3, [r4, #0]
 800ae82:	f043 0320 	orr.w	r3, r3, #32
 800ae86:	6023      	str	r3, [r4, #0]
 800ae88:	2778      	movs	r7, #120	@ 0x78
 800ae8a:	4832      	ldr	r0, [pc, #200]	@ (800af54 <_printf_i+0x23c>)
 800ae8c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800ae90:	6823      	ldr	r3, [r4, #0]
 800ae92:	6831      	ldr	r1, [r6, #0]
 800ae94:	061f      	lsls	r7, r3, #24
 800ae96:	f851 5b04 	ldr.w	r5, [r1], #4
 800ae9a:	d402      	bmi.n	800aea2 <_printf_i+0x18a>
 800ae9c:	065f      	lsls	r7, r3, #25
 800ae9e:	bf48      	it	mi
 800aea0:	b2ad      	uxthmi	r5, r5
 800aea2:	6031      	str	r1, [r6, #0]
 800aea4:	07d9      	lsls	r1, r3, #31
 800aea6:	bf44      	itt	mi
 800aea8:	f043 0320 	orrmi.w	r3, r3, #32
 800aeac:	6023      	strmi	r3, [r4, #0]
 800aeae:	b11d      	cbz	r5, 800aeb8 <_printf_i+0x1a0>
 800aeb0:	2310      	movs	r3, #16
 800aeb2:	e7ab      	b.n	800ae0c <_printf_i+0xf4>
 800aeb4:	4826      	ldr	r0, [pc, #152]	@ (800af50 <_printf_i+0x238>)
 800aeb6:	e7e9      	b.n	800ae8c <_printf_i+0x174>
 800aeb8:	6823      	ldr	r3, [r4, #0]
 800aeba:	f023 0320 	bic.w	r3, r3, #32
 800aebe:	6023      	str	r3, [r4, #0]
 800aec0:	e7f6      	b.n	800aeb0 <_printf_i+0x198>
 800aec2:	4616      	mov	r6, r2
 800aec4:	e7bd      	b.n	800ae42 <_printf_i+0x12a>
 800aec6:	6833      	ldr	r3, [r6, #0]
 800aec8:	6825      	ldr	r5, [r4, #0]
 800aeca:	1d18      	adds	r0, r3, #4
 800aecc:	6961      	ldr	r1, [r4, #20]
 800aece:	6030      	str	r0, [r6, #0]
 800aed0:	062e      	lsls	r6, r5, #24
 800aed2:	681b      	ldr	r3, [r3, #0]
 800aed4:	d501      	bpl.n	800aeda <_printf_i+0x1c2>
 800aed6:	6019      	str	r1, [r3, #0]
 800aed8:	e002      	b.n	800aee0 <_printf_i+0x1c8>
 800aeda:	0668      	lsls	r0, r5, #25
 800aedc:	d5fb      	bpl.n	800aed6 <_printf_i+0x1be>
 800aede:	8019      	strh	r1, [r3, #0]
 800aee0:	2300      	movs	r3, #0
 800aee2:	4616      	mov	r6, r2
 800aee4:	6123      	str	r3, [r4, #16]
 800aee6:	e7bc      	b.n	800ae62 <_printf_i+0x14a>
 800aee8:	6833      	ldr	r3, [r6, #0]
 800aeea:	2100      	movs	r1, #0
 800aeec:	1d1a      	adds	r2, r3, #4
 800aeee:	6032      	str	r2, [r6, #0]
 800aef0:	681e      	ldr	r6, [r3, #0]
 800aef2:	6862      	ldr	r2, [r4, #4]
 800aef4:	4630      	mov	r0, r6
 800aef6:	f000 fac5 	bl	800b484 <memchr>
 800aefa:	b108      	cbz	r0, 800af00 <_printf_i+0x1e8>
 800aefc:	1b80      	subs	r0, r0, r6
 800aefe:	6060      	str	r0, [r4, #4]
 800af00:	6863      	ldr	r3, [r4, #4]
 800af02:	6123      	str	r3, [r4, #16]
 800af04:	2300      	movs	r3, #0
 800af06:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800af0a:	e7aa      	b.n	800ae62 <_printf_i+0x14a>
 800af0c:	4632      	mov	r2, r6
 800af0e:	4649      	mov	r1, r9
 800af10:	4640      	mov	r0, r8
 800af12:	6923      	ldr	r3, [r4, #16]
 800af14:	47d0      	blx	sl
 800af16:	3001      	adds	r0, #1
 800af18:	d0ad      	beq.n	800ae76 <_printf_i+0x15e>
 800af1a:	6823      	ldr	r3, [r4, #0]
 800af1c:	079b      	lsls	r3, r3, #30
 800af1e:	d413      	bmi.n	800af48 <_printf_i+0x230>
 800af20:	68e0      	ldr	r0, [r4, #12]
 800af22:	9b03      	ldr	r3, [sp, #12]
 800af24:	4298      	cmp	r0, r3
 800af26:	bfb8      	it	lt
 800af28:	4618      	movlt	r0, r3
 800af2a:	e7a6      	b.n	800ae7a <_printf_i+0x162>
 800af2c:	2301      	movs	r3, #1
 800af2e:	4632      	mov	r2, r6
 800af30:	4649      	mov	r1, r9
 800af32:	4640      	mov	r0, r8
 800af34:	47d0      	blx	sl
 800af36:	3001      	adds	r0, #1
 800af38:	d09d      	beq.n	800ae76 <_printf_i+0x15e>
 800af3a:	3501      	adds	r5, #1
 800af3c:	68e3      	ldr	r3, [r4, #12]
 800af3e:	9903      	ldr	r1, [sp, #12]
 800af40:	1a5b      	subs	r3, r3, r1
 800af42:	42ab      	cmp	r3, r5
 800af44:	dcf2      	bgt.n	800af2c <_printf_i+0x214>
 800af46:	e7eb      	b.n	800af20 <_printf_i+0x208>
 800af48:	2500      	movs	r5, #0
 800af4a:	f104 0619 	add.w	r6, r4, #25
 800af4e:	e7f5      	b.n	800af3c <_printf_i+0x224>
 800af50:	0800cb81 	.word	0x0800cb81
 800af54:	0800cb92 	.word	0x0800cb92

0800af58 <_scanf_chars>:
 800af58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800af5c:	4615      	mov	r5, r2
 800af5e:	688a      	ldr	r2, [r1, #8]
 800af60:	4680      	mov	r8, r0
 800af62:	460c      	mov	r4, r1
 800af64:	b932      	cbnz	r2, 800af74 <_scanf_chars+0x1c>
 800af66:	698a      	ldr	r2, [r1, #24]
 800af68:	2a00      	cmp	r2, #0
 800af6a:	bf14      	ite	ne
 800af6c:	f04f 32ff 	movne.w	r2, #4294967295
 800af70:	2201      	moveq	r2, #1
 800af72:	608a      	str	r2, [r1, #8]
 800af74:	2700      	movs	r7, #0
 800af76:	6822      	ldr	r2, [r4, #0]
 800af78:	f8df 908c 	ldr.w	r9, [pc, #140]	@ 800b008 <_scanf_chars+0xb0>
 800af7c:	06d1      	lsls	r1, r2, #27
 800af7e:	bf5f      	itttt	pl
 800af80:	681a      	ldrpl	r2, [r3, #0]
 800af82:	1d11      	addpl	r1, r2, #4
 800af84:	6019      	strpl	r1, [r3, #0]
 800af86:	6816      	ldrpl	r6, [r2, #0]
 800af88:	69a0      	ldr	r0, [r4, #24]
 800af8a:	b188      	cbz	r0, 800afb0 <_scanf_chars+0x58>
 800af8c:	2801      	cmp	r0, #1
 800af8e:	d107      	bne.n	800afa0 <_scanf_chars+0x48>
 800af90:	682b      	ldr	r3, [r5, #0]
 800af92:	781a      	ldrb	r2, [r3, #0]
 800af94:	6963      	ldr	r3, [r4, #20]
 800af96:	5c9b      	ldrb	r3, [r3, r2]
 800af98:	b953      	cbnz	r3, 800afb0 <_scanf_chars+0x58>
 800af9a:	2f00      	cmp	r7, #0
 800af9c:	d031      	beq.n	800b002 <_scanf_chars+0xaa>
 800af9e:	e022      	b.n	800afe6 <_scanf_chars+0x8e>
 800afa0:	2802      	cmp	r0, #2
 800afa2:	d120      	bne.n	800afe6 <_scanf_chars+0x8e>
 800afa4:	682b      	ldr	r3, [r5, #0]
 800afa6:	781b      	ldrb	r3, [r3, #0]
 800afa8:	f819 3003 	ldrb.w	r3, [r9, r3]
 800afac:	071b      	lsls	r3, r3, #28
 800afae:	d41a      	bmi.n	800afe6 <_scanf_chars+0x8e>
 800afb0:	6823      	ldr	r3, [r4, #0]
 800afb2:	3701      	adds	r7, #1
 800afb4:	06da      	lsls	r2, r3, #27
 800afb6:	bf5e      	ittt	pl
 800afb8:	682b      	ldrpl	r3, [r5, #0]
 800afba:	781b      	ldrbpl	r3, [r3, #0]
 800afbc:	f806 3b01 	strbpl.w	r3, [r6], #1
 800afc0:	682a      	ldr	r2, [r5, #0]
 800afc2:	686b      	ldr	r3, [r5, #4]
 800afc4:	3201      	adds	r2, #1
 800afc6:	602a      	str	r2, [r5, #0]
 800afc8:	68a2      	ldr	r2, [r4, #8]
 800afca:	3b01      	subs	r3, #1
 800afcc:	3a01      	subs	r2, #1
 800afce:	606b      	str	r3, [r5, #4]
 800afd0:	60a2      	str	r2, [r4, #8]
 800afd2:	b142      	cbz	r2, 800afe6 <_scanf_chars+0x8e>
 800afd4:	2b00      	cmp	r3, #0
 800afd6:	dcd7      	bgt.n	800af88 <_scanf_chars+0x30>
 800afd8:	4629      	mov	r1, r5
 800afda:	4640      	mov	r0, r8
 800afdc:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800afe0:	4798      	blx	r3
 800afe2:	2800      	cmp	r0, #0
 800afe4:	d0d0      	beq.n	800af88 <_scanf_chars+0x30>
 800afe6:	6823      	ldr	r3, [r4, #0]
 800afe8:	f013 0310 	ands.w	r3, r3, #16
 800afec:	d105      	bne.n	800affa <_scanf_chars+0xa2>
 800afee:	68e2      	ldr	r2, [r4, #12]
 800aff0:	3201      	adds	r2, #1
 800aff2:	60e2      	str	r2, [r4, #12]
 800aff4:	69a2      	ldr	r2, [r4, #24]
 800aff6:	b102      	cbz	r2, 800affa <_scanf_chars+0xa2>
 800aff8:	7033      	strb	r3, [r6, #0]
 800affa:	2000      	movs	r0, #0
 800affc:	6923      	ldr	r3, [r4, #16]
 800affe:	443b      	add	r3, r7
 800b000:	6123      	str	r3, [r4, #16]
 800b002:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b006:	bf00      	nop
 800b008:	0800c689 	.word	0x0800c689

0800b00c <_scanf_i>:
 800b00c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b010:	460c      	mov	r4, r1
 800b012:	4698      	mov	r8, r3
 800b014:	4b72      	ldr	r3, [pc, #456]	@ (800b1e0 <_scanf_i+0x1d4>)
 800b016:	b087      	sub	sp, #28
 800b018:	4682      	mov	sl, r0
 800b01a:	4616      	mov	r6, r2
 800b01c:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800b020:	ab03      	add	r3, sp, #12
 800b022:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800b026:	4b6f      	ldr	r3, [pc, #444]	@ (800b1e4 <_scanf_i+0x1d8>)
 800b028:	69a1      	ldr	r1, [r4, #24]
 800b02a:	4a6f      	ldr	r2, [pc, #444]	@ (800b1e8 <_scanf_i+0x1dc>)
 800b02c:	4627      	mov	r7, r4
 800b02e:	2903      	cmp	r1, #3
 800b030:	bf08      	it	eq
 800b032:	461a      	moveq	r2, r3
 800b034:	68a3      	ldr	r3, [r4, #8]
 800b036:	9201      	str	r2, [sp, #4]
 800b038:	1e5a      	subs	r2, r3, #1
 800b03a:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800b03e:	bf81      	itttt	hi
 800b040:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800b044:	eb03 0905 	addhi.w	r9, r3, r5
 800b048:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800b04c:	60a3      	strhi	r3, [r4, #8]
 800b04e:	f857 3b1c 	ldr.w	r3, [r7], #28
 800b052:	bf98      	it	ls
 800b054:	f04f 0900 	movls.w	r9, #0
 800b058:	463d      	mov	r5, r7
 800b05a:	f04f 0b00 	mov.w	fp, #0
 800b05e:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 800b062:	6023      	str	r3, [r4, #0]
 800b064:	6831      	ldr	r1, [r6, #0]
 800b066:	ab03      	add	r3, sp, #12
 800b068:	2202      	movs	r2, #2
 800b06a:	7809      	ldrb	r1, [r1, #0]
 800b06c:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800b070:	f000 fa08 	bl	800b484 <memchr>
 800b074:	b328      	cbz	r0, 800b0c2 <_scanf_i+0xb6>
 800b076:	f1bb 0f01 	cmp.w	fp, #1
 800b07a:	d159      	bne.n	800b130 <_scanf_i+0x124>
 800b07c:	6862      	ldr	r2, [r4, #4]
 800b07e:	b92a      	cbnz	r2, 800b08c <_scanf_i+0x80>
 800b080:	2108      	movs	r1, #8
 800b082:	6822      	ldr	r2, [r4, #0]
 800b084:	6061      	str	r1, [r4, #4]
 800b086:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800b08a:	6022      	str	r2, [r4, #0]
 800b08c:	6822      	ldr	r2, [r4, #0]
 800b08e:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 800b092:	6022      	str	r2, [r4, #0]
 800b094:	68a2      	ldr	r2, [r4, #8]
 800b096:	1e51      	subs	r1, r2, #1
 800b098:	60a1      	str	r1, [r4, #8]
 800b09a:	b192      	cbz	r2, 800b0c2 <_scanf_i+0xb6>
 800b09c:	6832      	ldr	r2, [r6, #0]
 800b09e:	1c51      	adds	r1, r2, #1
 800b0a0:	6031      	str	r1, [r6, #0]
 800b0a2:	7812      	ldrb	r2, [r2, #0]
 800b0a4:	f805 2b01 	strb.w	r2, [r5], #1
 800b0a8:	6872      	ldr	r2, [r6, #4]
 800b0aa:	3a01      	subs	r2, #1
 800b0ac:	2a00      	cmp	r2, #0
 800b0ae:	6072      	str	r2, [r6, #4]
 800b0b0:	dc07      	bgt.n	800b0c2 <_scanf_i+0xb6>
 800b0b2:	4631      	mov	r1, r6
 800b0b4:	4650      	mov	r0, sl
 800b0b6:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 800b0ba:	4790      	blx	r2
 800b0bc:	2800      	cmp	r0, #0
 800b0be:	f040 8085 	bne.w	800b1cc <_scanf_i+0x1c0>
 800b0c2:	f10b 0b01 	add.w	fp, fp, #1
 800b0c6:	f1bb 0f03 	cmp.w	fp, #3
 800b0ca:	d1cb      	bne.n	800b064 <_scanf_i+0x58>
 800b0cc:	6863      	ldr	r3, [r4, #4]
 800b0ce:	b90b      	cbnz	r3, 800b0d4 <_scanf_i+0xc8>
 800b0d0:	230a      	movs	r3, #10
 800b0d2:	6063      	str	r3, [r4, #4]
 800b0d4:	6863      	ldr	r3, [r4, #4]
 800b0d6:	4945      	ldr	r1, [pc, #276]	@ (800b1ec <_scanf_i+0x1e0>)
 800b0d8:	6960      	ldr	r0, [r4, #20]
 800b0da:	1ac9      	subs	r1, r1, r3
 800b0dc:	f000 f888 	bl	800b1f0 <__sccl>
 800b0e0:	f04f 0b00 	mov.w	fp, #0
 800b0e4:	68a3      	ldr	r3, [r4, #8]
 800b0e6:	6822      	ldr	r2, [r4, #0]
 800b0e8:	2b00      	cmp	r3, #0
 800b0ea:	d03d      	beq.n	800b168 <_scanf_i+0x15c>
 800b0ec:	6831      	ldr	r1, [r6, #0]
 800b0ee:	6960      	ldr	r0, [r4, #20]
 800b0f0:	f891 c000 	ldrb.w	ip, [r1]
 800b0f4:	f810 000c 	ldrb.w	r0, [r0, ip]
 800b0f8:	2800      	cmp	r0, #0
 800b0fa:	d035      	beq.n	800b168 <_scanf_i+0x15c>
 800b0fc:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 800b100:	d124      	bne.n	800b14c <_scanf_i+0x140>
 800b102:	0510      	lsls	r0, r2, #20
 800b104:	d522      	bpl.n	800b14c <_scanf_i+0x140>
 800b106:	f10b 0b01 	add.w	fp, fp, #1
 800b10a:	f1b9 0f00 	cmp.w	r9, #0
 800b10e:	d003      	beq.n	800b118 <_scanf_i+0x10c>
 800b110:	3301      	adds	r3, #1
 800b112:	f109 39ff 	add.w	r9, r9, #4294967295
 800b116:	60a3      	str	r3, [r4, #8]
 800b118:	6873      	ldr	r3, [r6, #4]
 800b11a:	3b01      	subs	r3, #1
 800b11c:	2b00      	cmp	r3, #0
 800b11e:	6073      	str	r3, [r6, #4]
 800b120:	dd1b      	ble.n	800b15a <_scanf_i+0x14e>
 800b122:	6833      	ldr	r3, [r6, #0]
 800b124:	3301      	adds	r3, #1
 800b126:	6033      	str	r3, [r6, #0]
 800b128:	68a3      	ldr	r3, [r4, #8]
 800b12a:	3b01      	subs	r3, #1
 800b12c:	60a3      	str	r3, [r4, #8]
 800b12e:	e7d9      	b.n	800b0e4 <_scanf_i+0xd8>
 800b130:	f1bb 0f02 	cmp.w	fp, #2
 800b134:	d1ae      	bne.n	800b094 <_scanf_i+0x88>
 800b136:	6822      	ldr	r2, [r4, #0]
 800b138:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 800b13c:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 800b140:	d1bf      	bne.n	800b0c2 <_scanf_i+0xb6>
 800b142:	2110      	movs	r1, #16
 800b144:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800b148:	6061      	str	r1, [r4, #4]
 800b14a:	e7a2      	b.n	800b092 <_scanf_i+0x86>
 800b14c:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 800b150:	6022      	str	r2, [r4, #0]
 800b152:	780b      	ldrb	r3, [r1, #0]
 800b154:	f805 3b01 	strb.w	r3, [r5], #1
 800b158:	e7de      	b.n	800b118 <_scanf_i+0x10c>
 800b15a:	4631      	mov	r1, r6
 800b15c:	4650      	mov	r0, sl
 800b15e:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800b162:	4798      	blx	r3
 800b164:	2800      	cmp	r0, #0
 800b166:	d0df      	beq.n	800b128 <_scanf_i+0x11c>
 800b168:	6823      	ldr	r3, [r4, #0]
 800b16a:	05d9      	lsls	r1, r3, #23
 800b16c:	d50d      	bpl.n	800b18a <_scanf_i+0x17e>
 800b16e:	42bd      	cmp	r5, r7
 800b170:	d909      	bls.n	800b186 <_scanf_i+0x17a>
 800b172:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800b176:	4632      	mov	r2, r6
 800b178:	4650      	mov	r0, sl
 800b17a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800b17e:	f105 39ff 	add.w	r9, r5, #4294967295
 800b182:	4798      	blx	r3
 800b184:	464d      	mov	r5, r9
 800b186:	42bd      	cmp	r5, r7
 800b188:	d028      	beq.n	800b1dc <_scanf_i+0x1d0>
 800b18a:	6822      	ldr	r2, [r4, #0]
 800b18c:	f012 0210 	ands.w	r2, r2, #16
 800b190:	d113      	bne.n	800b1ba <_scanf_i+0x1ae>
 800b192:	702a      	strb	r2, [r5, #0]
 800b194:	4639      	mov	r1, r7
 800b196:	6863      	ldr	r3, [r4, #4]
 800b198:	4650      	mov	r0, sl
 800b19a:	9e01      	ldr	r6, [sp, #4]
 800b19c:	47b0      	blx	r6
 800b19e:	f8d8 3000 	ldr.w	r3, [r8]
 800b1a2:	6821      	ldr	r1, [r4, #0]
 800b1a4:	1d1a      	adds	r2, r3, #4
 800b1a6:	f8c8 2000 	str.w	r2, [r8]
 800b1aa:	f011 0f20 	tst.w	r1, #32
 800b1ae:	681b      	ldr	r3, [r3, #0]
 800b1b0:	d00f      	beq.n	800b1d2 <_scanf_i+0x1c6>
 800b1b2:	6018      	str	r0, [r3, #0]
 800b1b4:	68e3      	ldr	r3, [r4, #12]
 800b1b6:	3301      	adds	r3, #1
 800b1b8:	60e3      	str	r3, [r4, #12]
 800b1ba:	2000      	movs	r0, #0
 800b1bc:	6923      	ldr	r3, [r4, #16]
 800b1be:	1bed      	subs	r5, r5, r7
 800b1c0:	445d      	add	r5, fp
 800b1c2:	442b      	add	r3, r5
 800b1c4:	6123      	str	r3, [r4, #16]
 800b1c6:	b007      	add	sp, #28
 800b1c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b1cc:	f04f 0b00 	mov.w	fp, #0
 800b1d0:	e7ca      	b.n	800b168 <_scanf_i+0x15c>
 800b1d2:	07ca      	lsls	r2, r1, #31
 800b1d4:	bf4c      	ite	mi
 800b1d6:	8018      	strhmi	r0, [r3, #0]
 800b1d8:	6018      	strpl	r0, [r3, #0]
 800b1da:	e7eb      	b.n	800b1b4 <_scanf_i+0x1a8>
 800b1dc:	2001      	movs	r0, #1
 800b1de:	e7f2      	b.n	800b1c6 <_scanf_i+0x1ba>
 800b1e0:	0800c618 	.word	0x0800c618
 800b1e4:	08007d9d 	.word	0x08007d9d
 800b1e8:	0800a261 	.word	0x0800a261
 800b1ec:	0800cbb3 	.word	0x0800cbb3

0800b1f0 <__sccl>:
 800b1f0:	b570      	push	{r4, r5, r6, lr}
 800b1f2:	780b      	ldrb	r3, [r1, #0]
 800b1f4:	4604      	mov	r4, r0
 800b1f6:	2b5e      	cmp	r3, #94	@ 0x5e
 800b1f8:	bf0b      	itete	eq
 800b1fa:	784b      	ldrbeq	r3, [r1, #1]
 800b1fc:	1c4a      	addne	r2, r1, #1
 800b1fe:	1c8a      	addeq	r2, r1, #2
 800b200:	2100      	movne	r1, #0
 800b202:	bf08      	it	eq
 800b204:	2101      	moveq	r1, #1
 800b206:	3801      	subs	r0, #1
 800b208:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 800b20c:	f800 1f01 	strb.w	r1, [r0, #1]!
 800b210:	42a8      	cmp	r0, r5
 800b212:	d1fb      	bne.n	800b20c <__sccl+0x1c>
 800b214:	b90b      	cbnz	r3, 800b21a <__sccl+0x2a>
 800b216:	1e50      	subs	r0, r2, #1
 800b218:	bd70      	pop	{r4, r5, r6, pc}
 800b21a:	f081 0101 	eor.w	r1, r1, #1
 800b21e:	4610      	mov	r0, r2
 800b220:	54e1      	strb	r1, [r4, r3]
 800b222:	4602      	mov	r2, r0
 800b224:	f812 5b01 	ldrb.w	r5, [r2], #1
 800b228:	2d2d      	cmp	r5, #45	@ 0x2d
 800b22a:	d005      	beq.n	800b238 <__sccl+0x48>
 800b22c:	2d5d      	cmp	r5, #93	@ 0x5d
 800b22e:	d016      	beq.n	800b25e <__sccl+0x6e>
 800b230:	2d00      	cmp	r5, #0
 800b232:	d0f1      	beq.n	800b218 <__sccl+0x28>
 800b234:	462b      	mov	r3, r5
 800b236:	e7f2      	b.n	800b21e <__sccl+0x2e>
 800b238:	7846      	ldrb	r6, [r0, #1]
 800b23a:	2e5d      	cmp	r6, #93	@ 0x5d
 800b23c:	d0fa      	beq.n	800b234 <__sccl+0x44>
 800b23e:	42b3      	cmp	r3, r6
 800b240:	dcf8      	bgt.n	800b234 <__sccl+0x44>
 800b242:	461a      	mov	r2, r3
 800b244:	3002      	adds	r0, #2
 800b246:	3201      	adds	r2, #1
 800b248:	4296      	cmp	r6, r2
 800b24a:	54a1      	strb	r1, [r4, r2]
 800b24c:	dcfb      	bgt.n	800b246 <__sccl+0x56>
 800b24e:	1af2      	subs	r2, r6, r3
 800b250:	3a01      	subs	r2, #1
 800b252:	42b3      	cmp	r3, r6
 800b254:	bfa8      	it	ge
 800b256:	2200      	movge	r2, #0
 800b258:	1c5d      	adds	r5, r3, #1
 800b25a:	18ab      	adds	r3, r5, r2
 800b25c:	e7e1      	b.n	800b222 <__sccl+0x32>
 800b25e:	4610      	mov	r0, r2
 800b260:	e7da      	b.n	800b218 <__sccl+0x28>

0800b262 <__submore>:
 800b262:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b266:	460c      	mov	r4, r1
 800b268:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800b26a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b26e:	4299      	cmp	r1, r3
 800b270:	d11b      	bne.n	800b2aa <__submore+0x48>
 800b272:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800b276:	f7fe fa41 	bl	80096fc <_malloc_r>
 800b27a:	b918      	cbnz	r0, 800b284 <__submore+0x22>
 800b27c:	f04f 30ff 	mov.w	r0, #4294967295
 800b280:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b284:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b288:	63a3      	str	r3, [r4, #56]	@ 0x38
 800b28a:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 800b28e:	6360      	str	r0, [r4, #52]	@ 0x34
 800b290:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 800b294:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 800b298:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 800b29c:	7043      	strb	r3, [r0, #1]
 800b29e:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 800b2a2:	7003      	strb	r3, [r0, #0]
 800b2a4:	6020      	str	r0, [r4, #0]
 800b2a6:	2000      	movs	r0, #0
 800b2a8:	e7ea      	b.n	800b280 <__submore+0x1e>
 800b2aa:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 800b2ac:	0077      	lsls	r7, r6, #1
 800b2ae:	463a      	mov	r2, r7
 800b2b0:	f000 f8f6 	bl	800b4a0 <_realloc_r>
 800b2b4:	4605      	mov	r5, r0
 800b2b6:	2800      	cmp	r0, #0
 800b2b8:	d0e0      	beq.n	800b27c <__submore+0x1a>
 800b2ba:	eb00 0806 	add.w	r8, r0, r6
 800b2be:	4601      	mov	r1, r0
 800b2c0:	4632      	mov	r2, r6
 800b2c2:	4640      	mov	r0, r8
 800b2c4:	f7fd fde7 	bl	8008e96 <memcpy>
 800b2c8:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 800b2cc:	f8c4 8000 	str.w	r8, [r4]
 800b2d0:	e7e9      	b.n	800b2a6 <__submore+0x44>

0800b2d2 <__swbuf_r>:
 800b2d2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b2d4:	460e      	mov	r6, r1
 800b2d6:	4614      	mov	r4, r2
 800b2d8:	4605      	mov	r5, r0
 800b2da:	b118      	cbz	r0, 800b2e4 <__swbuf_r+0x12>
 800b2dc:	6a03      	ldr	r3, [r0, #32]
 800b2de:	b90b      	cbnz	r3, 800b2e4 <__swbuf_r+0x12>
 800b2e0:	f7fc fdf4 	bl	8007ecc <__sinit>
 800b2e4:	69a3      	ldr	r3, [r4, #24]
 800b2e6:	60a3      	str	r3, [r4, #8]
 800b2e8:	89a3      	ldrh	r3, [r4, #12]
 800b2ea:	071a      	lsls	r2, r3, #28
 800b2ec:	d501      	bpl.n	800b2f2 <__swbuf_r+0x20>
 800b2ee:	6923      	ldr	r3, [r4, #16]
 800b2f0:	b943      	cbnz	r3, 800b304 <__swbuf_r+0x32>
 800b2f2:	4621      	mov	r1, r4
 800b2f4:	4628      	mov	r0, r5
 800b2f6:	f000 f82b 	bl	800b350 <__swsetup_r>
 800b2fa:	b118      	cbz	r0, 800b304 <__swbuf_r+0x32>
 800b2fc:	f04f 37ff 	mov.w	r7, #4294967295
 800b300:	4638      	mov	r0, r7
 800b302:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b304:	6823      	ldr	r3, [r4, #0]
 800b306:	6922      	ldr	r2, [r4, #16]
 800b308:	b2f6      	uxtb	r6, r6
 800b30a:	1a98      	subs	r0, r3, r2
 800b30c:	6963      	ldr	r3, [r4, #20]
 800b30e:	4637      	mov	r7, r6
 800b310:	4283      	cmp	r3, r0
 800b312:	dc05      	bgt.n	800b320 <__swbuf_r+0x4e>
 800b314:	4621      	mov	r1, r4
 800b316:	4628      	mov	r0, r5
 800b318:	f7ff f83c 	bl	800a394 <_fflush_r>
 800b31c:	2800      	cmp	r0, #0
 800b31e:	d1ed      	bne.n	800b2fc <__swbuf_r+0x2a>
 800b320:	68a3      	ldr	r3, [r4, #8]
 800b322:	3b01      	subs	r3, #1
 800b324:	60a3      	str	r3, [r4, #8]
 800b326:	6823      	ldr	r3, [r4, #0]
 800b328:	1c5a      	adds	r2, r3, #1
 800b32a:	6022      	str	r2, [r4, #0]
 800b32c:	701e      	strb	r6, [r3, #0]
 800b32e:	6962      	ldr	r2, [r4, #20]
 800b330:	1c43      	adds	r3, r0, #1
 800b332:	429a      	cmp	r2, r3
 800b334:	d004      	beq.n	800b340 <__swbuf_r+0x6e>
 800b336:	89a3      	ldrh	r3, [r4, #12]
 800b338:	07db      	lsls	r3, r3, #31
 800b33a:	d5e1      	bpl.n	800b300 <__swbuf_r+0x2e>
 800b33c:	2e0a      	cmp	r6, #10
 800b33e:	d1df      	bne.n	800b300 <__swbuf_r+0x2e>
 800b340:	4621      	mov	r1, r4
 800b342:	4628      	mov	r0, r5
 800b344:	f7ff f826 	bl	800a394 <_fflush_r>
 800b348:	2800      	cmp	r0, #0
 800b34a:	d0d9      	beq.n	800b300 <__swbuf_r+0x2e>
 800b34c:	e7d6      	b.n	800b2fc <__swbuf_r+0x2a>
	...

0800b350 <__swsetup_r>:
 800b350:	b538      	push	{r3, r4, r5, lr}
 800b352:	4b29      	ldr	r3, [pc, #164]	@ (800b3f8 <__swsetup_r+0xa8>)
 800b354:	4605      	mov	r5, r0
 800b356:	6818      	ldr	r0, [r3, #0]
 800b358:	460c      	mov	r4, r1
 800b35a:	b118      	cbz	r0, 800b364 <__swsetup_r+0x14>
 800b35c:	6a03      	ldr	r3, [r0, #32]
 800b35e:	b90b      	cbnz	r3, 800b364 <__swsetup_r+0x14>
 800b360:	f7fc fdb4 	bl	8007ecc <__sinit>
 800b364:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b368:	0719      	lsls	r1, r3, #28
 800b36a:	d422      	bmi.n	800b3b2 <__swsetup_r+0x62>
 800b36c:	06da      	lsls	r2, r3, #27
 800b36e:	d407      	bmi.n	800b380 <__swsetup_r+0x30>
 800b370:	2209      	movs	r2, #9
 800b372:	602a      	str	r2, [r5, #0]
 800b374:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b378:	f04f 30ff 	mov.w	r0, #4294967295
 800b37c:	81a3      	strh	r3, [r4, #12]
 800b37e:	e033      	b.n	800b3e8 <__swsetup_r+0x98>
 800b380:	0758      	lsls	r0, r3, #29
 800b382:	d512      	bpl.n	800b3aa <__swsetup_r+0x5a>
 800b384:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b386:	b141      	cbz	r1, 800b39a <__swsetup_r+0x4a>
 800b388:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b38c:	4299      	cmp	r1, r3
 800b38e:	d002      	beq.n	800b396 <__swsetup_r+0x46>
 800b390:	4628      	mov	r0, r5
 800b392:	f7fd fdbb 	bl	8008f0c <_free_r>
 800b396:	2300      	movs	r3, #0
 800b398:	6363      	str	r3, [r4, #52]	@ 0x34
 800b39a:	89a3      	ldrh	r3, [r4, #12]
 800b39c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800b3a0:	81a3      	strh	r3, [r4, #12]
 800b3a2:	2300      	movs	r3, #0
 800b3a4:	6063      	str	r3, [r4, #4]
 800b3a6:	6923      	ldr	r3, [r4, #16]
 800b3a8:	6023      	str	r3, [r4, #0]
 800b3aa:	89a3      	ldrh	r3, [r4, #12]
 800b3ac:	f043 0308 	orr.w	r3, r3, #8
 800b3b0:	81a3      	strh	r3, [r4, #12]
 800b3b2:	6923      	ldr	r3, [r4, #16]
 800b3b4:	b94b      	cbnz	r3, 800b3ca <__swsetup_r+0x7a>
 800b3b6:	89a3      	ldrh	r3, [r4, #12]
 800b3b8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800b3bc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b3c0:	d003      	beq.n	800b3ca <__swsetup_r+0x7a>
 800b3c2:	4621      	mov	r1, r4
 800b3c4:	4628      	mov	r0, r5
 800b3c6:	f000 f8be 	bl	800b546 <__smakebuf_r>
 800b3ca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b3ce:	f013 0201 	ands.w	r2, r3, #1
 800b3d2:	d00a      	beq.n	800b3ea <__swsetup_r+0x9a>
 800b3d4:	2200      	movs	r2, #0
 800b3d6:	60a2      	str	r2, [r4, #8]
 800b3d8:	6962      	ldr	r2, [r4, #20]
 800b3da:	4252      	negs	r2, r2
 800b3dc:	61a2      	str	r2, [r4, #24]
 800b3de:	6922      	ldr	r2, [r4, #16]
 800b3e0:	b942      	cbnz	r2, 800b3f4 <__swsetup_r+0xa4>
 800b3e2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800b3e6:	d1c5      	bne.n	800b374 <__swsetup_r+0x24>
 800b3e8:	bd38      	pop	{r3, r4, r5, pc}
 800b3ea:	0799      	lsls	r1, r3, #30
 800b3ec:	bf58      	it	pl
 800b3ee:	6962      	ldrpl	r2, [r4, #20]
 800b3f0:	60a2      	str	r2, [r4, #8]
 800b3f2:	e7f4      	b.n	800b3de <__swsetup_r+0x8e>
 800b3f4:	2000      	movs	r0, #0
 800b3f6:	e7f7      	b.n	800b3e8 <__swsetup_r+0x98>
 800b3f8:	2000055c 	.word	0x2000055c

0800b3fc <_raise_r>:
 800b3fc:	291f      	cmp	r1, #31
 800b3fe:	b538      	push	{r3, r4, r5, lr}
 800b400:	4605      	mov	r5, r0
 800b402:	460c      	mov	r4, r1
 800b404:	d904      	bls.n	800b410 <_raise_r+0x14>
 800b406:	2316      	movs	r3, #22
 800b408:	6003      	str	r3, [r0, #0]
 800b40a:	f04f 30ff 	mov.w	r0, #4294967295
 800b40e:	bd38      	pop	{r3, r4, r5, pc}
 800b410:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800b412:	b112      	cbz	r2, 800b41a <_raise_r+0x1e>
 800b414:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b418:	b94b      	cbnz	r3, 800b42e <_raise_r+0x32>
 800b41a:	4628      	mov	r0, r5
 800b41c:	f000 f830 	bl	800b480 <_getpid_r>
 800b420:	4622      	mov	r2, r4
 800b422:	4601      	mov	r1, r0
 800b424:	4628      	mov	r0, r5
 800b426:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b42a:	f000 b817 	b.w	800b45c <_kill_r>
 800b42e:	2b01      	cmp	r3, #1
 800b430:	d00a      	beq.n	800b448 <_raise_r+0x4c>
 800b432:	1c59      	adds	r1, r3, #1
 800b434:	d103      	bne.n	800b43e <_raise_r+0x42>
 800b436:	2316      	movs	r3, #22
 800b438:	6003      	str	r3, [r0, #0]
 800b43a:	2001      	movs	r0, #1
 800b43c:	e7e7      	b.n	800b40e <_raise_r+0x12>
 800b43e:	2100      	movs	r1, #0
 800b440:	4620      	mov	r0, r4
 800b442:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800b446:	4798      	blx	r3
 800b448:	2000      	movs	r0, #0
 800b44a:	e7e0      	b.n	800b40e <_raise_r+0x12>

0800b44c <raise>:
 800b44c:	4b02      	ldr	r3, [pc, #8]	@ (800b458 <raise+0xc>)
 800b44e:	4601      	mov	r1, r0
 800b450:	6818      	ldr	r0, [r3, #0]
 800b452:	f7ff bfd3 	b.w	800b3fc <_raise_r>
 800b456:	bf00      	nop
 800b458:	2000055c 	.word	0x2000055c

0800b45c <_kill_r>:
 800b45c:	b538      	push	{r3, r4, r5, lr}
 800b45e:	2300      	movs	r3, #0
 800b460:	4d06      	ldr	r5, [pc, #24]	@ (800b47c <_kill_r+0x20>)
 800b462:	4604      	mov	r4, r0
 800b464:	4608      	mov	r0, r1
 800b466:	4611      	mov	r1, r2
 800b468:	602b      	str	r3, [r5, #0]
 800b46a:	f7fb fd2a 	bl	8006ec2 <_kill>
 800b46e:	1c43      	adds	r3, r0, #1
 800b470:	d102      	bne.n	800b478 <_kill_r+0x1c>
 800b472:	682b      	ldr	r3, [r5, #0]
 800b474:	b103      	cbz	r3, 800b478 <_kill_r+0x1c>
 800b476:	6023      	str	r3, [r4, #0]
 800b478:	bd38      	pop	{r3, r4, r5, pc}
 800b47a:	bf00      	nop
 800b47c:	200009e0 	.word	0x200009e0

0800b480 <_getpid_r>:
 800b480:	f7fb bd18 	b.w	8006eb4 <_getpid>

0800b484 <memchr>:
 800b484:	4603      	mov	r3, r0
 800b486:	b510      	push	{r4, lr}
 800b488:	b2c9      	uxtb	r1, r1
 800b48a:	4402      	add	r2, r0
 800b48c:	4293      	cmp	r3, r2
 800b48e:	4618      	mov	r0, r3
 800b490:	d101      	bne.n	800b496 <memchr+0x12>
 800b492:	2000      	movs	r0, #0
 800b494:	e003      	b.n	800b49e <memchr+0x1a>
 800b496:	7804      	ldrb	r4, [r0, #0]
 800b498:	3301      	adds	r3, #1
 800b49a:	428c      	cmp	r4, r1
 800b49c:	d1f6      	bne.n	800b48c <memchr+0x8>
 800b49e:	bd10      	pop	{r4, pc}

0800b4a0 <_realloc_r>:
 800b4a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b4a4:	4680      	mov	r8, r0
 800b4a6:	4615      	mov	r5, r2
 800b4a8:	460c      	mov	r4, r1
 800b4aa:	b921      	cbnz	r1, 800b4b6 <_realloc_r+0x16>
 800b4ac:	4611      	mov	r1, r2
 800b4ae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b4b2:	f7fe b923 	b.w	80096fc <_malloc_r>
 800b4b6:	b92a      	cbnz	r2, 800b4c4 <_realloc_r+0x24>
 800b4b8:	f7fd fd28 	bl	8008f0c <_free_r>
 800b4bc:	2400      	movs	r4, #0
 800b4be:	4620      	mov	r0, r4
 800b4c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b4c4:	f000 f89e 	bl	800b604 <_malloc_usable_size_r>
 800b4c8:	4285      	cmp	r5, r0
 800b4ca:	4606      	mov	r6, r0
 800b4cc:	d802      	bhi.n	800b4d4 <_realloc_r+0x34>
 800b4ce:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800b4d2:	d8f4      	bhi.n	800b4be <_realloc_r+0x1e>
 800b4d4:	4629      	mov	r1, r5
 800b4d6:	4640      	mov	r0, r8
 800b4d8:	f7fe f910 	bl	80096fc <_malloc_r>
 800b4dc:	4607      	mov	r7, r0
 800b4de:	2800      	cmp	r0, #0
 800b4e0:	d0ec      	beq.n	800b4bc <_realloc_r+0x1c>
 800b4e2:	42b5      	cmp	r5, r6
 800b4e4:	462a      	mov	r2, r5
 800b4e6:	4621      	mov	r1, r4
 800b4e8:	bf28      	it	cs
 800b4ea:	4632      	movcs	r2, r6
 800b4ec:	f7fd fcd3 	bl	8008e96 <memcpy>
 800b4f0:	4621      	mov	r1, r4
 800b4f2:	4640      	mov	r0, r8
 800b4f4:	f7fd fd0a 	bl	8008f0c <_free_r>
 800b4f8:	463c      	mov	r4, r7
 800b4fa:	e7e0      	b.n	800b4be <_realloc_r+0x1e>

0800b4fc <__swhatbuf_r>:
 800b4fc:	b570      	push	{r4, r5, r6, lr}
 800b4fe:	460c      	mov	r4, r1
 800b500:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b504:	4615      	mov	r5, r2
 800b506:	2900      	cmp	r1, #0
 800b508:	461e      	mov	r6, r3
 800b50a:	b096      	sub	sp, #88	@ 0x58
 800b50c:	da0c      	bge.n	800b528 <__swhatbuf_r+0x2c>
 800b50e:	89a3      	ldrh	r3, [r4, #12]
 800b510:	2100      	movs	r1, #0
 800b512:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800b516:	bf14      	ite	ne
 800b518:	2340      	movne	r3, #64	@ 0x40
 800b51a:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800b51e:	2000      	movs	r0, #0
 800b520:	6031      	str	r1, [r6, #0]
 800b522:	602b      	str	r3, [r5, #0]
 800b524:	b016      	add	sp, #88	@ 0x58
 800b526:	bd70      	pop	{r4, r5, r6, pc}
 800b528:	466a      	mov	r2, sp
 800b52a:	f000 f849 	bl	800b5c0 <_fstat_r>
 800b52e:	2800      	cmp	r0, #0
 800b530:	dbed      	blt.n	800b50e <__swhatbuf_r+0x12>
 800b532:	9901      	ldr	r1, [sp, #4]
 800b534:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800b538:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800b53c:	4259      	negs	r1, r3
 800b53e:	4159      	adcs	r1, r3
 800b540:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b544:	e7eb      	b.n	800b51e <__swhatbuf_r+0x22>

0800b546 <__smakebuf_r>:
 800b546:	898b      	ldrh	r3, [r1, #12]
 800b548:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b54a:	079d      	lsls	r5, r3, #30
 800b54c:	4606      	mov	r6, r0
 800b54e:	460c      	mov	r4, r1
 800b550:	d507      	bpl.n	800b562 <__smakebuf_r+0x1c>
 800b552:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800b556:	6023      	str	r3, [r4, #0]
 800b558:	6123      	str	r3, [r4, #16]
 800b55a:	2301      	movs	r3, #1
 800b55c:	6163      	str	r3, [r4, #20]
 800b55e:	b003      	add	sp, #12
 800b560:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b562:	466a      	mov	r2, sp
 800b564:	ab01      	add	r3, sp, #4
 800b566:	f7ff ffc9 	bl	800b4fc <__swhatbuf_r>
 800b56a:	9f00      	ldr	r7, [sp, #0]
 800b56c:	4605      	mov	r5, r0
 800b56e:	4639      	mov	r1, r7
 800b570:	4630      	mov	r0, r6
 800b572:	f7fe f8c3 	bl	80096fc <_malloc_r>
 800b576:	b948      	cbnz	r0, 800b58c <__smakebuf_r+0x46>
 800b578:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b57c:	059a      	lsls	r2, r3, #22
 800b57e:	d4ee      	bmi.n	800b55e <__smakebuf_r+0x18>
 800b580:	f023 0303 	bic.w	r3, r3, #3
 800b584:	f043 0302 	orr.w	r3, r3, #2
 800b588:	81a3      	strh	r3, [r4, #12]
 800b58a:	e7e2      	b.n	800b552 <__smakebuf_r+0xc>
 800b58c:	89a3      	ldrh	r3, [r4, #12]
 800b58e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800b592:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b596:	81a3      	strh	r3, [r4, #12]
 800b598:	9b01      	ldr	r3, [sp, #4]
 800b59a:	6020      	str	r0, [r4, #0]
 800b59c:	b15b      	cbz	r3, 800b5b6 <__smakebuf_r+0x70>
 800b59e:	4630      	mov	r0, r6
 800b5a0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b5a4:	f000 f81e 	bl	800b5e4 <_isatty_r>
 800b5a8:	b128      	cbz	r0, 800b5b6 <__smakebuf_r+0x70>
 800b5aa:	89a3      	ldrh	r3, [r4, #12]
 800b5ac:	f023 0303 	bic.w	r3, r3, #3
 800b5b0:	f043 0301 	orr.w	r3, r3, #1
 800b5b4:	81a3      	strh	r3, [r4, #12]
 800b5b6:	89a3      	ldrh	r3, [r4, #12]
 800b5b8:	431d      	orrs	r5, r3
 800b5ba:	81a5      	strh	r5, [r4, #12]
 800b5bc:	e7cf      	b.n	800b55e <__smakebuf_r+0x18>
	...

0800b5c0 <_fstat_r>:
 800b5c0:	b538      	push	{r3, r4, r5, lr}
 800b5c2:	2300      	movs	r3, #0
 800b5c4:	4d06      	ldr	r5, [pc, #24]	@ (800b5e0 <_fstat_r+0x20>)
 800b5c6:	4604      	mov	r4, r0
 800b5c8:	4608      	mov	r0, r1
 800b5ca:	4611      	mov	r1, r2
 800b5cc:	602b      	str	r3, [r5, #0]
 800b5ce:	f7fb fcd7 	bl	8006f80 <_fstat>
 800b5d2:	1c43      	adds	r3, r0, #1
 800b5d4:	d102      	bne.n	800b5dc <_fstat_r+0x1c>
 800b5d6:	682b      	ldr	r3, [r5, #0]
 800b5d8:	b103      	cbz	r3, 800b5dc <_fstat_r+0x1c>
 800b5da:	6023      	str	r3, [r4, #0]
 800b5dc:	bd38      	pop	{r3, r4, r5, pc}
 800b5de:	bf00      	nop
 800b5e0:	200009e0 	.word	0x200009e0

0800b5e4 <_isatty_r>:
 800b5e4:	b538      	push	{r3, r4, r5, lr}
 800b5e6:	2300      	movs	r3, #0
 800b5e8:	4d05      	ldr	r5, [pc, #20]	@ (800b600 <_isatty_r+0x1c>)
 800b5ea:	4604      	mov	r4, r0
 800b5ec:	4608      	mov	r0, r1
 800b5ee:	602b      	str	r3, [r5, #0]
 800b5f0:	f7fb fcd5 	bl	8006f9e <_isatty>
 800b5f4:	1c43      	adds	r3, r0, #1
 800b5f6:	d102      	bne.n	800b5fe <_isatty_r+0x1a>
 800b5f8:	682b      	ldr	r3, [r5, #0]
 800b5fa:	b103      	cbz	r3, 800b5fe <_isatty_r+0x1a>
 800b5fc:	6023      	str	r3, [r4, #0]
 800b5fe:	bd38      	pop	{r3, r4, r5, pc}
 800b600:	200009e0 	.word	0x200009e0

0800b604 <_malloc_usable_size_r>:
 800b604:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b608:	1f18      	subs	r0, r3, #4
 800b60a:	2b00      	cmp	r3, #0
 800b60c:	bfbc      	itt	lt
 800b60e:	580b      	ldrlt	r3, [r1, r0]
 800b610:	18c0      	addlt	r0, r0, r3
 800b612:	4770      	bx	lr

0800b614 <pow>:
 800b614:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b618:	4614      	mov	r4, r2
 800b61a:	461d      	mov	r5, r3
 800b61c:	4680      	mov	r8, r0
 800b61e:	4689      	mov	r9, r1
 800b620:	f000 f8d2 	bl	800b7c8 <__ieee754_pow>
 800b624:	4622      	mov	r2, r4
 800b626:	4606      	mov	r6, r0
 800b628:	460f      	mov	r7, r1
 800b62a:	462b      	mov	r3, r5
 800b62c:	4620      	mov	r0, r4
 800b62e:	4629      	mov	r1, r5
 800b630:	f7f5 fa06 	bl	8000a40 <__aeabi_dcmpun>
 800b634:	bbc8      	cbnz	r0, 800b6aa <pow+0x96>
 800b636:	2200      	movs	r2, #0
 800b638:	2300      	movs	r3, #0
 800b63a:	4640      	mov	r0, r8
 800b63c:	4649      	mov	r1, r9
 800b63e:	f7f5 f9cd 	bl	80009dc <__aeabi_dcmpeq>
 800b642:	b1b8      	cbz	r0, 800b674 <pow+0x60>
 800b644:	2200      	movs	r2, #0
 800b646:	2300      	movs	r3, #0
 800b648:	4620      	mov	r0, r4
 800b64a:	4629      	mov	r1, r5
 800b64c:	f7f5 f9c6 	bl	80009dc <__aeabi_dcmpeq>
 800b650:	2800      	cmp	r0, #0
 800b652:	d141      	bne.n	800b6d8 <pow+0xc4>
 800b654:	4620      	mov	r0, r4
 800b656:	4629      	mov	r1, r5
 800b658:	f000 f844 	bl	800b6e4 <finite>
 800b65c:	b328      	cbz	r0, 800b6aa <pow+0x96>
 800b65e:	2200      	movs	r2, #0
 800b660:	2300      	movs	r3, #0
 800b662:	4620      	mov	r0, r4
 800b664:	4629      	mov	r1, r5
 800b666:	f7f5 f9c3 	bl	80009f0 <__aeabi_dcmplt>
 800b66a:	b1f0      	cbz	r0, 800b6aa <pow+0x96>
 800b66c:	f7fd fbdc 	bl	8008e28 <__errno>
 800b670:	2322      	movs	r3, #34	@ 0x22
 800b672:	e019      	b.n	800b6a8 <pow+0x94>
 800b674:	4630      	mov	r0, r6
 800b676:	4639      	mov	r1, r7
 800b678:	f000 f834 	bl	800b6e4 <finite>
 800b67c:	b9c8      	cbnz	r0, 800b6b2 <pow+0x9e>
 800b67e:	4640      	mov	r0, r8
 800b680:	4649      	mov	r1, r9
 800b682:	f000 f82f 	bl	800b6e4 <finite>
 800b686:	b1a0      	cbz	r0, 800b6b2 <pow+0x9e>
 800b688:	4620      	mov	r0, r4
 800b68a:	4629      	mov	r1, r5
 800b68c:	f000 f82a 	bl	800b6e4 <finite>
 800b690:	b178      	cbz	r0, 800b6b2 <pow+0x9e>
 800b692:	4632      	mov	r2, r6
 800b694:	463b      	mov	r3, r7
 800b696:	4630      	mov	r0, r6
 800b698:	4639      	mov	r1, r7
 800b69a:	f7f5 f9d1 	bl	8000a40 <__aeabi_dcmpun>
 800b69e:	2800      	cmp	r0, #0
 800b6a0:	d0e4      	beq.n	800b66c <pow+0x58>
 800b6a2:	f7fd fbc1 	bl	8008e28 <__errno>
 800b6a6:	2321      	movs	r3, #33	@ 0x21
 800b6a8:	6003      	str	r3, [r0, #0]
 800b6aa:	4630      	mov	r0, r6
 800b6ac:	4639      	mov	r1, r7
 800b6ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b6b2:	2200      	movs	r2, #0
 800b6b4:	2300      	movs	r3, #0
 800b6b6:	4630      	mov	r0, r6
 800b6b8:	4639      	mov	r1, r7
 800b6ba:	f7f5 f98f 	bl	80009dc <__aeabi_dcmpeq>
 800b6be:	2800      	cmp	r0, #0
 800b6c0:	d0f3      	beq.n	800b6aa <pow+0x96>
 800b6c2:	4640      	mov	r0, r8
 800b6c4:	4649      	mov	r1, r9
 800b6c6:	f000 f80d 	bl	800b6e4 <finite>
 800b6ca:	2800      	cmp	r0, #0
 800b6cc:	d0ed      	beq.n	800b6aa <pow+0x96>
 800b6ce:	4620      	mov	r0, r4
 800b6d0:	4629      	mov	r1, r5
 800b6d2:	f000 f807 	bl	800b6e4 <finite>
 800b6d6:	e7c8      	b.n	800b66a <pow+0x56>
 800b6d8:	2600      	movs	r6, #0
 800b6da:	4f01      	ldr	r7, [pc, #4]	@ (800b6e0 <pow+0xcc>)
 800b6dc:	e7e5      	b.n	800b6aa <pow+0x96>
 800b6de:	bf00      	nop
 800b6e0:	3ff00000 	.word	0x3ff00000

0800b6e4 <finite>:
 800b6e4:	f041 4000 	orr.w	r0, r1, #2147483648	@ 0x80000000
 800b6e8:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 800b6ec:	0fc0      	lsrs	r0, r0, #31
 800b6ee:	4770      	bx	lr

0800b6f0 <round>:
 800b6f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b6f2:	f3c1 570a 	ubfx	r7, r1, #20, #11
 800b6f6:	f2a7 32ff 	subw	r2, r7, #1023	@ 0x3ff
 800b6fa:	2a13      	cmp	r2, #19
 800b6fc:	4604      	mov	r4, r0
 800b6fe:	460d      	mov	r5, r1
 800b700:	460b      	mov	r3, r1
 800b702:	dc1a      	bgt.n	800b73a <round+0x4a>
 800b704:	2a00      	cmp	r2, #0
 800b706:	da0b      	bge.n	800b720 <round+0x30>
 800b708:	f001 4300 	and.w	r3, r1, #2147483648	@ 0x80000000
 800b70c:	3201      	adds	r2, #1
 800b70e:	bf04      	itt	eq
 800b710:	f043 537f 	orreq.w	r3, r3, #1069547520	@ 0x3fc00000
 800b714:	f443 1340 	orreq.w	r3, r3, #3145728	@ 0x300000
 800b718:	2200      	movs	r2, #0
 800b71a:	461d      	mov	r5, r3
 800b71c:	4614      	mov	r4, r2
 800b71e:	e016      	b.n	800b74e <round+0x5e>
 800b720:	4815      	ldr	r0, [pc, #84]	@ (800b778 <round+0x88>)
 800b722:	4110      	asrs	r0, r2
 800b724:	4001      	ands	r1, r0
 800b726:	4321      	orrs	r1, r4
 800b728:	d011      	beq.n	800b74e <round+0x5e>
 800b72a:	f44f 2100 	mov.w	r1, #524288	@ 0x80000
 800b72e:	fa41 f202 	asr.w	r2, r1, r2
 800b732:	4413      	add	r3, r2
 800b734:	ea23 0300 	bic.w	r3, r3, r0
 800b738:	e7ee      	b.n	800b718 <round+0x28>
 800b73a:	2a33      	cmp	r2, #51	@ 0x33
 800b73c:	dd0a      	ble.n	800b754 <round+0x64>
 800b73e:	f5b2 6f80 	cmp.w	r2, #1024	@ 0x400
 800b742:	d104      	bne.n	800b74e <round+0x5e>
 800b744:	4602      	mov	r2, r0
 800b746:	f7f4 fd2b 	bl	80001a0 <__adddf3>
 800b74a:	4604      	mov	r4, r0
 800b74c:	460d      	mov	r5, r1
 800b74e:	4620      	mov	r0, r4
 800b750:	4629      	mov	r1, r5
 800b752:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b754:	f04f 30ff 	mov.w	r0, #4294967295
 800b758:	f2a7 4713 	subw	r7, r7, #1043	@ 0x413
 800b75c:	40f8      	lsrs	r0, r7
 800b75e:	4220      	tst	r0, r4
 800b760:	d0f5      	beq.n	800b74e <round+0x5e>
 800b762:	f1c2 0133 	rsb	r1, r2, #51	@ 0x33
 800b766:	2201      	movs	r2, #1
 800b768:	408a      	lsls	r2, r1
 800b76a:	1912      	adds	r2, r2, r4
 800b76c:	bf28      	it	cs
 800b76e:	3301      	addcs	r3, #1
 800b770:	ea22 0200 	bic.w	r2, r2, r0
 800b774:	e7d1      	b.n	800b71a <round+0x2a>
 800b776:	bf00      	nop
 800b778:	000fffff 	.word	0x000fffff

0800b77c <roundf>:
 800b77c:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 800b780:	3b7f      	subs	r3, #127	@ 0x7f
 800b782:	2b16      	cmp	r3, #22
 800b784:	4601      	mov	r1, r0
 800b786:	b510      	push	{r4, lr}
 800b788:	dc14      	bgt.n	800b7b4 <roundf+0x38>
 800b78a:	2b00      	cmp	r3, #0
 800b78c:	da07      	bge.n	800b79e <roundf+0x22>
 800b78e:	3301      	adds	r3, #1
 800b790:	f000 4100 	and.w	r1, r0, #2147483648	@ 0x80000000
 800b794:	d101      	bne.n	800b79a <roundf+0x1e>
 800b796:	f041 517e 	orr.w	r1, r1, #1065353216	@ 0x3f800000
 800b79a:	4608      	mov	r0, r1
 800b79c:	bd10      	pop	{r4, pc}
 800b79e:	4a08      	ldr	r2, [pc, #32]	@ (800b7c0 <roundf+0x44>)
 800b7a0:	411a      	asrs	r2, r3
 800b7a2:	4202      	tst	r2, r0
 800b7a4:	d0f9      	beq.n	800b79a <roundf+0x1e>
 800b7a6:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800b7aa:	4119      	asrs	r1, r3
 800b7ac:	4401      	add	r1, r0
 800b7ae:	ea21 0102 	bic.w	r1, r1, r2
 800b7b2:	e7f2      	b.n	800b79a <roundf+0x1e>
 800b7b4:	2b80      	cmp	r3, #128	@ 0x80
 800b7b6:	d1f0      	bne.n	800b79a <roundf+0x1e>
 800b7b8:	f7f5 f9ce 	bl	8000b58 <__addsf3>
 800b7bc:	4601      	mov	r1, r0
 800b7be:	e7ec      	b.n	800b79a <roundf+0x1e>
 800b7c0:	007fffff 	.word	0x007fffff
 800b7c4:	00000000 	.word	0x00000000

0800b7c8 <__ieee754_pow>:
 800b7c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b7cc:	b091      	sub	sp, #68	@ 0x44
 800b7ce:	e9cd 2300 	strd	r2, r3, [sp]
 800b7d2:	468b      	mov	fp, r1
 800b7d4:	e9dd 1800 	ldrd	r1, r8, [sp]
 800b7d8:	f028 4700 	bic.w	r7, r8, #2147483648	@ 0x80000000
 800b7dc:	4682      	mov	sl, r0
 800b7de:	ea57 0001 	orrs.w	r0, r7, r1
 800b7e2:	d112      	bne.n	800b80a <__ieee754_pow+0x42>
 800b7e4:	4653      	mov	r3, sl
 800b7e6:	f48b 2200 	eor.w	r2, fp, #524288	@ 0x80000
 800b7ea:	18db      	adds	r3, r3, r3
 800b7ec:	4152      	adcs	r2, r2
 800b7ee:	4298      	cmp	r0, r3
 800b7f0:	4b91      	ldr	r3, [pc, #580]	@ (800ba38 <__ieee754_pow+0x270>)
 800b7f2:	4193      	sbcs	r3, r2
 800b7f4:	f080 84ce 	bcs.w	800c194 <__ieee754_pow+0x9cc>
 800b7f8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b7fc:	4650      	mov	r0, sl
 800b7fe:	4659      	mov	r1, fp
 800b800:	f7f4 fcce 	bl	80001a0 <__adddf3>
 800b804:	b011      	add	sp, #68	@ 0x44
 800b806:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b80a:	4b8c      	ldr	r3, [pc, #560]	@ (800ba3c <__ieee754_pow+0x274>)
 800b80c:	f02b 4600 	bic.w	r6, fp, #2147483648	@ 0x80000000
 800b810:	429e      	cmp	r6, r3
 800b812:	465d      	mov	r5, fp
 800b814:	46d1      	mov	r9, sl
 800b816:	d807      	bhi.n	800b828 <__ieee754_pow+0x60>
 800b818:	d102      	bne.n	800b820 <__ieee754_pow+0x58>
 800b81a:	f1ba 0f00 	cmp.w	sl, #0
 800b81e:	d1eb      	bne.n	800b7f8 <__ieee754_pow+0x30>
 800b820:	429f      	cmp	r7, r3
 800b822:	d801      	bhi.n	800b828 <__ieee754_pow+0x60>
 800b824:	d10f      	bne.n	800b846 <__ieee754_pow+0x7e>
 800b826:	b171      	cbz	r1, 800b846 <__ieee754_pow+0x7e>
 800b828:	f105 4540 	add.w	r5, r5, #3221225472	@ 0xc0000000
 800b82c:	f505 1580 	add.w	r5, r5, #1048576	@ 0x100000
 800b830:	ea55 0509 	orrs.w	r5, r5, r9
 800b834:	d1e0      	bne.n	800b7f8 <__ieee754_pow+0x30>
 800b836:	e9dd 3200 	ldrd	r3, r2, [sp]
 800b83a:	18db      	adds	r3, r3, r3
 800b83c:	f482 2200 	eor.w	r2, r2, #524288	@ 0x80000
 800b840:	4152      	adcs	r2, r2
 800b842:	429d      	cmp	r5, r3
 800b844:	e7d4      	b.n	800b7f0 <__ieee754_pow+0x28>
 800b846:	2d00      	cmp	r5, #0
 800b848:	4633      	mov	r3, r6
 800b84a:	da39      	bge.n	800b8c0 <__ieee754_pow+0xf8>
 800b84c:	4a7c      	ldr	r2, [pc, #496]	@ (800ba40 <__ieee754_pow+0x278>)
 800b84e:	4297      	cmp	r7, r2
 800b850:	d84e      	bhi.n	800b8f0 <__ieee754_pow+0x128>
 800b852:	f1a2 7254 	sub.w	r2, r2, #55574528	@ 0x3500000
 800b856:	4297      	cmp	r7, r2
 800b858:	f240 84ab 	bls.w	800c1b2 <__ieee754_pow+0x9ea>
 800b85c:	153a      	asrs	r2, r7, #20
 800b85e:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 800b862:	2a14      	cmp	r2, #20
 800b864:	dd0f      	ble.n	800b886 <__ieee754_pow+0xbe>
 800b866:	f1c2 0234 	rsb	r2, r2, #52	@ 0x34
 800b86a:	fa21 f402 	lsr.w	r4, r1, r2
 800b86e:	fa04 f202 	lsl.w	r2, r4, r2
 800b872:	428a      	cmp	r2, r1
 800b874:	f040 849d 	bne.w	800c1b2 <__ieee754_pow+0x9ea>
 800b878:	f004 0401 	and.w	r4, r4, #1
 800b87c:	f1c4 0402 	rsb	r4, r4, #2
 800b880:	2900      	cmp	r1, #0
 800b882:	d15a      	bne.n	800b93a <__ieee754_pow+0x172>
 800b884:	e00e      	b.n	800b8a4 <__ieee754_pow+0xdc>
 800b886:	2900      	cmp	r1, #0
 800b888:	d156      	bne.n	800b938 <__ieee754_pow+0x170>
 800b88a:	f1c2 0214 	rsb	r2, r2, #20
 800b88e:	fa47 f402 	asr.w	r4, r7, r2
 800b892:	fa04 f202 	lsl.w	r2, r4, r2
 800b896:	42ba      	cmp	r2, r7
 800b898:	f040 8488 	bne.w	800c1ac <__ieee754_pow+0x9e4>
 800b89c:	f004 0401 	and.w	r4, r4, #1
 800b8a0:	f1c4 0402 	rsb	r4, r4, #2
 800b8a4:	4a67      	ldr	r2, [pc, #412]	@ (800ba44 <__ieee754_pow+0x27c>)
 800b8a6:	4297      	cmp	r7, r2
 800b8a8:	d130      	bne.n	800b90c <__ieee754_pow+0x144>
 800b8aa:	f1b8 0f00 	cmp.w	r8, #0
 800b8ae:	f280 8479 	bge.w	800c1a4 <__ieee754_pow+0x9dc>
 800b8b2:	4652      	mov	r2, sl
 800b8b4:	465b      	mov	r3, fp
 800b8b6:	2000      	movs	r0, #0
 800b8b8:	4962      	ldr	r1, [pc, #392]	@ (800ba44 <__ieee754_pow+0x27c>)
 800b8ba:	f7f4 ff51 	bl	8000760 <__aeabi_ddiv>
 800b8be:	e7a1      	b.n	800b804 <__ieee754_pow+0x3c>
 800b8c0:	2400      	movs	r4, #0
 800b8c2:	2900      	cmp	r1, #0
 800b8c4:	d139      	bne.n	800b93a <__ieee754_pow+0x172>
 800b8c6:	4a5d      	ldr	r2, [pc, #372]	@ (800ba3c <__ieee754_pow+0x274>)
 800b8c8:	4297      	cmp	r7, r2
 800b8ca:	d1eb      	bne.n	800b8a4 <__ieee754_pow+0xdc>
 800b8cc:	f106 4340 	add.w	r3, r6, #3221225472	@ 0xc0000000
 800b8d0:	f503 1380 	add.w	r3, r3, #1048576	@ 0x100000
 800b8d4:	ea53 0309 	orrs.w	r3, r3, r9
 800b8d8:	f000 845c 	beq.w	800c194 <__ieee754_pow+0x9cc>
 800b8dc:	4b5a      	ldr	r3, [pc, #360]	@ (800ba48 <__ieee754_pow+0x280>)
 800b8de:	429e      	cmp	r6, r3
 800b8e0:	d908      	bls.n	800b8f4 <__ieee754_pow+0x12c>
 800b8e2:	f1b8 0f00 	cmp.w	r8, #0
 800b8e6:	f2c0 8459 	blt.w	800c19c <__ieee754_pow+0x9d4>
 800b8ea:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b8ee:	e789      	b.n	800b804 <__ieee754_pow+0x3c>
 800b8f0:	2402      	movs	r4, #2
 800b8f2:	e7e6      	b.n	800b8c2 <__ieee754_pow+0xfa>
 800b8f4:	f1b8 0f00 	cmp.w	r8, #0
 800b8f8:	f04f 0000 	mov.w	r0, #0
 800b8fc:	f04f 0100 	mov.w	r1, #0
 800b900:	da80      	bge.n	800b804 <__ieee754_pow+0x3c>
 800b902:	e9dd 0300 	ldrd	r0, r3, [sp]
 800b906:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800b90a:	e77b      	b.n	800b804 <__ieee754_pow+0x3c>
 800b90c:	f1b8 4f80 	cmp.w	r8, #1073741824	@ 0x40000000
 800b910:	d106      	bne.n	800b920 <__ieee754_pow+0x158>
 800b912:	4652      	mov	r2, sl
 800b914:	465b      	mov	r3, fp
 800b916:	4650      	mov	r0, sl
 800b918:	4659      	mov	r1, fp
 800b91a:	f7f4 fdf7 	bl	800050c <__aeabi_dmul>
 800b91e:	e771      	b.n	800b804 <__ieee754_pow+0x3c>
 800b920:	4a4a      	ldr	r2, [pc, #296]	@ (800ba4c <__ieee754_pow+0x284>)
 800b922:	4590      	cmp	r8, r2
 800b924:	d109      	bne.n	800b93a <__ieee754_pow+0x172>
 800b926:	2d00      	cmp	r5, #0
 800b928:	db07      	blt.n	800b93a <__ieee754_pow+0x172>
 800b92a:	4650      	mov	r0, sl
 800b92c:	4659      	mov	r1, fp
 800b92e:	b011      	add	sp, #68	@ 0x44
 800b930:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b934:	f000 bd12 	b.w	800c35c <__ieee754_sqrt>
 800b938:	2400      	movs	r4, #0
 800b93a:	4650      	mov	r0, sl
 800b93c:	4659      	mov	r1, fp
 800b93e:	9302      	str	r3, [sp, #8]
 800b940:	f000 fc6a 	bl	800c218 <fabs>
 800b944:	9b02      	ldr	r3, [sp, #8]
 800b946:	f1b9 0f00 	cmp.w	r9, #0
 800b94a:	d127      	bne.n	800b99c <__ieee754_pow+0x1d4>
 800b94c:	4a3d      	ldr	r2, [pc, #244]	@ (800ba44 <__ieee754_pow+0x27c>)
 800b94e:	f025 4c40 	bic.w	ip, r5, #3221225472	@ 0xc0000000
 800b952:	4594      	cmp	ip, r2
 800b954:	d000      	beq.n	800b958 <__ieee754_pow+0x190>
 800b956:	bb0e      	cbnz	r6, 800b99c <__ieee754_pow+0x1d4>
 800b958:	f1b8 0f00 	cmp.w	r8, #0
 800b95c:	da05      	bge.n	800b96a <__ieee754_pow+0x1a2>
 800b95e:	4602      	mov	r2, r0
 800b960:	460b      	mov	r3, r1
 800b962:	2000      	movs	r0, #0
 800b964:	4937      	ldr	r1, [pc, #220]	@ (800ba44 <__ieee754_pow+0x27c>)
 800b966:	f7f4 fefb 	bl	8000760 <__aeabi_ddiv>
 800b96a:	2d00      	cmp	r5, #0
 800b96c:	f6bf af4a 	bge.w	800b804 <__ieee754_pow+0x3c>
 800b970:	f106 4640 	add.w	r6, r6, #3221225472	@ 0xc0000000
 800b974:	f506 1680 	add.w	r6, r6, #1048576	@ 0x100000
 800b978:	4326      	orrs	r6, r4
 800b97a:	d108      	bne.n	800b98e <__ieee754_pow+0x1c6>
 800b97c:	4602      	mov	r2, r0
 800b97e:	460b      	mov	r3, r1
 800b980:	4610      	mov	r0, r2
 800b982:	4619      	mov	r1, r3
 800b984:	f7f4 fc0a 	bl	800019c <__aeabi_dsub>
 800b988:	4602      	mov	r2, r0
 800b98a:	460b      	mov	r3, r1
 800b98c:	e795      	b.n	800b8ba <__ieee754_pow+0xf2>
 800b98e:	2c01      	cmp	r4, #1
 800b990:	f47f af38 	bne.w	800b804 <__ieee754_pow+0x3c>
 800b994:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800b998:	4619      	mov	r1, r3
 800b99a:	e733      	b.n	800b804 <__ieee754_pow+0x3c>
 800b99c:	0fea      	lsrs	r2, r5, #31
 800b99e:	3a01      	subs	r2, #1
 800b9a0:	ea52 0c04 	orrs.w	ip, r2, r4
 800b9a4:	d102      	bne.n	800b9ac <__ieee754_pow+0x1e4>
 800b9a6:	4652      	mov	r2, sl
 800b9a8:	465b      	mov	r3, fp
 800b9aa:	e7e9      	b.n	800b980 <__ieee754_pow+0x1b8>
 800b9ac:	f04f 0900 	mov.w	r9, #0
 800b9b0:	3c01      	subs	r4, #1
 800b9b2:	4314      	orrs	r4, r2
 800b9b4:	bf14      	ite	ne
 800b9b6:	f8df a08c 	ldrne.w	sl, [pc, #140]	@ 800ba44 <__ieee754_pow+0x27c>
 800b9ba:	f8df a094 	ldreq.w	sl, [pc, #148]	@ 800ba50 <__ieee754_pow+0x288>
 800b9be:	f1b7 4f84 	cmp.w	r7, #1107296256	@ 0x42000000
 800b9c2:	e9cd 9a02 	strd	r9, sl, [sp, #8]
 800b9c6:	f240 8107 	bls.w	800bbd8 <__ieee754_pow+0x410>
 800b9ca:	4b22      	ldr	r3, [pc, #136]	@ (800ba54 <__ieee754_pow+0x28c>)
 800b9cc:	429f      	cmp	r7, r3
 800b9ce:	4b1e      	ldr	r3, [pc, #120]	@ (800ba48 <__ieee754_pow+0x280>)
 800b9d0:	d913      	bls.n	800b9fa <__ieee754_pow+0x232>
 800b9d2:	429e      	cmp	r6, r3
 800b9d4:	d808      	bhi.n	800b9e8 <__ieee754_pow+0x220>
 800b9d6:	f1b8 0f00 	cmp.w	r8, #0
 800b9da:	da08      	bge.n	800b9ee <__ieee754_pow+0x226>
 800b9dc:	2000      	movs	r0, #0
 800b9de:	b011      	add	sp, #68	@ 0x44
 800b9e0:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b9e4:	f000 bcb4 	b.w	800c350 <__math_oflow>
 800b9e8:	f1b8 0f00 	cmp.w	r8, #0
 800b9ec:	dcf6      	bgt.n	800b9dc <__ieee754_pow+0x214>
 800b9ee:	2000      	movs	r0, #0
 800b9f0:	b011      	add	sp, #68	@ 0x44
 800b9f2:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b9f6:	f000 bca6 	b.w	800c346 <__math_uflow>
 800b9fa:	429e      	cmp	r6, r3
 800b9fc:	d20c      	bcs.n	800ba18 <__ieee754_pow+0x250>
 800b9fe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ba02:	2200      	movs	r2, #0
 800ba04:	2300      	movs	r3, #0
 800ba06:	f7f4 fff3 	bl	80009f0 <__aeabi_dcmplt>
 800ba0a:	3800      	subs	r0, #0
 800ba0c:	bf18      	it	ne
 800ba0e:	2001      	movne	r0, #1
 800ba10:	f1b8 0f00 	cmp.w	r8, #0
 800ba14:	daec      	bge.n	800b9f0 <__ieee754_pow+0x228>
 800ba16:	e7e2      	b.n	800b9de <__ieee754_pow+0x216>
 800ba18:	4b0a      	ldr	r3, [pc, #40]	@ (800ba44 <__ieee754_pow+0x27c>)
 800ba1a:	2200      	movs	r2, #0
 800ba1c:	429e      	cmp	r6, r3
 800ba1e:	d91b      	bls.n	800ba58 <__ieee754_pow+0x290>
 800ba20:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ba24:	2300      	movs	r3, #0
 800ba26:	f7f4 ffe3 	bl	80009f0 <__aeabi_dcmplt>
 800ba2a:	3800      	subs	r0, #0
 800ba2c:	bf18      	it	ne
 800ba2e:	2001      	movne	r0, #1
 800ba30:	f1b8 0f00 	cmp.w	r8, #0
 800ba34:	dcd3      	bgt.n	800b9de <__ieee754_pow+0x216>
 800ba36:	e7db      	b.n	800b9f0 <__ieee754_pow+0x228>
 800ba38:	fff00000 	.word	0xfff00000
 800ba3c:	7ff00000 	.word	0x7ff00000
 800ba40:	433fffff 	.word	0x433fffff
 800ba44:	3ff00000 	.word	0x3ff00000
 800ba48:	3fefffff 	.word	0x3fefffff
 800ba4c:	3fe00000 	.word	0x3fe00000
 800ba50:	bff00000 	.word	0xbff00000
 800ba54:	43f00000 	.word	0x43f00000
 800ba58:	4b5b      	ldr	r3, [pc, #364]	@ (800bbc8 <__ieee754_pow+0x400>)
 800ba5a:	f7f4 fb9f 	bl	800019c <__aeabi_dsub>
 800ba5e:	a352      	add	r3, pc, #328	@ (adr r3, 800bba8 <__ieee754_pow+0x3e0>)
 800ba60:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba64:	4604      	mov	r4, r0
 800ba66:	460d      	mov	r5, r1
 800ba68:	f7f4 fd50 	bl	800050c <__aeabi_dmul>
 800ba6c:	a350      	add	r3, pc, #320	@ (adr r3, 800bbb0 <__ieee754_pow+0x3e8>)
 800ba6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba72:	4606      	mov	r6, r0
 800ba74:	460f      	mov	r7, r1
 800ba76:	4620      	mov	r0, r4
 800ba78:	4629      	mov	r1, r5
 800ba7a:	f7f4 fd47 	bl	800050c <__aeabi_dmul>
 800ba7e:	2200      	movs	r2, #0
 800ba80:	4682      	mov	sl, r0
 800ba82:	468b      	mov	fp, r1
 800ba84:	4620      	mov	r0, r4
 800ba86:	4629      	mov	r1, r5
 800ba88:	4b50      	ldr	r3, [pc, #320]	@ (800bbcc <__ieee754_pow+0x404>)
 800ba8a:	f7f4 fd3f 	bl	800050c <__aeabi_dmul>
 800ba8e:	4602      	mov	r2, r0
 800ba90:	460b      	mov	r3, r1
 800ba92:	a149      	add	r1, pc, #292	@ (adr r1, 800bbb8 <__ieee754_pow+0x3f0>)
 800ba94:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ba98:	f7f4 fb80 	bl	800019c <__aeabi_dsub>
 800ba9c:	4622      	mov	r2, r4
 800ba9e:	462b      	mov	r3, r5
 800baa0:	f7f4 fd34 	bl	800050c <__aeabi_dmul>
 800baa4:	4602      	mov	r2, r0
 800baa6:	460b      	mov	r3, r1
 800baa8:	2000      	movs	r0, #0
 800baaa:	4949      	ldr	r1, [pc, #292]	@ (800bbd0 <__ieee754_pow+0x408>)
 800baac:	f7f4 fb76 	bl	800019c <__aeabi_dsub>
 800bab0:	4622      	mov	r2, r4
 800bab2:	4680      	mov	r8, r0
 800bab4:	4689      	mov	r9, r1
 800bab6:	462b      	mov	r3, r5
 800bab8:	4620      	mov	r0, r4
 800baba:	4629      	mov	r1, r5
 800babc:	f7f4 fd26 	bl	800050c <__aeabi_dmul>
 800bac0:	4602      	mov	r2, r0
 800bac2:	460b      	mov	r3, r1
 800bac4:	4640      	mov	r0, r8
 800bac6:	4649      	mov	r1, r9
 800bac8:	f7f4 fd20 	bl	800050c <__aeabi_dmul>
 800bacc:	a33c      	add	r3, pc, #240	@ (adr r3, 800bbc0 <__ieee754_pow+0x3f8>)
 800bace:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bad2:	f7f4 fd1b 	bl	800050c <__aeabi_dmul>
 800bad6:	4602      	mov	r2, r0
 800bad8:	460b      	mov	r3, r1
 800bada:	4650      	mov	r0, sl
 800badc:	4659      	mov	r1, fp
 800bade:	f7f4 fb5d 	bl	800019c <__aeabi_dsub>
 800bae2:	2400      	movs	r4, #0
 800bae4:	4602      	mov	r2, r0
 800bae6:	460b      	mov	r3, r1
 800bae8:	4680      	mov	r8, r0
 800baea:	4689      	mov	r9, r1
 800baec:	4630      	mov	r0, r6
 800baee:	4639      	mov	r1, r7
 800baf0:	f7f4 fb56 	bl	80001a0 <__adddf3>
 800baf4:	4632      	mov	r2, r6
 800baf6:	463b      	mov	r3, r7
 800baf8:	4620      	mov	r0, r4
 800bafa:	460d      	mov	r5, r1
 800bafc:	f7f4 fb4e 	bl	800019c <__aeabi_dsub>
 800bb00:	4602      	mov	r2, r0
 800bb02:	460b      	mov	r3, r1
 800bb04:	4640      	mov	r0, r8
 800bb06:	4649      	mov	r1, r9
 800bb08:	f7f4 fb48 	bl	800019c <__aeabi_dsub>
 800bb0c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bb10:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800bb14:	2300      	movs	r3, #0
 800bb16:	9304      	str	r3, [sp, #16]
 800bb18:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 800bb1c:	4606      	mov	r6, r0
 800bb1e:	460f      	mov	r7, r1
 800bb20:	e9dd 0100 	ldrd	r0, r1, [sp]
 800bb24:	4652      	mov	r2, sl
 800bb26:	465b      	mov	r3, fp
 800bb28:	f7f4 fb38 	bl	800019c <__aeabi_dsub>
 800bb2c:	4622      	mov	r2, r4
 800bb2e:	462b      	mov	r3, r5
 800bb30:	f7f4 fcec 	bl	800050c <__aeabi_dmul>
 800bb34:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bb38:	4680      	mov	r8, r0
 800bb3a:	4689      	mov	r9, r1
 800bb3c:	4630      	mov	r0, r6
 800bb3e:	4639      	mov	r1, r7
 800bb40:	f7f4 fce4 	bl	800050c <__aeabi_dmul>
 800bb44:	4602      	mov	r2, r0
 800bb46:	460b      	mov	r3, r1
 800bb48:	4640      	mov	r0, r8
 800bb4a:	4649      	mov	r1, r9
 800bb4c:	f7f4 fb28 	bl	80001a0 <__adddf3>
 800bb50:	4652      	mov	r2, sl
 800bb52:	465b      	mov	r3, fp
 800bb54:	4606      	mov	r6, r0
 800bb56:	460f      	mov	r7, r1
 800bb58:	4620      	mov	r0, r4
 800bb5a:	4629      	mov	r1, r5
 800bb5c:	f7f4 fcd6 	bl	800050c <__aeabi_dmul>
 800bb60:	460b      	mov	r3, r1
 800bb62:	4602      	mov	r2, r0
 800bb64:	4680      	mov	r8, r0
 800bb66:	4689      	mov	r9, r1
 800bb68:	4630      	mov	r0, r6
 800bb6a:	4639      	mov	r1, r7
 800bb6c:	f7f4 fb18 	bl	80001a0 <__adddf3>
 800bb70:	4b18      	ldr	r3, [pc, #96]	@ (800bbd4 <__ieee754_pow+0x40c>)
 800bb72:	4604      	mov	r4, r0
 800bb74:	4299      	cmp	r1, r3
 800bb76:	460d      	mov	r5, r1
 800bb78:	468a      	mov	sl, r1
 800bb7a:	468b      	mov	fp, r1
 800bb7c:	f340 82e0 	ble.w	800c140 <__ieee754_pow+0x978>
 800bb80:	f101 433f 	add.w	r3, r1, #3204448256	@ 0xbf000000
 800bb84:	f503 03e0 	add.w	r3, r3, #7340032	@ 0x700000
 800bb88:	4303      	orrs	r3, r0
 800bb8a:	f000 81df 	beq.w	800bf4c <__ieee754_pow+0x784>
 800bb8e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bb92:	2200      	movs	r2, #0
 800bb94:	2300      	movs	r3, #0
 800bb96:	f7f4 ff2b 	bl	80009f0 <__aeabi_dcmplt>
 800bb9a:	3800      	subs	r0, #0
 800bb9c:	bf18      	it	ne
 800bb9e:	2001      	movne	r0, #1
 800bba0:	e71d      	b.n	800b9de <__ieee754_pow+0x216>
 800bba2:	bf00      	nop
 800bba4:	f3af 8000 	nop.w
 800bba8:	60000000 	.word	0x60000000
 800bbac:	3ff71547 	.word	0x3ff71547
 800bbb0:	f85ddf44 	.word	0xf85ddf44
 800bbb4:	3e54ae0b 	.word	0x3e54ae0b
 800bbb8:	55555555 	.word	0x55555555
 800bbbc:	3fd55555 	.word	0x3fd55555
 800bbc0:	652b82fe 	.word	0x652b82fe
 800bbc4:	3ff71547 	.word	0x3ff71547
 800bbc8:	3ff00000 	.word	0x3ff00000
 800bbcc:	3fd00000 	.word	0x3fd00000
 800bbd0:	3fe00000 	.word	0x3fe00000
 800bbd4:	408fffff 	.word	0x408fffff
 800bbd8:	4ad3      	ldr	r2, [pc, #844]	@ (800bf28 <__ieee754_pow+0x760>)
 800bbda:	402a      	ands	r2, r5
 800bbdc:	2a00      	cmp	r2, #0
 800bbde:	f040 817a 	bne.w	800bed6 <__ieee754_pow+0x70e>
 800bbe2:	4bd2      	ldr	r3, [pc, #840]	@ (800bf2c <__ieee754_pow+0x764>)
 800bbe4:	2200      	movs	r2, #0
 800bbe6:	f7f4 fc91 	bl	800050c <__aeabi_dmul>
 800bbea:	f06f 0434 	mvn.w	r4, #52	@ 0x34
 800bbee:	460b      	mov	r3, r1
 800bbf0:	151a      	asrs	r2, r3, #20
 800bbf2:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 800bbf6:	4422      	add	r2, r4
 800bbf8:	920a      	str	r2, [sp, #40]	@ 0x28
 800bbfa:	4acd      	ldr	r2, [pc, #820]	@ (800bf30 <__ieee754_pow+0x768>)
 800bbfc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800bc00:	f043 557f 	orr.w	r5, r3, #1069547520	@ 0x3fc00000
 800bc04:	4293      	cmp	r3, r2
 800bc06:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800bc0a:	dd08      	ble.n	800bc1e <__ieee754_pow+0x456>
 800bc0c:	4ac9      	ldr	r2, [pc, #804]	@ (800bf34 <__ieee754_pow+0x76c>)
 800bc0e:	4293      	cmp	r3, r2
 800bc10:	f340 8163 	ble.w	800beda <__ieee754_pow+0x712>
 800bc14:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bc16:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 800bc1a:	3301      	adds	r3, #1
 800bc1c:	930a      	str	r3, [sp, #40]	@ 0x28
 800bc1e:	2600      	movs	r6, #0
 800bc20:	00f3      	lsls	r3, r6, #3
 800bc22:	930b      	str	r3, [sp, #44]	@ 0x2c
 800bc24:	4bc4      	ldr	r3, [pc, #784]	@ (800bf38 <__ieee754_pow+0x770>)
 800bc26:	4629      	mov	r1, r5
 800bc28:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800bc2c:	e9d3 3400 	ldrd	r3, r4, [r3]
 800bc30:	461a      	mov	r2, r3
 800bc32:	e9cd 3408 	strd	r3, r4, [sp, #32]
 800bc36:	4623      	mov	r3, r4
 800bc38:	4682      	mov	sl, r0
 800bc3a:	f7f4 faaf 	bl	800019c <__aeabi_dsub>
 800bc3e:	4652      	mov	r2, sl
 800bc40:	462b      	mov	r3, r5
 800bc42:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 800bc46:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800bc4a:	f7f4 faa9 	bl	80001a0 <__adddf3>
 800bc4e:	4602      	mov	r2, r0
 800bc50:	460b      	mov	r3, r1
 800bc52:	2000      	movs	r0, #0
 800bc54:	49b9      	ldr	r1, [pc, #740]	@ (800bf3c <__ieee754_pow+0x774>)
 800bc56:	f7f4 fd83 	bl	8000760 <__aeabi_ddiv>
 800bc5a:	4602      	mov	r2, r0
 800bc5c:	460b      	mov	r3, r1
 800bc5e:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800bc62:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800bc66:	f7f4 fc51 	bl	800050c <__aeabi_dmul>
 800bc6a:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800bc6e:	e9dd 3406 	ldrd	r3, r4, [sp, #24]
 800bc72:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800bc76:	2300      	movs	r3, #0
 800bc78:	2200      	movs	r2, #0
 800bc7a:	46ab      	mov	fp, r5
 800bc7c:	106d      	asrs	r5, r5, #1
 800bc7e:	f045 5500 	orr.w	r5, r5, #536870912	@ 0x20000000
 800bc82:	9304      	str	r3, [sp, #16]
 800bc84:	f505 2500 	add.w	r5, r5, #524288	@ 0x80000
 800bc88:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 800bc8c:	eb05 4386 	add.w	r3, r5, r6, lsl #18
 800bc90:	4640      	mov	r0, r8
 800bc92:	4649      	mov	r1, r9
 800bc94:	4614      	mov	r4, r2
 800bc96:	461d      	mov	r5, r3
 800bc98:	f7f4 fc38 	bl	800050c <__aeabi_dmul>
 800bc9c:	4602      	mov	r2, r0
 800bc9e:	460b      	mov	r3, r1
 800bca0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800bca4:	f7f4 fa7a 	bl	800019c <__aeabi_dsub>
 800bca8:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800bcac:	4606      	mov	r6, r0
 800bcae:	460f      	mov	r7, r1
 800bcb0:	4620      	mov	r0, r4
 800bcb2:	4629      	mov	r1, r5
 800bcb4:	f7f4 fa72 	bl	800019c <__aeabi_dsub>
 800bcb8:	4602      	mov	r2, r0
 800bcba:	460b      	mov	r3, r1
 800bcbc:	4650      	mov	r0, sl
 800bcbe:	4659      	mov	r1, fp
 800bcc0:	f7f4 fa6c 	bl	800019c <__aeabi_dsub>
 800bcc4:	4642      	mov	r2, r8
 800bcc6:	464b      	mov	r3, r9
 800bcc8:	f7f4 fc20 	bl	800050c <__aeabi_dmul>
 800bccc:	4602      	mov	r2, r0
 800bcce:	460b      	mov	r3, r1
 800bcd0:	4630      	mov	r0, r6
 800bcd2:	4639      	mov	r1, r7
 800bcd4:	f7f4 fa62 	bl	800019c <__aeabi_dsub>
 800bcd8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800bcdc:	f7f4 fc16 	bl	800050c <__aeabi_dmul>
 800bce0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800bce4:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800bce8:	4610      	mov	r0, r2
 800bcea:	4619      	mov	r1, r3
 800bcec:	f7f4 fc0e 	bl	800050c <__aeabi_dmul>
 800bcf0:	a37b      	add	r3, pc, #492	@ (adr r3, 800bee0 <__ieee754_pow+0x718>)
 800bcf2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcf6:	4604      	mov	r4, r0
 800bcf8:	460d      	mov	r5, r1
 800bcfa:	f7f4 fc07 	bl	800050c <__aeabi_dmul>
 800bcfe:	a37a      	add	r3, pc, #488	@ (adr r3, 800bee8 <__ieee754_pow+0x720>)
 800bd00:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd04:	f7f4 fa4c 	bl	80001a0 <__adddf3>
 800bd08:	4622      	mov	r2, r4
 800bd0a:	462b      	mov	r3, r5
 800bd0c:	f7f4 fbfe 	bl	800050c <__aeabi_dmul>
 800bd10:	a377      	add	r3, pc, #476	@ (adr r3, 800bef0 <__ieee754_pow+0x728>)
 800bd12:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd16:	f7f4 fa43 	bl	80001a0 <__adddf3>
 800bd1a:	4622      	mov	r2, r4
 800bd1c:	462b      	mov	r3, r5
 800bd1e:	f7f4 fbf5 	bl	800050c <__aeabi_dmul>
 800bd22:	a375      	add	r3, pc, #468	@ (adr r3, 800bef8 <__ieee754_pow+0x730>)
 800bd24:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd28:	f7f4 fa3a 	bl	80001a0 <__adddf3>
 800bd2c:	4622      	mov	r2, r4
 800bd2e:	462b      	mov	r3, r5
 800bd30:	f7f4 fbec 	bl	800050c <__aeabi_dmul>
 800bd34:	a372      	add	r3, pc, #456	@ (adr r3, 800bf00 <__ieee754_pow+0x738>)
 800bd36:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd3a:	f7f4 fa31 	bl	80001a0 <__adddf3>
 800bd3e:	4622      	mov	r2, r4
 800bd40:	462b      	mov	r3, r5
 800bd42:	f7f4 fbe3 	bl	800050c <__aeabi_dmul>
 800bd46:	a370      	add	r3, pc, #448	@ (adr r3, 800bf08 <__ieee754_pow+0x740>)
 800bd48:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd4c:	f7f4 fa28 	bl	80001a0 <__adddf3>
 800bd50:	4622      	mov	r2, r4
 800bd52:	4606      	mov	r6, r0
 800bd54:	460f      	mov	r7, r1
 800bd56:	462b      	mov	r3, r5
 800bd58:	4620      	mov	r0, r4
 800bd5a:	4629      	mov	r1, r5
 800bd5c:	f7f4 fbd6 	bl	800050c <__aeabi_dmul>
 800bd60:	4602      	mov	r2, r0
 800bd62:	460b      	mov	r3, r1
 800bd64:	4630      	mov	r0, r6
 800bd66:	4639      	mov	r1, r7
 800bd68:	f7f4 fbd0 	bl	800050c <__aeabi_dmul>
 800bd6c:	4604      	mov	r4, r0
 800bd6e:	460d      	mov	r5, r1
 800bd70:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800bd74:	4642      	mov	r2, r8
 800bd76:	464b      	mov	r3, r9
 800bd78:	f7f4 fa12 	bl	80001a0 <__adddf3>
 800bd7c:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800bd80:	f7f4 fbc4 	bl	800050c <__aeabi_dmul>
 800bd84:	4622      	mov	r2, r4
 800bd86:	462b      	mov	r3, r5
 800bd88:	f7f4 fa0a 	bl	80001a0 <__adddf3>
 800bd8c:	4642      	mov	r2, r8
 800bd8e:	4682      	mov	sl, r0
 800bd90:	468b      	mov	fp, r1
 800bd92:	464b      	mov	r3, r9
 800bd94:	4640      	mov	r0, r8
 800bd96:	4649      	mov	r1, r9
 800bd98:	f7f4 fbb8 	bl	800050c <__aeabi_dmul>
 800bd9c:	2200      	movs	r2, #0
 800bd9e:	4b68      	ldr	r3, [pc, #416]	@ (800bf40 <__ieee754_pow+0x778>)
 800bda0:	4606      	mov	r6, r0
 800bda2:	460f      	mov	r7, r1
 800bda4:	f7f4 f9fc 	bl	80001a0 <__adddf3>
 800bda8:	4652      	mov	r2, sl
 800bdaa:	465b      	mov	r3, fp
 800bdac:	f7f4 f9f8 	bl	80001a0 <__adddf3>
 800bdb0:	2400      	movs	r4, #0
 800bdb2:	460d      	mov	r5, r1
 800bdb4:	4622      	mov	r2, r4
 800bdb6:	460b      	mov	r3, r1
 800bdb8:	4640      	mov	r0, r8
 800bdba:	4649      	mov	r1, r9
 800bdbc:	f7f4 fba6 	bl	800050c <__aeabi_dmul>
 800bdc0:	2200      	movs	r2, #0
 800bdc2:	4680      	mov	r8, r0
 800bdc4:	4689      	mov	r9, r1
 800bdc6:	4620      	mov	r0, r4
 800bdc8:	4629      	mov	r1, r5
 800bdca:	4b5d      	ldr	r3, [pc, #372]	@ (800bf40 <__ieee754_pow+0x778>)
 800bdcc:	f7f4 f9e6 	bl	800019c <__aeabi_dsub>
 800bdd0:	4632      	mov	r2, r6
 800bdd2:	463b      	mov	r3, r7
 800bdd4:	f7f4 f9e2 	bl	800019c <__aeabi_dsub>
 800bdd8:	4602      	mov	r2, r0
 800bdda:	460b      	mov	r3, r1
 800bddc:	4650      	mov	r0, sl
 800bdde:	4659      	mov	r1, fp
 800bde0:	f7f4 f9dc 	bl	800019c <__aeabi_dsub>
 800bde4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800bde8:	f7f4 fb90 	bl	800050c <__aeabi_dmul>
 800bdec:	4622      	mov	r2, r4
 800bdee:	4606      	mov	r6, r0
 800bdf0:	460f      	mov	r7, r1
 800bdf2:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800bdf6:	462b      	mov	r3, r5
 800bdf8:	f7f4 fb88 	bl	800050c <__aeabi_dmul>
 800bdfc:	4602      	mov	r2, r0
 800bdfe:	460b      	mov	r3, r1
 800be00:	4630      	mov	r0, r6
 800be02:	4639      	mov	r1, r7
 800be04:	f7f4 f9cc 	bl	80001a0 <__adddf3>
 800be08:	2400      	movs	r4, #0
 800be0a:	4606      	mov	r6, r0
 800be0c:	460f      	mov	r7, r1
 800be0e:	4602      	mov	r2, r0
 800be10:	460b      	mov	r3, r1
 800be12:	4640      	mov	r0, r8
 800be14:	4649      	mov	r1, r9
 800be16:	f7f4 f9c3 	bl	80001a0 <__adddf3>
 800be1a:	a33d      	add	r3, pc, #244	@ (adr r3, 800bf10 <__ieee754_pow+0x748>)
 800be1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be20:	4620      	mov	r0, r4
 800be22:	460d      	mov	r5, r1
 800be24:	f7f4 fb72 	bl	800050c <__aeabi_dmul>
 800be28:	4642      	mov	r2, r8
 800be2a:	464b      	mov	r3, r9
 800be2c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800be30:	4620      	mov	r0, r4
 800be32:	4629      	mov	r1, r5
 800be34:	f7f4 f9b2 	bl	800019c <__aeabi_dsub>
 800be38:	4602      	mov	r2, r0
 800be3a:	460b      	mov	r3, r1
 800be3c:	4630      	mov	r0, r6
 800be3e:	4639      	mov	r1, r7
 800be40:	f7f4 f9ac 	bl	800019c <__aeabi_dsub>
 800be44:	a334      	add	r3, pc, #208	@ (adr r3, 800bf18 <__ieee754_pow+0x750>)
 800be46:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be4a:	f7f4 fb5f 	bl	800050c <__aeabi_dmul>
 800be4e:	a334      	add	r3, pc, #208	@ (adr r3, 800bf20 <__ieee754_pow+0x758>)
 800be50:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be54:	4606      	mov	r6, r0
 800be56:	460f      	mov	r7, r1
 800be58:	4620      	mov	r0, r4
 800be5a:	4629      	mov	r1, r5
 800be5c:	f7f4 fb56 	bl	800050c <__aeabi_dmul>
 800be60:	4602      	mov	r2, r0
 800be62:	460b      	mov	r3, r1
 800be64:	4630      	mov	r0, r6
 800be66:	4639      	mov	r1, r7
 800be68:	f7f4 f99a 	bl	80001a0 <__adddf3>
 800be6c:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800be6e:	4b35      	ldr	r3, [pc, #212]	@ (800bf44 <__ieee754_pow+0x77c>)
 800be70:	2400      	movs	r4, #0
 800be72:	4413      	add	r3, r2
 800be74:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be78:	f7f4 f992 	bl	80001a0 <__adddf3>
 800be7c:	4682      	mov	sl, r0
 800be7e:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800be80:	468b      	mov	fp, r1
 800be82:	f7f4 fad9 	bl	8000438 <__aeabi_i2d>
 800be86:	4606      	mov	r6, r0
 800be88:	460f      	mov	r7, r1
 800be8a:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800be8c:	4b2e      	ldr	r3, [pc, #184]	@ (800bf48 <__ieee754_pow+0x780>)
 800be8e:	4413      	add	r3, r2
 800be90:	e9d3 8900 	ldrd	r8, r9, [r3]
 800be94:	4652      	mov	r2, sl
 800be96:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800be9a:	465b      	mov	r3, fp
 800be9c:	f7f4 f980 	bl	80001a0 <__adddf3>
 800bea0:	4642      	mov	r2, r8
 800bea2:	464b      	mov	r3, r9
 800bea4:	f7f4 f97c 	bl	80001a0 <__adddf3>
 800bea8:	4632      	mov	r2, r6
 800beaa:	463b      	mov	r3, r7
 800beac:	f7f4 f978 	bl	80001a0 <__adddf3>
 800beb0:	4632      	mov	r2, r6
 800beb2:	463b      	mov	r3, r7
 800beb4:	4620      	mov	r0, r4
 800beb6:	460d      	mov	r5, r1
 800beb8:	f7f4 f970 	bl	800019c <__aeabi_dsub>
 800bebc:	4642      	mov	r2, r8
 800bebe:	464b      	mov	r3, r9
 800bec0:	f7f4 f96c 	bl	800019c <__aeabi_dsub>
 800bec4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800bec8:	f7f4 f968 	bl	800019c <__aeabi_dsub>
 800becc:	4602      	mov	r2, r0
 800bece:	460b      	mov	r3, r1
 800bed0:	4650      	mov	r0, sl
 800bed2:	4659      	mov	r1, fp
 800bed4:	e618      	b.n	800bb08 <__ieee754_pow+0x340>
 800bed6:	2400      	movs	r4, #0
 800bed8:	e68a      	b.n	800bbf0 <__ieee754_pow+0x428>
 800beda:	2601      	movs	r6, #1
 800bedc:	e6a0      	b.n	800bc20 <__ieee754_pow+0x458>
 800bede:	bf00      	nop
 800bee0:	4a454eef 	.word	0x4a454eef
 800bee4:	3fca7e28 	.word	0x3fca7e28
 800bee8:	93c9db65 	.word	0x93c9db65
 800beec:	3fcd864a 	.word	0x3fcd864a
 800bef0:	a91d4101 	.word	0xa91d4101
 800bef4:	3fd17460 	.word	0x3fd17460
 800bef8:	518f264d 	.word	0x518f264d
 800befc:	3fd55555 	.word	0x3fd55555
 800bf00:	db6fabff 	.word	0xdb6fabff
 800bf04:	3fdb6db6 	.word	0x3fdb6db6
 800bf08:	33333303 	.word	0x33333303
 800bf0c:	3fe33333 	.word	0x3fe33333
 800bf10:	e0000000 	.word	0xe0000000
 800bf14:	3feec709 	.word	0x3feec709
 800bf18:	dc3a03fd 	.word	0xdc3a03fd
 800bf1c:	3feec709 	.word	0x3feec709
 800bf20:	145b01f5 	.word	0x145b01f5
 800bf24:	be3e2fe0 	.word	0xbe3e2fe0
 800bf28:	7ff00000 	.word	0x7ff00000
 800bf2c:	43400000 	.word	0x43400000
 800bf30:	0003988e 	.word	0x0003988e
 800bf34:	000bb679 	.word	0x000bb679
 800bf38:	0800cbe0 	.word	0x0800cbe0
 800bf3c:	3ff00000 	.word	0x3ff00000
 800bf40:	40080000 	.word	0x40080000
 800bf44:	0800cbc0 	.word	0x0800cbc0
 800bf48:	0800cbd0 	.word	0x0800cbd0
 800bf4c:	a39a      	add	r3, pc, #616	@ (adr r3, 800c1b8 <__ieee754_pow+0x9f0>)
 800bf4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf52:	4630      	mov	r0, r6
 800bf54:	4639      	mov	r1, r7
 800bf56:	f7f4 f923 	bl	80001a0 <__adddf3>
 800bf5a:	4642      	mov	r2, r8
 800bf5c:	e9cd 0100 	strd	r0, r1, [sp]
 800bf60:	464b      	mov	r3, r9
 800bf62:	4620      	mov	r0, r4
 800bf64:	4629      	mov	r1, r5
 800bf66:	f7f4 f919 	bl	800019c <__aeabi_dsub>
 800bf6a:	4602      	mov	r2, r0
 800bf6c:	460b      	mov	r3, r1
 800bf6e:	e9dd 0100 	ldrd	r0, r1, [sp]
 800bf72:	f7f4 fd5b 	bl	8000a2c <__aeabi_dcmpgt>
 800bf76:	2800      	cmp	r0, #0
 800bf78:	f47f ae09 	bne.w	800bb8e <__ieee754_pow+0x3c6>
 800bf7c:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800bf80:	ea4f 5a2a 	mov.w	sl, sl, asr #20
 800bf84:	f2aa 3afe 	subw	sl, sl, #1022	@ 0x3fe
 800bf88:	fa43 fa0a 	asr.w	sl, r3, sl
 800bf8c:	44da      	add	sl, fp
 800bf8e:	f3ca 510a 	ubfx	r1, sl, #20, #11
 800bf92:	489b      	ldr	r0, [pc, #620]	@ (800c200 <__ieee754_pow+0xa38>)
 800bf94:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 800bf98:	4108      	asrs	r0, r1
 800bf9a:	ea00 030a 	and.w	r3, r0, sl
 800bf9e:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 800bfa2:	f1c1 0114 	rsb	r1, r1, #20
 800bfa6:	f44a 1a80 	orr.w	sl, sl, #1048576	@ 0x100000
 800bfaa:	4640      	mov	r0, r8
 800bfac:	fa4a fa01 	asr.w	sl, sl, r1
 800bfb0:	f1bb 0f00 	cmp.w	fp, #0
 800bfb4:	4649      	mov	r1, r9
 800bfb6:	f04f 0200 	mov.w	r2, #0
 800bfba:	bfb8      	it	lt
 800bfbc:	f1ca 0a00 	rsblt	sl, sl, #0
 800bfc0:	f7f4 f8ec 	bl	800019c <__aeabi_dsub>
 800bfc4:	4680      	mov	r8, r0
 800bfc6:	4689      	mov	r9, r1
 800bfc8:	2400      	movs	r4, #0
 800bfca:	4632      	mov	r2, r6
 800bfcc:	463b      	mov	r3, r7
 800bfce:	4640      	mov	r0, r8
 800bfd0:	4649      	mov	r1, r9
 800bfd2:	f7f4 f8e5 	bl	80001a0 <__adddf3>
 800bfd6:	a37a      	add	r3, pc, #488	@ (adr r3, 800c1c0 <__ieee754_pow+0x9f8>)
 800bfd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bfdc:	4620      	mov	r0, r4
 800bfde:	460d      	mov	r5, r1
 800bfe0:	f7f4 fa94 	bl	800050c <__aeabi_dmul>
 800bfe4:	4642      	mov	r2, r8
 800bfe6:	464b      	mov	r3, r9
 800bfe8:	e9cd 0100 	strd	r0, r1, [sp]
 800bfec:	4620      	mov	r0, r4
 800bfee:	4629      	mov	r1, r5
 800bff0:	f7f4 f8d4 	bl	800019c <__aeabi_dsub>
 800bff4:	4602      	mov	r2, r0
 800bff6:	460b      	mov	r3, r1
 800bff8:	4630      	mov	r0, r6
 800bffa:	4639      	mov	r1, r7
 800bffc:	f7f4 f8ce 	bl	800019c <__aeabi_dsub>
 800c000:	a371      	add	r3, pc, #452	@ (adr r3, 800c1c8 <__ieee754_pow+0xa00>)
 800c002:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c006:	f7f4 fa81 	bl	800050c <__aeabi_dmul>
 800c00a:	a371      	add	r3, pc, #452	@ (adr r3, 800c1d0 <__ieee754_pow+0xa08>)
 800c00c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c010:	4680      	mov	r8, r0
 800c012:	4689      	mov	r9, r1
 800c014:	4620      	mov	r0, r4
 800c016:	4629      	mov	r1, r5
 800c018:	f7f4 fa78 	bl	800050c <__aeabi_dmul>
 800c01c:	4602      	mov	r2, r0
 800c01e:	460b      	mov	r3, r1
 800c020:	4640      	mov	r0, r8
 800c022:	4649      	mov	r1, r9
 800c024:	f7f4 f8bc 	bl	80001a0 <__adddf3>
 800c028:	4604      	mov	r4, r0
 800c02a:	460d      	mov	r5, r1
 800c02c:	4602      	mov	r2, r0
 800c02e:	460b      	mov	r3, r1
 800c030:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c034:	f7f4 f8b4 	bl	80001a0 <__adddf3>
 800c038:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c03c:	4680      	mov	r8, r0
 800c03e:	4689      	mov	r9, r1
 800c040:	f7f4 f8ac 	bl	800019c <__aeabi_dsub>
 800c044:	4602      	mov	r2, r0
 800c046:	460b      	mov	r3, r1
 800c048:	4620      	mov	r0, r4
 800c04a:	4629      	mov	r1, r5
 800c04c:	f7f4 f8a6 	bl	800019c <__aeabi_dsub>
 800c050:	4642      	mov	r2, r8
 800c052:	4606      	mov	r6, r0
 800c054:	460f      	mov	r7, r1
 800c056:	464b      	mov	r3, r9
 800c058:	4640      	mov	r0, r8
 800c05a:	4649      	mov	r1, r9
 800c05c:	f7f4 fa56 	bl	800050c <__aeabi_dmul>
 800c060:	a35d      	add	r3, pc, #372	@ (adr r3, 800c1d8 <__ieee754_pow+0xa10>)
 800c062:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c066:	4604      	mov	r4, r0
 800c068:	460d      	mov	r5, r1
 800c06a:	f7f4 fa4f 	bl	800050c <__aeabi_dmul>
 800c06e:	a35c      	add	r3, pc, #368	@ (adr r3, 800c1e0 <__ieee754_pow+0xa18>)
 800c070:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c074:	f7f4 f892 	bl	800019c <__aeabi_dsub>
 800c078:	4622      	mov	r2, r4
 800c07a:	462b      	mov	r3, r5
 800c07c:	f7f4 fa46 	bl	800050c <__aeabi_dmul>
 800c080:	a359      	add	r3, pc, #356	@ (adr r3, 800c1e8 <__ieee754_pow+0xa20>)
 800c082:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c086:	f7f4 f88b 	bl	80001a0 <__adddf3>
 800c08a:	4622      	mov	r2, r4
 800c08c:	462b      	mov	r3, r5
 800c08e:	f7f4 fa3d 	bl	800050c <__aeabi_dmul>
 800c092:	a357      	add	r3, pc, #348	@ (adr r3, 800c1f0 <__ieee754_pow+0xa28>)
 800c094:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c098:	f7f4 f880 	bl	800019c <__aeabi_dsub>
 800c09c:	4622      	mov	r2, r4
 800c09e:	462b      	mov	r3, r5
 800c0a0:	f7f4 fa34 	bl	800050c <__aeabi_dmul>
 800c0a4:	a354      	add	r3, pc, #336	@ (adr r3, 800c1f8 <__ieee754_pow+0xa30>)
 800c0a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0aa:	f7f4 f879 	bl	80001a0 <__adddf3>
 800c0ae:	4622      	mov	r2, r4
 800c0b0:	462b      	mov	r3, r5
 800c0b2:	f7f4 fa2b 	bl	800050c <__aeabi_dmul>
 800c0b6:	4602      	mov	r2, r0
 800c0b8:	460b      	mov	r3, r1
 800c0ba:	4640      	mov	r0, r8
 800c0bc:	4649      	mov	r1, r9
 800c0be:	f7f4 f86d 	bl	800019c <__aeabi_dsub>
 800c0c2:	4604      	mov	r4, r0
 800c0c4:	460d      	mov	r5, r1
 800c0c6:	4602      	mov	r2, r0
 800c0c8:	460b      	mov	r3, r1
 800c0ca:	4640      	mov	r0, r8
 800c0cc:	4649      	mov	r1, r9
 800c0ce:	f7f4 fa1d 	bl	800050c <__aeabi_dmul>
 800c0d2:	2200      	movs	r2, #0
 800c0d4:	e9cd 0100 	strd	r0, r1, [sp]
 800c0d8:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800c0dc:	4620      	mov	r0, r4
 800c0de:	4629      	mov	r1, r5
 800c0e0:	f7f4 f85c 	bl	800019c <__aeabi_dsub>
 800c0e4:	4602      	mov	r2, r0
 800c0e6:	460b      	mov	r3, r1
 800c0e8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c0ec:	f7f4 fb38 	bl	8000760 <__aeabi_ddiv>
 800c0f0:	4632      	mov	r2, r6
 800c0f2:	4604      	mov	r4, r0
 800c0f4:	460d      	mov	r5, r1
 800c0f6:	463b      	mov	r3, r7
 800c0f8:	4640      	mov	r0, r8
 800c0fa:	4649      	mov	r1, r9
 800c0fc:	f7f4 fa06 	bl	800050c <__aeabi_dmul>
 800c100:	4632      	mov	r2, r6
 800c102:	463b      	mov	r3, r7
 800c104:	f7f4 f84c 	bl	80001a0 <__adddf3>
 800c108:	4602      	mov	r2, r0
 800c10a:	460b      	mov	r3, r1
 800c10c:	4620      	mov	r0, r4
 800c10e:	4629      	mov	r1, r5
 800c110:	f7f4 f844 	bl	800019c <__aeabi_dsub>
 800c114:	4642      	mov	r2, r8
 800c116:	464b      	mov	r3, r9
 800c118:	f7f4 f840 	bl	800019c <__aeabi_dsub>
 800c11c:	4602      	mov	r2, r0
 800c11e:	460b      	mov	r3, r1
 800c120:	2000      	movs	r0, #0
 800c122:	4938      	ldr	r1, [pc, #224]	@ (800c204 <__ieee754_pow+0xa3c>)
 800c124:	f7f4 f83a 	bl	800019c <__aeabi_dsub>
 800c128:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 800c12c:	f5b4 1f80 	cmp.w	r4, #1048576	@ 0x100000
 800c130:	da2e      	bge.n	800c190 <__ieee754_pow+0x9c8>
 800c132:	4652      	mov	r2, sl
 800c134:	f000 f874 	bl	800c220 <scalbn>
 800c138:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c13c:	f7ff bbed 	b.w	800b91a <__ieee754_pow+0x152>
 800c140:	4c31      	ldr	r4, [pc, #196]	@ (800c208 <__ieee754_pow+0xa40>)
 800c142:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800c146:	42a3      	cmp	r3, r4
 800c148:	d91a      	bls.n	800c180 <__ieee754_pow+0x9b8>
 800c14a:	4b30      	ldr	r3, [pc, #192]	@ (800c20c <__ieee754_pow+0xa44>)
 800c14c:	440b      	add	r3, r1
 800c14e:	4303      	orrs	r3, r0
 800c150:	d009      	beq.n	800c166 <__ieee754_pow+0x99e>
 800c152:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c156:	2200      	movs	r2, #0
 800c158:	2300      	movs	r3, #0
 800c15a:	f7f4 fc49 	bl	80009f0 <__aeabi_dcmplt>
 800c15e:	3800      	subs	r0, #0
 800c160:	bf18      	it	ne
 800c162:	2001      	movne	r0, #1
 800c164:	e444      	b.n	800b9f0 <__ieee754_pow+0x228>
 800c166:	4642      	mov	r2, r8
 800c168:	464b      	mov	r3, r9
 800c16a:	f7f4 f817 	bl	800019c <__aeabi_dsub>
 800c16e:	4632      	mov	r2, r6
 800c170:	463b      	mov	r3, r7
 800c172:	f7f4 fc51 	bl	8000a18 <__aeabi_dcmpge>
 800c176:	2800      	cmp	r0, #0
 800c178:	d1eb      	bne.n	800c152 <__ieee754_pow+0x98a>
 800c17a:	f8df a094 	ldr.w	sl, [pc, #148]	@ 800c210 <__ieee754_pow+0xa48>
 800c17e:	e6fd      	b.n	800bf7c <__ieee754_pow+0x7b4>
 800c180:	469a      	mov	sl, r3
 800c182:	4b24      	ldr	r3, [pc, #144]	@ (800c214 <__ieee754_pow+0xa4c>)
 800c184:	459a      	cmp	sl, r3
 800c186:	f63f aef9 	bhi.w	800bf7c <__ieee754_pow+0x7b4>
 800c18a:	f8dd a010 	ldr.w	sl, [sp, #16]
 800c18e:	e71b      	b.n	800bfc8 <__ieee754_pow+0x800>
 800c190:	4621      	mov	r1, r4
 800c192:	e7d1      	b.n	800c138 <__ieee754_pow+0x970>
 800c194:	2000      	movs	r0, #0
 800c196:	491b      	ldr	r1, [pc, #108]	@ (800c204 <__ieee754_pow+0xa3c>)
 800c198:	f7ff bb34 	b.w	800b804 <__ieee754_pow+0x3c>
 800c19c:	2000      	movs	r0, #0
 800c19e:	2100      	movs	r1, #0
 800c1a0:	f7ff bb30 	b.w	800b804 <__ieee754_pow+0x3c>
 800c1a4:	4650      	mov	r0, sl
 800c1a6:	4659      	mov	r1, fp
 800c1a8:	f7ff bb2c 	b.w	800b804 <__ieee754_pow+0x3c>
 800c1ac:	460c      	mov	r4, r1
 800c1ae:	f7ff bb79 	b.w	800b8a4 <__ieee754_pow+0xdc>
 800c1b2:	2400      	movs	r4, #0
 800c1b4:	f7ff bb64 	b.w	800b880 <__ieee754_pow+0xb8>
 800c1b8:	652b82fe 	.word	0x652b82fe
 800c1bc:	3c971547 	.word	0x3c971547
 800c1c0:	00000000 	.word	0x00000000
 800c1c4:	3fe62e43 	.word	0x3fe62e43
 800c1c8:	fefa39ef 	.word	0xfefa39ef
 800c1cc:	3fe62e42 	.word	0x3fe62e42
 800c1d0:	0ca86c39 	.word	0x0ca86c39
 800c1d4:	be205c61 	.word	0xbe205c61
 800c1d8:	72bea4d0 	.word	0x72bea4d0
 800c1dc:	3e663769 	.word	0x3e663769
 800c1e0:	c5d26bf1 	.word	0xc5d26bf1
 800c1e4:	3ebbbd41 	.word	0x3ebbbd41
 800c1e8:	af25de2c 	.word	0xaf25de2c
 800c1ec:	3f11566a 	.word	0x3f11566a
 800c1f0:	16bebd93 	.word	0x16bebd93
 800c1f4:	3f66c16c 	.word	0x3f66c16c
 800c1f8:	5555553e 	.word	0x5555553e
 800c1fc:	3fc55555 	.word	0x3fc55555
 800c200:	fff00000 	.word	0xfff00000
 800c204:	3ff00000 	.word	0x3ff00000
 800c208:	4090cbff 	.word	0x4090cbff
 800c20c:	3f6f3400 	.word	0x3f6f3400
 800c210:	4090cc00 	.word	0x4090cc00
 800c214:	3fe00000 	.word	0x3fe00000

0800c218 <fabs>:
 800c218:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800c21c:	4619      	mov	r1, r3
 800c21e:	4770      	bx	lr

0800c220 <scalbn>:
 800c220:	e92d 48f0 	stmdb	sp!, {r4, r5, r6, r7, fp, lr}
 800c224:	4616      	mov	r6, r2
 800c226:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800c22a:	4683      	mov	fp, r0
 800c22c:	468c      	mov	ip, r1
 800c22e:	460b      	mov	r3, r1
 800c230:	b982      	cbnz	r2, 800c254 <scalbn+0x34>
 800c232:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800c236:	4303      	orrs	r3, r0
 800c238:	d039      	beq.n	800c2ae <scalbn+0x8e>
 800c23a:	4b2f      	ldr	r3, [pc, #188]	@ (800c2f8 <scalbn+0xd8>)
 800c23c:	2200      	movs	r2, #0
 800c23e:	f7f4 f965 	bl	800050c <__aeabi_dmul>
 800c242:	4b2e      	ldr	r3, [pc, #184]	@ (800c2fc <scalbn+0xdc>)
 800c244:	4683      	mov	fp, r0
 800c246:	429e      	cmp	r6, r3
 800c248:	468c      	mov	ip, r1
 800c24a:	da0d      	bge.n	800c268 <scalbn+0x48>
 800c24c:	a326      	add	r3, pc, #152	@ (adr r3, 800c2e8 <scalbn+0xc8>)
 800c24e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c252:	e01b      	b.n	800c28c <scalbn+0x6c>
 800c254:	f240 77ff 	movw	r7, #2047	@ 0x7ff
 800c258:	42ba      	cmp	r2, r7
 800c25a:	d109      	bne.n	800c270 <scalbn+0x50>
 800c25c:	4602      	mov	r2, r0
 800c25e:	f7f3 ff9f 	bl	80001a0 <__adddf3>
 800c262:	4683      	mov	fp, r0
 800c264:	468c      	mov	ip, r1
 800c266:	e022      	b.n	800c2ae <scalbn+0x8e>
 800c268:	460b      	mov	r3, r1
 800c26a:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800c26e:	3a36      	subs	r2, #54	@ 0x36
 800c270:	f24c 3150 	movw	r1, #50000	@ 0xc350
 800c274:	428e      	cmp	r6, r1
 800c276:	dd0c      	ble.n	800c292 <scalbn+0x72>
 800c278:	a31d      	add	r3, pc, #116	@ (adr r3, 800c2f0 <scalbn+0xd0>)
 800c27a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c27e:	461c      	mov	r4, r3
 800c280:	ea4f 71dc 	mov.w	r1, ip, lsr #31
 800c284:	f361 74df 	bfi	r4, r1, #31, #1
 800c288:	4621      	mov	r1, r4
 800c28a:	481d      	ldr	r0, [pc, #116]	@ (800c300 <scalbn+0xe0>)
 800c28c:	f7f4 f93e 	bl	800050c <__aeabi_dmul>
 800c290:	e7e7      	b.n	800c262 <scalbn+0x42>
 800c292:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 800c296:	4432      	add	r2, r6
 800c298:	428a      	cmp	r2, r1
 800c29a:	dced      	bgt.n	800c278 <scalbn+0x58>
 800c29c:	2a00      	cmp	r2, #0
 800c29e:	dd0a      	ble.n	800c2b6 <scalbn+0x96>
 800c2a0:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800c2a4:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800c2a8:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800c2ac:	46ac      	mov	ip, r5
 800c2ae:	4658      	mov	r0, fp
 800c2b0:	4661      	mov	r1, ip
 800c2b2:	e8bd 88f0 	ldmia.w	sp!, {r4, r5, r6, r7, fp, pc}
 800c2b6:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 800c2ba:	da09      	bge.n	800c2d0 <scalbn+0xb0>
 800c2bc:	f00c 4300 	and.w	r3, ip, #2147483648	@ 0x80000000
 800c2c0:	f043 71d2 	orr.w	r1, r3, #27525120	@ 0x1a40000
 800c2c4:	f441 31b7 	orr.w	r1, r1, #93696	@ 0x16e00
 800c2c8:	480e      	ldr	r0, [pc, #56]	@ (800c304 <scalbn+0xe4>)
 800c2ca:	f041 011f 	orr.w	r1, r1, #31
 800c2ce:	e7bd      	b.n	800c24c <scalbn+0x2c>
 800c2d0:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800c2d4:	3236      	adds	r2, #54	@ 0x36
 800c2d6:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800c2da:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800c2de:	4658      	mov	r0, fp
 800c2e0:	4629      	mov	r1, r5
 800c2e2:	2200      	movs	r2, #0
 800c2e4:	4b08      	ldr	r3, [pc, #32]	@ (800c308 <scalbn+0xe8>)
 800c2e6:	e7d1      	b.n	800c28c <scalbn+0x6c>
 800c2e8:	c2f8f359 	.word	0xc2f8f359
 800c2ec:	01a56e1f 	.word	0x01a56e1f
 800c2f0:	8800759c 	.word	0x8800759c
 800c2f4:	7e37e43c 	.word	0x7e37e43c
 800c2f8:	43500000 	.word	0x43500000
 800c2fc:	ffff3cb0 	.word	0xffff3cb0
 800c300:	8800759c 	.word	0x8800759c
 800c304:	c2f8f359 	.word	0xc2f8f359
 800c308:	3c900000 	.word	0x3c900000

0800c30c <with_errno>:
 800c30c:	b570      	push	{r4, r5, r6, lr}
 800c30e:	4604      	mov	r4, r0
 800c310:	460d      	mov	r5, r1
 800c312:	4616      	mov	r6, r2
 800c314:	f7fc fd88 	bl	8008e28 <__errno>
 800c318:	4629      	mov	r1, r5
 800c31a:	6006      	str	r6, [r0, #0]
 800c31c:	4620      	mov	r0, r4
 800c31e:	bd70      	pop	{r4, r5, r6, pc}

0800c320 <xflow>:
 800c320:	b513      	push	{r0, r1, r4, lr}
 800c322:	4604      	mov	r4, r0
 800c324:	4619      	mov	r1, r3
 800c326:	4610      	mov	r0, r2
 800c328:	b10c      	cbz	r4, 800c32e <xflow+0xe>
 800c32a:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800c32e:	e9cd 2300 	strd	r2, r3, [sp]
 800c332:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c336:	f7f4 f8e9 	bl	800050c <__aeabi_dmul>
 800c33a:	2222      	movs	r2, #34	@ 0x22
 800c33c:	b002      	add	sp, #8
 800c33e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c342:	f7ff bfe3 	b.w	800c30c <with_errno>

0800c346 <__math_uflow>:
 800c346:	2200      	movs	r2, #0
 800c348:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800c34c:	f7ff bfe8 	b.w	800c320 <xflow>

0800c350 <__math_oflow>:
 800c350:	2200      	movs	r2, #0
 800c352:	f04f 43e0 	mov.w	r3, #1879048192	@ 0x70000000
 800c356:	f7ff bfe3 	b.w	800c320 <xflow>
	...

0800c35c <__ieee754_sqrt>:
 800c35c:	4a67      	ldr	r2, [pc, #412]	@ (800c4fc <__ieee754_sqrt+0x1a0>)
 800c35e:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c362:	438a      	bics	r2, r1
 800c364:	4606      	mov	r6, r0
 800c366:	460f      	mov	r7, r1
 800c368:	460b      	mov	r3, r1
 800c36a:	4604      	mov	r4, r0
 800c36c:	d10e      	bne.n	800c38c <__ieee754_sqrt+0x30>
 800c36e:	4602      	mov	r2, r0
 800c370:	f7f4 f8cc 	bl	800050c <__aeabi_dmul>
 800c374:	4602      	mov	r2, r0
 800c376:	460b      	mov	r3, r1
 800c378:	4630      	mov	r0, r6
 800c37a:	4639      	mov	r1, r7
 800c37c:	f7f3 ff10 	bl	80001a0 <__adddf3>
 800c380:	4606      	mov	r6, r0
 800c382:	460f      	mov	r7, r1
 800c384:	4630      	mov	r0, r6
 800c386:	4639      	mov	r1, r7
 800c388:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c38c:	2900      	cmp	r1, #0
 800c38e:	dc0c      	bgt.n	800c3aa <__ieee754_sqrt+0x4e>
 800c390:	f021 4200 	bic.w	r2, r1, #2147483648	@ 0x80000000
 800c394:	4302      	orrs	r2, r0
 800c396:	d0f5      	beq.n	800c384 <__ieee754_sqrt+0x28>
 800c398:	b189      	cbz	r1, 800c3be <__ieee754_sqrt+0x62>
 800c39a:	4602      	mov	r2, r0
 800c39c:	f7f3 fefe 	bl	800019c <__aeabi_dsub>
 800c3a0:	4602      	mov	r2, r0
 800c3a2:	460b      	mov	r3, r1
 800c3a4:	f7f4 f9dc 	bl	8000760 <__aeabi_ddiv>
 800c3a8:	e7ea      	b.n	800c380 <__ieee754_sqrt+0x24>
 800c3aa:	150a      	asrs	r2, r1, #20
 800c3ac:	d115      	bne.n	800c3da <__ieee754_sqrt+0x7e>
 800c3ae:	2100      	movs	r1, #0
 800c3b0:	e009      	b.n	800c3c6 <__ieee754_sqrt+0x6a>
 800c3b2:	0ae3      	lsrs	r3, r4, #11
 800c3b4:	3a15      	subs	r2, #21
 800c3b6:	0564      	lsls	r4, r4, #21
 800c3b8:	2b00      	cmp	r3, #0
 800c3ba:	d0fa      	beq.n	800c3b2 <__ieee754_sqrt+0x56>
 800c3bc:	e7f7      	b.n	800c3ae <__ieee754_sqrt+0x52>
 800c3be:	460a      	mov	r2, r1
 800c3c0:	e7fa      	b.n	800c3b8 <__ieee754_sqrt+0x5c>
 800c3c2:	005b      	lsls	r3, r3, #1
 800c3c4:	3101      	adds	r1, #1
 800c3c6:	02d8      	lsls	r0, r3, #11
 800c3c8:	d5fb      	bpl.n	800c3c2 <__ieee754_sqrt+0x66>
 800c3ca:	1e48      	subs	r0, r1, #1
 800c3cc:	1a12      	subs	r2, r2, r0
 800c3ce:	f1c1 0020 	rsb	r0, r1, #32
 800c3d2:	fa24 f000 	lsr.w	r0, r4, r0
 800c3d6:	4303      	orrs	r3, r0
 800c3d8:	408c      	lsls	r4, r1
 800c3da:	2600      	movs	r6, #0
 800c3dc:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 800c3e0:	2116      	movs	r1, #22
 800c3e2:	07d2      	lsls	r2, r2, #31
 800c3e4:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 800c3e8:	4632      	mov	r2, r6
 800c3ea:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c3ee:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c3f2:	bf5c      	itt	pl
 800c3f4:	005b      	lslpl	r3, r3, #1
 800c3f6:	eb03 73d4 	addpl.w	r3, r3, r4, lsr #31
 800c3fa:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800c3fe:	bf58      	it	pl
 800c400:	0064      	lslpl	r4, r4, #1
 800c402:	eb03 73d4 	add.w	r3, r3, r4, lsr #31
 800c406:	107f      	asrs	r7, r7, #1
 800c408:	0064      	lsls	r4, r4, #1
 800c40a:	1815      	adds	r5, r2, r0
 800c40c:	429d      	cmp	r5, r3
 800c40e:	bfde      	ittt	le
 800c410:	182a      	addle	r2, r5, r0
 800c412:	1b5b      	suble	r3, r3, r5
 800c414:	1836      	addle	r6, r6, r0
 800c416:	0fe5      	lsrs	r5, r4, #31
 800c418:	3901      	subs	r1, #1
 800c41a:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 800c41e:	ea4f 0444 	mov.w	r4, r4, lsl #1
 800c422:	ea4f 0050 	mov.w	r0, r0, lsr #1
 800c426:	d1f0      	bne.n	800c40a <__ieee754_sqrt+0xae>
 800c428:	460d      	mov	r5, r1
 800c42a:	f04f 0a20 	mov.w	sl, #32
 800c42e:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 800c432:	429a      	cmp	r2, r3
 800c434:	eb01 0c00 	add.w	ip, r1, r0
 800c438:	db02      	blt.n	800c440 <__ieee754_sqrt+0xe4>
 800c43a:	d113      	bne.n	800c464 <__ieee754_sqrt+0x108>
 800c43c:	45a4      	cmp	ip, r4
 800c43e:	d811      	bhi.n	800c464 <__ieee754_sqrt+0x108>
 800c440:	f1bc 0f00 	cmp.w	ip, #0
 800c444:	eb0c 0100 	add.w	r1, ip, r0
 800c448:	da42      	bge.n	800c4d0 <__ieee754_sqrt+0x174>
 800c44a:	2900      	cmp	r1, #0
 800c44c:	db40      	blt.n	800c4d0 <__ieee754_sqrt+0x174>
 800c44e:	f102 0e01 	add.w	lr, r2, #1
 800c452:	1a9b      	subs	r3, r3, r2
 800c454:	4672      	mov	r2, lr
 800c456:	45a4      	cmp	ip, r4
 800c458:	bf88      	it	hi
 800c45a:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800c45e:	eba4 040c 	sub.w	r4, r4, ip
 800c462:	4405      	add	r5, r0
 800c464:	ea4f 7cd4 	mov.w	ip, r4, lsr #31
 800c468:	f1ba 0a01 	subs.w	sl, sl, #1
 800c46c:	eb0c 0343 	add.w	r3, ip, r3, lsl #1
 800c470:	ea4f 0444 	mov.w	r4, r4, lsl #1
 800c474:	ea4f 0050 	mov.w	r0, r0, lsr #1
 800c478:	d1db      	bne.n	800c432 <__ieee754_sqrt+0xd6>
 800c47a:	431c      	orrs	r4, r3
 800c47c:	d01a      	beq.n	800c4b4 <__ieee754_sqrt+0x158>
 800c47e:	4c20      	ldr	r4, [pc, #128]	@ (800c500 <__ieee754_sqrt+0x1a4>)
 800c480:	f8df b080 	ldr.w	fp, [pc, #128]	@ 800c504 <__ieee754_sqrt+0x1a8>
 800c484:	e9d4 0100 	ldrd	r0, r1, [r4]
 800c488:	e9db 2300 	ldrd	r2, r3, [fp]
 800c48c:	f7f3 fe86 	bl	800019c <__aeabi_dsub>
 800c490:	e9d4 8900 	ldrd	r8, r9, [r4]
 800c494:	4602      	mov	r2, r0
 800c496:	460b      	mov	r3, r1
 800c498:	4640      	mov	r0, r8
 800c49a:	4649      	mov	r1, r9
 800c49c:	f7f4 fab2 	bl	8000a04 <__aeabi_dcmple>
 800c4a0:	b140      	cbz	r0, 800c4b4 <__ieee754_sqrt+0x158>
 800c4a2:	e9d4 0100 	ldrd	r0, r1, [r4]
 800c4a6:	e9db 2300 	ldrd	r2, r3, [fp]
 800c4aa:	f1b5 3fff 	cmp.w	r5, #4294967295
 800c4ae:	d111      	bne.n	800c4d4 <__ieee754_sqrt+0x178>
 800c4b0:	4655      	mov	r5, sl
 800c4b2:	3601      	adds	r6, #1
 800c4b4:	1072      	asrs	r2, r6, #1
 800c4b6:	086b      	lsrs	r3, r5, #1
 800c4b8:	07f1      	lsls	r1, r6, #31
 800c4ba:	f102 527f 	add.w	r2, r2, #1069547520	@ 0x3fc00000
 800c4be:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 800c4c2:	bf48      	it	mi
 800c4c4:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
 800c4c8:	4618      	mov	r0, r3
 800c4ca:	eb02 5107 	add.w	r1, r2, r7, lsl #20
 800c4ce:	e757      	b.n	800c380 <__ieee754_sqrt+0x24>
 800c4d0:	4696      	mov	lr, r2
 800c4d2:	e7be      	b.n	800c452 <__ieee754_sqrt+0xf6>
 800c4d4:	f7f3 fe64 	bl	80001a0 <__adddf3>
 800c4d8:	e9d4 8900 	ldrd	r8, r9, [r4]
 800c4dc:	4602      	mov	r2, r0
 800c4de:	460b      	mov	r3, r1
 800c4e0:	4640      	mov	r0, r8
 800c4e2:	4649      	mov	r1, r9
 800c4e4:	f7f4 fa84 	bl	80009f0 <__aeabi_dcmplt>
 800c4e8:	b120      	cbz	r0, 800c4f4 <__ieee754_sqrt+0x198>
 800c4ea:	1ca8      	adds	r0, r5, #2
 800c4ec:	bf08      	it	eq
 800c4ee:	3601      	addeq	r6, #1
 800c4f0:	3502      	adds	r5, #2
 800c4f2:	e7df      	b.n	800c4b4 <__ieee754_sqrt+0x158>
 800c4f4:	1c6b      	adds	r3, r5, #1
 800c4f6:	f023 0501 	bic.w	r5, r3, #1
 800c4fa:	e7db      	b.n	800c4b4 <__ieee754_sqrt+0x158>
 800c4fc:	7ff00000 	.word	0x7ff00000
 800c500:	20000610 	.word	0x20000610
 800c504:	20000608 	.word	0x20000608

0800c508 <_init>:
 800c508:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c50a:	bf00      	nop
 800c50c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c50e:	bc08      	pop	{r3}
 800c510:	469e      	mov	lr, r3
 800c512:	4770      	bx	lr

0800c514 <_fini>:
 800c514:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c516:	bf00      	nop
 800c518:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c51a:	bc08      	pop	{r3}
 800c51c:	469e      	mov	lr, r3
 800c51e:	4770      	bx	lr
