rm -rf UHDM-integration-tests/build
mkdir -p UHDM-integration-tests/build
(export TOP_FILE="UHDM-integration-tests/tests/genscope_cells/dut.sv" TOP_MODULE="dut" PARSER=yosys-plugin SURELOG_FLAGS="" && \
cd UHDM-integration-tests/build && UHDM-integration-tests/../image/bin/yosys -c UHDM-integration-tests/tests/genscope_cells/yosys_script.tcl)

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.27+3 (git sha1 b58664d44, gcc 11.3.0-1ubuntu1~22.04 -fPIC -Os)

[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `abc' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `abc9' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `abc9_exe' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `abc9_ops' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `add' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `aigmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `alumacc' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `anlogic_eqn' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `anlogic_fixcarry' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `assertpmux' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `async2sync' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `attrmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `attrmvcp' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `autoname' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `blackbox' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `bmuxmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `bugpoint' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `bwmuxmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `check' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `chformal' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `chparam' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `chtype' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `clean' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `clean_zerowidth' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `clk2fflogic' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `clkbufmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `connect' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `connect_rpc' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `connwrappers' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `coolrunner2_fixup' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `coolrunner2_sop' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `copy' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `cover' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `cutpoint' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `debug' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `delete' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `deminout' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `demuxmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `design' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `dffinit' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `dfflegalize' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `dfflibmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `dffunmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `dump' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `echo' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ecp5_gsr' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `edgetypes' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `efinix_fixcarry' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_add' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_induct' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_make' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_mark' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_miter' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_opt' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_purge' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_remove' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_simple' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_status' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_struct' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `expose' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `extract' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `extract_counter' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `extract_fa' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `extract_reduce' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `extractinv' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `flatten' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `flowmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fmcombine' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fminit' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `formalff' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `freduce' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_detect' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_expand' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_export' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_extract' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_info' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_map' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_opt' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_recode' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fst2tb' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `gatemate_foldinv' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `glift' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `greenpak4_dffinv' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `help' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `hierarchy' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `hilomap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `history' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ice40_braminit' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ice40_dsp' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ice40_opt' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ice40_wrapcarry' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `insbuf' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `iopadmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `jny' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `json' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `log' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `logger' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ls' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ltp' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `lut2mux' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `maccmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_bmux2rom' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_bram' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_collect' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_dff' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_libmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_map' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_memx' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_narrow' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_nordff' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_share' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_unpack' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `miter' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `mutate' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `muxcover' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `muxpack' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `nlutmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `onehot' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_clean' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_demorgan' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_dff' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_expr' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_ffinv' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_lut' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_lut_ins' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_mem' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_mem_feedback' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_mem_priority' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_mem_widen' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_merge' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_muxtree' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_reduce' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_share' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `paramap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `peepopt' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `plugin' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `pmux2shiftx' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `pmuxtree' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `portlist' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `prep' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `printattrs' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_arst' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_clean' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_dff' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_dlatch' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_init' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_memwr' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_mux' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_prune' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_rmdead' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_rom' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `qbfsat' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `qwp' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_aiger' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_blif' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_ilang' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_json' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_liberty' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_rtlil' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_verilog' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `rename' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `rmports' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `sat' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `scatter' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `scc' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `scratchpad' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `script' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `select' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `setattr' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `setparam' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `setundef' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `share' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `shell' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `show' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `shregmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `sim' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `simplemap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `splice' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `splitcells' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `splitnets' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `sta' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `stat' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `submod' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `supercover' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_achronix' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_anlogic' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_coolrunner2' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_easic' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_ecp5' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_efinix' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_fabulous' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_gatemate' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_gowin' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_greenpak4' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_ice40' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_intel' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_intel_alm' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_machxo2' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_nexus' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_quicklogic' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_sf2' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_xilinx' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `tcl' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `techmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `tee' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `test_abcloop' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `test_autotb' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `test_cell' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `test_pmgen' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `torder' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `tribuf' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `uniquify' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `verific' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `verilog_defaults' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `verilog_defines' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `viz' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `wbflip' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `wreduce' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_aiger' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_blif' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_btor' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_cxxrtl' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_edif' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_file' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_firrtl' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_ilang' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_intersynth' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_jny' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_json' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_rtlil' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_simplec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_smt2' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_smv' ->Using Yosys read_systemverilog command
 skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_spice' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_table' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_verilog' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_xaiger' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `xilinx_dffopt' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `xilinx_dsp' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `xilinx_srl' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `xprop' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `zinit' -> skip.

1. Executing Verilog with UHDM frontend.
[INF:CM0023] Creating log file UHDM-integration-tests/build/slpp_all/surelog.log.

[WRN:PA0205] UHDM-integration-tests/tests/genscope_cells/dut.sv:1:1: No timescale set for "dut".

[WRN:PA0205] UHDM-integration-tests/tests/genscope_cells/dut.sv:28:1: No timescale set for "ibex_counter".

[INF:CP0300] Compilation...

[INF:CP0303] UHDM-integration-tests/tests/genscope_cells/dut.sv:1:1: Compile module "work@dut".

[INF:CP0303] UHDM-integration-tests/tests/genscope_cells/dut.sv:28:1: Compile module "work@ibex_counter".

[INF:CP0302] Compile class "work@mailbox".

[INF:CP0302] Compile class "work@process".

[INF:CP0302] Compile class "work@semaphore".

[INF:EL0526] Design Elaboration...

[INF:CP0335] UHDM-integration-tests/tests/genscope_cells/dut.sv:12:1: Compile generate block "work@dut.gen_modules[0]".

[INF:CP0335] UHDM-integration-tests/tests/genscope_cells/dut.sv:94:3: Compile generate block "work@dut.gen_modules[0].module_in_genscope.g_counter_narrow".

[INF:CP0335] UHDM-integration-tests/tests/genscope_cells/dut.sv:12:1: Compile generate block "work@dut.gen_modules[1]".

[INF:CP0335] UHDM-integration-tests/tests/genscope_cells/dut.sv:94:3: Compile generate block "work@dut.gen_modules[1].module_in_genscope.g_counter_narrow".

[NTE:EL0503] UHDM-integration-tests/tests/genscope_cells/dut.sv:1:1: Top level module "work@dut".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 3.

[NTE:EL0510] Nb instances: 3.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5
design: (work@dut)
 |vpiName:work@dut
 |uhdmallPackages:
 \_package: builtin (builtin::)
   |vpiParent:
   \_design: (work@dut)
   |vpiName:builtin
   |vpiFullName:builtin::
   |vpiDefName:builtin
 |uhdmtopPackages:
 \_package: builtin (builtin::)
   |vpiParent:
   \_design: (work@dut)
   |vpiName:builtin
   |vpiFullName:builtin::
   |vpiDefName:builtin
   |vpiTop:1
   |vpiClassDefn:
   \_class_defn: (builtin::any_sverilog_class)
     |vpiParent:
     \_package: builtin (builtin::)
     |vpiName:any_sverilog_class
     |vpiFullName:builtin::any_sverilog_class
   |vpiClassDefn:
   \_class_defn: (builtin::array)
     |vpiParent:
     \_package: builtin (builtin::)
     |vpiName:array
     |vpiFullName:builtin::array
   |vpiClassDefn:
   \_class_defn: (builtin::queue)
     |vpiParent:
     \_package: builtin (builtin::)
     |vpiName:queue
     |vpiFullName:builtin::queue
   |vpiClassDefn:
   \_class_defn: (builtin::string)
     |vpiParent:
     \_package: builtin (builtin::)
     |vpiName:string
     |vpiFullName:builtin::string
   |vpiClassDefn:
   \_class_defn: (builtin::system)
     |vpiParent:
     \_package: builtin (builtin::)
     |vpiName:system
     |vpiFullName:builtin::system
 |uhdmallClasses:
 \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
   |vpiParent:
   \_design: (work@dut)
   |vpiName:work@mailbox
   |vpiMethod:
   \_function: (work@mailbox::new)
     |vpiParent:
     \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
     |vpiName:new
     |vpiFullName:work@mailbox::new
     |vpiMethod:1
     |vpiReturn:
     \_class_var: 
       |vpiTypespec:
       \_class_typespec: 
         |vpiClassDefn:
         \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
     |vpiParent:
     \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
     |vpiIODecl:
     \_io_decl: (bound)
       |vpiDirection:1
       |vpiName:bound
       |vpiExpr:
       \_constant: 
         |vpiDecompile:0
         |vpiSize:64
         |UINT:0
         |vpiConstType:9
       |vpiTypedef:
       \_int_typespec: 
         |vpiSigned:1
   |vpiMethod:
   \_function: (work@mailbox::num)
     |vpiParent:
     \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
     |vpiName:num
     |vpiFullName:work@mailbox::num
     |vpiMethod:1
     |vpiVisibility:1
     |vpiReturn:
     \_int_var: 
       |vpiTypespec:
       \_int_typespec: 
         |vpiSigned:1
       |vpiSigned:1
     |vpiParent:
     \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
   |vpiMethod:
   \_task: (work@mailbox::put)
     |vpiParent:
     \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
     |vpiName:put
     |vpiFullName:work@mailbox::put
     |vpiMethod:1
     |vpiVisibility:1
     |vpiParent:
     \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
     |vpiIODecl:
     \_io_decl: (message)
       |vpiDirection:1
       |vpiName:message
   |vpiMethod:
   \_function: (work@mailbox::try_put)
     |vpiParent:
     \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
     |vpiName:try_put
     |vpiFullName:work@mailbox::try_put
     |vpiMethod:1
     |vpiVisibility:1
     |vpiReturn:
     \_logic_var: 
     |vpiParent:
     \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
     |vpiIODecl:
     \_io_decl: (message)
       |vpiDirection:1
       |vpiName:message
   |vpiMethod:
   \_task: (work@mailbox::get)
     |vpiParent:
     \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
     |vpiName:get
     |vpiFullName:work@mailbox::get
     |vpiMethod:1
     |vpiVisibility:1
     |vpiParent:
     \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
     |vpiIODecl:
     \_io_decl: (message)
       |vpiDirection:6
       |vpiName:message
   |vpiMethod:
   \_function: (work@mailbox::try_get)
     |vpiParent:
     \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
     |vpiName:try_get
     |vpiFullName:work@mailbox::try_get
     |vpiMethod:1
     |vpiVisibility:1
     |vpiReturn:
     \_int_var: 
       |vpiTypespec:
       \_int_typespec: 
         |vpiSigned:1
       |vpiSigned:1
     |vpiParent:
     \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
     |vpiIODecl:
     \_io_decl: (message)
       |vpiDirection:6
       |vpiName:message
   |vpiMethod:
   \_task: (work@mailbox::peek)
     |vpiParent:
     \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
     |vpiName:peek
     |vpiFullName:work@mailbox::peek
     |vpiMethod:1
     |vpiVisibility:1
     |vpiParent:
     \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
     |vpiIODecl:
     \_io_decl: (message)
       |vpiDirection:6
       |vpiName:message
   |vpiMethod:
   \_function: (work@mailbox::try_peek)
     |vpiParent:
     \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
     |vpiName:try_peek
     |vpiFullName:work@mailbox::try_peek
     |vpiMethod:1
     |vpiVisibility:1
     |vpiReturn:
     \_int_var: 
       |vpiTypespec:
       \_int_typespec: 
         |vpiSigned:1
       |vpiSigned:1
     |vpiParent:
     \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
     |vpiIODecl:
     \_io_decl: (message)
       |vpiDirection:6
       |vpiName:message
 |uhdmallClasses:
 \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
   |vpiParent:
   \_design: (work@dut)
   |vpiName:work@process
   |vpiTypedef:
   \_enum_typespec: (state)
     |vpiParent:
     \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
     |vpiName:state
     |vpiEnumConst:
     \_enum_const: (FINISHED)
       |vpiName:FINISHED
       |INT:0
       |vpiDecompile:0
       |vpiSize:64
     |vpiEnumConst:
     \_enum_const: (RUNNING)
       |vpiName:RUNNING
       |INT:1
       |vpiDecompile:1
       |vpiSize:64
     |vpiEnumConst:
     \_enum_const: (WAITING)
       |vpiName:WAITING
       |INT:2
       |vpiDecompile:2
       |vpiSize:64
     |vpiEnumConst:
     \_enum_const: (SUSPENDED)
       |vpiName:SUSPENDED
       |INT:3
       |vpiDecompile:3
       |vpiSize:64
     |vpiEnumConst:
     \_enum_const: (KILLED)
       |vpiName:KILLED
       |INT:4
       |vpiDecompile:4
       |vpiSize:64
   |vpiMethod:
   \_function: (work@process::self)
     |vpiParent:
     \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
     |vpiName:self
     |vpiFullName:work@process::self
     |vpiMethod:1
     |vpiVisibility:1
     |vpiReturn:
     \_class_var: 
       |vpiTypespec:
       \_class_typespec: 
         |vpiClassDefn:
         \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
     |vpiParent:
     \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
   |vpiMethod:
   \_function: (work@process::status)
     |vpiParent:
     \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
     |vpiName:status
     |vpiFullName:work@process::status
     |vpiMethod:1
     |vpiVisibility:1
     |vpiReturn:
     \_enum_var: 
       |vpiTypespec:
       \_enum_typespec: (state)
     |vpiParent:
     \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
   |vpiMethod:
   \_task: (work@process::kill)
     |vpiParent:
     \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
     |vpiName:kill
     |vpiFullName:work@process::kill
     |vpiMethod:1
     |vpiVisibility:1
     |vpiParent:
     \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
   |vpiMethod:
   \_task: (work@process::await)
     |vpiParent:
     \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
     |vpiName:await
     |vpiFullName:work@process::await
     |vpiMethod:1
     |vpiVisibility:1
     |vpiParent:
     \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
   |vpiMethod:
   \_task: (work@process::suspend)
     |vpiParent:
     \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
     |vpiName:suspend
     |vpiFullName:work@process::suspend
     |vpiMethod:1
     |vpiVisibility:1
     |vpiParent:
     \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
   |vpiMethod:
   \_task: (work@process::resume)
     |vpiParent:
     \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
     |vpiName:resume
     |vpiFullName:work@process::resume
     |vpiMethod:1
     |vpiVisibility:1
     |vpiParent:
     \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
 |uhdmallClasses:
 \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
   |vpiParent:
   \_design: (work@dut)
   |vpiName:work@semaphore
   |vpiMethod:
   \_function: (work@semaphore::new)
     |vpiParent:
     \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
     |vpiName:new
     |vpiFullName:work@semaphore::new
     |vpiMethod:1
     |vpiReturn:
     \_class_var: 
       |vpiTypespec:
       \_class_typespec: 
         |vpiClassDefn:
         \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
     |vpiParent:
     \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
     |vpiIODecl:
     \_io_decl: (keyCount)
       |vpiDirection:1
       |vpiName:keyCount
       |vpiExpr:
       \_constant: 
         |vpiDecompile:0
         |vpiSize:64
         |UINT:0
         |vpiConstType:9
       |vpiTypedef:
       \_int_typespec: 
         |vpiSigned:1
   |vpiMethod:
   \_task: (work@semaphore::put)
     |vpiParent:
     \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
     |vpiName:put
     |vpiFullName:work@semaphore::put
     |vpiMethod:1
     |vpiVisibility:1
     |vpiParent:
     \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
     |vpiIODecl:
     \_io_decl: (keyCount)
       |vpiDirection:1
       |vpiName:keyCount
       |vpiExpr:
       \_constant: 
         |vpiDecompile:1
         |vpiSize:64
         |UINT:1
         |vpiConstType:9
       |vpiTypedef:
       \_int_typespec: 
         |vpiSigned:1
   |vpiMethod:
   \_task: (work@semaphore::get)
     |vpiParent:
     \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
     |vpiName:get
     |vpiFullName:work@semaphore::get
     |vpiMethod:1
     |vpiVisibility:1
     |vpiParent:
     \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
     |vpiIODecl:
     \_io_decl: (keyCount)
       |vpiDirection:1
       |vpiName:keyCount
       |vpiExpr:
       \_constant: 
         |vpiDecompile:1
         |vpiSize:64
         |UINT:1
         |vpiConstType:9
       |vpiTypedef:
       \_int_typespec: 
         |vpiSigned:1
   |vpiMethod:
   \_function: (work@semaphore::try_get)
     |vpiParent:
     \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
     |vpiName:try_get
     |vpiFullName:work@semaphore::try_get
     |vpiMethod:1
     |vpiVisibility:1
     |vpiReturn:
     \_int_var: 
       |vpiTypespec:
       \_int_typespec: 
         |vpiSigned:1
       |vpiSigned:1
     |vpiParent:
     \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
     |vpiIODecl:
     \_io_decl: (keyCount)
       |vpiDirection:1
       |vpiName:keyCount
       |vpiExpr:
       \_constant: 
         |vpiDecompile:1
         |vpiSize:64
         |UINT:1
         |vpiConstType:9
       |vpiTypedef:
       \_int_typespec: 
         |vpiSigned:1
 |uhdmallModules:
 \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/genscope_cells/dut.sv, line:1:1, endln:26:10
   |vpiParent:
   \_design: (work@dut)
   |vpiFullName:work@dut
   |vpiParameter:
   \_parameter: (work@dut.NUM_MODULES), line:3:15, endln:3:26
     |vpiParent:
     \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/genscope_cells/dut.sv, line:1:1, endln:26:10
     |UINT:2
     |vpiTypespec:
     \_int_typespec: , line:3:11, endln:3:14
       |vpiParent:
       \_parameter: (work@dut.NUM_MODULES), line:3:15, endln:3:26
       |vpiSigned:1
     |vpiSigned:1
     |vpiName:NUM_MODULES
     |vpiFullName:work@dut.NUM_MODULES
   |vpiParameter:
   \_parameter: (work@dut.MODULE_PARAM), line:4:15, endln:4:27
     |vpiParent:
     \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/genscope_cells/dut.sv, line:1:1, endln:26:10
     |UINT:10
     |vpiTypespec:
     \_int_typespec: , line:4:11, endln:4:14
       |vpiParent:
       \_parameter: (work@dut.MODULE_PARAM), line:4:15, endln:4:27
       |vpiSigned:1
     |vpiSigned:1
     |vpiName:MODULE_PARAM
     |vpiFullName:work@dut.MODULE_PARAM
   |vpiParamAssign:
   \_param_assign: , line:3:15, endln:3:30
     |vpiParent:
     \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/genscope_cells/dut.sv, line:1:1, endln:26:10
     |vpiRhs:
     \_constant: , line:3:29, endln:3:30
       |vpiDecompile:2
       |vpiSize:32
       |UINT:2
       |vpiTypespec:
       \_int_typespec: , line:3:11, endln:3:14
       |vpiConstType:9
     |vpiLhs:
     \_parameter: (work@dut.NUM_MODULES), line:3:15, endln:3:26
   |vpiParamAssign:
   \_param_assign: , line:4:15, endln:4:32
     |vpiParent:
     \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/genscope_cells/dut.sv, line:1:1, endln:26:10
     |vpiRhs:
     \_constant: , line:4:30, endln:4:32
       |vpiDecompile:10
       |vpiSize:32
       |UINT:10
       |vpiTypespec:
       \_int_typespec: , line:4:11, endln:4:14
       |vpiConstType:9
     |vpiLhs:
     \_parameter: (work@dut.MODULE_PARAM), line:4:15, endln:4:27
   |vpiDefName:work@dut
   |vpiNet:
   \_logic_net: (work@dut.clk), line:5:7, endln:5:10
     |vpiParent:
     \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/genscope_cells/dut.sv, line:1:1, endln:26:10
     |vpiName:clk
     |vpiFullName:work@dut.clk
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (work@dut.rst), line:6:7, endln:6:10
     |vpiParent:
     \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/genscope_cells/dut.sv, line:1:1, endln:26:10
     |vpiName:rst
     |vpiFullName:work@dut.rst
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (work@dut.counter_inc_i), line:7:24, endln:7:37
     |vpiParent:
     \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/genscope_cells/dut.sv, line:1:1, endln:26:10
     |vpiName:counter_inc_i
     |vpiFullName:work@dut.counter_inc_i
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (work@dut.counterh_we_i), line:8:24, endln:8:37
     |vpiParent:
     \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/genscope_cells/dut.sv, line:1:1, endln:26:10
     |vpiName:counterh_we_i
     |vpiFullName:work@dut.counterh_we_i
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (work@dut.counter_we_i), line:9:24, endln:9:36
     |vpiParent:
     \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/genscope_cells/dut.sv, line:1:1, endln:26:10
     |vpiName:counter_we_i
     |vpiFullName:work@dut.counter_we_i
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (work@dut.counter_val_i), line:10:31, endln:10:44
     |vpiParent:
     \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/genscope_cells/dut.sv, line:1:1, endln:26:10
     |vpiName:counter_val_i
     |vpiFullName:work@dut.counter_val_i
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (work@dut.counter_val_o), line:11:31, endln:11:44
     |vpiParent:
     \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/genscope_cells/dut.sv, line:1:1, endln:26:10
     |vpiName:counter_val_o
     |vpiFullName:work@dut.counter_val_o
     |vpiNetType:36
 |uhdmallModules:
 \_module_inst: work@ibex_counter (work@ibex_counter), file:UHDM-integration-tests/tests/genscope_cells/dut.sv, line:28:1, endln:106:10
   |vpiParent:
   \_design: (work@dut)
   |vpiFullName:work@ibex_counter
   |vpiParameter:
   \_parameter: (work@ibex_counter.CounterWidth), line:29:17, endln:29:29
     |vpiParent:
     \_module_inst: work@ibex_counter (work@ibex_counter), file:UHDM-integration-tests/tests/genscope_cells/dut.sv, line:28:1, endln:106:10
     |UINT:32
     |vpiTypespec:
     \_int_typespec: , line:29:13, endln:29:16
       |vpiParent:
       \_parameter: (work@ibex_counter.CounterWidth), line:29:17, endln:29:29
       |vpiSigned:1
     |vpiSigned:1
     |vpiName:CounterWidth
     |vpiFullName:work@ibex_counter.CounterWidth
   |vpiParamAssign:
   \_param_assign: , line:29:17, endln:29:34
     |vpiParent:
     \_module_inst: work@ibex_counter (work@ibex_counter), file:UHDM-integration-tests/tests/genscope_cells/dut.sv, line:28:1, endln:106:10
     |vpiRhs:
     \_constant: , line:29:32, endln:29:34
       |vpiDecompile:32
       |vpiSize:32
       |UINT:32
       |vpiTypespec:
       \_int_typespec: , line:29:13, endln:29:16
       |vpiConstType:9
     |vpiLhs:
     \_parameter: (work@ibex_counter.CounterWidth), line:29:17, endln:29:29
   |vpiDefName:work@ibex_counter
   |vpiNet:
   \_logic_net: (work@ibex_counter.clk_i), line:31:23, endln:31:28
     |vpiParent:
     \_module_inst: work@ibex_counter (work@ibex_counter), file:UHDM-integration-tests/tests/genscope_cells/dut.sv, line:28:1, endln:106:10
     |vpiName:clk_i
     |vpiFullName:work@ibex_counter.clk_i
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (work@ibex_counter.rst_ni), line:32:23, endln:32:29
     |vpiParent:
     \_module_inst: work@ibex_counter (work@ibex_counter), file:UHDM-integration-tests/tests/genscope_cells/dut.sv, line:28:1, endln:106:10
     |vpiName:rst_ni
     |vpiFullName:work@ibex_counter.rst_ni
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (work@ibex_counter.counter_inc_i), line:34:23, endln:34:36
     |vpiParent:
     \_module_inst: work@ibex_counter (work@ibex_counter), file:UHDM-integration-tests/tests/genscope_cells/dut.sv, line:28:1, endln:106:10
     |vpiName:counter_inc_i
     |vpiFullName:work@ibex_counter.counter_inc_i
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (work@ibex_counter.counterh_we_i), line:35:23, endln:35:36
     |vpiParent:
     \_module_inst: work@ibex_counter (work@ibex_counter), file:UHDM-integration-tests/tests/genscope_cells/dut.sv, line:28:1, endln:106:10
     |vpiName:counterh_we_i
     |vpiFullName:work@ibex_counter.counterh_we_i
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (work@ibex_counter.counter_we_i), line:36:23, endln:36:35
     |vpiParent:
     \_module_inst: work@ibex_counter (work@ibex_counter), file:UHDM-integration-tests/tests/genscope_cells/dut.sv, line:28:1, endln:106:10
     |vpiName:counter_we_i
     |vpiFullName:work@ibex_counter.counter_we_i
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (work@ibex_counter.counter_val_i), line:37:23, endln:37:36
     |vpiParent:
     \_module_inst: work@ibex_counter (work@ibex_counter), file:UHDM-integration-tests/tests/genscope_cells/dut.sv, line:28:1, endln:106:10
     |vpiName:counter_val_i
     |vpiFullName:work@ibex_counter.counter_val_i
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (work@ibex_counter.counter_val_o), line:38:23, endln:38:36
     |vpiParent:
     \_module_inst: work@ibex_counter (work@ibex_counter), file:UHDM-integration-tests/tests/genscope_cells/dut.sv, line:28:1, endln:106:10
     |vpiName:counter_val_o
     |vpiFullName:work@ibex_counter.counter_val_o
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (work@ibex_counter.counter), line:41:28, endln:41:35
     |vpiParent:
     \_module_inst: work@ibex_counter (work@ibex_counter), file:UHDM-integration-tests/tests/genscope_cells/dut.sv, line:28:1, endln:106:10
     |vpiName:counter
     |vpiFullName:work@ibex_counter.counter
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (work@ibex_counter.counter_upd), line:42:28, endln:42:39
     |vpiParent:
     \_module_inst: work@ibex_counter (work@ibex_counter), file:UHDM-integration-tests/tests/genscope_cells/dut.sv, line:28:1, endln:106:10
     |vpiName:counter_upd
     |vpiFullName:work@ibex_counter.counter_upd
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (work@ibex_counter.counter_load), line:43:28, endln:43:40
     |vpiParent:
     \_module_inst: work@ibex_counter (work@ibex_counter), file:UHDM-integration-tests/tests/genscope_cells/dut.sv, line:28:1, endln:106:10
     |vpiName:counter_load
     |vpiFullName:work@ibex_counter.counter_load
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (work@ibex_counter.we), line:44:28, endln:44:30
     |vpiParent:
     \_module_inst: work@ibex_counter (work@ibex_counter), file:UHDM-integration-tests/tests/genscope_cells/dut.sv, line:28:1, endln:106:10
     |vpiName:we
     |vpiFullName:work@ibex_counter.we
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (work@ibex_counter.counter_d), line:45:28, endln:45:37
     |vpiParent:
     \_module_inst: work@ibex_counter (work@ibex_counter), file:UHDM-integration-tests/tests/genscope_cells/dut.sv, line:28:1, endln:106:10
     |vpiName:counter_d
     |vpiFullName:work@ibex_counter.counter_d
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (work@ibex_counter.counter_q), line:80:28, endln:80:37
     |vpiParent:
     \_module_inst: work@ibex_counter (work@ibex_counter), file:UHDM-integration-tests/tests/genscope_cells/dut.sv, line:28:1, endln:106:10
     |vpiName:counter_q
     |vpiFullName:work@ibex_counter.counter_q
     |vpiNetType:36
   |vpiPort:
   \_port: (clk_i), line:31:23, endln:31:28
     |vpiParent:
     \_module_inst: work@ibex_counter (work@ibex_counter), file:UHDM-integration-tests/tests/genscope_cells/dut.sv, line:28:1, endln:106:10
     |vpiName:clk_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (work@ibex_counter.clk_i), line:31:23, endln:31:28
     |vpiTypedef:
     \_logic_typespec: , line:31:10, endln:31:15
   |vpiPort:
   \_port: (rst_ni), line:32:23, endln:32:29
     |vpiParent:
     \_module_inst: work@ibex_counter (work@ibex_counter), file:UHDM-integration-tests/tests/genscope_cells/dut.sv, line:28:1, endln:106:10
     |vpiName:rst_ni
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (work@ibex_counter.rst_ni), line:32:23, endln:32:29
     |vpiTypedef:
     \_logic_typespec: , line:32:10, endln:32:15
   |vpiPort:
   \_port: (counter_inc_i), line:34:23, endln:34:36
     |vpiParent:
     \_module_inst: work@ibex_counter (work@ibex_counter), file:UHDM-integration-tests/tests/genscope_cells/dut.sv, line:28:1, endln:106:10
     |vpiName:counter_inc_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (work@ibex_counter.counter_inc_i), line:34:23, endln:34:36
     |vpiTypedef:
     \_logic_typespec: , line:34:10, endln:34:15
   |vpiPort:
   \_port: (counterh_we_i), line:35:23, endln:35:36
     |vpiParent:
     \_module_inst: work@ibex_counter (work@ibex_counter), file:UHDM-integration-tests/tests/genscope_cells/dut.sv, line:28:1, endln:106:10
     |vpiName:counterh_we_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (work@ibex_counter.counterh_we_i), line:35:23, endln:35:36
     |vpiTypedef:
     \_logic_typespec: , line:35:10, endln:35:15
   |vpiPort:
   \_port: (counter_we_i), line:36:23, endln:36:35
     |vpiParent:
     \_module_inst: work@ibex_counter (work@ibex_counter), file:UHDM-integration-tests/tests/genscope_cells/dut.sv, line:28:1, endln:106:10
     |vpiName:counter_we_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (work@ibex_counter.counter_we_i), line:36:23, endln:36:35
     |vpiTypedef:
     \_logic_typespec: , line:36:10, endln:36:15
   |vpiPort:
   \_port: (counter_val_i), line:37:23, endln:37:36
     |vpiParent:
     \_module_inst: work@ibex_counter (work@ibex_counter), file:UHDM-integration-tests/tests/genscope_cells/dut.sv, line:28:1, endln:106:10
     |vpiName:counter_val_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (work@ibex_counter.counter_val_i), line:37:23, endln:37:36
     |vpiTypedef:
     \_logic_typespec: , line:37:10, endln:37:22
       |vpiRange:
       \_range: , line:37:16, endln:37:22
         |vpiLeftRange:
         \_constant: , line:37:17, endln:37:19
           |vpiParent:
           \_range: , line:37:16, endln:37:22
           |vpiDecompile:31
           |vpiSize:64
           |UINT:31
           |vpiConstType:9
         |vpiRightRange:
         \_constant: , line:37:20, endln:37:21
           |vpiParent:
           \_range: , line:37:16, endln:37:22
           |vpiDecompile:0
           |vpiSize:64
           |UINT:0
           |vpiConstType:9
   |vpiPort:
   \_port: (counter_val_o), line:38:23, endln:38:36
     |vpiParent:
     \_module_inst: work@ibex_counter (work@ibex_counter), file:UHDM-integration-tests/tests/genscope_cells/dut.sv, line:28:1, endln:106:10
     |vpiName:counter_val_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (work@ibex_counter.counter_val_o), line:38:23, endln:38:36
     |vpiTypedef:
     \_logic_typespec: , line:38:10, endln:38:22
       |vpiRange:
       \_range: , line:38:16, endln:38:22
         |vpiLeftRange:
         \_constant: , line:38:17, endln:38:19
           |vpiParent:
           \_range: , line:38:16, endln:38:22
           |vpiDecompile:63
           |vpiSize:64
           |UINT:63
           |vpiConstType:9
         |vpiRightRange:
         \_constant: , line:38:20, endln:38:21
           |vpiParent:
           \_range: , line:38:16, endln:38:22
           |vpiDecompile:0
           |vpiSize:64
           |UINT:0
           |vpiConstType:9
   |vpiProcess:
   \_always: , line:48:3, endln:70:6
     |vpiParent:
     \_module_inst: work@ibex_counter (work@ibex_counter), file:UHDM-integration-tests/tests/genscope_cells/dut.sv, line:28:1, endln:106:10
     |vpiStmt:
     \_begin: (work@ibex_counter), line:48:15, endln:70:6
       |vpiParent:
       \_always: , line:48:3, endln:70:6
       |vpiFullName:work@ibex_counter
       |vpiStmt:
       \_assignment: , line:51:5, endln:51:38
         |vpiParent:
         \_begin: (work@ibex_counter), line:48:15, endln:70:6
         |vpiOpType:82
         |vpiBlocking:1
         |vpiRhs:
         \_operation: , line:51:10, endln:51:38
           |vpiParent:
           \_begin: (work@ibex_counter), line:48:15, endln:70:6
           |vpiOpType:29
           |vpiOperand:
           \_ref_obj: (work@ibex_counter.counter_we_i), line:51:10, endln:51:22
             |vpiParent:
             \_begin: (work@ibex_counter), line:48:15, endln:70:6
             |vpiName:counter_we_i
             |vpiFullName:work@ibex_counter.counter_we_i
             |vpiActual:
             \_logic_net: (work@dut.gen_modules[0].module_in_genscope.counter_we_i), line:36:23, endln:36:35
           |vpiOperand:
           \_ref_obj: (work@ibex_counter.counterh_we_i), line:51:25, endln:51:38
             |vpiParent:
             \_operation: , line:51:10, endln:51:38
             |vpiName:counterh_we_i
             |vpiFullName:work@ibex_counter.counterh_we_i
             |vpiActual:
             \_logic_net: (work@dut.gen_modules[0].module_in_genscope.counterh_we_i), line:35:23, endln:35:36
         |vpiLhs:
         \_ref_obj: (work@ibex_counter.we), line:51:5, endln:51:7
           |vpiParent:
           \_begin: (work@ibex_counter), line:48:15, endln:70:6
           |vpiName:we
           |vpiFullName:work@ibex_counter.we
           |vpiActual:
           \_logic_var: (work@dut.gen_modules[0].module_in_genscope.we), line:44:28, endln:44:30
       |vpiStmt:
       \_assignment: , line:52:5, endln:52:41
         |vpiParent:
         \_begin: (work@ibex_counter), line:48:15, endln:70:6
         |vpiOpType:82
         |vpiBlocking:1
         |vpiRhs:
         \_part_select: , line:52:27, endln:52:41
           |vpiParent:
           \_ref_obj: counter (work@ibex_counter.counter), line:52:27, endln:52:34
             |vpiParent:
             \_assignment: , line:52:5, endln:52:41
             |vpiName:counter
             |vpiFullName:work@ibex_counter.counter
             |vpiDefName:counter
           |vpiConstantSelect:1
           |vpiLeftRange:
           \_constant: , line:52:35, endln:52:37
             |vpiDecompile:63
             |vpiSize:64
             |UINT:63
             |vpiConstType:9
           |vpiRightRange:
           \_constant: , line:52:38, endln:52:40
             |vpiDecompile:32
             |vpiSize:64
             |UINT:32
             |vpiConstType:9
         |vpiLhs:
         \_part_select: , line:52:5, endln:52:24
           |vpiParent:
           \_ref_obj: counter_load (work@ibex_counter.counter_load)
             |vpiParent:
             \_assignment: , line:52:5, endln:52:41
             |vpiName:counter_load
             |vpiFullName:work@ibex_counter.counter_load
             |vpiDefName:counter_load
           |vpiConstantSelect:1
           |vpiLeftRange:
           \_constant: , line:52:18, endln:52:20
             |vpiDecompile:63
             |vpiSize:64
             |UINT:63
             |vpiConstType:9
           |vpiRightRange:
           \_constant: , line:52:21, endln:52:23
             |vpiDecompile:32
             |vpiSize:64
             |UINT:32
             |vpiConstType:9
       |vpiStmt:
       \_assignment: , line:53:5, endln:53:40
         |vpiParent:
         \_begin: (work@ibex_counter), line:48:15, endln:70:6
         |vpiOpType:82
         |vpiBlocking:1
         |vpiRhs:
         \_ref_obj: (work@ibex_counter.counter_val_i), line:53:27, endln:53:40
           |vpiParent:
           \_begin: (work@ibex_counter), line:48:15, endln:70:6
           |vpiName:counter_val_i
           |vpiFullName:work@ibex_counter.counter_val_i
           |vpiActual:
           \_logic_net: (work@dut.gen_modules[0].module_in_genscope.counter_val_i), line:37:23, endln:37:36
         |vpiLhs:
         \_part_select: , line:53:5, endln:53:23
           |vpiParent:
           \_ref_obj: counter_load (work@ibex_counter.counter_load)
             |vpiParent:
             \_assignment: , line:53:5, endln:53:40
             |vpiName:counter_load
             |vpiFullName:work@ibex_counter.counter_load
             |vpiDefName:counter_load
           |vpiConstantSelect:1
           |vpiLeftRange:
           \_constant: , line:53:18, endln:53:20
             |vpiDecompile:31
             |vpiSize:64
             |UINT:31
             |vpiConstType:9
           |vpiRightRange:
           \_constant: , line:53:21, endln:53:22
             |vpiDecompile:0
             |vpiSize:64
             |UINT:0
             |vpiConstType:9
       |vpiStmt:
       \_if_stmt: , line:54:5, endln:57:8
         |vpiParent:
         \_begin: (work@ibex_counter), line:48:15, endln:70:6
         |vpiCondition:
         \_ref_obj: (work@ibex_counter.counterh_we_i), line:54:9, endln:54:22
           |vpiParent:
           \_if_stmt: , line:54:5, endln:57:8
           |vpiName:counterh_we_i
           |vpiFullName:work@ibex_counter.counterh_we_i
           |vpiActual:
           \_logic_net: (work@dut.gen_modules[0].module_in_genscope.counterh_we_i), line:35:23, endln:35:36
         |vpiStmt:
         \_begin: (work@ibex_counter), line:54:24, endln:57:8
           |vpiParent:
           \_if_stmt: , line:54:5, endln:57:8
           |vpiFullName:work@ibex_counter
           |vpiStmt:
           \_assignment: , line:55:7, endln:55:42
             |vpiParent:
             \_begin: (work@ibex_counter), line:54:24, endln:57:8
             |vpiOpType:82
             |vpiBlocking:1
             |vpiRhs:
             \_ref_obj: (work@ibex_counter.counter_val_i), line:55:29, endln:55:42
               |vpiParent:
               \_begin: (work@ibex_counter), line:54:24, endln:57:8
               |vpiName:counter_val_i
               |vpiFullName:work@ibex_counter.counter_val_i
               |vpiActual:
               \_logic_net: (work@dut.gen_modules[0].module_in_genscope.counter_val_i), line:37:23, endln:37:36
             |vpiLhs:
             \_part_select: , line:55:7, endln:55:26
               |vpiParent:
               \_ref_obj: counter_load (work@ibex_counter.counter_load)
                 |vpiParent:
                 \_assignment: , line:55:7, endln:55:42
                 |vpiName:counter_load
                 |vpiFullName:work@ibex_counter.counter_load
                 |vpiDefName:counter_load
               |vpiConstantSelect:1
               |vpiLeftRange:
               \_constant: , line:55:20, endln:55:22
                 |vpiDecompile:63
                 |vpiSize:64
                 |UINT:63
                 |vpiConstType:9
               |vpiRightRange:
               \_constant: , line:55:23, endln:55:25
                 |vpiDecompile:32
                 |vpiSize:64
                 |UINT:32
                 |vpiConstType:9
           |vpiStmt:
           \_assignment: , line:56:7, endln:56:42
             |vpiParent:
             \_begin: (work@ibex_counter), line:54:24, endln:57:8
             |vpiOpType:82
             |vpiBlocking:1
             |vpiRhs:
             \_part_select: , line:56:29, endln:56:42
               |vpiParent:
               \_ref_obj: counter (work@ibex_counter.counter), line:56:29, endln:56:36
                 |vpiParent:
                 \_assignment: , line:56:7, endln:56:42
                 |vpiName:counter
                 |vpiFullName:work@ibex_counter.counter
                 |vpiDefName:counter
               |vpiConstantSelect:1
               |vpiLeftRange:
               \_constant: , line:56:37, endln:56:39
                 |vpiDecompile:31
                 |vpiSize:64
                 |UINT:31
                 |vpiConstType:9
               |vpiRightRange:
               \_constant: , line:56:40, endln:56:41
                 |vpiDecompile:0
                 |vpiSize:64
                 |UINT:0
                 |vpiConstType:9
             |vpiLhs:
             \_part_select: , line:56:7, endln:56:25
               |vpiParent:
               \_ref_obj: counter_load (work@ibex_counter.counter_load)
                 |vpiParent:
                 \_assignment: , line:56:7, endln:56:42
                 |vpiName:counter_load
                 |vpiFullName:work@ibex_counter.counter_load
                 |vpiDefName:counter_load
               |vpiConstantSelect:1
               |vpiLeftRange:
               \_constant: , line:56:20, endln:56:22
                 |vpiDecompile:31
                 |vpiSize:64
                 |UINT:31
                 |vpiConstType:9
               |vpiRightRange:
               \_constant: , line:56:23, endln:56:24
                 |vpiDecompile:0
                 |vpiSize:64
                 |UINT:0
                 |vpiConstType:9
       |vpiStmt:
       \_assignment: , line:60:5, endln:60:76
         |vpiParent:
         \_begin: (work@ibex_counter), line:48:15, endln:70:6
         |vpiOpType:82
         |vpiBlocking:1
         |vpiRhs:
         \_operation: , line:60:19, endln:60:76
           |vpiParent:
           \_begin: (work@ibex_counter), line:48:15, endln:70:6
           |vpiOpType:24
           |vpiOperand:
           \_part_select: , line:60:19, endln:60:44
             |vpiParent:
             \_ref_obj: counter (work@ibex_counter.counter), line:60:19, endln:60:26
               |vpiParent:
               \_operation: , line:60:19, endln:60:76
               |vpiName:counter
               |vpiFullName:work@ibex_counter.counter
               |vpiDefName:counter
             |vpiConstantSelect:1
             |vpiLeftRange:
             \_operation: , line:60:27, endln:60:41
               |vpiParent:
               \_begin: (work@ibex_counter), line:48:15, endln:70:6
               |vpiOpType:11
               |vpiOperand:
               \_ref_obj: (work@ibex_counter.CounterWidth), line:60:27, endln:60:39
                 |vpiParent:
                 \_begin: (work@ibex_counter), line:48:15, endln:70:6
                 |vpiName:CounterWidth
                 |vpiFullName:work@ibex_counter.CounterWidth
               |vpiOperand:
               \_constant: , line:60:40, endln:60:41
                 |vpiParent:
                 \_operation: , line:60:27, endln:60:41
                 |vpiDecompile:1
                 |vpiSize:64
                 |UINT:1
                 |vpiConstType:9
             |vpiRightRange:
             \_constant: , line:60:42, endln:60:43
               |vpiDecompile:0
               |vpiSize:64
               |UINT:0
               |vpiConstType:9
           |vpiOperand:
           \_operation: , line:60:47, endln:60:76
             |vpiParent:
             \_operation: , line:60:19, endln:60:76
             |vpiOpType:33
             |vpiOperand:
             \_operation: , line:60:48, endln:60:70
               |vpiParent:
               \_operation: , line:60:19, endln:60:76
               |vpiOpType:34
               |vpiOperand:
               \_operation: , line:60:49, endln:60:63
                 |vpiParent:
                 \_operation: , line:60:19, endln:60:76
                 |vpiOpType:11
                 |vpiOperand:
                 \_ref_obj: (work@ibex_counter.CounterWidth), line:60:49, endln:60:61
                   |vpiParent:
                   \_operation: , line:60:19, endln:60:76
                   |vpiName:CounterWidth
                   |vpiFullName:work@ibex_counter.CounterWidth
                 |vpiOperand:
                 \_constant: , line:60:62, endln:60:63
                   |vpiParent:
                   \_operation: , line:60:49, endln:60:63
                   |vpiDecompile:1
                   |vpiSize:64
                   |UINT:1
                   |vpiConstType:9
               |vpiOperand:
               \_operation: , line:60:63, endln:60:69
                 |vpiParent:
                 \_operation: , line:60:19, endln:60:76
                 |vpiOpType:33
                 |vpiOperand:
                 \_constant: , line:60:64, endln:60:68
                   |vpiDecompile:1'b0
                   |vpiSize:1
                   |BIN:0
                   |vpiConstType:3
             |vpiOperand:
             \_constant: , line:60:71, endln:60:75
               |vpiParent:
               \_operation: , line:60:47, endln:60:76
               |vpiDecompile:1'b1
               |vpiSize:1
               |BIN:1
               |vpiConstType:3
         |vpiLhs:
         \_ref_obj: (work@ibex_counter.counter_upd), line:60:5, endln:60:16
           |vpiParent:
           \_begin: (work@ibex_counter), line:48:15, endln:70:6
           |vpiName:counter_upd
           |vpiFullName:work@ibex_counter.counter_upd
           |vpiActual:
           \_logic_var: (work@dut.gen_modules[0].module_in_genscope.counter_upd), line:42:28, endln:42:39
       |vpiStmt:
       \_if_else: , line:63:5, endln:69:8
         |vpiParent:
         \_begin: (work@ibex_counter), line:48:15, endln:70:6
         |vpiCondition:
         \_ref_obj: (work@ibex_counter.we), line:63:9, endln:63:11
           |vpiParent:
           \_if_else: , line:63:5, endln:69:8
           |vpiName:we
           |vpiFullName:work@ibex_counter.we
           |vpiActual:
           \_logic_var: (work@dut.gen_modules[0].module_in_genscope.we), line:44:28, endln:44:30
         |vpiStmt:
         \_begin: (work@ibex_counter), line:63:13, endln:65:8
           |vpiParent:
           \_if_else: , line:63:5, endln:69:8
           |vpiFullName:work@ibex_counter
           |vpiStmt:
           \_assignment: , line:64:7, endln:64:49
             |vpiParent:
             \_begin: (work@ibex_counter), line:63:13, endln:65:8
             |vpiOpType:82
             |vpiBlocking:1
             |vpiRhs:
             \_part_select: , line:64:19, endln:64:49
               |vpiParent:
               \_ref_obj: counter_load (work@ibex_counter.counter_load), line:64:19, endln:64:31
                 |vpiParent:
                 \_assignment: , line:64:7, endln:64:49
                 |vpiName:counter_load
                 |vpiFullName:work@ibex_counter.counter_load
                 |vpiDefName:counter_load
               |vpiConstantSelect:1
               |vpiLeftRange:
               \_operation: , line:64:32, endln:64:46
                 |vpiParent:
                 \_begin: (work@ibex_counter), line:63:13, endln:65:8
                 |vpiOpType:11
                 |vpiOperand:
                 \_ref_obj: (work@ibex_counter.CounterWidth), line:64:32, endln:64:44
                   |vpiParent:
                   \_begin: (work@ibex_counter), line:63:13, endln:65:8
                   |vpiName:CounterWidth
                   |vpiFullName:work@ibex_counter.CounterWidth
                 |vpiOperand:
                 \_constant: , line:64:45, endln:64:46
                   |vpiParent:
                   \_operation: , line:64:32, endln:64:46
                   |vpiDecompile:1
                   |vpiSize:64
                   |UINT:1
                   |vpiConstType:9
               |vpiRightRange:
               \_constant: , line:64:47, endln:64:48
                 |vpiDecompile:0
                 |vpiSize:64
                 |UINT:0
                 |vpiConstType:9
             |vpiLhs:
             \_ref_obj: (work@ibex_counter.counter_d), line:64:7, endln:64:16
               |vpiParent:
               \_begin: (work@ibex_counter), line:63:13, endln:65:8
               |vpiName:counter_d
               |vpiFullName:work@ibex_counter.counter_d
               |vpiActual:
               \_logic_var: (work@dut.gen_modules[0].module_in_genscope.counter_d), line:45:28, endln:45:37
         |vpiElseStmt:
         \_if_else: , line:65:14, endln:69:8
           |vpiParent:
           \_if_else: , line:63:5, endln:69:8
           |vpiCondition:
           \_ref_obj: (work@ibex_counter.counter_inc_i), line:65:18, endln:65:31
             |vpiParent:
             \_if_else: , line:65:14, endln:69:8
             |vpiName:counter_inc_i
             |vpiFullName:work@ibex_counter.counter_inc_i
             |vpiActual:
             \_logic_net: (work@dut.gen_modules[0].module_in_genscope.counter_inc_i), line:34:23, endln:34:36
           |vpiStmt:
           \_begin: (work@ibex_counter), line:65:32, endln:67:8
             |vpiParent:
             \_if_else: , line:65:14, endln:69:8
             |vpiFullName:work@ibex_counter
             |vpiStmt:
             \_assignment: , line:66:7, endln:66:48
               |vpiParent:
               \_begin: (work@ibex_counter), line:65:32, endln:67:8
               |vpiOpType:82
               |vpiBlocking:1
               |vpiRhs:
               \_part_select: , line:66:19, endln:66:48
                 |vpiParent:
                 \_ref_obj: counter_upd (work@ibex_counter.counter_upd), line:66:19, endln:66:30
                   |vpiParent:
                   \_assignment: , line:66:7, endln:66:48
                   |vpiName:counter_upd
                   |vpiFullName:work@ibex_counter.counter_upd
                   |vpiDefName:counter_upd
                 |vpiConstantSelect:1
                 |vpiLeftRange:
                 \_operation: , line:66:31, endln:66:45
                   |vpiParent:
                   \_begin: (work@ibex_counter), line:65:32, endln:67:8
                   |vpiOpType:11
                   |vpiOperand:
                   \_ref_obj: (work@ibex_counter.CounterWidth), line:66:31, endln:66:43
                     |vpiParent:
                     \_begin: (work@ibex_counter), line:65:32, endln:67:8
                     |vpiName:CounterWidth
                     |vpiFullName:work@ibex_counter.CounterWidth
                   |vpiOperand:
                   \_constant: , line:66:44, endln:66:45
                     |vpiParent:
                     \_operation: , line:66:31, endln:66:45
                     |vpiDecompile:1
                     |vpiSize:64
                     |UINT:1
                     |vpiConstType:9
                 |vpiRightRange:
                 \_constant: , line:66:46, endln:66:47
                   |vpiDecompile:0
                   |vpiSize:64
                   |UINT:0
                   |vpiConstType:9
               |vpiLhs:
               \_ref_obj: (work@ibex_counter.counter_d), line:66:7, endln:66:16
                 |vpiParent:
                 \_begin: (work@ibex_counter), line:65:32, endln:67:8
                 |vpiName:counter_d
                 |vpiFullName:work@ibex_counter.counter_d
                 |vpiActual:
                 \_logic_var: (work@dut.gen_modules[0].module_in_genscope.counter_d), line:45:28, endln:45:37
           |vpiElseStmt:
           \_begin: (work@ibex_counter), line:67:14, endln:69:8
             |vpiParent:
             \_if_else: , line:65:14, endln:69:8
             |vpiFullName:work@ibex_counter
             |vpiStmt:
             \_assignment: , line:68:7, endln:68:44
               |vpiParent:
               \_begin: (work@ibex_counter), line:67:14, endln:69:8
               |vpiOpType:82
               |vpiBlocking:1
               |vpiRhs:
               \_part_select: , line:68:19, endln:68:44
                 |vpiParent:
                 \_ref_obj: counter (work@ibex_counter.counter), line:68:19, endln:68:26
                   |vpiParent:
                   \_assignment: , line:68:7, endln:68:44
                   |vpiName:counter
                   |vpiFullName:work@ibex_counter.counter
                   |vpiDefName:counter
                 |vpiConstantSelect:1
                 |vpiLeftRange:
                 \_operation: , line:68:27, endln:68:41
                   |vpiParent:
                   \_begin: (work@ibex_counter), line:67:14, endln:69:8
                   |vpiOpType:11
                   |vpiOperand:
                   \_ref_obj: (work@ibex_counter.CounterWidth), line:68:27, endln:68:39
                     |vpiParent:
                     \_begin: (work@ibex_counter), line:67:14, endln:69:8
                     |vpiName:CounterWidth
                     |vpiFullName:work@ibex_counter.CounterWidth
                   |vpiOperand:
                   \_constant: , line:68:40, endln:68:41
                     |vpiParent:
                     \_operation: , line:68:27, endln:68:41
                     |vpiDecompile:1
                     |vpiSize:64
                     |UINT:1
                     |vpiConstType:9
                 |vpiRightRange:
                 \_constant: , line:68:42, endln:68:43
                   |vpiDecompile:0
                   |vpiSize:64
                   |UINT:0
                   |vpiConstType:9
               |vpiLhs:
               \_ref_obj: (work@ibex_counter.counter_d), line:68:7, endln:68:16
                 |vpiParent:
                 \_begin: (work@ibex_counter), line:67:14, endln:69:8
                 |vpiName:counter_d
                 |vpiFullName:work@ibex_counter.counter_d
                 |vpiActual:
                 \_logic_var: (work@dut.gen_modules[0].module_in_genscope.counter_d), line:45:28, endln:45:37
     |vpiAlwaysType:2
   |vpiProcess:
   \_always: , line:86:3, endln:92:6
     |vpiParent:
     \_module_inst: work@ibex_counter (work@ibex_counter), file:UHDM-integration-tests/tests/genscope_cells/dut.sv, line:28:1, endln:106:10
     |vpiStmt:
     \_event_control: , line:86:13, endln:86:47
       |vpiParent:
       \_always: , line:86:3, endln:92:6
       |vpiCondition:
       \_operation: , line:86:15, endln:86:46
         |vpiParent:
         \_event_control: , line:86:13, endln:86:47
         |vpiOpType:35
         |vpiOperand:
         \_operation: , line:86:15, endln:86:28
           |vpiOpType:39
           |vpiOperand:
           \_ref_obj: (clk_i), line:86:23, endln:86:28
             |vpiParent:
             \_operation: , line:86:15, endln:86:28
             |vpiName:clk_i
             |vpiActual:
             \_logic_net: (work@dut.gen_modules[0].module_in_genscope.clk_i), line:31:23, endln:31:28
         |vpiOperand:
         \_operation: , line:86:32, endln:86:46
           |vpiOpType:40
           |vpiOperand:
           \_ref_obj: (rst_ni), line:86:40, endln:86:46
             |vpiParent:
             \_operation: , line:86:32, endln:86:46
             |vpiName:rst_ni
             |vpiActual:
             \_logic_net: (work@dut.gen_modules[0].module_in_genscope.rst_ni), line:32:23, endln:32:29
       |vpiStmt:
       \_begin: (work@ibex_counter), line:86:48, endln:92:6
         |vpiParent:
         \_event_control: , line:86:13, endln:86:47
         |vpiFullName:work@ibex_counter
         |vpiStmt:
         \_if_else: , line:87:5, endln:91:8
           |vpiParent:
           \_begin: (work@ibex_counter), line:86:48, endln:92:6
           |vpiCondition:
           \_operation: , line:87:9, endln:87:16
             |vpiParent:
             \_if_else: , line:87:5, endln:91:8
             |vpiOpType:3
             |vpiOperand:
             \_ref_obj: (work@ibex_counter.rst_ni), line:87:10, endln:87:16
               |vpiParent:
               \_operation: , line:87:9, endln:87:16
               |vpiName:rst_ni
               |vpiFullName:work@ibex_counter.rst_ni
               |vpiActual:
               \_logic_net: (work@dut.gen_modules[0].module_in_genscope.rst_ni), line:32:23, endln:32:29
           |vpiStmt:
           \_begin: (work@ibex_counter), line:87:18, endln:89:8
             |vpiParent:
             \_if_else: , line:87:5, endln:91:8
             |vpiFullName:work@ibex_counter
             |vpiStmt:
             \_assignment: , line:88:7, endln:88:22
               |vpiParent:
               \_begin: (work@ibex_counter), line:87:18, endln:89:8
               |vpiOpType:82
               |vpiRhs:
               \_constant: , line:88:20, endln:88:22
                 |vpiParent:
                 \_assignment: , line:88:7, endln:88:22
                 |vpiDecompile:'0
                 |vpiSize:-1
                 |BIN:0
                 |vpiConstType:3
               |vpiLhs:
               \_ref_obj: (work@ibex_counter.counter_q), line:88:7, endln:88:16
                 |vpiParent:
                 \_begin: (work@ibex_counter), line:87:18, endln:89:8
                 |vpiName:counter_q
                 |vpiFullName:work@ibex_counter.counter_q
                 |vpiActual:
                 \_logic_var: (work@dut.gen_modules[0].module_in_genscope.counter_q), line:80:28, endln:80:37
           |vpiElseStmt:
           \_begin: (work@ibex_counter), line:89:14, endln:91:8
             |vpiParent:
             \_if_else: , line:87:5, endln:91:8
             |vpiFullName:work@ibex_counter
             |vpiStmt:
             \_assignment: , line:90:7, endln:90:29
               |vpiParent:
               \_begin: (work@ibex_counter), line:89:14, endln:91:8
               |vpiOpType:82
               |vpiRhs:
               \_ref_obj: (work@ibex_counter.counter_d), line:90:20, endln:90:29
                 |vpiParent:
                 \_begin: (work@ibex_counter), line:89:14, endln:91:8
                 |vpiName:counter_d
                 |vpiFullName:work@ibex_counter.counter_d
                 |vpiActual:
                 \_logic_var: (work@dut.gen_modules[0].module_in_genscope.counter_d), line:45:28, endln:45:37
               |vpiLhs:
               \_ref_obj: (work@ibex_counter.counter_q), line:90:7, endln:90:16
                 |vpiParent:
                 \_begin: (work@ibex_counter), line:89:14, endln:91:8
                 |vpiName:counter_q
                 |vpiFullName:work@ibex_counter.counter_q
                 |vpiActual:
                 \_logic_var: (work@dut.gen_modules[0].module_in_genscope.counter_q), line:80:28, endln:80:37
     |vpiAlwaysType:3
   |vpiContAssign:
   \_cont_assign: , line:104:10, endln:104:33
     |vpiParent:
     \_module_inst: work@ibex_counter (work@ibex_counter), file:UHDM-integration-tests/tests/genscope_cells/dut.sv, line:28:1, endln:106:10
     |vpiRhs:
     \_ref_obj: (work@ibex_counter.counter), line:104:26, endln:104:33
       |vpiParent:
       \_cont_assign: , line:104:10, endln:104:33
       |vpiName:counter
       |vpiFullName:work@ibex_counter.counter
       |vpiActual:
       \_logic_var: (work@dut.gen_modules[0].module_in_genscope.counter), line:41:28, endln:41:35
     |vpiLhs:
     \_ref_obj: (work@ibex_counter.counter_val_o), line:104:10, endln:104:23
       |vpiParent:
       \_cont_assign: , line:104:10, endln:104:33
       |vpiName:counter_val_o
       |vpiFullName:work@ibex_counter.counter_val_o
       |vpiActual:
       \_logic_net: (work@dut.gen_modules[0].module_in_genscope.counter_val_o), line:38:23, endln:38:36
 |uhdmtopModules:
 \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/genscope_cells/dut.sv, line:1:1, endln:26:10
   |vpiName:work@dut
   |vpiVariables:
   \_logic_var: (work@dut.clk), line:5:7, endln:5:10
     |vpiParent:
     \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/genscope_cells/dut.sv, line:1:1, endln:26:10
     |vpiTypespec:
     \_logic_typespec: , line:5:1, endln:5:6
     |vpiName:clk
     |vpiFullName:work@dut.clk
     |vpiVisibility:1
   |vpiVariables:
   \_logic_var: (work@dut.rst), line:6:7, endln:6:10
     |vpiParent:
     \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/genscope_cells/dut.sv, line:1:1, endln:26:10
     |vpiTypespec:
     \_logic_typespec: , line:6:1, endln:6:6
     |vpiName:rst
     |vpiFullName:work@dut.rst
     |vpiVisibility:1
   |vpiVariables:
   \_logic_var: (work@dut.counter_inc_i), line:7:24, endln:7:37
     |vpiParent:
     \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/genscope_cells/dut.sv, line:1:1, endln:26:10
     |vpiTypespec:
     \_logic_typespec: , line:7:1, endln:7:24
       |vpiRange:
       \_range: , line:7:7, endln:7:24
         |vpiLeftRange:
         \_constant: , line:7:8, endln:7:19
           |vpiParent:
           \_range: , line:7:7, endln:7:24
           |vpiDecompile:1
           |vpiSize:64
           |INT:1
           |vpiConstType:7
         |vpiRightRange:
         \_constant: , line:7:22, endln:7:23
           |vpiParent:
           \_range: , line:7:7, endln:7:24
           |vpiDecompile:0
           |vpiSize:64
           |UINT:0
           |vpiConstType:9
     |vpiName:counter_inc_i
     |vpiFullName:work@dut.counter_inc_i
     |vpiVisibility:1
     |vpiRange:
     \_range: , line:7:7, endln:7:24
       |vpiLeftRange:
       \_constant: , line:7:8, endln:7:19
         |vpiParent:
         \_range: , line:7:7, endln:7:24
         |vpiDecompile:1
         |vpiSize:64
         |INT:1
         |vpiConstType:7
       |vpiRightRange:
       \_constant: , line:7:22, endln:7:23
         |vpiParent:
         \_range: , line:7:7, endln:7:24
         |vpiDecompile:0
         |vpiSize:64
         |UINT:0
         |vpiConstType:9
   |vpiVariables:
   \_logic_var: (work@dut.counterh_we_i), line:8:24, endln:8:37
     |vpiParent:
     \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/genscope_cells/dut.sv, line:1:1, endln:26:10
     |vpiTypespec:
     \_logic_typespec: , line:8:1, endln:8:24
       |vpiRange:
       \_range: , line:8:7, endln:8:24
         |vpiLeftRange:
         \_constant: , line:8:8, endln:8:19
           |vpiParent:
           \_range: , line:8:7, endln:8:24
           |vpiDecompile:1
           |vpiSize:64
           |INT:1
           |vpiConstType:7
         |vpiRightRange:
         \_constant: , line:8:22, endln:8:23
           |vpiParent:
           \_range: , line:8:7, endln:8:24
           |vpiDecompile:0
           |vpiSize:64
           |UINT:0
           |vpiConstType:9
     |vpiName:counterh_we_i
     |vpiFullName:work@dut.counterh_we_i
     |vpiVisibility:1
     |vpiRange:
     \_range: , line:8:7, endln:8:24
       |vpiLeftRange:
       \_constant: , line:8:8, endln:8:19
         |vpiParent:
         \_range: , line:8:7, endln:8:24
         |vpiDecompile:1
         |vpiSize:64
         |INT:1
         |vpiConstType:7
       |vpiRightRange:
       \_constant: , line:8:22, endln:8:23
         |vpiParent:
         \_range: , line:8:7, endln:8:24
         |vpiDecompile:0
         |vpiSize:64
         |UINT:0
         |vpiConstType:9
   |vpiVariables:
   \_logic_var: (work@dut.counter_we_i), line:9:24, endln:9:36
     |vpiParent:
     \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/genscope_cells/dut.sv, line:1:1, endln:26:10
     |vpiTypespec:
     \_logic_typespec: , line:9:1, endln:9:24
       |vpiRange:
       \_range: , line:9:7, endln:9:24
         |vpiLeftRange:
         \_constant: , line:9:8, endln:9:19
           |vpiParent:
           \_range: , line:9:7, endln:9:24
           |vpiDecompile:1
           |vpiSize:64
           |INT:1
           |vpiConstType:7
         |vpiRightRange:
         \_constant: , line:9:22, endln:9:23
           |vpiParent:
           \_range: , line:9:7, endln:9:24
           |vpiDecompile:0
           |vpiSize:64
           |UINT:0
           |vpiConstType:9
     |vpiName:counter_we_i
     |vpiFullName:work@dut.counter_we_i
     |vpiVisibility:1
     |vpiRange:
     \_range: , line:9:7, endln:9:24
       |vpiLeftRange:
       \_constant: , line:9:8, endln:9:19
         |vpiParent:
         \_range: , line:9:7, endln:9:24
         |vpiDecompile:1
         |vpiSize:64
         |INT:1
         |vpiConstType:7
       |vpiRightRange:
       \_constant: , line:9:22, endln:9:23
         |vpiParent:
         \_range: , line:9:7, endln:9:24
         |vpiDecompile:0
         |vpiSize:64
         |UINT:0
         |vpiConstType:9
   |vpiVariables:
   \_logic_var: (work@dut.counter_val_i), line:10:31, endln:10:44
     |vpiParent:
     \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/genscope_cells/dut.sv, line:1:1, endln:26:10
     |vpiTypespec:
     \_logic_typespec: , line:10:1, endln:10:30
       |vpiRange:
       \_range: , line:10:7, endln:10:24
         |vpiLeftRange:
         \_constant: , line:10:8, endln:10:19
           |vpiParent:
           \_range: , line:10:7, endln:10:24
           |vpiDecompile:1
           |vpiSize:64
           |INT:1
           |vpiConstType:7
         |vpiRightRange:
         \_constant: , line:10:22, endln:10:23
           |vpiParent:
           \_range: , line:10:7, endln:10:24
           |vpiDecompile:0
           |vpiSize:64
           |UINT:0
           |vpiConstType:9
       |vpiRange:
       \_range: , line:10:24, endln:10:30
         |vpiLeftRange:
         \_constant: , line:10:25, endln:10:27
           |vpiParent:
           \_range: , line:10:24, endln:10:30
           |vpiDecompile:31
           |vpiSize:64
           |UINT:31
           |vpiConstType:9
         |vpiRightRange:
         \_constant: , line:10:28, endln:10:29
           |vpiParent:
           \_range: , line:10:24, endln:10:30
           |vpiDecompile:0
           |vpiSize:64
           |UINT:0
           |vpiConstType:9
     |vpiName:counter_val_i
     |vpiFullName:work@dut.counter_val_i
     |vpiVisibility:1
     |vpiRange:
     \_range: , line:10:7, endln:10:24
       |vpiLeftRange:
       \_constant: , line:10:8, endln:10:19
         |vpiParent:
         \_range: , line:10:7, endln:10:24
         |vpiDecompile:1
         |vpiSize:64
         |INT:1
         |vpiConstType:7
       |vpiRightRange:
       \_constant: , line:10:22, endln:10:23
         |vpiParent:
         \_range: , line:10:7, endln:10:24
         |vpiDecompile:0
         |vpiSize:64
         |UINT:0
         |vpiConstType:9
     |vpiRange:
     \_range: , line:10:24, endln:10:30
       |vpiLeftRange:
       \_constant: , line:10:25, endln:10:27
         |vpiParent:
         \_range: , line:10:24, endln:10:30
         |vpiDecompile:31
         |vpiSize:64
         |UINT:31
         |vpiConstType:9
       |vpiRightRange:
       \_constant: , line:10:28, endln:10:29
         |vpiParent:
         \_range: , line:10:24, endln:10:30
         |vpiDecompile:0
         |vpiSize:64
         |UINT:0
         |vpiConstType:9
   |vpiVariables:
   \_logic_var: (work@dut.counter_val_o), line:11:31, endln:11:44
     |vpiParent:
     \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/genscope_cells/dut.sv, line:1:1, endln:26:10
     |vpiTypespec:
     \_logic_typespec: , line:11:1, endln:11:30
       |vpiRange:
       \_range: , line:11:7, endln:11:24
         |vpiLeftRange:
         \_constant: , line:11:8, endln:11:19
           |vpiParent:
           \_range: , line:11:7, endln:11:24
           |vpiDecompile:1
           |vpiSize:64
           |INT:1
           |vpiConstType:7
         |vpiRightRange:
         \_constant: , line:11:22, endln:11:23
           |vpiParent:
           \_range: , line:11:7, endln:11:24
           |vpiDecompile:0
           |vpiSize:64
           |UINT:0
           |vpiConstType:9
       |vpiRange:
       \_range: , line:11:24, endln:11:30
         |vpiLeftRange:
         \_constant: , line:11:25, endln:11:27
           |vpiParent:
           \_range: , line:11:24, endln:11:30
           |vpiDecompile:63
           |vpiSize:64
           |UINT:63
           |vpiConstType:9
         |vpiRightRange:
         \_constant: , line:11:28, endln:11:29
           |vpiParent:
           \_range: , line:11:24, endln:11:30
           |vpiDecompile:0
           |vpiSize:64
           |UINT:0
           |vpiConstType:9
     |vpiName:counter_val_o
     |vpiFullName:work@dut.counter_val_o
     |vpiVisibility:1
     |vpiRange:
     \_range: , line:11:7, endln:11:24
       |vpiLeftRange:
       \_constant: , line:11:8, endln:11:19
         |vpiParent:
         \_range: , line:11:7, endln:11:24
         |vpiDecompile:1
         |vpiSize:64
         |INT:1
         |vpiConstType:7
       |vpiRightRange:
       \_constant: , line:11:22, endln:11:23
         |vpiParent:
         \_range: , line:11:7, endln:11:24
         |vpiDecompile:0
         |vpiSize:64
         |UINT:0
         |vpiConstType:9
     |vpiRange:
     \_range: , line:11:24, endln:11:30
       |vpiLeftRange:
       \_constant: , line:11:25, endln:11:27
         |vpiParent:
         \_range: , line:11:24, endln:11:30
         |vpiDecompile:63
         |vpiSize:64
         |UINT:63
         |vpiConstType:9
       |vpiRightRange:
       \_constant: , line:11:28, endln:11:29
         |vpiParent:
         \_range: , line:11:24, endln:11:30
         |vpiDecompile:0
         |vpiSize:64
         |UINT:0
         |vpiConstType:9
   |vpiParameter:
   \_parameter: (work@dut.NUM_MODULES), line:3:15, endln:3:26
     |vpiParent:
     \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/genscope_cells/dut.sv, line:1:1, endln:26:10
     |UINT:2
     |vpiTypespec:
     \_int_typespec: , line:3:11, endln:3:14
       |vpiParent:
       \_parameter: (work@dut.NUM_MODULES), line:3:15, endln:3:26
       |vpiSigned:1
     |vpiSigned:1
     |vpiName:NUM_MODULES
     |vpiFullName:work@dut.NUM_MODULES
   |vpiParameter:
   \_parameter: (work@dut.MODULE_PARAM), line:4:15, endln:4:27
     |vpiParent:
     \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/genscope_cells/dut.sv, line:1:1, endln:26:10
     |UINT:10
     |vpiTypespec:
     \_int_typespec: , line:4:11, endln:4:14
       |vpiParent:
       \_parameter: (work@dut.MODULE_PARAM), line:4:15, endln:4:27
       |vpiSigned:1
     |vpiSigned:1
     |vpiName:MODULE_PARAM
     |vpiFullName:work@dut.MODULE_PARAM
   |vpiParamAssign:
   \_param_assign: , line:3:15, endln:3:30
     |vpiParent:
     \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/genscope_cells/dut.sv, line:1:1, endln:26:10
     |vpiRhs:
     \_constant: , line:3:29, endln:3:30
       |vpiDecompile:2
       |vpiSize:32
       |UINT:2
       |vpiTypespec:
       \_int_typespec: , line:3:11, endln:3:14
       |vpiConstType:9
     |vpiLhs:
     \_parameter: (work@dut.NUM_MODULES), line:3:15, endln:3:26
   |vpiParamAssign:
   \_param_assign: , line:4:15, endln:4:32
     |vpiParent:
     \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/genscope_cells/dut.sv, line:1:1, endln:26:10
     |vpiRhs:
     \_constant: , line:4:30, endln:4:32
       |vpiDecompile:10
       |vpiSize:32
       |UINT:10
       |vpiTypespec:
       \_int_typespec: , line:4:11, endln:4:14
       |vpiConstType:9
     |vpiLhs:
     \_parameter: (work@dut.MODULE_PARAM), line:4:15, endln:4:27
   |vpiDefName:work@dut
   |vpiTop:1
   |vpiTopModule:1
   |vpiGenScopeArray:
   \_gen_scope_array: (work@dut.gen_modules[0]), line:12:41, endln:22:4
     |vpiParent:
     \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/genscope_cells/dut.sv, line:1:1, endln:26:10
     |vpiName:gen_modules[0]
     |vpiFullName:work@dut.gen_modules[0]
     |vpiGenScope:
     \_gen_scope: (work@dut.gen_modules[0])
       |vpiParent:
       \_gen_scope_array: (work@dut.gen_modules[0]), line:12:41, endln:22:4
       |vpiFullName:work@dut.gen_modules[0]
       |vpiParameter:
       \_parameter: (work@dut.gen_modules[0].i), line:12:0
         |vpiParent:
         \_gen_scope: (work@dut.gen_modules[0])
         |UINT:0
         |vpiTypespec:
         \_int_typespec: 
         |vpiLocalParam:1
         |vpiName:i
         |vpiFullName:work@dut.gen_modules[0].i
       |vpiModule:
       \_module_inst: work@ibex_counter (work@dut.gen_modules[0].module_in_genscope), file:UHDM-integration-tests/tests/genscope_cells/dut.sv, line:13:3, endln:21:35
         |vpiParent:
         \_gen_scope: (work@dut.gen_modules[0])
         |vpiName:module_in_genscope
         |vpiFullName:work@dut.gen_modules[0].module_in_genscope
         |vpiVariables:
         \_logic_var: (work@dut.gen_modules[0].module_in_genscope.counter), line:41:28, endln:41:35
           |vpiParent:
           \_module_inst: work@ibex_counter (work@dut.gen_modules[0].module_in_genscope), file:UHDM-integration-tests/tests/genscope_cells/dut.sv, line:13:3, endln:21:35
           |vpiTypespec:
           \_logic_typespec: , line:41:3, endln:41:15
             |vpiRange:
             \_range: , line:41:9, endln:41:15
               |vpiLeftRange:
               \_constant: , line:41:10, endln:41:12
                 |vpiParent:
                 \_range: , line:41:9, endln:41:15
                 |vpiDecompile:63
                 |vpiSize:64
                 |UINT:63
                 |vpiConstType:9
               |vpiRightRange:
               \_constant: , line:41:13, endln:41:14
                 |vpiParent:
                 \_range: , line:41:9, endln:41:15
                 |vpiDecompile:0
                 |vpiSize:64
                 |UINT:0
                 |vpiConstType:9
           |vpiName:counter
           |vpiFullName:work@dut.gen_modules[0].module_in_genscope.counter
           |vpiVisibility:1
           |vpiRange:
           \_range: , line:41:9, endln:41:15
             |vpiLeftRange:
             \_constant: , line:41:10, endln:41:12
               |vpiParent:
               \_range: , line:41:9, endln:41:15
               |vpiDecompile:63
               |vpiSize:64
               |UINT:63
               |vpiConstType:9
             |vpiRightRange:
             \_constant: , line:41:13, endln:41:14
               |vpiParent:
               \_range: , line:41:9, endln:41:15
               |vpiDecompile:0
               |vpiSize:64
               |UINT:0
               |vpiConstType:9
         |vpiVariables:
         \_logic_var: (work@dut.gen_modules[0].module_in_genscope.counter_upd), line:42:28, endln:42:39
           |vpiParent:
           \_module_inst: work@ibex_counter (work@dut.gen_modules[0].module_in_genscope), file:UHDM-integration-tests/tests/genscope_cells/dut.sv, line:13:3, endln:21:35
           |vpiTypespec:
           \_logic_typespec: , line:42:3, endln:42:27
             |vpiRange:
             \_range: , line:42:9, endln:42:27
               |vpiLeftRange:
               \_constant: , line:42:10, endln:42:22
                 |vpiParent:
                 \_range: , line:42:9, endln:42:27
                 |vpiDecompile:9
                 |vpiSize:64
                 |INT:9
                 |vpiConstType:7
               |vpiRightRange:
               \_constant: , line:42:25, endln:42:26
                 |vpiParent:
                 \_range: , line:42:9, endln:42:27
                 |vpiDecompile:0
                 |vpiSize:64
                 |UINT:0
                 |vpiConstType:9
           |vpiName:counter_upd
           |vpiFullName:work@dut.gen_modules[0].module_in_genscope.counter_upd
           |vpiVisibility:1
           |vpiRange:
           \_range: , line:42:9, endln:42:27
             |vpiLeftRange:
             \_constant: , line:42:10, endln:42:22
               |vpiParent:
               \_range: , line:42:9, endln:42:27
               |vpiDecompile:9
               |vpiSize:64
               |INT:9
               |vpiConstType:7
             |vpiRightRange:
             \_constant: , line:42:25, endln:42:26
               |vpiParent:
               \_range: , line:42:9, endln:42:27
               |vpiDecompile:0
               |vpiSize:64
               |UINT:0
               |vpiConstType:9
         |vpiVariables:
         \_logic_var: (work@dut.gen_modules[0].module_in_genscope.counter_load), line:43:28, endln:43:40
           |vpiParent:
           \_module_inst: work@ibex_counter (work@dut.gen_modules[0].module_in_genscope), file:UHDM-integration-tests/tests/genscope_cells/dut.sv, line:13:3, endln:21:35
           |vpiTypespec:
           \_logic_typespec: , line:43:3, endln:43:15
             |vpiRange:
             \_range: , line:43:9, endln:43:15
               |vpiLeftRange:
               \_constant: , line:43:10, endln:43:12
                 |vpiParent:
                 \_range: , line:43:9, endln:43:15
                 |vpiDecompile:63
                 |vpiSize:64
                 |UINT:63
                 |vpiConstType:9
               |vpiRightRange:
               \_constant: , line:43:13, endln:43:14
                 |vpiParent:
                 \_range: , line:43:9, endln:43:15
                 |vpiDecompile:0
                 |vpiSize:64
                 |UINT:0
                 |vpiConstType:9
           |vpiName:counter_load
           |vpiFullName:work@dut.gen_modules[0].module_in_genscope.counter_load
           |vpiVisibility:1
           |vpiRange:
           \_range: , line:43:9, endln:43:15
             |vpiLeftRange:
             \_constant: , line:43:10, endln:43:12
               |vpiParent:
               \_range: , line:43:9, endln:43:15
               |vpiDecompile:63
               |vpiSize:64
               |UINT:63
               |vpiConstType:9
             |vpiRightRange:
             \_constant: , line:43:13, endln:43:14
               |vpiParent:
               \_range: , line:43:9, endln:43:15
               |vpiDecompile:0
               |vpiSize:64
               |UINT:0
               |vpiConstType:9
         |vpiVariables:
         \_logic_var: (work@dut.gen_modules[0].module_in_genscope.we), line:44:28, endln:44:30
           |vpiParent:
           \_module_inst: work@ibex_counter (work@dut.gen_modules[0].module_in_genscope), file:UHDM-integration-tests/tests/genscope_cells/dut.sv, line:13:3, endln:21:35
           |vpiTypespec:
           \_logic_typespec: , line:44:3, endln:44:8
           |vpiName:we
           |vpiFullName:work@dut.gen_modules[0].module_in_genscope.we
           |vpiVisibility:1
         |vpiVariables:
         \_logic_var: (work@dut.gen_modules[0].module_in_genscope.counter_d), line:45:28, endln:45:37
           |vpiParent:
           \_module_inst: work@ibex_counter (work@dut.gen_modules[0].module_in_genscope), file:UHDM-integration-tests/tests/genscope_cells/dut.sv, line:13:3, endln:21:35
           |vpiTypespec:
           \_logic_typespec: , line:45:3, endln:45:27
             |vpiRange:
             \_range: , line:45:9, endln:45:27
               |vpiLeftRange:
               \_constant: , line:45:10, endln:45:22
                 |vpiParent:
                 \_range: , line:45:9, endln:45:27
                 |vpiDecompile:9
                 |vpiSize:64
                 |INT:9
                 |vpiConstType:7
               |vpiRightRange:
               \_constant: , line:45:25, endln:45:26
                 |vpiParent:
                 \_range: , line:45:9, endln:45:27
                 |vpiDecompile:0
                 |vpiSize:64
                 |UINT:0
                 |vpiConstType:9
           |vpiName:counter_d
           |vpiFullName:work@dut.gen_modules[0].module_in_genscope.counter_d
           |vpiVisibility:1
           |vpiRange:
           \_range: , line:45:9, endln:45:27
             |vpiLeftRange:
             \_constant: , line:45:10, endln:45:22
               |vpiParent:
               \_range: , line:45:9, endln:45:27
               |vpiDecompile:9
               |vpiSize:64
               |INT:9
               |vpiConstType:7
             |vpiRightRange:
             \_constant: , line:45:25, endln:45:26
               |vpiParent:
               \_range: , line:45:9, endln:45:27
               |vpiDecompile:0
               |vpiSize:64
               |UINT:0
               |vpiConstType:9
         |vpiVariables:
         \_logic_var: (work@dut.gen_modules[0].module_in_genscope.counter_q), line:80:28, endln:80:37
           |vpiParent:
           \_module_inst: work@ibex_counter (work@dut.gen_modules[0].module_in_genscope), file:UHDM-integration-tests/tests/genscope_cells/dut.sv, line:13:3, endln:21:35
           |vpiTypespec:
           \_logic_typespec: , line:80:3, endln:80:27
             |vpiRange:
             \_range: , line:80:9, endln:80:27
               |vpiLeftRange:
               \_constant: , line:80:10, endln:80:22
                 |vpiParent:
                 \_range: , line:80:9, endln:80:27
                 |vpiDecompile:9
                 |vpiSize:64
                 |INT:9
                 |vpiConstType:7
               |vpiRightRange:
               \_constant: , line:80:25, endln:80:26
                 |vpiParent:
                 \_range: , line:80:9, endln:80:27
                 |vpiDecompile:0
                 |vpiSize:64
                 |UINT:0
                 |vpiConstType:9
           |vpiName:counter_q
           |vpiFullName:work@dut.gen_modules[0].module_in_genscope.counter_q
           |vpiVisibility:1
           |vpiRange:
           \_range: , line:80:9, endln:80:27
             |vpiLeftRange:
             \_constant: , line:80:10, endln:80:22
               |vpiParent:
               \_range: , line:80:9, endln:80:27
               |vpiDecompile:9
               |vpiSize:64
               |INT:9
               |vpiConstType:7
             |vpiRightRange:
             \_constant: , line:80:25, endln:80:26
               |vpiParent:
               \_range: , line:80:9, endln:80:27
               |vpiDecompile:0
               |vpiSize:64
               |UINT:0
               |vpiConstType:9
         |vpiParameter:
         \_parameter: (work@dut.gen_modules[0].module_in_genscope.CounterWidth), line:29:17, endln:29:29
           |vpiParent:
           \_module_inst: work@ibex_counter (work@dut.gen_modules[0].module_in_genscope), file:UHDM-integration-tests/tests/genscope_cells/dut.sv, line:13:3, endln:21:35
           |UINT:32
           |vpiTypespec:
           \_int_typespec: , line:29:13, endln:29:16
             |vpiParent:
             \_parameter: (work@dut.gen_modules[0].module_in_genscope.CounterWidth), line:29:17, endln:29:29
             |vpiSigned:1
           |vpiSigned:1
           |vpiName:CounterWidth
           |vpiFullName:work@dut.gen_modules[0].module_in_genscope.CounterWidth
         |vpiParamAssign:
         \_param_assign: , line:29:17, endln:29:34
           |vpiParent:
           \_module_inst: work@ibex_counter (work@dut.gen_modules[0].module_in_genscope), file:UHDM-integration-tests/tests/genscope_cells/dut.sv, line:13:3, endln:21:35
           |vpiOverriden:1
           |vpiRhs:
           \_constant: , line:29:32, endln:29:34
             |vpiDecompile:10
             |vpiSize:32
             |UINT:10
             |vpiTypespec:
             \_int_typespec: , line:29:13, endln:29:16
             |vpiConstType:9
           |vpiLhs:
           \_parameter: (work@dut.gen_modules[0].module_in_genscope.CounterWidth), line:29:17, endln:29:29
         |vpiDefName:work@ibex_counter
         |vpiDefFile:UHDM-integration-tests/tests/genscope_cells/dut.sv
         |vpiDefLineNo:28
         |vpiNet:
         \_logic_net: (work@dut.gen_modules[0].module_in_genscope.clk_i), line:31:23, endln:31:28
           |vpiParent:
           \_module_inst: work@ibex_counter (work@dut.gen_modules[0].module_in_genscope), file:UHDM-integration-tests/tests/genscope_cells/dut.sv, line:13:3, endln:21:35
           |vpiTypespec:
           \_logic_typespec: , line:31:10, endln:31:15
           |vpiName:clk_i
           |vpiFullName:work@dut.gen_modules[0].module_in_genscope.clk_i
           |vpiNetType:36
         |vpiNet:
         \_logic_net: (work@dut.gen_modules[0].module_in_genscope.rst_ni), line:32:23, endln:32:29
           |vpiParent:
           \_module_inst: work@ibex_counter (work@dut.gen_modules[0].module_in_genscope), file:UHDM-integration-tests/tests/genscope_cells/dut.sv, line:13:3, endln:21:35
           |vpiTypespec:
           \_logic_typespec: , line:32:10, endln:32:15
           |vpiName:rst_ni
           |vpiFullName:work@dut.gen_modules[0].module_in_genscope.rst_ni
           |vpiNetType:36
         |vpiNet:
         \_logic_net: (work@dut.gen_modules[0].module_in_genscope.counter_inc_i), line:34:23, endln:34:36
           |vpiParent:
           \_module_inst: work@ibex_counter (work@dut.gen_modules[0].module_in_genscope), file:UHDM-integration-tests/tests/genscope_cells/dut.sv, line:13:3, endln:21:35
           |vpiTypespec:
           \_logic_typespec: , line:34:10, endln:34:15
           |vpiName:counter_inc_i
           |vpiFullName:work@dut.gen_modules[0].module_in_genscope.counter_inc_i
           |vpiNetType:36
         |vpiNet:
         \_logic_net: (work@dut.gen_modules[0].module_in_genscope.counterh_we_i), line:35:23, endln:35:36
           |vpiParent:
           \_module_inst: work@ibex_counter (work@dut.gen_modules[0].module_in_genscope), file:UHDM-integration-tests/tests/genscope_cells/dut.sv, line:13:3, endln:21:35
           |vpiTypespec:
           \_logic_typespec: , line:35:10, endln:35:15
           |vpiName:counterh_we_i
           |vpiFullName:work@dut.gen_modules[0].module_in_genscope.counterh_we_i
           |vpiNetType:36
         |vpiNet:
         \_logic_net: (work@dut.gen_modules[0].module_in_genscope.counter_we_i), line:36:23, endln:36:35
           |vpiParent:
           \_module_inst: work@ibex_counter (work@dut.gen_modules[0].module_in_genscope), file:UHDM-integration-tests/tests/genscope_cells/dut.sv, line:13:3, endln:21:35
           |vpiTypespec:
           \_logic_typespec: , line:36:10, endln:36:15
           |vpiName:counter_we_i
           |vpiFullName:work@dut.gen_modules[0].module_in_genscope.counter_we_i
           |vpiNetType:36
         |vpiNet:
         \_logic_net: (work@dut.gen_modules[0].module_in_genscope.counter_val_i), line:37:23, endln:37:36
           |vpiParent:
           \_module_inst: work@ibex_counter (work@dut.gen_modules[0].module_in_genscope), file:UHDM-integration-tests/tests/genscope_cells/dut.sv, line:13:3, endln:21:35
           |vpiTypespec:
           \_logic_typespec: , line:37:10, endln:37:22
             |vpiRange:
             \_range: , line:37:16, endln:37:22
               |vpiLeftRange:
               \_constant: , line:37:17, endln:37:19
                 |vpiParent:
                 \_range: , line:37:16, endln:37:22
                 |vpiDecompile:31
                 |vpiSize:64
                 |UINT:31
                 |vpiConstType:9
               |vpiRightRange:
               \_constant: , line:37:20, endln:37:21
                 |vpiParent:
                 \_range: , line:37:16, endln:37:22
                 |vpiDecompile:0
                 |vpiSize:64
                 |UINT:0
                 |vpiConstType:9
           |vpiName:counter_val_i
           |vpiFullName:work@dut.gen_modules[0].module_in_genscope.counter_val_i
           |vpiNetType:36
         |vpiNet:
         \_logic_net: (work@dut.gen_modules[0].module_in_genscope.counter_val_o), line:38:23, endln:38:36
           |vpiParent:
           \_module_inst: work@ibex_counter (work@dut.gen_modules[0].module_in_genscope), file:UHDM-integration-tests/tests/genscope_cells/dut.sv, line:13:3, endln:21:35
           |vpiTypespec:
           \_logic_typespec: , line:38:10, endln:38:22
             |vpiRange:
             \_range: , line:38:16, endln:38:22
               |vpiLeftRange:
               \_constant: , line:38:17, endln:38:19
                 |vpiParent:
                 \_range: , line:38:16, endln:38:22
                 |vpiDecompile:63
                 |vpiSize:64
                 |UINT:63
                 |vpiConstType:9
               |vpiRightRange:
               \_constant: , line:38:20, endln:38:21
                 |vpiParent:
                 \_range: , line:38:16, endln:38:22
                 |vpiDecompile:0
                 |vpiSize:64
                 |UINT:0
                 |vpiConstType:9
           |vpiName:counter_val_o
           |vpiFullName:work@dut.gen_modules[0].module_in_genscope.counter_val_o
           |vpiNetType:36
         |vpiPort:
         \_port: (clk_i), line:31:23, endln:31:28
           |vpiParent:
           \_module_inst: work@ibex_counter (work@dut.gen_modules[0].module_in_genscope), file:UHDM-integration-tests/tests/genscope_cells/dut.sv, line:13:3, endln:21:35
           |vpiName:clk_i
           |vpiDirection:1
           |vpiHighConn:
           \_ref_obj: (work@dut.gen_modules[0].clk), line:14:42, endln:14:45
             |vpiName:clk
             |vpiFullName:work@dut.gen_modules[0].clk
             |vpiActual:
             \_logic_var: (work@dut.clk), line:5:7, endln:5:10
           |vpiLowConn:
           \_ref_obj: (work@dut.gen_modules[0].module_in_genscope.clk_i), line:14:36, endln:14:41
             |vpiName:clk_i
             |vpiFullName:work@dut.gen_modules[0].module_in_genscope.clk_i
             |vpiActual:
             \_logic_net: (work@dut.gen_modules[0].module_in_genscope.clk_i), line:31:23, endln:31:28
           |vpiTypedef:
           \_logic_typespec: , line:31:10, endln:31:15
         |vpiPort:
         \_port: (rst_ni), line:32:23, endln:32:29
           |vpiParent:
           \_module_inst: work@ibex_counter (work@dut.gen_modules[0].module_in_genscope), file:UHDM-integration-tests/tests/genscope_cells/dut.sv, line:13:3, endln:21:35
           |vpiName:rst_ni
           |vpiDirection:1
           |vpiHighConn:
           \_ref_obj: (work@dut.gen_modules[0].rst), line:15:43, endln:15:46
             |vpiName:rst
             |vpiFullName:work@dut.gen_modules[0].rst
             |vpiActual:
             \_logic_var: (work@dut.rst), line:6:7, endln:6:10
           |vpiLowConn:
           \_ref_obj: (work@dut.gen_modules[0].module_in_genscope.rst_ni), line:15:36, endln:15:42
             |vpiName:rst_ni
             |vpiFullName:work@dut.gen_modules[0].module_in_genscope.rst_ni
             |vpiActual:
             \_logic_net: (work@dut.gen_modules[0].module_in_genscope.rst_ni), line:32:23, endln:32:29
           |vpiTypedef:
           \_logic_typespec: , line:32:10, endln:32:15
         |vpiPort:
         \_port: (counter_inc_i), line:34:23, endln:34:36
           |vpiParent:
           \_module_inst: work@ibex_counter (work@dut.gen_modules[0].module_in_genscope), file:UHDM-integration-tests/tests/genscope_cells/dut.sv, line:13:3, endln:21:35
           |vpiName:counter_inc_i
           |vpiDirection:1
           |vpiHighConn:
           \_bit_select: (counter_inc_i), line:16:50, endln:16:66
             |vpiParent:
             \_ref_obj: (counter_inc_i)
               |vpiName:counter_inc_i
             |vpiName:counter_inc_i
             |vpiIndex:
             \_constant: , line:16:64, endln:16:65
               |vpiParent:
               \_bit_select: (counter_inc_i), line:16:50, endln:16:66
               |vpiDecompile:0
               |vpiSize:64
               |UINT:0
               |vpiConstType:9
           |vpiLowConn:
           \_ref_obj: (work@dut.gen_modules[0].module_in_genscope.counter_inc_i), line:16:36, endln:16:49
             |vpiName:counter_inc_i
             |vpiFullName:work@dut.gen_modules[0].module_in_genscope.counter_inc_i
             |vpiActual:
             \_logic_net: (work@dut.gen_modules[0].module_in_genscope.counter_inc_i), line:34:23, endln:34:36
           |vpiTypedef:
           \_logic_typespec: , line:34:10, endln:34:15
         |vpiPort:
         \_port: (counterh_we_i), line:35:23, endln:35:36
           |vpiParent:
           \_module_inst: work@ibex_counter (work@dut.gen_modules[0].module_in_genscope), file:UHDM-integration-tests/tests/genscope_cells/dut.sv, line:13:3, endln:21:35
           |vpiName:counterh_we_i
           |vpiDirection:1
           |vpiHighConn:
           \_bit_select: (counterh_we_i), line:17:50, endln:17:66
             |vpiParent:
             \_ref_obj: (counterh_we_i)
               |vpiName:counterh_we_i
             |vpiName:counterh_we_i
             |vpiIndex:
             \_constant: , line:17:64, endln:17:65
               |vpiParent:
               \_bit_select: (counterh_we_i), line:17:50, endln:17:66
               |vpiDecompile:0
               |vpiSize:64
               |UINT:0
               |vpiConstType:9
           |vpiLowConn:
           \_ref_obj: (work@dut.gen_modules[0].module_in_genscope.counterh_we_i), line:17:36, endln:17:49
             |vpiName:counterh_we_i
             |vpiFullName:work@dut.gen_modules[0].module_in_genscope.counterh_we_i
             |vpiActual:
             \_logic_net: (work@dut.gen_modules[0].module_in_genscope.counterh_we_i), line:35:23, endln:35:36
           |vpiTypedef:
           \_logic_typespec: , line:35:10, endln:35:15
         |vpiPort:
         \_port: (counter_we_i), line:36:23, endln:36:35
           |vpiParent:
           \_module_inst: work@ibex_counter (work@dut.gen_modules[0].module_in_genscope), file:UHDM-integration-tests/tests/genscope_cells/dut.sv, line:13:3, endln:21:35
           |vpiName:counter_we_i
           |vpiDirection:1
           |vpiHighConn:
           \_bit_select: (counter_we_i), line:18:49, endln:18:64
             |vpiParent:
             \_ref_obj: (counter_we_i)
               |vpiName:counter_we_i
             |vpiName:counter_we_i
             |vpiIndex:
             \_constant: , line:18:62, endln:18:63
               |vpiParent:
               \_bit_select: (counter_we_i), line:18:49, endln:18:64
               |vpiDecompile:0
               |vpiSize:64
               |UINT:0
               |vpiConstType:9
           |vpiLowConn:
           \_ref_obj: (work@dut.gen_modules[0].module_in_genscope.counter_we_i), line:18:36, endln:18:48
             |vpiName:counter_we_i
             |vpiFullName:work@dut.gen_modules[0].module_in_genscope.counter_we_i
             |vpiActual:
             \_logic_net: (work@dut.gen_modules[0].module_in_genscope.counter_we_i), line:36:23, endln:36:35
           |vpiTypedef:
           \_logic_typespec: , line:36:10, endln:36:15
         |vpiPort:
         \_port: (counter_val_i), line:37:23, endln:37:36
           |vpiParent:
           \_module_inst: work@ibex_counter (work@dut.gen_modules[0].module_in_genscope), file:UHDM-integration-tests/tests/genscope_cells/dut.sv, line:13:3, endln:21:35
           |vpiName:counter_val_i
           |vpiDirection:1
           |vpiHighConn:
           \_bit_select: (counter_val_i), line:19:50, endln:19:66
             |vpiParent:
             \_ref_obj: (counter_val_i)
               |vpiName:counter_val_i
             |vpiName:counter_val_i
             |vpiIndex:
             \_constant: , line:19:64, endln:19:65
               |vpiParent:
               \_bit_select: (counter_val_i), line:19:50, endln:19:66
               |vpiDecompile:0
               |vpiSize:64
               |UINT:0
               |vpiConstType:9
           |vpiLowConn:
           \_ref_obj: (work@dut.gen_modules[0].module_in_genscope.counter_val_i), line:19:36, endln:19:49
             |vpiName:counter_val_i
             |vpiFullName:work@dut.gen_modules[0].module_in_genscope.counter_val_i
             |vpiActual:
             \_logic_net: (work@dut.gen_modules[0].module_in_genscope.counter_val_i), line:37:23, endln:37:36
           |vpiTypedef:
           \_logic_typespec: , line:37:10, endln:37:22
             |vpiRange:
             \_range: , line:37:16, endln:37:22
               |vpiParent:
               \_port: (counter_val_i), line:37:23, endln:37:36
               |vpiLeftRange:
               \_constant: , line:37:17, endln:37:19
                 |vpiParent:
                 \_range: , line:37:16, endln:37:22
                 |vpiDecompile:31
                 |vpiSize:64
                 |UINT:31
                 |vpiConstType:9
               |vpiRightRange:
               \_constant: , line:37:20, endln:37:21
                 |vpiParent:
                 \_range: , line:37:16, endln:37:22
                 |vpiDecompile:0
                 |vpiSize:64
                 |UINT:0
                 |vpiConstType:9
         |vpiPort:
         \_port: (counter_val_o), line:38:23, endln:38:36
           |vpiParent:
           \_module_inst: work@ibex_counter (work@dut.gen_modules[0].module_in_genscope), file:UHDM-integration-tests/tests/genscope_cells/dut.sv, line:13:3, endln:21:35
           |vpiName:counter_val_o
           |vpiDirection:2
           |vpiHighConn:
           \_bit_select: (counter_val_o), line:20:50, endln:20:66
             |vpiParent:
             \_ref_obj: (counter_val_o)
               |vpiName:counter_val_o
             |vpiName:counter_val_o
             |vpiIndex:
             \_constant: , line:20:64, endln:20:65
               |vpiParent:
               \_bit_select: (counter_val_o), line:20:50, endln:20:66
               |vpiDecompile:0
               |vpiSize:64
               |UINT:0
               |vpiConstType:9
           |vpiLowConn:
           \_ref_obj: (work@dut.gen_modules[0].module_in_genscope.counter_val_o), line:20:36, endln:20:49
             |vpiName:counter_val_o
             |vpiFullName:work@dut.gen_modules[0].module_in_genscope.counter_val_o
             |vpiActual:
             \_logic_net: (work@dut.gen_modules[0].module_in_genscope.counter_val_o), line:38:23, endln:38:36
           |vpiTypedef:
           \_logic_typespec: , line:38:10, endln:38:22
             |vpiRange:
             \_range: , line:38:16, endln:38:22
               |vpiParent:
               \_port: (counter_val_o), line:38:23, endln:38:36
               |vpiLeftRange:
               \_constant: , line:38:17, endln:38:19
                 |vpiParent:
                 \_range: , line:38:16, endln:38:22
                 |vpiDecompile:63
                 |vpiSize:64
                 |UINT:63
                 |vpiConstType:9
               |vpiRightRange:
               \_constant: , line:38:20, endln:38:21
                 |vpiParent:
                 \_range: , line:38:16, endln:38:22
                 |vpiDecompile:0
                 |vpiSize:64
                 |UINT:0
                 |vpiConstType:9
         |vpiProcess:
         \_always: , line:48:3, endln:70:6
         |vpiProcess:
         \_always: , line:86:3, endln:92:6
         |vpiGenScopeArray:
         \_gen_scope_array: (work@dut.gen_modules[0].module_in_genscope.g_counter_narrow), line:94:3, endln:102:6
           |vpiParent:
           \_module_inst: work@ibex_counter (work@dut.gen_modules[0].module_in_genscope), file:UHDM-integration-tests/tests/genscope_cells/dut.sv, line:13:3, endln:21:35
           |vpiName:g_counter_narrow
           |vpiFullName:work@dut.gen_modules[0].module_in_genscope.g_counter_narrow
           |vpiGenScope:
           \_gen_scope: (work@dut.gen_modules[0].module_in_genscope.g_counter_narrow)
             |vpiParent:
             \_gen_scope_array: (work@dut.gen_modules[0].module_in_genscope.g_counter_narrow), line:94:3, endln:102:6
             |vpiFullName:work@dut.gen_modules[0].module_in_genscope.g_counter_narrow
             |vpiVariables:
             \_logic_var: (work@dut.gen_modules[0].module_in_genscope.g_counter_narrow.unused_counter_load), line:95:29, endln:95:48
               |vpiParent:
               \_gen_scope: (work@dut.gen_modules[0].module_in_genscope.g_counter_narrow)
               |vpiTypespec:
               \_logic_typespec: , line:95:5, endln:95:28
                 |vpiRange:
                 \_range: , line:95:11, endln:95:28
                   |vpiLeftRange:
                   \_constant: , line:95:12, endln:95:14
                     |vpiParent:
                     \_range: , line:95:11, endln:95:28
                     |vpiDecompile:63
                     |vpiSize:64
                     |UINT:63
                     |vpiConstType:9
                   |vpiRightRange:
                   \_constant: , line:95:15, endln:95:27
                     |vpiParent:
                     \_range: , line:95:11, endln:95:28
                     |vpiDecompile:10
                     |vpiSize:32
                     |UINT:10
                     |vpiConstType:9
               |vpiName:unused_counter_load
               |vpiFullName:work@dut.gen_modules[0].module_in_genscope.g_counter_narrow.unused_counter_load
               |vpiVisibility:1
               |vpiRange:
               \_range: , line:95:11, endln:95:28
                 |vpiLeftRange:
                 \_constant: , line:95:12, endln:95:14
                   |vpiParent:
                   \_range: , line:95:11, endln:95:28
                   |vpiDecompile:63
                   |vpiSize:64
                   |UINT:63
                   |vpiConstType:9
                 |vpiRightRange:
                 \_constant: , line:95:15, endln:95:27
                   |vpiParent:
                   \_range: , line:95:11, endln:95:28
                   |vpiDecompile:10
                   |vpiSize:32
                   |UINT:10
                   |vpiConstType:9
             |vpiContAssign:
             \_cont_assign: , line:97:12, endln:97:49
               |vpiParent:
               \_gen_scope: (work@dut.gen_modules[0].module_in_genscope.g_counter_narrow)
               |vpiRhs:
               \_ref_obj: (work@dut.gen_modules[0].module_in_genscope.g_counter_narrow.counter_q), line:97:40, endln:97:49
                 |vpiParent:
                 \_cont_assign: , line:97:12, endln:97:49
                 |vpiName:counter_q
                 |vpiFullName:work@dut.gen_modules[0].module_in_genscope.g_counter_narrow.counter_q
                 |vpiActual:
                 \_logic_var: (work@dut.gen_modules[0].module_in_genscope.counter_q), line:80:28, endln:80:37
               |vpiLhs:
               \_part_select: , line:97:12, endln:97:37
                 |vpiParent:
                 \_ref_obj: counter (work@dut.gen_modules[0].module_in_genscope.g_counter_narrow.counter)
                   |vpiParent:
                   \_cont_assign: , line:97:12, endln:97:49
                   |vpiName:counter
                   |vpiFullName:work@dut.gen_modules[0].module_in_genscope.g_counter_narrow.counter
                   |vpiDefName:counter
                 |vpiConstantSelect:1
                 |vpiLeftRange:
                 \_operation: , line:97:20, endln:97:34
                   |vpiOpType:11
                   |vpiOperand:
                   \_constant: , line:97:20, endln:97:32
                     |vpiParent:
                     \_operation: , line:97:20, endln:97:34
                     |vpiDecompile:10
                     |vpiSize:32
                     |UINT:10
                     |vpiTypespec:
                     \_int_typespec: , line:29:13, endln:29:16
                       |vpiParent:
                       \_constant: , line:97:20, endln:97:32
                       |vpiSigned:1
                     |vpiConstType:9
                   |vpiOperand:
                   \_constant: , line:97:33, endln:97:34
                     |vpiParent:
                     \_operation: , line:97:20, endln:97:34
                     |vpiDecompile:1
                     |vpiSize:64
                     |UINT:1
                     |vpiConstType:9
                 |vpiRightRange:
                 \_constant: , line:97:35, endln:97:36
                   |vpiDecompile:0
                   |vpiSize:64
                   |UINT:0
                   |vpiConstType:9
             |vpiContAssign:
             \_cont_assign: , line:98:12, endln:98:42
               |vpiParent:
               \_gen_scope: (work@dut.gen_modules[0].module_in_genscope.g_counter_narrow)
               |vpiRhs:
               \_constant: , line:98:40, endln:98:42
                 |vpiParent:
                 \_cont_assign: , line:98:12, endln:98:42
                 |vpiDecompile:'0
                 |vpiSize:-1
                 |BIN:0
                 |vpiConstType:3
               |vpiLhs:
               \_part_select: , line:98:12, endln:98:36
                 |vpiParent:
                 \_ref_obj: counter (work@dut.gen_modules[0].module_in_genscope.g_counter_narrow.counter)
                   |vpiParent:
                   \_cont_assign: , line:98:12, endln:98:42
                   |vpiName:counter
                   |vpiFullName:work@dut.gen_modules[0].module_in_genscope.g_counter_narrow.counter
                   |vpiDefName:counter
                 |vpiConstantSelect:1
                 |vpiLeftRange:
                 \_constant: , line:98:20, endln:98:22
                   |vpiParent:
                   \_part_select: , line:98:12, endln:98:36
                   |vpiDecompile:63
                   |vpiSize:64
                   |UINT:63
                   |vpiConstType:9
                 |vpiRightRange:
                 \_constant: , line:98:23, endln:98:35
                   |vpiParent:
                   \_part_select: , line:98:12, endln:98:36
                   |vpiDecompile:10
                   |vpiSize:32
                   |UINT:10
                   |vpiTypespec:
                   \_int_typespec: , line:29:13, endln:29:16
                     |vpiParent:
                     \_constant: , line:98:23, endln:98:35
                     |vpiSigned:1
                   |vpiConstType:9
             |vpiContAssign:
             \_cont_assign: , line:99:12, endln:99:69
               |vpiParent:
               \_gen_scope: (work@dut.gen_modules[0].module_in_genscope.g_counter_narrow)
               |vpiRhs:
               \_part_select: , line:99:40, endln:99:69
                 |vpiParent:
                 \_ref_obj: counter_load (work@dut.gen_modules[0].module_in_genscope.g_counter_narrow.counter_load), line:99:40, endln:99:52
                   |vpiParent:
                   \_cont_assign: , line:99:12, endln:99:69
                   |vpiName:counter_load
                   |vpiFullName:work@dut.gen_modules[0].module_in_genscope.g_counter_narrow.counter_load
                   |vpiDefName:counter_load
                 |vpiConstantSelect:1
                 |vpiLeftRange:
                 \_constant: , line:99:53, endln:99:55
                   |vpiDecompile:63
                   |vpiSize:64
                   |UINT:63
                   |vpiConstType:9
                 |vpiRightRange:
                 \_constant: , line:99:56, endln:99:68
                   |vpiDecompile:10
                   |vpiSize:32
                   |UINT:10
                   |vpiTypespec:
                   \_int_typespec: , line:29:13, endln:29:16
                     |vpiParent:
                     \_constant: , line:99:56, endln:99:68
                     |vpiSigned:1
                   |vpiConstType:9
               |vpiLhs:
               \_ref_obj: (work@dut.gen_modules[0].module_in_genscope.g_counter_narrow.unused_counter_load), line:99:12, endln:99:31
                 |vpiParent:
                 \_cont_assign: , line:99:12, endln:99:69
                 |vpiName:unused_counter_load
                 |vpiFullName:work@dut.gen_modules[0].module_in_genscope.g_counter_narrow.unused_counter_load
                 |vpiActual:
                 \_logic_var: (work@dut.gen_modules[0].module_in_genscope.g_counter_narrow.unused_counter_load), line:95:29, endln:95:48
         |vpiContAssign:
         \_cont_assign: , line:104:10, endln:104:33
   |vpiGenScopeArray:
   \_gen_scope_array: (work@dut.gen_modules[1]), line:12:41, endln:22:4
     |vpiParent:
     \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/genscope_cells/dut.sv, line:1:1, endln:26:10
     |vpiName:gen_modules[1]
     |vpiFullName:work@dut.gen_modules[1]
     |vpiGenScope:
     \_gen_scope: (work@dut.gen_modules[1])
       |vpiParent:
       \_gen_scope_array: (work@dut.gen_modules[1]), line:12:41, endln:22:4
       |vpiFullName:work@dut.gen_modules[1]
       |vpiParameter:
       \_parameter: (work@dut.gen_modules[1].i), line:12:0
         |vpiParent:
         \_gen_scope: (work@dut.gen_modules[1])
         |UINT:1
         |vpiTypespec:
         \_int_typespec: 
         |vpiLocalParam:1
         |vpiName:i
         |vpiFullName:work@dut.gen_modules[1].i
       |vpiModule:
       \_module_inst: work@ibex_counter (work@dut.gen_modules[1].module_in_genscope), file:UHDM-integration-tests/tests/genscope_cells/dut.sv, line:13:3, endln:21:35
         |vpiParent:
         \_gen_scope: (work@dut.gen_modules[1])
         |vpiName:module_in_genscope
         |vpiFullName:work@dut.gen_modules[1].module_in_genscope
         |vpiVariables:
         \_logic_var: (work@dut.gen_modules[1].module_in_genscope.counter), line:41:28, endln:41:35
           |vpiParent:
           \_module_inst: work@ibex_counter (work@dut.gen_modules[1].module_in_genscope), file:UHDM-integration-tests/tests/genscope_cells/dut.sv, line:13:3, endln:21:35
           |vpiTypespec:
           \_logic_typespec: , line:41:3, endln:41:15
             |vpiRange:
             \_range: , line:41:9, endln:41:15
               |vpiLeftRange:
               \_constant: , line:41:10, endln:41:12
                 |vpiParent:
                 \_range: , line:41:9, endln:41:15
                 |vpiDecompile:63
                 |vpiSize:64
                 |UINT:63
                 |vpiConstType:9
               |vpiRightRange:
               \_constant: , line:41:13, endln:41:14
                 |vpiParent:
                 \_range: , line:41:9, endln:41:15
                 |vpiDecompile:0
                 |vpiSize:64
                 |UINT:0
                 |vpiConstType:9
           |vpiName:counter
           |vpiFullName:work@dut.gen_modules[1].module_in_genscope.counter
           |vpiVisibility:1
           |vpiRange:
           \_range: , line:41:9, endln:41:15
             |vpiLeftRange:
             \_constant: , line:41:10, endln:41:12
               |vpiParent:
               \_range: , line:41:9, endln:41:15
               |vpiDecompile:63
               |vpiSize:64
               |UINT:63
               |vpiConstType:9
             |vpiRightRange:
             \_constant: , line:41:13, endln:41:14
               |vpiParent:
               \_range: , line:41:9, endln:41:15
               |vpiDecompile:0
               |vpiSize:64
               |UINT:0
               |vpiConstType:9
         |vpiVariables:
         \_logic_var: (work@dut.gen_modules[1].module_in_genscope.counter_upd), line:42:28, endln:42:39
           |vpiParent:
           \_module_inst: work@ibex_counter (work@dut.gen_modules[1].module_in_genscope), file:UHDM-integration-tests/tests/genscope_cells/dut.sv, line:13:3, endln:21:35
           |vpiTypespec:
           \_logic_typespec: , line:42:3, endln:42:27
             |vpiRange:
             \_range: , line:42:9, endln:42:27
               |vpiLeftRange:
               \_constant: , line:42:10, endln:42:22
                 |vpiParent:
                 \_range: , line:42:9, endln:42:27
                 |vpiDecompile:9
                 |vpiSize:64
                 |INT:9
                 |vpiConstType:7
               |vpiRightRange:
               \_constant: , line:42:25, endln:42:26
                 |vpiParent:
                 \_range: , line:42:9, endln:42:27
                 |vpiDecompile:0
                 |vpiSize:64
                 |UINT:0
                 |vpiConstType:9
           |vpiName:counter_upd
           |vpiFullName:work@dut.gen_modules[1].module_in_genscope.counter_upd
           |vpiVisibility:1
           |vpiRange:
           \_range: , line:42:9, endln:42:27
             |vpiLeftRange:
             \_constant: , line:42:10, endln:42:22
               |vpiParent:
               \_range: , line:42:9, endln:42:27
               |vpiDecompile:9
               |vpiSize:64
               |INT:9
               |vpiConstType:7
             |vpiRightRange:
             \_constant: , line:42:25, endln:42:26
               |vpiParent:
               \_range: , line:42:9, endln:42:27
               |vpiDecompile:0
               |vpiSize:64
               |UINT:0
               |vpiConstType:9
         |vpiVariables:
         \_logic_var: (work@dut.gen_modules[1].module_in_genscope.counter_load), line:43:28, endln:43:40
           |vpiParent:
           \_module_inst: work@ibex_counter (work@dut.gen_modules[1].module_in_genscope), file:UHDM-integration-tests/tests/genscope_cells/dut.sv, line:13:3, endln:21:35
           |vpiTypespec:
           \_logic_typespec: , line:43:3, endln:43:15
             |vpiRange:
             \_range: , line:43:9, endln:43:15
               |vpiLeftRange:
               \_constant: , line:43:10, endln:43:12
                 |vpiParent:
                 \_range: , line:43:9, endln:43:15
                 |vpiDecompile:63
                 |vpiSize:64
                 |UINT:63
                 |vpiConstType:9
               |vpiRightRange:
               \_constant: , line:43:13, endln:43:14
                 |vpiParent:
                 \_range: , line:43:9, endln:43:15
                 |vpiDecompile:0
                 |vpiSize:64
                 |UINT:0
                 |vpiConstType:9
           |vpiName:counter_load
           |vpiFullName:work@dut.gen_modules[1].module_in_genscope.counter_load
           |vpiVisibility:1
           |vpiRange:
           \_range: , line:43:9, endln:43:15
             |vpiLeftRange:
             \_constant: , line:43:10, endln:43:12
               |vpiParent:
               \_range: , line:43:9, endln:43:15
               |vpiDecompile:63
               |vpiSize:64
               |UINT:63
               |vpiConstType:9
             |vpiRightRange:
             \_constant: , line:43:13, endln:43:14
               |vpiParent:
               \_range: , line:43:9, endln:43:15
               |vpiDecompile:0
               |vpiSize:64
               |UINT:0
               |vpiConstType:9
         |vpiVariables:
         \_logic_var: (work@dut.gen_modules[1].module_in_genscope.we), line:44:28, endln:44:30
           |vpiParent:
           \_module_inst: work@ibex_counter (work@dut.gen_modules[1].module_in_genscope), file:UHDM-integration-tests/tests/genscope_cells/dut.sv, line:13:3, endln:21:35
           |vpiTypespec:
           \_logic_typespec: , line:44:3, endln:44:8
           |vpiName:we
           |vpiFullName:work@dut.gen_modules[1].module_in_genscope.we
           |vpiVisibility:1
         |vpiVariables:
         \_logic_var: (work@dut.gen_modules[1].module_in_genscope.counter_d), line:45:28, endln:45:37
           |vpiParent:
           \_module_inst: work@ibex_counter (work@dut.gen_modules[1].module_in_genscope), file:UHDM-integration-tests/tests/genscope_cells/dut.sv, line:13:3, endln:21:35
           |vpiTypespec:
           \_logic_typespec: , line:45:3, endln:45:27
             |vpiRange:
             \_range: , line:45:9, endln:45:27
               |vpiLeftRange:
               \_constant: , line:45:10, endln:45:22
                 |vpiParent:
                 \_range: , line:45:9, endln:45:27
                 |vpiDecompile:9
                 |vpiSize:64
                 |INT:9
                 |vpiConstType:7
               |vpiRightRange:
               \_constant: , line:45:25, endln:45:26
                 |vpiParent:
                 \_range: , line:45:9, endln:45:27
                 |vpiDecompile:0
                 |vpiSize:64
                 |UINT:0
                 |vpiConstType:9
           |vpiName:counter_d
           |vpiFullName:work@dut.gen_modules[1].module_in_genscope.counter_d
           |vpiVisibility:1
           |vpiRange:
           \_range: , line:45:9, endln:45:27
             |vpiLeftRange:
             \_constant: , line:45:10, endln:45:22
               |vpiParent:
               \_range: , line:45:9, endln:45:27
               |vpiDecompile:9
               |vpiSize:64
               |INT:9
               |vpiConstType:7
             |vpiRightRange:
             \_constant: , line:45:25, endln:45:26
               |vpiParent:
               \_range: , line:45:9, endln:45:27
               |vpiDecompile:0
               |vpiSize:64
               |UINT:0
               |vpiConstType:9
         |vpiVariables:
         \_logic_var: (work@dut.gen_modules[1].module_in_genscope.counter_q), line:80:28, endln:80:37
           |vpiParent:
           \_module_inst: work@ibex_counter (work@dut.gen_modules[1].module_in_genscope), file:UHDM-integration-tests/tests/genscope_cells/dut.sv, line:13:3, endln:21:35
           |vpiTypespec:
           \_logic_typespec: , line:80:3, endln:80:27
             |vpiRange:
             \_range: , line:80:9, endln:80:27
               |vpiLeftRange:
               \_constant: , line:80:10, endln:80:22
                 |vpiParent:
                 \_range: , line:80:9, endln:80:27
                 |vpiDecompile:9
                 |vpiSize:64
                 |INT:9
                 |vpiConstType:7
               |vpiRightRange:
               \_constant: , line:80:25, endln:80:26
                 |vpiParent:
                 \_range: , line:80:9, endln:80:27
                 |vpiDecompile:0
                 |vpiSize:64
                 |UINT:0
                 |vpiConstType:9
           |vpiName:counter_q
           |vpiFullName:work@dut.gen_modules[1].module_in_genscope.counter_q
           |vpiVisibility:1
           |vpiRange:
           \_range: , line:80:9, endln:80:27
             |vpiLeftRange:
             \_constant: , line:80:10, endln:80:22
               |vpiParent:
               \_range: , line:80:9, endln:80:27
               |vpiDecompile:9
               |vpiSize:64
               |INT:9
               |vpiConstType:7
             |vpiRightRange:
             \_constant: , line:80:25, endln:80:26
               |vpiParent:
               \_range: , line:80:9, endln:80:27
               |vpiDecompile:0
               |vpiSize:64
               |UINT:0
               |vpiConstType:9
         |vpiParameter:
         \_parameter: (work@dut.gen_modules[1].module_in_genscope.CounterWidth), line:29:17, endln:29:29
           |vpiParent:
           \_module_inst: work@ibex_counter (work@dut.gen_modules[1].module_in_genscope), file:UHDM-integration-tests/tests/genscope_cells/dut.sv, line:13:3, endln:21:35
           |UINT:32
           |vpiTypespec:
           \_int_typespec: , line:29:13, endln:29:16
             |vpiParent:
             \_parameter: (work@dut.gen_modules[1].module_in_genscope.CounterWidth), line:29:17, endln:29:29
             |vpiSigned:1
           |vpiSigned:1
           |vpiName:CounterWidth
           |vpiFullName:work@dut.gen_modules[1].module_in_genscope.CounterWidth
         |vpiParamAssign:
         \_param_assign: , line:29:17, endln:29:34
           |vpiParent:
           \_module_inst: work@ibex_counter (work@dut.gen_modules[1].module_in_genscope), file:UHDM-integration-tests/tests/genscope_cells/dut.sv, line:13:3, endln:21:35
           |vpiOverriden:1
           |vpiRhs:
           \_constant: , line:29:32, endln:29:34
             |vpiDecompile:10
             |vpiSize:32
             |UINT:10
             |vpiTypespec:
             \_int_typespec: , line:29:13, endln:29:16
             |vpiConstType:9
           |vpiLhs:
           \_parameter: (work@dut.gen_modules[1].module_in_genscope.CounterWidth), line:29:17, endln:29:29
         |vpiDefName:work@ibex_counter
         |vpiDefFile:UHDM-integration-tests/tests/genscope_cells/dut.sv
         |vpiDefLineNo:28
         |vpiNet:
         \_logic_net: (work@dut.gen_modules[1].module_in_genscope.clk_i), line:31:23, endln:31:28
           |vpiParent:
           \_module_inst: work@ibex_counter (work@dut.gen_modules[1].module_in_genscope), file:UHDM-integration-tests/tests/genscope_cells/dut.sv, line:13:3, endln:21:35
           |vpiTypespec:
           \_logic_typespec: , line:31:10, endln:31:15
           |vpiName:clk_i
           |vpiFullName:work@dut.gen_modules[1].module_in_genscope.clk_i
           |vpiNetType:36
         |vpiNet:
         \_logic_net: (work@dut.gen_modules[1].module_in_genscope.rst_ni), line:32:23, endln:32:29
           |vpiParent:
           \_module_inst: work@ibex_counter (work@dut.gen_modules[1].module_in_genscope), file:UHDM-integration-tests/tests/genscope_cells/dut.sv, line:13:3, endln:21:35
           |vpiTypespec:
           \_logic_typespec: , line:32:10, endln:32:15
           |vpiName:rst_ni
           |vpiFullName:work@dut.gen_modules[1].module_in_genscope.rst_ni
           |vpiNetType:36
         |vpiNet:
         \_logic_net: (work@dut.gen_modules[1].module_in_genscope.counter_inc_i), line:34:23, endln:34:36
           |vpiParent:
           \_module_inst: work@ibex_counter (work@dut.gen_modules[1].module_in_genscope), file:UHDM-integration-tests/tests/genscope_cells/dut.sv, line:13:3, endln:21:35
           |vpiTypespec:
           \_logic_typespec: , line:34:10, endln:34:15
           |vpiName:counter_inc_i
           |vpiFullName:work@dut.gen_modules[1].module_in_genscope.counter_inc_i
           |vpiNetType:36
         |vpiNet:
         \_logic_net: (work@dut.gen_modules[1].module_in_genscope.counterh_we_i), line:35:23, endln:35:36
           |vpiParent:
           \_module_inst: work@ibex_counter (work@dut.gen_modules[1].module_in_genscope), file:UHDM-integration-tests/tests/genscope_cells/dut.sv, line:13:3, endln:21:35
           |vpiTypespec:
           \_logic_typespec: , line:35:10, endln:35:15
           |vpiName:counterh_we_i
           |vpiFullName:work@dut.gen_modules[1].module_in_genscope.counterh_we_i
           |vpiNetType:36
         |vpiNet:
         \_logic_net: (work@dut.gen_modules[1].module_in_genscope.counter_we_i), line:36:23, endln:36:35
           |vpiParent:
           \_module_inst: work@ibex_counter (work@dut.gen_modules[1].module_in_genscope), file:UHDM-integration-tests/tests/genscope_cells/dut.sv, line:13:3, endln:21:35
           |vpiTypespec:
           \_logic_typespec: , line:36:10, endln:36:15
           |vpiName:counter_we_i
           |vpiFullName:work@dut.gen_modules[1].module_in_genscope.counter_we_i
           |vpiNetType:36
         |vpiNet:
         \_logic_net: (work@dut.gen_modules[1].module_in_genscope.counter_val_i), line:37:23, endln:37:36
           |vpiParent:
           \_module_inst: work@ibex_counter (work@dut.gen_modules[1].module_in_genscope), file:UHDM-integration-tests/tests/genscope_cells/dut.sv, line:13:3, endln:21:35
           |vpiTypespec:
           \_logic_typespec: , line:37:10, endln:37:22
             |vpiRange:
             \_range: , line:37:16, endln:37:22
               |vpiLeftRange:
               \_constant: , line:37:17, endln:37:19
                 |vpiParent:
                 \_range: , line:37:16, endln:37:22
                 |vpiDecompile:31
                 |vpiSize:64
                 |UINT:31
                 |vpiConstType:9
               |vpiRightRange:
               \_constant: , line:37:20, endln:37:21
                 |vpiParent:
                 \_range: , line:37:16, endln:37:22
                 |vpiDecompile:0
                 |vpiSize:64
                 |UINT:0
                 |vpiConstType:9
           |vpiName:counter_val_i
           |vpiFullName:work@dut.gen_modules[1].module_in_genscope.counter_val_i
           |vpiNetType:36
         |vpiNet:
         \_logic_net: (work@dut.gen_modules[1].module_in_genscope.counter_val_o), line:38:23, endln:38:36
           |vpiParent:
           \_module_inst: work@ibex_counter (work@dut.gen_modules[1].module_in_genscope), file:UHDM-integration-tests/tests/genscope_cells/dut.sv, line:13:3, endln:21:35
           |vpiTypespec:
           \_logic_typespec: , line:38:10, endln:38:22
             |vpiRange:
             \_range: , line:38:16, endln:38:22
               |vpiLeftRange:
               \_constant: , line:38:17, endln:38:19
                 |vpiParent:
                 \_range: , line:38:16, endln:38:22
                 |vpiDecompile:63
                 |vpiSize:64
                 |UINT:63
                 |vpiConstType:9
               |vpiRightRange:
               \_constant: , line:38:20, endln:38:21
                 |vpiParent:
                 \_range: , line:38:16, endln:38:22
                 |vpiDecompile:0
                 |vpiSize:64
                 |UINT:0
                 |vpiConstType:9
           |vpiName:counter_val_o
           |vpiFullName:work@dut.gen_modules[1].module_in_genscope.counter_val_o
           |vpiNetType:36
         |vpiPort:
         \_port: (clk_i), line:31:23, endln:31:28
           |vpiParent:
           \_module_inst: work@ibex_counter (work@dut.gen_modules[1].module_in_genscope), file:UHDM-integration-tests/tests/genscope_cells/dut.sv, line:13:3, endln:21:35
           |vpiName:clk_i
           |vpiDirection:1
           |vpiHighConn:
           \_ref_obj: (work@dut.gen_modules[1].clk), line:14:42, endln:14:45
             |vpiName:clk
             |vpiFullName:work@dut.gen_modules[1].clk
             |vpiActual:
             \_logic_var: (work@dut.clk), line:5:7, endln:5:10
           |vpiLowConn:
           \_ref_obj: (work@dut.gen_modules[1].module_in_genscope.clk_i), line:14:36, endln:14:41
             |vpiName:clk_i
             |vpiFullName:work@dut.gen_modules[1].module_in_genscope.clk_i
             |vpiActual:
             \_logic_net: (work@dut.gen_modules[1].module_in_genscope.clk_i), line:31:23, endln:31:28
           |vpiTypedef:
           \_logic_typespec: , line:31:10, endln:31:15
         |vpiPort:
         \_port: (rst_ni), line:32:23, endln:32:29
           |vpiParent:
           \_module_inst: work@ibex_counter (work@dut.gen_modules[1].module_in_genscope), file:UHDM-integration-tests/tests/genscope_cells/dut.sv, line:13:3, endln:21:35
           |vpiName:rst_ni
           |vpiDirection:1
           |vpiHighConn:
           \_ref_obj: (work@dut.gen_modules[1].rst), line:15:43, endln:15:46
             |vpiName:rst
             |vpiFullName:work@dut.gen_modules[1].rst
             |vpiActual:
             \_logic_var: (work@dut.rst), line:6:7, endln:6:10
           |vpiLowConn:
           \_ref_obj: (work@dut.gen_modules[1].module_in_genscope.rst_ni), line:15:36, endln:15:42
             |vpiName:rst_ni
             |vpiFullName:work@dut.gen_modules[1].module_in_genscope.rst_ni
             |vpiActual:
             \_logic_net: (work@dut.gen_modules[1].module_in_genscope.rst_ni), line:32:23, endln:32:29
           |vpiTypedef:
           \_logic_typespec: , line:32:10, endln:32:15
         |vpiPort:
         \_port: (counter_inc_i), line:34:23, endln:34:36
           |vpiParent:
           \_module_inst: work@ibex_counter (work@dut.gen_modules[1].module_in_genscope), file:UHDM-integration-tests/tests/genscope_cells/dut.sv, line:13:3, endln:21:35
           |vpiName:counter_inc_i
           |vpiDirection:1
           |vpiHighConn:
           \_bit_select: (counter_inc_i), line:16:50, endln:16:66
             |vpiParent:
             \_ref_obj: (counter_inc_i)
               |vpiName:counter_inc_i
             |vpiName:counter_inc_i
             |vpiIndex:
             \_constant: , line:16:64, endln:16:65
               |vpiParent:
               \_bit_select: (counter_inc_i), line:16:50, endln:16:66
               |vpiDecompile:1
               |vpiSize:64
               |UINT:1
               |vpiConstType:9
           |vpiLowConn:
           \_ref_obj: (work@dut.gen_modules[1].module_in_genscope.counter_inc_i), line:16:36, endln:16:49
             |vpiName:counter_inc_i
             |vpiFullName:work@dut.gen_modules[1].module_in_genscope.counter_inc_i
             |vpiActual:
             \_logic_net: (work@dut.gen_modules[1].module_in_genscope.counter_inc_i), line:34:23, endln:34:36
           |vpiTypedef:
           \_logic_typespec: , line:34:10, endln:34:15
         |vpiPort:
         \_port: (counterh_we_i), line:35:23, endln:35:36
           |vpiParent:
           \_module_inst: work@ibex_counter (work@dut.gen_modules[1].module_in_genscope), file:UHDM-integration-tests/tests/genscope_cells/dut.sv, line:13:3, endln:21:35
           |vpiName:counterh_we_i
           |vpiDirection:1
           |vpiHighConn:
           \_bit_select: (counterh_we_i), line:17:50, endln:17:66
             |vpiParent:
             \_ref_obj: (counterh_we_i)
               |vpiName:counterh_we_i
             |vpiName:counterh_we_i
             |vpiIndex:
             \_constant: , line:17:64, endln:17:65
               |vpiParent:
               \_bit_select: (counterh_we_i), line:17:50, endln:17:66
               |vpiDecompile:1
               |vpiSize:64
               |UINT:1
               |vpiConstType:9
           |vpiLowConn:
           \_ref_obj: (work@dut.gen_modules[1].module_in_genscope.counterh_we_i), line:17:36, endln:17:49
             |vpiName:counterh_we_i
             |vpiFullName:work@dut.gen_modules[1].module_in_genscope.counterh_we_i
             |vpiActual:
             \_logic_net: (work@dut.gen_modules[1].module_in_genscope.counterh_we_i), line:35:23, endln:35:36
           |vpiTypedef:
           \_logic_typespec: , line:35:10, endln:35:15
         |vpiPort:
         \_port: (counter_we_i), line:36:23, endln:36:35
           |vpiParent:
           \_module_inst: work@ibex_counter (work@dut.gen_modules[1].module_in_genscope), file:UHDM-integration-tests/tests/genscope_cells/dut.sv, line:13:3, endln:21:35
           |vpiName:counter_we_i
           |vpiDirection:1
           |vpiHighConn:
           \_bit_select: (counter_we_i), line:18:49, endln:18:64
             |vpiParent:
             \_ref_obj: (counter_we_i)
               |vpiName:counter_we_i
             |vpiName:counter_we_i
             |vpiIndex:
             \_constant: , line:18:62, endln:18:63
               |vpiParent:
               \_bit_select: (counter_we_i), line:18:49, endln:18:64
               |vpiDecompile:1
               |vpiSize:64
               |UINT:1
               |vpiConstType:9
           |vpiLowConn:
           \_ref_obj: (work@dut.gen_modules[1].module_in_genscope.counter_we_i), line:18:36, endln:18:48
             |vpiName:counter_we_i
             |vpiFullName:work@dut.gen_modules[1].module_in_genscope.counter_we_i
             |vpiActual:
             \_logic_net: (work@dut.gen_modules[1].module_in_genscope.counter_we_i), line:36:23, endln:36:35
           |vpiTypedef:
           \_logic_typespec: , line:36:10, endln:36:15
         |vpiPort:
         \_port: (counter_val_i), line:37:23, endln:37:36
           |vpiParent:
           \_module_inst: work@ibex_counter (work@dut.gen_modules[1].module_in_genscope), file:UHDM-integration-tests/tests/genscope_cells/dut.sv, line:13:3, endln:21:35
           |vpiName:counter_val_i
           |vpiDirection:1
           |vpiHighConn:
           \_bit_select: (counter_val_i), line:19:50, endln:19:66
             |vpiParent:
             \_ref_obj: (counter_val_i)
               |vpiName:counter_val_i
             |vpiName:counter_val_i
             |vpiIndex:
             \_constant: , line:19:64, endln:19:65
               |vpiParent:
               \_bit_select: (counter_val_i), line:19:50, endln:19:66
               |vpiDecompile:1
               |vpiSize:64
               |UINT:1
               |vpiConstType:9
           |vpiLowConn:
           \_ref_obj: (work@dut.gen_modules[1].module_in_genscope.counter_val_i), line:19:36, endln:19:49
             |vpiName:counter_val_i
             |vpiFullName:work@dut.gen_modules[1].module_in_genscope.counter_val_i
             |vpiActual:
             \_logic_net: (work@dut.gen_modules[1].module_in_genscope.counter_val_i), line:37:23, endln:37:36
           |vpiTypedef:
           \_logic_typespec: , line:37:10, endln:37:22
             |vpiRange:
             \_range: , line:37:16, endln:37:22
               |vpiParent:
               \_port: (counter_val_i), line:37:23, endln:37:36
               |vpiLeftRange:
               \_constant: , line:37:17, endln:37:19
                 |vpiParent:
                 \_range: , line:37:16, endln:37:22
                 |vpiDecompile:31
                 |vpiSize:64
                 |UINT:31
                 |vpiConstType:9
               |vpiRightRange:
               \_constant: , line:37:20, endln:37:21
                 |vpiParent:
                 \_range: , line:37:16, endln:37:22
                 |vpiDecompile:0
                 |vpiSize:64
                 |UINT:0
                 |vpiConstType:9
         |vpiPort:
         \_port: (counter_val_o), line:38:23, endln:38:36
           |vpiParent:
           \_module_inst: work@ibex_counter (work@dut.gen_modules[1].module_in_genscope), file:UHDM-integration-tests/tests/genscope_cells/dut.sv, line:13:3, endln:21:35
           |vpiName:counter_val_o
           |vpiDirection:2
           |vpiHighConn:
           \_bit_select: (counter_val_o), line:20:50, endln:20:66
             |vpiParent:
             \_ref_obj: (counter_val_o)
               |vpiName:counter_val_o
             |vpiName:counter_val_o
             |vpiIndex:
             \_constant: , line:20:64, endln:20:65
               |vpiParent:
               \_bit_select: (counter_val_o), line:20:50, endln:20:66
               |vpiDecompile:1
               |vpiSize:64
               |UINT:1
               |vpiConstType:9
           |vpiLowConn:
           \_ref_obj: (work@dut.gen_modules[1].module_in_genscope.counter_val_o), line:20:36, endln:20:49
             |vpiName:counter_val_o
             |vpiFullName:work@dut.gen_modules[1].module_in_genscope.counter_val_o
             |vpiActual:
             \_logic_net: (work@dut.gen_modules[1].module_in_genscope.counter_val_o), line:38:23, endln:38:36
           |vpiTypedef:
           \_logic_typespec: , line:38:10, endln:38:22
             |vpiRange:
             \_range: , line:38:16, endln:38:22
               |vpiParent:
               \_port: (counter_val_o), line:38:23, endln:38:36
               |vpiLeftRange:
               \_constant: , line:38:17, endln:38:19
                 |vpiParent:
                 \_range: , line:38:16, endln:38:22
                 |vpiDecompile:63
                 |vpiSize:64
                 |UINT:63
                 |vpiConstType:9
               |vpiRightRange:
               \_constant: , line:38:20, endln:38:21
                 |vpiParent:
                 \_range: , line:38:16, endln:38:22
                 |vpiDecompile:0
                 |vpiSize:64
                 |UINT:0
                 |vpiConstType:9
         |vpiProcess:
         \_always: , line:48:3, endln:70:6
         |vpiProcess:
         \_always: , line:86:3, endln:92:6
         |vpiGenScopeArray:
         \_gen_scope_array: (work@dut.gen_modules[1].module_in_genscope.g_counter_narrow), line:94:3, endln:102:6
           |vpiParent:
           \_module_inst: work@ibex_counter (work@dut.gen_modules[1].module_in_genscope), file:UHDM-integration-tests/tests/genscope_cells/dut.sv, line:13:3, endln:21:35
           |vpiName:g_counter_narrow
           |vpiFullName:work@dut.gen_modules[1].module_in_genscope.g_counter_narrow
           |vpiGenScope:
           \_gen_scope: (work@dut.gen_modules[1].module_in_genscope.g_counter_narrow)
             |vpiParent:
             \_gen_scope_array: (work@dut.gen_modules[1].module_in_genscope.g_counter_narrow), line:94:3, endln:102:6
             |vpiFullName:work@dut.gen_modules[1].module_in_genscope.g_counter_narrow
             |vpiVariables:
             \_logic_var: (work@dut.gen_modules[1].module_in_genscope.g_counter_narrow.unused_counter_load), line:95:29, endln:95:48
               |vpiParent:
               \_gen_scope: (work@dut.gen_modules[1].module_in_genscope.g_counter_narrow)
               |vpiTypespec:
               \_logic_typespec: , line:95:5, endln:95:28
                 |vpiRange:
                 \_range: , line:95:11, endln:95:28
                   |vpiLeftRange:
                   \_constant: , line:95:12, endln:95:14
                     |vpiParent:
                     \_range: , line:95:11, endln:95:28
                     |vpiDecompile:63
                     |vpiSize:64
                     |UINT:63
                     |vpiConstType:9
                   |vpiRightRange:
                   \_constant: , line:95:15, endln:95:27
                     |vpiParent:
                     \_range: , line:95:11, endln:95:28
                     |vpiDecompile:10
                     |vpiSize:32
                     |UINT:10
                     |vpiConstType:9
               |vpiName:unused_counter_load
               |vpiFullName:work@dut.gen_modules[1].module_in_genscope.g_counter_narrow.unused_counter_load
               |vpiVisibility:1
               |vpiRange:
               \_range: , line:95:11, endln:95:28
                 |vpiLeftRange:
                 \_constant: , line:95:12, endln:95:14
                   |vpiParent:
                   \_range: , line:95:11, endln:95:28
                   |vpiDecompile:63
                   |vpiSize:64
                   |UINT:63
                   |vpiConstType:9
                 |vpiRightRange:
                 \_constant: , line:95:15, endln:95:27
                   |vpiParent:
                   \_range: , line:95:11, endln:95:28
                   |vpiDecompile:10
                   |vpiSize:32
                   |UINT:10
                   |vpiConstType:9
             |vpiContAssign:
             \_cont_assign: , line:97:12, endln:97:49
               |vpiParent:
               \_gen_scope: (work@dut.gen_modules[1].module_in_genscope.g_counter_narrow)
               |vpiRhs:
               \_ref_obj: (work@dut.gen_modules[1].module_in_genscope.g_counter_narrow.counter_q), line:97:40, endln:97:49
                 |vpiParent:
                 \_cont_assign: , line:97:12, endln:97:49
                 |vpiName:counter_q
                 |vpiFullName:work@dut.gen_modules[1].module_in_genscope.g_counter_narrow.counter_q
                 |vpiActual:
                 \_logic_var: (work@dut.gen_modules[1].module_in_genscope.counter_q), line:80:28, endln:80:37
               |vpiLhs:
               \_part_select: , line:97:12, endln:97:37
                 |vpiParent:
                 \_ref_obj: counter (work@dut.gen_modules[1].module_in_genscope.g_counter_narrow.counter)
                   |vpiParent:
                   \_cont_assign: , line:97:12, endln:97:49
                   |vpiName:counter
                   |vpiFullName:work@dut.gen_modules[1].module_in_genscope.g_counter_narrow.counter
                   |vpiDefName:counter
                 |vpiConstantSelect:1
                 |vpiLeftRange:
                 \_operation: , line:97:20, endln:97:34
                   |vpiOpType:11
                   |vpiOperand:
                   \_constant: , line:97:20, endln:97:32
                     |vpiParent:
                     \_operation: , line:97:20, endln:97:34
                     |vpiDecompile:10
                     |vpiSize:32
                     |UINT:10
                     |vpiTypespec:
                     \_int_typespec: , line:29:13, endln:29:16
                       |vpiParent:
                       \_constant: , line:97:20, endln:97:32
                       |vpiSigned:1
                     |vpiConstType:9
                   |vpiOperand:
                   \_constant: , line:97:33, endln:97:34
                     |vpiParent:
                     \_operation: , line:97:20, endln:97:34
                     |vpiDecompile:1
                     |vpiSize:64
                     |UINT:1
                     |vpiConstType:9
                 |vpiRightRange:
                 \_constant: , line:97:35, endln:97:36
                   |vpiDecompile:0
                   |vpiSize:64
                   |UINT:0
                   |vpiConstType:9
             |vpiContAssign:
             \_cont_assign: , line:98:12, endln:98:42
               |vpiParent:
               \_gen_scope: (work@dut.gen_modules[1].module_in_genscope.g_counter_narrow)
               |vpiRhs:
               \_constant: , line:98:40, endln:98:42
                 |vpiParent:
                 \_cont_assign: , line:98:12, endln:98:42
                 |vpiDecompile:'0
                 |vpiSize:-1
                 |BIN:0
                 |vpiConstType:3
               |vpiLhs:
               \_part_select: , line:98:12, endln:98:36
                 |vpiParent:
                 \_ref_obj: counter (work@dut.gen_modules[1].module_in_genscope.g_counter_narrow.counter)
                   |vpiParent:
                   \_cont_assign: , line:98:12, endln:98:42
                   |vpiName:counter
                   |vpiFullName:work@dut.gen_modules[1].module_in_genscope.g_counter_narrow.counter
                   |vpiDefName:counter
                 |vpiConstantSelect:1
                 |vpiLeftRange:
                 \_constant: , line:98:20, endln:98:22
                   |vpiParent:
                   \_part_select: , line:98:12, endln:98:36
                   |vpiDecompile:63
                   |vpiSize:64
                   |UINT:63
                   |vpiConstType:9
                 |vpiRightRange:
                 \_constant: , line:98:23, endln:98:35
                   |vpiParent:
                   \_part_select: , line:98:12, endln:98:36
                   |vpiDecompile:10
                   |vpiSize:32
                   |UINT:10
                   |vpiTypespec:
                   \_int_typespec: , line:29:13, endln:29:16
                     |vpiParent:
                     \_constant: , line:98:23, endln:98:35
                     |vpiSigned:1
                   |vpiConstType:9
             |vpiContAssign:
             \_cont_assign: , line:99:12, endln:99:69
               |vpiParent:
               \_gen_scope: (work@dut.gen_modules[1].module_in_genscope.g_counter_narrow)
               |vpiRhs:
               \_part_select: , line:99:40, endln:99:69
                 |vpiParent:
                 \_ref_obj: counter_load (work@dut.gen_modules[1].module_in_genscope.g_counter_narrow.counter_load), line:99:40, endln:99:52
                   |vpiParent:
                   \_cont_assign: , line:99:12, endln:99:69
                   |vpiName:counter_load
                   |vpiFullName:work@dut.gen_modules[1].module_in_genscope.g_counter_narrow.counter_load
                   |vpiDefName:counter_load
                 |vpiConstantSelect:1
                 |vpiLeftRange:
                 \_constant: , line:99:53, endln:99:55
                   |vpiDecompile:63
                   |vpiSize:64
                   |UINT:63
                   |vpiConstType:9
                 |vpiRightRange:
                 \_constant: , line:99:56, endln:99:68
                   |vpiDecompile:10
                   |vpiSize:32
                   |UINT:10
                   |vpiTypespec:
                   \_int_typespec: , line:29:13, endln:29:16
                     |vpiParent:
                     \_constant: , line:99:56, endln:99:68
                     |vpiSigned:1
                   |vpiConstType:9
               |vpiLhs:
               \_ref_obj: (work@dut.gen_modules[1].module_in_genscope.g_counter_narrow.unused_counter_load), line:99:12, endln:99:31
                 |vpiParent:
                 \_cont_assign: , line:99:12, endln:99:69
                 |vpiName:unused_counter_load
                 |vpiFullName:work@dut.gen_modules[1].module_in_genscope.g_counter_narrow.unused_counter_load
                 |vpiActual:
                 \_logic_var: (work@dut.gen_modules[1].module_in_genscope.g_counter_narrow.unused_counter_load), line:95:29, endln:95:48
         |vpiContAssign:
         \_cont_assign: , line:104:10, endln:104:33
Object 'work@dut' of type 'design'
  Object 'builtin' of type 'package'
  Object '' of type 'module_inst'
    Object 'NUM_MODULES' of type 'parameter'
      Object '' of type 'int_typespec'
    Object 'MODULE_PARAM' of type 'parameter'
      Object '' of type 'int_typespec'
    Object '' of type 'param_assign'
      Object 'NUM_MODULES' of type 'parameter'
        Object '' of type 'int_typespec'
      Object '' of type 'constant'
        Object '' of type 'int_typespec'
    Object '' of type 'param_assign'
      Object 'MODULE_PARAM' of type 'parameter'
        Object '' of type 'int_typespec'
      Object '' of type 'constant'
        Object '' of type 'int_typespec'
    Object 'clk' of type 'logic_net'
    Object 'rst' of type 'logic_net'
    Object 'counter_inc_i' of type 'logic_net'
    Object 'counterh_we_i' of type 'logic_net'
    Object 'counter_we_i' of type 'logic_net'
    Object 'counter_val_i' of type 'logic_net'
    Object 'counter_val_o' of type 'logic_net'
  Object '' of type 'module_inst'
    Object 'CounterWidth' of type 'parameter'
      Object '' of type 'int_typespec'
    Object '' of type 'param_assign'
      Object 'CounterWidth' of type 'parameter'
        Object '' of type 'int_typespec'
      Object '' of type 'constant'
        Object '' of type 'int_typespec'
    Object 'clk_i' of type 'logic_net'
    Object 'rst_ni' of type 'logic_net'
    Object 'counter_inc_i' of type 'logic_net'
    Object 'counterh_we_i' of type 'logic_net'
    Object 'counter_we_i' of type 'logic_net'
    Object 'counter_val_i' of type 'logic_net'
    Object 'counter_val_o' of type 'logic_net'
    Object 'counter' of type 'logic_net'
    Object 'counter_upd' of type 'logic_net'
    Object 'counter_load' of type 'logic_net'
    Object 'we' of type 'logic_net'
    Object 'counter_d' of type 'logic_net'
    Object 'counter_q' of type 'logic_net'
    Object '' of type 'always'
      Object '' of type 'begin'
        Object '' of type 'assignment'
          Object 'we' of type 'ref_obj'
          Object '' of type 'operation'
            Object 'counter_we_i' of type 'ref_obj'
            Object 'counterh_we_i' of type 'ref_obj'
        Object '' of type 'assignment'
          Object '' of type 'part_select'
            Object '' of type 'constant'
            Object '' of type 'constant'
          Object '' of type 'part_select'
            Object '' of type 'constant'
            Object '' of type 'constant'
        Object '' of type 'assignment'
          Object '' of type 'part_select'
            Object '' of type 'constant'
            Object '' of type 'constant'
          Object 'counter_val_i' of type 'ref_obj'
        Object '' of type 'if_stmt'
          Object 'counterh_we_i' of type 'ref_obj'
          Object '' of type 'begin'
            Object '' of type 'assignment'
              Object '' of type 'part_select'
                Object '' of type 'constant'
                Object '' of type 'constant'
              Object 'counter_val_i' of type 'ref_obj'
            Object '' of type 'assignment'
              Object '' of type 'part_select'
                Object '' of type 'constant'
                Object '' of type 'constant'
              Object '' of type 'part_select'
                Object '' of type 'constant'
                Object '' of type 'constant'
        Object '' of type 'assignment'
          Object 'counter_upd' of type 'ref_obj'
          Object '' of type 'operation'
            Object '' of type 'part_select'
              Object '' of type 'operation'
                Object 'CounterWidth' of type 'ref_obj'
                Object '' of type 'constant'
              Object '' of type 'constant'
            Object '' of type 'operation'
              Object '' of type 'operation'
                Object '' of type 'operation'
                  Object 'CounterWidth' of type 'ref_obj'
                  Object '' of type 'constant'
                Object '' of type 'operation'
                  Object '' of type 'constant'
              Object '' of type 'constant'
        Object '' of type 'if_else'
          Object 'we' of type 'ref_obj'
          Object '' of type 'begin'
            Object '' of type 'assignment'
              Object 'counter_d' of type 'ref_obj'
              Object '' of type 'part_select'
                Object '' of type 'operation'
                  Object 'CounterWidth' of type 'ref_obj'
                  Object '' of type 'constant'
                Object '' of type 'constant'
          Object '' of type 'if_else'
            Object 'counter_inc_i' of type 'ref_obj'
            Object '' of type 'begin'
              Object '' of type 'assignment'
                Object 'counter_d' of type 'ref_obj'
                Object '' of type 'part_select'
                  Object '' of type 'operation'
                    Object 'CounterWidth' of type 'ref_obj'
                    Object '' of type 'constant'
                  Object '' of type 'constant'
            Object '' of type 'begin'
              Object '' of type 'assignment'
                Object 'counter_d' of type 'ref_obj'
                Object '' of type 'part_select'
                  Object '' of type 'operation'
                    Object 'CounterWidth' of type 'ref_obj'
                    Object '' of type 'constant'
                  Object '' of type 'constant'
    Object '' of type 'always'
      Object '' of type 'event_control'
        Object '' of type 'operation'
          Object '' of type 'operation'
            Object 'clk_i' of type 'ref_obj'
          Object '' of type 'operation'
            Object 'rst_ni' of type 'ref_obj'
        Object '' of type 'begin'
          Object '' of type 'if_else'
            Object '' of type 'operation'
              Object 'rst_ni' of type 'ref_obj'
            Object '' of type 'begin'
              Object '' of type 'assignment'
                Object 'counter_q' of type 'ref_obj'
                Object '' of type 'constant'
            Object '' of type 'begin'
              Object '' of type 'assignment'
                Object 'counter_q' of type 'ref_obj'
                Object 'counter_d' of type 'ref_obj'
  Object 'work@dut' of type 'module_inst'
    Object 'NUM_MODULES' of type 'parameter'
      Object '' of type 'int_typespec'
    Object 'MODULE_PARAM' of type 'parameter'
      Object '' of type 'int_typespec'
    Object '' of type 'param_assign'
      Object 'NUM_MODULES' of type 'parameter'
        Object '' of type 'int_typespec'
      Object '' of type 'constant'
        Object '' of type 'int_typespec'
    Object '' of type 'param_assign'
      Object 'MODULE_PARAM' of type 'parameter'
        Object '' of type 'int_typespec'
      Object '' of type 'constant'
        Object '' of type 'int_typespec'
    Object 'gen_modules[0]' of type 'gen_scope_array'
      Object '' of type 'gen_scope'
        Object 'i' of type 'parameter'
          Object '' of type 'int_typespec'
        Object 'module_in_genscope' of type 'module_inst'
          Object '' of type 'param_assign'
            Object 'CounterWidth' of type 'parameter'
              Object '' of type 'int_typespec'
            Object '' of type 'constant'
              Object '' of type 'int_typespec'
          Object '' of type 'param_assign'
            Object 'CounterWidth' of type 'parameter'
              Object '' of type 'int_typespec'
            Object '' of type 'constant'
              Object '' of type 'int_typespec'
          Object 'counter' of type 'logic_var'
            Object '' of type 'logic_typespec'
              Object '' of type 'range'
                Object '' of type 'constant'
                Object '' of type 'constant'
            Object '' of type 'range'
              Object '' of type 'constant'
              Object '' of type 'constant'
          Object 'counter_upd' of type 'logic_var'
            Object '' of type 'logic_typespec'
              Object '' of type 'range'
                Object '' of type 'constant'
                Object '' of type 'constant'
            Object '' of type 'range'
              Object '' of type 'constant'
              Object '' of type 'constant'
          Object 'counter_load' of type 'logic_var'
            Object '' of type 'logic_typespec'
              Object '' of type 'range'
                Object '' of type 'constant'
                Object '' of type 'constant'
            Object '' of type 'range'
              Object '' of type 'constant'
              Object '' of type 'constant'
          Object 'we' of type 'logic_var'
            Object '' of type 'logic_typespec'
          Object 'counter_d' of type 'logic_var'
            Object '' of type 'logic_typespec'
              Object '' of type 'range'
                Object '' of type 'constant'
                Object '' of type 'constant'
            Object '' of type 'range'
              Object '' of type 'constant'
              Object '' of type 'constant'
          Object 'counter_q' of type 'logic_var'
            Object '' of type 'logic_typespec'
              Object '' of type 'range'
                Object '' of type 'constant'
                Object '' of type 'constant'
            Object '' of type 'range'
              Object '' of type 'constant'
              Object '' of type 'constant'
          Object 'clk_i' of type 'logic_net'
            Object '' of type 'logic_typespec'
          Object 'rst_ni' of type 'logic_net'
            Object '' of type 'logic_typespec'
          Object 'counter_inc_i' of type 'logic_net'
            Object '' of type 'logic_typespec'
          Object 'counterh_we_i' of type 'logic_net'
            Object '' of type 'logic_typespec'
          Object 'counter_we_i' of type 'logic_net'
            Object '' of type 'logic_typespec'
          Object 'counter_val_i' of type 'logic_net'
            Object '' of type 'logic_typespec'
              Object '' of type 'range'
                Object '' of type 'constant'
                Object '' of type 'constant'
            Object '' of type 'range'
              Object '' of type 'constant'
              Object '' of type 'constant'
          Object 'counter_val_o' of type 'logic_net'
            Object '' of type 'logic_typespec'
              Object '' of type 'range'
                Object '' of type 'constant'
                Object '' of type 'constant'
            Object '' of type 'range'
              Object '' of type 'constant'
              Object '' of type 'constant'
          Object 'clk_i' of type 'port'
            Object '' of type 'logic_typespec'
          Object 'rst_ni' of type 'port'
            Object '' of type 'logic_typespec'
          Object 'counter_inc_i' of type 'port'
            Object '' of type 'logic_typespec'
          Object 'counterh_we_i' of type 'port'
            Object '' of type 'logic_typespec'
          Object 'counter_we_i' of type 'port'
            Object '' of type 'logic_typespec'
          Object 'counter_val_i' of type 'port'
            Object '' of type 'logic_typespec'
              Object '' of type 'range'
                Object '' of type 'constant'
                Object '' of type 'constant'
          Object 'counter_val_o' of type 'port'
            Object '' of type 'logic_typespec'
              Object '' of type 'range'
                Object '' of type 'constant'
                Object '' of type 'constant'
          Object 'g_counter_narrow' of type 'gen_scope_array'
            Object '' of type 'gen_scope'
              Object 'unused_counter_load' of type 'logic_var'
                Object '' of type 'logic_typespec'
                  Object '' of type 'range'
                    Object '' of type 'constant'
                    Object '' of type 'constant'
                Object '' of type 'range'
                  Object '' of type 'constant'
                  Object '' of type 'constant'
              Object '' of type 'cont_assign'
                Object '' of type 'part_select'
                  Object '' of type 'operation'
                    Object '' of type 'constant'
                      Object '' of type 'int_typespec'
                    Object '' of type 'constant'
                  Object '' of type 'constant'
                Object 'counter_q' of type 'ref_obj'
              Object '' of type 'cont_assign'
                Object '' of type 'part_select'
                  Object '' of type 'constant'
                  Object '' of type 'constant'
                    Object '' of type 'int_typespec'
                Object '' of type 'constant'
              Object '' of type 'cont_assign'
                Object 'unused_counter_load' of type 'ref_obj'
                Object '' of type 'part_select'
                  Object '' of type 'constant'
                  Object '' of type 'constant'
                    Object '' of type 'int_typespec'
          Object '' of type 'cont_assign'
            Object 'counter_val_o' of type 'ref_obj'
            Object 'counter' of type 'ref_obj'
          Object 'clk' of type 'ref_obj'
          Object 'rst' of type 'ref_obj'
          Object 'counter_inc_i' of type 'bit_select'
            Object '' of type 'constant'
          Object 'counterh_we_i' of type 'bit_select'
            Object '' of type 'constant'
          Object 'counter_we_i' of type 'bit_select'
            Object '' of type 'constant'
          Object 'counter_val_i' of type 'bit_select'
            Object '' of type 'constant'
          Object 'counter_val_o' of type 'bit_select'
            Object '' of type 'constant'
    Object 'gen_modules[1]' of type 'gen_scope_array'
      Object '' of type 'gen_scope'
        Object 'i' of type 'parameter'
          Object '' of type 'int_typespec'
        Object 'module_in_genscope' of type 'module_inst'
          Object '' of type 'param_assign'
            Object 'CounterWidth' of type 'parameter'
              Object '' of type 'int_typespec'
            Object '' of type 'constant'
              Object '' of type 'int_typespec'
          Object '' of type 'param_assign'
            Object 'CounterWidth' of type 'parameter'
              Object '' of type 'int_typespec'
            Object '' of type 'constant'
              Object '' of type 'int_typespec'
          Object 'counter' of type 'logic_var'
            Object '' of type 'logic_typespec'
              Object '' of type 'range'
                Object '' of type 'constant'
                Object '' of type 'constant'
            Object '' of type 'range'
              Object '' of type 'constant'
              Object '' of type 'constant'
          Object 'counter_upd' of type 'logic_var'
            Object '' of type 'logic_typespec'
              Object '' of type 'range'
                Object '' of type 'constant'
                Object '' of type 'constant'
            Object '' of type 'range'
              Object '' of type 'constant'
              Object '' of type 'constant'
          Object 'counter_load' of type 'logic_var'
            Object '' of type 'logic_typespec'
              Object '' of type 'range'
                Object '' of type 'constant'
                Object '' of type 'constant'
            Object '' of type 'range'
              Object '' of type 'constant'
              Object '' of type 'constant'
          Object 'we' of type 'logic_var'
            Object '' of type 'logic_typespec'
          Object 'counter_d' of type 'logic_var'
            Object '' of type 'logic_typespec'
              Object '' of type 'range'
                Object '' of type 'constant'
                Object '' of type 'constant'
            Object '' of type 'range'
              Object '' of type 'constant'
              Object '' of type 'constant'
          Object 'counter_q' of type 'logic_var'
            Object '' of type 'logic_typespec'
              Object '' of type 'range'
                Object '' of type 'constant'
                Object '' of type 'constant'
            Object '' of type 'range'
              Object '' of type 'constant'
              Object '' of type 'constant'
          Object 'clk_i' of type 'logic_net'
            Object '' of type 'logic_typespec'
          Object 'rst_ni' of type 'logic_net'
            Object '' of type 'logic_typespec'
          Object 'counter_inc_i' of type 'logic_net'
            Object '' of type 'logic_typespec'
          Object 'counterh_we_i' of type 'logic_net'
            Object '' of type 'logic_typespec'
          Object 'counter_we_i' of type 'logic_net'
            Object '' of type 'logic_typespec'
          Object 'counter_val_i' of type 'logic_net'
            Object '' of type 'logic_typespec'
              Object '' of type 'range'
                Object '' of type 'constant'
                Object '' of type 'constant'
            Object '' of type 'range'
              Object '' of type 'constant'
              Object '' of type 'constant'
          Object 'counter_val_o' of type 'logic_net'
            Object '' of type 'logic_typespec'
              Object '' of type 'range'
                Object '' of type 'constant'
                Object '' of type 'constant'
            Object '' of type 'range'
              Object '' of type 'constant'
              Object '' of type 'constant'
          Object 'clk_i' of type 'port'
            Object '' of type 'logic_typespec'
          Object 'rst_ni' of type 'port'
            Object '' of type 'logic_typespec'
          Object 'counter_inc_i' of type 'port'
            Object '' of type 'logic_typespec'
          Object 'counterh_we_i' of type 'port'
            Object '' of type 'logic_typespec'
          Object 'counter_we_i' of type 'port'
            Object '' of type 'logic_typespec'
          Object 'counter_val_i' of type 'port'
            Object '' of type 'logic_typespec'
              Object '' of type 'range'
                Object '' of type 'constant'
                Object '' of type 'constant'
          Object 'counter_val_o' of type 'port'
            Object '' of type 'logic_typespec'
              Object '' of type 'range'
                Object '' of type 'constant'
                Object '' of type 'constant'
          Object 'g_counter_narrow' of type 'gen_scope_array'
            Object '' of type 'gen_scope'
              Object 'unused_counter_load' of type 'logic_var'
                Object '' of type 'logic_typespec'
                  Object '' of type 'range'
                    Object '' of type 'constant'
                    Object '' of type 'constant'
                Object '' of type 'range'
                  Object '' of type 'constant'
                  Object '' of type 'constant'
              Object '' of type 'cont_assign'
                Object '' of type 'part_select'
                  Object '' of type 'operation'
                    Object '' of type 'constant'
                      Object '' of type 'int_typespec'
                    Object '' of type 'constant'
                  Object '' of type 'constant'
                Object 'counter_q' of type 'ref_obj'
              Object '' of type 'cont_assign'
                Object '' of type 'part_select'
                  Object '' of type 'constant'
                  Object '' of type 'constant'
                    Object '' of type 'int_typespec'
                Object '' of type 'constant'
              Object '' of type 'cont_assign'
                Object 'unused_counter_load' of type 'ref_obj'
                Object '' of type 'part_select'
                  Object '' of type 'constant'
                  Object '' of type 'constant'
                    Object '' of type 'int_typespec'
          Object '' of type 'cont_assign'
            Object 'counter_val_o' of type 'ref_obj'
            Object 'counter' of type 'ref_obj'
          Object 'clk' of type 'ref_obj'
          Object 'rst' of type 'ref_obj'
          Object 'counter_inc_i' of type 'bit_select'
            Object '' of type 'constant'
          Object 'counterh_we_i' of type 'bit_select'
            Object '' of type 'constant'
          Object 'counter_we_i' of type 'bit_select'
            Object '' of type 'constant'
          Object 'counter_val_i' of type 'bit_select'
            Object '' of type 'constant'
          Object 'counter_val_o' of type 'bit_select'
            Object '' of type 'constant'
    Object 'clk' of type 'logic_var'
      Object '' of type 'logic_typespec'
    Object 'rst' of type 'logic_var'
      Object '' of type 'logic_typespec'
    Object 'counter_inc_i' of type 'logic_var'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
      Object '' of type 'range'
        Object '' of type 'constant'
        Object '' of type 'constant'
    Object 'counterh_we_i' of type 'logic_var'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
      Object '' of type 'range'
        Object '' of type 'constant'
        Object '' of type 'constant'
    Object 'counter_we_i' of type 'logic_var'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
      Object '' of type 'range'
        Object '' of type 'constant'
        Object '' of type 'constant'
    Object 'counter_val_i' of type 'logic_var'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
      Object '' of type 'range'
        Object '' of type 'constant'
        Object '' of type 'constant'
      Object '' of type 'range'
        Object '' of type 'constant'
        Object '' of type 'constant'
    Object 'counter_val_o' of type 'logic_var'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
      Object '' of type 'range'
        Object '' of type 'constant'
        Object '' of type 'constant'
      Object '' of type 'range'
        Object '' of type 'constant'
        Object '' of type 'constant'
Warning: Removing unused module: \ibex_counter from the design.
Generating RTLIL representation for module `$paramod\ibex_counter\CounterWidth=32'd10'.
Dumping AST before simplification:
    AST_MODULE <UHDM-integration-tests/tests/genscope_cells/dut.sv:28.1-106.10> str='$paramod\ibex_counter\CounterWidth=32'd10'
      AST_PARAMETER <UHDM-integration-tests/tests/genscope_cells/dut.sv:29.17-29.34> str='\CounterWidth' multirange=[ 0 32 ] multirange_swapped=[ 0 ]
        ATTR \packed_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
            AST_RANGE <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> basic_prep range=[31:0]
              AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
              AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        ATTR \unpacked_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
        AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000001010'(32) signed range=[31:0] int=10
        AST_RANGE <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> basic_prep range=[31:0]
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/genscope_cells/dut.sv:31.23-31.28> str='\clk_i' input logic port=1 range=[0:0]
        ATTR \is_simplified_wire:
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
      AST_WIRE <UHDM-integration-tests/tests/genscope_cells/dut.sv:32.23-32.29> str='\rst_ni' input logic port=2 range=[0:0]
        ATTR \is_simplified_wire:
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
      AST_WIRE <UHDM-integration-tests/tests/genscope_cells/dut.sv:34.23-34.36> str='\counter_inc_i' input logic port=3 range=[0:0]
        ATTR \is_simplified_wire:
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
      AST_WIRE <UHDM-integration-tests/tests/genscope_cells/dut.sv:35.23-35.36> str='\counterh_we_i' input logic port=4 range=[0:0]
        ATTR \is_simplified_wire:
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
      AST_WIRE <UHDM-integration-tests/tests/genscope_cells/dut.sv:36.23-36.35> str='\counter_we_i' input logic port=5 range=[0:0]
        ATTR \is_simplified_wire:
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
      AST_WIRE <UHDM-integration-tests/tests/genscope_cells/dut.sv:37.23-37.36> str='\counter_val_i' input logic port=6 multirange=[ 0 32 ] multirange_swapped=[ 0 ]
        ATTR \packed_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
            AST_RANGE <UHDM-integration-tests/tests/genscope_cells/dut.sv:37.16-37.22> basic_prep range=[31:0]
              AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
              AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        ATTR \unpacked_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
        ATTR \is_simplified_wire:
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
        AST_RANGE <UHDM-integration-tests/tests/genscope_cells/dut.sv:37.16-37.22> basic_prep range=[31:0]
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/genscope_cells/dut.sv:38.23-38.36> str='\counter_val_o' output logic port=7 multirange=[ 0 64 ] multirange_swapped=[ 0 ]
        ATTR \packed_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
            AST_RANGE <UHDM-integration-tests/tests/genscope_cells/dut.sv:38.16-38.22> basic_prep range=[63:0]
              AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000111111'(32) signed basic_prep range=[31:0] int=63
              AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        ATTR \unpacked_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
        ATTR \is_simplified_wire:
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
        AST_RANGE <UHDM-integration-tests/tests/genscope_cells/dut.sv:38.16-38.22> basic_prep range=[63:0]
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000111111'(32) signed basic_prep range=[31:0] int=63
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/genscope_cells/dut.sv:41.28-41.35> str='\counter' logic
        ATTR \packed_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
            AST_RANGE <UHDM-integration-tests/tests/genscope_cells/dut.sv:41.9-41.15>
              AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000111111'(32) signed range=[31:0] int=63
              AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
        ATTR \unpacked_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
        ATTR \is_simplified_wire:
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
        AST_RANGE <UHDM-integration-tests/tests/genscope_cells/dut.sv:41.9-41.15>
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000111111'(32) signed range=[31:0] int=63
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/genscope_cells/dut.sv:42.28-42.39> str='\counter_upd' logic
        ATTR \packed_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
            AST_RANGE <UHDM-integration-tests/tests/genscope_cells/dut.sv:42.9-42.27>
              AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000001001'(32) signed range=[31:0] int=9
              AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
        ATTR \unpacked_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
        ATTR \is_simplified_wire:
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
        AST_RANGE <UHDM-integration-tests/tests/genscope_cells/dut.sv:42.9-42.27>
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000001001'(32) signed range=[31:0] int=9
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/genscope_cells/dut.sv:43.28-43.40> str='\counter_load' logic
        ATTR \packed_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
            AST_RANGE <UHDM-integration-tests/tests/genscope_cells/dut.sv:43.9-43.15>
              AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000111111'(32) signed range=[31:0] int=63
              AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
        ATTR \unpacked_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
        ATTR \is_simplified_wire:
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
        AST_RANGE <UHDM-integration-tests/tests/genscope_cells/dut.sv:43.9-43.15>
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000111111'(32) signed range=[31:0] int=63
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/genscope_cells/dut.sv:44.28-44.30> str='\we' logic range=[0:0]
        ATTR \is_simplified_wire:
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
      AST_WIRE <UHDM-integration-tests/tests/genscope_cells/dut.sv:45.28-45.37> str='\counter_d' logic
        ATTR \packed_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
            AST_RANGE <UHDM-integration-tests/tests/genscope_cells/dut.sv:45.9-45.27>
              AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000001001'(32) signed range=[31:0] int=9
              AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
        ATTR \unpacked_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
        ATTR \is_simplified_wire:
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
        AST_RANGE <UHDM-integration-tests/tests/genscope_cells/dut.sv:45.9-45.27>
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000001001'(32) signed range=[31:0] int=9
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/genscope_cells/dut.sv:80.28-80.37> str='\counter_q' logic
        ATTR \packed_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
            AST_RANGE <UHDM-integration-tests/tests/genscope_cells/dut.sv:80.9-80.27>
              AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000001001'(32) signed range=[31:0] int=9
              AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
        ATTR \unpacked_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
        ATTR \is_simplified_wire:
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
        AST_RANGE <UHDM-integration-tests/tests/genscope_cells/dut.sv:80.9-80.27>
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000001001'(32) signed range=[31:0] int=9
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
      AST_ALWAYS <UHDM-integration-tests/tests/genscope_cells/dut.sv:48.3-70.6>
        ATTR \always_comb:
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
        AST_BLOCK <UHDM-integration-tests/tests/genscope_cells/dut.sv:48.15-70.6>
          AST_ASSIGN_EQ <UHDM-integration-tests/tests/genscope_cells/dut.sv:51.5-51.38>
            AST_IDENTIFIER <UHDM-integration-tests/tests/genscope_cells/dut.sv:51.5-51.7> str='\we'
            AST_BIT_OR <UHDM-integration-tests/tests/genscope_cells/dut.sv:51.10-51.38>
              AST_IDENTIFIER <UHDM-integration-tests/tests/genscope_cells/dut.sv:51.10-51.22> str='\counter_we_i'
              AST_IDENTIFIER <UHDM-integration-tests/tests/genscope_cells/dut.sv:51.25-51.38> str='\counterh_we_i'
          AST_ASSIGN_EQ <UHDM-integration-tests/tests/genscope_cells/dut.sv:52.5-52.41>
            AST_IDENTIFIER <UHDM-integration-tests/tests/genscope_cells/dut.sv:52.5-52.24> str='\counter_load'
              AST_RANGE <UHDM-integration-tests/tests/genscope_cells/dut.sv:52.5-52.24>
                AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000111111'(32) signed range=[31:0] int=63
                AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000100000'(32) signed range=[31:0] int=32
            AST_IDENTIFIER <UHDM-integration-tests/tests/genscope_cells/dut.sv:52.27-52.41> str='\counter'
              AST_RANGE <UHDM-integration-tests/tests/genscope_cells/dut.sv:52.27-52.41>
                AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000111111'(32) signed range=[31:0] int=63
                AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000100000'(32) signed range=[31:0] int=32
          AST_ASSIGN_EQ <UHDM-integration-tests/tests/genscope_cells/dut.sv:53.5-53.40>
            AST_IDENTIFIER <UHDM-integration-tests/tests/genscope_cells/dut.sv:53.5-53.23> str='\counter_load'
              AST_RANGE <UHDM-integration-tests/tests/genscope_cells/dut.sv:53.5-53.23>
                AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed range=[31:0] int=31
                AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
            AST_IDENTIFIER <UHDM-integration-tests/tests/genscope_cells/dut.sv:53.27-53.40> str='\counter_val_i'
          AST_CASE <UHDM-integration-tests/tests/genscope_cells/dut.sv:54.5-57.8>
            AST_REDUCE_BOOL <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0>
              AST_IDENTIFIER <UHDM-integration-tests/tests/genscope_cells/dut.sv:54.9-54.22> str='\counterh_we_i'
            AST_COND <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0>
              AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
              AST_BLOCK <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0>
                AST_BLOCK <UHDM-integration-tests/tests/genscope_cells/dut.sv:54.24-57.8>
                  AST_ASSIGN_EQ <UHDM-integration-tests/tests/genscope_cells/dut.sv:55.7-55.42>
                    AST_IDENTIFIER <UHDM-integration-tests/tests/genscope_cells/dut.sv:55.7-55.26> str='\counter_load'
                      AST_RANGE <UHDM-integration-tests/tests/genscope_cells/dut.sv:55.7-55.26>
                        AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000111111'(32) signed range=[31:0] int=63
                        AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000100000'(32) signed range=[31:0] int=32
                    AST_IDENTIFIER <UHDM-integration-tests/tests/genscope_cells/dut.sv:55.29-55.42> str='\counter_val_i'
                  AST_ASSIGN_EQ <UHDM-integration-tests/tests/genscope_cells/dut.sv:56.7-56.42>
                    AST_IDENTIFIER <UHDM-integration-tests/tests/genscope_cells/dut.sv:56.7-56.25> str='\counter_load'
                      AST_RANGE <UHDM-integration-tests/tests/genscope_cells/dut.sv:56.7-56.25>
                        AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed range=[31:0] int=31
                        AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                    AST_IDENTIFIER <UHDM-integration-tests/tests/genscope_cells/dut.sv:56.29-56.42> str='\counter'
                      AST_RANGE <UHDM-integration-tests/tests/genscope_cells/dut.sv:56.29-56.42>
                        AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed range=[31:0] int=31
                        AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
          AST_ASSIGN_EQ <UHDM-integration-tests/tests/genscope_cells/dut.sv:60.5-60.76>
            AST_IDENTIFIER <UHDM-integration-tests/tests/genscope_cells/dut.sv:60.5-60.16> str='\counter_upd'
            AST_ADD <UHDM-integration-tests/tests/genscope_cells/dut.sv:60.19-60.76>
              AST_IDENTIFIER <UHDM-integration-tests/tests/genscope_cells/dut.sv:60.19-60.44> str='\counter'
                AST_RANGE <UHDM-integration-tests/tests/genscope_cells/dut.sv:60.19-60.44>
                  AST_SUB <UHDM-integration-tests/tests/genscope_cells/dut.sv:60.27-60.41>
                    AST_IDENTIFIER <UHDM-integration-tests/tests/genscope_cells/dut.sv:60.27-60.39> str='\CounterWidth'
                    AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                  AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
              AST_CONCAT <UHDM-integration-tests/tests/genscope_cells/dut.sv:60.47-60.76>
                AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
                AST_REPLICATE <UHDM-integration-tests/tests/genscope_cells/dut.sv:60.48-60.70>
                  AST_SUB <UHDM-integration-tests/tests/genscope_cells/dut.sv:60.49-60.63>
                    AST_IDENTIFIER <UHDM-integration-tests/tests/genscope_cells/dut.sv:60.49-60.61> str='\CounterWidth'
                    AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                  AST_CONCAT <UHDM-integration-tests/tests/genscope_cells/dut.sv:60.63-60.69>
                    AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='0'(1) range=[0:0]
          AST_CASE <UHDM-integration-tests/tests/genscope_cells/dut.sv:63.5-69.8>
            AST_REDUCE_BOOL <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0>
              AST_IDENTIFIER <UHDM-integration-tests/tests/genscope_cells/dut.sv:63.9-63.11> str='\we'
            AST_COND <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0>
              AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
              AST_BLOCK <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0>
                AST_BLOCK <UHDM-integration-tests/tests/genscope_cells/dut.sv:63.13-65.8>
                  AST_ASSIGN_EQ <UHDM-integration-tests/tests/genscope_cells/dut.sv:64.7-64.49>
                    AST_IDENTIFIER <UHDM-integration-tests/tests/genscope_cells/dut.sv:64.7-64.16> str='\counter_d'
                    AST_IDENTIFIER <UHDM-integration-tests/tests/genscope_cells/dut.sv:64.19-64.49> str='\counter_load'
                      AST_RANGE <UHDM-integration-tests/tests/genscope_cells/dut.sv:64.19-64.49>
                        AST_SUB <UHDM-integration-tests/tests/genscope_cells/dut.sv:64.32-64.46>
                          AST_IDENTIFIER <UHDM-integration-tests/tests/genscope_cells/dut.sv:64.32-64.44> str='\CounterWidth'
                          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                        AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
            AST_COND <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0>
              AST_DEFAULT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0>
              AST_BLOCK <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0>
                AST_CASE <UHDM-integration-tests/tests/genscope_cells/dut.sv:65.14-69.8>
                  AST_REDUCE_BOOL <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0>
                    AST_IDENTIFIER <UHDM-integration-tests/tests/genscope_cells/dut.sv:65.18-65.31> str='\counter_inc_i'
                  AST_COND <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0>
                    AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
                    AST_BLOCK <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0>
                      AST_BLOCK <UHDM-integration-tests/tests/genscope_cells/dut.sv:65.32-67.8>
                        AST_ASSIGN_EQ <UHDM-integration-tests/tests/genscope_cells/dut.sv:66.7-66.48>
                          AST_IDENTIFIER <UHDM-integration-tests/tests/genscope_cells/dut.sv:66.7-66.16> str='\counter_d'
                          AST_IDENTIFIER <UHDM-integration-tests/tests/genscope_cells/dut.sv:66.19-66.48> str='\counter_upd'
                            AST_RANGE <UHDM-integration-tests/tests/genscope_cells/dut.sv:66.19-66.48>
                              AST_SUB <UHDM-integration-tests/tests/genscope_cells/dut.sv:66.31-66.45>
                                AST_IDENTIFIER <UHDM-integration-tests/tests/genscope_cells/dut.sv:66.31-66.43> str='\CounterWidth'
                                AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                              AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                  AST_COND <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0>
                    AST_DEFAULT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0>
                    AST_BLOCK <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0>
                      AST_BLOCK <UHDM-integration-tests/tests/genscope_cells/dut.sv:67.14-69.8>
                        AST_ASSIGN_EQ <UHDM-integration-tests/tests/genscope_cells/dut.sv:68.7-68.44>
                          AST_IDENTIFIER <UHDM-integration-tests/tests/genscope_cells/dut.sv:68.7-68.16> str='\counter_d'
                          AST_IDENTIFIER <UHDM-integration-tests/tests/genscope_cells/dut.sv:68.19-68.44> str='\counter'
                            AST_RANGE <UHDM-integration-tests/tests/genscope_cells/dut.sv:68.19-68.44>
                              AST_SUB <UHDM-integration-tests/tests/genscope_cells/dut.sv:68.27-68.41>
                                AST_IDENTIFIER <UHDM-integration-tests/tests/genscope_cells/dut.sv:68.27-68.39> str='\CounterWidth'
                                AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                              AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
      AST_ALWAYS <UHDM-integration-tests/tests/genscope_cells/dut.sv:86.3-92.6>
        ATTR \always_ff:
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
        AST_POSEDGE <UHDM-integration-tests/tests/genscope_cells/dut.sv:86.15-86.28>
          AST_IDENTIFIER <UHDM-integration-tests/tests/genscope_cells/dut.sv:86.23-86.28> str='\clk_i'
        AST_NEGEDGE <UHDM-integration-tests/tests/genscope_cells/dut.sv:86.32-86.46>
          AST_IDENTIFIER <UHDM-integration-tests/tests/genscope_cells/dut.sv:86.40-86.46> str='\rst_ni'
        AST_BLOCK <UHDM-integration-tests/tests/genscope_cells/dut.sv:86.13-86.47>
          AST_BLOCK <UHDM-integration-tests/tests/genscope_cells/dut.sv:86.48-92.6>
            AST_CASE <UHDM-integration-tests/tests/genscope_cells/dut.sv:87.5-91.8>
              AST_REDUCE_BOOL <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0>
                AST_LOGIC_NOT <UHDM-integration-tests/tests/genscope_cells/dut.sv:87.9-87.16>
                  AST_IDENTIFIER <UHDM-integration-tests/tests/genscope_cells/dut.sv:87.10-87.16> str='\rst_ni'
              AST_COND <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0>
                AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
                AST_BLOCK <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0>
                  AST_BLOCK <UHDM-integration-tests/tests/genscope_cells/dut.sv:87.18-89.8>
                    AST_ASSIGN_LE <UHDM-integration-tests/tests/genscope_cells/dut.sv:88.7-88.22>
                      AST_IDENTIFIER <UHDM-integration-tests/tests/genscope_cells/dut.sv:88.7-88.16> str='\counter_q'
                      AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) unsized range=[31:0]
              AST_COND <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0>
                AST_DEFAULT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0>
                AST_BLOCK <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0>
                  AST_BLOCK <UHDM-integration-tests/tests/genscope_cells/dut.sv:89.14-91.8>
                    AST_ASSIGN_LE <UHDM-integration-tests/tests/genscope_cells/dut.sv:90.7-90.29>
                      AST_IDENTIFIER <UHDM-integration-tests/tests/genscope_cells/dut.sv:90.7-90.16> str='\counter_q'
                      AST_IDENTIFIER <UHDM-integration-tests/tests/genscope_cells/dut.sv:90.20-90.29> str='\counter_d'
      AST_GENBLOCK <UHDM-integration-tests/tests/genscope_cells/dut.sv:94.3-102.6> str='\g_counter_narrow'
        AST_WIRE <UHDM-integration-tests/tests/genscope_cells/dut.sv:95.29-95.48> str='\unused_counter_load' logic
          ATTR \packed_ranges:
            AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
              AST_RANGE <UHDM-integration-tests/tests/genscope_cells/dut.sv:95.11-95.28>
                AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000111111'(32) signed range=[31:0] int=63
                AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000001010'(32) range=[31:0] int=10
          ATTR \unpacked_ranges:
            AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
          ATTR \is_simplified_wire:
            AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
          AST_RANGE <UHDM-integration-tests/tests/genscope_cells/dut.sv:95.11-95.28>
            AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000111111'(32) signed range=[31:0] int=63
            AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000001010'(32) range=[31:0] int=10
        AST_ASSIGN <UHDM-integration-tests/tests/genscope_cells/dut.sv:97.12-97.49>
          AST_IDENTIFIER <UHDM-integration-tests/tests/genscope_cells/dut.sv:97.12-97.37> str='\counter'
            AST_RANGE <UHDM-integration-tests/tests/genscope_cells/dut.sv:97.12-97.37>
              AST_SUB <UHDM-integration-tests/tests/genscope_cells/dut.sv:97.20-97.34>
                AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000001010'(32) signed range=[31:0] int=10
                AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
              AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
          AST_IDENTIFIER <UHDM-integration-tests/tests/genscope_cells/dut.sv:97.40-97.49> str='\counter_q'
        AST_ASSIGN <UHDM-integration-tests/tests/genscope_cells/dut.sv:98.12-98.42>
          AST_IDENTIFIER <UHDM-integration-tests/tests/genscope_cells/dut.sv:98.12-98.36> str='\counter'
            AST_RANGE <UHDM-integration-tests/tests/genscope_cells/dut.sv:98.12-98.36>
              AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000111111'(32) signed range=[31:0] int=63
              AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000001010'(32) signed range=[31:0] int=10
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) unsized range=[31:0]
        AST_ASSIGN <UHDM-integration-tests/tests/genscope_cells/dut.sv:99.12-99.69>
          AST_IDENTIFIER <UHDM-integration-tests/tests/genscope_cells/dut.sv:99.12-99.31> str='\unused_counter_load'
          AST_IDENTIFIER <UHDM-integration-tests/tests/genscope_cells/dut.sv:99.40-99.69> str='\counter_load'
            AST_RANGE <UHDM-integration-tests/tests/genscope_cells/dut.sv:99.40-99.69>
              AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000111111'(32) signed range=[31:0] int=63
              AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000001010'(32) signed range=[31:0] int=10
      AST_ASSIGN <UHDM-integration-tests/tests/genscope_cells/dut.sv:104.10-104.33>
        AST_IDENTIFIER <UHDM-integration-tests/tests/genscope_cells/dut.sv:104.10-104.23> str='\counter_val_o'
        AST_IDENTIFIER <UHDM-integration-tests/tests/genscope_cells/dut.sv:104.26-104.33> str='\counter'
      AST_ASSIGN <UHDM-integration-tests/tests/genscope_cells/dut.sv:104.10-104.33>
        AST_IDENTIFIER <UHDM-integration-tests/tests/genscope_cells/dut.sv:104.10-104.23> str='\counter_val_o'
        AST_IDENTIFIER <UHDM-integration-tests/tests/genscope_cells/dut.sv:104.26-104.33> str='\counter'
--- END OF AST DUMP ---
Dumping Verilog AST before simplification:
    module \$paramod\ibex_counter\CounterWidth=32'd10 (clk_i, rst_ni, counter_inc_i, counterh_we_i, counter_we_i, counter_val_i, counter_val_o);
      (* packed_ranges = 1'b 1 *)
      (* unpacked_ranges = 1'b 1 *)
      /** AST_PARAMETER **/
      (* is_simplified_wire = 1 *)
      input clk_i;
      (* is_simplified_wire = 1 *)
      input rst_ni;
      (* is_simplified_wire = 1 *)
      input counter_inc_i;
      (* is_simplified_wire = 1 *)
      input counterh_we_i;
      (* is_simplified_wire = 1 *)
      input counter_we_i;
      (* packed_ranges = 1'b 1 *)
      (* unpacked_ranges = 1'b 1 *)
      (* is_simplified_wire = 1 *)
      input [31:0] counter_val_i;
      (* packed_ranges = 1'b 1 *)
      (* unpacked_ranges = 1'b 1 *)
      (* is_simplified_wire = 1 *)
      output [63:0] counter_val_o;
      (* packed_ranges = 1'b 1 *)
      (* unpacked_ranges = 1'b 1 *)
      (* is_simplified_wire = 1 *)
      wire [63:0] counter;
      (* packed_ranges = 1'b 1 *)
      (* unpacked_ranges = 1'b 1 *)
      (* is_simplified_wire = 1 *)
      wire [9:0] counter_upd;
      (* packed_ranges = 1'b 1 *)
      (* unpacked_ranges = 1'b 1 *)
      (* is_simplified_wire = 1 *)
      wire [63:0] counter_load;
      (* is_simplified_wire = 1 *)
      wire we;
      (* packed_ranges = 1'b 1 *)
      (* unpacked_ranges = 1'b 1 *)
      (* is_simplified_wire = 1 *)
      wire [9:0] counter_d;
      (* packed_ranges = 1'b 1 *)
      (* unpacked_ranges = 1'b 1 *)
      (* is_simplified_wire = 1 *)
      wire [9:0] counter_q;
      (* always_comb = 1 *)
      always @*
        begin
          we = (counter_we_i)|(counterh_we_i);
          counter_load[63:32] = counter[63:32];
          counter_load[31:0] = counter_val_i;
          case (|(counterh_we_i))
            1'b 1:
              begin
                counter_load[63:32] = counter_val_i;
                counter_load[31:0] = counter[31:0];
              end
          endcase
          counter_upd = (counter[(CounterWidth)-(1):0])+({{(CounterWidth)-(1){{1'b 0}}}, 1'b 1});
          case (|(we))
            1'b 1:
              counter_d = counter_load[(CounterWidth)-(1):0];
            default:
              case (|(counter_inc_i))
                1'b 1:
                  counter_d = counter_upd[(CounterWidth)-(1):0];
                default:
                  counter_d = counter[(CounterWidth)-(1):0];
              endcase
          endcase
        end
      (* always_ff = 1 *)
      always @(posedge clk_i, negedge rst_ni)
        case (|(!(rst_ni)))
          1'b 1:
            counter_q <= 0;
          default:
            counter_q <= counter_d;
        endcase
      /** AST_GENBLOCK **/
      assign counter_val_o = counter;
      assign counter_val_o = counter;
    endmodule
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE <UHDM-integration-tests/tests/genscope_cells/dut.sv:28.1-106.10> str='$paramod\ibex_counter\CounterWidth=32'd10' basic_prep
      AST_PARAMETER <UHDM-integration-tests/tests/genscope_cells/dut.sv:29.17-29.34> str='\CounterWidth' basic_prep range=[31:0] multirange=[ 0 32 ] multirange_swapped=[ 0 ]
        ATTR \packed_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='1'(1) basic_prep range=[0:0] int=1
            AST_RANGE <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> basic_prep range=[31:0]
              AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
              AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        ATTR \unpacked_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='1'(1) basic_prep range=[0:0] int=1
        AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000001010'(32) basic_prep range=[31:0] int=10
        AST_RANGE <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> basic_prep range=[31:0]
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/genscope_cells/dut.sv:31.23-31.28> str='\clk_i' input logic basic_prep port=1 range=[0:0]
        ATTR \is_simplified_wire:
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed basic_prep range=[31:0] int=1
      AST_WIRE <UHDM-integration-tests/tests/genscope_cells/dut.sv:32.23-32.29> str='\rst_ni' input logic basic_prep port=2 range=[0:0]
        ATTR \is_simplified_wire:
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed basic_prep range=[31:0] int=1
      AST_WIRE <UHDM-integration-tests/tests/genscope_cells/dut.sv:34.23-34.36> str='\counter_inc_i' input logic basic_prep port=3 range=[0:0]
        ATTR \is_simplified_wire:
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed basic_prep range=[31:0] int=1
      AST_WIRE <UHDM-integration-tests/tests/genscope_cells/dut.sv:35.23-35.36> str='\counterh_we_i' input logic basic_prep port=4 range=[0:0]
        ATTR \is_simplified_wire:
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed basic_prep range=[31:0] int=1
      AST_WIRE <UHDM-integration-tests/tests/genscope_cells/dut.sv:36.23-36.35> str='\counter_we_i' input logic basic_prep port=5 range=[0:0]
        ATTR \is_simplified_wire:
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed basic_prep range=[31:0] int=1
      AST_WIRE <UHDM-integration-tests/tests/genscope_cells/dut.sv:37.23-37.36> str='\counter_val_i' input logic basic_prep port=6 range=[31:0] multirange=[ 0 32 ] multirange_swapped=[ 0 ]
        ATTR \packed_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='1'(1) basic_prep range=[0:0] int=1
            AST_RANGE <UHDM-integration-tests/tests/genscope_cells/dut.sv:37.16-37.22> basic_prep range=[31:0]
              AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
              AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        ATTR \unpacked_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='1'(1) basic_prep range=[0:0] int=1
        ATTR \is_simplified_wire:
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed basic_prep range=[31:0] int=1
        AST_RANGE <UHDM-integration-tests/tests/genscope_cells/dut.sv:37.16-37.22> basic_prep range=[31:0]
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/genscope_cells/dut.sv:38.23-38.36> str='\counter_val_o' output logic basic_prep port=7 range=[63:0] multirange=[ 0 64 ] multirange_swapped=[ 0 ]
        ATTR \packed_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='1'(1) basic_prep range=[0:0] int=1
            AST_RANGE <UHDM-integration-tests/tests/genscope_cells/dut.sv:38.16-38.22> basic_prep range=[63:0]
              AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000111111'(32) signed basic_prep range=[31:0] int=63
              AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        ATTR \unpacked_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='1'(1) basic_prep range=[0:0] int=1
        ATTR \is_simplified_wire:
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed basic_prep range=[31:0] int=1
        AST_RANGE <UHDM-integration-tests/tests/genscope_cells/dut.sv:38.16-38.22> basic_prep range=[63:0]
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000111111'(32) signed basic_prep range=[31:0] int=63
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/genscope_cells/dut.sv:41.28-41.35> str='\counter' logic basic_prep range=[63:0]
        ATTR \packed_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='1'(1) basic_prep range=[0:0] int=1
            AST_RANGE <UHDM-integration-tests/tests/genscope_cells/dut.sv:41.9-41.15> basic_prep range=[63:0]
              AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000111111'(32) signed basic_prep range=[31:0] int=63
              AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        ATTR \unpacked_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='1'(1) basic_prep range=[0:0] int=1
        ATTR \is_simplified_wire:
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed basic_prep range=[31:0] int=1
        AST_RANGE <UHDM-integration-tests/tests/genscope_cells/dut.sv:41.9-41.15> basic_prep range=[63:0]
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000111111'(32) signed basic_prep range=[31:0] int=63
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/genscope_cells/dut.sv:42.28-42.39> str='\counter_upd' logic reg basic_prep range=[9:0]
        ATTR \packed_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='1'(1) basic_prep range=[0:0] int=1
            AST_RANGE <UHDM-integration-tests/tests/genscope_cells/dut.sv:42.9-42.27> basic_prep range=[9:0]
              AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000001001'(32) signed basic_prep range=[31:0] int=9
              AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        ATTR \unpacked_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='1'(1) basic_prep range=[0:0] int=1
        ATTR \is_simplified_wire:
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed basic_prep range=[31:0] int=1
        AST_RANGE <UHDM-integration-tests/tests/genscope_cells/dut.sv:42.9-42.27> basic_prep range=[9:0]
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000001001'(32) signed basic_prep range=[31:0] int=9
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/genscope_cells/dut.sv:43.28-43.40> str='\counter_load' logic reg basic_prep range=[63:0]
        ATTR \packed_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='1'(1) basic_prep range=[0:0] int=1
            AST_RANGE <UHDM-integration-tests/tests/genscope_cells/dut.sv:43.9-43.15> basic_prep range=[63:0]
              AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000111111'(32) signed basic_prep range=[31:0] int=63
              AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        ATTR \unpacked_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='1'(1) basic_prep range=[0:0] int=1
        ATTR \is_simplified_wire:
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed basic_prep range=[31:0] int=1
        AST_RANGE <UHDM-integration-tests/tests/genscope_cells/dut.sv:43.9-43.15> basic_prep range=[63:0]
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000111111'(32) signed basic_prep range=[31:0] int=63
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/genscope_cells/dut.sv:44.28-44.30> str='\we' logic reg basic_prep range=[0:0]
        ATTR \is_simplified_wire:
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed basic_prep range=[31:0] int=1
      AST_WIRE <UHDM-integration-tests/tests/genscope_cells/dut.sv:45.28-45.37> str='\counter_d' logic reg basic_prep range=[9:0]
        ATTR \packed_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='1'(1) basic_prep range=[0:0] int=1
            AST_RANGE <UHDM-integration-tests/tests/genscope_cells/dut.sv:45.9-45.27> basic_prep range=[9:0]
              AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000001001'(32) signed basic_prep range=[31:0] int=9
              AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        ATTR \unpacked_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='1'(1) basic_prep range=[0:0] int=1
        ATTR \is_simplified_wire:
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed basic_prep range=[31:0] int=1
        AST_RANGE <UHDM-integration-tests/tests/genscope_cells/dut.sv:45.9-45.27> basic_prep range=[9:0]
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000001001'(32) signed basic_prep range=[31:0] int=9
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/genscope_cells/dut.sv:80.28-80.37> str='\counter_q' logic reg basic_prep range=[9:0]
        ATTR \packed_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='1'(1) basic_prep range=[0:0] int=1
            AST_RANGE <UHDM-integration-tests/tests/genscope_cells/dut.sv:80.9-80.27> basic_prep range=[9:0]
              AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000001001'(32) signed basic_prep range=[31:0] int=9
              AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        ATTR \unpacked_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='1'(1) basic_prep range=[0:0] int=1
        ATTR \is_simplified_wire:
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed basic_prep range=[31:0] int=1
        AST_RANGE <UHDM-integration-tests/tests/genscope_cells/dut.sv:80.9-80.27> basic_prep range=[9:0]
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000001001'(32) signed basic_prep range=[31:0] int=9
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_ALWAYS <UHDM-integration-tests/tests/genscope_cells/dut.sv:48.3-70.6> basic_prep
        ATTR \always_comb:
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) basic_prep range=[31:0] int=1
        AST_BLOCK <UHDM-integration-tests/tests/genscope_cells/dut.sv:48.15-70.6> basic_prep
          AST_ASSIGN_EQ <UHDM-integration-tests/tests/genscope_cells/dut.sv:51.5-51.38> basic_prep
            AST_IDENTIFIER <UHDM-integration-tests/tests/genscope_cells/dut.sv:51.5-51.7> str='\we' basic_prep
            AST_BIT_OR <UHDM-integration-tests/tests/genscope_cells/dut.sv:51.10-51.38> basic_prep
              AST_IDENTIFIER <UHDM-integration-tests/tests/genscope_cells/dut.sv:51.10-51.22> str='\counter_we_i' basic_prep
              AST_IDENTIFIER <UHDM-integration-tests/tests/genscope_cells/dut.sv:51.25-51.38> str='\counterh_we_i' basic_prep
          AST_ASSIGN_EQ <UHDM-integration-tests/tests/genscope_cells/dut.sv:52.5-52.41> basic_prep
            AST_IDENTIFIER <UHDM-integration-tests/tests/genscope_cells/dut.sv:52.5-52.24> str='\counter_load' basic_prep
              AST_RANGE <UHDM-integration-tests/tests/genscope_cells/dut.sv:52.5-52.24> basic_prep range=[63:32]
                AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000111111'(32) signed basic_prep range=[31:0] int=63
                AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000100000'(32) signed basic_prep range=[31:0] int=32
            AST_IDENTIFIER <UHDM-integration-tests/tests/genscope_cells/dut.sv:52.27-52.41> str='\counter' basic_prep
              AST_RANGE <UHDM-integration-tests/tests/genscope_cells/dut.sv:52.27-52.41> basic_prep range=[63:32]
                AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000111111'(32) signed basic_prep range=[31:0] int=63
                AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000100000'(32) signed basic_prep range=[31:0] int=32
          AST_ASSIGN_EQ <UHDM-integration-tests/tests/genscope_cells/dut.sv:53.5-53.40> basic_prep
            AST_IDENTIFIER <UHDM-integration-tests/tests/genscope_cells/dut.sv:53.5-53.23> str='\counter_load' basic_prep
              AST_RANGE <UHDM-integration-tests/tests/genscope_cells/dut.sv:53.5-53.23> basic_prep range=[31:0]
                AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
                AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
            AST_IDENTIFIER <UHDM-integration-tests/tests/genscope_cells/dut.sv:53.27-53.40> str='\counter_val_i' basic_prep
          AST_CASE <UHDM-integration-tests/tests/genscope_cells/dut.sv:54.5-57.8> basic_prep
            AST_REDUCE_BOOL <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> basic_prep
              AST_IDENTIFIER <UHDM-integration-tests/tests/genscope_cells/dut.sv:54.9-54.22> str='\counterh_we_i' basic_prep
            AST_COND <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> basic_prep
              AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='1'(1) basic_prep range=[0:0] int=1
              AST_BLOCK <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> basic_prep
                AST_BLOCK <UHDM-integration-tests/tests/genscope_cells/dut.sv:54.24-57.8> basic_prep
                  AST_ASSIGN_EQ <UHDM-integration-tests/tests/genscope_cells/dut.sv:55.7-55.42> basic_prep
                    AST_IDENTIFIER <UHDM-integration-tests/tests/genscope_cells/dut.sv:55.7-55.26> str='\counter_load' basic_prep
                      AST_RANGE <UHDM-integration-tests/tests/genscope_cells/dut.sv:55.7-55.26> basic_prep range=[63:32]
                        AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000111111'(32) signed basic_prep range=[31:0] int=63
                        AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000100000'(32) signed basic_prep range=[31:0] int=32
                    AST_IDENTIFIER <UHDM-integration-tests/tests/genscope_cells/dut.sv:55.29-55.42> str='\counter_val_i' basic_prep
                  AST_ASSIGN_EQ <UHDM-integration-tests/tests/genscope_cells/dut.sv:56.7-56.42> basic_prep
                    AST_IDENTIFIER <UHDM-integration-tests/tests/genscope_cells/dut.sv:56.7-56.25> str='\counter_load' basic_prep
                      AST_RANGE <UHDM-integration-tests/tests/genscope_cells/dut.sv:56.7-56.25> basic_prep range=[31:0]
                        AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
                        AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
                    AST_IDENTIFIER <UHDM-integration-tests/tests/genscope_cells/dut.sv:56.29-56.42> str='\counter' basic_prep
                      AST_RANGE <UHDM-integration-tests/tests/genscope_cells/dut.sv:56.29-56.42> basic_prep range=[31:0]
                        AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
                        AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
          AST_ASSIGN_EQ <UHDM-integration-tests/tests/genscope_cells/dut.sv:60.5-60.76> basic_prep
            AST_IDENTIFIER <UHDM-integration-tests/tests/genscope_cells/dut.sv:60.5-60.16> str='\counter_upd' basic_prep
            AST_ADD <UHDM-integration-tests/tests/genscope_cells/dut.sv:60.19-60.76> basic_prep
              AST_IDENTIFIER <UHDM-integration-tests/tests/genscope_cells/dut.sv:60.19-60.44> str='\counter' basic_prep
                AST_RANGE <UHDM-integration-tests/tests/genscope_cells/dut.sv:60.19-60.44> basic_prep range=[9:0]
                  AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:60.27-60.41> bits='00000000000000000000000000001001'(32) basic_prep range=[31:0] int=9
                  AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
              AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:60.47-60.76> bits='0000000001'(10) basic_prep range=[9:0] int=1
          AST_CASE <UHDM-integration-tests/tests/genscope_cells/dut.sv:63.5-69.8> basic_prep
            AST_REDUCE_BOOL <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> basic_prep
              AST_IDENTIFIER <UHDM-integration-tests/tests/genscope_cells/dut.sv:63.9-63.11> str='\we' basic_prep
            AST_COND <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> basic_prep
              AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='1'(1) basic_prep range=[0:0] int=1
              AST_BLOCK <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> basic_prep
                AST_BLOCK <UHDM-integration-tests/tests/genscope_cells/dut.sv:63.13-65.8> basic_prep
                  AST_ASSIGN_EQ <UHDM-integration-tests/tests/genscope_cells/dut.sv:64.7-64.49> basic_prep
                    AST_IDENTIFIER <UHDM-integration-tests/tests/genscope_cells/dut.sv:64.7-64.16> str='\counter_d' basic_prep
                    AST_IDENTIFIER <UHDM-integration-tests/tests/genscope_cells/dut.sv:64.19-64.49> str='\counter_load' basic_prep
                      AST_RANGE <UHDM-integration-tests/tests/genscope_cells/dut.sv:64.19-64.49> basic_prep range=[9:0]
                        AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:64.32-64.46> bits='00000000000000000000000000001001'(32) basic_prep range=[31:0] int=9
                        AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
            AST_COND <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> basic_prep
              AST_DEFAULT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> basic_prep
              AST_BLOCK <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> basic_prep
                AST_CASE <UHDM-integration-tests/tests/genscope_cells/dut.sv:65.14-69.8> basic_prep
                  AST_REDUCE_BOOL <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> basic_prep
                    AST_IDENTIFIER <UHDM-integration-tests/tests/genscope_cells/dut.sv:65.18-65.31> str='\counter_inc_i' basic_prep
                  AST_COND <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> basic_prep
                    AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='1'(1) basic_prep range=[0:0] int=1
                    AST_BLOCK <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> basic_prep
                      AST_BLOCK <UHDM-integration-tests/tests/genscope_cells/dut.sv:65.32-67.8> basic_prep
                        AST_ASSIGN_EQ <UHDM-integration-tests/tests/genscope_cells/dut.sv:66.7-66.48> basic_prep
                          AST_IDENTIFIER <UHDM-integration-tests/tests/genscope_cells/dut.sv:66.7-66.16> str='\counter_d' basic_prep
                          AST_IDENTIFIER <UHDM-integration-tests/tests/genscope_cells/dut.sv:66.19-66.48> str='\counter_upd' basic_prep
                            AST_RANGE <UHDM-integration-tests/tests/genscope_cells/dut.sv:66.19-66.48> basic_prep range=[9:0]
                              AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:66.31-66.45> bits='00000000000000000000000000001001'(32) basic_prep range=[31:0] int=9
                              AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
                  AST_COND <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> basic_prep
                    AST_DEFAULT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> basic_prep
                    AST_BLOCK <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> basic_prep
                      AST_BLOCK <UHDM-integration-tests/tests/genscope_cells/dut.sv:67.14-69.8> basic_prep
                        AST_ASSIGN_EQ <UHDM-integration-tests/tests/genscope_cells/dut.sv:68.7-68.44> basic_prep
                          AST_IDENTIFIER <UHDM-integration-tests/tests/genscope_cells/dut.sv:68.7-68.16> str='\counter_d' basic_prep
                          AST_IDENTIFIER <UHDM-integration-tests/tests/genscope_cells/dut.sv:68.19-68.44> str='\counter' basic_prep
                            AST_RANGE <UHDM-integration-tests/tests/genscope_cells/dut.sv:68.19-68.44> basic_prep range=[9:0]
                              AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:68.27-68.41> bits='00000000000000000000000000001001'(32) basic_prep range=[31:0] int=9
                              AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_ALWAYS <UHDM-integration-tests/tests/genscope_cells/dut.sv:86.3-92.6> basic_prep
        ATTR \always_ff:
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) basic_prep range=[31:0] int=1
        AST_POSEDGE <UHDM-integration-tests/tests/genscope_cells/dut.sv:86.15-86.28> basic_prep
          AST_IDENTIFIER <UHDM-integration-tests/tests/genscope_cells/dut.sv:86.23-86.28> str='\clk_i' basic_prep
        AST_NEGEDGE <UHDM-integration-tests/tests/genscope_cells/dut.sv:86.32-86.46> basic_prep
          AST_IDENTIFIER <UHDM-integration-tests/tests/genscope_cells/dut.sv:86.40-86.46> str='\rst_ni' basic_prep
        AST_BLOCK <UHDM-integration-tests/tests/genscope_cells/dut.sv:86.13-86.47> basic_prep
          AST_BLOCK <UHDM-integration-tests/tests/genscope_cells/dut.sv:86.48-92.6> basic_prep
            AST_CASE <UHDM-integration-tests/tests/genscope_cells/dut.sv:87.5-91.8> basic_prep
              AST_REDUCE_BOOL <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> basic_prep
                AST_LOGIC_NOT <UHDM-integration-tests/tests/genscope_cells/dut.sv:87.9-87.16> basic_prep
                  AST_IDENTIFIER <UHDM-integration-tests/tests/genscope_cells/dut.sv:87.10-87.16> str='\rst_ni' basic_prep
              AST_COND <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> basic_prep
                AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='1'(1) basic_prep range=[0:0] int=1
                AST_BLOCK <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> basic_prep
                  AST_BLOCK <UHDM-integration-tests/tests/genscope_cells/dut.sv:87.18-89.8> basic_prep
                    AST_ASSIGN_LE <UHDM-integration-tests/tests/genscope_cells/dut.sv:88.7-88.22> basic_prep
                      AST_IDENTIFIER <UHDM-integration-tests/tests/genscope_cells/dut.sv:88.7-88.16> str='\counter_q' basic_prep
                      AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) unsized basic_prep range=[31:0]
              AST_COND <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> basic_prep
                AST_DEFAULT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> basic_prep
                AST_BLOCK <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> basic_prep
                  AST_BLOCK <UHDM-integration-tests/tests/genscope_cells/dut.sv:89.14-91.8> basic_prep
                    AST_ASSIGN_LE <UHDM-integration-tests/tests/genscope_cells/dut.sv:90.7-90.29> basic_prep
                      AST_IDENTIFIER <UHDM-integration-tests/tests/genscope_cells/dut.sv:90.7-90.16> str='\counter_q' basic_prep
                      AST_IDENTIFIER <UHDM-integration-tests/tests/genscope_cells/dut.sv:90.20-90.29> str='\counter_d' basic_prep
      AST_GENBLOCK <UHDM-integration-tests/tests/genscope_cells/dut.sv:94.3-102.6> str='\g_counter_narrow' basic_prep
      AST_ASSIGN <UHDM-integration-tests/tests/genscope_cells/dut.sv:104.10-104.33> basic_prep
        AST_IDENTIFIER <UHDM-integration-tests/tests/genscope_cells/dut.sv:104.10-104.23> str='\counter_val_o' basic_prep
        AST_IDENTIFIER <UHDM-integration-tests/tests/genscope_cells/dut.sv:104.26-104.33> str='\counter' basic_prep
      AST_ASSIGN <UHDM-integration-tests/tests/genscope_cells/dut.sv:104.10-104.33> basic_prep
        AST_IDENTIFIER <UHDM-integration-tests/tests/genscope_cells/dut.sv:104.10-104.23> str='\counter_val_o' basic_prep
        AST_IDENTIFIER <UHDM-integration-tests/tests/genscope_cells/dut.sv:104.26-104.33> str='\counter' basic_prep
      AST_WIRE <UHDM-integration-tests/tests/genscope_cells/dut.sv:95.29-95.48> str='\g_counter_narrow.unused_counter_load' logic basic_prep range=[63:10]
        ATTR \packed_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='1'(1) basic_prep range=[0:0] int=1
            AST_RANGE <UHDM-integration-tests/tests/genscope_cells/dut.sv:95.11-95.28> basic_prep range=[63:10]
              AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000111111'(32) signed basic_prep range=[31:0] int=63
              AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000001010'(32) basic_prep range=[31:0] int=10
        ATTR \unpacked_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='1'(1) basic_prep range=[0:0] int=1
        ATTR \is_simplified_wire:
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed basic_prep range=[31:0] int=1
        AST_RANGE <UHDM-integration-tests/tests/genscope_cells/dut.sv:95.11-95.28> basic_prep range=[63:10]
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000111111'(32) signed basic_prep range=[31:0] int=63
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000001010'(32) basic_prep range=[31:0] int=10
      AST_ASSIGN <UHDM-integration-tests/tests/genscope_cells/dut.sv:97.12-97.49> basic_prep
        AST_IDENTIFIER <UHDM-integration-tests/tests/genscope_cells/dut.sv:97.12-97.37> str='\counter' basic_prep
          AST_RANGE <UHDM-integration-tests/tests/genscope_cells/dut.sv:97.12-97.37> basic_prep range=[9:0]
            AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:97.20-97.34> bits='00000000000000000000000000001001'(32) signed basic_prep range=[31:0] int=9
            AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        AST_IDENTIFIER <UHDM-integration-tests/tests/genscope_cells/dut.sv:97.40-97.49> str='\counter_q' basic_prep
      AST_ASSIGN <UHDM-integration-tests/tests/genscope_cells/dut.sv:98.12-98.42> basic_prep
        AST_IDENTIFIER <UHDM-integration-tests/tests/genscope_cells/dut.sv:98.12-98.36> str='\counter' basic_prep
          AST_RANGE <UHDM-integration-tests/tests/genscope_cells/dut.sv:98.12-98.36> basic_prep range=[63:10]
            AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000111111'(32) signed basic_prep range=[31:0] int=63
            AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000001010'(32) signed basic_prep range=[31:0] int=10
        AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) unsized basic_prep range=[31:0]
      AST_ASSIGN <UHDM-integration-tests/tests/genscope_cells/dut.sv:99.12-99.69> basic_prep
        AST_IDENTIFIER <UHDM-integration-tests/tests/genscope_cells/dut.sv:99.12-99.31> str='\g_counter_narrow.unused_counter_load' basic_prep
        AST_IDENTIFIER <UHDM-integration-tests/tests/genscope_cells/dut.sv:99.40-99.69> str='\counter_load' basic_prep
          AST_RANGE <UHDM-integration-tests/tests/genscope_cells/dut.sv:99.40-99.69> basic_prep range=[63:10]
            AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000111111'(32) signed basic_prep range=[31:0] int=63
            AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000001010'(32) signed basic_prep range=[31:0] int=10
--- END OF AST DUMP ---
Dumping Verilog AST after simplification:
    module \$paramod\ibex_counter\CounterWidth=32'd10 (clk_i, rst_ni, counter_inc_i, counterh_we_i, counter_we_i, counter_val_i, counter_val_o);
      (* packed_ranges = 1'b 1 *)
      (* unpacked_ranges = 1'b 1 *)
      /** AST_PARAMETER **/
      (* is_simplified_wire = 1 *)
      input clk_i;
      (* is_simplified_wire = 1 *)
      input rst_ni;
      (* is_simplified_wire = 1 *)
      input counter_inc_i;
      (* is_simplified_wire = 1 *)
      input counterh_we_i;
      (* is_simplified_wire = 1 *)
      input counter_we_i;
      (* packed_ranges = 1'b 1 *)
      (* unpacked_ranges = 1'b 1 *)
      (* is_simplified_wire = 1 *)
      input [31:0] counter_val_i;
      (* packed_ranges = 1'b 1 *)
      (* unpacked_ranges = 1'b 1 *)
      (* is_simplified_wire = 1 *)
      output [63:0] counter_val_o;
      (* packed_ranges = 1'b 1 *)
      (* unpacked_ranges = 1'b 1 *)
      (* is_simplified_wire = 1 *)
      wire [63:0] counter;
      (* packed_ranges = 1'b 1 *)
      (* unpacked_ranges = 1'b 1 *)
      (* is_simplified_wire = 1 *)
      reg [9:0] counter_upd;
      (* packed_ranges = 1'b 1 *)
      (* unpacked_ranges = 1'b 1 *)
      (* is_simplified_wire = 1 *)
      reg [63:0] counter_load;
      (* is_simplified_wire = 1 *)
      reg we;
      (* packed_ranges = 1'b 1 *)
      (* unpacked_ranges = 1'b 1 *)
      (* is_simplified_wire = 1 *)
      reg [9:0] counter_d;
      (* packed_ranges = 1'b 1 *)
      (* unpacked_ranges = 1'b 1 *)
      (* is_simplified_wire = 1 *)
      reg [9:0] counter_q;
      (* packed_ranges = 1'b 1 *)
      (* unpacked_ranges = 1'b 1 *)
      (* is_simplified_wire = 1 *)
      wire [63:10] \g_counter_narrow.unused_counter_load ;
      (* always_comb = 1 *)
      always @*
        begin
          we = (counter_we_i)|(counterh_we_i);
          counter_load[63:32] = counter[63:32];
          counter_load[31:0] = counter_val_i;
          case (|(counterh_we_i))
            1'b 1:
              begin
                counter_load[63:32] = counter_val_i;
                counter_load[31:0] = counter[31:0];
              end
          endcase
          counter_upd = (counter[9:0])+(10'b 0000000001);
          case (|(we))
            1'b 1:
              counter_d = counter_load[9:0];
            default:
              case (|(counter_inc_i))
                1'b 1:
                  counter_d = counter_upd[9:0];
                default:
                  counter_d = counter[9:0];
              endcase
          endcase
        end
      (* always_ff = 1 *)
      always @(posedge clk_i, negedge rst_ni)
        case (|(!(rst_ni)))
          1'b 1:
            counter_q <= 0;
          default:
            counter_q <= counter_d;
        endcase
      /** AST_GENBLOCK **/
      assign counter_val_o = counter;
      assign counter_val_o = counter;
      assign counter[9:0] = counter_q;
      assign counter[63:10] = 0;
      assign \g_counter_narrow.unused_counter_load  = counter_load[63:10];
    endmodule
--- END OF AST DUMP ---
Generating RTLIL representation for module `\dut'.
Dumping AST before simplification:
    AST_MODULE <UHDM-integration-tests/tests/genscope_cells/dut.sv:1.1-26.10> str='\dut'
      AST_PARAMETER <UHDM-integration-tests/tests/genscope_cells/dut.sv:3.15-3.30> str='\NUM_MODULES' multirange=[ 0 32 ] multirange_swapped=[ 0 ]
        ATTR \packed_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
            AST_RANGE <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> basic_prep range=[31:0]
              AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
              AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        ATTR \unpacked_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
        AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
        AST_RANGE <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> basic_prep range=[31:0]
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_PARAMETER <UHDM-integration-tests/tests/genscope_cells/dut.sv:4.15-4.32> str='\MODULE_PARAM' multirange=[ 0 32 ] multirange_swapped=[ 0 ]
        ATTR \packed_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
            AST_RANGE <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> basic_prep range=[31:0]
              AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
              AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        ATTR \unpacked_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
        AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000001010'(32) signed range=[31:0] int=10
        AST_RANGE <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> basic_prep range=[31:0]
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/genscope_cells/dut.sv:5.7-5.10> str='\clk' logic range=[0:0]
        ATTR \is_simplified_wire:
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
      AST_WIRE <UHDM-integration-tests/tests/genscope_cells/dut.sv:6.7-6.10> str='\rst' logic range=[0:0]
        ATTR \is_simplified_wire:
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
      AST_WIRE <UHDM-integration-tests/tests/genscope_cells/dut.sv:7.24-7.37> str='\counter_inc_i' logic
        ATTR \packed_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
            AST_RANGE <UHDM-integration-tests/tests/genscope_cells/dut.sv:7.7-7.24>
              AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
              AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
        ATTR \unpacked_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
        ATTR \is_simplified_wire:
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
        AST_RANGE <UHDM-integration-tests/tests/genscope_cells/dut.sv:7.7-7.24>
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/genscope_cells/dut.sv:8.24-8.37> str='\counterh_we_i' logic
        ATTR \packed_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
            AST_RANGE <UHDM-integration-tests/tests/genscope_cells/dut.sv:8.7-8.24>
              AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
              AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
        ATTR \unpacked_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
        ATTR \is_simplified_wire:
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
        AST_RANGE <UHDM-integration-tests/tests/genscope_cells/dut.sv:8.7-8.24>
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/genscope_cells/dut.sv:9.24-9.36> str='\counter_we_i' logic
        ATTR \packed_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
            AST_RANGE <UHDM-integration-tests/tests/genscope_cells/dut.sv:9.7-9.24>
              AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
              AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
        ATTR \unpacked_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
        ATTR \is_simplified_wire:
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
        AST_RANGE <UHDM-integration-tests/tests/genscope_cells/dut.sv:9.7-9.24>
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/genscope_cells/dut.sv:10.31-10.44> str='\counter_val_i' logic multirange=[ 0 32 0 2 ] multirange_swapped=[ 0 0 ]
        ATTR \packed_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
            AST_RANGE <UHDM-integration-tests/tests/genscope_cells/dut.sv:10.24-10.30> basic_prep range=[31:0]
              AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
              AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
            AST_RANGE <UHDM-integration-tests/tests/genscope_cells/dut.sv:10.7-10.24> basic_prep range=[1:0]
              AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed basic_prep range=[31:0] int=1
              AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        ATTR \unpacked_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
        ATTR \is_simplified_wire:
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
        AST_RANGE <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> range=[63:0]
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000111111'(32) signed range=[31:0] int=63
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/genscope_cells/dut.sv:11.31-11.44> str='\counter_val_o' logic multirange=[ 0 64 0 2 ] multirange_swapped=[ 0 0 ]
        ATTR \packed_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
            AST_RANGE <UHDM-integration-tests/tests/genscope_cells/dut.sv:11.24-11.30> basic_prep range=[63:0]
              AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000111111'(32) signed basic_prep range=[31:0] int=63
              AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
            AST_RANGE <UHDM-integration-tests/tests/genscope_cells/dut.sv:11.7-11.24> basic_prep range=[1:0]
              AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed basic_prep range=[31:0] int=1
              AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        ATTR \unpacked_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
        ATTR \is_simplified_wire:
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
        AST_RANGE <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> range=[127:0]
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000001111111'(32) signed range=[31:0] int=127
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
      AST_GENBLOCK <UHDM-integration-tests/tests/genscope_cells/dut.sv:12.41-22.4> str='\gen_modules[0]'
        AST_LOCALPARAM <UHDM-integration-tests/tests/genscope_cells/dut.sv:12.0-12.0> str='\i' multirange=[ 0 32 ] multirange_swapped=[ 0 ]
          ATTR \packed_ranges:
            AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
              AST_RANGE <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> basic_prep range=[31:0]
                AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
                AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
          ATTR \unpacked_ranges:
            AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:12.0-12.0> bits='00000000000000000000000000000000'(32) range=[31:0]
          AST_RANGE <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> basic_prep range=[31:0]
            AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
            AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        AST_CELL <UHDM-integration-tests/tests/genscope_cells/dut.sv:13.3-21.35> str='\module_in_genscope'
          AST_CELLTYPE <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> str='$paramod\ibex_counter\CounterWidth=32'd10'
          AST_ARGUMENT <UHDM-integration-tests/tests/genscope_cells/dut.sv:13.3-21.35> str='\clk_i'
            AST_IDENTIFIER <UHDM-integration-tests/tests/genscope_cells/dut.sv:14.42-14.45> str='\clk'
          AST_ARGUMENT <UHDM-integration-tests/tests/genscope_cells/dut.sv:13.3-21.35> str='\rst_ni'
            AST_IDENTIFIER <UHDM-integration-tests/tests/genscope_cells/dut.sv:15.43-15.46> str='\rst'
          AST_ARGUMENT <UHDM-integration-tests/tests/genscope_cells/dut.sv:13.3-21.35> str='\counter_inc_i'
            AST_IDENTIFIER <UHDM-integration-tests/tests/genscope_cells/dut.sv:16.50-16.66> str='\counter_inc_i'
              AST_RANGE <UHDM-integration-tests/tests/genscope_cells/dut.sv:16.50-16.66>
                AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
          AST_ARGUMENT <UHDM-integration-tests/tests/genscope_cells/dut.sv:13.3-21.35> str='\counterh_we_i'
            AST_IDENTIFIER <UHDM-integration-tests/tests/genscope_cells/dut.sv:17.50-17.66> str='\counterh_we_i'
              AST_RANGE <UHDM-integration-tests/tests/genscope_cells/dut.sv:17.50-17.66>
                AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
          AST_ARGUMENT <UHDM-integration-tests/tests/genscope_cells/dut.sv:13.3-21.35> str='\counter_we_i'
            AST_IDENTIFIER <UHDM-integration-tests/tests/genscope_cells/dut.sv:18.49-18.64> str='\counter_we_i'
              AST_RANGE <UHDM-integration-tests/tests/genscope_cells/dut.sv:18.49-18.64>
                AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
          AST_ARGUMENT <UHDM-integration-tests/tests/genscope_cells/dut.sv:13.3-21.35> str='\counter_val_i'
            AST_IDENTIFIER <UHDM-integration-tests/tests/genscope_cells/dut.sv:19.50-19.66> str='\counter_val_i' basic_prep
              AST_RANGE <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0>
                AST_SUB <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0>
                  AST_MUL <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0>
                    AST_ADD <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0>
                      AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                      AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                    AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000100000'(32) range=[31:0] int=32
                  AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                AST_MUL <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0>
                  AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                  AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000100000'(32) range=[31:0] int=32
          AST_ARGUMENT <UHDM-integration-tests/tests/genscope_cells/dut.sv:13.3-21.35> str='\counter_val_o'
            AST_IDENTIFIER <UHDM-integration-tests/tests/genscope_cells/dut.sv:20.50-20.66> str='\counter_val_o' basic_prep
              AST_RANGE <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0>
                AST_SUB <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0>
                  AST_MUL <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0>
                    AST_ADD <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0>
                      AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                      AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                    AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000001000000'(32) range=[31:0] int=64
                  AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                AST_MUL <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0>
                  AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                  AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000001000000'(32) range=[31:0] int=64
      AST_GENBLOCK <UHDM-integration-tests/tests/genscope_cells/dut.sv:12.41-22.4> str='\gen_modules[1]'
        AST_LOCALPARAM <UHDM-integration-tests/tests/genscope_cells/dut.sv:12.0-12.0> str='\i' multirange=[ 0 32 ] multirange_swapped=[ 0 ]
          ATTR \packed_ranges:
            AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
              AST_RANGE <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> basic_prep range=[31:0]
                AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
                AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
          ATTR \unpacked_ranges:
            AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:12.0-12.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
          AST_RANGE <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> basic_prep range=[31:0]
            AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
            AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        AST_CELL <UHDM-integration-tests/tests/genscope_cells/dut.sv:13.3-21.35> str='\module_in_genscope'
          AST_CELLTYPE <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> str='$paramod\ibex_counter\CounterWidth=32'd10'
          AST_ARGUMENT <UHDM-integration-tests/tests/genscope_cells/dut.sv:13.3-21.35> str='\clk_i'
            AST_IDENTIFIER <UHDM-integration-tests/tests/genscope_cells/dut.sv:14.42-14.45> str='\clk'
          AST_ARGUMENT <UHDM-integration-tests/tests/genscope_cells/dut.sv:13.3-21.35> str='\rst_ni'
            AST_IDENTIFIER <UHDM-integration-tests/tests/genscope_cells/dut.sv:15.43-15.46> str='\rst'
          AST_ARGUMENT <UHDM-integration-tests/tests/genscope_cells/dut.sv:13.3-21.35> str='\counter_inc_i'
            AST_IDENTIFIER <UHDM-integration-tests/tests/genscope_cells/dut.sv:16.50-16.66> str='\counter_inc_i'
              AST_RANGE <UHDM-integration-tests/tests/genscope_cells/dut.sv:16.50-16.66>
                AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
          AST_ARGUMENT <UHDM-integration-tests/tests/genscope_cells/dut.sv:13.3-21.35> str='\counterh_we_i'
            AST_IDENTIFIER <UHDM-integration-tests/tests/genscope_cells/dut.sv:17.50-17.66> str='\counterh_we_i'
              AST_RANGE <UHDM-integration-tests/tests/genscope_cells/dut.sv:17.50-17.66>
                AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
          AST_ARGUMENT <UHDM-integration-tests/tests/genscope_cells/dut.sv:13.3-21.35> str='\counter_we_i'
            AST_IDENTIFIER <UHDM-integration-tests/tests/genscope_cells/dut.sv:18.49-18.64> str='\counter_we_i'
              AST_RANGE <UHDM-integration-tests/tests/genscope_cells/dut.sv:18.49-18.64>
                AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
          AST_ARGUMENT <UHDM-integration-tests/tests/genscope_cells/dut.sv:13.3-21.35> str='\counter_val_i'
            AST_IDENTIFIER <UHDM-integration-tests/tests/genscope_cells/dut.sv:19.50-19.66> str='\counter_val_i' basic_prep
              AST_RANGE <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0>
                AST_SUB <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0>
                  AST_MUL <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0>
                    AST_ADD <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0>
                      AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                      AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                    AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000100000'(32) range=[31:0] int=32
                  AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                AST_MUL <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0>
                  AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                  AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000100000'(32) range=[31:0] int=32
          AST_ARGUMENT <UHDM-integration-tests/tests/genscope_cells/dut.sv:13.3-21.35> str='\counter_val_o'
            AST_IDENTIFIER <UHDM-integration-tests/tests/genscope_cells/dut.sv:20.50-20.66> str='\counter_val_o' basic_prep
              AST_RANGE <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0>
                AST_SUB <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0>
                  AST_MUL <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0>
                    AST_ADD <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0>
                      AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                      AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                    AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000001000000'(32) range=[31:0] int=64
                  AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                AST_MUL <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0>
                  AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                  AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000001000000'(32) range=[31:0] int=64
--- END OF AST DUMP ---
Dumping Verilog AST before simplification:
    module dut();
      (* packed_ranges = 1'b 1 *)
      (* unpacked_ranges = 1'b 1 *)
      /** AST_PARAMETER **/
      (* packed_ranges = 1'b 1 *)
      (* unpacked_ranges = 1'b 1 *)
      /** AST_PARAMETER **/
      (* is_simplified_wire = 1 *)
      wire clk;
      (* is_simplified_wire = 1 *)
      wire rst;
      (* packed_ranges = 1'b 1 *)
      (* unpacked_ranges = 1'b 1 *)
      (* is_simplified_wire = 1 *)
      wire [1:0] counter_inc_i;
      (* packed_ranges = 1'b 1 *)
      (* unpacked_ranges = 1'b 1 *)
      (* is_simplified_wire = 1 *)
      wire [1:0] counterh_we_i;
      (* packed_ranges = 1'b 1 *)
      (* unpacked_ranges = 1'b 1 *)
      (* is_simplified_wire = 1 *)
      wire [1:0] counter_we_i;
      (* packed_ranges = 1'b 1 *)
      (* unpacked_ranges = 1'b 1 *)
      (* is_simplified_wire = 1 *)
      wire [63:0] counter_val_i;
      (* packed_ranges = 1'b 1 *)
      (* unpacked_ranges = 1'b 1 *)
      (* is_simplified_wire = 1 *)
      wire [127:0] counter_val_o;
      /** AST_GENBLOCK **/
      /** AST_GENBLOCK **/
    endmodule
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE <UHDM-integration-tests/tests/genscope_cells/dut.sv:1.1-26.10> str='\dut' basic_prep
      AST_PARAMETER <UHDM-integration-tests/tests/genscope_cells/dut.sv:3.15-3.30> str='\NUM_MODULES' basic_prep range=[31:0] multirange=[ 0 32 ] multirange_swapped=[ 0 ]
        ATTR \packed_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='1'(1) basic_prep range=[0:0] int=1
            AST_RANGE <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> basic_prep range=[31:0]
              AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
              AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        ATTR \unpacked_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='1'(1) basic_prep range=[0:0] int=1
        AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) basic_prep range=[31:0] int=2
        AST_RANGE <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> basic_prep range=[31:0]
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_PARAMETER <UHDM-integration-tests/tests/genscope_cells/dut.sv:4.15-4.32> str='\MODULE_PARAM' basic_prep range=[31:0] multirange=[ 0 32 ] multirange_swapped=[ 0 ]
        ATTR \packed_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='1'(1) basic_prep range=[0:0] int=1
            AST_RANGE <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> basic_prep range=[31:0]
              AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
              AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        ATTR \unpacked_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='1'(1) basic_prep range=[0:0] int=1
        AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000001010'(32) basic_prep range=[31:0] int=10
        AST_RANGE <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> basic_prep range=[31:0]
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/genscope_cells/dut.sv:5.7-5.10> str='\clk' logic basic_prep range=[0:0]
        ATTR \is_simplified_wire:
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed basic_prep range=[31:0] int=1
      AST_WIRE <UHDM-integration-tests/tests/genscope_cells/dut.sv:6.7-6.10> str='\rst' logic basic_prep range=[0:0]
        ATTR \is_simplified_wire:
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed basic_prep range=[31:0] int=1
      AST_WIRE <UHDM-integration-tests/tests/genscope_cells/dut.sv:7.24-7.37> str='\counter_inc_i' logic basic_prep range=[1:0]
        ATTR \packed_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='1'(1) basic_prep range=[0:0] int=1
            AST_RANGE <UHDM-integration-tests/tests/genscope_cells/dut.sv:7.7-7.24> basic_prep range=[1:0]
              AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed basic_prep range=[31:0] int=1
              AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        ATTR \unpacked_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='1'(1) basic_prep range=[0:0] int=1
        ATTR \is_simplified_wire:
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed basic_prep range=[31:0] int=1
        AST_RANGE <UHDM-integration-tests/tests/genscope_cells/dut.sv:7.7-7.24> basic_prep range=[1:0]
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed basic_prep range=[31:0] int=1
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/genscope_cells/dut.sv:8.24-8.37> str='\counterh_we_i' logic basic_prep range=[1:0]
        ATTR \packed_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='1'(1) basic_prep range=[0:0] int=1
            AST_RANGE <UHDM-integration-tests/tests/genscope_cells/dut.sv:8.7-8.24> basic_prep range=[1:0]
              AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed basic_prep range=[31:0] int=1
              AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        ATTR \unpacked_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='1'(1) basic_prep range=[0:0] int=1
        ATTR \is_simplified_wire:
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed basic_prep range=[31:0] int=1
        AST_RANGE <UHDM-integration-tests/tests/genscope_cells/dut.sv:8.7-8.24> basic_prep range=[1:0]
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed basic_prep range=[31:0] int=1
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/genscope_cells/dut.sv:9.24-9.36> str='\counter_we_i' logic basic_prep range=[1:0]
        ATTR \packed_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='1'(1) basic_prep range=[0:0] int=1
            AST_RANGE <UHDM-integration-tests/tests/genscope_cells/dut.sv:9.7-9.24> basic_prep range=[1:0]
              AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed basic_prep range=[31:0] int=1
              AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        ATTR \unpacked_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='1'(1) basic_prep range=[0:0] int=1
        ATTR \is_simplified_wire:
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed basic_prep range=[31:0] int=1
        AST_RANGE <UHDM-integration-tests/tests/genscope_cells/dut.sv:9.7-9.24> basic_prep range=[1:0]
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed basic_prep range=[31:0] int=1
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/genscope_cells/dut.sv:10.31-10.44> str='\counter_val_i' logic basic_prep range=[63:0] multirange=[ 0 32 0 2 ] multirange_swapped=[ 0 0 ]
        ATTR \packed_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='1'(1) basic_prep range=[0:0] int=1
            AST_RANGE <UHDM-integration-tests/tests/genscope_cells/dut.sv:10.24-10.30> basic_prep range=[31:0]
              AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
              AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
            AST_RANGE <UHDM-integration-tests/tests/genscope_cells/dut.sv:10.7-10.24> basic_prep range=[1:0]
              AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed basic_prep range=[31:0] int=1
              AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        ATTR \unpacked_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='1'(1) basic_prep range=[0:0] int=1
        ATTR \is_simplified_wire:
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed basic_prep range=[31:0] int=1
        AST_RANGE <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> basic_prep range=[63:0]
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000111111'(32) signed basic_prep range=[31:0] int=63
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/genscope_cells/dut.sv:11.31-11.44> str='\counter_val_o' logic basic_prep range=[127:0] multirange=[ 0 64 0 2 ] multirange_swapped=[ 0 0 ]
        ATTR \packed_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='1'(1) basic_prep range=[0:0] int=1
            AST_RANGE <UHDM-integration-tests/tests/genscope_cells/dut.sv:11.24-11.30> basic_prep range=[63:0]
              AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000111111'(32) signed basic_prep range=[31:0] int=63
              AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
            AST_RANGE <UHDM-integration-tests/tests/genscope_cells/dut.sv:11.7-11.24> basic_prep range=[1:0]
              AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed basic_prep range=[31:0] int=1
              AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        ATTR \unpacked_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='1'(1) basic_prep range=[0:0] int=1
        ATTR \is_simplified_wire:
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed basic_prep range=[31:0] int=1
        AST_RANGE <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> basic_prep range=[127:0]
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000001111111'(32) signed basic_prep range=[31:0] int=127
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_GENBLOCK <UHDM-integration-tests/tests/genscope_cells/dut.sv:12.41-22.4> str='\gen_modules[0]' basic_prep
      AST_GENBLOCK <UHDM-integration-tests/tests/genscope_cells/dut.sv:12.41-22.4> str='\gen_modules[1]' basic_prep
      AST_LOCALPARAM <UHDM-integration-tests/tests/genscope_cells/dut.sv:12.0-12.0> str='\gen_modules[0].i' basic_prep range=[31:0] multirange=[ 0 32 ] multirange_swapped=[ 0 ]
        ATTR \packed_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='1'(1) basic_prep range=[0:0] int=1
            AST_RANGE <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> basic_prep range=[31:0]
              AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
              AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        ATTR \unpacked_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='1'(1) basic_prep range=[0:0] int=1
        AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:12.0-12.0> bits='00000000000000000000000000000000'(32) basic_prep range=[31:0]
        AST_RANGE <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> basic_prep range=[31:0]
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_CELL <UHDM-integration-tests/tests/genscope_cells/dut.sv:13.3-21.35> str='\gen_modules[0].module_in_genscope' basic_prep
        AST_CELLTYPE <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> str='$paramod\ibex_counter\CounterWidth=32'd10' basic_prep
        AST_ARGUMENT <UHDM-integration-tests/tests/genscope_cells/dut.sv:13.3-21.35> str='\clk_i' basic_prep
          AST_IDENTIFIER <UHDM-integration-tests/tests/genscope_cells/dut.sv:14.42-14.45> str='\clk' basic_prep
        AST_ARGUMENT <UHDM-integration-tests/tests/genscope_cells/dut.sv:13.3-21.35> str='\rst_ni' basic_prep
          AST_IDENTIFIER <UHDM-integration-tests/tests/genscope_cells/dut.sv:15.43-15.46> str='\rst' basic_prep
        AST_ARGUMENT <UHDM-integration-tests/tests/genscope_cells/dut.sv:13.3-21.35> str='\counter_inc_i' basic_prep
          AST_IDENTIFIER <UHDM-integration-tests/tests/genscope_cells/dut.sv:16.50-16.66> str='\counter_inc_i' basic_prep
            AST_RANGE <UHDM-integration-tests/tests/genscope_cells/dut.sv:16.50-16.66> basic_prep range=[0:0]
              AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        AST_ARGUMENT <UHDM-integration-tests/tests/genscope_cells/dut.sv:13.3-21.35> str='\counterh_we_i' basic_prep
          AST_IDENTIFIER <UHDM-integration-tests/tests/genscope_cells/dut.sv:17.50-17.66> str='\counterh_we_i' basic_prep
            AST_RANGE <UHDM-integration-tests/tests/genscope_cells/dut.sv:17.50-17.66> basic_prep range=[0:0]
              AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        AST_ARGUMENT <UHDM-integration-tests/tests/genscope_cells/dut.sv:13.3-21.35> str='\counter_we_i' basic_prep
          AST_IDENTIFIER <UHDM-integration-tests/tests/genscope_cells/dut.sv:18.49-18.64> str='\counter_we_i' basic_prep
            AST_RANGE <UHDM-integration-tests/tests/genscope_cells/dut.sv:18.49-18.64> basic_prep range=[0:0]
              AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        AST_ARGUMENT <UHDM-integration-tests/tests/genscope_cells/dut.sv:13.3-21.35> str='\counter_val_i' basic_prep
          AST_IDENTIFIER <UHDM-integration-tests/tests/genscope_cells/dut.sv:19.50-19.66> str='\counter_val_i' basic_prep
            AST_RANGE <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> basic_prep range=[31:0]
              AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) basic_prep range=[31:0] int=31
              AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) basic_prep range=[31:0]
        AST_ARGUMENT <UHDM-integration-tests/tests/genscope_cells/dut.sv:13.3-21.35> str='\counter_val_o' basic_prep
          AST_IDENTIFIER <UHDM-integration-tests/tests/genscope_cells/dut.sv:20.50-20.66> str='\counter_val_o' basic_prep
            AST_RANGE <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> basic_prep range=[63:0]
              AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000111111'(32) basic_prep range=[31:0] int=63
              AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) basic_prep range=[31:0]
      AST_LOCALPARAM <UHDM-integration-tests/tests/genscope_cells/dut.sv:12.0-12.0> str='\gen_modules[1].i' basic_prep range=[31:0] multirange=[ 0 32 ] multirange_swapped=[ 0 ]
        ATTR \packed_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='1'(1) basic_prep range=[0:0] int=1
            AST_RANGE <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> basic_prep range=[31:0]
              AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
              AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        ATTR \unpacked_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='1'(1) basic_prep range=[0:0] int=1
        AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:12.0-12.0> bits='00000000000000000000000000000001'(32) basic_prep range=[31:0] int=1
        AST_RANGE <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> basic_prep range=[31:0]
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
          AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_CELL <UHDM-integration-tests/tests/genscope_cells/dut.sv:13.3-21.35> str='\gen_modules[1].module_in_genscope' basic_prep
        AST_CELLTYPE <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> str='$paramod\ibex_counter\CounterWidth=32'd10' basic_prep
        AST_ARGUMENT <UHDM-integration-tests/tests/genscope_cells/dut.sv:13.3-21.35> str='\clk_i' basic_prep
          AST_IDENTIFIER <UHDM-integration-tests/tests/genscope_cells/dut.sv:14.42-14.45> str='\clk' basic_prep
        AST_ARGUMENT <UHDM-integration-tests/tests/genscope_cells/dut.sv:13.3-21.35> str='\rst_ni' basic_prep
          AST_IDENTIFIER <UHDM-integration-tests/tests/genscope_cells/dut.sv:15.43-15.46> str='\rst' basic_prep
        AST_ARGUMENT <UHDM-integration-tests/tests/genscope_cells/dut.sv:13.3-21.35> str='\counter_inc_i' basic_prep
          AST_IDENTIFIER <UHDM-integration-tests/tests/genscope_cells/dut.sv:16.50-16.66> str='\counter_inc_i' basic_prep
            AST_RANGE <UHDM-integration-tests/tests/genscope_cells/dut.sv:16.50-16.66> basic_prep range=[1:1]
              AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed basic_prep range=[31:0] int=1
        AST_ARGUMENT <UHDM-integration-tests/tests/genscope_cells/dut.sv:13.3-21.35> str='\counterh_we_i' basic_prep
          AST_IDENTIFIER <UHDM-integration-tests/tests/genscope_cells/dut.sv:17.50-17.66> str='\counterh_we_i' basic_prep
            AST_RANGE <UHDM-integration-tests/tests/genscope_cells/dut.sv:17.50-17.66> basic_prep range=[1:1]
              AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed basic_prep range=[31:0] int=1
        AST_ARGUMENT <UHDM-integration-tests/tests/genscope_cells/dut.sv:13.3-21.35> str='\counter_we_i' basic_prep
          AST_IDENTIFIER <UHDM-integration-tests/tests/genscope_cells/dut.sv:18.49-18.64> str='\counter_we_i' basic_prep
            AST_RANGE <UHDM-integration-tests/tests/genscope_cells/dut.sv:18.49-18.64> basic_prep range=[1:1]
              AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed basic_prep range=[31:0] int=1
        AST_ARGUMENT <UHDM-integration-tests/tests/genscope_cells/dut.sv:13.3-21.35> str='\counter_val_i' basic_prep
          AST_IDENTIFIER <UHDM-integration-tests/tests/genscope_cells/dut.sv:19.50-19.66> str='\counter_val_i' basic_prep
            AST_RANGE <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> basic_prep range=[63:32]
              AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000111111'(32) basic_prep range=[31:0] int=63
              AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000000100000'(32) basic_prep range=[31:0] int=32
        AST_ARGUMENT <UHDM-integration-tests/tests/genscope_cells/dut.sv:13.3-21.35> str='\counter_val_o' basic_prep
          AST_IDENTIFIER <UHDM-integration-tests/tests/genscope_cells/dut.sv:20.50-20.66> str='\counter_val_o' basic_prep
            AST_RANGE <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> basic_prep range=[127:64]
              AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000001111111'(32) basic_prep range=[31:0] int=127
              AST_CONSTANT <UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0> bits='00000000000000000000000001000000'(32) basic_prep range=[31:0] int=64
--- END OF AST DUMP ---
Dumping Verilog AST after simplification:
    module dut();
      (* packed_ranges = 1'b 1 *)
      (* unpacked_ranges = 1'b 1 *)
      /** AST_PARAMETER **/
      (* packed_ranges = 1'b 1 *)
      (* unpacked_ranges = 1'b 1 *)
      /** AST_PARAMETER **/
      (* packed_ranges = 1'b 1 *)
      (* unpacked_ranges = 1'b 1 *)
      /** AST_LOCALPARAM **/
      (* packed_ranges = 1'b 1 *)
      (* unpacked_ranges = 1'b 1 *)
      /** AST_LOCALPARAM **/
      (* is_simplified_wire = 1 *)
      wire clk;
      (* is_simplified_wire = 1 *)
      wire rst;
      (* packed_ranges = 1'b 1 *)
      (* unpacked_ranges = 1'b 1 *)
      (* is_simplified_wire = 1 *)
      wire [1:0] counter_inc_i;
      (* packed_ranges = 1'b 1 *)
      (* unpacked_ranges = 1'b 1 *)
      (* is_simplified_wire = 1 *)
      wire [1:0] counterh_we_i;
      (* packed_ranges = 1'b 1 *)
      (* unpacked_ranges = 1'b 1 *)
      (* is_simplified_wire = 1 *)
      wire [1:0] counter_we_i;
      (* packed_ranges = 1'b 1 *)
      (* unpacked_ranges = 1'b 1 *)
      (* is_simplified_wire = 1 *)
      wire [63:0] counter_val_i;
      (* packed_ranges = 1'b 1 *)
      (* unpacked_ranges = 1'b 1 *)
      (* is_simplified_wire = 1 *)
      wire [127:0] counter_val_o;
      /** AST_GENBLOCK **/
      /** AST_GENBLOCK **/
      /** AST_CELL **/
      /** AST_CELL **/
    endmodule
--- END OF AST DUMP ---

2. Executing PROC pass (convert processes to netlists).

2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$UHDM-integration-tests/tests/genscope_cells/dut.sv:86$4 in module $paramod\ibex_counter\CounterWidth=32'd10.
Marked 3 switch rules as full_case in process $proc$UHDM-integration-tests/tests/genscope_cells/dut.sv:48$1 in module $paramod\ibex_counter\CounterWidth=32'd10.
Removed a total of 0 dead cases.

2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 4 assignments to connections.

2.4. Executing PROC_INIT pass (extract init attributes).

2.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \rst_ni in `$paramod\ibex_counter\CounterWidth=32'd10.$proc$UHDM-integration-tests/tests/genscope_cells/dut.sv:86$4'.

2.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~3 debug messages>

2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod\ibex_counter\CounterWidth=32'd10.$proc$UHDM-integration-tests/tests/genscope_cells/dut.sv:86$4'.
     1/1: $0\counter_q[9:0]
Creating decoders for process `$paramod\ibex_counter\CounterWidth=32'd10.$proc$UHDM-integration-tests/tests/genscope_cells/dut.sv:48$1'.
     1/4: $2\counter_d[9:0]
     2/4: $1\counter_d[9:0]
     3/4: $1\counter_load[63:0] [63:32]
     4/4: $1\counter_load[63:0] [31:0]

2.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod\ibex_counter\CounterWidth=32'd10.\counter_upd' from process `$paramod\ibex_counter\CounterWidth=32'd10.$proc$UHDM-integration-tests/tests/genscope_cells/dut.sv:48$1'.
No latch inferred for signal `$paramod\ibex_counter\CounterWidth=32'd10.\counter_load' from process `$paramod\ibex_counter\CounterWidth=32'd10.$proc$UHDM-integration-tests/tests/genscope_cells/dut.sv:48$1'.
No latch inferred for signal `$paramod\ibex_counter\CounterWidth=32'd10.\we' from process `$paramod\ibex_counter\CounterWidth=32'd10.$proc$UHDM-integration-tests/tests/genscope_cells/dut.sv:48$1'.
No latch inferred for signal `$paramod\ibex_counter\CounterWidth=32'd10.\counter_d' from process `$paramod\ibex_counter\CounterWidth=32'd10.$proc$UHDM-integration-tests/tests/genscope_cells/dut.sv:48$1'.

2.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod\ibex_counter\CounterWidth=32'd10.\counter_q' using process `$paramod\ibex_counter\CounterWidth=32'd10.$proc$UHDM-integration-tests/tests/genscope_cells/dut.sv:86$4'.
  created $adff cell `$procdff$21' with positive edge clock and negative level reset.

2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod\ibex_counter\CounterWidth=32'd10.$proc$UHDM-integration-tests/tests/genscope_cells/dut.sv:86$4'.
Found and cleaned up 3 empty switches in `$paramod\ibex_counter\CounterWidth=32'd10.$proc$UHDM-integration-tests/tests/genscope_cells/dut.sv:48$1'.
Removing empty process `$paramod\ibex_counter\CounterWidth=32'd10.$proc$UHDM-integration-tests/tests/genscope_cells/dut.sv:48$1'.
Cleaned up 3 empty switches.

2.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module dut.
Optimizing module $paramod\ibex_counter\CounterWidth=32'd10.

3. Executing Verilog backend.

3.1. Executing BMUXMAP pass.

3.2. Executing DEMUXMAP pass.
/* Generated by Yosys 0.27+3 (git sha1 b58664d44, gcc 11.3.0-1ubuntu1~22.04 -fPIC -Os) */
Dumping module `$paramod\ibex_counter\CounterWidth=32'd10'.

(* cells_not_processed =  1  *)
(* src = "UHDM-integration-tests/tests/genscope_cells/dut.sv:28.1-106.10" *)
module \$paramod\ibex_counter\CounterWidth=32'd10 (clk_i, rst_ni, counter_inc_i, counterh_we_i, counter_we_i, counter_val_i, counter_val_o);
  (* src = "UHDM-integration-tests/tests/genscope_cells/dut.sv:48.3-70.6" *)
  wire [9:0] _00_;
  (* src = "UHDM-integration-tests/tests/genscope_cells/dut.sv:48.3-70.6" *)
  wire [63:0] _01_;
  (* src = "UHDM-integration-tests/tests/genscope_cells/dut.sv:86.3-92.6" *)
  wire [9:0] _02_;
  (* src = "UHDM-integration-tests/tests/genscope_cells/dut.sv:48.3-70.6" *)
  wire [9:0] _03_;
  (* src = "UHDM-integration-tests/tests/genscope_cells/dut.sv:48.3-70.6" *)
  wire _04_;
  (* src = "UHDM-integration-tests/tests/genscope_cells/dut.sv:48.3-70.6" *)
  wire [9:0] _05_;
  (* src = "UHDM-integration-tests/tests/genscope_cells/dut.sv:48.3-70.6" *)
  wire [63:0] _06_;
  (* src = "UHDM-integration-tests/tests/genscope_cells/dut.sv:48.3-70.6" *)
  wire [9:0] _07_;
  (* src = "UHDM-integration-tests/tests/genscope_cells/dut.sv:60.19-60.76" *)
  wire [9:0] _08_;
  (* src = "UHDM-integration-tests/tests/genscope_cells/dut.sv:87.9-87.16" *)
  wire _09_;
  (* src = "UHDM-integration-tests/tests/genscope_cells/dut.sv:51.10-51.38" *)
  wire _10_;
  wire [9:0] _11_;
  wire _12_;
  wire [9:0] _13_;
  wire _14_;
  wire [31:0] _15_;
  wire _16_;
  wire [31:0] _17_;
  wire _18_;
  wire [9:0] _19_;
  wire _20_;
  (* is_simplified_wire = 32'd1 *)
  (* src = "UHDM-integration-tests/tests/genscope_cells/dut.sv:31.23-31.28" *)
  input clk_i;
  wire clk_i;
  (* is_simplified_wire = 32'd1 *)
  (* packed_ranges = 1'h1 *)
  (* src = "UHDM-integration-tests/tests/genscope_cells/dut.sv:41.28-41.35" *)
  (* unpacked_ranges = 1'h1 *)
  wire [63:0] counter;
  (* is_simplified_wire = 32'd1 *)
  (* packed_ranges = 1'h1 *)
  (* src = "UHDM-integration-tests/tests/genscope_cells/dut.sv:45.28-45.37" *)
  (* unpacked_ranges = 1'h1 *)
  wire [9:0] counter_d;
  (* is_simplified_wire = 32'd1 *)
  (* src = "UHDM-integration-tests/tests/genscope_cells/dut.sv:34.23-34.36" *)
  input counter_inc_i;
  wire counter_inc_i;
  (* is_simplified_wire = 32'd1 *)
  (* packed_ranges = 1'h1 *)
  (* src = "UHDM-integration-tests/tests/genscope_cells/dut.sv:43.28-43.40" *)
  (* unpacked_ranges = 1'h1 *)
  wire [63:0] counter_load;
  (* is_simplified_wire = 32'd1 *)
  (* packed_ranges = 1'h1 *)
  (* src = "UHDM-integration-tests/tests/genscope_cells/dut.sv:80.28-80.37" *)
  (* unpacked_ranges = 1'h1 *)
  reg [9:0] counter_q;
  (* is_simplified_wire = 32'd1 *)
  (* packed_ranges = 1'h1 *)
  (* src = "UHDM-integration-tests/tests/genscope_cells/dut.sv:42.28-42.39" *)
  (* unpacked_ranges = 1'h1 *)
  wire [9:0] counter_upd;
  (* is_simplified_wire = 32'd1 *)
  (* packed_ranges = 1'h1 *)
  (* src = "UHDM-integration-tests/tests/genscope_cells/dut.sv:37.23-37.36" *)
  (* unpacked_ranges = 1'h1 *)
  input [31:0] counter_val_i;
  wire [31:0] counter_val_i;
  (* is_simplified_wire = 32'd1 *)
  (* packed_ranges = 1'h1 *)
  (* src = "UHDM-integration-tests/tests/genscope_cells/dut.sv:38.23-38.36" *)
  (* unpacked_ranges = 1'h1 *)
  output [63:0] counter_val_o;
  wire [63:0] counter_val_o;
  (* is_simplified_wire = 32'd1 *)
  (* src = "UHDM-integration-tests/tests/genscope_cells/dut.sv:36.23-36.35" *)
  input counter_we_i;
  wire counter_we_i;
  (* is_simplified_wire = 32'd1 *)
  (* src = "UHDM-integration-tests/tests/genscope_cells/dut.sv:35.23-35.36" *)
  input counterh_we_i;
  wire counterh_we_i;
  (* is_simplified_wire = 32'd1 *)
  (* packed_ranges = 1'h1 *)
  (* src = "UHDM-integration-tests/tests/genscope_cells/dut.sv:95.29-95.48" *)
  (* unpacked_ranges = 1'h1 *)
  wire [63:10] \g_counter_narrow.unused_counter_load ;
  (* is_simplified_wire = 32'd1 *)
  (* src = "UHDM-integration-tests/tests/genscope_cells/dut.sv:32.23-32.29" *)
  input rst_ni;
  wire rst_ni;
  (* is_simplified_wire = 32'd1 *)
  (* src = "UHDM-integration-tests/tests/genscope_cells/dut.sv:44.28-44.30" *)
  wire we;
  assign _08_ = counter[9:0] + (* src = "UHDM-integration-tests/tests/genscope_cells/dut.sv:60.19-60.76" *) 10'h001;
  assign _09_ = ! (* src = "UHDM-integration-tests/tests/genscope_cells/dut.sv:87.9-87.16" *) rst_ni;
  assign _10_ = counter_we_i | (* src = "UHDM-integration-tests/tests/genscope_cells/dut.sv:51.10-51.38" *) counterh_we_i;
  (* \always_ff  = 32'd1 *)
  (* src = "UHDM-integration-tests/tests/genscope_cells/dut.sv:86.3-92.6" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) counter_q <= 10'h000;
    else counter_q <= _13_;
  assign _11_ = _12_ ? (* full_case = 32'd1 *) (* src = "UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0|UHDM-integration-tests/tests/genscope_cells/dut.sv:63.5-69.8" *) 10'hxxx : _19_;
  assign _13_ = _14_ ? (* full_case = 32'd1 *) (* src = "UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0|UHDM-integration-tests/tests/genscope_cells/dut.sv:63.5-69.8" *) _06_[9:0] : _07_;
  assign _15_ = _16_ ? (* full_case = 32'd1 *) (* src = "UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0|UHDM-integration-tests/tests/genscope_cells/dut.sv:54.5-57.8" *) counter_val_i : 32'd0;
  assign _17_ = _18_ ? (* full_case = 32'd1 *) (* src = "UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0|UHDM-integration-tests/tests/genscope_cells/dut.sv:54.5-57.8" *) { 22'h000000, counter_q } : counter_val_i;
  assign _19_ = _20_ ? (* full_case = 32'd1 *) (* src = "UHDM-integration-tests/tests/genscope_cells/dut.sv:0.0-0.0|UHDM-integration-tests/tests/genscope_cells/dut.sv:65.14-69.8" *) _08_ : counter_q;
  assign counter_val_o = counter;
  assign counter_val_o = counter;
  assign counter[9:0] = counter_q;
  assign counter[63:10] = 54'h00000000000000;
  assign \g_counter_narrow.unused_counter_load  = counter_load[63:10];
  assign _00_ = _05_;
  assign _03_ = _08_;
  assign _01_ = _06_;
  assign _04_ = _10_;
  assign _02_ = counter_d;
  assign _20_ = counter_inc_i;
  assign _12_ = _10_;
  assign _07_ = _11_;
  assign _14_ = _10_;
  assign _05_ = _13_;
  assign _16_ = counterh_we_i;
  assign _06_[63:32] = _15_;
  assign _18_ = counterh_we_i;
  assign _06_[31:0] = _17_;
  assign counter_upd = _08_;
  assign counter_load = { _15_, _17_ };
  assign we = _10_;
  assign counter_d = _13_;
endmodule
Dumping module `\dut'.

(* cells_not_processed =  1  *)
(* src = "UHDM-integration-tests/tests/genscope_cells/dut.sv:1.1-26.10" *)
module dut();
  (* is_simplified_wire = 32'd1 *)
  (* src = "UHDM-integration-tests/tests/genscope_cells/dut.sv:5.7-5.10" *)
  wire clk;
  (* is_simplified_wire = 32'd1 *)
  (* packed_ranges = 1'h1 *)
  (* src = "UHDM-integration-tests/tests/genscope_cells/dut.sv:7.24-7.37" *)
  (* unpacked_ranges = 1'h1 *)
  wire [1:0] counter_inc_i;
  (* is_simplified_wire = 32'd1 *)
  (* packed_ranges = 1'h1 *)
  (* src = "UHDM-integration-tests/tests/genscope_cells/dut.sv:10.31-10.44" *)
  (* unpacked_ranges = 1'h1 *)
  wire [63:0] counter_val_i;
  (* is_simplified_wire = 32'd1 *)
  (* packed_ranges = 1'h1 *)
  (* src = "UHDM-integration-tests/tests/genscope_cells/dut.sv:11.31-11.44" *)
  (* unpacked_ranges = 1'h1 *)
  wire [127:0] counter_val_o;
  (* is_simplified_wire = 32'd1 *)
  (* packed_ranges = 1'h1 *)
  (* src = "UHDM-integration-tests/tests/genscope_cells/dut.sv:9.24-9.36" *)
  (* unpacked_ranges = 1'h1 *)
  wire [1:0] counter_we_i;
  (* is_simplified_wire = 32'd1 *)
  (* packed_ranges = 1'h1 *)
  (* src = "UHDM-integration-tests/tests/genscope_cells/dut.sv:8.24-8.37" *)
  (* unpacked_ranges = 1'h1 *)
  wire [1:0] counterh_we_i;
  (* is_simplified_wire = 32'd1 *)
  (* src = "UHDM-integration-tests/tests/genscope_cells/dut.sv:6.7-6.10" *)
  wire rst;
  (* module_not_derived = 32'd1 *)
  (* src = "UHDM-integration-tests/tests/genscope_cells/dut.sv:13.3-21.35" *)
  \$paramod\ibex_counter\CounterWidth=32'd10  \gen_modules[0].module_in_genscope  (
    .clk_i(clk),
    .counter_inc_i(counter_inc_i[0]),
    .counter_val_i(counter_val_i[31:0]),
    .counter_val_o(counter_val_o[63:0]),
    .counter_we_i(counter_we_i[0]),
    .counterh_we_i(counterh_we_i[0]),
    .rst_ni(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "UHDM-integration-tests/tests/genscope_cells/dut.sv:13.3-21.35" *)
  \$paramod\ibex_counter\CounterWidth=32'd10  \gen_modules[1].module_in_genscope  (
    .clk_i(clk),
    .counter_inc_i(counter_inc_i[1]),
    .counter_val_i(counter_val_i[63:32]),
    .counter_val_o(counter_val_o[127:64]),
    .counter_we_i(counter_we_i[1]),
    .counterh_we_i(counterh_we_i[1]),
    .rst_ni(rst)
  );
endmodule

4. Executing Verilog backend.

4.1. Executing BMUXMAP pass.

4.2. Executing DEMUXMAP pass.
Dumping module `$paramod\ibex_counter\CounterWidth=32'd10'.
Dumping module `\dut'.

Warnings: 1 unique messages, 1 total

Yosys 0.27+3 (git sha1 b58664d44, gcc 11.3.0-1ubuntu1~22.04 -fPIC -Os)

