# do cirno_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /home/tedi2/intelFPGA_lite/17.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+/home/tedi2/playground/cirno-processing-unit/src/cirno {/home/tedi2/playground/cirno-processing-unit/src/cirno/alu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:17:40 on Apr 20,2019
# vlog -reportprogress 300 -sv -work work "+incdir+/home/tedi2/playground/cirno-processing-unit/src/cirno" /home/tedi2/playground/cirno-processing-unit/src/cirno/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 04:17:40 on Apr 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/tedi2/playground/cirno-processing-unit/src/cirno {/home/tedi2/playground/cirno-processing-unit/src/cirno/decoder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:17:40 on Apr 20,2019
# vlog -reportprogress 300 -sv -work work "+incdir+/home/tedi2/playground/cirno-processing-unit/src/cirno" /home/tedi2/playground/cirno-processing-unit/src/cirno/decoder.sv 
# -- Compiling module decoder
# 
# Top level modules:
# 	decoder
# End time: 04:17:40 on Apr 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/tedi2/playground/cirno-processing-unit/src/cirno {/home/tedi2/playground/cirno-processing-unit/src/cirno/data_mem.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:17:40 on Apr 20,2019
# vlog -reportprogress 300 -sv -work work "+incdir+/home/tedi2/playground/cirno-processing-unit/src/cirno" /home/tedi2/playground/cirno-processing-unit/src/cirno/data_mem.sv 
# -- Compiling module data_mem
# 
# Top level modules:
# 	data_mem
# End time: 04:17:40 on Apr 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/tedi2/playground/cirno-processing-unit/src/cirno {/home/tedi2/playground/cirno-processing-unit/src/cirno/reg_file.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:17:40 on Apr 20,2019
# vlog -reportprogress 300 -sv -work work "+incdir+/home/tedi2/playground/cirno-processing-unit/src/cirno" /home/tedi2/playground/cirno-processing-unit/src/cirno/reg_file.sv 
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 04:17:41 on Apr 20,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/tedi2/playground/cirno-processing-unit/src/cirno {/home/tedi2/playground/cirno-processing-unit/src/cirno/instr_mem.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:17:41 on Apr 20,2019
# vlog -reportprogress 300 -sv -work work "+incdir+/home/tedi2/playground/cirno-processing-unit/src/cirno" /home/tedi2/playground/cirno-processing-unit/src/cirno/instr_mem.sv 
# -- Compiling module instr_mem
# 
# Top level modules:
# 	instr_mem
# End time: 04:17:41 on Apr 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/tedi2/playground/cirno-processing-unit/src/cirno {/home/tedi2/playground/cirno-processing-unit/src/cirno/cirno.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:17:41 on Apr 20,2019
# vlog -reportprogress 300 -sv -work work "+incdir+/home/tedi2/playground/cirno-processing-unit/src/cirno" /home/tedi2/playground/cirno-processing-unit/src/cirno/cirno.sv 
# -- Compiling module cirno
# 
# Top level modules:
# 	cirno
# End time: 04:17:41 on Apr 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work /home/tedi2/playground/cirno-processing-unit/src/cirno/test_bench/prog123_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:18:07 on Apr 20,2019
# vlog -reportprogress 300 -work work /home/tedi2/playground/cirno-processing-unit/src/cirno/test_bench/prog123_tb.sv 
# -- Compiling module prog123_tb
# 
# Top level modules:
# 	prog123_tb
# End time: 04:18:07 on Apr 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -i -l msim_transcript work.prog123_tb
# vsim -i -l msim_transcript work.prog123_tb 
# Start time: 04:19:44 on Apr 20,2019
# Loading sv_std.std
# Loading work.prog123_tb
# Loading work.cirno
# Loading work.decoder
# Loading work.alu
# Loading work.reg_file
# Loading work.data_mem
# Loading work.instr_mem
do load_tb.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:20:00 on Apr 20,2019
# vlog -reportprogress 300 -work work ../../src/cirno/test_bench/prog123_tb.sv 
# ** Error: (vlog-7) Failed to open design unit file "../../src/cirno/test_bench/prog123_tb.sv" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 04:20:00 on Apr 20,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /home/tedi2/intelFPGA_lite/17.1/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./load_tb.do line 1
# /home/tedi2/intelFPGA_lite/17.1/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog -reportprogress 300 -work work ../../src/cirno/test_bench/prog123_tb.sv"
do load_tb.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:20:20 on Apr 20,2019
# vlog -reportprogress 300 -work work ../../../src/cirno/test_bench/prog123_tb.sv 
# -- Compiling module prog123_tb
# 
# Top level modules:
# 	prog123_tb
# End time: 04:20:20 on Apr 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 04:20:20 on Apr 20,2019, Elapsed time: 0:00:36
# Errors: 4, Warnings: 0
# vsim -i -l msim_transcript work.prog123_tb 
# Start time: 04:20:20 on Apr 20,2019
# Loading sv_std.std
# Loading work.prog123_tb
# Loading work.cirno
# Loading work.decoder
# Loading work.alu
# Loading work.reg_file
# Loading work.data_mem
# Loading work.instr_mem
run -a
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# start program 1
#  
# 0101001010101010
# 0101001010101010
#  
# 0110100010001110
# 0110100010001110
#  
# 0110000001001101
# 0110000001001101
#  
# 0110011000011110
# 0110011000011110
#  
# 0011000001100101
# 0011000001100101
#  
# 0001100001100111
# 0001100001100111
#  
# 0100011010100111
# 0100011010100111
#  
# 0010000100010010
# 0010000100010010
#  
# 0011000000000100
# 0011000000000100
#  
# 0101000001100100
# 0101000001100100
#  
# 0001011100111010
# 0001011100111010
#  
# 0101001101100111
# 0101001101100111
#  
# 0111111001100111
# 0111111001100111
#  
# 0111100001100001
# 0111100001100001
#  
# 0001111111001101
# 0001111111001101
#  
#  
# start program 2
#  
# 0000010011000110
# 0000010011000110
#  
# 0000001010101010
# 0000001010101010
#  
# 0000001001110111
# 0000001001110111
#  
# 0000001110001111
# 0000001110001111
#  
# 0000011011001110
# 0000011011001110
#  
# 0000011011000101
# 0000011011000101
#  
# 0000000010111101
# 0000000010111101
#  
# 0000011001100101
# 0000011001100101
#  
# 0000011100001010
# 0000011100001010
#  
# 0000000100100000
# 0000000100100000
#  
# 0000010010011101
# 0000010010011101
#  
# 0000000000010011
# 0000000000010011
#  
# 0000011001010011
# 0000011001010011
#  
# 0000001011010101
# 0000001011010101
#  
# 0000011010101110
# 0000011010101110
#  
#  
# start program 3
#  
# ctb =  96  96
# cts = 127 127
# cto =  32  32
# ** Note: $stop    : ../../../src/cirno/test_bench/prog123_tb.sv(134)
#    Time: 1663065 ns  Iteration: 0  Instance: /prog123_tb
# Break in Module prog123_tb at ../../../src/cirno/test_bench/prog123_tb.sv line 134
