
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 3.96

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.95 source latency mem[11][11]$_DFFE_PP_/CLK ^
  -0.70 target latency last_valid_data[11]$_DFFE_PN0P_/CLK ^
   0.00 CRPR
--------------
   0.24 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: error_count[4]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.07    0.29    1.03    1.23 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net100 (net)
                  0.29    0.00    1.23 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    64    1.51    0.19    0.20    1.43 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.19    0.02    1.45 ^ error_count[4]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.45   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.21    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.10    0.04    0.04 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.16    0.08    0.14    0.18 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.09    0.02    0.19 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    13    1.17    0.19    0.16    0.36 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_1__leaf_clk (net)
                  0.64    0.22    0.57 ^ clkbuf_leaf_22_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    18    0.19    0.10    0.23    0.80 ^ clkbuf_leaf_22_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_22_clk (net)
                  0.10    0.00    0.81 ^ error_count[4]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.81   clock reconvergence pessimism
                          0.25    1.06   library removal time
                                  1.06   data required time
-----------------------------------------------------------------------------
                                  1.06   data required time
                                 -1.45   data arrival time
-----------------------------------------------------------------------------
                                  0.39   slack (MET)


Startpoint: rd_en (input port clocked by core_clock)
Endpoint: error_count[7]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.03    0.00    0.00    0.20 v rd_en (in)
                                         rd_en (net)
                  0.00    0.00    0.20 v input2/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
    15    0.38    0.16    0.16    0.36 v input2/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         net3 (net)
                  0.17    0.01    0.37 v _1132_/A1 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     1    0.01    0.07    0.20    0.57 v _1132_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _0620_ (net)
                  0.07    0.00    0.57 v _1133_/A2 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     1    0.00    0.05    0.18    0.75 v _1133_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         _0018_ (net)
                  0.05    0.00    0.75 v error_count[7]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.75   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.21    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.10    0.04    0.04 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.16    0.08    0.14    0.18 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.09    0.02    0.19 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    13    1.17    0.19    0.16    0.36 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_1__leaf_clk (net)
                  0.64    0.22    0.57 ^ clkbuf_leaf_22_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    18    0.19    0.10    0.23    0.80 ^ clkbuf_leaf_22_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_22_clk (net)
                  0.10    0.00    0.80 ^ error_count[7]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.80   clock reconvergence pessimism
                          0.06    0.86   library hold time
                                  0.86   data required time
-----------------------------------------------------------------------------
                                  0.86   data required time
                                 -0.75   data arrival time
-----------------------------------------------------------------------------
                                 -0.11   slack (VIOLATED)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: last_valid_data_available$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.07    0.29    1.03    1.23 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net100 (net)
                  0.29    0.00    1.23 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    64    1.51    0.19    0.20    1.43 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  1.93    0.78    2.21 ^ last_valid_data_available$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  2.21   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.21    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.10    0.04   10.04 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.16    0.08    0.14   10.18 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.09    0.02   10.19 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    11    1.07    0.32    0.25   10.44 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_0__leaf_clk (net)
                  0.37    0.06   10.51 ^ clkbuf_leaf_21_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    13    0.18    0.09    0.19   10.70 ^ clkbuf_leaf_21_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_21_clk (net)
                  0.09    0.00   10.70 ^ last_valid_data_available$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.70   clock reconvergence pessimism
                         -0.89    9.81   library recovery time
                                  9.81   data required time
-----------------------------------------------------------------------------
                                  9.81   data required time
                                 -2.21   data arrival time
-----------------------------------------------------------------------------
                                  7.61   slack (MET)


Startpoint: rd_ptr[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rd_data[4] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.21    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.10    0.04    0.04 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.16    0.08    0.14    0.18 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.09    0.02    0.19 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    11    1.07    0.32    0.25    0.44 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_0__leaf_clk (net)
                  0.53    0.16    0.60 ^ clkbuf_leaf_1_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    27    0.22    0.11    0.22    0.82 ^ clkbuf_leaf_1_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_1_clk (net)
                  0.11    0.00    0.83 ^ rd_ptr[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     5    0.11    0.41    0.65    1.48 ^ rd_ptr[1]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         rd_ptr[1] (net)
                  0.41    0.00    1.48 ^ _1090_/I (gf180mcu_fd_sc_mcu9t5v0__inv_4)
     6    0.15    0.24    0.17    1.66 v _1090_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_4)
                                         _0595_ (net)
                  0.24    0.00    1.66 v _1091_/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    11    0.25    0.15    0.24    1.89 v _1091_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         _1037_ (net)
                  0.15    0.01    1.90 v _2143_/A (gf180mcu_fd_sc_mcu9t5v0__addf_4)
     2    0.02    0.14    0.40    2.30 v _2143_/CO (gf180mcu_fd_sc_mcu9t5v0__addf_4)
                                         _1039_ (net)
                  0.14    0.00    2.30 v _1061_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_4)
     4    0.23    0.40    0.64    2.94 ^ _1061_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_4)
                                         _0576_ (net)
                  0.44    0.07    3.01 ^ _1062_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     3    0.04    0.22    0.18    3.19 v _1062_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         net41 (net)
                  0.22    0.00    3.19 v _1081_/A2 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     1    0.01    0.14    0.11    3.30 ^ _1081_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _0590_ (net)
                  0.14    0.00    3.30 ^ _1082_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     3    0.03    0.16    0.22    3.52 ^ _1082_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _0591_ (net)
                  0.16    0.00    3.52 ^ _1083_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_4)
     6    0.18    0.35    0.35    3.87 ^ _1083_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_4)
                                         _0592_ (net)
                  0.35    0.00    3.88 ^ _1116_/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    11    0.57    0.12    0.16    4.04 ^ _1116_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         _0611_ (net)
                  0.49    0.18    4.22 ^ _2117_/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    10    0.21    0.21    0.23    4.45 ^ _2117_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         _1024_ (net)
                  0.21    0.01    4.46 ^ _2132_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_4)
     7    0.29    0.33    0.48    4.94 v _2132_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_4)
                                         net90 (net)
                  0.42    0.09    5.03 v output89/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.14    0.81    5.84 v output89/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         rd_data[4] (net)
                  0.14    0.00    5.84 v rd_data[4] (out)
                                  5.84   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (propagated)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -5.84   data arrival time
-----------------------------------------------------------------------------
                                  3.96   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: last_valid_data_available$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.07    0.29    1.03    1.23 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net100 (net)
                  0.29    0.00    1.23 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    64    1.51    0.19    0.20    1.43 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  1.93    0.78    2.21 ^ last_valid_data_available$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  2.21   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.21    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.10    0.04   10.04 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.16    0.08    0.14   10.18 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.09    0.02   10.19 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    11    1.07    0.32    0.25   10.44 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_0__leaf_clk (net)
                  0.37    0.06   10.51 ^ clkbuf_leaf_21_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    13    0.18    0.09    0.19   10.70 ^ clkbuf_leaf_21_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_21_clk (net)
                  0.09    0.00   10.70 ^ last_valid_data_available$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.70   clock reconvergence pessimism
                         -0.89    9.81   library recovery time
                                  9.81   data required time
-----------------------------------------------------------------------------
                                  9.81   data required time
                                 -2.21   data arrival time
-----------------------------------------------------------------------------
                                  7.61   slack (MET)


Startpoint: rd_ptr[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rd_data[4] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.21    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.10    0.04    0.04 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.16    0.08    0.14    0.18 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.09    0.02    0.19 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    11    1.07    0.32    0.25    0.44 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_0__leaf_clk (net)
                  0.53    0.16    0.60 ^ clkbuf_leaf_1_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    27    0.22    0.11    0.22    0.82 ^ clkbuf_leaf_1_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_1_clk (net)
                  0.11    0.00    0.83 ^ rd_ptr[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     5    0.11    0.41    0.65    1.48 ^ rd_ptr[1]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         rd_ptr[1] (net)
                  0.41    0.00    1.48 ^ _1090_/I (gf180mcu_fd_sc_mcu9t5v0__inv_4)
     6    0.15    0.24    0.17    1.66 v _1090_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_4)
                                         _0595_ (net)
                  0.24    0.00    1.66 v _1091_/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    11    0.25    0.15    0.24    1.89 v _1091_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         _1037_ (net)
                  0.15    0.01    1.90 v _2143_/A (gf180mcu_fd_sc_mcu9t5v0__addf_4)
     2    0.02    0.14    0.40    2.30 v _2143_/CO (gf180mcu_fd_sc_mcu9t5v0__addf_4)
                                         _1039_ (net)
                  0.14    0.00    2.30 v _1061_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_4)
     4    0.23    0.40    0.64    2.94 ^ _1061_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_4)
                                         _0576_ (net)
                  0.44    0.07    3.01 ^ _1062_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     3    0.04    0.22    0.18    3.19 v _1062_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         net41 (net)
                  0.22    0.00    3.19 v _1081_/A2 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     1    0.01    0.14    0.11    3.30 ^ _1081_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _0590_ (net)
                  0.14    0.00    3.30 ^ _1082_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     3    0.03    0.16    0.22    3.52 ^ _1082_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _0591_ (net)
                  0.16    0.00    3.52 ^ _1083_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_4)
     6    0.18    0.35    0.35    3.87 ^ _1083_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_4)
                                         _0592_ (net)
                  0.35    0.00    3.88 ^ _1116_/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    11    0.57    0.12    0.16    4.04 ^ _1116_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         _0611_ (net)
                  0.49    0.18    4.22 ^ _2117_/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    10    0.21    0.21    0.23    4.45 ^ _2117_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         _1024_ (net)
                  0.21    0.01    4.46 ^ _2132_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_4)
     7    0.29    0.33    0.48    4.94 v _2132_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_4)
                                         net90 (net)
                  0.42    0.09    5.03 v output89/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.14    0.81    5.84 v output89/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         rd_data[4] (net)
                  0.14    0.00    5.84 v rd_data[4] (out)
                                  5.84   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (propagated)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -5.84   data arrival time
-----------------------------------------------------------------------------
                                  3.96   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
0.8658438920974731

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.3092

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
0.2196042835712433

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
0.5838000178337097

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.3762

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 6

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: rd_ptr[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: last_valid_data[17]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.18    0.18 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.27    0.44 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.38    0.82 ^ clkbuf_leaf_1_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.83 ^ rd_ptr[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.65    1.48 ^ rd_ptr[1]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.18    1.66 v _1090_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_4)
   0.24    1.89 v _1091_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
   0.40    2.30 v _2143_/CO (gf180mcu_fd_sc_mcu9t5v0__addf_4)
   0.64    2.94 ^ _1061_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_4)
   0.25    3.19 v _1062_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.22    3.40 v _1075_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
   0.28    3.68 v _1076_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.97    4.65 ^ _1157_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_4)
   0.30    4.95 ^ load_slew98/Z (gf180mcu_fd_sc_mcu9t5v0__buf_12)
   0.34    5.29 ^ _1158_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
   0.24    5.53 v _1231_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    5.53 v last_valid_data[17]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           5.53   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock source latency
   0.00   10.00 ^ clk (in)
   0.18   10.18 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.27   10.44 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.26   10.70 ^ clkbuf_leaf_21_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00   10.70 ^ last_valid_data[17]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00   10.70   clock reconvergence pessimism
  -0.11   10.59   library setup time
          10.59   data required time
---------------------------------------------------------
          10.59   data required time
          -5.53   data arrival time
---------------------------------------------------------
           5.06   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: mem[9][16]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: mem[9][16]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.18    0.18 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.27    0.44 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.34    0.78 ^ clkbuf_leaf_20_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.78 ^ mem[9][16]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.36    1.14 ^ mem[9][16]$_DFFE_PP_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.15    1.30 ^ _2023_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    1.30 ^ mem[9][16]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           1.30   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.18    0.18 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.27    0.44 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.34    0.78 ^ clkbuf_leaf_20_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.78 ^ mem[9][16]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.00    0.78   clock reconvergence pessimism
   0.02    0.80   library hold time
           0.80   data required time
---------------------------------------------------------
           0.80   data required time
          -1.30   data arrival time
---------------------------------------------------------
           0.49   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0.7024

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0.8060

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
5.8402

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
3.9598

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
67.802473

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.02e-01   1.32e-02   3.37e-07   1.15e-01  28.3%
Combinational          1.49e-01   8.25e-02   3.99e-07   2.32e-01  57.0%
Clock                  3.76e-02   2.22e-02   8.98e-06   5.99e-02  14.7%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.89e-01   1.18e-01   9.72e-06   4.07e-01 100.0%
                          71.0%      29.0%       0.0%
