DECL|ACR|member|__IO uint32_t ACR; /*!< FLASH access control register, Address offset: 0x00 */
DECL|ADC1_2_IRQHandler|macro|ADC1_2_IRQHandler
DECL|ADC1_2_IRQn|macro|ADC1_2_IRQn
DECL|ADC1_BASE|macro|ADC1_BASE
DECL|ADC1_CCR_CKMODE_0|macro|ADC1_CCR_CKMODE_0
DECL|ADC1_CCR_CKMODE_1|macro|ADC1_CCR_CKMODE_1
DECL|ADC1_CCR_CKMODE_Msk|macro|ADC1_CCR_CKMODE_Msk
DECL|ADC1_CCR_CKMODE_Pos|macro|ADC1_CCR_CKMODE_Pos
DECL|ADC1_CCR_CKMODE|macro|ADC1_CCR_CKMODE
DECL|ADC1_CCR_DELAY_0|macro|ADC1_CCR_DELAY_0
DECL|ADC1_CCR_DELAY_1|macro|ADC1_CCR_DELAY_1
DECL|ADC1_CCR_DELAY_2|macro|ADC1_CCR_DELAY_2
DECL|ADC1_CCR_DELAY_3|macro|ADC1_CCR_DELAY_3
DECL|ADC1_CCR_DELAY_Msk|macro|ADC1_CCR_DELAY_Msk
DECL|ADC1_CCR_DELAY_Pos|macro|ADC1_CCR_DELAY_Pos
DECL|ADC1_CCR_DELAY|macro|ADC1_CCR_DELAY
DECL|ADC1_CCR_DMACFG_Msk|macro|ADC1_CCR_DMACFG_Msk
DECL|ADC1_CCR_DMACFG_Pos|macro|ADC1_CCR_DMACFG_Pos
DECL|ADC1_CCR_DMACFG|macro|ADC1_CCR_DMACFG
DECL|ADC1_CCR_MDMA_0|macro|ADC1_CCR_MDMA_0
DECL|ADC1_CCR_MDMA_1|macro|ADC1_CCR_MDMA_1
DECL|ADC1_CCR_MDMA_Msk|macro|ADC1_CCR_MDMA_Msk
DECL|ADC1_CCR_MDMA_Pos|macro|ADC1_CCR_MDMA_Pos
DECL|ADC1_CCR_MDMA|macro|ADC1_CCR_MDMA
DECL|ADC1_CCR_MULTI_0|macro|ADC1_CCR_MULTI_0
DECL|ADC1_CCR_MULTI_1|macro|ADC1_CCR_MULTI_1
DECL|ADC1_CCR_MULTI_2|macro|ADC1_CCR_MULTI_2
DECL|ADC1_CCR_MULTI_3|macro|ADC1_CCR_MULTI_3
DECL|ADC1_CCR_MULTI_4|macro|ADC1_CCR_MULTI_4
DECL|ADC1_CCR_MULTI_Msk|macro|ADC1_CCR_MULTI_Msk
DECL|ADC1_CCR_MULTI_Pos|macro|ADC1_CCR_MULTI_Pos
DECL|ADC1_CCR_MULTI|macro|ADC1_CCR_MULTI
DECL|ADC1_CCR_TSEN_Msk|macro|ADC1_CCR_TSEN_Msk
DECL|ADC1_CCR_TSEN_Pos|macro|ADC1_CCR_TSEN_Pos
DECL|ADC1_CCR_TSEN|macro|ADC1_CCR_TSEN
DECL|ADC1_CCR_VBATEN_Msk|macro|ADC1_CCR_VBATEN_Msk
DECL|ADC1_CCR_VBATEN_Pos|macro|ADC1_CCR_VBATEN_Pos
DECL|ADC1_CCR_VBATEN|macro|ADC1_CCR_VBATEN
DECL|ADC1_CCR_VREFEN_Msk|macro|ADC1_CCR_VREFEN_Msk
DECL|ADC1_CCR_VREFEN_Pos|macro|ADC1_CCR_VREFEN_Pos
DECL|ADC1_CCR_VREFEN|macro|ADC1_CCR_VREFEN
DECL|ADC1_CDR_RDATA_MST_0|macro|ADC1_CDR_RDATA_MST_0
DECL|ADC1_CDR_RDATA_MST_10|macro|ADC1_CDR_RDATA_MST_10
DECL|ADC1_CDR_RDATA_MST_11|macro|ADC1_CDR_RDATA_MST_11
DECL|ADC1_CDR_RDATA_MST_12|macro|ADC1_CDR_RDATA_MST_12
DECL|ADC1_CDR_RDATA_MST_13|macro|ADC1_CDR_RDATA_MST_13
DECL|ADC1_CDR_RDATA_MST_14|macro|ADC1_CDR_RDATA_MST_14
DECL|ADC1_CDR_RDATA_MST_15|macro|ADC1_CDR_RDATA_MST_15
DECL|ADC1_CDR_RDATA_MST_1|macro|ADC1_CDR_RDATA_MST_1
DECL|ADC1_CDR_RDATA_MST_2|macro|ADC1_CDR_RDATA_MST_2
DECL|ADC1_CDR_RDATA_MST_3|macro|ADC1_CDR_RDATA_MST_3
DECL|ADC1_CDR_RDATA_MST_4|macro|ADC1_CDR_RDATA_MST_4
DECL|ADC1_CDR_RDATA_MST_5|macro|ADC1_CDR_RDATA_MST_5
DECL|ADC1_CDR_RDATA_MST_6|macro|ADC1_CDR_RDATA_MST_6
DECL|ADC1_CDR_RDATA_MST_7|macro|ADC1_CDR_RDATA_MST_7
DECL|ADC1_CDR_RDATA_MST_8|macro|ADC1_CDR_RDATA_MST_8
DECL|ADC1_CDR_RDATA_MST_9|macro|ADC1_CDR_RDATA_MST_9
DECL|ADC1_CDR_RDATA_MST_Msk|macro|ADC1_CDR_RDATA_MST_Msk
DECL|ADC1_CDR_RDATA_MST_Pos|macro|ADC1_CDR_RDATA_MST_Pos
DECL|ADC1_CDR_RDATA_MST|macro|ADC1_CDR_RDATA_MST
DECL|ADC1_CDR_RDATA_SLV_0|macro|ADC1_CDR_RDATA_SLV_0
DECL|ADC1_CDR_RDATA_SLV_10|macro|ADC1_CDR_RDATA_SLV_10
DECL|ADC1_CDR_RDATA_SLV_11|macro|ADC1_CDR_RDATA_SLV_11
DECL|ADC1_CDR_RDATA_SLV_12|macro|ADC1_CDR_RDATA_SLV_12
DECL|ADC1_CDR_RDATA_SLV_13|macro|ADC1_CDR_RDATA_SLV_13
DECL|ADC1_CDR_RDATA_SLV_14|macro|ADC1_CDR_RDATA_SLV_14
DECL|ADC1_CDR_RDATA_SLV_15|macro|ADC1_CDR_RDATA_SLV_15
DECL|ADC1_CDR_RDATA_SLV_1|macro|ADC1_CDR_RDATA_SLV_1
DECL|ADC1_CDR_RDATA_SLV_2|macro|ADC1_CDR_RDATA_SLV_2
DECL|ADC1_CDR_RDATA_SLV_3|macro|ADC1_CDR_RDATA_SLV_3
DECL|ADC1_CDR_RDATA_SLV_4|macro|ADC1_CDR_RDATA_SLV_4
DECL|ADC1_CDR_RDATA_SLV_5|macro|ADC1_CDR_RDATA_SLV_5
DECL|ADC1_CDR_RDATA_SLV_6|macro|ADC1_CDR_RDATA_SLV_6
DECL|ADC1_CDR_RDATA_SLV_7|macro|ADC1_CDR_RDATA_SLV_7
DECL|ADC1_CDR_RDATA_SLV_8|macro|ADC1_CDR_RDATA_SLV_8
DECL|ADC1_CDR_RDATA_SLV_9|macro|ADC1_CDR_RDATA_SLV_9
DECL|ADC1_CDR_RDATA_SLV_Msk|macro|ADC1_CDR_RDATA_SLV_Msk
DECL|ADC1_CDR_RDATA_SLV_Pos|macro|ADC1_CDR_RDATA_SLV_Pos
DECL|ADC1_CDR_RDATA_SLV|macro|ADC1_CDR_RDATA_SLV
DECL|ADC1_COMMON_BASE|macro|ADC1_COMMON_BASE
DECL|ADC1_COMMON|macro|ADC1_COMMON
DECL|ADC1_CSR_ADRDY_EOC_MST_Msk|macro|ADC1_CSR_ADRDY_EOC_MST_Msk
DECL|ADC1_CSR_ADRDY_EOC_MST_Pos|macro|ADC1_CSR_ADRDY_EOC_MST_Pos
DECL|ADC1_CSR_ADRDY_EOC_MST|macro|ADC1_CSR_ADRDY_EOC_MST
DECL|ADC1_CSR_ADRDY_EOC_SLV_Msk|macro|ADC1_CSR_ADRDY_EOC_SLV_Msk
DECL|ADC1_CSR_ADRDY_EOC_SLV_Pos|macro|ADC1_CSR_ADRDY_EOC_SLV_Pos
DECL|ADC1_CSR_ADRDY_EOC_SLV|macro|ADC1_CSR_ADRDY_EOC_SLV
DECL|ADC1_CSR_ADRDY_EOSMP_MST_Msk|macro|ADC1_CSR_ADRDY_EOSMP_MST_Msk
DECL|ADC1_CSR_ADRDY_EOSMP_MST_Pos|macro|ADC1_CSR_ADRDY_EOSMP_MST_Pos
DECL|ADC1_CSR_ADRDY_EOSMP_MST|macro|ADC1_CSR_ADRDY_EOSMP_MST
DECL|ADC1_CSR_ADRDY_EOSMP_SLV_Msk|macro|ADC1_CSR_ADRDY_EOSMP_SLV_Msk
DECL|ADC1_CSR_ADRDY_EOSMP_SLV_Pos|macro|ADC1_CSR_ADRDY_EOSMP_SLV_Pos
DECL|ADC1_CSR_ADRDY_EOSMP_SLV|macro|ADC1_CSR_ADRDY_EOSMP_SLV
DECL|ADC1_CSR_ADRDY_EOS_MST_Msk|macro|ADC1_CSR_ADRDY_EOS_MST_Msk
DECL|ADC1_CSR_ADRDY_EOS_MST_Pos|macro|ADC1_CSR_ADRDY_EOS_MST_Pos
DECL|ADC1_CSR_ADRDY_EOS_MST|macro|ADC1_CSR_ADRDY_EOS_MST
DECL|ADC1_CSR_ADRDY_EOS_SLV_Msk|macro|ADC1_CSR_ADRDY_EOS_SLV_Msk
DECL|ADC1_CSR_ADRDY_EOS_SLV_Pos|macro|ADC1_CSR_ADRDY_EOS_SLV_Pos
DECL|ADC1_CSR_ADRDY_EOS_SLV|macro|ADC1_CSR_ADRDY_EOS_SLV
DECL|ADC1_CSR_ADRDY_JEOC_MST_Msk|macro|ADC1_CSR_ADRDY_JEOC_MST_Msk
DECL|ADC1_CSR_ADRDY_JEOC_MST_Pos|macro|ADC1_CSR_ADRDY_JEOC_MST_Pos
DECL|ADC1_CSR_ADRDY_JEOC_MST|macro|ADC1_CSR_ADRDY_JEOC_MST
DECL|ADC1_CSR_ADRDY_JEOC_SLV_Msk|macro|ADC1_CSR_ADRDY_JEOC_SLV_Msk
DECL|ADC1_CSR_ADRDY_JEOC_SLV_Pos|macro|ADC1_CSR_ADRDY_JEOC_SLV_Pos
DECL|ADC1_CSR_ADRDY_JEOC_SLV|macro|ADC1_CSR_ADRDY_JEOC_SLV
DECL|ADC1_CSR_ADRDY_JEOS_MST_Msk|macro|ADC1_CSR_ADRDY_JEOS_MST_Msk
DECL|ADC1_CSR_ADRDY_JEOS_MST_Pos|macro|ADC1_CSR_ADRDY_JEOS_MST_Pos
DECL|ADC1_CSR_ADRDY_JEOS_MST|macro|ADC1_CSR_ADRDY_JEOS_MST
DECL|ADC1_CSR_ADRDY_JEOS_SLV_Msk|macro|ADC1_CSR_ADRDY_JEOS_SLV_Msk
DECL|ADC1_CSR_ADRDY_JEOS_SLV_Pos|macro|ADC1_CSR_ADRDY_JEOS_SLV_Pos
DECL|ADC1_CSR_ADRDY_JEOS_SLV|macro|ADC1_CSR_ADRDY_JEOS_SLV
DECL|ADC1_CSR_ADRDY_MST_Msk|macro|ADC1_CSR_ADRDY_MST_Msk
DECL|ADC1_CSR_ADRDY_MST_Pos|macro|ADC1_CSR_ADRDY_MST_Pos
DECL|ADC1_CSR_ADRDY_MST|macro|ADC1_CSR_ADRDY_MST
DECL|ADC1_CSR_ADRDY_OVR_MST_Msk|macro|ADC1_CSR_ADRDY_OVR_MST_Msk
DECL|ADC1_CSR_ADRDY_OVR_MST_Pos|macro|ADC1_CSR_ADRDY_OVR_MST_Pos
DECL|ADC1_CSR_ADRDY_OVR_MST|macro|ADC1_CSR_ADRDY_OVR_MST
DECL|ADC1_CSR_ADRDY_OVR_SLV_Msk|macro|ADC1_CSR_ADRDY_OVR_SLV_Msk
DECL|ADC1_CSR_ADRDY_OVR_SLV_Pos|macro|ADC1_CSR_ADRDY_OVR_SLV_Pos
DECL|ADC1_CSR_ADRDY_OVR_SLV|macro|ADC1_CSR_ADRDY_OVR_SLV
DECL|ADC1_CSR_ADRDY_SLV_Msk|macro|ADC1_CSR_ADRDY_SLV_Msk
DECL|ADC1_CSR_ADRDY_SLV_Pos|macro|ADC1_CSR_ADRDY_SLV_Pos
DECL|ADC1_CSR_ADRDY_SLV|macro|ADC1_CSR_ADRDY_SLV
DECL|ADC1_CSR_AWD1_MST_Msk|macro|ADC1_CSR_AWD1_MST_Msk
DECL|ADC1_CSR_AWD1_MST_Pos|macro|ADC1_CSR_AWD1_MST_Pos
DECL|ADC1_CSR_AWD1_MST|macro|ADC1_CSR_AWD1_MST
DECL|ADC1_CSR_AWD1_SLV_Msk|macro|ADC1_CSR_AWD1_SLV_Msk
DECL|ADC1_CSR_AWD1_SLV_Pos|macro|ADC1_CSR_AWD1_SLV_Pos
DECL|ADC1_CSR_AWD1_SLV|macro|ADC1_CSR_AWD1_SLV
DECL|ADC1_CSR_AWD2_MST_Msk|macro|ADC1_CSR_AWD2_MST_Msk
DECL|ADC1_CSR_AWD2_MST_Pos|macro|ADC1_CSR_AWD2_MST_Pos
DECL|ADC1_CSR_AWD2_MST|macro|ADC1_CSR_AWD2_MST
DECL|ADC1_CSR_AWD2_SLV_Msk|macro|ADC1_CSR_AWD2_SLV_Msk
DECL|ADC1_CSR_AWD2_SLV_Pos|macro|ADC1_CSR_AWD2_SLV_Pos
DECL|ADC1_CSR_AWD2_SLV|macro|ADC1_CSR_AWD2_SLV
DECL|ADC1_CSR_AWD3_MST_Msk|macro|ADC1_CSR_AWD3_MST_Msk
DECL|ADC1_CSR_AWD3_MST_Pos|macro|ADC1_CSR_AWD3_MST_Pos
DECL|ADC1_CSR_AWD3_MST|macro|ADC1_CSR_AWD3_MST
DECL|ADC1_CSR_AWD3_SLV_Msk|macro|ADC1_CSR_AWD3_SLV_Msk
DECL|ADC1_CSR_AWD3_SLV_Pos|macro|ADC1_CSR_AWD3_SLV_Pos
DECL|ADC1_CSR_AWD3_SLV|macro|ADC1_CSR_AWD3_SLV
DECL|ADC1_CSR_JQOVF_MST_Msk|macro|ADC1_CSR_JQOVF_MST_Msk
DECL|ADC1_CSR_JQOVF_MST_Pos|macro|ADC1_CSR_JQOVF_MST_Pos
DECL|ADC1_CSR_JQOVF_MST|macro|ADC1_CSR_JQOVF_MST
DECL|ADC1_CSR_JQOVF_SLV_Msk|macro|ADC1_CSR_JQOVF_SLV_Msk
DECL|ADC1_CSR_JQOVF_SLV_Pos|macro|ADC1_CSR_JQOVF_SLV_Pos
DECL|ADC1_CSR_JQOVF_SLV|macro|ADC1_CSR_JQOVF_SLV
DECL|ADC1_IRQn|enumerator|ADC1_IRQn = 18, /*!< ADC1 Interrupts */
DECL|ADC1|macro|ADC1
DECL|ADC5_V1_1|macro|ADC5_V1_1
DECL|ADC_AWD2CR_AWD2CH_0|macro|ADC_AWD2CR_AWD2CH_0
DECL|ADC_AWD2CR_AWD2CH_10|macro|ADC_AWD2CR_AWD2CH_10
DECL|ADC_AWD2CR_AWD2CH_11|macro|ADC_AWD2CR_AWD2CH_11
DECL|ADC_AWD2CR_AWD2CH_12|macro|ADC_AWD2CR_AWD2CH_12
DECL|ADC_AWD2CR_AWD2CH_13|macro|ADC_AWD2CR_AWD2CH_13
DECL|ADC_AWD2CR_AWD2CH_14|macro|ADC_AWD2CR_AWD2CH_14
DECL|ADC_AWD2CR_AWD2CH_15|macro|ADC_AWD2CR_AWD2CH_15
DECL|ADC_AWD2CR_AWD2CH_16|macro|ADC_AWD2CR_AWD2CH_16
DECL|ADC_AWD2CR_AWD2CH_17|macro|ADC_AWD2CR_AWD2CH_17
DECL|ADC_AWD2CR_AWD2CH_18|macro|ADC_AWD2CR_AWD2CH_18
DECL|ADC_AWD2CR_AWD2CH_1|macro|ADC_AWD2CR_AWD2CH_1
DECL|ADC_AWD2CR_AWD2CH_2|macro|ADC_AWD2CR_AWD2CH_2
DECL|ADC_AWD2CR_AWD2CH_3|macro|ADC_AWD2CR_AWD2CH_3
DECL|ADC_AWD2CR_AWD2CH_4|macro|ADC_AWD2CR_AWD2CH_4
DECL|ADC_AWD2CR_AWD2CH_5|macro|ADC_AWD2CR_AWD2CH_5
DECL|ADC_AWD2CR_AWD2CH_6|macro|ADC_AWD2CR_AWD2CH_6
DECL|ADC_AWD2CR_AWD2CH_7|macro|ADC_AWD2CR_AWD2CH_7
DECL|ADC_AWD2CR_AWD2CH_8|macro|ADC_AWD2CR_AWD2CH_8
DECL|ADC_AWD2CR_AWD2CH_9|macro|ADC_AWD2CR_AWD2CH_9
DECL|ADC_AWD2CR_AWD2CH_Msk|macro|ADC_AWD2CR_AWD2CH_Msk
DECL|ADC_AWD2CR_AWD2CH_Pos|macro|ADC_AWD2CR_AWD2CH_Pos
DECL|ADC_AWD2CR_AWD2CH|macro|ADC_AWD2CR_AWD2CH
DECL|ADC_AWD3CR_AWD3CH_0|macro|ADC_AWD3CR_AWD3CH_0
DECL|ADC_AWD3CR_AWD3CH_10|macro|ADC_AWD3CR_AWD3CH_10
DECL|ADC_AWD3CR_AWD3CH_11|macro|ADC_AWD3CR_AWD3CH_11
DECL|ADC_AWD3CR_AWD3CH_12|macro|ADC_AWD3CR_AWD3CH_12
DECL|ADC_AWD3CR_AWD3CH_13|macro|ADC_AWD3CR_AWD3CH_13
DECL|ADC_AWD3CR_AWD3CH_14|macro|ADC_AWD3CR_AWD3CH_14
DECL|ADC_AWD3CR_AWD3CH_15|macro|ADC_AWD3CR_AWD3CH_15
DECL|ADC_AWD3CR_AWD3CH_16|macro|ADC_AWD3CR_AWD3CH_16
DECL|ADC_AWD3CR_AWD3CH_17|macro|ADC_AWD3CR_AWD3CH_17
DECL|ADC_AWD3CR_AWD3CH_18|macro|ADC_AWD3CR_AWD3CH_18
DECL|ADC_AWD3CR_AWD3CH_1|macro|ADC_AWD3CR_AWD3CH_1
DECL|ADC_AWD3CR_AWD3CH_2|macro|ADC_AWD3CR_AWD3CH_2
DECL|ADC_AWD3CR_AWD3CH_3|macro|ADC_AWD3CR_AWD3CH_3
DECL|ADC_AWD3CR_AWD3CH_4|macro|ADC_AWD3CR_AWD3CH_4
DECL|ADC_AWD3CR_AWD3CH_5|macro|ADC_AWD3CR_AWD3CH_5
DECL|ADC_AWD3CR_AWD3CH_6|macro|ADC_AWD3CR_AWD3CH_6
DECL|ADC_AWD3CR_AWD3CH_7|macro|ADC_AWD3CR_AWD3CH_7
DECL|ADC_AWD3CR_AWD3CH_8|macro|ADC_AWD3CR_AWD3CH_8
DECL|ADC_AWD3CR_AWD3CH_9|macro|ADC_AWD3CR_AWD3CH_9
DECL|ADC_AWD3CR_AWD3CH_Msk|macro|ADC_AWD3CR_AWD3CH_Msk
DECL|ADC_AWD3CR_AWD3CH_Pos|macro|ADC_AWD3CR_AWD3CH_Pos
DECL|ADC_AWD3CR_AWD3CH|macro|ADC_AWD3CR_AWD3CH
DECL|ADC_CALFACT_CALFACT_D_0|macro|ADC_CALFACT_CALFACT_D_0
DECL|ADC_CALFACT_CALFACT_D_1|macro|ADC_CALFACT_CALFACT_D_1
DECL|ADC_CALFACT_CALFACT_D_2|macro|ADC_CALFACT_CALFACT_D_2
DECL|ADC_CALFACT_CALFACT_D_3|macro|ADC_CALFACT_CALFACT_D_3
DECL|ADC_CALFACT_CALFACT_D_4|macro|ADC_CALFACT_CALFACT_D_4
DECL|ADC_CALFACT_CALFACT_D_5|macro|ADC_CALFACT_CALFACT_D_5
DECL|ADC_CALFACT_CALFACT_D_6|macro|ADC_CALFACT_CALFACT_D_6
DECL|ADC_CALFACT_CALFACT_D_Msk|macro|ADC_CALFACT_CALFACT_D_Msk
DECL|ADC_CALFACT_CALFACT_D_Pos|macro|ADC_CALFACT_CALFACT_D_Pos
DECL|ADC_CALFACT_CALFACT_D|macro|ADC_CALFACT_CALFACT_D
DECL|ADC_CALFACT_CALFACT_S_0|macro|ADC_CALFACT_CALFACT_S_0
DECL|ADC_CALFACT_CALFACT_S_1|macro|ADC_CALFACT_CALFACT_S_1
DECL|ADC_CALFACT_CALFACT_S_2|macro|ADC_CALFACT_CALFACT_S_2
DECL|ADC_CALFACT_CALFACT_S_3|macro|ADC_CALFACT_CALFACT_S_3
DECL|ADC_CALFACT_CALFACT_S_4|macro|ADC_CALFACT_CALFACT_S_4
DECL|ADC_CALFACT_CALFACT_S_5|macro|ADC_CALFACT_CALFACT_S_5
DECL|ADC_CALFACT_CALFACT_S_6|macro|ADC_CALFACT_CALFACT_S_6
DECL|ADC_CALFACT_CALFACT_S_Msk|macro|ADC_CALFACT_CALFACT_S_Msk
DECL|ADC_CALFACT_CALFACT_S_Pos|macro|ADC_CALFACT_CALFACT_S_Pos
DECL|ADC_CALFACT_CALFACT_S|macro|ADC_CALFACT_CALFACT_S
DECL|ADC_CCR_CKMODE_0|macro|ADC_CCR_CKMODE_0
DECL|ADC_CCR_CKMODE_1|macro|ADC_CCR_CKMODE_1
DECL|ADC_CCR_CKMODE_Msk|macro|ADC_CCR_CKMODE_Msk
DECL|ADC_CCR_CKMODE_Pos|macro|ADC_CCR_CKMODE_Pos
DECL|ADC_CCR_CKMODE|macro|ADC_CCR_CKMODE
DECL|ADC_CCR_DELAY_0|macro|ADC_CCR_DELAY_0
DECL|ADC_CCR_DELAY_1|macro|ADC_CCR_DELAY_1
DECL|ADC_CCR_DELAY_2|macro|ADC_CCR_DELAY_2
DECL|ADC_CCR_DELAY_3|macro|ADC_CCR_DELAY_3
DECL|ADC_CCR_DELAY_Msk|macro|ADC_CCR_DELAY_Msk
DECL|ADC_CCR_DELAY_Pos|macro|ADC_CCR_DELAY_Pos
DECL|ADC_CCR_DELAY|macro|ADC_CCR_DELAY
DECL|ADC_CCR_DMACFG_Msk|macro|ADC_CCR_DMACFG_Msk
DECL|ADC_CCR_DMACFG_Pos|macro|ADC_CCR_DMACFG_Pos
DECL|ADC_CCR_DMACFG|macro|ADC_CCR_DMACFG
DECL|ADC_CCR_DUAL_0|macro|ADC_CCR_DUAL_0
DECL|ADC_CCR_DUAL_1|macro|ADC_CCR_DUAL_1
DECL|ADC_CCR_DUAL_2|macro|ADC_CCR_DUAL_2
DECL|ADC_CCR_DUAL_3|macro|ADC_CCR_DUAL_3
DECL|ADC_CCR_DUAL_4|macro|ADC_CCR_DUAL_4
DECL|ADC_CCR_DUAL_Msk|macro|ADC_CCR_DUAL_Msk
DECL|ADC_CCR_DUAL_Pos|macro|ADC_CCR_DUAL_Pos
DECL|ADC_CCR_DUAL|macro|ADC_CCR_DUAL
DECL|ADC_CCR_MDMA_0|macro|ADC_CCR_MDMA_0
DECL|ADC_CCR_MDMA_1|macro|ADC_CCR_MDMA_1
DECL|ADC_CCR_MDMA_Msk|macro|ADC_CCR_MDMA_Msk
DECL|ADC_CCR_MDMA_Pos|macro|ADC_CCR_MDMA_Pos
DECL|ADC_CCR_MDMA|macro|ADC_CCR_MDMA
DECL|ADC_CCR_MULTI_0|macro|ADC_CCR_MULTI_0
DECL|ADC_CCR_MULTI_1|macro|ADC_CCR_MULTI_1
DECL|ADC_CCR_MULTI_2|macro|ADC_CCR_MULTI_2
DECL|ADC_CCR_MULTI_3|macro|ADC_CCR_MULTI_3
DECL|ADC_CCR_MULTI_4|macro|ADC_CCR_MULTI_4
DECL|ADC_CCR_MULTI|macro|ADC_CCR_MULTI
DECL|ADC_CCR_TSEN_Msk|macro|ADC_CCR_TSEN_Msk
DECL|ADC_CCR_TSEN_Pos|macro|ADC_CCR_TSEN_Pos
DECL|ADC_CCR_TSEN|macro|ADC_CCR_TSEN
DECL|ADC_CCR_VBATEN_Msk|macro|ADC_CCR_VBATEN_Msk
DECL|ADC_CCR_VBATEN_Pos|macro|ADC_CCR_VBATEN_Pos
DECL|ADC_CCR_VBATEN|macro|ADC_CCR_VBATEN
DECL|ADC_CCR_VREFEN_Msk|macro|ADC_CCR_VREFEN_Msk
DECL|ADC_CCR_VREFEN_Pos|macro|ADC_CCR_VREFEN_Pos
DECL|ADC_CCR_VREFEN|macro|ADC_CCR_VREFEN
DECL|ADC_CDR_RDATA_MST_0|macro|ADC_CDR_RDATA_MST_0
DECL|ADC_CDR_RDATA_MST_10|macro|ADC_CDR_RDATA_MST_10
DECL|ADC_CDR_RDATA_MST_11|macro|ADC_CDR_RDATA_MST_11
DECL|ADC_CDR_RDATA_MST_12|macro|ADC_CDR_RDATA_MST_12
DECL|ADC_CDR_RDATA_MST_13|macro|ADC_CDR_RDATA_MST_13
DECL|ADC_CDR_RDATA_MST_14|macro|ADC_CDR_RDATA_MST_14
DECL|ADC_CDR_RDATA_MST_15|macro|ADC_CDR_RDATA_MST_15
DECL|ADC_CDR_RDATA_MST_1|macro|ADC_CDR_RDATA_MST_1
DECL|ADC_CDR_RDATA_MST_2|macro|ADC_CDR_RDATA_MST_2
DECL|ADC_CDR_RDATA_MST_3|macro|ADC_CDR_RDATA_MST_3
DECL|ADC_CDR_RDATA_MST_4|macro|ADC_CDR_RDATA_MST_4
DECL|ADC_CDR_RDATA_MST_5|macro|ADC_CDR_RDATA_MST_5
DECL|ADC_CDR_RDATA_MST_6|macro|ADC_CDR_RDATA_MST_6
DECL|ADC_CDR_RDATA_MST_7|macro|ADC_CDR_RDATA_MST_7
DECL|ADC_CDR_RDATA_MST_8|macro|ADC_CDR_RDATA_MST_8
DECL|ADC_CDR_RDATA_MST_9|macro|ADC_CDR_RDATA_MST_9
DECL|ADC_CDR_RDATA_MST_Msk|macro|ADC_CDR_RDATA_MST_Msk
DECL|ADC_CDR_RDATA_MST_Pos|macro|ADC_CDR_RDATA_MST_Pos
DECL|ADC_CDR_RDATA_MST|macro|ADC_CDR_RDATA_MST
DECL|ADC_CDR_RDATA_SLV_0|macro|ADC_CDR_RDATA_SLV_0
DECL|ADC_CDR_RDATA_SLV_10|macro|ADC_CDR_RDATA_SLV_10
DECL|ADC_CDR_RDATA_SLV_11|macro|ADC_CDR_RDATA_SLV_11
DECL|ADC_CDR_RDATA_SLV_12|macro|ADC_CDR_RDATA_SLV_12
DECL|ADC_CDR_RDATA_SLV_13|macro|ADC_CDR_RDATA_SLV_13
DECL|ADC_CDR_RDATA_SLV_14|macro|ADC_CDR_RDATA_SLV_14
DECL|ADC_CDR_RDATA_SLV_15|macro|ADC_CDR_RDATA_SLV_15
DECL|ADC_CDR_RDATA_SLV_1|macro|ADC_CDR_RDATA_SLV_1
DECL|ADC_CDR_RDATA_SLV_2|macro|ADC_CDR_RDATA_SLV_2
DECL|ADC_CDR_RDATA_SLV_3|macro|ADC_CDR_RDATA_SLV_3
DECL|ADC_CDR_RDATA_SLV_4|macro|ADC_CDR_RDATA_SLV_4
DECL|ADC_CDR_RDATA_SLV_5|macro|ADC_CDR_RDATA_SLV_5
DECL|ADC_CDR_RDATA_SLV_6|macro|ADC_CDR_RDATA_SLV_6
DECL|ADC_CDR_RDATA_SLV_7|macro|ADC_CDR_RDATA_SLV_7
DECL|ADC_CDR_RDATA_SLV_8|macro|ADC_CDR_RDATA_SLV_8
DECL|ADC_CDR_RDATA_SLV_9|macro|ADC_CDR_RDATA_SLV_9
DECL|ADC_CDR_RDATA_SLV_Msk|macro|ADC_CDR_RDATA_SLV_Msk
DECL|ADC_CDR_RDATA_SLV_Pos|macro|ADC_CDR_RDATA_SLV_Pos
DECL|ADC_CDR_RDATA_SLV|macro|ADC_CDR_RDATA_SLV
DECL|ADC_CFGR_ALIGN_Msk|macro|ADC_CFGR_ALIGN_Msk
DECL|ADC_CFGR_ALIGN_Pos|macro|ADC_CFGR_ALIGN_Pos
DECL|ADC_CFGR_ALIGN|macro|ADC_CFGR_ALIGN
DECL|ADC_CFGR_AUTDLY_Msk|macro|ADC_CFGR_AUTDLY_Msk
DECL|ADC_CFGR_AUTDLY_Pos|macro|ADC_CFGR_AUTDLY_Pos
DECL|ADC_CFGR_AUTDLY|macro|ADC_CFGR_AUTDLY
DECL|ADC_CFGR_AUTOFF_Msk|macro|ADC_CFGR_AUTOFF_Msk
DECL|ADC_CFGR_AUTOFF_Pos|macro|ADC_CFGR_AUTOFF_Pos
DECL|ADC_CFGR_AUTOFF|macro|ADC_CFGR_AUTOFF
DECL|ADC_CFGR_AWD1CH_0|macro|ADC_CFGR_AWD1CH_0
DECL|ADC_CFGR_AWD1CH_1|macro|ADC_CFGR_AWD1CH_1
DECL|ADC_CFGR_AWD1CH_2|macro|ADC_CFGR_AWD1CH_2
DECL|ADC_CFGR_AWD1CH_3|macro|ADC_CFGR_AWD1CH_3
DECL|ADC_CFGR_AWD1CH_4|macro|ADC_CFGR_AWD1CH_4
DECL|ADC_CFGR_AWD1CH_Msk|macro|ADC_CFGR_AWD1CH_Msk
DECL|ADC_CFGR_AWD1CH_Pos|macro|ADC_CFGR_AWD1CH_Pos
DECL|ADC_CFGR_AWD1CH|macro|ADC_CFGR_AWD1CH
DECL|ADC_CFGR_AWD1EN_Msk|macro|ADC_CFGR_AWD1EN_Msk
DECL|ADC_CFGR_AWD1EN_Pos|macro|ADC_CFGR_AWD1EN_Pos
DECL|ADC_CFGR_AWD1EN|macro|ADC_CFGR_AWD1EN
DECL|ADC_CFGR_AWD1SGL_Msk|macro|ADC_CFGR_AWD1SGL_Msk
DECL|ADC_CFGR_AWD1SGL_Pos|macro|ADC_CFGR_AWD1SGL_Pos
DECL|ADC_CFGR_AWD1SGL|macro|ADC_CFGR_AWD1SGL
DECL|ADC_CFGR_CONT_Msk|macro|ADC_CFGR_CONT_Msk
DECL|ADC_CFGR_CONT_Pos|macro|ADC_CFGR_CONT_Pos
DECL|ADC_CFGR_CONT|macro|ADC_CFGR_CONT
DECL|ADC_CFGR_DISCEN_Msk|macro|ADC_CFGR_DISCEN_Msk
DECL|ADC_CFGR_DISCEN_Pos|macro|ADC_CFGR_DISCEN_Pos
DECL|ADC_CFGR_DISCEN|macro|ADC_CFGR_DISCEN
DECL|ADC_CFGR_DISCNUM_0|macro|ADC_CFGR_DISCNUM_0
DECL|ADC_CFGR_DISCNUM_1|macro|ADC_CFGR_DISCNUM_1
DECL|ADC_CFGR_DISCNUM_2|macro|ADC_CFGR_DISCNUM_2
DECL|ADC_CFGR_DISCNUM_Msk|macro|ADC_CFGR_DISCNUM_Msk
DECL|ADC_CFGR_DISCNUM_Pos|macro|ADC_CFGR_DISCNUM_Pos
DECL|ADC_CFGR_DISCNUM|macro|ADC_CFGR_DISCNUM
DECL|ADC_CFGR_DMACFG_Msk|macro|ADC_CFGR_DMACFG_Msk
DECL|ADC_CFGR_DMACFG_Pos|macro|ADC_CFGR_DMACFG_Pos
DECL|ADC_CFGR_DMACFG|macro|ADC_CFGR_DMACFG
DECL|ADC_CFGR_DMAEN_Msk|macro|ADC_CFGR_DMAEN_Msk
DECL|ADC_CFGR_DMAEN_Pos|macro|ADC_CFGR_DMAEN_Pos
DECL|ADC_CFGR_DMAEN|macro|ADC_CFGR_DMAEN
DECL|ADC_CFGR_EXTEN_0|macro|ADC_CFGR_EXTEN_0
DECL|ADC_CFGR_EXTEN_1|macro|ADC_CFGR_EXTEN_1
DECL|ADC_CFGR_EXTEN_Msk|macro|ADC_CFGR_EXTEN_Msk
DECL|ADC_CFGR_EXTEN_Pos|macro|ADC_CFGR_EXTEN_Pos
DECL|ADC_CFGR_EXTEN|macro|ADC_CFGR_EXTEN
DECL|ADC_CFGR_EXTSEL_0|macro|ADC_CFGR_EXTSEL_0
DECL|ADC_CFGR_EXTSEL_1|macro|ADC_CFGR_EXTSEL_1
DECL|ADC_CFGR_EXTSEL_2|macro|ADC_CFGR_EXTSEL_2
DECL|ADC_CFGR_EXTSEL_3|macro|ADC_CFGR_EXTSEL_3
DECL|ADC_CFGR_EXTSEL_Msk|macro|ADC_CFGR_EXTSEL_Msk
DECL|ADC_CFGR_EXTSEL_Pos|macro|ADC_CFGR_EXTSEL_Pos
DECL|ADC_CFGR_EXTSEL|macro|ADC_CFGR_EXTSEL
DECL|ADC_CFGR_JAUTO_Msk|macro|ADC_CFGR_JAUTO_Msk
DECL|ADC_CFGR_JAUTO_Pos|macro|ADC_CFGR_JAUTO_Pos
DECL|ADC_CFGR_JAUTO|macro|ADC_CFGR_JAUTO
DECL|ADC_CFGR_JAWD1EN_Msk|macro|ADC_CFGR_JAWD1EN_Msk
DECL|ADC_CFGR_JAWD1EN_Pos|macro|ADC_CFGR_JAWD1EN_Pos
DECL|ADC_CFGR_JAWD1EN|macro|ADC_CFGR_JAWD1EN
DECL|ADC_CFGR_JDISCEN_Msk|macro|ADC_CFGR_JDISCEN_Msk
DECL|ADC_CFGR_JDISCEN_Pos|macro|ADC_CFGR_JDISCEN_Pos
DECL|ADC_CFGR_JDISCEN|macro|ADC_CFGR_JDISCEN
DECL|ADC_CFGR_JQM_Msk|macro|ADC_CFGR_JQM_Msk
DECL|ADC_CFGR_JQM_Pos|macro|ADC_CFGR_JQM_Pos
DECL|ADC_CFGR_JQM|macro|ADC_CFGR_JQM
DECL|ADC_CFGR_OVRMOD_Msk|macro|ADC_CFGR_OVRMOD_Msk
DECL|ADC_CFGR_OVRMOD_Pos|macro|ADC_CFGR_OVRMOD_Pos
DECL|ADC_CFGR_OVRMOD|macro|ADC_CFGR_OVRMOD
DECL|ADC_CFGR_RES_0|macro|ADC_CFGR_RES_0
DECL|ADC_CFGR_RES_1|macro|ADC_CFGR_RES_1
DECL|ADC_CFGR_RES_Msk|macro|ADC_CFGR_RES_Msk
DECL|ADC_CFGR_RES_Pos|macro|ADC_CFGR_RES_Pos
DECL|ADC_CFGR_RES|macro|ADC_CFGR_RES
DECL|ADC_CR_ADCALDIF_Msk|macro|ADC_CR_ADCALDIF_Msk
DECL|ADC_CR_ADCALDIF_Pos|macro|ADC_CR_ADCALDIF_Pos
DECL|ADC_CR_ADCALDIF|macro|ADC_CR_ADCALDIF
DECL|ADC_CR_ADCAL_Msk|macro|ADC_CR_ADCAL_Msk
DECL|ADC_CR_ADCAL_Pos|macro|ADC_CR_ADCAL_Pos
DECL|ADC_CR_ADCAL|macro|ADC_CR_ADCAL
DECL|ADC_CR_ADDIS_Msk|macro|ADC_CR_ADDIS_Msk
DECL|ADC_CR_ADDIS_Pos|macro|ADC_CR_ADDIS_Pos
DECL|ADC_CR_ADDIS|macro|ADC_CR_ADDIS
DECL|ADC_CR_ADEN_Msk|macro|ADC_CR_ADEN_Msk
DECL|ADC_CR_ADEN_Pos|macro|ADC_CR_ADEN_Pos
DECL|ADC_CR_ADEN|macro|ADC_CR_ADEN
DECL|ADC_CR_ADSTART_Msk|macro|ADC_CR_ADSTART_Msk
DECL|ADC_CR_ADSTART_Pos|macro|ADC_CR_ADSTART_Pos
DECL|ADC_CR_ADSTART|macro|ADC_CR_ADSTART
DECL|ADC_CR_ADSTP_Msk|macro|ADC_CR_ADSTP_Msk
DECL|ADC_CR_ADSTP_Pos|macro|ADC_CR_ADSTP_Pos
DECL|ADC_CR_ADSTP|macro|ADC_CR_ADSTP
DECL|ADC_CR_ADVREGEN_0|macro|ADC_CR_ADVREGEN_0
DECL|ADC_CR_ADVREGEN_1|macro|ADC_CR_ADVREGEN_1
DECL|ADC_CR_ADVREGEN_Msk|macro|ADC_CR_ADVREGEN_Msk
DECL|ADC_CR_ADVREGEN_Pos|macro|ADC_CR_ADVREGEN_Pos
DECL|ADC_CR_ADVREGEN|macro|ADC_CR_ADVREGEN
DECL|ADC_CR_JADSTART_Msk|macro|ADC_CR_JADSTART_Msk
DECL|ADC_CR_JADSTART_Pos|macro|ADC_CR_JADSTART_Pos
DECL|ADC_CR_JADSTART|macro|ADC_CR_JADSTART
DECL|ADC_CR_JADSTP_Msk|macro|ADC_CR_JADSTP_Msk
DECL|ADC_CR_JADSTP_Pos|macro|ADC_CR_JADSTP_Pos
DECL|ADC_CR_JADSTP|macro|ADC_CR_JADSTP
DECL|ADC_CSR_ADRDY_EOC_MST|macro|ADC_CSR_ADRDY_EOC_MST
DECL|ADC_CSR_ADRDY_EOC_SLV|macro|ADC_CSR_ADRDY_EOC_SLV
DECL|ADC_CSR_ADRDY_EOSMP_MST|macro|ADC_CSR_ADRDY_EOSMP_MST
DECL|ADC_CSR_ADRDY_EOSMP_SLV|macro|ADC_CSR_ADRDY_EOSMP_SLV
DECL|ADC_CSR_ADRDY_EOS_MST|macro|ADC_CSR_ADRDY_EOS_MST
DECL|ADC_CSR_ADRDY_EOS_SLV|macro|ADC_CSR_ADRDY_EOS_SLV
DECL|ADC_CSR_ADRDY_JEOC_MST|macro|ADC_CSR_ADRDY_JEOC_MST
DECL|ADC_CSR_ADRDY_JEOC_SLV|macro|ADC_CSR_ADRDY_JEOC_SLV
DECL|ADC_CSR_ADRDY_JEOS_MST|macro|ADC_CSR_ADRDY_JEOS_MST
DECL|ADC_CSR_ADRDY_JEOS_SLV|macro|ADC_CSR_ADRDY_JEOS_SLV
DECL|ADC_CSR_ADRDY_MST_Msk|macro|ADC_CSR_ADRDY_MST_Msk
DECL|ADC_CSR_ADRDY_MST_Pos|macro|ADC_CSR_ADRDY_MST_Pos
DECL|ADC_CSR_ADRDY_MST|macro|ADC_CSR_ADRDY_MST
DECL|ADC_CSR_ADRDY_OVR_MST|macro|ADC_CSR_ADRDY_OVR_MST
DECL|ADC_CSR_ADRDY_OVR_SLV|macro|ADC_CSR_ADRDY_OVR_SLV
DECL|ADC_CSR_ADRDY_SLV_Msk|macro|ADC_CSR_ADRDY_SLV_Msk
DECL|ADC_CSR_ADRDY_SLV_Pos|macro|ADC_CSR_ADRDY_SLV_Pos
DECL|ADC_CSR_ADRDY_SLV|macro|ADC_CSR_ADRDY_SLV
DECL|ADC_CSR_AWD1_MST_Msk|macro|ADC_CSR_AWD1_MST_Msk
DECL|ADC_CSR_AWD1_MST_Pos|macro|ADC_CSR_AWD1_MST_Pos
DECL|ADC_CSR_AWD1_MST|macro|ADC_CSR_AWD1_MST
DECL|ADC_CSR_AWD1_SLV_Msk|macro|ADC_CSR_AWD1_SLV_Msk
DECL|ADC_CSR_AWD1_SLV_Pos|macro|ADC_CSR_AWD1_SLV_Pos
DECL|ADC_CSR_AWD1_SLV|macro|ADC_CSR_AWD1_SLV
DECL|ADC_CSR_AWD2_MST_Msk|macro|ADC_CSR_AWD2_MST_Msk
DECL|ADC_CSR_AWD2_MST_Pos|macro|ADC_CSR_AWD2_MST_Pos
DECL|ADC_CSR_AWD2_MST|macro|ADC_CSR_AWD2_MST
DECL|ADC_CSR_AWD2_SLV_Msk|macro|ADC_CSR_AWD2_SLV_Msk
DECL|ADC_CSR_AWD2_SLV_Pos|macro|ADC_CSR_AWD2_SLV_Pos
DECL|ADC_CSR_AWD2_SLV|macro|ADC_CSR_AWD2_SLV
DECL|ADC_CSR_AWD3_MST_Msk|macro|ADC_CSR_AWD3_MST_Msk
DECL|ADC_CSR_AWD3_MST_Pos|macro|ADC_CSR_AWD3_MST_Pos
DECL|ADC_CSR_AWD3_MST|macro|ADC_CSR_AWD3_MST
DECL|ADC_CSR_AWD3_SLV_Msk|macro|ADC_CSR_AWD3_SLV_Msk
DECL|ADC_CSR_AWD3_SLV_Pos|macro|ADC_CSR_AWD3_SLV_Pos
DECL|ADC_CSR_AWD3_SLV|macro|ADC_CSR_AWD3_SLV
DECL|ADC_CSR_EOC_MST_Msk|macro|ADC_CSR_EOC_MST_Msk
DECL|ADC_CSR_EOC_MST_Pos|macro|ADC_CSR_EOC_MST_Pos
DECL|ADC_CSR_EOC_MST|macro|ADC_CSR_EOC_MST
DECL|ADC_CSR_EOC_SLV_Msk|macro|ADC_CSR_EOC_SLV_Msk
DECL|ADC_CSR_EOC_SLV_Pos|macro|ADC_CSR_EOC_SLV_Pos
DECL|ADC_CSR_EOC_SLV|macro|ADC_CSR_EOC_SLV
DECL|ADC_CSR_EOSMP_MST_Msk|macro|ADC_CSR_EOSMP_MST_Msk
DECL|ADC_CSR_EOSMP_MST_Pos|macro|ADC_CSR_EOSMP_MST_Pos
DECL|ADC_CSR_EOSMP_MST|macro|ADC_CSR_EOSMP_MST
DECL|ADC_CSR_EOSMP_SLV_Msk|macro|ADC_CSR_EOSMP_SLV_Msk
DECL|ADC_CSR_EOSMP_SLV_Pos|macro|ADC_CSR_EOSMP_SLV_Pos
DECL|ADC_CSR_EOSMP_SLV|macro|ADC_CSR_EOSMP_SLV
DECL|ADC_CSR_EOS_MST_Msk|macro|ADC_CSR_EOS_MST_Msk
DECL|ADC_CSR_EOS_MST_Pos|macro|ADC_CSR_EOS_MST_Pos
DECL|ADC_CSR_EOS_MST|macro|ADC_CSR_EOS_MST
DECL|ADC_CSR_EOS_SLV_Msk|macro|ADC_CSR_EOS_SLV_Msk
DECL|ADC_CSR_EOS_SLV_Pos|macro|ADC_CSR_EOS_SLV_Pos
DECL|ADC_CSR_EOS_SLV|macro|ADC_CSR_EOS_SLV
DECL|ADC_CSR_JEOC_MST_Msk|macro|ADC_CSR_JEOC_MST_Msk
DECL|ADC_CSR_JEOC_MST_Pos|macro|ADC_CSR_JEOC_MST_Pos
DECL|ADC_CSR_JEOC_MST|macro|ADC_CSR_JEOC_MST
DECL|ADC_CSR_JEOC_SLV_Msk|macro|ADC_CSR_JEOC_SLV_Msk
DECL|ADC_CSR_JEOC_SLV_Pos|macro|ADC_CSR_JEOC_SLV_Pos
DECL|ADC_CSR_JEOC_SLV|macro|ADC_CSR_JEOC_SLV
DECL|ADC_CSR_JEOS_MST_Msk|macro|ADC_CSR_JEOS_MST_Msk
DECL|ADC_CSR_JEOS_MST_Pos|macro|ADC_CSR_JEOS_MST_Pos
DECL|ADC_CSR_JEOS_MST|macro|ADC_CSR_JEOS_MST
DECL|ADC_CSR_JEOS_SLV_Msk|macro|ADC_CSR_JEOS_SLV_Msk
DECL|ADC_CSR_JEOS_SLV_Pos|macro|ADC_CSR_JEOS_SLV_Pos
DECL|ADC_CSR_JEOS_SLV|macro|ADC_CSR_JEOS_SLV
DECL|ADC_CSR_JQOVF_MST_Msk|macro|ADC_CSR_JQOVF_MST_Msk
DECL|ADC_CSR_JQOVF_MST_Pos|macro|ADC_CSR_JQOVF_MST_Pos
DECL|ADC_CSR_JQOVF_MST|macro|ADC_CSR_JQOVF_MST
DECL|ADC_CSR_JQOVF_SLV_Msk|macro|ADC_CSR_JQOVF_SLV_Msk
DECL|ADC_CSR_JQOVF_SLV_Pos|macro|ADC_CSR_JQOVF_SLV_Pos
DECL|ADC_CSR_JQOVF_SLV|macro|ADC_CSR_JQOVF_SLV
DECL|ADC_CSR_OVR_MST_Msk|macro|ADC_CSR_OVR_MST_Msk
DECL|ADC_CSR_OVR_MST_Pos|macro|ADC_CSR_OVR_MST_Pos
DECL|ADC_CSR_OVR_MST|macro|ADC_CSR_OVR_MST
DECL|ADC_CSR_OVR_SLV_Msk|macro|ADC_CSR_OVR_SLV_Msk
DECL|ADC_CSR_OVR_SLV_Pos|macro|ADC_CSR_OVR_SLV_Pos
DECL|ADC_CSR_OVR_SLV|macro|ADC_CSR_OVR_SLV
DECL|ADC_Common_TypeDef|typedef|} ADC_Common_TypeDef;
DECL|ADC_DIFSEL_DIFSEL_0|macro|ADC_DIFSEL_DIFSEL_0
DECL|ADC_DIFSEL_DIFSEL_10|macro|ADC_DIFSEL_DIFSEL_10
DECL|ADC_DIFSEL_DIFSEL_11|macro|ADC_DIFSEL_DIFSEL_11
DECL|ADC_DIFSEL_DIFSEL_12|macro|ADC_DIFSEL_DIFSEL_12
DECL|ADC_DIFSEL_DIFSEL_13|macro|ADC_DIFSEL_DIFSEL_13
DECL|ADC_DIFSEL_DIFSEL_14|macro|ADC_DIFSEL_DIFSEL_14
DECL|ADC_DIFSEL_DIFSEL_15|macro|ADC_DIFSEL_DIFSEL_15
DECL|ADC_DIFSEL_DIFSEL_16|macro|ADC_DIFSEL_DIFSEL_16
DECL|ADC_DIFSEL_DIFSEL_17|macro|ADC_DIFSEL_DIFSEL_17
DECL|ADC_DIFSEL_DIFSEL_18|macro|ADC_DIFSEL_DIFSEL_18
DECL|ADC_DIFSEL_DIFSEL_1|macro|ADC_DIFSEL_DIFSEL_1
DECL|ADC_DIFSEL_DIFSEL_2|macro|ADC_DIFSEL_DIFSEL_2
DECL|ADC_DIFSEL_DIFSEL_3|macro|ADC_DIFSEL_DIFSEL_3
DECL|ADC_DIFSEL_DIFSEL_4|macro|ADC_DIFSEL_DIFSEL_4
DECL|ADC_DIFSEL_DIFSEL_5|macro|ADC_DIFSEL_DIFSEL_5
DECL|ADC_DIFSEL_DIFSEL_6|macro|ADC_DIFSEL_DIFSEL_6
DECL|ADC_DIFSEL_DIFSEL_7|macro|ADC_DIFSEL_DIFSEL_7
DECL|ADC_DIFSEL_DIFSEL_8|macro|ADC_DIFSEL_DIFSEL_8
DECL|ADC_DIFSEL_DIFSEL_9|macro|ADC_DIFSEL_DIFSEL_9
DECL|ADC_DIFSEL_DIFSEL_Msk|macro|ADC_DIFSEL_DIFSEL_Msk
DECL|ADC_DIFSEL_DIFSEL_Pos|macro|ADC_DIFSEL_DIFSEL_Pos
DECL|ADC_DIFSEL_DIFSEL|macro|ADC_DIFSEL_DIFSEL
DECL|ADC_DR_RDATA_0|macro|ADC_DR_RDATA_0
DECL|ADC_DR_RDATA_10|macro|ADC_DR_RDATA_10
DECL|ADC_DR_RDATA_11|macro|ADC_DR_RDATA_11
DECL|ADC_DR_RDATA_12|macro|ADC_DR_RDATA_12
DECL|ADC_DR_RDATA_13|macro|ADC_DR_RDATA_13
DECL|ADC_DR_RDATA_14|macro|ADC_DR_RDATA_14
DECL|ADC_DR_RDATA_15|macro|ADC_DR_RDATA_15
DECL|ADC_DR_RDATA_1|macro|ADC_DR_RDATA_1
DECL|ADC_DR_RDATA_2|macro|ADC_DR_RDATA_2
DECL|ADC_DR_RDATA_3|macro|ADC_DR_RDATA_3
DECL|ADC_DR_RDATA_4|macro|ADC_DR_RDATA_4
DECL|ADC_DR_RDATA_5|macro|ADC_DR_RDATA_5
DECL|ADC_DR_RDATA_6|macro|ADC_DR_RDATA_6
DECL|ADC_DR_RDATA_7|macro|ADC_DR_RDATA_7
DECL|ADC_DR_RDATA_8|macro|ADC_DR_RDATA_8
DECL|ADC_DR_RDATA_9|macro|ADC_DR_RDATA_9
DECL|ADC_DR_RDATA_Msk|macro|ADC_DR_RDATA_Msk
DECL|ADC_DR_RDATA_Pos|macro|ADC_DR_RDATA_Pos
DECL|ADC_DR_RDATA|macro|ADC_DR_RDATA
DECL|ADC_IER_ADRDYIE_Msk|macro|ADC_IER_ADRDYIE_Msk
DECL|ADC_IER_ADRDYIE_Pos|macro|ADC_IER_ADRDYIE_Pos
DECL|ADC_IER_ADRDYIE|macro|ADC_IER_ADRDYIE
DECL|ADC_IER_AWD1IE_Msk|macro|ADC_IER_AWD1IE_Msk
DECL|ADC_IER_AWD1IE_Pos|macro|ADC_IER_AWD1IE_Pos
DECL|ADC_IER_AWD1IE|macro|ADC_IER_AWD1IE
DECL|ADC_IER_AWD1|macro|ADC_IER_AWD1
DECL|ADC_IER_AWD2IE_Msk|macro|ADC_IER_AWD2IE_Msk
DECL|ADC_IER_AWD2IE_Pos|macro|ADC_IER_AWD2IE_Pos
DECL|ADC_IER_AWD2IE|macro|ADC_IER_AWD2IE
DECL|ADC_IER_AWD2|macro|ADC_IER_AWD2
DECL|ADC_IER_AWD3IE_Msk|macro|ADC_IER_AWD3IE_Msk
DECL|ADC_IER_AWD3IE_Pos|macro|ADC_IER_AWD3IE_Pos
DECL|ADC_IER_AWD3IE|macro|ADC_IER_AWD3IE
DECL|ADC_IER_AWD3|macro|ADC_IER_AWD3
DECL|ADC_IER_EOCIE_Msk|macro|ADC_IER_EOCIE_Msk
DECL|ADC_IER_EOCIE_Pos|macro|ADC_IER_EOCIE_Pos
DECL|ADC_IER_EOCIE|macro|ADC_IER_EOCIE
DECL|ADC_IER_EOC|macro|ADC_IER_EOC
DECL|ADC_IER_EOSIE_Msk|macro|ADC_IER_EOSIE_Msk
DECL|ADC_IER_EOSIE_Pos|macro|ADC_IER_EOSIE_Pos
DECL|ADC_IER_EOSIE|macro|ADC_IER_EOSIE
DECL|ADC_IER_EOSMPIE_Msk|macro|ADC_IER_EOSMPIE_Msk
DECL|ADC_IER_EOSMPIE_Pos|macro|ADC_IER_EOSMPIE_Pos
DECL|ADC_IER_EOSMPIE|macro|ADC_IER_EOSMPIE
DECL|ADC_IER_EOSMP|macro|ADC_IER_EOSMP
DECL|ADC_IER_EOS|macro|ADC_IER_EOS
DECL|ADC_IER_JEOCIE_Msk|macro|ADC_IER_JEOCIE_Msk
DECL|ADC_IER_JEOCIE_Pos|macro|ADC_IER_JEOCIE_Pos
DECL|ADC_IER_JEOCIE|macro|ADC_IER_JEOCIE
DECL|ADC_IER_JEOC|macro|ADC_IER_JEOC
DECL|ADC_IER_JEOSIE_Msk|macro|ADC_IER_JEOSIE_Msk
DECL|ADC_IER_JEOSIE_Pos|macro|ADC_IER_JEOSIE_Pos
DECL|ADC_IER_JEOSIE|macro|ADC_IER_JEOSIE
DECL|ADC_IER_JEOS|macro|ADC_IER_JEOS
DECL|ADC_IER_JQOVFIE_Msk|macro|ADC_IER_JQOVFIE_Msk
DECL|ADC_IER_JQOVFIE_Pos|macro|ADC_IER_JQOVFIE_Pos
DECL|ADC_IER_JQOVFIE|macro|ADC_IER_JQOVFIE
DECL|ADC_IER_JQOVF|macro|ADC_IER_JQOVF
DECL|ADC_IER_OVRIE_Msk|macro|ADC_IER_OVRIE_Msk
DECL|ADC_IER_OVRIE_Pos|macro|ADC_IER_OVRIE_Pos
DECL|ADC_IER_OVRIE|macro|ADC_IER_OVRIE
DECL|ADC_IER_OVR|macro|ADC_IER_OVR
DECL|ADC_IER_RDY|macro|ADC_IER_RDY
DECL|ADC_ISR_ADRDY_Msk|macro|ADC_ISR_ADRDY_Msk
DECL|ADC_ISR_ADRDY_Pos|macro|ADC_ISR_ADRDY_Pos
DECL|ADC_ISR_ADRDY|macro|ADC_ISR_ADRDY
DECL|ADC_ISR_ADRD|macro|ADC_ISR_ADRD
DECL|ADC_ISR_AWD1_Msk|macro|ADC_ISR_AWD1_Msk
DECL|ADC_ISR_AWD1_Pos|macro|ADC_ISR_AWD1_Pos
DECL|ADC_ISR_AWD1|macro|ADC_ISR_AWD1
DECL|ADC_ISR_AWD2_Msk|macro|ADC_ISR_AWD2_Msk
DECL|ADC_ISR_AWD2_Pos|macro|ADC_ISR_AWD2_Pos
DECL|ADC_ISR_AWD2|macro|ADC_ISR_AWD2
DECL|ADC_ISR_AWD3_Msk|macro|ADC_ISR_AWD3_Msk
DECL|ADC_ISR_AWD3_Pos|macro|ADC_ISR_AWD3_Pos
DECL|ADC_ISR_AWD3|macro|ADC_ISR_AWD3
DECL|ADC_ISR_EOC_Msk|macro|ADC_ISR_EOC_Msk
DECL|ADC_ISR_EOC_Pos|macro|ADC_ISR_EOC_Pos
DECL|ADC_ISR_EOC|macro|ADC_ISR_EOC
DECL|ADC_ISR_EOSMP_Msk|macro|ADC_ISR_EOSMP_Msk
DECL|ADC_ISR_EOSMP_Pos|macro|ADC_ISR_EOSMP_Pos
DECL|ADC_ISR_EOSMP|macro|ADC_ISR_EOSMP
DECL|ADC_ISR_EOS_Msk|macro|ADC_ISR_EOS_Msk
DECL|ADC_ISR_EOS_Pos|macro|ADC_ISR_EOS_Pos
DECL|ADC_ISR_EOS|macro|ADC_ISR_EOS
DECL|ADC_ISR_JEOC_Msk|macro|ADC_ISR_JEOC_Msk
DECL|ADC_ISR_JEOC_Pos|macro|ADC_ISR_JEOC_Pos
DECL|ADC_ISR_JEOC|macro|ADC_ISR_JEOC
DECL|ADC_ISR_JEOS_Msk|macro|ADC_ISR_JEOS_Msk
DECL|ADC_ISR_JEOS_Pos|macro|ADC_ISR_JEOS_Pos
DECL|ADC_ISR_JEOS|macro|ADC_ISR_JEOS
DECL|ADC_ISR_JQOVF_Msk|macro|ADC_ISR_JQOVF_Msk
DECL|ADC_ISR_JQOVF_Pos|macro|ADC_ISR_JQOVF_Pos
DECL|ADC_ISR_JQOVF|macro|ADC_ISR_JQOVF
DECL|ADC_ISR_OVR_Msk|macro|ADC_ISR_OVR_Msk
DECL|ADC_ISR_OVR_Pos|macro|ADC_ISR_OVR_Pos
DECL|ADC_ISR_OVR|macro|ADC_ISR_OVR
DECL|ADC_JDR1_JDATA_0|macro|ADC_JDR1_JDATA_0
DECL|ADC_JDR1_JDATA_10|macro|ADC_JDR1_JDATA_10
DECL|ADC_JDR1_JDATA_11|macro|ADC_JDR1_JDATA_11
DECL|ADC_JDR1_JDATA_12|macro|ADC_JDR1_JDATA_12
DECL|ADC_JDR1_JDATA_13|macro|ADC_JDR1_JDATA_13
DECL|ADC_JDR1_JDATA_14|macro|ADC_JDR1_JDATA_14
DECL|ADC_JDR1_JDATA_15|macro|ADC_JDR1_JDATA_15
DECL|ADC_JDR1_JDATA_1|macro|ADC_JDR1_JDATA_1
DECL|ADC_JDR1_JDATA_2|macro|ADC_JDR1_JDATA_2
DECL|ADC_JDR1_JDATA_3|macro|ADC_JDR1_JDATA_3
DECL|ADC_JDR1_JDATA_4|macro|ADC_JDR1_JDATA_4
DECL|ADC_JDR1_JDATA_5|macro|ADC_JDR1_JDATA_5
DECL|ADC_JDR1_JDATA_6|macro|ADC_JDR1_JDATA_6
DECL|ADC_JDR1_JDATA_7|macro|ADC_JDR1_JDATA_7
DECL|ADC_JDR1_JDATA_8|macro|ADC_JDR1_JDATA_8
DECL|ADC_JDR1_JDATA_9|macro|ADC_JDR1_JDATA_9
DECL|ADC_JDR1_JDATA_Msk|macro|ADC_JDR1_JDATA_Msk
DECL|ADC_JDR1_JDATA_Pos|macro|ADC_JDR1_JDATA_Pos
DECL|ADC_JDR1_JDATA|macro|ADC_JDR1_JDATA
DECL|ADC_JDR2_JDATA_0|macro|ADC_JDR2_JDATA_0
DECL|ADC_JDR2_JDATA_10|macro|ADC_JDR2_JDATA_10
DECL|ADC_JDR2_JDATA_11|macro|ADC_JDR2_JDATA_11
DECL|ADC_JDR2_JDATA_12|macro|ADC_JDR2_JDATA_12
DECL|ADC_JDR2_JDATA_13|macro|ADC_JDR2_JDATA_13
DECL|ADC_JDR2_JDATA_14|macro|ADC_JDR2_JDATA_14
DECL|ADC_JDR2_JDATA_15|macro|ADC_JDR2_JDATA_15
DECL|ADC_JDR2_JDATA_1|macro|ADC_JDR2_JDATA_1
DECL|ADC_JDR2_JDATA_2|macro|ADC_JDR2_JDATA_2
DECL|ADC_JDR2_JDATA_3|macro|ADC_JDR2_JDATA_3
DECL|ADC_JDR2_JDATA_4|macro|ADC_JDR2_JDATA_4
DECL|ADC_JDR2_JDATA_5|macro|ADC_JDR2_JDATA_5
DECL|ADC_JDR2_JDATA_6|macro|ADC_JDR2_JDATA_6
DECL|ADC_JDR2_JDATA_7|macro|ADC_JDR2_JDATA_7
DECL|ADC_JDR2_JDATA_8|macro|ADC_JDR2_JDATA_8
DECL|ADC_JDR2_JDATA_9|macro|ADC_JDR2_JDATA_9
DECL|ADC_JDR2_JDATA_Msk|macro|ADC_JDR2_JDATA_Msk
DECL|ADC_JDR2_JDATA_Pos|macro|ADC_JDR2_JDATA_Pos
DECL|ADC_JDR2_JDATA|macro|ADC_JDR2_JDATA
DECL|ADC_JDR3_JDATA_0|macro|ADC_JDR3_JDATA_0
DECL|ADC_JDR3_JDATA_10|macro|ADC_JDR3_JDATA_10
DECL|ADC_JDR3_JDATA_11|macro|ADC_JDR3_JDATA_11
DECL|ADC_JDR3_JDATA_12|macro|ADC_JDR3_JDATA_12
DECL|ADC_JDR3_JDATA_13|macro|ADC_JDR3_JDATA_13
DECL|ADC_JDR3_JDATA_14|macro|ADC_JDR3_JDATA_14
DECL|ADC_JDR3_JDATA_15|macro|ADC_JDR3_JDATA_15
DECL|ADC_JDR3_JDATA_1|macro|ADC_JDR3_JDATA_1
DECL|ADC_JDR3_JDATA_2|macro|ADC_JDR3_JDATA_2
DECL|ADC_JDR3_JDATA_3|macro|ADC_JDR3_JDATA_3
DECL|ADC_JDR3_JDATA_4|macro|ADC_JDR3_JDATA_4
DECL|ADC_JDR3_JDATA_5|macro|ADC_JDR3_JDATA_5
DECL|ADC_JDR3_JDATA_6|macro|ADC_JDR3_JDATA_6
DECL|ADC_JDR3_JDATA_7|macro|ADC_JDR3_JDATA_7
DECL|ADC_JDR3_JDATA_8|macro|ADC_JDR3_JDATA_8
DECL|ADC_JDR3_JDATA_9|macro|ADC_JDR3_JDATA_9
DECL|ADC_JDR3_JDATA_Msk|macro|ADC_JDR3_JDATA_Msk
DECL|ADC_JDR3_JDATA_Pos|macro|ADC_JDR3_JDATA_Pos
DECL|ADC_JDR3_JDATA|macro|ADC_JDR3_JDATA
DECL|ADC_JDR4_JDATA_0|macro|ADC_JDR4_JDATA_0
DECL|ADC_JDR4_JDATA_10|macro|ADC_JDR4_JDATA_10
DECL|ADC_JDR4_JDATA_11|macro|ADC_JDR4_JDATA_11
DECL|ADC_JDR4_JDATA_12|macro|ADC_JDR4_JDATA_12
DECL|ADC_JDR4_JDATA_13|macro|ADC_JDR4_JDATA_13
DECL|ADC_JDR4_JDATA_14|macro|ADC_JDR4_JDATA_14
DECL|ADC_JDR4_JDATA_15|macro|ADC_JDR4_JDATA_15
DECL|ADC_JDR4_JDATA_1|macro|ADC_JDR4_JDATA_1
DECL|ADC_JDR4_JDATA_2|macro|ADC_JDR4_JDATA_2
DECL|ADC_JDR4_JDATA_3|macro|ADC_JDR4_JDATA_3
DECL|ADC_JDR4_JDATA_4|macro|ADC_JDR4_JDATA_4
DECL|ADC_JDR4_JDATA_5|macro|ADC_JDR4_JDATA_5
DECL|ADC_JDR4_JDATA_6|macro|ADC_JDR4_JDATA_6
DECL|ADC_JDR4_JDATA_7|macro|ADC_JDR4_JDATA_7
DECL|ADC_JDR4_JDATA_8|macro|ADC_JDR4_JDATA_8
DECL|ADC_JDR4_JDATA_9|macro|ADC_JDR4_JDATA_9
DECL|ADC_JDR4_JDATA_Msk|macro|ADC_JDR4_JDATA_Msk
DECL|ADC_JDR4_JDATA_Pos|macro|ADC_JDR4_JDATA_Pos
DECL|ADC_JDR4_JDATA|macro|ADC_JDR4_JDATA
DECL|ADC_JSQR_JEXTEN_0|macro|ADC_JSQR_JEXTEN_0
DECL|ADC_JSQR_JEXTEN_1|macro|ADC_JSQR_JEXTEN_1
DECL|ADC_JSQR_JEXTEN_Msk|macro|ADC_JSQR_JEXTEN_Msk
DECL|ADC_JSQR_JEXTEN_Pos|macro|ADC_JSQR_JEXTEN_Pos
DECL|ADC_JSQR_JEXTEN|macro|ADC_JSQR_JEXTEN
DECL|ADC_JSQR_JEXTSEL_0|macro|ADC_JSQR_JEXTSEL_0
DECL|ADC_JSQR_JEXTSEL_1|macro|ADC_JSQR_JEXTSEL_1
DECL|ADC_JSQR_JEXTSEL_2|macro|ADC_JSQR_JEXTSEL_2
DECL|ADC_JSQR_JEXTSEL_3|macro|ADC_JSQR_JEXTSEL_3
DECL|ADC_JSQR_JEXTSEL_Msk|macro|ADC_JSQR_JEXTSEL_Msk
DECL|ADC_JSQR_JEXTSEL_Pos|macro|ADC_JSQR_JEXTSEL_Pos
DECL|ADC_JSQR_JEXTSEL|macro|ADC_JSQR_JEXTSEL
DECL|ADC_JSQR_JL_0|macro|ADC_JSQR_JL_0
DECL|ADC_JSQR_JL_1|macro|ADC_JSQR_JL_1
DECL|ADC_JSQR_JL_Msk|macro|ADC_JSQR_JL_Msk
DECL|ADC_JSQR_JL_Pos|macro|ADC_JSQR_JL_Pos
DECL|ADC_JSQR_JL|macro|ADC_JSQR_JL
DECL|ADC_JSQR_JSQ1_0|macro|ADC_JSQR_JSQ1_0
DECL|ADC_JSQR_JSQ1_1|macro|ADC_JSQR_JSQ1_1
DECL|ADC_JSQR_JSQ1_2|macro|ADC_JSQR_JSQ1_2
DECL|ADC_JSQR_JSQ1_3|macro|ADC_JSQR_JSQ1_3
DECL|ADC_JSQR_JSQ1_4|macro|ADC_JSQR_JSQ1_4
DECL|ADC_JSQR_JSQ1_Msk|macro|ADC_JSQR_JSQ1_Msk
DECL|ADC_JSQR_JSQ1_Pos|macro|ADC_JSQR_JSQ1_Pos
DECL|ADC_JSQR_JSQ1|macro|ADC_JSQR_JSQ1
DECL|ADC_JSQR_JSQ2_0|macro|ADC_JSQR_JSQ2_0
DECL|ADC_JSQR_JSQ2_1|macro|ADC_JSQR_JSQ2_1
DECL|ADC_JSQR_JSQ2_2|macro|ADC_JSQR_JSQ2_2
DECL|ADC_JSQR_JSQ2_3|macro|ADC_JSQR_JSQ2_3
DECL|ADC_JSQR_JSQ2_4|macro|ADC_JSQR_JSQ2_4
DECL|ADC_JSQR_JSQ2_Msk|macro|ADC_JSQR_JSQ2_Msk
DECL|ADC_JSQR_JSQ2_Pos|macro|ADC_JSQR_JSQ2_Pos
DECL|ADC_JSQR_JSQ2|macro|ADC_JSQR_JSQ2
DECL|ADC_JSQR_JSQ3_0|macro|ADC_JSQR_JSQ3_0
DECL|ADC_JSQR_JSQ3_1|macro|ADC_JSQR_JSQ3_1
DECL|ADC_JSQR_JSQ3_2|macro|ADC_JSQR_JSQ3_2
DECL|ADC_JSQR_JSQ3_3|macro|ADC_JSQR_JSQ3_3
DECL|ADC_JSQR_JSQ3_4|macro|ADC_JSQR_JSQ3_4
DECL|ADC_JSQR_JSQ3_Msk|macro|ADC_JSQR_JSQ3_Msk
DECL|ADC_JSQR_JSQ3_Pos|macro|ADC_JSQR_JSQ3_Pos
DECL|ADC_JSQR_JSQ3|macro|ADC_JSQR_JSQ3
DECL|ADC_JSQR_JSQ4_0|macro|ADC_JSQR_JSQ4_0
DECL|ADC_JSQR_JSQ4_1|macro|ADC_JSQR_JSQ4_1
DECL|ADC_JSQR_JSQ4_2|macro|ADC_JSQR_JSQ4_2
DECL|ADC_JSQR_JSQ4_3|macro|ADC_JSQR_JSQ4_3
DECL|ADC_JSQR_JSQ4_4|macro|ADC_JSQR_JSQ4_4
DECL|ADC_JSQR_JSQ4_Msk|macro|ADC_JSQR_JSQ4_Msk
DECL|ADC_JSQR_JSQ4_Pos|macro|ADC_JSQR_JSQ4_Pos
DECL|ADC_JSQR_JSQ4|macro|ADC_JSQR_JSQ4
DECL|ADC_OFR1_OFFSET1_0|macro|ADC_OFR1_OFFSET1_0
DECL|ADC_OFR1_OFFSET1_10|macro|ADC_OFR1_OFFSET1_10
DECL|ADC_OFR1_OFFSET1_11|macro|ADC_OFR1_OFFSET1_11
DECL|ADC_OFR1_OFFSET1_1|macro|ADC_OFR1_OFFSET1_1
DECL|ADC_OFR1_OFFSET1_2|macro|ADC_OFR1_OFFSET1_2
DECL|ADC_OFR1_OFFSET1_3|macro|ADC_OFR1_OFFSET1_3
DECL|ADC_OFR1_OFFSET1_4|macro|ADC_OFR1_OFFSET1_4
DECL|ADC_OFR1_OFFSET1_5|macro|ADC_OFR1_OFFSET1_5
DECL|ADC_OFR1_OFFSET1_6|macro|ADC_OFR1_OFFSET1_6
DECL|ADC_OFR1_OFFSET1_7|macro|ADC_OFR1_OFFSET1_7
DECL|ADC_OFR1_OFFSET1_8|macro|ADC_OFR1_OFFSET1_8
DECL|ADC_OFR1_OFFSET1_9|macro|ADC_OFR1_OFFSET1_9
DECL|ADC_OFR1_OFFSET1_CH_0|macro|ADC_OFR1_OFFSET1_CH_0
DECL|ADC_OFR1_OFFSET1_CH_1|macro|ADC_OFR1_OFFSET1_CH_1
DECL|ADC_OFR1_OFFSET1_CH_2|macro|ADC_OFR1_OFFSET1_CH_2
DECL|ADC_OFR1_OFFSET1_CH_3|macro|ADC_OFR1_OFFSET1_CH_3
DECL|ADC_OFR1_OFFSET1_CH_4|macro|ADC_OFR1_OFFSET1_CH_4
DECL|ADC_OFR1_OFFSET1_CH_Msk|macro|ADC_OFR1_OFFSET1_CH_Msk
DECL|ADC_OFR1_OFFSET1_CH_Pos|macro|ADC_OFR1_OFFSET1_CH_Pos
DECL|ADC_OFR1_OFFSET1_CH|macro|ADC_OFR1_OFFSET1_CH
DECL|ADC_OFR1_OFFSET1_EN_Msk|macro|ADC_OFR1_OFFSET1_EN_Msk
DECL|ADC_OFR1_OFFSET1_EN_Pos|macro|ADC_OFR1_OFFSET1_EN_Pos
DECL|ADC_OFR1_OFFSET1_EN|macro|ADC_OFR1_OFFSET1_EN
DECL|ADC_OFR1_OFFSET1_Msk|macro|ADC_OFR1_OFFSET1_Msk
DECL|ADC_OFR1_OFFSET1_Pos|macro|ADC_OFR1_OFFSET1_Pos
DECL|ADC_OFR1_OFFSET1|macro|ADC_OFR1_OFFSET1
DECL|ADC_OFR2_OFFSET2_0|macro|ADC_OFR2_OFFSET2_0
DECL|ADC_OFR2_OFFSET2_10|macro|ADC_OFR2_OFFSET2_10
DECL|ADC_OFR2_OFFSET2_11|macro|ADC_OFR2_OFFSET2_11
DECL|ADC_OFR2_OFFSET2_1|macro|ADC_OFR2_OFFSET2_1
DECL|ADC_OFR2_OFFSET2_2|macro|ADC_OFR2_OFFSET2_2
DECL|ADC_OFR2_OFFSET2_3|macro|ADC_OFR2_OFFSET2_3
DECL|ADC_OFR2_OFFSET2_4|macro|ADC_OFR2_OFFSET2_4
DECL|ADC_OFR2_OFFSET2_5|macro|ADC_OFR2_OFFSET2_5
DECL|ADC_OFR2_OFFSET2_6|macro|ADC_OFR2_OFFSET2_6
DECL|ADC_OFR2_OFFSET2_7|macro|ADC_OFR2_OFFSET2_7
DECL|ADC_OFR2_OFFSET2_8|macro|ADC_OFR2_OFFSET2_8
DECL|ADC_OFR2_OFFSET2_9|macro|ADC_OFR2_OFFSET2_9
DECL|ADC_OFR2_OFFSET2_CH_0|macro|ADC_OFR2_OFFSET2_CH_0
DECL|ADC_OFR2_OFFSET2_CH_1|macro|ADC_OFR2_OFFSET2_CH_1
DECL|ADC_OFR2_OFFSET2_CH_2|macro|ADC_OFR2_OFFSET2_CH_2
DECL|ADC_OFR2_OFFSET2_CH_3|macro|ADC_OFR2_OFFSET2_CH_3
DECL|ADC_OFR2_OFFSET2_CH_4|macro|ADC_OFR2_OFFSET2_CH_4
DECL|ADC_OFR2_OFFSET2_CH_Msk|macro|ADC_OFR2_OFFSET2_CH_Msk
DECL|ADC_OFR2_OFFSET2_CH_Pos|macro|ADC_OFR2_OFFSET2_CH_Pos
DECL|ADC_OFR2_OFFSET2_CH|macro|ADC_OFR2_OFFSET2_CH
DECL|ADC_OFR2_OFFSET2_EN_Msk|macro|ADC_OFR2_OFFSET2_EN_Msk
DECL|ADC_OFR2_OFFSET2_EN_Pos|macro|ADC_OFR2_OFFSET2_EN_Pos
DECL|ADC_OFR2_OFFSET2_EN|macro|ADC_OFR2_OFFSET2_EN
DECL|ADC_OFR2_OFFSET2_Msk|macro|ADC_OFR2_OFFSET2_Msk
DECL|ADC_OFR2_OFFSET2_Pos|macro|ADC_OFR2_OFFSET2_Pos
DECL|ADC_OFR2_OFFSET2|macro|ADC_OFR2_OFFSET2
DECL|ADC_OFR3_OFFSET3_0|macro|ADC_OFR3_OFFSET3_0
DECL|ADC_OFR3_OFFSET3_10|macro|ADC_OFR3_OFFSET3_10
DECL|ADC_OFR3_OFFSET3_11|macro|ADC_OFR3_OFFSET3_11
DECL|ADC_OFR3_OFFSET3_1|macro|ADC_OFR3_OFFSET3_1
DECL|ADC_OFR3_OFFSET3_2|macro|ADC_OFR3_OFFSET3_2
DECL|ADC_OFR3_OFFSET3_3|macro|ADC_OFR3_OFFSET3_3
DECL|ADC_OFR3_OFFSET3_4|macro|ADC_OFR3_OFFSET3_4
DECL|ADC_OFR3_OFFSET3_5|macro|ADC_OFR3_OFFSET3_5
DECL|ADC_OFR3_OFFSET3_6|macro|ADC_OFR3_OFFSET3_6
DECL|ADC_OFR3_OFFSET3_7|macro|ADC_OFR3_OFFSET3_7
DECL|ADC_OFR3_OFFSET3_8|macro|ADC_OFR3_OFFSET3_8
DECL|ADC_OFR3_OFFSET3_9|macro|ADC_OFR3_OFFSET3_9
DECL|ADC_OFR3_OFFSET3_CH_0|macro|ADC_OFR3_OFFSET3_CH_0
DECL|ADC_OFR3_OFFSET3_CH_1|macro|ADC_OFR3_OFFSET3_CH_1
DECL|ADC_OFR3_OFFSET3_CH_2|macro|ADC_OFR3_OFFSET3_CH_2
DECL|ADC_OFR3_OFFSET3_CH_3|macro|ADC_OFR3_OFFSET3_CH_3
DECL|ADC_OFR3_OFFSET3_CH_4|macro|ADC_OFR3_OFFSET3_CH_4
DECL|ADC_OFR3_OFFSET3_CH_Msk|macro|ADC_OFR3_OFFSET3_CH_Msk
DECL|ADC_OFR3_OFFSET3_CH_Pos|macro|ADC_OFR3_OFFSET3_CH_Pos
DECL|ADC_OFR3_OFFSET3_CH|macro|ADC_OFR3_OFFSET3_CH
DECL|ADC_OFR3_OFFSET3_EN_Msk|macro|ADC_OFR3_OFFSET3_EN_Msk
DECL|ADC_OFR3_OFFSET3_EN_Pos|macro|ADC_OFR3_OFFSET3_EN_Pos
DECL|ADC_OFR3_OFFSET3_EN|macro|ADC_OFR3_OFFSET3_EN
DECL|ADC_OFR3_OFFSET3_Msk|macro|ADC_OFR3_OFFSET3_Msk
DECL|ADC_OFR3_OFFSET3_Pos|macro|ADC_OFR3_OFFSET3_Pos
DECL|ADC_OFR3_OFFSET3|macro|ADC_OFR3_OFFSET3
DECL|ADC_OFR4_OFFSET4_0|macro|ADC_OFR4_OFFSET4_0
DECL|ADC_OFR4_OFFSET4_10|macro|ADC_OFR4_OFFSET4_10
DECL|ADC_OFR4_OFFSET4_11|macro|ADC_OFR4_OFFSET4_11
DECL|ADC_OFR4_OFFSET4_1|macro|ADC_OFR4_OFFSET4_1
DECL|ADC_OFR4_OFFSET4_2|macro|ADC_OFR4_OFFSET4_2
DECL|ADC_OFR4_OFFSET4_3|macro|ADC_OFR4_OFFSET4_3
DECL|ADC_OFR4_OFFSET4_4|macro|ADC_OFR4_OFFSET4_4
DECL|ADC_OFR4_OFFSET4_5|macro|ADC_OFR4_OFFSET4_5
DECL|ADC_OFR4_OFFSET4_6|macro|ADC_OFR4_OFFSET4_6
DECL|ADC_OFR4_OFFSET4_7|macro|ADC_OFR4_OFFSET4_7
DECL|ADC_OFR4_OFFSET4_8|macro|ADC_OFR4_OFFSET4_8
DECL|ADC_OFR4_OFFSET4_9|macro|ADC_OFR4_OFFSET4_9
DECL|ADC_OFR4_OFFSET4_CH_0|macro|ADC_OFR4_OFFSET4_CH_0
DECL|ADC_OFR4_OFFSET4_CH_1|macro|ADC_OFR4_OFFSET4_CH_1
DECL|ADC_OFR4_OFFSET4_CH_2|macro|ADC_OFR4_OFFSET4_CH_2
DECL|ADC_OFR4_OFFSET4_CH_3|macro|ADC_OFR4_OFFSET4_CH_3
DECL|ADC_OFR4_OFFSET4_CH_4|macro|ADC_OFR4_OFFSET4_CH_4
DECL|ADC_OFR4_OFFSET4_CH_Msk|macro|ADC_OFR4_OFFSET4_CH_Msk
DECL|ADC_OFR4_OFFSET4_CH_Pos|macro|ADC_OFR4_OFFSET4_CH_Pos
DECL|ADC_OFR4_OFFSET4_CH|macro|ADC_OFR4_OFFSET4_CH
DECL|ADC_OFR4_OFFSET4_EN_Msk|macro|ADC_OFR4_OFFSET4_EN_Msk
DECL|ADC_OFR4_OFFSET4_EN_Pos|macro|ADC_OFR4_OFFSET4_EN_Pos
DECL|ADC_OFR4_OFFSET4_EN|macro|ADC_OFR4_OFFSET4_EN
DECL|ADC_OFR4_OFFSET4_Msk|macro|ADC_OFR4_OFFSET4_Msk
DECL|ADC_OFR4_OFFSET4_Pos|macro|ADC_OFR4_OFFSET4_Pos
DECL|ADC_OFR4_OFFSET4|macro|ADC_OFR4_OFFSET4
DECL|ADC_SMPR1_SMP0_0|macro|ADC_SMPR1_SMP0_0
DECL|ADC_SMPR1_SMP0_1|macro|ADC_SMPR1_SMP0_1
DECL|ADC_SMPR1_SMP0_2|macro|ADC_SMPR1_SMP0_2
DECL|ADC_SMPR1_SMP0_Msk|macro|ADC_SMPR1_SMP0_Msk
DECL|ADC_SMPR1_SMP0_Pos|macro|ADC_SMPR1_SMP0_Pos
DECL|ADC_SMPR1_SMP0|macro|ADC_SMPR1_SMP0
DECL|ADC_SMPR1_SMP1_0|macro|ADC_SMPR1_SMP1_0
DECL|ADC_SMPR1_SMP1_1|macro|ADC_SMPR1_SMP1_1
DECL|ADC_SMPR1_SMP1_2|macro|ADC_SMPR1_SMP1_2
DECL|ADC_SMPR1_SMP1_Msk|macro|ADC_SMPR1_SMP1_Msk
DECL|ADC_SMPR1_SMP1_Pos|macro|ADC_SMPR1_SMP1_Pos
DECL|ADC_SMPR1_SMP1|macro|ADC_SMPR1_SMP1
DECL|ADC_SMPR1_SMP2_0|macro|ADC_SMPR1_SMP2_0
DECL|ADC_SMPR1_SMP2_1|macro|ADC_SMPR1_SMP2_1
DECL|ADC_SMPR1_SMP2_2|macro|ADC_SMPR1_SMP2_2
DECL|ADC_SMPR1_SMP2_Msk|macro|ADC_SMPR1_SMP2_Msk
DECL|ADC_SMPR1_SMP2_Pos|macro|ADC_SMPR1_SMP2_Pos
DECL|ADC_SMPR1_SMP2|macro|ADC_SMPR1_SMP2
DECL|ADC_SMPR1_SMP3_0|macro|ADC_SMPR1_SMP3_0
DECL|ADC_SMPR1_SMP3_1|macro|ADC_SMPR1_SMP3_1
DECL|ADC_SMPR1_SMP3_2|macro|ADC_SMPR1_SMP3_2
DECL|ADC_SMPR1_SMP3_Msk|macro|ADC_SMPR1_SMP3_Msk
DECL|ADC_SMPR1_SMP3_Pos|macro|ADC_SMPR1_SMP3_Pos
DECL|ADC_SMPR1_SMP3|macro|ADC_SMPR1_SMP3
DECL|ADC_SMPR1_SMP4_0|macro|ADC_SMPR1_SMP4_0
DECL|ADC_SMPR1_SMP4_1|macro|ADC_SMPR1_SMP4_1
DECL|ADC_SMPR1_SMP4_2|macro|ADC_SMPR1_SMP4_2
DECL|ADC_SMPR1_SMP4_Msk|macro|ADC_SMPR1_SMP4_Msk
DECL|ADC_SMPR1_SMP4_Pos|macro|ADC_SMPR1_SMP4_Pos
DECL|ADC_SMPR1_SMP4|macro|ADC_SMPR1_SMP4
DECL|ADC_SMPR1_SMP5_0|macro|ADC_SMPR1_SMP5_0
DECL|ADC_SMPR1_SMP5_1|macro|ADC_SMPR1_SMP5_1
DECL|ADC_SMPR1_SMP5_2|macro|ADC_SMPR1_SMP5_2
DECL|ADC_SMPR1_SMP5_Msk|macro|ADC_SMPR1_SMP5_Msk
DECL|ADC_SMPR1_SMP5_Pos|macro|ADC_SMPR1_SMP5_Pos
DECL|ADC_SMPR1_SMP5|macro|ADC_SMPR1_SMP5
DECL|ADC_SMPR1_SMP6_0|macro|ADC_SMPR1_SMP6_0
DECL|ADC_SMPR1_SMP6_1|macro|ADC_SMPR1_SMP6_1
DECL|ADC_SMPR1_SMP6_2|macro|ADC_SMPR1_SMP6_2
DECL|ADC_SMPR1_SMP6_Msk|macro|ADC_SMPR1_SMP6_Msk
DECL|ADC_SMPR1_SMP6_Pos|macro|ADC_SMPR1_SMP6_Pos
DECL|ADC_SMPR1_SMP6|macro|ADC_SMPR1_SMP6
DECL|ADC_SMPR1_SMP7_0|macro|ADC_SMPR1_SMP7_0
DECL|ADC_SMPR1_SMP7_1|macro|ADC_SMPR1_SMP7_1
DECL|ADC_SMPR1_SMP7_2|macro|ADC_SMPR1_SMP7_2
DECL|ADC_SMPR1_SMP7_Msk|macro|ADC_SMPR1_SMP7_Msk
DECL|ADC_SMPR1_SMP7_Pos|macro|ADC_SMPR1_SMP7_Pos
DECL|ADC_SMPR1_SMP7|macro|ADC_SMPR1_SMP7
DECL|ADC_SMPR1_SMP8_0|macro|ADC_SMPR1_SMP8_0
DECL|ADC_SMPR1_SMP8_1|macro|ADC_SMPR1_SMP8_1
DECL|ADC_SMPR1_SMP8_2|macro|ADC_SMPR1_SMP8_2
DECL|ADC_SMPR1_SMP8_Msk|macro|ADC_SMPR1_SMP8_Msk
DECL|ADC_SMPR1_SMP8_Pos|macro|ADC_SMPR1_SMP8_Pos
DECL|ADC_SMPR1_SMP8|macro|ADC_SMPR1_SMP8
DECL|ADC_SMPR1_SMP9_0|macro|ADC_SMPR1_SMP9_0
DECL|ADC_SMPR1_SMP9_1|macro|ADC_SMPR1_SMP9_1
DECL|ADC_SMPR1_SMP9_2|macro|ADC_SMPR1_SMP9_2
DECL|ADC_SMPR1_SMP9_Msk|macro|ADC_SMPR1_SMP9_Msk
DECL|ADC_SMPR1_SMP9_Pos|macro|ADC_SMPR1_SMP9_Pos
DECL|ADC_SMPR1_SMP9|macro|ADC_SMPR1_SMP9
DECL|ADC_SMPR2_SMP10_0|macro|ADC_SMPR2_SMP10_0
DECL|ADC_SMPR2_SMP10_1|macro|ADC_SMPR2_SMP10_1
DECL|ADC_SMPR2_SMP10_2|macro|ADC_SMPR2_SMP10_2
DECL|ADC_SMPR2_SMP10_Msk|macro|ADC_SMPR2_SMP10_Msk
DECL|ADC_SMPR2_SMP10_Pos|macro|ADC_SMPR2_SMP10_Pos
DECL|ADC_SMPR2_SMP10|macro|ADC_SMPR2_SMP10
DECL|ADC_SMPR2_SMP11_0|macro|ADC_SMPR2_SMP11_0
DECL|ADC_SMPR2_SMP11_1|macro|ADC_SMPR2_SMP11_1
DECL|ADC_SMPR2_SMP11_2|macro|ADC_SMPR2_SMP11_2
DECL|ADC_SMPR2_SMP11_Msk|macro|ADC_SMPR2_SMP11_Msk
DECL|ADC_SMPR2_SMP11_Pos|macro|ADC_SMPR2_SMP11_Pos
DECL|ADC_SMPR2_SMP11|macro|ADC_SMPR2_SMP11
DECL|ADC_SMPR2_SMP12_0|macro|ADC_SMPR2_SMP12_0
DECL|ADC_SMPR2_SMP12_1|macro|ADC_SMPR2_SMP12_1
DECL|ADC_SMPR2_SMP12_2|macro|ADC_SMPR2_SMP12_2
DECL|ADC_SMPR2_SMP12_Msk|macro|ADC_SMPR2_SMP12_Msk
DECL|ADC_SMPR2_SMP12_Pos|macro|ADC_SMPR2_SMP12_Pos
DECL|ADC_SMPR2_SMP12|macro|ADC_SMPR2_SMP12
DECL|ADC_SMPR2_SMP13_0|macro|ADC_SMPR2_SMP13_0
DECL|ADC_SMPR2_SMP13_1|macro|ADC_SMPR2_SMP13_1
DECL|ADC_SMPR2_SMP13_2|macro|ADC_SMPR2_SMP13_2
DECL|ADC_SMPR2_SMP13_Msk|macro|ADC_SMPR2_SMP13_Msk
DECL|ADC_SMPR2_SMP13_Pos|macro|ADC_SMPR2_SMP13_Pos
DECL|ADC_SMPR2_SMP13|macro|ADC_SMPR2_SMP13
DECL|ADC_SMPR2_SMP14_0|macro|ADC_SMPR2_SMP14_0
DECL|ADC_SMPR2_SMP14_1|macro|ADC_SMPR2_SMP14_1
DECL|ADC_SMPR2_SMP14_2|macro|ADC_SMPR2_SMP14_2
DECL|ADC_SMPR2_SMP14_Msk|macro|ADC_SMPR2_SMP14_Msk
DECL|ADC_SMPR2_SMP14_Pos|macro|ADC_SMPR2_SMP14_Pos
DECL|ADC_SMPR2_SMP14|macro|ADC_SMPR2_SMP14
DECL|ADC_SMPR2_SMP15_0|macro|ADC_SMPR2_SMP15_0
DECL|ADC_SMPR2_SMP15_1|macro|ADC_SMPR2_SMP15_1
DECL|ADC_SMPR2_SMP15_2|macro|ADC_SMPR2_SMP15_2
DECL|ADC_SMPR2_SMP15_Msk|macro|ADC_SMPR2_SMP15_Msk
DECL|ADC_SMPR2_SMP15_Pos|macro|ADC_SMPR2_SMP15_Pos
DECL|ADC_SMPR2_SMP15|macro|ADC_SMPR2_SMP15
DECL|ADC_SMPR2_SMP16_0|macro|ADC_SMPR2_SMP16_0
DECL|ADC_SMPR2_SMP16_1|macro|ADC_SMPR2_SMP16_1
DECL|ADC_SMPR2_SMP16_2|macro|ADC_SMPR2_SMP16_2
DECL|ADC_SMPR2_SMP16_Msk|macro|ADC_SMPR2_SMP16_Msk
DECL|ADC_SMPR2_SMP16_Pos|macro|ADC_SMPR2_SMP16_Pos
DECL|ADC_SMPR2_SMP16|macro|ADC_SMPR2_SMP16
DECL|ADC_SMPR2_SMP17_0|macro|ADC_SMPR2_SMP17_0
DECL|ADC_SMPR2_SMP17_1|macro|ADC_SMPR2_SMP17_1
DECL|ADC_SMPR2_SMP17_2|macro|ADC_SMPR2_SMP17_2
DECL|ADC_SMPR2_SMP17_Msk|macro|ADC_SMPR2_SMP17_Msk
DECL|ADC_SMPR2_SMP17_Pos|macro|ADC_SMPR2_SMP17_Pos
DECL|ADC_SMPR2_SMP17|macro|ADC_SMPR2_SMP17
DECL|ADC_SMPR2_SMP18_0|macro|ADC_SMPR2_SMP18_0
DECL|ADC_SMPR2_SMP18_1|macro|ADC_SMPR2_SMP18_1
DECL|ADC_SMPR2_SMP18_2|macro|ADC_SMPR2_SMP18_2
DECL|ADC_SMPR2_SMP18_Msk|macro|ADC_SMPR2_SMP18_Msk
DECL|ADC_SMPR2_SMP18_Pos|macro|ADC_SMPR2_SMP18_Pos
DECL|ADC_SMPR2_SMP18|macro|ADC_SMPR2_SMP18
DECL|ADC_SQR1_L_0|macro|ADC_SQR1_L_0
DECL|ADC_SQR1_L_1|macro|ADC_SQR1_L_1
DECL|ADC_SQR1_L_2|macro|ADC_SQR1_L_2
DECL|ADC_SQR1_L_3|macro|ADC_SQR1_L_3
DECL|ADC_SQR1_L_Msk|macro|ADC_SQR1_L_Msk
DECL|ADC_SQR1_L_Pos|macro|ADC_SQR1_L_Pos
DECL|ADC_SQR1_L|macro|ADC_SQR1_L
DECL|ADC_SQR1_SQ1_0|macro|ADC_SQR1_SQ1_0
DECL|ADC_SQR1_SQ1_1|macro|ADC_SQR1_SQ1_1
DECL|ADC_SQR1_SQ1_2|macro|ADC_SQR1_SQ1_2
DECL|ADC_SQR1_SQ1_3|macro|ADC_SQR1_SQ1_3
DECL|ADC_SQR1_SQ1_4|macro|ADC_SQR1_SQ1_4
DECL|ADC_SQR1_SQ1_Msk|macro|ADC_SQR1_SQ1_Msk
DECL|ADC_SQR1_SQ1_Pos|macro|ADC_SQR1_SQ1_Pos
DECL|ADC_SQR1_SQ1|macro|ADC_SQR1_SQ1
DECL|ADC_SQR1_SQ2_0|macro|ADC_SQR1_SQ2_0
DECL|ADC_SQR1_SQ2_1|macro|ADC_SQR1_SQ2_1
DECL|ADC_SQR1_SQ2_2|macro|ADC_SQR1_SQ2_2
DECL|ADC_SQR1_SQ2_3|macro|ADC_SQR1_SQ2_3
DECL|ADC_SQR1_SQ2_4|macro|ADC_SQR1_SQ2_4
DECL|ADC_SQR1_SQ2_Msk|macro|ADC_SQR1_SQ2_Msk
DECL|ADC_SQR1_SQ2_Pos|macro|ADC_SQR1_SQ2_Pos
DECL|ADC_SQR1_SQ2|macro|ADC_SQR1_SQ2
DECL|ADC_SQR1_SQ3_0|macro|ADC_SQR1_SQ3_0
DECL|ADC_SQR1_SQ3_1|macro|ADC_SQR1_SQ3_1
DECL|ADC_SQR1_SQ3_2|macro|ADC_SQR1_SQ3_2
DECL|ADC_SQR1_SQ3_3|macro|ADC_SQR1_SQ3_3
DECL|ADC_SQR1_SQ3_4|macro|ADC_SQR1_SQ3_4
DECL|ADC_SQR1_SQ3_Msk|macro|ADC_SQR1_SQ3_Msk
DECL|ADC_SQR1_SQ3_Pos|macro|ADC_SQR1_SQ3_Pos
DECL|ADC_SQR1_SQ3|macro|ADC_SQR1_SQ3
DECL|ADC_SQR1_SQ4_0|macro|ADC_SQR1_SQ4_0
DECL|ADC_SQR1_SQ4_1|macro|ADC_SQR1_SQ4_1
DECL|ADC_SQR1_SQ4_2|macro|ADC_SQR1_SQ4_2
DECL|ADC_SQR1_SQ4_3|macro|ADC_SQR1_SQ4_3
DECL|ADC_SQR1_SQ4_4|macro|ADC_SQR1_SQ4_4
DECL|ADC_SQR1_SQ4_Msk|macro|ADC_SQR1_SQ4_Msk
DECL|ADC_SQR1_SQ4_Pos|macro|ADC_SQR1_SQ4_Pos
DECL|ADC_SQR1_SQ4|macro|ADC_SQR1_SQ4
DECL|ADC_SQR2_SQ5_0|macro|ADC_SQR2_SQ5_0
DECL|ADC_SQR2_SQ5_1|macro|ADC_SQR2_SQ5_1
DECL|ADC_SQR2_SQ5_2|macro|ADC_SQR2_SQ5_2
DECL|ADC_SQR2_SQ5_3|macro|ADC_SQR2_SQ5_3
DECL|ADC_SQR2_SQ5_4|macro|ADC_SQR2_SQ5_4
DECL|ADC_SQR2_SQ5_Msk|macro|ADC_SQR2_SQ5_Msk
DECL|ADC_SQR2_SQ5_Pos|macro|ADC_SQR2_SQ5_Pos
DECL|ADC_SQR2_SQ5|macro|ADC_SQR2_SQ5
DECL|ADC_SQR2_SQ6_0|macro|ADC_SQR2_SQ6_0
DECL|ADC_SQR2_SQ6_1|macro|ADC_SQR2_SQ6_1
DECL|ADC_SQR2_SQ6_2|macro|ADC_SQR2_SQ6_2
DECL|ADC_SQR2_SQ6_3|macro|ADC_SQR2_SQ6_3
DECL|ADC_SQR2_SQ6_4|macro|ADC_SQR2_SQ6_4
DECL|ADC_SQR2_SQ6_Msk|macro|ADC_SQR2_SQ6_Msk
DECL|ADC_SQR2_SQ6_Pos|macro|ADC_SQR2_SQ6_Pos
DECL|ADC_SQR2_SQ6|macro|ADC_SQR2_SQ6
DECL|ADC_SQR2_SQ7_0|macro|ADC_SQR2_SQ7_0
DECL|ADC_SQR2_SQ7_1|macro|ADC_SQR2_SQ7_1
DECL|ADC_SQR2_SQ7_2|macro|ADC_SQR2_SQ7_2
DECL|ADC_SQR2_SQ7_3|macro|ADC_SQR2_SQ7_3
DECL|ADC_SQR2_SQ7_4|macro|ADC_SQR2_SQ7_4
DECL|ADC_SQR2_SQ7_Msk|macro|ADC_SQR2_SQ7_Msk
DECL|ADC_SQR2_SQ7_Pos|macro|ADC_SQR2_SQ7_Pos
DECL|ADC_SQR2_SQ7|macro|ADC_SQR2_SQ7
DECL|ADC_SQR2_SQ8_0|macro|ADC_SQR2_SQ8_0
DECL|ADC_SQR2_SQ8_1|macro|ADC_SQR2_SQ8_1
DECL|ADC_SQR2_SQ8_2|macro|ADC_SQR2_SQ8_2
DECL|ADC_SQR2_SQ8_3|macro|ADC_SQR2_SQ8_3
DECL|ADC_SQR2_SQ8_4|macro|ADC_SQR2_SQ8_4
DECL|ADC_SQR2_SQ8_Msk|macro|ADC_SQR2_SQ8_Msk
DECL|ADC_SQR2_SQ8_Pos|macro|ADC_SQR2_SQ8_Pos
DECL|ADC_SQR2_SQ8|macro|ADC_SQR2_SQ8
DECL|ADC_SQR2_SQ9_0|macro|ADC_SQR2_SQ9_0
DECL|ADC_SQR2_SQ9_1|macro|ADC_SQR2_SQ9_1
DECL|ADC_SQR2_SQ9_2|macro|ADC_SQR2_SQ9_2
DECL|ADC_SQR2_SQ9_3|macro|ADC_SQR2_SQ9_3
DECL|ADC_SQR2_SQ9_4|macro|ADC_SQR2_SQ9_4
DECL|ADC_SQR2_SQ9_Msk|macro|ADC_SQR2_SQ9_Msk
DECL|ADC_SQR2_SQ9_Pos|macro|ADC_SQR2_SQ9_Pos
DECL|ADC_SQR2_SQ9|macro|ADC_SQR2_SQ9
DECL|ADC_SQR3_SQ10_0|macro|ADC_SQR3_SQ10_0
DECL|ADC_SQR3_SQ10_1|macro|ADC_SQR3_SQ10_1
DECL|ADC_SQR3_SQ10_2|macro|ADC_SQR3_SQ10_2
DECL|ADC_SQR3_SQ10_3|macro|ADC_SQR3_SQ10_3
DECL|ADC_SQR3_SQ10_4|macro|ADC_SQR3_SQ10_4
DECL|ADC_SQR3_SQ10_Msk|macro|ADC_SQR3_SQ10_Msk
DECL|ADC_SQR3_SQ10_Pos|macro|ADC_SQR3_SQ10_Pos
DECL|ADC_SQR3_SQ10|macro|ADC_SQR3_SQ10
DECL|ADC_SQR3_SQ11_0|macro|ADC_SQR3_SQ11_0
DECL|ADC_SQR3_SQ11_1|macro|ADC_SQR3_SQ11_1
DECL|ADC_SQR3_SQ11_2|macro|ADC_SQR3_SQ11_2
DECL|ADC_SQR3_SQ11_3|macro|ADC_SQR3_SQ11_3
DECL|ADC_SQR3_SQ11_4|macro|ADC_SQR3_SQ11_4
DECL|ADC_SQR3_SQ11_Msk|macro|ADC_SQR3_SQ11_Msk
DECL|ADC_SQR3_SQ11_Pos|macro|ADC_SQR3_SQ11_Pos
DECL|ADC_SQR3_SQ11|macro|ADC_SQR3_SQ11
DECL|ADC_SQR3_SQ12_0|macro|ADC_SQR3_SQ12_0
DECL|ADC_SQR3_SQ12_1|macro|ADC_SQR3_SQ12_1
DECL|ADC_SQR3_SQ12_2|macro|ADC_SQR3_SQ12_2
DECL|ADC_SQR3_SQ12_3|macro|ADC_SQR3_SQ12_3
DECL|ADC_SQR3_SQ12_4|macro|ADC_SQR3_SQ12_4
DECL|ADC_SQR3_SQ12_Msk|macro|ADC_SQR3_SQ12_Msk
DECL|ADC_SQR3_SQ12_Pos|macro|ADC_SQR3_SQ12_Pos
DECL|ADC_SQR3_SQ12|macro|ADC_SQR3_SQ12
DECL|ADC_SQR3_SQ13_0|macro|ADC_SQR3_SQ13_0
DECL|ADC_SQR3_SQ13_1|macro|ADC_SQR3_SQ13_1
DECL|ADC_SQR3_SQ13_2|macro|ADC_SQR3_SQ13_2
DECL|ADC_SQR3_SQ13_3|macro|ADC_SQR3_SQ13_3
DECL|ADC_SQR3_SQ13_4|macro|ADC_SQR3_SQ13_4
DECL|ADC_SQR3_SQ13_Msk|macro|ADC_SQR3_SQ13_Msk
DECL|ADC_SQR3_SQ13_Pos|macro|ADC_SQR3_SQ13_Pos
DECL|ADC_SQR3_SQ13|macro|ADC_SQR3_SQ13
DECL|ADC_SQR3_SQ14_0|macro|ADC_SQR3_SQ14_0
DECL|ADC_SQR3_SQ14_1|macro|ADC_SQR3_SQ14_1
DECL|ADC_SQR3_SQ14_2|macro|ADC_SQR3_SQ14_2
DECL|ADC_SQR3_SQ14_3|macro|ADC_SQR3_SQ14_3
DECL|ADC_SQR3_SQ14_4|macro|ADC_SQR3_SQ14_4
DECL|ADC_SQR3_SQ14_Msk|macro|ADC_SQR3_SQ14_Msk
DECL|ADC_SQR3_SQ14_Pos|macro|ADC_SQR3_SQ14_Pos
DECL|ADC_SQR3_SQ14|macro|ADC_SQR3_SQ14
DECL|ADC_SQR4_SQ15_0|macro|ADC_SQR4_SQ15_0
DECL|ADC_SQR4_SQ15_1|macro|ADC_SQR4_SQ15_1
DECL|ADC_SQR4_SQ15_2|macro|ADC_SQR4_SQ15_2
DECL|ADC_SQR4_SQ15_3|macro|ADC_SQR4_SQ15_3
DECL|ADC_SQR4_SQ15_4|macro|ADC_SQR4_SQ15_4
DECL|ADC_SQR4_SQ15_Msk|macro|ADC_SQR4_SQ15_Msk
DECL|ADC_SQR4_SQ15_Pos|macro|ADC_SQR4_SQ15_Pos
DECL|ADC_SQR4_SQ15|macro|ADC_SQR4_SQ15
DECL|ADC_SQR4_SQ16_0|macro|ADC_SQR4_SQ16_0
DECL|ADC_SQR4_SQ16_1|macro|ADC_SQR4_SQ16_1
DECL|ADC_SQR4_SQ16_2|macro|ADC_SQR4_SQ16_2
DECL|ADC_SQR4_SQ16_3|macro|ADC_SQR4_SQ16_3
DECL|ADC_SQR4_SQ16_4|macro|ADC_SQR4_SQ16_4
DECL|ADC_SQR4_SQ16_Msk|macro|ADC_SQR4_SQ16_Msk
DECL|ADC_SQR4_SQ16_Pos|macro|ADC_SQR4_SQ16_Pos
DECL|ADC_SQR4_SQ16|macro|ADC_SQR4_SQ16
DECL|ADC_TR1_HT1_0|macro|ADC_TR1_HT1_0
DECL|ADC_TR1_HT1_10|macro|ADC_TR1_HT1_10
DECL|ADC_TR1_HT1_11|macro|ADC_TR1_HT1_11
DECL|ADC_TR1_HT1_1|macro|ADC_TR1_HT1_1
DECL|ADC_TR1_HT1_2|macro|ADC_TR1_HT1_2
DECL|ADC_TR1_HT1_3|macro|ADC_TR1_HT1_3
DECL|ADC_TR1_HT1_4|macro|ADC_TR1_HT1_4
DECL|ADC_TR1_HT1_5|macro|ADC_TR1_HT1_5
DECL|ADC_TR1_HT1_6|macro|ADC_TR1_HT1_6
DECL|ADC_TR1_HT1_7|macro|ADC_TR1_HT1_7
DECL|ADC_TR1_HT1_8|macro|ADC_TR1_HT1_8
DECL|ADC_TR1_HT1_9|macro|ADC_TR1_HT1_9
DECL|ADC_TR1_HT1_Msk|macro|ADC_TR1_HT1_Msk
DECL|ADC_TR1_HT1_Pos|macro|ADC_TR1_HT1_Pos
DECL|ADC_TR1_HT1|macro|ADC_TR1_HT1
DECL|ADC_TR1_LT1_0|macro|ADC_TR1_LT1_0
DECL|ADC_TR1_LT1_10|macro|ADC_TR1_LT1_10
DECL|ADC_TR1_LT1_11|macro|ADC_TR1_LT1_11
DECL|ADC_TR1_LT1_1|macro|ADC_TR1_LT1_1
DECL|ADC_TR1_LT1_2|macro|ADC_TR1_LT1_2
DECL|ADC_TR1_LT1_3|macro|ADC_TR1_LT1_3
DECL|ADC_TR1_LT1_4|macro|ADC_TR1_LT1_4
DECL|ADC_TR1_LT1_5|macro|ADC_TR1_LT1_5
DECL|ADC_TR1_LT1_6|macro|ADC_TR1_LT1_6
DECL|ADC_TR1_LT1_7|macro|ADC_TR1_LT1_7
DECL|ADC_TR1_LT1_8|macro|ADC_TR1_LT1_8
DECL|ADC_TR1_LT1_9|macro|ADC_TR1_LT1_9
DECL|ADC_TR1_LT1_Msk|macro|ADC_TR1_LT1_Msk
DECL|ADC_TR1_LT1_Pos|macro|ADC_TR1_LT1_Pos
DECL|ADC_TR1_LT1|macro|ADC_TR1_LT1
DECL|ADC_TR2_HT2_0|macro|ADC_TR2_HT2_0
DECL|ADC_TR2_HT2_1|macro|ADC_TR2_HT2_1
DECL|ADC_TR2_HT2_2|macro|ADC_TR2_HT2_2
DECL|ADC_TR2_HT2_3|macro|ADC_TR2_HT2_3
DECL|ADC_TR2_HT2_4|macro|ADC_TR2_HT2_4
DECL|ADC_TR2_HT2_5|macro|ADC_TR2_HT2_5
DECL|ADC_TR2_HT2_6|macro|ADC_TR2_HT2_6
DECL|ADC_TR2_HT2_7|macro|ADC_TR2_HT2_7
DECL|ADC_TR2_HT2_Msk|macro|ADC_TR2_HT2_Msk
DECL|ADC_TR2_HT2_Pos|macro|ADC_TR2_HT2_Pos
DECL|ADC_TR2_HT2|macro|ADC_TR2_HT2
DECL|ADC_TR2_LT2_0|macro|ADC_TR2_LT2_0
DECL|ADC_TR2_LT2_1|macro|ADC_TR2_LT2_1
DECL|ADC_TR2_LT2_2|macro|ADC_TR2_LT2_2
DECL|ADC_TR2_LT2_3|macro|ADC_TR2_LT2_3
DECL|ADC_TR2_LT2_4|macro|ADC_TR2_LT2_4
DECL|ADC_TR2_LT2_5|macro|ADC_TR2_LT2_5
DECL|ADC_TR2_LT2_6|macro|ADC_TR2_LT2_6
DECL|ADC_TR2_LT2_7|macro|ADC_TR2_LT2_7
DECL|ADC_TR2_LT2_Msk|macro|ADC_TR2_LT2_Msk
DECL|ADC_TR2_LT2_Pos|macro|ADC_TR2_LT2_Pos
DECL|ADC_TR2_LT2|macro|ADC_TR2_LT2
DECL|ADC_TR3_HT3_0|macro|ADC_TR3_HT3_0
DECL|ADC_TR3_HT3_1|macro|ADC_TR3_HT3_1
DECL|ADC_TR3_HT3_2|macro|ADC_TR3_HT3_2
DECL|ADC_TR3_HT3_3|macro|ADC_TR3_HT3_3
DECL|ADC_TR3_HT3_4|macro|ADC_TR3_HT3_4
DECL|ADC_TR3_HT3_5|macro|ADC_TR3_HT3_5
DECL|ADC_TR3_HT3_6|macro|ADC_TR3_HT3_6
DECL|ADC_TR3_HT3_7|macro|ADC_TR3_HT3_7
DECL|ADC_TR3_HT3_Msk|macro|ADC_TR3_HT3_Msk
DECL|ADC_TR3_HT3_Pos|macro|ADC_TR3_HT3_Pos
DECL|ADC_TR3_HT3|macro|ADC_TR3_HT3
DECL|ADC_TR3_LT3_0|macro|ADC_TR3_LT3_0
DECL|ADC_TR3_LT3_1|macro|ADC_TR3_LT3_1
DECL|ADC_TR3_LT3_2|macro|ADC_TR3_LT3_2
DECL|ADC_TR3_LT3_3|macro|ADC_TR3_LT3_3
DECL|ADC_TR3_LT3_4|macro|ADC_TR3_LT3_4
DECL|ADC_TR3_LT3_5|macro|ADC_TR3_LT3_5
DECL|ADC_TR3_LT3_6|macro|ADC_TR3_LT3_6
DECL|ADC_TR3_LT3_7|macro|ADC_TR3_LT3_7
DECL|ADC_TR3_LT3_Msk|macro|ADC_TR3_LT3_Msk
DECL|ADC_TR3_LT3_Pos|macro|ADC_TR3_LT3_Pos
DECL|ADC_TR3_LT3|macro|ADC_TR3_LT3
DECL|ADC_TypeDef|typedef|} ADC_TypeDef;
DECL|AFR|member|__IO uint32_t AFR[2]; /*!< GPIO alternate function registers, Address offset: 0x20-0x24 */
DECL|AHB1PERIPH_BASE|macro|AHB1PERIPH_BASE
DECL|AHB2PERIPH_BASE|macro|AHB2PERIPH_BASE
DECL|AHB3PERIPH_BASE|macro|AHB3PERIPH_BASE
DECL|AHBENR|member|__IO uint32_t AHBENR; /*!< RCC AHB peripheral clock register, Address offset: 0x14 */
DECL|AHBRSTR|member|__IO uint32_t AHBRSTR; /*!< RCC AHB peripheral reset register, Address offset: 0x28 */
DECL|ALRMAR|member|__IO uint32_t ALRMAR; /*!< RTC alarm A register, Address offset: 0x1C */
DECL|ALRMASSR|member|__IO uint32_t ALRMASSR; /*!< RTC alarm A sub second register, Address offset: 0x44 */
DECL|ALRMBR|member|__IO uint32_t ALRMBR; /*!< RTC alarm B register, Address offset: 0x20 */
DECL|ALRMBSSR|member|__IO uint32_t ALRMBSSR; /*!< RTC alarm B sub second register, Address offset: 0x48 */
DECL|APB1ENR|member|__IO uint32_t APB1ENR; /*!< RCC APB1 peripheral clock enable register, Address offset: 0x1C */
DECL|APB1FZ|member|__IO uint32_t APB1FZ; /*!< Debug MCU APB1 freeze register, Address offset: 0x08 */
DECL|APB1PERIPH_BASE|macro|APB1PERIPH_BASE
DECL|APB1RSTR|member|__IO uint32_t APB1RSTR; /*!< RCC APB1 peripheral reset register, Address offset: 0x10 */
DECL|APB2ENR|member|__IO uint32_t APB2ENR; /*!< RCC APB2 peripheral clock enable register, Address offset: 0x18 */
DECL|APB2FZ|member|__IO uint32_t APB2FZ; /*!< Debug MCU APB2 freeze register, Address offset: 0x0C */
DECL|APB2PERIPH_BASE|macro|APB2PERIPH_BASE
DECL|APB2RSTR|member|__IO uint32_t APB2RSTR; /*!< RCC APB2 peripheral reset register, Address offset: 0x0C */
DECL|ARR|member|__IO uint32_t ARR; /*!< TIM auto-reload register, Address offset: 0x2C */
DECL|AR|member|__IO uint32_t AR; /*!< FLASH address register, Address offset: 0x14 */
DECL|AWD2CR|member|__IO uint32_t AWD2CR; /*!< ADC Analog Watchdog 2 Configuration Register, Address offset: 0xA0 */
DECL|AWD3CR|member|__IO uint32_t AWD3CR; /*!< ADC Analog Watchdog 3 Configuration Register, Address offset: 0xA4 */
DECL|BDCR|member|__IO uint32_t BDCR; /*!< RCC Backup domain control register, Address offset: 0x20 */
DECL|BDTR|member|__IO uint32_t BDTR; /*!< TIM break and dead-time register, Address offset: 0x44 */
DECL|BKP0R|member|__IO uint32_t BKP0R; /*!< RTC backup register 0, Address offset: 0x50 */
DECL|BKP10R|member|__IO uint32_t BKP10R; /*!< RTC backup register 10, Address offset: 0x78 */
DECL|BKP11R|member|__IO uint32_t BKP11R; /*!< RTC backup register 11, Address offset: 0x7C */
DECL|BKP12R|member|__IO uint32_t BKP12R; /*!< RTC backup register 12, Address offset: 0x80 */
DECL|BKP13R|member|__IO uint32_t BKP13R; /*!< RTC backup register 13, Address offset: 0x84 */
DECL|BKP14R|member|__IO uint32_t BKP14R; /*!< RTC backup register 14, Address offset: 0x88 */
DECL|BKP15R|member|__IO uint32_t BKP15R; /*!< RTC backup register 15, Address offset: 0x8C */
DECL|BKP16R|member|__IO uint32_t BKP16R; /*!< RTC backup register 16, Address offset: 0x90 */
DECL|BKP17R|member|__IO uint32_t BKP17R; /*!< RTC backup register 17, Address offset: 0x94 */
DECL|BKP18R|member|__IO uint32_t BKP18R; /*!< RTC backup register 18, Address offset: 0x98 */
DECL|BKP19R|member|__IO uint32_t BKP19R; /*!< RTC backup register 19, Address offset: 0x9C */
DECL|BKP1R|member|__IO uint32_t BKP1R; /*!< RTC backup register 1, Address offset: 0x54 */
DECL|BKP2R|member|__IO uint32_t BKP2R; /*!< RTC backup register 2, Address offset: 0x58 */
DECL|BKP3R|member|__IO uint32_t BKP3R; /*!< RTC backup register 3, Address offset: 0x5C */
DECL|BKP4R|member|__IO uint32_t BKP4R; /*!< RTC backup register 4, Address offset: 0x60 */
DECL|BKP5R|member|__IO uint32_t BKP5R; /*!< RTC backup register 5, Address offset: 0x64 */
DECL|BKP6R|member|__IO uint32_t BKP6R; /*!< RTC backup register 6, Address offset: 0x68 */
DECL|BKP7R|member|__IO uint32_t BKP7R; /*!< RTC backup register 7, Address offset: 0x6C */
DECL|BKP8R|member|__IO uint32_t BKP8R; /*!< RTC backup register 8, Address offset: 0x70 */
DECL|BKP9R|member|__IO uint32_t BKP9R; /*!< RTC backup register 9, Address offset: 0x74 */
DECL|BRR|member|__IO uint32_t BRR; /*!< GPIO bit reset register, Address offset: 0x28 */
DECL|BRR|member|__IO uint32_t BRR; /*!< USART Baud rate register, Address offset: 0x0C */
DECL|BSRR|member|__IO uint32_t BSRR; /*!< GPIO port bit set/reset register, Address offset: 0x1A */
DECL|BTABLE|member|__IO uint16_t BTABLE; /*!< Buffer Table address register, Address offset: 0x50 */
DECL|BTR|member|__IO uint32_t BTR; /*!< CAN bit timing register, Address offset: 0x1C */
DECL|BusFault_IRQn|enumerator|BusFault_IRQn = -11, /*!< 5 Cortex-M4 Bus Fault Interrupt */
DECL|CALFACT|member|__IO uint32_t CALFACT; /*!< ADC Calibration Factors, Address offset: 0xB4 */
DECL|CALR|member|__IO uint32_t CALR; /*!< RTC calibration register, Address offset: 0x3C */
DECL|CAN_BASE|macro|CAN_BASE
DECL|CAN_BTR_BRP_Msk|macro|CAN_BTR_BRP_Msk
DECL|CAN_BTR_BRP_Pos|macro|CAN_BTR_BRP_Pos
DECL|CAN_BTR_BRP|macro|CAN_BTR_BRP
DECL|CAN_BTR_LBKM_Msk|macro|CAN_BTR_LBKM_Msk
DECL|CAN_BTR_LBKM_Pos|macro|CAN_BTR_LBKM_Pos
DECL|CAN_BTR_LBKM|macro|CAN_BTR_LBKM
DECL|CAN_BTR_SILM_Msk|macro|CAN_BTR_SILM_Msk
DECL|CAN_BTR_SILM_Pos|macro|CAN_BTR_SILM_Pos
DECL|CAN_BTR_SILM|macro|CAN_BTR_SILM
DECL|CAN_BTR_SJW_0|macro|CAN_BTR_SJW_0
DECL|CAN_BTR_SJW_1|macro|CAN_BTR_SJW_1
DECL|CAN_BTR_SJW_Msk|macro|CAN_BTR_SJW_Msk
DECL|CAN_BTR_SJW_Pos|macro|CAN_BTR_SJW_Pos
DECL|CAN_BTR_SJW|macro|CAN_BTR_SJW
DECL|CAN_BTR_TS1_0|macro|CAN_BTR_TS1_0
DECL|CAN_BTR_TS1_1|macro|CAN_BTR_TS1_1
DECL|CAN_BTR_TS1_2|macro|CAN_BTR_TS1_2
DECL|CAN_BTR_TS1_3|macro|CAN_BTR_TS1_3
DECL|CAN_BTR_TS1_Msk|macro|CAN_BTR_TS1_Msk
DECL|CAN_BTR_TS1_Pos|macro|CAN_BTR_TS1_Pos
DECL|CAN_BTR_TS1|macro|CAN_BTR_TS1
DECL|CAN_BTR_TS2_0|macro|CAN_BTR_TS2_0
DECL|CAN_BTR_TS2_1|macro|CAN_BTR_TS2_1
DECL|CAN_BTR_TS2_2|macro|CAN_BTR_TS2_2
DECL|CAN_BTR_TS2_Msk|macro|CAN_BTR_TS2_Msk
DECL|CAN_BTR_TS2_Pos|macro|CAN_BTR_TS2_Pos
DECL|CAN_BTR_TS2|macro|CAN_BTR_TS2
DECL|CAN_ESR_BOFF_Msk|macro|CAN_ESR_BOFF_Msk
DECL|CAN_ESR_BOFF_Pos|macro|CAN_ESR_BOFF_Pos
DECL|CAN_ESR_BOFF|macro|CAN_ESR_BOFF
DECL|CAN_ESR_EPVF_Msk|macro|CAN_ESR_EPVF_Msk
DECL|CAN_ESR_EPVF_Pos|macro|CAN_ESR_EPVF_Pos
DECL|CAN_ESR_EPVF|macro|CAN_ESR_EPVF
DECL|CAN_ESR_EWGF_Msk|macro|CAN_ESR_EWGF_Msk
DECL|CAN_ESR_EWGF_Pos|macro|CAN_ESR_EWGF_Pos
DECL|CAN_ESR_EWGF|macro|CAN_ESR_EWGF
DECL|CAN_ESR_LEC_0|macro|CAN_ESR_LEC_0
DECL|CAN_ESR_LEC_1|macro|CAN_ESR_LEC_1
DECL|CAN_ESR_LEC_2|macro|CAN_ESR_LEC_2
DECL|CAN_ESR_LEC_Msk|macro|CAN_ESR_LEC_Msk
DECL|CAN_ESR_LEC_Pos|macro|CAN_ESR_LEC_Pos
DECL|CAN_ESR_LEC|macro|CAN_ESR_LEC
DECL|CAN_ESR_REC_Msk|macro|CAN_ESR_REC_Msk
DECL|CAN_ESR_REC_Pos|macro|CAN_ESR_REC_Pos
DECL|CAN_ESR_REC|macro|CAN_ESR_REC
DECL|CAN_ESR_TEC_Msk|macro|CAN_ESR_TEC_Msk
DECL|CAN_ESR_TEC_Pos|macro|CAN_ESR_TEC_Pos
DECL|CAN_ESR_TEC|macro|CAN_ESR_TEC
DECL|CAN_F0R1_FB0_Msk|macro|CAN_F0R1_FB0_Msk
DECL|CAN_F0R1_FB0_Pos|macro|CAN_F0R1_FB0_Pos
DECL|CAN_F0R1_FB0|macro|CAN_F0R1_FB0
DECL|CAN_F0R1_FB10_Msk|macro|CAN_F0R1_FB10_Msk
DECL|CAN_F0R1_FB10_Pos|macro|CAN_F0R1_FB10_Pos
DECL|CAN_F0R1_FB10|macro|CAN_F0R1_FB10
DECL|CAN_F0R1_FB11_Msk|macro|CAN_F0R1_FB11_Msk
DECL|CAN_F0R1_FB11_Pos|macro|CAN_F0R1_FB11_Pos
DECL|CAN_F0R1_FB11|macro|CAN_F0R1_FB11
DECL|CAN_F0R1_FB12_Msk|macro|CAN_F0R1_FB12_Msk
DECL|CAN_F0R1_FB12_Pos|macro|CAN_F0R1_FB12_Pos
DECL|CAN_F0R1_FB12|macro|CAN_F0R1_FB12
DECL|CAN_F0R1_FB13_Msk|macro|CAN_F0R1_FB13_Msk
DECL|CAN_F0R1_FB13_Pos|macro|CAN_F0R1_FB13_Pos
DECL|CAN_F0R1_FB13|macro|CAN_F0R1_FB13
DECL|CAN_F0R1_FB14_Msk|macro|CAN_F0R1_FB14_Msk
DECL|CAN_F0R1_FB14_Pos|macro|CAN_F0R1_FB14_Pos
DECL|CAN_F0R1_FB14|macro|CAN_F0R1_FB14
DECL|CAN_F0R1_FB15_Msk|macro|CAN_F0R1_FB15_Msk
DECL|CAN_F0R1_FB15_Pos|macro|CAN_F0R1_FB15_Pos
DECL|CAN_F0R1_FB15|macro|CAN_F0R1_FB15
DECL|CAN_F0R1_FB16_Msk|macro|CAN_F0R1_FB16_Msk
DECL|CAN_F0R1_FB16_Pos|macro|CAN_F0R1_FB16_Pos
DECL|CAN_F0R1_FB16|macro|CAN_F0R1_FB16
DECL|CAN_F0R1_FB17_Msk|macro|CAN_F0R1_FB17_Msk
DECL|CAN_F0R1_FB17_Pos|macro|CAN_F0R1_FB17_Pos
DECL|CAN_F0R1_FB17|macro|CAN_F0R1_FB17
DECL|CAN_F0R1_FB18_Msk|macro|CAN_F0R1_FB18_Msk
DECL|CAN_F0R1_FB18_Pos|macro|CAN_F0R1_FB18_Pos
DECL|CAN_F0R1_FB18|macro|CAN_F0R1_FB18
DECL|CAN_F0R1_FB19_Msk|macro|CAN_F0R1_FB19_Msk
DECL|CAN_F0R1_FB19_Pos|macro|CAN_F0R1_FB19_Pos
DECL|CAN_F0R1_FB19|macro|CAN_F0R1_FB19
DECL|CAN_F0R1_FB1_Msk|macro|CAN_F0R1_FB1_Msk
DECL|CAN_F0R1_FB1_Pos|macro|CAN_F0R1_FB1_Pos
DECL|CAN_F0R1_FB1|macro|CAN_F0R1_FB1
DECL|CAN_F0R1_FB20_Msk|macro|CAN_F0R1_FB20_Msk
DECL|CAN_F0R1_FB20_Pos|macro|CAN_F0R1_FB20_Pos
DECL|CAN_F0R1_FB20|macro|CAN_F0R1_FB20
DECL|CAN_F0R1_FB21_Msk|macro|CAN_F0R1_FB21_Msk
DECL|CAN_F0R1_FB21_Pos|macro|CAN_F0R1_FB21_Pos
DECL|CAN_F0R1_FB21|macro|CAN_F0R1_FB21
DECL|CAN_F0R1_FB22_Msk|macro|CAN_F0R1_FB22_Msk
DECL|CAN_F0R1_FB22_Pos|macro|CAN_F0R1_FB22_Pos
DECL|CAN_F0R1_FB22|macro|CAN_F0R1_FB22
DECL|CAN_F0R1_FB23_Msk|macro|CAN_F0R1_FB23_Msk
DECL|CAN_F0R1_FB23_Pos|macro|CAN_F0R1_FB23_Pos
DECL|CAN_F0R1_FB23|macro|CAN_F0R1_FB23
DECL|CAN_F0R1_FB24_Msk|macro|CAN_F0R1_FB24_Msk
DECL|CAN_F0R1_FB24_Pos|macro|CAN_F0R1_FB24_Pos
DECL|CAN_F0R1_FB24|macro|CAN_F0R1_FB24
DECL|CAN_F0R1_FB25_Msk|macro|CAN_F0R1_FB25_Msk
DECL|CAN_F0R1_FB25_Pos|macro|CAN_F0R1_FB25_Pos
DECL|CAN_F0R1_FB25|macro|CAN_F0R1_FB25
DECL|CAN_F0R1_FB26_Msk|macro|CAN_F0R1_FB26_Msk
DECL|CAN_F0R1_FB26_Pos|macro|CAN_F0R1_FB26_Pos
DECL|CAN_F0R1_FB26|macro|CAN_F0R1_FB26
DECL|CAN_F0R1_FB27_Msk|macro|CAN_F0R1_FB27_Msk
DECL|CAN_F0R1_FB27_Pos|macro|CAN_F0R1_FB27_Pos
DECL|CAN_F0R1_FB27|macro|CAN_F0R1_FB27
DECL|CAN_F0R1_FB28_Msk|macro|CAN_F0R1_FB28_Msk
DECL|CAN_F0R1_FB28_Pos|macro|CAN_F0R1_FB28_Pos
DECL|CAN_F0R1_FB28|macro|CAN_F0R1_FB28
DECL|CAN_F0R1_FB29_Msk|macro|CAN_F0R1_FB29_Msk
DECL|CAN_F0R1_FB29_Pos|macro|CAN_F0R1_FB29_Pos
DECL|CAN_F0R1_FB29|macro|CAN_F0R1_FB29
DECL|CAN_F0R1_FB2_Msk|macro|CAN_F0R1_FB2_Msk
DECL|CAN_F0R1_FB2_Pos|macro|CAN_F0R1_FB2_Pos
DECL|CAN_F0R1_FB2|macro|CAN_F0R1_FB2
DECL|CAN_F0R1_FB30_Msk|macro|CAN_F0R1_FB30_Msk
DECL|CAN_F0R1_FB30_Pos|macro|CAN_F0R1_FB30_Pos
DECL|CAN_F0R1_FB30|macro|CAN_F0R1_FB30
DECL|CAN_F0R1_FB31_Msk|macro|CAN_F0R1_FB31_Msk
DECL|CAN_F0R1_FB31_Pos|macro|CAN_F0R1_FB31_Pos
DECL|CAN_F0R1_FB31|macro|CAN_F0R1_FB31
DECL|CAN_F0R1_FB3_Msk|macro|CAN_F0R1_FB3_Msk
DECL|CAN_F0R1_FB3_Pos|macro|CAN_F0R1_FB3_Pos
DECL|CAN_F0R1_FB3|macro|CAN_F0R1_FB3
DECL|CAN_F0R1_FB4_Msk|macro|CAN_F0R1_FB4_Msk
DECL|CAN_F0R1_FB4_Pos|macro|CAN_F0R1_FB4_Pos
DECL|CAN_F0R1_FB4|macro|CAN_F0R1_FB4
DECL|CAN_F0R1_FB5_Msk|macro|CAN_F0R1_FB5_Msk
DECL|CAN_F0R1_FB5_Pos|macro|CAN_F0R1_FB5_Pos
DECL|CAN_F0R1_FB5|macro|CAN_F0R1_FB5
DECL|CAN_F0R1_FB6_Msk|macro|CAN_F0R1_FB6_Msk
DECL|CAN_F0R1_FB6_Pos|macro|CAN_F0R1_FB6_Pos
DECL|CAN_F0R1_FB6|macro|CAN_F0R1_FB6
DECL|CAN_F0R1_FB7_Msk|macro|CAN_F0R1_FB7_Msk
DECL|CAN_F0R1_FB7_Pos|macro|CAN_F0R1_FB7_Pos
DECL|CAN_F0R1_FB7|macro|CAN_F0R1_FB7
DECL|CAN_F0R1_FB8_Msk|macro|CAN_F0R1_FB8_Msk
DECL|CAN_F0R1_FB8_Pos|macro|CAN_F0R1_FB8_Pos
DECL|CAN_F0R1_FB8|macro|CAN_F0R1_FB8
DECL|CAN_F0R1_FB9_Msk|macro|CAN_F0R1_FB9_Msk
DECL|CAN_F0R1_FB9_Pos|macro|CAN_F0R1_FB9_Pos
DECL|CAN_F0R1_FB9|macro|CAN_F0R1_FB9
DECL|CAN_F0R2_FB0_Msk|macro|CAN_F0R2_FB0_Msk
DECL|CAN_F0R2_FB0_Pos|macro|CAN_F0R2_FB0_Pos
DECL|CAN_F0R2_FB0|macro|CAN_F0R2_FB0
DECL|CAN_F0R2_FB10_Msk|macro|CAN_F0R2_FB10_Msk
DECL|CAN_F0R2_FB10_Pos|macro|CAN_F0R2_FB10_Pos
DECL|CAN_F0R2_FB10|macro|CAN_F0R2_FB10
DECL|CAN_F0R2_FB11_Msk|macro|CAN_F0R2_FB11_Msk
DECL|CAN_F0R2_FB11_Pos|macro|CAN_F0R2_FB11_Pos
DECL|CAN_F0R2_FB11|macro|CAN_F0R2_FB11
DECL|CAN_F0R2_FB12_Msk|macro|CAN_F0R2_FB12_Msk
DECL|CAN_F0R2_FB12_Pos|macro|CAN_F0R2_FB12_Pos
DECL|CAN_F0R2_FB12|macro|CAN_F0R2_FB12
DECL|CAN_F0R2_FB13_Msk|macro|CAN_F0R2_FB13_Msk
DECL|CAN_F0R2_FB13_Pos|macro|CAN_F0R2_FB13_Pos
DECL|CAN_F0R2_FB13|macro|CAN_F0R2_FB13
DECL|CAN_F0R2_FB14_Msk|macro|CAN_F0R2_FB14_Msk
DECL|CAN_F0R2_FB14_Pos|macro|CAN_F0R2_FB14_Pos
DECL|CAN_F0R2_FB14|macro|CAN_F0R2_FB14
DECL|CAN_F0R2_FB15_Msk|macro|CAN_F0R2_FB15_Msk
DECL|CAN_F0R2_FB15_Pos|macro|CAN_F0R2_FB15_Pos
DECL|CAN_F0R2_FB15|macro|CAN_F0R2_FB15
DECL|CAN_F0R2_FB16_Msk|macro|CAN_F0R2_FB16_Msk
DECL|CAN_F0R2_FB16_Pos|macro|CAN_F0R2_FB16_Pos
DECL|CAN_F0R2_FB16|macro|CAN_F0R2_FB16
DECL|CAN_F0R2_FB17_Msk|macro|CAN_F0R2_FB17_Msk
DECL|CAN_F0R2_FB17_Pos|macro|CAN_F0R2_FB17_Pos
DECL|CAN_F0R2_FB17|macro|CAN_F0R2_FB17
DECL|CAN_F0R2_FB18_Msk|macro|CAN_F0R2_FB18_Msk
DECL|CAN_F0R2_FB18_Pos|macro|CAN_F0R2_FB18_Pos
DECL|CAN_F0R2_FB18|macro|CAN_F0R2_FB18
DECL|CAN_F0R2_FB19_Msk|macro|CAN_F0R2_FB19_Msk
DECL|CAN_F0R2_FB19_Pos|macro|CAN_F0R2_FB19_Pos
DECL|CAN_F0R2_FB19|macro|CAN_F0R2_FB19
DECL|CAN_F0R2_FB1_Msk|macro|CAN_F0R2_FB1_Msk
DECL|CAN_F0R2_FB1_Pos|macro|CAN_F0R2_FB1_Pos
DECL|CAN_F0R2_FB1|macro|CAN_F0R2_FB1
DECL|CAN_F0R2_FB20_Msk|macro|CAN_F0R2_FB20_Msk
DECL|CAN_F0R2_FB20_Pos|macro|CAN_F0R2_FB20_Pos
DECL|CAN_F0R2_FB20|macro|CAN_F0R2_FB20
DECL|CAN_F0R2_FB21_Msk|macro|CAN_F0R2_FB21_Msk
DECL|CAN_F0R2_FB21_Pos|macro|CAN_F0R2_FB21_Pos
DECL|CAN_F0R2_FB21|macro|CAN_F0R2_FB21
DECL|CAN_F0R2_FB22_Msk|macro|CAN_F0R2_FB22_Msk
DECL|CAN_F0R2_FB22_Pos|macro|CAN_F0R2_FB22_Pos
DECL|CAN_F0R2_FB22|macro|CAN_F0R2_FB22
DECL|CAN_F0R2_FB23_Msk|macro|CAN_F0R2_FB23_Msk
DECL|CAN_F0R2_FB23_Pos|macro|CAN_F0R2_FB23_Pos
DECL|CAN_F0R2_FB23|macro|CAN_F0R2_FB23
DECL|CAN_F0R2_FB24_Msk|macro|CAN_F0R2_FB24_Msk
DECL|CAN_F0R2_FB24_Pos|macro|CAN_F0R2_FB24_Pos
DECL|CAN_F0R2_FB24|macro|CAN_F0R2_FB24
DECL|CAN_F0R2_FB25_Msk|macro|CAN_F0R2_FB25_Msk
DECL|CAN_F0R2_FB25_Pos|macro|CAN_F0R2_FB25_Pos
DECL|CAN_F0R2_FB25|macro|CAN_F0R2_FB25
DECL|CAN_F0R2_FB26_Msk|macro|CAN_F0R2_FB26_Msk
DECL|CAN_F0R2_FB26_Pos|macro|CAN_F0R2_FB26_Pos
DECL|CAN_F0R2_FB26|macro|CAN_F0R2_FB26
DECL|CAN_F0R2_FB27_Msk|macro|CAN_F0R2_FB27_Msk
DECL|CAN_F0R2_FB27_Pos|macro|CAN_F0R2_FB27_Pos
DECL|CAN_F0R2_FB27|macro|CAN_F0R2_FB27
DECL|CAN_F0R2_FB28_Msk|macro|CAN_F0R2_FB28_Msk
DECL|CAN_F0R2_FB28_Pos|macro|CAN_F0R2_FB28_Pos
DECL|CAN_F0R2_FB28|macro|CAN_F0R2_FB28
DECL|CAN_F0R2_FB29_Msk|macro|CAN_F0R2_FB29_Msk
DECL|CAN_F0R2_FB29_Pos|macro|CAN_F0R2_FB29_Pos
DECL|CAN_F0R2_FB29|macro|CAN_F0R2_FB29
DECL|CAN_F0R2_FB2_Msk|macro|CAN_F0R2_FB2_Msk
DECL|CAN_F0R2_FB2_Pos|macro|CAN_F0R2_FB2_Pos
DECL|CAN_F0R2_FB2|macro|CAN_F0R2_FB2
DECL|CAN_F0R2_FB30_Msk|macro|CAN_F0R2_FB30_Msk
DECL|CAN_F0R2_FB30_Pos|macro|CAN_F0R2_FB30_Pos
DECL|CAN_F0R2_FB30|macro|CAN_F0R2_FB30
DECL|CAN_F0R2_FB31_Msk|macro|CAN_F0R2_FB31_Msk
DECL|CAN_F0R2_FB31_Pos|macro|CAN_F0R2_FB31_Pos
DECL|CAN_F0R2_FB31|macro|CAN_F0R2_FB31
DECL|CAN_F0R2_FB3_Msk|macro|CAN_F0R2_FB3_Msk
DECL|CAN_F0R2_FB3_Pos|macro|CAN_F0R2_FB3_Pos
DECL|CAN_F0R2_FB3|macro|CAN_F0R2_FB3
DECL|CAN_F0R2_FB4_Msk|macro|CAN_F0R2_FB4_Msk
DECL|CAN_F0R2_FB4_Pos|macro|CAN_F0R2_FB4_Pos
DECL|CAN_F0R2_FB4|macro|CAN_F0R2_FB4
DECL|CAN_F0R2_FB5_Msk|macro|CAN_F0R2_FB5_Msk
DECL|CAN_F0R2_FB5_Pos|macro|CAN_F0R2_FB5_Pos
DECL|CAN_F0R2_FB5|macro|CAN_F0R2_FB5
DECL|CAN_F0R2_FB6_Msk|macro|CAN_F0R2_FB6_Msk
DECL|CAN_F0R2_FB6_Pos|macro|CAN_F0R2_FB6_Pos
DECL|CAN_F0R2_FB6|macro|CAN_F0R2_FB6
DECL|CAN_F0R2_FB7_Msk|macro|CAN_F0R2_FB7_Msk
DECL|CAN_F0R2_FB7_Pos|macro|CAN_F0R2_FB7_Pos
DECL|CAN_F0R2_FB7|macro|CAN_F0R2_FB7
DECL|CAN_F0R2_FB8_Msk|macro|CAN_F0R2_FB8_Msk
DECL|CAN_F0R2_FB8_Pos|macro|CAN_F0R2_FB8_Pos
DECL|CAN_F0R2_FB8|macro|CAN_F0R2_FB8
DECL|CAN_F0R2_FB9_Msk|macro|CAN_F0R2_FB9_Msk
DECL|CAN_F0R2_FB9_Pos|macro|CAN_F0R2_FB9_Pos
DECL|CAN_F0R2_FB9|macro|CAN_F0R2_FB9
DECL|CAN_F10R1_FB0_Msk|macro|CAN_F10R1_FB0_Msk
DECL|CAN_F10R1_FB0_Pos|macro|CAN_F10R1_FB0_Pos
DECL|CAN_F10R1_FB0|macro|CAN_F10R1_FB0
DECL|CAN_F10R1_FB10_Msk|macro|CAN_F10R1_FB10_Msk
DECL|CAN_F10R1_FB10_Pos|macro|CAN_F10R1_FB10_Pos
DECL|CAN_F10R1_FB10|macro|CAN_F10R1_FB10
DECL|CAN_F10R1_FB11_Msk|macro|CAN_F10R1_FB11_Msk
DECL|CAN_F10R1_FB11_Pos|macro|CAN_F10R1_FB11_Pos
DECL|CAN_F10R1_FB11|macro|CAN_F10R1_FB11
DECL|CAN_F10R1_FB12_Msk|macro|CAN_F10R1_FB12_Msk
DECL|CAN_F10R1_FB12_Pos|macro|CAN_F10R1_FB12_Pos
DECL|CAN_F10R1_FB12|macro|CAN_F10R1_FB12
DECL|CAN_F10R1_FB13_Msk|macro|CAN_F10R1_FB13_Msk
DECL|CAN_F10R1_FB13_Pos|macro|CAN_F10R1_FB13_Pos
DECL|CAN_F10R1_FB13|macro|CAN_F10R1_FB13
DECL|CAN_F10R1_FB14_Msk|macro|CAN_F10R1_FB14_Msk
DECL|CAN_F10R1_FB14_Pos|macro|CAN_F10R1_FB14_Pos
DECL|CAN_F10R1_FB14|macro|CAN_F10R1_FB14
DECL|CAN_F10R1_FB15_Msk|macro|CAN_F10R1_FB15_Msk
DECL|CAN_F10R1_FB15_Pos|macro|CAN_F10R1_FB15_Pos
DECL|CAN_F10R1_FB15|macro|CAN_F10R1_FB15
DECL|CAN_F10R1_FB16_Msk|macro|CAN_F10R1_FB16_Msk
DECL|CAN_F10R1_FB16_Pos|macro|CAN_F10R1_FB16_Pos
DECL|CAN_F10R1_FB16|macro|CAN_F10R1_FB16
DECL|CAN_F10R1_FB17_Msk|macro|CAN_F10R1_FB17_Msk
DECL|CAN_F10R1_FB17_Pos|macro|CAN_F10R1_FB17_Pos
DECL|CAN_F10R1_FB17|macro|CAN_F10R1_FB17
DECL|CAN_F10R1_FB18_Msk|macro|CAN_F10R1_FB18_Msk
DECL|CAN_F10R1_FB18_Pos|macro|CAN_F10R1_FB18_Pos
DECL|CAN_F10R1_FB18|macro|CAN_F10R1_FB18
DECL|CAN_F10R1_FB19_Msk|macro|CAN_F10R1_FB19_Msk
DECL|CAN_F10R1_FB19_Pos|macro|CAN_F10R1_FB19_Pos
DECL|CAN_F10R1_FB19|macro|CAN_F10R1_FB19
DECL|CAN_F10R1_FB1_Msk|macro|CAN_F10R1_FB1_Msk
DECL|CAN_F10R1_FB1_Pos|macro|CAN_F10R1_FB1_Pos
DECL|CAN_F10R1_FB1|macro|CAN_F10R1_FB1
DECL|CAN_F10R1_FB20_Msk|macro|CAN_F10R1_FB20_Msk
DECL|CAN_F10R1_FB20_Pos|macro|CAN_F10R1_FB20_Pos
DECL|CAN_F10R1_FB20|macro|CAN_F10R1_FB20
DECL|CAN_F10R1_FB21_Msk|macro|CAN_F10R1_FB21_Msk
DECL|CAN_F10R1_FB21_Pos|macro|CAN_F10R1_FB21_Pos
DECL|CAN_F10R1_FB21|macro|CAN_F10R1_FB21
DECL|CAN_F10R1_FB22_Msk|macro|CAN_F10R1_FB22_Msk
DECL|CAN_F10R1_FB22_Pos|macro|CAN_F10R1_FB22_Pos
DECL|CAN_F10R1_FB22|macro|CAN_F10R1_FB22
DECL|CAN_F10R1_FB23_Msk|macro|CAN_F10R1_FB23_Msk
DECL|CAN_F10R1_FB23_Pos|macro|CAN_F10R1_FB23_Pos
DECL|CAN_F10R1_FB23|macro|CAN_F10R1_FB23
DECL|CAN_F10R1_FB24_Msk|macro|CAN_F10R1_FB24_Msk
DECL|CAN_F10R1_FB24_Pos|macro|CAN_F10R1_FB24_Pos
DECL|CAN_F10R1_FB24|macro|CAN_F10R1_FB24
DECL|CAN_F10R1_FB25_Msk|macro|CAN_F10R1_FB25_Msk
DECL|CAN_F10R1_FB25_Pos|macro|CAN_F10R1_FB25_Pos
DECL|CAN_F10R1_FB25|macro|CAN_F10R1_FB25
DECL|CAN_F10R1_FB26_Msk|macro|CAN_F10R1_FB26_Msk
DECL|CAN_F10R1_FB26_Pos|macro|CAN_F10R1_FB26_Pos
DECL|CAN_F10R1_FB26|macro|CAN_F10R1_FB26
DECL|CAN_F10R1_FB27_Msk|macro|CAN_F10R1_FB27_Msk
DECL|CAN_F10R1_FB27_Pos|macro|CAN_F10R1_FB27_Pos
DECL|CAN_F10R1_FB27|macro|CAN_F10R1_FB27
DECL|CAN_F10R1_FB28_Msk|macro|CAN_F10R1_FB28_Msk
DECL|CAN_F10R1_FB28_Pos|macro|CAN_F10R1_FB28_Pos
DECL|CAN_F10R1_FB28|macro|CAN_F10R1_FB28
DECL|CAN_F10R1_FB29_Msk|macro|CAN_F10R1_FB29_Msk
DECL|CAN_F10R1_FB29_Pos|macro|CAN_F10R1_FB29_Pos
DECL|CAN_F10R1_FB29|macro|CAN_F10R1_FB29
DECL|CAN_F10R1_FB2_Msk|macro|CAN_F10R1_FB2_Msk
DECL|CAN_F10R1_FB2_Pos|macro|CAN_F10R1_FB2_Pos
DECL|CAN_F10R1_FB2|macro|CAN_F10R1_FB2
DECL|CAN_F10R1_FB30_Msk|macro|CAN_F10R1_FB30_Msk
DECL|CAN_F10R1_FB30_Pos|macro|CAN_F10R1_FB30_Pos
DECL|CAN_F10R1_FB30|macro|CAN_F10R1_FB30
DECL|CAN_F10R1_FB31_Msk|macro|CAN_F10R1_FB31_Msk
DECL|CAN_F10R1_FB31_Pos|macro|CAN_F10R1_FB31_Pos
DECL|CAN_F10R1_FB31|macro|CAN_F10R1_FB31
DECL|CAN_F10R1_FB3_Msk|macro|CAN_F10R1_FB3_Msk
DECL|CAN_F10R1_FB3_Pos|macro|CAN_F10R1_FB3_Pos
DECL|CAN_F10R1_FB3|macro|CAN_F10R1_FB3
DECL|CAN_F10R1_FB4_Msk|macro|CAN_F10R1_FB4_Msk
DECL|CAN_F10R1_FB4_Pos|macro|CAN_F10R1_FB4_Pos
DECL|CAN_F10R1_FB4|macro|CAN_F10R1_FB4
DECL|CAN_F10R1_FB5_Msk|macro|CAN_F10R1_FB5_Msk
DECL|CAN_F10R1_FB5_Pos|macro|CAN_F10R1_FB5_Pos
DECL|CAN_F10R1_FB5|macro|CAN_F10R1_FB5
DECL|CAN_F10R1_FB6_Msk|macro|CAN_F10R1_FB6_Msk
DECL|CAN_F10R1_FB6_Pos|macro|CAN_F10R1_FB6_Pos
DECL|CAN_F10R1_FB6|macro|CAN_F10R1_FB6
DECL|CAN_F10R1_FB7_Msk|macro|CAN_F10R1_FB7_Msk
DECL|CAN_F10R1_FB7_Pos|macro|CAN_F10R1_FB7_Pos
DECL|CAN_F10R1_FB7|macro|CAN_F10R1_FB7
DECL|CAN_F10R1_FB8_Msk|macro|CAN_F10R1_FB8_Msk
DECL|CAN_F10R1_FB8_Pos|macro|CAN_F10R1_FB8_Pos
DECL|CAN_F10R1_FB8|macro|CAN_F10R1_FB8
DECL|CAN_F10R1_FB9_Msk|macro|CAN_F10R1_FB9_Msk
DECL|CAN_F10R1_FB9_Pos|macro|CAN_F10R1_FB9_Pos
DECL|CAN_F10R1_FB9|macro|CAN_F10R1_FB9
DECL|CAN_F10R2_FB0_Msk|macro|CAN_F10R2_FB0_Msk
DECL|CAN_F10R2_FB0_Pos|macro|CAN_F10R2_FB0_Pos
DECL|CAN_F10R2_FB0|macro|CAN_F10R2_FB0
DECL|CAN_F10R2_FB10_Msk|macro|CAN_F10R2_FB10_Msk
DECL|CAN_F10R2_FB10_Pos|macro|CAN_F10R2_FB10_Pos
DECL|CAN_F10R2_FB10|macro|CAN_F10R2_FB10
DECL|CAN_F10R2_FB11_Msk|macro|CAN_F10R2_FB11_Msk
DECL|CAN_F10R2_FB11_Pos|macro|CAN_F10R2_FB11_Pos
DECL|CAN_F10R2_FB11|macro|CAN_F10R2_FB11
DECL|CAN_F10R2_FB12_Msk|macro|CAN_F10R2_FB12_Msk
DECL|CAN_F10R2_FB12_Pos|macro|CAN_F10R2_FB12_Pos
DECL|CAN_F10R2_FB12|macro|CAN_F10R2_FB12
DECL|CAN_F10R2_FB13_Msk|macro|CAN_F10R2_FB13_Msk
DECL|CAN_F10R2_FB13_Pos|macro|CAN_F10R2_FB13_Pos
DECL|CAN_F10R2_FB13|macro|CAN_F10R2_FB13
DECL|CAN_F10R2_FB14_Msk|macro|CAN_F10R2_FB14_Msk
DECL|CAN_F10R2_FB14_Pos|macro|CAN_F10R2_FB14_Pos
DECL|CAN_F10R2_FB14|macro|CAN_F10R2_FB14
DECL|CAN_F10R2_FB15_Msk|macro|CAN_F10R2_FB15_Msk
DECL|CAN_F10R2_FB15_Pos|macro|CAN_F10R2_FB15_Pos
DECL|CAN_F10R2_FB15|macro|CAN_F10R2_FB15
DECL|CAN_F10R2_FB16_Msk|macro|CAN_F10R2_FB16_Msk
DECL|CAN_F10R2_FB16_Pos|macro|CAN_F10R2_FB16_Pos
DECL|CAN_F10R2_FB16|macro|CAN_F10R2_FB16
DECL|CAN_F10R2_FB17_Msk|macro|CAN_F10R2_FB17_Msk
DECL|CAN_F10R2_FB17_Pos|macro|CAN_F10R2_FB17_Pos
DECL|CAN_F10R2_FB17|macro|CAN_F10R2_FB17
DECL|CAN_F10R2_FB18_Msk|macro|CAN_F10R2_FB18_Msk
DECL|CAN_F10R2_FB18_Pos|macro|CAN_F10R2_FB18_Pos
DECL|CAN_F10R2_FB18|macro|CAN_F10R2_FB18
DECL|CAN_F10R2_FB19_Msk|macro|CAN_F10R2_FB19_Msk
DECL|CAN_F10R2_FB19_Pos|macro|CAN_F10R2_FB19_Pos
DECL|CAN_F10R2_FB19|macro|CAN_F10R2_FB19
DECL|CAN_F10R2_FB1_Msk|macro|CAN_F10R2_FB1_Msk
DECL|CAN_F10R2_FB1_Pos|macro|CAN_F10R2_FB1_Pos
DECL|CAN_F10R2_FB1|macro|CAN_F10R2_FB1
DECL|CAN_F10R2_FB20_Msk|macro|CAN_F10R2_FB20_Msk
DECL|CAN_F10R2_FB20_Pos|macro|CAN_F10R2_FB20_Pos
DECL|CAN_F10R2_FB20|macro|CAN_F10R2_FB20
DECL|CAN_F10R2_FB21_Msk|macro|CAN_F10R2_FB21_Msk
DECL|CAN_F10R2_FB21_Pos|macro|CAN_F10R2_FB21_Pos
DECL|CAN_F10R2_FB21|macro|CAN_F10R2_FB21
DECL|CAN_F10R2_FB22_Msk|macro|CAN_F10R2_FB22_Msk
DECL|CAN_F10R2_FB22_Pos|macro|CAN_F10R2_FB22_Pos
DECL|CAN_F10R2_FB22|macro|CAN_F10R2_FB22
DECL|CAN_F10R2_FB23_Msk|macro|CAN_F10R2_FB23_Msk
DECL|CAN_F10R2_FB23_Pos|macro|CAN_F10R2_FB23_Pos
DECL|CAN_F10R2_FB23|macro|CAN_F10R2_FB23
DECL|CAN_F10R2_FB24_Msk|macro|CAN_F10R2_FB24_Msk
DECL|CAN_F10R2_FB24_Pos|macro|CAN_F10R2_FB24_Pos
DECL|CAN_F10R2_FB24|macro|CAN_F10R2_FB24
DECL|CAN_F10R2_FB25_Msk|macro|CAN_F10R2_FB25_Msk
DECL|CAN_F10R2_FB25_Pos|macro|CAN_F10R2_FB25_Pos
DECL|CAN_F10R2_FB25|macro|CAN_F10R2_FB25
DECL|CAN_F10R2_FB26_Msk|macro|CAN_F10R2_FB26_Msk
DECL|CAN_F10R2_FB26_Pos|macro|CAN_F10R2_FB26_Pos
DECL|CAN_F10R2_FB26|macro|CAN_F10R2_FB26
DECL|CAN_F10R2_FB27_Msk|macro|CAN_F10R2_FB27_Msk
DECL|CAN_F10R2_FB27_Pos|macro|CAN_F10R2_FB27_Pos
DECL|CAN_F10R2_FB27|macro|CAN_F10R2_FB27
DECL|CAN_F10R2_FB28_Msk|macro|CAN_F10R2_FB28_Msk
DECL|CAN_F10R2_FB28_Pos|macro|CAN_F10R2_FB28_Pos
DECL|CAN_F10R2_FB28|macro|CAN_F10R2_FB28
DECL|CAN_F10R2_FB29_Msk|macro|CAN_F10R2_FB29_Msk
DECL|CAN_F10R2_FB29_Pos|macro|CAN_F10R2_FB29_Pos
DECL|CAN_F10R2_FB29|macro|CAN_F10R2_FB29
DECL|CAN_F10R2_FB2_Msk|macro|CAN_F10R2_FB2_Msk
DECL|CAN_F10R2_FB2_Pos|macro|CAN_F10R2_FB2_Pos
DECL|CAN_F10R2_FB2|macro|CAN_F10R2_FB2
DECL|CAN_F10R2_FB30_Msk|macro|CAN_F10R2_FB30_Msk
DECL|CAN_F10R2_FB30_Pos|macro|CAN_F10R2_FB30_Pos
DECL|CAN_F10R2_FB30|macro|CAN_F10R2_FB30
DECL|CAN_F10R2_FB31_Msk|macro|CAN_F10R2_FB31_Msk
DECL|CAN_F10R2_FB31_Pos|macro|CAN_F10R2_FB31_Pos
DECL|CAN_F10R2_FB31|macro|CAN_F10R2_FB31
DECL|CAN_F10R2_FB3_Msk|macro|CAN_F10R2_FB3_Msk
DECL|CAN_F10R2_FB3_Pos|macro|CAN_F10R2_FB3_Pos
DECL|CAN_F10R2_FB3|macro|CAN_F10R2_FB3
DECL|CAN_F10R2_FB4_Msk|macro|CAN_F10R2_FB4_Msk
DECL|CAN_F10R2_FB4_Pos|macro|CAN_F10R2_FB4_Pos
DECL|CAN_F10R2_FB4|macro|CAN_F10R2_FB4
DECL|CAN_F10R2_FB5_Msk|macro|CAN_F10R2_FB5_Msk
DECL|CAN_F10R2_FB5_Pos|macro|CAN_F10R2_FB5_Pos
DECL|CAN_F10R2_FB5|macro|CAN_F10R2_FB5
DECL|CAN_F10R2_FB6_Msk|macro|CAN_F10R2_FB6_Msk
DECL|CAN_F10R2_FB6_Pos|macro|CAN_F10R2_FB6_Pos
DECL|CAN_F10R2_FB6|macro|CAN_F10R2_FB6
DECL|CAN_F10R2_FB7_Msk|macro|CAN_F10R2_FB7_Msk
DECL|CAN_F10R2_FB7_Pos|macro|CAN_F10R2_FB7_Pos
DECL|CAN_F10R2_FB7|macro|CAN_F10R2_FB7
DECL|CAN_F10R2_FB8_Msk|macro|CAN_F10R2_FB8_Msk
DECL|CAN_F10R2_FB8_Pos|macro|CAN_F10R2_FB8_Pos
DECL|CAN_F10R2_FB8|macro|CAN_F10R2_FB8
DECL|CAN_F10R2_FB9_Msk|macro|CAN_F10R2_FB9_Msk
DECL|CAN_F10R2_FB9_Pos|macro|CAN_F10R2_FB9_Pos
DECL|CAN_F10R2_FB9|macro|CAN_F10R2_FB9
DECL|CAN_F11R1_FB0_Msk|macro|CAN_F11R1_FB0_Msk
DECL|CAN_F11R1_FB0_Pos|macro|CAN_F11R1_FB0_Pos
DECL|CAN_F11R1_FB0|macro|CAN_F11R1_FB0
DECL|CAN_F11R1_FB10_Msk|macro|CAN_F11R1_FB10_Msk
DECL|CAN_F11R1_FB10_Pos|macro|CAN_F11R1_FB10_Pos
DECL|CAN_F11R1_FB10|macro|CAN_F11R1_FB10
DECL|CAN_F11R1_FB11_Msk|macro|CAN_F11R1_FB11_Msk
DECL|CAN_F11R1_FB11_Pos|macro|CAN_F11R1_FB11_Pos
DECL|CAN_F11R1_FB11|macro|CAN_F11R1_FB11
DECL|CAN_F11R1_FB12_Msk|macro|CAN_F11R1_FB12_Msk
DECL|CAN_F11R1_FB12_Pos|macro|CAN_F11R1_FB12_Pos
DECL|CAN_F11R1_FB12|macro|CAN_F11R1_FB12
DECL|CAN_F11R1_FB13_Msk|macro|CAN_F11R1_FB13_Msk
DECL|CAN_F11R1_FB13_Pos|macro|CAN_F11R1_FB13_Pos
DECL|CAN_F11R1_FB13|macro|CAN_F11R1_FB13
DECL|CAN_F11R1_FB14_Msk|macro|CAN_F11R1_FB14_Msk
DECL|CAN_F11R1_FB14_Pos|macro|CAN_F11R1_FB14_Pos
DECL|CAN_F11R1_FB14|macro|CAN_F11R1_FB14
DECL|CAN_F11R1_FB15_Msk|macro|CAN_F11R1_FB15_Msk
DECL|CAN_F11R1_FB15_Pos|macro|CAN_F11R1_FB15_Pos
DECL|CAN_F11R1_FB15|macro|CAN_F11R1_FB15
DECL|CAN_F11R1_FB16_Msk|macro|CAN_F11R1_FB16_Msk
DECL|CAN_F11R1_FB16_Pos|macro|CAN_F11R1_FB16_Pos
DECL|CAN_F11R1_FB16|macro|CAN_F11R1_FB16
DECL|CAN_F11R1_FB17_Msk|macro|CAN_F11R1_FB17_Msk
DECL|CAN_F11R1_FB17_Pos|macro|CAN_F11R1_FB17_Pos
DECL|CAN_F11R1_FB17|macro|CAN_F11R1_FB17
DECL|CAN_F11R1_FB18_Msk|macro|CAN_F11R1_FB18_Msk
DECL|CAN_F11R1_FB18_Pos|macro|CAN_F11R1_FB18_Pos
DECL|CAN_F11R1_FB18|macro|CAN_F11R1_FB18
DECL|CAN_F11R1_FB19_Msk|macro|CAN_F11R1_FB19_Msk
DECL|CAN_F11R1_FB19_Pos|macro|CAN_F11R1_FB19_Pos
DECL|CAN_F11R1_FB19|macro|CAN_F11R1_FB19
DECL|CAN_F11R1_FB1_Msk|macro|CAN_F11R1_FB1_Msk
DECL|CAN_F11R1_FB1_Pos|macro|CAN_F11R1_FB1_Pos
DECL|CAN_F11R1_FB1|macro|CAN_F11R1_FB1
DECL|CAN_F11R1_FB20_Msk|macro|CAN_F11R1_FB20_Msk
DECL|CAN_F11R1_FB20_Pos|macro|CAN_F11R1_FB20_Pos
DECL|CAN_F11R1_FB20|macro|CAN_F11R1_FB20
DECL|CAN_F11R1_FB21_Msk|macro|CAN_F11R1_FB21_Msk
DECL|CAN_F11R1_FB21_Pos|macro|CAN_F11R1_FB21_Pos
DECL|CAN_F11R1_FB21|macro|CAN_F11R1_FB21
DECL|CAN_F11R1_FB22_Msk|macro|CAN_F11R1_FB22_Msk
DECL|CAN_F11R1_FB22_Pos|macro|CAN_F11R1_FB22_Pos
DECL|CAN_F11R1_FB22|macro|CAN_F11R1_FB22
DECL|CAN_F11R1_FB23_Msk|macro|CAN_F11R1_FB23_Msk
DECL|CAN_F11R1_FB23_Pos|macro|CAN_F11R1_FB23_Pos
DECL|CAN_F11R1_FB23|macro|CAN_F11R1_FB23
DECL|CAN_F11R1_FB24_Msk|macro|CAN_F11R1_FB24_Msk
DECL|CAN_F11R1_FB24_Pos|macro|CAN_F11R1_FB24_Pos
DECL|CAN_F11R1_FB24|macro|CAN_F11R1_FB24
DECL|CAN_F11R1_FB25_Msk|macro|CAN_F11R1_FB25_Msk
DECL|CAN_F11R1_FB25_Pos|macro|CAN_F11R1_FB25_Pos
DECL|CAN_F11R1_FB25|macro|CAN_F11R1_FB25
DECL|CAN_F11R1_FB26_Msk|macro|CAN_F11R1_FB26_Msk
DECL|CAN_F11R1_FB26_Pos|macro|CAN_F11R1_FB26_Pos
DECL|CAN_F11R1_FB26|macro|CAN_F11R1_FB26
DECL|CAN_F11R1_FB27_Msk|macro|CAN_F11R1_FB27_Msk
DECL|CAN_F11R1_FB27_Pos|macro|CAN_F11R1_FB27_Pos
DECL|CAN_F11R1_FB27|macro|CAN_F11R1_FB27
DECL|CAN_F11R1_FB28_Msk|macro|CAN_F11R1_FB28_Msk
DECL|CAN_F11R1_FB28_Pos|macro|CAN_F11R1_FB28_Pos
DECL|CAN_F11R1_FB28|macro|CAN_F11R1_FB28
DECL|CAN_F11R1_FB29_Msk|macro|CAN_F11R1_FB29_Msk
DECL|CAN_F11R1_FB29_Pos|macro|CAN_F11R1_FB29_Pos
DECL|CAN_F11R1_FB29|macro|CAN_F11R1_FB29
DECL|CAN_F11R1_FB2_Msk|macro|CAN_F11R1_FB2_Msk
DECL|CAN_F11R1_FB2_Pos|macro|CAN_F11R1_FB2_Pos
DECL|CAN_F11R1_FB2|macro|CAN_F11R1_FB2
DECL|CAN_F11R1_FB30_Msk|macro|CAN_F11R1_FB30_Msk
DECL|CAN_F11R1_FB30_Pos|macro|CAN_F11R1_FB30_Pos
DECL|CAN_F11R1_FB30|macro|CAN_F11R1_FB30
DECL|CAN_F11R1_FB31_Msk|macro|CAN_F11R1_FB31_Msk
DECL|CAN_F11R1_FB31_Pos|macro|CAN_F11R1_FB31_Pos
DECL|CAN_F11R1_FB31|macro|CAN_F11R1_FB31
DECL|CAN_F11R1_FB3_Msk|macro|CAN_F11R1_FB3_Msk
DECL|CAN_F11R1_FB3_Pos|macro|CAN_F11R1_FB3_Pos
DECL|CAN_F11R1_FB3|macro|CAN_F11R1_FB3
DECL|CAN_F11R1_FB4_Msk|macro|CAN_F11R1_FB4_Msk
DECL|CAN_F11R1_FB4_Pos|macro|CAN_F11R1_FB4_Pos
DECL|CAN_F11R1_FB4|macro|CAN_F11R1_FB4
DECL|CAN_F11R1_FB5_Msk|macro|CAN_F11R1_FB5_Msk
DECL|CAN_F11R1_FB5_Pos|macro|CAN_F11R1_FB5_Pos
DECL|CAN_F11R1_FB5|macro|CAN_F11R1_FB5
DECL|CAN_F11R1_FB6_Msk|macro|CAN_F11R1_FB6_Msk
DECL|CAN_F11R1_FB6_Pos|macro|CAN_F11R1_FB6_Pos
DECL|CAN_F11R1_FB6|macro|CAN_F11R1_FB6
DECL|CAN_F11R1_FB7_Msk|macro|CAN_F11R1_FB7_Msk
DECL|CAN_F11R1_FB7_Pos|macro|CAN_F11R1_FB7_Pos
DECL|CAN_F11R1_FB7|macro|CAN_F11R1_FB7
DECL|CAN_F11R1_FB8_Msk|macro|CAN_F11R1_FB8_Msk
DECL|CAN_F11R1_FB8_Pos|macro|CAN_F11R1_FB8_Pos
DECL|CAN_F11R1_FB8|macro|CAN_F11R1_FB8
DECL|CAN_F11R1_FB9_Msk|macro|CAN_F11R1_FB9_Msk
DECL|CAN_F11R1_FB9_Pos|macro|CAN_F11R1_FB9_Pos
DECL|CAN_F11R1_FB9|macro|CAN_F11R1_FB9
DECL|CAN_F11R2_FB0_Msk|macro|CAN_F11R2_FB0_Msk
DECL|CAN_F11R2_FB0_Pos|macro|CAN_F11R2_FB0_Pos
DECL|CAN_F11R2_FB0|macro|CAN_F11R2_FB0
DECL|CAN_F11R2_FB10_Msk|macro|CAN_F11R2_FB10_Msk
DECL|CAN_F11R2_FB10_Pos|macro|CAN_F11R2_FB10_Pos
DECL|CAN_F11R2_FB10|macro|CAN_F11R2_FB10
DECL|CAN_F11R2_FB11_Msk|macro|CAN_F11R2_FB11_Msk
DECL|CAN_F11R2_FB11_Pos|macro|CAN_F11R2_FB11_Pos
DECL|CAN_F11R2_FB11|macro|CAN_F11R2_FB11
DECL|CAN_F11R2_FB12_Msk|macro|CAN_F11R2_FB12_Msk
DECL|CAN_F11R2_FB12_Pos|macro|CAN_F11R2_FB12_Pos
DECL|CAN_F11R2_FB12|macro|CAN_F11R2_FB12
DECL|CAN_F11R2_FB13_Msk|macro|CAN_F11R2_FB13_Msk
DECL|CAN_F11R2_FB13_Pos|macro|CAN_F11R2_FB13_Pos
DECL|CAN_F11R2_FB13|macro|CAN_F11R2_FB13
DECL|CAN_F11R2_FB14_Msk|macro|CAN_F11R2_FB14_Msk
DECL|CAN_F11R2_FB14_Pos|macro|CAN_F11R2_FB14_Pos
DECL|CAN_F11R2_FB14|macro|CAN_F11R2_FB14
DECL|CAN_F11R2_FB15_Msk|macro|CAN_F11R2_FB15_Msk
DECL|CAN_F11R2_FB15_Pos|macro|CAN_F11R2_FB15_Pos
DECL|CAN_F11R2_FB15|macro|CAN_F11R2_FB15
DECL|CAN_F11R2_FB16_Msk|macro|CAN_F11R2_FB16_Msk
DECL|CAN_F11R2_FB16_Pos|macro|CAN_F11R2_FB16_Pos
DECL|CAN_F11R2_FB16|macro|CAN_F11R2_FB16
DECL|CAN_F11R2_FB17_Msk|macro|CAN_F11R2_FB17_Msk
DECL|CAN_F11R2_FB17_Pos|macro|CAN_F11R2_FB17_Pos
DECL|CAN_F11R2_FB17|macro|CAN_F11R2_FB17
DECL|CAN_F11R2_FB18_Msk|macro|CAN_F11R2_FB18_Msk
DECL|CAN_F11R2_FB18_Pos|macro|CAN_F11R2_FB18_Pos
DECL|CAN_F11R2_FB18|macro|CAN_F11R2_FB18
DECL|CAN_F11R2_FB19_Msk|macro|CAN_F11R2_FB19_Msk
DECL|CAN_F11R2_FB19_Pos|macro|CAN_F11R2_FB19_Pos
DECL|CAN_F11R2_FB19|macro|CAN_F11R2_FB19
DECL|CAN_F11R2_FB1_Msk|macro|CAN_F11R2_FB1_Msk
DECL|CAN_F11R2_FB1_Pos|macro|CAN_F11R2_FB1_Pos
DECL|CAN_F11R2_FB1|macro|CAN_F11R2_FB1
DECL|CAN_F11R2_FB20_Msk|macro|CAN_F11R2_FB20_Msk
DECL|CAN_F11R2_FB20_Pos|macro|CAN_F11R2_FB20_Pos
DECL|CAN_F11R2_FB20|macro|CAN_F11R2_FB20
DECL|CAN_F11R2_FB21_Msk|macro|CAN_F11R2_FB21_Msk
DECL|CAN_F11R2_FB21_Pos|macro|CAN_F11R2_FB21_Pos
DECL|CAN_F11R2_FB21|macro|CAN_F11R2_FB21
DECL|CAN_F11R2_FB22_Msk|macro|CAN_F11R2_FB22_Msk
DECL|CAN_F11R2_FB22_Pos|macro|CAN_F11R2_FB22_Pos
DECL|CAN_F11R2_FB22|macro|CAN_F11R2_FB22
DECL|CAN_F11R2_FB23_Msk|macro|CAN_F11R2_FB23_Msk
DECL|CAN_F11R2_FB23_Pos|macro|CAN_F11R2_FB23_Pos
DECL|CAN_F11R2_FB23|macro|CAN_F11R2_FB23
DECL|CAN_F11R2_FB24_Msk|macro|CAN_F11R2_FB24_Msk
DECL|CAN_F11R2_FB24_Pos|macro|CAN_F11R2_FB24_Pos
DECL|CAN_F11R2_FB24|macro|CAN_F11R2_FB24
DECL|CAN_F11R2_FB25_Msk|macro|CAN_F11R2_FB25_Msk
DECL|CAN_F11R2_FB25_Pos|macro|CAN_F11R2_FB25_Pos
DECL|CAN_F11R2_FB25|macro|CAN_F11R2_FB25
DECL|CAN_F11R2_FB26_Msk|macro|CAN_F11R2_FB26_Msk
DECL|CAN_F11R2_FB26_Pos|macro|CAN_F11R2_FB26_Pos
DECL|CAN_F11R2_FB26|macro|CAN_F11R2_FB26
DECL|CAN_F11R2_FB27_Msk|macro|CAN_F11R2_FB27_Msk
DECL|CAN_F11R2_FB27_Pos|macro|CAN_F11R2_FB27_Pos
DECL|CAN_F11R2_FB27|macro|CAN_F11R2_FB27
DECL|CAN_F11R2_FB28_Msk|macro|CAN_F11R2_FB28_Msk
DECL|CAN_F11R2_FB28_Pos|macro|CAN_F11R2_FB28_Pos
DECL|CAN_F11R2_FB28|macro|CAN_F11R2_FB28
DECL|CAN_F11R2_FB29_Msk|macro|CAN_F11R2_FB29_Msk
DECL|CAN_F11R2_FB29_Pos|macro|CAN_F11R2_FB29_Pos
DECL|CAN_F11R2_FB29|macro|CAN_F11R2_FB29
DECL|CAN_F11R2_FB2_Msk|macro|CAN_F11R2_FB2_Msk
DECL|CAN_F11R2_FB2_Pos|macro|CAN_F11R2_FB2_Pos
DECL|CAN_F11R2_FB2|macro|CAN_F11R2_FB2
DECL|CAN_F11R2_FB30_Msk|macro|CAN_F11R2_FB30_Msk
DECL|CAN_F11R2_FB30_Pos|macro|CAN_F11R2_FB30_Pos
DECL|CAN_F11R2_FB30|macro|CAN_F11R2_FB30
DECL|CAN_F11R2_FB31_Msk|macro|CAN_F11R2_FB31_Msk
DECL|CAN_F11R2_FB31_Pos|macro|CAN_F11R2_FB31_Pos
DECL|CAN_F11R2_FB31|macro|CAN_F11R2_FB31
DECL|CAN_F11R2_FB3_Msk|macro|CAN_F11R2_FB3_Msk
DECL|CAN_F11R2_FB3_Pos|macro|CAN_F11R2_FB3_Pos
DECL|CAN_F11R2_FB3|macro|CAN_F11R2_FB3
DECL|CAN_F11R2_FB4_Msk|macro|CAN_F11R2_FB4_Msk
DECL|CAN_F11R2_FB4_Pos|macro|CAN_F11R2_FB4_Pos
DECL|CAN_F11R2_FB4|macro|CAN_F11R2_FB4
DECL|CAN_F11R2_FB5_Msk|macro|CAN_F11R2_FB5_Msk
DECL|CAN_F11R2_FB5_Pos|macro|CAN_F11R2_FB5_Pos
DECL|CAN_F11R2_FB5|macro|CAN_F11R2_FB5
DECL|CAN_F11R2_FB6_Msk|macro|CAN_F11R2_FB6_Msk
DECL|CAN_F11R2_FB6_Pos|macro|CAN_F11R2_FB6_Pos
DECL|CAN_F11R2_FB6|macro|CAN_F11R2_FB6
DECL|CAN_F11R2_FB7_Msk|macro|CAN_F11R2_FB7_Msk
DECL|CAN_F11R2_FB7_Pos|macro|CAN_F11R2_FB7_Pos
DECL|CAN_F11R2_FB7|macro|CAN_F11R2_FB7
DECL|CAN_F11R2_FB8_Msk|macro|CAN_F11R2_FB8_Msk
DECL|CAN_F11R2_FB8_Pos|macro|CAN_F11R2_FB8_Pos
DECL|CAN_F11R2_FB8|macro|CAN_F11R2_FB8
DECL|CAN_F11R2_FB9_Msk|macro|CAN_F11R2_FB9_Msk
DECL|CAN_F11R2_FB9_Pos|macro|CAN_F11R2_FB9_Pos
DECL|CAN_F11R2_FB9|macro|CAN_F11R2_FB9
DECL|CAN_F12R1_FB0_Msk|macro|CAN_F12R1_FB0_Msk
DECL|CAN_F12R1_FB0_Pos|macro|CAN_F12R1_FB0_Pos
DECL|CAN_F12R1_FB0|macro|CAN_F12R1_FB0
DECL|CAN_F12R1_FB10_Msk|macro|CAN_F12R1_FB10_Msk
DECL|CAN_F12R1_FB10_Pos|macro|CAN_F12R1_FB10_Pos
DECL|CAN_F12R1_FB10|macro|CAN_F12R1_FB10
DECL|CAN_F12R1_FB11_Msk|macro|CAN_F12R1_FB11_Msk
DECL|CAN_F12R1_FB11_Pos|macro|CAN_F12R1_FB11_Pos
DECL|CAN_F12R1_FB11|macro|CAN_F12R1_FB11
DECL|CAN_F12R1_FB12_Msk|macro|CAN_F12R1_FB12_Msk
DECL|CAN_F12R1_FB12_Pos|macro|CAN_F12R1_FB12_Pos
DECL|CAN_F12R1_FB12|macro|CAN_F12R1_FB12
DECL|CAN_F12R1_FB13_Msk|macro|CAN_F12R1_FB13_Msk
DECL|CAN_F12R1_FB13_Pos|macro|CAN_F12R1_FB13_Pos
DECL|CAN_F12R1_FB13|macro|CAN_F12R1_FB13
DECL|CAN_F12R1_FB14_Msk|macro|CAN_F12R1_FB14_Msk
DECL|CAN_F12R1_FB14_Pos|macro|CAN_F12R1_FB14_Pos
DECL|CAN_F12R1_FB14|macro|CAN_F12R1_FB14
DECL|CAN_F12R1_FB15_Msk|macro|CAN_F12R1_FB15_Msk
DECL|CAN_F12R1_FB15_Pos|macro|CAN_F12R1_FB15_Pos
DECL|CAN_F12R1_FB15|macro|CAN_F12R1_FB15
DECL|CAN_F12R1_FB16_Msk|macro|CAN_F12R1_FB16_Msk
DECL|CAN_F12R1_FB16_Pos|macro|CAN_F12R1_FB16_Pos
DECL|CAN_F12R1_FB16|macro|CAN_F12R1_FB16
DECL|CAN_F12R1_FB17_Msk|macro|CAN_F12R1_FB17_Msk
DECL|CAN_F12R1_FB17_Pos|macro|CAN_F12R1_FB17_Pos
DECL|CAN_F12R1_FB17|macro|CAN_F12R1_FB17
DECL|CAN_F12R1_FB18_Msk|macro|CAN_F12R1_FB18_Msk
DECL|CAN_F12R1_FB18_Pos|macro|CAN_F12R1_FB18_Pos
DECL|CAN_F12R1_FB18|macro|CAN_F12R1_FB18
DECL|CAN_F12R1_FB19_Msk|macro|CAN_F12R1_FB19_Msk
DECL|CAN_F12R1_FB19_Pos|macro|CAN_F12R1_FB19_Pos
DECL|CAN_F12R1_FB19|macro|CAN_F12R1_FB19
DECL|CAN_F12R1_FB1_Msk|macro|CAN_F12R1_FB1_Msk
DECL|CAN_F12R1_FB1_Pos|macro|CAN_F12R1_FB1_Pos
DECL|CAN_F12R1_FB1|macro|CAN_F12R1_FB1
DECL|CAN_F12R1_FB20_Msk|macro|CAN_F12R1_FB20_Msk
DECL|CAN_F12R1_FB20_Pos|macro|CAN_F12R1_FB20_Pos
DECL|CAN_F12R1_FB20|macro|CAN_F12R1_FB20
DECL|CAN_F12R1_FB21_Msk|macro|CAN_F12R1_FB21_Msk
DECL|CAN_F12R1_FB21_Pos|macro|CAN_F12R1_FB21_Pos
DECL|CAN_F12R1_FB21|macro|CAN_F12R1_FB21
DECL|CAN_F12R1_FB22_Msk|macro|CAN_F12R1_FB22_Msk
DECL|CAN_F12R1_FB22_Pos|macro|CAN_F12R1_FB22_Pos
DECL|CAN_F12R1_FB22|macro|CAN_F12R1_FB22
DECL|CAN_F12R1_FB23_Msk|macro|CAN_F12R1_FB23_Msk
DECL|CAN_F12R1_FB23_Pos|macro|CAN_F12R1_FB23_Pos
DECL|CAN_F12R1_FB23|macro|CAN_F12R1_FB23
DECL|CAN_F12R1_FB24_Msk|macro|CAN_F12R1_FB24_Msk
DECL|CAN_F12R1_FB24_Pos|macro|CAN_F12R1_FB24_Pos
DECL|CAN_F12R1_FB24|macro|CAN_F12R1_FB24
DECL|CAN_F12R1_FB25_Msk|macro|CAN_F12R1_FB25_Msk
DECL|CAN_F12R1_FB25_Pos|macro|CAN_F12R1_FB25_Pos
DECL|CAN_F12R1_FB25|macro|CAN_F12R1_FB25
DECL|CAN_F12R1_FB26_Msk|macro|CAN_F12R1_FB26_Msk
DECL|CAN_F12R1_FB26_Pos|macro|CAN_F12R1_FB26_Pos
DECL|CAN_F12R1_FB26|macro|CAN_F12R1_FB26
DECL|CAN_F12R1_FB27_Msk|macro|CAN_F12R1_FB27_Msk
DECL|CAN_F12R1_FB27_Pos|macro|CAN_F12R1_FB27_Pos
DECL|CAN_F12R1_FB27|macro|CAN_F12R1_FB27
DECL|CAN_F12R1_FB28_Msk|macro|CAN_F12R1_FB28_Msk
DECL|CAN_F12R1_FB28_Pos|macro|CAN_F12R1_FB28_Pos
DECL|CAN_F12R1_FB28|macro|CAN_F12R1_FB28
DECL|CAN_F12R1_FB29_Msk|macro|CAN_F12R1_FB29_Msk
DECL|CAN_F12R1_FB29_Pos|macro|CAN_F12R1_FB29_Pos
DECL|CAN_F12R1_FB29|macro|CAN_F12R1_FB29
DECL|CAN_F12R1_FB2_Msk|macro|CAN_F12R1_FB2_Msk
DECL|CAN_F12R1_FB2_Pos|macro|CAN_F12R1_FB2_Pos
DECL|CAN_F12R1_FB2|macro|CAN_F12R1_FB2
DECL|CAN_F12R1_FB30_Msk|macro|CAN_F12R1_FB30_Msk
DECL|CAN_F12R1_FB30_Pos|macro|CAN_F12R1_FB30_Pos
DECL|CAN_F12R1_FB30|macro|CAN_F12R1_FB30
DECL|CAN_F12R1_FB31_Msk|macro|CAN_F12R1_FB31_Msk
DECL|CAN_F12R1_FB31_Pos|macro|CAN_F12R1_FB31_Pos
DECL|CAN_F12R1_FB31|macro|CAN_F12R1_FB31
DECL|CAN_F12R1_FB3_Msk|macro|CAN_F12R1_FB3_Msk
DECL|CAN_F12R1_FB3_Pos|macro|CAN_F12R1_FB3_Pos
DECL|CAN_F12R1_FB3|macro|CAN_F12R1_FB3
DECL|CAN_F12R1_FB4_Msk|macro|CAN_F12R1_FB4_Msk
DECL|CAN_F12R1_FB4_Pos|macro|CAN_F12R1_FB4_Pos
DECL|CAN_F12R1_FB4|macro|CAN_F12R1_FB4
DECL|CAN_F12R1_FB5_Msk|macro|CAN_F12R1_FB5_Msk
DECL|CAN_F12R1_FB5_Pos|macro|CAN_F12R1_FB5_Pos
DECL|CAN_F12R1_FB5|macro|CAN_F12R1_FB5
DECL|CAN_F12R1_FB6_Msk|macro|CAN_F12R1_FB6_Msk
DECL|CAN_F12R1_FB6_Pos|macro|CAN_F12R1_FB6_Pos
DECL|CAN_F12R1_FB6|macro|CAN_F12R1_FB6
DECL|CAN_F12R1_FB7_Msk|macro|CAN_F12R1_FB7_Msk
DECL|CAN_F12R1_FB7_Pos|macro|CAN_F12R1_FB7_Pos
DECL|CAN_F12R1_FB7|macro|CAN_F12R1_FB7
DECL|CAN_F12R1_FB8_Msk|macro|CAN_F12R1_FB8_Msk
DECL|CAN_F12R1_FB8_Pos|macro|CAN_F12R1_FB8_Pos
DECL|CAN_F12R1_FB8|macro|CAN_F12R1_FB8
DECL|CAN_F12R1_FB9_Msk|macro|CAN_F12R1_FB9_Msk
DECL|CAN_F12R1_FB9_Pos|macro|CAN_F12R1_FB9_Pos
DECL|CAN_F12R1_FB9|macro|CAN_F12R1_FB9
DECL|CAN_F12R2_FB0_Msk|macro|CAN_F12R2_FB0_Msk
DECL|CAN_F12R2_FB0_Pos|macro|CAN_F12R2_FB0_Pos
DECL|CAN_F12R2_FB0|macro|CAN_F12R2_FB0
DECL|CAN_F12R2_FB10_Msk|macro|CAN_F12R2_FB10_Msk
DECL|CAN_F12R2_FB10_Pos|macro|CAN_F12R2_FB10_Pos
DECL|CAN_F12R2_FB10|macro|CAN_F12R2_FB10
DECL|CAN_F12R2_FB11_Msk|macro|CAN_F12R2_FB11_Msk
DECL|CAN_F12R2_FB11_Pos|macro|CAN_F12R2_FB11_Pos
DECL|CAN_F12R2_FB11|macro|CAN_F12R2_FB11
DECL|CAN_F12R2_FB12_Msk|macro|CAN_F12R2_FB12_Msk
DECL|CAN_F12R2_FB12_Pos|macro|CAN_F12R2_FB12_Pos
DECL|CAN_F12R2_FB12|macro|CAN_F12R2_FB12
DECL|CAN_F12R2_FB13_Msk|macro|CAN_F12R2_FB13_Msk
DECL|CAN_F12R2_FB13_Pos|macro|CAN_F12R2_FB13_Pos
DECL|CAN_F12R2_FB13|macro|CAN_F12R2_FB13
DECL|CAN_F12R2_FB14_Msk|macro|CAN_F12R2_FB14_Msk
DECL|CAN_F12R2_FB14_Pos|macro|CAN_F12R2_FB14_Pos
DECL|CAN_F12R2_FB14|macro|CAN_F12R2_FB14
DECL|CAN_F12R2_FB15_Msk|macro|CAN_F12R2_FB15_Msk
DECL|CAN_F12R2_FB15_Pos|macro|CAN_F12R2_FB15_Pos
DECL|CAN_F12R2_FB15|macro|CAN_F12R2_FB15
DECL|CAN_F12R2_FB16_Msk|macro|CAN_F12R2_FB16_Msk
DECL|CAN_F12R2_FB16_Pos|macro|CAN_F12R2_FB16_Pos
DECL|CAN_F12R2_FB16|macro|CAN_F12R2_FB16
DECL|CAN_F12R2_FB17_Msk|macro|CAN_F12R2_FB17_Msk
DECL|CAN_F12R2_FB17_Pos|macro|CAN_F12R2_FB17_Pos
DECL|CAN_F12R2_FB17|macro|CAN_F12R2_FB17
DECL|CAN_F12R2_FB18_Msk|macro|CAN_F12R2_FB18_Msk
DECL|CAN_F12R2_FB18_Pos|macro|CAN_F12R2_FB18_Pos
DECL|CAN_F12R2_FB18|macro|CAN_F12R2_FB18
DECL|CAN_F12R2_FB19_Msk|macro|CAN_F12R2_FB19_Msk
DECL|CAN_F12R2_FB19_Pos|macro|CAN_F12R2_FB19_Pos
DECL|CAN_F12R2_FB19|macro|CAN_F12R2_FB19
DECL|CAN_F12R2_FB1_Msk|macro|CAN_F12R2_FB1_Msk
DECL|CAN_F12R2_FB1_Pos|macro|CAN_F12R2_FB1_Pos
DECL|CAN_F12R2_FB1|macro|CAN_F12R2_FB1
DECL|CAN_F12R2_FB20_Msk|macro|CAN_F12R2_FB20_Msk
DECL|CAN_F12R2_FB20_Pos|macro|CAN_F12R2_FB20_Pos
DECL|CAN_F12R2_FB20|macro|CAN_F12R2_FB20
DECL|CAN_F12R2_FB21_Msk|macro|CAN_F12R2_FB21_Msk
DECL|CAN_F12R2_FB21_Pos|macro|CAN_F12R2_FB21_Pos
DECL|CAN_F12R2_FB21|macro|CAN_F12R2_FB21
DECL|CAN_F12R2_FB22_Msk|macro|CAN_F12R2_FB22_Msk
DECL|CAN_F12R2_FB22_Pos|macro|CAN_F12R2_FB22_Pos
DECL|CAN_F12R2_FB22|macro|CAN_F12R2_FB22
DECL|CAN_F12R2_FB23_Msk|macro|CAN_F12R2_FB23_Msk
DECL|CAN_F12R2_FB23_Pos|macro|CAN_F12R2_FB23_Pos
DECL|CAN_F12R2_FB23|macro|CAN_F12R2_FB23
DECL|CAN_F12R2_FB24_Msk|macro|CAN_F12R2_FB24_Msk
DECL|CAN_F12R2_FB24_Pos|macro|CAN_F12R2_FB24_Pos
DECL|CAN_F12R2_FB24|macro|CAN_F12R2_FB24
DECL|CAN_F12R2_FB25_Msk|macro|CAN_F12R2_FB25_Msk
DECL|CAN_F12R2_FB25_Pos|macro|CAN_F12R2_FB25_Pos
DECL|CAN_F12R2_FB25|macro|CAN_F12R2_FB25
DECL|CAN_F12R2_FB26_Msk|macro|CAN_F12R2_FB26_Msk
DECL|CAN_F12R2_FB26_Pos|macro|CAN_F12R2_FB26_Pos
DECL|CAN_F12R2_FB26|macro|CAN_F12R2_FB26
DECL|CAN_F12R2_FB27_Msk|macro|CAN_F12R2_FB27_Msk
DECL|CAN_F12R2_FB27_Pos|macro|CAN_F12R2_FB27_Pos
DECL|CAN_F12R2_FB27|macro|CAN_F12R2_FB27
DECL|CAN_F12R2_FB28_Msk|macro|CAN_F12R2_FB28_Msk
DECL|CAN_F12R2_FB28_Pos|macro|CAN_F12R2_FB28_Pos
DECL|CAN_F12R2_FB28|macro|CAN_F12R2_FB28
DECL|CAN_F12R2_FB29_Msk|macro|CAN_F12R2_FB29_Msk
DECL|CAN_F12R2_FB29_Pos|macro|CAN_F12R2_FB29_Pos
DECL|CAN_F12R2_FB29|macro|CAN_F12R2_FB29
DECL|CAN_F12R2_FB2_Msk|macro|CAN_F12R2_FB2_Msk
DECL|CAN_F12R2_FB2_Pos|macro|CAN_F12R2_FB2_Pos
DECL|CAN_F12R2_FB2|macro|CAN_F12R2_FB2
DECL|CAN_F12R2_FB30_Msk|macro|CAN_F12R2_FB30_Msk
DECL|CAN_F12R2_FB30_Pos|macro|CAN_F12R2_FB30_Pos
DECL|CAN_F12R2_FB30|macro|CAN_F12R2_FB30
DECL|CAN_F12R2_FB31_Msk|macro|CAN_F12R2_FB31_Msk
DECL|CAN_F12R2_FB31_Pos|macro|CAN_F12R2_FB31_Pos
DECL|CAN_F12R2_FB31|macro|CAN_F12R2_FB31
DECL|CAN_F12R2_FB3_Msk|macro|CAN_F12R2_FB3_Msk
DECL|CAN_F12R2_FB3_Pos|macro|CAN_F12R2_FB3_Pos
DECL|CAN_F12R2_FB3|macro|CAN_F12R2_FB3
DECL|CAN_F12R2_FB4_Msk|macro|CAN_F12R2_FB4_Msk
DECL|CAN_F12R2_FB4_Pos|macro|CAN_F12R2_FB4_Pos
DECL|CAN_F12R2_FB4|macro|CAN_F12R2_FB4
DECL|CAN_F12R2_FB5_Msk|macro|CAN_F12R2_FB5_Msk
DECL|CAN_F12R2_FB5_Pos|macro|CAN_F12R2_FB5_Pos
DECL|CAN_F12R2_FB5|macro|CAN_F12R2_FB5
DECL|CAN_F12R2_FB6_Msk|macro|CAN_F12R2_FB6_Msk
DECL|CAN_F12R2_FB6_Pos|macro|CAN_F12R2_FB6_Pos
DECL|CAN_F12R2_FB6|macro|CAN_F12R2_FB6
DECL|CAN_F12R2_FB7_Msk|macro|CAN_F12R2_FB7_Msk
DECL|CAN_F12R2_FB7_Pos|macro|CAN_F12R2_FB7_Pos
DECL|CAN_F12R2_FB7|macro|CAN_F12R2_FB7
DECL|CAN_F12R2_FB8_Msk|macro|CAN_F12R2_FB8_Msk
DECL|CAN_F12R2_FB8_Pos|macro|CAN_F12R2_FB8_Pos
DECL|CAN_F12R2_FB8|macro|CAN_F12R2_FB8
DECL|CAN_F12R2_FB9_Msk|macro|CAN_F12R2_FB9_Msk
DECL|CAN_F12R2_FB9_Pos|macro|CAN_F12R2_FB9_Pos
DECL|CAN_F12R2_FB9|macro|CAN_F12R2_FB9
DECL|CAN_F13R1_FB0_Msk|macro|CAN_F13R1_FB0_Msk
DECL|CAN_F13R1_FB0_Pos|macro|CAN_F13R1_FB0_Pos
DECL|CAN_F13R1_FB0|macro|CAN_F13R1_FB0
DECL|CAN_F13R1_FB10_Msk|macro|CAN_F13R1_FB10_Msk
DECL|CAN_F13R1_FB10_Pos|macro|CAN_F13R1_FB10_Pos
DECL|CAN_F13R1_FB10|macro|CAN_F13R1_FB10
DECL|CAN_F13R1_FB11_Msk|macro|CAN_F13R1_FB11_Msk
DECL|CAN_F13R1_FB11_Pos|macro|CAN_F13R1_FB11_Pos
DECL|CAN_F13R1_FB11|macro|CAN_F13R1_FB11
DECL|CAN_F13R1_FB12_Msk|macro|CAN_F13R1_FB12_Msk
DECL|CAN_F13R1_FB12_Pos|macro|CAN_F13R1_FB12_Pos
DECL|CAN_F13R1_FB12|macro|CAN_F13R1_FB12
DECL|CAN_F13R1_FB13_Msk|macro|CAN_F13R1_FB13_Msk
DECL|CAN_F13R1_FB13_Pos|macro|CAN_F13R1_FB13_Pos
DECL|CAN_F13R1_FB13|macro|CAN_F13R1_FB13
DECL|CAN_F13R1_FB14_Msk|macro|CAN_F13R1_FB14_Msk
DECL|CAN_F13R1_FB14_Pos|macro|CAN_F13R1_FB14_Pos
DECL|CAN_F13R1_FB14|macro|CAN_F13R1_FB14
DECL|CAN_F13R1_FB15_Msk|macro|CAN_F13R1_FB15_Msk
DECL|CAN_F13R1_FB15_Pos|macro|CAN_F13R1_FB15_Pos
DECL|CAN_F13R1_FB15|macro|CAN_F13R1_FB15
DECL|CAN_F13R1_FB16_Msk|macro|CAN_F13R1_FB16_Msk
DECL|CAN_F13R1_FB16_Pos|macro|CAN_F13R1_FB16_Pos
DECL|CAN_F13R1_FB16|macro|CAN_F13R1_FB16
DECL|CAN_F13R1_FB17_Msk|macro|CAN_F13R1_FB17_Msk
DECL|CAN_F13R1_FB17_Pos|macro|CAN_F13R1_FB17_Pos
DECL|CAN_F13R1_FB17|macro|CAN_F13R1_FB17
DECL|CAN_F13R1_FB18_Msk|macro|CAN_F13R1_FB18_Msk
DECL|CAN_F13R1_FB18_Pos|macro|CAN_F13R1_FB18_Pos
DECL|CAN_F13R1_FB18|macro|CAN_F13R1_FB18
DECL|CAN_F13R1_FB19_Msk|macro|CAN_F13R1_FB19_Msk
DECL|CAN_F13R1_FB19_Pos|macro|CAN_F13R1_FB19_Pos
DECL|CAN_F13R1_FB19|macro|CAN_F13R1_FB19
DECL|CAN_F13R1_FB1_Msk|macro|CAN_F13R1_FB1_Msk
DECL|CAN_F13R1_FB1_Pos|macro|CAN_F13R1_FB1_Pos
DECL|CAN_F13R1_FB1|macro|CAN_F13R1_FB1
DECL|CAN_F13R1_FB20_Msk|macro|CAN_F13R1_FB20_Msk
DECL|CAN_F13R1_FB20_Pos|macro|CAN_F13R1_FB20_Pos
DECL|CAN_F13R1_FB20|macro|CAN_F13R1_FB20
DECL|CAN_F13R1_FB21_Msk|macro|CAN_F13R1_FB21_Msk
DECL|CAN_F13R1_FB21_Pos|macro|CAN_F13R1_FB21_Pos
DECL|CAN_F13R1_FB21|macro|CAN_F13R1_FB21
DECL|CAN_F13R1_FB22_Msk|macro|CAN_F13R1_FB22_Msk
DECL|CAN_F13R1_FB22_Pos|macro|CAN_F13R1_FB22_Pos
DECL|CAN_F13R1_FB22|macro|CAN_F13R1_FB22
DECL|CAN_F13R1_FB23_Msk|macro|CAN_F13R1_FB23_Msk
DECL|CAN_F13R1_FB23_Pos|macro|CAN_F13R1_FB23_Pos
DECL|CAN_F13R1_FB23|macro|CAN_F13R1_FB23
DECL|CAN_F13R1_FB24_Msk|macro|CAN_F13R1_FB24_Msk
DECL|CAN_F13R1_FB24_Pos|macro|CAN_F13R1_FB24_Pos
DECL|CAN_F13R1_FB24|macro|CAN_F13R1_FB24
DECL|CAN_F13R1_FB25_Msk|macro|CAN_F13R1_FB25_Msk
DECL|CAN_F13R1_FB25_Pos|macro|CAN_F13R1_FB25_Pos
DECL|CAN_F13R1_FB25|macro|CAN_F13R1_FB25
DECL|CAN_F13R1_FB26_Msk|macro|CAN_F13R1_FB26_Msk
DECL|CAN_F13R1_FB26_Pos|macro|CAN_F13R1_FB26_Pos
DECL|CAN_F13R1_FB26|macro|CAN_F13R1_FB26
DECL|CAN_F13R1_FB27_Msk|macro|CAN_F13R1_FB27_Msk
DECL|CAN_F13R1_FB27_Pos|macro|CAN_F13R1_FB27_Pos
DECL|CAN_F13R1_FB27|macro|CAN_F13R1_FB27
DECL|CAN_F13R1_FB28_Msk|macro|CAN_F13R1_FB28_Msk
DECL|CAN_F13R1_FB28_Pos|macro|CAN_F13R1_FB28_Pos
DECL|CAN_F13R1_FB28|macro|CAN_F13R1_FB28
DECL|CAN_F13R1_FB29_Msk|macro|CAN_F13R1_FB29_Msk
DECL|CAN_F13R1_FB29_Pos|macro|CAN_F13R1_FB29_Pos
DECL|CAN_F13R1_FB29|macro|CAN_F13R1_FB29
DECL|CAN_F13R1_FB2_Msk|macro|CAN_F13R1_FB2_Msk
DECL|CAN_F13R1_FB2_Pos|macro|CAN_F13R1_FB2_Pos
DECL|CAN_F13R1_FB2|macro|CAN_F13R1_FB2
DECL|CAN_F13R1_FB30_Msk|macro|CAN_F13R1_FB30_Msk
DECL|CAN_F13R1_FB30_Pos|macro|CAN_F13R1_FB30_Pos
DECL|CAN_F13R1_FB30|macro|CAN_F13R1_FB30
DECL|CAN_F13R1_FB31_Msk|macro|CAN_F13R1_FB31_Msk
DECL|CAN_F13R1_FB31_Pos|macro|CAN_F13R1_FB31_Pos
DECL|CAN_F13R1_FB31|macro|CAN_F13R1_FB31
DECL|CAN_F13R1_FB3_Msk|macro|CAN_F13R1_FB3_Msk
DECL|CAN_F13R1_FB3_Pos|macro|CAN_F13R1_FB3_Pos
DECL|CAN_F13R1_FB3|macro|CAN_F13R1_FB3
DECL|CAN_F13R1_FB4_Msk|macro|CAN_F13R1_FB4_Msk
DECL|CAN_F13R1_FB4_Pos|macro|CAN_F13R1_FB4_Pos
DECL|CAN_F13R1_FB4|macro|CAN_F13R1_FB4
DECL|CAN_F13R1_FB5_Msk|macro|CAN_F13R1_FB5_Msk
DECL|CAN_F13R1_FB5_Pos|macro|CAN_F13R1_FB5_Pos
DECL|CAN_F13R1_FB5|macro|CAN_F13R1_FB5
DECL|CAN_F13R1_FB6_Msk|macro|CAN_F13R1_FB6_Msk
DECL|CAN_F13R1_FB6_Pos|macro|CAN_F13R1_FB6_Pos
DECL|CAN_F13R1_FB6|macro|CAN_F13R1_FB6
DECL|CAN_F13R1_FB7_Msk|macro|CAN_F13R1_FB7_Msk
DECL|CAN_F13R1_FB7_Pos|macro|CAN_F13R1_FB7_Pos
DECL|CAN_F13R1_FB7|macro|CAN_F13R1_FB7
DECL|CAN_F13R1_FB8_Msk|macro|CAN_F13R1_FB8_Msk
DECL|CAN_F13R1_FB8_Pos|macro|CAN_F13R1_FB8_Pos
DECL|CAN_F13R1_FB8|macro|CAN_F13R1_FB8
DECL|CAN_F13R1_FB9_Msk|macro|CAN_F13R1_FB9_Msk
DECL|CAN_F13R1_FB9_Pos|macro|CAN_F13R1_FB9_Pos
DECL|CAN_F13R1_FB9|macro|CAN_F13R1_FB9
DECL|CAN_F13R2_FB0_Msk|macro|CAN_F13R2_FB0_Msk
DECL|CAN_F13R2_FB0_Pos|macro|CAN_F13R2_FB0_Pos
DECL|CAN_F13R2_FB0|macro|CAN_F13R2_FB0
DECL|CAN_F13R2_FB10_Msk|macro|CAN_F13R2_FB10_Msk
DECL|CAN_F13R2_FB10_Pos|macro|CAN_F13R2_FB10_Pos
DECL|CAN_F13R2_FB10|macro|CAN_F13R2_FB10
DECL|CAN_F13R2_FB11_Msk|macro|CAN_F13R2_FB11_Msk
DECL|CAN_F13R2_FB11_Pos|macro|CAN_F13R2_FB11_Pos
DECL|CAN_F13R2_FB11|macro|CAN_F13R2_FB11
DECL|CAN_F13R2_FB12_Msk|macro|CAN_F13R2_FB12_Msk
DECL|CAN_F13R2_FB12_Pos|macro|CAN_F13R2_FB12_Pos
DECL|CAN_F13R2_FB12|macro|CAN_F13R2_FB12
DECL|CAN_F13R2_FB13_Msk|macro|CAN_F13R2_FB13_Msk
DECL|CAN_F13R2_FB13_Pos|macro|CAN_F13R2_FB13_Pos
DECL|CAN_F13R2_FB13|macro|CAN_F13R2_FB13
DECL|CAN_F13R2_FB14_Msk|macro|CAN_F13R2_FB14_Msk
DECL|CAN_F13R2_FB14_Pos|macro|CAN_F13R2_FB14_Pos
DECL|CAN_F13R2_FB14|macro|CAN_F13R2_FB14
DECL|CAN_F13R2_FB15_Msk|macro|CAN_F13R2_FB15_Msk
DECL|CAN_F13R2_FB15_Pos|macro|CAN_F13R2_FB15_Pos
DECL|CAN_F13R2_FB15|macro|CAN_F13R2_FB15
DECL|CAN_F13R2_FB16_Msk|macro|CAN_F13R2_FB16_Msk
DECL|CAN_F13R2_FB16_Pos|macro|CAN_F13R2_FB16_Pos
DECL|CAN_F13R2_FB16|macro|CAN_F13R2_FB16
DECL|CAN_F13R2_FB17_Msk|macro|CAN_F13R2_FB17_Msk
DECL|CAN_F13R2_FB17_Pos|macro|CAN_F13R2_FB17_Pos
DECL|CAN_F13R2_FB17|macro|CAN_F13R2_FB17
DECL|CAN_F13R2_FB18_Msk|macro|CAN_F13R2_FB18_Msk
DECL|CAN_F13R2_FB18_Pos|macro|CAN_F13R2_FB18_Pos
DECL|CAN_F13R2_FB18|macro|CAN_F13R2_FB18
DECL|CAN_F13R2_FB19_Msk|macro|CAN_F13R2_FB19_Msk
DECL|CAN_F13R2_FB19_Pos|macro|CAN_F13R2_FB19_Pos
DECL|CAN_F13R2_FB19|macro|CAN_F13R2_FB19
DECL|CAN_F13R2_FB1_Msk|macro|CAN_F13R2_FB1_Msk
DECL|CAN_F13R2_FB1_Pos|macro|CAN_F13R2_FB1_Pos
DECL|CAN_F13R2_FB1|macro|CAN_F13R2_FB1
DECL|CAN_F13R2_FB20_Msk|macro|CAN_F13R2_FB20_Msk
DECL|CAN_F13R2_FB20_Pos|macro|CAN_F13R2_FB20_Pos
DECL|CAN_F13R2_FB20|macro|CAN_F13R2_FB20
DECL|CAN_F13R2_FB21_Msk|macro|CAN_F13R2_FB21_Msk
DECL|CAN_F13R2_FB21_Pos|macro|CAN_F13R2_FB21_Pos
DECL|CAN_F13R2_FB21|macro|CAN_F13R2_FB21
DECL|CAN_F13R2_FB22_Msk|macro|CAN_F13R2_FB22_Msk
DECL|CAN_F13R2_FB22_Pos|macro|CAN_F13R2_FB22_Pos
DECL|CAN_F13R2_FB22|macro|CAN_F13R2_FB22
DECL|CAN_F13R2_FB23_Msk|macro|CAN_F13R2_FB23_Msk
DECL|CAN_F13R2_FB23_Pos|macro|CAN_F13R2_FB23_Pos
DECL|CAN_F13R2_FB23|macro|CAN_F13R2_FB23
DECL|CAN_F13R2_FB24_Msk|macro|CAN_F13R2_FB24_Msk
DECL|CAN_F13R2_FB24_Pos|macro|CAN_F13R2_FB24_Pos
DECL|CAN_F13R2_FB24|macro|CAN_F13R2_FB24
DECL|CAN_F13R2_FB25_Msk|macro|CAN_F13R2_FB25_Msk
DECL|CAN_F13R2_FB25_Pos|macro|CAN_F13R2_FB25_Pos
DECL|CAN_F13R2_FB25|macro|CAN_F13R2_FB25
DECL|CAN_F13R2_FB26_Msk|macro|CAN_F13R2_FB26_Msk
DECL|CAN_F13R2_FB26_Pos|macro|CAN_F13R2_FB26_Pos
DECL|CAN_F13R2_FB26|macro|CAN_F13R2_FB26
DECL|CAN_F13R2_FB27_Msk|macro|CAN_F13R2_FB27_Msk
DECL|CAN_F13R2_FB27_Pos|macro|CAN_F13R2_FB27_Pos
DECL|CAN_F13R2_FB27|macro|CAN_F13R2_FB27
DECL|CAN_F13R2_FB28_Msk|macro|CAN_F13R2_FB28_Msk
DECL|CAN_F13R2_FB28_Pos|macro|CAN_F13R2_FB28_Pos
DECL|CAN_F13R2_FB28|macro|CAN_F13R2_FB28
DECL|CAN_F13R2_FB29_Msk|macro|CAN_F13R2_FB29_Msk
DECL|CAN_F13R2_FB29_Pos|macro|CAN_F13R2_FB29_Pos
DECL|CAN_F13R2_FB29|macro|CAN_F13R2_FB29
DECL|CAN_F13R2_FB2_Msk|macro|CAN_F13R2_FB2_Msk
DECL|CAN_F13R2_FB2_Pos|macro|CAN_F13R2_FB2_Pos
DECL|CAN_F13R2_FB2|macro|CAN_F13R2_FB2
DECL|CAN_F13R2_FB30_Msk|macro|CAN_F13R2_FB30_Msk
DECL|CAN_F13R2_FB30_Pos|macro|CAN_F13R2_FB30_Pos
DECL|CAN_F13R2_FB30|macro|CAN_F13R2_FB30
DECL|CAN_F13R2_FB31_Msk|macro|CAN_F13R2_FB31_Msk
DECL|CAN_F13R2_FB31_Pos|macro|CAN_F13R2_FB31_Pos
DECL|CAN_F13R2_FB31|macro|CAN_F13R2_FB31
DECL|CAN_F13R2_FB3_Msk|macro|CAN_F13R2_FB3_Msk
DECL|CAN_F13R2_FB3_Pos|macro|CAN_F13R2_FB3_Pos
DECL|CAN_F13R2_FB3|macro|CAN_F13R2_FB3
DECL|CAN_F13R2_FB4_Msk|macro|CAN_F13R2_FB4_Msk
DECL|CAN_F13R2_FB4_Pos|macro|CAN_F13R2_FB4_Pos
DECL|CAN_F13R2_FB4|macro|CAN_F13R2_FB4
DECL|CAN_F13R2_FB5_Msk|macro|CAN_F13R2_FB5_Msk
DECL|CAN_F13R2_FB5_Pos|macro|CAN_F13R2_FB5_Pos
DECL|CAN_F13R2_FB5|macro|CAN_F13R2_FB5
DECL|CAN_F13R2_FB6_Msk|macro|CAN_F13R2_FB6_Msk
DECL|CAN_F13R2_FB6_Pos|macro|CAN_F13R2_FB6_Pos
DECL|CAN_F13R2_FB6|macro|CAN_F13R2_FB6
DECL|CAN_F13R2_FB7_Msk|macro|CAN_F13R2_FB7_Msk
DECL|CAN_F13R2_FB7_Pos|macro|CAN_F13R2_FB7_Pos
DECL|CAN_F13R2_FB7|macro|CAN_F13R2_FB7
DECL|CAN_F13R2_FB8_Msk|macro|CAN_F13R2_FB8_Msk
DECL|CAN_F13R2_FB8_Pos|macro|CAN_F13R2_FB8_Pos
DECL|CAN_F13R2_FB8|macro|CAN_F13R2_FB8
DECL|CAN_F13R2_FB9_Msk|macro|CAN_F13R2_FB9_Msk
DECL|CAN_F13R2_FB9_Pos|macro|CAN_F13R2_FB9_Pos
DECL|CAN_F13R2_FB9|macro|CAN_F13R2_FB9
DECL|CAN_F1R1_FB0_Msk|macro|CAN_F1R1_FB0_Msk
DECL|CAN_F1R1_FB0_Pos|macro|CAN_F1R1_FB0_Pos
DECL|CAN_F1R1_FB0|macro|CAN_F1R1_FB0
DECL|CAN_F1R1_FB10_Msk|macro|CAN_F1R1_FB10_Msk
DECL|CAN_F1R1_FB10_Pos|macro|CAN_F1R1_FB10_Pos
DECL|CAN_F1R1_FB10|macro|CAN_F1R1_FB10
DECL|CAN_F1R1_FB11_Msk|macro|CAN_F1R1_FB11_Msk
DECL|CAN_F1R1_FB11_Pos|macro|CAN_F1R1_FB11_Pos
DECL|CAN_F1R1_FB11|macro|CAN_F1R1_FB11
DECL|CAN_F1R1_FB12_Msk|macro|CAN_F1R1_FB12_Msk
DECL|CAN_F1R1_FB12_Pos|macro|CAN_F1R1_FB12_Pos
DECL|CAN_F1R1_FB12|macro|CAN_F1R1_FB12
DECL|CAN_F1R1_FB13_Msk|macro|CAN_F1R1_FB13_Msk
DECL|CAN_F1R1_FB13_Pos|macro|CAN_F1R1_FB13_Pos
DECL|CAN_F1R1_FB13|macro|CAN_F1R1_FB13
DECL|CAN_F1R1_FB14_Msk|macro|CAN_F1R1_FB14_Msk
DECL|CAN_F1R1_FB14_Pos|macro|CAN_F1R1_FB14_Pos
DECL|CAN_F1R1_FB14|macro|CAN_F1R1_FB14
DECL|CAN_F1R1_FB15_Msk|macro|CAN_F1R1_FB15_Msk
DECL|CAN_F1R1_FB15_Pos|macro|CAN_F1R1_FB15_Pos
DECL|CAN_F1R1_FB15|macro|CAN_F1R1_FB15
DECL|CAN_F1R1_FB16_Msk|macro|CAN_F1R1_FB16_Msk
DECL|CAN_F1R1_FB16_Pos|macro|CAN_F1R1_FB16_Pos
DECL|CAN_F1R1_FB16|macro|CAN_F1R1_FB16
DECL|CAN_F1R1_FB17_Msk|macro|CAN_F1R1_FB17_Msk
DECL|CAN_F1R1_FB17_Pos|macro|CAN_F1R1_FB17_Pos
DECL|CAN_F1R1_FB17|macro|CAN_F1R1_FB17
DECL|CAN_F1R1_FB18_Msk|macro|CAN_F1R1_FB18_Msk
DECL|CAN_F1R1_FB18_Pos|macro|CAN_F1R1_FB18_Pos
DECL|CAN_F1R1_FB18|macro|CAN_F1R1_FB18
DECL|CAN_F1R1_FB19_Msk|macro|CAN_F1R1_FB19_Msk
DECL|CAN_F1R1_FB19_Pos|macro|CAN_F1R1_FB19_Pos
DECL|CAN_F1R1_FB19|macro|CAN_F1R1_FB19
DECL|CAN_F1R1_FB1_Msk|macro|CAN_F1R1_FB1_Msk
DECL|CAN_F1R1_FB1_Pos|macro|CAN_F1R1_FB1_Pos
DECL|CAN_F1R1_FB1|macro|CAN_F1R1_FB1
DECL|CAN_F1R1_FB20_Msk|macro|CAN_F1R1_FB20_Msk
DECL|CAN_F1R1_FB20_Pos|macro|CAN_F1R1_FB20_Pos
DECL|CAN_F1R1_FB20|macro|CAN_F1R1_FB20
DECL|CAN_F1R1_FB21_Msk|macro|CAN_F1R1_FB21_Msk
DECL|CAN_F1R1_FB21_Pos|macro|CAN_F1R1_FB21_Pos
DECL|CAN_F1R1_FB21|macro|CAN_F1R1_FB21
DECL|CAN_F1R1_FB22_Msk|macro|CAN_F1R1_FB22_Msk
DECL|CAN_F1R1_FB22_Pos|macro|CAN_F1R1_FB22_Pos
DECL|CAN_F1R1_FB22|macro|CAN_F1R1_FB22
DECL|CAN_F1R1_FB23_Msk|macro|CAN_F1R1_FB23_Msk
DECL|CAN_F1R1_FB23_Pos|macro|CAN_F1R1_FB23_Pos
DECL|CAN_F1R1_FB23|macro|CAN_F1R1_FB23
DECL|CAN_F1R1_FB24_Msk|macro|CAN_F1R1_FB24_Msk
DECL|CAN_F1R1_FB24_Pos|macro|CAN_F1R1_FB24_Pos
DECL|CAN_F1R1_FB24|macro|CAN_F1R1_FB24
DECL|CAN_F1R1_FB25_Msk|macro|CAN_F1R1_FB25_Msk
DECL|CAN_F1R1_FB25_Pos|macro|CAN_F1R1_FB25_Pos
DECL|CAN_F1R1_FB25|macro|CAN_F1R1_FB25
DECL|CAN_F1R1_FB26_Msk|macro|CAN_F1R1_FB26_Msk
DECL|CAN_F1R1_FB26_Pos|macro|CAN_F1R1_FB26_Pos
DECL|CAN_F1R1_FB26|macro|CAN_F1R1_FB26
DECL|CAN_F1R1_FB27_Msk|macro|CAN_F1R1_FB27_Msk
DECL|CAN_F1R1_FB27_Pos|macro|CAN_F1R1_FB27_Pos
DECL|CAN_F1R1_FB27|macro|CAN_F1R1_FB27
DECL|CAN_F1R1_FB28_Msk|macro|CAN_F1R1_FB28_Msk
DECL|CAN_F1R1_FB28_Pos|macro|CAN_F1R1_FB28_Pos
DECL|CAN_F1R1_FB28|macro|CAN_F1R1_FB28
DECL|CAN_F1R1_FB29_Msk|macro|CAN_F1R1_FB29_Msk
DECL|CAN_F1R1_FB29_Pos|macro|CAN_F1R1_FB29_Pos
DECL|CAN_F1R1_FB29|macro|CAN_F1R1_FB29
DECL|CAN_F1R1_FB2_Msk|macro|CAN_F1R1_FB2_Msk
DECL|CAN_F1R1_FB2_Pos|macro|CAN_F1R1_FB2_Pos
DECL|CAN_F1R1_FB2|macro|CAN_F1R1_FB2
DECL|CAN_F1R1_FB30_Msk|macro|CAN_F1R1_FB30_Msk
DECL|CAN_F1R1_FB30_Pos|macro|CAN_F1R1_FB30_Pos
DECL|CAN_F1R1_FB30|macro|CAN_F1R1_FB30
DECL|CAN_F1R1_FB31_Msk|macro|CAN_F1R1_FB31_Msk
DECL|CAN_F1R1_FB31_Pos|macro|CAN_F1R1_FB31_Pos
DECL|CAN_F1R1_FB31|macro|CAN_F1R1_FB31
DECL|CAN_F1R1_FB3_Msk|macro|CAN_F1R1_FB3_Msk
DECL|CAN_F1R1_FB3_Pos|macro|CAN_F1R1_FB3_Pos
DECL|CAN_F1R1_FB3|macro|CAN_F1R1_FB3
DECL|CAN_F1R1_FB4_Msk|macro|CAN_F1R1_FB4_Msk
DECL|CAN_F1R1_FB4_Pos|macro|CAN_F1R1_FB4_Pos
DECL|CAN_F1R1_FB4|macro|CAN_F1R1_FB4
DECL|CAN_F1R1_FB5_Msk|macro|CAN_F1R1_FB5_Msk
DECL|CAN_F1R1_FB5_Pos|macro|CAN_F1R1_FB5_Pos
DECL|CAN_F1R1_FB5|macro|CAN_F1R1_FB5
DECL|CAN_F1R1_FB6_Msk|macro|CAN_F1R1_FB6_Msk
DECL|CAN_F1R1_FB6_Pos|macro|CAN_F1R1_FB6_Pos
DECL|CAN_F1R1_FB6|macro|CAN_F1R1_FB6
DECL|CAN_F1R1_FB7_Msk|macro|CAN_F1R1_FB7_Msk
DECL|CAN_F1R1_FB7_Pos|macro|CAN_F1R1_FB7_Pos
DECL|CAN_F1R1_FB7|macro|CAN_F1R1_FB7
DECL|CAN_F1R1_FB8_Msk|macro|CAN_F1R1_FB8_Msk
DECL|CAN_F1R1_FB8_Pos|macro|CAN_F1R1_FB8_Pos
DECL|CAN_F1R1_FB8|macro|CAN_F1R1_FB8
DECL|CAN_F1R1_FB9_Msk|macro|CAN_F1R1_FB9_Msk
DECL|CAN_F1R1_FB9_Pos|macro|CAN_F1R1_FB9_Pos
DECL|CAN_F1R1_FB9|macro|CAN_F1R1_FB9
DECL|CAN_F1R2_FB0_Msk|macro|CAN_F1R2_FB0_Msk
DECL|CAN_F1R2_FB0_Pos|macro|CAN_F1R2_FB0_Pos
DECL|CAN_F1R2_FB0|macro|CAN_F1R2_FB0
DECL|CAN_F1R2_FB10_Msk|macro|CAN_F1R2_FB10_Msk
DECL|CAN_F1R2_FB10_Pos|macro|CAN_F1R2_FB10_Pos
DECL|CAN_F1R2_FB10|macro|CAN_F1R2_FB10
DECL|CAN_F1R2_FB11_Msk|macro|CAN_F1R2_FB11_Msk
DECL|CAN_F1R2_FB11_Pos|macro|CAN_F1R2_FB11_Pos
DECL|CAN_F1R2_FB11|macro|CAN_F1R2_FB11
DECL|CAN_F1R2_FB12_Msk|macro|CAN_F1R2_FB12_Msk
DECL|CAN_F1R2_FB12_Pos|macro|CAN_F1R2_FB12_Pos
DECL|CAN_F1R2_FB12|macro|CAN_F1R2_FB12
DECL|CAN_F1R2_FB13_Msk|macro|CAN_F1R2_FB13_Msk
DECL|CAN_F1R2_FB13_Pos|macro|CAN_F1R2_FB13_Pos
DECL|CAN_F1R2_FB13|macro|CAN_F1R2_FB13
DECL|CAN_F1R2_FB14_Msk|macro|CAN_F1R2_FB14_Msk
DECL|CAN_F1R2_FB14_Pos|macro|CAN_F1R2_FB14_Pos
DECL|CAN_F1R2_FB14|macro|CAN_F1R2_FB14
DECL|CAN_F1R2_FB15_Msk|macro|CAN_F1R2_FB15_Msk
DECL|CAN_F1R2_FB15_Pos|macro|CAN_F1R2_FB15_Pos
DECL|CAN_F1R2_FB15|macro|CAN_F1R2_FB15
DECL|CAN_F1R2_FB16_Msk|macro|CAN_F1R2_FB16_Msk
DECL|CAN_F1R2_FB16_Pos|macro|CAN_F1R2_FB16_Pos
DECL|CAN_F1R2_FB16|macro|CAN_F1R2_FB16
DECL|CAN_F1R2_FB17_Msk|macro|CAN_F1R2_FB17_Msk
DECL|CAN_F1R2_FB17_Pos|macro|CAN_F1R2_FB17_Pos
DECL|CAN_F1R2_FB17|macro|CAN_F1R2_FB17
DECL|CAN_F1R2_FB18_Msk|macro|CAN_F1R2_FB18_Msk
DECL|CAN_F1R2_FB18_Pos|macro|CAN_F1R2_FB18_Pos
DECL|CAN_F1R2_FB18|macro|CAN_F1R2_FB18
DECL|CAN_F1R2_FB19_Msk|macro|CAN_F1R2_FB19_Msk
DECL|CAN_F1R2_FB19_Pos|macro|CAN_F1R2_FB19_Pos
DECL|CAN_F1R2_FB19|macro|CAN_F1R2_FB19
DECL|CAN_F1R2_FB1_Msk|macro|CAN_F1R2_FB1_Msk
DECL|CAN_F1R2_FB1_Pos|macro|CAN_F1R2_FB1_Pos
DECL|CAN_F1R2_FB1|macro|CAN_F1R2_FB1
DECL|CAN_F1R2_FB20_Msk|macro|CAN_F1R2_FB20_Msk
DECL|CAN_F1R2_FB20_Pos|macro|CAN_F1R2_FB20_Pos
DECL|CAN_F1R2_FB20|macro|CAN_F1R2_FB20
DECL|CAN_F1R2_FB21_Msk|macro|CAN_F1R2_FB21_Msk
DECL|CAN_F1R2_FB21_Pos|macro|CAN_F1R2_FB21_Pos
DECL|CAN_F1R2_FB21|macro|CAN_F1R2_FB21
DECL|CAN_F1R2_FB22_Msk|macro|CAN_F1R2_FB22_Msk
DECL|CAN_F1R2_FB22_Pos|macro|CAN_F1R2_FB22_Pos
DECL|CAN_F1R2_FB22|macro|CAN_F1R2_FB22
DECL|CAN_F1R2_FB23_Msk|macro|CAN_F1R2_FB23_Msk
DECL|CAN_F1R2_FB23_Pos|macro|CAN_F1R2_FB23_Pos
DECL|CAN_F1R2_FB23|macro|CAN_F1R2_FB23
DECL|CAN_F1R2_FB24_Msk|macro|CAN_F1R2_FB24_Msk
DECL|CAN_F1R2_FB24_Pos|macro|CAN_F1R2_FB24_Pos
DECL|CAN_F1R2_FB24|macro|CAN_F1R2_FB24
DECL|CAN_F1R2_FB25_Msk|macro|CAN_F1R2_FB25_Msk
DECL|CAN_F1R2_FB25_Pos|macro|CAN_F1R2_FB25_Pos
DECL|CAN_F1R2_FB25|macro|CAN_F1R2_FB25
DECL|CAN_F1R2_FB26_Msk|macro|CAN_F1R2_FB26_Msk
DECL|CAN_F1R2_FB26_Pos|macro|CAN_F1R2_FB26_Pos
DECL|CAN_F1R2_FB26|macro|CAN_F1R2_FB26
DECL|CAN_F1R2_FB27_Msk|macro|CAN_F1R2_FB27_Msk
DECL|CAN_F1R2_FB27_Pos|macro|CAN_F1R2_FB27_Pos
DECL|CAN_F1R2_FB27|macro|CAN_F1R2_FB27
DECL|CAN_F1R2_FB28_Msk|macro|CAN_F1R2_FB28_Msk
DECL|CAN_F1R2_FB28_Pos|macro|CAN_F1R2_FB28_Pos
DECL|CAN_F1R2_FB28|macro|CAN_F1R2_FB28
DECL|CAN_F1R2_FB29_Msk|macro|CAN_F1R2_FB29_Msk
DECL|CAN_F1R2_FB29_Pos|macro|CAN_F1R2_FB29_Pos
DECL|CAN_F1R2_FB29|macro|CAN_F1R2_FB29
DECL|CAN_F1R2_FB2_Msk|macro|CAN_F1R2_FB2_Msk
DECL|CAN_F1R2_FB2_Pos|macro|CAN_F1R2_FB2_Pos
DECL|CAN_F1R2_FB2|macro|CAN_F1R2_FB2
DECL|CAN_F1R2_FB30_Msk|macro|CAN_F1R2_FB30_Msk
DECL|CAN_F1R2_FB30_Pos|macro|CAN_F1R2_FB30_Pos
DECL|CAN_F1R2_FB30|macro|CAN_F1R2_FB30
DECL|CAN_F1R2_FB31_Msk|macro|CAN_F1R2_FB31_Msk
DECL|CAN_F1R2_FB31_Pos|macro|CAN_F1R2_FB31_Pos
DECL|CAN_F1R2_FB31|macro|CAN_F1R2_FB31
DECL|CAN_F1R2_FB3_Msk|macro|CAN_F1R2_FB3_Msk
DECL|CAN_F1R2_FB3_Pos|macro|CAN_F1R2_FB3_Pos
DECL|CAN_F1R2_FB3|macro|CAN_F1R2_FB3
DECL|CAN_F1R2_FB4_Msk|macro|CAN_F1R2_FB4_Msk
DECL|CAN_F1R2_FB4_Pos|macro|CAN_F1R2_FB4_Pos
DECL|CAN_F1R2_FB4|macro|CAN_F1R2_FB4
DECL|CAN_F1R2_FB5_Msk|macro|CAN_F1R2_FB5_Msk
DECL|CAN_F1R2_FB5_Pos|macro|CAN_F1R2_FB5_Pos
DECL|CAN_F1R2_FB5|macro|CAN_F1R2_FB5
DECL|CAN_F1R2_FB6_Msk|macro|CAN_F1R2_FB6_Msk
DECL|CAN_F1R2_FB6_Pos|macro|CAN_F1R2_FB6_Pos
DECL|CAN_F1R2_FB6|macro|CAN_F1R2_FB6
DECL|CAN_F1R2_FB7_Msk|macro|CAN_F1R2_FB7_Msk
DECL|CAN_F1R2_FB7_Pos|macro|CAN_F1R2_FB7_Pos
DECL|CAN_F1R2_FB7|macro|CAN_F1R2_FB7
DECL|CAN_F1R2_FB8_Msk|macro|CAN_F1R2_FB8_Msk
DECL|CAN_F1R2_FB8_Pos|macro|CAN_F1R2_FB8_Pos
DECL|CAN_F1R2_FB8|macro|CAN_F1R2_FB8
DECL|CAN_F1R2_FB9_Msk|macro|CAN_F1R2_FB9_Msk
DECL|CAN_F1R2_FB9_Pos|macro|CAN_F1R2_FB9_Pos
DECL|CAN_F1R2_FB9|macro|CAN_F1R2_FB9
DECL|CAN_F2R1_FB0_Msk|macro|CAN_F2R1_FB0_Msk
DECL|CAN_F2R1_FB0_Pos|macro|CAN_F2R1_FB0_Pos
DECL|CAN_F2R1_FB0|macro|CAN_F2R1_FB0
DECL|CAN_F2R1_FB10_Msk|macro|CAN_F2R1_FB10_Msk
DECL|CAN_F2R1_FB10_Pos|macro|CAN_F2R1_FB10_Pos
DECL|CAN_F2R1_FB10|macro|CAN_F2R1_FB10
DECL|CAN_F2R1_FB11_Msk|macro|CAN_F2R1_FB11_Msk
DECL|CAN_F2R1_FB11_Pos|macro|CAN_F2R1_FB11_Pos
DECL|CAN_F2R1_FB11|macro|CAN_F2R1_FB11
DECL|CAN_F2R1_FB12_Msk|macro|CAN_F2R1_FB12_Msk
DECL|CAN_F2R1_FB12_Pos|macro|CAN_F2R1_FB12_Pos
DECL|CAN_F2R1_FB12|macro|CAN_F2R1_FB12
DECL|CAN_F2R1_FB13_Msk|macro|CAN_F2R1_FB13_Msk
DECL|CAN_F2R1_FB13_Pos|macro|CAN_F2R1_FB13_Pos
DECL|CAN_F2R1_FB13|macro|CAN_F2R1_FB13
DECL|CAN_F2R1_FB14_Msk|macro|CAN_F2R1_FB14_Msk
DECL|CAN_F2R1_FB14_Pos|macro|CAN_F2R1_FB14_Pos
DECL|CAN_F2R1_FB14|macro|CAN_F2R1_FB14
DECL|CAN_F2R1_FB15_Msk|macro|CAN_F2R1_FB15_Msk
DECL|CAN_F2R1_FB15_Pos|macro|CAN_F2R1_FB15_Pos
DECL|CAN_F2R1_FB15|macro|CAN_F2R1_FB15
DECL|CAN_F2R1_FB16_Msk|macro|CAN_F2R1_FB16_Msk
DECL|CAN_F2R1_FB16_Pos|macro|CAN_F2R1_FB16_Pos
DECL|CAN_F2R1_FB16|macro|CAN_F2R1_FB16
DECL|CAN_F2R1_FB17_Msk|macro|CAN_F2R1_FB17_Msk
DECL|CAN_F2R1_FB17_Pos|macro|CAN_F2R1_FB17_Pos
DECL|CAN_F2R1_FB17|macro|CAN_F2R1_FB17
DECL|CAN_F2R1_FB18_Msk|macro|CAN_F2R1_FB18_Msk
DECL|CAN_F2R1_FB18_Pos|macro|CAN_F2R1_FB18_Pos
DECL|CAN_F2R1_FB18|macro|CAN_F2R1_FB18
DECL|CAN_F2R1_FB19_Msk|macro|CAN_F2R1_FB19_Msk
DECL|CAN_F2R1_FB19_Pos|macro|CAN_F2R1_FB19_Pos
DECL|CAN_F2R1_FB19|macro|CAN_F2R1_FB19
DECL|CAN_F2R1_FB1_Msk|macro|CAN_F2R1_FB1_Msk
DECL|CAN_F2R1_FB1_Pos|macro|CAN_F2R1_FB1_Pos
DECL|CAN_F2R1_FB1|macro|CAN_F2R1_FB1
DECL|CAN_F2R1_FB20_Msk|macro|CAN_F2R1_FB20_Msk
DECL|CAN_F2R1_FB20_Pos|macro|CAN_F2R1_FB20_Pos
DECL|CAN_F2R1_FB20|macro|CAN_F2R1_FB20
DECL|CAN_F2R1_FB21_Msk|macro|CAN_F2R1_FB21_Msk
DECL|CAN_F2R1_FB21_Pos|macro|CAN_F2R1_FB21_Pos
DECL|CAN_F2R1_FB21|macro|CAN_F2R1_FB21
DECL|CAN_F2R1_FB22_Msk|macro|CAN_F2R1_FB22_Msk
DECL|CAN_F2R1_FB22_Pos|macro|CAN_F2R1_FB22_Pos
DECL|CAN_F2R1_FB22|macro|CAN_F2R1_FB22
DECL|CAN_F2R1_FB23_Msk|macro|CAN_F2R1_FB23_Msk
DECL|CAN_F2R1_FB23_Pos|macro|CAN_F2R1_FB23_Pos
DECL|CAN_F2R1_FB23|macro|CAN_F2R1_FB23
DECL|CAN_F2R1_FB24_Msk|macro|CAN_F2R1_FB24_Msk
DECL|CAN_F2R1_FB24_Pos|macro|CAN_F2R1_FB24_Pos
DECL|CAN_F2R1_FB24|macro|CAN_F2R1_FB24
DECL|CAN_F2R1_FB25_Msk|macro|CAN_F2R1_FB25_Msk
DECL|CAN_F2R1_FB25_Pos|macro|CAN_F2R1_FB25_Pos
DECL|CAN_F2R1_FB25|macro|CAN_F2R1_FB25
DECL|CAN_F2R1_FB26_Msk|macro|CAN_F2R1_FB26_Msk
DECL|CAN_F2R1_FB26_Pos|macro|CAN_F2R1_FB26_Pos
DECL|CAN_F2R1_FB26|macro|CAN_F2R1_FB26
DECL|CAN_F2R1_FB27_Msk|macro|CAN_F2R1_FB27_Msk
DECL|CAN_F2R1_FB27_Pos|macro|CAN_F2R1_FB27_Pos
DECL|CAN_F2R1_FB27|macro|CAN_F2R1_FB27
DECL|CAN_F2R1_FB28_Msk|macro|CAN_F2R1_FB28_Msk
DECL|CAN_F2R1_FB28_Pos|macro|CAN_F2R1_FB28_Pos
DECL|CAN_F2R1_FB28|macro|CAN_F2R1_FB28
DECL|CAN_F2R1_FB29_Msk|macro|CAN_F2R1_FB29_Msk
DECL|CAN_F2R1_FB29_Pos|macro|CAN_F2R1_FB29_Pos
DECL|CAN_F2R1_FB29|macro|CAN_F2R1_FB29
DECL|CAN_F2R1_FB2_Msk|macro|CAN_F2R1_FB2_Msk
DECL|CAN_F2R1_FB2_Pos|macro|CAN_F2R1_FB2_Pos
DECL|CAN_F2R1_FB2|macro|CAN_F2R1_FB2
DECL|CAN_F2R1_FB30_Msk|macro|CAN_F2R1_FB30_Msk
DECL|CAN_F2R1_FB30_Pos|macro|CAN_F2R1_FB30_Pos
DECL|CAN_F2R1_FB30|macro|CAN_F2R1_FB30
DECL|CAN_F2R1_FB31_Msk|macro|CAN_F2R1_FB31_Msk
DECL|CAN_F2R1_FB31_Pos|macro|CAN_F2R1_FB31_Pos
DECL|CAN_F2R1_FB31|macro|CAN_F2R1_FB31
DECL|CAN_F2R1_FB3_Msk|macro|CAN_F2R1_FB3_Msk
DECL|CAN_F2R1_FB3_Pos|macro|CAN_F2R1_FB3_Pos
DECL|CAN_F2R1_FB3|macro|CAN_F2R1_FB3
DECL|CAN_F2R1_FB4_Msk|macro|CAN_F2R1_FB4_Msk
DECL|CAN_F2R1_FB4_Pos|macro|CAN_F2R1_FB4_Pos
DECL|CAN_F2R1_FB4|macro|CAN_F2R1_FB4
DECL|CAN_F2R1_FB5_Msk|macro|CAN_F2R1_FB5_Msk
DECL|CAN_F2R1_FB5_Pos|macro|CAN_F2R1_FB5_Pos
DECL|CAN_F2R1_FB5|macro|CAN_F2R1_FB5
DECL|CAN_F2R1_FB6_Msk|macro|CAN_F2R1_FB6_Msk
DECL|CAN_F2R1_FB6_Pos|macro|CAN_F2R1_FB6_Pos
DECL|CAN_F2R1_FB6|macro|CAN_F2R1_FB6
DECL|CAN_F2R1_FB7_Msk|macro|CAN_F2R1_FB7_Msk
DECL|CAN_F2R1_FB7_Pos|macro|CAN_F2R1_FB7_Pos
DECL|CAN_F2R1_FB7|macro|CAN_F2R1_FB7
DECL|CAN_F2R1_FB8_Msk|macro|CAN_F2R1_FB8_Msk
DECL|CAN_F2R1_FB8_Pos|macro|CAN_F2R1_FB8_Pos
DECL|CAN_F2R1_FB8|macro|CAN_F2R1_FB8
DECL|CAN_F2R1_FB9_Msk|macro|CAN_F2R1_FB9_Msk
DECL|CAN_F2R1_FB9_Pos|macro|CAN_F2R1_FB9_Pos
DECL|CAN_F2R1_FB9|macro|CAN_F2R1_FB9
DECL|CAN_F2R2_FB0_Msk|macro|CAN_F2R2_FB0_Msk
DECL|CAN_F2R2_FB0_Pos|macro|CAN_F2R2_FB0_Pos
DECL|CAN_F2R2_FB0|macro|CAN_F2R2_FB0
DECL|CAN_F2R2_FB10_Msk|macro|CAN_F2R2_FB10_Msk
DECL|CAN_F2R2_FB10_Pos|macro|CAN_F2R2_FB10_Pos
DECL|CAN_F2R2_FB10|macro|CAN_F2R2_FB10
DECL|CAN_F2R2_FB11_Msk|macro|CAN_F2R2_FB11_Msk
DECL|CAN_F2R2_FB11_Pos|macro|CAN_F2R2_FB11_Pos
DECL|CAN_F2R2_FB11|macro|CAN_F2R2_FB11
DECL|CAN_F2R2_FB12_Msk|macro|CAN_F2R2_FB12_Msk
DECL|CAN_F2R2_FB12_Pos|macro|CAN_F2R2_FB12_Pos
DECL|CAN_F2R2_FB12|macro|CAN_F2R2_FB12
DECL|CAN_F2R2_FB13_Msk|macro|CAN_F2R2_FB13_Msk
DECL|CAN_F2R2_FB13_Pos|macro|CAN_F2R2_FB13_Pos
DECL|CAN_F2R2_FB13|macro|CAN_F2R2_FB13
DECL|CAN_F2R2_FB14_Msk|macro|CAN_F2R2_FB14_Msk
DECL|CAN_F2R2_FB14_Pos|macro|CAN_F2R2_FB14_Pos
DECL|CAN_F2R2_FB14|macro|CAN_F2R2_FB14
DECL|CAN_F2R2_FB15_Msk|macro|CAN_F2R2_FB15_Msk
DECL|CAN_F2R2_FB15_Pos|macro|CAN_F2R2_FB15_Pos
DECL|CAN_F2R2_FB15|macro|CAN_F2R2_FB15
DECL|CAN_F2R2_FB16_Msk|macro|CAN_F2R2_FB16_Msk
DECL|CAN_F2R2_FB16_Pos|macro|CAN_F2R2_FB16_Pos
DECL|CAN_F2R2_FB16|macro|CAN_F2R2_FB16
DECL|CAN_F2R2_FB17_Msk|macro|CAN_F2R2_FB17_Msk
DECL|CAN_F2R2_FB17_Pos|macro|CAN_F2R2_FB17_Pos
DECL|CAN_F2R2_FB17|macro|CAN_F2R2_FB17
DECL|CAN_F2R2_FB18_Msk|macro|CAN_F2R2_FB18_Msk
DECL|CAN_F2R2_FB18_Pos|macro|CAN_F2R2_FB18_Pos
DECL|CAN_F2R2_FB18|macro|CAN_F2R2_FB18
DECL|CAN_F2R2_FB19_Msk|macro|CAN_F2R2_FB19_Msk
DECL|CAN_F2R2_FB19_Pos|macro|CAN_F2R2_FB19_Pos
DECL|CAN_F2R2_FB19|macro|CAN_F2R2_FB19
DECL|CAN_F2R2_FB1_Msk|macro|CAN_F2R2_FB1_Msk
DECL|CAN_F2R2_FB1_Pos|macro|CAN_F2R2_FB1_Pos
DECL|CAN_F2R2_FB1|macro|CAN_F2R2_FB1
DECL|CAN_F2R2_FB20_Msk|macro|CAN_F2R2_FB20_Msk
DECL|CAN_F2R2_FB20_Pos|macro|CAN_F2R2_FB20_Pos
DECL|CAN_F2R2_FB20|macro|CAN_F2R2_FB20
DECL|CAN_F2R2_FB21_Msk|macro|CAN_F2R2_FB21_Msk
DECL|CAN_F2R2_FB21_Pos|macro|CAN_F2R2_FB21_Pos
DECL|CAN_F2R2_FB21|macro|CAN_F2R2_FB21
DECL|CAN_F2R2_FB22_Msk|macro|CAN_F2R2_FB22_Msk
DECL|CAN_F2R2_FB22_Pos|macro|CAN_F2R2_FB22_Pos
DECL|CAN_F2R2_FB22|macro|CAN_F2R2_FB22
DECL|CAN_F2R2_FB23_Msk|macro|CAN_F2R2_FB23_Msk
DECL|CAN_F2R2_FB23_Pos|macro|CAN_F2R2_FB23_Pos
DECL|CAN_F2R2_FB23|macro|CAN_F2R2_FB23
DECL|CAN_F2R2_FB24_Msk|macro|CAN_F2R2_FB24_Msk
DECL|CAN_F2R2_FB24_Pos|macro|CAN_F2R2_FB24_Pos
DECL|CAN_F2R2_FB24|macro|CAN_F2R2_FB24
DECL|CAN_F2R2_FB25_Msk|macro|CAN_F2R2_FB25_Msk
DECL|CAN_F2R2_FB25_Pos|macro|CAN_F2R2_FB25_Pos
DECL|CAN_F2R2_FB25|macro|CAN_F2R2_FB25
DECL|CAN_F2R2_FB26_Msk|macro|CAN_F2R2_FB26_Msk
DECL|CAN_F2R2_FB26_Pos|macro|CAN_F2R2_FB26_Pos
DECL|CAN_F2R2_FB26|macro|CAN_F2R2_FB26
DECL|CAN_F2R2_FB27_Msk|macro|CAN_F2R2_FB27_Msk
DECL|CAN_F2R2_FB27_Pos|macro|CAN_F2R2_FB27_Pos
DECL|CAN_F2R2_FB27|macro|CAN_F2R2_FB27
DECL|CAN_F2R2_FB28_Msk|macro|CAN_F2R2_FB28_Msk
DECL|CAN_F2R2_FB28_Pos|macro|CAN_F2R2_FB28_Pos
DECL|CAN_F2R2_FB28|macro|CAN_F2R2_FB28
DECL|CAN_F2R2_FB29_Msk|macro|CAN_F2R2_FB29_Msk
DECL|CAN_F2R2_FB29_Pos|macro|CAN_F2R2_FB29_Pos
DECL|CAN_F2R2_FB29|macro|CAN_F2R2_FB29
DECL|CAN_F2R2_FB2_Msk|macro|CAN_F2R2_FB2_Msk
DECL|CAN_F2R2_FB2_Pos|macro|CAN_F2R2_FB2_Pos
DECL|CAN_F2R2_FB2|macro|CAN_F2R2_FB2
DECL|CAN_F2R2_FB30_Msk|macro|CAN_F2R2_FB30_Msk
DECL|CAN_F2R2_FB30_Pos|macro|CAN_F2R2_FB30_Pos
DECL|CAN_F2R2_FB30|macro|CAN_F2R2_FB30
DECL|CAN_F2R2_FB31_Msk|macro|CAN_F2R2_FB31_Msk
DECL|CAN_F2R2_FB31_Pos|macro|CAN_F2R2_FB31_Pos
DECL|CAN_F2R2_FB31|macro|CAN_F2R2_FB31
DECL|CAN_F2R2_FB3_Msk|macro|CAN_F2R2_FB3_Msk
DECL|CAN_F2R2_FB3_Pos|macro|CAN_F2R2_FB3_Pos
DECL|CAN_F2R2_FB3|macro|CAN_F2R2_FB3
DECL|CAN_F2R2_FB4_Msk|macro|CAN_F2R2_FB4_Msk
DECL|CAN_F2R2_FB4_Pos|macro|CAN_F2R2_FB4_Pos
DECL|CAN_F2R2_FB4|macro|CAN_F2R2_FB4
DECL|CAN_F2R2_FB5_Msk|macro|CAN_F2R2_FB5_Msk
DECL|CAN_F2R2_FB5_Pos|macro|CAN_F2R2_FB5_Pos
DECL|CAN_F2R2_FB5|macro|CAN_F2R2_FB5
DECL|CAN_F2R2_FB6_Msk|macro|CAN_F2R2_FB6_Msk
DECL|CAN_F2R2_FB6_Pos|macro|CAN_F2R2_FB6_Pos
DECL|CAN_F2R2_FB6|macro|CAN_F2R2_FB6
DECL|CAN_F2R2_FB7_Msk|macro|CAN_F2R2_FB7_Msk
DECL|CAN_F2R2_FB7_Pos|macro|CAN_F2R2_FB7_Pos
DECL|CAN_F2R2_FB7|macro|CAN_F2R2_FB7
DECL|CAN_F2R2_FB8_Msk|macro|CAN_F2R2_FB8_Msk
DECL|CAN_F2R2_FB8_Pos|macro|CAN_F2R2_FB8_Pos
DECL|CAN_F2R2_FB8|macro|CAN_F2R2_FB8
DECL|CAN_F2R2_FB9_Msk|macro|CAN_F2R2_FB9_Msk
DECL|CAN_F2R2_FB9_Pos|macro|CAN_F2R2_FB9_Pos
DECL|CAN_F2R2_FB9|macro|CAN_F2R2_FB9
DECL|CAN_F3R1_FB0_Msk|macro|CAN_F3R1_FB0_Msk
DECL|CAN_F3R1_FB0_Pos|macro|CAN_F3R1_FB0_Pos
DECL|CAN_F3R1_FB0|macro|CAN_F3R1_FB0
DECL|CAN_F3R1_FB10_Msk|macro|CAN_F3R1_FB10_Msk
DECL|CAN_F3R1_FB10_Pos|macro|CAN_F3R1_FB10_Pos
DECL|CAN_F3R1_FB10|macro|CAN_F3R1_FB10
DECL|CAN_F3R1_FB11_Msk|macro|CAN_F3R1_FB11_Msk
DECL|CAN_F3R1_FB11_Pos|macro|CAN_F3R1_FB11_Pos
DECL|CAN_F3R1_FB11|macro|CAN_F3R1_FB11
DECL|CAN_F3R1_FB12_Msk|macro|CAN_F3R1_FB12_Msk
DECL|CAN_F3R1_FB12_Pos|macro|CAN_F3R1_FB12_Pos
DECL|CAN_F3R1_FB12|macro|CAN_F3R1_FB12
DECL|CAN_F3R1_FB13_Msk|macro|CAN_F3R1_FB13_Msk
DECL|CAN_F3R1_FB13_Pos|macro|CAN_F3R1_FB13_Pos
DECL|CAN_F3R1_FB13|macro|CAN_F3R1_FB13
DECL|CAN_F3R1_FB14_Msk|macro|CAN_F3R1_FB14_Msk
DECL|CAN_F3R1_FB14_Pos|macro|CAN_F3R1_FB14_Pos
DECL|CAN_F3R1_FB14|macro|CAN_F3R1_FB14
DECL|CAN_F3R1_FB15_Msk|macro|CAN_F3R1_FB15_Msk
DECL|CAN_F3R1_FB15_Pos|macro|CAN_F3R1_FB15_Pos
DECL|CAN_F3R1_FB15|macro|CAN_F3R1_FB15
DECL|CAN_F3R1_FB16_Msk|macro|CAN_F3R1_FB16_Msk
DECL|CAN_F3R1_FB16_Pos|macro|CAN_F3R1_FB16_Pos
DECL|CAN_F3R1_FB16|macro|CAN_F3R1_FB16
DECL|CAN_F3R1_FB17_Msk|macro|CAN_F3R1_FB17_Msk
DECL|CAN_F3R1_FB17_Pos|macro|CAN_F3R1_FB17_Pos
DECL|CAN_F3R1_FB17|macro|CAN_F3R1_FB17
DECL|CAN_F3R1_FB18_Msk|macro|CAN_F3R1_FB18_Msk
DECL|CAN_F3R1_FB18_Pos|macro|CAN_F3R1_FB18_Pos
DECL|CAN_F3R1_FB18|macro|CAN_F3R1_FB18
DECL|CAN_F3R1_FB19_Msk|macro|CAN_F3R1_FB19_Msk
DECL|CAN_F3R1_FB19_Pos|macro|CAN_F3R1_FB19_Pos
DECL|CAN_F3R1_FB19|macro|CAN_F3R1_FB19
DECL|CAN_F3R1_FB1_Msk|macro|CAN_F3R1_FB1_Msk
DECL|CAN_F3R1_FB1_Pos|macro|CAN_F3R1_FB1_Pos
DECL|CAN_F3R1_FB1|macro|CAN_F3R1_FB1
DECL|CAN_F3R1_FB20_Msk|macro|CAN_F3R1_FB20_Msk
DECL|CAN_F3R1_FB20_Pos|macro|CAN_F3R1_FB20_Pos
DECL|CAN_F3R1_FB20|macro|CAN_F3R1_FB20
DECL|CAN_F3R1_FB21_Msk|macro|CAN_F3R1_FB21_Msk
DECL|CAN_F3R1_FB21_Pos|macro|CAN_F3R1_FB21_Pos
DECL|CAN_F3R1_FB21|macro|CAN_F3R1_FB21
DECL|CAN_F3R1_FB22_Msk|macro|CAN_F3R1_FB22_Msk
DECL|CAN_F3R1_FB22_Pos|macro|CAN_F3R1_FB22_Pos
DECL|CAN_F3R1_FB22|macro|CAN_F3R1_FB22
DECL|CAN_F3R1_FB23_Msk|macro|CAN_F3R1_FB23_Msk
DECL|CAN_F3R1_FB23_Pos|macro|CAN_F3R1_FB23_Pos
DECL|CAN_F3R1_FB23|macro|CAN_F3R1_FB23
DECL|CAN_F3R1_FB24_Msk|macro|CAN_F3R1_FB24_Msk
DECL|CAN_F3R1_FB24_Pos|macro|CAN_F3R1_FB24_Pos
DECL|CAN_F3R1_FB24|macro|CAN_F3R1_FB24
DECL|CAN_F3R1_FB25_Msk|macro|CAN_F3R1_FB25_Msk
DECL|CAN_F3R1_FB25_Pos|macro|CAN_F3R1_FB25_Pos
DECL|CAN_F3R1_FB25|macro|CAN_F3R1_FB25
DECL|CAN_F3R1_FB26_Msk|macro|CAN_F3R1_FB26_Msk
DECL|CAN_F3R1_FB26_Pos|macro|CAN_F3R1_FB26_Pos
DECL|CAN_F3R1_FB26|macro|CAN_F3R1_FB26
DECL|CAN_F3R1_FB27_Msk|macro|CAN_F3R1_FB27_Msk
DECL|CAN_F3R1_FB27_Pos|macro|CAN_F3R1_FB27_Pos
DECL|CAN_F3R1_FB27|macro|CAN_F3R1_FB27
DECL|CAN_F3R1_FB28_Msk|macro|CAN_F3R1_FB28_Msk
DECL|CAN_F3R1_FB28_Pos|macro|CAN_F3R1_FB28_Pos
DECL|CAN_F3R1_FB28|macro|CAN_F3R1_FB28
DECL|CAN_F3R1_FB29_Msk|macro|CAN_F3R1_FB29_Msk
DECL|CAN_F3R1_FB29_Pos|macro|CAN_F3R1_FB29_Pos
DECL|CAN_F3R1_FB29|macro|CAN_F3R1_FB29
DECL|CAN_F3R1_FB2_Msk|macro|CAN_F3R1_FB2_Msk
DECL|CAN_F3R1_FB2_Pos|macro|CAN_F3R1_FB2_Pos
DECL|CAN_F3R1_FB2|macro|CAN_F3R1_FB2
DECL|CAN_F3R1_FB30_Msk|macro|CAN_F3R1_FB30_Msk
DECL|CAN_F3R1_FB30_Pos|macro|CAN_F3R1_FB30_Pos
DECL|CAN_F3R1_FB30|macro|CAN_F3R1_FB30
DECL|CAN_F3R1_FB31_Msk|macro|CAN_F3R1_FB31_Msk
DECL|CAN_F3R1_FB31_Pos|macro|CAN_F3R1_FB31_Pos
DECL|CAN_F3R1_FB31|macro|CAN_F3R1_FB31
DECL|CAN_F3R1_FB3_Msk|macro|CAN_F3R1_FB3_Msk
DECL|CAN_F3R1_FB3_Pos|macro|CAN_F3R1_FB3_Pos
DECL|CAN_F3R1_FB3|macro|CAN_F3R1_FB3
DECL|CAN_F3R1_FB4_Msk|macro|CAN_F3R1_FB4_Msk
DECL|CAN_F3R1_FB4_Pos|macro|CAN_F3R1_FB4_Pos
DECL|CAN_F3R1_FB4|macro|CAN_F3R1_FB4
DECL|CAN_F3R1_FB5_Msk|macro|CAN_F3R1_FB5_Msk
DECL|CAN_F3R1_FB5_Pos|macro|CAN_F3R1_FB5_Pos
DECL|CAN_F3R1_FB5|macro|CAN_F3R1_FB5
DECL|CAN_F3R1_FB6_Msk|macro|CAN_F3R1_FB6_Msk
DECL|CAN_F3R1_FB6_Pos|macro|CAN_F3R1_FB6_Pos
DECL|CAN_F3R1_FB6|macro|CAN_F3R1_FB6
DECL|CAN_F3R1_FB7_Msk|macro|CAN_F3R1_FB7_Msk
DECL|CAN_F3R1_FB7_Pos|macro|CAN_F3R1_FB7_Pos
DECL|CAN_F3R1_FB7|macro|CAN_F3R1_FB7
DECL|CAN_F3R1_FB8_Msk|macro|CAN_F3R1_FB8_Msk
DECL|CAN_F3R1_FB8_Pos|macro|CAN_F3R1_FB8_Pos
DECL|CAN_F3R1_FB8|macro|CAN_F3R1_FB8
DECL|CAN_F3R1_FB9_Msk|macro|CAN_F3R1_FB9_Msk
DECL|CAN_F3R1_FB9_Pos|macro|CAN_F3R1_FB9_Pos
DECL|CAN_F3R1_FB9|macro|CAN_F3R1_FB9
DECL|CAN_F3R2_FB0_Msk|macro|CAN_F3R2_FB0_Msk
DECL|CAN_F3R2_FB0_Pos|macro|CAN_F3R2_FB0_Pos
DECL|CAN_F3R2_FB0|macro|CAN_F3R2_FB0
DECL|CAN_F3R2_FB10_Msk|macro|CAN_F3R2_FB10_Msk
DECL|CAN_F3R2_FB10_Pos|macro|CAN_F3R2_FB10_Pos
DECL|CAN_F3R2_FB10|macro|CAN_F3R2_FB10
DECL|CAN_F3R2_FB11_Msk|macro|CAN_F3R2_FB11_Msk
DECL|CAN_F3R2_FB11_Pos|macro|CAN_F3R2_FB11_Pos
DECL|CAN_F3R2_FB11|macro|CAN_F3R2_FB11
DECL|CAN_F3R2_FB12_Msk|macro|CAN_F3R2_FB12_Msk
DECL|CAN_F3R2_FB12_Pos|macro|CAN_F3R2_FB12_Pos
DECL|CAN_F3R2_FB12|macro|CAN_F3R2_FB12
DECL|CAN_F3R2_FB13_Msk|macro|CAN_F3R2_FB13_Msk
DECL|CAN_F3R2_FB13_Pos|macro|CAN_F3R2_FB13_Pos
DECL|CAN_F3R2_FB13|macro|CAN_F3R2_FB13
DECL|CAN_F3R2_FB14_Msk|macro|CAN_F3R2_FB14_Msk
DECL|CAN_F3R2_FB14_Pos|macro|CAN_F3R2_FB14_Pos
DECL|CAN_F3R2_FB14|macro|CAN_F3R2_FB14
DECL|CAN_F3R2_FB15_Msk|macro|CAN_F3R2_FB15_Msk
DECL|CAN_F3R2_FB15_Pos|macro|CAN_F3R2_FB15_Pos
DECL|CAN_F3R2_FB15|macro|CAN_F3R2_FB15
DECL|CAN_F3R2_FB16_Msk|macro|CAN_F3R2_FB16_Msk
DECL|CAN_F3R2_FB16_Pos|macro|CAN_F3R2_FB16_Pos
DECL|CAN_F3R2_FB16|macro|CAN_F3R2_FB16
DECL|CAN_F3R2_FB17_Msk|macro|CAN_F3R2_FB17_Msk
DECL|CAN_F3R2_FB17_Pos|macro|CAN_F3R2_FB17_Pos
DECL|CAN_F3R2_FB17|macro|CAN_F3R2_FB17
DECL|CAN_F3R2_FB18_Msk|macro|CAN_F3R2_FB18_Msk
DECL|CAN_F3R2_FB18_Pos|macro|CAN_F3R2_FB18_Pos
DECL|CAN_F3R2_FB18|macro|CAN_F3R2_FB18
DECL|CAN_F3R2_FB19_Msk|macro|CAN_F3R2_FB19_Msk
DECL|CAN_F3R2_FB19_Pos|macro|CAN_F3R2_FB19_Pos
DECL|CAN_F3R2_FB19|macro|CAN_F3R2_FB19
DECL|CAN_F3R2_FB1_Msk|macro|CAN_F3R2_FB1_Msk
DECL|CAN_F3R2_FB1_Pos|macro|CAN_F3R2_FB1_Pos
DECL|CAN_F3R2_FB1|macro|CAN_F3R2_FB1
DECL|CAN_F3R2_FB20_Msk|macro|CAN_F3R2_FB20_Msk
DECL|CAN_F3R2_FB20_Pos|macro|CAN_F3R2_FB20_Pos
DECL|CAN_F3R2_FB20|macro|CAN_F3R2_FB20
DECL|CAN_F3R2_FB21_Msk|macro|CAN_F3R2_FB21_Msk
DECL|CAN_F3R2_FB21_Pos|macro|CAN_F3R2_FB21_Pos
DECL|CAN_F3R2_FB21|macro|CAN_F3R2_FB21
DECL|CAN_F3R2_FB22_Msk|macro|CAN_F3R2_FB22_Msk
DECL|CAN_F3R2_FB22_Pos|macro|CAN_F3R2_FB22_Pos
DECL|CAN_F3R2_FB22|macro|CAN_F3R2_FB22
DECL|CAN_F3R2_FB23_Msk|macro|CAN_F3R2_FB23_Msk
DECL|CAN_F3R2_FB23_Pos|macro|CAN_F3R2_FB23_Pos
DECL|CAN_F3R2_FB23|macro|CAN_F3R2_FB23
DECL|CAN_F3R2_FB24_Msk|macro|CAN_F3R2_FB24_Msk
DECL|CAN_F3R2_FB24_Pos|macro|CAN_F3R2_FB24_Pos
DECL|CAN_F3R2_FB24|macro|CAN_F3R2_FB24
DECL|CAN_F3R2_FB25_Msk|macro|CAN_F3R2_FB25_Msk
DECL|CAN_F3R2_FB25_Pos|macro|CAN_F3R2_FB25_Pos
DECL|CAN_F3R2_FB25|macro|CAN_F3R2_FB25
DECL|CAN_F3R2_FB26_Msk|macro|CAN_F3R2_FB26_Msk
DECL|CAN_F3R2_FB26_Pos|macro|CAN_F3R2_FB26_Pos
DECL|CAN_F3R2_FB26|macro|CAN_F3R2_FB26
DECL|CAN_F3R2_FB27_Msk|macro|CAN_F3R2_FB27_Msk
DECL|CAN_F3R2_FB27_Pos|macro|CAN_F3R2_FB27_Pos
DECL|CAN_F3R2_FB27|macro|CAN_F3R2_FB27
DECL|CAN_F3R2_FB28_Msk|macro|CAN_F3R2_FB28_Msk
DECL|CAN_F3R2_FB28_Pos|macro|CAN_F3R2_FB28_Pos
DECL|CAN_F3R2_FB28|macro|CAN_F3R2_FB28
DECL|CAN_F3R2_FB29_Msk|macro|CAN_F3R2_FB29_Msk
DECL|CAN_F3R2_FB29_Pos|macro|CAN_F3R2_FB29_Pos
DECL|CAN_F3R2_FB29|macro|CAN_F3R2_FB29
DECL|CAN_F3R2_FB2_Msk|macro|CAN_F3R2_FB2_Msk
DECL|CAN_F3R2_FB2_Pos|macro|CAN_F3R2_FB2_Pos
DECL|CAN_F3R2_FB2|macro|CAN_F3R2_FB2
DECL|CAN_F3R2_FB30_Msk|macro|CAN_F3R2_FB30_Msk
DECL|CAN_F3R2_FB30_Pos|macro|CAN_F3R2_FB30_Pos
DECL|CAN_F3R2_FB30|macro|CAN_F3R2_FB30
DECL|CAN_F3R2_FB31_Msk|macro|CAN_F3R2_FB31_Msk
DECL|CAN_F3R2_FB31_Pos|macro|CAN_F3R2_FB31_Pos
DECL|CAN_F3R2_FB31|macro|CAN_F3R2_FB31
DECL|CAN_F3R2_FB3_Msk|macro|CAN_F3R2_FB3_Msk
DECL|CAN_F3R2_FB3_Pos|macro|CAN_F3R2_FB3_Pos
DECL|CAN_F3R2_FB3|macro|CAN_F3R2_FB3
DECL|CAN_F3R2_FB4_Msk|macro|CAN_F3R2_FB4_Msk
DECL|CAN_F3R2_FB4_Pos|macro|CAN_F3R2_FB4_Pos
DECL|CAN_F3R2_FB4|macro|CAN_F3R2_FB4
DECL|CAN_F3R2_FB5_Msk|macro|CAN_F3R2_FB5_Msk
DECL|CAN_F3R2_FB5_Pos|macro|CAN_F3R2_FB5_Pos
DECL|CAN_F3R2_FB5|macro|CAN_F3R2_FB5
DECL|CAN_F3R2_FB6_Msk|macro|CAN_F3R2_FB6_Msk
DECL|CAN_F3R2_FB6_Pos|macro|CAN_F3R2_FB6_Pos
DECL|CAN_F3R2_FB6|macro|CAN_F3R2_FB6
DECL|CAN_F3R2_FB7_Msk|macro|CAN_F3R2_FB7_Msk
DECL|CAN_F3R2_FB7_Pos|macro|CAN_F3R2_FB7_Pos
DECL|CAN_F3R2_FB7|macro|CAN_F3R2_FB7
DECL|CAN_F3R2_FB8_Msk|macro|CAN_F3R2_FB8_Msk
DECL|CAN_F3R2_FB8_Pos|macro|CAN_F3R2_FB8_Pos
DECL|CAN_F3R2_FB8|macro|CAN_F3R2_FB8
DECL|CAN_F3R2_FB9_Msk|macro|CAN_F3R2_FB9_Msk
DECL|CAN_F3R2_FB9_Pos|macro|CAN_F3R2_FB9_Pos
DECL|CAN_F3R2_FB9|macro|CAN_F3R2_FB9
DECL|CAN_F4R1_FB0_Msk|macro|CAN_F4R1_FB0_Msk
DECL|CAN_F4R1_FB0_Pos|macro|CAN_F4R1_FB0_Pos
DECL|CAN_F4R1_FB0|macro|CAN_F4R1_FB0
DECL|CAN_F4R1_FB10_Msk|macro|CAN_F4R1_FB10_Msk
DECL|CAN_F4R1_FB10_Pos|macro|CAN_F4R1_FB10_Pos
DECL|CAN_F4R1_FB10|macro|CAN_F4R1_FB10
DECL|CAN_F4R1_FB11_Msk|macro|CAN_F4R1_FB11_Msk
DECL|CAN_F4R1_FB11_Pos|macro|CAN_F4R1_FB11_Pos
DECL|CAN_F4R1_FB11|macro|CAN_F4R1_FB11
DECL|CAN_F4R1_FB12_Msk|macro|CAN_F4R1_FB12_Msk
DECL|CAN_F4R1_FB12_Pos|macro|CAN_F4R1_FB12_Pos
DECL|CAN_F4R1_FB12|macro|CAN_F4R1_FB12
DECL|CAN_F4R1_FB13_Msk|macro|CAN_F4R1_FB13_Msk
DECL|CAN_F4R1_FB13_Pos|macro|CAN_F4R1_FB13_Pos
DECL|CAN_F4R1_FB13|macro|CAN_F4R1_FB13
DECL|CAN_F4R1_FB14_Msk|macro|CAN_F4R1_FB14_Msk
DECL|CAN_F4R1_FB14_Pos|macro|CAN_F4R1_FB14_Pos
DECL|CAN_F4R1_FB14|macro|CAN_F4R1_FB14
DECL|CAN_F4R1_FB15_Msk|macro|CAN_F4R1_FB15_Msk
DECL|CAN_F4R1_FB15_Pos|macro|CAN_F4R1_FB15_Pos
DECL|CAN_F4R1_FB15|macro|CAN_F4R1_FB15
DECL|CAN_F4R1_FB16_Msk|macro|CAN_F4R1_FB16_Msk
DECL|CAN_F4R1_FB16_Pos|macro|CAN_F4R1_FB16_Pos
DECL|CAN_F4R1_FB16|macro|CAN_F4R1_FB16
DECL|CAN_F4R1_FB17_Msk|macro|CAN_F4R1_FB17_Msk
DECL|CAN_F4R1_FB17_Pos|macro|CAN_F4R1_FB17_Pos
DECL|CAN_F4R1_FB17|macro|CAN_F4R1_FB17
DECL|CAN_F4R1_FB18_Msk|macro|CAN_F4R1_FB18_Msk
DECL|CAN_F4R1_FB18_Pos|macro|CAN_F4R1_FB18_Pos
DECL|CAN_F4R1_FB18|macro|CAN_F4R1_FB18
DECL|CAN_F4R1_FB19_Msk|macro|CAN_F4R1_FB19_Msk
DECL|CAN_F4R1_FB19_Pos|macro|CAN_F4R1_FB19_Pos
DECL|CAN_F4R1_FB19|macro|CAN_F4R1_FB19
DECL|CAN_F4R1_FB1_Msk|macro|CAN_F4R1_FB1_Msk
DECL|CAN_F4R1_FB1_Pos|macro|CAN_F4R1_FB1_Pos
DECL|CAN_F4R1_FB1|macro|CAN_F4R1_FB1
DECL|CAN_F4R1_FB20_Msk|macro|CAN_F4R1_FB20_Msk
DECL|CAN_F4R1_FB20_Pos|macro|CAN_F4R1_FB20_Pos
DECL|CAN_F4R1_FB20|macro|CAN_F4R1_FB20
DECL|CAN_F4R1_FB21_Msk|macro|CAN_F4R1_FB21_Msk
DECL|CAN_F4R1_FB21_Pos|macro|CAN_F4R1_FB21_Pos
DECL|CAN_F4R1_FB21|macro|CAN_F4R1_FB21
DECL|CAN_F4R1_FB22_Msk|macro|CAN_F4R1_FB22_Msk
DECL|CAN_F4R1_FB22_Pos|macro|CAN_F4R1_FB22_Pos
DECL|CAN_F4R1_FB22|macro|CAN_F4R1_FB22
DECL|CAN_F4R1_FB23_Msk|macro|CAN_F4R1_FB23_Msk
DECL|CAN_F4R1_FB23_Pos|macro|CAN_F4R1_FB23_Pos
DECL|CAN_F4R1_FB23|macro|CAN_F4R1_FB23
DECL|CAN_F4R1_FB24_Msk|macro|CAN_F4R1_FB24_Msk
DECL|CAN_F4R1_FB24_Pos|macro|CAN_F4R1_FB24_Pos
DECL|CAN_F4R1_FB24|macro|CAN_F4R1_FB24
DECL|CAN_F4R1_FB25_Msk|macro|CAN_F4R1_FB25_Msk
DECL|CAN_F4R1_FB25_Pos|macro|CAN_F4R1_FB25_Pos
DECL|CAN_F4R1_FB25|macro|CAN_F4R1_FB25
DECL|CAN_F4R1_FB26_Msk|macro|CAN_F4R1_FB26_Msk
DECL|CAN_F4R1_FB26_Pos|macro|CAN_F4R1_FB26_Pos
DECL|CAN_F4R1_FB26|macro|CAN_F4R1_FB26
DECL|CAN_F4R1_FB27_Msk|macro|CAN_F4R1_FB27_Msk
DECL|CAN_F4R1_FB27_Pos|macro|CAN_F4R1_FB27_Pos
DECL|CAN_F4R1_FB27|macro|CAN_F4R1_FB27
DECL|CAN_F4R1_FB28_Msk|macro|CAN_F4R1_FB28_Msk
DECL|CAN_F4R1_FB28_Pos|macro|CAN_F4R1_FB28_Pos
DECL|CAN_F4R1_FB28|macro|CAN_F4R1_FB28
DECL|CAN_F4R1_FB29_Msk|macro|CAN_F4R1_FB29_Msk
DECL|CAN_F4R1_FB29_Pos|macro|CAN_F4R1_FB29_Pos
DECL|CAN_F4R1_FB29|macro|CAN_F4R1_FB29
DECL|CAN_F4R1_FB2_Msk|macro|CAN_F4R1_FB2_Msk
DECL|CAN_F4R1_FB2_Pos|macro|CAN_F4R1_FB2_Pos
DECL|CAN_F4R1_FB2|macro|CAN_F4R1_FB2
DECL|CAN_F4R1_FB30_Msk|macro|CAN_F4R1_FB30_Msk
DECL|CAN_F4R1_FB30_Pos|macro|CAN_F4R1_FB30_Pos
DECL|CAN_F4R1_FB30|macro|CAN_F4R1_FB30
DECL|CAN_F4R1_FB31_Msk|macro|CAN_F4R1_FB31_Msk
DECL|CAN_F4R1_FB31_Pos|macro|CAN_F4R1_FB31_Pos
DECL|CAN_F4R1_FB31|macro|CAN_F4R1_FB31
DECL|CAN_F4R1_FB3_Msk|macro|CAN_F4R1_FB3_Msk
DECL|CAN_F4R1_FB3_Pos|macro|CAN_F4R1_FB3_Pos
DECL|CAN_F4R1_FB3|macro|CAN_F4R1_FB3
DECL|CAN_F4R1_FB4_Msk|macro|CAN_F4R1_FB4_Msk
DECL|CAN_F4R1_FB4_Pos|macro|CAN_F4R1_FB4_Pos
DECL|CAN_F4R1_FB4|macro|CAN_F4R1_FB4
DECL|CAN_F4R1_FB5_Msk|macro|CAN_F4R1_FB5_Msk
DECL|CAN_F4R1_FB5_Pos|macro|CAN_F4R1_FB5_Pos
DECL|CAN_F4R1_FB5|macro|CAN_F4R1_FB5
DECL|CAN_F4R1_FB6_Msk|macro|CAN_F4R1_FB6_Msk
DECL|CAN_F4R1_FB6_Pos|macro|CAN_F4R1_FB6_Pos
DECL|CAN_F4R1_FB6|macro|CAN_F4R1_FB6
DECL|CAN_F4R1_FB7_Msk|macro|CAN_F4R1_FB7_Msk
DECL|CAN_F4R1_FB7_Pos|macro|CAN_F4R1_FB7_Pos
DECL|CAN_F4R1_FB7|macro|CAN_F4R1_FB7
DECL|CAN_F4R1_FB8_Msk|macro|CAN_F4R1_FB8_Msk
DECL|CAN_F4R1_FB8_Pos|macro|CAN_F4R1_FB8_Pos
DECL|CAN_F4R1_FB8|macro|CAN_F4R1_FB8
DECL|CAN_F4R1_FB9_Msk|macro|CAN_F4R1_FB9_Msk
DECL|CAN_F4R1_FB9_Pos|macro|CAN_F4R1_FB9_Pos
DECL|CAN_F4R1_FB9|macro|CAN_F4R1_FB9
DECL|CAN_F4R2_FB0_Msk|macro|CAN_F4R2_FB0_Msk
DECL|CAN_F4R2_FB0_Pos|macro|CAN_F4R2_FB0_Pos
DECL|CAN_F4R2_FB0|macro|CAN_F4R2_FB0
DECL|CAN_F4R2_FB10_Msk|macro|CAN_F4R2_FB10_Msk
DECL|CAN_F4R2_FB10_Pos|macro|CAN_F4R2_FB10_Pos
DECL|CAN_F4R2_FB10|macro|CAN_F4R2_FB10
DECL|CAN_F4R2_FB11_Msk|macro|CAN_F4R2_FB11_Msk
DECL|CAN_F4R2_FB11_Pos|macro|CAN_F4R2_FB11_Pos
DECL|CAN_F4R2_FB11|macro|CAN_F4R2_FB11
DECL|CAN_F4R2_FB12_Msk|macro|CAN_F4R2_FB12_Msk
DECL|CAN_F4R2_FB12_Pos|macro|CAN_F4R2_FB12_Pos
DECL|CAN_F4R2_FB12|macro|CAN_F4R2_FB12
DECL|CAN_F4R2_FB13_Msk|macro|CAN_F4R2_FB13_Msk
DECL|CAN_F4R2_FB13_Pos|macro|CAN_F4R2_FB13_Pos
DECL|CAN_F4R2_FB13|macro|CAN_F4R2_FB13
DECL|CAN_F4R2_FB14_Msk|macro|CAN_F4R2_FB14_Msk
DECL|CAN_F4R2_FB14_Pos|macro|CAN_F4R2_FB14_Pos
DECL|CAN_F4R2_FB14|macro|CAN_F4R2_FB14
DECL|CAN_F4R2_FB15_Msk|macro|CAN_F4R2_FB15_Msk
DECL|CAN_F4R2_FB15_Pos|macro|CAN_F4R2_FB15_Pos
DECL|CAN_F4R2_FB15|macro|CAN_F4R2_FB15
DECL|CAN_F4R2_FB16_Msk|macro|CAN_F4R2_FB16_Msk
DECL|CAN_F4R2_FB16_Pos|macro|CAN_F4R2_FB16_Pos
DECL|CAN_F4R2_FB16|macro|CAN_F4R2_FB16
DECL|CAN_F4R2_FB17_Msk|macro|CAN_F4R2_FB17_Msk
DECL|CAN_F4R2_FB17_Pos|macro|CAN_F4R2_FB17_Pos
DECL|CAN_F4R2_FB17|macro|CAN_F4R2_FB17
DECL|CAN_F4R2_FB18_Msk|macro|CAN_F4R2_FB18_Msk
DECL|CAN_F4R2_FB18_Pos|macro|CAN_F4R2_FB18_Pos
DECL|CAN_F4R2_FB18|macro|CAN_F4R2_FB18
DECL|CAN_F4R2_FB19_Msk|macro|CAN_F4R2_FB19_Msk
DECL|CAN_F4R2_FB19_Pos|macro|CAN_F4R2_FB19_Pos
DECL|CAN_F4R2_FB19|macro|CAN_F4R2_FB19
DECL|CAN_F4R2_FB1_Msk|macro|CAN_F4R2_FB1_Msk
DECL|CAN_F4R2_FB1_Pos|macro|CAN_F4R2_FB1_Pos
DECL|CAN_F4R2_FB1|macro|CAN_F4R2_FB1
DECL|CAN_F4R2_FB20_Msk|macro|CAN_F4R2_FB20_Msk
DECL|CAN_F4R2_FB20_Pos|macro|CAN_F4R2_FB20_Pos
DECL|CAN_F4R2_FB20|macro|CAN_F4R2_FB20
DECL|CAN_F4R2_FB21_Msk|macro|CAN_F4R2_FB21_Msk
DECL|CAN_F4R2_FB21_Pos|macro|CAN_F4R2_FB21_Pos
DECL|CAN_F4R2_FB21|macro|CAN_F4R2_FB21
DECL|CAN_F4R2_FB22_Msk|macro|CAN_F4R2_FB22_Msk
DECL|CAN_F4R2_FB22_Pos|macro|CAN_F4R2_FB22_Pos
DECL|CAN_F4R2_FB22|macro|CAN_F4R2_FB22
DECL|CAN_F4R2_FB23_Msk|macro|CAN_F4R2_FB23_Msk
DECL|CAN_F4R2_FB23_Pos|macro|CAN_F4R2_FB23_Pos
DECL|CAN_F4R2_FB23|macro|CAN_F4R2_FB23
DECL|CAN_F4R2_FB24_Msk|macro|CAN_F4R2_FB24_Msk
DECL|CAN_F4R2_FB24_Pos|macro|CAN_F4R2_FB24_Pos
DECL|CAN_F4R2_FB24|macro|CAN_F4R2_FB24
DECL|CAN_F4R2_FB25_Msk|macro|CAN_F4R2_FB25_Msk
DECL|CAN_F4R2_FB25_Pos|macro|CAN_F4R2_FB25_Pos
DECL|CAN_F4R2_FB25|macro|CAN_F4R2_FB25
DECL|CAN_F4R2_FB26_Msk|macro|CAN_F4R2_FB26_Msk
DECL|CAN_F4R2_FB26_Pos|macro|CAN_F4R2_FB26_Pos
DECL|CAN_F4R2_FB26|macro|CAN_F4R2_FB26
DECL|CAN_F4R2_FB27_Msk|macro|CAN_F4R2_FB27_Msk
DECL|CAN_F4R2_FB27_Pos|macro|CAN_F4R2_FB27_Pos
DECL|CAN_F4R2_FB27|macro|CAN_F4R2_FB27
DECL|CAN_F4R2_FB28_Msk|macro|CAN_F4R2_FB28_Msk
DECL|CAN_F4R2_FB28_Pos|macro|CAN_F4R2_FB28_Pos
DECL|CAN_F4R2_FB28|macro|CAN_F4R2_FB28
DECL|CAN_F4R2_FB29_Msk|macro|CAN_F4R2_FB29_Msk
DECL|CAN_F4R2_FB29_Pos|macro|CAN_F4R2_FB29_Pos
DECL|CAN_F4R2_FB29|macro|CAN_F4R2_FB29
DECL|CAN_F4R2_FB2_Msk|macro|CAN_F4R2_FB2_Msk
DECL|CAN_F4R2_FB2_Pos|macro|CAN_F4R2_FB2_Pos
DECL|CAN_F4R2_FB2|macro|CAN_F4R2_FB2
DECL|CAN_F4R2_FB30_Msk|macro|CAN_F4R2_FB30_Msk
DECL|CAN_F4R2_FB30_Pos|macro|CAN_F4R2_FB30_Pos
DECL|CAN_F4R2_FB30|macro|CAN_F4R2_FB30
DECL|CAN_F4R2_FB31_Msk|macro|CAN_F4R2_FB31_Msk
DECL|CAN_F4R2_FB31_Pos|macro|CAN_F4R2_FB31_Pos
DECL|CAN_F4R2_FB31|macro|CAN_F4R2_FB31
DECL|CAN_F4R2_FB3_Msk|macro|CAN_F4R2_FB3_Msk
DECL|CAN_F4R2_FB3_Pos|macro|CAN_F4R2_FB3_Pos
DECL|CAN_F4R2_FB3|macro|CAN_F4R2_FB3
DECL|CAN_F4R2_FB4_Msk|macro|CAN_F4R2_FB4_Msk
DECL|CAN_F4R2_FB4_Pos|macro|CAN_F4R2_FB4_Pos
DECL|CAN_F4R2_FB4|macro|CAN_F4R2_FB4
DECL|CAN_F4R2_FB5_Msk|macro|CAN_F4R2_FB5_Msk
DECL|CAN_F4R2_FB5_Pos|macro|CAN_F4R2_FB5_Pos
DECL|CAN_F4R2_FB5|macro|CAN_F4R2_FB5
DECL|CAN_F4R2_FB6_Msk|macro|CAN_F4R2_FB6_Msk
DECL|CAN_F4R2_FB6_Pos|macro|CAN_F4R2_FB6_Pos
DECL|CAN_F4R2_FB6|macro|CAN_F4R2_FB6
DECL|CAN_F4R2_FB7_Msk|macro|CAN_F4R2_FB7_Msk
DECL|CAN_F4R2_FB7_Pos|macro|CAN_F4R2_FB7_Pos
DECL|CAN_F4R2_FB7|macro|CAN_F4R2_FB7
DECL|CAN_F4R2_FB8_Msk|macro|CAN_F4R2_FB8_Msk
DECL|CAN_F4R2_FB8_Pos|macro|CAN_F4R2_FB8_Pos
DECL|CAN_F4R2_FB8|macro|CAN_F4R2_FB8
DECL|CAN_F4R2_FB9_Msk|macro|CAN_F4R2_FB9_Msk
DECL|CAN_F4R2_FB9_Pos|macro|CAN_F4R2_FB9_Pos
DECL|CAN_F4R2_FB9|macro|CAN_F4R2_FB9
DECL|CAN_F5R1_FB0_Msk|macro|CAN_F5R1_FB0_Msk
DECL|CAN_F5R1_FB0_Pos|macro|CAN_F5R1_FB0_Pos
DECL|CAN_F5R1_FB0|macro|CAN_F5R1_FB0
DECL|CAN_F5R1_FB10_Msk|macro|CAN_F5R1_FB10_Msk
DECL|CAN_F5R1_FB10_Pos|macro|CAN_F5R1_FB10_Pos
DECL|CAN_F5R1_FB10|macro|CAN_F5R1_FB10
DECL|CAN_F5R1_FB11_Msk|macro|CAN_F5R1_FB11_Msk
DECL|CAN_F5R1_FB11_Pos|macro|CAN_F5R1_FB11_Pos
DECL|CAN_F5R1_FB11|macro|CAN_F5R1_FB11
DECL|CAN_F5R1_FB12_Msk|macro|CAN_F5R1_FB12_Msk
DECL|CAN_F5R1_FB12_Pos|macro|CAN_F5R1_FB12_Pos
DECL|CAN_F5R1_FB12|macro|CAN_F5R1_FB12
DECL|CAN_F5R1_FB13_Msk|macro|CAN_F5R1_FB13_Msk
DECL|CAN_F5R1_FB13_Pos|macro|CAN_F5R1_FB13_Pos
DECL|CAN_F5R1_FB13|macro|CAN_F5R1_FB13
DECL|CAN_F5R1_FB14_Msk|macro|CAN_F5R1_FB14_Msk
DECL|CAN_F5R1_FB14_Pos|macro|CAN_F5R1_FB14_Pos
DECL|CAN_F5R1_FB14|macro|CAN_F5R1_FB14
DECL|CAN_F5R1_FB15_Msk|macro|CAN_F5R1_FB15_Msk
DECL|CAN_F5R1_FB15_Pos|macro|CAN_F5R1_FB15_Pos
DECL|CAN_F5R1_FB15|macro|CAN_F5R1_FB15
DECL|CAN_F5R1_FB16_Msk|macro|CAN_F5R1_FB16_Msk
DECL|CAN_F5R1_FB16_Pos|macro|CAN_F5R1_FB16_Pos
DECL|CAN_F5R1_FB16|macro|CAN_F5R1_FB16
DECL|CAN_F5R1_FB17_Msk|macro|CAN_F5R1_FB17_Msk
DECL|CAN_F5R1_FB17_Pos|macro|CAN_F5R1_FB17_Pos
DECL|CAN_F5R1_FB17|macro|CAN_F5R1_FB17
DECL|CAN_F5R1_FB18_Msk|macro|CAN_F5R1_FB18_Msk
DECL|CAN_F5R1_FB18_Pos|macro|CAN_F5R1_FB18_Pos
DECL|CAN_F5R1_FB18|macro|CAN_F5R1_FB18
DECL|CAN_F5R1_FB19_Msk|macro|CAN_F5R1_FB19_Msk
DECL|CAN_F5R1_FB19_Pos|macro|CAN_F5R1_FB19_Pos
DECL|CAN_F5R1_FB19|macro|CAN_F5R1_FB19
DECL|CAN_F5R1_FB1_Msk|macro|CAN_F5R1_FB1_Msk
DECL|CAN_F5R1_FB1_Pos|macro|CAN_F5R1_FB1_Pos
DECL|CAN_F5R1_FB1|macro|CAN_F5R1_FB1
DECL|CAN_F5R1_FB20_Msk|macro|CAN_F5R1_FB20_Msk
DECL|CAN_F5R1_FB20_Pos|macro|CAN_F5R1_FB20_Pos
DECL|CAN_F5R1_FB20|macro|CAN_F5R1_FB20
DECL|CAN_F5R1_FB21_Msk|macro|CAN_F5R1_FB21_Msk
DECL|CAN_F5R1_FB21_Pos|macro|CAN_F5R1_FB21_Pos
DECL|CAN_F5R1_FB21|macro|CAN_F5R1_FB21
DECL|CAN_F5R1_FB22_Msk|macro|CAN_F5R1_FB22_Msk
DECL|CAN_F5R1_FB22_Pos|macro|CAN_F5R1_FB22_Pos
DECL|CAN_F5R1_FB22|macro|CAN_F5R1_FB22
DECL|CAN_F5R1_FB23_Msk|macro|CAN_F5R1_FB23_Msk
DECL|CAN_F5R1_FB23_Pos|macro|CAN_F5R1_FB23_Pos
DECL|CAN_F5R1_FB23|macro|CAN_F5R1_FB23
DECL|CAN_F5R1_FB24_Msk|macro|CAN_F5R1_FB24_Msk
DECL|CAN_F5R1_FB24_Pos|macro|CAN_F5R1_FB24_Pos
DECL|CAN_F5R1_FB24|macro|CAN_F5R1_FB24
DECL|CAN_F5R1_FB25_Msk|macro|CAN_F5R1_FB25_Msk
DECL|CAN_F5R1_FB25_Pos|macro|CAN_F5R1_FB25_Pos
DECL|CAN_F5R1_FB25|macro|CAN_F5R1_FB25
DECL|CAN_F5R1_FB26_Msk|macro|CAN_F5R1_FB26_Msk
DECL|CAN_F5R1_FB26_Pos|macro|CAN_F5R1_FB26_Pos
DECL|CAN_F5R1_FB26|macro|CAN_F5R1_FB26
DECL|CAN_F5R1_FB27_Msk|macro|CAN_F5R1_FB27_Msk
DECL|CAN_F5R1_FB27_Pos|macro|CAN_F5R1_FB27_Pos
DECL|CAN_F5R1_FB27|macro|CAN_F5R1_FB27
DECL|CAN_F5R1_FB28_Msk|macro|CAN_F5R1_FB28_Msk
DECL|CAN_F5R1_FB28_Pos|macro|CAN_F5R1_FB28_Pos
DECL|CAN_F5R1_FB28|macro|CAN_F5R1_FB28
DECL|CAN_F5R1_FB29_Msk|macro|CAN_F5R1_FB29_Msk
DECL|CAN_F5R1_FB29_Pos|macro|CAN_F5R1_FB29_Pos
DECL|CAN_F5R1_FB29|macro|CAN_F5R1_FB29
DECL|CAN_F5R1_FB2_Msk|macro|CAN_F5R1_FB2_Msk
DECL|CAN_F5R1_FB2_Pos|macro|CAN_F5R1_FB2_Pos
DECL|CAN_F5R1_FB2|macro|CAN_F5R1_FB2
DECL|CAN_F5R1_FB30_Msk|macro|CAN_F5R1_FB30_Msk
DECL|CAN_F5R1_FB30_Pos|macro|CAN_F5R1_FB30_Pos
DECL|CAN_F5R1_FB30|macro|CAN_F5R1_FB30
DECL|CAN_F5R1_FB31_Msk|macro|CAN_F5R1_FB31_Msk
DECL|CAN_F5R1_FB31_Pos|macro|CAN_F5R1_FB31_Pos
DECL|CAN_F5R1_FB31|macro|CAN_F5R1_FB31
DECL|CAN_F5R1_FB3_Msk|macro|CAN_F5R1_FB3_Msk
DECL|CAN_F5R1_FB3_Pos|macro|CAN_F5R1_FB3_Pos
DECL|CAN_F5R1_FB3|macro|CAN_F5R1_FB3
DECL|CAN_F5R1_FB4_Msk|macro|CAN_F5R1_FB4_Msk
DECL|CAN_F5R1_FB4_Pos|macro|CAN_F5R1_FB4_Pos
DECL|CAN_F5R1_FB4|macro|CAN_F5R1_FB4
DECL|CAN_F5R1_FB5_Msk|macro|CAN_F5R1_FB5_Msk
DECL|CAN_F5R1_FB5_Pos|macro|CAN_F5R1_FB5_Pos
DECL|CAN_F5R1_FB5|macro|CAN_F5R1_FB5
DECL|CAN_F5R1_FB6_Msk|macro|CAN_F5R1_FB6_Msk
DECL|CAN_F5R1_FB6_Pos|macro|CAN_F5R1_FB6_Pos
DECL|CAN_F5R1_FB6|macro|CAN_F5R1_FB6
DECL|CAN_F5R1_FB7_Msk|macro|CAN_F5R1_FB7_Msk
DECL|CAN_F5R1_FB7_Pos|macro|CAN_F5R1_FB7_Pos
DECL|CAN_F5R1_FB7|macro|CAN_F5R1_FB7
DECL|CAN_F5R1_FB8_Msk|macro|CAN_F5R1_FB8_Msk
DECL|CAN_F5R1_FB8_Pos|macro|CAN_F5R1_FB8_Pos
DECL|CAN_F5R1_FB8|macro|CAN_F5R1_FB8
DECL|CAN_F5R1_FB9_Msk|macro|CAN_F5R1_FB9_Msk
DECL|CAN_F5R1_FB9_Pos|macro|CAN_F5R1_FB9_Pos
DECL|CAN_F5R1_FB9|macro|CAN_F5R1_FB9
DECL|CAN_F5R2_FB0_Msk|macro|CAN_F5R2_FB0_Msk
DECL|CAN_F5R2_FB0_Pos|macro|CAN_F5R2_FB0_Pos
DECL|CAN_F5R2_FB0|macro|CAN_F5R2_FB0
DECL|CAN_F5R2_FB10_Msk|macro|CAN_F5R2_FB10_Msk
DECL|CAN_F5R2_FB10_Pos|macro|CAN_F5R2_FB10_Pos
DECL|CAN_F5R2_FB10|macro|CAN_F5R2_FB10
DECL|CAN_F5R2_FB11_Msk|macro|CAN_F5R2_FB11_Msk
DECL|CAN_F5R2_FB11_Pos|macro|CAN_F5R2_FB11_Pos
DECL|CAN_F5R2_FB11|macro|CAN_F5R2_FB11
DECL|CAN_F5R2_FB12_Msk|macro|CAN_F5R2_FB12_Msk
DECL|CAN_F5R2_FB12_Pos|macro|CAN_F5R2_FB12_Pos
DECL|CAN_F5R2_FB12|macro|CAN_F5R2_FB12
DECL|CAN_F5R2_FB13_Msk|macro|CAN_F5R2_FB13_Msk
DECL|CAN_F5R2_FB13_Pos|macro|CAN_F5R2_FB13_Pos
DECL|CAN_F5R2_FB13|macro|CAN_F5R2_FB13
DECL|CAN_F5R2_FB14_Msk|macro|CAN_F5R2_FB14_Msk
DECL|CAN_F5R2_FB14_Pos|macro|CAN_F5R2_FB14_Pos
DECL|CAN_F5R2_FB14|macro|CAN_F5R2_FB14
DECL|CAN_F5R2_FB15_Msk|macro|CAN_F5R2_FB15_Msk
DECL|CAN_F5R2_FB15_Pos|macro|CAN_F5R2_FB15_Pos
DECL|CAN_F5R2_FB15|macro|CAN_F5R2_FB15
DECL|CAN_F5R2_FB16_Msk|macro|CAN_F5R2_FB16_Msk
DECL|CAN_F5R2_FB16_Pos|macro|CAN_F5R2_FB16_Pos
DECL|CAN_F5R2_FB16|macro|CAN_F5R2_FB16
DECL|CAN_F5R2_FB17_Msk|macro|CAN_F5R2_FB17_Msk
DECL|CAN_F5R2_FB17_Pos|macro|CAN_F5R2_FB17_Pos
DECL|CAN_F5R2_FB17|macro|CAN_F5R2_FB17
DECL|CAN_F5R2_FB18_Msk|macro|CAN_F5R2_FB18_Msk
DECL|CAN_F5R2_FB18_Pos|macro|CAN_F5R2_FB18_Pos
DECL|CAN_F5R2_FB18|macro|CAN_F5R2_FB18
DECL|CAN_F5R2_FB19_Msk|macro|CAN_F5R2_FB19_Msk
DECL|CAN_F5R2_FB19_Pos|macro|CAN_F5R2_FB19_Pos
DECL|CAN_F5R2_FB19|macro|CAN_F5R2_FB19
DECL|CAN_F5R2_FB1_Msk|macro|CAN_F5R2_FB1_Msk
DECL|CAN_F5R2_FB1_Pos|macro|CAN_F5R2_FB1_Pos
DECL|CAN_F5R2_FB1|macro|CAN_F5R2_FB1
DECL|CAN_F5R2_FB20_Msk|macro|CAN_F5R2_FB20_Msk
DECL|CAN_F5R2_FB20_Pos|macro|CAN_F5R2_FB20_Pos
DECL|CAN_F5R2_FB20|macro|CAN_F5R2_FB20
DECL|CAN_F5R2_FB21_Msk|macro|CAN_F5R2_FB21_Msk
DECL|CAN_F5R2_FB21_Pos|macro|CAN_F5R2_FB21_Pos
DECL|CAN_F5R2_FB21|macro|CAN_F5R2_FB21
DECL|CAN_F5R2_FB22_Msk|macro|CAN_F5R2_FB22_Msk
DECL|CAN_F5R2_FB22_Pos|macro|CAN_F5R2_FB22_Pos
DECL|CAN_F5R2_FB22|macro|CAN_F5R2_FB22
DECL|CAN_F5R2_FB23_Msk|macro|CAN_F5R2_FB23_Msk
DECL|CAN_F5R2_FB23_Pos|macro|CAN_F5R2_FB23_Pos
DECL|CAN_F5R2_FB23|macro|CAN_F5R2_FB23
DECL|CAN_F5R2_FB24_Msk|macro|CAN_F5R2_FB24_Msk
DECL|CAN_F5R2_FB24_Pos|macro|CAN_F5R2_FB24_Pos
DECL|CAN_F5R2_FB24|macro|CAN_F5R2_FB24
DECL|CAN_F5R2_FB25_Msk|macro|CAN_F5R2_FB25_Msk
DECL|CAN_F5R2_FB25_Pos|macro|CAN_F5R2_FB25_Pos
DECL|CAN_F5R2_FB25|macro|CAN_F5R2_FB25
DECL|CAN_F5R2_FB26_Msk|macro|CAN_F5R2_FB26_Msk
DECL|CAN_F5R2_FB26_Pos|macro|CAN_F5R2_FB26_Pos
DECL|CAN_F5R2_FB26|macro|CAN_F5R2_FB26
DECL|CAN_F5R2_FB27_Msk|macro|CAN_F5R2_FB27_Msk
DECL|CAN_F5R2_FB27_Pos|macro|CAN_F5R2_FB27_Pos
DECL|CAN_F5R2_FB27|macro|CAN_F5R2_FB27
DECL|CAN_F5R2_FB28_Msk|macro|CAN_F5R2_FB28_Msk
DECL|CAN_F5R2_FB28_Pos|macro|CAN_F5R2_FB28_Pos
DECL|CAN_F5R2_FB28|macro|CAN_F5R2_FB28
DECL|CAN_F5R2_FB29_Msk|macro|CAN_F5R2_FB29_Msk
DECL|CAN_F5R2_FB29_Pos|macro|CAN_F5R2_FB29_Pos
DECL|CAN_F5R2_FB29|macro|CAN_F5R2_FB29
DECL|CAN_F5R2_FB2_Msk|macro|CAN_F5R2_FB2_Msk
DECL|CAN_F5R2_FB2_Pos|macro|CAN_F5R2_FB2_Pos
DECL|CAN_F5R2_FB2|macro|CAN_F5R2_FB2
DECL|CAN_F5R2_FB30_Msk|macro|CAN_F5R2_FB30_Msk
DECL|CAN_F5R2_FB30_Pos|macro|CAN_F5R2_FB30_Pos
DECL|CAN_F5R2_FB30|macro|CAN_F5R2_FB30
DECL|CAN_F5R2_FB31_Msk|macro|CAN_F5R2_FB31_Msk
DECL|CAN_F5R2_FB31_Pos|macro|CAN_F5R2_FB31_Pos
DECL|CAN_F5R2_FB31|macro|CAN_F5R2_FB31
DECL|CAN_F5R2_FB3_Msk|macro|CAN_F5R2_FB3_Msk
DECL|CAN_F5R2_FB3_Pos|macro|CAN_F5R2_FB3_Pos
DECL|CAN_F5R2_FB3|macro|CAN_F5R2_FB3
DECL|CAN_F5R2_FB4_Msk|macro|CAN_F5R2_FB4_Msk
DECL|CAN_F5R2_FB4_Pos|macro|CAN_F5R2_FB4_Pos
DECL|CAN_F5R2_FB4|macro|CAN_F5R2_FB4
DECL|CAN_F5R2_FB5_Msk|macro|CAN_F5R2_FB5_Msk
DECL|CAN_F5R2_FB5_Pos|macro|CAN_F5R2_FB5_Pos
DECL|CAN_F5R2_FB5|macro|CAN_F5R2_FB5
DECL|CAN_F5R2_FB6_Msk|macro|CAN_F5R2_FB6_Msk
DECL|CAN_F5R2_FB6_Pos|macro|CAN_F5R2_FB6_Pos
DECL|CAN_F5R2_FB6|macro|CAN_F5R2_FB6
DECL|CAN_F5R2_FB7_Msk|macro|CAN_F5R2_FB7_Msk
DECL|CAN_F5R2_FB7_Pos|macro|CAN_F5R2_FB7_Pos
DECL|CAN_F5R2_FB7|macro|CAN_F5R2_FB7
DECL|CAN_F5R2_FB8_Msk|macro|CAN_F5R2_FB8_Msk
DECL|CAN_F5R2_FB8_Pos|macro|CAN_F5R2_FB8_Pos
DECL|CAN_F5R2_FB8|macro|CAN_F5R2_FB8
DECL|CAN_F5R2_FB9_Msk|macro|CAN_F5R2_FB9_Msk
DECL|CAN_F5R2_FB9_Pos|macro|CAN_F5R2_FB9_Pos
DECL|CAN_F5R2_FB9|macro|CAN_F5R2_FB9
DECL|CAN_F6R1_FB0_Msk|macro|CAN_F6R1_FB0_Msk
DECL|CAN_F6R1_FB0_Pos|macro|CAN_F6R1_FB0_Pos
DECL|CAN_F6R1_FB0|macro|CAN_F6R1_FB0
DECL|CAN_F6R1_FB10_Msk|macro|CAN_F6R1_FB10_Msk
DECL|CAN_F6R1_FB10_Pos|macro|CAN_F6R1_FB10_Pos
DECL|CAN_F6R1_FB10|macro|CAN_F6R1_FB10
DECL|CAN_F6R1_FB11_Msk|macro|CAN_F6R1_FB11_Msk
DECL|CAN_F6R1_FB11_Pos|macro|CAN_F6R1_FB11_Pos
DECL|CAN_F6R1_FB11|macro|CAN_F6R1_FB11
DECL|CAN_F6R1_FB12_Msk|macro|CAN_F6R1_FB12_Msk
DECL|CAN_F6R1_FB12_Pos|macro|CAN_F6R1_FB12_Pos
DECL|CAN_F6R1_FB12|macro|CAN_F6R1_FB12
DECL|CAN_F6R1_FB13_Msk|macro|CAN_F6R1_FB13_Msk
DECL|CAN_F6R1_FB13_Pos|macro|CAN_F6R1_FB13_Pos
DECL|CAN_F6R1_FB13|macro|CAN_F6R1_FB13
DECL|CAN_F6R1_FB14_Msk|macro|CAN_F6R1_FB14_Msk
DECL|CAN_F6R1_FB14_Pos|macro|CAN_F6R1_FB14_Pos
DECL|CAN_F6R1_FB14|macro|CAN_F6R1_FB14
DECL|CAN_F6R1_FB15_Msk|macro|CAN_F6R1_FB15_Msk
DECL|CAN_F6R1_FB15_Pos|macro|CAN_F6R1_FB15_Pos
DECL|CAN_F6R1_FB15|macro|CAN_F6R1_FB15
DECL|CAN_F6R1_FB16_Msk|macro|CAN_F6R1_FB16_Msk
DECL|CAN_F6R1_FB16_Pos|macro|CAN_F6R1_FB16_Pos
DECL|CAN_F6R1_FB16|macro|CAN_F6R1_FB16
DECL|CAN_F6R1_FB17_Msk|macro|CAN_F6R1_FB17_Msk
DECL|CAN_F6R1_FB17_Pos|macro|CAN_F6R1_FB17_Pos
DECL|CAN_F6R1_FB17|macro|CAN_F6R1_FB17
DECL|CAN_F6R1_FB18_Msk|macro|CAN_F6R1_FB18_Msk
DECL|CAN_F6R1_FB18_Pos|macro|CAN_F6R1_FB18_Pos
DECL|CAN_F6R1_FB18|macro|CAN_F6R1_FB18
DECL|CAN_F6R1_FB19_Msk|macro|CAN_F6R1_FB19_Msk
DECL|CAN_F6R1_FB19_Pos|macro|CAN_F6R1_FB19_Pos
DECL|CAN_F6R1_FB19|macro|CAN_F6R1_FB19
DECL|CAN_F6R1_FB1_Msk|macro|CAN_F6R1_FB1_Msk
DECL|CAN_F6R1_FB1_Pos|macro|CAN_F6R1_FB1_Pos
DECL|CAN_F6R1_FB1|macro|CAN_F6R1_FB1
DECL|CAN_F6R1_FB20_Msk|macro|CAN_F6R1_FB20_Msk
DECL|CAN_F6R1_FB20_Pos|macro|CAN_F6R1_FB20_Pos
DECL|CAN_F6R1_FB20|macro|CAN_F6R1_FB20
DECL|CAN_F6R1_FB21_Msk|macro|CAN_F6R1_FB21_Msk
DECL|CAN_F6R1_FB21_Pos|macro|CAN_F6R1_FB21_Pos
DECL|CAN_F6R1_FB21|macro|CAN_F6R1_FB21
DECL|CAN_F6R1_FB22_Msk|macro|CAN_F6R1_FB22_Msk
DECL|CAN_F6R1_FB22_Pos|macro|CAN_F6R1_FB22_Pos
DECL|CAN_F6R1_FB22|macro|CAN_F6R1_FB22
DECL|CAN_F6R1_FB23_Msk|macro|CAN_F6R1_FB23_Msk
DECL|CAN_F6R1_FB23_Pos|macro|CAN_F6R1_FB23_Pos
DECL|CAN_F6R1_FB23|macro|CAN_F6R1_FB23
DECL|CAN_F6R1_FB24_Msk|macro|CAN_F6R1_FB24_Msk
DECL|CAN_F6R1_FB24_Pos|macro|CAN_F6R1_FB24_Pos
DECL|CAN_F6R1_FB24|macro|CAN_F6R1_FB24
DECL|CAN_F6R1_FB25_Msk|macro|CAN_F6R1_FB25_Msk
DECL|CAN_F6R1_FB25_Pos|macro|CAN_F6R1_FB25_Pos
DECL|CAN_F6R1_FB25|macro|CAN_F6R1_FB25
DECL|CAN_F6R1_FB26_Msk|macro|CAN_F6R1_FB26_Msk
DECL|CAN_F6R1_FB26_Pos|macro|CAN_F6R1_FB26_Pos
DECL|CAN_F6R1_FB26|macro|CAN_F6R1_FB26
DECL|CAN_F6R1_FB27_Msk|macro|CAN_F6R1_FB27_Msk
DECL|CAN_F6R1_FB27_Pos|macro|CAN_F6R1_FB27_Pos
DECL|CAN_F6R1_FB27|macro|CAN_F6R1_FB27
DECL|CAN_F6R1_FB28_Msk|macro|CAN_F6R1_FB28_Msk
DECL|CAN_F6R1_FB28_Pos|macro|CAN_F6R1_FB28_Pos
DECL|CAN_F6R1_FB28|macro|CAN_F6R1_FB28
DECL|CAN_F6R1_FB29_Msk|macro|CAN_F6R1_FB29_Msk
DECL|CAN_F6R1_FB29_Pos|macro|CAN_F6R1_FB29_Pos
DECL|CAN_F6R1_FB29|macro|CAN_F6R1_FB29
DECL|CAN_F6R1_FB2_Msk|macro|CAN_F6R1_FB2_Msk
DECL|CAN_F6R1_FB2_Pos|macro|CAN_F6R1_FB2_Pos
DECL|CAN_F6R1_FB2|macro|CAN_F6R1_FB2
DECL|CAN_F6R1_FB30_Msk|macro|CAN_F6R1_FB30_Msk
DECL|CAN_F6R1_FB30_Pos|macro|CAN_F6R1_FB30_Pos
DECL|CAN_F6R1_FB30|macro|CAN_F6R1_FB30
DECL|CAN_F6R1_FB31_Msk|macro|CAN_F6R1_FB31_Msk
DECL|CAN_F6R1_FB31_Pos|macro|CAN_F6R1_FB31_Pos
DECL|CAN_F6R1_FB31|macro|CAN_F6R1_FB31
DECL|CAN_F6R1_FB3_Msk|macro|CAN_F6R1_FB3_Msk
DECL|CAN_F6R1_FB3_Pos|macro|CAN_F6R1_FB3_Pos
DECL|CAN_F6R1_FB3|macro|CAN_F6R1_FB3
DECL|CAN_F6R1_FB4_Msk|macro|CAN_F6R1_FB4_Msk
DECL|CAN_F6R1_FB4_Pos|macro|CAN_F6R1_FB4_Pos
DECL|CAN_F6R1_FB4|macro|CAN_F6R1_FB4
DECL|CAN_F6R1_FB5_Msk|macro|CAN_F6R1_FB5_Msk
DECL|CAN_F6R1_FB5_Pos|macro|CAN_F6R1_FB5_Pos
DECL|CAN_F6R1_FB5|macro|CAN_F6R1_FB5
DECL|CAN_F6R1_FB6_Msk|macro|CAN_F6R1_FB6_Msk
DECL|CAN_F6R1_FB6_Pos|macro|CAN_F6R1_FB6_Pos
DECL|CAN_F6R1_FB6|macro|CAN_F6R1_FB6
DECL|CAN_F6R1_FB7_Msk|macro|CAN_F6R1_FB7_Msk
DECL|CAN_F6R1_FB7_Pos|macro|CAN_F6R1_FB7_Pos
DECL|CAN_F6R1_FB7|macro|CAN_F6R1_FB7
DECL|CAN_F6R1_FB8_Msk|macro|CAN_F6R1_FB8_Msk
DECL|CAN_F6R1_FB8_Pos|macro|CAN_F6R1_FB8_Pos
DECL|CAN_F6R1_FB8|macro|CAN_F6R1_FB8
DECL|CAN_F6R1_FB9_Msk|macro|CAN_F6R1_FB9_Msk
DECL|CAN_F6R1_FB9_Pos|macro|CAN_F6R1_FB9_Pos
DECL|CAN_F6R1_FB9|macro|CAN_F6R1_FB9
DECL|CAN_F6R2_FB0_Msk|macro|CAN_F6R2_FB0_Msk
DECL|CAN_F6R2_FB0_Pos|macro|CAN_F6R2_FB0_Pos
DECL|CAN_F6R2_FB0|macro|CAN_F6R2_FB0
DECL|CAN_F6R2_FB10_Msk|macro|CAN_F6R2_FB10_Msk
DECL|CAN_F6R2_FB10_Pos|macro|CAN_F6R2_FB10_Pos
DECL|CAN_F6R2_FB10|macro|CAN_F6R2_FB10
DECL|CAN_F6R2_FB11_Msk|macro|CAN_F6R2_FB11_Msk
DECL|CAN_F6R2_FB11_Pos|macro|CAN_F6R2_FB11_Pos
DECL|CAN_F6R2_FB11|macro|CAN_F6R2_FB11
DECL|CAN_F6R2_FB12_Msk|macro|CAN_F6R2_FB12_Msk
DECL|CAN_F6R2_FB12_Pos|macro|CAN_F6R2_FB12_Pos
DECL|CAN_F6R2_FB12|macro|CAN_F6R2_FB12
DECL|CAN_F6R2_FB13_Msk|macro|CAN_F6R2_FB13_Msk
DECL|CAN_F6R2_FB13_Pos|macro|CAN_F6R2_FB13_Pos
DECL|CAN_F6R2_FB13|macro|CAN_F6R2_FB13
DECL|CAN_F6R2_FB14_Msk|macro|CAN_F6R2_FB14_Msk
DECL|CAN_F6R2_FB14_Pos|macro|CAN_F6R2_FB14_Pos
DECL|CAN_F6R2_FB14|macro|CAN_F6R2_FB14
DECL|CAN_F6R2_FB15_Msk|macro|CAN_F6R2_FB15_Msk
DECL|CAN_F6R2_FB15_Pos|macro|CAN_F6R2_FB15_Pos
DECL|CAN_F6R2_FB15|macro|CAN_F6R2_FB15
DECL|CAN_F6R2_FB16_Msk|macro|CAN_F6R2_FB16_Msk
DECL|CAN_F6R2_FB16_Pos|macro|CAN_F6R2_FB16_Pos
DECL|CAN_F6R2_FB16|macro|CAN_F6R2_FB16
DECL|CAN_F6R2_FB17_Msk|macro|CAN_F6R2_FB17_Msk
DECL|CAN_F6R2_FB17_Pos|macro|CAN_F6R2_FB17_Pos
DECL|CAN_F6R2_FB17|macro|CAN_F6R2_FB17
DECL|CAN_F6R2_FB18_Msk|macro|CAN_F6R2_FB18_Msk
DECL|CAN_F6R2_FB18_Pos|macro|CAN_F6R2_FB18_Pos
DECL|CAN_F6R2_FB18|macro|CAN_F6R2_FB18
DECL|CAN_F6R2_FB19_Msk|macro|CAN_F6R2_FB19_Msk
DECL|CAN_F6R2_FB19_Pos|macro|CAN_F6R2_FB19_Pos
DECL|CAN_F6R2_FB19|macro|CAN_F6R2_FB19
DECL|CAN_F6R2_FB1_Msk|macro|CAN_F6R2_FB1_Msk
DECL|CAN_F6R2_FB1_Pos|macro|CAN_F6R2_FB1_Pos
DECL|CAN_F6R2_FB1|macro|CAN_F6R2_FB1
DECL|CAN_F6R2_FB20_Msk|macro|CAN_F6R2_FB20_Msk
DECL|CAN_F6R2_FB20_Pos|macro|CAN_F6R2_FB20_Pos
DECL|CAN_F6R2_FB20|macro|CAN_F6R2_FB20
DECL|CAN_F6R2_FB21_Msk|macro|CAN_F6R2_FB21_Msk
DECL|CAN_F6R2_FB21_Pos|macro|CAN_F6R2_FB21_Pos
DECL|CAN_F6R2_FB21|macro|CAN_F6R2_FB21
DECL|CAN_F6R2_FB22_Msk|macro|CAN_F6R2_FB22_Msk
DECL|CAN_F6R2_FB22_Pos|macro|CAN_F6R2_FB22_Pos
DECL|CAN_F6R2_FB22|macro|CAN_F6R2_FB22
DECL|CAN_F6R2_FB23_Msk|macro|CAN_F6R2_FB23_Msk
DECL|CAN_F6R2_FB23_Pos|macro|CAN_F6R2_FB23_Pos
DECL|CAN_F6R2_FB23|macro|CAN_F6R2_FB23
DECL|CAN_F6R2_FB24_Msk|macro|CAN_F6R2_FB24_Msk
DECL|CAN_F6R2_FB24_Pos|macro|CAN_F6R2_FB24_Pos
DECL|CAN_F6R2_FB24|macro|CAN_F6R2_FB24
DECL|CAN_F6R2_FB25_Msk|macro|CAN_F6R2_FB25_Msk
DECL|CAN_F6R2_FB25_Pos|macro|CAN_F6R2_FB25_Pos
DECL|CAN_F6R2_FB25|macro|CAN_F6R2_FB25
DECL|CAN_F6R2_FB26_Msk|macro|CAN_F6R2_FB26_Msk
DECL|CAN_F6R2_FB26_Pos|macro|CAN_F6R2_FB26_Pos
DECL|CAN_F6R2_FB26|macro|CAN_F6R2_FB26
DECL|CAN_F6R2_FB27_Msk|macro|CAN_F6R2_FB27_Msk
DECL|CAN_F6R2_FB27_Pos|macro|CAN_F6R2_FB27_Pos
DECL|CAN_F6R2_FB27|macro|CAN_F6R2_FB27
DECL|CAN_F6R2_FB28_Msk|macro|CAN_F6R2_FB28_Msk
DECL|CAN_F6R2_FB28_Pos|macro|CAN_F6R2_FB28_Pos
DECL|CAN_F6R2_FB28|macro|CAN_F6R2_FB28
DECL|CAN_F6R2_FB29_Msk|macro|CAN_F6R2_FB29_Msk
DECL|CAN_F6R2_FB29_Pos|macro|CAN_F6R2_FB29_Pos
DECL|CAN_F6R2_FB29|macro|CAN_F6R2_FB29
DECL|CAN_F6R2_FB2_Msk|macro|CAN_F6R2_FB2_Msk
DECL|CAN_F6R2_FB2_Pos|macro|CAN_F6R2_FB2_Pos
DECL|CAN_F6R2_FB2|macro|CAN_F6R2_FB2
DECL|CAN_F6R2_FB30_Msk|macro|CAN_F6R2_FB30_Msk
DECL|CAN_F6R2_FB30_Pos|macro|CAN_F6R2_FB30_Pos
DECL|CAN_F6R2_FB30|macro|CAN_F6R2_FB30
DECL|CAN_F6R2_FB31_Msk|macro|CAN_F6R2_FB31_Msk
DECL|CAN_F6R2_FB31_Pos|macro|CAN_F6R2_FB31_Pos
DECL|CAN_F6R2_FB31|macro|CAN_F6R2_FB31
DECL|CAN_F6R2_FB3_Msk|macro|CAN_F6R2_FB3_Msk
DECL|CAN_F6R2_FB3_Pos|macro|CAN_F6R2_FB3_Pos
DECL|CAN_F6R2_FB3|macro|CAN_F6R2_FB3
DECL|CAN_F6R2_FB4_Msk|macro|CAN_F6R2_FB4_Msk
DECL|CAN_F6R2_FB4_Pos|macro|CAN_F6R2_FB4_Pos
DECL|CAN_F6R2_FB4|macro|CAN_F6R2_FB4
DECL|CAN_F6R2_FB5_Msk|macro|CAN_F6R2_FB5_Msk
DECL|CAN_F6R2_FB5_Pos|macro|CAN_F6R2_FB5_Pos
DECL|CAN_F6R2_FB5|macro|CAN_F6R2_FB5
DECL|CAN_F6R2_FB6_Msk|macro|CAN_F6R2_FB6_Msk
DECL|CAN_F6R2_FB6_Pos|macro|CAN_F6R2_FB6_Pos
DECL|CAN_F6R2_FB6|macro|CAN_F6R2_FB6
DECL|CAN_F6R2_FB7_Msk|macro|CAN_F6R2_FB7_Msk
DECL|CAN_F6R2_FB7_Pos|macro|CAN_F6R2_FB7_Pos
DECL|CAN_F6R2_FB7|macro|CAN_F6R2_FB7
DECL|CAN_F6R2_FB8_Msk|macro|CAN_F6R2_FB8_Msk
DECL|CAN_F6R2_FB8_Pos|macro|CAN_F6R2_FB8_Pos
DECL|CAN_F6R2_FB8|macro|CAN_F6R2_FB8
DECL|CAN_F6R2_FB9_Msk|macro|CAN_F6R2_FB9_Msk
DECL|CAN_F6R2_FB9_Pos|macro|CAN_F6R2_FB9_Pos
DECL|CAN_F6R2_FB9|macro|CAN_F6R2_FB9
DECL|CAN_F7R1_FB0_Msk|macro|CAN_F7R1_FB0_Msk
DECL|CAN_F7R1_FB0_Pos|macro|CAN_F7R1_FB0_Pos
DECL|CAN_F7R1_FB0|macro|CAN_F7R1_FB0
DECL|CAN_F7R1_FB10_Msk|macro|CAN_F7R1_FB10_Msk
DECL|CAN_F7R1_FB10_Pos|macro|CAN_F7R1_FB10_Pos
DECL|CAN_F7R1_FB10|macro|CAN_F7R1_FB10
DECL|CAN_F7R1_FB11_Msk|macro|CAN_F7R1_FB11_Msk
DECL|CAN_F7R1_FB11_Pos|macro|CAN_F7R1_FB11_Pos
DECL|CAN_F7R1_FB11|macro|CAN_F7R1_FB11
DECL|CAN_F7R1_FB12_Msk|macro|CAN_F7R1_FB12_Msk
DECL|CAN_F7R1_FB12_Pos|macro|CAN_F7R1_FB12_Pos
DECL|CAN_F7R1_FB12|macro|CAN_F7R1_FB12
DECL|CAN_F7R1_FB13_Msk|macro|CAN_F7R1_FB13_Msk
DECL|CAN_F7R1_FB13_Pos|macro|CAN_F7R1_FB13_Pos
DECL|CAN_F7R1_FB13|macro|CAN_F7R1_FB13
DECL|CAN_F7R1_FB14_Msk|macro|CAN_F7R1_FB14_Msk
DECL|CAN_F7R1_FB14_Pos|macro|CAN_F7R1_FB14_Pos
DECL|CAN_F7R1_FB14|macro|CAN_F7R1_FB14
DECL|CAN_F7R1_FB15_Msk|macro|CAN_F7R1_FB15_Msk
DECL|CAN_F7R1_FB15_Pos|macro|CAN_F7R1_FB15_Pos
DECL|CAN_F7R1_FB15|macro|CAN_F7R1_FB15
DECL|CAN_F7R1_FB16_Msk|macro|CAN_F7R1_FB16_Msk
DECL|CAN_F7R1_FB16_Pos|macro|CAN_F7R1_FB16_Pos
DECL|CAN_F7R1_FB16|macro|CAN_F7R1_FB16
DECL|CAN_F7R1_FB17_Msk|macro|CAN_F7R1_FB17_Msk
DECL|CAN_F7R1_FB17_Pos|macro|CAN_F7R1_FB17_Pos
DECL|CAN_F7R1_FB17|macro|CAN_F7R1_FB17
DECL|CAN_F7R1_FB18_Msk|macro|CAN_F7R1_FB18_Msk
DECL|CAN_F7R1_FB18_Pos|macro|CAN_F7R1_FB18_Pos
DECL|CAN_F7R1_FB18|macro|CAN_F7R1_FB18
DECL|CAN_F7R1_FB19_Msk|macro|CAN_F7R1_FB19_Msk
DECL|CAN_F7R1_FB19_Pos|macro|CAN_F7R1_FB19_Pos
DECL|CAN_F7R1_FB19|macro|CAN_F7R1_FB19
DECL|CAN_F7R1_FB1_Msk|macro|CAN_F7R1_FB1_Msk
DECL|CAN_F7R1_FB1_Pos|macro|CAN_F7R1_FB1_Pos
DECL|CAN_F7R1_FB1|macro|CAN_F7R1_FB1
DECL|CAN_F7R1_FB20_Msk|macro|CAN_F7R1_FB20_Msk
DECL|CAN_F7R1_FB20_Pos|macro|CAN_F7R1_FB20_Pos
DECL|CAN_F7R1_FB20|macro|CAN_F7R1_FB20
DECL|CAN_F7R1_FB21_Msk|macro|CAN_F7R1_FB21_Msk
DECL|CAN_F7R1_FB21_Pos|macro|CAN_F7R1_FB21_Pos
DECL|CAN_F7R1_FB21|macro|CAN_F7R1_FB21
DECL|CAN_F7R1_FB22_Msk|macro|CAN_F7R1_FB22_Msk
DECL|CAN_F7R1_FB22_Pos|macro|CAN_F7R1_FB22_Pos
DECL|CAN_F7R1_FB22|macro|CAN_F7R1_FB22
DECL|CAN_F7R1_FB23_Msk|macro|CAN_F7R1_FB23_Msk
DECL|CAN_F7R1_FB23_Pos|macro|CAN_F7R1_FB23_Pos
DECL|CAN_F7R1_FB23|macro|CAN_F7R1_FB23
DECL|CAN_F7R1_FB24_Msk|macro|CAN_F7R1_FB24_Msk
DECL|CAN_F7R1_FB24_Pos|macro|CAN_F7R1_FB24_Pos
DECL|CAN_F7R1_FB24|macro|CAN_F7R1_FB24
DECL|CAN_F7R1_FB25_Msk|macro|CAN_F7R1_FB25_Msk
DECL|CAN_F7R1_FB25_Pos|macro|CAN_F7R1_FB25_Pos
DECL|CAN_F7R1_FB25|macro|CAN_F7R1_FB25
DECL|CAN_F7R1_FB26_Msk|macro|CAN_F7R1_FB26_Msk
DECL|CAN_F7R1_FB26_Pos|macro|CAN_F7R1_FB26_Pos
DECL|CAN_F7R1_FB26|macro|CAN_F7R1_FB26
DECL|CAN_F7R1_FB27_Msk|macro|CAN_F7R1_FB27_Msk
DECL|CAN_F7R1_FB27_Pos|macro|CAN_F7R1_FB27_Pos
DECL|CAN_F7R1_FB27|macro|CAN_F7R1_FB27
DECL|CAN_F7R1_FB28_Msk|macro|CAN_F7R1_FB28_Msk
DECL|CAN_F7R1_FB28_Pos|macro|CAN_F7R1_FB28_Pos
DECL|CAN_F7R1_FB28|macro|CAN_F7R1_FB28
DECL|CAN_F7R1_FB29_Msk|macro|CAN_F7R1_FB29_Msk
DECL|CAN_F7R1_FB29_Pos|macro|CAN_F7R1_FB29_Pos
DECL|CAN_F7R1_FB29|macro|CAN_F7R1_FB29
DECL|CAN_F7R1_FB2_Msk|macro|CAN_F7R1_FB2_Msk
DECL|CAN_F7R1_FB2_Pos|macro|CAN_F7R1_FB2_Pos
DECL|CAN_F7R1_FB2|macro|CAN_F7R1_FB2
DECL|CAN_F7R1_FB30_Msk|macro|CAN_F7R1_FB30_Msk
DECL|CAN_F7R1_FB30_Pos|macro|CAN_F7R1_FB30_Pos
DECL|CAN_F7R1_FB30|macro|CAN_F7R1_FB30
DECL|CAN_F7R1_FB31_Msk|macro|CAN_F7R1_FB31_Msk
DECL|CAN_F7R1_FB31_Pos|macro|CAN_F7R1_FB31_Pos
DECL|CAN_F7R1_FB31|macro|CAN_F7R1_FB31
DECL|CAN_F7R1_FB3_Msk|macro|CAN_F7R1_FB3_Msk
DECL|CAN_F7R1_FB3_Pos|macro|CAN_F7R1_FB3_Pos
DECL|CAN_F7R1_FB3|macro|CAN_F7R1_FB3
DECL|CAN_F7R1_FB4_Msk|macro|CAN_F7R1_FB4_Msk
DECL|CAN_F7R1_FB4_Pos|macro|CAN_F7R1_FB4_Pos
DECL|CAN_F7R1_FB4|macro|CAN_F7R1_FB4
DECL|CAN_F7R1_FB5_Msk|macro|CAN_F7R1_FB5_Msk
DECL|CAN_F7R1_FB5_Pos|macro|CAN_F7R1_FB5_Pos
DECL|CAN_F7R1_FB5|macro|CAN_F7R1_FB5
DECL|CAN_F7R1_FB6_Msk|macro|CAN_F7R1_FB6_Msk
DECL|CAN_F7R1_FB6_Pos|macro|CAN_F7R1_FB6_Pos
DECL|CAN_F7R1_FB6|macro|CAN_F7R1_FB6
DECL|CAN_F7R1_FB7_Msk|macro|CAN_F7R1_FB7_Msk
DECL|CAN_F7R1_FB7_Pos|macro|CAN_F7R1_FB7_Pos
DECL|CAN_F7R1_FB7|macro|CAN_F7R1_FB7
DECL|CAN_F7R1_FB8_Msk|macro|CAN_F7R1_FB8_Msk
DECL|CAN_F7R1_FB8_Pos|macro|CAN_F7R1_FB8_Pos
DECL|CAN_F7R1_FB8|macro|CAN_F7R1_FB8
DECL|CAN_F7R1_FB9_Msk|macro|CAN_F7R1_FB9_Msk
DECL|CAN_F7R1_FB9_Pos|macro|CAN_F7R1_FB9_Pos
DECL|CAN_F7R1_FB9|macro|CAN_F7R1_FB9
DECL|CAN_F7R2_FB0_Msk|macro|CAN_F7R2_FB0_Msk
DECL|CAN_F7R2_FB0_Pos|macro|CAN_F7R2_FB0_Pos
DECL|CAN_F7R2_FB0|macro|CAN_F7R2_FB0
DECL|CAN_F7R2_FB10_Msk|macro|CAN_F7R2_FB10_Msk
DECL|CAN_F7R2_FB10_Pos|macro|CAN_F7R2_FB10_Pos
DECL|CAN_F7R2_FB10|macro|CAN_F7R2_FB10
DECL|CAN_F7R2_FB11_Msk|macro|CAN_F7R2_FB11_Msk
DECL|CAN_F7R2_FB11_Pos|macro|CAN_F7R2_FB11_Pos
DECL|CAN_F7R2_FB11|macro|CAN_F7R2_FB11
DECL|CAN_F7R2_FB12_Msk|macro|CAN_F7R2_FB12_Msk
DECL|CAN_F7R2_FB12_Pos|macro|CAN_F7R2_FB12_Pos
DECL|CAN_F7R2_FB12|macro|CAN_F7R2_FB12
DECL|CAN_F7R2_FB13_Msk|macro|CAN_F7R2_FB13_Msk
DECL|CAN_F7R2_FB13_Pos|macro|CAN_F7R2_FB13_Pos
DECL|CAN_F7R2_FB13|macro|CAN_F7R2_FB13
DECL|CAN_F7R2_FB14_Msk|macro|CAN_F7R2_FB14_Msk
DECL|CAN_F7R2_FB14_Pos|macro|CAN_F7R2_FB14_Pos
DECL|CAN_F7R2_FB14|macro|CAN_F7R2_FB14
DECL|CAN_F7R2_FB15_Msk|macro|CAN_F7R2_FB15_Msk
DECL|CAN_F7R2_FB15_Pos|macro|CAN_F7R2_FB15_Pos
DECL|CAN_F7R2_FB15|macro|CAN_F7R2_FB15
DECL|CAN_F7R2_FB16_Msk|macro|CAN_F7R2_FB16_Msk
DECL|CAN_F7R2_FB16_Pos|macro|CAN_F7R2_FB16_Pos
DECL|CAN_F7R2_FB16|macro|CAN_F7R2_FB16
DECL|CAN_F7R2_FB17_Msk|macro|CAN_F7R2_FB17_Msk
DECL|CAN_F7R2_FB17_Pos|macro|CAN_F7R2_FB17_Pos
DECL|CAN_F7R2_FB17|macro|CAN_F7R2_FB17
DECL|CAN_F7R2_FB18_Msk|macro|CAN_F7R2_FB18_Msk
DECL|CAN_F7R2_FB18_Pos|macro|CAN_F7R2_FB18_Pos
DECL|CAN_F7R2_FB18|macro|CAN_F7R2_FB18
DECL|CAN_F7R2_FB19_Msk|macro|CAN_F7R2_FB19_Msk
DECL|CAN_F7R2_FB19_Pos|macro|CAN_F7R2_FB19_Pos
DECL|CAN_F7R2_FB19|macro|CAN_F7R2_FB19
DECL|CAN_F7R2_FB1_Msk|macro|CAN_F7R2_FB1_Msk
DECL|CAN_F7R2_FB1_Pos|macro|CAN_F7R2_FB1_Pos
DECL|CAN_F7R2_FB1|macro|CAN_F7R2_FB1
DECL|CAN_F7R2_FB20_Msk|macro|CAN_F7R2_FB20_Msk
DECL|CAN_F7R2_FB20_Pos|macro|CAN_F7R2_FB20_Pos
DECL|CAN_F7R2_FB20|macro|CAN_F7R2_FB20
DECL|CAN_F7R2_FB21_Msk|macro|CAN_F7R2_FB21_Msk
DECL|CAN_F7R2_FB21_Pos|macro|CAN_F7R2_FB21_Pos
DECL|CAN_F7R2_FB21|macro|CAN_F7R2_FB21
DECL|CAN_F7R2_FB22_Msk|macro|CAN_F7R2_FB22_Msk
DECL|CAN_F7R2_FB22_Pos|macro|CAN_F7R2_FB22_Pos
DECL|CAN_F7R2_FB22|macro|CAN_F7R2_FB22
DECL|CAN_F7R2_FB23_Msk|macro|CAN_F7R2_FB23_Msk
DECL|CAN_F7R2_FB23_Pos|macro|CAN_F7R2_FB23_Pos
DECL|CAN_F7R2_FB23|macro|CAN_F7R2_FB23
DECL|CAN_F7R2_FB24_Msk|macro|CAN_F7R2_FB24_Msk
DECL|CAN_F7R2_FB24_Pos|macro|CAN_F7R2_FB24_Pos
DECL|CAN_F7R2_FB24|macro|CAN_F7R2_FB24
DECL|CAN_F7R2_FB25_Msk|macro|CAN_F7R2_FB25_Msk
DECL|CAN_F7R2_FB25_Pos|macro|CAN_F7R2_FB25_Pos
DECL|CAN_F7R2_FB25|macro|CAN_F7R2_FB25
DECL|CAN_F7R2_FB26_Msk|macro|CAN_F7R2_FB26_Msk
DECL|CAN_F7R2_FB26_Pos|macro|CAN_F7R2_FB26_Pos
DECL|CAN_F7R2_FB26|macro|CAN_F7R2_FB26
DECL|CAN_F7R2_FB27_Msk|macro|CAN_F7R2_FB27_Msk
DECL|CAN_F7R2_FB27_Pos|macro|CAN_F7R2_FB27_Pos
DECL|CAN_F7R2_FB27|macro|CAN_F7R2_FB27
DECL|CAN_F7R2_FB28_Msk|macro|CAN_F7R2_FB28_Msk
DECL|CAN_F7R2_FB28_Pos|macro|CAN_F7R2_FB28_Pos
DECL|CAN_F7R2_FB28|macro|CAN_F7R2_FB28
DECL|CAN_F7R2_FB29_Msk|macro|CAN_F7R2_FB29_Msk
DECL|CAN_F7R2_FB29_Pos|macro|CAN_F7R2_FB29_Pos
DECL|CAN_F7R2_FB29|macro|CAN_F7R2_FB29
DECL|CAN_F7R2_FB2_Msk|macro|CAN_F7R2_FB2_Msk
DECL|CAN_F7R2_FB2_Pos|macro|CAN_F7R2_FB2_Pos
DECL|CAN_F7R2_FB2|macro|CAN_F7R2_FB2
DECL|CAN_F7R2_FB30_Msk|macro|CAN_F7R2_FB30_Msk
DECL|CAN_F7R2_FB30_Pos|macro|CAN_F7R2_FB30_Pos
DECL|CAN_F7R2_FB30|macro|CAN_F7R2_FB30
DECL|CAN_F7R2_FB31_Msk|macro|CAN_F7R2_FB31_Msk
DECL|CAN_F7R2_FB31_Pos|macro|CAN_F7R2_FB31_Pos
DECL|CAN_F7R2_FB31|macro|CAN_F7R2_FB31
DECL|CAN_F7R2_FB3_Msk|macro|CAN_F7R2_FB3_Msk
DECL|CAN_F7R2_FB3_Pos|macro|CAN_F7R2_FB3_Pos
DECL|CAN_F7R2_FB3|macro|CAN_F7R2_FB3
DECL|CAN_F7R2_FB4_Msk|macro|CAN_F7R2_FB4_Msk
DECL|CAN_F7R2_FB4_Pos|macro|CAN_F7R2_FB4_Pos
DECL|CAN_F7R2_FB4|macro|CAN_F7R2_FB4
DECL|CAN_F7R2_FB5_Msk|macro|CAN_F7R2_FB5_Msk
DECL|CAN_F7R2_FB5_Pos|macro|CAN_F7R2_FB5_Pos
DECL|CAN_F7R2_FB5|macro|CAN_F7R2_FB5
DECL|CAN_F7R2_FB6_Msk|macro|CAN_F7R2_FB6_Msk
DECL|CAN_F7R2_FB6_Pos|macro|CAN_F7R2_FB6_Pos
DECL|CAN_F7R2_FB6|macro|CAN_F7R2_FB6
DECL|CAN_F7R2_FB7_Msk|macro|CAN_F7R2_FB7_Msk
DECL|CAN_F7R2_FB7_Pos|macro|CAN_F7R2_FB7_Pos
DECL|CAN_F7R2_FB7|macro|CAN_F7R2_FB7
DECL|CAN_F7R2_FB8_Msk|macro|CAN_F7R2_FB8_Msk
DECL|CAN_F7R2_FB8_Pos|macro|CAN_F7R2_FB8_Pos
DECL|CAN_F7R2_FB8|macro|CAN_F7R2_FB8
DECL|CAN_F7R2_FB9_Msk|macro|CAN_F7R2_FB9_Msk
DECL|CAN_F7R2_FB9_Pos|macro|CAN_F7R2_FB9_Pos
DECL|CAN_F7R2_FB9|macro|CAN_F7R2_FB9
DECL|CAN_F8R1_FB0_Msk|macro|CAN_F8R1_FB0_Msk
DECL|CAN_F8R1_FB0_Pos|macro|CAN_F8R1_FB0_Pos
DECL|CAN_F8R1_FB0|macro|CAN_F8R1_FB0
DECL|CAN_F8R1_FB10_Msk|macro|CAN_F8R1_FB10_Msk
DECL|CAN_F8R1_FB10_Pos|macro|CAN_F8R1_FB10_Pos
DECL|CAN_F8R1_FB10|macro|CAN_F8R1_FB10
DECL|CAN_F8R1_FB11_Msk|macro|CAN_F8R1_FB11_Msk
DECL|CAN_F8R1_FB11_Pos|macro|CAN_F8R1_FB11_Pos
DECL|CAN_F8R1_FB11|macro|CAN_F8R1_FB11
DECL|CAN_F8R1_FB12_Msk|macro|CAN_F8R1_FB12_Msk
DECL|CAN_F8R1_FB12_Pos|macro|CAN_F8R1_FB12_Pos
DECL|CAN_F8R1_FB12|macro|CAN_F8R1_FB12
DECL|CAN_F8R1_FB13_Msk|macro|CAN_F8R1_FB13_Msk
DECL|CAN_F8R1_FB13_Pos|macro|CAN_F8R1_FB13_Pos
DECL|CAN_F8R1_FB13|macro|CAN_F8R1_FB13
DECL|CAN_F8R1_FB14_Msk|macro|CAN_F8R1_FB14_Msk
DECL|CAN_F8R1_FB14_Pos|macro|CAN_F8R1_FB14_Pos
DECL|CAN_F8R1_FB14|macro|CAN_F8R1_FB14
DECL|CAN_F8R1_FB15_Msk|macro|CAN_F8R1_FB15_Msk
DECL|CAN_F8R1_FB15_Pos|macro|CAN_F8R1_FB15_Pos
DECL|CAN_F8R1_FB15|macro|CAN_F8R1_FB15
DECL|CAN_F8R1_FB16_Msk|macro|CAN_F8R1_FB16_Msk
DECL|CAN_F8R1_FB16_Pos|macro|CAN_F8R1_FB16_Pos
DECL|CAN_F8R1_FB16|macro|CAN_F8R1_FB16
DECL|CAN_F8R1_FB17_Msk|macro|CAN_F8R1_FB17_Msk
DECL|CAN_F8R1_FB17_Pos|macro|CAN_F8R1_FB17_Pos
DECL|CAN_F8R1_FB17|macro|CAN_F8R1_FB17
DECL|CAN_F8R1_FB18_Msk|macro|CAN_F8R1_FB18_Msk
DECL|CAN_F8R1_FB18_Pos|macro|CAN_F8R1_FB18_Pos
DECL|CAN_F8R1_FB18|macro|CAN_F8R1_FB18
DECL|CAN_F8R1_FB19_Msk|macro|CAN_F8R1_FB19_Msk
DECL|CAN_F8R1_FB19_Pos|macro|CAN_F8R1_FB19_Pos
DECL|CAN_F8R1_FB19|macro|CAN_F8R1_FB19
DECL|CAN_F8R1_FB1_Msk|macro|CAN_F8R1_FB1_Msk
DECL|CAN_F8R1_FB1_Pos|macro|CAN_F8R1_FB1_Pos
DECL|CAN_F8R1_FB1|macro|CAN_F8R1_FB1
DECL|CAN_F8R1_FB20_Msk|macro|CAN_F8R1_FB20_Msk
DECL|CAN_F8R1_FB20_Pos|macro|CAN_F8R1_FB20_Pos
DECL|CAN_F8R1_FB20|macro|CAN_F8R1_FB20
DECL|CAN_F8R1_FB21_Msk|macro|CAN_F8R1_FB21_Msk
DECL|CAN_F8R1_FB21_Pos|macro|CAN_F8R1_FB21_Pos
DECL|CAN_F8R1_FB21|macro|CAN_F8R1_FB21
DECL|CAN_F8R1_FB22_Msk|macro|CAN_F8R1_FB22_Msk
DECL|CAN_F8R1_FB22_Pos|macro|CAN_F8R1_FB22_Pos
DECL|CAN_F8R1_FB22|macro|CAN_F8R1_FB22
DECL|CAN_F8R1_FB23_Msk|macro|CAN_F8R1_FB23_Msk
DECL|CAN_F8R1_FB23_Pos|macro|CAN_F8R1_FB23_Pos
DECL|CAN_F8R1_FB23|macro|CAN_F8R1_FB23
DECL|CAN_F8R1_FB24_Msk|macro|CAN_F8R1_FB24_Msk
DECL|CAN_F8R1_FB24_Pos|macro|CAN_F8R1_FB24_Pos
DECL|CAN_F8R1_FB24|macro|CAN_F8R1_FB24
DECL|CAN_F8R1_FB25_Msk|macro|CAN_F8R1_FB25_Msk
DECL|CAN_F8R1_FB25_Pos|macro|CAN_F8R1_FB25_Pos
DECL|CAN_F8R1_FB25|macro|CAN_F8R1_FB25
DECL|CAN_F8R1_FB26_Msk|macro|CAN_F8R1_FB26_Msk
DECL|CAN_F8R1_FB26_Pos|macro|CAN_F8R1_FB26_Pos
DECL|CAN_F8R1_FB26|macro|CAN_F8R1_FB26
DECL|CAN_F8R1_FB27_Msk|macro|CAN_F8R1_FB27_Msk
DECL|CAN_F8R1_FB27_Pos|macro|CAN_F8R1_FB27_Pos
DECL|CAN_F8R1_FB27|macro|CAN_F8R1_FB27
DECL|CAN_F8R1_FB28_Msk|macro|CAN_F8R1_FB28_Msk
DECL|CAN_F8R1_FB28_Pos|macro|CAN_F8R1_FB28_Pos
DECL|CAN_F8R1_FB28|macro|CAN_F8R1_FB28
DECL|CAN_F8R1_FB29_Msk|macro|CAN_F8R1_FB29_Msk
DECL|CAN_F8R1_FB29_Pos|macro|CAN_F8R1_FB29_Pos
DECL|CAN_F8R1_FB29|macro|CAN_F8R1_FB29
DECL|CAN_F8R1_FB2_Msk|macro|CAN_F8R1_FB2_Msk
DECL|CAN_F8R1_FB2_Pos|macro|CAN_F8R1_FB2_Pos
DECL|CAN_F8R1_FB2|macro|CAN_F8R1_FB2
DECL|CAN_F8R1_FB30_Msk|macro|CAN_F8R1_FB30_Msk
DECL|CAN_F8R1_FB30_Pos|macro|CAN_F8R1_FB30_Pos
DECL|CAN_F8R1_FB30|macro|CAN_F8R1_FB30
DECL|CAN_F8R1_FB31_Msk|macro|CAN_F8R1_FB31_Msk
DECL|CAN_F8R1_FB31_Pos|macro|CAN_F8R1_FB31_Pos
DECL|CAN_F8R1_FB31|macro|CAN_F8R1_FB31
DECL|CAN_F8R1_FB3_Msk|macro|CAN_F8R1_FB3_Msk
DECL|CAN_F8R1_FB3_Pos|macro|CAN_F8R1_FB3_Pos
DECL|CAN_F8R1_FB3|macro|CAN_F8R1_FB3
DECL|CAN_F8R1_FB4_Msk|macro|CAN_F8R1_FB4_Msk
DECL|CAN_F8R1_FB4_Pos|macro|CAN_F8R1_FB4_Pos
DECL|CAN_F8R1_FB4|macro|CAN_F8R1_FB4
DECL|CAN_F8R1_FB5_Msk|macro|CAN_F8R1_FB5_Msk
DECL|CAN_F8R1_FB5_Pos|macro|CAN_F8R1_FB5_Pos
DECL|CAN_F8R1_FB5|macro|CAN_F8R1_FB5
DECL|CAN_F8R1_FB6_Msk|macro|CAN_F8R1_FB6_Msk
DECL|CAN_F8R1_FB6_Pos|macro|CAN_F8R1_FB6_Pos
DECL|CAN_F8R1_FB6|macro|CAN_F8R1_FB6
DECL|CAN_F8R1_FB7_Msk|macro|CAN_F8R1_FB7_Msk
DECL|CAN_F8R1_FB7_Pos|macro|CAN_F8R1_FB7_Pos
DECL|CAN_F8R1_FB7|macro|CAN_F8R1_FB7
DECL|CAN_F8R1_FB8_Msk|macro|CAN_F8R1_FB8_Msk
DECL|CAN_F8R1_FB8_Pos|macro|CAN_F8R1_FB8_Pos
DECL|CAN_F8R1_FB8|macro|CAN_F8R1_FB8
DECL|CAN_F8R1_FB9_Msk|macro|CAN_F8R1_FB9_Msk
DECL|CAN_F8R1_FB9_Pos|macro|CAN_F8R1_FB9_Pos
DECL|CAN_F8R1_FB9|macro|CAN_F8R1_FB9
DECL|CAN_F8R2_FB0_Msk|macro|CAN_F8R2_FB0_Msk
DECL|CAN_F8R2_FB0_Pos|macro|CAN_F8R2_FB0_Pos
DECL|CAN_F8R2_FB0|macro|CAN_F8R2_FB0
DECL|CAN_F8R2_FB10_Msk|macro|CAN_F8R2_FB10_Msk
DECL|CAN_F8R2_FB10_Pos|macro|CAN_F8R2_FB10_Pos
DECL|CAN_F8R2_FB10|macro|CAN_F8R2_FB10
DECL|CAN_F8R2_FB11_Msk|macro|CAN_F8R2_FB11_Msk
DECL|CAN_F8R2_FB11_Pos|macro|CAN_F8R2_FB11_Pos
DECL|CAN_F8R2_FB11|macro|CAN_F8R2_FB11
DECL|CAN_F8R2_FB12_Msk|macro|CAN_F8R2_FB12_Msk
DECL|CAN_F8R2_FB12_Pos|macro|CAN_F8R2_FB12_Pos
DECL|CAN_F8R2_FB12|macro|CAN_F8R2_FB12
DECL|CAN_F8R2_FB13_Msk|macro|CAN_F8R2_FB13_Msk
DECL|CAN_F8R2_FB13_Pos|macro|CAN_F8R2_FB13_Pos
DECL|CAN_F8R2_FB13|macro|CAN_F8R2_FB13
DECL|CAN_F8R2_FB14_Msk|macro|CAN_F8R2_FB14_Msk
DECL|CAN_F8R2_FB14_Pos|macro|CAN_F8R2_FB14_Pos
DECL|CAN_F8R2_FB14|macro|CAN_F8R2_FB14
DECL|CAN_F8R2_FB15_Msk|macro|CAN_F8R2_FB15_Msk
DECL|CAN_F8R2_FB15_Pos|macro|CAN_F8R2_FB15_Pos
DECL|CAN_F8R2_FB15|macro|CAN_F8R2_FB15
DECL|CAN_F8R2_FB16_Msk|macro|CAN_F8R2_FB16_Msk
DECL|CAN_F8R2_FB16_Pos|macro|CAN_F8R2_FB16_Pos
DECL|CAN_F8R2_FB16|macro|CAN_F8R2_FB16
DECL|CAN_F8R2_FB17_Msk|macro|CAN_F8R2_FB17_Msk
DECL|CAN_F8R2_FB17_Pos|macro|CAN_F8R2_FB17_Pos
DECL|CAN_F8R2_FB17|macro|CAN_F8R2_FB17
DECL|CAN_F8R2_FB18_Msk|macro|CAN_F8R2_FB18_Msk
DECL|CAN_F8R2_FB18_Pos|macro|CAN_F8R2_FB18_Pos
DECL|CAN_F8R2_FB18|macro|CAN_F8R2_FB18
DECL|CAN_F8R2_FB19_Msk|macro|CAN_F8R2_FB19_Msk
DECL|CAN_F8R2_FB19_Pos|macro|CAN_F8R2_FB19_Pos
DECL|CAN_F8R2_FB19|macro|CAN_F8R2_FB19
DECL|CAN_F8R2_FB1_Msk|macro|CAN_F8R2_FB1_Msk
DECL|CAN_F8R2_FB1_Pos|macro|CAN_F8R2_FB1_Pos
DECL|CAN_F8R2_FB1|macro|CAN_F8R2_FB1
DECL|CAN_F8R2_FB20_Msk|macro|CAN_F8R2_FB20_Msk
DECL|CAN_F8R2_FB20_Pos|macro|CAN_F8R2_FB20_Pos
DECL|CAN_F8R2_FB20|macro|CAN_F8R2_FB20
DECL|CAN_F8R2_FB21_Msk|macro|CAN_F8R2_FB21_Msk
DECL|CAN_F8R2_FB21_Pos|macro|CAN_F8R2_FB21_Pos
DECL|CAN_F8R2_FB21|macro|CAN_F8R2_FB21
DECL|CAN_F8R2_FB22_Msk|macro|CAN_F8R2_FB22_Msk
DECL|CAN_F8R2_FB22_Pos|macro|CAN_F8R2_FB22_Pos
DECL|CAN_F8R2_FB22|macro|CAN_F8R2_FB22
DECL|CAN_F8R2_FB23_Msk|macro|CAN_F8R2_FB23_Msk
DECL|CAN_F8R2_FB23_Pos|macro|CAN_F8R2_FB23_Pos
DECL|CAN_F8R2_FB23|macro|CAN_F8R2_FB23
DECL|CAN_F8R2_FB24_Msk|macro|CAN_F8R2_FB24_Msk
DECL|CAN_F8R2_FB24_Pos|macro|CAN_F8R2_FB24_Pos
DECL|CAN_F8R2_FB24|macro|CAN_F8R2_FB24
DECL|CAN_F8R2_FB25_Msk|macro|CAN_F8R2_FB25_Msk
DECL|CAN_F8R2_FB25_Pos|macro|CAN_F8R2_FB25_Pos
DECL|CAN_F8R2_FB25|macro|CAN_F8R2_FB25
DECL|CAN_F8R2_FB26_Msk|macro|CAN_F8R2_FB26_Msk
DECL|CAN_F8R2_FB26_Pos|macro|CAN_F8R2_FB26_Pos
DECL|CAN_F8R2_FB26|macro|CAN_F8R2_FB26
DECL|CAN_F8R2_FB27_Msk|macro|CAN_F8R2_FB27_Msk
DECL|CAN_F8R2_FB27_Pos|macro|CAN_F8R2_FB27_Pos
DECL|CAN_F8R2_FB27|macro|CAN_F8R2_FB27
DECL|CAN_F8R2_FB28_Msk|macro|CAN_F8R2_FB28_Msk
DECL|CAN_F8R2_FB28_Pos|macro|CAN_F8R2_FB28_Pos
DECL|CAN_F8R2_FB28|macro|CAN_F8R2_FB28
DECL|CAN_F8R2_FB29_Msk|macro|CAN_F8R2_FB29_Msk
DECL|CAN_F8R2_FB29_Pos|macro|CAN_F8R2_FB29_Pos
DECL|CAN_F8R2_FB29|macro|CAN_F8R2_FB29
DECL|CAN_F8R2_FB2_Msk|macro|CAN_F8R2_FB2_Msk
DECL|CAN_F8R2_FB2_Pos|macro|CAN_F8R2_FB2_Pos
DECL|CAN_F8R2_FB2|macro|CAN_F8R2_FB2
DECL|CAN_F8R2_FB30_Msk|macro|CAN_F8R2_FB30_Msk
DECL|CAN_F8R2_FB30_Pos|macro|CAN_F8R2_FB30_Pos
DECL|CAN_F8R2_FB30|macro|CAN_F8R2_FB30
DECL|CAN_F8R2_FB31_Msk|macro|CAN_F8R2_FB31_Msk
DECL|CAN_F8R2_FB31_Pos|macro|CAN_F8R2_FB31_Pos
DECL|CAN_F8R2_FB31|macro|CAN_F8R2_FB31
DECL|CAN_F8R2_FB3_Msk|macro|CAN_F8R2_FB3_Msk
DECL|CAN_F8R2_FB3_Pos|macro|CAN_F8R2_FB3_Pos
DECL|CAN_F8R2_FB3|macro|CAN_F8R2_FB3
DECL|CAN_F8R2_FB4_Msk|macro|CAN_F8R2_FB4_Msk
DECL|CAN_F8R2_FB4_Pos|macro|CAN_F8R2_FB4_Pos
DECL|CAN_F8R2_FB4|macro|CAN_F8R2_FB4
DECL|CAN_F8R2_FB5_Msk|macro|CAN_F8R2_FB5_Msk
DECL|CAN_F8R2_FB5_Pos|macro|CAN_F8R2_FB5_Pos
DECL|CAN_F8R2_FB5|macro|CAN_F8R2_FB5
DECL|CAN_F8R2_FB6_Msk|macro|CAN_F8R2_FB6_Msk
DECL|CAN_F8R2_FB6_Pos|macro|CAN_F8R2_FB6_Pos
DECL|CAN_F8R2_FB6|macro|CAN_F8R2_FB6
DECL|CAN_F8R2_FB7_Msk|macro|CAN_F8R2_FB7_Msk
DECL|CAN_F8R2_FB7_Pos|macro|CAN_F8R2_FB7_Pos
DECL|CAN_F8R2_FB7|macro|CAN_F8R2_FB7
DECL|CAN_F8R2_FB8_Msk|macro|CAN_F8R2_FB8_Msk
DECL|CAN_F8R2_FB8_Pos|macro|CAN_F8R2_FB8_Pos
DECL|CAN_F8R2_FB8|macro|CAN_F8R2_FB8
DECL|CAN_F8R2_FB9_Msk|macro|CAN_F8R2_FB9_Msk
DECL|CAN_F8R2_FB9_Pos|macro|CAN_F8R2_FB9_Pos
DECL|CAN_F8R2_FB9|macro|CAN_F8R2_FB9
DECL|CAN_F9R1_FB0_Msk|macro|CAN_F9R1_FB0_Msk
DECL|CAN_F9R1_FB0_Pos|macro|CAN_F9R1_FB0_Pos
DECL|CAN_F9R1_FB0|macro|CAN_F9R1_FB0
DECL|CAN_F9R1_FB10_Msk|macro|CAN_F9R1_FB10_Msk
DECL|CAN_F9R1_FB10_Pos|macro|CAN_F9R1_FB10_Pos
DECL|CAN_F9R1_FB10|macro|CAN_F9R1_FB10
DECL|CAN_F9R1_FB11_Msk|macro|CAN_F9R1_FB11_Msk
DECL|CAN_F9R1_FB11_Pos|macro|CAN_F9R1_FB11_Pos
DECL|CAN_F9R1_FB11|macro|CAN_F9R1_FB11
DECL|CAN_F9R1_FB12_Msk|macro|CAN_F9R1_FB12_Msk
DECL|CAN_F9R1_FB12_Pos|macro|CAN_F9R1_FB12_Pos
DECL|CAN_F9R1_FB12|macro|CAN_F9R1_FB12
DECL|CAN_F9R1_FB13_Msk|macro|CAN_F9R1_FB13_Msk
DECL|CAN_F9R1_FB13_Pos|macro|CAN_F9R1_FB13_Pos
DECL|CAN_F9R1_FB13|macro|CAN_F9R1_FB13
DECL|CAN_F9R1_FB14_Msk|macro|CAN_F9R1_FB14_Msk
DECL|CAN_F9R1_FB14_Pos|macro|CAN_F9R1_FB14_Pos
DECL|CAN_F9R1_FB14|macro|CAN_F9R1_FB14
DECL|CAN_F9R1_FB15_Msk|macro|CAN_F9R1_FB15_Msk
DECL|CAN_F9R1_FB15_Pos|macro|CAN_F9R1_FB15_Pos
DECL|CAN_F9R1_FB15|macro|CAN_F9R1_FB15
DECL|CAN_F9R1_FB16_Msk|macro|CAN_F9R1_FB16_Msk
DECL|CAN_F9R1_FB16_Pos|macro|CAN_F9R1_FB16_Pos
DECL|CAN_F9R1_FB16|macro|CAN_F9R1_FB16
DECL|CAN_F9R1_FB17_Msk|macro|CAN_F9R1_FB17_Msk
DECL|CAN_F9R1_FB17_Pos|macro|CAN_F9R1_FB17_Pos
DECL|CAN_F9R1_FB17|macro|CAN_F9R1_FB17
DECL|CAN_F9R1_FB18_Msk|macro|CAN_F9R1_FB18_Msk
DECL|CAN_F9R1_FB18_Pos|macro|CAN_F9R1_FB18_Pos
DECL|CAN_F9R1_FB18|macro|CAN_F9R1_FB18
DECL|CAN_F9R1_FB19_Msk|macro|CAN_F9R1_FB19_Msk
DECL|CAN_F9R1_FB19_Pos|macro|CAN_F9R1_FB19_Pos
DECL|CAN_F9R1_FB19|macro|CAN_F9R1_FB19
DECL|CAN_F9R1_FB1_Msk|macro|CAN_F9R1_FB1_Msk
DECL|CAN_F9R1_FB1_Pos|macro|CAN_F9R1_FB1_Pos
DECL|CAN_F9R1_FB1|macro|CAN_F9R1_FB1
DECL|CAN_F9R1_FB20_Msk|macro|CAN_F9R1_FB20_Msk
DECL|CAN_F9R1_FB20_Pos|macro|CAN_F9R1_FB20_Pos
DECL|CAN_F9R1_FB20|macro|CAN_F9R1_FB20
DECL|CAN_F9R1_FB21_Msk|macro|CAN_F9R1_FB21_Msk
DECL|CAN_F9R1_FB21_Pos|macro|CAN_F9R1_FB21_Pos
DECL|CAN_F9R1_FB21|macro|CAN_F9R1_FB21
DECL|CAN_F9R1_FB22_Msk|macro|CAN_F9R1_FB22_Msk
DECL|CAN_F9R1_FB22_Pos|macro|CAN_F9R1_FB22_Pos
DECL|CAN_F9R1_FB22|macro|CAN_F9R1_FB22
DECL|CAN_F9R1_FB23_Msk|macro|CAN_F9R1_FB23_Msk
DECL|CAN_F9R1_FB23_Pos|macro|CAN_F9R1_FB23_Pos
DECL|CAN_F9R1_FB23|macro|CAN_F9R1_FB23
DECL|CAN_F9R1_FB24_Msk|macro|CAN_F9R1_FB24_Msk
DECL|CAN_F9R1_FB24_Pos|macro|CAN_F9R1_FB24_Pos
DECL|CAN_F9R1_FB24|macro|CAN_F9R1_FB24
DECL|CAN_F9R1_FB25_Msk|macro|CAN_F9R1_FB25_Msk
DECL|CAN_F9R1_FB25_Pos|macro|CAN_F9R1_FB25_Pos
DECL|CAN_F9R1_FB25|macro|CAN_F9R1_FB25
DECL|CAN_F9R1_FB26_Msk|macro|CAN_F9R1_FB26_Msk
DECL|CAN_F9R1_FB26_Pos|macro|CAN_F9R1_FB26_Pos
DECL|CAN_F9R1_FB26|macro|CAN_F9R1_FB26
DECL|CAN_F9R1_FB27_Msk|macro|CAN_F9R1_FB27_Msk
DECL|CAN_F9R1_FB27_Pos|macro|CAN_F9R1_FB27_Pos
DECL|CAN_F9R1_FB27|macro|CAN_F9R1_FB27
DECL|CAN_F9R1_FB28_Msk|macro|CAN_F9R1_FB28_Msk
DECL|CAN_F9R1_FB28_Pos|macro|CAN_F9R1_FB28_Pos
DECL|CAN_F9R1_FB28|macro|CAN_F9R1_FB28
DECL|CAN_F9R1_FB29_Msk|macro|CAN_F9R1_FB29_Msk
DECL|CAN_F9R1_FB29_Pos|macro|CAN_F9R1_FB29_Pos
DECL|CAN_F9R1_FB29|macro|CAN_F9R1_FB29
DECL|CAN_F9R1_FB2_Msk|macro|CAN_F9R1_FB2_Msk
DECL|CAN_F9R1_FB2_Pos|macro|CAN_F9R1_FB2_Pos
DECL|CAN_F9R1_FB2|macro|CAN_F9R1_FB2
DECL|CAN_F9R1_FB30_Msk|macro|CAN_F9R1_FB30_Msk
DECL|CAN_F9R1_FB30_Pos|macro|CAN_F9R1_FB30_Pos
DECL|CAN_F9R1_FB30|macro|CAN_F9R1_FB30
DECL|CAN_F9R1_FB31_Msk|macro|CAN_F9R1_FB31_Msk
DECL|CAN_F9R1_FB31_Pos|macro|CAN_F9R1_FB31_Pos
DECL|CAN_F9R1_FB31|macro|CAN_F9R1_FB31
DECL|CAN_F9R1_FB3_Msk|macro|CAN_F9R1_FB3_Msk
DECL|CAN_F9R1_FB3_Pos|macro|CAN_F9R1_FB3_Pos
DECL|CAN_F9R1_FB3|macro|CAN_F9R1_FB3
DECL|CAN_F9R1_FB4_Msk|macro|CAN_F9R1_FB4_Msk
DECL|CAN_F9R1_FB4_Pos|macro|CAN_F9R1_FB4_Pos
DECL|CAN_F9R1_FB4|macro|CAN_F9R1_FB4
DECL|CAN_F9R1_FB5_Msk|macro|CAN_F9R1_FB5_Msk
DECL|CAN_F9R1_FB5_Pos|macro|CAN_F9R1_FB5_Pos
DECL|CAN_F9R1_FB5|macro|CAN_F9R1_FB5
DECL|CAN_F9R1_FB6_Msk|macro|CAN_F9R1_FB6_Msk
DECL|CAN_F9R1_FB6_Pos|macro|CAN_F9R1_FB6_Pos
DECL|CAN_F9R1_FB6|macro|CAN_F9R1_FB6
DECL|CAN_F9R1_FB7_Msk|macro|CAN_F9R1_FB7_Msk
DECL|CAN_F9R1_FB7_Pos|macro|CAN_F9R1_FB7_Pos
DECL|CAN_F9R1_FB7|macro|CAN_F9R1_FB7
DECL|CAN_F9R1_FB8_Msk|macro|CAN_F9R1_FB8_Msk
DECL|CAN_F9R1_FB8_Pos|macro|CAN_F9R1_FB8_Pos
DECL|CAN_F9R1_FB8|macro|CAN_F9R1_FB8
DECL|CAN_F9R1_FB9_Msk|macro|CAN_F9R1_FB9_Msk
DECL|CAN_F9R1_FB9_Pos|macro|CAN_F9R1_FB9_Pos
DECL|CAN_F9R1_FB9|macro|CAN_F9R1_FB9
DECL|CAN_F9R2_FB0_Msk|macro|CAN_F9R2_FB0_Msk
DECL|CAN_F9R2_FB0_Pos|macro|CAN_F9R2_FB0_Pos
DECL|CAN_F9R2_FB0|macro|CAN_F9R2_FB0
DECL|CAN_F9R2_FB10_Msk|macro|CAN_F9R2_FB10_Msk
DECL|CAN_F9R2_FB10_Pos|macro|CAN_F9R2_FB10_Pos
DECL|CAN_F9R2_FB10|macro|CAN_F9R2_FB10
DECL|CAN_F9R2_FB11_Msk|macro|CAN_F9R2_FB11_Msk
DECL|CAN_F9R2_FB11_Pos|macro|CAN_F9R2_FB11_Pos
DECL|CAN_F9R2_FB11|macro|CAN_F9R2_FB11
DECL|CAN_F9R2_FB12_Msk|macro|CAN_F9R2_FB12_Msk
DECL|CAN_F9R2_FB12_Pos|macro|CAN_F9R2_FB12_Pos
DECL|CAN_F9R2_FB12|macro|CAN_F9R2_FB12
DECL|CAN_F9R2_FB13_Msk|macro|CAN_F9R2_FB13_Msk
DECL|CAN_F9R2_FB13_Pos|macro|CAN_F9R2_FB13_Pos
DECL|CAN_F9R2_FB13|macro|CAN_F9R2_FB13
DECL|CAN_F9R2_FB14_Msk|macro|CAN_F9R2_FB14_Msk
DECL|CAN_F9R2_FB14_Pos|macro|CAN_F9R2_FB14_Pos
DECL|CAN_F9R2_FB14|macro|CAN_F9R2_FB14
DECL|CAN_F9R2_FB15_Msk|macro|CAN_F9R2_FB15_Msk
DECL|CAN_F9R2_FB15_Pos|macro|CAN_F9R2_FB15_Pos
DECL|CAN_F9R2_FB15|macro|CAN_F9R2_FB15
DECL|CAN_F9R2_FB16_Msk|macro|CAN_F9R2_FB16_Msk
DECL|CAN_F9R2_FB16_Pos|macro|CAN_F9R2_FB16_Pos
DECL|CAN_F9R2_FB16|macro|CAN_F9R2_FB16
DECL|CAN_F9R2_FB17_Msk|macro|CAN_F9R2_FB17_Msk
DECL|CAN_F9R2_FB17_Pos|macro|CAN_F9R2_FB17_Pos
DECL|CAN_F9R2_FB17|macro|CAN_F9R2_FB17
DECL|CAN_F9R2_FB18_Msk|macro|CAN_F9R2_FB18_Msk
DECL|CAN_F9R2_FB18_Pos|macro|CAN_F9R2_FB18_Pos
DECL|CAN_F9R2_FB18|macro|CAN_F9R2_FB18
DECL|CAN_F9R2_FB19_Msk|macro|CAN_F9R2_FB19_Msk
DECL|CAN_F9R2_FB19_Pos|macro|CAN_F9R2_FB19_Pos
DECL|CAN_F9R2_FB19|macro|CAN_F9R2_FB19
DECL|CAN_F9R2_FB1_Msk|macro|CAN_F9R2_FB1_Msk
DECL|CAN_F9R2_FB1_Pos|macro|CAN_F9R2_FB1_Pos
DECL|CAN_F9R2_FB1|macro|CAN_F9R2_FB1
DECL|CAN_F9R2_FB20_Msk|macro|CAN_F9R2_FB20_Msk
DECL|CAN_F9R2_FB20_Pos|macro|CAN_F9R2_FB20_Pos
DECL|CAN_F9R2_FB20|macro|CAN_F9R2_FB20
DECL|CAN_F9R2_FB21_Msk|macro|CAN_F9R2_FB21_Msk
DECL|CAN_F9R2_FB21_Pos|macro|CAN_F9R2_FB21_Pos
DECL|CAN_F9R2_FB21|macro|CAN_F9R2_FB21
DECL|CAN_F9R2_FB22_Msk|macro|CAN_F9R2_FB22_Msk
DECL|CAN_F9R2_FB22_Pos|macro|CAN_F9R2_FB22_Pos
DECL|CAN_F9R2_FB22|macro|CAN_F9R2_FB22
DECL|CAN_F9R2_FB23_Msk|macro|CAN_F9R2_FB23_Msk
DECL|CAN_F9R2_FB23_Pos|macro|CAN_F9R2_FB23_Pos
DECL|CAN_F9R2_FB23|macro|CAN_F9R2_FB23
DECL|CAN_F9R2_FB24_Msk|macro|CAN_F9R2_FB24_Msk
DECL|CAN_F9R2_FB24_Pos|macro|CAN_F9R2_FB24_Pos
DECL|CAN_F9R2_FB24|macro|CAN_F9R2_FB24
DECL|CAN_F9R2_FB25_Msk|macro|CAN_F9R2_FB25_Msk
DECL|CAN_F9R2_FB25_Pos|macro|CAN_F9R2_FB25_Pos
DECL|CAN_F9R2_FB25|macro|CAN_F9R2_FB25
DECL|CAN_F9R2_FB26_Msk|macro|CAN_F9R2_FB26_Msk
DECL|CAN_F9R2_FB26_Pos|macro|CAN_F9R2_FB26_Pos
DECL|CAN_F9R2_FB26|macro|CAN_F9R2_FB26
DECL|CAN_F9R2_FB27_Msk|macro|CAN_F9R2_FB27_Msk
DECL|CAN_F9R2_FB27_Pos|macro|CAN_F9R2_FB27_Pos
DECL|CAN_F9R2_FB27|macro|CAN_F9R2_FB27
DECL|CAN_F9R2_FB28_Msk|macro|CAN_F9R2_FB28_Msk
DECL|CAN_F9R2_FB28_Pos|macro|CAN_F9R2_FB28_Pos
DECL|CAN_F9R2_FB28|macro|CAN_F9R2_FB28
DECL|CAN_F9R2_FB29_Msk|macro|CAN_F9R2_FB29_Msk
DECL|CAN_F9R2_FB29_Pos|macro|CAN_F9R2_FB29_Pos
DECL|CAN_F9R2_FB29|macro|CAN_F9R2_FB29
DECL|CAN_F9R2_FB2_Msk|macro|CAN_F9R2_FB2_Msk
DECL|CAN_F9R2_FB2_Pos|macro|CAN_F9R2_FB2_Pos
DECL|CAN_F9R2_FB2|macro|CAN_F9R2_FB2
DECL|CAN_F9R2_FB30_Msk|macro|CAN_F9R2_FB30_Msk
DECL|CAN_F9R2_FB30_Pos|macro|CAN_F9R2_FB30_Pos
DECL|CAN_F9R2_FB30|macro|CAN_F9R2_FB30
DECL|CAN_F9R2_FB31_Msk|macro|CAN_F9R2_FB31_Msk
DECL|CAN_F9R2_FB31_Pos|macro|CAN_F9R2_FB31_Pos
DECL|CAN_F9R2_FB31|macro|CAN_F9R2_FB31
DECL|CAN_F9R2_FB3_Msk|macro|CAN_F9R2_FB3_Msk
DECL|CAN_F9R2_FB3_Pos|macro|CAN_F9R2_FB3_Pos
DECL|CAN_F9R2_FB3|macro|CAN_F9R2_FB3
DECL|CAN_F9R2_FB4_Msk|macro|CAN_F9R2_FB4_Msk
DECL|CAN_F9R2_FB4_Pos|macro|CAN_F9R2_FB4_Pos
DECL|CAN_F9R2_FB4|macro|CAN_F9R2_FB4
DECL|CAN_F9R2_FB5_Msk|macro|CAN_F9R2_FB5_Msk
DECL|CAN_F9R2_FB5_Pos|macro|CAN_F9R2_FB5_Pos
DECL|CAN_F9R2_FB5|macro|CAN_F9R2_FB5
DECL|CAN_F9R2_FB6_Msk|macro|CAN_F9R2_FB6_Msk
DECL|CAN_F9R2_FB6_Pos|macro|CAN_F9R2_FB6_Pos
DECL|CAN_F9R2_FB6|macro|CAN_F9R2_FB6
DECL|CAN_F9R2_FB7_Msk|macro|CAN_F9R2_FB7_Msk
DECL|CAN_F9R2_FB7_Pos|macro|CAN_F9R2_FB7_Pos
DECL|CAN_F9R2_FB7|macro|CAN_F9R2_FB7
DECL|CAN_F9R2_FB8_Msk|macro|CAN_F9R2_FB8_Msk
DECL|CAN_F9R2_FB8_Pos|macro|CAN_F9R2_FB8_Pos
DECL|CAN_F9R2_FB8|macro|CAN_F9R2_FB8
DECL|CAN_F9R2_FB9_Msk|macro|CAN_F9R2_FB9_Msk
DECL|CAN_F9R2_FB9_Pos|macro|CAN_F9R2_FB9_Pos
DECL|CAN_F9R2_FB9|macro|CAN_F9R2_FB9
DECL|CAN_FA1R_FACT0_Msk|macro|CAN_FA1R_FACT0_Msk
DECL|CAN_FA1R_FACT0_Pos|macro|CAN_FA1R_FACT0_Pos
DECL|CAN_FA1R_FACT0|macro|CAN_FA1R_FACT0
DECL|CAN_FA1R_FACT10_Msk|macro|CAN_FA1R_FACT10_Msk
DECL|CAN_FA1R_FACT10_Pos|macro|CAN_FA1R_FACT10_Pos
DECL|CAN_FA1R_FACT10|macro|CAN_FA1R_FACT10
DECL|CAN_FA1R_FACT11_Msk|macro|CAN_FA1R_FACT11_Msk
DECL|CAN_FA1R_FACT11_Pos|macro|CAN_FA1R_FACT11_Pos
DECL|CAN_FA1R_FACT11|macro|CAN_FA1R_FACT11
DECL|CAN_FA1R_FACT12_Msk|macro|CAN_FA1R_FACT12_Msk
DECL|CAN_FA1R_FACT12_Pos|macro|CAN_FA1R_FACT12_Pos
DECL|CAN_FA1R_FACT12|macro|CAN_FA1R_FACT12
DECL|CAN_FA1R_FACT13_Msk|macro|CAN_FA1R_FACT13_Msk
DECL|CAN_FA1R_FACT13_Pos|macro|CAN_FA1R_FACT13_Pos
DECL|CAN_FA1R_FACT13|macro|CAN_FA1R_FACT13
DECL|CAN_FA1R_FACT1_Msk|macro|CAN_FA1R_FACT1_Msk
DECL|CAN_FA1R_FACT1_Pos|macro|CAN_FA1R_FACT1_Pos
DECL|CAN_FA1R_FACT1|macro|CAN_FA1R_FACT1
DECL|CAN_FA1R_FACT2_Msk|macro|CAN_FA1R_FACT2_Msk
DECL|CAN_FA1R_FACT2_Pos|macro|CAN_FA1R_FACT2_Pos
DECL|CAN_FA1R_FACT2|macro|CAN_FA1R_FACT2
DECL|CAN_FA1R_FACT3_Msk|macro|CAN_FA1R_FACT3_Msk
DECL|CAN_FA1R_FACT3_Pos|macro|CAN_FA1R_FACT3_Pos
DECL|CAN_FA1R_FACT3|macro|CAN_FA1R_FACT3
DECL|CAN_FA1R_FACT4_Msk|macro|CAN_FA1R_FACT4_Msk
DECL|CAN_FA1R_FACT4_Pos|macro|CAN_FA1R_FACT4_Pos
DECL|CAN_FA1R_FACT4|macro|CAN_FA1R_FACT4
DECL|CAN_FA1R_FACT5_Msk|macro|CAN_FA1R_FACT5_Msk
DECL|CAN_FA1R_FACT5_Pos|macro|CAN_FA1R_FACT5_Pos
DECL|CAN_FA1R_FACT5|macro|CAN_FA1R_FACT5
DECL|CAN_FA1R_FACT6_Msk|macro|CAN_FA1R_FACT6_Msk
DECL|CAN_FA1R_FACT6_Pos|macro|CAN_FA1R_FACT6_Pos
DECL|CAN_FA1R_FACT6|macro|CAN_FA1R_FACT6
DECL|CAN_FA1R_FACT7_Msk|macro|CAN_FA1R_FACT7_Msk
DECL|CAN_FA1R_FACT7_Pos|macro|CAN_FA1R_FACT7_Pos
DECL|CAN_FA1R_FACT7|macro|CAN_FA1R_FACT7
DECL|CAN_FA1R_FACT8_Msk|macro|CAN_FA1R_FACT8_Msk
DECL|CAN_FA1R_FACT8_Pos|macro|CAN_FA1R_FACT8_Pos
DECL|CAN_FA1R_FACT8|macro|CAN_FA1R_FACT8
DECL|CAN_FA1R_FACT9_Msk|macro|CAN_FA1R_FACT9_Msk
DECL|CAN_FA1R_FACT9_Pos|macro|CAN_FA1R_FACT9_Pos
DECL|CAN_FA1R_FACT9|macro|CAN_FA1R_FACT9
DECL|CAN_FA1R_FACT_Msk|macro|CAN_FA1R_FACT_Msk
DECL|CAN_FA1R_FACT_Pos|macro|CAN_FA1R_FACT_Pos
DECL|CAN_FA1R_FACT|macro|CAN_FA1R_FACT
DECL|CAN_FFA1R_FFA0_Msk|macro|CAN_FFA1R_FFA0_Msk
DECL|CAN_FFA1R_FFA0_Pos|macro|CAN_FFA1R_FFA0_Pos
DECL|CAN_FFA1R_FFA0|macro|CAN_FFA1R_FFA0
DECL|CAN_FFA1R_FFA10_Msk|macro|CAN_FFA1R_FFA10_Msk
DECL|CAN_FFA1R_FFA10_Pos|macro|CAN_FFA1R_FFA10_Pos
DECL|CAN_FFA1R_FFA10|macro|CAN_FFA1R_FFA10
DECL|CAN_FFA1R_FFA11_Msk|macro|CAN_FFA1R_FFA11_Msk
DECL|CAN_FFA1R_FFA11_Pos|macro|CAN_FFA1R_FFA11_Pos
DECL|CAN_FFA1R_FFA11|macro|CAN_FFA1R_FFA11
DECL|CAN_FFA1R_FFA12_Msk|macro|CAN_FFA1R_FFA12_Msk
DECL|CAN_FFA1R_FFA12_Pos|macro|CAN_FFA1R_FFA12_Pos
DECL|CAN_FFA1R_FFA12|macro|CAN_FFA1R_FFA12
DECL|CAN_FFA1R_FFA13_Msk|macro|CAN_FFA1R_FFA13_Msk
DECL|CAN_FFA1R_FFA13_Pos|macro|CAN_FFA1R_FFA13_Pos
DECL|CAN_FFA1R_FFA13|macro|CAN_FFA1R_FFA13
DECL|CAN_FFA1R_FFA1_Msk|macro|CAN_FFA1R_FFA1_Msk
DECL|CAN_FFA1R_FFA1_Pos|macro|CAN_FFA1R_FFA1_Pos
DECL|CAN_FFA1R_FFA1|macro|CAN_FFA1R_FFA1
DECL|CAN_FFA1R_FFA2_Msk|macro|CAN_FFA1R_FFA2_Msk
DECL|CAN_FFA1R_FFA2_Pos|macro|CAN_FFA1R_FFA2_Pos
DECL|CAN_FFA1R_FFA2|macro|CAN_FFA1R_FFA2
DECL|CAN_FFA1R_FFA3_Msk|macro|CAN_FFA1R_FFA3_Msk
DECL|CAN_FFA1R_FFA3_Pos|macro|CAN_FFA1R_FFA3_Pos
DECL|CAN_FFA1R_FFA3|macro|CAN_FFA1R_FFA3
DECL|CAN_FFA1R_FFA4_Msk|macro|CAN_FFA1R_FFA4_Msk
DECL|CAN_FFA1R_FFA4_Pos|macro|CAN_FFA1R_FFA4_Pos
DECL|CAN_FFA1R_FFA4|macro|CAN_FFA1R_FFA4
DECL|CAN_FFA1R_FFA5_Msk|macro|CAN_FFA1R_FFA5_Msk
DECL|CAN_FFA1R_FFA5_Pos|macro|CAN_FFA1R_FFA5_Pos
DECL|CAN_FFA1R_FFA5|macro|CAN_FFA1R_FFA5
DECL|CAN_FFA1R_FFA6_Msk|macro|CAN_FFA1R_FFA6_Msk
DECL|CAN_FFA1R_FFA6_Pos|macro|CAN_FFA1R_FFA6_Pos
DECL|CAN_FFA1R_FFA6|macro|CAN_FFA1R_FFA6
DECL|CAN_FFA1R_FFA7_Msk|macro|CAN_FFA1R_FFA7_Msk
DECL|CAN_FFA1R_FFA7_Pos|macro|CAN_FFA1R_FFA7_Pos
DECL|CAN_FFA1R_FFA7|macro|CAN_FFA1R_FFA7
DECL|CAN_FFA1R_FFA8_Msk|macro|CAN_FFA1R_FFA8_Msk
DECL|CAN_FFA1R_FFA8_Pos|macro|CAN_FFA1R_FFA8_Pos
DECL|CAN_FFA1R_FFA8|macro|CAN_FFA1R_FFA8
DECL|CAN_FFA1R_FFA9_Msk|macro|CAN_FFA1R_FFA9_Msk
DECL|CAN_FFA1R_FFA9_Pos|macro|CAN_FFA1R_FFA9_Pos
DECL|CAN_FFA1R_FFA9|macro|CAN_FFA1R_FFA9
DECL|CAN_FFA1R_FFA_Msk|macro|CAN_FFA1R_FFA_Msk
DECL|CAN_FFA1R_FFA_Pos|macro|CAN_FFA1R_FFA_Pos
DECL|CAN_FFA1R_FFA|macro|CAN_FFA1R_FFA
DECL|CAN_FIFOMailBox_TypeDef|typedef|} CAN_FIFOMailBox_TypeDef;
DECL|CAN_FM1R_FBM0_Msk|macro|CAN_FM1R_FBM0_Msk
DECL|CAN_FM1R_FBM0_Pos|macro|CAN_FM1R_FBM0_Pos
DECL|CAN_FM1R_FBM0|macro|CAN_FM1R_FBM0
DECL|CAN_FM1R_FBM10_Msk|macro|CAN_FM1R_FBM10_Msk
DECL|CAN_FM1R_FBM10_Pos|macro|CAN_FM1R_FBM10_Pos
DECL|CAN_FM1R_FBM10|macro|CAN_FM1R_FBM10
DECL|CAN_FM1R_FBM11_Msk|macro|CAN_FM1R_FBM11_Msk
DECL|CAN_FM1R_FBM11_Pos|macro|CAN_FM1R_FBM11_Pos
DECL|CAN_FM1R_FBM11|macro|CAN_FM1R_FBM11
DECL|CAN_FM1R_FBM12_Msk|macro|CAN_FM1R_FBM12_Msk
DECL|CAN_FM1R_FBM12_Pos|macro|CAN_FM1R_FBM12_Pos
DECL|CAN_FM1R_FBM12|macro|CAN_FM1R_FBM12
DECL|CAN_FM1R_FBM13_Msk|macro|CAN_FM1R_FBM13_Msk
DECL|CAN_FM1R_FBM13_Pos|macro|CAN_FM1R_FBM13_Pos
DECL|CAN_FM1R_FBM13|macro|CAN_FM1R_FBM13
DECL|CAN_FM1R_FBM1_Msk|macro|CAN_FM1R_FBM1_Msk
DECL|CAN_FM1R_FBM1_Pos|macro|CAN_FM1R_FBM1_Pos
DECL|CAN_FM1R_FBM1|macro|CAN_FM1R_FBM1
DECL|CAN_FM1R_FBM2_Msk|macro|CAN_FM1R_FBM2_Msk
DECL|CAN_FM1R_FBM2_Pos|macro|CAN_FM1R_FBM2_Pos
DECL|CAN_FM1R_FBM2|macro|CAN_FM1R_FBM2
DECL|CAN_FM1R_FBM3_Msk|macro|CAN_FM1R_FBM3_Msk
DECL|CAN_FM1R_FBM3_Pos|macro|CAN_FM1R_FBM3_Pos
DECL|CAN_FM1R_FBM3|macro|CAN_FM1R_FBM3
DECL|CAN_FM1R_FBM4_Msk|macro|CAN_FM1R_FBM4_Msk
DECL|CAN_FM1R_FBM4_Pos|macro|CAN_FM1R_FBM4_Pos
DECL|CAN_FM1R_FBM4|macro|CAN_FM1R_FBM4
DECL|CAN_FM1R_FBM5_Msk|macro|CAN_FM1R_FBM5_Msk
DECL|CAN_FM1R_FBM5_Pos|macro|CAN_FM1R_FBM5_Pos
DECL|CAN_FM1R_FBM5|macro|CAN_FM1R_FBM5
DECL|CAN_FM1R_FBM6_Msk|macro|CAN_FM1R_FBM6_Msk
DECL|CAN_FM1R_FBM6_Pos|macro|CAN_FM1R_FBM6_Pos
DECL|CAN_FM1R_FBM6|macro|CAN_FM1R_FBM6
DECL|CAN_FM1R_FBM7_Msk|macro|CAN_FM1R_FBM7_Msk
DECL|CAN_FM1R_FBM7_Pos|macro|CAN_FM1R_FBM7_Pos
DECL|CAN_FM1R_FBM7|macro|CAN_FM1R_FBM7
DECL|CAN_FM1R_FBM8_Msk|macro|CAN_FM1R_FBM8_Msk
DECL|CAN_FM1R_FBM8_Pos|macro|CAN_FM1R_FBM8_Pos
DECL|CAN_FM1R_FBM8|macro|CAN_FM1R_FBM8
DECL|CAN_FM1R_FBM9_Msk|macro|CAN_FM1R_FBM9_Msk
DECL|CAN_FM1R_FBM9_Pos|macro|CAN_FM1R_FBM9_Pos
DECL|CAN_FM1R_FBM9|macro|CAN_FM1R_FBM9
DECL|CAN_FM1R_FBM_Msk|macro|CAN_FM1R_FBM_Msk
DECL|CAN_FM1R_FBM_Pos|macro|CAN_FM1R_FBM_Pos
DECL|CAN_FM1R_FBM|macro|CAN_FM1R_FBM
DECL|CAN_FMR_FINIT_Msk|macro|CAN_FMR_FINIT_Msk
DECL|CAN_FMR_FINIT_Pos|macro|CAN_FMR_FINIT_Pos
DECL|CAN_FMR_FINIT|macro|CAN_FMR_FINIT
DECL|CAN_FS1R_FSC0_Msk|macro|CAN_FS1R_FSC0_Msk
DECL|CAN_FS1R_FSC0_Pos|macro|CAN_FS1R_FSC0_Pos
DECL|CAN_FS1R_FSC0|macro|CAN_FS1R_FSC0
DECL|CAN_FS1R_FSC10_Msk|macro|CAN_FS1R_FSC10_Msk
DECL|CAN_FS1R_FSC10_Pos|macro|CAN_FS1R_FSC10_Pos
DECL|CAN_FS1R_FSC10|macro|CAN_FS1R_FSC10
DECL|CAN_FS1R_FSC11_Msk|macro|CAN_FS1R_FSC11_Msk
DECL|CAN_FS1R_FSC11_Pos|macro|CAN_FS1R_FSC11_Pos
DECL|CAN_FS1R_FSC11|macro|CAN_FS1R_FSC11
DECL|CAN_FS1R_FSC12_Msk|macro|CAN_FS1R_FSC12_Msk
DECL|CAN_FS1R_FSC12_Pos|macro|CAN_FS1R_FSC12_Pos
DECL|CAN_FS1R_FSC12|macro|CAN_FS1R_FSC12
DECL|CAN_FS1R_FSC13_Msk|macro|CAN_FS1R_FSC13_Msk
DECL|CAN_FS1R_FSC13_Pos|macro|CAN_FS1R_FSC13_Pos
DECL|CAN_FS1R_FSC13|macro|CAN_FS1R_FSC13
DECL|CAN_FS1R_FSC1_Msk|macro|CAN_FS1R_FSC1_Msk
DECL|CAN_FS1R_FSC1_Pos|macro|CAN_FS1R_FSC1_Pos
DECL|CAN_FS1R_FSC1|macro|CAN_FS1R_FSC1
DECL|CAN_FS1R_FSC2_Msk|macro|CAN_FS1R_FSC2_Msk
DECL|CAN_FS1R_FSC2_Pos|macro|CAN_FS1R_FSC2_Pos
DECL|CAN_FS1R_FSC2|macro|CAN_FS1R_FSC2
DECL|CAN_FS1R_FSC3_Msk|macro|CAN_FS1R_FSC3_Msk
DECL|CAN_FS1R_FSC3_Pos|macro|CAN_FS1R_FSC3_Pos
DECL|CAN_FS1R_FSC3|macro|CAN_FS1R_FSC3
DECL|CAN_FS1R_FSC4_Msk|macro|CAN_FS1R_FSC4_Msk
DECL|CAN_FS1R_FSC4_Pos|macro|CAN_FS1R_FSC4_Pos
DECL|CAN_FS1R_FSC4|macro|CAN_FS1R_FSC4
DECL|CAN_FS1R_FSC5_Msk|macro|CAN_FS1R_FSC5_Msk
DECL|CAN_FS1R_FSC5_Pos|macro|CAN_FS1R_FSC5_Pos
DECL|CAN_FS1R_FSC5|macro|CAN_FS1R_FSC5
DECL|CAN_FS1R_FSC6_Msk|macro|CAN_FS1R_FSC6_Msk
DECL|CAN_FS1R_FSC6_Pos|macro|CAN_FS1R_FSC6_Pos
DECL|CAN_FS1R_FSC6|macro|CAN_FS1R_FSC6
DECL|CAN_FS1R_FSC7_Msk|macro|CAN_FS1R_FSC7_Msk
DECL|CAN_FS1R_FSC7_Pos|macro|CAN_FS1R_FSC7_Pos
DECL|CAN_FS1R_FSC7|macro|CAN_FS1R_FSC7
DECL|CAN_FS1R_FSC8_Msk|macro|CAN_FS1R_FSC8_Msk
DECL|CAN_FS1R_FSC8_Pos|macro|CAN_FS1R_FSC8_Pos
DECL|CAN_FS1R_FSC8|macro|CAN_FS1R_FSC8
DECL|CAN_FS1R_FSC9_Msk|macro|CAN_FS1R_FSC9_Msk
DECL|CAN_FS1R_FSC9_Pos|macro|CAN_FS1R_FSC9_Pos
DECL|CAN_FS1R_FSC9|macro|CAN_FS1R_FSC9
DECL|CAN_FS1R_FSC_Msk|macro|CAN_FS1R_FSC_Msk
DECL|CAN_FS1R_FSC_Pos|macro|CAN_FS1R_FSC_Pos
DECL|CAN_FS1R_FSC|macro|CAN_FS1R_FSC
DECL|CAN_FilterRegister_TypeDef|typedef|} CAN_FilterRegister_TypeDef;
DECL|CAN_IER_BOFIE_Msk|macro|CAN_IER_BOFIE_Msk
DECL|CAN_IER_BOFIE_Pos|macro|CAN_IER_BOFIE_Pos
DECL|CAN_IER_BOFIE|macro|CAN_IER_BOFIE
DECL|CAN_IER_EPVIE_Msk|macro|CAN_IER_EPVIE_Msk
DECL|CAN_IER_EPVIE_Pos|macro|CAN_IER_EPVIE_Pos
DECL|CAN_IER_EPVIE|macro|CAN_IER_EPVIE
DECL|CAN_IER_ERRIE_Msk|macro|CAN_IER_ERRIE_Msk
DECL|CAN_IER_ERRIE_Pos|macro|CAN_IER_ERRIE_Pos
DECL|CAN_IER_ERRIE|macro|CAN_IER_ERRIE
DECL|CAN_IER_EWGIE_Msk|macro|CAN_IER_EWGIE_Msk
DECL|CAN_IER_EWGIE_Pos|macro|CAN_IER_EWGIE_Pos
DECL|CAN_IER_EWGIE|macro|CAN_IER_EWGIE
DECL|CAN_IER_FFIE0_Msk|macro|CAN_IER_FFIE0_Msk
DECL|CAN_IER_FFIE0_Pos|macro|CAN_IER_FFIE0_Pos
DECL|CAN_IER_FFIE0|macro|CAN_IER_FFIE0
DECL|CAN_IER_FFIE1_Msk|macro|CAN_IER_FFIE1_Msk
DECL|CAN_IER_FFIE1_Pos|macro|CAN_IER_FFIE1_Pos
DECL|CAN_IER_FFIE1|macro|CAN_IER_FFIE1
DECL|CAN_IER_FMPIE0_Msk|macro|CAN_IER_FMPIE0_Msk
DECL|CAN_IER_FMPIE0_Pos|macro|CAN_IER_FMPIE0_Pos
DECL|CAN_IER_FMPIE0|macro|CAN_IER_FMPIE0
DECL|CAN_IER_FMPIE1_Msk|macro|CAN_IER_FMPIE1_Msk
DECL|CAN_IER_FMPIE1_Pos|macro|CAN_IER_FMPIE1_Pos
DECL|CAN_IER_FMPIE1|macro|CAN_IER_FMPIE1
DECL|CAN_IER_FOVIE0_Msk|macro|CAN_IER_FOVIE0_Msk
DECL|CAN_IER_FOVIE0_Pos|macro|CAN_IER_FOVIE0_Pos
DECL|CAN_IER_FOVIE0|macro|CAN_IER_FOVIE0
DECL|CAN_IER_FOVIE1_Msk|macro|CAN_IER_FOVIE1_Msk
DECL|CAN_IER_FOVIE1_Pos|macro|CAN_IER_FOVIE1_Pos
DECL|CAN_IER_FOVIE1|macro|CAN_IER_FOVIE1
DECL|CAN_IER_LECIE_Msk|macro|CAN_IER_LECIE_Msk
DECL|CAN_IER_LECIE_Pos|macro|CAN_IER_LECIE_Pos
DECL|CAN_IER_LECIE|macro|CAN_IER_LECIE
DECL|CAN_IER_SLKIE_Msk|macro|CAN_IER_SLKIE_Msk
DECL|CAN_IER_SLKIE_Pos|macro|CAN_IER_SLKIE_Pos
DECL|CAN_IER_SLKIE|macro|CAN_IER_SLKIE
DECL|CAN_IER_TMEIE_Msk|macro|CAN_IER_TMEIE_Msk
DECL|CAN_IER_TMEIE_Pos|macro|CAN_IER_TMEIE_Pos
DECL|CAN_IER_TMEIE|macro|CAN_IER_TMEIE
DECL|CAN_IER_WKUIE_Msk|macro|CAN_IER_WKUIE_Msk
DECL|CAN_IER_WKUIE_Pos|macro|CAN_IER_WKUIE_Pos
DECL|CAN_IER_WKUIE|macro|CAN_IER_WKUIE
DECL|CAN_MCR_ABOM_Msk|macro|CAN_MCR_ABOM_Msk
DECL|CAN_MCR_ABOM_Pos|macro|CAN_MCR_ABOM_Pos
DECL|CAN_MCR_ABOM|macro|CAN_MCR_ABOM
DECL|CAN_MCR_AWUM_Msk|macro|CAN_MCR_AWUM_Msk
DECL|CAN_MCR_AWUM_Pos|macro|CAN_MCR_AWUM_Pos
DECL|CAN_MCR_AWUM|macro|CAN_MCR_AWUM
DECL|CAN_MCR_INRQ_Msk|macro|CAN_MCR_INRQ_Msk
DECL|CAN_MCR_INRQ_Pos|macro|CAN_MCR_INRQ_Pos
DECL|CAN_MCR_INRQ|macro|CAN_MCR_INRQ
DECL|CAN_MCR_NART_Msk|macro|CAN_MCR_NART_Msk
DECL|CAN_MCR_NART_Pos|macro|CAN_MCR_NART_Pos
DECL|CAN_MCR_NART|macro|CAN_MCR_NART
DECL|CAN_MCR_RESET_Msk|macro|CAN_MCR_RESET_Msk
DECL|CAN_MCR_RESET_Pos|macro|CAN_MCR_RESET_Pos
DECL|CAN_MCR_RESET|macro|CAN_MCR_RESET
DECL|CAN_MCR_RFLM_Msk|macro|CAN_MCR_RFLM_Msk
DECL|CAN_MCR_RFLM_Pos|macro|CAN_MCR_RFLM_Pos
DECL|CAN_MCR_RFLM|macro|CAN_MCR_RFLM
DECL|CAN_MCR_SLEEP_Msk|macro|CAN_MCR_SLEEP_Msk
DECL|CAN_MCR_SLEEP_Pos|macro|CAN_MCR_SLEEP_Pos
DECL|CAN_MCR_SLEEP|macro|CAN_MCR_SLEEP
DECL|CAN_MCR_TTCM_Msk|macro|CAN_MCR_TTCM_Msk
DECL|CAN_MCR_TTCM_Pos|macro|CAN_MCR_TTCM_Pos
DECL|CAN_MCR_TTCM|macro|CAN_MCR_TTCM
DECL|CAN_MCR_TXFP_Msk|macro|CAN_MCR_TXFP_Msk
DECL|CAN_MCR_TXFP_Pos|macro|CAN_MCR_TXFP_Pos
DECL|CAN_MCR_TXFP|macro|CAN_MCR_TXFP
DECL|CAN_MSR_ERRI_Msk|macro|CAN_MSR_ERRI_Msk
DECL|CAN_MSR_ERRI_Pos|macro|CAN_MSR_ERRI_Pos
DECL|CAN_MSR_ERRI|macro|CAN_MSR_ERRI
DECL|CAN_MSR_INAK_Msk|macro|CAN_MSR_INAK_Msk
DECL|CAN_MSR_INAK_Pos|macro|CAN_MSR_INAK_Pos
DECL|CAN_MSR_INAK|macro|CAN_MSR_INAK
DECL|CAN_MSR_RXM_Msk|macro|CAN_MSR_RXM_Msk
DECL|CAN_MSR_RXM_Pos|macro|CAN_MSR_RXM_Pos
DECL|CAN_MSR_RXM|macro|CAN_MSR_RXM
DECL|CAN_MSR_RX_Msk|macro|CAN_MSR_RX_Msk
DECL|CAN_MSR_RX_Pos|macro|CAN_MSR_RX_Pos
DECL|CAN_MSR_RX|macro|CAN_MSR_RX
DECL|CAN_MSR_SAMP_Msk|macro|CAN_MSR_SAMP_Msk
DECL|CAN_MSR_SAMP_Pos|macro|CAN_MSR_SAMP_Pos
DECL|CAN_MSR_SAMP|macro|CAN_MSR_SAMP
DECL|CAN_MSR_SLAKI_Msk|macro|CAN_MSR_SLAKI_Msk
DECL|CAN_MSR_SLAKI_Pos|macro|CAN_MSR_SLAKI_Pos
DECL|CAN_MSR_SLAKI|macro|CAN_MSR_SLAKI
DECL|CAN_MSR_SLAK_Msk|macro|CAN_MSR_SLAK_Msk
DECL|CAN_MSR_SLAK_Pos|macro|CAN_MSR_SLAK_Pos
DECL|CAN_MSR_SLAK|macro|CAN_MSR_SLAK
DECL|CAN_MSR_TXM_Msk|macro|CAN_MSR_TXM_Msk
DECL|CAN_MSR_TXM_Pos|macro|CAN_MSR_TXM_Pos
DECL|CAN_MSR_TXM|macro|CAN_MSR_TXM
DECL|CAN_MSR_WKUI_Msk|macro|CAN_MSR_WKUI_Msk
DECL|CAN_MSR_WKUI_Pos|macro|CAN_MSR_WKUI_Pos
DECL|CAN_MSR_WKUI|macro|CAN_MSR_WKUI
DECL|CAN_RDH0R_DATA4_Msk|macro|CAN_RDH0R_DATA4_Msk
DECL|CAN_RDH0R_DATA4_Pos|macro|CAN_RDH0R_DATA4_Pos
DECL|CAN_RDH0R_DATA4|macro|CAN_RDH0R_DATA4
DECL|CAN_RDH0R_DATA5_Msk|macro|CAN_RDH0R_DATA5_Msk
DECL|CAN_RDH0R_DATA5_Pos|macro|CAN_RDH0R_DATA5_Pos
DECL|CAN_RDH0R_DATA5|macro|CAN_RDH0R_DATA5
DECL|CAN_RDH0R_DATA6_Msk|macro|CAN_RDH0R_DATA6_Msk
DECL|CAN_RDH0R_DATA6_Pos|macro|CAN_RDH0R_DATA6_Pos
DECL|CAN_RDH0R_DATA6|macro|CAN_RDH0R_DATA6
DECL|CAN_RDH0R_DATA7_Msk|macro|CAN_RDH0R_DATA7_Msk
DECL|CAN_RDH0R_DATA7_Pos|macro|CAN_RDH0R_DATA7_Pos
DECL|CAN_RDH0R_DATA7|macro|CAN_RDH0R_DATA7
DECL|CAN_RDH1R_DATA4_Msk|macro|CAN_RDH1R_DATA4_Msk
DECL|CAN_RDH1R_DATA4_Pos|macro|CAN_RDH1R_DATA4_Pos
DECL|CAN_RDH1R_DATA4|macro|CAN_RDH1R_DATA4
DECL|CAN_RDH1R_DATA5_Msk|macro|CAN_RDH1R_DATA5_Msk
DECL|CAN_RDH1R_DATA5_Pos|macro|CAN_RDH1R_DATA5_Pos
DECL|CAN_RDH1R_DATA5|macro|CAN_RDH1R_DATA5
DECL|CAN_RDH1R_DATA6_Msk|macro|CAN_RDH1R_DATA6_Msk
DECL|CAN_RDH1R_DATA6_Pos|macro|CAN_RDH1R_DATA6_Pos
DECL|CAN_RDH1R_DATA6|macro|CAN_RDH1R_DATA6
DECL|CAN_RDH1R_DATA7_Msk|macro|CAN_RDH1R_DATA7_Msk
DECL|CAN_RDH1R_DATA7_Pos|macro|CAN_RDH1R_DATA7_Pos
DECL|CAN_RDH1R_DATA7|macro|CAN_RDH1R_DATA7
DECL|CAN_RDL0R_DATA0_Msk|macro|CAN_RDL0R_DATA0_Msk
DECL|CAN_RDL0R_DATA0_Pos|macro|CAN_RDL0R_DATA0_Pos
DECL|CAN_RDL0R_DATA0|macro|CAN_RDL0R_DATA0
DECL|CAN_RDL0R_DATA1_Msk|macro|CAN_RDL0R_DATA1_Msk
DECL|CAN_RDL0R_DATA1_Pos|macro|CAN_RDL0R_DATA1_Pos
DECL|CAN_RDL0R_DATA1|macro|CAN_RDL0R_DATA1
DECL|CAN_RDL0R_DATA2_Msk|macro|CAN_RDL0R_DATA2_Msk
DECL|CAN_RDL0R_DATA2_Pos|macro|CAN_RDL0R_DATA2_Pos
DECL|CAN_RDL0R_DATA2|macro|CAN_RDL0R_DATA2
DECL|CAN_RDL0R_DATA3_Msk|macro|CAN_RDL0R_DATA3_Msk
DECL|CAN_RDL0R_DATA3_Pos|macro|CAN_RDL0R_DATA3_Pos
DECL|CAN_RDL0R_DATA3|macro|CAN_RDL0R_DATA3
DECL|CAN_RDL1R_DATA0_Msk|macro|CAN_RDL1R_DATA0_Msk
DECL|CAN_RDL1R_DATA0_Pos|macro|CAN_RDL1R_DATA0_Pos
DECL|CAN_RDL1R_DATA0|macro|CAN_RDL1R_DATA0
DECL|CAN_RDL1R_DATA1_Msk|macro|CAN_RDL1R_DATA1_Msk
DECL|CAN_RDL1R_DATA1_Pos|macro|CAN_RDL1R_DATA1_Pos
DECL|CAN_RDL1R_DATA1|macro|CAN_RDL1R_DATA1
DECL|CAN_RDL1R_DATA2_Msk|macro|CAN_RDL1R_DATA2_Msk
DECL|CAN_RDL1R_DATA2_Pos|macro|CAN_RDL1R_DATA2_Pos
DECL|CAN_RDL1R_DATA2|macro|CAN_RDL1R_DATA2
DECL|CAN_RDL1R_DATA3_Msk|macro|CAN_RDL1R_DATA3_Msk
DECL|CAN_RDL1R_DATA3_Pos|macro|CAN_RDL1R_DATA3_Pos
DECL|CAN_RDL1R_DATA3|macro|CAN_RDL1R_DATA3
DECL|CAN_RDT0R_DLC_Msk|macro|CAN_RDT0R_DLC_Msk
DECL|CAN_RDT0R_DLC_Pos|macro|CAN_RDT0R_DLC_Pos
DECL|CAN_RDT0R_DLC|macro|CAN_RDT0R_DLC
DECL|CAN_RDT0R_FMI_Msk|macro|CAN_RDT0R_FMI_Msk
DECL|CAN_RDT0R_FMI_Pos|macro|CAN_RDT0R_FMI_Pos
DECL|CAN_RDT0R_FMI|macro|CAN_RDT0R_FMI
DECL|CAN_RDT0R_TIME_Msk|macro|CAN_RDT0R_TIME_Msk
DECL|CAN_RDT0R_TIME_Pos|macro|CAN_RDT0R_TIME_Pos
DECL|CAN_RDT0R_TIME|macro|CAN_RDT0R_TIME
DECL|CAN_RDT1R_DLC_Msk|macro|CAN_RDT1R_DLC_Msk
DECL|CAN_RDT1R_DLC_Pos|macro|CAN_RDT1R_DLC_Pos
DECL|CAN_RDT1R_DLC|macro|CAN_RDT1R_DLC
DECL|CAN_RDT1R_FMI_Msk|macro|CAN_RDT1R_FMI_Msk
DECL|CAN_RDT1R_FMI_Pos|macro|CAN_RDT1R_FMI_Pos
DECL|CAN_RDT1R_FMI|macro|CAN_RDT1R_FMI
DECL|CAN_RDT1R_TIME_Msk|macro|CAN_RDT1R_TIME_Msk
DECL|CAN_RDT1R_TIME_Pos|macro|CAN_RDT1R_TIME_Pos
DECL|CAN_RDT1R_TIME|macro|CAN_RDT1R_TIME
DECL|CAN_RF0R_FMP0_Msk|macro|CAN_RF0R_FMP0_Msk
DECL|CAN_RF0R_FMP0_Pos|macro|CAN_RF0R_FMP0_Pos
DECL|CAN_RF0R_FMP0|macro|CAN_RF0R_FMP0
DECL|CAN_RF0R_FOVR0_Msk|macro|CAN_RF0R_FOVR0_Msk
DECL|CAN_RF0R_FOVR0_Pos|macro|CAN_RF0R_FOVR0_Pos
DECL|CAN_RF0R_FOVR0|macro|CAN_RF0R_FOVR0
DECL|CAN_RF0R_FULL0_Msk|macro|CAN_RF0R_FULL0_Msk
DECL|CAN_RF0R_FULL0_Pos|macro|CAN_RF0R_FULL0_Pos
DECL|CAN_RF0R_FULL0|macro|CAN_RF0R_FULL0
DECL|CAN_RF0R_RFOM0_Msk|macro|CAN_RF0R_RFOM0_Msk
DECL|CAN_RF0R_RFOM0_Pos|macro|CAN_RF0R_RFOM0_Pos
DECL|CAN_RF0R_RFOM0|macro|CAN_RF0R_RFOM0
DECL|CAN_RF1R_FMP1_Msk|macro|CAN_RF1R_FMP1_Msk
DECL|CAN_RF1R_FMP1_Pos|macro|CAN_RF1R_FMP1_Pos
DECL|CAN_RF1R_FMP1|macro|CAN_RF1R_FMP1
DECL|CAN_RF1R_FOVR1_Msk|macro|CAN_RF1R_FOVR1_Msk
DECL|CAN_RF1R_FOVR1_Pos|macro|CAN_RF1R_FOVR1_Pos
DECL|CAN_RF1R_FOVR1|macro|CAN_RF1R_FOVR1
DECL|CAN_RF1R_FULL1_Msk|macro|CAN_RF1R_FULL1_Msk
DECL|CAN_RF1R_FULL1_Pos|macro|CAN_RF1R_FULL1_Pos
DECL|CAN_RF1R_FULL1|macro|CAN_RF1R_FULL1
DECL|CAN_RF1R_RFOM1_Msk|macro|CAN_RF1R_RFOM1_Msk
DECL|CAN_RF1R_RFOM1_Pos|macro|CAN_RF1R_RFOM1_Pos
DECL|CAN_RF1R_RFOM1|macro|CAN_RF1R_RFOM1
DECL|CAN_RI0R_EXID_Msk|macro|CAN_RI0R_EXID_Msk
DECL|CAN_RI0R_EXID_Pos|macro|CAN_RI0R_EXID_Pos
DECL|CAN_RI0R_EXID|macro|CAN_RI0R_EXID
DECL|CAN_RI0R_IDE_Msk|macro|CAN_RI0R_IDE_Msk
DECL|CAN_RI0R_IDE_Pos|macro|CAN_RI0R_IDE_Pos
DECL|CAN_RI0R_IDE|macro|CAN_RI0R_IDE
DECL|CAN_RI0R_RTR_Msk|macro|CAN_RI0R_RTR_Msk
DECL|CAN_RI0R_RTR_Pos|macro|CAN_RI0R_RTR_Pos
DECL|CAN_RI0R_RTR|macro|CAN_RI0R_RTR
DECL|CAN_RI0R_STID_Msk|macro|CAN_RI0R_STID_Msk
DECL|CAN_RI0R_STID_Pos|macro|CAN_RI0R_STID_Pos
DECL|CAN_RI0R_STID|macro|CAN_RI0R_STID
DECL|CAN_RI1R_EXID_Msk|macro|CAN_RI1R_EXID_Msk
DECL|CAN_RI1R_EXID_Pos|macro|CAN_RI1R_EXID_Pos
DECL|CAN_RI1R_EXID|macro|CAN_RI1R_EXID
DECL|CAN_RI1R_IDE_Msk|macro|CAN_RI1R_IDE_Msk
DECL|CAN_RI1R_IDE_Pos|macro|CAN_RI1R_IDE_Pos
DECL|CAN_RI1R_IDE|macro|CAN_RI1R_IDE
DECL|CAN_RI1R_RTR_Msk|macro|CAN_RI1R_RTR_Msk
DECL|CAN_RI1R_RTR_Pos|macro|CAN_RI1R_RTR_Pos
DECL|CAN_RI1R_RTR|macro|CAN_RI1R_RTR
DECL|CAN_RI1R_STID_Msk|macro|CAN_RI1R_STID_Msk
DECL|CAN_RI1R_STID_Pos|macro|CAN_RI1R_STID_Pos
DECL|CAN_RI1R_STID|macro|CAN_RI1R_STID
DECL|CAN_RX0_IRQHandler|macro|CAN_RX0_IRQHandler
DECL|CAN_RX0_IRQn|macro|CAN_RX0_IRQn
DECL|CAN_RX1_IRQn|enumerator|CAN_RX1_IRQn = 21, /*!< CAN RX1 Interrupt */
DECL|CAN_SCE_IRQn|enumerator|CAN_SCE_IRQn = 22, /*!< CAN SCE Interrupt */
DECL|CAN_TDH0R_DATA4_Msk|macro|CAN_TDH0R_DATA4_Msk
DECL|CAN_TDH0R_DATA4_Pos|macro|CAN_TDH0R_DATA4_Pos
DECL|CAN_TDH0R_DATA4|macro|CAN_TDH0R_DATA4
DECL|CAN_TDH0R_DATA5_Msk|macro|CAN_TDH0R_DATA5_Msk
DECL|CAN_TDH0R_DATA5_Pos|macro|CAN_TDH0R_DATA5_Pos
DECL|CAN_TDH0R_DATA5|macro|CAN_TDH0R_DATA5
DECL|CAN_TDH0R_DATA6_Msk|macro|CAN_TDH0R_DATA6_Msk
DECL|CAN_TDH0R_DATA6_Pos|macro|CAN_TDH0R_DATA6_Pos
DECL|CAN_TDH0R_DATA6|macro|CAN_TDH0R_DATA6
DECL|CAN_TDH0R_DATA7_Msk|macro|CAN_TDH0R_DATA7_Msk
DECL|CAN_TDH0R_DATA7_Pos|macro|CAN_TDH0R_DATA7_Pos
DECL|CAN_TDH0R_DATA7|macro|CAN_TDH0R_DATA7
DECL|CAN_TDH1R_DATA4_Msk|macro|CAN_TDH1R_DATA4_Msk
DECL|CAN_TDH1R_DATA4_Pos|macro|CAN_TDH1R_DATA4_Pos
DECL|CAN_TDH1R_DATA4|macro|CAN_TDH1R_DATA4
DECL|CAN_TDH1R_DATA5_Msk|macro|CAN_TDH1R_DATA5_Msk
DECL|CAN_TDH1R_DATA5_Pos|macro|CAN_TDH1R_DATA5_Pos
DECL|CAN_TDH1R_DATA5|macro|CAN_TDH1R_DATA5
DECL|CAN_TDH1R_DATA6_Msk|macro|CAN_TDH1R_DATA6_Msk
DECL|CAN_TDH1R_DATA6_Pos|macro|CAN_TDH1R_DATA6_Pos
DECL|CAN_TDH1R_DATA6|macro|CAN_TDH1R_DATA6
DECL|CAN_TDH1R_DATA7_Msk|macro|CAN_TDH1R_DATA7_Msk
DECL|CAN_TDH1R_DATA7_Pos|macro|CAN_TDH1R_DATA7_Pos
DECL|CAN_TDH1R_DATA7|macro|CAN_TDH1R_DATA7
DECL|CAN_TDH2R_DATA4_Msk|macro|CAN_TDH2R_DATA4_Msk
DECL|CAN_TDH2R_DATA4_Pos|macro|CAN_TDH2R_DATA4_Pos
DECL|CAN_TDH2R_DATA4|macro|CAN_TDH2R_DATA4
DECL|CAN_TDH2R_DATA5_Msk|macro|CAN_TDH2R_DATA5_Msk
DECL|CAN_TDH2R_DATA5_Pos|macro|CAN_TDH2R_DATA5_Pos
DECL|CAN_TDH2R_DATA5|macro|CAN_TDH2R_DATA5
DECL|CAN_TDH2R_DATA6_Msk|macro|CAN_TDH2R_DATA6_Msk
DECL|CAN_TDH2R_DATA6_Pos|macro|CAN_TDH2R_DATA6_Pos
DECL|CAN_TDH2R_DATA6|macro|CAN_TDH2R_DATA6
DECL|CAN_TDH2R_DATA7_Msk|macro|CAN_TDH2R_DATA7_Msk
DECL|CAN_TDH2R_DATA7_Pos|macro|CAN_TDH2R_DATA7_Pos
DECL|CAN_TDH2R_DATA7|macro|CAN_TDH2R_DATA7
DECL|CAN_TDL0R_DATA0_Msk|macro|CAN_TDL0R_DATA0_Msk
DECL|CAN_TDL0R_DATA0_Pos|macro|CAN_TDL0R_DATA0_Pos
DECL|CAN_TDL0R_DATA0|macro|CAN_TDL0R_DATA0
DECL|CAN_TDL0R_DATA1_Msk|macro|CAN_TDL0R_DATA1_Msk
DECL|CAN_TDL0R_DATA1_Pos|macro|CAN_TDL0R_DATA1_Pos
DECL|CAN_TDL0R_DATA1|macro|CAN_TDL0R_DATA1
DECL|CAN_TDL0R_DATA2_Msk|macro|CAN_TDL0R_DATA2_Msk
DECL|CAN_TDL0R_DATA2_Pos|macro|CAN_TDL0R_DATA2_Pos
DECL|CAN_TDL0R_DATA2|macro|CAN_TDL0R_DATA2
DECL|CAN_TDL0R_DATA3_Msk|macro|CAN_TDL0R_DATA3_Msk
DECL|CAN_TDL0R_DATA3_Pos|macro|CAN_TDL0R_DATA3_Pos
DECL|CAN_TDL0R_DATA3|macro|CAN_TDL0R_DATA3
DECL|CAN_TDL1R_DATA0_Msk|macro|CAN_TDL1R_DATA0_Msk
DECL|CAN_TDL1R_DATA0_Pos|macro|CAN_TDL1R_DATA0_Pos
DECL|CAN_TDL1R_DATA0|macro|CAN_TDL1R_DATA0
DECL|CAN_TDL1R_DATA1_Msk|macro|CAN_TDL1R_DATA1_Msk
DECL|CAN_TDL1R_DATA1_Pos|macro|CAN_TDL1R_DATA1_Pos
DECL|CAN_TDL1R_DATA1|macro|CAN_TDL1R_DATA1
DECL|CAN_TDL1R_DATA2_Msk|macro|CAN_TDL1R_DATA2_Msk
DECL|CAN_TDL1R_DATA2_Pos|macro|CAN_TDL1R_DATA2_Pos
DECL|CAN_TDL1R_DATA2|macro|CAN_TDL1R_DATA2
DECL|CAN_TDL1R_DATA3_Msk|macro|CAN_TDL1R_DATA3_Msk
DECL|CAN_TDL1R_DATA3_Pos|macro|CAN_TDL1R_DATA3_Pos
DECL|CAN_TDL1R_DATA3|macro|CAN_TDL1R_DATA3
DECL|CAN_TDL2R_DATA0_Msk|macro|CAN_TDL2R_DATA0_Msk
DECL|CAN_TDL2R_DATA0_Pos|macro|CAN_TDL2R_DATA0_Pos
DECL|CAN_TDL2R_DATA0|macro|CAN_TDL2R_DATA0
DECL|CAN_TDL2R_DATA1_Msk|macro|CAN_TDL2R_DATA1_Msk
DECL|CAN_TDL2R_DATA1_Pos|macro|CAN_TDL2R_DATA1_Pos
DECL|CAN_TDL2R_DATA1|macro|CAN_TDL2R_DATA1
DECL|CAN_TDL2R_DATA2_Msk|macro|CAN_TDL2R_DATA2_Msk
DECL|CAN_TDL2R_DATA2_Pos|macro|CAN_TDL2R_DATA2_Pos
DECL|CAN_TDL2R_DATA2|macro|CAN_TDL2R_DATA2
DECL|CAN_TDL2R_DATA3_Msk|macro|CAN_TDL2R_DATA3_Msk
DECL|CAN_TDL2R_DATA3_Pos|macro|CAN_TDL2R_DATA3_Pos
DECL|CAN_TDL2R_DATA3|macro|CAN_TDL2R_DATA3
DECL|CAN_TDT0R_DLC_Msk|macro|CAN_TDT0R_DLC_Msk
DECL|CAN_TDT0R_DLC_Pos|macro|CAN_TDT0R_DLC_Pos
DECL|CAN_TDT0R_DLC|macro|CAN_TDT0R_DLC
DECL|CAN_TDT0R_TGT_Msk|macro|CAN_TDT0R_TGT_Msk
DECL|CAN_TDT0R_TGT_Pos|macro|CAN_TDT0R_TGT_Pos
DECL|CAN_TDT0R_TGT|macro|CAN_TDT0R_TGT
DECL|CAN_TDT0R_TIME_Msk|macro|CAN_TDT0R_TIME_Msk
DECL|CAN_TDT0R_TIME_Pos|macro|CAN_TDT0R_TIME_Pos
DECL|CAN_TDT0R_TIME|macro|CAN_TDT0R_TIME
DECL|CAN_TDT1R_DLC_Msk|macro|CAN_TDT1R_DLC_Msk
DECL|CAN_TDT1R_DLC_Pos|macro|CAN_TDT1R_DLC_Pos
DECL|CAN_TDT1R_DLC|macro|CAN_TDT1R_DLC
DECL|CAN_TDT1R_TGT_Msk|macro|CAN_TDT1R_TGT_Msk
DECL|CAN_TDT1R_TGT_Pos|macro|CAN_TDT1R_TGT_Pos
DECL|CAN_TDT1R_TGT|macro|CAN_TDT1R_TGT
DECL|CAN_TDT1R_TIME_Msk|macro|CAN_TDT1R_TIME_Msk
DECL|CAN_TDT1R_TIME_Pos|macro|CAN_TDT1R_TIME_Pos
DECL|CAN_TDT1R_TIME|macro|CAN_TDT1R_TIME
DECL|CAN_TDT2R_DLC_Msk|macro|CAN_TDT2R_DLC_Msk
DECL|CAN_TDT2R_DLC_Pos|macro|CAN_TDT2R_DLC_Pos
DECL|CAN_TDT2R_DLC|macro|CAN_TDT2R_DLC
DECL|CAN_TDT2R_TGT_Msk|macro|CAN_TDT2R_TGT_Msk
DECL|CAN_TDT2R_TGT_Pos|macro|CAN_TDT2R_TGT_Pos
DECL|CAN_TDT2R_TGT|macro|CAN_TDT2R_TGT
DECL|CAN_TDT2R_TIME_Msk|macro|CAN_TDT2R_TIME_Msk
DECL|CAN_TDT2R_TIME_Pos|macro|CAN_TDT2R_TIME_Pos
DECL|CAN_TDT2R_TIME|macro|CAN_TDT2R_TIME
DECL|CAN_TI0R_EXID_Msk|macro|CAN_TI0R_EXID_Msk
DECL|CAN_TI0R_EXID_Pos|macro|CAN_TI0R_EXID_Pos
DECL|CAN_TI0R_EXID|macro|CAN_TI0R_EXID
DECL|CAN_TI0R_IDE_Msk|macro|CAN_TI0R_IDE_Msk
DECL|CAN_TI0R_IDE_Pos|macro|CAN_TI0R_IDE_Pos
DECL|CAN_TI0R_IDE|macro|CAN_TI0R_IDE
DECL|CAN_TI0R_RTR_Msk|macro|CAN_TI0R_RTR_Msk
DECL|CAN_TI0R_RTR_Pos|macro|CAN_TI0R_RTR_Pos
DECL|CAN_TI0R_RTR|macro|CAN_TI0R_RTR
DECL|CAN_TI0R_STID_Msk|macro|CAN_TI0R_STID_Msk
DECL|CAN_TI0R_STID_Pos|macro|CAN_TI0R_STID_Pos
DECL|CAN_TI0R_STID|macro|CAN_TI0R_STID
DECL|CAN_TI0R_TXRQ_Msk|macro|CAN_TI0R_TXRQ_Msk
DECL|CAN_TI0R_TXRQ_Pos|macro|CAN_TI0R_TXRQ_Pos
DECL|CAN_TI0R_TXRQ|macro|CAN_TI0R_TXRQ
DECL|CAN_TI1R_EXID_Msk|macro|CAN_TI1R_EXID_Msk
DECL|CAN_TI1R_EXID_Pos|macro|CAN_TI1R_EXID_Pos
DECL|CAN_TI1R_EXID|macro|CAN_TI1R_EXID
DECL|CAN_TI1R_IDE_Msk|macro|CAN_TI1R_IDE_Msk
DECL|CAN_TI1R_IDE_Pos|macro|CAN_TI1R_IDE_Pos
DECL|CAN_TI1R_IDE|macro|CAN_TI1R_IDE
DECL|CAN_TI1R_RTR_Msk|macro|CAN_TI1R_RTR_Msk
DECL|CAN_TI1R_RTR_Pos|macro|CAN_TI1R_RTR_Pos
DECL|CAN_TI1R_RTR|macro|CAN_TI1R_RTR
DECL|CAN_TI1R_STID_Msk|macro|CAN_TI1R_STID_Msk
DECL|CAN_TI1R_STID_Pos|macro|CAN_TI1R_STID_Pos
DECL|CAN_TI1R_STID|macro|CAN_TI1R_STID
DECL|CAN_TI1R_TXRQ_Msk|macro|CAN_TI1R_TXRQ_Msk
DECL|CAN_TI1R_TXRQ_Pos|macro|CAN_TI1R_TXRQ_Pos
DECL|CAN_TI1R_TXRQ|macro|CAN_TI1R_TXRQ
DECL|CAN_TI2R_EXID_Msk|macro|CAN_TI2R_EXID_Msk
DECL|CAN_TI2R_EXID_Pos|macro|CAN_TI2R_EXID_Pos
DECL|CAN_TI2R_EXID|macro|CAN_TI2R_EXID
DECL|CAN_TI2R_IDE_Msk|macro|CAN_TI2R_IDE_Msk
DECL|CAN_TI2R_IDE_Pos|macro|CAN_TI2R_IDE_Pos
DECL|CAN_TI2R_IDE|macro|CAN_TI2R_IDE
DECL|CAN_TI2R_RTR_Msk|macro|CAN_TI2R_RTR_Msk
DECL|CAN_TI2R_RTR_Pos|macro|CAN_TI2R_RTR_Pos
DECL|CAN_TI2R_RTR|macro|CAN_TI2R_RTR
DECL|CAN_TI2R_STID_Msk|macro|CAN_TI2R_STID_Msk
DECL|CAN_TI2R_STID_Pos|macro|CAN_TI2R_STID_Pos
DECL|CAN_TI2R_STID|macro|CAN_TI2R_STID
DECL|CAN_TI2R_TXRQ_Msk|macro|CAN_TI2R_TXRQ_Msk
DECL|CAN_TI2R_TXRQ_Pos|macro|CAN_TI2R_TXRQ_Pos
DECL|CAN_TI2R_TXRQ|macro|CAN_TI2R_TXRQ
DECL|CAN_TSR_ABRQ0_Msk|macro|CAN_TSR_ABRQ0_Msk
DECL|CAN_TSR_ABRQ0_Pos|macro|CAN_TSR_ABRQ0_Pos
DECL|CAN_TSR_ABRQ0|macro|CAN_TSR_ABRQ0
DECL|CAN_TSR_ABRQ1_Msk|macro|CAN_TSR_ABRQ1_Msk
DECL|CAN_TSR_ABRQ1_Pos|macro|CAN_TSR_ABRQ1_Pos
DECL|CAN_TSR_ABRQ1|macro|CAN_TSR_ABRQ1
DECL|CAN_TSR_ABRQ2_Msk|macro|CAN_TSR_ABRQ2_Msk
DECL|CAN_TSR_ABRQ2_Pos|macro|CAN_TSR_ABRQ2_Pos
DECL|CAN_TSR_ABRQ2|macro|CAN_TSR_ABRQ2
DECL|CAN_TSR_ALST0_Msk|macro|CAN_TSR_ALST0_Msk
DECL|CAN_TSR_ALST0_Pos|macro|CAN_TSR_ALST0_Pos
DECL|CAN_TSR_ALST0|macro|CAN_TSR_ALST0
DECL|CAN_TSR_ALST1_Msk|macro|CAN_TSR_ALST1_Msk
DECL|CAN_TSR_ALST1_Pos|macro|CAN_TSR_ALST1_Pos
DECL|CAN_TSR_ALST1|macro|CAN_TSR_ALST1
DECL|CAN_TSR_ALST2_Msk|macro|CAN_TSR_ALST2_Msk
DECL|CAN_TSR_ALST2_Pos|macro|CAN_TSR_ALST2_Pos
DECL|CAN_TSR_ALST2|macro|CAN_TSR_ALST2
DECL|CAN_TSR_CODE_Msk|macro|CAN_TSR_CODE_Msk
DECL|CAN_TSR_CODE_Pos|macro|CAN_TSR_CODE_Pos
DECL|CAN_TSR_CODE|macro|CAN_TSR_CODE
DECL|CAN_TSR_LOW0_Msk|macro|CAN_TSR_LOW0_Msk
DECL|CAN_TSR_LOW0_Pos|macro|CAN_TSR_LOW0_Pos
DECL|CAN_TSR_LOW0|macro|CAN_TSR_LOW0
DECL|CAN_TSR_LOW1_Msk|macro|CAN_TSR_LOW1_Msk
DECL|CAN_TSR_LOW1_Pos|macro|CAN_TSR_LOW1_Pos
DECL|CAN_TSR_LOW1|macro|CAN_TSR_LOW1
DECL|CAN_TSR_LOW2_Msk|macro|CAN_TSR_LOW2_Msk
DECL|CAN_TSR_LOW2_Pos|macro|CAN_TSR_LOW2_Pos
DECL|CAN_TSR_LOW2|macro|CAN_TSR_LOW2
DECL|CAN_TSR_LOW_Msk|macro|CAN_TSR_LOW_Msk
DECL|CAN_TSR_LOW_Pos|macro|CAN_TSR_LOW_Pos
DECL|CAN_TSR_LOW|macro|CAN_TSR_LOW
DECL|CAN_TSR_RQCP0_Msk|macro|CAN_TSR_RQCP0_Msk
DECL|CAN_TSR_RQCP0_Pos|macro|CAN_TSR_RQCP0_Pos
DECL|CAN_TSR_RQCP0|macro|CAN_TSR_RQCP0
DECL|CAN_TSR_RQCP1_Msk|macro|CAN_TSR_RQCP1_Msk
DECL|CAN_TSR_RQCP1_Pos|macro|CAN_TSR_RQCP1_Pos
DECL|CAN_TSR_RQCP1|macro|CAN_TSR_RQCP1
DECL|CAN_TSR_RQCP2_Msk|macro|CAN_TSR_RQCP2_Msk
DECL|CAN_TSR_RQCP2_Pos|macro|CAN_TSR_RQCP2_Pos
DECL|CAN_TSR_RQCP2|macro|CAN_TSR_RQCP2
DECL|CAN_TSR_TERR0_Msk|macro|CAN_TSR_TERR0_Msk
DECL|CAN_TSR_TERR0_Pos|macro|CAN_TSR_TERR0_Pos
DECL|CAN_TSR_TERR0|macro|CAN_TSR_TERR0
DECL|CAN_TSR_TERR1_Msk|macro|CAN_TSR_TERR1_Msk
DECL|CAN_TSR_TERR1_Pos|macro|CAN_TSR_TERR1_Pos
DECL|CAN_TSR_TERR1|macro|CAN_TSR_TERR1
DECL|CAN_TSR_TERR2_Msk|macro|CAN_TSR_TERR2_Msk
DECL|CAN_TSR_TERR2_Pos|macro|CAN_TSR_TERR2_Pos
DECL|CAN_TSR_TERR2|macro|CAN_TSR_TERR2
DECL|CAN_TSR_TME0_Msk|macro|CAN_TSR_TME0_Msk
DECL|CAN_TSR_TME0_Pos|macro|CAN_TSR_TME0_Pos
DECL|CAN_TSR_TME0|macro|CAN_TSR_TME0
DECL|CAN_TSR_TME1_Msk|macro|CAN_TSR_TME1_Msk
DECL|CAN_TSR_TME1_Pos|macro|CAN_TSR_TME1_Pos
DECL|CAN_TSR_TME1|macro|CAN_TSR_TME1
DECL|CAN_TSR_TME2_Msk|macro|CAN_TSR_TME2_Msk
DECL|CAN_TSR_TME2_Pos|macro|CAN_TSR_TME2_Pos
DECL|CAN_TSR_TME2|macro|CAN_TSR_TME2
DECL|CAN_TSR_TME_Msk|macro|CAN_TSR_TME_Msk
DECL|CAN_TSR_TME_Pos|macro|CAN_TSR_TME_Pos
DECL|CAN_TSR_TME|macro|CAN_TSR_TME
DECL|CAN_TSR_TXOK0_Msk|macro|CAN_TSR_TXOK0_Msk
DECL|CAN_TSR_TXOK0_Pos|macro|CAN_TSR_TXOK0_Pos
DECL|CAN_TSR_TXOK0|macro|CAN_TSR_TXOK0
DECL|CAN_TSR_TXOK1_Msk|macro|CAN_TSR_TXOK1_Msk
DECL|CAN_TSR_TXOK1_Pos|macro|CAN_TSR_TXOK1_Pos
DECL|CAN_TSR_TXOK1|macro|CAN_TSR_TXOK1
DECL|CAN_TSR_TXOK2_Msk|macro|CAN_TSR_TXOK2_Msk
DECL|CAN_TSR_TXOK2_Pos|macro|CAN_TSR_TXOK2_Pos
DECL|CAN_TSR_TXOK2|macro|CAN_TSR_TXOK2
DECL|CAN_TX_IRQHandler|macro|CAN_TX_IRQHandler
DECL|CAN_TX_IRQn|macro|CAN_TX_IRQn
DECL|CAN_TxMailBox_TypeDef|typedef|} CAN_TxMailBox_TypeDef;
DECL|CAN_TypeDef|typedef|} CAN_TypeDef;
DECL|CAN|macro|CAN
DECL|CCER|member|__IO uint32_t CCER; /*!< TIM capture/compare enable register, Address offset: 0x20 */
DECL|CCMR1|member|__IO uint32_t CCMR1; /*!< TIM capture/compare mode register 1, Address offset: 0x18 */
DECL|CCMR2|member|__IO uint32_t CCMR2; /*!< TIM capture/compare mode register 2, Address offset: 0x1C */
DECL|CCMR3|member|__IO uint32_t CCMR3; /*!< TIM capture/compare mode register 3, Address offset: 0x54 */
DECL|CCR1|member|__IO uint32_t CCR1; /*!< TIM capture/compare register 1, Address offset: 0x34 */
DECL|CCR2|member|__IO uint32_t CCR2; /*!< TIM capture/compare register 2, Address offset: 0x38 */
DECL|CCR3|member|__IO uint32_t CCR3; /*!< TIM capture/compare register 3, Address offset: 0x3C */
DECL|CCR4|member|__IO uint32_t CCR4; /*!< TIM capture/compare register 4, Address offset: 0x40 */
DECL|CCR5|member|__IO uint32_t CCR5; /*!< TIM capture/compare register5, Address offset: 0x58 */
DECL|CCR6|member|__IO uint32_t CCR6; /*!< TIM capture/compare register 4, Address offset: 0x5C */
DECL|CCR|member|__IO uint32_t CCR; /*!< ADC common control register, Address offset: ADC1/3 base address + 0x308 */
DECL|CCR|member|__IO uint32_t CCR; /*!< DMA channel x configuration register */
DECL|CDR|member|__IO uint32_t CDR; /*!< ADC common regular data register for dual
DECL|CEC_IRQHandler|macro|CEC_IRQHandler
DECL|CEC_IRQn|macro|CEC_IRQn
DECL|CFGR1|member|__IO uint32_t CFGR1; /*!< SYSCFG configuration register 1, Address offset: 0x00 */
DECL|CFGR2|member|__IO uint32_t CFGR2; /*!< RCC clock configuration register 2, Address offset: 0x2C */
DECL|CFGR2|member|__IO uint32_t CFGR2; /*!< SYSCFG configuration register 2, Address offset: 0x18 */
DECL|CFGR3|member|__IO uint32_t CFGR3; /*!< RCC clock configuration register 3, Address offset: 0x30 */
DECL|CFGR|member|__IO uint32_t CFGR; /*!< ADC Configuration register, Address offset: 0x0C */
DECL|CFGR|member|__IO uint32_t CFGR; /*!< RCC clock configuration register, Address offset: 0x04 */
DECL|CFR|member|__IO uint32_t CFR; /*!< WWDG Configuration register, Address offset: 0x04 */
DECL|CIR|member|__IO uint32_t CIR; /*!< RCC clock interrupt register, Address offset: 0x08 */
DECL|CMAR|member|__IO uint32_t CMAR; /*!< DMA channel x memory address register */
DECL|CNDTR|member|__IO uint32_t CNDTR; /*!< DMA channel x number of data register */
DECL|CNTR|member|__IO uint16_t CNTR; /*!< Control register, Address offset: 0x40 */
DECL|CNT|member|__IO uint32_t CNT; /*!< TIM counter register, Address offset: 0x24 */
DECL|COMP1_2_3_IRQHandler|macro|COMP1_2_3_IRQHandler
DECL|COMP1_2_3_IRQn|macro|COMP1_2_3_IRQn
DECL|COMP1_2_IRQHandler|macro|COMP1_2_IRQHandler
DECL|COMP1_2_IRQn|macro|COMP1_2_IRQn
DECL|COMP2_BASE|macro|COMP2_BASE
DECL|COMP2_CSR_COMP2BLANKING_0|macro|COMP2_CSR_COMP2BLANKING_0
DECL|COMP2_CSR_COMP2BLANKING_1|macro|COMP2_CSR_COMP2BLANKING_1
DECL|COMP2_CSR_COMP2BLANKING_2|macro|COMP2_CSR_COMP2BLANKING_2
DECL|COMP2_CSR_COMP2BLANKING_Msk|macro|COMP2_CSR_COMP2BLANKING_Msk
DECL|COMP2_CSR_COMP2BLANKING_Pos|macro|COMP2_CSR_COMP2BLANKING_Pos
DECL|COMP2_CSR_COMP2BLANKING|macro|COMP2_CSR_COMP2BLANKING
DECL|COMP2_CSR_COMP2EN_Msk|macro|COMP2_CSR_COMP2EN_Msk
DECL|COMP2_CSR_COMP2EN_Pos|macro|COMP2_CSR_COMP2EN_Pos
DECL|COMP2_CSR_COMP2EN|macro|COMP2_CSR_COMP2EN
DECL|COMP2_CSR_COMP2INPDAC_Msk|macro|COMP2_CSR_COMP2INPDAC_Msk
DECL|COMP2_CSR_COMP2INPDAC_Pos|macro|COMP2_CSR_COMP2INPDAC_Pos
DECL|COMP2_CSR_COMP2INPDAC|macro|COMP2_CSR_COMP2INPDAC
DECL|COMP2_CSR_COMP2INSEL_0|macro|COMP2_CSR_COMP2INSEL_0
DECL|COMP2_CSR_COMP2INSEL_1|macro|COMP2_CSR_COMP2INSEL_1
DECL|COMP2_CSR_COMP2INSEL_2|macro|COMP2_CSR_COMP2INSEL_2
DECL|COMP2_CSR_COMP2INSEL_Msk|macro|COMP2_CSR_COMP2INSEL_Msk
DECL|COMP2_CSR_COMP2INSEL_Pos|macro|COMP2_CSR_COMP2INSEL_Pos
DECL|COMP2_CSR_COMP2INSEL|macro|COMP2_CSR_COMP2INSEL
DECL|COMP2_CSR_COMP2LOCK_Msk|macro|COMP2_CSR_COMP2LOCK_Msk
DECL|COMP2_CSR_COMP2LOCK_Pos|macro|COMP2_CSR_COMP2LOCK_Pos
DECL|COMP2_CSR_COMP2LOCK|macro|COMP2_CSR_COMP2LOCK
DECL|COMP2_CSR_COMP2OUTSEL_0|macro|COMP2_CSR_COMP2OUTSEL_0
DECL|COMP2_CSR_COMP2OUTSEL_1|macro|COMP2_CSR_COMP2OUTSEL_1
DECL|COMP2_CSR_COMP2OUTSEL_2|macro|COMP2_CSR_COMP2OUTSEL_2
DECL|COMP2_CSR_COMP2OUTSEL_3|macro|COMP2_CSR_COMP2OUTSEL_3
DECL|COMP2_CSR_COMP2OUTSEL_Msk|macro|COMP2_CSR_COMP2OUTSEL_Msk
DECL|COMP2_CSR_COMP2OUTSEL_Pos|macro|COMP2_CSR_COMP2OUTSEL_Pos
DECL|COMP2_CSR_COMP2OUTSEL|macro|COMP2_CSR_COMP2OUTSEL
DECL|COMP2_CSR_COMP2OUT_Msk|macro|COMP2_CSR_COMP2OUT_Msk
DECL|COMP2_CSR_COMP2OUT_Pos|macro|COMP2_CSR_COMP2OUT_Pos
DECL|COMP2_CSR_COMP2OUT|macro|COMP2_CSR_COMP2OUT
DECL|COMP2_CSR_COMP2POL_Msk|macro|COMP2_CSR_COMP2POL_Msk
DECL|COMP2_CSR_COMP2POL_Pos|macro|COMP2_CSR_COMP2POL_Pos
DECL|COMP2_CSR_COMP2POL|macro|COMP2_CSR_COMP2POL
DECL|COMP2_CSR_COMP2SW1_Msk|macro|COMP2_CSR_COMP2SW1_Msk
DECL|COMP2_CSR_COMP2SW1_Pos|macro|COMP2_CSR_COMP2SW1_Pos
DECL|COMP2_CSR_COMP2SW1|macro|COMP2_CSR_COMP2SW1
DECL|COMP2_IRQn|enumerator|COMP2_IRQn = 64, /*!< COMP2 global Interrupt via EXTI Line22 */
DECL|COMP2|macro|COMP2
DECL|COMP4_5_6_IRQHandler|macro|COMP4_5_6_IRQHandler
DECL|COMP4_5_6_IRQn|macro|COMP4_5_6_IRQn
DECL|COMP4_6_IRQn|enumerator|COMP4_6_IRQn = 65, /*!< COMP4 and COMP6 global Interrupt via EXTI Line30 and 32 */
DECL|COMP4_BASE|macro|COMP4_BASE
DECL|COMP4_CSR_COMP4BLANKING_0|macro|COMP4_CSR_COMP4BLANKING_0
DECL|COMP4_CSR_COMP4BLANKING_1|macro|COMP4_CSR_COMP4BLANKING_1
DECL|COMP4_CSR_COMP4BLANKING_2|macro|COMP4_CSR_COMP4BLANKING_2
DECL|COMP4_CSR_COMP4BLANKING_Msk|macro|COMP4_CSR_COMP4BLANKING_Msk
DECL|COMP4_CSR_COMP4BLANKING_Pos|macro|COMP4_CSR_COMP4BLANKING_Pos
DECL|COMP4_CSR_COMP4BLANKING|macro|COMP4_CSR_COMP4BLANKING
DECL|COMP4_CSR_COMP4EN_Msk|macro|COMP4_CSR_COMP4EN_Msk
DECL|COMP4_CSR_COMP4EN_Pos|macro|COMP4_CSR_COMP4EN_Pos
DECL|COMP4_CSR_COMP4EN|macro|COMP4_CSR_COMP4EN
DECL|COMP4_CSR_COMP4INSEL_0|macro|COMP4_CSR_COMP4INSEL_0
DECL|COMP4_CSR_COMP4INSEL_1|macro|COMP4_CSR_COMP4INSEL_1
DECL|COMP4_CSR_COMP4INSEL_2|macro|COMP4_CSR_COMP4INSEL_2
DECL|COMP4_CSR_COMP4INSEL_Msk|macro|COMP4_CSR_COMP4INSEL_Msk
DECL|COMP4_CSR_COMP4INSEL_Pos|macro|COMP4_CSR_COMP4INSEL_Pos
DECL|COMP4_CSR_COMP4INSEL|macro|COMP4_CSR_COMP4INSEL
DECL|COMP4_CSR_COMP4LOCK_Msk|macro|COMP4_CSR_COMP4LOCK_Msk
DECL|COMP4_CSR_COMP4LOCK_Pos|macro|COMP4_CSR_COMP4LOCK_Pos
DECL|COMP4_CSR_COMP4LOCK|macro|COMP4_CSR_COMP4LOCK
DECL|COMP4_CSR_COMP4OUTSEL_0|macro|COMP4_CSR_COMP4OUTSEL_0
DECL|COMP4_CSR_COMP4OUTSEL_1|macro|COMP4_CSR_COMP4OUTSEL_1
DECL|COMP4_CSR_COMP4OUTSEL_2|macro|COMP4_CSR_COMP4OUTSEL_2
DECL|COMP4_CSR_COMP4OUTSEL_3|macro|COMP4_CSR_COMP4OUTSEL_3
DECL|COMP4_CSR_COMP4OUTSEL_Msk|macro|COMP4_CSR_COMP4OUTSEL_Msk
DECL|COMP4_CSR_COMP4OUTSEL_Pos|macro|COMP4_CSR_COMP4OUTSEL_Pos
DECL|COMP4_CSR_COMP4OUTSEL|macro|COMP4_CSR_COMP4OUTSEL
DECL|COMP4_CSR_COMP4OUT_Msk|macro|COMP4_CSR_COMP4OUT_Msk
DECL|COMP4_CSR_COMP4OUT_Pos|macro|COMP4_CSR_COMP4OUT_Pos
DECL|COMP4_CSR_COMP4OUT|macro|COMP4_CSR_COMP4OUT
DECL|COMP4_CSR_COMP4POL_Msk|macro|COMP4_CSR_COMP4POL_Msk
DECL|COMP4_CSR_COMP4POL_Pos|macro|COMP4_CSR_COMP4POL_Pos
DECL|COMP4_CSR_COMP4POL|macro|COMP4_CSR_COMP4POL
DECL|COMP4|macro|COMP4
DECL|COMP6_BASE|macro|COMP6_BASE
DECL|COMP6_CSR_COMP6BLANKING_0|macro|COMP6_CSR_COMP6BLANKING_0
DECL|COMP6_CSR_COMP6BLANKING_1|macro|COMP6_CSR_COMP6BLANKING_1
DECL|COMP6_CSR_COMP6BLANKING_2|macro|COMP6_CSR_COMP6BLANKING_2
DECL|COMP6_CSR_COMP6BLANKING_Msk|macro|COMP6_CSR_COMP6BLANKING_Msk
DECL|COMP6_CSR_COMP6BLANKING_Pos|macro|COMP6_CSR_COMP6BLANKING_Pos
DECL|COMP6_CSR_COMP6BLANKING|macro|COMP6_CSR_COMP6BLANKING
DECL|COMP6_CSR_COMP6EN_Msk|macro|COMP6_CSR_COMP6EN_Msk
DECL|COMP6_CSR_COMP6EN_Pos|macro|COMP6_CSR_COMP6EN_Pos
DECL|COMP6_CSR_COMP6EN|macro|COMP6_CSR_COMP6EN
DECL|COMP6_CSR_COMP6INSEL_0|macro|COMP6_CSR_COMP6INSEL_0
DECL|COMP6_CSR_COMP6INSEL_1|macro|COMP6_CSR_COMP6INSEL_1
DECL|COMP6_CSR_COMP6INSEL_2|macro|COMP6_CSR_COMP6INSEL_2
DECL|COMP6_CSR_COMP6INSEL_Msk|macro|COMP6_CSR_COMP6INSEL_Msk
DECL|COMP6_CSR_COMP6INSEL_Pos|macro|COMP6_CSR_COMP6INSEL_Pos
DECL|COMP6_CSR_COMP6INSEL|macro|COMP6_CSR_COMP6INSEL
DECL|COMP6_CSR_COMP6LOCK_Msk|macro|COMP6_CSR_COMP6LOCK_Msk
DECL|COMP6_CSR_COMP6LOCK_Pos|macro|COMP6_CSR_COMP6LOCK_Pos
DECL|COMP6_CSR_COMP6LOCK|macro|COMP6_CSR_COMP6LOCK
DECL|COMP6_CSR_COMP6OUTSEL_0|macro|COMP6_CSR_COMP6OUTSEL_0
DECL|COMP6_CSR_COMP6OUTSEL_1|macro|COMP6_CSR_COMP6OUTSEL_1
DECL|COMP6_CSR_COMP6OUTSEL_2|macro|COMP6_CSR_COMP6OUTSEL_2
DECL|COMP6_CSR_COMP6OUTSEL_3|macro|COMP6_CSR_COMP6OUTSEL_3
DECL|COMP6_CSR_COMP6OUTSEL_Msk|macro|COMP6_CSR_COMP6OUTSEL_Msk
DECL|COMP6_CSR_COMP6OUTSEL_Pos|macro|COMP6_CSR_COMP6OUTSEL_Pos
DECL|COMP6_CSR_COMP6OUTSEL|macro|COMP6_CSR_COMP6OUTSEL
DECL|COMP6_CSR_COMP6OUT_Msk|macro|COMP6_CSR_COMP6OUT_Msk
DECL|COMP6_CSR_COMP6OUT_Pos|macro|COMP6_CSR_COMP6OUT_Pos
DECL|COMP6_CSR_COMP6OUT|macro|COMP6_CSR_COMP6OUT
DECL|COMP6_CSR_COMP6POL_Msk|macro|COMP6_CSR_COMP6POL_Msk
DECL|COMP6_CSR_COMP6POL_Pos|macro|COMP6_CSR_COMP6POL_Pos
DECL|COMP6_CSR_COMP6POL|macro|COMP6_CSR_COMP6POL
DECL|COMP6|macro|COMP6
DECL|COMP_BASE|macro|COMP_BASE
DECL|COMP_CSR_COMP2SW1|macro|COMP_CSR_COMP2SW1
DECL|COMP_CSR_COMPxBLANKING_0|macro|COMP_CSR_COMPxBLANKING_0
DECL|COMP_CSR_COMPxBLANKING_1|macro|COMP_CSR_COMPxBLANKING_1
DECL|COMP_CSR_COMPxBLANKING_2|macro|COMP_CSR_COMPxBLANKING_2
DECL|COMP_CSR_COMPxBLANKING_Msk|macro|COMP_CSR_COMPxBLANKING_Msk
DECL|COMP_CSR_COMPxBLANKING_Pos|macro|COMP_CSR_COMPxBLANKING_Pos
DECL|COMP_CSR_COMPxBLANKING|macro|COMP_CSR_COMPxBLANKING
DECL|COMP_CSR_COMPxEN_Msk|macro|COMP_CSR_COMPxEN_Msk
DECL|COMP_CSR_COMPxEN_Pos|macro|COMP_CSR_COMPxEN_Pos
DECL|COMP_CSR_COMPxEN|macro|COMP_CSR_COMPxEN
DECL|COMP_CSR_COMPxINSEL_0|macro|COMP_CSR_COMPxINSEL_0
DECL|COMP_CSR_COMPxINSEL_1|macro|COMP_CSR_COMPxINSEL_1
DECL|COMP_CSR_COMPxINSEL_2|macro|COMP_CSR_COMPxINSEL_2
DECL|COMP_CSR_COMPxINSEL_Msk|macro|COMP_CSR_COMPxINSEL_Msk
DECL|COMP_CSR_COMPxINSEL_Pos|macro|COMP_CSR_COMPxINSEL_Pos
DECL|COMP_CSR_COMPxINSEL|macro|COMP_CSR_COMPxINSEL
DECL|COMP_CSR_COMPxLOCK_Msk|macro|COMP_CSR_COMPxLOCK_Msk
DECL|COMP_CSR_COMPxLOCK_Pos|macro|COMP_CSR_COMPxLOCK_Pos
DECL|COMP_CSR_COMPxLOCK|macro|COMP_CSR_COMPxLOCK
DECL|COMP_CSR_COMPxOUTSEL_0|macro|COMP_CSR_COMPxOUTSEL_0
DECL|COMP_CSR_COMPxOUTSEL_1|macro|COMP_CSR_COMPxOUTSEL_1
DECL|COMP_CSR_COMPxOUTSEL_2|macro|COMP_CSR_COMPxOUTSEL_2
DECL|COMP_CSR_COMPxOUTSEL_3|macro|COMP_CSR_COMPxOUTSEL_3
DECL|COMP_CSR_COMPxOUTSEL_Msk|macro|COMP_CSR_COMPxOUTSEL_Msk
DECL|COMP_CSR_COMPxOUTSEL_Pos|macro|COMP_CSR_COMPxOUTSEL_Pos
DECL|COMP_CSR_COMPxOUTSEL|macro|COMP_CSR_COMPxOUTSEL
DECL|COMP_CSR_COMPxOUT_Msk|macro|COMP_CSR_COMPxOUT_Msk
DECL|COMP_CSR_COMPxOUT_Pos|macro|COMP_CSR_COMPxOUT_Pos
DECL|COMP_CSR_COMPxOUT|macro|COMP_CSR_COMPxOUT
DECL|COMP_CSR_COMPxPOL_Msk|macro|COMP_CSR_COMPxPOL_Msk
DECL|COMP_CSR_COMPxPOL_Pos|macro|COMP_CSR_COMPxPOL_Pos
DECL|COMP_CSR_COMPxPOL|macro|COMP_CSR_COMPxPOL
DECL|COMP_CSR_COMPxSW1_Msk|macro|COMP_CSR_COMPxSW1_Msk
DECL|COMP_CSR_COMPxSW1_Pos|macro|COMP_CSR_COMPxSW1_Pos
DECL|COMP_CSR_COMPxSW1|macro|COMP_CSR_COMPxSW1
DECL|COMP_Common_TypeDef|typedef|} COMP_Common_TypeDef;
DECL|COMP_IRQHandler|macro|COMP_IRQHandler
DECL|COMP_IRQn|macro|COMP_IRQn
DECL|COMP_TypeDef|typedef|} COMP_TypeDef;
DECL|COMP_V1_3_0_0|macro|COMP_V1_3_0_0
DECL|COMP|macro|COMP
DECL|CPAR|member|__IO uint32_t CPAR; /*!< DMA channel x peripheral address register */
DECL|CR1|member|__IO uint32_t CR1; /*!< I2C Control register 1, Address offset: 0x00 */
DECL|CR1|member|__IO uint32_t CR1; /*!< SPI Control register 1, Address offset: 0x00 */
DECL|CR1|member|__IO uint32_t CR1; /*!< TIM control register 1, Address offset: 0x00 */
DECL|CR1|member|__IO uint32_t CR1; /*!< USART Control register 1, Address offset: 0x00 */
DECL|CR2|member|__IO uint32_t CR2; /*!< I2C Control register 2, Address offset: 0x04 */
DECL|CR2|member|__IO uint32_t CR2; /*!< SPI Control register 2, Address offset: 0x04 */
DECL|CR2|member|__IO uint32_t CR2; /*!< TIM control register 2, Address offset: 0x04 */
DECL|CR2|member|__IO uint32_t CR2; /*!< USART Control register 2, Address offset: 0x04 */
DECL|CR3|member|__IO uint32_t CR3; /*!< USART Control register 3, Address offset: 0x08 */
DECL|CRCPR|member|__IO uint32_t CRCPR; /*!< SPI CRC polynomial register, Address offset: 0x10 */
DECL|CRC_BASE|macro|CRC_BASE
DECL|CRC_CR_POLYSIZE_0|macro|CRC_CR_POLYSIZE_0
DECL|CRC_CR_POLYSIZE_1|macro|CRC_CR_POLYSIZE_1
DECL|CRC_CR_POLYSIZE_Msk|macro|CRC_CR_POLYSIZE_Msk
DECL|CRC_CR_POLYSIZE_Pos|macro|CRC_CR_POLYSIZE_Pos
DECL|CRC_CR_POLYSIZE|macro|CRC_CR_POLYSIZE
DECL|CRC_CR_RESET_Msk|macro|CRC_CR_RESET_Msk
DECL|CRC_CR_RESET_Pos|macro|CRC_CR_RESET_Pos
DECL|CRC_CR_RESET|macro|CRC_CR_RESET
DECL|CRC_CR_REV_IN_0|macro|CRC_CR_REV_IN_0
DECL|CRC_CR_REV_IN_1|macro|CRC_CR_REV_IN_1
DECL|CRC_CR_REV_IN_Msk|macro|CRC_CR_REV_IN_Msk
DECL|CRC_CR_REV_IN_Pos|macro|CRC_CR_REV_IN_Pos
DECL|CRC_CR_REV_IN|macro|CRC_CR_REV_IN
DECL|CRC_CR_REV_OUT_Msk|macro|CRC_CR_REV_OUT_Msk
DECL|CRC_CR_REV_OUT_Pos|macro|CRC_CR_REV_OUT_Pos
DECL|CRC_CR_REV_OUT|macro|CRC_CR_REV_OUT
DECL|CRC_DR_DR_Msk|macro|CRC_DR_DR_Msk
DECL|CRC_DR_DR_Pos|macro|CRC_DR_DR_Pos
DECL|CRC_DR_DR|macro|CRC_DR_DR
DECL|CRC_IDR_IDR|macro|CRC_IDR_IDR
DECL|CRC_INIT_INIT_Msk|macro|CRC_INIT_INIT_Msk
DECL|CRC_INIT_INIT_Pos|macro|CRC_INIT_INIT_Pos
DECL|CRC_INIT_INIT|macro|CRC_INIT_INIT
DECL|CRC_POL_POL_Msk|macro|CRC_POL_POL_Msk
DECL|CRC_POL_POL_Pos|macro|CRC_POL_POL_Pos
DECL|CRC_POL_POL|macro|CRC_POL_POL
DECL|CRC_TypeDef|typedef|} CRC_TypeDef;
DECL|CRC|macro|CRC
DECL|CR|member|__IO uint32_t CR; /*!< ADC control register, Address offset: 0x08 */
DECL|CR|member|__IO uint32_t CR; /*!< CRC Control register, Address offset: 0x08 */
DECL|CR|member|__IO uint32_t CR; /*!< DAC control register, Address offset: 0x00 */
DECL|CR|member|__IO uint32_t CR; /*!< Debug MCU configuration register, Address offset: 0x04 */
DECL|CR|member|__IO uint32_t CR; /*!< FLASH control register, Address offset: 0x10 */
DECL|CR|member|__IO uint32_t CR; /*!< PWR power control register, Address offset: 0x00 */
DECL|CR|member|__IO uint32_t CR; /*!< RCC clock control register, Address offset: 0x00 */
DECL|CR|member|__IO uint32_t CR; /*!< RTC control register, Address offset: 0x08 */
DECL|CR|member|__IO uint32_t CR; /*!< TSC control register, Address offset: 0x00 */
DECL|CR|member|__IO uint32_t CR; /*!< WWDG Control register, Address offset: 0x00 */
DECL|CSR|member|__IO uint32_t CSR; /*!< ADC Common status register, Address offset: ADC1/3 base address + 0x300 */
DECL|CSR|member|__IO uint32_t CSR; /*!< COMP control and status register, Address offset: 0x00 */
DECL|CSR|member|__IO uint32_t CSR; /*!< COMP control and status register, used for bits common to several COMP instances, Address offset: 0x00 */
DECL|CSR|member|__IO uint32_t CSR; /*!< OPAMP control and status register, Address offset: 0x00 */
DECL|CSR|member|__IO uint32_t CSR; /*!< PWR power control/status register, Address offset: 0x04 */
DECL|CSR|member|__IO uint32_t CSR; /*!< RCC clock control & status register, Address offset: 0x24 */
DECL|DAC1_BASE|macro|DAC1_BASE
DECL|DAC1|macro|DAC1
DECL|DAC_BASE|macro|DAC_BASE
DECL|DAC_CR_BOFF1_Msk|macro|DAC_CR_BOFF1_Msk
DECL|DAC_CR_BOFF1_Pos|macro|DAC_CR_BOFF1_Pos
DECL|DAC_CR_BOFF1|macro|DAC_CR_BOFF1
DECL|DAC_CR_DMAEN1_Msk|macro|DAC_CR_DMAEN1_Msk
DECL|DAC_CR_DMAEN1_Pos|macro|DAC_CR_DMAEN1_Pos
DECL|DAC_CR_DMAEN1|macro|DAC_CR_DMAEN1
DECL|DAC_CR_DMAUDRIE1_Msk|macro|DAC_CR_DMAUDRIE1_Msk
DECL|DAC_CR_DMAUDRIE1_Pos|macro|DAC_CR_DMAUDRIE1_Pos
DECL|DAC_CR_DMAUDRIE1|macro|DAC_CR_DMAUDRIE1
DECL|DAC_CR_EN1_Msk|macro|DAC_CR_EN1_Msk
DECL|DAC_CR_EN1_Pos|macro|DAC_CR_EN1_Pos
DECL|DAC_CR_EN1|macro|DAC_CR_EN1
DECL|DAC_CR_MAMP1_0|macro|DAC_CR_MAMP1_0
DECL|DAC_CR_MAMP1_1|macro|DAC_CR_MAMP1_1
DECL|DAC_CR_MAMP1_2|macro|DAC_CR_MAMP1_2
DECL|DAC_CR_MAMP1_3|macro|DAC_CR_MAMP1_3
DECL|DAC_CR_MAMP1_Msk|macro|DAC_CR_MAMP1_Msk
DECL|DAC_CR_MAMP1_Pos|macro|DAC_CR_MAMP1_Pos
DECL|DAC_CR_MAMP1|macro|DAC_CR_MAMP1
DECL|DAC_CR_TEN1_Msk|macro|DAC_CR_TEN1_Msk
DECL|DAC_CR_TEN1_Pos|macro|DAC_CR_TEN1_Pos
DECL|DAC_CR_TEN1|macro|DAC_CR_TEN1
DECL|DAC_CR_TSEL1_0|macro|DAC_CR_TSEL1_0
DECL|DAC_CR_TSEL1_1|macro|DAC_CR_TSEL1_1
DECL|DAC_CR_TSEL1_2|macro|DAC_CR_TSEL1_2
DECL|DAC_CR_TSEL1_Msk|macro|DAC_CR_TSEL1_Msk
DECL|DAC_CR_TSEL1_Pos|macro|DAC_CR_TSEL1_Pos
DECL|DAC_CR_TSEL1|macro|DAC_CR_TSEL1
DECL|DAC_CR_WAVE1_0|macro|DAC_CR_WAVE1_0
DECL|DAC_CR_WAVE1_1|macro|DAC_CR_WAVE1_1
DECL|DAC_CR_WAVE1_Msk|macro|DAC_CR_WAVE1_Msk
DECL|DAC_CR_WAVE1_Pos|macro|DAC_CR_WAVE1_Pos
DECL|DAC_CR_WAVE1|macro|DAC_CR_WAVE1
DECL|DAC_DHR12L1_DACC1DHR_Msk|macro|DAC_DHR12L1_DACC1DHR_Msk
DECL|DAC_DHR12L1_DACC1DHR_Pos|macro|DAC_DHR12L1_DACC1DHR_Pos
DECL|DAC_DHR12L1_DACC1DHR|macro|DAC_DHR12L1_DACC1DHR
DECL|DAC_DHR12LD_DACC1DHR_Msk|macro|DAC_DHR12LD_DACC1DHR_Msk
DECL|DAC_DHR12LD_DACC1DHR_Pos|macro|DAC_DHR12LD_DACC1DHR_Pos
DECL|DAC_DHR12LD_DACC1DHR|macro|DAC_DHR12LD_DACC1DHR
DECL|DAC_DHR12R1_DACC1DHR_Msk|macro|DAC_DHR12R1_DACC1DHR_Msk
DECL|DAC_DHR12R1_DACC1DHR_Pos|macro|DAC_DHR12R1_DACC1DHR_Pos
DECL|DAC_DHR12R1_DACC1DHR|macro|DAC_DHR12R1_DACC1DHR
DECL|DAC_DHR12RD_DACC1DHR_Msk|macro|DAC_DHR12RD_DACC1DHR_Msk
DECL|DAC_DHR12RD_DACC1DHR_Pos|macro|DAC_DHR12RD_DACC1DHR_Pos
DECL|DAC_DHR12RD_DACC1DHR|macro|DAC_DHR12RD_DACC1DHR
DECL|DAC_DHR8R1_DACC1DHR_Msk|macro|DAC_DHR8R1_DACC1DHR_Msk
DECL|DAC_DHR8R1_DACC1DHR_Pos|macro|DAC_DHR8R1_DACC1DHR_Pos
DECL|DAC_DHR8R1_DACC1DHR|macro|DAC_DHR8R1_DACC1DHR
DECL|DAC_DHR8RD_DACC1DHR_Msk|macro|DAC_DHR8RD_DACC1DHR_Msk
DECL|DAC_DHR8RD_DACC1DHR_Pos|macro|DAC_DHR8RD_DACC1DHR_Pos
DECL|DAC_DHR8RD_DACC1DHR|macro|DAC_DHR8RD_DACC1DHR
DECL|DAC_DOR1_DACC1DOR_Msk|macro|DAC_DOR1_DACC1DOR_Msk
DECL|DAC_DOR1_DACC1DOR_Pos|macro|DAC_DOR1_DACC1DOR_Pos
DECL|DAC_DOR1_DACC1DOR|macro|DAC_DOR1_DACC1DOR
DECL|DAC_SR_DMAUDR1_Msk|macro|DAC_SR_DMAUDR1_Msk
DECL|DAC_SR_DMAUDR1_Pos|macro|DAC_SR_DMAUDR1_Pos
DECL|DAC_SR_DMAUDR1|macro|DAC_SR_DMAUDR1
DECL|DAC_SWTRIGR_SWTRIG1_Msk|macro|DAC_SWTRIGR_SWTRIG1_Msk
DECL|DAC_SWTRIGR_SWTRIG1_Pos|macro|DAC_SWTRIGR_SWTRIG1_Pos
DECL|DAC_SWTRIGR_SWTRIG1|macro|DAC_SWTRIGR_SWTRIG1
DECL|DAC_TypeDef|typedef|} DAC_TypeDef;
DECL|DAC|macro|DAC
DECL|DADDR|member|__IO uint16_t DADDR; /*!< Device address register, Address offset: 0x4C */
DECL|DBGMCU_APB1_FZ_DBG_CAN_STOP_Msk|macro|DBGMCU_APB1_FZ_DBG_CAN_STOP_Msk
DECL|DBGMCU_APB1_FZ_DBG_CAN_STOP_Pos|macro|DBGMCU_APB1_FZ_DBG_CAN_STOP_Pos
DECL|DBGMCU_APB1_FZ_DBG_CAN_STOP|macro|DBGMCU_APB1_FZ_DBG_CAN_STOP
DECL|DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Msk|macro|DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Msk
DECL|DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Pos|macro|DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Pos
DECL|DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT|macro|DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT
DECL|DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Msk|macro|DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Msk
DECL|DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Pos|macro|DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Pos
DECL|DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT|macro|DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT
DECL|DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Msk|macro|DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Msk
DECL|DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Pos|macro|DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Pos
DECL|DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT|macro|DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT
DECL|DBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk|macro|DBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk
DECL|DBGMCU_APB1_FZ_DBG_IWDG_STOP_Pos|macro|DBGMCU_APB1_FZ_DBG_IWDG_STOP_Pos
DECL|DBGMCU_APB1_FZ_DBG_IWDG_STOP|macro|DBGMCU_APB1_FZ_DBG_IWDG_STOP
DECL|DBGMCU_APB1_FZ_DBG_RTC_STOP_Msk|macro|DBGMCU_APB1_FZ_DBG_RTC_STOP_Msk
DECL|DBGMCU_APB1_FZ_DBG_RTC_STOP_Pos|macro|DBGMCU_APB1_FZ_DBG_RTC_STOP_Pos
DECL|DBGMCU_APB1_FZ_DBG_RTC_STOP|macro|DBGMCU_APB1_FZ_DBG_RTC_STOP
DECL|DBGMCU_APB1_FZ_DBG_TIM2_STOP_Msk|macro|DBGMCU_APB1_FZ_DBG_TIM2_STOP_Msk
DECL|DBGMCU_APB1_FZ_DBG_TIM2_STOP_Pos|macro|DBGMCU_APB1_FZ_DBG_TIM2_STOP_Pos
DECL|DBGMCU_APB1_FZ_DBG_TIM2_STOP|macro|DBGMCU_APB1_FZ_DBG_TIM2_STOP
DECL|DBGMCU_APB1_FZ_DBG_TIM6_STOP_Msk|macro|DBGMCU_APB1_FZ_DBG_TIM6_STOP_Msk
DECL|DBGMCU_APB1_FZ_DBG_TIM6_STOP_Pos|macro|DBGMCU_APB1_FZ_DBG_TIM6_STOP_Pos
DECL|DBGMCU_APB1_FZ_DBG_TIM6_STOP|macro|DBGMCU_APB1_FZ_DBG_TIM6_STOP
DECL|DBGMCU_APB1_FZ_DBG_WWDG_STOP_Msk|macro|DBGMCU_APB1_FZ_DBG_WWDG_STOP_Msk
DECL|DBGMCU_APB1_FZ_DBG_WWDG_STOP_Pos|macro|DBGMCU_APB1_FZ_DBG_WWDG_STOP_Pos
DECL|DBGMCU_APB1_FZ_DBG_WWDG_STOP|macro|DBGMCU_APB1_FZ_DBG_WWDG_STOP
DECL|DBGMCU_APB2_FZ_DBG_TIM15_STOP_Msk|macro|DBGMCU_APB2_FZ_DBG_TIM15_STOP_Msk
DECL|DBGMCU_APB2_FZ_DBG_TIM15_STOP_Pos|macro|DBGMCU_APB2_FZ_DBG_TIM15_STOP_Pos
DECL|DBGMCU_APB2_FZ_DBG_TIM15_STOP|macro|DBGMCU_APB2_FZ_DBG_TIM15_STOP
DECL|DBGMCU_APB2_FZ_DBG_TIM16_STOP_Msk|macro|DBGMCU_APB2_FZ_DBG_TIM16_STOP_Msk
DECL|DBGMCU_APB2_FZ_DBG_TIM16_STOP_Pos|macro|DBGMCU_APB2_FZ_DBG_TIM16_STOP_Pos
DECL|DBGMCU_APB2_FZ_DBG_TIM16_STOP|macro|DBGMCU_APB2_FZ_DBG_TIM16_STOP
DECL|DBGMCU_APB2_FZ_DBG_TIM17_STOP_Msk|macro|DBGMCU_APB2_FZ_DBG_TIM17_STOP_Msk
DECL|DBGMCU_APB2_FZ_DBG_TIM17_STOP_Pos|macro|DBGMCU_APB2_FZ_DBG_TIM17_STOP_Pos
DECL|DBGMCU_APB2_FZ_DBG_TIM17_STOP|macro|DBGMCU_APB2_FZ_DBG_TIM17_STOP
DECL|DBGMCU_APB2_FZ_DBG_TIM1_STOP_Msk|macro|DBGMCU_APB2_FZ_DBG_TIM1_STOP_Msk
DECL|DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos|macro|DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos
DECL|DBGMCU_APB2_FZ_DBG_TIM1_STOP|macro|DBGMCU_APB2_FZ_DBG_TIM1_STOP
DECL|DBGMCU_BASE|macro|DBGMCU_BASE
DECL|DBGMCU_CR_DBG_SLEEP_Msk|macro|DBGMCU_CR_DBG_SLEEP_Msk
DECL|DBGMCU_CR_DBG_SLEEP_Pos|macro|DBGMCU_CR_DBG_SLEEP_Pos
DECL|DBGMCU_CR_DBG_SLEEP|macro|DBGMCU_CR_DBG_SLEEP
DECL|DBGMCU_CR_DBG_STANDBY_Msk|macro|DBGMCU_CR_DBG_STANDBY_Msk
DECL|DBGMCU_CR_DBG_STANDBY_Pos|macro|DBGMCU_CR_DBG_STANDBY_Pos
DECL|DBGMCU_CR_DBG_STANDBY|macro|DBGMCU_CR_DBG_STANDBY
DECL|DBGMCU_CR_DBG_STOP_Msk|macro|DBGMCU_CR_DBG_STOP_Msk
DECL|DBGMCU_CR_DBG_STOP_Pos|macro|DBGMCU_CR_DBG_STOP_Pos
DECL|DBGMCU_CR_DBG_STOP|macro|DBGMCU_CR_DBG_STOP
DECL|DBGMCU_CR_TRACE_IOEN_Msk|macro|DBGMCU_CR_TRACE_IOEN_Msk
DECL|DBGMCU_CR_TRACE_IOEN_Pos|macro|DBGMCU_CR_TRACE_IOEN_Pos
DECL|DBGMCU_CR_TRACE_IOEN|macro|DBGMCU_CR_TRACE_IOEN
DECL|DBGMCU_CR_TRACE_MODE_0|macro|DBGMCU_CR_TRACE_MODE_0
DECL|DBGMCU_CR_TRACE_MODE_1|macro|DBGMCU_CR_TRACE_MODE_1
DECL|DBGMCU_CR_TRACE_MODE_Msk|macro|DBGMCU_CR_TRACE_MODE_Msk
DECL|DBGMCU_CR_TRACE_MODE_Pos|macro|DBGMCU_CR_TRACE_MODE_Pos
DECL|DBGMCU_CR_TRACE_MODE|macro|DBGMCU_CR_TRACE_MODE
DECL|DBGMCU_IDCODE_DEV_ID_Msk|macro|DBGMCU_IDCODE_DEV_ID_Msk
DECL|DBGMCU_IDCODE_DEV_ID_Pos|macro|DBGMCU_IDCODE_DEV_ID_Pos
DECL|DBGMCU_IDCODE_DEV_ID|macro|DBGMCU_IDCODE_DEV_ID
DECL|DBGMCU_IDCODE_REV_ID_Msk|macro|DBGMCU_IDCODE_REV_ID_Msk
DECL|DBGMCU_IDCODE_REV_ID_Pos|macro|DBGMCU_IDCODE_REV_ID_Pos
DECL|DBGMCU_IDCODE_REV_ID|macro|DBGMCU_IDCODE_REV_ID
DECL|DBGMCU_TypeDef|typedef|}DBGMCU_TypeDef;
DECL|DBGMCU|macro|DBGMCU
DECL|DCR|member|__IO uint32_t DCR; /*!< TIM DMA control register, Address offset: 0x48 */
DECL|DHR12L1|member|__IO uint32_t DHR12L1; /*!< DAC channel1 12-bit left aligned data holding register, Address offset: 0x0C */
DECL|DHR12LD|member|__IO uint32_t DHR12LD; /*!< DUAL DAC 12-bit left aligned data holding register, Address offset: 0x24 */
DECL|DHR12R1|member|__IO uint32_t DHR12R1; /*!< DAC channel1 12-bit right-aligned data holding register, Address offset: 0x08 */
DECL|DHR12RD|member|__IO uint32_t DHR12RD; /*!< Dual DAC 12-bit right-aligned data holding register, Address offset: 0x20 */
DECL|DHR8R1|member|__IO uint32_t DHR8R1; /*!< DAC channel1 8-bit right aligned data holding register, Address offset: 0x10 */
DECL|DHR8RD|member|__IO uint32_t DHR8RD; /*!< DUAL DAC 8-bit right aligned data holding register, Address offset: 0x28 */
DECL|DIER|member|__IO uint32_t DIER; /*!< TIM DMA/interrupt enable register, Address offset: 0x0C */
DECL|DIFSEL|member|__IO uint32_t DIFSEL; /*!< ADC Differential Mode Selection Register, Address offset: 0xB0 */
DECL|DMA1_BASE|macro|DMA1_BASE
DECL|DMA1_Channel1_BASE|macro|DMA1_Channel1_BASE
DECL|DMA1_Channel1_IRQn|enumerator|DMA1_Channel1_IRQn = 11, /*!< DMA1 Channel 1 Interrupt */
DECL|DMA1_Channel1|macro|DMA1_Channel1
DECL|DMA1_Channel2_BASE|macro|DMA1_Channel2_BASE
DECL|DMA1_Channel2_IRQn|enumerator|DMA1_Channel2_IRQn = 12, /*!< DMA1 Channel 2 Interrupt */
DECL|DMA1_Channel2|macro|DMA1_Channel2
DECL|DMA1_Channel3_BASE|macro|DMA1_Channel3_BASE
DECL|DMA1_Channel3_IRQn|enumerator|DMA1_Channel3_IRQn = 13, /*!< DMA1 Channel 3 Interrupt */
DECL|DMA1_Channel3|macro|DMA1_Channel3
DECL|DMA1_Channel4_BASE|macro|DMA1_Channel4_BASE
DECL|DMA1_Channel4_IRQn|enumerator|DMA1_Channel4_IRQn = 14, /*!< DMA1 Channel 4 Interrupt */
DECL|DMA1_Channel4|macro|DMA1_Channel4
DECL|DMA1_Channel5_BASE|macro|DMA1_Channel5_BASE
DECL|DMA1_Channel5_IRQn|enumerator|DMA1_Channel5_IRQn = 15, /*!< DMA1 Channel 5 Interrupt */
DECL|DMA1_Channel5|macro|DMA1_Channel5
DECL|DMA1_Channel6_BASE|macro|DMA1_Channel6_BASE
DECL|DMA1_Channel6_IRQn|enumerator|DMA1_Channel6_IRQn = 16, /*!< DMA1 Channel 6 Interrupt */
DECL|DMA1_Channel6|macro|DMA1_Channel6
DECL|DMA1_Channel7_BASE|macro|DMA1_Channel7_BASE
DECL|DMA1_Channel7_IRQn|enumerator|DMA1_Channel7_IRQn = 17, /*!< DMA1 Channel 7 Interrupt */
DECL|DMA1_Channel7|macro|DMA1_Channel7
DECL|DMA1|macro|DMA1
DECL|DMAR|member|__IO uint32_t DMAR; /*!< TIM DMA address for full transfer, Address offset: 0x4C */
DECL|DMA_CCR_CIRC_Msk|macro|DMA_CCR_CIRC_Msk
DECL|DMA_CCR_CIRC_Pos|macro|DMA_CCR_CIRC_Pos
DECL|DMA_CCR_CIRC|macro|DMA_CCR_CIRC
DECL|DMA_CCR_DIR_Msk|macro|DMA_CCR_DIR_Msk
DECL|DMA_CCR_DIR_Pos|macro|DMA_CCR_DIR_Pos
DECL|DMA_CCR_DIR|macro|DMA_CCR_DIR
DECL|DMA_CCR_EN_Msk|macro|DMA_CCR_EN_Msk
DECL|DMA_CCR_EN_Pos|macro|DMA_CCR_EN_Pos
DECL|DMA_CCR_EN|macro|DMA_CCR_EN
DECL|DMA_CCR_HTIE_Msk|macro|DMA_CCR_HTIE_Msk
DECL|DMA_CCR_HTIE_Pos|macro|DMA_CCR_HTIE_Pos
DECL|DMA_CCR_HTIE|macro|DMA_CCR_HTIE
DECL|DMA_CCR_MEM2MEM_Msk|macro|DMA_CCR_MEM2MEM_Msk
DECL|DMA_CCR_MEM2MEM_Pos|macro|DMA_CCR_MEM2MEM_Pos
DECL|DMA_CCR_MEM2MEM|macro|DMA_CCR_MEM2MEM
DECL|DMA_CCR_MINC_Msk|macro|DMA_CCR_MINC_Msk
DECL|DMA_CCR_MINC_Pos|macro|DMA_CCR_MINC_Pos
DECL|DMA_CCR_MINC|macro|DMA_CCR_MINC
DECL|DMA_CCR_MSIZE_0|macro|DMA_CCR_MSIZE_0
DECL|DMA_CCR_MSIZE_1|macro|DMA_CCR_MSIZE_1
DECL|DMA_CCR_MSIZE_Msk|macro|DMA_CCR_MSIZE_Msk
DECL|DMA_CCR_MSIZE_Pos|macro|DMA_CCR_MSIZE_Pos
DECL|DMA_CCR_MSIZE|macro|DMA_CCR_MSIZE
DECL|DMA_CCR_PINC_Msk|macro|DMA_CCR_PINC_Msk
DECL|DMA_CCR_PINC_Pos|macro|DMA_CCR_PINC_Pos
DECL|DMA_CCR_PINC|macro|DMA_CCR_PINC
DECL|DMA_CCR_PL_0|macro|DMA_CCR_PL_0
DECL|DMA_CCR_PL_1|macro|DMA_CCR_PL_1
DECL|DMA_CCR_PL_Msk|macro|DMA_CCR_PL_Msk
DECL|DMA_CCR_PL_Pos|macro|DMA_CCR_PL_Pos
DECL|DMA_CCR_PL|macro|DMA_CCR_PL
DECL|DMA_CCR_PSIZE_0|macro|DMA_CCR_PSIZE_0
DECL|DMA_CCR_PSIZE_1|macro|DMA_CCR_PSIZE_1
DECL|DMA_CCR_PSIZE_Msk|macro|DMA_CCR_PSIZE_Msk
DECL|DMA_CCR_PSIZE_Pos|macro|DMA_CCR_PSIZE_Pos
DECL|DMA_CCR_PSIZE|macro|DMA_CCR_PSIZE
DECL|DMA_CCR_TCIE_Msk|macro|DMA_CCR_TCIE_Msk
DECL|DMA_CCR_TCIE_Pos|macro|DMA_CCR_TCIE_Pos
DECL|DMA_CCR_TCIE|macro|DMA_CCR_TCIE
DECL|DMA_CCR_TEIE_Msk|macro|DMA_CCR_TEIE_Msk
DECL|DMA_CCR_TEIE_Pos|macro|DMA_CCR_TEIE_Pos
DECL|DMA_CCR_TEIE|macro|DMA_CCR_TEIE
DECL|DMA_CMAR_MA_Msk|macro|DMA_CMAR_MA_Msk
DECL|DMA_CMAR_MA_Pos|macro|DMA_CMAR_MA_Pos
DECL|DMA_CMAR_MA|macro|DMA_CMAR_MA
DECL|DMA_CNDTR_NDT_Msk|macro|DMA_CNDTR_NDT_Msk
DECL|DMA_CNDTR_NDT_Pos|macro|DMA_CNDTR_NDT_Pos
DECL|DMA_CNDTR_NDT|macro|DMA_CNDTR_NDT
DECL|DMA_CPAR_PA_Msk|macro|DMA_CPAR_PA_Msk
DECL|DMA_CPAR_PA_Pos|macro|DMA_CPAR_PA_Pos
DECL|DMA_CPAR_PA|macro|DMA_CPAR_PA
DECL|DMA_Channel_TypeDef|typedef|} DMA_Channel_TypeDef;
DECL|DMA_IFCR_CGIF1_Msk|macro|DMA_IFCR_CGIF1_Msk
DECL|DMA_IFCR_CGIF1_Pos|macro|DMA_IFCR_CGIF1_Pos
DECL|DMA_IFCR_CGIF1|macro|DMA_IFCR_CGIF1
DECL|DMA_IFCR_CGIF2_Msk|macro|DMA_IFCR_CGIF2_Msk
DECL|DMA_IFCR_CGIF2_Pos|macro|DMA_IFCR_CGIF2_Pos
DECL|DMA_IFCR_CGIF2|macro|DMA_IFCR_CGIF2
DECL|DMA_IFCR_CGIF3_Msk|macro|DMA_IFCR_CGIF3_Msk
DECL|DMA_IFCR_CGIF3_Pos|macro|DMA_IFCR_CGIF3_Pos
DECL|DMA_IFCR_CGIF3|macro|DMA_IFCR_CGIF3
DECL|DMA_IFCR_CGIF4_Msk|macro|DMA_IFCR_CGIF4_Msk
DECL|DMA_IFCR_CGIF4_Pos|macro|DMA_IFCR_CGIF4_Pos
DECL|DMA_IFCR_CGIF4|macro|DMA_IFCR_CGIF4
DECL|DMA_IFCR_CGIF5_Msk|macro|DMA_IFCR_CGIF5_Msk
DECL|DMA_IFCR_CGIF5_Pos|macro|DMA_IFCR_CGIF5_Pos
DECL|DMA_IFCR_CGIF5|macro|DMA_IFCR_CGIF5
DECL|DMA_IFCR_CGIF6_Msk|macro|DMA_IFCR_CGIF6_Msk
DECL|DMA_IFCR_CGIF6_Pos|macro|DMA_IFCR_CGIF6_Pos
DECL|DMA_IFCR_CGIF6|macro|DMA_IFCR_CGIF6
DECL|DMA_IFCR_CGIF7_Msk|macro|DMA_IFCR_CGIF7_Msk
DECL|DMA_IFCR_CGIF7_Pos|macro|DMA_IFCR_CGIF7_Pos
DECL|DMA_IFCR_CGIF7|macro|DMA_IFCR_CGIF7
DECL|DMA_IFCR_CHTIF1_Msk|macro|DMA_IFCR_CHTIF1_Msk
DECL|DMA_IFCR_CHTIF1_Pos|macro|DMA_IFCR_CHTIF1_Pos
DECL|DMA_IFCR_CHTIF1|macro|DMA_IFCR_CHTIF1
DECL|DMA_IFCR_CHTIF2_Msk|macro|DMA_IFCR_CHTIF2_Msk
DECL|DMA_IFCR_CHTIF2_Pos|macro|DMA_IFCR_CHTIF2_Pos
DECL|DMA_IFCR_CHTIF2|macro|DMA_IFCR_CHTIF2
DECL|DMA_IFCR_CHTIF3_Msk|macro|DMA_IFCR_CHTIF3_Msk
DECL|DMA_IFCR_CHTIF3_Pos|macro|DMA_IFCR_CHTIF3_Pos
DECL|DMA_IFCR_CHTIF3|macro|DMA_IFCR_CHTIF3
DECL|DMA_IFCR_CHTIF4_Msk|macro|DMA_IFCR_CHTIF4_Msk
DECL|DMA_IFCR_CHTIF4_Pos|macro|DMA_IFCR_CHTIF4_Pos
DECL|DMA_IFCR_CHTIF4|macro|DMA_IFCR_CHTIF4
DECL|DMA_IFCR_CHTIF5_Msk|macro|DMA_IFCR_CHTIF5_Msk
DECL|DMA_IFCR_CHTIF5_Pos|macro|DMA_IFCR_CHTIF5_Pos
DECL|DMA_IFCR_CHTIF5|macro|DMA_IFCR_CHTIF5
DECL|DMA_IFCR_CHTIF6_Msk|macro|DMA_IFCR_CHTIF6_Msk
DECL|DMA_IFCR_CHTIF6_Pos|macro|DMA_IFCR_CHTIF6_Pos
DECL|DMA_IFCR_CHTIF6|macro|DMA_IFCR_CHTIF6
DECL|DMA_IFCR_CHTIF7_Msk|macro|DMA_IFCR_CHTIF7_Msk
DECL|DMA_IFCR_CHTIF7_Pos|macro|DMA_IFCR_CHTIF7_Pos
DECL|DMA_IFCR_CHTIF7|macro|DMA_IFCR_CHTIF7
DECL|DMA_IFCR_CTCIF1_Msk|macro|DMA_IFCR_CTCIF1_Msk
DECL|DMA_IFCR_CTCIF1_Pos|macro|DMA_IFCR_CTCIF1_Pos
DECL|DMA_IFCR_CTCIF1|macro|DMA_IFCR_CTCIF1
DECL|DMA_IFCR_CTCIF2_Msk|macro|DMA_IFCR_CTCIF2_Msk
DECL|DMA_IFCR_CTCIF2_Pos|macro|DMA_IFCR_CTCIF2_Pos
DECL|DMA_IFCR_CTCIF2|macro|DMA_IFCR_CTCIF2
DECL|DMA_IFCR_CTCIF3_Msk|macro|DMA_IFCR_CTCIF3_Msk
DECL|DMA_IFCR_CTCIF3_Pos|macro|DMA_IFCR_CTCIF3_Pos
DECL|DMA_IFCR_CTCIF3|macro|DMA_IFCR_CTCIF3
DECL|DMA_IFCR_CTCIF4_Msk|macro|DMA_IFCR_CTCIF4_Msk
DECL|DMA_IFCR_CTCIF4_Pos|macro|DMA_IFCR_CTCIF4_Pos
DECL|DMA_IFCR_CTCIF4|macro|DMA_IFCR_CTCIF4
DECL|DMA_IFCR_CTCIF5_Msk|macro|DMA_IFCR_CTCIF5_Msk
DECL|DMA_IFCR_CTCIF5_Pos|macro|DMA_IFCR_CTCIF5_Pos
DECL|DMA_IFCR_CTCIF5|macro|DMA_IFCR_CTCIF5
DECL|DMA_IFCR_CTCIF6_Msk|macro|DMA_IFCR_CTCIF6_Msk
DECL|DMA_IFCR_CTCIF6_Pos|macro|DMA_IFCR_CTCIF6_Pos
DECL|DMA_IFCR_CTCIF6|macro|DMA_IFCR_CTCIF6
DECL|DMA_IFCR_CTCIF7_Msk|macro|DMA_IFCR_CTCIF7_Msk
DECL|DMA_IFCR_CTCIF7_Pos|macro|DMA_IFCR_CTCIF7_Pos
DECL|DMA_IFCR_CTCIF7|macro|DMA_IFCR_CTCIF7
DECL|DMA_IFCR_CTEIF1_Msk|macro|DMA_IFCR_CTEIF1_Msk
DECL|DMA_IFCR_CTEIF1_Pos|macro|DMA_IFCR_CTEIF1_Pos
DECL|DMA_IFCR_CTEIF1|macro|DMA_IFCR_CTEIF1
DECL|DMA_IFCR_CTEIF2_Msk|macro|DMA_IFCR_CTEIF2_Msk
DECL|DMA_IFCR_CTEIF2_Pos|macro|DMA_IFCR_CTEIF2_Pos
DECL|DMA_IFCR_CTEIF2|macro|DMA_IFCR_CTEIF2
DECL|DMA_IFCR_CTEIF3_Msk|macro|DMA_IFCR_CTEIF3_Msk
DECL|DMA_IFCR_CTEIF3_Pos|macro|DMA_IFCR_CTEIF3_Pos
DECL|DMA_IFCR_CTEIF3|macro|DMA_IFCR_CTEIF3
DECL|DMA_IFCR_CTEIF4_Msk|macro|DMA_IFCR_CTEIF4_Msk
DECL|DMA_IFCR_CTEIF4_Pos|macro|DMA_IFCR_CTEIF4_Pos
DECL|DMA_IFCR_CTEIF4|macro|DMA_IFCR_CTEIF4
DECL|DMA_IFCR_CTEIF5_Msk|macro|DMA_IFCR_CTEIF5_Msk
DECL|DMA_IFCR_CTEIF5_Pos|macro|DMA_IFCR_CTEIF5_Pos
DECL|DMA_IFCR_CTEIF5|macro|DMA_IFCR_CTEIF5
DECL|DMA_IFCR_CTEIF6_Msk|macro|DMA_IFCR_CTEIF6_Msk
DECL|DMA_IFCR_CTEIF6_Pos|macro|DMA_IFCR_CTEIF6_Pos
DECL|DMA_IFCR_CTEIF6|macro|DMA_IFCR_CTEIF6
DECL|DMA_IFCR_CTEIF7_Msk|macro|DMA_IFCR_CTEIF7_Msk
DECL|DMA_IFCR_CTEIF7_Pos|macro|DMA_IFCR_CTEIF7_Pos
DECL|DMA_IFCR_CTEIF7|macro|DMA_IFCR_CTEIF7
DECL|DMA_ISR_GIF1_Msk|macro|DMA_ISR_GIF1_Msk
DECL|DMA_ISR_GIF1_Pos|macro|DMA_ISR_GIF1_Pos
DECL|DMA_ISR_GIF1|macro|DMA_ISR_GIF1
DECL|DMA_ISR_GIF2_Msk|macro|DMA_ISR_GIF2_Msk
DECL|DMA_ISR_GIF2_Pos|macro|DMA_ISR_GIF2_Pos
DECL|DMA_ISR_GIF2|macro|DMA_ISR_GIF2
DECL|DMA_ISR_GIF3_Msk|macro|DMA_ISR_GIF3_Msk
DECL|DMA_ISR_GIF3_Pos|macro|DMA_ISR_GIF3_Pos
DECL|DMA_ISR_GIF3|macro|DMA_ISR_GIF3
DECL|DMA_ISR_GIF4_Msk|macro|DMA_ISR_GIF4_Msk
DECL|DMA_ISR_GIF4_Pos|macro|DMA_ISR_GIF4_Pos
DECL|DMA_ISR_GIF4|macro|DMA_ISR_GIF4
DECL|DMA_ISR_GIF5_Msk|macro|DMA_ISR_GIF5_Msk
DECL|DMA_ISR_GIF5_Pos|macro|DMA_ISR_GIF5_Pos
DECL|DMA_ISR_GIF5|macro|DMA_ISR_GIF5
DECL|DMA_ISR_GIF6_Msk|macro|DMA_ISR_GIF6_Msk
DECL|DMA_ISR_GIF6_Pos|macro|DMA_ISR_GIF6_Pos
DECL|DMA_ISR_GIF6|macro|DMA_ISR_GIF6
DECL|DMA_ISR_GIF7_Msk|macro|DMA_ISR_GIF7_Msk
DECL|DMA_ISR_GIF7_Pos|macro|DMA_ISR_GIF7_Pos
DECL|DMA_ISR_GIF7|macro|DMA_ISR_GIF7
DECL|DMA_ISR_HTIF1_Msk|macro|DMA_ISR_HTIF1_Msk
DECL|DMA_ISR_HTIF1_Pos|macro|DMA_ISR_HTIF1_Pos
DECL|DMA_ISR_HTIF1|macro|DMA_ISR_HTIF1
DECL|DMA_ISR_HTIF2_Msk|macro|DMA_ISR_HTIF2_Msk
DECL|DMA_ISR_HTIF2_Pos|macro|DMA_ISR_HTIF2_Pos
DECL|DMA_ISR_HTIF2|macro|DMA_ISR_HTIF2
DECL|DMA_ISR_HTIF3_Msk|macro|DMA_ISR_HTIF3_Msk
DECL|DMA_ISR_HTIF3_Pos|macro|DMA_ISR_HTIF3_Pos
DECL|DMA_ISR_HTIF3|macro|DMA_ISR_HTIF3
DECL|DMA_ISR_HTIF4_Msk|macro|DMA_ISR_HTIF4_Msk
DECL|DMA_ISR_HTIF4_Pos|macro|DMA_ISR_HTIF4_Pos
DECL|DMA_ISR_HTIF4|macro|DMA_ISR_HTIF4
DECL|DMA_ISR_HTIF5_Msk|macro|DMA_ISR_HTIF5_Msk
DECL|DMA_ISR_HTIF5_Pos|macro|DMA_ISR_HTIF5_Pos
DECL|DMA_ISR_HTIF5|macro|DMA_ISR_HTIF5
DECL|DMA_ISR_HTIF6_Msk|macro|DMA_ISR_HTIF6_Msk
DECL|DMA_ISR_HTIF6_Pos|macro|DMA_ISR_HTIF6_Pos
DECL|DMA_ISR_HTIF6|macro|DMA_ISR_HTIF6
DECL|DMA_ISR_HTIF7_Msk|macro|DMA_ISR_HTIF7_Msk
DECL|DMA_ISR_HTIF7_Pos|macro|DMA_ISR_HTIF7_Pos
DECL|DMA_ISR_HTIF7|macro|DMA_ISR_HTIF7
DECL|DMA_ISR_TCIF1_Msk|macro|DMA_ISR_TCIF1_Msk
DECL|DMA_ISR_TCIF1_Pos|macro|DMA_ISR_TCIF1_Pos
DECL|DMA_ISR_TCIF1|macro|DMA_ISR_TCIF1
DECL|DMA_ISR_TCIF2_Msk|macro|DMA_ISR_TCIF2_Msk
DECL|DMA_ISR_TCIF2_Pos|macro|DMA_ISR_TCIF2_Pos
DECL|DMA_ISR_TCIF2|macro|DMA_ISR_TCIF2
DECL|DMA_ISR_TCIF3_Msk|macro|DMA_ISR_TCIF3_Msk
DECL|DMA_ISR_TCIF3_Pos|macro|DMA_ISR_TCIF3_Pos
DECL|DMA_ISR_TCIF3|macro|DMA_ISR_TCIF3
DECL|DMA_ISR_TCIF4_Msk|macro|DMA_ISR_TCIF4_Msk
DECL|DMA_ISR_TCIF4_Pos|macro|DMA_ISR_TCIF4_Pos
DECL|DMA_ISR_TCIF4|macro|DMA_ISR_TCIF4
DECL|DMA_ISR_TCIF5_Msk|macro|DMA_ISR_TCIF5_Msk
DECL|DMA_ISR_TCIF5_Pos|macro|DMA_ISR_TCIF5_Pos
DECL|DMA_ISR_TCIF5|macro|DMA_ISR_TCIF5
DECL|DMA_ISR_TCIF6_Msk|macro|DMA_ISR_TCIF6_Msk
DECL|DMA_ISR_TCIF6_Pos|macro|DMA_ISR_TCIF6_Pos
DECL|DMA_ISR_TCIF6|macro|DMA_ISR_TCIF6
DECL|DMA_ISR_TCIF7_Msk|macro|DMA_ISR_TCIF7_Msk
DECL|DMA_ISR_TCIF7_Pos|macro|DMA_ISR_TCIF7_Pos
DECL|DMA_ISR_TCIF7|macro|DMA_ISR_TCIF7
DECL|DMA_ISR_TEIF1_Msk|macro|DMA_ISR_TEIF1_Msk
DECL|DMA_ISR_TEIF1_Pos|macro|DMA_ISR_TEIF1_Pos
DECL|DMA_ISR_TEIF1|macro|DMA_ISR_TEIF1
DECL|DMA_ISR_TEIF2_Msk|macro|DMA_ISR_TEIF2_Msk
DECL|DMA_ISR_TEIF2_Pos|macro|DMA_ISR_TEIF2_Pos
DECL|DMA_ISR_TEIF2|macro|DMA_ISR_TEIF2
DECL|DMA_ISR_TEIF3_Msk|macro|DMA_ISR_TEIF3_Msk
DECL|DMA_ISR_TEIF3_Pos|macro|DMA_ISR_TEIF3_Pos
DECL|DMA_ISR_TEIF3|macro|DMA_ISR_TEIF3
DECL|DMA_ISR_TEIF4_Msk|macro|DMA_ISR_TEIF4_Msk
DECL|DMA_ISR_TEIF4_Pos|macro|DMA_ISR_TEIF4_Pos
DECL|DMA_ISR_TEIF4|macro|DMA_ISR_TEIF4
DECL|DMA_ISR_TEIF5_Msk|macro|DMA_ISR_TEIF5_Msk
DECL|DMA_ISR_TEIF5_Pos|macro|DMA_ISR_TEIF5_Pos
DECL|DMA_ISR_TEIF5|macro|DMA_ISR_TEIF5
DECL|DMA_ISR_TEIF6_Msk|macro|DMA_ISR_TEIF6_Msk
DECL|DMA_ISR_TEIF6_Pos|macro|DMA_ISR_TEIF6_Pos
DECL|DMA_ISR_TEIF6|macro|DMA_ISR_TEIF6
DECL|DMA_ISR_TEIF7_Msk|macro|DMA_ISR_TEIF7_Msk
DECL|DMA_ISR_TEIF7_Pos|macro|DMA_ISR_TEIF7_Pos
DECL|DMA_ISR_TEIF7|macro|DMA_ISR_TEIF7
DECL|DMA_TypeDef|typedef|} DMA_TypeDef;
DECL|DOR1|member|__IO uint32_t DOR1; /*!< DAC channel1 data output register, Address offset: 0x2C */
DECL|DR|member|__IO uint32_t DR; /*!< ADC regular data register, Address offset: 0x40 */
DECL|DR|member|__IO uint32_t DR; /*!< CRC Data register, Address offset: 0x00 */
DECL|DR|member|__IO uint32_t DR; /*!< RTC date register, Address offset: 0x04 */
DECL|DR|member|__IO uint32_t DR; /*!< SPI data register, Address offset: 0x0C */
DECL|DebugMonitor_IRQn|enumerator|DebugMonitor_IRQn = -4, /*!< 12 Cortex-M4 Debug Monitor Interrupt */
DECL|EGR|member|__IO uint32_t EGR; /*!< TIM event generation register, Address offset: 0x14 */
DECL|EMR2|member|__IO uint32_t EMR2; /*!< EXTI Event mask register, Address offset: 0x24 */
DECL|EMR|member|__IO uint32_t EMR; /*!<EXTI Event mask register, Address offset: 0x04 */
DECL|EP0R|member|__IO uint16_t EP0R; /*!< USB Endpoint 0 register, Address offset: 0x00 */
DECL|EP1R|member|__IO uint16_t EP1R; /*!< USB Endpoint 1 register, Address offset: 0x04 */
DECL|EP2R|member|__IO uint16_t EP2R; /*!< USB Endpoint 2 register, Address offset: 0x08 */
DECL|EP3R|member|__IO uint16_t EP3R; /*!< USB Endpoint 3 register, Address offset: 0x0C */
DECL|EP4R|member|__IO uint16_t EP4R; /*!< USB Endpoint 4 register, Address offset: 0x10 */
DECL|EP5R|member|__IO uint16_t EP5R; /*!< USB Endpoint 5 register, Address offset: 0x14 */
DECL|EP6R|member|__IO uint16_t EP6R; /*!< USB Endpoint 6 register, Address offset: 0x18 */
DECL|EP7R|member|__IO uint16_t EP7R; /*!< USB Endpoint 7 register, Address offset: 0x1C */
DECL|ESR|member|__IO uint32_t ESR; /*!< CAN error status register, Address offset: 0x18 */
DECL|EXTI0_IRQn|enumerator|EXTI0_IRQn = 6, /*!< EXTI Line0 Interrupt */
DECL|EXTI15_10_IRQn|enumerator|EXTI15_10_IRQn = 40, /*!< External Line[15:10] Interrupts */
DECL|EXTI1_IRQn|enumerator|EXTI1_IRQn = 7, /*!< EXTI Line1 Interrupt */
DECL|EXTI2_TSC_IRQn|enumerator|EXTI2_TSC_IRQn = 8, /*!< EXTI Line2 Interrupt and Touch Sense Controller Interrupt */
DECL|EXTI3_IRQn|enumerator|EXTI3_IRQn = 9, /*!< EXTI Line3 Interrupt */
DECL|EXTI4_IRQn|enumerator|EXTI4_IRQn = 10, /*!< EXTI Line4 Interrupt */
DECL|EXTI9_5_IRQn|enumerator|EXTI9_5_IRQn = 23, /*!< External Line[9:5] Interrupts */
DECL|EXTICR|member|__IO uint32_t EXTICR[4]; /*!< SYSCFG external interrupt configuration registers, Address offset: 0x14-0x08 */
DECL|EXTI_32_63_SUPPORT|macro|EXTI_32_63_SUPPORT
DECL|EXTI_BASE|macro|EXTI_BASE
DECL|EXTI_EMR2_EM32|macro|EXTI_EMR2_EM32
DECL|EXTI_EMR2_EM33|macro|EXTI_EMR2_EM33
DECL|EXTI_EMR2_EM34|macro|EXTI_EMR2_EM34
DECL|EXTI_EMR2_EM35|macro|EXTI_EMR2_EM35
DECL|EXTI_EMR2_EM_Msk|macro|EXTI_EMR2_EM_Msk
DECL|EXTI_EMR2_EM_Msk|macro|EXTI_EMR2_EM_Msk
DECL|EXTI_EMR2_EM_Msk|macro|EXTI_EMR2_EM_Msk
DECL|EXTI_EMR2_EM_Pos|macro|EXTI_EMR2_EM_Pos
DECL|EXTI_EMR2_EM_Pos|macro|EXTI_EMR2_EM_Pos
DECL|EXTI_EMR2_EM_Pos|macro|EXTI_EMR2_EM_Pos
DECL|EXTI_EMR2_EM|macro|EXTI_EMR2_EM
DECL|EXTI_EMR2_EM|macro|EXTI_EMR2_EM
DECL|EXTI_EMR2_EM|macro|EXTI_EMR2_EM
DECL|EXTI_EMR2_MR32_Msk|macro|EXTI_EMR2_MR32_Msk
DECL|EXTI_EMR2_MR32_Pos|macro|EXTI_EMR2_MR32_Pos
DECL|EXTI_EMR2_MR32|macro|EXTI_EMR2_MR32
DECL|EXTI_EMR_EM0|macro|EXTI_EMR_EM0
DECL|EXTI_EMR_EM10|macro|EXTI_EMR_EM10
DECL|EXTI_EMR_EM11|macro|EXTI_EMR_EM11
DECL|EXTI_EMR_EM12|macro|EXTI_EMR_EM12
DECL|EXTI_EMR_EM13|macro|EXTI_EMR_EM13
DECL|EXTI_EMR_EM14|macro|EXTI_EMR_EM14
DECL|EXTI_EMR_EM15|macro|EXTI_EMR_EM15
DECL|EXTI_EMR_EM16|macro|EXTI_EMR_EM16
DECL|EXTI_EMR_EM17|macro|EXTI_EMR_EM17
DECL|EXTI_EMR_EM18|macro|EXTI_EMR_EM18
DECL|EXTI_EMR_EM19|macro|EXTI_EMR_EM19
DECL|EXTI_EMR_EM1|macro|EXTI_EMR_EM1
DECL|EXTI_EMR_EM20|macro|EXTI_EMR_EM20
DECL|EXTI_EMR_EM21|macro|EXTI_EMR_EM21
DECL|EXTI_EMR_EM22|macro|EXTI_EMR_EM22
DECL|EXTI_EMR_EM23|macro|EXTI_EMR_EM23
DECL|EXTI_EMR_EM24|macro|EXTI_EMR_EM24
DECL|EXTI_EMR_EM25|macro|EXTI_EMR_EM25
DECL|EXTI_EMR_EM26|macro|EXTI_EMR_EM26
DECL|EXTI_EMR_EM27|macro|EXTI_EMR_EM27
DECL|EXTI_EMR_EM28|macro|EXTI_EMR_EM28
DECL|EXTI_EMR_EM29|macro|EXTI_EMR_EM29
DECL|EXTI_EMR_EM2|macro|EXTI_EMR_EM2
DECL|EXTI_EMR_EM30|macro|EXTI_EMR_EM30
DECL|EXTI_EMR_EM31|macro|EXTI_EMR_EM31
DECL|EXTI_EMR_EM3|macro|EXTI_EMR_EM3
DECL|EXTI_EMR_EM4|macro|EXTI_EMR_EM4
DECL|EXTI_EMR_EM5|macro|EXTI_EMR_EM5
DECL|EXTI_EMR_EM6|macro|EXTI_EMR_EM6
DECL|EXTI_EMR_EM7|macro|EXTI_EMR_EM7
DECL|EXTI_EMR_EM8|macro|EXTI_EMR_EM8
DECL|EXTI_EMR_EM9|macro|EXTI_EMR_EM9
DECL|EXTI_EMR_MR0_Msk|macro|EXTI_EMR_MR0_Msk
DECL|EXTI_EMR_MR0_Pos|macro|EXTI_EMR_MR0_Pos
DECL|EXTI_EMR_MR0|macro|EXTI_EMR_MR0
DECL|EXTI_EMR_MR10_Msk|macro|EXTI_EMR_MR10_Msk
DECL|EXTI_EMR_MR10_Pos|macro|EXTI_EMR_MR10_Pos
DECL|EXTI_EMR_MR10|macro|EXTI_EMR_MR10
DECL|EXTI_EMR_MR11_Msk|macro|EXTI_EMR_MR11_Msk
DECL|EXTI_EMR_MR11_Pos|macro|EXTI_EMR_MR11_Pos
DECL|EXTI_EMR_MR11|macro|EXTI_EMR_MR11
DECL|EXTI_EMR_MR12_Msk|macro|EXTI_EMR_MR12_Msk
DECL|EXTI_EMR_MR12_Pos|macro|EXTI_EMR_MR12_Pos
DECL|EXTI_EMR_MR12|macro|EXTI_EMR_MR12
DECL|EXTI_EMR_MR13_Msk|macro|EXTI_EMR_MR13_Msk
DECL|EXTI_EMR_MR13_Pos|macro|EXTI_EMR_MR13_Pos
DECL|EXTI_EMR_MR13|macro|EXTI_EMR_MR13
DECL|EXTI_EMR_MR14_Msk|macro|EXTI_EMR_MR14_Msk
DECL|EXTI_EMR_MR14_Pos|macro|EXTI_EMR_MR14_Pos
DECL|EXTI_EMR_MR14|macro|EXTI_EMR_MR14
DECL|EXTI_EMR_MR15_Msk|macro|EXTI_EMR_MR15_Msk
DECL|EXTI_EMR_MR15_Pos|macro|EXTI_EMR_MR15_Pos
DECL|EXTI_EMR_MR15|macro|EXTI_EMR_MR15
DECL|EXTI_EMR_MR16_Msk|macro|EXTI_EMR_MR16_Msk
DECL|EXTI_EMR_MR16_Pos|macro|EXTI_EMR_MR16_Pos
DECL|EXTI_EMR_MR16|macro|EXTI_EMR_MR16
DECL|EXTI_EMR_MR17_Msk|macro|EXTI_EMR_MR17_Msk
DECL|EXTI_EMR_MR17_Pos|macro|EXTI_EMR_MR17_Pos
DECL|EXTI_EMR_MR17|macro|EXTI_EMR_MR17
DECL|EXTI_EMR_MR18_Msk|macro|EXTI_EMR_MR18_Msk
DECL|EXTI_EMR_MR18_Pos|macro|EXTI_EMR_MR18_Pos
DECL|EXTI_EMR_MR18|macro|EXTI_EMR_MR18
DECL|EXTI_EMR_MR19_Msk|macro|EXTI_EMR_MR19_Msk
DECL|EXTI_EMR_MR19_Pos|macro|EXTI_EMR_MR19_Pos
DECL|EXTI_EMR_MR19|macro|EXTI_EMR_MR19
DECL|EXTI_EMR_MR1_Msk|macro|EXTI_EMR_MR1_Msk
DECL|EXTI_EMR_MR1_Pos|macro|EXTI_EMR_MR1_Pos
DECL|EXTI_EMR_MR1|macro|EXTI_EMR_MR1
DECL|EXTI_EMR_MR20_Msk|macro|EXTI_EMR_MR20_Msk
DECL|EXTI_EMR_MR20_Pos|macro|EXTI_EMR_MR20_Pos
DECL|EXTI_EMR_MR20|macro|EXTI_EMR_MR20
DECL|EXTI_EMR_MR22_Msk|macro|EXTI_EMR_MR22_Msk
DECL|EXTI_EMR_MR22_Pos|macro|EXTI_EMR_MR22_Pos
DECL|EXTI_EMR_MR22|macro|EXTI_EMR_MR22
DECL|EXTI_EMR_MR23_Msk|macro|EXTI_EMR_MR23_Msk
DECL|EXTI_EMR_MR23_Pos|macro|EXTI_EMR_MR23_Pos
DECL|EXTI_EMR_MR23|macro|EXTI_EMR_MR23
DECL|EXTI_EMR_MR24_Msk|macro|EXTI_EMR_MR24_Msk
DECL|EXTI_EMR_MR24_Pos|macro|EXTI_EMR_MR24_Pos
DECL|EXTI_EMR_MR24|macro|EXTI_EMR_MR24
DECL|EXTI_EMR_MR25_Msk|macro|EXTI_EMR_MR25_Msk
DECL|EXTI_EMR_MR25_Pos|macro|EXTI_EMR_MR25_Pos
DECL|EXTI_EMR_MR25|macro|EXTI_EMR_MR25
DECL|EXTI_EMR_MR27_Msk|macro|EXTI_EMR_MR27_Msk
DECL|EXTI_EMR_MR27_Pos|macro|EXTI_EMR_MR27_Pos
DECL|EXTI_EMR_MR27|macro|EXTI_EMR_MR27
DECL|EXTI_EMR_MR2_Msk|macro|EXTI_EMR_MR2_Msk
DECL|EXTI_EMR_MR2_Pos|macro|EXTI_EMR_MR2_Pos
DECL|EXTI_EMR_MR2|macro|EXTI_EMR_MR2
DECL|EXTI_EMR_MR30_Msk|macro|EXTI_EMR_MR30_Msk
DECL|EXTI_EMR_MR30_Pos|macro|EXTI_EMR_MR30_Pos
DECL|EXTI_EMR_MR30|macro|EXTI_EMR_MR30
DECL|EXTI_EMR_MR3_Msk|macro|EXTI_EMR_MR3_Msk
DECL|EXTI_EMR_MR3_Pos|macro|EXTI_EMR_MR3_Pos
DECL|EXTI_EMR_MR3|macro|EXTI_EMR_MR3
DECL|EXTI_EMR_MR4_Msk|macro|EXTI_EMR_MR4_Msk
DECL|EXTI_EMR_MR4_Pos|macro|EXTI_EMR_MR4_Pos
DECL|EXTI_EMR_MR4|macro|EXTI_EMR_MR4
DECL|EXTI_EMR_MR5_Msk|macro|EXTI_EMR_MR5_Msk
DECL|EXTI_EMR_MR5_Pos|macro|EXTI_EMR_MR5_Pos
DECL|EXTI_EMR_MR5|macro|EXTI_EMR_MR5
DECL|EXTI_EMR_MR6_Msk|macro|EXTI_EMR_MR6_Msk
DECL|EXTI_EMR_MR6_Pos|macro|EXTI_EMR_MR6_Pos
DECL|EXTI_EMR_MR6|macro|EXTI_EMR_MR6
DECL|EXTI_EMR_MR7_Msk|macro|EXTI_EMR_MR7_Msk
DECL|EXTI_EMR_MR7_Pos|macro|EXTI_EMR_MR7_Pos
DECL|EXTI_EMR_MR7|macro|EXTI_EMR_MR7
DECL|EXTI_EMR_MR8_Msk|macro|EXTI_EMR_MR8_Msk
DECL|EXTI_EMR_MR8_Pos|macro|EXTI_EMR_MR8_Pos
DECL|EXTI_EMR_MR8|macro|EXTI_EMR_MR8
DECL|EXTI_EMR_MR9_Msk|macro|EXTI_EMR_MR9_Msk
DECL|EXTI_EMR_MR9_Pos|macro|EXTI_EMR_MR9_Pos
DECL|EXTI_EMR_MR9|macro|EXTI_EMR_MR9
DECL|EXTI_FTSR2_FT32|macro|EXTI_FTSR2_FT32
DECL|EXTI_FTSR2_FT33|macro|EXTI_FTSR2_FT33
DECL|EXTI_FTSR2_FT34|macro|EXTI_FTSR2_FT34
DECL|EXTI_FTSR2_FT35|macro|EXTI_FTSR2_FT35
DECL|EXTI_FTSR2_TR32_Msk|macro|EXTI_FTSR2_TR32_Msk
DECL|EXTI_FTSR2_TR32_Pos|macro|EXTI_FTSR2_TR32_Pos
DECL|EXTI_FTSR2_TR32|macro|EXTI_FTSR2_TR32
DECL|EXTI_FTSR_FT0|macro|EXTI_FTSR_FT0
DECL|EXTI_FTSR_FT10|macro|EXTI_FTSR_FT10
DECL|EXTI_FTSR_FT11|macro|EXTI_FTSR_FT11
DECL|EXTI_FTSR_FT12|macro|EXTI_FTSR_FT12
DECL|EXTI_FTSR_FT13|macro|EXTI_FTSR_FT13
DECL|EXTI_FTSR_FT14|macro|EXTI_FTSR_FT14
DECL|EXTI_FTSR_FT15|macro|EXTI_FTSR_FT15
DECL|EXTI_FTSR_FT16|macro|EXTI_FTSR_FT16
DECL|EXTI_FTSR_FT17|macro|EXTI_FTSR_FT17
DECL|EXTI_FTSR_FT18|macro|EXTI_FTSR_FT18
DECL|EXTI_FTSR_FT19|macro|EXTI_FTSR_FT19
DECL|EXTI_FTSR_FT1|macro|EXTI_FTSR_FT1
DECL|EXTI_FTSR_FT20|macro|EXTI_FTSR_FT20
DECL|EXTI_FTSR_FT21|macro|EXTI_FTSR_FT21
DECL|EXTI_FTSR_FT22|macro|EXTI_FTSR_FT22
DECL|EXTI_FTSR_FT23|macro|EXTI_FTSR_FT23
DECL|EXTI_FTSR_FT24|macro|EXTI_FTSR_FT24
DECL|EXTI_FTSR_FT25|macro|EXTI_FTSR_FT25
DECL|EXTI_FTSR_FT26|macro|EXTI_FTSR_FT26
DECL|EXTI_FTSR_FT27|macro|EXTI_FTSR_FT27
DECL|EXTI_FTSR_FT28|macro|EXTI_FTSR_FT28
DECL|EXTI_FTSR_FT29|macro|EXTI_FTSR_FT29
DECL|EXTI_FTSR_FT2|macro|EXTI_FTSR_FT2
DECL|EXTI_FTSR_FT30|macro|EXTI_FTSR_FT30
DECL|EXTI_FTSR_FT31|macro|EXTI_FTSR_FT31
DECL|EXTI_FTSR_FT3|macro|EXTI_FTSR_FT3
DECL|EXTI_FTSR_FT4|macro|EXTI_FTSR_FT4
DECL|EXTI_FTSR_FT5|macro|EXTI_FTSR_FT5
DECL|EXTI_FTSR_FT6|macro|EXTI_FTSR_FT6
DECL|EXTI_FTSR_FT7|macro|EXTI_FTSR_FT7
DECL|EXTI_FTSR_FT8|macro|EXTI_FTSR_FT8
DECL|EXTI_FTSR_FT9|macro|EXTI_FTSR_FT9
DECL|EXTI_FTSR_TR0_Msk|macro|EXTI_FTSR_TR0_Msk
DECL|EXTI_FTSR_TR0_Pos|macro|EXTI_FTSR_TR0_Pos
DECL|EXTI_FTSR_TR0|macro|EXTI_FTSR_TR0
DECL|EXTI_FTSR_TR10_Msk|macro|EXTI_FTSR_TR10_Msk
DECL|EXTI_FTSR_TR10_Pos|macro|EXTI_FTSR_TR10_Pos
DECL|EXTI_FTSR_TR10|macro|EXTI_FTSR_TR10
DECL|EXTI_FTSR_TR11_Msk|macro|EXTI_FTSR_TR11_Msk
DECL|EXTI_FTSR_TR11_Pos|macro|EXTI_FTSR_TR11_Pos
DECL|EXTI_FTSR_TR11|macro|EXTI_FTSR_TR11
DECL|EXTI_FTSR_TR12_Msk|macro|EXTI_FTSR_TR12_Msk
DECL|EXTI_FTSR_TR12_Pos|macro|EXTI_FTSR_TR12_Pos
DECL|EXTI_FTSR_TR12|macro|EXTI_FTSR_TR12
DECL|EXTI_FTSR_TR13_Msk|macro|EXTI_FTSR_TR13_Msk
DECL|EXTI_FTSR_TR13_Pos|macro|EXTI_FTSR_TR13_Pos
DECL|EXTI_FTSR_TR13|macro|EXTI_FTSR_TR13
DECL|EXTI_FTSR_TR14_Msk|macro|EXTI_FTSR_TR14_Msk
DECL|EXTI_FTSR_TR14_Pos|macro|EXTI_FTSR_TR14_Pos
DECL|EXTI_FTSR_TR14|macro|EXTI_FTSR_TR14
DECL|EXTI_FTSR_TR15_Msk|macro|EXTI_FTSR_TR15_Msk
DECL|EXTI_FTSR_TR15_Pos|macro|EXTI_FTSR_TR15_Pos
DECL|EXTI_FTSR_TR15|macro|EXTI_FTSR_TR15
DECL|EXTI_FTSR_TR16_Msk|macro|EXTI_FTSR_TR16_Msk
DECL|EXTI_FTSR_TR16_Pos|macro|EXTI_FTSR_TR16_Pos
DECL|EXTI_FTSR_TR16|macro|EXTI_FTSR_TR16
DECL|EXTI_FTSR_TR17_Msk|macro|EXTI_FTSR_TR17_Msk
DECL|EXTI_FTSR_TR17_Pos|macro|EXTI_FTSR_TR17_Pos
DECL|EXTI_FTSR_TR17|macro|EXTI_FTSR_TR17
DECL|EXTI_FTSR_TR18_Msk|macro|EXTI_FTSR_TR18_Msk
DECL|EXTI_FTSR_TR18_Pos|macro|EXTI_FTSR_TR18_Pos
DECL|EXTI_FTSR_TR18|macro|EXTI_FTSR_TR18
DECL|EXTI_FTSR_TR19_Msk|macro|EXTI_FTSR_TR19_Msk
DECL|EXTI_FTSR_TR19_Pos|macro|EXTI_FTSR_TR19_Pos
DECL|EXTI_FTSR_TR19|macro|EXTI_FTSR_TR19
DECL|EXTI_FTSR_TR1_Msk|macro|EXTI_FTSR_TR1_Msk
DECL|EXTI_FTSR_TR1_Pos|macro|EXTI_FTSR_TR1_Pos
DECL|EXTI_FTSR_TR1|macro|EXTI_FTSR_TR1
DECL|EXTI_FTSR_TR20_Msk|macro|EXTI_FTSR_TR20_Msk
DECL|EXTI_FTSR_TR20_Pos|macro|EXTI_FTSR_TR20_Pos
DECL|EXTI_FTSR_TR20|macro|EXTI_FTSR_TR20
DECL|EXTI_FTSR_TR22_Msk|macro|EXTI_FTSR_TR22_Msk
DECL|EXTI_FTSR_TR22_Pos|macro|EXTI_FTSR_TR22_Pos
DECL|EXTI_FTSR_TR22|macro|EXTI_FTSR_TR22
DECL|EXTI_FTSR_TR2_Msk|macro|EXTI_FTSR_TR2_Msk
DECL|EXTI_FTSR_TR2_Pos|macro|EXTI_FTSR_TR2_Pos
DECL|EXTI_FTSR_TR2|macro|EXTI_FTSR_TR2
DECL|EXTI_FTSR_TR30_Msk|macro|EXTI_FTSR_TR30_Msk
DECL|EXTI_FTSR_TR30_Pos|macro|EXTI_FTSR_TR30_Pos
DECL|EXTI_FTSR_TR30|macro|EXTI_FTSR_TR30
DECL|EXTI_FTSR_TR3_Msk|macro|EXTI_FTSR_TR3_Msk
DECL|EXTI_FTSR_TR3_Pos|macro|EXTI_FTSR_TR3_Pos
DECL|EXTI_FTSR_TR3|macro|EXTI_FTSR_TR3
DECL|EXTI_FTSR_TR4_Msk|macro|EXTI_FTSR_TR4_Msk
DECL|EXTI_FTSR_TR4_Pos|macro|EXTI_FTSR_TR4_Pos
DECL|EXTI_FTSR_TR4|macro|EXTI_FTSR_TR4
DECL|EXTI_FTSR_TR5_Msk|macro|EXTI_FTSR_TR5_Msk
DECL|EXTI_FTSR_TR5_Pos|macro|EXTI_FTSR_TR5_Pos
DECL|EXTI_FTSR_TR5|macro|EXTI_FTSR_TR5
DECL|EXTI_FTSR_TR6_Msk|macro|EXTI_FTSR_TR6_Msk
DECL|EXTI_FTSR_TR6_Pos|macro|EXTI_FTSR_TR6_Pos
DECL|EXTI_FTSR_TR6|macro|EXTI_FTSR_TR6
DECL|EXTI_FTSR_TR7_Msk|macro|EXTI_FTSR_TR7_Msk
DECL|EXTI_FTSR_TR7_Pos|macro|EXTI_FTSR_TR7_Pos
DECL|EXTI_FTSR_TR7|macro|EXTI_FTSR_TR7
DECL|EXTI_FTSR_TR8_Msk|macro|EXTI_FTSR_TR8_Msk
DECL|EXTI_FTSR_TR8_Pos|macro|EXTI_FTSR_TR8_Pos
DECL|EXTI_FTSR_TR8|macro|EXTI_FTSR_TR8
DECL|EXTI_FTSR_TR9_Msk|macro|EXTI_FTSR_TR9_Msk
DECL|EXTI_FTSR_TR9_Pos|macro|EXTI_FTSR_TR9_Pos
DECL|EXTI_FTSR_TR9|macro|EXTI_FTSR_TR9
DECL|EXTI_IMR2_IM32|macro|EXTI_IMR2_IM32
DECL|EXTI_IMR2_IM33|macro|EXTI_IMR2_IM33
DECL|EXTI_IMR2_IM34|macro|EXTI_IMR2_IM34
DECL|EXTI_IMR2_IM35|macro|EXTI_IMR2_IM35
DECL|EXTI_IMR2_IM_Msk|macro|EXTI_IMR2_IM_Msk
DECL|EXTI_IMR2_IM_Msk|macro|EXTI_IMR2_IM_Msk
DECL|EXTI_IMR2_IM_Msk|macro|EXTI_IMR2_IM_Msk
DECL|EXTI_IMR2_IM_Pos|macro|EXTI_IMR2_IM_Pos
DECL|EXTI_IMR2_IM_Pos|macro|EXTI_IMR2_IM_Pos
DECL|EXTI_IMR2_IM_Pos|macro|EXTI_IMR2_IM_Pos
DECL|EXTI_IMR2_IM|macro|EXTI_IMR2_IM
DECL|EXTI_IMR2_IM|macro|EXTI_IMR2_IM
DECL|EXTI_IMR2_IM|macro|EXTI_IMR2_IM
DECL|EXTI_IMR2_MR32_Msk|macro|EXTI_IMR2_MR32_Msk
DECL|EXTI_IMR2_MR32_Pos|macro|EXTI_IMR2_MR32_Pos
DECL|EXTI_IMR2_MR32|macro|EXTI_IMR2_MR32
DECL|EXTI_IMR_IM0|macro|EXTI_IMR_IM0
DECL|EXTI_IMR_IM10|macro|EXTI_IMR_IM10
DECL|EXTI_IMR_IM11|macro|EXTI_IMR_IM11
DECL|EXTI_IMR_IM12|macro|EXTI_IMR_IM12
DECL|EXTI_IMR_IM13|macro|EXTI_IMR_IM13
DECL|EXTI_IMR_IM14|macro|EXTI_IMR_IM14
DECL|EXTI_IMR_IM15|macro|EXTI_IMR_IM15
DECL|EXTI_IMR_IM16|macro|EXTI_IMR_IM16
DECL|EXTI_IMR_IM17|macro|EXTI_IMR_IM17
DECL|EXTI_IMR_IM18|macro|EXTI_IMR_IM18
DECL|EXTI_IMR_IM19|macro|EXTI_IMR_IM19
DECL|EXTI_IMR_IM1|macro|EXTI_IMR_IM1
DECL|EXTI_IMR_IM20|macro|EXTI_IMR_IM20
DECL|EXTI_IMR_IM21|macro|EXTI_IMR_IM21
DECL|EXTI_IMR_IM22|macro|EXTI_IMR_IM22
DECL|EXTI_IMR_IM23|macro|EXTI_IMR_IM23
DECL|EXTI_IMR_IM24|macro|EXTI_IMR_IM24
DECL|EXTI_IMR_IM25|macro|EXTI_IMR_IM25
DECL|EXTI_IMR_IM26|macro|EXTI_IMR_IM26
DECL|EXTI_IMR_IM27|macro|EXTI_IMR_IM27
DECL|EXTI_IMR_IM28|macro|EXTI_IMR_IM28
DECL|EXTI_IMR_IM29|macro|EXTI_IMR_IM29
DECL|EXTI_IMR_IM2|macro|EXTI_IMR_IM2
DECL|EXTI_IMR_IM30|macro|EXTI_IMR_IM30
DECL|EXTI_IMR_IM31|macro|EXTI_IMR_IM31
DECL|EXTI_IMR_IM3|macro|EXTI_IMR_IM3
DECL|EXTI_IMR_IM4|macro|EXTI_IMR_IM4
DECL|EXTI_IMR_IM5|macro|EXTI_IMR_IM5
DECL|EXTI_IMR_IM6|macro|EXTI_IMR_IM6
DECL|EXTI_IMR_IM7|macro|EXTI_IMR_IM7
DECL|EXTI_IMR_IM8|macro|EXTI_IMR_IM8
DECL|EXTI_IMR_IM9|macro|EXTI_IMR_IM9
DECL|EXTI_IMR_IM_Msk|macro|EXTI_IMR_IM_Msk
DECL|EXTI_IMR_IM_Pos|macro|EXTI_IMR_IM_Pos
DECL|EXTI_IMR_IM|macro|EXTI_IMR_IM
DECL|EXTI_IMR_MR0_Msk|macro|EXTI_IMR_MR0_Msk
DECL|EXTI_IMR_MR0_Pos|macro|EXTI_IMR_MR0_Pos
DECL|EXTI_IMR_MR0|macro|EXTI_IMR_MR0
DECL|EXTI_IMR_MR10_Msk|macro|EXTI_IMR_MR10_Msk
DECL|EXTI_IMR_MR10_Pos|macro|EXTI_IMR_MR10_Pos
DECL|EXTI_IMR_MR10|macro|EXTI_IMR_MR10
DECL|EXTI_IMR_MR11_Msk|macro|EXTI_IMR_MR11_Msk
DECL|EXTI_IMR_MR11_Pos|macro|EXTI_IMR_MR11_Pos
DECL|EXTI_IMR_MR11|macro|EXTI_IMR_MR11
DECL|EXTI_IMR_MR12_Msk|macro|EXTI_IMR_MR12_Msk
DECL|EXTI_IMR_MR12_Pos|macro|EXTI_IMR_MR12_Pos
DECL|EXTI_IMR_MR12|macro|EXTI_IMR_MR12
DECL|EXTI_IMR_MR13_Msk|macro|EXTI_IMR_MR13_Msk
DECL|EXTI_IMR_MR13_Pos|macro|EXTI_IMR_MR13_Pos
DECL|EXTI_IMR_MR13|macro|EXTI_IMR_MR13
DECL|EXTI_IMR_MR14_Msk|macro|EXTI_IMR_MR14_Msk
DECL|EXTI_IMR_MR14_Pos|macro|EXTI_IMR_MR14_Pos
DECL|EXTI_IMR_MR14|macro|EXTI_IMR_MR14
DECL|EXTI_IMR_MR15_Msk|macro|EXTI_IMR_MR15_Msk
DECL|EXTI_IMR_MR15_Pos|macro|EXTI_IMR_MR15_Pos
DECL|EXTI_IMR_MR15|macro|EXTI_IMR_MR15
DECL|EXTI_IMR_MR16_Msk|macro|EXTI_IMR_MR16_Msk
DECL|EXTI_IMR_MR16_Pos|macro|EXTI_IMR_MR16_Pos
DECL|EXTI_IMR_MR16|macro|EXTI_IMR_MR16
DECL|EXTI_IMR_MR17_Msk|macro|EXTI_IMR_MR17_Msk
DECL|EXTI_IMR_MR17_Pos|macro|EXTI_IMR_MR17_Pos
DECL|EXTI_IMR_MR17|macro|EXTI_IMR_MR17
DECL|EXTI_IMR_MR18_Msk|macro|EXTI_IMR_MR18_Msk
DECL|EXTI_IMR_MR18_Pos|macro|EXTI_IMR_MR18_Pos
DECL|EXTI_IMR_MR18|macro|EXTI_IMR_MR18
DECL|EXTI_IMR_MR19_Msk|macro|EXTI_IMR_MR19_Msk
DECL|EXTI_IMR_MR19_Pos|macro|EXTI_IMR_MR19_Pos
DECL|EXTI_IMR_MR19|macro|EXTI_IMR_MR19
DECL|EXTI_IMR_MR1_Msk|macro|EXTI_IMR_MR1_Msk
DECL|EXTI_IMR_MR1_Pos|macro|EXTI_IMR_MR1_Pos
DECL|EXTI_IMR_MR1|macro|EXTI_IMR_MR1
DECL|EXTI_IMR_MR20_Msk|macro|EXTI_IMR_MR20_Msk
DECL|EXTI_IMR_MR20_Pos|macro|EXTI_IMR_MR20_Pos
DECL|EXTI_IMR_MR20|macro|EXTI_IMR_MR20
DECL|EXTI_IMR_MR22_Msk|macro|EXTI_IMR_MR22_Msk
DECL|EXTI_IMR_MR22_Pos|macro|EXTI_IMR_MR22_Pos
DECL|EXTI_IMR_MR22|macro|EXTI_IMR_MR22
DECL|EXTI_IMR_MR23_Msk|macro|EXTI_IMR_MR23_Msk
DECL|EXTI_IMR_MR23_Pos|macro|EXTI_IMR_MR23_Pos
DECL|EXTI_IMR_MR23|macro|EXTI_IMR_MR23
DECL|EXTI_IMR_MR24_Msk|macro|EXTI_IMR_MR24_Msk
DECL|EXTI_IMR_MR24_Pos|macro|EXTI_IMR_MR24_Pos
DECL|EXTI_IMR_MR24|macro|EXTI_IMR_MR24
DECL|EXTI_IMR_MR25_Msk|macro|EXTI_IMR_MR25_Msk
DECL|EXTI_IMR_MR25_Pos|macro|EXTI_IMR_MR25_Pos
DECL|EXTI_IMR_MR25|macro|EXTI_IMR_MR25
DECL|EXTI_IMR_MR27_Msk|macro|EXTI_IMR_MR27_Msk
DECL|EXTI_IMR_MR27_Pos|macro|EXTI_IMR_MR27_Pos
DECL|EXTI_IMR_MR27|macro|EXTI_IMR_MR27
DECL|EXTI_IMR_MR2_Msk|macro|EXTI_IMR_MR2_Msk
DECL|EXTI_IMR_MR2_Pos|macro|EXTI_IMR_MR2_Pos
DECL|EXTI_IMR_MR2|macro|EXTI_IMR_MR2
DECL|EXTI_IMR_MR30_Msk|macro|EXTI_IMR_MR30_Msk
DECL|EXTI_IMR_MR30_Pos|macro|EXTI_IMR_MR30_Pos
DECL|EXTI_IMR_MR30|macro|EXTI_IMR_MR30
DECL|EXTI_IMR_MR3_Msk|macro|EXTI_IMR_MR3_Msk
DECL|EXTI_IMR_MR3_Pos|macro|EXTI_IMR_MR3_Pos
DECL|EXTI_IMR_MR3|macro|EXTI_IMR_MR3
DECL|EXTI_IMR_MR4_Msk|macro|EXTI_IMR_MR4_Msk
DECL|EXTI_IMR_MR4_Pos|macro|EXTI_IMR_MR4_Pos
DECL|EXTI_IMR_MR4|macro|EXTI_IMR_MR4
DECL|EXTI_IMR_MR5_Msk|macro|EXTI_IMR_MR5_Msk
DECL|EXTI_IMR_MR5_Pos|macro|EXTI_IMR_MR5_Pos
DECL|EXTI_IMR_MR5|macro|EXTI_IMR_MR5
DECL|EXTI_IMR_MR6_Msk|macro|EXTI_IMR_MR6_Msk
DECL|EXTI_IMR_MR6_Pos|macro|EXTI_IMR_MR6_Pos
DECL|EXTI_IMR_MR6|macro|EXTI_IMR_MR6
DECL|EXTI_IMR_MR7_Msk|macro|EXTI_IMR_MR7_Msk
DECL|EXTI_IMR_MR7_Pos|macro|EXTI_IMR_MR7_Pos
DECL|EXTI_IMR_MR7|macro|EXTI_IMR_MR7
DECL|EXTI_IMR_MR8_Msk|macro|EXTI_IMR_MR8_Msk
DECL|EXTI_IMR_MR8_Pos|macro|EXTI_IMR_MR8_Pos
DECL|EXTI_IMR_MR8|macro|EXTI_IMR_MR8
DECL|EXTI_IMR_MR9_Msk|macro|EXTI_IMR_MR9_Msk
DECL|EXTI_IMR_MR9_Pos|macro|EXTI_IMR_MR9_Pos
DECL|EXTI_IMR_MR9|macro|EXTI_IMR_MR9
DECL|EXTI_PR2_PIF32|macro|EXTI_PR2_PIF32
DECL|EXTI_PR2_PIF33|macro|EXTI_PR2_PIF33
DECL|EXTI_PR2_PIF34|macro|EXTI_PR2_PIF34
DECL|EXTI_PR2_PIF35|macro|EXTI_PR2_PIF35
DECL|EXTI_PR2_PR32_Msk|macro|EXTI_PR2_PR32_Msk
DECL|EXTI_PR2_PR32_Pos|macro|EXTI_PR2_PR32_Pos
DECL|EXTI_PR2_PR32|macro|EXTI_PR2_PR32
DECL|EXTI_PR_PIF0|macro|EXTI_PR_PIF0
DECL|EXTI_PR_PIF10|macro|EXTI_PR_PIF10
DECL|EXTI_PR_PIF11|macro|EXTI_PR_PIF11
DECL|EXTI_PR_PIF12|macro|EXTI_PR_PIF12
DECL|EXTI_PR_PIF13|macro|EXTI_PR_PIF13
DECL|EXTI_PR_PIF14|macro|EXTI_PR_PIF14
DECL|EXTI_PR_PIF15|macro|EXTI_PR_PIF15
DECL|EXTI_PR_PIF16|macro|EXTI_PR_PIF16
DECL|EXTI_PR_PIF17|macro|EXTI_PR_PIF17
DECL|EXTI_PR_PIF18|macro|EXTI_PR_PIF18
DECL|EXTI_PR_PIF19|macro|EXTI_PR_PIF19
DECL|EXTI_PR_PIF1|macro|EXTI_PR_PIF1
DECL|EXTI_PR_PIF20|macro|EXTI_PR_PIF20
DECL|EXTI_PR_PIF21|macro|EXTI_PR_PIF21
DECL|EXTI_PR_PIF22|macro|EXTI_PR_PIF22
DECL|EXTI_PR_PIF23|macro|EXTI_PR_PIF23
DECL|EXTI_PR_PIF24|macro|EXTI_PR_PIF24
DECL|EXTI_PR_PIF25|macro|EXTI_PR_PIF25
DECL|EXTI_PR_PIF26|macro|EXTI_PR_PIF26
DECL|EXTI_PR_PIF27|macro|EXTI_PR_PIF27
DECL|EXTI_PR_PIF28|macro|EXTI_PR_PIF28
DECL|EXTI_PR_PIF29|macro|EXTI_PR_PIF29
DECL|EXTI_PR_PIF2|macro|EXTI_PR_PIF2
DECL|EXTI_PR_PIF30|macro|EXTI_PR_PIF30
DECL|EXTI_PR_PIF31|macro|EXTI_PR_PIF31
DECL|EXTI_PR_PIF3|macro|EXTI_PR_PIF3
DECL|EXTI_PR_PIF4|macro|EXTI_PR_PIF4
DECL|EXTI_PR_PIF5|macro|EXTI_PR_PIF5
DECL|EXTI_PR_PIF6|macro|EXTI_PR_PIF6
DECL|EXTI_PR_PIF6|macro|EXTI_PR_PIF6
DECL|EXTI_PR_PIF7|macro|EXTI_PR_PIF7
DECL|EXTI_PR_PIF8|macro|EXTI_PR_PIF8
DECL|EXTI_PR_PIF9|macro|EXTI_PR_PIF9
DECL|EXTI_PR_PR0_Msk|macro|EXTI_PR_PR0_Msk
DECL|EXTI_PR_PR0_Pos|macro|EXTI_PR_PR0_Pos
DECL|EXTI_PR_PR0|macro|EXTI_PR_PR0
DECL|EXTI_PR_PR10_Msk|macro|EXTI_PR_PR10_Msk
DECL|EXTI_PR_PR10_Pos|macro|EXTI_PR_PR10_Pos
DECL|EXTI_PR_PR10|macro|EXTI_PR_PR10
DECL|EXTI_PR_PR11_Msk|macro|EXTI_PR_PR11_Msk
DECL|EXTI_PR_PR11_Pos|macro|EXTI_PR_PR11_Pos
DECL|EXTI_PR_PR11|macro|EXTI_PR_PR11
DECL|EXTI_PR_PR12_Msk|macro|EXTI_PR_PR12_Msk
DECL|EXTI_PR_PR12_Pos|macro|EXTI_PR_PR12_Pos
DECL|EXTI_PR_PR12|macro|EXTI_PR_PR12
DECL|EXTI_PR_PR13_Msk|macro|EXTI_PR_PR13_Msk
DECL|EXTI_PR_PR13_Pos|macro|EXTI_PR_PR13_Pos
DECL|EXTI_PR_PR13|macro|EXTI_PR_PR13
DECL|EXTI_PR_PR14_Msk|macro|EXTI_PR_PR14_Msk
DECL|EXTI_PR_PR14_Pos|macro|EXTI_PR_PR14_Pos
DECL|EXTI_PR_PR14|macro|EXTI_PR_PR14
DECL|EXTI_PR_PR15_Msk|macro|EXTI_PR_PR15_Msk
DECL|EXTI_PR_PR15_Pos|macro|EXTI_PR_PR15_Pos
DECL|EXTI_PR_PR15|macro|EXTI_PR_PR15
DECL|EXTI_PR_PR16_Msk|macro|EXTI_PR_PR16_Msk
DECL|EXTI_PR_PR16_Pos|macro|EXTI_PR_PR16_Pos
DECL|EXTI_PR_PR16|macro|EXTI_PR_PR16
DECL|EXTI_PR_PR17_Msk|macro|EXTI_PR_PR17_Msk
DECL|EXTI_PR_PR17_Pos|macro|EXTI_PR_PR17_Pos
DECL|EXTI_PR_PR17|macro|EXTI_PR_PR17
DECL|EXTI_PR_PR18_Msk|macro|EXTI_PR_PR18_Msk
DECL|EXTI_PR_PR18_Pos|macro|EXTI_PR_PR18_Pos
DECL|EXTI_PR_PR18|macro|EXTI_PR_PR18
DECL|EXTI_PR_PR19_Msk|macro|EXTI_PR_PR19_Msk
DECL|EXTI_PR_PR19_Pos|macro|EXTI_PR_PR19_Pos
DECL|EXTI_PR_PR19|macro|EXTI_PR_PR19
DECL|EXTI_PR_PR1_Msk|macro|EXTI_PR_PR1_Msk
DECL|EXTI_PR_PR1_Pos|macro|EXTI_PR_PR1_Pos
DECL|EXTI_PR_PR1|macro|EXTI_PR_PR1
DECL|EXTI_PR_PR20_Msk|macro|EXTI_PR_PR20_Msk
DECL|EXTI_PR_PR20_Pos|macro|EXTI_PR_PR20_Pos
DECL|EXTI_PR_PR20|macro|EXTI_PR_PR20
DECL|EXTI_PR_PR22_Msk|macro|EXTI_PR_PR22_Msk
DECL|EXTI_PR_PR22_Pos|macro|EXTI_PR_PR22_Pos
DECL|EXTI_PR_PR22|macro|EXTI_PR_PR22
DECL|EXTI_PR_PR2_Msk|macro|EXTI_PR_PR2_Msk
DECL|EXTI_PR_PR2_Pos|macro|EXTI_PR_PR2_Pos
DECL|EXTI_PR_PR2|macro|EXTI_PR_PR2
DECL|EXTI_PR_PR30_Msk|macro|EXTI_PR_PR30_Msk
DECL|EXTI_PR_PR30_Pos|macro|EXTI_PR_PR30_Pos
DECL|EXTI_PR_PR30|macro|EXTI_PR_PR30
DECL|EXTI_PR_PR3_Msk|macro|EXTI_PR_PR3_Msk
DECL|EXTI_PR_PR3_Pos|macro|EXTI_PR_PR3_Pos
DECL|EXTI_PR_PR3|macro|EXTI_PR_PR3
DECL|EXTI_PR_PR4_Msk|macro|EXTI_PR_PR4_Msk
DECL|EXTI_PR_PR4_Pos|macro|EXTI_PR_PR4_Pos
DECL|EXTI_PR_PR4|macro|EXTI_PR_PR4
DECL|EXTI_PR_PR5_Msk|macro|EXTI_PR_PR5_Msk
DECL|EXTI_PR_PR5_Pos|macro|EXTI_PR_PR5_Pos
DECL|EXTI_PR_PR5|macro|EXTI_PR_PR5
DECL|EXTI_PR_PR6_Msk|macro|EXTI_PR_PR6_Msk
DECL|EXTI_PR_PR6_Pos|macro|EXTI_PR_PR6_Pos
DECL|EXTI_PR_PR6|macro|EXTI_PR_PR6
DECL|EXTI_PR_PR7_Msk|macro|EXTI_PR_PR7_Msk
DECL|EXTI_PR_PR7_Pos|macro|EXTI_PR_PR7_Pos
DECL|EXTI_PR_PR7|macro|EXTI_PR_PR7
DECL|EXTI_PR_PR8_Msk|macro|EXTI_PR_PR8_Msk
DECL|EXTI_PR_PR8_Pos|macro|EXTI_PR_PR8_Pos
DECL|EXTI_PR_PR8|macro|EXTI_PR_PR8
DECL|EXTI_PR_PR9_Msk|macro|EXTI_PR_PR9_Msk
DECL|EXTI_PR_PR9_Pos|macro|EXTI_PR_PR9_Pos
DECL|EXTI_PR_PR9|macro|EXTI_PR_PR9
DECL|EXTI_RTSR2_RT32|macro|EXTI_RTSR2_RT32
DECL|EXTI_RTSR2_RT33|macro|EXTI_RTSR2_RT33
DECL|EXTI_RTSR2_RT34|macro|EXTI_RTSR2_RT34
DECL|EXTI_RTSR2_RT35|macro|EXTI_RTSR2_RT35
DECL|EXTI_RTSR2_TR32_Msk|macro|EXTI_RTSR2_TR32_Msk
DECL|EXTI_RTSR2_TR32_Pos|macro|EXTI_RTSR2_TR32_Pos
DECL|EXTI_RTSR2_TR32|macro|EXTI_RTSR2_TR32
DECL|EXTI_RTSR_RT0|macro|EXTI_RTSR_RT0
DECL|EXTI_RTSR_RT10|macro|EXTI_RTSR_RT10
DECL|EXTI_RTSR_RT11|macro|EXTI_RTSR_RT11
DECL|EXTI_RTSR_RT12|macro|EXTI_RTSR_RT12
DECL|EXTI_RTSR_RT13|macro|EXTI_RTSR_RT13
DECL|EXTI_RTSR_RT14|macro|EXTI_RTSR_RT14
DECL|EXTI_RTSR_RT15|macro|EXTI_RTSR_RT15
DECL|EXTI_RTSR_RT16|macro|EXTI_RTSR_RT16
DECL|EXTI_RTSR_RT17|macro|EXTI_RTSR_RT17
DECL|EXTI_RTSR_RT18|macro|EXTI_RTSR_RT18
DECL|EXTI_RTSR_RT19|macro|EXTI_RTSR_RT19
DECL|EXTI_RTSR_RT1|macro|EXTI_RTSR_RT1
DECL|EXTI_RTSR_RT20|macro|EXTI_RTSR_RT20
DECL|EXTI_RTSR_RT21|macro|EXTI_RTSR_RT21
DECL|EXTI_RTSR_RT22|macro|EXTI_RTSR_RT22
DECL|EXTI_RTSR_RT23|macro|EXTI_RTSR_RT23
DECL|EXTI_RTSR_RT24|macro|EXTI_RTSR_RT24
DECL|EXTI_RTSR_RT25|macro|EXTI_RTSR_RT25
DECL|EXTI_RTSR_RT26|macro|EXTI_RTSR_RT26
DECL|EXTI_RTSR_RT27|macro|EXTI_RTSR_RT27
DECL|EXTI_RTSR_RT28|macro|EXTI_RTSR_RT28
DECL|EXTI_RTSR_RT29|macro|EXTI_RTSR_RT29
DECL|EXTI_RTSR_RT2|macro|EXTI_RTSR_RT2
DECL|EXTI_RTSR_RT30|macro|EXTI_RTSR_RT30
DECL|EXTI_RTSR_RT31|macro|EXTI_RTSR_RT31
DECL|EXTI_RTSR_RT3|macro|EXTI_RTSR_RT3
DECL|EXTI_RTSR_RT4|macro|EXTI_RTSR_RT4
DECL|EXTI_RTSR_RT5|macro|EXTI_RTSR_RT5
DECL|EXTI_RTSR_RT6|macro|EXTI_RTSR_RT6
DECL|EXTI_RTSR_RT7|macro|EXTI_RTSR_RT7
DECL|EXTI_RTSR_RT8|macro|EXTI_RTSR_RT8
DECL|EXTI_RTSR_RT9|macro|EXTI_RTSR_RT9
DECL|EXTI_RTSR_TR0_Msk|macro|EXTI_RTSR_TR0_Msk
DECL|EXTI_RTSR_TR0_Pos|macro|EXTI_RTSR_TR0_Pos
DECL|EXTI_RTSR_TR0|macro|EXTI_RTSR_TR0
DECL|EXTI_RTSR_TR10_Msk|macro|EXTI_RTSR_TR10_Msk
DECL|EXTI_RTSR_TR10_Pos|macro|EXTI_RTSR_TR10_Pos
DECL|EXTI_RTSR_TR10|macro|EXTI_RTSR_TR10
DECL|EXTI_RTSR_TR11_Msk|macro|EXTI_RTSR_TR11_Msk
DECL|EXTI_RTSR_TR11_Pos|macro|EXTI_RTSR_TR11_Pos
DECL|EXTI_RTSR_TR11|macro|EXTI_RTSR_TR11
DECL|EXTI_RTSR_TR12_Msk|macro|EXTI_RTSR_TR12_Msk
DECL|EXTI_RTSR_TR12_Pos|macro|EXTI_RTSR_TR12_Pos
DECL|EXTI_RTSR_TR12|macro|EXTI_RTSR_TR12
DECL|EXTI_RTSR_TR13_Msk|macro|EXTI_RTSR_TR13_Msk
DECL|EXTI_RTSR_TR13_Pos|macro|EXTI_RTSR_TR13_Pos
DECL|EXTI_RTSR_TR13|macro|EXTI_RTSR_TR13
DECL|EXTI_RTSR_TR14_Msk|macro|EXTI_RTSR_TR14_Msk
DECL|EXTI_RTSR_TR14_Pos|macro|EXTI_RTSR_TR14_Pos
DECL|EXTI_RTSR_TR14|macro|EXTI_RTSR_TR14
DECL|EXTI_RTSR_TR15_Msk|macro|EXTI_RTSR_TR15_Msk
DECL|EXTI_RTSR_TR15_Pos|macro|EXTI_RTSR_TR15_Pos
DECL|EXTI_RTSR_TR15|macro|EXTI_RTSR_TR15
DECL|EXTI_RTSR_TR16_Msk|macro|EXTI_RTSR_TR16_Msk
DECL|EXTI_RTSR_TR16_Pos|macro|EXTI_RTSR_TR16_Pos
DECL|EXTI_RTSR_TR16|macro|EXTI_RTSR_TR16
DECL|EXTI_RTSR_TR17_Msk|macro|EXTI_RTSR_TR17_Msk
DECL|EXTI_RTSR_TR17_Pos|macro|EXTI_RTSR_TR17_Pos
DECL|EXTI_RTSR_TR17|macro|EXTI_RTSR_TR17
DECL|EXTI_RTSR_TR18_Msk|macro|EXTI_RTSR_TR18_Msk
DECL|EXTI_RTSR_TR18_Pos|macro|EXTI_RTSR_TR18_Pos
DECL|EXTI_RTSR_TR18|macro|EXTI_RTSR_TR18
DECL|EXTI_RTSR_TR19_Msk|macro|EXTI_RTSR_TR19_Msk
DECL|EXTI_RTSR_TR19_Pos|macro|EXTI_RTSR_TR19_Pos
DECL|EXTI_RTSR_TR19|macro|EXTI_RTSR_TR19
DECL|EXTI_RTSR_TR1_Msk|macro|EXTI_RTSR_TR1_Msk
DECL|EXTI_RTSR_TR1_Pos|macro|EXTI_RTSR_TR1_Pos
DECL|EXTI_RTSR_TR1|macro|EXTI_RTSR_TR1
DECL|EXTI_RTSR_TR20_Msk|macro|EXTI_RTSR_TR20_Msk
DECL|EXTI_RTSR_TR20_Pos|macro|EXTI_RTSR_TR20_Pos
DECL|EXTI_RTSR_TR20|macro|EXTI_RTSR_TR20
DECL|EXTI_RTSR_TR22_Msk|macro|EXTI_RTSR_TR22_Msk
DECL|EXTI_RTSR_TR22_Pos|macro|EXTI_RTSR_TR22_Pos
DECL|EXTI_RTSR_TR22|macro|EXTI_RTSR_TR22
DECL|EXTI_RTSR_TR2_Msk|macro|EXTI_RTSR_TR2_Msk
DECL|EXTI_RTSR_TR2_Pos|macro|EXTI_RTSR_TR2_Pos
DECL|EXTI_RTSR_TR2|macro|EXTI_RTSR_TR2
DECL|EXTI_RTSR_TR30_Msk|macro|EXTI_RTSR_TR30_Msk
DECL|EXTI_RTSR_TR30_Pos|macro|EXTI_RTSR_TR30_Pos
DECL|EXTI_RTSR_TR30|macro|EXTI_RTSR_TR30
DECL|EXTI_RTSR_TR3_Msk|macro|EXTI_RTSR_TR3_Msk
DECL|EXTI_RTSR_TR3_Pos|macro|EXTI_RTSR_TR3_Pos
DECL|EXTI_RTSR_TR3|macro|EXTI_RTSR_TR3
DECL|EXTI_RTSR_TR4_Msk|macro|EXTI_RTSR_TR4_Msk
DECL|EXTI_RTSR_TR4_Pos|macro|EXTI_RTSR_TR4_Pos
DECL|EXTI_RTSR_TR4|macro|EXTI_RTSR_TR4
DECL|EXTI_RTSR_TR5_Msk|macro|EXTI_RTSR_TR5_Msk
DECL|EXTI_RTSR_TR5_Pos|macro|EXTI_RTSR_TR5_Pos
DECL|EXTI_RTSR_TR5|macro|EXTI_RTSR_TR5
DECL|EXTI_RTSR_TR6_Msk|macro|EXTI_RTSR_TR6_Msk
DECL|EXTI_RTSR_TR6_Pos|macro|EXTI_RTSR_TR6_Pos
DECL|EXTI_RTSR_TR6|macro|EXTI_RTSR_TR6
DECL|EXTI_RTSR_TR7_Msk|macro|EXTI_RTSR_TR7_Msk
DECL|EXTI_RTSR_TR7_Pos|macro|EXTI_RTSR_TR7_Pos
DECL|EXTI_RTSR_TR7|macro|EXTI_RTSR_TR7
DECL|EXTI_RTSR_TR8_Msk|macro|EXTI_RTSR_TR8_Msk
DECL|EXTI_RTSR_TR8_Pos|macro|EXTI_RTSR_TR8_Pos
DECL|EXTI_RTSR_TR8|macro|EXTI_RTSR_TR8
DECL|EXTI_RTSR_TR9_Msk|macro|EXTI_RTSR_TR9_Msk
DECL|EXTI_RTSR_TR9_Pos|macro|EXTI_RTSR_TR9_Pos
DECL|EXTI_RTSR_TR9|macro|EXTI_RTSR_TR9
DECL|EXTI_SWIER2_SWI32|macro|EXTI_SWIER2_SWI32
DECL|EXTI_SWIER2_SWI33|macro|EXTI_SWIER2_SWI33
DECL|EXTI_SWIER2_SWI34|macro|EXTI_SWIER2_SWI34
DECL|EXTI_SWIER2_SWI35|macro|EXTI_SWIER2_SWI35
DECL|EXTI_SWIER2_SWIER32_Msk|macro|EXTI_SWIER2_SWIER32_Msk
DECL|EXTI_SWIER2_SWIER32_Pos|macro|EXTI_SWIER2_SWIER32_Pos
DECL|EXTI_SWIER2_SWIER32|macro|EXTI_SWIER2_SWIER32
DECL|EXTI_SWIER_SWI0|macro|EXTI_SWIER_SWI0
DECL|EXTI_SWIER_SWI10|macro|EXTI_SWIER_SWI10
DECL|EXTI_SWIER_SWI11|macro|EXTI_SWIER_SWI11
DECL|EXTI_SWIER_SWI12|macro|EXTI_SWIER_SWI12
DECL|EXTI_SWIER_SWI13|macro|EXTI_SWIER_SWI13
DECL|EXTI_SWIER_SWI14|macro|EXTI_SWIER_SWI14
DECL|EXTI_SWIER_SWI15|macro|EXTI_SWIER_SWI15
DECL|EXTI_SWIER_SWI16|macro|EXTI_SWIER_SWI16
DECL|EXTI_SWIER_SWI17|macro|EXTI_SWIER_SWI17
DECL|EXTI_SWIER_SWI18|macro|EXTI_SWIER_SWI18
DECL|EXTI_SWIER_SWI19|macro|EXTI_SWIER_SWI19
DECL|EXTI_SWIER_SWI1|macro|EXTI_SWIER_SWI1
DECL|EXTI_SWIER_SWI20|macro|EXTI_SWIER_SWI20
DECL|EXTI_SWIER_SWI21|macro|EXTI_SWIER_SWI21
DECL|EXTI_SWIER_SWI22|macro|EXTI_SWIER_SWI22
DECL|EXTI_SWIER_SWI23|macro|EXTI_SWIER_SWI23
DECL|EXTI_SWIER_SWI24|macro|EXTI_SWIER_SWI24
DECL|EXTI_SWIER_SWI25|macro|EXTI_SWIER_SWI25
DECL|EXTI_SWIER_SWI26|macro|EXTI_SWIER_SWI26
DECL|EXTI_SWIER_SWI27|macro|EXTI_SWIER_SWI27
DECL|EXTI_SWIER_SWI28|macro|EXTI_SWIER_SWI28
DECL|EXTI_SWIER_SWI29|macro|EXTI_SWIER_SWI29
DECL|EXTI_SWIER_SWI2|macro|EXTI_SWIER_SWI2
DECL|EXTI_SWIER_SWI30|macro|EXTI_SWIER_SWI30
DECL|EXTI_SWIER_SWI31|macro|EXTI_SWIER_SWI31
DECL|EXTI_SWIER_SWI3|macro|EXTI_SWIER_SWI3
DECL|EXTI_SWIER_SWI4|macro|EXTI_SWIER_SWI4
DECL|EXTI_SWIER_SWI5|macro|EXTI_SWIER_SWI5
DECL|EXTI_SWIER_SWI6|macro|EXTI_SWIER_SWI6
DECL|EXTI_SWIER_SWI7|macro|EXTI_SWIER_SWI7
DECL|EXTI_SWIER_SWI8|macro|EXTI_SWIER_SWI8
DECL|EXTI_SWIER_SWI9|macro|EXTI_SWIER_SWI9
DECL|EXTI_SWIER_SWIER0_Msk|macro|EXTI_SWIER_SWIER0_Msk
DECL|EXTI_SWIER_SWIER0_Pos|macro|EXTI_SWIER_SWIER0_Pos
DECL|EXTI_SWIER_SWIER0|macro|EXTI_SWIER_SWIER0
DECL|EXTI_SWIER_SWIER10_Msk|macro|EXTI_SWIER_SWIER10_Msk
DECL|EXTI_SWIER_SWIER10_Pos|macro|EXTI_SWIER_SWIER10_Pos
DECL|EXTI_SWIER_SWIER10|macro|EXTI_SWIER_SWIER10
DECL|EXTI_SWIER_SWIER11_Msk|macro|EXTI_SWIER_SWIER11_Msk
DECL|EXTI_SWIER_SWIER11_Pos|macro|EXTI_SWIER_SWIER11_Pos
DECL|EXTI_SWIER_SWIER11|macro|EXTI_SWIER_SWIER11
DECL|EXTI_SWIER_SWIER12_Msk|macro|EXTI_SWIER_SWIER12_Msk
DECL|EXTI_SWIER_SWIER12_Pos|macro|EXTI_SWIER_SWIER12_Pos
DECL|EXTI_SWIER_SWIER12|macro|EXTI_SWIER_SWIER12
DECL|EXTI_SWIER_SWIER13_Msk|macro|EXTI_SWIER_SWIER13_Msk
DECL|EXTI_SWIER_SWIER13_Pos|macro|EXTI_SWIER_SWIER13_Pos
DECL|EXTI_SWIER_SWIER13|macro|EXTI_SWIER_SWIER13
DECL|EXTI_SWIER_SWIER14_Msk|macro|EXTI_SWIER_SWIER14_Msk
DECL|EXTI_SWIER_SWIER14_Pos|macro|EXTI_SWIER_SWIER14_Pos
DECL|EXTI_SWIER_SWIER14|macro|EXTI_SWIER_SWIER14
DECL|EXTI_SWIER_SWIER15_Msk|macro|EXTI_SWIER_SWIER15_Msk
DECL|EXTI_SWIER_SWIER15_Pos|macro|EXTI_SWIER_SWIER15_Pos
DECL|EXTI_SWIER_SWIER15|macro|EXTI_SWIER_SWIER15
DECL|EXTI_SWIER_SWIER16_Msk|macro|EXTI_SWIER_SWIER16_Msk
DECL|EXTI_SWIER_SWIER16_Pos|macro|EXTI_SWIER_SWIER16_Pos
DECL|EXTI_SWIER_SWIER16|macro|EXTI_SWIER_SWIER16
DECL|EXTI_SWIER_SWIER17_Msk|macro|EXTI_SWIER_SWIER17_Msk
DECL|EXTI_SWIER_SWIER17_Pos|macro|EXTI_SWIER_SWIER17_Pos
DECL|EXTI_SWIER_SWIER17|macro|EXTI_SWIER_SWIER17
DECL|EXTI_SWIER_SWIER18_Msk|macro|EXTI_SWIER_SWIER18_Msk
DECL|EXTI_SWIER_SWIER18_Pos|macro|EXTI_SWIER_SWIER18_Pos
DECL|EXTI_SWIER_SWIER18|macro|EXTI_SWIER_SWIER18
DECL|EXTI_SWIER_SWIER19_Msk|macro|EXTI_SWIER_SWIER19_Msk
DECL|EXTI_SWIER_SWIER19_Pos|macro|EXTI_SWIER_SWIER19_Pos
DECL|EXTI_SWIER_SWIER19|macro|EXTI_SWIER_SWIER19
DECL|EXTI_SWIER_SWIER1_Msk|macro|EXTI_SWIER_SWIER1_Msk
DECL|EXTI_SWIER_SWIER1_Pos|macro|EXTI_SWIER_SWIER1_Pos
DECL|EXTI_SWIER_SWIER1|macro|EXTI_SWIER_SWIER1
DECL|EXTI_SWIER_SWIER20_Msk|macro|EXTI_SWIER_SWIER20_Msk
DECL|EXTI_SWIER_SWIER20_Pos|macro|EXTI_SWIER_SWIER20_Pos
DECL|EXTI_SWIER_SWIER20|macro|EXTI_SWIER_SWIER20
DECL|EXTI_SWIER_SWIER22_Msk|macro|EXTI_SWIER_SWIER22_Msk
DECL|EXTI_SWIER_SWIER22_Pos|macro|EXTI_SWIER_SWIER22_Pos
DECL|EXTI_SWIER_SWIER22|macro|EXTI_SWIER_SWIER22
DECL|EXTI_SWIER_SWIER2_Msk|macro|EXTI_SWIER_SWIER2_Msk
DECL|EXTI_SWIER_SWIER2_Pos|macro|EXTI_SWIER_SWIER2_Pos
DECL|EXTI_SWIER_SWIER2|macro|EXTI_SWIER_SWIER2
DECL|EXTI_SWIER_SWIER30_Msk|macro|EXTI_SWIER_SWIER30_Msk
DECL|EXTI_SWIER_SWIER30_Pos|macro|EXTI_SWIER_SWIER30_Pos
DECL|EXTI_SWIER_SWIER30|macro|EXTI_SWIER_SWIER30
DECL|EXTI_SWIER_SWIER3_Msk|macro|EXTI_SWIER_SWIER3_Msk
DECL|EXTI_SWIER_SWIER3_Pos|macro|EXTI_SWIER_SWIER3_Pos
DECL|EXTI_SWIER_SWIER3|macro|EXTI_SWIER_SWIER3
DECL|EXTI_SWIER_SWIER4_Msk|macro|EXTI_SWIER_SWIER4_Msk
DECL|EXTI_SWIER_SWIER4_Pos|macro|EXTI_SWIER_SWIER4_Pos
DECL|EXTI_SWIER_SWIER4|macro|EXTI_SWIER_SWIER4
DECL|EXTI_SWIER_SWIER5_Msk|macro|EXTI_SWIER_SWIER5_Msk
DECL|EXTI_SWIER_SWIER5_Pos|macro|EXTI_SWIER_SWIER5_Pos
DECL|EXTI_SWIER_SWIER5|macro|EXTI_SWIER_SWIER5
DECL|EXTI_SWIER_SWIER6_Msk|macro|EXTI_SWIER_SWIER6_Msk
DECL|EXTI_SWIER_SWIER6_Pos|macro|EXTI_SWIER_SWIER6_Pos
DECL|EXTI_SWIER_SWIER6|macro|EXTI_SWIER_SWIER6
DECL|EXTI_SWIER_SWIER7_Msk|macro|EXTI_SWIER_SWIER7_Msk
DECL|EXTI_SWIER_SWIER7_Pos|macro|EXTI_SWIER_SWIER7_Pos
DECL|EXTI_SWIER_SWIER7|macro|EXTI_SWIER_SWIER7
DECL|EXTI_SWIER_SWIER8_Msk|macro|EXTI_SWIER_SWIER8_Msk
DECL|EXTI_SWIER_SWIER8_Pos|macro|EXTI_SWIER_SWIER8_Pos
DECL|EXTI_SWIER_SWIER8|macro|EXTI_SWIER_SWIER8
DECL|EXTI_SWIER_SWIER9_Msk|macro|EXTI_SWIER_SWIER9_Msk
DECL|EXTI_SWIER_SWIER9_Pos|macro|EXTI_SWIER_SWIER9_Pos
DECL|EXTI_SWIER_SWIER9|macro|EXTI_SWIER_SWIER9
DECL|EXTI_TypeDef|typedef|}EXTI_TypeDef;
DECL|EXTI|macro|EXTI
DECL|FA1R|member|__IO uint32_t FA1R; /*!< CAN filter activation register, Address offset: 0x21C */
DECL|FFA1R|member|__IO uint32_t FFA1R; /*!< CAN filter FIFO assignment register, Address offset: 0x214 */
DECL|FLASHSIZE_BASE|macro|FLASHSIZE_BASE
DECL|FLASH_ACR_HLFCYA_Msk|macro|FLASH_ACR_HLFCYA_Msk
DECL|FLASH_ACR_HLFCYA_Pos|macro|FLASH_ACR_HLFCYA_Pos
DECL|FLASH_ACR_HLFCYA|macro|FLASH_ACR_HLFCYA
DECL|FLASH_ACR_LATENCY_0|macro|FLASH_ACR_LATENCY_0
DECL|FLASH_ACR_LATENCY_1|macro|FLASH_ACR_LATENCY_1
DECL|FLASH_ACR_LATENCY_2|macro|FLASH_ACR_LATENCY_2
DECL|FLASH_ACR_LATENCY_Msk|macro|FLASH_ACR_LATENCY_Msk
DECL|FLASH_ACR_LATENCY_Pos|macro|FLASH_ACR_LATENCY_Pos
DECL|FLASH_ACR_LATENCY|macro|FLASH_ACR_LATENCY
DECL|FLASH_ACR_PRFTBE_Msk|macro|FLASH_ACR_PRFTBE_Msk
DECL|FLASH_ACR_PRFTBE_Pos|macro|FLASH_ACR_PRFTBE_Pos
DECL|FLASH_ACR_PRFTBE|macro|FLASH_ACR_PRFTBE
DECL|FLASH_ACR_PRFTBS_Msk|macro|FLASH_ACR_PRFTBS_Msk
DECL|FLASH_ACR_PRFTBS_Pos|macro|FLASH_ACR_PRFTBS_Pos
DECL|FLASH_ACR_PRFTBS|macro|FLASH_ACR_PRFTBS
DECL|FLASH_AR_FAR_Msk|macro|FLASH_AR_FAR_Msk
DECL|FLASH_AR_FAR_Pos|macro|FLASH_AR_FAR_Pos
DECL|FLASH_AR_FAR|macro|FLASH_AR_FAR
DECL|FLASH_BASE|macro|FLASH_BASE
DECL|FLASH_CR_EOPIE_Msk|macro|FLASH_CR_EOPIE_Msk
DECL|FLASH_CR_EOPIE_Pos|macro|FLASH_CR_EOPIE_Pos
DECL|FLASH_CR_EOPIE|macro|FLASH_CR_EOPIE
DECL|FLASH_CR_ERRIE_Msk|macro|FLASH_CR_ERRIE_Msk
DECL|FLASH_CR_ERRIE_Pos|macro|FLASH_CR_ERRIE_Pos
DECL|FLASH_CR_ERRIE|macro|FLASH_CR_ERRIE
DECL|FLASH_CR_LOCK_Msk|macro|FLASH_CR_LOCK_Msk
DECL|FLASH_CR_LOCK_Pos|macro|FLASH_CR_LOCK_Pos
DECL|FLASH_CR_LOCK|macro|FLASH_CR_LOCK
DECL|FLASH_CR_MER_Msk|macro|FLASH_CR_MER_Msk
DECL|FLASH_CR_MER_Pos|macro|FLASH_CR_MER_Pos
DECL|FLASH_CR_MER|macro|FLASH_CR_MER
DECL|FLASH_CR_OBL_LAUNCH_Msk|macro|FLASH_CR_OBL_LAUNCH_Msk
DECL|FLASH_CR_OBL_LAUNCH_Pos|macro|FLASH_CR_OBL_LAUNCH_Pos
DECL|FLASH_CR_OBL_LAUNCH|macro|FLASH_CR_OBL_LAUNCH
DECL|FLASH_CR_OPTER_Msk|macro|FLASH_CR_OPTER_Msk
DECL|FLASH_CR_OPTER_Pos|macro|FLASH_CR_OPTER_Pos
DECL|FLASH_CR_OPTER|macro|FLASH_CR_OPTER
DECL|FLASH_CR_OPTPG_Msk|macro|FLASH_CR_OPTPG_Msk
DECL|FLASH_CR_OPTPG_Pos|macro|FLASH_CR_OPTPG_Pos
DECL|FLASH_CR_OPTPG|macro|FLASH_CR_OPTPG
DECL|FLASH_CR_OPTWRE_Msk|macro|FLASH_CR_OPTWRE_Msk
DECL|FLASH_CR_OPTWRE_Pos|macro|FLASH_CR_OPTWRE_Pos
DECL|FLASH_CR_OPTWRE|macro|FLASH_CR_OPTWRE
DECL|FLASH_CR_PER_Msk|macro|FLASH_CR_PER_Msk
DECL|FLASH_CR_PER_Pos|macro|FLASH_CR_PER_Pos
DECL|FLASH_CR_PER|macro|FLASH_CR_PER
DECL|FLASH_CR_PG_Msk|macro|FLASH_CR_PG_Msk
DECL|FLASH_CR_PG_Pos|macro|FLASH_CR_PG_Pos
DECL|FLASH_CR_PG|macro|FLASH_CR_PG
DECL|FLASH_CR_STRT_Msk|macro|FLASH_CR_STRT_Msk
DECL|FLASH_CR_STRT_Pos|macro|FLASH_CR_STRT_Pos
DECL|FLASH_CR_STRT|macro|FLASH_CR_STRT
DECL|FLASH_IRQn|enumerator|FLASH_IRQn = 4, /*!< FLASH global Interrupt */
DECL|FLASH_KEY1_Msk|macro|FLASH_KEY1_Msk
DECL|FLASH_KEY1_Pos|macro|FLASH_KEY1_Pos
DECL|FLASH_KEY1|macro|FLASH_KEY1
DECL|FLASH_KEY2_Msk|macro|FLASH_KEY2_Msk
DECL|FLASH_KEY2_Pos|macro|FLASH_KEY2_Pos
DECL|FLASH_KEY2|macro|FLASH_KEY2
DECL|FLASH_KEYR_FKEYR_Msk|macro|FLASH_KEYR_FKEYR_Msk
DECL|FLASH_KEYR_FKEYR_Pos|macro|FLASH_KEYR_FKEYR_Pos
DECL|FLASH_KEYR_FKEYR|macro|FLASH_KEYR_FKEYR
DECL|FLASH_OBR_DATA0_Msk|macro|FLASH_OBR_DATA0_Msk
DECL|FLASH_OBR_DATA0_Pos|macro|FLASH_OBR_DATA0_Pos
DECL|FLASH_OBR_DATA0|macro|FLASH_OBR_DATA0
DECL|FLASH_OBR_DATA1_Msk|macro|FLASH_OBR_DATA1_Msk
DECL|FLASH_OBR_DATA1_Pos|macro|FLASH_OBR_DATA1_Pos
DECL|FLASH_OBR_DATA1|macro|FLASH_OBR_DATA1
DECL|FLASH_OBR_IWDG_SW_Msk|macro|FLASH_OBR_IWDG_SW_Msk
DECL|FLASH_OBR_IWDG_SW_Pos|macro|FLASH_OBR_IWDG_SW_Pos
DECL|FLASH_OBR_IWDG_SW|macro|FLASH_OBR_IWDG_SW
DECL|FLASH_OBR_OPTERR_Msk|macro|FLASH_OBR_OPTERR_Msk
DECL|FLASH_OBR_OPTERR_Pos|macro|FLASH_OBR_OPTERR_Pos
DECL|FLASH_OBR_OPTERR|macro|FLASH_OBR_OPTERR
DECL|FLASH_OBR_RDPRT_1|macro|FLASH_OBR_RDPRT_1
DECL|FLASH_OBR_RDPRT_2|macro|FLASH_OBR_RDPRT_2
DECL|FLASH_OBR_RDPRT_Msk|macro|FLASH_OBR_RDPRT_Msk
DECL|FLASH_OBR_RDPRT_Pos|macro|FLASH_OBR_RDPRT_Pos
DECL|FLASH_OBR_RDPRT|macro|FLASH_OBR_RDPRT
DECL|FLASH_OBR_SRAM_PE_Msk|macro|FLASH_OBR_SRAM_PE_Msk
DECL|FLASH_OBR_SRAM_PE_Pos|macro|FLASH_OBR_SRAM_PE_Pos
DECL|FLASH_OBR_SRAM_PE|macro|FLASH_OBR_SRAM_PE
DECL|FLASH_OBR_USER_Msk|macro|FLASH_OBR_USER_Msk
DECL|FLASH_OBR_USER_Pos|macro|FLASH_OBR_USER_Pos
DECL|FLASH_OBR_USER|macro|FLASH_OBR_USER
DECL|FLASH_OBR_VDDA_MONITOR_Msk|macro|FLASH_OBR_VDDA_MONITOR_Msk
DECL|FLASH_OBR_VDDA_MONITOR_Pos|macro|FLASH_OBR_VDDA_MONITOR_Pos
DECL|FLASH_OBR_VDDA_MONITOR|macro|FLASH_OBR_VDDA_MONITOR
DECL|FLASH_OBR_WDG_SW|macro|FLASH_OBR_WDG_SW
DECL|FLASH_OBR_nBOOT1_Msk|macro|FLASH_OBR_nBOOT1_Msk
DECL|FLASH_OBR_nBOOT1_Pos|macro|FLASH_OBR_nBOOT1_Pos
DECL|FLASH_OBR_nBOOT1|macro|FLASH_OBR_nBOOT1
DECL|FLASH_OBR_nRST_STDBY_Msk|macro|FLASH_OBR_nRST_STDBY_Msk
DECL|FLASH_OBR_nRST_STDBY_Pos|macro|FLASH_OBR_nRST_STDBY_Pos
DECL|FLASH_OBR_nRST_STDBY|macro|FLASH_OBR_nRST_STDBY
DECL|FLASH_OBR_nRST_STOP_Msk|macro|FLASH_OBR_nRST_STOP_Msk
DECL|FLASH_OBR_nRST_STOP_Pos|macro|FLASH_OBR_nRST_STOP_Pos
DECL|FLASH_OBR_nRST_STOP|macro|FLASH_OBR_nRST_STOP
DECL|FLASH_OPTKEY1|macro|FLASH_OPTKEY1
DECL|FLASH_OPTKEY2|macro|FLASH_OPTKEY2
DECL|FLASH_OPTKEYR_OPTKEYR_Msk|macro|FLASH_OPTKEYR_OPTKEYR_Msk
DECL|FLASH_OPTKEYR_OPTKEYR_Pos|macro|FLASH_OPTKEYR_OPTKEYR_Pos
DECL|FLASH_OPTKEYR_OPTKEYR|macro|FLASH_OPTKEYR_OPTKEYR
DECL|FLASH_R_BASE|macro|FLASH_R_BASE
DECL|FLASH_SR_BSY_Msk|macro|FLASH_SR_BSY_Msk
DECL|FLASH_SR_BSY_Pos|macro|FLASH_SR_BSY_Pos
DECL|FLASH_SR_BSY|macro|FLASH_SR_BSY
DECL|FLASH_SR_EOP_Msk|macro|FLASH_SR_EOP_Msk
DECL|FLASH_SR_EOP_Pos|macro|FLASH_SR_EOP_Pos
DECL|FLASH_SR_EOP|macro|FLASH_SR_EOP
DECL|FLASH_SR_PGERR_Msk|macro|FLASH_SR_PGERR_Msk
DECL|FLASH_SR_PGERR_Pos|macro|FLASH_SR_PGERR_Pos
DECL|FLASH_SR_PGERR|macro|FLASH_SR_PGERR
DECL|FLASH_SR_WRPERR_Msk|macro|FLASH_SR_WRPERR_Msk
DECL|FLASH_SR_WRPERR_Pos|macro|FLASH_SR_WRPERR_Pos
DECL|FLASH_SR_WRPERR|macro|FLASH_SR_WRPERR
DECL|FLASH_TypeDef|typedef|} FLASH_TypeDef;
DECL|FLASH_WRPR_WRP_Msk|macro|FLASH_WRPR_WRP_Msk
DECL|FLASH_WRPR_WRP_Pos|macro|FLASH_WRPR_WRP_Pos
DECL|FLASH_WRPR_WRP|macro|FLASH_WRPR_WRP
DECL|FLASH|macro|FLASH
DECL|FM1R|member|__IO uint32_t FM1R; /*!< CAN filter mode register, Address offset: 0x204 */
DECL|FMR|member|__IO uint32_t FMR; /*!< CAN filter master register, Address offset: 0x200 */
DECL|FNR|member|__IO uint16_t FNR; /*!< Frame number register, Address offset: 0x48 */
DECL|FPU_IRQn|enumerator|FPU_IRQn = 81, /*!< Floating point Interrupt */
DECL|FR1|member|__IO uint32_t FR1; /*!< CAN Filter bank register 1 */
DECL|FR2|member|__IO uint32_t FR2; /*!< CAN Filter bank register 1 */
DECL|FS1R|member|__IO uint32_t FS1R; /*!< CAN filter scale register, Address offset: 0x20C */
DECL|FTSR2|member|__IO uint32_t FTSR2; /*!< EXTI Falling trigger selection register, Address offset: 0x2C */
DECL|FTSR|member|__IO uint32_t FTSR; /*!<EXTI Falling trigger selection register, Address offset: 0x0C */
DECL|GPIOA_BASE|macro|GPIOA_BASE
DECL|GPIOA|macro|GPIOA
DECL|GPIOB_BASE|macro|GPIOB_BASE
DECL|GPIOB|macro|GPIOB
DECL|GPIOC_BASE|macro|GPIOC_BASE
DECL|GPIOC|macro|GPIOC
DECL|GPIOD_BASE|macro|GPIOD_BASE
DECL|GPIOD|macro|GPIOD
DECL|GPIOF_BASE|macro|GPIOF_BASE
DECL|GPIOF|macro|GPIOF
DECL|GPIO_AFRH_AFRH0_Msk|macro|GPIO_AFRH_AFRH0_Msk
DECL|GPIO_AFRH_AFRH0_Pos|macro|GPIO_AFRH_AFRH0_Pos
DECL|GPIO_AFRH_AFRH0|macro|GPIO_AFRH_AFRH0
DECL|GPIO_AFRH_AFRH1_Msk|macro|GPIO_AFRH_AFRH1_Msk
DECL|GPIO_AFRH_AFRH1_Pos|macro|GPIO_AFRH_AFRH1_Pos
DECL|GPIO_AFRH_AFRH1|macro|GPIO_AFRH_AFRH1
DECL|GPIO_AFRH_AFRH2_Msk|macro|GPIO_AFRH_AFRH2_Msk
DECL|GPIO_AFRH_AFRH2_Pos|macro|GPIO_AFRH_AFRH2_Pos
DECL|GPIO_AFRH_AFRH2|macro|GPIO_AFRH_AFRH2
DECL|GPIO_AFRH_AFRH3_Msk|macro|GPIO_AFRH_AFRH3_Msk
DECL|GPIO_AFRH_AFRH3_Pos|macro|GPIO_AFRH_AFRH3_Pos
DECL|GPIO_AFRH_AFRH3|macro|GPIO_AFRH_AFRH3
DECL|GPIO_AFRH_AFRH4_Msk|macro|GPIO_AFRH_AFRH4_Msk
DECL|GPIO_AFRH_AFRH4_Pos|macro|GPIO_AFRH_AFRH4_Pos
DECL|GPIO_AFRH_AFRH4|macro|GPIO_AFRH_AFRH4
DECL|GPIO_AFRH_AFRH5_Msk|macro|GPIO_AFRH_AFRH5_Msk
DECL|GPIO_AFRH_AFRH5_Pos|macro|GPIO_AFRH_AFRH5_Pos
DECL|GPIO_AFRH_AFRH5|macro|GPIO_AFRH_AFRH5
DECL|GPIO_AFRH_AFRH6_Msk|macro|GPIO_AFRH_AFRH6_Msk
DECL|GPIO_AFRH_AFRH6_Pos|macro|GPIO_AFRH_AFRH6_Pos
DECL|GPIO_AFRH_AFRH6|macro|GPIO_AFRH_AFRH6
DECL|GPIO_AFRH_AFRH7_Msk|macro|GPIO_AFRH_AFRH7_Msk
DECL|GPIO_AFRH_AFRH7_Pos|macro|GPIO_AFRH_AFRH7_Pos
DECL|GPIO_AFRH_AFRH7|macro|GPIO_AFRH_AFRH7
DECL|GPIO_AFRL_AFRL0_Msk|macro|GPIO_AFRL_AFRL0_Msk
DECL|GPIO_AFRL_AFRL0_Pos|macro|GPIO_AFRL_AFRL0_Pos
DECL|GPIO_AFRL_AFRL0|macro|GPIO_AFRL_AFRL0
DECL|GPIO_AFRL_AFRL1_Msk|macro|GPIO_AFRL_AFRL1_Msk
DECL|GPIO_AFRL_AFRL1_Pos|macro|GPIO_AFRL_AFRL1_Pos
DECL|GPIO_AFRL_AFRL1|macro|GPIO_AFRL_AFRL1
DECL|GPIO_AFRL_AFRL2_Msk|macro|GPIO_AFRL_AFRL2_Msk
DECL|GPIO_AFRL_AFRL2_Pos|macro|GPIO_AFRL_AFRL2_Pos
DECL|GPIO_AFRL_AFRL2|macro|GPIO_AFRL_AFRL2
DECL|GPIO_AFRL_AFRL3_Msk|macro|GPIO_AFRL_AFRL3_Msk
DECL|GPIO_AFRL_AFRL3_Pos|macro|GPIO_AFRL_AFRL3_Pos
DECL|GPIO_AFRL_AFRL3|macro|GPIO_AFRL_AFRL3
DECL|GPIO_AFRL_AFRL4_Msk|macro|GPIO_AFRL_AFRL4_Msk
DECL|GPIO_AFRL_AFRL4_Pos|macro|GPIO_AFRL_AFRL4_Pos
DECL|GPIO_AFRL_AFRL4|macro|GPIO_AFRL_AFRL4
DECL|GPIO_AFRL_AFRL5_Msk|macro|GPIO_AFRL_AFRL5_Msk
DECL|GPIO_AFRL_AFRL5_Pos|macro|GPIO_AFRL_AFRL5_Pos
DECL|GPIO_AFRL_AFRL5|macro|GPIO_AFRL_AFRL5
DECL|GPIO_AFRL_AFRL6_Msk|macro|GPIO_AFRL_AFRL6_Msk
DECL|GPIO_AFRL_AFRL6_Pos|macro|GPIO_AFRL_AFRL6_Pos
DECL|GPIO_AFRL_AFRL6|macro|GPIO_AFRL_AFRL6
DECL|GPIO_AFRL_AFRL7_Msk|macro|GPIO_AFRL_AFRL7_Msk
DECL|GPIO_AFRL_AFRL7_Pos|macro|GPIO_AFRL_AFRL7_Pos
DECL|GPIO_AFRL_AFRL7|macro|GPIO_AFRL_AFRL7
DECL|GPIO_BRR_BR_0|macro|GPIO_BRR_BR_0
DECL|GPIO_BRR_BR_10|macro|GPIO_BRR_BR_10
DECL|GPIO_BRR_BR_11|macro|GPIO_BRR_BR_11
DECL|GPIO_BRR_BR_12|macro|GPIO_BRR_BR_12
DECL|GPIO_BRR_BR_13|macro|GPIO_BRR_BR_13
DECL|GPIO_BRR_BR_14|macro|GPIO_BRR_BR_14
DECL|GPIO_BRR_BR_15|macro|GPIO_BRR_BR_15
DECL|GPIO_BRR_BR_1|macro|GPIO_BRR_BR_1
DECL|GPIO_BRR_BR_2|macro|GPIO_BRR_BR_2
DECL|GPIO_BRR_BR_3|macro|GPIO_BRR_BR_3
DECL|GPIO_BRR_BR_4|macro|GPIO_BRR_BR_4
DECL|GPIO_BRR_BR_5|macro|GPIO_BRR_BR_5
DECL|GPIO_BRR_BR_6|macro|GPIO_BRR_BR_6
DECL|GPIO_BRR_BR_7|macro|GPIO_BRR_BR_7
DECL|GPIO_BRR_BR_8|macro|GPIO_BRR_BR_8
DECL|GPIO_BRR_BR_9|macro|GPIO_BRR_BR_9
DECL|GPIO_BSRR_BR_0|macro|GPIO_BSRR_BR_0
DECL|GPIO_BSRR_BR_10|macro|GPIO_BSRR_BR_10
DECL|GPIO_BSRR_BR_11|macro|GPIO_BSRR_BR_11
DECL|GPIO_BSRR_BR_12|macro|GPIO_BSRR_BR_12
DECL|GPIO_BSRR_BR_13|macro|GPIO_BSRR_BR_13
DECL|GPIO_BSRR_BR_14|macro|GPIO_BSRR_BR_14
DECL|GPIO_BSRR_BR_15|macro|GPIO_BSRR_BR_15
DECL|GPIO_BSRR_BR_1|macro|GPIO_BSRR_BR_1
DECL|GPIO_BSRR_BR_2|macro|GPIO_BSRR_BR_2
DECL|GPIO_BSRR_BR_3|macro|GPIO_BSRR_BR_3
DECL|GPIO_BSRR_BR_4|macro|GPIO_BSRR_BR_4
DECL|GPIO_BSRR_BR_5|macro|GPIO_BSRR_BR_5
DECL|GPIO_BSRR_BR_6|macro|GPIO_BSRR_BR_6
DECL|GPIO_BSRR_BR_7|macro|GPIO_BSRR_BR_7
DECL|GPIO_BSRR_BR_8|macro|GPIO_BSRR_BR_8
DECL|GPIO_BSRR_BR_9|macro|GPIO_BSRR_BR_9
DECL|GPIO_BSRR_BS_0|macro|GPIO_BSRR_BS_0
DECL|GPIO_BSRR_BS_10|macro|GPIO_BSRR_BS_10
DECL|GPIO_BSRR_BS_11|macro|GPIO_BSRR_BS_11
DECL|GPIO_BSRR_BS_12|macro|GPIO_BSRR_BS_12
DECL|GPIO_BSRR_BS_13|macro|GPIO_BSRR_BS_13
DECL|GPIO_BSRR_BS_14|macro|GPIO_BSRR_BS_14
DECL|GPIO_BSRR_BS_15|macro|GPIO_BSRR_BS_15
DECL|GPIO_BSRR_BS_1|macro|GPIO_BSRR_BS_1
DECL|GPIO_BSRR_BS_2|macro|GPIO_BSRR_BS_2
DECL|GPIO_BSRR_BS_3|macro|GPIO_BSRR_BS_3
DECL|GPIO_BSRR_BS_4|macro|GPIO_BSRR_BS_4
DECL|GPIO_BSRR_BS_5|macro|GPIO_BSRR_BS_5
DECL|GPIO_BSRR_BS_6|macro|GPIO_BSRR_BS_6
DECL|GPIO_BSRR_BS_7|macro|GPIO_BSRR_BS_7
DECL|GPIO_BSRR_BS_8|macro|GPIO_BSRR_BS_8
DECL|GPIO_BSRR_BS_9|macro|GPIO_BSRR_BS_9
DECL|GPIO_IDR_0|macro|GPIO_IDR_0
DECL|GPIO_IDR_10|macro|GPIO_IDR_10
DECL|GPIO_IDR_11|macro|GPIO_IDR_11
DECL|GPIO_IDR_12|macro|GPIO_IDR_12
DECL|GPIO_IDR_13|macro|GPIO_IDR_13
DECL|GPIO_IDR_14|macro|GPIO_IDR_14
DECL|GPIO_IDR_15|macro|GPIO_IDR_15
DECL|GPIO_IDR_1|macro|GPIO_IDR_1
DECL|GPIO_IDR_2|macro|GPIO_IDR_2
DECL|GPIO_IDR_3|macro|GPIO_IDR_3
DECL|GPIO_IDR_4|macro|GPIO_IDR_4
DECL|GPIO_IDR_5|macro|GPIO_IDR_5
DECL|GPIO_IDR_6|macro|GPIO_IDR_6
DECL|GPIO_IDR_7|macro|GPIO_IDR_7
DECL|GPIO_IDR_8|macro|GPIO_IDR_8
DECL|GPIO_IDR_9|macro|GPIO_IDR_9
DECL|GPIO_LCKR_LCK0_Msk|macro|GPIO_LCKR_LCK0_Msk
DECL|GPIO_LCKR_LCK0_Pos|macro|GPIO_LCKR_LCK0_Pos
DECL|GPIO_LCKR_LCK0|macro|GPIO_LCKR_LCK0
DECL|GPIO_LCKR_LCK10_Msk|macro|GPIO_LCKR_LCK10_Msk
DECL|GPIO_LCKR_LCK10_Pos|macro|GPIO_LCKR_LCK10_Pos
DECL|GPIO_LCKR_LCK10|macro|GPIO_LCKR_LCK10
DECL|GPIO_LCKR_LCK11_Msk|macro|GPIO_LCKR_LCK11_Msk
DECL|GPIO_LCKR_LCK11_Pos|macro|GPIO_LCKR_LCK11_Pos
DECL|GPIO_LCKR_LCK11|macro|GPIO_LCKR_LCK11
DECL|GPIO_LCKR_LCK12_Msk|macro|GPIO_LCKR_LCK12_Msk
DECL|GPIO_LCKR_LCK12_Pos|macro|GPIO_LCKR_LCK12_Pos
DECL|GPIO_LCKR_LCK12|macro|GPIO_LCKR_LCK12
DECL|GPIO_LCKR_LCK13_Msk|macro|GPIO_LCKR_LCK13_Msk
DECL|GPIO_LCKR_LCK13_Pos|macro|GPIO_LCKR_LCK13_Pos
DECL|GPIO_LCKR_LCK13|macro|GPIO_LCKR_LCK13
DECL|GPIO_LCKR_LCK14_Msk|macro|GPIO_LCKR_LCK14_Msk
DECL|GPIO_LCKR_LCK14_Pos|macro|GPIO_LCKR_LCK14_Pos
DECL|GPIO_LCKR_LCK14|macro|GPIO_LCKR_LCK14
DECL|GPIO_LCKR_LCK15_Msk|macro|GPIO_LCKR_LCK15_Msk
DECL|GPIO_LCKR_LCK15_Pos|macro|GPIO_LCKR_LCK15_Pos
DECL|GPIO_LCKR_LCK15|macro|GPIO_LCKR_LCK15
DECL|GPIO_LCKR_LCK1_Msk|macro|GPIO_LCKR_LCK1_Msk
DECL|GPIO_LCKR_LCK1_Pos|macro|GPIO_LCKR_LCK1_Pos
DECL|GPIO_LCKR_LCK1|macro|GPIO_LCKR_LCK1
DECL|GPIO_LCKR_LCK2_Msk|macro|GPIO_LCKR_LCK2_Msk
DECL|GPIO_LCKR_LCK2_Pos|macro|GPIO_LCKR_LCK2_Pos
DECL|GPIO_LCKR_LCK2|macro|GPIO_LCKR_LCK2
DECL|GPIO_LCKR_LCK3_Msk|macro|GPIO_LCKR_LCK3_Msk
DECL|GPIO_LCKR_LCK3_Pos|macro|GPIO_LCKR_LCK3_Pos
DECL|GPIO_LCKR_LCK3|macro|GPIO_LCKR_LCK3
DECL|GPIO_LCKR_LCK4_Msk|macro|GPIO_LCKR_LCK4_Msk
DECL|GPIO_LCKR_LCK4_Pos|macro|GPIO_LCKR_LCK4_Pos
DECL|GPIO_LCKR_LCK4|macro|GPIO_LCKR_LCK4
DECL|GPIO_LCKR_LCK5_Msk|macro|GPIO_LCKR_LCK5_Msk
DECL|GPIO_LCKR_LCK5_Pos|macro|GPIO_LCKR_LCK5_Pos
DECL|GPIO_LCKR_LCK5|macro|GPIO_LCKR_LCK5
DECL|GPIO_LCKR_LCK6_Msk|macro|GPIO_LCKR_LCK6_Msk
DECL|GPIO_LCKR_LCK6_Pos|macro|GPIO_LCKR_LCK6_Pos
DECL|GPIO_LCKR_LCK6|macro|GPIO_LCKR_LCK6
DECL|GPIO_LCKR_LCK7_Msk|macro|GPIO_LCKR_LCK7_Msk
DECL|GPIO_LCKR_LCK7_Pos|macro|GPIO_LCKR_LCK7_Pos
DECL|GPIO_LCKR_LCK7|macro|GPIO_LCKR_LCK7
DECL|GPIO_LCKR_LCK8_Msk|macro|GPIO_LCKR_LCK8_Msk
DECL|GPIO_LCKR_LCK8_Pos|macro|GPIO_LCKR_LCK8_Pos
DECL|GPIO_LCKR_LCK8|macro|GPIO_LCKR_LCK8
DECL|GPIO_LCKR_LCK9_Msk|macro|GPIO_LCKR_LCK9_Msk
DECL|GPIO_LCKR_LCK9_Pos|macro|GPIO_LCKR_LCK9_Pos
DECL|GPIO_LCKR_LCK9|macro|GPIO_LCKR_LCK9
DECL|GPIO_LCKR_LCKK_Msk|macro|GPIO_LCKR_LCKK_Msk
DECL|GPIO_LCKR_LCKK_Pos|macro|GPIO_LCKR_LCKK_Pos
DECL|GPIO_LCKR_LCKK|macro|GPIO_LCKR_LCKK
DECL|GPIO_MODER_MODER0_0|macro|GPIO_MODER_MODER0_0
DECL|GPIO_MODER_MODER0_1|macro|GPIO_MODER_MODER0_1
DECL|GPIO_MODER_MODER0_Msk|macro|GPIO_MODER_MODER0_Msk
DECL|GPIO_MODER_MODER0_Pos|macro|GPIO_MODER_MODER0_Pos
DECL|GPIO_MODER_MODER0|macro|GPIO_MODER_MODER0
DECL|GPIO_MODER_MODER10_0|macro|GPIO_MODER_MODER10_0
DECL|GPIO_MODER_MODER10_1|macro|GPIO_MODER_MODER10_1
DECL|GPIO_MODER_MODER10_Msk|macro|GPIO_MODER_MODER10_Msk
DECL|GPIO_MODER_MODER10_Pos|macro|GPIO_MODER_MODER10_Pos
DECL|GPIO_MODER_MODER10|macro|GPIO_MODER_MODER10
DECL|GPIO_MODER_MODER11_0|macro|GPIO_MODER_MODER11_0
DECL|GPIO_MODER_MODER11_1|macro|GPIO_MODER_MODER11_1
DECL|GPIO_MODER_MODER11_Msk|macro|GPIO_MODER_MODER11_Msk
DECL|GPIO_MODER_MODER11_Pos|macro|GPIO_MODER_MODER11_Pos
DECL|GPIO_MODER_MODER11|macro|GPIO_MODER_MODER11
DECL|GPIO_MODER_MODER12_0|macro|GPIO_MODER_MODER12_0
DECL|GPIO_MODER_MODER12_1|macro|GPIO_MODER_MODER12_1
DECL|GPIO_MODER_MODER12_Msk|macro|GPIO_MODER_MODER12_Msk
DECL|GPIO_MODER_MODER12_Pos|macro|GPIO_MODER_MODER12_Pos
DECL|GPIO_MODER_MODER12|macro|GPIO_MODER_MODER12
DECL|GPIO_MODER_MODER13_0|macro|GPIO_MODER_MODER13_0
DECL|GPIO_MODER_MODER13_1|macro|GPIO_MODER_MODER13_1
DECL|GPIO_MODER_MODER13_Msk|macro|GPIO_MODER_MODER13_Msk
DECL|GPIO_MODER_MODER13_Pos|macro|GPIO_MODER_MODER13_Pos
DECL|GPIO_MODER_MODER13|macro|GPIO_MODER_MODER13
DECL|GPIO_MODER_MODER14_0|macro|GPIO_MODER_MODER14_0
DECL|GPIO_MODER_MODER14_1|macro|GPIO_MODER_MODER14_1
DECL|GPIO_MODER_MODER14_Msk|macro|GPIO_MODER_MODER14_Msk
DECL|GPIO_MODER_MODER14_Pos|macro|GPIO_MODER_MODER14_Pos
DECL|GPIO_MODER_MODER14|macro|GPIO_MODER_MODER14
DECL|GPIO_MODER_MODER15_0|macro|GPIO_MODER_MODER15_0
DECL|GPIO_MODER_MODER15_1|macro|GPIO_MODER_MODER15_1
DECL|GPIO_MODER_MODER15_Msk|macro|GPIO_MODER_MODER15_Msk
DECL|GPIO_MODER_MODER15_Pos|macro|GPIO_MODER_MODER15_Pos
DECL|GPIO_MODER_MODER15|macro|GPIO_MODER_MODER15
DECL|GPIO_MODER_MODER1_0|macro|GPIO_MODER_MODER1_0
DECL|GPIO_MODER_MODER1_1|macro|GPIO_MODER_MODER1_1
DECL|GPIO_MODER_MODER1_Msk|macro|GPIO_MODER_MODER1_Msk
DECL|GPIO_MODER_MODER1_Pos|macro|GPIO_MODER_MODER1_Pos
DECL|GPIO_MODER_MODER1|macro|GPIO_MODER_MODER1
DECL|GPIO_MODER_MODER2_0|macro|GPIO_MODER_MODER2_0
DECL|GPIO_MODER_MODER2_1|macro|GPIO_MODER_MODER2_1
DECL|GPIO_MODER_MODER2_Msk|macro|GPIO_MODER_MODER2_Msk
DECL|GPIO_MODER_MODER2_Pos|macro|GPIO_MODER_MODER2_Pos
DECL|GPIO_MODER_MODER2|macro|GPIO_MODER_MODER2
DECL|GPIO_MODER_MODER3_0|macro|GPIO_MODER_MODER3_0
DECL|GPIO_MODER_MODER3_1|macro|GPIO_MODER_MODER3_1
DECL|GPIO_MODER_MODER3_Msk|macro|GPIO_MODER_MODER3_Msk
DECL|GPIO_MODER_MODER3_Pos|macro|GPIO_MODER_MODER3_Pos
DECL|GPIO_MODER_MODER3|macro|GPIO_MODER_MODER3
DECL|GPIO_MODER_MODER4_0|macro|GPIO_MODER_MODER4_0
DECL|GPIO_MODER_MODER4_1|macro|GPIO_MODER_MODER4_1
DECL|GPIO_MODER_MODER4_Msk|macro|GPIO_MODER_MODER4_Msk
DECL|GPIO_MODER_MODER4_Pos|macro|GPIO_MODER_MODER4_Pos
DECL|GPIO_MODER_MODER4|macro|GPIO_MODER_MODER4
DECL|GPIO_MODER_MODER5_0|macro|GPIO_MODER_MODER5_0
DECL|GPIO_MODER_MODER5_1|macro|GPIO_MODER_MODER5_1
DECL|GPIO_MODER_MODER5_Msk|macro|GPIO_MODER_MODER5_Msk
DECL|GPIO_MODER_MODER5_Pos|macro|GPIO_MODER_MODER5_Pos
DECL|GPIO_MODER_MODER5|macro|GPIO_MODER_MODER5
DECL|GPIO_MODER_MODER6_0|macro|GPIO_MODER_MODER6_0
DECL|GPIO_MODER_MODER6_1|macro|GPIO_MODER_MODER6_1
DECL|GPIO_MODER_MODER6_Msk|macro|GPIO_MODER_MODER6_Msk
DECL|GPIO_MODER_MODER6_Pos|macro|GPIO_MODER_MODER6_Pos
DECL|GPIO_MODER_MODER6|macro|GPIO_MODER_MODER6
DECL|GPIO_MODER_MODER7_0|macro|GPIO_MODER_MODER7_0
DECL|GPIO_MODER_MODER7_1|macro|GPIO_MODER_MODER7_1
DECL|GPIO_MODER_MODER7_Msk|macro|GPIO_MODER_MODER7_Msk
DECL|GPIO_MODER_MODER7_Pos|macro|GPIO_MODER_MODER7_Pos
DECL|GPIO_MODER_MODER7|macro|GPIO_MODER_MODER7
DECL|GPIO_MODER_MODER8_0|macro|GPIO_MODER_MODER8_0
DECL|GPIO_MODER_MODER8_1|macro|GPIO_MODER_MODER8_1
DECL|GPIO_MODER_MODER8_Msk|macro|GPIO_MODER_MODER8_Msk
DECL|GPIO_MODER_MODER8_Pos|macro|GPIO_MODER_MODER8_Pos
DECL|GPIO_MODER_MODER8|macro|GPIO_MODER_MODER8
DECL|GPIO_MODER_MODER9_0|macro|GPIO_MODER_MODER9_0
DECL|GPIO_MODER_MODER9_1|macro|GPIO_MODER_MODER9_1
DECL|GPIO_MODER_MODER9_Msk|macro|GPIO_MODER_MODER9_Msk
DECL|GPIO_MODER_MODER9_Pos|macro|GPIO_MODER_MODER9_Pos
DECL|GPIO_MODER_MODER9|macro|GPIO_MODER_MODER9
DECL|GPIO_ODR_0|macro|GPIO_ODR_0
DECL|GPIO_ODR_10|macro|GPIO_ODR_10
DECL|GPIO_ODR_11|macro|GPIO_ODR_11
DECL|GPIO_ODR_12|macro|GPIO_ODR_12
DECL|GPIO_ODR_13|macro|GPIO_ODR_13
DECL|GPIO_ODR_14|macro|GPIO_ODR_14
DECL|GPIO_ODR_15|macro|GPIO_ODR_15
DECL|GPIO_ODR_1|macro|GPIO_ODR_1
DECL|GPIO_ODR_2|macro|GPIO_ODR_2
DECL|GPIO_ODR_3|macro|GPIO_ODR_3
DECL|GPIO_ODR_4|macro|GPIO_ODR_4
DECL|GPIO_ODR_5|macro|GPIO_ODR_5
DECL|GPIO_ODR_6|macro|GPIO_ODR_6
DECL|GPIO_ODR_7|macro|GPIO_ODR_7
DECL|GPIO_ODR_8|macro|GPIO_ODR_8
DECL|GPIO_ODR_9|macro|GPIO_ODR_9
DECL|GPIO_OSPEEDER_OSPEEDR0_0|macro|GPIO_OSPEEDER_OSPEEDR0_0
DECL|GPIO_OSPEEDER_OSPEEDR0_1|macro|GPIO_OSPEEDER_OSPEEDR0_1
DECL|GPIO_OSPEEDER_OSPEEDR0_Msk|macro|GPIO_OSPEEDER_OSPEEDR0_Msk
DECL|GPIO_OSPEEDER_OSPEEDR0_Pos|macro|GPIO_OSPEEDER_OSPEEDR0_Pos
DECL|GPIO_OSPEEDER_OSPEEDR0|macro|GPIO_OSPEEDER_OSPEEDR0
DECL|GPIO_OSPEEDER_OSPEEDR10_0|macro|GPIO_OSPEEDER_OSPEEDR10_0
DECL|GPIO_OSPEEDER_OSPEEDR10_1|macro|GPIO_OSPEEDER_OSPEEDR10_1
DECL|GPIO_OSPEEDER_OSPEEDR10_Msk|macro|GPIO_OSPEEDER_OSPEEDR10_Msk
DECL|GPIO_OSPEEDER_OSPEEDR10_Pos|macro|GPIO_OSPEEDER_OSPEEDR10_Pos
DECL|GPIO_OSPEEDER_OSPEEDR10|macro|GPIO_OSPEEDER_OSPEEDR10
DECL|GPIO_OSPEEDER_OSPEEDR11_0|macro|GPIO_OSPEEDER_OSPEEDR11_0
DECL|GPIO_OSPEEDER_OSPEEDR11_1|macro|GPIO_OSPEEDER_OSPEEDR11_1
DECL|GPIO_OSPEEDER_OSPEEDR11_Msk|macro|GPIO_OSPEEDER_OSPEEDR11_Msk
DECL|GPIO_OSPEEDER_OSPEEDR11_Pos|macro|GPIO_OSPEEDER_OSPEEDR11_Pos
DECL|GPIO_OSPEEDER_OSPEEDR11|macro|GPIO_OSPEEDER_OSPEEDR11
DECL|GPIO_OSPEEDER_OSPEEDR12_0|macro|GPIO_OSPEEDER_OSPEEDR12_0
DECL|GPIO_OSPEEDER_OSPEEDR12_1|macro|GPIO_OSPEEDER_OSPEEDR12_1
DECL|GPIO_OSPEEDER_OSPEEDR12_Msk|macro|GPIO_OSPEEDER_OSPEEDR12_Msk
DECL|GPIO_OSPEEDER_OSPEEDR12_Pos|macro|GPIO_OSPEEDER_OSPEEDR12_Pos
DECL|GPIO_OSPEEDER_OSPEEDR12|macro|GPIO_OSPEEDER_OSPEEDR12
DECL|GPIO_OSPEEDER_OSPEEDR13_0|macro|GPIO_OSPEEDER_OSPEEDR13_0
DECL|GPIO_OSPEEDER_OSPEEDR13_1|macro|GPIO_OSPEEDER_OSPEEDR13_1
DECL|GPIO_OSPEEDER_OSPEEDR13_Msk|macro|GPIO_OSPEEDER_OSPEEDR13_Msk
DECL|GPIO_OSPEEDER_OSPEEDR13_Pos|macro|GPIO_OSPEEDER_OSPEEDR13_Pos
DECL|GPIO_OSPEEDER_OSPEEDR13|macro|GPIO_OSPEEDER_OSPEEDR13
DECL|GPIO_OSPEEDER_OSPEEDR14_0|macro|GPIO_OSPEEDER_OSPEEDR14_0
DECL|GPIO_OSPEEDER_OSPEEDR14_1|macro|GPIO_OSPEEDER_OSPEEDR14_1
DECL|GPIO_OSPEEDER_OSPEEDR14_Msk|macro|GPIO_OSPEEDER_OSPEEDR14_Msk
DECL|GPIO_OSPEEDER_OSPEEDR14_Pos|macro|GPIO_OSPEEDER_OSPEEDR14_Pos
DECL|GPIO_OSPEEDER_OSPEEDR14|macro|GPIO_OSPEEDER_OSPEEDR14
DECL|GPIO_OSPEEDER_OSPEEDR15_0|macro|GPIO_OSPEEDER_OSPEEDR15_0
DECL|GPIO_OSPEEDER_OSPEEDR15_1|macro|GPIO_OSPEEDER_OSPEEDR15_1
DECL|GPIO_OSPEEDER_OSPEEDR15_Msk|macro|GPIO_OSPEEDER_OSPEEDR15_Msk
DECL|GPIO_OSPEEDER_OSPEEDR15_Pos|macro|GPIO_OSPEEDER_OSPEEDR15_Pos
DECL|GPIO_OSPEEDER_OSPEEDR15|macro|GPIO_OSPEEDER_OSPEEDR15
DECL|GPIO_OSPEEDER_OSPEEDR1_0|macro|GPIO_OSPEEDER_OSPEEDR1_0
DECL|GPIO_OSPEEDER_OSPEEDR1_1|macro|GPIO_OSPEEDER_OSPEEDR1_1
DECL|GPIO_OSPEEDER_OSPEEDR1_Msk|macro|GPIO_OSPEEDER_OSPEEDR1_Msk
DECL|GPIO_OSPEEDER_OSPEEDR1_Pos|macro|GPIO_OSPEEDER_OSPEEDR1_Pos
DECL|GPIO_OSPEEDER_OSPEEDR1|macro|GPIO_OSPEEDER_OSPEEDR1
DECL|GPIO_OSPEEDER_OSPEEDR2_0|macro|GPIO_OSPEEDER_OSPEEDR2_0
DECL|GPIO_OSPEEDER_OSPEEDR2_1|macro|GPIO_OSPEEDER_OSPEEDR2_1
DECL|GPIO_OSPEEDER_OSPEEDR2_Msk|macro|GPIO_OSPEEDER_OSPEEDR2_Msk
DECL|GPIO_OSPEEDER_OSPEEDR2_Pos|macro|GPIO_OSPEEDER_OSPEEDR2_Pos
DECL|GPIO_OSPEEDER_OSPEEDR2|macro|GPIO_OSPEEDER_OSPEEDR2
DECL|GPIO_OSPEEDER_OSPEEDR3_0|macro|GPIO_OSPEEDER_OSPEEDR3_0
DECL|GPIO_OSPEEDER_OSPEEDR3_1|macro|GPIO_OSPEEDER_OSPEEDR3_1
DECL|GPIO_OSPEEDER_OSPEEDR3_Msk|macro|GPIO_OSPEEDER_OSPEEDR3_Msk
DECL|GPIO_OSPEEDER_OSPEEDR3_Pos|macro|GPIO_OSPEEDER_OSPEEDR3_Pos
DECL|GPIO_OSPEEDER_OSPEEDR3|macro|GPIO_OSPEEDER_OSPEEDR3
DECL|GPIO_OSPEEDER_OSPEEDR4_0|macro|GPIO_OSPEEDER_OSPEEDR4_0
DECL|GPIO_OSPEEDER_OSPEEDR4_1|macro|GPIO_OSPEEDER_OSPEEDR4_1
DECL|GPIO_OSPEEDER_OSPEEDR4_Msk|macro|GPIO_OSPEEDER_OSPEEDR4_Msk
DECL|GPIO_OSPEEDER_OSPEEDR4_Pos|macro|GPIO_OSPEEDER_OSPEEDR4_Pos
DECL|GPIO_OSPEEDER_OSPEEDR4|macro|GPIO_OSPEEDER_OSPEEDR4
DECL|GPIO_OSPEEDER_OSPEEDR5_0|macro|GPIO_OSPEEDER_OSPEEDR5_0
DECL|GPIO_OSPEEDER_OSPEEDR5_1|macro|GPIO_OSPEEDER_OSPEEDR5_1
DECL|GPIO_OSPEEDER_OSPEEDR5_Msk|macro|GPIO_OSPEEDER_OSPEEDR5_Msk
DECL|GPIO_OSPEEDER_OSPEEDR5_Pos|macro|GPIO_OSPEEDER_OSPEEDR5_Pos
DECL|GPIO_OSPEEDER_OSPEEDR5|macro|GPIO_OSPEEDER_OSPEEDR5
DECL|GPIO_OSPEEDER_OSPEEDR6_0|macro|GPIO_OSPEEDER_OSPEEDR6_0
DECL|GPIO_OSPEEDER_OSPEEDR6_1|macro|GPIO_OSPEEDER_OSPEEDR6_1
DECL|GPIO_OSPEEDER_OSPEEDR6_Msk|macro|GPIO_OSPEEDER_OSPEEDR6_Msk
DECL|GPIO_OSPEEDER_OSPEEDR6_Pos|macro|GPIO_OSPEEDER_OSPEEDR6_Pos
DECL|GPIO_OSPEEDER_OSPEEDR6|macro|GPIO_OSPEEDER_OSPEEDR6
DECL|GPIO_OSPEEDER_OSPEEDR7_0|macro|GPIO_OSPEEDER_OSPEEDR7_0
DECL|GPIO_OSPEEDER_OSPEEDR7_1|macro|GPIO_OSPEEDER_OSPEEDR7_1
DECL|GPIO_OSPEEDER_OSPEEDR7_Msk|macro|GPIO_OSPEEDER_OSPEEDR7_Msk
DECL|GPIO_OSPEEDER_OSPEEDR7_Pos|macro|GPIO_OSPEEDER_OSPEEDR7_Pos
DECL|GPIO_OSPEEDER_OSPEEDR7|macro|GPIO_OSPEEDER_OSPEEDR7
DECL|GPIO_OSPEEDER_OSPEEDR8_0|macro|GPIO_OSPEEDER_OSPEEDR8_0
DECL|GPIO_OSPEEDER_OSPEEDR8_1|macro|GPIO_OSPEEDER_OSPEEDR8_1
DECL|GPIO_OSPEEDER_OSPEEDR8_Msk|macro|GPIO_OSPEEDER_OSPEEDR8_Msk
DECL|GPIO_OSPEEDER_OSPEEDR8_Pos|macro|GPIO_OSPEEDER_OSPEEDR8_Pos
DECL|GPIO_OSPEEDER_OSPEEDR8|macro|GPIO_OSPEEDER_OSPEEDR8
DECL|GPIO_OSPEEDER_OSPEEDR9_0|macro|GPIO_OSPEEDER_OSPEEDR9_0
DECL|GPIO_OSPEEDER_OSPEEDR9_1|macro|GPIO_OSPEEDER_OSPEEDR9_1
DECL|GPIO_OSPEEDER_OSPEEDR9_Msk|macro|GPIO_OSPEEDER_OSPEEDR9_Msk
DECL|GPIO_OSPEEDER_OSPEEDR9_Pos|macro|GPIO_OSPEEDER_OSPEEDR9_Pos
DECL|GPIO_OSPEEDER_OSPEEDR9|macro|GPIO_OSPEEDER_OSPEEDR9
DECL|GPIO_OTYPER_OT_0|macro|GPIO_OTYPER_OT_0
DECL|GPIO_OTYPER_OT_10|macro|GPIO_OTYPER_OT_10
DECL|GPIO_OTYPER_OT_11|macro|GPIO_OTYPER_OT_11
DECL|GPIO_OTYPER_OT_12|macro|GPIO_OTYPER_OT_12
DECL|GPIO_OTYPER_OT_13|macro|GPIO_OTYPER_OT_13
DECL|GPIO_OTYPER_OT_14|macro|GPIO_OTYPER_OT_14
DECL|GPIO_OTYPER_OT_15|macro|GPIO_OTYPER_OT_15
DECL|GPIO_OTYPER_OT_1|macro|GPIO_OTYPER_OT_1
DECL|GPIO_OTYPER_OT_2|macro|GPIO_OTYPER_OT_2
DECL|GPIO_OTYPER_OT_3|macro|GPIO_OTYPER_OT_3
DECL|GPIO_OTYPER_OT_4|macro|GPIO_OTYPER_OT_4
DECL|GPIO_OTYPER_OT_5|macro|GPIO_OTYPER_OT_5
DECL|GPIO_OTYPER_OT_6|macro|GPIO_OTYPER_OT_6
DECL|GPIO_OTYPER_OT_7|macro|GPIO_OTYPER_OT_7
DECL|GPIO_OTYPER_OT_8|macro|GPIO_OTYPER_OT_8
DECL|GPIO_OTYPER_OT_9|macro|GPIO_OTYPER_OT_9
DECL|GPIO_PUPDR_PUPDR0_0|macro|GPIO_PUPDR_PUPDR0_0
DECL|GPIO_PUPDR_PUPDR0_1|macro|GPIO_PUPDR_PUPDR0_1
DECL|GPIO_PUPDR_PUPDR0_Msk|macro|GPIO_PUPDR_PUPDR0_Msk
DECL|GPIO_PUPDR_PUPDR0_Pos|macro|GPIO_PUPDR_PUPDR0_Pos
DECL|GPIO_PUPDR_PUPDR0|macro|GPIO_PUPDR_PUPDR0
DECL|GPIO_PUPDR_PUPDR10_0|macro|GPIO_PUPDR_PUPDR10_0
DECL|GPIO_PUPDR_PUPDR10_1|macro|GPIO_PUPDR_PUPDR10_1
DECL|GPIO_PUPDR_PUPDR10_Msk|macro|GPIO_PUPDR_PUPDR10_Msk
DECL|GPIO_PUPDR_PUPDR10_Pos|macro|GPIO_PUPDR_PUPDR10_Pos
DECL|GPIO_PUPDR_PUPDR10|macro|GPIO_PUPDR_PUPDR10
DECL|GPIO_PUPDR_PUPDR11_0|macro|GPIO_PUPDR_PUPDR11_0
DECL|GPIO_PUPDR_PUPDR11_1|macro|GPIO_PUPDR_PUPDR11_1
DECL|GPIO_PUPDR_PUPDR11_Msk|macro|GPIO_PUPDR_PUPDR11_Msk
DECL|GPIO_PUPDR_PUPDR11_Pos|macro|GPIO_PUPDR_PUPDR11_Pos
DECL|GPIO_PUPDR_PUPDR11|macro|GPIO_PUPDR_PUPDR11
DECL|GPIO_PUPDR_PUPDR12_0|macro|GPIO_PUPDR_PUPDR12_0
DECL|GPIO_PUPDR_PUPDR12_1|macro|GPIO_PUPDR_PUPDR12_1
DECL|GPIO_PUPDR_PUPDR12_Msk|macro|GPIO_PUPDR_PUPDR12_Msk
DECL|GPIO_PUPDR_PUPDR12_Pos|macro|GPIO_PUPDR_PUPDR12_Pos
DECL|GPIO_PUPDR_PUPDR12|macro|GPIO_PUPDR_PUPDR12
DECL|GPIO_PUPDR_PUPDR13_0|macro|GPIO_PUPDR_PUPDR13_0
DECL|GPIO_PUPDR_PUPDR13_1|macro|GPIO_PUPDR_PUPDR13_1
DECL|GPIO_PUPDR_PUPDR13_Msk|macro|GPIO_PUPDR_PUPDR13_Msk
DECL|GPIO_PUPDR_PUPDR13_Pos|macro|GPIO_PUPDR_PUPDR13_Pos
DECL|GPIO_PUPDR_PUPDR13|macro|GPIO_PUPDR_PUPDR13
DECL|GPIO_PUPDR_PUPDR14_0|macro|GPIO_PUPDR_PUPDR14_0
DECL|GPIO_PUPDR_PUPDR14_1|macro|GPIO_PUPDR_PUPDR14_1
DECL|GPIO_PUPDR_PUPDR14_Msk|macro|GPIO_PUPDR_PUPDR14_Msk
DECL|GPIO_PUPDR_PUPDR14_Pos|macro|GPIO_PUPDR_PUPDR14_Pos
DECL|GPIO_PUPDR_PUPDR14|macro|GPIO_PUPDR_PUPDR14
DECL|GPIO_PUPDR_PUPDR15_0|macro|GPIO_PUPDR_PUPDR15_0
DECL|GPIO_PUPDR_PUPDR15_1|macro|GPIO_PUPDR_PUPDR15_1
DECL|GPIO_PUPDR_PUPDR15_Msk|macro|GPIO_PUPDR_PUPDR15_Msk
DECL|GPIO_PUPDR_PUPDR15_Pos|macro|GPIO_PUPDR_PUPDR15_Pos
DECL|GPIO_PUPDR_PUPDR15|macro|GPIO_PUPDR_PUPDR15
DECL|GPIO_PUPDR_PUPDR1_0|macro|GPIO_PUPDR_PUPDR1_0
DECL|GPIO_PUPDR_PUPDR1_1|macro|GPIO_PUPDR_PUPDR1_1
DECL|GPIO_PUPDR_PUPDR1_Msk|macro|GPIO_PUPDR_PUPDR1_Msk
DECL|GPIO_PUPDR_PUPDR1_Pos|macro|GPIO_PUPDR_PUPDR1_Pos
DECL|GPIO_PUPDR_PUPDR1|macro|GPIO_PUPDR_PUPDR1
DECL|GPIO_PUPDR_PUPDR2_0|macro|GPIO_PUPDR_PUPDR2_0
DECL|GPIO_PUPDR_PUPDR2_1|macro|GPIO_PUPDR_PUPDR2_1
DECL|GPIO_PUPDR_PUPDR2_Msk|macro|GPIO_PUPDR_PUPDR2_Msk
DECL|GPIO_PUPDR_PUPDR2_Pos|macro|GPIO_PUPDR_PUPDR2_Pos
DECL|GPIO_PUPDR_PUPDR2|macro|GPIO_PUPDR_PUPDR2
DECL|GPIO_PUPDR_PUPDR3_0|macro|GPIO_PUPDR_PUPDR3_0
DECL|GPIO_PUPDR_PUPDR3_1|macro|GPIO_PUPDR_PUPDR3_1
DECL|GPIO_PUPDR_PUPDR3_Msk|macro|GPIO_PUPDR_PUPDR3_Msk
DECL|GPIO_PUPDR_PUPDR3_Pos|macro|GPIO_PUPDR_PUPDR3_Pos
DECL|GPIO_PUPDR_PUPDR3|macro|GPIO_PUPDR_PUPDR3
DECL|GPIO_PUPDR_PUPDR4_0|macro|GPIO_PUPDR_PUPDR4_0
DECL|GPIO_PUPDR_PUPDR4_1|macro|GPIO_PUPDR_PUPDR4_1
DECL|GPIO_PUPDR_PUPDR4_Msk|macro|GPIO_PUPDR_PUPDR4_Msk
DECL|GPIO_PUPDR_PUPDR4_Pos|macro|GPIO_PUPDR_PUPDR4_Pos
DECL|GPIO_PUPDR_PUPDR4|macro|GPIO_PUPDR_PUPDR4
DECL|GPIO_PUPDR_PUPDR5_0|macro|GPIO_PUPDR_PUPDR5_0
DECL|GPIO_PUPDR_PUPDR5_1|macro|GPIO_PUPDR_PUPDR5_1
DECL|GPIO_PUPDR_PUPDR5_Msk|macro|GPIO_PUPDR_PUPDR5_Msk
DECL|GPIO_PUPDR_PUPDR5_Pos|macro|GPIO_PUPDR_PUPDR5_Pos
DECL|GPIO_PUPDR_PUPDR5|macro|GPIO_PUPDR_PUPDR5
DECL|GPIO_PUPDR_PUPDR6_0|macro|GPIO_PUPDR_PUPDR6_0
DECL|GPIO_PUPDR_PUPDR6_1|macro|GPIO_PUPDR_PUPDR6_1
DECL|GPIO_PUPDR_PUPDR6_Msk|macro|GPIO_PUPDR_PUPDR6_Msk
DECL|GPIO_PUPDR_PUPDR6_Pos|macro|GPIO_PUPDR_PUPDR6_Pos
DECL|GPIO_PUPDR_PUPDR6|macro|GPIO_PUPDR_PUPDR6
DECL|GPIO_PUPDR_PUPDR7_0|macro|GPIO_PUPDR_PUPDR7_0
DECL|GPIO_PUPDR_PUPDR7_1|macro|GPIO_PUPDR_PUPDR7_1
DECL|GPIO_PUPDR_PUPDR7_Msk|macro|GPIO_PUPDR_PUPDR7_Msk
DECL|GPIO_PUPDR_PUPDR7_Pos|macro|GPIO_PUPDR_PUPDR7_Pos
DECL|GPIO_PUPDR_PUPDR7|macro|GPIO_PUPDR_PUPDR7
DECL|GPIO_PUPDR_PUPDR8_0|macro|GPIO_PUPDR_PUPDR8_0
DECL|GPIO_PUPDR_PUPDR8_1|macro|GPIO_PUPDR_PUPDR8_1
DECL|GPIO_PUPDR_PUPDR8_Msk|macro|GPIO_PUPDR_PUPDR8_Msk
DECL|GPIO_PUPDR_PUPDR8_Pos|macro|GPIO_PUPDR_PUPDR8_Pos
DECL|GPIO_PUPDR_PUPDR8|macro|GPIO_PUPDR_PUPDR8
DECL|GPIO_PUPDR_PUPDR9_0|macro|GPIO_PUPDR_PUPDR9_0
DECL|GPIO_PUPDR_PUPDR9_1|macro|GPIO_PUPDR_PUPDR9_1
DECL|GPIO_PUPDR_PUPDR9_Msk|macro|GPIO_PUPDR_PUPDR9_Msk
DECL|GPIO_PUPDR_PUPDR9_Pos|macro|GPIO_PUPDR_PUPDR9_Pos
DECL|GPIO_PUPDR_PUPDR9|macro|GPIO_PUPDR_PUPDR9
DECL|GPIO_TypeDef|typedef|}GPIO_TypeDef;
DECL|GTPR|member|__IO uint32_t GTPR; /*!< USART Guard time and prescaler register, Address offset: 0x10 */
DECL|HRTIM1_FLT_IRQHandler|macro|HRTIM1_FLT_IRQHandler
DECL|HRTIM1_FLT_IRQn|macro|HRTIM1_FLT_IRQn
DECL|HRTIM1_TIME_IRQHandler|macro|HRTIM1_TIME_IRQHandler
DECL|HRTIM1_TIME_IRQn|macro|HRTIM1_TIME_IRQn
DECL|HardFault_IRQn|enumerator|HardFault_IRQn = -13, /*!< 3 Cortex-M4 Hard Fault Interrupt */
DECL|I2C1_BASE|macro|I2C1_BASE
DECL|I2C1_ER_IRQn|enumerator|I2C1_ER_IRQn = 32, /*!< I2C1 Error Interrupt */
DECL|I2C1_EV_IRQn|enumerator|I2C1_EV_IRQn = 31, /*!< I2C1 Event Interrupt & EXTI Line23 Interrupt (I2C1 wakeup) */
DECL|I2C1|macro|I2C1
DECL|I2C2_BASE|macro|I2C2_BASE
DECL|I2C2_ER_IRQn|enumerator|I2C2_ER_IRQn = 34, /*!< I2C2 Error Interrupt */
DECL|I2C2_EV_IRQn|enumerator|I2C2_EV_IRQn = 33, /*!< I2C2 Event Interrupt & EXTI Line24 Interrupt (I2C2 wakeup) */
DECL|I2C2|macro|I2C2
DECL|I2C3_BASE|macro|I2C3_BASE
DECL|I2C3_ER_IRQn|enumerator|I2C3_ER_IRQn = 73, /*!< I2C3 Error Interrupt */
DECL|I2C3_EV_IRQn|enumerator|I2C3_EV_IRQn = 72, /*!< I2C3 Event Interrupt & EXTI Line27 Interrupt (I2C3 wakeup) */
DECL|I2C3|macro|I2C3
DECL|I2C_CR1_ADDRIE_Msk|macro|I2C_CR1_ADDRIE_Msk
DECL|I2C_CR1_ADDRIE_Pos|macro|I2C_CR1_ADDRIE_Pos
DECL|I2C_CR1_ADDRIE|macro|I2C_CR1_ADDRIE
DECL|I2C_CR1_ALERTEN_Msk|macro|I2C_CR1_ALERTEN_Msk
DECL|I2C_CR1_ALERTEN_Pos|macro|I2C_CR1_ALERTEN_Pos
DECL|I2C_CR1_ALERTEN|macro|I2C_CR1_ALERTEN
DECL|I2C_CR1_ANFOFF_Msk|macro|I2C_CR1_ANFOFF_Msk
DECL|I2C_CR1_ANFOFF_Pos|macro|I2C_CR1_ANFOFF_Pos
DECL|I2C_CR1_ANFOFF|macro|I2C_CR1_ANFOFF
DECL|I2C_CR1_DFN|macro|I2C_CR1_DFN
DECL|I2C_CR1_DNF_Msk|macro|I2C_CR1_DNF_Msk
DECL|I2C_CR1_DNF_Pos|macro|I2C_CR1_DNF_Pos
DECL|I2C_CR1_DNF|macro|I2C_CR1_DNF
DECL|I2C_CR1_ERRIE_Msk|macro|I2C_CR1_ERRIE_Msk
DECL|I2C_CR1_ERRIE_Pos|macro|I2C_CR1_ERRIE_Pos
DECL|I2C_CR1_ERRIE|macro|I2C_CR1_ERRIE
DECL|I2C_CR1_GCEN_Msk|macro|I2C_CR1_GCEN_Msk
DECL|I2C_CR1_GCEN_Pos|macro|I2C_CR1_GCEN_Pos
DECL|I2C_CR1_GCEN|macro|I2C_CR1_GCEN
DECL|I2C_CR1_NACKIE_Msk|macro|I2C_CR1_NACKIE_Msk
DECL|I2C_CR1_NACKIE_Pos|macro|I2C_CR1_NACKIE_Pos
DECL|I2C_CR1_NACKIE|macro|I2C_CR1_NACKIE
DECL|I2C_CR1_NOSTRETCH_Msk|macro|I2C_CR1_NOSTRETCH_Msk
DECL|I2C_CR1_NOSTRETCH_Pos|macro|I2C_CR1_NOSTRETCH_Pos
DECL|I2C_CR1_NOSTRETCH|macro|I2C_CR1_NOSTRETCH
DECL|I2C_CR1_PECEN_Msk|macro|I2C_CR1_PECEN_Msk
DECL|I2C_CR1_PECEN_Pos|macro|I2C_CR1_PECEN_Pos
DECL|I2C_CR1_PECEN|macro|I2C_CR1_PECEN
DECL|I2C_CR1_PE_Msk|macro|I2C_CR1_PE_Msk
DECL|I2C_CR1_PE_Pos|macro|I2C_CR1_PE_Pos
DECL|I2C_CR1_PE|macro|I2C_CR1_PE
DECL|I2C_CR1_RXDMAEN_Msk|macro|I2C_CR1_RXDMAEN_Msk
DECL|I2C_CR1_RXDMAEN_Pos|macro|I2C_CR1_RXDMAEN_Pos
DECL|I2C_CR1_RXDMAEN|macro|I2C_CR1_RXDMAEN
DECL|I2C_CR1_RXIE_Msk|macro|I2C_CR1_RXIE_Msk
DECL|I2C_CR1_RXIE_Pos|macro|I2C_CR1_RXIE_Pos
DECL|I2C_CR1_RXIE|macro|I2C_CR1_RXIE
DECL|I2C_CR1_SBC_Msk|macro|I2C_CR1_SBC_Msk
DECL|I2C_CR1_SBC_Pos|macro|I2C_CR1_SBC_Pos
DECL|I2C_CR1_SBC|macro|I2C_CR1_SBC
DECL|I2C_CR1_SMBDEN_Msk|macro|I2C_CR1_SMBDEN_Msk
DECL|I2C_CR1_SMBDEN_Pos|macro|I2C_CR1_SMBDEN_Pos
DECL|I2C_CR1_SMBDEN|macro|I2C_CR1_SMBDEN
DECL|I2C_CR1_SMBHEN_Msk|macro|I2C_CR1_SMBHEN_Msk
DECL|I2C_CR1_SMBHEN_Pos|macro|I2C_CR1_SMBHEN_Pos
DECL|I2C_CR1_SMBHEN|macro|I2C_CR1_SMBHEN
DECL|I2C_CR1_STOPIE_Msk|macro|I2C_CR1_STOPIE_Msk
DECL|I2C_CR1_STOPIE_Pos|macro|I2C_CR1_STOPIE_Pos
DECL|I2C_CR1_STOPIE|macro|I2C_CR1_STOPIE
DECL|I2C_CR1_SWRST_Msk|macro|I2C_CR1_SWRST_Msk
DECL|I2C_CR1_SWRST_Pos|macro|I2C_CR1_SWRST_Pos
DECL|I2C_CR1_SWRST|macro|I2C_CR1_SWRST
DECL|I2C_CR1_TCIE_Msk|macro|I2C_CR1_TCIE_Msk
DECL|I2C_CR1_TCIE_Pos|macro|I2C_CR1_TCIE_Pos
DECL|I2C_CR1_TCIE|macro|I2C_CR1_TCIE
DECL|I2C_CR1_TXDMAEN_Msk|macro|I2C_CR1_TXDMAEN_Msk
DECL|I2C_CR1_TXDMAEN_Pos|macro|I2C_CR1_TXDMAEN_Pos
DECL|I2C_CR1_TXDMAEN|macro|I2C_CR1_TXDMAEN
DECL|I2C_CR1_TXIE_Msk|macro|I2C_CR1_TXIE_Msk
DECL|I2C_CR1_TXIE_Pos|macro|I2C_CR1_TXIE_Pos
DECL|I2C_CR1_TXIE|macro|I2C_CR1_TXIE
DECL|I2C_CR1_WUPEN_Msk|macro|I2C_CR1_WUPEN_Msk
DECL|I2C_CR1_WUPEN_Pos|macro|I2C_CR1_WUPEN_Pos
DECL|I2C_CR1_WUPEN|macro|I2C_CR1_WUPEN
DECL|I2C_CR2_ADD10_Msk|macro|I2C_CR2_ADD10_Msk
DECL|I2C_CR2_ADD10_Pos|macro|I2C_CR2_ADD10_Pos
DECL|I2C_CR2_ADD10|macro|I2C_CR2_ADD10
DECL|I2C_CR2_AUTOEND_Msk|macro|I2C_CR2_AUTOEND_Msk
DECL|I2C_CR2_AUTOEND_Pos|macro|I2C_CR2_AUTOEND_Pos
DECL|I2C_CR2_AUTOEND|macro|I2C_CR2_AUTOEND
DECL|I2C_CR2_HEAD10R_Msk|macro|I2C_CR2_HEAD10R_Msk
DECL|I2C_CR2_HEAD10R_Pos|macro|I2C_CR2_HEAD10R_Pos
DECL|I2C_CR2_HEAD10R|macro|I2C_CR2_HEAD10R
DECL|I2C_CR2_NACK_Msk|macro|I2C_CR2_NACK_Msk
DECL|I2C_CR2_NACK_Pos|macro|I2C_CR2_NACK_Pos
DECL|I2C_CR2_NACK|macro|I2C_CR2_NACK
DECL|I2C_CR2_NBYTES_Msk|macro|I2C_CR2_NBYTES_Msk
DECL|I2C_CR2_NBYTES_Pos|macro|I2C_CR2_NBYTES_Pos
DECL|I2C_CR2_NBYTES|macro|I2C_CR2_NBYTES
DECL|I2C_CR2_PECBYTE_Msk|macro|I2C_CR2_PECBYTE_Msk
DECL|I2C_CR2_PECBYTE_Pos|macro|I2C_CR2_PECBYTE_Pos
DECL|I2C_CR2_PECBYTE|macro|I2C_CR2_PECBYTE
DECL|I2C_CR2_RD_WRN_Msk|macro|I2C_CR2_RD_WRN_Msk
DECL|I2C_CR2_RD_WRN_Pos|macro|I2C_CR2_RD_WRN_Pos
DECL|I2C_CR2_RD_WRN|macro|I2C_CR2_RD_WRN
DECL|I2C_CR2_RELOAD_Msk|macro|I2C_CR2_RELOAD_Msk
DECL|I2C_CR2_RELOAD_Pos|macro|I2C_CR2_RELOAD_Pos
DECL|I2C_CR2_RELOAD|macro|I2C_CR2_RELOAD
DECL|I2C_CR2_SADD_Msk|macro|I2C_CR2_SADD_Msk
DECL|I2C_CR2_SADD_Pos|macro|I2C_CR2_SADD_Pos
DECL|I2C_CR2_SADD|macro|I2C_CR2_SADD
DECL|I2C_CR2_START_Msk|macro|I2C_CR2_START_Msk
DECL|I2C_CR2_START_Pos|macro|I2C_CR2_START_Pos
DECL|I2C_CR2_START|macro|I2C_CR2_START
DECL|I2C_CR2_STOP_Msk|macro|I2C_CR2_STOP_Msk
DECL|I2C_CR2_STOP_Pos|macro|I2C_CR2_STOP_Pos
DECL|I2C_CR2_STOP|macro|I2C_CR2_STOP
DECL|I2C_ICR_ADDRCF_Msk|macro|I2C_ICR_ADDRCF_Msk
DECL|I2C_ICR_ADDRCF_Pos|macro|I2C_ICR_ADDRCF_Pos
DECL|I2C_ICR_ADDRCF|macro|I2C_ICR_ADDRCF
DECL|I2C_ICR_ALERTCF_Msk|macro|I2C_ICR_ALERTCF_Msk
DECL|I2C_ICR_ALERTCF_Pos|macro|I2C_ICR_ALERTCF_Pos
DECL|I2C_ICR_ALERTCF|macro|I2C_ICR_ALERTCF
DECL|I2C_ICR_ARLOCF_Msk|macro|I2C_ICR_ARLOCF_Msk
DECL|I2C_ICR_ARLOCF_Pos|macro|I2C_ICR_ARLOCF_Pos
DECL|I2C_ICR_ARLOCF|macro|I2C_ICR_ARLOCF
DECL|I2C_ICR_BERRCF_Msk|macro|I2C_ICR_BERRCF_Msk
DECL|I2C_ICR_BERRCF_Pos|macro|I2C_ICR_BERRCF_Pos
DECL|I2C_ICR_BERRCF|macro|I2C_ICR_BERRCF
DECL|I2C_ICR_NACKCF_Msk|macro|I2C_ICR_NACKCF_Msk
DECL|I2C_ICR_NACKCF_Pos|macro|I2C_ICR_NACKCF_Pos
DECL|I2C_ICR_NACKCF|macro|I2C_ICR_NACKCF
DECL|I2C_ICR_OVRCF_Msk|macro|I2C_ICR_OVRCF_Msk
DECL|I2C_ICR_OVRCF_Pos|macro|I2C_ICR_OVRCF_Pos
DECL|I2C_ICR_OVRCF|macro|I2C_ICR_OVRCF
DECL|I2C_ICR_PECCF_Msk|macro|I2C_ICR_PECCF_Msk
DECL|I2C_ICR_PECCF_Pos|macro|I2C_ICR_PECCF_Pos
DECL|I2C_ICR_PECCF|macro|I2C_ICR_PECCF
DECL|I2C_ICR_STOPCF_Msk|macro|I2C_ICR_STOPCF_Msk
DECL|I2C_ICR_STOPCF_Pos|macro|I2C_ICR_STOPCF_Pos
DECL|I2C_ICR_STOPCF|macro|I2C_ICR_STOPCF
DECL|I2C_ICR_TIMOUTCF_Msk|macro|I2C_ICR_TIMOUTCF_Msk
DECL|I2C_ICR_TIMOUTCF_Pos|macro|I2C_ICR_TIMOUTCF_Pos
DECL|I2C_ICR_TIMOUTCF|macro|I2C_ICR_TIMOUTCF
DECL|I2C_ISR_ADDCODE_Msk|macro|I2C_ISR_ADDCODE_Msk
DECL|I2C_ISR_ADDCODE_Pos|macro|I2C_ISR_ADDCODE_Pos
DECL|I2C_ISR_ADDCODE|macro|I2C_ISR_ADDCODE
DECL|I2C_ISR_ADDR_Msk|macro|I2C_ISR_ADDR_Msk
DECL|I2C_ISR_ADDR_Pos|macro|I2C_ISR_ADDR_Pos
DECL|I2C_ISR_ADDR|macro|I2C_ISR_ADDR
DECL|I2C_ISR_ALERT_Msk|macro|I2C_ISR_ALERT_Msk
DECL|I2C_ISR_ALERT_Pos|macro|I2C_ISR_ALERT_Pos
DECL|I2C_ISR_ALERT|macro|I2C_ISR_ALERT
DECL|I2C_ISR_ARLO_Msk|macro|I2C_ISR_ARLO_Msk
DECL|I2C_ISR_ARLO_Pos|macro|I2C_ISR_ARLO_Pos
DECL|I2C_ISR_ARLO|macro|I2C_ISR_ARLO
DECL|I2C_ISR_BERR_Msk|macro|I2C_ISR_BERR_Msk
DECL|I2C_ISR_BERR_Pos|macro|I2C_ISR_BERR_Pos
DECL|I2C_ISR_BERR|macro|I2C_ISR_BERR
DECL|I2C_ISR_BUSY_Msk|macro|I2C_ISR_BUSY_Msk
DECL|I2C_ISR_BUSY_Pos|macro|I2C_ISR_BUSY_Pos
DECL|I2C_ISR_BUSY|macro|I2C_ISR_BUSY
DECL|I2C_ISR_DIR_Msk|macro|I2C_ISR_DIR_Msk
DECL|I2C_ISR_DIR_Pos|macro|I2C_ISR_DIR_Pos
DECL|I2C_ISR_DIR|macro|I2C_ISR_DIR
DECL|I2C_ISR_NACKF_Msk|macro|I2C_ISR_NACKF_Msk
DECL|I2C_ISR_NACKF_Pos|macro|I2C_ISR_NACKF_Pos
DECL|I2C_ISR_NACKF|macro|I2C_ISR_NACKF
DECL|I2C_ISR_OVR_Msk|macro|I2C_ISR_OVR_Msk
DECL|I2C_ISR_OVR_Pos|macro|I2C_ISR_OVR_Pos
DECL|I2C_ISR_OVR|macro|I2C_ISR_OVR
DECL|I2C_ISR_PECERR_Msk|macro|I2C_ISR_PECERR_Msk
DECL|I2C_ISR_PECERR_Pos|macro|I2C_ISR_PECERR_Pos
DECL|I2C_ISR_PECERR|macro|I2C_ISR_PECERR
DECL|I2C_ISR_RXNE_Msk|macro|I2C_ISR_RXNE_Msk
DECL|I2C_ISR_RXNE_Pos|macro|I2C_ISR_RXNE_Pos
DECL|I2C_ISR_RXNE|macro|I2C_ISR_RXNE
DECL|I2C_ISR_STOPF_Msk|macro|I2C_ISR_STOPF_Msk
DECL|I2C_ISR_STOPF_Pos|macro|I2C_ISR_STOPF_Pos
DECL|I2C_ISR_STOPF|macro|I2C_ISR_STOPF
DECL|I2C_ISR_TCR_Msk|macro|I2C_ISR_TCR_Msk
DECL|I2C_ISR_TCR_Pos|macro|I2C_ISR_TCR_Pos
DECL|I2C_ISR_TCR|macro|I2C_ISR_TCR
DECL|I2C_ISR_TC_Msk|macro|I2C_ISR_TC_Msk
DECL|I2C_ISR_TC_Pos|macro|I2C_ISR_TC_Pos
DECL|I2C_ISR_TC|macro|I2C_ISR_TC
DECL|I2C_ISR_TIMEOUT_Msk|macro|I2C_ISR_TIMEOUT_Msk
DECL|I2C_ISR_TIMEOUT_Pos|macro|I2C_ISR_TIMEOUT_Pos
DECL|I2C_ISR_TIMEOUT|macro|I2C_ISR_TIMEOUT
DECL|I2C_ISR_TXE_Msk|macro|I2C_ISR_TXE_Msk
DECL|I2C_ISR_TXE_Pos|macro|I2C_ISR_TXE_Pos
DECL|I2C_ISR_TXE|macro|I2C_ISR_TXE
DECL|I2C_ISR_TXIS_Msk|macro|I2C_ISR_TXIS_Msk
DECL|I2C_ISR_TXIS_Pos|macro|I2C_ISR_TXIS_Pos
DECL|I2C_ISR_TXIS|macro|I2C_ISR_TXIS
DECL|I2C_OAR1_OA1EN_Msk|macro|I2C_OAR1_OA1EN_Msk
DECL|I2C_OAR1_OA1EN_Pos|macro|I2C_OAR1_OA1EN_Pos
DECL|I2C_OAR1_OA1EN|macro|I2C_OAR1_OA1EN
DECL|I2C_OAR1_OA1MODE_Msk|macro|I2C_OAR1_OA1MODE_Msk
DECL|I2C_OAR1_OA1MODE_Pos|macro|I2C_OAR1_OA1MODE_Pos
DECL|I2C_OAR1_OA1MODE|macro|I2C_OAR1_OA1MODE
DECL|I2C_OAR1_OA1_Msk|macro|I2C_OAR1_OA1_Msk
DECL|I2C_OAR1_OA1_Pos|macro|I2C_OAR1_OA1_Pos
DECL|I2C_OAR1_OA1|macro|I2C_OAR1_OA1
DECL|I2C_OAR2_OA2EN_Msk|macro|I2C_OAR2_OA2EN_Msk
DECL|I2C_OAR2_OA2EN_Pos|macro|I2C_OAR2_OA2EN_Pos
DECL|I2C_OAR2_OA2EN|macro|I2C_OAR2_OA2EN
DECL|I2C_OAR2_OA2MASK01_Msk|macro|I2C_OAR2_OA2MASK01_Msk
DECL|I2C_OAR2_OA2MASK01_Pos|macro|I2C_OAR2_OA2MASK01_Pos
DECL|I2C_OAR2_OA2MASK01|macro|I2C_OAR2_OA2MASK01
DECL|I2C_OAR2_OA2MASK02_Msk|macro|I2C_OAR2_OA2MASK02_Msk
DECL|I2C_OAR2_OA2MASK02_Pos|macro|I2C_OAR2_OA2MASK02_Pos
DECL|I2C_OAR2_OA2MASK02|macro|I2C_OAR2_OA2MASK02
DECL|I2C_OAR2_OA2MASK03_Msk|macro|I2C_OAR2_OA2MASK03_Msk
DECL|I2C_OAR2_OA2MASK03_Pos|macro|I2C_OAR2_OA2MASK03_Pos
DECL|I2C_OAR2_OA2MASK03|macro|I2C_OAR2_OA2MASK03
DECL|I2C_OAR2_OA2MASK04_Msk|macro|I2C_OAR2_OA2MASK04_Msk
DECL|I2C_OAR2_OA2MASK04_Pos|macro|I2C_OAR2_OA2MASK04_Pos
DECL|I2C_OAR2_OA2MASK04|macro|I2C_OAR2_OA2MASK04
DECL|I2C_OAR2_OA2MASK05_Msk|macro|I2C_OAR2_OA2MASK05_Msk
DECL|I2C_OAR2_OA2MASK05_Pos|macro|I2C_OAR2_OA2MASK05_Pos
DECL|I2C_OAR2_OA2MASK05|macro|I2C_OAR2_OA2MASK05
DECL|I2C_OAR2_OA2MASK06_Msk|macro|I2C_OAR2_OA2MASK06_Msk
DECL|I2C_OAR2_OA2MASK06_Pos|macro|I2C_OAR2_OA2MASK06_Pos
DECL|I2C_OAR2_OA2MASK06|macro|I2C_OAR2_OA2MASK06
DECL|I2C_OAR2_OA2MASK07_Msk|macro|I2C_OAR2_OA2MASK07_Msk
DECL|I2C_OAR2_OA2MASK07_Pos|macro|I2C_OAR2_OA2MASK07_Pos
DECL|I2C_OAR2_OA2MASK07|macro|I2C_OAR2_OA2MASK07
DECL|I2C_OAR2_OA2MSK_Msk|macro|I2C_OAR2_OA2MSK_Msk
DECL|I2C_OAR2_OA2MSK_Pos|macro|I2C_OAR2_OA2MSK_Pos
DECL|I2C_OAR2_OA2MSK|macro|I2C_OAR2_OA2MSK
DECL|I2C_OAR2_OA2NOMASK|macro|I2C_OAR2_OA2NOMASK
DECL|I2C_OAR2_OA2_Msk|macro|I2C_OAR2_OA2_Msk
DECL|I2C_OAR2_OA2_Pos|macro|I2C_OAR2_OA2_Pos
DECL|I2C_OAR2_OA2|macro|I2C_OAR2_OA2
DECL|I2C_PECR_PEC_Msk|macro|I2C_PECR_PEC_Msk
DECL|I2C_PECR_PEC_Pos|macro|I2C_PECR_PEC_Pos
DECL|I2C_PECR_PEC|macro|I2C_PECR_PEC
DECL|I2C_RXDR_RXDATA_Msk|macro|I2C_RXDR_RXDATA_Msk
DECL|I2C_RXDR_RXDATA_Pos|macro|I2C_RXDR_RXDATA_Pos
DECL|I2C_RXDR_RXDATA|macro|I2C_RXDR_RXDATA
DECL|I2C_TIMEOUTR_TEXTEN_Msk|macro|I2C_TIMEOUTR_TEXTEN_Msk
DECL|I2C_TIMEOUTR_TEXTEN_Pos|macro|I2C_TIMEOUTR_TEXTEN_Pos
DECL|I2C_TIMEOUTR_TEXTEN|macro|I2C_TIMEOUTR_TEXTEN
DECL|I2C_TIMEOUTR_TIDLE_Msk|macro|I2C_TIMEOUTR_TIDLE_Msk
DECL|I2C_TIMEOUTR_TIDLE_Pos|macro|I2C_TIMEOUTR_TIDLE_Pos
DECL|I2C_TIMEOUTR_TIDLE|macro|I2C_TIMEOUTR_TIDLE
DECL|I2C_TIMEOUTR_TIMEOUTA_Msk|macro|I2C_TIMEOUTR_TIMEOUTA_Msk
DECL|I2C_TIMEOUTR_TIMEOUTA_Pos|macro|I2C_TIMEOUTR_TIMEOUTA_Pos
DECL|I2C_TIMEOUTR_TIMEOUTA|macro|I2C_TIMEOUTR_TIMEOUTA
DECL|I2C_TIMEOUTR_TIMEOUTB_Msk|macro|I2C_TIMEOUTR_TIMEOUTB_Msk
DECL|I2C_TIMEOUTR_TIMEOUTB_Pos|macro|I2C_TIMEOUTR_TIMEOUTB_Pos
DECL|I2C_TIMEOUTR_TIMEOUTB|macro|I2C_TIMEOUTR_TIMEOUTB
DECL|I2C_TIMEOUTR_TIMOUTEN_Msk|macro|I2C_TIMEOUTR_TIMOUTEN_Msk
DECL|I2C_TIMEOUTR_TIMOUTEN_Pos|macro|I2C_TIMEOUTR_TIMOUTEN_Pos
DECL|I2C_TIMEOUTR_TIMOUTEN|macro|I2C_TIMEOUTR_TIMOUTEN
DECL|I2C_TIMINGR_PRESC_Msk|macro|I2C_TIMINGR_PRESC_Msk
DECL|I2C_TIMINGR_PRESC_Pos|macro|I2C_TIMINGR_PRESC_Pos
DECL|I2C_TIMINGR_PRESC|macro|I2C_TIMINGR_PRESC
DECL|I2C_TIMINGR_SCLDEL_Msk|macro|I2C_TIMINGR_SCLDEL_Msk
DECL|I2C_TIMINGR_SCLDEL_Pos|macro|I2C_TIMINGR_SCLDEL_Pos
DECL|I2C_TIMINGR_SCLDEL|macro|I2C_TIMINGR_SCLDEL
DECL|I2C_TIMINGR_SCLH_Msk|macro|I2C_TIMINGR_SCLH_Msk
DECL|I2C_TIMINGR_SCLH_Pos|macro|I2C_TIMINGR_SCLH_Pos
DECL|I2C_TIMINGR_SCLH|macro|I2C_TIMINGR_SCLH
DECL|I2C_TIMINGR_SCLL_Msk|macro|I2C_TIMINGR_SCLL_Msk
DECL|I2C_TIMINGR_SCLL_Pos|macro|I2C_TIMINGR_SCLL_Pos
DECL|I2C_TIMINGR_SCLL|macro|I2C_TIMINGR_SCLL
DECL|I2C_TIMINGR_SDADEL_Msk|macro|I2C_TIMINGR_SDADEL_Msk
DECL|I2C_TIMINGR_SDADEL_Pos|macro|I2C_TIMINGR_SDADEL_Pos
DECL|I2C_TIMINGR_SDADEL|macro|I2C_TIMINGR_SDADEL
DECL|I2C_TXDR_TXDATA_Msk|macro|I2C_TXDR_TXDATA_Msk
DECL|I2C_TXDR_TXDATA_Pos|macro|I2C_TXDR_TXDATA_Pos
DECL|I2C_TXDR_TXDATA|macro|I2C_TXDR_TXDATA
DECL|I2C_TypeDef|typedef|}I2C_TypeDef;
DECL|I2S2ext_BASE|macro|I2S2ext_BASE
DECL|I2S2ext|macro|I2S2ext
DECL|I2S3ext_BASE|macro|I2S3ext_BASE
DECL|I2S3ext|macro|I2S3ext
DECL|I2SCFGR|member|__IO uint32_t I2SCFGR; /*!< SPI_I2S configuration register, Address offset: 0x1C */
DECL|I2SPR|member|__IO uint32_t I2SPR; /*!< SPI_I2S prescaler register, Address offset: 0x20 */
DECL|ICR|member|__IO uint32_t ICR; /*!< I2C Interrupt clear register, Address offset: 0x1C */
DECL|ICR|member|__IO uint32_t ICR; /*!< TSC interrupt clear register, Address offset: 0x08 */
DECL|ICR|member|__IO uint32_t ICR; /*!< USART Interrupt flag Clear register, Address offset: 0x20 */
DECL|IDCODE|member|__IO uint32_t IDCODE; /*!< MCU device ID code, Address offset: 0x00 */
DECL|IDR|member|__IO uint32_t IDR; /*!< GPIO port input data register, Address offset: 0x10 */
DECL|IDR|member|__IO uint8_t IDR; /*!< CRC Independent data register, Address offset: 0x04 */
DECL|IER|member|__IO uint32_t IER; /*!< ADC Interrupt Enable Register, Address offset: 0x04 */
DECL|IER|member|__IO uint32_t IER; /*!< CAN interrupt enable register, Address offset: 0x14 */
DECL|IER|member|__IO uint32_t IER; /*!< TSC interrupt enable register, Address offset: 0x04 */
DECL|IFCR|member|__IO uint32_t IFCR; /*!< DMA interrupt flag clear register, Address offset: 0x04 */
DECL|IMR2|member|__IO uint32_t IMR2; /*!< EXTI Interrupt mask register, Address offset: 0x20 */
DECL|IMR|member|__IO uint32_t IMR; /*!<EXTI Interrupt mask register, Address offset: 0x00 */
DECL|INIT|member|__IO uint32_t INIT; /*!< Initial CRC value register, Address offset: 0x10 */
DECL|IOASCR|member|__IO uint32_t IOASCR; /*!< TSC I/O analog switch control register, Address offset: 0x18 */
DECL|IOCCR|member|__IO uint32_t IOCCR; /*!< TSC I/O channel control register, Address offset: 0x28 */
DECL|IOGCSR|member|__IO uint32_t IOGCSR; /*!< TSC I/O group control status register, Address offset: 0x30 */
DECL|IOGXCR|member|__IO uint32_t IOGXCR[8]; /*!< TSC I/O group x counter register, Address offset: 0x34-50 */
DECL|IOHCR|member|__IO uint32_t IOHCR; /*!< TSC I/O hysteresis control register, Address offset: 0x10 */
DECL|IOSCR|member|__IO uint32_t IOSCR; /*!< TSC I/O sampling control register, Address offset: 0x20 */
DECL|IRQn_Type|typedef|} IRQn_Type;
DECL|ISR|member|__IO uint32_t ISR; /*!< ADC Interrupt and Status Register, Address offset: 0x00 */
DECL|ISR|member|__IO uint32_t ISR; /*!< DMA interrupt status register, Address offset: 0x00 */
DECL|ISR|member|__IO uint32_t ISR; /*!< I2C Interrupt and status register, Address offset: 0x18 */
DECL|ISR|member|__IO uint32_t ISR; /*!< RTC initialization and status register, Address offset: 0x0C */
DECL|ISR|member|__IO uint32_t ISR; /*!< TSC interrupt status register, Address offset: 0x0C */
DECL|ISR|member|__IO uint32_t ISR; /*!< USART Interrupt and status register, Address offset: 0x1C */
DECL|ISTR|member|__IO uint16_t ISTR; /*!< Interrupt status register, Address offset: 0x44 */
DECL|IS_ADC_ALL_INSTANCE|macro|IS_ADC_ALL_INSTANCE
DECL|IS_ADC_COMMON_INSTANCE|macro|IS_ADC_COMMON_INSTANCE
DECL|IS_CAN_ALL_INSTANCE|macro|IS_CAN_ALL_INSTANCE
DECL|IS_COMP_ALL_INSTANCE|macro|IS_COMP_ALL_INSTANCE
DECL|IS_COMP_COMMON_INSTANCE|macro|IS_COMP_COMMON_INSTANCE
DECL|IS_COMP_DAC1SWITCH_INSTANCE|macro|IS_COMP_DAC1SWITCH_INSTANCE
DECL|IS_COMP_WINDOWMODE_INSTANCE|macro|IS_COMP_WINDOWMODE_INSTANCE
DECL|IS_CRC_ALL_INSTANCE|macro|IS_CRC_ALL_INSTANCE
DECL|IS_DAC_ALL_INSTANCE|macro|IS_DAC_ALL_INSTANCE
DECL|IS_DAC_CHANNEL_INSTANCE|macro|IS_DAC_CHANNEL_INSTANCE
DECL|IS_DMA_ALL_INSTANCE|macro|IS_DMA_ALL_INSTANCE
DECL|IS_GPIO_AF_INSTANCE|macro|IS_GPIO_AF_INSTANCE
DECL|IS_GPIO_ALL_INSTANCE|macro|IS_GPIO_ALL_INSTANCE
DECL|IS_GPIO_LOCK_INSTANCE|macro|IS_GPIO_LOCK_INSTANCE
DECL|IS_I2C_ALL_INSTANCE|macro|IS_I2C_ALL_INSTANCE
DECL|IS_I2C_WAKEUP_FROMSTOP_INSTANCE|macro|IS_I2C_WAKEUP_FROMSTOP_INSTANCE
DECL|IS_I2S_ALL_INSTANCE|macro|IS_I2S_ALL_INSTANCE
DECL|IS_I2S_EXT_ALL_INSTANCE|macro|IS_I2S_EXT_ALL_INSTANCE
DECL|IS_IRDA_INSTANCE|macro|IS_IRDA_INSTANCE
DECL|IS_IWDG_ALL_INSTANCE|macro|IS_IWDG_ALL_INSTANCE
DECL|IS_OPAMP_ALL_INSTANCE|macro|IS_OPAMP_ALL_INSTANCE
DECL|IS_RTC_ALL_INSTANCE|macro|IS_RTC_ALL_INSTANCE
DECL|IS_SMARTCARD_INSTANCE|macro|IS_SMARTCARD_INSTANCE
DECL|IS_SMBUS_ALL_INSTANCE|macro|IS_SMBUS_ALL_INSTANCE
DECL|IS_SPI_ALL_INSTANCE|macro|IS_SPI_ALL_INSTANCE
DECL|IS_TIM_32B_COUNTER_INSTANCE|macro|IS_TIM_32B_COUNTER_INSTANCE
DECL|IS_TIM_ADVANCED_INSTANCE|macro|IS_TIM_ADVANCED_INSTANCE
DECL|IS_TIM_BKIN2_INSTANCE|macro|IS_TIM_BKIN2_INSTANCE
DECL|IS_TIM_BREAK_INSTANCE|macro|IS_TIM_BREAK_INSTANCE
DECL|IS_TIM_CC1_INSTANCE|macro|IS_TIM_CC1_INSTANCE
DECL|IS_TIM_CC2_INSTANCE|macro|IS_TIM_CC2_INSTANCE
DECL|IS_TIM_CC3_INSTANCE|macro|IS_TIM_CC3_INSTANCE
DECL|IS_TIM_CC4_INSTANCE|macro|IS_TIM_CC4_INSTANCE
DECL|IS_TIM_CC5_INSTANCE|macro|IS_TIM_CC5_INSTANCE
DECL|IS_TIM_CC6_INSTANCE|macro|IS_TIM_CC6_INSTANCE
DECL|IS_TIM_CCXN_INSTANCE|macro|IS_TIM_CCXN_INSTANCE
DECL|IS_TIM_CCX_INSTANCE|macro|IS_TIM_CCX_INSTANCE
DECL|IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE|macro|IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE
DECL|IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE|macro|IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE
DECL|IS_TIM_CLOCKSOURCE_ITRX_INSTANCE|macro|IS_TIM_CLOCKSOURCE_ITRX_INSTANCE
DECL|IS_TIM_CLOCKSOURCE_TIX_INSTANCE|macro|IS_TIM_CLOCKSOURCE_TIX_INSTANCE
DECL|IS_TIM_CLOCK_DIVISION_INSTANCE|macro|IS_TIM_CLOCK_DIVISION_INSTANCE
DECL|IS_TIM_CLOCK_SELECT_INSTANCE|macro|IS_TIM_CLOCK_SELECT_INSTANCE
DECL|IS_TIM_COMBINED3PHASEPWM_INSTANCE|macro|IS_TIM_COMBINED3PHASEPWM_INSTANCE
DECL|IS_TIM_COMMUTATION_EVENT_INSTANCE|macro|IS_TIM_COMMUTATION_EVENT_INSTANCE
DECL|IS_TIM_COUNTER_MODE_SELECT_INSTANCE|macro|IS_TIM_COUNTER_MODE_SELECT_INSTANCE
DECL|IS_TIM_DMABURST_INSTANCE|macro|IS_TIM_DMABURST_INSTANCE
DECL|IS_TIM_DMA_CC_INSTANCE|macro|IS_TIM_DMA_CC_INSTANCE
DECL|IS_TIM_DMA_INSTANCE|macro|IS_TIM_DMA_INSTANCE
DECL|IS_TIM_ENCODER_INTERFACE_INSTANCE|macro|IS_TIM_ENCODER_INTERFACE_INSTANCE
DECL|IS_TIM_ETR_INSTANCE|macro|IS_TIM_ETR_INSTANCE
DECL|IS_TIM_HALL_INTERFACE_INSTANCE|macro|IS_TIM_HALL_INTERFACE_INSTANCE
DECL|IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE|macro|IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE
DECL|IS_TIM_INSTANCE|macro|IS_TIM_INSTANCE
DECL|IS_TIM_MASTER_INSTANCE|macro|IS_TIM_MASTER_INSTANCE
DECL|IS_TIM_OCXREF_CLEAR_INSTANCE|macro|IS_TIM_OCXREF_CLEAR_INSTANCE
DECL|IS_TIM_REMAP_INSTANCE|macro|IS_TIM_REMAP_INSTANCE
DECL|IS_TIM_REPETITION_COUNTER_INSTANCE|macro|IS_TIM_REPETITION_COUNTER_INSTANCE
DECL|IS_TIM_SLAVE_INSTANCE|macro|IS_TIM_SLAVE_INSTANCE
DECL|IS_TIM_SYNCHRO_INSTANCE|macro|IS_TIM_SYNCHRO_INSTANCE
DECL|IS_TIM_TRGO2_INSTANCE|macro|IS_TIM_TRGO2_INSTANCE
DECL|IS_TIM_XOR_INSTANCE|macro|IS_TIM_XOR_INSTANCE
DECL|IS_TSC_ALL_INSTANCE|macro|IS_TSC_ALL_INSTANCE
DECL|IS_UART_DMA_INSTANCE|macro|IS_UART_DMA_INSTANCE
DECL|IS_UART_DRIVER_ENABLE_INSTANCE|macro|IS_UART_DRIVER_ENABLE_INSTANCE
DECL|IS_UART_HALFDUPLEX_INSTANCE|macro|IS_UART_HALFDUPLEX_INSTANCE
DECL|IS_UART_HWFLOW_INSTANCE|macro|IS_UART_HWFLOW_INSTANCE
DECL|IS_UART_INSTANCE|macro|IS_UART_INSTANCE
DECL|IS_UART_LIN_INSTANCE|macro|IS_UART_LIN_INSTANCE
DECL|IS_UART_WAKEUP_FROMSTOP_INSTANCE|macro|IS_UART_WAKEUP_FROMSTOP_INSTANCE
DECL|IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE|macro|IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE
DECL|IS_USART_INSTANCE|macro|IS_USART_INSTANCE
DECL|IS_USB_ALL_INSTANCE|macro|IS_USB_ALL_INSTANCE
DECL|IS_WWDG_ALL_INSTANCE|macro|IS_WWDG_ALL_INSTANCE
DECL|IWDG_BASE|macro|IWDG_BASE
DECL|IWDG_KR_KEY_Msk|macro|IWDG_KR_KEY_Msk
DECL|IWDG_KR_KEY_Pos|macro|IWDG_KR_KEY_Pos
DECL|IWDG_KR_KEY|macro|IWDG_KR_KEY
DECL|IWDG_PR_PR_0|macro|IWDG_PR_PR_0
DECL|IWDG_PR_PR_1|macro|IWDG_PR_PR_1
DECL|IWDG_PR_PR_2|macro|IWDG_PR_PR_2
DECL|IWDG_PR_PR_Msk|macro|IWDG_PR_PR_Msk
DECL|IWDG_PR_PR_Pos|macro|IWDG_PR_PR_Pos
DECL|IWDG_PR_PR|macro|IWDG_PR_PR
DECL|IWDG_RLR_RL_Msk|macro|IWDG_RLR_RL_Msk
DECL|IWDG_RLR_RL_Pos|macro|IWDG_RLR_RL_Pos
DECL|IWDG_RLR_RL|macro|IWDG_RLR_RL
DECL|IWDG_SR_PVU_Msk|macro|IWDG_SR_PVU_Msk
DECL|IWDG_SR_PVU_Pos|macro|IWDG_SR_PVU_Pos
DECL|IWDG_SR_PVU|macro|IWDG_SR_PVU
DECL|IWDG_SR_RVU_Msk|macro|IWDG_SR_RVU_Msk
DECL|IWDG_SR_RVU_Pos|macro|IWDG_SR_RVU_Pos
DECL|IWDG_SR_RVU|macro|IWDG_SR_RVU
DECL|IWDG_SR_WVU_Msk|macro|IWDG_SR_WVU_Msk
DECL|IWDG_SR_WVU_Pos|macro|IWDG_SR_WVU_Pos
DECL|IWDG_SR_WVU|macro|IWDG_SR_WVU
DECL|IWDG_TypeDef|typedef|} IWDG_TypeDef;
DECL|IWDG_WINR_WIN_Msk|macro|IWDG_WINR_WIN_Msk
DECL|IWDG_WINR_WIN_Pos|macro|IWDG_WINR_WIN_Pos
DECL|IWDG_WINR_WIN|macro|IWDG_WINR_WIN
DECL|IWDG|macro|IWDG
DECL|JDR1|member|__IO uint32_t JDR1; /*!< ADC injected data register 1, Address offset: 0x80 */
DECL|JDR2|member|__IO uint32_t JDR2; /*!< ADC injected data register 2, Address offset: 0x84 */
DECL|JDR3|member|__IO uint32_t JDR3; /*!< ADC injected data register 3, Address offset: 0x88 */
DECL|JDR4|member|__IO uint32_t JDR4; /*!< ADC injected data register 4, Address offset: 0x8C */
DECL|JSQR|member|__IO uint32_t JSQR; /*!< ADC injected sequence register, Address offset: 0x4C */
DECL|KEYR|member|__IO uint32_t KEYR; /*!< FLASH key register, Address offset: 0x04 */
DECL|KR|member|__IO uint32_t KR; /*!< IWDG Key register, Address offset: 0x00 */
DECL|LCKR|member|__IO uint32_t LCKR; /*!< GPIO port configuration lock register, Address offset: 0x1C */
DECL|LPMCSR|member|__IO uint16_t LPMCSR; /*!< LPM Control and Status register, Address offset: 0x54 */
DECL|MCR|member|__IO uint32_t MCR; /*!< CAN master control register, Address offset: 0x00 */
DECL|MODER|member|__IO uint32_t MODER; /*!< GPIO port mode register, Address offset: 0x00 */
DECL|MSR|member|__IO uint32_t MSR; /*!< CAN master status register, Address offset: 0x04 */
DECL|MemoryManagement_IRQn|enumerator|MemoryManagement_IRQn = -12, /*!< 4 Cortex-M4 Memory Management Interrupt */
DECL|NonMaskableInt_IRQn|enumerator|NonMaskableInt_IRQn = -14, /*!< 2 Non Maskable Interrupt */
DECL|OAR1|member|__IO uint32_t OAR1; /*!< I2C Own address 1 register, Address offset: 0x08 */
DECL|OAR2|member|__IO uint32_t OAR2; /*!< I2C Own address 2 register, Address offset: 0x0C */
DECL|OBR|member|__IO uint32_t OBR; /*!< FLASH Option byte register, Address offset: 0x1C */
DECL|OB_BASE|macro|OB_BASE
DECL|OB_RDP_RDP_Msk|macro|OB_RDP_RDP_Msk
DECL|OB_RDP_RDP_Pos|macro|OB_RDP_RDP_Pos
DECL|OB_RDP_RDP|macro|OB_RDP_RDP
DECL|OB_RDP_nRDP_Msk|macro|OB_RDP_nRDP_Msk
DECL|OB_RDP_nRDP_Pos|macro|OB_RDP_nRDP_Pos
DECL|OB_RDP_nRDP|macro|OB_RDP_nRDP
DECL|OB_TypeDef|typedef|} OB_TypeDef;
DECL|OB_USER_USER_Msk|macro|OB_USER_USER_Msk
DECL|OB_USER_USER_Pos|macro|OB_USER_USER_Pos
DECL|OB_USER_USER|macro|OB_USER_USER
DECL|OB_USER_nUSER_Msk|macro|OB_USER_nUSER_Msk
DECL|OB_USER_nUSER_Pos|macro|OB_USER_nUSER_Pos
DECL|OB_USER_nUSER|macro|OB_USER_nUSER
DECL|OB_WRP0_WRP0_Msk|macro|OB_WRP0_WRP0_Msk
DECL|OB_WRP0_WRP0_Pos|macro|OB_WRP0_WRP0_Pos
DECL|OB_WRP0_WRP0|macro|OB_WRP0_WRP0
DECL|OB_WRP0_nWRP0_Msk|macro|OB_WRP0_nWRP0_Msk
DECL|OB_WRP0_nWRP0_Pos|macro|OB_WRP0_nWRP0_Pos
DECL|OB_WRP0_nWRP0|macro|OB_WRP0_nWRP0
DECL|OB_WRP1_WRP1_Msk|macro|OB_WRP1_WRP1_Msk
DECL|OB_WRP1_WRP1_Pos|macro|OB_WRP1_WRP1_Pos
DECL|OB_WRP1_WRP1|macro|OB_WRP1_WRP1
DECL|OB_WRP1_nWRP1_Msk|macro|OB_WRP1_nWRP1_Msk
DECL|OB_WRP1_nWRP1_Pos|macro|OB_WRP1_nWRP1_Pos
DECL|OB_WRP1_nWRP1|macro|OB_WRP1_nWRP1
DECL|OB|macro|OB
DECL|ODR|member|__IO uint32_t ODR; /*!< GPIO port output data register, Address offset: 0x14 */
DECL|OFR1|member|__IO uint32_t OFR1; /*!< ADC offset register 1, Address offset: 0x60 */
DECL|OFR2|member|__IO uint32_t OFR2; /*!< ADC offset register 2, Address offset: 0x64 */
DECL|OFR3|member|__IO uint32_t OFR3; /*!< ADC offset register 3, Address offset: 0x68 */
DECL|OFR4|member|__IO uint32_t OFR4; /*!< ADC offset register 4, Address offset: 0x6C */
DECL|OPAMP2_BASE|macro|OPAMP2_BASE
DECL|OPAMP2_CSR_CALON_Msk|macro|OPAMP2_CSR_CALON_Msk
DECL|OPAMP2_CSR_CALON_Pos|macro|OPAMP2_CSR_CALON_Pos
DECL|OPAMP2_CSR_CALON|macro|OPAMP2_CSR_CALON
DECL|OPAMP2_CSR_CALSEL_0|macro|OPAMP2_CSR_CALSEL_0
DECL|OPAMP2_CSR_CALSEL_1|macro|OPAMP2_CSR_CALSEL_1
DECL|OPAMP2_CSR_CALSEL_Msk|macro|OPAMP2_CSR_CALSEL_Msk
DECL|OPAMP2_CSR_CALSEL_Pos|macro|OPAMP2_CSR_CALSEL_Pos
DECL|OPAMP2_CSR_CALSEL|macro|OPAMP2_CSR_CALSEL
DECL|OPAMP2_CSR_FORCEVP_Msk|macro|OPAMP2_CSR_FORCEVP_Msk
DECL|OPAMP2_CSR_FORCEVP_Pos|macro|OPAMP2_CSR_FORCEVP_Pos
DECL|OPAMP2_CSR_FORCEVP|macro|OPAMP2_CSR_FORCEVP
DECL|OPAMP2_CSR_LOCK_Msk|macro|OPAMP2_CSR_LOCK_Msk
DECL|OPAMP2_CSR_LOCK_Pos|macro|OPAMP2_CSR_LOCK_Pos
DECL|OPAMP2_CSR_LOCK|macro|OPAMP2_CSR_LOCK
DECL|OPAMP2_CSR_OPAMP2EN_Msk|macro|OPAMP2_CSR_OPAMP2EN_Msk
DECL|OPAMP2_CSR_OPAMP2EN_Pos|macro|OPAMP2_CSR_OPAMP2EN_Pos
DECL|OPAMP2_CSR_OPAMP2EN|macro|OPAMP2_CSR_OPAMP2EN
DECL|OPAMP2_CSR_OUTCAL_Msk|macro|OPAMP2_CSR_OUTCAL_Msk
DECL|OPAMP2_CSR_OUTCAL_Pos|macro|OPAMP2_CSR_OUTCAL_Pos
DECL|OPAMP2_CSR_OUTCAL|macro|OPAMP2_CSR_OUTCAL
DECL|OPAMP2_CSR_PGGAIN_0|macro|OPAMP2_CSR_PGGAIN_0
DECL|OPAMP2_CSR_PGGAIN_1|macro|OPAMP2_CSR_PGGAIN_1
DECL|OPAMP2_CSR_PGGAIN_2|macro|OPAMP2_CSR_PGGAIN_2
DECL|OPAMP2_CSR_PGGAIN_3|macro|OPAMP2_CSR_PGGAIN_3
DECL|OPAMP2_CSR_PGGAIN_Msk|macro|OPAMP2_CSR_PGGAIN_Msk
DECL|OPAMP2_CSR_PGGAIN_Pos|macro|OPAMP2_CSR_PGGAIN_Pos
DECL|OPAMP2_CSR_PGGAIN|macro|OPAMP2_CSR_PGGAIN
DECL|OPAMP2_CSR_TCMEN_Msk|macro|OPAMP2_CSR_TCMEN_Msk
DECL|OPAMP2_CSR_TCMEN_Pos|macro|OPAMP2_CSR_TCMEN_Pos
DECL|OPAMP2_CSR_TCMEN|macro|OPAMP2_CSR_TCMEN
DECL|OPAMP2_CSR_TRIMOFFSETN_Msk|macro|OPAMP2_CSR_TRIMOFFSETN_Msk
DECL|OPAMP2_CSR_TRIMOFFSETN_Pos|macro|OPAMP2_CSR_TRIMOFFSETN_Pos
DECL|OPAMP2_CSR_TRIMOFFSETN|macro|OPAMP2_CSR_TRIMOFFSETN
DECL|OPAMP2_CSR_TRIMOFFSETP_Msk|macro|OPAMP2_CSR_TRIMOFFSETP_Msk
DECL|OPAMP2_CSR_TRIMOFFSETP_Pos|macro|OPAMP2_CSR_TRIMOFFSETP_Pos
DECL|OPAMP2_CSR_TRIMOFFSETP|macro|OPAMP2_CSR_TRIMOFFSETP
DECL|OPAMP2_CSR_TSTREF_Msk|macro|OPAMP2_CSR_TSTREF_Msk
DECL|OPAMP2_CSR_TSTREF_Pos|macro|OPAMP2_CSR_TSTREF_Pos
DECL|OPAMP2_CSR_TSTREF|macro|OPAMP2_CSR_TSTREF
DECL|OPAMP2_CSR_USERTRIM_Msk|macro|OPAMP2_CSR_USERTRIM_Msk
DECL|OPAMP2_CSR_USERTRIM_Pos|macro|OPAMP2_CSR_USERTRIM_Pos
DECL|OPAMP2_CSR_USERTRIM|macro|OPAMP2_CSR_USERTRIM
DECL|OPAMP2_CSR_VMSEL_0|macro|OPAMP2_CSR_VMSEL_0
DECL|OPAMP2_CSR_VMSEL_1|macro|OPAMP2_CSR_VMSEL_1
DECL|OPAMP2_CSR_VMSEL_Msk|macro|OPAMP2_CSR_VMSEL_Msk
DECL|OPAMP2_CSR_VMSEL_Pos|macro|OPAMP2_CSR_VMSEL_Pos
DECL|OPAMP2_CSR_VMSEL|macro|OPAMP2_CSR_VMSEL
DECL|OPAMP2_CSR_VMSSEL_Msk|macro|OPAMP2_CSR_VMSSEL_Msk
DECL|OPAMP2_CSR_VMSSEL_Pos|macro|OPAMP2_CSR_VMSSEL_Pos
DECL|OPAMP2_CSR_VMSSEL|macro|OPAMP2_CSR_VMSSEL
DECL|OPAMP2_CSR_VPSEL_0|macro|OPAMP2_CSR_VPSEL_0
DECL|OPAMP2_CSR_VPSEL_1|macro|OPAMP2_CSR_VPSEL_1
DECL|OPAMP2_CSR_VPSEL_Msk|macro|OPAMP2_CSR_VPSEL_Msk
DECL|OPAMP2_CSR_VPSEL_Pos|macro|OPAMP2_CSR_VPSEL_Pos
DECL|OPAMP2_CSR_VPSEL|macro|OPAMP2_CSR_VPSEL
DECL|OPAMP2_CSR_VPSSEL_0|macro|OPAMP2_CSR_VPSSEL_0
DECL|OPAMP2_CSR_VPSSEL_1|macro|OPAMP2_CSR_VPSSEL_1
DECL|OPAMP2_CSR_VPSSEL_Msk|macro|OPAMP2_CSR_VPSSEL_Msk
DECL|OPAMP2_CSR_VPSSEL_Pos|macro|OPAMP2_CSR_VPSSEL_Pos
DECL|OPAMP2_CSR_VPSSEL|macro|OPAMP2_CSR_VPSSEL
DECL|OPAMP2|macro|OPAMP2
DECL|OPAMP_BASE|macro|OPAMP_BASE
DECL|OPAMP_CSR_CALON_Msk|macro|OPAMP_CSR_CALON_Msk
DECL|OPAMP_CSR_CALON_Pos|macro|OPAMP_CSR_CALON_Pos
DECL|OPAMP_CSR_CALON|macro|OPAMP_CSR_CALON
DECL|OPAMP_CSR_CALSEL_0|macro|OPAMP_CSR_CALSEL_0
DECL|OPAMP_CSR_CALSEL_1|macro|OPAMP_CSR_CALSEL_1
DECL|OPAMP_CSR_CALSEL_Msk|macro|OPAMP_CSR_CALSEL_Msk
DECL|OPAMP_CSR_CALSEL_Pos|macro|OPAMP_CSR_CALSEL_Pos
DECL|OPAMP_CSR_CALSEL|macro|OPAMP_CSR_CALSEL
DECL|OPAMP_CSR_FORCEVP_Msk|macro|OPAMP_CSR_FORCEVP_Msk
DECL|OPAMP_CSR_FORCEVP_Pos|macro|OPAMP_CSR_FORCEVP_Pos
DECL|OPAMP_CSR_FORCEVP|macro|OPAMP_CSR_FORCEVP
DECL|OPAMP_CSR_LOCK_Msk|macro|OPAMP_CSR_LOCK_Msk
DECL|OPAMP_CSR_LOCK_Pos|macro|OPAMP_CSR_LOCK_Pos
DECL|OPAMP_CSR_LOCK|macro|OPAMP_CSR_LOCK
DECL|OPAMP_CSR_OPAMPxEN_Msk|macro|OPAMP_CSR_OPAMPxEN_Msk
DECL|OPAMP_CSR_OPAMPxEN_Pos|macro|OPAMP_CSR_OPAMPxEN_Pos
DECL|OPAMP_CSR_OPAMPxEN|macro|OPAMP_CSR_OPAMPxEN
DECL|OPAMP_CSR_OUTCAL_Msk|macro|OPAMP_CSR_OUTCAL_Msk
DECL|OPAMP_CSR_OUTCAL_Pos|macro|OPAMP_CSR_OUTCAL_Pos
DECL|OPAMP_CSR_OUTCAL|macro|OPAMP_CSR_OUTCAL
DECL|OPAMP_CSR_PGGAIN_0|macro|OPAMP_CSR_PGGAIN_0
DECL|OPAMP_CSR_PGGAIN_1|macro|OPAMP_CSR_PGGAIN_1
DECL|OPAMP_CSR_PGGAIN_2|macro|OPAMP_CSR_PGGAIN_2
DECL|OPAMP_CSR_PGGAIN_3|macro|OPAMP_CSR_PGGAIN_3
DECL|OPAMP_CSR_PGGAIN_Msk|macro|OPAMP_CSR_PGGAIN_Msk
DECL|OPAMP_CSR_PGGAIN_Pos|macro|OPAMP_CSR_PGGAIN_Pos
DECL|OPAMP_CSR_PGGAIN|macro|OPAMP_CSR_PGGAIN
DECL|OPAMP_CSR_TCMEN_Msk|macro|OPAMP_CSR_TCMEN_Msk
DECL|OPAMP_CSR_TCMEN_Pos|macro|OPAMP_CSR_TCMEN_Pos
DECL|OPAMP_CSR_TCMEN|macro|OPAMP_CSR_TCMEN
DECL|OPAMP_CSR_TRIMOFFSETN_Msk|macro|OPAMP_CSR_TRIMOFFSETN_Msk
DECL|OPAMP_CSR_TRIMOFFSETN_Pos|macro|OPAMP_CSR_TRIMOFFSETN_Pos
DECL|OPAMP_CSR_TRIMOFFSETN|macro|OPAMP_CSR_TRIMOFFSETN
DECL|OPAMP_CSR_TRIMOFFSETP_Msk|macro|OPAMP_CSR_TRIMOFFSETP_Msk
DECL|OPAMP_CSR_TRIMOFFSETP_Pos|macro|OPAMP_CSR_TRIMOFFSETP_Pos
DECL|OPAMP_CSR_TRIMOFFSETP|macro|OPAMP_CSR_TRIMOFFSETP
DECL|OPAMP_CSR_TSTREF_Msk|macro|OPAMP_CSR_TSTREF_Msk
DECL|OPAMP_CSR_TSTREF_Pos|macro|OPAMP_CSR_TSTREF_Pos
DECL|OPAMP_CSR_TSTREF|macro|OPAMP_CSR_TSTREF
DECL|OPAMP_CSR_USERTRIM_Msk|macro|OPAMP_CSR_USERTRIM_Msk
DECL|OPAMP_CSR_USERTRIM_Pos|macro|OPAMP_CSR_USERTRIM_Pos
DECL|OPAMP_CSR_USERTRIM|macro|OPAMP_CSR_USERTRIM
DECL|OPAMP_CSR_VMSEL_0|macro|OPAMP_CSR_VMSEL_0
DECL|OPAMP_CSR_VMSEL_1|macro|OPAMP_CSR_VMSEL_1
DECL|OPAMP_CSR_VMSEL_Msk|macro|OPAMP_CSR_VMSEL_Msk
DECL|OPAMP_CSR_VMSEL_Pos|macro|OPAMP_CSR_VMSEL_Pos
DECL|OPAMP_CSR_VMSEL|macro|OPAMP_CSR_VMSEL
DECL|OPAMP_CSR_VMSSEL_Msk|macro|OPAMP_CSR_VMSSEL_Msk
DECL|OPAMP_CSR_VMSSEL_Pos|macro|OPAMP_CSR_VMSSEL_Pos
DECL|OPAMP_CSR_VMSSEL|macro|OPAMP_CSR_VMSSEL
DECL|OPAMP_CSR_VPSEL_0|macro|OPAMP_CSR_VPSEL_0
DECL|OPAMP_CSR_VPSEL_1|macro|OPAMP_CSR_VPSEL_1
DECL|OPAMP_CSR_VPSEL_Msk|macro|OPAMP_CSR_VPSEL_Msk
DECL|OPAMP_CSR_VPSEL_Pos|macro|OPAMP_CSR_VPSEL_Pos
DECL|OPAMP_CSR_VPSEL|macro|OPAMP_CSR_VPSEL
DECL|OPAMP_CSR_VPSSEL_0|macro|OPAMP_CSR_VPSSEL_0
DECL|OPAMP_CSR_VPSSEL_1|macro|OPAMP_CSR_VPSSEL_1
DECL|OPAMP_CSR_VPSSEL_Msk|macro|OPAMP_CSR_VPSSEL_Msk
DECL|OPAMP_CSR_VPSSEL_Pos|macro|OPAMP_CSR_VPSSEL_Pos
DECL|OPAMP_CSR_VPSSEL|macro|OPAMP_CSR_VPSSEL
DECL|OPAMP_TypeDef|typedef|} OPAMP_TypeDef;
DECL|OPAMP|macro|OPAMP
DECL|OPTKEYR|member|__IO uint32_t OPTKEYR; /*!< FLASH option key register, Address offset: 0x08 */
DECL|OR|member|__IO uint32_t OR; /*!< TIM option register, Address offset: 0x50 */
DECL|OSPEEDR|member|__IO uint32_t OSPEEDR; /*!< GPIO port output speed register, Address offset: 0x08 */
DECL|OTYPER|member|__IO uint32_t OTYPER; /*!< GPIO port output type register, Address offset: 0x04 */
DECL|PECR|member|__IO uint32_t PECR; /*!< I2C PEC register, Address offset: 0x20 */
DECL|PERIPH_BASE|macro|PERIPH_BASE
DECL|PERIPH_BB_BASE|macro|PERIPH_BB_BASE
DECL|POL|member|__IO uint32_t POL; /*!< CRC polynomial register, Address offset: 0x14 */
DECL|PR2|member|__IO uint32_t PR2; /*!< EXTI Pending register, Address offset: 0x34 */
DECL|PRER|member|__IO uint32_t PRER; /*!< RTC prescaler register, Address offset: 0x10 */
DECL|PR|member|__IO uint32_t PR; /*!< IWDG Prescaler register, Address offset: 0x04 */
DECL|PR|member|__IO uint32_t PR; /*!<EXTI Pending register, Address offset: 0x14 */
DECL|PSC|member|__IO uint32_t PSC; /*!< TIM prescaler, Address offset: 0x28 */
DECL|PUPDR|member|__IO uint32_t PUPDR; /*!< GPIO port pull-up/pull-down register, Address offset: 0x0C */
DECL|PVD_IRQn|enumerator|PVD_IRQn = 1, /*!< PVD through EXTI Line detection Interrupt */
DECL|PWR_BASE|macro|PWR_BASE
DECL|PWR_CR_CSBF_Msk|macro|PWR_CR_CSBF_Msk
DECL|PWR_CR_CSBF_Pos|macro|PWR_CR_CSBF_Pos
DECL|PWR_CR_CSBF|macro|PWR_CR_CSBF
DECL|PWR_CR_CWUF_Msk|macro|PWR_CR_CWUF_Msk
DECL|PWR_CR_CWUF_Pos|macro|PWR_CR_CWUF_Pos
DECL|PWR_CR_CWUF|macro|PWR_CR_CWUF
DECL|PWR_CR_DBP_Msk|macro|PWR_CR_DBP_Msk
DECL|PWR_CR_DBP_Pos|macro|PWR_CR_DBP_Pos
DECL|PWR_CR_DBP|macro|PWR_CR_DBP
DECL|PWR_CR_LPDS_Msk|macro|PWR_CR_LPDS_Msk
DECL|PWR_CR_LPDS_Pos|macro|PWR_CR_LPDS_Pos
DECL|PWR_CR_LPDS|macro|PWR_CR_LPDS
DECL|PWR_CR_PDDS_Msk|macro|PWR_CR_PDDS_Msk
DECL|PWR_CR_PDDS_Pos|macro|PWR_CR_PDDS_Pos
DECL|PWR_CR_PDDS|macro|PWR_CR_PDDS
DECL|PWR_CR_PLS_0|macro|PWR_CR_PLS_0
DECL|PWR_CR_PLS_1|macro|PWR_CR_PLS_1
DECL|PWR_CR_PLS_2|macro|PWR_CR_PLS_2
DECL|PWR_CR_PLS_LEV0|macro|PWR_CR_PLS_LEV0
DECL|PWR_CR_PLS_LEV1|macro|PWR_CR_PLS_LEV1
DECL|PWR_CR_PLS_LEV2|macro|PWR_CR_PLS_LEV2
DECL|PWR_CR_PLS_LEV3|macro|PWR_CR_PLS_LEV3
DECL|PWR_CR_PLS_LEV4|macro|PWR_CR_PLS_LEV4
DECL|PWR_CR_PLS_LEV5|macro|PWR_CR_PLS_LEV5
DECL|PWR_CR_PLS_LEV6|macro|PWR_CR_PLS_LEV6
DECL|PWR_CR_PLS_LEV7|macro|PWR_CR_PLS_LEV7
DECL|PWR_CR_PLS_Msk|macro|PWR_CR_PLS_Msk
DECL|PWR_CR_PLS_Pos|macro|PWR_CR_PLS_Pos
DECL|PWR_CR_PLS|macro|PWR_CR_PLS
DECL|PWR_CR_PVDE_Msk|macro|PWR_CR_PVDE_Msk
DECL|PWR_CR_PVDE_Pos|macro|PWR_CR_PVDE_Pos
DECL|PWR_CR_PVDE|macro|PWR_CR_PVDE
DECL|PWR_CSR_EWUP1_Msk|macro|PWR_CSR_EWUP1_Msk
DECL|PWR_CSR_EWUP1_Pos|macro|PWR_CSR_EWUP1_Pos
DECL|PWR_CSR_EWUP1|macro|PWR_CSR_EWUP1
DECL|PWR_CSR_EWUP2_Msk|macro|PWR_CSR_EWUP2_Msk
DECL|PWR_CSR_EWUP2_Pos|macro|PWR_CSR_EWUP2_Pos
DECL|PWR_CSR_EWUP2|macro|PWR_CSR_EWUP2
DECL|PWR_CSR_EWUP3_Msk|macro|PWR_CSR_EWUP3_Msk
DECL|PWR_CSR_EWUP3_Pos|macro|PWR_CSR_EWUP3_Pos
DECL|PWR_CSR_EWUP3|macro|PWR_CSR_EWUP3
DECL|PWR_CSR_PVDO_Msk|macro|PWR_CSR_PVDO_Msk
DECL|PWR_CSR_PVDO_Pos|macro|PWR_CSR_PVDO_Pos
DECL|PWR_CSR_PVDO|macro|PWR_CSR_PVDO
DECL|PWR_CSR_SBF_Msk|macro|PWR_CSR_SBF_Msk
DECL|PWR_CSR_SBF_Pos|macro|PWR_CSR_SBF_Pos
DECL|PWR_CSR_SBF|macro|PWR_CSR_SBF
DECL|PWR_CSR_VREFINTRDYF_Msk|macro|PWR_CSR_VREFINTRDYF_Msk
DECL|PWR_CSR_VREFINTRDYF_Pos|macro|PWR_CSR_VREFINTRDYF_Pos
DECL|PWR_CSR_VREFINTRDYF|macro|PWR_CSR_VREFINTRDYF
DECL|PWR_CSR_WUF_Msk|macro|PWR_CSR_WUF_Msk
DECL|PWR_CSR_WUF_Pos|macro|PWR_CSR_WUF_Pos
DECL|PWR_CSR_WUF|macro|PWR_CSR_WUF
DECL|PWR_PVD_SUPPORT|macro|PWR_PVD_SUPPORT
DECL|PWR_TypeDef|typedef|} PWR_TypeDef;
DECL|PWR|macro|PWR
DECL|PendSV_IRQn|enumerator|PendSV_IRQn = -2, /*!< 14 Cortex-M4 Pend SV Interrupt */
DECL|RCC_AHBENR_ADC1EN_Msk|macro|RCC_AHBENR_ADC1EN_Msk
DECL|RCC_AHBENR_ADC1EN_Pos|macro|RCC_AHBENR_ADC1EN_Pos
DECL|RCC_AHBENR_ADC1EN|macro|RCC_AHBENR_ADC1EN
DECL|RCC_AHBENR_CRCEN_Msk|macro|RCC_AHBENR_CRCEN_Msk
DECL|RCC_AHBENR_CRCEN_Pos|macro|RCC_AHBENR_CRCEN_Pos
DECL|RCC_AHBENR_CRCEN|macro|RCC_AHBENR_CRCEN
DECL|RCC_AHBENR_DMA1EN_Msk|macro|RCC_AHBENR_DMA1EN_Msk
DECL|RCC_AHBENR_DMA1EN_Pos|macro|RCC_AHBENR_DMA1EN_Pos
DECL|RCC_AHBENR_DMA1EN|macro|RCC_AHBENR_DMA1EN
DECL|RCC_AHBENR_FLITFEN_Msk|macro|RCC_AHBENR_FLITFEN_Msk
DECL|RCC_AHBENR_FLITFEN_Pos|macro|RCC_AHBENR_FLITFEN_Pos
DECL|RCC_AHBENR_FLITFEN|macro|RCC_AHBENR_FLITFEN
DECL|RCC_AHBENR_GPIOAEN_Msk|macro|RCC_AHBENR_GPIOAEN_Msk
DECL|RCC_AHBENR_GPIOAEN_Pos|macro|RCC_AHBENR_GPIOAEN_Pos
DECL|RCC_AHBENR_GPIOAEN|macro|RCC_AHBENR_GPIOAEN
DECL|RCC_AHBENR_GPIOBEN_Msk|macro|RCC_AHBENR_GPIOBEN_Msk
DECL|RCC_AHBENR_GPIOBEN_Pos|macro|RCC_AHBENR_GPIOBEN_Pos
DECL|RCC_AHBENR_GPIOBEN|macro|RCC_AHBENR_GPIOBEN
DECL|RCC_AHBENR_GPIOCEN_Msk|macro|RCC_AHBENR_GPIOCEN_Msk
DECL|RCC_AHBENR_GPIOCEN_Pos|macro|RCC_AHBENR_GPIOCEN_Pos
DECL|RCC_AHBENR_GPIOCEN|macro|RCC_AHBENR_GPIOCEN
DECL|RCC_AHBENR_GPIODEN_Msk|macro|RCC_AHBENR_GPIODEN_Msk
DECL|RCC_AHBENR_GPIODEN_Pos|macro|RCC_AHBENR_GPIODEN_Pos
DECL|RCC_AHBENR_GPIODEN|macro|RCC_AHBENR_GPIODEN
DECL|RCC_AHBENR_GPIOFEN_Msk|macro|RCC_AHBENR_GPIOFEN_Msk
DECL|RCC_AHBENR_GPIOFEN_Pos|macro|RCC_AHBENR_GPIOFEN_Pos
DECL|RCC_AHBENR_GPIOFEN|macro|RCC_AHBENR_GPIOFEN
DECL|RCC_AHBENR_SRAMEN_Msk|macro|RCC_AHBENR_SRAMEN_Msk
DECL|RCC_AHBENR_SRAMEN_Pos|macro|RCC_AHBENR_SRAMEN_Pos
DECL|RCC_AHBENR_SRAMEN|macro|RCC_AHBENR_SRAMEN
DECL|RCC_AHBENR_TSCEN_Msk|macro|RCC_AHBENR_TSCEN_Msk
DECL|RCC_AHBENR_TSCEN_Pos|macro|RCC_AHBENR_TSCEN_Pos
DECL|RCC_AHBENR_TSCEN|macro|RCC_AHBENR_TSCEN
DECL|RCC_AHBRSTR_ADC1RST_Msk|macro|RCC_AHBRSTR_ADC1RST_Msk
DECL|RCC_AHBRSTR_ADC1RST_Pos|macro|RCC_AHBRSTR_ADC1RST_Pos
DECL|RCC_AHBRSTR_ADC1RST|macro|RCC_AHBRSTR_ADC1RST
DECL|RCC_AHBRSTR_GPIOARST_Msk|macro|RCC_AHBRSTR_GPIOARST_Msk
DECL|RCC_AHBRSTR_GPIOARST_Pos|macro|RCC_AHBRSTR_GPIOARST_Pos
DECL|RCC_AHBRSTR_GPIOARST|macro|RCC_AHBRSTR_GPIOARST
DECL|RCC_AHBRSTR_GPIOBRST_Msk|macro|RCC_AHBRSTR_GPIOBRST_Msk
DECL|RCC_AHBRSTR_GPIOBRST_Pos|macro|RCC_AHBRSTR_GPIOBRST_Pos
DECL|RCC_AHBRSTR_GPIOBRST|macro|RCC_AHBRSTR_GPIOBRST
DECL|RCC_AHBRSTR_GPIOCRST_Msk|macro|RCC_AHBRSTR_GPIOCRST_Msk
DECL|RCC_AHBRSTR_GPIOCRST_Pos|macro|RCC_AHBRSTR_GPIOCRST_Pos
DECL|RCC_AHBRSTR_GPIOCRST|macro|RCC_AHBRSTR_GPIOCRST
DECL|RCC_AHBRSTR_GPIODRST_Msk|macro|RCC_AHBRSTR_GPIODRST_Msk
DECL|RCC_AHBRSTR_GPIODRST_Pos|macro|RCC_AHBRSTR_GPIODRST_Pos
DECL|RCC_AHBRSTR_GPIODRST|macro|RCC_AHBRSTR_GPIODRST
DECL|RCC_AHBRSTR_GPIOFRST_Msk|macro|RCC_AHBRSTR_GPIOFRST_Msk
DECL|RCC_AHBRSTR_GPIOFRST_Pos|macro|RCC_AHBRSTR_GPIOFRST_Pos
DECL|RCC_AHBRSTR_GPIOFRST|macro|RCC_AHBRSTR_GPIOFRST
DECL|RCC_AHBRSTR_TSCRST_Msk|macro|RCC_AHBRSTR_TSCRST_Msk
DECL|RCC_AHBRSTR_TSCRST_Pos|macro|RCC_AHBRSTR_TSCRST_Pos
DECL|RCC_AHBRSTR_TSCRST|macro|RCC_AHBRSTR_TSCRST
DECL|RCC_APB1ENR_CANEN_Msk|macro|RCC_APB1ENR_CANEN_Msk
DECL|RCC_APB1ENR_CANEN_Pos|macro|RCC_APB1ENR_CANEN_Pos
DECL|RCC_APB1ENR_CANEN|macro|RCC_APB1ENR_CANEN
DECL|RCC_APB1ENR_DAC1EN_Msk|macro|RCC_APB1ENR_DAC1EN_Msk
DECL|RCC_APB1ENR_DAC1EN_Pos|macro|RCC_APB1ENR_DAC1EN_Pos
DECL|RCC_APB1ENR_DAC1EN|macro|RCC_APB1ENR_DAC1EN
DECL|RCC_APB1ENR_I2C1EN_Msk|macro|RCC_APB1ENR_I2C1EN_Msk
DECL|RCC_APB1ENR_I2C1EN_Pos|macro|RCC_APB1ENR_I2C1EN_Pos
DECL|RCC_APB1ENR_I2C1EN|macro|RCC_APB1ENR_I2C1EN
DECL|RCC_APB1ENR_I2C2EN_Msk|macro|RCC_APB1ENR_I2C2EN_Msk
DECL|RCC_APB1ENR_I2C2EN_Pos|macro|RCC_APB1ENR_I2C2EN_Pos
DECL|RCC_APB1ENR_I2C2EN|macro|RCC_APB1ENR_I2C2EN
DECL|RCC_APB1ENR_I2C3EN_Msk|macro|RCC_APB1ENR_I2C3EN_Msk
DECL|RCC_APB1ENR_I2C3EN_Pos|macro|RCC_APB1ENR_I2C3EN_Pos
DECL|RCC_APB1ENR_I2C3EN|macro|RCC_APB1ENR_I2C3EN
DECL|RCC_APB1ENR_PWREN_Msk|macro|RCC_APB1ENR_PWREN_Msk
DECL|RCC_APB1ENR_PWREN_Pos|macro|RCC_APB1ENR_PWREN_Pos
DECL|RCC_APB1ENR_PWREN|macro|RCC_APB1ENR_PWREN
DECL|RCC_APB1ENR_SPI2EN_Msk|macro|RCC_APB1ENR_SPI2EN_Msk
DECL|RCC_APB1ENR_SPI2EN_Pos|macro|RCC_APB1ENR_SPI2EN_Pos
DECL|RCC_APB1ENR_SPI2EN|macro|RCC_APB1ENR_SPI2EN
DECL|RCC_APB1ENR_SPI3EN_Msk|macro|RCC_APB1ENR_SPI3EN_Msk
DECL|RCC_APB1ENR_SPI3EN_Pos|macro|RCC_APB1ENR_SPI3EN_Pos
DECL|RCC_APB1ENR_SPI3EN|macro|RCC_APB1ENR_SPI3EN
DECL|RCC_APB1ENR_TIM2EN_Msk|macro|RCC_APB1ENR_TIM2EN_Msk
DECL|RCC_APB1ENR_TIM2EN_Pos|macro|RCC_APB1ENR_TIM2EN_Pos
DECL|RCC_APB1ENR_TIM2EN|macro|RCC_APB1ENR_TIM2EN
DECL|RCC_APB1ENR_TIM6EN_Msk|macro|RCC_APB1ENR_TIM6EN_Msk
DECL|RCC_APB1ENR_TIM6EN_Pos|macro|RCC_APB1ENR_TIM6EN_Pos
DECL|RCC_APB1ENR_TIM6EN|macro|RCC_APB1ENR_TIM6EN
DECL|RCC_APB1ENR_USART2EN_Msk|macro|RCC_APB1ENR_USART2EN_Msk
DECL|RCC_APB1ENR_USART2EN_Pos|macro|RCC_APB1ENR_USART2EN_Pos
DECL|RCC_APB1ENR_USART2EN|macro|RCC_APB1ENR_USART2EN
DECL|RCC_APB1ENR_USART3EN_Msk|macro|RCC_APB1ENR_USART3EN_Msk
DECL|RCC_APB1ENR_USART3EN_Pos|macro|RCC_APB1ENR_USART3EN_Pos
DECL|RCC_APB1ENR_USART3EN|macro|RCC_APB1ENR_USART3EN
DECL|RCC_APB1ENR_USBEN_Msk|macro|RCC_APB1ENR_USBEN_Msk
DECL|RCC_APB1ENR_USBEN_Pos|macro|RCC_APB1ENR_USBEN_Pos
DECL|RCC_APB1ENR_USBEN|macro|RCC_APB1ENR_USBEN
DECL|RCC_APB1ENR_WWDGEN_Msk|macro|RCC_APB1ENR_WWDGEN_Msk
DECL|RCC_APB1ENR_WWDGEN_Pos|macro|RCC_APB1ENR_WWDGEN_Pos
DECL|RCC_APB1ENR_WWDGEN|macro|RCC_APB1ENR_WWDGEN
DECL|RCC_APB1RSTR_CANRST_Msk|macro|RCC_APB1RSTR_CANRST_Msk
DECL|RCC_APB1RSTR_CANRST_Pos|macro|RCC_APB1RSTR_CANRST_Pos
DECL|RCC_APB1RSTR_CANRST|macro|RCC_APB1RSTR_CANRST
DECL|RCC_APB1RSTR_DAC1RST_Msk|macro|RCC_APB1RSTR_DAC1RST_Msk
DECL|RCC_APB1RSTR_DAC1RST_Pos|macro|RCC_APB1RSTR_DAC1RST_Pos
DECL|RCC_APB1RSTR_DAC1RST|macro|RCC_APB1RSTR_DAC1RST
DECL|RCC_APB1RSTR_I2C1RST_Msk|macro|RCC_APB1RSTR_I2C1RST_Msk
DECL|RCC_APB1RSTR_I2C1RST_Pos|macro|RCC_APB1RSTR_I2C1RST_Pos
DECL|RCC_APB1RSTR_I2C1RST|macro|RCC_APB1RSTR_I2C1RST
DECL|RCC_APB1RSTR_I2C2RST_Msk|macro|RCC_APB1RSTR_I2C2RST_Msk
DECL|RCC_APB1RSTR_I2C2RST_Pos|macro|RCC_APB1RSTR_I2C2RST_Pos
DECL|RCC_APB1RSTR_I2C2RST|macro|RCC_APB1RSTR_I2C2RST
DECL|RCC_APB1RSTR_I2C3RST_Msk|macro|RCC_APB1RSTR_I2C3RST_Msk
DECL|RCC_APB1RSTR_I2C3RST_Pos|macro|RCC_APB1RSTR_I2C3RST_Pos
DECL|RCC_APB1RSTR_I2C3RST|macro|RCC_APB1RSTR_I2C3RST
DECL|RCC_APB1RSTR_PWRRST_Msk|macro|RCC_APB1RSTR_PWRRST_Msk
DECL|RCC_APB1RSTR_PWRRST_Pos|macro|RCC_APB1RSTR_PWRRST_Pos
DECL|RCC_APB1RSTR_PWRRST|macro|RCC_APB1RSTR_PWRRST
DECL|RCC_APB1RSTR_SPI2RST_Msk|macro|RCC_APB1RSTR_SPI2RST_Msk
DECL|RCC_APB1RSTR_SPI2RST_Pos|macro|RCC_APB1RSTR_SPI2RST_Pos
DECL|RCC_APB1RSTR_SPI2RST|macro|RCC_APB1RSTR_SPI2RST
DECL|RCC_APB1RSTR_SPI3RST_Msk|macro|RCC_APB1RSTR_SPI3RST_Msk
DECL|RCC_APB1RSTR_SPI3RST_Pos|macro|RCC_APB1RSTR_SPI3RST_Pos
DECL|RCC_APB1RSTR_SPI3RST|macro|RCC_APB1RSTR_SPI3RST
DECL|RCC_APB1RSTR_TIM2RST_Msk|macro|RCC_APB1RSTR_TIM2RST_Msk
DECL|RCC_APB1RSTR_TIM2RST_Pos|macro|RCC_APB1RSTR_TIM2RST_Pos
DECL|RCC_APB1RSTR_TIM2RST|macro|RCC_APB1RSTR_TIM2RST
DECL|RCC_APB1RSTR_TIM6RST_Msk|macro|RCC_APB1RSTR_TIM6RST_Msk
DECL|RCC_APB1RSTR_TIM6RST_Pos|macro|RCC_APB1RSTR_TIM6RST_Pos
DECL|RCC_APB1RSTR_TIM6RST|macro|RCC_APB1RSTR_TIM6RST
DECL|RCC_APB1RSTR_USART2RST_Msk|macro|RCC_APB1RSTR_USART2RST_Msk
DECL|RCC_APB1RSTR_USART2RST_Pos|macro|RCC_APB1RSTR_USART2RST_Pos
DECL|RCC_APB1RSTR_USART2RST|macro|RCC_APB1RSTR_USART2RST
DECL|RCC_APB1RSTR_USART3RST_Msk|macro|RCC_APB1RSTR_USART3RST_Msk
DECL|RCC_APB1RSTR_USART3RST_Pos|macro|RCC_APB1RSTR_USART3RST_Pos
DECL|RCC_APB1RSTR_USART3RST|macro|RCC_APB1RSTR_USART3RST
DECL|RCC_APB1RSTR_USBRST_Msk|macro|RCC_APB1RSTR_USBRST_Msk
DECL|RCC_APB1RSTR_USBRST_Pos|macro|RCC_APB1RSTR_USBRST_Pos
DECL|RCC_APB1RSTR_USBRST|macro|RCC_APB1RSTR_USBRST
DECL|RCC_APB1RSTR_WWDGRST_Msk|macro|RCC_APB1RSTR_WWDGRST_Msk
DECL|RCC_APB1RSTR_WWDGRST_Pos|macro|RCC_APB1RSTR_WWDGRST_Pos
DECL|RCC_APB1RSTR_WWDGRST|macro|RCC_APB1RSTR_WWDGRST
DECL|RCC_APB2ENR_SYSCFGEN_Msk|macro|RCC_APB2ENR_SYSCFGEN_Msk
DECL|RCC_APB2ENR_SYSCFGEN_Pos|macro|RCC_APB2ENR_SYSCFGEN_Pos
DECL|RCC_APB2ENR_SYSCFGEN|macro|RCC_APB2ENR_SYSCFGEN
DECL|RCC_APB2ENR_TIM15EN_Msk|macro|RCC_APB2ENR_TIM15EN_Msk
DECL|RCC_APB2ENR_TIM15EN_Pos|macro|RCC_APB2ENR_TIM15EN_Pos
DECL|RCC_APB2ENR_TIM15EN|macro|RCC_APB2ENR_TIM15EN
DECL|RCC_APB2ENR_TIM16EN_Msk|macro|RCC_APB2ENR_TIM16EN_Msk
DECL|RCC_APB2ENR_TIM16EN_Pos|macro|RCC_APB2ENR_TIM16EN_Pos
DECL|RCC_APB2ENR_TIM16EN|macro|RCC_APB2ENR_TIM16EN
DECL|RCC_APB2ENR_TIM17EN_Msk|macro|RCC_APB2ENR_TIM17EN_Msk
DECL|RCC_APB2ENR_TIM17EN_Pos|macro|RCC_APB2ENR_TIM17EN_Pos
DECL|RCC_APB2ENR_TIM17EN|macro|RCC_APB2ENR_TIM17EN
DECL|RCC_APB2ENR_TIM1EN_Msk|macro|RCC_APB2ENR_TIM1EN_Msk
DECL|RCC_APB2ENR_TIM1EN_Pos|macro|RCC_APB2ENR_TIM1EN_Pos
DECL|RCC_APB2ENR_TIM1EN|macro|RCC_APB2ENR_TIM1EN
DECL|RCC_APB2ENR_USART1EN_Msk|macro|RCC_APB2ENR_USART1EN_Msk
DECL|RCC_APB2ENR_USART1EN_Pos|macro|RCC_APB2ENR_USART1EN_Pos
DECL|RCC_APB2ENR_USART1EN|macro|RCC_APB2ENR_USART1EN
DECL|RCC_APB2RSTR_SYSCFGRST_Msk|macro|RCC_APB2RSTR_SYSCFGRST_Msk
DECL|RCC_APB2RSTR_SYSCFGRST_Pos|macro|RCC_APB2RSTR_SYSCFGRST_Pos
DECL|RCC_APB2RSTR_SYSCFGRST|macro|RCC_APB2RSTR_SYSCFGRST
DECL|RCC_APB2RSTR_TIM15RST_Msk|macro|RCC_APB2RSTR_TIM15RST_Msk
DECL|RCC_APB2RSTR_TIM15RST_Pos|macro|RCC_APB2RSTR_TIM15RST_Pos
DECL|RCC_APB2RSTR_TIM15RST|macro|RCC_APB2RSTR_TIM15RST
DECL|RCC_APB2RSTR_TIM16RST_Msk|macro|RCC_APB2RSTR_TIM16RST_Msk
DECL|RCC_APB2RSTR_TIM16RST_Pos|macro|RCC_APB2RSTR_TIM16RST_Pos
DECL|RCC_APB2RSTR_TIM16RST|macro|RCC_APB2RSTR_TIM16RST
DECL|RCC_APB2RSTR_TIM17RST_Msk|macro|RCC_APB2RSTR_TIM17RST_Msk
DECL|RCC_APB2RSTR_TIM17RST_Pos|macro|RCC_APB2RSTR_TIM17RST_Pos
DECL|RCC_APB2RSTR_TIM17RST|macro|RCC_APB2RSTR_TIM17RST
DECL|RCC_APB2RSTR_TIM1RST_Msk|macro|RCC_APB2RSTR_TIM1RST_Msk
DECL|RCC_APB2RSTR_TIM1RST_Pos|macro|RCC_APB2RSTR_TIM1RST_Pos
DECL|RCC_APB2RSTR_TIM1RST|macro|RCC_APB2RSTR_TIM1RST
DECL|RCC_APB2RSTR_USART1RST_Msk|macro|RCC_APB2RSTR_USART1RST_Msk
DECL|RCC_APB2RSTR_USART1RST_Pos|macro|RCC_APB2RSTR_USART1RST_Pos
DECL|RCC_APB2RSTR_USART1RST|macro|RCC_APB2RSTR_USART1RST
DECL|RCC_BASE|macro|RCC_BASE
DECL|RCC_BDCR_BDRST_Msk|macro|RCC_BDCR_BDRST_Msk
DECL|RCC_BDCR_BDRST_Pos|macro|RCC_BDCR_BDRST_Pos
DECL|RCC_BDCR_BDRST|macro|RCC_BDCR_BDRST
DECL|RCC_BDCR_LSEBYP_Msk|macro|RCC_BDCR_LSEBYP_Msk
DECL|RCC_BDCR_LSEBYP_Pos|macro|RCC_BDCR_LSEBYP_Pos
DECL|RCC_BDCR_LSEBYP|macro|RCC_BDCR_LSEBYP
DECL|RCC_BDCR_LSEDRV_0|macro|RCC_BDCR_LSEDRV_0
DECL|RCC_BDCR_LSEDRV_1|macro|RCC_BDCR_LSEDRV_1
DECL|RCC_BDCR_LSEDRV_Msk|macro|RCC_BDCR_LSEDRV_Msk
DECL|RCC_BDCR_LSEDRV_Pos|macro|RCC_BDCR_LSEDRV_Pos
DECL|RCC_BDCR_LSEDRV|macro|RCC_BDCR_LSEDRV
DECL|RCC_BDCR_LSEON_Msk|macro|RCC_BDCR_LSEON_Msk
DECL|RCC_BDCR_LSEON_Pos|macro|RCC_BDCR_LSEON_Pos
DECL|RCC_BDCR_LSEON|macro|RCC_BDCR_LSEON
DECL|RCC_BDCR_LSERDY_Msk|macro|RCC_BDCR_LSERDY_Msk
DECL|RCC_BDCR_LSERDY_Pos|macro|RCC_BDCR_LSERDY_Pos
DECL|RCC_BDCR_LSERDY|macro|RCC_BDCR_LSERDY
DECL|RCC_BDCR_LSE_Msk|macro|RCC_BDCR_LSE_Msk
DECL|RCC_BDCR_LSE_Pos|macro|RCC_BDCR_LSE_Pos
DECL|RCC_BDCR_LSE|macro|RCC_BDCR_LSE
DECL|RCC_BDCR_RTCEN_Msk|macro|RCC_BDCR_RTCEN_Msk
DECL|RCC_BDCR_RTCEN_Pos|macro|RCC_BDCR_RTCEN_Pos
DECL|RCC_BDCR_RTCEN|macro|RCC_BDCR_RTCEN
DECL|RCC_BDCR_RTCSEL_0|macro|RCC_BDCR_RTCSEL_0
DECL|RCC_BDCR_RTCSEL_1|macro|RCC_BDCR_RTCSEL_1
DECL|RCC_BDCR_RTCSEL_HSE|macro|RCC_BDCR_RTCSEL_HSE
DECL|RCC_BDCR_RTCSEL_LSE|macro|RCC_BDCR_RTCSEL_LSE
DECL|RCC_BDCR_RTCSEL_LSI|macro|RCC_BDCR_RTCSEL_LSI
DECL|RCC_BDCR_RTCSEL_Msk|macro|RCC_BDCR_RTCSEL_Msk
DECL|RCC_BDCR_RTCSEL_NOCLOCK|macro|RCC_BDCR_RTCSEL_NOCLOCK
DECL|RCC_BDCR_RTCSEL_Pos|macro|RCC_BDCR_RTCSEL_Pos
DECL|RCC_BDCR_RTCSEL|macro|RCC_BDCR_RTCSEL
DECL|RCC_CFGR2_ADC1PRES_0|macro|RCC_CFGR2_ADC1PRES_0
DECL|RCC_CFGR2_ADC1PRES_1|macro|RCC_CFGR2_ADC1PRES_1
DECL|RCC_CFGR2_ADC1PRES_2|macro|RCC_CFGR2_ADC1PRES_2
DECL|RCC_CFGR2_ADC1PRES_3|macro|RCC_CFGR2_ADC1PRES_3
DECL|RCC_CFGR2_ADC1PRES_4|macro|RCC_CFGR2_ADC1PRES_4
DECL|RCC_CFGR2_ADC1PRES_DIV10|macro|RCC_CFGR2_ADC1PRES_DIV10
DECL|RCC_CFGR2_ADC1PRES_DIV128|macro|RCC_CFGR2_ADC1PRES_DIV128
DECL|RCC_CFGR2_ADC1PRES_DIV12|macro|RCC_CFGR2_ADC1PRES_DIV12
DECL|RCC_CFGR2_ADC1PRES_DIV16|macro|RCC_CFGR2_ADC1PRES_DIV16
DECL|RCC_CFGR2_ADC1PRES_DIV1|macro|RCC_CFGR2_ADC1PRES_DIV1
DECL|RCC_CFGR2_ADC1PRES_DIV256|macro|RCC_CFGR2_ADC1PRES_DIV256
DECL|RCC_CFGR2_ADC1PRES_DIV2|macro|RCC_CFGR2_ADC1PRES_DIV2
DECL|RCC_CFGR2_ADC1PRES_DIV32|macro|RCC_CFGR2_ADC1PRES_DIV32
DECL|RCC_CFGR2_ADC1PRES_DIV4|macro|RCC_CFGR2_ADC1PRES_DIV4
DECL|RCC_CFGR2_ADC1PRES_DIV64|macro|RCC_CFGR2_ADC1PRES_DIV64
DECL|RCC_CFGR2_ADC1PRES_DIV6|macro|RCC_CFGR2_ADC1PRES_DIV6
DECL|RCC_CFGR2_ADC1PRES_DIV8|macro|RCC_CFGR2_ADC1PRES_DIV8
DECL|RCC_CFGR2_ADC1PRES_Msk|macro|RCC_CFGR2_ADC1PRES_Msk
DECL|RCC_CFGR2_ADC1PRES_NO|macro|RCC_CFGR2_ADC1PRES_NO
DECL|RCC_CFGR2_ADC1PRES_Pos|macro|RCC_CFGR2_ADC1PRES_Pos
DECL|RCC_CFGR2_ADC1PRES|macro|RCC_CFGR2_ADC1PRES
DECL|RCC_CFGR2_PREDIV_0|macro|RCC_CFGR2_PREDIV_0
DECL|RCC_CFGR2_PREDIV_1|macro|RCC_CFGR2_PREDIV_1
DECL|RCC_CFGR2_PREDIV_2|macro|RCC_CFGR2_PREDIV_2
DECL|RCC_CFGR2_PREDIV_3|macro|RCC_CFGR2_PREDIV_3
DECL|RCC_CFGR2_PREDIV_DIV10|macro|RCC_CFGR2_PREDIV_DIV10
DECL|RCC_CFGR2_PREDIV_DIV11|macro|RCC_CFGR2_PREDIV_DIV11
DECL|RCC_CFGR2_PREDIV_DIV12|macro|RCC_CFGR2_PREDIV_DIV12
DECL|RCC_CFGR2_PREDIV_DIV13|macro|RCC_CFGR2_PREDIV_DIV13
DECL|RCC_CFGR2_PREDIV_DIV14|macro|RCC_CFGR2_PREDIV_DIV14
DECL|RCC_CFGR2_PREDIV_DIV15|macro|RCC_CFGR2_PREDIV_DIV15
DECL|RCC_CFGR2_PREDIV_DIV16|macro|RCC_CFGR2_PREDIV_DIV16
DECL|RCC_CFGR2_PREDIV_DIV1|macro|RCC_CFGR2_PREDIV_DIV1
DECL|RCC_CFGR2_PREDIV_DIV2|macro|RCC_CFGR2_PREDIV_DIV2
DECL|RCC_CFGR2_PREDIV_DIV3|macro|RCC_CFGR2_PREDIV_DIV3
DECL|RCC_CFGR2_PREDIV_DIV4|macro|RCC_CFGR2_PREDIV_DIV4
DECL|RCC_CFGR2_PREDIV_DIV5|macro|RCC_CFGR2_PREDIV_DIV5
DECL|RCC_CFGR2_PREDIV_DIV6|macro|RCC_CFGR2_PREDIV_DIV6
DECL|RCC_CFGR2_PREDIV_DIV7|macro|RCC_CFGR2_PREDIV_DIV7
DECL|RCC_CFGR2_PREDIV_DIV8|macro|RCC_CFGR2_PREDIV_DIV8
DECL|RCC_CFGR2_PREDIV_DIV9|macro|RCC_CFGR2_PREDIV_DIV9
DECL|RCC_CFGR2_PREDIV_Msk|macro|RCC_CFGR2_PREDIV_Msk
DECL|RCC_CFGR2_PREDIV_Pos|macro|RCC_CFGR2_PREDIV_Pos
DECL|RCC_CFGR2_PREDIV|macro|RCC_CFGR2_PREDIV
DECL|RCC_CFGR3_I2C1SW_HSI|macro|RCC_CFGR3_I2C1SW_HSI
DECL|RCC_CFGR3_I2C1SW_Msk|macro|RCC_CFGR3_I2C1SW_Msk
DECL|RCC_CFGR3_I2C1SW_Pos|macro|RCC_CFGR3_I2C1SW_Pos
DECL|RCC_CFGR3_I2C1SW_SYSCLK_Msk|macro|RCC_CFGR3_I2C1SW_SYSCLK_Msk
DECL|RCC_CFGR3_I2C1SW_SYSCLK_Pos|macro|RCC_CFGR3_I2C1SW_SYSCLK_Pos
DECL|RCC_CFGR3_I2C1SW_SYSCLK|macro|RCC_CFGR3_I2C1SW_SYSCLK
DECL|RCC_CFGR3_I2C1SW|macro|RCC_CFGR3_I2C1SW
DECL|RCC_CFGR3_I2C2SW_HSI|macro|RCC_CFGR3_I2C2SW_HSI
DECL|RCC_CFGR3_I2C2SW_Msk|macro|RCC_CFGR3_I2C2SW_Msk
DECL|RCC_CFGR3_I2C2SW_Pos|macro|RCC_CFGR3_I2C2SW_Pos
DECL|RCC_CFGR3_I2C2SW_SYSCLK_Msk|macro|RCC_CFGR3_I2C2SW_SYSCLK_Msk
DECL|RCC_CFGR3_I2C2SW_SYSCLK_Pos|macro|RCC_CFGR3_I2C2SW_SYSCLK_Pos
DECL|RCC_CFGR3_I2C2SW_SYSCLK|macro|RCC_CFGR3_I2C2SW_SYSCLK
DECL|RCC_CFGR3_I2C2SW|macro|RCC_CFGR3_I2C2SW
DECL|RCC_CFGR3_I2C3SW_HSI|macro|RCC_CFGR3_I2C3SW_HSI
DECL|RCC_CFGR3_I2C3SW_Msk|macro|RCC_CFGR3_I2C3SW_Msk
DECL|RCC_CFGR3_I2C3SW_Pos|macro|RCC_CFGR3_I2C3SW_Pos
DECL|RCC_CFGR3_I2C3SW_SYSCLK_Msk|macro|RCC_CFGR3_I2C3SW_SYSCLK_Msk
DECL|RCC_CFGR3_I2C3SW_SYSCLK_Pos|macro|RCC_CFGR3_I2C3SW_SYSCLK_Pos
DECL|RCC_CFGR3_I2C3SW_SYSCLK|macro|RCC_CFGR3_I2C3SW_SYSCLK
DECL|RCC_CFGR3_I2C3SW|macro|RCC_CFGR3_I2C3SW
DECL|RCC_CFGR3_I2CSW_Msk|macro|RCC_CFGR3_I2CSW_Msk
DECL|RCC_CFGR3_I2CSW_Pos|macro|RCC_CFGR3_I2CSW_Pos
DECL|RCC_CFGR3_I2CSW|macro|RCC_CFGR3_I2CSW
DECL|RCC_CFGR3_TIM15SW_HCLK|macro|RCC_CFGR3_TIM15SW_HCLK
DECL|RCC_CFGR3_TIM15SW_Msk|macro|RCC_CFGR3_TIM15SW_Msk
DECL|RCC_CFGR3_TIM15SW_PCLK2|macro|RCC_CFGR3_TIM15SW_PCLK2
DECL|RCC_CFGR3_TIM15SW_PLL_Msk|macro|RCC_CFGR3_TIM15SW_PLL_Msk
DECL|RCC_CFGR3_TIM15SW_PLL_Pos|macro|RCC_CFGR3_TIM15SW_PLL_Pos
DECL|RCC_CFGR3_TIM15SW_PLL|macro|RCC_CFGR3_TIM15SW_PLL
DECL|RCC_CFGR3_TIM15SW_Pos|macro|RCC_CFGR3_TIM15SW_Pos
DECL|RCC_CFGR3_TIM15SW|macro|RCC_CFGR3_TIM15SW
DECL|RCC_CFGR3_TIM16SW_HCLK|macro|RCC_CFGR3_TIM16SW_HCLK
DECL|RCC_CFGR3_TIM16SW_Msk|macro|RCC_CFGR3_TIM16SW_Msk
DECL|RCC_CFGR3_TIM16SW_PCLK2|macro|RCC_CFGR3_TIM16SW_PCLK2
DECL|RCC_CFGR3_TIM16SW_PLL_Msk|macro|RCC_CFGR3_TIM16SW_PLL_Msk
DECL|RCC_CFGR3_TIM16SW_PLL_Pos|macro|RCC_CFGR3_TIM16SW_PLL_Pos
DECL|RCC_CFGR3_TIM16SW_PLL|macro|RCC_CFGR3_TIM16SW_PLL
DECL|RCC_CFGR3_TIM16SW_Pos|macro|RCC_CFGR3_TIM16SW_Pos
DECL|RCC_CFGR3_TIM16SW|macro|RCC_CFGR3_TIM16SW
DECL|RCC_CFGR3_TIM17SW_HCLK|macro|RCC_CFGR3_TIM17SW_HCLK
DECL|RCC_CFGR3_TIM17SW_Msk|macro|RCC_CFGR3_TIM17SW_Msk
DECL|RCC_CFGR3_TIM17SW_PCLK2|macro|RCC_CFGR3_TIM17SW_PCLK2
DECL|RCC_CFGR3_TIM17SW_PLL_Msk|macro|RCC_CFGR3_TIM17SW_PLL_Msk
DECL|RCC_CFGR3_TIM17SW_PLL_Pos|macro|RCC_CFGR3_TIM17SW_PLL_Pos
DECL|RCC_CFGR3_TIM17SW_PLL|macro|RCC_CFGR3_TIM17SW_PLL
DECL|RCC_CFGR3_TIM17SW_Pos|macro|RCC_CFGR3_TIM17SW_Pos
DECL|RCC_CFGR3_TIM17SW|macro|RCC_CFGR3_TIM17SW
DECL|RCC_CFGR3_TIM1SW_HCLK|macro|RCC_CFGR3_TIM1SW_HCLK
DECL|RCC_CFGR3_TIM1SW_Msk|macro|RCC_CFGR3_TIM1SW_Msk
DECL|RCC_CFGR3_TIM1SW_PCLK2|macro|RCC_CFGR3_TIM1SW_PCLK2
DECL|RCC_CFGR3_TIM1SW_PLL_Msk|macro|RCC_CFGR3_TIM1SW_PLL_Msk
DECL|RCC_CFGR3_TIM1SW_PLL_Pos|macro|RCC_CFGR3_TIM1SW_PLL_Pos
DECL|RCC_CFGR3_TIM1SW_PLL|macro|RCC_CFGR3_TIM1SW_PLL
DECL|RCC_CFGR3_TIM1SW_Pos|macro|RCC_CFGR3_TIM1SW_Pos
DECL|RCC_CFGR3_TIM1SW|macro|RCC_CFGR3_TIM1SW
DECL|RCC_CFGR3_TIMSW_Msk|macro|RCC_CFGR3_TIMSW_Msk
DECL|RCC_CFGR3_TIMSW_Pos|macro|RCC_CFGR3_TIMSW_Pos
DECL|RCC_CFGR3_TIMSW|macro|RCC_CFGR3_TIMSW
DECL|RCC_CFGR3_USART1SW_0|macro|RCC_CFGR3_USART1SW_0
DECL|RCC_CFGR3_USART1SW_1|macro|RCC_CFGR3_USART1SW_1
DECL|RCC_CFGR3_USART1SW_HSI|macro|RCC_CFGR3_USART1SW_HSI
DECL|RCC_CFGR3_USART1SW_LSE|macro|RCC_CFGR3_USART1SW_LSE
DECL|RCC_CFGR3_USART1SW_Msk|macro|RCC_CFGR3_USART1SW_Msk
DECL|RCC_CFGR3_USART1SW_PCLK1|macro|RCC_CFGR3_USART1SW_PCLK1
DECL|RCC_CFGR3_USART1SW_PCLK|macro|RCC_CFGR3_USART1SW_PCLK
DECL|RCC_CFGR3_USART1SW_Pos|macro|RCC_CFGR3_USART1SW_Pos
DECL|RCC_CFGR3_USART1SW_SYSCLK|macro|RCC_CFGR3_USART1SW_SYSCLK
DECL|RCC_CFGR3_USART1SW|macro|RCC_CFGR3_USART1SW
DECL|RCC_CFGR_HPRE_0|macro|RCC_CFGR_HPRE_0
DECL|RCC_CFGR_HPRE_1|macro|RCC_CFGR_HPRE_1
DECL|RCC_CFGR_HPRE_2|macro|RCC_CFGR_HPRE_2
DECL|RCC_CFGR_HPRE_3|macro|RCC_CFGR_HPRE_3
DECL|RCC_CFGR_HPRE_DIV128|macro|RCC_CFGR_HPRE_DIV128
DECL|RCC_CFGR_HPRE_DIV16|macro|RCC_CFGR_HPRE_DIV16
DECL|RCC_CFGR_HPRE_DIV1|macro|RCC_CFGR_HPRE_DIV1
DECL|RCC_CFGR_HPRE_DIV256|macro|RCC_CFGR_HPRE_DIV256
DECL|RCC_CFGR_HPRE_DIV2|macro|RCC_CFGR_HPRE_DIV2
DECL|RCC_CFGR_HPRE_DIV4|macro|RCC_CFGR_HPRE_DIV4
DECL|RCC_CFGR_HPRE_DIV512|macro|RCC_CFGR_HPRE_DIV512
DECL|RCC_CFGR_HPRE_DIV64|macro|RCC_CFGR_HPRE_DIV64
DECL|RCC_CFGR_HPRE_DIV8|macro|RCC_CFGR_HPRE_DIV8
DECL|RCC_CFGR_HPRE_Msk|macro|RCC_CFGR_HPRE_Msk
DECL|RCC_CFGR_HPRE_Pos|macro|RCC_CFGR_HPRE_Pos
DECL|RCC_CFGR_HPRE|macro|RCC_CFGR_HPRE
DECL|RCC_CFGR_I2SSRC_EXT|macro|RCC_CFGR_I2SSRC_EXT
DECL|RCC_CFGR_I2SSRC_Msk|macro|RCC_CFGR_I2SSRC_Msk
DECL|RCC_CFGR_I2SSRC_Pos|macro|RCC_CFGR_I2SSRC_Pos
DECL|RCC_CFGR_I2SSRC_SYSCLK|macro|RCC_CFGR_I2SSRC_SYSCLK
DECL|RCC_CFGR_I2SSRC|macro|RCC_CFGR_I2SSRC
DECL|RCC_CFGR_MCOPRE_0|macro|RCC_CFGR_MCOPRE_0
DECL|RCC_CFGR_MCOPRE_1|macro|RCC_CFGR_MCOPRE_1
DECL|RCC_CFGR_MCOPRE_2|macro|RCC_CFGR_MCOPRE_2
DECL|RCC_CFGR_MCOPRE_DIV128|macro|RCC_CFGR_MCOPRE_DIV128
DECL|RCC_CFGR_MCOPRE_DIV16|macro|RCC_CFGR_MCOPRE_DIV16
DECL|RCC_CFGR_MCOPRE_DIV1|macro|RCC_CFGR_MCOPRE_DIV1
DECL|RCC_CFGR_MCOPRE_DIV2|macro|RCC_CFGR_MCOPRE_DIV2
DECL|RCC_CFGR_MCOPRE_DIV32|macro|RCC_CFGR_MCOPRE_DIV32
DECL|RCC_CFGR_MCOPRE_DIV4|macro|RCC_CFGR_MCOPRE_DIV4
DECL|RCC_CFGR_MCOPRE_DIV64|macro|RCC_CFGR_MCOPRE_DIV64
DECL|RCC_CFGR_MCOPRE_DIV8|macro|RCC_CFGR_MCOPRE_DIV8
DECL|RCC_CFGR_MCOPRE_Msk|macro|RCC_CFGR_MCOPRE_Msk
DECL|RCC_CFGR_MCOPRE_Pos|macro|RCC_CFGR_MCOPRE_Pos
DECL|RCC_CFGR_MCOPRE|macro|RCC_CFGR_MCOPRE
DECL|RCC_CFGR_MCOSEL_0|macro|RCC_CFGR_MCOSEL_0
DECL|RCC_CFGR_MCOSEL_1|macro|RCC_CFGR_MCOSEL_1
DECL|RCC_CFGR_MCOSEL_2|macro|RCC_CFGR_MCOSEL_2
DECL|RCC_CFGR_MCOSEL_HSE|macro|RCC_CFGR_MCOSEL_HSE
DECL|RCC_CFGR_MCOSEL_HSI|macro|RCC_CFGR_MCOSEL_HSI
DECL|RCC_CFGR_MCOSEL_LSE|macro|RCC_CFGR_MCOSEL_LSE
DECL|RCC_CFGR_MCOSEL_LSI|macro|RCC_CFGR_MCOSEL_LSI
DECL|RCC_CFGR_MCOSEL_NOCLOCK|macro|RCC_CFGR_MCOSEL_NOCLOCK
DECL|RCC_CFGR_MCOSEL_PLL_DIV2|macro|RCC_CFGR_MCOSEL_PLL_DIV2
DECL|RCC_CFGR_MCOSEL_SYSCLK|macro|RCC_CFGR_MCOSEL_SYSCLK
DECL|RCC_CFGR_MCOSEL|macro|RCC_CFGR_MCOSEL
DECL|RCC_CFGR_MCO_0|macro|RCC_CFGR_MCO_0
DECL|RCC_CFGR_MCO_1|macro|RCC_CFGR_MCO_1
DECL|RCC_CFGR_MCO_2|macro|RCC_CFGR_MCO_2
DECL|RCC_CFGR_MCO_HSE|macro|RCC_CFGR_MCO_HSE
DECL|RCC_CFGR_MCO_HSI|macro|RCC_CFGR_MCO_HSI
DECL|RCC_CFGR_MCO_LSE|macro|RCC_CFGR_MCO_LSE
DECL|RCC_CFGR_MCO_LSI|macro|RCC_CFGR_MCO_LSI
DECL|RCC_CFGR_MCO_Msk|macro|RCC_CFGR_MCO_Msk
DECL|RCC_CFGR_MCO_NOCLOCK|macro|RCC_CFGR_MCO_NOCLOCK
DECL|RCC_CFGR_MCO_PLL|macro|RCC_CFGR_MCO_PLL
DECL|RCC_CFGR_MCO_Pos|macro|RCC_CFGR_MCO_Pos
DECL|RCC_CFGR_MCO_SYSCLK|macro|RCC_CFGR_MCO_SYSCLK
DECL|RCC_CFGR_MCO|macro|RCC_CFGR_MCO
DECL|RCC_CFGR_PLLMUL10|macro|RCC_CFGR_PLLMUL10
DECL|RCC_CFGR_PLLMUL11|macro|RCC_CFGR_PLLMUL11
DECL|RCC_CFGR_PLLMUL12|macro|RCC_CFGR_PLLMUL12
DECL|RCC_CFGR_PLLMUL13|macro|RCC_CFGR_PLLMUL13
DECL|RCC_CFGR_PLLMUL14|macro|RCC_CFGR_PLLMUL14
DECL|RCC_CFGR_PLLMUL15|macro|RCC_CFGR_PLLMUL15
DECL|RCC_CFGR_PLLMUL16|macro|RCC_CFGR_PLLMUL16
DECL|RCC_CFGR_PLLMUL2|macro|RCC_CFGR_PLLMUL2
DECL|RCC_CFGR_PLLMUL3|macro|RCC_CFGR_PLLMUL3
DECL|RCC_CFGR_PLLMUL4|macro|RCC_CFGR_PLLMUL4
DECL|RCC_CFGR_PLLMUL5|macro|RCC_CFGR_PLLMUL5
DECL|RCC_CFGR_PLLMUL6|macro|RCC_CFGR_PLLMUL6
DECL|RCC_CFGR_PLLMUL7|macro|RCC_CFGR_PLLMUL7
DECL|RCC_CFGR_PLLMUL8|macro|RCC_CFGR_PLLMUL8
DECL|RCC_CFGR_PLLMUL9|macro|RCC_CFGR_PLLMUL9
DECL|RCC_CFGR_PLLMUL_0|macro|RCC_CFGR_PLLMUL_0
DECL|RCC_CFGR_PLLMUL_1|macro|RCC_CFGR_PLLMUL_1
DECL|RCC_CFGR_PLLMUL_2|macro|RCC_CFGR_PLLMUL_2
DECL|RCC_CFGR_PLLMUL_3|macro|RCC_CFGR_PLLMUL_3
DECL|RCC_CFGR_PLLMUL_Msk|macro|RCC_CFGR_PLLMUL_Msk
DECL|RCC_CFGR_PLLMUL_Pos|macro|RCC_CFGR_PLLMUL_Pos
DECL|RCC_CFGR_PLLMUL|macro|RCC_CFGR_PLLMUL
DECL|RCC_CFGR_PLLNODIV_Msk|macro|RCC_CFGR_PLLNODIV_Msk
DECL|RCC_CFGR_PLLNODIV_Pos|macro|RCC_CFGR_PLLNODIV_Pos
DECL|RCC_CFGR_PLLNODIV|macro|RCC_CFGR_PLLNODIV
DECL|RCC_CFGR_PLLSRC_HSE_PREDIV|macro|RCC_CFGR_PLLSRC_HSE_PREDIV
DECL|RCC_CFGR_PLLSRC_HSI_DIV2|macro|RCC_CFGR_PLLSRC_HSI_DIV2
DECL|RCC_CFGR_PLLSRC_Msk|macro|RCC_CFGR_PLLSRC_Msk
DECL|RCC_CFGR_PLLSRC_Pos|macro|RCC_CFGR_PLLSRC_Pos
DECL|RCC_CFGR_PLLSRC|macro|RCC_CFGR_PLLSRC
DECL|RCC_CFGR_PLLXTPRE_HSE_PREDIV_DIV1|macro|RCC_CFGR_PLLXTPRE_HSE_PREDIV_DIV1
DECL|RCC_CFGR_PLLXTPRE_HSE_PREDIV_DIV2|macro|RCC_CFGR_PLLXTPRE_HSE_PREDIV_DIV2
DECL|RCC_CFGR_PLLXTPRE_Msk|macro|RCC_CFGR_PLLXTPRE_Msk
DECL|RCC_CFGR_PLLXTPRE_Pos|macro|RCC_CFGR_PLLXTPRE_Pos
DECL|RCC_CFGR_PLLXTPRE|macro|RCC_CFGR_PLLXTPRE
DECL|RCC_CFGR_PPRE1_0|macro|RCC_CFGR_PPRE1_0
DECL|RCC_CFGR_PPRE1_1|macro|RCC_CFGR_PPRE1_1
DECL|RCC_CFGR_PPRE1_2|macro|RCC_CFGR_PPRE1_2
DECL|RCC_CFGR_PPRE1_DIV16|macro|RCC_CFGR_PPRE1_DIV16
DECL|RCC_CFGR_PPRE1_DIV1|macro|RCC_CFGR_PPRE1_DIV1
DECL|RCC_CFGR_PPRE1_DIV2|macro|RCC_CFGR_PPRE1_DIV2
DECL|RCC_CFGR_PPRE1_DIV4|macro|RCC_CFGR_PPRE1_DIV4
DECL|RCC_CFGR_PPRE1_DIV8|macro|RCC_CFGR_PPRE1_DIV8
DECL|RCC_CFGR_PPRE1_Msk|macro|RCC_CFGR_PPRE1_Msk
DECL|RCC_CFGR_PPRE1_Pos|macro|RCC_CFGR_PPRE1_Pos
DECL|RCC_CFGR_PPRE1|macro|RCC_CFGR_PPRE1
DECL|RCC_CFGR_PPRE2_0|macro|RCC_CFGR_PPRE2_0
DECL|RCC_CFGR_PPRE2_1|macro|RCC_CFGR_PPRE2_1
DECL|RCC_CFGR_PPRE2_2|macro|RCC_CFGR_PPRE2_2
DECL|RCC_CFGR_PPRE2_DIV16|macro|RCC_CFGR_PPRE2_DIV16
DECL|RCC_CFGR_PPRE2_DIV1|macro|RCC_CFGR_PPRE2_DIV1
DECL|RCC_CFGR_PPRE2_DIV2|macro|RCC_CFGR_PPRE2_DIV2
DECL|RCC_CFGR_PPRE2_DIV4|macro|RCC_CFGR_PPRE2_DIV4
DECL|RCC_CFGR_PPRE2_DIV8|macro|RCC_CFGR_PPRE2_DIV8
DECL|RCC_CFGR_PPRE2_Msk|macro|RCC_CFGR_PPRE2_Msk
DECL|RCC_CFGR_PPRE2_Pos|macro|RCC_CFGR_PPRE2_Pos
DECL|RCC_CFGR_PPRE2|macro|RCC_CFGR_PPRE2
DECL|RCC_CFGR_SWS_0|macro|RCC_CFGR_SWS_0
DECL|RCC_CFGR_SWS_1|macro|RCC_CFGR_SWS_1
DECL|RCC_CFGR_SWS_HSE|macro|RCC_CFGR_SWS_HSE
DECL|RCC_CFGR_SWS_HSI|macro|RCC_CFGR_SWS_HSI
DECL|RCC_CFGR_SWS_Msk|macro|RCC_CFGR_SWS_Msk
DECL|RCC_CFGR_SWS_PLL|macro|RCC_CFGR_SWS_PLL
DECL|RCC_CFGR_SWS_Pos|macro|RCC_CFGR_SWS_Pos
DECL|RCC_CFGR_SWS|macro|RCC_CFGR_SWS
DECL|RCC_CFGR_SW_0|macro|RCC_CFGR_SW_0
DECL|RCC_CFGR_SW_1|macro|RCC_CFGR_SW_1
DECL|RCC_CFGR_SW_HSE|macro|RCC_CFGR_SW_HSE
DECL|RCC_CFGR_SW_HSI|macro|RCC_CFGR_SW_HSI
DECL|RCC_CFGR_SW_Msk|macro|RCC_CFGR_SW_Msk
DECL|RCC_CFGR_SW_PLL|macro|RCC_CFGR_SW_PLL
DECL|RCC_CFGR_SW_Pos|macro|RCC_CFGR_SW_Pos
DECL|RCC_CFGR_SW|macro|RCC_CFGR_SW
DECL|RCC_CFGR_USBPRE_DIV1_5|macro|RCC_CFGR_USBPRE_DIV1_5
DECL|RCC_CFGR_USBPRE_DIV1|macro|RCC_CFGR_USBPRE_DIV1
DECL|RCC_CFGR_USBPRE_Msk|macro|RCC_CFGR_USBPRE_Msk
DECL|RCC_CFGR_USBPRE_Pos|macro|RCC_CFGR_USBPRE_Pos
DECL|RCC_CFGR_USBPRE|macro|RCC_CFGR_USBPRE
DECL|RCC_CIR_CSSC_Msk|macro|RCC_CIR_CSSC_Msk
DECL|RCC_CIR_CSSC_Pos|macro|RCC_CIR_CSSC_Pos
DECL|RCC_CIR_CSSC|macro|RCC_CIR_CSSC
DECL|RCC_CIR_CSSF_Msk|macro|RCC_CIR_CSSF_Msk
DECL|RCC_CIR_CSSF_Pos|macro|RCC_CIR_CSSF_Pos
DECL|RCC_CIR_CSSF|macro|RCC_CIR_CSSF
DECL|RCC_CIR_HSERDYC_Msk|macro|RCC_CIR_HSERDYC_Msk
DECL|RCC_CIR_HSERDYC_Pos|macro|RCC_CIR_HSERDYC_Pos
DECL|RCC_CIR_HSERDYC|macro|RCC_CIR_HSERDYC
DECL|RCC_CIR_HSERDYF_Msk|macro|RCC_CIR_HSERDYF_Msk
DECL|RCC_CIR_HSERDYF_Pos|macro|RCC_CIR_HSERDYF_Pos
DECL|RCC_CIR_HSERDYF|macro|RCC_CIR_HSERDYF
DECL|RCC_CIR_HSERDYIE_Msk|macro|RCC_CIR_HSERDYIE_Msk
DECL|RCC_CIR_HSERDYIE_Pos|macro|RCC_CIR_HSERDYIE_Pos
DECL|RCC_CIR_HSERDYIE|macro|RCC_CIR_HSERDYIE
DECL|RCC_CIR_HSIRDYC_Msk|macro|RCC_CIR_HSIRDYC_Msk
DECL|RCC_CIR_HSIRDYC_Pos|macro|RCC_CIR_HSIRDYC_Pos
DECL|RCC_CIR_HSIRDYC|macro|RCC_CIR_HSIRDYC
DECL|RCC_CIR_HSIRDYF_Msk|macro|RCC_CIR_HSIRDYF_Msk
DECL|RCC_CIR_HSIRDYF_Pos|macro|RCC_CIR_HSIRDYF_Pos
DECL|RCC_CIR_HSIRDYF|macro|RCC_CIR_HSIRDYF
DECL|RCC_CIR_HSIRDYIE_Msk|macro|RCC_CIR_HSIRDYIE_Msk
DECL|RCC_CIR_HSIRDYIE_Pos|macro|RCC_CIR_HSIRDYIE_Pos
DECL|RCC_CIR_HSIRDYIE|macro|RCC_CIR_HSIRDYIE
DECL|RCC_CIR_LSERDYC_Msk|macro|RCC_CIR_LSERDYC_Msk
DECL|RCC_CIR_LSERDYC_Pos|macro|RCC_CIR_LSERDYC_Pos
DECL|RCC_CIR_LSERDYC|macro|RCC_CIR_LSERDYC
DECL|RCC_CIR_LSERDYF_Msk|macro|RCC_CIR_LSERDYF_Msk
DECL|RCC_CIR_LSERDYF_Pos|macro|RCC_CIR_LSERDYF_Pos
DECL|RCC_CIR_LSERDYF|macro|RCC_CIR_LSERDYF
DECL|RCC_CIR_LSERDYIE_Msk|macro|RCC_CIR_LSERDYIE_Msk
DECL|RCC_CIR_LSERDYIE_Pos|macro|RCC_CIR_LSERDYIE_Pos
DECL|RCC_CIR_LSERDYIE|macro|RCC_CIR_LSERDYIE
DECL|RCC_CIR_LSIRDYC_Msk|macro|RCC_CIR_LSIRDYC_Msk
DECL|RCC_CIR_LSIRDYC_Pos|macro|RCC_CIR_LSIRDYC_Pos
DECL|RCC_CIR_LSIRDYC|macro|RCC_CIR_LSIRDYC
DECL|RCC_CIR_LSIRDYF_Msk|macro|RCC_CIR_LSIRDYF_Msk
DECL|RCC_CIR_LSIRDYF_Pos|macro|RCC_CIR_LSIRDYF_Pos
DECL|RCC_CIR_LSIRDYF|macro|RCC_CIR_LSIRDYF
DECL|RCC_CIR_LSIRDYIE_Msk|macro|RCC_CIR_LSIRDYIE_Msk
DECL|RCC_CIR_LSIRDYIE_Pos|macro|RCC_CIR_LSIRDYIE_Pos
DECL|RCC_CIR_LSIRDYIE|macro|RCC_CIR_LSIRDYIE
DECL|RCC_CIR_PLLRDYC_Msk|macro|RCC_CIR_PLLRDYC_Msk
DECL|RCC_CIR_PLLRDYC_Pos|macro|RCC_CIR_PLLRDYC_Pos
DECL|RCC_CIR_PLLRDYC|macro|RCC_CIR_PLLRDYC
DECL|RCC_CIR_PLLRDYF_Msk|macro|RCC_CIR_PLLRDYF_Msk
DECL|RCC_CIR_PLLRDYF_Pos|macro|RCC_CIR_PLLRDYF_Pos
DECL|RCC_CIR_PLLRDYF|macro|RCC_CIR_PLLRDYF
DECL|RCC_CIR_PLLRDYIE_Msk|macro|RCC_CIR_PLLRDYIE_Msk
DECL|RCC_CIR_PLLRDYIE_Pos|macro|RCC_CIR_PLLRDYIE_Pos
DECL|RCC_CIR_PLLRDYIE|macro|RCC_CIR_PLLRDYIE
DECL|RCC_CR_CSSON_Msk|macro|RCC_CR_CSSON_Msk
DECL|RCC_CR_CSSON_Pos|macro|RCC_CR_CSSON_Pos
DECL|RCC_CR_CSSON|macro|RCC_CR_CSSON
DECL|RCC_CR_HSEBYP_Msk|macro|RCC_CR_HSEBYP_Msk
DECL|RCC_CR_HSEBYP_Pos|macro|RCC_CR_HSEBYP_Pos
DECL|RCC_CR_HSEBYP|macro|RCC_CR_HSEBYP
DECL|RCC_CR_HSEON_Msk|macro|RCC_CR_HSEON_Msk
DECL|RCC_CR_HSEON_Pos|macro|RCC_CR_HSEON_Pos
DECL|RCC_CR_HSEON|macro|RCC_CR_HSEON
DECL|RCC_CR_HSERDY_Msk|macro|RCC_CR_HSERDY_Msk
DECL|RCC_CR_HSERDY_Pos|macro|RCC_CR_HSERDY_Pos
DECL|RCC_CR_HSERDY|macro|RCC_CR_HSERDY
DECL|RCC_CR_HSICAL_0|macro|RCC_CR_HSICAL_0
DECL|RCC_CR_HSICAL_1|macro|RCC_CR_HSICAL_1
DECL|RCC_CR_HSICAL_2|macro|RCC_CR_HSICAL_2
DECL|RCC_CR_HSICAL_3|macro|RCC_CR_HSICAL_3
DECL|RCC_CR_HSICAL_4|macro|RCC_CR_HSICAL_4
DECL|RCC_CR_HSICAL_5|macro|RCC_CR_HSICAL_5
DECL|RCC_CR_HSICAL_6|macro|RCC_CR_HSICAL_6
DECL|RCC_CR_HSICAL_7|macro|RCC_CR_HSICAL_7
DECL|RCC_CR_HSICAL_Msk|macro|RCC_CR_HSICAL_Msk
DECL|RCC_CR_HSICAL_Pos|macro|RCC_CR_HSICAL_Pos
DECL|RCC_CR_HSICAL|macro|RCC_CR_HSICAL
DECL|RCC_CR_HSION_Msk|macro|RCC_CR_HSION_Msk
DECL|RCC_CR_HSION_Pos|macro|RCC_CR_HSION_Pos
DECL|RCC_CR_HSION|macro|RCC_CR_HSION
DECL|RCC_CR_HSIRDY_Msk|macro|RCC_CR_HSIRDY_Msk
DECL|RCC_CR_HSIRDY_Pos|macro|RCC_CR_HSIRDY_Pos
DECL|RCC_CR_HSIRDY|macro|RCC_CR_HSIRDY
DECL|RCC_CR_HSITRIM_0|macro|RCC_CR_HSITRIM_0
DECL|RCC_CR_HSITRIM_1|macro|RCC_CR_HSITRIM_1
DECL|RCC_CR_HSITRIM_2|macro|RCC_CR_HSITRIM_2
DECL|RCC_CR_HSITRIM_3|macro|RCC_CR_HSITRIM_3
DECL|RCC_CR_HSITRIM_4|macro|RCC_CR_HSITRIM_4
DECL|RCC_CR_HSITRIM_Msk|macro|RCC_CR_HSITRIM_Msk
DECL|RCC_CR_HSITRIM_Pos|macro|RCC_CR_HSITRIM_Pos
DECL|RCC_CR_HSITRIM|macro|RCC_CR_HSITRIM
DECL|RCC_CR_PLLON_Msk|macro|RCC_CR_PLLON_Msk
DECL|RCC_CR_PLLON_Pos|macro|RCC_CR_PLLON_Pos
DECL|RCC_CR_PLLON|macro|RCC_CR_PLLON
DECL|RCC_CR_PLLRDY_Msk|macro|RCC_CR_PLLRDY_Msk
DECL|RCC_CR_PLLRDY_Pos|macro|RCC_CR_PLLRDY_Pos
DECL|RCC_CR_PLLRDY|macro|RCC_CR_PLLRDY
DECL|RCC_CSR_IWDGRSTF_Msk|macro|RCC_CSR_IWDGRSTF_Msk
DECL|RCC_CSR_IWDGRSTF_Pos|macro|RCC_CSR_IWDGRSTF_Pos
DECL|RCC_CSR_IWDGRSTF|macro|RCC_CSR_IWDGRSTF
DECL|RCC_CSR_LPWRRSTF_Msk|macro|RCC_CSR_LPWRRSTF_Msk
DECL|RCC_CSR_LPWRRSTF_Pos|macro|RCC_CSR_LPWRRSTF_Pos
DECL|RCC_CSR_LPWRRSTF|macro|RCC_CSR_LPWRRSTF
DECL|RCC_CSR_LSION_Msk|macro|RCC_CSR_LSION_Msk
DECL|RCC_CSR_LSION_Pos|macro|RCC_CSR_LSION_Pos
DECL|RCC_CSR_LSION|macro|RCC_CSR_LSION
DECL|RCC_CSR_LSIRDY_Msk|macro|RCC_CSR_LSIRDY_Msk
DECL|RCC_CSR_LSIRDY_Pos|macro|RCC_CSR_LSIRDY_Pos
DECL|RCC_CSR_LSIRDY|macro|RCC_CSR_LSIRDY
DECL|RCC_CSR_OBLRSTF_Msk|macro|RCC_CSR_OBLRSTF_Msk
DECL|RCC_CSR_OBLRSTF_Pos|macro|RCC_CSR_OBLRSTF_Pos
DECL|RCC_CSR_OBLRSTF|macro|RCC_CSR_OBLRSTF
DECL|RCC_CSR_PINRSTF_Msk|macro|RCC_CSR_PINRSTF_Msk
DECL|RCC_CSR_PINRSTF_Pos|macro|RCC_CSR_PINRSTF_Pos
DECL|RCC_CSR_PINRSTF|macro|RCC_CSR_PINRSTF
DECL|RCC_CSR_PORRSTF_Msk|macro|RCC_CSR_PORRSTF_Msk
DECL|RCC_CSR_PORRSTF_Pos|macro|RCC_CSR_PORRSTF_Pos
DECL|RCC_CSR_PORRSTF|macro|RCC_CSR_PORRSTF
DECL|RCC_CSR_RMVF_Msk|macro|RCC_CSR_RMVF_Msk
DECL|RCC_CSR_RMVF_Pos|macro|RCC_CSR_RMVF_Pos
DECL|RCC_CSR_RMVF|macro|RCC_CSR_RMVF
DECL|RCC_CSR_SFTRSTF_Msk|macro|RCC_CSR_SFTRSTF_Msk
DECL|RCC_CSR_SFTRSTF_Pos|macro|RCC_CSR_SFTRSTF_Pos
DECL|RCC_CSR_SFTRSTF|macro|RCC_CSR_SFTRSTF
DECL|RCC_CSR_V18PWRRSTF_Msk|macro|RCC_CSR_V18PWRRSTF_Msk
DECL|RCC_CSR_V18PWRRSTF_Pos|macro|RCC_CSR_V18PWRRSTF_Pos
DECL|RCC_CSR_V18PWRRSTF|macro|RCC_CSR_V18PWRRSTF
DECL|RCC_CSR_WWDGRSTF_Msk|macro|RCC_CSR_WWDGRSTF_Msk
DECL|RCC_CSR_WWDGRSTF_Pos|macro|RCC_CSR_WWDGRSTF_Pos
DECL|RCC_CSR_WWDGRSTF|macro|RCC_CSR_WWDGRSTF
DECL|RCC_IRQn|enumerator|RCC_IRQn = 5, /*!< RCC global Interrupt */
DECL|RCC_TypeDef|typedef|} RCC_TypeDef;
DECL|RCC|macro|RCC
DECL|RCR|member|__IO uint32_t RCR; /*!< TIM repetition counter register, Address offset: 0x30 */
DECL|RDHR|member|__IO uint32_t RDHR; /*!< CAN receive FIFO mailbox data high register */
DECL|RDLR|member|__IO uint32_t RDLR; /*!< CAN receive FIFO mailbox data low register */
DECL|RDP_KEY_Msk|macro|RDP_KEY_Msk
DECL|RDP_KEY_Pos|macro|RDP_KEY_Pos
DECL|RDP_KEY|macro|RDP_KEY
DECL|RDP|member|__IO uint16_t RDP; /*!<FLASH option byte Read protection, Address offset: 0x00 */
DECL|RDR|member|__IO uint16_t RDR; /*!< USART Receive Data register, Address offset: 0x24 */
DECL|RDTR|member|__IO uint32_t RDTR; /*!< CAN receive FIFO mailbox data length control and time stamp register */
DECL|RESERVED0|member|__IO uint16_t RESERVED0; /*!< Reserved */
DECL|RESERVED0|member|__IO uint32_t RESERVED0; /*!< Reserved, 0x14 */
DECL|RESERVED0|member|uint16_t RESERVED0; /*!< Reserved, 0x04 */
DECL|RESERVED0|member|uint32_t RESERVED0; /*!< Reserved, 0x010 */
DECL|RESERVED0|member|uint32_t RESERVED0; /*!< Reserved, 0x18 */
DECL|RESERVED0|member|uint32_t RESERVED0[88]; /*!< Reserved, 0x020 - 0x17F */
DECL|RESERVED0|member|uint8_t RESERVED0; /*!< Reserved, 0x05 */
DECL|RESERVED1|member|__IO uint16_t RESERVED1; /*!< Reserved */
DECL|RESERVED1|member|__IO uint32_t RESERVED1; /*!< Reserved, 0x18 */
DECL|RESERVED1|member|uint16_t RESERVED1; /*!< Reserved, 0x06 */
DECL|RESERVED1|member|uint16_t RESERVED1; /*!< Reserved, 0x06 */
DECL|RESERVED1|member|uint16_t RESERVED1; /*!< Reserved, 0x26 */
DECL|RESERVED1|member|uint32_t RESERVED1; /*!< Reserved, 0x01C */
DECL|RESERVED1|member|uint32_t RESERVED1; /*!< Reserved, 0x18 */
DECL|RESERVED1|member|uint32_t RESERVED1; /*!< Reserved, Address offset: 0x14 */
DECL|RESERVED1|member|uint32_t RESERVED1[12]; /*!< Reserved, 0x1D0 - 0x1FF */
DECL|RESERVED2|member|__IO uint16_t RESERVED2; /*!< Reserved */
DECL|RESERVED2|member|__IO uint32_t RESERVED2; /*!< Reserved, 0x1C */
DECL|RESERVED2|member|uint16_t RESERVED2; /*!< Reserved, 0x2A */
DECL|RESERVED2|member|uint32_t RESERVED2; /*!< Reserved, 0x02C */
DECL|RESERVED2|member|uint32_t RESERVED2; /*!< Reserved, 0x0C */
DECL|RESERVED2|member|uint32_t RESERVED2; /*!< Reserved, 0x1C */
DECL|RESERVED2|member|uint32_t RESERVED2; /*!< Reserved, 0x208 */
DECL|RESERVED2|member|uint32_t RESERVED2; /*!< Reserved, Address offset: 0x1C */
DECL|RESERVED3|member|__IO uint16_t RESERVED3; /*!< Reserved */
DECL|RESERVED3|member|__IO uint32_t RESERVED3; /*!< Reserved, 0x30 */
DECL|RESERVED3|member|uint32_t RESERVED3; /*!< Reserved, 0x044 */
DECL|RESERVED3|member|uint32_t RESERVED3; /*!< Reserved, 0x210 */
DECL|RESERVED3|member|uint32_t RESERVED3; /*!< Reserved, Address offset: 0x24 */
DECL|RESERVED4|member|__IO uint16_t RESERVED4; /*!< Reserved */
DECL|RESERVED4|member|uint32_t RESERVED4; /*!< Reserved, 0x048 */
DECL|RESERVED4|member|uint32_t RESERVED4; /*!< Reserved, 0x218 */
DECL|RESERVED4|member|uint32_t RESERVED4; /*!< Reserved, Address offset: 0x2C */
DECL|RESERVED5|member|__IO uint16_t RESERVED5; /*!< Reserved */
DECL|RESERVED5|member|uint32_t RESERVED5[4]; /*!< Reserved, 0x050 - 0x05C */
DECL|RESERVED5|member|uint32_t RESERVED5[8]; /*!< Reserved, 0x220-0x23F */
DECL|RESERVED6|member|__IO uint16_t RESERVED6; /*!< Reserved */
DECL|RESERVED6|member|uint32_t RESERVED6[4]; /*!< Reserved, 0x070 - 0x07C */
DECL|RESERVED7|member|__IO uint16_t RESERVED7[17]; /*!< Reserved */
DECL|RESERVED7|member|uint32_t RESERVED7; /*!< Reserved, 0x4C */
DECL|RESERVED7|member|uint32_t RESERVED7[4]; /*!< Reserved, 0x090 - 0x09C */
DECL|RESERVED8|member|__IO uint16_t RESERVED8; /*!< Reserved */
DECL|RESERVED8|member|uint32_t RESERVED8; /*!< Reserved, 0x0A8 */
DECL|RESERVED9|member|__IO uint16_t RESERVED9; /*!< Reserved */
DECL|RESERVED9|member|uint32_t RESERVED9; /*!< Reserved, 0x0AC */
DECL|RESERVEDA|member|__IO uint16_t RESERVEDA; /*!< Reserved */
DECL|RESERVEDB|member|__IO uint16_t RESERVEDB; /*!< Reserved */
DECL|RESERVEDC|member|__IO uint16_t RESERVEDC; /*!< Reserved */
DECL|RESERVEDD|member|__IO uint16_t RESERVEDD; /*!< Reserved */
DECL|RESERVED|member|uint32_t RESERVED; /*!< Reserved, 0x04 */
DECL|RESERVED|member|uint32_t RESERVED; /*!< Reserved, 0x18 */
DECL|RESERVED|member|uint32_t RESERVED; /*!< Reserved, ADC1/3 base address + 0x304 */
DECL|RF0R|member|__IO uint32_t RF0R; /*!< CAN receive FIFO 0 register, Address offset: 0x0C */
DECL|RF1R|member|__IO uint32_t RF1R; /*!< CAN receive FIFO 1 register, Address offset: 0x10 */
DECL|RIR|member|__IO uint32_t RIR; /*!< CAN receive FIFO mailbox identifier register */
DECL|RLR|member|__IO uint32_t RLR; /*!< IWDG Reload register, Address offset: 0x08 */
DECL|RQR|member|__IO uint32_t RQR; /*!< USART Request register, Address offset: 0x18 */
DECL|RTC_ALRMAR_DT_0|macro|RTC_ALRMAR_DT_0
DECL|RTC_ALRMAR_DT_1|macro|RTC_ALRMAR_DT_1
DECL|RTC_ALRMAR_DT_Msk|macro|RTC_ALRMAR_DT_Msk
DECL|RTC_ALRMAR_DT_Pos|macro|RTC_ALRMAR_DT_Pos
DECL|RTC_ALRMAR_DT|macro|RTC_ALRMAR_DT
DECL|RTC_ALRMAR_DU_0|macro|RTC_ALRMAR_DU_0
DECL|RTC_ALRMAR_DU_1|macro|RTC_ALRMAR_DU_1
DECL|RTC_ALRMAR_DU_2|macro|RTC_ALRMAR_DU_2
DECL|RTC_ALRMAR_DU_3|macro|RTC_ALRMAR_DU_3
DECL|RTC_ALRMAR_DU_Msk|macro|RTC_ALRMAR_DU_Msk
DECL|RTC_ALRMAR_DU_Pos|macro|RTC_ALRMAR_DU_Pos
DECL|RTC_ALRMAR_DU|macro|RTC_ALRMAR_DU
DECL|RTC_ALRMAR_HT_0|macro|RTC_ALRMAR_HT_0
DECL|RTC_ALRMAR_HT_1|macro|RTC_ALRMAR_HT_1
DECL|RTC_ALRMAR_HT_Msk|macro|RTC_ALRMAR_HT_Msk
DECL|RTC_ALRMAR_HT_Pos|macro|RTC_ALRMAR_HT_Pos
DECL|RTC_ALRMAR_HT|macro|RTC_ALRMAR_HT
DECL|RTC_ALRMAR_HU_0|macro|RTC_ALRMAR_HU_0
DECL|RTC_ALRMAR_HU_1|macro|RTC_ALRMAR_HU_1
DECL|RTC_ALRMAR_HU_2|macro|RTC_ALRMAR_HU_2
DECL|RTC_ALRMAR_HU_3|macro|RTC_ALRMAR_HU_3
DECL|RTC_ALRMAR_HU_Msk|macro|RTC_ALRMAR_HU_Msk
DECL|RTC_ALRMAR_HU_Pos|macro|RTC_ALRMAR_HU_Pos
DECL|RTC_ALRMAR_HU|macro|RTC_ALRMAR_HU
DECL|RTC_ALRMAR_MNT_0|macro|RTC_ALRMAR_MNT_0
DECL|RTC_ALRMAR_MNT_1|macro|RTC_ALRMAR_MNT_1
DECL|RTC_ALRMAR_MNT_2|macro|RTC_ALRMAR_MNT_2
DECL|RTC_ALRMAR_MNT_Msk|macro|RTC_ALRMAR_MNT_Msk
DECL|RTC_ALRMAR_MNT_Pos|macro|RTC_ALRMAR_MNT_Pos
DECL|RTC_ALRMAR_MNT|macro|RTC_ALRMAR_MNT
DECL|RTC_ALRMAR_MNU_0|macro|RTC_ALRMAR_MNU_0
DECL|RTC_ALRMAR_MNU_1|macro|RTC_ALRMAR_MNU_1
DECL|RTC_ALRMAR_MNU_2|macro|RTC_ALRMAR_MNU_2
DECL|RTC_ALRMAR_MNU_3|macro|RTC_ALRMAR_MNU_3
DECL|RTC_ALRMAR_MNU_Msk|macro|RTC_ALRMAR_MNU_Msk
DECL|RTC_ALRMAR_MNU_Pos|macro|RTC_ALRMAR_MNU_Pos
DECL|RTC_ALRMAR_MNU|macro|RTC_ALRMAR_MNU
DECL|RTC_ALRMAR_MSK1_Msk|macro|RTC_ALRMAR_MSK1_Msk
DECL|RTC_ALRMAR_MSK1_Pos|macro|RTC_ALRMAR_MSK1_Pos
DECL|RTC_ALRMAR_MSK1|macro|RTC_ALRMAR_MSK1
DECL|RTC_ALRMAR_MSK2_Msk|macro|RTC_ALRMAR_MSK2_Msk
DECL|RTC_ALRMAR_MSK2_Pos|macro|RTC_ALRMAR_MSK2_Pos
DECL|RTC_ALRMAR_MSK2|macro|RTC_ALRMAR_MSK2
DECL|RTC_ALRMAR_MSK3_Msk|macro|RTC_ALRMAR_MSK3_Msk
DECL|RTC_ALRMAR_MSK3_Pos|macro|RTC_ALRMAR_MSK3_Pos
DECL|RTC_ALRMAR_MSK3|macro|RTC_ALRMAR_MSK3
DECL|RTC_ALRMAR_MSK4_Msk|macro|RTC_ALRMAR_MSK4_Msk
DECL|RTC_ALRMAR_MSK4_Pos|macro|RTC_ALRMAR_MSK4_Pos
DECL|RTC_ALRMAR_MSK4|macro|RTC_ALRMAR_MSK4
DECL|RTC_ALRMAR_PM_Msk|macro|RTC_ALRMAR_PM_Msk
DECL|RTC_ALRMAR_PM_Pos|macro|RTC_ALRMAR_PM_Pos
DECL|RTC_ALRMAR_PM|macro|RTC_ALRMAR_PM
DECL|RTC_ALRMAR_ST_0|macro|RTC_ALRMAR_ST_0
DECL|RTC_ALRMAR_ST_1|macro|RTC_ALRMAR_ST_1
DECL|RTC_ALRMAR_ST_2|macro|RTC_ALRMAR_ST_2
DECL|RTC_ALRMAR_ST_Msk|macro|RTC_ALRMAR_ST_Msk
DECL|RTC_ALRMAR_ST_Pos|macro|RTC_ALRMAR_ST_Pos
DECL|RTC_ALRMAR_ST|macro|RTC_ALRMAR_ST
DECL|RTC_ALRMAR_SU_0|macro|RTC_ALRMAR_SU_0
DECL|RTC_ALRMAR_SU_1|macro|RTC_ALRMAR_SU_1
DECL|RTC_ALRMAR_SU_2|macro|RTC_ALRMAR_SU_2
DECL|RTC_ALRMAR_SU_3|macro|RTC_ALRMAR_SU_3
DECL|RTC_ALRMAR_SU_Msk|macro|RTC_ALRMAR_SU_Msk
DECL|RTC_ALRMAR_SU_Pos|macro|RTC_ALRMAR_SU_Pos
DECL|RTC_ALRMAR_SU|macro|RTC_ALRMAR_SU
DECL|RTC_ALRMAR_WDSEL_Msk|macro|RTC_ALRMAR_WDSEL_Msk
DECL|RTC_ALRMAR_WDSEL_Pos|macro|RTC_ALRMAR_WDSEL_Pos
DECL|RTC_ALRMAR_WDSEL|macro|RTC_ALRMAR_WDSEL
DECL|RTC_ALRMASSR_MASKSS_0|macro|RTC_ALRMASSR_MASKSS_0
DECL|RTC_ALRMASSR_MASKSS_1|macro|RTC_ALRMASSR_MASKSS_1
DECL|RTC_ALRMASSR_MASKSS_2|macro|RTC_ALRMASSR_MASKSS_2
DECL|RTC_ALRMASSR_MASKSS_3|macro|RTC_ALRMASSR_MASKSS_3
DECL|RTC_ALRMASSR_MASKSS_Msk|macro|RTC_ALRMASSR_MASKSS_Msk
DECL|RTC_ALRMASSR_MASKSS_Pos|macro|RTC_ALRMASSR_MASKSS_Pos
DECL|RTC_ALRMASSR_MASKSS|macro|RTC_ALRMASSR_MASKSS
DECL|RTC_ALRMASSR_SS_Msk|macro|RTC_ALRMASSR_SS_Msk
DECL|RTC_ALRMASSR_SS_Pos|macro|RTC_ALRMASSR_SS_Pos
DECL|RTC_ALRMASSR_SS|macro|RTC_ALRMASSR_SS
DECL|RTC_ALRMBR_DT_0|macro|RTC_ALRMBR_DT_0
DECL|RTC_ALRMBR_DT_1|macro|RTC_ALRMBR_DT_1
DECL|RTC_ALRMBR_DT_Msk|macro|RTC_ALRMBR_DT_Msk
DECL|RTC_ALRMBR_DT_Pos|macro|RTC_ALRMBR_DT_Pos
DECL|RTC_ALRMBR_DT|macro|RTC_ALRMBR_DT
DECL|RTC_ALRMBR_DU_0|macro|RTC_ALRMBR_DU_0
DECL|RTC_ALRMBR_DU_1|macro|RTC_ALRMBR_DU_1
DECL|RTC_ALRMBR_DU_2|macro|RTC_ALRMBR_DU_2
DECL|RTC_ALRMBR_DU_3|macro|RTC_ALRMBR_DU_3
DECL|RTC_ALRMBR_DU_Msk|macro|RTC_ALRMBR_DU_Msk
DECL|RTC_ALRMBR_DU_Pos|macro|RTC_ALRMBR_DU_Pos
DECL|RTC_ALRMBR_DU|macro|RTC_ALRMBR_DU
DECL|RTC_ALRMBR_HT_0|macro|RTC_ALRMBR_HT_0
DECL|RTC_ALRMBR_HT_1|macro|RTC_ALRMBR_HT_1
DECL|RTC_ALRMBR_HT_Msk|macro|RTC_ALRMBR_HT_Msk
DECL|RTC_ALRMBR_HT_Pos|macro|RTC_ALRMBR_HT_Pos
DECL|RTC_ALRMBR_HT|macro|RTC_ALRMBR_HT
DECL|RTC_ALRMBR_HU_0|macro|RTC_ALRMBR_HU_0
DECL|RTC_ALRMBR_HU_1|macro|RTC_ALRMBR_HU_1
DECL|RTC_ALRMBR_HU_2|macro|RTC_ALRMBR_HU_2
DECL|RTC_ALRMBR_HU_3|macro|RTC_ALRMBR_HU_3
DECL|RTC_ALRMBR_HU_Msk|macro|RTC_ALRMBR_HU_Msk
DECL|RTC_ALRMBR_HU_Pos|macro|RTC_ALRMBR_HU_Pos
DECL|RTC_ALRMBR_HU|macro|RTC_ALRMBR_HU
DECL|RTC_ALRMBR_MNT_0|macro|RTC_ALRMBR_MNT_0
DECL|RTC_ALRMBR_MNT_1|macro|RTC_ALRMBR_MNT_1
DECL|RTC_ALRMBR_MNT_2|macro|RTC_ALRMBR_MNT_2
DECL|RTC_ALRMBR_MNT_Msk|macro|RTC_ALRMBR_MNT_Msk
DECL|RTC_ALRMBR_MNT_Pos|macro|RTC_ALRMBR_MNT_Pos
DECL|RTC_ALRMBR_MNT|macro|RTC_ALRMBR_MNT
DECL|RTC_ALRMBR_MNU_0|macro|RTC_ALRMBR_MNU_0
DECL|RTC_ALRMBR_MNU_1|macro|RTC_ALRMBR_MNU_1
DECL|RTC_ALRMBR_MNU_2|macro|RTC_ALRMBR_MNU_2
DECL|RTC_ALRMBR_MNU_3|macro|RTC_ALRMBR_MNU_3
DECL|RTC_ALRMBR_MNU_Msk|macro|RTC_ALRMBR_MNU_Msk
DECL|RTC_ALRMBR_MNU_Pos|macro|RTC_ALRMBR_MNU_Pos
DECL|RTC_ALRMBR_MNU|macro|RTC_ALRMBR_MNU
DECL|RTC_ALRMBR_MSK1_Msk|macro|RTC_ALRMBR_MSK1_Msk
DECL|RTC_ALRMBR_MSK1_Pos|macro|RTC_ALRMBR_MSK1_Pos
DECL|RTC_ALRMBR_MSK1|macro|RTC_ALRMBR_MSK1
DECL|RTC_ALRMBR_MSK2_Msk|macro|RTC_ALRMBR_MSK2_Msk
DECL|RTC_ALRMBR_MSK2_Pos|macro|RTC_ALRMBR_MSK2_Pos
DECL|RTC_ALRMBR_MSK2|macro|RTC_ALRMBR_MSK2
DECL|RTC_ALRMBR_MSK3_Msk|macro|RTC_ALRMBR_MSK3_Msk
DECL|RTC_ALRMBR_MSK3_Pos|macro|RTC_ALRMBR_MSK3_Pos
DECL|RTC_ALRMBR_MSK3|macro|RTC_ALRMBR_MSK3
DECL|RTC_ALRMBR_MSK4_Msk|macro|RTC_ALRMBR_MSK4_Msk
DECL|RTC_ALRMBR_MSK4_Pos|macro|RTC_ALRMBR_MSK4_Pos
DECL|RTC_ALRMBR_MSK4|macro|RTC_ALRMBR_MSK4
DECL|RTC_ALRMBR_PM_Msk|macro|RTC_ALRMBR_PM_Msk
DECL|RTC_ALRMBR_PM_Pos|macro|RTC_ALRMBR_PM_Pos
DECL|RTC_ALRMBR_PM|macro|RTC_ALRMBR_PM
DECL|RTC_ALRMBR_ST_0|macro|RTC_ALRMBR_ST_0
DECL|RTC_ALRMBR_ST_1|macro|RTC_ALRMBR_ST_1
DECL|RTC_ALRMBR_ST_2|macro|RTC_ALRMBR_ST_2
DECL|RTC_ALRMBR_ST_Msk|macro|RTC_ALRMBR_ST_Msk
DECL|RTC_ALRMBR_ST_Pos|macro|RTC_ALRMBR_ST_Pos
DECL|RTC_ALRMBR_ST|macro|RTC_ALRMBR_ST
DECL|RTC_ALRMBR_SU_0|macro|RTC_ALRMBR_SU_0
DECL|RTC_ALRMBR_SU_1|macro|RTC_ALRMBR_SU_1
DECL|RTC_ALRMBR_SU_2|macro|RTC_ALRMBR_SU_2
DECL|RTC_ALRMBR_SU_3|macro|RTC_ALRMBR_SU_3
DECL|RTC_ALRMBR_SU_Msk|macro|RTC_ALRMBR_SU_Msk
DECL|RTC_ALRMBR_SU_Pos|macro|RTC_ALRMBR_SU_Pos
DECL|RTC_ALRMBR_SU|macro|RTC_ALRMBR_SU
DECL|RTC_ALRMBR_WDSEL_Msk|macro|RTC_ALRMBR_WDSEL_Msk
DECL|RTC_ALRMBR_WDSEL_Pos|macro|RTC_ALRMBR_WDSEL_Pos
DECL|RTC_ALRMBR_WDSEL|macro|RTC_ALRMBR_WDSEL
DECL|RTC_ALRMBSSR_MASKSS_0|macro|RTC_ALRMBSSR_MASKSS_0
DECL|RTC_ALRMBSSR_MASKSS_1|macro|RTC_ALRMBSSR_MASKSS_1
DECL|RTC_ALRMBSSR_MASKSS_2|macro|RTC_ALRMBSSR_MASKSS_2
DECL|RTC_ALRMBSSR_MASKSS_3|macro|RTC_ALRMBSSR_MASKSS_3
DECL|RTC_ALRMBSSR_MASKSS_Msk|macro|RTC_ALRMBSSR_MASKSS_Msk
DECL|RTC_ALRMBSSR_MASKSS_Pos|macro|RTC_ALRMBSSR_MASKSS_Pos
DECL|RTC_ALRMBSSR_MASKSS|macro|RTC_ALRMBSSR_MASKSS
DECL|RTC_ALRMBSSR_SS_Msk|macro|RTC_ALRMBSSR_SS_Msk
DECL|RTC_ALRMBSSR_SS_Pos|macro|RTC_ALRMBSSR_SS_Pos
DECL|RTC_ALRMBSSR_SS|macro|RTC_ALRMBSSR_SS
DECL|RTC_Alarm_IRQn|enumerator|RTC_Alarm_IRQn = 41, /*!< RTC Alarm (A and B) through EXTI Line 17 Interrupt */
DECL|RTC_BACKUP_SUPPORT|macro|RTC_BACKUP_SUPPORT
DECL|RTC_BASE|macro|RTC_BASE
DECL|RTC_BKP0R_Msk|macro|RTC_BKP0R_Msk
DECL|RTC_BKP0R_Pos|macro|RTC_BKP0R_Pos
DECL|RTC_BKP0R|macro|RTC_BKP0R
DECL|RTC_BKP10R_Msk|macro|RTC_BKP10R_Msk
DECL|RTC_BKP10R_Pos|macro|RTC_BKP10R_Pos
DECL|RTC_BKP10R|macro|RTC_BKP10R
DECL|RTC_BKP11R_Msk|macro|RTC_BKP11R_Msk
DECL|RTC_BKP11R_Pos|macro|RTC_BKP11R_Pos
DECL|RTC_BKP11R|macro|RTC_BKP11R
DECL|RTC_BKP12R_Msk|macro|RTC_BKP12R_Msk
DECL|RTC_BKP12R_Pos|macro|RTC_BKP12R_Pos
DECL|RTC_BKP12R|macro|RTC_BKP12R
DECL|RTC_BKP13R_Msk|macro|RTC_BKP13R_Msk
DECL|RTC_BKP13R_Pos|macro|RTC_BKP13R_Pos
DECL|RTC_BKP13R|macro|RTC_BKP13R
DECL|RTC_BKP14R_Msk|macro|RTC_BKP14R_Msk
DECL|RTC_BKP14R_Pos|macro|RTC_BKP14R_Pos
DECL|RTC_BKP14R|macro|RTC_BKP14R
DECL|RTC_BKP15R_Msk|macro|RTC_BKP15R_Msk
DECL|RTC_BKP15R_Pos|macro|RTC_BKP15R_Pos
DECL|RTC_BKP15R|macro|RTC_BKP15R
DECL|RTC_BKP16R_Msk|macro|RTC_BKP16R_Msk
DECL|RTC_BKP16R_Pos|macro|RTC_BKP16R_Pos
DECL|RTC_BKP16R|macro|RTC_BKP16R
DECL|RTC_BKP17R_Msk|macro|RTC_BKP17R_Msk
DECL|RTC_BKP17R_Pos|macro|RTC_BKP17R_Pos
DECL|RTC_BKP17R|macro|RTC_BKP17R
DECL|RTC_BKP18R_Msk|macro|RTC_BKP18R_Msk
DECL|RTC_BKP18R_Pos|macro|RTC_BKP18R_Pos
DECL|RTC_BKP18R|macro|RTC_BKP18R
DECL|RTC_BKP19R_Msk|macro|RTC_BKP19R_Msk
DECL|RTC_BKP19R_Pos|macro|RTC_BKP19R_Pos
DECL|RTC_BKP19R|macro|RTC_BKP19R
DECL|RTC_BKP1R_Msk|macro|RTC_BKP1R_Msk
DECL|RTC_BKP1R_Pos|macro|RTC_BKP1R_Pos
DECL|RTC_BKP1R|macro|RTC_BKP1R
DECL|RTC_BKP2R_Msk|macro|RTC_BKP2R_Msk
DECL|RTC_BKP2R_Pos|macro|RTC_BKP2R_Pos
DECL|RTC_BKP2R|macro|RTC_BKP2R
DECL|RTC_BKP3R_Msk|macro|RTC_BKP3R_Msk
DECL|RTC_BKP3R_Pos|macro|RTC_BKP3R_Pos
DECL|RTC_BKP3R|macro|RTC_BKP3R
DECL|RTC_BKP4R_Msk|macro|RTC_BKP4R_Msk
DECL|RTC_BKP4R_Pos|macro|RTC_BKP4R_Pos
DECL|RTC_BKP4R|macro|RTC_BKP4R
DECL|RTC_BKP5R_Msk|macro|RTC_BKP5R_Msk
DECL|RTC_BKP5R_Pos|macro|RTC_BKP5R_Pos
DECL|RTC_BKP5R|macro|RTC_BKP5R
DECL|RTC_BKP6R_Msk|macro|RTC_BKP6R_Msk
DECL|RTC_BKP6R_Pos|macro|RTC_BKP6R_Pos
DECL|RTC_BKP6R|macro|RTC_BKP6R
DECL|RTC_BKP7R_Msk|macro|RTC_BKP7R_Msk
DECL|RTC_BKP7R_Pos|macro|RTC_BKP7R_Pos
DECL|RTC_BKP7R|macro|RTC_BKP7R
DECL|RTC_BKP8R_Msk|macro|RTC_BKP8R_Msk
DECL|RTC_BKP8R_Pos|macro|RTC_BKP8R_Pos
DECL|RTC_BKP8R|macro|RTC_BKP8R
DECL|RTC_BKP9R_Msk|macro|RTC_BKP9R_Msk
DECL|RTC_BKP9R_Pos|macro|RTC_BKP9R_Pos
DECL|RTC_BKP9R|macro|RTC_BKP9R
DECL|RTC_BKP_NUMBER|macro|RTC_BKP_NUMBER
DECL|RTC_CALR_CALM_0|macro|RTC_CALR_CALM_0
DECL|RTC_CALR_CALM_1|macro|RTC_CALR_CALM_1
DECL|RTC_CALR_CALM_2|macro|RTC_CALR_CALM_2
DECL|RTC_CALR_CALM_3|macro|RTC_CALR_CALM_3
DECL|RTC_CALR_CALM_4|macro|RTC_CALR_CALM_4
DECL|RTC_CALR_CALM_5|macro|RTC_CALR_CALM_5
DECL|RTC_CALR_CALM_6|macro|RTC_CALR_CALM_6
DECL|RTC_CALR_CALM_7|macro|RTC_CALR_CALM_7
DECL|RTC_CALR_CALM_8|macro|RTC_CALR_CALM_8
DECL|RTC_CALR_CALM_Msk|macro|RTC_CALR_CALM_Msk
DECL|RTC_CALR_CALM_Pos|macro|RTC_CALR_CALM_Pos
DECL|RTC_CALR_CALM|macro|RTC_CALR_CALM
DECL|RTC_CALR_CALP_Msk|macro|RTC_CALR_CALP_Msk
DECL|RTC_CALR_CALP_Pos|macro|RTC_CALR_CALP_Pos
DECL|RTC_CALR_CALP|macro|RTC_CALR_CALP
DECL|RTC_CALR_CALW16_Msk|macro|RTC_CALR_CALW16_Msk
DECL|RTC_CALR_CALW16_Pos|macro|RTC_CALR_CALW16_Pos
DECL|RTC_CALR_CALW16|macro|RTC_CALR_CALW16
DECL|RTC_CALR_CALW8_Msk|macro|RTC_CALR_CALW8_Msk
DECL|RTC_CALR_CALW8_Pos|macro|RTC_CALR_CALW8_Pos
DECL|RTC_CALR_CALW8|macro|RTC_CALR_CALW8
DECL|RTC_CR_ADD1H_Msk|macro|RTC_CR_ADD1H_Msk
DECL|RTC_CR_ADD1H_Pos|macro|RTC_CR_ADD1H_Pos
DECL|RTC_CR_ADD1H|macro|RTC_CR_ADD1H
DECL|RTC_CR_ALRAE_Msk|macro|RTC_CR_ALRAE_Msk
DECL|RTC_CR_ALRAE_Pos|macro|RTC_CR_ALRAE_Pos
DECL|RTC_CR_ALRAE|macro|RTC_CR_ALRAE
DECL|RTC_CR_ALRAIE_Msk|macro|RTC_CR_ALRAIE_Msk
DECL|RTC_CR_ALRAIE_Pos|macro|RTC_CR_ALRAIE_Pos
DECL|RTC_CR_ALRAIE|macro|RTC_CR_ALRAIE
DECL|RTC_CR_ALRBE_Msk|macro|RTC_CR_ALRBE_Msk
DECL|RTC_CR_ALRBE_Pos|macro|RTC_CR_ALRBE_Pos
DECL|RTC_CR_ALRBE|macro|RTC_CR_ALRBE
DECL|RTC_CR_ALRBIE_Msk|macro|RTC_CR_ALRBIE_Msk
DECL|RTC_CR_ALRBIE_Pos|macro|RTC_CR_ALRBIE_Pos
DECL|RTC_CR_ALRBIE|macro|RTC_CR_ALRBIE
DECL|RTC_CR_BCK_Msk|macro|RTC_CR_BCK_Msk
DECL|RTC_CR_BCK_Pos|macro|RTC_CR_BCK_Pos
DECL|RTC_CR_BCK|macro|RTC_CR_BCK
DECL|RTC_CR_BKP_Msk|macro|RTC_CR_BKP_Msk
DECL|RTC_CR_BKP_Pos|macro|RTC_CR_BKP_Pos
DECL|RTC_CR_BKP|macro|RTC_CR_BKP
DECL|RTC_CR_BYPSHAD_Msk|macro|RTC_CR_BYPSHAD_Msk
DECL|RTC_CR_BYPSHAD_Pos|macro|RTC_CR_BYPSHAD_Pos
DECL|RTC_CR_BYPSHAD|macro|RTC_CR_BYPSHAD
DECL|RTC_CR_COE_Msk|macro|RTC_CR_COE_Msk
DECL|RTC_CR_COE_Pos|macro|RTC_CR_COE_Pos
DECL|RTC_CR_COE|macro|RTC_CR_COE
DECL|RTC_CR_COSEL_Msk|macro|RTC_CR_COSEL_Msk
DECL|RTC_CR_COSEL_Pos|macro|RTC_CR_COSEL_Pos
DECL|RTC_CR_COSEL|macro|RTC_CR_COSEL
DECL|RTC_CR_FMT_Msk|macro|RTC_CR_FMT_Msk
DECL|RTC_CR_FMT_Pos|macro|RTC_CR_FMT_Pos
DECL|RTC_CR_FMT|macro|RTC_CR_FMT
DECL|RTC_CR_OSEL_0|macro|RTC_CR_OSEL_0
DECL|RTC_CR_OSEL_1|macro|RTC_CR_OSEL_1
DECL|RTC_CR_OSEL_Msk|macro|RTC_CR_OSEL_Msk
DECL|RTC_CR_OSEL_Pos|macro|RTC_CR_OSEL_Pos
DECL|RTC_CR_OSEL|macro|RTC_CR_OSEL
DECL|RTC_CR_POL_Msk|macro|RTC_CR_POL_Msk
DECL|RTC_CR_POL_Pos|macro|RTC_CR_POL_Pos
DECL|RTC_CR_POL|macro|RTC_CR_POL
DECL|RTC_CR_REFCKON_Msk|macro|RTC_CR_REFCKON_Msk
DECL|RTC_CR_REFCKON_Pos|macro|RTC_CR_REFCKON_Pos
DECL|RTC_CR_REFCKON|macro|RTC_CR_REFCKON
DECL|RTC_CR_SUB1H_Msk|macro|RTC_CR_SUB1H_Msk
DECL|RTC_CR_SUB1H_Pos|macro|RTC_CR_SUB1H_Pos
DECL|RTC_CR_SUB1H|macro|RTC_CR_SUB1H
DECL|RTC_CR_TSEDGE_Msk|macro|RTC_CR_TSEDGE_Msk
DECL|RTC_CR_TSEDGE_Pos|macro|RTC_CR_TSEDGE_Pos
DECL|RTC_CR_TSEDGE|macro|RTC_CR_TSEDGE
DECL|RTC_CR_TSE_Msk|macro|RTC_CR_TSE_Msk
DECL|RTC_CR_TSE_Pos|macro|RTC_CR_TSE_Pos
DECL|RTC_CR_TSE|macro|RTC_CR_TSE
DECL|RTC_CR_TSIE_Msk|macro|RTC_CR_TSIE_Msk
DECL|RTC_CR_TSIE_Pos|macro|RTC_CR_TSIE_Pos
DECL|RTC_CR_TSIE|macro|RTC_CR_TSIE
DECL|RTC_CR_WUCKSEL_0|macro|RTC_CR_WUCKSEL_0
DECL|RTC_CR_WUCKSEL_1|macro|RTC_CR_WUCKSEL_1
DECL|RTC_CR_WUCKSEL_2|macro|RTC_CR_WUCKSEL_2
DECL|RTC_CR_WUCKSEL_Msk|macro|RTC_CR_WUCKSEL_Msk
DECL|RTC_CR_WUCKSEL_Pos|macro|RTC_CR_WUCKSEL_Pos
DECL|RTC_CR_WUCKSEL|macro|RTC_CR_WUCKSEL
DECL|RTC_CR_WUTE_Msk|macro|RTC_CR_WUTE_Msk
DECL|RTC_CR_WUTE_Pos|macro|RTC_CR_WUTE_Pos
DECL|RTC_CR_WUTE|macro|RTC_CR_WUTE
DECL|RTC_CR_WUTIE_Msk|macro|RTC_CR_WUTIE_Msk
DECL|RTC_CR_WUTIE_Pos|macro|RTC_CR_WUTIE_Pos
DECL|RTC_CR_WUTIE|macro|RTC_CR_WUTIE
DECL|RTC_DR_DT_0|macro|RTC_DR_DT_0
DECL|RTC_DR_DT_1|macro|RTC_DR_DT_1
DECL|RTC_DR_DT_Msk|macro|RTC_DR_DT_Msk
DECL|RTC_DR_DT_Pos|macro|RTC_DR_DT_Pos
DECL|RTC_DR_DT|macro|RTC_DR_DT
DECL|RTC_DR_DU_0|macro|RTC_DR_DU_0
DECL|RTC_DR_DU_1|macro|RTC_DR_DU_1
DECL|RTC_DR_DU_2|macro|RTC_DR_DU_2
DECL|RTC_DR_DU_3|macro|RTC_DR_DU_3
DECL|RTC_DR_DU_Msk|macro|RTC_DR_DU_Msk
DECL|RTC_DR_DU_Pos|macro|RTC_DR_DU_Pos
DECL|RTC_DR_DU|macro|RTC_DR_DU
DECL|RTC_DR_MT_Msk|macro|RTC_DR_MT_Msk
DECL|RTC_DR_MT_Pos|macro|RTC_DR_MT_Pos
DECL|RTC_DR_MT|macro|RTC_DR_MT
DECL|RTC_DR_MU_0|macro|RTC_DR_MU_0
DECL|RTC_DR_MU_1|macro|RTC_DR_MU_1
DECL|RTC_DR_MU_2|macro|RTC_DR_MU_2
DECL|RTC_DR_MU_3|macro|RTC_DR_MU_3
DECL|RTC_DR_MU_Msk|macro|RTC_DR_MU_Msk
DECL|RTC_DR_MU_Pos|macro|RTC_DR_MU_Pos
DECL|RTC_DR_MU|macro|RTC_DR_MU
DECL|RTC_DR_WDU_0|macro|RTC_DR_WDU_0
DECL|RTC_DR_WDU_1|macro|RTC_DR_WDU_1
DECL|RTC_DR_WDU_2|macro|RTC_DR_WDU_2
DECL|RTC_DR_WDU_Msk|macro|RTC_DR_WDU_Msk
DECL|RTC_DR_WDU_Pos|macro|RTC_DR_WDU_Pos
DECL|RTC_DR_WDU|macro|RTC_DR_WDU
DECL|RTC_DR_YT_0|macro|RTC_DR_YT_0
DECL|RTC_DR_YT_1|macro|RTC_DR_YT_1
DECL|RTC_DR_YT_2|macro|RTC_DR_YT_2
DECL|RTC_DR_YT_3|macro|RTC_DR_YT_3
DECL|RTC_DR_YT_Msk|macro|RTC_DR_YT_Msk
DECL|RTC_DR_YT_Pos|macro|RTC_DR_YT_Pos
DECL|RTC_DR_YT|macro|RTC_DR_YT
DECL|RTC_DR_YU_0|macro|RTC_DR_YU_0
DECL|RTC_DR_YU_1|macro|RTC_DR_YU_1
DECL|RTC_DR_YU_2|macro|RTC_DR_YU_2
DECL|RTC_DR_YU_3|macro|RTC_DR_YU_3
DECL|RTC_DR_YU_Msk|macro|RTC_DR_YU_Msk
DECL|RTC_DR_YU_Pos|macro|RTC_DR_YU_Pos
DECL|RTC_DR_YU|macro|RTC_DR_YU
DECL|RTC_ISR_ALRAF_Msk|macro|RTC_ISR_ALRAF_Msk
DECL|RTC_ISR_ALRAF_Pos|macro|RTC_ISR_ALRAF_Pos
DECL|RTC_ISR_ALRAF|macro|RTC_ISR_ALRAF
DECL|RTC_ISR_ALRAWF_Msk|macro|RTC_ISR_ALRAWF_Msk
DECL|RTC_ISR_ALRAWF_Pos|macro|RTC_ISR_ALRAWF_Pos
DECL|RTC_ISR_ALRAWF|macro|RTC_ISR_ALRAWF
DECL|RTC_ISR_ALRBF_Msk|macro|RTC_ISR_ALRBF_Msk
DECL|RTC_ISR_ALRBF_Pos|macro|RTC_ISR_ALRBF_Pos
DECL|RTC_ISR_ALRBF|macro|RTC_ISR_ALRBF
DECL|RTC_ISR_ALRBWF_Msk|macro|RTC_ISR_ALRBWF_Msk
DECL|RTC_ISR_ALRBWF_Pos|macro|RTC_ISR_ALRBWF_Pos
DECL|RTC_ISR_ALRBWF|macro|RTC_ISR_ALRBWF
DECL|RTC_ISR_INITF_Msk|macro|RTC_ISR_INITF_Msk
DECL|RTC_ISR_INITF_Pos|macro|RTC_ISR_INITF_Pos
DECL|RTC_ISR_INITF|macro|RTC_ISR_INITF
DECL|RTC_ISR_INITS_Msk|macro|RTC_ISR_INITS_Msk
DECL|RTC_ISR_INITS_Pos|macro|RTC_ISR_INITS_Pos
DECL|RTC_ISR_INITS|macro|RTC_ISR_INITS
DECL|RTC_ISR_INIT_Msk|macro|RTC_ISR_INIT_Msk
DECL|RTC_ISR_INIT_Pos|macro|RTC_ISR_INIT_Pos
DECL|RTC_ISR_INIT|macro|RTC_ISR_INIT
DECL|RTC_ISR_RECALPF_Msk|macro|RTC_ISR_RECALPF_Msk
DECL|RTC_ISR_RECALPF_Pos|macro|RTC_ISR_RECALPF_Pos
DECL|RTC_ISR_RECALPF|macro|RTC_ISR_RECALPF
DECL|RTC_ISR_RSF_Msk|macro|RTC_ISR_RSF_Msk
DECL|RTC_ISR_RSF_Pos|macro|RTC_ISR_RSF_Pos
DECL|RTC_ISR_RSF|macro|RTC_ISR_RSF
DECL|RTC_ISR_SHPF_Msk|macro|RTC_ISR_SHPF_Msk
DECL|RTC_ISR_SHPF_Pos|macro|RTC_ISR_SHPF_Pos
DECL|RTC_ISR_SHPF|macro|RTC_ISR_SHPF
DECL|RTC_ISR_TAMP1F_Msk|macro|RTC_ISR_TAMP1F_Msk
DECL|RTC_ISR_TAMP1F_Pos|macro|RTC_ISR_TAMP1F_Pos
DECL|RTC_ISR_TAMP1F|macro|RTC_ISR_TAMP1F
DECL|RTC_ISR_TAMP2F_Msk|macro|RTC_ISR_TAMP2F_Msk
DECL|RTC_ISR_TAMP2F_Pos|macro|RTC_ISR_TAMP2F_Pos
DECL|RTC_ISR_TAMP2F|macro|RTC_ISR_TAMP2F
DECL|RTC_ISR_TSF_Msk|macro|RTC_ISR_TSF_Msk
DECL|RTC_ISR_TSF_Pos|macro|RTC_ISR_TSF_Pos
DECL|RTC_ISR_TSF|macro|RTC_ISR_TSF
DECL|RTC_ISR_TSOVF_Msk|macro|RTC_ISR_TSOVF_Msk
DECL|RTC_ISR_TSOVF_Pos|macro|RTC_ISR_TSOVF_Pos
DECL|RTC_ISR_TSOVF|macro|RTC_ISR_TSOVF
DECL|RTC_ISR_WUTF_Msk|macro|RTC_ISR_WUTF_Msk
DECL|RTC_ISR_WUTF_Pos|macro|RTC_ISR_WUTF_Pos
DECL|RTC_ISR_WUTF|macro|RTC_ISR_WUTF
DECL|RTC_ISR_WUTWF_Msk|macro|RTC_ISR_WUTWF_Msk
DECL|RTC_ISR_WUTWF_Pos|macro|RTC_ISR_WUTWF_Pos
DECL|RTC_ISR_WUTWF|macro|RTC_ISR_WUTWF
DECL|RTC_PRER_PREDIV_A_Msk|macro|RTC_PRER_PREDIV_A_Msk
DECL|RTC_PRER_PREDIV_A_Pos|macro|RTC_PRER_PREDIV_A_Pos
DECL|RTC_PRER_PREDIV_A|macro|RTC_PRER_PREDIV_A
DECL|RTC_PRER_PREDIV_S_Msk|macro|RTC_PRER_PREDIV_S_Msk
DECL|RTC_PRER_PREDIV_S_Pos|macro|RTC_PRER_PREDIV_S_Pos
DECL|RTC_PRER_PREDIV_S|macro|RTC_PRER_PREDIV_S
DECL|RTC_SHIFTR_ADD1S_Msk|macro|RTC_SHIFTR_ADD1S_Msk
DECL|RTC_SHIFTR_ADD1S_Pos|macro|RTC_SHIFTR_ADD1S_Pos
DECL|RTC_SHIFTR_ADD1S|macro|RTC_SHIFTR_ADD1S
DECL|RTC_SHIFTR_SUBFS_Msk|macro|RTC_SHIFTR_SUBFS_Msk
DECL|RTC_SHIFTR_SUBFS_Pos|macro|RTC_SHIFTR_SUBFS_Pos
DECL|RTC_SHIFTR_SUBFS|macro|RTC_SHIFTR_SUBFS
DECL|RTC_SSR_SS_Msk|macro|RTC_SSR_SS_Msk
DECL|RTC_SSR_SS_Pos|macro|RTC_SSR_SS_Pos
DECL|RTC_SSR_SS|macro|RTC_SSR_SS
DECL|RTC_TAFCR_ALARMOUTTYPE|macro|RTC_TAFCR_ALARMOUTTYPE
DECL|RTC_TAFCR_PC13MODE_Msk|macro|RTC_TAFCR_PC13MODE_Msk
DECL|RTC_TAFCR_PC13MODE_Pos|macro|RTC_TAFCR_PC13MODE_Pos
DECL|RTC_TAFCR_PC13MODE|macro|RTC_TAFCR_PC13MODE
DECL|RTC_TAFCR_PC13VALUE_Msk|macro|RTC_TAFCR_PC13VALUE_Msk
DECL|RTC_TAFCR_PC13VALUE_Pos|macro|RTC_TAFCR_PC13VALUE_Pos
DECL|RTC_TAFCR_PC13VALUE|macro|RTC_TAFCR_PC13VALUE
DECL|RTC_TAFCR_PC14MODE_Msk|macro|RTC_TAFCR_PC14MODE_Msk
DECL|RTC_TAFCR_PC14MODE_Pos|macro|RTC_TAFCR_PC14MODE_Pos
DECL|RTC_TAFCR_PC14MODE|macro|RTC_TAFCR_PC14MODE
DECL|RTC_TAFCR_PC14VALUE_Msk|macro|RTC_TAFCR_PC14VALUE_Msk
DECL|RTC_TAFCR_PC14VALUE_Pos|macro|RTC_TAFCR_PC14VALUE_Pos
DECL|RTC_TAFCR_PC14VALUE|macro|RTC_TAFCR_PC14VALUE
DECL|RTC_TAFCR_PC15MODE_Msk|macro|RTC_TAFCR_PC15MODE_Msk
DECL|RTC_TAFCR_PC15MODE_Pos|macro|RTC_TAFCR_PC15MODE_Pos
DECL|RTC_TAFCR_PC15MODE|macro|RTC_TAFCR_PC15MODE
DECL|RTC_TAFCR_PC15VALUE_Msk|macro|RTC_TAFCR_PC15VALUE_Msk
DECL|RTC_TAFCR_PC15VALUE_Pos|macro|RTC_TAFCR_PC15VALUE_Pos
DECL|RTC_TAFCR_PC15VALUE|macro|RTC_TAFCR_PC15VALUE
DECL|RTC_TAFCR_TAMP1E_Msk|macro|RTC_TAFCR_TAMP1E_Msk
DECL|RTC_TAFCR_TAMP1E_Pos|macro|RTC_TAFCR_TAMP1E_Pos
DECL|RTC_TAFCR_TAMP1E|macro|RTC_TAFCR_TAMP1E
DECL|RTC_TAFCR_TAMP1TRG_Msk|macro|RTC_TAFCR_TAMP1TRG_Msk
DECL|RTC_TAFCR_TAMP1TRG_Pos|macro|RTC_TAFCR_TAMP1TRG_Pos
DECL|RTC_TAFCR_TAMP1TRG|macro|RTC_TAFCR_TAMP1TRG
DECL|RTC_TAFCR_TAMP2E_Msk|macro|RTC_TAFCR_TAMP2E_Msk
DECL|RTC_TAFCR_TAMP2E_Pos|macro|RTC_TAFCR_TAMP2E_Pos
DECL|RTC_TAFCR_TAMP2E|macro|RTC_TAFCR_TAMP2E
DECL|RTC_TAFCR_TAMP2TRG_Msk|macro|RTC_TAFCR_TAMP2TRG_Msk
DECL|RTC_TAFCR_TAMP2TRG_Pos|macro|RTC_TAFCR_TAMP2TRG_Pos
DECL|RTC_TAFCR_TAMP2TRG|macro|RTC_TAFCR_TAMP2TRG
DECL|RTC_TAFCR_TAMPFLT_0|macro|RTC_TAFCR_TAMPFLT_0
DECL|RTC_TAFCR_TAMPFLT_1|macro|RTC_TAFCR_TAMPFLT_1
DECL|RTC_TAFCR_TAMPFLT_Msk|macro|RTC_TAFCR_TAMPFLT_Msk
DECL|RTC_TAFCR_TAMPFLT_Pos|macro|RTC_TAFCR_TAMPFLT_Pos
DECL|RTC_TAFCR_TAMPFLT|macro|RTC_TAFCR_TAMPFLT
DECL|RTC_TAFCR_TAMPFREQ_0|macro|RTC_TAFCR_TAMPFREQ_0
DECL|RTC_TAFCR_TAMPFREQ_1|macro|RTC_TAFCR_TAMPFREQ_1
DECL|RTC_TAFCR_TAMPFREQ_2|macro|RTC_TAFCR_TAMPFREQ_2
DECL|RTC_TAFCR_TAMPFREQ_Msk|macro|RTC_TAFCR_TAMPFREQ_Msk
DECL|RTC_TAFCR_TAMPFREQ_Pos|macro|RTC_TAFCR_TAMPFREQ_Pos
DECL|RTC_TAFCR_TAMPFREQ|macro|RTC_TAFCR_TAMPFREQ
DECL|RTC_TAFCR_TAMPIE_Msk|macro|RTC_TAFCR_TAMPIE_Msk
DECL|RTC_TAFCR_TAMPIE_Pos|macro|RTC_TAFCR_TAMPIE_Pos
DECL|RTC_TAFCR_TAMPIE|macro|RTC_TAFCR_TAMPIE
DECL|RTC_TAFCR_TAMPPRCH_0|macro|RTC_TAFCR_TAMPPRCH_0
DECL|RTC_TAFCR_TAMPPRCH_1|macro|RTC_TAFCR_TAMPPRCH_1
DECL|RTC_TAFCR_TAMPPRCH_Msk|macro|RTC_TAFCR_TAMPPRCH_Msk
DECL|RTC_TAFCR_TAMPPRCH_Pos|macro|RTC_TAFCR_TAMPPRCH_Pos
DECL|RTC_TAFCR_TAMPPRCH|macro|RTC_TAFCR_TAMPPRCH
DECL|RTC_TAFCR_TAMPPUDIS_Msk|macro|RTC_TAFCR_TAMPPUDIS_Msk
DECL|RTC_TAFCR_TAMPPUDIS_Pos|macro|RTC_TAFCR_TAMPPUDIS_Pos
DECL|RTC_TAFCR_TAMPPUDIS|macro|RTC_TAFCR_TAMPPUDIS
DECL|RTC_TAFCR_TAMPTS_Msk|macro|RTC_TAFCR_TAMPTS_Msk
DECL|RTC_TAFCR_TAMPTS_Pos|macro|RTC_TAFCR_TAMPTS_Pos
DECL|RTC_TAFCR_TAMPTS|macro|RTC_TAFCR_TAMPTS
DECL|RTC_TAMPER1_SUPPORT|macro|RTC_TAMPER1_SUPPORT
DECL|RTC_TAMPER2_SUPPORT|macro|RTC_TAMPER2_SUPPORT
DECL|RTC_TR_HT_0|macro|RTC_TR_HT_0
DECL|RTC_TR_HT_1|macro|RTC_TR_HT_1
DECL|RTC_TR_HT_Msk|macro|RTC_TR_HT_Msk
DECL|RTC_TR_HT_Pos|macro|RTC_TR_HT_Pos
DECL|RTC_TR_HT|macro|RTC_TR_HT
DECL|RTC_TR_HU_0|macro|RTC_TR_HU_0
DECL|RTC_TR_HU_1|macro|RTC_TR_HU_1
DECL|RTC_TR_HU_2|macro|RTC_TR_HU_2
DECL|RTC_TR_HU_3|macro|RTC_TR_HU_3
DECL|RTC_TR_HU_Msk|macro|RTC_TR_HU_Msk
DECL|RTC_TR_HU_Pos|macro|RTC_TR_HU_Pos
DECL|RTC_TR_HU|macro|RTC_TR_HU
DECL|RTC_TR_MNT_0|macro|RTC_TR_MNT_0
DECL|RTC_TR_MNT_1|macro|RTC_TR_MNT_1
DECL|RTC_TR_MNT_2|macro|RTC_TR_MNT_2
DECL|RTC_TR_MNT_Msk|macro|RTC_TR_MNT_Msk
DECL|RTC_TR_MNT_Pos|macro|RTC_TR_MNT_Pos
DECL|RTC_TR_MNT|macro|RTC_TR_MNT
DECL|RTC_TR_MNU_0|macro|RTC_TR_MNU_0
DECL|RTC_TR_MNU_1|macro|RTC_TR_MNU_1
DECL|RTC_TR_MNU_2|macro|RTC_TR_MNU_2
DECL|RTC_TR_MNU_3|macro|RTC_TR_MNU_3
DECL|RTC_TR_MNU_Msk|macro|RTC_TR_MNU_Msk
DECL|RTC_TR_MNU_Pos|macro|RTC_TR_MNU_Pos
DECL|RTC_TR_MNU|macro|RTC_TR_MNU
DECL|RTC_TR_PM_Msk|macro|RTC_TR_PM_Msk
DECL|RTC_TR_PM_Pos|macro|RTC_TR_PM_Pos
DECL|RTC_TR_PM|macro|RTC_TR_PM
DECL|RTC_TR_ST_0|macro|RTC_TR_ST_0
DECL|RTC_TR_ST_1|macro|RTC_TR_ST_1
DECL|RTC_TR_ST_2|macro|RTC_TR_ST_2
DECL|RTC_TR_ST_Msk|macro|RTC_TR_ST_Msk
DECL|RTC_TR_ST_Pos|macro|RTC_TR_ST_Pos
DECL|RTC_TR_ST|macro|RTC_TR_ST
DECL|RTC_TR_SU_0|macro|RTC_TR_SU_0
DECL|RTC_TR_SU_1|macro|RTC_TR_SU_1
DECL|RTC_TR_SU_2|macro|RTC_TR_SU_2
DECL|RTC_TR_SU_3|macro|RTC_TR_SU_3
DECL|RTC_TR_SU_Msk|macro|RTC_TR_SU_Msk
DECL|RTC_TR_SU_Pos|macro|RTC_TR_SU_Pos
DECL|RTC_TR_SU|macro|RTC_TR_SU
DECL|RTC_TSDR_DT_0|macro|RTC_TSDR_DT_0
DECL|RTC_TSDR_DT_1|macro|RTC_TSDR_DT_1
DECL|RTC_TSDR_DT_Msk|macro|RTC_TSDR_DT_Msk
DECL|RTC_TSDR_DT_Pos|macro|RTC_TSDR_DT_Pos
DECL|RTC_TSDR_DT|macro|RTC_TSDR_DT
DECL|RTC_TSDR_DU_0|macro|RTC_TSDR_DU_0
DECL|RTC_TSDR_DU_1|macro|RTC_TSDR_DU_1
DECL|RTC_TSDR_DU_2|macro|RTC_TSDR_DU_2
DECL|RTC_TSDR_DU_3|macro|RTC_TSDR_DU_3
DECL|RTC_TSDR_DU_Msk|macro|RTC_TSDR_DU_Msk
DECL|RTC_TSDR_DU_Pos|macro|RTC_TSDR_DU_Pos
DECL|RTC_TSDR_DU|macro|RTC_TSDR_DU
DECL|RTC_TSDR_MT_Msk|macro|RTC_TSDR_MT_Msk
DECL|RTC_TSDR_MT_Pos|macro|RTC_TSDR_MT_Pos
DECL|RTC_TSDR_MT|macro|RTC_TSDR_MT
DECL|RTC_TSDR_MU_0|macro|RTC_TSDR_MU_0
DECL|RTC_TSDR_MU_1|macro|RTC_TSDR_MU_1
DECL|RTC_TSDR_MU_2|macro|RTC_TSDR_MU_2
DECL|RTC_TSDR_MU_3|macro|RTC_TSDR_MU_3
DECL|RTC_TSDR_MU_Msk|macro|RTC_TSDR_MU_Msk
DECL|RTC_TSDR_MU_Pos|macro|RTC_TSDR_MU_Pos
DECL|RTC_TSDR_MU|macro|RTC_TSDR_MU
DECL|RTC_TSDR_WDU_0|macro|RTC_TSDR_WDU_0
DECL|RTC_TSDR_WDU_1|macro|RTC_TSDR_WDU_1
DECL|RTC_TSDR_WDU_2|macro|RTC_TSDR_WDU_2
DECL|RTC_TSDR_WDU_Msk|macro|RTC_TSDR_WDU_Msk
DECL|RTC_TSDR_WDU_Pos|macro|RTC_TSDR_WDU_Pos
DECL|RTC_TSDR_WDU|macro|RTC_TSDR_WDU
DECL|RTC_TSSSR_SS_Msk|macro|RTC_TSSSR_SS_Msk
DECL|RTC_TSSSR_SS_Pos|macro|RTC_TSSSR_SS_Pos
DECL|RTC_TSSSR_SS|macro|RTC_TSSSR_SS
DECL|RTC_TSTR_HT_0|macro|RTC_TSTR_HT_0
DECL|RTC_TSTR_HT_1|macro|RTC_TSTR_HT_1
DECL|RTC_TSTR_HT_Msk|macro|RTC_TSTR_HT_Msk
DECL|RTC_TSTR_HT_Pos|macro|RTC_TSTR_HT_Pos
DECL|RTC_TSTR_HT|macro|RTC_TSTR_HT
DECL|RTC_TSTR_HU_0|macro|RTC_TSTR_HU_0
DECL|RTC_TSTR_HU_1|macro|RTC_TSTR_HU_1
DECL|RTC_TSTR_HU_2|macro|RTC_TSTR_HU_2
DECL|RTC_TSTR_HU_3|macro|RTC_TSTR_HU_3
DECL|RTC_TSTR_HU_Msk|macro|RTC_TSTR_HU_Msk
DECL|RTC_TSTR_HU_Pos|macro|RTC_TSTR_HU_Pos
DECL|RTC_TSTR_HU|macro|RTC_TSTR_HU
DECL|RTC_TSTR_MNT_0|macro|RTC_TSTR_MNT_0
DECL|RTC_TSTR_MNT_1|macro|RTC_TSTR_MNT_1
DECL|RTC_TSTR_MNT_2|macro|RTC_TSTR_MNT_2
DECL|RTC_TSTR_MNT_Msk|macro|RTC_TSTR_MNT_Msk
DECL|RTC_TSTR_MNT_Pos|macro|RTC_TSTR_MNT_Pos
DECL|RTC_TSTR_MNT|macro|RTC_TSTR_MNT
DECL|RTC_TSTR_MNU_0|macro|RTC_TSTR_MNU_0
DECL|RTC_TSTR_MNU_1|macro|RTC_TSTR_MNU_1
DECL|RTC_TSTR_MNU_2|macro|RTC_TSTR_MNU_2
DECL|RTC_TSTR_MNU_3|macro|RTC_TSTR_MNU_3
DECL|RTC_TSTR_MNU_Msk|macro|RTC_TSTR_MNU_Msk
DECL|RTC_TSTR_MNU_Pos|macro|RTC_TSTR_MNU_Pos
DECL|RTC_TSTR_MNU|macro|RTC_TSTR_MNU
DECL|RTC_TSTR_PM_Msk|macro|RTC_TSTR_PM_Msk
DECL|RTC_TSTR_PM_Pos|macro|RTC_TSTR_PM_Pos
DECL|RTC_TSTR_PM|macro|RTC_TSTR_PM
DECL|RTC_TSTR_ST_0|macro|RTC_TSTR_ST_0
DECL|RTC_TSTR_ST_1|macro|RTC_TSTR_ST_1
DECL|RTC_TSTR_ST_2|macro|RTC_TSTR_ST_2
DECL|RTC_TSTR_ST_Msk|macro|RTC_TSTR_ST_Msk
DECL|RTC_TSTR_ST_Pos|macro|RTC_TSTR_ST_Pos
DECL|RTC_TSTR_ST|macro|RTC_TSTR_ST
DECL|RTC_TSTR_SU_0|macro|RTC_TSTR_SU_0
DECL|RTC_TSTR_SU_1|macro|RTC_TSTR_SU_1
DECL|RTC_TSTR_SU_2|macro|RTC_TSTR_SU_2
DECL|RTC_TSTR_SU_3|macro|RTC_TSTR_SU_3
DECL|RTC_TSTR_SU_Msk|macro|RTC_TSTR_SU_Msk
DECL|RTC_TSTR_SU_Pos|macro|RTC_TSTR_SU_Pos
DECL|RTC_TSTR_SU|macro|RTC_TSTR_SU
DECL|RTC_TypeDef|typedef|} RTC_TypeDef;
DECL|RTC_WAKEUP_SUPPORT|macro|RTC_WAKEUP_SUPPORT
DECL|RTC_WKUP_IRQn|enumerator|RTC_WKUP_IRQn = 3, /*!< RTC Wakeup interrupt through the EXTI line 20 */
DECL|RTC_WPR_KEY_Msk|macro|RTC_WPR_KEY_Msk
DECL|RTC_WPR_KEY_Pos|macro|RTC_WPR_KEY_Pos
DECL|RTC_WPR_KEY|macro|RTC_WPR_KEY
DECL|RTC_WUTR_WUT_Msk|macro|RTC_WUTR_WUT_Msk
DECL|RTC_WUTR_WUT_Pos|macro|RTC_WUTR_WUT_Pos
DECL|RTC_WUTR_WUT|macro|RTC_WUTR_WUT
DECL|RTC|macro|RTC
DECL|RTOR|member|__IO uint32_t RTOR; /*!< USART Receiver Time Out register, Address offset: 0x14 */
DECL|RTSR2|member|__IO uint32_t RTSR2; /*!< EXTI Rising trigger selection register, Address offset: 0x28 */
DECL|RTSR|member|__IO uint32_t RTSR; /*!<EXTI Rising trigger selection register , Address offset: 0x08 */
DECL|RXCRCR|member|__IO uint32_t RXCRCR; /*!< SPI Rx CRC register, Address offset: 0x14 */
DECL|RXDR|member|__IO uint32_t RXDR; /*!< I2C Receive data register, Address offset: 0x24 */
DECL|SHIFTR|member|__IO uint32_t SHIFTR; /*!< RTC shift control register, Address offset: 0x2C */
DECL|SMCR|member|__IO uint32_t SMCR; /*!< TIM slave mode control register, Address offset: 0x08 */
DECL|SMPR1|member|__IO uint32_t SMPR1; /*!< ADC sample time register 1, Address offset: 0x14 */
DECL|SMPR2|member|__IO uint32_t SMPR2; /*!< ADC sample time register 2, Address offset: 0x18 */
DECL|SPI2_BASE|macro|SPI2_BASE
DECL|SPI2_IRQn|enumerator|SPI2_IRQn = 36, /*!< SPI2 global Interrupt */
DECL|SPI2|macro|SPI2
DECL|SPI3_BASE|macro|SPI3_BASE
DECL|SPI3_IRQn|enumerator|SPI3_IRQn = 51, /*!< SPI3 global Interrupt */
DECL|SPI3|macro|SPI3
DECL|SPI_CR1_BIDIMODE_Msk|macro|SPI_CR1_BIDIMODE_Msk
DECL|SPI_CR1_BIDIMODE_Pos|macro|SPI_CR1_BIDIMODE_Pos
DECL|SPI_CR1_BIDIMODE|macro|SPI_CR1_BIDIMODE
DECL|SPI_CR1_BIDIOE_Msk|macro|SPI_CR1_BIDIOE_Msk
DECL|SPI_CR1_BIDIOE_Pos|macro|SPI_CR1_BIDIOE_Pos
DECL|SPI_CR1_BIDIOE|macro|SPI_CR1_BIDIOE
DECL|SPI_CR1_BR_0|macro|SPI_CR1_BR_0
DECL|SPI_CR1_BR_1|macro|SPI_CR1_BR_1
DECL|SPI_CR1_BR_2|macro|SPI_CR1_BR_2
DECL|SPI_CR1_BR_Msk|macro|SPI_CR1_BR_Msk
DECL|SPI_CR1_BR_Pos|macro|SPI_CR1_BR_Pos
DECL|SPI_CR1_BR|macro|SPI_CR1_BR
DECL|SPI_CR1_CPHA_Msk|macro|SPI_CR1_CPHA_Msk
DECL|SPI_CR1_CPHA_Pos|macro|SPI_CR1_CPHA_Pos
DECL|SPI_CR1_CPHA|macro|SPI_CR1_CPHA
DECL|SPI_CR1_CPOL_Msk|macro|SPI_CR1_CPOL_Msk
DECL|SPI_CR1_CPOL_Pos|macro|SPI_CR1_CPOL_Pos
DECL|SPI_CR1_CPOL|macro|SPI_CR1_CPOL
DECL|SPI_CR1_CRCEN_Msk|macro|SPI_CR1_CRCEN_Msk
DECL|SPI_CR1_CRCEN_Pos|macro|SPI_CR1_CRCEN_Pos
DECL|SPI_CR1_CRCEN|macro|SPI_CR1_CRCEN
DECL|SPI_CR1_CRCL_Msk|macro|SPI_CR1_CRCL_Msk
DECL|SPI_CR1_CRCL_Pos|macro|SPI_CR1_CRCL_Pos
DECL|SPI_CR1_CRCL|macro|SPI_CR1_CRCL
DECL|SPI_CR1_CRCNEXT_Msk|macro|SPI_CR1_CRCNEXT_Msk
DECL|SPI_CR1_CRCNEXT_Pos|macro|SPI_CR1_CRCNEXT_Pos
DECL|SPI_CR1_CRCNEXT|macro|SPI_CR1_CRCNEXT
DECL|SPI_CR1_LSBFIRST_Msk|macro|SPI_CR1_LSBFIRST_Msk
DECL|SPI_CR1_LSBFIRST_Pos|macro|SPI_CR1_LSBFIRST_Pos
DECL|SPI_CR1_LSBFIRST|macro|SPI_CR1_LSBFIRST
DECL|SPI_CR1_MSTR_Msk|macro|SPI_CR1_MSTR_Msk
DECL|SPI_CR1_MSTR_Pos|macro|SPI_CR1_MSTR_Pos
DECL|SPI_CR1_MSTR|macro|SPI_CR1_MSTR
DECL|SPI_CR1_RXONLY_Msk|macro|SPI_CR1_RXONLY_Msk
DECL|SPI_CR1_RXONLY_Pos|macro|SPI_CR1_RXONLY_Pos
DECL|SPI_CR1_RXONLY|macro|SPI_CR1_RXONLY
DECL|SPI_CR1_SPE_Msk|macro|SPI_CR1_SPE_Msk
DECL|SPI_CR1_SPE_Pos|macro|SPI_CR1_SPE_Pos
DECL|SPI_CR1_SPE|macro|SPI_CR1_SPE
DECL|SPI_CR1_SSI_Msk|macro|SPI_CR1_SSI_Msk
DECL|SPI_CR1_SSI_Pos|macro|SPI_CR1_SSI_Pos
DECL|SPI_CR1_SSI|macro|SPI_CR1_SSI
DECL|SPI_CR1_SSM_Msk|macro|SPI_CR1_SSM_Msk
DECL|SPI_CR1_SSM_Pos|macro|SPI_CR1_SSM_Pos
DECL|SPI_CR1_SSM|macro|SPI_CR1_SSM
DECL|SPI_CR2_DS_0|macro|SPI_CR2_DS_0
DECL|SPI_CR2_DS_1|macro|SPI_CR2_DS_1
DECL|SPI_CR2_DS_2|macro|SPI_CR2_DS_2
DECL|SPI_CR2_DS_3|macro|SPI_CR2_DS_3
DECL|SPI_CR2_DS_Msk|macro|SPI_CR2_DS_Msk
DECL|SPI_CR2_DS_Pos|macro|SPI_CR2_DS_Pos
DECL|SPI_CR2_DS|macro|SPI_CR2_DS
DECL|SPI_CR2_ERRIE_Msk|macro|SPI_CR2_ERRIE_Msk
DECL|SPI_CR2_ERRIE_Pos|macro|SPI_CR2_ERRIE_Pos
DECL|SPI_CR2_ERRIE|macro|SPI_CR2_ERRIE
DECL|SPI_CR2_FRF_Msk|macro|SPI_CR2_FRF_Msk
DECL|SPI_CR2_FRF_Pos|macro|SPI_CR2_FRF_Pos
DECL|SPI_CR2_FRF|macro|SPI_CR2_FRF
DECL|SPI_CR2_FRXTH_Msk|macro|SPI_CR2_FRXTH_Msk
DECL|SPI_CR2_FRXTH_Pos|macro|SPI_CR2_FRXTH_Pos
DECL|SPI_CR2_FRXTH|macro|SPI_CR2_FRXTH
DECL|SPI_CR2_LDMARX_Msk|macro|SPI_CR2_LDMARX_Msk
DECL|SPI_CR2_LDMARX_Pos|macro|SPI_CR2_LDMARX_Pos
DECL|SPI_CR2_LDMARX|macro|SPI_CR2_LDMARX
DECL|SPI_CR2_LDMATX_Msk|macro|SPI_CR2_LDMATX_Msk
DECL|SPI_CR2_LDMATX_Pos|macro|SPI_CR2_LDMATX_Pos
DECL|SPI_CR2_LDMATX|macro|SPI_CR2_LDMATX
DECL|SPI_CR2_NSSP_Msk|macro|SPI_CR2_NSSP_Msk
DECL|SPI_CR2_NSSP_Pos|macro|SPI_CR2_NSSP_Pos
DECL|SPI_CR2_NSSP|macro|SPI_CR2_NSSP
DECL|SPI_CR2_RXDMAEN_Msk|macro|SPI_CR2_RXDMAEN_Msk
DECL|SPI_CR2_RXDMAEN_Pos|macro|SPI_CR2_RXDMAEN_Pos
DECL|SPI_CR2_RXDMAEN|macro|SPI_CR2_RXDMAEN
DECL|SPI_CR2_RXNEIE_Msk|macro|SPI_CR2_RXNEIE_Msk
DECL|SPI_CR2_RXNEIE_Pos|macro|SPI_CR2_RXNEIE_Pos
DECL|SPI_CR2_RXNEIE|macro|SPI_CR2_RXNEIE
DECL|SPI_CR2_SSOE_Msk|macro|SPI_CR2_SSOE_Msk
DECL|SPI_CR2_SSOE_Pos|macro|SPI_CR2_SSOE_Pos
DECL|SPI_CR2_SSOE|macro|SPI_CR2_SSOE
DECL|SPI_CR2_TXDMAEN_Msk|macro|SPI_CR2_TXDMAEN_Msk
DECL|SPI_CR2_TXDMAEN_Pos|macro|SPI_CR2_TXDMAEN_Pos
DECL|SPI_CR2_TXDMAEN|macro|SPI_CR2_TXDMAEN
DECL|SPI_CR2_TXEIE_Msk|macro|SPI_CR2_TXEIE_Msk
DECL|SPI_CR2_TXEIE_Pos|macro|SPI_CR2_TXEIE_Pos
DECL|SPI_CR2_TXEIE|macro|SPI_CR2_TXEIE
DECL|SPI_CRCPR_CRCPOLY_Msk|macro|SPI_CRCPR_CRCPOLY_Msk
DECL|SPI_CRCPR_CRCPOLY_Pos|macro|SPI_CRCPR_CRCPOLY_Pos
DECL|SPI_CRCPR_CRCPOLY|macro|SPI_CRCPR_CRCPOLY
DECL|SPI_DR_DR_Msk|macro|SPI_DR_DR_Msk
DECL|SPI_DR_DR_Pos|macro|SPI_DR_DR_Pos
DECL|SPI_DR_DR|macro|SPI_DR_DR
DECL|SPI_I2SCFGR_CHLEN_Msk|macro|SPI_I2SCFGR_CHLEN_Msk
DECL|SPI_I2SCFGR_CHLEN_Pos|macro|SPI_I2SCFGR_CHLEN_Pos
DECL|SPI_I2SCFGR_CHLEN|macro|SPI_I2SCFGR_CHLEN
DECL|SPI_I2SCFGR_CKPOL_Msk|macro|SPI_I2SCFGR_CKPOL_Msk
DECL|SPI_I2SCFGR_CKPOL_Pos|macro|SPI_I2SCFGR_CKPOL_Pos
DECL|SPI_I2SCFGR_CKPOL|macro|SPI_I2SCFGR_CKPOL
DECL|SPI_I2SCFGR_DATLEN_0|macro|SPI_I2SCFGR_DATLEN_0
DECL|SPI_I2SCFGR_DATLEN_1|macro|SPI_I2SCFGR_DATLEN_1
DECL|SPI_I2SCFGR_DATLEN_Msk|macro|SPI_I2SCFGR_DATLEN_Msk
DECL|SPI_I2SCFGR_DATLEN_Pos|macro|SPI_I2SCFGR_DATLEN_Pos
DECL|SPI_I2SCFGR_DATLEN|macro|SPI_I2SCFGR_DATLEN
DECL|SPI_I2SCFGR_I2SCFG_0|macro|SPI_I2SCFGR_I2SCFG_0
DECL|SPI_I2SCFGR_I2SCFG_1|macro|SPI_I2SCFGR_I2SCFG_1
DECL|SPI_I2SCFGR_I2SCFG_Msk|macro|SPI_I2SCFGR_I2SCFG_Msk
DECL|SPI_I2SCFGR_I2SCFG_Pos|macro|SPI_I2SCFGR_I2SCFG_Pos
DECL|SPI_I2SCFGR_I2SCFG|macro|SPI_I2SCFGR_I2SCFG
DECL|SPI_I2SCFGR_I2SE_Msk|macro|SPI_I2SCFGR_I2SE_Msk
DECL|SPI_I2SCFGR_I2SE_Pos|macro|SPI_I2SCFGR_I2SE_Pos
DECL|SPI_I2SCFGR_I2SE|macro|SPI_I2SCFGR_I2SE
DECL|SPI_I2SCFGR_I2SMOD_Msk|macro|SPI_I2SCFGR_I2SMOD_Msk
DECL|SPI_I2SCFGR_I2SMOD_Pos|macro|SPI_I2SCFGR_I2SMOD_Pos
DECL|SPI_I2SCFGR_I2SMOD|macro|SPI_I2SCFGR_I2SMOD
DECL|SPI_I2SCFGR_I2SSTD_0|macro|SPI_I2SCFGR_I2SSTD_0
DECL|SPI_I2SCFGR_I2SSTD_1|macro|SPI_I2SCFGR_I2SSTD_1
DECL|SPI_I2SCFGR_I2SSTD_Msk|macro|SPI_I2SCFGR_I2SSTD_Msk
DECL|SPI_I2SCFGR_I2SSTD_Pos|macro|SPI_I2SCFGR_I2SSTD_Pos
DECL|SPI_I2SCFGR_I2SSTD|macro|SPI_I2SCFGR_I2SSTD
DECL|SPI_I2SCFGR_PCMSYNC_Msk|macro|SPI_I2SCFGR_PCMSYNC_Msk
DECL|SPI_I2SCFGR_PCMSYNC_Pos|macro|SPI_I2SCFGR_PCMSYNC_Pos
DECL|SPI_I2SCFGR_PCMSYNC|macro|SPI_I2SCFGR_PCMSYNC
DECL|SPI_I2SPR_I2SDIV_Msk|macro|SPI_I2SPR_I2SDIV_Msk
DECL|SPI_I2SPR_I2SDIV_Pos|macro|SPI_I2SPR_I2SDIV_Pos
DECL|SPI_I2SPR_I2SDIV|macro|SPI_I2SPR_I2SDIV
DECL|SPI_I2SPR_MCKOE_Msk|macro|SPI_I2SPR_MCKOE_Msk
DECL|SPI_I2SPR_MCKOE_Pos|macro|SPI_I2SPR_MCKOE_Pos
DECL|SPI_I2SPR_MCKOE|macro|SPI_I2SPR_MCKOE
DECL|SPI_I2SPR_ODD_Msk|macro|SPI_I2SPR_ODD_Msk
DECL|SPI_I2SPR_ODD_Pos|macro|SPI_I2SPR_ODD_Pos
DECL|SPI_I2SPR_ODD|macro|SPI_I2SPR_ODD
DECL|SPI_I2S_FULLDUPLEX_SUPPORT|macro|SPI_I2S_FULLDUPLEX_SUPPORT
DECL|SPI_I2S_SUPPORT|macro|SPI_I2S_SUPPORT
DECL|SPI_RXCRCR_RXCRC_Msk|macro|SPI_RXCRCR_RXCRC_Msk
DECL|SPI_RXCRCR_RXCRC_Pos|macro|SPI_RXCRCR_RXCRC_Pos
DECL|SPI_RXCRCR_RXCRC|macro|SPI_RXCRCR_RXCRC
DECL|SPI_SR_BSY_Msk|macro|SPI_SR_BSY_Msk
DECL|SPI_SR_BSY_Pos|macro|SPI_SR_BSY_Pos
DECL|SPI_SR_BSY|macro|SPI_SR_BSY
DECL|SPI_SR_CHSIDE_Msk|macro|SPI_SR_CHSIDE_Msk
DECL|SPI_SR_CHSIDE_Pos|macro|SPI_SR_CHSIDE_Pos
DECL|SPI_SR_CHSIDE|macro|SPI_SR_CHSIDE
DECL|SPI_SR_CRCERR_Msk|macro|SPI_SR_CRCERR_Msk
DECL|SPI_SR_CRCERR_Pos|macro|SPI_SR_CRCERR_Pos
DECL|SPI_SR_CRCERR|macro|SPI_SR_CRCERR
DECL|SPI_SR_FRE_Msk|macro|SPI_SR_FRE_Msk
DECL|SPI_SR_FRE_Pos|macro|SPI_SR_FRE_Pos
DECL|SPI_SR_FRE|macro|SPI_SR_FRE
DECL|SPI_SR_FRLVL_0|macro|SPI_SR_FRLVL_0
DECL|SPI_SR_FRLVL_1|macro|SPI_SR_FRLVL_1
DECL|SPI_SR_FRLVL_Msk|macro|SPI_SR_FRLVL_Msk
DECL|SPI_SR_FRLVL_Pos|macro|SPI_SR_FRLVL_Pos
DECL|SPI_SR_FRLVL|macro|SPI_SR_FRLVL
DECL|SPI_SR_FTLVL_0|macro|SPI_SR_FTLVL_0
DECL|SPI_SR_FTLVL_1|macro|SPI_SR_FTLVL_1
DECL|SPI_SR_FTLVL_Msk|macro|SPI_SR_FTLVL_Msk
DECL|SPI_SR_FTLVL_Pos|macro|SPI_SR_FTLVL_Pos
DECL|SPI_SR_FTLVL|macro|SPI_SR_FTLVL
DECL|SPI_SR_MODF_Msk|macro|SPI_SR_MODF_Msk
DECL|SPI_SR_MODF_Pos|macro|SPI_SR_MODF_Pos
DECL|SPI_SR_MODF|macro|SPI_SR_MODF
DECL|SPI_SR_OVR_Msk|macro|SPI_SR_OVR_Msk
DECL|SPI_SR_OVR_Pos|macro|SPI_SR_OVR_Pos
DECL|SPI_SR_OVR|macro|SPI_SR_OVR
DECL|SPI_SR_RXNE_Msk|macro|SPI_SR_RXNE_Msk
DECL|SPI_SR_RXNE_Pos|macro|SPI_SR_RXNE_Pos
DECL|SPI_SR_RXNE|macro|SPI_SR_RXNE
DECL|SPI_SR_TXE_Msk|macro|SPI_SR_TXE_Msk
DECL|SPI_SR_TXE_Pos|macro|SPI_SR_TXE_Pos
DECL|SPI_SR_TXE|macro|SPI_SR_TXE
DECL|SPI_SR_UDR_Msk|macro|SPI_SR_UDR_Msk
DECL|SPI_SR_UDR_Pos|macro|SPI_SR_UDR_Pos
DECL|SPI_SR_UDR|macro|SPI_SR_UDR
DECL|SPI_TXCRCR_TXCRC_Msk|macro|SPI_TXCRCR_TXCRC_Msk
DECL|SPI_TXCRCR_TXCRC_Pos|macro|SPI_TXCRCR_TXCRC_Pos
DECL|SPI_TXCRCR_TXCRC|macro|SPI_TXCRCR_TXCRC
DECL|SPI_TypeDef|typedef|} SPI_TypeDef;
DECL|SQR1|member|__IO uint32_t SQR1; /*!< ADC regular sequence register 1, Address offset: 0x30 */
DECL|SQR2|member|__IO uint32_t SQR2; /*!< ADC regular sequence register 2, Address offset: 0x34 */
DECL|SQR3|member|__IO uint32_t SQR3; /*!< ADC regular sequence register 3, Address offset: 0x38 */
DECL|SQR4|member|__IO uint32_t SQR4; /*!< ADC regular sequence register 4, Address offset: 0x3C */
DECL|SRAM_BASE|macro|SRAM_BASE
DECL|SRAM_BB_BASE|macro|SRAM_BB_BASE
DECL|SR|member|__IO uint32_t SR; /*!< DAC status register, Address offset: 0x34 */
DECL|SR|member|__IO uint32_t SR; /*!< FLASH status register, Address offset: 0x0C */
DECL|SR|member|__IO uint32_t SR; /*!< IWDG Status register, Address offset: 0x0C */
DECL|SR|member|__IO uint32_t SR; /*!< SPI Status register, Address offset: 0x08 */
DECL|SR|member|__IO uint32_t SR; /*!< TIM status register, Address offset: 0x10 */
DECL|SR|member|__IO uint32_t SR; /*!< WWDG Status register, Address offset: 0x08 */
DECL|SSR|member|__IO uint32_t SSR; /*!< RTC sub second register, Address offset: 0x28 */
DECL|SVCall_IRQn|enumerator|SVCall_IRQn = -5, /*!< 11 Cortex-M4 SV Call Interrupt */
DECL|SWIER2|member|__IO uint32_t SWIER2; /*!< EXTI Software interrupt event register, Address offset: 0x30 */
DECL|SWIER|member|__IO uint32_t SWIER; /*!<EXTI Software interrupt event register, Address offset: 0x10 */
DECL|SWTRIGR|member|__IO uint32_t SWTRIGR; /*!< DAC software trigger register, Address offset: 0x04 */
DECL|SYSCFG_BASE|macro|SYSCFG_BASE
DECL|SYSCFG_CFGR1_DAC1_TRIG1_RMP_Msk|macro|SYSCFG_CFGR1_DAC1_TRIG1_RMP_Msk
DECL|SYSCFG_CFGR1_DAC1_TRIG1_RMP_Pos|macro|SYSCFG_CFGR1_DAC1_TRIG1_RMP_Pos
DECL|SYSCFG_CFGR1_DAC1_TRIG1_RMP|macro|SYSCFG_CFGR1_DAC1_TRIG1_RMP
DECL|SYSCFG_CFGR1_DMA_RMP_Msk|macro|SYSCFG_CFGR1_DMA_RMP_Msk
DECL|SYSCFG_CFGR1_DMA_RMP_Pos|macro|SYSCFG_CFGR1_DMA_RMP_Pos
DECL|SYSCFG_CFGR1_DMA_RMP|macro|SYSCFG_CFGR1_DMA_RMP
DECL|SYSCFG_CFGR1_ENCODER_MODE_0|macro|SYSCFG_CFGR1_ENCODER_MODE_0
DECL|SYSCFG_CFGR1_ENCODER_MODE_1|macro|SYSCFG_CFGR1_ENCODER_MODE_1
DECL|SYSCFG_CFGR1_ENCODER_MODE_Msk|macro|SYSCFG_CFGR1_ENCODER_MODE_Msk
DECL|SYSCFG_CFGR1_ENCODER_MODE_Pos|macro|SYSCFG_CFGR1_ENCODER_MODE_Pos
DECL|SYSCFG_CFGR1_ENCODER_MODE_TIM2_Msk|macro|SYSCFG_CFGR1_ENCODER_MODE_TIM2_Msk
DECL|SYSCFG_CFGR1_ENCODER_MODE_TIM2_Pos|macro|SYSCFG_CFGR1_ENCODER_MODE_TIM2_Pos
DECL|SYSCFG_CFGR1_ENCODER_MODE_TIM2|macro|SYSCFG_CFGR1_ENCODER_MODE_TIM2
DECL|SYSCFG_CFGR1_ENCODER_MODE|macro|SYSCFG_CFGR1_ENCODER_MODE
DECL|SYSCFG_CFGR1_FPU_IE_0|macro|SYSCFG_CFGR1_FPU_IE_0
DECL|SYSCFG_CFGR1_FPU_IE_1|macro|SYSCFG_CFGR1_FPU_IE_1
DECL|SYSCFG_CFGR1_FPU_IE_2|macro|SYSCFG_CFGR1_FPU_IE_2
DECL|SYSCFG_CFGR1_FPU_IE_3|macro|SYSCFG_CFGR1_FPU_IE_3
DECL|SYSCFG_CFGR1_FPU_IE_4|macro|SYSCFG_CFGR1_FPU_IE_4
DECL|SYSCFG_CFGR1_FPU_IE_5|macro|SYSCFG_CFGR1_FPU_IE_5
DECL|SYSCFG_CFGR1_FPU_IE_Msk|macro|SYSCFG_CFGR1_FPU_IE_Msk
DECL|SYSCFG_CFGR1_FPU_IE_Pos|macro|SYSCFG_CFGR1_FPU_IE_Pos
DECL|SYSCFG_CFGR1_FPU_IE|macro|SYSCFG_CFGR1_FPU_IE
DECL|SYSCFG_CFGR1_I2C1_FMP_Msk|macro|SYSCFG_CFGR1_I2C1_FMP_Msk
DECL|SYSCFG_CFGR1_I2C1_FMP_Pos|macro|SYSCFG_CFGR1_I2C1_FMP_Pos
DECL|SYSCFG_CFGR1_I2C1_FMP|macro|SYSCFG_CFGR1_I2C1_FMP
DECL|SYSCFG_CFGR1_I2C2_FMP_Msk|macro|SYSCFG_CFGR1_I2C2_FMP_Msk
DECL|SYSCFG_CFGR1_I2C2_FMP_Pos|macro|SYSCFG_CFGR1_I2C2_FMP_Pos
DECL|SYSCFG_CFGR1_I2C2_FMP|macro|SYSCFG_CFGR1_I2C2_FMP
DECL|SYSCFG_CFGR1_I2C3_FMP_Msk|macro|SYSCFG_CFGR1_I2C3_FMP_Msk
DECL|SYSCFG_CFGR1_I2C3_FMP_Pos|macro|SYSCFG_CFGR1_I2C3_FMP_Pos
DECL|SYSCFG_CFGR1_I2C3_FMP|macro|SYSCFG_CFGR1_I2C3_FMP
DECL|SYSCFG_CFGR1_I2C_PB6_FMP_Msk|macro|SYSCFG_CFGR1_I2C_PB6_FMP_Msk
DECL|SYSCFG_CFGR1_I2C_PB6_FMP_Pos|macro|SYSCFG_CFGR1_I2C_PB6_FMP_Pos
DECL|SYSCFG_CFGR1_I2C_PB6_FMP|macro|SYSCFG_CFGR1_I2C_PB6_FMP
DECL|SYSCFG_CFGR1_I2C_PB7_FMP_Msk|macro|SYSCFG_CFGR1_I2C_PB7_FMP_Msk
DECL|SYSCFG_CFGR1_I2C_PB7_FMP_Pos|macro|SYSCFG_CFGR1_I2C_PB7_FMP_Pos
DECL|SYSCFG_CFGR1_I2C_PB7_FMP|macro|SYSCFG_CFGR1_I2C_PB7_FMP
DECL|SYSCFG_CFGR1_I2C_PB8_FMP_Msk|macro|SYSCFG_CFGR1_I2C_PB8_FMP_Msk
DECL|SYSCFG_CFGR1_I2C_PB8_FMP_Pos|macro|SYSCFG_CFGR1_I2C_PB8_FMP_Pos
DECL|SYSCFG_CFGR1_I2C_PB8_FMP|macro|SYSCFG_CFGR1_I2C_PB8_FMP
DECL|SYSCFG_CFGR1_I2C_PB9_FMP_Msk|macro|SYSCFG_CFGR1_I2C_PB9_FMP_Msk
DECL|SYSCFG_CFGR1_I2C_PB9_FMP_Pos|macro|SYSCFG_CFGR1_I2C_PB9_FMP_Pos
DECL|SYSCFG_CFGR1_I2C_PB9_FMP|macro|SYSCFG_CFGR1_I2C_PB9_FMP
DECL|SYSCFG_CFGR1_MEM_MODE_0|macro|SYSCFG_CFGR1_MEM_MODE_0
DECL|SYSCFG_CFGR1_MEM_MODE_1|macro|SYSCFG_CFGR1_MEM_MODE_1
DECL|SYSCFG_CFGR1_MEM_MODE_Msk|macro|SYSCFG_CFGR1_MEM_MODE_Msk
DECL|SYSCFG_CFGR1_MEM_MODE_Pos|macro|SYSCFG_CFGR1_MEM_MODE_Pos
DECL|SYSCFG_CFGR1_MEM_MODE|macro|SYSCFG_CFGR1_MEM_MODE
DECL|SYSCFG_CFGR1_TIM16_DMA_RMP_Msk|macro|SYSCFG_CFGR1_TIM16_DMA_RMP_Msk
DECL|SYSCFG_CFGR1_TIM16_DMA_RMP_Pos|macro|SYSCFG_CFGR1_TIM16_DMA_RMP_Pos
DECL|SYSCFG_CFGR1_TIM16_DMA_RMP|macro|SYSCFG_CFGR1_TIM16_DMA_RMP
DECL|SYSCFG_CFGR1_TIM17_DMA_RMP_Msk|macro|SYSCFG_CFGR1_TIM17_DMA_RMP_Msk
DECL|SYSCFG_CFGR1_TIM17_DMA_RMP_Pos|macro|SYSCFG_CFGR1_TIM17_DMA_RMP_Pos
DECL|SYSCFG_CFGR1_TIM17_DMA_RMP|macro|SYSCFG_CFGR1_TIM17_DMA_RMP
DECL|SYSCFG_CFGR1_TIM1_ITR3_RMP_Msk|macro|SYSCFG_CFGR1_TIM1_ITR3_RMP_Msk
DECL|SYSCFG_CFGR1_TIM1_ITR3_RMP_Pos|macro|SYSCFG_CFGR1_TIM1_ITR3_RMP_Pos
DECL|SYSCFG_CFGR1_TIM1_ITR3_RMP|macro|SYSCFG_CFGR1_TIM1_ITR3_RMP
DECL|SYSCFG_CFGR1_TIM6DAC1Ch1_DMA_RMP_Msk|macro|SYSCFG_CFGR1_TIM6DAC1Ch1_DMA_RMP_Msk
DECL|SYSCFG_CFGR1_TIM6DAC1Ch1_DMA_RMP_Pos|macro|SYSCFG_CFGR1_TIM6DAC1Ch1_DMA_RMP_Pos
DECL|SYSCFG_CFGR1_TIM6DAC1Ch1_DMA_RMP|macro|SYSCFG_CFGR1_TIM6DAC1Ch1_DMA_RMP
DECL|SYSCFG_CFGR1_USB_IT_RMP_Msk|macro|SYSCFG_CFGR1_USB_IT_RMP_Msk
DECL|SYSCFG_CFGR1_USB_IT_RMP_Pos|macro|SYSCFG_CFGR1_USB_IT_RMP_Pos
DECL|SYSCFG_CFGR1_USB_IT_RMP|macro|SYSCFG_CFGR1_USB_IT_RMP
DECL|SYSCFG_CFGR2_LOCKUP_LOCK_Msk|macro|SYSCFG_CFGR2_LOCKUP_LOCK_Msk
DECL|SYSCFG_CFGR2_LOCKUP_LOCK_Pos|macro|SYSCFG_CFGR2_LOCKUP_LOCK_Pos
DECL|SYSCFG_CFGR2_LOCKUP_LOCK|macro|SYSCFG_CFGR2_LOCKUP_LOCK
DECL|SYSCFG_CFGR2_PVD_LOCK_Msk|macro|SYSCFG_CFGR2_PVD_LOCK_Msk
DECL|SYSCFG_CFGR2_PVD_LOCK_Pos|macro|SYSCFG_CFGR2_PVD_LOCK_Pos
DECL|SYSCFG_CFGR2_PVD_LOCK|macro|SYSCFG_CFGR2_PVD_LOCK
DECL|SYSCFG_EXTICR1_EXTI0_Msk|macro|SYSCFG_EXTICR1_EXTI0_Msk
DECL|SYSCFG_EXTICR1_EXTI0_PA|macro|SYSCFG_EXTICR1_EXTI0_PA
DECL|SYSCFG_EXTICR1_EXTI0_PB|macro|SYSCFG_EXTICR1_EXTI0_PB
DECL|SYSCFG_EXTICR1_EXTI0_PC|macro|SYSCFG_EXTICR1_EXTI0_PC
DECL|SYSCFG_EXTICR1_EXTI0_PD|macro|SYSCFG_EXTICR1_EXTI0_PD
DECL|SYSCFG_EXTICR1_EXTI0_PE|macro|SYSCFG_EXTICR1_EXTI0_PE
DECL|SYSCFG_EXTICR1_EXTI0_PF|macro|SYSCFG_EXTICR1_EXTI0_PF
DECL|SYSCFG_EXTICR1_EXTI0_Pos|macro|SYSCFG_EXTICR1_EXTI0_Pos
DECL|SYSCFG_EXTICR1_EXTI0|macro|SYSCFG_EXTICR1_EXTI0
DECL|SYSCFG_EXTICR1_EXTI1_Msk|macro|SYSCFG_EXTICR1_EXTI1_Msk
DECL|SYSCFG_EXTICR1_EXTI1_PA|macro|SYSCFG_EXTICR1_EXTI1_PA
DECL|SYSCFG_EXTICR1_EXTI1_PB|macro|SYSCFG_EXTICR1_EXTI1_PB
DECL|SYSCFG_EXTICR1_EXTI1_PC|macro|SYSCFG_EXTICR1_EXTI1_PC
DECL|SYSCFG_EXTICR1_EXTI1_PD|macro|SYSCFG_EXTICR1_EXTI1_PD
DECL|SYSCFG_EXTICR1_EXTI1_PE|macro|SYSCFG_EXTICR1_EXTI1_PE
DECL|SYSCFG_EXTICR1_EXTI1_PF|macro|SYSCFG_EXTICR1_EXTI1_PF
DECL|SYSCFG_EXTICR1_EXTI1_Pos|macro|SYSCFG_EXTICR1_EXTI1_Pos
DECL|SYSCFG_EXTICR1_EXTI1|macro|SYSCFG_EXTICR1_EXTI1
DECL|SYSCFG_EXTICR1_EXTI2_Msk|macro|SYSCFG_EXTICR1_EXTI2_Msk
DECL|SYSCFG_EXTICR1_EXTI2_PA|macro|SYSCFG_EXTICR1_EXTI2_PA
DECL|SYSCFG_EXTICR1_EXTI2_PB|macro|SYSCFG_EXTICR1_EXTI2_PB
DECL|SYSCFG_EXTICR1_EXTI2_PC|macro|SYSCFG_EXTICR1_EXTI2_PC
DECL|SYSCFG_EXTICR1_EXTI2_PD|macro|SYSCFG_EXTICR1_EXTI2_PD
DECL|SYSCFG_EXTICR1_EXTI2_PE|macro|SYSCFG_EXTICR1_EXTI2_PE
DECL|SYSCFG_EXTICR1_EXTI2_PF|macro|SYSCFG_EXTICR1_EXTI2_PF
DECL|SYSCFG_EXTICR1_EXTI2_Pos|macro|SYSCFG_EXTICR1_EXTI2_Pos
DECL|SYSCFG_EXTICR1_EXTI2|macro|SYSCFG_EXTICR1_EXTI2
DECL|SYSCFG_EXTICR1_EXTI3_Msk|macro|SYSCFG_EXTICR1_EXTI3_Msk
DECL|SYSCFG_EXTICR1_EXTI3_PA|macro|SYSCFG_EXTICR1_EXTI3_PA
DECL|SYSCFG_EXTICR1_EXTI3_PB|macro|SYSCFG_EXTICR1_EXTI3_PB
DECL|SYSCFG_EXTICR1_EXTI3_PC|macro|SYSCFG_EXTICR1_EXTI3_PC
DECL|SYSCFG_EXTICR1_EXTI3_PD|macro|SYSCFG_EXTICR1_EXTI3_PD
DECL|SYSCFG_EXTICR1_EXTI3_PE|macro|SYSCFG_EXTICR1_EXTI3_PE
DECL|SYSCFG_EXTICR1_EXTI3_Pos|macro|SYSCFG_EXTICR1_EXTI3_Pos
DECL|SYSCFG_EXTICR1_EXTI3|macro|SYSCFG_EXTICR1_EXTI3
DECL|SYSCFG_EXTICR2_EXTI4_Msk|macro|SYSCFG_EXTICR2_EXTI4_Msk
DECL|SYSCFG_EXTICR2_EXTI4_PA|macro|SYSCFG_EXTICR2_EXTI4_PA
DECL|SYSCFG_EXTICR2_EXTI4_PB|macro|SYSCFG_EXTICR2_EXTI4_PB
DECL|SYSCFG_EXTICR2_EXTI4_PC|macro|SYSCFG_EXTICR2_EXTI4_PC
DECL|SYSCFG_EXTICR2_EXTI4_PD|macro|SYSCFG_EXTICR2_EXTI4_PD
DECL|SYSCFG_EXTICR2_EXTI4_PE|macro|SYSCFG_EXTICR2_EXTI4_PE
DECL|SYSCFG_EXTICR2_EXTI4_PF|macro|SYSCFG_EXTICR2_EXTI4_PF
DECL|SYSCFG_EXTICR2_EXTI4_Pos|macro|SYSCFG_EXTICR2_EXTI4_Pos
DECL|SYSCFG_EXTICR2_EXTI4|macro|SYSCFG_EXTICR2_EXTI4
DECL|SYSCFG_EXTICR2_EXTI5_Msk|macro|SYSCFG_EXTICR2_EXTI5_Msk
DECL|SYSCFG_EXTICR2_EXTI5_PA|macro|SYSCFG_EXTICR2_EXTI5_PA
DECL|SYSCFG_EXTICR2_EXTI5_PB|macro|SYSCFG_EXTICR2_EXTI5_PB
DECL|SYSCFG_EXTICR2_EXTI5_PC|macro|SYSCFG_EXTICR2_EXTI5_PC
DECL|SYSCFG_EXTICR2_EXTI5_PD|macro|SYSCFG_EXTICR2_EXTI5_PD
DECL|SYSCFG_EXTICR2_EXTI5_PE|macro|SYSCFG_EXTICR2_EXTI5_PE
DECL|SYSCFG_EXTICR2_EXTI5_PF|macro|SYSCFG_EXTICR2_EXTI5_PF
DECL|SYSCFG_EXTICR2_EXTI5_Pos|macro|SYSCFG_EXTICR2_EXTI5_Pos
DECL|SYSCFG_EXTICR2_EXTI5|macro|SYSCFG_EXTICR2_EXTI5
DECL|SYSCFG_EXTICR2_EXTI6_Msk|macro|SYSCFG_EXTICR2_EXTI6_Msk
DECL|SYSCFG_EXTICR2_EXTI6_PA|macro|SYSCFG_EXTICR2_EXTI6_PA
DECL|SYSCFG_EXTICR2_EXTI6_PB|macro|SYSCFG_EXTICR2_EXTI6_PB
DECL|SYSCFG_EXTICR2_EXTI6_PC|macro|SYSCFG_EXTICR2_EXTI6_PC
DECL|SYSCFG_EXTICR2_EXTI6_PD|macro|SYSCFG_EXTICR2_EXTI6_PD
DECL|SYSCFG_EXTICR2_EXTI6_PE|macro|SYSCFG_EXTICR2_EXTI6_PE
DECL|SYSCFG_EXTICR2_EXTI6_PF|macro|SYSCFG_EXTICR2_EXTI6_PF
DECL|SYSCFG_EXTICR2_EXTI6_Pos|macro|SYSCFG_EXTICR2_EXTI6_Pos
DECL|SYSCFG_EXTICR2_EXTI6|macro|SYSCFG_EXTICR2_EXTI6
DECL|SYSCFG_EXTICR2_EXTI7_Msk|macro|SYSCFG_EXTICR2_EXTI7_Msk
DECL|SYSCFG_EXTICR2_EXTI7_PA|macro|SYSCFG_EXTICR2_EXTI7_PA
DECL|SYSCFG_EXTICR2_EXTI7_PB|macro|SYSCFG_EXTICR2_EXTI7_PB
DECL|SYSCFG_EXTICR2_EXTI7_PC|macro|SYSCFG_EXTICR2_EXTI7_PC
DECL|SYSCFG_EXTICR2_EXTI7_PD|macro|SYSCFG_EXTICR2_EXTI7_PD
DECL|SYSCFG_EXTICR2_EXTI7_PE|macro|SYSCFG_EXTICR2_EXTI7_PE
DECL|SYSCFG_EXTICR2_EXTI7_Pos|macro|SYSCFG_EXTICR2_EXTI7_Pos
DECL|SYSCFG_EXTICR2_EXTI7|macro|SYSCFG_EXTICR2_EXTI7
DECL|SYSCFG_EXTICR3_EXTI10_Msk|macro|SYSCFG_EXTICR3_EXTI10_Msk
DECL|SYSCFG_EXTICR3_EXTI10_PA|macro|SYSCFG_EXTICR3_EXTI10_PA
DECL|SYSCFG_EXTICR3_EXTI10_PB|macro|SYSCFG_EXTICR3_EXTI10_PB
DECL|SYSCFG_EXTICR3_EXTI10_PC|macro|SYSCFG_EXTICR3_EXTI10_PC
DECL|SYSCFG_EXTICR3_EXTI10_PD|macro|SYSCFG_EXTICR3_EXTI10_PD
DECL|SYSCFG_EXTICR3_EXTI10_PE|macro|SYSCFG_EXTICR3_EXTI10_PE
DECL|SYSCFG_EXTICR3_EXTI10_PF|macro|SYSCFG_EXTICR3_EXTI10_PF
DECL|SYSCFG_EXTICR3_EXTI10_Pos|macro|SYSCFG_EXTICR3_EXTI10_Pos
DECL|SYSCFG_EXTICR3_EXTI10|macro|SYSCFG_EXTICR3_EXTI10
DECL|SYSCFG_EXTICR3_EXTI11_Msk|macro|SYSCFG_EXTICR3_EXTI11_Msk
DECL|SYSCFG_EXTICR3_EXTI11_PA|macro|SYSCFG_EXTICR3_EXTI11_PA
DECL|SYSCFG_EXTICR3_EXTI11_PB|macro|SYSCFG_EXTICR3_EXTI11_PB
DECL|SYSCFG_EXTICR3_EXTI11_PC|macro|SYSCFG_EXTICR3_EXTI11_PC
DECL|SYSCFG_EXTICR3_EXTI11_PD|macro|SYSCFG_EXTICR3_EXTI11_PD
DECL|SYSCFG_EXTICR3_EXTI11_PE|macro|SYSCFG_EXTICR3_EXTI11_PE
DECL|SYSCFG_EXTICR3_EXTI11_Pos|macro|SYSCFG_EXTICR3_EXTI11_Pos
DECL|SYSCFG_EXTICR3_EXTI11|macro|SYSCFG_EXTICR3_EXTI11
DECL|SYSCFG_EXTICR3_EXTI8_Msk|macro|SYSCFG_EXTICR3_EXTI8_Msk
DECL|SYSCFG_EXTICR3_EXTI8_PA|macro|SYSCFG_EXTICR3_EXTI8_PA
DECL|SYSCFG_EXTICR3_EXTI8_PB|macro|SYSCFG_EXTICR3_EXTI8_PB
DECL|SYSCFG_EXTICR3_EXTI8_PC|macro|SYSCFG_EXTICR3_EXTI8_PC
DECL|SYSCFG_EXTICR3_EXTI8_PD|macro|SYSCFG_EXTICR3_EXTI8_PD
DECL|SYSCFG_EXTICR3_EXTI8_PE|macro|SYSCFG_EXTICR3_EXTI8_PE
DECL|SYSCFG_EXTICR3_EXTI8_Pos|macro|SYSCFG_EXTICR3_EXTI8_Pos
DECL|SYSCFG_EXTICR3_EXTI8|macro|SYSCFG_EXTICR3_EXTI8
DECL|SYSCFG_EXTICR3_EXTI9_Msk|macro|SYSCFG_EXTICR3_EXTI9_Msk
DECL|SYSCFG_EXTICR3_EXTI9_PA|macro|SYSCFG_EXTICR3_EXTI9_PA
DECL|SYSCFG_EXTICR3_EXTI9_PB|macro|SYSCFG_EXTICR3_EXTI9_PB
DECL|SYSCFG_EXTICR3_EXTI9_PC|macro|SYSCFG_EXTICR3_EXTI9_PC
DECL|SYSCFG_EXTICR3_EXTI9_PD|macro|SYSCFG_EXTICR3_EXTI9_PD
DECL|SYSCFG_EXTICR3_EXTI9_PE|macro|SYSCFG_EXTICR3_EXTI9_PE
DECL|SYSCFG_EXTICR3_EXTI9_PF|macro|SYSCFG_EXTICR3_EXTI9_PF
DECL|SYSCFG_EXTICR3_EXTI9_Pos|macro|SYSCFG_EXTICR3_EXTI9_Pos
DECL|SYSCFG_EXTICR3_EXTI9|macro|SYSCFG_EXTICR3_EXTI9
DECL|SYSCFG_EXTICR4_EXTI12_Msk|macro|SYSCFG_EXTICR4_EXTI12_Msk
DECL|SYSCFG_EXTICR4_EXTI12_PA|macro|SYSCFG_EXTICR4_EXTI12_PA
DECL|SYSCFG_EXTICR4_EXTI12_PB|macro|SYSCFG_EXTICR4_EXTI12_PB
DECL|SYSCFG_EXTICR4_EXTI12_PC|macro|SYSCFG_EXTICR4_EXTI12_PC
DECL|SYSCFG_EXTICR4_EXTI12_PD|macro|SYSCFG_EXTICR4_EXTI12_PD
DECL|SYSCFG_EXTICR4_EXTI12_PE|macro|SYSCFG_EXTICR4_EXTI12_PE
DECL|SYSCFG_EXTICR4_EXTI12_Pos|macro|SYSCFG_EXTICR4_EXTI12_Pos
DECL|SYSCFG_EXTICR4_EXTI12|macro|SYSCFG_EXTICR4_EXTI12
DECL|SYSCFG_EXTICR4_EXTI13_Msk|macro|SYSCFG_EXTICR4_EXTI13_Msk
DECL|SYSCFG_EXTICR4_EXTI13_PA|macro|SYSCFG_EXTICR4_EXTI13_PA
DECL|SYSCFG_EXTICR4_EXTI13_PB|macro|SYSCFG_EXTICR4_EXTI13_PB
DECL|SYSCFG_EXTICR4_EXTI13_PC|macro|SYSCFG_EXTICR4_EXTI13_PC
DECL|SYSCFG_EXTICR4_EXTI13_PD|macro|SYSCFG_EXTICR4_EXTI13_PD
DECL|SYSCFG_EXTICR4_EXTI13_PE|macro|SYSCFG_EXTICR4_EXTI13_PE
DECL|SYSCFG_EXTICR4_EXTI13_Pos|macro|SYSCFG_EXTICR4_EXTI13_Pos
DECL|SYSCFG_EXTICR4_EXTI13|macro|SYSCFG_EXTICR4_EXTI13
DECL|SYSCFG_EXTICR4_EXTI14_Msk|macro|SYSCFG_EXTICR4_EXTI14_Msk
DECL|SYSCFG_EXTICR4_EXTI14_PA|macro|SYSCFG_EXTICR4_EXTI14_PA
DECL|SYSCFG_EXTICR4_EXTI14_PB|macro|SYSCFG_EXTICR4_EXTI14_PB
DECL|SYSCFG_EXTICR4_EXTI14_PC|macro|SYSCFG_EXTICR4_EXTI14_PC
DECL|SYSCFG_EXTICR4_EXTI14_PD|macro|SYSCFG_EXTICR4_EXTI14_PD
DECL|SYSCFG_EXTICR4_EXTI14_PE|macro|SYSCFG_EXTICR4_EXTI14_PE
DECL|SYSCFG_EXTICR4_EXTI14_Pos|macro|SYSCFG_EXTICR4_EXTI14_Pos
DECL|SYSCFG_EXTICR4_EXTI14|macro|SYSCFG_EXTICR4_EXTI14
DECL|SYSCFG_EXTICR4_EXTI15_Msk|macro|SYSCFG_EXTICR4_EXTI15_Msk
DECL|SYSCFG_EXTICR4_EXTI15_PA|macro|SYSCFG_EXTICR4_EXTI15_PA
DECL|SYSCFG_EXTICR4_EXTI15_PB|macro|SYSCFG_EXTICR4_EXTI15_PB
DECL|SYSCFG_EXTICR4_EXTI15_PC|macro|SYSCFG_EXTICR4_EXTI15_PC
DECL|SYSCFG_EXTICR4_EXTI15_PD|macro|SYSCFG_EXTICR4_EXTI15_PD
DECL|SYSCFG_EXTICR4_EXTI15_PE|macro|SYSCFG_EXTICR4_EXTI15_PE
DECL|SYSCFG_EXTICR4_EXTI15_Pos|macro|SYSCFG_EXTICR4_EXTI15_Pos
DECL|SYSCFG_EXTICR4_EXTI15|macro|SYSCFG_EXTICR4_EXTI15
DECL|SYSCFG_TypeDef|typedef|} SYSCFG_TypeDef;
DECL|SYSCFG|macro|SYSCFG
DECL|SysTick_IRQn|enumerator|SysTick_IRQn = -1, /*!< 15 Cortex-M4 System Tick Interrupt */
DECL|TAFCR|member|__IO uint32_t TAFCR; /*!< RTC tamper and alternate function configuration register, Address offset: 0x40 */
DECL|TAMP_STAMP_IRQn|enumerator|TAMP_STAMP_IRQn = 2, /*!< Tamper and TimeStamp interrupts through the EXTI line 19 */
DECL|TDHR|member|__IO uint32_t TDHR; /*!< CAN mailbox data high register */
DECL|TDLR|member|__IO uint32_t TDLR; /*!< CAN mailbox data low register */
DECL|TDR|member|__IO uint16_t TDR; /*!< USART Transmit Data register, Address offset: 0x28 */
DECL|TDTR|member|__IO uint32_t TDTR; /*!< CAN mailbox data length control and time stamp register */
DECL|TIM15_BASE|macro|TIM15_BASE
DECL|TIM15_IRQHandler|macro|TIM15_IRQHandler
DECL|TIM15_IRQn|macro|TIM15_IRQn
DECL|TIM15|macro|TIM15
DECL|TIM16_BASE|macro|TIM16_BASE
DECL|TIM16_IRQHandler|macro|TIM16_IRQHandler
DECL|TIM16_IRQn|macro|TIM16_IRQn
DECL|TIM16_OR_TI1_RMP_0|macro|TIM16_OR_TI1_RMP_0
DECL|TIM16_OR_TI1_RMP_1|macro|TIM16_OR_TI1_RMP_1
DECL|TIM16_OR_TI1_RMP_Msk|macro|TIM16_OR_TI1_RMP_Msk
DECL|TIM16_OR_TI1_RMP_Pos|macro|TIM16_OR_TI1_RMP_Pos
DECL|TIM16_OR_TI1_RMP|macro|TIM16_OR_TI1_RMP
DECL|TIM16|macro|TIM16
DECL|TIM17_BASE|macro|TIM17_BASE
DECL|TIM17_IRQHandler|macro|TIM17_IRQHandler
DECL|TIM17_IRQn|macro|TIM17_IRQn
DECL|TIM17|macro|TIM17
DECL|TIM18_DAC2_IRQHandler|macro|TIM18_DAC2_IRQHandler
DECL|TIM18_DAC2_IRQn|macro|TIM18_DAC2_IRQn
DECL|TIM1_BASE|macro|TIM1_BASE
DECL|TIM1_BRK_TIM15_IRQn|enumerator|TIM1_BRK_TIM15_IRQn = 24, /*!< TIM1 Break and TIM15 Interrupts */
DECL|TIM1_CC_IRQn|enumerator|TIM1_CC_IRQn = 27, /*!< TIM1 Capture Compare Interrupt */
DECL|TIM1_OR_ETR_RMP_0|macro|TIM1_OR_ETR_RMP_0
DECL|TIM1_OR_ETR_RMP_1|macro|TIM1_OR_ETR_RMP_1
DECL|TIM1_OR_ETR_RMP_2|macro|TIM1_OR_ETR_RMP_2
DECL|TIM1_OR_ETR_RMP_3|macro|TIM1_OR_ETR_RMP_3
DECL|TIM1_OR_ETR_RMP_Msk|macro|TIM1_OR_ETR_RMP_Msk
DECL|TIM1_OR_ETR_RMP_Pos|macro|TIM1_OR_ETR_RMP_Pos
DECL|TIM1_OR_ETR_RMP|macro|TIM1_OR_ETR_RMP
DECL|TIM1_TRG_COM_TIM17_IRQn|enumerator|TIM1_TRG_COM_TIM17_IRQn = 26, /*!< TIM1 Trigger and Commutation and TIM17 Interrupt */
DECL|TIM1_UP_TIM16_IRQn|enumerator|TIM1_UP_TIM16_IRQn = 25, /*!< TIM1 Update and TIM16 Interrupts */
DECL|TIM1|macro|TIM1
DECL|TIM2_BASE|macro|TIM2_BASE
DECL|TIM2_IRQn|enumerator|TIM2_IRQn = 28, /*!< TIM2 global Interrupt */
DECL|TIM2|macro|TIM2
DECL|TIM6_BASE|macro|TIM6_BASE
DECL|TIM6_DAC1_IRQHandler|macro|TIM6_DAC1_IRQHandler
DECL|TIM6_DAC1_IRQn|macro|TIM6_DAC1_IRQn
DECL|TIM6_DAC_IRQn|enumerator|TIM6_DAC_IRQn = 54, /*!< TIM6 global and DAC underrun error Interrupt */
DECL|TIM6|macro|TIM6
DECL|TIMEOUTR|member|__IO uint32_t TIMEOUTR; /*!< I2C Timeout register, Address offset: 0x14 */
DECL|TIMINGR|member|__IO uint32_t TIMINGR; /*!< I2C Timing register, Address offset: 0x10 */
DECL|TIM_ARR_ARR_Msk|macro|TIM_ARR_ARR_Msk
DECL|TIM_ARR_ARR_Pos|macro|TIM_ARR_ARR_Pos
DECL|TIM_ARR_ARR|macro|TIM_ARR_ARR
DECL|TIM_BDTR_AOE_Msk|macro|TIM_BDTR_AOE_Msk
DECL|TIM_BDTR_AOE_Pos|macro|TIM_BDTR_AOE_Pos
DECL|TIM_BDTR_AOE|macro|TIM_BDTR_AOE
DECL|TIM_BDTR_BK2E_Msk|macro|TIM_BDTR_BK2E_Msk
DECL|TIM_BDTR_BK2E_Pos|macro|TIM_BDTR_BK2E_Pos
DECL|TIM_BDTR_BK2E|macro|TIM_BDTR_BK2E
DECL|TIM_BDTR_BK2F_Msk|macro|TIM_BDTR_BK2F_Msk
DECL|TIM_BDTR_BK2F_Pos|macro|TIM_BDTR_BK2F_Pos
DECL|TIM_BDTR_BK2F|macro|TIM_BDTR_BK2F
DECL|TIM_BDTR_BK2P_Msk|macro|TIM_BDTR_BK2P_Msk
DECL|TIM_BDTR_BK2P_Pos|macro|TIM_BDTR_BK2P_Pos
DECL|TIM_BDTR_BK2P|macro|TIM_BDTR_BK2P
DECL|TIM_BDTR_BKE_Msk|macro|TIM_BDTR_BKE_Msk
DECL|TIM_BDTR_BKE_Pos|macro|TIM_BDTR_BKE_Pos
DECL|TIM_BDTR_BKE|macro|TIM_BDTR_BKE
DECL|TIM_BDTR_BKF_Msk|macro|TIM_BDTR_BKF_Msk
DECL|TIM_BDTR_BKF_Pos|macro|TIM_BDTR_BKF_Pos
DECL|TIM_BDTR_BKF|macro|TIM_BDTR_BKF
DECL|TIM_BDTR_BKP_Msk|macro|TIM_BDTR_BKP_Msk
DECL|TIM_BDTR_BKP_Pos|macro|TIM_BDTR_BKP_Pos
DECL|TIM_BDTR_BKP|macro|TIM_BDTR_BKP
DECL|TIM_BDTR_DTG_0|macro|TIM_BDTR_DTG_0
DECL|TIM_BDTR_DTG_1|macro|TIM_BDTR_DTG_1
DECL|TIM_BDTR_DTG_2|macro|TIM_BDTR_DTG_2
DECL|TIM_BDTR_DTG_3|macro|TIM_BDTR_DTG_3
DECL|TIM_BDTR_DTG_4|macro|TIM_BDTR_DTG_4
DECL|TIM_BDTR_DTG_5|macro|TIM_BDTR_DTG_5
DECL|TIM_BDTR_DTG_6|macro|TIM_BDTR_DTG_6
DECL|TIM_BDTR_DTG_7|macro|TIM_BDTR_DTG_7
DECL|TIM_BDTR_DTG_Msk|macro|TIM_BDTR_DTG_Msk
DECL|TIM_BDTR_DTG_Pos|macro|TIM_BDTR_DTG_Pos
DECL|TIM_BDTR_DTG|macro|TIM_BDTR_DTG
DECL|TIM_BDTR_LOCK_0|macro|TIM_BDTR_LOCK_0
DECL|TIM_BDTR_LOCK_1|macro|TIM_BDTR_LOCK_1
DECL|TIM_BDTR_LOCK_Msk|macro|TIM_BDTR_LOCK_Msk
DECL|TIM_BDTR_LOCK_Pos|macro|TIM_BDTR_LOCK_Pos
DECL|TIM_BDTR_LOCK|macro|TIM_BDTR_LOCK
DECL|TIM_BDTR_MOE_Msk|macro|TIM_BDTR_MOE_Msk
DECL|TIM_BDTR_MOE_Pos|macro|TIM_BDTR_MOE_Pos
DECL|TIM_BDTR_MOE|macro|TIM_BDTR_MOE
DECL|TIM_BDTR_OSSI_Msk|macro|TIM_BDTR_OSSI_Msk
DECL|TIM_BDTR_OSSI_Pos|macro|TIM_BDTR_OSSI_Pos
DECL|TIM_BDTR_OSSI|macro|TIM_BDTR_OSSI
DECL|TIM_BDTR_OSSR_Msk|macro|TIM_BDTR_OSSR_Msk
DECL|TIM_BDTR_OSSR_Pos|macro|TIM_BDTR_OSSR_Pos
DECL|TIM_BDTR_OSSR|macro|TIM_BDTR_OSSR
DECL|TIM_CCER_CC1E_Msk|macro|TIM_CCER_CC1E_Msk
DECL|TIM_CCER_CC1E_Pos|macro|TIM_CCER_CC1E_Pos
DECL|TIM_CCER_CC1E|macro|TIM_CCER_CC1E
DECL|TIM_CCER_CC1NE_Msk|macro|TIM_CCER_CC1NE_Msk
DECL|TIM_CCER_CC1NE_Pos|macro|TIM_CCER_CC1NE_Pos
DECL|TIM_CCER_CC1NE|macro|TIM_CCER_CC1NE
DECL|TIM_CCER_CC1NP_Msk|macro|TIM_CCER_CC1NP_Msk
DECL|TIM_CCER_CC1NP_Pos|macro|TIM_CCER_CC1NP_Pos
DECL|TIM_CCER_CC1NP|macro|TIM_CCER_CC1NP
DECL|TIM_CCER_CC1P_Msk|macro|TIM_CCER_CC1P_Msk
DECL|TIM_CCER_CC1P_Pos|macro|TIM_CCER_CC1P_Pos
DECL|TIM_CCER_CC1P|macro|TIM_CCER_CC1P
DECL|TIM_CCER_CC2E_Msk|macro|TIM_CCER_CC2E_Msk
DECL|TIM_CCER_CC2E_Pos|macro|TIM_CCER_CC2E_Pos
DECL|TIM_CCER_CC2E|macro|TIM_CCER_CC2E
DECL|TIM_CCER_CC2NE_Msk|macro|TIM_CCER_CC2NE_Msk
DECL|TIM_CCER_CC2NE_Pos|macro|TIM_CCER_CC2NE_Pos
DECL|TIM_CCER_CC2NE|macro|TIM_CCER_CC2NE
DECL|TIM_CCER_CC2NP_Msk|macro|TIM_CCER_CC2NP_Msk
DECL|TIM_CCER_CC2NP_Pos|macro|TIM_CCER_CC2NP_Pos
DECL|TIM_CCER_CC2NP|macro|TIM_CCER_CC2NP
DECL|TIM_CCER_CC2P_Msk|macro|TIM_CCER_CC2P_Msk
DECL|TIM_CCER_CC2P_Pos|macro|TIM_CCER_CC2P_Pos
DECL|TIM_CCER_CC2P|macro|TIM_CCER_CC2P
DECL|TIM_CCER_CC3E_Msk|macro|TIM_CCER_CC3E_Msk
DECL|TIM_CCER_CC3E_Pos|macro|TIM_CCER_CC3E_Pos
DECL|TIM_CCER_CC3E|macro|TIM_CCER_CC3E
DECL|TIM_CCER_CC3NE_Msk|macro|TIM_CCER_CC3NE_Msk
DECL|TIM_CCER_CC3NE_Pos|macro|TIM_CCER_CC3NE_Pos
DECL|TIM_CCER_CC3NE|macro|TIM_CCER_CC3NE
DECL|TIM_CCER_CC3NP_Msk|macro|TIM_CCER_CC3NP_Msk
DECL|TIM_CCER_CC3NP_Pos|macro|TIM_CCER_CC3NP_Pos
DECL|TIM_CCER_CC3NP|macro|TIM_CCER_CC3NP
DECL|TIM_CCER_CC3P_Msk|macro|TIM_CCER_CC3P_Msk
DECL|TIM_CCER_CC3P_Pos|macro|TIM_CCER_CC3P_Pos
DECL|TIM_CCER_CC3P|macro|TIM_CCER_CC3P
DECL|TIM_CCER_CC4E_Msk|macro|TIM_CCER_CC4E_Msk
DECL|TIM_CCER_CC4E_Pos|macro|TIM_CCER_CC4E_Pos
DECL|TIM_CCER_CC4E|macro|TIM_CCER_CC4E
DECL|TIM_CCER_CC4NP_Msk|macro|TIM_CCER_CC4NP_Msk
DECL|TIM_CCER_CC4NP_Pos|macro|TIM_CCER_CC4NP_Pos
DECL|TIM_CCER_CC4NP|macro|TIM_CCER_CC4NP
DECL|TIM_CCER_CC4P_Msk|macro|TIM_CCER_CC4P_Msk
DECL|TIM_CCER_CC4P_Pos|macro|TIM_CCER_CC4P_Pos
DECL|TIM_CCER_CC4P|macro|TIM_CCER_CC4P
DECL|TIM_CCER_CC5E_Msk|macro|TIM_CCER_CC5E_Msk
DECL|TIM_CCER_CC5E_Pos|macro|TIM_CCER_CC5E_Pos
DECL|TIM_CCER_CC5E|macro|TIM_CCER_CC5E
DECL|TIM_CCER_CC5P_Msk|macro|TIM_CCER_CC5P_Msk
DECL|TIM_CCER_CC5P_Pos|macro|TIM_CCER_CC5P_Pos
DECL|TIM_CCER_CC5P|macro|TIM_CCER_CC5P
DECL|TIM_CCER_CC6E_Msk|macro|TIM_CCER_CC6E_Msk
DECL|TIM_CCER_CC6E_Pos|macro|TIM_CCER_CC6E_Pos
DECL|TIM_CCER_CC6E|macro|TIM_CCER_CC6E
DECL|TIM_CCER_CC6P_Msk|macro|TIM_CCER_CC6P_Msk
DECL|TIM_CCER_CC6P_Pos|macro|TIM_CCER_CC6P_Pos
DECL|TIM_CCER_CC6P|macro|TIM_CCER_CC6P
DECL|TIM_CCMR1_CC1S_0|macro|TIM_CCMR1_CC1S_0
DECL|TIM_CCMR1_CC1S_1|macro|TIM_CCMR1_CC1S_1
DECL|TIM_CCMR1_CC1S_Msk|macro|TIM_CCMR1_CC1S_Msk
DECL|TIM_CCMR1_CC1S_Pos|macro|TIM_CCMR1_CC1S_Pos
DECL|TIM_CCMR1_CC1S|macro|TIM_CCMR1_CC1S
DECL|TIM_CCMR1_CC2S_0|macro|TIM_CCMR1_CC2S_0
DECL|TIM_CCMR1_CC2S_1|macro|TIM_CCMR1_CC2S_1
DECL|TIM_CCMR1_CC2S_Msk|macro|TIM_CCMR1_CC2S_Msk
DECL|TIM_CCMR1_CC2S_Pos|macro|TIM_CCMR1_CC2S_Pos
DECL|TIM_CCMR1_CC2S|macro|TIM_CCMR1_CC2S
DECL|TIM_CCMR1_IC1F_0|macro|TIM_CCMR1_IC1F_0
DECL|TIM_CCMR1_IC1F_1|macro|TIM_CCMR1_IC1F_1
DECL|TIM_CCMR1_IC1F_2|macro|TIM_CCMR1_IC1F_2
DECL|TIM_CCMR1_IC1F_3|macro|TIM_CCMR1_IC1F_3
DECL|TIM_CCMR1_IC1F_Msk|macro|TIM_CCMR1_IC1F_Msk
DECL|TIM_CCMR1_IC1F_Pos|macro|TIM_CCMR1_IC1F_Pos
DECL|TIM_CCMR1_IC1F|macro|TIM_CCMR1_IC1F
DECL|TIM_CCMR1_IC1PSC_0|macro|TIM_CCMR1_IC1PSC_0
DECL|TIM_CCMR1_IC1PSC_1|macro|TIM_CCMR1_IC1PSC_1
DECL|TIM_CCMR1_IC1PSC_Msk|macro|TIM_CCMR1_IC1PSC_Msk
DECL|TIM_CCMR1_IC1PSC_Pos|macro|TIM_CCMR1_IC1PSC_Pos
DECL|TIM_CCMR1_IC1PSC|macro|TIM_CCMR1_IC1PSC
DECL|TIM_CCMR1_IC2F_0|macro|TIM_CCMR1_IC2F_0
DECL|TIM_CCMR1_IC2F_1|macro|TIM_CCMR1_IC2F_1
DECL|TIM_CCMR1_IC2F_2|macro|TIM_CCMR1_IC2F_2
DECL|TIM_CCMR1_IC2F_3|macro|TIM_CCMR1_IC2F_3
DECL|TIM_CCMR1_IC2F_Msk|macro|TIM_CCMR1_IC2F_Msk
DECL|TIM_CCMR1_IC2F_Pos|macro|TIM_CCMR1_IC2F_Pos
DECL|TIM_CCMR1_IC2F|macro|TIM_CCMR1_IC2F
DECL|TIM_CCMR1_IC2PSC_0|macro|TIM_CCMR1_IC2PSC_0
DECL|TIM_CCMR1_IC2PSC_1|macro|TIM_CCMR1_IC2PSC_1
DECL|TIM_CCMR1_IC2PSC_Msk|macro|TIM_CCMR1_IC2PSC_Msk
DECL|TIM_CCMR1_IC2PSC_Pos|macro|TIM_CCMR1_IC2PSC_Pos
DECL|TIM_CCMR1_IC2PSC|macro|TIM_CCMR1_IC2PSC
DECL|TIM_CCMR1_OC1CE_Msk|macro|TIM_CCMR1_OC1CE_Msk
DECL|TIM_CCMR1_OC1CE_Pos|macro|TIM_CCMR1_OC1CE_Pos
DECL|TIM_CCMR1_OC1CE|macro|TIM_CCMR1_OC1CE
DECL|TIM_CCMR1_OC1FE_Msk|macro|TIM_CCMR1_OC1FE_Msk
DECL|TIM_CCMR1_OC1FE_Pos|macro|TIM_CCMR1_OC1FE_Pos
DECL|TIM_CCMR1_OC1FE|macro|TIM_CCMR1_OC1FE
DECL|TIM_CCMR1_OC1M_0|macro|TIM_CCMR1_OC1M_0
DECL|TIM_CCMR1_OC1M_1|macro|TIM_CCMR1_OC1M_1
DECL|TIM_CCMR1_OC1M_2|macro|TIM_CCMR1_OC1M_2
DECL|TIM_CCMR1_OC1M_3|macro|TIM_CCMR1_OC1M_3
DECL|TIM_CCMR1_OC1M_Msk|macro|TIM_CCMR1_OC1M_Msk
DECL|TIM_CCMR1_OC1M_Pos|macro|TIM_CCMR1_OC1M_Pos
DECL|TIM_CCMR1_OC1M|macro|TIM_CCMR1_OC1M
DECL|TIM_CCMR1_OC1PE_Msk|macro|TIM_CCMR1_OC1PE_Msk
DECL|TIM_CCMR1_OC1PE_Pos|macro|TIM_CCMR1_OC1PE_Pos
DECL|TIM_CCMR1_OC1PE|macro|TIM_CCMR1_OC1PE
DECL|TIM_CCMR1_OC2CE_Msk|macro|TIM_CCMR1_OC2CE_Msk
DECL|TIM_CCMR1_OC2CE_Pos|macro|TIM_CCMR1_OC2CE_Pos
DECL|TIM_CCMR1_OC2CE|macro|TIM_CCMR1_OC2CE
DECL|TIM_CCMR1_OC2FE_Msk|macro|TIM_CCMR1_OC2FE_Msk
DECL|TIM_CCMR1_OC2FE_Pos|macro|TIM_CCMR1_OC2FE_Pos
DECL|TIM_CCMR1_OC2FE|macro|TIM_CCMR1_OC2FE
DECL|TIM_CCMR1_OC2M_0|macro|TIM_CCMR1_OC2M_0
DECL|TIM_CCMR1_OC2M_1|macro|TIM_CCMR1_OC2M_1
DECL|TIM_CCMR1_OC2M_2|macro|TIM_CCMR1_OC2M_2
DECL|TIM_CCMR1_OC2M_3|macro|TIM_CCMR1_OC2M_3
DECL|TIM_CCMR1_OC2M_Msk|macro|TIM_CCMR1_OC2M_Msk
DECL|TIM_CCMR1_OC2M_Pos|macro|TIM_CCMR1_OC2M_Pos
DECL|TIM_CCMR1_OC2M|macro|TIM_CCMR1_OC2M
DECL|TIM_CCMR1_OC2PE_Msk|macro|TIM_CCMR1_OC2PE_Msk
DECL|TIM_CCMR1_OC2PE_Pos|macro|TIM_CCMR1_OC2PE_Pos
DECL|TIM_CCMR1_OC2PE|macro|TIM_CCMR1_OC2PE
DECL|TIM_CCMR2_CC3S_0|macro|TIM_CCMR2_CC3S_0
DECL|TIM_CCMR2_CC3S_1|macro|TIM_CCMR2_CC3S_1
DECL|TIM_CCMR2_CC3S_Msk|macro|TIM_CCMR2_CC3S_Msk
DECL|TIM_CCMR2_CC3S_Pos|macro|TIM_CCMR2_CC3S_Pos
DECL|TIM_CCMR2_CC3S|macro|TIM_CCMR2_CC3S
DECL|TIM_CCMR2_CC4S_0|macro|TIM_CCMR2_CC4S_0
DECL|TIM_CCMR2_CC4S_1|macro|TIM_CCMR2_CC4S_1
DECL|TIM_CCMR2_CC4S_Msk|macro|TIM_CCMR2_CC4S_Msk
DECL|TIM_CCMR2_CC4S_Pos|macro|TIM_CCMR2_CC4S_Pos
DECL|TIM_CCMR2_CC4S|macro|TIM_CCMR2_CC4S
DECL|TIM_CCMR2_IC3F_0|macro|TIM_CCMR2_IC3F_0
DECL|TIM_CCMR2_IC3F_1|macro|TIM_CCMR2_IC3F_1
DECL|TIM_CCMR2_IC3F_2|macro|TIM_CCMR2_IC3F_2
DECL|TIM_CCMR2_IC3F_3|macro|TIM_CCMR2_IC3F_3
DECL|TIM_CCMR2_IC3F_Msk|macro|TIM_CCMR2_IC3F_Msk
DECL|TIM_CCMR2_IC3F_Pos|macro|TIM_CCMR2_IC3F_Pos
DECL|TIM_CCMR2_IC3F|macro|TIM_CCMR2_IC3F
DECL|TIM_CCMR2_IC3PSC_0|macro|TIM_CCMR2_IC3PSC_0
DECL|TIM_CCMR2_IC3PSC_1|macro|TIM_CCMR2_IC3PSC_1
DECL|TIM_CCMR2_IC3PSC_Msk|macro|TIM_CCMR2_IC3PSC_Msk
DECL|TIM_CCMR2_IC3PSC_Pos|macro|TIM_CCMR2_IC3PSC_Pos
DECL|TIM_CCMR2_IC3PSC|macro|TIM_CCMR2_IC3PSC
DECL|TIM_CCMR2_IC4F_0|macro|TIM_CCMR2_IC4F_0
DECL|TIM_CCMR2_IC4F_1|macro|TIM_CCMR2_IC4F_1
DECL|TIM_CCMR2_IC4F_2|macro|TIM_CCMR2_IC4F_2
DECL|TIM_CCMR2_IC4F_3|macro|TIM_CCMR2_IC4F_3
DECL|TIM_CCMR2_IC4F_Msk|macro|TIM_CCMR2_IC4F_Msk
DECL|TIM_CCMR2_IC4F_Pos|macro|TIM_CCMR2_IC4F_Pos
DECL|TIM_CCMR2_IC4F|macro|TIM_CCMR2_IC4F
DECL|TIM_CCMR2_IC4PSC_0|macro|TIM_CCMR2_IC4PSC_0
DECL|TIM_CCMR2_IC4PSC_1|macro|TIM_CCMR2_IC4PSC_1
DECL|TIM_CCMR2_IC4PSC_Msk|macro|TIM_CCMR2_IC4PSC_Msk
DECL|TIM_CCMR2_IC4PSC_Pos|macro|TIM_CCMR2_IC4PSC_Pos
DECL|TIM_CCMR2_IC4PSC|macro|TIM_CCMR2_IC4PSC
DECL|TIM_CCMR2_OC3CE_Msk|macro|TIM_CCMR2_OC3CE_Msk
DECL|TIM_CCMR2_OC3CE_Pos|macro|TIM_CCMR2_OC3CE_Pos
DECL|TIM_CCMR2_OC3CE|macro|TIM_CCMR2_OC3CE
DECL|TIM_CCMR2_OC3FE_Msk|macro|TIM_CCMR2_OC3FE_Msk
DECL|TIM_CCMR2_OC3FE_Pos|macro|TIM_CCMR2_OC3FE_Pos
DECL|TIM_CCMR2_OC3FE|macro|TIM_CCMR2_OC3FE
DECL|TIM_CCMR2_OC3M_0|macro|TIM_CCMR2_OC3M_0
DECL|TIM_CCMR2_OC3M_1|macro|TIM_CCMR2_OC3M_1
DECL|TIM_CCMR2_OC3M_2|macro|TIM_CCMR2_OC3M_2
DECL|TIM_CCMR2_OC3M_3|macro|TIM_CCMR2_OC3M_3
DECL|TIM_CCMR2_OC3M_Msk|macro|TIM_CCMR2_OC3M_Msk
DECL|TIM_CCMR2_OC3M_Pos|macro|TIM_CCMR2_OC3M_Pos
DECL|TIM_CCMR2_OC3M|macro|TIM_CCMR2_OC3M
DECL|TIM_CCMR2_OC3PE_Msk|macro|TIM_CCMR2_OC3PE_Msk
DECL|TIM_CCMR2_OC3PE_Pos|macro|TIM_CCMR2_OC3PE_Pos
DECL|TIM_CCMR2_OC3PE|macro|TIM_CCMR2_OC3PE
DECL|TIM_CCMR2_OC4CE_Msk|macro|TIM_CCMR2_OC4CE_Msk
DECL|TIM_CCMR2_OC4CE_Pos|macro|TIM_CCMR2_OC4CE_Pos
DECL|TIM_CCMR2_OC4CE|macro|TIM_CCMR2_OC4CE
DECL|TIM_CCMR2_OC4FE_Msk|macro|TIM_CCMR2_OC4FE_Msk
DECL|TIM_CCMR2_OC4FE_Pos|macro|TIM_CCMR2_OC4FE_Pos
DECL|TIM_CCMR2_OC4FE|macro|TIM_CCMR2_OC4FE
DECL|TIM_CCMR2_OC4M_0|macro|TIM_CCMR2_OC4M_0
DECL|TIM_CCMR2_OC4M_1|macro|TIM_CCMR2_OC4M_1
DECL|TIM_CCMR2_OC4M_2|macro|TIM_CCMR2_OC4M_2
DECL|TIM_CCMR2_OC4M_3|macro|TIM_CCMR2_OC4M_3
DECL|TIM_CCMR2_OC4M_Msk|macro|TIM_CCMR2_OC4M_Msk
DECL|TIM_CCMR2_OC4M_Pos|macro|TIM_CCMR2_OC4M_Pos
DECL|TIM_CCMR2_OC4M|macro|TIM_CCMR2_OC4M
DECL|TIM_CCMR2_OC4PE_Msk|macro|TIM_CCMR2_OC4PE_Msk
DECL|TIM_CCMR2_OC4PE_Pos|macro|TIM_CCMR2_OC4PE_Pos
DECL|TIM_CCMR2_OC4PE|macro|TIM_CCMR2_OC4PE
DECL|TIM_CCMR3_OC5CE_Msk|macro|TIM_CCMR3_OC5CE_Msk
DECL|TIM_CCMR3_OC5CE_Pos|macro|TIM_CCMR3_OC5CE_Pos
DECL|TIM_CCMR3_OC5CE|macro|TIM_CCMR3_OC5CE
DECL|TIM_CCMR3_OC5FE_Msk|macro|TIM_CCMR3_OC5FE_Msk
DECL|TIM_CCMR3_OC5FE_Pos|macro|TIM_CCMR3_OC5FE_Pos
DECL|TIM_CCMR3_OC5FE|macro|TIM_CCMR3_OC5FE
DECL|TIM_CCMR3_OC5M_0|macro|TIM_CCMR3_OC5M_0
DECL|TIM_CCMR3_OC5M_1|macro|TIM_CCMR3_OC5M_1
DECL|TIM_CCMR3_OC5M_2|macro|TIM_CCMR3_OC5M_2
DECL|TIM_CCMR3_OC5M_3|macro|TIM_CCMR3_OC5M_3
DECL|TIM_CCMR3_OC5M_Msk|macro|TIM_CCMR3_OC5M_Msk
DECL|TIM_CCMR3_OC5M_Pos|macro|TIM_CCMR3_OC5M_Pos
DECL|TIM_CCMR3_OC5M|macro|TIM_CCMR3_OC5M
DECL|TIM_CCMR3_OC5PE_Msk|macro|TIM_CCMR3_OC5PE_Msk
DECL|TIM_CCMR3_OC5PE_Pos|macro|TIM_CCMR3_OC5PE_Pos
DECL|TIM_CCMR3_OC5PE|macro|TIM_CCMR3_OC5PE
DECL|TIM_CCMR3_OC6CE_Msk|macro|TIM_CCMR3_OC6CE_Msk
DECL|TIM_CCMR3_OC6CE_Pos|macro|TIM_CCMR3_OC6CE_Pos
DECL|TIM_CCMR3_OC6CE|macro|TIM_CCMR3_OC6CE
DECL|TIM_CCMR3_OC6FE_Msk|macro|TIM_CCMR3_OC6FE_Msk
DECL|TIM_CCMR3_OC6FE_Pos|macro|TIM_CCMR3_OC6FE_Pos
DECL|TIM_CCMR3_OC6FE|macro|TIM_CCMR3_OC6FE
DECL|TIM_CCMR3_OC6M_0|macro|TIM_CCMR3_OC6M_0
DECL|TIM_CCMR3_OC6M_1|macro|TIM_CCMR3_OC6M_1
DECL|TIM_CCMR3_OC6M_2|macro|TIM_CCMR3_OC6M_2
DECL|TIM_CCMR3_OC6M_3|macro|TIM_CCMR3_OC6M_3
DECL|TIM_CCMR3_OC6M_Msk|macro|TIM_CCMR3_OC6M_Msk
DECL|TIM_CCMR3_OC6M_Pos|macro|TIM_CCMR3_OC6M_Pos
DECL|TIM_CCMR3_OC6M|macro|TIM_CCMR3_OC6M
DECL|TIM_CCMR3_OC6PE_Msk|macro|TIM_CCMR3_OC6PE_Msk
DECL|TIM_CCMR3_OC6PE_Pos|macro|TIM_CCMR3_OC6PE_Pos
DECL|TIM_CCMR3_OC6PE|macro|TIM_CCMR3_OC6PE
DECL|TIM_CCR1_CCR1_Msk|macro|TIM_CCR1_CCR1_Msk
DECL|TIM_CCR1_CCR1_Pos|macro|TIM_CCR1_CCR1_Pos
DECL|TIM_CCR1_CCR1|macro|TIM_CCR1_CCR1
DECL|TIM_CCR2_CCR2_Msk|macro|TIM_CCR2_CCR2_Msk
DECL|TIM_CCR2_CCR2_Pos|macro|TIM_CCR2_CCR2_Pos
DECL|TIM_CCR2_CCR2|macro|TIM_CCR2_CCR2
DECL|TIM_CCR3_CCR3_Msk|macro|TIM_CCR3_CCR3_Msk
DECL|TIM_CCR3_CCR3_Pos|macro|TIM_CCR3_CCR3_Pos
DECL|TIM_CCR3_CCR3|macro|TIM_CCR3_CCR3
DECL|TIM_CCR4_CCR4_Msk|macro|TIM_CCR4_CCR4_Msk
DECL|TIM_CCR4_CCR4_Pos|macro|TIM_CCR4_CCR4_Pos
DECL|TIM_CCR4_CCR4|macro|TIM_CCR4_CCR4
DECL|TIM_CCR5_CCR5_Msk|macro|TIM_CCR5_CCR5_Msk
DECL|TIM_CCR5_CCR5_Pos|macro|TIM_CCR5_CCR5_Pos
DECL|TIM_CCR5_CCR5|macro|TIM_CCR5_CCR5
DECL|TIM_CCR5_GC5C1_Msk|macro|TIM_CCR5_GC5C1_Msk
DECL|TIM_CCR5_GC5C1_Pos|macro|TIM_CCR5_GC5C1_Pos
DECL|TIM_CCR5_GC5C1|macro|TIM_CCR5_GC5C1
DECL|TIM_CCR5_GC5C2_Msk|macro|TIM_CCR5_GC5C2_Msk
DECL|TIM_CCR5_GC5C2_Pos|macro|TIM_CCR5_GC5C2_Pos
DECL|TIM_CCR5_GC5C2|macro|TIM_CCR5_GC5C2
DECL|TIM_CCR5_GC5C3_Msk|macro|TIM_CCR5_GC5C3_Msk
DECL|TIM_CCR5_GC5C3_Pos|macro|TIM_CCR5_GC5C3_Pos
DECL|TIM_CCR5_GC5C3|macro|TIM_CCR5_GC5C3
DECL|TIM_CCR6_CCR6_Msk|macro|TIM_CCR6_CCR6_Msk
DECL|TIM_CCR6_CCR6_Pos|macro|TIM_CCR6_CCR6_Pos
DECL|TIM_CCR6_CCR6|macro|TIM_CCR6_CCR6
DECL|TIM_CNT_CNT_Msk|macro|TIM_CNT_CNT_Msk
DECL|TIM_CNT_CNT_Pos|macro|TIM_CNT_CNT_Pos
DECL|TIM_CNT_CNT|macro|TIM_CNT_CNT
DECL|TIM_CNT_UIFCPY_Msk|macro|TIM_CNT_UIFCPY_Msk
DECL|TIM_CNT_UIFCPY_Pos|macro|TIM_CNT_UIFCPY_Pos
DECL|TIM_CNT_UIFCPY|macro|TIM_CNT_UIFCPY
DECL|TIM_CR1_ARPE_Msk|macro|TIM_CR1_ARPE_Msk
DECL|TIM_CR1_ARPE_Pos|macro|TIM_CR1_ARPE_Pos
DECL|TIM_CR1_ARPE|macro|TIM_CR1_ARPE
DECL|TIM_CR1_CEN_Msk|macro|TIM_CR1_CEN_Msk
DECL|TIM_CR1_CEN_Pos|macro|TIM_CR1_CEN_Pos
DECL|TIM_CR1_CEN|macro|TIM_CR1_CEN
DECL|TIM_CR1_CKD_0|macro|TIM_CR1_CKD_0
DECL|TIM_CR1_CKD_1|macro|TIM_CR1_CKD_1
DECL|TIM_CR1_CKD_Msk|macro|TIM_CR1_CKD_Msk
DECL|TIM_CR1_CKD_Pos|macro|TIM_CR1_CKD_Pos
DECL|TIM_CR1_CKD|macro|TIM_CR1_CKD
DECL|TIM_CR1_CMS_0|macro|TIM_CR1_CMS_0
DECL|TIM_CR1_CMS_1|macro|TIM_CR1_CMS_1
DECL|TIM_CR1_CMS_Msk|macro|TIM_CR1_CMS_Msk
DECL|TIM_CR1_CMS_Pos|macro|TIM_CR1_CMS_Pos
DECL|TIM_CR1_CMS|macro|TIM_CR1_CMS
DECL|TIM_CR1_DIR_Msk|macro|TIM_CR1_DIR_Msk
DECL|TIM_CR1_DIR_Pos|macro|TIM_CR1_DIR_Pos
DECL|TIM_CR1_DIR|macro|TIM_CR1_DIR
DECL|TIM_CR1_OPM_Msk|macro|TIM_CR1_OPM_Msk
DECL|TIM_CR1_OPM_Pos|macro|TIM_CR1_OPM_Pos
DECL|TIM_CR1_OPM|macro|TIM_CR1_OPM
DECL|TIM_CR1_UDIS_Msk|macro|TIM_CR1_UDIS_Msk
DECL|TIM_CR1_UDIS_Pos|macro|TIM_CR1_UDIS_Pos
DECL|TIM_CR1_UDIS|macro|TIM_CR1_UDIS
DECL|TIM_CR1_UIFREMAP_Msk|macro|TIM_CR1_UIFREMAP_Msk
DECL|TIM_CR1_UIFREMAP_Pos|macro|TIM_CR1_UIFREMAP_Pos
DECL|TIM_CR1_UIFREMAP|macro|TIM_CR1_UIFREMAP
DECL|TIM_CR1_URS_Msk|macro|TIM_CR1_URS_Msk
DECL|TIM_CR1_URS_Pos|macro|TIM_CR1_URS_Pos
DECL|TIM_CR1_URS|macro|TIM_CR1_URS
DECL|TIM_CR2_CCDS_Msk|macro|TIM_CR2_CCDS_Msk
DECL|TIM_CR2_CCDS_Pos|macro|TIM_CR2_CCDS_Pos
DECL|TIM_CR2_CCDS|macro|TIM_CR2_CCDS
DECL|TIM_CR2_CCPC_Msk|macro|TIM_CR2_CCPC_Msk
DECL|TIM_CR2_CCPC_Pos|macro|TIM_CR2_CCPC_Pos
DECL|TIM_CR2_CCPC|macro|TIM_CR2_CCPC
DECL|TIM_CR2_CCUS_Msk|macro|TIM_CR2_CCUS_Msk
DECL|TIM_CR2_CCUS_Pos|macro|TIM_CR2_CCUS_Pos
DECL|TIM_CR2_CCUS|macro|TIM_CR2_CCUS
DECL|TIM_CR2_MMS2_0|macro|TIM_CR2_MMS2_0
DECL|TIM_CR2_MMS2_1|macro|TIM_CR2_MMS2_1
DECL|TIM_CR2_MMS2_2|macro|TIM_CR2_MMS2_2
DECL|TIM_CR2_MMS2_3|macro|TIM_CR2_MMS2_3
DECL|TIM_CR2_MMS2_Msk|macro|TIM_CR2_MMS2_Msk
DECL|TIM_CR2_MMS2_Pos|macro|TIM_CR2_MMS2_Pos
DECL|TIM_CR2_MMS2|macro|TIM_CR2_MMS2
DECL|TIM_CR2_MMS_0|macro|TIM_CR2_MMS_0
DECL|TIM_CR2_MMS_1|macro|TIM_CR2_MMS_1
DECL|TIM_CR2_MMS_2|macro|TIM_CR2_MMS_2
DECL|TIM_CR2_MMS_Msk|macro|TIM_CR2_MMS_Msk
DECL|TIM_CR2_MMS_Pos|macro|TIM_CR2_MMS_Pos
DECL|TIM_CR2_MMS|macro|TIM_CR2_MMS
DECL|TIM_CR2_OIS1N_Msk|macro|TIM_CR2_OIS1N_Msk
DECL|TIM_CR2_OIS1N_Pos|macro|TIM_CR2_OIS1N_Pos
DECL|TIM_CR2_OIS1N|macro|TIM_CR2_OIS1N
DECL|TIM_CR2_OIS1_Msk|macro|TIM_CR2_OIS1_Msk
DECL|TIM_CR2_OIS1_Pos|macro|TIM_CR2_OIS1_Pos
DECL|TIM_CR2_OIS1|macro|TIM_CR2_OIS1
DECL|TIM_CR2_OIS2N_Msk|macro|TIM_CR2_OIS2N_Msk
DECL|TIM_CR2_OIS2N_Pos|macro|TIM_CR2_OIS2N_Pos
DECL|TIM_CR2_OIS2N|macro|TIM_CR2_OIS2N
DECL|TIM_CR2_OIS2_Msk|macro|TIM_CR2_OIS2_Msk
DECL|TIM_CR2_OIS2_Pos|macro|TIM_CR2_OIS2_Pos
DECL|TIM_CR2_OIS2|macro|TIM_CR2_OIS2
DECL|TIM_CR2_OIS3N_Msk|macro|TIM_CR2_OIS3N_Msk
DECL|TIM_CR2_OIS3N_Pos|macro|TIM_CR2_OIS3N_Pos
DECL|TIM_CR2_OIS3N|macro|TIM_CR2_OIS3N
DECL|TIM_CR2_OIS3_Msk|macro|TIM_CR2_OIS3_Msk
DECL|TIM_CR2_OIS3_Pos|macro|TIM_CR2_OIS3_Pos
DECL|TIM_CR2_OIS3|macro|TIM_CR2_OIS3
DECL|TIM_CR2_OIS4_Msk|macro|TIM_CR2_OIS4_Msk
DECL|TIM_CR2_OIS4_Pos|macro|TIM_CR2_OIS4_Pos
DECL|TIM_CR2_OIS4|macro|TIM_CR2_OIS4
DECL|TIM_CR2_OIS5_Msk|macro|TIM_CR2_OIS5_Msk
DECL|TIM_CR2_OIS5_Pos|macro|TIM_CR2_OIS5_Pos
DECL|TIM_CR2_OIS5|macro|TIM_CR2_OIS5
DECL|TIM_CR2_OIS6_Msk|macro|TIM_CR2_OIS6_Msk
DECL|TIM_CR2_OIS6_Pos|macro|TIM_CR2_OIS6_Pos
DECL|TIM_CR2_OIS6|macro|TIM_CR2_OIS6
DECL|TIM_CR2_TI1S_Msk|macro|TIM_CR2_TI1S_Msk
DECL|TIM_CR2_TI1S_Pos|macro|TIM_CR2_TI1S_Pos
DECL|TIM_CR2_TI1S|macro|TIM_CR2_TI1S
DECL|TIM_DCR_DBA_0|macro|TIM_DCR_DBA_0
DECL|TIM_DCR_DBA_1|macro|TIM_DCR_DBA_1
DECL|TIM_DCR_DBA_2|macro|TIM_DCR_DBA_2
DECL|TIM_DCR_DBA_3|macro|TIM_DCR_DBA_3
DECL|TIM_DCR_DBA_4|macro|TIM_DCR_DBA_4
DECL|TIM_DCR_DBA_Msk|macro|TIM_DCR_DBA_Msk
DECL|TIM_DCR_DBA_Pos|macro|TIM_DCR_DBA_Pos
DECL|TIM_DCR_DBA|macro|TIM_DCR_DBA
DECL|TIM_DCR_DBL_0|macro|TIM_DCR_DBL_0
DECL|TIM_DCR_DBL_1|macro|TIM_DCR_DBL_1
DECL|TIM_DCR_DBL_2|macro|TIM_DCR_DBL_2
DECL|TIM_DCR_DBL_3|macro|TIM_DCR_DBL_3
DECL|TIM_DCR_DBL_4|macro|TIM_DCR_DBL_4
DECL|TIM_DCR_DBL_Msk|macro|TIM_DCR_DBL_Msk
DECL|TIM_DCR_DBL_Pos|macro|TIM_DCR_DBL_Pos
DECL|TIM_DCR_DBL|macro|TIM_DCR_DBL
DECL|TIM_DIER_BIE_Msk|macro|TIM_DIER_BIE_Msk
DECL|TIM_DIER_BIE_Pos|macro|TIM_DIER_BIE_Pos
DECL|TIM_DIER_BIE|macro|TIM_DIER_BIE
DECL|TIM_DIER_CC1DE_Msk|macro|TIM_DIER_CC1DE_Msk
DECL|TIM_DIER_CC1DE_Pos|macro|TIM_DIER_CC1DE_Pos
DECL|TIM_DIER_CC1DE|macro|TIM_DIER_CC1DE
DECL|TIM_DIER_CC1IE_Msk|macro|TIM_DIER_CC1IE_Msk
DECL|TIM_DIER_CC1IE_Pos|macro|TIM_DIER_CC1IE_Pos
DECL|TIM_DIER_CC1IE|macro|TIM_DIER_CC1IE
DECL|TIM_DIER_CC2DE_Msk|macro|TIM_DIER_CC2DE_Msk
DECL|TIM_DIER_CC2DE_Pos|macro|TIM_DIER_CC2DE_Pos
DECL|TIM_DIER_CC2DE|macro|TIM_DIER_CC2DE
DECL|TIM_DIER_CC2IE_Msk|macro|TIM_DIER_CC2IE_Msk
DECL|TIM_DIER_CC2IE_Pos|macro|TIM_DIER_CC2IE_Pos
DECL|TIM_DIER_CC2IE|macro|TIM_DIER_CC2IE
DECL|TIM_DIER_CC3DE_Msk|macro|TIM_DIER_CC3DE_Msk
DECL|TIM_DIER_CC3DE_Pos|macro|TIM_DIER_CC3DE_Pos
DECL|TIM_DIER_CC3DE|macro|TIM_DIER_CC3DE
DECL|TIM_DIER_CC3IE_Msk|macro|TIM_DIER_CC3IE_Msk
DECL|TIM_DIER_CC3IE_Pos|macro|TIM_DIER_CC3IE_Pos
DECL|TIM_DIER_CC3IE|macro|TIM_DIER_CC3IE
DECL|TIM_DIER_CC4DE_Msk|macro|TIM_DIER_CC4DE_Msk
DECL|TIM_DIER_CC4DE_Pos|macro|TIM_DIER_CC4DE_Pos
DECL|TIM_DIER_CC4DE|macro|TIM_DIER_CC4DE
DECL|TIM_DIER_CC4IE_Msk|macro|TIM_DIER_CC4IE_Msk
DECL|TIM_DIER_CC4IE_Pos|macro|TIM_DIER_CC4IE_Pos
DECL|TIM_DIER_CC4IE|macro|TIM_DIER_CC4IE
DECL|TIM_DIER_COMDE_Msk|macro|TIM_DIER_COMDE_Msk
DECL|TIM_DIER_COMDE_Pos|macro|TIM_DIER_COMDE_Pos
DECL|TIM_DIER_COMDE|macro|TIM_DIER_COMDE
DECL|TIM_DIER_COMIE_Msk|macro|TIM_DIER_COMIE_Msk
DECL|TIM_DIER_COMIE_Pos|macro|TIM_DIER_COMIE_Pos
DECL|TIM_DIER_COMIE|macro|TIM_DIER_COMIE
DECL|TIM_DIER_TDE_Msk|macro|TIM_DIER_TDE_Msk
DECL|TIM_DIER_TDE_Pos|macro|TIM_DIER_TDE_Pos
DECL|TIM_DIER_TDE|macro|TIM_DIER_TDE
DECL|TIM_DIER_TIE_Msk|macro|TIM_DIER_TIE_Msk
DECL|TIM_DIER_TIE_Pos|macro|TIM_DIER_TIE_Pos
DECL|TIM_DIER_TIE|macro|TIM_DIER_TIE
DECL|TIM_DIER_UDE_Msk|macro|TIM_DIER_UDE_Msk
DECL|TIM_DIER_UDE_Pos|macro|TIM_DIER_UDE_Pos
DECL|TIM_DIER_UDE|macro|TIM_DIER_UDE
DECL|TIM_DIER_UIE_Msk|macro|TIM_DIER_UIE_Msk
DECL|TIM_DIER_UIE_Pos|macro|TIM_DIER_UIE_Pos
DECL|TIM_DIER_UIE|macro|TIM_DIER_UIE
DECL|TIM_DMAR_DMAB_Msk|macro|TIM_DMAR_DMAB_Msk
DECL|TIM_DMAR_DMAB_Pos|macro|TIM_DMAR_DMAB_Pos
DECL|TIM_DMAR_DMAB|macro|TIM_DMAR_DMAB
DECL|TIM_EGR_B2G_Msk|macro|TIM_EGR_B2G_Msk
DECL|TIM_EGR_B2G_Pos|macro|TIM_EGR_B2G_Pos
DECL|TIM_EGR_B2G|macro|TIM_EGR_B2G
DECL|TIM_EGR_BG_Msk|macro|TIM_EGR_BG_Msk
DECL|TIM_EGR_BG_Pos|macro|TIM_EGR_BG_Pos
DECL|TIM_EGR_BG|macro|TIM_EGR_BG
DECL|TIM_EGR_CC1G_Msk|macro|TIM_EGR_CC1G_Msk
DECL|TIM_EGR_CC1G_Pos|macro|TIM_EGR_CC1G_Pos
DECL|TIM_EGR_CC1G|macro|TIM_EGR_CC1G
DECL|TIM_EGR_CC2G_Msk|macro|TIM_EGR_CC2G_Msk
DECL|TIM_EGR_CC2G_Pos|macro|TIM_EGR_CC2G_Pos
DECL|TIM_EGR_CC2G|macro|TIM_EGR_CC2G
DECL|TIM_EGR_CC3G_Msk|macro|TIM_EGR_CC3G_Msk
DECL|TIM_EGR_CC3G_Pos|macro|TIM_EGR_CC3G_Pos
DECL|TIM_EGR_CC3G|macro|TIM_EGR_CC3G
DECL|TIM_EGR_CC4G_Msk|macro|TIM_EGR_CC4G_Msk
DECL|TIM_EGR_CC4G_Pos|macro|TIM_EGR_CC4G_Pos
DECL|TIM_EGR_CC4G|macro|TIM_EGR_CC4G
DECL|TIM_EGR_COMG_Msk|macro|TIM_EGR_COMG_Msk
DECL|TIM_EGR_COMG_Pos|macro|TIM_EGR_COMG_Pos
DECL|TIM_EGR_COMG|macro|TIM_EGR_COMG
DECL|TIM_EGR_TG_Msk|macro|TIM_EGR_TG_Msk
DECL|TIM_EGR_TG_Pos|macro|TIM_EGR_TG_Pos
DECL|TIM_EGR_TG|macro|TIM_EGR_TG
DECL|TIM_EGR_UG_Msk|macro|TIM_EGR_UG_Msk
DECL|TIM_EGR_UG_Pos|macro|TIM_EGR_UG_Pos
DECL|TIM_EGR_UG|macro|TIM_EGR_UG
DECL|TIM_PSC_PSC_Msk|macro|TIM_PSC_PSC_Msk
DECL|TIM_PSC_PSC_Pos|macro|TIM_PSC_PSC_Pos
DECL|TIM_PSC_PSC|macro|TIM_PSC_PSC
DECL|TIM_RCR_REP_Msk|macro|TIM_RCR_REP_Msk
DECL|TIM_RCR_REP_Pos|macro|TIM_RCR_REP_Pos
DECL|TIM_RCR_REP|macro|TIM_RCR_REP
DECL|TIM_SMCR_ECE_Msk|macro|TIM_SMCR_ECE_Msk
DECL|TIM_SMCR_ECE_Pos|macro|TIM_SMCR_ECE_Pos
DECL|TIM_SMCR_ECE|macro|TIM_SMCR_ECE
DECL|TIM_SMCR_ETF_0|macro|TIM_SMCR_ETF_0
DECL|TIM_SMCR_ETF_1|macro|TIM_SMCR_ETF_1
DECL|TIM_SMCR_ETF_2|macro|TIM_SMCR_ETF_2
DECL|TIM_SMCR_ETF_3|macro|TIM_SMCR_ETF_3
DECL|TIM_SMCR_ETF_Msk|macro|TIM_SMCR_ETF_Msk
DECL|TIM_SMCR_ETF_Pos|macro|TIM_SMCR_ETF_Pos
DECL|TIM_SMCR_ETF|macro|TIM_SMCR_ETF
DECL|TIM_SMCR_ETPS_0|macro|TIM_SMCR_ETPS_0
DECL|TIM_SMCR_ETPS_1|macro|TIM_SMCR_ETPS_1
DECL|TIM_SMCR_ETPS_Msk|macro|TIM_SMCR_ETPS_Msk
DECL|TIM_SMCR_ETPS_Pos|macro|TIM_SMCR_ETPS_Pos
DECL|TIM_SMCR_ETPS|macro|TIM_SMCR_ETPS
DECL|TIM_SMCR_ETP_Msk|macro|TIM_SMCR_ETP_Msk
DECL|TIM_SMCR_ETP_Pos|macro|TIM_SMCR_ETP_Pos
DECL|TIM_SMCR_ETP|macro|TIM_SMCR_ETP
DECL|TIM_SMCR_MSM_Msk|macro|TIM_SMCR_MSM_Msk
DECL|TIM_SMCR_MSM_Pos|macro|TIM_SMCR_MSM_Pos
DECL|TIM_SMCR_MSM|macro|TIM_SMCR_MSM
DECL|TIM_SMCR_OCCS_Msk|macro|TIM_SMCR_OCCS_Msk
DECL|TIM_SMCR_OCCS_Pos|macro|TIM_SMCR_OCCS_Pos
DECL|TIM_SMCR_OCCS|macro|TIM_SMCR_OCCS
DECL|TIM_SMCR_SMS_0|macro|TIM_SMCR_SMS_0
DECL|TIM_SMCR_SMS_1|macro|TIM_SMCR_SMS_1
DECL|TIM_SMCR_SMS_2|macro|TIM_SMCR_SMS_2
DECL|TIM_SMCR_SMS_3|macro|TIM_SMCR_SMS_3
DECL|TIM_SMCR_SMS_Msk|macro|TIM_SMCR_SMS_Msk
DECL|TIM_SMCR_SMS_Pos|macro|TIM_SMCR_SMS_Pos
DECL|TIM_SMCR_SMS|macro|TIM_SMCR_SMS
DECL|TIM_SMCR_TS_0|macro|TIM_SMCR_TS_0
DECL|TIM_SMCR_TS_1|macro|TIM_SMCR_TS_1
DECL|TIM_SMCR_TS_2|macro|TIM_SMCR_TS_2
DECL|TIM_SMCR_TS_Msk|macro|TIM_SMCR_TS_Msk
DECL|TIM_SMCR_TS_Pos|macro|TIM_SMCR_TS_Pos
DECL|TIM_SMCR_TS|macro|TIM_SMCR_TS
DECL|TIM_SR_B2IF_Msk|macro|TIM_SR_B2IF_Msk
DECL|TIM_SR_B2IF_Pos|macro|TIM_SR_B2IF_Pos
DECL|TIM_SR_B2IF|macro|TIM_SR_B2IF
DECL|TIM_SR_BIF_Msk|macro|TIM_SR_BIF_Msk
DECL|TIM_SR_BIF_Pos|macro|TIM_SR_BIF_Pos
DECL|TIM_SR_BIF|macro|TIM_SR_BIF
DECL|TIM_SR_CC1IF_Msk|macro|TIM_SR_CC1IF_Msk
DECL|TIM_SR_CC1IF_Pos|macro|TIM_SR_CC1IF_Pos
DECL|TIM_SR_CC1IF|macro|TIM_SR_CC1IF
DECL|TIM_SR_CC1OF_Msk|macro|TIM_SR_CC1OF_Msk
DECL|TIM_SR_CC1OF_Pos|macro|TIM_SR_CC1OF_Pos
DECL|TIM_SR_CC1OF|macro|TIM_SR_CC1OF
DECL|TIM_SR_CC2IF_Msk|macro|TIM_SR_CC2IF_Msk
DECL|TIM_SR_CC2IF_Pos|macro|TIM_SR_CC2IF_Pos
DECL|TIM_SR_CC2IF|macro|TIM_SR_CC2IF
DECL|TIM_SR_CC2OF_Msk|macro|TIM_SR_CC2OF_Msk
DECL|TIM_SR_CC2OF_Pos|macro|TIM_SR_CC2OF_Pos
DECL|TIM_SR_CC2OF|macro|TIM_SR_CC2OF
DECL|TIM_SR_CC3IF_Msk|macro|TIM_SR_CC3IF_Msk
DECL|TIM_SR_CC3IF_Pos|macro|TIM_SR_CC3IF_Pos
DECL|TIM_SR_CC3IF|macro|TIM_SR_CC3IF
DECL|TIM_SR_CC3OF_Msk|macro|TIM_SR_CC3OF_Msk
DECL|TIM_SR_CC3OF_Pos|macro|TIM_SR_CC3OF_Pos
DECL|TIM_SR_CC3OF|macro|TIM_SR_CC3OF
DECL|TIM_SR_CC4IF_Msk|macro|TIM_SR_CC4IF_Msk
DECL|TIM_SR_CC4IF_Pos|macro|TIM_SR_CC4IF_Pos
DECL|TIM_SR_CC4IF|macro|TIM_SR_CC4IF
DECL|TIM_SR_CC4OF_Msk|macro|TIM_SR_CC4OF_Msk
DECL|TIM_SR_CC4OF_Pos|macro|TIM_SR_CC4OF_Pos
DECL|TIM_SR_CC4OF|macro|TIM_SR_CC4OF
DECL|TIM_SR_CC5IF_Msk|macro|TIM_SR_CC5IF_Msk
DECL|TIM_SR_CC5IF_Pos|macro|TIM_SR_CC5IF_Pos
DECL|TIM_SR_CC5IF|macro|TIM_SR_CC5IF
DECL|TIM_SR_CC6IF_Msk|macro|TIM_SR_CC6IF_Msk
DECL|TIM_SR_CC6IF_Pos|macro|TIM_SR_CC6IF_Pos
DECL|TIM_SR_CC6IF|macro|TIM_SR_CC6IF
DECL|TIM_SR_COMIF_Msk|macro|TIM_SR_COMIF_Msk
DECL|TIM_SR_COMIF_Pos|macro|TIM_SR_COMIF_Pos
DECL|TIM_SR_COMIF|macro|TIM_SR_COMIF
DECL|TIM_SR_TIF_Msk|macro|TIM_SR_TIF_Msk
DECL|TIM_SR_TIF_Pos|macro|TIM_SR_TIF_Pos
DECL|TIM_SR_TIF|macro|TIM_SR_TIF
DECL|TIM_SR_UIF_Msk|macro|TIM_SR_UIF_Msk
DECL|TIM_SR_UIF_Pos|macro|TIM_SR_UIF_Pos
DECL|TIM_SR_UIF|macro|TIM_SR_UIF
DECL|TIM_TypeDef|typedef|} TIM_TypeDef;
DECL|TIR|member|__IO uint32_t TIR; /*!< CAN TX mailbox identifier register */
DECL|TR1|member|__IO uint32_t TR1; /*!< ADC watchdog threshold register 1, Address offset: 0x20 */
DECL|TR2|member|__IO uint32_t TR2; /*!< ADC watchdog threshold register 2, Address offset: 0x24 */
DECL|TR3|member|__IO uint32_t TR3; /*!< ADC watchdog threshold register 3, Address offset: 0x28 */
DECL|TR|member|__IO uint32_t TR; /*!< RTC time register, Address offset: 0x00 */
DECL|TSC_BASE|macro|TSC_BASE
DECL|TSC_CR_AM_Msk|macro|TSC_CR_AM_Msk
DECL|TSC_CR_AM_Pos|macro|TSC_CR_AM_Pos
DECL|TSC_CR_AM|macro|TSC_CR_AM
DECL|TSC_CR_CTPH_0|macro|TSC_CR_CTPH_0
DECL|TSC_CR_CTPH_1|macro|TSC_CR_CTPH_1
DECL|TSC_CR_CTPH_2|macro|TSC_CR_CTPH_2
DECL|TSC_CR_CTPH_3|macro|TSC_CR_CTPH_3
DECL|TSC_CR_CTPH_Msk|macro|TSC_CR_CTPH_Msk
DECL|TSC_CR_CTPH_Pos|macro|TSC_CR_CTPH_Pos
DECL|TSC_CR_CTPH|macro|TSC_CR_CTPH
DECL|TSC_CR_CTPL_0|macro|TSC_CR_CTPL_0
DECL|TSC_CR_CTPL_1|macro|TSC_CR_CTPL_1
DECL|TSC_CR_CTPL_2|macro|TSC_CR_CTPL_2
DECL|TSC_CR_CTPL_3|macro|TSC_CR_CTPL_3
DECL|TSC_CR_CTPL_Msk|macro|TSC_CR_CTPL_Msk
DECL|TSC_CR_CTPL_Pos|macro|TSC_CR_CTPL_Pos
DECL|TSC_CR_CTPL|macro|TSC_CR_CTPL
DECL|TSC_CR_IODEF_Msk|macro|TSC_CR_IODEF_Msk
DECL|TSC_CR_IODEF_Pos|macro|TSC_CR_IODEF_Pos
DECL|TSC_CR_IODEF|macro|TSC_CR_IODEF
DECL|TSC_CR_MCV_0|macro|TSC_CR_MCV_0
DECL|TSC_CR_MCV_1|macro|TSC_CR_MCV_1
DECL|TSC_CR_MCV_2|macro|TSC_CR_MCV_2
DECL|TSC_CR_MCV_Msk|macro|TSC_CR_MCV_Msk
DECL|TSC_CR_MCV_Pos|macro|TSC_CR_MCV_Pos
DECL|TSC_CR_MCV|macro|TSC_CR_MCV
DECL|TSC_CR_PGPSC_0|macro|TSC_CR_PGPSC_0
DECL|TSC_CR_PGPSC_1|macro|TSC_CR_PGPSC_1
DECL|TSC_CR_PGPSC_2|macro|TSC_CR_PGPSC_2
DECL|TSC_CR_PGPSC_Msk|macro|TSC_CR_PGPSC_Msk
DECL|TSC_CR_PGPSC_Pos|macro|TSC_CR_PGPSC_Pos
DECL|TSC_CR_PGPSC|macro|TSC_CR_PGPSC
DECL|TSC_CR_SSD_0|macro|TSC_CR_SSD_0
DECL|TSC_CR_SSD_1|macro|TSC_CR_SSD_1
DECL|TSC_CR_SSD_2|macro|TSC_CR_SSD_2
DECL|TSC_CR_SSD_3|macro|TSC_CR_SSD_3
DECL|TSC_CR_SSD_4|macro|TSC_CR_SSD_4
DECL|TSC_CR_SSD_5|macro|TSC_CR_SSD_5
DECL|TSC_CR_SSD_6|macro|TSC_CR_SSD_6
DECL|TSC_CR_SSD_Msk|macro|TSC_CR_SSD_Msk
DECL|TSC_CR_SSD_Pos|macro|TSC_CR_SSD_Pos
DECL|TSC_CR_SSD|macro|TSC_CR_SSD
DECL|TSC_CR_SSE_Msk|macro|TSC_CR_SSE_Msk
DECL|TSC_CR_SSE_Pos|macro|TSC_CR_SSE_Pos
DECL|TSC_CR_SSE|macro|TSC_CR_SSE
DECL|TSC_CR_SSPSC_Msk|macro|TSC_CR_SSPSC_Msk
DECL|TSC_CR_SSPSC_Pos|macro|TSC_CR_SSPSC_Pos
DECL|TSC_CR_SSPSC|macro|TSC_CR_SSPSC
DECL|TSC_CR_START_Msk|macro|TSC_CR_START_Msk
DECL|TSC_CR_START_Pos|macro|TSC_CR_START_Pos
DECL|TSC_CR_START|macro|TSC_CR_START
DECL|TSC_CR_SYNCPOL_Msk|macro|TSC_CR_SYNCPOL_Msk
DECL|TSC_CR_SYNCPOL_Pos|macro|TSC_CR_SYNCPOL_Pos
DECL|TSC_CR_SYNCPOL|macro|TSC_CR_SYNCPOL
DECL|TSC_CR_TSCE_Msk|macro|TSC_CR_TSCE_Msk
DECL|TSC_CR_TSCE_Pos|macro|TSC_CR_TSCE_Pos
DECL|TSC_CR_TSCE|macro|TSC_CR_TSCE
DECL|TSC_ICR_EOAIC_Msk|macro|TSC_ICR_EOAIC_Msk
DECL|TSC_ICR_EOAIC_Pos|macro|TSC_ICR_EOAIC_Pos
DECL|TSC_ICR_EOAIC|macro|TSC_ICR_EOAIC
DECL|TSC_ICR_MCEIC_Msk|macro|TSC_ICR_MCEIC_Msk
DECL|TSC_ICR_MCEIC_Pos|macro|TSC_ICR_MCEIC_Pos
DECL|TSC_ICR_MCEIC|macro|TSC_ICR_MCEIC
DECL|TSC_IER_EOAIE_Msk|macro|TSC_IER_EOAIE_Msk
DECL|TSC_IER_EOAIE_Pos|macro|TSC_IER_EOAIE_Pos
DECL|TSC_IER_EOAIE|macro|TSC_IER_EOAIE
DECL|TSC_IER_MCEIE_Msk|macro|TSC_IER_MCEIE_Msk
DECL|TSC_IER_MCEIE_Pos|macro|TSC_IER_MCEIE_Pos
DECL|TSC_IER_MCEIE|macro|TSC_IER_MCEIE
DECL|TSC_IOASCR_G1_IO1_Msk|macro|TSC_IOASCR_G1_IO1_Msk
DECL|TSC_IOASCR_G1_IO1_Pos|macro|TSC_IOASCR_G1_IO1_Pos
DECL|TSC_IOASCR_G1_IO1|macro|TSC_IOASCR_G1_IO1
DECL|TSC_IOASCR_G1_IO2_Msk|macro|TSC_IOASCR_G1_IO2_Msk
DECL|TSC_IOASCR_G1_IO2_Pos|macro|TSC_IOASCR_G1_IO2_Pos
DECL|TSC_IOASCR_G1_IO2|macro|TSC_IOASCR_G1_IO2
DECL|TSC_IOASCR_G1_IO3_Msk|macro|TSC_IOASCR_G1_IO3_Msk
DECL|TSC_IOASCR_G1_IO3_Pos|macro|TSC_IOASCR_G1_IO3_Pos
DECL|TSC_IOASCR_G1_IO3|macro|TSC_IOASCR_G1_IO3
DECL|TSC_IOASCR_G1_IO4_Msk|macro|TSC_IOASCR_G1_IO4_Msk
DECL|TSC_IOASCR_G1_IO4_Pos|macro|TSC_IOASCR_G1_IO4_Pos
DECL|TSC_IOASCR_G1_IO4|macro|TSC_IOASCR_G1_IO4
DECL|TSC_IOASCR_G2_IO1_Msk|macro|TSC_IOASCR_G2_IO1_Msk
DECL|TSC_IOASCR_G2_IO1_Pos|macro|TSC_IOASCR_G2_IO1_Pos
DECL|TSC_IOASCR_G2_IO1|macro|TSC_IOASCR_G2_IO1
DECL|TSC_IOASCR_G2_IO2_Msk|macro|TSC_IOASCR_G2_IO2_Msk
DECL|TSC_IOASCR_G2_IO2_Pos|macro|TSC_IOASCR_G2_IO2_Pos
DECL|TSC_IOASCR_G2_IO2|macro|TSC_IOASCR_G2_IO2
DECL|TSC_IOASCR_G2_IO3_Msk|macro|TSC_IOASCR_G2_IO3_Msk
DECL|TSC_IOASCR_G2_IO3_Pos|macro|TSC_IOASCR_G2_IO3_Pos
DECL|TSC_IOASCR_G2_IO3|macro|TSC_IOASCR_G2_IO3
DECL|TSC_IOASCR_G2_IO4_Msk|macro|TSC_IOASCR_G2_IO4_Msk
DECL|TSC_IOASCR_G2_IO4_Pos|macro|TSC_IOASCR_G2_IO4_Pos
DECL|TSC_IOASCR_G2_IO4|macro|TSC_IOASCR_G2_IO4
DECL|TSC_IOASCR_G3_IO1_Msk|macro|TSC_IOASCR_G3_IO1_Msk
DECL|TSC_IOASCR_G3_IO1_Pos|macro|TSC_IOASCR_G3_IO1_Pos
DECL|TSC_IOASCR_G3_IO1|macro|TSC_IOASCR_G3_IO1
DECL|TSC_IOASCR_G3_IO2_Msk|macro|TSC_IOASCR_G3_IO2_Msk
DECL|TSC_IOASCR_G3_IO2_Pos|macro|TSC_IOASCR_G3_IO2_Pos
DECL|TSC_IOASCR_G3_IO2|macro|TSC_IOASCR_G3_IO2
DECL|TSC_IOASCR_G3_IO3_Msk|macro|TSC_IOASCR_G3_IO3_Msk
DECL|TSC_IOASCR_G3_IO3_Pos|macro|TSC_IOASCR_G3_IO3_Pos
DECL|TSC_IOASCR_G3_IO3|macro|TSC_IOASCR_G3_IO3
DECL|TSC_IOASCR_G3_IO4_Msk|macro|TSC_IOASCR_G3_IO4_Msk
DECL|TSC_IOASCR_G3_IO4_Pos|macro|TSC_IOASCR_G3_IO4_Pos
DECL|TSC_IOASCR_G3_IO4|macro|TSC_IOASCR_G3_IO4
DECL|TSC_IOASCR_G4_IO1_Msk|macro|TSC_IOASCR_G4_IO1_Msk
DECL|TSC_IOASCR_G4_IO1_Pos|macro|TSC_IOASCR_G4_IO1_Pos
DECL|TSC_IOASCR_G4_IO1|macro|TSC_IOASCR_G4_IO1
DECL|TSC_IOASCR_G4_IO2_Msk|macro|TSC_IOASCR_G4_IO2_Msk
DECL|TSC_IOASCR_G4_IO2_Pos|macro|TSC_IOASCR_G4_IO2_Pos
DECL|TSC_IOASCR_G4_IO2|macro|TSC_IOASCR_G4_IO2
DECL|TSC_IOASCR_G4_IO3_Msk|macro|TSC_IOASCR_G4_IO3_Msk
DECL|TSC_IOASCR_G4_IO3_Pos|macro|TSC_IOASCR_G4_IO3_Pos
DECL|TSC_IOASCR_G4_IO3|macro|TSC_IOASCR_G4_IO3
DECL|TSC_IOASCR_G4_IO4_Msk|macro|TSC_IOASCR_G4_IO4_Msk
DECL|TSC_IOASCR_G4_IO4_Pos|macro|TSC_IOASCR_G4_IO4_Pos
DECL|TSC_IOASCR_G4_IO4|macro|TSC_IOASCR_G4_IO4
DECL|TSC_IOASCR_G5_IO1_Msk|macro|TSC_IOASCR_G5_IO1_Msk
DECL|TSC_IOASCR_G5_IO1_Pos|macro|TSC_IOASCR_G5_IO1_Pos
DECL|TSC_IOASCR_G5_IO1|macro|TSC_IOASCR_G5_IO1
DECL|TSC_IOASCR_G5_IO2_Msk|macro|TSC_IOASCR_G5_IO2_Msk
DECL|TSC_IOASCR_G5_IO2_Pos|macro|TSC_IOASCR_G5_IO2_Pos
DECL|TSC_IOASCR_G5_IO2|macro|TSC_IOASCR_G5_IO2
DECL|TSC_IOASCR_G5_IO3_Msk|macro|TSC_IOASCR_G5_IO3_Msk
DECL|TSC_IOASCR_G5_IO3_Pos|macro|TSC_IOASCR_G5_IO3_Pos
DECL|TSC_IOASCR_G5_IO3|macro|TSC_IOASCR_G5_IO3
DECL|TSC_IOASCR_G5_IO4_Msk|macro|TSC_IOASCR_G5_IO4_Msk
DECL|TSC_IOASCR_G5_IO4_Pos|macro|TSC_IOASCR_G5_IO4_Pos
DECL|TSC_IOASCR_G5_IO4|macro|TSC_IOASCR_G5_IO4
DECL|TSC_IOASCR_G6_IO1_Msk|macro|TSC_IOASCR_G6_IO1_Msk
DECL|TSC_IOASCR_G6_IO1_Pos|macro|TSC_IOASCR_G6_IO1_Pos
DECL|TSC_IOASCR_G6_IO1|macro|TSC_IOASCR_G6_IO1
DECL|TSC_IOASCR_G6_IO2_Msk|macro|TSC_IOASCR_G6_IO2_Msk
DECL|TSC_IOASCR_G6_IO2_Pos|macro|TSC_IOASCR_G6_IO2_Pos
DECL|TSC_IOASCR_G6_IO2|macro|TSC_IOASCR_G6_IO2
DECL|TSC_IOASCR_G6_IO3_Msk|macro|TSC_IOASCR_G6_IO3_Msk
DECL|TSC_IOASCR_G6_IO3_Pos|macro|TSC_IOASCR_G6_IO3_Pos
DECL|TSC_IOASCR_G6_IO3|macro|TSC_IOASCR_G6_IO3
DECL|TSC_IOASCR_G6_IO4_Msk|macro|TSC_IOASCR_G6_IO4_Msk
DECL|TSC_IOASCR_G6_IO4_Pos|macro|TSC_IOASCR_G6_IO4_Pos
DECL|TSC_IOASCR_G6_IO4|macro|TSC_IOASCR_G6_IO4
DECL|TSC_IOASCR_G7_IO1_Msk|macro|TSC_IOASCR_G7_IO1_Msk
DECL|TSC_IOASCR_G7_IO1_Pos|macro|TSC_IOASCR_G7_IO1_Pos
DECL|TSC_IOASCR_G7_IO1|macro|TSC_IOASCR_G7_IO1
DECL|TSC_IOASCR_G7_IO2_Msk|macro|TSC_IOASCR_G7_IO2_Msk
DECL|TSC_IOASCR_G7_IO2_Pos|macro|TSC_IOASCR_G7_IO2_Pos
DECL|TSC_IOASCR_G7_IO2|macro|TSC_IOASCR_G7_IO2
DECL|TSC_IOASCR_G7_IO3_Msk|macro|TSC_IOASCR_G7_IO3_Msk
DECL|TSC_IOASCR_G7_IO3_Pos|macro|TSC_IOASCR_G7_IO3_Pos
DECL|TSC_IOASCR_G7_IO3|macro|TSC_IOASCR_G7_IO3
DECL|TSC_IOASCR_G7_IO4_Msk|macro|TSC_IOASCR_G7_IO4_Msk
DECL|TSC_IOASCR_G7_IO4_Pos|macro|TSC_IOASCR_G7_IO4_Pos
DECL|TSC_IOASCR_G7_IO4|macro|TSC_IOASCR_G7_IO4
DECL|TSC_IOASCR_G8_IO1_Msk|macro|TSC_IOASCR_G8_IO1_Msk
DECL|TSC_IOASCR_G8_IO1_Pos|macro|TSC_IOASCR_G8_IO1_Pos
DECL|TSC_IOASCR_G8_IO1|macro|TSC_IOASCR_G8_IO1
DECL|TSC_IOASCR_G8_IO2_Msk|macro|TSC_IOASCR_G8_IO2_Msk
DECL|TSC_IOASCR_G8_IO2_Pos|macro|TSC_IOASCR_G8_IO2_Pos
DECL|TSC_IOASCR_G8_IO2|macro|TSC_IOASCR_G8_IO2
DECL|TSC_IOASCR_G8_IO3_Msk|macro|TSC_IOASCR_G8_IO3_Msk
DECL|TSC_IOASCR_G8_IO3_Pos|macro|TSC_IOASCR_G8_IO3_Pos
DECL|TSC_IOASCR_G8_IO3|macro|TSC_IOASCR_G8_IO3
DECL|TSC_IOASCR_G8_IO4_Msk|macro|TSC_IOASCR_G8_IO4_Msk
DECL|TSC_IOASCR_G8_IO4_Pos|macro|TSC_IOASCR_G8_IO4_Pos
DECL|TSC_IOASCR_G8_IO4|macro|TSC_IOASCR_G8_IO4
DECL|TSC_IOCCR_G1_IO1_Msk|macro|TSC_IOCCR_G1_IO1_Msk
DECL|TSC_IOCCR_G1_IO1_Pos|macro|TSC_IOCCR_G1_IO1_Pos
DECL|TSC_IOCCR_G1_IO1|macro|TSC_IOCCR_G1_IO1
DECL|TSC_IOCCR_G1_IO2_Msk|macro|TSC_IOCCR_G1_IO2_Msk
DECL|TSC_IOCCR_G1_IO2_Pos|macro|TSC_IOCCR_G1_IO2_Pos
DECL|TSC_IOCCR_G1_IO2|macro|TSC_IOCCR_G1_IO2
DECL|TSC_IOCCR_G1_IO3_Msk|macro|TSC_IOCCR_G1_IO3_Msk
DECL|TSC_IOCCR_G1_IO3_Pos|macro|TSC_IOCCR_G1_IO3_Pos
DECL|TSC_IOCCR_G1_IO3|macro|TSC_IOCCR_G1_IO3
DECL|TSC_IOCCR_G1_IO4_Msk|macro|TSC_IOCCR_G1_IO4_Msk
DECL|TSC_IOCCR_G1_IO4_Pos|macro|TSC_IOCCR_G1_IO4_Pos
DECL|TSC_IOCCR_G1_IO4|macro|TSC_IOCCR_G1_IO4
DECL|TSC_IOCCR_G2_IO1_Msk|macro|TSC_IOCCR_G2_IO1_Msk
DECL|TSC_IOCCR_G2_IO1_Pos|macro|TSC_IOCCR_G2_IO1_Pos
DECL|TSC_IOCCR_G2_IO1|macro|TSC_IOCCR_G2_IO1
DECL|TSC_IOCCR_G2_IO2_Msk|macro|TSC_IOCCR_G2_IO2_Msk
DECL|TSC_IOCCR_G2_IO2_Pos|macro|TSC_IOCCR_G2_IO2_Pos
DECL|TSC_IOCCR_G2_IO2|macro|TSC_IOCCR_G2_IO2
DECL|TSC_IOCCR_G2_IO3_Msk|macro|TSC_IOCCR_G2_IO3_Msk
DECL|TSC_IOCCR_G2_IO3_Pos|macro|TSC_IOCCR_G2_IO3_Pos
DECL|TSC_IOCCR_G2_IO3|macro|TSC_IOCCR_G2_IO3
DECL|TSC_IOCCR_G2_IO4_Msk|macro|TSC_IOCCR_G2_IO4_Msk
DECL|TSC_IOCCR_G2_IO4_Pos|macro|TSC_IOCCR_G2_IO4_Pos
DECL|TSC_IOCCR_G2_IO4|macro|TSC_IOCCR_G2_IO4
DECL|TSC_IOCCR_G3_IO1_Msk|macro|TSC_IOCCR_G3_IO1_Msk
DECL|TSC_IOCCR_G3_IO1_Pos|macro|TSC_IOCCR_G3_IO1_Pos
DECL|TSC_IOCCR_G3_IO1|macro|TSC_IOCCR_G3_IO1
DECL|TSC_IOCCR_G3_IO2_Msk|macro|TSC_IOCCR_G3_IO2_Msk
DECL|TSC_IOCCR_G3_IO2_Pos|macro|TSC_IOCCR_G3_IO2_Pos
DECL|TSC_IOCCR_G3_IO2|macro|TSC_IOCCR_G3_IO2
DECL|TSC_IOCCR_G3_IO3_Msk|macro|TSC_IOCCR_G3_IO3_Msk
DECL|TSC_IOCCR_G3_IO3_Pos|macro|TSC_IOCCR_G3_IO3_Pos
DECL|TSC_IOCCR_G3_IO3|macro|TSC_IOCCR_G3_IO3
DECL|TSC_IOCCR_G3_IO4_Msk|macro|TSC_IOCCR_G3_IO4_Msk
DECL|TSC_IOCCR_G3_IO4_Pos|macro|TSC_IOCCR_G3_IO4_Pos
DECL|TSC_IOCCR_G3_IO4|macro|TSC_IOCCR_G3_IO4
DECL|TSC_IOCCR_G4_IO1_Msk|macro|TSC_IOCCR_G4_IO1_Msk
DECL|TSC_IOCCR_G4_IO1_Pos|macro|TSC_IOCCR_G4_IO1_Pos
DECL|TSC_IOCCR_G4_IO1|macro|TSC_IOCCR_G4_IO1
DECL|TSC_IOCCR_G4_IO2_Msk|macro|TSC_IOCCR_G4_IO2_Msk
DECL|TSC_IOCCR_G4_IO2_Pos|macro|TSC_IOCCR_G4_IO2_Pos
DECL|TSC_IOCCR_G4_IO2|macro|TSC_IOCCR_G4_IO2
DECL|TSC_IOCCR_G4_IO3_Msk|macro|TSC_IOCCR_G4_IO3_Msk
DECL|TSC_IOCCR_G4_IO3_Pos|macro|TSC_IOCCR_G4_IO3_Pos
DECL|TSC_IOCCR_G4_IO3|macro|TSC_IOCCR_G4_IO3
DECL|TSC_IOCCR_G4_IO4_Msk|macro|TSC_IOCCR_G4_IO4_Msk
DECL|TSC_IOCCR_G4_IO4_Pos|macro|TSC_IOCCR_G4_IO4_Pos
DECL|TSC_IOCCR_G4_IO4|macro|TSC_IOCCR_G4_IO4
DECL|TSC_IOCCR_G5_IO1_Msk|macro|TSC_IOCCR_G5_IO1_Msk
DECL|TSC_IOCCR_G5_IO1_Pos|macro|TSC_IOCCR_G5_IO1_Pos
DECL|TSC_IOCCR_G5_IO1|macro|TSC_IOCCR_G5_IO1
DECL|TSC_IOCCR_G5_IO2_Msk|macro|TSC_IOCCR_G5_IO2_Msk
DECL|TSC_IOCCR_G5_IO2_Pos|macro|TSC_IOCCR_G5_IO2_Pos
DECL|TSC_IOCCR_G5_IO2|macro|TSC_IOCCR_G5_IO2
DECL|TSC_IOCCR_G5_IO3_Msk|macro|TSC_IOCCR_G5_IO3_Msk
DECL|TSC_IOCCR_G5_IO3_Pos|macro|TSC_IOCCR_G5_IO3_Pos
DECL|TSC_IOCCR_G5_IO3|macro|TSC_IOCCR_G5_IO3
DECL|TSC_IOCCR_G5_IO4_Msk|macro|TSC_IOCCR_G5_IO4_Msk
DECL|TSC_IOCCR_G5_IO4_Pos|macro|TSC_IOCCR_G5_IO4_Pos
DECL|TSC_IOCCR_G5_IO4|macro|TSC_IOCCR_G5_IO4
DECL|TSC_IOCCR_G6_IO1_Msk|macro|TSC_IOCCR_G6_IO1_Msk
DECL|TSC_IOCCR_G6_IO1_Pos|macro|TSC_IOCCR_G6_IO1_Pos
DECL|TSC_IOCCR_G6_IO1|macro|TSC_IOCCR_G6_IO1
DECL|TSC_IOCCR_G6_IO2_Msk|macro|TSC_IOCCR_G6_IO2_Msk
DECL|TSC_IOCCR_G6_IO2_Pos|macro|TSC_IOCCR_G6_IO2_Pos
DECL|TSC_IOCCR_G6_IO2|macro|TSC_IOCCR_G6_IO2
DECL|TSC_IOCCR_G6_IO3_Msk|macro|TSC_IOCCR_G6_IO3_Msk
DECL|TSC_IOCCR_G6_IO3_Pos|macro|TSC_IOCCR_G6_IO3_Pos
DECL|TSC_IOCCR_G6_IO3|macro|TSC_IOCCR_G6_IO3
DECL|TSC_IOCCR_G6_IO4_Msk|macro|TSC_IOCCR_G6_IO4_Msk
DECL|TSC_IOCCR_G6_IO4_Pos|macro|TSC_IOCCR_G6_IO4_Pos
DECL|TSC_IOCCR_G6_IO4|macro|TSC_IOCCR_G6_IO4
DECL|TSC_IOCCR_G7_IO1_Msk|macro|TSC_IOCCR_G7_IO1_Msk
DECL|TSC_IOCCR_G7_IO1_Pos|macro|TSC_IOCCR_G7_IO1_Pos
DECL|TSC_IOCCR_G7_IO1|macro|TSC_IOCCR_G7_IO1
DECL|TSC_IOCCR_G7_IO2_Msk|macro|TSC_IOCCR_G7_IO2_Msk
DECL|TSC_IOCCR_G7_IO2_Pos|macro|TSC_IOCCR_G7_IO2_Pos
DECL|TSC_IOCCR_G7_IO2|macro|TSC_IOCCR_G7_IO2
DECL|TSC_IOCCR_G7_IO3_Msk|macro|TSC_IOCCR_G7_IO3_Msk
DECL|TSC_IOCCR_G7_IO3_Pos|macro|TSC_IOCCR_G7_IO3_Pos
DECL|TSC_IOCCR_G7_IO3|macro|TSC_IOCCR_G7_IO3
DECL|TSC_IOCCR_G7_IO4_Msk|macro|TSC_IOCCR_G7_IO4_Msk
DECL|TSC_IOCCR_G7_IO4_Pos|macro|TSC_IOCCR_G7_IO4_Pos
DECL|TSC_IOCCR_G7_IO4|macro|TSC_IOCCR_G7_IO4
DECL|TSC_IOCCR_G8_IO1_Msk|macro|TSC_IOCCR_G8_IO1_Msk
DECL|TSC_IOCCR_G8_IO1_Pos|macro|TSC_IOCCR_G8_IO1_Pos
DECL|TSC_IOCCR_G8_IO1|macro|TSC_IOCCR_G8_IO1
DECL|TSC_IOCCR_G8_IO2_Msk|macro|TSC_IOCCR_G8_IO2_Msk
DECL|TSC_IOCCR_G8_IO2_Pos|macro|TSC_IOCCR_G8_IO2_Pos
DECL|TSC_IOCCR_G8_IO2|macro|TSC_IOCCR_G8_IO2
DECL|TSC_IOCCR_G8_IO3_Msk|macro|TSC_IOCCR_G8_IO3_Msk
DECL|TSC_IOCCR_G8_IO3_Pos|macro|TSC_IOCCR_G8_IO3_Pos
DECL|TSC_IOCCR_G8_IO3|macro|TSC_IOCCR_G8_IO3
DECL|TSC_IOCCR_G8_IO4_Msk|macro|TSC_IOCCR_G8_IO4_Msk
DECL|TSC_IOCCR_G8_IO4_Pos|macro|TSC_IOCCR_G8_IO4_Pos
DECL|TSC_IOCCR_G8_IO4|macro|TSC_IOCCR_G8_IO4
DECL|TSC_IOGCSR_G1E_Msk|macro|TSC_IOGCSR_G1E_Msk
DECL|TSC_IOGCSR_G1E_Pos|macro|TSC_IOGCSR_G1E_Pos
DECL|TSC_IOGCSR_G1E|macro|TSC_IOGCSR_G1E
DECL|TSC_IOGCSR_G1S_Msk|macro|TSC_IOGCSR_G1S_Msk
DECL|TSC_IOGCSR_G1S_Pos|macro|TSC_IOGCSR_G1S_Pos
DECL|TSC_IOGCSR_G1S|macro|TSC_IOGCSR_G1S
DECL|TSC_IOGCSR_G2E_Msk|macro|TSC_IOGCSR_G2E_Msk
DECL|TSC_IOGCSR_G2E_Pos|macro|TSC_IOGCSR_G2E_Pos
DECL|TSC_IOGCSR_G2E|macro|TSC_IOGCSR_G2E
DECL|TSC_IOGCSR_G2S_Msk|macro|TSC_IOGCSR_G2S_Msk
DECL|TSC_IOGCSR_G2S_Pos|macro|TSC_IOGCSR_G2S_Pos
DECL|TSC_IOGCSR_G2S|macro|TSC_IOGCSR_G2S
DECL|TSC_IOGCSR_G3E_Msk|macro|TSC_IOGCSR_G3E_Msk
DECL|TSC_IOGCSR_G3E_Pos|macro|TSC_IOGCSR_G3E_Pos
DECL|TSC_IOGCSR_G3E|macro|TSC_IOGCSR_G3E
DECL|TSC_IOGCSR_G3S_Msk|macro|TSC_IOGCSR_G3S_Msk
DECL|TSC_IOGCSR_G3S_Pos|macro|TSC_IOGCSR_G3S_Pos
DECL|TSC_IOGCSR_G3S|macro|TSC_IOGCSR_G3S
DECL|TSC_IOGCSR_G4E_Msk|macro|TSC_IOGCSR_G4E_Msk
DECL|TSC_IOGCSR_G4E_Pos|macro|TSC_IOGCSR_G4E_Pos
DECL|TSC_IOGCSR_G4E|macro|TSC_IOGCSR_G4E
DECL|TSC_IOGCSR_G4S_Msk|macro|TSC_IOGCSR_G4S_Msk
DECL|TSC_IOGCSR_G4S_Pos|macro|TSC_IOGCSR_G4S_Pos
DECL|TSC_IOGCSR_G4S|macro|TSC_IOGCSR_G4S
DECL|TSC_IOGCSR_G5E_Msk|macro|TSC_IOGCSR_G5E_Msk
DECL|TSC_IOGCSR_G5E_Pos|macro|TSC_IOGCSR_G5E_Pos
DECL|TSC_IOGCSR_G5E|macro|TSC_IOGCSR_G5E
DECL|TSC_IOGCSR_G5S_Msk|macro|TSC_IOGCSR_G5S_Msk
DECL|TSC_IOGCSR_G5S_Pos|macro|TSC_IOGCSR_G5S_Pos
DECL|TSC_IOGCSR_G5S|macro|TSC_IOGCSR_G5S
DECL|TSC_IOGCSR_G6E_Msk|macro|TSC_IOGCSR_G6E_Msk
DECL|TSC_IOGCSR_G6E_Pos|macro|TSC_IOGCSR_G6E_Pos
DECL|TSC_IOGCSR_G6E|macro|TSC_IOGCSR_G6E
DECL|TSC_IOGCSR_G6S_Msk|macro|TSC_IOGCSR_G6S_Msk
DECL|TSC_IOGCSR_G6S_Pos|macro|TSC_IOGCSR_G6S_Pos
DECL|TSC_IOGCSR_G6S|macro|TSC_IOGCSR_G6S
DECL|TSC_IOGCSR_G7E_Msk|macro|TSC_IOGCSR_G7E_Msk
DECL|TSC_IOGCSR_G7E_Pos|macro|TSC_IOGCSR_G7E_Pos
DECL|TSC_IOGCSR_G7E|macro|TSC_IOGCSR_G7E
DECL|TSC_IOGCSR_G7S_Msk|macro|TSC_IOGCSR_G7S_Msk
DECL|TSC_IOGCSR_G7S_Pos|macro|TSC_IOGCSR_G7S_Pos
DECL|TSC_IOGCSR_G7S|macro|TSC_IOGCSR_G7S
DECL|TSC_IOGCSR_G8E_Msk|macro|TSC_IOGCSR_G8E_Msk
DECL|TSC_IOGCSR_G8E_Pos|macro|TSC_IOGCSR_G8E_Pos
DECL|TSC_IOGCSR_G8E|macro|TSC_IOGCSR_G8E
DECL|TSC_IOGCSR_G8S_Msk|macro|TSC_IOGCSR_G8S_Msk
DECL|TSC_IOGCSR_G8S_Pos|macro|TSC_IOGCSR_G8S_Pos
DECL|TSC_IOGCSR_G8S|macro|TSC_IOGCSR_G8S
DECL|TSC_IOGXCR_CNT_Msk|macro|TSC_IOGXCR_CNT_Msk
DECL|TSC_IOGXCR_CNT_Pos|macro|TSC_IOGXCR_CNT_Pos
DECL|TSC_IOGXCR_CNT|macro|TSC_IOGXCR_CNT
DECL|TSC_IOHCR_G1_IO1_Msk|macro|TSC_IOHCR_G1_IO1_Msk
DECL|TSC_IOHCR_G1_IO1_Pos|macro|TSC_IOHCR_G1_IO1_Pos
DECL|TSC_IOHCR_G1_IO1|macro|TSC_IOHCR_G1_IO1
DECL|TSC_IOHCR_G1_IO2_Msk|macro|TSC_IOHCR_G1_IO2_Msk
DECL|TSC_IOHCR_G1_IO2_Pos|macro|TSC_IOHCR_G1_IO2_Pos
DECL|TSC_IOHCR_G1_IO2|macro|TSC_IOHCR_G1_IO2
DECL|TSC_IOHCR_G1_IO3_Msk|macro|TSC_IOHCR_G1_IO3_Msk
DECL|TSC_IOHCR_G1_IO3_Pos|macro|TSC_IOHCR_G1_IO3_Pos
DECL|TSC_IOHCR_G1_IO3|macro|TSC_IOHCR_G1_IO3
DECL|TSC_IOHCR_G1_IO4_Msk|macro|TSC_IOHCR_G1_IO4_Msk
DECL|TSC_IOHCR_G1_IO4_Pos|macro|TSC_IOHCR_G1_IO4_Pos
DECL|TSC_IOHCR_G1_IO4|macro|TSC_IOHCR_G1_IO4
DECL|TSC_IOHCR_G2_IO1_Msk|macro|TSC_IOHCR_G2_IO1_Msk
DECL|TSC_IOHCR_G2_IO1_Pos|macro|TSC_IOHCR_G2_IO1_Pos
DECL|TSC_IOHCR_G2_IO1|macro|TSC_IOHCR_G2_IO1
DECL|TSC_IOHCR_G2_IO2_Msk|macro|TSC_IOHCR_G2_IO2_Msk
DECL|TSC_IOHCR_G2_IO2_Pos|macro|TSC_IOHCR_G2_IO2_Pos
DECL|TSC_IOHCR_G2_IO2|macro|TSC_IOHCR_G2_IO2
DECL|TSC_IOHCR_G2_IO3_Msk|macro|TSC_IOHCR_G2_IO3_Msk
DECL|TSC_IOHCR_G2_IO3_Pos|macro|TSC_IOHCR_G2_IO3_Pos
DECL|TSC_IOHCR_G2_IO3|macro|TSC_IOHCR_G2_IO3
DECL|TSC_IOHCR_G2_IO4_Msk|macro|TSC_IOHCR_G2_IO4_Msk
DECL|TSC_IOHCR_G2_IO4_Pos|macro|TSC_IOHCR_G2_IO4_Pos
DECL|TSC_IOHCR_G2_IO4|macro|TSC_IOHCR_G2_IO4
DECL|TSC_IOHCR_G3_IO1_Msk|macro|TSC_IOHCR_G3_IO1_Msk
DECL|TSC_IOHCR_G3_IO1_Pos|macro|TSC_IOHCR_G3_IO1_Pos
DECL|TSC_IOHCR_G3_IO1|macro|TSC_IOHCR_G3_IO1
DECL|TSC_IOHCR_G3_IO2_Msk|macro|TSC_IOHCR_G3_IO2_Msk
DECL|TSC_IOHCR_G3_IO2_Pos|macro|TSC_IOHCR_G3_IO2_Pos
DECL|TSC_IOHCR_G3_IO2|macro|TSC_IOHCR_G3_IO2
DECL|TSC_IOHCR_G3_IO3_Msk|macro|TSC_IOHCR_G3_IO3_Msk
DECL|TSC_IOHCR_G3_IO3_Pos|macro|TSC_IOHCR_G3_IO3_Pos
DECL|TSC_IOHCR_G3_IO3|macro|TSC_IOHCR_G3_IO3
DECL|TSC_IOHCR_G3_IO4_Msk|macro|TSC_IOHCR_G3_IO4_Msk
DECL|TSC_IOHCR_G3_IO4_Pos|macro|TSC_IOHCR_G3_IO4_Pos
DECL|TSC_IOHCR_G3_IO4|macro|TSC_IOHCR_G3_IO4
DECL|TSC_IOHCR_G4_IO1_Msk|macro|TSC_IOHCR_G4_IO1_Msk
DECL|TSC_IOHCR_G4_IO1_Pos|macro|TSC_IOHCR_G4_IO1_Pos
DECL|TSC_IOHCR_G4_IO1|macro|TSC_IOHCR_G4_IO1
DECL|TSC_IOHCR_G4_IO2_Msk|macro|TSC_IOHCR_G4_IO2_Msk
DECL|TSC_IOHCR_G4_IO2_Pos|macro|TSC_IOHCR_G4_IO2_Pos
DECL|TSC_IOHCR_G4_IO2|macro|TSC_IOHCR_G4_IO2
DECL|TSC_IOHCR_G4_IO3_Msk|macro|TSC_IOHCR_G4_IO3_Msk
DECL|TSC_IOHCR_G4_IO3_Pos|macro|TSC_IOHCR_G4_IO3_Pos
DECL|TSC_IOHCR_G4_IO3|macro|TSC_IOHCR_G4_IO3
DECL|TSC_IOHCR_G4_IO4_Msk|macro|TSC_IOHCR_G4_IO4_Msk
DECL|TSC_IOHCR_G4_IO4_Pos|macro|TSC_IOHCR_G4_IO4_Pos
DECL|TSC_IOHCR_G4_IO4|macro|TSC_IOHCR_G4_IO4
DECL|TSC_IOHCR_G5_IO1_Msk|macro|TSC_IOHCR_G5_IO1_Msk
DECL|TSC_IOHCR_G5_IO1_Pos|macro|TSC_IOHCR_G5_IO1_Pos
DECL|TSC_IOHCR_G5_IO1|macro|TSC_IOHCR_G5_IO1
DECL|TSC_IOHCR_G5_IO2_Msk|macro|TSC_IOHCR_G5_IO2_Msk
DECL|TSC_IOHCR_G5_IO2_Pos|macro|TSC_IOHCR_G5_IO2_Pos
DECL|TSC_IOHCR_G5_IO2|macro|TSC_IOHCR_G5_IO2
DECL|TSC_IOHCR_G5_IO3_Msk|macro|TSC_IOHCR_G5_IO3_Msk
DECL|TSC_IOHCR_G5_IO3_Pos|macro|TSC_IOHCR_G5_IO3_Pos
DECL|TSC_IOHCR_G5_IO3|macro|TSC_IOHCR_G5_IO3
DECL|TSC_IOHCR_G5_IO4_Msk|macro|TSC_IOHCR_G5_IO4_Msk
DECL|TSC_IOHCR_G5_IO4_Pos|macro|TSC_IOHCR_G5_IO4_Pos
DECL|TSC_IOHCR_G5_IO4|macro|TSC_IOHCR_G5_IO4
DECL|TSC_IOHCR_G6_IO1_Msk|macro|TSC_IOHCR_G6_IO1_Msk
DECL|TSC_IOHCR_G6_IO1_Pos|macro|TSC_IOHCR_G6_IO1_Pos
DECL|TSC_IOHCR_G6_IO1|macro|TSC_IOHCR_G6_IO1
DECL|TSC_IOHCR_G6_IO2_Msk|macro|TSC_IOHCR_G6_IO2_Msk
DECL|TSC_IOHCR_G6_IO2_Pos|macro|TSC_IOHCR_G6_IO2_Pos
DECL|TSC_IOHCR_G6_IO2|macro|TSC_IOHCR_G6_IO2
DECL|TSC_IOHCR_G6_IO3_Msk|macro|TSC_IOHCR_G6_IO3_Msk
DECL|TSC_IOHCR_G6_IO3_Pos|macro|TSC_IOHCR_G6_IO3_Pos
DECL|TSC_IOHCR_G6_IO3|macro|TSC_IOHCR_G6_IO3
DECL|TSC_IOHCR_G6_IO4_Msk|macro|TSC_IOHCR_G6_IO4_Msk
DECL|TSC_IOHCR_G6_IO4_Pos|macro|TSC_IOHCR_G6_IO4_Pos
DECL|TSC_IOHCR_G6_IO4|macro|TSC_IOHCR_G6_IO4
DECL|TSC_IOHCR_G7_IO1_Msk|macro|TSC_IOHCR_G7_IO1_Msk
DECL|TSC_IOHCR_G7_IO1_Pos|macro|TSC_IOHCR_G7_IO1_Pos
DECL|TSC_IOHCR_G7_IO1|macro|TSC_IOHCR_G7_IO1
DECL|TSC_IOHCR_G7_IO2_Msk|macro|TSC_IOHCR_G7_IO2_Msk
DECL|TSC_IOHCR_G7_IO2_Pos|macro|TSC_IOHCR_G7_IO2_Pos
DECL|TSC_IOHCR_G7_IO2|macro|TSC_IOHCR_G7_IO2
DECL|TSC_IOHCR_G7_IO3_Msk|macro|TSC_IOHCR_G7_IO3_Msk
DECL|TSC_IOHCR_G7_IO3_Pos|macro|TSC_IOHCR_G7_IO3_Pos
DECL|TSC_IOHCR_G7_IO3|macro|TSC_IOHCR_G7_IO3
DECL|TSC_IOHCR_G7_IO4_Msk|macro|TSC_IOHCR_G7_IO4_Msk
DECL|TSC_IOHCR_G7_IO4_Pos|macro|TSC_IOHCR_G7_IO4_Pos
DECL|TSC_IOHCR_G7_IO4|macro|TSC_IOHCR_G7_IO4
DECL|TSC_IOHCR_G8_IO1_Msk|macro|TSC_IOHCR_G8_IO1_Msk
DECL|TSC_IOHCR_G8_IO1_Pos|macro|TSC_IOHCR_G8_IO1_Pos
DECL|TSC_IOHCR_G8_IO1|macro|TSC_IOHCR_G8_IO1
DECL|TSC_IOHCR_G8_IO2_Msk|macro|TSC_IOHCR_G8_IO2_Msk
DECL|TSC_IOHCR_G8_IO2_Pos|macro|TSC_IOHCR_G8_IO2_Pos
DECL|TSC_IOHCR_G8_IO2|macro|TSC_IOHCR_G8_IO2
DECL|TSC_IOHCR_G8_IO3_Msk|macro|TSC_IOHCR_G8_IO3_Msk
DECL|TSC_IOHCR_G8_IO3_Pos|macro|TSC_IOHCR_G8_IO3_Pos
DECL|TSC_IOHCR_G8_IO3|macro|TSC_IOHCR_G8_IO3
DECL|TSC_IOHCR_G8_IO4_Msk|macro|TSC_IOHCR_G8_IO4_Msk
DECL|TSC_IOHCR_G8_IO4_Pos|macro|TSC_IOHCR_G8_IO4_Pos
DECL|TSC_IOHCR_G8_IO4|macro|TSC_IOHCR_G8_IO4
DECL|TSC_IOSCR_G1_IO1_Msk|macro|TSC_IOSCR_G1_IO1_Msk
DECL|TSC_IOSCR_G1_IO1_Pos|macro|TSC_IOSCR_G1_IO1_Pos
DECL|TSC_IOSCR_G1_IO1|macro|TSC_IOSCR_G1_IO1
DECL|TSC_IOSCR_G1_IO2_Msk|macro|TSC_IOSCR_G1_IO2_Msk
DECL|TSC_IOSCR_G1_IO2_Pos|macro|TSC_IOSCR_G1_IO2_Pos
DECL|TSC_IOSCR_G1_IO2|macro|TSC_IOSCR_G1_IO2
DECL|TSC_IOSCR_G1_IO3_Msk|macro|TSC_IOSCR_G1_IO3_Msk
DECL|TSC_IOSCR_G1_IO3_Pos|macro|TSC_IOSCR_G1_IO3_Pos
DECL|TSC_IOSCR_G1_IO3|macro|TSC_IOSCR_G1_IO3
DECL|TSC_IOSCR_G1_IO4_Msk|macro|TSC_IOSCR_G1_IO4_Msk
DECL|TSC_IOSCR_G1_IO4_Pos|macro|TSC_IOSCR_G1_IO4_Pos
DECL|TSC_IOSCR_G1_IO4|macro|TSC_IOSCR_G1_IO4
DECL|TSC_IOSCR_G2_IO1_Msk|macro|TSC_IOSCR_G2_IO1_Msk
DECL|TSC_IOSCR_G2_IO1_Pos|macro|TSC_IOSCR_G2_IO1_Pos
DECL|TSC_IOSCR_G2_IO1|macro|TSC_IOSCR_G2_IO1
DECL|TSC_IOSCR_G2_IO2_Msk|macro|TSC_IOSCR_G2_IO2_Msk
DECL|TSC_IOSCR_G2_IO2_Pos|macro|TSC_IOSCR_G2_IO2_Pos
DECL|TSC_IOSCR_G2_IO2|macro|TSC_IOSCR_G2_IO2
DECL|TSC_IOSCR_G2_IO3_Msk|macro|TSC_IOSCR_G2_IO3_Msk
DECL|TSC_IOSCR_G2_IO3_Pos|macro|TSC_IOSCR_G2_IO3_Pos
DECL|TSC_IOSCR_G2_IO3|macro|TSC_IOSCR_G2_IO3
DECL|TSC_IOSCR_G2_IO4_Msk|macro|TSC_IOSCR_G2_IO4_Msk
DECL|TSC_IOSCR_G2_IO4_Pos|macro|TSC_IOSCR_G2_IO4_Pos
DECL|TSC_IOSCR_G2_IO4|macro|TSC_IOSCR_G2_IO4
DECL|TSC_IOSCR_G3_IO1_Msk|macro|TSC_IOSCR_G3_IO1_Msk
DECL|TSC_IOSCR_G3_IO1_Pos|macro|TSC_IOSCR_G3_IO1_Pos
DECL|TSC_IOSCR_G3_IO1|macro|TSC_IOSCR_G3_IO1
DECL|TSC_IOSCR_G3_IO2_Msk|macro|TSC_IOSCR_G3_IO2_Msk
DECL|TSC_IOSCR_G3_IO2_Pos|macro|TSC_IOSCR_G3_IO2_Pos
DECL|TSC_IOSCR_G3_IO2|macro|TSC_IOSCR_G3_IO2
DECL|TSC_IOSCR_G3_IO3_Msk|macro|TSC_IOSCR_G3_IO3_Msk
DECL|TSC_IOSCR_G3_IO3_Pos|macro|TSC_IOSCR_G3_IO3_Pos
DECL|TSC_IOSCR_G3_IO3|macro|TSC_IOSCR_G3_IO3
DECL|TSC_IOSCR_G3_IO4_Msk|macro|TSC_IOSCR_G3_IO4_Msk
DECL|TSC_IOSCR_G3_IO4_Pos|macro|TSC_IOSCR_G3_IO4_Pos
DECL|TSC_IOSCR_G3_IO4|macro|TSC_IOSCR_G3_IO4
DECL|TSC_IOSCR_G4_IO1_Msk|macro|TSC_IOSCR_G4_IO1_Msk
DECL|TSC_IOSCR_G4_IO1_Pos|macro|TSC_IOSCR_G4_IO1_Pos
DECL|TSC_IOSCR_G4_IO1|macro|TSC_IOSCR_G4_IO1
DECL|TSC_IOSCR_G4_IO2_Msk|macro|TSC_IOSCR_G4_IO2_Msk
DECL|TSC_IOSCR_G4_IO2_Pos|macro|TSC_IOSCR_G4_IO2_Pos
DECL|TSC_IOSCR_G4_IO2|macro|TSC_IOSCR_G4_IO2
DECL|TSC_IOSCR_G4_IO3_Msk|macro|TSC_IOSCR_G4_IO3_Msk
DECL|TSC_IOSCR_G4_IO3_Pos|macro|TSC_IOSCR_G4_IO3_Pos
DECL|TSC_IOSCR_G4_IO3|macro|TSC_IOSCR_G4_IO3
DECL|TSC_IOSCR_G4_IO4_Msk|macro|TSC_IOSCR_G4_IO4_Msk
DECL|TSC_IOSCR_G4_IO4_Pos|macro|TSC_IOSCR_G4_IO4_Pos
DECL|TSC_IOSCR_G4_IO4|macro|TSC_IOSCR_G4_IO4
DECL|TSC_IOSCR_G5_IO1_Msk|macro|TSC_IOSCR_G5_IO1_Msk
DECL|TSC_IOSCR_G5_IO1_Pos|macro|TSC_IOSCR_G5_IO1_Pos
DECL|TSC_IOSCR_G5_IO1|macro|TSC_IOSCR_G5_IO1
DECL|TSC_IOSCR_G5_IO2_Msk|macro|TSC_IOSCR_G5_IO2_Msk
DECL|TSC_IOSCR_G5_IO2_Pos|macro|TSC_IOSCR_G5_IO2_Pos
DECL|TSC_IOSCR_G5_IO2|macro|TSC_IOSCR_G5_IO2
DECL|TSC_IOSCR_G5_IO3_Msk|macro|TSC_IOSCR_G5_IO3_Msk
DECL|TSC_IOSCR_G5_IO3_Pos|macro|TSC_IOSCR_G5_IO3_Pos
DECL|TSC_IOSCR_G5_IO3|macro|TSC_IOSCR_G5_IO3
DECL|TSC_IOSCR_G5_IO4_Msk|macro|TSC_IOSCR_G5_IO4_Msk
DECL|TSC_IOSCR_G5_IO4_Pos|macro|TSC_IOSCR_G5_IO4_Pos
DECL|TSC_IOSCR_G5_IO4|macro|TSC_IOSCR_G5_IO4
DECL|TSC_IOSCR_G6_IO1_Msk|macro|TSC_IOSCR_G6_IO1_Msk
DECL|TSC_IOSCR_G6_IO1_Pos|macro|TSC_IOSCR_G6_IO1_Pos
DECL|TSC_IOSCR_G6_IO1|macro|TSC_IOSCR_G6_IO1
DECL|TSC_IOSCR_G6_IO2_Msk|macro|TSC_IOSCR_G6_IO2_Msk
DECL|TSC_IOSCR_G6_IO2_Pos|macro|TSC_IOSCR_G6_IO2_Pos
DECL|TSC_IOSCR_G6_IO2|macro|TSC_IOSCR_G6_IO2
DECL|TSC_IOSCR_G6_IO3_Msk|macro|TSC_IOSCR_G6_IO3_Msk
DECL|TSC_IOSCR_G6_IO3_Pos|macro|TSC_IOSCR_G6_IO3_Pos
DECL|TSC_IOSCR_G6_IO3|macro|TSC_IOSCR_G6_IO3
DECL|TSC_IOSCR_G6_IO4_Msk|macro|TSC_IOSCR_G6_IO4_Msk
DECL|TSC_IOSCR_G6_IO4_Pos|macro|TSC_IOSCR_G6_IO4_Pos
DECL|TSC_IOSCR_G6_IO4|macro|TSC_IOSCR_G6_IO4
DECL|TSC_IOSCR_G7_IO1_Msk|macro|TSC_IOSCR_G7_IO1_Msk
DECL|TSC_IOSCR_G7_IO1_Pos|macro|TSC_IOSCR_G7_IO1_Pos
DECL|TSC_IOSCR_G7_IO1|macro|TSC_IOSCR_G7_IO1
DECL|TSC_IOSCR_G7_IO2_Msk|macro|TSC_IOSCR_G7_IO2_Msk
DECL|TSC_IOSCR_G7_IO2_Pos|macro|TSC_IOSCR_G7_IO2_Pos
DECL|TSC_IOSCR_G7_IO2|macro|TSC_IOSCR_G7_IO2
DECL|TSC_IOSCR_G7_IO3_Msk|macro|TSC_IOSCR_G7_IO3_Msk
DECL|TSC_IOSCR_G7_IO3_Pos|macro|TSC_IOSCR_G7_IO3_Pos
DECL|TSC_IOSCR_G7_IO3|macro|TSC_IOSCR_G7_IO3
DECL|TSC_IOSCR_G7_IO4_Msk|macro|TSC_IOSCR_G7_IO4_Msk
DECL|TSC_IOSCR_G7_IO4_Pos|macro|TSC_IOSCR_G7_IO4_Pos
DECL|TSC_IOSCR_G7_IO4|macro|TSC_IOSCR_G7_IO4
DECL|TSC_IOSCR_G8_IO1_Msk|macro|TSC_IOSCR_G8_IO1_Msk
DECL|TSC_IOSCR_G8_IO1_Pos|macro|TSC_IOSCR_G8_IO1_Pos
DECL|TSC_IOSCR_G8_IO1|macro|TSC_IOSCR_G8_IO1
DECL|TSC_IOSCR_G8_IO2_Msk|macro|TSC_IOSCR_G8_IO2_Msk
DECL|TSC_IOSCR_G8_IO2_Pos|macro|TSC_IOSCR_G8_IO2_Pos
DECL|TSC_IOSCR_G8_IO2|macro|TSC_IOSCR_G8_IO2
DECL|TSC_IOSCR_G8_IO3_Msk|macro|TSC_IOSCR_G8_IO3_Msk
DECL|TSC_IOSCR_G8_IO3_Pos|macro|TSC_IOSCR_G8_IO3_Pos
DECL|TSC_IOSCR_G8_IO3|macro|TSC_IOSCR_G8_IO3
DECL|TSC_IOSCR_G8_IO4_Msk|macro|TSC_IOSCR_G8_IO4_Msk
DECL|TSC_IOSCR_G8_IO4_Pos|macro|TSC_IOSCR_G8_IO4_Pos
DECL|TSC_IOSCR_G8_IO4|macro|TSC_IOSCR_G8_IO4
DECL|TSC_ISR_EOAF_Msk|macro|TSC_ISR_EOAF_Msk
DECL|TSC_ISR_EOAF_Pos|macro|TSC_ISR_EOAF_Pos
DECL|TSC_ISR_EOAF|macro|TSC_ISR_EOAF
DECL|TSC_ISR_MCEF_Msk|macro|TSC_ISR_MCEF_Msk
DECL|TSC_ISR_MCEF_Pos|macro|TSC_ISR_MCEF_Pos
DECL|TSC_ISR_MCEF|macro|TSC_ISR_MCEF
DECL|TSC_TypeDef|typedef|} TSC_TypeDef;
DECL|TSC|macro|TSC
DECL|TSDR|member|__IO uint32_t TSDR; /*!< RTC time stamp date register, Address offset: 0x34 */
DECL|TSR|member|__IO uint32_t TSR; /*!< CAN transmit status register, Address offset: 0x08 */
DECL|TSSSR|member|__IO uint32_t TSSSR; /*!< RTC time-stamp sub second register, Address offset: 0x38 */
DECL|TSTR|member|__IO uint32_t TSTR; /*!< RTC time stamp time register, Address offset: 0x30 */
DECL|TXCRCR|member|__IO uint32_t TXCRCR; /*!< SPI Tx CRC register, Address offset: 0x18 */
DECL|TXDR|member|__IO uint32_t TXDR; /*!< I2C Transmit data register, Address offset: 0x28 */
DECL|UID_BASE|macro|UID_BASE
DECL|USART1_BASE|macro|USART1_BASE
DECL|USART1_IRQn|enumerator|USART1_IRQn = 37, /*!< USART1 global Interrupt & EXTI Line25 Interrupt (USART1 wakeup) */
DECL|USART1|macro|USART1
DECL|USART2_BASE|macro|USART2_BASE
DECL|USART2_IRQn|enumerator|USART2_IRQn = 38, /*!< USART2 global Interrupt & EXTI Line26 Interrupt (USART2 wakeup) */
DECL|USART2|macro|USART2
DECL|USART3_BASE|macro|USART3_BASE
DECL|USART3_IRQn|enumerator|USART3_IRQn = 39, /*!< USART3 global Interrupt & EXTI Line28 Interrupt (USART3 wakeup) */
DECL|USART3|macro|USART3
DECL|USART_7BITS_SUPPORT|macro|USART_7BITS_SUPPORT
DECL|USART_BRR_DIV_FRACTION_Msk|macro|USART_BRR_DIV_FRACTION_Msk
DECL|USART_BRR_DIV_FRACTION_Pos|macro|USART_BRR_DIV_FRACTION_Pos
DECL|USART_BRR_DIV_FRACTION|macro|USART_BRR_DIV_FRACTION
DECL|USART_BRR_DIV_MANTISSA_Msk|macro|USART_BRR_DIV_MANTISSA_Msk
DECL|USART_BRR_DIV_MANTISSA_Pos|macro|USART_BRR_DIV_MANTISSA_Pos
DECL|USART_BRR_DIV_MANTISSA|macro|USART_BRR_DIV_MANTISSA
DECL|USART_CR1_CMIE_Msk|macro|USART_CR1_CMIE_Msk
DECL|USART_CR1_CMIE_Pos|macro|USART_CR1_CMIE_Pos
DECL|USART_CR1_CMIE|macro|USART_CR1_CMIE
DECL|USART_CR1_DEAT_0|macro|USART_CR1_DEAT_0
DECL|USART_CR1_DEAT_1|macro|USART_CR1_DEAT_1
DECL|USART_CR1_DEAT_2|macro|USART_CR1_DEAT_2
DECL|USART_CR1_DEAT_3|macro|USART_CR1_DEAT_3
DECL|USART_CR1_DEAT_4|macro|USART_CR1_DEAT_4
DECL|USART_CR1_DEAT_Msk|macro|USART_CR1_DEAT_Msk
DECL|USART_CR1_DEAT_Pos|macro|USART_CR1_DEAT_Pos
DECL|USART_CR1_DEAT|macro|USART_CR1_DEAT
DECL|USART_CR1_DEDT_0|macro|USART_CR1_DEDT_0
DECL|USART_CR1_DEDT_1|macro|USART_CR1_DEDT_1
DECL|USART_CR1_DEDT_2|macro|USART_CR1_DEDT_2
DECL|USART_CR1_DEDT_3|macro|USART_CR1_DEDT_3
DECL|USART_CR1_DEDT_4|macro|USART_CR1_DEDT_4
DECL|USART_CR1_DEDT_Msk|macro|USART_CR1_DEDT_Msk
DECL|USART_CR1_DEDT_Pos|macro|USART_CR1_DEDT_Pos
DECL|USART_CR1_DEDT|macro|USART_CR1_DEDT
DECL|USART_CR1_EOBIE_Msk|macro|USART_CR1_EOBIE_Msk
DECL|USART_CR1_EOBIE_Pos|macro|USART_CR1_EOBIE_Pos
DECL|USART_CR1_EOBIE|macro|USART_CR1_EOBIE
DECL|USART_CR1_IDLEIE_Msk|macro|USART_CR1_IDLEIE_Msk
DECL|USART_CR1_IDLEIE_Pos|macro|USART_CR1_IDLEIE_Pos
DECL|USART_CR1_IDLEIE|macro|USART_CR1_IDLEIE
DECL|USART_CR1_M0_Msk|macro|USART_CR1_M0_Msk
DECL|USART_CR1_M0_Pos|macro|USART_CR1_M0_Pos
DECL|USART_CR1_M0|macro|USART_CR1_M0
DECL|USART_CR1_M1_Msk|macro|USART_CR1_M1_Msk
DECL|USART_CR1_M1_Pos|macro|USART_CR1_M1_Pos
DECL|USART_CR1_M1|macro|USART_CR1_M1
DECL|USART_CR1_MME_Msk|macro|USART_CR1_MME_Msk
DECL|USART_CR1_MME_Pos|macro|USART_CR1_MME_Pos
DECL|USART_CR1_MME|macro|USART_CR1_MME
DECL|USART_CR1_M_Msk|macro|USART_CR1_M_Msk
DECL|USART_CR1_M_Pos|macro|USART_CR1_M_Pos
DECL|USART_CR1_M|macro|USART_CR1_M
DECL|USART_CR1_OVER8_Msk|macro|USART_CR1_OVER8_Msk
DECL|USART_CR1_OVER8_Pos|macro|USART_CR1_OVER8_Pos
DECL|USART_CR1_OVER8|macro|USART_CR1_OVER8
DECL|USART_CR1_PCE_Msk|macro|USART_CR1_PCE_Msk
DECL|USART_CR1_PCE_Pos|macro|USART_CR1_PCE_Pos
DECL|USART_CR1_PCE|macro|USART_CR1_PCE
DECL|USART_CR1_PEIE_Msk|macro|USART_CR1_PEIE_Msk
DECL|USART_CR1_PEIE_Pos|macro|USART_CR1_PEIE_Pos
DECL|USART_CR1_PEIE|macro|USART_CR1_PEIE
DECL|USART_CR1_PS_Msk|macro|USART_CR1_PS_Msk
DECL|USART_CR1_PS_Pos|macro|USART_CR1_PS_Pos
DECL|USART_CR1_PS|macro|USART_CR1_PS
DECL|USART_CR1_RE_Msk|macro|USART_CR1_RE_Msk
DECL|USART_CR1_RE_Pos|macro|USART_CR1_RE_Pos
DECL|USART_CR1_RE|macro|USART_CR1_RE
DECL|USART_CR1_RTOIE_Msk|macro|USART_CR1_RTOIE_Msk
DECL|USART_CR1_RTOIE_Pos|macro|USART_CR1_RTOIE_Pos
DECL|USART_CR1_RTOIE|macro|USART_CR1_RTOIE
DECL|USART_CR1_RXNEIE_Msk|macro|USART_CR1_RXNEIE_Msk
DECL|USART_CR1_RXNEIE_Pos|macro|USART_CR1_RXNEIE_Pos
DECL|USART_CR1_RXNEIE|macro|USART_CR1_RXNEIE
DECL|USART_CR1_TCIE_Msk|macro|USART_CR1_TCIE_Msk
DECL|USART_CR1_TCIE_Pos|macro|USART_CR1_TCIE_Pos
DECL|USART_CR1_TCIE|macro|USART_CR1_TCIE
DECL|USART_CR1_TE_Msk|macro|USART_CR1_TE_Msk
DECL|USART_CR1_TE_Pos|macro|USART_CR1_TE_Pos
DECL|USART_CR1_TE|macro|USART_CR1_TE
DECL|USART_CR1_TXEIE_Msk|macro|USART_CR1_TXEIE_Msk
DECL|USART_CR1_TXEIE_Pos|macro|USART_CR1_TXEIE_Pos
DECL|USART_CR1_TXEIE|macro|USART_CR1_TXEIE
DECL|USART_CR1_UESM_Msk|macro|USART_CR1_UESM_Msk
DECL|USART_CR1_UESM_Pos|macro|USART_CR1_UESM_Pos
DECL|USART_CR1_UESM|macro|USART_CR1_UESM
DECL|USART_CR1_UE_Msk|macro|USART_CR1_UE_Msk
DECL|USART_CR1_UE_Pos|macro|USART_CR1_UE_Pos
DECL|USART_CR1_UE|macro|USART_CR1_UE
DECL|USART_CR1_WAKE_Msk|macro|USART_CR1_WAKE_Msk
DECL|USART_CR1_WAKE_Pos|macro|USART_CR1_WAKE_Pos
DECL|USART_CR1_WAKE|macro|USART_CR1_WAKE
DECL|USART_CR2_ABREN_Msk|macro|USART_CR2_ABREN_Msk
DECL|USART_CR2_ABREN_Pos|macro|USART_CR2_ABREN_Pos
DECL|USART_CR2_ABREN|macro|USART_CR2_ABREN
DECL|USART_CR2_ABRMODE_0|macro|USART_CR2_ABRMODE_0
DECL|USART_CR2_ABRMODE_1|macro|USART_CR2_ABRMODE_1
DECL|USART_CR2_ABRMODE_Msk|macro|USART_CR2_ABRMODE_Msk
DECL|USART_CR2_ABRMODE_Pos|macro|USART_CR2_ABRMODE_Pos
DECL|USART_CR2_ABRMODE|macro|USART_CR2_ABRMODE
DECL|USART_CR2_ADDM7_Msk|macro|USART_CR2_ADDM7_Msk
DECL|USART_CR2_ADDM7_Pos|macro|USART_CR2_ADDM7_Pos
DECL|USART_CR2_ADDM7|macro|USART_CR2_ADDM7
DECL|USART_CR2_ADD_Msk|macro|USART_CR2_ADD_Msk
DECL|USART_CR2_ADD_Pos|macro|USART_CR2_ADD_Pos
DECL|USART_CR2_ADD|macro|USART_CR2_ADD
DECL|USART_CR2_CLKEN_Msk|macro|USART_CR2_CLKEN_Msk
DECL|USART_CR2_CLKEN_Pos|macro|USART_CR2_CLKEN_Pos
DECL|USART_CR2_CLKEN|macro|USART_CR2_CLKEN
DECL|USART_CR2_CPHA_Msk|macro|USART_CR2_CPHA_Msk
DECL|USART_CR2_CPHA_Pos|macro|USART_CR2_CPHA_Pos
DECL|USART_CR2_CPHA|macro|USART_CR2_CPHA
DECL|USART_CR2_CPOL_Msk|macro|USART_CR2_CPOL_Msk
DECL|USART_CR2_CPOL_Pos|macro|USART_CR2_CPOL_Pos
DECL|USART_CR2_CPOL|macro|USART_CR2_CPOL
DECL|USART_CR2_DATAINV_Msk|macro|USART_CR2_DATAINV_Msk
DECL|USART_CR2_DATAINV_Pos|macro|USART_CR2_DATAINV_Pos
DECL|USART_CR2_DATAINV|macro|USART_CR2_DATAINV
DECL|USART_CR2_LBCL_Msk|macro|USART_CR2_LBCL_Msk
DECL|USART_CR2_LBCL_Pos|macro|USART_CR2_LBCL_Pos
DECL|USART_CR2_LBCL|macro|USART_CR2_LBCL
DECL|USART_CR2_LBDIE_Msk|macro|USART_CR2_LBDIE_Msk
DECL|USART_CR2_LBDIE_Pos|macro|USART_CR2_LBDIE_Pos
DECL|USART_CR2_LBDIE|macro|USART_CR2_LBDIE
DECL|USART_CR2_LBDL_Msk|macro|USART_CR2_LBDL_Msk
DECL|USART_CR2_LBDL_Pos|macro|USART_CR2_LBDL_Pos
DECL|USART_CR2_LBDL|macro|USART_CR2_LBDL
DECL|USART_CR2_LINEN_Msk|macro|USART_CR2_LINEN_Msk
DECL|USART_CR2_LINEN_Pos|macro|USART_CR2_LINEN_Pos
DECL|USART_CR2_LINEN|macro|USART_CR2_LINEN
DECL|USART_CR2_MSBFIRST_Msk|macro|USART_CR2_MSBFIRST_Msk
DECL|USART_CR2_MSBFIRST_Pos|macro|USART_CR2_MSBFIRST_Pos
DECL|USART_CR2_MSBFIRST|macro|USART_CR2_MSBFIRST
DECL|USART_CR2_RTOEN_Msk|macro|USART_CR2_RTOEN_Msk
DECL|USART_CR2_RTOEN_Pos|macro|USART_CR2_RTOEN_Pos
DECL|USART_CR2_RTOEN|macro|USART_CR2_RTOEN
DECL|USART_CR2_RXINV_Msk|macro|USART_CR2_RXINV_Msk
DECL|USART_CR2_RXINV_Pos|macro|USART_CR2_RXINV_Pos
DECL|USART_CR2_RXINV|macro|USART_CR2_RXINV
DECL|USART_CR2_STOP_0|macro|USART_CR2_STOP_0
DECL|USART_CR2_STOP_1|macro|USART_CR2_STOP_1
DECL|USART_CR2_STOP_Msk|macro|USART_CR2_STOP_Msk
DECL|USART_CR2_STOP_Pos|macro|USART_CR2_STOP_Pos
DECL|USART_CR2_STOP|macro|USART_CR2_STOP
DECL|USART_CR2_SWAP_Msk|macro|USART_CR2_SWAP_Msk
DECL|USART_CR2_SWAP_Pos|macro|USART_CR2_SWAP_Pos
DECL|USART_CR2_SWAP|macro|USART_CR2_SWAP
DECL|USART_CR2_TXINV_Msk|macro|USART_CR2_TXINV_Msk
DECL|USART_CR2_TXINV_Pos|macro|USART_CR2_TXINV_Pos
DECL|USART_CR2_TXINV|macro|USART_CR2_TXINV
DECL|USART_CR3_CTSE_Msk|macro|USART_CR3_CTSE_Msk
DECL|USART_CR3_CTSE_Pos|macro|USART_CR3_CTSE_Pos
DECL|USART_CR3_CTSE|macro|USART_CR3_CTSE
DECL|USART_CR3_CTSIE_Msk|macro|USART_CR3_CTSIE_Msk
DECL|USART_CR3_CTSIE_Pos|macro|USART_CR3_CTSIE_Pos
DECL|USART_CR3_CTSIE|macro|USART_CR3_CTSIE
DECL|USART_CR3_DDRE_Msk|macro|USART_CR3_DDRE_Msk
DECL|USART_CR3_DDRE_Pos|macro|USART_CR3_DDRE_Pos
DECL|USART_CR3_DDRE|macro|USART_CR3_DDRE
DECL|USART_CR3_DEM_Msk|macro|USART_CR3_DEM_Msk
DECL|USART_CR3_DEM_Pos|macro|USART_CR3_DEM_Pos
DECL|USART_CR3_DEM|macro|USART_CR3_DEM
DECL|USART_CR3_DEP_Msk|macro|USART_CR3_DEP_Msk
DECL|USART_CR3_DEP_Pos|macro|USART_CR3_DEP_Pos
DECL|USART_CR3_DEP|macro|USART_CR3_DEP
DECL|USART_CR3_DMAR_Msk|macro|USART_CR3_DMAR_Msk
DECL|USART_CR3_DMAR_Pos|macro|USART_CR3_DMAR_Pos
DECL|USART_CR3_DMAR|macro|USART_CR3_DMAR
DECL|USART_CR3_DMAT_Msk|macro|USART_CR3_DMAT_Msk
DECL|USART_CR3_DMAT_Pos|macro|USART_CR3_DMAT_Pos
DECL|USART_CR3_DMAT|macro|USART_CR3_DMAT
DECL|USART_CR3_EIE_Msk|macro|USART_CR3_EIE_Msk
DECL|USART_CR3_EIE_Pos|macro|USART_CR3_EIE_Pos
DECL|USART_CR3_EIE|macro|USART_CR3_EIE
DECL|USART_CR3_HDSEL_Msk|macro|USART_CR3_HDSEL_Msk
DECL|USART_CR3_HDSEL_Pos|macro|USART_CR3_HDSEL_Pos
DECL|USART_CR3_HDSEL|macro|USART_CR3_HDSEL
DECL|USART_CR3_IREN_Msk|macro|USART_CR3_IREN_Msk
DECL|USART_CR3_IREN_Pos|macro|USART_CR3_IREN_Pos
DECL|USART_CR3_IREN|macro|USART_CR3_IREN
DECL|USART_CR3_IRLP_Msk|macro|USART_CR3_IRLP_Msk
DECL|USART_CR3_IRLP_Pos|macro|USART_CR3_IRLP_Pos
DECL|USART_CR3_IRLP|macro|USART_CR3_IRLP
DECL|USART_CR3_NACK_Msk|macro|USART_CR3_NACK_Msk
DECL|USART_CR3_NACK_Pos|macro|USART_CR3_NACK_Pos
DECL|USART_CR3_NACK|macro|USART_CR3_NACK
DECL|USART_CR3_ONEBIT_Msk|macro|USART_CR3_ONEBIT_Msk
DECL|USART_CR3_ONEBIT_Pos|macro|USART_CR3_ONEBIT_Pos
DECL|USART_CR3_ONEBIT|macro|USART_CR3_ONEBIT
DECL|USART_CR3_OVRDIS_Msk|macro|USART_CR3_OVRDIS_Msk
DECL|USART_CR3_OVRDIS_Pos|macro|USART_CR3_OVRDIS_Pos
DECL|USART_CR3_OVRDIS|macro|USART_CR3_OVRDIS
DECL|USART_CR3_RTSE_Msk|macro|USART_CR3_RTSE_Msk
DECL|USART_CR3_RTSE_Pos|macro|USART_CR3_RTSE_Pos
DECL|USART_CR3_RTSE|macro|USART_CR3_RTSE
DECL|USART_CR3_SCARCNT_0|macro|USART_CR3_SCARCNT_0
DECL|USART_CR3_SCARCNT_1|macro|USART_CR3_SCARCNT_1
DECL|USART_CR3_SCARCNT_2|macro|USART_CR3_SCARCNT_2
DECL|USART_CR3_SCARCNT_Msk|macro|USART_CR3_SCARCNT_Msk
DECL|USART_CR3_SCARCNT_Pos|macro|USART_CR3_SCARCNT_Pos
DECL|USART_CR3_SCARCNT|macro|USART_CR3_SCARCNT
DECL|USART_CR3_SCEN_Msk|macro|USART_CR3_SCEN_Msk
DECL|USART_CR3_SCEN_Pos|macro|USART_CR3_SCEN_Pos
DECL|USART_CR3_SCEN|macro|USART_CR3_SCEN
DECL|USART_CR3_WUFIE_Msk|macro|USART_CR3_WUFIE_Msk
DECL|USART_CR3_WUFIE_Pos|macro|USART_CR3_WUFIE_Pos
DECL|USART_CR3_WUFIE|macro|USART_CR3_WUFIE
DECL|USART_CR3_WUS_0|macro|USART_CR3_WUS_0
DECL|USART_CR3_WUS_1|macro|USART_CR3_WUS_1
DECL|USART_CR3_WUS_Msk|macro|USART_CR3_WUS_Msk
DECL|USART_CR3_WUS_Pos|macro|USART_CR3_WUS_Pos
DECL|USART_CR3_WUS|macro|USART_CR3_WUS
DECL|USART_GTPR_GT_Msk|macro|USART_GTPR_GT_Msk
DECL|USART_GTPR_GT_Pos|macro|USART_GTPR_GT_Pos
DECL|USART_GTPR_GT|macro|USART_GTPR_GT
DECL|USART_GTPR_PSC_Msk|macro|USART_GTPR_PSC_Msk
DECL|USART_GTPR_PSC_Pos|macro|USART_GTPR_PSC_Pos
DECL|USART_GTPR_PSC|macro|USART_GTPR_PSC
DECL|USART_ICR_CMCF_Msk|macro|USART_ICR_CMCF_Msk
DECL|USART_ICR_CMCF_Pos|macro|USART_ICR_CMCF_Pos
DECL|USART_ICR_CMCF|macro|USART_ICR_CMCF
DECL|USART_ICR_CTSCF_Msk|macro|USART_ICR_CTSCF_Msk
DECL|USART_ICR_CTSCF_Pos|macro|USART_ICR_CTSCF_Pos
DECL|USART_ICR_CTSCF|macro|USART_ICR_CTSCF
DECL|USART_ICR_EOBCF_Msk|macro|USART_ICR_EOBCF_Msk
DECL|USART_ICR_EOBCF_Pos|macro|USART_ICR_EOBCF_Pos
DECL|USART_ICR_EOBCF|macro|USART_ICR_EOBCF
DECL|USART_ICR_FECF_Msk|macro|USART_ICR_FECF_Msk
DECL|USART_ICR_FECF_Pos|macro|USART_ICR_FECF_Pos
DECL|USART_ICR_FECF|macro|USART_ICR_FECF
DECL|USART_ICR_IDLECF_Msk|macro|USART_ICR_IDLECF_Msk
DECL|USART_ICR_IDLECF_Pos|macro|USART_ICR_IDLECF_Pos
DECL|USART_ICR_IDLECF|macro|USART_ICR_IDLECF
DECL|USART_ICR_LBDCF_Msk|macro|USART_ICR_LBDCF_Msk
DECL|USART_ICR_LBDCF_Pos|macro|USART_ICR_LBDCF_Pos
DECL|USART_ICR_LBDCF|macro|USART_ICR_LBDCF
DECL|USART_ICR_NCF_Msk|macro|USART_ICR_NCF_Msk
DECL|USART_ICR_NCF_Pos|macro|USART_ICR_NCF_Pos
DECL|USART_ICR_NCF|macro|USART_ICR_NCF
DECL|USART_ICR_ORECF_Msk|macro|USART_ICR_ORECF_Msk
DECL|USART_ICR_ORECF_Pos|macro|USART_ICR_ORECF_Pos
DECL|USART_ICR_ORECF|macro|USART_ICR_ORECF
DECL|USART_ICR_PECF_Msk|macro|USART_ICR_PECF_Msk
DECL|USART_ICR_PECF_Pos|macro|USART_ICR_PECF_Pos
DECL|USART_ICR_PECF|macro|USART_ICR_PECF
DECL|USART_ICR_RTOCF_Msk|macro|USART_ICR_RTOCF_Msk
DECL|USART_ICR_RTOCF_Pos|macro|USART_ICR_RTOCF_Pos
DECL|USART_ICR_RTOCF|macro|USART_ICR_RTOCF
DECL|USART_ICR_TCCF_Msk|macro|USART_ICR_TCCF_Msk
DECL|USART_ICR_TCCF_Pos|macro|USART_ICR_TCCF_Pos
DECL|USART_ICR_TCCF|macro|USART_ICR_TCCF
DECL|USART_ICR_WUCF_Msk|macro|USART_ICR_WUCF_Msk
DECL|USART_ICR_WUCF_Pos|macro|USART_ICR_WUCF_Pos
DECL|USART_ICR_WUCF|macro|USART_ICR_WUCF
DECL|USART_ISR_ABRE_Msk|macro|USART_ISR_ABRE_Msk
DECL|USART_ISR_ABRE_Pos|macro|USART_ISR_ABRE_Pos
DECL|USART_ISR_ABRE|macro|USART_ISR_ABRE
DECL|USART_ISR_ABRF_Msk|macro|USART_ISR_ABRF_Msk
DECL|USART_ISR_ABRF_Pos|macro|USART_ISR_ABRF_Pos
DECL|USART_ISR_ABRF|macro|USART_ISR_ABRF
DECL|USART_ISR_BUSY_Msk|macro|USART_ISR_BUSY_Msk
DECL|USART_ISR_BUSY_Pos|macro|USART_ISR_BUSY_Pos
DECL|USART_ISR_BUSY|macro|USART_ISR_BUSY
DECL|USART_ISR_CMF_Msk|macro|USART_ISR_CMF_Msk
DECL|USART_ISR_CMF_Pos|macro|USART_ISR_CMF_Pos
DECL|USART_ISR_CMF|macro|USART_ISR_CMF
DECL|USART_ISR_CTSIF_Msk|macro|USART_ISR_CTSIF_Msk
DECL|USART_ISR_CTSIF_Pos|macro|USART_ISR_CTSIF_Pos
DECL|USART_ISR_CTSIF|macro|USART_ISR_CTSIF
DECL|USART_ISR_CTS_Msk|macro|USART_ISR_CTS_Msk
DECL|USART_ISR_CTS_Pos|macro|USART_ISR_CTS_Pos
DECL|USART_ISR_CTS|macro|USART_ISR_CTS
DECL|USART_ISR_EOBF_Msk|macro|USART_ISR_EOBF_Msk
DECL|USART_ISR_EOBF_Pos|macro|USART_ISR_EOBF_Pos
DECL|USART_ISR_EOBF|macro|USART_ISR_EOBF
DECL|USART_ISR_FE_Msk|macro|USART_ISR_FE_Msk
DECL|USART_ISR_FE_Pos|macro|USART_ISR_FE_Pos
DECL|USART_ISR_FE|macro|USART_ISR_FE
DECL|USART_ISR_IDLE_Msk|macro|USART_ISR_IDLE_Msk
DECL|USART_ISR_IDLE_Pos|macro|USART_ISR_IDLE_Pos
DECL|USART_ISR_IDLE|macro|USART_ISR_IDLE
DECL|USART_ISR_LBDF_Msk|macro|USART_ISR_LBDF_Msk
DECL|USART_ISR_LBDF_Pos|macro|USART_ISR_LBDF_Pos
DECL|USART_ISR_LBDF|macro|USART_ISR_LBDF
DECL|USART_ISR_NE_Msk|macro|USART_ISR_NE_Msk
DECL|USART_ISR_NE_Pos|macro|USART_ISR_NE_Pos
DECL|USART_ISR_NE|macro|USART_ISR_NE
DECL|USART_ISR_ORE_Msk|macro|USART_ISR_ORE_Msk
DECL|USART_ISR_ORE_Pos|macro|USART_ISR_ORE_Pos
DECL|USART_ISR_ORE|macro|USART_ISR_ORE
DECL|USART_ISR_PE_Msk|macro|USART_ISR_PE_Msk
DECL|USART_ISR_PE_Pos|macro|USART_ISR_PE_Pos
DECL|USART_ISR_PE|macro|USART_ISR_PE
DECL|USART_ISR_REACK_Msk|macro|USART_ISR_REACK_Msk
DECL|USART_ISR_REACK_Pos|macro|USART_ISR_REACK_Pos
DECL|USART_ISR_REACK|macro|USART_ISR_REACK
DECL|USART_ISR_RTOF_Msk|macro|USART_ISR_RTOF_Msk
DECL|USART_ISR_RTOF_Pos|macro|USART_ISR_RTOF_Pos
DECL|USART_ISR_RTOF|macro|USART_ISR_RTOF
DECL|USART_ISR_RWU_Msk|macro|USART_ISR_RWU_Msk
DECL|USART_ISR_RWU_Pos|macro|USART_ISR_RWU_Pos
DECL|USART_ISR_RWU|macro|USART_ISR_RWU
DECL|USART_ISR_RXNE_Msk|macro|USART_ISR_RXNE_Msk
DECL|USART_ISR_RXNE_Pos|macro|USART_ISR_RXNE_Pos
DECL|USART_ISR_RXNE|macro|USART_ISR_RXNE
DECL|USART_ISR_SBKF_Msk|macro|USART_ISR_SBKF_Msk
DECL|USART_ISR_SBKF_Pos|macro|USART_ISR_SBKF_Pos
DECL|USART_ISR_SBKF|macro|USART_ISR_SBKF
DECL|USART_ISR_TC_Msk|macro|USART_ISR_TC_Msk
DECL|USART_ISR_TC_Pos|macro|USART_ISR_TC_Pos
DECL|USART_ISR_TC|macro|USART_ISR_TC
DECL|USART_ISR_TEACK_Msk|macro|USART_ISR_TEACK_Msk
DECL|USART_ISR_TEACK_Pos|macro|USART_ISR_TEACK_Pos
DECL|USART_ISR_TEACK|macro|USART_ISR_TEACK
DECL|USART_ISR_TXE_Msk|macro|USART_ISR_TXE_Msk
DECL|USART_ISR_TXE_Pos|macro|USART_ISR_TXE_Pos
DECL|USART_ISR_TXE|macro|USART_ISR_TXE
DECL|USART_ISR_WUF_Msk|macro|USART_ISR_WUF_Msk
DECL|USART_ISR_WUF_Pos|macro|USART_ISR_WUF_Pos
DECL|USART_ISR_WUF|macro|USART_ISR_WUF
DECL|USART_RDR_RDR_Msk|macro|USART_RDR_RDR_Msk
DECL|USART_RDR_RDR_Pos|macro|USART_RDR_RDR_Pos
DECL|USART_RDR_RDR|macro|USART_RDR_RDR
DECL|USART_RQR_ABRRQ_Msk|macro|USART_RQR_ABRRQ_Msk
DECL|USART_RQR_ABRRQ_Pos|macro|USART_RQR_ABRRQ_Pos
DECL|USART_RQR_ABRRQ|macro|USART_RQR_ABRRQ
DECL|USART_RQR_MMRQ_Msk|macro|USART_RQR_MMRQ_Msk
DECL|USART_RQR_MMRQ_Pos|macro|USART_RQR_MMRQ_Pos
DECL|USART_RQR_MMRQ|macro|USART_RQR_MMRQ
DECL|USART_RQR_RXFRQ_Msk|macro|USART_RQR_RXFRQ_Msk
DECL|USART_RQR_RXFRQ_Pos|macro|USART_RQR_RXFRQ_Pos
DECL|USART_RQR_RXFRQ|macro|USART_RQR_RXFRQ
DECL|USART_RQR_SBKRQ_Msk|macro|USART_RQR_SBKRQ_Msk
DECL|USART_RQR_SBKRQ_Pos|macro|USART_RQR_SBKRQ_Pos
DECL|USART_RQR_SBKRQ|macro|USART_RQR_SBKRQ
DECL|USART_RQR_TXFRQ_Msk|macro|USART_RQR_TXFRQ_Msk
DECL|USART_RQR_TXFRQ_Pos|macro|USART_RQR_TXFRQ_Pos
DECL|USART_RQR_TXFRQ|macro|USART_RQR_TXFRQ
DECL|USART_RTOR_BLEN_Msk|macro|USART_RTOR_BLEN_Msk
DECL|USART_RTOR_BLEN_Pos|macro|USART_RTOR_BLEN_Pos
DECL|USART_RTOR_BLEN|macro|USART_RTOR_BLEN
DECL|USART_RTOR_RTO_Msk|macro|USART_RTOR_RTO_Msk
DECL|USART_RTOR_RTO_Pos|macro|USART_RTOR_RTO_Pos
DECL|USART_RTOR_RTO|macro|USART_RTOR_RTO
DECL|USART_TDR_TDR_Msk|macro|USART_TDR_TDR_Msk
DECL|USART_TDR_TDR_Pos|macro|USART_TDR_TDR_Pos
DECL|USART_TDR_TDR|macro|USART_TDR_TDR
DECL|USART_TypeDef|typedef|} USART_TypeDef;
DECL|USBWakeUp_IRQHandler|macro|USBWakeUp_IRQHandler
DECL|USBWakeUp_IRQn|enumerator|USBWakeUp_IRQn = 42, /*!< USB Wakeup Interrupt */
DECL|USBWakeUp_IRQn|macro|USBWakeUp_IRQn
DECL|USBWakeUp_RMP_IRQn|enumerator|USBWakeUp_RMP_IRQn = 76, /*!< USB Wakeup Interrupt remap */
DECL|USB_BASE|macro|USB_BASE
DECL|USB_BTABLE|macro|USB_BTABLE
DECL|USB_CLR_CTR|macro|USB_CLR_CTR
DECL|USB_CLR_ERR|macro|USB_CLR_ERR
DECL|USB_CLR_ESOF|macro|USB_CLR_ESOF
DECL|USB_CLR_L1REQ|macro|USB_CLR_L1REQ
DECL|USB_CLR_PMAOVRM|macro|USB_CLR_PMAOVRM
DECL|USB_CLR_PMAOVR|macro|USB_CLR_PMAOVR
DECL|USB_CLR_RESET|macro|USB_CLR_RESET
DECL|USB_CLR_SOF|macro|USB_CLR_SOF
DECL|USB_CLR_SUSP|macro|USB_CLR_SUSP
DECL|USB_CLR_WKUP|macro|USB_CLR_WKUP
DECL|USB_CNTR_CTRM|macro|USB_CNTR_CTRM
DECL|USB_CNTR_ERRM|macro|USB_CNTR_ERRM
DECL|USB_CNTR_ESOFM|macro|USB_CNTR_ESOFM
DECL|USB_CNTR_FRES|macro|USB_CNTR_FRES
DECL|USB_CNTR_FSUSP|macro|USB_CNTR_FSUSP
DECL|USB_CNTR_L1REQM|macro|USB_CNTR_L1REQM
DECL|USB_CNTR_L1RESUME|macro|USB_CNTR_L1RESUME
DECL|USB_CNTR_LPMODE|macro|USB_CNTR_LPMODE
DECL|USB_CNTR_LP_MODE|macro|USB_CNTR_LP_MODE
DECL|USB_CNTR_PDWN|macro|USB_CNTR_PDWN
DECL|USB_CNTR_PMAOVRM|macro|USB_CNTR_PMAOVRM
DECL|USB_CNTR_PMAOVR|macro|USB_CNTR_PMAOVR
DECL|USB_CNTR_RESETM|macro|USB_CNTR_RESETM
DECL|USB_CNTR_RESUME|macro|USB_CNTR_RESUME
DECL|USB_CNTR_SOFM|macro|USB_CNTR_SOFM
DECL|USB_CNTR_SUSPM|macro|USB_CNTR_SUSPM
DECL|USB_CNTR_WKUPM|macro|USB_CNTR_WKUPM
DECL|USB_CNTR|macro|USB_CNTR
DECL|USB_DADDR_ADD|macro|USB_DADDR_ADD
DECL|USB_DADDR_EF|macro|USB_DADDR_EF
DECL|USB_DADDR|macro|USB_DADDR
DECL|USB_EP0R|macro|USB_EP0R
DECL|USB_EP1R|macro|USB_EP1R
DECL|USB_EP2R|macro|USB_EP2R
DECL|USB_EP3R|macro|USB_EP3R
DECL|USB_EP4R|macro|USB_EP4R
DECL|USB_EP5R|macro|USB_EP5R
DECL|USB_EP6R|macro|USB_EP6R
DECL|USB_EP7R|macro|USB_EP7R
DECL|USB_EPADDR_FIELD|macro|USB_EPADDR_FIELD
DECL|USB_EPKIND_MASK|macro|USB_EPKIND_MASK
DECL|USB_EPREG_MASK|macro|USB_EPREG_MASK
DECL|USB_EPRX_DTOG1|macro|USB_EPRX_DTOG1
DECL|USB_EPRX_DTOG2|macro|USB_EPRX_DTOG2
DECL|USB_EPRX_DTOGMASK|macro|USB_EPRX_DTOGMASK
DECL|USB_EPRX_STAT|macro|USB_EPRX_STAT
DECL|USB_EPTX_DTOG1|macro|USB_EPTX_DTOG1
DECL|USB_EPTX_DTOG2|macro|USB_EPTX_DTOG2
DECL|USB_EPTX_DTOGMASK|macro|USB_EPTX_DTOGMASK
DECL|USB_EPTX_STAT|macro|USB_EPTX_STAT
DECL|USB_EP_BULK|macro|USB_EP_BULK
DECL|USB_EP_CONTROL|macro|USB_EP_CONTROL
DECL|USB_EP_CTR_RX|macro|USB_EP_CTR_RX
DECL|USB_EP_CTR_TX|macro|USB_EP_CTR_TX
DECL|USB_EP_DTOG_RX|macro|USB_EP_DTOG_RX
DECL|USB_EP_DTOG_TX|macro|USB_EP_DTOG_TX
DECL|USB_EP_INTERRUPT|macro|USB_EP_INTERRUPT
DECL|USB_EP_ISOCHRONOUS|macro|USB_EP_ISOCHRONOUS
DECL|USB_EP_KIND|macro|USB_EP_KIND
DECL|USB_EP_RX_DIS|macro|USB_EP_RX_DIS
DECL|USB_EP_RX_NAK|macro|USB_EP_RX_NAK
DECL|USB_EP_RX_STALL|macro|USB_EP_RX_STALL
DECL|USB_EP_RX_VALID|macro|USB_EP_RX_VALID
DECL|USB_EP_SETUP|macro|USB_EP_SETUP
DECL|USB_EP_TX_DIS|macro|USB_EP_TX_DIS
DECL|USB_EP_TX_NAK|macro|USB_EP_TX_NAK
DECL|USB_EP_TX_STALL|macro|USB_EP_TX_STALL
DECL|USB_EP_TX_VALID|macro|USB_EP_TX_VALID
DECL|USB_EP_TYPE_MASK|macro|USB_EP_TYPE_MASK
DECL|USB_EP_T_FIELD|macro|USB_EP_T_FIELD
DECL|USB_EP_T_MASK|macro|USB_EP_T_MASK
DECL|USB_FNR_FN|macro|USB_FNR_FN
DECL|USB_FNR_LCK|macro|USB_FNR_LCK
DECL|USB_FNR_LSOF|macro|USB_FNR_LSOF
DECL|USB_FNR_RXDM|macro|USB_FNR_RXDM
DECL|USB_FNR_RXDP|macro|USB_FNR_RXDP
DECL|USB_FNR|macro|USB_FNR
DECL|USB_HP_CAN_TX_IRQn|enumerator|USB_HP_CAN_TX_IRQn = 19, /*!< USB Device High Priority or CAN TX Interrupts */
DECL|USB_HP_IRQn|enumerator|USB_HP_IRQn = 74, /*!< USB High Priority global Interrupt */
DECL|USB_ISTR_CTR|macro|USB_ISTR_CTR
DECL|USB_ISTR_DIR|macro|USB_ISTR_DIR
DECL|USB_ISTR_EP_ID|macro|USB_ISTR_EP_ID
DECL|USB_ISTR_ERR|macro|USB_ISTR_ERR
DECL|USB_ISTR_ESOF|macro|USB_ISTR_ESOF
DECL|USB_ISTR_L1REQ|macro|USB_ISTR_L1REQ
DECL|USB_ISTR_PMAOVRM|macro|USB_ISTR_PMAOVRM
DECL|USB_ISTR_PMAOVR|macro|USB_ISTR_PMAOVR
DECL|USB_ISTR_RESET|macro|USB_ISTR_RESET
DECL|USB_ISTR_SOF|macro|USB_ISTR_SOF
DECL|USB_ISTR_SUSP|macro|USB_ISTR_SUSP
DECL|USB_ISTR_WKUP|macro|USB_ISTR_WKUP
DECL|USB_ISTR|macro|USB_ISTR
DECL|USB_LPMCSR_BESL|macro|USB_LPMCSR_BESL
DECL|USB_LPMCSR_LMPEN|macro|USB_LPMCSR_LMPEN
DECL|USB_LPMCSR_LPMACK|macro|USB_LPMCSR_LPMACK
DECL|USB_LPMCSR_REMWAKE|macro|USB_LPMCSR_REMWAKE
DECL|USB_LPMCSR|macro|USB_LPMCSR
DECL|USB_LP_CAN_RX0_IRQn|enumerator|USB_LP_CAN_RX0_IRQn = 20, /*!< USB Device Low Priority or CAN RX0 Interrupts */
DECL|USB_LP_IRQn|enumerator|USB_LP_IRQn = 75, /*!< USB Low Priority global Interrupt */
DECL|USB_PMAADDR|macro|USB_PMAADDR
DECL|USB_TypeDef|typedef|} USB_TypeDef;
DECL|USB|macro|USB
DECL|USER|member|__IO uint16_t USER; /*!<FLASH option byte user options, Address offset: 0x02 */
DECL|UsageFault_IRQn|enumerator|UsageFault_IRQn = -10, /*!< 6 Cortex-M4 Usage Fault Interrupt */
DECL|WINR|member|__IO uint32_t WINR; /*!< IWDG Window register, Address offset: 0x10 */
DECL|WPR|member|__IO uint32_t WPR; /*!< RTC write protection register, Address offset: 0x24 */
DECL|WRP0|member|__IO uint16_t WRP0; /*!<FLASH option byte write protection 0, Address offset: 0x08 */
DECL|WRP1|member|__IO uint16_t WRP1; /*!<FLASH option byte write protection 1, Address offset: 0x0C */
DECL|WRP2|member|__IO uint16_t WRP2; /*!<FLASH option byte write protection 2, Address offset: 0x10 */
DECL|WRP3|member|__IO uint16_t WRP3; /*!<FLASH option byte write protection 3, Address offset: 0x12 */
DECL|WRPR|member|__IO uint32_t WRPR; /*!< FLASH Write register, Address offset: 0x20 */
DECL|WUTR|member|__IO uint32_t WUTR; /*!< RTC wakeup timer register, Address offset: 0x14 */
DECL|WWDG_BASE|macro|WWDG_BASE
DECL|WWDG_CFR_EWI_Msk|macro|WWDG_CFR_EWI_Msk
DECL|WWDG_CFR_EWI_Pos|macro|WWDG_CFR_EWI_Pos
DECL|WWDG_CFR_EWI|macro|WWDG_CFR_EWI
DECL|WWDG_CFR_W0|macro|WWDG_CFR_W0
DECL|WWDG_CFR_W1|macro|WWDG_CFR_W1
DECL|WWDG_CFR_W2|macro|WWDG_CFR_W2
DECL|WWDG_CFR_W3|macro|WWDG_CFR_W3
DECL|WWDG_CFR_W4|macro|WWDG_CFR_W4
DECL|WWDG_CFR_W5|macro|WWDG_CFR_W5
DECL|WWDG_CFR_W6|macro|WWDG_CFR_W6
DECL|WWDG_CFR_WDGTB0|macro|WWDG_CFR_WDGTB0
DECL|WWDG_CFR_WDGTB1|macro|WWDG_CFR_WDGTB1
DECL|WWDG_CFR_WDGTB_0|macro|WWDG_CFR_WDGTB_0
DECL|WWDG_CFR_WDGTB_1|macro|WWDG_CFR_WDGTB_1
DECL|WWDG_CFR_WDGTB_Msk|macro|WWDG_CFR_WDGTB_Msk
DECL|WWDG_CFR_WDGTB_Pos|macro|WWDG_CFR_WDGTB_Pos
DECL|WWDG_CFR_WDGTB|macro|WWDG_CFR_WDGTB
DECL|WWDG_CFR_W_0|macro|WWDG_CFR_W_0
DECL|WWDG_CFR_W_1|macro|WWDG_CFR_W_1
DECL|WWDG_CFR_W_2|macro|WWDG_CFR_W_2
DECL|WWDG_CFR_W_3|macro|WWDG_CFR_W_3
DECL|WWDG_CFR_W_4|macro|WWDG_CFR_W_4
DECL|WWDG_CFR_W_5|macro|WWDG_CFR_W_5
DECL|WWDG_CFR_W_6|macro|WWDG_CFR_W_6
DECL|WWDG_CFR_W_Msk|macro|WWDG_CFR_W_Msk
DECL|WWDG_CFR_W_Pos|macro|WWDG_CFR_W_Pos
DECL|WWDG_CFR_W|macro|WWDG_CFR_W
DECL|WWDG_CR_T0|macro|WWDG_CR_T0
DECL|WWDG_CR_T1|macro|WWDG_CR_T1
DECL|WWDG_CR_T2|macro|WWDG_CR_T2
DECL|WWDG_CR_T3|macro|WWDG_CR_T3
DECL|WWDG_CR_T4|macro|WWDG_CR_T4
DECL|WWDG_CR_T5|macro|WWDG_CR_T5
DECL|WWDG_CR_T6|macro|WWDG_CR_T6
DECL|WWDG_CR_T_0|macro|WWDG_CR_T_0
DECL|WWDG_CR_T_1|macro|WWDG_CR_T_1
DECL|WWDG_CR_T_2|macro|WWDG_CR_T_2
DECL|WWDG_CR_T_3|macro|WWDG_CR_T_3
DECL|WWDG_CR_T_4|macro|WWDG_CR_T_4
DECL|WWDG_CR_T_5|macro|WWDG_CR_T_5
DECL|WWDG_CR_T_6|macro|WWDG_CR_T_6
DECL|WWDG_CR_T_Msk|macro|WWDG_CR_T_Msk
DECL|WWDG_CR_T_Pos|macro|WWDG_CR_T_Pos
DECL|WWDG_CR_T|macro|WWDG_CR_T
DECL|WWDG_CR_WDGA_Msk|macro|WWDG_CR_WDGA_Msk
DECL|WWDG_CR_WDGA_Pos|macro|WWDG_CR_WDGA_Pos
DECL|WWDG_CR_WDGA|macro|WWDG_CR_WDGA
DECL|WWDG_IRQn|enumerator|WWDG_IRQn = 0, /*!< Window WatchDog Interrupt */
DECL|WWDG_SR_EWIF_Msk|macro|WWDG_SR_EWIF_Msk
DECL|WWDG_SR_EWIF_Pos|macro|WWDG_SR_EWIF_Pos
DECL|WWDG_SR_EWIF|macro|WWDG_SR_EWIF
DECL|WWDG_TypeDef|typedef|} WWDG_TypeDef;
DECL|WWDG|macro|WWDG
DECL|__CM4_REV|macro|__CM4_REV
DECL|__FPU_PRESENT|macro|__FPU_PRESENT
DECL|__MPU_PRESENT|macro|__MPU_PRESENT
DECL|__NVIC_PRIO_BITS|macro|__NVIC_PRIO_BITS
DECL|__STM32F302x8_H|macro|__STM32F302x8_H
DECL|__Vendor_SysTickConfig|macro|__Vendor_SysTickConfig
DECL|sFIFOMailBox|member|CAN_FIFOMailBox_TypeDef sFIFOMailBox[2]; /*!< CAN FIFO MailBox, Address offset: 0x1B0 - 0x1CC */
DECL|sFilterRegister|member|CAN_FilterRegister_TypeDef sFilterRegister[28]; /*!< CAN Filter Register, Address offset: 0x240-0x31C */
DECL|sTxMailBox|member|CAN_TxMailBox_TypeDef sTxMailBox[3]; /*!< CAN Tx MailBox, Address offset: 0x180 - 0x1AC */
