
Reading Circuit:  ../data/or.blif

Circuit Parsed and Built successfully

Reading Patterns:  ../data/or.pat

Number of PI = 2
Number of PO = 1
Number of gates = 4
Number of faults = 10
Number of patterns = 9

Running Simulation...

Gate Information
Name: a
-Index: 0
-Gate: 8
-OutVal: 0

Name: b
-Index: 1
-Gate: 8
-OutVal: 0

Name: c
-Index: 2
-Gate: 1
-Inputs: 0,1
-InpVal: 0,0
-OutVal: 0

Name: c
-Index: 3
-Gate: 9
-Inputs: 2
-InpVal: 0

Fault List Information
3.0/1
3.0/0
2.-1/1
2.-1/0
2.1/0
2.0/0
1.-1/1
1.-1/0
0.-1/1
0.-1/0

PATTERN: 0
Gate: 0
-Output Check (0)
+--S@1 fault
Gate: 1
-Output Check (0)
+--S@1 fault
Gate: 2
+-First Input Gate Check
+-Second Input Gate Check
-First Input Check (0)
+--S@1 fault
-Second Input Check (0)
+--S@1 fault
-Output Check (0)
+--S@1 fault
Gate: 3
+++++-First Input Gate Check
-First Input Check (0)
+--S@1 fault
gate: 0 (num_faulty: 1)
0.-1/1
gate: 1 (num_faulty: 1)
1.-1/1
gate: 2 (num_faulty: 5)
0.-1/1
1.-1/1
2.0/1
2.1/1
2.-1/1
gate: 3 (num_faulty: 6)
0.-1/1
1.-1/1
2.0/1
2.1/1
2.-1/1
3.0/1

PATTERN: 1
Gate: 0
-Output Check (0)
+--S@1 fault
Gate: 1
-Output Check (1)
+--S@0 fault
Gate: 2
-First Input Gate Check
+-Second Input Gate Check
-First Input Check (0)
-Second Input Check (1)
+--S@0 fault
-Output Check (1)
+--S@0 fault
Gate: 3
+++-First Input Gate Check
-First Input Check (1)
+--S@0 fault
gate: 0 (num_faulty: 1)
0.-1/1
gate: 1 (num_faulty: 1)
1.-1/0
gate: 2 (num_faulty: 3)
1.-1/0
2.1/0
2.-1/0
gate: 3 (num_faulty: 4)
1.-1/0
2.1/0
2.-1/0
3.0/0

PATTERN: 2
Gate: 0
-Output Check (1)
+--S@0 fault
Gate: 1
-Output Check (0)
+--S@1 fault
Gate: 2
+-First Input Gate Check
-Second Input Gate Check
-First Input Check (1)
+--S@0 fault
-Second Input Check (0)
-Output Check (1)
+--S@0 fault
Gate: 3
+++-First Input Gate Check
-First Input Check (1)
+--S@0 fault
gate: 0 (num_faulty: 1)
0.-1/0
gate: 1 (num_faulty: 1)
1.-1/1
gate: 2 (num_faulty: 3)
0.-1/0
2.0/0
2.-1/0
gate: 3 (num_faulty: 4)
0.-1/0
2.0/0
2.-1/0
3.0/0

PATTERN: 3
Gate: 0
-Output Check (1)
+--S@0 fault
Gate: 1
-Output Check (1)
+--S@0 fault
Gate: 2
-First Input Gate Check
-Second Input Gate Check
-First Input Check (1)
-Second Input Check (1)
-Output Check (1)
+--S@0 fault
Gate: 3
+-First Input Gate Check
-First Input Check (1)
+--S@0 fault
gate: 0 (num_faulty: 1)
0.-1/0
gate: 1 (num_faulty: 1)
1.-1/0
gate: 2 (num_faulty: 1)
2.-1/0
gate: 3 (num_faulty: 2)
2.-1/0
3.0/0

PATTERN: 4
Gate: 0
-Output Check (0)
+--S@1 fault
Gate: 1
-Output Check (2)
+--S@1 fault
+--S@0 fault
Gate: 2
+-First Input Gate Check
++-Second Input Gate Check
-First Input Check (0)
+--S@1 fault
-Second Input Check (2)
+--S@1 fault
+--S@0 fault
-Output Check (2)
+--S@1 fault
+--S@0 fault
Gate: 3
++++++++-First Input Gate Check
-First Input Check (2)
+--S@1 fault
+--S@0 fault
gate: 0 (num_faulty: 1)
0.-1/1
gate: 1 (num_faulty: 2)
1.-1/1
1.-1/0
gate: 2 (num_faulty: 8)
0.-1/1
1.-1/1
1.-1/0
2.0/1
2.1/1
2.1/0
2.-1/1
2.-1/0
gate: 3 (num_faulty: 10)
0.-1/1
1.-1/1
1.-1/0
2.0/1
2.1/1
2.1/0
2.-1/1
2.-1/0
3.0/1
3.0/0

PATTERN: 5
Gate: 0
-Output Check (1)
+--S@0 fault
Gate: 1
-Output Check (2)
+--S@1 fault
+--S@0 fault
Gate: 2
+-First Input Gate Check
-Second Input Gate Check
-First Input Check (1)
+--S@0 fault
-Second Input Check (2)
-Output Check (1)
+--S@0 fault
Gate: 3
+++-First Input Gate Check
-First Input Check (1)
+--S@0 fault
gate: 0 (num_faulty: 1)
0.-1/0
gate: 1 (num_faulty: 2)
1.-1/1
1.-1/0
gate: 2 (num_faulty: 3)
0.-1/0
2.0/0
2.-1/0
gate: 3 (num_faulty: 4)
0.-1/0
2.0/0
2.-1/0
3.0/0

PATTERN: 6
Gate: 0
-Output Check (2)
+--S@1 fault
+--S@0 fault
Gate: 1
-Output Check (0)
+--S@1 fault
Gate: 2
++-First Input Gate Check
+-Second Input Gate Check
-First Input Check (2)
+--S@1 fault
+--S@0 fault
-Second Input Check (0)
+--S@1 fault
-Output Check (2)
+--S@1 fault
+--S@0 fault
Gate: 3
++++++++-First Input Gate Check
-First Input Check (2)
+--S@1 fault
+--S@0 fault
gate: 0 (num_faulty: 2)
0.-1/1
0.-1/0
gate: 1 (num_faulty: 1)
1.-1/1
gate: 2 (num_faulty: 8)
0.-1/1
0.-1/0
1.-1/1
2.0/1
2.0/0
2.1/1
2.-1/1
2.-1/0
gate: 3 (num_faulty: 10)
0.-1/1
0.-1/0
1.-1/1
2.0/1
2.0/0
2.1/1
2.-1/1
2.-1/0
3.0/1
3.0/0

PATTERN: 7
Gate: 0
-Output Check (2)
+--S@1 fault
+--S@0 fault
Gate: 1
-Output Check (1)
+--S@0 fault
Gate: 2
-First Input Gate Check
+-Second Input Gate Check
-First Input Check (2)
-Second Input Check (1)
+--S@0 fault
-Output Check (1)
+--S@0 fault
Gate: 3
+++-First Input Gate Check
-First Input Check (1)
+--S@0 fault
gate: 0 (num_faulty: 2)
0.-1/1
0.-1/0
gate: 1 (num_faulty: 1)
1.-1/0
gate: 2 (num_faulty: 3)
1.-1/0
2.1/0
2.-1/0
gate: 3 (num_faulty: 4)
1.-1/0
2.1/0
2.-1/0
3.0/0

PATTERN: 8
Gate: 0
-Output Check (2)
+--S@1 fault
+--S@0 fault
Gate: 1
-Output Check (2)
+--S@1 fault
+--S@0 fault
Gate: 2
+-First Input Gate Check
+-Second Input Gate Check
-First Input Check (2)
+--S@1 fault
-Second Input Check (2)
+--S@1 fault
-Output Check (2)
+--S@1 fault
+--S@0 fault
Gate: 3
++++++-First Input Gate Check
-First Input Check (2)
+--S@1 fault
+--S@0 fault
gate: 0 (num_faulty: 2)
0.-1/1
0.-1/0
gate: 1 (num_faulty: 2)
1.-1/1
1.-1/0
gate: 2 (num_faulty: 6)
0.-1/1
1.-1/1
2.0/1
2.1/1
2.-1/1
2.-1/0
gate: 3 (num_faulty: 8)
0.-1/1
1.-1/1
2.0/1
2.1/1
2.-1/1
2.-1/0
3.0/1
3.0/0
Finished Simulation.

Simulation Time = 0.000000 sec


Writing Output:  or.out

