# Arithmetic Logic Unit

`simple_ALU`: An ALU written with mostly behavior verilog.

`bit_slice_ALU`: A parameterized ALU written with mostly structural verilog.
