
Balancer.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006324  080001e8  080001e8  000101e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d8  08006510  08006510  00016510  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  080065e8  080065e8  000165e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  080065ec  080065ec  000165ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         0000015c  20000000  080065f0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000035fc  2000015c  0800674c  0002015c  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  20003758  0800674c  00023758  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  0002015c  2**0
                  CONTENTS, READONLY
  9 .debug_line   0000c3d0  00000000  00000000  00020185  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_info   0002dfc2  00000000  00000000  0002c555  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 0000629a  00000000  00000000  0005a517  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00001398  00000000  00000000  000607b8  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00001fc8  00000000  00000000  00061b50  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    0000e324  00000000  00000000  00063b18  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00006bae  00000000  00000000  00071e3c  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  000789ea  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00003aec  00000000  00000000  00078a68  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001e8 <__do_global_dtors_aux>:
 80001e8:	b510      	push	{r4, lr}
 80001ea:	4c05      	ldr	r4, [pc, #20]	; (8000200 <__do_global_dtors_aux+0x18>)
 80001ec:	7823      	ldrb	r3, [r4, #0]
 80001ee:	b933      	cbnz	r3, 80001fe <__do_global_dtors_aux+0x16>
 80001f0:	4b04      	ldr	r3, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x1c>)
 80001f2:	b113      	cbz	r3, 80001fa <__do_global_dtors_aux+0x12>
 80001f4:	4804      	ldr	r0, [pc, #16]	; (8000208 <__do_global_dtors_aux+0x20>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	2301      	movs	r3, #1
 80001fc:	7023      	strb	r3, [r4, #0]
 80001fe:	bd10      	pop	{r4, pc}
 8000200:	2000015c 	.word	0x2000015c
 8000204:	00000000 	.word	0x00000000
 8000208:	080064f4 	.word	0x080064f4

0800020c <frame_dummy>:
 800020c:	b508      	push	{r3, lr}
 800020e:	4b03      	ldr	r3, [pc, #12]	; (800021c <frame_dummy+0x10>)
 8000210:	b11b      	cbz	r3, 800021a <frame_dummy+0xe>
 8000212:	4903      	ldr	r1, [pc, #12]	; (8000220 <frame_dummy+0x14>)
 8000214:	4803      	ldr	r0, [pc, #12]	; (8000224 <frame_dummy+0x18>)
 8000216:	f3af 8000 	nop.w
 800021a:	bd08      	pop	{r3, pc}
 800021c:	00000000 	.word	0x00000000
 8000220:	20000160 	.word	0x20000160
 8000224:	080064f4 	.word	0x080064f4

08000228 <__aeabi_drsub>:
 8000228:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800022c:	e002      	b.n	8000234 <__adddf3>
 800022e:	bf00      	nop

08000230 <__aeabi_dsub>:
 8000230:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000234 <__adddf3>:
 8000234:	b530      	push	{r4, r5, lr}
 8000236:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800023a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800023e:	ea94 0f05 	teq	r4, r5
 8000242:	bf08      	it	eq
 8000244:	ea90 0f02 	teqeq	r0, r2
 8000248:	bf1f      	itttt	ne
 800024a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800024e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000252:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000256:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800025a:	f000 80e2 	beq.w	8000422 <__adddf3+0x1ee>
 800025e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000262:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000266:	bfb8      	it	lt
 8000268:	426d      	neglt	r5, r5
 800026a:	dd0c      	ble.n	8000286 <__adddf3+0x52>
 800026c:	442c      	add	r4, r5
 800026e:	ea80 0202 	eor.w	r2, r0, r2
 8000272:	ea81 0303 	eor.w	r3, r1, r3
 8000276:	ea82 0000 	eor.w	r0, r2, r0
 800027a:	ea83 0101 	eor.w	r1, r3, r1
 800027e:	ea80 0202 	eor.w	r2, r0, r2
 8000282:	ea81 0303 	eor.w	r3, r1, r3
 8000286:	2d36      	cmp	r5, #54	; 0x36
 8000288:	bf88      	it	hi
 800028a:	bd30      	pophi	{r4, r5, pc}
 800028c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000290:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000294:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000298:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800029c:	d002      	beq.n	80002a4 <__adddf3+0x70>
 800029e:	4240      	negs	r0, r0
 80002a0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002a4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002a8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002ac:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002b0:	d002      	beq.n	80002b8 <__adddf3+0x84>
 80002b2:	4252      	negs	r2, r2
 80002b4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002b8:	ea94 0f05 	teq	r4, r5
 80002bc:	f000 80a7 	beq.w	800040e <__adddf3+0x1da>
 80002c0:	f1a4 0401 	sub.w	r4, r4, #1
 80002c4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002c8:	db0d      	blt.n	80002e6 <__adddf3+0xb2>
 80002ca:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002ce:	fa22 f205 	lsr.w	r2, r2, r5
 80002d2:	1880      	adds	r0, r0, r2
 80002d4:	f141 0100 	adc.w	r1, r1, #0
 80002d8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002dc:	1880      	adds	r0, r0, r2
 80002de:	fa43 f305 	asr.w	r3, r3, r5
 80002e2:	4159      	adcs	r1, r3
 80002e4:	e00e      	b.n	8000304 <__adddf3+0xd0>
 80002e6:	f1a5 0520 	sub.w	r5, r5, #32
 80002ea:	f10e 0e20 	add.w	lr, lr, #32
 80002ee:	2a01      	cmp	r2, #1
 80002f0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002f4:	bf28      	it	cs
 80002f6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002fa:	fa43 f305 	asr.w	r3, r3, r5
 80002fe:	18c0      	adds	r0, r0, r3
 8000300:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000304:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000308:	d507      	bpl.n	800031a <__adddf3+0xe6>
 800030a:	f04f 0e00 	mov.w	lr, #0
 800030e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000312:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000316:	eb6e 0101 	sbc.w	r1, lr, r1
 800031a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800031e:	d31b      	bcc.n	8000358 <__adddf3+0x124>
 8000320:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000324:	d30c      	bcc.n	8000340 <__adddf3+0x10c>
 8000326:	0849      	lsrs	r1, r1, #1
 8000328:	ea5f 0030 	movs.w	r0, r0, rrx
 800032c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000330:	f104 0401 	add.w	r4, r4, #1
 8000334:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000338:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800033c:	f080 809a 	bcs.w	8000474 <__adddf3+0x240>
 8000340:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000344:	bf08      	it	eq
 8000346:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800034a:	f150 0000 	adcs.w	r0, r0, #0
 800034e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000352:	ea41 0105 	orr.w	r1, r1, r5
 8000356:	bd30      	pop	{r4, r5, pc}
 8000358:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800035c:	4140      	adcs	r0, r0
 800035e:	eb41 0101 	adc.w	r1, r1, r1
 8000362:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000366:	f1a4 0401 	sub.w	r4, r4, #1
 800036a:	d1e9      	bne.n	8000340 <__adddf3+0x10c>
 800036c:	f091 0f00 	teq	r1, #0
 8000370:	bf04      	itt	eq
 8000372:	4601      	moveq	r1, r0
 8000374:	2000      	moveq	r0, #0
 8000376:	fab1 f381 	clz	r3, r1
 800037a:	bf08      	it	eq
 800037c:	3320      	addeq	r3, #32
 800037e:	f1a3 030b 	sub.w	r3, r3, #11
 8000382:	f1b3 0220 	subs.w	r2, r3, #32
 8000386:	da0c      	bge.n	80003a2 <__adddf3+0x16e>
 8000388:	320c      	adds	r2, #12
 800038a:	dd08      	ble.n	800039e <__adddf3+0x16a>
 800038c:	f102 0c14 	add.w	ip, r2, #20
 8000390:	f1c2 020c 	rsb	r2, r2, #12
 8000394:	fa01 f00c 	lsl.w	r0, r1, ip
 8000398:	fa21 f102 	lsr.w	r1, r1, r2
 800039c:	e00c      	b.n	80003b8 <__adddf3+0x184>
 800039e:	f102 0214 	add.w	r2, r2, #20
 80003a2:	bfd8      	it	le
 80003a4:	f1c2 0c20 	rsble	ip, r2, #32
 80003a8:	fa01 f102 	lsl.w	r1, r1, r2
 80003ac:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003b0:	bfdc      	itt	le
 80003b2:	ea41 010c 	orrle.w	r1, r1, ip
 80003b6:	4090      	lslle	r0, r2
 80003b8:	1ae4      	subs	r4, r4, r3
 80003ba:	bfa2      	ittt	ge
 80003bc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003c0:	4329      	orrge	r1, r5
 80003c2:	bd30      	popge	{r4, r5, pc}
 80003c4:	ea6f 0404 	mvn.w	r4, r4
 80003c8:	3c1f      	subs	r4, #31
 80003ca:	da1c      	bge.n	8000406 <__adddf3+0x1d2>
 80003cc:	340c      	adds	r4, #12
 80003ce:	dc0e      	bgt.n	80003ee <__adddf3+0x1ba>
 80003d0:	f104 0414 	add.w	r4, r4, #20
 80003d4:	f1c4 0220 	rsb	r2, r4, #32
 80003d8:	fa20 f004 	lsr.w	r0, r0, r4
 80003dc:	fa01 f302 	lsl.w	r3, r1, r2
 80003e0:	ea40 0003 	orr.w	r0, r0, r3
 80003e4:	fa21 f304 	lsr.w	r3, r1, r4
 80003e8:	ea45 0103 	orr.w	r1, r5, r3
 80003ec:	bd30      	pop	{r4, r5, pc}
 80003ee:	f1c4 040c 	rsb	r4, r4, #12
 80003f2:	f1c4 0220 	rsb	r2, r4, #32
 80003f6:	fa20 f002 	lsr.w	r0, r0, r2
 80003fa:	fa01 f304 	lsl.w	r3, r1, r4
 80003fe:	ea40 0003 	orr.w	r0, r0, r3
 8000402:	4629      	mov	r1, r5
 8000404:	bd30      	pop	{r4, r5, pc}
 8000406:	fa21 f004 	lsr.w	r0, r1, r4
 800040a:	4629      	mov	r1, r5
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	f094 0f00 	teq	r4, #0
 8000412:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000416:	bf06      	itte	eq
 8000418:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800041c:	3401      	addeq	r4, #1
 800041e:	3d01      	subne	r5, #1
 8000420:	e74e      	b.n	80002c0 <__adddf3+0x8c>
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf18      	it	ne
 8000428:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800042c:	d029      	beq.n	8000482 <__adddf3+0x24e>
 800042e:	ea94 0f05 	teq	r4, r5
 8000432:	bf08      	it	eq
 8000434:	ea90 0f02 	teqeq	r0, r2
 8000438:	d005      	beq.n	8000446 <__adddf3+0x212>
 800043a:	ea54 0c00 	orrs.w	ip, r4, r0
 800043e:	bf04      	itt	eq
 8000440:	4619      	moveq	r1, r3
 8000442:	4610      	moveq	r0, r2
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	ea91 0f03 	teq	r1, r3
 800044a:	bf1e      	ittt	ne
 800044c:	2100      	movne	r1, #0
 800044e:	2000      	movne	r0, #0
 8000450:	bd30      	popne	{r4, r5, pc}
 8000452:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000456:	d105      	bne.n	8000464 <__adddf3+0x230>
 8000458:	0040      	lsls	r0, r0, #1
 800045a:	4149      	adcs	r1, r1
 800045c:	bf28      	it	cs
 800045e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000462:	bd30      	pop	{r4, r5, pc}
 8000464:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000468:	bf3c      	itt	cc
 800046a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800046e:	bd30      	popcc	{r4, r5, pc}
 8000470:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000474:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000478:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800047c:	f04f 0000 	mov.w	r0, #0
 8000480:	bd30      	pop	{r4, r5, pc}
 8000482:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000486:	bf1a      	itte	ne
 8000488:	4619      	movne	r1, r3
 800048a:	4610      	movne	r0, r2
 800048c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000490:	bf1c      	itt	ne
 8000492:	460b      	movne	r3, r1
 8000494:	4602      	movne	r2, r0
 8000496:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800049a:	bf06      	itte	eq
 800049c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004a0:	ea91 0f03 	teqeq	r1, r3
 80004a4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004a8:	bd30      	pop	{r4, r5, pc}
 80004aa:	bf00      	nop

080004ac <__aeabi_ui2d>:
 80004ac:	f090 0f00 	teq	r0, #0
 80004b0:	bf04      	itt	eq
 80004b2:	2100      	moveq	r1, #0
 80004b4:	4770      	bxeq	lr
 80004b6:	b530      	push	{r4, r5, lr}
 80004b8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004bc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004c0:	f04f 0500 	mov.w	r5, #0
 80004c4:	f04f 0100 	mov.w	r1, #0
 80004c8:	e750      	b.n	800036c <__adddf3+0x138>
 80004ca:	bf00      	nop

080004cc <__aeabi_i2d>:
 80004cc:	f090 0f00 	teq	r0, #0
 80004d0:	bf04      	itt	eq
 80004d2:	2100      	moveq	r1, #0
 80004d4:	4770      	bxeq	lr
 80004d6:	b530      	push	{r4, r5, lr}
 80004d8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004dc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004e0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004e4:	bf48      	it	mi
 80004e6:	4240      	negmi	r0, r0
 80004e8:	f04f 0100 	mov.w	r1, #0
 80004ec:	e73e      	b.n	800036c <__adddf3+0x138>
 80004ee:	bf00      	nop

080004f0 <__aeabi_f2d>:
 80004f0:	0042      	lsls	r2, r0, #1
 80004f2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004f6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004fa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004fe:	bf1f      	itttt	ne
 8000500:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000504:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000508:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800050c:	4770      	bxne	lr
 800050e:	f092 0f00 	teq	r2, #0
 8000512:	bf14      	ite	ne
 8000514:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000518:	4770      	bxeq	lr
 800051a:	b530      	push	{r4, r5, lr}
 800051c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000520:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000524:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000528:	e720      	b.n	800036c <__adddf3+0x138>
 800052a:	bf00      	nop

0800052c <__aeabi_ul2d>:
 800052c:	ea50 0201 	orrs.w	r2, r0, r1
 8000530:	bf08      	it	eq
 8000532:	4770      	bxeq	lr
 8000534:	b530      	push	{r4, r5, lr}
 8000536:	f04f 0500 	mov.w	r5, #0
 800053a:	e00a      	b.n	8000552 <__aeabi_l2d+0x16>

0800053c <__aeabi_l2d>:
 800053c:	ea50 0201 	orrs.w	r2, r0, r1
 8000540:	bf08      	it	eq
 8000542:	4770      	bxeq	lr
 8000544:	b530      	push	{r4, r5, lr}
 8000546:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800054a:	d502      	bpl.n	8000552 <__aeabi_l2d+0x16>
 800054c:	4240      	negs	r0, r0
 800054e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000552:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000556:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800055a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800055e:	f43f aedc 	beq.w	800031a <__adddf3+0xe6>
 8000562:	f04f 0203 	mov.w	r2, #3
 8000566:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800056a:	bf18      	it	ne
 800056c:	3203      	addne	r2, #3
 800056e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000572:	bf18      	it	ne
 8000574:	3203      	addne	r2, #3
 8000576:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800057a:	f1c2 0320 	rsb	r3, r2, #32
 800057e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000582:	fa20 f002 	lsr.w	r0, r0, r2
 8000586:	fa01 fe03 	lsl.w	lr, r1, r3
 800058a:	ea40 000e 	orr.w	r0, r0, lr
 800058e:	fa21 f102 	lsr.w	r1, r1, r2
 8000592:	4414      	add	r4, r2
 8000594:	e6c1      	b.n	800031a <__adddf3+0xe6>
 8000596:	bf00      	nop

08000598 <__aeabi_dmul>:
 8000598:	b570      	push	{r4, r5, r6, lr}
 800059a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800059e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005a2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005a6:	bf1d      	ittte	ne
 80005a8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005ac:	ea94 0f0c 	teqne	r4, ip
 80005b0:	ea95 0f0c 	teqne	r5, ip
 80005b4:	f000 f8de 	bleq	8000774 <__aeabi_dmul+0x1dc>
 80005b8:	442c      	add	r4, r5
 80005ba:	ea81 0603 	eor.w	r6, r1, r3
 80005be:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005c2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005c6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005ca:	bf18      	it	ne
 80005cc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005d0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005d4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005d8:	d038      	beq.n	800064c <__aeabi_dmul+0xb4>
 80005da:	fba0 ce02 	umull	ip, lr, r0, r2
 80005de:	f04f 0500 	mov.w	r5, #0
 80005e2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005e6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005ea:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005ee:	f04f 0600 	mov.w	r6, #0
 80005f2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005f6:	f09c 0f00 	teq	ip, #0
 80005fa:	bf18      	it	ne
 80005fc:	f04e 0e01 	orrne.w	lr, lr, #1
 8000600:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000604:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000608:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800060c:	d204      	bcs.n	8000618 <__aeabi_dmul+0x80>
 800060e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000612:	416d      	adcs	r5, r5
 8000614:	eb46 0606 	adc.w	r6, r6, r6
 8000618:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800061c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000620:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000624:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000628:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800062c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000630:	bf88      	it	hi
 8000632:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000636:	d81e      	bhi.n	8000676 <__aeabi_dmul+0xde>
 8000638:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800063c:	bf08      	it	eq
 800063e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000642:	f150 0000 	adcs.w	r0, r0, #0
 8000646:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800064a:	bd70      	pop	{r4, r5, r6, pc}
 800064c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000650:	ea46 0101 	orr.w	r1, r6, r1
 8000654:	ea40 0002 	orr.w	r0, r0, r2
 8000658:	ea81 0103 	eor.w	r1, r1, r3
 800065c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000660:	bfc2      	ittt	gt
 8000662:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000666:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800066a:	bd70      	popgt	{r4, r5, r6, pc}
 800066c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000670:	f04f 0e00 	mov.w	lr, #0
 8000674:	3c01      	subs	r4, #1
 8000676:	f300 80ab 	bgt.w	80007d0 <__aeabi_dmul+0x238>
 800067a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800067e:	bfde      	ittt	le
 8000680:	2000      	movle	r0, #0
 8000682:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000686:	bd70      	pople	{r4, r5, r6, pc}
 8000688:	f1c4 0400 	rsb	r4, r4, #0
 800068c:	3c20      	subs	r4, #32
 800068e:	da35      	bge.n	80006fc <__aeabi_dmul+0x164>
 8000690:	340c      	adds	r4, #12
 8000692:	dc1b      	bgt.n	80006cc <__aeabi_dmul+0x134>
 8000694:	f104 0414 	add.w	r4, r4, #20
 8000698:	f1c4 0520 	rsb	r5, r4, #32
 800069c:	fa00 f305 	lsl.w	r3, r0, r5
 80006a0:	fa20 f004 	lsr.w	r0, r0, r4
 80006a4:	fa01 f205 	lsl.w	r2, r1, r5
 80006a8:	ea40 0002 	orr.w	r0, r0, r2
 80006ac:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006b0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006b4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b8:	fa21 f604 	lsr.w	r6, r1, r4
 80006bc:	eb42 0106 	adc.w	r1, r2, r6
 80006c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006c4:	bf08      	it	eq
 80006c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f1c4 040c 	rsb	r4, r4, #12
 80006d0:	f1c4 0520 	rsb	r5, r4, #32
 80006d4:	fa00 f304 	lsl.w	r3, r0, r4
 80006d8:	fa20 f005 	lsr.w	r0, r0, r5
 80006dc:	fa01 f204 	lsl.w	r2, r1, r4
 80006e0:	ea40 0002 	orr.w	r0, r0, r2
 80006e4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006e8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006ec:	f141 0100 	adc.w	r1, r1, #0
 80006f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006f4:	bf08      	it	eq
 80006f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f1c4 0520 	rsb	r5, r4, #32
 8000700:	fa00 f205 	lsl.w	r2, r0, r5
 8000704:	ea4e 0e02 	orr.w	lr, lr, r2
 8000708:	fa20 f304 	lsr.w	r3, r0, r4
 800070c:	fa01 f205 	lsl.w	r2, r1, r5
 8000710:	ea43 0302 	orr.w	r3, r3, r2
 8000714:	fa21 f004 	lsr.w	r0, r1, r4
 8000718:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800071c:	fa21 f204 	lsr.w	r2, r1, r4
 8000720:	ea20 0002 	bic.w	r0, r0, r2
 8000724:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000728:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800072c:	bf08      	it	eq
 800072e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000732:	bd70      	pop	{r4, r5, r6, pc}
 8000734:	f094 0f00 	teq	r4, #0
 8000738:	d10f      	bne.n	800075a <__aeabi_dmul+0x1c2>
 800073a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800073e:	0040      	lsls	r0, r0, #1
 8000740:	eb41 0101 	adc.w	r1, r1, r1
 8000744:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000748:	bf08      	it	eq
 800074a:	3c01      	subeq	r4, #1
 800074c:	d0f7      	beq.n	800073e <__aeabi_dmul+0x1a6>
 800074e:	ea41 0106 	orr.w	r1, r1, r6
 8000752:	f095 0f00 	teq	r5, #0
 8000756:	bf18      	it	ne
 8000758:	4770      	bxne	lr
 800075a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800075e:	0052      	lsls	r2, r2, #1
 8000760:	eb43 0303 	adc.w	r3, r3, r3
 8000764:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000768:	bf08      	it	eq
 800076a:	3d01      	subeq	r5, #1
 800076c:	d0f7      	beq.n	800075e <__aeabi_dmul+0x1c6>
 800076e:	ea43 0306 	orr.w	r3, r3, r6
 8000772:	4770      	bx	lr
 8000774:	ea94 0f0c 	teq	r4, ip
 8000778:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800077c:	bf18      	it	ne
 800077e:	ea95 0f0c 	teqne	r5, ip
 8000782:	d00c      	beq.n	800079e <__aeabi_dmul+0x206>
 8000784:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000788:	bf18      	it	ne
 800078a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800078e:	d1d1      	bne.n	8000734 <__aeabi_dmul+0x19c>
 8000790:	ea81 0103 	eor.w	r1, r1, r3
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	f04f 0000 	mov.w	r0, #0
 800079c:	bd70      	pop	{r4, r5, r6, pc}
 800079e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007a2:	bf06      	itte	eq
 80007a4:	4610      	moveq	r0, r2
 80007a6:	4619      	moveq	r1, r3
 80007a8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ac:	d019      	beq.n	80007e2 <__aeabi_dmul+0x24a>
 80007ae:	ea94 0f0c 	teq	r4, ip
 80007b2:	d102      	bne.n	80007ba <__aeabi_dmul+0x222>
 80007b4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007b8:	d113      	bne.n	80007e2 <__aeabi_dmul+0x24a>
 80007ba:	ea95 0f0c 	teq	r5, ip
 80007be:	d105      	bne.n	80007cc <__aeabi_dmul+0x234>
 80007c0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007c4:	bf1c      	itt	ne
 80007c6:	4610      	movne	r0, r2
 80007c8:	4619      	movne	r1, r3
 80007ca:	d10a      	bne.n	80007e2 <__aeabi_dmul+0x24a>
 80007cc:	ea81 0103 	eor.w	r1, r1, r3
 80007d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007d4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007d8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007dc:	f04f 0000 	mov.w	r0, #0
 80007e0:	bd70      	pop	{r4, r5, r6, pc}
 80007e2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007e6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007ea:	bd70      	pop	{r4, r5, r6, pc}

080007ec <__aeabi_ddiv>:
 80007ec:	b570      	push	{r4, r5, r6, lr}
 80007ee:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007f2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007f6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007fa:	bf1d      	ittte	ne
 80007fc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000800:	ea94 0f0c 	teqne	r4, ip
 8000804:	ea95 0f0c 	teqne	r5, ip
 8000808:	f000 f8a7 	bleq	800095a <__aeabi_ddiv+0x16e>
 800080c:	eba4 0405 	sub.w	r4, r4, r5
 8000810:	ea81 0e03 	eor.w	lr, r1, r3
 8000814:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000818:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800081c:	f000 8088 	beq.w	8000930 <__aeabi_ddiv+0x144>
 8000820:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000824:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000828:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800082c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000830:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000834:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000838:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800083c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000840:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000844:	429d      	cmp	r5, r3
 8000846:	bf08      	it	eq
 8000848:	4296      	cmpeq	r6, r2
 800084a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800084e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000852:	d202      	bcs.n	800085a <__aeabi_ddiv+0x6e>
 8000854:	085b      	lsrs	r3, r3, #1
 8000856:	ea4f 0232 	mov.w	r2, r2, rrx
 800085a:	1ab6      	subs	r6, r6, r2
 800085c:	eb65 0503 	sbc.w	r5, r5, r3
 8000860:	085b      	lsrs	r3, r3, #1
 8000862:	ea4f 0232 	mov.w	r2, r2, rrx
 8000866:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800086a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000880:	085b      	lsrs	r3, r3, #1
 8000882:	ea4f 0232 	mov.w	r2, r2, rrx
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000898:	085b      	lsrs	r3, r3, #1
 800089a:	ea4f 0232 	mov.w	r2, r2, rrx
 800089e:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a6:	bf22      	ittt	cs
 80008a8:	1ab6      	subcs	r6, r6, r2
 80008aa:	4675      	movcs	r5, lr
 80008ac:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008be:	bf22      	ittt	cs
 80008c0:	1ab6      	subcs	r6, r6, r2
 80008c2:	4675      	movcs	r5, lr
 80008c4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008c8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008cc:	d018      	beq.n	8000900 <__aeabi_ddiv+0x114>
 80008ce:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008d2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008d6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008da:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008de:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008e2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008e6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008ea:	d1c0      	bne.n	800086e <__aeabi_ddiv+0x82>
 80008ec:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008f0:	d10b      	bne.n	800090a <__aeabi_ddiv+0x11e>
 80008f2:	ea41 0100 	orr.w	r1, r1, r0
 80008f6:	f04f 0000 	mov.w	r0, #0
 80008fa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008fe:	e7b6      	b.n	800086e <__aeabi_ddiv+0x82>
 8000900:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000904:	bf04      	itt	eq
 8000906:	4301      	orreq	r1, r0
 8000908:	2000      	moveq	r0, #0
 800090a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800090e:	bf88      	it	hi
 8000910:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000914:	f63f aeaf 	bhi.w	8000676 <__aeabi_dmul+0xde>
 8000918:	ebb5 0c03 	subs.w	ip, r5, r3
 800091c:	bf04      	itt	eq
 800091e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000922:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000926:	f150 0000 	adcs.w	r0, r0, #0
 800092a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800092e:	bd70      	pop	{r4, r5, r6, pc}
 8000930:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000934:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000938:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800093c:	bfc2      	ittt	gt
 800093e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000942:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000946:	bd70      	popgt	{r4, r5, r6, pc}
 8000948:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800094c:	f04f 0e00 	mov.w	lr, #0
 8000950:	3c01      	subs	r4, #1
 8000952:	e690      	b.n	8000676 <__aeabi_dmul+0xde>
 8000954:	ea45 0e06 	orr.w	lr, r5, r6
 8000958:	e68d      	b.n	8000676 <__aeabi_dmul+0xde>
 800095a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800095e:	ea94 0f0c 	teq	r4, ip
 8000962:	bf08      	it	eq
 8000964:	ea95 0f0c 	teqeq	r5, ip
 8000968:	f43f af3b 	beq.w	80007e2 <__aeabi_dmul+0x24a>
 800096c:	ea94 0f0c 	teq	r4, ip
 8000970:	d10a      	bne.n	8000988 <__aeabi_ddiv+0x19c>
 8000972:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000976:	f47f af34 	bne.w	80007e2 <__aeabi_dmul+0x24a>
 800097a:	ea95 0f0c 	teq	r5, ip
 800097e:	f47f af25 	bne.w	80007cc <__aeabi_dmul+0x234>
 8000982:	4610      	mov	r0, r2
 8000984:	4619      	mov	r1, r3
 8000986:	e72c      	b.n	80007e2 <__aeabi_dmul+0x24a>
 8000988:	ea95 0f0c 	teq	r5, ip
 800098c:	d106      	bne.n	800099c <__aeabi_ddiv+0x1b0>
 800098e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000992:	f43f aefd 	beq.w	8000790 <__aeabi_dmul+0x1f8>
 8000996:	4610      	mov	r0, r2
 8000998:	4619      	mov	r1, r3
 800099a:	e722      	b.n	80007e2 <__aeabi_dmul+0x24a>
 800099c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009a0:	bf18      	it	ne
 80009a2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009a6:	f47f aec5 	bne.w	8000734 <__aeabi_dmul+0x19c>
 80009aa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009ae:	f47f af0d 	bne.w	80007cc <__aeabi_dmul+0x234>
 80009b2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009b6:	f47f aeeb 	bne.w	8000790 <__aeabi_dmul+0x1f8>
 80009ba:	e712      	b.n	80007e2 <__aeabi_dmul+0x24a>

080009bc <__gedf2>:
 80009bc:	f04f 3cff 	mov.w	ip, #4294967295
 80009c0:	e006      	b.n	80009d0 <__cmpdf2+0x4>
 80009c2:	bf00      	nop

080009c4 <__ledf2>:
 80009c4:	f04f 0c01 	mov.w	ip, #1
 80009c8:	e002      	b.n	80009d0 <__cmpdf2+0x4>
 80009ca:	bf00      	nop

080009cc <__cmpdf2>:
 80009cc:	f04f 0c01 	mov.w	ip, #1
 80009d0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009d4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009d8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009dc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009e0:	bf18      	it	ne
 80009e2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009e6:	d01b      	beq.n	8000a20 <__cmpdf2+0x54>
 80009e8:	b001      	add	sp, #4
 80009ea:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009ee:	bf0c      	ite	eq
 80009f0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009f4:	ea91 0f03 	teqne	r1, r3
 80009f8:	bf02      	ittt	eq
 80009fa:	ea90 0f02 	teqeq	r0, r2
 80009fe:	2000      	moveq	r0, #0
 8000a00:	4770      	bxeq	lr
 8000a02:	f110 0f00 	cmn.w	r0, #0
 8000a06:	ea91 0f03 	teq	r1, r3
 8000a0a:	bf58      	it	pl
 8000a0c:	4299      	cmppl	r1, r3
 8000a0e:	bf08      	it	eq
 8000a10:	4290      	cmpeq	r0, r2
 8000a12:	bf2c      	ite	cs
 8000a14:	17d8      	asrcs	r0, r3, #31
 8000a16:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a1a:	f040 0001 	orr.w	r0, r0, #1
 8000a1e:	4770      	bx	lr
 8000a20:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a24:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a28:	d102      	bne.n	8000a30 <__cmpdf2+0x64>
 8000a2a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a2e:	d107      	bne.n	8000a40 <__cmpdf2+0x74>
 8000a30:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a38:	d1d6      	bne.n	80009e8 <__cmpdf2+0x1c>
 8000a3a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a3e:	d0d3      	beq.n	80009e8 <__cmpdf2+0x1c>
 8000a40:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a44:	4770      	bx	lr
 8000a46:	bf00      	nop

08000a48 <__aeabi_cdrcmple>:
 8000a48:	4684      	mov	ip, r0
 8000a4a:	4610      	mov	r0, r2
 8000a4c:	4662      	mov	r2, ip
 8000a4e:	468c      	mov	ip, r1
 8000a50:	4619      	mov	r1, r3
 8000a52:	4663      	mov	r3, ip
 8000a54:	e000      	b.n	8000a58 <__aeabi_cdcmpeq>
 8000a56:	bf00      	nop

08000a58 <__aeabi_cdcmpeq>:
 8000a58:	b501      	push	{r0, lr}
 8000a5a:	f7ff ffb7 	bl	80009cc <__cmpdf2>
 8000a5e:	2800      	cmp	r0, #0
 8000a60:	bf48      	it	mi
 8000a62:	f110 0f00 	cmnmi.w	r0, #0
 8000a66:	bd01      	pop	{r0, pc}

08000a68 <__aeabi_dcmpeq>:
 8000a68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a6c:	f7ff fff4 	bl	8000a58 <__aeabi_cdcmpeq>
 8000a70:	bf0c      	ite	eq
 8000a72:	2001      	moveq	r0, #1
 8000a74:	2000      	movne	r0, #0
 8000a76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a7a:	bf00      	nop

08000a7c <__aeabi_dcmplt>:
 8000a7c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a80:	f7ff ffea 	bl	8000a58 <__aeabi_cdcmpeq>
 8000a84:	bf34      	ite	cc
 8000a86:	2001      	movcc	r0, #1
 8000a88:	2000      	movcs	r0, #0
 8000a8a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a8e:	bf00      	nop

08000a90 <__aeabi_dcmple>:
 8000a90:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a94:	f7ff ffe0 	bl	8000a58 <__aeabi_cdcmpeq>
 8000a98:	bf94      	ite	ls
 8000a9a:	2001      	movls	r0, #1
 8000a9c:	2000      	movhi	r0, #0
 8000a9e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aa2:	bf00      	nop

08000aa4 <__aeabi_dcmpge>:
 8000aa4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa8:	f7ff ffce 	bl	8000a48 <__aeabi_cdrcmple>
 8000aac:	bf94      	ite	ls
 8000aae:	2001      	movls	r0, #1
 8000ab0:	2000      	movhi	r0, #0
 8000ab2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_dcmpgt>:
 8000ab8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000abc:	f7ff ffc4 	bl	8000a48 <__aeabi_cdrcmple>
 8000ac0:	bf34      	ite	cc
 8000ac2:	2001      	movcc	r0, #1
 8000ac4:	2000      	movcs	r0, #0
 8000ac6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aca:	bf00      	nop

08000acc <__aeabi_d2iz>:
 8000acc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ad0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ad4:	d215      	bcs.n	8000b02 <__aeabi_d2iz+0x36>
 8000ad6:	d511      	bpl.n	8000afc <__aeabi_d2iz+0x30>
 8000ad8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000adc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ae0:	d912      	bls.n	8000b08 <__aeabi_d2iz+0x3c>
 8000ae2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ae6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aea:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aee:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000af2:	fa23 f002 	lsr.w	r0, r3, r2
 8000af6:	bf18      	it	ne
 8000af8:	4240      	negne	r0, r0
 8000afa:	4770      	bx	lr
 8000afc:	f04f 0000 	mov.w	r0, #0
 8000b00:	4770      	bx	lr
 8000b02:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b06:	d105      	bne.n	8000b14 <__aeabi_d2iz+0x48>
 8000b08:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b0c:	bf08      	it	eq
 8000b0e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b12:	4770      	bx	lr
 8000b14:	f04f 0000 	mov.w	r0, #0
 8000b18:	4770      	bx	lr
 8000b1a:	bf00      	nop

08000b1c <__aeabi_d2f>:
 8000b1c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b20:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b24:	bf24      	itt	cs
 8000b26:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b2a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b2e:	d90d      	bls.n	8000b4c <__aeabi_d2f+0x30>
 8000b30:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b34:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b38:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b3c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b40:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b44:	bf08      	it	eq
 8000b46:	f020 0001 	biceq.w	r0, r0, #1
 8000b4a:	4770      	bx	lr
 8000b4c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b50:	d121      	bne.n	8000b96 <__aeabi_d2f+0x7a>
 8000b52:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b56:	bfbc      	itt	lt
 8000b58:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b5c:	4770      	bxlt	lr
 8000b5e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b62:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b66:	f1c2 0218 	rsb	r2, r2, #24
 8000b6a:	f1c2 0c20 	rsb	ip, r2, #32
 8000b6e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b72:	fa20 f002 	lsr.w	r0, r0, r2
 8000b76:	bf18      	it	ne
 8000b78:	f040 0001 	orrne.w	r0, r0, #1
 8000b7c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b80:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b84:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b88:	ea40 000c 	orr.w	r0, r0, ip
 8000b8c:	fa23 f302 	lsr.w	r3, r3, r2
 8000b90:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b94:	e7cc      	b.n	8000b30 <__aeabi_d2f+0x14>
 8000b96:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b9a:	d107      	bne.n	8000bac <__aeabi_d2f+0x90>
 8000b9c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000ba0:	bf1e      	ittt	ne
 8000ba2:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000ba6:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000baa:	4770      	bxne	lr
 8000bac:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000bb0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000bb4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bb8:	4770      	bx	lr
 8000bba:	bf00      	nop

08000bbc <__aeabi_frsub>:
 8000bbc:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000bc0:	e002      	b.n	8000bc8 <__addsf3>
 8000bc2:	bf00      	nop

08000bc4 <__aeabi_fsub>:
 8000bc4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000bc8 <__addsf3>:
 8000bc8:	0042      	lsls	r2, r0, #1
 8000bca:	bf1f      	itttt	ne
 8000bcc:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000bd0:	ea92 0f03 	teqne	r2, r3
 8000bd4:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000bd8:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000bdc:	d06a      	beq.n	8000cb4 <__addsf3+0xec>
 8000bde:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000be2:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000be6:	bfc1      	itttt	gt
 8000be8:	18d2      	addgt	r2, r2, r3
 8000bea:	4041      	eorgt	r1, r0
 8000bec:	4048      	eorgt	r0, r1
 8000bee:	4041      	eorgt	r1, r0
 8000bf0:	bfb8      	it	lt
 8000bf2:	425b      	neglt	r3, r3
 8000bf4:	2b19      	cmp	r3, #25
 8000bf6:	bf88      	it	hi
 8000bf8:	4770      	bxhi	lr
 8000bfa:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000bfe:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c02:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000c06:	bf18      	it	ne
 8000c08:	4240      	negne	r0, r0
 8000c0a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000c0e:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000c12:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000c16:	bf18      	it	ne
 8000c18:	4249      	negne	r1, r1
 8000c1a:	ea92 0f03 	teq	r2, r3
 8000c1e:	d03f      	beq.n	8000ca0 <__addsf3+0xd8>
 8000c20:	f1a2 0201 	sub.w	r2, r2, #1
 8000c24:	fa41 fc03 	asr.w	ip, r1, r3
 8000c28:	eb10 000c 	adds.w	r0, r0, ip
 8000c2c:	f1c3 0320 	rsb	r3, r3, #32
 8000c30:	fa01 f103 	lsl.w	r1, r1, r3
 8000c34:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c38:	d502      	bpl.n	8000c40 <__addsf3+0x78>
 8000c3a:	4249      	negs	r1, r1
 8000c3c:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000c40:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000c44:	d313      	bcc.n	8000c6e <__addsf3+0xa6>
 8000c46:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000c4a:	d306      	bcc.n	8000c5a <__addsf3+0x92>
 8000c4c:	0840      	lsrs	r0, r0, #1
 8000c4e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000c52:	f102 0201 	add.w	r2, r2, #1
 8000c56:	2afe      	cmp	r2, #254	; 0xfe
 8000c58:	d251      	bcs.n	8000cfe <__addsf3+0x136>
 8000c5a:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000c5e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c62:	bf08      	it	eq
 8000c64:	f020 0001 	biceq.w	r0, r0, #1
 8000c68:	ea40 0003 	orr.w	r0, r0, r3
 8000c6c:	4770      	bx	lr
 8000c6e:	0049      	lsls	r1, r1, #1
 8000c70:	eb40 0000 	adc.w	r0, r0, r0
 8000c74:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000c78:	f1a2 0201 	sub.w	r2, r2, #1
 8000c7c:	d1ed      	bne.n	8000c5a <__addsf3+0x92>
 8000c7e:	fab0 fc80 	clz	ip, r0
 8000c82:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c86:	ebb2 020c 	subs.w	r2, r2, ip
 8000c8a:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c8e:	bfaa      	itet	ge
 8000c90:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c94:	4252      	neglt	r2, r2
 8000c96:	4318      	orrge	r0, r3
 8000c98:	bfbc      	itt	lt
 8000c9a:	40d0      	lsrlt	r0, r2
 8000c9c:	4318      	orrlt	r0, r3
 8000c9e:	4770      	bx	lr
 8000ca0:	f092 0f00 	teq	r2, #0
 8000ca4:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000ca8:	bf06      	itte	eq
 8000caa:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000cae:	3201      	addeq	r2, #1
 8000cb0:	3b01      	subne	r3, #1
 8000cb2:	e7b5      	b.n	8000c20 <__addsf3+0x58>
 8000cb4:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000cb8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000cbc:	bf18      	it	ne
 8000cbe:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000cc2:	d021      	beq.n	8000d08 <__addsf3+0x140>
 8000cc4:	ea92 0f03 	teq	r2, r3
 8000cc8:	d004      	beq.n	8000cd4 <__addsf3+0x10c>
 8000cca:	f092 0f00 	teq	r2, #0
 8000cce:	bf08      	it	eq
 8000cd0:	4608      	moveq	r0, r1
 8000cd2:	4770      	bx	lr
 8000cd4:	ea90 0f01 	teq	r0, r1
 8000cd8:	bf1c      	itt	ne
 8000cda:	2000      	movne	r0, #0
 8000cdc:	4770      	bxne	lr
 8000cde:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000ce2:	d104      	bne.n	8000cee <__addsf3+0x126>
 8000ce4:	0040      	lsls	r0, r0, #1
 8000ce6:	bf28      	it	cs
 8000ce8:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000cec:	4770      	bx	lr
 8000cee:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000cf2:	bf3c      	itt	cc
 8000cf4:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000cf8:	4770      	bxcc	lr
 8000cfa:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000cfe:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000d02:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d06:	4770      	bx	lr
 8000d08:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000d0c:	bf16      	itet	ne
 8000d0e:	4608      	movne	r0, r1
 8000d10:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000d14:	4601      	movne	r1, r0
 8000d16:	0242      	lsls	r2, r0, #9
 8000d18:	bf06      	itte	eq
 8000d1a:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000d1e:	ea90 0f01 	teqeq	r0, r1
 8000d22:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000d26:	4770      	bx	lr

08000d28 <__aeabi_ui2f>:
 8000d28:	f04f 0300 	mov.w	r3, #0
 8000d2c:	e004      	b.n	8000d38 <__aeabi_i2f+0x8>
 8000d2e:	bf00      	nop

08000d30 <__aeabi_i2f>:
 8000d30:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000d34:	bf48      	it	mi
 8000d36:	4240      	negmi	r0, r0
 8000d38:	ea5f 0c00 	movs.w	ip, r0
 8000d3c:	bf08      	it	eq
 8000d3e:	4770      	bxeq	lr
 8000d40:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000d44:	4601      	mov	r1, r0
 8000d46:	f04f 0000 	mov.w	r0, #0
 8000d4a:	e01c      	b.n	8000d86 <__aeabi_l2f+0x2a>

08000d4c <__aeabi_ul2f>:
 8000d4c:	ea50 0201 	orrs.w	r2, r0, r1
 8000d50:	bf08      	it	eq
 8000d52:	4770      	bxeq	lr
 8000d54:	f04f 0300 	mov.w	r3, #0
 8000d58:	e00a      	b.n	8000d70 <__aeabi_l2f+0x14>
 8000d5a:	bf00      	nop

08000d5c <__aeabi_l2f>:
 8000d5c:	ea50 0201 	orrs.w	r2, r0, r1
 8000d60:	bf08      	it	eq
 8000d62:	4770      	bxeq	lr
 8000d64:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000d68:	d502      	bpl.n	8000d70 <__aeabi_l2f+0x14>
 8000d6a:	4240      	negs	r0, r0
 8000d6c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d70:	ea5f 0c01 	movs.w	ip, r1
 8000d74:	bf02      	ittt	eq
 8000d76:	4684      	moveq	ip, r0
 8000d78:	4601      	moveq	r1, r0
 8000d7a:	2000      	moveq	r0, #0
 8000d7c:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000d80:	bf08      	it	eq
 8000d82:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000d86:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000d8a:	fabc f28c 	clz	r2, ip
 8000d8e:	3a08      	subs	r2, #8
 8000d90:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d94:	db10      	blt.n	8000db8 <__aeabi_l2f+0x5c>
 8000d96:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d9a:	4463      	add	r3, ip
 8000d9c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000da0:	f1c2 0220 	rsb	r2, r2, #32
 8000da4:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000da8:	fa20 f202 	lsr.w	r2, r0, r2
 8000dac:	eb43 0002 	adc.w	r0, r3, r2
 8000db0:	bf08      	it	eq
 8000db2:	f020 0001 	biceq.w	r0, r0, #1
 8000db6:	4770      	bx	lr
 8000db8:	f102 0220 	add.w	r2, r2, #32
 8000dbc:	fa01 fc02 	lsl.w	ip, r1, r2
 8000dc0:	f1c2 0220 	rsb	r2, r2, #32
 8000dc4:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000dc8:	fa21 f202 	lsr.w	r2, r1, r2
 8000dcc:	eb43 0002 	adc.w	r0, r3, r2
 8000dd0:	bf08      	it	eq
 8000dd2:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000dd6:	4770      	bx	lr

08000dd8 <__aeabi_fmul>:
 8000dd8:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ddc:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000de0:	bf1e      	ittt	ne
 8000de2:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000de6:	ea92 0f0c 	teqne	r2, ip
 8000dea:	ea93 0f0c 	teqne	r3, ip
 8000dee:	d06f      	beq.n	8000ed0 <__aeabi_fmul+0xf8>
 8000df0:	441a      	add	r2, r3
 8000df2:	ea80 0c01 	eor.w	ip, r0, r1
 8000df6:	0240      	lsls	r0, r0, #9
 8000df8:	bf18      	it	ne
 8000dfa:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000dfe:	d01e      	beq.n	8000e3e <__aeabi_fmul+0x66>
 8000e00:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000e04:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000e08:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000e0c:	fba0 3101 	umull	r3, r1, r0, r1
 8000e10:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000e14:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000e18:	bf3e      	ittt	cc
 8000e1a:	0049      	lslcc	r1, r1, #1
 8000e1c:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000e20:	005b      	lslcc	r3, r3, #1
 8000e22:	ea40 0001 	orr.w	r0, r0, r1
 8000e26:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000e2a:	2afd      	cmp	r2, #253	; 0xfd
 8000e2c:	d81d      	bhi.n	8000e6a <__aeabi_fmul+0x92>
 8000e2e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000e32:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e36:	bf08      	it	eq
 8000e38:	f020 0001 	biceq.w	r0, r0, #1
 8000e3c:	4770      	bx	lr
 8000e3e:	f090 0f00 	teq	r0, #0
 8000e42:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000e46:	bf08      	it	eq
 8000e48:	0249      	lsleq	r1, r1, #9
 8000e4a:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000e4e:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000e52:	3a7f      	subs	r2, #127	; 0x7f
 8000e54:	bfc2      	ittt	gt
 8000e56:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000e5a:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e5e:	4770      	bxgt	lr
 8000e60:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e64:	f04f 0300 	mov.w	r3, #0
 8000e68:	3a01      	subs	r2, #1
 8000e6a:	dc5d      	bgt.n	8000f28 <__aeabi_fmul+0x150>
 8000e6c:	f112 0f19 	cmn.w	r2, #25
 8000e70:	bfdc      	itt	le
 8000e72:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000e76:	4770      	bxle	lr
 8000e78:	f1c2 0200 	rsb	r2, r2, #0
 8000e7c:	0041      	lsls	r1, r0, #1
 8000e7e:	fa21 f102 	lsr.w	r1, r1, r2
 8000e82:	f1c2 0220 	rsb	r2, r2, #32
 8000e86:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e8a:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e8e:	f140 0000 	adc.w	r0, r0, #0
 8000e92:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e96:	bf08      	it	eq
 8000e98:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e9c:	4770      	bx	lr
 8000e9e:	f092 0f00 	teq	r2, #0
 8000ea2:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000ea6:	bf02      	ittt	eq
 8000ea8:	0040      	lsleq	r0, r0, #1
 8000eaa:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000eae:	3a01      	subeq	r2, #1
 8000eb0:	d0f9      	beq.n	8000ea6 <__aeabi_fmul+0xce>
 8000eb2:	ea40 000c 	orr.w	r0, r0, ip
 8000eb6:	f093 0f00 	teq	r3, #0
 8000eba:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ebe:	bf02      	ittt	eq
 8000ec0:	0049      	lsleq	r1, r1, #1
 8000ec2:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000ec6:	3b01      	subeq	r3, #1
 8000ec8:	d0f9      	beq.n	8000ebe <__aeabi_fmul+0xe6>
 8000eca:	ea41 010c 	orr.w	r1, r1, ip
 8000ece:	e78f      	b.n	8000df0 <__aeabi_fmul+0x18>
 8000ed0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000ed4:	ea92 0f0c 	teq	r2, ip
 8000ed8:	bf18      	it	ne
 8000eda:	ea93 0f0c 	teqne	r3, ip
 8000ede:	d00a      	beq.n	8000ef6 <__aeabi_fmul+0x11e>
 8000ee0:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000ee4:	bf18      	it	ne
 8000ee6:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000eea:	d1d8      	bne.n	8000e9e <__aeabi_fmul+0xc6>
 8000eec:	ea80 0001 	eor.w	r0, r0, r1
 8000ef0:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ef4:	4770      	bx	lr
 8000ef6:	f090 0f00 	teq	r0, #0
 8000efa:	bf17      	itett	ne
 8000efc:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000f00:	4608      	moveq	r0, r1
 8000f02:	f091 0f00 	teqne	r1, #0
 8000f06:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000f0a:	d014      	beq.n	8000f36 <__aeabi_fmul+0x15e>
 8000f0c:	ea92 0f0c 	teq	r2, ip
 8000f10:	d101      	bne.n	8000f16 <__aeabi_fmul+0x13e>
 8000f12:	0242      	lsls	r2, r0, #9
 8000f14:	d10f      	bne.n	8000f36 <__aeabi_fmul+0x15e>
 8000f16:	ea93 0f0c 	teq	r3, ip
 8000f1a:	d103      	bne.n	8000f24 <__aeabi_fmul+0x14c>
 8000f1c:	024b      	lsls	r3, r1, #9
 8000f1e:	bf18      	it	ne
 8000f20:	4608      	movne	r0, r1
 8000f22:	d108      	bne.n	8000f36 <__aeabi_fmul+0x15e>
 8000f24:	ea80 0001 	eor.w	r0, r0, r1
 8000f28:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000f2c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000f30:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f34:	4770      	bx	lr
 8000f36:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000f3a:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000f3e:	4770      	bx	lr

08000f40 <__aeabi_fdiv>:
 8000f40:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000f44:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000f48:	bf1e      	ittt	ne
 8000f4a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000f4e:	ea92 0f0c 	teqne	r2, ip
 8000f52:	ea93 0f0c 	teqne	r3, ip
 8000f56:	d069      	beq.n	800102c <__aeabi_fdiv+0xec>
 8000f58:	eba2 0203 	sub.w	r2, r2, r3
 8000f5c:	ea80 0c01 	eor.w	ip, r0, r1
 8000f60:	0249      	lsls	r1, r1, #9
 8000f62:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f66:	d037      	beq.n	8000fd8 <__aeabi_fdiv+0x98>
 8000f68:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000f6c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f70:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f74:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000f78:	428b      	cmp	r3, r1
 8000f7a:	bf38      	it	cc
 8000f7c:	005b      	lslcc	r3, r3, #1
 8000f7e:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000f82:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000f86:	428b      	cmp	r3, r1
 8000f88:	bf24      	itt	cs
 8000f8a:	1a5b      	subcs	r3, r3, r1
 8000f8c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f90:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f94:	bf24      	itt	cs
 8000f96:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f9a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f9e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000fa2:	bf24      	itt	cs
 8000fa4:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000fa8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000fac:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000fb0:	bf24      	itt	cs
 8000fb2:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000fb6:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000fba:	011b      	lsls	r3, r3, #4
 8000fbc:	bf18      	it	ne
 8000fbe:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000fc2:	d1e0      	bne.n	8000f86 <__aeabi_fdiv+0x46>
 8000fc4:	2afd      	cmp	r2, #253	; 0xfd
 8000fc6:	f63f af50 	bhi.w	8000e6a <__aeabi_fmul+0x92>
 8000fca:	428b      	cmp	r3, r1
 8000fcc:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000fd0:	bf08      	it	eq
 8000fd2:	f020 0001 	biceq.w	r0, r0, #1
 8000fd6:	4770      	bx	lr
 8000fd8:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000fdc:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000fe0:	327f      	adds	r2, #127	; 0x7f
 8000fe2:	bfc2      	ittt	gt
 8000fe4:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000fe8:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000fec:	4770      	bxgt	lr
 8000fee:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ff2:	f04f 0300 	mov.w	r3, #0
 8000ff6:	3a01      	subs	r2, #1
 8000ff8:	e737      	b.n	8000e6a <__aeabi_fmul+0x92>
 8000ffa:	f092 0f00 	teq	r2, #0
 8000ffe:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8001002:	bf02      	ittt	eq
 8001004:	0040      	lsleq	r0, r0, #1
 8001006:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 800100a:	3a01      	subeq	r2, #1
 800100c:	d0f9      	beq.n	8001002 <__aeabi_fdiv+0xc2>
 800100e:	ea40 000c 	orr.w	r0, r0, ip
 8001012:	f093 0f00 	teq	r3, #0
 8001016:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800101a:	bf02      	ittt	eq
 800101c:	0049      	lsleq	r1, r1, #1
 800101e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8001022:	3b01      	subeq	r3, #1
 8001024:	d0f9      	beq.n	800101a <__aeabi_fdiv+0xda>
 8001026:	ea41 010c 	orr.w	r1, r1, ip
 800102a:	e795      	b.n	8000f58 <__aeabi_fdiv+0x18>
 800102c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8001030:	ea92 0f0c 	teq	r2, ip
 8001034:	d108      	bne.n	8001048 <__aeabi_fdiv+0x108>
 8001036:	0242      	lsls	r2, r0, #9
 8001038:	f47f af7d 	bne.w	8000f36 <__aeabi_fmul+0x15e>
 800103c:	ea93 0f0c 	teq	r3, ip
 8001040:	f47f af70 	bne.w	8000f24 <__aeabi_fmul+0x14c>
 8001044:	4608      	mov	r0, r1
 8001046:	e776      	b.n	8000f36 <__aeabi_fmul+0x15e>
 8001048:	ea93 0f0c 	teq	r3, ip
 800104c:	d104      	bne.n	8001058 <__aeabi_fdiv+0x118>
 800104e:	024b      	lsls	r3, r1, #9
 8001050:	f43f af4c 	beq.w	8000eec <__aeabi_fmul+0x114>
 8001054:	4608      	mov	r0, r1
 8001056:	e76e      	b.n	8000f36 <__aeabi_fmul+0x15e>
 8001058:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 800105c:	bf18      	it	ne
 800105e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8001062:	d1ca      	bne.n	8000ffa <__aeabi_fdiv+0xba>
 8001064:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8001068:	f47f af5c 	bne.w	8000f24 <__aeabi_fmul+0x14c>
 800106c:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8001070:	f47f af3c 	bne.w	8000eec <__aeabi_fmul+0x114>
 8001074:	e75f      	b.n	8000f36 <__aeabi_fmul+0x15e>
 8001076:	bf00      	nop

08001078 <__aeabi_f2iz>:
 8001078:	ea4f 0240 	mov.w	r2, r0, lsl #1
 800107c:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8001080:	d30f      	bcc.n	80010a2 <__aeabi_f2iz+0x2a>
 8001082:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8001086:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800108a:	d90d      	bls.n	80010a8 <__aeabi_f2iz+0x30>
 800108c:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001090:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001094:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8001098:	fa23 f002 	lsr.w	r0, r3, r2
 800109c:	bf18      	it	ne
 800109e:	4240      	negne	r0, r0
 80010a0:	4770      	bx	lr
 80010a2:	f04f 0000 	mov.w	r0, #0
 80010a6:	4770      	bx	lr
 80010a8:	f112 0f61 	cmn.w	r2, #97	; 0x61
 80010ac:	d101      	bne.n	80010b2 <__aeabi_f2iz+0x3a>
 80010ae:	0242      	lsls	r2, r0, #9
 80010b0:	d105      	bne.n	80010be <__aeabi_f2iz+0x46>
 80010b2:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 80010b6:	bf08      	it	eq
 80010b8:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 80010bc:	4770      	bx	lr
 80010be:	f04f 0000 	mov.w	r0, #0
 80010c2:	4770      	bx	lr

080010c4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80010c4:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80010c6:	e003      	b.n	80010d0 <LoopCopyDataInit>

080010c8 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80010c8:	4b0b      	ldr	r3, [pc, #44]	; (80010f8 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 80010ca:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80010cc:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80010ce:	3104      	adds	r1, #4

080010d0 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80010d0:	480a      	ldr	r0, [pc, #40]	; (80010fc <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 80010d2:	4b0b      	ldr	r3, [pc, #44]	; (8001100 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 80010d4:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80010d6:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80010d8:	d3f6      	bcc.n	80010c8 <CopyDataInit>
  ldr r2, =_sbss
 80010da:	4a0a      	ldr	r2, [pc, #40]	; (8001104 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 80010dc:	e002      	b.n	80010e4 <LoopFillZerobss>

080010de <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80010de:	2300      	movs	r3, #0
  str r3, [r2], #4
 80010e0:	f842 3b04 	str.w	r3, [r2], #4

080010e4 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80010e4:	4b08      	ldr	r3, [pc, #32]	; (8001108 <LoopFillZerobss+0x24>)
  cmp r2, r3
 80010e6:	429a      	cmp	r2, r3
  bcc FillZerobss
 80010e8:	d3f9      	bcc.n	80010de <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80010ea:	f004 fd47 	bl	8005b7c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80010ee:	f004 ff55 	bl	8005f9c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80010f2:	f004 fac1 	bl	8005678 <main>
  bx lr
 80010f6:	4770      	bx	lr
  ldr r3, =_sidata
 80010f8:	080065f0 	.word	0x080065f0
  ldr r0, =_sdata
 80010fc:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8001100:	2000015c 	.word	0x2000015c
  ldr r2, =_sbss
 8001104:	2000015c 	.word	0x2000015c
  ldr r3, = _ebss
 8001108:	20003758 	.word	0x20003758

0800110c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800110c:	e7fe      	b.n	800110c <ADC1_2_IRQHandler>

0800110e <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800110e:	b510      	push	{r4, lr}
 8001110:	4604      	mov	r4, r0
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8001112:	f001 fe83 	bl	8002e1c <HAL_RCC_GetHCLKFreq>
 8001116:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800111a:	fbb0 f0f3 	udiv	r0, r0, r3
 800111e:	f000 f889 	bl	8001234 <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0);
 8001122:	2200      	movs	r2, #0
 8001124:	4621      	mov	r1, r4
 8001126:	f04f 30ff 	mov.w	r0, #4294967295
 800112a:	f000 f843 	bl	80011b4 <HAL_NVIC_SetPriority>

   /* Return function status */
  return HAL_OK;
}
 800112e:	2000      	movs	r0, #0
 8001130:	bd10      	pop	{r4, pc}
	...

08001134 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001134:	4a07      	ldr	r2, [pc, #28]	; (8001154 <HAL_Init+0x20>)
{
 8001136:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001138:	6813      	ldr	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800113a:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800113c:	f043 0310 	orr.w	r3, r3, #16
 8001140:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001142:	f000 f825 	bl	8001190 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8001146:	200f      	movs	r0, #15
 8001148:	f7ff ffe1 	bl	800110e <HAL_InitTick>
  HAL_MspInit();
 800114c:	f004 fca6 	bl	8005a9c <HAL_MspInit>
}
 8001150:	2000      	movs	r0, #0
 8001152:	bd08      	pop	{r3, pc}
 8001154:	40022000 	.word	0x40022000

08001158 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 8001158:	4a02      	ldr	r2, [pc, #8]	; (8001164 <HAL_IncTick+0xc>)
 800115a:	6813      	ldr	r3, [r2, #0]
 800115c:	3301      	adds	r3, #1
 800115e:	6013      	str	r3, [r2, #0]
 8001160:	4770      	bx	lr
 8001162:	bf00      	nop
 8001164:	20000178 	.word	0x20000178

08001168 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8001168:	4b01      	ldr	r3, [pc, #4]	; (8001170 <HAL_GetTick+0x8>)
 800116a:	6818      	ldr	r0, [r3, #0]
}
 800116c:	4770      	bx	lr
 800116e:	bf00      	nop
 8001170:	20000178 	.word	0x20000178

08001174 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay: specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 8001174:	b513      	push	{r0, r1, r4, lr}
 8001176:	9001      	str	r0, [sp, #4]
  uint32_t tickstart = 0;
  tickstart = HAL_GetTick();
 8001178:	f7ff fff6 	bl	8001168 <HAL_GetTick>
 800117c:	4604      	mov	r4, r0
  while((HAL_GetTick() - tickstart) < Delay)
 800117e:	f7ff fff3 	bl	8001168 <HAL_GetTick>
 8001182:	9b01      	ldr	r3, [sp, #4]
 8001184:	1b00      	subs	r0, r0, r4
 8001186:	4298      	cmp	r0, r3
 8001188:	d3f9      	bcc.n	800117e <HAL_Delay+0xa>
  {
  }
}
 800118a:	b002      	add	sp, #8
 800118c:	bd10      	pop	{r4, pc}
	...

08001190 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001190:	4a07      	ldr	r2, [pc, #28]	; (80011b0 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8001192:	0200      	lsls	r0, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001194:	68d3      	ldr	r3, [r2, #12]
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8001196:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800119a:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800119e:	041b      	lsls	r3, r3, #16
 80011a0:	0c1b      	lsrs	r3, r3, #16
 80011a2:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80011a6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 80011aa:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 80011ac:	60d3      	str	r3, [r2, #12]
 80011ae:	4770      	bx	lr
 80011b0:	e000ed00 	.word	0xe000ed00

080011b4 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80011b4:	4b17      	ldr	r3, [pc, #92]	; (8001214 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80011b6:	b530      	push	{r4, r5, lr}
 80011b8:	68dc      	ldr	r4, [r3, #12]
 80011ba:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80011be:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80011c2:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80011c4:	2b04      	cmp	r3, #4
 80011c6:	bf28      	it	cs
 80011c8:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80011ca:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011cc:	f04f 0501 	mov.w	r5, #1
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80011d0:	bf98      	it	ls
 80011d2:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011d4:	fa05 f303 	lsl.w	r3, r5, r3
 80011d8:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80011dc:	bf88      	it	hi
 80011de:	3c03      	subhi	r4, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011e0:	4019      	ands	r1, r3
 80011e2:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80011e4:	fa05 f404 	lsl.w	r4, r5, r4
 80011e8:	3c01      	subs	r4, #1
 80011ea:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 80011ec:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011ee:	ea42 0201 	orr.w	r2, r2, r1
 80011f2:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011f6:	bfaf      	iteee	ge
 80011f8:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011fc:	4b06      	ldrlt	r3, [pc, #24]	; (8001218 <HAL_NVIC_SetPriority+0x64>)
 80011fe:	f000 000f 	andlt.w	r0, r0, #15
 8001202:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001204:	bfa5      	ittet	ge
 8001206:	b2d2      	uxtbge	r2, r2
 8001208:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800120c:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800120e:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 8001212:	bd30      	pop	{r4, r5, pc}
 8001214:	e000ed00 	.word	0xe000ed00
 8001218:	e000ed14 	.word	0xe000ed14

0800121c <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 800121c:	2301      	movs	r3, #1
 800121e:	0942      	lsrs	r2, r0, #5
 8001220:	f000 001f 	and.w	r0, r0, #31
 8001224:	fa03 f000 	lsl.w	r0, r3, r0
 8001228:	4b01      	ldr	r3, [pc, #4]	; (8001230 <HAL_NVIC_EnableIRQ+0x14>)
 800122a:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800122e:	4770      	bx	lr
 8001230:	e000e100 	.word	0xe000e100

08001234 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001234:	3801      	subs	r0, #1
 8001236:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800123a:	d20a      	bcs.n	8001252 <HAL_SYSTICK_Config+0x1e>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800123c:	21f0      	movs	r1, #240	; 0xf0
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800123e:	4b06      	ldr	r3, [pc, #24]	; (8001258 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001240:	4a06      	ldr	r2, [pc, #24]	; (800125c <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001242:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001244:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001248:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800124a:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800124c:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800124e:	601a      	str	r2, [r3, #0]
 8001250:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8001252:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8001254:	4770      	bx	lr
 8001256:	bf00      	nop
 8001258:	e000e010 	.word	0xe000e010
 800125c:	e000ed00 	.word	0xe000ed00

08001260 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8001260:	4b04      	ldr	r3, [pc, #16]	; (8001274 <HAL_SYSTICK_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8001262:	2804      	cmp	r0, #4
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8001264:	681a      	ldr	r2, [r3, #0]
 8001266:	bf0c      	ite	eq
 8001268:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 800126c:	f022 0204 	bicne.w	r2, r2, #4
 8001270:	601a      	str	r2, [r3, #0]
 8001272:	4770      	bx	lr
 8001274:	e000e010 	.word	0xe000e010

08001278 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001278:	b570      	push	{r4, r5, r6, lr}
  /* Transfer Error Interrupt management ***************************************/
  if(__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma)) != RESET)
 800127a:	6803      	ldr	r3, [r0, #0]
 800127c:	4dc3      	ldr	r5, [pc, #780]	; (800158c <HAL_DMA_IRQHandler+0x314>)
{
 800127e:	4604      	mov	r4, r0
  if(__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma)) != RESET)
 8001280:	42ab      	cmp	r3, r5
 8001282:	f240 80e3 	bls.w	800144c <HAL_DMA_IRQHandler+0x1d4>
 8001286:	4ac2      	ldr	r2, [pc, #776]	; (8001590 <HAL_DMA_IRQHandler+0x318>)
 8001288:	6811      	ldr	r1, [r2, #0]
 800128a:	3208      	adds	r2, #8
 800128c:	4293      	cmp	r3, r2
 800128e:	f000 80d6 	beq.w	800143e <HAL_DMA_IRQHandler+0x1c6>
 8001292:	3214      	adds	r2, #20
 8001294:	4293      	cmp	r3, r2
 8001296:	f000 80d4 	beq.w	8001442 <HAL_DMA_IRQHandler+0x1ca>
 800129a:	3214      	adds	r2, #20
 800129c:	4293      	cmp	r3, r2
 800129e:	f000 80d2 	beq.w	8001446 <HAL_DMA_IRQHandler+0x1ce>
 80012a2:	3214      	adds	r2, #20
 80012a4:	4293      	cmp	r3, r2
 80012a6:	bf14      	ite	ne
 80012a8:	f44f 2200 	movne.w	r2, #524288	; 0x80000
 80012ac:	f44f 4200 	moveq.w	r2, #32768	; 0x8000
 80012b0:	420a      	tst	r2, r1
 80012b2:	d030      	beq.n	8001316 <HAL_DMA_IRQHandler+0x9e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80012b4:	681a      	ldr	r2, [r3, #0]
 80012b6:	0712      	lsls	r2, r2, #28
 80012b8:	d529      	bpl.n	800130e <HAL_DMA_IRQHandler+0x96>
    {
      /* Disable the transfer error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE);
 80012ba:	681a      	ldr	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 80012bc:	42ab      	cmp	r3, r5
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE);
 80012be:	f022 0208 	bic.w	r2, r2, #8
 80012c2:	601a      	str	r2, [r3, #0]
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 80012c4:	f240 813b 	bls.w	800153e <HAL_DMA_IRQHandler+0x2c6>
 80012c8:	4ab2      	ldr	r2, [pc, #712]	; (8001594 <HAL_DMA_IRQHandler+0x31c>)
 80012ca:	4293      	cmp	r3, r2
 80012cc:	f000 8130 	beq.w	8001530 <HAL_DMA_IRQHandler+0x2b8>
 80012d0:	3214      	adds	r2, #20
 80012d2:	4293      	cmp	r3, r2
 80012d4:	f000 812e 	beq.w	8001534 <HAL_DMA_IRQHandler+0x2bc>
 80012d8:	3214      	adds	r2, #20
 80012da:	4293      	cmp	r3, r2
 80012dc:	f000 812c 	beq.w	8001538 <HAL_DMA_IRQHandler+0x2c0>
 80012e0:	3214      	adds	r2, #20
 80012e2:	4293      	cmp	r3, r2
 80012e4:	bf0c      	ite	eq
 80012e6:	f44f 4300 	moveq.w	r3, #32768	; 0x8000
 80012ea:	f44f 2300 	movne.w	r3, #524288	; 0x80000
 80012ee:	4aa8      	ldr	r2, [pc, #672]	; (8001590 <HAL_DMA_IRQHandler+0x318>)
 80012f0:	6053      	str	r3, [r2, #4]
      
      /* Update error code */
      SET_BIT(hdma->ErrorCode, HAL_DMA_ERROR_TE);
 80012f2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80012f4:	f043 0301 	orr.w	r3, r3, #1
 80012f8:	6363      	str	r3, [r4, #52]	; 0x34
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_ERROR;
 80012fa:	2304      	movs	r3, #4
 80012fc:	f884 3021 	strb.w	r3, [r4, #33]	; 0x21
      
      /* Process Unlocked */
      __HAL_UNLOCK(hdma); 
 8001300:	2300      	movs	r3, #0
 8001302:	f884 3020 	strb.w	r3, [r4, #32]
      
      if (hdma->XferErrorCallback != NULL)
 8001306:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001308:	b10b      	cbz	r3, 800130e <HAL_DMA_IRQHandler+0x96>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 800130a:	4620      	mov	r0, r4
 800130c:	4798      	blx	r3
      }
    }
  }

  /* Half Transfer Complete Interrupt management ******************************/
  if(__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma)) != RESET)
 800130e:	6823      	ldr	r3, [r4, #0]
 8001310:	42ab      	cmp	r3, r5
 8001312:	f240 80b8 	bls.w	8001486 <HAL_DMA_IRQHandler+0x20e>
 8001316:	4a9e      	ldr	r2, [pc, #632]	; (8001590 <HAL_DMA_IRQHandler+0x318>)
 8001318:	6811      	ldr	r1, [r2, #0]
 800131a:	3208      	adds	r2, #8
 800131c:	4293      	cmp	r3, r2
 800131e:	f000 8142 	beq.w	80015a6 <HAL_DMA_IRQHandler+0x32e>
 8001322:	3214      	adds	r2, #20
 8001324:	4293      	cmp	r3, r2
 8001326:	f000 8140 	beq.w	80015aa <HAL_DMA_IRQHandler+0x332>
 800132a:	3214      	adds	r2, #20
 800132c:	4293      	cmp	r3, r2
 800132e:	f000 813e 	beq.w	80015ae <HAL_DMA_IRQHandler+0x336>
 8001332:	3214      	adds	r2, #20
 8001334:	4293      	cmp	r3, r2
 8001336:	bf14      	ite	ne
 8001338:	f44f 2280 	movne.w	r2, #262144	; 0x40000
 800133c:	f44f 4280 	moveq.w	r2, #16384	; 0x4000
 8001340:	420a      	tst	r2, r1
 8001342:	f000 81b9 	beq.w	80016b8 <HAL_DMA_IRQHandler+0x440>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001346:	681a      	ldr	r2, [r3, #0]
 8001348:	0756      	lsls	r6, r2, #29
 800134a:	d525      	bpl.n	8001398 <HAL_DMA_IRQHandler+0x120>
    { 
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0)
 800134c:	681a      	ldr	r2, [r3, #0]
 800134e:	0690      	lsls	r0, r2, #26
 8001350:	d403      	bmi.n	800135a <HAL_DMA_IRQHandler+0xe2>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001352:	681a      	ldr	r2, [r3, #0]
 8001354:	f022 0204 	bic.w	r2, r2, #4
 8001358:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800135a:	42ab      	cmp	r3, r5
 800135c:	f240 8141 	bls.w	80015e2 <HAL_DMA_IRQHandler+0x36a>
 8001360:	4a8c      	ldr	r2, [pc, #560]	; (8001594 <HAL_DMA_IRQHandler+0x31c>)
 8001362:	4293      	cmp	r3, r2
 8001364:	f000 8136 	beq.w	80015d4 <HAL_DMA_IRQHandler+0x35c>
 8001368:	3214      	adds	r2, #20
 800136a:	4293      	cmp	r3, r2
 800136c:	f000 8134 	beq.w	80015d8 <HAL_DMA_IRQHandler+0x360>
 8001370:	3214      	adds	r2, #20
 8001372:	4293      	cmp	r3, r2
 8001374:	f000 8132 	beq.w	80015dc <HAL_DMA_IRQHandler+0x364>
 8001378:	3214      	adds	r2, #20
 800137a:	4293      	cmp	r3, r2
 800137c:	bf14      	ite	ne
 800137e:	f44f 2380 	movne.w	r3, #262144	; 0x40000
 8001382:	f44f 4380 	moveq.w	r3, #16384	; 0x4000
 8001386:	4a82      	ldr	r2, [pc, #520]	; (8001590 <HAL_DMA_IRQHandler+0x318>)
 8001388:	6053      	str	r3, [r2, #4]

      /* Change DMA peripheral state */
      hdma->State = HAL_DMA_STATE_READY_HALF;
 800138a:	2311      	movs	r3, #17
 800138c:	f884 3021 	strb.w	r3, [r4, #33]	; 0x21

      if(hdma->XferHalfCpltCallback != NULL)
 8001390:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001392:	b10b      	cbz	r3, 8001398 <HAL_DMA_IRQHandler+0x120>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8001394:	4620      	mov	r0, r4
 8001396:	4798      	blx	r3
      }
    }
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  if(__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma)) != RESET)
 8001398:	6823      	ldr	r3, [r4, #0]
 800139a:	42ab      	cmp	r3, r5
 800139c:	f240 8097 	bls.w	80014ce <HAL_DMA_IRQHandler+0x256>
 80013a0:	4a7b      	ldr	r2, [pc, #492]	; (8001590 <HAL_DMA_IRQHandler+0x318>)
 80013a2:	6811      	ldr	r1, [r2, #0]
 80013a4:	3208      	adds	r2, #8
 80013a6:	4293      	cmp	r3, r2
 80013a8:	f000 8145 	beq.w	8001636 <HAL_DMA_IRQHandler+0x3be>
 80013ac:	3214      	adds	r2, #20
 80013ae:	4293      	cmp	r3, r2
 80013b0:	f000 8143 	beq.w	800163a <HAL_DMA_IRQHandler+0x3c2>
 80013b4:	3214      	adds	r2, #20
 80013b6:	4293      	cmp	r3, r2
 80013b8:	f000 8141 	beq.w	800163e <HAL_DMA_IRQHandler+0x3c6>
 80013bc:	3214      	adds	r2, #20
 80013be:	4293      	cmp	r3, r2
 80013c0:	bf14      	ite	ne
 80013c2:	f44f 3200 	movne.w	r2, #131072	; 0x20000
 80013c6:	f44f 5200 	moveq.w	r2, #8192	; 0x2000
 80013ca:	420a      	tst	r2, r1
 80013cc:	bf14      	ite	ne
 80013ce:	2201      	movne	r2, #1
 80013d0:	2200      	moveq	r2, #0
 80013d2:	2a00      	cmp	r2, #0
 80013d4:	f000 8172 	beq.w	80016bc <HAL_DMA_IRQHandler+0x444>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80013d8:	681a      	ldr	r2, [r3, #0]
 80013da:	0791      	lsls	r1, r2, #30
 80013dc:	f140 816e 	bpl.w	80016bc <HAL_DMA_IRQHandler+0x444>
    {
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0)
 80013e0:	681a      	ldr	r2, [r3, #0]
 80013e2:	0692      	lsls	r2, r2, #26
 80013e4:	d403      	bmi.n	80013ee <HAL_DMA_IRQHandler+0x176>
      {
        /* Disable the transfer complete interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TC);
 80013e6:	681a      	ldr	r2, [r3, #0]
 80013e8:	f022 0202 	bic.w	r2, r2, #2
 80013ec:	601a      	str	r2, [r3, #0]
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80013ee:	42ab      	cmp	r3, r5
 80013f0:	f240 8138 	bls.w	8001664 <HAL_DMA_IRQHandler+0x3ec>
 80013f4:	4a67      	ldr	r2, [pc, #412]	; (8001594 <HAL_DMA_IRQHandler+0x31c>)
 80013f6:	4293      	cmp	r3, r2
 80013f8:	f000 812d 	beq.w	8001656 <HAL_DMA_IRQHandler+0x3de>
 80013fc:	3214      	adds	r2, #20
 80013fe:	4293      	cmp	r3, r2
 8001400:	f000 812b 	beq.w	800165a <HAL_DMA_IRQHandler+0x3e2>
 8001404:	3214      	adds	r2, #20
 8001406:	4293      	cmp	r3, r2
 8001408:	f000 8129 	beq.w	800165e <HAL_DMA_IRQHandler+0x3e6>
 800140c:	3214      	adds	r2, #20
 800140e:	4293      	cmp	r3, r2
 8001410:	bf14      	ite	ne
 8001412:	f44f 3300 	movne.w	r3, #131072	; 0x20000
 8001416:	f44f 5300 	moveq.w	r3, #8192	; 0x2000
 800141a:	4a5d      	ldr	r2, [pc, #372]	; (8001590 <HAL_DMA_IRQHandler+0x318>)
 800141c:	6053      	str	r3, [r2, #4]
    
      /* Update error code */
      SET_BIT(hdma->ErrorCode, HAL_DMA_ERROR_NONE);
 800141e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8001420:	6363      	str	r3, [r4, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001422:	2301      	movs	r3, #1
 8001424:	f884 3021 	strb.w	r3, [r4, #33]	; 0x21
    
      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001428:	2300      	movs	r3, #0
 800142a:	f884 3020 	strb.w	r3, [r4, #32]
    
      if(hdma->XferCpltCallback != NULL)
 800142e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001430:	2b00      	cmp	r3, #0
 8001432:	f000 8143 	beq.w	80016bc <HAL_DMA_IRQHandler+0x444>
      {       
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 8001436:	4620      	mov	r0, r4
      }
    }
  }
}
 8001438:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
        hdma->XferCpltCallback(hdma);
 800143c:	4718      	bx	r3
  if(__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma)) != RESET)
 800143e:	2208      	movs	r2, #8
 8001440:	e736      	b.n	80012b0 <HAL_DMA_IRQHandler+0x38>
 8001442:	2280      	movs	r2, #128	; 0x80
 8001444:	e734      	b.n	80012b0 <HAL_DMA_IRQHandler+0x38>
 8001446:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800144a:	e731      	b.n	80012b0 <HAL_DMA_IRQHandler+0x38>
 800144c:	4a52      	ldr	r2, [pc, #328]	; (8001598 <HAL_DMA_IRQHandler+0x320>)
 800144e:	6811      	ldr	r1, [r2, #0]
 8001450:	3208      	adds	r2, #8
 8001452:	4293      	cmp	r3, r2
 8001454:	d05c      	beq.n	8001510 <HAL_DMA_IRQHandler+0x298>
 8001456:	3214      	adds	r2, #20
 8001458:	4293      	cmp	r3, r2
 800145a:	d05b      	beq.n	8001514 <HAL_DMA_IRQHandler+0x29c>
 800145c:	3214      	adds	r2, #20
 800145e:	4293      	cmp	r3, r2
 8001460:	d05a      	beq.n	8001518 <HAL_DMA_IRQHandler+0x2a0>
 8001462:	3214      	adds	r2, #20
 8001464:	4293      	cmp	r3, r2
 8001466:	d05a      	beq.n	800151e <HAL_DMA_IRQHandler+0x2a6>
 8001468:	3214      	adds	r2, #20
 800146a:	4293      	cmp	r3, r2
 800146c:	d05a      	beq.n	8001524 <HAL_DMA_IRQHandler+0x2ac>
 800146e:	3214      	adds	r2, #20
 8001470:	4293      	cmp	r3, r2
 8001472:	d05a      	beq.n	800152a <HAL_DMA_IRQHandler+0x2b2>
 8001474:	42ab      	cmp	r3, r5
 8001476:	bf14      	ite	ne
 8001478:	f44f 2200 	movne.w	r2, #524288	; 0x80000
 800147c:	f04f 6200 	moveq.w	r2, #134217728	; 0x8000000
 8001480:	420a      	tst	r2, r1
 8001482:	f47f af17 	bne.w	80012b4 <HAL_DMA_IRQHandler+0x3c>
  if(__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma)) != RESET)
 8001486:	4a44      	ldr	r2, [pc, #272]	; (8001598 <HAL_DMA_IRQHandler+0x320>)
 8001488:	6811      	ldr	r1, [r2, #0]
 800148a:	3208      	adds	r2, #8
 800148c:	4293      	cmp	r3, r2
 800148e:	f000 8091 	beq.w	80015b4 <HAL_DMA_IRQHandler+0x33c>
 8001492:	3214      	adds	r2, #20
 8001494:	4293      	cmp	r3, r2
 8001496:	f000 808f 	beq.w	80015b8 <HAL_DMA_IRQHandler+0x340>
 800149a:	3214      	adds	r2, #20
 800149c:	4293      	cmp	r3, r2
 800149e:	f000 808d 	beq.w	80015bc <HAL_DMA_IRQHandler+0x344>
 80014a2:	3214      	adds	r2, #20
 80014a4:	4293      	cmp	r3, r2
 80014a6:	f000 808c 	beq.w	80015c2 <HAL_DMA_IRQHandler+0x34a>
 80014aa:	3214      	adds	r2, #20
 80014ac:	4293      	cmp	r3, r2
 80014ae:	f000 808b 	beq.w	80015c8 <HAL_DMA_IRQHandler+0x350>
 80014b2:	3214      	adds	r2, #20
 80014b4:	4293      	cmp	r3, r2
 80014b6:	f000 808a 	beq.w	80015ce <HAL_DMA_IRQHandler+0x356>
 80014ba:	42ab      	cmp	r3, r5
 80014bc:	bf14      	ite	ne
 80014be:	f44f 2280 	movne.w	r2, #262144	; 0x40000
 80014c2:	f04f 6280 	moveq.w	r2, #67108864	; 0x4000000
 80014c6:	420a      	tst	r2, r1
 80014c8:	f47f af3d 	bne.w	8001346 <HAL_DMA_IRQHandler+0xce>
  if(__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma)) != RESET)
 80014cc:	6823      	ldr	r3, [r4, #0]
 80014ce:	4a32      	ldr	r2, [pc, #200]	; (8001598 <HAL_DMA_IRQHandler+0x320>)
 80014d0:	6811      	ldr	r1, [r2, #0]
 80014d2:	3208      	adds	r2, #8
 80014d4:	4293      	cmp	r3, r2
 80014d6:	f000 80ae 	beq.w	8001636 <HAL_DMA_IRQHandler+0x3be>
 80014da:	3214      	adds	r2, #20
 80014dc:	4293      	cmp	r3, r2
 80014de:	f000 80ac 	beq.w	800163a <HAL_DMA_IRQHandler+0x3c2>
 80014e2:	3214      	adds	r2, #20
 80014e4:	4293      	cmp	r3, r2
 80014e6:	f000 80aa 	beq.w	800163e <HAL_DMA_IRQHandler+0x3c6>
 80014ea:	3214      	adds	r2, #20
 80014ec:	4293      	cmp	r3, r2
 80014ee:	f000 80a9 	beq.w	8001644 <HAL_DMA_IRQHandler+0x3cc>
 80014f2:	3214      	adds	r2, #20
 80014f4:	4293      	cmp	r3, r2
 80014f6:	f000 80a8 	beq.w	800164a <HAL_DMA_IRQHandler+0x3d2>
 80014fa:	3214      	adds	r2, #20
 80014fc:	4293      	cmp	r3, r2
 80014fe:	f000 80a7 	beq.w	8001650 <HAL_DMA_IRQHandler+0x3d8>
 8001502:	42ab      	cmp	r3, r5
 8001504:	bf14      	ite	ne
 8001506:	f44f 3200 	movne.w	r2, #131072	; 0x20000
 800150a:	f04f 7200 	moveq.w	r2, #33554432	; 0x2000000
 800150e:	e75c      	b.n	80013ca <HAL_DMA_IRQHandler+0x152>
  if(__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma)) != RESET)
 8001510:	2208      	movs	r2, #8
 8001512:	e7b5      	b.n	8001480 <HAL_DMA_IRQHandler+0x208>
 8001514:	2280      	movs	r2, #128	; 0x80
 8001516:	e7b3      	b.n	8001480 <HAL_DMA_IRQHandler+0x208>
 8001518:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800151c:	e7b0      	b.n	8001480 <HAL_DMA_IRQHandler+0x208>
 800151e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001522:	e7ad      	b.n	8001480 <HAL_DMA_IRQHandler+0x208>
 8001524:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8001528:	e7aa      	b.n	8001480 <HAL_DMA_IRQHandler+0x208>
 800152a:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 800152e:	e7a7      	b.n	8001480 <HAL_DMA_IRQHandler+0x208>
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8001530:	2308      	movs	r3, #8
 8001532:	e6dc      	b.n	80012ee <HAL_DMA_IRQHandler+0x76>
 8001534:	2380      	movs	r3, #128	; 0x80
 8001536:	e6da      	b.n	80012ee <HAL_DMA_IRQHandler+0x76>
 8001538:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800153c:	e6d7      	b.n	80012ee <HAL_DMA_IRQHandler+0x76>
 800153e:	4a17      	ldr	r2, [pc, #92]	; (800159c <HAL_DMA_IRQHandler+0x324>)
 8001540:	4293      	cmp	r3, r2
 8001542:	d016      	beq.n	8001572 <HAL_DMA_IRQHandler+0x2fa>
 8001544:	3214      	adds	r2, #20
 8001546:	4293      	cmp	r3, r2
 8001548:	d015      	beq.n	8001576 <HAL_DMA_IRQHandler+0x2fe>
 800154a:	3214      	adds	r2, #20
 800154c:	4293      	cmp	r3, r2
 800154e:	d014      	beq.n	800157a <HAL_DMA_IRQHandler+0x302>
 8001550:	3214      	adds	r2, #20
 8001552:	4293      	cmp	r3, r2
 8001554:	d014      	beq.n	8001580 <HAL_DMA_IRQHandler+0x308>
 8001556:	3214      	adds	r2, #20
 8001558:	4293      	cmp	r3, r2
 800155a:	d014      	beq.n	8001586 <HAL_DMA_IRQHandler+0x30e>
 800155c:	3214      	adds	r2, #20
 800155e:	4293      	cmp	r3, r2
 8001560:	d01e      	beq.n	80015a0 <HAL_DMA_IRQHandler+0x328>
 8001562:	42ab      	cmp	r3, r5
 8001564:	bf0c      	ite	eq
 8001566:	f04f 6300 	moveq.w	r3, #134217728	; 0x8000000
 800156a:	f44f 2300 	movne.w	r3, #524288	; 0x80000
 800156e:	4a0a      	ldr	r2, [pc, #40]	; (8001598 <HAL_DMA_IRQHandler+0x320>)
 8001570:	e6be      	b.n	80012f0 <HAL_DMA_IRQHandler+0x78>
 8001572:	2308      	movs	r3, #8
 8001574:	e7fb      	b.n	800156e <HAL_DMA_IRQHandler+0x2f6>
 8001576:	2380      	movs	r3, #128	; 0x80
 8001578:	e7f9      	b.n	800156e <HAL_DMA_IRQHandler+0x2f6>
 800157a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800157e:	e7f6      	b.n	800156e <HAL_DMA_IRQHandler+0x2f6>
 8001580:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001584:	e7f3      	b.n	800156e <HAL_DMA_IRQHandler+0x2f6>
 8001586:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800158a:	e7f0      	b.n	800156e <HAL_DMA_IRQHandler+0x2f6>
 800158c:	40020080 	.word	0x40020080
 8001590:	40020400 	.word	0x40020400
 8001594:	40020408 	.word	0x40020408
 8001598:	40020000 	.word	0x40020000
 800159c:	40020008 	.word	0x40020008
 80015a0:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 80015a4:	e7e3      	b.n	800156e <HAL_DMA_IRQHandler+0x2f6>
  if(__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma)) != RESET)
 80015a6:	2204      	movs	r2, #4
 80015a8:	e6ca      	b.n	8001340 <HAL_DMA_IRQHandler+0xc8>
 80015aa:	2240      	movs	r2, #64	; 0x40
 80015ac:	e6c8      	b.n	8001340 <HAL_DMA_IRQHandler+0xc8>
 80015ae:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80015b2:	e6c5      	b.n	8001340 <HAL_DMA_IRQHandler+0xc8>
 80015b4:	2204      	movs	r2, #4
 80015b6:	e786      	b.n	80014c6 <HAL_DMA_IRQHandler+0x24e>
 80015b8:	2240      	movs	r2, #64	; 0x40
 80015ba:	e784      	b.n	80014c6 <HAL_DMA_IRQHandler+0x24e>
 80015bc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80015c0:	e781      	b.n	80014c6 <HAL_DMA_IRQHandler+0x24e>
 80015c2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80015c6:	e77e      	b.n	80014c6 <HAL_DMA_IRQHandler+0x24e>
 80015c8:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 80015cc:	e77b      	b.n	80014c6 <HAL_DMA_IRQHandler+0x24e>
 80015ce:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 80015d2:	e778      	b.n	80014c6 <HAL_DMA_IRQHandler+0x24e>
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80015d4:	2304      	movs	r3, #4
 80015d6:	e6d6      	b.n	8001386 <HAL_DMA_IRQHandler+0x10e>
 80015d8:	2340      	movs	r3, #64	; 0x40
 80015da:	e6d4      	b.n	8001386 <HAL_DMA_IRQHandler+0x10e>
 80015dc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80015e0:	e6d1      	b.n	8001386 <HAL_DMA_IRQHandler+0x10e>
 80015e2:	4a37      	ldr	r2, [pc, #220]	; (80016c0 <HAL_DMA_IRQHandler+0x448>)
 80015e4:	4293      	cmp	r3, r2
 80015e6:	d016      	beq.n	8001616 <HAL_DMA_IRQHandler+0x39e>
 80015e8:	3214      	adds	r2, #20
 80015ea:	4293      	cmp	r3, r2
 80015ec:	d015      	beq.n	800161a <HAL_DMA_IRQHandler+0x3a2>
 80015ee:	3214      	adds	r2, #20
 80015f0:	4293      	cmp	r3, r2
 80015f2:	d014      	beq.n	800161e <HAL_DMA_IRQHandler+0x3a6>
 80015f4:	3214      	adds	r2, #20
 80015f6:	4293      	cmp	r3, r2
 80015f8:	d014      	beq.n	8001624 <HAL_DMA_IRQHandler+0x3ac>
 80015fa:	3214      	adds	r2, #20
 80015fc:	4293      	cmp	r3, r2
 80015fe:	d014      	beq.n	800162a <HAL_DMA_IRQHandler+0x3b2>
 8001600:	3214      	adds	r2, #20
 8001602:	4293      	cmp	r3, r2
 8001604:	d014      	beq.n	8001630 <HAL_DMA_IRQHandler+0x3b8>
 8001606:	42ab      	cmp	r3, r5
 8001608:	bf14      	ite	ne
 800160a:	f44f 2380 	movne.w	r3, #262144	; 0x40000
 800160e:	f04f 6380 	moveq.w	r3, #67108864	; 0x4000000
 8001612:	4a2c      	ldr	r2, [pc, #176]	; (80016c4 <HAL_DMA_IRQHandler+0x44c>)
 8001614:	e6b8      	b.n	8001388 <HAL_DMA_IRQHandler+0x110>
 8001616:	2304      	movs	r3, #4
 8001618:	e7fb      	b.n	8001612 <HAL_DMA_IRQHandler+0x39a>
 800161a:	2340      	movs	r3, #64	; 0x40
 800161c:	e7f9      	b.n	8001612 <HAL_DMA_IRQHandler+0x39a>
 800161e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001622:	e7f6      	b.n	8001612 <HAL_DMA_IRQHandler+0x39a>
 8001624:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001628:	e7f3      	b.n	8001612 <HAL_DMA_IRQHandler+0x39a>
 800162a:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800162e:	e7f0      	b.n	8001612 <HAL_DMA_IRQHandler+0x39a>
 8001630:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001634:	e7ed      	b.n	8001612 <HAL_DMA_IRQHandler+0x39a>
  if(__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma)) != RESET)
 8001636:	2202      	movs	r2, #2
 8001638:	e6c7      	b.n	80013ca <HAL_DMA_IRQHandler+0x152>
 800163a:	2220      	movs	r2, #32
 800163c:	e6c5      	b.n	80013ca <HAL_DMA_IRQHandler+0x152>
 800163e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001642:	e6c2      	b.n	80013ca <HAL_DMA_IRQHandler+0x152>
 8001644:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001648:	e6bf      	b.n	80013ca <HAL_DMA_IRQHandler+0x152>
 800164a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800164e:	e6bc      	b.n	80013ca <HAL_DMA_IRQHandler+0x152>
 8001650:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8001654:	e6b9      	b.n	80013ca <HAL_DMA_IRQHandler+0x152>
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8001656:	2302      	movs	r3, #2
 8001658:	e6df      	b.n	800141a <HAL_DMA_IRQHandler+0x1a2>
 800165a:	2320      	movs	r3, #32
 800165c:	e6dd      	b.n	800141a <HAL_DMA_IRQHandler+0x1a2>
 800165e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001662:	e6da      	b.n	800141a <HAL_DMA_IRQHandler+0x1a2>
 8001664:	4a16      	ldr	r2, [pc, #88]	; (80016c0 <HAL_DMA_IRQHandler+0x448>)
 8001666:	4293      	cmp	r3, r2
 8001668:	d016      	beq.n	8001698 <HAL_DMA_IRQHandler+0x420>
 800166a:	3214      	adds	r2, #20
 800166c:	4293      	cmp	r3, r2
 800166e:	d015      	beq.n	800169c <HAL_DMA_IRQHandler+0x424>
 8001670:	3214      	adds	r2, #20
 8001672:	4293      	cmp	r3, r2
 8001674:	d014      	beq.n	80016a0 <HAL_DMA_IRQHandler+0x428>
 8001676:	3214      	adds	r2, #20
 8001678:	4293      	cmp	r3, r2
 800167a:	d014      	beq.n	80016a6 <HAL_DMA_IRQHandler+0x42e>
 800167c:	3214      	adds	r2, #20
 800167e:	4293      	cmp	r3, r2
 8001680:	d014      	beq.n	80016ac <HAL_DMA_IRQHandler+0x434>
 8001682:	3214      	adds	r2, #20
 8001684:	4293      	cmp	r3, r2
 8001686:	d014      	beq.n	80016b2 <HAL_DMA_IRQHandler+0x43a>
 8001688:	42ab      	cmp	r3, r5
 800168a:	bf14      	ite	ne
 800168c:	f44f 3300 	movne.w	r3, #131072	; 0x20000
 8001690:	f04f 7300 	moveq.w	r3, #33554432	; 0x2000000
 8001694:	4a0b      	ldr	r2, [pc, #44]	; (80016c4 <HAL_DMA_IRQHandler+0x44c>)
 8001696:	e6c1      	b.n	800141c <HAL_DMA_IRQHandler+0x1a4>
 8001698:	2302      	movs	r3, #2
 800169a:	e7fb      	b.n	8001694 <HAL_DMA_IRQHandler+0x41c>
 800169c:	2320      	movs	r3, #32
 800169e:	e7f9      	b.n	8001694 <HAL_DMA_IRQHandler+0x41c>
 80016a0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80016a4:	e7f6      	b.n	8001694 <HAL_DMA_IRQHandler+0x41c>
 80016a6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80016aa:	e7f3      	b.n	8001694 <HAL_DMA_IRQHandler+0x41c>
 80016ac:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80016b0:	e7f0      	b.n	8001694 <HAL_DMA_IRQHandler+0x41c>
 80016b2:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80016b6:	e7ed      	b.n	8001694 <HAL_DMA_IRQHandler+0x41c>
  if(__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma)) != RESET)
 80016b8:	6823      	ldr	r3, [r4, #0]
 80016ba:	e671      	b.n	80013a0 <HAL_DMA_IRQHandler+0x128>
 80016bc:	bd70      	pop	{r4, r5, r6, pc}
 80016be:	bf00      	nop
 80016c0:	40020008 	.word	0x40020008
 80016c4:	40020000 	.word	0x40020000

080016c8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80016c8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position;
  uint32_t ioposition = 0x00;
  uint32_t iocurrent = 0x00;
  uint32_t temp = 0x00;
  uint32_t config = 0x00;
 80016cc:	2200      	movs	r2, #0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 80016ce:	4616      	mov	r6, r2
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80016d0:	4f6c      	ldr	r7, [pc, #432]	; (8001884 <HAL_GPIO_Init+0x1bc>)
 80016d2:	4b6d      	ldr	r3, [pc, #436]	; (8001888 <HAL_GPIO_Init+0x1c0>)
        temp = AFIO->EXTICR[position >> 2];
        CLEAR_BIT(temp, ((uint32_t)0x0F) << (4 * (position & 0x03)));
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80016d4:	f8df e1b8 	ldr.w	lr, [pc, #440]	; 8001890 <HAL_GPIO_Init+0x1c8>
      switch (GPIO_Init->Mode)
 80016d8:	f8df c1b8 	ldr.w	ip, [pc, #440]	; 8001894 <HAL_GPIO_Init+0x1cc>
    ioposition = ((uint32_t)0x01) << position;
 80016dc:	f04f 0801 	mov.w	r8, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80016e0:	680c      	ldr	r4, [r1, #0]
    ioposition = ((uint32_t)0x01) << position;
 80016e2:	fa08 f806 	lsl.w	r8, r8, r6
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80016e6:	ea08 0404 	and.w	r4, r8, r4
    if (iocurrent == ioposition)
 80016ea:	45a0      	cmp	r8, r4
 80016ec:	f040 8085 	bne.w	80017fa <HAL_GPIO_Init+0x132>
      switch (GPIO_Init->Mode)
 80016f0:	684d      	ldr	r5, [r1, #4]
 80016f2:	2d12      	cmp	r5, #18
 80016f4:	f000 80b7 	beq.w	8001866 <HAL_GPIO_Init+0x19e>
 80016f8:	f200 808d 	bhi.w	8001816 <HAL_GPIO_Init+0x14e>
 80016fc:	2d02      	cmp	r5, #2
 80016fe:	f000 80af 	beq.w	8001860 <HAL_GPIO_Init+0x198>
 8001702:	f200 8081 	bhi.w	8001808 <HAL_GPIO_Init+0x140>
 8001706:	2d00      	cmp	r5, #0
 8001708:	f000 8091 	beq.w	800182e <HAL_GPIO_Init+0x166>
 800170c:	2d01      	cmp	r5, #1
 800170e:	f000 80a5 	beq.w	800185c <HAL_GPIO_Init+0x194>
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset ), (config << registeroffset));
 8001712:	f04f 090f 	mov.w	r9, #15
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001716:	2cff      	cmp	r4, #255	; 0xff
 8001718:	bf93      	iteet	ls
 800171a:	4682      	movls	sl, r0
 800171c:	f106 4580 	addhi.w	r5, r6, #1073741824	; 0x40000000
 8001720:	3d08      	subhi	r5, #8
 8001722:	f8d0 b000 	ldrls.w	fp, [r0]
 8001726:	bf92      	itee	ls
 8001728:	00b5      	lslls	r5, r6, #2
 800172a:	f8d0 b004 	ldrhi.w	fp, [r0, #4]
 800172e:	00ad      	lslhi	r5, r5, #2
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset ), (config << registeroffset));
 8001730:	fa09 f805 	lsl.w	r8, r9, r5
 8001734:	ea2b 0808 	bic.w	r8, fp, r8
 8001738:	fa02 f505 	lsl.w	r5, r2, r5
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800173c:	bf88      	it	hi
 800173e:	f100 0a04 	addhi.w	sl, r0, #4
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset ), (config << registeroffset));
 8001742:	ea48 0505 	orr.w	r5, r8, r5
 8001746:	f8ca 5000 	str.w	r5, [sl]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 800174a:	f8d1 a004 	ldr.w	sl, [r1, #4]
 800174e:	f01a 5f80 	tst.w	sl, #268435456	; 0x10000000
 8001752:	d052      	beq.n	80017fa <HAL_GPIO_Init+0x132>
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001754:	69bd      	ldr	r5, [r7, #24]
 8001756:	f026 0803 	bic.w	r8, r6, #3
 800175a:	f045 0501 	orr.w	r5, r5, #1
 800175e:	61bd      	str	r5, [r7, #24]
 8001760:	69bd      	ldr	r5, [r7, #24]
 8001762:	f108 4880 	add.w	r8, r8, #1073741824	; 0x40000000
 8001766:	f005 0501 	and.w	r5, r5, #1
 800176a:	9501      	str	r5, [sp, #4]
 800176c:	f508 3880 	add.w	r8, r8, #65536	; 0x10000
        CLEAR_BIT(temp, ((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001770:	f006 0b03 	and.w	fp, r6, #3
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001774:	9d01      	ldr	r5, [sp, #4]
        CLEAR_BIT(temp, ((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001776:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
        temp = AFIO->EXTICR[position >> 2];
 800177a:	f8d8 5008 	ldr.w	r5, [r8, #8]
        CLEAR_BIT(temp, ((uint32_t)0x0F) << (4 * (position & 0x03)));
 800177e:	fa09 f90b 	lsl.w	r9, r9, fp
 8001782:	ea25 0909 	bic.w	r9, r5, r9
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001786:	4d41      	ldr	r5, [pc, #260]	; (800188c <HAL_GPIO_Init+0x1c4>)
 8001788:	42a8      	cmp	r0, r5
 800178a:	d071      	beq.n	8001870 <HAL_GPIO_Init+0x1a8>
 800178c:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001790:	42a8      	cmp	r0, r5
 8001792:	d06f      	beq.n	8001874 <HAL_GPIO_Init+0x1ac>
 8001794:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001798:	42a8      	cmp	r0, r5
 800179a:	d06d      	beq.n	8001878 <HAL_GPIO_Init+0x1b0>
 800179c:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80017a0:	42a8      	cmp	r0, r5
 80017a2:	d06b      	beq.n	800187c <HAL_GPIO_Init+0x1b4>
 80017a4:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80017a8:	42a8      	cmp	r0, r5
 80017aa:	d069      	beq.n	8001880 <HAL_GPIO_Init+0x1b8>
 80017ac:	4570      	cmp	r0, lr
 80017ae:	bf0c      	ite	eq
 80017b0:	2505      	moveq	r5, #5
 80017b2:	2506      	movne	r5, #6
 80017b4:	fa05 f50b 	lsl.w	r5, r5, fp
 80017b8:	ea45 0509 	orr.w	r5, r5, r9
        AFIO->EXTICR[position >> 2] = temp;
 80017bc:	f8c8 5008 	str.w	r5, [r8, #8]
        

        /* Configure the interrupt mask */
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
        {
          SET_BIT(EXTI->IMR, iocurrent); 
 80017c0:	681d      	ldr	r5, [r3, #0]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80017c2:	f41a 3f80 	tst.w	sl, #65536	; 0x10000
          SET_BIT(EXTI->IMR, iocurrent); 
 80017c6:	bf14      	ite	ne
 80017c8:	4325      	orrne	r5, r4
        } 
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent); 
 80017ca:	43a5      	biceq	r5, r4
 80017cc:	601d      	str	r5, [r3, #0]
        } 
        
        /* Configure the event mask */
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
        {
          SET_BIT(EXTI->EMR, iocurrent); 
 80017ce:	685d      	ldr	r5, [r3, #4]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80017d0:	f41a 3f00 	tst.w	sl, #131072	; 0x20000
          SET_BIT(EXTI->EMR, iocurrent); 
 80017d4:	bf14      	ite	ne
 80017d6:	4325      	orrne	r5, r4
        } 
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent); 
 80017d8:	43a5      	biceq	r5, r4
 80017da:	605d      	str	r5, [r3, #4]
        }
        
        /* Enable or disable the rising trigger */
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
        {
          SET_BIT(EXTI->RTSR, iocurrent); 
 80017dc:	689d      	ldr	r5, [r3, #8]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80017de:	f41a 1f80 	tst.w	sl, #1048576	; 0x100000
          SET_BIT(EXTI->RTSR, iocurrent); 
 80017e2:	bf14      	ite	ne
 80017e4:	4325      	orrne	r5, r4
        } 
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent); 
 80017e6:	43a5      	biceq	r5, r4
 80017e8:	609d      	str	r5, [r3, #8]
        }
        
        /* Enable or disable the falling trigger */
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
        {
          SET_BIT(EXTI->FTSR, iocurrent); 
 80017ea:	68dd      	ldr	r5, [r3, #12]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80017ec:	f41a 1f00 	tst.w	sl, #2097152	; 0x200000
          SET_BIT(EXTI->FTSR, iocurrent); 
 80017f0:	bf14      	ite	ne
 80017f2:	432c      	orrne	r4, r5
        } 
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent); 
 80017f4:	ea25 0404 	biceq.w	r4, r5, r4
 80017f8:	60dc      	str	r4, [r3, #12]
  for (position = 0; position < GPIO_NUMBER; position++)
 80017fa:	3601      	adds	r6, #1
 80017fc:	2e10      	cmp	r6, #16
 80017fe:	f47f af6d 	bne.w	80016dc <HAL_GPIO_Init+0x14>
        }
      }
    }
  }
}
 8001802:	b003      	add	sp, #12
 8001804:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      switch (GPIO_Init->Mode)
 8001808:	2d03      	cmp	r5, #3
 800180a:	d025      	beq.n	8001858 <HAL_GPIO_Init+0x190>
 800180c:	2d11      	cmp	r5, #17
 800180e:	d180      	bne.n	8001712 <HAL_GPIO_Init+0x4a>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001810:	68ca      	ldr	r2, [r1, #12]
 8001812:	3204      	adds	r2, #4
          break;
 8001814:	e77d      	b.n	8001712 <HAL_GPIO_Init+0x4a>
      switch (GPIO_Init->Mode)
 8001816:	4565      	cmp	r5, ip
 8001818:	d009      	beq.n	800182e <HAL_GPIO_Init+0x166>
 800181a:	d812      	bhi.n	8001842 <HAL_GPIO_Init+0x17a>
 800181c:	f8df 9078 	ldr.w	r9, [pc, #120]	; 8001898 <HAL_GPIO_Init+0x1d0>
 8001820:	454d      	cmp	r5, r9
 8001822:	d004      	beq.n	800182e <HAL_GPIO_Init+0x166>
 8001824:	f509 3980 	add.w	r9, r9, #65536	; 0x10000
 8001828:	454d      	cmp	r5, r9
 800182a:	f47f af72 	bne.w	8001712 <HAL_GPIO_Init+0x4a>
          if(GPIO_Init->Pull == GPIO_NOPULL)
 800182e:	688a      	ldr	r2, [r1, #8]
 8001830:	b1e2      	cbz	r2, 800186c <HAL_GPIO_Init+0x1a4>
          else if(GPIO_Init->Pull == GPIO_PULLUP)
 8001832:	2a01      	cmp	r2, #1
            GPIOx->BSRR = ioposition;
 8001834:	bf0c      	ite	eq
 8001836:	f8c0 8010 	streq.w	r8, [r0, #16]
            GPIOx->BRR = ioposition;
 800183a:	f8c0 8014 	strne.w	r8, [r0, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800183e:	2208      	movs	r2, #8
 8001840:	e767      	b.n	8001712 <HAL_GPIO_Init+0x4a>
      switch (GPIO_Init->Mode)
 8001842:	f8df 9058 	ldr.w	r9, [pc, #88]	; 800189c <HAL_GPIO_Init+0x1d4>
 8001846:	454d      	cmp	r5, r9
 8001848:	d0f1      	beq.n	800182e <HAL_GPIO_Init+0x166>
 800184a:	f509 3980 	add.w	r9, r9, #65536	; 0x10000
 800184e:	454d      	cmp	r5, r9
 8001850:	d0ed      	beq.n	800182e <HAL_GPIO_Init+0x166>
 8001852:	f5a9 1980 	sub.w	r9, r9, #1048576	; 0x100000
 8001856:	e7e7      	b.n	8001828 <HAL_GPIO_Init+0x160>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001858:	2200      	movs	r2, #0
 800185a:	e75a      	b.n	8001712 <HAL_GPIO_Init+0x4a>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800185c:	68ca      	ldr	r2, [r1, #12]
          break;
 800185e:	e758      	b.n	8001712 <HAL_GPIO_Init+0x4a>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001860:	68ca      	ldr	r2, [r1, #12]
 8001862:	3208      	adds	r2, #8
          break;
 8001864:	e755      	b.n	8001712 <HAL_GPIO_Init+0x4a>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001866:	68ca      	ldr	r2, [r1, #12]
 8001868:	320c      	adds	r2, #12
          break;
 800186a:	e752      	b.n	8001712 <HAL_GPIO_Init+0x4a>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800186c:	2204      	movs	r2, #4
 800186e:	e750      	b.n	8001712 <HAL_GPIO_Init+0x4a>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001870:	2500      	movs	r5, #0
 8001872:	e79f      	b.n	80017b4 <HAL_GPIO_Init+0xec>
 8001874:	2501      	movs	r5, #1
 8001876:	e79d      	b.n	80017b4 <HAL_GPIO_Init+0xec>
 8001878:	2502      	movs	r5, #2
 800187a:	e79b      	b.n	80017b4 <HAL_GPIO_Init+0xec>
 800187c:	2503      	movs	r5, #3
 800187e:	e799      	b.n	80017b4 <HAL_GPIO_Init+0xec>
 8001880:	2504      	movs	r5, #4
 8001882:	e797      	b.n	80017b4 <HAL_GPIO_Init+0xec>
 8001884:	40021000 	.word	0x40021000
 8001888:	40010400 	.word	0x40010400
 800188c:	40010800 	.word	0x40010800
 8001890:	40011c00 	.word	0x40011c00
 8001894:	10210000 	.word	0x10210000
 8001898:	10110000 	.word	0x10110000
 800189c:	10310000 	.word	0x10310000

080018a0 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80018a0:	b10a      	cbz	r2, 80018a6 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80018a2:	6101      	str	r1, [r0, #16]
 80018a4:	4770      	bx	lr
 80018a6:	0409      	lsls	r1, r1, #16
 80018a8:	e7fb      	b.n	80018a2 <HAL_GPIO_WritePin+0x2>

080018aa <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 80018aa:	68c3      	ldr	r3, [r0, #12]
 80018ac:	4059      	eors	r1, r3
 80018ae:	60c1      	str	r1, [r0, #12]
 80018b0:	4770      	bx	lr

080018b2 <I2C_IsAcknowledgeFailed>:
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80018b2:	6802      	ldr	r2, [r0, #0]
 80018b4:	6953      	ldr	r3, [r2, #20]
 80018b6:	f413 6380 	ands.w	r3, r3, #1024	; 0x400
 80018ba:	d00d      	beq.n	80018d8 <I2C_IsAcknowledgeFailed+0x26>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80018bc:	6953      	ldr	r3, [r2, #20]
 80018be:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80018c2:	6153      	str	r3, [r2, #20]

    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 80018c4:	2304      	movs	r3, #4
 80018c6:	6383      	str	r3, [r0, #56]	; 0x38
    hi2c->State= HAL_I2C_STATE_READY;
 80018c8:	2320      	movs	r3, #32
 80018ca:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80018ce:	2300      	movs	r3, #0
 80018d0:	f880 3034 	strb.w	r3, [r0, #52]	; 0x34

    return HAL_ERROR;
 80018d4:	2001      	movs	r0, #1
 80018d6:	4770      	bx	lr
  }
  return HAL_OK;
 80018d8:	4618      	mov	r0, r3
}
 80018da:	4770      	bx	lr

080018dc <I2C_WaitOnFlagUntilTimeout>:
{
 80018dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80018e0:	460c      	mov	r4, r1
 80018e2:	4606      	mov	r6, r0
 80018e4:	4615      	mov	r5, r2
 80018e6:	461f      	mov	r7, r3
  tickstart = HAL_GetTick();
 80018e8:	f7ff fc3e 	bl	8001168 <HAL_GetTick>
 80018ec:	4680      	mov	r8, r0
 80018ee:	0c20      	lsrs	r0, r4, #16
 80018f0:	b2a4      	uxth	r4, r4
  if(Status == RESET)
 80018f2:	b315      	cbz	r5, 800193a <I2C_WaitOnFlagUntilTimeout+0x5e>
    while(__HAL_I2C_GET_FLAG(hi2c, Flag) != RESET)
 80018f4:	b2c5      	uxtb	r5, r0
 80018f6:	e02c      	b.n	8001952 <I2C_WaitOnFlagUntilTimeout+0x76>
      if(Timeout != HAL_MAX_DELAY)
 80018f8:	1c7a      	adds	r2, r7, #1
 80018fa:	d00f      	beq.n	800191c <I2C_WaitOnFlagUntilTimeout+0x40>
        if((Timeout == 0)||((HAL_GetTick() - tickstart ) > Timeout))
 80018fc:	b947      	cbnz	r7, 8001910 <I2C_WaitOnFlagUntilTimeout+0x34>
          hi2c->State= HAL_I2C_STATE_READY;
 80018fe:	2320      	movs	r3, #32
 8001900:	f886 3035 	strb.w	r3, [r6, #53]	; 0x35
          __HAL_UNLOCK(hi2c);
 8001904:	2300      	movs	r3, #0
          return HAL_TIMEOUT;
 8001906:	2003      	movs	r0, #3
          __HAL_UNLOCK(hi2c);
 8001908:	f886 3034 	strb.w	r3, [r6, #52]	; 0x34
          return HAL_TIMEOUT;
 800190c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        if((Timeout == 0)||((HAL_GetTick() - tickstart ) > Timeout))
 8001910:	f7ff fc2a 	bl	8001168 <HAL_GetTick>
 8001914:	eba0 0008 	sub.w	r0, r0, r8
 8001918:	4287      	cmp	r7, r0
 800191a:	d3f0      	bcc.n	80018fe <I2C_WaitOnFlagUntilTimeout+0x22>
 800191c:	6833      	ldr	r3, [r6, #0]
    while(__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800191e:	2d01      	cmp	r5, #1
 8001920:	bf0c      	ite	eq
 8001922:	695b      	ldreq	r3, [r3, #20]
 8001924:	699b      	ldrne	r3, [r3, #24]
 8001926:	ea34 0303 	bics.w	r3, r4, r3
 800192a:	bf14      	ite	ne
 800192c:	2301      	movne	r3, #1
 800192e:	2300      	moveq	r3, #0
 8001930:	2b00      	cmp	r3, #0
 8001932:	d1e1      	bne.n	80018f8 <I2C_WaitOnFlagUntilTimeout+0x1c>
  return HAL_OK;
 8001934:	2000      	movs	r0, #0
 8001936:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    while(__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800193a:	b2c5      	uxtb	r5, r0
 800193c:	e7ee      	b.n	800191c <I2C_WaitOnFlagUntilTimeout+0x40>
      if(Timeout != HAL_MAX_DELAY)
 800193e:	1c7b      	adds	r3, r7, #1
 8001940:	d007      	beq.n	8001952 <I2C_WaitOnFlagUntilTimeout+0x76>
        if((Timeout == 0)||((HAL_GetTick() - tickstart ) > Timeout))
 8001942:	2f00      	cmp	r7, #0
 8001944:	d0db      	beq.n	80018fe <I2C_WaitOnFlagUntilTimeout+0x22>
 8001946:	f7ff fc0f 	bl	8001168 <HAL_GetTick>
 800194a:	eba0 0008 	sub.w	r0, r0, r8
 800194e:	4287      	cmp	r7, r0
 8001950:	d3d5      	bcc.n	80018fe <I2C_WaitOnFlagUntilTimeout+0x22>
 8001952:	6833      	ldr	r3, [r6, #0]
    while(__HAL_I2C_GET_FLAG(hi2c, Flag) != RESET)
 8001954:	2d01      	cmp	r5, #1
 8001956:	bf0c      	ite	eq
 8001958:	695b      	ldreq	r3, [r3, #20]
 800195a:	699b      	ldrne	r3, [r3, #24]
 800195c:	ea34 0303 	bics.w	r3, r4, r3
 8001960:	bf0c      	ite	eq
 8001962:	2301      	moveq	r3, #1
 8001964:	2300      	movne	r3, #0
 8001966:	2b00      	cmp	r3, #0
 8001968:	d1e9      	bne.n	800193e <I2C_WaitOnFlagUntilTimeout+0x62>
 800196a:	e7e3      	b.n	8001934 <I2C_WaitOnFlagUntilTimeout+0x58>

0800196c <I2C_WaitOnMasterAddressFlagUntilTimeout>:
{
 800196c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001970:	460d      	mov	r5, r1
 8001972:	4604      	mov	r4, r0
 8001974:	4616      	mov	r6, r2
  tickstart = HAL_GetTick();
 8001976:	f7ff fbf7 	bl	8001168 <HAL_GetTick>
 800197a:	4607      	mov	r7, r0
  while(__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800197c:	f3c5 4807 	ubfx	r8, r5, #16, #8
 8001980:	b2ad      	uxth	r5, r5
 8001982:	6823      	ldr	r3, [r4, #0]
 8001984:	f1b8 0f01 	cmp.w	r8, #1
 8001988:	bf0c      	ite	eq
 800198a:	695a      	ldreq	r2, [r3, #20]
 800198c:	699a      	ldrne	r2, [r3, #24]
 800198e:	ea35 0202 	bics.w	r2, r5, r2
 8001992:	bf14      	ite	ne
 8001994:	2001      	movne	r0, #1
 8001996:	2000      	moveq	r0, #0
 8001998:	b908      	cbnz	r0, 800199e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x32>
}
 800199a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800199e:	695a      	ldr	r2, [r3, #20]
 80019a0:	0552      	lsls	r2, r2, #21
 80019a2:	d512      	bpl.n	80019ca <I2C_WaitOnMasterAddressFlagUntilTimeout+0x5e>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80019a4:	681a      	ldr	r2, [r3, #0]
      return HAL_ERROR;
 80019a6:	2001      	movs	r0, #1
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80019a8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80019ac:	601a      	str	r2, [r3, #0]
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80019ae:	695a      	ldr	r2, [r3, #20]
 80019b0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80019b4:	615a      	str	r2, [r3, #20]
      hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 80019b6:	2304      	movs	r3, #4
 80019b8:	63a3      	str	r3, [r4, #56]	; 0x38
      hi2c->State= HAL_I2C_STATE_READY;
 80019ba:	2320      	movs	r3, #32
 80019bc:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
      __HAL_UNLOCK(hi2c);
 80019c0:	2300      	movs	r3, #0
 80019c2:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
      return HAL_ERROR;
 80019c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if(Timeout != HAL_MAX_DELAY)
 80019ca:	1c73      	adds	r3, r6, #1
 80019cc:	d0d9      	beq.n	8001982 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x16>
      if((Timeout == 0)||((HAL_GetTick() - tickstart ) > Timeout))
 80019ce:	b946      	cbnz	r6, 80019e2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x76>
        hi2c->State= HAL_I2C_STATE_READY;
 80019d0:	2320      	movs	r3, #32
 80019d2:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        __HAL_UNLOCK(hi2c);
 80019d6:	2300      	movs	r3, #0
        return HAL_TIMEOUT;
 80019d8:	2003      	movs	r0, #3
        __HAL_UNLOCK(hi2c);
 80019da:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        return HAL_TIMEOUT;
 80019de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if((Timeout == 0)||((HAL_GetTick() - tickstart ) > Timeout))
 80019e2:	f7ff fbc1 	bl	8001168 <HAL_GetTick>
 80019e6:	1bc0      	subs	r0, r0, r7
 80019e8:	4286      	cmp	r6, r0
 80019ea:	d2ca      	bcs.n	8001982 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x16>
 80019ec:	e7f0      	b.n	80019d0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x64>

080019ee <I2C_WaitOnTXEFlagUntilTimeout>:
{  
 80019ee:	b570      	push	{r4, r5, r6, lr}
 80019f0:	4604      	mov	r4, r0
 80019f2:	460d      	mov	r5, r1
  uint32_t tickstart = HAL_GetTick();
 80019f4:	f7ff fbb8 	bl	8001168 <HAL_GetTick>
 80019f8:	4606      	mov	r6, r0
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80019fa:	6823      	ldr	r3, [r4, #0]
 80019fc:	695b      	ldr	r3, [r3, #20]
 80019fe:	061b      	lsls	r3, r3, #24
 8001a00:	d501      	bpl.n	8001a06 <I2C_WaitOnTXEFlagUntilTimeout+0x18>
  return HAL_OK;      
 8001a02:	2000      	movs	r0, #0
 8001a04:	bd70      	pop	{r4, r5, r6, pc}
    if(I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8001a06:	4620      	mov	r0, r4
 8001a08:	f7ff ff53 	bl	80018b2 <I2C_IsAcknowledgeFailed>
 8001a0c:	b9a0      	cbnz	r0, 8001a38 <I2C_WaitOnTXEFlagUntilTimeout+0x4a>
    if(Timeout != HAL_MAX_DELAY)
 8001a0e:	1c6a      	adds	r2, r5, #1
 8001a10:	d0f3      	beq.n	80019fa <I2C_WaitOnTXEFlagUntilTimeout+0xc>
      if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 8001a12:	b95d      	cbnz	r5, 8001a2c <I2C_WaitOnTXEFlagUntilTimeout+0x3e>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001a14:	6ba3      	ldr	r3, [r4, #56]	; 0x38
      __HAL_UNLOCK(hi2c);
 8001a16:	2003      	movs	r0, #3
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001a18:	f043 0320 	orr.w	r3, r3, #32
 8001a1c:	63a3      	str	r3, [r4, #56]	; 0x38
      hi2c->State= HAL_I2C_STATE_READY;
 8001a1e:	2320      	movs	r3, #32
 8001a20:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
      __HAL_UNLOCK(hi2c);
 8001a24:	2300      	movs	r3, #0
 8001a26:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
 8001a2a:	bd70      	pop	{r4, r5, r6, pc}
      if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 8001a2c:	f7ff fb9c 	bl	8001168 <HAL_GetTick>
 8001a30:	1b80      	subs	r0, r0, r6
 8001a32:	4285      	cmp	r5, r0
 8001a34:	d2e1      	bcs.n	80019fa <I2C_WaitOnTXEFlagUntilTimeout+0xc>
 8001a36:	e7ed      	b.n	8001a14 <I2C_WaitOnTXEFlagUntilTimeout+0x26>
      return HAL_ERROR;
 8001a38:	2001      	movs	r0, #1
}
 8001a3a:	bd70      	pop	{r4, r5, r6, pc}

08001a3c <I2C_RequestMemoryWrite>:
{
 8001a3c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8001a3e:	4615      	mov	r5, r2
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001a40:	6802      	ldr	r2, [r0, #0]
{
 8001a42:	461f      	mov	r7, r3
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001a44:	6813      	ldr	r3, [r2, #0]
{
 8001a46:	460e      	mov	r6, r1
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001a48:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001a4c:	6013      	str	r3, [r2, #0]
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout) != HAL_OK)
 8001a4e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8001a52:	9b08      	ldr	r3, [sp, #32]
 8001a54:	2200      	movs	r2, #0
{
 8001a56:	4604      	mov	r4, r0
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout) != HAL_OK)
 8001a58:	f7ff ff40 	bl	80018dc <I2C_WaitOnFlagUntilTimeout>
 8001a5c:	b960      	cbnz	r0, 8001a78 <I2C_RequestMemoryWrite+0x3c>
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8001a5e:	6823      	ldr	r3, [r4, #0]
 8001a60:	f006 06fe 	and.w	r6, r6, #254	; 0xfe
 8001a64:	611e      	str	r6, [r3, #16]
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout) != HAL_OK)
 8001a66:	9a08      	ldr	r2, [sp, #32]
 8001a68:	4917      	ldr	r1, [pc, #92]	; (8001ac8 <I2C_RequestMemoryWrite+0x8c>)
 8001a6a:	4620      	mov	r0, r4
 8001a6c:	f7ff ff7e 	bl	800196c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001a70:	b128      	cbz	r0, 8001a7e <I2C_RequestMemoryWrite+0x42>
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001a72:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001a74:	2b04      	cmp	r3, #4
 8001a76:	d015      	beq.n	8001aa4 <I2C_RequestMemoryWrite+0x68>
      return HAL_TIMEOUT;
 8001a78:	2003      	movs	r0, #3
}
 8001a7a:	b003      	add	sp, #12
 8001a7c:	bdf0      	pop	{r4, r5, r6, r7, pc}
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001a7e:	6823      	ldr	r3, [r4, #0]
  if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout) != HAL_OK)
 8001a80:	9908      	ldr	r1, [sp, #32]
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001a82:	695a      	ldr	r2, [r3, #20]
  if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout) != HAL_OK)
 8001a84:	4620      	mov	r0, r4
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001a86:	9201      	str	r2, [sp, #4]
 8001a88:	699b      	ldr	r3, [r3, #24]
 8001a8a:	9301      	str	r3, [sp, #4]
 8001a8c:	9b01      	ldr	r3, [sp, #4]
  if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout) != HAL_OK)
 8001a8e:	f7ff ffae 	bl	80019ee <I2C_WaitOnTXEFlagUntilTimeout>
 8001a92:	b148      	cbz	r0, 8001aa8 <I2C_RequestMemoryWrite+0x6c>
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001a94:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001a96:	2b04      	cmp	r3, #4
 8001a98:	d1ee      	bne.n	8001a78 <I2C_RequestMemoryWrite+0x3c>
        SET_BIT(hi2c->Instance->CR1,I2C_CR1_STOP);
 8001a9a:	6822      	ldr	r2, [r4, #0]
 8001a9c:	6813      	ldr	r3, [r2, #0]
 8001a9e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001aa2:	6013      	str	r3, [r2, #0]
      return HAL_ERROR;
 8001aa4:	2001      	movs	r0, #1
 8001aa6:	e7e8      	b.n	8001a7a <I2C_RequestMemoryWrite+0x3e>
  if(MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001aa8:	2f01      	cmp	r7, #1
 8001aaa:	6823      	ldr	r3, [r4, #0]
 8001aac:	d102      	bne.n	8001ab4 <I2C_RequestMemoryWrite+0x78>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8001aae:	b2ed      	uxtb	r5, r5
 8001ab0:	611d      	str	r5, [r3, #16]
 8001ab2:	e7e2      	b.n	8001a7a <I2C_RequestMemoryWrite+0x3e>
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8001ab4:	0a2a      	lsrs	r2, r5, #8
 8001ab6:	611a      	str	r2, [r3, #16]
    if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout) != HAL_OK)
 8001ab8:	9908      	ldr	r1, [sp, #32]
 8001aba:	4620      	mov	r0, r4
 8001abc:	f7ff ff97 	bl	80019ee <I2C_WaitOnTXEFlagUntilTimeout>
 8001ac0:	2800      	cmp	r0, #0
 8001ac2:	d1e7      	bne.n	8001a94 <I2C_RequestMemoryWrite+0x58>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8001ac4:	6823      	ldr	r3, [r4, #0]
 8001ac6:	e7f2      	b.n	8001aae <I2C_RequestMemoryWrite+0x72>
 8001ac8:	00010002 	.word	0x00010002

08001acc <I2C_RequestMemoryRead>:
{
 8001acc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8001ace:	461f      	mov	r7, r3
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001ad0:	6803      	ldr	r3, [r0, #0]
{
 8001ad2:	4615      	mov	r5, r2
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001ad4:	681a      	ldr	r2, [r3, #0]
{
 8001ad6:	460e      	mov	r6, r1
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001ad8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8001adc:	601a      	str	r2, [r3, #0]
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001ade:	681a      	ldr	r2, [r3, #0]
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout) != HAL_OK)
 8001ae0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001ae4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001ae8:	601a      	str	r2, [r3, #0]
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout) != HAL_OK)
 8001aea:	9b08      	ldr	r3, [sp, #32]
 8001aec:	2200      	movs	r2, #0
{
 8001aee:	4604      	mov	r4, r0
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout) != HAL_OK)
 8001af0:	f7ff fef4 	bl	80018dc <I2C_WaitOnFlagUntilTimeout>
 8001af4:	b978      	cbnz	r0, 8001b16 <I2C_RequestMemoryRead+0x4a>
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8001af6:	6823      	ldr	r3, [r4, #0]
 8001af8:	b2f6      	uxtb	r6, r6
 8001afa:	f006 02fe 	and.w	r2, r6, #254	; 0xfe
 8001afe:	611a      	str	r2, [r3, #16]
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout) != HAL_OK)
 8001b00:	4928      	ldr	r1, [pc, #160]	; (8001ba4 <I2C_RequestMemoryRead+0xd8>)
 8001b02:	9a08      	ldr	r2, [sp, #32]
 8001b04:	4620      	mov	r0, r4
 8001b06:	f7ff ff31 	bl	800196c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001b0a:	b138      	cbz	r0, 8001b1c <I2C_RequestMemoryRead+0x50>
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001b0c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001b0e:	2b04      	cmp	r3, #4
 8001b10:	d101      	bne.n	8001b16 <I2C_RequestMemoryRead+0x4a>
      return HAL_ERROR;
 8001b12:	2001      	movs	r0, #1
 8001b14:	e000      	b.n	8001b18 <I2C_RequestMemoryRead+0x4c>
      return HAL_TIMEOUT;
 8001b16:	2003      	movs	r0, #3
}
 8001b18:	b003      	add	sp, #12
 8001b1a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001b1c:	6823      	ldr	r3, [r4, #0]
  if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout) != HAL_OK)
 8001b1e:	9908      	ldr	r1, [sp, #32]
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001b20:	695a      	ldr	r2, [r3, #20]
  if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout) != HAL_OK)
 8001b22:	4620      	mov	r0, r4
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001b24:	9201      	str	r2, [sp, #4]
 8001b26:	699b      	ldr	r3, [r3, #24]
 8001b28:	9301      	str	r3, [sp, #4]
 8001b2a:	9b01      	ldr	r3, [sp, #4]
  if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout) != HAL_OK)
 8001b2c:	f7ff ff5f 	bl	80019ee <I2C_WaitOnTXEFlagUntilTimeout>
 8001b30:	b140      	cbz	r0, 8001b44 <I2C_RequestMemoryRead+0x78>
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001b32:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001b34:	2b04      	cmp	r3, #4
 8001b36:	d1ee      	bne.n	8001b16 <I2C_RequestMemoryRead+0x4a>
      SET_BIT(hi2c->Instance->CR1,I2C_CR1_STOP);
 8001b38:	6822      	ldr	r2, [r4, #0]
 8001b3a:	6813      	ldr	r3, [r2, #0]
 8001b3c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001b40:	6013      	str	r3, [r2, #0]
 8001b42:	e7e6      	b.n	8001b12 <I2C_RequestMemoryRead+0x46>
  if(MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001b44:	2f01      	cmp	r7, #1
 8001b46:	6823      	ldr	r3, [r4, #0]
 8001b48:	d121      	bne.n	8001b8e <I2C_RequestMemoryRead+0xc2>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8001b4a:	b2ed      	uxtb	r5, r5
 8001b4c:	611d      	str	r5, [r3, #16]
  if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout) != HAL_OK)
 8001b4e:	9908      	ldr	r1, [sp, #32]
 8001b50:	4620      	mov	r0, r4
 8001b52:	f7ff ff4c 	bl	80019ee <I2C_WaitOnTXEFlagUntilTimeout>
 8001b56:	4602      	mov	r2, r0
 8001b58:	2800      	cmp	r0, #0
 8001b5a:	d1ea      	bne.n	8001b32 <I2C_RequestMemoryRead+0x66>
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001b5c:	6821      	ldr	r1, [r4, #0]
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout) != HAL_OK)
 8001b5e:	4620      	mov	r0, r4
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001b60:	680b      	ldr	r3, [r1, #0]
 8001b62:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001b66:	600b      	str	r3, [r1, #0]
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout) != HAL_OK)
 8001b68:	9b08      	ldr	r3, [sp, #32]
 8001b6a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8001b6e:	f7ff feb5 	bl	80018dc <I2C_WaitOnFlagUntilTimeout>
 8001b72:	2800      	cmp	r0, #0
 8001b74:	d1cf      	bne.n	8001b16 <I2C_RequestMemoryRead+0x4a>
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8001b76:	6823      	ldr	r3, [r4, #0]
 8001b78:	f046 0601 	orr.w	r6, r6, #1
 8001b7c:	611e      	str	r6, [r3, #16]
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout) != HAL_OK)
 8001b7e:	9a08      	ldr	r2, [sp, #32]
 8001b80:	4908      	ldr	r1, [pc, #32]	; (8001ba4 <I2C_RequestMemoryRead+0xd8>)
 8001b82:	4620      	mov	r0, r4
 8001b84:	f7ff fef2 	bl	800196c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001b88:	2800      	cmp	r0, #0
 8001b8a:	d1bf      	bne.n	8001b0c <I2C_RequestMemoryRead+0x40>
 8001b8c:	e7c4      	b.n	8001b18 <I2C_RequestMemoryRead+0x4c>
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8001b8e:	0a2a      	lsrs	r2, r5, #8
 8001b90:	611a      	str	r2, [r3, #16]
    if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout) != HAL_OK)
 8001b92:	9908      	ldr	r1, [sp, #32]
 8001b94:	4620      	mov	r0, r4
 8001b96:	f7ff ff2a 	bl	80019ee <I2C_WaitOnTXEFlagUntilTimeout>
 8001b9a:	2800      	cmp	r0, #0
 8001b9c:	d1c9      	bne.n	8001b32 <I2C_RequestMemoryRead+0x66>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8001b9e:	6823      	ldr	r3, [r4, #0]
 8001ba0:	e7d3      	b.n	8001b4a <I2C_RequestMemoryRead+0x7e>
 8001ba2:	bf00      	nop
 8001ba4:	00010002 	.word	0x00010002

08001ba8 <I2C_WaitOnRXNEFlagUntilTimeout>:
{  
 8001ba8:	b570      	push	{r4, r5, r6, lr}
 8001baa:	4604      	mov	r4, r0
 8001bac:	460d      	mov	r5, r1
  tickstart = HAL_GetTick();
 8001bae:	f7ff fadb 	bl	8001168 <HAL_GetTick>
 8001bb2:	4606      	mov	r6, r0
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8001bb4:	6822      	ldr	r2, [r4, #0]
 8001bb6:	6953      	ldr	r3, [r2, #20]
 8001bb8:	f013 0340 	ands.w	r3, r3, #64	; 0x40
 8001bbc:	d001      	beq.n	8001bc2 <I2C_WaitOnRXNEFlagUntilTimeout+0x1a>
  return HAL_OK;
 8001bbe:	2000      	movs	r0, #0
}
 8001bc0:	bd70      	pop	{r4, r5, r6, pc}
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8001bc2:	6951      	ldr	r1, [r2, #20]
 8001bc4:	06c9      	lsls	r1, r1, #27
 8001bc6:	d50b      	bpl.n	8001be0 <I2C_WaitOnRXNEFlagUntilTimeout+0x38>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001bc8:	6951      	ldr	r1, [r2, #20]
      return HAL_ERROR;
 8001bca:	2001      	movs	r0, #1
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001bcc:	f021 0110 	bic.w	r1, r1, #16
 8001bd0:	6151      	str	r1, [r2, #20]
      hi2c->State= HAL_I2C_STATE_READY;
 8001bd2:	2220      	movs	r2, #32
      hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001bd4:	63a3      	str	r3, [r4, #56]	; 0x38
      __HAL_UNLOCK(hi2c);
 8001bd6:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
      hi2c->State= HAL_I2C_STATE_READY;
 8001bda:	f884 2035 	strb.w	r2, [r4, #53]	; 0x35
      return HAL_ERROR;
 8001bde:	bd70      	pop	{r4, r5, r6, pc}
    if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 8001be0:	b95d      	cbnz	r5, 8001bfa <I2C_WaitOnRXNEFlagUntilTimeout+0x52>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001be2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
      __HAL_UNLOCK(hi2c);
 8001be4:	2003      	movs	r0, #3
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001be6:	f043 0320 	orr.w	r3, r3, #32
 8001bea:	63a3      	str	r3, [r4, #56]	; 0x38
      hi2c->State= HAL_I2C_STATE_READY;
 8001bec:	2320      	movs	r3, #32
 8001bee:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
      __HAL_UNLOCK(hi2c);
 8001bf2:	2300      	movs	r3, #0
 8001bf4:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
 8001bf8:	bd70      	pop	{r4, r5, r6, pc}
    if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 8001bfa:	f7ff fab5 	bl	8001168 <HAL_GetTick>
 8001bfe:	1b80      	subs	r0, r0, r6
 8001c00:	4285      	cmp	r5, r0
 8001c02:	d2d7      	bcs.n	8001bb4 <I2C_WaitOnRXNEFlagUntilTimeout+0xc>
 8001c04:	e7ed      	b.n	8001be2 <I2C_WaitOnRXNEFlagUntilTimeout+0x3a>
	...

08001c08 <HAL_I2C_Init>:
{
 8001c08:	b570      	push	{r4, r5, r6, lr}
  if(hi2c == NULL)
 8001c0a:	4604      	mov	r4, r0
 8001c0c:	2800      	cmp	r0, #0
 8001c0e:	d05f      	beq.n	8001cd0 <HAL_I2C_Init+0xc8>
  if(hi2c->State == HAL_I2C_STATE_RESET)
 8001c10:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 8001c14:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001c18:	b91b      	cbnz	r3, 8001c22 <HAL_I2C_Init+0x1a>
    hi2c->Lock = HAL_UNLOCKED;
 8001c1a:	f880 2034 	strb.w	r2, [r0, #52]	; 0x34
    HAL_I2C_MspInit(hi2c);
 8001c1e:	f003 ff7b 	bl	8005b18 <HAL_I2C_MspInit>
  hi2c->State = HAL_I2C_STATE_BUSY;
 8001c22:	2324      	movs	r3, #36	; 0x24
  __HAL_I2C_DISABLE(hi2c);
 8001c24:	6822      	ldr	r2, [r4, #0]
  hi2c->State = HAL_I2C_STATE_BUSY;
 8001c26:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  __HAL_I2C_DISABLE(hi2c);
 8001c2a:	6813      	ldr	r3, [r2, #0]
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8001c2c:	4e29      	ldr	r6, [pc, #164]	; (8001cd4 <HAL_I2C_Init+0xcc>)
  __HAL_I2C_DISABLE(hi2c);
 8001c2e:	f023 0301 	bic.w	r3, r3, #1
 8001c32:	6013      	str	r3, [r2, #0]
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001c34:	f001 f8f8 	bl	8002e28 <HAL_RCC_GetPCLK1Freq>
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8001c38:	6863      	ldr	r3, [r4, #4]
  freqrange = I2C_FREQ_RANGE(pclk1);
 8001c3a:	4d27      	ldr	r5, [pc, #156]	; (8001cd8 <HAL_I2C_Init+0xd0>)
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8001c3c:	42b3      	cmp	r3, r6
  freqrange = I2C_FREQ_RANGE(pclk1);
 8001c3e:	fbb0 f5f5 	udiv	r5, r0, r5
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8001c42:	bf88      	it	hi
 8001c44:	f44f 7196 	movhi.w	r1, #300	; 0x12c
  hi2c->Instance->CR2 = freqrange;
 8001c48:	6822      	ldr	r2, [r4, #0]
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8001c4a:	bf88      	it	hi
 8001c4c:	4369      	mulhi	r1, r5
  hi2c->Instance->CR2 = freqrange;
 8001c4e:	6055      	str	r5, [r2, #4]
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8001c50:	bf85      	ittet	hi
 8001c52:	f44f 757a 	movhi.w	r5, #1000	; 0x3e8
 8001c56:	fbb1 f1f5 	udivhi	r1, r1, r5
 8001c5a:	1c69      	addls	r1, r5, #1
 8001c5c:	3101      	addhi	r1, #1
  if(hi2c->Init.ClockSpeed <= I2C_STANDARD_MODE_MAX_CLK)
 8001c5e:	42b3      	cmp	r3, r6
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8001c60:	6211      	str	r1, [r2, #32]
  if(hi2c->Init.ClockSpeed <= I2C_STANDARD_MODE_MAX_CLK)
 8001c62:	d820      	bhi.n	8001ca6 <HAL_I2C_Init+0x9e>
    tmp1 = (I2CClkSrcFreq/(hi2c->Init.ClockSpeed << 1));
 8001c64:	005b      	lsls	r3, r3, #1
 8001c66:	fbb0 f0f3 	udiv	r0, r0, r3
    if( (tmp1 & I2C_CCR_CCR) < 4 )
 8001c6a:	f3c0 030b 	ubfx	r3, r0, #0, #12
      return 4;
 8001c6e:	2b03      	cmp	r3, #3
 8001c70:	bf98      	it	ls
 8001c72:	2004      	movls	r0, #4
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001c74:	6a21      	ldr	r1, [r4, #32]
 8001c76:	69e3      	ldr	r3, [r4, #28]
  hi2c->Instance->CCR = I2C_Configure_Speed(hi2c, pclk1);
 8001c78:	61d0      	str	r0, [r2, #28]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001c7a:	430b      	orrs	r3, r1
 8001c7c:	6013      	str	r3, [r2, #0]
  hi2c->Instance->OAR1 = (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1);
 8001c7e:	68e1      	ldr	r1, [r4, #12]
 8001c80:	6923      	ldr	r3, [r4, #16]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001c82:	2000      	movs	r0, #0
  hi2c->Instance->OAR1 = (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1);
 8001c84:	430b      	orrs	r3, r1
 8001c86:	6093      	str	r3, [r2, #8]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2);
 8001c88:	69a1      	ldr	r1, [r4, #24]
 8001c8a:	6963      	ldr	r3, [r4, #20]
 8001c8c:	430b      	orrs	r3, r1
 8001c8e:	60d3      	str	r3, [r2, #12]
  __HAL_I2C_ENABLE(hi2c);
 8001c90:	6813      	ldr	r3, [r2, #0]
 8001c92:	f043 0301 	orr.w	r3, r3, #1
 8001c96:	6013      	str	r3, [r2, #0]
  hi2c->State = HAL_I2C_STATE_READY;
 8001c98:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001c9a:	63a0      	str	r0, [r4, #56]	; 0x38
  hi2c->State = HAL_I2C_STATE_READY;
 8001c9c:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001ca0:	f884 0036 	strb.w	r0, [r4, #54]	; 0x36
  return HAL_OK;
 8001ca4:	bd70      	pop	{r4, r5, r6, pc}
    if(hi2c->Init.DutyCycle == I2C_DUTYCYCLE_2)
 8001ca6:	68a1      	ldr	r1, [r4, #8]
 8001ca8:	b959      	cbnz	r1, 8001cc2 <HAL_I2C_Init+0xba>
      tmp1 |= (I2CClkSrcFreq/(hi2c->Init.ClockSpeed * 3)) | I2C_DUTYCYCLE_2; 
 8001caa:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8001cae:	fbb0 f0f3 	udiv	r0, r0, r3
 8001cb2:	f440 4000 	orr.w	r0, r0, #32768	; 0x8000
    if( (tmp1 & I2C_CCR_CCR) < 1 )
 8001cb6:	f3c0 030b 	ubfx	r3, r0, #0, #12
      return 1;
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	bf08      	it	eq
 8001cbe:	2001      	moveq	r0, #1
 8001cc0:	e7d8      	b.n	8001c74 <HAL_I2C_Init+0x6c>
      tmp1 |= (I2CClkSrcFreq/(hi2c->Init.ClockSpeed * 25)) | I2C_DUTYCYCLE_16_9;
 8001cc2:	2119      	movs	r1, #25
 8001cc4:	434b      	muls	r3, r1
 8001cc6:	fbb0 f0f3 	udiv	r0, r0, r3
 8001cca:	f440 4040 	orr.w	r0, r0, #49152	; 0xc000
 8001cce:	e7f2      	b.n	8001cb6 <HAL_I2C_Init+0xae>
    return HAL_ERROR;
 8001cd0:	2001      	movs	r0, #1
}
 8001cd2:	bd70      	pop	{r4, r5, r6, pc}
 8001cd4:	000186a0 	.word	0x000186a0
 8001cd8:	000f4240 	.word	0x000f4240

08001cdc <HAL_I2C_Mem_Write>:
{
 8001cdc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001ce0:	469b      	mov	fp, r3
  if(hi2c->State == HAL_I2C_STATE_READY)
 8001ce2:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
{
 8001ce6:	4604      	mov	r4, r0
  if(hi2c->State == HAL_I2C_STATE_READY)
 8001ce8:	2b20      	cmp	r3, #32
{
 8001cea:	4689      	mov	r9, r1
 8001cec:	4692      	mov	sl, r2
 8001cee:	9f0c      	ldr	r7, [sp, #48]	; 0x30
 8001cf0:	f8bd 6034 	ldrh.w	r6, [sp, #52]	; 0x34
  if(hi2c->State == HAL_I2C_STATE_READY)
 8001cf4:	d003      	beq.n	8001cfe <HAL_I2C_Mem_Write+0x22>
    return HAL_BUSY;
 8001cf6:	2002      	movs	r0, #2
}
 8001cf8:	b003      	add	sp, #12
 8001cfa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if((pData == NULL) || (Size == 0))
 8001cfe:	b357      	cbz	r7, 8001d56 <HAL_I2C_Mem_Write+0x7a>
 8001d00:	b34e      	cbz	r6, 8001d56 <HAL_I2C_Mem_Write+0x7a>
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG) != HAL_OK)
 8001d02:	f242 7310 	movw	r3, #10000	; 0x2710
 8001d06:	2201      	movs	r2, #1
 8001d08:	492f      	ldr	r1, [pc, #188]	; (8001dc8 <HAL_I2C_Mem_Write+0xec>)
 8001d0a:	f7ff fde7 	bl	80018dc <I2C_WaitOnFlagUntilTimeout>
 8001d0e:	4680      	mov	r8, r0
 8001d10:	2800      	cmp	r0, #0
 8001d12:	d1f0      	bne.n	8001cf6 <HAL_I2C_Mem_Write+0x1a>
    __HAL_LOCK(hi2c);
 8001d14:	f894 3034 	ldrb.w	r3, [r4, #52]	; 0x34
 8001d18:	2b01      	cmp	r3, #1
 8001d1a:	d0ec      	beq.n	8001cf6 <HAL_I2C_Mem_Write+0x1a>
 8001d1c:	2501      	movs	r5, #1
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001d1e:	6822      	ldr	r2, [r4, #0]
    __HAL_LOCK(hi2c);
 8001d20:	f884 5034 	strb.w	r5, [r4, #52]	; 0x34
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001d24:	6813      	ldr	r3, [r2, #0]
    if(I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout) != HAL_OK)
 8001d26:	4649      	mov	r1, r9
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001d28:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001d2c:	6013      	str	r3, [r2, #0]
    hi2c->State = HAL_I2C_STATE_BUSY_TX;
 8001d2e:	2321      	movs	r3, #33	; 0x21
 8001d30:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
    hi2c->Mode = HAL_I2C_MODE_MEM;
 8001d34:	2340      	movs	r3, #64	; 0x40
 8001d36:	f884 3036 	strb.w	r3, [r4, #54]	; 0x36
    if(I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout) != HAL_OK)
 8001d3a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001d3c:	63a0      	str	r0, [r4, #56]	; 0x38
    if(I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout) != HAL_OK)
 8001d3e:	9300      	str	r3, [sp, #0]
 8001d40:	4652      	mov	r2, sl
 8001d42:	465b      	mov	r3, fp
 8001d44:	4620      	mov	r0, r4
 8001d46:	f7ff fe79 	bl	8001a3c <I2C_RequestMemoryWrite>
 8001d4a:	b188      	cbz	r0, 8001d70 <HAL_I2C_Mem_Write+0x94>
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001d4c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
        __HAL_UNLOCK(hi2c);
 8001d4e:	f884 8034 	strb.w	r8, [r4, #52]	; 0x34
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001d52:	2b04      	cmp	r3, #4
 8001d54:	d115      	bne.n	8001d82 <HAL_I2C_Mem_Write+0xa6>
      return  HAL_ERROR;
 8001d56:	2001      	movs	r0, #1
 8001d58:	e7ce      	b.n	8001cf8 <HAL_I2C_Mem_Write+0x1c>
      hi2c->Instance->DR = (*pData++);
 8001d5a:	6822      	ldr	r2, [r4, #0]
 8001d5c:	783b      	ldrb	r3, [r7, #0]
 8001d5e:	6113      	str	r3, [r2, #16]
      if((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (Size != 0))
 8001d60:	6951      	ldr	r1, [r2, #20]
      Size--;
 8001d62:	1e73      	subs	r3, r6, #1
      if((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (Size != 0))
 8001d64:	0749      	lsls	r1, r1, #29
      Size--;
 8001d66:	b29b      	uxth	r3, r3
      if((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (Size != 0))
 8001d68:	d40d      	bmi.n	8001d86 <HAL_I2C_Mem_Write+0xaa>
      Size--;
 8001d6a:	461e      	mov	r6, r3
      hi2c->Instance->DR = (*pData++);
 8001d6c:	3701      	adds	r7, #1
    while(Size > 0)
 8001d6e:	b15e      	cbz	r6, 8001d88 <HAL_I2C_Mem_Write+0xac>
      if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout) != HAL_OK)
 8001d70:	990e      	ldr	r1, [sp, #56]	; 0x38
 8001d72:	4620      	mov	r0, r4
 8001d74:	f7ff fe3b 	bl	80019ee <I2C_WaitOnTXEFlagUntilTimeout>
 8001d78:	2800      	cmp	r0, #0
 8001d7a:	d0ee      	beq.n	8001d5a <HAL_I2C_Mem_Write+0x7e>
        if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001d7c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001d7e:	2b04      	cmp	r3, #4
 8001d80:	d01b      	beq.n	8001dba <HAL_I2C_Mem_Write+0xde>
          return HAL_TIMEOUT;
 8001d82:	2003      	movs	r0, #3
 8001d84:	e7b8      	b.n	8001cf8 <HAL_I2C_Mem_Write+0x1c>
      if((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (Size != 0))
 8001d86:	b993      	cbnz	r3, 8001dae <HAL_I2C_Mem_Write+0xd2>
    if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout) != HAL_OK)
 8001d88:	990e      	ldr	r1, [sp, #56]	; 0x38
 8001d8a:	4620      	mov	r0, r4
 8001d8c:	f7ff fe2f 	bl	80019ee <I2C_WaitOnTXEFlagUntilTimeout>
 8001d90:	2800      	cmp	r0, #0
 8001d92:	d1f3      	bne.n	8001d7c <HAL_I2C_Mem_Write+0xa0>
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001d94:	6822      	ldr	r2, [r4, #0]
 8001d96:	6813      	ldr	r3, [r2, #0]
 8001d98:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001d9c:	6013      	str	r3, [r2, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 8001d9e:	2320      	movs	r3, #32
    __HAL_UNLOCK(hi2c);
 8001da0:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
    hi2c->State = HAL_I2C_STATE_READY;
 8001da4:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001da8:	f884 0036 	strb.w	r0, [r4, #54]	; 0x36
    return HAL_OK;
 8001dac:	e7a4      	b.n	8001cf8 <HAL_I2C_Mem_Write+0x1c>
        hi2c->Instance->DR = (*pData++);
 8001dae:	787b      	ldrb	r3, [r7, #1]
        Size--;
 8001db0:	3e02      	subs	r6, #2
        hi2c->Instance->DR = (*pData++);
 8001db2:	6113      	str	r3, [r2, #16]
        Size--;
 8001db4:	b2b6      	uxth	r6, r6
        hi2c->Instance->DR = (*pData++);
 8001db6:	3702      	adds	r7, #2
 8001db8:	e7d9      	b.n	8001d6e <HAL_I2C_Mem_Write+0x92>
        SET_BIT(hi2c->Instance->CR1,I2C_CR1_STOP);
 8001dba:	6822      	ldr	r2, [r4, #0]
 8001dbc:	6813      	ldr	r3, [r2, #0]
 8001dbe:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001dc2:	6013      	str	r3, [r2, #0]
 8001dc4:	e7c7      	b.n	8001d56 <HAL_I2C_Mem_Write+0x7a>
 8001dc6:	bf00      	nop
 8001dc8:	00100002 	.word	0x00100002

08001dcc <HAL_I2C_Mem_Read>:
{
 8001dcc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001dd0:	469b      	mov	fp, r3
  if(hi2c->State == HAL_I2C_STATE_READY)
 8001dd2:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
{
 8001dd6:	b089      	sub	sp, #36	; 0x24
  if(hi2c->State == HAL_I2C_STATE_READY)
 8001dd8:	2b20      	cmp	r3, #32
{
 8001dda:	4604      	mov	r4, r0
 8001ddc:	9103      	str	r1, [sp, #12]
 8001dde:	4692      	mov	sl, r2
 8001de0:	9e12      	ldr	r6, [sp, #72]	; 0x48
 8001de2:	f8bd 504c 	ldrh.w	r5, [sp, #76]	; 0x4c
 8001de6:	9f14      	ldr	r7, [sp, #80]	; 0x50
  if(hi2c->State == HAL_I2C_STATE_READY)
 8001de8:	d005      	beq.n	8001df6 <HAL_I2C_Mem_Read+0x2a>
    return HAL_BUSY;
 8001dea:	f04f 0a02 	mov.w	sl, #2
}
 8001dee:	4650      	mov	r0, sl
 8001df0:	b009      	add	sp, #36	; 0x24
 8001df2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if((pData == NULL) || (Size == 0))
 8001df6:	b35e      	cbz	r6, 8001e50 <HAL_I2C_Mem_Read+0x84>
 8001df8:	b355      	cbz	r5, 8001e50 <HAL_I2C_Mem_Read+0x84>
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG) != HAL_OK)
 8001dfa:	f242 7310 	movw	r3, #10000	; 0x2710
 8001dfe:	2201      	movs	r2, #1
 8001e00:	4962      	ldr	r1, [pc, #392]	; (8001f8c <HAL_I2C_Mem_Read+0x1c0>)
 8001e02:	f7ff fd6b 	bl	80018dc <I2C_WaitOnFlagUntilTimeout>
 8001e06:	4680      	mov	r8, r0
 8001e08:	2800      	cmp	r0, #0
 8001e0a:	d1ee      	bne.n	8001dea <HAL_I2C_Mem_Read+0x1e>
    __HAL_LOCK(hi2c);
 8001e0c:	f894 3034 	ldrb.w	r3, [r4, #52]	; 0x34
 8001e10:	2b01      	cmp	r3, #1
 8001e12:	d0ea      	beq.n	8001dea <HAL_I2C_Mem_Read+0x1e>
 8001e14:	f04f 0901 	mov.w	r9, #1
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001e18:	6822      	ldr	r2, [r4, #0]
    __HAL_LOCK(hi2c);
 8001e1a:	f884 9034 	strb.w	r9, [r4, #52]	; 0x34
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001e1e:	6813      	ldr	r3, [r2, #0]
    if(I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout) != HAL_OK)
 8001e20:	9903      	ldr	r1, [sp, #12]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001e22:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001e26:	6013      	str	r3, [r2, #0]
    hi2c->State = HAL_I2C_STATE_BUSY_RX;
 8001e28:	2322      	movs	r3, #34	; 0x22
 8001e2a:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
    hi2c->Mode = HAL_I2C_MODE_MEM;
 8001e2e:	2340      	movs	r3, #64	; 0x40
    if(I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout) != HAL_OK)
 8001e30:	4652      	mov	r2, sl
    hi2c->Mode = HAL_I2C_MODE_MEM;
 8001e32:	f884 3036 	strb.w	r3, [r4, #54]	; 0x36
    if(I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout) != HAL_OK)
 8001e36:	9700      	str	r7, [sp, #0]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001e38:	63a0      	str	r0, [r4, #56]	; 0x38
    if(I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout) != HAL_OK)
 8001e3a:	465b      	mov	r3, fp
 8001e3c:	4620      	mov	r0, r4
 8001e3e:	f7ff fe45 	bl	8001acc <I2C_RequestMemoryRead>
 8001e42:	4682      	mov	sl, r0
 8001e44:	b138      	cbz	r0, 8001e56 <HAL_I2C_Mem_Read+0x8a>
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001e46:	6ba3      	ldr	r3, [r4, #56]	; 0x38
        __HAL_UNLOCK(hi2c);
 8001e48:	f884 8034 	strb.w	r8, [r4, #52]	; 0x34
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001e4c:	2b04      	cmp	r3, #4
 8001e4e:	d11e      	bne.n	8001e8e <HAL_I2C_Mem_Read+0xc2>
              return HAL_ERROR;
 8001e50:	f04f 0a01 	mov.w	sl, #1
 8001e54:	e7cb      	b.n	8001dee <HAL_I2C_Mem_Read+0x22>
 8001e56:	6823      	ldr	r3, [r4, #0]
    if(Size == 1)
 8001e58:	2d01      	cmp	r5, #1
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001e5a:	681a      	ldr	r2, [r3, #0]
    if(Size == 1)
 8001e5c:	d11a      	bne.n	8001e94 <HAL_I2C_Mem_Read+0xc8>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001e5e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001e62:	601a      	str	r2, [r3, #0]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001e64:	b672      	cpsid	i
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001e66:	6823      	ldr	r3, [r4, #0]
 8001e68:	695a      	ldr	r2, [r3, #20]
 8001e6a:	9205      	str	r2, [sp, #20]
 8001e6c:	699a      	ldr	r2, [r3, #24]
 8001e6e:	9205      	str	r2, [sp, #20]
 8001e70:	9a05      	ldr	r2, [sp, #20]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001e72:	681a      	ldr	r2, [r3, #0]
 8001e74:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001e78:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8001e7a:	b662      	cpsie	i
          if(I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout) != HAL_OK)      
 8001e7c:	4639      	mov	r1, r7
 8001e7e:	4620      	mov	r0, r4
 8001e80:	f7ff fe92 	bl	8001ba8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8001e84:	2800      	cmp	r0, #0
 8001e86:	d04d      	beq.n	8001f24 <HAL_I2C_Mem_Read+0x158>
            if(hi2c->ErrorCode == HAL_I2C_ERROR_TIMEOUT)
 8001e88:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001e8a:	2b20      	cmp	r3, #32
 8001e8c:	d1e0      	bne.n	8001e50 <HAL_I2C_Mem_Read+0x84>
              return HAL_TIMEOUT;
 8001e8e:	f04f 0a03 	mov.w	sl, #3
 8001e92:	e7ac      	b.n	8001dee <HAL_I2C_Mem_Read+0x22>
    else if(Size == 2)
 8001e94:	2d02      	cmp	r5, #2
 8001e96:	d123      	bne.n	8001ee0 <HAL_I2C_Mem_Read+0x114>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001e98:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001e9c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8001e9e:	b672      	cpsid	i
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001ea0:	6823      	ldr	r3, [r4, #0]
 8001ea2:	695a      	ldr	r2, [r3, #20]
 8001ea4:	9206      	str	r2, [sp, #24]
 8001ea6:	699a      	ldr	r2, [r3, #24]
 8001ea8:	9206      	str	r2, [sp, #24]
 8001eaa:	9a06      	ldr	r2, [sp, #24]
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001eac:	681a      	ldr	r2, [r3, #0]
 8001eae:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001eb2:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8001eb4:	b662      	cpsie	i
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout) != HAL_OK)
 8001eb6:	463b      	mov	r3, r7
 8001eb8:	2200      	movs	r2, #0
 8001eba:	4935      	ldr	r1, [pc, #212]	; (8001f90 <HAL_I2C_Mem_Read+0x1c4>)
 8001ebc:	4620      	mov	r0, r4
 8001ebe:	f7ff fd0d 	bl	80018dc <I2C_WaitOnFlagUntilTimeout>
 8001ec2:	2800      	cmp	r0, #0
 8001ec4:	d1e3      	bne.n	8001e8e <HAL_I2C_Mem_Read+0xc2>
  __ASM volatile ("cpsid i" : : : "memory");
 8001ec6:	b672      	cpsid	i
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001ec8:	6823      	ldr	r3, [r4, #0]
 8001eca:	681a      	ldr	r2, [r3, #0]
 8001ecc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001ed0:	601a      	str	r2, [r3, #0]
          (*pData++) = hi2c->Instance->DR;
 8001ed2:	691b      	ldr	r3, [r3, #16]
 8001ed4:	7033      	strb	r3, [r6, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8001ed6:	b662      	cpsie	i
          (*pData++) = hi2c->Instance->DR;
 8001ed8:	6823      	ldr	r3, [r4, #0]
 8001eda:	691b      	ldr	r3, [r3, #16]
 8001edc:	7073      	strb	r3, [r6, #1]
 8001ede:	e024      	b.n	8001f2a <HAL_I2C_Mem_Read+0x15e>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001ee0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8001ee4:	601a      	str	r2, [r3, #0]
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001ee6:	695a      	ldr	r2, [r3, #20]
 8001ee8:	9207      	str	r2, [sp, #28]
 8001eea:	699b      	ldr	r3, [r3, #24]
 8001eec:	9307      	str	r3, [sp, #28]
 8001eee:	9b07      	ldr	r3, [sp, #28]
      if(Size <= 3)
 8001ef0:	2d03      	cmp	r5, #3
 8001ef2:	d923      	bls.n	8001f3c <HAL_I2C_Mem_Read+0x170>
        if(I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout) != HAL_OK)      
 8001ef4:	4639      	mov	r1, r7
 8001ef6:	4620      	mov	r0, r4
 8001ef8:	f7ff fe56 	bl	8001ba8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8001efc:	2800      	cmp	r0, #0
 8001efe:	d1c3      	bne.n	8001e88 <HAL_I2C_Mem_Read+0xbc>
        (*pData++) = hi2c->Instance->DR;
 8001f00:	6823      	ldr	r3, [r4, #0]
 8001f02:	691b      	ldr	r3, [r3, #16]
 8001f04:	7033      	strb	r3, [r6, #0]
        if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8001f06:	6822      	ldr	r2, [r4, #0]
 8001f08:	6953      	ldr	r3, [r2, #20]
 8001f0a:	075b      	lsls	r3, r3, #29
          (*pData++) = hi2c->Instance->DR;
 8001f0c:	bf4d      	iteet	mi
 8001f0e:	6912      	ldrmi	r2, [r2, #16]
        (*pData++) = hi2c->Instance->DR;
 8001f10:	1c73      	addpl	r3, r6, #1
        Size--;
 8001f12:	f105 35ff 	addpl.w	r5, r5, #4294967295
          (*pData++) = hi2c->Instance->DR;
 8001f16:	1cb3      	addmi	r3, r6, #2
          Size--;
 8001f18:	bf44      	itt	mi
 8001f1a:	3d02      	submi	r5, #2
          (*pData++) = hi2c->Instance->DR;
 8001f1c:	7072      	strbmi	r2, [r6, #1]
          Size--;
 8001f1e:	b2ad      	uxth	r5, r5
{
 8001f20:	461e      	mov	r6, r3
 8001f22:	e7e5      	b.n	8001ef0 <HAL_I2C_Mem_Read+0x124>
          (*pData++) = hi2c->Instance->DR;
 8001f24:	6823      	ldr	r3, [r4, #0]
 8001f26:	691b      	ldr	r3, [r3, #16]
 8001f28:	7033      	strb	r3, [r6, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 8001f2a:	2320      	movs	r3, #32
 8001f2c:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001f30:	2300      	movs	r3, #0
 8001f32:	f884 3036 	strb.w	r3, [r4, #54]	; 0x36
    __HAL_UNLOCK(hi2c);
 8001f36:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    return HAL_OK;
 8001f3a:	e758      	b.n	8001dee <HAL_I2C_Mem_Read+0x22>
        else if(Size == 2)
 8001f3c:	2d02      	cmp	r5, #2
 8001f3e:	d0ba      	beq.n	8001eb6 <HAL_I2C_Mem_Read+0xea>
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout) != HAL_OK)
 8001f40:	2200      	movs	r2, #0
 8001f42:	463b      	mov	r3, r7
 8001f44:	4912      	ldr	r1, [pc, #72]	; (8001f90 <HAL_I2C_Mem_Read+0x1c4>)
 8001f46:	4620      	mov	r0, r4
 8001f48:	f7ff fcc8 	bl	80018dc <I2C_WaitOnFlagUntilTimeout>
 8001f4c:	4602      	mov	r2, r0
 8001f4e:	2800      	cmp	r0, #0
 8001f50:	d19d      	bne.n	8001e8e <HAL_I2C_Mem_Read+0xc2>
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001f52:	6821      	ldr	r1, [r4, #0]
 8001f54:	680b      	ldr	r3, [r1, #0]
 8001f56:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001f5a:	600b      	str	r3, [r1, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8001f5c:	b672      	cpsid	i
          (*pData++) = hi2c->Instance->DR;
 8001f5e:	6823      	ldr	r3, [r4, #0]
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout) != HAL_OK)
 8001f60:	490b      	ldr	r1, [pc, #44]	; (8001f90 <HAL_I2C_Mem_Read+0x1c4>)
          (*pData++) = hi2c->Instance->DR;
 8001f62:	691b      	ldr	r3, [r3, #16]
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout) != HAL_OK)
 8001f64:	4620      	mov	r0, r4
          (*pData++) = hi2c->Instance->DR;
 8001f66:	7033      	strb	r3, [r6, #0]
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout) != HAL_OK)
 8001f68:	463b      	mov	r3, r7
 8001f6a:	f7ff fcb7 	bl	80018dc <I2C_WaitOnFlagUntilTimeout>
 8001f6e:	2800      	cmp	r0, #0
 8001f70:	d18d      	bne.n	8001e8e <HAL_I2C_Mem_Read+0xc2>
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001f72:	6823      	ldr	r3, [r4, #0]
 8001f74:	681a      	ldr	r2, [r3, #0]
 8001f76:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001f7a:	601a      	str	r2, [r3, #0]
          (*pData++) = hi2c->Instance->DR;
 8001f7c:	691b      	ldr	r3, [r3, #16]
 8001f7e:	7073      	strb	r3, [r6, #1]
  __ASM volatile ("cpsie i" : : : "memory");
 8001f80:	b662      	cpsie	i
          (*pData++) = hi2c->Instance->DR;
 8001f82:	6823      	ldr	r3, [r4, #0]
 8001f84:	691b      	ldr	r3, [r3, #16]
 8001f86:	70b3      	strb	r3, [r6, #2]
 8001f88:	e7cf      	b.n	8001f2a <HAL_I2C_Mem_Read+0x15e>
 8001f8a:	bf00      	nop
 8001f8c:	00100002 	.word	0x00100002
 8001f90:	00010004 	.word	0x00010004

08001f94 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and create the associated handle.
  * @param  hpcd: PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001f94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  uint32_t index = 0;
  
  /* Check the PCD handle allocation */
  if(hpcd == NULL)
 8001f98:	4604      	mov	r4, r0
{
 8001f9a:	b086      	sub	sp, #24
  if(hpcd == NULL)
 8001f9c:	2800      	cmp	r0, #0
 8001f9e:	d060      	beq.n	8002062 <HAL_PCD_Init+0xce>
  }
  
  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if(hpcd->State == HAL_PCD_STATE_RESET)
 8001fa0:	f890 33e9 	ldrb.w	r3, [r0, #1001]	; 0x3e9
 8001fa4:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001fa8:	b91b      	cbnz	r3, 8001fb2 <HAL_PCD_Init+0x1e>
  {  
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8001faa:	f880 23e8 	strb.w	r2, [r0, #1000]	; 0x3e8

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001fae:	f003 fe7b 	bl	8005ca8 <HAL_PCD_MspInit>
  }
  
  hpcd->State = HAL_PCD_STATE_BUSY;
  
  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001fb2:	4625      	mov	r5, r4
  hpcd->State = HAL_PCD_STATE_BUSY;
 8001fb4:	2303      	movs	r3, #3
  
  /*Init the Core (common init.) */
  USB_CoreInit(hpcd->Instance, hpcd->Init);
 8001fb6:	466e      	mov	r6, sp
  __HAL_PCD_DISABLE(hpcd);
 8001fb8:	f855 0b10 	ldr.w	r0, [r5], #16
  hpcd->State = HAL_PCD_STATE_BUSY;
 8001fbc:	f884 33e9 	strb.w	r3, [r4, #1001]	; 0x3e9
  __HAL_PCD_DISABLE(hpcd);
 8001fc0:	f000 ffe0 	bl	8002f84 <USB_DisableGlobalInt>
  USB_CoreInit(hpcd->Instance, hpcd->Init);
 8001fc4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001fc6:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8001fc8:	682b      	ldr	r3, [r5, #0]
 8001fca:	f104 0804 	add.w	r8, r4, #4
 8001fce:	6033      	str	r3, [r6, #0]
 8001fd0:	e898 000e 	ldmia.w	r8, {r1, r2, r3}
 8001fd4:	6820      	ldr	r0, [r4, #0]
 8001fd6:	f000 ffc5 	bl	8002f64 <USB_CoreInit>
 
  /* Force Device Mode*/
  USB_SetCurrentMode(hpcd->Instance , USB_DEVICE_MODE);
 8001fda:	2100      	movs	r1, #0
 8001fdc:	6820      	ldr	r0, [r4, #0]
 8001fde:	f000 ffdb 	bl	8002f98 <USB_SetCurrentMode>
 
  /* Init endpoints structures */
  for (index = 0; index < 15 ; index++)
 8001fe2:	2100      	movs	r1, #0
 8001fe4:	4623      	mov	r3, r4
  USB_SetCurrentMode(hpcd->Instance , USB_DEVICE_MODE);
 8001fe6:	4622      	mov	r2, r4
  {
    /* Init ep structure */
    hpcd->IN_ep[index].is_in = 1;
 8001fe8:	2601      	movs	r6, #1
    hpcd->IN_ep[index].num = index;
    hpcd->IN_ep[index].tx_fifo_num = index;
    /* Control until ep is actvated */
    hpcd->IN_ep[index].type = EP_TYPE_CTRL;
 8001fea:	4608      	mov	r0, r1
 8001fec:	f104 0510 	add.w	r5, r4, #16
    hpcd->IN_ep[index].num = index;
 8001ff0:	f882 1028 	strb.w	r1, [r2, #40]	; 0x28
    hpcd->IN_ep[index].tx_fifo_num = index;
 8001ff4:	8691      	strh	r1, [r2, #52]	; 0x34
  for (index = 0; index < 15 ; index++)
 8001ff6:	3101      	adds	r1, #1
 8001ff8:	290f      	cmp	r1, #15
    hpcd->IN_ep[index].is_in = 1;
 8001ffa:	f882 6029 	strb.w	r6, [r2, #41]	; 0x29
    hpcd->IN_ep[index].type = EP_TYPE_CTRL;
 8001ffe:	f882 002b 	strb.w	r0, [r2, #43]	; 0x2b
    hpcd->IN_ep[index].maxpacket =  0;
 8002002:	6390      	str	r0, [r2, #56]	; 0x38
    hpcd->IN_ep[index].xfer_buff = 0;
 8002004:	63d0      	str	r0, [r2, #60]	; 0x3c
    hpcd->IN_ep[index].xfer_len = 0;
 8002006:	6410      	str	r0, [r2, #64]	; 0x40
 8002008:	f102 0220 	add.w	r2, r2, #32
  for (index = 0; index < 15 ; index++)
 800200c:	d1f0      	bne.n	8001ff0 <HAL_PCD_Init+0x5c>
 800200e:	2200      	movs	r2, #0
  }
  
  for (index = 0; index < 15 ; index++)
  {
    hpcd->OUT_ep[index].is_in = 0;
 8002010:	4617      	mov	r7, r2
    hpcd->OUT_ep[index].num = index;
 8002012:	f883 2208 	strb.w	r2, [r3, #520]	; 0x208
    hpcd->IN_ep[index].tx_fifo_num = index;
 8002016:	869a      	strh	r2, [r3, #52]	; 0x34
  for (index = 0; index < 15 ; index++)
 8002018:	3201      	adds	r2, #1
 800201a:	2a0f      	cmp	r2, #15
    hpcd->OUT_ep[index].is_in = 0;
 800201c:	f883 7209 	strb.w	r7, [r3, #521]	; 0x209
    /* Control until ep is activated */
    hpcd->OUT_ep[index].type = EP_TYPE_CTRL;
 8002020:	f883 720b 	strb.w	r7, [r3, #523]	; 0x20b
    hpcd->OUT_ep[index].maxpacket = 0;
 8002024:	f8c3 7218 	str.w	r7, [r3, #536]	; 0x218
    hpcd->OUT_ep[index].xfer_buff = 0;
 8002028:	f8c3 721c 	str.w	r7, [r3, #540]	; 0x21c
    hpcd->OUT_ep[index].xfer_len = 0;
 800202c:	f8c3 7220 	str.w	r7, [r3, #544]	; 0x220
 8002030:	f103 0320 	add.w	r3, r3, #32
  for (index = 0; index < 15 ; index++)
 8002034:	d1ed      	bne.n	8002012 <HAL_PCD_Init+0x7e>
  }
  
  /* Init Device */
  USB_DevInit(hpcd->Instance, hpcd->Init);
 8002036:	466e      	mov	r6, sp
 8002038:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800203a:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800203c:	682b      	ldr	r3, [r5, #0]
 800203e:	6033      	str	r3, [r6, #0]
 8002040:	e898 000e 	ldmia.w	r8, {r1, r2, r3}
 8002044:	6820      	ldr	r0, [r4, #0]
 8002046:	f000 ffa9 	bl	8002f9c <USB_DevInit>
  
  hpcd->USB_Address = 0;
  hpcd->State= HAL_PCD_STATE_READY;
 800204a:	2301      	movs	r3, #1
  hpcd->USB_Address = 0;
 800204c:	f884 7024 	strb.w	r7, [r4, #36]	; 0x24
  
  USB_DevDisconnect (hpcd->Instance);  
 8002050:	6820      	ldr	r0, [r4, #0]
  hpcd->State= HAL_PCD_STATE_READY;
 8002052:	f884 33e9 	strb.w	r3, [r4, #1001]	; 0x3e9
  USB_DevDisconnect (hpcd->Instance);  
 8002056:	f001 fa73 	bl	8003540 <USB_DevDisconnect>
  return HAL_OK;
 800205a:	2000      	movs	r0, #0
}
 800205c:	b006      	add	sp, #24
 800205e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_ERROR;
 8002062:	2001      	movs	r0, #1
 8002064:	e7fa      	b.n	800205c <HAL_PCD_Init+0xc8>

08002066 <HAL_PCD_Start>:
  * @param  hpcd: PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
  __HAL_LOCK(hpcd);
 8002066:	f890 33e8 	ldrb.w	r3, [r0, #1000]	; 0x3e8
{
 800206a:	b510      	push	{r4, lr}
  __HAL_LOCK(hpcd);
 800206c:	2b01      	cmp	r3, #1
{
 800206e:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd);
 8002070:	d00e      	beq.n	8002090 <HAL_PCD_Start+0x2a>
 8002072:	2101      	movs	r1, #1
 8002074:	f880 13e8 	strb.w	r1, [r0, #1000]	; 0x3e8
  HAL_PCDEx_SetConnectionState (hpcd, 1);
 8002078:	f003 ff3d 	bl	8005ef6 <HAL_PCDEx_SetConnectionState>
  USB_DevConnect (hpcd->Instance);
 800207c:	6820      	ldr	r0, [r4, #0]
 800207e:	f001 fa5d 	bl	800353c <USB_DevConnect>
  __HAL_PCD_ENABLE(hpcd);
 8002082:	6820      	ldr	r0, [r4, #0]
 8002084:	f000 ff75 	bl	8002f72 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hpcd);
 8002088:	2000      	movs	r0, #0
 800208a:	f884 03e8 	strb.w	r0, [r4, #1000]	; 0x3e8
  return HAL_OK;
 800208e:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd);
 8002090:	2002      	movs	r0, #2
}
 8002092:	bd10      	pop	{r4, pc}

08002094 <HAL_PCD_SetAddress>:
  * @param  address: new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
  __HAL_LOCK(hpcd);
 8002094:	f890 23e8 	ldrb.w	r2, [r0, #1000]	; 0x3e8
{
 8002098:	b510      	push	{r4, lr}
  __HAL_LOCK(hpcd);
 800209a:	2a01      	cmp	r2, #1
{
 800209c:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd);
 800209e:	d00b      	beq.n	80020b8 <HAL_PCD_SetAddress+0x24>
 80020a0:	2201      	movs	r2, #1
 80020a2:	f880 23e8 	strb.w	r2, [r0, #1000]	; 0x3e8
  hpcd->USB_Address = address;
 80020a6:	f884 1024 	strb.w	r1, [r4, #36]	; 0x24
  USB_SetDevAddress(hpcd->Instance, address);
 80020aa:	6800      	ldr	r0, [r0, #0]
 80020ac:	f001 fa40 	bl	8003530 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80020b0:	2000      	movs	r0, #0
 80020b2:	f884 03e8 	strb.w	r0, [r4, #1000]	; 0x3e8
 80020b6:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd);
 80020b8:	2002      	movs	r0, #2
  return HAL_OK;
}
 80020ba:	bd10      	pop	{r4, pc}

080020bc <HAL_PCD_EP_Open>:
  * @param  ep_mps: endpoint max packet size
  * @param  ep_type: endpoint type   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint16_t ep_mps, uint8_t ep_type)
{
 80020bc:	b538      	push	{r3, r4, r5, lr}
 80020be:	4604      	mov	r4, r0
  HAL_StatusTypeDef  ret = HAL_OK;
  PCD_EPTypeDef *ep = NULL;
  
  if ((ep_addr & 0x80) == 0x80)
 80020c0:	b248      	sxtb	r0, r1
 80020c2:	2800      	cmp	r0, #0
 80020c4:	f001 057f 	and.w	r5, r1, #127	; 0x7f
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 80020c8:	bfb5      	itete	lt
 80020ca:	eb04 1145 	addlt.w	r1, r4, r5, lsl #5
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & 0x7F];
 80020ce:	eb04 1141 	addge.w	r1, r4, r1, lsl #5
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 80020d2:	3128      	addlt	r1, #40	; 0x28
    ep = &hpcd->OUT_ep[ep_addr & 0x7F];
 80020d4:	f501 7102 	addge.w	r1, r1, #520	; 0x208
  }
  ep->num   = ep_addr & 0x7F;
  
  ep->is_in = (0x80 & ep_addr) != 0;
 80020d8:	0fc0      	lsrs	r0, r0, #31
  ep->num   = ep_addr & 0x7F;
 80020da:	700d      	strb	r5, [r1, #0]
  ep->is_in = (0x80 & ep_addr) != 0;
 80020dc:	7048      	strb	r0, [r1, #1]
  ep->maxpacket = ep_mps;
  ep->type = ep_type;
 80020de:	70cb      	strb	r3, [r1, #3]
    
  __HAL_LOCK(hpcd);
 80020e0:	f894 33e8 	ldrb.w	r3, [r4, #1000]	; 0x3e8
  ep->maxpacket = ep_mps;
 80020e4:	610a      	str	r2, [r1, #16]
  __HAL_LOCK(hpcd);
 80020e6:	2b01      	cmp	r3, #1
 80020e8:	d009      	beq.n	80020fe <HAL_PCD_EP_Open+0x42>
 80020ea:	2301      	movs	r3, #1
  USB_ActivateEndpoint(hpcd->Instance , ep);
 80020ec:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(hpcd);
 80020ee:	f884 33e8 	strb.w	r3, [r4, #1000]	; 0x3e8
  USB_ActivateEndpoint(hpcd->Instance , ep);
 80020f2:	f000 ff67 	bl	8002fc4 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80020f6:	2000      	movs	r0, #0
 80020f8:	f884 03e8 	strb.w	r0, [r4, #1000]	; 0x3e8
  return ret;
 80020fc:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(hpcd);
 80020fe:	2002      	movs	r0, #2
}
 8002100:	bd38      	pop	{r3, r4, r5, pc}

08002102 <HAL_PCD_EP_Close>:
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{  
  PCD_EPTypeDef *ep = NULL;
  
  if ((ep_addr & 0x80) == 0x80)
 8002102:	b24b      	sxtb	r3, r1
 8002104:	2b00      	cmp	r3, #0
 8002106:	f001 027f 	and.w	r2, r1, #127	; 0x7f
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 800210a:	bfb5      	itete	lt
 800210c:	eb00 1142 	addlt.w	r1, r0, r2, lsl #5
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & 0x7F];
 8002110:	eb00 1141 	addge.w	r1, r0, r1, lsl #5
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8002114:	3128      	addlt	r1, #40	; 0x28
    ep = &hpcd->OUT_ep[ep_addr & 0x7F];
 8002116:	f501 7102 	addge.w	r1, r1, #520	; 0x208
  }
  ep->num   = ep_addr & 0x7F;
  
  ep->is_in = (0x80 & ep_addr) != 0;
 800211a:	0fdb      	lsrs	r3, r3, #31
{  
 800211c:	b510      	push	{r4, lr}
  ep->num   = ep_addr & 0x7F;
 800211e:	700a      	strb	r2, [r1, #0]
  ep->is_in = (0x80 & ep_addr) != 0;
 8002120:	704b      	strb	r3, [r1, #1]
  
  __HAL_LOCK(hpcd);
 8002122:	f890 33e8 	ldrb.w	r3, [r0, #1000]	; 0x3e8
{  
 8002126:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd);
 8002128:	2b01      	cmp	r3, #1
 800212a:	d009      	beq.n	8002140 <HAL_PCD_EP_Close+0x3e>
 800212c:	2301      	movs	r3, #1
 800212e:	f880 33e8 	strb.w	r3, [r0, #1000]	; 0x3e8
  USB_DeactivateEndpoint(hpcd->Instance , ep);
 8002132:	6800      	ldr	r0, [r0, #0]
 8002134:	f001 f8ba 	bl	80032ac <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002138:	2000      	movs	r0, #0
 800213a:	f884 03e8 	strb.w	r0, [r4, #1000]	; 0x3e8
  return HAL_OK;
 800213e:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd);
 8002140:	2002      	movs	r0, #2
}
 8002142:	bd10      	pop	{r4, pc}

08002144 <HAL_PCD_EP_Receive>:
  * @param  pBuf: pointer to the reception buffer
  * @param  len: amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002144:	b570      	push	{r4, r5, r6, lr}
 8002146:	4604      	mov	r4, r0
 8002148:	f001 067f 	and.w	r6, r1, #127	; 0x7f
  PCD_EPTypeDef *ep = NULL;
  
  ep = &hpcd->OUT_ep[ep_addr & 0x7F];
  
  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;  
 800214c:	0170      	lsls	r0, r6, #5
 800214e:	1825      	adds	r5, r4, r0
  ep->xfer_len = len;
 8002150:	f8c5 3220 	str.w	r3, [r5, #544]	; 0x220
  ep->xfer_count = 0;
 8002154:	2300      	movs	r3, #0
 8002156:	f8c5 3224 	str.w	r3, [r5, #548]	; 0x224
  ep->is_in = 0;
 800215a:	f885 3209 	strb.w	r3, [r5, #521]	; 0x209
  ep->num = ep_addr & 0x7F;
  
  __HAL_LOCK(hpcd);
 800215e:	f894 33e8 	ldrb.w	r3, [r4, #1000]	; 0x3e8
  ep->xfer_buff = pBuf;  
 8002162:	f8c5 221c 	str.w	r2, [r5, #540]	; 0x21c
  __HAL_LOCK(hpcd);
 8002166:	2b01      	cmp	r3, #1
  ep->num = ep_addr & 0x7F;
 8002168:	f885 6208 	strb.w	r6, [r5, #520]	; 0x208
  __HAL_LOCK(hpcd);
 800216c:	d00c      	beq.n	8002188 <HAL_PCD_EP_Receive+0x44>
 800216e:	2301      	movs	r3, #1
  ep = &hpcd->OUT_ep[ep_addr & 0x7F];
 8002170:	f500 7002 	add.w	r0, r0, #520	; 0x208
 8002174:	1821      	adds	r1, r4, r0
  __HAL_LOCK(hpcd);
 8002176:	f884 33e8 	strb.w	r3, [r4, #1000]	; 0x3e8
  
  if ((ep_addr & 0x7F) == 0 )
  {
    USB_EP0StartXfer(hpcd->Instance , ep);
 800217a:	6820      	ldr	r0, [r4, #0]
  }
  else
  {
    USB_EPStartXfer(hpcd->Instance , ep);
 800217c:	f001 f9fa 	bl	8003574 <USB_EPStartXfer>
  }
  __HAL_UNLOCK(hpcd);
 8002180:	2000      	movs	r0, #0
 8002182:	f884 03e8 	strb.w	r0, [r4, #1000]	; 0x3e8
  
  return HAL_OK;
 8002186:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(hpcd);
 8002188:	2002      	movs	r0, #2
}
 800218a:	bd70      	pop	{r4, r5, r6, pc}

0800218c <HAL_PCD_EP_GetRxCount>:
  * @param  ep_addr: endpoint address
  * @retval Data Size
  */
uint16_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
  return hpcd->OUT_ep[ep_addr & 0x7F].xfer_count;
 800218c:	f001 017f 	and.w	r1, r1, #127	; 0x7f
 8002190:	eb00 1141 	add.w	r1, r0, r1, lsl #5
}
 8002194:	f8b1 0224 	ldrh.w	r0, [r1, #548]	; 0x224
 8002198:	4770      	bx	lr

0800219a <HAL_PCD_EP_Transmit>:
  * @param  pBuf: pointer to the transmission buffer
  * @param  len: amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800219a:	b570      	push	{r4, r5, r6, lr}
 800219c:	4604      	mov	r4, r0
 800219e:	f001 067f 	and.w	r6, r1, #127	; 0x7f
  PCD_EPTypeDef *ep = NULL;
  
  ep = &hpcd->IN_ep[ep_addr & 0x7F];
  
  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;  
 80021a2:	0170      	lsls	r0, r6, #5
 80021a4:	1825      	adds	r5, r4, r0
  ep->xfer_len = len;
 80021a6:	642b      	str	r3, [r5, #64]	; 0x40
  ep->xfer_count = 0;
 80021a8:	2300      	movs	r3, #0
 80021aa:	646b      	str	r3, [r5, #68]	; 0x44
  ep->is_in = 1;
 80021ac:	2301      	movs	r3, #1
  ep->xfer_buff = pBuf;  
 80021ae:	63ea      	str	r2, [r5, #60]	; 0x3c
  ep->num = ep_addr & 0x7F;
  
  __HAL_LOCK(hpcd);
 80021b0:	f894 23e8 	ldrb.w	r2, [r4, #1000]	; 0x3e8
  ep->is_in = 1;
 80021b4:	f885 3029 	strb.w	r3, [r5, #41]	; 0x29
  __HAL_LOCK(hpcd);
 80021b8:	429a      	cmp	r2, r3
  ep->num = ep_addr & 0x7F;
 80021ba:	f885 6028 	strb.w	r6, [r5, #40]	; 0x28
  __HAL_LOCK(hpcd);
 80021be:	d00a      	beq.n	80021d6 <HAL_PCD_EP_Transmit+0x3c>
  ep = &hpcd->IN_ep[ep_addr & 0x7F];
 80021c0:	3028      	adds	r0, #40	; 0x28
 80021c2:	1821      	adds	r1, r4, r0
  __HAL_LOCK(hpcd);
 80021c4:	f884 33e8 	strb.w	r3, [r4, #1000]	; 0x3e8
  
  if ((ep_addr & 0x7F) == 0 )
  {
    USB_EP0StartXfer(hpcd->Instance , ep);
 80021c8:	6820      	ldr	r0, [r4, #0]
  }
  else
  {
    USB_EPStartXfer(hpcd->Instance , ep);
 80021ca:	f001 f9d3 	bl	8003574 <USB_EPStartXfer>
  }
  
  __HAL_UNLOCK(hpcd);
 80021ce:	2000      	movs	r0, #0
 80021d0:	f884 03e8 	strb.w	r0, [r4, #1000]	; 0x3e8
  
  return HAL_OK;
 80021d4:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(hpcd);
 80021d6:	2002      	movs	r0, #2
}
 80021d8:	bd70      	pop	{r4, r5, r6, pc}
	...

080021dc <HAL_PCD_IRQHandler>:
{
 80021dc:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
 80021e0:	4604      	mov	r4, r0
  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_CTR))
 80021e2:	6800      	ldr	r0, [r0, #0]
 80021e4:	f001 f9ae 	bl	8003544 <USB_ReadInterrupts>
 80021e8:	0400      	lsls	r0, r0, #16
 80021ea:	f100 8094 	bmi.w	8002316 <HAL_PCD_IRQHandler+0x13a>
  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_RESET))
 80021ee:	6820      	ldr	r0, [r4, #0]
 80021f0:	f001 f9a8 	bl	8003544 <USB_ReadInterrupts>
 80021f4:	0541      	lsls	r1, r0, #21
 80021f6:	d50f      	bpl.n	8002218 <HAL_PCD_IRQHandler+0x3c>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 80021f8:	6822      	ldr	r2, [r4, #0]
    HAL_PCD_ResetCallback(hpcd);
 80021fa:	4620      	mov	r0, r4
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 80021fc:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 8002200:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002204:	041b      	lsls	r3, r3, #16
 8002206:	0c1b      	lsrs	r3, r3, #16
 8002208:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
    HAL_PCD_ResetCallback(hpcd);
 800220c:	f003 fd83 	bl	8005d16 <HAL_PCD_ResetCallback>
    HAL_PCD_SetAddress(hpcd, 0);
 8002210:	2100      	movs	r1, #0
 8002212:	4620      	mov	r0, r4
 8002214:	f7ff ff3e 	bl	8002094 <HAL_PCD_SetAddress>
  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_PMAOVR))
 8002218:	6820      	ldr	r0, [r4, #0]
 800221a:	f001 f993 	bl	8003544 <USB_ReadInterrupts>
 800221e:	0447      	lsls	r7, r0, #17
 8002220:	d508      	bpl.n	8002234 <HAL_PCD_IRQHandler+0x58>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);    
 8002222:	6822      	ldr	r2, [r4, #0]
 8002224:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 8002228:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800222c:	041b      	lsls	r3, r3, #16
 800222e:	0c1b      	lsrs	r3, r3, #16
 8002230:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_ERR))
 8002234:	6820      	ldr	r0, [r4, #0]
 8002236:	f001 f985 	bl	8003544 <USB_ReadInterrupts>
 800223a:	0486      	lsls	r6, r0, #18
 800223c:	d508      	bpl.n	8002250 <HAL_PCD_IRQHandler+0x74>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR); 
 800223e:	6822      	ldr	r2, [r4, #0]
 8002240:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 8002244:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002248:	041b      	lsls	r3, r3, #16
 800224a:	0c1b      	lsrs	r3, r3, #16
 800224c:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_WKUP))
 8002250:	6820      	ldr	r0, [r4, #0]
 8002252:	f001 f977 	bl	8003544 <USB_ReadInterrupts>
 8002256:	04c5      	lsls	r5, r0, #19
 8002258:	d518      	bpl.n	800228c <HAL_PCD_IRQHandler+0xb0>
    hpcd->Instance->CNTR &= ~(USB_CNTR_LP_MODE);
 800225a:	6822      	ldr	r2, [r4, #0]
    HAL_PCD_ResumeCallback(hpcd);
 800225c:	4620      	mov	r0, r4
    hpcd->Instance->CNTR &= ~(USB_CNTR_LP_MODE);
 800225e:	f8b2 3040 	ldrh.w	r3, [r2, #64]	; 0x40
 8002262:	f023 0304 	bic.w	r3, r3, #4
 8002266:	041b      	lsls	r3, r3, #16
 8002268:	0c1b      	lsrs	r3, r3, #16
 800226a:	f8a2 3040 	strh.w	r3, [r2, #64]	; 0x40
    hpcd->Instance->CNTR = wInterrupt_Mask;
 800226e:	f44f 433d 	mov.w	r3, #48384	; 0xbd00
 8002272:	f8a2 3040 	strh.w	r3, [r2, #64]	; 0x40
    HAL_PCD_ResumeCallback(hpcd);
 8002276:	f003 fd6b 	bl	8005d50 <HAL_PCD_ResumeCallback>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);     
 800227a:	6822      	ldr	r2, [r4, #0]
 800227c:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 8002280:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002284:	041b      	lsls	r3, r3, #16
 8002286:	0c1b      	lsrs	r3, r3, #16
 8002288:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_SUSP))
 800228c:	6820      	ldr	r0, [r4, #0]
 800228e:	f001 f959 	bl	8003544 <USB_ReadInterrupts>
 8002292:	0500      	lsls	r0, r0, #20
 8002294:	d51d      	bpl.n	80022d2 <HAL_PCD_IRQHandler+0xf6>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);  
 8002296:	6820      	ldr	r0, [r4, #0]
 8002298:	f8b0 3044 	ldrh.w	r3, [r0, #68]	; 0x44
 800229c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80022a0:	041b      	lsls	r3, r3, #16
 80022a2:	0c1b      	lsrs	r3, r3, #16
 80022a4:	f8a0 3044 	strh.w	r3, [r0, #68]	; 0x44
    hpcd->Instance->CNTR |= USB_CNTR_FSUSP;
 80022a8:	f8b0 3040 	ldrh.w	r3, [r0, #64]	; 0x40
 80022ac:	b29b      	uxth	r3, r3
 80022ae:	f043 0308 	orr.w	r3, r3, #8
 80022b2:	f8a0 3040 	strh.w	r3, [r0, #64]	; 0x40
    hpcd->Instance->CNTR |= USB_CNTR_LP_MODE;
 80022b6:	f8b0 3040 	ldrh.w	r3, [r0, #64]	; 0x40
 80022ba:	b29b      	uxth	r3, r3
 80022bc:	f043 0304 	orr.w	r3, r3, #4
 80022c0:	f8a0 3040 	strh.w	r3, [r0, #64]	; 0x40
    if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_WKUP) == 0)
 80022c4:	f001 f93e 	bl	8003544 <USB_ReadInterrupts>
 80022c8:	04c1      	lsls	r1, r0, #19
 80022ca:	d402      	bmi.n	80022d2 <HAL_PCD_IRQHandler+0xf6>
      HAL_PCD_SuspendCallback(hpcd);
 80022cc:	4620      	mov	r0, r4
 80022ce:	f003 fd2f 	bl	8005d30 <HAL_PCD_SuspendCallback>
  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_SOF))
 80022d2:	6820      	ldr	r0, [r4, #0]
 80022d4:	f001 f936 	bl	8003544 <USB_ReadInterrupts>
 80022d8:	0582      	lsls	r2, r0, #22
 80022da:	d50b      	bpl.n	80022f4 <HAL_PCD_IRQHandler+0x118>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF); 
 80022dc:	6822      	ldr	r2, [r4, #0]
    HAL_PCD_SOFCallback(hpcd);
 80022de:	4620      	mov	r0, r4
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF); 
 80022e0:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 80022e4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80022e8:	041b      	lsls	r3, r3, #16
 80022ea:	0c1b      	lsrs	r3, r3, #16
 80022ec:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
    HAL_PCD_SOFCallback(hpcd);
 80022f0:	f003 fd0d 	bl	8005d0e <HAL_PCD_SOFCallback>
  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_ESOF))
 80022f4:	6820      	ldr	r0, [r4, #0]
 80022f6:	f001 f925 	bl	8003544 <USB_ReadInterrupts>
 80022fa:	05c3      	lsls	r3, r0, #23
 80022fc:	d508      	bpl.n	8002310 <HAL_PCD_IRQHandler+0x134>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF); 
 80022fe:	6822      	ldr	r2, [r4, #0]
 8002300:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 8002304:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002308:	041b      	lsls	r3, r3, #16
 800230a:	0c1b      	lsrs	r3, r3, #16
 800230c:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
}
 8002310:	b002      	add	sp, #8
 8002312:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
  PCD_EPTypeDef *ep = NULL;
  uint16_t count = 0;
  uint8_t epindex = 0;
  __IO uint16_t wIstr = 0;  
 8002316:	2300      	movs	r3, #0
      if ((wEPVal & USB_EP_CTR_TX) != 0)
      {
        ep = &hpcd->IN_ep[epindex];
        
        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8002318:	4fc3      	ldr	r7, [pc, #780]	; (8002628 <HAL_PCD_IRQHandler+0x44c>)
          PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 800231a:	f8df 8310 	ldr.w	r8, [pc, #784]	; 800262c <HAL_PCD_IRQHandler+0x450>
          PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 800231e:	f8df 9310 	ldr.w	r9, [pc, #784]	; 8002630 <HAL_PCD_IRQHandler+0x454>
  __IO uint16_t wIstr = 0;  
 8002322:	f8ad 3004 	strh.w	r3, [sp, #4]
  __IO uint16_t wEPVal = 0;
 8002326:	f8ad 3006 	strh.w	r3, [sp, #6]
  while (((wIstr = hpcd->Instance->ISTR) & USB_ISTR_CTR) != 0)
 800232a:	6820      	ldr	r0, [r4, #0]
 800232c:	f8b0 3044 	ldrh.w	r3, [r0, #68]	; 0x44
 8002330:	b29b      	uxth	r3, r3
 8002332:	f8ad 3004 	strh.w	r3, [sp, #4]
 8002336:	041b      	lsls	r3, r3, #16
 8002338:	f57f af59 	bpl.w	80021ee <HAL_PCD_IRQHandler+0x12>
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 800233c:	f8bd 5004 	ldrh.w	r5, [sp, #4]
    if (epindex == 0)
 8002340:	f015 050f 	ands.w	r5, r5, #15
 8002344:	f040 80ab 	bne.w	800249e <HAL_PCD_IRQHandler+0x2c2>
      if ((wIstr & USB_ISTR_DIR) == 0)
 8002348:	f8bd 1004 	ldrh.w	r1, [sp, #4]
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800234c:	8803      	ldrh	r3, [r0, #0]
      if ((wIstr & USB_ISTR_DIR) == 0)
 800234e:	f011 0110 	ands.w	r1, r1, #16
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8002352:	b29b      	uxth	r3, r3
      if ((wIstr & USB_ISTR_DIR) == 0)
 8002354:	d126      	bne.n	80023a4 <HAL_PCD_IRQHandler+0x1c8>
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8002356:	403b      	ands	r3, r7
 8002358:	8003      	strh	r3, [r0, #0]
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800235a:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 800235e:	f894 2028 	ldrb.w	r2, [r4, #40]	; 0x28
 8002362:	b29b      	uxth	r3, r3
 8002364:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8002368:	eb00 0043 	add.w	r0, r0, r3, lsl #1
 800236c:	f8d0 3404 	ldr.w	r3, [r0, #1028]	; 0x404
        ep->xfer_buff += ep->xfer_count;
 8002370:	6be2      	ldr	r2, [r4, #60]	; 0x3c
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8002372:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002376:	6463      	str	r3, [r4, #68]	; 0x44
        ep->xfer_buff += ep->xfer_count;
 8002378:	4413      	add	r3, r2
 800237a:	63e3      	str	r3, [r4, #60]	; 0x3c
        HAL_PCD_DataInStageCallback(hpcd, 0);
 800237c:	4620      	mov	r0, r4
 800237e:	f003 fcbf 	bl	8005d00 <HAL_PCD_DataInStageCallback>
        if((hpcd->USB_Address > 0)&& ( ep->xfer_len == 0))
 8002382:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 8002386:	2b00      	cmp	r3, #0
 8002388:	d0cf      	beq.n	800232a <HAL_PCD_IRQHandler+0x14e>
 800238a:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800238c:	2a00      	cmp	r2, #0
 800238e:	d1cc      	bne.n	800232a <HAL_PCD_IRQHandler+0x14e>
          hpcd->Instance->DADDR = (hpcd->USB_Address | USB_DADDR_EF);
 8002390:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 8002394:	6821      	ldr	r1, [r4, #0]
 8002396:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800239a:	f8a1 304c 	strh.w	r3, [r1, #76]	; 0x4c
          hpcd->USB_Address = 0;
 800239e:	f884 2024 	strb.w	r2, [r4, #36]	; 0x24
 80023a2:	e7c2      	b.n	800232a <HAL_PCD_IRQHandler+0x14e>
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 80023a4:	f8ad 3006 	strh.w	r3, [sp, #6]
        if ((wEPVal & USB_EP_SETUP) != 0)
 80023a8:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 80023ac:	051a      	lsls	r2, r3, #20
 80023ae:	d51f      	bpl.n	80023f0 <HAL_PCD_IRQHandler+0x214>
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80023b0:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 80023b4:	f894 2208 	ldrb.w	r2, [r4, #520]	; 0x208
 80023b8:	b29b      	uxth	r3, r3
 80023ba:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80023be:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 80023c2:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
          USB_ReadPMA(hpcd->Instance, (uint8_t*)hpcd->Setup ,ep->pmaadress , ep->xfer_count);       
 80023c6:	f8b4 220c 	ldrh.w	r2, [r4, #524]	; 0x20c
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80023ca:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80023ce:	f8c4 3224 	str.w	r3, [r4, #548]	; 0x224
          USB_ReadPMA(hpcd->Instance, (uint8_t*)hpcd->Setup ,ep->pmaadress , ep->xfer_count);       
 80023d2:	f504 717b 	add.w	r1, r4, #1004	; 0x3ec
 80023d6:	f001 f9a1 	bl	800371c <USB_ReadPMA>
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0); 
 80023da:	6822      	ldr	r2, [r4, #0]
          HAL_PCD_SetupStageCallback(hpcd);
 80023dc:	4620      	mov	r0, r4
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0); 
 80023de:	8813      	ldrh	r3, [r2, #0]
 80023e0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80023e4:	051b      	lsls	r3, r3, #20
 80023e6:	0d1b      	lsrs	r3, r3, #20
 80023e8:	8013      	strh	r3, [r2, #0]
          HAL_PCD_SetupStageCallback(hpcd);
 80023ea:	f003 fc7b 	bl	8005ce4 <HAL_PCD_SetupStageCallback>
 80023ee:	e79c      	b.n	800232a <HAL_PCD_IRQHandler+0x14e>
        else if ((wEPVal & USB_EP_CTR_RX) != 0)
 80023f0:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 80023f4:	041b      	lsls	r3, r3, #16
 80023f6:	d598      	bpl.n	800232a <HAL_PCD_IRQHandler+0x14e>
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80023f8:	8803      	ldrh	r3, [r0, #0]
 80023fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80023fe:	051b      	lsls	r3, r3, #20
 8002400:	0d1b      	lsrs	r3, r3, #20
 8002402:	8003      	strh	r3, [r0, #0]
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8002404:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 8002408:	f894 2208 	ldrb.w	r2, [r4, #520]	; 0x208
 800240c:	b29b      	uxth	r3, r3
 800240e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8002412:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 8002416:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 800241a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800241e:	f8c4 3224 	str.w	r3, [r4, #548]	; 0x224
          if (ep->xfer_count != 0)
 8002422:	b163      	cbz	r3, 800243e <HAL_PCD_IRQHandler+0x262>
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, ep->xfer_count);
 8002424:	f8b4 220c 	ldrh.w	r2, [r4, #524]	; 0x20c
 8002428:	f8d4 121c 	ldr.w	r1, [r4, #540]	; 0x21c
 800242c:	f001 f976 	bl	800371c <USB_ReadPMA>
            ep->xfer_buff+=ep->xfer_count;
 8002430:	f8d4 321c 	ldr.w	r3, [r4, #540]	; 0x21c
 8002434:	f8d4 2224 	ldr.w	r2, [r4, #548]	; 0x224
 8002438:	4413      	add	r3, r2
 800243a:	f8c4 321c 	str.w	r3, [r4, #540]	; 0x21c
           HAL_PCD_DataOutStageCallback(hpcd, 0);
 800243e:	2100      	movs	r1, #0
 8002440:	4620      	mov	r0, r4
 8002442:	f003 fc55 	bl	8005cf0 <HAL_PCD_DataOutStageCallback>
          PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8002446:	6822      	ldr	r2, [r4, #0]
 8002448:	f8d4 5218 	ldr.w	r5, [r4, #536]	; 0x218
 800244c:	f8b2 1050 	ldrh.w	r1, [r2, #80]	; 0x50
 8002450:	2d3e      	cmp	r5, #62	; 0x3e
 8002452:	b289      	uxth	r1, r1
 8002454:	f101 0106 	add.w	r1, r1, #6
 8002458:	f502 6080 	add.w	r0, r2, #1024	; 0x400
 800245c:	d917      	bls.n	800248e <HAL_PCD_IRQHandler+0x2b2>
 800245e:	f3c5 134f 	ubfx	r3, r5, #5, #16
 8002462:	06ee      	lsls	r6, r5, #27
 8002464:	bf04      	itt	eq
 8002466:	f103 33ff 	addeq.w	r3, r3, #4294967295
 800246a:	b29b      	uxtheq	r3, r3
 800246c:	ea49 2383 	orr.w	r3, r9, r3, lsl #10
 8002470:	b29b      	uxth	r3, r3
 8002472:	f840 3011 	str.w	r3, [r0, r1, lsl #1]
          PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8002476:	8813      	ldrh	r3, [r2, #0]
 8002478:	b29b      	uxth	r3, r3
 800247a:	ea03 0308 	and.w	r3, r3, r8
 800247e:	f483 5340 	eor.w	r3, r3, #12288	; 0x3000
 8002482:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002486:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800248a:	8013      	strh	r3, [r2, #0]
 800248c:	e74d      	b.n	800232a <HAL_PCD_IRQHandler+0x14e>
          PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 800248e:	f3c5 034f 	ubfx	r3, r5, #1, #16
 8002492:	07ed      	lsls	r5, r5, #31
 8002494:	bf44      	itt	mi
 8002496:	3301      	addmi	r3, #1
 8002498:	b29b      	uxthmi	r3, r3
 800249a:	029b      	lsls	r3, r3, #10
 800249c:	e7e8      	b.n	8002470 <HAL_PCD_IRQHandler+0x294>
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 800249e:	f830 3025 	ldrh.w	r3, [r0, r5, lsl #2]
 80024a2:	b29b      	uxth	r3, r3
 80024a4:	f8ad 3006 	strh.w	r3, [sp, #6]
      if ((wEPVal & USB_EP_CTR_RX) != 0)
 80024a8:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 80024ac:	0419      	lsls	r1, r3, #16
 80024ae:	d53d      	bpl.n	800252c <HAL_PCD_IRQHandler+0x350>
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 80024b0:	f830 3025 	ldrh.w	r3, [r0, r5, lsl #2]
        if (ep->doublebuffer == 0)
 80024b4:	ea4f 1a45 	mov.w	sl, r5, lsl #5
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 80024b8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80024bc:	051b      	lsls	r3, r3, #20
 80024be:	0d1b      	lsrs	r3, r3, #20
 80024c0:	f820 3025 	strh.w	r3, [r0, r5, lsl #2]
        if (ep->doublebuffer == 0)
 80024c4:	eb04 010a 	add.w	r1, r4, sl
 80024c8:	f891 3212 	ldrb.w	r3, [r1, #530]	; 0x212
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d16f      	bne.n	80025b0 <HAL_PCD_IRQHandler+0x3d4>
          count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80024d0:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 80024d4:	f891 2208 	ldrb.w	r2, [r1, #520]	; 0x208
 80024d8:	b29b      	uxth	r3, r3
 80024da:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80024de:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 80024e2:	f8d3 640c 	ldr.w	r6, [r3, #1036]	; 0x40c
 80024e6:	f3c6 0609 	ubfx	r6, r6, #0, #10
          if (count != 0)
 80024ea:	b136      	cbz	r6, 80024fa <HAL_PCD_IRQHandler+0x31e>
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 80024ec:	f8b1 220c 	ldrh.w	r2, [r1, #524]	; 0x20c
 80024f0:	4633      	mov	r3, r6
 80024f2:	f8d1 121c 	ldr.w	r1, [r1, #540]	; 0x21c
 80024f6:	f001 f911 	bl	800371c <USB_ReadPMA>
 80024fa:	eb04 010a 	add.w	r1, r4, sl
        ep->xfer_count+=count;
 80024fe:	f8d1 3224 	ldr.w	r3, [r1, #548]	; 0x224
        ep->xfer_buff+=count;
 8002502:	f8d1 221c 	ldr.w	r2, [r1, #540]	; 0x21c
        ep->xfer_count+=count;
 8002506:	4433      	add	r3, r6
 8002508:	f8c1 3224 	str.w	r3, [r1, #548]	; 0x224
        if ((ep->xfer_len == 0) || (count < ep->maxpacket))
 800250c:	f8d1 3220 	ldr.w	r3, [r1, #544]	; 0x220
        ep->xfer_buff+=count;
 8002510:	4432      	add	r2, r6
 8002512:	f8c1 221c 	str.w	r2, [r1, #540]	; 0x21c
        if ((ep->xfer_len == 0) || (count < ep->maxpacket))
 8002516:	b11b      	cbz	r3, 8002520 <HAL_PCD_IRQHandler+0x344>
 8002518:	f8d1 0218 	ldr.w	r0, [r1, #536]	; 0x218
 800251c:	4286      	cmp	r6, r0
 800251e:	d27d      	bcs.n	800261c <HAL_PCD_IRQHandler+0x440>
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8002520:	44a2      	add	sl, r4
 8002522:	f89a 1208 	ldrb.w	r1, [sl, #520]	; 0x208
 8002526:	4620      	mov	r0, r4
 8002528:	f003 fbe2 	bl	8005cf0 <HAL_PCD_DataOutStageCallback>
      if ((wEPVal & USB_EP_CTR_TX) != 0)
 800252c:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8002530:	061a      	lsls	r2, r3, #24
 8002532:	f57f aefa 	bpl.w	800232a <HAL_PCD_IRQHandler+0x14e>
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8002536:	6820      	ldr	r0, [r4, #0]
        
        /* IN double Buffering*/
        if (ep->doublebuffer == 0)
 8002538:	016e      	lsls	r6, r5, #5
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 800253a:	f830 3025 	ldrh.w	r3, [r0, r5, lsl #2]
        if (ep->doublebuffer == 0)
 800253e:	19a1      	adds	r1, r4, r6
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8002540:	b29b      	uxth	r3, r3
 8002542:	403b      	ands	r3, r7
 8002544:	f820 3025 	strh.w	r3, [r0, r5, lsl #2]
        if (ep->doublebuffer == 0)
 8002548:	f891 3032 	ldrb.w	r3, [r1, #50]	; 0x32
 800254c:	3502      	adds	r5, #2
 800254e:	2b00      	cmp	r3, #0
 8002550:	d170      	bne.n	8002634 <HAL_PCD_IRQHandler+0x458>
        {
          ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8002552:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 8002556:	f891 2028 	ldrb.w	r2, [r1, #40]	; 0x28
 800255a:	b29b      	uxth	r3, r3
 800255c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8002560:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 8002564:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8002568:	eb04 1545 	add.w	r5, r4, r5, lsl #5
 800256c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002570:	606b      	str	r3, [r5, #4]
          if (ep->xfer_count != 0)
 8002572:	b11b      	cbz	r3, 800257c <HAL_PCD_IRQHandler+0x3a0>
          {
            USB_WritePMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, ep->xfer_count);
 8002574:	8d8a      	ldrh	r2, [r1, #44]	; 0x2c
 8002576:	6bc9      	ldr	r1, [r1, #60]	; 0x3c
 8002578:	f000 ffea 	bl	8003550 <USB_WritePMA>
            }
          }
          PCD_FreeUserBuffer(hpcd->Instance, ep->num, PCD_EP_DBUF_IN);  
        }
        /*multi-packet on the NON control IN endpoint*/
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800257c:	6822      	ldr	r2, [r4, #0]
 800257e:	4426      	add	r6, r4
 8002580:	f8b2 3050 	ldrh.w	r3, [r2, #80]	; 0x50
 8002584:	f896 1028 	ldrb.w	r1, [r6, #40]	; 0x28
 8002588:	b29b      	uxth	r3, r3
 800258a:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 800258e:	eb02 0343 	add.w	r3, r2, r3, lsl #1
 8002592:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
        ep->xfer_buff+=ep->xfer_count;
 8002596:	6bf3      	ldr	r3, [r6, #60]	; 0x3c
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8002598:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800259c:	6472      	str	r2, [r6, #68]	; 0x44
        ep->xfer_buff+=ep->xfer_count;
 800259e:	441a      	add	r2, r3
       
        /* Zero Length Packet? */
        if (ep->xfer_len == 0)
 80025a0:	6c33      	ldr	r3, [r6, #64]	; 0x40
        ep->xfer_buff+=ep->xfer_count;
 80025a2:	63f2      	str	r2, [r6, #60]	; 0x3c
        {
          /* TX COMPLETE */
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80025a4:	4620      	mov	r0, r4
        if (ep->xfer_len == 0)
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d17a      	bne.n	80026a0 <HAL_PCD_IRQHandler+0x4c4>
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80025aa:	f003 fba9 	bl	8005d00 <HAL_PCD_DataInStageCallback>
 80025ae:	e6bc      	b.n	800232a <HAL_PCD_IRQHandler+0x14e>
          if (PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX)
 80025b0:	f891 3208 	ldrb.w	r3, [r1, #520]	; 0x208
 80025b4:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 80025b8:	00db      	lsls	r3, r3, #3
 80025ba:	f412 4f80 	tst.w	r2, #16384	; 0x4000
            count = PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80025be:	f8b0 2050 	ldrh.w	r2, [r0, #80]	; 0x50
 80025c2:	b292      	uxth	r2, r2
 80025c4:	4413      	add	r3, r2
 80025c6:	eb00 0343 	add.w	r3, r0, r3, lsl #1
          if (PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX)
 80025ca:	d01d      	beq.n	8002608 <HAL_PCD_IRQHandler+0x42c>
            count = PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80025cc:	f8d3 6404 	ldr.w	r6, [r3, #1028]	; 0x404
 80025d0:	f3c6 0609 	ubfx	r6, r6, #0, #10
            if (count != 0)
 80025d4:	b136      	cbz	r6, 80025e4 <HAL_PCD_IRQHandler+0x408>
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 80025d6:	4633      	mov	r3, r6
 80025d8:	f8b1 220e 	ldrh.w	r2, [r1, #526]	; 0x20e
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80025dc:	f8d1 121c 	ldr.w	r1, [r1, #540]	; 0x21c
 80025e0:	f001 f89c 	bl	800371c <USB_ReadPMA>
          PCD_FreeUserBuffer(hpcd->Instance, ep->num, PCD_EP_DBUF_OUT);  
 80025e4:	eb04 030a 	add.w	r3, r4, sl
 80025e8:	f893 1208 	ldrb.w	r1, [r3, #520]	; 0x208
 80025ec:	6822      	ldr	r2, [r4, #0]
 80025ee:	f832 3021 	ldrh.w	r3, [r2, r1, lsl #2]
 80025f2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80025f6:	051b      	lsls	r3, r3, #20
 80025f8:	0d1b      	lsrs	r3, r3, #20
 80025fa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80025fe:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8002602:	f822 3021 	strh.w	r3, [r2, r1, lsl #2]
 8002606:	e778      	b.n	80024fa <HAL_PCD_IRQHandler+0x31e>
            count = PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8002608:	f8d3 640c 	ldr.w	r6, [r3, #1036]	; 0x40c
 800260c:	f3c6 0609 	ubfx	r6, r6, #0, #10
            if (count != 0)
 8002610:	2e00      	cmp	r6, #0
 8002612:	d0e7      	beq.n	80025e4 <HAL_PCD_IRQHandler+0x408>
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8002614:	4633      	mov	r3, r6
 8002616:	f8b1 2210 	ldrh.w	r2, [r1, #528]	; 0x210
 800261a:	e7df      	b.n	80025dc <HAL_PCD_IRQHandler+0x400>
          HAL_PCD_EP_Receive(hpcd, ep->num, ep->xfer_buff, ep->xfer_len);
 800261c:	f891 1208 	ldrb.w	r1, [r1, #520]	; 0x208
 8002620:	4620      	mov	r0, r4
 8002622:	f7ff fd8f 	bl	8002144 <HAL_PCD_EP_Receive>
 8002626:	e781      	b.n	800252c <HAL_PCD_IRQHandler+0x350>
 8002628:	ffff8f0f 	.word	0xffff8f0f
 800262c:	ffffbf8f 	.word	0xffffbf8f
 8002630:	ffff8000 	.word	0xffff8000
          if (PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_TX)
 8002634:	f891 3028 	ldrb.w	r3, [r1, #40]	; 0x28
 8002638:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 800263c:	00db      	lsls	r3, r3, #3
 800263e:	f012 0f40 	tst.w	r2, #64	; 0x40
            ep->xfer_count = PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002642:	f8b0 2050 	ldrh.w	r2, [r0, #80]	; 0x50
 8002646:	b292      	uxth	r2, r2
 8002648:	4413      	add	r3, r2
 800264a:	eb00 0343 	add.w	r3, r0, r3, lsl #1
          if (PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_TX)
 800264e:	d01c      	beq.n	800268a <HAL_PCD_IRQHandler+0x4ae>
            ep->xfer_count = PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002650:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8002654:	eb04 1545 	add.w	r5, r4, r5, lsl #5
 8002658:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800265c:	606b      	str	r3, [r5, #4]
            if (ep->xfer_count != 0)
 800265e:	b11b      	cbz	r3, 8002668 <HAL_PCD_IRQHandler+0x48c>
              USB_WritePMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, ep->xfer_count);
 8002660:	8dca      	ldrh	r2, [r1, #46]	; 0x2e
              USB_WritePMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, ep->xfer_count);
 8002662:	6bc9      	ldr	r1, [r1, #60]	; 0x3c
 8002664:	f000 ff74 	bl	8003550 <USB_WritePMA>
          PCD_FreeUserBuffer(hpcd->Instance, ep->num, PCD_EP_DBUF_IN);  
 8002668:	19a3      	adds	r3, r4, r6
 800266a:	f893 1028 	ldrb.w	r1, [r3, #40]	; 0x28
 800266e:	6822      	ldr	r2, [r4, #0]
 8002670:	f832 3021 	ldrh.w	r3, [r2, r1, lsl #2]
 8002674:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002678:	051b      	lsls	r3, r3, #20
 800267a:	0d1b      	lsrs	r3, r3, #20
 800267c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002680:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002684:	f822 3021 	strh.w	r3, [r2, r1, lsl #2]
 8002688:	e778      	b.n	800257c <HAL_PCD_IRQHandler+0x3a0>
            ep->xfer_count = PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800268a:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 800268e:	eb04 1545 	add.w	r5, r4, r5, lsl #5
 8002692:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002696:	606b      	str	r3, [r5, #4]
            if (ep->xfer_count != 0)
 8002698:	2b00      	cmp	r3, #0
 800269a:	d0e5      	beq.n	8002668 <HAL_PCD_IRQHandler+0x48c>
              USB_WritePMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, ep->xfer_count);
 800269c:	8e0a      	ldrh	r2, [r1, #48]	; 0x30
 800269e:	e7e0      	b.n	8002662 <HAL_PCD_IRQHandler+0x486>
        }
        else
        {
          HAL_PCD_EP_Transmit(hpcd, ep->num, ep->xfer_buff, ep->xfer_len);
 80026a0:	f7ff fd7b 	bl	800219a <HAL_PCD_EP_Transmit>
 80026a4:	e641      	b.n	800232a <HAL_PCD_IRQHandler+0x14e>
 80026a6:	bf00      	nop

080026a8 <HAL_PCD_EP_SetStall>:
  ep->is_stall = 1;
 80026a8:	2201      	movs	r2, #1
{
 80026aa:	b538      	push	{r3, r4, r5, lr}
  if ((0x80 & ep_addr) == 0x80)
 80026ac:	b24b      	sxtb	r3, r1
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	f001 057f 	and.w	r5, r1, #127	; 0x7f
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 80026b4:	bfb5      	itete	lt
 80026b6:	eb00 1145 	addlt.w	r1, r0, r5, lsl #5
    ep = &hpcd->OUT_ep[ep_addr];
 80026ba:	eb00 1141 	addge.w	r1, r0, r1, lsl #5
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 80026be:	3128      	addlt	r1, #40	; 0x28
    ep = &hpcd->OUT_ep[ep_addr];
 80026c0:	f501 7102 	addge.w	r1, r1, #520	; 0x208
  ep->is_in = ((ep_addr & 0x80) == 0x80);
 80026c4:	0fdb      	lsrs	r3, r3, #31
  ep->num   = ep_addr & 0x7F;
 80026c6:	b2ed      	uxtb	r5, r5
  ep->is_stall = 1;
 80026c8:	708a      	strb	r2, [r1, #2]
  ep->num   = ep_addr & 0x7F;
 80026ca:	700d      	strb	r5, [r1, #0]
  ep->is_in = ((ep_addr & 0x80) == 0x80);
 80026cc:	704b      	strb	r3, [r1, #1]
  __HAL_LOCK(hpcd);
 80026ce:	f890 33e8 	ldrb.w	r3, [r0, #1000]	; 0x3e8
{
 80026d2:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd);
 80026d4:	4293      	cmp	r3, r2
 80026d6:	d00e      	beq.n	80026f6 <HAL_PCD_EP_SetStall+0x4e>
 80026d8:	f880 23e8 	strb.w	r2, [r0, #1000]	; 0x3e8
  USB_EPSetStall(hpcd->Instance , ep);
 80026dc:	6800      	ldr	r0, [r0, #0]
 80026de:	f000 feb3 	bl	8003448 <USB_EPSetStall>
  if((ep_addr & 0x7F) == 0)
 80026e2:	b925      	cbnz	r5, 80026ee <HAL_PCD_EP_SetStall+0x46>
    USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 80026e4:	f504 717b 	add.w	r1, r4, #1004	; 0x3ec
 80026e8:	6820      	ldr	r0, [r4, #0]
 80026ea:	f000 ff2f 	bl	800354c <USB_EP0_OutStart>
  __HAL_UNLOCK(hpcd); 
 80026ee:	2000      	movs	r0, #0
 80026f0:	f884 03e8 	strb.w	r0, [r4, #1000]	; 0x3e8
  return HAL_OK;
 80026f4:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(hpcd);
 80026f6:	2002      	movs	r0, #2
}
 80026f8:	bd38      	pop	{r3, r4, r5, pc}

080026fa <HAL_PCD_EP_ClrStall>:
{
 80026fa:	b538      	push	{r3, r4, r5, lr}
  ep->is_stall = 0;
 80026fc:	2400      	movs	r4, #0
  if ((0x80 & ep_addr) == 0x80)
 80026fe:	b24b      	sxtb	r3, r1
 8002700:	2b00      	cmp	r3, #0
 8002702:	f001 027f 	and.w	r2, r1, #127	; 0x7f
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8002706:	bfb5      	itete	lt
 8002708:	eb00 1142 	addlt.w	r1, r0, r2, lsl #5
    ep = &hpcd->OUT_ep[ep_addr];
 800270c:	eb00 1141 	addge.w	r1, r0, r1, lsl #5
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8002710:	3128      	addlt	r1, #40	; 0x28
    ep = &hpcd->OUT_ep[ep_addr];
 8002712:	f501 7102 	addge.w	r1, r1, #520	; 0x208
  ep->is_in = ((ep_addr & 0x80) == 0x80);
 8002716:	0fdb      	lsrs	r3, r3, #31
  ep->is_stall = 0;
 8002718:	708c      	strb	r4, [r1, #2]
  ep->num   = ep_addr & 0x7F;
 800271a:	700a      	strb	r2, [r1, #0]
  ep->is_in = ((ep_addr & 0x80) == 0x80);
 800271c:	704b      	strb	r3, [r1, #1]
  __HAL_LOCK(hpcd); 
 800271e:	f890 33e8 	ldrb.w	r3, [r0, #1000]	; 0x3e8
{
 8002722:	4605      	mov	r5, r0
  __HAL_LOCK(hpcd); 
 8002724:	2b01      	cmp	r3, #1
 8002726:	d009      	beq.n	800273c <HAL_PCD_EP_ClrStall+0x42>
 8002728:	2301      	movs	r3, #1
 800272a:	f880 33e8 	strb.w	r3, [r0, #1000]	; 0x3e8
  USB_EPClearStall(hpcd->Instance , ep);
 800272e:	6800      	ldr	r0, [r0, #0]
 8002730:	f000 febc 	bl	80034ac <USB_EPClearStall>
  __HAL_UNLOCK(hpcd); 
 8002734:	f885 43e8 	strb.w	r4, [r5, #1000]	; 0x3e8
  return HAL_OK;
 8002738:	4620      	mov	r0, r4
 800273a:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(hpcd); 
 800273c:	2002      	movs	r0, #2
}
 800273e:	bd38      	pop	{r3, r4, r5, pc}

08002740 <HAL_PCDEx_PMAConfig>:

{
  PCD_EPTypeDef *ep = NULL;
  
  /* initialize ep structure*/
  if ((0x80 & ep_addr) == 0x80)
 8002740:	f011 0f80 	tst.w	r1, #128	; 0x80
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8002744:	bf1b      	ittet	ne
 8002746:	f001 017f 	andne.w	r1, r1, #127	; 0x7f
 800274a:	eb00 1041 	addne.w	r0, r0, r1, lsl #5
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800274e:	eb00 1041 	addeq.w	r0, r0, r1, lsl #5
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8002752:	3028      	addne	r0, #40	; 0x28
    ep = &hpcd->OUT_ep[ep_addr];
 8002754:	bf08      	it	eq
 8002756:	f500 7002 	addeq.w	r0, r0, #520	; 0x208
  }
  
  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 800275a:	b91a      	cbnz	r2, 8002764 <HAL_PCDEx_PMAConfig+0x24>
  {
    /*Single Buffer*/
    ep->doublebuffer = 0;
 800275c:	7282      	strb	r2, [r0, #10]
    /*Configure te PMA*/
    ep->pmaadress = (uint16_t)pmaadress;
 800275e:	8083      	strh	r3, [r0, #4]
    ep->pmaaddr0 =  pmaadress & 0xFFFF;
    ep->pmaaddr1 =  (pmaadress & 0xFFFF0000) >> 16;
  }
  
  return HAL_OK; 
}
 8002760:	2000      	movs	r0, #0
 8002762:	4770      	bx	lr
    ep->doublebuffer = 1;
 8002764:	2201      	movs	r2, #1
    ep->pmaaddr0 =  pmaadress & 0xFFFF;
 8002766:	80c3      	strh	r3, [r0, #6]
    ep->pmaaddr1 =  (pmaadress & 0xFFFF0000) >> 16;
 8002768:	0c1b      	lsrs	r3, r3, #16
    ep->doublebuffer = 1;
 800276a:	7282      	strb	r2, [r0, #10]
    ep->pmaaddr1 =  (pmaadress & 0xFFFF0000) >> 16;
 800276c:	8103      	strh	r3, [r0, #8]
 800276e:	e7f7      	b.n	8002760 <HAL_PCDEx_PMAConfig+0x20>

08002770 <HAL_RCC_OscConfig>:
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002770:	6803      	ldr	r3, [r0, #0]
{
 8002772:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002776:	07de      	lsls	r6, r3, #31
{
 8002778:	4605      	mov	r5, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800277a:	d434      	bmi.n	80027e6 <HAL_RCC_OscConfig+0x76>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800277c:	682b      	ldr	r3, [r5, #0]
 800277e:	079c      	lsls	r4, r3, #30
 8002780:	f100 80a7 	bmi.w	80028d2 <HAL_RCC_OscConfig+0x162>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002784:	682b      	ldr	r3, [r5, #0]
 8002786:	071a      	lsls	r2, r3, #28
 8002788:	d523      	bpl.n	80027d2 <HAL_RCC_OscConfig+0x62>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800278a:	69aa      	ldr	r2, [r5, #24]
 800278c:	4cbe      	ldr	r4, [pc, #760]	; (8002a88 <HAL_RCC_OscConfig+0x318>)
 800278e:	2301      	movs	r3, #1
 8002790:	49be      	ldr	r1, [pc, #760]	; (8002a8c <HAL_RCC_OscConfig+0x31c>)
 8002792:	2a00      	cmp	r2, #0
 8002794:	f000 8115 	beq.w	80029c2 <HAL_RCC_OscConfig+0x252>
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002798:	fa93 f2a3 	rbit	r2, r3
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800279c:	fab2 f282 	clz	r2, r2
 80027a0:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80027a4:	f7fe fce0 	bl	8001168 <HAL_GetTick>
 80027a8:	2602      	movs	r6, #2
 80027aa:	4607      	mov	r7, r0
 80027ac:	fa96 f3a6 	rbit	r3, r6
 80027b0:	fa96 f3a6 	rbit	r3, r6
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80027b4:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80027b6:	fa96 f3a6 	rbit	r3, r6
 80027ba:	fab3 f383 	clz	r3, r3
 80027be:	f003 031f 	and.w	r3, r3, #31
 80027c2:	fa22 f303 	lsr.w	r3, r2, r3
 80027c6:	07db      	lsls	r3, r3, #31
 80027c8:	f140 80f4 	bpl.w	80029b4 <HAL_RCC_OscConfig+0x244>
          return HAL_TIMEOUT;
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms 
          should be added.*/
      HAL_Delay(1);
 80027cc:	2001      	movs	r0, #1
 80027ce:	f7fe fcd1 	bl	8001174 <HAL_Delay>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80027d2:	682b      	ldr	r3, [r5, #0]
 80027d4:	0759      	lsls	r1, r3, #29
 80027d6:	f100 8114 	bmi.w	8002a02 <HAL_RCC_OscConfig+0x292>

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80027da:	69ea      	ldr	r2, [r5, #28]
 80027dc:	2a00      	cmp	r2, #0
 80027de:	f040 8193 	bne.w	8002b08 <HAL_RCC_OscConfig+0x398>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 80027e2:	2000      	movs	r0, #0
 80027e4:	e020      	b.n	8002828 <HAL_RCC_OscConfig+0xb8>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80027e6:	4ca8      	ldr	r4, [pc, #672]	; (8002a88 <HAL_RCC_OscConfig+0x318>)
 80027e8:	6863      	ldr	r3, [r4, #4]
 80027ea:	f003 030c 	and.w	r3, r3, #12
 80027ee:	2b04      	cmp	r3, #4
 80027f0:	d007      	beq.n	8002802 <HAL_RCC_OscConfig+0x92>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80027f2:	6863      	ldr	r3, [r4, #4]
 80027f4:	f003 030c 	and.w	r3, r3, #12
 80027f8:	2b08      	cmp	r3, #8
 80027fa:	d118      	bne.n	800282e <HAL_RCC_OscConfig+0xbe>
 80027fc:	6863      	ldr	r3, [r4, #4]
 80027fe:	03d8      	lsls	r0, r3, #15
 8002800:	d515      	bpl.n	800282e <HAL_RCC_OscConfig+0xbe>
 8002802:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002806:	fa93 f2a3 	rbit	r2, r3
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800280a:	6822      	ldr	r2, [r4, #0]
 800280c:	fa93 f3a3 	rbit	r3, r3
 8002810:	fab3 f383 	clz	r3, r3
 8002814:	f003 031f 	and.w	r3, r3, #31
 8002818:	fa22 f303 	lsr.w	r3, r2, r3
 800281c:	07d9      	lsls	r1, r3, #31
 800281e:	d5ad      	bpl.n	800277c <HAL_RCC_OscConfig+0xc>
 8002820:	686b      	ldr	r3, [r5, #4]
 8002822:	2b00      	cmp	r3, #0
 8002824:	d1aa      	bne.n	800277c <HAL_RCC_OscConfig+0xc>
        return HAL_ERROR;
 8002826:	2001      	movs	r0, #1
}
 8002828:	b003      	add	sp, #12
 800282a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800282e:	686b      	ldr	r3, [r5, #4]
 8002830:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002834:	d11c      	bne.n	8002870 <HAL_RCC_OscConfig+0x100>
 8002836:	6823      	ldr	r3, [r4, #0]
 8002838:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800283c:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 800283e:	f7fe fc93 	bl	8001168 <HAL_GetTick>
 8002842:	f44f 3600 	mov.w	r6, #131072	; 0x20000
 8002846:	4607      	mov	r7, r0
 8002848:	fa96 f3a6 	rbit	r3, r6
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800284c:	6822      	ldr	r2, [r4, #0]
 800284e:	fa96 f3a6 	rbit	r3, r6
 8002852:	fab3 f383 	clz	r3, r3
 8002856:	f003 031f 	and.w	r3, r3, #31
 800285a:	fa22 f303 	lsr.w	r3, r2, r3
 800285e:	07da      	lsls	r2, r3, #31
 8002860:	d48c      	bmi.n	800277c <HAL_RCC_OscConfig+0xc>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002862:	f7fe fc81 	bl	8001168 <HAL_GetTick>
 8002866:	1bc0      	subs	r0, r0, r7
 8002868:	2864      	cmp	r0, #100	; 0x64
 800286a:	d9ed      	bls.n	8002848 <HAL_RCC_OscConfig+0xd8>
            return HAL_TIMEOUT;
 800286c:	2003      	movs	r0, #3
 800286e:	e7db      	b.n	8002828 <HAL_RCC_OscConfig+0xb8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002870:	bb03      	cbnz	r3, 80028b4 <HAL_RCC_OscConfig+0x144>
 8002872:	6823      	ldr	r3, [r4, #0]
 8002874:	f44f 3600 	mov.w	r6, #131072	; 0x20000
 8002878:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800287c:	6023      	str	r3, [r4, #0]
 800287e:	6823      	ldr	r3, [r4, #0]
 8002880:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002884:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8002886:	f7fe fc6f 	bl	8001168 <HAL_GetTick>
 800288a:	4607      	mov	r7, r0
 800288c:	fa96 f3a6 	rbit	r3, r6
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002890:	6822      	ldr	r2, [r4, #0]
 8002892:	fa96 f3a6 	rbit	r3, r6
 8002896:	fab3 f383 	clz	r3, r3
 800289a:	f003 031f 	and.w	r3, r3, #31
 800289e:	fa22 f303 	lsr.w	r3, r2, r3
 80028a2:	07db      	lsls	r3, r3, #31
 80028a4:	f57f af6a 	bpl.w	800277c <HAL_RCC_OscConfig+0xc>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80028a8:	f7fe fc5e 	bl	8001168 <HAL_GetTick>
 80028ac:	1bc0      	subs	r0, r0, r7
 80028ae:	2864      	cmp	r0, #100	; 0x64
 80028b0:	d9ec      	bls.n	800288c <HAL_RCC_OscConfig+0x11c>
 80028b2:	e7db      	b.n	800286c <HAL_RCC_OscConfig+0xfc>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80028b4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80028b8:	6823      	ldr	r3, [r4, #0]
 80028ba:	d103      	bne.n	80028c4 <HAL_RCC_OscConfig+0x154>
 80028bc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80028c0:	6023      	str	r3, [r4, #0]
 80028c2:	e7b8      	b.n	8002836 <HAL_RCC_OscConfig+0xc6>
 80028c4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80028c8:	6023      	str	r3, [r4, #0]
 80028ca:	6823      	ldr	r3, [r4, #0]
 80028cc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80028d0:	e7b4      	b.n	800283c <HAL_RCC_OscConfig+0xcc>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80028d2:	4c6d      	ldr	r4, [pc, #436]	; (8002a88 <HAL_RCC_OscConfig+0x318>)
 80028d4:	6863      	ldr	r3, [r4, #4]
 80028d6:	f013 0f0c 	tst.w	r3, #12
 80028da:	d007      	beq.n	80028ec <HAL_RCC_OscConfig+0x17c>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80028dc:	6863      	ldr	r3, [r4, #4]
 80028de:	f003 030c 	and.w	r3, r3, #12
 80028e2:	2b08      	cmp	r3, #8
 80028e4:	d120      	bne.n	8002928 <HAL_RCC_OscConfig+0x1b8>
 80028e6:	6863      	ldr	r3, [r4, #4]
 80028e8:	03df      	lsls	r7, r3, #15
 80028ea:	d41d      	bmi.n	8002928 <HAL_RCC_OscConfig+0x1b8>
 80028ec:	2302      	movs	r3, #2
 80028ee:	fa93 f2a3 	rbit	r2, r3
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80028f2:	6822      	ldr	r2, [r4, #0]
 80028f4:	fa93 f3a3 	rbit	r3, r3
 80028f8:	fab3 f383 	clz	r3, r3
 80028fc:	f003 031f 	and.w	r3, r3, #31
 8002900:	fa22 f303 	lsr.w	r3, r2, r3
 8002904:	07de      	lsls	r6, r3, #31
 8002906:	d502      	bpl.n	800290e <HAL_RCC_OscConfig+0x19e>
 8002908:	692b      	ldr	r3, [r5, #16]
 800290a:	2b01      	cmp	r3, #1
 800290c:	d18b      	bne.n	8002826 <HAL_RCC_OscConfig+0xb6>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800290e:	6821      	ldr	r1, [r4, #0]
 8002910:	23f8      	movs	r3, #248	; 0xf8
 8002912:	fa93 f3a3 	rbit	r3, r3
 8002916:	fab3 f283 	clz	r2, r3
 800291a:	696b      	ldr	r3, [r5, #20]
 800291c:	4093      	lsls	r3, r2
 800291e:	f021 02f8 	bic.w	r2, r1, #248	; 0xf8
 8002922:	4313      	orrs	r3, r2
 8002924:	6023      	str	r3, [r4, #0]
 8002926:	e72d      	b.n	8002784 <HAL_RCC_OscConfig+0x14>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002928:	692a      	ldr	r2, [r5, #16]
 800292a:	2301      	movs	r3, #1
 800292c:	b302      	cbz	r2, 8002970 <HAL_RCC_OscConfig+0x200>
 800292e:	fa93 f2a3 	rbit	r2, r3
        __HAL_RCC_HSI_ENABLE();
 8002932:	fab2 f282 	clz	r2, r2
 8002936:	0092      	lsls	r2, r2, #2
 8002938:	f102 4284 	add.w	r2, r2, #1107296256	; 0x42000000
 800293c:	f502 0284 	add.w	r2, r2, #4325376	; 0x420000
 8002940:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8002942:	f7fe fc11 	bl	8001168 <HAL_GetTick>
 8002946:	2602      	movs	r6, #2
 8002948:	4607      	mov	r7, r0
 800294a:	fa96 f3a6 	rbit	r3, r6
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800294e:	6822      	ldr	r2, [r4, #0]
 8002950:	fa96 f3a6 	rbit	r3, r6
 8002954:	fab3 f383 	clz	r3, r3
 8002958:	f003 031f 	and.w	r3, r3, #31
 800295c:	fa22 f303 	lsr.w	r3, r2, r3
 8002960:	07d8      	lsls	r0, r3, #31
 8002962:	d4d4      	bmi.n	800290e <HAL_RCC_OscConfig+0x19e>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002964:	f7fe fc00 	bl	8001168 <HAL_GetTick>
 8002968:	1bc0      	subs	r0, r0, r7
 800296a:	2802      	cmp	r0, #2
 800296c:	d9ed      	bls.n	800294a <HAL_RCC_OscConfig+0x1da>
 800296e:	e77d      	b.n	800286c <HAL_RCC_OscConfig+0xfc>
 8002970:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_HSI_DISABLE();
 8002974:	fab3 f383 	clz	r3, r3
 8002978:	009b      	lsls	r3, r3, #2
 800297a:	f103 4384 	add.w	r3, r3, #1107296256	; 0x42000000
 800297e:	f503 0384 	add.w	r3, r3, #4325376	; 0x420000
 8002982:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8002984:	f7fe fbf0 	bl	8001168 <HAL_GetTick>
 8002988:	2602      	movs	r6, #2
 800298a:	4607      	mov	r7, r0
 800298c:	fa96 f3a6 	rbit	r3, r6
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002990:	6822      	ldr	r2, [r4, #0]
 8002992:	fa96 f3a6 	rbit	r3, r6
 8002996:	fab3 f383 	clz	r3, r3
 800299a:	f003 031f 	and.w	r3, r3, #31
 800299e:	fa22 f303 	lsr.w	r3, r2, r3
 80029a2:	07d9      	lsls	r1, r3, #31
 80029a4:	f57f aeee 	bpl.w	8002784 <HAL_RCC_OscConfig+0x14>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80029a8:	f7fe fbde 	bl	8001168 <HAL_GetTick>
 80029ac:	1bc0      	subs	r0, r0, r7
 80029ae:	2802      	cmp	r0, #2
 80029b0:	d9ec      	bls.n	800298c <HAL_RCC_OscConfig+0x21c>
 80029b2:	e75b      	b.n	800286c <HAL_RCC_OscConfig+0xfc>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80029b4:	f7fe fbd8 	bl	8001168 <HAL_GetTick>
 80029b8:	1bc0      	subs	r0, r0, r7
 80029ba:	2802      	cmp	r0, #2
 80029bc:	f67f aef6 	bls.w	80027ac <HAL_RCC_OscConfig+0x3c>
 80029c0:	e754      	b.n	800286c <HAL_RCC_OscConfig+0xfc>
 80029c2:	fa93 f3a3 	rbit	r3, r3
      __HAL_RCC_LSI_DISABLE();
 80029c6:	fab3 f383 	clz	r3, r3
 80029ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      tickstart = HAL_GetTick();
 80029ce:	f7fe fbcb 	bl	8001168 <HAL_GetTick>
 80029d2:	2602      	movs	r6, #2
 80029d4:	4607      	mov	r7, r0
 80029d6:	fa96 f3a6 	rbit	r3, r6
 80029da:	fa96 f3a6 	rbit	r3, r6
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80029de:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80029e0:	fa96 f3a6 	rbit	r3, r6
 80029e4:	fab3 f383 	clz	r3, r3
 80029e8:	f003 031f 	and.w	r3, r3, #31
 80029ec:	fa22 f303 	lsr.w	r3, r2, r3
 80029f0:	07d8      	lsls	r0, r3, #31
 80029f2:	f57f aeee 	bpl.w	80027d2 <HAL_RCC_OscConfig+0x62>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80029f6:	f7fe fbb7 	bl	8001168 <HAL_GetTick>
 80029fa:	1bc0      	subs	r0, r0, r7
 80029fc:	2802      	cmp	r0, #2
 80029fe:	d9ea      	bls.n	80029d6 <HAL_RCC_OscConfig+0x266>
 8002a00:	e734      	b.n	800286c <HAL_RCC_OscConfig+0xfc>
      __HAL_RCC_PWR_CLK_ENABLE();
 8002a02:	4c21      	ldr	r4, [pc, #132]	; (8002a88 <HAL_RCC_OscConfig+0x318>)
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002a04:	4e22      	ldr	r6, [pc, #136]	; (8002a90 <HAL_RCC_OscConfig+0x320>)
      __HAL_RCC_PWR_CLK_ENABLE();
 8002a06:	69e3      	ldr	r3, [r4, #28]
 8002a08:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a0c:	61e3      	str	r3, [r4, #28]
 8002a0e:	69e3      	ldr	r3, [r4, #28]
 8002a10:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a14:	9301      	str	r3, [sp, #4]
 8002a16:	9b01      	ldr	r3, [sp, #4]
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002a18:	6833      	ldr	r3, [r6, #0]
 8002a1a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002a1e:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8002a20:	f7fe fba2 	bl	8001168 <HAL_GetTick>
 8002a24:	4607      	mov	r7, r0
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8002a26:	6833      	ldr	r3, [r6, #0]
 8002a28:	05da      	lsls	r2, r3, #23
 8002a2a:	d526      	bpl.n	8002a7a <HAL_RCC_OscConfig+0x30a>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002a2c:	68eb      	ldr	r3, [r5, #12]
 8002a2e:	2b01      	cmp	r3, #1
 8002a30:	d130      	bne.n	8002a94 <HAL_RCC_OscConfig+0x324>
 8002a32:	6a23      	ldr	r3, [r4, #32]
 8002a34:	f043 0301 	orr.w	r3, r3, #1
 8002a38:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8002a3a:	f7fe fb95 	bl	8001168 <HAL_GetTick>
 8002a3e:	2602      	movs	r6, #2
 8002a40:	4681      	mov	r9, r0
 8002a42:	46b0      	mov	r8, r6
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002a44:	f241 3788 	movw	r7, #5000	; 0x1388
 8002a48:	fa96 f3a6 	rbit	r3, r6
 8002a4c:	fa96 f3a6 	rbit	r3, r6
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d055      	beq.n	8002b00 <HAL_RCC_OscConfig+0x390>
 8002a54:	6a22      	ldr	r2, [r4, #32]
 8002a56:	fa98 f3a8 	rbit	r3, r8
 8002a5a:	fab3 f383 	clz	r3, r3
 8002a5e:	f003 031f 	and.w	r3, r3, #31
 8002a62:	fa22 f303 	lsr.w	r3, r2, r3
 8002a66:	07db      	lsls	r3, r3, #31
 8002a68:	f53f aeb7 	bmi.w	80027da <HAL_RCC_OscConfig+0x6a>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002a6c:	f7fe fb7c 	bl	8001168 <HAL_GetTick>
 8002a70:	eba0 0009 	sub.w	r0, r0, r9
 8002a74:	42b8      	cmp	r0, r7
 8002a76:	d9e7      	bls.n	8002a48 <HAL_RCC_OscConfig+0x2d8>
 8002a78:	e6f8      	b.n	800286c <HAL_RCC_OscConfig+0xfc>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002a7a:	f7fe fb75 	bl	8001168 <HAL_GetTick>
 8002a7e:	1bc0      	subs	r0, r0, r7
 8002a80:	2864      	cmp	r0, #100	; 0x64
 8002a82:	d9d0      	bls.n	8002a26 <HAL_RCC_OscConfig+0x2b6>
 8002a84:	e6f2      	b.n	800286c <HAL_RCC_OscConfig+0xfc>
 8002a86:	bf00      	nop
 8002a88:	40021000 	.word	0x40021000
 8002a8c:	42420480 	.word	0x42420480
 8002a90:	40007000 	.word	0x40007000
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002a94:	bb33      	cbnz	r3, 8002ae4 <HAL_RCC_OscConfig+0x374>
 8002a96:	6a23      	ldr	r3, [r4, #32]
 8002a98:	2602      	movs	r6, #2
 8002a9a:	f023 0301 	bic.w	r3, r3, #1
 8002a9e:	6223      	str	r3, [r4, #32]
 8002aa0:	6a23      	ldr	r3, [r4, #32]
 8002aa2:	4637      	mov	r7, r6
 8002aa4:	f023 0304 	bic.w	r3, r3, #4
 8002aa8:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8002aaa:	f7fe fb5d 	bl	8001168 <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002aae:	f241 3988 	movw	r9, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8002ab2:	4680      	mov	r8, r0
 8002ab4:	fa96 f3a6 	rbit	r3, r6
 8002ab8:	fa96 f3a6 	rbit	r3, r6
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002abc:	b313      	cbz	r3, 8002b04 <HAL_RCC_OscConfig+0x394>
 8002abe:	6a22      	ldr	r2, [r4, #32]
 8002ac0:	fa97 f3a7 	rbit	r3, r7
 8002ac4:	fab3 f383 	clz	r3, r3
 8002ac8:	f003 031f 	and.w	r3, r3, #31
 8002acc:	fa22 f303 	lsr.w	r3, r2, r3
 8002ad0:	07d8      	lsls	r0, r3, #31
 8002ad2:	f57f ae82 	bpl.w	80027da <HAL_RCC_OscConfig+0x6a>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002ad6:	f7fe fb47 	bl	8001168 <HAL_GetTick>
 8002ada:	eba0 0008 	sub.w	r0, r0, r8
 8002ade:	4548      	cmp	r0, r9
 8002ae0:	d9e8      	bls.n	8002ab4 <HAL_RCC_OscConfig+0x344>
 8002ae2:	e6c3      	b.n	800286c <HAL_RCC_OscConfig+0xfc>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002ae4:	2b05      	cmp	r3, #5
 8002ae6:	6a23      	ldr	r3, [r4, #32]
 8002ae8:	d103      	bne.n	8002af2 <HAL_RCC_OscConfig+0x382>
 8002aea:	f043 0304 	orr.w	r3, r3, #4
 8002aee:	6223      	str	r3, [r4, #32]
 8002af0:	e79f      	b.n	8002a32 <HAL_RCC_OscConfig+0x2c2>
 8002af2:	f023 0301 	bic.w	r3, r3, #1
 8002af6:	6223      	str	r3, [r4, #32]
 8002af8:	6a23      	ldr	r3, [r4, #32]
 8002afa:	f023 0304 	bic.w	r3, r3, #4
 8002afe:	e79b      	b.n	8002a38 <HAL_RCC_OscConfig+0x2c8>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b00:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8002b02:	e7a8      	b.n	8002a56 <HAL_RCC_OscConfig+0x2e6>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b04:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8002b06:	e7db      	b.n	8002ac0 <HAL_RCC_OscConfig+0x350>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002b08:	4c44      	ldr	r4, [pc, #272]	; (8002c1c <HAL_RCC_OscConfig+0x4ac>)
 8002b0a:	6863      	ldr	r3, [r4, #4]
 8002b0c:	f003 030c 	and.w	r3, r3, #12
 8002b10:	2b08      	cmp	r3, #8
 8002b12:	f43f ae88 	beq.w	8002826 <HAL_RCC_OscConfig+0xb6>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002b16:	2a02      	cmp	r2, #2
 8002b18:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002b1c:	d159      	bne.n	8002bd2 <HAL_RCC_OscConfig+0x462>
 8002b1e:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_DISABLE();
 8002b22:	fab3 f383 	clz	r3, r3
 8002b26:	2200      	movs	r2, #0
 8002b28:	009b      	lsls	r3, r3, #2
 8002b2a:	f103 4384 	add.w	r3, r3, #1107296256	; 0x42000000
 8002b2e:	f503 0384 	add.w	r3, r3, #4325376	; 0x420000
 8002b32:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8002b34:	f7fe fb18 	bl	8001168 <HAL_GetTick>
 8002b38:	f04f 7600 	mov.w	r6, #33554432	; 0x2000000
 8002b3c:	4607      	mov	r7, r0
 8002b3e:	fa96 f3a6 	rbit	r3, r6
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002b42:	6822      	ldr	r2, [r4, #0]
 8002b44:	fa96 f3a6 	rbit	r3, r6
 8002b48:	fab3 f383 	clz	r3, r3
 8002b4c:	f003 031f 	and.w	r3, r3, #31
 8002b50:	fa22 f303 	lsr.w	r3, r2, r3
 8002b54:	07d9      	lsls	r1, r3, #31
 8002b56:	d436      	bmi.n	8002bc6 <HAL_RCC_OscConfig+0x456>
        if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002b58:	6a2b      	ldr	r3, [r5, #32]
 8002b5a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002b5e:	d105      	bne.n	8002b6c <HAL_RCC_OscConfig+0x3fc>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002b60:	6862      	ldr	r2, [r4, #4]
 8002b62:	68a9      	ldr	r1, [r5, #8]
 8002b64:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8002b68:	430a      	orrs	r2, r1
 8002b6a:	6062      	str	r2, [r4, #4]
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002b6c:	6862      	ldr	r2, [r4, #4]
 8002b6e:	6a69      	ldr	r1, [r5, #36]	; 0x24
 8002b70:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 8002b74:	430b      	orrs	r3, r1
 8002b76:	4313      	orrs	r3, r2
 8002b78:	6063      	str	r3, [r4, #4]
 8002b7a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002b7e:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_ENABLE();
 8002b82:	fab3 f383 	clz	r3, r3
 8002b86:	2201      	movs	r2, #1
 8002b88:	009b      	lsls	r3, r3, #2
 8002b8a:	f103 4384 	add.w	r3, r3, #1107296256	; 0x42000000
 8002b8e:	f503 0384 	add.w	r3, r3, #4325376	; 0x420000
 8002b92:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8002b94:	f7fe fae8 	bl	8001168 <HAL_GetTick>
 8002b98:	f04f 7500 	mov.w	r5, #33554432	; 0x2000000
 8002b9c:	4606      	mov	r6, r0
 8002b9e:	fa95 f3a5 	rbit	r3, r5
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002ba2:	6822      	ldr	r2, [r4, #0]
 8002ba4:	fa95 f3a5 	rbit	r3, r5
 8002ba8:	fab3 f383 	clz	r3, r3
 8002bac:	f003 031f 	and.w	r3, r3, #31
 8002bb0:	fa22 f303 	lsr.w	r3, r2, r3
 8002bb4:	07da      	lsls	r2, r3, #31
 8002bb6:	f53f ae14 	bmi.w	80027e2 <HAL_RCC_OscConfig+0x72>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002bba:	f7fe fad5 	bl	8001168 <HAL_GetTick>
 8002bbe:	1b80      	subs	r0, r0, r6
 8002bc0:	2802      	cmp	r0, #2
 8002bc2:	d9ec      	bls.n	8002b9e <HAL_RCC_OscConfig+0x42e>
 8002bc4:	e652      	b.n	800286c <HAL_RCC_OscConfig+0xfc>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002bc6:	f7fe facf 	bl	8001168 <HAL_GetTick>
 8002bca:	1bc0      	subs	r0, r0, r7
 8002bcc:	2802      	cmp	r0, #2
 8002bce:	d9b6      	bls.n	8002b3e <HAL_RCC_OscConfig+0x3ce>
 8002bd0:	e64c      	b.n	800286c <HAL_RCC_OscConfig+0xfc>
 8002bd2:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_DISABLE();
 8002bd6:	fab3 f383 	clz	r3, r3
 8002bda:	2200      	movs	r2, #0
 8002bdc:	009b      	lsls	r3, r3, #2
 8002bde:	f103 4384 	add.w	r3, r3, #1107296256	; 0x42000000
 8002be2:	f503 0384 	add.w	r3, r3, #4325376	; 0x420000
 8002be6:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8002be8:	f7fe fabe 	bl	8001168 <HAL_GetTick>
 8002bec:	f04f 7500 	mov.w	r5, #33554432	; 0x2000000
 8002bf0:	4606      	mov	r6, r0
 8002bf2:	fa95 f3a5 	rbit	r3, r5
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002bf6:	6822      	ldr	r2, [r4, #0]
 8002bf8:	fa95 f3a5 	rbit	r3, r5
 8002bfc:	fab3 f383 	clz	r3, r3
 8002c00:	f003 031f 	and.w	r3, r3, #31
 8002c04:	fa22 f303 	lsr.w	r3, r2, r3
 8002c08:	07db      	lsls	r3, r3, #31
 8002c0a:	f57f adea 	bpl.w	80027e2 <HAL_RCC_OscConfig+0x72>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002c0e:	f7fe faab 	bl	8001168 <HAL_GetTick>
 8002c12:	1b80      	subs	r0, r0, r6
 8002c14:	2802      	cmp	r0, #2
 8002c16:	d9ec      	bls.n	8002bf2 <HAL_RCC_OscConfig+0x482>
 8002c18:	e628      	b.n	800286c <HAL_RCC_OscConfig+0xfc>
 8002c1a:	bf00      	nop
 8002c1c:	40021000 	.word	0x40021000

08002c20 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002c20:	b530      	push	{r4, r5, lr}
#if   defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[12] = {0, 0, 4,  5,  6,  7,  8,  9, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = { 1, 2,  3,  4,  5,  6,  7,  8, 9,10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = { 2,  3,  4,  5,  6,  7,  8,  9, 10, 11, 12, 13, 14, 15, 16, 16};
 8002c22:	4b20      	ldr	r3, [pc, #128]	; (8002ca4 <HAL_RCC_GetSysClockFreq+0x84>)
{
 8002c24:	b087      	sub	sp, #28
  const uint8_t aPLLMULFactorTable[16] = { 2,  3,  4,  5,  6,  7,  8,  9, 10, 11, 12, 13, 14, 15, 16, 16};
 8002c26:	ac02      	add	r4, sp, #8
 8002c28:	f103 0510 	add.w	r5, r3, #16
 8002c2c:	4622      	mov	r2, r4
 8002c2e:	6818      	ldr	r0, [r3, #0]
 8002c30:	6859      	ldr	r1, [r3, #4]
 8002c32:	3308      	adds	r3, #8
 8002c34:	c203      	stmia	r2!, {r0, r1}
 8002c36:	42ab      	cmp	r3, r5
 8002c38:	4614      	mov	r4, r2
 8002c3a:	d1f7      	bne.n	8002c2c <HAL_RCC_GetSysClockFreq+0xc>
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = { 1, 2,  3,  4,  5,  6,  7,  8, 9,10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = { 1, 2};
 8002c3c:	2301      	movs	r3, #1
 8002c3e:	f88d 3004 	strb.w	r3, [sp, #4]
 8002c42:	2302      	movs	r3, #2
  uint32_t sysclockfreq = 0;
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0, pll2mul = 0;
#endif /*RCC_CFGR2_PREDIV1SRC*/
  
  tmpreg = RCC->CFGR;
 8002c44:	4c18      	ldr	r4, [pc, #96]	; (8002ca8 <HAL_RCC_GetSysClockFreq+0x88>)
  const uint8_t aPredivFactorTable[2] = { 1, 2};
 8002c46:	f88d 3005 	strb.w	r3, [sp, #5]
  tmpreg = RCC->CFGR;
 8002c4a:	6861      	ldr	r1, [r4, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002c4c:	f001 030c 	and.w	r3, r1, #12
 8002c50:	2b08      	cmp	r3, #8
 8002c52:	d124      	bne.n	8002c9e <HAL_RCC_GetSysClockFreq+0x7e>
 8002c54:	f44f 1370 	mov.w	r3, #3932160	; 0x3c0000
 8002c58:	fa93 f3a3 	rbit	r3, r3
      sysclockfreq = HSE_VALUE;
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> POSITION_VAL(RCC_CFGR_PLLMULL)];
 8002c5c:	fab3 f283 	clz	r2, r3
 8002c60:	f401 1370 	and.w	r3, r1, #3932160	; 0x3c0000
 8002c64:	40d3      	lsrs	r3, r2
 8002c66:	aa06      	add	r2, sp, #24
 8002c68:	4413      	add	r3, r2
 8002c6a:	f813 0c10 	ldrb.w	r0, [r3, #-16]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002c6e:	03cb      	lsls	r3, r1, #15
 8002c70:	d513      	bpl.n	8002c9a <HAL_RCC_GetSysClockFreq+0x7a>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> POSITION_VAL(RCC_CFGR2_PREDIV1)];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> POSITION_VAL(RCC_CFGR_PLLXTPRE)];
 8002c72:	6863      	ldr	r3, [r4, #4]
 8002c74:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002c78:	fa92 f2a2 	rbit	r2, r2
 8002c7c:	fab2 f282 	clz	r2, r2
 8002c80:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c84:	40d3      	lsrs	r3, r2
 8002c86:	aa06      	add	r2, sp, #24
 8002c88:	4413      	add	r3, r2
 8002c8a:	f813 2c14 	ldrb.w	r2, [r3, #-20]
        {
            pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE / prediv) * pllmul);
 8002c8e:	4b07      	ldr	r3, [pc, #28]	; (8002cac <HAL_RCC_GetSysClockFreq+0x8c>)
 8002c90:	fbb3 f3f2 	udiv	r3, r3, r2
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002c94:	4358      	muls	r0, r3
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8002c96:	b007      	add	sp, #28
 8002c98:	bd30      	pop	{r4, r5, pc}
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002c9a:	4b05      	ldr	r3, [pc, #20]	; (8002cb0 <HAL_RCC_GetSysClockFreq+0x90>)
 8002c9c:	e7fa      	b.n	8002c94 <HAL_RCC_GetSysClockFreq+0x74>
      sysclockfreq = HSE_VALUE;
 8002c9e:	4803      	ldr	r0, [pc, #12]	; (8002cac <HAL_RCC_GetSysClockFreq+0x8c>)
  return sysclockfreq;
 8002ca0:	e7f9      	b.n	8002c96 <HAL_RCC_GetSysClockFreq+0x76>
 8002ca2:	bf00      	nop
 8002ca4:	08006510 	.word	0x08006510
 8002ca8:	40021000 	.word	0x40021000
 8002cac:	007a1200 	.word	0x007a1200
 8002cb0:	003d0900 	.word	0x003d0900

08002cb4 <HAL_RCC_ClockConfig>:
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8002cb4:	4a55      	ldr	r2, [pc, #340]	; (8002e0c <HAL_RCC_ClockConfig+0x158>)
{
 8002cb6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8002cba:	6813      	ldr	r3, [r2, #0]
{
 8002cbc:	4606      	mov	r6, r0
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8002cbe:	f003 0307 	and.w	r3, r3, #7
 8002cc2:	428b      	cmp	r3, r1
{
 8002cc4:	460d      	mov	r5, r1
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8002cc6:	d330      	bcc.n	8002d2a <HAL_RCC_ClockConfig+0x76>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002cc8:	6832      	ldr	r2, [r6, #0]
 8002cca:	0794      	lsls	r4, r2, #30
 8002ccc:	d43a      	bmi.n	8002d44 <HAL_RCC_ClockConfig+0x90>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002cce:	07d0      	lsls	r0, r2, #31
 8002cd0:	d440      	bmi.n	8002d54 <HAL_RCC_ClockConfig+0xa0>
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8002cd2:	4a4e      	ldr	r2, [pc, #312]	; (8002e0c <HAL_RCC_ClockConfig+0x158>)
 8002cd4:	6813      	ldr	r3, [r2, #0]
 8002cd6:	f003 0307 	and.w	r3, r3, #7
 8002cda:	429d      	cmp	r5, r3
 8002cdc:	f0c0 8084 	bcc.w	8002de8 <HAL_RCC_ClockConfig+0x134>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ce0:	6832      	ldr	r2, [r6, #0]
 8002ce2:	4c4b      	ldr	r4, [pc, #300]	; (8002e10 <HAL_RCC_ClockConfig+0x15c>)
 8002ce4:	f012 0f04 	tst.w	r2, #4
 8002ce8:	f040 8089 	bne.w	8002dfe <HAL_RCC_ClockConfig+0x14a>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002cec:	0713      	lsls	r3, r2, #28
 8002cee:	d506      	bpl.n	8002cfe <HAL_RCC_ClockConfig+0x4a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002cf0:	6863      	ldr	r3, [r4, #4]
 8002cf2:	6932      	ldr	r2, [r6, #16]
 8002cf4:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8002cf8:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8002cfc:	6063      	str	r3, [r4, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002cfe:	f7ff ff8f 	bl	8002c20 <HAL_RCC_GetSysClockFreq>
 8002d02:	6863      	ldr	r3, [r4, #4]
 8002d04:	22f0      	movs	r2, #240	; 0xf0
 8002d06:	fa92 f2a2 	rbit	r2, r2
 8002d0a:	fab2 f282 	clz	r2, r2
 8002d0e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002d12:	40d3      	lsrs	r3, r2
 8002d14:	4a3f      	ldr	r2, [pc, #252]	; (8002e14 <HAL_RCC_ClockConfig+0x160>)
 8002d16:	5cd3      	ldrb	r3, [r2, r3]
 8002d18:	40d8      	lsrs	r0, r3
 8002d1a:	4b3f      	ldr	r3, [pc, #252]	; (8002e18 <HAL_RCC_ClockConfig+0x164>)
 8002d1c:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8002d1e:	200f      	movs	r0, #15
 8002d20:	f7fe f9f5 	bl	800110e <HAL_InitTick>
  return HAL_OK;
 8002d24:	2000      	movs	r0, #0
}
 8002d26:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d2a:	6813      	ldr	r3, [r2, #0]
 8002d2c:	f023 0307 	bic.w	r3, r3, #7
 8002d30:	430b      	orrs	r3, r1
 8002d32:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002d34:	6813      	ldr	r3, [r2, #0]
 8002d36:	f003 0307 	and.w	r3, r3, #7
 8002d3a:	4299      	cmp	r1, r3
 8002d3c:	d0c4      	beq.n	8002cc8 <HAL_RCC_ClockConfig+0x14>
      return HAL_ERROR;
 8002d3e:	2001      	movs	r0, #1
 8002d40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002d44:	4932      	ldr	r1, [pc, #200]	; (8002e10 <HAL_RCC_ClockConfig+0x15c>)
 8002d46:	68b0      	ldr	r0, [r6, #8]
 8002d48:	684b      	ldr	r3, [r1, #4]
 8002d4a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002d4e:	4303      	orrs	r3, r0
 8002d50:	604b      	str	r3, [r1, #4]
 8002d52:	e7bc      	b.n	8002cce <HAL_RCC_ClockConfig+0x1a>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002d54:	6872      	ldr	r2, [r6, #4]
 8002d56:	4c2e      	ldr	r4, [pc, #184]	; (8002e10 <HAL_RCC_ClockConfig+0x15c>)
 8002d58:	2a01      	cmp	r2, #1
 8002d5a:	d128      	bne.n	8002dae <HAL_RCC_ClockConfig+0xfa>
 8002d5c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002d60:	fa93 f1a3 	rbit	r1, r3
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d64:	6821      	ldr	r1, [r4, #0]
 8002d66:	fa93 f3a3 	rbit	r3, r3
 8002d6a:	fab3 f383 	clz	r3, r3
 8002d6e:	f003 031f 	and.w	r3, r3, #31
 8002d72:	fa21 f303 	lsr.w	r3, r1, r3
 8002d76:	07d9      	lsls	r1, r3, #31
 8002d78:	d5e1      	bpl.n	8002d3e <HAL_RCC_ClockConfig+0x8a>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002d7a:	6863      	ldr	r3, [r4, #4]
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002d7c:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002d80:	f023 0303 	bic.w	r3, r3, #3
 8002d84:	431a      	orrs	r2, r3
 8002d86:	6062      	str	r2, [r4, #4]
    tickstart = HAL_GetTick();
 8002d88:	f7fe f9ee 	bl	8001168 <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002d8c:	6873      	ldr	r3, [r6, #4]
    tickstart = HAL_GetTick();
 8002d8e:	4607      	mov	r7, r0
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002d90:	2b01      	cmp	r3, #1
 8002d92:	d112      	bne.n	8002dba <HAL_RCC_ClockConfig+0x106>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002d94:	6863      	ldr	r3, [r4, #4]
 8002d96:	f003 030c 	and.w	r3, r3, #12
 8002d9a:	2b04      	cmp	r3, #4
 8002d9c:	d099      	beq.n	8002cd2 <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002d9e:	f7fe f9e3 	bl	8001168 <HAL_GetTick>
 8002da2:	1bc0      	subs	r0, r0, r7
 8002da4:	4540      	cmp	r0, r8
 8002da6:	d9f5      	bls.n	8002d94 <HAL_RCC_ClockConfig+0xe0>
          return HAL_TIMEOUT;
 8002da8:	2003      	movs	r0, #3
 8002daa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002dae:	2a02      	cmp	r2, #2
 8002db0:	bf0c      	ite	eq
 8002db2:	f04f 7300 	moveq.w	r3, #33554432	; 0x2000000
 8002db6:	2302      	movne	r3, #2
 8002db8:	e7d2      	b.n	8002d60 <HAL_RCC_ClockConfig+0xac>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002dba:	2b02      	cmp	r3, #2
 8002dbc:	d10f      	bne.n	8002dde <HAL_RCC_ClockConfig+0x12a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002dbe:	6863      	ldr	r3, [r4, #4]
 8002dc0:	f003 030c 	and.w	r3, r3, #12
 8002dc4:	2b08      	cmp	r3, #8
 8002dc6:	d084      	beq.n	8002cd2 <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002dc8:	f7fe f9ce 	bl	8001168 <HAL_GetTick>
 8002dcc:	1bc0      	subs	r0, r0, r7
 8002dce:	4540      	cmp	r0, r8
 8002dd0:	d9f5      	bls.n	8002dbe <HAL_RCC_ClockConfig+0x10a>
 8002dd2:	e7e9      	b.n	8002da8 <HAL_RCC_ClockConfig+0xf4>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002dd4:	f7fe f9c8 	bl	8001168 <HAL_GetTick>
 8002dd8:	1bc0      	subs	r0, r0, r7
 8002dda:	4540      	cmp	r0, r8
 8002ddc:	d8e4      	bhi.n	8002da8 <HAL_RCC_ClockConfig+0xf4>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002dde:	6863      	ldr	r3, [r4, #4]
 8002de0:	f013 0f0c 	tst.w	r3, #12
 8002de4:	d1f6      	bne.n	8002dd4 <HAL_RCC_ClockConfig+0x120>
 8002de6:	e774      	b.n	8002cd2 <HAL_RCC_ClockConfig+0x1e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002de8:	6813      	ldr	r3, [r2, #0]
 8002dea:	f023 0307 	bic.w	r3, r3, #7
 8002dee:	432b      	orrs	r3, r5
 8002df0:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002df2:	6813      	ldr	r3, [r2, #0]
 8002df4:	f003 0307 	and.w	r3, r3, #7
 8002df8:	429d      	cmp	r5, r3
 8002dfa:	d1a0      	bne.n	8002d3e <HAL_RCC_ClockConfig+0x8a>
 8002dfc:	e770      	b.n	8002ce0 <HAL_RCC_ClockConfig+0x2c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002dfe:	6863      	ldr	r3, [r4, #4]
 8002e00:	68f1      	ldr	r1, [r6, #12]
 8002e02:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002e06:	430b      	orrs	r3, r1
 8002e08:	6063      	str	r3, [r4, #4]
 8002e0a:	e76f      	b.n	8002cec <HAL_RCC_ClockConfig+0x38>
 8002e0c:	40022000 	.word	0x40022000
 8002e10:	40021000 	.word	0x40021000
 8002e14:	08006537 	.word	0x08006537
 8002e18:	20000114 	.word	0x20000114

08002e1c <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 8002e1c:	4b01      	ldr	r3, [pc, #4]	; (8002e24 <HAL_RCC_GetHCLKFreq+0x8>)
 8002e1e:	6818      	ldr	r0, [r3, #0]
 8002e20:	4770      	bx	lr
 8002e22:	bf00      	nop
 8002e24:	20000114 	.word	0x20000114

08002e28 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8002e28:	4b08      	ldr	r3, [pc, #32]	; (8002e4c <HAL_RCC_GetPCLK1Freq+0x24>)
 8002e2a:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8002e2e:	685b      	ldr	r3, [r3, #4]
 8002e30:	fa92 f2a2 	rbit	r2, r2
 8002e34:	fab2 f282 	clz	r2, r2
 8002e38:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8002e3c:	40d3      	lsrs	r3, r2
 8002e3e:	4a04      	ldr	r2, [pc, #16]	; (8002e50 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002e40:	5cd3      	ldrb	r3, [r2, r3]
 8002e42:	4a04      	ldr	r2, [pc, #16]	; (8002e54 <HAL_RCC_GetPCLK1Freq+0x2c>)
 8002e44:	6810      	ldr	r0, [r2, #0]
}    
 8002e46:	40d8      	lsrs	r0, r3
 8002e48:	4770      	bx	lr
 8002e4a:	bf00      	nop
 8002e4c:	40021000 	.word	0x40021000
 8002e50:	08006547 	.word	0x08006547
 8002e54:	20000114 	.word	0x20000114

08002e58 <HAL_RCCEx_PeriphCLKConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*------------------------------- RTC/LCD Configuration ------------------------*/ 
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002e58:	6803      	ldr	r3, [r0, #0]
{
 8002e5a:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002e5e:	07dc      	lsls	r4, r3, #31
{
 8002e60:	4605      	mov	r5, r0
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002e62:	d51e      	bpl.n	8002ea2 <HAL_RCCEx_PeriphCLKConfig+0x4a>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8002e64:	4c3c      	ldr	r4, [pc, #240]	; (8002f58 <HAL_RCCEx_PeriphCLKConfig+0x100>)
    
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR, PWR_CR_DBP);
 8002e66:	4e3d      	ldr	r6, [pc, #244]	; (8002f5c <HAL_RCCEx_PeriphCLKConfig+0x104>)
    __HAL_RCC_PWR_CLK_ENABLE();
 8002e68:	69e3      	ldr	r3, [r4, #28]
 8002e6a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002e6e:	61e3      	str	r3, [r4, #28]
 8002e70:	69e3      	ldr	r3, [r4, #28]
 8002e72:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e76:	9301      	str	r3, [sp, #4]
 8002e78:	9b01      	ldr	r3, [sp, #4]
    SET_BIT(PWR->CR, PWR_CR_DBP);
 8002e7a:	6833      	ldr	r3, [r6, #0]
 8002e7c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002e80:	6033      	str	r3, [r6, #0]
    
    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002e82:	f7fe f971 	bl	8001168 <HAL_GetTick>
 8002e86:	4607      	mov	r7, r0
    
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8002e88:	6833      	ldr	r3, [r6, #0]
 8002e8a:	05d8      	lsls	r0, r3, #23
 8002e8c:	d51f      	bpl.n	8002ece <HAL_RCCEx_PeriphCLKConfig+0x76>
        return HAL_TIMEOUT;
      }      
    }
      
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002e8e:	6a23      	ldr	r3, [r4, #32]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002e90:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8002e94:	d124      	bne.n	8002ee0 <HAL_RCCEx_PeriphCLKConfig+0x88>
            return HAL_TIMEOUT;
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8002e96:	6a23      	ldr	r3, [r4, #32]
 8002e98:	686a      	ldr	r2, [r5, #4]
 8002e9a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002e9e:	4313      	orrs	r3, r2
 8002ea0:	6223      	str	r3, [r4, #32]
  }

  /*------------------------------ ADC clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002ea2:	6828      	ldr	r0, [r5, #0]
 8002ea4:	0783      	lsls	r3, r0, #30
 8002ea6:	d506      	bpl.n	8002eb6 <HAL_RCCEx_PeriphCLKConfig+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));
    
    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002ea8:	4a2b      	ldr	r2, [pc, #172]	; (8002f58 <HAL_RCCEx_PeriphCLKConfig+0x100>)
 8002eaa:	68a9      	ldr	r1, [r5, #8]
 8002eac:	6853      	ldr	r3, [r2, #4]
 8002eae:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8002eb2:	430b      	orrs	r3, r1
 8002eb4:	6053      	str	r3, [r2, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002eb6:	f010 0010 	ands.w	r0, r0, #16
 8002eba:	d00e      	beq.n	8002eda <HAL_RCCEx_PeriphCLKConfig+0x82>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002ebc:	4a26      	ldr	r2, [pc, #152]	; (8002f58 <HAL_RCCEx_PeriphCLKConfig+0x100>)
 8002ebe:	6969      	ldr	r1, [r5, #20]
 8002ec0:	6853      	ldr	r3, [r2, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8002ec2:	2000      	movs	r0, #0
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002ec4:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8002ec8:	430b      	orrs	r3, r1
 8002eca:	6053      	str	r3, [r2, #4]
 8002ecc:	e005      	b.n	8002eda <HAL_RCCEx_PeriphCLKConfig+0x82>
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002ece:	f7fe f94b 	bl	8001168 <HAL_GetTick>
 8002ed2:	1bc0      	subs	r0, r0, r7
 8002ed4:	2864      	cmp	r0, #100	; 0x64
 8002ed6:	d9d7      	bls.n	8002e88 <HAL_RCCEx_PeriphCLKConfig+0x30>
        return HAL_TIMEOUT;
 8002ed8:	2003      	movs	r0, #3
}
 8002eda:	b003      	add	sp, #12
 8002edc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002ee0:	686a      	ldr	r2, [r5, #4]
 8002ee2:	f402 7240 	and.w	r2, r2, #768	; 0x300
 8002ee6:	4293      	cmp	r3, r2
 8002ee8:	d0d5      	beq.n	8002e96 <HAL_RCCEx_PeriphCLKConfig+0x3e>
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002eea:	6a21      	ldr	r1, [r4, #32]
 8002eec:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002ef0:	f421 7640 	bic.w	r6, r1, #768	; 0x300
 8002ef4:	fa93 f2a3 	rbit	r2, r3
      __HAL_RCC_BACKUPRESET_FORCE();
 8002ef8:	2701      	movs	r7, #1
 8002efa:	fab2 f282 	clz	r2, r2
 8002efe:	4818      	ldr	r0, [pc, #96]	; (8002f60 <HAL_RCCEx_PeriphCLKConfig+0x108>)
 8002f00:	f840 7022 	str.w	r7, [r0, r2, lsl #2]
 8002f04:	fa93 f3a3 	rbit	r3, r3
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002f08:	2200      	movs	r2, #0
 8002f0a:	fab3 f383 	clz	r3, r3
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002f0e:	07c9      	lsls	r1, r1, #31
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002f10:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      RCC->BDCR = temp_reg;
 8002f14:	6226      	str	r6, [r4, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002f16:	d5be      	bpl.n	8002e96 <HAL_RCCEx_PeriphCLKConfig+0x3e>
        tickstart = HAL_GetTick();
 8002f18:	f7fe f926 	bl	8001168 <HAL_GetTick>
 8002f1c:	2602      	movs	r6, #2
 8002f1e:	4680      	mov	r8, r0
 8002f20:	4637      	mov	r7, r6
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f22:	f241 3988 	movw	r9, #5000	; 0x1388
 8002f26:	fa96 f3a6 	rbit	r3, r6
 8002f2a:	fa96 f3a6 	rbit	r3, r6
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f2e:	b18b      	cbz	r3, 8002f54 <HAL_RCCEx_PeriphCLKConfig+0xfc>
 8002f30:	6a22      	ldr	r2, [r4, #32]
 8002f32:	fa97 f3a7 	rbit	r3, r7
 8002f36:	fab3 f383 	clz	r3, r3
 8002f3a:	f003 031f 	and.w	r3, r3, #31
 8002f3e:	fa22 f303 	lsr.w	r3, r2, r3
 8002f42:	07da      	lsls	r2, r3, #31
 8002f44:	d4a7      	bmi.n	8002e96 <HAL_RCCEx_PeriphCLKConfig+0x3e>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f46:	f7fe f90f 	bl	8001168 <HAL_GetTick>
 8002f4a:	eba0 0008 	sub.w	r0, r0, r8
 8002f4e:	4548      	cmp	r0, r9
 8002f50:	d9e9      	bls.n	8002f26 <HAL_RCCEx_PeriphCLKConfig+0xce>
 8002f52:	e7c1      	b.n	8002ed8 <HAL_RCCEx_PeriphCLKConfig+0x80>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f54:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8002f56:	e7ec      	b.n	8002f32 <HAL_RCCEx_PeriphCLKConfig+0xda>
 8002f58:	40021000 	.word	0x40021000
 8002f5c:	40007000 	.word	0x40007000
 8002f60:	42420400 	.word	0x42420400

08002f64 <USB_CoreInit>:
  * @param  cfg : pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8002f64:	b084      	sub	sp, #16
 8002f66:	a801      	add	r0, sp, #4
 8002f68:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used 
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
}
 8002f6c:	b004      	add	sp, #16
 8002f6e:	2000      	movs	r0, #0
 8002f70:	4770      	bx	lr

08002f72 <USB_EnableGlobalInt>:
  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM | USB_CNTR_SUSPM | USB_CNTR_ERRM \
    | USB_CNTR_ESOFM | USB_CNTR_RESETM;
  
  /* Set interrupt mask */
  USBx->CNTR |= winterruptmask;
 8002f72:	f8b0 3040 	ldrh.w	r3, [r0, #64]	; 0x40
 8002f76:	b29b      	uxth	r3, r3
 8002f78:	f443 433d 	orr.w	r3, r3, #48384	; 0xbd00
 8002f7c:	f8a0 3040 	strh.w	r3, [r0, #64]	; 0x40
  
  return HAL_OK;
}
 8002f80:	2000      	movs	r0, #0
 8002f82:	4770      	bx	lr

08002f84 <USB_DisableGlobalInt>:
  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM | USB_CNTR_SUSPM | USB_CNTR_ERRM \
    | USB_CNTR_ESOFM | USB_CNTR_RESETM;
  
  /* Clear interrupt mask */
  USBx->CNTR &= ~winterruptmask;
 8002f84:	f8b0 3040 	ldrh.w	r3, [r0, #64]	; 0x40
 8002f88:	f423 5374 	bic.w	r3, r3, #15616	; 0x3d00
 8002f8c:	045b      	lsls	r3, r3, #17
 8002f8e:	0c5b      	lsrs	r3, r3, #17
 8002f90:	f8a0 3040 	strh.w	r3, [r0, #64]	; 0x40
  
  return HAL_OK;
}
 8002f94:	2000      	movs	r0, #0
 8002f96:	4770      	bx	lr

08002f98 <USB_SetCurrentMode>:
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used 
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
}
 8002f98:	2000      	movs	r0, #0
 8002f9a:	4770      	bx	lr

08002f9c <USB_DevInit>:
  * @param  cfg  : pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit (USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{    
 8002f9c:	b084      	sub	sp, #16
 8002f9e:	b510      	push	{r4, lr}
 8002fa0:	ac03      	add	r4, sp, #12
 8002fa2:	e884 000e 	stmia.w	r4, {r1, r2, r3}
  
  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
    
  return HAL_OK;
}
 8002fa6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  USBx->CNTR = USB_CNTR_FRES;
 8002faa:	2301      	movs	r3, #1
 8002fac:	f8a0 3040 	strh.w	r3, [r0, #64]	; 0x40
  USBx->CNTR = 0;
 8002fb0:	2300      	movs	r3, #0
}
 8002fb2:	b004      	add	sp, #16
  USBx->CNTR = 0;
 8002fb4:	f8a0 3040 	strh.w	r3, [r0, #64]	; 0x40
  USBx->ISTR = 0;
 8002fb8:	f8a0 3044 	strh.w	r3, [r0, #68]	; 0x44
  USBx->BTABLE = BTABLE_ADDRESS;
 8002fbc:	f8a0 3050 	strh.w	r3, [r0, #80]	; 0x50
}
 8002fc0:	4618      	mov	r0, r3
 8002fc2:	4770      	bx	lr

08002fc4 <USB_ActivateEndpoint>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8002fc4:	b570      	push	{r4, r5, r6, lr}
  /* initialize Endpoint */
  switch (ep->type)
 8002fc6:	78cb      	ldrb	r3, [r1, #3]
 8002fc8:	780a      	ldrb	r2, [r1, #0]
 8002fca:	2b03      	cmp	r3, #3
 8002fcc:	d80f      	bhi.n	8002fee <USB_ActivateEndpoint+0x2a>
 8002fce:	e8df f003 	tbb	[pc, r3]
 8002fd2:	6402      	.short	0x6402
 8002fd4:	5950      	.short	0x5950
  {
  case EP_TYPE_CTRL:
    PCD_SET_EPTYPE(USBx, ep->num, USB_EP_CONTROL);
 8002fd6:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8002fda:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 8002fde:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002fe2:	041b      	lsls	r3, r3, #16
 8002fe4:	0c1b      	lsrs	r3, r3, #16
 8002fe6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
    break;
  case EP_TYPE_INTR:
    PCD_SET_EPTYPE(USBx, ep->num, USB_EP_INTERRUPT);
    break;
  case EP_TYPE_ISOC:
    PCD_SET_EPTYPE(USBx, ep->num, USB_EP_ISOCHRONOUS);
 8002fea:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
    break;
  default:
      break;
  } 
  
  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8002fee:	f640 730f 	movw	r3, #3855	; 0xf0f
 8002ff2:	780c      	ldrb	r4, [r1, #0]
 8002ff4:	f830 2024 	ldrh.w	r2, [r0, r4, lsl #2]
 8002ff8:	f444 4500 	orr.w	r5, r4, #32768	; 0x8000
 8002ffc:	f045 0580 	orr.w	r5, r5, #128	; 0x80
 8003000:	401a      	ands	r2, r3
 8003002:	432a      	orrs	r2, r5
 8003004:	f820 2024 	strh.w	r2, [r0, r4, lsl #2]
  
  if (ep->doublebuffer == 0) 
 8003008:	7a8a      	ldrb	r2, [r1, #10]
 800300a:	780d      	ldrb	r5, [r1, #0]
 800300c:	2a00      	cmp	r2, #0
 800300e:	f040 8098 	bne.w	8003142 <USB_ActivateEndpoint+0x17e>
  {
    if (ep->is_in)
 8003012:	784c      	ldrb	r4, [r1, #1]
 8003014:	888a      	ldrh	r2, [r1, #4]
 8003016:	2c00      	cmp	r4, #0
 8003018:	d04a      	beq.n	80030b0 <USB_ActivateEndpoint+0xec>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800301a:	f8b0 4050 	ldrh.w	r4, [r0, #80]	; 0x50
 800301e:	0852      	lsrs	r2, r2, #1
 8003020:	b2a4      	uxth	r4, r4
 8003022:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8003026:	eb00 0444 	add.w	r4, r0, r4, lsl #1
 800302a:	0052      	lsls	r2, r2, #1
 800302c:	f8c4 2400 	str.w	r2, [r4, #1024]	; 0x400
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8003030:	780c      	ldrb	r4, [r1, #0]
 8003032:	f830 2024 	ldrh.w	r2, [r0, r4, lsl #2]
 8003036:	0652      	lsls	r2, r2, #25
 8003038:	d508      	bpl.n	800304c <USB_ActivateEndpoint+0x88>
 800303a:	f830 2024 	ldrh.w	r2, [r0, r4, lsl #2]
 800303e:	4013      	ands	r3, r2
 8003040:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003044:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8003048:	f820 3024 	strh.w	r3, [r0, r4, lsl #2]
      /* Configure NAK status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK); 
 800304c:	780a      	ldrb	r2, [r1, #0]
 800304e:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8003052:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003056:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800305a:	041b      	lsls	r3, r3, #16
 800305c:	0c1b      	lsrs	r3, r3, #16
 800305e:	f083 0320 	eor.w	r3, r3, #32
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
      /*Set the endpoint Receive buffer counter*/
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8003062:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003066:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800306a:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
    }
  }
  
  return HAL_OK;
}
 800306e:	2000      	movs	r0, #0
 8003070:	bd70      	pop	{r4, r5, r6, pc}
    PCD_SET_EPTYPE(USBx, ep->num, USB_EP_BULK);
 8003072:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8003076:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 800307a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800307e:	041b      	lsls	r3, r3, #16
 8003080:	0c1b      	lsrs	r3, r3, #16
 8003082:	e7b2      	b.n	8002fea <USB_ActivateEndpoint+0x26>
    PCD_SET_EPTYPE(USBx, ep->num, USB_EP_INTERRUPT);
 8003084:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8003088:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 800308c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003090:	041b      	lsls	r3, r3, #16
 8003092:	0c1b      	lsrs	r3, r3, #16
 8003094:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 8003098:	e7a7      	b.n	8002fea <USB_ActivateEndpoint+0x26>
    PCD_SET_EPTYPE(USBx, ep->num, USB_EP_ISOCHRONOUS);
 800309a:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 800309e:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 80030a2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80030a6:	041b      	lsls	r3, r3, #16
 80030a8:	0c1b      	lsrs	r3, r3, #16
 80030aa:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80030ae:	e79c      	b.n	8002fea <USB_ActivateEndpoint+0x26>
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 80030b0:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 80030b4:	0852      	lsrs	r2, r2, #1
 80030b6:	b29b      	uxth	r3, r3
 80030b8:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 80030bc:	3304      	adds	r3, #4
 80030be:	0052      	lsls	r2, r2, #1
 80030c0:	f500 6480 	add.w	r4, r0, #1024	; 0x400
 80030c4:	f844 2013 	str.w	r2, [r4, r3, lsl #1]
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 80030c8:	f8b0 2050 	ldrh.w	r2, [r0, #80]	; 0x50
 80030cc:	780b      	ldrb	r3, [r1, #0]
 80030ce:	690d      	ldr	r5, [r1, #16]
 80030d0:	b292      	uxth	r2, r2
 80030d2:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 80030d6:	2d3e      	cmp	r5, #62	; 0x3e
 80030d8:	f102 0206 	add.w	r2, r2, #6
 80030dc:	d929      	bls.n	8003132 <USB_ActivateEndpoint+0x16e>
 80030de:	f3c5 164f 	ubfx	r6, r5, #5, #16
 80030e2:	06eb      	lsls	r3, r5, #27
 80030e4:	bf04      	itt	eq
 80030e6:	f106 33ff 	addeq.w	r3, r6, #4294967295
 80030ea:	b29e      	uxtheq	r6, r3
 80030ec:	4b6e      	ldr	r3, [pc, #440]	; (80032a8 <USB_ActivateEndpoint+0x2e4>)
 80030ee:	ea43 2386 	orr.w	r3, r3, r6, lsl #10
 80030f2:	b29b      	uxth	r3, r3
 80030f4:	f844 3012 	str.w	r3, [r4, r2, lsl #1]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80030f8:	780a      	ldrb	r2, [r1, #0]
 80030fa:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80030fe:	045e      	lsls	r6, r3, #17
 8003100:	d50b      	bpl.n	800311a <USB_ActivateEndpoint+0x156>
 8003102:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8003106:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800310a:	051b      	lsls	r3, r3, #20
 800310c:	0d1b      	lsrs	r3, r3, #20
 800310e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003112:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003116:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800311a:	780a      	ldrb	r2, [r1, #0]
 800311c:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8003120:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003124:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003128:	041b      	lsls	r3, r3, #16
 800312a:	0c1b      	lsrs	r3, r3, #16
 800312c:	f483 5340 	eor.w	r3, r3, #12288	; 0x3000
 8003130:	e797      	b.n	8003062 <USB_ActivateEndpoint+0x9e>
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8003132:	f3c5 034f 	ubfx	r3, r5, #1, #16
 8003136:	07ed      	lsls	r5, r5, #31
 8003138:	bf44      	itt	mi
 800313a:	3301      	addmi	r3, #1
 800313c:	b29b      	uxthmi	r3, r3
 800313e:	029b      	lsls	r3, r3, #10
 8003140:	e7d7      	b.n	80030f2 <USB_ActivateEndpoint+0x12e>
    PCD_SET_EP_DBUF(USBx, ep->num);
 8003142:	f830 2025 	ldrh.w	r2, [r0, r5, lsl #2]
 8003146:	f422 72f8 	bic.w	r2, r2, #496	; 0x1f0
 800314a:	0512      	lsls	r2, r2, #20
 800314c:	0d12      	lsrs	r2, r2, #20
 800314e:	f442 4201 	orr.w	r2, r2, #33024	; 0x8100
 8003152:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003156:	f820 2025 	strh.w	r2, [r0, r5, lsl #2]
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num,ep->pmaaddr0, ep->pmaaddr1);
 800315a:	f8b0 2050 	ldrh.w	r2, [r0, #80]	; 0x50
 800315e:	780c      	ldrb	r4, [r1, #0]
 8003160:	b292      	uxth	r2, r2
 8003162:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 8003166:	88cc      	ldrh	r4, [r1, #6]
 8003168:	f500 6580 	add.w	r5, r0, #1024	; 0x400
 800316c:	0864      	lsrs	r4, r4, #1
 800316e:	0064      	lsls	r4, r4, #1
 8003170:	f845 4012 	str.w	r4, [r5, r2, lsl #1]
 8003174:	f8b0 2050 	ldrh.w	r2, [r0, #80]	; 0x50
 8003178:	780c      	ldrb	r4, [r1, #0]
 800317a:	b292      	uxth	r2, r2
 800317c:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 8003180:	890c      	ldrh	r4, [r1, #8]
 8003182:	3204      	adds	r2, #4
 8003184:	0864      	lsrs	r4, r4, #1
 8003186:	0064      	lsls	r4, r4, #1
 8003188:	f845 4012 	str.w	r4, [r5, r2, lsl #1]
    if (ep->is_in==0)
 800318c:	784a      	ldrb	r2, [r1, #1]
 800318e:	780c      	ldrb	r4, [r1, #0]
 8003190:	2a00      	cmp	r2, #0
 8003192:	d147      	bne.n	8003224 <USB_ActivateEndpoint+0x260>
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8003194:	f830 2024 	ldrh.w	r2, [r0, r4, lsl #2]
 8003198:	0455      	lsls	r5, r2, #17
 800319a:	d508      	bpl.n	80031ae <USB_ActivateEndpoint+0x1ea>
 800319c:	f830 2024 	ldrh.w	r2, [r0, r4, lsl #2]
 80031a0:	4013      	ands	r3, r2
 80031a2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80031a6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80031aa:	f820 3024 	strh.w	r3, [r0, r4, lsl #2]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80031ae:	780a      	ldrb	r2, [r1, #0]
 80031b0:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80031b4:	065c      	lsls	r4, r3, #25
 80031b6:	d50b      	bpl.n	80031d0 <USB_ActivateEndpoint+0x20c>
 80031b8:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80031bc:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80031c0:	051b      	lsls	r3, r3, #20
 80031c2:	0d1b      	lsrs	r3, r3, #20
 80031c4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80031c8:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80031cc:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_TX_DTOG(USBx, ep->num);
 80031d0:	780a      	ldrb	r2, [r1, #0]
 80031d2:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80031d6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80031da:	051b      	lsls	r3, r3, #20
 80031dc:	0d1b      	lsrs	r3, r3, #20
 80031de:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80031e2:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80031e6:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80031ea:	f248 0280 	movw	r2, #32896	; 0x8080
 80031ee:	780c      	ldrb	r4, [r1, #0]
 80031f0:	f830 3024 	ldrh.w	r3, [r0, r4, lsl #2]
 80031f4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80031f8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80031fc:	041b      	lsls	r3, r3, #16
 80031fe:	0c1b      	lsrs	r3, r3, #16
 8003200:	f483 5340 	eor.w	r3, r3, #12288	; 0x3000
 8003204:	4313      	orrs	r3, r2
 8003206:	f820 3024 	strh.w	r3, [r0, r4, lsl #2]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800320a:	7809      	ldrb	r1, [r1, #0]
 800320c:	f830 3021 	ldrh.w	r3, [r0, r1, lsl #2]
 8003210:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003214:	f023 0340 	bic.w	r3, r3, #64	; 0x40
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8003218:	041b      	lsls	r3, r3, #16
 800321a:	0c1b      	lsrs	r3, r3, #16
 800321c:	4313      	orrs	r3, r2
 800321e:	f820 3021 	strh.w	r3, [r0, r1, lsl #2]
 8003222:	e724      	b.n	800306e <USB_ActivateEndpoint+0xaa>
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8003224:	f830 2024 	ldrh.w	r2, [r0, r4, lsl #2]
 8003228:	0452      	lsls	r2, r2, #17
 800322a:	d508      	bpl.n	800323e <USB_ActivateEndpoint+0x27a>
 800322c:	f830 2024 	ldrh.w	r2, [r0, r4, lsl #2]
 8003230:	4013      	ands	r3, r2
 8003232:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003236:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800323a:	f820 3024 	strh.w	r3, [r0, r4, lsl #2]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800323e:	780a      	ldrb	r2, [r1, #0]
 8003240:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8003244:	065b      	lsls	r3, r3, #25
 8003246:	d50b      	bpl.n	8003260 <USB_ActivateEndpoint+0x29c>
 8003248:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 800324c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003250:	051b      	lsls	r3, r3, #20
 8003252:	0d1b      	lsrs	r3, r3, #20
 8003254:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003258:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800325c:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_RX_DTOG(USBx, ep->num);
 8003260:	780a      	ldrb	r2, [r1, #0]
 8003262:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8003266:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800326a:	051b      	lsls	r3, r3, #20
 800326c:	0d1b      	lsrs	r3, r3, #20
 800326e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003272:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003276:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800327a:	f248 0280 	movw	r2, #32896	; 0x8080
 800327e:	780c      	ldrb	r4, [r1, #0]
 8003280:	f830 3024 	ldrh.w	r3, [r0, r4, lsl #2]
 8003284:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003288:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800328c:	041b      	lsls	r3, r3, #16
 800328e:	0c1b      	lsrs	r3, r3, #16
 8003290:	4313      	orrs	r3, r2
 8003292:	f820 3024 	strh.w	r3, [r0, r4, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8003296:	7809      	ldrb	r1, [r1, #0]
 8003298:	f830 3021 	ldrh.w	r3, [r0, r1, lsl #2]
 800329c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80032a0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80032a4:	e7b8      	b.n	8003218 <USB_ActivateEndpoint+0x254>
 80032a6:	bf00      	nop
 80032a8:	ffff8000 	.word	0xffff8000

080032ac <USB_DeactivateEndpoint>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80032ac:	b510      	push	{r4, lr}
  if (ep->doublebuffer == 0) 
 80032ae:	7a8c      	ldrb	r4, [r1, #10]
 80032b0:	784a      	ldrb	r2, [r1, #1]
 80032b2:	780b      	ldrb	r3, [r1, #0]
 80032b4:	bbcc      	cbnz	r4, 800332a <USB_DeactivateEndpoint+0x7e>
  {
    if (ep->is_in)
 80032b6:	b302      	cbz	r2, 80032fa <USB_DeactivateEndpoint+0x4e>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80032b8:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 80032bc:	0652      	lsls	r2, r2, #25
 80032be:	d50b      	bpl.n	80032d8 <USB_DeactivateEndpoint+0x2c>
 80032c0:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 80032c4:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 80032c8:	0512      	lsls	r2, r2, #20
 80032ca:	0d12      	lsrs	r2, r2, #20
 80032cc:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80032d0:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 80032d4:	f820 2023 	strh.w	r2, [r0, r3, lsl #2]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS); 
 80032d8:	780a      	ldrb	r2, [r1, #0]
 80032da:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80032de:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80032e2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80032e6:	041b      	lsls	r3, r3, #16
 80032e8:	0c1b      	lsrs	r3, r3, #16
 80032ea:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80032ee:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80032f2:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
    }
  }
  
  return HAL_OK;
}
 80032f6:	2000      	movs	r0, #0
 80032f8:	bd10      	pop	{r4, pc}
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80032fa:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 80032fe:	0454      	lsls	r4, r2, #17
 8003300:	d50b      	bpl.n	800331a <USB_DeactivateEndpoint+0x6e>
 8003302:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 8003306:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 800330a:	0512      	lsls	r2, r2, #20
 800330c:	0d12      	lsrs	r2, r2, #20
 800330e:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8003312:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003316:	f820 2023 	strh.w	r2, [r0, r3, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800331a:	780a      	ldrb	r2, [r1, #0]
 800331c:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8003320:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003324:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003328:	e7dd      	b.n	80032e6 <USB_DeactivateEndpoint+0x3a>
    if (ep->is_in==0)
 800332a:	2a00      	cmp	r2, #0
 800332c:	d148      	bne.n	80033c0 <USB_DeactivateEndpoint+0x114>
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800332e:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 8003332:	0452      	lsls	r2, r2, #17
 8003334:	d50b      	bpl.n	800334e <USB_DeactivateEndpoint+0xa2>
 8003336:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 800333a:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 800333e:	0512      	lsls	r2, r2, #20
 8003340:	0d12      	lsrs	r2, r2, #20
 8003342:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8003346:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800334a:	f820 2023 	strh.w	r2, [r0, r3, lsl #2]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800334e:	780a      	ldrb	r2, [r1, #0]
 8003350:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8003354:	065c      	lsls	r4, r3, #25
 8003356:	d50b      	bpl.n	8003370 <USB_DeactivateEndpoint+0xc4>
 8003358:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 800335c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003360:	051b      	lsls	r3, r3, #20
 8003362:	0d1b      	lsrs	r3, r3, #20
 8003364:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003368:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800336c:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_TX_DTOG(USBx, ep->num);
 8003370:	780a      	ldrb	r2, [r1, #0]
 8003372:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8003376:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800337a:	051b      	lsls	r3, r3, #20
 800337c:	0d1b      	lsrs	r3, r3, #20
 800337e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003382:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8003386:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800338a:	f248 0280 	movw	r2, #32896	; 0x8080
 800338e:	780c      	ldrb	r4, [r1, #0]
 8003390:	f830 3024 	ldrh.w	r3, [r0, r4, lsl #2]
 8003394:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003398:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800339c:	041b      	lsls	r3, r3, #16
 800339e:	0c1b      	lsrs	r3, r3, #16
 80033a0:	4313      	orrs	r3, r2
 80033a2:	f820 3024 	strh.w	r3, [r0, r4, lsl #2]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80033a6:	7809      	ldrb	r1, [r1, #0]
 80033a8:	f830 3021 	ldrh.w	r3, [r0, r1, lsl #2]
 80033ac:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80033b0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80033b4:	041b      	lsls	r3, r3, #16
 80033b6:	0c1b      	lsrs	r3, r3, #16
 80033b8:	4313      	orrs	r3, r2
 80033ba:	f820 3021 	strh.w	r3, [r0, r1, lsl #2]
 80033be:	e79a      	b.n	80032f6 <USB_DeactivateEndpoint+0x4a>
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80033c0:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 80033c4:	0452      	lsls	r2, r2, #17
 80033c6:	d50b      	bpl.n	80033e0 <USB_DeactivateEndpoint+0x134>
 80033c8:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 80033cc:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 80033d0:	0512      	lsls	r2, r2, #20
 80033d2:	0d12      	lsrs	r2, r2, #20
 80033d4:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 80033d8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80033dc:	f820 2023 	strh.w	r2, [r0, r3, lsl #2]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80033e0:	780a      	ldrb	r2, [r1, #0]
 80033e2:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80033e6:	065b      	lsls	r3, r3, #25
 80033e8:	d50b      	bpl.n	8003402 <USB_DeactivateEndpoint+0x156>
 80033ea:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80033ee:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80033f2:	051b      	lsls	r3, r3, #20
 80033f4:	0d1b      	lsrs	r3, r3, #20
 80033f6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80033fa:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80033fe:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_RX_DTOG(USBx, ep->num);
 8003402:	780a      	ldrb	r2, [r1, #0]
 8003404:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8003408:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800340c:	051b      	lsls	r3, r3, #20
 800340e:	0d1b      	lsrs	r3, r3, #20
 8003410:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003414:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003418:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800341c:	f248 0280 	movw	r2, #32896	; 0x8080
 8003420:	780c      	ldrb	r4, [r1, #0]
 8003422:	f830 3024 	ldrh.w	r3, [r0, r4, lsl #2]
 8003426:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800342a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800342e:	041b      	lsls	r3, r3, #16
 8003430:	0c1b      	lsrs	r3, r3, #16
 8003432:	4313      	orrs	r3, r2
 8003434:	f820 3024 	strh.w	r3, [r0, r4, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8003438:	7809      	ldrb	r1, [r1, #0]
 800343a:	f830 3021 	ldrh.w	r3, [r0, r1, lsl #2]
 800343e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003442:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003446:	e7b5      	b.n	80033b4 <USB_DeactivateEndpoint+0x108>

08003448 <USB_EPSetStall>:
  * @param  ep: pointer to endpoint structure   
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx , USB_EPTypeDef *ep)
{
  if (ep->num == 0)
 8003448:	780a      	ldrb	r2, [r1, #0]
 800344a:	b98a      	cbnz	r2, 8003470 <USB_EPSetStall+0x28>
  {
    /* This macro sets STALL status for RX & TX*/ 
    PCD_SET_EP_TXRX_STATUS(USBx, ep->num, USB_EP_RX_STALL, USB_EP_TX_STALL); 
 800344c:	8803      	ldrh	r3, [r0, #0]
 800344e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003452:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003456:	041b      	lsls	r3, r3, #16
 8003458:	0c1b      	lsrs	r3, r3, #16
 800345a:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800345e:	f083 0310 	eor.w	r3, r3, #16
 8003462:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003466:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800346a:	8003      	strh	r3, [r0, #0]
    {
      PCD_SET_EP_RX_STATUS(USBx, ep->num , USB_EP_RX_STALL);
    }
  }
  return HAL_OK;
}
 800346c:	2000      	movs	r0, #0
 800346e:	4770      	bx	lr
    if (ep->is_in)
 8003470:	784b      	ldrb	r3, [r1, #1]
 8003472:	b183      	cbz	r3, 8003496 <USB_EPSetStall+0x4e>
      PCD_SET_EP_TX_STATUS(USBx, ep->num , USB_EP_TX_STALL); 
 8003474:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8003478:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800347c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003480:	041b      	lsls	r3, r3, #16
 8003482:	0c1b      	lsrs	r3, r3, #16
 8003484:	f083 0310 	eor.w	r3, r3, #16
      PCD_SET_EP_RX_STATUS(USBx, ep->num , USB_EP_RX_STALL);
 8003488:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800348c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003490:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
 8003494:	e7ea      	b.n	800346c <USB_EPSetStall+0x24>
 8003496:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 800349a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800349e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80034a2:	041b      	lsls	r3, r3, #16
 80034a4:	0c1b      	lsrs	r3, r3, #16
 80034a6:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 80034aa:	e7ed      	b.n	8003488 <USB_EPSetStall+0x40>

080034ac <USB_EPClearStall>:
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
  if (ep->is_in)
 80034ac:	784b      	ldrb	r3, [r1, #1]
 80034ae:	780a      	ldrb	r2, [r1, #0]
 80034b0:	b313      	cbz	r3, 80034f8 <USB_EPClearStall+0x4c>
  {
    PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80034b2:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80034b6:	065b      	lsls	r3, r3, #25
 80034b8:	d50b      	bpl.n	80034d2 <USB_EPClearStall+0x26>
 80034ba:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80034be:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80034c2:	051b      	lsls	r3, r3, #20
 80034c4:	0d1b      	lsrs	r3, r3, #20
 80034c6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80034ca:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80034ce:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 80034d2:	780a      	ldrb	r2, [r1, #0]
 80034d4:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80034d8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80034dc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80034e0:	041b      	lsls	r3, r3, #16
 80034e2:	0c1b      	lsrs	r3, r3, #16
 80034e4:	f083 0330 	eor.w	r3, r3, #48	; 0x30
  }
  else
  {
    PCD_CLEAR_RX_DTOG(USBx, ep->num);
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80034e8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80034ec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80034f0:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
  }
  return HAL_OK;
}
 80034f4:	2000      	movs	r0, #0
 80034f6:	4770      	bx	lr
    PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80034f8:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80034fc:	045b      	lsls	r3, r3, #17
 80034fe:	d50b      	bpl.n	8003518 <USB_EPClearStall+0x6c>
 8003500:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8003504:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003508:	051b      	lsls	r3, r3, #20
 800350a:	0d1b      	lsrs	r3, r3, #20
 800350c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003510:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003514:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8003518:	780a      	ldrb	r2, [r1, #0]
 800351a:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 800351e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003522:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003526:	041b      	lsls	r3, r3, #16
 8003528:	0c1b      	lsrs	r3, r3, #16
 800352a:	f483 5340 	eor.w	r3, r3, #12288	; 0x3000
 800352e:	e7db      	b.n	80034e8 <USB_EPClearStall+0x3c>

08003530 <USB_SetDevAddress>:
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress (USB_TypeDef *USBx, uint8_t address)
{
  if(address == 0) 
 8003530:	b911      	cbnz	r1, 8003538 <USB_SetDevAddress+0x8>
  {
   /* set device address and enable function */
   USBx->DADDR = USB_DADDR_EF;
 8003532:	2380      	movs	r3, #128	; 0x80
 8003534:	f8a0 304c 	strh.w	r3, [r0, #76]	; 0x4c
  }
  
  return HAL_OK;
}
 8003538:	2000      	movs	r0, #0
 800353a:	4770      	bx	lr

0800353c <USB_DevConnect>:
 800353c:	2000      	movs	r0, #0
 800353e:	4770      	bx	lr

08003540 <USB_DevDisconnect>:
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used 
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
}
 8003540:	2000      	movs	r0, #0
 8003542:	4770      	bx	lr

08003544 <USB_ReadInterrupts>:
  */
uint32_t  USB_ReadInterrupts (USB_TypeDef *USBx)
{
  uint32_t tmpreg = 0;
  
  tmpreg = USBx->ISTR;
 8003544:	f8b0 0044 	ldrh.w	r0, [r0, #68]	; 0x44
  return tmpreg;
}
 8003548:	b280      	uxth	r0, r0
 800354a:	4770      	bx	lr

0800354c <USB_EP0_OutStart>:
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used 
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
}
 800354c:	2000      	movs	r0, #0
 800354e:	4770      	bx	lr

08003550 <USB_WritePMA>:
  * @param  wPMABufAddr : address into PMA.
  * @param  wNBytes : number of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8003550:	b510      	push	{r4, lr}
  uint32_t nbytes = (wNBytes + 1) >> 1;   /* nbytes = (wNBytes + 1) / 2 */
  uint32_t index = 0, temp1 = 0, temp2 = 0;
  uint16_t *pdwVal = NULL;
  
  pdwVal = (uint16_t *)(wPMABufAddr * 2 + (uint32_t)USBx + 0x400);
  for (index = nbytes; index != 0; index--)
 8003552:	2400      	movs	r4, #0
  uint32_t nbytes = (wNBytes + 1) >> 1;   /* nbytes = (wNBytes + 1) / 2 */
 8003554:	3301      	adds	r3, #1
  pdwVal = (uint16_t *)(wPMABufAddr * 2 + (uint32_t)USBx + 0x400);
 8003556:	f500 6080 	add.w	r0, r0, #1024	; 0x400
  uint32_t nbytes = (wNBytes + 1) >> 1;   /* nbytes = (wNBytes + 1) / 2 */
 800355a:	105b      	asrs	r3, r3, #1
  pdwVal = (uint16_t *)(wPMABufAddr * 2 + (uint32_t)USBx + 0x400);
 800355c:	eb00 0242 	add.w	r2, r0, r2, lsl #1
  for (index = nbytes; index != 0; index--)
 8003560:	42a3      	cmp	r3, r4
 8003562:	d100      	bne.n	8003566 <USB_WritePMA+0x16>
    temp2 = temp1 | (uint16_t) * pbUsrBuf << 8;
    *pdwVal++ = temp2;
    pdwVal++;
    pbUsrBuf++;
  }
}
 8003564:	bd10      	pop	{r4, pc}
 8003566:	f831 0b02 	ldrh.w	r0, [r1], #2
    *pdwVal++ = temp2;
 800356a:	f822 0024 	strh.w	r0, [r2, r4, lsl #2]
 800356e:	3401      	adds	r4, #1
 8003570:	e7f6      	b.n	8003560 <USB_WritePMA+0x10>
	...

08003574 <USB_EPStartXfer>:
{
 8003574:	b570      	push	{r4, r5, r6, lr}
 8003576:	460e      	mov	r6, r1
  uint32_t len = ep->xfer_len;
 8003578:	698a      	ldr	r2, [r1, #24]
  if (ep->is_in == 1)
 800357a:	7849      	ldrb	r1, [r1, #1]
{
 800357c:	4605      	mov	r5, r0
  if (ep->is_in == 1)
 800357e:	2901      	cmp	r1, #1
 8003580:	6933      	ldr	r3, [r6, #16]
 8003582:	7ab0      	ldrb	r0, [r6, #10]
 8003584:	d15e      	bne.n	8003644 <USB_EPStartXfer+0xd0>
    if (ep->xfer_len > ep->maxpacket)
 8003586:	429a      	cmp	r2, r3
 8003588:	461c      	mov	r4, r3
      ep->xfer_len =0;
 800358a:	bf9b      	ittet	ls
 800358c:	2300      	movls	r3, #0
 800358e:	4614      	movls	r4, r2
      ep->xfer_len-=len; 
 8003590:	1ad2      	subhi	r2, r2, r3
      ep->xfer_len =0;
 8003592:	61b3      	strls	r3, [r6, #24]
      ep->xfer_len-=len; 
 8003594:	bf88      	it	hi
 8003596:	61b2      	strhi	r2, [r6, #24]
 8003598:	b2a3      	uxth	r3, r4
    if (ep->doublebuffer == 0) 
 800359a:	bb08      	cbnz	r0, 80035e0 <USB_EPStartXfer+0x6c>
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, len);
 800359c:	88b2      	ldrh	r2, [r6, #4]
 800359e:	6971      	ldr	r1, [r6, #20]
 80035a0:	4628      	mov	r0, r5
 80035a2:	f7ff ffd5 	bl	8003550 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 80035a6:	f8b5 3050 	ldrh.w	r3, [r5, #80]	; 0x50
 80035aa:	7832      	ldrb	r2, [r6, #0]
 80035ac:	b29b      	uxth	r3, r3
 80035ae:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80035b2:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 80035b6:	f8c3 4404 	str.w	r4, [r3, #1028]	; 0x404
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 80035ba:	7832      	ldrb	r2, [r6, #0]
 80035bc:	f835 3022 	ldrh.w	r3, [r5, r2, lsl #2]
 80035c0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80035c4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80035c8:	041b      	lsls	r3, r3, #16
 80035ca:	0c1b      	lsrs	r3, r3, #16
 80035cc:	f083 0330 	eor.w	r3, r3, #48	; 0x30
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80035d0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80035d4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80035d8:	f825 3022 	strh.w	r3, [r5, r2, lsl #2]
}
 80035dc:	2000      	movs	r0, #0
 80035de:	bd70      	pop	{r4, r5, r6, pc}
      if (PCD_GET_ENDPOINT(USBx, ep->num)& USB_EP_DTOG_TX)
 80035e0:	7832      	ldrb	r2, [r6, #0]
      USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, len);
 80035e2:	4628      	mov	r0, r5
      if (PCD_GET_ENDPOINT(USBx, ep->num)& USB_EP_DTOG_TX)
 80035e4:	f835 1022 	ldrh.w	r1, [r5, r2, lsl #2]
 80035e8:	00d2      	lsls	r2, r2, #3
 80035ea:	f011 0f40 	tst.w	r1, #64	; 0x40
        PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80035ee:	f8b5 1050 	ldrh.w	r1, [r5, #80]	; 0x50
 80035f2:	b289      	uxth	r1, r1
 80035f4:	440a      	add	r2, r1
 80035f6:	eb05 0242 	add.w	r2, r5, r2, lsl #1
 80035fa:	f8c2 4404 	str.w	r4, [r2, #1028]	; 0x404
      USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, len);
 80035fe:	6971      	ldr	r1, [r6, #20]
        pmabuffer = ep->pmaaddr1;
 8003600:	bf14      	ite	ne
 8003602:	8932      	ldrhne	r2, [r6, #8]
        pmabuffer = ep->pmaaddr0;
 8003604:	88f2      	ldrheq	r2, [r6, #6]
      USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, len);
 8003606:	f7ff ffa3 	bl	8003550 <USB_WritePMA>
      PCD_FreeUserBuffer(USBx, ep->num, ep->is_in);
 800360a:	7873      	ldrb	r3, [r6, #1]
 800360c:	7832      	ldrb	r2, [r6, #0]
 800360e:	b963      	cbnz	r3, 800362a <USB_EPStartXfer+0xb6>
 8003610:	f835 3022 	ldrh.w	r3, [r5, r2, lsl #2]
 8003614:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003618:	051b      	lsls	r3, r3, #20
 800361a:	0d1b      	lsrs	r3, r3, #20
 800361c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003620:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8003624:	f825 3022 	strh.w	r3, [r5, r2, lsl #2]
 8003628:	e7c7      	b.n	80035ba <USB_EPStartXfer+0x46>
 800362a:	2b01      	cmp	r3, #1
 800362c:	d1c5      	bne.n	80035ba <USB_EPStartXfer+0x46>
 800362e:	f835 3022 	ldrh.w	r3, [r5, r2, lsl #2]
 8003632:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003636:	051b      	lsls	r3, r3, #20
 8003638:	0d1b      	lsrs	r3, r3, #20
 800363a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800363e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003642:	e7ef      	b.n	8003624 <USB_EPStartXfer+0xb0>
    if (ep->xfer_len > ep->maxpacket)
 8003644:	429a      	cmp	r2, r3
      ep->xfer_len =0;
 8003646:	bf93      	iteet	ls
 8003648:	2300      	movls	r3, #0
      ep->xfer_len-=len; 
 800364a:	1ad2      	subhi	r2, r2, r3
 800364c:	61b2      	strhi	r2, [r6, #24]
      ep->xfer_len =0;
 800364e:	61b3      	strls	r3, [r6, #24]
 8003650:	bf98      	it	ls
 8003652:	4613      	movls	r3, r2
 8003654:	7832      	ldrb	r2, [r6, #0]
    if (ep->doublebuffer == 0) 
 8003656:	bb18      	cbnz	r0, 80036a0 <USB_EPStartXfer+0x12c>
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 8003658:	f8b5 1050 	ldrh.w	r1, [r5, #80]	; 0x50
 800365c:	2b3e      	cmp	r3, #62	; 0x3e
 800365e:	b289      	uxth	r1, r1
 8003660:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 8003664:	f101 0106 	add.w	r1, r1, #6
 8003668:	f505 6080 	add.w	r0, r5, #1024	; 0x400
 800366c:	d949      	bls.n	8003702 <USB_EPStartXfer+0x18e>
 800366e:	f3c3 124f 	ubfx	r2, r3, #5, #16
 8003672:	06dc      	lsls	r4, r3, #27
 8003674:	bf04      	itt	eq
 8003676:	f102 33ff 	addeq.w	r3, r2, #4294967295
 800367a:	b29a      	uxtheq	r2, r3
 800367c:	4b26      	ldr	r3, [pc, #152]	; (8003718 <USB_EPStartXfer+0x1a4>)
 800367e:	ea43 2382 	orr.w	r3, r3, r2, lsl #10
 8003682:	b29b      	uxth	r3, r3
 8003684:	f840 3011 	str.w	r3, [r0, r1, lsl #1]
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8003688:	7832      	ldrb	r2, [r6, #0]
 800368a:	f835 3022 	ldrh.w	r3, [r5, r2, lsl #2]
 800368e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003692:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003696:	041b      	lsls	r3, r3, #16
 8003698:	0c1b      	lsrs	r3, r3, #16
 800369a:	f483 5340 	eor.w	r3, r3, #12288	; 0x3000
 800369e:	e797      	b.n	80035d0 <USB_EPStartXfer+0x5c>
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 80036a0:	b9b9      	cbnz	r1, 80036d2 <USB_EPStartXfer+0x15e>
 80036a2:	f8b5 1050 	ldrh.w	r1, [r5, #80]	; 0x50
 80036a6:	2b3e      	cmp	r3, #62	; 0x3e
 80036a8:	b289      	uxth	r1, r1
 80036aa:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 80036ae:	f101 0102 	add.w	r1, r1, #2
 80036b2:	f505 6480 	add.w	r4, r5, #1024	; 0x400
 80036b6:	d91c      	bls.n	80036f2 <USB_EPStartXfer+0x17e>
 80036b8:	f3c3 104f 	ubfx	r0, r3, #5, #16
 80036bc:	06da      	lsls	r2, r3, #27
 80036be:	bf04      	itt	eq
 80036c0:	f100 32ff 	addeq.w	r2, r0, #4294967295
 80036c4:	b290      	uxtheq	r0, r2
 80036c6:	4a14      	ldr	r2, [pc, #80]	; (8003718 <USB_EPStartXfer+0x1a4>)
 80036c8:	ea42 2280 	orr.w	r2, r2, r0, lsl #10
 80036cc:	b292      	uxth	r2, r2
 80036ce:	f844 2011 	str.w	r2, [r4, r1, lsl #1]
 80036d2:	7871      	ldrb	r1, [r6, #1]
 80036d4:	7832      	ldrb	r2, [r6, #0]
 80036d6:	2900      	cmp	r1, #0
 80036d8:	d0be      	beq.n	8003658 <USB_EPStartXfer+0xe4>
 80036da:	2901      	cmp	r1, #1
 80036dc:	d1d4      	bne.n	8003688 <USB_EPStartXfer+0x114>
 80036de:	f8b5 1050 	ldrh.w	r1, [r5, #80]	; 0x50
 80036e2:	b289      	uxth	r1, r1
 80036e4:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 80036e8:	eb05 0141 	add.w	r1, r5, r1, lsl #1
 80036ec:	f8c1 3404 	str.w	r3, [r1, #1028]	; 0x404
 80036f0:	e7ca      	b.n	8003688 <USB_EPStartXfer+0x114>
 80036f2:	f3c3 024f 	ubfx	r2, r3, #1, #16
 80036f6:	07d8      	lsls	r0, r3, #31
 80036f8:	bf44      	itt	mi
 80036fa:	3201      	addmi	r2, #1
 80036fc:	b292      	uxthmi	r2, r2
 80036fe:	0292      	lsls	r2, r2, #10
 8003700:	e7e4      	b.n	80036cc <USB_EPStartXfer+0x158>
 8003702:	f3c3 024f 	ubfx	r2, r3, #1, #16
 8003706:	07db      	lsls	r3, r3, #31
 8003708:	bf44      	itt	mi
 800370a:	3201      	addmi	r2, #1
 800370c:	b292      	uxthmi	r2, r2
 800370e:	0292      	lsls	r2, r2, #10
 8003710:	b292      	uxth	r2, r2
 8003712:	f840 2011 	str.w	r2, [r0, r1, lsl #1]
 8003716:	e7b7      	b.n	8003688 <USB_EPStartXfer+0x114>
 8003718:	ffff8000 	.word	0xffff8000

0800371c <USB_ReadPMA>:
  * @param  wPMABufAddr : address into PMA.
  * @param  wNBytes : number of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800371c:	b510      	push	{r4, lr}
  uint32_t nbytes = (wNBytes + 1) >> 1;/* /2*/
  uint32_t index = 0;
  uint32_t *pdwVal = NULL;
  
  pdwVal = (uint32_t *)(wPMABufAddr * 2 + (uint32_t)USBx + 0x400);
  for (index = nbytes; index != 0; index--)
 800371e:	2400      	movs	r4, #0
  uint32_t nbytes = (wNBytes + 1) >> 1;/* /2*/
 8003720:	3301      	adds	r3, #1
  pdwVal = (uint32_t *)(wPMABufAddr * 2 + (uint32_t)USBx + 0x400);
 8003722:	f500 6080 	add.w	r0, r0, #1024	; 0x400
  uint32_t nbytes = (wNBytes + 1) >> 1;/* /2*/
 8003726:	105b      	asrs	r3, r3, #1
  pdwVal = (uint32_t *)(wPMABufAddr * 2 + (uint32_t)USBx + 0x400);
 8003728:	eb00 0242 	add.w	r2, r0, r2, lsl #1
  for (index = nbytes; index != 0; index--)
 800372c:	42a3      	cmp	r3, r4
 800372e:	d100      	bne.n	8003732 <USB_ReadPMA+0x16>
  {
    *(uint16_t*)pbUsrBuf++ = *pdwVal++;
    pbUsrBuf++;
  }
}
 8003730:	bd10      	pop	{r4, pc}
    *(uint16_t*)pbUsrBuf++ = *pdwVal++;
 8003732:	f852 0024 	ldr.w	r0, [r2, r4, lsl #2]
 8003736:	f821 0014 	strh.w	r0, [r1, r4, lsl #1]
 800373a:	3401      	adds	r4, #1
 800373c:	e7f6      	b.n	800372c <USB_ReadPMA+0x10>

0800373e <USBD_CDC_DataIn>:
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn (USBD_HandleTypeDef *pdev, uint8_t epnum)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 800373e:	f8d0 3218 	ldr.w	r3, [r0, #536]	; 0x218
  
  if(pdev->pClassData != NULL)
 8003742:	b11b      	cbz	r3, 800374c <USBD_CDC_DataIn+0xe>
  {
    
    hcdc->TxState = 0;
 8003744:	2000      	movs	r0, #0
 8003746:	f8c3 0214 	str.w	r0, [r3, #532]	; 0x214

    return USBD_OK;
 800374a:	4770      	bx	lr
  }
  else
  {
    return USBD_FAIL;
 800374c:	2002      	movs	r0, #2
  }
}
 800374e:	4770      	bx	lr

08003750 <USBD_CDC_EP0_RxReady>:
  */
static uint8_t  USBD_CDC_EP0_RxReady (USBD_HandleTypeDef *pdev)
{ 
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
  
  if((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFF))
 8003750:	f8d0 321c 	ldr.w	r3, [r0, #540]	; 0x21c
{ 
 8003754:	b510      	push	{r4, lr}
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8003756:	f8d0 4218 	ldr.w	r4, [r0, #536]	; 0x218
  if((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFF))
 800375a:	b15b      	cbz	r3, 8003774 <USBD_CDC_EP0_RxReady+0x24>
 800375c:	f894 0200 	ldrb.w	r0, [r4, #512]	; 0x200
 8003760:	28ff      	cmp	r0, #255	; 0xff
 8003762:	d007      	beq.n	8003774 <USBD_CDC_EP0_RxReady+0x24>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8003764:	689b      	ldr	r3, [r3, #8]
 8003766:	f894 2201 	ldrb.w	r2, [r4, #513]	; 0x201
 800376a:	4621      	mov	r1, r4
 800376c:	4798      	blx	r3
                                                      (uint8_t *)hcdc->data,
                                                      hcdc->CmdLength);
      hcdc->CmdOpCode = 0xFF; 
 800376e:	23ff      	movs	r3, #255	; 0xff
 8003770:	f884 3200 	strb.w	r3, [r4, #512]	; 0x200
      
  }
  return USBD_OK;
}
 8003774:	2000      	movs	r0, #0
 8003776:	bd10      	pop	{r4, pc}

08003778 <USBD_CDC_GetFSCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc (uint16_t *length)
{
  *length = sizeof (USBD_CDC_CfgFSDesc);
 8003778:	2343      	movs	r3, #67	; 0x43
 800377a:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_CfgFSDesc;
}
 800377c:	4800      	ldr	r0, [pc, #0]	; (8003780 <USBD_CDC_GetFSCfgDesc+0x8>)
 800377e:	4770      	bx	lr
 8003780:	20000038 	.word	0x20000038

08003784 <USBD_CDC_GetHSCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc (uint16_t *length)
{
  *length = sizeof (USBD_CDC_CfgHSDesc);
 8003784:	2343      	movs	r3, #67	; 0x43
 8003786:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_CfgHSDesc;
}
 8003788:	4800      	ldr	r0, [pc, #0]	; (800378c <USBD_CDC_GetHSCfgDesc+0x8>)
 800378a:	4770      	bx	lr
 800378c:	2000007c 	.word	0x2000007c

08003790 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc (uint16_t *length)
{
  *length = sizeof (USBD_CDC_OtherSpeedCfgDesc);
 8003790:	2343      	movs	r3, #67	; 0x43
 8003792:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
}
 8003794:	4800      	ldr	r0, [pc, #0]	; (8003798 <USBD_CDC_GetOtherSpeedCfgDesc+0x8>)
 8003796:	4770      	bx	lr
 8003798:	200000cc 	.word	0x200000cc

0800379c <USBD_CDC_GetDeviceQualifierDescriptor>:
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor (uint16_t *length)
{
  *length = sizeof (USBD_CDC_DeviceQualifierDesc);
 800379c:	230a      	movs	r3, #10
 800379e:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_DeviceQualifierDesc;
}
 80037a0:	4800      	ldr	r0, [pc, #0]	; (80037a4 <USBD_CDC_GetDeviceQualifierDescriptor+0x8>)
 80037a2:	4770      	bx	lr
 80037a4:	200000c0 	.word	0x200000c0

080037a8 <USBD_CDC_DataOut>:
{      
 80037a8:	b538      	push	{r3, r4, r5, lr}
 80037aa:	4605      	mov	r5, r0
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 80037ac:	f8d0 4218 	ldr.w	r4, [r0, #536]	; 0x218
  hcdc->RxLength = USBD_LL_GetRxDataSize (pdev, epnum);
 80037b0:	f002 fb96 	bl	8005ee0 <USBD_LL_GetRxDataSize>
  if(pdev->pClassData != NULL)
 80037b4:	f8d5 3218 	ldr.w	r3, [r5, #536]	; 0x218
  hcdc->RxLength = USBD_LL_GetRxDataSize (pdev, epnum);
 80037b8:	f8c4 020c 	str.w	r0, [r4, #524]	; 0x20c
  if(pdev->pClassData != NULL)
 80037bc:	b14b      	cbz	r3, 80037d2 <USBD_CDC_DataOut+0x2a>
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 80037be:	f8d5 321c 	ldr.w	r3, [r5, #540]	; 0x21c
 80037c2:	f504 7103 	add.w	r1, r4, #524	; 0x20c
 80037c6:	68db      	ldr	r3, [r3, #12]
 80037c8:	f8d4 0204 	ldr.w	r0, [r4, #516]	; 0x204
 80037cc:	4798      	blx	r3
    return USBD_OK;
 80037ce:	2000      	movs	r0, #0
 80037d0:	bd38      	pop	{r3, r4, r5, pc}
    return USBD_FAIL;
 80037d2:	2002      	movs	r0, #2
}
 80037d4:	bd38      	pop	{r3, r4, r5, pc}
	...

080037d8 <USBD_CDC_Setup>:
{
 80037d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80037da:	780f      	ldrb	r7, [r1, #0]
{
 80037dc:	4606      	mov	r6, r0
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80037de:	f017 0360 	ands.w	r3, r7, #96	; 0x60
{
 80037e2:	460c      	mov	r4, r1
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80037e4:	d023      	beq.n	800382e <USBD_CDC_Setup+0x56>
 80037e6:	2b20      	cmp	r3, #32
 80037e8:	d119      	bne.n	800381e <USBD_CDC_Setup+0x46>
    if (req->wLength)
 80037ea:	88ca      	ldrh	r2, [r1, #6]
 80037ec:	784b      	ldrb	r3, [r1, #1]
 80037ee:	b1c2      	cbz	r2, 8003822 <USBD_CDC_Setup+0x4a>
      if (req->bmRequest & 0x80)
 80037f0:	0639      	lsls	r1, r7, #24
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 80037f2:	f8d0 5218 	ldr.w	r5, [r0, #536]	; 0x218
      if (req->bmRequest & 0x80)
 80037f6:	d50b      	bpl.n	8003810 <USBD_CDC_Setup+0x38>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80037f8:	f8d0 121c 	ldr.w	r1, [r0, #540]	; 0x21c
 80037fc:	4618      	mov	r0, r3
 80037fe:	688f      	ldr	r7, [r1, #8]
 8003800:	4629      	mov	r1, r5
 8003802:	47b8      	blx	r7
          USBD_CtlSendData (pdev, 
 8003804:	4629      	mov	r1, r5
 8003806:	4630      	mov	r0, r6
 8003808:	88e2      	ldrh	r2, [r4, #6]
      USBD_CtlSendData (pdev,
 800380a:	f000 fb8a 	bl	8003f22 <USBD_CtlSendData>
      break;
 800380e:	e006      	b.n	800381e <USBD_CDC_Setup+0x46>
        hcdc->CmdOpCode = req->bRequest;
 8003810:	f885 3200 	strb.w	r3, [r5, #512]	; 0x200
        hcdc->CmdLength = req->wLength;
 8003814:	f885 2201 	strb.w	r2, [r5, #513]	; 0x201
        USBD_CtlPrepareRx (pdev, 
 8003818:	4629      	mov	r1, r5
 800381a:	f000 fb97 	bl	8003f4c <USBD_CtlPrepareRx>
}
 800381e:	2000      	movs	r0, #0
 8003820:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8003822:	f8d0 021c 	ldr.w	r0, [r0, #540]	; 0x21c
 8003826:	6884      	ldr	r4, [r0, #8]
 8003828:	4618      	mov	r0, r3
 800382a:	47a0      	blx	r4
 800382c:	e7f7      	b.n	800381e <USBD_CDC_Setup+0x46>
    switch (req->bRequest)
 800382e:	784b      	ldrb	r3, [r1, #1]
 8003830:	2b0a      	cmp	r3, #10
 8003832:	d1f4      	bne.n	800381e <USBD_CDC_Setup+0x46>
      USBD_CtlSendData (pdev,
 8003834:	2201      	movs	r2, #1
 8003836:	4901      	ldr	r1, [pc, #4]	; (800383c <USBD_CDC_Setup+0x64>)
 8003838:	e7e7      	b.n	800380a <USBD_CDC_Setup+0x32>
 800383a:	bf00      	nop
 800383c:	2000017c 	.word	0x2000017c

08003840 <USBD_CDC_DeInit>:
{
 8003840:	b510      	push	{r4, lr}
 8003842:	4604      	mov	r4, r0
  USBD_LL_CloseEP(pdev,
 8003844:	2181      	movs	r1, #129	; 0x81
 8003846:	f002 fae7 	bl	8005e18 <USBD_LL_CloseEP>
  USBD_LL_CloseEP(pdev,
 800384a:	2101      	movs	r1, #1
 800384c:	4620      	mov	r0, r4
 800384e:	f002 fae3 	bl	8005e18 <USBD_LL_CloseEP>
  USBD_LL_CloseEP(pdev,
 8003852:	2182      	movs	r1, #130	; 0x82
 8003854:	4620      	mov	r0, r4
 8003856:	f002 fadf 	bl	8005e18 <USBD_LL_CloseEP>
  if(pdev->pClassData != NULL)
 800385a:	f8d4 3218 	ldr.w	r3, [r4, #536]	; 0x218
 800385e:	b153      	cbz	r3, 8003876 <USBD_CDC_DeInit+0x36>
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8003860:	f8d4 321c 	ldr.w	r3, [r4, #540]	; 0x21c
 8003864:	685b      	ldr	r3, [r3, #4]
 8003866:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 8003868:	f8d4 0218 	ldr.w	r0, [r4, #536]	; 0x218
 800386c:	f002 fb42 	bl	8005ef4 <USBD_static_free>
    pdev->pClassData = NULL;
 8003870:	2300      	movs	r3, #0
 8003872:	f8c4 3218 	str.w	r3, [r4, #536]	; 0x218
}
 8003876:	2000      	movs	r0, #0
 8003878:	bd10      	pop	{r4, pc}

0800387a <USBD_CDC_Init>:
{
 800387a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 800387c:	7c03      	ldrb	r3, [r0, #16]
{
 800387e:	4604      	mov	r4, r0
  if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 8003880:	bb7b      	cbnz	r3, 80038e2 <USBD_CDC_Init+0x68>
    USBD_LL_OpenEP(pdev,
 8003882:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003886:	2202      	movs	r2, #2
 8003888:	2181      	movs	r1, #129	; 0x81
 800388a:	f002 fab5 	bl	8005df8 <USBD_LL_OpenEP>
    USBD_LL_OpenEP(pdev,
 800388e:	f44f 7300 	mov.w	r3, #512	; 0x200
    USBD_LL_OpenEP(pdev,
 8003892:	2202      	movs	r2, #2
 8003894:	2101      	movs	r1, #1
 8003896:	4620      	mov	r0, r4
 8003898:	f002 faae 	bl	8005df8 <USBD_LL_OpenEP>
  USBD_LL_OpenEP(pdev,
 800389c:	2308      	movs	r3, #8
 800389e:	2203      	movs	r2, #3
 80038a0:	2182      	movs	r1, #130	; 0x82
 80038a2:	4620      	mov	r0, r4
 80038a4:	f002 faa8 	bl	8005df8 <USBD_LL_OpenEP>
  pdev->pClassData = USBD_malloc(sizeof (USBD_CDC_HandleTypeDef));
 80038a8:	f44f 7007 	mov.w	r0, #540	; 0x21c
 80038ac:	f002 fb1e 	bl	8005eec <USBD_static_malloc>
 80038b0:	4606      	mov	r6, r0
 80038b2:	f8c4 0218 	str.w	r0, [r4, #536]	; 0x218
  if(pdev->pClassData == NULL)
 80038b6:	b320      	cbz	r0, 8003902 <USBD_CDC_Init+0x88>
    hcdc->TxState =0;
 80038b8:	2500      	movs	r5, #0
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 80038ba:	f8d4 321c 	ldr.w	r3, [r4, #540]	; 0x21c
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	4798      	blx	r3
    if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 80038c2:	7c27      	ldrb	r7, [r4, #16]
    hcdc->TxState =0;
 80038c4:	f8c6 5214 	str.w	r5, [r6, #532]	; 0x214
    hcdc->RxState =0;
 80038c8:	f8c6 5218 	str.w	r5, [r6, #536]	; 0x218
    if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 80038cc:	b987      	cbnz	r7, 80038f0 <USBD_CDC_Init+0x76>
      USBD_LL_PrepareReceive(pdev,
 80038ce:	f44f 7300 	mov.w	r3, #512	; 0x200
 80038d2:	f8d6 2204 	ldr.w	r2, [r6, #516]	; 0x204
 80038d6:	2101      	movs	r1, #1
 80038d8:	4620      	mov	r0, r4
 80038da:	f002 faf3 	bl	8005ec4 <USBD_LL_PrepareReceive>
  uint8_t ret = 0;
 80038de:	4638      	mov	r0, r7
 80038e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    USBD_LL_OpenEP(pdev,
 80038e2:	2340      	movs	r3, #64	; 0x40
 80038e4:	2202      	movs	r2, #2
 80038e6:	2181      	movs	r1, #129	; 0x81
 80038e8:	f002 fa86 	bl	8005df8 <USBD_LL_OpenEP>
    USBD_LL_OpenEP(pdev,
 80038ec:	2340      	movs	r3, #64	; 0x40
 80038ee:	e7d0      	b.n	8003892 <USBD_CDC_Init+0x18>
      USBD_LL_PrepareReceive(pdev,
 80038f0:	2340      	movs	r3, #64	; 0x40
 80038f2:	f8d6 2204 	ldr.w	r2, [r6, #516]	; 0x204
 80038f6:	2101      	movs	r1, #1
 80038f8:	4620      	mov	r0, r4
 80038fa:	f002 fae3 	bl	8005ec4 <USBD_LL_PrepareReceive>
  uint8_t ret = 0;
 80038fe:	4628      	mov	r0, r5
 8003900:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    ret = 1; 
 8003902:	2001      	movs	r0, #1
}
 8003904:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08003906 <USBD_CDC_RegisterInterface>:
uint8_t  USBD_CDC_RegisterInterface  (USBD_HandleTypeDef   *pdev, 
                                      USBD_CDC_ItfTypeDef *fops)
{
  uint8_t  ret = USBD_FAIL;
  
  if(fops != NULL)
 8003906:	b119      	cbz	r1, 8003910 <USBD_CDC_RegisterInterface+0xa>
  {
    pdev->pUserData= fops;
 8003908:	f8c0 121c 	str.w	r1, [r0, #540]	; 0x21c
    ret = USBD_OK;    
 800390c:	2000      	movs	r0, #0
 800390e:	4770      	bx	lr
  uint8_t  ret = USBD_FAIL;
 8003910:	2002      	movs	r0, #2
  }
  
  return ret;
}
 8003912:	4770      	bx	lr

08003914 <USBD_CDC_SetTxBuffer>:
  */
uint8_t  USBD_CDC_SetTxBuffer  (USBD_HandleTypeDef   *pdev,
                                uint8_t  *pbuff,
                                uint16_t length)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8003914:	f8d0 3218 	ldr.w	r3, [r0, #536]	; 0x218
  
  hcdc->TxBuffer = pbuff;
  hcdc->TxLength = length;  
  
  return USBD_OK;  
}
 8003918:	2000      	movs	r0, #0
  hcdc->TxBuffer = pbuff;
 800391a:	f8c3 1208 	str.w	r1, [r3, #520]	; 0x208
  hcdc->TxLength = length;  
 800391e:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
}
 8003922:	4770      	bx	lr

08003924 <USBD_CDC_SetRxBuffer>:
uint8_t  USBD_CDC_SetRxBuffer  (USBD_HandleTypeDef   *pdev,
                                   uint8_t  *pbuff)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
  
  hcdc->RxBuffer = pbuff;
 8003924:	f8d0 3218 	ldr.w	r3, [r0, #536]	; 0x218
  
  return USBD_OK;
}
 8003928:	2000      	movs	r0, #0
  hcdc->RxBuffer = pbuff;
 800392a:	f8c3 1204 	str.w	r1, [r3, #516]	; 0x204
}
 800392e:	4770      	bx	lr

08003930 <USBD_CDC_TransmitPacket>:
  * @param  epnum: endpoint number
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{      
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8003930:	f8d0 2218 	ldr.w	r2, [r0, #536]	; 0x218
{      
 8003934:	b510      	push	{r4, lr}
  
  if(pdev->pClassData != NULL)
 8003936:	b172      	cbz	r2, 8003956 <USBD_CDC_TransmitPacket+0x26>
  {
    if(hcdc->TxState == 0)
 8003938:	f8d2 4214 	ldr.w	r4, [r2, #532]	; 0x214
 800393c:	2301      	movs	r3, #1
 800393e:	b964      	cbnz	r4, 800395a <USBD_CDC_TransmitPacket+0x2a>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1;
 8003940:	f8c2 3214 	str.w	r3, [r2, #532]	; 0x214
      
      /* Transmit next packet */
      USBD_LL_Transmit(pdev,
 8003944:	2181      	movs	r1, #129	; 0x81
 8003946:	f8b2 3210 	ldrh.w	r3, [r2, #528]	; 0x210
 800394a:	f8d2 2208 	ldr.w	r2, [r2, #520]	; 0x208
 800394e:	f002 faab 	bl	8005ea8 <USBD_LL_Transmit>
                       CDC_IN_EP,
                       hcdc->TxBuffer,
                       hcdc->TxLength);
      
      return USBD_OK;
 8003952:	4620      	mov	r0, r4
 8003954:	bd10      	pop	{r4, pc}
      return USBD_BUSY;
    }
  }
  else
  {
    return USBD_FAIL;
 8003956:	2002      	movs	r0, #2
 8003958:	bd10      	pop	{r4, pc}
      return USBD_BUSY;
 800395a:	4618      	mov	r0, r3
  }
}
 800395c:	bd10      	pop	{r4, pc}

0800395e <USBD_CDC_ReceivePacket>:
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{      
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 800395e:	f8d0 2218 	ldr.w	r2, [r0, #536]	; 0x218
{      
 8003962:	b510      	push	{r4, lr}
  
  /* Suspend or Resume USB Out process */
  if(pdev->pClassData != NULL)
 8003964:	b162      	cbz	r2, 8003980 <USBD_CDC_ReceivePacket+0x22>
  {
    if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 8003966:	7c04      	ldrb	r4, [r0, #16]
 8003968:	b944      	cbnz	r4, 800397c <USBD_CDC_ReceivePacket+0x1e>
    {      
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800396a:	f44f 7300 	mov.w	r3, #512	; 0x200
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800396e:	f8d2 2204 	ldr.w	r2, [r2, #516]	; 0x204
 8003972:	2101      	movs	r1, #1
 8003974:	f002 faa6 	bl	8005ec4 <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 8003978:	2000      	movs	r0, #0
 800397a:	bd10      	pop	{r4, pc}
      USBD_LL_PrepareReceive(pdev,
 800397c:	2340      	movs	r3, #64	; 0x40
 800397e:	e7f6      	b.n	800396e <USBD_CDC_ReceivePacket+0x10>
  }
  else
  {
    return USBD_FAIL;
 8003980:	2002      	movs	r0, #2
  }
}
 8003982:	bd10      	pop	{r4, pc}

08003984 <USBD_Init>:
* @param  pdesc: Descriptor structure address
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev, USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8003984:	b508      	push	{r3, lr}
  /* Check whether the USB Host handle is valid */
  if(pdev == NULL)
 8003986:	b180      	cbz	r0, 80039aa <USBD_Init+0x26>
    USBD_ErrLog("Invalid Device handle");
    return USBD_FAIL; 
  }
  
  /* Unlink previous class*/
  if(pdev->pClass != NULL)
 8003988:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 800398c:	b113      	cbz	r3, 8003994 <USBD_Init+0x10>
  {
    pdev->pClass = NULL;
 800398e:	2300      	movs	r3, #0
 8003990:	f8c0 3214 	str.w	r3, [r0, #532]	; 0x214
  }
  
  /* Assign USBD Descriptors */
  if(pdesc != NULL)
 8003994:	b109      	cbz	r1, 800399a <USBD_Init+0x16>
  {
    pdev->pDesc = pdesc;
 8003996:	f8c0 1210 	str.w	r1, [r0, #528]	; 0x210
  }
  
  /* Set Device initial State */
  pdev->dev_state  = USBD_STATE_DEFAULT;
 800399a:	2301      	movs	r3, #1
  pdev->id = id;
 800399c:	7002      	strb	r2, [r0, #0]
  pdev->dev_state  = USBD_STATE_DEFAULT;
 800399e:	f880 31fc 	strb.w	r3, [r0, #508]	; 0x1fc
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 80039a2:	f002 f9d9 	bl	8005d58 <USBD_LL_Init>
  
  return USBD_OK; 
 80039a6:	2000      	movs	r0, #0
 80039a8:	bd08      	pop	{r3, pc}
    return USBD_FAIL; 
 80039aa:	2002      	movs	r0, #2
}
 80039ac:	bd08      	pop	{r3, pc}

080039ae <USBD_RegisterClass>:
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
  USBD_StatusTypeDef   status = USBD_OK;
  if(pclass != 0)
 80039ae:	b119      	cbz	r1, 80039b8 <USBD_RegisterClass+0xa>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 80039b0:	f8c0 1214 	str.w	r1, [r0, #532]	; 0x214
    status = USBD_OK;
 80039b4:	2000      	movs	r0, #0
 80039b6:	4770      	bx	lr
  }
  else
  {
    USBD_ErrLog("Invalid Class handle");
    status = USBD_FAIL; 
 80039b8:	2002      	movs	r0, #2
  }
  
  return status;
}
 80039ba:	4770      	bx	lr

080039bc <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start  (USBD_HandleTypeDef *pdev)
{
 80039bc:	b508      	push	{r3, lr}
  
  /* Start the low level driver  */
  USBD_LL_Start(pdev); 
 80039be:	f002 fa0d 	bl	8005ddc <USBD_LL_Start>
  
  return USBD_OK;  
}
 80039c2:	2000      	movs	r0, #0
 80039c4:	bd08      	pop	{r3, pc}

080039c6 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 80039c6:	b508      	push	{r3, lr}
  USBD_StatusTypeDef   ret = USBD_FAIL;
  
  if(pdev->pClass != NULL)
 80039c8:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 80039cc:	b90b      	cbnz	r3, 80039d2 <USBD_SetClassConfig+0xc>
  USBD_StatusTypeDef   ret = USBD_FAIL;
 80039ce:	2002      	movs	r0, #2
 80039d0:	bd08      	pop	{r3, pc}
  {
    /* Set configuration  and Start the Class*/
    if(pdev->pClass->Init(pdev, cfgidx) == 0)
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	4798      	blx	r3
 80039d6:	2800      	cmp	r0, #0
 80039d8:	d1f9      	bne.n	80039ce <USBD_SetClassConfig+0x8>
    {
      ret = USBD_OK;
    }
  }
  return ret; 
}
 80039da:	bd08      	pop	{r3, pc}

080039dc <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 80039dc:	b508      	push	{r3, lr}
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);  
 80039de:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 80039e2:	685b      	ldr	r3, [r3, #4]
 80039e4:	4798      	blx	r3
  return USBD_OK;
}
 80039e6:	2000      	movs	r0, #0
 80039e8:	bd08      	pop	{r3, pc}

080039ea <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80039ea:	b538      	push	{r3, r4, r5, lr}

  USBD_ParseSetupRequest(&pdev->request, psetup);
 80039ec:	f500 7502 	add.w	r5, r0, #520	; 0x208
{
 80039f0:	4604      	mov	r4, r0
  USBD_ParseSetupRequest(&pdev->request, psetup);
 80039f2:	4628      	mov	r0, r5
 80039f4:	f000 fa65 	bl	8003ec2 <USBD_ParseSetupRequest>
  
  pdev->ep0_state = USBD_EP0_SETUP;
 80039f8:	2301      	movs	r3, #1
  pdev->ep0_data_len = pdev->request.wLength;
  
  switch (pdev->request.bmRequest & 0x1F) 
 80039fa:	f894 1208 	ldrb.w	r1, [r4, #520]	; 0x208
  pdev->ep0_state = USBD_EP0_SETUP;
 80039fe:	f8c4 31f4 	str.w	r3, [r4, #500]	; 0x1f4
  pdev->ep0_data_len = pdev->request.wLength;
 8003a02:	f8b4 320e 	ldrh.w	r3, [r4, #526]	; 0x20e
 8003a06:	f8c4 31f8 	str.w	r3, [r4, #504]	; 0x1f8
  switch (pdev->request.bmRequest & 0x1F) 
 8003a0a:	f001 031f 	and.w	r3, r1, #31
 8003a0e:	2b01      	cmp	r3, #1
 8003a10:	d00e      	beq.n	8003a30 <USBD_LL_SetupStage+0x46>
 8003a12:	d307      	bcc.n	8003a24 <USBD_LL_SetupStage+0x3a>
 8003a14:	2b02      	cmp	r3, #2
 8003a16:	d010      	beq.n	8003a3a <USBD_LL_SetupStage+0x50>
  case USB_REQ_RECIPIENT_ENDPOINT:        
    USBD_StdEPReq(pdev, &pdev->request);   
    break;
    
  default:           
    USBD_LL_StallEP(pdev , pdev->request.bmRequest & 0x80);
 8003a18:	f001 0180 	and.w	r1, r1, #128	; 0x80
 8003a1c:	4620      	mov	r0, r4
 8003a1e:	f002 fa09 	bl	8005e34 <USBD_LL_StallEP>
    break;
 8003a22:	e003      	b.n	8003a2c <USBD_LL_SetupStage+0x42>
    USBD_StdDevReq (pdev, &pdev->request);
 8003a24:	4629      	mov	r1, r5
 8003a26:	4620      	mov	r0, r4
 8003a28:	f000 f8d6 	bl	8003bd8 <USBD_StdDevReq>
  }  
  return USBD_OK;  
}
 8003a2c:	2000      	movs	r0, #0
 8003a2e:	bd38      	pop	{r3, r4, r5, pc}
    USBD_StdItfReq(pdev, &pdev->request);
 8003a30:	4629      	mov	r1, r5
 8003a32:	4620      	mov	r0, r4
 8003a34:	f000 f9ca 	bl	8003dcc <USBD_StdItfReq>
    break;
 8003a38:	e7f8      	b.n	8003a2c <USBD_LL_SetupStage+0x42>
    USBD_StdEPReq(pdev, &pdev->request);   
 8003a3a:	4629      	mov	r1, r5
 8003a3c:	4620      	mov	r0, r4
 8003a3e:	f000 f9dd 	bl	8003dfc <USBD_StdEPReq>
    break;
 8003a42:	e7f3      	b.n	8003a2c <USBD_LL_SetupStage+0x42>

08003a44 <USBD_LL_DataOutStage>:
* @param  pdev: device instance
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev , uint8_t epnum, uint8_t *pdata)
{
 8003a44:	b538      	push	{r3, r4, r5, lr}
 8003a46:	4604      	mov	r4, r0
 8003a48:	4615      	mov	r5, r2
  USBD_EndpointTypeDef    *pep;
  
  if(epnum == 0) 
 8003a4a:	bb11      	cbnz	r1, 8003a92 <USBD_LL_DataOutStage+0x4e>
  {
    pep = &pdev->ep_out[0];
    
    if ( pdev->ep0_state == USBD_EP0_DATA_OUT)
 8003a4c:	f8d0 31f4 	ldr.w	r3, [r0, #500]	; 0x1f4
 8003a50:	2b03      	cmp	r3, #3
 8003a52:	d10f      	bne.n	8003a74 <USBD_LL_DataOutStage+0x30>
    {
      if(pep->rem_length > pep->maxpacket)
 8003a54:	f8d0 310c 	ldr.w	r3, [r0, #268]	; 0x10c
 8003a58:	f8d0 2110 	ldr.w	r2, [r0, #272]	; 0x110
 8003a5c:	4293      	cmp	r3, r2
 8003a5e:	d90b      	bls.n	8003a78 <USBD_LL_DataOutStage+0x34>
      {
        pep->rem_length -=  pep->maxpacket;
 8003a60:	1a9b      	subs	r3, r3, r2
       
        USBD_CtlContinueRx (pdev, 
                            pdata,
                            MIN(pep->rem_length ,pep->maxpacket));
 8003a62:	429a      	cmp	r2, r3
 8003a64:	bf28      	it	cs
 8003a66:	461a      	movcs	r2, r3
        pep->rem_length -=  pep->maxpacket;
 8003a68:	f8c0 310c 	str.w	r3, [r0, #268]	; 0x10c
        USBD_CtlContinueRx (pdev, 
 8003a6c:	b292      	uxth	r2, r2
 8003a6e:	4629      	mov	r1, r5
 8003a70:	f000 fa7b 	bl	8003f6a <USBD_CtlContinueRx>
          (pdev->dev_state == USBD_STATE_CONFIGURED))
  {
    pdev->pClass->DataOut(pdev, epnum); 
  }  
  return USBD_OK;
}
 8003a74:	2000      	movs	r0, #0
 8003a76:	bd38      	pop	{r3, r4, r5, pc}
        if((pdev->pClass->EP0_RxReady != NULL)&&
 8003a78:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8003a7c:	691b      	ldr	r3, [r3, #16]
 8003a7e:	b123      	cbz	r3, 8003a8a <USBD_LL_DataOutStage+0x46>
 8003a80:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 8003a84:	2a03      	cmp	r2, #3
 8003a86:	d100      	bne.n	8003a8a <USBD_LL_DataOutStage+0x46>
          pdev->pClass->EP0_RxReady(pdev); 
 8003a88:	4798      	blx	r3
        USBD_CtlSendStatus(pdev);
 8003a8a:	4620      	mov	r0, r4
 8003a8c:	f000 fa75 	bl	8003f7a <USBD_CtlSendStatus>
 8003a90:	e7f0      	b.n	8003a74 <USBD_LL_DataOutStage+0x30>
  else if((pdev->pClass->DataOut != NULL)&&
 8003a92:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8003a96:	699b      	ldr	r3, [r3, #24]
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d0eb      	beq.n	8003a74 <USBD_LL_DataOutStage+0x30>
 8003a9c:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 8003aa0:	2a03      	cmp	r2, #3
 8003aa2:	d1e7      	bne.n	8003a74 <USBD_LL_DataOutStage+0x30>
    pdev->pClass->DataOut(pdev, epnum); 
 8003aa4:	4798      	blx	r3
 8003aa6:	e7e5      	b.n	8003a74 <USBD_LL_DataOutStage+0x30>

08003aa8 <USBD_LL_DataInStage>:
* @param  pdev: device instance
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev ,uint8_t epnum, uint8_t *pdata)
{
 8003aa8:	b570      	push	{r4, r5, r6, lr}
 8003aaa:	4613      	mov	r3, r2
 8003aac:	4604      	mov	r4, r0
  USBD_EndpointTypeDef    *pep;
    
  if(epnum == 0) 
 8003aae:	460e      	mov	r6, r1
 8003ab0:	2900      	cmp	r1, #0
 8003ab2:	d13d      	bne.n	8003b30 <USBD_LL_DataInStage+0x88>
  {
    pep = &pdev->ep_in[0];
    
    if ( pdev->ep0_state == USBD_EP0_DATA_IN)
 8003ab4:	f8d0 21f4 	ldr.w	r2, [r0, #500]	; 0x1f4
 8003ab8:	2a02      	cmp	r2, #2
 8003aba:	d10f      	bne.n	8003adc <USBD_LL_DataInStage+0x34>
    {
      if(pep->rem_length > pep->maxpacket)
 8003abc:	69c5      	ldr	r5, [r0, #28]
 8003abe:	6a02      	ldr	r2, [r0, #32]
 8003ac0:	4295      	cmp	r5, r2
 8003ac2:	d914      	bls.n	8003aee <USBD_LL_DataInStage+0x46>
      {
        pep->rem_length -=  pep->maxpacket;
 8003ac4:	1aaa      	subs	r2, r5, r2
 8003ac6:	61c2      	str	r2, [r0, #28]
        
        USBD_CtlContinueSendData (pdev, 
 8003ac8:	4619      	mov	r1, r3
 8003aca:	b292      	uxth	r2, r2
 8003acc:	f000 fa36 	bl	8003f3c <USBD_CtlContinueSendData>
                                  pdata, 
                                  pep->rem_length);
        
        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive (pdev,
 8003ad0:	4633      	mov	r3, r6
          
          USBD_CtlContinueSendData(pdev , NULL, 0);
          pdev->ep0_data_len = 0;
          
        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive (pdev,
 8003ad2:	461a      	mov	r2, r3
 8003ad4:	4619      	mov	r1, r3
 8003ad6:	4620      	mov	r0, r4
 8003ad8:	f002 f9f4 	bl	8005ec4 <USBD_LL_PrepareReceive>
          }          
          USBD_CtlReceiveStatus(pdev);
        }
      }
    }
    if (pdev->dev_test_mode == 1)
 8003adc:	f894 3200 	ldrb.w	r3, [r4, #512]	; 0x200
 8003ae0:	2b01      	cmp	r3, #1
 8003ae2:	d102      	bne.n	8003aea <USBD_LL_DataInStage+0x42>
    {
      USBD_RunTestMode(pdev); 
      pdev->dev_test_mode = 0;
 8003ae4:	2300      	movs	r3, #0
 8003ae6:	f884 3200 	strb.w	r3, [r4, #512]	; 0x200
          (pdev->dev_state == USBD_STATE_CONFIGURED))
  {
    pdev->pClass->DataIn(pdev, epnum); 
  }  
  return USBD_OK;
}
 8003aea:	2000      	movs	r0, #0
 8003aec:	bd70      	pop	{r4, r5, r6, pc}
        if((pep->total_length % pep->maxpacket == 0) &&
 8003aee:	6983      	ldr	r3, [r0, #24]
 8003af0:	fbb3 f5f2 	udiv	r5, r3, r2
 8003af4:	fb02 3515 	mls	r5, r2, r5, r3
 8003af8:	b965      	cbnz	r5, 8003b14 <USBD_LL_DataInStage+0x6c>
 8003afa:	429a      	cmp	r2, r3
 8003afc:	d80a      	bhi.n	8003b14 <USBD_LL_DataInStage+0x6c>
           (pep->total_length >= pep->maxpacket) &&
 8003afe:	f8d0 21f8 	ldr.w	r2, [r0, #504]	; 0x1f8
 8003b02:	4293      	cmp	r3, r2
 8003b04:	d206      	bcs.n	8003b14 <USBD_LL_DataInStage+0x6c>
          USBD_CtlContinueSendData(pdev , NULL, 0);
 8003b06:	462a      	mov	r2, r5
 8003b08:	f000 fa18 	bl	8003f3c <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0;
 8003b0c:	f8c4 51f8 	str.w	r5, [r4, #504]	; 0x1f8
        USBD_LL_PrepareReceive (pdev,
 8003b10:	462b      	mov	r3, r5
 8003b12:	e7de      	b.n	8003ad2 <USBD_LL_DataInStage+0x2a>
          if((pdev->pClass->EP0_TxSent != NULL)&&
 8003b14:	f8d4 3214 	ldr.w	r3, [r4, #532]	; 0x214
 8003b18:	68db      	ldr	r3, [r3, #12]
 8003b1a:	b12b      	cbz	r3, 8003b28 <USBD_LL_DataInStage+0x80>
 8003b1c:	f894 21fc 	ldrb.w	r2, [r4, #508]	; 0x1fc
 8003b20:	2a03      	cmp	r2, #3
 8003b22:	d101      	bne.n	8003b28 <USBD_LL_DataInStage+0x80>
            pdev->pClass->EP0_TxSent(pdev); 
 8003b24:	4620      	mov	r0, r4
 8003b26:	4798      	blx	r3
          USBD_CtlReceiveStatus(pdev);
 8003b28:	4620      	mov	r0, r4
 8003b2a:	f000 fa31 	bl	8003f90 <USBD_CtlReceiveStatus>
 8003b2e:	e7d5      	b.n	8003adc <USBD_LL_DataInStage+0x34>
  else if((pdev->pClass->DataIn != NULL)&& 
 8003b30:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8003b34:	695b      	ldr	r3, [r3, #20]
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d0d7      	beq.n	8003aea <USBD_LL_DataInStage+0x42>
 8003b3a:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 8003b3e:	2a03      	cmp	r2, #3
 8003b40:	d1d3      	bne.n	8003aea <USBD_LL_DataInStage+0x42>
    pdev->pClass->DataIn(pdev, epnum); 
 8003b42:	4798      	blx	r3
 8003b44:	e7d1      	b.n	8003aea <USBD_LL_DataInStage+0x42>

08003b46 <USBD_LL_Reset>:
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef  *pdev)
{
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev,
 8003b46:	2200      	movs	r2, #0
{
 8003b48:	b538      	push	{r3, r4, r5, lr}
 8003b4a:	4604      	mov	r4, r0
              0x00,
              USBD_EP_TYPE_CTRL,
              USB_MAX_EP0_SIZE);
  
  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8003b4c:	2540      	movs	r5, #64	; 0x40
  USBD_LL_OpenEP(pdev,
 8003b4e:	4611      	mov	r1, r2
 8003b50:	2340      	movs	r3, #64	; 0x40
 8003b52:	f002 f951 	bl	8005df8 <USBD_LL_OpenEP>
  
  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev,
 8003b56:	462b      	mov	r3, r5
  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8003b58:	f8c4 5110 	str.w	r5, [r4, #272]	; 0x110
  USBD_LL_OpenEP(pdev,
 8003b5c:	2200      	movs	r2, #0
 8003b5e:	2180      	movs	r1, #128	; 0x80
 8003b60:	4620      	mov	r0, r4
 8003b62:	f002 f949 	bl	8005df8 <USBD_LL_OpenEP>
              USBD_EP_TYPE_CTRL,
              USB_MAX_EP0_SIZE);
  
  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8003b66:	2301      	movs	r3, #1
 8003b68:	f884 31fc 	strb.w	r3, [r4, #508]	; 0x1fc
  
  if (pdev->pClassData) 
 8003b6c:	f8d4 3218 	ldr.w	r3, [r4, #536]	; 0x218
  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8003b70:	6225      	str	r5, [r4, #32]
  if (pdev->pClassData) 
 8003b72:	b12b      	cbz	r3, 8003b80 <USBD_LL_Reset+0x3a>
    pdev->pClass->DeInit(pdev, pdev->dev_config);  
 8003b74:	f8d4 3214 	ldr.w	r3, [r4, #532]	; 0x214
 8003b78:	7921      	ldrb	r1, [r4, #4]
 8003b7a:	685b      	ldr	r3, [r3, #4]
 8003b7c:	4620      	mov	r0, r4
 8003b7e:	4798      	blx	r3
 
  
  return USBD_OK;
}
 8003b80:	2000      	movs	r0, #0
 8003b82:	bd38      	pop	{r3, r4, r5, pc}

08003b84 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef  *pdev, USBD_SpeedTypeDef speed)
{
  pdev->dev_speed = speed;
 8003b84:	7401      	strb	r1, [r0, #16]
  return USBD_OK;
}
 8003b86:	2000      	movs	r0, #0
 8003b88:	4770      	bx	lr

08003b8a <USBD_LL_Suspend>:
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef  *pdev)
{
  pdev->dev_old_state =  pdev->dev_state;
 8003b8a:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 8003b8e:	f880 31fd 	strb.w	r3, [r0, #509]	; 0x1fd
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 8003b92:	2304      	movs	r3, #4
 8003b94:	f880 31fc 	strb.w	r3, [r0, #508]	; 0x1fc
  return USBD_OK;
}
 8003b98:	2000      	movs	r0, #0
 8003b9a:	4770      	bx	lr

08003b9c <USBD_LL_Resume>:
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef  *pdev)
{
  pdev->dev_state = pdev->dev_old_state;  
 8003b9c:	f890 31fd 	ldrb.w	r3, [r0, #509]	; 0x1fd
 8003ba0:	f880 31fc 	strb.w	r3, [r0, #508]	; 0x1fc
  return USBD_OK;
}
 8003ba4:	2000      	movs	r0, #0
 8003ba6:	4770      	bx	lr

08003ba8 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef  *pdev)
{
 8003ba8:	b508      	push	{r3, lr}
  if(pdev->dev_state == USBD_STATE_CONFIGURED)
 8003baa:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 8003bae:	2a03      	cmp	r2, #3
 8003bb0:	d104      	bne.n	8003bbc <USBD_LL_SOF+0x14>
  {
    if(pdev->pClass->SOF != NULL)
 8003bb2:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8003bb6:	69db      	ldr	r3, [r3, #28]
 8003bb8:	b103      	cbz	r3, 8003bbc <USBD_LL_SOF+0x14>
    {
      pdev->pClass->SOF(pdev);
 8003bba:	4798      	blx	r3
    }
  }
  return USBD_OK;
}
 8003bbc:	2000      	movs	r0, #0
 8003bbe:	bd08      	pop	{r3, pc}

08003bc0 <USBD_CtlError.constprop.0>:
* @param  pdev: device instance
* @param  req: usb request
* @retval None
*/

void USBD_CtlError( USBD_HandleTypeDef *pdev ,
 8003bc0:	b510      	push	{r4, lr}
 8003bc2:	4604      	mov	r4, r0
                            USBD_SetupReqTypedef *req)
{
  USBD_LL_StallEP(pdev , 0x80);
 8003bc4:	2180      	movs	r1, #128	; 0x80
 8003bc6:	f002 f935 	bl	8005e34 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev , 0);
 8003bca:	4620      	mov	r0, r4
}
 8003bcc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  USBD_LL_StallEP(pdev , 0);
 8003bd0:	2100      	movs	r1, #0
 8003bd2:	f002 b92f 	b.w	8005e34 <USBD_LL_StallEP>
	...

08003bd8 <USBD_StdDevReq>:
{
 8003bd8:	b537      	push	{r0, r1, r2, r4, r5, lr}
  switch (req->bRequest) 
 8003bda:	784b      	ldrb	r3, [r1, #1]
{
 8003bdc:	4604      	mov	r4, r0
 8003bde:	460d      	mov	r5, r1
  switch (req->bRequest) 
 8003be0:	2b09      	cmp	r3, #9
 8003be2:	d879      	bhi.n	8003cd8 <USBD_StdDevReq+0x100>
 8003be4:	e8df f013 	tbh	[pc, r3, lsl #1]
 8003be8:	00e500c9 	.word	0x00e500c9
 8003bec:	00d90078 	.word	0x00d90078
 8003bf0:	006d0078 	.word	0x006d0078
 8003bf4:	0078000a 	.word	0x0078000a
 8003bf8:	008d00b9 	.word	0x008d00b9
  switch (req->wValue >> 8)
 8003bfc:	884b      	ldrh	r3, [r1, #2]
 8003bfe:	0a1a      	lsrs	r2, r3, #8
 8003c00:	3a01      	subs	r2, #1
 8003c02:	2a06      	cmp	r2, #6
 8003c04:	d868      	bhi.n	8003cd8 <USBD_StdDevReq+0x100>
 8003c06:	e8df f002 	tbb	[pc, r2]
 8003c0a:	1c04      	.short	0x1c04
 8003c0c:	49676729 	.word	0x49676729
 8003c10:	52          	.byte	0x52
 8003c11:	00          	.byte	0x00
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8003c12:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8003c16:	681b      	ldr	r3, [r3, #0]
     pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);        
 8003c18:	f10d 0106 	add.w	r1, sp, #6
 8003c1c:	7c20      	ldrb	r0, [r4, #16]
 8003c1e:	4798      	blx	r3
  if((len != 0)&& (req->wLength != 0))
 8003c20:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 8003c24:	2a00      	cmp	r2, #0
 8003c26:	d067      	beq.n	8003cf8 <USBD_StdDevReq+0x120>
 8003c28:	88eb      	ldrh	r3, [r5, #6]
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d064      	beq.n	8003cf8 <USBD_StdDevReq+0x120>
    len = MIN(len , req->wLength);
 8003c2e:	429a      	cmp	r2, r3
 8003c30:	bf28      	it	cs
 8003c32:	461a      	movcs	r2, r3
    USBD_CtlSendData (pdev, 
 8003c34:	4601      	mov	r1, r0
    len = MIN(len , req->wLength);
 8003c36:	f8ad 2006 	strh.w	r2, [sp, #6]
    USBD_CtlSendData (pdev, 
 8003c3a:	4620      	mov	r0, r4
 8003c3c:	f000 f971 	bl	8003f22 <USBD_CtlSendData>
 8003c40:	e05a      	b.n	8003cf8 <USBD_StdDevReq+0x120>
    if(pdev->dev_speed == USBD_SPEED_HIGH )   
 8003c42:	7c02      	ldrb	r2, [r0, #16]
 8003c44:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8003c48:	b932      	cbnz	r2, 8003c58 <USBD_StdDevReq+0x80>
      pbuf   = (uint8_t *)pdev->pClass->GetHSConfigDescriptor(&len);
 8003c4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      pbuf   = (uint8_t *)pdev->pClass->GetFSConfigDescriptor(&len);
 8003c4c:	f10d 0006 	add.w	r0, sp, #6
 8003c50:	4798      	blx	r3
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8003c52:	2302      	movs	r3, #2
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8003c54:	7043      	strb	r3, [r0, #1]
 8003c56:	e7e3      	b.n	8003c20 <USBD_StdDevReq+0x48>
      pbuf   = (uint8_t *)pdev->pClass->GetFSConfigDescriptor(&len);
 8003c58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c5a:	e7f7      	b.n	8003c4c <USBD_StdDevReq+0x74>
    switch ((uint8_t)(req->wValue))
 8003c5c:	b2db      	uxtb	r3, r3
 8003c5e:	2b05      	cmp	r3, #5
 8003c60:	d83a      	bhi.n	8003cd8 <USBD_StdDevReq+0x100>
 8003c62:	e8df f003 	tbb	[pc, r3]
 8003c66:	0703      	.short	0x0703
 8003c68:	17130f0b 	.word	0x17130f0b
     pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);        
 8003c6c:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8003c70:	685b      	ldr	r3, [r3, #4]
 8003c72:	e7d1      	b.n	8003c18 <USBD_StdDevReq+0x40>
      pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8003c74:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8003c78:	689b      	ldr	r3, [r3, #8]
 8003c7a:	e7cd      	b.n	8003c18 <USBD_StdDevReq+0x40>
      pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8003c7c:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8003c80:	68db      	ldr	r3, [r3, #12]
 8003c82:	e7c9      	b.n	8003c18 <USBD_StdDevReq+0x40>
      pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8003c84:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8003c88:	691b      	ldr	r3, [r3, #16]
 8003c8a:	e7c5      	b.n	8003c18 <USBD_StdDevReq+0x40>
      pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8003c8c:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8003c90:	695b      	ldr	r3, [r3, #20]
 8003c92:	e7c1      	b.n	8003c18 <USBD_StdDevReq+0x40>
      pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8003c94:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8003c98:	699b      	ldr	r3, [r3, #24]
 8003c9a:	e7bd      	b.n	8003c18 <USBD_StdDevReq+0x40>
    if(pdev->dev_speed == USBD_SPEED_HIGH  )   
 8003c9c:	7c03      	ldrb	r3, [r0, #16]
 8003c9e:	b9db      	cbnz	r3, 8003cd8 <USBD_StdDevReq+0x100>
      pbuf   = (uint8_t *)pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8003ca0:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8003ca4:	f10d 0006 	add.w	r0, sp, #6
 8003ca8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003caa:	4798      	blx	r3
 8003cac:	e7b8      	b.n	8003c20 <USBD_StdDevReq+0x48>
    if(pdev->dev_speed == USBD_SPEED_HIGH  )   
 8003cae:	7c03      	ldrb	r3, [r0, #16]
 8003cb0:	b993      	cbnz	r3, 8003cd8 <USBD_StdDevReq+0x100>
      pbuf   = (uint8_t *)pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8003cb2:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8003cb6:	f10d 0006 	add.w	r0, sp, #6
 8003cba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cbc:	4798      	blx	r3
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8003cbe:	2307      	movs	r3, #7
 8003cc0:	e7c8      	b.n	8003c54 <USBD_StdDevReq+0x7c>
  if ((req->wIndex == 0) && (req->wLength == 0)) 
 8003cc2:	888b      	ldrh	r3, [r1, #4]
 8003cc4:	b943      	cbnz	r3, 8003cd8 <USBD_StdDevReq+0x100>
 8003cc6:	88cb      	ldrh	r3, [r1, #6]
 8003cc8:	b933      	cbnz	r3, 8003cd8 <USBD_StdDevReq+0x100>
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 8003cca:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
    dev_addr = (uint8_t)(req->wValue) & 0x7F;     
 8003cce:	788d      	ldrb	r5, [r1, #2]
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 8003cd0:	2b03      	cmp	r3, #3
    dev_addr = (uint8_t)(req->wValue) & 0x7F;     
 8003cd2:	f005 057f 	and.w	r5, r5, #127	; 0x7f
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 8003cd6:	d103      	bne.n	8003ce0 <USBD_StdDevReq+0x108>
    USBD_CtlError(pdev , req);
 8003cd8:	4620      	mov	r0, r4
 8003cda:	f7ff ff71 	bl	8003bc0 <USBD_CtlError.constprop.0>
    break;
 8003cde:	e00b      	b.n	8003cf8 <USBD_StdDevReq+0x120>
      pdev->dev_address = dev_addr;
 8003ce0:	f880 51fe 	strb.w	r5, [r0, #510]	; 0x1fe
      USBD_LL_SetUSBAddress(pdev, dev_addr);               
 8003ce4:	4629      	mov	r1, r5
 8003ce6:	f002 f8d1 	bl	8005e8c <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);                         
 8003cea:	4620      	mov	r0, r4
 8003cec:	f000 f945 	bl	8003f7a <USBD_CtlSendStatus>
      if (dev_addr != 0) 
 8003cf0:	b12d      	cbz	r5, 8003cfe <USBD_StdDevReq+0x126>
        pdev->dev_state  = USBD_STATE_ADDRESSED;
 8003cf2:	2302      	movs	r3, #2
        pdev->dev_state  = USBD_STATE_DEFAULT; 
 8003cf4:	f884 31fc 	strb.w	r3, [r4, #508]	; 0x1fc
}
 8003cf8:	2000      	movs	r0, #0
 8003cfa:	b003      	add	sp, #12
 8003cfc:	bd30      	pop	{r4, r5, pc}
        pdev->dev_state  = USBD_STATE_DEFAULT; 
 8003cfe:	2301      	movs	r3, #1
 8003d00:	e7f8      	b.n	8003cf4 <USBD_StdDevReq+0x11c>
  cfgidx = (uint8_t)(req->wValue);                 
 8003d02:	7889      	ldrb	r1, [r1, #2]
 8003d04:	4d30      	ldr	r5, [pc, #192]	; (8003dc8 <USBD_StdDevReq+0x1f0>)
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION ) 
 8003d06:	2901      	cmp	r1, #1
  cfgidx = (uint8_t)(req->wValue);                 
 8003d08:	7029      	strb	r1, [r5, #0]
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION ) 
 8003d0a:	d8e5      	bhi.n	8003cd8 <USBD_StdDevReq+0x100>
    switch (pdev->dev_state) 
 8003d0c:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 8003d10:	2b02      	cmp	r3, #2
 8003d12:	d00c      	beq.n	8003d2e <USBD_StdDevReq+0x156>
 8003d14:	2b03      	cmp	r3, #3
 8003d16:	d1df      	bne.n	8003cd8 <USBD_StdDevReq+0x100>
      if (cfgidx == 0) 
 8003d18:	b9b1      	cbnz	r1, 8003d48 <USBD_StdDevReq+0x170>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8003d1a:	2302      	movs	r3, #2
        pdev->dev_config = cfgidx;          
 8003d1c:	6041      	str	r1, [r0, #4]
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8003d1e:	f880 31fc 	strb.w	r3, [r0, #508]	; 0x1fc
        USBD_ClrClassConfig(pdev , cfgidx);
 8003d22:	f7ff fe5b 	bl	80039dc <USBD_ClrClassConfig>
      USBD_CtlSendStatus(pdev);
 8003d26:	4620      	mov	r0, r4
 8003d28:	f000 f927 	bl	8003f7a <USBD_CtlSendStatus>
 8003d2c:	e7e4      	b.n	8003cf8 <USBD_StdDevReq+0x120>
      if (cfgidx) 
 8003d2e:	2900      	cmp	r1, #0
 8003d30:	d0f9      	beq.n	8003d26 <USBD_StdDevReq+0x14e>
        pdev->dev_config = cfgidx;
 8003d32:	2101      	movs	r1, #1
        pdev->dev_state = USBD_STATE_CONFIGURED;
 8003d34:	2303      	movs	r3, #3
        pdev->dev_config = cfgidx;
 8003d36:	6041      	str	r1, [r0, #4]
        pdev->dev_state = USBD_STATE_CONFIGURED;
 8003d38:	f880 31fc 	strb.w	r3, [r0, #508]	; 0x1fc
        if(USBD_SetClassConfig(pdev , cfgidx) == USBD_FAIL)
 8003d3c:	4620      	mov	r0, r4
 8003d3e:	f7ff fe42 	bl	80039c6 <USBD_SetClassConfig>
 8003d42:	2802      	cmp	r0, #2
 8003d44:	d1ef      	bne.n	8003d26 <USBD_StdDevReq+0x14e>
 8003d46:	e7c7      	b.n	8003cd8 <USBD_StdDevReq+0x100>
      else  if (cfgidx != pdev->dev_config) 
 8003d48:	6841      	ldr	r1, [r0, #4]
 8003d4a:	2901      	cmp	r1, #1
 8003d4c:	d0eb      	beq.n	8003d26 <USBD_StdDevReq+0x14e>
        USBD_ClrClassConfig(pdev , pdev->dev_config);
 8003d4e:	b2c9      	uxtb	r1, r1
 8003d50:	f7ff fe44 	bl	80039dc <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8003d54:	7829      	ldrb	r1, [r5, #0]
 8003d56:	6061      	str	r1, [r4, #4]
 8003d58:	e7f0      	b.n	8003d3c <USBD_StdDevReq+0x164>
  if (req->wLength != 1) 
 8003d5a:	88ca      	ldrh	r2, [r1, #6]
 8003d5c:	2a01      	cmp	r2, #1
 8003d5e:	d1bb      	bne.n	8003cd8 <USBD_StdDevReq+0x100>
    switch (pdev->dev_state )  
 8003d60:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 8003d64:	2b02      	cmp	r3, #2
 8003d66:	d003      	beq.n	8003d70 <USBD_StdDevReq+0x198>
 8003d68:	2b03      	cmp	r3, #3
 8003d6a:	d1b5      	bne.n	8003cd8 <USBD_StdDevReq+0x100>
      USBD_CtlSendData (pdev, 
 8003d6c:	1d01      	adds	r1, r0, #4
 8003d6e:	e764      	b.n	8003c3a <USBD_StdDevReq+0x62>
      pdev->dev_default_config = 0;
 8003d70:	4601      	mov	r1, r0
 8003d72:	2300      	movs	r3, #0
 8003d74:	f841 3f08 	str.w	r3, [r1, #8]!
 8003d78:	e75f      	b.n	8003c3a <USBD_StdDevReq+0x62>
  switch (pdev->dev_state) 
 8003d7a:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 8003d7e:	3b02      	subs	r3, #2
 8003d80:	2b01      	cmp	r3, #1
 8003d82:	d8a9      	bhi.n	8003cd8 <USBD_StdDevReq+0x100>
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;                                  
 8003d84:	2301      	movs	r3, #1
 8003d86:	60c3      	str	r3, [r0, #12]
    if (pdev->dev_remote_wakeup) 
 8003d88:	f8d0 3204 	ldr.w	r3, [r0, #516]	; 0x204
 8003d8c:	b10b      	cbz	r3, 8003d92 <USBD_StdDevReq+0x1ba>
       pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;                                
 8003d8e:	2303      	movs	r3, #3
 8003d90:	60c3      	str	r3, [r0, #12]
    USBD_CtlSendData (pdev, 
 8003d92:	2202      	movs	r2, #2
 8003d94:	f104 010c 	add.w	r1, r4, #12
 8003d98:	e74f      	b.n	8003c3a <USBD_StdDevReq+0x62>
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8003d9a:	884b      	ldrh	r3, [r1, #2]
 8003d9c:	2b01      	cmp	r3, #1
 8003d9e:	d1ab      	bne.n	8003cf8 <USBD_StdDevReq+0x120>
      pdev->dev_remote_wakeup = 0; 
 8003da0:	f8c4 3204 	str.w	r3, [r4, #516]	; 0x204
      pdev->pClass->Setup (pdev, req);   
 8003da4:	f8d4 3214 	ldr.w	r3, [r4, #532]	; 0x214
 8003da8:	4629      	mov	r1, r5
 8003daa:	689b      	ldr	r3, [r3, #8]
 8003dac:	4620      	mov	r0, r4
 8003dae:	4798      	blx	r3
 8003db0:	e7b9      	b.n	8003d26 <USBD_StdDevReq+0x14e>
  switch (pdev->dev_state)
 8003db2:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 8003db6:	3b02      	subs	r3, #2
 8003db8:	2b01      	cmp	r3, #1
 8003dba:	d88d      	bhi.n	8003cd8 <USBD_StdDevReq+0x100>
    if (req->wValue == USB_FEATURE_REMOTE_WAKEUP) 
 8003dbc:	884b      	ldrh	r3, [r1, #2]
 8003dbe:	2b01      	cmp	r3, #1
 8003dc0:	d19a      	bne.n	8003cf8 <USBD_StdDevReq+0x120>
      pdev->dev_remote_wakeup = 0; 
 8003dc2:	2300      	movs	r3, #0
 8003dc4:	e7ec      	b.n	8003da0 <USBD_StdDevReq+0x1c8>
 8003dc6:	bf00      	nop
 8003dc8:	2000017d 	.word	0x2000017d

08003dcc <USBD_StdItfReq>:
{
 8003dcc:	b538      	push	{r3, r4, r5, lr}
  switch (pdev->dev_state) 
 8003dce:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
{
 8003dd2:	4604      	mov	r4, r0
  switch (pdev->dev_state) 
 8003dd4:	2b03      	cmp	r3, #3
{
 8003dd6:	460d      	mov	r5, r1
  switch (pdev->dev_state) 
 8003dd8:	d10d      	bne.n	8003df6 <USBD_StdItfReq+0x2a>
    if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES) 
 8003dda:	790b      	ldrb	r3, [r1, #4]
 8003ddc:	2b01      	cmp	r3, #1
 8003dde:	d80a      	bhi.n	8003df6 <USBD_StdItfReq+0x2a>
      pdev->pClass->Setup (pdev, req); 
 8003de0:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8003de4:	689b      	ldr	r3, [r3, #8]
 8003de6:	4798      	blx	r3
      if((req->wLength == 0)&& (ret == USBD_OK))
 8003de8:	88eb      	ldrh	r3, [r5, #6]
 8003dea:	b913      	cbnz	r3, 8003df2 <USBD_StdItfReq+0x26>
         USBD_CtlSendStatus(pdev);
 8003dec:	4620      	mov	r0, r4
 8003dee:	f000 f8c4 	bl	8003f7a <USBD_CtlSendStatus>
}
 8003df2:	2000      	movs	r0, #0
 8003df4:	bd38      	pop	{r3, r4, r5, pc}
     USBD_CtlError(pdev , req);
 8003df6:	f7ff fee3 	bl	8003bc0 <USBD_CtlError.constprop.0>
    break;
 8003dfa:	e7fa      	b.n	8003df2 <USBD_StdItfReq+0x26>

08003dfc <USBD_StdEPReq>:
{
 8003dfc:	b570      	push	{r4, r5, r6, lr}
  if ((req->bmRequest & 0x60) == 0x20)
 8003dfe:	780a      	ldrb	r2, [r1, #0]
  ep_addr  = LOBYTE(req->wIndex);   
 8003e00:	888e      	ldrh	r6, [r1, #4]
  if ((req->bmRequest & 0x60) == 0x20)
 8003e02:	f002 0260 	and.w	r2, r2, #96	; 0x60
 8003e06:	2a20      	cmp	r2, #32
{
 8003e08:	4604      	mov	r4, r0
 8003e0a:	460d      	mov	r5, r1
  ep_addr  = LOBYTE(req->wIndex);   
 8003e0c:	b2f3      	uxtb	r3, r6
  if ((req->bmRequest & 0x60) == 0x20)
 8003e0e:	d105      	bne.n	8003e1c <USBD_StdEPReq+0x20>
    pdev->pClass->Setup (pdev, req);
 8003e10:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8003e14:	689b      	ldr	r3, [r3, #8]
 8003e16:	4798      	blx	r3
}
 8003e18:	2000      	movs	r0, #0
 8003e1a:	bd70      	pop	{r4, r5, r6, pc}
  switch (req->bRequest) 
 8003e1c:	784a      	ldrb	r2, [r1, #1]
 8003e1e:	2a01      	cmp	r2, #1
 8003e20:	d01c      	beq.n	8003e5c <USBD_StdEPReq+0x60>
 8003e22:	d32a      	bcc.n	8003e7a <USBD_StdEPReq+0x7e>
 8003e24:	2a03      	cmp	r2, #3
 8003e26:	d1f7      	bne.n	8003e18 <USBD_StdEPReq+0x1c>
    switch (pdev->dev_state) 
 8003e28:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 8003e2c:	2a02      	cmp	r2, #2
 8003e2e:	d040      	beq.n	8003eb2 <USBD_StdEPReq+0xb6>
 8003e30:	2a03      	cmp	r2, #3
 8003e32:	d002      	beq.n	8003e3a <USBD_StdEPReq+0x3e>
      USBD_CtlError(pdev , req);
 8003e34:	f7ff fec4 	bl	8003bc0 <USBD_CtlError.constprop.0>
      break;
 8003e38:	e7ee      	b.n	8003e18 <USBD_StdEPReq+0x1c>
      if (req->wValue == USB_FEATURE_EP_HALT)
 8003e3a:	884a      	ldrh	r2, [r1, #2]
 8003e3c:	b922      	cbnz	r2, 8003e48 <USBD_StdEPReq+0x4c>
        if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
 8003e3e:	065e      	lsls	r6, r3, #25
 8003e40:	d002      	beq.n	8003e48 <USBD_StdEPReq+0x4c>
          USBD_LL_StallEP(pdev , ep_addr);
 8003e42:	4619      	mov	r1, r3
 8003e44:	f001 fff6 	bl	8005e34 <USBD_LL_StallEP>
          pdev->pClass->Setup (pdev, req);
 8003e48:	f8d4 3214 	ldr.w	r3, [r4, #532]	; 0x214
 8003e4c:	4629      	mov	r1, r5
 8003e4e:	689b      	ldr	r3, [r3, #8]
 8003e50:	4620      	mov	r0, r4
 8003e52:	4798      	blx	r3
        USBD_CtlSendStatus(pdev);
 8003e54:	4620      	mov	r0, r4
 8003e56:	f000 f890 	bl	8003f7a <USBD_CtlSendStatus>
 8003e5a:	e7dd      	b.n	8003e18 <USBD_StdEPReq+0x1c>
    switch (pdev->dev_state) 
 8003e5c:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 8003e60:	2a02      	cmp	r2, #2
 8003e62:	d026      	beq.n	8003eb2 <USBD_StdEPReq+0xb6>
 8003e64:	2a03      	cmp	r2, #3
 8003e66:	d1e5      	bne.n	8003e34 <USBD_StdEPReq+0x38>
      if (req->wValue == USB_FEATURE_EP_HALT)
 8003e68:	884a      	ldrh	r2, [r1, #2]
 8003e6a:	2a00      	cmp	r2, #0
 8003e6c:	d1d4      	bne.n	8003e18 <USBD_StdEPReq+0x1c>
        if ((ep_addr & 0x7F) != 0x00) 
 8003e6e:	0659      	lsls	r1, r3, #25
 8003e70:	d0f0      	beq.n	8003e54 <USBD_StdEPReq+0x58>
          USBD_LL_ClearStallEP(pdev , ep_addr);
 8003e72:	4619      	mov	r1, r3
 8003e74:	f001 ffec 	bl	8005e50 <USBD_LL_ClearStallEP>
 8003e78:	e7e6      	b.n	8003e48 <USBD_StdEPReq+0x4c>
    switch (pdev->dev_state) 
 8003e7a:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 8003e7e:	2a02      	cmp	r2, #2
 8003e80:	d017      	beq.n	8003eb2 <USBD_StdEPReq+0xb6>
 8003e82:	2a03      	cmp	r2, #3
 8003e84:	d1d6      	bne.n	8003e34 <USBD_StdEPReq+0x38>
 8003e86:	f003 057f 	and.w	r5, r3, #127	; 0x7f
      pep = ((ep_addr & 0x80) == 0x80) ? &pdev->ep_in[ep_addr & 0x7F]:\
 8003e8a:	f016 0f80 	tst.w	r6, #128	; 0x80
 8003e8e:	eb00 1505 	add.w	r5, r0, r5, lsl #4
      if(USBD_LL_IsStallEP(pdev, ep_addr))
 8003e92:	4619      	mov	r1, r3
      pep = ((ep_addr & 0x80) == 0x80) ? &pdev->ep_in[ep_addr & 0x7F]:\
 8003e94:	bf14      	ite	ne
 8003e96:	3514      	addne	r5, #20
 8003e98:	f505 7582 	addeq.w	r5, r5, #260	; 0x104
      if(USBD_LL_IsStallEP(pdev, ep_addr))
 8003e9c:	f001 ffe6 	bl	8005e6c <USBD_LL_IsStallEP>
 8003ea0:	b168      	cbz	r0, 8003ebe <USBD_StdEPReq+0xc2>
        pep->status = 0x0001;     
 8003ea2:	2301      	movs	r3, #1
 8003ea4:	602b      	str	r3, [r5, #0]
      USBD_CtlSendData (pdev,
 8003ea6:	2202      	movs	r2, #2
 8003ea8:	4629      	mov	r1, r5
 8003eaa:	4620      	mov	r0, r4
 8003eac:	f000 f839 	bl	8003f22 <USBD_CtlSendData>
      break;
 8003eb0:	e7b2      	b.n	8003e18 <USBD_StdEPReq+0x1c>
      if ((ep_addr & 0x7F) != 0x00) 
 8003eb2:	065a      	lsls	r2, r3, #25
 8003eb4:	d0b0      	beq.n	8003e18 <USBD_StdEPReq+0x1c>
        USBD_LL_StallEP(pdev , ep_addr);
 8003eb6:	4619      	mov	r1, r3
 8003eb8:	f001 ffbc 	bl	8005e34 <USBD_LL_StallEP>
 8003ebc:	e7ac      	b.n	8003e18 <USBD_StdEPReq+0x1c>
        pep->status = 0x0000;  
 8003ebe:	6028      	str	r0, [r5, #0]
 8003ec0:	e7f1      	b.n	8003ea6 <USBD_StdEPReq+0xaa>

08003ec2 <USBD_ParseSetupRequest>:
  req->bmRequest     = *(uint8_t *)  (pdata);
 8003ec2:	780b      	ldrb	r3, [r1, #0]
 8003ec4:	7003      	strb	r3, [r0, #0]
  req->bRequest      = *(uint8_t *)  (pdata +  1);
 8003ec6:	784b      	ldrb	r3, [r1, #1]
 8003ec8:	7043      	strb	r3, [r0, #1]
  req->wValue        = SWAPBYTE      (pdata +  2);
 8003eca:	78ca      	ldrb	r2, [r1, #3]
 8003ecc:	788b      	ldrb	r3, [r1, #2]
 8003ece:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8003ed2:	8043      	strh	r3, [r0, #2]
  req->wIndex        = SWAPBYTE      (pdata +  4);
 8003ed4:	794a      	ldrb	r2, [r1, #5]
 8003ed6:	790b      	ldrb	r3, [r1, #4]
 8003ed8:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8003edc:	8083      	strh	r3, [r0, #4]
  req->wLength       = SWAPBYTE      (pdata +  6);
 8003ede:	79ca      	ldrb	r2, [r1, #7]
 8003ee0:	798b      	ldrb	r3, [r1, #6]
 8003ee2:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8003ee6:	80c3      	strh	r3, [r0, #6]
 8003ee8:	4770      	bx	lr

08003eea <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8003eea:	b530      	push	{r4, r5, lr}
  uint8_t idx = 0;
  
  if (desc != NULL) 
 8003eec:	b188      	cbz	r0, 8003f12 <USBD_GetString+0x28>
 8003eee:	4605      	mov	r5, r0
 8003ef0:	1a2b      	subs	r3, r5, r0
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
    uint8_t  len = 0;

    while (*buf != '\0') 
 8003ef2:	f815 4b01 	ldrb.w	r4, [r5], #1
 8003ef6:	b2db      	uxtb	r3, r3
 8003ef8:	2c00      	cmp	r4, #0
 8003efa:	d1f9      	bne.n	8003ef0 <USBD_GetString+0x6>
    *len =  USBD_GetLen(desc) * 2 + 2;    
 8003efc:	005b      	lsls	r3, r3, #1
 8003efe:	3302      	adds	r3, #2
 8003f00:	8013      	strh	r3, [r2, #0]
    unicode[idx++] = *len;
 8003f02:	700b      	strb	r3, [r1, #0]
    unicode[idx++] =  USB_DESC_TYPE_STRING;
 8003f04:	2303      	movs	r3, #3
 8003f06:	704b      	strb	r3, [r1, #1]
 8003f08:	2302      	movs	r3, #2
 8003f0a:	3801      	subs	r0, #1
    while (*desc != '\0') 
 8003f0c:	f810 5f01 	ldrb.w	r5, [r0, #1]!
 8003f10:	b905      	cbnz	r5, 8003f14 <USBD_GetString+0x2a>
 8003f12:	bd30      	pop	{r4, r5, pc}
      unicode[idx++] = *desc++;
 8003f14:	1c5a      	adds	r2, r3, #1
 8003f16:	54cd      	strb	r5, [r1, r3]
 8003f18:	b2d2      	uxtb	r2, r2
      unicode[idx++] =  0x00;
 8003f1a:	3302      	adds	r3, #2
 8003f1c:	b2db      	uxtb	r3, r3
 8003f1e:	548c      	strb	r4, [r1, r2]
 8003f20:	e7f4      	b.n	8003f0c <USBD_GetString+0x22>

08003f22 <USBD_CtlSendData>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlSendData (USBD_HandleTypeDef  *pdev, 
                               uint8_t *pbuf,
                               uint16_t len)
{
 8003f22:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state          = USBD_EP0_DATA_IN;                                      
 8003f24:	2202      	movs	r2, #2
{
 8003f26:	b510      	push	{r4, lr}
  pdev->ep0_state          = USBD_EP0_DATA_IN;                                      
 8003f28:	f8c0 21f4 	str.w	r2, [r0, #500]	; 0x1f4
  pdev->ep_in[0].total_length = len;
 8003f2c:	6183      	str	r3, [r0, #24]
  pdev->ep_in[0].rem_length   = len;
 /* Start the transfer */
  USBD_LL_Transmit (pdev, 0x00, pbuf, len);  
 8003f2e:	460a      	mov	r2, r1
  pdev->ep_in[0].rem_length   = len;
 8003f30:	61c3      	str	r3, [r0, #28]
  USBD_LL_Transmit (pdev, 0x00, pbuf, len);  
 8003f32:	2100      	movs	r1, #0
 8003f34:	f001 ffb8 	bl	8005ea8 <USBD_LL_Transmit>
  
  return USBD_OK;
}
 8003f38:	2000      	movs	r0, #0
 8003f3a:	bd10      	pop	{r4, pc}

08003f3c <USBD_CtlContinueSendData>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlContinueSendData (USBD_HandleTypeDef  *pdev, 
                                       uint8_t *pbuf,
                                       uint16_t len)
{
 8003f3c:	b508      	push	{r3, lr}
 /* Start the next transfer */
  USBD_LL_Transmit (pdev, 0x00, pbuf, len);   
 8003f3e:	4613      	mov	r3, r2
 8003f40:	460a      	mov	r2, r1
 8003f42:	2100      	movs	r1, #0
 8003f44:	f001 ffb0 	bl	8005ea8 <USBD_LL_Transmit>
  
  return USBD_OK;
}
 8003f48:	2000      	movs	r0, #0
 8003f4a:	bd08      	pop	{r3, pc}

08003f4c <USBD_CtlPrepareRx>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlPrepareRx (USBD_HandleTypeDef  *pdev,
                                  uint8_t *pbuf,                                  
                                  uint16_t len)
{
 8003f4c:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT; 
 8003f4e:	2203      	movs	r2, #3
{
 8003f50:	b510      	push	{r4, lr}
  pdev->ep0_state = USBD_EP0_DATA_OUT; 
 8003f52:	f8c0 21f4 	str.w	r2, [r0, #500]	; 0x1f4
  pdev->ep_out[0].total_length = len;
 8003f56:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
  pdev->ep_out[0].rem_length   = len;
  /* Start the transfer */
  USBD_LL_PrepareReceive (pdev,
 8003f5a:	460a      	mov	r2, r1
  pdev->ep_out[0].rem_length   = len;
 8003f5c:	f8c0 310c 	str.w	r3, [r0, #268]	; 0x10c
  USBD_LL_PrepareReceive (pdev,
 8003f60:	2100      	movs	r1, #0
 8003f62:	f001 ffaf 	bl	8005ec4 <USBD_LL_PrepareReceive>
                          0,
                          pbuf,
                         len);
  
  return USBD_OK;
}
 8003f66:	2000      	movs	r0, #0
 8003f68:	bd10      	pop	{r4, pc}

08003f6a <USBD_CtlContinueRx>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlContinueRx (USBD_HandleTypeDef  *pdev, 
                                          uint8_t *pbuf,                                          
                                          uint16_t len)
{
 8003f6a:	b508      	push	{r3, lr}

  USBD_LL_PrepareReceive (pdev,
 8003f6c:	4613      	mov	r3, r2
 8003f6e:	460a      	mov	r2, r1
 8003f70:	2100      	movs	r1, #0
 8003f72:	f001 ffa7 	bl	8005ec4 <USBD_LL_PrepareReceive>
                          0,                     
                          pbuf,                         
                          len);
  return USBD_OK;
}
 8003f76:	2000      	movs	r0, #0
 8003f78:	bd08      	pop	{r3, pc}

08003f7a <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlSendStatus (USBD_HandleTypeDef  *pdev)
{
 8003f7a:	b508      	push	{r3, lr}

  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8003f7c:	2304      	movs	r3, #4
 8003f7e:	f8c0 31f4 	str.w	r3, [r0, #500]	; 0x1f4
  
 /* Start the transfer */
  USBD_LL_Transmit (pdev, 0x00, NULL, 0);   
 8003f82:	2300      	movs	r3, #0
 8003f84:	461a      	mov	r2, r3
 8003f86:	4619      	mov	r1, r3
 8003f88:	f001 ff8e 	bl	8005ea8 <USBD_LL_Transmit>
  
  return USBD_OK;
}
 8003f8c:	2000      	movs	r0, #0
 8003f8e:	bd08      	pop	{r3, pc}

08003f90 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlReceiveStatus (USBD_HandleTypeDef  *pdev)
{
 8003f90:	b508      	push	{r3, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT; 
 8003f92:	2305      	movs	r3, #5
 8003f94:	f8c0 31f4 	str.w	r3, [r0, #500]	; 0x1f4
  
 /* Start the transfer */  
  USBD_LL_PrepareReceive ( pdev,
 8003f98:	2300      	movs	r3, #0
 8003f9a:	461a      	mov	r2, r3
 8003f9c:	4619      	mov	r1, r3
 8003f9e:	f001 ff91 	bl	8005ec4 <USBD_LL_PrepareReceive>
                    0,
                    NULL,
                    0);  

  return USBD_OK;
}
 8003fa2:	2000      	movs	r0, #0
 8003fa4:	bd08      	pop	{r3, pc}

08003fa6 <osSystickHandler>:
* @brief  Handles the tick increment
* @param  none.
* @retval none.
*/
void osSystickHandler(void)
{
 8003fa6:	b508      	push	{r3, lr}

#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8003fa8:	f000 ffa8 	bl	8004efc <xTaskGetSchedulerState>
 8003fac:	2801      	cmp	r0, #1
 8003fae:	d003      	beq.n	8003fb8 <osSystickHandler+0x12>
#endif  /* INCLUDE_xTaskGetSchedulerState */  
    xPortSysTickHandler();
#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  }
#endif  /* INCLUDE_xTaskGetSchedulerState */  
}
 8003fb0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    xPortSysTickHandler();
 8003fb4:	f000 b8e6 	b.w	8004184 <xPortSysTickHandler>
 8003fb8:	bd08      	pop	{r3, pc}

08003fba <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003fba:	f100 0308 	add.w	r3, r0, #8
 8003fbe:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003fc0:	f04f 32ff 	mov.w	r2, #4294967295

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003fc4:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003fc6:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003fc8:	2300      	movs	r3, #0
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003fca:	6082      	str	r2, [r0, #8]
	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003fcc:	6003      	str	r3, [r0, #0]
 8003fce:	4770      	bx	lr

08003fd0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8003fd0:	2300      	movs	r3, #0
 8003fd2:	6103      	str	r3, [r0, #16]
 8003fd4:	4770      	bx	lr

08003fd6 <vListInsertEnd>:
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 8003fd6:	6843      	ldr	r3, [r0, #4]

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003fd8:	689a      	ldr	r2, [r3, #8]
	pxNewListItem->pxNext = pxIndex;
 8003fda:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003fdc:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003fde:	689a      	ldr	r2, [r3, #8]
 8003fe0:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8003fe2:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 8003fe4:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pvContainer = ( void * ) pxList;
 8003fe6:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 8003fe8:	3301      	adds	r3, #1
 8003fea:	6003      	str	r3, [r0, #0]
 8003fec:	4770      	bx	lr

08003fee <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8003fee:	680a      	ldr	r2, [r1, #0]
{
 8003ff0:	b530      	push	{r4, r5, lr}
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8003ff2:	1c53      	adds	r3, r2, #1
 8003ff4:	d10a      	bne.n	800400c <vListInsert+0x1e>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8003ff6:	6903      	ldr	r3, [r0, #16]
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8003ff8:	685a      	ldr	r2, [r3, #4]
 8003ffa:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003ffc:	6091      	str	r1, [r2, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8003ffe:	608b      	str	r3, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 8004000:	6059      	str	r1, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 8004002:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pvContainer = ( void * ) pxList;
 8004004:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 8004006:	3301      	adds	r3, #1
 8004008:	6003      	str	r3, [r0, #0]
 800400a:	bd30      	pop	{r4, r5, pc}
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800400c:	f100 0308 	add.w	r3, r0, #8
 8004010:	685c      	ldr	r4, [r3, #4]
 8004012:	6825      	ldr	r5, [r4, #0]
 8004014:	42aa      	cmp	r2, r5
 8004016:	d3ef      	bcc.n	8003ff8 <vListInsert+0xa>
 8004018:	4623      	mov	r3, r4
 800401a:	e7f9      	b.n	8004010 <vListInsert+0x22>

0800401c <uxListRemove>:
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800401c:	6841      	ldr	r1, [r0, #4]
 800401e:	6882      	ldr	r2, [r0, #8]
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8004020:	6903      	ldr	r3, [r0, #16]
	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004022:	608a      	str	r2, [r1, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004024:	6882      	ldr	r2, [r0, #8]
 8004026:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004028:	6859      	ldr	r1, [r3, #4]
 800402a:	4288      	cmp	r0, r1
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800402c:	bf08      	it	eq
 800402e:	605a      	streq	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8004030:	2200      	movs	r2, #0
 8004032:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
 8004034:	6818      	ldr	r0, [r3, #0]
 8004036:	3801      	subs	r0, #1
 8004038:	6018      	str	r0, [r3, #0]

	return pxList->uxNumberOfItems;
}
 800403a:	4770      	bx	lr

0800403c <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 800403c:	4806      	ldr	r0, [pc, #24]	; (8004058 <prvPortStartFirstTask+0x1c>)
 800403e:	6800      	ldr	r0, [r0, #0]
 8004040:	6800      	ldr	r0, [r0, #0]
 8004042:	f380 8808 	msr	MSP, r0
 8004046:	b662      	cpsie	i
 8004048:	b661      	cpsie	f
 800404a:	f3bf 8f4f 	dsb	sy
 800404e:	f3bf 8f6f 	isb	sy
 8004052:	df00      	svc	0
 8004054:	bf00      	nop
 8004056:	0000      	.short	0x0000
 8004058:	e000ed08 	.word	0xe000ed08

0800405c <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800405c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
 8004060:	e900 000a 	stmdb	r0, {r1, r3}
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8004064:	4b03      	ldr	r3, [pc, #12]	; (8004074 <pxPortInitialiseStack+0x18>)
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8004066:	f840 2c20 	str.w	r2, [r0, #-32]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800406a:	f840 3c0c 	str.w	r3, [r0, #-12]
}
 800406e:	3840      	subs	r0, #64	; 0x40
 8004070:	4770      	bx	lr
 8004072:	bf00      	nop
 8004074:	080040c5 	.word	0x080040c5

08004078 <SVC_Handler>:
	__asm volatile (
 8004078:	4b07      	ldr	r3, [pc, #28]	; (8004098 <pxCurrentTCBConst2>)
 800407a:	6819      	ldr	r1, [r3, #0]
 800407c:	6808      	ldr	r0, [r1, #0]
 800407e:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8004082:	f380 8809 	msr	PSP, r0
 8004086:	f3bf 8f6f 	isb	sy
 800408a:	f04f 0000 	mov.w	r0, #0
 800408e:	f380 8811 	msr	BASEPRI, r0
 8004092:	f04e 0e0d 	orr.w	lr, lr, #13
 8004096:	4770      	bx	lr

08004098 <pxCurrentTCBConst2>:
 8004098:	200029a8 	.word	0x200029a8

0800409c <vPortYield>:
/*-----------------------------------------------------------*/

void vPortYield( void )
{
	/* Set a PendSV to request a context switch. */
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800409c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80040a0:	4b03      	ldr	r3, [pc, #12]	; (80040b0 <vPortYield+0x14>)
 80040a2:	601a      	str	r2, [r3, #0]

	/* Barriers are normally not required but do ensure the code is completely
	within the specified behaviour for the architecture. */
	__asm volatile( "dsb" );
 80040a4:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 80040a8:	f3bf 8f6f 	isb	sy
 80040ac:	4770      	bx	lr
 80040ae:	bf00      	nop
 80040b0:	e000ed04 	.word	0xe000ed04

080040b4 <ulPortSetInterruptMask>:
}
/*-----------------------------------------------------------*/

__attribute__(( naked )) uint32_t ulPortSetInterruptMask( void )
{
	__asm volatile														\
 80040b4:	f3ef 8011 	mrs	r0, BASEPRI
 80040b8:	f04f 0150 	mov.w	r1, #80	; 0x50
 80040bc:	f381 8811 	msr	BASEPRI, r1
 80040c0:	4770      	bx	lr
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return 0;
}
 80040c2:	2000      	movs	r0, #0

080040c4 <prvTaskExitError>:
{
 80040c4:	b508      	push	{r3, lr}
	configASSERT( uxCriticalNesting == ~0UL );
 80040c6:	4b05      	ldr	r3, [pc, #20]	; (80040dc <prvTaskExitError+0x18>)
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	3301      	adds	r3, #1
 80040cc:	d002      	beq.n	80040d4 <prvTaskExitError+0x10>
 80040ce:	f7ff fff1 	bl	80040b4 <ulPortSetInterruptMask>
 80040d2:	e7fe      	b.n	80040d2 <prvTaskExitError+0xe>
	portDISABLE_INTERRUPTS();
 80040d4:	f7ff ffee 	bl	80040b4 <ulPortSetInterruptMask>
 80040d8:	e7fe      	b.n	80040d8 <prvTaskExitError+0x14>
 80040da:	bf00      	nop
 80040dc:	20000110 	.word	0x20000110

080040e0 <vPortEnterCritical>:
{
 80040e0:	b508      	push	{r3, lr}
	portDISABLE_INTERRUPTS();
 80040e2:	f7ff ffe7 	bl	80040b4 <ulPortSetInterruptMask>
	uxCriticalNesting++;
 80040e6:	4a09      	ldr	r2, [pc, #36]	; (800410c <vPortEnterCritical+0x2c>)
 80040e8:	6813      	ldr	r3, [r2, #0]
 80040ea:	3301      	adds	r3, #1
 80040ec:	6013      	str	r3, [r2, #0]
	__asm volatile( "dsb" );
 80040ee:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 80040f2:	f3bf 8f6f 	isb	sy
	if( uxCriticalNesting == 1 )
 80040f6:	2b01      	cmp	r3, #1
 80040f8:	d107      	bne.n	800410a <vPortEnterCritical+0x2a>
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80040fa:	4b05      	ldr	r3, [pc, #20]	; (8004110 <vPortEnterCritical+0x30>)
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	f013 0fff 	tst.w	r3, #255	; 0xff
 8004102:	d002      	beq.n	800410a <vPortEnterCritical+0x2a>
 8004104:	f7ff ffd6 	bl	80040b4 <ulPortSetInterruptMask>
 8004108:	e7fe      	b.n	8004108 <vPortEnterCritical+0x28>
 800410a:	bd08      	pop	{r3, pc}
 800410c:	20000110 	.word	0x20000110
 8004110:	e000ed04 	.word	0xe000ed04

08004114 <vPortClearInterruptMask>:
/*-----------------------------------------------------------*/

__attribute__(( naked )) void vPortClearInterruptMask( uint32_t ulNewMaskValue )
{
	__asm volatile													\
 8004114:	f380 8811 	msr	BASEPRI, r0
 8004118:	4770      	bx	lr
	...

0800411c <vPortExitCritical>:
{
 800411c:	b508      	push	{r3, lr}
	configASSERT( uxCriticalNesting );
 800411e:	4b07      	ldr	r3, [pc, #28]	; (800413c <vPortExitCritical+0x20>)
 8004120:	6818      	ldr	r0, [r3, #0]
 8004122:	b910      	cbnz	r0, 800412a <vPortExitCritical+0xe>
 8004124:	f7ff ffc6 	bl	80040b4 <ulPortSetInterruptMask>
 8004128:	e7fe      	b.n	8004128 <vPortExitCritical+0xc>
	uxCriticalNesting--;
 800412a:	3801      	subs	r0, #1
 800412c:	6018      	str	r0, [r3, #0]
	if( uxCriticalNesting == 0 )
 800412e:	b918      	cbnz	r0, 8004138 <vPortExitCritical+0x1c>
}
 8004130:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		portENABLE_INTERRUPTS();
 8004134:	f7ff bfee 	b.w	8004114 <vPortClearInterruptMask>
 8004138:	bd08      	pop	{r3, pc}
 800413a:	bf00      	nop
 800413c:	20000110 	.word	0x20000110

08004140 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8004140:	f3ef 8009 	mrs	r0, PSP
 8004144:	f3bf 8f6f 	isb	sy
 8004148:	4b0d      	ldr	r3, [pc, #52]	; (8004180 <pxCurrentTCBConst>)
 800414a:	681a      	ldr	r2, [r3, #0]
 800414c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8004150:	6010      	str	r0, [r2, #0]
 8004152:	e92d 4008 	stmdb	sp!, {r3, lr}
 8004156:	f04f 0050 	mov.w	r0, #80	; 0x50
 800415a:	f380 8811 	msr	BASEPRI, r0
 800415e:	f000 fe31 	bl	8004dc4 <vTaskSwitchContext>
 8004162:	f04f 0000 	mov.w	r0, #0
 8004166:	f380 8811 	msr	BASEPRI, r0
 800416a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800416e:	6819      	ldr	r1, [r3, #0]
 8004170:	6808      	ldr	r0, [r1, #0]
 8004172:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8004176:	f380 8809 	msr	PSP, r0
 800417a:	f3bf 8f6f 	isb	sy
 800417e:	4770      	bx	lr

08004180 <pxCurrentTCBConst>:
 8004180:	200029a8 	.word	0x200029a8

08004184 <xPortSysTickHandler>:
	);
}
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004184:	b508      	push	{r3, lr}
	/* The SysTick runs at the lowest interrupt priority, so when this interrupt
	executes all interrupts must be unmasked.  There is therefore no need to
	save and then restore the interrupt mask value as its value is already
	known. */
	( void ) portSET_INTERRUPT_MASK_FROM_ISR();
 8004186:	f7ff ff95 	bl	80040b4 <ulPortSetInterruptMask>
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800418a:	f000 fc57 	bl	8004a3c <xTaskIncrementTick>
 800418e:	b118      	cbz	r0, 8004198 <xPortSysTickHandler+0x14>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8004190:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004194:	4b03      	ldr	r3, [pc, #12]	; (80041a4 <xPortSysTickHandler+0x20>)
 8004196:	601a      	str	r2, [r3, #0]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( 0 );
 8004198:	2000      	movs	r0, #0
}
 800419a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( 0 );
 800419e:	f7ff bfb9 	b.w	8004114 <vPortClearInterruptMask>
 80041a2:	bf00      	nop
 80041a4:	e000ed04 	.word	0xe000ed04

080041a8 <vPortSuppressTicksAndSleep>:
/*-----------------------------------------------------------*/

#if configUSE_TICKLESS_IDLE == 1

	__attribute__((weak)) void vPortSuppressTicksAndSleep( TickType_t xExpectedIdleTime )
	{
 80041a8:	b5f0      	push	{r4, r5, r6, r7, lr}
	uint32_t ulReloadValue, ulCompleteTickPeriods, ulCompletedSysTickDecrements, ulSysTickCTRL;
	TickType_t xModifiableIdleTime;

		/* Make sure the SysTick reload value does not overflow the counter. */
		if( xExpectedIdleTime > xMaximumPossibleSuppressedTicks )
 80041aa:	4b3e      	ldr	r3, [pc, #248]	; (80042a4 <vPortSuppressTicksAndSleep+0xfc>)
	{
 80041ac:	b085      	sub	sp, #20
		if( xExpectedIdleTime > xMaximumPossibleSuppressedTicks )
 80041ae:	681b      	ldr	r3, [r3, #0]

		/* Stop the SysTick momentarily.  The time the SysTick is stopped for
		is accounted for as best it can be, but using the tickless mode will
		inevitably result in some tiny drift of the time maintained by the
		kernel with respect to calendar time. */
		portNVIC_SYSTICK_CTRL_REG &= ~portNVIC_SYSTICK_ENABLE_BIT;
 80041b0:	4a3d      	ldr	r2, [pc, #244]	; (80042a8 <vPortSuppressTicksAndSleep+0x100>)
		if( xExpectedIdleTime > xMaximumPossibleSuppressedTicks )
 80041b2:	4298      	cmp	r0, r3
	{
 80041b4:	9001      	str	r0, [sp, #4]
			xExpectedIdleTime = xMaximumPossibleSuppressedTicks;
 80041b6:	bf88      	it	hi
 80041b8:	9301      	strhi	r3, [sp, #4]
		portNVIC_SYSTICK_CTRL_REG &= ~portNVIC_SYSTICK_ENABLE_BIT;
 80041ba:	6813      	ldr	r3, [r2, #0]

		/* Calculate the reload value required to wait xExpectedIdleTime
		tick periods.  -1 is used because this code will execute part way
		through one of the tick periods. */
		ulReloadValue = portNVIC_SYSTICK_CURRENT_VALUE_REG + ( ulTimerCountsForOneTick * ( xExpectedIdleTime - 1UL ) );
 80041bc:	4f3b      	ldr	r7, [pc, #236]	; (80042ac <vPortSuppressTicksAndSleep+0x104>)
		portNVIC_SYSTICK_CTRL_REG &= ~portNVIC_SYSTICK_ENABLE_BIT;
 80041be:	f023 0301 	bic.w	r3, r3, #1
 80041c2:	6013      	str	r3, [r2, #0]
		ulReloadValue = portNVIC_SYSTICK_CURRENT_VALUE_REG + ( ulTimerCountsForOneTick * ( xExpectedIdleTime - 1UL ) );
 80041c4:	4d3a      	ldr	r5, [pc, #232]	; (80042b0 <vPortSuppressTicksAndSleep+0x108>)
 80041c6:	9b01      	ldr	r3, [sp, #4]
 80041c8:	683c      	ldr	r4, [r7, #0]
 80041ca:	6829      	ldr	r1, [r5, #0]
 80041cc:	3b01      	subs	r3, #1
 80041ce:	fb01 4403 	mla	r4, r1, r3, r4
		if( ulReloadValue > ulStoppedTimerCompensation )
 80041d2:	4e38      	ldr	r6, [pc, #224]	; (80042b4 <vPortSuppressTicksAndSleep+0x10c>)
 80041d4:	6833      	ldr	r3, [r6, #0]
 80041d6:	429c      	cmp	r4, r3
		{
			ulReloadValue -= ulStoppedTimerCompensation;
 80041d8:	bf88      	it	hi
 80041da:	1ae4      	subhi	r4, r4, r3
		}

		/* Enter a critical section but don't use the taskENTER_CRITICAL()
		method as that will mask interrupts that should exit sleep mode. */
		__asm volatile( "cpsid i" );
 80041dc:	b672      	cpsid	i

		/* If a context switch is pending or a task is waiting for the scheduler
		to be unsuspended then abandon the low power entry. */
		if( eTaskConfirmSleepModeStatus() == eAbortSleep )
 80041de:	f000 fe73 	bl	8004ec8 <eTaskConfirmSleepModeStatus>
 80041e2:	4b31      	ldr	r3, [pc, #196]	; (80042a8 <vPortSuppressTicksAndSleep+0x100>)
 80041e4:	4a34      	ldr	r2, [pc, #208]	; (80042b8 <vPortSuppressTicksAndSleep+0x110>)
 80041e6:	b958      	cbnz	r0, 8004200 <vPortSuppressTicksAndSleep+0x58>
		{
			/* Restart from whatever is left in the count register to complete
			this tick period. */
			portNVIC_SYSTICK_LOAD_REG = portNVIC_SYSTICK_CURRENT_VALUE_REG;
 80041e8:	6839      	ldr	r1, [r7, #0]
 80041ea:	6011      	str	r1, [r2, #0]

			/* Restart SysTick. */
			portNVIC_SYSTICK_CTRL_REG |= portNVIC_SYSTICK_ENABLE_BIT;
 80041ec:	6819      	ldr	r1, [r3, #0]
 80041ee:	f041 0101 	orr.w	r1, r1, #1
 80041f2:	6019      	str	r1, [r3, #0]

			/* Reset the reload register to the value required for normal tick
			periods. */
			portNVIC_SYSTICK_LOAD_REG = ulTimerCountsForOneTick - 1UL;
 80041f4:	682b      	ldr	r3, [r5, #0]
 80041f6:	3b01      	subs	r3, #1
 80041f8:	6013      	str	r3, [r2, #0]

			/* Re-enable interrupts - see comments above the cpsid instruction()
			above. */
			__asm volatile( "cpsie i" );
 80041fa:	b662      	cpsie	i
				vTaskStepTick( ulCompleteTickPeriods );
				portNVIC_SYSTICK_LOAD_REG = ulTimerCountsForOneTick - 1UL;
			}
			portEXIT_CRITICAL();
		}
	}
 80041fc:	b005      	add	sp, #20
 80041fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
			portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004200:	2100      	movs	r1, #0
			portNVIC_SYSTICK_LOAD_REG = ulReloadValue;
 8004202:	6014      	str	r4, [r2, #0]
			portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004204:	4a29      	ldr	r2, [pc, #164]	; (80042ac <vPortSuppressTicksAndSleep+0x104>)
			xModifiableIdleTime = xExpectedIdleTime;
 8004206:	a804      	add	r0, sp, #16
			portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004208:	6011      	str	r1, [r2, #0]
			portNVIC_SYSTICK_CTRL_REG |= portNVIC_SYSTICK_ENABLE_BIT;
 800420a:	681a      	ldr	r2, [r3, #0]
 800420c:	f042 0201 	orr.w	r2, r2, #1
 8004210:	601a      	str	r2, [r3, #0]
			xModifiableIdleTime = xExpectedIdleTime;
 8004212:	9b01      	ldr	r3, [sp, #4]
 8004214:	f840 3d04 	str.w	r3, [r0, #-4]!
			configPRE_SLEEP_PROCESSING( &xModifiableIdleTime );
 8004218:	f000 feea 	bl	8004ff0 <PreSleepProcessing>
			if( xModifiableIdleTime > 0 )
 800421c:	9b03      	ldr	r3, [sp, #12]
 800421e:	b123      	cbz	r3, 800422a <vPortSuppressTicksAndSleep+0x82>
				__asm volatile( "dsb" );
 8004220:	f3bf 8f4f 	dsb	sy
				__asm volatile( "wfi" );
 8004224:	bf30      	wfi
				__asm volatile( "isb" );
 8004226:	f3bf 8f6f 	isb	sy
			configPOST_SLEEP_PROCESSING( &xExpectedIdleTime );
 800422a:	a801      	add	r0, sp, #4
 800422c:	f000 fee1 	bl	8004ff2 <PostSleepProcessing>
			ulSysTickCTRL = portNVIC_SYSTICK_CTRL_REG;
 8004230:	4a1d      	ldr	r2, [pc, #116]	; (80042a8 <vPortSuppressTicksAndSleep+0x100>)
 8004232:	6813      	ldr	r3, [r2, #0]
			portNVIC_SYSTICK_CTRL_REG = ( ulSysTickCTRL & ~portNVIC_SYSTICK_ENABLE_BIT );
 8004234:	f023 0101 	bic.w	r1, r3, #1
 8004238:	6011      	str	r1, [r2, #0]
			__asm volatile( "cpsie i" );
 800423a:	b662      	cpsie	i
			if( ( ulSysTickCTRL & portNVIC_SYSTICK_COUNT_FLAG_BIT ) != 0 )
 800423c:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8004240:	491a      	ldr	r1, [pc, #104]	; (80042ac <vPortSuppressTicksAndSleep+0x104>)
 8004242:	d022      	beq.n	800428a <vPortSuppressTicksAndSleep+0xe2>
				ulCalculatedLoadValue = ( ulTimerCountsForOneTick - 1UL ) - ( ulReloadValue - portNVIC_SYSTICK_CURRENT_VALUE_REG );
 8004244:	680b      	ldr	r3, [r1, #0]
 8004246:	682a      	ldr	r2, [r5, #0]
				if( ( ulCalculatedLoadValue < ulStoppedTimerCompensation ) || ( ulCalculatedLoadValue > ulTimerCountsForOneTick ) )
 8004248:	6831      	ldr	r1, [r6, #0]
				ulCalculatedLoadValue = ( ulTimerCountsForOneTick - 1UL ) - ( ulReloadValue - portNVIC_SYSTICK_CURRENT_VALUE_REG );
 800424a:	4413      	add	r3, r2
 800424c:	3b01      	subs	r3, #1
 800424e:	1b1b      	subs	r3, r3, r4
				if( ( ulCalculatedLoadValue < ulStoppedTimerCompensation ) || ( ulCalculatedLoadValue > ulTimerCountsForOneTick ) )
 8004250:	428b      	cmp	r3, r1
 8004252:	d301      	bcc.n	8004258 <vPortSuppressTicksAndSleep+0xb0>
 8004254:	429a      	cmp	r2, r3
 8004256:	d200      	bcs.n	800425a <vPortSuppressTicksAndSleep+0xb2>
					ulCalculatedLoadValue = ( ulTimerCountsForOneTick - 1UL );
 8004258:	1e53      	subs	r3, r2, #1
				portNVIC_SYSTICK_LOAD_REG = ulCalculatedLoadValue;
 800425a:	4a17      	ldr	r2, [pc, #92]	; (80042b8 <vPortSuppressTicksAndSleep+0x110>)
 800425c:	6013      	str	r3, [r2, #0]
				ulCompleteTickPeriods = xExpectedIdleTime - 1UL;
 800425e:	9c01      	ldr	r4, [sp, #4]
 8004260:	3c01      	subs	r4, #1
			portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004262:	2200      	movs	r2, #0
 8004264:	4b11      	ldr	r3, [pc, #68]	; (80042ac <vPortSuppressTicksAndSleep+0x104>)
 8004266:	601a      	str	r2, [r3, #0]
			portENTER_CRITICAL();
 8004268:	f7ff ff3a 	bl	80040e0 <vPortEnterCritical>
				portNVIC_SYSTICK_CTRL_REG |= portNVIC_SYSTICK_ENABLE_BIT;
 800426c:	4a0e      	ldr	r2, [pc, #56]	; (80042a8 <vPortSuppressTicksAndSleep+0x100>)
				vTaskStepTick( ulCompleteTickPeriods );
 800426e:	4620      	mov	r0, r4
				portNVIC_SYSTICK_CTRL_REG |= portNVIC_SYSTICK_ENABLE_BIT;
 8004270:	6813      	ldr	r3, [r2, #0]
 8004272:	f043 0301 	orr.w	r3, r3, #1
 8004276:	6013      	str	r3, [r2, #0]
				vTaskStepTick( ulCompleteTickPeriods );
 8004278:	f000 fbcc 	bl	8004a14 <vTaskStepTick>
				portNVIC_SYSTICK_LOAD_REG = ulTimerCountsForOneTick - 1UL;
 800427c:	682b      	ldr	r3, [r5, #0]
 800427e:	4a0e      	ldr	r2, [pc, #56]	; (80042b8 <vPortSuppressTicksAndSleep+0x110>)
 8004280:	3b01      	subs	r3, #1
 8004282:	6013      	str	r3, [r2, #0]
			portEXIT_CRITICAL();
 8004284:	f7ff ff4a 	bl	800411c <vPortExitCritical>
	}
 8004288:	e7b8      	b.n	80041fc <vPortSuppressTicksAndSleep+0x54>
				ulCompletedSysTickDecrements = ( xExpectedIdleTime * ulTimerCountsForOneTick ) - portNVIC_SYSTICK_CURRENT_VALUE_REG;
 800428a:	682b      	ldr	r3, [r5, #0]
 800428c:	9a01      	ldr	r2, [sp, #4]
 800428e:	6809      	ldr	r1, [r1, #0]
 8004290:	435a      	muls	r2, r3
 8004292:	1a52      	subs	r2, r2, r1
				ulCompleteTickPeriods = ulCompletedSysTickDecrements / ulTimerCountsForOneTick;
 8004294:	fbb2 f4f3 	udiv	r4, r2, r3
				portNVIC_SYSTICK_LOAD_REG = ( ( ulCompleteTickPeriods + 1 ) * ulTimerCountsForOneTick ) - ulCompletedSysTickDecrements;
 8004298:	fb04 3303 	mla	r3, r4, r3, r3
 800429c:	1a9b      	subs	r3, r3, r2
 800429e:	4a06      	ldr	r2, [pc, #24]	; (80042b8 <vPortSuppressTicksAndSleep+0x110>)
 80042a0:	6013      	str	r3, [r2, #0]
 80042a2:	e7de      	b.n	8004262 <vPortSuppressTicksAndSleep+0xba>
 80042a4:	2000018c 	.word	0x2000018c
 80042a8:	e000e010 	.word	0xe000e010
 80042ac:	e000e018 	.word	0xe000e018
 80042b0:	20000188 	.word	0x20000188
 80042b4:	20000184 	.word	0x20000184
 80042b8:	e000e014 	.word	0xe000e014

080042bc <vPortSetupTimerInterrupt>:
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
	/* Calculate the constants required to configure the tick interrupt. */
	#if configUSE_TICKLESS_IDLE == 1
	{
		ulTimerCountsForOneTick = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ );
 80042bc:	4b0d      	ldr	r3, [pc, #52]	; (80042f4 <vPortSetupTimerInterrupt+0x38>)
 80042be:	490e      	ldr	r1, [pc, #56]	; (80042f8 <vPortSetupTimerInterrupt+0x3c>)
 80042c0:	681a      	ldr	r2, [r3, #0]
 80042c2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80042c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80042ca:	600b      	str	r3, [r1, #0]
		xMaximumPossibleSuppressedTicks = portMAX_24_BIT_NUMBER / ulTimerCountsForOneTick;
 80042cc:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 80042d0:	fbb1 f1f3 	udiv	r1, r1, r3
 80042d4:	4809      	ldr	r0, [pc, #36]	; (80042fc <vPortSetupTimerInterrupt+0x40>)
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
 80042d6:	fbb2 f2f2 	udiv	r2, r2, r2
		xMaximumPossibleSuppressedTicks = portMAX_24_BIT_NUMBER / ulTimerCountsForOneTick;
 80042da:	6001      	str	r1, [r0, #0]
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
 80042dc:	212d      	movs	r1, #45	; 0x2d
 80042de:	fbb1 f2f2 	udiv	r2, r1, r2
 80042e2:	4907      	ldr	r1, [pc, #28]	; (8004300 <vPortSetupTimerInterrupt+0x44>)
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80042e4:	3b01      	subs	r3, #1
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
 80042e6:	600a      	str	r2, [r1, #0]
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80042e8:	4a06      	ldr	r2, [pc, #24]	; (8004304 <vPortSetupTimerInterrupt+0x48>)
 80042ea:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80042ec:	2207      	movs	r2, #7
 80042ee:	4b06      	ldr	r3, [pc, #24]	; (8004308 <vPortSetupTimerInterrupt+0x4c>)
 80042f0:	601a      	str	r2, [r3, #0]
 80042f2:	4770      	bx	lr
 80042f4:	20000114 	.word	0x20000114
 80042f8:	20000188 	.word	0x20000188
 80042fc:	2000018c 	.word	0x2000018c
 8004300:	20000184 	.word	0x20000184
 8004304:	e000e014 	.word	0xe000e014
 8004308:	e000e010 	.word	0xe000e010

0800430c <xPortStartScheduler>:
{
 800430c:	b513      	push	{r0, r1, r4, lr}
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800430e:	4b1f      	ldr	r3, [pc, #124]	; (800438c <xPortStartScheduler+0x80>)
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004310:	2100      	movs	r1, #0
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8004312:	781a      	ldrb	r2, [r3, #0]
 8004314:	b2d2      	uxtb	r2, r2
 8004316:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004318:	22ff      	movs	r2, #255	; 0xff
 800431a:	701a      	strb	r2, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800431c:	781b      	ldrb	r3, [r3, #0]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800431e:	4a1c      	ldr	r2, [pc, #112]	; (8004390 <xPortStartScheduler+0x84>)
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004320:	b2db      	uxtb	r3, r3
 8004322:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004326:	f89d 3003 	ldrb.w	r3, [sp, #3]
 800432a:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800432e:	7013      	strb	r3, [r2, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004330:	2207      	movs	r2, #7
 8004332:	4b18      	ldr	r3, [pc, #96]	; (8004394 <xPortStartScheduler+0x88>)
 8004334:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004336:	f89d 0003 	ldrb.w	r0, [sp, #3]
 800433a:	1e54      	subs	r4, r2, #1
 800433c:	0600      	lsls	r0, r0, #24
 800433e:	d41c      	bmi.n	800437a <xPortStartScheduler+0x6e>
 8004340:	b101      	cbz	r1, 8004344 <xPortStartScheduler+0x38>
 8004342:	601a      	str	r2, [r3, #0]
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8004344:	681a      	ldr	r2, [r3, #0]
 8004346:	0212      	lsls	r2, r2, #8
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004348:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 800434c:	601a      	str	r2, [r3, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800434e:	9b01      	ldr	r3, [sp, #4]
 8004350:	4a0e      	ldr	r2, [pc, #56]	; (800438c <xPortStartScheduler+0x80>)
 8004352:	b2db      	uxtb	r3, r3
 8004354:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8004356:	4b10      	ldr	r3, [pc, #64]	; (8004398 <xPortStartScheduler+0x8c>)
 8004358:	681a      	ldr	r2, [r3, #0]
 800435a:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 800435e:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8004360:	681a      	ldr	r2, [r3, #0]
 8004362:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
 8004366:	601a      	str	r2, [r3, #0]
	vPortSetupTimerInterrupt();
 8004368:	f7ff ffa8 	bl	80042bc <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
 800436c:	2200      	movs	r2, #0
 800436e:	4b0b      	ldr	r3, [pc, #44]	; (800439c <xPortStartScheduler+0x90>)
 8004370:	601a      	str	r2, [r3, #0]
	prvPortStartFirstTask();
 8004372:	f7ff fe63 	bl	800403c <prvPortStartFirstTask>
	prvTaskExitError();
 8004376:	f7ff fea5 	bl	80040c4 <prvTaskExitError>
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800437a:	f89d 2003 	ldrb.w	r2, [sp, #3]
 800437e:	2101      	movs	r1, #1
 8004380:	0052      	lsls	r2, r2, #1
 8004382:	b2d2      	uxtb	r2, r2
 8004384:	f88d 2003 	strb.w	r2, [sp, #3]
 8004388:	4622      	mov	r2, r4
 800438a:	e7d4      	b.n	8004336 <xPortStartScheduler+0x2a>
 800438c:	e000e400 	.word	0xe000e400
 8004390:	2000017e 	.word	0x2000017e
 8004394:	20000180 	.word	0x20000180
 8004398:	e000ed20 	.word	0xe000ed20
 800439c:	20000110 	.word	0x20000110

080043a0 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80043a0:	b508      	push	{r3, lr}
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) );
 80043a2:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80043a6:	2b0f      	cmp	r3, #15
 80043a8:	d908      	bls.n	80043bc <vPortValidateInterruptPriority+0x1c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80043aa:	4a0a      	ldr	r2, [pc, #40]	; (80043d4 <vPortValidateInterruptPriority+0x34>)
 80043ac:	5c9b      	ldrb	r3, [r3, r2]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80043ae:	4a0a      	ldr	r2, [pc, #40]	; (80043d8 <vPortValidateInterruptPriority+0x38>)
 80043b0:	7812      	ldrb	r2, [r2, #0]
 80043b2:	429a      	cmp	r2, r3
 80043b4:	d902      	bls.n	80043bc <vPortValidateInterruptPriority+0x1c>
 80043b6:	f7ff fe7d 	bl	80040b4 <ulPortSetInterruptMask>
 80043ba:	e7fe      	b.n	80043ba <vPortValidateInterruptPriority+0x1a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredicable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80043bc:	4b07      	ldr	r3, [pc, #28]	; (80043dc <vPortValidateInterruptPriority+0x3c>)
 80043be:	4a08      	ldr	r2, [pc, #32]	; (80043e0 <vPortValidateInterruptPriority+0x40>)
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	6812      	ldr	r2, [r2, #0]
 80043c4:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80043c8:	4293      	cmp	r3, r2
 80043ca:	d902      	bls.n	80043d2 <vPortValidateInterruptPriority+0x32>
 80043cc:	f7ff fe72 	bl	80040b4 <ulPortSetInterruptMask>
 80043d0:	e7fe      	b.n	80043d0 <vPortValidateInterruptPriority+0x30>
 80043d2:	bd08      	pop	{r3, pc}
 80043d4:	e000e3f0 	.word	0xe000e3f0
 80043d8:	2000017e 	.word	0x2000017e
 80043dc:	e000ed0c 	.word	0xe000ed0c
 80043e0:	20000180 	.word	0x20000180

080043e4 <prvInsertBlockIntoFreeList>:
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80043e4:	b510      	push	{r4, lr}
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80043e6:	4b0f      	ldr	r3, [pc, #60]	; (8004424 <prvInsertBlockIntoFreeList+0x40>)
 80043e8:	681a      	ldr	r2, [r3, #0]
 80043ea:	4282      	cmp	r2, r0
 80043ec:	d318      	bcc.n	8004420 <prvInsertBlockIntoFreeList+0x3c>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80043ee:	685c      	ldr	r4, [r3, #4]
 80043f0:	1919      	adds	r1, r3, r4
 80043f2:	4288      	cmp	r0, r1
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80043f4:	bf01      	itttt	eq
 80043f6:	6841      	ldreq	r1, [r0, #4]
 80043f8:	4618      	moveq	r0, r3
 80043fa:	1909      	addeq	r1, r1, r4
 80043fc:	6059      	streq	r1, [r3, #4]
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80043fe:	6844      	ldr	r4, [r0, #4]
 8004400:	1901      	adds	r1, r0, r4
 8004402:	428a      	cmp	r2, r1
 8004404:	d107      	bne.n	8004416 <prvInsertBlockIntoFreeList+0x32>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8004406:	4908      	ldr	r1, [pc, #32]	; (8004428 <prvInsertBlockIntoFreeList+0x44>)
 8004408:	6809      	ldr	r1, [r1, #0]
 800440a:	428a      	cmp	r2, r1
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800440c:	bf1f      	itttt	ne
 800440e:	6851      	ldrne	r1, [r2, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8004410:	6812      	ldrne	r2, [r2, #0]
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8004412:	1909      	addne	r1, r1, r4
 8004414:	6041      	strne	r1, [r0, #4]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8004416:	4298      	cmp	r0, r3
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8004418:	6002      	str	r2, [r0, #0]
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800441a:	bf18      	it	ne
 800441c:	6018      	strne	r0, [r3, #0]
 800441e:	bd10      	pop	{r4, pc}
 8004420:	4613      	mov	r3, r2
 8004422:	e7e1      	b.n	80043e8 <prvInsertBlockIntoFreeList+0x4>
 8004424:	200029a0 	.word	0x200029a0
 8004428:	20000190 	.word	0x20000190

0800442c <pvPortMalloc>:
{
 800442c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004430:	4604      	mov	r4, r0
	vTaskSuspendAll();
 8004432:	f000 fae1 	bl	80049f8 <vTaskSuspendAll>
		if( pxEnd == NULL )
 8004436:	493a      	ldr	r1, [pc, #232]	; (8004520 <pvPortMalloc+0xf4>)
 8004438:	4d3a      	ldr	r5, [pc, #232]	; (8004524 <pvPortMalloc+0xf8>)
 800443a:	680b      	ldr	r3, [r1, #0]
 800443c:	bb0b      	cbnz	r3, 8004482 <pvPortMalloc+0x56>
	uxAddress = ( size_t ) ucHeap;
 800443e:	4a3a      	ldr	r2, [pc, #232]	; (8004528 <pvPortMalloc+0xfc>)
	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8004440:	0756      	lsls	r6, r2, #29
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8004442:	bf1d      	ittte	ne
 8004444:	1dd0      	addne	r0, r2, #7
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004446:	f020 0007 	bicne.w	r0, r0, #7
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800444a:	f502 5320 	addne.w	r3, r2, #10240	; 0x2800
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800444e:	f44f 5320 	moveq.w	r3, #10240	; 0x2800
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004452:	bf1c      	itt	ne
 8004454:	4602      	movne	r2, r0
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8004456:	1a1b      	subne	r3, r3, r0
	xStart.xBlockSize = ( size_t ) 0;
 8004458:	2000      	movs	r0, #0
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800445a:	4413      	add	r3, r2
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800445c:	4e33      	ldr	r6, [pc, #204]	; (800452c <pvPortMalloc+0x100>)
	uxAddress -= xHeapStructSize;
 800445e:	3b08      	subs	r3, #8
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004460:	f023 0307 	bic.w	r3, r3, #7
	xStart.xBlockSize = ( size_t ) 0;
 8004464:	6070      	str	r0, [r6, #4]
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8004466:	6032      	str	r2, [r6, #0]
	pxEnd->xBlockSize = 0;
 8004468:	6058      	str	r0, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800446a:	6018      	str	r0, [r3, #0]
	pxEnd = ( void * ) uxAddress;
 800446c:	600b      	str	r3, [r1, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800446e:	1a98      	subs	r0, r3, r2
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8004470:	6013      	str	r3, [r2, #0]
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004472:	4b2f      	ldr	r3, [pc, #188]	; (8004530 <pvPortMalloc+0x104>)
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8004474:	6050      	str	r0, [r2, #4]
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004476:	6018      	str	r0, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004478:	4b2e      	ldr	r3, [pc, #184]	; (8004534 <pvPortMalloc+0x108>)
 800447a:	6018      	str	r0, [r3, #0]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800447c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8004480:	602b      	str	r3, [r5, #0]
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8004482:	682f      	ldr	r7, [r5, #0]
 8004484:	4227      	tst	r7, r4
 8004486:	d116      	bne.n	80044b6 <pvPortMalloc+0x8a>
			if( xWantedSize > 0 )
 8004488:	2c00      	cmp	r4, #0
 800448a:	d03c      	beq.n	8004506 <pvPortMalloc+0xda>
				xWantedSize += xHeapStructSize;
 800448c:	f104 0308 	add.w	r3, r4, #8
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004490:	0758      	lsls	r0, r3, #29
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8004492:	bf1c      	itt	ne
 8004494:	f023 0307 	bicne.w	r3, r3, #7
 8004498:	3308      	addne	r3, #8
			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800449a:	b163      	cbz	r3, 80044b6 <pvPortMalloc+0x8a>
 800449c:	4a25      	ldr	r2, [pc, #148]	; (8004534 <pvPortMalloc+0x108>)
 800449e:	6816      	ldr	r6, [r2, #0]
 80044a0:	4690      	mov	r8, r2
 80044a2:	42b3      	cmp	r3, r6
 80044a4:	d807      	bhi.n	80044b6 <pvPortMalloc+0x8a>
				pxBlock = xStart.pxNextFreeBlock;
 80044a6:	4a21      	ldr	r2, [pc, #132]	; (800452c <pvPortMalloc+0x100>)
 80044a8:	6815      	ldr	r5, [r2, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80044aa:	6868      	ldr	r0, [r5, #4]
 80044ac:	4283      	cmp	r3, r0
 80044ae:	d804      	bhi.n	80044ba <pvPortMalloc+0x8e>
				if( pxBlock != pxEnd )
 80044b0:	6809      	ldr	r1, [r1, #0]
 80044b2:	428d      	cmp	r5, r1
 80044b4:	d107      	bne.n	80044c6 <pvPortMalloc+0x9a>
void *pvReturn = NULL;
 80044b6:	2400      	movs	r4, #0
 80044b8:	e025      	b.n	8004506 <pvPortMalloc+0xda>
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80044ba:	682c      	ldr	r4, [r5, #0]
 80044bc:	2c00      	cmp	r4, #0
 80044be:	d0f7      	beq.n	80044b0 <pvPortMalloc+0x84>
 80044c0:	462a      	mov	r2, r5
 80044c2:	4625      	mov	r5, r4
 80044c4:	e7f1      	b.n	80044aa <pvPortMalloc+0x7e>
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80044c6:	6829      	ldr	r1, [r5, #0]
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80044c8:	6814      	ldr	r4, [r2, #0]
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80044ca:	6011      	str	r1, [r2, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80044cc:	1ac2      	subs	r2, r0, r3
 80044ce:	2a10      	cmp	r2, #16
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80044d0:	f104 0408 	add.w	r4, r4, #8
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80044d4:	d909      	bls.n	80044ea <pvPortMalloc+0xbe>
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80044d6:	18e8      	adds	r0, r5, r3
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80044d8:	0741      	lsls	r1, r0, #29
 80044da:	d002      	beq.n	80044e2 <pvPortMalloc+0xb6>
 80044dc:	f7ff fdea 	bl	80040b4 <ulPortSetInterruptMask>
 80044e0:	e7fe      	b.n	80044e0 <pvPortMalloc+0xb4>
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80044e2:	6042      	str	r2, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
 80044e4:	606b      	str	r3, [r5, #4]
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80044e6:	f7ff ff7d 	bl	80043e4 <prvInsertBlockIntoFreeList>
					pxBlock->pxNextFreeBlock = NULL;
 80044ea:	2300      	movs	r3, #0
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80044ec:	4910      	ldr	r1, [pc, #64]	; (8004530 <pvPortMalloc+0x104>)
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80044ee:	686a      	ldr	r2, [r5, #4]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80044f0:	6808      	ldr	r0, [r1, #0]
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80044f2:	1ab6      	subs	r6, r6, r2
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80044f4:	4286      	cmp	r6, r0
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80044f6:	ea47 0702 	orr.w	r7, r7, r2
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80044fa:	f8c8 6000 	str.w	r6, [r8]
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80044fe:	bf38      	it	cc
 8004500:	600e      	strcc	r6, [r1, #0]
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8004502:	606f      	str	r7, [r5, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8004504:	602b      	str	r3, [r5, #0]
	( void ) xTaskResumeAll();
 8004506:	f000 fb2d 	bl	8004b64 <xTaskResumeAll>
		if( pvReturn == NULL )
 800450a:	b90c      	cbnz	r4, 8004510 <pvPortMalloc+0xe4>
			vApplicationMallocFailedHook();
 800450c:	f000 fd6f 	bl	8004fee <vApplicationMallocFailedHook>
	configASSERT( ( ( ( uint32_t ) pvReturn ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004510:	0763      	lsls	r3, r4, #29
 8004512:	d002      	beq.n	800451a <pvPortMalloc+0xee>
 8004514:	f7ff fdce 	bl	80040b4 <ulPortSetInterruptMask>
 8004518:	e7fe      	b.n	8004518 <pvPortMalloc+0xec>
}
 800451a:	4620      	mov	r0, r4
 800451c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004520:	20000190 	.word	0x20000190
 8004524:	20002994 	.word	0x20002994
 8004528:	20000194 	.word	0x20000194
 800452c:	200029a0 	.word	0x200029a0
 8004530:	2000299c 	.word	0x2000299c
 8004534:	20002998 	.word	0x20002998

08004538 <vPortFree>:
{
 8004538:	b510      	push	{r4, lr}
	if( pv != NULL )
 800453a:	4604      	mov	r4, r0
 800453c:	b310      	cbz	r0, 8004584 <vPortFree+0x4c>
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800453e:	4a12      	ldr	r2, [pc, #72]	; (8004588 <vPortFree+0x50>)
 8004540:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8004544:	6812      	ldr	r2, [r2, #0]
 8004546:	4213      	tst	r3, r2
 8004548:	d102      	bne.n	8004550 <vPortFree+0x18>
 800454a:	f7ff fdb3 	bl	80040b4 <ulPortSetInterruptMask>
 800454e:	e7fe      	b.n	800454e <vPortFree+0x16>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8004550:	f850 1c08 	ldr.w	r1, [r0, #-8]
 8004554:	b111      	cbz	r1, 800455c <vPortFree+0x24>
 8004556:	f7ff fdad 	bl	80040b4 <ulPortSetInterruptMask>
 800455a:	e7fe      	b.n	800455a <vPortFree+0x22>
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800455c:	ea23 0302 	bic.w	r3, r3, r2
 8004560:	f840 3c04 	str.w	r3, [r0, #-4]
				vTaskSuspendAll();
 8004564:	f000 fa48 	bl	80049f8 <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
 8004568:	4a08      	ldr	r2, [pc, #32]	; (800458c <vPortFree+0x54>)
 800456a:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800456e:	6811      	ldr	r1, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8004570:	f1a4 0008 	sub.w	r0, r4, #8
					xFreeBytesRemaining += pxLink->xBlockSize;
 8004574:	440b      	add	r3, r1
 8004576:	6013      	str	r3, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8004578:	f7ff ff34 	bl	80043e4 <prvInsertBlockIntoFreeList>
}
 800457c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
				( void ) xTaskResumeAll();
 8004580:	f000 baf0 	b.w	8004b64 <xTaskResumeAll>
 8004584:	bd10      	pop	{r4, pc}
 8004586:	bf00      	nop
 8004588:	20002994 	.word	0x20002994
 800458c:	20002998 	.word	0x20002998

08004590 <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8004590:	b538      	push	{r3, r4, r5, lr}
 8004592:	4615      	mov	r5, r2
BaseType_t xReturn = pdFALSE;

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004594:	6c02      	ldr	r2, [r0, #64]	; 0x40
{
 8004596:	4604      	mov	r4, r0
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004598:	b95a      	cbnz	r2, 80045b2 <prvCopyDataToQueue+0x22>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800459a:	6805      	ldr	r5, [r0, #0]
 800459c:	b10d      	cbz	r5, 80045a2 <prvCopyDataToQueue+0x12>
BaseType_t xReturn = pdFALSE;
 800459e:	2000      	movs	r0, #0
 80045a0:	e003      	b.n	80045aa <prvCopyDataToQueue+0x1a>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 80045a2:	6840      	ldr	r0, [r0, #4]
 80045a4:	f000 fcba 	bl	8004f1c <xTaskPriorityDisinherit>
				pxQueue->pxMutexHolder = NULL;
 80045a8:	6065      	str	r5, [r4, #4]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	++( pxQueue->uxMessagesWaiting );
 80045aa:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80045ac:	3301      	adds	r3, #1
 80045ae:	63a3      	str	r3, [r4, #56]	; 0x38

	return xReturn;
}
 80045b0:	bd38      	pop	{r3, r4, r5, pc}
	else if( xPosition == queueSEND_TO_BACK )
 80045b2:	b965      	cbnz	r5, 80045ce <prvCopyDataToQueue+0x3e>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 80045b4:	6880      	ldr	r0, [r0, #8]
 80045b6:	f001 fd15 	bl	8005fe4 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 80045ba:	68a3      	ldr	r3, [r4, #8]
 80045bc:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80045be:	4413      	add	r3, r2
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80045c0:	6862      	ldr	r2, [r4, #4]
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 80045c2:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80045c4:	4293      	cmp	r3, r2
 80045c6:	d3ea      	bcc.n	800459e <prvCopyDataToQueue+0xe>
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80045c8:	6823      	ldr	r3, [r4, #0]
 80045ca:	60a3      	str	r3, [r4, #8]
 80045cc:	e7e7      	b.n	800459e <prvCopyDataToQueue+0xe>
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80045ce:	68c0      	ldr	r0, [r0, #12]
 80045d0:	f001 fd08 	bl	8005fe4 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 80045d4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80045d6:	68e2      	ldr	r2, [r4, #12]
 80045d8:	425b      	negs	r3, r3
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80045da:	6821      	ldr	r1, [r4, #0]
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 80045dc:	441a      	add	r2, r3
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80045de:	428a      	cmp	r2, r1
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 80045e0:	60e2      	str	r2, [r4, #12]
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 80045e2:	bf3e      	ittt	cc
 80045e4:	6862      	ldrcc	r2, [r4, #4]
 80045e6:	189b      	addcc	r3, r3, r2
 80045e8:	60e3      	strcc	r3, [r4, #12]
		if( xPosition == queueOVERWRITE )
 80045ea:	2d02      	cmp	r5, #2
 80045ec:	d1d7      	bne.n	800459e <prvCopyDataToQueue+0xe>
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
 80045ee:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	d0d4      	beq.n	800459e <prvCopyDataToQueue+0xe>
				--( pxQueue->uxMessagesWaiting );
 80045f4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80045f6:	3b01      	subs	r3, #1
 80045f8:	63a3      	str	r3, [r4, #56]	; 0x38
 80045fa:	e7d0      	b.n	800459e <prvCopyDataToQueue+0xe>

080045fc <xQueueGenericSendFromISR>:
{
 80045fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004600:	460e      	mov	r6, r1
 8004602:	4690      	mov	r8, r2
 8004604:	461d      	mov	r5, r3
	configASSERT( pxQueue );
 8004606:	4604      	mov	r4, r0
 8004608:	b910      	cbnz	r0, 8004610 <xQueueGenericSendFromISR+0x14>
 800460a:	f7ff fd53 	bl	80040b4 <ulPortSetInterruptMask>
 800460e:	e7fe      	b.n	800460e <xQueueGenericSendFromISR+0x12>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004610:	b9d9      	cbnz	r1, 800464a <xQueueGenericSendFromISR+0x4e>
 8004612:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8004614:	b1cb      	cbz	r3, 800464a <xQueueGenericSendFromISR+0x4e>
 8004616:	f7ff fd4d 	bl	80040b4 <ulPortSetInterruptMask>
 800461a:	e7fe      	b.n	800461a <xQueueGenericSendFromISR+0x1e>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800461c:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8004620:	f000 fc14 	bl	8004e4c <xTaskRemoveFromEventList>
 8004624:	b360      	cbz	r0, 8004680 <xQueueGenericSendFromISR+0x84>
							if( pxHigherPriorityTaskWoken != NULL )
 8004626:	f1b8 0f00 	cmp.w	r8, #0
 800462a:	d029      	beq.n	8004680 <xQueueGenericSendFromISR+0x84>
								*pxHigherPriorityTaskWoken = pdTRUE;
 800462c:	2401      	movs	r4, #1
 800462e:	f8c8 4000 	str.w	r4, [r8]
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 8004632:	4638      	mov	r0, r7
 8004634:	f7ff fd6e 	bl	8004114 <vPortClearInterruptMask>
}
 8004638:	4620      	mov	r0, r4
 800463a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
				++( pxQueue->xTxLock );
 800463e:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8004640:	3301      	adds	r3, #1
 8004642:	64a3      	str	r3, [r4, #72]	; 0x48
 8004644:	e01c      	b.n	8004680 <xQueueGenericSendFromISR+0x84>
			xReturn = errQUEUE_FULL;
 8004646:	2400      	movs	r4, #0
 8004648:	e7f3      	b.n	8004632 <xQueueGenericSendFromISR+0x36>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800464a:	2d02      	cmp	r5, #2
 800464c:	d102      	bne.n	8004654 <xQueueGenericSendFromISR+0x58>
 800464e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8004650:	2b01      	cmp	r3, #1
 8004652:	d117      	bne.n	8004684 <xQueueGenericSendFromISR+0x88>
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004654:	f7ff fea4 	bl	80043a0 <vPortValidateInterruptPriority>
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004658:	f7ff fd2c 	bl	80040b4 <ulPortSetInterruptMask>
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800465c:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800465e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004660:	4607      	mov	r7, r0
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004662:	429a      	cmp	r2, r3
 8004664:	d301      	bcc.n	800466a <xQueueGenericSendFromISR+0x6e>
 8004666:	2d02      	cmp	r5, #2
 8004668:	d1ed      	bne.n	8004646 <xQueueGenericSendFromISR+0x4a>
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800466a:	462a      	mov	r2, r5
 800466c:	4631      	mov	r1, r6
 800466e:	4620      	mov	r0, r4
 8004670:	f7ff ff8e 	bl	8004590 <prvCopyDataToQueue>
			if( pxQueue->xTxLock == queueUNLOCKED )
 8004674:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8004676:	3301      	adds	r3, #1
 8004678:	d1e1      	bne.n	800463e <xQueueGenericSendFromISR+0x42>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800467a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800467c:	2b00      	cmp	r3, #0
 800467e:	d1cd      	bne.n	800461c <xQueueGenericSendFromISR+0x20>
			xReturn = pdPASS;
 8004680:	2401      	movs	r4, #1
 8004682:	e7d6      	b.n	8004632 <xQueueGenericSendFromISR+0x36>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004684:	f7ff fd16 	bl	80040b4 <ulPortSetInterruptMask>
 8004688:	e7fe      	b.n	8004688 <xQueueGenericSendFromISR+0x8c>
	...

0800468c <prvGetExpectedIdleTime>:

	static TickType_t prvGetExpectedIdleTime( void )
	{
	TickType_t xReturn;

		if( pxCurrentTCB->uxPriority > tskIDLE_PRIORITY )
 800468c:	4b07      	ldr	r3, [pc, #28]	; (80046ac <prvGetExpectedIdleTime+0x20>)
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8004692:	b948      	cbnz	r0, 80046a8 <prvGetExpectedIdleTime+0x1c>
		{
			xReturn = 0;
		}
		else if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > 1 )
 8004694:	4b06      	ldr	r3, [pc, #24]	; (80046b0 <prvGetExpectedIdleTime+0x24>)
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	2b01      	cmp	r3, #1
 800469a:	d806      	bhi.n	80046aa <prvGetExpectedIdleTime+0x1e>
			processed. */
			xReturn = 0;
		}
		else
		{
			xReturn = xNextTaskUnblockTime - xTickCount;
 800469c:	4b05      	ldr	r3, [pc, #20]	; (80046b4 <prvGetExpectedIdleTime+0x28>)
 800469e:	6818      	ldr	r0, [r3, #0]
 80046a0:	4b05      	ldr	r3, [pc, #20]	; (80046b8 <prvGetExpectedIdleTime+0x2c>)
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	1ac0      	subs	r0, r0, r3
 80046a6:	4770      	bx	lr
			xReturn = 0;
 80046a8:	2000      	movs	r0, #0
		}

		return xReturn;
	}
 80046aa:	4770      	bx	lr
 80046ac:	200029a8 	.word	0x200029a8
 80046b0:	200029b4 	.word	0x200029b4
 80046b4:	20002a84 	.word	0x20002a84
 80046b8:	20002acc 	.word	0x20002acc

080046bc <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80046bc:	4a06      	ldr	r2, [pc, #24]	; (80046d8 <prvResetNextTaskUnblockTime+0x1c>)
 80046be:	6813      	ldr	r3, [r2, #0]
 80046c0:	6819      	ldr	r1, [r3, #0]
 80046c2:	4b06      	ldr	r3, [pc, #24]	; (80046dc <prvResetNextTaskUnblockTime+0x20>)
 80046c4:	b919      	cbnz	r1, 80046ce <prvResetNextTaskUnblockTime+0x12>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80046c6:	f04f 32ff 	mov.w	r2, #4294967295
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xGenericListItem ) );
 80046ca:	601a      	str	r2, [r3, #0]
 80046cc:	4770      	bx	lr
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80046ce:	6812      	ldr	r2, [r2, #0]
 80046d0:	68d2      	ldr	r2, [r2, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xGenericListItem ) );
 80046d2:	68d2      	ldr	r2, [r2, #12]
 80046d4:	6852      	ldr	r2, [r2, #4]
 80046d6:	e7f8      	b.n	80046ca <prvResetNextTaskUnblockTime+0xe>
 80046d8:	200029ac 	.word	0x200029ac
 80046dc:	20002a84 	.word	0x20002a84

080046e0 <prvAddCurrentTaskToDelayedList>:
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
 80046e0:	4b0e      	ldr	r3, [pc, #56]	; (800471c <prvAddCurrentTaskToDelayedList+0x3c>)
{
 80046e2:	b510      	push	{r4, lr}
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
 80046e4:	681a      	ldr	r2, [r3, #0]
{
 80046e6:	4604      	mov	r4, r0
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
 80046e8:	6050      	str	r0, [r2, #4]
	if( xTimeToWake < xTickCount )
 80046ea:	4a0d      	ldr	r2, [pc, #52]	; (8004720 <prvAddCurrentTaskToDelayedList+0x40>)
 80046ec:	6812      	ldr	r2, [r2, #0]
 80046ee:	4290      	cmp	r0, r2
 80046f0:	d207      	bcs.n	8004702 <prvAddCurrentTaskToDelayedList+0x22>
}
 80046f2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
 80046f6:	4a0b      	ldr	r2, [pc, #44]	; (8004724 <prvAddCurrentTaskToDelayedList+0x44>)
 80046f8:	6810      	ldr	r0, [r2, #0]
 80046fa:	6819      	ldr	r1, [r3, #0]
 80046fc:	3104      	adds	r1, #4
 80046fe:	f7ff bc76 	b.w	8003fee <vListInsert>
		vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
 8004702:	4a09      	ldr	r2, [pc, #36]	; (8004728 <prvAddCurrentTaskToDelayedList+0x48>)
 8004704:	6810      	ldr	r0, [r2, #0]
 8004706:	6819      	ldr	r1, [r3, #0]
 8004708:	3104      	adds	r1, #4
 800470a:	f7ff fc70 	bl	8003fee <vListInsert>
		if( xTimeToWake < xNextTaskUnblockTime )
 800470e:	4b07      	ldr	r3, [pc, #28]	; (800472c <prvAddCurrentTaskToDelayedList+0x4c>)
 8004710:	681a      	ldr	r2, [r3, #0]
 8004712:	4294      	cmp	r4, r2
			xNextTaskUnblockTime = xTimeToWake;
 8004714:	bf38      	it	cc
 8004716:	601c      	strcc	r4, [r3, #0]
 8004718:	bd10      	pop	{r4, pc}
 800471a:	bf00      	nop
 800471c:	200029a8 	.word	0x200029a8
 8004720:	20002acc 	.word	0x20002acc
 8004724:	200029b0 	.word	0x200029b0
 8004728:	200029ac 	.word	0x200029ac
 800472c:	20002a84 	.word	0x20002a84

08004730 <xTaskGenericCreate>:
{
 8004730:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004734:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 8004736:	4688      	mov	r8, r1
 8004738:	4616      	mov	r6, r2
 800473a:	469b      	mov	fp, r3
 800473c:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
 8004740:	9d0c      	ldr	r5, [sp, #48]	; 0x30
	configASSERT( pxTaskCode );
 8004742:	4682      	mov	sl, r0
 8004744:	b910      	cbnz	r0, 800474c <xTaskGenericCreate+0x1c>
 8004746:	f7ff fcb5 	bl	80040b4 <ulPortSetInterruptMask>
 800474a:	e7fe      	b.n	800474a <xTaskGenericCreate+0x1a>
	configASSERT( ( ( uxPriority & ( UBaseType_t ) ( ~portPRIVILEGE_BIT ) ) < ( UBaseType_t ) configMAX_PRIORITIES ) );
 800474c:	2f06      	cmp	r7, #6
 800474e:	d902      	bls.n	8004756 <xTaskGenericCreate+0x26>
 8004750:	f7ff fcb0 	bl	80040b4 <ulPortSetInterruptMask>
 8004754:	e7fe      	b.n	8004754 <xTaskGenericCreate+0x24>
		pxStack = ( StackType_t * ) pvPortMallocAligned( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ), puxStackBuffer ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004756:	b935      	cbnz	r5, 8004766 <xTaskGenericCreate+0x36>
 8004758:	0090      	lsls	r0, r2, #2
 800475a:	f7ff fe67 	bl	800442c <pvPortMalloc>
		if( pxStack != NULL )
 800475e:	4605      	mov	r5, r0
 8004760:	2800      	cmp	r0, #0
 8004762:	f000 8097 	beq.w	8004894 <xTaskGenericCreate+0x164>
			pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
 8004766:	2064      	movs	r0, #100	; 0x64
 8004768:	f7ff fe60 	bl	800442c <pvPortMalloc>
			if( pxNewTCB != NULL )
 800476c:	4604      	mov	r4, r0
 800476e:	2800      	cmp	r0, #0
 8004770:	f000 808d 	beq.w	800488e <xTaskGenericCreate+0x15e>
			( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( StackType_t ) );
 8004774:	00b6      	lsls	r6, r6, #2
 8004776:	4632      	mov	r2, r6
				pxNewTCB->pxStack = pxStack;
 8004778:	6305      	str	r5, [r0, #48]	; 0x30
			( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( StackType_t ) );
 800477a:	21a5      	movs	r1, #165	; 0xa5
 800477c:	4628      	mov	r0, r5
 800477e:	f001 fc3c 	bl	8005ffa <memset>
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( uint16_t ) 1 );
 8004782:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8004784:	3e04      	subs	r6, #4
 8004786:	441e      	add	r6, r3
			pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8004788:	f026 0607 	bic.w	r6, r6, #7
 800478c:	f108 33ff 	add.w	r3, r8, #4294967295
 8004790:	f104 0234 	add.w	r2, r4, #52	; 0x34
 8004794:	f108 080f 	add.w	r8, r8, #15
		pxTCB->pcTaskName[ x ] = pcName[ x ];
 8004798:	7859      	ldrb	r1, [r3, #1]
 800479a:	f802 1b01 	strb.w	r1, [r2], #1
		if( pcName[ x ] == 0x00 )
 800479e:	f813 1f01 	ldrb.w	r1, [r3, #1]!
 80047a2:	b109      	cbz	r1, 80047a8 <xTaskGenericCreate+0x78>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80047a4:	4543      	cmp	r3, r8
 80047a6:	d1f7      	bne.n	8004798 <xTaskGenericCreate+0x68>
	pxTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80047a8:	2500      	movs	r5, #0
	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
 80047aa:	f104 0804 	add.w	r8, r4, #4
 80047ae:	4640      	mov	r0, r8
	pxTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80047b0:	f884 5043 	strb.w	r5, [r4, #67]	; 0x43
	pxTCB->uxPriority = uxPriority;
 80047b4:	62e7      	str	r7, [r4, #44]	; 0x2c
		pxTCB->uxBasePriority = uxPriority;
 80047b6:	64e7      	str	r7, [r4, #76]	; 0x4c
		pxTCB->uxMutexesHeld = 0;
 80047b8:	6525      	str	r5, [r4, #80]	; 0x50
	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
 80047ba:	f7ff fc09 	bl	8003fd0 <vListInitialiseItem>
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
 80047be:	f104 0018 	add.w	r0, r4, #24
 80047c2:	f7ff fc05 	bl	8003fd0 <vListInitialiseItem>
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80047c6:	f1c7 0307 	rsb	r3, r7, #7
		pxTCB->ulNotifiedValue = 0;
 80047ca:	65e5      	str	r5, [r4, #92]	; 0x5c
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
 80047cc:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80047ce:	61a3      	str	r3, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
 80047d0:	6264      	str	r4, [r4, #36]	; 0x24
		pxTCB->pxTaskTag = NULL;
 80047d2:	6565      	str	r5, [r4, #84]	; 0x54
		pxTCB->ulRunTimeCounter = 0UL;
 80047d4:	65a5      	str	r5, [r4, #88]	; 0x58
		pxTCB->eNotifyState = eNotWaitingNotification;
 80047d6:	f884 5060 	strb.w	r5, [r4, #96]	; 0x60
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80047da:	465a      	mov	r2, fp
 80047dc:	4651      	mov	r1, sl
 80047de:	4630      	mov	r0, r6
 80047e0:	f7ff fc3c 	bl	800405c <pxPortInitialiseStack>
 80047e4:	6020      	str	r0, [r4, #0]
		if( ( void * ) pxCreatedTask != NULL )
 80047e6:	f1b9 0f00 	cmp.w	r9, #0
 80047ea:	d001      	beq.n	80047f0 <xTaskGenericCreate+0xc0>
			*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80047ec:	f8c9 4000 	str.w	r4, [r9]
		taskENTER_CRITICAL();
 80047f0:	f7ff fc76 	bl	80040e0 <vPortEnterCritical>
			uxCurrentNumberOfTasks++;
 80047f4:	4b2e      	ldr	r3, [pc, #184]	; (80048b0 <xTaskGenericCreate+0x180>)
			if( pxCurrentTCB == NULL )
 80047f6:	4d2f      	ldr	r5, [pc, #188]	; (80048b4 <xTaskGenericCreate+0x184>)
			uxCurrentNumberOfTasks++;
 80047f8:	681a      	ldr	r2, [r3, #0]
 80047fa:	f8df 90e0 	ldr.w	r9, [pc, #224]	; 80048dc <xTaskGenericCreate+0x1ac>
 80047fe:	3201      	adds	r2, #1
 8004800:	601a      	str	r2, [r3, #0]
			if( pxCurrentTCB == NULL )
 8004802:	682e      	ldr	r6, [r5, #0]
 8004804:	2e00      	cmp	r6, #0
 8004806:	d148      	bne.n	800489a <xTaskGenericCreate+0x16a>
				pxCurrentTCB =  pxNewTCB;
 8004808:	602c      	str	r4, [r5, #0]
				if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	2b01      	cmp	r3, #1
 800480e:	d11d      	bne.n	800484c <xTaskGenericCreate+0x11c>
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8004810:	eb09 0006 	add.w	r0, r9, r6
 8004814:	3614      	adds	r6, #20
 8004816:	f7ff fbd0 	bl	8003fba <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800481a:	2e8c      	cmp	r6, #140	; 0x8c
 800481c:	d1f8      	bne.n	8004810 <xTaskGenericCreate+0xe0>
	vListInitialise( &xDelayedTaskList1 );
 800481e:	f8df a0c0 	ldr.w	sl, [pc, #192]	; 80048e0 <xTaskGenericCreate+0x1b0>
	vListInitialise( &xDelayedTaskList2 );
 8004822:	4e25      	ldr	r6, [pc, #148]	; (80048b8 <xTaskGenericCreate+0x188>)
	vListInitialise( &xDelayedTaskList1 );
 8004824:	4650      	mov	r0, sl
 8004826:	f7ff fbc8 	bl	8003fba <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800482a:	4630      	mov	r0, r6
 800482c:	f7ff fbc5 	bl	8003fba <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8004830:	4822      	ldr	r0, [pc, #136]	; (80048bc <xTaskGenericCreate+0x18c>)
 8004832:	f7ff fbc2 	bl	8003fba <vListInitialise>
		vListInitialise( &xTasksWaitingTermination );
 8004836:	4822      	ldr	r0, [pc, #136]	; (80048c0 <xTaskGenericCreate+0x190>)
 8004838:	f7ff fbbf 	bl	8003fba <vListInitialise>
		vListInitialise( &xSuspendedTaskList );
 800483c:	4821      	ldr	r0, [pc, #132]	; (80048c4 <xTaskGenericCreate+0x194>)
 800483e:	f7ff fbbc 	bl	8003fba <vListInitialise>
	pxDelayedTaskList = &xDelayedTaskList1;
 8004842:	4b21      	ldr	r3, [pc, #132]	; (80048c8 <xTaskGenericCreate+0x198>)
 8004844:	f8c3 a000 	str.w	sl, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8004848:	4b20      	ldr	r3, [pc, #128]	; (80048cc <xTaskGenericCreate+0x19c>)
 800484a:	601e      	str	r6, [r3, #0]
			uxTaskNumber++;
 800484c:	4a20      	ldr	r2, [pc, #128]	; (80048d0 <xTaskGenericCreate+0x1a0>)
			prvAddTaskToReadyList( pxNewTCB );
 800484e:	4921      	ldr	r1, [pc, #132]	; (80048d4 <xTaskGenericCreate+0x1a4>)
			uxTaskNumber++;
 8004850:	6813      	ldr	r3, [r2, #0]
			prvAddTaskToReadyList( pxNewTCB );
 8004852:	6808      	ldr	r0, [r1, #0]
			uxTaskNumber++;
 8004854:	3301      	adds	r3, #1
 8004856:	6013      	str	r3, [r2, #0]
				pxNewTCB->uxTCBNumber = uxTaskNumber;
 8004858:	6463      	str	r3, [r4, #68]	; 0x44
			prvAddTaskToReadyList( pxNewTCB );
 800485a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800485c:	2401      	movs	r4, #1
 800485e:	fa04 f302 	lsl.w	r3, r4, r2
 8004862:	4303      	orrs	r3, r0
 8004864:	2014      	movs	r0, #20
 8004866:	600b      	str	r3, [r1, #0]
 8004868:	fb00 9002 	mla	r0, r0, r2, r9
 800486c:	4641      	mov	r1, r8
 800486e:	f7ff fbb2 	bl	8003fd6 <vListInsertEnd>
		taskEXIT_CRITICAL();
 8004872:	f7ff fc53 	bl	800411c <vPortExitCritical>
		if( xSchedulerRunning != pdFALSE )
 8004876:	4b18      	ldr	r3, [pc, #96]	; (80048d8 <xTaskGenericCreate+0x1a8>)
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	b12b      	cbz	r3, 8004888 <xTaskGenericCreate+0x158>
			if( pxCurrentTCB->uxPriority < uxPriority )
 800487c:	682b      	ldr	r3, [r5, #0]
 800487e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004880:	429f      	cmp	r7, r3
 8004882:	d901      	bls.n	8004888 <xTaskGenericCreate+0x158>
				taskYIELD_IF_USING_PREEMPTION();
 8004884:	f7ff fc0a 	bl	800409c <vPortYield>
}
 8004888:	4620      	mov	r0, r4
 800488a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
				vPortFree( pxStack );
 800488e:	4628      	mov	r0, r5
 8004890:	f7ff fe52 	bl	8004538 <vPortFree>
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004894:	f04f 34ff 	mov.w	r4, #4294967295
 8004898:	e7f6      	b.n	8004888 <xTaskGenericCreate+0x158>
				if( xSchedulerRunning == pdFALSE )
 800489a:	4b0f      	ldr	r3, [pc, #60]	; (80048d8 <xTaskGenericCreate+0x1a8>)
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d1d4      	bne.n	800484c <xTaskGenericCreate+0x11c>
					if( pxCurrentTCB->uxPriority <= uxPriority )
 80048a2:	682b      	ldr	r3, [r5, #0]
 80048a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048a6:	429f      	cmp	r7, r3
						pxCurrentTCB = pxNewTCB;
 80048a8:	bf28      	it	cs
 80048aa:	602c      	strcs	r4, [r5, #0]
 80048ac:	e7ce      	b.n	800484c <xTaskGenericCreate+0x11c>
 80048ae:	bf00      	nop
 80048b0:	20002a44 	.word	0x20002a44
 80048b4:	200029a8 	.word	0x200029a8
 80048b8:	20002a70 	.word	0x20002a70
 80048bc:	20002a8c 	.word	0x20002a8c
 80048c0:	20002ab8 	.word	0x20002ab8
 80048c4:	20002aa4 	.word	0x20002aa4
 80048c8:	200029ac 	.word	0x200029ac
 80048cc:	200029b0 	.word	0x200029b0
 80048d0:	20002a50 	.word	0x20002a50
 80048d4:	20002a58 	.word	0x20002a58
 80048d8:	20002aa0 	.word	0x20002aa0
 80048dc:	200029b4 	.word	0x200029b4
 80048e0:	20002a5c 	.word	0x20002a5c

080048e4 <vTaskDelete>:
	{
 80048e4:	b538      	push	{r3, r4, r5, lr}
 80048e6:	4604      	mov	r4, r0
		taskENTER_CRITICAL();
 80048e8:	f7ff fbfa 	bl	80040e0 <vPortEnterCritical>
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 80048ec:	b90c      	cbnz	r4, 80048f2 <vTaskDelete+0xe>
 80048ee:	4b21      	ldr	r3, [pc, #132]	; (8004974 <vTaskDelete+0x90>)
 80048f0:	681c      	ldr	r4, [r3, #0]
			if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
 80048f2:	1d25      	adds	r5, r4, #4
 80048f4:	4628      	mov	r0, r5
 80048f6:	f7ff fb91 	bl	800401c <uxListRemove>
 80048fa:	b960      	cbnz	r0, 8004916 <vTaskDelete+0x32>
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80048fc:	2114      	movs	r1, #20
 80048fe:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8004900:	4b1d      	ldr	r3, [pc, #116]	; (8004978 <vTaskDelete+0x94>)
 8004902:	4341      	muls	r1, r0
 8004904:	585b      	ldr	r3, [r3, r1]
 8004906:	b933      	cbnz	r3, 8004916 <vTaskDelete+0x32>
 8004908:	2201      	movs	r2, #1
 800490a:	491c      	ldr	r1, [pc, #112]	; (800497c <vTaskDelete+0x98>)
 800490c:	4082      	lsls	r2, r0
 800490e:	680b      	ldr	r3, [r1, #0]
 8004910:	ea23 0302 	bic.w	r3, r3, r2
 8004914:	600b      	str	r3, [r1, #0]
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8004916:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8004918:	b11b      	cbz	r3, 8004922 <vTaskDelete+0x3e>
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800491a:	f104 0018 	add.w	r0, r4, #24
 800491e:	f7ff fb7d 	bl	800401c <uxListRemove>
			vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xGenericListItem ) );
 8004922:	4629      	mov	r1, r5
 8004924:	4816      	ldr	r0, [pc, #88]	; (8004980 <vTaskDelete+0x9c>)
 8004926:	f7ff fb56 	bl	8003fd6 <vListInsertEnd>
			++uxTasksDeleted;
 800492a:	4a16      	ldr	r2, [pc, #88]	; (8004984 <vTaskDelete+0xa0>)
 800492c:	6813      	ldr	r3, [r2, #0]
 800492e:	3301      	adds	r3, #1
 8004930:	6013      	str	r3, [r2, #0]
			uxTaskNumber++;
 8004932:	4a15      	ldr	r2, [pc, #84]	; (8004988 <vTaskDelete+0xa4>)
 8004934:	6813      	ldr	r3, [r2, #0]
 8004936:	3301      	adds	r3, #1
 8004938:	6013      	str	r3, [r2, #0]
		taskEXIT_CRITICAL();
 800493a:	f7ff fbef 	bl	800411c <vPortExitCritical>
		if( xSchedulerRunning != pdFALSE )
 800493e:	4b13      	ldr	r3, [pc, #76]	; (800498c <vTaskDelete+0xa8>)
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	b1ab      	cbz	r3, 8004970 <vTaskDelete+0x8c>
			if( pxTCB == pxCurrentTCB )
 8004944:	4b0b      	ldr	r3, [pc, #44]	; (8004974 <vTaskDelete+0x90>)
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	429c      	cmp	r4, r3
 800494a:	d109      	bne.n	8004960 <vTaskDelete+0x7c>
				configASSERT( uxSchedulerSuspended == 0 );
 800494c:	4b10      	ldr	r3, [pc, #64]	; (8004990 <vTaskDelete+0xac>)
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	b113      	cbz	r3, 8004958 <vTaskDelete+0x74>
 8004952:	f7ff fbaf 	bl	80040b4 <ulPortSetInterruptMask>
 8004956:	e7fe      	b.n	8004956 <vTaskDelete+0x72>
	}
 8004958:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
				portYIELD_WITHIN_API();
 800495c:	f7ff bb9e 	b.w	800409c <vPortYield>
				taskENTER_CRITICAL();
 8004960:	f7ff fbbe 	bl	80040e0 <vPortEnterCritical>
					prvResetNextTaskUnblockTime();
 8004964:	f7ff feaa 	bl	80046bc <prvResetNextTaskUnblockTime>
	}
 8004968:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
				taskEXIT_CRITICAL();
 800496c:	f7ff bbd6 	b.w	800411c <vPortExitCritical>
 8004970:	bd38      	pop	{r3, r4, r5, pc}
 8004972:	bf00      	nop
 8004974:	200029a8 	.word	0x200029a8
 8004978:	200029b4 	.word	0x200029b4
 800497c:	20002a58 	.word	0x20002a58
 8004980:	20002ab8 	.word	0x20002ab8
 8004984:	20002a54 	.word	0x20002a54
 8004988:	20002a50 	.word	0x20002a50
 800498c:	20002aa0 	.word	0x20002aa0
 8004990:	20002a4c 	.word	0x20002a4c

08004994 <vTaskStartScheduler>:
{
 8004994:	b530      	push	{r4, r5, lr}
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );  /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
 8004996:	2400      	movs	r4, #0
{
 8004998:	b085      	sub	sp, #20
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );  /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
 800499a:	9403      	str	r4, [sp, #12]
 800499c:	9402      	str	r4, [sp, #8]
 800499e:	9401      	str	r4, [sp, #4]
 80049a0:	9400      	str	r4, [sp, #0]
 80049a2:	4623      	mov	r3, r4
 80049a4:	2280      	movs	r2, #128	; 0x80
 80049a6:	490f      	ldr	r1, [pc, #60]	; (80049e4 <vTaskStartScheduler+0x50>)
 80049a8:	480f      	ldr	r0, [pc, #60]	; (80049e8 <vTaskStartScheduler+0x54>)
 80049aa:	f7ff fec1 	bl	8004730 <xTaskGenericCreate>
	if( xReturn == pdPASS )
 80049ae:	2801      	cmp	r0, #1
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );  /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
 80049b0:	4605      	mov	r5, r0
	if( xReturn == pdPASS )
 80049b2:	d110      	bne.n	80049d6 <vTaskStartScheduler+0x42>
		portDISABLE_INTERRUPTS();
 80049b4:	f7ff fb7e 	bl	80040b4 <ulPortSetInterruptMask>
		xNextTaskUnblockTime = portMAX_DELAY;
 80049b8:	f04f 32ff 	mov.w	r2, #4294967295
 80049bc:	4b0b      	ldr	r3, [pc, #44]	; (80049ec <vTaskStartScheduler+0x58>)
 80049be:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80049c0:	4b0b      	ldr	r3, [pc, #44]	; (80049f0 <vTaskStartScheduler+0x5c>)
 80049c2:	601d      	str	r5, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 80049c4:	4b0b      	ldr	r3, [pc, #44]	; (80049f4 <vTaskStartScheduler+0x60>)
 80049c6:	601c      	str	r4, [r3, #0]
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();
 80049c8:	f000 fb0c 	bl	8004fe4 <configureTimerForRunTimeStats>
}
 80049cc:	b005      	add	sp, #20
 80049ce:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
		if( xPortStartScheduler() != pdFALSE )
 80049d2:	f7ff bc9b 	b.w	800430c <xPortStartScheduler>
		configASSERT( xReturn );
 80049d6:	b910      	cbnz	r0, 80049de <vTaskStartScheduler+0x4a>
 80049d8:	f7ff fb6c 	bl	80040b4 <ulPortSetInterruptMask>
 80049dc:	e7fe      	b.n	80049dc <vTaskStartScheduler+0x48>
}
 80049de:	b005      	add	sp, #20
 80049e0:	bd30      	pop	{r4, r5, pc}
 80049e2:	bf00      	nop
 80049e4:	08006520 	.word	0x08006520
 80049e8:	08004d25 	.word	0x08004d25
 80049ec:	20002a84 	.word	0x20002a84
 80049f0:	20002aa0 	.word	0x20002aa0
 80049f4:	20002acc 	.word	0x20002acc

080049f8 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
 80049f8:	4a02      	ldr	r2, [pc, #8]	; (8004a04 <vTaskSuspendAll+0xc>)
 80049fa:	6813      	ldr	r3, [r2, #0]
 80049fc:	3301      	adds	r3, #1
 80049fe:	6013      	str	r3, [r2, #0]
 8004a00:	4770      	bx	lr
 8004a02:	bf00      	nop
 8004a04:	20002a4c 	.word	0x20002a4c

08004a08 <xTaskGetTickCount>:
		xTicks = xTickCount;
 8004a08:	4b01      	ldr	r3, [pc, #4]	; (8004a10 <xTaskGetTickCount+0x8>)
 8004a0a:	6818      	ldr	r0, [r3, #0]
}
 8004a0c:	4770      	bx	lr
 8004a0e:	bf00      	nop
 8004a10:	20002acc 	.word	0x20002acc

08004a14 <vTaskStepTick>:
	{
 8004a14:	b508      	push	{r3, lr}
		configASSERT( ( xTickCount + xTicksToJump ) <= xNextTaskUnblockTime );
 8004a16:	4b07      	ldr	r3, [pc, #28]	; (8004a34 <vTaskStepTick+0x20>)
 8004a18:	4907      	ldr	r1, [pc, #28]	; (8004a38 <vTaskStepTick+0x24>)
 8004a1a:	681a      	ldr	r2, [r3, #0]
 8004a1c:	6809      	ldr	r1, [r1, #0]
 8004a1e:	4402      	add	r2, r0
 8004a20:	428a      	cmp	r2, r1
 8004a22:	d902      	bls.n	8004a2a <vTaskStepTick+0x16>
 8004a24:	f7ff fb46 	bl	80040b4 <ulPortSetInterruptMask>
 8004a28:	e7fe      	b.n	8004a28 <vTaskStepTick+0x14>
		xTickCount += xTicksToJump;
 8004a2a:	681a      	ldr	r2, [r3, #0]
 8004a2c:	4410      	add	r0, r2
 8004a2e:	6018      	str	r0, [r3, #0]
 8004a30:	bd08      	pop	{r3, pc}
 8004a32:	bf00      	nop
 8004a34:	20002acc 	.word	0x20002acc
 8004a38:	20002a84 	.word	0x20002a84

08004a3c <xTaskIncrementTick>:
{
 8004a3c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004a40:	4b3d      	ldr	r3, [pc, #244]	; (8004b38 <xTaskIncrementTick+0xfc>)
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d14e      	bne.n	8004ae6 <xTaskIncrementTick+0xaa>
		++xTickCount;
 8004a48:	4b3c      	ldr	r3, [pc, #240]	; (8004b3c <xTaskIncrementTick+0x100>)
 8004a4a:	681a      	ldr	r2, [r3, #0]
 8004a4c:	3201      	adds	r2, #1
 8004a4e:	601a      	str	r2, [r3, #0]
			const TickType_t xConstTickCount = xTickCount;
 8004a50:	681d      	ldr	r5, [r3, #0]
			if( xConstTickCount == ( TickType_t ) 0U )
 8004a52:	b98d      	cbnz	r5, 8004a78 <xTaskIncrementTick+0x3c>
				taskSWITCH_DELAYED_LISTS();
 8004a54:	4b3a      	ldr	r3, [pc, #232]	; (8004b40 <xTaskIncrementTick+0x104>)
 8004a56:	681a      	ldr	r2, [r3, #0]
 8004a58:	6812      	ldr	r2, [r2, #0]
 8004a5a:	b112      	cbz	r2, 8004a62 <xTaskIncrementTick+0x26>
 8004a5c:	f7ff fb2a 	bl	80040b4 <ulPortSetInterruptMask>
 8004a60:	e7fe      	b.n	8004a60 <xTaskIncrementTick+0x24>
 8004a62:	4a38      	ldr	r2, [pc, #224]	; (8004b44 <xTaskIncrementTick+0x108>)
 8004a64:	6819      	ldr	r1, [r3, #0]
 8004a66:	6810      	ldr	r0, [r2, #0]
 8004a68:	6018      	str	r0, [r3, #0]
 8004a6a:	6011      	str	r1, [r2, #0]
 8004a6c:	4a36      	ldr	r2, [pc, #216]	; (8004b48 <xTaskIncrementTick+0x10c>)
 8004a6e:	6813      	ldr	r3, [r2, #0]
 8004a70:	3301      	adds	r3, #1
 8004a72:	6013      	str	r3, [r2, #0]
 8004a74:	f7ff fe22 	bl	80046bc <prvResetNextTaskUnblockTime>
			if( xConstTickCount >= xNextTaskUnblockTime )
 8004a78:	4c34      	ldr	r4, [pc, #208]	; (8004b4c <xTaskIncrementTick+0x110>)
 8004a7a:	f04f 0b00 	mov.w	fp, #0
 8004a7e:	6823      	ldr	r3, [r4, #0]
 8004a80:	4f33      	ldr	r7, [pc, #204]	; (8004b50 <xTaskIncrementTick+0x114>)
 8004a82:	429d      	cmp	r5, r3
 8004a84:	d340      	bcc.n	8004b08 <xTaskIncrementTick+0xcc>
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004a86:	f8df 80b8 	ldr.w	r8, [pc, #184]	; 8004b40 <xTaskIncrementTick+0x104>
						prvAddTaskToReadyList( pxTCB );
 8004a8a:	f8df 90d4 	ldr.w	r9, [pc, #212]	; 8004b60 <xTaskIncrementTick+0x124>
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004a8e:	f8d8 2000 	ldr.w	r2, [r8]
 8004a92:	6812      	ldr	r2, [r2, #0]
 8004a94:	bb82      	cbnz	r2, 8004af8 <xTaskIncrementTick+0xbc>
						xNextTaskUnblockTime = portMAX_DELAY;
 8004a96:	f04f 32ff 	mov.w	r2, #4294967295
 8004a9a:	6022      	str	r2, [r4, #0]
						break;
 8004a9c:	e034      	b.n	8004b08 <xTaskIncrementTick+0xcc>
						( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
 8004a9e:	f106 0a04 	add.w	sl, r6, #4
 8004aa2:	4650      	mov	r0, sl
 8004aa4:	f7ff faba 	bl	800401c <uxListRemove>
						if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8004aa8:	6ab1      	ldr	r1, [r6, #40]	; 0x28
 8004aaa:	b119      	cbz	r1, 8004ab4 <xTaskIncrementTick+0x78>
							( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004aac:	f106 0018 	add.w	r0, r6, #24
 8004ab0:	f7ff fab4 	bl	800401c <uxListRemove>
						prvAddTaskToReadyList( pxTCB );
 8004ab4:	2201      	movs	r2, #1
 8004ab6:	f04f 0e14 	mov.w	lr, #20
 8004aba:	6af0      	ldr	r0, [r6, #44]	; 0x2c
 8004abc:	f8d9 3000 	ldr.w	r3, [r9]
 8004ac0:	fa02 f100 	lsl.w	r1, r2, r0
 8004ac4:	4319      	orrs	r1, r3
 8004ac6:	4b23      	ldr	r3, [pc, #140]	; (8004b54 <xTaskIncrementTick+0x118>)
 8004ac8:	f8c9 1000 	str.w	r1, [r9]
 8004acc:	fb0e 3000 	mla	r0, lr, r0, r3
 8004ad0:	4651      	mov	r1, sl
 8004ad2:	f7ff fa80 	bl	8003fd6 <vListInsertEnd>
							if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004ad6:	6838      	ldr	r0, [r7, #0]
 8004ad8:	6af1      	ldr	r1, [r6, #44]	; 0x2c
 8004ada:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
								xSwitchRequired = pdTRUE;
 8004adc:	4291      	cmp	r1, r2
 8004ade:	bf28      	it	cs
 8004ae0:	f04f 0b01 	movcs.w	fp, #1
 8004ae4:	e7d3      	b.n	8004a8e <xTaskIncrementTick+0x52>
		++uxPendedTicks;
 8004ae6:	4a1c      	ldr	r2, [pc, #112]	; (8004b58 <xTaskIncrementTick+0x11c>)
BaseType_t xSwitchRequired = pdFALSE;
 8004ae8:	f04f 0b00 	mov.w	fp, #0
		++uxPendedTicks;
 8004aec:	6813      	ldr	r3, [r2, #0]
 8004aee:	3301      	adds	r3, #1
 8004af0:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
 8004af2:	f000 fa7b 	bl	8004fec <vApplicationTickHook>
 8004af6:	e016      	b.n	8004b26 <xTaskIncrementTick+0xea>
						pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8004af8:	f8d8 2000 	ldr.w	r2, [r8]
 8004afc:	68d2      	ldr	r2, [r2, #12]
 8004afe:	68d6      	ldr	r6, [r2, #12]
						xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
 8004b00:	6871      	ldr	r1, [r6, #4]
						if( xConstTickCount < xItemValue )
 8004b02:	428d      	cmp	r5, r1
 8004b04:	d2cb      	bcs.n	8004a9e <xTaskIncrementTick+0x62>
							xNextTaskUnblockTime = xItemValue;
 8004b06:	6021      	str	r1, [r4, #0]
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8004b08:	683a      	ldr	r2, [r7, #0]
 8004b0a:	4b12      	ldr	r3, [pc, #72]	; (8004b54 <xTaskIncrementTick+0x118>)
 8004b0c:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8004b0e:	2214      	movs	r2, #20
 8004b10:	434a      	muls	r2, r1
 8004b12:	589a      	ldr	r2, [r3, r2]
				xSwitchRequired = pdTRUE;
 8004b14:	2a02      	cmp	r2, #2
			if( uxPendedTicks == ( UBaseType_t ) 0U )
 8004b16:	4a10      	ldr	r2, [pc, #64]	; (8004b58 <xTaskIncrementTick+0x11c>)
				xSwitchRequired = pdTRUE;
 8004b18:	bf28      	it	cs
 8004b1a:	f04f 0b01 	movcs.w	fp, #1
			if( uxPendedTicks == ( UBaseType_t ) 0U )
 8004b1e:	6812      	ldr	r2, [r2, #0]
 8004b20:	b90a      	cbnz	r2, 8004b26 <xTaskIncrementTick+0xea>
				vApplicationTickHook();
 8004b22:	f000 fa63 	bl	8004fec <vApplicationTickHook>
		if( xYieldPending != pdFALSE )
 8004b26:	4a0d      	ldr	r2, [pc, #52]	; (8004b5c <xTaskIncrementTick+0x120>)
 8004b28:	6812      	ldr	r2, [r2, #0]
			xSwitchRequired = pdTRUE;
 8004b2a:	2a00      	cmp	r2, #0
 8004b2c:	bf18      	it	ne
 8004b2e:	f04f 0b01 	movne.w	fp, #1
}
 8004b32:	4658      	mov	r0, fp
 8004b34:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004b38:	20002a4c 	.word	0x20002a4c
 8004b3c:	20002acc 	.word	0x20002acc
 8004b40:	200029ac 	.word	0x200029ac
 8004b44:	200029b0 	.word	0x200029b0
 8004b48:	20002a88 	.word	0x20002a88
 8004b4c:	20002a84 	.word	0x20002a84
 8004b50:	200029a8 	.word	0x200029a8
 8004b54:	200029b4 	.word	0x200029b4
 8004b58:	20002a48 	.word	0x20002a48
 8004b5c:	20002ad0 	.word	0x20002ad0
 8004b60:	20002a58 	.word	0x20002a58

08004b64 <xTaskResumeAll>:
{
 8004b64:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( uxSchedulerSuspended );
 8004b68:	4c2b      	ldr	r4, [pc, #172]	; (8004c18 <xTaskResumeAll+0xb4>)
 8004b6a:	6823      	ldr	r3, [r4, #0]
 8004b6c:	b913      	cbnz	r3, 8004b74 <xTaskResumeAll+0x10>
 8004b6e:	f7ff faa1 	bl	80040b4 <ulPortSetInterruptMask>
 8004b72:	e7fe      	b.n	8004b72 <xTaskResumeAll+0xe>
	taskENTER_CRITICAL();
 8004b74:	f7ff fab4 	bl	80040e0 <vPortEnterCritical>
		--uxSchedulerSuspended;
 8004b78:	6823      	ldr	r3, [r4, #0]
 8004b7a:	3b01      	subs	r3, #1
 8004b7c:	6023      	str	r3, [r4, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004b7e:	6823      	ldr	r3, [r4, #0]
 8004b80:	b12b      	cbz	r3, 8004b8e <xTaskResumeAll+0x2a>
BaseType_t xAlreadyYielded = pdFALSE;
 8004b82:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 8004b84:	f7ff faca 	bl	800411c <vPortExitCritical>
}
 8004b88:	4620      	mov	r0, r4
 8004b8a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8004b8e:	4b23      	ldr	r3, [pc, #140]	; (8004c1c <xTaskResumeAll+0xb8>)
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d0f5      	beq.n	8004b82 <xTaskResumeAll+0x1e>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004b96:	4d22      	ldr	r5, [pc, #136]	; (8004c20 <xTaskResumeAll+0xbc>)
					prvAddTaskToReadyList( pxTCB );
 8004b98:	4e22      	ldr	r6, [pc, #136]	; (8004c24 <xTaskResumeAll+0xc0>)
 8004b9a:	e01f      	b.n	8004bdc <xTaskResumeAll+0x78>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8004b9c:	68eb      	ldr	r3, [r5, #12]
					prvAddTaskToReadyList( pxTCB );
 8004b9e:	2701      	movs	r7, #1
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8004ba0:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
 8004ba2:	f104 0904 	add.w	r9, r4, #4
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004ba6:	f104 0018 	add.w	r0, r4, #24
 8004baa:	f7ff fa37 	bl	800401c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
 8004bae:	4648      	mov	r0, r9
 8004bb0:	f7ff fa34 	bl	800401c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8004bb4:	2014      	movs	r0, #20
 8004bb6:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8004bb8:	6831      	ldr	r1, [r6, #0]
 8004bba:	fa07 f302 	lsl.w	r3, r7, r2
 8004bbe:	430b      	orrs	r3, r1
 8004bc0:	fb00 8002 	mla	r0, r0, r2, r8
 8004bc4:	4649      	mov	r1, r9
 8004bc6:	6033      	str	r3, [r6, #0]
 8004bc8:	f7ff fa05 	bl	8003fd6 <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004bcc:	4b16      	ldr	r3, [pc, #88]	; (8004c28 <xTaskResumeAll+0xc4>)
 8004bce:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bd4:	429a      	cmp	r2, r3
 8004bd6:	d303      	bcc.n	8004be0 <xTaskResumeAll+0x7c>
						xYieldPending = pdTRUE;
 8004bd8:	4b14      	ldr	r3, [pc, #80]	; (8004c2c <xTaskResumeAll+0xc8>)
 8004bda:	601f      	str	r7, [r3, #0]
					prvAddTaskToReadyList( pxTCB );
 8004bdc:	f8df 8054 	ldr.w	r8, [pc, #84]	; 8004c34 <xTaskResumeAll+0xd0>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004be0:	682b      	ldr	r3, [r5, #0]
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d1da      	bne.n	8004b9c <xTaskResumeAll+0x38>
				if( uxPendedTicks > ( UBaseType_t ) 0U )
 8004be6:	4c12      	ldr	r4, [pc, #72]	; (8004c30 <xTaskResumeAll+0xcc>)
 8004be8:	6823      	ldr	r3, [r4, #0]
 8004bea:	b98b      	cbnz	r3, 8004c10 <xTaskResumeAll+0xac>
				if( xYieldPending == pdTRUE )
 8004bec:	4b0f      	ldr	r3, [pc, #60]	; (8004c2c <xTaskResumeAll+0xc8>)
 8004bee:	681c      	ldr	r4, [r3, #0]
 8004bf0:	2c01      	cmp	r4, #1
 8004bf2:	d1c6      	bne.n	8004b82 <xTaskResumeAll+0x1e>
					taskYIELD_IF_USING_PREEMPTION();
 8004bf4:	f7ff fa52 	bl	800409c <vPortYield>
 8004bf8:	e7c4      	b.n	8004b84 <xTaskResumeAll+0x20>
						if( xTaskIncrementTick() != pdFALSE )
 8004bfa:	f7ff ff1f 	bl	8004a3c <xTaskIncrementTick>
 8004bfe:	b100      	cbz	r0, 8004c02 <xTaskResumeAll+0x9e>
							xYieldPending = pdTRUE;
 8004c00:	602e      	str	r6, [r5, #0]
						--uxPendedTicks;
 8004c02:	6823      	ldr	r3, [r4, #0]
 8004c04:	3b01      	subs	r3, #1
 8004c06:	6023      	str	r3, [r4, #0]
					while( uxPendedTicks > ( UBaseType_t ) 0U )
 8004c08:	6823      	ldr	r3, [r4, #0]
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d1f5      	bne.n	8004bfa <xTaskResumeAll+0x96>
 8004c0e:	e7ed      	b.n	8004bec <xTaskResumeAll+0x88>
							xYieldPending = pdTRUE;
 8004c10:	4d06      	ldr	r5, [pc, #24]	; (8004c2c <xTaskResumeAll+0xc8>)
 8004c12:	2601      	movs	r6, #1
 8004c14:	e7f8      	b.n	8004c08 <xTaskResumeAll+0xa4>
 8004c16:	bf00      	nop
 8004c18:	20002a4c 	.word	0x20002a4c
 8004c1c:	20002a44 	.word	0x20002a44
 8004c20:	20002a8c 	.word	0x20002a8c
 8004c24:	20002a58 	.word	0x20002a58
 8004c28:	200029a8 	.word	0x200029a8
 8004c2c:	20002ad0 	.word	0x20002ad0
 8004c30:	20002a48 	.word	0x20002a48
 8004c34:	200029b4 	.word	0x200029b4

08004c38 <vTaskDelayUntil>:
	{
 8004c38:	b538      	push	{r3, r4, r5, lr}
		configASSERT( pxPreviousWakeTime );
 8004c3a:	b910      	cbnz	r0, 8004c42 <vTaskDelayUntil+0xa>
 8004c3c:	f7ff fa3a 	bl	80040b4 <ulPortSetInterruptMask>
 8004c40:	e7fe      	b.n	8004c40 <vTaskDelayUntil+0x8>
		configASSERT( ( xTimeIncrement > 0U ) );
 8004c42:	b911      	cbnz	r1, 8004c4a <vTaskDelayUntil+0x12>
 8004c44:	f7ff fa36 	bl	80040b4 <ulPortSetInterruptMask>
 8004c48:	e7fe      	b.n	8004c48 <vTaskDelayUntil+0x10>
		configASSERT( uxSchedulerSuspended == 0 );
 8004c4a:	4b1a      	ldr	r3, [pc, #104]	; (8004cb4 <vTaskDelayUntil+0x7c>)
 8004c4c:	681d      	ldr	r5, [r3, #0]
 8004c4e:	b115      	cbz	r5, 8004c56 <vTaskDelayUntil+0x1e>
 8004c50:	f7ff fa30 	bl	80040b4 <ulPortSetInterruptMask>
 8004c54:	e7fe      	b.n	8004c54 <vTaskDelayUntil+0x1c>
		vTaskSuspendAll();
 8004c56:	f7ff fecf 	bl	80049f8 <vTaskSuspendAll>
			const TickType_t xConstTickCount = xTickCount;
 8004c5a:	4b17      	ldr	r3, [pc, #92]	; (8004cb8 <vTaskDelayUntil+0x80>)
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8004c5c:	6802      	ldr	r2, [r0, #0]
			const TickType_t xConstTickCount = xTickCount;
 8004c5e:	681b      	ldr	r3, [r3, #0]
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8004c60:	188c      	adds	r4, r1, r2
			if( xConstTickCount < *pxPreviousWakeTime )
 8004c62:	4293      	cmp	r3, r2
 8004c64:	d220      	bcs.n	8004ca8 <vTaskDelayUntil+0x70>
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 8004c66:	42a2      	cmp	r2, r4
 8004c68:	d903      	bls.n	8004c72 <vTaskDelayUntil+0x3a>
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 8004c6a:	42a3      	cmp	r3, r4
 8004c6c:	bf2c      	ite	cs
 8004c6e:	2500      	movcs	r5, #0
 8004c70:	2501      	movcc	r5, #1
			*pxPreviousWakeTime = xTimeToWake;
 8004c72:	6004      	str	r4, [r0, #0]
			if( xShouldDelay != pdFALSE )
 8004c74:	b18d      	cbz	r5, 8004c9a <vTaskDelayUntil+0x62>
				if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
 8004c76:	4d11      	ldr	r5, [pc, #68]	; (8004cbc <vTaskDelayUntil+0x84>)
 8004c78:	6828      	ldr	r0, [r5, #0]
 8004c7a:	3004      	adds	r0, #4
 8004c7c:	f7ff f9ce 	bl	800401c <uxListRemove>
 8004c80:	b940      	cbnz	r0, 8004c94 <vTaskDelayUntil+0x5c>
					portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8004c82:	682a      	ldr	r2, [r5, #0]
 8004c84:	490e      	ldr	r1, [pc, #56]	; (8004cc0 <vTaskDelayUntil+0x88>)
 8004c86:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
 8004c88:	2201      	movs	r2, #1
 8004c8a:	680b      	ldr	r3, [r1, #0]
 8004c8c:	4082      	lsls	r2, r0
 8004c8e:	ea23 0302 	bic.w	r3, r3, r2
 8004c92:	600b      	str	r3, [r1, #0]
				prvAddCurrentTaskToDelayedList( xTimeToWake );
 8004c94:	4620      	mov	r0, r4
 8004c96:	f7ff fd23 	bl	80046e0 <prvAddCurrentTaskToDelayedList>
		xAlreadyYielded = xTaskResumeAll();
 8004c9a:	f7ff ff63 	bl	8004b64 <xTaskResumeAll>
		if( xAlreadyYielded == pdFALSE )
 8004c9e:	b938      	cbnz	r0, 8004cb0 <vTaskDelayUntil+0x78>
	}
 8004ca0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
			portYIELD_WITHIN_API();
 8004ca4:	f7ff b9fa 	b.w	800409c <vPortYield>
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 8004ca8:	42a2      	cmp	r2, r4
 8004caa:	d9de      	bls.n	8004c6a <vTaskDelayUntil+0x32>
					xShouldDelay = pdTRUE;
 8004cac:	2501      	movs	r5, #1
 8004cae:	e7e0      	b.n	8004c72 <vTaskDelayUntil+0x3a>
 8004cb0:	bd38      	pop	{r3, r4, r5, pc}
 8004cb2:	bf00      	nop
 8004cb4:	20002a4c 	.word	0x20002a4c
 8004cb8:	20002acc 	.word	0x20002acc
 8004cbc:	200029a8 	.word	0x200029a8
 8004cc0:	20002a58 	.word	0x20002a58

08004cc4 <vTaskDelay>:
	{
 8004cc4:	b538      	push	{r3, r4, r5, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
 8004cc6:	b918      	cbnz	r0, 8004cd0 <vTaskDelay+0xc>
	}
 8004cc8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
			portYIELD_WITHIN_API();
 8004ccc:	f7ff b9e6 	b.w	800409c <vPortYield>
			configASSERT( uxSchedulerSuspended == 0 );
 8004cd0:	4b10      	ldr	r3, [pc, #64]	; (8004d14 <vTaskDelay+0x50>)
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	b113      	cbz	r3, 8004cdc <vTaskDelay+0x18>
 8004cd6:	f7ff f9ed 	bl	80040b4 <ulPortSetInterruptMask>
 8004cda:	e7fe      	b.n	8004cda <vTaskDelay+0x16>
			vTaskSuspendAll();
 8004cdc:	f7ff fe8c 	bl	80049f8 <vTaskSuspendAll>
				xTimeToWake = xTickCount + xTicksToDelay;
 8004ce0:	4b0d      	ldr	r3, [pc, #52]	; (8004d18 <vTaskDelay+0x54>)
				if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
 8004ce2:	4d0e      	ldr	r5, [pc, #56]	; (8004d1c <vTaskDelay+0x58>)
				xTimeToWake = xTickCount + xTicksToDelay;
 8004ce4:	681c      	ldr	r4, [r3, #0]
 8004ce6:	4404      	add	r4, r0
				if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
 8004ce8:	6828      	ldr	r0, [r5, #0]
 8004cea:	3004      	adds	r0, #4
 8004cec:	f7ff f996 	bl	800401c <uxListRemove>
 8004cf0:	b940      	cbnz	r0, 8004d04 <vTaskDelay+0x40>
					portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8004cf2:	682a      	ldr	r2, [r5, #0]
 8004cf4:	490a      	ldr	r1, [pc, #40]	; (8004d20 <vTaskDelay+0x5c>)
 8004cf6:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
 8004cf8:	2201      	movs	r2, #1
 8004cfa:	680b      	ldr	r3, [r1, #0]
 8004cfc:	4082      	lsls	r2, r0
 8004cfe:	ea23 0302 	bic.w	r3, r3, r2
 8004d02:	600b      	str	r3, [r1, #0]
				prvAddCurrentTaskToDelayedList( xTimeToWake );
 8004d04:	4620      	mov	r0, r4
 8004d06:	f7ff fceb 	bl	80046e0 <prvAddCurrentTaskToDelayedList>
			xAlreadyYielded = xTaskResumeAll();
 8004d0a:	f7ff ff2b 	bl	8004b64 <xTaskResumeAll>
		if( xAlreadyYielded == pdFALSE )
 8004d0e:	2800      	cmp	r0, #0
 8004d10:	d0da      	beq.n	8004cc8 <vTaskDelay+0x4>
	}
 8004d12:	bd38      	pop	{r3, r4, r5, pc}
 8004d14:	20002a4c 	.word	0x20002a4c
 8004d18:	20002acc 	.word	0x20002acc
 8004d1c:	200029a8 	.word	0x200029a8
 8004d20:	20002a58 	.word	0x20002a58

08004d24 <prvIdleTask>:
{
 8004d24:	b570      	push	{r4, r5, r6, lr}
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 8004d26:	4e21      	ldr	r6, [pc, #132]	; (8004dac <prvIdleTask+0x88>)
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
 8004d28:	4c21      	ldr	r4, [pc, #132]	; (8004db0 <prvIdleTask+0x8c>)
 8004d2a:	6823      	ldr	r3, [r4, #0]
 8004d2c:	b9b3      	cbnz	r3, 8004d5c <prvIdleTask+0x38>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8004d2e:	4b21      	ldr	r3, [pc, #132]	; (8004db4 <prvIdleTask+0x90>)
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	2b01      	cmp	r3, #1
 8004d34:	d901      	bls.n	8004d3a <prvIdleTask+0x16>
				taskYIELD();
 8004d36:	f7ff f9b1 	bl	800409c <vPortYield>
			vApplicationIdleHook();
 8004d3a:	f000 f956 	bl	8004fea <vApplicationIdleHook>
			xExpectedIdleTime = prvGetExpectedIdleTime();
 8004d3e:	f7ff fca5 	bl	800468c <prvGetExpectedIdleTime>
			if( xExpectedIdleTime >= configEXPECTED_IDLE_TIME_BEFORE_SLEEP )
 8004d42:	2801      	cmp	r0, #1
 8004d44:	d9f0      	bls.n	8004d28 <prvIdleTask+0x4>
				vTaskSuspendAll();
 8004d46:	f7ff fe57 	bl	80049f8 <vTaskSuspendAll>
					configASSERT( xNextTaskUnblockTime >= xTickCount );
 8004d4a:	4b1b      	ldr	r3, [pc, #108]	; (8004db8 <prvIdleTask+0x94>)
 8004d4c:	681a      	ldr	r2, [r3, #0]
 8004d4e:	4b1b      	ldr	r3, [pc, #108]	; (8004dbc <prvIdleTask+0x98>)
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	429a      	cmp	r2, r3
 8004d54:	d220      	bcs.n	8004d98 <prvIdleTask+0x74>
 8004d56:	f7ff f9ad 	bl	80040b4 <ulPortSetInterruptMask>
 8004d5a:	e7fe      	b.n	8004d5a <prvIdleTask+0x36>
			vTaskSuspendAll();
 8004d5c:	f7ff fe4c 	bl	80049f8 <vTaskSuspendAll>
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 8004d60:	6835      	ldr	r5, [r6, #0]
			( void ) xTaskResumeAll();
 8004d62:	f7ff feff 	bl	8004b64 <xTaskResumeAll>
			if( xListIsEmpty == pdFALSE )
 8004d66:	2d00      	cmp	r5, #0
 8004d68:	d0df      	beq.n	8004d2a <prvIdleTask+0x6>
				taskENTER_CRITICAL();
 8004d6a:	f7ff f9b9 	bl	80040e0 <vPortEnterCritical>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8004d6e:	68f3      	ldr	r3, [r6, #12]
 8004d70:	68dd      	ldr	r5, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
 8004d72:	1d28      	adds	r0, r5, #4
 8004d74:	f7ff f952 	bl	800401c <uxListRemove>
					--uxCurrentNumberOfTasks;
 8004d78:	4a11      	ldr	r2, [pc, #68]	; (8004dc0 <prvIdleTask+0x9c>)
 8004d7a:	6813      	ldr	r3, [r2, #0]
 8004d7c:	3b01      	subs	r3, #1
 8004d7e:	6013      	str	r3, [r2, #0]
					--uxTasksDeleted;
 8004d80:	6823      	ldr	r3, [r4, #0]
 8004d82:	3b01      	subs	r3, #1
 8004d84:	6023      	str	r3, [r4, #0]
				taskEXIT_CRITICAL();
 8004d86:	f7ff f9c9 	bl	800411c <vPortExitCritical>
			vPortFreeAligned( pxTCB->pxStack );
 8004d8a:	6b28      	ldr	r0, [r5, #48]	; 0x30
 8004d8c:	f7ff fbd4 	bl	8004538 <vPortFree>
		vPortFree( pxTCB );
 8004d90:	4628      	mov	r0, r5
 8004d92:	f7ff fbd1 	bl	8004538 <vPortFree>
 8004d96:	e7c8      	b.n	8004d2a <prvIdleTask+0x6>
					xExpectedIdleTime = prvGetExpectedIdleTime();
 8004d98:	f7ff fc78 	bl	800468c <prvGetExpectedIdleTime>
					if( xExpectedIdleTime >= configEXPECTED_IDLE_TIME_BEFORE_SLEEP )
 8004d9c:	2801      	cmp	r0, #1
 8004d9e:	d901      	bls.n	8004da4 <prvIdleTask+0x80>
						portSUPPRESS_TICKS_AND_SLEEP( xExpectedIdleTime );
 8004da0:	f7ff fa02 	bl	80041a8 <vPortSuppressTicksAndSleep>
				( void ) xTaskResumeAll();
 8004da4:	f7ff fede 	bl	8004b64 <xTaskResumeAll>
 8004da8:	e7be      	b.n	8004d28 <prvIdleTask+0x4>
 8004daa:	bf00      	nop
 8004dac:	20002ab8 	.word	0x20002ab8
 8004db0:	20002a54 	.word	0x20002a54
 8004db4:	200029b4 	.word	0x200029b4
 8004db8:	20002a84 	.word	0x20002a84
 8004dbc:	20002acc 	.word	0x20002acc
 8004dc0:	20002a44 	.word	0x20002a44

08004dc4 <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8004dc4:	4b1b      	ldr	r3, [pc, #108]	; (8004e34 <vTaskSwitchContext+0x70>)
{
 8004dc6:	b510      	push	{r4, lr}
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8004dc8:	681a      	ldr	r2, [r3, #0]
 8004dca:	4b1b      	ldr	r3, [pc, #108]	; (8004e38 <vTaskSwitchContext+0x74>)
 8004dcc:	b112      	cbz	r2, 8004dd4 <vTaskSwitchContext+0x10>
		xYieldPending = pdTRUE;
 8004dce:	2201      	movs	r2, #1
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8004dd0:	601a      	str	r2, [r3, #0]
 8004dd2:	bd10      	pop	{r4, pc}
		xYieldPending = pdFALSE;
 8004dd4:	601a      	str	r2, [r3, #0]
					ulTotalRunTime = portGET_RUN_TIME_COUNTER_VALUE();
 8004dd6:	f000 f906 	bl	8004fe6 <getRunTimeCounterValue>
				if( ulTotalRunTime > ulTaskSwitchedInTime )
 8004dda:	4a18      	ldr	r2, [pc, #96]	; (8004e3c <vTaskSwitchContext+0x78>)
 8004ddc:	6814      	ldr	r4, [r2, #0]
 8004dde:	42a0      	cmp	r0, r4
 8004de0:	d905      	bls.n	8004dee <vTaskSwitchContext+0x2a>
					pxCurrentTCB->ulRunTimeCounter += ( ulTotalRunTime - ulTaskSwitchedInTime );
 8004de2:	4b17      	ldr	r3, [pc, #92]	; (8004e40 <vTaskSwitchContext+0x7c>)
 8004de4:	6819      	ldr	r1, [r3, #0]
 8004de6:	6d8b      	ldr	r3, [r1, #88]	; 0x58
 8004de8:	1b1b      	subs	r3, r3, r4
 8004dea:	4403      	add	r3, r0
 8004dec:	658b      	str	r3, [r1, #88]	; 0x58
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8004dee:	4b15      	ldr	r3, [pc, #84]	; (8004e44 <vTaskSwitchContext+0x80>)
				ulTaskSwitchedInTime = ulTotalRunTime;
 8004df0:	6010      	str	r0, [r2, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8004df2:	681b      	ldr	r3, [r3, #0]
	/* Generic helper function. */
	__attribute__( ( always_inline ) ) static inline uint8_t ucPortCountLeadingZeros( uint32_t ulBitmap )
	{
	uint8_t ucReturn;

		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) );
 8004df4:	fab3 f383 	clz	r3, r3
 8004df8:	2214      	movs	r2, #20
 8004dfa:	b2db      	uxtb	r3, r3
 8004dfc:	f1c3 031f 	rsb	r3, r3, #31
 8004e00:	435a      	muls	r2, r3
 8004e02:	4911      	ldr	r1, [pc, #68]	; (8004e48 <vTaskSwitchContext+0x84>)
 8004e04:	588c      	ldr	r4, [r1, r2]
 8004e06:	1888      	adds	r0, r1, r2
 8004e08:	b914      	cbnz	r4, 8004e10 <vTaskSwitchContext+0x4c>
 8004e0a:	f7ff f953 	bl	80040b4 <ulPortSetInterruptMask>
 8004e0e:	e7fe      	b.n	8004e0e <vTaskSwitchContext+0x4a>
 8004e10:	6844      	ldr	r4, [r0, #4]
 8004e12:	3208      	adds	r2, #8
 8004e14:	6864      	ldr	r4, [r4, #4]
 8004e16:	440a      	add	r2, r1
 8004e18:	4294      	cmp	r4, r2
 8004e1a:	bf08      	it	eq
 8004e1c:	6862      	ldreq	r2, [r4, #4]
 8004e1e:	6044      	str	r4, [r0, #4]
 8004e20:	bf08      	it	eq
 8004e22:	6042      	streq	r2, [r0, #4]
 8004e24:	2214      	movs	r2, #20
 8004e26:	fb02 1303 	mla	r3, r2, r3, r1
 8004e2a:	685b      	ldr	r3, [r3, #4]
 8004e2c:	68da      	ldr	r2, [r3, #12]
 8004e2e:	4b04      	ldr	r3, [pc, #16]	; (8004e40 <vTaskSwitchContext+0x7c>)
 8004e30:	e7ce      	b.n	8004dd0 <vTaskSwitchContext+0xc>
 8004e32:	bf00      	nop
 8004e34:	20002a4c 	.word	0x20002a4c
 8004e38:	20002ad0 	.word	0x20002ad0
 8004e3c:	20002a40 	.word	0x20002a40
 8004e40:	200029a8 	.word	0x200029a8
 8004e44:	20002a58 	.word	0x20002a58
 8004e48:	200029b4 	.word	0x200029b4

08004e4c <xTaskRemoveFromEventList>:
{
 8004e4c:	b538      	push	{r3, r4, r5, lr}
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8004e4e:	68c3      	ldr	r3, [r0, #12]
 8004e50:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
 8004e52:	b914      	cbnz	r4, 8004e5a <xTaskRemoveFromEventList+0xe>
 8004e54:	f7ff f92e 	bl	80040b4 <ulPortSetInterruptMask>
 8004e58:	e7fe      	b.n	8004e58 <xTaskRemoveFromEventList+0xc>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8004e5a:	f104 0518 	add.w	r5, r4, #24
 8004e5e:	4628      	mov	r0, r5
 8004e60:	f7ff f8dc 	bl	800401c <uxListRemove>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004e64:	4b12      	ldr	r3, [pc, #72]	; (8004eb0 <xTaskRemoveFromEventList+0x64>)
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	b9f3      	cbnz	r3, 8004ea8 <xTaskRemoveFromEventList+0x5c>
		( void ) uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
 8004e6a:	1d25      	adds	r5, r4, #4
 8004e6c:	4628      	mov	r0, r5
 8004e6e:	f7ff f8d5 	bl	800401c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8004e72:	2301      	movs	r3, #1
 8004e74:	490f      	ldr	r1, [pc, #60]	; (8004eb4 <xTaskRemoveFromEventList+0x68>)
 8004e76:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8004e78:	6808      	ldr	r0, [r1, #0]
 8004e7a:	4093      	lsls	r3, r2
 8004e7c:	4303      	orrs	r3, r0
 8004e7e:	2014      	movs	r0, #20
 8004e80:	600b      	str	r3, [r1, #0]
 8004e82:	4629      	mov	r1, r5
 8004e84:	4b0c      	ldr	r3, [pc, #48]	; (8004eb8 <xTaskRemoveFromEventList+0x6c>)
 8004e86:	fb00 3002 	mla	r0, r0, r2, r3
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8004e8a:	f7ff f8a4 	bl	8003fd6 <vListInsertEnd>
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004e8e:	4b0b      	ldr	r3, [pc, #44]	; (8004ebc <xTaskRemoveFromEventList+0x70>)
 8004e90:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e96:	429a      	cmp	r2, r3
		xYieldPending = pdTRUE;
 8004e98:	bf85      	ittet	hi
 8004e9a:	2001      	movhi	r0, #1
 8004e9c:	4b08      	ldrhi	r3, [pc, #32]	; (8004ec0 <xTaskRemoveFromEventList+0x74>)
		xReturn = pdFALSE;
 8004e9e:	2000      	movls	r0, #0
		xYieldPending = pdTRUE;
 8004ea0:	6018      	strhi	r0, [r3, #0]
		prvResetNextTaskUnblockTime();
 8004ea2:	f7ff fc0b 	bl	80046bc <prvResetNextTaskUnblockTime>
}
 8004ea6:	bd38      	pop	{r3, r4, r5, pc}
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8004ea8:	4629      	mov	r1, r5
 8004eaa:	4806      	ldr	r0, [pc, #24]	; (8004ec4 <xTaskRemoveFromEventList+0x78>)
 8004eac:	e7ed      	b.n	8004e8a <xTaskRemoveFromEventList+0x3e>
 8004eae:	bf00      	nop
 8004eb0:	20002a4c 	.word	0x20002a4c
 8004eb4:	20002a58 	.word	0x20002a58
 8004eb8:	200029b4 	.word	0x200029b4
 8004ebc:	200029a8 	.word	0x200029a8
 8004ec0:	20002ad0 	.word	0x20002ad0
 8004ec4:	20002a8c 	.word	0x20002a8c

08004ec8 <eTaskConfirmSleepModeStatus>:
		if( listCURRENT_LIST_LENGTH( &xPendingReadyList ) != 0 )
 8004ec8:	4b08      	ldr	r3, [pc, #32]	; (8004eec <eTaskConfirmSleepModeStatus+0x24>)
 8004eca:	6818      	ldr	r0, [r3, #0]
 8004ecc:	b960      	cbnz	r0, 8004ee8 <eTaskConfirmSleepModeStatus+0x20>
		else if( xYieldPending != pdFALSE )
 8004ece:	4b08      	ldr	r3, [pc, #32]	; (8004ef0 <eTaskConfirmSleepModeStatus+0x28>)
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	b953      	cbnz	r3, 8004eea <eTaskConfirmSleepModeStatus+0x22>
			if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == ( uxCurrentNumberOfTasks - uxNonApplicationTasks ) )
 8004ed4:	4b07      	ldr	r3, [pc, #28]	; (8004ef4 <eTaskConfirmSleepModeStatus+0x2c>)
 8004ed6:	4a08      	ldr	r2, [pc, #32]	; (8004ef8 <eTaskConfirmSleepModeStatus+0x30>)
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	6810      	ldr	r0, [r2, #0]
 8004edc:	3b01      	subs	r3, #1
				eReturn = eNoTasksWaitingTimeout;
 8004ede:	4298      	cmp	r0, r3
 8004ee0:	bf14      	ite	ne
 8004ee2:	2001      	movne	r0, #1
 8004ee4:	2002      	moveq	r0, #2
 8004ee6:	4770      	bx	lr
			eReturn = eAbortSleep;
 8004ee8:	2000      	movs	r0, #0
	}
 8004eea:	4770      	bx	lr
 8004eec:	20002a8c 	.word	0x20002a8c
 8004ef0:	20002ad0 	.word	0x20002ad0
 8004ef4:	20002a44 	.word	0x20002a44
 8004ef8:	20002aa4 	.word	0x20002aa4

08004efc <xTaskGetSchedulerState>:

	BaseType_t xTaskGetSchedulerState( void )
	{
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8004efc:	4b05      	ldr	r3, [pc, #20]	; (8004f14 <xTaskGetSchedulerState+0x18>)
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	b133      	cbz	r3, 8004f10 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004f02:	4b05      	ldr	r3, [pc, #20]	; (8004f18 <xTaskGetSchedulerState+0x1c>)
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	2b00      	cmp	r3, #0
			{
				xReturn = taskSCHEDULER_RUNNING;
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8004f08:	bf0c      	ite	eq
 8004f0a:	2002      	moveq	r0, #2
 8004f0c:	2000      	movne	r0, #0
 8004f0e:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
 8004f10:	2001      	movs	r0, #1
			}
		}

		return xReturn;
	}
 8004f12:	4770      	bx	lr
 8004f14:	20002aa0 	.word	0x20002aa0
 8004f18:	20002a4c 	.word	0x20002a4c

08004f1c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8004f1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
	BaseType_t xReturn = pdFALSE;

		if( pxMutexHolder != NULL )
 8004f1e:	4604      	mov	r4, r0
 8004f20:	b908      	cbnz	r0, 8004f26 <xTaskPriorityDisinherit+0xa>
	BaseType_t xReturn = pdFALSE;
 8004f22:	2000      	movs	r0, #0
 8004f24:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8004f26:	4b1c      	ldr	r3, [pc, #112]	; (8004f98 <xTaskPriorityDisinherit+0x7c>)
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	4298      	cmp	r0, r3
 8004f2c:	d002      	beq.n	8004f34 <xTaskPriorityDisinherit+0x18>
 8004f2e:	f7ff f8c1 	bl	80040b4 <ulPortSetInterruptMask>
 8004f32:	e7fe      	b.n	8004f32 <xTaskPriorityDisinherit+0x16>

			configASSERT( pxTCB->uxMutexesHeld );
 8004f34:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8004f36:	b913      	cbnz	r3, 8004f3e <xTaskPriorityDisinherit+0x22>
 8004f38:	f7ff f8bc 	bl	80040b4 <ulPortSetInterruptMask>
 8004f3c:	e7fe      	b.n	8004f3c <xTaskPriorityDisinherit+0x20>
			( pxTCB->uxMutexesHeld )--;

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8004f3e:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 8004f40:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
			( pxTCB->uxMutexesHeld )--;
 8004f42:	3b01      	subs	r3, #1
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8004f44:	4291      	cmp	r1, r2
			( pxTCB->uxMutexesHeld )--;
 8004f46:	6503      	str	r3, [r0, #80]	; 0x50
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8004f48:	d0eb      	beq.n	8004f22 <xTaskPriorityDisinherit+0x6>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d1e9      	bne.n	8004f22 <xTaskPriorityDisinherit+0x6>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding	task then it must be the running state task.  Remove
					the	holding task from the ready	list. */
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
 8004f4e:	1d05      	adds	r5, r0, #4
 8004f50:	4628      	mov	r0, r5
 8004f52:	f7ff f863 	bl	800401c <uxListRemove>
 8004f56:	4e11      	ldr	r6, [pc, #68]	; (8004f9c <xTaskPriorityDisinherit+0x80>)
 8004f58:	4a11      	ldr	r2, [pc, #68]	; (8004fa0 <xTaskPriorityDisinherit+0x84>)
 8004f5a:	b950      	cbnz	r0, 8004f72 <xTaskPriorityDisinherit+0x56>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8004f5c:	2114      	movs	r1, #20
 8004f5e:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8004f60:	4379      	muls	r1, r7
 8004f62:	5873      	ldr	r3, [r6, r1]
 8004f64:	b92b      	cbnz	r3, 8004f72 <xTaskPriorityDisinherit+0x56>
 8004f66:	2001      	movs	r0, #1
 8004f68:	6813      	ldr	r3, [r2, #0]
 8004f6a:	40b8      	lsls	r0, r7
 8004f6c:	ea23 0300 	bic.w	r3, r3, r0
 8004f70:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8004f72:	6ce3      	ldr	r3, [r4, #76]	; 0x4c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004f74:	f1c3 0107 	rsb	r1, r3, #7
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8004f78:	62e3      	str	r3, [r4, #44]	; 0x2c
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004f7a:	61a1      	str	r1, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
 8004f7c:	2401      	movs	r4, #1
 8004f7e:	6811      	ldr	r1, [r2, #0]
 8004f80:	fa04 f003 	lsl.w	r0, r4, r3
 8004f84:	4308      	orrs	r0, r1
 8004f86:	6010      	str	r0, [r2, #0]
 8004f88:	2014      	movs	r0, #20
 8004f8a:	4629      	mov	r1, r5
 8004f8c:	fb00 6003 	mla	r0, r0, r3, r6
 8004f90:	f7ff f821 	bl	8003fd6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8004f94:	4620      	mov	r0, r4
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
	}
 8004f96:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004f98:	200029a8 	.word	0x200029a8
 8004f9c:	200029b4 	.word	0x200029b4
 8004fa0:	20002a58 	.word	0x20002a58

08004fa4 <consoleInput>:
{
	uint32_t i;
	portBASE_TYPE xHigherPriorityTaskWoken;

	/* We have not woken a task at the start of the ISR. */
	xHigherPriorityTaskWoken = pdFALSE;
 8004fa4:	2300      	movs	r3, #0
{
 8004fa6:	b573      	push	{r0, r1, r4, r5, r6, lr}

	if (xQueueCmdBuffer)
 8004fa8:	4d0c      	ldr	r5, [pc, #48]	; (8004fdc <consoleInput+0x38>)
	xHigherPriorityTaskWoken = pdFALSE;
 8004faa:	9301      	str	r3, [sp, #4]
	if (xQueueCmdBuffer)
 8004fac:	682a      	ldr	r2, [r5, #0]
 8004fae:	b91a      	cbnz	r2, 8004fb8 <consoleInput+0x14>
		}
	}

//	HAL_GPIO_TogglePin(LED_ERR_GPIO_Port, LED_ERR_Pin);
	/* Now the buffer is empty we can switch context if necessary. */
	portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8004fb0:	9b01      	ldr	r3, [sp, #4]
 8004fb2:	b96b      	cbnz	r3, 8004fd0 <consoleInput+0x2c>
}
 8004fb4:	b002      	add	sp, #8
 8004fb6:	bd70      	pop	{r4, r5, r6, pc}
 8004fb8:	4604      	mov	r4, r0
 8004fba:	1846      	adds	r6, r0, r1
		for (i = 0; i < Len; i++)
 8004fbc:	42b4      	cmp	r4, r6
 8004fbe:	d0f7      	beq.n	8004fb0 <consoleInput+0xc>
			xQueueSendFromISR(xQueueCmdBuffer, &Buf[i], &xHigherPriorityTaskWoken);
 8004fc0:	4621      	mov	r1, r4
 8004fc2:	2300      	movs	r3, #0
 8004fc4:	aa01      	add	r2, sp, #4
 8004fc6:	6828      	ldr	r0, [r5, #0]
 8004fc8:	f7ff fb18 	bl	80045fc <xQueueGenericSendFromISR>
 8004fcc:	3401      	adds	r4, #1
 8004fce:	e7f5      	b.n	8004fbc <consoleInput+0x18>
	portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8004fd0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004fd4:	4b02      	ldr	r3, [pc, #8]	; (8004fe0 <consoleInput+0x3c>)
 8004fd6:	601a      	str	r2, [r3, #0]
}
 8004fd8:	e7ec      	b.n	8004fb4 <consoleInput+0x10>
 8004fda:	bf00      	nop
 8004fdc:	20002ad4 	.word	0x20002ad4
 8004fe0:	e000ed04 	.word	0xe000ed04

08004fe4 <configureTimerForRunTimeStats>:
 8004fe4:	4770      	bx	lr

08004fe6 <getRunTimeCounterValue>:
}

__weak unsigned long getRunTimeCounterValue(void)
{
return 0;
}
 8004fe6:	2000      	movs	r0, #0
 8004fe8:	4770      	bx	lr

08004fea <vApplicationIdleHook>:
 8004fea:	4770      	bx	lr

08004fec <vApplicationTickHook>:
 8004fec:	4770      	bx	lr

08004fee <vApplicationMallocFailedHook>:
}
/* USER CODE END 3 */

/* USER CODE BEGIN 5 */
__weak void vApplicationMallocFailedHook(void)
{
 8004fee:	4770      	bx	lr

08004ff0 <PreSleepProcessing>:
 8004ff0:	4770      	bx	lr

08004ff2 <PostSleepProcessing>:
{
/* place for user code */ 
}

__weak void PostSleepProcessing(uint32_t *ulExpectedIdleTime)
{
 8004ff2:	4770      	bx	lr

08004ff4 <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8004ff4:	b508      	push	{r3, lr}

  hi2c2.Instance = I2C2;
 8004ff6:	480c      	ldr	r0, [pc, #48]	; (8005028 <MX_I2C2_Init+0x34>)
  hi2c2.Init.ClockSpeed = 100000;
 8004ff8:	4b0c      	ldr	r3, [pc, #48]	; (800502c <MX_I2C2_Init+0x38>)
 8004ffa:	f8df e034 	ldr.w	lr, [pc, #52]	; 8005030 <MX_I2C2_Init+0x3c>
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
  hi2c2.Init.OwnAddress1 = 0;
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004ffe:	f44f 4280 	mov.w	r2, #16384	; 0x4000
  hi2c2.Init.ClockSpeed = 100000;
 8005002:	e880 4008 	stmia.w	r0, {r3, lr}
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8005006:	2300      	movs	r3, #0
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8005008:	6102      	str	r2, [r0, #16]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800500a:	6083      	str	r3, [r0, #8]
  hi2c2.Init.OwnAddress1 = 0;
 800500c:	60c3      	str	r3, [r0, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800500e:	6143      	str	r3, [r0, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8005010:	6183      	str	r3, [r0, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8005012:	61c3      	str	r3, [r0, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8005014:	6203      	str	r3, [r0, #32]

  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8005016:	f7fc fdf7 	bl	8001c08 <HAL_I2C_Init>
 800501a:	b118      	cbz	r0, 8005024 <MX_I2C2_Init+0x30>
  {
    Error_Handler();
  }
}
 800501c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8005020:	f000 bb3e 	b.w	80056a0 <Error_Handler>
 8005024:	bd08      	pop	{r3, pc}
 8005026:	bf00      	nop
 8005028:	20002d7c 	.word	0x20002d7c
 800502c:	40005800 	.word	0x40005800
 8005030:	000186a0 	.word	0x000186a0

08005034 <i2cRead>:

uint8_t i2cRead(uint8_t Addr, uint8_t Reg, uint8_t len, uint8_t* Data)
{
 8005034:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	HAL_StatusTypeDef status = HAL_OK;
	uint8_t result = 0;

	status = HAL_I2C_Mem_Read(&hi2c2, Addr, Reg, I2C_MEMADD_SIZE_8BIT, Data, len, 0xFF);
 8005036:	24ff      	movs	r4, #255	; 0xff
 8005038:	9201      	str	r2, [sp, #4]
 800503a:	9300      	str	r3, [sp, #0]
 800503c:	460a      	mov	r2, r1
 800503e:	9402      	str	r4, [sp, #8]
 8005040:	4601      	mov	r1, r0
 8005042:	2301      	movs	r3, #1
 8005044:	4806      	ldr	r0, [pc, #24]	; (8005060 <i2cRead+0x2c>)
 8005046:	f7fc fec1 	bl	8001dcc <HAL_I2C_Mem_Read>

	if(status != HAL_OK)
 800504a:	b120      	cbz	r0, 8005056 <i2cRead+0x22>
	{
//		Error();
		result = 0;
		Error_Handler();
 800504c:	f000 fb28 	bl	80056a0 <Error_Handler>
		result = 0;
 8005050:	2000      	movs	r0, #0
		vTaskDelay(10);
		result = 1;
	}

	return result;
}
 8005052:	b004      	add	sp, #16
 8005054:	bd10      	pop	{r4, pc}
		vTaskDelay(10);
 8005056:	200a      	movs	r0, #10
 8005058:	f7ff fe34 	bl	8004cc4 <vTaskDelay>
		result = 1;
 800505c:	2001      	movs	r0, #1
 800505e:	e7f8      	b.n	8005052 <i2cRead+0x1e>
 8005060:	20002d7c 	.word	0x20002d7c

08005064 <i2cWrite>:
*                  Data -   
*  on return:      uint_8 -  
*                  1 - , 0 - 
*************************************************************/
uint8_t i2cWrite(uint16_t Addr, uint8_t Reg, uint8_t Data)
{
 8005064:	b530      	push	{r4, r5, lr}
 8005066:	b087      	sub	sp, #28
 8005068:	ab06      	add	r3, sp, #24
 800506a:	f803 2d01 	strb.w	r2, [r3, #-1]!
	HAL_StatusTypeDef status = HAL_OK;
	uint8_t result = 0;

	status = HAL_I2C_Mem_Write(&hi2c2, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, &Data, 1, 0xFF);
 800506e:	2501      	movs	r5, #1
 8005070:	22ff      	movs	r2, #255	; 0xff
 8005072:	e88d 0028 	stmia.w	sp, {r3, r5}
 8005076:	9202      	str	r2, [sp, #8]
 8005078:	462b      	mov	r3, r5
 800507a:	460a      	mov	r2, r1
 800507c:	4601      	mov	r1, r0
 800507e:	4807      	ldr	r0, [pc, #28]	; (800509c <i2cWrite+0x38>)
 8005080:	f7fc fe2c 	bl	8001cdc <HAL_I2C_Mem_Write>

	if(status != HAL_OK)
 8005084:	4604      	mov	r4, r0
 8005086:	b120      	cbz	r0, 8005092 <i2cWrite+0x2e>
	{
		result = 1;
		Error_Handler();
 8005088:	f000 fb0a 	bl	80056a0 <Error_Handler>
		result = 1;
 800508c:	4628      	mov	r0, r5
		vTaskDelay(10);
		result = 0;
	}

	return result;
}
 800508e:	b007      	add	sp, #28
 8005090:	bd30      	pop	{r4, r5, pc}
		vTaskDelay(10);
 8005092:	200a      	movs	r0, #10
 8005094:	f7ff fe16 	bl	8004cc4 <vTaskDelay>
		result = 0;
 8005098:	4620      	mov	r0, r4
 800509a:	e7f8      	b.n	800508e <i2cWrite+0x2a>
 800509c:	20002d7c 	.word	0x20002d7c

080050a0 <l3gd20Config>:
#define     l3gd20IrqConfig()	;
#endif


bool l3gd20Config(void)
{
 80050a0:	b508      	push	{r3, lr}
    bool ack;

    ack = i2cWrite(L3GD20_ADDRESS, L3GD20_CTRL_REG4, L3GD20_FS_SEL_2000DPS);
 80050a2:	22f0      	movs	r2, #240	; 0xf0
 80050a4:	2123      	movs	r1, #35	; 0x23
 80050a6:	20d4      	movs	r0, #212	; 0xd4
 80050a8:	f7ff ffdc 	bl	8005064 <i2cWrite>
    if (ack)
 80050ac:	b940      	cbnz	r0, 80050c0 <l3gd20Config+0x20>
    {
    	return false;
    }

    ack = i2cWrite(L3GD20_ADDRESS, L3GD20_CTRL_REG1, L3GD20_POWER_ON | L3GD20_ODR_760HZ);
 80050ae:	22cf      	movs	r2, #207	; 0xcf
 80050b0:	2120      	movs	r1, #32
 80050b2:	20d4      	movs	r0, #212	; 0xd4
 80050b4:	f7ff ffd6 	bl	8005064 <i2cWrite>
    if (ack)
 80050b8:	fab0 f080 	clz	r0, r0
 80050bc:	0940      	lsrs	r0, r0, #5
 80050be:	bd08      	pop	{r3, pc}
    	return false;
 80050c0:	2000      	movs	r0, #0
//
//    i2cWrite(L3GD20_ADDRESS, L3GD20_FIFO_CTRL_REG, L3GD20_STREAM_MODE);
//    if (!ack) return false;

    return true;
}
 80050c2:	bd08      	pop	{r3, pc}

080050c4 <l3gd20Detect>:

bool l3gd20Detect(void)
{
 80050c4:	b507      	push	{r0, r1, r2, lr}
    uint8_t deviceid;

    if (!i2cRead(L3GD20_ADDRESS, L3GD20_WHO_AM_I, 1, &deviceid))
 80050c6:	2201      	movs	r2, #1
 80050c8:	f10d 0307 	add.w	r3, sp, #7
 80050cc:	210f      	movs	r1, #15
 80050ce:	20d4      	movs	r0, #212	; 0xd4
 80050d0:	f7ff ffb0 	bl	8005034 <i2cRead>
 80050d4:	b128      	cbz	r0, 80050e2 <l3gd20Detect+0x1e>
    	return false;

    if (deviceid != L3GD20_ID)
 80050d6:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80050da:	2bd4      	cmp	r3, #212	; 0xd4
 80050dc:	d104      	bne.n	80050e8 <l3gd20Detect+0x24>
        return false;

    l3gd20IrqConfig();

    if (!l3gd20Config())
 80050de:	f7ff ffdf 	bl	80050a0 <l3gd20Config>
    	return false;

    return true;
}
 80050e2:	b003      	add	sp, #12
 80050e4:	f85d fb04 	ldr.w	pc, [sp], #4
    	return false;
 80050e8:	2000      	movs	r0, #0
 80050ea:	e7fa      	b.n	80050e2 <l3gd20Detect+0x1e>

080050ec <l3gd20Read>:

// Read 3 gyro values into user-provided buffer. No overrun checking is done.
void l3gd20Read(int16_t *gyroData)
{
 80050ec:	b513      	push	{r0, r1, r4, lr}
 80050ee:	4604      	mov	r4, r0
    uint8_t buf[6];
    i2cRead(L3GD20_ADDRESS, L3GD20_GYRO_OUT | 0x80, 6, buf);
 80050f0:	466b      	mov	r3, sp
 80050f2:	2206      	movs	r2, #6
 80050f4:	21a8      	movs	r1, #168	; 0xa8
 80050f6:	20d4      	movs	r0, #212	; 0xd4
 80050f8:	f7ff ff9c 	bl	8005034 <i2cRead>
    gyroData[0] = (int16_t)((buf[0] << 8) | buf[1]);
 80050fc:	f89d 2000 	ldrb.w	r2, [sp]
 8005100:	f89d 3001 	ldrb.w	r3, [sp, #1]
 8005104:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8005108:	8023      	strh	r3, [r4, #0]
    gyroData[1] = (int16_t)((buf[2] << 8) | buf[3]);
 800510a:	f89d 2002 	ldrb.w	r2, [sp, #2]
 800510e:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8005112:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8005116:	8063      	strh	r3, [r4, #2]
    gyroData[2] = -(int16_t)((buf[4] << 8) | buf[5]);
 8005118:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800511c:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8005120:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8005124:	425b      	negs	r3, r3
 8005126:	80a3      	strh	r3, [r4, #4]
}
 8005128:	b002      	add	sp, #8
 800512a:	bd10      	pop	{r4, pc}

0800512c <l3gd20GetTemp>:
	return level;
}

// Return gyro temperature
uint8_t l3gd20GetTemp(int16_t * temp)
{
 800512c:	b513      	push	{r0, r1, r4, lr}
	uint8_t value;

	if (!i2cRead(L3GD20_ADDRESS, L3GD20_OUT_TEMP, 1, &value))
 800512e:	2201      	movs	r2, #1
{
 8005130:	4604      	mov	r4, r0
	if (!i2cRead(L3GD20_ADDRESS, L3GD20_OUT_TEMP, 1, &value))
 8005132:	f10d 0307 	add.w	r3, sp, #7
 8005136:	2126      	movs	r1, #38	; 0x26
 8005138:	20d4      	movs	r0, #212	; 0xd4
 800513a:	f7ff ff7b 	bl	8005034 <i2cRead>
 800513e:	b118      	cbz	r0, 8005148 <l3gd20GetTemp+0x1c>
		return MEMS_ERROR;

	*temp = (int16_t) (value);
	return MEMS_SUCCESS;
 8005140:	2001      	movs	r0, #1
	*temp = (int16_t) (value);
 8005142:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8005146:	8023      	strh	r3, [r4, #0]
}
 8005148:	b002      	add	sp, #8
 800514a:	bd10      	pop	{r4, pc}

0800514c <ReadReg>:
 * Output			: Data REad
 * Return			: None
 *******************************************************************************/
u8_t ReadReg(u8_t deviceAddr, u8_t Reg, u8_t* Data)
{
	return i2cRead(deviceAddr, Reg, 1, Data);
 800514c:	4613      	mov	r3, r2
 800514e:	2201      	movs	r2, #1
 8005150:	f7ff bf70 	b.w	8005034 <i2cRead>

08005154 <SetODR>:
 * Input          : Output Data Rate
 * Output         : None
 * Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
 *******************************************************************************/
status_t SetODR(ODR_t ov)
{
 8005154:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005156:	4605      	mov	r5, r0
	u8_t value;

	if (!ReadReg(ACC_I2C_ADDRESS, CTRL_REG1_A, &value))
 8005158:	f10d 0207 	add.w	r2, sp, #7
 800515c:	2120      	movs	r1, #32
 800515e:	2033      	movs	r0, #51	; 0x33
 8005160:	f7ff fff4 	bl	800514c <ReadReg>
 8005164:	4604      	mov	r4, r0
 8005166:	b920      	cbnz	r0, 8005172 <SetODR+0x1e>
	{
		Error_Handler();
 8005168:	f000 fa9a 	bl	80056a0 <Error_Handler>
		return MEMS_ERROR;
 800516c:	4620      	mov	r0, r4

	if (!WriteReg(ACC_I2C_ADDRESS, CTRL_REG1_A, value))
		return MEMS_ERROR;

	return MEMS_SUCCESS;
}
 800516e:	b003      	add	sp, #12
 8005170:	bd30      	pop	{r4, r5, pc}
	value &= 0x0f;
 8005172:	f89d 2007 	ldrb.w	r2, [sp, #7]
	return i2cWrite(deviceAddress, WriteAddr, Data);
 8005176:	2120      	movs	r1, #32
	value &= 0x0f;
 8005178:	f002 020f 	and.w	r2, r2, #15
	value |= ov << 4;
 800517c:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
 8005180:	b2d2      	uxtb	r2, r2
	return i2cWrite(deviceAddress, WriteAddr, Data);
 8005182:	2033      	movs	r0, #51	; 0x33
	value |= ov << 4;
 8005184:	f88d 2007 	strb.w	r2, [sp, #7]
	return i2cWrite(deviceAddress, WriteAddr, Data);
 8005188:	f7ff ff6c 	bl	8005064 <i2cWrite>
		return MEMS_ERROR;
 800518c:	3000      	adds	r0, #0
 800518e:	bf18      	it	ne
 8005190:	2001      	movne	r0, #1
 8005192:	e7ec      	b.n	800516e <SetODR+0x1a>

08005194 <SetODR_M>:
 * Input          : Output Data Rate
 * Output         : None
 * Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
 *******************************************************************************/
status_t SetODR_M(ODR_M_t ov)
{
 8005194:	b513      	push	{r0, r1, r4, lr}
 8005196:	4604      	mov	r4, r0
	u8_t value;

	if (!ReadReg(MAG_I2C_ADDRESS, CRA_REG_M, &value))
 8005198:	f10d 0207 	add.w	r2, sp, #7
 800519c:	2100      	movs	r1, #0
 800519e:	203d      	movs	r0, #61	; 0x3d
 80051a0:	f7ff ffd4 	bl	800514c <ReadReg>
 80051a4:	b178      	cbz	r0, 80051c6 <SetODR_M+0x32>
		return MEMS_ERROR;

	value &= 0x80; //bit<6,5,1,0> must be =0 for correct working
 80051a6:	f89d 2007 	ldrb.w	r2, [sp, #7]
	return i2cWrite(deviceAddress, WriteAddr, Data);
 80051aa:	2100      	movs	r1, #0
	value &= 0x80; //bit<6,5,1,0> must be =0 for correct working
 80051ac:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
	value |= ov << ODR_M;
 80051b0:	ea42 0284 	orr.w	r2, r2, r4, lsl #2
 80051b4:	b2d2      	uxtb	r2, r2
	return i2cWrite(deviceAddress, WriteAddr, Data);
 80051b6:	203d      	movs	r0, #61	; 0x3d
	value |= ov << ODR_M;
 80051b8:	f88d 2007 	strb.w	r2, [sp, #7]
	return i2cWrite(deviceAddress, WriteAddr, Data);
 80051bc:	f7ff ff52 	bl	8005064 <i2cWrite>
		return MEMS_ERROR;
 80051c0:	3000      	adds	r0, #0
 80051c2:	bf18      	it	ne
 80051c4:	2001      	movne	r0, #1

	if (!WriteReg(MAG_I2C_ADDRESS, CRA_REG_M, value))
		return MEMS_ERROR;

	return MEMS_SUCCESS;
}
 80051c6:	b002      	add	sp, #8
 80051c8:	bd10      	pop	{r4, pc}

080051ca <SetTemperature>:
 * Input          : MEMS_ENABLE, MEMS_DISABLE
 * Output         : None
 * Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
 *******************************************************************************/
status_t SetTemperature(State_t state)
{
 80051ca:	b513      	push	{r0, r1, r4, lr}
 80051cc:	4604      	mov	r4, r0
	u8_t value;

	if (!ReadReg(MAG_I2C_ADDRESS, CRA_REG_M, &value))
 80051ce:	f10d 0207 	add.w	r2, sp, #7
 80051d2:	2100      	movs	r1, #0
 80051d4:	203d      	movs	r0, #61	; 0x3d
 80051d6:	f7ff ffb9 	bl	800514c <ReadReg>
 80051da:	b178      	cbz	r0, 80051fc <SetTemperature+0x32>
		return MEMS_ERROR;

	value &= 0x7F;
 80051dc:	f89d 2007 	ldrb.w	r2, [sp, #7]
	return i2cWrite(deviceAddress, WriteAddr, Data);
 80051e0:	2100      	movs	r1, #0
	value &= 0x7F;
 80051e2:	f002 027f 	and.w	r2, r2, #127	; 0x7f
	value |= state << TEMP_EN;
 80051e6:	ea42 12c4 	orr.w	r2, r2, r4, lsl #7
 80051ea:	b2d2      	uxtb	r2, r2
	return i2cWrite(deviceAddress, WriteAddr, Data);
 80051ec:	203d      	movs	r0, #61	; 0x3d
	value |= state << TEMP_EN;
 80051ee:	f88d 2007 	strb.w	r2, [sp, #7]
	return i2cWrite(deviceAddress, WriteAddr, Data);
 80051f2:	f7ff ff37 	bl	8005064 <i2cWrite>
		return MEMS_ERROR;
 80051f6:	3000      	adds	r0, #0
 80051f8:	bf18      	it	ne
 80051fa:	2001      	movne	r0, #1

	if (!WriteReg(MAG_I2C_ADDRESS, CRA_REG_M, value))
		return MEMS_ERROR;

	return MEMS_SUCCESS;
}
 80051fc:	b002      	add	sp, #8
 80051fe:	bd10      	pop	{r4, pc}

08005200 <SetGainMag>:
 * Input          : GAIN_1100_M or GAIN_855_M or GAIN_670_M or GAIN_450_M....
 * Output         : None
 * Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
 *******************************************************************************/
status_t SetGainMag(GAIN_M_t Gain)
{
 8005200:	b513      	push	{r0, r1, r4, lr}
 8005202:	4604      	mov	r4, r0
	u8_t value;

	if (!ReadReg(MAG_I2C_ADDRESS, CRB_REG_M, &value))
 8005204:	f10d 0207 	add.w	r2, sp, #7
 8005208:	2101      	movs	r1, #1
 800520a:	203d      	movs	r0, #61	; 0x3d
 800520c:	f7ff ff9e 	bl	800514c <ReadReg>
 8005210:	b150      	cbz	r0, 8005228 <SetGainMag+0x28>
		return MEMS_ERROR;

	value &= 0x00; //bit<4-0> must be =0 for correct working
	value |= Gain << GN_CFG;
 8005212:	0162      	lsls	r2, r4, #5
 8005214:	b2d2      	uxtb	r2, r2
	return i2cWrite(deviceAddress, WriteAddr, Data);
 8005216:	2101      	movs	r1, #1
 8005218:	203d      	movs	r0, #61	; 0x3d
	value |= Gain << GN_CFG;
 800521a:	f88d 2007 	strb.w	r2, [sp, #7]
	return i2cWrite(deviceAddress, WriteAddr, Data);
 800521e:	f7ff ff21 	bl	8005064 <i2cWrite>
		return MEMS_ERROR;
 8005222:	3000      	adds	r0, #0
 8005224:	bf18      	it	ne
 8005226:	2001      	movne	r0, #1

	if (!WriteReg(MAG_I2C_ADDRESS, CRB_REG_M, value))
		return MEMS_ERROR;

	return MEMS_SUCCESS;
}
 8005228:	b002      	add	sp, #8
 800522a:	bd10      	pop	{r4, pc}

0800522c <SetModeMag>:
 * Input          : Modality (CONTINUOUS_MODE, or SINGLE_MODE, or SLEEP_MODE)
 * Output         : None
 * Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
 *******************************************************************************/
status_t SetModeMag(Mode_M_t Mode)
{
 800522c:	b513      	push	{r0, r1, r4, lr}
 800522e:	4604      	mov	r4, r0
	u8_t value;

	if (!ReadReg(MAG_I2C_ADDRESS, MR_REG_M, &value))
 8005230:	f10d 0207 	add.w	r2, sp, #7
 8005234:	2102      	movs	r1, #2
 8005236:	203d      	movs	r0, #61	; 0x3d
 8005238:	f7ff ff88 	bl	800514c <ReadReg>
 800523c:	b148      	cbz	r0, 8005252 <SetModeMag+0x26>
	return i2cWrite(deviceAddress, WriteAddr, Data);
 800523e:	4622      	mov	r2, r4
 8005240:	2102      	movs	r1, #2
 8005242:	203d      	movs	r0, #61	; 0x3d
		return MEMS_ERROR;

	value &= 0x00; //bit<7-3> must be =0 for correct working
	value |= Mode << MODE_SEL_M;
 8005244:	f88d 4007 	strb.w	r4, [sp, #7]
	return i2cWrite(deviceAddress, WriteAddr, Data);
 8005248:	f7ff ff0c 	bl	8005064 <i2cWrite>
		return MEMS_ERROR;
 800524c:	3000      	adds	r0, #0
 800524e:	bf18      	it	ne
 8005250:	2001      	movne	r0, #1

	if (!WriteReg(MAG_I2C_ADDRESS, MR_REG_M, value))
		return MEMS_ERROR;

	return MEMS_SUCCESS;
}
 8005252:	b002      	add	sp, #8
 8005254:	bd10      	pop	{r4, pc}

08005256 <GetTemperature>:
 * Input          : Value to empity (16 Bit two's complement)
 * Output         : None
 * Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
 *******************************************************************************/
status_t GetTemperature(int16_t* val)
{
 8005256:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005258:	4605      	mov	r5, r0
	uint8_t value[2];

	if (!i2cRead(MAG_I2C_ADDRESS, TEMP_OUT_H_M | 0x80, 2, value))
 800525a:	ab01      	add	r3, sp, #4
 800525c:	2202      	movs	r2, #2
 800525e:	21b1      	movs	r1, #177	; 0xb1
 8005260:	203d      	movs	r0, #61	; 0x3d
 8005262:	f7ff fee7 	bl	8005034 <i2cRead>
 8005266:	4604      	mov	r4, r0
 8005268:	b920      	cbnz	r0, 8005274 <GetTemperature+0x1e>
	{
		Error_Handler();
 800526a:	f000 fa19 	bl	80056a0 <Error_Handler>
		return MEMS_ERROR;
 800526e:	4620      	mov	r0, r4
	}

	*val = (int16_t) ((value[0] << 8) | value[1]) / 16;

	return MEMS_SUCCESS;
}
 8005270:	b003      	add	sp, #12
 8005272:	bd30      	pop	{r4, r5, pc}
	*val = (int16_t) ((value[0] << 8) | value[1]) / 16;
 8005274:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8005278:	f89d 3005 	ldrb.w	r3, [sp, #5]
	return MEMS_SUCCESS;
 800527c:	2001      	movs	r0, #1
	*val = (int16_t) ((value[0] << 8) | value[1]) / 16;
 800527e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8005282:	2210      	movs	r2, #16
 8005284:	b21b      	sxth	r3, r3
 8005286:	fb93 f3f2 	sdiv	r3, r3, r2
 800528a:	802b      	strh	r3, [r5, #0]
	return MEMS_SUCCESS;
 800528c:	e7f0      	b.n	8005270 <GetTemperature+0x1a>
	...

08005290 <SetMode>:
 * Input          : Modality (NORMAL, LOW_POWER, POWER_DOWN)
 * Output         : None
 * Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
 *******************************************************************************/
status_t SetMode(Mode_t md)
{
 8005290:	b513      	push	{r0, r1, r4, lr}
 8005292:	4604      	mov	r4, r0
	u8_t value;
	u8_t value2;
	static u8_t ODR_old_value;

	if (!ReadReg(ACC_I2C_ADDRESS, CTRL_REG1_A, &value))
 8005294:	f10d 0206 	add.w	r2, sp, #6
 8005298:	2120      	movs	r1, #32
 800529a:	2033      	movs	r0, #51	; 0x33
 800529c:	f7ff ff56 	bl	800514c <ReadReg>
 80052a0:	b908      	cbnz	r0, 80052a6 <SetMode+0x16>
		value2 &= 0xF7;
		value2 |= (MEMS_RESET << HR); //reset HighResolution_BIT
		break;

	default:
		return MEMS_ERROR;
 80052a2:	2000      	movs	r0, #0
 80052a4:	e040      	b.n	8005328 <SetMode+0x98>
	if (!ReadReg(ACC_I2C_ADDRESS, CTRL_REG4_A, &value2))
 80052a6:	f10d 0207 	add.w	r2, sp, #7
 80052aa:	2123      	movs	r1, #35	; 0x23
 80052ac:	2033      	movs	r0, #51	; 0x33
 80052ae:	f7ff ff4d 	bl	800514c <ReadReg>
 80052b2:	2800      	cmp	r0, #0
 80052b4:	d0f5      	beq.n	80052a2 <SetMode+0x12>
	if ((value & 0xF0) == 0)
 80052b6:	f89d 2006 	ldrb.w	r2, [sp, #6]
 80052ba:	f012 0ff0 	tst.w	r2, #240	; 0xf0
 80052be:	d106      	bne.n	80052ce <SetMode+0x3e>
		value = value | (ODR_old_value & 0xF0); //if it comes from POWERDOWN
 80052c0:	4b21      	ldr	r3, [pc, #132]	; (8005348 <SetMode+0xb8>)
 80052c2:	781b      	ldrb	r3, [r3, #0]
 80052c4:	f023 030f 	bic.w	r3, r3, #15
 80052c8:	4313      	orrs	r3, r2
 80052ca:	f88d 3006 	strb.w	r3, [sp, #6]
	switch (md)
 80052ce:	2c01      	cmp	r4, #1
 80052d0:	d02c      	beq.n	800532c <SetMode+0x9c>
 80052d2:	d310      	bcc.n	80052f6 <SetMode+0x66>
 80052d4:	2c02      	cmp	r4, #2
 80052d6:	d1e4      	bne.n	80052a2 <SetMode+0x12>
		value &= 0xF7;
 80052d8:	f89d 3006 	ldrb.w	r3, [sp, #6]
 80052dc:	f023 0308 	bic.w	r3, r3, #8
 80052e0:	f88d 3006 	strb.w	r3, [sp, #6]
		value2 &= 0xF7;
 80052e4:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80052e8:	f023 0308 	bic.w	r3, r3, #8
		value2 |= (MEMS_SET << HR); //set HighResolution_BIT
 80052ec:	f043 0308 	orr.w	r3, r3, #8
		value2 &= 0xF7;
 80052f0:	f88d 3007 	strb.w	r3, [sp, #7]
		break;
 80052f4:	e007      	b.n	8005306 <SetMode+0x76>
		ODR_old_value = value;
 80052f6:	f89d 3006 	ldrb.w	r3, [sp, #6]
 80052fa:	4a13      	ldr	r2, [pc, #76]	; (8005348 <SetMode+0xb8>)
 80052fc:	7013      	strb	r3, [r2, #0]
		value &= 0x0F;
 80052fe:	f003 030f 	and.w	r3, r3, #15
 8005302:	f88d 3006 	strb.w	r3, [sp, #6]
	return i2cWrite(deviceAddress, WriteAddr, Data);
 8005306:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800530a:	2120      	movs	r1, #32
 800530c:	2033      	movs	r0, #51	; 0x33
 800530e:	f7ff fea9 	bl	8005064 <i2cWrite>
	}

	if (!WriteReg(ACC_I2C_ADDRESS, CTRL_REG1_A, value))
 8005312:	2800      	cmp	r0, #0
 8005314:	d0c5      	beq.n	80052a2 <SetMode+0x12>
	return i2cWrite(deviceAddress, WriteAddr, Data);
 8005316:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800531a:	2123      	movs	r1, #35	; 0x23
 800531c:	2033      	movs	r0, #51	; 0x33
 800531e:	f7ff fea1 	bl	8005064 <i2cWrite>
		return MEMS_ERROR;
 8005322:	3000      	adds	r0, #0
 8005324:	bf18      	it	ne
 8005326:	2001      	movne	r0, #1

	if (!WriteReg(ACC_I2C_ADDRESS, CTRL_REG4_A, value2))
		return MEMS_ERROR;

	return MEMS_SUCCESS;
}
 8005328:	b002      	add	sp, #8
 800532a:	bd10      	pop	{r4, pc}
		value &= 0xF7;
 800532c:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8005330:	f023 0308 	bic.w	r3, r3, #8
		value |= (MEMS_SET << LPEN);
 8005334:	f043 0308 	orr.w	r3, r3, #8
 8005338:	f88d 3006 	strb.w	r3, [sp, #6]
		value2 &= 0xF7;
 800533c:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8005340:	f023 0308 	bic.w	r3, r3, #8
 8005344:	e7d4      	b.n	80052f0 <SetMode+0x60>
 8005346:	bf00      	nop
 8005348:	20002ad8 	.word	0x20002ad8

0800534c <SetAxis>:
 * Output         : None
 * Note           : You MUST use all input variable in the argument, as example
 * Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
 *******************************************************************************/
status_t SetAxis(Axis_t axis)
{
 800534c:	b513      	push	{r0, r1, r4, lr}
 800534e:	4604      	mov	r4, r0
	u8_t value;

	if (!ReadReg(ACC_I2C_ADDRESS, CTRL_REG1_A, &value))
 8005350:	f10d 0207 	add.w	r2, sp, #7
 8005354:	2120      	movs	r1, #32
 8005356:	2033      	movs	r0, #51	; 0x33
 8005358:	f7ff fef8 	bl	800514c <ReadReg>
 800535c:	b178      	cbz	r0, 800537e <SetAxis+0x32>
		return MEMS_ERROR;
	value &= 0xF8;
 800535e:	f89d 2007 	ldrb.w	r2, [sp, #7]
	value |= (0x07 & axis);
 8005362:	f004 0407 	and.w	r4, r4, #7
	value &= 0xF8;
 8005366:	f022 0207 	bic.w	r2, r2, #7
	value |= (0x07 & axis);
 800536a:	4322      	orrs	r2, r4
	return i2cWrite(deviceAddress, WriteAddr, Data);
 800536c:	2120      	movs	r1, #32
 800536e:	2033      	movs	r0, #51	; 0x33
	value |= (0x07 & axis);
 8005370:	f88d 2007 	strb.w	r2, [sp, #7]
	return i2cWrite(deviceAddress, WriteAddr, Data);
 8005374:	f7ff fe76 	bl	8005064 <i2cWrite>
		return MEMS_ERROR;
 8005378:	3000      	adds	r0, #0
 800537a:	bf18      	it	ne
 800537c:	2001      	movne	r0, #1

	if (!WriteReg(ACC_I2C_ADDRESS, CTRL_REG1_A, value))
		return MEMS_ERROR;

	return MEMS_SUCCESS;
}
 800537e:	b002      	add	sp, #8
 8005380:	bd10      	pop	{r4, pc}

08005382 <SetFullScale>:
 * Input          : FULLSCALE_2/FULLSCALE_4/FULLSCALE_8/FULLSCALE_16
 * Output         : None
 * Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
 *******************************************************************************/
status_t SetFullScale(Fullscale_t fs)
{
 8005382:	b513      	push	{r0, r1, r4, lr}
 8005384:	4604      	mov	r4, r0
	u8_t value;

	if (!ReadReg(ACC_I2C_ADDRESS, CTRL_REG4_A, &value))
 8005386:	f10d 0207 	add.w	r2, sp, #7
 800538a:	2123      	movs	r1, #35	; 0x23
 800538c:	2033      	movs	r0, #51	; 0x33
 800538e:	f7ff fedd 	bl	800514c <ReadReg>
 8005392:	b178      	cbz	r0, 80053b4 <SetFullScale+0x32>
		return MEMS_ERROR;

	value &= 0xCF;
 8005394:	f89d 2007 	ldrb.w	r2, [sp, #7]
	return i2cWrite(deviceAddress, WriteAddr, Data);
 8005398:	2123      	movs	r1, #35	; 0x23
	value &= 0xCF;
 800539a:	f022 0230 	bic.w	r2, r2, #48	; 0x30
	value |= (fs << FS);
 800539e:	ea42 1204 	orr.w	r2, r2, r4, lsl #4
 80053a2:	b2d2      	uxtb	r2, r2
	return i2cWrite(deviceAddress, WriteAddr, Data);
 80053a4:	2033      	movs	r0, #51	; 0x33
	value |= (fs << FS);
 80053a6:	f88d 2007 	strb.w	r2, [sp, #7]
	return i2cWrite(deviceAddress, WriteAddr, Data);
 80053aa:	f7ff fe5b 	bl	8005064 <i2cWrite>
		return MEMS_ERROR;
 80053ae:	3000      	adds	r0, #0
 80053b0:	bf18      	it	ne
 80053b2:	2001      	movne	r0, #1

	if (!WriteReg(ACC_I2C_ADDRESS, CTRL_REG4_A, value))
		return MEMS_ERROR;

	return MEMS_SUCCESS;
}
 80053b4:	b002      	add	sp, #8
 80053b6:	bd10      	pop	{r4, pc}

080053b8 <FIFOModeEnable>:
 *******************************************************************************/
status_t FIFOModeEnable(FifoMode_t fm)
{
	u8_t value;

	if (fm == FIFO_DISABLE)
 80053b8:	2804      	cmp	r0, #4
{
 80053ba:	b507      	push	{r0, r1, r2, lr}
	if (fm == FIFO_DISABLE)
 80053bc:	d12c      	bne.n	8005418 <FIFOModeEnable+0x60>
	{
		if (!ReadReg(ACC_I2C_ADDRESS, FIFO_CTRL_REG_A, &value))
 80053be:	f10d 0207 	add.w	r2, sp, #7
 80053c2:	212e      	movs	r1, #46	; 0x2e
 80053c4:	2033      	movs	r0, #51	; 0x33
 80053c6:	f7ff fec1 	bl	800514c <ReadReg>
 80053ca:	b918      	cbnz	r0, 80053d4 <FIFOModeEnable+0x1c>
			return MEMS_ERROR;
 80053cc:	2000      	movs	r0, #0
		value |= (fm << FM); //fifo mode configuration
		if (!WriteReg(ACC_I2C_ADDRESS, FIFO_CTRL_REG_A, value))
			return MEMS_ERROR;
	}
	return MEMS_SUCCESS;
}
 80053ce:	b003      	add	sp, #12
 80053d0:	f85d fb04 	ldr.w	pc, [sp], #4
		value &= 0x1f;
 80053d4:	f89d 2007 	ldrb.w	r2, [sp, #7]
	return i2cWrite(deviceAddress, WriteAddr, Data);
 80053d8:	212e      	movs	r1, #46	; 0x2e
		value &= 0x1f;
 80053da:	f002 021f 	and.w	r2, r2, #31
	return i2cWrite(deviceAddress, WriteAddr, Data);
 80053de:	2033      	movs	r0, #51	; 0x33
		value &= 0x1f;
 80053e0:	f88d 2007 	strb.w	r2, [sp, #7]
	return i2cWrite(deviceAddress, WriteAddr, Data);
 80053e4:	f7ff fe3e 	bl	8005064 <i2cWrite>
		if (!WriteReg(ACC_I2C_ADDRESS, FIFO_CTRL_REG_A, value)) //fifo mode bypass
 80053e8:	2800      	cmp	r0, #0
 80053ea:	d0ef      	beq.n	80053cc <FIFOModeEnable+0x14>
		if (!ReadReg(ACC_I2C_ADDRESS, CTRL_REG5_A, &value))
 80053ec:	f10d 0207 	add.w	r2, sp, #7
 80053f0:	2124      	movs	r1, #36	; 0x24
 80053f2:	2033      	movs	r0, #51	; 0x33
 80053f4:	f7ff feaa 	bl	800514c <ReadReg>
 80053f8:	2800      	cmp	r0, #0
 80053fa:	d0e7      	beq.n	80053cc <FIFOModeEnable+0x14>
	return i2cWrite(deviceAddress, WriteAddr, Data);
 80053fc:	2124      	movs	r1, #36	; 0x24
		value &= 0xBF;
 80053fe:	f89d 2007 	ldrb.w	r2, [sp, #7]
 8005402:	f002 02bf 	and.w	r2, r2, #191	; 0xbf
 8005406:	f88d 2007 	strb.w	r2, [sp, #7]
	return i2cWrite(deviceAddress, WriteAddr, Data);
 800540a:	2033      	movs	r0, #51	; 0x33
 800540c:	f7ff fe2a 	bl	8005064 <i2cWrite>
		if (!WriteReg(ACC_I2C_ADDRESS, FIFO_CTRL_REG_A, value))
 8005410:	2800      	cmp	r0, #0
 8005412:	d0db      	beq.n	80053cc <FIFOModeEnable+0x14>
	return MEMS_SUCCESS;
 8005414:	2001      	movs	r0, #1
 8005416:	e7da      	b.n	80053ce <FIFOModeEnable+0x16>
	if (fm == FIFO_BYPASS_MODE)
 8005418:	bb28      	cbnz	r0, 8005466 <FIFOModeEnable+0xae>
		if (!ReadReg(ACC_I2C_ADDRESS, CTRL_REG5_A, &value))
 800541a:	f10d 0207 	add.w	r2, sp, #7
 800541e:	2124      	movs	r1, #36	; 0x24
 8005420:	2033      	movs	r0, #51	; 0x33
 8005422:	f7ff fe93 	bl	800514c <ReadReg>
 8005426:	2800      	cmp	r0, #0
 8005428:	d0d0      	beq.n	80053cc <FIFOModeEnable+0x14>
		value &= 0xBF;
 800542a:	f89d 2007 	ldrb.w	r2, [sp, #7]
	return i2cWrite(deviceAddress, WriteAddr, Data);
 800542e:	2124      	movs	r1, #36	; 0x24
		value &= 0xBF;
 8005430:	f022 0240 	bic.w	r2, r2, #64	; 0x40
		value |= MEMS_SET << FIFO_EN;
 8005434:	f042 0240 	orr.w	r2, r2, #64	; 0x40
	return i2cWrite(deviceAddress, WriteAddr, Data);
 8005438:	2033      	movs	r0, #51	; 0x33
		value |= MEMS_SET << FIFO_EN;
 800543a:	f88d 2007 	strb.w	r2, [sp, #7]
	return i2cWrite(deviceAddress, WriteAddr, Data);
 800543e:	f7ff fe11 	bl	8005064 <i2cWrite>
		if (!WriteReg(ACC_I2C_ADDRESS, CTRL_REG5_A, value)) //fifo enable
 8005442:	2800      	cmp	r0, #0
 8005444:	d0c2      	beq.n	80053cc <FIFOModeEnable+0x14>
		if (!ReadReg(ACC_I2C_ADDRESS, FIFO_CTRL_REG_A, &value))
 8005446:	f10d 0207 	add.w	r2, sp, #7
 800544a:	212e      	movs	r1, #46	; 0x2e
 800544c:	2033      	movs	r0, #51	; 0x33
 800544e:	f7ff fe7d 	bl	800514c <ReadReg>
 8005452:	2800      	cmp	r0, #0
 8005454:	d0ba      	beq.n	80053cc <FIFOModeEnable+0x14>
		value &= 0x1f;
 8005456:	f89d 2007 	ldrb.w	r2, [sp, #7]
	return i2cWrite(deviceAddress, WriteAddr, Data);
 800545a:	212e      	movs	r1, #46	; 0x2e
		value &= 0x1f;
 800545c:	f002 021f 	and.w	r2, r2, #31
		value |= (fm << FM); //fifo mode configuration
 8005460:	f88d 2007 	strb.w	r2, [sp, #7]
 8005464:	e7d1      	b.n	800540a <FIFOModeEnable+0x52>
	if (fm == FIFO_MODE)
 8005466:	2801      	cmp	r0, #1
 8005468:	d12d      	bne.n	80054c6 <FIFOModeEnable+0x10e>
		if (!ReadReg(ACC_I2C_ADDRESS, CTRL_REG5_A, &value))
 800546a:	f10d 0207 	add.w	r2, sp, #7
 800546e:	2124      	movs	r1, #36	; 0x24
 8005470:	2033      	movs	r0, #51	; 0x33
 8005472:	f7ff fe6b 	bl	800514c <ReadReg>
 8005476:	2800      	cmp	r0, #0
 8005478:	d0a8      	beq.n	80053cc <FIFOModeEnable+0x14>
		value &= 0xBF;
 800547a:	f89d 2007 	ldrb.w	r2, [sp, #7]
	return i2cWrite(deviceAddress, WriteAddr, Data);
 800547e:	2124      	movs	r1, #36	; 0x24
		value &= 0xBF;
 8005480:	f022 0240 	bic.w	r2, r2, #64	; 0x40
		value |= MEMS_SET << FIFO_EN;
 8005484:	f042 0240 	orr.w	r2, r2, #64	; 0x40
	return i2cWrite(deviceAddress, WriteAddr, Data);
 8005488:	2033      	movs	r0, #51	; 0x33
		value |= MEMS_SET << FIFO_EN;
 800548a:	f88d 2007 	strb.w	r2, [sp, #7]
	return i2cWrite(deviceAddress, WriteAddr, Data);
 800548e:	f7ff fde9 	bl	8005064 <i2cWrite>
		if (!WriteReg(ACC_I2C_ADDRESS, CTRL_REG5_A, value)) //fifo enable
 8005492:	2800      	cmp	r0, #0
 8005494:	d09a      	beq.n	80053cc <FIFOModeEnable+0x14>
		if (!ReadReg(ACC_I2C_ADDRESS, FIFO_CTRL_REG_A, &value))
 8005496:	f10d 0207 	add.w	r2, sp, #7
 800549a:	212e      	movs	r1, #46	; 0x2e
 800549c:	2033      	movs	r0, #51	; 0x33
 800549e:	f7ff fe55 	bl	800514c <ReadReg>
 80054a2:	2800      	cmp	r0, #0
 80054a4:	d092      	beq.n	80053cc <FIFOModeEnable+0x14>
		value &= 0x1f;
 80054a6:	f89d 2007 	ldrb.w	r2, [sp, #7]
 80054aa:	f002 021f 	and.w	r2, r2, #31
		value |= (fm << FM); //fifo mode configuration
 80054ae:	f042 0240 	orr.w	r2, r2, #64	; 0x40
	return i2cWrite(deviceAddress, WriteAddr, Data);
 80054b2:	212e      	movs	r1, #46	; 0x2e
 80054b4:	2033      	movs	r0, #51	; 0x33
		value |= (fm << FM); //fifo mode configuration
 80054b6:	f88d 2007 	strb.w	r2, [sp, #7]
	return i2cWrite(deviceAddress, WriteAddr, Data);
 80054ba:	f7ff fdd3 	bl	8005064 <i2cWrite>
			return MEMS_ERROR;
 80054be:	3000      	adds	r0, #0
 80054c0:	bf18      	it	ne
 80054c2:	2001      	movne	r0, #1
 80054c4:	e783      	b.n	80053ce <FIFOModeEnable+0x16>
	if (fm == FIFO_STREAM_MODE)
 80054c6:	2802      	cmp	r0, #2
 80054c8:	d127      	bne.n	800551a <FIFOModeEnable+0x162>
		if (!ReadReg(ACC_I2C_ADDRESS, CTRL_REG5_A, &value))
 80054ca:	f10d 0207 	add.w	r2, sp, #7
 80054ce:	2124      	movs	r1, #36	; 0x24
 80054d0:	2033      	movs	r0, #51	; 0x33
 80054d2:	f7ff fe3b 	bl	800514c <ReadReg>
 80054d6:	2800      	cmp	r0, #0
 80054d8:	f43f af78 	beq.w	80053cc <FIFOModeEnable+0x14>
		value &= 0xBF;
 80054dc:	f89d 2007 	ldrb.w	r2, [sp, #7]
	return i2cWrite(deviceAddress, WriteAddr, Data);
 80054e0:	2124      	movs	r1, #36	; 0x24
		value &= 0xBF;
 80054e2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
		value |= MEMS_SET << FIFO_EN;
 80054e6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
	return i2cWrite(deviceAddress, WriteAddr, Data);
 80054ea:	2033      	movs	r0, #51	; 0x33
		value |= MEMS_SET << FIFO_EN;
 80054ec:	f88d 2007 	strb.w	r2, [sp, #7]
	return i2cWrite(deviceAddress, WriteAddr, Data);
 80054f0:	f7ff fdb8 	bl	8005064 <i2cWrite>
		if (!WriteReg(ACC_I2C_ADDRESS, CTRL_REG5_A, value)) //fifo enable
 80054f4:	2800      	cmp	r0, #0
 80054f6:	f43f af69 	beq.w	80053cc <FIFOModeEnable+0x14>
		if (!ReadReg(ACC_I2C_ADDRESS, FIFO_CTRL_REG_A, &value))
 80054fa:	f10d 0207 	add.w	r2, sp, #7
 80054fe:	212e      	movs	r1, #46	; 0x2e
 8005500:	2033      	movs	r0, #51	; 0x33
 8005502:	f7ff fe23 	bl	800514c <ReadReg>
 8005506:	2800      	cmp	r0, #0
 8005508:	f43f af60 	beq.w	80053cc <FIFOModeEnable+0x14>
		value &= 0x1f;
 800550c:	f89d 2007 	ldrb.w	r2, [sp, #7]
 8005510:	f002 021f 	and.w	r2, r2, #31
		value |= (fm << FM); //fifo mode configuration
 8005514:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8005518:	e7cb      	b.n	80054b2 <FIFOModeEnable+0xfa>
	if (fm == FIFO_TRIGGER_MODE)
 800551a:	2803      	cmp	r0, #3
 800551c:	f47f af7a 	bne.w	8005414 <FIFOModeEnable+0x5c>
		if (!ReadReg(ACC_I2C_ADDRESS, CTRL_REG5_A, &value))
 8005520:	f10d 0207 	add.w	r2, sp, #7
 8005524:	2124      	movs	r1, #36	; 0x24
 8005526:	2033      	movs	r0, #51	; 0x33
 8005528:	f7ff fe10 	bl	800514c <ReadReg>
 800552c:	2800      	cmp	r0, #0
 800552e:	f43f af4d 	beq.w	80053cc <FIFOModeEnable+0x14>
		value &= 0xBF;
 8005532:	f89d 2007 	ldrb.w	r2, [sp, #7]
	return i2cWrite(deviceAddress, WriteAddr, Data);
 8005536:	2124      	movs	r1, #36	; 0x24
		value &= 0xBF;
 8005538:	f022 0240 	bic.w	r2, r2, #64	; 0x40
		value |= MEMS_SET << FIFO_EN;
 800553c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
	return i2cWrite(deviceAddress, WriteAddr, Data);
 8005540:	2033      	movs	r0, #51	; 0x33
		value |= MEMS_SET << FIFO_EN;
 8005542:	f88d 2007 	strb.w	r2, [sp, #7]
	return i2cWrite(deviceAddress, WriteAddr, Data);
 8005546:	f7ff fd8d 	bl	8005064 <i2cWrite>
		if (!WriteReg(ACC_I2C_ADDRESS, CTRL_REG5_A, value)) //fifo enable
 800554a:	2800      	cmp	r0, #0
 800554c:	f43f af3e 	beq.w	80053cc <FIFOModeEnable+0x14>
		if (!ReadReg(ACC_I2C_ADDRESS, FIFO_CTRL_REG_A, &value))
 8005550:	f10d 0207 	add.w	r2, sp, #7
 8005554:	212e      	movs	r1, #46	; 0x2e
 8005556:	2033      	movs	r0, #51	; 0x33
 8005558:	f7ff fdf8 	bl	800514c <ReadReg>
 800555c:	2800      	cmp	r0, #0
 800555e:	f43f af35 	beq.w	80053cc <FIFOModeEnable+0x14>
		value &= 0x1f;
 8005562:	f89d 2007 	ldrb.w	r2, [sp, #7]
 8005566:	f002 021f 	and.w	r2, r2, #31
		value |= (fm << FM); //fifo mode configuration
 800556a:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 800556e:	e7a0      	b.n	80054b2 <FIFOModeEnable+0xfa>

08005570 <lsm303dlhcConfig>:
{
 8005570:	b508      	push	{r3, lr}
   	SetODR(ODR_400Hz);
 8005572:	2007      	movs	r0, #7
 8005574:	f7ff fdee 	bl	8005154 <SetODR>
   	SetODR_M(ODR_30Hz_M);
 8005578:	2005      	movs	r0, #5
 800557a:	f7ff fe0b 	bl	8005194 <SetODR_M>
   	SetMode(NORMAL);
 800557e:	2002      	movs	r0, #2
 8005580:	f7ff fe86 	bl	8005290 <SetMode>
   	SetModeMag(CONTINUOUS_MODE);
 8005584:	2000      	movs	r0, #0
 8005586:	f7ff fe51 	bl	800522c <SetModeMag>
   	SetFullScale(FULLSCALE_8);
 800558a:	2002      	movs	r0, #2
 800558c:	f7ff fef9 	bl	8005382 <SetFullScale>
   	SetGainMag(GAIN_1100_M);
 8005590:	2001      	movs	r0, #1
 8005592:	f7ff fe35 	bl	8005200 <SetGainMag>
   	FIFOModeEnable(FIFO_DISABLE);
 8005596:	2004      	movs	r0, #4
 8005598:	f7ff ff0e 	bl	80053b8 <FIFOModeEnable>
   	SetAxis(X_ENABLE | Y_ENABLE | Z_ENABLE);
 800559c:	2007      	movs	r0, #7
 800559e:	f7ff fed5 	bl	800534c <SetAxis>
}
 80055a2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
   	SetTemperature(MEMS_ENABLE);
 80055a6:	2001      	movs	r0, #1
 80055a8:	f7ff be0f 	b.w	80051ca <SetTemperature>

080055ac <lsm303dlhcReadAcc>:
	return MEMS_SUCCESS;
}

// Read 3 accel values into user-provided buffer. No overrun checking is done.
void lsm303dlhcReadAcc(int16_t *accData)
{
 80055ac:	b513      	push	{r0, r1, r4, lr}
    uint8_t buf[6];
    i2cRead(ACC_I2C_ADDRESS, OUT_X_L_A | 0x80, 6, buf);
 80055ae:	2206      	movs	r2, #6
{
 80055b0:	4604      	mov	r4, r0
    i2cRead(ACC_I2C_ADDRESS, OUT_X_L_A | 0x80, 6, buf);
 80055b2:	466b      	mov	r3, sp
 80055b4:	21a8      	movs	r1, #168	; 0xa8
 80055b6:	2033      	movs	r0, #51	; 0x33
 80055b8:	f7ff fd3c 	bl	8005034 <i2cRead>
    accData[1] = -(int16_t)((buf[1] << 8) | buf[0]) / 16;	// X_H, X_L
 80055bc:	2110      	movs	r1, #16
 80055be:	f89d 2001 	ldrb.w	r2, [sp, #1]
 80055c2:	f89d 3000 	ldrb.w	r3, [sp]
 80055c6:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80055ca:	b21b      	sxth	r3, r3
 80055cc:	fb93 f3f1 	sdiv	r3, r3, r1
 80055d0:	425b      	negs	r3, r3
 80055d2:	8063      	strh	r3, [r4, #2]
    accData[0] =  (int16_t)((buf[3] << 8) | buf[2]) / 16;	// Y_H, Y_L
 80055d4:	f89d 2002 	ldrb.w	r2, [sp, #2]
 80055d8:	f89d 3003 	ldrb.w	r3, [sp, #3]
 80055dc:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 80055e0:	b212      	sxth	r2, r2
 80055e2:	fb92 f2f1 	sdiv	r2, r2, r1
    accData[2] =  (int16_t)((buf[5] << 8) | buf[4]) / 16;	// Z_H, Z_L
 80055e6:	f89d 3004 	ldrb.w	r3, [sp, #4]
    accData[0] =  (int16_t)((buf[3] << 8) | buf[2]) / 16;	// Y_H, Y_L
 80055ea:	8022      	strh	r2, [r4, #0]
    accData[2] =  (int16_t)((buf[5] << 8) | buf[4]) / 16;	// Z_H, Z_L
 80055ec:	f89d 2005 	ldrb.w	r2, [sp, #5]
 80055f0:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80055f4:	b21b      	sxth	r3, r3
 80055f6:	fb93 f3f1 	sdiv	r3, r3, r1
 80055fa:	80a3      	strh	r3, [r4, #4]
}
 80055fc:	b002      	add	sp, #8
 80055fe:	bd10      	pop	{r4, pc}

08005600 <DebugTask>:

    vTaskDelete(NULL);
}

void DebugTask (void *pvParameters)
{
 8005600:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int16_t Angle;

    while(1)
    {
    	NByte = 0;
    	Angle = (int16_t)pAngle;
 8005604:	f8df 806c 	ldr.w	r8, [pc, #108]	; 8005674 <DebugTask+0x74>
    	AccAngle = (int16_t)AccSensor.Angle[Y];
 8005608:	4f18      	ldr	r7, [pc, #96]	; (800566c <DebugTask+0x6c>)
    	GyroAngle = (int16_t)GyroAngleX;
 800560a:	4e19      	ldr	r6, [pc, #100]	; (8005670 <DebugTask+0x70>)
{
 800560c:	b08e      	sub	sp, #56	; 0x38
    	Angle = (int16_t)pAngle;
 800560e:	f8d8 0000 	ldr.w	r0, [r8]
 8005612:	f7fb fd31 	bl	8001078 <__aeabi_f2iz>
 8005616:	b205      	sxth	r5, r0
    	AccAngle = (int16_t)AccSensor.Angle[Y];
 8005618:	6c38      	ldr	r0, [r7, #64]	; 0x40
 800561a:	f7fb fd2d 	bl	8001078 <__aeabi_f2iz>
 800561e:	b204      	sxth	r4, r0
    	GyroAngle = (int16_t)GyroAngleX;
 8005620:	6830      	ldr	r0, [r6, #0]
 8005622:	f7fb fd29 	bl	8001078 <__aeabi_f2iz>

    	TxData[NByte++] = 0x12;
 8005626:	2312      	movs	r3, #18
 8005628:	f88d 3004 	strb.w	r3, [sp, #4]
    	TxData[NByte++] = Angle & 0xFF;
    	TxData[NByte++] = Angle >> 8;
    	TxData[NByte++] = 0x10;
 800562c:	2310      	movs	r3, #16
 800562e:	f88d 3007 	strb.w	r3, [sp, #7]
    	TxData[NByte++] = AccAngle & 0xFF;
    	TxData[NByte++] = AccAngle >> 8;
    	TxData[NByte++] = 0x10;
 8005632:	f88d 300a 	strb.w	r3, [sp, #10]
    	TxData[NByte++] = GyroAngle & 0xFF;
    	TxData[NByte++] = GyroAngle >> 8;
    	TxData[NByte++] = 0x13;
 8005636:	2313      	movs	r3, #19
    	GyroAngle = (int16_t)GyroAngleX;
 8005638:	b200      	sxth	r0, r0
    	TxData[NByte++] = GyroAngle & 0xFF;
 800563a:	f88d 000b 	strb.w	r0, [sp, #11]
    	TxData[NByte++] = GyroAngle >> 8;
 800563e:	1200      	asrs	r0, r0, #8
    	TxData[NByte++] = Angle & 0xFF;
 8005640:	f88d 5005 	strb.w	r5, [sp, #5]
    	TxData[NByte++] = AccAngle & 0xFF;
 8005644:	f88d 4008 	strb.w	r4, [sp, #8]
    	TxData[NByte++] = GyroAngle >> 8;
 8005648:	f88d 000c 	strb.w	r0, [sp, #12]
    	TxData[NByte++] = Angle >> 8;
 800564c:	122d      	asrs	r5, r5, #8
    	TxData[NByte++] = AccAngle >> 8;
 800564e:	1224      	asrs	r4, r4, #8

    	CDC_Transmit_FS(TxData, NByte);
 8005650:	210a      	movs	r1, #10
 8005652:	a801      	add	r0, sp, #4
    	TxData[NByte++] = Angle >> 8;
 8005654:	f88d 5006 	strb.w	r5, [sp, #6]
    	TxData[NByte++] = AccAngle >> 8;
 8005658:	f88d 4009 	strb.w	r4, [sp, #9]
    	TxData[NByte++] = 0x13;
 800565c:	f88d 300d 	strb.w	r3, [sp, #13]
    	CDC_Transmit_FS(TxData, NByte);
 8005660:	f000 fb0c 	bl	8005c7c <CDC_Transmit_FS>

    	vTaskDelay(150);
 8005664:	2096      	movs	r0, #150	; 0x96
 8005666:	f7ff fb2d 	bl	8004cc4 <vTaskDelay>
 800566a:	e7d0      	b.n	800560e <DebugTask+0xe>
 800566c:	20002dfc 	.word	0x20002dfc
 8005670:	20002ae0 	.word	0x20002ae0
 8005674:	20002ae8 	.word	0x20002ae8

08005678 <main>:
	/* Terminate initTask */
	vTaskDelete(NULL);
}

int main(void)
{
 8005678:	b51f      	push	{r0, r1, r2, r3, r4, lr}
//
//	/* Enable all interrupts */
//	__set_PRIMASK(0);

	//		   Task_func		       Task_name   Stack	    Param  Prio			   Handler
	xTaskCreate(initTask, (signed char *) "Init",  128, (void *) NULL, 2, (xTaskHandle *) NULL);
 800567a:	2300      	movs	r3, #0
 800567c:	2202      	movs	r2, #2
 800567e:	9303      	str	r3, [sp, #12]
 8005680:	9302      	str	r3, [sp, #8]
 8005682:	9301      	str	r3, [sp, #4]
 8005684:	9200      	str	r2, [sp, #0]
 8005686:	4904      	ldr	r1, [pc, #16]	; (8005698 <main+0x20>)
 8005688:	2280      	movs	r2, #128	; 0x80
 800568a:	4804      	ldr	r0, [pc, #16]	; (800569c <main+0x24>)
 800568c:	f7ff f850 	bl	8004730 <xTaskGenericCreate>

	/*  ,      . */
	vTaskStartScheduler();
 8005690:	f7ff f980 	bl	8004994 <vTaskStartScheduler>
 8005694:	e7fe      	b.n	8005694 <main+0x1c>
 8005696:	bf00      	nop
 8005698:	08006532 	.word	0x08006532
 800569c:	0800574d 	.word	0x0800574d

080056a0 <Error_Handler>:
  * @brief  This function is executed in case of error occurrence.
  * @param  None
  * @retval None
  */
void Error_Handler(void)
{
 80056a0:	b508      	push	{r3, lr}
  /* USER CODE BEGIN Error_Handler */
  static uint32_t delay = 0;
  /* User can add his own implementation to report the HAL error return state */
  while(1) 
  {
	  for(delay = 0; delay < 1000000; delay++)
 80056a2:	4c07      	ldr	r4, [pc, #28]	; (80056c0 <Error_Handler+0x20>)
 80056a4:	4e07      	ldr	r6, [pc, #28]	; (80056c4 <Error_Handler+0x24>)
		  continue;

	  HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 80056a6:	4d08      	ldr	r5, [pc, #32]	; (80056c8 <Error_Handler+0x28>)
{
 80056a8:	2300      	movs	r3, #0
	  for(delay = 0; delay < 1000000; delay++)
 80056aa:	3301      	adds	r3, #1
 80056ac:	42a3      	cmp	r3, r4
 80056ae:	d1fc      	bne.n	80056aa <Error_Handler+0xa>
	  HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 80056b0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80056b4:	4628      	mov	r0, r5
 80056b6:	6034      	str	r4, [r6, #0]
 80056b8:	f7fc f8f7 	bl	80018aa <HAL_GPIO_TogglePin>
	  for(delay = 0; delay < 1000000; delay++)
 80056bc:	e7f4      	b.n	80056a8 <Error_Handler+0x8>
 80056be:	bf00      	nop
 80056c0:	000f4240 	.word	0x000f4240
 80056c4:	20002adc 	.word	0x20002adc
 80056c8:	40011000 	.word	0x40011000

080056cc <SystemClock_Config>:
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80056cc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
{
 80056d0:	b530      	push	{r4, r5, lr}
 80056d2:	b097      	sub	sp, #92	; 0x5c
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80056d4:	2201      	movs	r2, #1
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80056d6:	930d      	str	r3, [sp, #52]	; 0x34
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80056d8:	2100      	movs	r1, #0
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80056da:	2402      	movs	r4, #2
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80056dc:	9314      	str	r3, [sp, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80056de:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80056e2:	a80c      	add	r0, sp, #48	; 0x30
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80056e4:	920c      	str	r2, [sp, #48]	; 0x30
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80056e6:	910e      	str	r1, [sp, #56]	; 0x38
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80056e8:	9210      	str	r2, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80056ea:	9413      	str	r4, [sp, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80056ec:	9315      	str	r3, [sp, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80056ee:	f7fd f83f 	bl	8002770 <HAL_RCC_OscConfig>
 80056f2:	b108      	cbz	r0, 80056f8 <SystemClock_Config+0x2c>
    Error_Handler();
 80056f4:	f7ff ffd4 	bl	80056a0 <Error_Handler>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80056f8:	250f      	movs	r5, #15
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80056fa:	f44f 6380 	mov.w	r3, #1024	; 0x400
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80056fe:	9003      	str	r0, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8005700:	9005      	str	r0, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8005702:	4621      	mov	r1, r4
 8005704:	a801      	add	r0, sp, #4
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8005706:	9501      	str	r5, [sp, #4]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8005708:	9402      	str	r4, [sp, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800570a:	9304      	str	r3, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800570c:	f7fd fad2 	bl	8002cb4 <HAL_RCC_ClockConfig>
 8005710:	2800      	cmp	r0, #0
 8005712:	d1ef      	bne.n	80056f4 <SystemClock_Config+0x28>
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8005714:	2310      	movs	r3, #16
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL_DIV1_5;
 8005716:	900b      	str	r0, [sp, #44]	; 0x2c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005718:	a806      	add	r0, sp, #24
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800571a:	9306      	str	r3, [sp, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800571c:	f7fd fb9c 	bl	8002e58 <HAL_RCCEx_PeriphCLKConfig>
 8005720:	4604      	mov	r4, r0
 8005722:	2800      	cmp	r0, #0
 8005724:	d1e6      	bne.n	80056f4 <SystemClock_Config+0x28>
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8005726:	f7fd fb79 	bl	8002e1c <HAL_RCC_GetHCLKFreq>
 800572a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800572e:	fbb0 f0f3 	udiv	r0, r0, r3
 8005732:	f7fb fd7f 	bl	8001234 <HAL_SYSTICK_Config>
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8005736:	2004      	movs	r0, #4
 8005738:	f7fb fd92 	bl	8001260 <HAL_SYSTICK_CLKSourceConfig>
  HAL_NVIC_SetPriority(SysTick_IRQn, 15, 0);
 800573c:	4622      	mov	r2, r4
 800573e:	4629      	mov	r1, r5
 8005740:	f04f 30ff 	mov.w	r0, #4294967295
 8005744:	f7fb fd36 	bl	80011b4 <HAL_NVIC_SetPriority>
}
 8005748:	b017      	add	sp, #92	; 0x5c
 800574a:	bd30      	pop	{r4, r5, pc}

0800574c <initTask>:
{
 800574c:	b5f0      	push	{r4, r5, r6, r7, lr}
	periodBlink = 100;
 800574e:	2564      	movs	r5, #100	; 0x64
{
 8005750:	b08f      	sub	sp, #60	; 0x3c
	__HAL_RCC_I2C2_CLK_ENABLE();
 8005752:	4c3f      	ldr	r4, [pc, #252]	; (8005850 <initTask+0x104>)
	HAL_Init();
 8005754:	f7fb fcee 	bl	8001134 <HAL_Init>
	periodBlink = 100;
 8005758:	4b3e      	ldr	r3, [pc, #248]	; (8005854 <initTask+0x108>)
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800575a:	2701      	movs	r7, #1
	periodBlink = 100;
 800575c:	601d      	str	r5, [r3, #0]
	SystemClock_Config();
 800575e:	f7ff ffb5 	bl	80056cc <SystemClock_Config>
	__HAL_RCC_I2C2_CLK_ENABLE();
 8005762:	69e3      	ldr	r3, [r4, #28]
	vTaskDelay(100);
 8005764:	4628      	mov	r0, r5
	__HAL_RCC_I2C2_CLK_ENABLE();
 8005766:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800576a:	61e3      	str	r3, [r4, #28]
 800576c:	69e3      	ldr	r3, [r4, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800576e:	2602      	movs	r6, #2
	__HAL_RCC_I2C2_CLK_ENABLE();
 8005770:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005774:	9305      	str	r3, [sp, #20]
 8005776:	9b05      	ldr	r3, [sp, #20]
	vTaskDelay(100);
 8005778:	f7ff faa4 	bl	8004cc4 <vTaskDelay>
	__HAL_RCC_I2C2_FORCE_RESET();
 800577c:	6923      	ldr	r3, [r4, #16]
	vTaskDelay(100);
 800577e:	4628      	mov	r0, r5
	__HAL_RCC_I2C2_FORCE_RESET();
 8005780:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8005784:	6123      	str	r3, [r4, #16]
	vTaskDelay(100);
 8005786:	f7ff fa9d 	bl	8004cc4 <vTaskDelay>
	__HAL_RCC_I2C2_RELEASE_RESET();
 800578a:	6923      	ldr	r3, [r4, #16]
	vTaskDelay(100);
 800578c:	4628      	mov	r0, r5
	__HAL_RCC_I2C2_RELEASE_RESET();
 800578e:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8005792:	6123      	str	r3, [r4, #16]
	vTaskDelay(100);
 8005794:	f7ff fa96 	bl	8004cc4 <vTaskDelay>
	vTaskDelay(1000);
 8005798:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800579c:	f7ff fa92 	bl	8004cc4 <vTaskDelay>
	sysclock = HAL_RCC_GetSysClockFreq();
 80057a0:	f7fd fa3e 	bl	8002c20 <HAL_RCC_GetSysClockFreq>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80057a4:	69a3      	ldr	r3, [r4, #24]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_14, GPIO_PIN_RESET);
 80057a6:	2200      	movs	r2, #0
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80057a8:	f043 0310 	orr.w	r3, r3, #16
 80057ac:	61a3      	str	r3, [r4, #24]
 80057ae:	69a3      	ldr	r3, [r4, #24]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_14, GPIO_PIN_RESET);
 80057b0:	f44f 41c0 	mov.w	r1, #24576	; 0x6000
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80057b4:	f003 0310 	and.w	r3, r3, #16
 80057b8:	9306      	str	r3, [sp, #24]
 80057ba:	9b06      	ldr	r3, [sp, #24]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80057bc:	69a3      	ldr	r3, [r4, #24]
 80057be:	f043 0320 	orr.w	r3, r3, #32
 80057c2:	61a3      	str	r3, [r4, #24]
 80057c4:	69a3      	ldr	r3, [r4, #24]
 80057c6:	f003 0320 	and.w	r3, r3, #32
 80057ca:	9307      	str	r3, [sp, #28]
 80057cc:	9b07      	ldr	r3, [sp, #28]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80057ce:	69a3      	ldr	r3, [r4, #24]
 80057d0:	f043 0304 	orr.w	r3, r3, #4
 80057d4:	61a3      	str	r3, [r4, #24]
 80057d6:	69a3      	ldr	r3, [r4, #24]
 80057d8:	f003 0304 	and.w	r3, r3, #4
 80057dc:	9308      	str	r3, [sp, #32]
 80057de:	9b08      	ldr	r3, [sp, #32]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80057e0:	69a3      	ldr	r3, [r4, #24]
 80057e2:	f043 0308 	orr.w	r3, r3, #8
 80057e6:	61a3      	str	r3, [r4, #24]
 80057e8:	69a3      	ldr	r3, [r4, #24]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_14, GPIO_PIN_RESET);
 80057ea:	f5a4 3480 	sub.w	r4, r4, #65536	; 0x10000
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80057ee:	f003 0308 	and.w	r3, r3, #8
 80057f2:	9309      	str	r3, [sp, #36]	; 0x24
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_14, GPIO_PIN_RESET);
 80057f4:	4620      	mov	r0, r4
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80057f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_14, GPIO_PIN_RESET);
 80057f8:	f7fc f852 	bl	80018a0 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 80057fc:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005800:	4620      	mov	r0, r4
	xTaskCreate(	SensorTask,"sensor",
 8005802:	2400      	movs	r4, #0
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005804:	a90a      	add	r1, sp, #40	; 0x28
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 8005806:	930a      	str	r3, [sp, #40]	; 0x28
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005808:	970b      	str	r7, [sp, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800580a:	960d      	str	r6, [sp, #52]	; 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800580c:	f7fb ff5c 	bl	80016c8 <HAL_GPIO_Init>
	MX_I2C2_Init();
 8005810:	f7ff fbf0 	bl	8004ff4 <MX_I2C2_Init>
	MX_USB_DEVICE_Init();
 8005814:	f000 f9d8 	bl	8005bc8 <MX_USB_DEVICE_Init>
	SensInit();
 8005818:	f000 f826 	bl	8005868 <SensInit>
	xTaskCreate(	SensorTask,"sensor",
 800581c:	4623      	mov	r3, r4
 800581e:	9403      	str	r4, [sp, #12]
 8005820:	9402      	str	r4, [sp, #8]
 8005822:	9401      	str	r4, [sp, #4]
 8005824:	9700      	str	r7, [sp, #0]
 8005826:	f44f 7280 	mov.w	r2, #256	; 0x100
 800582a:	490b      	ldr	r1, [pc, #44]	; (8005858 <initTask+0x10c>)
 800582c:	480b      	ldr	r0, [pc, #44]	; (800585c <initTask+0x110>)
 800582e:	f7fe ff7f 	bl	8004730 <xTaskGenericCreate>
	xTaskCreate(	DebugTask,"debug",
 8005832:	4623      	mov	r3, r4
 8005834:	462a      	mov	r2, r5
 8005836:	490a      	ldr	r1, [pc, #40]	; (8005860 <initTask+0x114>)
 8005838:	9403      	str	r4, [sp, #12]
 800583a:	9402      	str	r4, [sp, #8]
 800583c:	9401      	str	r4, [sp, #4]
 800583e:	9600      	str	r6, [sp, #0]
 8005840:	4808      	ldr	r0, [pc, #32]	; (8005864 <initTask+0x118>)
 8005842:	f7fe ff75 	bl	8004730 <xTaskGenericCreate>
	vTaskDelete(NULL);
 8005846:	4620      	mov	r0, r4
 8005848:	f7ff f84c 	bl	80048e4 <vTaskDelete>
}
 800584c:	b00f      	add	sp, #60	; 0x3c
 800584e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005850:	40021000 	.word	0x40021000
 8005854:	20002df8 	.word	0x20002df8
 8005858:	08006525 	.word	0x08006525
 800585c:	08005879 	.word	0x08005879
 8005860:	0800652c 	.word	0x0800652c
 8005864:	08005601 	.word	0x08005601

08005868 <SensInit>:
*  description:       
*  parameters:     void
*  on return:      void
*************************************************************/
void SensInit(void)
{
 8005868:	b508      	push	{r3, lr}
	uint8_t error = 0;

	if (!l3gd20Detect())   //  
 800586a:	f7ff fc2b 	bl	80050c4 <l3gd20Detect>
		// failureMode(3); // if this fails, we get a beep + blink pattern. we're doomed, no gyro or i2c error.
		error = 1;
	}

	lsm303dlhcConfig();    //    
}
 800586e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	lsm303dlhcConfig();    //    
 8005872:	f7ff be7d 	b.w	8005570 <lsm303dlhcConfig>
	...

08005878 <SensorTask>:
//******************************************************************************
//     
//******************************************************************************

portTASK_FUNCTION_PROTO(SensorTask, pvParameters)
{
 8005878:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
			GyroSensor.Temp = -7.87 * t + 332.3; // Convert to 0.1 degrees of Celcius
 800587c:	f20f 19c8 	addw	r9, pc, #456	; 0x1c8
 8005880:	e9d9 8900 	ldrd	r8, r9, [r9]
	portTickType xLastWakeTime;
	const float FK = 0.1;
	                                         /* Sensors already initialized in main.c */

	xLastWakeTime = xTaskGetTickCount();     // Initialise the xLastWakeTime variable with the current time.
 8005884:	f7ff f8c0 	bl	8004a08 <xTaskGetTickCount>
	GyroSensor.DataDeg[X] = (float)gyro[X] * 0.07f;    // Gyro FS=2000 dps, Sensitivity = 70 mdps/lsb (L3GD20);
 8005888:	4c79      	ldr	r4, [pc, #484]	; (8005a70 <SensorTask+0x1f8>)
	xLastWakeTime = xTaskGetTickCount();     // Initialise the xLastWakeTime variable with the current time.
 800588a:	9001      	str	r0, [sp, #4]
	l3gd20Read(gyro);
 800588c:	a802      	add	r0, sp, #8
 800588e:	f7ff fc2d 	bl	80050ec <l3gd20Read>
	GyroSensor.DataDeg[X] = (float)gyro[X] * 0.07f;    // Gyro FS=2000 dps, Sensitivity = 70 mdps/lsb (L3GD20);
 8005892:	f9bd 5008 	ldrsh.w	r5, [sp, #8]
 8005896:	f8df a1fc 	ldr.w	sl, [pc, #508]	; 8005a94 <SensorTask+0x21c>
 800589a:	4628      	mov	r0, r5
 800589c:	f7fb fa48 	bl	8000d30 <__aeabi_i2f>
 80058a0:	4621      	mov	r1, r4
 80058a2:	f7fb fa99 	bl	8000dd8 <__aeabi_fmul>
 80058a6:	f8ca 000c 	str.w	r0, [sl, #12]
	GyroSensor.DataDeg[Y] = (float)gyro[Y] * 0.07f;
 80058aa:	f9bd 000a 	ldrsh.w	r0, [sp, #10]
 80058ae:	f7fb fa3f 	bl	8000d30 <__aeabi_i2f>
 80058b2:	4621      	mov	r1, r4
 80058b4:	f7fb fa90 	bl	8000dd8 <__aeabi_fmul>
 80058b8:	f8ca 0010 	str.w	r0, [sl, #16]
	GyroSensor.DataDeg[Z] = (float)gyro[Z] * 0.07f;
 80058bc:	f9bd 000c 	ldrsh.w	r0, [sp, #12]
 80058c0:	f7fb fa36 	bl	8000d30 <__aeabi_i2f>
 80058c4:	4621      	mov	r1, r4
 80058c6:	f7fb fa87 	bl	8000dd8 <__aeabi_fmul>
	if((gyro[0] & 0x8000) == 0)
 80058ca:	2d00      	cmp	r5, #0
		gyro[X] &= 0x7FFF;
 80058cc:	bfbe      	ittt	lt
 80058ce:	f3c5 050e 	ubfxlt	r5, r5, #0, #15
		gyro[X] = 0x8000 - gyro[0];
 80058d2:	f5c5 4500 	rsblt	r5, r5, #32768	; 0x8000
 80058d6:	f8ad 5008 	strhlt.w	r5, [sp, #8]
	if(abs(gyro[X]) < 0x0A)
 80058da:	f8bd 3008 	ldrh.w	r3, [sp, #8]
		xSign = 1;
 80058de:	bfb8      	it	lt
 80058e0:	2201      	movlt	r2, #1
	if(abs(gyro[X]) < 0x0A)
 80058e2:	f103 0309 	add.w	r3, r3, #9
 80058e6:	b29b      	uxth	r3, r3
		xSign = 0;
 80058e8:	bfa8      	it	ge
 80058ea:	2200      	movge	r2, #0
	if(abs(gyro[X]) < 0x0A)
 80058ec:	2b12      	cmp	r3, #18
		gyro[X] = 0;
 80058ee:	bf9c      	itt	ls
 80058f0:	2300      	movls	r3, #0
 80058f2:	f8ad 3008 	strhls.w	r3, [sp, #8]
	GyroSensor.DataDeg[Z] = (float)gyro[Z] * 0.07f;
 80058f6:	f8ca 0014 	str.w	r0, [sl, #20]
 80058fa:	f9bd 0008 	ldrsh.w	r0, [sp, #8]
	if(xSign == 0)
 80058fe:	2a00      	cmp	r2, #0
 8005900:	d16a      	bne.n	80059d8 <SensorTask+0x160>
		GyroSensor.Angle[X] = (float)gyro[X] * 0.07f;
 8005902:	f7fb fa15 	bl	8000d30 <__aeabi_i2f>
		GyroSensor.Angle[X] = (-1) * (float)gyro[X] * 0.07f;
 8005906:	4621      	mov	r1, r4
 8005908:	f7fb fa66 	bl	8000dd8 <__aeabi_fmul>
	if (temp_counter++ == 50)
 800590c:	4b59      	ldr	r3, [pc, #356]	; (8005a74 <SensorTask+0x1fc>)
		GyroSensor.Angle[X] = (-1) * (float)gyro[X] * 0.07f;
 800590e:	f8ca 003c 	str.w	r0, [sl, #60]	; 0x3c
	if (temp_counter++ == 50)
 8005912:	7819      	ldrb	r1, [r3, #0]
 8005914:	1c4a      	adds	r2, r1, #1
 8005916:	2932      	cmp	r1, #50	; 0x32
 8005918:	b2d2      	uxtb	r2, r2
 800591a:	d062      	beq.n	80059e2 <SensorTask+0x16a>
 800591c:	701a      	strb	r2, [r3, #0]
	lsm303dlhcReadAcc(accel);
 800591e:	a802      	add	r0, sp, #8
 8005920:	f7ff fe44 	bl	80055ac <lsm303dlhcReadAcc>
	AccSensor.Angle[Y] = (-1.0f) * atan2((float)accel[Z], (float)accel[X]) * RAD_TO_DEG + 90.0f; //    
 8005924:	f9bd 0008 	ldrsh.w	r0, [sp, #8]
 8005928:	f7fb fa02 	bl	8000d30 <__aeabi_i2f>
 800592c:	f7fa fde0 	bl	80004f0 <__aeabi_f2d>
 8005930:	460f      	mov	r7, r1
 8005932:	4606      	mov	r6, r0
 8005934:	f9bd 000c 	ldrsh.w	r0, [sp, #12]
 8005938:	f7fb f9fa 	bl	8000d30 <__aeabi_i2f>
 800593c:	f7fa fdd8 	bl	80004f0 <__aeabi_f2d>
 8005940:	463b      	mov	r3, r7
 8005942:	4632      	mov	r2, r6
 8005944:	f000 fb61 	bl	800600a <atan2>
 8005948:	a341      	add	r3, pc, #260	; (adr r3, 8005a50 <SensorTask+0x1d8>)
 800594a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800594e:	f101 4700 	add.w	r7, r1, #2147483648	; 0x80000000
 8005952:	4639      	mov	r1, r7
 8005954:	f7fa fe20 	bl	8000598 <__aeabi_dmul>
 8005958:	2200      	movs	r2, #0
 800595a:	4b47      	ldr	r3, [pc, #284]	; (8005a78 <SensorTask+0x200>)
 800595c:	f7fa fc6a 	bl	8000234 <__adddf3>
 8005960:	f7fb f8dc 	bl	8000b1c <__aeabi_d2f>
    if (TempCounter++ == 50)
 8005964:	4b45      	ldr	r3, [pc, #276]	; (8005a7c <SensorTask+0x204>)
	AccSensor.Angle[Y] = (-1.0f) * atan2((float)accel[Z], (float)accel[X]) * RAD_TO_DEG + 90.0f; //    
 8005966:	4d46      	ldr	r5, [pc, #280]	; (8005a80 <SensorTask+0x208>)
    if (TempCounter++ == 50)
 8005968:	7819      	ldrb	r1, [r3, #0]
	AccSensor.Angle[Y] = (-1.0f) * atan2((float)accel[Z], (float)accel[X]) * RAD_TO_DEG + 90.0f; //    
 800596a:	6428      	str	r0, [r5, #64]	; 0x40
    if (TempCounter++ == 50)
 800596c:	1c4a      	adds	r2, r1, #1
 800596e:	2932      	cmp	r1, #50	; 0x32
 8005970:	b2d2      	uxtb	r2, r2
 8005972:	d050      	beq.n	8005a16 <SensorTask+0x19e>
 8005974:	701a      	strb	r2, [r3, #0]
    {
    	SensUpdateGyro();                    // Read gyro sensor data each cycle

    	SensUpdateAcc();                     // Read accel sensor data each cycle

    	GyroAngleX += GyroSensor.Angle[X] * 0.015f;
 8005976:	4943      	ldr	r1, [pc, #268]	; (8005a84 <SensorTask+0x20c>)
 8005978:	f8da 003c 	ldr.w	r0, [sl, #60]	; 0x3c
 800597c:	f7fb fa2c 	bl	8000dd8 <__aeabi_fmul>
 8005980:	4f41      	ldr	r7, [pc, #260]	; (8005a88 <SensorTask+0x210>)
 8005982:	4606      	mov	r6, r0
 8005984:	4601      	mov	r1, r0
 8005986:	6838      	ldr	r0, [r7, #0]
 8005988:	f7fb f91e 	bl	8000bc8 <__addsf3>

    	pAngle = (pAngle + GyroSensor.Angle[X] * 0.015f) * (1.0 - FK) + AccSensor.Angle[Y] * FK;
 800598c:	f8df a108 	ldr.w	sl, [pc, #264]	; 8005a98 <SensorTask+0x220>
    	GyroAngleX += GyroSensor.Angle[X] * 0.015f;
 8005990:	6038      	str	r0, [r7, #0]
    	pAngle = (pAngle + GyroSensor.Angle[X] * 0.015f) * (1.0 - FK) + AccSensor.Angle[Y] * FK;
 8005992:	f8da 1000 	ldr.w	r1, [sl]
 8005996:	4630      	mov	r0, r6
 8005998:	f7fb f916 	bl	8000bc8 <__addsf3>
 800599c:	f7fa fda8 	bl	80004f0 <__aeabi_f2d>
 80059a0:	a32d      	add	r3, pc, #180	; (adr r3, 8005a58 <SensorTask+0x1e0>)
 80059a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059a6:	f7fa fdf7 	bl	8000598 <__aeabi_dmul>
 80059aa:	4606      	mov	r6, r0
 80059ac:	460f      	mov	r7, r1
 80059ae:	6c28      	ldr	r0, [r5, #64]	; 0x40
 80059b0:	4936      	ldr	r1, [pc, #216]	; (8005a8c <SensorTask+0x214>)
 80059b2:	f7fb fa11 	bl	8000dd8 <__aeabi_fmul>
 80059b6:	f7fa fd9b 	bl	80004f0 <__aeabi_f2d>
 80059ba:	4602      	mov	r2, r0
 80059bc:	460b      	mov	r3, r1
 80059be:	4630      	mov	r0, r6
 80059c0:	4639      	mov	r1, r7
 80059c2:	f7fa fc37 	bl	8000234 <__adddf3>
 80059c6:	f7fb f8a9 	bl	8000b1c <__aeabi_d2f>

//    	CDC_Transmit_FS(&dTime, 4);

    	vTaskDelayUntil(&xLastWakeTime, 15); // Wait for the next cycle. Task cycle time 20 ms.
 80059ca:	210f      	movs	r1, #15
    	pAngle = (pAngle + GyroSensor.Angle[X] * 0.015f) * (1.0 - FK) + AccSensor.Angle[Y] * FK;
 80059cc:	f8ca 0000 	str.w	r0, [sl]
    	vTaskDelayUntil(&xLastWakeTime, 15); // Wait for the next cycle. Task cycle time 20 ms.
 80059d0:	a801      	add	r0, sp, #4
 80059d2:	f7ff f931 	bl	8004c38 <vTaskDelayUntil>
    	SensUpdateGyro();                    // Read gyro sensor data each cycle
 80059d6:	e759      	b.n	800588c <SensorTask+0x14>
		GyroSensor.Angle[X] = (-1) * (float)gyro[X] * 0.07f;
 80059d8:	f7fb f9aa 	bl	8000d30 <__aeabi_i2f>
 80059dc:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 80059e0:	e791      	b.n	8005906 <SensorTask+0x8e>
		temp_counter = 0;
 80059e2:	2200      	movs	r2, #0
		if (l3gd20GetTemp(&t))
 80059e4:	f10d 0002 	add.w	r0, sp, #2
		temp_counter = 0;
 80059e8:	701a      	strb	r2, [r3, #0]
		if (l3gd20GetTemp(&t))
 80059ea:	f7ff fb9f 	bl	800512c <l3gd20GetTemp>
 80059ee:	2800      	cmp	r0, #0
 80059f0:	d095      	beq.n	800591e <SensorTask+0xa6>
			GyroSensor.Temp = -7.87 * t + 332.3; // Convert to 0.1 degrees of Celcius
 80059f2:	f9bd 0002 	ldrsh.w	r0, [sp, #2]
 80059f6:	f7fa fd69 	bl	80004cc <__aeabi_i2d>
 80059fa:	a319      	add	r3, pc, #100	; (adr r3, 8005a60 <SensorTask+0x1e8>)
 80059fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a00:	f7fa fdca 	bl	8000598 <__aeabi_dmul>
 8005a04:	4642      	mov	r2, r8
 8005a06:	464b      	mov	r3, r9
 8005a08:	f7fa fc14 	bl	8000234 <__adddf3>
 8005a0c:	f7fb f85e 	bl	8000acc <__aeabi_d2iz>
 8005a10:	f8aa 0008 	strh.w	r0, [sl, #8]
 8005a14:	e783      	b.n	800591e <SensorTask+0xa6>
    	TempCounter = 0;
 8005a16:	2200      	movs	r2, #0
    	if (GetTemperature(&t))
 8005a18:	f10d 0002 	add.w	r0, sp, #2
    	TempCounter = 0;
 8005a1c:	701a      	strb	r2, [r3, #0]
    	if (GetTemperature(&t))
 8005a1e:	f7ff fc1a 	bl	8005256 <GetTemperature>
 8005a22:	2800      	cmp	r0, #0
 8005a24:	d0a7      	beq.n	8005976 <SensorTask+0xfe>
    		AccSensor.Temp = 1.149 * t + 170;	  // Convert to 0.1 degrees of Celcius
 8005a26:	f9bd 0002 	ldrsh.w	r0, [sp, #2]
 8005a2a:	f7fa fd4f 	bl	80004cc <__aeabi_i2d>
 8005a2e:	a30e      	add	r3, pc, #56	; (adr r3, 8005a68 <SensorTask+0x1f0>)
 8005a30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a34:	f7fa fdb0 	bl	8000598 <__aeabi_dmul>
 8005a38:	2200      	movs	r2, #0
 8005a3a:	4b15      	ldr	r3, [pc, #84]	; (8005a90 <SensorTask+0x218>)
 8005a3c:	f7fa fbfa 	bl	8000234 <__adddf3>
 8005a40:	f7fb f844 	bl	8000acc <__aeabi_d2iz>
 8005a44:	8128      	strh	r0, [r5, #8]
 8005a46:	e796      	b.n	8005976 <SensorTask+0xfe>
 8005a48:	cccccccd 	.word	0xcccccccd
 8005a4c:	4074c4cc 	.word	0x4074c4cc
 8005a50:	20000000 	.word	0x20000000
 8005a54:	404ca5dc 	.word	0x404ca5dc
 8005a58:	cc000000 	.word	0xcc000000
 8005a5c:	3feccccc 	.word	0x3feccccc
 8005a60:	47ae147b 	.word	0x47ae147b
 8005a64:	c01f7ae1 	.word	0xc01f7ae1
 8005a68:	d2f1a9fc 	.word	0xd2f1a9fc
 8005a6c:	3ff2624d 	.word	0x3ff2624d
 8005a70:	3d8f5c29 	.word	0x3d8f5c29
 8005a74:	20002aec 	.word	0x20002aec
 8005a78:	40568000 	.word	0x40568000
 8005a7c:	20002ae4 	.word	0x20002ae4
 8005a80:	20002dfc 	.word	0x20002dfc
 8005a84:	3c75c28f 	.word	0x3c75c28f
 8005a88:	20002ae0 	.word	0x20002ae0
 8005a8c:	3dcccccd 	.word	0x3dcccccd
 8005a90:	40654000 	.word	0x40654000
 8005a94:	20002e44 	.word	0x20002e44
 8005a98:	20002ae8 	.word	0x20002ae8

08005a9c <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8005a9c:	4b1d      	ldr	r3, [pc, #116]	; (8005b14 <HAL_MspInit+0x78>)
{
 8005a9e:	b507      	push	{r0, r1, r2, lr}
  __HAL_RCC_AFIO_CLK_ENABLE();
 8005aa0:	699a      	ldr	r2, [r3, #24]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005aa2:	2003      	movs	r0, #3
  __HAL_RCC_AFIO_CLK_ENABLE();
 8005aa4:	f042 0201 	orr.w	r2, r2, #1
 8005aa8:	619a      	str	r2, [r3, #24]
 8005aaa:	699b      	ldr	r3, [r3, #24]
 8005aac:	f003 0301 	and.w	r3, r3, #1
 8005ab0:	9301      	str	r3, [sp, #4]
 8005ab2:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005ab4:	f7fb fb6c 	bl	8001190 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8005ab8:	2200      	movs	r2, #0
 8005aba:	f06f 000b 	mvn.w	r0, #11
 8005abe:	4611      	mov	r1, r2
 8005ac0:	f7fb fb78 	bl	80011b4 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8005ac4:	2200      	movs	r2, #0
 8005ac6:	f06f 000a 	mvn.w	r0, #10
 8005aca:	4611      	mov	r1, r2
 8005acc:	f7fb fb72 	bl	80011b4 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8005ad0:	2200      	movs	r2, #0
 8005ad2:	f06f 0009 	mvn.w	r0, #9
 8005ad6:	4611      	mov	r1, r2
 8005ad8:	f7fb fb6c 	bl	80011b4 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 8005adc:	2200      	movs	r2, #0
 8005ade:	f06f 0004 	mvn.w	r0, #4
 8005ae2:	4611      	mov	r1, r2
 8005ae4:	f7fb fb66 	bl	80011b4 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8005ae8:	2200      	movs	r2, #0
 8005aea:	f06f 0003 	mvn.w	r0, #3
 8005aee:	4611      	mov	r1, r2
 8005af0:	f7fb fb60 	bl	80011b4 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8005af4:	2200      	movs	r2, #0
 8005af6:	210f      	movs	r1, #15
 8005af8:	f06f 0001 	mvn.w	r0, #1
 8005afc:	f7fb fb5a 	bl	80011b4 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 15, 0);
 8005b00:	2200      	movs	r2, #0
 8005b02:	210f      	movs	r1, #15
 8005b04:	f04f 30ff 	mov.w	r0, #4294967295
 8005b08:	f7fb fb54 	bl	80011b4 <HAL_NVIC_SetPriority>
//  __HAL_AFIO_REMAP_SWJ_DISABLE();

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005b0c:	b003      	add	sp, #12
 8005b0e:	f85d fb04 	ldr.w	pc, [sp], #4
 8005b12:	bf00      	nop
 8005b14:	40021000 	.word	0x40021000

08005b18 <HAL_I2C_MspInit>:
  }

}

void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8005b18:	b51f      	push	{r0, r1, r2, r3, r4, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hi2c->Instance==I2C2)
 8005b1a:	6802      	ldr	r2, [r0, #0]
 8005b1c:	4b08      	ldr	r3, [pc, #32]	; (8005b40 <HAL_I2C_MspInit+0x28>)
 8005b1e:	429a      	cmp	r2, r3
 8005b20:	d10a      	bne.n	8005b38 <HAL_I2C_MspInit+0x20>
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8005b22:	2312      	movs	r3, #18
 8005b24:	f44f 6240 	mov.w	r2, #3072	; 0xc00
 8005b28:	e88d 000c 	stmia.w	sp, {r2, r3}
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8005b2c:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005b2e:	4669      	mov	r1, sp
 8005b30:	4804      	ldr	r0, [pc, #16]	; (8005b44 <HAL_I2C_MspInit+0x2c>)
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8005b32:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005b34:	f7fb fdc8 	bl	80016c8 <HAL_GPIO_Init>
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8005b38:	b005      	add	sp, #20
 8005b3a:	f85d fb04 	ldr.w	pc, [sp], #4
 8005b3e:	bf00      	nop
 8005b40:	40005800 	.word	0x40005800
 8005b44:	40010c00 	.word	0x40010c00

08005b48 <NMI_Handler>:
 8005b48:	4770      	bx	lr

08005b4a <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 8005b4a:	e7fe      	b.n	8005b4a <HardFault_Handler>

08005b4c <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 8005b4c:	e7fe      	b.n	8005b4c <MemManage_Handler>

08005b4e <BusFault_Handler>:

/**
* @brief This function handles Prefetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 8005b4e:	e7fe      	b.n	8005b4e <BusFault_Handler>

08005b50 <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 8005b50:	e7fe      	b.n	8005b50 <UsageFault_Handler>

08005b52 <DebugMon_Handler>:

/**
* @brief This function handles Debug monitor.
*/
void DebugMon_Handler(void)
{
 8005b52:	4770      	bx	lr

08005b54 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8005b54:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005b56:	f7fb faff 	bl	8001158 <HAL_IncTick>
//  HAL_SYSTICK_IRQHandler();
  osSystickHandler();
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005b5a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  osSystickHandler();
 8005b5e:	f7fe ba22 	b.w	8003fa6 <osSystickHandler>
	...

08005b64 <DMA1_Channel1_IRQHandler>:
void DMA1_Channel1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8005b64:	4801      	ldr	r0, [pc, #4]	; (8005b6c <DMA1_Channel1_IRQHandler+0x8>)
 8005b66:	f7fb bb87 	b.w	8001278 <HAL_DMA_IRQHandler>
 8005b6a:	bf00      	nop
 8005b6c:	20002d44 	.word	0x20002d44

08005b70 <USB_LP_CAN1_RX0_IRQHandler>:
void USB_LP_CAN1_RX0_IRQHandler(void)
{
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8005b70:	4801      	ldr	r0, [pc, #4]	; (8005b78 <USB_LP_CAN1_RX0_IRQHandler+0x8>)
 8005b72:	f7fc bb33 	b.w	80021dc <HAL_PCD_IRQHandler>
 8005b76:	bf00      	nop
 8005b78:	20003138 	.word	0x20003138

08005b7c <SystemInit>:
  */
void SystemInit (void)
{
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8005b7c:	4b0f      	ldr	r3, [pc, #60]	; (8005bbc <SystemInit+0x40>)
 8005b7e:	681a      	ldr	r2, [r3, #0]
 8005b80:	f042 0201 	orr.w	r2, r2, #1
 8005b84:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 8005b86:	6859      	ldr	r1, [r3, #4]
 8005b88:	4a0d      	ldr	r2, [pc, #52]	; (8005bc0 <SystemInit+0x44>)
 8005b8a:	400a      	ands	r2, r1
 8005b8c:	605a      	str	r2, [r3, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8005b8e:	681a      	ldr	r2, [r3, #0]
 8005b90:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8005b94:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8005b98:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8005b9a:	681a      	ldr	r2, [r3, #0]
 8005b9c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005ba0:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 8005ba2:	685a      	ldr	r2, [r3, #4]
 8005ba4:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 8005ba8:	605a      	str	r2, [r3, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 8005baa:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8005bae:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8005bb0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8005bb4:	4b03      	ldr	r3, [pc, #12]	; (8005bc4 <SystemInit+0x48>)
 8005bb6:	609a      	str	r2, [r3, #8]
 8005bb8:	4770      	bx	lr
 8005bba:	bf00      	nop
 8005bbc:	40021000 	.word	0x40021000
 8005bc0:	f8ff0000 	.word	0xf8ff0000
 8005bc4:	e000ed00 	.word	0xe000ed00

08005bc8 <MX_USB_DEVICE_Init>:
/* USB Device Core handle declaration */
USBD_HandleTypeDef hUsbDeviceFS;

/* init function */				        
void MX_USB_DEVICE_Init(void)
{
 8005bc8:	b510      	push	{r4, lr}
  /* Init Device Library,Add Supported Class and Start the library*/
  USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS);
 8005bca:	4c09      	ldr	r4, [pc, #36]	; (8005bf0 <MX_USB_DEVICE_Init+0x28>)
 8005bcc:	2200      	movs	r2, #0
 8005bce:	4909      	ldr	r1, [pc, #36]	; (8005bf4 <MX_USB_DEVICE_Init+0x2c>)
 8005bd0:	4620      	mov	r0, r4
 8005bd2:	f7fd fed7 	bl	8003984 <USBD_Init>

  USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC);
 8005bd6:	4908      	ldr	r1, [pc, #32]	; (8005bf8 <MX_USB_DEVICE_Init+0x30>)
 8005bd8:	4620      	mov	r0, r4
 8005bda:	f7fd fee8 	bl	80039ae <USBD_RegisterClass>

  USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS);
 8005bde:	4620      	mov	r0, r4
 8005be0:	4906      	ldr	r1, [pc, #24]	; (8005bfc <MX_USB_DEVICE_Init+0x34>)
 8005be2:	f7fd fe90 	bl	8003906 <USBD_CDC_RegisterInterface>

  USBD_Start(&hUsbDeviceFS);
 8005be6:	4620      	mov	r0, r4

}
 8005be8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  USBD_Start(&hUsbDeviceFS);
 8005bec:	f7fd bee6 	b.w	80039bc <USBD_Start>
 8005bf0:	20002e8c 	.word	0x20002e8c
 8005bf4:	20000128 	.word	0x20000128
 8005bf8:	20000000 	.word	0x20000000
 8005bfc:	20000118 	.word	0x20000118

08005c00 <CDC_DeInit_FS>:
static int8_t CDC_DeInit_FS(void)
{
  /* USER CODE BEGIN 4 */ 
  return (USBD_OK);
  /* USER CODE END 4 */ 
}
 8005c00:	2000      	movs	r0, #0
 8005c02:	4770      	bx	lr

08005c04 <CDC_Control_FS>:
    break;
  }

  return (USBD_OK);
  /* USER CODE END 5 */
}
 8005c04:	2000      	movs	r0, #0
 8005c06:	4770      	bx	lr

08005c08 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS (uint8_t* Buf, uint32_t *Len)
{
 8005c08:	b570      	push	{r4, r5, r6, lr}
 8005c0a:	4605      	mov	r5, r0
  /* USER CODE BEGIN 6 */


		received_data_size = *Len;
 8005c0c:	680c      	ldr	r4, [r1, #0]
		memcpy(received_data, Buf, received_data_size);
 8005c0e:	4e0d      	ldr	r6, [pc, #52]	; (8005c44 <CDC_Receive_FS+0x3c>)
		received_data_size = *Len;
 8005c10:	4b0d      	ldr	r3, [pc, #52]	; (8005c48 <CDC_Receive_FS+0x40>)
		memcpy(received_data, Buf, received_data_size);
 8005c12:	4622      	mov	r2, r4
 8005c14:	4601      	mov	r1, r0
 8005c16:	4630      	mov	r0, r6
		received_data_size = *Len;
 8005c18:	601c      	str	r4, [r3, #0]
		memcpy(received_data, Buf, received_data_size);
 8005c1a:	f000 f9e3 	bl	8005fe4 <memcpy>
		receive_total += received_data_size;
 8005c1e:	4a0b      	ldr	r2, [pc, #44]	; (8005c4c <CDC_Receive_FS+0x44>)

		consoleInput(received_data, received_data_size);
 8005c20:	4621      	mov	r1, r4
		receive_total += received_data_size;
 8005c22:	6813      	ldr	r3, [r2, #0]
		consoleInput(received_data, received_data_size);
 8005c24:	4630      	mov	r0, r6
		receive_total += received_data_size;
 8005c26:	4423      	add	r3, r4

	  /* USER CODE BEGIN 6 */
	  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8005c28:	4c09      	ldr	r4, [pc, #36]	; (8005c50 <CDC_Receive_FS+0x48>)
		receive_total += received_data_size;
 8005c2a:	6013      	str	r3, [r2, #0]
		consoleInput(received_data, received_data_size);
 8005c2c:	f7ff f9ba 	bl	8004fa4 <consoleInput>
	  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8005c30:	4629      	mov	r1, r5
 8005c32:	4620      	mov	r0, r4
 8005c34:	f7fd fe76 	bl	8003924 <USBD_CDC_SetRxBuffer>
	  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8005c38:	4620      	mov	r0, r4
 8005c3a:	f7fd fe90 	bl	800395e <USBD_CDC_ReceivePacket>

  return (USBD_OK);
  /* USER CODE END 6 */ 
}
 8005c3e:	2000      	movs	r0, #0
 8005c40:	bd70      	pop	{r4, r5, r6, pc}
 8005c42:	bf00      	nop
 8005c44:	200030f4 	.word	0x200030f4
 8005c48:	200030b0 	.word	0x200030b0
 8005c4c:	20002af0 	.word	0x20002af0
 8005c50:	20002e8c 	.word	0x20002e8c

08005c54 <CDC_Init_FS>:
{ 
 8005c54:	b510      	push	{r4, lr}
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8005c56:	4c06      	ldr	r4, [pc, #24]	; (8005c70 <CDC_Init_FS+0x1c>)
 8005c58:	2200      	movs	r2, #0
 8005c5a:	4906      	ldr	r1, [pc, #24]	; (8005c74 <CDC_Init_FS+0x20>)
 8005c5c:	4620      	mov	r0, r4
 8005c5e:	f7fd fe59 	bl	8003914 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8005c62:	4905      	ldr	r1, [pc, #20]	; (8005c78 <CDC_Init_FS+0x24>)
 8005c64:	4620      	mov	r0, r4
 8005c66:	f7fd fe5d 	bl	8003924 <USBD_CDC_SetRxBuffer>
}
 8005c6a:	2000      	movs	r0, #0
 8005c6c:	bd10      	pop	{r4, pc}
 8005c6e:	bf00      	nop
 8005c70:	20002e8c 	.word	0x20002e8c
 8005c74:	200030f5 	.word	0x200030f5
 8005c78:	200030b4 	.word	0x200030b4

08005c7c <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be send
  * @param  Len: Number of data to be send (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8005c7c:	b510      	push	{r4, lr}
  uint8_t result = USBD_OK;
  /* USER CODE BEGIN 7 */ 
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8005c7e:	4c09      	ldr	r4, [pc, #36]	; (8005ca4 <CDC_Transmit_FS+0x28>)
{
 8005c80:	460a      	mov	r2, r1
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8005c82:	f8d4 3218 	ldr.w	r3, [r4, #536]	; 0x218
  if (hcdc->TxState != 0){
 8005c86:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8005c8a:	b943      	cbnz	r3, 8005c9e <CDC_Transmit_FS+0x22>
    return USBD_BUSY;
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8005c8c:	4601      	mov	r1, r0
 8005c8e:	4620      	mov	r0, r4
 8005c90:	f7fd fe40 	bl	8003914 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8005c94:	4620      	mov	r0, r4
  /* USER CODE END 7 */ 
  return result;
}
 8005c96:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8005c9a:	f7fd be49 	b.w	8003930 <USBD_CDC_TransmitPacket>
}
 8005c9e:	2001      	movs	r0, #1
 8005ca0:	bd10      	pop	{r4, pc}
 8005ca2:	bf00      	nop
 8005ca4:	20002e8c 	.word	0x20002e8c

08005ca8 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8005ca8:	b507      	push	{r0, r1, r2, lr}
  if(pcdHandle->Instance==USB)
 8005caa:	4b0d      	ldr	r3, [pc, #52]	; (8005ce0 <HAL_PCD_MspInit+0x38>)
 8005cac:	6802      	ldr	r2, [r0, #0]
 8005cae:	429a      	cmp	r2, r3
 8005cb0:	d112      	bne.n	8005cd8 <HAL_PCD_MspInit+0x30>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8005cb2:	f503 33da 	add.w	r3, r3, #111616	; 0x1b400
 8005cb6:	69da      	ldr	r2, [r3, #28]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 5, 0);
 8005cb8:	2014      	movs	r0, #20
    __HAL_RCC_USB_CLK_ENABLE();
 8005cba:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8005cbe:	61da      	str	r2, [r3, #28]
 8005cc0:	69db      	ldr	r3, [r3, #28]
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 5, 0);
 8005cc2:	2200      	movs	r2, #0
    __HAL_RCC_USB_CLK_ENABLE();
 8005cc4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005cc8:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 5, 0);
 8005cca:	2105      	movs	r1, #5
    __HAL_RCC_USB_CLK_ENABLE();
 8005ccc:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 5, 0);
 8005cce:	f7fb fa71 	bl	80011b4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 8005cd2:	2014      	movs	r0, #20
 8005cd4:	f7fb faa2 	bl	800121c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 8005cd8:	b003      	add	sp, #12
 8005cda:	f85d fb04 	ldr.w	pc, [sp], #4
 8005cde:	bf00      	nop
 8005ce0:	40005c00 	.word	0x40005c00

08005ce4 <HAL_PCD_SetupStageCallback>:
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
{
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8005ce4:	f500 717b 	add.w	r1, r0, #1004	; 0x3ec
 8005ce8:	f8d0 041c 	ldr.w	r0, [r0, #1052]	; 0x41c
 8005cec:	f7fd be7d 	b.w	80039ea <USBD_LL_SetupStage>

08005cf0 <HAL_PCD_DataOutStageCallback>:
  * @param  epnum: Endpoint Number
  * @retval None
  */
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8005cf0:	eb00 1341 	add.w	r3, r0, r1, lsl #5
 8005cf4:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8005cf8:	f8d0 041c 	ldr.w	r0, [r0, #1052]	; 0x41c
 8005cfc:	f7fd bea2 	b.w	8003a44 <USBD_LL_DataOutStage>

08005d00 <HAL_PCD_DataInStageCallback>:
  * @param  epnum: Endpoint Number
  * @retval None
  */
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8005d00:	eb00 1341 	add.w	r3, r0, r1, lsl #5
 8005d04:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005d06:	f8d0 041c 	ldr.w	r0, [r0, #1052]	; 0x41c
 8005d0a:	f7fd becd 	b.w	8003aa8 <USBD_LL_DataInStage>

08005d0e <HAL_PCD_SOFCallback>:
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
{
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8005d0e:	f8d0 041c 	ldr.w	r0, [r0, #1052]	; 0x41c
 8005d12:	f7fd bf49 	b.w	8003ba8 <USBD_LL_SOF>

08005d16 <HAL_PCD_ResetCallback>:
  * @brief  Reset callback.
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
{ 
 8005d16:	b510      	push	{r4, lr}
 8005d18:	4604      	mov	r4, r0
	
  default:
    speed = USBD_SPEED_FULL;    
    break;    
  }
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);  
 8005d1a:	2101      	movs	r1, #1
 8005d1c:	f8d0 041c 	ldr.w	r0, [r0, #1052]	; 0x41c
 8005d20:	f7fd ff30 	bl	8003b84 <USBD_LL_SetSpeed>
  
  /*Reset Device*/
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8005d24:	f8d4 041c 	ldr.w	r0, [r4, #1052]	; 0x41c
}
 8005d28:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8005d2c:	f7fd bf0b 	b.w	8003b46 <USBD_LL_Reset>

08005d30 <HAL_PCD_SuspendCallback>:
  * When Low power mode is enabled the debug cannot be used (IAR, Keil doesn't support it)
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
{
 8005d30:	b510      	push	{r4, lr}
 8005d32:	4604      	mov	r4, r0
  /* Inform USB library that core enters in suspend Mode */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8005d34:	f8d0 041c 	ldr.w	r0, [r0, #1052]	; 0x41c
 8005d38:	f7fd ff27 	bl	8003b8a <USBD_LL_Suspend>
  /*Enter in STOP mode */
  /* USER CODE BEGIN 2 */  
  if (hpcd->Init.low_power_enable)
 8005d3c:	69a3      	ldr	r3, [r4, #24]
 8005d3e:	b123      	cbz	r3, 8005d4a <HAL_PCD_SuspendCallback+0x1a>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8005d40:	4a02      	ldr	r2, [pc, #8]	; (8005d4c <HAL_PCD_SuspendCallback+0x1c>)
 8005d42:	6913      	ldr	r3, [r2, #16]
 8005d44:	f043 0306 	orr.w	r3, r3, #6
 8005d48:	6113      	str	r3, [r2, #16]
 8005d4a:	bd10      	pop	{r4, pc}
 8005d4c:	e000ed00 	.word	0xe000ed00

08005d50 <HAL_PCD_ResumeCallback>:
  */
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
{
  /* USER CODE BEGIN 3 */
  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8005d50:	f8d0 041c 	ldr.w	r0, [r0, #1052]	; 0x41c
 8005d54:	f7fd bf22 	b.w	8003b9c <USBD_LL_Resume>

08005d58 <USBD_LL_Init>:
  * @brief  Initializes the Low Level portion of the Device driver.
  * @param  pdev: Device handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_LL_Init (USBD_HandleTypeDef *pdev)
{ 
 8005d58:	b510      	push	{r4, lr}
  pdev->pData = &hpcd_USB_FS;

  hpcd_USB_FS.Instance = USB;
  hpcd_USB_FS.Init.dev_endpoints = 8;
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
  hpcd_USB_FS.Init.ep0_mps = DEP0CTL_MPS_8;
 8005d5a:	2302      	movs	r3, #2
 8005d5c:	2208      	movs	r2, #8
 8005d5e:	f04f 0e03 	mov.w	lr, #3
{ 
 8005d62:	4604      	mov	r4, r0
  hpcd_USB_FS.Init.ep0_mps = DEP0CTL_MPS_8;
 8005d64:	491b      	ldr	r1, [pc, #108]	; (8005dd4 <USBD_LL_Init+0x7c>)
  hpcd_USB_FS.pData = pdev;
 8005d66:	481c      	ldr	r0, [pc, #112]	; (8005dd8 <USBD_LL_Init+0x80>)
  hpcd_USB_FS.Init.ep0_mps = DEP0CTL_MPS_8;
 8005d68:	e880 400e 	stmia.w	r0, {r1, r2, r3, lr}
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8005d6c:	2300      	movs	r3, #0
  hpcd_USB_FS.pData = pdev;
 8005d6e:	f8c0 441c 	str.w	r4, [r0, #1052]	; 0x41c
  pdev->pData = &hpcd_USB_FS;
 8005d72:	f8c4 0220 	str.w	r0, [r4, #544]	; 0x220
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8005d76:	6183      	str	r3, [r0, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8005d78:	61c3      	str	r3, [r0, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8005d7a:	6203      	str	r3, [r0, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8005d7c:	f7fc f90a 	bl	8001f94 <HAL_PCD_Init>
 8005d80:	b108      	cbz	r0, 8005d86 <USBD_LL_Init+0x2e>
  {
    Error_Handler();
 8005d82:	f7ff fc8d 	bl	80056a0 <Error_Handler>
  }

  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 8005d86:	2200      	movs	r2, #0
 8005d88:	2318      	movs	r3, #24
 8005d8a:	4611      	mov	r1, r2
 8005d8c:	f8d4 0220 	ldr.w	r0, [r4, #544]	; 0x220
 8005d90:	f7fc fcd6 	bl	8002740 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 8005d94:	2358      	movs	r3, #88	; 0x58
 8005d96:	2200      	movs	r2, #0
 8005d98:	2180      	movs	r1, #128	; 0x80
 8005d9a:	f8d4 0220 	ldr.w	r0, [r4, #544]	; 0x220
 8005d9e:	f7fc fccf 	bl	8002740 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);  
 8005da2:	23c0      	movs	r3, #192	; 0xc0
 8005da4:	2200      	movs	r2, #0
 8005da6:	2181      	movs	r1, #129	; 0x81
 8005da8:	f8d4 0220 	ldr.w	r0, [r4, #544]	; 0x220
 8005dac:	f7fc fcc8 	bl	8002740 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 8005db0:	f44f 7388 	mov.w	r3, #272	; 0x110
 8005db4:	2200      	movs	r2, #0
 8005db6:	2101      	movs	r1, #1
 8005db8:	f8d4 0220 	ldr.w	r0, [r4, #544]	; 0x220
 8005dbc:	f7fc fcc0 	bl	8002740 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);  
 8005dc0:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005dc4:	2200      	movs	r2, #0
 8005dc6:	2182      	movs	r1, #130	; 0x82
 8005dc8:	f8d4 0220 	ldr.w	r0, [r4, #544]	; 0x220
 8005dcc:	f7fc fcb8 	bl	8002740 <HAL_PCDEx_PMAConfig>
  return USBD_OK;
}
 8005dd0:	2000      	movs	r0, #0
 8005dd2:	bd10      	pop	{r4, pc}
 8005dd4:	40005c00 	.word	0x40005c00
 8005dd8:	20003138 	.word	0x20003138

08005ddc <USBD_LL_Start>:
  * @brief  Starts the Low Level portion of the Device driver. 
  * @param  pdev: Device handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8005ddc:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;
 
  hal_status = HAL_PCD_Start(pdev->pData);
 8005dde:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 8005de2:	f7fc f940 	bl	8002066 <HAL_PCD_Start>
 8005de6:	2803      	cmp	r0, #3
 8005de8:	bf9a      	itte	ls
 8005dea:	4b02      	ldrls	r3, [pc, #8]	; (8005df4 <USBD_LL_Start+0x18>)
 8005dec:	5c18      	ldrbls	r0, [r3, r0]
 8005dee:	2002      	movhi	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status;  
}
 8005df0:	bd08      	pop	{r3, pc}
 8005df2:	bf00      	nop
 8005df4:	0800654f 	.word	0x0800654f

08005df8 <USBD_LL_OpenEP>:
  */
USBD_StatusTypeDef  USBD_LL_OpenEP  (USBD_HandleTypeDef *pdev, 
                                      uint8_t  ep_addr,                                      
                                      uint8_t  ep_type,
                                      uint16_t ep_mps)
{
 8005df8:	b510      	push	{r4, lr}
 8005dfa:	461c      	mov	r4, r3
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_EP_Open(pdev->pData, 
 8005dfc:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 8005e00:	4613      	mov	r3, r2
 8005e02:	4622      	mov	r2, r4
 8005e04:	f7fc f95a 	bl	80020bc <HAL_PCD_EP_Open>
 8005e08:	2803      	cmp	r0, #3
 8005e0a:	bf9a      	itte	ls
 8005e0c:	4b01      	ldrls	r3, [pc, #4]	; (8005e14 <USBD_LL_OpenEP+0x1c>)
 8005e0e:	5c18      	ldrbls	r0, [r3, r0]
 8005e10:	2002      	movhi	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status; 
}
 8005e12:	bd10      	pop	{r4, pc}
 8005e14:	0800654f 	.word	0x0800654f

08005e18 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_LL_CloseEP (USBD_HandleTypeDef *pdev, uint8_t ep_addr)   
{
 8005e18:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;
  
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8005e1a:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 8005e1e:	f7fc f970 	bl	8002102 <HAL_PCD_EP_Close>
 8005e22:	2803      	cmp	r0, #3
 8005e24:	bf9a      	itte	ls
 8005e26:	4b02      	ldrls	r3, [pc, #8]	; (8005e30 <USBD_LL_CloseEP+0x18>)
 8005e28:	5c18      	ldrbls	r0, [r3, r0]
 8005e2a:	2002      	movhi	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status;  
}
 8005e2c:	bd08      	pop	{r3, pc}
 8005e2e:	bf00      	nop
 8005e30:	0800654f 	.word	0x0800654f

08005e34 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_LL_StallEP (USBD_HandleTypeDef *pdev, uint8_t ep_addr)   
{
 8005e34:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;
  
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8005e36:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 8005e3a:	f7fc fc35 	bl	80026a8 <HAL_PCD_EP_SetStall>
 8005e3e:	2803      	cmp	r0, #3
 8005e40:	bf9a      	itte	ls
 8005e42:	4b02      	ldrls	r3, [pc, #8]	; (8005e4c <USBD_LL_StallEP+0x18>)
 8005e44:	5c18      	ldrbls	r0, [r3, r0]
 8005e46:	2002      	movhi	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status;  
}
 8005e48:	bd08      	pop	{r3, pc}
 8005e4a:	bf00      	nop
 8005e4c:	0800654f 	.word	0x0800654f

08005e50 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_LL_ClearStallEP (USBD_HandleTypeDef *pdev, uint8_t ep_addr)   
{
 8005e50:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;
  
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);  
 8005e52:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 8005e56:	f7fc fc50 	bl	80026fa <HAL_PCD_EP_ClrStall>
 8005e5a:	2803      	cmp	r0, #3
 8005e5c:	bf9a      	itte	ls
 8005e5e:	4b02      	ldrls	r3, [pc, #8]	; (8005e68 <USBD_LL_ClearStallEP+0x18>)
 8005e60:	5c18      	ldrbls	r0, [r3, r0]
 8005e62:	2002      	movhi	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status; 
}
 8005e64:	bd08      	pop	{r3, pc}
 8005e66:	bf00      	nop
 8005e68:	0800654f 	.word	0x0800654f

08005e6c <USBD_LL_IsStallEP>:
  */
uint8_t USBD_LL_IsStallEP (USBD_HandleTypeDef *pdev, uint8_t ep_addr)   
{
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
  
  if((ep_addr & 0x80) == 0x80)
 8005e6c:	060a      	lsls	r2, r1, #24
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8005e6e:	f8d0 3220 	ldr.w	r3, [r0, #544]	; 0x220
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall; 
 8005e72:	bf45      	ittet	mi
 8005e74:	f001 017f 	andmi.w	r1, r1, #127	; 0x7f
 8005e78:	eb03 1341 	addmi.w	r3, r3, r1, lsl #5
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall; 
 8005e7c:	eb03 1341 	addpl.w	r3, r3, r1, lsl #5
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall; 
 8005e80:	f893 002a 	ldrbmi.w	r0, [r3, #42]	; 0x2a
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall; 
 8005e84:	bf58      	it	pl
 8005e86:	f893 020a 	ldrbpl.w	r0, [r3, #522]	; 0x20a
  }
}
 8005e8a:	4770      	bx	lr

08005e8c <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_LL_SetUSBAddress (USBD_HandleTypeDef *pdev, uint8_t dev_addr)   
{
 8005e8c:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;
  
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8005e8e:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 8005e92:	f7fc f8ff 	bl	8002094 <HAL_PCD_SetAddress>
 8005e96:	2803      	cmp	r0, #3
 8005e98:	bf9a      	itte	ls
 8005e9a:	4b02      	ldrls	r3, [pc, #8]	; (8005ea4 <USBD_LL_SetUSBAddress+0x18>)
 8005e9c:	5c18      	ldrbls	r0, [r3, r0]
 8005e9e:	2002      	movhi	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status;  
}
 8005ea0:	bd08      	pop	{r3, pc}
 8005ea2:	bf00      	nop
 8005ea4:	0800654f 	.word	0x0800654f

08005ea8 <USBD_LL_Transmit>:
  */
USBD_StatusTypeDef  USBD_LL_Transmit (USBD_HandleTypeDef *pdev, 
                                      uint8_t  ep_addr,                                      
                                      uint8_t  *pbuf,
                                      uint16_t  size)
{
 8005ea8:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8005eaa:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 8005eae:	f7fc f974 	bl	800219a <HAL_PCD_EP_Transmit>
 8005eb2:	2803      	cmp	r0, #3
 8005eb4:	bf9a      	itte	ls
 8005eb6:	4b02      	ldrls	r3, [pc, #8]	; (8005ec0 <USBD_LL_Transmit+0x18>)
 8005eb8:	5c18      	ldrbls	r0, [r3, r0]
 8005eba:	2002      	movhi	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status;    
}
 8005ebc:	bd08      	pop	{r3, pc}
 8005ebe:	bf00      	nop
 8005ec0:	0800654f 	.word	0x0800654f

08005ec4 <USBD_LL_PrepareReceive>:
  */
USBD_StatusTypeDef  USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, 
                                           uint8_t  ep_addr,                                      
                                           uint8_t  *pbuf,
                                           uint16_t  size)
{
 8005ec4:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8005ec6:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 8005eca:	f7fc f93b 	bl	8002144 <HAL_PCD_EP_Receive>
 8005ece:	2803      	cmp	r0, #3
 8005ed0:	bf9a      	itte	ls
 8005ed2:	4b02      	ldrls	r3, [pc, #8]	; (8005edc <USBD_LL_PrepareReceive+0x18>)
 8005ed4:	5c18      	ldrbls	r0, [r3, r0]
 8005ed6:	2002      	movhi	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status; 
}
 8005ed8:	bd08      	pop	{r3, pc}
 8005eda:	bf00      	nop
 8005edc:	0800654f 	.word	0x0800654f

08005ee0 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize  (USBD_HandleTypeDef *pdev, uint8_t  ep_addr)  
{
 8005ee0:	b508      	push	{r3, lr}
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8005ee2:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 8005ee6:	f7fc f951 	bl	800218c <HAL_PCD_EP_GetRxCount>
}
 8005eea:	bd08      	pop	{r3, pc}

08005eec <USBD_static_malloc>:
  */
void *USBD_static_malloc(uint32_t size)
{
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
}
 8005eec:	4800      	ldr	r0, [pc, #0]	; (8005ef0 <USBD_static_malloc+0x4>)
 8005eee:	4770      	bx	lr
 8005ef0:	20002af4 	.word	0x20002af4

08005ef4 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  *p pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8005ef4:	4770      	bx	lr

08005ef6 <HAL_PCDEx_SetConnectionState>:
* @param hpcd: PCD handle
* @param state: connection state (0 : disconnected / 1: connected) 
* @retval None
*/
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
{
 8005ef6:	4770      	bx	lr

08005ef8 <USBD_FS_DeviceDescriptor>:
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
uint8_t *  USBD_FS_DeviceDescriptor( USBD_SpeedTypeDef speed , uint16_t *length)
{
  *length = sizeof(USBD_FS_DeviceDesc);
 8005ef8:	2312      	movs	r3, #18
  return USBD_FS_DeviceDesc;
}
 8005efa:	4801      	ldr	r0, [pc, #4]	; (8005f00 <USBD_FS_DeviceDescriptor+0x8>)
  *length = sizeof(USBD_FS_DeviceDesc);
 8005efc:	800b      	strh	r3, [r1, #0]
}
 8005efe:	4770      	bx	lr
 8005f00:	20000144 	.word	0x20000144

08005f04 <USBD_FS_LangIDStrDescriptor>:
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
uint8_t *  USBD_FS_LangIDStrDescriptor( USBD_SpeedTypeDef speed , uint16_t *length)
{
  *length =  sizeof(USBD_LangIDDesc);  
 8005f04:	2304      	movs	r3, #4
  return USBD_LangIDDesc;
}
 8005f06:	4801      	ldr	r0, [pc, #4]	; (8005f0c <USBD_FS_LangIDStrDescriptor+0x8>)
  *length =  sizeof(USBD_LangIDDesc);  
 8005f08:	800b      	strh	r3, [r1, #0]
}
 8005f0a:	4770      	bx	lr
 8005f0c:	20000158 	.word	0x20000158

08005f10 <USBD_FS_ManufacturerStrDescriptor>:
* @param  speed : current device speed
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
uint8_t *  USBD_FS_ManufacturerStrDescriptor( USBD_SpeedTypeDef speed , uint16_t *length)
{
 8005f10:	b510      	push	{r4, lr}
  USBD_GetString (USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8005f12:	4c04      	ldr	r4, [pc, #16]	; (8005f24 <USBD_FS_ManufacturerStrDescriptor+0x14>)
 8005f14:	460a      	mov	r2, r1
 8005f16:	4804      	ldr	r0, [pc, #16]	; (8005f28 <USBD_FS_ManufacturerStrDescriptor+0x18>)
 8005f18:	4621      	mov	r1, r4
 8005f1a:	f7fd ffe6 	bl	8003eea <USBD_GetString>
  return USBD_StrDesc;
}
 8005f1e:	4620      	mov	r0, r4
 8005f20:	bd10      	pop	{r4, pc}
 8005f22:	bf00      	nop
 8005f24:	20003558 	.word	0x20003558
 8005f28:	0800656c 	.word	0x0800656c

08005f2c <USBD_FS_ProductStrDescriptor>:
{
 8005f2c:	b510      	push	{r4, lr}
    USBD_GetString (USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8005f2e:	4c04      	ldr	r4, [pc, #16]	; (8005f40 <USBD_FS_ProductStrDescriptor+0x14>)
 8005f30:	460a      	mov	r2, r1
 8005f32:	4804      	ldr	r0, [pc, #16]	; (8005f44 <USBD_FS_ProductStrDescriptor+0x18>)
 8005f34:	4621      	mov	r1, r4
 8005f36:	f7fd ffd8 	bl	8003eea <USBD_GetString>
}
 8005f3a:	4620      	mov	r0, r4
 8005f3c:	bd10      	pop	{r4, pc}
 8005f3e:	bf00      	nop
 8005f40:	20003558 	.word	0x20003558
 8005f44:	0800657f 	.word	0x0800657f

08005f48 <USBD_FS_SerialStrDescriptor>:
* @param  speed : current device speed
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
uint8_t *  USBD_FS_SerialStrDescriptor( USBD_SpeedTypeDef speed , uint16_t *length)
{
 8005f48:	b510      	push	{r4, lr}
  if(speed  == USBD_SPEED_HIGH)
  {    
    USBD_GetString (USBD_SERIALNUMBER_STRING_FS, USBD_StrDesc, length);
 8005f4a:	4c04      	ldr	r4, [pc, #16]	; (8005f5c <USBD_FS_SerialStrDescriptor+0x14>)
 8005f4c:	460a      	mov	r2, r1
 8005f4e:	4804      	ldr	r0, [pc, #16]	; (8005f60 <USBD_FS_SerialStrDescriptor+0x18>)
 8005f50:	4621      	mov	r1, r4
 8005f52:	f7fd ffca 	bl	8003eea <USBD_GetString>
  else
  {
    USBD_GetString (USBD_SERIALNUMBER_STRING_FS, USBD_StrDesc, length);    
  }
  return USBD_StrDesc;
}
 8005f56:	4620      	mov	r0, r4
 8005f58:	bd10      	pop	{r4, pc}
 8005f5a:	bf00      	nop
 8005f5c:	20003558 	.word	0x20003558
 8005f60:	08006595 	.word	0x08006595

08005f64 <USBD_FS_ConfigStrDescriptor>:
* @param  speed : current device speed
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
uint8_t *  USBD_FS_ConfigStrDescriptor( USBD_SpeedTypeDef speed , uint16_t *length)
{
 8005f64:	b510      	push	{r4, lr}
  if(speed  == USBD_SPEED_HIGH)
  {  
    USBD_GetString (USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8005f66:	4c04      	ldr	r4, [pc, #16]	; (8005f78 <USBD_FS_ConfigStrDescriptor+0x14>)
 8005f68:	460a      	mov	r2, r1
 8005f6a:	4804      	ldr	r0, [pc, #16]	; (8005f7c <USBD_FS_ConfigStrDescriptor+0x18>)
 8005f6c:	4621      	mov	r1, r4
 8005f6e:	f7fd ffbc 	bl	8003eea <USBD_GetString>
  else
  {
    USBD_GetString (USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length); 
  }
  return USBD_StrDesc;  
}
 8005f72:	4620      	mov	r0, r4
 8005f74:	bd10      	pop	{r4, pc}
 8005f76:	bf00      	nop
 8005f78:	20003558 	.word	0x20003558
 8005f7c:	08006553 	.word	0x08006553

08005f80 <USBD_FS_InterfaceStrDescriptor>:
* @param  speed : current device speed
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
uint8_t *  USBD_FS_InterfaceStrDescriptor( USBD_SpeedTypeDef speed , uint16_t *length)
{
 8005f80:	b510      	push	{r4, lr}
  if(speed == 0)
  {
    USBD_GetString (USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8005f82:	4c04      	ldr	r4, [pc, #16]	; (8005f94 <USBD_FS_InterfaceStrDescriptor+0x14>)
 8005f84:	460a      	mov	r2, r1
 8005f86:	4804      	ldr	r0, [pc, #16]	; (8005f98 <USBD_FS_InterfaceStrDescriptor+0x18>)
 8005f88:	4621      	mov	r1, r4
 8005f8a:	f7fd ffae 	bl	8003eea <USBD_GetString>
  else
  {
    USBD_GetString (USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
  }
  return USBD_StrDesc;  
}
 8005f8e:	4620      	mov	r0, r4
 8005f90:	bd10      	pop	{r4, pc}
 8005f92:	bf00      	nop
 8005f94:	20003558 	.word	0x20003558
 8005f98:	0800655e 	.word	0x0800655e

08005f9c <__libc_init_array>:
 8005f9c:	b570      	push	{r4, r5, r6, lr}
 8005f9e:	2500      	movs	r5, #0
 8005fa0:	4e0c      	ldr	r6, [pc, #48]	; (8005fd4 <__libc_init_array+0x38>)
 8005fa2:	4c0d      	ldr	r4, [pc, #52]	; (8005fd8 <__libc_init_array+0x3c>)
 8005fa4:	1ba4      	subs	r4, r4, r6
 8005fa6:	10a4      	asrs	r4, r4, #2
 8005fa8:	42a5      	cmp	r5, r4
 8005faa:	d109      	bne.n	8005fc0 <__libc_init_array+0x24>
 8005fac:	f000 faa2 	bl	80064f4 <_init>
 8005fb0:	2500      	movs	r5, #0
 8005fb2:	4e0a      	ldr	r6, [pc, #40]	; (8005fdc <__libc_init_array+0x40>)
 8005fb4:	4c0a      	ldr	r4, [pc, #40]	; (8005fe0 <__libc_init_array+0x44>)
 8005fb6:	1ba4      	subs	r4, r4, r6
 8005fb8:	10a4      	asrs	r4, r4, #2
 8005fba:	42a5      	cmp	r5, r4
 8005fbc:	d105      	bne.n	8005fca <__libc_init_array+0x2e>
 8005fbe:	bd70      	pop	{r4, r5, r6, pc}
 8005fc0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005fc4:	4798      	blx	r3
 8005fc6:	3501      	adds	r5, #1
 8005fc8:	e7ee      	b.n	8005fa8 <__libc_init_array+0xc>
 8005fca:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005fce:	4798      	blx	r3
 8005fd0:	3501      	adds	r5, #1
 8005fd2:	e7f2      	b.n	8005fba <__libc_init_array+0x1e>
 8005fd4:	080065e8 	.word	0x080065e8
 8005fd8:	080065e8 	.word	0x080065e8
 8005fdc:	080065e8 	.word	0x080065e8
 8005fe0:	080065ec 	.word	0x080065ec

08005fe4 <memcpy>:
 8005fe4:	b510      	push	{r4, lr}
 8005fe6:	1e43      	subs	r3, r0, #1
 8005fe8:	440a      	add	r2, r1
 8005fea:	4291      	cmp	r1, r2
 8005fec:	d100      	bne.n	8005ff0 <memcpy+0xc>
 8005fee:	bd10      	pop	{r4, pc}
 8005ff0:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005ff4:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005ff8:	e7f7      	b.n	8005fea <memcpy+0x6>

08005ffa <memset>:
 8005ffa:	4603      	mov	r3, r0
 8005ffc:	4402      	add	r2, r0
 8005ffe:	4293      	cmp	r3, r2
 8006000:	d100      	bne.n	8006004 <memset+0xa>
 8006002:	4770      	bx	lr
 8006004:	f803 1b01 	strb.w	r1, [r3], #1
 8006008:	e7f9      	b.n	8005ffe <memset+0x4>

0800600a <atan2>:
 800600a:	f000 b801 	b.w	8006010 <__ieee754_atan2>
	...

08006010 <__ieee754_atan2>:
 8006010:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006014:	4256      	negs	r6, r2
 8006016:	f023 4e00 	bic.w	lr, r3, #2147483648	; 0x80000000
 800601a:	4316      	orrs	r6, r2
 800601c:	f8df 91a0 	ldr.w	r9, [pc, #416]	; 80061c0 <__ieee754_atan2+0x1b0>
 8006020:	ea4e 76d6 	orr.w	r6, lr, r6, lsr #31
 8006024:	454e      	cmp	r6, r9
 8006026:	4604      	mov	r4, r0
 8006028:	460d      	mov	r5, r1
 800602a:	4688      	mov	r8, r1
 800602c:	d807      	bhi.n	800603e <__ieee754_atan2+0x2e>
 800602e:	4246      	negs	r6, r0
 8006030:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
 8006034:	4306      	orrs	r6, r0
 8006036:	ea47 76d6 	orr.w	r6, r7, r6, lsr #31
 800603a:	454e      	cmp	r6, r9
 800603c:	d906      	bls.n	800604c <__ieee754_atan2+0x3c>
 800603e:	4620      	mov	r0, r4
 8006040:	4629      	mov	r1, r5
 8006042:	f7fa f8f7 	bl	8000234 <__adddf3>
 8006046:	4604      	mov	r4, r0
 8006048:	460d      	mov	r5, r1
 800604a:	e015      	b.n	8006078 <__ieee754_atan2+0x68>
 800604c:	f103 4640 	add.w	r6, r3, #3221225472	; 0xc0000000
 8006050:	f506 1680 	add.w	r6, r6, #1048576	; 0x100000
 8006054:	4316      	orrs	r6, r2
 8006056:	d103      	bne.n	8006060 <__ieee754_atan2+0x50>
 8006058:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800605c:	f000 b8b4 	b.w	80061c8 <atan>
 8006060:	179e      	asrs	r6, r3, #30
 8006062:	f006 0602 	and.w	r6, r6, #2
 8006066:	ea46 76d1 	orr.w	r6, r6, r1, lsr #31
 800606a:	ea50 0107 	orrs.w	r1, r0, r7
 800606e:	d107      	bne.n	8006080 <__ieee754_atan2+0x70>
 8006070:	2e02      	cmp	r6, #2
 8006072:	d030      	beq.n	80060d6 <__ieee754_atan2+0xc6>
 8006074:	2e03      	cmp	r6, #3
 8006076:	d032      	beq.n	80060de <__ieee754_atan2+0xce>
 8006078:	4620      	mov	r0, r4
 800607a:	4629      	mov	r1, r5
 800607c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006080:	ea52 010e 	orrs.w	r1, r2, lr
 8006084:	d106      	bne.n	8006094 <__ieee754_atan2+0x84>
 8006086:	f1b8 0f00 	cmp.w	r8, #0
 800608a:	da71      	bge.n	8006170 <__ieee754_atan2+0x160>
 800608c:	a53a      	add	r5, pc, #232	; (adr r5, 8006178 <__ieee754_atan2+0x168>)
 800608e:	e9d5 4500 	ldrd	r4, r5, [r5]
 8006092:	e7f1      	b.n	8006078 <__ieee754_atan2+0x68>
 8006094:	45ce      	cmp	lr, r9
 8006096:	d126      	bne.n	80060e6 <__ieee754_atan2+0xd6>
 8006098:	4577      	cmp	r7, lr
 800609a:	d111      	bne.n	80060c0 <__ieee754_atan2+0xb0>
 800609c:	2e02      	cmp	r6, #2
 800609e:	d007      	beq.n	80060b0 <__ieee754_atan2+0xa0>
 80060a0:	2e03      	cmp	r6, #3
 80060a2:	d009      	beq.n	80060b8 <__ieee754_atan2+0xa8>
 80060a4:	2e01      	cmp	r6, #1
 80060a6:	d15d      	bne.n	8006164 <__ieee754_atan2+0x154>
 80060a8:	a535      	add	r5, pc, #212	; (adr r5, 8006180 <__ieee754_atan2+0x170>)
 80060aa:	e9d5 4500 	ldrd	r4, r5, [r5]
 80060ae:	e7e3      	b.n	8006078 <__ieee754_atan2+0x68>
 80060b0:	a535      	add	r5, pc, #212	; (adr r5, 8006188 <__ieee754_atan2+0x178>)
 80060b2:	e9d5 4500 	ldrd	r4, r5, [r5]
 80060b6:	e7df      	b.n	8006078 <__ieee754_atan2+0x68>
 80060b8:	a535      	add	r5, pc, #212	; (adr r5, 8006190 <__ieee754_atan2+0x180>)
 80060ba:	e9d5 4500 	ldrd	r4, r5, [r5]
 80060be:	e7db      	b.n	8006078 <__ieee754_atan2+0x68>
 80060c0:	2e02      	cmp	r6, #2
 80060c2:	d008      	beq.n	80060d6 <__ieee754_atan2+0xc6>
 80060c4:	2e03      	cmp	r6, #3
 80060c6:	d00a      	beq.n	80060de <__ieee754_atan2+0xce>
 80060c8:	2e01      	cmp	r6, #1
 80060ca:	f04f 0400 	mov.w	r4, #0
 80060ce:	d14d      	bne.n	800616c <__ieee754_atan2+0x15c>
 80060d0:	f04f 4500 	mov.w	r5, #2147483648	; 0x80000000
 80060d4:	e7d0      	b.n	8006078 <__ieee754_atan2+0x68>
 80060d6:	a530      	add	r5, pc, #192	; (adr r5, 8006198 <__ieee754_atan2+0x188>)
 80060d8:	e9d5 4500 	ldrd	r4, r5, [r5]
 80060dc:	e7cc      	b.n	8006078 <__ieee754_atan2+0x68>
 80060de:	a530      	add	r5, pc, #192	; (adr r5, 80061a0 <__ieee754_atan2+0x190>)
 80060e0:	e9d5 4500 	ldrd	r4, r5, [r5]
 80060e4:	e7c8      	b.n	8006078 <__ieee754_atan2+0x68>
 80060e6:	454f      	cmp	r7, r9
 80060e8:	d0cd      	beq.n	8006086 <__ieee754_atan2+0x76>
 80060ea:	eba7 070e 	sub.w	r7, r7, lr
 80060ee:	153f      	asrs	r7, r7, #20
 80060f0:	2f3c      	cmp	r7, #60	; 0x3c
 80060f2:	dc1e      	bgt.n	8006132 <__ieee754_atan2+0x122>
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	da01      	bge.n	80060fc <__ieee754_atan2+0xec>
 80060f8:	373c      	adds	r7, #60	; 0x3c
 80060fa:	db1e      	blt.n	800613a <__ieee754_atan2+0x12a>
 80060fc:	4620      	mov	r0, r4
 80060fe:	4629      	mov	r1, r5
 8006100:	f7fa fb74 	bl	80007ec <__aeabi_ddiv>
 8006104:	f000 f9f2 	bl	80064ec <fabs>
 8006108:	f000 f85e 	bl	80061c8 <atan>
 800610c:	4604      	mov	r4, r0
 800610e:	460d      	mov	r5, r1
 8006110:	2e01      	cmp	r6, #1
 8006112:	d015      	beq.n	8006140 <__ieee754_atan2+0x130>
 8006114:	2e02      	cmp	r6, #2
 8006116:	d016      	beq.n	8006146 <__ieee754_atan2+0x136>
 8006118:	2e00      	cmp	r6, #0
 800611a:	d0ad      	beq.n	8006078 <__ieee754_atan2+0x68>
 800611c:	a322      	add	r3, pc, #136	; (adr r3, 80061a8 <__ieee754_atan2+0x198>)
 800611e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006122:	4620      	mov	r0, r4
 8006124:	4629      	mov	r1, r5
 8006126:	f7fa f883 	bl	8000230 <__aeabi_dsub>
 800612a:	a31b      	add	r3, pc, #108	; (adr r3, 8006198 <__ieee754_atan2+0x188>)
 800612c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006130:	e015      	b.n	800615e <__ieee754_atan2+0x14e>
 8006132:	a51f      	add	r5, pc, #124	; (adr r5, 80061b0 <__ieee754_atan2+0x1a0>)
 8006134:	e9d5 4500 	ldrd	r4, r5, [r5]
 8006138:	e7ea      	b.n	8006110 <__ieee754_atan2+0x100>
 800613a:	2400      	movs	r4, #0
 800613c:	2500      	movs	r5, #0
 800613e:	e7e7      	b.n	8006110 <__ieee754_atan2+0x100>
 8006140:	f105 4500 	add.w	r5, r5, #2147483648	; 0x80000000
 8006144:	e798      	b.n	8006078 <__ieee754_atan2+0x68>
 8006146:	a318      	add	r3, pc, #96	; (adr r3, 80061a8 <__ieee754_atan2+0x198>)
 8006148:	e9d3 2300 	ldrd	r2, r3, [r3]
 800614c:	4620      	mov	r0, r4
 800614e:	4629      	mov	r1, r5
 8006150:	f7fa f86e 	bl	8000230 <__aeabi_dsub>
 8006154:	4602      	mov	r2, r0
 8006156:	460b      	mov	r3, r1
 8006158:	a10f      	add	r1, pc, #60	; (adr r1, 8006198 <__ieee754_atan2+0x188>)
 800615a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800615e:	f7fa f867 	bl	8000230 <__aeabi_dsub>
 8006162:	e770      	b.n	8006046 <__ieee754_atan2+0x36>
 8006164:	a514      	add	r5, pc, #80	; (adr r5, 80061b8 <__ieee754_atan2+0x1a8>)
 8006166:	e9d5 4500 	ldrd	r4, r5, [r5]
 800616a:	e785      	b.n	8006078 <__ieee754_atan2+0x68>
 800616c:	2500      	movs	r5, #0
 800616e:	e783      	b.n	8006078 <__ieee754_atan2+0x68>
 8006170:	a50f      	add	r5, pc, #60	; (adr r5, 80061b0 <__ieee754_atan2+0x1a0>)
 8006172:	e9d5 4500 	ldrd	r4, r5, [r5]
 8006176:	e77f      	b.n	8006078 <__ieee754_atan2+0x68>
 8006178:	54442d18 	.word	0x54442d18
 800617c:	bff921fb 	.word	0xbff921fb
 8006180:	54442d18 	.word	0x54442d18
 8006184:	bfe921fb 	.word	0xbfe921fb
 8006188:	7f3321d2 	.word	0x7f3321d2
 800618c:	4002d97c 	.word	0x4002d97c
 8006190:	7f3321d2 	.word	0x7f3321d2
 8006194:	c002d97c 	.word	0xc002d97c
 8006198:	54442d18 	.word	0x54442d18
 800619c:	400921fb 	.word	0x400921fb
 80061a0:	54442d18 	.word	0x54442d18
 80061a4:	c00921fb 	.word	0xc00921fb
 80061a8:	33145c07 	.word	0x33145c07
 80061ac:	3ca1a626 	.word	0x3ca1a626
 80061b0:	54442d18 	.word	0x54442d18
 80061b4:	3ff921fb 	.word	0x3ff921fb
 80061b8:	54442d18 	.word	0x54442d18
 80061bc:	3fe921fb 	.word	0x3fe921fb
 80061c0:	7ff00000 	.word	0x7ff00000
 80061c4:	00000000 	.word	0x00000000

080061c8 <atan>:
 80061c8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80061cc:	4bba      	ldr	r3, [pc, #744]	; (80064b8 <atan+0x2f0>)
 80061ce:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 80061d2:	429e      	cmp	r6, r3
 80061d4:	4604      	mov	r4, r0
 80061d6:	460d      	mov	r5, r1
 80061d8:	468b      	mov	fp, r1
 80061da:	dd17      	ble.n	800620c <atan+0x44>
 80061dc:	4ab7      	ldr	r2, [pc, #732]	; (80064bc <atan+0x2f4>)
 80061de:	4296      	cmp	r6, r2
 80061e0:	dc01      	bgt.n	80061e6 <atan+0x1e>
 80061e2:	d109      	bne.n	80061f8 <atan+0x30>
 80061e4:	b140      	cbz	r0, 80061f8 <atan+0x30>
 80061e6:	4622      	mov	r2, r4
 80061e8:	462b      	mov	r3, r5
 80061ea:	4620      	mov	r0, r4
 80061ec:	4629      	mov	r1, r5
 80061ee:	f7fa f821 	bl	8000234 <__adddf3>
 80061f2:	4604      	mov	r4, r0
 80061f4:	460d      	mov	r5, r1
 80061f6:	e005      	b.n	8006204 <atan+0x3c>
 80061f8:	f1bb 0f00 	cmp.w	fp, #0
 80061fc:	4cb0      	ldr	r4, [pc, #704]	; (80064c0 <atan+0x2f8>)
 80061fe:	f300 8129 	bgt.w	8006454 <atan+0x28c>
 8006202:	4db0      	ldr	r5, [pc, #704]	; (80064c4 <atan+0x2fc>)
 8006204:	4620      	mov	r0, r4
 8006206:	4629      	mov	r1, r5
 8006208:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800620c:	4bae      	ldr	r3, [pc, #696]	; (80064c8 <atan+0x300>)
 800620e:	429e      	cmp	r6, r3
 8006210:	dc11      	bgt.n	8006236 <atan+0x6e>
 8006212:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 8006216:	429e      	cmp	r6, r3
 8006218:	dc0a      	bgt.n	8006230 <atan+0x68>
 800621a:	a38f      	add	r3, pc, #572	; (adr r3, 8006458 <atan+0x290>)
 800621c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006220:	f7fa f808 	bl	8000234 <__adddf3>
 8006224:	2200      	movs	r2, #0
 8006226:	4ba9      	ldr	r3, [pc, #676]	; (80064cc <atan+0x304>)
 8006228:	f7fa fc46 	bl	8000ab8 <__aeabi_dcmpgt>
 800622c:	2800      	cmp	r0, #0
 800622e:	d1e9      	bne.n	8006204 <atan+0x3c>
 8006230:	f04f 3aff 	mov.w	sl, #4294967295
 8006234:	e027      	b.n	8006286 <atan+0xbe>
 8006236:	f000 f959 	bl	80064ec <fabs>
 800623a:	4ba5      	ldr	r3, [pc, #660]	; (80064d0 <atan+0x308>)
 800623c:	4604      	mov	r4, r0
 800623e:	429e      	cmp	r6, r3
 8006240:	460d      	mov	r5, r1
 8006242:	f300 80b8 	bgt.w	80063b6 <atan+0x1ee>
 8006246:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 800624a:	429e      	cmp	r6, r3
 800624c:	f300 809c 	bgt.w	8006388 <atan+0x1c0>
 8006250:	4602      	mov	r2, r0
 8006252:	460b      	mov	r3, r1
 8006254:	f7f9 ffee 	bl	8000234 <__adddf3>
 8006258:	2200      	movs	r2, #0
 800625a:	4b9c      	ldr	r3, [pc, #624]	; (80064cc <atan+0x304>)
 800625c:	f7f9 ffe8 	bl	8000230 <__aeabi_dsub>
 8006260:	2200      	movs	r2, #0
 8006262:	4606      	mov	r6, r0
 8006264:	460f      	mov	r7, r1
 8006266:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800626a:	4620      	mov	r0, r4
 800626c:	4629      	mov	r1, r5
 800626e:	f7f9 ffe1 	bl	8000234 <__adddf3>
 8006272:	4602      	mov	r2, r0
 8006274:	460b      	mov	r3, r1
 8006276:	4630      	mov	r0, r6
 8006278:	4639      	mov	r1, r7
 800627a:	f7fa fab7 	bl	80007ec <__aeabi_ddiv>
 800627e:	f04f 0a00 	mov.w	sl, #0
 8006282:	4604      	mov	r4, r0
 8006284:	460d      	mov	r5, r1
 8006286:	4622      	mov	r2, r4
 8006288:	462b      	mov	r3, r5
 800628a:	4620      	mov	r0, r4
 800628c:	4629      	mov	r1, r5
 800628e:	f7fa f983 	bl	8000598 <__aeabi_dmul>
 8006292:	4602      	mov	r2, r0
 8006294:	460b      	mov	r3, r1
 8006296:	4680      	mov	r8, r0
 8006298:	4689      	mov	r9, r1
 800629a:	f7fa f97d 	bl	8000598 <__aeabi_dmul>
 800629e:	a370      	add	r3, pc, #448	; (adr r3, 8006460 <atan+0x298>)
 80062a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062a4:	4606      	mov	r6, r0
 80062a6:	460f      	mov	r7, r1
 80062a8:	f7fa f976 	bl	8000598 <__aeabi_dmul>
 80062ac:	a36e      	add	r3, pc, #440	; (adr r3, 8006468 <atan+0x2a0>)
 80062ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062b2:	f7f9 ffbf 	bl	8000234 <__adddf3>
 80062b6:	4632      	mov	r2, r6
 80062b8:	463b      	mov	r3, r7
 80062ba:	f7fa f96d 	bl	8000598 <__aeabi_dmul>
 80062be:	a36c      	add	r3, pc, #432	; (adr r3, 8006470 <atan+0x2a8>)
 80062c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062c4:	f7f9 ffb6 	bl	8000234 <__adddf3>
 80062c8:	4632      	mov	r2, r6
 80062ca:	463b      	mov	r3, r7
 80062cc:	f7fa f964 	bl	8000598 <__aeabi_dmul>
 80062d0:	a369      	add	r3, pc, #420	; (adr r3, 8006478 <atan+0x2b0>)
 80062d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062d6:	f7f9 ffad 	bl	8000234 <__adddf3>
 80062da:	4632      	mov	r2, r6
 80062dc:	463b      	mov	r3, r7
 80062de:	f7fa f95b 	bl	8000598 <__aeabi_dmul>
 80062e2:	a367      	add	r3, pc, #412	; (adr r3, 8006480 <atan+0x2b8>)
 80062e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062e8:	f7f9 ffa4 	bl	8000234 <__adddf3>
 80062ec:	4632      	mov	r2, r6
 80062ee:	463b      	mov	r3, r7
 80062f0:	f7fa f952 	bl	8000598 <__aeabi_dmul>
 80062f4:	a364      	add	r3, pc, #400	; (adr r3, 8006488 <atan+0x2c0>)
 80062f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062fa:	f7f9 ff9b 	bl	8000234 <__adddf3>
 80062fe:	4642      	mov	r2, r8
 8006300:	464b      	mov	r3, r9
 8006302:	f7fa f949 	bl	8000598 <__aeabi_dmul>
 8006306:	a362      	add	r3, pc, #392	; (adr r3, 8006490 <atan+0x2c8>)
 8006308:	e9d3 2300 	ldrd	r2, r3, [r3]
 800630c:	4680      	mov	r8, r0
 800630e:	4689      	mov	r9, r1
 8006310:	4630      	mov	r0, r6
 8006312:	4639      	mov	r1, r7
 8006314:	f7fa f940 	bl	8000598 <__aeabi_dmul>
 8006318:	a35f      	add	r3, pc, #380	; (adr r3, 8006498 <atan+0x2d0>)
 800631a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800631e:	f7f9 ff87 	bl	8000230 <__aeabi_dsub>
 8006322:	4632      	mov	r2, r6
 8006324:	463b      	mov	r3, r7
 8006326:	f7fa f937 	bl	8000598 <__aeabi_dmul>
 800632a:	a35d      	add	r3, pc, #372	; (adr r3, 80064a0 <atan+0x2d8>)
 800632c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006330:	f7f9 ff7e 	bl	8000230 <__aeabi_dsub>
 8006334:	4632      	mov	r2, r6
 8006336:	463b      	mov	r3, r7
 8006338:	f7fa f92e 	bl	8000598 <__aeabi_dmul>
 800633c:	a35a      	add	r3, pc, #360	; (adr r3, 80064a8 <atan+0x2e0>)
 800633e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006342:	f7f9 ff75 	bl	8000230 <__aeabi_dsub>
 8006346:	4632      	mov	r2, r6
 8006348:	463b      	mov	r3, r7
 800634a:	f7fa f925 	bl	8000598 <__aeabi_dmul>
 800634e:	a358      	add	r3, pc, #352	; (adr r3, 80064b0 <atan+0x2e8>)
 8006350:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006354:	f7f9 ff6c 	bl	8000230 <__aeabi_dsub>
 8006358:	4632      	mov	r2, r6
 800635a:	463b      	mov	r3, r7
 800635c:	f7fa f91c 	bl	8000598 <__aeabi_dmul>
 8006360:	f1ba 3fff 	cmp.w	sl, #4294967295
 8006364:	4602      	mov	r2, r0
 8006366:	460b      	mov	r3, r1
 8006368:	d14e      	bne.n	8006408 <atan+0x240>
 800636a:	4640      	mov	r0, r8
 800636c:	4649      	mov	r1, r9
 800636e:	f7f9 ff61 	bl	8000234 <__adddf3>
 8006372:	4622      	mov	r2, r4
 8006374:	462b      	mov	r3, r5
 8006376:	f7fa f90f 	bl	8000598 <__aeabi_dmul>
 800637a:	4602      	mov	r2, r0
 800637c:	460b      	mov	r3, r1
 800637e:	4620      	mov	r0, r4
 8006380:	4629      	mov	r1, r5
 8006382:	f7f9 ff55 	bl	8000230 <__aeabi_dsub>
 8006386:	e734      	b.n	80061f2 <atan+0x2a>
 8006388:	2200      	movs	r2, #0
 800638a:	4b50      	ldr	r3, [pc, #320]	; (80064cc <atan+0x304>)
 800638c:	f7f9 ff50 	bl	8000230 <__aeabi_dsub>
 8006390:	2200      	movs	r2, #0
 8006392:	4606      	mov	r6, r0
 8006394:	460f      	mov	r7, r1
 8006396:	4b4d      	ldr	r3, [pc, #308]	; (80064cc <atan+0x304>)
 8006398:	4620      	mov	r0, r4
 800639a:	4629      	mov	r1, r5
 800639c:	f7f9 ff4a 	bl	8000234 <__adddf3>
 80063a0:	4602      	mov	r2, r0
 80063a2:	460b      	mov	r3, r1
 80063a4:	4630      	mov	r0, r6
 80063a6:	4639      	mov	r1, r7
 80063a8:	f7fa fa20 	bl	80007ec <__aeabi_ddiv>
 80063ac:	f04f 0a01 	mov.w	sl, #1
 80063b0:	4604      	mov	r4, r0
 80063b2:	460d      	mov	r5, r1
 80063b4:	e767      	b.n	8006286 <atan+0xbe>
 80063b6:	4b47      	ldr	r3, [pc, #284]	; (80064d4 <atan+0x30c>)
 80063b8:	429e      	cmp	r6, r3
 80063ba:	dc1a      	bgt.n	80063f2 <atan+0x22a>
 80063bc:	2200      	movs	r2, #0
 80063be:	4b46      	ldr	r3, [pc, #280]	; (80064d8 <atan+0x310>)
 80063c0:	f7f9 ff36 	bl	8000230 <__aeabi_dsub>
 80063c4:	2200      	movs	r2, #0
 80063c6:	4606      	mov	r6, r0
 80063c8:	460f      	mov	r7, r1
 80063ca:	4b43      	ldr	r3, [pc, #268]	; (80064d8 <atan+0x310>)
 80063cc:	4620      	mov	r0, r4
 80063ce:	4629      	mov	r1, r5
 80063d0:	f7fa f8e2 	bl	8000598 <__aeabi_dmul>
 80063d4:	2200      	movs	r2, #0
 80063d6:	4b3d      	ldr	r3, [pc, #244]	; (80064cc <atan+0x304>)
 80063d8:	f7f9 ff2c 	bl	8000234 <__adddf3>
 80063dc:	4602      	mov	r2, r0
 80063de:	460b      	mov	r3, r1
 80063e0:	4630      	mov	r0, r6
 80063e2:	4639      	mov	r1, r7
 80063e4:	f7fa fa02 	bl	80007ec <__aeabi_ddiv>
 80063e8:	f04f 0a02 	mov.w	sl, #2
 80063ec:	4604      	mov	r4, r0
 80063ee:	460d      	mov	r5, r1
 80063f0:	e749      	b.n	8006286 <atan+0xbe>
 80063f2:	4602      	mov	r2, r0
 80063f4:	460b      	mov	r3, r1
 80063f6:	2000      	movs	r0, #0
 80063f8:	4938      	ldr	r1, [pc, #224]	; (80064dc <atan+0x314>)
 80063fa:	f7fa f9f7 	bl	80007ec <__aeabi_ddiv>
 80063fe:	f04f 0a03 	mov.w	sl, #3
 8006402:	4604      	mov	r4, r0
 8006404:	460d      	mov	r5, r1
 8006406:	e73e      	b.n	8006286 <atan+0xbe>
 8006408:	4640      	mov	r0, r8
 800640a:	4649      	mov	r1, r9
 800640c:	f7f9 ff12 	bl	8000234 <__adddf3>
 8006410:	4622      	mov	r2, r4
 8006412:	462b      	mov	r3, r5
 8006414:	f7fa f8c0 	bl	8000598 <__aeabi_dmul>
 8006418:	4e31      	ldr	r6, [pc, #196]	; (80064e0 <atan+0x318>)
 800641a:	4b32      	ldr	r3, [pc, #200]	; (80064e4 <atan+0x31c>)
 800641c:	ea4f 0aca 	mov.w	sl, sl, lsl #3
 8006420:	4456      	add	r6, sl
 8006422:	449a      	add	sl, r3
 8006424:	e9da 2300 	ldrd	r2, r3, [sl]
 8006428:	f7f9 ff02 	bl	8000230 <__aeabi_dsub>
 800642c:	4622      	mov	r2, r4
 800642e:	462b      	mov	r3, r5
 8006430:	f7f9 fefe 	bl	8000230 <__aeabi_dsub>
 8006434:	4602      	mov	r2, r0
 8006436:	460b      	mov	r3, r1
 8006438:	e9d6 0100 	ldrd	r0, r1, [r6]
 800643c:	f7f9 fef8 	bl	8000230 <__aeabi_dsub>
 8006440:	f1bb 0f00 	cmp.w	fp, #0
 8006444:	4604      	mov	r4, r0
 8006446:	460d      	mov	r5, r1
 8006448:	f6bf aedc 	bge.w	8006204 <atan+0x3c>
 800644c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006450:	461d      	mov	r5, r3
 8006452:	e6d7      	b.n	8006204 <atan+0x3c>
 8006454:	4d24      	ldr	r5, [pc, #144]	; (80064e8 <atan+0x320>)
 8006456:	e6d5      	b.n	8006204 <atan+0x3c>
 8006458:	8800759c 	.word	0x8800759c
 800645c:	7e37e43c 	.word	0x7e37e43c
 8006460:	e322da11 	.word	0xe322da11
 8006464:	3f90ad3a 	.word	0x3f90ad3a
 8006468:	24760deb 	.word	0x24760deb
 800646c:	3fa97b4b 	.word	0x3fa97b4b
 8006470:	a0d03d51 	.word	0xa0d03d51
 8006474:	3fb10d66 	.word	0x3fb10d66
 8006478:	c54c206e 	.word	0xc54c206e
 800647c:	3fb745cd 	.word	0x3fb745cd
 8006480:	920083ff 	.word	0x920083ff
 8006484:	3fc24924 	.word	0x3fc24924
 8006488:	5555550d 	.word	0x5555550d
 800648c:	3fd55555 	.word	0x3fd55555
 8006490:	2c6a6c2f 	.word	0x2c6a6c2f
 8006494:	bfa2b444 	.word	0xbfa2b444
 8006498:	52defd9a 	.word	0x52defd9a
 800649c:	3fadde2d 	.word	0x3fadde2d
 80064a0:	af749a6d 	.word	0xaf749a6d
 80064a4:	3fb3b0f2 	.word	0x3fb3b0f2
 80064a8:	fe231671 	.word	0xfe231671
 80064ac:	3fbc71c6 	.word	0x3fbc71c6
 80064b0:	9998ebc4 	.word	0x9998ebc4
 80064b4:	3fc99999 	.word	0x3fc99999
 80064b8:	440fffff 	.word	0x440fffff
 80064bc:	7ff00000 	.word	0x7ff00000
 80064c0:	54442d18 	.word	0x54442d18
 80064c4:	bff921fb 	.word	0xbff921fb
 80064c8:	3fdbffff 	.word	0x3fdbffff
 80064cc:	3ff00000 	.word	0x3ff00000
 80064d0:	3ff2ffff 	.word	0x3ff2ffff
 80064d4:	40037fff 	.word	0x40037fff
 80064d8:	3ff80000 	.word	0x3ff80000
 80064dc:	bff00000 	.word	0xbff00000
 80064e0:	080065a8 	.word	0x080065a8
 80064e4:	080065c8 	.word	0x080065c8
 80064e8:	3ff921fb 	.word	0x3ff921fb

080064ec <fabs>:
 80064ec:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80064f0:	4770      	bx	lr
	...

080064f4 <_init>:
 80064f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80064f6:	bf00      	nop
 80064f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80064fa:	bc08      	pop	{r3}
 80064fc:	469e      	mov	lr, r3
 80064fe:	4770      	bx	lr

08006500 <_fini>:
 8006500:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006502:	bf00      	nop
 8006504:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006506:	bc08      	pop	{r3}
 8006508:	469e      	mov	lr, r3
 800650a:	4770      	bx	lr
