
---------- Begin Simulation Statistics ----------
final_tick                               191450119500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 461293                       # Simulator instruction rate (inst/s)
host_mem_usage                                 841080                       # Number of bytes of host memory used
host_op_rate                                   597897                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   216.78                       # Real time elapsed on the host
host_tick_rate                              883144857                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     129613377                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.191450                       # Number of seconds simulated
sim_ticks                                191450119500                       # Number of ticks simulated
system.cpu.Branches                           5617807                       # Number of branches fetched
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     129613377                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                    43805359                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           210                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     7218210                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           154                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                   139165701                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            95                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                        382900239                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                  382900239                       # Number of busy cycles
system.cpu.num_cc_register_reads             37963035                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            52207152                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      5137538                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                5793491                       # Number of float alu accesses
system.cpu.num_fp_insts                       5793491                       # number of float instructions
system.cpu.num_fp_register_reads              4659032                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             4971622                       # number of times the floating registers were written
system.cpu.num_func_calls                      316177                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses             125549943                       # Number of integer alu accesses
system.cpu.num_int_insts                    125549943                       # number of integer instructions
system.cpu.num_int_register_reads           294172459                       # number of times the integer registers were read
system.cpu.num_int_register_writes          114123336                       # number of times the integer registers were written
system.cpu.num_load_insts                    43804861                       # Number of load instructions
system.cpu.num_mem_refs                      51023024                       # number of memory refs
system.cpu.num_store_insts                    7218163                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                349946      0.27%      0.27% # Class of executed instruction
system.cpu.op_class::IntAlu                  73091847     56.39%     56.66% # Class of executed instruction
system.cpu.op_class::IntMult                   134167      0.10%     56.77% # Class of executed instruction
system.cpu.op_class::IntDiv                   1267698      0.98%     57.74% # Class of executed instruction
system.cpu.op_class::FloatAdd                 2000005      1.54%     59.29% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     59.29% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     59.29% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     59.29% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     59.29% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     59.29% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     59.29% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     59.29% # Class of executed instruction
system.cpu.op_class::SimdAdd                      394      0.00%     59.29% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     59.29% # Class of executed instruction
system.cpu.op_class::SimdAlu                   162706      0.13%     59.41% # Class of executed instruction
system.cpu.op_class::SimdCmp                      186      0.00%     59.41% # Class of executed instruction
system.cpu.op_class::SimdCvt                   180568      0.14%     59.55% # Class of executed instruction
system.cpu.op_class::SimdMisc                  401125      0.31%     59.86% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     59.86% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     59.86% # Class of executed instruction
system.cpu.op_class::SimdShift                     96      0.00%     59.86% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     59.86% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     59.86% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     59.86% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd              339946      0.26%     60.12% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     60.12% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     60.12% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt              546001      0.42%     60.55% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv               63457      0.05%     60.59% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     60.59% # Class of executed instruction
system.cpu.op_class::SimdFloatMult              52428      0.04%     60.63% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     60.63% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     60.63% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     60.63% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     60.63% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     60.63% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     60.63% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     60.63% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     60.63% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     60.63% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     60.63% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     60.63% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     60.63% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     60.63% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     60.63% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     60.63% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     60.63% # Class of executed instruction
system.cpu.op_class::MemRead                 42320670     32.65%     93.29% # Class of executed instruction
system.cpu.op_class::MemWrite                 6838627      5.28%     98.56% # Class of executed instruction
system.cpu.op_class::FloatMemRead             1484191      1.15%     99.71% # Class of executed instruction
system.cpu.op_class::FloatMemWrite             379536      0.29%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  129613594                       # Class of executed instruction
system.cpu.workload.numSyscalls                    34                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          124                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          6456                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        67713                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          300                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       138520                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            300                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               2731                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            8                       # Transaction distribution
system.membus.trans_dist::CleanEvict              116                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3601                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3601                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2731                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        12788                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        12788                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  12788                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       405760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       405760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  405760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              6332                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6332    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                6332                       # Request fanout histogram
system.membus.reqLayer2.occupancy             6804000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           33649000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 191450119500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             40952                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        63819                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2597                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1666                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            29855                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           29855                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3643                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        37309                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         9883                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       199444                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                209327                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       399360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      8382400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                8781760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             369                       # Total snoops (count)
system.tol2bus.snoopTraffic                       512                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            71176                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.004229                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.064893                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  70875     99.58%     99.58% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    301      0.42%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              71176                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          135668000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         100746000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5464500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 191450119500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                 2328                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                62147                       # number of demand (read+write) hits
system.l2.demand_hits::total                    64475                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                2328                       # number of overall hits
system.l2.overall_hits::.cpu.data               62147                       # number of overall hits
system.l2.overall_hits::total                   64475                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1315                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               5017                       # number of demand (read+write) misses
system.l2.demand_misses::total                   6332                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1315                       # number of overall misses
system.l2.overall_misses::.cpu.data              5017                       # number of overall misses
system.l2.overall_misses::total                  6332                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    100117500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    409886500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        510004000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    100117500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    409886500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       510004000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             3643                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            67164                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                70807                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            3643                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           67164                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               70807                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.360966                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.074698                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.089426                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.360966                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.074698                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.089426                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 76134.980989                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 81699.521626                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80543.903980                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76134.980989                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 81699.521626                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80543.903980                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                   8                       # number of writebacks
system.l2.writebacks::total                         8                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          1315                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          5017                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              6332                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1315                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         5017                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             6332                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     86967500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    359716500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    446684000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     86967500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    359716500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    446684000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.360966                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.074698                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.089426                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.360966                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.074698                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.089426                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66134.980989                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 71699.521626                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70543.903980                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66134.980989                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 71699.521626                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70543.903980                       # average overall mshr miss latency
system.l2.replacements                            369                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        63811                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            63811                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        63811                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        63811                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2597                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2597                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2597                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2597                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           55                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            55                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             26254                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 26254                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            3601                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3601                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    297997000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     297997000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         29855                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             29855                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.120616                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.120616                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 82753.957234                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82753.957234                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         3601                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3601                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    261987000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    261987000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.120616                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.120616                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 72753.957234                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72753.957234                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           2328                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               2328                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1315                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1315                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    100117500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    100117500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         3643                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3643                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.360966                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.360966                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76134.980989                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76134.980989                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1315                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1315                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     86967500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     86967500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.360966                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.360966                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66134.980989                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66134.980989                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         35893                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             35893                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         1416                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1416                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    111889500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    111889500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        37309                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         37309                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.037953                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.037953                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79018.008475                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79018.008475                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1416                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1416                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     97729500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     97729500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.037953                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.037953                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69018.008475                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69018.008475                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 191450119500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  5100.663371                       # Cycle average of tags in use
system.l2.tags.total_refs                      138464                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      6381                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     21.699420                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      37.287099                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1094.148253                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3969.228018                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002276                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.066782                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.242262                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.311320                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          6012                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         6012                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.366943                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    144900                       # Number of tag accesses
system.l2.tags.data_accesses                   144900                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 191450119500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          84160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         321088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             405248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        84160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         84160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks          512                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total             512                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1315                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            5017                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                6332                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks            8                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                  8                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            439592                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1677137                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               2116729                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       439592                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           439592                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks           2674                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                 2674                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks           2674                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           439592                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1677137                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              2119403                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples         8.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1315.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      5016.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000570000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               61842                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        6332                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          8                       # Number of write requests accepted
system.mem_ctrls.readBursts                      6332                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        8                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      1                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               312                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               346                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               432                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               318                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               469                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               406                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               327                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               413                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               571                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               516                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              445                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              463                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              365                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              320                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              303                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              325                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       7.66                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     69113000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   31655000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               187819250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10916.60                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29666.60                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     4298                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 67.89                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  6332                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    8                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5846                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     376                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     104                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2033                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    199.303492                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   120.614260                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   267.563729                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1061     52.19%     52.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          596     29.32%     81.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           89      4.38%     85.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           58      2.85%     88.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           24      1.18%     89.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           23      1.13%     91.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           27      1.33%     92.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           15      0.74%     93.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          140      6.89%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2033                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 405184                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                      64                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  405248                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                  512                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         2.12                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      2.12                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.02                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.02                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  173604762500                       # Total gap between requests
system.mem_ctrls.avgGap                   27382454.65                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        84160                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       321024                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 439592.308533398435                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1676802.296276446199                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1315                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         5017                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks            8                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     33265750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    154553500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25297.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     30805.96                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks         0.00                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    67.80                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              6990060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              3715305                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            23619120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     15112768320.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       4047808830                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      70108164960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        89303066595                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        466.456050                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 182227453750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   6392880000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   2829785750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              7525560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              3999930                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            21584220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     15112768320.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       4105998420                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      70059163200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        89311039650                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        466.497696                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 182100899500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   6392880000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2956340000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 191450119500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst    139162058                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        139162058                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    139162058                       # number of overall hits
system.cpu.icache.overall_hits::total       139162058                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3643                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3643                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3643                       # number of overall misses
system.cpu.icache.overall_misses::total          3643                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    133673000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    133673000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    133673000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    133673000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    139165701                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    139165701                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    139165701                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    139165701                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000026                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000026                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000026                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000026                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 36693.110074                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 36693.110074                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 36693.110074                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 36693.110074                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2597                       # number of writebacks
system.cpu.icache.writebacks::total              2597                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         3643                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3643                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3643                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3643                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    130030000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    130030000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    130030000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    130030000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 35693.110074                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 35693.110074                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 35693.110074                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 35693.110074                       # average overall mshr miss latency
system.cpu.icache.replacements                   2597                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    139162058                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       139162058                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3643                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3643                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    133673000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    133673000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    139165701                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    139165701                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000026                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000026                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 36693.110074                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 36693.110074                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3643                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3643                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    130030000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    130030000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 35693.110074                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 35693.110074                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 191450119500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse          1042.301985                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           139165701                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3643                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          38200.851222                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst  1042.301985                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.508937                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.508937                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1046                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         1038                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.510742                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         139169344                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        139169344                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 191450119500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 191450119500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 191450119500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 191450119500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 191450119500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 191450119500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 191450119500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     50954007                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         50954007                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     50956188                       # number of overall hits
system.cpu.dcache.overall_hits::total        50956188                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        64854                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          64854                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        67164                       # number of overall misses
system.cpu.dcache.overall_misses::total         67164                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1193611500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1193611500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1193611500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1193611500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     51018861                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     51018861                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     51023352                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     51023352                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001271                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001271                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001316                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001316                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 18404.593394                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 18404.593394                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 17771.596391                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 17771.596391                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         5594                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               159                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    35.182390                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        63811                       # number of writebacks
system.cpu.dcache.writebacks::total             63811                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data        64854                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        64854                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        67164                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        67164                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1128757500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1128757500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1209090500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1209090500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001271                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001271                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001316                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001316                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 17404.593394                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 17404.593394                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 18002.062117                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 18002.062117                       # average overall mshr miss latency
system.cpu.dcache.replacements                  65116                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     43765722                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        43765722                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        34999                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         34999                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    529874500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    529874500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     43800721                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     43800721                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000799                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000799                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 15139.703992                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 15139.703992                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        34999                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        34999                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    494875500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    494875500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000799                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000799                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 14139.703992                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14139.703992                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      7188285                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        7188285                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        29855                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        29855                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    663737000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    663737000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      7218140                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      7218140                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004136                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004136                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 22232.021437                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 22232.021437                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29855                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29855                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    633882000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    633882000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004136                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004136                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 21232.021437                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 21232.021437                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         2181                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          2181                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         2310                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         2310                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         4491                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         4491                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.514362                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.514362                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         2310                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         2310                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     80333000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     80333000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.514362                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.514362                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 34776.190476                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 34776.190476                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 191450119500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2020.919273                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            51023352                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             67164                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            759.683044                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            175500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2020.919273                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.986777                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.986777                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           61                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          202                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4         1785                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          51090516                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         51090516                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 191450119500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 191450119500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
