clk_vip_0.sv,systemverilog,xil_defaultlib,../../../../JQSJ.srcs/sources_1/ip/clk_vip_0/sim/clk_vip_0.sv,
glbl.v,Verilog,xil_defaultlib,glbl.v
