{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1556401793539 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556401793545 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 27 16:49:53 2019 " "Processing started: Sat Apr 27 16:49:53 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556401793545 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556401793545 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off nn -c nn " "Command: quartus_map --read_settings_files=on --write_settings_files=off nn -c nn" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556401793545 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1556401793915 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1556401793915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.v 1 1 " "Found 1 design units, including 1 entities, in source file test.v" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.v" "" { Text "D:/Dropbox/csce614/nn/test.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556401803467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556401803467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "read.v 1 1 " "Found 1 design units, including 1 entities, in source file read.v" { { "Info" "ISGN_ENTITY_NAME" "1 read_wbin " "Found entity 1: read_wbin" {  } { { "read.v" "" { Text "D:/Dropbox/csce614/nn/read.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556401803472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556401803472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neuron.v 2 2 " "Found 2 design units, including 2 entities, in source file neuron.v" { { "Info" "ISGN_ENTITY_NAME" "1 neuron " "Found entity 1: neuron" {  } { { "Neuron.v" "" { Text "D:/Dropbox/csce614/nn/Neuron.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556401803478 ""} { "Info" "ISGN_ENTITY_NAME" "2 neuron32 " "Found entity 2: neuron32" {  } { { "Neuron.v" "" { Text "D:/Dropbox/csce614/nn/Neuron.v" 120 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556401803478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556401803478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "database.v 1 1 " "Found 1 design units, including 1 entities, in source file database.v" { { "Info" "ISGN_ENTITY_NAME" "1 database " "Found entity 1: database" {  } { { "database.v" "" { Text "D:/Dropbox/csce614/nn/database.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556401803510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556401803510 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "result RESULT cont.v(21) " "Verilog HDL Declaration information at cont.v(21): object \"result\" differs only in case from object \"RESULT\" in the same scope" {  } { { "cont.v" "" { Text "D:/Dropbox/csce614/nn/cont.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556401803514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont.v 1 1 " "Found 1 design units, including 1 entities, in source file cont.v" { { "Info" "ISGN_ENTITY_NAME" "1 connect " "Found entity 1: connect" {  } { { "cont.v" "" { Text "D:/Dropbox/csce614/nn/cont.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556401803515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556401803515 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "database database.v(22) " "Verilog HDL Parameter Declaration warning at database.v(22): Parameter Declaration in module \"database\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "database.v" "" { Text "D:/Dropbox/csce614/nn/database.v" 22 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1556401803516 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "database database.v(23) " "Verilog HDL Parameter Declaration warning at database.v(23): Parameter Declaration in module \"database\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "database.v" "" { Text "D:/Dropbox/csce614/nn/database.v" 23 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1556401803516 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "database database.v(24) " "Verilog HDL Parameter Declaration warning at database.v(24): Parameter Declaration in module \"database\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "database.v" "" { Text "D:/Dropbox/csce614/nn/database.v" 24 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1556401803516 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "database database.v(25) " "Verilog HDL Parameter Declaration warning at database.v(25): Parameter Declaration in module \"database\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "database.v" "" { Text "D:/Dropbox/csce614/nn/database.v" 25 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1556401803516 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "connect cont.v(95) " "Verilog HDL Parameter Declaration warning at cont.v(95): Parameter Declaration in module \"connect\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "cont.v" "" { Text "D:/Dropbox/csce614/nn/cont.v" 95 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1556401805655 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "connect cont.v(96) " "Verilog HDL Parameter Declaration warning at cont.v(96): Parameter Declaration in module \"connect\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "cont.v" "" { Text "D:/Dropbox/csce614/nn/cont.v" 96 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1556401805655 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "connect cont.v(97) " "Verilog HDL Parameter Declaration warning at cont.v(97): Parameter Declaration in module \"connect\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "cont.v" "" { Text "D:/Dropbox/csce614/nn/cont.v" 97 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1556401805655 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "connect cont.v(98) " "Verilog HDL Parameter Declaration warning at cont.v(98): Parameter Declaration in module \"connect\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "cont.v" "" { Text "D:/Dropbox/csce614/nn/cont.v" 98 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1556401805655 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "connect cont.v(99) " "Verilog HDL Parameter Declaration warning at cont.v(99): Parameter Declaration in module \"connect\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "cont.v" "" { Text "D:/Dropbox/csce614/nn/cont.v" 99 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1556401805655 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "connect cont.v(100) " "Verilog HDL Parameter Declaration warning at cont.v(100): Parameter Declaration in module \"connect\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "cont.v" "" { Text "D:/Dropbox/csce614/nn/cont.v" 100 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1556401805655 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "connect cont.v(101) " "Verilog HDL Parameter Declaration warning at cont.v(101): Parameter Declaration in module \"connect\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "cont.v" "" { Text "D:/Dropbox/csce614/nn/cont.v" 101 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1556401805655 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "connect cont.v(102) " "Verilog HDL Parameter Declaration warning at cont.v(102): Parameter Declaration in module \"connect\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "cont.v" "" { Text "D:/Dropbox/csce614/nn/cont.v" 102 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1556401805655 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "connect cont.v(103) " "Verilog HDL Parameter Declaration warning at cont.v(103): Parameter Declaration in module \"connect\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "cont.v" "" { Text "D:/Dropbox/csce614/nn/cont.v" 103 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1556401805655 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "connect cont.v(104) " "Verilog HDL Parameter Declaration warning at cont.v(104): Parameter Declaration in module \"connect\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "cont.v" "" { Text "D:/Dropbox/csce614/nn/cont.v" 104 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1556401805655 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "connect cont.v(105) " "Verilog HDL Parameter Declaration warning at cont.v(105): Parameter Declaration in module \"connect\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "cont.v" "" { Text "D:/Dropbox/csce614/nn/cont.v" 105 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1556401805655 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "connect cont.v(106) " "Verilog HDL Parameter Declaration warning at cont.v(106): Parameter Declaration in module \"connect\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "cont.v" "" { Text "D:/Dropbox/csce614/nn/cont.v" 106 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1556401805655 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "connect cont.v(107) " "Verilog HDL Parameter Declaration warning at cont.v(107): Parameter Declaration in module \"connect\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "cont.v" "" { Text "D:/Dropbox/csce614/nn/cont.v" 107 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1556401805656 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "connect cont.v(108) " "Verilog HDL Parameter Declaration warning at cont.v(108): Parameter Declaration in module \"connect\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "cont.v" "" { Text "D:/Dropbox/csce614/nn/cont.v" 108 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1556401805656 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "connect cont.v(109) " "Verilog HDL Parameter Declaration warning at cont.v(109): Parameter Declaration in module \"connect\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "cont.v" "" { Text "D:/Dropbox/csce614/nn/cont.v" 109 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1556401805656 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "connect cont.v(110) " "Verilog HDL Parameter Declaration warning at cont.v(110): Parameter Declaration in module \"connect\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "cont.v" "" { Text "D:/Dropbox/csce614/nn/cont.v" 110 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1556401805656 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "read_wbin read.v(38) " "Verilog HDL Parameter Declaration warning at read.v(38): Parameter Declaration in module \"read_wbin\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "read.v" "" { Text "D:/Dropbox/csce614/nn/read.v" 38 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1556401805658 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "read_wbin read.v(39) " "Verilog HDL Parameter Declaration warning at read.v(39): Parameter Declaration in module \"read_wbin\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "read.v" "" { Text "D:/Dropbox/csce614/nn/read.v" 39 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1556401805658 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "read_wbin read.v(40) " "Verilog HDL Parameter Declaration warning at read.v(40): Parameter Declaration in module \"read_wbin\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "read.v" "" { Text "D:/Dropbox/csce614/nn/read.v" 40 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1556401805658 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "read_wbin read.v(41) " "Verilog HDL Parameter Declaration warning at read.v(41): Parameter Declaration in module \"read_wbin\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "read.v" "" { Text "D:/Dropbox/csce614/nn/read.v" 41 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1556401805658 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test " "Elaborating entity \"test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1556401805680 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk test.v(76) " "Verilog HDL warning at test.v(76): assignments to clk create a combinational loop" {  } { { "test.v" "" { Text "D:/Dropbox/csce614/nn/test.v" 76 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1556401805686 "|test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 test.v(97) " "Verilog HDL assignment warning at test.v(97): truncated value with size 32 to match size of target (8)" {  } { { "test.v" "" { Text "D:/Dropbox/csce614/nn/test.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556401805686 "|test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 test.v(104) " "Verilog HDL assignment warning at test.v(104): truncated value with size 32 to match size of target (8)" {  } { { "test.v" "" { Text "D:/Dropbox/csce614/nn/test.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556401805686 "|test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 test.v(111) " "Verilog HDL assignment warning at test.v(111): truncated value with size 32 to match size of target (8)" {  } { { "test.v" "" { Text "D:/Dropbox/csce614/nn/test.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556401805686 "|test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 test.v(115) " "Verilog HDL assignment warning at test.v(115): truncated value with size 32 to match size of target (8)" {  } { { "test.v" "" { Text "D:/Dropbox/csce614/nn/test.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556401805686 "|test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out test.v(9) " "Output port \"out\" at test.v(9) has no driver" {  } { { "test.v" "" { Text "D:/Dropbox/csce614/nn/test.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556401805687 "|test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "database database:db0 " "Elaborating entity \"database\" for hierarchy \"database:db0\"" {  } { { "test.v" "db0" { Text "D:/Dropbox/csce614/nn/test.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556401805705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "connect connect:cnt0 " "Elaborating entity \"connect\" for hierarchy \"connect:cnt0\"" {  } { { "test.v" "cnt0" { Text "D:/Dropbox/csce614/nn/test.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556401810737 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 cont.v(166) " "Verilog HDL assignment warning at cont.v(166): truncated value with size 32 to match size of target (8)" {  } { { "cont.v" "" { Text "D:/Dropbox/csce614/nn/cont.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556401810806 "|test|connect:cnt0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 cont.v(184) " "Verilog HDL assignment warning at cont.v(184): truncated value with size 32 to match size of target (8)" {  } { { "cont.v" "" { Text "D:/Dropbox/csce614/nn/cont.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556401810807 "|test|connect:cnt0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 cont.v(190) " "Verilog HDL assignment warning at cont.v(190): truncated value with size 32 to match size of target (8)" {  } { { "cont.v" "" { Text "D:/Dropbox/csce614/nn/cont.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556401810846 "|test|connect:cnt0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 cont.v(198) " "Verilog HDL assignment warning at cont.v(198): truncated value with size 32 to match size of target (8)" {  } { { "cont.v" "" { Text "D:/Dropbox/csce614/nn/cont.v" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556401810846 "|test|connect:cnt0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 cont.v(199) " "Verilog HDL assignment warning at cont.v(199): truncated value with size 32 to match size of target (8)" {  } { { "cont.v" "" { Text "D:/Dropbox/csce614/nn/cont.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556401810846 "|test|connect:cnt0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 cont.v(215) " "Verilog HDL assignment warning at cont.v(215): truncated value with size 32 to match size of target (8)" {  } { { "cont.v" "" { Text "D:/Dropbox/csce614/nn/cont.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556401810973 "|test|connect:cnt0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 cont.v(224) " "Verilog HDL assignment warning at cont.v(224): truncated value with size 32 to match size of target (8)" {  } { { "cont.v" "" { Text "D:/Dropbox/csce614/nn/cont.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556401810973 "|test|connect:cnt0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 cont.v(225) " "Verilog HDL assignment warning at cont.v(225): truncated value with size 32 to match size of target (8)" {  } { { "cont.v" "" { Text "D:/Dropbox/csce614/nn/cont.v" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556401810973 "|test|connect:cnt0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 cont.v(231) " "Verilog HDL assignment warning at cont.v(231): truncated value with size 32 to match size of target (8)" {  } { { "cont.v" "" { Text "D:/Dropbox/csce614/nn/cont.v" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556401810973 "|test|connect:cnt0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 cont.v(262) " "Verilog HDL assignment warning at cont.v(262): truncated value with size 32 to match size of target (8)" {  } { { "cont.v" "" { Text "D:/Dropbox/csce614/nn/cont.v" 262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556401811119 "|test|connect:cnt0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 cont.v(280) " "Verilog HDL assignment warning at cont.v(280): truncated value with size 32 to match size of target (8)" {  } { { "cont.v" "" { Text "D:/Dropbox/csce614/nn/cont.v" 280 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556401811120 "|test|connect:cnt0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 cont.v(285) " "Verilog HDL assignment warning at cont.v(285): truncated value with size 32 to match size of target (8)" {  } { { "cont.v" "" { Text "D:/Dropbox/csce614/nn/cont.v" 285 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556401811120 "|test|connect:cnt0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 cont.v(304) " "Verilog HDL assignment warning at cont.v(304): truncated value with size 32 to match size of target (8)" {  } { { "cont.v" "" { Text "D:/Dropbox/csce614/nn/cont.v" 304 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556401811122 "|test|connect:cnt0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 cont.v(317) " "Verilog HDL assignment warning at cont.v(317): truncated value with size 32 to match size of target (8)" {  } { { "cont.v" "" { Text "D:/Dropbox/csce614/nn/cont.v" 317 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556401811123 "|test|connect:cnt0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 cont.v(327) " "Verilog HDL assignment warning at cont.v(327): truncated value with size 32 to match size of target (8)" {  } { { "cont.v" "" { Text "D:/Dropbox/csce614/nn/cont.v" 327 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556401811127 "|test|connect:cnt0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 cont.v(341) " "Verilog HDL assignment warning at cont.v(341): truncated value with size 32 to match size of target (8)" {  } { { "cont.v" "" { Text "D:/Dropbox/csce614/nn/cont.v" 341 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556401811130 "|test|connect:cnt0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 cont.v(358) " "Verilog HDL assignment warning at cont.v(358): truncated value with size 32 to match size of target (8)" {  } { { "cont.v" "" { Text "D:/Dropbox/csce614/nn/cont.v" 358 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556401811131 "|test|connect:cnt0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "w\[1\]\[4\]\[5\]\[15..0\] 0 cont.v(42) " "Net \"w\[1\]\[4\]\[5\]\[15..0\]\" at cont.v(42) has no driver or initial value, using a default initial value '0'" {  } { { "cont.v" "" { Text "D:/Dropbox/csce614/nn/cont.v" 42 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556401812227 "|test|connect:cnt0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "w\[1\]\[2\]\[3\] 0 cont.v(42) " "Net \"w\[1\]\[2\]\[3\]\" at cont.v(42) has no driver or initial value, using a default initial value '0'" {  } { { "cont.v" "" { Text "D:/Dropbox/csce614/nn/cont.v" 42 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556401812227 "|test|connect:cnt0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "b\[1\]\[6\]\[7..0\] 0 cont.v(43) " "Net \"b\[1\]\[6\]\[7..0\]\" at cont.v(43) has no driver or initial value, using a default initial value '0'" {  } { { "cont.v" "" { Text "D:/Dropbox/csce614/nn/cont.v" 43 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556401812228 "|test|connect:cnt0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "b\[1\]\[4\] 0 cont.v(43) " "Net \"b\[1\]\[4\]\" at cont.v(43) has no driver or initial value, using a default initial value '0'" {  } { { "cont.v" "" { Text "D:/Dropbox/csce614/nn/cont.v" 43 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556401812228 "|test|connect:cnt0"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "w " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"w\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1556401922252 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "b " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"b\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1556401922252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron32 connect:cnt0\|neuron32:n0_0 " "Elaborating entity \"neuron32\" for hierarchy \"connect:cnt0\|neuron32:n0_0\"" {  } { { "cont.v" "n0_0" { Text "D:/Dropbox/csce614/nn/cont.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556401925890 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 Neuron.v(499) " "Verilog HDL assignment warning at Neuron.v(499): truncated value with size 32 to match size of target (31)" {  } { { "Neuron.v" "" { Text "D:/Dropbox/csce614/nn/Neuron.v" 499 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556401925910 "|test|connect:cnt0|neuron32:n0_0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp Neuron.v(265) " "Verilog HDL Always Construct warning at Neuron.v(265): inferring latch(es) for variable \"temp\", which holds its previous value in one or more paths through the always construct" {  } { { "Neuron.v" "" { Text "D:/Dropbox/csce614/nn/Neuron.v" 265 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1556401925911 "|test|connect:cnt0|neuron32:n0_0"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk " "Net \"clk\" is missing source, defaulting to GND" {  } { { "test.v" "clk" { Text "D:/Dropbox/csce614/nn/test.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1556401931001 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rst " "Net \"rst\" is missing source, defaulting to GND" {  } { { "test.v" "rst" { Text "D:/Dropbox/csce614/nn/test.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1556401931001 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1556401931001 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "out\[0\] GND " "Pin \"out\[0\]\" is stuck at GND" {  } { { "test.v" "" { Text "D:/Dropbox/csce614/nn/test.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556401932489 "|test|out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[1\] GND " "Pin \"out\[1\]\" is stuck at GND" {  } { { "test.v" "" { Text "D:/Dropbox/csce614/nn/test.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556401932489 "|test|out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[2\] GND " "Pin \"out\[2\]\" is stuck at GND" {  } { { "test.v" "" { Text "D:/Dropbox/csce614/nn/test.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556401932489 "|test|out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[3\] GND " "Pin \"out\[3\]\" is stuck at GND" {  } { { "test.v" "" { Text "D:/Dropbox/csce614/nn/test.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556401932489 "|test|out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[4\] GND " "Pin \"out\[4\]\" is stuck at GND" {  } { { "test.v" "" { Text "D:/Dropbox/csce614/nn/test.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556401932489 "|test|out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[5\] GND " "Pin \"out\[5\]\" is stuck at GND" {  } { { "test.v" "" { Text "D:/Dropbox/csce614/nn/test.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556401932489 "|test|out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[6\] GND " "Pin \"out\[6\]\" is stuck at GND" {  } { { "test.v" "" { Text "D:/Dropbox/csce614/nn/test.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556401932489 "|test|out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[7\] GND " "Pin \"out\[7\]\" is stuck at GND" {  } { { "test.v" "" { Text "D:/Dropbox/csce614/nn/test.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556401932489 "|test|out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[8\] GND " "Pin \"out\[8\]\" is stuck at GND" {  } { { "test.v" "" { Text "D:/Dropbox/csce614/nn/test.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556401932489 "|test|out[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[9\] GND " "Pin \"out\[9\]\" is stuck at GND" {  } { { "test.v" "" { Text "D:/Dropbox/csce614/nn/test.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556401932489 "|test|out[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[10\] GND " "Pin \"out\[10\]\" is stuck at GND" {  } { { "test.v" "" { Text "D:/Dropbox/csce614/nn/test.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556401932489 "|test|out[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[11\] GND " "Pin \"out\[11\]\" is stuck at GND" {  } { { "test.v" "" { Text "D:/Dropbox/csce614/nn/test.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556401932489 "|test|out[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[12\] GND " "Pin \"out\[12\]\" is stuck at GND" {  } { { "test.v" "" { Text "D:/Dropbox/csce614/nn/test.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556401932489 "|test|out[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[13\] GND " "Pin \"out\[13\]\" is stuck at GND" {  } { { "test.v" "" { Text "D:/Dropbox/csce614/nn/test.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556401932489 "|test|out[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[14\] GND " "Pin \"out\[14\]\" is stuck at GND" {  } { { "test.v" "" { Text "D:/Dropbox/csce614/nn/test.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556401932489 "|test|out[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[15\] GND " "Pin \"out\[15\]\" is stuck at GND" {  } { { "test.v" "" { Text "D:/Dropbox/csce614/nn/test.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556401932489 "|test|out[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[16\] GND " "Pin \"out\[16\]\" is stuck at GND" {  } { { "test.v" "" { Text "D:/Dropbox/csce614/nn/test.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556401932489 "|test|out[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[17\] GND " "Pin \"out\[17\]\" is stuck at GND" {  } { { "test.v" "" { Text "D:/Dropbox/csce614/nn/test.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556401932489 "|test|out[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[18\] GND " "Pin \"out\[18\]\" is stuck at GND" {  } { { "test.v" "" { Text "D:/Dropbox/csce614/nn/test.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556401932489 "|test|out[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[19\] GND " "Pin \"out\[19\]\" is stuck at GND" {  } { { "test.v" "" { Text "D:/Dropbox/csce614/nn/test.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556401932489 "|test|out[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[20\] GND " "Pin \"out\[20\]\" is stuck at GND" {  } { { "test.v" "" { Text "D:/Dropbox/csce614/nn/test.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556401932489 "|test|out[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[21\] GND " "Pin \"out\[21\]\" is stuck at GND" {  } { { "test.v" "" { Text "D:/Dropbox/csce614/nn/test.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556401932489 "|test|out[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[22\] GND " "Pin \"out\[22\]\" is stuck at GND" {  } { { "test.v" "" { Text "D:/Dropbox/csce614/nn/test.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556401932489 "|test|out[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[23\] GND " "Pin \"out\[23\]\" is stuck at GND" {  } { { "test.v" "" { Text "D:/Dropbox/csce614/nn/test.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556401932489 "|test|out[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[24\] GND " "Pin \"out\[24\]\" is stuck at GND" {  } { { "test.v" "" { Text "D:/Dropbox/csce614/nn/test.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556401932489 "|test|out[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[25\] GND " "Pin \"out\[25\]\" is stuck at GND" {  } { { "test.v" "" { Text "D:/Dropbox/csce614/nn/test.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556401932489 "|test|out[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[26\] GND " "Pin \"out\[26\]\" is stuck at GND" {  } { { "test.v" "" { Text "D:/Dropbox/csce614/nn/test.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556401932489 "|test|out[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[27\] GND " "Pin \"out\[27\]\" is stuck at GND" {  } { { "test.v" "" { Text "D:/Dropbox/csce614/nn/test.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556401932489 "|test|out[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[28\] GND " "Pin \"out\[28\]\" is stuck at GND" {  } { { "test.v" "" { Text "D:/Dropbox/csce614/nn/test.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556401932489 "|test|out[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[29\] GND " "Pin \"out\[29\]\" is stuck at GND" {  } { { "test.v" "" { Text "D:/Dropbox/csce614/nn/test.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556401932489 "|test|out[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[30\] GND " "Pin \"out\[30\]\" is stuck at GND" {  } { { "test.v" "" { Text "D:/Dropbox/csce614/nn/test.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556401932489 "|test|out[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[31\] GND " "Pin \"out\[31\]\" is stuck at GND" {  } { { "test.v" "" { Text "D:/Dropbox/csce614/nn/test.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556401932489 "|test|out[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1556401932489 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "27 " "27 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1556401932496 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Dropbox/csce614/nn/output_files/nn.map.smsg " "Generated suppressed messages file D:/Dropbox/csce614/nn/output_files/nn.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556401932523 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1556401932681 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556401932681 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "18 " "Design contains 18 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "test.v" "" { Text "D:/Dropbox/csce614/nn/test.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556401932745 "|test|clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "test.v" "" { Text "D:/Dropbox/csce614/nn/test.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556401932745 "|test|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[0\] " "No output dependent on input pin \"in\[0\]\"" {  } { { "test.v" "" { Text "D:/Dropbox/csce614/nn/test.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556401932745 "|test|in[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[1\] " "No output dependent on input pin \"in\[1\]\"" {  } { { "test.v" "" { Text "D:/Dropbox/csce614/nn/test.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556401932745 "|test|in[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[2\] " "No output dependent on input pin \"in\[2\]\"" {  } { { "test.v" "" { Text "D:/Dropbox/csce614/nn/test.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556401932745 "|test|in[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[3\] " "No output dependent on input pin \"in\[3\]\"" {  } { { "test.v" "" { Text "D:/Dropbox/csce614/nn/test.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556401932745 "|test|in[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[4\] " "No output dependent on input pin \"in\[4\]\"" {  } { { "test.v" "" { Text "D:/Dropbox/csce614/nn/test.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556401932745 "|test|in[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[5\] " "No output dependent on input pin \"in\[5\]\"" {  } { { "test.v" "" { Text "D:/Dropbox/csce614/nn/test.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556401932745 "|test|in[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[6\] " "No output dependent on input pin \"in\[6\]\"" {  } { { "test.v" "" { Text "D:/Dropbox/csce614/nn/test.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556401932745 "|test|in[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[7\] " "No output dependent on input pin \"in\[7\]\"" {  } { { "test.v" "" { Text "D:/Dropbox/csce614/nn/test.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556401932745 "|test|in[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in2\[0\] " "No output dependent on input pin \"in2\[0\]\"" {  } { { "test.v" "" { Text "D:/Dropbox/csce614/nn/test.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556401932745 "|test|in2[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in2\[1\] " "No output dependent on input pin \"in2\[1\]\"" {  } { { "test.v" "" { Text "D:/Dropbox/csce614/nn/test.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556401932745 "|test|in2[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in2\[2\] " "No output dependent on input pin \"in2\[2\]\"" {  } { { "test.v" "" { Text "D:/Dropbox/csce614/nn/test.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556401932745 "|test|in2[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in2\[3\] " "No output dependent on input pin \"in2\[3\]\"" {  } { { "test.v" "" { Text "D:/Dropbox/csce614/nn/test.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556401932745 "|test|in2[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in2\[4\] " "No output dependent on input pin \"in2\[4\]\"" {  } { { "test.v" "" { Text "D:/Dropbox/csce614/nn/test.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556401932745 "|test|in2[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in2\[5\] " "No output dependent on input pin \"in2\[5\]\"" {  } { { "test.v" "" { Text "D:/Dropbox/csce614/nn/test.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556401932745 "|test|in2[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in2\[6\] " "No output dependent on input pin \"in2\[6\]\"" {  } { { "test.v" "" { Text "D:/Dropbox/csce614/nn/test.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556401932745 "|test|in2[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in2\[7\] " "No output dependent on input pin \"in2\[7\]\"" {  } { { "test.v" "" { Text "D:/Dropbox/csce614/nn/test.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556401932745 "|test|in2[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1556401932745 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "50 " "Implemented 50 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1556401932746 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1556401932746 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1556401932746 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 109 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 109 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5486 " "Peak virtual memory: 5486 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556401932780 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 27 16:52:12 2019 " "Processing ended: Sat Apr 27 16:52:12 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556401932780 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:19 " "Elapsed time: 00:02:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556401932780 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:32 " "Total CPU time (on all processors): 00:02:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556401932780 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1556401932780 ""}
