Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "C:/Users/zhangke/Desktop/CO/p7/mips_txt_isim_beh.exe" -prj "C:/Users/zhangke/Desktop/CO/p7/mips_txt_beh.prj" "work.mips_txt" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/zhangke/Desktop/CO/p7/CPU/MDU.v" into library work
Analyzing Verilog file "C:/Users/zhangke/Desktop/CO/p7/CPU/IFU.v" into library work
Analyzing Verilog file "C:/Users/zhangke/Desktop/CO/p7/CPU/GRF.v" into library work
Analyzing Verilog file "C:/Users/zhangke/Desktop/CO/p7/CPU/CP0.v" into library work
Analyzing Verilog file "C:/Users/zhangke/Desktop/CO/p7/CPU/alu.v" into library work
Analyzing Verilog file "C:/Users/zhangke/Desktop/CO/p7/CPU/Timer1.v" into library work
Analyzing Verilog file "C:/Users/zhangke/Desktop/CO/p7/CPU/Timer0.v" into library work
Analyzing Verilog file "C:/Users/zhangke/Desktop/CO/p7/CPU/haltpass.v" into library work
Analyzing Verilog file "C:/Users/zhangke/Desktop/CO/p7/CPU/haltGF.v" into library work
Analyzing Verilog file "C:/Users/zhangke/Desktop/CO/p7/CPU/gapGF.v" into library work
Analyzing Verilog file "C:/Users/zhangke/Desktop/CO/p7/CPU/datapath.v" into library work
Analyzing Verilog file "C:/Users/zhangke/Desktop/CO/p7/CPU/control.v" into library work
Analyzing Verilog file "C:/Users/zhangke/Desktop/CO/p7/CPU/Bridge.v" into library work
Analyzing Verilog file "C:/Users/zhangke/Desktop/CO/p7/CPU/mips.v" into library work
Analyzing Verilog file "C:/Users/zhangke/Desktop/CO/p7/tmips.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "C:/Users/zhangke/Desktop/CO/p7/CPU/mips.v" Line 182: Port TM0_IRQ is not connected to this instance
Completed static elaboration
Compiling module Bridge
Compiling module TC0
Compiling module TC1
Compiling module CP0
Compiling module IFU
Compiling module GRF
Compiling module MDU
Compiling module ALU
Compiling module datapath
Compiling module control
Compiling module gapGF
Compiling module haltpass
Compiling module haltGF
Compiling module mips
Compiling module mips_txt
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 16 Verilog Units
Built simulation executable C:/Users/zhangke/Desktop/CO/p7/mips_txt_isim_beh.exe
Fuse Memory Usage: 53148 KB
Fuse CPU Usage: 936 ms
