{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1714083705029 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714083705037 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 25 17:21:44 2024 " "Processing started: Thu Apr 25 17:21:44 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714083705037 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714083705037 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab12 -c Lab12 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab12 -c Lab12" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714083705037 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1714083705361 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1714083705361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/new folder/clk1/divbyt.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/new folder/clk1/divbyt.v" { { "Info" "ISGN_ENTITY_NAME" "1 divbyt " "Found entity 1: divbyt" {  } { { "../New folder/clk1/divbyt.v" "" { Text "D:/MyCSE2441Labs/New folder/clk1/divbyt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714083711893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714083711893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/new folder/thething/onehzclk.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/new folder/thething/onehzclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 OneHzClk " "Found entity 1: OneHzClk" {  } { { "../New folder/theThing/OneHzClk.v" "" { Text "D:/MyCSE2441Labs/New folder/theThing/OneHzClk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714083711893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714083711893 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Lab12.v(28) " "Verilog HDL information at Lab12.v(28): always construct contains both blocking and non-blocking assignments" {  } { { "Lab12.v" "" { Text "D:/MyCSE2441Labs/lab12/Lab12.v" 28 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1714083711904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab12.v 1 1 " "Found 1 design units, including 1 entities, in source file lab12.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab12 " "Found entity 1: Lab12" {  } { { "Lab12.v" "" { Text "D:/MyCSE2441Labs/lab12/Lab12.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714083711904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714083711904 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "count OneHzClk.v(13) " "Verilog HDL Implicit Net warning at OneHzClk.v(13): created implicit net for \"count\"" {  } { { "../New folder/theThing/OneHzClk.v" "" { Text "D:/MyCSE2441Labs/New folder/theThing/OneHzClk.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714083711904 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab12 " "Elaborating entity \"Lab12\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1714083711963 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Lab12.v(30) " "Verilog HDL assignment warning at Lab12.v(30): truncated value with size 32 to match size of target (1)" {  } { { "Lab12.v" "" { Text "D:/MyCSE2441Labs/lab12/Lab12.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714083711965 "|Lab12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Lab12.v(46) " "Verilog HDL assignment warning at Lab12.v(46): truncated value with size 32 to match size of target (1)" {  } { { "Lab12.v" "" { Text "D:/MyCSE2441Labs/lab12/Lab12.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714083711965 "|Lab12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Lab12.v(48) " "Verilog HDL assignment warning at Lab12.v(48): truncated value with size 32 to match size of target (1)" {  } { { "Lab12.v" "" { Text "D:/MyCSE2441Labs/lab12/Lab12.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714083711965 "|Lab12"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "add_sub Lab12.v(28) " "Verilog HDL Always Construct warning at Lab12.v(28): inferring latch(es) for variable \"add_sub\", which holds its previous value in one or more paths through the always construct" {  } { { "Lab12.v" "" { Text "D:/MyCSE2441Labs/lab12/Lab12.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1714083711965 "|Lab12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "add_sub Lab12.v(28) " "Inferred latch for \"add_sub\" at Lab12.v(28)" {  } { { "Lab12.v" "" { Text "D:/MyCSE2441Labs/lab12/Lab12.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714083711965 "|Lab12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OneHzClk OneHzClk:OneHzClk_inst " "Elaborating entity \"OneHzClk\" for hierarchy \"OneHzClk:OneHzClk_inst\"" {  } { { "Lab12.v" "OneHzClk_inst" { Text "D:/MyCSE2441Labs/lab12/Lab12.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714083712025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divbyt OneHzClk:OneHzClk_inst\|divbyt:div5 " "Elaborating entity \"divbyt\" for hierarchy \"OneHzClk:OneHzClk_inst\|divbyt:div5\"" {  } { { "../New folder/theThing/OneHzClk.v" "div5" { Text "D:/MyCSE2441Labs/New folder/theThing/OneHzClk.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714083712025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divbyt OneHzClk:OneHzClk_inst\|divbyt:div10 " "Elaborating entity \"divbyt\" for hierarchy \"OneHzClk:OneHzClk_inst\|divbyt:div10\"" {  } { { "../New folder/theThing/OneHzClk.v" "div10" { Text "D:/MyCSE2441Labs/New folder/theThing/OneHzClk.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714083712033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divbyt OneHzClk:OneHzClk_inst\|divbyt:div1000L " "Elaborating entity \"divbyt\" for hierarchy \"OneHzClk:OneHzClk_inst\|divbyt:div1000L\"" {  } { { "../New folder/theThing/OneHzClk.v" "div1000L" { Text "D:/MyCSE2441Labs/New folder/theThing/OneHzClk.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714083712033 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1714083712548 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "add_sub\$latch " "Latch add_sub\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA value\[0\] " "Ports D and ENA on the latch are fed by the same signal value\[0\]" {  } { { "Lab12.v" "" { Text "D:/MyCSE2441Labs/lab12/Lab12.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714083712570 ""}  } { { "Lab12.v" "" { Text "D:/MyCSE2441Labs/lab12/Lab12.v" 28 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714083712570 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1714083712641 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1714083712903 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/MyCSE2441Labs/lab12/output_files/Lab12.map.smsg " "Generated suppressed messages file D:/MyCSE2441Labs/lab12/output_files/Lab12.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714083712954 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1714083713259 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714083713259 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "88 " "Implemented 88 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1714083713491 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1714083713491 ""} { "Info" "ICUT_CUT_TM_LCELLS" "72 " "Implemented 72 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1714083713491 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1714083713491 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4778 " "Peak virtual memory: 4778 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714083713756 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 25 17:21:53 2024 " "Processing ended: Thu Apr 25 17:21:53 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714083713756 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714083713756 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714083713756 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1714083713756 ""}
