INFO: [VRFC 10-163] Analyzing VHDL file "D:/Memory_Core/VUT Fekt/DEL-L/UD_counter/UD_counter.srcs/sim_1/new/C_UD_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_UD_counter'
