Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: F:/Vivado/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_behav xil_defaultlib.testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-8759] array bounds of function return type do not match array bounds of function return value [C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.srcs/sources_1/new/mnemonic_pack.vhd:86]
WARNING: [VRFC 10-8759] array bounds of function return type do not match array bounds of function return value [C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.srcs/sources_1/new/mnemonic_pack.vhd:81]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mem_pack
Compiling package xil_defaultlib.mux_types
Compiling package xil_defaultlib.def_pack
Compiling package xil_defaultlib.mnemonic_pack
Compiling package ieee.numeric_bit
Compiling package xil_defaultlib.io_pack
Compiling package xil_defaultlib.init_pack
Compiling architecture rtl of entity xil_defaultlib.MUX [\MUX(n=3)\]
Compiling architecture rtl of entity xil_defaultlib.MUX [\MUX(n=1)\]
Compiling architecture rtl of entity xil_defaultlib.MUX [mux_default]
Compiling architecture rtl of entity xil_defaultlib.signext [\signext(w=12)\]
Compiling architecture rtl of entity xil_defaultlib.signext [\signext(w=20)\]
Compiling architecture rtl of entity xil_defaultlib.zeroext [\zeroext(w=12)\]
Compiling architecture rtl of entity xil_defaultlib.zeroext [\zeroext(w=1)\]
Compiling architecture rtl of entity xil_defaultlib.adder [adder_default]
Compiling architecture rtl of entity xil_defaultlib.cmpf [cmpf_default]
Compiling architecture rtl of entity xil_defaultlib.cmpuf [cmpuf_default]
Compiling architecture rtl of entity xil_defaultlib.MUX1 [\MUX1(n=3)\]
Compiling architecture rtl of entity xil_defaultlib.SLLf [sllf_default]
Compiling architecture rtl of entity xil_defaultlib.SRf [srf_default]
Compiling architecture rtl of entity xil_defaultlib.XORf [xorf_default]
Compiling architecture rtl of entity xil_defaultlib.ANDf [andf_default]
Compiling architecture rtl of entity xil_defaultlib.ORf [orf_default]
Compiling architecture rtl of entity xil_defaultlib.ALUdp [aludp_default]
Compiling architecture rtl of entity xil_defaultlib.reg [\reg(w=32,rising=false)\]
Compiling architecture rtl of entity xil_defaultlib.MUX [\MUX(n=5)\]
Compiling architecture rtl of entity xil_defaultlib.regs [regs_default]
Compiling architecture rtl of entity xil_defaultlib.reg [\reg(w=32,rising=true)\]
Compiling architecture rtl of entity xil_defaultlib.instr_dec [instr_dec_default]
Compiling architecture rtl of entity xil_defaultlib.INCf [incf_default]
Compiling architecture structural of entity xil_defaultlib.cpu [\cpu(simulation=true)\]
Compiling architecture rtl of entity xil_defaultlib.mem [\mem(simulation=true)\]
Compiling architecture structural of entity xil_defaultlib.SOC [\SOC(simulation=true)\]
Compiling architecture tb of entity xil_defaultlib.testbench
Built simulation snapshot testbench_behav
