// Seed: 3450048657
module module_0;
  assign module_1.id_3 = 0;
  if (1) assign id_1 = id_1 ? 1 : id_1;
  else assign id_2 = id_2;
  assign module_2.id_11 = 0;
endmodule
module module_1 (
    id_1
);
  input wire id_1;
  tri0 id_2;
  always $display(-1, id_1);
  assign id_3 = 1;
  module_0 modCall_1 ();
  parameter id_4 = id_2;
  wire id_5;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12#(
        .id_13(id_14),
        .id_15(-1'b0 ^ -1)
    ),
    id_16,
    id_17,
    id_18,
    id_19
);
  inout wire id_16;
  input wire id_15;
  inout wire id_14;
  inout wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_17 = -1 & 1;
  module_0 modCall_1 ();
  initial id_11 = -1 * id_5;
endmodule
