<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="mul_mec_matrix/mul_mec_matrix.cl:21:2" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" ID="bb5.load.14" VarName="I" LoopLoc="mul_mec_matrix/mul_mec_matrix.cl:21:2" LoopName="anonymous"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="mul_mec_matrix/mul_mec_matrix.cl:21:2" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of variable length has been inferred" OldID="bb5.load.22" ID="scevgep.seq" VarName="K" LoopLoc="mul_mec_matrix/mul_mec_matrix.cl:21:2" LoopName="anonymous"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="mul_mec_matrix/mul_mec_matrix.cl:3:30" msg_id="214-232" msg_severity="INFO" msg_body="Access call is in the conditional branch" resolution="214-232" ID="scevgep.seq" VarName="K" LoopLoc="mul_mec_matrix/mul_mec_matrix.cl:3:30" LoopName="XCL_WG_DIM_X"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="mul_mec_matrix/mul_mec_matrix.cl:3:30" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 6 has been inferred" OldID="kernel.loop.inc0.store.4" ID="scevgep4.seq" VarName="O" LoopLoc="mul_mec_matrix/mul_mec_matrix.cl:3:30" LoopName="XCL_WG_DIM_X"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="mul_mec_matrix/mul_mec_matrix.cl:3:30" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" ID="scevgep4.seq" VarName="O" LoopLoc="mul_mec_matrix/mul_mec_matrix.cl:3:30" LoopName="XCL_WG_DIM_Y"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="mul_mec_matrix/mul_mec_matrix.cl:3:30" msg_id="214-120" msg_severity="INFO" msg_body="Could not widen since the size of type 'i32' is greater than or equal to the max_widen_bitwidth threshold of '0'." ID="scevgep4.seq" VarName="O"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="PrefetchedPassed" src_info="mul_mec_matrix/mul_mec_matrix.cl:3:30" msg_id="214-119" msg_severity="INFO" msg_body="Prefetched write 32 x 6bits" ID="scevgep4wseq" VarName="O"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="mul_mec_matrix/mul_mec_matrix.cl:21:2" msg_id="214-120" msg_severity="INFO" msg_body="Could not widen since the size of type 'i32' is greater than or equal to the max_widen_bitwidth threshold of '0'." ID="scevgep.seq" VarName="K"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="mul_mec_matrix/mul_mec_matrix.cl:3:30" msg_id="214-120" msg_severity="INFO" msg_body="Could not widen since the size of type 'i32' is greater than or equal to the max_widen_bitwidth threshold of '0'." ID="scevgep4wseq" VarName="O"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="mul_mec_matrix/mul_mec_matrix.cl:21:2" msg_id="214-120" msg_severity="INFO" msg_body="Could not widen since the size of type 'i32' is greater than or equal to the max_widen_bitwidth threshold of '0'." ID="scevgep.seq" VarName="K"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="mul_mec_matrix/mul_mec_matrix.cl:3:30" msg_id="214-120" msg_severity="INFO" msg_body="Could not widen since the size of type 'i32' is greater than or equal to the max_widen_bitwidth threshold of '0'." ID="scevgep4wseq" VarName="O"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="mul_mec_matrix/mul_mec_matrix.cl:21:2" msg_id="214-120" msg_severity="INFO" msg_body="Could not widen since the size of type 'i32' is greater than or equal to the max_widen_bitwidth threshold of '0'." ID="scevgep.seq" VarName="K"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="BurstConflictMissed" src_info="mul_mec_matrix/mul_mec_matrix.cl:21:2" msg_id="214-224" msg_severity="INFO" msg_body="Could not burst due to multiple potential reads to the same bundle in the same region." resolution="214-224" BundleName="gmem"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="mul_mec_matrix/mul_mec_matrix.cl:3:30" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 6 and bit width 32 has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings."/>
</VitisHLS:BurstInfo>

