<stg><name>gemm</name>


<trans_list>

<trans id="2444" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2116" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2117" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2118" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2119" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2120" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2121" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2122" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2123" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2124" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2125" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2126" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2127" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2128" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2129" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2130" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2131" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2132" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2133" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2134" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2135" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2136" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2137" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2138" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2139" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2140" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2141" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2142" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2143" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2144" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2145" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2146" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2147" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2148" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2149" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2150" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2151" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2152" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2153" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2154" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2155" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2156" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2157" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2158" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2159" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2160" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2161" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2162" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2163" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2164" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2165" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2166" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2167" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2168" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2169" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2170" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2171" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2172" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2173" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2174" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2175" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2176" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2177" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2178" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2179" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2180" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2181" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2182" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2183" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2184" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2185" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2186" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2187" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2188" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2189" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2190" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2191" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2192" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2193" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2194" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2195" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2196" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2197" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2198" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2199" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2200" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2201" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2202" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2203" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2204" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2205" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2206" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2207" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2208" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2209" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2210" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2211" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2212" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2213" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2214" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2215" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2216" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2217" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2218" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2219" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2220" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2221" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2222" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2223" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2224" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2225" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2226" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2227" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2228" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2229" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2230" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2231" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2232" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2233" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2234" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2235" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2236" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2237" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2238" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2239" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2240" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2241" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2242" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2243" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2244" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2245" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2246" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2247" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2248" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2249" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2250" from="136" to="137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2251" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2252" from="138" to="139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2253" from="139" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2254" from="140" to="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2255" from="141" to="142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2256" from="142" to="143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2257" from="143" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2258" from="144" to="145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2259" from="145" to="146">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2260" from="146" to="147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2261" from="147" to="148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2262" from="148" to="149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2263" from="149" to="150">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2264" from="150" to="151">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2265" from="151" to="152">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2266" from="152" to="153">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2267" from="153" to="154">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2268" from="154" to="155">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2269" from="155" to="156">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2270" from="156" to="157">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2271" from="157" to="158">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2272" from="158" to="159">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2273" from="159" to="160">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2274" from="160" to="161">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2275" from="161" to="162">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2276" from="162" to="163">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2277" from="163" to="164">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2278" from="164" to="165">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2279" from="165" to="166">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2280" from="166" to="167">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2281" from="167" to="168">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2282" from="168" to="169">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2283" from="169" to="170">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2284" from="170" to="171">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2285" from="171" to="172">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2286" from="172" to="173">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2287" from="173" to="174">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2288" from="174" to="175">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2289" from="175" to="176">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2290" from="176" to="177">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2291" from="177" to="178">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2292" from="178" to="179">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2293" from="179" to="180">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2294" from="180" to="181">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2295" from="181" to="182">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2296" from="182" to="183">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2297" from="183" to="184">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2298" from="184" to="185">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2299" from="185" to="186">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2300" from="186" to="187">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2301" from="187" to="188">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2302" from="188" to="189">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2303" from="189" to="190">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2304" from="190" to="191">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2305" from="191" to="192">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2306" from="192" to="193">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2307" from="193" to="194">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2308" from="194" to="195">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2309" from="195" to="196">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2310" from="196" to="197">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2311" from="197" to="198">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2312" from="198" to="199">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2313" from="199" to="200">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2314" from="200" to="201">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2315" from="201" to="202">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2316" from="202" to="203">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2317" from="203" to="204">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2318" from="204" to="205">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2319" from="205" to="206">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2320" from="206" to="207">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2321" from="207" to="208">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2322" from="208" to="209">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2323" from="209" to="210">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2324" from="210" to="211">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2325" from="211" to="212">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2326" from="212" to="213">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2327" from="213" to="214">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2328" from="214" to="215">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2329" from="215" to="216">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2330" from="216" to="217">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2331" from="217" to="218">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2332" from="218" to="219">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2333" from="219" to="220">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2334" from="220" to="221">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2335" from="221" to="222">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2336" from="222" to="223">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2337" from="223" to="224">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2338" from="224" to="225">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2339" from="225" to="226">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2340" from="226" to="227">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2341" from="227" to="228">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2342" from="228" to="229">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2343" from="229" to="230">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2344" from="230" to="231">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2345" from="231" to="232">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2346" from="232" to="233">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2347" from="233" to="234">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2348" from="234" to="235">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2349" from="235" to="236">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2350" from="236" to="237">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2351" from="237" to="238">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2352" from="238" to="239">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2353" from="239" to="240">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2354" from="240" to="241">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2355" from="241" to="242">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2356" from="242" to="243">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2357" from="243" to="244">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2358" from="244" to="245">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2359" from="245" to="246">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2360" from="246" to="247">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2361" from="247" to="248">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2362" from="248" to="249">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2363" from="249" to="250">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2364" from="250" to="251">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2365" from="251" to="252">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2366" from="252" to="253">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2367" from="253" to="254">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2368" from="254" to="255">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2369" from="255" to="256">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2370" from="256" to="257">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2371" from="257" to="258">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2372" from="258" to="259">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2373" from="259" to="260">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2374" from="260" to="261">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2375" from="261" to="262">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2376" from="262" to="263">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2377" from="263" to="264">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2378" from="264" to="265">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2379" from="265" to="266">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2380" from="266" to="267">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2381" from="267" to="268">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2382" from="268" to="269">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2383" from="269" to="270">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2384" from="270" to="271">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2385" from="271" to="272">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2386" from="272" to="273">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2387" from="273" to="274">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2388" from="274" to="275">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2389" from="275" to="276">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2390" from="276" to="277">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2391" from="277" to="278">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2392" from="278" to="279">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2393" from="279" to="280">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2394" from="280" to="281">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2395" from="281" to="282">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2396" from="282" to="283">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2397" from="283" to="284">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2398" from="284" to="285">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2399" from="285" to="286">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2400" from="286" to="287">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2401" from="287" to="288">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2402" from="288" to="289">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2403" from="289" to="290">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2404" from="290" to="291">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2405" from="291" to="292">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2406" from="292" to="293">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2407" from="293" to="294">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2408" from="294" to="295">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2409" from="295" to="296">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2410" from="296" to="297">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2411" from="297" to="298">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2412" from="298" to="299">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2413" from="299" to="300">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2414" from="300" to="301">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2415" from="301" to="302">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2416" from="302" to="303">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2417" from="303" to="304">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2418" from="304" to="305">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2419" from="305" to="306">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2420" from="306" to="307">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2421" from="307" to="308">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2422" from="308" to="309">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2423" from="309" to="310">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2424" from="310" to="311">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2425" from="311" to="312">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2426" from="312" to="313">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2427" from="313" to="314">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2428" from="314" to="315">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2429" from="315" to="316">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2430" from="316" to="317">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2431" from="317" to="318">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2432" from="318" to="319">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2433" from="319" to="320">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2434" from="320" to="321">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2435" from="321" to="322">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2436" from="322" to="323">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2437" from="323" to="324">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2438" from="324" to="325">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2439" from="325" to="326">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2440" from="326" to="327">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2441" from="327" to="328">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="331" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="7" op_0_bw="32">
<![CDATA[
entry:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="332" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="7" op_0_bw="32">
<![CDATA[
entry:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="333" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="13" op_0_bw="32">
<![CDATA[
entry:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="334" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:3 %spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln3"/></StgValue>
</operation>

<operation id="335" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %m1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="336" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
entry:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %m1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="337" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %m2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="338" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
entry:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %m2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="339" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %prod, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="340" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
entry:9 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %prod

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="341" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:10 %store_ln8 = store i13 0, i13 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln8"/></StgValue>
</operation>

<operation id="342" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry:11 %store_ln8 = store i7 0, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln8"/></StgValue>
</operation>

<operation id="343" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry:12 %store_ln8 = store i7 0, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln8"/></StgValue>
</operation>

<operation id="344" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
entry:13 %br_ln8 = br void %inner

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>

<operation id="345" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
inner:0 %i_1 = load i7 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="346" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
inner:1 %indvar_flatten_load = load i13 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="347" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="6" op_0_bw="7">
<![CDATA[
inner:2 %empty = trunc i7 %i_1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="348" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
inner:3 %shl_ln = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %empty, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="349" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
inner:4 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="350" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
inner:5 %icmp_ln8 = icmp_eq  i13 %indvar_flatten_load, i13 4096

]]></Node>
<StgValue><ssdm name="icmp_ln8"/></StgValue>
</operation>

<operation id="351" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
inner:6 %add_ln8 = add i13 %indvar_flatten_load, i13 1

]]></Node>
<StgValue><ssdm name="add_ln8"/></StgValue>
</operation>

<operation id="352" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
inner:7 %br_ln8 = br i1 %icmp_ln8, void %for.inc19, void %for.end21

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>

<operation id="353" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc19:0 %j_load = load i7 %j

]]></Node>
<StgValue><ssdm name="j_load"/></StgValue>
</operation>

<operation id="354" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc19:3 %icmp_ln9 = icmp_eq  i7 %j_load, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln9"/></StgValue>
</operation>

<operation id="355" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc19:4 %select_ln4 = select i1 %icmp_ln9, i7 0, i7 %j_load

]]></Node>
<StgValue><ssdm name="select_ln4"/></StgValue>
</operation>

<operation id="356" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc19:5 %add_ln8_1 = add i7 %i_1, i7 1

]]></Node>
<StgValue><ssdm name="add_ln8_1"/></StgValue>
</operation>

<operation id="357" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="6" op_0_bw="7">
<![CDATA[
for.inc19:6 %empty_7 = trunc i7 %add_ln8_1

]]></Node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="358" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc19:7 %select_ln4_1 = select i1 %icmp_ln9, i6 %empty_7, i6 %empty

]]></Node>
<StgValue><ssdm name="select_ln4_1"/></StgValue>
</operation>

<operation id="359" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc19:8 %shl_ln14_mid1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %empty_7, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln14_mid1"/></StgValue>
</operation>

<operation id="360" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc19:9 %select_ln4_2 = select i1 %icmp_ln9, i12 %shl_ln14_mid1, i12 %shl_ln

]]></Node>
<StgValue><ssdm name="select_ln4_2"/></StgValue>
</operation>

<operation id="361" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:10 %zext_ln4 = zext i12 %select_ln4_2

]]></Node>
<StgValue><ssdm name="zext_ln4"/></StgValue>
</operation>

<operation id="362" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19:11 %m1_addr = getelementptr i64 %m1, i64 0, i64 %zext_ln4

]]></Node>
<StgValue><ssdm name="m1_addr"/></StgValue>
</operation>

<operation id="363" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:12 %m1_load = load i12 %m1_addr

]]></Node>
<StgValue><ssdm name="m1_load"/></StgValue>
</operation>

<operation id="364" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc19:14 %or_ln4 = or i12 %select_ln4_2, i12 1

]]></Node>
<StgValue><ssdm name="or_ln4"/></StgValue>
</operation>

<operation id="365" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:15 %zext_ln4_1 = zext i12 %or_ln4

]]></Node>
<StgValue><ssdm name="zext_ln4_1"/></StgValue>
</operation>

<operation id="366" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19:16 %m1_addr_1 = getelementptr i64 %m1, i64 0, i64 %zext_ln4_1

]]></Node>
<StgValue><ssdm name="m1_addr_1"/></StgValue>
</operation>

<operation id="367" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:17 %m1_load_1 = load i12 %m1_addr_1

]]></Node>
<StgValue><ssdm name="m1_load_1"/></StgValue>
</operation>

<operation id="368" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc19:330 %select_ln8 = select i1 %icmp_ln9, i7 %add_ln8_1, i7 %i_1

]]></Node>
<StgValue><ssdm name="select_ln8"/></StgValue>
</operation>

<operation id="369" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="6" op_0_bw="7">
<![CDATA[
for.inc19:332 %trunc_ln14 = trunc i7 %select_ln4

]]></Node>
<StgValue><ssdm name="trunc_ln14"/></StgValue>
</operation>

<operation id="370" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="64" op_0_bw="6">
<![CDATA[
for.inc19:333 %zext_ln14 = zext i6 %trunc_ln14

]]></Node>
<StgValue><ssdm name="zext_ln14"/></StgValue>
</operation>

<operation id="371" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19:334 %m2_addr = getelementptr i64 %m2, i64 0, i64 %zext_ln14

]]></Node>
<StgValue><ssdm name="m2_addr"/></StgValue>
</operation>

<operation id="372" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:335 %m2_load = load i12 %m2_addr

]]></Node>
<StgValue><ssdm name="m2_load"/></StgValue>
</operation>

<operation id="373" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="6">
<![CDATA[
for.inc19:339 %zext_ln14_1_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 1, i6 %trunc_ln14

]]></Node>
<StgValue><ssdm name="zext_ln14_1_cast"/></StgValue>
</operation>

<operation id="374" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="64" op_0_bw="7">
<![CDATA[
for.inc19:340 %zext_ln14_1 = zext i7 %zext_ln14_1_cast

]]></Node>
<StgValue><ssdm name="zext_ln14_1"/></StgValue>
</operation>

<operation id="375" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19:341 %m2_addr_1 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_1

]]></Node>
<StgValue><ssdm name="m2_addr_1"/></StgValue>
</operation>

<operation id="376" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:342 %m2_load_1 = load i12 %m2_addr_1

]]></Node>
<StgValue><ssdm name="m2_load_1"/></StgValue>
</operation>

<operation id="377" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc19:785 %add_ln9 = add i7 %select_ln4, i7 1

]]></Node>
<StgValue><ssdm name="add_ln9"/></StgValue>
</operation>

<operation id="378" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc19:786 %store_ln9 = store i13 %add_ln8, i13 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>

<operation id="379" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc19:787 %store_ln9 = store i7 %select_ln8, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>

<operation id="380" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc19:788 %store_ln9 = store i7 %add_ln9, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="381" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:12 %m1_load = load i12 %m1_addr

]]></Node>
<StgValue><ssdm name="m1_load"/></StgValue>
</operation>

<operation id="382" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:17 %m1_load_1 = load i12 %m1_addr_1

]]></Node>
<StgValue><ssdm name="m1_load_1"/></StgValue>
</operation>

<operation id="383" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc19:19 %or_ln4_1 = or i12 %select_ln4_2, i12 2

]]></Node>
<StgValue><ssdm name="or_ln4_1"/></StgValue>
</operation>

<operation id="384" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:20 %zext_ln4_2 = zext i12 %or_ln4_1

]]></Node>
<StgValue><ssdm name="zext_ln4_2"/></StgValue>
</operation>

<operation id="385" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19:21 %m1_addr_2 = getelementptr i64 %m1, i64 0, i64 %zext_ln4_2

]]></Node>
<StgValue><ssdm name="m1_addr_2"/></StgValue>
</operation>

<operation id="386" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:22 %m1_load_2 = load i12 %m1_addr_2

]]></Node>
<StgValue><ssdm name="m1_load_2"/></StgValue>
</operation>

<operation id="387" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc19:24 %or_ln4_2 = or i12 %select_ln4_2, i12 3

]]></Node>
<StgValue><ssdm name="or_ln4_2"/></StgValue>
</operation>

<operation id="388" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:25 %zext_ln4_3 = zext i12 %or_ln4_2

]]></Node>
<StgValue><ssdm name="zext_ln4_3"/></StgValue>
</operation>

<operation id="389" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19:26 %m1_addr_3 = getelementptr i64 %m1, i64 0, i64 %zext_ln4_3

]]></Node>
<StgValue><ssdm name="m1_addr_3"/></StgValue>
</operation>

<operation id="390" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:27 %m1_load_3 = load i12 %m1_addr_3

]]></Node>
<StgValue><ssdm name="m1_load_3"/></StgValue>
</operation>

<operation id="391" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:335 %m2_load = load i12 %m2_addr

]]></Node>
<StgValue><ssdm name="m2_load"/></StgValue>
</operation>

<operation id="392" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:342 %m2_load_1 = load i12 %m2_addr_1

]]></Node>
<StgValue><ssdm name="m2_load_1"/></StgValue>
</operation>

<operation id="393" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="6">
<![CDATA[
for.inc19:346 %zext_ln14_2_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 2, i6 %trunc_ln14

]]></Node>
<StgValue><ssdm name="zext_ln14_2_cast"/></StgValue>
</operation>

<operation id="394" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="64" op_0_bw="8">
<![CDATA[
for.inc19:347 %zext_ln14_2 = zext i8 %zext_ln14_2_cast

]]></Node>
<StgValue><ssdm name="zext_ln14_2"/></StgValue>
</operation>

<operation id="395" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19:348 %m2_addr_2 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_2

]]></Node>
<StgValue><ssdm name="m2_addr_2"/></StgValue>
</operation>

<operation id="396" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:349 %m2_load_2 = load i12 %m2_addr_2

]]></Node>
<StgValue><ssdm name="m2_load_2"/></StgValue>
</operation>

<operation id="397" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="8" op_0_bw="7">
<![CDATA[
for.inc19:353 %sext_ln14 = sext i7 %zext_ln14_1_cast

]]></Node>
<StgValue><ssdm name="sext_ln14"/></StgValue>
</operation>

<operation id="398" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="64" op_0_bw="8">
<![CDATA[
for.inc19:354 %zext_ln14_3 = zext i8 %sext_ln14

]]></Node>
<StgValue><ssdm name="zext_ln14_3"/></StgValue>
</operation>

<operation id="399" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19:355 %m2_addr_3 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_3

]]></Node>
<StgValue><ssdm name="m2_addr_3"/></StgValue>
</operation>

<operation id="400" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:356 %m2_load_3 = load i12 %m2_addr_3

]]></Node>
<StgValue><ssdm name="m2_load_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="401" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="64">
<![CDATA[
for.inc19:13 %bitcast_ln4 = bitcast i64 %m1_load

]]></Node>
<StgValue><ssdm name="bitcast_ln4"/></StgValue>
</operation>

<operation id="402" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64">
<![CDATA[
for.inc19:18 %bitcast_ln4_1 = bitcast i64 %m1_load_1

]]></Node>
<StgValue><ssdm name="bitcast_ln4_1"/></StgValue>
</operation>

<operation id="403" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:22 %m1_load_2 = load i12 %m1_addr_2

]]></Node>
<StgValue><ssdm name="m1_load_2"/></StgValue>
</operation>

<operation id="404" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:27 %m1_load_3 = load i12 %m1_addr_3

]]></Node>
<StgValue><ssdm name="m1_load_3"/></StgValue>
</operation>

<operation id="405" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc19:29 %or_ln4_3 = or i12 %select_ln4_2, i12 4

]]></Node>
<StgValue><ssdm name="or_ln4_3"/></StgValue>
</operation>

<operation id="406" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:30 %zext_ln4_4 = zext i12 %or_ln4_3

]]></Node>
<StgValue><ssdm name="zext_ln4_4"/></StgValue>
</operation>

<operation id="407" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19:31 %m1_addr_4 = getelementptr i64 %m1, i64 0, i64 %zext_ln4_4

]]></Node>
<StgValue><ssdm name="m1_addr_4"/></StgValue>
</operation>

<operation id="408" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:32 %m1_load_4 = load i12 %m1_addr_4

]]></Node>
<StgValue><ssdm name="m1_load_4"/></StgValue>
</operation>

<operation id="409" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc19:34 %or_ln4_4 = or i12 %select_ln4_2, i12 5

]]></Node>
<StgValue><ssdm name="or_ln4_4"/></StgValue>
</operation>

<operation id="410" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:35 %zext_ln4_5 = zext i12 %or_ln4_4

]]></Node>
<StgValue><ssdm name="zext_ln4_5"/></StgValue>
</operation>

<operation id="411" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19:36 %m1_addr_5 = getelementptr i64 %m1, i64 0, i64 %zext_ln4_5

]]></Node>
<StgValue><ssdm name="m1_addr_5"/></StgValue>
</operation>

<operation id="412" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:37 %m1_load_5 = load i12 %m1_addr_5

]]></Node>
<StgValue><ssdm name="m1_load_5"/></StgValue>
</operation>

<operation id="413" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="64" op_0_bw="64">
<![CDATA[
for.inc19:336 %bitcast_ln14 = bitcast i64 %m2_load

]]></Node>
<StgValue><ssdm name="bitcast_ln14"/></StgValue>
</operation>

<operation id="414" st_id="3" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:337 %mult = dmul i64 %bitcast_ln4, i64 %bitcast_ln14

]]></Node>
<StgValue><ssdm name="mult"/></StgValue>
</operation>

<operation id="415" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="64" op_0_bw="64">
<![CDATA[
for.inc19:343 %bitcast_ln14_1 = bitcast i64 %m2_load_1

]]></Node>
<StgValue><ssdm name="bitcast_ln14_1"/></StgValue>
</operation>

<operation id="416" st_id="3" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:344 %mult_1 = dmul i64 %bitcast_ln4_1, i64 %bitcast_ln14_1

]]></Node>
<StgValue><ssdm name="mult_1"/></StgValue>
</operation>

<operation id="417" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:349 %m2_load_2 = load i12 %m2_addr_2

]]></Node>
<StgValue><ssdm name="m2_load_2"/></StgValue>
</operation>

<operation id="418" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:356 %m2_load_3 = load i12 %m2_addr_3

]]></Node>
<StgValue><ssdm name="m2_load_3"/></StgValue>
</operation>

<operation id="419" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="6">
<![CDATA[
for.inc19:360 %zext_ln14_4_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i6, i3 4, i6 %trunc_ln14

]]></Node>
<StgValue><ssdm name="zext_ln14_4_cast"/></StgValue>
</operation>

<operation id="420" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="64" op_0_bw="9">
<![CDATA[
for.inc19:361 %zext_ln14_4 = zext i9 %zext_ln14_4_cast

]]></Node>
<StgValue><ssdm name="zext_ln14_4"/></StgValue>
</operation>

<operation id="421" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19:362 %m2_addr_4 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_4

]]></Node>
<StgValue><ssdm name="m2_addr_4"/></StgValue>
</operation>

<operation id="422" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:363 %m2_load_4 = load i12 %m2_addr_4

]]></Node>
<StgValue><ssdm name="m2_load_4"/></StgValue>
</operation>

<operation id="423" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="6">
<![CDATA[
for.inc19:367 %zext_ln14_5_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i6, i3 5, i6 %trunc_ln14

]]></Node>
<StgValue><ssdm name="zext_ln14_5_cast"/></StgValue>
</operation>

<operation id="424" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="64" op_0_bw="9">
<![CDATA[
for.inc19:368 %zext_ln14_5 = zext i9 %zext_ln14_5_cast

]]></Node>
<StgValue><ssdm name="zext_ln14_5"/></StgValue>
</operation>

<operation id="425" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19:369 %m2_addr_5 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_5

]]></Node>
<StgValue><ssdm name="m2_addr_5"/></StgValue>
</operation>

<operation id="426" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:370 %m2_load_5 = load i12 %m2_addr_5

]]></Node>
<StgValue><ssdm name="m2_load_5"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="427" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64">
<![CDATA[
for.inc19:23 %bitcast_ln4_2 = bitcast i64 %m1_load_2

]]></Node>
<StgValue><ssdm name="bitcast_ln4_2"/></StgValue>
</operation>

<operation id="428" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64">
<![CDATA[
for.inc19:28 %bitcast_ln4_3 = bitcast i64 %m1_load_3

]]></Node>
<StgValue><ssdm name="bitcast_ln4_3"/></StgValue>
</operation>

<operation id="429" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:32 %m1_load_4 = load i12 %m1_addr_4

]]></Node>
<StgValue><ssdm name="m1_load_4"/></StgValue>
</operation>

<operation id="430" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:37 %m1_load_5 = load i12 %m1_addr_5

]]></Node>
<StgValue><ssdm name="m1_load_5"/></StgValue>
</operation>

<operation id="431" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc19:39 %or_ln4_5 = or i12 %select_ln4_2, i12 6

]]></Node>
<StgValue><ssdm name="or_ln4_5"/></StgValue>
</operation>

<operation id="432" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:40 %zext_ln4_6 = zext i12 %or_ln4_5

]]></Node>
<StgValue><ssdm name="zext_ln4_6"/></StgValue>
</operation>

<operation id="433" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19:41 %m1_addr_6 = getelementptr i64 %m1, i64 0, i64 %zext_ln4_6

]]></Node>
<StgValue><ssdm name="m1_addr_6"/></StgValue>
</operation>

<operation id="434" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:42 %m1_load_6 = load i12 %m1_addr_6

]]></Node>
<StgValue><ssdm name="m1_load_6"/></StgValue>
</operation>

<operation id="435" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc19:44 %or_ln4_6 = or i12 %select_ln4_2, i12 7

]]></Node>
<StgValue><ssdm name="or_ln4_6"/></StgValue>
</operation>

<operation id="436" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:45 %zext_ln4_7 = zext i12 %or_ln4_6

]]></Node>
<StgValue><ssdm name="zext_ln4_7"/></StgValue>
</operation>

<operation id="437" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19:46 %m1_addr_7 = getelementptr i64 %m1, i64 0, i64 %zext_ln4_7

]]></Node>
<StgValue><ssdm name="m1_addr_7"/></StgValue>
</operation>

<operation id="438" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:47 %m1_load_7 = load i12 %m1_addr_7

]]></Node>
<StgValue><ssdm name="m1_load_7"/></StgValue>
</operation>

<operation id="439" st_id="4" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:337 %mult = dmul i64 %bitcast_ln4, i64 %bitcast_ln14

]]></Node>
<StgValue><ssdm name="mult"/></StgValue>
</operation>

<operation id="440" st_id="4" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:344 %mult_1 = dmul i64 %bitcast_ln4_1, i64 %bitcast_ln14_1

]]></Node>
<StgValue><ssdm name="mult_1"/></StgValue>
</operation>

<operation id="441" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="64" op_0_bw="64">
<![CDATA[
for.inc19:350 %bitcast_ln14_2 = bitcast i64 %m2_load_2

]]></Node>
<StgValue><ssdm name="bitcast_ln14_2"/></StgValue>
</operation>

<operation id="442" st_id="4" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:351 %mult_2 = dmul i64 %bitcast_ln4_2, i64 %bitcast_ln14_2

]]></Node>
<StgValue><ssdm name="mult_2"/></StgValue>
</operation>

<operation id="443" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="64" op_0_bw="64">
<![CDATA[
for.inc19:357 %bitcast_ln14_3 = bitcast i64 %m2_load_3

]]></Node>
<StgValue><ssdm name="bitcast_ln14_3"/></StgValue>
</operation>

<operation id="444" st_id="4" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:358 %mult_3 = dmul i64 %bitcast_ln4_3, i64 %bitcast_ln14_3

]]></Node>
<StgValue><ssdm name="mult_3"/></StgValue>
</operation>

<operation id="445" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:363 %m2_load_4 = load i12 %m2_addr_4

]]></Node>
<StgValue><ssdm name="m2_load_4"/></StgValue>
</operation>

<operation id="446" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:370 %m2_load_5 = load i12 %m2_addr_5

]]></Node>
<StgValue><ssdm name="m2_load_5"/></StgValue>
</operation>

<operation id="447" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="9" op_0_bw="8">
<![CDATA[
for.inc19:374 %sext_ln14_1 = sext i8 %zext_ln14_2_cast

]]></Node>
<StgValue><ssdm name="sext_ln14_1"/></StgValue>
</operation>

<operation id="448" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="64" op_0_bw="9">
<![CDATA[
for.inc19:375 %zext_ln14_6 = zext i9 %sext_ln14_1

]]></Node>
<StgValue><ssdm name="zext_ln14_6"/></StgValue>
</operation>

<operation id="449" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19:376 %m2_addr_6 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_6

]]></Node>
<StgValue><ssdm name="m2_addr_6"/></StgValue>
</operation>

<operation id="450" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:377 %m2_load_6 = load i12 %m2_addr_6

]]></Node>
<StgValue><ssdm name="m2_load_6"/></StgValue>
</operation>

<operation id="451" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="9" op_0_bw="7">
<![CDATA[
for.inc19:381 %sext_ln14_2 = sext i7 %zext_ln14_1_cast

]]></Node>
<StgValue><ssdm name="sext_ln14_2"/></StgValue>
</operation>

<operation id="452" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="64" op_0_bw="9">
<![CDATA[
for.inc19:382 %zext_ln14_7 = zext i9 %sext_ln14_2

]]></Node>
<StgValue><ssdm name="zext_ln14_7"/></StgValue>
</operation>

<operation id="453" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19:383 %m2_addr_7 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_7

]]></Node>
<StgValue><ssdm name="m2_addr_7"/></StgValue>
</operation>

<operation id="454" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:384 %m2_load_7 = load i12 %m2_addr_7

]]></Node>
<StgValue><ssdm name="m2_load_7"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="455" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64">
<![CDATA[
for.inc19:33 %bitcast_ln4_4 = bitcast i64 %m1_load_4

]]></Node>
<StgValue><ssdm name="bitcast_ln4_4"/></StgValue>
</operation>

<operation id="456" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="64">
<![CDATA[
for.inc19:38 %bitcast_ln4_5 = bitcast i64 %m1_load_5

]]></Node>
<StgValue><ssdm name="bitcast_ln4_5"/></StgValue>
</operation>

<operation id="457" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:42 %m1_load_6 = load i12 %m1_addr_6

]]></Node>
<StgValue><ssdm name="m1_load_6"/></StgValue>
</operation>

<operation id="458" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:47 %m1_load_7 = load i12 %m1_addr_7

]]></Node>
<StgValue><ssdm name="m1_load_7"/></StgValue>
</operation>

<operation id="459" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc19:49 %or_ln4_7 = or i12 %select_ln4_2, i12 8

]]></Node>
<StgValue><ssdm name="or_ln4_7"/></StgValue>
</operation>

<operation id="460" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:50 %zext_ln4_8 = zext i12 %or_ln4_7

]]></Node>
<StgValue><ssdm name="zext_ln4_8"/></StgValue>
</operation>

<operation id="461" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19:51 %m1_addr_8 = getelementptr i64 %m1, i64 0, i64 %zext_ln4_8

]]></Node>
<StgValue><ssdm name="m1_addr_8"/></StgValue>
</operation>

<operation id="462" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:52 %m1_load_8 = load i12 %m1_addr_8

]]></Node>
<StgValue><ssdm name="m1_load_8"/></StgValue>
</operation>

<operation id="463" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc19:54 %or_ln4_8 = or i12 %select_ln4_2, i12 9

]]></Node>
<StgValue><ssdm name="or_ln4_8"/></StgValue>
</operation>

<operation id="464" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:55 %zext_ln4_9 = zext i12 %or_ln4_8

]]></Node>
<StgValue><ssdm name="zext_ln4_9"/></StgValue>
</operation>

<operation id="465" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19:56 %m1_addr_9 = getelementptr i64 %m1, i64 0, i64 %zext_ln4_9

]]></Node>
<StgValue><ssdm name="m1_addr_9"/></StgValue>
</operation>

<operation id="466" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:57 %m1_load_9 = load i12 %m1_addr_9

]]></Node>
<StgValue><ssdm name="m1_load_9"/></StgValue>
</operation>

<operation id="467" st_id="5" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:337 %mult = dmul i64 %bitcast_ln4, i64 %bitcast_ln14

]]></Node>
<StgValue><ssdm name="mult"/></StgValue>
</operation>

<operation id="468" st_id="5" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:344 %mult_1 = dmul i64 %bitcast_ln4_1, i64 %bitcast_ln14_1

]]></Node>
<StgValue><ssdm name="mult_1"/></StgValue>
</operation>

<operation id="469" st_id="5" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:351 %mult_2 = dmul i64 %bitcast_ln4_2, i64 %bitcast_ln14_2

]]></Node>
<StgValue><ssdm name="mult_2"/></StgValue>
</operation>

<operation id="470" st_id="5" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:358 %mult_3 = dmul i64 %bitcast_ln4_3, i64 %bitcast_ln14_3

]]></Node>
<StgValue><ssdm name="mult_3"/></StgValue>
</operation>

<operation id="471" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="64" op_0_bw="64">
<![CDATA[
for.inc19:364 %bitcast_ln14_4 = bitcast i64 %m2_load_4

]]></Node>
<StgValue><ssdm name="bitcast_ln14_4"/></StgValue>
</operation>

<operation id="472" st_id="5" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:365 %mult_4 = dmul i64 %bitcast_ln4_4, i64 %bitcast_ln14_4

]]></Node>
<StgValue><ssdm name="mult_4"/></StgValue>
</operation>

<operation id="473" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="64" op_0_bw="64">
<![CDATA[
for.inc19:371 %bitcast_ln14_5 = bitcast i64 %m2_load_5

]]></Node>
<StgValue><ssdm name="bitcast_ln14_5"/></StgValue>
</operation>

<operation id="474" st_id="5" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:372 %mult_5 = dmul i64 %bitcast_ln4_5, i64 %bitcast_ln14_5

]]></Node>
<StgValue><ssdm name="mult_5"/></StgValue>
</operation>

<operation id="475" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:377 %m2_load_6 = load i12 %m2_addr_6

]]></Node>
<StgValue><ssdm name="m2_load_6"/></StgValue>
</operation>

<operation id="476" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:384 %m2_load_7 = load i12 %m2_addr_7

]]></Node>
<StgValue><ssdm name="m2_load_7"/></StgValue>
</operation>

<operation id="477" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
for.inc19:388 %zext_ln14_8_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 8, i6 %trunc_ln14

]]></Node>
<StgValue><ssdm name="zext_ln14_8_cast"/></StgValue>
</operation>

<operation id="478" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="64" op_0_bw="10">
<![CDATA[
for.inc19:389 %zext_ln14_8 = zext i10 %zext_ln14_8_cast

]]></Node>
<StgValue><ssdm name="zext_ln14_8"/></StgValue>
</operation>

<operation id="479" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19:390 %m2_addr_8 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_8

]]></Node>
<StgValue><ssdm name="m2_addr_8"/></StgValue>
</operation>

<operation id="480" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:391 %m2_load_8 = load i12 %m2_addr_8

]]></Node>
<StgValue><ssdm name="m2_load_8"/></StgValue>
</operation>

<operation id="481" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
for.inc19:395 %zext_ln14_9_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 9, i6 %trunc_ln14

]]></Node>
<StgValue><ssdm name="zext_ln14_9_cast"/></StgValue>
</operation>

<operation id="482" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="64" op_0_bw="10">
<![CDATA[
for.inc19:396 %zext_ln14_9 = zext i10 %zext_ln14_9_cast

]]></Node>
<StgValue><ssdm name="zext_ln14_9"/></StgValue>
</operation>

<operation id="483" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19:397 %m2_addr_9 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_9

]]></Node>
<StgValue><ssdm name="m2_addr_9"/></StgValue>
</operation>

<operation id="484" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:398 %m2_load_9 = load i12 %m2_addr_9

]]></Node>
<StgValue><ssdm name="m2_load_9"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="485" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64">
<![CDATA[
for.inc19:43 %bitcast_ln4_6 = bitcast i64 %m1_load_6

]]></Node>
<StgValue><ssdm name="bitcast_ln4_6"/></StgValue>
</operation>

<operation id="486" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64">
<![CDATA[
for.inc19:48 %bitcast_ln4_7 = bitcast i64 %m1_load_7

]]></Node>
<StgValue><ssdm name="bitcast_ln4_7"/></StgValue>
</operation>

<operation id="487" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:52 %m1_load_8 = load i12 %m1_addr_8

]]></Node>
<StgValue><ssdm name="m1_load_8"/></StgValue>
</operation>

<operation id="488" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:57 %m1_load_9 = load i12 %m1_addr_9

]]></Node>
<StgValue><ssdm name="m1_load_9"/></StgValue>
</operation>

<operation id="489" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc19:59 %or_ln4_9 = or i12 %select_ln4_2, i12 10

]]></Node>
<StgValue><ssdm name="or_ln4_9"/></StgValue>
</operation>

<operation id="490" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:60 %zext_ln4_10 = zext i12 %or_ln4_9

]]></Node>
<StgValue><ssdm name="zext_ln4_10"/></StgValue>
</operation>

<operation id="491" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19:61 %m1_addr_10 = getelementptr i64 %m1, i64 0, i64 %zext_ln4_10

]]></Node>
<StgValue><ssdm name="m1_addr_10"/></StgValue>
</operation>

<operation id="492" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:62 %m1_load_10 = load i12 %m1_addr_10

]]></Node>
<StgValue><ssdm name="m1_load_10"/></StgValue>
</operation>

<operation id="493" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc19:64 %or_ln4_10 = or i12 %select_ln4_2, i12 11

]]></Node>
<StgValue><ssdm name="or_ln4_10"/></StgValue>
</operation>

<operation id="494" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:65 %zext_ln4_11 = zext i12 %or_ln4_10

]]></Node>
<StgValue><ssdm name="zext_ln4_11"/></StgValue>
</operation>

<operation id="495" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19:66 %m1_addr_11 = getelementptr i64 %m1, i64 0, i64 %zext_ln4_11

]]></Node>
<StgValue><ssdm name="m1_addr_11"/></StgValue>
</operation>

<operation id="496" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:67 %m1_load_11 = load i12 %m1_addr_11

]]></Node>
<StgValue><ssdm name="m1_load_11"/></StgValue>
</operation>

<operation id="497" st_id="6" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:337 %mult = dmul i64 %bitcast_ln4, i64 %bitcast_ln14

]]></Node>
<StgValue><ssdm name="mult"/></StgValue>
</operation>

<operation id="498" st_id="6" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:344 %mult_1 = dmul i64 %bitcast_ln4_1, i64 %bitcast_ln14_1

]]></Node>
<StgValue><ssdm name="mult_1"/></StgValue>
</operation>

<operation id="499" st_id="6" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:351 %mult_2 = dmul i64 %bitcast_ln4_2, i64 %bitcast_ln14_2

]]></Node>
<StgValue><ssdm name="mult_2"/></StgValue>
</operation>

<operation id="500" st_id="6" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:358 %mult_3 = dmul i64 %bitcast_ln4_3, i64 %bitcast_ln14_3

]]></Node>
<StgValue><ssdm name="mult_3"/></StgValue>
</operation>

<operation id="501" st_id="6" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:365 %mult_4 = dmul i64 %bitcast_ln4_4, i64 %bitcast_ln14_4

]]></Node>
<StgValue><ssdm name="mult_4"/></StgValue>
</operation>

<operation id="502" st_id="6" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:372 %mult_5 = dmul i64 %bitcast_ln4_5, i64 %bitcast_ln14_5

]]></Node>
<StgValue><ssdm name="mult_5"/></StgValue>
</operation>

<operation id="503" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="64" op_0_bw="64">
<![CDATA[
for.inc19:378 %bitcast_ln14_6 = bitcast i64 %m2_load_6

]]></Node>
<StgValue><ssdm name="bitcast_ln14_6"/></StgValue>
</operation>

<operation id="504" st_id="6" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:379 %mult_6 = dmul i64 %bitcast_ln4_6, i64 %bitcast_ln14_6

]]></Node>
<StgValue><ssdm name="mult_6"/></StgValue>
</operation>

<operation id="505" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="64" op_0_bw="64">
<![CDATA[
for.inc19:385 %bitcast_ln14_7 = bitcast i64 %m2_load_7

]]></Node>
<StgValue><ssdm name="bitcast_ln14_7"/></StgValue>
</operation>

<operation id="506" st_id="6" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:386 %mult_7 = dmul i64 %bitcast_ln4_7, i64 %bitcast_ln14_7

]]></Node>
<StgValue><ssdm name="mult_7"/></StgValue>
</operation>

<operation id="507" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:391 %m2_load_8 = load i12 %m2_addr_8

]]></Node>
<StgValue><ssdm name="m2_load_8"/></StgValue>
</operation>

<operation id="508" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:398 %m2_load_9 = load i12 %m2_addr_9

]]></Node>
<StgValue><ssdm name="m2_load_9"/></StgValue>
</operation>

<operation id="509" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
for.inc19:402 %zext_ln14_10_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 10, i6 %trunc_ln14

]]></Node>
<StgValue><ssdm name="zext_ln14_10_cast"/></StgValue>
</operation>

<operation id="510" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="64" op_0_bw="10">
<![CDATA[
for.inc19:403 %zext_ln14_10 = zext i10 %zext_ln14_10_cast

]]></Node>
<StgValue><ssdm name="zext_ln14_10"/></StgValue>
</operation>

<operation id="511" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19:404 %m2_addr_10 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_10

]]></Node>
<StgValue><ssdm name="m2_addr_10"/></StgValue>
</operation>

<operation id="512" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:405 %m2_load_10 = load i12 %m2_addr_10

]]></Node>
<StgValue><ssdm name="m2_load_10"/></StgValue>
</operation>

<operation id="513" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
for.inc19:409 %zext_ln14_11_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 11, i6 %trunc_ln14

]]></Node>
<StgValue><ssdm name="zext_ln14_11_cast"/></StgValue>
</operation>

<operation id="514" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="64" op_0_bw="10">
<![CDATA[
for.inc19:410 %zext_ln14_11 = zext i10 %zext_ln14_11_cast

]]></Node>
<StgValue><ssdm name="zext_ln14_11"/></StgValue>
</operation>

<operation id="515" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19:411 %m2_addr_11 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_11

]]></Node>
<StgValue><ssdm name="m2_addr_11"/></StgValue>
</operation>

<operation id="516" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:412 %m2_load_11 = load i12 %m2_addr_11

]]></Node>
<StgValue><ssdm name="m2_load_11"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="517" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="64">
<![CDATA[
for.inc19:53 %bitcast_ln4_8 = bitcast i64 %m1_load_8

]]></Node>
<StgValue><ssdm name="bitcast_ln4_8"/></StgValue>
</operation>

<operation id="518" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="64">
<![CDATA[
for.inc19:58 %bitcast_ln4_9 = bitcast i64 %m1_load_9

]]></Node>
<StgValue><ssdm name="bitcast_ln4_9"/></StgValue>
</operation>

<operation id="519" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:62 %m1_load_10 = load i12 %m1_addr_10

]]></Node>
<StgValue><ssdm name="m1_load_10"/></StgValue>
</operation>

<operation id="520" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:67 %m1_load_11 = load i12 %m1_addr_11

]]></Node>
<StgValue><ssdm name="m1_load_11"/></StgValue>
</operation>

<operation id="521" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc19:69 %or_ln4_11 = or i12 %select_ln4_2, i12 12

]]></Node>
<StgValue><ssdm name="or_ln4_11"/></StgValue>
</operation>

<operation id="522" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:70 %zext_ln4_12 = zext i12 %or_ln4_11

]]></Node>
<StgValue><ssdm name="zext_ln4_12"/></StgValue>
</operation>

<operation id="523" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19:71 %m1_addr_12 = getelementptr i64 %m1, i64 0, i64 %zext_ln4_12

]]></Node>
<StgValue><ssdm name="m1_addr_12"/></StgValue>
</operation>

<operation id="524" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:72 %m1_load_12 = load i12 %m1_addr_12

]]></Node>
<StgValue><ssdm name="m1_load_12"/></StgValue>
</operation>

<operation id="525" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc19:74 %or_ln4_12 = or i12 %select_ln4_2, i12 13

]]></Node>
<StgValue><ssdm name="or_ln4_12"/></StgValue>
</operation>

<operation id="526" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:75 %zext_ln4_13 = zext i12 %or_ln4_12

]]></Node>
<StgValue><ssdm name="zext_ln4_13"/></StgValue>
</operation>

<operation id="527" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19:76 %m1_addr_13 = getelementptr i64 %m1, i64 0, i64 %zext_ln4_13

]]></Node>
<StgValue><ssdm name="m1_addr_13"/></StgValue>
</operation>

<operation id="528" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:77 %m1_load_13 = load i12 %m1_addr_13

]]></Node>
<StgValue><ssdm name="m1_load_13"/></StgValue>
</operation>

<operation id="529" st_id="7" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:337 %mult = dmul i64 %bitcast_ln4, i64 %bitcast_ln14

]]></Node>
<StgValue><ssdm name="mult"/></StgValue>
</operation>

<operation id="530" st_id="7" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:344 %mult_1 = dmul i64 %bitcast_ln4_1, i64 %bitcast_ln14_1

]]></Node>
<StgValue><ssdm name="mult_1"/></StgValue>
</operation>

<operation id="531" st_id="7" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:351 %mult_2 = dmul i64 %bitcast_ln4_2, i64 %bitcast_ln14_2

]]></Node>
<StgValue><ssdm name="mult_2"/></StgValue>
</operation>

<operation id="532" st_id="7" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:358 %mult_3 = dmul i64 %bitcast_ln4_3, i64 %bitcast_ln14_3

]]></Node>
<StgValue><ssdm name="mult_3"/></StgValue>
</operation>

<operation id="533" st_id="7" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:365 %mult_4 = dmul i64 %bitcast_ln4_4, i64 %bitcast_ln14_4

]]></Node>
<StgValue><ssdm name="mult_4"/></StgValue>
</operation>

<operation id="534" st_id="7" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:372 %mult_5 = dmul i64 %bitcast_ln4_5, i64 %bitcast_ln14_5

]]></Node>
<StgValue><ssdm name="mult_5"/></StgValue>
</operation>

<operation id="535" st_id="7" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:379 %mult_6 = dmul i64 %bitcast_ln4_6, i64 %bitcast_ln14_6

]]></Node>
<StgValue><ssdm name="mult_6"/></StgValue>
</operation>

<operation id="536" st_id="7" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:386 %mult_7 = dmul i64 %bitcast_ln4_7, i64 %bitcast_ln14_7

]]></Node>
<StgValue><ssdm name="mult_7"/></StgValue>
</operation>

<operation id="537" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="64" op_0_bw="64">
<![CDATA[
for.inc19:392 %bitcast_ln14_8 = bitcast i64 %m2_load_8

]]></Node>
<StgValue><ssdm name="bitcast_ln14_8"/></StgValue>
</operation>

<operation id="538" st_id="7" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:393 %mult_8 = dmul i64 %bitcast_ln4_8, i64 %bitcast_ln14_8

]]></Node>
<StgValue><ssdm name="mult_8"/></StgValue>
</operation>

<operation id="539" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="64" op_0_bw="64">
<![CDATA[
for.inc19:399 %bitcast_ln14_9 = bitcast i64 %m2_load_9

]]></Node>
<StgValue><ssdm name="bitcast_ln14_9"/></StgValue>
</operation>

<operation id="540" st_id="7" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:400 %mult_9 = dmul i64 %bitcast_ln4_9, i64 %bitcast_ln14_9

]]></Node>
<StgValue><ssdm name="mult_9"/></StgValue>
</operation>

<operation id="541" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:405 %m2_load_10 = load i12 %m2_addr_10

]]></Node>
<StgValue><ssdm name="m2_load_10"/></StgValue>
</operation>

<operation id="542" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:412 %m2_load_11 = load i12 %m2_addr_11

]]></Node>
<StgValue><ssdm name="m2_load_11"/></StgValue>
</operation>

<operation id="543" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="10" op_0_bw="9">
<![CDATA[
for.inc19:416 %sext_ln14_3 = sext i9 %zext_ln14_4_cast

]]></Node>
<StgValue><ssdm name="sext_ln14_3"/></StgValue>
</operation>

<operation id="544" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="64" op_0_bw="10">
<![CDATA[
for.inc19:417 %zext_ln14_12 = zext i10 %sext_ln14_3

]]></Node>
<StgValue><ssdm name="zext_ln14_12"/></StgValue>
</operation>

<operation id="545" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19:418 %m2_addr_12 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_12

]]></Node>
<StgValue><ssdm name="m2_addr_12"/></StgValue>
</operation>

<operation id="546" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:419 %m2_load_12 = load i12 %m2_addr_12

]]></Node>
<StgValue><ssdm name="m2_load_12"/></StgValue>
</operation>

<operation id="547" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="10" op_0_bw="9">
<![CDATA[
for.inc19:423 %sext_ln14_4 = sext i9 %zext_ln14_5_cast

]]></Node>
<StgValue><ssdm name="sext_ln14_4"/></StgValue>
</operation>

<operation id="548" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="64" op_0_bw="10">
<![CDATA[
for.inc19:424 %zext_ln14_13 = zext i10 %sext_ln14_4

]]></Node>
<StgValue><ssdm name="zext_ln14_13"/></StgValue>
</operation>

<operation id="549" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19:425 %m2_addr_13 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_13

]]></Node>
<StgValue><ssdm name="m2_addr_13"/></StgValue>
</operation>

<operation id="550" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:426 %m2_load_13 = load i12 %m2_addr_13

]]></Node>
<StgValue><ssdm name="m2_load_13"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="551" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="64">
<![CDATA[
for.inc19:63 %bitcast_ln4_10 = bitcast i64 %m1_load_10

]]></Node>
<StgValue><ssdm name="bitcast_ln4_10"/></StgValue>
</operation>

<operation id="552" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="64">
<![CDATA[
for.inc19:68 %bitcast_ln4_11 = bitcast i64 %m1_load_11

]]></Node>
<StgValue><ssdm name="bitcast_ln4_11"/></StgValue>
</operation>

<operation id="553" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:72 %m1_load_12 = load i12 %m1_addr_12

]]></Node>
<StgValue><ssdm name="m1_load_12"/></StgValue>
</operation>

<operation id="554" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:77 %m1_load_13 = load i12 %m1_addr_13

]]></Node>
<StgValue><ssdm name="m1_load_13"/></StgValue>
</operation>

<operation id="555" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc19:79 %or_ln4_13 = or i12 %select_ln4_2, i12 14

]]></Node>
<StgValue><ssdm name="or_ln4_13"/></StgValue>
</operation>

<operation id="556" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:80 %zext_ln4_14 = zext i12 %or_ln4_13

]]></Node>
<StgValue><ssdm name="zext_ln4_14"/></StgValue>
</operation>

<operation id="557" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19:81 %m1_addr_14 = getelementptr i64 %m1, i64 0, i64 %zext_ln4_14

]]></Node>
<StgValue><ssdm name="m1_addr_14"/></StgValue>
</operation>

<operation id="558" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:82 %m1_load_14 = load i12 %m1_addr_14

]]></Node>
<StgValue><ssdm name="m1_load_14"/></StgValue>
</operation>

<operation id="559" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc19:84 %or_ln4_14 = or i12 %select_ln4_2, i12 15

]]></Node>
<StgValue><ssdm name="or_ln4_14"/></StgValue>
</operation>

<operation id="560" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:85 %zext_ln4_15 = zext i12 %or_ln4_14

]]></Node>
<StgValue><ssdm name="zext_ln4_15"/></StgValue>
</operation>

<operation id="561" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19:86 %m1_addr_15 = getelementptr i64 %m1, i64 0, i64 %zext_ln4_15

]]></Node>
<StgValue><ssdm name="m1_addr_15"/></StgValue>
</operation>

<operation id="562" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:87 %m1_load_15 = load i12 %m1_addr_15

]]></Node>
<StgValue><ssdm name="m1_load_15"/></StgValue>
</operation>

<operation id="563" st_id="8" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:338 %sum_1 = dadd i64 %mult, i64 0

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="564" st_id="8" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:351 %mult_2 = dmul i64 %bitcast_ln4_2, i64 %bitcast_ln14_2

]]></Node>
<StgValue><ssdm name="mult_2"/></StgValue>
</operation>

<operation id="565" st_id="8" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:358 %mult_3 = dmul i64 %bitcast_ln4_3, i64 %bitcast_ln14_3

]]></Node>
<StgValue><ssdm name="mult_3"/></StgValue>
</operation>

<operation id="566" st_id="8" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:365 %mult_4 = dmul i64 %bitcast_ln4_4, i64 %bitcast_ln14_4

]]></Node>
<StgValue><ssdm name="mult_4"/></StgValue>
</operation>

<operation id="567" st_id="8" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:372 %mult_5 = dmul i64 %bitcast_ln4_5, i64 %bitcast_ln14_5

]]></Node>
<StgValue><ssdm name="mult_5"/></StgValue>
</operation>

<operation id="568" st_id="8" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:379 %mult_6 = dmul i64 %bitcast_ln4_6, i64 %bitcast_ln14_6

]]></Node>
<StgValue><ssdm name="mult_6"/></StgValue>
</operation>

<operation id="569" st_id="8" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:386 %mult_7 = dmul i64 %bitcast_ln4_7, i64 %bitcast_ln14_7

]]></Node>
<StgValue><ssdm name="mult_7"/></StgValue>
</operation>

<operation id="570" st_id="8" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:393 %mult_8 = dmul i64 %bitcast_ln4_8, i64 %bitcast_ln14_8

]]></Node>
<StgValue><ssdm name="mult_8"/></StgValue>
</operation>

<operation id="571" st_id="8" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:400 %mult_9 = dmul i64 %bitcast_ln4_9, i64 %bitcast_ln14_9

]]></Node>
<StgValue><ssdm name="mult_9"/></StgValue>
</operation>

<operation id="572" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="64" op_0_bw="64">
<![CDATA[
for.inc19:406 %bitcast_ln14_10 = bitcast i64 %m2_load_10

]]></Node>
<StgValue><ssdm name="bitcast_ln14_10"/></StgValue>
</operation>

<operation id="573" st_id="8" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:407 %mult_s = dmul i64 %bitcast_ln4_10, i64 %bitcast_ln14_10

]]></Node>
<StgValue><ssdm name="mult_s"/></StgValue>
</operation>

<operation id="574" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="64" op_0_bw="64">
<![CDATA[
for.inc19:413 %bitcast_ln14_11 = bitcast i64 %m2_load_11

]]></Node>
<StgValue><ssdm name="bitcast_ln14_11"/></StgValue>
</operation>

<operation id="575" st_id="8" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:414 %mult_10 = dmul i64 %bitcast_ln4_11, i64 %bitcast_ln14_11

]]></Node>
<StgValue><ssdm name="mult_10"/></StgValue>
</operation>

<operation id="576" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:419 %m2_load_12 = load i12 %m2_addr_12

]]></Node>
<StgValue><ssdm name="m2_load_12"/></StgValue>
</operation>

<operation id="577" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:426 %m2_load_13 = load i12 %m2_addr_13

]]></Node>
<StgValue><ssdm name="m2_load_13"/></StgValue>
</operation>

<operation id="578" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="10" op_0_bw="8">
<![CDATA[
for.inc19:430 %sext_ln14_5 = sext i8 %zext_ln14_2_cast

]]></Node>
<StgValue><ssdm name="sext_ln14_5"/></StgValue>
</operation>

<operation id="579" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="64" op_0_bw="10">
<![CDATA[
for.inc19:431 %zext_ln14_14 = zext i10 %sext_ln14_5

]]></Node>
<StgValue><ssdm name="zext_ln14_14"/></StgValue>
</operation>

<operation id="580" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19:432 %m2_addr_14 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_14

]]></Node>
<StgValue><ssdm name="m2_addr_14"/></StgValue>
</operation>

<operation id="581" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:433 %m2_load_14 = load i12 %m2_addr_14

]]></Node>
<StgValue><ssdm name="m2_load_14"/></StgValue>
</operation>

<operation id="582" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="10" op_0_bw="7">
<![CDATA[
for.inc19:437 %sext_ln14_6 = sext i7 %zext_ln14_1_cast

]]></Node>
<StgValue><ssdm name="sext_ln14_6"/></StgValue>
</operation>

<operation id="583" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="64" op_0_bw="10">
<![CDATA[
for.inc19:438 %zext_ln14_15 = zext i10 %sext_ln14_6

]]></Node>
<StgValue><ssdm name="zext_ln14_15"/></StgValue>
</operation>

<operation id="584" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19:439 %m2_addr_15 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_15

]]></Node>
<StgValue><ssdm name="m2_addr_15"/></StgValue>
</operation>

<operation id="585" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:440 %m2_load_15 = load i12 %m2_addr_15

]]></Node>
<StgValue><ssdm name="m2_load_15"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="586" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="64">
<![CDATA[
for.inc19:73 %bitcast_ln4_12 = bitcast i64 %m1_load_12

]]></Node>
<StgValue><ssdm name="bitcast_ln4_12"/></StgValue>
</operation>

<operation id="587" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64">
<![CDATA[
for.inc19:78 %bitcast_ln4_13 = bitcast i64 %m1_load_13

]]></Node>
<StgValue><ssdm name="bitcast_ln4_13"/></StgValue>
</operation>

<operation id="588" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:82 %m1_load_14 = load i12 %m1_addr_14

]]></Node>
<StgValue><ssdm name="m1_load_14"/></StgValue>
</operation>

<operation id="589" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:87 %m1_load_15 = load i12 %m1_addr_15

]]></Node>
<StgValue><ssdm name="m1_load_15"/></StgValue>
</operation>

<operation id="590" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc19:89 %or_ln4_15 = or i12 %select_ln4_2, i12 16

]]></Node>
<StgValue><ssdm name="or_ln4_15"/></StgValue>
</operation>

<operation id="591" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:90 %zext_ln4_16 = zext i12 %or_ln4_15

]]></Node>
<StgValue><ssdm name="zext_ln4_16"/></StgValue>
</operation>

<operation id="592" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19:91 %m1_addr_16 = getelementptr i64 %m1, i64 0, i64 %zext_ln4_16

]]></Node>
<StgValue><ssdm name="m1_addr_16"/></StgValue>
</operation>

<operation id="593" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:92 %m1_load_16 = load i12 %m1_addr_16

]]></Node>
<StgValue><ssdm name="m1_load_16"/></StgValue>
</operation>

<operation id="594" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc19:94 %or_ln4_16 = or i12 %select_ln4_2, i12 17

]]></Node>
<StgValue><ssdm name="or_ln4_16"/></StgValue>
</operation>

<operation id="595" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:95 %zext_ln4_17 = zext i12 %or_ln4_16

]]></Node>
<StgValue><ssdm name="zext_ln4_17"/></StgValue>
</operation>

<operation id="596" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19:96 %m1_addr_17 = getelementptr i64 %m1, i64 0, i64 %zext_ln4_17

]]></Node>
<StgValue><ssdm name="m1_addr_17"/></StgValue>
</operation>

<operation id="597" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:97 %m1_load_17 = load i12 %m1_addr_17

]]></Node>
<StgValue><ssdm name="m1_load_17"/></StgValue>
</operation>

<operation id="598" st_id="9" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:338 %sum_1 = dadd i64 %mult, i64 0

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="599" st_id="9" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:365 %mult_4 = dmul i64 %bitcast_ln4_4, i64 %bitcast_ln14_4

]]></Node>
<StgValue><ssdm name="mult_4"/></StgValue>
</operation>

<operation id="600" st_id="9" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:372 %mult_5 = dmul i64 %bitcast_ln4_5, i64 %bitcast_ln14_5

]]></Node>
<StgValue><ssdm name="mult_5"/></StgValue>
</operation>

<operation id="601" st_id="9" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:379 %mult_6 = dmul i64 %bitcast_ln4_6, i64 %bitcast_ln14_6

]]></Node>
<StgValue><ssdm name="mult_6"/></StgValue>
</operation>

<operation id="602" st_id="9" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:386 %mult_7 = dmul i64 %bitcast_ln4_7, i64 %bitcast_ln14_7

]]></Node>
<StgValue><ssdm name="mult_7"/></StgValue>
</operation>

<operation id="603" st_id="9" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:393 %mult_8 = dmul i64 %bitcast_ln4_8, i64 %bitcast_ln14_8

]]></Node>
<StgValue><ssdm name="mult_8"/></StgValue>
</operation>

<operation id="604" st_id="9" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:400 %mult_9 = dmul i64 %bitcast_ln4_9, i64 %bitcast_ln14_9

]]></Node>
<StgValue><ssdm name="mult_9"/></StgValue>
</operation>

<operation id="605" st_id="9" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:407 %mult_s = dmul i64 %bitcast_ln4_10, i64 %bitcast_ln14_10

]]></Node>
<StgValue><ssdm name="mult_s"/></StgValue>
</operation>

<operation id="606" st_id="9" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:414 %mult_10 = dmul i64 %bitcast_ln4_11, i64 %bitcast_ln14_11

]]></Node>
<StgValue><ssdm name="mult_10"/></StgValue>
</operation>

<operation id="607" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="64" op_0_bw="64">
<![CDATA[
for.inc19:420 %bitcast_ln14_12 = bitcast i64 %m2_load_12

]]></Node>
<StgValue><ssdm name="bitcast_ln14_12"/></StgValue>
</operation>

<operation id="608" st_id="9" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:421 %mult_11 = dmul i64 %bitcast_ln4_12, i64 %bitcast_ln14_12

]]></Node>
<StgValue><ssdm name="mult_11"/></StgValue>
</operation>

<operation id="609" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="64" op_0_bw="64">
<![CDATA[
for.inc19:427 %bitcast_ln14_13 = bitcast i64 %m2_load_13

]]></Node>
<StgValue><ssdm name="bitcast_ln14_13"/></StgValue>
</operation>

<operation id="610" st_id="9" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:428 %mult_12 = dmul i64 %bitcast_ln4_13, i64 %bitcast_ln14_13

]]></Node>
<StgValue><ssdm name="mult_12"/></StgValue>
</operation>

<operation id="611" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:433 %m2_load_14 = load i12 %m2_addr_14

]]></Node>
<StgValue><ssdm name="m2_load_14"/></StgValue>
</operation>

<operation id="612" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:440 %m2_load_15 = load i12 %m2_addr_15

]]></Node>
<StgValue><ssdm name="m2_load_15"/></StgValue>
</operation>

<operation id="613" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="11" op_0_bw="11" op_1_bw="5" op_2_bw="6">
<![CDATA[
for.inc19:444 %zext_ln14_16_cast = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 16, i6 %trunc_ln14

]]></Node>
<StgValue><ssdm name="zext_ln14_16_cast"/></StgValue>
</operation>

<operation id="614" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="64" op_0_bw="11">
<![CDATA[
for.inc19:445 %zext_ln14_16 = zext i11 %zext_ln14_16_cast

]]></Node>
<StgValue><ssdm name="zext_ln14_16"/></StgValue>
</operation>

<operation id="615" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19:446 %m2_addr_16 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_16

]]></Node>
<StgValue><ssdm name="m2_addr_16"/></StgValue>
</operation>

<operation id="616" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:447 %m2_load_16 = load i12 %m2_addr_16

]]></Node>
<StgValue><ssdm name="m2_load_16"/></StgValue>
</operation>

<operation id="617" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="11" op_0_bw="11" op_1_bw="5" op_2_bw="6">
<![CDATA[
for.inc19:451 %zext_ln14_17_cast = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 17, i6 %trunc_ln14

]]></Node>
<StgValue><ssdm name="zext_ln14_17_cast"/></StgValue>
</operation>

<operation id="618" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="64" op_0_bw="11">
<![CDATA[
for.inc19:452 %zext_ln14_17 = zext i11 %zext_ln14_17_cast

]]></Node>
<StgValue><ssdm name="zext_ln14_17"/></StgValue>
</operation>

<operation id="619" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19:453 %m2_addr_17 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_17

]]></Node>
<StgValue><ssdm name="m2_addr_17"/></StgValue>
</operation>

<operation id="620" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:454 %m2_load_17 = load i12 %m2_addr_17

]]></Node>
<StgValue><ssdm name="m2_load_17"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="621" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="64">
<![CDATA[
for.inc19:83 %bitcast_ln4_14 = bitcast i64 %m1_load_14

]]></Node>
<StgValue><ssdm name="bitcast_ln4_14"/></StgValue>
</operation>

<operation id="622" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64">
<![CDATA[
for.inc19:88 %bitcast_ln4_15 = bitcast i64 %m1_load_15

]]></Node>
<StgValue><ssdm name="bitcast_ln4_15"/></StgValue>
</operation>

<operation id="623" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:92 %m1_load_16 = load i12 %m1_addr_16

]]></Node>
<StgValue><ssdm name="m1_load_16"/></StgValue>
</operation>

<operation id="624" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:97 %m1_load_17 = load i12 %m1_addr_17

]]></Node>
<StgValue><ssdm name="m1_load_17"/></StgValue>
</operation>

<operation id="625" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc19:99 %or_ln4_17 = or i12 %select_ln4_2, i12 18

]]></Node>
<StgValue><ssdm name="or_ln4_17"/></StgValue>
</operation>

<operation id="626" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:100 %zext_ln4_18 = zext i12 %or_ln4_17

]]></Node>
<StgValue><ssdm name="zext_ln4_18"/></StgValue>
</operation>

<operation id="627" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19:101 %m1_addr_18 = getelementptr i64 %m1, i64 0, i64 %zext_ln4_18

]]></Node>
<StgValue><ssdm name="m1_addr_18"/></StgValue>
</operation>

<operation id="628" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:102 %m1_load_18 = load i12 %m1_addr_18

]]></Node>
<StgValue><ssdm name="m1_load_18"/></StgValue>
</operation>

<operation id="629" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc19:104 %or_ln4_18 = or i12 %select_ln4_2, i12 19

]]></Node>
<StgValue><ssdm name="or_ln4_18"/></StgValue>
</operation>

<operation id="630" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:105 %zext_ln4_19 = zext i12 %or_ln4_18

]]></Node>
<StgValue><ssdm name="zext_ln4_19"/></StgValue>
</operation>

<operation id="631" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19:106 %m1_addr_19 = getelementptr i64 %m1, i64 0, i64 %zext_ln4_19

]]></Node>
<StgValue><ssdm name="m1_addr_19"/></StgValue>
</operation>

<operation id="632" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:107 %m1_load_19 = load i12 %m1_addr_19

]]></Node>
<StgValue><ssdm name="m1_load_19"/></StgValue>
</operation>

<operation id="633" st_id="10" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:338 %sum_1 = dadd i64 %mult, i64 0

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="634" st_id="10" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:379 %mult_6 = dmul i64 %bitcast_ln4_6, i64 %bitcast_ln14_6

]]></Node>
<StgValue><ssdm name="mult_6"/></StgValue>
</operation>

<operation id="635" st_id="10" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:386 %mult_7 = dmul i64 %bitcast_ln4_7, i64 %bitcast_ln14_7

]]></Node>
<StgValue><ssdm name="mult_7"/></StgValue>
</operation>

<operation id="636" st_id="10" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:393 %mult_8 = dmul i64 %bitcast_ln4_8, i64 %bitcast_ln14_8

]]></Node>
<StgValue><ssdm name="mult_8"/></StgValue>
</operation>

<operation id="637" st_id="10" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:400 %mult_9 = dmul i64 %bitcast_ln4_9, i64 %bitcast_ln14_9

]]></Node>
<StgValue><ssdm name="mult_9"/></StgValue>
</operation>

<operation id="638" st_id="10" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:407 %mult_s = dmul i64 %bitcast_ln4_10, i64 %bitcast_ln14_10

]]></Node>
<StgValue><ssdm name="mult_s"/></StgValue>
</operation>

<operation id="639" st_id="10" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:414 %mult_10 = dmul i64 %bitcast_ln4_11, i64 %bitcast_ln14_11

]]></Node>
<StgValue><ssdm name="mult_10"/></StgValue>
</operation>

<operation id="640" st_id="10" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:421 %mult_11 = dmul i64 %bitcast_ln4_12, i64 %bitcast_ln14_12

]]></Node>
<StgValue><ssdm name="mult_11"/></StgValue>
</operation>

<operation id="641" st_id="10" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:428 %mult_12 = dmul i64 %bitcast_ln4_13, i64 %bitcast_ln14_13

]]></Node>
<StgValue><ssdm name="mult_12"/></StgValue>
</operation>

<operation id="642" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="64" op_0_bw="64">
<![CDATA[
for.inc19:434 %bitcast_ln14_14 = bitcast i64 %m2_load_14

]]></Node>
<StgValue><ssdm name="bitcast_ln14_14"/></StgValue>
</operation>

<operation id="643" st_id="10" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:435 %mult_13 = dmul i64 %bitcast_ln4_14, i64 %bitcast_ln14_14

]]></Node>
<StgValue><ssdm name="mult_13"/></StgValue>
</operation>

<operation id="644" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="64" op_0_bw="64">
<![CDATA[
for.inc19:441 %bitcast_ln14_15 = bitcast i64 %m2_load_15

]]></Node>
<StgValue><ssdm name="bitcast_ln14_15"/></StgValue>
</operation>

<operation id="645" st_id="10" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:442 %mult_14 = dmul i64 %bitcast_ln4_15, i64 %bitcast_ln14_15

]]></Node>
<StgValue><ssdm name="mult_14"/></StgValue>
</operation>

<operation id="646" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:447 %m2_load_16 = load i12 %m2_addr_16

]]></Node>
<StgValue><ssdm name="m2_load_16"/></StgValue>
</operation>

<operation id="647" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:454 %m2_load_17 = load i12 %m2_addr_17

]]></Node>
<StgValue><ssdm name="m2_load_17"/></StgValue>
</operation>

<operation id="648" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="11" op_0_bw="11" op_1_bw="5" op_2_bw="6">
<![CDATA[
for.inc19:458 %zext_ln14_18_cast = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 18, i6 %trunc_ln14

]]></Node>
<StgValue><ssdm name="zext_ln14_18_cast"/></StgValue>
</operation>

<operation id="649" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="64" op_0_bw="11">
<![CDATA[
for.inc19:459 %zext_ln14_18 = zext i11 %zext_ln14_18_cast

]]></Node>
<StgValue><ssdm name="zext_ln14_18"/></StgValue>
</operation>

<operation id="650" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19:460 %m2_addr_18 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_18

]]></Node>
<StgValue><ssdm name="m2_addr_18"/></StgValue>
</operation>

<operation id="651" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:461 %m2_load_18 = load i12 %m2_addr_18

]]></Node>
<StgValue><ssdm name="m2_load_18"/></StgValue>
</operation>

<operation id="652" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="11" op_0_bw="11" op_1_bw="5" op_2_bw="6">
<![CDATA[
for.inc19:465 %zext_ln14_19_cast = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 19, i6 %trunc_ln14

]]></Node>
<StgValue><ssdm name="zext_ln14_19_cast"/></StgValue>
</operation>

<operation id="653" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="64" op_0_bw="11">
<![CDATA[
for.inc19:466 %zext_ln14_19 = zext i11 %zext_ln14_19_cast

]]></Node>
<StgValue><ssdm name="zext_ln14_19"/></StgValue>
</operation>

<operation id="654" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19:467 %m2_addr_19 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_19

]]></Node>
<StgValue><ssdm name="m2_addr_19"/></StgValue>
</operation>

<operation id="655" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:468 %m2_load_19 = load i12 %m2_addr_19

]]></Node>
<StgValue><ssdm name="m2_load_19"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="656" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="64">
<![CDATA[
for.inc19:93 %bitcast_ln4_16 = bitcast i64 %m1_load_16

]]></Node>
<StgValue><ssdm name="bitcast_ln4_16"/></StgValue>
</operation>

<operation id="657" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="64">
<![CDATA[
for.inc19:98 %bitcast_ln4_17 = bitcast i64 %m1_load_17

]]></Node>
<StgValue><ssdm name="bitcast_ln4_17"/></StgValue>
</operation>

<operation id="658" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:102 %m1_load_18 = load i12 %m1_addr_18

]]></Node>
<StgValue><ssdm name="m1_load_18"/></StgValue>
</operation>

<operation id="659" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:107 %m1_load_19 = load i12 %m1_addr_19

]]></Node>
<StgValue><ssdm name="m1_load_19"/></StgValue>
</operation>

<operation id="660" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc19:109 %or_ln4_19 = or i12 %select_ln4_2, i12 20

]]></Node>
<StgValue><ssdm name="or_ln4_19"/></StgValue>
</operation>

<operation id="661" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:110 %zext_ln4_20 = zext i12 %or_ln4_19

]]></Node>
<StgValue><ssdm name="zext_ln4_20"/></StgValue>
</operation>

<operation id="662" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19:111 %m1_addr_20 = getelementptr i64 %m1, i64 0, i64 %zext_ln4_20

]]></Node>
<StgValue><ssdm name="m1_addr_20"/></StgValue>
</operation>

<operation id="663" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:112 %m1_load_20 = load i12 %m1_addr_20

]]></Node>
<StgValue><ssdm name="m1_load_20"/></StgValue>
</operation>

<operation id="664" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc19:114 %or_ln4_20 = or i12 %select_ln4_2, i12 21

]]></Node>
<StgValue><ssdm name="or_ln4_20"/></StgValue>
</operation>

<operation id="665" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:115 %zext_ln4_21 = zext i12 %or_ln4_20

]]></Node>
<StgValue><ssdm name="zext_ln4_21"/></StgValue>
</operation>

<operation id="666" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19:116 %m1_addr_21 = getelementptr i64 %m1, i64 0, i64 %zext_ln4_21

]]></Node>
<StgValue><ssdm name="m1_addr_21"/></StgValue>
</operation>

<operation id="667" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:117 %m1_load_21 = load i12 %m1_addr_21

]]></Node>
<StgValue><ssdm name="m1_load_21"/></StgValue>
</operation>

<operation id="668" st_id="11" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:338 %sum_1 = dadd i64 %mult, i64 0

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="669" st_id="11" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:393 %mult_8 = dmul i64 %bitcast_ln4_8, i64 %bitcast_ln14_8

]]></Node>
<StgValue><ssdm name="mult_8"/></StgValue>
</operation>

<operation id="670" st_id="11" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:400 %mult_9 = dmul i64 %bitcast_ln4_9, i64 %bitcast_ln14_9

]]></Node>
<StgValue><ssdm name="mult_9"/></StgValue>
</operation>

<operation id="671" st_id="11" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:407 %mult_s = dmul i64 %bitcast_ln4_10, i64 %bitcast_ln14_10

]]></Node>
<StgValue><ssdm name="mult_s"/></StgValue>
</operation>

<operation id="672" st_id="11" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:414 %mult_10 = dmul i64 %bitcast_ln4_11, i64 %bitcast_ln14_11

]]></Node>
<StgValue><ssdm name="mult_10"/></StgValue>
</operation>

<operation id="673" st_id="11" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:421 %mult_11 = dmul i64 %bitcast_ln4_12, i64 %bitcast_ln14_12

]]></Node>
<StgValue><ssdm name="mult_11"/></StgValue>
</operation>

<operation id="674" st_id="11" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:428 %mult_12 = dmul i64 %bitcast_ln4_13, i64 %bitcast_ln14_13

]]></Node>
<StgValue><ssdm name="mult_12"/></StgValue>
</operation>

<operation id="675" st_id="11" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:435 %mult_13 = dmul i64 %bitcast_ln4_14, i64 %bitcast_ln14_14

]]></Node>
<StgValue><ssdm name="mult_13"/></StgValue>
</operation>

<operation id="676" st_id="11" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:442 %mult_14 = dmul i64 %bitcast_ln4_15, i64 %bitcast_ln14_15

]]></Node>
<StgValue><ssdm name="mult_14"/></StgValue>
</operation>

<operation id="677" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="64" op_0_bw="64">
<![CDATA[
for.inc19:448 %bitcast_ln14_16 = bitcast i64 %m2_load_16

]]></Node>
<StgValue><ssdm name="bitcast_ln14_16"/></StgValue>
</operation>

<operation id="678" st_id="11" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:449 %mult_15 = dmul i64 %bitcast_ln4_16, i64 %bitcast_ln14_16

]]></Node>
<StgValue><ssdm name="mult_15"/></StgValue>
</operation>

<operation id="679" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="64" op_0_bw="64">
<![CDATA[
for.inc19:455 %bitcast_ln14_17 = bitcast i64 %m2_load_17

]]></Node>
<StgValue><ssdm name="bitcast_ln14_17"/></StgValue>
</operation>

<operation id="680" st_id="11" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:456 %mult_16 = dmul i64 %bitcast_ln4_17, i64 %bitcast_ln14_17

]]></Node>
<StgValue><ssdm name="mult_16"/></StgValue>
</operation>

<operation id="681" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:461 %m2_load_18 = load i12 %m2_addr_18

]]></Node>
<StgValue><ssdm name="m2_load_18"/></StgValue>
</operation>

<operation id="682" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:468 %m2_load_19 = load i12 %m2_addr_19

]]></Node>
<StgValue><ssdm name="m2_load_19"/></StgValue>
</operation>

<operation id="683" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="11" op_0_bw="11" op_1_bw="5" op_2_bw="6">
<![CDATA[
for.inc19:472 %zext_ln14_20_cast = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 20, i6 %trunc_ln14

]]></Node>
<StgValue><ssdm name="zext_ln14_20_cast"/></StgValue>
</operation>

<operation id="684" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="64" op_0_bw="11">
<![CDATA[
for.inc19:473 %zext_ln14_20 = zext i11 %zext_ln14_20_cast

]]></Node>
<StgValue><ssdm name="zext_ln14_20"/></StgValue>
</operation>

<operation id="685" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19:474 %m2_addr_20 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_20

]]></Node>
<StgValue><ssdm name="m2_addr_20"/></StgValue>
</operation>

<operation id="686" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:475 %m2_load_20 = load i12 %m2_addr_20

]]></Node>
<StgValue><ssdm name="m2_load_20"/></StgValue>
</operation>

<operation id="687" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="11" op_0_bw="11" op_1_bw="5" op_2_bw="6">
<![CDATA[
for.inc19:479 %zext_ln14_21_cast = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 21, i6 %trunc_ln14

]]></Node>
<StgValue><ssdm name="zext_ln14_21_cast"/></StgValue>
</operation>

<operation id="688" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="64" op_0_bw="11">
<![CDATA[
for.inc19:480 %zext_ln14_21 = zext i11 %zext_ln14_21_cast

]]></Node>
<StgValue><ssdm name="zext_ln14_21"/></StgValue>
</operation>

<operation id="689" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19:481 %m2_addr_21 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_21

]]></Node>
<StgValue><ssdm name="m2_addr_21"/></StgValue>
</operation>

<operation id="690" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:482 %m2_load_21 = load i12 %m2_addr_21

]]></Node>
<StgValue><ssdm name="m2_load_21"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="691" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="64">
<![CDATA[
for.inc19:103 %bitcast_ln4_18 = bitcast i64 %m1_load_18

]]></Node>
<StgValue><ssdm name="bitcast_ln4_18"/></StgValue>
</operation>

<operation id="692" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64">
<![CDATA[
for.inc19:108 %bitcast_ln4_19 = bitcast i64 %m1_load_19

]]></Node>
<StgValue><ssdm name="bitcast_ln4_19"/></StgValue>
</operation>

<operation id="693" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:112 %m1_load_20 = load i12 %m1_addr_20

]]></Node>
<StgValue><ssdm name="m1_load_20"/></StgValue>
</operation>

<operation id="694" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:117 %m1_load_21 = load i12 %m1_addr_21

]]></Node>
<StgValue><ssdm name="m1_load_21"/></StgValue>
</operation>

<operation id="695" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc19:119 %or_ln4_21 = or i12 %select_ln4_2, i12 22

]]></Node>
<StgValue><ssdm name="or_ln4_21"/></StgValue>
</operation>

<operation id="696" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:120 %zext_ln4_22 = zext i12 %or_ln4_21

]]></Node>
<StgValue><ssdm name="zext_ln4_22"/></StgValue>
</operation>

<operation id="697" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19:121 %m1_addr_22 = getelementptr i64 %m1, i64 0, i64 %zext_ln4_22

]]></Node>
<StgValue><ssdm name="m1_addr_22"/></StgValue>
</operation>

<operation id="698" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:122 %m1_load_22 = load i12 %m1_addr_22

]]></Node>
<StgValue><ssdm name="m1_load_22"/></StgValue>
</operation>

<operation id="699" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc19:124 %or_ln4_22 = or i12 %select_ln4_2, i12 23

]]></Node>
<StgValue><ssdm name="or_ln4_22"/></StgValue>
</operation>

<operation id="700" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:125 %zext_ln4_23 = zext i12 %or_ln4_22

]]></Node>
<StgValue><ssdm name="zext_ln4_23"/></StgValue>
</operation>

<operation id="701" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19:126 %m1_addr_23 = getelementptr i64 %m1, i64 0, i64 %zext_ln4_23

]]></Node>
<StgValue><ssdm name="m1_addr_23"/></StgValue>
</operation>

<operation id="702" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:127 %m1_load_23 = load i12 %m1_addr_23

]]></Node>
<StgValue><ssdm name="m1_load_23"/></StgValue>
</operation>

<operation id="703" st_id="12" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:338 %sum_1 = dadd i64 %mult, i64 0

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="704" st_id="12" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:407 %mult_s = dmul i64 %bitcast_ln4_10, i64 %bitcast_ln14_10

]]></Node>
<StgValue><ssdm name="mult_s"/></StgValue>
</operation>

<operation id="705" st_id="12" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:414 %mult_10 = dmul i64 %bitcast_ln4_11, i64 %bitcast_ln14_11

]]></Node>
<StgValue><ssdm name="mult_10"/></StgValue>
</operation>

<operation id="706" st_id="12" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:421 %mult_11 = dmul i64 %bitcast_ln4_12, i64 %bitcast_ln14_12

]]></Node>
<StgValue><ssdm name="mult_11"/></StgValue>
</operation>

<operation id="707" st_id="12" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:428 %mult_12 = dmul i64 %bitcast_ln4_13, i64 %bitcast_ln14_13

]]></Node>
<StgValue><ssdm name="mult_12"/></StgValue>
</operation>

<operation id="708" st_id="12" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:435 %mult_13 = dmul i64 %bitcast_ln4_14, i64 %bitcast_ln14_14

]]></Node>
<StgValue><ssdm name="mult_13"/></StgValue>
</operation>

<operation id="709" st_id="12" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:442 %mult_14 = dmul i64 %bitcast_ln4_15, i64 %bitcast_ln14_15

]]></Node>
<StgValue><ssdm name="mult_14"/></StgValue>
</operation>

<operation id="710" st_id="12" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:449 %mult_15 = dmul i64 %bitcast_ln4_16, i64 %bitcast_ln14_16

]]></Node>
<StgValue><ssdm name="mult_15"/></StgValue>
</operation>

<operation id="711" st_id="12" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:456 %mult_16 = dmul i64 %bitcast_ln4_17, i64 %bitcast_ln14_17

]]></Node>
<StgValue><ssdm name="mult_16"/></StgValue>
</operation>

<operation id="712" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="64" op_0_bw="64">
<![CDATA[
for.inc19:462 %bitcast_ln14_18 = bitcast i64 %m2_load_18

]]></Node>
<StgValue><ssdm name="bitcast_ln14_18"/></StgValue>
</operation>

<operation id="713" st_id="12" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:463 %mult_17 = dmul i64 %bitcast_ln4_18, i64 %bitcast_ln14_18

]]></Node>
<StgValue><ssdm name="mult_17"/></StgValue>
</operation>

<operation id="714" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="64" op_0_bw="64">
<![CDATA[
for.inc19:469 %bitcast_ln14_19 = bitcast i64 %m2_load_19

]]></Node>
<StgValue><ssdm name="bitcast_ln14_19"/></StgValue>
</operation>

<operation id="715" st_id="12" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:470 %mult_18 = dmul i64 %bitcast_ln4_19, i64 %bitcast_ln14_19

]]></Node>
<StgValue><ssdm name="mult_18"/></StgValue>
</operation>

<operation id="716" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:475 %m2_load_20 = load i12 %m2_addr_20

]]></Node>
<StgValue><ssdm name="m2_load_20"/></StgValue>
</operation>

<operation id="717" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:482 %m2_load_21 = load i12 %m2_addr_21

]]></Node>
<StgValue><ssdm name="m2_load_21"/></StgValue>
</operation>

<operation id="718" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="11" op_0_bw="11" op_1_bw="5" op_2_bw="6">
<![CDATA[
for.inc19:486 %zext_ln14_22_cast = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 22, i6 %trunc_ln14

]]></Node>
<StgValue><ssdm name="zext_ln14_22_cast"/></StgValue>
</operation>

<operation id="719" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="64" op_0_bw="11">
<![CDATA[
for.inc19:487 %zext_ln14_22 = zext i11 %zext_ln14_22_cast

]]></Node>
<StgValue><ssdm name="zext_ln14_22"/></StgValue>
</operation>

<operation id="720" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19:488 %m2_addr_22 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_22

]]></Node>
<StgValue><ssdm name="m2_addr_22"/></StgValue>
</operation>

<operation id="721" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:489 %m2_load_22 = load i12 %m2_addr_22

]]></Node>
<StgValue><ssdm name="m2_load_22"/></StgValue>
</operation>

<operation id="722" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="11" op_0_bw="11" op_1_bw="5" op_2_bw="6">
<![CDATA[
for.inc19:493 %zext_ln14_23_cast = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 23, i6 %trunc_ln14

]]></Node>
<StgValue><ssdm name="zext_ln14_23_cast"/></StgValue>
</operation>

<operation id="723" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="64" op_0_bw="11">
<![CDATA[
for.inc19:494 %zext_ln14_23 = zext i11 %zext_ln14_23_cast

]]></Node>
<StgValue><ssdm name="zext_ln14_23"/></StgValue>
</operation>

<operation id="724" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19:495 %m2_addr_23 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_23

]]></Node>
<StgValue><ssdm name="m2_addr_23"/></StgValue>
</operation>

<operation id="725" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:496 %m2_load_23 = load i12 %m2_addr_23

]]></Node>
<StgValue><ssdm name="m2_load_23"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="726" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64">
<![CDATA[
for.inc19:113 %bitcast_ln4_20 = bitcast i64 %m1_load_20

]]></Node>
<StgValue><ssdm name="bitcast_ln4_20"/></StgValue>
</operation>

<operation id="727" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="64">
<![CDATA[
for.inc19:118 %bitcast_ln4_21 = bitcast i64 %m1_load_21

]]></Node>
<StgValue><ssdm name="bitcast_ln4_21"/></StgValue>
</operation>

<operation id="728" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:122 %m1_load_22 = load i12 %m1_addr_22

]]></Node>
<StgValue><ssdm name="m1_load_22"/></StgValue>
</operation>

<operation id="729" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:127 %m1_load_23 = load i12 %m1_addr_23

]]></Node>
<StgValue><ssdm name="m1_load_23"/></StgValue>
</operation>

<operation id="730" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc19:129 %or_ln4_23 = or i12 %select_ln4_2, i12 24

]]></Node>
<StgValue><ssdm name="or_ln4_23"/></StgValue>
</operation>

<operation id="731" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:130 %zext_ln4_24 = zext i12 %or_ln4_23

]]></Node>
<StgValue><ssdm name="zext_ln4_24"/></StgValue>
</operation>

<operation id="732" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19:131 %m1_addr_24 = getelementptr i64 %m1, i64 0, i64 %zext_ln4_24

]]></Node>
<StgValue><ssdm name="m1_addr_24"/></StgValue>
</operation>

<operation id="733" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:132 %m1_load_24 = load i12 %m1_addr_24

]]></Node>
<StgValue><ssdm name="m1_load_24"/></StgValue>
</operation>

<operation id="734" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc19:134 %or_ln4_24 = or i12 %select_ln4_2, i12 25

]]></Node>
<StgValue><ssdm name="or_ln4_24"/></StgValue>
</operation>

<operation id="735" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:135 %zext_ln4_25 = zext i12 %or_ln4_24

]]></Node>
<StgValue><ssdm name="zext_ln4_25"/></StgValue>
</operation>

<operation id="736" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19:136 %m1_addr_25 = getelementptr i64 %m1, i64 0, i64 %zext_ln4_25

]]></Node>
<StgValue><ssdm name="m1_addr_25"/></StgValue>
</operation>

<operation id="737" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:137 %m1_load_25 = load i12 %m1_addr_25

]]></Node>
<StgValue><ssdm name="m1_load_25"/></StgValue>
</operation>

<operation id="738" st_id="13" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:345 %sum_1_1 = dadd i64 %sum_1, i64 %mult_1

]]></Node>
<StgValue><ssdm name="sum_1_1"/></StgValue>
</operation>

<operation id="739" st_id="13" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:421 %mult_11 = dmul i64 %bitcast_ln4_12, i64 %bitcast_ln14_12

]]></Node>
<StgValue><ssdm name="mult_11"/></StgValue>
</operation>

<operation id="740" st_id="13" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:428 %mult_12 = dmul i64 %bitcast_ln4_13, i64 %bitcast_ln14_13

]]></Node>
<StgValue><ssdm name="mult_12"/></StgValue>
</operation>

<operation id="741" st_id="13" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:435 %mult_13 = dmul i64 %bitcast_ln4_14, i64 %bitcast_ln14_14

]]></Node>
<StgValue><ssdm name="mult_13"/></StgValue>
</operation>

<operation id="742" st_id="13" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:442 %mult_14 = dmul i64 %bitcast_ln4_15, i64 %bitcast_ln14_15

]]></Node>
<StgValue><ssdm name="mult_14"/></StgValue>
</operation>

<operation id="743" st_id="13" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:449 %mult_15 = dmul i64 %bitcast_ln4_16, i64 %bitcast_ln14_16

]]></Node>
<StgValue><ssdm name="mult_15"/></StgValue>
</operation>

<operation id="744" st_id="13" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:456 %mult_16 = dmul i64 %bitcast_ln4_17, i64 %bitcast_ln14_17

]]></Node>
<StgValue><ssdm name="mult_16"/></StgValue>
</operation>

<operation id="745" st_id="13" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:463 %mult_17 = dmul i64 %bitcast_ln4_18, i64 %bitcast_ln14_18

]]></Node>
<StgValue><ssdm name="mult_17"/></StgValue>
</operation>

<operation id="746" st_id="13" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:470 %mult_18 = dmul i64 %bitcast_ln4_19, i64 %bitcast_ln14_19

]]></Node>
<StgValue><ssdm name="mult_18"/></StgValue>
</operation>

<operation id="747" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="64" op_0_bw="64">
<![CDATA[
for.inc19:476 %bitcast_ln14_20 = bitcast i64 %m2_load_20

]]></Node>
<StgValue><ssdm name="bitcast_ln14_20"/></StgValue>
</operation>

<operation id="748" st_id="13" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:477 %mult_19 = dmul i64 %bitcast_ln4_20, i64 %bitcast_ln14_20

]]></Node>
<StgValue><ssdm name="mult_19"/></StgValue>
</operation>

<operation id="749" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="64" op_0_bw="64">
<![CDATA[
for.inc19:483 %bitcast_ln14_21 = bitcast i64 %m2_load_21

]]></Node>
<StgValue><ssdm name="bitcast_ln14_21"/></StgValue>
</operation>

<operation id="750" st_id="13" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:484 %mult_20 = dmul i64 %bitcast_ln4_21, i64 %bitcast_ln14_21

]]></Node>
<StgValue><ssdm name="mult_20"/></StgValue>
</operation>

<operation id="751" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:489 %m2_load_22 = load i12 %m2_addr_22

]]></Node>
<StgValue><ssdm name="m2_load_22"/></StgValue>
</operation>

<operation id="752" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:496 %m2_load_23 = load i12 %m2_addr_23

]]></Node>
<StgValue><ssdm name="m2_load_23"/></StgValue>
</operation>

<operation id="753" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="11" op_0_bw="10">
<![CDATA[
for.inc19:500 %sext_ln14_7 = sext i10 %zext_ln14_8_cast

]]></Node>
<StgValue><ssdm name="sext_ln14_7"/></StgValue>
</operation>

<operation id="754" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="64" op_0_bw="11">
<![CDATA[
for.inc19:501 %zext_ln14_24 = zext i11 %sext_ln14_7

]]></Node>
<StgValue><ssdm name="zext_ln14_24"/></StgValue>
</operation>

<operation id="755" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19:502 %m2_addr_24 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_24

]]></Node>
<StgValue><ssdm name="m2_addr_24"/></StgValue>
</operation>

<operation id="756" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:503 %m2_load_24 = load i12 %m2_addr_24

]]></Node>
<StgValue><ssdm name="m2_load_24"/></StgValue>
</operation>

<operation id="757" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="11" op_0_bw="10">
<![CDATA[
for.inc19:507 %sext_ln14_8 = sext i10 %zext_ln14_9_cast

]]></Node>
<StgValue><ssdm name="sext_ln14_8"/></StgValue>
</operation>

<operation id="758" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="64" op_0_bw="11">
<![CDATA[
for.inc19:508 %zext_ln14_25 = zext i11 %sext_ln14_8

]]></Node>
<StgValue><ssdm name="zext_ln14_25"/></StgValue>
</operation>

<operation id="759" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19:509 %m2_addr_25 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_25

]]></Node>
<StgValue><ssdm name="m2_addr_25"/></StgValue>
</operation>

<operation id="760" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:510 %m2_load_25 = load i12 %m2_addr_25

]]></Node>
<StgValue><ssdm name="m2_load_25"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="761" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="64">
<![CDATA[
for.inc19:123 %bitcast_ln4_22 = bitcast i64 %m1_load_22

]]></Node>
<StgValue><ssdm name="bitcast_ln4_22"/></StgValue>
</operation>

<operation id="762" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="64">
<![CDATA[
for.inc19:128 %bitcast_ln4_23 = bitcast i64 %m1_load_23

]]></Node>
<StgValue><ssdm name="bitcast_ln4_23"/></StgValue>
</operation>

<operation id="763" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:132 %m1_load_24 = load i12 %m1_addr_24

]]></Node>
<StgValue><ssdm name="m1_load_24"/></StgValue>
</operation>

<operation id="764" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:137 %m1_load_25 = load i12 %m1_addr_25

]]></Node>
<StgValue><ssdm name="m1_load_25"/></StgValue>
</operation>

<operation id="765" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc19:139 %or_ln4_25 = or i12 %select_ln4_2, i12 26

]]></Node>
<StgValue><ssdm name="or_ln4_25"/></StgValue>
</operation>

<operation id="766" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:140 %zext_ln4_26 = zext i12 %or_ln4_25

]]></Node>
<StgValue><ssdm name="zext_ln4_26"/></StgValue>
</operation>

<operation id="767" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19:141 %m1_addr_26 = getelementptr i64 %m1, i64 0, i64 %zext_ln4_26

]]></Node>
<StgValue><ssdm name="m1_addr_26"/></StgValue>
</operation>

<operation id="768" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:142 %m1_load_26 = load i12 %m1_addr_26

]]></Node>
<StgValue><ssdm name="m1_load_26"/></StgValue>
</operation>

<operation id="769" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc19:144 %or_ln4_26 = or i12 %select_ln4_2, i12 27

]]></Node>
<StgValue><ssdm name="or_ln4_26"/></StgValue>
</operation>

<operation id="770" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:145 %zext_ln4_27 = zext i12 %or_ln4_26

]]></Node>
<StgValue><ssdm name="zext_ln4_27"/></StgValue>
</operation>

<operation id="771" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19:146 %m1_addr_27 = getelementptr i64 %m1, i64 0, i64 %zext_ln4_27

]]></Node>
<StgValue><ssdm name="m1_addr_27"/></StgValue>
</operation>

<operation id="772" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:147 %m1_load_27 = load i12 %m1_addr_27

]]></Node>
<StgValue><ssdm name="m1_load_27"/></StgValue>
</operation>

<operation id="773" st_id="14" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:345 %sum_1_1 = dadd i64 %sum_1, i64 %mult_1

]]></Node>
<StgValue><ssdm name="sum_1_1"/></StgValue>
</operation>

<operation id="774" st_id="14" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:435 %mult_13 = dmul i64 %bitcast_ln4_14, i64 %bitcast_ln14_14

]]></Node>
<StgValue><ssdm name="mult_13"/></StgValue>
</operation>

<operation id="775" st_id="14" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:442 %mult_14 = dmul i64 %bitcast_ln4_15, i64 %bitcast_ln14_15

]]></Node>
<StgValue><ssdm name="mult_14"/></StgValue>
</operation>

<operation id="776" st_id="14" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:449 %mult_15 = dmul i64 %bitcast_ln4_16, i64 %bitcast_ln14_16

]]></Node>
<StgValue><ssdm name="mult_15"/></StgValue>
</operation>

<operation id="777" st_id="14" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:456 %mult_16 = dmul i64 %bitcast_ln4_17, i64 %bitcast_ln14_17

]]></Node>
<StgValue><ssdm name="mult_16"/></StgValue>
</operation>

<operation id="778" st_id="14" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:463 %mult_17 = dmul i64 %bitcast_ln4_18, i64 %bitcast_ln14_18

]]></Node>
<StgValue><ssdm name="mult_17"/></StgValue>
</operation>

<operation id="779" st_id="14" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:470 %mult_18 = dmul i64 %bitcast_ln4_19, i64 %bitcast_ln14_19

]]></Node>
<StgValue><ssdm name="mult_18"/></StgValue>
</operation>

<operation id="780" st_id="14" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:477 %mult_19 = dmul i64 %bitcast_ln4_20, i64 %bitcast_ln14_20

]]></Node>
<StgValue><ssdm name="mult_19"/></StgValue>
</operation>

<operation id="781" st_id="14" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:484 %mult_20 = dmul i64 %bitcast_ln4_21, i64 %bitcast_ln14_21

]]></Node>
<StgValue><ssdm name="mult_20"/></StgValue>
</operation>

<operation id="782" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="64" op_0_bw="64">
<![CDATA[
for.inc19:490 %bitcast_ln14_22 = bitcast i64 %m2_load_22

]]></Node>
<StgValue><ssdm name="bitcast_ln14_22"/></StgValue>
</operation>

<operation id="783" st_id="14" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:491 %mult_21 = dmul i64 %bitcast_ln4_22, i64 %bitcast_ln14_22

]]></Node>
<StgValue><ssdm name="mult_21"/></StgValue>
</operation>

<operation id="784" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="64" op_0_bw="64">
<![CDATA[
for.inc19:497 %bitcast_ln14_23 = bitcast i64 %m2_load_23

]]></Node>
<StgValue><ssdm name="bitcast_ln14_23"/></StgValue>
</operation>

<operation id="785" st_id="14" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:498 %mult_22 = dmul i64 %bitcast_ln4_23, i64 %bitcast_ln14_23

]]></Node>
<StgValue><ssdm name="mult_22"/></StgValue>
</operation>

<operation id="786" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:503 %m2_load_24 = load i12 %m2_addr_24

]]></Node>
<StgValue><ssdm name="m2_load_24"/></StgValue>
</operation>

<operation id="787" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:510 %m2_load_25 = load i12 %m2_addr_25

]]></Node>
<StgValue><ssdm name="m2_load_25"/></StgValue>
</operation>

<operation id="788" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="11" op_0_bw="10">
<![CDATA[
for.inc19:514 %sext_ln14_9 = sext i10 %zext_ln14_10_cast

]]></Node>
<StgValue><ssdm name="sext_ln14_9"/></StgValue>
</operation>

<operation id="789" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="64" op_0_bw="11">
<![CDATA[
for.inc19:515 %zext_ln14_26 = zext i11 %sext_ln14_9

]]></Node>
<StgValue><ssdm name="zext_ln14_26"/></StgValue>
</operation>

<operation id="790" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19:516 %m2_addr_26 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_26

]]></Node>
<StgValue><ssdm name="m2_addr_26"/></StgValue>
</operation>

<operation id="791" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:517 %m2_load_26 = load i12 %m2_addr_26

]]></Node>
<StgValue><ssdm name="m2_load_26"/></StgValue>
</operation>

<operation id="792" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="11" op_0_bw="10">
<![CDATA[
for.inc19:521 %sext_ln14_10 = sext i10 %zext_ln14_11_cast

]]></Node>
<StgValue><ssdm name="sext_ln14_10"/></StgValue>
</operation>

<operation id="793" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="64" op_0_bw="11">
<![CDATA[
for.inc19:522 %zext_ln14_27 = zext i11 %sext_ln14_10

]]></Node>
<StgValue><ssdm name="zext_ln14_27"/></StgValue>
</operation>

<operation id="794" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19:523 %m2_addr_27 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_27

]]></Node>
<StgValue><ssdm name="m2_addr_27"/></StgValue>
</operation>

<operation id="795" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:524 %m2_load_27 = load i12 %m2_addr_27

]]></Node>
<StgValue><ssdm name="m2_load_27"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="796" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64">
<![CDATA[
for.inc19:133 %bitcast_ln4_24 = bitcast i64 %m1_load_24

]]></Node>
<StgValue><ssdm name="bitcast_ln4_24"/></StgValue>
</operation>

<operation id="797" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64">
<![CDATA[
for.inc19:138 %bitcast_ln4_25 = bitcast i64 %m1_load_25

]]></Node>
<StgValue><ssdm name="bitcast_ln4_25"/></StgValue>
</operation>

<operation id="798" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:142 %m1_load_26 = load i12 %m1_addr_26

]]></Node>
<StgValue><ssdm name="m1_load_26"/></StgValue>
</operation>

<operation id="799" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:147 %m1_load_27 = load i12 %m1_addr_27

]]></Node>
<StgValue><ssdm name="m1_load_27"/></StgValue>
</operation>

<operation id="800" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc19:149 %or_ln4_27 = or i12 %select_ln4_2, i12 28

]]></Node>
<StgValue><ssdm name="or_ln4_27"/></StgValue>
</operation>

<operation id="801" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:150 %zext_ln4_28 = zext i12 %or_ln4_27

]]></Node>
<StgValue><ssdm name="zext_ln4_28"/></StgValue>
</operation>

<operation id="802" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19:151 %m1_addr_28 = getelementptr i64 %m1, i64 0, i64 %zext_ln4_28

]]></Node>
<StgValue><ssdm name="m1_addr_28"/></StgValue>
</operation>

<operation id="803" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:152 %m1_load_28 = load i12 %m1_addr_28

]]></Node>
<StgValue><ssdm name="m1_load_28"/></StgValue>
</operation>

<operation id="804" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc19:154 %or_ln4_28 = or i12 %select_ln4_2, i12 29

]]></Node>
<StgValue><ssdm name="or_ln4_28"/></StgValue>
</operation>

<operation id="805" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:155 %zext_ln4_29 = zext i12 %or_ln4_28

]]></Node>
<StgValue><ssdm name="zext_ln4_29"/></StgValue>
</operation>

<operation id="806" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19:156 %m1_addr_29 = getelementptr i64 %m1, i64 0, i64 %zext_ln4_29

]]></Node>
<StgValue><ssdm name="m1_addr_29"/></StgValue>
</operation>

<operation id="807" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:157 %m1_load_29 = load i12 %m1_addr_29

]]></Node>
<StgValue><ssdm name="m1_load_29"/></StgValue>
</operation>

<operation id="808" st_id="15" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:345 %sum_1_1 = dadd i64 %sum_1, i64 %mult_1

]]></Node>
<StgValue><ssdm name="sum_1_1"/></StgValue>
</operation>

<operation id="809" st_id="15" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:449 %mult_15 = dmul i64 %bitcast_ln4_16, i64 %bitcast_ln14_16

]]></Node>
<StgValue><ssdm name="mult_15"/></StgValue>
</operation>

<operation id="810" st_id="15" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:456 %mult_16 = dmul i64 %bitcast_ln4_17, i64 %bitcast_ln14_17

]]></Node>
<StgValue><ssdm name="mult_16"/></StgValue>
</operation>

<operation id="811" st_id="15" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:463 %mult_17 = dmul i64 %bitcast_ln4_18, i64 %bitcast_ln14_18

]]></Node>
<StgValue><ssdm name="mult_17"/></StgValue>
</operation>

<operation id="812" st_id="15" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:470 %mult_18 = dmul i64 %bitcast_ln4_19, i64 %bitcast_ln14_19

]]></Node>
<StgValue><ssdm name="mult_18"/></StgValue>
</operation>

<operation id="813" st_id="15" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:477 %mult_19 = dmul i64 %bitcast_ln4_20, i64 %bitcast_ln14_20

]]></Node>
<StgValue><ssdm name="mult_19"/></StgValue>
</operation>

<operation id="814" st_id="15" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:484 %mult_20 = dmul i64 %bitcast_ln4_21, i64 %bitcast_ln14_21

]]></Node>
<StgValue><ssdm name="mult_20"/></StgValue>
</operation>

<operation id="815" st_id="15" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:491 %mult_21 = dmul i64 %bitcast_ln4_22, i64 %bitcast_ln14_22

]]></Node>
<StgValue><ssdm name="mult_21"/></StgValue>
</operation>

<operation id="816" st_id="15" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:498 %mult_22 = dmul i64 %bitcast_ln4_23, i64 %bitcast_ln14_23

]]></Node>
<StgValue><ssdm name="mult_22"/></StgValue>
</operation>

<operation id="817" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="64" op_0_bw="64">
<![CDATA[
for.inc19:504 %bitcast_ln14_24 = bitcast i64 %m2_load_24

]]></Node>
<StgValue><ssdm name="bitcast_ln14_24"/></StgValue>
</operation>

<operation id="818" st_id="15" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:505 %mult_23 = dmul i64 %bitcast_ln4_24, i64 %bitcast_ln14_24

]]></Node>
<StgValue><ssdm name="mult_23"/></StgValue>
</operation>

<operation id="819" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="64" op_0_bw="64">
<![CDATA[
for.inc19:511 %bitcast_ln14_25 = bitcast i64 %m2_load_25

]]></Node>
<StgValue><ssdm name="bitcast_ln14_25"/></StgValue>
</operation>

<operation id="820" st_id="15" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:512 %mult_24 = dmul i64 %bitcast_ln4_25, i64 %bitcast_ln14_25

]]></Node>
<StgValue><ssdm name="mult_24"/></StgValue>
</operation>

<operation id="821" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:517 %m2_load_26 = load i12 %m2_addr_26

]]></Node>
<StgValue><ssdm name="m2_load_26"/></StgValue>
</operation>

<operation id="822" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:524 %m2_load_27 = load i12 %m2_addr_27

]]></Node>
<StgValue><ssdm name="m2_load_27"/></StgValue>
</operation>

<operation id="823" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="11" op_0_bw="9">
<![CDATA[
for.inc19:528 %sext_ln14_11 = sext i9 %zext_ln14_4_cast

]]></Node>
<StgValue><ssdm name="sext_ln14_11"/></StgValue>
</operation>

<operation id="824" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="64" op_0_bw="11">
<![CDATA[
for.inc19:529 %zext_ln14_28 = zext i11 %sext_ln14_11

]]></Node>
<StgValue><ssdm name="zext_ln14_28"/></StgValue>
</operation>

<operation id="825" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19:530 %m2_addr_28 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_28

]]></Node>
<StgValue><ssdm name="m2_addr_28"/></StgValue>
</operation>

<operation id="826" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:531 %m2_load_28 = load i12 %m2_addr_28

]]></Node>
<StgValue><ssdm name="m2_load_28"/></StgValue>
</operation>

<operation id="827" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="11" op_0_bw="9">
<![CDATA[
for.inc19:535 %sext_ln14_12 = sext i9 %zext_ln14_5_cast

]]></Node>
<StgValue><ssdm name="sext_ln14_12"/></StgValue>
</operation>

<operation id="828" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="64" op_0_bw="11">
<![CDATA[
for.inc19:536 %zext_ln14_29 = zext i11 %sext_ln14_12

]]></Node>
<StgValue><ssdm name="zext_ln14_29"/></StgValue>
</operation>

<operation id="829" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19:537 %m2_addr_29 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_29

]]></Node>
<StgValue><ssdm name="m2_addr_29"/></StgValue>
</operation>

<operation id="830" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:538 %m2_load_29 = load i12 %m2_addr_29

]]></Node>
<StgValue><ssdm name="m2_load_29"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="831" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="64">
<![CDATA[
for.inc19:143 %bitcast_ln4_26 = bitcast i64 %m1_load_26

]]></Node>
<StgValue><ssdm name="bitcast_ln4_26"/></StgValue>
</operation>

<operation id="832" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64">
<![CDATA[
for.inc19:148 %bitcast_ln4_27 = bitcast i64 %m1_load_27

]]></Node>
<StgValue><ssdm name="bitcast_ln4_27"/></StgValue>
</operation>

<operation id="833" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:152 %m1_load_28 = load i12 %m1_addr_28

]]></Node>
<StgValue><ssdm name="m1_load_28"/></StgValue>
</operation>

<operation id="834" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:157 %m1_load_29 = load i12 %m1_addr_29

]]></Node>
<StgValue><ssdm name="m1_load_29"/></StgValue>
</operation>

<operation id="835" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc19:159 %or_ln4_29 = or i12 %select_ln4_2, i12 30

]]></Node>
<StgValue><ssdm name="or_ln4_29"/></StgValue>
</operation>

<operation id="836" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:160 %zext_ln4_30 = zext i12 %or_ln4_29

]]></Node>
<StgValue><ssdm name="zext_ln4_30"/></StgValue>
</operation>

<operation id="837" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19:161 %m1_addr_30 = getelementptr i64 %m1, i64 0, i64 %zext_ln4_30

]]></Node>
<StgValue><ssdm name="m1_addr_30"/></StgValue>
</operation>

<operation id="838" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:162 %m1_load_30 = load i12 %m1_addr_30

]]></Node>
<StgValue><ssdm name="m1_load_30"/></StgValue>
</operation>

<operation id="839" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc19:164 %or_ln4_30 = or i12 %select_ln4_2, i12 31

]]></Node>
<StgValue><ssdm name="or_ln4_30"/></StgValue>
</operation>

<operation id="840" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:165 %zext_ln4_31 = zext i12 %or_ln4_30

]]></Node>
<StgValue><ssdm name="zext_ln4_31"/></StgValue>
</operation>

<operation id="841" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19:166 %m1_addr_31 = getelementptr i64 %m1, i64 0, i64 %zext_ln4_31

]]></Node>
<StgValue><ssdm name="m1_addr_31"/></StgValue>
</operation>

<operation id="842" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:167 %m1_load_31 = load i12 %m1_addr_31

]]></Node>
<StgValue><ssdm name="m1_load_31"/></StgValue>
</operation>

<operation id="843" st_id="16" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:345 %sum_1_1 = dadd i64 %sum_1, i64 %mult_1

]]></Node>
<StgValue><ssdm name="sum_1_1"/></StgValue>
</operation>

<operation id="844" st_id="16" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:463 %mult_17 = dmul i64 %bitcast_ln4_18, i64 %bitcast_ln14_18

]]></Node>
<StgValue><ssdm name="mult_17"/></StgValue>
</operation>

<operation id="845" st_id="16" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:470 %mult_18 = dmul i64 %bitcast_ln4_19, i64 %bitcast_ln14_19

]]></Node>
<StgValue><ssdm name="mult_18"/></StgValue>
</operation>

<operation id="846" st_id="16" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:477 %mult_19 = dmul i64 %bitcast_ln4_20, i64 %bitcast_ln14_20

]]></Node>
<StgValue><ssdm name="mult_19"/></StgValue>
</operation>

<operation id="847" st_id="16" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:484 %mult_20 = dmul i64 %bitcast_ln4_21, i64 %bitcast_ln14_21

]]></Node>
<StgValue><ssdm name="mult_20"/></StgValue>
</operation>

<operation id="848" st_id="16" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:491 %mult_21 = dmul i64 %bitcast_ln4_22, i64 %bitcast_ln14_22

]]></Node>
<StgValue><ssdm name="mult_21"/></StgValue>
</operation>

<operation id="849" st_id="16" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:498 %mult_22 = dmul i64 %bitcast_ln4_23, i64 %bitcast_ln14_23

]]></Node>
<StgValue><ssdm name="mult_22"/></StgValue>
</operation>

<operation id="850" st_id="16" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:505 %mult_23 = dmul i64 %bitcast_ln4_24, i64 %bitcast_ln14_24

]]></Node>
<StgValue><ssdm name="mult_23"/></StgValue>
</operation>

<operation id="851" st_id="16" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:512 %mult_24 = dmul i64 %bitcast_ln4_25, i64 %bitcast_ln14_25

]]></Node>
<StgValue><ssdm name="mult_24"/></StgValue>
</operation>

<operation id="852" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="64" op_0_bw="64">
<![CDATA[
for.inc19:518 %bitcast_ln14_26 = bitcast i64 %m2_load_26

]]></Node>
<StgValue><ssdm name="bitcast_ln14_26"/></StgValue>
</operation>

<operation id="853" st_id="16" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:519 %mult_25 = dmul i64 %bitcast_ln4_26, i64 %bitcast_ln14_26

]]></Node>
<StgValue><ssdm name="mult_25"/></StgValue>
</operation>

<operation id="854" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="64" op_0_bw="64">
<![CDATA[
for.inc19:525 %bitcast_ln14_27 = bitcast i64 %m2_load_27

]]></Node>
<StgValue><ssdm name="bitcast_ln14_27"/></StgValue>
</operation>

<operation id="855" st_id="16" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:526 %mult_26 = dmul i64 %bitcast_ln4_27, i64 %bitcast_ln14_27

]]></Node>
<StgValue><ssdm name="mult_26"/></StgValue>
</operation>

<operation id="856" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:531 %m2_load_28 = load i12 %m2_addr_28

]]></Node>
<StgValue><ssdm name="m2_load_28"/></StgValue>
</operation>

<operation id="857" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:538 %m2_load_29 = load i12 %m2_addr_29

]]></Node>
<StgValue><ssdm name="m2_load_29"/></StgValue>
</operation>

<operation id="858" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="11" op_0_bw="8">
<![CDATA[
for.inc19:542 %sext_ln14_13 = sext i8 %zext_ln14_2_cast

]]></Node>
<StgValue><ssdm name="sext_ln14_13"/></StgValue>
</operation>

<operation id="859" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="64" op_0_bw="11">
<![CDATA[
for.inc19:543 %zext_ln14_30 = zext i11 %sext_ln14_13

]]></Node>
<StgValue><ssdm name="zext_ln14_30"/></StgValue>
</operation>

<operation id="860" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19:544 %m2_addr_30 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_30

]]></Node>
<StgValue><ssdm name="m2_addr_30"/></StgValue>
</operation>

<operation id="861" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:545 %m2_load_30 = load i12 %m2_addr_30

]]></Node>
<StgValue><ssdm name="m2_load_30"/></StgValue>
</operation>

<operation id="862" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="11" op_0_bw="7">
<![CDATA[
for.inc19:549 %sext_ln14_14 = sext i7 %zext_ln14_1_cast

]]></Node>
<StgValue><ssdm name="sext_ln14_14"/></StgValue>
</operation>

<operation id="863" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="64" op_0_bw="11">
<![CDATA[
for.inc19:550 %zext_ln14_31 = zext i11 %sext_ln14_14

]]></Node>
<StgValue><ssdm name="zext_ln14_31"/></StgValue>
</operation>

<operation id="864" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19:551 %m2_addr_31 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_31

]]></Node>
<StgValue><ssdm name="m2_addr_31"/></StgValue>
</operation>

<operation id="865" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:552 %m2_load_31 = load i12 %m2_addr_31

]]></Node>
<StgValue><ssdm name="m2_load_31"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="866" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="64">
<![CDATA[
for.inc19:153 %bitcast_ln4_28 = bitcast i64 %m1_load_28

]]></Node>
<StgValue><ssdm name="bitcast_ln4_28"/></StgValue>
</operation>

<operation id="867" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="64">
<![CDATA[
for.inc19:158 %bitcast_ln4_29 = bitcast i64 %m1_load_29

]]></Node>
<StgValue><ssdm name="bitcast_ln4_29"/></StgValue>
</operation>

<operation id="868" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:162 %m1_load_30 = load i12 %m1_addr_30

]]></Node>
<StgValue><ssdm name="m1_load_30"/></StgValue>
</operation>

<operation id="869" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:167 %m1_load_31 = load i12 %m1_addr_31

]]></Node>
<StgValue><ssdm name="m1_load_31"/></StgValue>
</operation>

<operation id="870" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc19:169 %or_ln4_31 = or i12 %select_ln4_2, i12 32

]]></Node>
<StgValue><ssdm name="or_ln4_31"/></StgValue>
</operation>

<operation id="871" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:170 %zext_ln4_32 = zext i12 %or_ln4_31

]]></Node>
<StgValue><ssdm name="zext_ln4_32"/></StgValue>
</operation>

<operation id="872" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19:171 %m1_addr_32 = getelementptr i64 %m1, i64 0, i64 %zext_ln4_32

]]></Node>
<StgValue><ssdm name="m1_addr_32"/></StgValue>
</operation>

<operation id="873" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:172 %m1_load_32 = load i12 %m1_addr_32

]]></Node>
<StgValue><ssdm name="m1_load_32"/></StgValue>
</operation>

<operation id="874" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc19:174 %or_ln4_32 = or i12 %select_ln4_2, i12 33

]]></Node>
<StgValue><ssdm name="or_ln4_32"/></StgValue>
</operation>

<operation id="875" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:175 %zext_ln4_33 = zext i12 %or_ln4_32

]]></Node>
<StgValue><ssdm name="zext_ln4_33"/></StgValue>
</operation>

<operation id="876" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19:176 %m1_addr_33 = getelementptr i64 %m1, i64 0, i64 %zext_ln4_33

]]></Node>
<StgValue><ssdm name="m1_addr_33"/></StgValue>
</operation>

<operation id="877" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:177 %m1_load_33 = load i12 %m1_addr_33

]]></Node>
<StgValue><ssdm name="m1_load_33"/></StgValue>
</operation>

<operation id="878" st_id="17" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:345 %sum_1_1 = dadd i64 %sum_1, i64 %mult_1

]]></Node>
<StgValue><ssdm name="sum_1_1"/></StgValue>
</operation>

<operation id="879" st_id="17" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:477 %mult_19 = dmul i64 %bitcast_ln4_20, i64 %bitcast_ln14_20

]]></Node>
<StgValue><ssdm name="mult_19"/></StgValue>
</operation>

<operation id="880" st_id="17" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:484 %mult_20 = dmul i64 %bitcast_ln4_21, i64 %bitcast_ln14_21

]]></Node>
<StgValue><ssdm name="mult_20"/></StgValue>
</operation>

<operation id="881" st_id="17" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:491 %mult_21 = dmul i64 %bitcast_ln4_22, i64 %bitcast_ln14_22

]]></Node>
<StgValue><ssdm name="mult_21"/></StgValue>
</operation>

<operation id="882" st_id="17" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:498 %mult_22 = dmul i64 %bitcast_ln4_23, i64 %bitcast_ln14_23

]]></Node>
<StgValue><ssdm name="mult_22"/></StgValue>
</operation>

<operation id="883" st_id="17" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:505 %mult_23 = dmul i64 %bitcast_ln4_24, i64 %bitcast_ln14_24

]]></Node>
<StgValue><ssdm name="mult_23"/></StgValue>
</operation>

<operation id="884" st_id="17" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:512 %mult_24 = dmul i64 %bitcast_ln4_25, i64 %bitcast_ln14_25

]]></Node>
<StgValue><ssdm name="mult_24"/></StgValue>
</operation>

<operation id="885" st_id="17" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:519 %mult_25 = dmul i64 %bitcast_ln4_26, i64 %bitcast_ln14_26

]]></Node>
<StgValue><ssdm name="mult_25"/></StgValue>
</operation>

<operation id="886" st_id="17" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:526 %mult_26 = dmul i64 %bitcast_ln4_27, i64 %bitcast_ln14_27

]]></Node>
<StgValue><ssdm name="mult_26"/></StgValue>
</operation>

<operation id="887" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="64" op_0_bw="64">
<![CDATA[
for.inc19:532 %bitcast_ln14_28 = bitcast i64 %m2_load_28

]]></Node>
<StgValue><ssdm name="bitcast_ln14_28"/></StgValue>
</operation>

<operation id="888" st_id="17" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:533 %mult_27 = dmul i64 %bitcast_ln4_28, i64 %bitcast_ln14_28

]]></Node>
<StgValue><ssdm name="mult_27"/></StgValue>
</operation>

<operation id="889" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="64" op_0_bw="64">
<![CDATA[
for.inc19:539 %bitcast_ln14_29 = bitcast i64 %m2_load_29

]]></Node>
<StgValue><ssdm name="bitcast_ln14_29"/></StgValue>
</operation>

<operation id="890" st_id="17" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:540 %mult_28 = dmul i64 %bitcast_ln4_29, i64 %bitcast_ln14_29

]]></Node>
<StgValue><ssdm name="mult_28"/></StgValue>
</operation>

<operation id="891" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:545 %m2_load_30 = load i12 %m2_addr_30

]]></Node>
<StgValue><ssdm name="m2_load_30"/></StgValue>
</operation>

<operation id="892" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:552 %m2_load_31 = load i12 %m2_addr_31

]]></Node>
<StgValue><ssdm name="m2_load_31"/></StgValue>
</operation>

<operation id="893" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc19:556 %zext_ln14_32_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 32, i6 %trunc_ln14

]]></Node>
<StgValue><ssdm name="zext_ln14_32_cast"/></StgValue>
</operation>

<operation id="894" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:557 %zext_ln14_32 = zext i12 %zext_ln14_32_cast

]]></Node>
<StgValue><ssdm name="zext_ln14_32"/></StgValue>
</operation>

<operation id="895" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19:558 %m2_addr_32 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_32

]]></Node>
<StgValue><ssdm name="m2_addr_32"/></StgValue>
</operation>

<operation id="896" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:559 %m2_load_32 = load i12 %m2_addr_32

]]></Node>
<StgValue><ssdm name="m2_load_32"/></StgValue>
</operation>

<operation id="897" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc19:563 %zext_ln14_33_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 33, i6 %trunc_ln14

]]></Node>
<StgValue><ssdm name="zext_ln14_33_cast"/></StgValue>
</operation>

<operation id="898" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:564 %zext_ln14_33 = zext i12 %zext_ln14_33_cast

]]></Node>
<StgValue><ssdm name="zext_ln14_33"/></StgValue>
</operation>

<operation id="899" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19:565 %m2_addr_33 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_33

]]></Node>
<StgValue><ssdm name="m2_addr_33"/></StgValue>
</operation>

<operation id="900" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:566 %m2_load_33 = load i12 %m2_addr_33

]]></Node>
<StgValue><ssdm name="m2_load_33"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="901" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="64">
<![CDATA[
for.inc19:163 %bitcast_ln4_30 = bitcast i64 %m1_load_30

]]></Node>
<StgValue><ssdm name="bitcast_ln4_30"/></StgValue>
</operation>

<operation id="902" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="64">
<![CDATA[
for.inc19:168 %bitcast_ln4_31 = bitcast i64 %m1_load_31

]]></Node>
<StgValue><ssdm name="bitcast_ln4_31"/></StgValue>
</operation>

<operation id="903" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:172 %m1_load_32 = load i12 %m1_addr_32

]]></Node>
<StgValue><ssdm name="m1_load_32"/></StgValue>
</operation>

<operation id="904" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:177 %m1_load_33 = load i12 %m1_addr_33

]]></Node>
<StgValue><ssdm name="m1_load_33"/></StgValue>
</operation>

<operation id="905" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc19:179 %or_ln4_33 = or i12 %select_ln4_2, i12 34

]]></Node>
<StgValue><ssdm name="or_ln4_33"/></StgValue>
</operation>

<operation id="906" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:180 %zext_ln4_34 = zext i12 %or_ln4_33

]]></Node>
<StgValue><ssdm name="zext_ln4_34"/></StgValue>
</operation>

<operation id="907" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19:181 %m1_addr_34 = getelementptr i64 %m1, i64 0, i64 %zext_ln4_34

]]></Node>
<StgValue><ssdm name="m1_addr_34"/></StgValue>
</operation>

<operation id="908" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:182 %m1_load_34 = load i12 %m1_addr_34

]]></Node>
<StgValue><ssdm name="m1_load_34"/></StgValue>
</operation>

<operation id="909" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc19:184 %or_ln4_34 = or i12 %select_ln4_2, i12 35

]]></Node>
<StgValue><ssdm name="or_ln4_34"/></StgValue>
</operation>

<operation id="910" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:185 %zext_ln4_35 = zext i12 %or_ln4_34

]]></Node>
<StgValue><ssdm name="zext_ln4_35"/></StgValue>
</operation>

<operation id="911" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19:186 %m1_addr_35 = getelementptr i64 %m1, i64 0, i64 %zext_ln4_35

]]></Node>
<StgValue><ssdm name="m1_addr_35"/></StgValue>
</operation>

<operation id="912" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:187 %m1_load_35 = load i12 %m1_addr_35

]]></Node>
<StgValue><ssdm name="m1_load_35"/></StgValue>
</operation>

<operation id="913" st_id="18" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:352 %sum_1_2 = dadd i64 %sum_1_1, i64 %mult_2

]]></Node>
<StgValue><ssdm name="sum_1_2"/></StgValue>
</operation>

<operation id="914" st_id="18" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:491 %mult_21 = dmul i64 %bitcast_ln4_22, i64 %bitcast_ln14_22

]]></Node>
<StgValue><ssdm name="mult_21"/></StgValue>
</operation>

<operation id="915" st_id="18" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:498 %mult_22 = dmul i64 %bitcast_ln4_23, i64 %bitcast_ln14_23

]]></Node>
<StgValue><ssdm name="mult_22"/></StgValue>
</operation>

<operation id="916" st_id="18" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:505 %mult_23 = dmul i64 %bitcast_ln4_24, i64 %bitcast_ln14_24

]]></Node>
<StgValue><ssdm name="mult_23"/></StgValue>
</operation>

<operation id="917" st_id="18" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:512 %mult_24 = dmul i64 %bitcast_ln4_25, i64 %bitcast_ln14_25

]]></Node>
<StgValue><ssdm name="mult_24"/></StgValue>
</operation>

<operation id="918" st_id="18" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:519 %mult_25 = dmul i64 %bitcast_ln4_26, i64 %bitcast_ln14_26

]]></Node>
<StgValue><ssdm name="mult_25"/></StgValue>
</operation>

<operation id="919" st_id="18" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:526 %mult_26 = dmul i64 %bitcast_ln4_27, i64 %bitcast_ln14_27

]]></Node>
<StgValue><ssdm name="mult_26"/></StgValue>
</operation>

<operation id="920" st_id="18" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:533 %mult_27 = dmul i64 %bitcast_ln4_28, i64 %bitcast_ln14_28

]]></Node>
<StgValue><ssdm name="mult_27"/></StgValue>
</operation>

<operation id="921" st_id="18" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:540 %mult_28 = dmul i64 %bitcast_ln4_29, i64 %bitcast_ln14_29

]]></Node>
<StgValue><ssdm name="mult_28"/></StgValue>
</operation>

<operation id="922" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="64" op_0_bw="64">
<![CDATA[
for.inc19:546 %bitcast_ln14_30 = bitcast i64 %m2_load_30

]]></Node>
<StgValue><ssdm name="bitcast_ln14_30"/></StgValue>
</operation>

<operation id="923" st_id="18" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:547 %mult_29 = dmul i64 %bitcast_ln4_30, i64 %bitcast_ln14_30

]]></Node>
<StgValue><ssdm name="mult_29"/></StgValue>
</operation>

<operation id="924" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="64" op_0_bw="64">
<![CDATA[
for.inc19:553 %bitcast_ln14_31 = bitcast i64 %m2_load_31

]]></Node>
<StgValue><ssdm name="bitcast_ln14_31"/></StgValue>
</operation>

<operation id="925" st_id="18" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:554 %mult_30 = dmul i64 %bitcast_ln4_31, i64 %bitcast_ln14_31

]]></Node>
<StgValue><ssdm name="mult_30"/></StgValue>
</operation>

<operation id="926" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:559 %m2_load_32 = load i12 %m2_addr_32

]]></Node>
<StgValue><ssdm name="m2_load_32"/></StgValue>
</operation>

<operation id="927" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:566 %m2_load_33 = load i12 %m2_addr_33

]]></Node>
<StgValue><ssdm name="m2_load_33"/></StgValue>
</operation>

<operation id="928" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc19:570 %zext_ln14_34_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 34, i6 %trunc_ln14

]]></Node>
<StgValue><ssdm name="zext_ln14_34_cast"/></StgValue>
</operation>

<operation id="929" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:571 %zext_ln14_34 = zext i12 %zext_ln14_34_cast

]]></Node>
<StgValue><ssdm name="zext_ln14_34"/></StgValue>
</operation>

<operation id="930" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19:572 %m2_addr_34 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_34

]]></Node>
<StgValue><ssdm name="m2_addr_34"/></StgValue>
</operation>

<operation id="931" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:573 %m2_load_34 = load i12 %m2_addr_34

]]></Node>
<StgValue><ssdm name="m2_load_34"/></StgValue>
</operation>

<operation id="932" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc19:577 %zext_ln14_35_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 35, i6 %trunc_ln14

]]></Node>
<StgValue><ssdm name="zext_ln14_35_cast"/></StgValue>
</operation>

<operation id="933" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:578 %zext_ln14_35 = zext i12 %zext_ln14_35_cast

]]></Node>
<StgValue><ssdm name="zext_ln14_35"/></StgValue>
</operation>

<operation id="934" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19:579 %m2_addr_35 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_35

]]></Node>
<StgValue><ssdm name="m2_addr_35"/></StgValue>
</operation>

<operation id="935" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:580 %m2_load_35 = load i12 %m2_addr_35

]]></Node>
<StgValue><ssdm name="m2_load_35"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="936" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="64" op_0_bw="64">
<![CDATA[
for.inc19:173 %bitcast_ln4_32 = bitcast i64 %m1_load_32

]]></Node>
<StgValue><ssdm name="bitcast_ln4_32"/></StgValue>
</operation>

<operation id="937" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="64">
<![CDATA[
for.inc19:178 %bitcast_ln4_33 = bitcast i64 %m1_load_33

]]></Node>
<StgValue><ssdm name="bitcast_ln4_33"/></StgValue>
</operation>

<operation id="938" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:182 %m1_load_34 = load i12 %m1_addr_34

]]></Node>
<StgValue><ssdm name="m1_load_34"/></StgValue>
</operation>

<operation id="939" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:187 %m1_load_35 = load i12 %m1_addr_35

]]></Node>
<StgValue><ssdm name="m1_load_35"/></StgValue>
</operation>

<operation id="940" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc19:189 %or_ln4_35 = or i12 %select_ln4_2, i12 36

]]></Node>
<StgValue><ssdm name="or_ln4_35"/></StgValue>
</operation>

<operation id="941" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:190 %zext_ln4_36 = zext i12 %or_ln4_35

]]></Node>
<StgValue><ssdm name="zext_ln4_36"/></StgValue>
</operation>

<operation id="942" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19:191 %m1_addr_36 = getelementptr i64 %m1, i64 0, i64 %zext_ln4_36

]]></Node>
<StgValue><ssdm name="m1_addr_36"/></StgValue>
</operation>

<operation id="943" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:192 %m1_load_36 = load i12 %m1_addr_36

]]></Node>
<StgValue><ssdm name="m1_load_36"/></StgValue>
</operation>

<operation id="944" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc19:194 %or_ln4_36 = or i12 %select_ln4_2, i12 37

]]></Node>
<StgValue><ssdm name="or_ln4_36"/></StgValue>
</operation>

<operation id="945" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:195 %zext_ln4_37 = zext i12 %or_ln4_36

]]></Node>
<StgValue><ssdm name="zext_ln4_37"/></StgValue>
</operation>

<operation id="946" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19:196 %m1_addr_37 = getelementptr i64 %m1, i64 0, i64 %zext_ln4_37

]]></Node>
<StgValue><ssdm name="m1_addr_37"/></StgValue>
</operation>

<operation id="947" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:197 %m1_load_37 = load i12 %m1_addr_37

]]></Node>
<StgValue><ssdm name="m1_load_37"/></StgValue>
</operation>

<operation id="948" st_id="19" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:352 %sum_1_2 = dadd i64 %sum_1_1, i64 %mult_2

]]></Node>
<StgValue><ssdm name="sum_1_2"/></StgValue>
</operation>

<operation id="949" st_id="19" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:505 %mult_23 = dmul i64 %bitcast_ln4_24, i64 %bitcast_ln14_24

]]></Node>
<StgValue><ssdm name="mult_23"/></StgValue>
</operation>

<operation id="950" st_id="19" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:512 %mult_24 = dmul i64 %bitcast_ln4_25, i64 %bitcast_ln14_25

]]></Node>
<StgValue><ssdm name="mult_24"/></StgValue>
</operation>

<operation id="951" st_id="19" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:519 %mult_25 = dmul i64 %bitcast_ln4_26, i64 %bitcast_ln14_26

]]></Node>
<StgValue><ssdm name="mult_25"/></StgValue>
</operation>

<operation id="952" st_id="19" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:526 %mult_26 = dmul i64 %bitcast_ln4_27, i64 %bitcast_ln14_27

]]></Node>
<StgValue><ssdm name="mult_26"/></StgValue>
</operation>

<operation id="953" st_id="19" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:533 %mult_27 = dmul i64 %bitcast_ln4_28, i64 %bitcast_ln14_28

]]></Node>
<StgValue><ssdm name="mult_27"/></StgValue>
</operation>

<operation id="954" st_id="19" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:540 %mult_28 = dmul i64 %bitcast_ln4_29, i64 %bitcast_ln14_29

]]></Node>
<StgValue><ssdm name="mult_28"/></StgValue>
</operation>

<operation id="955" st_id="19" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:547 %mult_29 = dmul i64 %bitcast_ln4_30, i64 %bitcast_ln14_30

]]></Node>
<StgValue><ssdm name="mult_29"/></StgValue>
</operation>

<operation id="956" st_id="19" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:554 %mult_30 = dmul i64 %bitcast_ln4_31, i64 %bitcast_ln14_31

]]></Node>
<StgValue><ssdm name="mult_30"/></StgValue>
</operation>

<operation id="957" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="64" op_0_bw="64">
<![CDATA[
for.inc19:560 %bitcast_ln14_32 = bitcast i64 %m2_load_32

]]></Node>
<StgValue><ssdm name="bitcast_ln14_32"/></StgValue>
</operation>

<operation id="958" st_id="19" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:561 %mult_31 = dmul i64 %bitcast_ln4_32, i64 %bitcast_ln14_32

]]></Node>
<StgValue><ssdm name="mult_31"/></StgValue>
</operation>

<operation id="959" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="64" op_0_bw="64">
<![CDATA[
for.inc19:567 %bitcast_ln14_33 = bitcast i64 %m2_load_33

]]></Node>
<StgValue><ssdm name="bitcast_ln14_33"/></StgValue>
</operation>

<operation id="960" st_id="19" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:568 %mult_32 = dmul i64 %bitcast_ln4_33, i64 %bitcast_ln14_33

]]></Node>
<StgValue><ssdm name="mult_32"/></StgValue>
</operation>

<operation id="961" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:573 %m2_load_34 = load i12 %m2_addr_34

]]></Node>
<StgValue><ssdm name="m2_load_34"/></StgValue>
</operation>

<operation id="962" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:580 %m2_load_35 = load i12 %m2_addr_35

]]></Node>
<StgValue><ssdm name="m2_load_35"/></StgValue>
</operation>

<operation id="963" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc19:584 %zext_ln14_36_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 36, i6 %trunc_ln14

]]></Node>
<StgValue><ssdm name="zext_ln14_36_cast"/></StgValue>
</operation>

<operation id="964" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:585 %zext_ln14_36 = zext i12 %zext_ln14_36_cast

]]></Node>
<StgValue><ssdm name="zext_ln14_36"/></StgValue>
</operation>

<operation id="965" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19:586 %m2_addr_36 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_36

]]></Node>
<StgValue><ssdm name="m2_addr_36"/></StgValue>
</operation>

<operation id="966" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:587 %m2_load_36 = load i12 %m2_addr_36

]]></Node>
<StgValue><ssdm name="m2_load_36"/></StgValue>
</operation>

<operation id="967" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc19:591 %zext_ln14_37_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 37, i6 %trunc_ln14

]]></Node>
<StgValue><ssdm name="zext_ln14_37_cast"/></StgValue>
</operation>

<operation id="968" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:592 %zext_ln14_37 = zext i12 %zext_ln14_37_cast

]]></Node>
<StgValue><ssdm name="zext_ln14_37"/></StgValue>
</operation>

<operation id="969" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19:593 %m2_addr_37 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_37

]]></Node>
<StgValue><ssdm name="m2_addr_37"/></StgValue>
</operation>

<operation id="970" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:594 %m2_load_37 = load i12 %m2_addr_37

]]></Node>
<StgValue><ssdm name="m2_load_37"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="971" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="64" op_0_bw="64">
<![CDATA[
for.inc19:183 %bitcast_ln4_34 = bitcast i64 %m1_load_34

]]></Node>
<StgValue><ssdm name="bitcast_ln4_34"/></StgValue>
</operation>

<operation id="972" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="64" op_0_bw="64">
<![CDATA[
for.inc19:188 %bitcast_ln4_35 = bitcast i64 %m1_load_35

]]></Node>
<StgValue><ssdm name="bitcast_ln4_35"/></StgValue>
</operation>

<operation id="973" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:192 %m1_load_36 = load i12 %m1_addr_36

]]></Node>
<StgValue><ssdm name="m1_load_36"/></StgValue>
</operation>

<operation id="974" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:197 %m1_load_37 = load i12 %m1_addr_37

]]></Node>
<StgValue><ssdm name="m1_load_37"/></StgValue>
</operation>

<operation id="975" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc19:199 %or_ln4_37 = or i12 %select_ln4_2, i12 38

]]></Node>
<StgValue><ssdm name="or_ln4_37"/></StgValue>
</operation>

<operation id="976" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:200 %zext_ln4_38 = zext i12 %or_ln4_37

]]></Node>
<StgValue><ssdm name="zext_ln4_38"/></StgValue>
</operation>

<operation id="977" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19:201 %m1_addr_38 = getelementptr i64 %m1, i64 0, i64 %zext_ln4_38

]]></Node>
<StgValue><ssdm name="m1_addr_38"/></StgValue>
</operation>

<operation id="978" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:202 %m1_load_38 = load i12 %m1_addr_38

]]></Node>
<StgValue><ssdm name="m1_load_38"/></StgValue>
</operation>

<operation id="979" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc19:204 %or_ln4_38 = or i12 %select_ln4_2, i12 39

]]></Node>
<StgValue><ssdm name="or_ln4_38"/></StgValue>
</operation>

<operation id="980" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:205 %zext_ln4_39 = zext i12 %or_ln4_38

]]></Node>
<StgValue><ssdm name="zext_ln4_39"/></StgValue>
</operation>

<operation id="981" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19:206 %m1_addr_39 = getelementptr i64 %m1, i64 0, i64 %zext_ln4_39

]]></Node>
<StgValue><ssdm name="m1_addr_39"/></StgValue>
</operation>

<operation id="982" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:207 %m1_load_39 = load i12 %m1_addr_39

]]></Node>
<StgValue><ssdm name="m1_load_39"/></StgValue>
</operation>

<operation id="983" st_id="20" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:352 %sum_1_2 = dadd i64 %sum_1_1, i64 %mult_2

]]></Node>
<StgValue><ssdm name="sum_1_2"/></StgValue>
</operation>

<operation id="984" st_id="20" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:519 %mult_25 = dmul i64 %bitcast_ln4_26, i64 %bitcast_ln14_26

]]></Node>
<StgValue><ssdm name="mult_25"/></StgValue>
</operation>

<operation id="985" st_id="20" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:526 %mult_26 = dmul i64 %bitcast_ln4_27, i64 %bitcast_ln14_27

]]></Node>
<StgValue><ssdm name="mult_26"/></StgValue>
</operation>

<operation id="986" st_id="20" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:533 %mult_27 = dmul i64 %bitcast_ln4_28, i64 %bitcast_ln14_28

]]></Node>
<StgValue><ssdm name="mult_27"/></StgValue>
</operation>

<operation id="987" st_id="20" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:540 %mult_28 = dmul i64 %bitcast_ln4_29, i64 %bitcast_ln14_29

]]></Node>
<StgValue><ssdm name="mult_28"/></StgValue>
</operation>

<operation id="988" st_id="20" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:547 %mult_29 = dmul i64 %bitcast_ln4_30, i64 %bitcast_ln14_30

]]></Node>
<StgValue><ssdm name="mult_29"/></StgValue>
</operation>

<operation id="989" st_id="20" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:554 %mult_30 = dmul i64 %bitcast_ln4_31, i64 %bitcast_ln14_31

]]></Node>
<StgValue><ssdm name="mult_30"/></StgValue>
</operation>

<operation id="990" st_id="20" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:561 %mult_31 = dmul i64 %bitcast_ln4_32, i64 %bitcast_ln14_32

]]></Node>
<StgValue><ssdm name="mult_31"/></StgValue>
</operation>

<operation id="991" st_id="20" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:568 %mult_32 = dmul i64 %bitcast_ln4_33, i64 %bitcast_ln14_33

]]></Node>
<StgValue><ssdm name="mult_32"/></StgValue>
</operation>

<operation id="992" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="64" op_0_bw="64">
<![CDATA[
for.inc19:574 %bitcast_ln14_34 = bitcast i64 %m2_load_34

]]></Node>
<StgValue><ssdm name="bitcast_ln14_34"/></StgValue>
</operation>

<operation id="993" st_id="20" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:575 %mult_33 = dmul i64 %bitcast_ln4_34, i64 %bitcast_ln14_34

]]></Node>
<StgValue><ssdm name="mult_33"/></StgValue>
</operation>

<operation id="994" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="64" op_0_bw="64">
<![CDATA[
for.inc19:581 %bitcast_ln14_35 = bitcast i64 %m2_load_35

]]></Node>
<StgValue><ssdm name="bitcast_ln14_35"/></StgValue>
</operation>

<operation id="995" st_id="20" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:582 %mult_34 = dmul i64 %bitcast_ln4_35, i64 %bitcast_ln14_35

]]></Node>
<StgValue><ssdm name="mult_34"/></StgValue>
</operation>

<operation id="996" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:587 %m2_load_36 = load i12 %m2_addr_36

]]></Node>
<StgValue><ssdm name="m2_load_36"/></StgValue>
</operation>

<operation id="997" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:594 %m2_load_37 = load i12 %m2_addr_37

]]></Node>
<StgValue><ssdm name="m2_load_37"/></StgValue>
</operation>

<operation id="998" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc19:598 %zext_ln14_38_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 38, i6 %trunc_ln14

]]></Node>
<StgValue><ssdm name="zext_ln14_38_cast"/></StgValue>
</operation>

<operation id="999" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:599 %zext_ln14_38 = zext i12 %zext_ln14_38_cast

]]></Node>
<StgValue><ssdm name="zext_ln14_38"/></StgValue>
</operation>

<operation id="1000" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19:600 %m2_addr_38 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_38

]]></Node>
<StgValue><ssdm name="m2_addr_38"/></StgValue>
</operation>

<operation id="1001" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:601 %m2_load_38 = load i12 %m2_addr_38

]]></Node>
<StgValue><ssdm name="m2_load_38"/></StgValue>
</operation>

<operation id="1002" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc19:605 %zext_ln14_39_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 39, i6 %trunc_ln14

]]></Node>
<StgValue><ssdm name="zext_ln14_39_cast"/></StgValue>
</operation>

<operation id="1003" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:606 %zext_ln14_39 = zext i12 %zext_ln14_39_cast

]]></Node>
<StgValue><ssdm name="zext_ln14_39"/></StgValue>
</operation>

<operation id="1004" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19:607 %m2_addr_39 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_39

]]></Node>
<StgValue><ssdm name="m2_addr_39"/></StgValue>
</operation>

<operation id="1005" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:608 %m2_load_39 = load i12 %m2_addr_39

]]></Node>
<StgValue><ssdm name="m2_load_39"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="1006" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="64" op_0_bw="64">
<![CDATA[
for.inc19:193 %bitcast_ln4_36 = bitcast i64 %m1_load_36

]]></Node>
<StgValue><ssdm name="bitcast_ln4_36"/></StgValue>
</operation>

<operation id="1007" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="64" op_0_bw="64">
<![CDATA[
for.inc19:198 %bitcast_ln4_37 = bitcast i64 %m1_load_37

]]></Node>
<StgValue><ssdm name="bitcast_ln4_37"/></StgValue>
</operation>

<operation id="1008" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:202 %m1_load_38 = load i12 %m1_addr_38

]]></Node>
<StgValue><ssdm name="m1_load_38"/></StgValue>
</operation>

<operation id="1009" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:207 %m1_load_39 = load i12 %m1_addr_39

]]></Node>
<StgValue><ssdm name="m1_load_39"/></StgValue>
</operation>

<operation id="1010" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc19:209 %or_ln4_39 = or i12 %select_ln4_2, i12 40

]]></Node>
<StgValue><ssdm name="or_ln4_39"/></StgValue>
</operation>

<operation id="1011" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:210 %zext_ln4_40 = zext i12 %or_ln4_39

]]></Node>
<StgValue><ssdm name="zext_ln4_40"/></StgValue>
</operation>

<operation id="1012" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19:211 %m1_addr_40 = getelementptr i64 %m1, i64 0, i64 %zext_ln4_40

]]></Node>
<StgValue><ssdm name="m1_addr_40"/></StgValue>
</operation>

<operation id="1013" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:212 %m1_load_40 = load i12 %m1_addr_40

]]></Node>
<StgValue><ssdm name="m1_load_40"/></StgValue>
</operation>

<operation id="1014" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc19:214 %or_ln4_40 = or i12 %select_ln4_2, i12 41

]]></Node>
<StgValue><ssdm name="or_ln4_40"/></StgValue>
</operation>

<operation id="1015" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:215 %zext_ln4_41 = zext i12 %or_ln4_40

]]></Node>
<StgValue><ssdm name="zext_ln4_41"/></StgValue>
</operation>

<operation id="1016" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19:216 %m1_addr_41 = getelementptr i64 %m1, i64 0, i64 %zext_ln4_41

]]></Node>
<StgValue><ssdm name="m1_addr_41"/></StgValue>
</operation>

<operation id="1017" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:217 %m1_load_41 = load i12 %m1_addr_41

]]></Node>
<StgValue><ssdm name="m1_load_41"/></StgValue>
</operation>

<operation id="1018" st_id="21" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:352 %sum_1_2 = dadd i64 %sum_1_1, i64 %mult_2

]]></Node>
<StgValue><ssdm name="sum_1_2"/></StgValue>
</operation>

<operation id="1019" st_id="21" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:533 %mult_27 = dmul i64 %bitcast_ln4_28, i64 %bitcast_ln14_28

]]></Node>
<StgValue><ssdm name="mult_27"/></StgValue>
</operation>

<operation id="1020" st_id="21" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:540 %mult_28 = dmul i64 %bitcast_ln4_29, i64 %bitcast_ln14_29

]]></Node>
<StgValue><ssdm name="mult_28"/></StgValue>
</operation>

<operation id="1021" st_id="21" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:547 %mult_29 = dmul i64 %bitcast_ln4_30, i64 %bitcast_ln14_30

]]></Node>
<StgValue><ssdm name="mult_29"/></StgValue>
</operation>

<operation id="1022" st_id="21" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:554 %mult_30 = dmul i64 %bitcast_ln4_31, i64 %bitcast_ln14_31

]]></Node>
<StgValue><ssdm name="mult_30"/></StgValue>
</operation>

<operation id="1023" st_id="21" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:561 %mult_31 = dmul i64 %bitcast_ln4_32, i64 %bitcast_ln14_32

]]></Node>
<StgValue><ssdm name="mult_31"/></StgValue>
</operation>

<operation id="1024" st_id="21" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:568 %mult_32 = dmul i64 %bitcast_ln4_33, i64 %bitcast_ln14_33

]]></Node>
<StgValue><ssdm name="mult_32"/></StgValue>
</operation>

<operation id="1025" st_id="21" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:575 %mult_33 = dmul i64 %bitcast_ln4_34, i64 %bitcast_ln14_34

]]></Node>
<StgValue><ssdm name="mult_33"/></StgValue>
</operation>

<operation id="1026" st_id="21" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:582 %mult_34 = dmul i64 %bitcast_ln4_35, i64 %bitcast_ln14_35

]]></Node>
<StgValue><ssdm name="mult_34"/></StgValue>
</operation>

<operation id="1027" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="64" op_0_bw="64">
<![CDATA[
for.inc19:588 %bitcast_ln14_36 = bitcast i64 %m2_load_36

]]></Node>
<StgValue><ssdm name="bitcast_ln14_36"/></StgValue>
</operation>

<operation id="1028" st_id="21" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:589 %mult_35 = dmul i64 %bitcast_ln4_36, i64 %bitcast_ln14_36

]]></Node>
<StgValue><ssdm name="mult_35"/></StgValue>
</operation>

<operation id="1029" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="64" op_0_bw="64">
<![CDATA[
for.inc19:595 %bitcast_ln14_37 = bitcast i64 %m2_load_37

]]></Node>
<StgValue><ssdm name="bitcast_ln14_37"/></StgValue>
</operation>

<operation id="1030" st_id="21" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:596 %mult_36 = dmul i64 %bitcast_ln4_37, i64 %bitcast_ln14_37

]]></Node>
<StgValue><ssdm name="mult_36"/></StgValue>
</operation>

<operation id="1031" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:601 %m2_load_38 = load i12 %m2_addr_38

]]></Node>
<StgValue><ssdm name="m2_load_38"/></StgValue>
</operation>

<operation id="1032" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:608 %m2_load_39 = load i12 %m2_addr_39

]]></Node>
<StgValue><ssdm name="m2_load_39"/></StgValue>
</operation>

<operation id="1033" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc19:612 %zext_ln14_40_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 40, i6 %trunc_ln14

]]></Node>
<StgValue><ssdm name="zext_ln14_40_cast"/></StgValue>
</operation>

<operation id="1034" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:613 %zext_ln14_40 = zext i12 %zext_ln14_40_cast

]]></Node>
<StgValue><ssdm name="zext_ln14_40"/></StgValue>
</operation>

<operation id="1035" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19:614 %m2_addr_40 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_40

]]></Node>
<StgValue><ssdm name="m2_addr_40"/></StgValue>
</operation>

<operation id="1036" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:615 %m2_load_40 = load i12 %m2_addr_40

]]></Node>
<StgValue><ssdm name="m2_load_40"/></StgValue>
</operation>

<operation id="1037" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc19:619 %zext_ln14_41_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 41, i6 %trunc_ln14

]]></Node>
<StgValue><ssdm name="zext_ln14_41_cast"/></StgValue>
</operation>

<operation id="1038" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:620 %zext_ln14_41 = zext i12 %zext_ln14_41_cast

]]></Node>
<StgValue><ssdm name="zext_ln14_41"/></StgValue>
</operation>

<operation id="1039" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19:621 %m2_addr_41 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_41

]]></Node>
<StgValue><ssdm name="m2_addr_41"/></StgValue>
</operation>

<operation id="1040" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:622 %m2_load_41 = load i12 %m2_addr_41

]]></Node>
<StgValue><ssdm name="m2_load_41"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="1041" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="64">
<![CDATA[
for.inc19:203 %bitcast_ln4_38 = bitcast i64 %m1_load_38

]]></Node>
<StgValue><ssdm name="bitcast_ln4_38"/></StgValue>
</operation>

<operation id="1042" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="64">
<![CDATA[
for.inc19:208 %bitcast_ln4_39 = bitcast i64 %m1_load_39

]]></Node>
<StgValue><ssdm name="bitcast_ln4_39"/></StgValue>
</operation>

<operation id="1043" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:212 %m1_load_40 = load i12 %m1_addr_40

]]></Node>
<StgValue><ssdm name="m1_load_40"/></StgValue>
</operation>

<operation id="1044" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:217 %m1_load_41 = load i12 %m1_addr_41

]]></Node>
<StgValue><ssdm name="m1_load_41"/></StgValue>
</operation>

<operation id="1045" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc19:219 %or_ln4_41 = or i12 %select_ln4_2, i12 42

]]></Node>
<StgValue><ssdm name="or_ln4_41"/></StgValue>
</operation>

<operation id="1046" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:220 %zext_ln4_42 = zext i12 %or_ln4_41

]]></Node>
<StgValue><ssdm name="zext_ln4_42"/></StgValue>
</operation>

<operation id="1047" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19:221 %m1_addr_42 = getelementptr i64 %m1, i64 0, i64 %zext_ln4_42

]]></Node>
<StgValue><ssdm name="m1_addr_42"/></StgValue>
</operation>

<operation id="1048" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:222 %m1_load_42 = load i12 %m1_addr_42

]]></Node>
<StgValue><ssdm name="m1_load_42"/></StgValue>
</operation>

<operation id="1049" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc19:224 %or_ln4_42 = or i12 %select_ln4_2, i12 43

]]></Node>
<StgValue><ssdm name="or_ln4_42"/></StgValue>
</operation>

<operation id="1050" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:225 %zext_ln4_43 = zext i12 %or_ln4_42

]]></Node>
<StgValue><ssdm name="zext_ln4_43"/></StgValue>
</operation>

<operation id="1051" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19:226 %m1_addr_43 = getelementptr i64 %m1, i64 0, i64 %zext_ln4_43

]]></Node>
<StgValue><ssdm name="m1_addr_43"/></StgValue>
</operation>

<operation id="1052" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:227 %m1_load_43 = load i12 %m1_addr_43

]]></Node>
<StgValue><ssdm name="m1_load_43"/></StgValue>
</operation>

<operation id="1053" st_id="22" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:352 %sum_1_2 = dadd i64 %sum_1_1, i64 %mult_2

]]></Node>
<StgValue><ssdm name="sum_1_2"/></StgValue>
</operation>

<operation id="1054" st_id="22" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:547 %mult_29 = dmul i64 %bitcast_ln4_30, i64 %bitcast_ln14_30

]]></Node>
<StgValue><ssdm name="mult_29"/></StgValue>
</operation>

<operation id="1055" st_id="22" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:554 %mult_30 = dmul i64 %bitcast_ln4_31, i64 %bitcast_ln14_31

]]></Node>
<StgValue><ssdm name="mult_30"/></StgValue>
</operation>

<operation id="1056" st_id="22" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:561 %mult_31 = dmul i64 %bitcast_ln4_32, i64 %bitcast_ln14_32

]]></Node>
<StgValue><ssdm name="mult_31"/></StgValue>
</operation>

<operation id="1057" st_id="22" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:568 %mult_32 = dmul i64 %bitcast_ln4_33, i64 %bitcast_ln14_33

]]></Node>
<StgValue><ssdm name="mult_32"/></StgValue>
</operation>

<operation id="1058" st_id="22" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:575 %mult_33 = dmul i64 %bitcast_ln4_34, i64 %bitcast_ln14_34

]]></Node>
<StgValue><ssdm name="mult_33"/></StgValue>
</operation>

<operation id="1059" st_id="22" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:582 %mult_34 = dmul i64 %bitcast_ln4_35, i64 %bitcast_ln14_35

]]></Node>
<StgValue><ssdm name="mult_34"/></StgValue>
</operation>

<operation id="1060" st_id="22" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:589 %mult_35 = dmul i64 %bitcast_ln4_36, i64 %bitcast_ln14_36

]]></Node>
<StgValue><ssdm name="mult_35"/></StgValue>
</operation>

<operation id="1061" st_id="22" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:596 %mult_36 = dmul i64 %bitcast_ln4_37, i64 %bitcast_ln14_37

]]></Node>
<StgValue><ssdm name="mult_36"/></StgValue>
</operation>

<operation id="1062" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="64" op_0_bw="64">
<![CDATA[
for.inc19:602 %bitcast_ln14_38 = bitcast i64 %m2_load_38

]]></Node>
<StgValue><ssdm name="bitcast_ln14_38"/></StgValue>
</operation>

<operation id="1063" st_id="22" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:603 %mult_37 = dmul i64 %bitcast_ln4_38, i64 %bitcast_ln14_38

]]></Node>
<StgValue><ssdm name="mult_37"/></StgValue>
</operation>

<operation id="1064" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="64" op_0_bw="64">
<![CDATA[
for.inc19:609 %bitcast_ln14_39 = bitcast i64 %m2_load_39

]]></Node>
<StgValue><ssdm name="bitcast_ln14_39"/></StgValue>
</operation>

<operation id="1065" st_id="22" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:610 %mult_38 = dmul i64 %bitcast_ln4_39, i64 %bitcast_ln14_39

]]></Node>
<StgValue><ssdm name="mult_38"/></StgValue>
</operation>

<operation id="1066" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:615 %m2_load_40 = load i12 %m2_addr_40

]]></Node>
<StgValue><ssdm name="m2_load_40"/></StgValue>
</operation>

<operation id="1067" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:622 %m2_load_41 = load i12 %m2_addr_41

]]></Node>
<StgValue><ssdm name="m2_load_41"/></StgValue>
</operation>

<operation id="1068" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc19:626 %zext_ln14_42_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 42, i6 %trunc_ln14

]]></Node>
<StgValue><ssdm name="zext_ln14_42_cast"/></StgValue>
</operation>

<operation id="1069" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:627 %zext_ln14_42 = zext i12 %zext_ln14_42_cast

]]></Node>
<StgValue><ssdm name="zext_ln14_42"/></StgValue>
</operation>

<operation id="1070" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19:628 %m2_addr_42 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_42

]]></Node>
<StgValue><ssdm name="m2_addr_42"/></StgValue>
</operation>

<operation id="1071" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:629 %m2_load_42 = load i12 %m2_addr_42

]]></Node>
<StgValue><ssdm name="m2_load_42"/></StgValue>
</operation>

<operation id="1072" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc19:633 %zext_ln14_43_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 43, i6 %trunc_ln14

]]></Node>
<StgValue><ssdm name="zext_ln14_43_cast"/></StgValue>
</operation>

<operation id="1073" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:634 %zext_ln14_43 = zext i12 %zext_ln14_43_cast

]]></Node>
<StgValue><ssdm name="zext_ln14_43"/></StgValue>
</operation>

<operation id="1074" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19:635 %m2_addr_43 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_43

]]></Node>
<StgValue><ssdm name="m2_addr_43"/></StgValue>
</operation>

<operation id="1075" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:636 %m2_load_43 = load i12 %m2_addr_43

]]></Node>
<StgValue><ssdm name="m2_load_43"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="1076" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="64" op_0_bw="64">
<![CDATA[
for.inc19:213 %bitcast_ln4_40 = bitcast i64 %m1_load_40

]]></Node>
<StgValue><ssdm name="bitcast_ln4_40"/></StgValue>
</operation>

<operation id="1077" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="64" op_0_bw="64">
<![CDATA[
for.inc19:218 %bitcast_ln4_41 = bitcast i64 %m1_load_41

]]></Node>
<StgValue><ssdm name="bitcast_ln4_41"/></StgValue>
</operation>

<operation id="1078" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:222 %m1_load_42 = load i12 %m1_addr_42

]]></Node>
<StgValue><ssdm name="m1_load_42"/></StgValue>
</operation>

<operation id="1079" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:227 %m1_load_43 = load i12 %m1_addr_43

]]></Node>
<StgValue><ssdm name="m1_load_43"/></StgValue>
</operation>

<operation id="1080" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc19:229 %or_ln4_43 = or i12 %select_ln4_2, i12 44

]]></Node>
<StgValue><ssdm name="or_ln4_43"/></StgValue>
</operation>

<operation id="1081" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:230 %zext_ln4_44 = zext i12 %or_ln4_43

]]></Node>
<StgValue><ssdm name="zext_ln4_44"/></StgValue>
</operation>

<operation id="1082" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19:231 %m1_addr_44 = getelementptr i64 %m1, i64 0, i64 %zext_ln4_44

]]></Node>
<StgValue><ssdm name="m1_addr_44"/></StgValue>
</operation>

<operation id="1083" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:232 %m1_load_44 = load i12 %m1_addr_44

]]></Node>
<StgValue><ssdm name="m1_load_44"/></StgValue>
</operation>

<operation id="1084" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc19:234 %or_ln4_44 = or i12 %select_ln4_2, i12 45

]]></Node>
<StgValue><ssdm name="or_ln4_44"/></StgValue>
</operation>

<operation id="1085" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:235 %zext_ln4_45 = zext i12 %or_ln4_44

]]></Node>
<StgValue><ssdm name="zext_ln4_45"/></StgValue>
</operation>

<operation id="1086" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19:236 %m1_addr_45 = getelementptr i64 %m1, i64 0, i64 %zext_ln4_45

]]></Node>
<StgValue><ssdm name="m1_addr_45"/></StgValue>
</operation>

<operation id="1087" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:237 %m1_load_45 = load i12 %m1_addr_45

]]></Node>
<StgValue><ssdm name="m1_load_45"/></StgValue>
</operation>

<operation id="1088" st_id="23" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:359 %sum_1_3 = dadd i64 %sum_1_2, i64 %mult_3

]]></Node>
<StgValue><ssdm name="sum_1_3"/></StgValue>
</operation>

<operation id="1089" st_id="23" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:561 %mult_31 = dmul i64 %bitcast_ln4_32, i64 %bitcast_ln14_32

]]></Node>
<StgValue><ssdm name="mult_31"/></StgValue>
</operation>

<operation id="1090" st_id="23" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:568 %mult_32 = dmul i64 %bitcast_ln4_33, i64 %bitcast_ln14_33

]]></Node>
<StgValue><ssdm name="mult_32"/></StgValue>
</operation>

<operation id="1091" st_id="23" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:575 %mult_33 = dmul i64 %bitcast_ln4_34, i64 %bitcast_ln14_34

]]></Node>
<StgValue><ssdm name="mult_33"/></StgValue>
</operation>

<operation id="1092" st_id="23" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:582 %mult_34 = dmul i64 %bitcast_ln4_35, i64 %bitcast_ln14_35

]]></Node>
<StgValue><ssdm name="mult_34"/></StgValue>
</operation>

<operation id="1093" st_id="23" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:589 %mult_35 = dmul i64 %bitcast_ln4_36, i64 %bitcast_ln14_36

]]></Node>
<StgValue><ssdm name="mult_35"/></StgValue>
</operation>

<operation id="1094" st_id="23" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:596 %mult_36 = dmul i64 %bitcast_ln4_37, i64 %bitcast_ln14_37

]]></Node>
<StgValue><ssdm name="mult_36"/></StgValue>
</operation>

<operation id="1095" st_id="23" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:603 %mult_37 = dmul i64 %bitcast_ln4_38, i64 %bitcast_ln14_38

]]></Node>
<StgValue><ssdm name="mult_37"/></StgValue>
</operation>

<operation id="1096" st_id="23" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:610 %mult_38 = dmul i64 %bitcast_ln4_39, i64 %bitcast_ln14_39

]]></Node>
<StgValue><ssdm name="mult_38"/></StgValue>
</operation>

<operation id="1097" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="64" op_0_bw="64">
<![CDATA[
for.inc19:616 %bitcast_ln14_40 = bitcast i64 %m2_load_40

]]></Node>
<StgValue><ssdm name="bitcast_ln14_40"/></StgValue>
</operation>

<operation id="1098" st_id="23" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:617 %mult_39 = dmul i64 %bitcast_ln4_40, i64 %bitcast_ln14_40

]]></Node>
<StgValue><ssdm name="mult_39"/></StgValue>
</operation>

<operation id="1099" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="64" op_0_bw="64">
<![CDATA[
for.inc19:623 %bitcast_ln14_41 = bitcast i64 %m2_load_41

]]></Node>
<StgValue><ssdm name="bitcast_ln14_41"/></StgValue>
</operation>

<operation id="1100" st_id="23" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:624 %mult_40 = dmul i64 %bitcast_ln4_41, i64 %bitcast_ln14_41

]]></Node>
<StgValue><ssdm name="mult_40"/></StgValue>
</operation>

<operation id="1101" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:629 %m2_load_42 = load i12 %m2_addr_42

]]></Node>
<StgValue><ssdm name="m2_load_42"/></StgValue>
</operation>

<operation id="1102" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:636 %m2_load_43 = load i12 %m2_addr_43

]]></Node>
<StgValue><ssdm name="m2_load_43"/></StgValue>
</operation>

<operation id="1103" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc19:640 %zext_ln14_44_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 44, i6 %trunc_ln14

]]></Node>
<StgValue><ssdm name="zext_ln14_44_cast"/></StgValue>
</operation>

<operation id="1104" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:641 %zext_ln14_44 = zext i12 %zext_ln14_44_cast

]]></Node>
<StgValue><ssdm name="zext_ln14_44"/></StgValue>
</operation>

<operation id="1105" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19:642 %m2_addr_44 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_44

]]></Node>
<StgValue><ssdm name="m2_addr_44"/></StgValue>
</operation>

<operation id="1106" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:643 %m2_load_44 = load i12 %m2_addr_44

]]></Node>
<StgValue><ssdm name="m2_load_44"/></StgValue>
</operation>

<operation id="1107" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc19:647 %zext_ln14_45_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 45, i6 %trunc_ln14

]]></Node>
<StgValue><ssdm name="zext_ln14_45_cast"/></StgValue>
</operation>

<operation id="1108" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:648 %zext_ln14_45 = zext i12 %zext_ln14_45_cast

]]></Node>
<StgValue><ssdm name="zext_ln14_45"/></StgValue>
</operation>

<operation id="1109" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19:649 %m2_addr_45 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_45

]]></Node>
<StgValue><ssdm name="m2_addr_45"/></StgValue>
</operation>

<operation id="1110" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:650 %m2_load_45 = load i12 %m2_addr_45

]]></Node>
<StgValue><ssdm name="m2_load_45"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="1111" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="64" op_0_bw="64">
<![CDATA[
for.inc19:223 %bitcast_ln4_42 = bitcast i64 %m1_load_42

]]></Node>
<StgValue><ssdm name="bitcast_ln4_42"/></StgValue>
</operation>

<operation id="1112" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="64">
<![CDATA[
for.inc19:228 %bitcast_ln4_43 = bitcast i64 %m1_load_43

]]></Node>
<StgValue><ssdm name="bitcast_ln4_43"/></StgValue>
</operation>

<operation id="1113" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:232 %m1_load_44 = load i12 %m1_addr_44

]]></Node>
<StgValue><ssdm name="m1_load_44"/></StgValue>
</operation>

<operation id="1114" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:237 %m1_load_45 = load i12 %m1_addr_45

]]></Node>
<StgValue><ssdm name="m1_load_45"/></StgValue>
</operation>

<operation id="1115" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc19:239 %or_ln4_45 = or i12 %select_ln4_2, i12 46

]]></Node>
<StgValue><ssdm name="or_ln4_45"/></StgValue>
</operation>

<operation id="1116" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:240 %zext_ln4_46 = zext i12 %or_ln4_45

]]></Node>
<StgValue><ssdm name="zext_ln4_46"/></StgValue>
</operation>

<operation id="1117" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19:241 %m1_addr_46 = getelementptr i64 %m1, i64 0, i64 %zext_ln4_46

]]></Node>
<StgValue><ssdm name="m1_addr_46"/></StgValue>
</operation>

<operation id="1118" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:242 %m1_load_46 = load i12 %m1_addr_46

]]></Node>
<StgValue><ssdm name="m1_load_46"/></StgValue>
</operation>

<operation id="1119" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc19:244 %or_ln4_46 = or i12 %select_ln4_2, i12 47

]]></Node>
<StgValue><ssdm name="or_ln4_46"/></StgValue>
</operation>

<operation id="1120" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:245 %zext_ln4_47 = zext i12 %or_ln4_46

]]></Node>
<StgValue><ssdm name="zext_ln4_47"/></StgValue>
</operation>

<operation id="1121" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19:246 %m1_addr_47 = getelementptr i64 %m1, i64 0, i64 %zext_ln4_47

]]></Node>
<StgValue><ssdm name="m1_addr_47"/></StgValue>
</operation>

<operation id="1122" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:247 %m1_load_47 = load i12 %m1_addr_47

]]></Node>
<StgValue><ssdm name="m1_load_47"/></StgValue>
</operation>

<operation id="1123" st_id="24" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:359 %sum_1_3 = dadd i64 %sum_1_2, i64 %mult_3

]]></Node>
<StgValue><ssdm name="sum_1_3"/></StgValue>
</operation>

<operation id="1124" st_id="24" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:575 %mult_33 = dmul i64 %bitcast_ln4_34, i64 %bitcast_ln14_34

]]></Node>
<StgValue><ssdm name="mult_33"/></StgValue>
</operation>

<operation id="1125" st_id="24" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:582 %mult_34 = dmul i64 %bitcast_ln4_35, i64 %bitcast_ln14_35

]]></Node>
<StgValue><ssdm name="mult_34"/></StgValue>
</operation>

<operation id="1126" st_id="24" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:589 %mult_35 = dmul i64 %bitcast_ln4_36, i64 %bitcast_ln14_36

]]></Node>
<StgValue><ssdm name="mult_35"/></StgValue>
</operation>

<operation id="1127" st_id="24" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:596 %mult_36 = dmul i64 %bitcast_ln4_37, i64 %bitcast_ln14_37

]]></Node>
<StgValue><ssdm name="mult_36"/></StgValue>
</operation>

<operation id="1128" st_id="24" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:603 %mult_37 = dmul i64 %bitcast_ln4_38, i64 %bitcast_ln14_38

]]></Node>
<StgValue><ssdm name="mult_37"/></StgValue>
</operation>

<operation id="1129" st_id="24" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:610 %mult_38 = dmul i64 %bitcast_ln4_39, i64 %bitcast_ln14_39

]]></Node>
<StgValue><ssdm name="mult_38"/></StgValue>
</operation>

<operation id="1130" st_id="24" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:617 %mult_39 = dmul i64 %bitcast_ln4_40, i64 %bitcast_ln14_40

]]></Node>
<StgValue><ssdm name="mult_39"/></StgValue>
</operation>

<operation id="1131" st_id="24" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:624 %mult_40 = dmul i64 %bitcast_ln4_41, i64 %bitcast_ln14_41

]]></Node>
<StgValue><ssdm name="mult_40"/></StgValue>
</operation>

<operation id="1132" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="64" op_0_bw="64">
<![CDATA[
for.inc19:630 %bitcast_ln14_42 = bitcast i64 %m2_load_42

]]></Node>
<StgValue><ssdm name="bitcast_ln14_42"/></StgValue>
</operation>

<operation id="1133" st_id="24" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:631 %mult_41 = dmul i64 %bitcast_ln4_42, i64 %bitcast_ln14_42

]]></Node>
<StgValue><ssdm name="mult_41"/></StgValue>
</operation>

<operation id="1134" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="64" op_0_bw="64">
<![CDATA[
for.inc19:637 %bitcast_ln14_43 = bitcast i64 %m2_load_43

]]></Node>
<StgValue><ssdm name="bitcast_ln14_43"/></StgValue>
</operation>

<operation id="1135" st_id="24" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:638 %mult_42 = dmul i64 %bitcast_ln4_43, i64 %bitcast_ln14_43

]]></Node>
<StgValue><ssdm name="mult_42"/></StgValue>
</operation>

<operation id="1136" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:643 %m2_load_44 = load i12 %m2_addr_44

]]></Node>
<StgValue><ssdm name="m2_load_44"/></StgValue>
</operation>

<operation id="1137" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:650 %m2_load_45 = load i12 %m2_addr_45

]]></Node>
<StgValue><ssdm name="m2_load_45"/></StgValue>
</operation>

<operation id="1138" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc19:654 %zext_ln14_46_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 46, i6 %trunc_ln14

]]></Node>
<StgValue><ssdm name="zext_ln14_46_cast"/></StgValue>
</operation>

<operation id="1139" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:655 %zext_ln14_46 = zext i12 %zext_ln14_46_cast

]]></Node>
<StgValue><ssdm name="zext_ln14_46"/></StgValue>
</operation>

<operation id="1140" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19:656 %m2_addr_46 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_46

]]></Node>
<StgValue><ssdm name="m2_addr_46"/></StgValue>
</operation>

<operation id="1141" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:657 %m2_load_46 = load i12 %m2_addr_46

]]></Node>
<StgValue><ssdm name="m2_load_46"/></StgValue>
</operation>

<operation id="1142" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc19:661 %zext_ln14_47_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 47, i6 %trunc_ln14

]]></Node>
<StgValue><ssdm name="zext_ln14_47_cast"/></StgValue>
</operation>

<operation id="1143" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:662 %zext_ln14_47 = zext i12 %zext_ln14_47_cast

]]></Node>
<StgValue><ssdm name="zext_ln14_47"/></StgValue>
</operation>

<operation id="1144" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19:663 %m2_addr_47 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_47

]]></Node>
<StgValue><ssdm name="m2_addr_47"/></StgValue>
</operation>

<operation id="1145" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:664 %m2_load_47 = load i12 %m2_addr_47

]]></Node>
<StgValue><ssdm name="m2_load_47"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="1146" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="64">
<![CDATA[
for.inc19:233 %bitcast_ln4_44 = bitcast i64 %m1_load_44

]]></Node>
<StgValue><ssdm name="bitcast_ln4_44"/></StgValue>
</operation>

<operation id="1147" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="64" op_0_bw="64">
<![CDATA[
for.inc19:238 %bitcast_ln4_45 = bitcast i64 %m1_load_45

]]></Node>
<StgValue><ssdm name="bitcast_ln4_45"/></StgValue>
</operation>

<operation id="1148" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:242 %m1_load_46 = load i12 %m1_addr_46

]]></Node>
<StgValue><ssdm name="m1_load_46"/></StgValue>
</operation>

<operation id="1149" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:247 %m1_load_47 = load i12 %m1_addr_47

]]></Node>
<StgValue><ssdm name="m1_load_47"/></StgValue>
</operation>

<operation id="1150" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc19:249 %or_ln4_47 = or i12 %select_ln4_2, i12 48

]]></Node>
<StgValue><ssdm name="or_ln4_47"/></StgValue>
</operation>

<operation id="1151" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:250 %zext_ln4_48 = zext i12 %or_ln4_47

]]></Node>
<StgValue><ssdm name="zext_ln4_48"/></StgValue>
</operation>

<operation id="1152" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19:251 %m1_addr_48 = getelementptr i64 %m1, i64 0, i64 %zext_ln4_48

]]></Node>
<StgValue><ssdm name="m1_addr_48"/></StgValue>
</operation>

<operation id="1153" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:252 %m1_load_48 = load i12 %m1_addr_48

]]></Node>
<StgValue><ssdm name="m1_load_48"/></StgValue>
</operation>

<operation id="1154" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc19:254 %or_ln4_48 = or i12 %select_ln4_2, i12 49

]]></Node>
<StgValue><ssdm name="or_ln4_48"/></StgValue>
</operation>

<operation id="1155" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:255 %zext_ln4_49 = zext i12 %or_ln4_48

]]></Node>
<StgValue><ssdm name="zext_ln4_49"/></StgValue>
</operation>

<operation id="1156" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19:256 %m1_addr_49 = getelementptr i64 %m1, i64 0, i64 %zext_ln4_49

]]></Node>
<StgValue><ssdm name="m1_addr_49"/></StgValue>
</operation>

<operation id="1157" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:257 %m1_load_49 = load i12 %m1_addr_49

]]></Node>
<StgValue><ssdm name="m1_load_49"/></StgValue>
</operation>

<operation id="1158" st_id="25" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:359 %sum_1_3 = dadd i64 %sum_1_2, i64 %mult_3

]]></Node>
<StgValue><ssdm name="sum_1_3"/></StgValue>
</operation>

<operation id="1159" st_id="25" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:589 %mult_35 = dmul i64 %bitcast_ln4_36, i64 %bitcast_ln14_36

]]></Node>
<StgValue><ssdm name="mult_35"/></StgValue>
</operation>

<operation id="1160" st_id="25" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:596 %mult_36 = dmul i64 %bitcast_ln4_37, i64 %bitcast_ln14_37

]]></Node>
<StgValue><ssdm name="mult_36"/></StgValue>
</operation>

<operation id="1161" st_id="25" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:603 %mult_37 = dmul i64 %bitcast_ln4_38, i64 %bitcast_ln14_38

]]></Node>
<StgValue><ssdm name="mult_37"/></StgValue>
</operation>

<operation id="1162" st_id="25" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:610 %mult_38 = dmul i64 %bitcast_ln4_39, i64 %bitcast_ln14_39

]]></Node>
<StgValue><ssdm name="mult_38"/></StgValue>
</operation>

<operation id="1163" st_id="25" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:617 %mult_39 = dmul i64 %bitcast_ln4_40, i64 %bitcast_ln14_40

]]></Node>
<StgValue><ssdm name="mult_39"/></StgValue>
</operation>

<operation id="1164" st_id="25" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:624 %mult_40 = dmul i64 %bitcast_ln4_41, i64 %bitcast_ln14_41

]]></Node>
<StgValue><ssdm name="mult_40"/></StgValue>
</operation>

<operation id="1165" st_id="25" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:631 %mult_41 = dmul i64 %bitcast_ln4_42, i64 %bitcast_ln14_42

]]></Node>
<StgValue><ssdm name="mult_41"/></StgValue>
</operation>

<operation id="1166" st_id="25" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:638 %mult_42 = dmul i64 %bitcast_ln4_43, i64 %bitcast_ln14_43

]]></Node>
<StgValue><ssdm name="mult_42"/></StgValue>
</operation>

<operation id="1167" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="64" op_0_bw="64">
<![CDATA[
for.inc19:644 %bitcast_ln14_44 = bitcast i64 %m2_load_44

]]></Node>
<StgValue><ssdm name="bitcast_ln14_44"/></StgValue>
</operation>

<operation id="1168" st_id="25" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:645 %mult_43 = dmul i64 %bitcast_ln4_44, i64 %bitcast_ln14_44

]]></Node>
<StgValue><ssdm name="mult_43"/></StgValue>
</operation>

<operation id="1169" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="64" op_0_bw="64">
<![CDATA[
for.inc19:651 %bitcast_ln14_45 = bitcast i64 %m2_load_45

]]></Node>
<StgValue><ssdm name="bitcast_ln14_45"/></StgValue>
</operation>

<operation id="1170" st_id="25" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:652 %mult_44 = dmul i64 %bitcast_ln4_45, i64 %bitcast_ln14_45

]]></Node>
<StgValue><ssdm name="mult_44"/></StgValue>
</operation>

<operation id="1171" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:657 %m2_load_46 = load i12 %m2_addr_46

]]></Node>
<StgValue><ssdm name="m2_load_46"/></StgValue>
</operation>

<operation id="1172" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:664 %m2_load_47 = load i12 %m2_addr_47

]]></Node>
<StgValue><ssdm name="m2_load_47"/></StgValue>
</operation>

<operation id="1173" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="12" op_0_bw="11">
<![CDATA[
for.inc19:668 %sext_ln14_15 = sext i11 %zext_ln14_16_cast

]]></Node>
<StgValue><ssdm name="sext_ln14_15"/></StgValue>
</operation>

<operation id="1174" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:669 %zext_ln14_48 = zext i12 %sext_ln14_15

]]></Node>
<StgValue><ssdm name="zext_ln14_48"/></StgValue>
</operation>

<operation id="1175" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19:670 %m2_addr_48 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_48

]]></Node>
<StgValue><ssdm name="m2_addr_48"/></StgValue>
</operation>

<operation id="1176" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:671 %m2_load_48 = load i12 %m2_addr_48

]]></Node>
<StgValue><ssdm name="m2_load_48"/></StgValue>
</operation>

<operation id="1177" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="12" op_0_bw="11">
<![CDATA[
for.inc19:675 %sext_ln14_16 = sext i11 %zext_ln14_17_cast

]]></Node>
<StgValue><ssdm name="sext_ln14_16"/></StgValue>
</operation>

<operation id="1178" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:676 %zext_ln14_49 = zext i12 %sext_ln14_16

]]></Node>
<StgValue><ssdm name="zext_ln14_49"/></StgValue>
</operation>

<operation id="1179" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19:677 %m2_addr_49 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_49

]]></Node>
<StgValue><ssdm name="m2_addr_49"/></StgValue>
</operation>

<operation id="1180" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:678 %m2_load_49 = load i12 %m2_addr_49

]]></Node>
<StgValue><ssdm name="m2_load_49"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="1181" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="64" op_0_bw="64">
<![CDATA[
for.inc19:243 %bitcast_ln4_46 = bitcast i64 %m1_load_46

]]></Node>
<StgValue><ssdm name="bitcast_ln4_46"/></StgValue>
</operation>

<operation id="1182" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="64" op_0_bw="64">
<![CDATA[
for.inc19:248 %bitcast_ln4_47 = bitcast i64 %m1_load_47

]]></Node>
<StgValue><ssdm name="bitcast_ln4_47"/></StgValue>
</operation>

<operation id="1183" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:252 %m1_load_48 = load i12 %m1_addr_48

]]></Node>
<StgValue><ssdm name="m1_load_48"/></StgValue>
</operation>

<operation id="1184" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:257 %m1_load_49 = load i12 %m1_addr_49

]]></Node>
<StgValue><ssdm name="m1_load_49"/></StgValue>
</operation>

<operation id="1185" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc19:259 %or_ln4_49 = or i12 %select_ln4_2, i12 50

]]></Node>
<StgValue><ssdm name="or_ln4_49"/></StgValue>
</operation>

<operation id="1186" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:260 %zext_ln4_50 = zext i12 %or_ln4_49

]]></Node>
<StgValue><ssdm name="zext_ln4_50"/></StgValue>
</operation>

<operation id="1187" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19:261 %m1_addr_50 = getelementptr i64 %m1, i64 0, i64 %zext_ln4_50

]]></Node>
<StgValue><ssdm name="m1_addr_50"/></StgValue>
</operation>

<operation id="1188" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:262 %m1_load_50 = load i12 %m1_addr_50

]]></Node>
<StgValue><ssdm name="m1_load_50"/></StgValue>
</operation>

<operation id="1189" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc19:264 %or_ln4_50 = or i12 %select_ln4_2, i12 51

]]></Node>
<StgValue><ssdm name="or_ln4_50"/></StgValue>
</operation>

<operation id="1190" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:265 %zext_ln4_51 = zext i12 %or_ln4_50

]]></Node>
<StgValue><ssdm name="zext_ln4_51"/></StgValue>
</operation>

<operation id="1191" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19:266 %m1_addr_51 = getelementptr i64 %m1, i64 0, i64 %zext_ln4_51

]]></Node>
<StgValue><ssdm name="m1_addr_51"/></StgValue>
</operation>

<operation id="1192" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:267 %m1_load_51 = load i12 %m1_addr_51

]]></Node>
<StgValue><ssdm name="m1_load_51"/></StgValue>
</operation>

<operation id="1193" st_id="26" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:359 %sum_1_3 = dadd i64 %sum_1_2, i64 %mult_3

]]></Node>
<StgValue><ssdm name="sum_1_3"/></StgValue>
</operation>

<operation id="1194" st_id="26" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:603 %mult_37 = dmul i64 %bitcast_ln4_38, i64 %bitcast_ln14_38

]]></Node>
<StgValue><ssdm name="mult_37"/></StgValue>
</operation>

<operation id="1195" st_id="26" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:610 %mult_38 = dmul i64 %bitcast_ln4_39, i64 %bitcast_ln14_39

]]></Node>
<StgValue><ssdm name="mult_38"/></StgValue>
</operation>

<operation id="1196" st_id="26" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:617 %mult_39 = dmul i64 %bitcast_ln4_40, i64 %bitcast_ln14_40

]]></Node>
<StgValue><ssdm name="mult_39"/></StgValue>
</operation>

<operation id="1197" st_id="26" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:624 %mult_40 = dmul i64 %bitcast_ln4_41, i64 %bitcast_ln14_41

]]></Node>
<StgValue><ssdm name="mult_40"/></StgValue>
</operation>

<operation id="1198" st_id="26" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:631 %mult_41 = dmul i64 %bitcast_ln4_42, i64 %bitcast_ln14_42

]]></Node>
<StgValue><ssdm name="mult_41"/></StgValue>
</operation>

<operation id="1199" st_id="26" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:638 %mult_42 = dmul i64 %bitcast_ln4_43, i64 %bitcast_ln14_43

]]></Node>
<StgValue><ssdm name="mult_42"/></StgValue>
</operation>

<operation id="1200" st_id="26" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:645 %mult_43 = dmul i64 %bitcast_ln4_44, i64 %bitcast_ln14_44

]]></Node>
<StgValue><ssdm name="mult_43"/></StgValue>
</operation>

<operation id="1201" st_id="26" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:652 %mult_44 = dmul i64 %bitcast_ln4_45, i64 %bitcast_ln14_45

]]></Node>
<StgValue><ssdm name="mult_44"/></StgValue>
</operation>

<operation id="1202" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="64" op_0_bw="64">
<![CDATA[
for.inc19:658 %bitcast_ln14_46 = bitcast i64 %m2_load_46

]]></Node>
<StgValue><ssdm name="bitcast_ln14_46"/></StgValue>
</operation>

<operation id="1203" st_id="26" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:659 %mult_45 = dmul i64 %bitcast_ln4_46, i64 %bitcast_ln14_46

]]></Node>
<StgValue><ssdm name="mult_45"/></StgValue>
</operation>

<operation id="1204" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="64" op_0_bw="64">
<![CDATA[
for.inc19:665 %bitcast_ln14_47 = bitcast i64 %m2_load_47

]]></Node>
<StgValue><ssdm name="bitcast_ln14_47"/></StgValue>
</operation>

<operation id="1205" st_id="26" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:666 %mult_46 = dmul i64 %bitcast_ln4_47, i64 %bitcast_ln14_47

]]></Node>
<StgValue><ssdm name="mult_46"/></StgValue>
</operation>

<operation id="1206" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:671 %m2_load_48 = load i12 %m2_addr_48

]]></Node>
<StgValue><ssdm name="m2_load_48"/></StgValue>
</operation>

<operation id="1207" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:678 %m2_load_49 = load i12 %m2_addr_49

]]></Node>
<StgValue><ssdm name="m2_load_49"/></StgValue>
</operation>

<operation id="1208" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="12" op_0_bw="11">
<![CDATA[
for.inc19:682 %sext_ln14_17 = sext i11 %zext_ln14_18_cast

]]></Node>
<StgValue><ssdm name="sext_ln14_17"/></StgValue>
</operation>

<operation id="1209" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:683 %zext_ln14_50 = zext i12 %sext_ln14_17

]]></Node>
<StgValue><ssdm name="zext_ln14_50"/></StgValue>
</operation>

<operation id="1210" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19:684 %m2_addr_50 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_50

]]></Node>
<StgValue><ssdm name="m2_addr_50"/></StgValue>
</operation>

<operation id="1211" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:685 %m2_load_50 = load i12 %m2_addr_50

]]></Node>
<StgValue><ssdm name="m2_load_50"/></StgValue>
</operation>

<operation id="1212" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="12" op_0_bw="11">
<![CDATA[
for.inc19:689 %sext_ln14_18 = sext i11 %zext_ln14_19_cast

]]></Node>
<StgValue><ssdm name="sext_ln14_18"/></StgValue>
</operation>

<operation id="1213" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:690 %zext_ln14_51 = zext i12 %sext_ln14_18

]]></Node>
<StgValue><ssdm name="zext_ln14_51"/></StgValue>
</operation>

<operation id="1214" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19:691 %m2_addr_51 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_51

]]></Node>
<StgValue><ssdm name="m2_addr_51"/></StgValue>
</operation>

<operation id="1215" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:692 %m2_load_51 = load i12 %m2_addr_51

]]></Node>
<StgValue><ssdm name="m2_load_51"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="1216" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="64" op_0_bw="64">
<![CDATA[
for.inc19:253 %bitcast_ln4_48 = bitcast i64 %m1_load_48

]]></Node>
<StgValue><ssdm name="bitcast_ln4_48"/></StgValue>
</operation>

<operation id="1217" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="64">
<![CDATA[
for.inc19:258 %bitcast_ln4_49 = bitcast i64 %m1_load_49

]]></Node>
<StgValue><ssdm name="bitcast_ln4_49"/></StgValue>
</operation>

<operation id="1218" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:262 %m1_load_50 = load i12 %m1_addr_50

]]></Node>
<StgValue><ssdm name="m1_load_50"/></StgValue>
</operation>

<operation id="1219" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:267 %m1_load_51 = load i12 %m1_addr_51

]]></Node>
<StgValue><ssdm name="m1_load_51"/></StgValue>
</operation>

<operation id="1220" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc19:269 %or_ln4_51 = or i12 %select_ln4_2, i12 52

]]></Node>
<StgValue><ssdm name="or_ln4_51"/></StgValue>
</operation>

<operation id="1221" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:270 %zext_ln4_52 = zext i12 %or_ln4_51

]]></Node>
<StgValue><ssdm name="zext_ln4_52"/></StgValue>
</operation>

<operation id="1222" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19:271 %m1_addr_52 = getelementptr i64 %m1, i64 0, i64 %zext_ln4_52

]]></Node>
<StgValue><ssdm name="m1_addr_52"/></StgValue>
</operation>

<operation id="1223" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:272 %m1_load_52 = load i12 %m1_addr_52

]]></Node>
<StgValue><ssdm name="m1_load_52"/></StgValue>
</operation>

<operation id="1224" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc19:274 %or_ln4_52 = or i12 %select_ln4_2, i12 53

]]></Node>
<StgValue><ssdm name="or_ln4_52"/></StgValue>
</operation>

<operation id="1225" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:275 %zext_ln4_53 = zext i12 %or_ln4_52

]]></Node>
<StgValue><ssdm name="zext_ln4_53"/></StgValue>
</operation>

<operation id="1226" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19:276 %m1_addr_53 = getelementptr i64 %m1, i64 0, i64 %zext_ln4_53

]]></Node>
<StgValue><ssdm name="m1_addr_53"/></StgValue>
</operation>

<operation id="1227" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:277 %m1_load_53 = load i12 %m1_addr_53

]]></Node>
<StgValue><ssdm name="m1_load_53"/></StgValue>
</operation>

<operation id="1228" st_id="27" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:359 %sum_1_3 = dadd i64 %sum_1_2, i64 %mult_3

]]></Node>
<StgValue><ssdm name="sum_1_3"/></StgValue>
</operation>

<operation id="1229" st_id="27" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:617 %mult_39 = dmul i64 %bitcast_ln4_40, i64 %bitcast_ln14_40

]]></Node>
<StgValue><ssdm name="mult_39"/></StgValue>
</operation>

<operation id="1230" st_id="27" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:624 %mult_40 = dmul i64 %bitcast_ln4_41, i64 %bitcast_ln14_41

]]></Node>
<StgValue><ssdm name="mult_40"/></StgValue>
</operation>

<operation id="1231" st_id="27" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:631 %mult_41 = dmul i64 %bitcast_ln4_42, i64 %bitcast_ln14_42

]]></Node>
<StgValue><ssdm name="mult_41"/></StgValue>
</operation>

<operation id="1232" st_id="27" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:638 %mult_42 = dmul i64 %bitcast_ln4_43, i64 %bitcast_ln14_43

]]></Node>
<StgValue><ssdm name="mult_42"/></StgValue>
</operation>

<operation id="1233" st_id="27" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:645 %mult_43 = dmul i64 %bitcast_ln4_44, i64 %bitcast_ln14_44

]]></Node>
<StgValue><ssdm name="mult_43"/></StgValue>
</operation>

<operation id="1234" st_id="27" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:652 %mult_44 = dmul i64 %bitcast_ln4_45, i64 %bitcast_ln14_45

]]></Node>
<StgValue><ssdm name="mult_44"/></StgValue>
</operation>

<operation id="1235" st_id="27" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:659 %mult_45 = dmul i64 %bitcast_ln4_46, i64 %bitcast_ln14_46

]]></Node>
<StgValue><ssdm name="mult_45"/></StgValue>
</operation>

<operation id="1236" st_id="27" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:666 %mult_46 = dmul i64 %bitcast_ln4_47, i64 %bitcast_ln14_47

]]></Node>
<StgValue><ssdm name="mult_46"/></StgValue>
</operation>

<operation id="1237" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="64" op_0_bw="64">
<![CDATA[
for.inc19:672 %bitcast_ln14_48 = bitcast i64 %m2_load_48

]]></Node>
<StgValue><ssdm name="bitcast_ln14_48"/></StgValue>
</operation>

<operation id="1238" st_id="27" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:673 %mult_47 = dmul i64 %bitcast_ln4_48, i64 %bitcast_ln14_48

]]></Node>
<StgValue><ssdm name="mult_47"/></StgValue>
</operation>

<operation id="1239" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="64" op_0_bw="64">
<![CDATA[
for.inc19:679 %bitcast_ln14_49 = bitcast i64 %m2_load_49

]]></Node>
<StgValue><ssdm name="bitcast_ln14_49"/></StgValue>
</operation>

<operation id="1240" st_id="27" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:680 %mult_48 = dmul i64 %bitcast_ln4_49, i64 %bitcast_ln14_49

]]></Node>
<StgValue><ssdm name="mult_48"/></StgValue>
</operation>

<operation id="1241" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:685 %m2_load_50 = load i12 %m2_addr_50

]]></Node>
<StgValue><ssdm name="m2_load_50"/></StgValue>
</operation>

<operation id="1242" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:692 %m2_load_51 = load i12 %m2_addr_51

]]></Node>
<StgValue><ssdm name="m2_load_51"/></StgValue>
</operation>

<operation id="1243" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="12" op_0_bw="11">
<![CDATA[
for.inc19:696 %sext_ln14_19 = sext i11 %zext_ln14_20_cast

]]></Node>
<StgValue><ssdm name="sext_ln14_19"/></StgValue>
</operation>

<operation id="1244" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:697 %zext_ln14_52 = zext i12 %sext_ln14_19

]]></Node>
<StgValue><ssdm name="zext_ln14_52"/></StgValue>
</operation>

<operation id="1245" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19:698 %m2_addr_52 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_52

]]></Node>
<StgValue><ssdm name="m2_addr_52"/></StgValue>
</operation>

<operation id="1246" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:699 %m2_load_52 = load i12 %m2_addr_52

]]></Node>
<StgValue><ssdm name="m2_load_52"/></StgValue>
</operation>

<operation id="1247" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="12" op_0_bw="11">
<![CDATA[
for.inc19:703 %sext_ln14_20 = sext i11 %zext_ln14_21_cast

]]></Node>
<StgValue><ssdm name="sext_ln14_20"/></StgValue>
</operation>

<operation id="1248" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:704 %zext_ln14_53 = zext i12 %sext_ln14_20

]]></Node>
<StgValue><ssdm name="zext_ln14_53"/></StgValue>
</operation>

<operation id="1249" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19:705 %m2_addr_53 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_53

]]></Node>
<StgValue><ssdm name="m2_addr_53"/></StgValue>
</operation>

<operation id="1250" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:706 %m2_load_53 = load i12 %m2_addr_53

]]></Node>
<StgValue><ssdm name="m2_load_53"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="1251" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="64" op_0_bw="64">
<![CDATA[
for.inc19:263 %bitcast_ln4_50 = bitcast i64 %m1_load_50

]]></Node>
<StgValue><ssdm name="bitcast_ln4_50"/></StgValue>
</operation>

<operation id="1252" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="64" op_0_bw="64">
<![CDATA[
for.inc19:268 %bitcast_ln4_51 = bitcast i64 %m1_load_51

]]></Node>
<StgValue><ssdm name="bitcast_ln4_51"/></StgValue>
</operation>

<operation id="1253" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:272 %m1_load_52 = load i12 %m1_addr_52

]]></Node>
<StgValue><ssdm name="m1_load_52"/></StgValue>
</operation>

<operation id="1254" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:277 %m1_load_53 = load i12 %m1_addr_53

]]></Node>
<StgValue><ssdm name="m1_load_53"/></StgValue>
</operation>

<operation id="1255" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc19:279 %or_ln4_53 = or i12 %select_ln4_2, i12 54

]]></Node>
<StgValue><ssdm name="or_ln4_53"/></StgValue>
</operation>

<operation id="1256" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:280 %zext_ln4_54 = zext i12 %or_ln4_53

]]></Node>
<StgValue><ssdm name="zext_ln4_54"/></StgValue>
</operation>

<operation id="1257" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19:281 %m1_addr_54 = getelementptr i64 %m1, i64 0, i64 %zext_ln4_54

]]></Node>
<StgValue><ssdm name="m1_addr_54"/></StgValue>
</operation>

<operation id="1258" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:282 %m1_load_54 = load i12 %m1_addr_54

]]></Node>
<StgValue><ssdm name="m1_load_54"/></StgValue>
</operation>

<operation id="1259" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc19:284 %or_ln4_54 = or i12 %select_ln4_2, i12 55

]]></Node>
<StgValue><ssdm name="or_ln4_54"/></StgValue>
</operation>

<operation id="1260" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:285 %zext_ln4_55 = zext i12 %or_ln4_54

]]></Node>
<StgValue><ssdm name="zext_ln4_55"/></StgValue>
</operation>

<operation id="1261" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19:286 %m1_addr_55 = getelementptr i64 %m1, i64 0, i64 %zext_ln4_55

]]></Node>
<StgValue><ssdm name="m1_addr_55"/></StgValue>
</operation>

<operation id="1262" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:287 %m1_load_55 = load i12 %m1_addr_55

]]></Node>
<StgValue><ssdm name="m1_load_55"/></StgValue>
</operation>

<operation id="1263" st_id="28" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:366 %sum_1_4 = dadd i64 %sum_1_3, i64 %mult_4

]]></Node>
<StgValue><ssdm name="sum_1_4"/></StgValue>
</operation>

<operation id="1264" st_id="28" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:631 %mult_41 = dmul i64 %bitcast_ln4_42, i64 %bitcast_ln14_42

]]></Node>
<StgValue><ssdm name="mult_41"/></StgValue>
</operation>

<operation id="1265" st_id="28" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:638 %mult_42 = dmul i64 %bitcast_ln4_43, i64 %bitcast_ln14_43

]]></Node>
<StgValue><ssdm name="mult_42"/></StgValue>
</operation>

<operation id="1266" st_id="28" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:645 %mult_43 = dmul i64 %bitcast_ln4_44, i64 %bitcast_ln14_44

]]></Node>
<StgValue><ssdm name="mult_43"/></StgValue>
</operation>

<operation id="1267" st_id="28" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:652 %mult_44 = dmul i64 %bitcast_ln4_45, i64 %bitcast_ln14_45

]]></Node>
<StgValue><ssdm name="mult_44"/></StgValue>
</operation>

<operation id="1268" st_id="28" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:659 %mult_45 = dmul i64 %bitcast_ln4_46, i64 %bitcast_ln14_46

]]></Node>
<StgValue><ssdm name="mult_45"/></StgValue>
</operation>

<operation id="1269" st_id="28" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:666 %mult_46 = dmul i64 %bitcast_ln4_47, i64 %bitcast_ln14_47

]]></Node>
<StgValue><ssdm name="mult_46"/></StgValue>
</operation>

<operation id="1270" st_id="28" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:673 %mult_47 = dmul i64 %bitcast_ln4_48, i64 %bitcast_ln14_48

]]></Node>
<StgValue><ssdm name="mult_47"/></StgValue>
</operation>

<operation id="1271" st_id="28" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:680 %mult_48 = dmul i64 %bitcast_ln4_49, i64 %bitcast_ln14_49

]]></Node>
<StgValue><ssdm name="mult_48"/></StgValue>
</operation>

<operation id="1272" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="64" op_0_bw="64">
<![CDATA[
for.inc19:686 %bitcast_ln14_50 = bitcast i64 %m2_load_50

]]></Node>
<StgValue><ssdm name="bitcast_ln14_50"/></StgValue>
</operation>

<operation id="1273" st_id="28" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:687 %mult_49 = dmul i64 %bitcast_ln4_50, i64 %bitcast_ln14_50

]]></Node>
<StgValue><ssdm name="mult_49"/></StgValue>
</operation>

<operation id="1274" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="64" op_0_bw="64">
<![CDATA[
for.inc19:693 %bitcast_ln14_51 = bitcast i64 %m2_load_51

]]></Node>
<StgValue><ssdm name="bitcast_ln14_51"/></StgValue>
</operation>

<operation id="1275" st_id="28" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:694 %mult_50 = dmul i64 %bitcast_ln4_51, i64 %bitcast_ln14_51

]]></Node>
<StgValue><ssdm name="mult_50"/></StgValue>
</operation>

<operation id="1276" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:699 %m2_load_52 = load i12 %m2_addr_52

]]></Node>
<StgValue><ssdm name="m2_load_52"/></StgValue>
</operation>

<operation id="1277" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:706 %m2_load_53 = load i12 %m2_addr_53

]]></Node>
<StgValue><ssdm name="m2_load_53"/></StgValue>
</operation>

<operation id="1278" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="12" op_0_bw="11">
<![CDATA[
for.inc19:710 %sext_ln14_21 = sext i11 %zext_ln14_22_cast

]]></Node>
<StgValue><ssdm name="sext_ln14_21"/></StgValue>
</operation>

<operation id="1279" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:711 %zext_ln14_54 = zext i12 %sext_ln14_21

]]></Node>
<StgValue><ssdm name="zext_ln14_54"/></StgValue>
</operation>

<operation id="1280" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19:712 %m2_addr_54 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_54

]]></Node>
<StgValue><ssdm name="m2_addr_54"/></StgValue>
</operation>

<operation id="1281" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:713 %m2_load_54 = load i12 %m2_addr_54

]]></Node>
<StgValue><ssdm name="m2_load_54"/></StgValue>
</operation>

<operation id="1282" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="12" op_0_bw="11">
<![CDATA[
for.inc19:717 %sext_ln14_22 = sext i11 %zext_ln14_23_cast

]]></Node>
<StgValue><ssdm name="sext_ln14_22"/></StgValue>
</operation>

<operation id="1283" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:718 %zext_ln14_55 = zext i12 %sext_ln14_22

]]></Node>
<StgValue><ssdm name="zext_ln14_55"/></StgValue>
</operation>

<operation id="1284" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19:719 %m2_addr_55 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_55

]]></Node>
<StgValue><ssdm name="m2_addr_55"/></StgValue>
</operation>

<operation id="1285" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:720 %m2_load_55 = load i12 %m2_addr_55

]]></Node>
<StgValue><ssdm name="m2_load_55"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="1286" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="64" op_0_bw="64">
<![CDATA[
for.inc19:273 %bitcast_ln4_52 = bitcast i64 %m1_load_52

]]></Node>
<StgValue><ssdm name="bitcast_ln4_52"/></StgValue>
</operation>

<operation id="1287" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="64" op_0_bw="64">
<![CDATA[
for.inc19:278 %bitcast_ln4_53 = bitcast i64 %m1_load_53

]]></Node>
<StgValue><ssdm name="bitcast_ln4_53"/></StgValue>
</operation>

<operation id="1288" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:282 %m1_load_54 = load i12 %m1_addr_54

]]></Node>
<StgValue><ssdm name="m1_load_54"/></StgValue>
</operation>

<operation id="1289" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:287 %m1_load_55 = load i12 %m1_addr_55

]]></Node>
<StgValue><ssdm name="m1_load_55"/></StgValue>
</operation>

<operation id="1290" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc19:289 %or_ln4_55 = or i12 %select_ln4_2, i12 56

]]></Node>
<StgValue><ssdm name="or_ln4_55"/></StgValue>
</operation>

<operation id="1291" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:290 %zext_ln4_56 = zext i12 %or_ln4_55

]]></Node>
<StgValue><ssdm name="zext_ln4_56"/></StgValue>
</operation>

<operation id="1292" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19:291 %m1_addr_56 = getelementptr i64 %m1, i64 0, i64 %zext_ln4_56

]]></Node>
<StgValue><ssdm name="m1_addr_56"/></StgValue>
</operation>

<operation id="1293" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:292 %m1_load_56 = load i12 %m1_addr_56

]]></Node>
<StgValue><ssdm name="m1_load_56"/></StgValue>
</operation>

<operation id="1294" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc19:294 %or_ln4_56 = or i12 %select_ln4_2, i12 57

]]></Node>
<StgValue><ssdm name="or_ln4_56"/></StgValue>
</operation>

<operation id="1295" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:295 %zext_ln4_57 = zext i12 %or_ln4_56

]]></Node>
<StgValue><ssdm name="zext_ln4_57"/></StgValue>
</operation>

<operation id="1296" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19:296 %m1_addr_57 = getelementptr i64 %m1, i64 0, i64 %zext_ln4_57

]]></Node>
<StgValue><ssdm name="m1_addr_57"/></StgValue>
</operation>

<operation id="1297" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:297 %m1_load_57 = load i12 %m1_addr_57

]]></Node>
<StgValue><ssdm name="m1_load_57"/></StgValue>
</operation>

<operation id="1298" st_id="29" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:366 %sum_1_4 = dadd i64 %sum_1_3, i64 %mult_4

]]></Node>
<StgValue><ssdm name="sum_1_4"/></StgValue>
</operation>

<operation id="1299" st_id="29" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:645 %mult_43 = dmul i64 %bitcast_ln4_44, i64 %bitcast_ln14_44

]]></Node>
<StgValue><ssdm name="mult_43"/></StgValue>
</operation>

<operation id="1300" st_id="29" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:652 %mult_44 = dmul i64 %bitcast_ln4_45, i64 %bitcast_ln14_45

]]></Node>
<StgValue><ssdm name="mult_44"/></StgValue>
</operation>

<operation id="1301" st_id="29" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:659 %mult_45 = dmul i64 %bitcast_ln4_46, i64 %bitcast_ln14_46

]]></Node>
<StgValue><ssdm name="mult_45"/></StgValue>
</operation>

<operation id="1302" st_id="29" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:666 %mult_46 = dmul i64 %bitcast_ln4_47, i64 %bitcast_ln14_47

]]></Node>
<StgValue><ssdm name="mult_46"/></StgValue>
</operation>

<operation id="1303" st_id="29" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:673 %mult_47 = dmul i64 %bitcast_ln4_48, i64 %bitcast_ln14_48

]]></Node>
<StgValue><ssdm name="mult_47"/></StgValue>
</operation>

<operation id="1304" st_id="29" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:680 %mult_48 = dmul i64 %bitcast_ln4_49, i64 %bitcast_ln14_49

]]></Node>
<StgValue><ssdm name="mult_48"/></StgValue>
</operation>

<operation id="1305" st_id="29" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:687 %mult_49 = dmul i64 %bitcast_ln4_50, i64 %bitcast_ln14_50

]]></Node>
<StgValue><ssdm name="mult_49"/></StgValue>
</operation>

<operation id="1306" st_id="29" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:694 %mult_50 = dmul i64 %bitcast_ln4_51, i64 %bitcast_ln14_51

]]></Node>
<StgValue><ssdm name="mult_50"/></StgValue>
</operation>

<operation id="1307" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="64" op_0_bw="64">
<![CDATA[
for.inc19:700 %bitcast_ln14_52 = bitcast i64 %m2_load_52

]]></Node>
<StgValue><ssdm name="bitcast_ln14_52"/></StgValue>
</operation>

<operation id="1308" st_id="29" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:701 %mult_51 = dmul i64 %bitcast_ln4_52, i64 %bitcast_ln14_52

]]></Node>
<StgValue><ssdm name="mult_51"/></StgValue>
</operation>

<operation id="1309" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="64" op_0_bw="64">
<![CDATA[
for.inc19:707 %bitcast_ln14_53 = bitcast i64 %m2_load_53

]]></Node>
<StgValue><ssdm name="bitcast_ln14_53"/></StgValue>
</operation>

<operation id="1310" st_id="29" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:708 %mult_52 = dmul i64 %bitcast_ln4_53, i64 %bitcast_ln14_53

]]></Node>
<StgValue><ssdm name="mult_52"/></StgValue>
</operation>

<operation id="1311" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:713 %m2_load_54 = load i12 %m2_addr_54

]]></Node>
<StgValue><ssdm name="m2_load_54"/></StgValue>
</operation>

<operation id="1312" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:720 %m2_load_55 = load i12 %m2_addr_55

]]></Node>
<StgValue><ssdm name="m2_load_55"/></StgValue>
</operation>

<operation id="1313" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="12" op_0_bw="10">
<![CDATA[
for.inc19:724 %sext_ln14_23 = sext i10 %zext_ln14_8_cast

]]></Node>
<StgValue><ssdm name="sext_ln14_23"/></StgValue>
</operation>

<operation id="1314" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:725 %zext_ln14_56 = zext i12 %sext_ln14_23

]]></Node>
<StgValue><ssdm name="zext_ln14_56"/></StgValue>
</operation>

<operation id="1315" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19:726 %m2_addr_56 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_56

]]></Node>
<StgValue><ssdm name="m2_addr_56"/></StgValue>
</operation>

<operation id="1316" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:727 %m2_load_56 = load i12 %m2_addr_56

]]></Node>
<StgValue><ssdm name="m2_load_56"/></StgValue>
</operation>

<operation id="1317" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="12" op_0_bw="10">
<![CDATA[
for.inc19:731 %sext_ln14_24 = sext i10 %zext_ln14_9_cast

]]></Node>
<StgValue><ssdm name="sext_ln14_24"/></StgValue>
</operation>

<operation id="1318" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:732 %zext_ln14_57 = zext i12 %sext_ln14_24

]]></Node>
<StgValue><ssdm name="zext_ln14_57"/></StgValue>
</operation>

<operation id="1319" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19:733 %m2_addr_57 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_57

]]></Node>
<StgValue><ssdm name="m2_addr_57"/></StgValue>
</operation>

<operation id="1320" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:734 %m2_load_57 = load i12 %m2_addr_57

]]></Node>
<StgValue><ssdm name="m2_load_57"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="1321" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="64">
<![CDATA[
for.inc19:283 %bitcast_ln4_54 = bitcast i64 %m1_load_54

]]></Node>
<StgValue><ssdm name="bitcast_ln4_54"/></StgValue>
</operation>

<operation id="1322" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="64" op_0_bw="64">
<![CDATA[
for.inc19:288 %bitcast_ln4_55 = bitcast i64 %m1_load_55

]]></Node>
<StgValue><ssdm name="bitcast_ln4_55"/></StgValue>
</operation>

<operation id="1323" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:292 %m1_load_56 = load i12 %m1_addr_56

]]></Node>
<StgValue><ssdm name="m1_load_56"/></StgValue>
</operation>

<operation id="1324" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:297 %m1_load_57 = load i12 %m1_addr_57

]]></Node>
<StgValue><ssdm name="m1_load_57"/></StgValue>
</operation>

<operation id="1325" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc19:299 %or_ln4_57 = or i12 %select_ln4_2, i12 58

]]></Node>
<StgValue><ssdm name="or_ln4_57"/></StgValue>
</operation>

<operation id="1326" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:300 %zext_ln4_58 = zext i12 %or_ln4_57

]]></Node>
<StgValue><ssdm name="zext_ln4_58"/></StgValue>
</operation>

<operation id="1327" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19:301 %m1_addr_58 = getelementptr i64 %m1, i64 0, i64 %zext_ln4_58

]]></Node>
<StgValue><ssdm name="m1_addr_58"/></StgValue>
</operation>

<operation id="1328" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:302 %m1_load_58 = load i12 %m1_addr_58

]]></Node>
<StgValue><ssdm name="m1_load_58"/></StgValue>
</operation>

<operation id="1329" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc19:304 %or_ln4_58 = or i12 %select_ln4_2, i12 59

]]></Node>
<StgValue><ssdm name="or_ln4_58"/></StgValue>
</operation>

<operation id="1330" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:305 %zext_ln4_59 = zext i12 %or_ln4_58

]]></Node>
<StgValue><ssdm name="zext_ln4_59"/></StgValue>
</operation>

<operation id="1331" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19:306 %m1_addr_59 = getelementptr i64 %m1, i64 0, i64 %zext_ln4_59

]]></Node>
<StgValue><ssdm name="m1_addr_59"/></StgValue>
</operation>

<operation id="1332" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:307 %m1_load_59 = load i12 %m1_addr_59

]]></Node>
<StgValue><ssdm name="m1_load_59"/></StgValue>
</operation>

<operation id="1333" st_id="30" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:366 %sum_1_4 = dadd i64 %sum_1_3, i64 %mult_4

]]></Node>
<StgValue><ssdm name="sum_1_4"/></StgValue>
</operation>

<operation id="1334" st_id="30" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:659 %mult_45 = dmul i64 %bitcast_ln4_46, i64 %bitcast_ln14_46

]]></Node>
<StgValue><ssdm name="mult_45"/></StgValue>
</operation>

<operation id="1335" st_id="30" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:666 %mult_46 = dmul i64 %bitcast_ln4_47, i64 %bitcast_ln14_47

]]></Node>
<StgValue><ssdm name="mult_46"/></StgValue>
</operation>

<operation id="1336" st_id="30" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:673 %mult_47 = dmul i64 %bitcast_ln4_48, i64 %bitcast_ln14_48

]]></Node>
<StgValue><ssdm name="mult_47"/></StgValue>
</operation>

<operation id="1337" st_id="30" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:680 %mult_48 = dmul i64 %bitcast_ln4_49, i64 %bitcast_ln14_49

]]></Node>
<StgValue><ssdm name="mult_48"/></StgValue>
</operation>

<operation id="1338" st_id="30" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:687 %mult_49 = dmul i64 %bitcast_ln4_50, i64 %bitcast_ln14_50

]]></Node>
<StgValue><ssdm name="mult_49"/></StgValue>
</operation>

<operation id="1339" st_id="30" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:694 %mult_50 = dmul i64 %bitcast_ln4_51, i64 %bitcast_ln14_51

]]></Node>
<StgValue><ssdm name="mult_50"/></StgValue>
</operation>

<operation id="1340" st_id="30" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:701 %mult_51 = dmul i64 %bitcast_ln4_52, i64 %bitcast_ln14_52

]]></Node>
<StgValue><ssdm name="mult_51"/></StgValue>
</operation>

<operation id="1341" st_id="30" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:708 %mult_52 = dmul i64 %bitcast_ln4_53, i64 %bitcast_ln14_53

]]></Node>
<StgValue><ssdm name="mult_52"/></StgValue>
</operation>

<operation id="1342" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="64" op_0_bw="64">
<![CDATA[
for.inc19:714 %bitcast_ln14_54 = bitcast i64 %m2_load_54

]]></Node>
<StgValue><ssdm name="bitcast_ln14_54"/></StgValue>
</operation>

<operation id="1343" st_id="30" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:715 %mult_53 = dmul i64 %bitcast_ln4_54, i64 %bitcast_ln14_54

]]></Node>
<StgValue><ssdm name="mult_53"/></StgValue>
</operation>

<operation id="1344" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="64" op_0_bw="64">
<![CDATA[
for.inc19:721 %bitcast_ln14_55 = bitcast i64 %m2_load_55

]]></Node>
<StgValue><ssdm name="bitcast_ln14_55"/></StgValue>
</operation>

<operation id="1345" st_id="30" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:722 %mult_54 = dmul i64 %bitcast_ln4_55, i64 %bitcast_ln14_55

]]></Node>
<StgValue><ssdm name="mult_54"/></StgValue>
</operation>

<operation id="1346" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:727 %m2_load_56 = load i12 %m2_addr_56

]]></Node>
<StgValue><ssdm name="m2_load_56"/></StgValue>
</operation>

<operation id="1347" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:734 %m2_load_57 = load i12 %m2_addr_57

]]></Node>
<StgValue><ssdm name="m2_load_57"/></StgValue>
</operation>

<operation id="1348" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="12" op_0_bw="10">
<![CDATA[
for.inc19:738 %sext_ln14_25 = sext i10 %zext_ln14_10_cast

]]></Node>
<StgValue><ssdm name="sext_ln14_25"/></StgValue>
</operation>

<operation id="1349" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:739 %zext_ln14_58 = zext i12 %sext_ln14_25

]]></Node>
<StgValue><ssdm name="zext_ln14_58"/></StgValue>
</operation>

<operation id="1350" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19:740 %m2_addr_58 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_58

]]></Node>
<StgValue><ssdm name="m2_addr_58"/></StgValue>
</operation>

<operation id="1351" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:741 %m2_load_58 = load i12 %m2_addr_58

]]></Node>
<StgValue><ssdm name="m2_load_58"/></StgValue>
</operation>

<operation id="1352" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="12" op_0_bw="10">
<![CDATA[
for.inc19:745 %sext_ln14_26 = sext i10 %zext_ln14_11_cast

]]></Node>
<StgValue><ssdm name="sext_ln14_26"/></StgValue>
</operation>

<operation id="1353" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:746 %zext_ln14_59 = zext i12 %sext_ln14_26

]]></Node>
<StgValue><ssdm name="zext_ln14_59"/></StgValue>
</operation>

<operation id="1354" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19:747 %m2_addr_59 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_59

]]></Node>
<StgValue><ssdm name="m2_addr_59"/></StgValue>
</operation>

<operation id="1355" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:748 %m2_load_59 = load i12 %m2_addr_59

]]></Node>
<StgValue><ssdm name="m2_load_59"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="1356" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="64" op_0_bw="64">
<![CDATA[
for.inc19:293 %bitcast_ln4_56 = bitcast i64 %m1_load_56

]]></Node>
<StgValue><ssdm name="bitcast_ln4_56"/></StgValue>
</operation>

<operation id="1357" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="64" op_0_bw="64">
<![CDATA[
for.inc19:298 %bitcast_ln4_57 = bitcast i64 %m1_load_57

]]></Node>
<StgValue><ssdm name="bitcast_ln4_57"/></StgValue>
</operation>

<operation id="1358" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:302 %m1_load_58 = load i12 %m1_addr_58

]]></Node>
<StgValue><ssdm name="m1_load_58"/></StgValue>
</operation>

<operation id="1359" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:307 %m1_load_59 = load i12 %m1_addr_59

]]></Node>
<StgValue><ssdm name="m1_load_59"/></StgValue>
</operation>

<operation id="1360" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc19:309 %or_ln4_59 = or i12 %select_ln4_2, i12 60

]]></Node>
<StgValue><ssdm name="or_ln4_59"/></StgValue>
</operation>

<operation id="1361" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:310 %zext_ln4_60 = zext i12 %or_ln4_59

]]></Node>
<StgValue><ssdm name="zext_ln4_60"/></StgValue>
</operation>

<operation id="1362" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19:311 %m1_addr_60 = getelementptr i64 %m1, i64 0, i64 %zext_ln4_60

]]></Node>
<StgValue><ssdm name="m1_addr_60"/></StgValue>
</operation>

<operation id="1363" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:312 %m1_load_60 = load i12 %m1_addr_60

]]></Node>
<StgValue><ssdm name="m1_load_60"/></StgValue>
</operation>

<operation id="1364" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc19:314 %or_ln4_60 = or i12 %select_ln4_2, i12 61

]]></Node>
<StgValue><ssdm name="or_ln4_60"/></StgValue>
</operation>

<operation id="1365" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:315 %zext_ln4_61 = zext i12 %or_ln4_60

]]></Node>
<StgValue><ssdm name="zext_ln4_61"/></StgValue>
</operation>

<operation id="1366" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19:316 %m1_addr_61 = getelementptr i64 %m1, i64 0, i64 %zext_ln4_61

]]></Node>
<StgValue><ssdm name="m1_addr_61"/></StgValue>
</operation>

<operation id="1367" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:317 %m1_load_61 = load i12 %m1_addr_61

]]></Node>
<StgValue><ssdm name="m1_load_61"/></StgValue>
</operation>

<operation id="1368" st_id="31" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:366 %sum_1_4 = dadd i64 %sum_1_3, i64 %mult_4

]]></Node>
<StgValue><ssdm name="sum_1_4"/></StgValue>
</operation>

<operation id="1369" st_id="31" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:673 %mult_47 = dmul i64 %bitcast_ln4_48, i64 %bitcast_ln14_48

]]></Node>
<StgValue><ssdm name="mult_47"/></StgValue>
</operation>

<operation id="1370" st_id="31" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:680 %mult_48 = dmul i64 %bitcast_ln4_49, i64 %bitcast_ln14_49

]]></Node>
<StgValue><ssdm name="mult_48"/></StgValue>
</operation>

<operation id="1371" st_id="31" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:687 %mult_49 = dmul i64 %bitcast_ln4_50, i64 %bitcast_ln14_50

]]></Node>
<StgValue><ssdm name="mult_49"/></StgValue>
</operation>

<operation id="1372" st_id="31" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:694 %mult_50 = dmul i64 %bitcast_ln4_51, i64 %bitcast_ln14_51

]]></Node>
<StgValue><ssdm name="mult_50"/></StgValue>
</operation>

<operation id="1373" st_id="31" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:701 %mult_51 = dmul i64 %bitcast_ln4_52, i64 %bitcast_ln14_52

]]></Node>
<StgValue><ssdm name="mult_51"/></StgValue>
</operation>

<operation id="1374" st_id="31" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:708 %mult_52 = dmul i64 %bitcast_ln4_53, i64 %bitcast_ln14_53

]]></Node>
<StgValue><ssdm name="mult_52"/></StgValue>
</operation>

<operation id="1375" st_id="31" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:715 %mult_53 = dmul i64 %bitcast_ln4_54, i64 %bitcast_ln14_54

]]></Node>
<StgValue><ssdm name="mult_53"/></StgValue>
</operation>

<operation id="1376" st_id="31" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:722 %mult_54 = dmul i64 %bitcast_ln4_55, i64 %bitcast_ln14_55

]]></Node>
<StgValue><ssdm name="mult_54"/></StgValue>
</operation>

<operation id="1377" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="64" op_0_bw="64">
<![CDATA[
for.inc19:728 %bitcast_ln14_56 = bitcast i64 %m2_load_56

]]></Node>
<StgValue><ssdm name="bitcast_ln14_56"/></StgValue>
</operation>

<operation id="1378" st_id="31" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:729 %mult_55 = dmul i64 %bitcast_ln4_56, i64 %bitcast_ln14_56

]]></Node>
<StgValue><ssdm name="mult_55"/></StgValue>
</operation>

<operation id="1379" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="64" op_0_bw="64">
<![CDATA[
for.inc19:735 %bitcast_ln14_57 = bitcast i64 %m2_load_57

]]></Node>
<StgValue><ssdm name="bitcast_ln14_57"/></StgValue>
</operation>

<operation id="1380" st_id="31" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:736 %mult_56 = dmul i64 %bitcast_ln4_57, i64 %bitcast_ln14_57

]]></Node>
<StgValue><ssdm name="mult_56"/></StgValue>
</operation>

<operation id="1381" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:741 %m2_load_58 = load i12 %m2_addr_58

]]></Node>
<StgValue><ssdm name="m2_load_58"/></StgValue>
</operation>

<operation id="1382" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:748 %m2_load_59 = load i12 %m2_addr_59

]]></Node>
<StgValue><ssdm name="m2_load_59"/></StgValue>
</operation>

<operation id="1383" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="12" op_0_bw="9">
<![CDATA[
for.inc19:752 %sext_ln14_27 = sext i9 %zext_ln14_4_cast

]]></Node>
<StgValue><ssdm name="sext_ln14_27"/></StgValue>
</operation>

<operation id="1384" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:753 %zext_ln14_60 = zext i12 %sext_ln14_27

]]></Node>
<StgValue><ssdm name="zext_ln14_60"/></StgValue>
</operation>

<operation id="1385" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19:754 %m2_addr_60 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_60

]]></Node>
<StgValue><ssdm name="m2_addr_60"/></StgValue>
</operation>

<operation id="1386" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:755 %m2_load_60 = load i12 %m2_addr_60

]]></Node>
<StgValue><ssdm name="m2_load_60"/></StgValue>
</operation>

<operation id="1387" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="12" op_0_bw="9">
<![CDATA[
for.inc19:759 %sext_ln14_28 = sext i9 %zext_ln14_5_cast

]]></Node>
<StgValue><ssdm name="sext_ln14_28"/></StgValue>
</operation>

<operation id="1388" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:760 %zext_ln14_61 = zext i12 %sext_ln14_28

]]></Node>
<StgValue><ssdm name="zext_ln14_61"/></StgValue>
</operation>

<operation id="1389" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19:761 %m2_addr_61 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_61

]]></Node>
<StgValue><ssdm name="m2_addr_61"/></StgValue>
</operation>

<operation id="1390" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:762 %m2_load_61 = load i12 %m2_addr_61

]]></Node>
<StgValue><ssdm name="m2_load_61"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="1391" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="64" op_0_bw="64">
<![CDATA[
for.inc19:303 %bitcast_ln4_58 = bitcast i64 %m1_load_58

]]></Node>
<StgValue><ssdm name="bitcast_ln4_58"/></StgValue>
</operation>

<operation id="1392" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="64" op_0_bw="64">
<![CDATA[
for.inc19:308 %bitcast_ln4_59 = bitcast i64 %m1_load_59

]]></Node>
<StgValue><ssdm name="bitcast_ln4_59"/></StgValue>
</operation>

<operation id="1393" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:312 %m1_load_60 = load i12 %m1_addr_60

]]></Node>
<StgValue><ssdm name="m1_load_60"/></StgValue>
</operation>

<operation id="1394" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:317 %m1_load_61 = load i12 %m1_addr_61

]]></Node>
<StgValue><ssdm name="m1_load_61"/></StgValue>
</operation>

<operation id="1395" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc19:319 %or_ln4_61 = or i12 %select_ln4_2, i12 62

]]></Node>
<StgValue><ssdm name="or_ln4_61"/></StgValue>
</operation>

<operation id="1396" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:320 %zext_ln4_62 = zext i12 %or_ln4_61

]]></Node>
<StgValue><ssdm name="zext_ln4_62"/></StgValue>
</operation>

<operation id="1397" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19:321 %m1_addr_62 = getelementptr i64 %m1, i64 0, i64 %zext_ln4_62

]]></Node>
<StgValue><ssdm name="m1_addr_62"/></StgValue>
</operation>

<operation id="1398" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:322 %m1_load_62 = load i12 %m1_addr_62

]]></Node>
<StgValue><ssdm name="m1_load_62"/></StgValue>
</operation>

<operation id="1399" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc19:324 %or_ln4_62 = or i12 %select_ln4_2, i12 63

]]></Node>
<StgValue><ssdm name="or_ln4_62"/></StgValue>
</operation>

<operation id="1400" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:325 %zext_ln4_63 = zext i12 %or_ln4_62

]]></Node>
<StgValue><ssdm name="zext_ln4_63"/></StgValue>
</operation>

<operation id="1401" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19:326 %m1_addr_63 = getelementptr i64 %m1, i64 0, i64 %zext_ln4_63

]]></Node>
<StgValue><ssdm name="m1_addr_63"/></StgValue>
</operation>

<operation id="1402" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:327 %m1_load_63 = load i12 %m1_addr_63

]]></Node>
<StgValue><ssdm name="m1_load_63"/></StgValue>
</operation>

<operation id="1403" st_id="32" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:366 %sum_1_4 = dadd i64 %sum_1_3, i64 %mult_4

]]></Node>
<StgValue><ssdm name="sum_1_4"/></StgValue>
</operation>

<operation id="1404" st_id="32" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:687 %mult_49 = dmul i64 %bitcast_ln4_50, i64 %bitcast_ln14_50

]]></Node>
<StgValue><ssdm name="mult_49"/></StgValue>
</operation>

<operation id="1405" st_id="32" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:694 %mult_50 = dmul i64 %bitcast_ln4_51, i64 %bitcast_ln14_51

]]></Node>
<StgValue><ssdm name="mult_50"/></StgValue>
</operation>

<operation id="1406" st_id="32" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:701 %mult_51 = dmul i64 %bitcast_ln4_52, i64 %bitcast_ln14_52

]]></Node>
<StgValue><ssdm name="mult_51"/></StgValue>
</operation>

<operation id="1407" st_id="32" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:708 %mult_52 = dmul i64 %bitcast_ln4_53, i64 %bitcast_ln14_53

]]></Node>
<StgValue><ssdm name="mult_52"/></StgValue>
</operation>

<operation id="1408" st_id="32" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:715 %mult_53 = dmul i64 %bitcast_ln4_54, i64 %bitcast_ln14_54

]]></Node>
<StgValue><ssdm name="mult_53"/></StgValue>
</operation>

<operation id="1409" st_id="32" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:722 %mult_54 = dmul i64 %bitcast_ln4_55, i64 %bitcast_ln14_55

]]></Node>
<StgValue><ssdm name="mult_54"/></StgValue>
</operation>

<operation id="1410" st_id="32" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:729 %mult_55 = dmul i64 %bitcast_ln4_56, i64 %bitcast_ln14_56

]]></Node>
<StgValue><ssdm name="mult_55"/></StgValue>
</operation>

<operation id="1411" st_id="32" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:736 %mult_56 = dmul i64 %bitcast_ln4_57, i64 %bitcast_ln14_57

]]></Node>
<StgValue><ssdm name="mult_56"/></StgValue>
</operation>

<operation id="1412" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="64" op_0_bw="64">
<![CDATA[
for.inc19:742 %bitcast_ln14_58 = bitcast i64 %m2_load_58

]]></Node>
<StgValue><ssdm name="bitcast_ln14_58"/></StgValue>
</operation>

<operation id="1413" st_id="32" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:743 %mult_57 = dmul i64 %bitcast_ln4_58, i64 %bitcast_ln14_58

]]></Node>
<StgValue><ssdm name="mult_57"/></StgValue>
</operation>

<operation id="1414" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="64" op_0_bw="64">
<![CDATA[
for.inc19:749 %bitcast_ln14_59 = bitcast i64 %m2_load_59

]]></Node>
<StgValue><ssdm name="bitcast_ln14_59"/></StgValue>
</operation>

<operation id="1415" st_id="32" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:750 %mult_58 = dmul i64 %bitcast_ln4_59, i64 %bitcast_ln14_59

]]></Node>
<StgValue><ssdm name="mult_58"/></StgValue>
</operation>

<operation id="1416" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:755 %m2_load_60 = load i12 %m2_addr_60

]]></Node>
<StgValue><ssdm name="m2_load_60"/></StgValue>
</operation>

<operation id="1417" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:762 %m2_load_61 = load i12 %m2_addr_61

]]></Node>
<StgValue><ssdm name="m2_load_61"/></StgValue>
</operation>

<operation id="1418" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="12" op_0_bw="8">
<![CDATA[
for.inc19:766 %sext_ln14_29 = sext i8 %zext_ln14_2_cast

]]></Node>
<StgValue><ssdm name="sext_ln14_29"/></StgValue>
</operation>

<operation id="1419" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:767 %zext_ln14_62 = zext i12 %sext_ln14_29

]]></Node>
<StgValue><ssdm name="zext_ln14_62"/></StgValue>
</operation>

<operation id="1420" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19:768 %m2_addr_62 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_62

]]></Node>
<StgValue><ssdm name="m2_addr_62"/></StgValue>
</operation>

<operation id="1421" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:769 %m2_load_62 = load i12 %m2_addr_62

]]></Node>
<StgValue><ssdm name="m2_load_62"/></StgValue>
</operation>

<operation id="1422" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="12" op_0_bw="7">
<![CDATA[
for.inc19:773 %sext_ln14_30 = sext i7 %zext_ln14_1_cast

]]></Node>
<StgValue><ssdm name="sext_ln14_30"/></StgValue>
</operation>

<operation id="1423" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:774 %zext_ln14_63 = zext i12 %sext_ln14_30

]]></Node>
<StgValue><ssdm name="zext_ln14_63"/></StgValue>
</operation>

<operation id="1424" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19:775 %m2_addr_63 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_63

]]></Node>
<StgValue><ssdm name="m2_addr_63"/></StgValue>
</operation>

<operation id="1425" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:776 %m2_load_63 = load i12 %m2_addr_63

]]></Node>
<StgValue><ssdm name="m2_load_63"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="1426" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="64" op_0_bw="64">
<![CDATA[
for.inc19:313 %bitcast_ln4_60 = bitcast i64 %m1_load_60

]]></Node>
<StgValue><ssdm name="bitcast_ln4_60"/></StgValue>
</operation>

<operation id="1427" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="64" op_0_bw="64">
<![CDATA[
for.inc19:318 %bitcast_ln4_61 = bitcast i64 %m1_load_61

]]></Node>
<StgValue><ssdm name="bitcast_ln4_61"/></StgValue>
</operation>

<operation id="1428" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:322 %m1_load_62 = load i12 %m1_addr_62

]]></Node>
<StgValue><ssdm name="m1_load_62"/></StgValue>
</operation>

<operation id="1429" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:327 %m1_load_63 = load i12 %m1_addr_63

]]></Node>
<StgValue><ssdm name="m1_load_63"/></StgValue>
</operation>

<operation id="1430" st_id="33" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:373 %sum_1_5 = dadd i64 %sum_1_4, i64 %mult_5

]]></Node>
<StgValue><ssdm name="sum_1_5"/></StgValue>
</operation>

<operation id="1431" st_id="33" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:701 %mult_51 = dmul i64 %bitcast_ln4_52, i64 %bitcast_ln14_52

]]></Node>
<StgValue><ssdm name="mult_51"/></StgValue>
</operation>

<operation id="1432" st_id="33" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:708 %mult_52 = dmul i64 %bitcast_ln4_53, i64 %bitcast_ln14_53

]]></Node>
<StgValue><ssdm name="mult_52"/></StgValue>
</operation>

<operation id="1433" st_id="33" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:715 %mult_53 = dmul i64 %bitcast_ln4_54, i64 %bitcast_ln14_54

]]></Node>
<StgValue><ssdm name="mult_53"/></StgValue>
</operation>

<operation id="1434" st_id="33" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:722 %mult_54 = dmul i64 %bitcast_ln4_55, i64 %bitcast_ln14_55

]]></Node>
<StgValue><ssdm name="mult_54"/></StgValue>
</operation>

<operation id="1435" st_id="33" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:729 %mult_55 = dmul i64 %bitcast_ln4_56, i64 %bitcast_ln14_56

]]></Node>
<StgValue><ssdm name="mult_55"/></StgValue>
</operation>

<operation id="1436" st_id="33" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:736 %mult_56 = dmul i64 %bitcast_ln4_57, i64 %bitcast_ln14_57

]]></Node>
<StgValue><ssdm name="mult_56"/></StgValue>
</operation>

<operation id="1437" st_id="33" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:743 %mult_57 = dmul i64 %bitcast_ln4_58, i64 %bitcast_ln14_58

]]></Node>
<StgValue><ssdm name="mult_57"/></StgValue>
</operation>

<operation id="1438" st_id="33" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:750 %mult_58 = dmul i64 %bitcast_ln4_59, i64 %bitcast_ln14_59

]]></Node>
<StgValue><ssdm name="mult_58"/></StgValue>
</operation>

<operation id="1439" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="64" op_0_bw="64">
<![CDATA[
for.inc19:756 %bitcast_ln14_60 = bitcast i64 %m2_load_60

]]></Node>
<StgValue><ssdm name="bitcast_ln14_60"/></StgValue>
</operation>

<operation id="1440" st_id="33" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:757 %mult_59 = dmul i64 %bitcast_ln4_60, i64 %bitcast_ln14_60

]]></Node>
<StgValue><ssdm name="mult_59"/></StgValue>
</operation>

<operation id="1441" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="64" op_0_bw="64">
<![CDATA[
for.inc19:763 %bitcast_ln14_61 = bitcast i64 %m2_load_61

]]></Node>
<StgValue><ssdm name="bitcast_ln14_61"/></StgValue>
</operation>

<operation id="1442" st_id="33" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:764 %mult_60 = dmul i64 %bitcast_ln4_61, i64 %bitcast_ln14_61

]]></Node>
<StgValue><ssdm name="mult_60"/></StgValue>
</operation>

<operation id="1443" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:769 %m2_load_62 = load i12 %m2_addr_62

]]></Node>
<StgValue><ssdm name="m2_load_62"/></StgValue>
</operation>

<operation id="1444" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:776 %m2_load_63 = load i12 %m2_addr_63

]]></Node>
<StgValue><ssdm name="m2_load_63"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="1445" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="64" op_0_bw="64">
<![CDATA[
for.inc19:323 %bitcast_ln4_62 = bitcast i64 %m1_load_62

]]></Node>
<StgValue><ssdm name="bitcast_ln4_62"/></StgValue>
</operation>

<operation id="1446" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="64" op_0_bw="64">
<![CDATA[
for.inc19:328 %bitcast_ln4_63 = bitcast i64 %m1_load_63

]]></Node>
<StgValue><ssdm name="bitcast_ln4_63"/></StgValue>
</operation>

<operation id="1447" st_id="34" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:373 %sum_1_5 = dadd i64 %sum_1_4, i64 %mult_5

]]></Node>
<StgValue><ssdm name="sum_1_5"/></StgValue>
</operation>

<operation id="1448" st_id="34" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:715 %mult_53 = dmul i64 %bitcast_ln4_54, i64 %bitcast_ln14_54

]]></Node>
<StgValue><ssdm name="mult_53"/></StgValue>
</operation>

<operation id="1449" st_id="34" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:722 %mult_54 = dmul i64 %bitcast_ln4_55, i64 %bitcast_ln14_55

]]></Node>
<StgValue><ssdm name="mult_54"/></StgValue>
</operation>

<operation id="1450" st_id="34" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:729 %mult_55 = dmul i64 %bitcast_ln4_56, i64 %bitcast_ln14_56

]]></Node>
<StgValue><ssdm name="mult_55"/></StgValue>
</operation>

<operation id="1451" st_id="34" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:736 %mult_56 = dmul i64 %bitcast_ln4_57, i64 %bitcast_ln14_57

]]></Node>
<StgValue><ssdm name="mult_56"/></StgValue>
</operation>

<operation id="1452" st_id="34" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:743 %mult_57 = dmul i64 %bitcast_ln4_58, i64 %bitcast_ln14_58

]]></Node>
<StgValue><ssdm name="mult_57"/></StgValue>
</operation>

<operation id="1453" st_id="34" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:750 %mult_58 = dmul i64 %bitcast_ln4_59, i64 %bitcast_ln14_59

]]></Node>
<StgValue><ssdm name="mult_58"/></StgValue>
</operation>

<operation id="1454" st_id="34" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:757 %mult_59 = dmul i64 %bitcast_ln4_60, i64 %bitcast_ln14_60

]]></Node>
<StgValue><ssdm name="mult_59"/></StgValue>
</operation>

<operation id="1455" st_id="34" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:764 %mult_60 = dmul i64 %bitcast_ln4_61, i64 %bitcast_ln14_61

]]></Node>
<StgValue><ssdm name="mult_60"/></StgValue>
</operation>

<operation id="1456" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="64" op_0_bw="64">
<![CDATA[
for.inc19:770 %bitcast_ln14_62 = bitcast i64 %m2_load_62

]]></Node>
<StgValue><ssdm name="bitcast_ln14_62"/></StgValue>
</operation>

<operation id="1457" st_id="34" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:771 %mult_61 = dmul i64 %bitcast_ln4_62, i64 %bitcast_ln14_62

]]></Node>
<StgValue><ssdm name="mult_61"/></StgValue>
</operation>

<operation id="1458" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="64" op_0_bw="64">
<![CDATA[
for.inc19:777 %bitcast_ln14_63 = bitcast i64 %m2_load_63

]]></Node>
<StgValue><ssdm name="bitcast_ln14_63"/></StgValue>
</operation>

<operation id="1459" st_id="34" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:778 %mult_62 = dmul i64 %bitcast_ln4_63, i64 %bitcast_ln14_63

]]></Node>
<StgValue><ssdm name="mult_62"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="1460" st_id="35" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:373 %sum_1_5 = dadd i64 %sum_1_4, i64 %mult_5

]]></Node>
<StgValue><ssdm name="sum_1_5"/></StgValue>
</operation>

<operation id="1461" st_id="35" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:729 %mult_55 = dmul i64 %bitcast_ln4_56, i64 %bitcast_ln14_56

]]></Node>
<StgValue><ssdm name="mult_55"/></StgValue>
</operation>

<operation id="1462" st_id="35" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:736 %mult_56 = dmul i64 %bitcast_ln4_57, i64 %bitcast_ln14_57

]]></Node>
<StgValue><ssdm name="mult_56"/></StgValue>
</operation>

<operation id="1463" st_id="35" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:743 %mult_57 = dmul i64 %bitcast_ln4_58, i64 %bitcast_ln14_58

]]></Node>
<StgValue><ssdm name="mult_57"/></StgValue>
</operation>

<operation id="1464" st_id="35" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:750 %mult_58 = dmul i64 %bitcast_ln4_59, i64 %bitcast_ln14_59

]]></Node>
<StgValue><ssdm name="mult_58"/></StgValue>
</operation>

<operation id="1465" st_id="35" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:757 %mult_59 = dmul i64 %bitcast_ln4_60, i64 %bitcast_ln14_60

]]></Node>
<StgValue><ssdm name="mult_59"/></StgValue>
</operation>

<operation id="1466" st_id="35" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:764 %mult_60 = dmul i64 %bitcast_ln4_61, i64 %bitcast_ln14_61

]]></Node>
<StgValue><ssdm name="mult_60"/></StgValue>
</operation>

<operation id="1467" st_id="35" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:771 %mult_61 = dmul i64 %bitcast_ln4_62, i64 %bitcast_ln14_62

]]></Node>
<StgValue><ssdm name="mult_61"/></StgValue>
</operation>

<operation id="1468" st_id="35" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:778 %mult_62 = dmul i64 %bitcast_ln4_63, i64 %bitcast_ln14_63

]]></Node>
<StgValue><ssdm name="mult_62"/></StgValue>
</operation>
</state>

<state id="36" st_id="37">

<operation id="1469" st_id="36" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:373 %sum_1_5 = dadd i64 %sum_1_4, i64 %mult_5

]]></Node>
<StgValue><ssdm name="sum_1_5"/></StgValue>
</operation>

<operation id="1470" st_id="36" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:743 %mult_57 = dmul i64 %bitcast_ln4_58, i64 %bitcast_ln14_58

]]></Node>
<StgValue><ssdm name="mult_57"/></StgValue>
</operation>

<operation id="1471" st_id="36" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:750 %mult_58 = dmul i64 %bitcast_ln4_59, i64 %bitcast_ln14_59

]]></Node>
<StgValue><ssdm name="mult_58"/></StgValue>
</operation>

<operation id="1472" st_id="36" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:757 %mult_59 = dmul i64 %bitcast_ln4_60, i64 %bitcast_ln14_60

]]></Node>
<StgValue><ssdm name="mult_59"/></StgValue>
</operation>

<operation id="1473" st_id="36" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:764 %mult_60 = dmul i64 %bitcast_ln4_61, i64 %bitcast_ln14_61

]]></Node>
<StgValue><ssdm name="mult_60"/></StgValue>
</operation>

<operation id="1474" st_id="36" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:771 %mult_61 = dmul i64 %bitcast_ln4_62, i64 %bitcast_ln14_62

]]></Node>
<StgValue><ssdm name="mult_61"/></StgValue>
</operation>

<operation id="1475" st_id="36" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:778 %mult_62 = dmul i64 %bitcast_ln4_63, i64 %bitcast_ln14_63

]]></Node>
<StgValue><ssdm name="mult_62"/></StgValue>
</operation>
</state>

<state id="37" st_id="38">

<operation id="1476" st_id="37" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:373 %sum_1_5 = dadd i64 %sum_1_4, i64 %mult_5

]]></Node>
<StgValue><ssdm name="sum_1_5"/></StgValue>
</operation>

<operation id="1477" st_id="37" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:757 %mult_59 = dmul i64 %bitcast_ln4_60, i64 %bitcast_ln14_60

]]></Node>
<StgValue><ssdm name="mult_59"/></StgValue>
</operation>

<operation id="1478" st_id="37" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:764 %mult_60 = dmul i64 %bitcast_ln4_61, i64 %bitcast_ln14_61

]]></Node>
<StgValue><ssdm name="mult_60"/></StgValue>
</operation>

<operation id="1479" st_id="37" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:771 %mult_61 = dmul i64 %bitcast_ln4_62, i64 %bitcast_ln14_62

]]></Node>
<StgValue><ssdm name="mult_61"/></StgValue>
</operation>

<operation id="1480" st_id="37" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:778 %mult_62 = dmul i64 %bitcast_ln4_63, i64 %bitcast_ln14_63

]]></Node>
<StgValue><ssdm name="mult_62"/></StgValue>
</operation>
</state>

<state id="38" st_id="39">

<operation id="1481" st_id="38" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:380 %sum_1_6 = dadd i64 %sum_1_5, i64 %mult_6

]]></Node>
<StgValue><ssdm name="sum_1_6"/></StgValue>
</operation>

<operation id="1482" st_id="38" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:771 %mult_61 = dmul i64 %bitcast_ln4_62, i64 %bitcast_ln14_62

]]></Node>
<StgValue><ssdm name="mult_61"/></StgValue>
</operation>

<operation id="1483" st_id="38" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:778 %mult_62 = dmul i64 %bitcast_ln4_63, i64 %bitcast_ln14_63

]]></Node>
<StgValue><ssdm name="mult_62"/></StgValue>
</operation>
</state>

<state id="39" st_id="40">

<operation id="1484" st_id="39" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:380 %sum_1_6 = dadd i64 %sum_1_5, i64 %mult_6

]]></Node>
<StgValue><ssdm name="sum_1_6"/></StgValue>
</operation>
</state>

<state id="40" st_id="41">

<operation id="1485" st_id="40" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:380 %sum_1_6 = dadd i64 %sum_1_5, i64 %mult_6

]]></Node>
<StgValue><ssdm name="sum_1_6"/></StgValue>
</operation>
</state>

<state id="41" st_id="42">

<operation id="1486" st_id="41" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:380 %sum_1_6 = dadd i64 %sum_1_5, i64 %mult_6

]]></Node>
<StgValue><ssdm name="sum_1_6"/></StgValue>
</operation>
</state>

<state id="42" st_id="43">

<operation id="1487" st_id="42" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:380 %sum_1_6 = dadd i64 %sum_1_5, i64 %mult_6

]]></Node>
<StgValue><ssdm name="sum_1_6"/></StgValue>
</operation>
</state>

<state id="43" st_id="44">

<operation id="1488" st_id="43" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:387 %sum_1_7 = dadd i64 %sum_1_6, i64 %mult_7

]]></Node>
<StgValue><ssdm name="sum_1_7"/></StgValue>
</operation>
</state>

<state id="44" st_id="45">

<operation id="1489" st_id="44" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:387 %sum_1_7 = dadd i64 %sum_1_6, i64 %mult_7

]]></Node>
<StgValue><ssdm name="sum_1_7"/></StgValue>
</operation>
</state>

<state id="45" st_id="46">

<operation id="1490" st_id="45" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:387 %sum_1_7 = dadd i64 %sum_1_6, i64 %mult_7

]]></Node>
<StgValue><ssdm name="sum_1_7"/></StgValue>
</operation>
</state>

<state id="46" st_id="47">

<operation id="1491" st_id="46" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:387 %sum_1_7 = dadd i64 %sum_1_6, i64 %mult_7

]]></Node>
<StgValue><ssdm name="sum_1_7"/></StgValue>
</operation>
</state>

<state id="47" st_id="48">

<operation id="1492" st_id="47" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:387 %sum_1_7 = dadd i64 %sum_1_6, i64 %mult_7

]]></Node>
<StgValue><ssdm name="sum_1_7"/></StgValue>
</operation>
</state>

<state id="48" st_id="49">

<operation id="1493" st_id="48" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:394 %sum_1_8 = dadd i64 %sum_1_7, i64 %mult_8

]]></Node>
<StgValue><ssdm name="sum_1_8"/></StgValue>
</operation>
</state>

<state id="49" st_id="50">

<operation id="1494" st_id="49" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:394 %sum_1_8 = dadd i64 %sum_1_7, i64 %mult_8

]]></Node>
<StgValue><ssdm name="sum_1_8"/></StgValue>
</operation>
</state>

<state id="50" st_id="51">

<operation id="1495" st_id="50" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:394 %sum_1_8 = dadd i64 %sum_1_7, i64 %mult_8

]]></Node>
<StgValue><ssdm name="sum_1_8"/></StgValue>
</operation>
</state>

<state id="51" st_id="52">

<operation id="1496" st_id="51" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:394 %sum_1_8 = dadd i64 %sum_1_7, i64 %mult_8

]]></Node>
<StgValue><ssdm name="sum_1_8"/></StgValue>
</operation>
</state>

<state id="52" st_id="53">

<operation id="1497" st_id="52" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:394 %sum_1_8 = dadd i64 %sum_1_7, i64 %mult_8

]]></Node>
<StgValue><ssdm name="sum_1_8"/></StgValue>
</operation>
</state>

<state id="53" st_id="54">

<operation id="1498" st_id="53" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:401 %sum_1_9 = dadd i64 %sum_1_8, i64 %mult_9

]]></Node>
<StgValue><ssdm name="sum_1_9"/></StgValue>
</operation>
</state>

<state id="54" st_id="55">

<operation id="1499" st_id="54" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:401 %sum_1_9 = dadd i64 %sum_1_8, i64 %mult_9

]]></Node>
<StgValue><ssdm name="sum_1_9"/></StgValue>
</operation>
</state>

<state id="55" st_id="56">

<operation id="1500" st_id="55" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:401 %sum_1_9 = dadd i64 %sum_1_8, i64 %mult_9

]]></Node>
<StgValue><ssdm name="sum_1_9"/></StgValue>
</operation>
</state>

<state id="56" st_id="57">

<operation id="1501" st_id="56" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:401 %sum_1_9 = dadd i64 %sum_1_8, i64 %mult_9

]]></Node>
<StgValue><ssdm name="sum_1_9"/></StgValue>
</operation>
</state>

<state id="57" st_id="58">

<operation id="1502" st_id="57" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:401 %sum_1_9 = dadd i64 %sum_1_8, i64 %mult_9

]]></Node>
<StgValue><ssdm name="sum_1_9"/></StgValue>
</operation>
</state>

<state id="58" st_id="59">

<operation id="1503" st_id="58" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:408 %sum_1_s = dadd i64 %sum_1_9, i64 %mult_s

]]></Node>
<StgValue><ssdm name="sum_1_s"/></StgValue>
</operation>
</state>

<state id="59" st_id="60">

<operation id="1504" st_id="59" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:408 %sum_1_s = dadd i64 %sum_1_9, i64 %mult_s

]]></Node>
<StgValue><ssdm name="sum_1_s"/></StgValue>
</operation>
</state>

<state id="60" st_id="61">

<operation id="1505" st_id="60" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:408 %sum_1_s = dadd i64 %sum_1_9, i64 %mult_s

]]></Node>
<StgValue><ssdm name="sum_1_s"/></StgValue>
</operation>
</state>

<state id="61" st_id="62">

<operation id="1506" st_id="61" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:408 %sum_1_s = dadd i64 %sum_1_9, i64 %mult_s

]]></Node>
<StgValue><ssdm name="sum_1_s"/></StgValue>
</operation>
</state>

<state id="62" st_id="63">

<operation id="1507" st_id="62" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:408 %sum_1_s = dadd i64 %sum_1_9, i64 %mult_s

]]></Node>
<StgValue><ssdm name="sum_1_s"/></StgValue>
</operation>
</state>

<state id="63" st_id="64">

<operation id="1508" st_id="63" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:415 %sum_1_10 = dadd i64 %sum_1_s, i64 %mult_10

]]></Node>
<StgValue><ssdm name="sum_1_10"/></StgValue>
</operation>
</state>

<state id="64" st_id="65">

<operation id="1509" st_id="64" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:415 %sum_1_10 = dadd i64 %sum_1_s, i64 %mult_10

]]></Node>
<StgValue><ssdm name="sum_1_10"/></StgValue>
</operation>
</state>

<state id="65" st_id="66">

<operation id="1510" st_id="65" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:415 %sum_1_10 = dadd i64 %sum_1_s, i64 %mult_10

]]></Node>
<StgValue><ssdm name="sum_1_10"/></StgValue>
</operation>
</state>

<state id="66" st_id="67">

<operation id="1511" st_id="66" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:415 %sum_1_10 = dadd i64 %sum_1_s, i64 %mult_10

]]></Node>
<StgValue><ssdm name="sum_1_10"/></StgValue>
</operation>
</state>

<state id="67" st_id="68">

<operation id="1512" st_id="67" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:415 %sum_1_10 = dadd i64 %sum_1_s, i64 %mult_10

]]></Node>
<StgValue><ssdm name="sum_1_10"/></StgValue>
</operation>
</state>

<state id="68" st_id="69">

<operation id="1513" st_id="68" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:422 %sum_1_11 = dadd i64 %sum_1_10, i64 %mult_11

]]></Node>
<StgValue><ssdm name="sum_1_11"/></StgValue>
</operation>
</state>

<state id="69" st_id="70">

<operation id="1514" st_id="69" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:422 %sum_1_11 = dadd i64 %sum_1_10, i64 %mult_11

]]></Node>
<StgValue><ssdm name="sum_1_11"/></StgValue>
</operation>
</state>

<state id="70" st_id="71">

<operation id="1515" st_id="70" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:422 %sum_1_11 = dadd i64 %sum_1_10, i64 %mult_11

]]></Node>
<StgValue><ssdm name="sum_1_11"/></StgValue>
</operation>
</state>

<state id="71" st_id="72">

<operation id="1516" st_id="71" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:422 %sum_1_11 = dadd i64 %sum_1_10, i64 %mult_11

]]></Node>
<StgValue><ssdm name="sum_1_11"/></StgValue>
</operation>
</state>

<state id="72" st_id="73">

<operation id="1517" st_id="72" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:422 %sum_1_11 = dadd i64 %sum_1_10, i64 %mult_11

]]></Node>
<StgValue><ssdm name="sum_1_11"/></StgValue>
</operation>
</state>

<state id="73" st_id="74">

<operation id="1518" st_id="73" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:429 %sum_1_12 = dadd i64 %sum_1_11, i64 %mult_12

]]></Node>
<StgValue><ssdm name="sum_1_12"/></StgValue>
</operation>
</state>

<state id="74" st_id="75">

<operation id="1519" st_id="74" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:429 %sum_1_12 = dadd i64 %sum_1_11, i64 %mult_12

]]></Node>
<StgValue><ssdm name="sum_1_12"/></StgValue>
</operation>
</state>

<state id="75" st_id="76">

<operation id="1520" st_id="75" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:429 %sum_1_12 = dadd i64 %sum_1_11, i64 %mult_12

]]></Node>
<StgValue><ssdm name="sum_1_12"/></StgValue>
</operation>
</state>

<state id="76" st_id="77">

<operation id="1521" st_id="76" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:429 %sum_1_12 = dadd i64 %sum_1_11, i64 %mult_12

]]></Node>
<StgValue><ssdm name="sum_1_12"/></StgValue>
</operation>
</state>

<state id="77" st_id="78">

<operation id="1522" st_id="77" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:429 %sum_1_12 = dadd i64 %sum_1_11, i64 %mult_12

]]></Node>
<StgValue><ssdm name="sum_1_12"/></StgValue>
</operation>
</state>

<state id="78" st_id="79">

<operation id="1523" st_id="78" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:436 %sum_1_13 = dadd i64 %sum_1_12, i64 %mult_13

]]></Node>
<StgValue><ssdm name="sum_1_13"/></StgValue>
</operation>
</state>

<state id="79" st_id="80">

<operation id="1524" st_id="79" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:436 %sum_1_13 = dadd i64 %sum_1_12, i64 %mult_13

]]></Node>
<StgValue><ssdm name="sum_1_13"/></StgValue>
</operation>
</state>

<state id="80" st_id="81">

<operation id="1525" st_id="80" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:436 %sum_1_13 = dadd i64 %sum_1_12, i64 %mult_13

]]></Node>
<StgValue><ssdm name="sum_1_13"/></StgValue>
</operation>
</state>

<state id="81" st_id="82">

<operation id="1526" st_id="81" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:436 %sum_1_13 = dadd i64 %sum_1_12, i64 %mult_13

]]></Node>
<StgValue><ssdm name="sum_1_13"/></StgValue>
</operation>
</state>

<state id="82" st_id="83">

<operation id="1527" st_id="82" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:436 %sum_1_13 = dadd i64 %sum_1_12, i64 %mult_13

]]></Node>
<StgValue><ssdm name="sum_1_13"/></StgValue>
</operation>
</state>

<state id="83" st_id="84">

<operation id="1528" st_id="83" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:443 %sum_1_14 = dadd i64 %sum_1_13, i64 %mult_14

]]></Node>
<StgValue><ssdm name="sum_1_14"/></StgValue>
</operation>
</state>

<state id="84" st_id="85">

<operation id="1529" st_id="84" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:443 %sum_1_14 = dadd i64 %sum_1_13, i64 %mult_14

]]></Node>
<StgValue><ssdm name="sum_1_14"/></StgValue>
</operation>
</state>

<state id="85" st_id="86">

<operation id="1530" st_id="85" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:443 %sum_1_14 = dadd i64 %sum_1_13, i64 %mult_14

]]></Node>
<StgValue><ssdm name="sum_1_14"/></StgValue>
</operation>
</state>

<state id="86" st_id="87">

<operation id="1531" st_id="86" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:443 %sum_1_14 = dadd i64 %sum_1_13, i64 %mult_14

]]></Node>
<StgValue><ssdm name="sum_1_14"/></StgValue>
</operation>
</state>

<state id="87" st_id="88">

<operation id="1532" st_id="87" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:443 %sum_1_14 = dadd i64 %sum_1_13, i64 %mult_14

]]></Node>
<StgValue><ssdm name="sum_1_14"/></StgValue>
</operation>
</state>

<state id="88" st_id="89">

<operation id="1533" st_id="88" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:450 %sum_1_15 = dadd i64 %sum_1_14, i64 %mult_15

]]></Node>
<StgValue><ssdm name="sum_1_15"/></StgValue>
</operation>
</state>

<state id="89" st_id="90">

<operation id="1534" st_id="89" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:450 %sum_1_15 = dadd i64 %sum_1_14, i64 %mult_15

]]></Node>
<StgValue><ssdm name="sum_1_15"/></StgValue>
</operation>
</state>

<state id="90" st_id="91">

<operation id="1535" st_id="90" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:450 %sum_1_15 = dadd i64 %sum_1_14, i64 %mult_15

]]></Node>
<StgValue><ssdm name="sum_1_15"/></StgValue>
</operation>
</state>

<state id="91" st_id="92">

<operation id="1536" st_id="91" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:450 %sum_1_15 = dadd i64 %sum_1_14, i64 %mult_15

]]></Node>
<StgValue><ssdm name="sum_1_15"/></StgValue>
</operation>
</state>

<state id="92" st_id="93">

<operation id="1537" st_id="92" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:450 %sum_1_15 = dadd i64 %sum_1_14, i64 %mult_15

]]></Node>
<StgValue><ssdm name="sum_1_15"/></StgValue>
</operation>
</state>

<state id="93" st_id="94">

<operation id="1538" st_id="93" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:457 %sum_1_16 = dadd i64 %sum_1_15, i64 %mult_16

]]></Node>
<StgValue><ssdm name="sum_1_16"/></StgValue>
</operation>
</state>

<state id="94" st_id="95">

<operation id="1539" st_id="94" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:457 %sum_1_16 = dadd i64 %sum_1_15, i64 %mult_16

]]></Node>
<StgValue><ssdm name="sum_1_16"/></StgValue>
</operation>
</state>

<state id="95" st_id="96">

<operation id="1540" st_id="95" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:457 %sum_1_16 = dadd i64 %sum_1_15, i64 %mult_16

]]></Node>
<StgValue><ssdm name="sum_1_16"/></StgValue>
</operation>
</state>

<state id="96" st_id="97">

<operation id="1541" st_id="96" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:457 %sum_1_16 = dadd i64 %sum_1_15, i64 %mult_16

]]></Node>
<StgValue><ssdm name="sum_1_16"/></StgValue>
</operation>
</state>

<state id="97" st_id="98">

<operation id="1542" st_id="97" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:457 %sum_1_16 = dadd i64 %sum_1_15, i64 %mult_16

]]></Node>
<StgValue><ssdm name="sum_1_16"/></StgValue>
</operation>
</state>

<state id="98" st_id="99">

<operation id="1543" st_id="98" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:464 %sum_1_17 = dadd i64 %sum_1_16, i64 %mult_17

]]></Node>
<StgValue><ssdm name="sum_1_17"/></StgValue>
</operation>
</state>

<state id="99" st_id="100">

<operation id="1544" st_id="99" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:464 %sum_1_17 = dadd i64 %sum_1_16, i64 %mult_17

]]></Node>
<StgValue><ssdm name="sum_1_17"/></StgValue>
</operation>
</state>

<state id="100" st_id="101">

<operation id="1545" st_id="100" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:464 %sum_1_17 = dadd i64 %sum_1_16, i64 %mult_17

]]></Node>
<StgValue><ssdm name="sum_1_17"/></StgValue>
</operation>
</state>

<state id="101" st_id="102">

<operation id="1546" st_id="101" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:464 %sum_1_17 = dadd i64 %sum_1_16, i64 %mult_17

]]></Node>
<StgValue><ssdm name="sum_1_17"/></StgValue>
</operation>
</state>

<state id="102" st_id="103">

<operation id="1547" st_id="102" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:464 %sum_1_17 = dadd i64 %sum_1_16, i64 %mult_17

]]></Node>
<StgValue><ssdm name="sum_1_17"/></StgValue>
</operation>
</state>

<state id="103" st_id="104">

<operation id="1548" st_id="103" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:471 %sum_1_18 = dadd i64 %sum_1_17, i64 %mult_18

]]></Node>
<StgValue><ssdm name="sum_1_18"/></StgValue>
</operation>
</state>

<state id="104" st_id="105">

<operation id="1549" st_id="104" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:471 %sum_1_18 = dadd i64 %sum_1_17, i64 %mult_18

]]></Node>
<StgValue><ssdm name="sum_1_18"/></StgValue>
</operation>
</state>

<state id="105" st_id="106">

<operation id="1550" st_id="105" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:471 %sum_1_18 = dadd i64 %sum_1_17, i64 %mult_18

]]></Node>
<StgValue><ssdm name="sum_1_18"/></StgValue>
</operation>
</state>

<state id="106" st_id="107">

<operation id="1551" st_id="106" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:471 %sum_1_18 = dadd i64 %sum_1_17, i64 %mult_18

]]></Node>
<StgValue><ssdm name="sum_1_18"/></StgValue>
</operation>
</state>

<state id="107" st_id="108">

<operation id="1552" st_id="107" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:471 %sum_1_18 = dadd i64 %sum_1_17, i64 %mult_18

]]></Node>
<StgValue><ssdm name="sum_1_18"/></StgValue>
</operation>
</state>

<state id="108" st_id="109">

<operation id="1553" st_id="108" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:478 %sum_1_19 = dadd i64 %sum_1_18, i64 %mult_19

]]></Node>
<StgValue><ssdm name="sum_1_19"/></StgValue>
</operation>
</state>

<state id="109" st_id="110">

<operation id="1554" st_id="109" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:478 %sum_1_19 = dadd i64 %sum_1_18, i64 %mult_19

]]></Node>
<StgValue><ssdm name="sum_1_19"/></StgValue>
</operation>
</state>

<state id="110" st_id="111">

<operation id="1555" st_id="110" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:478 %sum_1_19 = dadd i64 %sum_1_18, i64 %mult_19

]]></Node>
<StgValue><ssdm name="sum_1_19"/></StgValue>
</operation>
</state>

<state id="111" st_id="112">

<operation id="1556" st_id="111" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:478 %sum_1_19 = dadd i64 %sum_1_18, i64 %mult_19

]]></Node>
<StgValue><ssdm name="sum_1_19"/></StgValue>
</operation>
</state>

<state id="112" st_id="113">

<operation id="1557" st_id="112" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:478 %sum_1_19 = dadd i64 %sum_1_18, i64 %mult_19

]]></Node>
<StgValue><ssdm name="sum_1_19"/></StgValue>
</operation>
</state>

<state id="113" st_id="114">

<operation id="1558" st_id="113" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:485 %sum_1_20 = dadd i64 %sum_1_19, i64 %mult_20

]]></Node>
<StgValue><ssdm name="sum_1_20"/></StgValue>
</operation>
</state>

<state id="114" st_id="115">

<operation id="1559" st_id="114" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:485 %sum_1_20 = dadd i64 %sum_1_19, i64 %mult_20

]]></Node>
<StgValue><ssdm name="sum_1_20"/></StgValue>
</operation>
</state>

<state id="115" st_id="116">

<operation id="1560" st_id="115" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:485 %sum_1_20 = dadd i64 %sum_1_19, i64 %mult_20

]]></Node>
<StgValue><ssdm name="sum_1_20"/></StgValue>
</operation>
</state>

<state id="116" st_id="117">

<operation id="1561" st_id="116" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:485 %sum_1_20 = dadd i64 %sum_1_19, i64 %mult_20

]]></Node>
<StgValue><ssdm name="sum_1_20"/></StgValue>
</operation>
</state>

<state id="117" st_id="118">

<operation id="1562" st_id="117" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:485 %sum_1_20 = dadd i64 %sum_1_19, i64 %mult_20

]]></Node>
<StgValue><ssdm name="sum_1_20"/></StgValue>
</operation>
</state>

<state id="118" st_id="119">

<operation id="1563" st_id="118" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:492 %sum_1_21 = dadd i64 %sum_1_20, i64 %mult_21

]]></Node>
<StgValue><ssdm name="sum_1_21"/></StgValue>
</operation>
</state>

<state id="119" st_id="120">

<operation id="1564" st_id="119" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:492 %sum_1_21 = dadd i64 %sum_1_20, i64 %mult_21

]]></Node>
<StgValue><ssdm name="sum_1_21"/></StgValue>
</operation>
</state>

<state id="120" st_id="121">

<operation id="1565" st_id="120" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:492 %sum_1_21 = dadd i64 %sum_1_20, i64 %mult_21

]]></Node>
<StgValue><ssdm name="sum_1_21"/></StgValue>
</operation>
</state>

<state id="121" st_id="122">

<operation id="1566" st_id="121" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:492 %sum_1_21 = dadd i64 %sum_1_20, i64 %mult_21

]]></Node>
<StgValue><ssdm name="sum_1_21"/></StgValue>
</operation>
</state>

<state id="122" st_id="123">

<operation id="1567" st_id="122" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:492 %sum_1_21 = dadd i64 %sum_1_20, i64 %mult_21

]]></Node>
<StgValue><ssdm name="sum_1_21"/></StgValue>
</operation>
</state>

<state id="123" st_id="124">

<operation id="1568" st_id="123" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:499 %sum_1_22 = dadd i64 %sum_1_21, i64 %mult_22

]]></Node>
<StgValue><ssdm name="sum_1_22"/></StgValue>
</operation>
</state>

<state id="124" st_id="125">

<operation id="1569" st_id="124" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:499 %sum_1_22 = dadd i64 %sum_1_21, i64 %mult_22

]]></Node>
<StgValue><ssdm name="sum_1_22"/></StgValue>
</operation>
</state>

<state id="125" st_id="126">

<operation id="1570" st_id="125" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:499 %sum_1_22 = dadd i64 %sum_1_21, i64 %mult_22

]]></Node>
<StgValue><ssdm name="sum_1_22"/></StgValue>
</operation>
</state>

<state id="126" st_id="127">

<operation id="1571" st_id="126" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:499 %sum_1_22 = dadd i64 %sum_1_21, i64 %mult_22

]]></Node>
<StgValue><ssdm name="sum_1_22"/></StgValue>
</operation>
</state>

<state id="127" st_id="128">

<operation id="1572" st_id="127" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:499 %sum_1_22 = dadd i64 %sum_1_21, i64 %mult_22

]]></Node>
<StgValue><ssdm name="sum_1_22"/></StgValue>
</operation>
</state>

<state id="128" st_id="129">

<operation id="1573" st_id="128" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:506 %sum_1_23 = dadd i64 %sum_1_22, i64 %mult_23

]]></Node>
<StgValue><ssdm name="sum_1_23"/></StgValue>
</operation>
</state>

<state id="129" st_id="130">

<operation id="1574" st_id="129" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:506 %sum_1_23 = dadd i64 %sum_1_22, i64 %mult_23

]]></Node>
<StgValue><ssdm name="sum_1_23"/></StgValue>
</operation>
</state>

<state id="130" st_id="131">

<operation id="1575" st_id="130" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:506 %sum_1_23 = dadd i64 %sum_1_22, i64 %mult_23

]]></Node>
<StgValue><ssdm name="sum_1_23"/></StgValue>
</operation>
</state>

<state id="131" st_id="132">

<operation id="1576" st_id="131" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:506 %sum_1_23 = dadd i64 %sum_1_22, i64 %mult_23

]]></Node>
<StgValue><ssdm name="sum_1_23"/></StgValue>
</operation>
</state>

<state id="132" st_id="133">

<operation id="1577" st_id="132" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:506 %sum_1_23 = dadd i64 %sum_1_22, i64 %mult_23

]]></Node>
<StgValue><ssdm name="sum_1_23"/></StgValue>
</operation>
</state>

<state id="133" st_id="134">

<operation id="1578" st_id="133" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:513 %sum_1_24 = dadd i64 %sum_1_23, i64 %mult_24

]]></Node>
<StgValue><ssdm name="sum_1_24"/></StgValue>
</operation>
</state>

<state id="134" st_id="135">

<operation id="1579" st_id="134" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:513 %sum_1_24 = dadd i64 %sum_1_23, i64 %mult_24

]]></Node>
<StgValue><ssdm name="sum_1_24"/></StgValue>
</operation>
</state>

<state id="135" st_id="136">

<operation id="1580" st_id="135" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:513 %sum_1_24 = dadd i64 %sum_1_23, i64 %mult_24

]]></Node>
<StgValue><ssdm name="sum_1_24"/></StgValue>
</operation>
</state>

<state id="136" st_id="137">

<operation id="1581" st_id="136" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:513 %sum_1_24 = dadd i64 %sum_1_23, i64 %mult_24

]]></Node>
<StgValue><ssdm name="sum_1_24"/></StgValue>
</operation>
</state>

<state id="137" st_id="138">

<operation id="1582" st_id="137" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:513 %sum_1_24 = dadd i64 %sum_1_23, i64 %mult_24

]]></Node>
<StgValue><ssdm name="sum_1_24"/></StgValue>
</operation>
</state>

<state id="138" st_id="139">

<operation id="1583" st_id="138" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:520 %sum_1_25 = dadd i64 %sum_1_24, i64 %mult_25

]]></Node>
<StgValue><ssdm name="sum_1_25"/></StgValue>
</operation>
</state>

<state id="139" st_id="140">

<operation id="1584" st_id="139" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:520 %sum_1_25 = dadd i64 %sum_1_24, i64 %mult_25

]]></Node>
<StgValue><ssdm name="sum_1_25"/></StgValue>
</operation>
</state>

<state id="140" st_id="141">

<operation id="1585" st_id="140" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:520 %sum_1_25 = dadd i64 %sum_1_24, i64 %mult_25

]]></Node>
<StgValue><ssdm name="sum_1_25"/></StgValue>
</operation>
</state>

<state id="141" st_id="142">

<operation id="1586" st_id="141" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:520 %sum_1_25 = dadd i64 %sum_1_24, i64 %mult_25

]]></Node>
<StgValue><ssdm name="sum_1_25"/></StgValue>
</operation>
</state>

<state id="142" st_id="143">

<operation id="1587" st_id="142" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:520 %sum_1_25 = dadd i64 %sum_1_24, i64 %mult_25

]]></Node>
<StgValue><ssdm name="sum_1_25"/></StgValue>
</operation>
</state>

<state id="143" st_id="144">

<operation id="1588" st_id="143" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:527 %sum_1_26 = dadd i64 %sum_1_25, i64 %mult_26

]]></Node>
<StgValue><ssdm name="sum_1_26"/></StgValue>
</operation>
</state>

<state id="144" st_id="145">

<operation id="1589" st_id="144" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:527 %sum_1_26 = dadd i64 %sum_1_25, i64 %mult_26

]]></Node>
<StgValue><ssdm name="sum_1_26"/></StgValue>
</operation>
</state>

<state id="145" st_id="146">

<operation id="1590" st_id="145" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:527 %sum_1_26 = dadd i64 %sum_1_25, i64 %mult_26

]]></Node>
<StgValue><ssdm name="sum_1_26"/></StgValue>
</operation>
</state>

<state id="146" st_id="147">

<operation id="1591" st_id="146" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:527 %sum_1_26 = dadd i64 %sum_1_25, i64 %mult_26

]]></Node>
<StgValue><ssdm name="sum_1_26"/></StgValue>
</operation>
</state>

<state id="147" st_id="148">

<operation id="1592" st_id="147" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:527 %sum_1_26 = dadd i64 %sum_1_25, i64 %mult_26

]]></Node>
<StgValue><ssdm name="sum_1_26"/></StgValue>
</operation>
</state>

<state id="148" st_id="149">

<operation id="1593" st_id="148" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:534 %sum_1_27 = dadd i64 %sum_1_26, i64 %mult_27

]]></Node>
<StgValue><ssdm name="sum_1_27"/></StgValue>
</operation>
</state>

<state id="149" st_id="150">

<operation id="1594" st_id="149" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:534 %sum_1_27 = dadd i64 %sum_1_26, i64 %mult_27

]]></Node>
<StgValue><ssdm name="sum_1_27"/></StgValue>
</operation>
</state>

<state id="150" st_id="151">

<operation id="1595" st_id="150" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:534 %sum_1_27 = dadd i64 %sum_1_26, i64 %mult_27

]]></Node>
<StgValue><ssdm name="sum_1_27"/></StgValue>
</operation>
</state>

<state id="151" st_id="152">

<operation id="1596" st_id="151" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:534 %sum_1_27 = dadd i64 %sum_1_26, i64 %mult_27

]]></Node>
<StgValue><ssdm name="sum_1_27"/></StgValue>
</operation>
</state>

<state id="152" st_id="153">

<operation id="1597" st_id="152" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:534 %sum_1_27 = dadd i64 %sum_1_26, i64 %mult_27

]]></Node>
<StgValue><ssdm name="sum_1_27"/></StgValue>
</operation>
</state>

<state id="153" st_id="154">

<operation id="1598" st_id="153" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:541 %sum_1_28 = dadd i64 %sum_1_27, i64 %mult_28

]]></Node>
<StgValue><ssdm name="sum_1_28"/></StgValue>
</operation>
</state>

<state id="154" st_id="155">

<operation id="1599" st_id="154" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:541 %sum_1_28 = dadd i64 %sum_1_27, i64 %mult_28

]]></Node>
<StgValue><ssdm name="sum_1_28"/></StgValue>
</operation>
</state>

<state id="155" st_id="156">

<operation id="1600" st_id="155" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:541 %sum_1_28 = dadd i64 %sum_1_27, i64 %mult_28

]]></Node>
<StgValue><ssdm name="sum_1_28"/></StgValue>
</operation>
</state>

<state id="156" st_id="157">

<operation id="1601" st_id="156" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:541 %sum_1_28 = dadd i64 %sum_1_27, i64 %mult_28

]]></Node>
<StgValue><ssdm name="sum_1_28"/></StgValue>
</operation>
</state>

<state id="157" st_id="158">

<operation id="1602" st_id="157" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:541 %sum_1_28 = dadd i64 %sum_1_27, i64 %mult_28

]]></Node>
<StgValue><ssdm name="sum_1_28"/></StgValue>
</operation>
</state>

<state id="158" st_id="159">

<operation id="1603" st_id="158" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:548 %sum_1_29 = dadd i64 %sum_1_28, i64 %mult_29

]]></Node>
<StgValue><ssdm name="sum_1_29"/></StgValue>
</operation>
</state>

<state id="159" st_id="160">

<operation id="1604" st_id="159" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:548 %sum_1_29 = dadd i64 %sum_1_28, i64 %mult_29

]]></Node>
<StgValue><ssdm name="sum_1_29"/></StgValue>
</operation>
</state>

<state id="160" st_id="161">

<operation id="1605" st_id="160" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:548 %sum_1_29 = dadd i64 %sum_1_28, i64 %mult_29

]]></Node>
<StgValue><ssdm name="sum_1_29"/></StgValue>
</operation>
</state>

<state id="161" st_id="162">

<operation id="1606" st_id="161" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:548 %sum_1_29 = dadd i64 %sum_1_28, i64 %mult_29

]]></Node>
<StgValue><ssdm name="sum_1_29"/></StgValue>
</operation>
</state>

<state id="162" st_id="163">

<operation id="1607" st_id="162" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:548 %sum_1_29 = dadd i64 %sum_1_28, i64 %mult_29

]]></Node>
<StgValue><ssdm name="sum_1_29"/></StgValue>
</operation>
</state>

<state id="163" st_id="164">

<operation id="1608" st_id="163" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:555 %sum_1_30 = dadd i64 %sum_1_29, i64 %mult_30

]]></Node>
<StgValue><ssdm name="sum_1_30"/></StgValue>
</operation>
</state>

<state id="164" st_id="165">

<operation id="1609" st_id="164" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:555 %sum_1_30 = dadd i64 %sum_1_29, i64 %mult_30

]]></Node>
<StgValue><ssdm name="sum_1_30"/></StgValue>
</operation>
</state>

<state id="165" st_id="166">

<operation id="1610" st_id="165" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:555 %sum_1_30 = dadd i64 %sum_1_29, i64 %mult_30

]]></Node>
<StgValue><ssdm name="sum_1_30"/></StgValue>
</operation>
</state>

<state id="166" st_id="167">

<operation id="1611" st_id="166" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:555 %sum_1_30 = dadd i64 %sum_1_29, i64 %mult_30

]]></Node>
<StgValue><ssdm name="sum_1_30"/></StgValue>
</operation>
</state>

<state id="167" st_id="168">

<operation id="1612" st_id="167" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:555 %sum_1_30 = dadd i64 %sum_1_29, i64 %mult_30

]]></Node>
<StgValue><ssdm name="sum_1_30"/></StgValue>
</operation>
</state>

<state id="168" st_id="169">

<operation id="1613" st_id="168" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:562 %sum_1_31 = dadd i64 %sum_1_30, i64 %mult_31

]]></Node>
<StgValue><ssdm name="sum_1_31"/></StgValue>
</operation>
</state>

<state id="169" st_id="170">

<operation id="1614" st_id="169" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:562 %sum_1_31 = dadd i64 %sum_1_30, i64 %mult_31

]]></Node>
<StgValue><ssdm name="sum_1_31"/></StgValue>
</operation>
</state>

<state id="170" st_id="171">

<operation id="1615" st_id="170" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:562 %sum_1_31 = dadd i64 %sum_1_30, i64 %mult_31

]]></Node>
<StgValue><ssdm name="sum_1_31"/></StgValue>
</operation>
</state>

<state id="171" st_id="172">

<operation id="1616" st_id="171" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:562 %sum_1_31 = dadd i64 %sum_1_30, i64 %mult_31

]]></Node>
<StgValue><ssdm name="sum_1_31"/></StgValue>
</operation>
</state>

<state id="172" st_id="173">

<operation id="1617" st_id="172" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:562 %sum_1_31 = dadd i64 %sum_1_30, i64 %mult_31

]]></Node>
<StgValue><ssdm name="sum_1_31"/></StgValue>
</operation>
</state>

<state id="173" st_id="174">

<operation id="1618" st_id="173" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:569 %sum_1_32 = dadd i64 %sum_1_31, i64 %mult_32

]]></Node>
<StgValue><ssdm name="sum_1_32"/></StgValue>
</operation>
</state>

<state id="174" st_id="175">

<operation id="1619" st_id="174" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:569 %sum_1_32 = dadd i64 %sum_1_31, i64 %mult_32

]]></Node>
<StgValue><ssdm name="sum_1_32"/></StgValue>
</operation>
</state>

<state id="175" st_id="176">

<operation id="1620" st_id="175" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:569 %sum_1_32 = dadd i64 %sum_1_31, i64 %mult_32

]]></Node>
<StgValue><ssdm name="sum_1_32"/></StgValue>
</operation>
</state>

<state id="176" st_id="177">

<operation id="1621" st_id="176" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:569 %sum_1_32 = dadd i64 %sum_1_31, i64 %mult_32

]]></Node>
<StgValue><ssdm name="sum_1_32"/></StgValue>
</operation>
</state>

<state id="177" st_id="178">

<operation id="1622" st_id="177" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:569 %sum_1_32 = dadd i64 %sum_1_31, i64 %mult_32

]]></Node>
<StgValue><ssdm name="sum_1_32"/></StgValue>
</operation>
</state>

<state id="178" st_id="179">

<operation id="1623" st_id="178" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:576 %sum_1_33 = dadd i64 %sum_1_32, i64 %mult_33

]]></Node>
<StgValue><ssdm name="sum_1_33"/></StgValue>
</operation>
</state>

<state id="179" st_id="180">

<operation id="1624" st_id="179" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:576 %sum_1_33 = dadd i64 %sum_1_32, i64 %mult_33

]]></Node>
<StgValue><ssdm name="sum_1_33"/></StgValue>
</operation>
</state>

<state id="180" st_id="181">

<operation id="1625" st_id="180" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:576 %sum_1_33 = dadd i64 %sum_1_32, i64 %mult_33

]]></Node>
<StgValue><ssdm name="sum_1_33"/></StgValue>
</operation>
</state>

<state id="181" st_id="182">

<operation id="1626" st_id="181" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:576 %sum_1_33 = dadd i64 %sum_1_32, i64 %mult_33

]]></Node>
<StgValue><ssdm name="sum_1_33"/></StgValue>
</operation>
</state>

<state id="182" st_id="183">

<operation id="1627" st_id="182" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:576 %sum_1_33 = dadd i64 %sum_1_32, i64 %mult_33

]]></Node>
<StgValue><ssdm name="sum_1_33"/></StgValue>
</operation>
</state>

<state id="183" st_id="184">

<operation id="1628" st_id="183" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:583 %sum_1_34 = dadd i64 %sum_1_33, i64 %mult_34

]]></Node>
<StgValue><ssdm name="sum_1_34"/></StgValue>
</operation>
</state>

<state id="184" st_id="185">

<operation id="1629" st_id="184" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:583 %sum_1_34 = dadd i64 %sum_1_33, i64 %mult_34

]]></Node>
<StgValue><ssdm name="sum_1_34"/></StgValue>
</operation>
</state>

<state id="185" st_id="186">

<operation id="1630" st_id="185" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:583 %sum_1_34 = dadd i64 %sum_1_33, i64 %mult_34

]]></Node>
<StgValue><ssdm name="sum_1_34"/></StgValue>
</operation>
</state>

<state id="186" st_id="187">

<operation id="1631" st_id="186" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:583 %sum_1_34 = dadd i64 %sum_1_33, i64 %mult_34

]]></Node>
<StgValue><ssdm name="sum_1_34"/></StgValue>
</operation>
</state>

<state id="187" st_id="188">

<operation id="1632" st_id="187" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:583 %sum_1_34 = dadd i64 %sum_1_33, i64 %mult_34

]]></Node>
<StgValue><ssdm name="sum_1_34"/></StgValue>
</operation>
</state>

<state id="188" st_id="189">

<operation id="1633" st_id="188" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:590 %sum_1_35 = dadd i64 %sum_1_34, i64 %mult_35

]]></Node>
<StgValue><ssdm name="sum_1_35"/></StgValue>
</operation>
</state>

<state id="189" st_id="190">

<operation id="1634" st_id="189" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:590 %sum_1_35 = dadd i64 %sum_1_34, i64 %mult_35

]]></Node>
<StgValue><ssdm name="sum_1_35"/></StgValue>
</operation>
</state>

<state id="190" st_id="191">

<operation id="1635" st_id="190" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:590 %sum_1_35 = dadd i64 %sum_1_34, i64 %mult_35

]]></Node>
<StgValue><ssdm name="sum_1_35"/></StgValue>
</operation>
</state>

<state id="191" st_id="192">

<operation id="1636" st_id="191" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:590 %sum_1_35 = dadd i64 %sum_1_34, i64 %mult_35

]]></Node>
<StgValue><ssdm name="sum_1_35"/></StgValue>
</operation>
</state>

<state id="192" st_id="193">

<operation id="1637" st_id="192" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:590 %sum_1_35 = dadd i64 %sum_1_34, i64 %mult_35

]]></Node>
<StgValue><ssdm name="sum_1_35"/></StgValue>
</operation>
</state>

<state id="193" st_id="194">

<operation id="1638" st_id="193" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:597 %sum_1_36 = dadd i64 %sum_1_35, i64 %mult_36

]]></Node>
<StgValue><ssdm name="sum_1_36"/></StgValue>
</operation>
</state>

<state id="194" st_id="195">

<operation id="1639" st_id="194" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:597 %sum_1_36 = dadd i64 %sum_1_35, i64 %mult_36

]]></Node>
<StgValue><ssdm name="sum_1_36"/></StgValue>
</operation>
</state>

<state id="195" st_id="196">

<operation id="1640" st_id="195" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:597 %sum_1_36 = dadd i64 %sum_1_35, i64 %mult_36

]]></Node>
<StgValue><ssdm name="sum_1_36"/></StgValue>
</operation>
</state>

<state id="196" st_id="197">

<operation id="1641" st_id="196" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:597 %sum_1_36 = dadd i64 %sum_1_35, i64 %mult_36

]]></Node>
<StgValue><ssdm name="sum_1_36"/></StgValue>
</operation>
</state>

<state id="197" st_id="198">

<operation id="1642" st_id="197" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:597 %sum_1_36 = dadd i64 %sum_1_35, i64 %mult_36

]]></Node>
<StgValue><ssdm name="sum_1_36"/></StgValue>
</operation>
</state>

<state id="198" st_id="199">

<operation id="1643" st_id="198" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:604 %sum_1_37 = dadd i64 %sum_1_36, i64 %mult_37

]]></Node>
<StgValue><ssdm name="sum_1_37"/></StgValue>
</operation>
</state>

<state id="199" st_id="200">

<operation id="1644" st_id="199" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:604 %sum_1_37 = dadd i64 %sum_1_36, i64 %mult_37

]]></Node>
<StgValue><ssdm name="sum_1_37"/></StgValue>
</operation>
</state>

<state id="200" st_id="201">

<operation id="1645" st_id="200" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:604 %sum_1_37 = dadd i64 %sum_1_36, i64 %mult_37

]]></Node>
<StgValue><ssdm name="sum_1_37"/></StgValue>
</operation>
</state>

<state id="201" st_id="202">

<operation id="1646" st_id="201" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:604 %sum_1_37 = dadd i64 %sum_1_36, i64 %mult_37

]]></Node>
<StgValue><ssdm name="sum_1_37"/></StgValue>
</operation>
</state>

<state id="202" st_id="203">

<operation id="1647" st_id="202" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:604 %sum_1_37 = dadd i64 %sum_1_36, i64 %mult_37

]]></Node>
<StgValue><ssdm name="sum_1_37"/></StgValue>
</operation>
</state>

<state id="203" st_id="204">

<operation id="1648" st_id="203" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:611 %sum_1_38 = dadd i64 %sum_1_37, i64 %mult_38

]]></Node>
<StgValue><ssdm name="sum_1_38"/></StgValue>
</operation>
</state>

<state id="204" st_id="205">

<operation id="1649" st_id="204" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:611 %sum_1_38 = dadd i64 %sum_1_37, i64 %mult_38

]]></Node>
<StgValue><ssdm name="sum_1_38"/></StgValue>
</operation>
</state>

<state id="205" st_id="206">

<operation id="1650" st_id="205" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:611 %sum_1_38 = dadd i64 %sum_1_37, i64 %mult_38

]]></Node>
<StgValue><ssdm name="sum_1_38"/></StgValue>
</operation>
</state>

<state id="206" st_id="207">

<operation id="1651" st_id="206" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:611 %sum_1_38 = dadd i64 %sum_1_37, i64 %mult_38

]]></Node>
<StgValue><ssdm name="sum_1_38"/></StgValue>
</operation>
</state>

<state id="207" st_id="208">

<operation id="1652" st_id="207" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:611 %sum_1_38 = dadd i64 %sum_1_37, i64 %mult_38

]]></Node>
<StgValue><ssdm name="sum_1_38"/></StgValue>
</operation>
</state>

<state id="208" st_id="209">

<operation id="1653" st_id="208" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:618 %sum_1_39 = dadd i64 %sum_1_38, i64 %mult_39

]]></Node>
<StgValue><ssdm name="sum_1_39"/></StgValue>
</operation>
</state>

<state id="209" st_id="210">

<operation id="1654" st_id="209" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:618 %sum_1_39 = dadd i64 %sum_1_38, i64 %mult_39

]]></Node>
<StgValue><ssdm name="sum_1_39"/></StgValue>
</operation>
</state>

<state id="210" st_id="211">

<operation id="1655" st_id="210" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:618 %sum_1_39 = dadd i64 %sum_1_38, i64 %mult_39

]]></Node>
<StgValue><ssdm name="sum_1_39"/></StgValue>
</operation>
</state>

<state id="211" st_id="212">

<operation id="1656" st_id="211" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:618 %sum_1_39 = dadd i64 %sum_1_38, i64 %mult_39

]]></Node>
<StgValue><ssdm name="sum_1_39"/></StgValue>
</operation>
</state>

<state id="212" st_id="213">

<operation id="1657" st_id="212" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:618 %sum_1_39 = dadd i64 %sum_1_38, i64 %mult_39

]]></Node>
<StgValue><ssdm name="sum_1_39"/></StgValue>
</operation>
</state>

<state id="213" st_id="214">

<operation id="1658" st_id="213" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:625 %sum_1_40 = dadd i64 %sum_1_39, i64 %mult_40

]]></Node>
<StgValue><ssdm name="sum_1_40"/></StgValue>
</operation>
</state>

<state id="214" st_id="215">

<operation id="1659" st_id="214" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:625 %sum_1_40 = dadd i64 %sum_1_39, i64 %mult_40

]]></Node>
<StgValue><ssdm name="sum_1_40"/></StgValue>
</operation>
</state>

<state id="215" st_id="216">

<operation id="1660" st_id="215" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:625 %sum_1_40 = dadd i64 %sum_1_39, i64 %mult_40

]]></Node>
<StgValue><ssdm name="sum_1_40"/></StgValue>
</operation>
</state>

<state id="216" st_id="217">

<operation id="1661" st_id="216" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:625 %sum_1_40 = dadd i64 %sum_1_39, i64 %mult_40

]]></Node>
<StgValue><ssdm name="sum_1_40"/></StgValue>
</operation>
</state>

<state id="217" st_id="218">

<operation id="1662" st_id="217" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:625 %sum_1_40 = dadd i64 %sum_1_39, i64 %mult_40

]]></Node>
<StgValue><ssdm name="sum_1_40"/></StgValue>
</operation>
</state>

<state id="218" st_id="219">

<operation id="1663" st_id="218" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:632 %sum_1_41 = dadd i64 %sum_1_40, i64 %mult_41

]]></Node>
<StgValue><ssdm name="sum_1_41"/></StgValue>
</operation>
</state>

<state id="219" st_id="220">

<operation id="1664" st_id="219" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:632 %sum_1_41 = dadd i64 %sum_1_40, i64 %mult_41

]]></Node>
<StgValue><ssdm name="sum_1_41"/></StgValue>
</operation>
</state>

<state id="220" st_id="221">

<operation id="1665" st_id="220" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:632 %sum_1_41 = dadd i64 %sum_1_40, i64 %mult_41

]]></Node>
<StgValue><ssdm name="sum_1_41"/></StgValue>
</operation>
</state>

<state id="221" st_id="222">

<operation id="1666" st_id="221" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:632 %sum_1_41 = dadd i64 %sum_1_40, i64 %mult_41

]]></Node>
<StgValue><ssdm name="sum_1_41"/></StgValue>
</operation>
</state>

<state id="222" st_id="223">

<operation id="1667" st_id="222" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:632 %sum_1_41 = dadd i64 %sum_1_40, i64 %mult_41

]]></Node>
<StgValue><ssdm name="sum_1_41"/></StgValue>
</operation>
</state>

<state id="223" st_id="224">

<operation id="1668" st_id="223" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:639 %sum_1_42 = dadd i64 %sum_1_41, i64 %mult_42

]]></Node>
<StgValue><ssdm name="sum_1_42"/></StgValue>
</operation>
</state>

<state id="224" st_id="225">

<operation id="1669" st_id="224" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:639 %sum_1_42 = dadd i64 %sum_1_41, i64 %mult_42

]]></Node>
<StgValue><ssdm name="sum_1_42"/></StgValue>
</operation>
</state>

<state id="225" st_id="226">

<operation id="1670" st_id="225" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:639 %sum_1_42 = dadd i64 %sum_1_41, i64 %mult_42

]]></Node>
<StgValue><ssdm name="sum_1_42"/></StgValue>
</operation>
</state>

<state id="226" st_id="227">

<operation id="1671" st_id="226" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:639 %sum_1_42 = dadd i64 %sum_1_41, i64 %mult_42

]]></Node>
<StgValue><ssdm name="sum_1_42"/></StgValue>
</operation>
</state>

<state id="227" st_id="228">

<operation id="1672" st_id="227" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:639 %sum_1_42 = dadd i64 %sum_1_41, i64 %mult_42

]]></Node>
<StgValue><ssdm name="sum_1_42"/></StgValue>
</operation>
</state>

<state id="228" st_id="229">

<operation id="1673" st_id="228" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:646 %sum_1_43 = dadd i64 %sum_1_42, i64 %mult_43

]]></Node>
<StgValue><ssdm name="sum_1_43"/></StgValue>
</operation>
</state>

<state id="229" st_id="230">

<operation id="1674" st_id="229" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:646 %sum_1_43 = dadd i64 %sum_1_42, i64 %mult_43

]]></Node>
<StgValue><ssdm name="sum_1_43"/></StgValue>
</operation>
</state>

<state id="230" st_id="231">

<operation id="1675" st_id="230" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:646 %sum_1_43 = dadd i64 %sum_1_42, i64 %mult_43

]]></Node>
<StgValue><ssdm name="sum_1_43"/></StgValue>
</operation>
</state>

<state id="231" st_id="232">

<operation id="1676" st_id="231" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:646 %sum_1_43 = dadd i64 %sum_1_42, i64 %mult_43

]]></Node>
<StgValue><ssdm name="sum_1_43"/></StgValue>
</operation>
</state>

<state id="232" st_id="233">

<operation id="1677" st_id="232" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:646 %sum_1_43 = dadd i64 %sum_1_42, i64 %mult_43

]]></Node>
<StgValue><ssdm name="sum_1_43"/></StgValue>
</operation>
</state>

<state id="233" st_id="234">

<operation id="1678" st_id="233" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:653 %sum_1_44 = dadd i64 %sum_1_43, i64 %mult_44

]]></Node>
<StgValue><ssdm name="sum_1_44"/></StgValue>
</operation>
</state>

<state id="234" st_id="235">

<operation id="1679" st_id="234" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:653 %sum_1_44 = dadd i64 %sum_1_43, i64 %mult_44

]]></Node>
<StgValue><ssdm name="sum_1_44"/></StgValue>
</operation>
</state>

<state id="235" st_id="236">

<operation id="1680" st_id="235" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:653 %sum_1_44 = dadd i64 %sum_1_43, i64 %mult_44

]]></Node>
<StgValue><ssdm name="sum_1_44"/></StgValue>
</operation>
</state>

<state id="236" st_id="237">

<operation id="1681" st_id="236" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:653 %sum_1_44 = dadd i64 %sum_1_43, i64 %mult_44

]]></Node>
<StgValue><ssdm name="sum_1_44"/></StgValue>
</operation>
</state>

<state id="237" st_id="238">

<operation id="1682" st_id="237" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:653 %sum_1_44 = dadd i64 %sum_1_43, i64 %mult_44

]]></Node>
<StgValue><ssdm name="sum_1_44"/></StgValue>
</operation>
</state>

<state id="238" st_id="239">

<operation id="1683" st_id="238" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:660 %sum_1_45 = dadd i64 %sum_1_44, i64 %mult_45

]]></Node>
<StgValue><ssdm name="sum_1_45"/></StgValue>
</operation>
</state>

<state id="239" st_id="240">

<operation id="1684" st_id="239" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:660 %sum_1_45 = dadd i64 %sum_1_44, i64 %mult_45

]]></Node>
<StgValue><ssdm name="sum_1_45"/></StgValue>
</operation>
</state>

<state id="240" st_id="241">

<operation id="1685" st_id="240" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:660 %sum_1_45 = dadd i64 %sum_1_44, i64 %mult_45

]]></Node>
<StgValue><ssdm name="sum_1_45"/></StgValue>
</operation>
</state>

<state id="241" st_id="242">

<operation id="1686" st_id="241" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:660 %sum_1_45 = dadd i64 %sum_1_44, i64 %mult_45

]]></Node>
<StgValue><ssdm name="sum_1_45"/></StgValue>
</operation>
</state>

<state id="242" st_id="243">

<operation id="1687" st_id="242" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:660 %sum_1_45 = dadd i64 %sum_1_44, i64 %mult_45

]]></Node>
<StgValue><ssdm name="sum_1_45"/></StgValue>
</operation>
</state>

<state id="243" st_id="244">

<operation id="1688" st_id="243" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:667 %sum_1_46 = dadd i64 %sum_1_45, i64 %mult_46

]]></Node>
<StgValue><ssdm name="sum_1_46"/></StgValue>
</operation>
</state>

<state id="244" st_id="245">

<operation id="1689" st_id="244" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:667 %sum_1_46 = dadd i64 %sum_1_45, i64 %mult_46

]]></Node>
<StgValue><ssdm name="sum_1_46"/></StgValue>
</operation>
</state>

<state id="245" st_id="246">

<operation id="1690" st_id="245" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:667 %sum_1_46 = dadd i64 %sum_1_45, i64 %mult_46

]]></Node>
<StgValue><ssdm name="sum_1_46"/></StgValue>
</operation>
</state>

<state id="246" st_id="247">

<operation id="1691" st_id="246" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:667 %sum_1_46 = dadd i64 %sum_1_45, i64 %mult_46

]]></Node>
<StgValue><ssdm name="sum_1_46"/></StgValue>
</operation>
</state>

<state id="247" st_id="248">

<operation id="1692" st_id="247" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:667 %sum_1_46 = dadd i64 %sum_1_45, i64 %mult_46

]]></Node>
<StgValue><ssdm name="sum_1_46"/></StgValue>
</operation>
</state>

<state id="248" st_id="249">

<operation id="1693" st_id="248" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:674 %sum_1_47 = dadd i64 %sum_1_46, i64 %mult_47

]]></Node>
<StgValue><ssdm name="sum_1_47"/></StgValue>
</operation>
</state>

<state id="249" st_id="250">

<operation id="1694" st_id="249" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:674 %sum_1_47 = dadd i64 %sum_1_46, i64 %mult_47

]]></Node>
<StgValue><ssdm name="sum_1_47"/></StgValue>
</operation>
</state>

<state id="250" st_id="251">

<operation id="1695" st_id="250" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:674 %sum_1_47 = dadd i64 %sum_1_46, i64 %mult_47

]]></Node>
<StgValue><ssdm name="sum_1_47"/></StgValue>
</operation>
</state>

<state id="251" st_id="252">

<operation id="1696" st_id="251" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:674 %sum_1_47 = dadd i64 %sum_1_46, i64 %mult_47

]]></Node>
<StgValue><ssdm name="sum_1_47"/></StgValue>
</operation>
</state>

<state id="252" st_id="253">

<operation id="1697" st_id="252" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:674 %sum_1_47 = dadd i64 %sum_1_46, i64 %mult_47

]]></Node>
<StgValue><ssdm name="sum_1_47"/></StgValue>
</operation>
</state>

<state id="253" st_id="254">

<operation id="1698" st_id="253" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:681 %sum_1_48 = dadd i64 %sum_1_47, i64 %mult_48

]]></Node>
<StgValue><ssdm name="sum_1_48"/></StgValue>
</operation>
</state>

<state id="254" st_id="255">

<operation id="1699" st_id="254" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:681 %sum_1_48 = dadd i64 %sum_1_47, i64 %mult_48

]]></Node>
<StgValue><ssdm name="sum_1_48"/></StgValue>
</operation>
</state>

<state id="255" st_id="256">

<operation id="1700" st_id="255" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:681 %sum_1_48 = dadd i64 %sum_1_47, i64 %mult_48

]]></Node>
<StgValue><ssdm name="sum_1_48"/></StgValue>
</operation>
</state>

<state id="256" st_id="257">

<operation id="1701" st_id="256" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:681 %sum_1_48 = dadd i64 %sum_1_47, i64 %mult_48

]]></Node>
<StgValue><ssdm name="sum_1_48"/></StgValue>
</operation>
</state>

<state id="257" st_id="258">

<operation id="1702" st_id="257" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:681 %sum_1_48 = dadd i64 %sum_1_47, i64 %mult_48

]]></Node>
<StgValue><ssdm name="sum_1_48"/></StgValue>
</operation>
</state>

<state id="258" st_id="259">

<operation id="1703" st_id="258" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:688 %sum_1_49 = dadd i64 %sum_1_48, i64 %mult_49

]]></Node>
<StgValue><ssdm name="sum_1_49"/></StgValue>
</operation>
</state>

<state id="259" st_id="260">

<operation id="1704" st_id="259" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:688 %sum_1_49 = dadd i64 %sum_1_48, i64 %mult_49

]]></Node>
<StgValue><ssdm name="sum_1_49"/></StgValue>
</operation>
</state>

<state id="260" st_id="261">

<operation id="1705" st_id="260" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:688 %sum_1_49 = dadd i64 %sum_1_48, i64 %mult_49

]]></Node>
<StgValue><ssdm name="sum_1_49"/></StgValue>
</operation>
</state>

<state id="261" st_id="262">

<operation id="1706" st_id="261" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:688 %sum_1_49 = dadd i64 %sum_1_48, i64 %mult_49

]]></Node>
<StgValue><ssdm name="sum_1_49"/></StgValue>
</operation>
</state>

<state id="262" st_id="263">

<operation id="1707" st_id="262" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:688 %sum_1_49 = dadd i64 %sum_1_48, i64 %mult_49

]]></Node>
<StgValue><ssdm name="sum_1_49"/></StgValue>
</operation>
</state>

<state id="263" st_id="264">

<operation id="1708" st_id="263" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:695 %sum_1_50 = dadd i64 %sum_1_49, i64 %mult_50

]]></Node>
<StgValue><ssdm name="sum_1_50"/></StgValue>
</operation>
</state>

<state id="264" st_id="265">

<operation id="1709" st_id="264" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:695 %sum_1_50 = dadd i64 %sum_1_49, i64 %mult_50

]]></Node>
<StgValue><ssdm name="sum_1_50"/></StgValue>
</operation>
</state>

<state id="265" st_id="266">

<operation id="1710" st_id="265" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:695 %sum_1_50 = dadd i64 %sum_1_49, i64 %mult_50

]]></Node>
<StgValue><ssdm name="sum_1_50"/></StgValue>
</operation>
</state>

<state id="266" st_id="267">

<operation id="1711" st_id="266" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:695 %sum_1_50 = dadd i64 %sum_1_49, i64 %mult_50

]]></Node>
<StgValue><ssdm name="sum_1_50"/></StgValue>
</operation>
</state>

<state id="267" st_id="268">

<operation id="1712" st_id="267" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:695 %sum_1_50 = dadd i64 %sum_1_49, i64 %mult_50

]]></Node>
<StgValue><ssdm name="sum_1_50"/></StgValue>
</operation>
</state>

<state id="268" st_id="269">

<operation id="1713" st_id="268" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:702 %sum_1_51 = dadd i64 %sum_1_50, i64 %mult_51

]]></Node>
<StgValue><ssdm name="sum_1_51"/></StgValue>
</operation>
</state>

<state id="269" st_id="270">

<operation id="1714" st_id="269" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:702 %sum_1_51 = dadd i64 %sum_1_50, i64 %mult_51

]]></Node>
<StgValue><ssdm name="sum_1_51"/></StgValue>
</operation>
</state>

<state id="270" st_id="271">

<operation id="1715" st_id="270" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:702 %sum_1_51 = dadd i64 %sum_1_50, i64 %mult_51

]]></Node>
<StgValue><ssdm name="sum_1_51"/></StgValue>
</operation>
</state>

<state id="271" st_id="272">

<operation id="1716" st_id="271" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:702 %sum_1_51 = dadd i64 %sum_1_50, i64 %mult_51

]]></Node>
<StgValue><ssdm name="sum_1_51"/></StgValue>
</operation>
</state>

<state id="272" st_id="273">

<operation id="1717" st_id="272" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:702 %sum_1_51 = dadd i64 %sum_1_50, i64 %mult_51

]]></Node>
<StgValue><ssdm name="sum_1_51"/></StgValue>
</operation>
</state>

<state id="273" st_id="274">

<operation id="1718" st_id="273" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:709 %sum_1_52 = dadd i64 %sum_1_51, i64 %mult_52

]]></Node>
<StgValue><ssdm name="sum_1_52"/></StgValue>
</operation>
</state>

<state id="274" st_id="275">

<operation id="1719" st_id="274" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:709 %sum_1_52 = dadd i64 %sum_1_51, i64 %mult_52

]]></Node>
<StgValue><ssdm name="sum_1_52"/></StgValue>
</operation>
</state>

<state id="275" st_id="276">

<operation id="1720" st_id="275" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:709 %sum_1_52 = dadd i64 %sum_1_51, i64 %mult_52

]]></Node>
<StgValue><ssdm name="sum_1_52"/></StgValue>
</operation>
</state>

<state id="276" st_id="277">

<operation id="1721" st_id="276" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:709 %sum_1_52 = dadd i64 %sum_1_51, i64 %mult_52

]]></Node>
<StgValue><ssdm name="sum_1_52"/></StgValue>
</operation>
</state>

<state id="277" st_id="278">

<operation id="1722" st_id="277" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:709 %sum_1_52 = dadd i64 %sum_1_51, i64 %mult_52

]]></Node>
<StgValue><ssdm name="sum_1_52"/></StgValue>
</operation>
</state>

<state id="278" st_id="279">

<operation id="1723" st_id="278" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:716 %sum_1_53 = dadd i64 %sum_1_52, i64 %mult_53

]]></Node>
<StgValue><ssdm name="sum_1_53"/></StgValue>
</operation>
</state>

<state id="279" st_id="280">

<operation id="1724" st_id="279" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:716 %sum_1_53 = dadd i64 %sum_1_52, i64 %mult_53

]]></Node>
<StgValue><ssdm name="sum_1_53"/></StgValue>
</operation>
</state>

<state id="280" st_id="281">

<operation id="1725" st_id="280" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:716 %sum_1_53 = dadd i64 %sum_1_52, i64 %mult_53

]]></Node>
<StgValue><ssdm name="sum_1_53"/></StgValue>
</operation>
</state>

<state id="281" st_id="282">

<operation id="1726" st_id="281" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:716 %sum_1_53 = dadd i64 %sum_1_52, i64 %mult_53

]]></Node>
<StgValue><ssdm name="sum_1_53"/></StgValue>
</operation>
</state>

<state id="282" st_id="283">

<operation id="1727" st_id="282" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:716 %sum_1_53 = dadd i64 %sum_1_52, i64 %mult_53

]]></Node>
<StgValue><ssdm name="sum_1_53"/></StgValue>
</operation>
</state>

<state id="283" st_id="284">

<operation id="1728" st_id="283" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:723 %sum_1_54 = dadd i64 %sum_1_53, i64 %mult_54

]]></Node>
<StgValue><ssdm name="sum_1_54"/></StgValue>
</operation>
</state>

<state id="284" st_id="285">

<operation id="1729" st_id="284" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:723 %sum_1_54 = dadd i64 %sum_1_53, i64 %mult_54

]]></Node>
<StgValue><ssdm name="sum_1_54"/></StgValue>
</operation>
</state>

<state id="285" st_id="286">

<operation id="1730" st_id="285" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:723 %sum_1_54 = dadd i64 %sum_1_53, i64 %mult_54

]]></Node>
<StgValue><ssdm name="sum_1_54"/></StgValue>
</operation>
</state>

<state id="286" st_id="287">

<operation id="1731" st_id="286" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:723 %sum_1_54 = dadd i64 %sum_1_53, i64 %mult_54

]]></Node>
<StgValue><ssdm name="sum_1_54"/></StgValue>
</operation>
</state>

<state id="287" st_id="288">

<operation id="1732" st_id="287" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:723 %sum_1_54 = dadd i64 %sum_1_53, i64 %mult_54

]]></Node>
<StgValue><ssdm name="sum_1_54"/></StgValue>
</operation>
</state>

<state id="288" st_id="289">

<operation id="1733" st_id="288" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:730 %sum_1_55 = dadd i64 %sum_1_54, i64 %mult_55

]]></Node>
<StgValue><ssdm name="sum_1_55"/></StgValue>
</operation>
</state>

<state id="289" st_id="290">

<operation id="1734" st_id="289" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:730 %sum_1_55 = dadd i64 %sum_1_54, i64 %mult_55

]]></Node>
<StgValue><ssdm name="sum_1_55"/></StgValue>
</operation>
</state>

<state id="290" st_id="291">

<operation id="1735" st_id="290" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:730 %sum_1_55 = dadd i64 %sum_1_54, i64 %mult_55

]]></Node>
<StgValue><ssdm name="sum_1_55"/></StgValue>
</operation>
</state>

<state id="291" st_id="292">

<operation id="1736" st_id="291" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:730 %sum_1_55 = dadd i64 %sum_1_54, i64 %mult_55

]]></Node>
<StgValue><ssdm name="sum_1_55"/></StgValue>
</operation>
</state>

<state id="292" st_id="293">

<operation id="1737" st_id="292" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:730 %sum_1_55 = dadd i64 %sum_1_54, i64 %mult_55

]]></Node>
<StgValue><ssdm name="sum_1_55"/></StgValue>
</operation>
</state>

<state id="293" st_id="294">

<operation id="1738" st_id="293" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:737 %sum_1_56 = dadd i64 %sum_1_55, i64 %mult_56

]]></Node>
<StgValue><ssdm name="sum_1_56"/></StgValue>
</operation>
</state>

<state id="294" st_id="295">

<operation id="1739" st_id="294" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:737 %sum_1_56 = dadd i64 %sum_1_55, i64 %mult_56

]]></Node>
<StgValue><ssdm name="sum_1_56"/></StgValue>
</operation>
</state>

<state id="295" st_id="296">

<operation id="1740" st_id="295" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:737 %sum_1_56 = dadd i64 %sum_1_55, i64 %mult_56

]]></Node>
<StgValue><ssdm name="sum_1_56"/></StgValue>
</operation>
</state>

<state id="296" st_id="297">

<operation id="1741" st_id="296" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:737 %sum_1_56 = dadd i64 %sum_1_55, i64 %mult_56

]]></Node>
<StgValue><ssdm name="sum_1_56"/></StgValue>
</operation>

<operation id="1783" st_id="296" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="0">
<![CDATA[
for.end21:0 %ret_ln20 = ret

]]></Node>
<StgValue><ssdm name="ret_ln20"/></StgValue>
</operation>
</state>

<state id="297" st_id="298">

<operation id="1742" st_id="297" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:737 %sum_1_56 = dadd i64 %sum_1_55, i64 %mult_56

]]></Node>
<StgValue><ssdm name="sum_1_56"/></StgValue>
</operation>
</state>

<state id="298" st_id="299">

<operation id="1743" st_id="298" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:744 %sum_1_57 = dadd i64 %sum_1_56, i64 %mult_57

]]></Node>
<StgValue><ssdm name="sum_1_57"/></StgValue>
</operation>
</state>

<state id="299" st_id="300">

<operation id="1744" st_id="299" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:744 %sum_1_57 = dadd i64 %sum_1_56, i64 %mult_57

]]></Node>
<StgValue><ssdm name="sum_1_57"/></StgValue>
</operation>
</state>

<state id="300" st_id="301">

<operation id="1745" st_id="300" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:744 %sum_1_57 = dadd i64 %sum_1_56, i64 %mult_57

]]></Node>
<StgValue><ssdm name="sum_1_57"/></StgValue>
</operation>
</state>

<state id="301" st_id="302">

<operation id="1746" st_id="301" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:744 %sum_1_57 = dadd i64 %sum_1_56, i64 %mult_57

]]></Node>
<StgValue><ssdm name="sum_1_57"/></StgValue>
</operation>
</state>

<state id="302" st_id="303">

<operation id="1747" st_id="302" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:744 %sum_1_57 = dadd i64 %sum_1_56, i64 %mult_57

]]></Node>
<StgValue><ssdm name="sum_1_57"/></StgValue>
</operation>
</state>

<state id="303" st_id="304">

<operation id="1748" st_id="303" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:751 %sum_1_58 = dadd i64 %sum_1_57, i64 %mult_58

]]></Node>
<StgValue><ssdm name="sum_1_58"/></StgValue>
</operation>
</state>

<state id="304" st_id="305">

<operation id="1749" st_id="304" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:751 %sum_1_58 = dadd i64 %sum_1_57, i64 %mult_58

]]></Node>
<StgValue><ssdm name="sum_1_58"/></StgValue>
</operation>
</state>

<state id="305" st_id="306">

<operation id="1750" st_id="305" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:751 %sum_1_58 = dadd i64 %sum_1_57, i64 %mult_58

]]></Node>
<StgValue><ssdm name="sum_1_58"/></StgValue>
</operation>
</state>

<state id="306" st_id="307">

<operation id="1751" st_id="306" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:751 %sum_1_58 = dadd i64 %sum_1_57, i64 %mult_58

]]></Node>
<StgValue><ssdm name="sum_1_58"/></StgValue>
</operation>
</state>

<state id="307" st_id="308">

<operation id="1752" st_id="307" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:751 %sum_1_58 = dadd i64 %sum_1_57, i64 %mult_58

]]></Node>
<StgValue><ssdm name="sum_1_58"/></StgValue>
</operation>
</state>

<state id="308" st_id="309">

<operation id="1753" st_id="308" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:758 %sum_1_59 = dadd i64 %sum_1_58, i64 %mult_59

]]></Node>
<StgValue><ssdm name="sum_1_59"/></StgValue>
</operation>
</state>

<state id="309" st_id="310">

<operation id="1754" st_id="309" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:758 %sum_1_59 = dadd i64 %sum_1_58, i64 %mult_59

]]></Node>
<StgValue><ssdm name="sum_1_59"/></StgValue>
</operation>
</state>

<state id="310" st_id="311">

<operation id="1755" st_id="310" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:758 %sum_1_59 = dadd i64 %sum_1_58, i64 %mult_59

]]></Node>
<StgValue><ssdm name="sum_1_59"/></StgValue>
</operation>
</state>

<state id="311" st_id="312">

<operation id="1756" st_id="311" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:758 %sum_1_59 = dadd i64 %sum_1_58, i64 %mult_59

]]></Node>
<StgValue><ssdm name="sum_1_59"/></StgValue>
</operation>
</state>

<state id="312" st_id="313">

<operation id="1757" st_id="312" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:758 %sum_1_59 = dadd i64 %sum_1_58, i64 %mult_59

]]></Node>
<StgValue><ssdm name="sum_1_59"/></StgValue>
</operation>
</state>

<state id="313" st_id="314">

<operation id="1758" st_id="313" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:765 %sum_1_60 = dadd i64 %sum_1_59, i64 %mult_60

]]></Node>
<StgValue><ssdm name="sum_1_60"/></StgValue>
</operation>
</state>

<state id="314" st_id="315">

<operation id="1759" st_id="314" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:765 %sum_1_60 = dadd i64 %sum_1_59, i64 %mult_60

]]></Node>
<StgValue><ssdm name="sum_1_60"/></StgValue>
</operation>
</state>

<state id="315" st_id="316">

<operation id="1760" st_id="315" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:765 %sum_1_60 = dadd i64 %sum_1_59, i64 %mult_60

]]></Node>
<StgValue><ssdm name="sum_1_60"/></StgValue>
</operation>
</state>

<state id="316" st_id="317">

<operation id="1761" st_id="316" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:765 %sum_1_60 = dadd i64 %sum_1_59, i64 %mult_60

]]></Node>
<StgValue><ssdm name="sum_1_60"/></StgValue>
</operation>
</state>

<state id="317" st_id="318">

<operation id="1762" st_id="317" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:765 %sum_1_60 = dadd i64 %sum_1_59, i64 %mult_60

]]></Node>
<StgValue><ssdm name="sum_1_60"/></StgValue>
</operation>
</state>

<state id="318" st_id="319">

<operation id="1763" st_id="318" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:772 %sum_1_61 = dadd i64 %sum_1_60, i64 %mult_61

]]></Node>
<StgValue><ssdm name="sum_1_61"/></StgValue>
</operation>
</state>

<state id="319" st_id="320">

<operation id="1764" st_id="319" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:772 %sum_1_61 = dadd i64 %sum_1_60, i64 %mult_61

]]></Node>
<StgValue><ssdm name="sum_1_61"/></StgValue>
</operation>
</state>

<state id="320" st_id="321">

<operation id="1765" st_id="320" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:772 %sum_1_61 = dadd i64 %sum_1_60, i64 %mult_61

]]></Node>
<StgValue><ssdm name="sum_1_61"/></StgValue>
</operation>
</state>

<state id="321" st_id="322">

<operation id="1766" st_id="321" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:772 %sum_1_61 = dadd i64 %sum_1_60, i64 %mult_61

]]></Node>
<StgValue><ssdm name="sum_1_61"/></StgValue>
</operation>
</state>

<state id="322" st_id="323">

<operation id="1767" st_id="322" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:772 %sum_1_61 = dadd i64 %sum_1_60, i64 %mult_61

]]></Node>
<StgValue><ssdm name="sum_1_61"/></StgValue>
</operation>
</state>

<state id="323" st_id="324">

<operation id="1768" st_id="323" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:779 %sum_1_62 = dadd i64 %sum_1_61, i64 %mult_62

]]></Node>
<StgValue><ssdm name="sum_1_62"/></StgValue>
</operation>
</state>

<state id="324" st_id="325">

<operation id="1769" st_id="324" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:779 %sum_1_62 = dadd i64 %sum_1_61, i64 %mult_62

]]></Node>
<StgValue><ssdm name="sum_1_62"/></StgValue>
</operation>
</state>

<state id="325" st_id="326">

<operation id="1770" st_id="325" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:779 %sum_1_62 = dadd i64 %sum_1_61, i64 %mult_62

]]></Node>
<StgValue><ssdm name="sum_1_62"/></StgValue>
</operation>
</state>

<state id="326" st_id="327">

<operation id="1771" st_id="326" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:779 %sum_1_62 = dadd i64 %sum_1_61, i64 %mult_62

]]></Node>
<StgValue><ssdm name="sum_1_62"/></StgValue>
</operation>
</state>

<state id="327" st_id="328">

<operation id="1772" st_id="327" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19:779 %sum_1_62 = dadd i64 %sum_1_61, i64 %mult_62

]]></Node>
<StgValue><ssdm name="sum_1_62"/></StgValue>
</operation>
</state>

<state id="328" st_id="329">

<operation id="1773" st_id="328" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc19:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @outer_middle_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="1774" st_id="328" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc19:2 %empty_6 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096

]]></Node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="1775" st_id="328" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc19:329 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="1776" st_id="328" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc19:331 %specloopname_ln11 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln11"/></StgValue>
</operation>

<operation id="1777" st_id="328" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc19:780 %add_ln = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %select_ln4_1, i6 %trunc_ln14

]]></Node>
<StgValue><ssdm name="add_ln"/></StgValue>
</operation>

<operation id="1778" st_id="328" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="64" op_0_bw="64">
<![CDATA[
for.inc19:781 %bitcast_ln17 = bitcast i64 %sum_1_62

]]></Node>
<StgValue><ssdm name="bitcast_ln17"/></StgValue>
</operation>

<operation id="1779" st_id="328" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="64" op_0_bw="12">
<![CDATA[
for.inc19:782 %zext_ln17 = zext i12 %add_ln

]]></Node>
<StgValue><ssdm name="zext_ln17"/></StgValue>
</operation>

<operation id="1780" st_id="328" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19:783 %prod_addr = getelementptr i64 %prod, i64 0, i64 %zext_ln17

]]></Node>
<StgValue><ssdm name="prod_addr"/></StgValue>
</operation>

<operation id="1781" st_id="328" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
for.inc19:784 %store_ln17 = store i64 %bitcast_ln17, i12 %prod_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="1782" st_id="328" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="0" op_0_bw="0">
<![CDATA[
for.inc19:789 %br_ln9 = br void %inner

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
