Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Thu Jun 06 11:46:19 2024
| Host         : Stefi running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file ALU_System_control_sets_placed.rpt
| Design       : ALU_System
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    37 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            2 |
| No           | No                    | Yes                    |              77 |           29 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              36 |           18 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------+-----------------------------+------------------+------------------+----------------+
|           Clock Signal          |        Enable Signal        | Set/Reset Signal | Slice Load Count | Bel Load Count |
+---------------------------------+-----------------------------+------------------+------------------+----------------+
|  alu_inst/underflow_reg_i_2_n_0 |                             |                  |                1 |              1 |
|  alu_inst/overflow_reg_i_2_n_0  |                             |                  |                1 |              1 |
|  clock_100Mhz_IBUF_BUFG         | ALU_Sel_internal[1]_i_1_n_0 | reset_IBUF       |                1 |              2 |
|  clock_100Mhz_IBUF_BUFG         | A_temp[8]_i_1_n_0           | reset_IBUF       |                5 |              9 |
|  clock_100Mhz_IBUF_BUFG         | B_temp[8]_i_1_n_0           | reset_IBUF       |                5 |              9 |
|  clock_100Mhz_IBUF_BUFG         | ssd_inst/one_second_enable  | reset_IBUF       |                7 |             16 |
|  clock_100Mhz_IBUF_BUFG         |                             | reset_IBUF       |               29 |             77 |
+---------------------------------+-----------------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     2 |
| 2      |                     1 |
| 9      |                     2 |
| 16+    |                     2 |
+--------+-----------------------+


