
Node2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000000f0  00800200  00002026  000020ba  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00002026  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000012  008002f0  008002f0  000021aa  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  000021aa  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000288  00000000  00000000  00002206  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   0000216f  00000000  00000000  0000248e  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000dc4  00000000  00000000  000045fd  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   000016b1  00000000  00000000  000053c1  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000005f4  00000000  00000000  00006a74  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    0000079c  00000000  00000000  00007068  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    000011db  00000000  00000000  00007804  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000001d8  00000000  00000000  000089df  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	f2 c0       	rjmp	.+484    	; 0x1e6 <__ctors_end>
       2:	00 00       	nop
       4:	10 c1       	rjmp	.+544    	; 0x226 <__bad_interrupt>
       6:	00 00       	nop
       8:	0e c1       	rjmp	.+540    	; 0x226 <__bad_interrupt>
       a:	00 00       	nop
       c:	07 c6       	rjmp	.+3086   	; 0xc1c <__vector_3>
       e:	00 00       	nop
      10:	2e c6       	rjmp	.+3164   	; 0xc6e <__vector_4>
      12:	00 00       	nop
      14:	08 c1       	rjmp	.+528    	; 0x226 <__bad_interrupt>
      16:	00 00       	nop
      18:	06 c1       	rjmp	.+524    	; 0x226 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	04 c1       	rjmp	.+520    	; 0x226 <__bad_interrupt>
      1e:	00 00       	nop
      20:	02 c1       	rjmp	.+516    	; 0x226 <__bad_interrupt>
      22:	00 00       	nop
      24:	00 c1       	rjmp	.+512    	; 0x226 <__bad_interrupt>
      26:	00 00       	nop
      28:	fe c0       	rjmp	.+508    	; 0x226 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	fc c0       	rjmp	.+504    	; 0x226 <__bad_interrupt>
      2e:	00 00       	nop
      30:	fa c0       	rjmp	.+500    	; 0x226 <__bad_interrupt>
      32:	00 00       	nop
      34:	f8 c0       	rjmp	.+496    	; 0x226 <__bad_interrupt>
      36:	00 00       	nop
      38:	f6 c0       	rjmp	.+492    	; 0x226 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	f4 c0       	rjmp	.+488    	; 0x226 <__bad_interrupt>
      3e:	00 00       	nop
      40:	f2 c0       	rjmp	.+484    	; 0x226 <__bad_interrupt>
      42:	00 00       	nop
      44:	f0 c0       	rjmp	.+480    	; 0x226 <__bad_interrupt>
      46:	00 00       	nop
      48:	ee c0       	rjmp	.+476    	; 0x226 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	ec c0       	rjmp	.+472    	; 0x226 <__bad_interrupt>
      4e:	00 00       	nop
      50:	ea c0       	rjmp	.+468    	; 0x226 <__bad_interrupt>
      52:	00 00       	nop
      54:	e8 c0       	rjmp	.+464    	; 0x226 <__bad_interrupt>
      56:	00 00       	nop
      58:	e6 c0       	rjmp	.+460    	; 0x226 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	e4 c0       	rjmp	.+456    	; 0x226 <__bad_interrupt>
      5e:	00 00       	nop
      60:	e2 c0       	rjmp	.+452    	; 0x226 <__bad_interrupt>
      62:	00 00       	nop
      64:	e0 c0       	rjmp	.+448    	; 0x226 <__bad_interrupt>
      66:	00 00       	nop
      68:	de c0       	rjmp	.+444    	; 0x226 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	dc c0       	rjmp	.+440    	; 0x226 <__bad_interrupt>
      6e:	00 00       	nop
      70:	da c0       	rjmp	.+436    	; 0x226 <__bad_interrupt>
      72:	00 00       	nop
      74:	d8 c0       	rjmp	.+432    	; 0x226 <__bad_interrupt>
      76:	00 00       	nop
      78:	d6 c0       	rjmp	.+428    	; 0x226 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	d4 c0       	rjmp	.+424    	; 0x226 <__bad_interrupt>
      7e:	00 00       	nop
      80:	d2 c0       	rjmp	.+420    	; 0x226 <__bad_interrupt>
      82:	00 00       	nop
      84:	d0 c0       	rjmp	.+416    	; 0x226 <__bad_interrupt>
      86:	00 00       	nop
      88:	ce c0       	rjmp	.+412    	; 0x226 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	cc c0       	rjmp	.+408    	; 0x226 <__bad_interrupt>
      8e:	00 00       	nop
      90:	ca c0       	rjmp	.+404    	; 0x226 <__bad_interrupt>
      92:	00 00       	nop
      94:	c8 c0       	rjmp	.+400    	; 0x226 <__bad_interrupt>
      96:	00 00       	nop
      98:	c6 c0       	rjmp	.+396    	; 0x226 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	c4 c0       	rjmp	.+392    	; 0x226 <__bad_interrupt>
      9e:	00 00       	nop
      a0:	c2 c0       	rjmp	.+388    	; 0x226 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	c0 c0       	rjmp	.+384    	; 0x226 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	be c0       	rjmp	.+380    	; 0x226 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	bc c0       	rjmp	.+376    	; 0x226 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	ba c0       	rjmp	.+372    	; 0x226 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	31 c5       	rjmp	.+2658   	; 0xb18 <__vector_45>
      b6:	00 00       	nop
      b8:	b6 c0       	rjmp	.+364    	; 0x226 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	01 c6       	rjmp	.+3074   	; 0xcc0 <__vector_47>
      be:	00 00       	nop
      c0:	b2 c0       	rjmp	.+356    	; 0x226 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	b0 c0       	rjmp	.+352    	; 0x226 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	ae c0       	rjmp	.+348    	; 0x226 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	ac c0       	rjmp	.+344    	; 0x226 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	aa c0       	rjmp	.+340    	; 0x226 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	a8 c0       	rjmp	.+336    	; 0x226 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	a6 c0       	rjmp	.+332    	; 0x226 <__bad_interrupt>
      da:	00 00       	nop
      dc:	a4 c0       	rjmp	.+328    	; 0x226 <__bad_interrupt>
      de:	00 00       	nop
      e0:	a2 c0       	rjmp	.+324    	; 0x226 <__bad_interrupt>
	...

000000e4 <__trampolines_end>:
      e4:	6e 61       	ori	r22, 0x1E	; 30
      e6:	6e 00       	.word	0x006e	; ????

000000e8 <__c.2159>:
      e8:	69 6e 66 00 00 40 7a 10 f3 5a 00 a0 72 4e 18 09     inf..@z..Z..rN..
      f8:	00 10 a5 d4 e8 00 00 e8 76 48 17 00 00 e4 0b 54     ........vH.....T
     108:	02 00 00 ca 9a 3b 00 00 00 e1 f5 05 00 00 80 96     .....;..........
     118:	98 00 00 00 40 42 0f 00 00 00 a0 86 01 00 00 00     ....@B..........
     128:	10 27 00 00 00 00 e8 03 00 00 00 00 64 00 00 00     .'..........d...
     138:	00 00 0a 00 00 00 00 00 01 00 00 00 00 00 2c 76     ..............,v
     148:	d8 88 dc 67 4f 08 23 df c1 df ae 59 e1 b1 b7 96     ...gO.#....Y....
     158:	e5 e3 e4 53 c6 3a e6 51 99 76 96 e8 e6 c2 84 26     ...S.:.Q.v.....&
     168:	eb 89 8c 9b 62 ed 40 7c 6f fc ef bc 9c 9f 40 f2     ....b.@|o.....@.
     178:	ba a5 6f a5 f4 90 05 5a 2a f7 5c 93 6b 6c f9 67     ..o....Z*.\.kl.g
     188:	6d c1 1b fc e0 e4 0d 47 fe f5 20 e6 b5 00 d0 ed     m......G.. .....
     198:	90 2e 03 00 94 35 77 05 00 80 84 1e 08 00 00 20     .....5w........ 
     1a8:	4e 0a 00 00 00 c8 0c 33 33 33 33 0f 98 6e 12 83     N......3333..n..
     1b8:	11 41 ef 8d 21 14 89 3b e6 55 16 cf fe e6 db 18     .A..!..;.U......
     1c8:	d1 84 4b 38 1b f7 7c 1d 90 1d a4 bb e4 24 20 32     ..K8..|......$ 2
     1d8:	84 72 5e 22 81 00 c9 f1 24 ec a1 e5 3d 27           .r^"....$...='

000001e6 <__ctors_end>:
     1e6:	11 24       	eor	r1, r1
     1e8:	1f be       	out	0x3f, r1	; 63
     1ea:	cf ef       	ldi	r28, 0xFF	; 255
     1ec:	d1 e2       	ldi	r29, 0x21	; 33
     1ee:	de bf       	out	0x3e, r29	; 62
     1f0:	cd bf       	out	0x3d, r28	; 61
     1f2:	00 e0       	ldi	r16, 0x00	; 0
     1f4:	0c bf       	out	0x3c, r16	; 60

000001f6 <__do_copy_data>:
     1f6:	12 e0       	ldi	r17, 0x02	; 2
     1f8:	a0 e0       	ldi	r26, 0x00	; 0
     1fa:	b2 e0       	ldi	r27, 0x02	; 2
     1fc:	e6 e2       	ldi	r30, 0x26	; 38
     1fe:	f0 e2       	ldi	r31, 0x20	; 32
     200:	00 e0       	ldi	r16, 0x00	; 0
     202:	0b bf       	out	0x3b, r16	; 59
     204:	02 c0       	rjmp	.+4      	; 0x20a <__do_copy_data+0x14>
     206:	07 90       	elpm	r0, Z+
     208:	0d 92       	st	X+, r0
     20a:	a0 3f       	cpi	r26, 0xF0	; 240
     20c:	b1 07       	cpc	r27, r17
     20e:	d9 f7       	brne	.-10     	; 0x206 <__do_copy_data+0x10>

00000210 <__do_clear_bss>:
     210:	23 e0       	ldi	r18, 0x03	; 3
     212:	a0 ef       	ldi	r26, 0xF0	; 240
     214:	b2 e0       	ldi	r27, 0x02	; 2
     216:	01 c0       	rjmp	.+2      	; 0x21a <.do_clear_bss_start>

00000218 <.do_clear_bss_loop>:
     218:	1d 92       	st	X+, r1

0000021a <.do_clear_bss_start>:
     21a:	a2 30       	cpi	r26, 0x02	; 2
     21c:	b2 07       	cpc	r27, r18
     21e:	e1 f7       	brne	.-8      	; 0x218 <.do_clear_bss_loop>
     220:	51 d2       	rcall	.+1186   	; 0x6c4 <main>
     222:	0c 94 11 10 	jmp	0x2022	; 0x2022 <_exit>

00000226 <__bad_interrupt>:
     226:	b0 c4       	rjmp	.+2400   	; 0xb88 <__vector_default>

00000228 <CAN_data_receive>:
	}
	return false;
}
*/

bool CAN_data_receive(CAN_message* msg, uint8_t reg){
     228:	ef 92       	push	r14
     22a:	ff 92       	push	r15
     22c:	0f 93       	push	r16
     22e:	1f 93       	push	r17
     230:	cf 93       	push	r28
     232:	df 93       	push	r29
     234:	ec 01       	movw	r28, r24
     236:	e6 2e       	mov	r14, r22
	
	memset(msg, 0, sizeof(CAN_message));
     238:	8b e0       	ldi	r24, 0x0B	; 11
     23a:	fe 01       	movw	r30, r28
     23c:	11 92       	st	Z+, r1
     23e:	8a 95       	dec	r24
     240:	e9 f7       	brne	.-6      	; 0x23c <CAN_data_receive+0x14>
	
	uint8_t retVal = false;
	//reg0, 0x60: bit nr 0
	//reg1, 0x70: bit nr 1
	uint8_t status = mcp2515_read_status();
     242:	25 d1       	rcall	.+586    	; 0x48e <mcp2515_read_status>
	if(status | (1 << ((reg>>4)-6))){
     244:	2e 2d       	mov	r18, r14
     246:	22 95       	swap	r18
     248:	2f 70       	andi	r18, 0x0F	; 15
     24a:	26 50       	subi	r18, 0x06	; 6
     24c:	41 e0       	ldi	r20, 0x01	; 1
     24e:	50 e0       	ldi	r21, 0x00	; 0
     250:	ba 01       	movw	r22, r20
     252:	02 c0       	rjmp	.+4      	; 0x258 <CAN_data_receive+0x30>
     254:	66 0f       	add	r22, r22
     256:	77 1f       	adc	r23, r23
     258:	2a 95       	dec	r18
     25a:	e2 f7       	brpl	.-8      	; 0x254 <CAN_data_receive+0x2c>
     25c:	9b 01       	movw	r18, r22
     25e:	28 2b       	or	r18, r24
     260:	23 2b       	or	r18, r19
     262:	69 f1       	breq	.+90     	; 0x2be <CAN_data_receive+0x96>
		msg->id = (mcp2515_read(reg+1) << 3); //8 msb
     264:	81 e0       	ldi	r24, 0x01	; 1
     266:	8e 0d       	add	r24, r14
     268:	f7 d0       	rcall	.+494    	; 0x458 <mcp2515_read>
     26a:	78 e0       	ldi	r23, 0x08	; 8
     26c:	87 9f       	mul	r24, r23
     26e:	80 01       	movw	r16, r0
     270:	11 24       	eor	r1, r1
     272:	19 83       	std	Y+1, r17	; 0x01
     274:	08 83       	st	Y, r16
		msg->id |= (mcp2515_read(reg+2) >> 5); //3 lsb
     276:	82 e0       	ldi	r24, 0x02	; 2
     278:	8e 0d       	add	r24, r14
     27a:	ee d0       	rcall	.+476    	; 0x458 <mcp2515_read>
     27c:	82 95       	swap	r24
     27e:	86 95       	lsr	r24
     280:	87 70       	andi	r24, 0x07	; 7
     282:	08 2b       	or	r16, r24
     284:	19 83       	std	Y+1, r17	; 0x01
     286:	08 83       	st	Y, r16
		msg->length = mcp2515_read(reg+5) & 0x0f;
     288:	85 e0       	ldi	r24, 0x05	; 5
     28a:	8e 0d       	add	r24, r14
     28c:	e5 d0       	rcall	.+458    	; 0x458 <mcp2515_read>
     28e:	8f 70       	andi	r24, 0x0F	; 15
     290:	8a 83       	std	Y+2, r24	; 0x02
		
		for(uint8_t i=0; i<msg->length && i<8; ++i){
     292:	88 23       	and	r24, r24
     294:	b1 f0       	breq	.+44     	; 0x2c2 <CAN_data_receive+0x9a>
     296:	8e 01       	movw	r16, r28
     298:	0d 5f       	subi	r16, 0xFD	; 253
     29a:	1f 4f       	sbci	r17, 0xFF	; 255
     29c:	f1 2c       	mov	r15, r1
			msg->data[i] = mcp2515_read(reg+6+i);
     29e:	86 e0       	ldi	r24, 0x06	; 6
     2a0:	e8 0e       	add	r14, r24
     2a2:	8e 2d       	mov	r24, r14
     2a4:	8f 0d       	add	r24, r15
     2a6:	d8 d0       	rcall	.+432    	; 0x458 <mcp2515_read>
     2a8:	f8 01       	movw	r30, r16
     2aa:	81 93       	st	Z+, r24
     2ac:	8f 01       	movw	r16, r30
	if(status | (1 << ((reg>>4)-6))){
		msg->id = (mcp2515_read(reg+1) << 3); //8 msb
		msg->id |= (mcp2515_read(reg+2) >> 5); //3 lsb
		msg->length = mcp2515_read(reg+5) & 0x0f;
		
		for(uint8_t i=0; i<msg->length && i<8; ++i){
     2ae:	f3 94       	inc	r15
     2b0:	8a 81       	ldd	r24, Y+2	; 0x02
     2b2:	f8 16       	cp	r15, r24
     2b4:	40 f4       	brcc	.+16     	; 0x2c6 <CAN_data_receive+0x9e>
     2b6:	f8 e0       	ldi	r31, 0x08	; 8
     2b8:	ff 12       	cpse	r15, r31
     2ba:	f3 cf       	rjmp	.-26     	; 0x2a2 <CAN_data_receive+0x7a>
     2bc:	06 c0       	rjmp	.+12     	; 0x2ca <CAN_data_receive+0xa2>

bool CAN_data_receive(CAN_message* msg, uint8_t reg){
	
	memset(msg, 0, sizeof(CAN_message));
	
	uint8_t retVal = false;
     2be:	80 e0       	ldi	r24, 0x00	; 0
     2c0:	05 c0       	rjmp	.+10     	; 0x2cc <CAN_data_receive+0xa4>
		msg->length = mcp2515_read(reg+5) & 0x0f;
		
		for(uint8_t i=0; i<msg->length && i<8; ++i){
			msg->data[i] = mcp2515_read(reg+6+i);
		}
		retVal = true;
     2c2:	81 e0       	ldi	r24, 0x01	; 1
     2c4:	03 c0       	rjmp	.+6      	; 0x2cc <CAN_data_receive+0xa4>
     2c6:	81 e0       	ldi	r24, 0x01	; 1
     2c8:	01 c0       	rjmp	.+2      	; 0x2cc <CAN_data_receive+0xa4>
     2ca:	81 e0       	ldi	r24, 0x01	; 1
	}	
	return retVal;
}
     2cc:	df 91       	pop	r29
     2ce:	cf 91       	pop	r28
     2d0:	1f 91       	pop	r17
     2d2:	0f 91       	pop	r16
     2d4:	ff 90       	pop	r15
     2d6:	ef 90       	pop	r14
     2d8:	08 95       	ret

000002da <CAN_int>:

interrupt CAN_int(){
	if(!read_bit(interrupt_PIN, interrupt_bit)){
     2da:	7f 99       	sbic	0x0f, 7	; 15
     2dc:	05 c0       	rjmp	.+10     	; 0x2e8 <CAN_int+0xe>
		//printf("Interupt active");
		interrupt retval = (interrupt)((mcp2515_read(MCP_CANSTAT)&MCP_CANSTAT_ICOD_MASK) >> 1);
     2de:	8e e0       	ldi	r24, 0x0E	; 14
     2e0:	bb d0       	rcall	.+374    	; 0x458 <mcp2515_read>
     2e2:	8e 70       	andi	r24, 0x0E	; 14
		//printf("%u",retval);
		return retval;
     2e4:	86 95       	lsr	r24
     2e6:	08 95       	ret
	}
	return NOINT;
     2e8:	80 e0       	ldi	r24, 0x00	; 0
}
     2ea:	08 95       	ret

000002ec <CAN_all_int_clear>:
		mcp2515_bit_modify(MCP_CANINTF, interruptToMask(CAN_interrupt), 0x00);	
	}
}

void CAN_all_int_clear(){
	mcp2515_write(MCP_CANINTF, 0x00);
     2ec:	60 e0       	ldi	r22, 0x00	; 0
     2ee:	8c e2       	ldi	r24, 0x2C	; 44
     2f0:	bf c0       	rjmp	.+382    	; 0x470 <mcp2515_write>
     2f2:	08 95       	ret

000002f4 <CAN_init>:

#include <stdio.h>
#include <string.h>

void CAN_init(){
	clear_bit(interrupt_DDR, interrupt_bit); //Input på interrupt pinen
     2f4:	87 98       	cbi	0x10, 7	; 16
	
	uint8_t value;
	SPI_init(); // Initialize SPI
     2f6:	eb d0       	rcall	.+470    	; 0x4ce <SPI_init>
	mcp2515_reset(); // Send reset-command
     2f8:	e5 d0       	rcall	.+458    	; 0x4c4 <mcp2515_reset>
	
	mcp2515_bit_modify(MCP_CANCTRL, MODE_MASK, MODE_CONFIG);
     2fa:	40 e8       	ldi	r20, 0x80	; 128
     2fc:	60 ee       	ldi	r22, 0xE0	; 224
     2fe:	8f e0       	ldi	r24, 0x0F	; 15
     300:	cd d0       	rcall	.+410    	; 0x49c <mcp2515_bit_modify>
	// Self-test
	value = mcp2515_read(MCP_CANSTAT);
     302:	8e e0       	ldi	r24, 0x0E	; 14
     304:	a9 d0       	rcall	.+338    	; 0x458 <mcp2515_read>
	if ((value & MODE_MASK) != MODE_CONFIG) {
     306:	80 7e       	andi	r24, 0xE0	; 224
     308:	80 38       	cpi	r24, 0x80	; 128
     30a:	21 f0       	breq	.+8      	; 0x314 <CAN_init+0x20>
		puts("MCP2515 is NOT in configuration mode after reset!\n");
     30c:	86 e0       	ldi	r24, 0x06	; 6
     30e:	92 e0       	ldi	r25, 0x02	; 2
     310:	0e 94 3e 0e 	call	0x1c7c	; 0x1c7c <puts>
	}
		
	//Setter opp RXBOCTRL
		//RXM = 01, aktiv filter, kun kort id. 
	mcp2515_bit_modify(MCP_RXB0CTRL, MCP_RXB0RXM_MASK, 1 << 5);
     314:	40 e2       	ldi	r20, 0x20	; 32
     316:	60 e6       	ldi	r22, 0x60	; 96
     318:	80 e6       	ldi	r24, 0x60	; 96
     31a:	c0 d0       	rcall	.+384    	; 0x49c <mcp2515_bit_modify>
		//BUKT: 1 -> ting går til RXB1 når denne er full
	mcp2515_bit_modify(MCP_RXB0CTRL, MCP_RXB0BUKT_MASK, 1 << 2);
     31c:	44 e0       	ldi	r20, 0x04	; 4
     31e:	64 e0       	ldi	r22, 0x04	; 4
     320:	80 e6       	ldi	r24, 0x60	; 96
     322:	bc d0       	rcall	.+376    	; 0x49c <mcp2515_bit_modify>
	//RXB1CTRL
		//RXM = 01, aktiv filter, kun kort id. 
	mcp2515_bit_modify(MCP_RXB1CTRL, MCP_RXB1RXM_MASK, 1 << 5);
     324:	40 e2       	ldi	r20, 0x20	; 32
     326:	60 e6       	ldi	r22, 0x60	; 96
     328:	80 e7       	ldi	r24, 0x70	; 112
     32a:	b8 d0       	rcall	.+368    	; 0x49c <mcp2515_bit_modify>
	//TX2IE = 0 Transmit 2 empty interrupt
	//TX1IE = 0 Transmit 1 empty interrupt
	//TX0IE = 0 Transmit 0 empty interrupt
	//RX1IE = 1 Interrupt når data på RX1
	//RX0IE = 1 -||- RX2
	mcp2515_write(MCP_CANINTE, 0b00000011);
     32c:	63 e0       	ldi	r22, 0x03	; 3
     32e:	8b e2       	ldi	r24, 0x2B	; 43
     330:	9f d0       	rcall	.+318    	; 0x470 <mcp2515_write>
	
	//Filtere:
	//Masken til RX0
	mcp2515_write(MCP_RXM0SIDH, NODE2_CANID_H_mask >> 3);
     332:	60 ea       	ldi	r22, 0xA0	; 160
     334:	80 e2       	ldi	r24, 0x20	; 32
     336:	9c d0       	rcall	.+312    	; 0x470 <mcp2515_write>
	mcp2515_bit_modify(MCP_RXM0SIDL, 0b11100000U, NODE2_CANID_H_mask << 5);
     338:	40 e2       	ldi	r20, 0x20	; 32
     33a:	60 ee       	ldi	r22, 0xE0	; 224
     33c:	81 e2       	ldi	r24, 0x21	; 33
     33e:	ae d0       	rcall	.+348    	; 0x49c <mcp2515_bit_modify>
	
	//Masken til RX1
	mcp2515_write(MCP_RXM1SIDH, NODE2_CANID_L_mask >> 3);
     340:	60 ea       	ldi	r22, 0xA0	; 160
     342:	84 e2       	ldi	r24, 0x24	; 36
     344:	95 d0       	rcall	.+298    	; 0x470 <mcp2515_write>
	mcp2515_bit_modify(MCP_RXM1SIDL, 0b11100000U, NODE2_CANID_L_mask << 5);
     346:	40 e6       	ldi	r20, 0x60	; 96
     348:	60 ee       	ldi	r22, 0xE0	; 224
     34a:	85 e2       	ldi	r24, 0x25	; 37
     34c:	a7 d0       	rcall	.+334    	; 0x49c <mcp2515_bit_modify>
	
	//Filter 0 (RX0, går til RX1 om  RX0 er full)
	mcp2515_write(MCP_RXF0SIDH, NODE2_CANID_HIGHPRIO_0 >> 3);
     34e:	60 e2       	ldi	r22, 0x20	; 32
     350:	80 e0       	ldi	r24, 0x00	; 0
     352:	8e d0       	rcall	.+284    	; 0x470 <mcp2515_write>
	mcp2515_bit_modify(MCP_RXF0SIDL, 0b11100000U, NODE2_CANID_HIGHPRIO_0 << 5);
     354:	40 e0       	ldi	r20, 0x00	; 0
     356:	60 ee       	ldi	r22, 0xE0	; 224
     358:	81 e0       	ldi	r24, 0x01	; 1
     35a:	a0 d0       	rcall	.+320    	; 0x49c <mcp2515_bit_modify>
	
	//Filter 1 (RX0, går til RX1 om  RX0 er full)
	mcp2515_write(MCP_RXF1SIDH, NODE2_CANID_HIGHPRIO_1 >> 3);
     35c:	60 e2       	ldi	r22, 0x20	; 32
     35e:	84 e0       	ldi	r24, 0x04	; 4
     360:	87 d0       	rcall	.+270    	; 0x470 <mcp2515_write>
	mcp2515_bit_modify(MCP_RXF1SIDL, 0b11100000U, NODE2_CANID_HIGHPRIO_1 << 5);
     362:	40 e2       	ldi	r20, 0x20	; 32
     364:	60 ee       	ldi	r22, 0xE0	; 224
     366:	85 e0       	ldi	r24, 0x05	; 5
     368:	99 d0       	rcall	.+306    	; 0x49c <mcp2515_bit_modify>
	
	//Filter 2 (RX1)
	mcp2515_write(MCP_RXF2SIDH, NODE2_CANID_0 >> 3);
     36a:	60 ea       	ldi	r22, 0xA0	; 160
     36c:	88 e0       	ldi	r24, 0x08	; 8
     36e:	80 d0       	rcall	.+256    	; 0x470 <mcp2515_write>
	mcp2515_bit_modify(MCP_RXF2SIDL, 0b11100000U, NODE2_CANID_0 << 5);
     370:	40 e0       	ldi	r20, 0x00	; 0
     372:	60 ee       	ldi	r22, 0xE0	; 224
     374:	89 e0       	ldi	r24, 0x09	; 9
     376:	92 d0       	rcall	.+292    	; 0x49c <mcp2515_bit_modify>
	
	//Filter 3 (RX1)
	mcp2515_write(MCP_RXF3SIDH, NODE2_CANID_1 >> 3);
     378:	60 ea       	ldi	r22, 0xA0	; 160
     37a:	80 e1       	ldi	r24, 0x10	; 16
     37c:	79 d0       	rcall	.+242    	; 0x470 <mcp2515_write>
	mcp2515_bit_modify(MCP_RXF3SIDL, 0b11100000U, NODE2_CANID_1 << 5);
     37e:	40 e2       	ldi	r20, 0x20	; 32
     380:	60 ee       	ldi	r22, 0xE0	; 224
     382:	81 e1       	ldi	r24, 0x11	; 17
     384:	8b d0       	rcall	.+278    	; 0x49c <mcp2515_bit_modify>
	
	//Filter 4 (RX1)
	mcp2515_write(MCP_RXF4SIDH, NODE2_CANID_2 >> 3);
     386:	60 ea       	ldi	r22, 0xA0	; 160
     388:	84 e1       	ldi	r24, 0x14	; 20
     38a:	72 d0       	rcall	.+228    	; 0x470 <mcp2515_write>
	mcp2515_bit_modify(MCP_RXF4SIDL, 0b11100000U, NODE2_CANID_2 << 5);
     38c:	40 e4       	ldi	r20, 0x40	; 64
     38e:	60 ee       	ldi	r22, 0xE0	; 224
     390:	85 e1       	ldi	r24, 0x15	; 21
     392:	84 d0       	rcall	.+264    	; 0x49c <mcp2515_bit_modify>
	
	//Filter 5 (RX1)
	mcp2515_write(MCP_RXF5SIDH, NODE2_CANID_3 >> 3);
     394:	60 ea       	ldi	r22, 0xA0	; 160
     396:	88 e1       	ldi	r24, 0x18	; 24
     398:	6b d0       	rcall	.+214    	; 0x470 <mcp2515_write>
	mcp2515_bit_modify(MCP_RXF5SIDL, 0b11100000U, NODE2_CANID_3 << 5);
     39a:	40 e6       	ldi	r20, 0x60	; 96
     39c:	60 ee       	ldi	r22, 0xE0	; 224
     39e:	89 e1       	ldi	r24, 0x19	; 25
     3a0:	7d d0       	rcall	.+250    	; 0x49c <mcp2515_bit_modify>
	
	CAN_all_int_clear();
     3a2:	a4 df       	rcall	.-184    	; 0x2ec <CAN_all_int_clear>
	mcp2515_bit_modify(MCP_CANCTRL, MODE_MASK, MODE_NORMAL);
     3a4:	40 e0       	ldi	r20, 0x00	; 0
     3a6:	60 ee       	ldi	r22, 0xE0	; 224
     3a8:	8f e0       	ldi	r24, 0x0F	; 15
     3aa:	78 c0       	rjmp	.+240    	; 0x49c <mcp2515_bit_modify>
     3ac:	08 95       	ret

000003ae <interruptToMask>:
void CAN_all_int_clear(){
	mcp2515_write(MCP_CANINTF, 0x00);
}

uint8_t interruptToMask(interrupt CAN_interrrupt){
	switch(CAN_interrrupt){
     3ae:	86 30       	cpi	r24, 0x06	; 6
     3b0:	31 f0       	breq	.+12     	; 0x3be <interruptToMask+0x10>
     3b2:	87 30       	cpi	r24, 0x07	; 7
     3b4:	31 f0       	breq	.+12     	; 0x3c2 <interruptToMask+0x14>
     3b6:	81 30       	cpi	r24, 0x01	; 1
     3b8:	31 f0       	breq	.+12     	; 0x3c6 <interruptToMask+0x18>
		case NOINT:
			return 0x00;
     3ba:	80 e0       	ldi	r24, 0x00	; 0
     3bc:	08 95       	ret
		case ERR:
			return 0b00100000;
		case RX0:
			return 0b00000001;
     3be:	81 e0       	ldi	r24, 0x01	; 1
     3c0:	08 95       	ret
		case RX1:
			return 0b00000010;
     3c2:	82 e0       	ldi	r24, 0x02	; 2
     3c4:	08 95       	ret
uint8_t interruptToMask(interrupt CAN_interrrupt){
	switch(CAN_interrrupt){
		case NOINT:
			return 0x00;
		case ERR:
			return 0b00100000;
     3c6:	80 e2       	ldi	r24, 0x20	; 32
		case RX1:
			return 0b00000010;
		default:
			return 0x00;
	}
     3c8:	08 95       	ret

000003ca <CAN_int_clear>:
	}
	return NOINT;
}

void CAN_int_clear(interrupt CAN_interrupt){
	if(CAN_interrupt != NOINT){
     3ca:	88 23       	and	r24, r24
     3cc:	29 f0       	breq	.+10     	; 0x3d8 <CAN_int_clear+0xe>
		mcp2515_bit_modify(MCP_CANINTF, interruptToMask(CAN_interrupt), 0x00);	
     3ce:	ef df       	rcall	.-34     	; 0x3ae <interruptToMask>
     3d0:	40 e0       	ldi	r20, 0x00	; 0
     3d2:	68 2f       	mov	r22, r24
     3d4:	8c e2       	ldi	r24, 0x2C	; 44
     3d6:	62 c0       	rjmp	.+196    	; 0x49c <mcp2515_bit_modify>
     3d8:	08 95       	ret

000003da <I2C_init>:
//Velger clock lik 285 714Hz ved prescaler lik 4^1 = 4, bitrate register = 5.

void I2C_init(){
	//Finn utgangen, og sett den til output?
	//I2C klokkehastighet på 285 714hz
	TWBR = 5;		//bitrate register
     3da:	85 e0       	ldi	r24, 0x05	; 5
     3dc:	80 93 b8 00 	sts	0x00B8, r24
	TWSR |= (0b01); //Prescaler, 2 bit, gir scaling på 4^bitverdi
     3e0:	e9 eb       	ldi	r30, 0xB9	; 185
     3e2:	f0 e0       	ldi	r31, 0x00	; 0
     3e4:	80 81       	ld	r24, Z
     3e6:	81 60       	ori	r24, 0x01	; 1
     3e8:	80 83       	st	Z, r24
	//set_bit(TWCR,TWEA); //Enable acknowledge bit //Muilig vi må gjøre det hver gang vi skal sende
	
	TWAR = (0b0001000 << 1) | (1 << 0); //Node2 sin adresse er 0000001, siste 1bit er at vi hører på general calls
     3ea:	81 e1       	ldi	r24, 0x11	; 17
     3ec:	80 93 ba 00 	sts	0x00BA, r24
	/*TWAMR disables bitene i adresse. Tror ikke vi trenger det?*/
	
	//red_bit(TWCR, TWWC); //Write collision flag, ?
	set_bit(TWCR,TWEN); //Aktiverer I2C
     3f0:	ec eb       	ldi	r30, 0xBC	; 188
     3f2:	f0 e0       	ldi	r31, 0x00	; 0
     3f4:	80 81       	ld	r24, Z
     3f6:	84 60       	ori	r24, 0x04	; 4
     3f8:	80 83       	st	Z, r24
	//set_bit(TWCR,TWIE); //Interupt enable. Tror dette er ordentlig interupts, så det driter vi i.
	//uint8_t I2C_status = (TWSR >> 3);
	//TWDR = 0xff; //1 byte. I transmit mode: dataen som skal sendes. I receve mode: Dataen den har fått inn
	TWDR = 0xFF;
     3fa:	8f ef       	ldi	r24, 0xFF	; 255
     3fc:	80 93 bb 00 	sts	0x00BB, r24
     400:	08 95       	ret

00000402 <I2C_transmit>:
}

void I2C_transmit(uint8_t data, uint8_t addr){
	TWCR = (1<<TWSTA)|(1<<TWINT)|(1<<TWEN); //Sender startbit, interupt clear og enable for å sende siganl
     402:	94 ea       	ldi	r25, 0xA4	; 164
     404:	90 93 bc 00 	sts	0x00BC, r25
	TWCR = (1<<TWSTO)|(1<<TWINT)|(1<<TWEN); //Stopbit, Interupt clear og enable for å sende
}

//Forteller at den er ferdig med oppgaven
uint8_t I2C_getInterrupt(){
	return read_bit(TWCR,TWINT);
     408:	ec eb       	ldi	r30, 0xBC	; 188
     40a:	f0 e0       	ldi	r31, 0x00	; 0
     40c:	90 81       	ld	r25, Z
	TWDR = 0xFF;
}

void I2C_transmit(uint8_t data, uint8_t addr){
	TWCR = (1<<TWSTA)|(1<<TWINT)|(1<<TWEN); //Sender startbit, interupt clear og enable for å sende siganl
	while(!I2C_getInterrupt());	//Venter til start signalet er sendt
     40e:	99 23       	and	r25, r25
     410:	ec f7       	brge	.-6      	; 0x40c <I2C_transmit+0xa>
	//printf("State:%u\n",TWSR&0xF8); //Start transmitted. BRA!

	TWDR = (addr<<1) | 0b0; //Sender adressen inn i transmittbuffer. Siste 7 er adresse, 1 bit er R/!W.
     412:	66 0f       	add	r22, r22
     414:	60 93 bb 00 	sts	0x00BB, r22
	TWCR = (1<<TWINT)|(1<<TWEN); //Interupt clear og enable for å sende
     418:	94 e8       	ldi	r25, 0x84	; 132
     41a:	90 93 bc 00 	sts	0x00BC, r25
	TWCR = (1<<TWSTO)|(1<<TWINT)|(1<<TWEN); //Stopbit, Interupt clear og enable for å sende
}

//Forteller at den er ferdig med oppgaven
uint8_t I2C_getInterrupt(){
	return read_bit(TWCR,TWINT);
     41e:	ec eb       	ldi	r30, 0xBC	; 188
     420:	f0 e0       	ldi	r31, 0x00	; 0
     422:	90 81       	ld	r25, Z
	//printf("State:%u\n",TWSR&0xF8); //Start transmitted. BRA!

	TWDR = (addr<<1) | 0b0; //Sender adressen inn i transmittbuffer. Siste 7 er adresse, 1 bit er R/!W.
	TWCR = (1<<TWINT)|(1<<TWEN); //Interupt clear og enable for å sende
	
	while(!I2C_getInterrupt());	//Interupt når slave addr + write er sendt, og ack er motatt
     424:	99 23       	and	r25, r25
     426:	ec f7       	brge	.-6      	; 0x422 <I2C_transmit+0x20>
	
	//printf("State:%u\n",TWSR&0xF8); //SLA+w has been transmited. Bra!
	
	/*000 må være 0. RST 1 for reset alle DAC registere. PD 1->shut down mode (0 -> vanlig). A2(ignored) A1 A0 velger dac fra 0 til 3*/
	TWDR = 0b00000000; //Bruk dac0, ikke reset eller power down.
     428:	10 92 bb 00 	sts	0x00BB, r1
	TWCR = (1<<TWINT)|(1<<TWEN); //Interupt clear og enable for å sende
     42c:	94 e8       	ldi	r25, 0x84	; 132
     42e:	90 93 bc 00 	sts	0x00BC, r25
	TWCR = (1<<TWSTO)|(1<<TWINT)|(1<<TWEN); //Stopbit, Interupt clear og enable for å sende
}

//Forteller at den er ferdig med oppgaven
uint8_t I2C_getInterrupt(){
	return read_bit(TWCR,TWINT);
     432:	ec eb       	ldi	r30, 0xBC	; 188
     434:	f0 e0       	ldi	r31, 0x00	; 0
     436:	90 81       	ld	r25, Z
	
	/*000 må være 0. RST 1 for reset alle DAC registere. PD 1->shut down mode (0 -> vanlig). A2(ignored) A1 A0 velger dac fra 0 til 3*/
	TWDR = 0b00000000; //Bruk dac0, ikke reset eller power down.
	TWCR = (1<<TWINT)|(1<<TWEN); //Interupt clear og enable for å sende
	
	while(!I2C_getInterrupt());	//Interupt når controll signal er sendt, og ack er motatt
     438:	99 23       	and	r25, r25
     43a:	ec f7       	brge	.-6      	; 0x436 <I2C_transmit+0x34>
	
	//printf("State:%u\n",TWSR&0xF8); //Data sendt, bra!
	
	TWDR = data;
     43c:	80 93 bb 00 	sts	0x00BB, r24
	TWCR = (1<<TWINT)|(1<<TWEN); //Interupt clear og enable for å sende
     440:	84 e8       	ldi	r24, 0x84	; 132
     442:	80 93 bc 00 	sts	0x00BC, r24
	TWCR = (1<<TWSTO)|(1<<TWINT)|(1<<TWEN); //Stopbit, Interupt clear og enable for å sende
}

//Forteller at den er ferdig med oppgaven
uint8_t I2C_getInterrupt(){
	return read_bit(TWCR,TWINT);
     446:	ec eb       	ldi	r30, 0xBC	; 188
     448:	f0 e0       	ldi	r31, 0x00	; 0
     44a:	80 81       	ld	r24, Z
	//printf("State:%u\n",TWSR&0xF8); //Data sendt, bra!
	
	TWDR = data;
	TWCR = (1<<TWINT)|(1<<TWEN); //Interupt clear og enable for å sende
	
	while(!I2C_getInterrupt());	//Interupt når data er sendt, og ack er motatt
     44c:	88 23       	and	r24, r24
     44e:	ec f7       	brge	.-6      	; 0x44a <I2C_transmit+0x48>
	
	//printf("State:%u\n\n",TWSR&0xF8); //Data sendt, bra!
	
	TWCR = (1<<TWSTO)|(1<<TWINT)|(1<<TWEN); //Stopbit, Interupt clear og enable for å sende
     450:	84 e9       	ldi	r24, 0x94	; 148
     452:	80 93 bc 00 	sts	0x00BC, r24
     456:	08 95       	ret

00000458 <mcp2515_read>:


void mcp2515_request_to_send(uint8_t reg){
	clear_bit(slave_cs_reg, slave_cs_bit);	//Aktiverer can controller
	SPI_communicate(reg);					//Sender instruksjon
	set_bit(slave_cs_reg, slave_cs_bit);	//deaktiverer.
     458:	cf 93       	push	r28
     45a:	c8 2f       	mov	r28, r24
     45c:	28 98       	cbi	0x05, 0	; 5
     45e:	83 e0       	ldi	r24, 0x03	; 3
     460:	3e d0       	rcall	.+124    	; 0x4de <SPI_communicate>
     462:	8c 2f       	mov	r24, r28
     464:	3c d0       	rcall	.+120    	; 0x4de <SPI_communicate>
     466:	80 e0       	ldi	r24, 0x00	; 0
     468:	3a d0       	rcall	.+116    	; 0x4de <SPI_communicate>
     46a:	28 9a       	sbi	0x05, 0	; 5
     46c:	cf 91       	pop	r28
     46e:	08 95       	ret

00000470 <mcp2515_write>:
     470:	cf 93       	push	r28
     472:	df 93       	push	r29
     474:	d8 2f       	mov	r29, r24
     476:	c6 2f       	mov	r28, r22
     478:	28 98       	cbi	0x05, 0	; 5
     47a:	82 e0       	ldi	r24, 0x02	; 2
     47c:	30 d0       	rcall	.+96     	; 0x4de <SPI_communicate>
     47e:	8d 2f       	mov	r24, r29
     480:	2e d0       	rcall	.+92     	; 0x4de <SPI_communicate>
     482:	8c 2f       	mov	r24, r28
     484:	2c d0       	rcall	.+88     	; 0x4de <SPI_communicate>
     486:	28 9a       	sbi	0x05, 0	; 5
     488:	df 91       	pop	r29
     48a:	cf 91       	pop	r28
     48c:	08 95       	ret

0000048e <mcp2515_read_status>:
     48e:	28 98       	cbi	0x05, 0	; 5
     490:	80 ea       	ldi	r24, 0xA0	; 160
     492:	25 d0       	rcall	.+74     	; 0x4de <SPI_communicate>
     494:	80 e0       	ldi	r24, 0x00	; 0
     496:	23 d0       	rcall	.+70     	; 0x4de <SPI_communicate>
     498:	28 9a       	sbi	0x05, 0	; 5
     49a:	08 95       	ret

0000049c <mcp2515_bit_modify>:
}

void mcp2515_bit_modify(uint8_t addr, uint8_t mask, uint8_t data){
     49c:	1f 93       	push	r17
     49e:	cf 93       	push	r28
     4a0:	df 93       	push	r29
     4a2:	18 2f       	mov	r17, r24
     4a4:	d6 2f       	mov	r29, r22
     4a6:	c4 2f       	mov	r28, r20
	clear_bit(slave_cs_reg, slave_cs_bit);	//Aktiverer can controller
     4a8:	28 98       	cbi	0x05, 0	; 5
	SPI_communicate(MCP_BITMOD);			//Sender instruksjon
     4aa:	85 e0       	ldi	r24, 0x05	; 5
     4ac:	18 d0       	rcall	.+48     	; 0x4de <SPI_communicate>
	SPI_communicate(addr);
     4ae:	81 2f       	mov	r24, r17
     4b0:	16 d0       	rcall	.+44     	; 0x4de <SPI_communicate>
	SPI_communicate(mask);
     4b2:	8d 2f       	mov	r24, r29
     4b4:	14 d0       	rcall	.+40     	; 0x4de <SPI_communicate>
	SPI_communicate(data);
     4b6:	8c 2f       	mov	r24, r28
     4b8:	12 d0       	rcall	.+36     	; 0x4de <SPI_communicate>
	set_bit(slave_cs_reg, slave_cs_bit);	//deaktiverer.
     4ba:	28 9a       	sbi	0x05, 0	; 5
}
     4bc:	df 91       	pop	r29
     4be:	cf 91       	pop	r28
     4c0:	1f 91       	pop	r17
     4c2:	08 95       	ret

000004c4 <mcp2515_reset>:

void mcp2515_reset(){
	clear_bit(slave_cs_reg, slave_cs_bit);	//Aktiverer can controller
     4c4:	28 98       	cbi	0x05, 0	; 5
	SPI_communicate(MCP_RESET);				//Sender instruksjon
     4c6:	80 ec       	ldi	r24, 0xC0	; 192
     4c8:	0a d0       	rcall	.+20     	; 0x4de <SPI_communicate>
	set_bit(slave_cs_reg, slave_cs_bit);	//deaktiverer.
     4ca:	28 9a       	sbi	0x05, 0	; 5
     4cc:	08 95       	ret

000004ce <SPI_init>:

#include "spi.h"

void SPI_init(void){
	/* Set MOSI and SCK output, all others input */
	set_bit(master_out_ddr, master_out_bit);
     4ce:	22 9a       	sbi	0x04, 2	; 4
	clear_bit(master_inn_ddr, master_inn_bit);
     4d0:	23 98       	cbi	0x04, 3	; 4
	set_bit(slave_clk_ddr, slave_clk_bit);
     4d2:	21 9a       	sbi	0x04, 1	; 4
	set_bit(slave_cs_ddr, slave_cs_bit);
     4d4:	20 9a       	sbi	0x04, 0	; 4
	
	
	/* Enable SPI, Master, set clock rate fck/16 */
	SPCR |= (1<<SPE)|(1<<MSTR)|(1<<SPR0);
     4d6:	8c b5       	in	r24, 0x2c	; 44
     4d8:	81 65       	ori	r24, 0x51	; 81
     4da:	8c bd       	out	0x2c, r24	; 44
     4dc:	08 95       	ret

000004de <SPI_communicate>:
	//SPIE, interrupt enable
}

char SPI_communicate(char cData){
	/* Start transmission */
	SPDR = cData;
     4de:	8e bd       	out	0x2e, r24	; 46
	/* Wait for transmission complete */
	while(!(SPSR & (1<<SPIF)));
     4e0:	0d b4       	in	r0, 0x2d	; 45
     4e2:	07 fe       	sbrs	r0, 7
     4e4:	fd cf       	rjmp	.-6      	; 0x4e0 <SPI_communicate+0x2>
	return SPDR;
     4e6:	8e b5       	in	r24, 0x2e	; 46
     4e8:	08 95       	ret

000004ea <USART_Transmit>:
}

void USART_Transmit( unsigned char data ){

	//Wait for empty transmit buffer
	while( !( UCSR0A & (1<<UDRE0)) );
     4ea:	e0 ec       	ldi	r30, 0xC0	; 192
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	90 81       	ld	r25, Z
     4f0:	95 ff       	sbrs	r25, 5
     4f2:	fd cf       	rjmp	.-6      	; 0x4ee <USART_Transmit+0x4>

	//Put data into buffer, sends the data
	UDR0 = data;
     4f4:	80 93 c6 00 	sts	0x00C6, r24
     4f8:	08 95       	ret

000004fa <USART_Receive>:
}

unsigned char USART_Receive(void){
	
	//Wait for data to be received
	while( !(UCSR0A & (1<<RXC0)) );
     4fa:	e0 ec       	ldi	r30, 0xC0	; 192
     4fc:	f0 e0       	ldi	r31, 0x00	; 0
     4fe:	80 81       	ld	r24, Z
     500:	88 23       	and	r24, r24
     502:	ec f7       	brge	.-6      	; 0x4fe <USART_Receive+0x4>
	//Get and return received data from buffer
	return UDR0;
     504:	80 91 c6 00 	lds	r24, 0x00C6
}
     508:	08 95       	ret

0000050a <USART_init>:
void USART_init(){
	
	//ubbr = F_CPU
	unsigned int ubrr = MYUBRR;
	//Set baud rate
	UBRR0H = (unsigned char)(ubrr>>8);
     50a:	10 92 c5 00 	sts	0x00C5, r1
	UBRR0L = (unsigned char)ubrr;
     50e:	87 e6       	ldi	r24, 0x67	; 103
     510:	80 93 c4 00 	sts	0x00C4, r24
	
	//Enable receiver and transmitter
	UCSR0B	 = (1<<RXEN0)|(1<<TXEN0);
     514:	88 e1       	ldi	r24, 0x18	; 24
     516:	80 93 c1 00 	sts	0x00C1, r24
		//RXEN:  Aktiverer USART receiver
		//TXEN: Aktiverer USART transmitter
		
	
	//Set frame format: 8data, 2stop bit
	UCSR0C = (3<<UCSZ00);
     51a:	86 e0       	ldi	r24, 0x06	; 6
     51c:	80 93 c2 00 	sts	0x00C2, r24
		//URSEL: Skriver til UCSRC istedet for UBRRH, ved 1.
		//USBS0: Antall stop bits, 0->1bit, 1->2bit
		//UCZ0/1/2: Character size 011->8bit. 
		
	//Slik at vi kan bruke printf;
	fdevopen(USART_Transmit,USART_Receive);
     520:	6d e7       	ldi	r22, 0x7D	; 125
     522:	72 e0       	ldi	r23, 0x02	; 2
     524:	85 e7       	ldi	r24, 0x75	; 117
     526:	92 e0       	ldi	r25, 0x02	; 2
     528:	0c 94 b1 0d 	jmp	0x1b62	; 0x1b62 <fdevopen>
     52c:	08 95       	ret

0000052e <adc_init>:
 */ 
#include "../MainInclude.h"
#include "adc.h"

void adc_init(){
	clear_bit(DDRF,PF0);
     52e:	80 98       	cbi	0x10, 0	; 16
	
	
	ADMUX |= (1<<MUX0); //Bruker ADC1
     530:	ec e7       	ldi	r30, 0x7C	; 124
     532:	f0 e0       	ldi	r31, 0x00	; 0
     534:	80 81       	ld	r24, Z
     536:	81 60       	ori	r24, 0x01	; 1
     538:	80 83       	st	Z, r24
	ADMUX |= (1<<REFS0); //Bruker AVCC som refferanse.
     53a:	80 81       	ld	r24, Z
     53c:	80 64       	ori	r24, 0x40	; 64
     53e:	80 83       	st	Z, r24
	
	//ADC enable. //Prescaler, bytt ut en med verdier opp til 7. //Aktiverer interupt
	ADCSRA |= (1<<ADEN) | (1<<ADPS0) | (1<<ADIE);
     540:	ea e7       	ldi	r30, 0x7A	; 122
     542:	f0 e0       	ldi	r31, 0x00	; 0
     544:	80 81       	ld	r24, Z
     546:	89 68       	ori	r24, 0x89	; 137
     548:	80 83       	st	Z, r24
	ADCSRB |= (0<<ADTS0); //Free running mode
     54a:	eb e7       	ldi	r30, 0x7B	; 123
     54c:	f0 e0       	ldi	r31, 0x00	; 0
     54e:	80 81       	ld	r24, Z
     550:	80 83       	st	Z, r24
     552:	08 95       	ret

00000554 <motorbox_set_power>:
	else{
		motorbox_set_power(POS_DIR, percent +40);
	}
}

void motorbox_set_power(uint8_t dir, uint8_t power){
     554:	96 2f       	mov	r25, r22
	if(dir){
     556:	88 23       	and	r24, r24
     558:	11 f0       	breq	.+4      	; 0x55e <motorbox_set_power+0xa>
		set_bit(MOTORBOX_CONTROLL_REG,MOTOR_DIRECTION);
     55a:	8b 9a       	sbi	0x11, 3	; 17
     55c:	01 c0       	rjmp	.+2      	; 0x560 <motorbox_set_power+0xc>
	}
	else{
		clear_bit(MOTORBOX_CONTROLL_REG,MOTOR_DIRECTION);
     55e:	8b 98       	cbi	0x11, 3	; 17
	}
	//printf("%u \r",power);
	I2C_transmit(power,DAC_ADRESS);	
     560:	68 e2       	ldi	r22, 0x28	; 40
     562:	89 2f       	mov	r24, r25
     564:	4e cf       	rjmp	.-356    	; 0x402 <I2C_transmit>
     566:	08 95       	ret

00000568 <motorbox_set_percent>:
	MOTORBOX_CONTROLL_REG &= ~((1<<ENCODER_OUTPUTENABLE_NOT)|(1<<ENCODER_SELECTHIGHBIT)|(1<<MOTOR_DIRECTION));
	motorbox_reset_encoder();
}


void motorbox_set_percent(int16_t percent){
     568:	8c 39       	cpi	r24, 0x9C	; 156
     56a:	2f ef       	ldi	r18, 0xFF	; 255
     56c:	92 07       	cpc	r25, r18
     56e:	14 f4       	brge	.+4      	; 0x574 <motorbox_set_percent+0xc>
     570:	8c e9       	ldi	r24, 0x9C	; 156
     572:	9f ef       	ldi	r25, 0xFF	; 255
     574:	85 36       	cpi	r24, 0x65	; 101
     576:	91 05       	cpc	r25, r1
     578:	14 f0       	brlt	.+4      	; 0x57e <motorbox_set_percent+0x16>
     57a:	84 e6       	ldi	r24, 0x64	; 100
     57c:	90 e0       	ldi	r25, 0x00	; 0
		percent = 100;
	}
	else if(percent < -100){
		percent = -100;
	}
	if(percent<10 && percent>-10){
     57e:	9c 01       	movw	r18, r24
     580:	27 5f       	subi	r18, 0xF7	; 247
     582:	3f 4f       	sbci	r19, 0xFF	; 255
     584:	23 31       	cpi	r18, 0x13	; 19
     586:	31 05       	cpc	r19, r1
     588:	20 f4       	brcc	.+8      	; 0x592 <motorbox_set_percent+0x2a>
		motorbox_set_power(!POS_DIR, 0);
     58a:	60 e0       	ldi	r22, 0x00	; 0
     58c:	80 e0       	ldi	r24, 0x00	; 0
     58e:	e2 cf       	rjmp	.-60     	; 0x554 <motorbox_set_power>
     590:	08 95       	ret
	}
	else if(percent < 0){
     592:	99 23       	and	r25, r25
     594:	2c f4       	brge	.+10     	; 0x5a0 <motorbox_set_percent+0x38>
		motorbox_set_power(!POS_DIR, -percent +40);
     596:	68 e2       	ldi	r22, 0x28	; 40
     598:	68 1b       	sub	r22, r24
     59a:	80 e0       	ldi	r24, 0x00	; 0
     59c:	db cf       	rjmp	.-74     	; 0x554 <motorbox_set_power>
     59e:	08 95       	ret
	}
	else{
		motorbox_set_power(POS_DIR, percent +40);
     5a0:	68 e2       	ldi	r22, 0x28	; 40
     5a2:	68 0f       	add	r22, r24
     5a4:	81 e0       	ldi	r24, 0x01	; 1
     5a6:	d6 cf       	rjmp	.-84     	; 0x554 <motorbox_set_power>
     5a8:	08 95       	ret

000005aa <motorbox_reset_encoder>:
	encoder_data |= (reverse_byte(MOTORBOX_DATA_PIN)<<8);
	return -board_size/2-encoder_data;
}

void motorbox_reset_encoder(){
	clear_bit(MOTORBOX_CONTROLL_REG,ENCODER_RESET_NOT);
     5aa:	8e 98       	cbi	0x11, 6	; 17
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     5ac:	8a e6       	ldi	r24, 0x6A	; 106
     5ae:	8a 95       	dec	r24
     5b0:	f1 f7       	brne	.-4      	; 0x5ae <motorbox_reset_encoder+0x4>
     5b2:	00 c0       	rjmp	.+0      	; 0x5b4 <motorbox_reset_encoder+0xa>
	_delay_us(20);
	set_bit(MOTORBOX_CONTROLL_REG,ENCODER_RESET_NOT);
     5b4:	8e 9a       	sbi	0x11, 6	; 17
     5b6:	08 95       	ret

000005b8 <motorbox_init>:
 */ 

#include "MotorBox.h"

void motorbox_init(){
	MOTORBOX_CONTROLL_DDR |= (1<<ENCODER_OUTPUTENABLE_NOT)|(1<<ENCODER_RESET_NOT)|(1<<ENCODER_SELECTHIGHBIT)|(1<<MOTOR_ENABLE)|(1<<MOTOR_DIRECTION);
     5b8:	80 b3       	in	r24, 0x10	; 16
     5ba:	88 6f       	ori	r24, 0xF8	; 248
     5bc:	80 bb       	out	0x10, r24	; 16
	clear_bit(MOTORBOX_CONTROLL_REG,ENCODER_RESET_NOT);
     5be:	8e 98       	cbi	0x11, 6	; 17
	//Velger å ikke resette, skrur på motor
	MOTORBOX_CONTROLL_REG |= (1<<ENCODER_RESET_NOT)|(1<<MOTOR_ENABLE);
     5c0:	81 b3       	in	r24, 0x11	; 17
     5c2:	80 65       	ori	r24, 0x50	; 80
     5c4:	81 bb       	out	0x11, r24	; 17
	//Enabler output, velger lowbit, setter direction til -1
	MOTORBOX_CONTROLL_REG &= ~((1<<ENCODER_OUTPUTENABLE_NOT)|(1<<ENCODER_SELECTHIGHBIT)|(1<<MOTOR_DIRECTION));
     5c6:	81 b3       	in	r24, 0x11	; 17
     5c8:	87 75       	andi	r24, 0x57	; 87
     5ca:	81 bb       	out	0x11, r24	; 17
	motorbox_reset_encoder();
     5cc:	ee cf       	rjmp	.-36     	; 0x5aa <motorbox_reset_encoder>
     5ce:	08 95       	ret

000005d0 <reverse_byte>:
	_delay_us(20);
	set_bit(MOTORBOX_CONTROLL_REG,ENCODER_RESET_NOT);
}

uint8_t reverse_byte(uint8_t b) {
	b = (b & 0xF0) >> 4 | (b & 0x0F) << 4;
     5d0:	82 95       	swap	r24
	b = (b & 0xCC) >> 2 | (b & 0x33) << 2;
     5d2:	28 2f       	mov	r18, r24
     5d4:	23 73       	andi	r18, 0x33	; 51
     5d6:	22 0f       	add	r18, r18
     5d8:	22 0f       	add	r18, r18
     5da:	98 2f       	mov	r25, r24
     5dc:	9c 7c       	andi	r25, 0xCC	; 204
     5de:	96 95       	lsr	r25
     5e0:	96 95       	lsr	r25
     5e2:	92 2b       	or	r25, r18
	b = (b & 0xAA) >> 1 | (b & 0x55) << 1;
     5e4:	29 2f       	mov	r18, r25
     5e6:	25 75       	andi	r18, 0x55	; 85
     5e8:	22 0f       	add	r18, r18
     5ea:	9a 7a       	andi	r25, 0xAA	; 170
     5ec:	89 2f       	mov	r24, r25
     5ee:	86 95       	lsr	r24
	return b;
     5f0:	82 2b       	or	r24, r18
     5f2:	08 95       	ret

000005f4 <motorbox_get_encoder>:
	}
	//printf("%u \r",power);
	I2C_transmit(power,DAC_ADRESS);	
}

int16_t motorbox_get_encoder(){
     5f4:	cf 93       	push	r28
     5f6:	df 93       	push	r29
	set_bit(MOTORBOX_CONTROLL_REG,ENCODER_SELECTHIGHBIT);
     5f8:	8d 9a       	sbi	0x11, 5	; 17
     5fa:	8a e6       	ldi	r24, 0x6A	; 106
     5fc:	8a 95       	dec	r24
     5fe:	f1 f7       	brne	.-4      	; 0x5fc <motorbox_get_encoder+0x8>
     600:	00 c0       	rjmp	.+0      	; 0x602 <motorbox_get_encoder+0xe>
	_delay_us(20);
	uint16_t encoder_data = reverse_byte(MOTORBOX_DATA_PIN);;
     602:	80 91 06 01 	lds	r24, 0x0106
     606:	e4 df       	rcall	.-56     	; 0x5d0 <reverse_byte>
     608:	c8 2f       	mov	r28, r24
     60a:	d0 e0       	ldi	r29, 0x00	; 0
	clear_bit(MOTORBOX_CONTROLL_REG,ENCODER_SELECTHIGHBIT);
     60c:	8d 98       	cbi	0x11, 5	; 17
     60e:	8a e6       	ldi	r24, 0x6A	; 106
     610:	8a 95       	dec	r24
     612:	f1 f7       	brne	.-4      	; 0x610 <motorbox_get_encoder+0x1c>
     614:	00 c0       	rjmp	.+0      	; 0x616 <motorbox_get_encoder+0x22>
	_delay_us(20);
	encoder_data |= (reverse_byte(MOTORBOX_DATA_PIN)<<8);
     616:	80 91 06 01 	lds	r24, 0x0106
     61a:	da df       	rcall	.-76     	; 0x5d0 <reverse_byte>
     61c:	d8 2b       	or	r29, r24
	return -board_size/2-encoder_data;
}
     61e:	80 ed       	ldi	r24, 0xD0	; 208
     620:	9e ee       	ldi	r25, 0xEE	; 238
     622:	8c 1b       	sub	r24, r28
     624:	9d 0b       	sbc	r25, r29
     626:	df 91       	pop	r29
     628:	cf 91       	pop	r28
     62a:	08 95       	ret

0000062c <servo_init>:
 */ 
#include "servo.h"
#include "../MainInclude.h"

void servo_init(){
	set_bit(PWM_DDR, PWM_bit);
     62c:	25 9a       	sbi	0x04, 5	; 4
	
	//Setter fast PWM 9 bit, 0110, WGM10. MAX = 0x01FF
	TCCR1A |= (1<<WGM11);
     62e:	a0 e8       	ldi	r26, 0x80	; 128
     630:	b0 e0       	ldi	r27, 0x00	; 0
     632:	8c 91       	ld	r24, X
     634:	82 60       	ori	r24, 0x02	; 2
     636:	8c 93       	st	X, r24
	TCCR1B |= (1<<WGM12)|(1<<WGM13);
     638:	e1 e8       	ldi	r30, 0x81	; 129
     63a:	f0 e0       	ldi	r31, 0x00	; 0
     63c:	80 81       	ld	r24, Z
     63e:	88 61       	ori	r24, 0x18	; 24
     640:	80 83       	st	Z, r24
	
	//Clear OC1A on compare match, set OC1A at BOTTOM
	TCCR1A |= (1<<COM1A1);
     642:	8c 91       	ld	r24, X
     644:	80 68       	ori	r24, 0x80	; 128
     646:	8c 93       	st	X, r24
	
	//Clock prescaler
	TCCR1B |= (clock_scaler << CS10);
     648:	80 81       	ld	r24, Z
     64a:	82 60       	ori	r24, 0x02	; 2
     64c:	80 83       	st	Z, r24
	
	//TOP signalet
	ICR1 = duty_cycle_ms * F_CPU / clock_scaler_val;
     64e:	80 e4       	ldi	r24, 0x40	; 64
     650:	9c e9       	ldi	r25, 0x9C	; 156
     652:	90 93 87 00 	sts	0x0087, r25
     656:	80 93 86 00 	sts	0x0086, r24
	
	//OC1A er pwm signalet	går ut på PB5
	//OCR1A nivået for sette lav. 
	OCR1A = pulse_width_min * F_CPU / clock_scaler_val;
     65a:	88 e0       	ldi	r24, 0x08	; 8
     65c:	97 e0       	ldi	r25, 0x07	; 7
     65e:	90 93 89 00 	sts	0x0089, r25
     662:	80 93 88 00 	sts	0x0088, r24
     666:	08 95       	ret

00000668 <servo_set>:
}

void servo_set(int percent){
     668:	8c 39       	cpi	r24, 0x9C	; 156
     66a:	2f ef       	ldi	r18, 0xFF	; 255
     66c:	92 07       	cpc	r25, r18
     66e:	14 f4       	brge	.+4      	; 0x674 <servo_set+0xc>
     670:	8c e9       	ldi	r24, 0x9C	; 156
     672:	9f ef       	ldi	r25, 0xFF	; 255
     674:	85 36       	cpi	r24, 0x65	; 101
     676:	91 05       	cpc	r25, r1
     678:	14 f0       	brlt	.+4      	; 0x67e <servo_set+0x16>
     67a:	84 e6       	ldi	r24, 0x64	; 100
     67c:	90 e0       	ldi	r25, 0x00	; 0
		percent = 100;
	}
	else if(percent < -100){
		percent = -100;		
	}
	OCR1A = (pulse_width_neutral + ((pulse_width_max-pulse_width_min)/200)*(-percent))* F_CPU / clock_scaler_val;
     67e:	66 27       	eor	r22, r22
     680:	77 27       	eor	r23, r23
     682:	68 1b       	sub	r22, r24
     684:	79 0b       	sbc	r23, r25
     686:	88 27       	eor	r24, r24
     688:	77 fd       	sbrc	r23, 7
     68a:	80 95       	com	r24
     68c:	98 2f       	mov	r25, r24
     68e:	ba d4       	rcall	.+2420   	; 0x1004 <__floatsisf>
     690:	2b e9       	ldi	r18, 0x9B	; 155
     692:	33 e5       	ldi	r19, 0x53	; 83
     694:	49 ec       	ldi	r20, 0xC9	; 201
     696:	56 e3       	ldi	r21, 0x36	; 54
     698:	65 d5       	rcall	.+2762   	; 0x1164 <__mulsf3>
     69a:	26 ea       	ldi	r18, 0xA6	; 166
     69c:	3b e9       	ldi	r19, 0x9B	; 155
     69e:	44 ec       	ldi	r20, 0xC4	; 196
     6a0:	5a e3       	ldi	r21, 0x3A	; 58
     6a2:	ad d3       	rcall	.+1882   	; 0xdfe <__addsf3>
     6a4:	20 e0       	ldi	r18, 0x00	; 0
     6a6:	34 e2       	ldi	r19, 0x24	; 36
     6a8:	44 e7       	ldi	r20, 0x74	; 116
     6aa:	5b e4       	ldi	r21, 0x4B	; 75
     6ac:	5b d5       	rcall	.+2742   	; 0x1164 <__mulsf3>
     6ae:	20 e0       	ldi	r18, 0x00	; 0
     6b0:	30 e0       	ldi	r19, 0x00	; 0
     6b2:	40 e0       	ldi	r20, 0x00	; 0
     6b4:	5e e3       	ldi	r21, 0x3E	; 62
     6b6:	56 d5       	rcall	.+2732   	; 0x1164 <__mulsf3>
     6b8:	77 d4       	rcall	.+2286   	; 0xfa8 <__fixunssfsi>
     6ba:	70 93 89 00 	sts	0x0089, r23
     6be:	60 93 88 00 	sts	0x0088, r22
     6c2:	08 95       	ret

000006c4 <main>:
#include "MotorDrivers/Solenoid.h"
#include "SensorDrivers/HC-SR04.h"

#include <avr/interrupt.h>

int main(){
     6c4:	cf 93       	push	r28
     6c6:	df 93       	push	r29
     6c8:	cd b7       	in	r28, 0x3d	; 61
     6ca:	de b7       	in	r29, 0x3e	; 62
     6cc:	ce 54       	subi	r28, 0x4E	; 78
     6ce:	d1 09       	sbc	r29, r1
     6d0:	0f b6       	in	r0, 0x3f	; 63
     6d2:	f8 94       	cli
     6d4:	de bf       	out	0x3e, r29	; 62
     6d6:	0f be       	out	0x3f, r0	; 63
     6d8:	cd bf       	out	0x3d, r28	; 61
	sei(); // Global interrupt enable
     6da:	78 94       	sei
	//cli(); // Global interrupt disable
	
	/*INITIALISATION*/
	USART_init();
     6dc:	16 df       	rcall	.-468    	; 0x50a <USART_init>
	puts("Uart init done");
     6de:	89 e3       	ldi	r24, 0x39	; 57
     6e0:	92 e0       	ldi	r25, 0x02	; 2
     6e2:	0e 94 3e 0e 	call	0x1c7c	; 0x1c7c <puts>
	CAN_init();
     6e6:	06 de       	rcall	.-1012   	; 0x2f4 <CAN_init>
	puts("Can init done");
     6e8:	88 e4       	ldi	r24, 0x48	; 72
     6ea:	92 e0       	ldi	r25, 0x02	; 2
     6ec:	0e 94 3e 0e 	call	0x1c7c	; 0x1c7c <puts>
	servo_init();
     6f0:	9d df       	rcall	.-198    	; 0x62c <servo_init>
	puts("Servo init done");
     6f2:	86 e5       	ldi	r24, 0x56	; 86
     6f4:	92 e0       	ldi	r25, 0x02	; 2
     6f6:	0e 94 3e 0e 	call	0x1c7c	; 0x1c7c <puts>
	adc_init();
     6fa:	19 df       	rcall	.-462    	; 0x52e <adc_init>
	puts("ADC init done");
     6fc:	86 e6       	ldi	r24, 0x66	; 102
     6fe:	92 e0       	ldi	r25, 0x02	; 2
     700:	0e 94 3e 0e 	call	0x1c7c	; 0x1c7c <puts>
	I2C_init();
     704:	6a de       	rcall	.-812    	; 0x3da <I2C_init>
	puts("I2C init done");
     706:	84 e7       	ldi	r24, 0x74	; 116
     708:	92 e0       	ldi	r25, 0x02	; 2
     70a:	0e 94 3e 0e 	call	0x1c7c	; 0x1c7c <puts>
	motorbox_init();
     70e:	54 df       	rcall	.-344    	; 0x5b8 <motorbox_init>
	puts("Motor init done");
     710:	82 e8       	ldi	r24, 0x82	; 130
     712:	92 e0       	ldi	r25, 0x02	; 2
     714:	0e 94 3e 0e 	call	0x1c7c	; 0x1c7c <puts>
	HCSR04_inti();
     718:	d6 d1       	rcall	.+940    	; 0xac6 <HCSR04_inti>
	puts("Distance sensor init done");
     71a:	82 e9       	ldi	r24, 0x92	; 146
     71c:	92 e0       	ldi	r25, 0x02	; 2
     71e:	0e 94 3e 0e 	call	0x1c7c	; 0x1c7c <puts>
	SOLENOID_DDR |= 1<<SOLENOID_BIT;
     722:	82 9a       	sbi	0x10, 2	; 16
	set_bit(SOLENOID_PORT,SOLENOID_BIT);
     724:	8a 9a       	sbi	0x11, 2	; 17
	/*Tillstandsvariable*/
	interrupt CAN_interrupt;
	uint8_t new_msg;
	
	CAN_message msgInn0;
	msgInn0.length = 0;
     726:	1b 82       	std	Y+3, r1	; 0x03
	msgPoint.id = NODE1_CANID_0;
	msgPoint.data[CANMSG_PACKAGESPECIFIER] = PACKAGESPECIFIER_GAMEPOINT;
	
	ADC_signal adcSignal;
	Regulator regulator;
	regulator_init(&regulator);
     728:	ce 01       	movw	r24, r28
     72a:	0c 96       	adiw	r24, 0x0c	; 12
     72c:	bb d0       	rcall	.+374    	; 0x8a4 <regulator_init>
	puts("Regulator init done");
     72e:	8c ea       	ldi	r24, 0xAC	; 172
     730:	92 e0       	ldi	r25, 0x02	; 2
     732:	0e 94 3e 0e 	call	0x1c7c	; 0x1c7c <puts>
	//BURDE KJØØRE HCSR04_init(&S0_data) sånn som regulator_init
	HCSR04_data S0_data;
	HCSR04_data S1_data;
	//S0_data.queuePointer = 0;
	//S1_data.queuePointer = 0;
	S0_data.time = 0;
     736:	2f 96       	adiw	r28, 0x0f	; 15
     738:	1f ae       	std	Y+63, r1	; 0x3f
     73a:	2f 97       	sbiw	r28, 0x0f	; 15
	S0_data.pos_ref = 0;
     73c:	2e 96       	adiw	r28, 0x0e	; 14
     73e:	1f ae       	std	Y+63, r1	; 0x3f
     740:	1e ae       	std	Y+62, r1	; 0x3e
     742:	2e 97       	sbiw	r28, 0x0e	; 14
	
	uint8_t gameMode = GAMEMODE_OFF;
	
	uint8_t push = 0;
	
	puts("All init done");
     744:	80 ec       	ldi	r24, 0xC0	; 192
     746:	92 e0       	ldi	r25, 0x02	; 2
     748:	0e 94 3e 0e 	call	0x1c7c	; 0x1c7c <puts>
	int16_t joyPos = 0;
	
	
	uint8_t gameMode = GAMEMODE_OFF;
	
	uint8_t push = 0;
     74c:	a1 2c       	mov	r10, r1
	
	int16_t joySpeed = 0;
	int16_t joyPos = 0;
	
	
	uint8_t gameMode = GAMEMODE_OFF;
     74e:	b1 2c       	mov	r11, r1
		S1_data.mesurements[i] = 0;
	}*/
	
	
	int16_t joySpeed = 0;
	int16_t joyPos = 0;
     750:	c1 2c       	mov	r12, r1
     752:	d1 2c       	mov	r13, r1
		CAN_interrupt = CAN_int();
		switch(CAN_interrupt){
			case NOINT:
				break;
			case ERR:
				printf("CAN ERROR");
     754:	0f 2e       	mov	r0, r31
     756:	fe ec       	ldi	r31, 0xCE	; 206
     758:	ef 2e       	mov	r14, r31
     75a:	f2 e0       	ldi	r31, 0x02	; 2
     75c:	ff 2e       	mov	r15, r31
     75e:	f0 2d       	mov	r31, r0
				set_bit(SOLENOID_PORT,SOLENOID_BIT);
			}
		}
		else{
			//printf("OFF  \r");
			TCNT3 = 0;
     760:	0f 2e       	mov	r0, r31
     762:	f4 e9       	ldi	r31, 0x94	; 148
     764:	2f 2e       	mov	r2, r31
     766:	31 2c       	mov	r3, r1
     768:	f0 2d       	mov	r31, r0
	puts("All init done");
	while(1){
		//adc_measure(&adcSignal);
		//printf("%i   \r",dist_data.pos_ref);
		//puts("Adc measured");
		CAN_interrupt = CAN_int();
     76a:	b7 dd       	rcall	.-1170   	; 0x2da <CAN_int>
     76c:	18 2f       	mov	r17, r24
		switch(CAN_interrupt){
     76e:	86 30       	cpi	r24, 0x06	; 6
     770:	59 f0       	breq	.+22     	; 0x788 <main+0xc4>
     772:	87 30       	cpi	r24, 0x07	; 7
     774:	71 f0       	breq	.+28     	; 0x792 <main+0xce>
     776:	81 30       	cpi	r24, 0x01	; 1
     778:	81 f4       	brne	.+32     	; 0x79a <main+0xd6>
			case NOINT:
				break;
			case ERR:
				printf("CAN ERROR");
     77a:	ff 92       	push	r15
     77c:	ef 92       	push	r14
     77e:	0e 94 2d 0e 	call	0x1c5a	; 0x1c5a <printf>
				break;
     782:	0f 90       	pop	r0
     784:	0f 90       	pop	r0
     786:	09 c0       	rjmp	.+18     	; 0x79a <main+0xd6>
			case RX0:
				CAN_data_receive(&msgInn0, MCP_RXB0CTRL);
     788:	60 e6       	ldi	r22, 0x60	; 96
     78a:	ce 01       	movw	r24, r28
     78c:	01 96       	adiw	r24, 0x01	; 1
     78e:	4c dd       	rcall	.-1384   	; 0x228 <CAN_data_receive>
				//printf("RX0: %i\t%i   \t%i   \t%i   \r",msgInn0.data[CANMSG_PACKAGESPECIFIER],msgInn0.data[CANMSG_BTNR_BYTE],msgInn0.data[CANMSG_SLIDERR_BYTE],msgInn0.data[CANMSG_JSX_BYTE]);
				break;
     790:	04 c0       	rjmp	.+8      	; 0x79a <main+0xd6>
			case RX1:
				CAN_data_receive(&msgInn0, MCP_RXB1CTRL);
     792:	60 e7       	ldi	r22, 0x70	; 112
     794:	ce 01       	movw	r24, r28
     796:	01 96       	adiw	r24, 0x01	; 1
     798:	47 dd       	rcall	.-1394   	; 0x228 <CAN_data_receive>
				//printf("RX0: %i\t%i   \t%i   \t%i   \r",msgInn0.data[CANMSG_PACKAGESPECIFIER],msgInn0.data[CANMSG_BTNR_BYTE],msgInn0.data[CANMSG_SLIDERR_BYTE],msgInn0.data[CANMSG_JSX_BYTE]);
				break;
			default:
				break;
		}
		CAN_int_clear(CAN_interrupt);
     79a:	81 2f       	mov	r24, r17
     79c:	16 de       	rcall	.-980    	; 0x3ca <CAN_int_clear>
		//puts("Caned");
		if(msgInn0.length){
     79e:	8b 81       	ldd	r24, Y+3	; 0x03
     7a0:	88 23       	and	r24, r24
     7a2:	51 f0       	breq	.+20     	; 0x7b8 <main+0xf4>
			switch(msgInn0.data[CANMSG_PACKAGESPECIFIER]){
     7a4:	8c 81       	ldd	r24, Y+4	; 0x04
     7a6:	88 23       	and	r24, r24
     7a8:	19 f0       	breq	.+6      	; 0x7b0 <main+0xec>
     7aa:	81 30       	cpi	r24, 0x01	; 1
     7ac:	19 f0       	breq	.+6      	; 0x7b4 <main+0xf0>
     7ae:	04 c0       	rjmp	.+8      	; 0x7b8 <main+0xf4>
				case PACKAGESPECIFIER_MOTORSIGNALS:
					msgInn0.length = 0;
     7b0:	1b 82       	std	Y+3, r1	; 0x03
				break;
     7b2:	02 c0       	rjmp	.+4      	; 0x7b8 <main+0xf4>
				case PACKAGESPECIFIER_GAMEMODE:
					gameMode = msgInn0.data[GAMEMODE_MODE_BYTE];
     7b4:	bd 80       	ldd	r11, Y+5	; 0x05
					msgInn0.length = 0;
     7b6:	1b 82       	std	Y+3, r1	; 0x03
			}
			
		}
		
		
		if(gameMode != GAMEMODE_OFF){
     7b8:	bb 20       	and	r11, r11
     7ba:	09 f4       	brne	.+2      	; 0x7be <main+0xfa>
     7bc:	6b c0       	rjmp	.+214    	; 0x894 <main+0x1d0>
			//printf("%i\r\n",msgInn0.data[CANMSG_SLIDERR_BYTE]);
			servo_set(msgInn0.data[CANMSG_SLIDERR_BYTE]);
     7be:	8e 81       	ldd	r24, Y+6	; 0x06
     7c0:	99 27       	eor	r25, r25
     7c2:	87 fd       	sbrc	r24, 7
     7c4:	90 95       	com	r25
     7c6:	50 df       	rcall	.-352    	; 0x668 <servo_set>
			regulator.dt = TCNT3*1.0/((F_CPU/64)*1.0);
     7c8:	f1 01       	movw	r30, r2
     7ca:	60 81       	ld	r22, Z
     7cc:	71 81       	ldd	r23, Z+1	; 0x01
     7ce:	80 e0       	ldi	r24, 0x00	; 0
     7d0:	90 e0       	ldi	r25, 0x00	; 0
     7d2:	16 d4       	rcall	.+2092   	; 0x1000 <__floatunsisf>
     7d4:	20 e0       	ldi	r18, 0x00	; 0
     7d6:	34 e2       	ldi	r19, 0x24	; 36
     7d8:	44 e7       	ldi	r20, 0x74	; 116
     7da:	58 e4       	ldi	r21, 0x48	; 72
     7dc:	78 d3       	rcall	.+1776   	; 0xece <__divsf3>
     7de:	2c 96       	adiw	r28, 0x0c	; 12
     7e0:	6c af       	std	Y+60, r22	; 0x3c
     7e2:	7d af       	std	Y+61, r23	; 0x3d
     7e4:	8e af       	std	Y+62, r24	; 0x3e
     7e6:	9f af       	std	Y+63, r25	; 0x3f
     7e8:	2c 97       	sbiw	r28, 0x0c	; 12
			TCNT3 = 0;	
     7ea:	f1 01       	movw	r30, r2
     7ec:	11 82       	std	Z+1, r1	; 0x01
     7ee:	10 82       	st	Z, r1
			if(gameMode == GAMEMODE_JS){
     7f0:	f1 e0       	ldi	r31, 0x01	; 1
     7f2:	bf 12       	cpse	r11, r31
     7f4:	29 c0       	rjmp	.+82     	; 0x848 <main+0x184>
				//printf("JS  \r");
				joySpeed = msgInn0.data[CANMSG_JSX_BYTE];
				joyPos += get_pos_from_percent(joySpeed)* regulator.dt * CONTROLLER_GAIN;
     7f6:	8f 81       	ldd	r24, Y+7	; 0x07
     7f8:	61 d1       	rcall	.+706    	; 0xabc <get_pos_from_percent>
     7fa:	4c 01       	movw	r8, r24
     7fc:	b6 01       	movw	r22, r12
     7fe:	88 27       	eor	r24, r24
     800:	77 fd       	sbrc	r23, 7
     802:	80 95       	com	r24
     804:	98 2f       	mov	r25, r24
     806:	fe d3       	rcall	.+2044   	; 0x1004 <__floatsisf>
     808:	2b 01       	movw	r4, r22
     80a:	3c 01       	movw	r6, r24
     80c:	b4 01       	movw	r22, r8
     80e:	88 27       	eor	r24, r24
     810:	77 fd       	sbrc	r23, 7
     812:	80 95       	com	r24
     814:	98 2f       	mov	r25, r24
     816:	f6 d3       	rcall	.+2028   	; 0x1004 <__floatsisf>
     818:	2c 96       	adiw	r28, 0x0c	; 12
     81a:	2c ad       	ldd	r18, Y+60	; 0x3c
     81c:	3d ad       	ldd	r19, Y+61	; 0x3d
     81e:	4e ad       	ldd	r20, Y+62	; 0x3e
     820:	5f ad       	ldd	r21, Y+63	; 0x3f
     822:	2c 97       	sbiw	r28, 0x0c	; 12
     824:	9f d4       	rcall	.+2366   	; 0x1164 <__mulsf3>
     826:	9b 01       	movw	r18, r22
     828:	ac 01       	movw	r20, r24
     82a:	e9 d2       	rcall	.+1490   	; 0xdfe <__addsf3>
     82c:	9b 01       	movw	r18, r22
     82e:	ac 01       	movw	r20, r24
     830:	c3 01       	movw	r24, r6
     832:	b2 01       	movw	r22, r4
     834:	e4 d2       	rcall	.+1480   	; 0xdfe <__addsf3>
     836:	b3 d3       	rcall	.+1894   	; 0xf9e <__fixsfsi>
     838:	6b 01       	movw	r12, r22
				//printf("%i\r",joyPos);
				regulator_increment(&regulator,joyPos);
     83a:	ce 01       	movw	r24, r28
     83c:	0c 96       	adiw	r24, 0x0c	; 12
     83e:	6f d0       	rcall	.+222    	; 0x91e <regulator_increment>
				push = msgInn0.data[CANMSG_BTNR_BYTE] & (1<<CANMSG_BTNR_BIT);
     840:	8d 81       	ldd	r24, Y+5	; 0x05
     842:	81 70       	andi	r24, 0x01	; 1
     844:	a8 2e       	mov	r10, r24
     846:	13 c0       	rjmp	.+38     	; 0x86e <main+0x1aa>
			}
			else if(gameMode == GAMEMODE_SENS){
     848:	22 e0       	ldi	r18, 0x02	; 2
     84a:	b2 12       	cpse	r11, r18
     84c:	10 c0       	rjmp	.+32     	; 0x86e <main+0x1aa>
				//printf("SENS  \r");
				HCSR04_update_ref(&S0_data,SENSOR0);
     84e:	60 e0       	ldi	r22, 0x00	; 0
     850:	ce 01       	movw	r24, r28
     852:	84 5b       	subi	r24, 0xB4	; 180
     854:	9f 4f       	sbci	r25, 0xFF	; 255
     856:	95 d2       	rcall	.+1322   	; 0xd82 <HCSR04_update_ref>
				//HCSR04_update_ref(&S1_data,SENSOR1);
				regulator_increment(&regulator,S0_data.pos_ref);
     858:	2e 96       	adiw	r28, 0x0e	; 14
     85a:	6e ad       	ldd	r22, Y+62	; 0x3e
     85c:	7f ad       	ldd	r23, Y+63	; 0x3f
     85e:	2e 97       	sbiw	r28, 0x0e	; 14
     860:	ce 01       	movw	r24, r28
     862:	0c 96       	adiw	r24, 0x0c	; 12
     864:	5c d0       	rcall	.+184    	; 0x91e <regulator_increment>
				}
				else push = 0;
				
				//printf("Sens: %i    \tEncod: %i    \r",S0_data.pos_ref,motorbox_get_encoder());
			}
			motorbox_set_percent(regulator.u);
     866:	88 8d       	ldd	r24, Y+24	; 0x18
     868:	99 8d       	ldd	r25, Y+25	; 0x19
     86a:	7e de       	rcall	.-772    	; 0x568 <motorbox_set_percent>
     86c:	10 c0       	rjmp	.+32     	; 0x88e <main+0x1ca>
     86e:	88 8d       	ldd	r24, Y+24	; 0x18
     870:	99 8d       	ldd	r25, Y+25	; 0x19
     872:	7a de       	rcall	.-780    	; 0x568 <motorbox_set_percent>
			
			if(push){
     874:	aa 20       	and	r10, r10
     876:	59 f0       	breq	.+22     	; 0x88e <main+0x1ca>
				clear_bit(SOLENOID_PORT,SOLENOID_BIT);
     878:	8a 98       	cbi	0x11, 2	; 17
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     87a:	8f ef       	ldi	r24, 0xFF	; 255
     87c:	91 ee       	ldi	r25, 0xE1	; 225
     87e:	e4 e0       	ldi	r30, 0x04	; 4
     880:	81 50       	subi	r24, 0x01	; 1
     882:	90 40       	sbci	r25, 0x00	; 0
     884:	e0 40       	sbci	r30, 0x00	; 0
     886:	e1 f7       	brne	.-8      	; 0x880 <main+0x1bc>
     888:	00 c0       	rjmp	.+0      	; 0x88a <main+0x1c6>
     88a:	00 00       	nop
     88c:	6e cf       	rjmp	.-292    	; 0x76a <main+0xa6>
				_delay_ms(100);
			}
			else{
				set_bit(SOLENOID_PORT,SOLENOID_BIT);
     88e:	8a 9a       	sbi	0x11, 2	; 17
     890:	a1 2c       	mov	r10, r1
     892:	6b cf       	rjmp	.-298    	; 0x76a <main+0xa6>
			}
		}
		else{
			//printf("OFF  \r");
			TCNT3 = 0;
     894:	f1 01       	movw	r30, r2
     896:	11 82       	std	Z+1, r1	; 0x01
     898:	10 82       	st	Z, r1
			motorbox_set_percent(0);
     89a:	80 e0       	ldi	r24, 0x00	; 0
     89c:	90 e0       	ldi	r25, 0x00	; 0
     89e:	64 de       	rcall	.-824    	; 0x568 <motorbox_set_percent>
			motorbox_reset_encoder();
     8a0:	84 de       	rcall	.-760    	; 0x5aa <motorbox_reset_encoder>
     8a2:	63 cf       	rjmp	.-314    	; 0x76a <main+0xa6>

000008a4 <regulator_init>:
 * Created: 06.11.2015 11:02:05
 *  Author: sverrevr
 */ 
#include "regulator.h"

void regulator_init(Regulator* regulator){
     8a4:	dc 01       	movw	r26, r24
	regulator->P = 20;
     8a6:	40 e0       	ldi	r20, 0x00	; 0
     8a8:	50 e0       	ldi	r21, 0x00	; 0
     8aa:	60 ea       	ldi	r22, 0xA0	; 160
     8ac:	71 e4       	ldi	r23, 0x41	; 65
     8ae:	4d 93       	st	X+, r20
     8b0:	5d 93       	st	X+, r21
     8b2:	6d 93       	st	X+, r22
     8b4:	7c 93       	st	X, r23
     8b6:	13 97       	sbiw	r26, 0x03	; 3
	regulator->I = 10;
     8b8:	40 e0       	ldi	r20, 0x00	; 0
     8ba:	50 e0       	ldi	r21, 0x00	; 0
     8bc:	60 e2       	ldi	r22, 0x20	; 32
     8be:	71 e4       	ldi	r23, 0x41	; 65
     8c0:	14 96       	adiw	r26, 0x04	; 4
     8c2:	4d 93       	st	X+, r20
     8c4:	5d 93       	st	X+, r21
     8c6:	6d 93       	st	X+, r22
     8c8:	7c 93       	st	X, r23
     8ca:	17 97       	sbiw	r26, 0x07	; 7
	regulator->D = 0.7;
     8cc:	43 e3       	ldi	r20, 0x33	; 51
     8ce:	53 e3       	ldi	r21, 0x33	; 51
     8d0:	63 e3       	ldi	r22, 0x33	; 51
     8d2:	7f e3       	ldi	r23, 0x3F	; 63
     8d4:	18 96       	adiw	r26, 0x08	; 8
     8d6:	4d 93       	st	X+, r20
     8d8:	5d 93       	st	X+, r21
     8da:	6d 93       	st	X+, r22
     8dc:	7c 93       	st	X, r23
     8de:	1b 97       	sbiw	r26, 0x0b	; 11
	regulator->u= 0;
     8e0:	1d 96       	adiw	r26, 0x0d	; 13
     8e2:	1c 92       	st	X, r1
     8e4:	1e 92       	st	-X, r1
     8e6:	1c 97       	sbiw	r26, 0x0c	; 12
	regulator->integralValue = 0.0f;
     8e8:	1e 96       	adiw	r26, 0x0e	; 14
     8ea:	1d 92       	st	X+, r1
     8ec:	1d 92       	st	X+, r1
     8ee:	1d 92       	st	X+, r1
     8f0:	1c 92       	st	X, r1
     8f2:	51 97       	sbiw	r26, 0x11	; 17
     8f4:	fc 01       	movw	r30, r24
     8f6:	72 96       	adiw	r30, 0x12	; 18
	for(uint8_t i=0;i<DERIVATIVE_SAMPLES;++i){
     8f8:	80 e0       	ldi	r24, 0x00	; 0
		regulator->derivativeHistory[i] = 0;
     8fa:	11 92       	st	Z+, r1
     8fc:	11 92       	st	Z+, r1
     8fe:	11 92       	st	Z+, r1
     900:	11 92       	st	Z+, r1
	regulator->P = 20;
	regulator->I = 10;
	regulator->D = 0.7;
	regulator->u= 0;
	regulator->integralValue = 0.0f;
	for(uint8_t i=0;i<DERIVATIVE_SAMPLES;++i){
     902:	8f 5f       	subi	r24, 0xFF	; 255
     904:	8a 30       	cpi	r24, 0x0A	; 10
     906:	c9 f7       	brne	.-14     	; 0x8fa <regulator_init+0x56>
		regulator->derivativeHistory[i] = 0;
	}
	regulator->derivativePointer = 0;
     908:	da 96       	adiw	r26, 0x3a	; 58
     90a:	1c 92       	st	X, r1
     90c:	da 97       	sbiw	r26, 0x3a	; 58
	//regulator->refPosValue = 0.0f;
	regulator->prevVal = 0;
     90e:	db 96       	adiw	r26, 0x3b	; 59
     910:	1c 92       	st	X, r1
	float dt = 0;
	/* Setter opp klokken som beregner tiden mellom hver incrementering*/
	//Bruker timer/counter 3 med normal opperation
	TCCR3B |= (0<<CS32)|(1<<CS31)|(1<<CS30); //aktiverer, med clock/1 prescaler. Kan da telle i 4ms, dette er for lite?
     912:	e1 e9       	ldi	r30, 0x91	; 145
     914:	f0 e0       	ldi	r31, 0x00	; 0
     916:	80 81       	ld	r24, Z
     918:	83 60       	ori	r24, 0x03	; 3
     91a:	80 83       	st	Z, r24
     91c:	08 95       	ret

0000091e <regulator_increment>:
}

void regulator_increment(Regulator* regulator, int16_t pos_ref){
     91e:	2f 92       	push	r2
     920:	3f 92       	push	r3
     922:	4f 92       	push	r4
     924:	5f 92       	push	r5
     926:	6f 92       	push	r6
     928:	7f 92       	push	r7
     92a:	8f 92       	push	r8
     92c:	9f 92       	push	r9
     92e:	af 92       	push	r10
     930:	bf 92       	push	r11
     932:	cf 92       	push	r12
     934:	df 92       	push	r13
     936:	ef 92       	push	r14
     938:	ff 92       	push	r15
     93a:	0f 93       	push	r16
     93c:	1f 93       	push	r17
     93e:	cf 93       	push	r28
     940:	df 93       	push	r29
     942:	00 d0       	rcall	.+0      	; 0x944 <regulator_increment+0x26>
     944:	cd b7       	in	r28, 0x3d	; 61
     946:	de b7       	in	r29, 0x3e	; 62
     948:	8c 01       	movw	r16, r24
     94a:	7b 01       	movw	r14, r22
	int16_t encoderPos = motorbox_get_encoder();
     94c:	53 de       	rcall	.-858    	; 0x5f4 <motorbox_get_encoder>
	int16_t avvik = (pos_ref-encoderPos)/(board_size/100); //I prosent, -100er motor helt til høyre, mens vi vil helt til venstre
     94e:	97 01       	movw	r18, r14
     950:	28 1b       	sub	r18, r24
     952:	39 0b       	sbc	r19, r25
     954:	c9 01       	movw	r24, r18
     956:	68 e5       	ldi	r22, 0x58	; 88
     958:	70 e0       	ldi	r23, 0x00	; 0
     95a:	0e 94 b0 0c 	call	0x1960	; 0x1960 <__divmodhi4>
     95e:	1b 01       	movw	r2, r22
	regulator->integralValue+=avvik*regulator->dt;
     960:	88 27       	eor	r24, r24
     962:	77 fd       	sbrc	r23, 7
     964:	80 95       	com	r24
     966:	98 2f       	mov	r25, r24
     968:	4d d3       	rcall	.+1690   	; 0x1004 <__floatsisf>
     96a:	4b 01       	movw	r8, r22
     96c:	5c 01       	movw	r10, r24
     96e:	f8 01       	movw	r30, r16
     970:	44 ac       	ldd	r4, Z+60	; 0x3c
     972:	55 ac       	ldd	r5, Z+61	; 0x3d
     974:	66 ac       	ldd	r6, Z+62	; 0x3e
     976:	77 ac       	ldd	r7, Z+63	; 0x3f
     978:	a3 01       	movw	r20, r6
     97a:	92 01       	movw	r18, r4
     97c:	f3 d3       	rcall	.+2022   	; 0x1164 <__mulsf3>
     97e:	f8 01       	movw	r30, r16
     980:	26 85       	ldd	r18, Z+14	; 0x0e
     982:	37 85       	ldd	r19, Z+15	; 0x0f
     984:	40 89       	ldd	r20, Z+16	; 0x10
     986:	51 89       	ldd	r21, Z+17	; 0x11
     988:	3a d2       	rcall	.+1140   	; 0xdfe <__addsf3>
     98a:	6b 01       	movw	r12, r22
     98c:	7c 01       	movw	r14, r24
     98e:	f8 01       	movw	r30, r16
     990:	66 87       	std	Z+14, r22	; 0x0e
     992:	77 87       	std	Z+15, r23	; 0x0f
     994:	80 8b       	std	Z+16, r24	; 0x10
     996:	91 8b       	std	Z+17, r25	; 0x11
	float derivatLedd = 0;
	float sum = 0;
	if(regulator->dt != 0){
     998:	20 e0       	ldi	r18, 0x00	; 0
     99a:	30 e0       	ldi	r19, 0x00	; 0
     99c:	a9 01       	movw	r20, r18
     99e:	c3 01       	movw	r24, r6
     9a0:	b2 01       	movw	r22, r4
     9a2:	91 d2       	rcall	.+1314   	; 0xec6 <__cmpsf2>
     9a4:	88 23       	and	r24, r24
     9a6:	09 f4       	brne	.+2      	; 0x9aa <regulator_increment+0x8c>
     9a8:	45 c0       	rjmp	.+138    	; 0xa34 <regulator_increment+0x116>
		regulator->derivativeHistory[regulator->derivativePointer] = (avvik-regulator->prevVal)/regulator->dt;
     9aa:	f8 01       	movw	r30, r16
     9ac:	f2 ad       	ldd	r31, Z+58	; 0x3a
     9ae:	f9 83       	std	Y+1, r31	; 0x01
     9b0:	98 01       	movw	r18, r16
     9b2:	84 e0       	ldi	r24, 0x04	; 4
     9b4:	f8 9f       	mul	r31, r24
     9b6:	20 0d       	add	r18, r0
     9b8:	31 1d       	adc	r19, r1
     9ba:	11 24       	eor	r1, r1
     9bc:	3b 83       	std	Y+3, r19	; 0x03
     9be:	2a 83       	std	Y+2, r18	; 0x02
     9c0:	f8 01       	movw	r30, r16
     9c2:	83 ad       	ldd	r24, Z+59	; 0x3b
     9c4:	b1 01       	movw	r22, r2
     9c6:	68 1b       	sub	r22, r24
     9c8:	71 09       	sbc	r23, r1
     9ca:	87 fd       	sbrc	r24, 7
     9cc:	73 95       	inc	r23
     9ce:	88 27       	eor	r24, r24
     9d0:	77 fd       	sbrc	r23, 7
     9d2:	80 95       	com	r24
     9d4:	98 2f       	mov	r25, r24
     9d6:	16 d3       	rcall	.+1580   	; 0x1004 <__floatsisf>
     9d8:	a3 01       	movw	r20, r6
     9da:	92 01       	movw	r18, r4
     9dc:	78 d2       	rcall	.+1264   	; 0xece <__divsf3>
     9de:	ea 81       	ldd	r30, Y+2	; 0x02
     9e0:	fb 81       	ldd	r31, Y+3	; 0x03
     9e2:	62 8b       	std	Z+18, r22	; 0x12
     9e4:	73 8b       	std	Z+19, r23	; 0x13
     9e6:	84 8b       	std	Z+20, r24	; 0x14
     9e8:	95 8b       	std	Z+21, r25	; 0x15
		regulator->derivativePointer ++;
     9ea:	89 81       	ldd	r24, Y+1	; 0x01
     9ec:	8f 5f       	subi	r24, 0xFF	; 255
		if(regulator->derivativePointer >= DERIVATIVE_SAMPLES){regulator->derivativePointer = 0; }
     9ee:	8a 30       	cpi	r24, 0x0A	; 10
     9f0:	18 f4       	brcc	.+6      	; 0x9f8 <regulator_increment+0xda>
	regulator->integralValue+=avvik*regulator->dt;
	float derivatLedd = 0;
	float sum = 0;
	if(regulator->dt != 0){
		regulator->derivativeHistory[regulator->derivativePointer] = (avvik-regulator->prevVal)/regulator->dt;
		regulator->derivativePointer ++;
     9f2:	f8 01       	movw	r30, r16
     9f4:	82 af       	std	Z+58, r24	; 0x3a
     9f6:	02 c0       	rjmp	.+4      	; 0x9fc <regulator_increment+0xde>
		if(regulator->derivativePointer >= DERIVATIVE_SAMPLES){regulator->derivativePointer = 0; }
     9f8:	f8 01       	movw	r30, r16
     9fa:	12 ae       	std	Z+58, r1	; 0x3a
     9fc:	28 01       	movw	r4, r16
     9fe:	f2 e1       	ldi	r31, 0x12	; 18
     a00:	4f 0e       	add	r4, r31
     a02:	51 1c       	adc	r5, r1
	/* Setter opp klokken som beregner tiden mellom hver incrementering*/
	//Bruker timer/counter 3 med normal opperation
	TCCR3B |= (0<<CS32)|(1<<CS31)|(1<<CS30); //aktiverer, med clock/1 prescaler. Kan da telle i 4ms, dette er for lite?
}

void regulator_increment(Regulator* regulator, int16_t pos_ref){
     a04:	0f 2e       	mov	r0, r31
     a06:	fa e0       	ldi	r31, 0x0A	; 10
     a08:	7f 2e       	mov	r7, r31
     a0a:	f0 2d       	mov	r31, r0
	int16_t encoderPos = motorbox_get_encoder();
	int16_t avvik = (pos_ref-encoderPos)/(board_size/100); //I prosent, -100er motor helt til høyre, mens vi vil helt til venstre
	regulator->integralValue+=avvik*regulator->dt;
	float derivatLedd = 0;
	float sum = 0;
     a0c:	60 e0       	ldi	r22, 0x00	; 0
     a0e:	70 e0       	ldi	r23, 0x00	; 0
     a10:	cb 01       	movw	r24, r22
	if(regulator->dt != 0){
		regulator->derivativeHistory[regulator->derivativePointer] = (avvik-regulator->prevVal)/regulator->dt;
		regulator->derivativePointer ++;
		if(regulator->derivativePointer >= DERIVATIVE_SAMPLES){regulator->derivativePointer = 0; }
		for(uint8_t i = 0; i < DERIVATIVE_SAMPLES; ++i){
			sum += regulator->derivativeHistory[i];
     a12:	f2 01       	movw	r30, r4
     a14:	21 91       	ld	r18, Z+
     a16:	31 91       	ld	r19, Z+
     a18:	41 91       	ld	r20, Z+
     a1a:	51 91       	ld	r21, Z+
     a1c:	2f 01       	movw	r4, r30
     a1e:	ef d1       	rcall	.+990    	; 0xdfe <__addsf3>
     a20:	7a 94       	dec	r7
	float sum = 0;
	if(regulator->dt != 0){
		regulator->derivativeHistory[regulator->derivativePointer] = (avvik-regulator->prevVal)/regulator->dt;
		regulator->derivativePointer ++;
		if(regulator->derivativePointer >= DERIVATIVE_SAMPLES){regulator->derivativePointer = 0; }
		for(uint8_t i = 0; i < DERIVATIVE_SAMPLES; ++i){
     a22:	b9 f7       	brne	.-18     	; 0xa12 <regulator_increment+0xf4>
			sum += regulator->derivativeHistory[i];
		}
		derivatLedd = sum/DERIVATIVE_SAMPLES;
     a24:	20 e0       	ldi	r18, 0x00	; 0
     a26:	30 e0       	ldi	r19, 0x00	; 0
     a28:	40 e2       	ldi	r20, 0x20	; 32
     a2a:	51 e4       	ldi	r21, 0x41	; 65
     a2c:	50 d2       	rcall	.+1184   	; 0xece <__divsf3>
     a2e:	2b 01       	movw	r4, r22
     a30:	3c 01       	movw	r6, r24
     a32:	03 c0       	rjmp	.+6      	; 0xa3a <regulator_increment+0x11c>

void regulator_increment(Regulator* regulator, int16_t pos_ref){
	int16_t encoderPos = motorbox_get_encoder();
	int16_t avvik = (pos_ref-encoderPos)/(board_size/100); //I prosent, -100er motor helt til høyre, mens vi vil helt til venstre
	regulator->integralValue+=avvik*regulator->dt;
	float derivatLedd = 0;
     a34:	41 2c       	mov	r4, r1
     a36:	51 2c       	mov	r5, r1
     a38:	32 01       	movw	r6, r4
		}
		derivatLedd = sum/DERIVATIVE_SAMPLES;
	}
	//printf("%f\r", derivatLedd);
	
	regulator->u =  avvik * regulator->P + regulator->integralValue * regulator->I + derivatLedd * regulator->D;
     a3a:	f8 01       	movw	r30, r16
     a3c:	20 81       	ld	r18, Z
     a3e:	31 81       	ldd	r19, Z+1	; 0x01
     a40:	42 81       	ldd	r20, Z+2	; 0x02
     a42:	53 81       	ldd	r21, Z+3	; 0x03
     a44:	c5 01       	movw	r24, r10
     a46:	b4 01       	movw	r22, r8
     a48:	8d d3       	rcall	.+1818   	; 0x1164 <__mulsf3>
     a4a:	4b 01       	movw	r8, r22
     a4c:	5c 01       	movw	r10, r24
     a4e:	f8 01       	movw	r30, r16
     a50:	24 81       	ldd	r18, Z+4	; 0x04
     a52:	35 81       	ldd	r19, Z+5	; 0x05
     a54:	46 81       	ldd	r20, Z+6	; 0x06
     a56:	57 81       	ldd	r21, Z+7	; 0x07
     a58:	c7 01       	movw	r24, r14
     a5a:	b6 01       	movw	r22, r12
     a5c:	83 d3       	rcall	.+1798   	; 0x1164 <__mulsf3>
     a5e:	9b 01       	movw	r18, r22
     a60:	ac 01       	movw	r20, r24
     a62:	c5 01       	movw	r24, r10
     a64:	b4 01       	movw	r22, r8
     a66:	cb d1       	rcall	.+918    	; 0xdfe <__addsf3>
     a68:	6b 01       	movw	r12, r22
     a6a:	7c 01       	movw	r14, r24
     a6c:	f8 01       	movw	r30, r16
     a6e:	20 85       	ldd	r18, Z+8	; 0x08
     a70:	31 85       	ldd	r19, Z+9	; 0x09
     a72:	42 85       	ldd	r20, Z+10	; 0x0a
     a74:	53 85       	ldd	r21, Z+11	; 0x0b
     a76:	c3 01       	movw	r24, r6
     a78:	b2 01       	movw	r22, r4
     a7a:	74 d3       	rcall	.+1768   	; 0x1164 <__mulsf3>
     a7c:	9b 01       	movw	r18, r22
     a7e:	ac 01       	movw	r20, r24
     a80:	c7 01       	movw	r24, r14
     a82:	b6 01       	movw	r22, r12
     a84:	bc d1       	rcall	.+888    	; 0xdfe <__addsf3>
     a86:	8b d2       	rcall	.+1302   	; 0xf9e <__fixsfsi>
     a88:	f8 01       	movw	r30, r16
     a8a:	75 87       	std	Z+13, r23	; 0x0d
     a8c:	64 87       	std	Z+12, r22	; 0x0c
	regulator->prevVal = avvik;
     a8e:	23 ae       	std	Z+59, r2	; 0x3b
}
     a90:	0f 90       	pop	r0
     a92:	0f 90       	pop	r0
     a94:	0f 90       	pop	r0
     a96:	df 91       	pop	r29
     a98:	cf 91       	pop	r28
     a9a:	1f 91       	pop	r17
     a9c:	0f 91       	pop	r16
     a9e:	ff 90       	pop	r15
     aa0:	ef 90       	pop	r14
     aa2:	df 90       	pop	r13
     aa4:	cf 90       	pop	r12
     aa6:	bf 90       	pop	r11
     aa8:	af 90       	pop	r10
     aaa:	9f 90       	pop	r9
     aac:	8f 90       	pop	r8
     aae:	7f 90       	pop	r7
     ab0:	6f 90       	pop	r6
     ab2:	5f 90       	pop	r5
     ab4:	4f 90       	pop	r4
     ab6:	3f 90       	pop	r3
     ab8:	2f 90       	pop	r2
     aba:	08 95       	ret

00000abc <get_pos_from_percent>:
int16_t get_pos_from_percent(int8_t percent){
	return (board_size/200) * percent;
     abc:	2c e2       	ldi	r18, 0x2C	; 44
     abe:	82 02       	muls	r24, r18
     ac0:	c0 01       	movw	r24, r0
     ac2:	11 24       	eor	r1, r1
     ac4:	08 95       	ret

00000ac6 <HCSR04_inti>:
volatile uint16_t nextSensor = SENSOR0;

void HCSR04_inti(){
	
	//porter
	set_bit(S0_TRIG_DDR,S0_TRIG_BIT);
     ac6:	3f 9a       	sbi	0x07, 7	; 7
	clear_bit(S0_ECHO_DDR,S0_ECHO_BIT);
     ac8:	3a 98       	cbi	0x07, 2	; 7
	set_bit(S1_TRIG_DDR,S1_TRIG_BIT);
     aca:	3e 9a       	sbi	0x07, 6	; 7
	clear_bit(S1_ECHO_DDR,S1_ECHO_BIT);
     acc:	3b 98       	cbi	0x07, 3	; 7
	
	//Echo intterupt
	EICRA |= (1<<ISC21)|(1<<ISC20); //Set ISC20 to 0 to interrupt on falling edge
     ace:	e9 e6       	ldi	r30, 0x69	; 105
     ad0:	f0 e0       	ldi	r31, 0x00	; 0
     ad2:	80 81       	ld	r24, Z
     ad4:	80 63       	ori	r24, 0x30	; 48
     ad6:	80 83       	st	Z, r24
	set_bit(EIMSK,INT2);	//Enables interrupt
     ad8:	ea 9a       	sbi	0x1d, 2	; 29
	EICRA |= (1<<ISC31)|(1<<ISC30);
     ada:	80 81       	ld	r24, Z
     adc:	80 6c       	ori	r24, 0xC0	; 192
     ade:	80 83       	st	Z, r24
	set_bit(EIMSK,INT3);
     ae0:	eb 9a       	sbi	0x1d, 3	; 29
	
	//Using timer 4 for both.
	//TCCR4B |= 0b011<<CS40; //aktiver med 1/64 prescaler
	//TCNT4 verdien
	TIMSK4 |= 1<<TOIE4;
     ae2:	e2 e7       	ldi	r30, 0x72	; 114
     ae4:	f0 e0       	ldi	r31, 0x00	; 0
     ae6:	80 81       	ld	r24, Z
     ae8:	81 60       	ori	r24, 0x01	; 1
     aea:	80 83       	st	Z, r24
	
	//Using timer 5 to send trigger signals for both sensors, alternating.
	//Activates every 60ms
	//Set OC5A on compare match
	TCCR5A |= 0b11<<COM5A0;
     aec:	e0 e2       	ldi	r30, 0x20	; 32
     aee:	f1 e0       	ldi	r31, 0x01	; 1
     af0:	80 81       	ld	r24, Z
     af2:	80 6c       	ori	r24, 0xC0	; 192
     af4:	80 83       	st	Z, r24
	//Clocksclaer på 1/64, dette gjør 60ms til 15000
	TCCR5B |= 0b011<<CS50;
     af6:	e1 e2       	ldi	r30, 0x21	; 33
     af8:	f1 e0       	ldi	r31, 0x01	; 1
     afa:	80 81       	ld	r24, Z
     afc:	83 60       	ori	r24, 0x03	; 3
     afe:	80 83       	st	Z, r24
	OCR5A = HCSR04_MEASUREMENT_INTERVAL * F_CPU/ HCSR04_PRESCALER;
     b00:	80 ea       	ldi	r24, 0xA0	; 160
     b02:	9f e0       	ldi	r25, 0x0F	; 15
     b04:	90 93 29 01 	sts	0x0129, r25
     b08:	80 93 28 01 	sts	0x0128, r24
	TIMSK5 |= 1<<OCIE5A; //interrupt on compare match
     b0c:	e3 e7       	ldi	r30, 0x73	; 115
     b0e:	f0 e0       	ldi	r31, 0x00	; 0
     b10:	80 81       	ld	r24, Z
     b12:	82 60       	ori	r24, 0x02	; 2
     b14:	80 83       	st	Z, r24
     b16:	08 95       	ret

00000b18 <__vector_45>:
}

ISR(TIMER4_OVF_vect){
     b18:	1f 92       	push	r1
     b1a:	0f 92       	push	r0
     b1c:	0f b6       	in	r0, 0x3f	; 63
     b1e:	0f 92       	push	r0
     b20:	11 24       	eor	r1, r1
     b22:	0b b6       	in	r0, 0x3b	; 59
     b24:	0f 92       	push	r0
     b26:	2f 93       	push	r18
     b28:	3f 93       	push	r19
     b2a:	4f 93       	push	r20
     b2c:	5f 93       	push	r21
     b2e:	6f 93       	push	r22
     b30:	7f 93       	push	r23
     b32:	8f 93       	push	r24
     b34:	9f 93       	push	r25
     b36:	af 93       	push	r26
     b38:	bf 93       	push	r27
     b3a:	ef 93       	push	r30
     b3c:	ff 93       	push	r31
	printf("OVERFLOW");
     b3e:	88 ed       	ldi	r24, 0xD8	; 216
     b40:	92 e0       	ldi	r25, 0x02	; 2
     b42:	9f 93       	push	r25
     b44:	8f 93       	push	r24
     b46:	0e 94 2d 0e 	call	0x1c5a	; 0x1c5a <printf>
	set_bit(EICRA,ISC20); //Change to interrupt on rising edge
     b4a:	e9 e6       	ldi	r30, 0x69	; 105
     b4c:	f0 e0       	ldi	r31, 0x00	; 0
     b4e:	80 81       	ld	r24, Z
     b50:	80 61       	ori	r24, 0x10	; 16
     b52:	80 83       	st	Z, r24
	TCCR4B &= ~(0b111 << CS40); //Turnes of the timer
     b54:	e1 ea       	ldi	r30, 0xA1	; 161
     b56:	f0 e0       	ldi	r31, 0x00	; 0
     b58:	80 81       	ld	r24, Z
     b5a:	88 7f       	andi	r24, 0xF8	; 248
     b5c:	80 83       	st	Z, r24
     b5e:	0f 90       	pop	r0
     b60:	0f 90       	pop	r0
}
     b62:	ff 91       	pop	r31
     b64:	ef 91       	pop	r30
     b66:	bf 91       	pop	r27
     b68:	af 91       	pop	r26
     b6a:	9f 91       	pop	r25
     b6c:	8f 91       	pop	r24
     b6e:	7f 91       	pop	r23
     b70:	6f 91       	pop	r22
     b72:	5f 91       	pop	r21
     b74:	4f 91       	pop	r20
     b76:	3f 91       	pop	r19
     b78:	2f 91       	pop	r18
     b7a:	0f 90       	pop	r0
     b7c:	0b be       	out	0x3b, r0	; 59
     b7e:	0f 90       	pop	r0
     b80:	0f be       	out	0x3f, r0	; 63
     b82:	0f 90       	pop	r0
     b84:	1f 90       	pop	r1
     b86:	18 95       	reti

00000b88 <__vector_default>:
	handleInterrupt(SENSOR1);	
}

ISR(BADISR_vect, ISR_NAKED)
{
	puts("Bad interrupt");
     b88:	81 ee       	ldi	r24, 0xE1	; 225
     b8a:	92 e0       	ldi	r25, 0x02	; 2
     b8c:	0c 94 3e 0e 	jmp	0x1c7c	; 0x1c7c <puts>
	asm volatile ( "ret" ); //Er dette rett, anders skrev iret
     b90:	08 95       	ret

00000b92 <handleInterrupt>:
}

void handleInterrupt(uint8_t timerId){
	//puts("b");
	//If we interrupted on rising
	if( EICRA & (1<<ISC20)){
     b92:	90 91 69 00 	lds	r25, 0x0069
     b96:	94 ff       	sbrs	r25, 4
     b98:	13 c0       	rjmp	.+38     	; 0xbc0 <handleInterrupt+0x2e>
		//if the timer is not turned off, meaning that another sensor is using it, then this interrupt is ignored
		if(TCCR4B & (0b111<<CS40)){
     b9a:	80 91 a1 00 	lds	r24, 0x00A1
     b9e:	87 70       	andi	r24, 0x07	; 7
     ba0:	e1 f5       	brne	.+120    	; 0xc1a <handleInterrupt+0x88>
			return;
		}
		
		clear_bit(EICRA,ISC20); //Change to interrupt on falling edge
     ba2:	e9 e6       	ldi	r30, 0x69	; 105
     ba4:	f0 e0       	ldi	r31, 0x00	; 0
     ba6:	80 81       	ld	r24, Z
     ba8:	8f 7e       	andi	r24, 0xEF	; 239
     baa:	80 83       	st	Z, r24
		//Starts the timer:
		TCNT4 = 0;
     bac:	10 92 a5 00 	sts	0x00A5, r1
     bb0:	10 92 a4 00 	sts	0x00A4, r1
		TCCR4B |= 0b010 << CS40; //1/8 prescaler
     bb4:	e1 ea       	ldi	r30, 0xA1	; 161
     bb6:	f0 e0       	ldi	r31, 0x00	; 0
     bb8:	80 81       	ld	r24, Z
     bba:	82 60       	ori	r24, 0x02	; 2
     bbc:	80 83       	st	Z, r24
     bbe:	27 c0       	rjmp	.+78     	; 0xc0e <handleInterrupt+0x7c>
	}
	//If we interrupted on falling
	else if(!(EICRA & (1<<ISC20))){		
     bc0:	90 91 69 00 	lds	r25, 0x0069
     bc4:	94 fd       	sbrc	r25, 4
     bc6:	23 c0       	rjmp	.+70     	; 0xc0e <handleInterrupt+0x7c>
		set_bit(EICRA,ISC20); //Change to interrupt on rising edge
     bc8:	e9 e6       	ldi	r30, 0x69	; 105
     bca:	f0 e0       	ldi	r31, 0x00	; 0
     bcc:	90 81       	ld	r25, Z
     bce:	90 61       	ori	r25, 0x10	; 16
     bd0:	90 83       	st	Z, r25
		//stops the timer and records the value.
		TCCR4B &= ~(0b111 << CS40);
     bd2:	e1 ea       	ldi	r30, 0xA1	; 161
     bd4:	f0 e0       	ldi	r31, 0x00	; 0
     bd6:	90 81       	ld	r25, Z
     bd8:	98 7f       	andi	r25, 0xF8	; 248
     bda:	90 83       	st	Z, r25
		//Ignoring the timer value if an overflow occured
		if(!read_bit(TIFR4, TOV4)){
     bdc:	c8 99       	sbic	0x19, 0	; 25
     bde:	16 c0       	rjmp	.+44     	; 0xc0c <handleInterrupt+0x7a>
			if(timerId == SENSOR0){
     be0:	81 11       	cpse	r24, r1
     be2:	09 c0       	rjmp	.+18     	; 0xbf6 <handleInterrupt+0x64>
				sensor0Time = TCNT4;
     be4:	80 91 a4 00 	lds	r24, 0x00A4
     be8:	90 91 a5 00 	lds	r25, 0x00A5
     bec:	90 93 f7 02 	sts	0x02F7, r25
     bf0:	80 93 f6 02 	sts	0x02F6, r24
     bf4:	0c c0       	rjmp	.+24     	; 0xc0e <handleInterrupt+0x7c>
			}
			else if(timerId == SENSOR1){
     bf6:	81 30       	cpi	r24, 0x01	; 1
     bf8:	51 f4       	brne	.+20     	; 0xc0e <handleInterrupt+0x7c>
				sensor1Time = TCNT4;
     bfa:	80 91 a4 00 	lds	r24, 0x00A4
     bfe:	90 91 a5 00 	lds	r25, 0x00A5
     c02:	90 93 f5 02 	sts	0x02F5, r25
     c06:	80 93 f4 02 	sts	0x02F4, r24
     c0a:	01 c0       	rjmp	.+2      	; 0xc0e <handleInterrupt+0x7c>
			}
		}
		else{
			set_bit(TIFR4, TOV4); //Resets the flag
     c0c:	c8 9a       	sbi	0x19, 0	; 25
		}		
	}
	doUpdate = 1;
     c0e:	81 e0       	ldi	r24, 0x01	; 1
     c10:	90 e0       	ldi	r25, 0x00	; 0
     c12:	90 93 f3 02 	sts	0x02F3, r25
     c16:	80 93 f2 02 	sts	0x02F2, r24
     c1a:	08 95       	ret

00000c1c <__vector_3>:
	printf("OVERFLOW");
	set_bit(EICRA,ISC20); //Change to interrupt on rising edge
	TCCR4B &= ~(0b111 << CS40); //Turnes of the timer
}

ISR(INT2_vect){
     c1c:	1f 92       	push	r1
     c1e:	0f 92       	push	r0
     c20:	0f b6       	in	r0, 0x3f	; 63
     c22:	0f 92       	push	r0
     c24:	11 24       	eor	r1, r1
     c26:	0b b6       	in	r0, 0x3b	; 59
     c28:	0f 92       	push	r0
     c2a:	2f 93       	push	r18
     c2c:	3f 93       	push	r19
     c2e:	4f 93       	push	r20
     c30:	5f 93       	push	r21
     c32:	6f 93       	push	r22
     c34:	7f 93       	push	r23
     c36:	8f 93       	push	r24
     c38:	9f 93       	push	r25
     c3a:	af 93       	push	r26
     c3c:	bf 93       	push	r27
     c3e:	ef 93       	push	r30
     c40:	ff 93       	push	r31
	handleInterrupt(SENSOR0);	
     c42:	80 e0       	ldi	r24, 0x00	; 0
     c44:	90 e0       	ldi	r25, 0x00	; 0
     c46:	a5 df       	rcall	.-182    	; 0xb92 <handleInterrupt>
}
     c48:	ff 91       	pop	r31
     c4a:	ef 91       	pop	r30
     c4c:	bf 91       	pop	r27
     c4e:	af 91       	pop	r26
     c50:	9f 91       	pop	r25
     c52:	8f 91       	pop	r24
     c54:	7f 91       	pop	r23
     c56:	6f 91       	pop	r22
     c58:	5f 91       	pop	r21
     c5a:	4f 91       	pop	r20
     c5c:	3f 91       	pop	r19
     c5e:	2f 91       	pop	r18
     c60:	0f 90       	pop	r0
     c62:	0b be       	out	0x3b, r0	; 59
     c64:	0f 90       	pop	r0
     c66:	0f be       	out	0x3f, r0	; 63
     c68:	0f 90       	pop	r0
     c6a:	1f 90       	pop	r1
     c6c:	18 95       	reti

00000c6e <__vector_4>:

ISR(INT3_vect){
     c6e:	1f 92       	push	r1
     c70:	0f 92       	push	r0
     c72:	0f b6       	in	r0, 0x3f	; 63
     c74:	0f 92       	push	r0
     c76:	11 24       	eor	r1, r1
     c78:	0b b6       	in	r0, 0x3b	; 59
     c7a:	0f 92       	push	r0
     c7c:	2f 93       	push	r18
     c7e:	3f 93       	push	r19
     c80:	4f 93       	push	r20
     c82:	5f 93       	push	r21
     c84:	6f 93       	push	r22
     c86:	7f 93       	push	r23
     c88:	8f 93       	push	r24
     c8a:	9f 93       	push	r25
     c8c:	af 93       	push	r26
     c8e:	bf 93       	push	r27
     c90:	ef 93       	push	r30
     c92:	ff 93       	push	r31
	handleInterrupt(SENSOR1);	
     c94:	81 e0       	ldi	r24, 0x01	; 1
     c96:	90 e0       	ldi	r25, 0x00	; 0
     c98:	7c df       	rcall	.-264    	; 0xb92 <handleInterrupt>
}
     c9a:	ff 91       	pop	r31
     c9c:	ef 91       	pop	r30
     c9e:	bf 91       	pop	r27
     ca0:	af 91       	pop	r26
     ca2:	9f 91       	pop	r25
     ca4:	8f 91       	pop	r24
     ca6:	7f 91       	pop	r23
     ca8:	6f 91       	pop	r22
     caa:	5f 91       	pop	r21
     cac:	4f 91       	pop	r20
     cae:	3f 91       	pop	r19
     cb0:	2f 91       	pop	r18
     cb2:	0f 90       	pop	r0
     cb4:	0b be       	out	0x3b, r0	; 59
     cb6:	0f 90       	pop	r0
     cb8:	0f be       	out	0x3f, r0	; 63
     cba:	0f 90       	pop	r0
     cbc:	1f 90       	pop	r1
     cbe:	18 95       	reti

00000cc0 <__vector_47>:
	}
	doUpdate = 1;
}


ISR(TIMER5_COMPA_vect){
     cc0:	1f 92       	push	r1
     cc2:	0f 92       	push	r0
     cc4:	0f b6       	in	r0, 0x3f	; 63
     cc6:	0f 92       	push	r0
     cc8:	11 24       	eor	r1, r1
     cca:	8f 93       	push	r24
     ccc:	9f 93       	push	r25
	//puts("a");
	if(nextSensor == SENSOR1){
     cce:	80 91 f0 02 	lds	r24, 0x02F0
     cd2:	90 91 f1 02 	lds	r25, 0x02F1
     cd6:	01 97       	sbiw	r24, 0x01	; 1
     cd8:	79 f4       	brne	.+30     	; 0xcf8 <__vector_47+0x38>
		nextSensor = SENSOR0;
     cda:	10 92 f1 02 	sts	0x02F1, r1
     cde:	10 92 f0 02 	sts	0x02F0, r1
		//Sends a 10us pulse on the trigger bit.
		set_bit(S1_TRIG_PORT,S1_TRIG_BIT);
     ce2:	46 9a       	sbi	0x08, 6	; 8
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     ce4:	85 e3       	ldi	r24, 0x35	; 53
     ce6:	8a 95       	dec	r24
     ce8:	f1 f7       	brne	.-4      	; 0xce6 <__vector_47+0x26>
     cea:	00 00       	nop
		_delay_us(HCSR04_TRIGGERPULSEWIDTH_us);
		clear_bit(S1_TRIG_PORT,S1_TRIG_BIT);
     cec:	46 98       	cbi	0x08, 6	; 8
		TCNT5 = 0;
     cee:	10 92 25 01 	sts	0x0125, r1
     cf2:	10 92 24 01 	sts	0x0124, r1
     cf6:	14 c0       	rjmp	.+40     	; 0xd20 <__vector_47+0x60>
	}
	else if(nextSensor == SENSOR0){
     cf8:	80 91 f0 02 	lds	r24, 0x02F0
     cfc:	90 91 f1 02 	lds	r25, 0x02F1
     d00:	89 2b       	or	r24, r25
     d02:	71 f4       	brne	.+28     	; 0xd20 <__vector_47+0x60>
		nextSensor == SENSOR1;
     d04:	80 91 f0 02 	lds	r24, 0x02F0
     d08:	90 91 f1 02 	lds	r25, 0x02F1
		set_bit(S0_TRIG_PORT,S0_TRIG_BIT);
     d0c:	47 9a       	sbi	0x08, 7	; 8
     d0e:	85 e3       	ldi	r24, 0x35	; 53
     d10:	8a 95       	dec	r24
     d12:	f1 f7       	brne	.-4      	; 0xd10 <__vector_47+0x50>
     d14:	00 00       	nop
		_delay_us(HCSR04_TRIGGERPULSEWIDTH_us);
		clear_bit(S0_TRIG_PORT,S0_TRIG_BIT);
     d16:	47 98       	cbi	0x08, 7	; 8
		TCNT5 = 0;
     d18:	10 92 25 01 	sts	0x0125, r1
     d1c:	10 92 24 01 	sts	0x0124, r1
	}
	
}
     d20:	9f 91       	pop	r25
     d22:	8f 91       	pop	r24
     d24:	0f 90       	pop	r0
     d26:	0f be       	out	0x3f, r0	; 63
     d28:	0f 90       	pop	r0
     d2a:	1f 90       	pop	r1
     d2c:	18 95       	reti

00000d2e <echo_time_to_encoder_val>:
	data->time = time;
	data->pos_ref = encoderDist;
}

int32_t echo_time_to_encoder_val(uint16_t time){
	uint32_t distanceTime = (time * HCSR04_PRESCALER)/16;	//Avstanden i uS fra sensoren
     d2e:	88 0f       	add	r24, r24
     d30:	99 1f       	adc	r25, r25
     d32:	88 0f       	add	r24, r24
     d34:	99 1f       	adc	r25, r25
     d36:	88 0f       	add	r24, r24
     d38:	99 1f       	adc	r25, r25
     d3a:	92 95       	swap	r25
     d3c:	82 95       	swap	r24
     d3e:	8f 70       	andi	r24, 0x0F	; 15
     d40:	89 27       	eor	r24, r25
     d42:	9f 70       	andi	r25, 0x0F	; 15
     d44:	89 27       	eor	r24, r25
     d46:	a0 e0       	ldi	r26, 0x00	; 0
     d48:	b0 e0       	ldi	r27, 0x00	; 0
	uint32_t motorDistanceTime;								//Avstanden i uS fra startpossisjonen til motoren	
	if(distanceTime  <= HCSR04_DIST_FROM_MOTOR0){
     d4a:	85 30       	cpi	r24, 0x05	; 5
     d4c:	91 05       	cpc	r25, r1
     d4e:	a1 05       	cpc	r26, r1
     d50:	b1 05       	cpc	r27, r1
     d52:	38 f0       	brcs	.+14     	; 0xd62 <echo_time_to_encoder_val+0x34>
		motorDistanceTime = 0;								//Om denne er til venstre for boksen settes den til 0 for å unngå negative verdier, som uansett burde ignoreres siden motoren ikke kan dra hit.
	}
	else{
		motorDistanceTime = (distanceTime - HCSR04_DIST_FROM_MOTOR0 * uS_PER_CM);
     d54:	bc 01       	movw	r22, r24
     d56:	cd 01       	movw	r24, r26
     d58:	68 5e       	subi	r22, 0xE8	; 232
     d5a:	71 09       	sbc	r23, r1
     d5c:	81 09       	sbc	r24, r1
     d5e:	91 09       	sbc	r25, r1
     d60:	03 c0       	rjmp	.+6      	; 0xd68 <echo_time_to_encoder_val+0x3a>

int32_t echo_time_to_encoder_val(uint16_t time){
	uint32_t distanceTime = (time * HCSR04_PRESCALER)/16;	//Avstanden i uS fra sensoren
	uint32_t motorDistanceTime;								//Avstanden i uS fra startpossisjonen til motoren	
	if(distanceTime  <= HCSR04_DIST_FROM_MOTOR0){
		motorDistanceTime = 0;								//Om denne er til venstre for boksen settes den til 0 for å unngå negative verdier, som uansett burde ignoreres siden motoren ikke kan dra hit.
     d62:	60 e0       	ldi	r22, 0x00	; 0
     d64:	70 e0       	ldi	r23, 0x00	; 0
     d66:	cb 01       	movw	r24, r22
	}
	else{
		motorDistanceTime = (distanceTime - HCSR04_DIST_FROM_MOTOR0 * uS_PER_CM);
	}
	float encoderValPeruS = BOARD_SIZE*1.0 / (BOARD_SIZE_CM * uS_PER_CM);
	return (motorDistanceTime * encoderValPeruS - BOARD_SIZE/2);
     d68:	4b d1       	rcall	.+662    	; 0x1000 <__floatunsisf>
     d6a:	25 e3       	ldi	r18, 0x35	; 53
     d6c:	32 ec       	ldi	r19, 0xC2	; 194
     d6e:	42 e7       	ldi	r20, 0x72	; 114
     d70:	50 e4       	ldi	r21, 0x40	; 64
     d72:	f8 d1       	rcall	.+1008   	; 0x1164 <__mulsf3>
     d74:	20 e0       	ldi	r18, 0x00	; 0
     d76:	30 e8       	ldi	r19, 0x80	; 128
     d78:	49 e8       	ldi	r20, 0x89	; 137
     d7a:	55 e4       	ldi	r21, 0x45	; 69
     d7c:	3f d0       	rcall	.+126    	; 0xdfc <__subsf3>
     d7e:	0f c1       	rjmp	.+542    	; 0xf9e <__fixsfsi>
     d80:	08 95       	ret

00000d82 <HCSR04_update_ref>:
		TCNT5 = 0;
	}
	
}

void HCSR04_update_ref(HCSR04_data* data, uint8_t sensorId){
     d82:	cf 92       	push	r12
     d84:	df 92       	push	r13
     d86:	ef 92       	push	r14
     d88:	ff 92       	push	r15
     d8a:	0f 93       	push	r16
     d8c:	1f 93       	push	r17
     d8e:	cf 93       	push	r28
     d90:	df 93       	push	r29
     d92:	ec 01       	movw	r28, r24
	if(!doUpdate) return;
     d94:	80 91 f2 02 	lds	r24, 0x02F2
     d98:	90 91 f3 02 	lds	r25, 0x02F3
     d9c:	89 2b       	or	r24, r25
     d9e:	29 f1       	breq	.+74     	; 0xdea <HCSR04_update_ref+0x68>
	doUpdate = 0;
     da0:	10 92 f3 02 	sts	0x02F3, r1
     da4:	10 92 f2 02 	sts	0x02F2, r1
	
	uint16_t time;
	if(sensorId == SENSOR0){
     da8:	61 11       	cpse	r22, r1
     daa:	05 c0       	rjmp	.+10     	; 0xdb6 <HCSR04_update_ref+0x34>
		time = sensor0Time;
     dac:	00 91 f6 02 	lds	r16, 0x02F6
     db0:	10 91 f7 02 	lds	r17, 0x02F7
     db4:	06 c0       	rjmp	.+12     	; 0xdc2 <HCSR04_update_ref+0x40>
	}
	else if(sensorId == SENSOR1){
     db6:	61 30       	cpi	r22, 0x01	; 1
     db8:	21 f4       	brne	.+8      	; 0xdc2 <HCSR04_update_ref+0x40>
		time = sensor1Time;
     dba:	00 91 f4 02 	lds	r16, 0x02F4
     dbe:	10 91 f5 02 	lds	r17, 0x02F5
	}
	
	int32_t encoderDist = echo_time_to_encoder_val(time);
     dc2:	c8 01       	movw	r24, r16
     dc4:	b4 df       	rcall	.-152    	; 0xd2e <echo_time_to_encoder_val>
	//Verdien er utenfor bordet, da ignoreres den
	if(encoderDist>BOARD_SIZE/2 || encoderDist<-BOARD_SIZE/2){
     dc6:	6b 01       	movw	r12, r22
     dc8:	7c 01       	movw	r14, r24
     dca:	20 e3       	ldi	r18, 0x30	; 48
     dcc:	c2 0e       	add	r12, r18
     dce:	21 e1       	ldi	r18, 0x11	; 17
     dd0:	d2 1e       	adc	r13, r18
     dd2:	e1 1c       	adc	r14, r1
     dd4:	f1 1c       	adc	r15, r1
     dd6:	21 e6       	ldi	r18, 0x61	; 97
     dd8:	c2 16       	cp	r12, r18
     dda:	22 e2       	ldi	r18, 0x22	; 34
     ddc:	d2 06       	cpc	r13, r18
     dde:	e1 04       	cpc	r14, r1
     de0:	f1 04       	cpc	r15, r1
     de2:	18 f4       	brcc	.+6      	; 0xdea <HCSR04_update_ref+0x68>
	/*uint16_t sum = 0;
	for(uint8_t i = 0; i < HCSR04_averagingPeriod; ++i){
		sum += data->mesurements[i];
	}*/
	//data->time = sum/HCSR04_averagingPeriod;
	data->time = time;
     de4:	0a 83       	std	Y+2, r16	; 0x02
	data->pos_ref = encoderDist;
     de6:	79 83       	std	Y+1, r23	; 0x01
     de8:	68 83       	st	Y, r22
}
     dea:	df 91       	pop	r29
     dec:	cf 91       	pop	r28
     dee:	1f 91       	pop	r17
     df0:	0f 91       	pop	r16
     df2:	ff 90       	pop	r15
     df4:	ef 90       	pop	r14
     df6:	df 90       	pop	r13
     df8:	cf 90       	pop	r12
     dfa:	08 95       	ret

00000dfc <__subsf3>:
     dfc:	50 58       	subi	r21, 0x80	; 128

00000dfe <__addsf3>:
     dfe:	bb 27       	eor	r27, r27
     e00:	aa 27       	eor	r26, r26
     e02:	0e d0       	rcall	.+28     	; 0xe20 <__addsf3x>
     e04:	75 c1       	rjmp	.+746    	; 0x10f0 <__fp_round>
     e06:	66 d1       	rcall	.+716    	; 0x10d4 <__fp_pscA>
     e08:	30 f0       	brcs	.+12     	; 0xe16 <__addsf3+0x18>
     e0a:	6b d1       	rcall	.+726    	; 0x10e2 <__fp_pscB>
     e0c:	20 f0       	brcs	.+8      	; 0xe16 <__addsf3+0x18>
     e0e:	31 f4       	brne	.+12     	; 0xe1c <__addsf3+0x1e>
     e10:	9f 3f       	cpi	r25, 0xFF	; 255
     e12:	11 f4       	brne	.+4      	; 0xe18 <__addsf3+0x1a>
     e14:	1e f4       	brtc	.+6      	; 0xe1c <__addsf3+0x1e>
     e16:	5b c1       	rjmp	.+694    	; 0x10ce <__fp_nan>
     e18:	0e f4       	brtc	.+2      	; 0xe1c <__addsf3+0x1e>
     e1a:	e0 95       	com	r30
     e1c:	e7 fb       	bst	r30, 7
     e1e:	51 c1       	rjmp	.+674    	; 0x10c2 <__fp_inf>

00000e20 <__addsf3x>:
     e20:	e9 2f       	mov	r30, r25
     e22:	77 d1       	rcall	.+750    	; 0x1112 <__fp_split3>
     e24:	80 f3       	brcs	.-32     	; 0xe06 <__addsf3+0x8>
     e26:	ba 17       	cp	r27, r26
     e28:	62 07       	cpc	r22, r18
     e2a:	73 07       	cpc	r23, r19
     e2c:	84 07       	cpc	r24, r20
     e2e:	95 07       	cpc	r25, r21
     e30:	18 f0       	brcs	.+6      	; 0xe38 <__addsf3x+0x18>
     e32:	71 f4       	brne	.+28     	; 0xe50 <__addsf3x+0x30>
     e34:	9e f5       	brtc	.+102    	; 0xe9c <__addsf3x+0x7c>
     e36:	8f c1       	rjmp	.+798    	; 0x1156 <__fp_zero>
     e38:	0e f4       	brtc	.+2      	; 0xe3c <__addsf3x+0x1c>
     e3a:	e0 95       	com	r30
     e3c:	0b 2e       	mov	r0, r27
     e3e:	ba 2f       	mov	r27, r26
     e40:	a0 2d       	mov	r26, r0
     e42:	0b 01       	movw	r0, r22
     e44:	b9 01       	movw	r22, r18
     e46:	90 01       	movw	r18, r0
     e48:	0c 01       	movw	r0, r24
     e4a:	ca 01       	movw	r24, r20
     e4c:	a0 01       	movw	r20, r0
     e4e:	11 24       	eor	r1, r1
     e50:	ff 27       	eor	r31, r31
     e52:	59 1b       	sub	r21, r25
     e54:	99 f0       	breq	.+38     	; 0xe7c <__addsf3x+0x5c>
     e56:	59 3f       	cpi	r21, 0xF9	; 249
     e58:	50 f4       	brcc	.+20     	; 0xe6e <__addsf3x+0x4e>
     e5a:	50 3e       	cpi	r21, 0xE0	; 224
     e5c:	68 f1       	brcs	.+90     	; 0xeb8 <__addsf3x+0x98>
     e5e:	1a 16       	cp	r1, r26
     e60:	f0 40       	sbci	r31, 0x00	; 0
     e62:	a2 2f       	mov	r26, r18
     e64:	23 2f       	mov	r18, r19
     e66:	34 2f       	mov	r19, r20
     e68:	44 27       	eor	r20, r20
     e6a:	58 5f       	subi	r21, 0xF8	; 248
     e6c:	f3 cf       	rjmp	.-26     	; 0xe54 <__addsf3x+0x34>
     e6e:	46 95       	lsr	r20
     e70:	37 95       	ror	r19
     e72:	27 95       	ror	r18
     e74:	a7 95       	ror	r26
     e76:	f0 40       	sbci	r31, 0x00	; 0
     e78:	53 95       	inc	r21
     e7a:	c9 f7       	brne	.-14     	; 0xe6e <__addsf3x+0x4e>
     e7c:	7e f4       	brtc	.+30     	; 0xe9c <__addsf3x+0x7c>
     e7e:	1f 16       	cp	r1, r31
     e80:	ba 0b       	sbc	r27, r26
     e82:	62 0b       	sbc	r22, r18
     e84:	73 0b       	sbc	r23, r19
     e86:	84 0b       	sbc	r24, r20
     e88:	ba f0       	brmi	.+46     	; 0xeb8 <__addsf3x+0x98>
     e8a:	91 50       	subi	r25, 0x01	; 1
     e8c:	a1 f0       	breq	.+40     	; 0xeb6 <__addsf3x+0x96>
     e8e:	ff 0f       	add	r31, r31
     e90:	bb 1f       	adc	r27, r27
     e92:	66 1f       	adc	r22, r22
     e94:	77 1f       	adc	r23, r23
     e96:	88 1f       	adc	r24, r24
     e98:	c2 f7       	brpl	.-16     	; 0xe8a <__addsf3x+0x6a>
     e9a:	0e c0       	rjmp	.+28     	; 0xeb8 <__addsf3x+0x98>
     e9c:	ba 0f       	add	r27, r26
     e9e:	62 1f       	adc	r22, r18
     ea0:	73 1f       	adc	r23, r19
     ea2:	84 1f       	adc	r24, r20
     ea4:	48 f4       	brcc	.+18     	; 0xeb8 <__addsf3x+0x98>
     ea6:	87 95       	ror	r24
     ea8:	77 95       	ror	r23
     eaa:	67 95       	ror	r22
     eac:	b7 95       	ror	r27
     eae:	f7 95       	ror	r31
     eb0:	9e 3f       	cpi	r25, 0xFE	; 254
     eb2:	08 f0       	brcs	.+2      	; 0xeb6 <__addsf3x+0x96>
     eb4:	b3 cf       	rjmp	.-154    	; 0xe1c <__addsf3+0x1e>
     eb6:	93 95       	inc	r25
     eb8:	88 0f       	add	r24, r24
     eba:	08 f0       	brcs	.+2      	; 0xebe <__addsf3x+0x9e>
     ebc:	99 27       	eor	r25, r25
     ebe:	ee 0f       	add	r30, r30
     ec0:	97 95       	ror	r25
     ec2:	87 95       	ror	r24
     ec4:	08 95       	ret

00000ec6 <__cmpsf2>:
     ec6:	d9 d0       	rcall	.+434    	; 0x107a <__fp_cmp>
     ec8:	08 f4       	brcc	.+2      	; 0xecc <__cmpsf2+0x6>
     eca:	81 e0       	ldi	r24, 0x01	; 1
     ecc:	08 95       	ret

00000ece <__divsf3>:
     ece:	0c d0       	rcall	.+24     	; 0xee8 <__divsf3x>
     ed0:	0f c1       	rjmp	.+542    	; 0x10f0 <__fp_round>
     ed2:	07 d1       	rcall	.+526    	; 0x10e2 <__fp_pscB>
     ed4:	40 f0       	brcs	.+16     	; 0xee6 <__divsf3+0x18>
     ed6:	fe d0       	rcall	.+508    	; 0x10d4 <__fp_pscA>
     ed8:	30 f0       	brcs	.+12     	; 0xee6 <__divsf3+0x18>
     eda:	21 f4       	brne	.+8      	; 0xee4 <__divsf3+0x16>
     edc:	5f 3f       	cpi	r21, 0xFF	; 255
     ede:	19 f0       	breq	.+6      	; 0xee6 <__divsf3+0x18>
     ee0:	f0 c0       	rjmp	.+480    	; 0x10c2 <__fp_inf>
     ee2:	51 11       	cpse	r21, r1
     ee4:	39 c1       	rjmp	.+626    	; 0x1158 <__fp_szero>
     ee6:	f3 c0       	rjmp	.+486    	; 0x10ce <__fp_nan>

00000ee8 <__divsf3x>:
     ee8:	14 d1       	rcall	.+552    	; 0x1112 <__fp_split3>
     eea:	98 f3       	brcs	.-26     	; 0xed2 <__divsf3+0x4>

00000eec <__divsf3_pse>:
     eec:	99 23       	and	r25, r25
     eee:	c9 f3       	breq	.-14     	; 0xee2 <__divsf3+0x14>
     ef0:	55 23       	and	r21, r21
     ef2:	b1 f3       	breq	.-20     	; 0xee0 <__divsf3+0x12>
     ef4:	95 1b       	sub	r25, r21
     ef6:	55 0b       	sbc	r21, r21
     ef8:	bb 27       	eor	r27, r27
     efa:	aa 27       	eor	r26, r26
     efc:	62 17       	cp	r22, r18
     efe:	73 07       	cpc	r23, r19
     f00:	84 07       	cpc	r24, r20
     f02:	38 f0       	brcs	.+14     	; 0xf12 <__divsf3_pse+0x26>
     f04:	9f 5f       	subi	r25, 0xFF	; 255
     f06:	5f 4f       	sbci	r21, 0xFF	; 255
     f08:	22 0f       	add	r18, r18
     f0a:	33 1f       	adc	r19, r19
     f0c:	44 1f       	adc	r20, r20
     f0e:	aa 1f       	adc	r26, r26
     f10:	a9 f3       	breq	.-22     	; 0xefc <__divsf3_pse+0x10>
     f12:	33 d0       	rcall	.+102    	; 0xf7a <__divsf3_pse+0x8e>
     f14:	0e 2e       	mov	r0, r30
     f16:	3a f0       	brmi	.+14     	; 0xf26 <__divsf3_pse+0x3a>
     f18:	e0 e8       	ldi	r30, 0x80	; 128
     f1a:	30 d0       	rcall	.+96     	; 0xf7c <__divsf3_pse+0x90>
     f1c:	91 50       	subi	r25, 0x01	; 1
     f1e:	50 40       	sbci	r21, 0x00	; 0
     f20:	e6 95       	lsr	r30
     f22:	00 1c       	adc	r0, r0
     f24:	ca f7       	brpl	.-14     	; 0xf18 <__divsf3_pse+0x2c>
     f26:	29 d0       	rcall	.+82     	; 0xf7a <__divsf3_pse+0x8e>
     f28:	fe 2f       	mov	r31, r30
     f2a:	27 d0       	rcall	.+78     	; 0xf7a <__divsf3_pse+0x8e>
     f2c:	66 0f       	add	r22, r22
     f2e:	77 1f       	adc	r23, r23
     f30:	88 1f       	adc	r24, r24
     f32:	bb 1f       	adc	r27, r27
     f34:	26 17       	cp	r18, r22
     f36:	37 07       	cpc	r19, r23
     f38:	48 07       	cpc	r20, r24
     f3a:	ab 07       	cpc	r26, r27
     f3c:	b0 e8       	ldi	r27, 0x80	; 128
     f3e:	09 f0       	breq	.+2      	; 0xf42 <__divsf3_pse+0x56>
     f40:	bb 0b       	sbc	r27, r27
     f42:	80 2d       	mov	r24, r0
     f44:	bf 01       	movw	r22, r30
     f46:	ff 27       	eor	r31, r31
     f48:	93 58       	subi	r25, 0x83	; 131
     f4a:	5f 4f       	sbci	r21, 0xFF	; 255
     f4c:	2a f0       	brmi	.+10     	; 0xf58 <__divsf3_pse+0x6c>
     f4e:	9e 3f       	cpi	r25, 0xFE	; 254
     f50:	51 05       	cpc	r21, r1
     f52:	68 f0       	brcs	.+26     	; 0xf6e <__divsf3_pse+0x82>
     f54:	b6 c0       	rjmp	.+364    	; 0x10c2 <__fp_inf>
     f56:	00 c1       	rjmp	.+512    	; 0x1158 <__fp_szero>
     f58:	5f 3f       	cpi	r21, 0xFF	; 255
     f5a:	ec f3       	brlt	.-6      	; 0xf56 <__divsf3_pse+0x6a>
     f5c:	98 3e       	cpi	r25, 0xE8	; 232
     f5e:	dc f3       	brlt	.-10     	; 0xf56 <__divsf3_pse+0x6a>
     f60:	86 95       	lsr	r24
     f62:	77 95       	ror	r23
     f64:	67 95       	ror	r22
     f66:	b7 95       	ror	r27
     f68:	f7 95       	ror	r31
     f6a:	9f 5f       	subi	r25, 0xFF	; 255
     f6c:	c9 f7       	brne	.-14     	; 0xf60 <__divsf3_pse+0x74>
     f6e:	88 0f       	add	r24, r24
     f70:	91 1d       	adc	r25, r1
     f72:	96 95       	lsr	r25
     f74:	87 95       	ror	r24
     f76:	97 f9       	bld	r25, 7
     f78:	08 95       	ret
     f7a:	e1 e0       	ldi	r30, 0x01	; 1
     f7c:	66 0f       	add	r22, r22
     f7e:	77 1f       	adc	r23, r23
     f80:	88 1f       	adc	r24, r24
     f82:	bb 1f       	adc	r27, r27
     f84:	62 17       	cp	r22, r18
     f86:	73 07       	cpc	r23, r19
     f88:	84 07       	cpc	r24, r20
     f8a:	ba 07       	cpc	r27, r26
     f8c:	20 f0       	brcs	.+8      	; 0xf96 <__divsf3_pse+0xaa>
     f8e:	62 1b       	sub	r22, r18
     f90:	73 0b       	sbc	r23, r19
     f92:	84 0b       	sbc	r24, r20
     f94:	ba 0b       	sbc	r27, r26
     f96:	ee 1f       	adc	r30, r30
     f98:	88 f7       	brcc	.-30     	; 0xf7c <__divsf3_pse+0x90>
     f9a:	e0 95       	com	r30
     f9c:	08 95       	ret

00000f9e <__fixsfsi>:
     f9e:	04 d0       	rcall	.+8      	; 0xfa8 <__fixunssfsi>
     fa0:	68 94       	set
     fa2:	b1 11       	cpse	r27, r1
     fa4:	d9 c0       	rjmp	.+434    	; 0x1158 <__fp_szero>
     fa6:	08 95       	ret

00000fa8 <__fixunssfsi>:
     fa8:	bc d0       	rcall	.+376    	; 0x1122 <__fp_splitA>
     faa:	88 f0       	brcs	.+34     	; 0xfce <__fixunssfsi+0x26>
     fac:	9f 57       	subi	r25, 0x7F	; 127
     fae:	90 f0       	brcs	.+36     	; 0xfd4 <__fixunssfsi+0x2c>
     fb0:	b9 2f       	mov	r27, r25
     fb2:	99 27       	eor	r25, r25
     fb4:	b7 51       	subi	r27, 0x17	; 23
     fb6:	a0 f0       	brcs	.+40     	; 0xfe0 <__fixunssfsi+0x38>
     fb8:	d1 f0       	breq	.+52     	; 0xfee <__fixunssfsi+0x46>
     fba:	66 0f       	add	r22, r22
     fbc:	77 1f       	adc	r23, r23
     fbe:	88 1f       	adc	r24, r24
     fc0:	99 1f       	adc	r25, r25
     fc2:	1a f0       	brmi	.+6      	; 0xfca <__fixunssfsi+0x22>
     fc4:	ba 95       	dec	r27
     fc6:	c9 f7       	brne	.-14     	; 0xfba <__fixunssfsi+0x12>
     fc8:	12 c0       	rjmp	.+36     	; 0xfee <__fixunssfsi+0x46>
     fca:	b1 30       	cpi	r27, 0x01	; 1
     fcc:	81 f0       	breq	.+32     	; 0xfee <__fixunssfsi+0x46>
     fce:	c3 d0       	rcall	.+390    	; 0x1156 <__fp_zero>
     fd0:	b1 e0       	ldi	r27, 0x01	; 1
     fd2:	08 95       	ret
     fd4:	c0 c0       	rjmp	.+384    	; 0x1156 <__fp_zero>
     fd6:	67 2f       	mov	r22, r23
     fd8:	78 2f       	mov	r23, r24
     fda:	88 27       	eor	r24, r24
     fdc:	b8 5f       	subi	r27, 0xF8	; 248
     fde:	39 f0       	breq	.+14     	; 0xfee <__fixunssfsi+0x46>
     fe0:	b9 3f       	cpi	r27, 0xF9	; 249
     fe2:	cc f3       	brlt	.-14     	; 0xfd6 <__fixunssfsi+0x2e>
     fe4:	86 95       	lsr	r24
     fe6:	77 95       	ror	r23
     fe8:	67 95       	ror	r22
     fea:	b3 95       	inc	r27
     fec:	d9 f7       	brne	.-10     	; 0xfe4 <__fixunssfsi+0x3c>
     fee:	3e f4       	brtc	.+14     	; 0xffe <__fixunssfsi+0x56>
     ff0:	90 95       	com	r25
     ff2:	80 95       	com	r24
     ff4:	70 95       	com	r23
     ff6:	61 95       	neg	r22
     ff8:	7f 4f       	sbci	r23, 0xFF	; 255
     ffa:	8f 4f       	sbci	r24, 0xFF	; 255
     ffc:	9f 4f       	sbci	r25, 0xFF	; 255
     ffe:	08 95       	ret

00001000 <__floatunsisf>:
    1000:	e8 94       	clt
    1002:	09 c0       	rjmp	.+18     	; 0x1016 <__floatsisf+0x12>

00001004 <__floatsisf>:
    1004:	97 fb       	bst	r25, 7
    1006:	3e f4       	brtc	.+14     	; 0x1016 <__floatsisf+0x12>
    1008:	90 95       	com	r25
    100a:	80 95       	com	r24
    100c:	70 95       	com	r23
    100e:	61 95       	neg	r22
    1010:	7f 4f       	sbci	r23, 0xFF	; 255
    1012:	8f 4f       	sbci	r24, 0xFF	; 255
    1014:	9f 4f       	sbci	r25, 0xFF	; 255
    1016:	99 23       	and	r25, r25
    1018:	a9 f0       	breq	.+42     	; 0x1044 <__floatsisf+0x40>
    101a:	f9 2f       	mov	r31, r25
    101c:	96 e9       	ldi	r25, 0x96	; 150
    101e:	bb 27       	eor	r27, r27
    1020:	93 95       	inc	r25
    1022:	f6 95       	lsr	r31
    1024:	87 95       	ror	r24
    1026:	77 95       	ror	r23
    1028:	67 95       	ror	r22
    102a:	b7 95       	ror	r27
    102c:	f1 11       	cpse	r31, r1
    102e:	f8 cf       	rjmp	.-16     	; 0x1020 <__floatsisf+0x1c>
    1030:	fa f4       	brpl	.+62     	; 0x1070 <__floatsisf+0x6c>
    1032:	bb 0f       	add	r27, r27
    1034:	11 f4       	brne	.+4      	; 0x103a <__floatsisf+0x36>
    1036:	60 ff       	sbrs	r22, 0
    1038:	1b c0       	rjmp	.+54     	; 0x1070 <__floatsisf+0x6c>
    103a:	6f 5f       	subi	r22, 0xFF	; 255
    103c:	7f 4f       	sbci	r23, 0xFF	; 255
    103e:	8f 4f       	sbci	r24, 0xFF	; 255
    1040:	9f 4f       	sbci	r25, 0xFF	; 255
    1042:	16 c0       	rjmp	.+44     	; 0x1070 <__floatsisf+0x6c>
    1044:	88 23       	and	r24, r24
    1046:	11 f0       	breq	.+4      	; 0x104c <__floatsisf+0x48>
    1048:	96 e9       	ldi	r25, 0x96	; 150
    104a:	11 c0       	rjmp	.+34     	; 0x106e <__floatsisf+0x6a>
    104c:	77 23       	and	r23, r23
    104e:	21 f0       	breq	.+8      	; 0x1058 <__floatsisf+0x54>
    1050:	9e e8       	ldi	r25, 0x8E	; 142
    1052:	87 2f       	mov	r24, r23
    1054:	76 2f       	mov	r23, r22
    1056:	05 c0       	rjmp	.+10     	; 0x1062 <__floatsisf+0x5e>
    1058:	66 23       	and	r22, r22
    105a:	71 f0       	breq	.+28     	; 0x1078 <__floatsisf+0x74>
    105c:	96 e8       	ldi	r25, 0x86	; 134
    105e:	86 2f       	mov	r24, r22
    1060:	70 e0       	ldi	r23, 0x00	; 0
    1062:	60 e0       	ldi	r22, 0x00	; 0
    1064:	2a f0       	brmi	.+10     	; 0x1070 <__floatsisf+0x6c>
    1066:	9a 95       	dec	r25
    1068:	66 0f       	add	r22, r22
    106a:	77 1f       	adc	r23, r23
    106c:	88 1f       	adc	r24, r24
    106e:	da f7       	brpl	.-10     	; 0x1066 <__floatsisf+0x62>
    1070:	88 0f       	add	r24, r24
    1072:	96 95       	lsr	r25
    1074:	87 95       	ror	r24
    1076:	97 f9       	bld	r25, 7
    1078:	08 95       	ret

0000107a <__fp_cmp>:
    107a:	99 0f       	add	r25, r25
    107c:	00 08       	sbc	r0, r0
    107e:	55 0f       	add	r21, r21
    1080:	aa 0b       	sbc	r26, r26
    1082:	e0 e8       	ldi	r30, 0x80	; 128
    1084:	fe ef       	ldi	r31, 0xFE	; 254
    1086:	16 16       	cp	r1, r22
    1088:	17 06       	cpc	r1, r23
    108a:	e8 07       	cpc	r30, r24
    108c:	f9 07       	cpc	r31, r25
    108e:	c0 f0       	brcs	.+48     	; 0x10c0 <__fp_cmp+0x46>
    1090:	12 16       	cp	r1, r18
    1092:	13 06       	cpc	r1, r19
    1094:	e4 07       	cpc	r30, r20
    1096:	f5 07       	cpc	r31, r21
    1098:	98 f0       	brcs	.+38     	; 0x10c0 <__fp_cmp+0x46>
    109a:	62 1b       	sub	r22, r18
    109c:	73 0b       	sbc	r23, r19
    109e:	84 0b       	sbc	r24, r20
    10a0:	95 0b       	sbc	r25, r21
    10a2:	39 f4       	brne	.+14     	; 0x10b2 <__fp_cmp+0x38>
    10a4:	0a 26       	eor	r0, r26
    10a6:	61 f0       	breq	.+24     	; 0x10c0 <__fp_cmp+0x46>
    10a8:	23 2b       	or	r18, r19
    10aa:	24 2b       	or	r18, r20
    10ac:	25 2b       	or	r18, r21
    10ae:	21 f4       	brne	.+8      	; 0x10b8 <__fp_cmp+0x3e>
    10b0:	08 95       	ret
    10b2:	0a 26       	eor	r0, r26
    10b4:	09 f4       	brne	.+2      	; 0x10b8 <__fp_cmp+0x3e>
    10b6:	a1 40       	sbci	r26, 0x01	; 1
    10b8:	a6 95       	lsr	r26
    10ba:	8f ef       	ldi	r24, 0xFF	; 255
    10bc:	81 1d       	adc	r24, r1
    10be:	81 1d       	adc	r24, r1
    10c0:	08 95       	ret

000010c2 <__fp_inf>:
    10c2:	97 f9       	bld	r25, 7
    10c4:	9f 67       	ori	r25, 0x7F	; 127
    10c6:	80 e8       	ldi	r24, 0x80	; 128
    10c8:	70 e0       	ldi	r23, 0x00	; 0
    10ca:	60 e0       	ldi	r22, 0x00	; 0
    10cc:	08 95       	ret

000010ce <__fp_nan>:
    10ce:	9f ef       	ldi	r25, 0xFF	; 255
    10d0:	80 ec       	ldi	r24, 0xC0	; 192
    10d2:	08 95       	ret

000010d4 <__fp_pscA>:
    10d4:	00 24       	eor	r0, r0
    10d6:	0a 94       	dec	r0
    10d8:	16 16       	cp	r1, r22
    10da:	17 06       	cpc	r1, r23
    10dc:	18 06       	cpc	r1, r24
    10de:	09 06       	cpc	r0, r25
    10e0:	08 95       	ret

000010e2 <__fp_pscB>:
    10e2:	00 24       	eor	r0, r0
    10e4:	0a 94       	dec	r0
    10e6:	12 16       	cp	r1, r18
    10e8:	13 06       	cpc	r1, r19
    10ea:	14 06       	cpc	r1, r20
    10ec:	05 06       	cpc	r0, r21
    10ee:	08 95       	ret

000010f0 <__fp_round>:
    10f0:	09 2e       	mov	r0, r25
    10f2:	03 94       	inc	r0
    10f4:	00 0c       	add	r0, r0
    10f6:	11 f4       	brne	.+4      	; 0x10fc <__fp_round+0xc>
    10f8:	88 23       	and	r24, r24
    10fa:	52 f0       	brmi	.+20     	; 0x1110 <__fp_round+0x20>
    10fc:	bb 0f       	add	r27, r27
    10fe:	40 f4       	brcc	.+16     	; 0x1110 <__fp_round+0x20>
    1100:	bf 2b       	or	r27, r31
    1102:	11 f4       	brne	.+4      	; 0x1108 <__fp_round+0x18>
    1104:	60 ff       	sbrs	r22, 0
    1106:	04 c0       	rjmp	.+8      	; 0x1110 <__fp_round+0x20>
    1108:	6f 5f       	subi	r22, 0xFF	; 255
    110a:	7f 4f       	sbci	r23, 0xFF	; 255
    110c:	8f 4f       	sbci	r24, 0xFF	; 255
    110e:	9f 4f       	sbci	r25, 0xFF	; 255
    1110:	08 95       	ret

00001112 <__fp_split3>:
    1112:	57 fd       	sbrc	r21, 7
    1114:	90 58       	subi	r25, 0x80	; 128
    1116:	44 0f       	add	r20, r20
    1118:	55 1f       	adc	r21, r21
    111a:	59 f0       	breq	.+22     	; 0x1132 <__fp_splitA+0x10>
    111c:	5f 3f       	cpi	r21, 0xFF	; 255
    111e:	71 f0       	breq	.+28     	; 0x113c <__fp_splitA+0x1a>
    1120:	47 95       	ror	r20

00001122 <__fp_splitA>:
    1122:	88 0f       	add	r24, r24
    1124:	97 fb       	bst	r25, 7
    1126:	99 1f       	adc	r25, r25
    1128:	61 f0       	breq	.+24     	; 0x1142 <__fp_splitA+0x20>
    112a:	9f 3f       	cpi	r25, 0xFF	; 255
    112c:	79 f0       	breq	.+30     	; 0x114c <__fp_splitA+0x2a>
    112e:	87 95       	ror	r24
    1130:	08 95       	ret
    1132:	12 16       	cp	r1, r18
    1134:	13 06       	cpc	r1, r19
    1136:	14 06       	cpc	r1, r20
    1138:	55 1f       	adc	r21, r21
    113a:	f2 cf       	rjmp	.-28     	; 0x1120 <__fp_split3+0xe>
    113c:	46 95       	lsr	r20
    113e:	f1 df       	rcall	.-30     	; 0x1122 <__fp_splitA>
    1140:	08 c0       	rjmp	.+16     	; 0x1152 <__fp_splitA+0x30>
    1142:	16 16       	cp	r1, r22
    1144:	17 06       	cpc	r1, r23
    1146:	18 06       	cpc	r1, r24
    1148:	99 1f       	adc	r25, r25
    114a:	f1 cf       	rjmp	.-30     	; 0x112e <__fp_splitA+0xc>
    114c:	86 95       	lsr	r24
    114e:	71 05       	cpc	r23, r1
    1150:	61 05       	cpc	r22, r1
    1152:	08 94       	sec
    1154:	08 95       	ret

00001156 <__fp_zero>:
    1156:	e8 94       	clt

00001158 <__fp_szero>:
    1158:	bb 27       	eor	r27, r27
    115a:	66 27       	eor	r22, r22
    115c:	77 27       	eor	r23, r23
    115e:	cb 01       	movw	r24, r22
    1160:	97 f9       	bld	r25, 7
    1162:	08 95       	ret

00001164 <__mulsf3>:
    1164:	0b d0       	rcall	.+22     	; 0x117c <__mulsf3x>
    1166:	c4 cf       	rjmp	.-120    	; 0x10f0 <__fp_round>
    1168:	b5 df       	rcall	.-150    	; 0x10d4 <__fp_pscA>
    116a:	28 f0       	brcs	.+10     	; 0x1176 <__mulsf3+0x12>
    116c:	ba df       	rcall	.-140    	; 0x10e2 <__fp_pscB>
    116e:	18 f0       	brcs	.+6      	; 0x1176 <__mulsf3+0x12>
    1170:	95 23       	and	r25, r21
    1172:	09 f0       	breq	.+2      	; 0x1176 <__mulsf3+0x12>
    1174:	a6 cf       	rjmp	.-180    	; 0x10c2 <__fp_inf>
    1176:	ab cf       	rjmp	.-170    	; 0x10ce <__fp_nan>
    1178:	11 24       	eor	r1, r1
    117a:	ee cf       	rjmp	.-36     	; 0x1158 <__fp_szero>

0000117c <__mulsf3x>:
    117c:	ca df       	rcall	.-108    	; 0x1112 <__fp_split3>
    117e:	a0 f3       	brcs	.-24     	; 0x1168 <__mulsf3+0x4>

00001180 <__mulsf3_pse>:
    1180:	95 9f       	mul	r25, r21
    1182:	d1 f3       	breq	.-12     	; 0x1178 <__mulsf3+0x14>
    1184:	95 0f       	add	r25, r21
    1186:	50 e0       	ldi	r21, 0x00	; 0
    1188:	55 1f       	adc	r21, r21
    118a:	62 9f       	mul	r22, r18
    118c:	f0 01       	movw	r30, r0
    118e:	72 9f       	mul	r23, r18
    1190:	bb 27       	eor	r27, r27
    1192:	f0 0d       	add	r31, r0
    1194:	b1 1d       	adc	r27, r1
    1196:	63 9f       	mul	r22, r19
    1198:	aa 27       	eor	r26, r26
    119a:	f0 0d       	add	r31, r0
    119c:	b1 1d       	adc	r27, r1
    119e:	aa 1f       	adc	r26, r26
    11a0:	64 9f       	mul	r22, r20
    11a2:	66 27       	eor	r22, r22
    11a4:	b0 0d       	add	r27, r0
    11a6:	a1 1d       	adc	r26, r1
    11a8:	66 1f       	adc	r22, r22
    11aa:	82 9f       	mul	r24, r18
    11ac:	22 27       	eor	r18, r18
    11ae:	b0 0d       	add	r27, r0
    11b0:	a1 1d       	adc	r26, r1
    11b2:	62 1f       	adc	r22, r18
    11b4:	73 9f       	mul	r23, r19
    11b6:	b0 0d       	add	r27, r0
    11b8:	a1 1d       	adc	r26, r1
    11ba:	62 1f       	adc	r22, r18
    11bc:	83 9f       	mul	r24, r19
    11be:	a0 0d       	add	r26, r0
    11c0:	61 1d       	adc	r22, r1
    11c2:	22 1f       	adc	r18, r18
    11c4:	74 9f       	mul	r23, r20
    11c6:	33 27       	eor	r19, r19
    11c8:	a0 0d       	add	r26, r0
    11ca:	61 1d       	adc	r22, r1
    11cc:	23 1f       	adc	r18, r19
    11ce:	84 9f       	mul	r24, r20
    11d0:	60 0d       	add	r22, r0
    11d2:	21 1d       	adc	r18, r1
    11d4:	82 2f       	mov	r24, r18
    11d6:	76 2f       	mov	r23, r22
    11d8:	6a 2f       	mov	r22, r26
    11da:	11 24       	eor	r1, r1
    11dc:	9f 57       	subi	r25, 0x7F	; 127
    11de:	50 40       	sbci	r21, 0x00	; 0
    11e0:	8a f0       	brmi	.+34     	; 0x1204 <__mulsf3_pse+0x84>
    11e2:	e1 f0       	breq	.+56     	; 0x121c <__mulsf3_pse+0x9c>
    11e4:	88 23       	and	r24, r24
    11e6:	4a f0       	brmi	.+18     	; 0x11fa <__mulsf3_pse+0x7a>
    11e8:	ee 0f       	add	r30, r30
    11ea:	ff 1f       	adc	r31, r31
    11ec:	bb 1f       	adc	r27, r27
    11ee:	66 1f       	adc	r22, r22
    11f0:	77 1f       	adc	r23, r23
    11f2:	88 1f       	adc	r24, r24
    11f4:	91 50       	subi	r25, 0x01	; 1
    11f6:	50 40       	sbci	r21, 0x00	; 0
    11f8:	a9 f7       	brne	.-22     	; 0x11e4 <__mulsf3_pse+0x64>
    11fa:	9e 3f       	cpi	r25, 0xFE	; 254
    11fc:	51 05       	cpc	r21, r1
    11fe:	70 f0       	brcs	.+28     	; 0x121c <__mulsf3_pse+0x9c>
    1200:	60 cf       	rjmp	.-320    	; 0x10c2 <__fp_inf>
    1202:	aa cf       	rjmp	.-172    	; 0x1158 <__fp_szero>
    1204:	5f 3f       	cpi	r21, 0xFF	; 255
    1206:	ec f3       	brlt	.-6      	; 0x1202 <__mulsf3_pse+0x82>
    1208:	98 3e       	cpi	r25, 0xE8	; 232
    120a:	dc f3       	brlt	.-10     	; 0x1202 <__mulsf3_pse+0x82>
    120c:	86 95       	lsr	r24
    120e:	77 95       	ror	r23
    1210:	67 95       	ror	r22
    1212:	b7 95       	ror	r27
    1214:	f7 95       	ror	r31
    1216:	e7 95       	ror	r30
    1218:	9f 5f       	subi	r25, 0xFF	; 255
    121a:	c1 f7       	brne	.-16     	; 0x120c <__mulsf3_pse+0x8c>
    121c:	fe 2b       	or	r31, r30
    121e:	88 0f       	add	r24, r24
    1220:	91 1d       	adc	r25, r1
    1222:	96 95       	lsr	r25
    1224:	87 95       	ror	r24
    1226:	97 f9       	bld	r25, 7
    1228:	08 95       	ret

0000122a <vfprintf>:
    122a:	2f 92       	push	r2
    122c:	3f 92       	push	r3
    122e:	4f 92       	push	r4
    1230:	5f 92       	push	r5
    1232:	6f 92       	push	r6
    1234:	7f 92       	push	r7
    1236:	8f 92       	push	r8
    1238:	9f 92       	push	r9
    123a:	af 92       	push	r10
    123c:	bf 92       	push	r11
    123e:	cf 92       	push	r12
    1240:	df 92       	push	r13
    1242:	ef 92       	push	r14
    1244:	ff 92       	push	r15
    1246:	0f 93       	push	r16
    1248:	1f 93       	push	r17
    124a:	cf 93       	push	r28
    124c:	df 93       	push	r29
    124e:	cd b7       	in	r28, 0x3d	; 61
    1250:	de b7       	in	r29, 0x3e	; 62
    1252:	63 97       	sbiw	r28, 0x13	; 19
    1254:	0f b6       	in	r0, 0x3f	; 63
    1256:	f8 94       	cli
    1258:	de bf       	out	0x3e, r29	; 62
    125a:	0f be       	out	0x3f, r0	; 63
    125c:	cd bf       	out	0x3d, r28	; 61
    125e:	7c 01       	movw	r14, r24
    1260:	1b 01       	movw	r2, r22
    1262:	6a 01       	movw	r12, r20
    1264:	fc 01       	movw	r30, r24
    1266:	17 82       	std	Z+7, r1	; 0x07
    1268:	16 82       	std	Z+6, r1	; 0x06
    126a:	83 81       	ldd	r24, Z+3	; 0x03
    126c:	81 ff       	sbrs	r24, 1
    126e:	49 c3       	rjmp	.+1682   	; 0x1902 <vfprintf+0x6d8>
    1270:	be 01       	movw	r22, r28
    1272:	6f 5f       	subi	r22, 0xFF	; 255
    1274:	7f 4f       	sbci	r23, 0xFF	; 255
    1276:	4b 01       	movw	r8, r22
    1278:	f7 01       	movw	r30, r14
    127a:	93 81       	ldd	r25, Z+3	; 0x03
    127c:	f1 01       	movw	r30, r2
    127e:	93 fd       	sbrc	r25, 3
    1280:	85 91       	lpm	r24, Z+
    1282:	93 ff       	sbrs	r25, 3
    1284:	81 91       	ld	r24, Z+
    1286:	1f 01       	movw	r2, r30
    1288:	88 23       	and	r24, r24
    128a:	09 f4       	brne	.+2      	; 0x128e <vfprintf+0x64>
    128c:	36 c3       	rjmp	.+1644   	; 0x18fa <vfprintf+0x6d0>
    128e:	85 32       	cpi	r24, 0x25	; 37
    1290:	39 f4       	brne	.+14     	; 0x12a0 <vfprintf+0x76>
    1292:	93 fd       	sbrc	r25, 3
    1294:	85 91       	lpm	r24, Z+
    1296:	93 ff       	sbrs	r25, 3
    1298:	81 91       	ld	r24, Z+
    129a:	1f 01       	movw	r2, r30
    129c:	85 32       	cpi	r24, 0x25	; 37
    129e:	31 f4       	brne	.+12     	; 0x12ac <vfprintf+0x82>
    12a0:	b7 01       	movw	r22, r14
    12a2:	90 e0       	ldi	r25, 0x00	; 0
    12a4:	a8 d4       	rcall	.+2384   	; 0x1bf6 <fputc>
    12a6:	56 01       	movw	r10, r12
    12a8:	65 01       	movw	r12, r10
    12aa:	e6 cf       	rjmp	.-52     	; 0x1278 <vfprintf+0x4e>
    12ac:	10 e0       	ldi	r17, 0x00	; 0
    12ae:	51 2c       	mov	r5, r1
    12b0:	20 e0       	ldi	r18, 0x00	; 0
    12b2:	20 32       	cpi	r18, 0x20	; 32
    12b4:	a0 f4       	brcc	.+40     	; 0x12de <vfprintf+0xb4>
    12b6:	8b 32       	cpi	r24, 0x2B	; 43
    12b8:	69 f0       	breq	.+26     	; 0x12d4 <vfprintf+0xaa>
    12ba:	30 f4       	brcc	.+12     	; 0x12c8 <vfprintf+0x9e>
    12bc:	80 32       	cpi	r24, 0x20	; 32
    12be:	59 f0       	breq	.+22     	; 0x12d6 <vfprintf+0xac>
    12c0:	83 32       	cpi	r24, 0x23	; 35
    12c2:	69 f4       	brne	.+26     	; 0x12de <vfprintf+0xb4>
    12c4:	20 61       	ori	r18, 0x10	; 16
    12c6:	2c c0       	rjmp	.+88     	; 0x1320 <vfprintf+0xf6>
    12c8:	8d 32       	cpi	r24, 0x2D	; 45
    12ca:	39 f0       	breq	.+14     	; 0x12da <vfprintf+0xb0>
    12cc:	80 33       	cpi	r24, 0x30	; 48
    12ce:	39 f4       	brne	.+14     	; 0x12de <vfprintf+0xb4>
    12d0:	21 60       	ori	r18, 0x01	; 1
    12d2:	26 c0       	rjmp	.+76     	; 0x1320 <vfprintf+0xf6>
    12d4:	22 60       	ori	r18, 0x02	; 2
    12d6:	24 60       	ori	r18, 0x04	; 4
    12d8:	23 c0       	rjmp	.+70     	; 0x1320 <vfprintf+0xf6>
    12da:	28 60       	ori	r18, 0x08	; 8
    12dc:	21 c0       	rjmp	.+66     	; 0x1320 <vfprintf+0xf6>
    12de:	27 fd       	sbrc	r18, 7
    12e0:	27 c0       	rjmp	.+78     	; 0x1330 <vfprintf+0x106>
    12e2:	30 ed       	ldi	r19, 0xD0	; 208
    12e4:	38 0f       	add	r19, r24
    12e6:	3a 30       	cpi	r19, 0x0A	; 10
    12e8:	78 f4       	brcc	.+30     	; 0x1308 <vfprintf+0xde>
    12ea:	26 ff       	sbrs	r18, 6
    12ec:	06 c0       	rjmp	.+12     	; 0x12fa <vfprintf+0xd0>
    12ee:	fa e0       	ldi	r31, 0x0A	; 10
    12f0:	1f 9f       	mul	r17, r31
    12f2:	30 0d       	add	r19, r0
    12f4:	11 24       	eor	r1, r1
    12f6:	13 2f       	mov	r17, r19
    12f8:	13 c0       	rjmp	.+38     	; 0x1320 <vfprintf+0xf6>
    12fa:	6a e0       	ldi	r22, 0x0A	; 10
    12fc:	56 9e       	mul	r5, r22
    12fe:	30 0d       	add	r19, r0
    1300:	11 24       	eor	r1, r1
    1302:	53 2e       	mov	r5, r19
    1304:	20 62       	ori	r18, 0x20	; 32
    1306:	0c c0       	rjmp	.+24     	; 0x1320 <vfprintf+0xf6>
    1308:	8e 32       	cpi	r24, 0x2E	; 46
    130a:	21 f4       	brne	.+8      	; 0x1314 <vfprintf+0xea>
    130c:	26 fd       	sbrc	r18, 6
    130e:	f5 c2       	rjmp	.+1514   	; 0x18fa <vfprintf+0x6d0>
    1310:	20 64       	ori	r18, 0x40	; 64
    1312:	06 c0       	rjmp	.+12     	; 0x1320 <vfprintf+0xf6>
    1314:	8c 36       	cpi	r24, 0x6C	; 108
    1316:	11 f4       	brne	.+4      	; 0x131c <vfprintf+0xf2>
    1318:	20 68       	ori	r18, 0x80	; 128
    131a:	02 c0       	rjmp	.+4      	; 0x1320 <vfprintf+0xf6>
    131c:	88 36       	cpi	r24, 0x68	; 104
    131e:	41 f4       	brne	.+16     	; 0x1330 <vfprintf+0x106>
    1320:	f1 01       	movw	r30, r2
    1322:	93 fd       	sbrc	r25, 3
    1324:	85 91       	lpm	r24, Z+
    1326:	93 ff       	sbrs	r25, 3
    1328:	81 91       	ld	r24, Z+
    132a:	1f 01       	movw	r2, r30
    132c:	81 11       	cpse	r24, r1
    132e:	c1 cf       	rjmp	.-126    	; 0x12b2 <vfprintf+0x88>
    1330:	9b eb       	ldi	r25, 0xBB	; 187
    1332:	98 0f       	add	r25, r24
    1334:	93 30       	cpi	r25, 0x03	; 3
    1336:	18 f4       	brcc	.+6      	; 0x133e <vfprintf+0x114>
    1338:	20 61       	ori	r18, 0x10	; 16
    133a:	80 5e       	subi	r24, 0xE0	; 224
    133c:	06 c0       	rjmp	.+12     	; 0x134a <vfprintf+0x120>
    133e:	9b e9       	ldi	r25, 0x9B	; 155
    1340:	98 0f       	add	r25, r24
    1342:	93 30       	cpi	r25, 0x03	; 3
    1344:	08 f0       	brcs	.+2      	; 0x1348 <vfprintf+0x11e>
    1346:	9a c1       	rjmp	.+820    	; 0x167c <vfprintf+0x452>
    1348:	2f 7e       	andi	r18, 0xEF	; 239
    134a:	26 ff       	sbrs	r18, 6
    134c:	16 e0       	ldi	r17, 0x06	; 6
    134e:	2f 73       	andi	r18, 0x3F	; 63
    1350:	72 2e       	mov	r7, r18
    1352:	85 36       	cpi	r24, 0x65	; 101
    1354:	21 f4       	brne	.+8      	; 0x135e <vfprintf+0x134>
    1356:	f2 2f       	mov	r31, r18
    1358:	f0 64       	ori	r31, 0x40	; 64
    135a:	7f 2e       	mov	r7, r31
    135c:	08 c0       	rjmp	.+16     	; 0x136e <vfprintf+0x144>
    135e:	86 36       	cpi	r24, 0x66	; 102
    1360:	21 f4       	brne	.+8      	; 0x136a <vfprintf+0x140>
    1362:	62 2f       	mov	r22, r18
    1364:	60 68       	ori	r22, 0x80	; 128
    1366:	76 2e       	mov	r7, r22
    1368:	02 c0       	rjmp	.+4      	; 0x136e <vfprintf+0x144>
    136a:	11 11       	cpse	r17, r1
    136c:	11 50       	subi	r17, 0x01	; 1
    136e:	77 fe       	sbrs	r7, 7
    1370:	07 c0       	rjmp	.+14     	; 0x1380 <vfprintf+0x156>
    1372:	1c 33       	cpi	r17, 0x3C	; 60
    1374:	48 f4       	brcc	.+18     	; 0x1388 <vfprintf+0x15e>
    1376:	44 24       	eor	r4, r4
    1378:	43 94       	inc	r4
    137a:	41 0e       	add	r4, r17
    137c:	27 e0       	ldi	r18, 0x07	; 7
    137e:	0b c0       	rjmp	.+22     	; 0x1396 <vfprintf+0x16c>
    1380:	18 30       	cpi	r17, 0x08	; 8
    1382:	30 f4       	brcc	.+12     	; 0x1390 <vfprintf+0x166>
    1384:	21 2f       	mov	r18, r17
    1386:	06 c0       	rjmp	.+12     	; 0x1394 <vfprintf+0x16a>
    1388:	27 e0       	ldi	r18, 0x07	; 7
    138a:	4c e3       	ldi	r20, 0x3C	; 60
    138c:	44 2e       	mov	r4, r20
    138e:	03 c0       	rjmp	.+6      	; 0x1396 <vfprintf+0x16c>
    1390:	27 e0       	ldi	r18, 0x07	; 7
    1392:	17 e0       	ldi	r17, 0x07	; 7
    1394:	41 2c       	mov	r4, r1
    1396:	56 01       	movw	r10, r12
    1398:	74 e0       	ldi	r23, 0x04	; 4
    139a:	a7 0e       	add	r10, r23
    139c:	b1 1c       	adc	r11, r1
    139e:	f6 01       	movw	r30, r12
    13a0:	60 81       	ld	r22, Z
    13a2:	71 81       	ldd	r23, Z+1	; 0x01
    13a4:	82 81       	ldd	r24, Z+2	; 0x02
    13a6:	93 81       	ldd	r25, Z+3	; 0x03
    13a8:	04 2d       	mov	r16, r4
    13aa:	a4 01       	movw	r20, r8
    13ac:	ec d2       	rcall	.+1496   	; 0x1986 <__ftoa_engine>
    13ae:	6c 01       	movw	r12, r24
    13b0:	09 81       	ldd	r16, Y+1	; 0x01
    13b2:	00 ff       	sbrs	r16, 0
    13b4:	02 c0       	rjmp	.+4      	; 0x13ba <vfprintf+0x190>
    13b6:	03 ff       	sbrs	r16, 3
    13b8:	06 c0       	rjmp	.+12     	; 0x13c6 <vfprintf+0x19c>
    13ba:	71 fc       	sbrc	r7, 1
    13bc:	07 c0       	rjmp	.+14     	; 0x13cc <vfprintf+0x1a2>
    13be:	72 fc       	sbrc	r7, 2
    13c0:	08 c0       	rjmp	.+16     	; 0x13d2 <vfprintf+0x1a8>
    13c2:	61 2c       	mov	r6, r1
    13c4:	08 c0       	rjmp	.+16     	; 0x13d6 <vfprintf+0x1ac>
    13c6:	3d e2       	ldi	r19, 0x2D	; 45
    13c8:	63 2e       	mov	r6, r19
    13ca:	05 c0       	rjmp	.+10     	; 0x13d6 <vfprintf+0x1ac>
    13cc:	2b e2       	ldi	r18, 0x2B	; 43
    13ce:	62 2e       	mov	r6, r18
    13d0:	02 c0       	rjmp	.+4      	; 0x13d6 <vfprintf+0x1ac>
    13d2:	90 e2       	ldi	r25, 0x20	; 32
    13d4:	69 2e       	mov	r6, r25
    13d6:	80 2f       	mov	r24, r16
    13d8:	8c 70       	andi	r24, 0x0C	; 12
    13da:	81 f1       	breq	.+96     	; 0x143c <vfprintf+0x212>
    13dc:	66 20       	and	r6, r6
    13de:	11 f0       	breq	.+4      	; 0x13e4 <vfprintf+0x1ba>
    13e0:	84 e0       	ldi	r24, 0x04	; 4
    13e2:	01 c0       	rjmp	.+2      	; 0x13e6 <vfprintf+0x1bc>
    13e4:	83 e0       	ldi	r24, 0x03	; 3
    13e6:	85 15       	cp	r24, r5
    13e8:	10 f0       	brcs	.+4      	; 0x13ee <vfprintf+0x1c4>
    13ea:	51 2c       	mov	r5, r1
    13ec:	0a c0       	rjmp	.+20     	; 0x1402 <vfprintf+0x1d8>
    13ee:	58 1a       	sub	r5, r24
    13f0:	73 fc       	sbrc	r7, 3
    13f2:	07 c0       	rjmp	.+14     	; 0x1402 <vfprintf+0x1d8>
    13f4:	b7 01       	movw	r22, r14
    13f6:	80 e2       	ldi	r24, 0x20	; 32
    13f8:	90 e0       	ldi	r25, 0x00	; 0
    13fa:	fd d3       	rcall	.+2042   	; 0x1bf6 <fputc>
    13fc:	5a 94       	dec	r5
    13fe:	d1 f7       	brne	.-12     	; 0x13f4 <vfprintf+0x1ca>
    1400:	f4 cf       	rjmp	.-24     	; 0x13ea <vfprintf+0x1c0>
    1402:	66 20       	and	r6, r6
    1404:	21 f0       	breq	.+8      	; 0x140e <vfprintf+0x1e4>
    1406:	b7 01       	movw	r22, r14
    1408:	86 2d       	mov	r24, r6
    140a:	90 e0       	ldi	r25, 0x00	; 0
    140c:	f4 d3       	rcall	.+2024   	; 0x1bf6 <fputc>
    140e:	03 fd       	sbrc	r16, 3
    1410:	03 c0       	rjmp	.+6      	; 0x1418 <vfprintf+0x1ee>
    1412:	08 ee       	ldi	r16, 0xE8	; 232
    1414:	10 e0       	ldi	r17, 0x00	; 0
    1416:	02 c0       	rjmp	.+4      	; 0x141c <vfprintf+0x1f2>
    1418:	04 ee       	ldi	r16, 0xE4	; 228
    141a:	10 e0       	ldi	r17, 0x00	; 0
    141c:	f7 2d       	mov	r31, r7
    141e:	f0 71       	andi	r31, 0x10	; 16
    1420:	7f 2e       	mov	r7, r31
    1422:	f8 01       	movw	r30, r16
    1424:	84 91       	lpm	r24, Z
    1426:	88 23       	and	r24, r24
    1428:	09 f4       	brne	.+2      	; 0x142c <vfprintf+0x202>
    142a:	5e c2       	rjmp	.+1212   	; 0x18e8 <vfprintf+0x6be>
    142c:	71 10       	cpse	r7, r1
    142e:	80 52       	subi	r24, 0x20	; 32
    1430:	b7 01       	movw	r22, r14
    1432:	90 e0       	ldi	r25, 0x00	; 0
    1434:	e0 d3       	rcall	.+1984   	; 0x1bf6 <fputc>
    1436:	0f 5f       	subi	r16, 0xFF	; 255
    1438:	1f 4f       	sbci	r17, 0xFF	; 255
    143a:	f3 cf       	rjmp	.-26     	; 0x1422 <vfprintf+0x1f8>
    143c:	77 fe       	sbrs	r7, 7
    143e:	0f c0       	rjmp	.+30     	; 0x145e <vfprintf+0x234>
    1440:	4c 0c       	add	r4, r12
    1442:	04 ff       	sbrs	r16, 4
    1444:	04 c0       	rjmp	.+8      	; 0x144e <vfprintf+0x224>
    1446:	8a 81       	ldd	r24, Y+2	; 0x02
    1448:	81 33       	cpi	r24, 0x31	; 49
    144a:	09 f4       	brne	.+2      	; 0x144e <vfprintf+0x224>
    144c:	4a 94       	dec	r4
    144e:	14 14       	cp	r1, r4
    1450:	74 f5       	brge	.+92     	; 0x14ae <vfprintf+0x284>
    1452:	f8 e0       	ldi	r31, 0x08	; 8
    1454:	f4 15       	cp	r31, r4
    1456:	78 f5       	brcc	.+94     	; 0x14b6 <vfprintf+0x28c>
    1458:	88 e0       	ldi	r24, 0x08	; 8
    145a:	48 2e       	mov	r4, r24
    145c:	2c c0       	rjmp	.+88     	; 0x14b6 <vfprintf+0x28c>
    145e:	76 fc       	sbrc	r7, 6
    1460:	2a c0       	rjmp	.+84     	; 0x14b6 <vfprintf+0x28c>
    1462:	81 2f       	mov	r24, r17
    1464:	90 e0       	ldi	r25, 0x00	; 0
    1466:	8c 15       	cp	r24, r12
    1468:	9d 05       	cpc	r25, r13
    146a:	9c f0       	brlt	.+38     	; 0x1492 <vfprintf+0x268>
    146c:	6c ef       	ldi	r22, 0xFC	; 252
    146e:	c6 16       	cp	r12, r22
    1470:	6f ef       	ldi	r22, 0xFF	; 255
    1472:	d6 06       	cpc	r13, r22
    1474:	74 f0       	brlt	.+28     	; 0x1492 <vfprintf+0x268>
    1476:	77 2d       	mov	r23, r7
    1478:	70 68       	ori	r23, 0x80	; 128
    147a:	77 2e       	mov	r7, r23
    147c:	0a c0       	rjmp	.+20     	; 0x1492 <vfprintf+0x268>
    147e:	e2 e0       	ldi	r30, 0x02	; 2
    1480:	f0 e0       	ldi	r31, 0x00	; 0
    1482:	ec 0f       	add	r30, r28
    1484:	fd 1f       	adc	r31, r29
    1486:	e1 0f       	add	r30, r17
    1488:	f1 1d       	adc	r31, r1
    148a:	80 81       	ld	r24, Z
    148c:	80 33       	cpi	r24, 0x30	; 48
    148e:	19 f4       	brne	.+6      	; 0x1496 <vfprintf+0x26c>
    1490:	11 50       	subi	r17, 0x01	; 1
    1492:	11 11       	cpse	r17, r1
    1494:	f4 cf       	rjmp	.-24     	; 0x147e <vfprintf+0x254>
    1496:	77 fe       	sbrs	r7, 7
    1498:	0e c0       	rjmp	.+28     	; 0x14b6 <vfprintf+0x28c>
    149a:	44 24       	eor	r4, r4
    149c:	43 94       	inc	r4
    149e:	41 0e       	add	r4, r17
    14a0:	81 2f       	mov	r24, r17
    14a2:	90 e0       	ldi	r25, 0x00	; 0
    14a4:	c8 16       	cp	r12, r24
    14a6:	d9 06       	cpc	r13, r25
    14a8:	2c f4       	brge	.+10     	; 0x14b4 <vfprintf+0x28a>
    14aa:	1c 19       	sub	r17, r12
    14ac:	04 c0       	rjmp	.+8      	; 0x14b6 <vfprintf+0x28c>
    14ae:	44 24       	eor	r4, r4
    14b0:	43 94       	inc	r4
    14b2:	01 c0       	rjmp	.+2      	; 0x14b6 <vfprintf+0x28c>
    14b4:	10 e0       	ldi	r17, 0x00	; 0
    14b6:	77 fe       	sbrs	r7, 7
    14b8:	07 c0       	rjmp	.+14     	; 0x14c8 <vfprintf+0x29e>
    14ba:	1c 14       	cp	r1, r12
    14bc:	1d 04       	cpc	r1, r13
    14be:	3c f4       	brge	.+14     	; 0x14ce <vfprintf+0x2a4>
    14c0:	96 01       	movw	r18, r12
    14c2:	2f 5f       	subi	r18, 0xFF	; 255
    14c4:	3f 4f       	sbci	r19, 0xFF	; 255
    14c6:	05 c0       	rjmp	.+10     	; 0x14d2 <vfprintf+0x2a8>
    14c8:	25 e0       	ldi	r18, 0x05	; 5
    14ca:	30 e0       	ldi	r19, 0x00	; 0
    14cc:	02 c0       	rjmp	.+4      	; 0x14d2 <vfprintf+0x2a8>
    14ce:	21 e0       	ldi	r18, 0x01	; 1
    14d0:	30 e0       	ldi	r19, 0x00	; 0
    14d2:	66 20       	and	r6, r6
    14d4:	11 f0       	breq	.+4      	; 0x14da <vfprintf+0x2b0>
    14d6:	2f 5f       	subi	r18, 0xFF	; 255
    14d8:	3f 4f       	sbci	r19, 0xFF	; 255
    14da:	11 23       	and	r17, r17
    14dc:	31 f0       	breq	.+12     	; 0x14ea <vfprintf+0x2c0>
    14de:	41 2f       	mov	r20, r17
    14e0:	50 e0       	ldi	r21, 0x00	; 0
    14e2:	4f 5f       	subi	r20, 0xFF	; 255
    14e4:	5f 4f       	sbci	r21, 0xFF	; 255
    14e6:	24 0f       	add	r18, r20
    14e8:	35 1f       	adc	r19, r21
    14ea:	45 2d       	mov	r20, r5
    14ec:	50 e0       	ldi	r21, 0x00	; 0
    14ee:	24 17       	cp	r18, r20
    14f0:	35 07       	cpc	r19, r21
    14f2:	14 f4       	brge	.+4      	; 0x14f8 <vfprintf+0x2ce>
    14f4:	52 1a       	sub	r5, r18
    14f6:	01 c0       	rjmp	.+2      	; 0x14fa <vfprintf+0x2d0>
    14f8:	51 2c       	mov	r5, r1
    14fa:	87 2d       	mov	r24, r7
    14fc:	89 70       	andi	r24, 0x09	; 9
    14fe:	41 f4       	brne	.+16     	; 0x1510 <vfprintf+0x2e6>
    1500:	55 20       	and	r5, r5
    1502:	31 f0       	breq	.+12     	; 0x1510 <vfprintf+0x2e6>
    1504:	b7 01       	movw	r22, r14
    1506:	80 e2       	ldi	r24, 0x20	; 32
    1508:	90 e0       	ldi	r25, 0x00	; 0
    150a:	75 d3       	rcall	.+1770   	; 0x1bf6 <fputc>
    150c:	5a 94       	dec	r5
    150e:	f8 cf       	rjmp	.-16     	; 0x1500 <vfprintf+0x2d6>
    1510:	66 20       	and	r6, r6
    1512:	21 f0       	breq	.+8      	; 0x151c <vfprintf+0x2f2>
    1514:	b7 01       	movw	r22, r14
    1516:	86 2d       	mov	r24, r6
    1518:	90 e0       	ldi	r25, 0x00	; 0
    151a:	6d d3       	rcall	.+1754   	; 0x1bf6 <fputc>
    151c:	73 fc       	sbrc	r7, 3
    151e:	08 c0       	rjmp	.+16     	; 0x1530 <vfprintf+0x306>
    1520:	55 20       	and	r5, r5
    1522:	31 f0       	breq	.+12     	; 0x1530 <vfprintf+0x306>
    1524:	b7 01       	movw	r22, r14
    1526:	80 e3       	ldi	r24, 0x30	; 48
    1528:	90 e0       	ldi	r25, 0x00	; 0
    152a:	65 d3       	rcall	.+1738   	; 0x1bf6 <fputc>
    152c:	5a 94       	dec	r5
    152e:	f8 cf       	rjmp	.-16     	; 0x1520 <vfprintf+0x2f6>
    1530:	77 fe       	sbrs	r7, 7
    1532:	5d c0       	rjmp	.+186    	; 0x15ee <vfprintf+0x3c4>
    1534:	9c 2d       	mov	r25, r12
    1536:	8d 2d       	mov	r24, r13
    1538:	d7 fe       	sbrs	r13, 7
    153a:	02 c0       	rjmp	.+4      	; 0x1540 <vfprintf+0x316>
    153c:	90 e0       	ldi	r25, 0x00	; 0
    153e:	80 e0       	ldi	r24, 0x00	; 0
    1540:	69 2e       	mov	r6, r25
    1542:	78 2e       	mov	r7, r24
    1544:	40 e0       	ldi	r20, 0x00	; 0
    1546:	50 e0       	ldi	r21, 0x00	; 0
    1548:	c6 01       	movw	r24, r12
    154a:	84 19       	sub	r24, r4
    154c:	91 09       	sbc	r25, r1
    154e:	9d 87       	std	Y+13, r25	; 0x0d
    1550:	8c 87       	std	Y+12, r24	; 0x0c
    1552:	96 01       	movw	r18, r12
    1554:	26 19       	sub	r18, r6
    1556:	37 09       	sbc	r19, r7
    1558:	28 0d       	add	r18, r8
    155a:	39 1d       	adc	r19, r9
    155c:	81 2f       	mov	r24, r17
    155e:	90 e0       	ldi	r25, 0x00	; 0
    1560:	ee 27       	eor	r30, r30
    1562:	ff 27       	eor	r31, r31
    1564:	e8 1b       	sub	r30, r24
    1566:	f9 0b       	sbc	r31, r25
    1568:	ff 87       	std	Y+15, r31	; 0x0f
    156a:	ee 87       	std	Y+14, r30	; 0x0e
    156c:	ff ef       	ldi	r31, 0xFF	; 255
    156e:	6f 16       	cp	r6, r31
    1570:	7f 06       	cpc	r7, r31
    1572:	61 f4       	brne	.+24     	; 0x158c <vfprintf+0x362>
    1574:	b7 01       	movw	r22, r14
    1576:	8e e2       	ldi	r24, 0x2E	; 46
    1578:	90 e0       	ldi	r25, 0x00	; 0
    157a:	2b 8b       	std	Y+19, r18	; 0x13
    157c:	3a 8b       	std	Y+18, r19	; 0x12
    157e:	48 8b       	std	Y+16, r20	; 0x10
    1580:	59 8b       	std	Y+17, r21	; 0x11
    1582:	39 d3       	rcall	.+1650   	; 0x1bf6 <fputc>
    1584:	59 89       	ldd	r21, Y+17	; 0x11
    1586:	48 89       	ldd	r20, Y+16	; 0x10
    1588:	3a 89       	ldd	r19, Y+18	; 0x12
    158a:	2b 89       	ldd	r18, Y+19	; 0x13
    158c:	c6 14       	cp	r12, r6
    158e:	d7 04       	cpc	r13, r7
    1590:	54 f0       	brlt	.+20     	; 0x15a6 <vfprintf+0x37c>
    1592:	6c 85       	ldd	r22, Y+12	; 0x0c
    1594:	7d 85       	ldd	r23, Y+13	; 0x0d
    1596:	66 15       	cp	r22, r6
    1598:	77 05       	cpc	r23, r7
    159a:	2c f4       	brge	.+10     	; 0x15a6 <vfprintf+0x37c>
    159c:	f9 01       	movw	r30, r18
    159e:	e4 0f       	add	r30, r20
    15a0:	f5 1f       	adc	r31, r21
    15a2:	81 81       	ldd	r24, Z+1	; 0x01
    15a4:	01 c0       	rjmp	.+2      	; 0x15a8 <vfprintf+0x37e>
    15a6:	80 e3       	ldi	r24, 0x30	; 48
    15a8:	71 e0       	ldi	r23, 0x01	; 1
    15aa:	67 1a       	sub	r6, r23
    15ac:	71 08       	sbc	r7, r1
    15ae:	4f 5f       	subi	r20, 0xFF	; 255
    15b0:	5f 4f       	sbci	r21, 0xFF	; 255
    15b2:	ee 85       	ldd	r30, Y+14	; 0x0e
    15b4:	ff 85       	ldd	r31, Y+15	; 0x0f
    15b6:	6e 16       	cp	r6, r30
    15b8:	7f 06       	cpc	r7, r31
    15ba:	64 f0       	brlt	.+24     	; 0x15d4 <vfprintf+0x3aa>
    15bc:	b7 01       	movw	r22, r14
    15be:	90 e0       	ldi	r25, 0x00	; 0
    15c0:	2b 8b       	std	Y+19, r18	; 0x13
    15c2:	3a 8b       	std	Y+18, r19	; 0x12
    15c4:	48 8b       	std	Y+16, r20	; 0x10
    15c6:	59 8b       	std	Y+17, r21	; 0x11
    15c8:	16 d3       	rcall	.+1580   	; 0x1bf6 <fputc>
    15ca:	2b 89       	ldd	r18, Y+19	; 0x13
    15cc:	3a 89       	ldd	r19, Y+18	; 0x12
    15ce:	48 89       	ldd	r20, Y+16	; 0x10
    15d0:	59 89       	ldd	r21, Y+17	; 0x11
    15d2:	cc cf       	rjmp	.-104    	; 0x156c <vfprintf+0x342>
    15d4:	6c 14       	cp	r6, r12
    15d6:	7d 04       	cpc	r7, r13
    15d8:	39 f4       	brne	.+14     	; 0x15e8 <vfprintf+0x3be>
    15da:	9a 81       	ldd	r25, Y+2	; 0x02
    15dc:	96 33       	cpi	r25, 0x36	; 54
    15de:	18 f4       	brcc	.+6      	; 0x15e6 <vfprintf+0x3bc>
    15e0:	95 33       	cpi	r25, 0x35	; 53
    15e2:	11 f4       	brne	.+4      	; 0x15e8 <vfprintf+0x3be>
    15e4:	04 ff       	sbrs	r16, 4
    15e6:	81 e3       	ldi	r24, 0x31	; 49
    15e8:	b7 01       	movw	r22, r14
    15ea:	90 e0       	ldi	r25, 0x00	; 0
    15ec:	45 c0       	rjmp	.+138    	; 0x1678 <vfprintf+0x44e>
    15ee:	8a 81       	ldd	r24, Y+2	; 0x02
    15f0:	81 33       	cpi	r24, 0x31	; 49
    15f2:	09 f0       	breq	.+2      	; 0x15f6 <vfprintf+0x3cc>
    15f4:	0f 7e       	andi	r16, 0xEF	; 239
    15f6:	b7 01       	movw	r22, r14
    15f8:	90 e0       	ldi	r25, 0x00	; 0
    15fa:	fd d2       	rcall	.+1530   	; 0x1bf6 <fputc>
    15fc:	11 11       	cpse	r17, r1
    15fe:	05 c0       	rjmp	.+10     	; 0x160a <vfprintf+0x3e0>
    1600:	74 fe       	sbrs	r7, 4
    1602:	16 c0       	rjmp	.+44     	; 0x1630 <vfprintf+0x406>
    1604:	85 e4       	ldi	r24, 0x45	; 69
    1606:	90 e0       	ldi	r25, 0x00	; 0
    1608:	15 c0       	rjmp	.+42     	; 0x1634 <vfprintf+0x40a>
    160a:	b7 01       	movw	r22, r14
    160c:	8e e2       	ldi	r24, 0x2E	; 46
    160e:	90 e0       	ldi	r25, 0x00	; 0
    1610:	f2 d2       	rcall	.+1508   	; 0x1bf6 <fputc>
    1612:	82 e0       	ldi	r24, 0x02	; 2
    1614:	66 24       	eor	r6, r6
    1616:	63 94       	inc	r6
    1618:	68 0e       	add	r6, r24
    161a:	f4 01       	movw	r30, r8
    161c:	e8 0f       	add	r30, r24
    161e:	f1 1d       	adc	r31, r1
    1620:	80 81       	ld	r24, Z
    1622:	b7 01       	movw	r22, r14
    1624:	90 e0       	ldi	r25, 0x00	; 0
    1626:	e7 d2       	rcall	.+1486   	; 0x1bf6 <fputc>
    1628:	11 50       	subi	r17, 0x01	; 1
    162a:	51 f3       	breq	.-44     	; 0x1600 <vfprintf+0x3d6>
    162c:	86 2d       	mov	r24, r6
    162e:	f2 cf       	rjmp	.-28     	; 0x1614 <vfprintf+0x3ea>
    1630:	85 e6       	ldi	r24, 0x65	; 101
    1632:	90 e0       	ldi	r25, 0x00	; 0
    1634:	b7 01       	movw	r22, r14
    1636:	df d2       	rcall	.+1470   	; 0x1bf6 <fputc>
    1638:	d7 fc       	sbrc	r13, 7
    163a:	05 c0       	rjmp	.+10     	; 0x1646 <vfprintf+0x41c>
    163c:	c1 14       	cp	r12, r1
    163e:	d1 04       	cpc	r13, r1
    1640:	39 f4       	brne	.+14     	; 0x1650 <vfprintf+0x426>
    1642:	04 ff       	sbrs	r16, 4
    1644:	05 c0       	rjmp	.+10     	; 0x1650 <vfprintf+0x426>
    1646:	d1 94       	neg	r13
    1648:	c1 94       	neg	r12
    164a:	d1 08       	sbc	r13, r1
    164c:	8d e2       	ldi	r24, 0x2D	; 45
    164e:	01 c0       	rjmp	.+2      	; 0x1652 <vfprintf+0x428>
    1650:	8b e2       	ldi	r24, 0x2B	; 43
    1652:	b7 01       	movw	r22, r14
    1654:	90 e0       	ldi	r25, 0x00	; 0
    1656:	cf d2       	rcall	.+1438   	; 0x1bf6 <fputc>
    1658:	80 e3       	ldi	r24, 0x30	; 48
    165a:	6a e0       	ldi	r22, 0x0A	; 10
    165c:	c6 16       	cp	r12, r22
    165e:	d1 04       	cpc	r13, r1
    1660:	2c f0       	brlt	.+10     	; 0x166c <vfprintf+0x442>
    1662:	8f 5f       	subi	r24, 0xFF	; 255
    1664:	fa e0       	ldi	r31, 0x0A	; 10
    1666:	cf 1a       	sub	r12, r31
    1668:	d1 08       	sbc	r13, r1
    166a:	f7 cf       	rjmp	.-18     	; 0x165a <vfprintf+0x430>
    166c:	b7 01       	movw	r22, r14
    166e:	90 e0       	ldi	r25, 0x00	; 0
    1670:	c2 d2       	rcall	.+1412   	; 0x1bf6 <fputc>
    1672:	b7 01       	movw	r22, r14
    1674:	c6 01       	movw	r24, r12
    1676:	c0 96       	adiw	r24, 0x30	; 48
    1678:	be d2       	rcall	.+1404   	; 0x1bf6 <fputc>
    167a:	36 c1       	rjmp	.+620    	; 0x18e8 <vfprintf+0x6be>
    167c:	83 36       	cpi	r24, 0x63	; 99
    167e:	31 f0       	breq	.+12     	; 0x168c <vfprintf+0x462>
    1680:	83 37       	cpi	r24, 0x73	; 115
    1682:	79 f0       	breq	.+30     	; 0x16a2 <vfprintf+0x478>
    1684:	83 35       	cpi	r24, 0x53	; 83
    1686:	09 f0       	breq	.+2      	; 0x168a <vfprintf+0x460>
    1688:	54 c0       	rjmp	.+168    	; 0x1732 <vfprintf+0x508>
    168a:	20 c0       	rjmp	.+64     	; 0x16cc <vfprintf+0x4a2>
    168c:	56 01       	movw	r10, r12
    168e:	72 e0       	ldi	r23, 0x02	; 2
    1690:	a7 0e       	add	r10, r23
    1692:	b1 1c       	adc	r11, r1
    1694:	f6 01       	movw	r30, r12
    1696:	80 81       	ld	r24, Z
    1698:	89 83       	std	Y+1, r24	; 0x01
    169a:	01 e0       	ldi	r16, 0x01	; 1
    169c:	10 e0       	ldi	r17, 0x00	; 0
    169e:	64 01       	movw	r12, r8
    16a0:	13 c0       	rjmp	.+38     	; 0x16c8 <vfprintf+0x49e>
    16a2:	56 01       	movw	r10, r12
    16a4:	f2 e0       	ldi	r31, 0x02	; 2
    16a6:	af 0e       	add	r10, r31
    16a8:	b1 1c       	adc	r11, r1
    16aa:	f6 01       	movw	r30, r12
    16ac:	c0 80       	ld	r12, Z
    16ae:	d1 80       	ldd	r13, Z+1	; 0x01
    16b0:	26 ff       	sbrs	r18, 6
    16b2:	03 c0       	rjmp	.+6      	; 0x16ba <vfprintf+0x490>
    16b4:	61 2f       	mov	r22, r17
    16b6:	70 e0       	ldi	r23, 0x00	; 0
    16b8:	02 c0       	rjmp	.+4      	; 0x16be <vfprintf+0x494>
    16ba:	6f ef       	ldi	r22, 0xFF	; 255
    16bc:	7f ef       	ldi	r23, 0xFF	; 255
    16be:	c6 01       	movw	r24, r12
    16c0:	2b 8b       	std	Y+19, r18	; 0x13
    16c2:	44 d2       	rcall	.+1160   	; 0x1b4c <strnlen>
    16c4:	8c 01       	movw	r16, r24
    16c6:	2b 89       	ldd	r18, Y+19	; 0x13
    16c8:	2f 77       	andi	r18, 0x7F	; 127
    16ca:	14 c0       	rjmp	.+40     	; 0x16f4 <vfprintf+0x4ca>
    16cc:	56 01       	movw	r10, r12
    16ce:	f2 e0       	ldi	r31, 0x02	; 2
    16d0:	af 0e       	add	r10, r31
    16d2:	b1 1c       	adc	r11, r1
    16d4:	f6 01       	movw	r30, r12
    16d6:	c0 80       	ld	r12, Z
    16d8:	d1 80       	ldd	r13, Z+1	; 0x01
    16da:	26 ff       	sbrs	r18, 6
    16dc:	03 c0       	rjmp	.+6      	; 0x16e4 <vfprintf+0x4ba>
    16de:	61 2f       	mov	r22, r17
    16e0:	70 e0       	ldi	r23, 0x00	; 0
    16e2:	02 c0       	rjmp	.+4      	; 0x16e8 <vfprintf+0x4be>
    16e4:	6f ef       	ldi	r22, 0xFF	; 255
    16e6:	7f ef       	ldi	r23, 0xFF	; 255
    16e8:	c6 01       	movw	r24, r12
    16ea:	2b 8b       	std	Y+19, r18	; 0x13
    16ec:	24 d2       	rcall	.+1096   	; 0x1b36 <strnlen_P>
    16ee:	8c 01       	movw	r16, r24
    16f0:	2b 89       	ldd	r18, Y+19	; 0x13
    16f2:	20 68       	ori	r18, 0x80	; 128
    16f4:	72 2e       	mov	r7, r18
    16f6:	23 fd       	sbrc	r18, 3
    16f8:	18 c0       	rjmp	.+48     	; 0x172a <vfprintf+0x500>
    16fa:	85 2d       	mov	r24, r5
    16fc:	90 e0       	ldi	r25, 0x00	; 0
    16fe:	08 17       	cp	r16, r24
    1700:	19 07       	cpc	r17, r25
    1702:	98 f4       	brcc	.+38     	; 0x172a <vfprintf+0x500>
    1704:	b7 01       	movw	r22, r14
    1706:	80 e2       	ldi	r24, 0x20	; 32
    1708:	90 e0       	ldi	r25, 0x00	; 0
    170a:	75 d2       	rcall	.+1258   	; 0x1bf6 <fputc>
    170c:	5a 94       	dec	r5
    170e:	f5 cf       	rjmp	.-22     	; 0x16fa <vfprintf+0x4d0>
    1710:	f6 01       	movw	r30, r12
    1712:	77 fc       	sbrc	r7, 7
    1714:	85 91       	lpm	r24, Z+
    1716:	77 fe       	sbrs	r7, 7
    1718:	81 91       	ld	r24, Z+
    171a:	6f 01       	movw	r12, r30
    171c:	b7 01       	movw	r22, r14
    171e:	90 e0       	ldi	r25, 0x00	; 0
    1720:	6a d2       	rcall	.+1236   	; 0x1bf6 <fputc>
    1722:	51 10       	cpse	r5, r1
    1724:	5a 94       	dec	r5
    1726:	01 50       	subi	r16, 0x01	; 1
    1728:	11 09       	sbc	r17, r1
    172a:	01 15       	cp	r16, r1
    172c:	11 05       	cpc	r17, r1
    172e:	81 f7       	brne	.-32     	; 0x1710 <vfprintf+0x4e6>
    1730:	db c0       	rjmp	.+438    	; 0x18e8 <vfprintf+0x6be>
    1732:	84 36       	cpi	r24, 0x64	; 100
    1734:	11 f0       	breq	.+4      	; 0x173a <vfprintf+0x510>
    1736:	89 36       	cpi	r24, 0x69	; 105
    1738:	49 f5       	brne	.+82     	; 0x178c <vfprintf+0x562>
    173a:	56 01       	movw	r10, r12
    173c:	27 ff       	sbrs	r18, 7
    173e:	09 c0       	rjmp	.+18     	; 0x1752 <vfprintf+0x528>
    1740:	f4 e0       	ldi	r31, 0x04	; 4
    1742:	af 0e       	add	r10, r31
    1744:	b1 1c       	adc	r11, r1
    1746:	f6 01       	movw	r30, r12
    1748:	60 81       	ld	r22, Z
    174a:	71 81       	ldd	r23, Z+1	; 0x01
    174c:	82 81       	ldd	r24, Z+2	; 0x02
    174e:	93 81       	ldd	r25, Z+3	; 0x03
    1750:	0a c0       	rjmp	.+20     	; 0x1766 <vfprintf+0x53c>
    1752:	f2 e0       	ldi	r31, 0x02	; 2
    1754:	af 0e       	add	r10, r31
    1756:	b1 1c       	adc	r11, r1
    1758:	f6 01       	movw	r30, r12
    175a:	60 81       	ld	r22, Z
    175c:	71 81       	ldd	r23, Z+1	; 0x01
    175e:	88 27       	eor	r24, r24
    1760:	77 fd       	sbrc	r23, 7
    1762:	80 95       	com	r24
    1764:	98 2f       	mov	r25, r24
    1766:	02 2f       	mov	r16, r18
    1768:	0f 76       	andi	r16, 0x6F	; 111
    176a:	97 ff       	sbrs	r25, 7
    176c:	08 c0       	rjmp	.+16     	; 0x177e <vfprintf+0x554>
    176e:	90 95       	com	r25
    1770:	80 95       	com	r24
    1772:	70 95       	com	r23
    1774:	61 95       	neg	r22
    1776:	7f 4f       	sbci	r23, 0xFF	; 255
    1778:	8f 4f       	sbci	r24, 0xFF	; 255
    177a:	9f 4f       	sbci	r25, 0xFF	; 255
    177c:	00 68       	ori	r16, 0x80	; 128
    177e:	2a e0       	ldi	r18, 0x0A	; 10
    1780:	30 e0       	ldi	r19, 0x00	; 0
    1782:	a4 01       	movw	r20, r8
    1784:	a8 d2       	rcall	.+1360   	; 0x1cd6 <__ultoa_invert>
    1786:	c8 2e       	mov	r12, r24
    1788:	c8 18       	sub	r12, r8
    178a:	3d c0       	rjmp	.+122    	; 0x1806 <vfprintf+0x5dc>
    178c:	02 2f       	mov	r16, r18
    178e:	85 37       	cpi	r24, 0x75	; 117
    1790:	21 f4       	brne	.+8      	; 0x179a <vfprintf+0x570>
    1792:	0f 7e       	andi	r16, 0xEF	; 239
    1794:	2a e0       	ldi	r18, 0x0A	; 10
    1796:	30 e0       	ldi	r19, 0x00	; 0
    1798:	1d c0       	rjmp	.+58     	; 0x17d4 <vfprintf+0x5aa>
    179a:	09 7f       	andi	r16, 0xF9	; 249
    179c:	8f 36       	cpi	r24, 0x6F	; 111
    179e:	91 f0       	breq	.+36     	; 0x17c4 <vfprintf+0x59a>
    17a0:	18 f4       	brcc	.+6      	; 0x17a8 <vfprintf+0x57e>
    17a2:	88 35       	cpi	r24, 0x58	; 88
    17a4:	59 f0       	breq	.+22     	; 0x17bc <vfprintf+0x592>
    17a6:	a9 c0       	rjmp	.+338    	; 0x18fa <vfprintf+0x6d0>
    17a8:	80 37       	cpi	r24, 0x70	; 112
    17aa:	19 f0       	breq	.+6      	; 0x17b2 <vfprintf+0x588>
    17ac:	88 37       	cpi	r24, 0x78	; 120
    17ae:	11 f0       	breq	.+4      	; 0x17b4 <vfprintf+0x58a>
    17b0:	a4 c0       	rjmp	.+328    	; 0x18fa <vfprintf+0x6d0>
    17b2:	00 61       	ori	r16, 0x10	; 16
    17b4:	04 ff       	sbrs	r16, 4
    17b6:	09 c0       	rjmp	.+18     	; 0x17ca <vfprintf+0x5a0>
    17b8:	04 60       	ori	r16, 0x04	; 4
    17ba:	07 c0       	rjmp	.+14     	; 0x17ca <vfprintf+0x5a0>
    17bc:	24 ff       	sbrs	r18, 4
    17be:	08 c0       	rjmp	.+16     	; 0x17d0 <vfprintf+0x5a6>
    17c0:	06 60       	ori	r16, 0x06	; 6
    17c2:	06 c0       	rjmp	.+12     	; 0x17d0 <vfprintf+0x5a6>
    17c4:	28 e0       	ldi	r18, 0x08	; 8
    17c6:	30 e0       	ldi	r19, 0x00	; 0
    17c8:	05 c0       	rjmp	.+10     	; 0x17d4 <vfprintf+0x5aa>
    17ca:	20 e1       	ldi	r18, 0x10	; 16
    17cc:	30 e0       	ldi	r19, 0x00	; 0
    17ce:	02 c0       	rjmp	.+4      	; 0x17d4 <vfprintf+0x5aa>
    17d0:	20 e1       	ldi	r18, 0x10	; 16
    17d2:	32 e0       	ldi	r19, 0x02	; 2
    17d4:	56 01       	movw	r10, r12
    17d6:	07 ff       	sbrs	r16, 7
    17d8:	09 c0       	rjmp	.+18     	; 0x17ec <vfprintf+0x5c2>
    17da:	f4 e0       	ldi	r31, 0x04	; 4
    17dc:	af 0e       	add	r10, r31
    17de:	b1 1c       	adc	r11, r1
    17e0:	f6 01       	movw	r30, r12
    17e2:	60 81       	ld	r22, Z
    17e4:	71 81       	ldd	r23, Z+1	; 0x01
    17e6:	82 81       	ldd	r24, Z+2	; 0x02
    17e8:	93 81       	ldd	r25, Z+3	; 0x03
    17ea:	08 c0       	rjmp	.+16     	; 0x17fc <vfprintf+0x5d2>
    17ec:	f2 e0       	ldi	r31, 0x02	; 2
    17ee:	af 0e       	add	r10, r31
    17f0:	b1 1c       	adc	r11, r1
    17f2:	f6 01       	movw	r30, r12
    17f4:	60 81       	ld	r22, Z
    17f6:	71 81       	ldd	r23, Z+1	; 0x01
    17f8:	80 e0       	ldi	r24, 0x00	; 0
    17fa:	90 e0       	ldi	r25, 0x00	; 0
    17fc:	a4 01       	movw	r20, r8
    17fe:	6b d2       	rcall	.+1238   	; 0x1cd6 <__ultoa_invert>
    1800:	c8 2e       	mov	r12, r24
    1802:	c8 18       	sub	r12, r8
    1804:	0f 77       	andi	r16, 0x7F	; 127
    1806:	06 ff       	sbrs	r16, 6
    1808:	0b c0       	rjmp	.+22     	; 0x1820 <vfprintf+0x5f6>
    180a:	20 2f       	mov	r18, r16
    180c:	2e 7f       	andi	r18, 0xFE	; 254
    180e:	c1 16       	cp	r12, r17
    1810:	50 f4       	brcc	.+20     	; 0x1826 <vfprintf+0x5fc>
    1812:	04 ff       	sbrs	r16, 4
    1814:	0a c0       	rjmp	.+20     	; 0x182a <vfprintf+0x600>
    1816:	02 fd       	sbrc	r16, 2
    1818:	08 c0       	rjmp	.+16     	; 0x182a <vfprintf+0x600>
    181a:	20 2f       	mov	r18, r16
    181c:	2e 7e       	andi	r18, 0xEE	; 238
    181e:	05 c0       	rjmp	.+10     	; 0x182a <vfprintf+0x600>
    1820:	dc 2c       	mov	r13, r12
    1822:	20 2f       	mov	r18, r16
    1824:	03 c0       	rjmp	.+6      	; 0x182c <vfprintf+0x602>
    1826:	dc 2c       	mov	r13, r12
    1828:	01 c0       	rjmp	.+2      	; 0x182c <vfprintf+0x602>
    182a:	d1 2e       	mov	r13, r17
    182c:	24 ff       	sbrs	r18, 4
    182e:	0d c0       	rjmp	.+26     	; 0x184a <vfprintf+0x620>
    1830:	fe 01       	movw	r30, r28
    1832:	ec 0d       	add	r30, r12
    1834:	f1 1d       	adc	r31, r1
    1836:	80 81       	ld	r24, Z
    1838:	80 33       	cpi	r24, 0x30	; 48
    183a:	11 f4       	brne	.+4      	; 0x1840 <vfprintf+0x616>
    183c:	29 7e       	andi	r18, 0xE9	; 233
    183e:	09 c0       	rjmp	.+18     	; 0x1852 <vfprintf+0x628>
    1840:	22 ff       	sbrs	r18, 2
    1842:	06 c0       	rjmp	.+12     	; 0x1850 <vfprintf+0x626>
    1844:	d3 94       	inc	r13
    1846:	d3 94       	inc	r13
    1848:	04 c0       	rjmp	.+8      	; 0x1852 <vfprintf+0x628>
    184a:	82 2f       	mov	r24, r18
    184c:	86 78       	andi	r24, 0x86	; 134
    184e:	09 f0       	breq	.+2      	; 0x1852 <vfprintf+0x628>
    1850:	d3 94       	inc	r13
    1852:	23 fd       	sbrc	r18, 3
    1854:	12 c0       	rjmp	.+36     	; 0x187a <vfprintf+0x650>
    1856:	20 ff       	sbrs	r18, 0
    1858:	06 c0       	rjmp	.+12     	; 0x1866 <vfprintf+0x63c>
    185a:	1c 2d       	mov	r17, r12
    185c:	d5 14       	cp	r13, r5
    185e:	18 f4       	brcc	.+6      	; 0x1866 <vfprintf+0x63c>
    1860:	15 0d       	add	r17, r5
    1862:	1d 19       	sub	r17, r13
    1864:	d5 2c       	mov	r13, r5
    1866:	d5 14       	cp	r13, r5
    1868:	60 f4       	brcc	.+24     	; 0x1882 <vfprintf+0x658>
    186a:	b7 01       	movw	r22, r14
    186c:	80 e2       	ldi	r24, 0x20	; 32
    186e:	90 e0       	ldi	r25, 0x00	; 0
    1870:	2b 8b       	std	Y+19, r18	; 0x13
    1872:	c1 d1       	rcall	.+898    	; 0x1bf6 <fputc>
    1874:	d3 94       	inc	r13
    1876:	2b 89       	ldd	r18, Y+19	; 0x13
    1878:	f6 cf       	rjmp	.-20     	; 0x1866 <vfprintf+0x63c>
    187a:	d5 14       	cp	r13, r5
    187c:	10 f4       	brcc	.+4      	; 0x1882 <vfprintf+0x658>
    187e:	5d 18       	sub	r5, r13
    1880:	01 c0       	rjmp	.+2      	; 0x1884 <vfprintf+0x65a>
    1882:	51 2c       	mov	r5, r1
    1884:	24 ff       	sbrs	r18, 4
    1886:	11 c0       	rjmp	.+34     	; 0x18aa <vfprintf+0x680>
    1888:	b7 01       	movw	r22, r14
    188a:	80 e3       	ldi	r24, 0x30	; 48
    188c:	90 e0       	ldi	r25, 0x00	; 0
    188e:	2b 8b       	std	Y+19, r18	; 0x13
    1890:	b2 d1       	rcall	.+868    	; 0x1bf6 <fputc>
    1892:	2b 89       	ldd	r18, Y+19	; 0x13
    1894:	22 ff       	sbrs	r18, 2
    1896:	16 c0       	rjmp	.+44     	; 0x18c4 <vfprintf+0x69a>
    1898:	21 ff       	sbrs	r18, 1
    189a:	03 c0       	rjmp	.+6      	; 0x18a2 <vfprintf+0x678>
    189c:	88 e5       	ldi	r24, 0x58	; 88
    189e:	90 e0       	ldi	r25, 0x00	; 0
    18a0:	02 c0       	rjmp	.+4      	; 0x18a6 <vfprintf+0x67c>
    18a2:	88 e7       	ldi	r24, 0x78	; 120
    18a4:	90 e0       	ldi	r25, 0x00	; 0
    18a6:	b7 01       	movw	r22, r14
    18a8:	0c c0       	rjmp	.+24     	; 0x18c2 <vfprintf+0x698>
    18aa:	82 2f       	mov	r24, r18
    18ac:	86 78       	andi	r24, 0x86	; 134
    18ae:	51 f0       	breq	.+20     	; 0x18c4 <vfprintf+0x69a>
    18b0:	21 fd       	sbrc	r18, 1
    18b2:	02 c0       	rjmp	.+4      	; 0x18b8 <vfprintf+0x68e>
    18b4:	80 e2       	ldi	r24, 0x20	; 32
    18b6:	01 c0       	rjmp	.+2      	; 0x18ba <vfprintf+0x690>
    18b8:	8b e2       	ldi	r24, 0x2B	; 43
    18ba:	27 fd       	sbrc	r18, 7
    18bc:	8d e2       	ldi	r24, 0x2D	; 45
    18be:	b7 01       	movw	r22, r14
    18c0:	90 e0       	ldi	r25, 0x00	; 0
    18c2:	99 d1       	rcall	.+818    	; 0x1bf6 <fputc>
    18c4:	c1 16       	cp	r12, r17
    18c6:	30 f4       	brcc	.+12     	; 0x18d4 <vfprintf+0x6aa>
    18c8:	b7 01       	movw	r22, r14
    18ca:	80 e3       	ldi	r24, 0x30	; 48
    18cc:	90 e0       	ldi	r25, 0x00	; 0
    18ce:	93 d1       	rcall	.+806    	; 0x1bf6 <fputc>
    18d0:	11 50       	subi	r17, 0x01	; 1
    18d2:	f8 cf       	rjmp	.-16     	; 0x18c4 <vfprintf+0x69a>
    18d4:	ca 94       	dec	r12
    18d6:	f4 01       	movw	r30, r8
    18d8:	ec 0d       	add	r30, r12
    18da:	f1 1d       	adc	r31, r1
    18dc:	80 81       	ld	r24, Z
    18de:	b7 01       	movw	r22, r14
    18e0:	90 e0       	ldi	r25, 0x00	; 0
    18e2:	89 d1       	rcall	.+786    	; 0x1bf6 <fputc>
    18e4:	c1 10       	cpse	r12, r1
    18e6:	f6 cf       	rjmp	.-20     	; 0x18d4 <vfprintf+0x6aa>
    18e8:	55 20       	and	r5, r5
    18ea:	09 f4       	brne	.+2      	; 0x18ee <vfprintf+0x6c4>
    18ec:	dd cc       	rjmp	.-1606   	; 0x12a8 <vfprintf+0x7e>
    18ee:	b7 01       	movw	r22, r14
    18f0:	80 e2       	ldi	r24, 0x20	; 32
    18f2:	90 e0       	ldi	r25, 0x00	; 0
    18f4:	80 d1       	rcall	.+768    	; 0x1bf6 <fputc>
    18f6:	5a 94       	dec	r5
    18f8:	f7 cf       	rjmp	.-18     	; 0x18e8 <vfprintf+0x6be>
    18fa:	f7 01       	movw	r30, r14
    18fc:	86 81       	ldd	r24, Z+6	; 0x06
    18fe:	97 81       	ldd	r25, Z+7	; 0x07
    1900:	02 c0       	rjmp	.+4      	; 0x1906 <vfprintf+0x6dc>
    1902:	8f ef       	ldi	r24, 0xFF	; 255
    1904:	9f ef       	ldi	r25, 0xFF	; 255
    1906:	63 96       	adiw	r28, 0x13	; 19
    1908:	0f b6       	in	r0, 0x3f	; 63
    190a:	f8 94       	cli
    190c:	de bf       	out	0x3e, r29	; 62
    190e:	0f be       	out	0x3f, r0	; 63
    1910:	cd bf       	out	0x3d, r28	; 61
    1912:	df 91       	pop	r29
    1914:	cf 91       	pop	r28
    1916:	1f 91       	pop	r17
    1918:	0f 91       	pop	r16
    191a:	ff 90       	pop	r15
    191c:	ef 90       	pop	r14
    191e:	df 90       	pop	r13
    1920:	cf 90       	pop	r12
    1922:	bf 90       	pop	r11
    1924:	af 90       	pop	r10
    1926:	9f 90       	pop	r9
    1928:	8f 90       	pop	r8
    192a:	7f 90       	pop	r7
    192c:	6f 90       	pop	r6
    192e:	5f 90       	pop	r5
    1930:	4f 90       	pop	r4
    1932:	3f 90       	pop	r3
    1934:	2f 90       	pop	r2
    1936:	08 95       	ret

00001938 <__udivmodhi4>:
    1938:	aa 1b       	sub	r26, r26
    193a:	bb 1b       	sub	r27, r27
    193c:	51 e1       	ldi	r21, 0x11	; 17
    193e:	07 c0       	rjmp	.+14     	; 0x194e <__udivmodhi4_ep>

00001940 <__udivmodhi4_loop>:
    1940:	aa 1f       	adc	r26, r26
    1942:	bb 1f       	adc	r27, r27
    1944:	a6 17       	cp	r26, r22
    1946:	b7 07       	cpc	r27, r23
    1948:	10 f0       	brcs	.+4      	; 0x194e <__udivmodhi4_ep>
    194a:	a6 1b       	sub	r26, r22
    194c:	b7 0b       	sbc	r27, r23

0000194e <__udivmodhi4_ep>:
    194e:	88 1f       	adc	r24, r24
    1950:	99 1f       	adc	r25, r25
    1952:	5a 95       	dec	r21
    1954:	a9 f7       	brne	.-22     	; 0x1940 <__udivmodhi4_loop>
    1956:	80 95       	com	r24
    1958:	90 95       	com	r25
    195a:	bc 01       	movw	r22, r24
    195c:	cd 01       	movw	r24, r26
    195e:	08 95       	ret

00001960 <__divmodhi4>:
    1960:	97 fb       	bst	r25, 7
    1962:	07 2e       	mov	r0, r23
    1964:	16 f4       	brtc	.+4      	; 0x196a <__divmodhi4+0xa>
    1966:	00 94       	com	r0
    1968:	06 d0       	rcall	.+12     	; 0x1976 <__divmodhi4_neg1>
    196a:	77 fd       	sbrc	r23, 7
    196c:	08 d0       	rcall	.+16     	; 0x197e <__divmodhi4_neg2>
    196e:	e4 df       	rcall	.-56     	; 0x1938 <__udivmodhi4>
    1970:	07 fc       	sbrc	r0, 7
    1972:	05 d0       	rcall	.+10     	; 0x197e <__divmodhi4_neg2>
    1974:	3e f4       	brtc	.+14     	; 0x1984 <__divmodhi4_exit>

00001976 <__divmodhi4_neg1>:
    1976:	90 95       	com	r25
    1978:	81 95       	neg	r24
    197a:	9f 4f       	sbci	r25, 0xFF	; 255
    197c:	08 95       	ret

0000197e <__divmodhi4_neg2>:
    197e:	70 95       	com	r23
    1980:	61 95       	neg	r22
    1982:	7f 4f       	sbci	r23, 0xFF	; 255

00001984 <__divmodhi4_exit>:
    1984:	08 95       	ret

00001986 <__ftoa_engine>:
    1986:	28 30       	cpi	r18, 0x08	; 8
    1988:	08 f0       	brcs	.+2      	; 0x198c <__ftoa_engine+0x6>
    198a:	27 e0       	ldi	r18, 0x07	; 7
    198c:	33 27       	eor	r19, r19
    198e:	da 01       	movw	r26, r20
    1990:	99 0f       	add	r25, r25
    1992:	31 1d       	adc	r19, r1
    1994:	87 fd       	sbrc	r24, 7
    1996:	91 60       	ori	r25, 0x01	; 1
    1998:	00 96       	adiw	r24, 0x00	; 0
    199a:	61 05       	cpc	r22, r1
    199c:	71 05       	cpc	r23, r1
    199e:	39 f4       	brne	.+14     	; 0x19ae <__ftoa_engine+0x28>
    19a0:	32 60       	ori	r19, 0x02	; 2
    19a2:	2e 5f       	subi	r18, 0xFE	; 254
    19a4:	3d 93       	st	X+, r19
    19a6:	30 e3       	ldi	r19, 0x30	; 48
    19a8:	2a 95       	dec	r18
    19aa:	e1 f7       	brne	.-8      	; 0x19a4 <__ftoa_engine+0x1e>
    19ac:	08 95       	ret
    19ae:	9f 3f       	cpi	r25, 0xFF	; 255
    19b0:	30 f0       	brcs	.+12     	; 0x19be <__ftoa_engine+0x38>
    19b2:	80 38       	cpi	r24, 0x80	; 128
    19b4:	71 05       	cpc	r23, r1
    19b6:	61 05       	cpc	r22, r1
    19b8:	09 f0       	breq	.+2      	; 0x19bc <__ftoa_engine+0x36>
    19ba:	3c 5f       	subi	r19, 0xFC	; 252
    19bc:	3c 5f       	subi	r19, 0xFC	; 252
    19be:	3d 93       	st	X+, r19
    19c0:	91 30       	cpi	r25, 0x01	; 1
    19c2:	08 f0       	brcs	.+2      	; 0x19c6 <__ftoa_engine+0x40>
    19c4:	80 68       	ori	r24, 0x80	; 128
    19c6:	91 1d       	adc	r25, r1
    19c8:	df 93       	push	r29
    19ca:	cf 93       	push	r28
    19cc:	1f 93       	push	r17
    19ce:	0f 93       	push	r16
    19d0:	ff 92       	push	r15
    19d2:	ef 92       	push	r14
    19d4:	19 2f       	mov	r17, r25
    19d6:	98 7f       	andi	r25, 0xF8	; 248
    19d8:	96 95       	lsr	r25
    19da:	e9 2f       	mov	r30, r25
    19dc:	96 95       	lsr	r25
    19de:	96 95       	lsr	r25
    19e0:	e9 0f       	add	r30, r25
    19e2:	ff 27       	eor	r31, r31
    19e4:	ea 5b       	subi	r30, 0xBA	; 186
    19e6:	fe 4f       	sbci	r31, 0xFE	; 254
    19e8:	99 27       	eor	r25, r25
    19ea:	33 27       	eor	r19, r19
    19ec:	ee 24       	eor	r14, r14
    19ee:	ff 24       	eor	r15, r15
    19f0:	a7 01       	movw	r20, r14
    19f2:	e7 01       	movw	r28, r14
    19f4:	05 90       	lpm	r0, Z+
    19f6:	08 94       	sec
    19f8:	07 94       	ror	r0
    19fa:	28 f4       	brcc	.+10     	; 0x1a06 <__ftoa_engine+0x80>
    19fc:	36 0f       	add	r19, r22
    19fe:	e7 1e       	adc	r14, r23
    1a00:	f8 1e       	adc	r15, r24
    1a02:	49 1f       	adc	r20, r25
    1a04:	51 1d       	adc	r21, r1
    1a06:	66 0f       	add	r22, r22
    1a08:	77 1f       	adc	r23, r23
    1a0a:	88 1f       	adc	r24, r24
    1a0c:	99 1f       	adc	r25, r25
    1a0e:	06 94       	lsr	r0
    1a10:	a1 f7       	brne	.-24     	; 0x19fa <__ftoa_engine+0x74>
    1a12:	05 90       	lpm	r0, Z+
    1a14:	07 94       	ror	r0
    1a16:	28 f4       	brcc	.+10     	; 0x1a22 <__ftoa_engine+0x9c>
    1a18:	e7 0e       	add	r14, r23
    1a1a:	f8 1e       	adc	r15, r24
    1a1c:	49 1f       	adc	r20, r25
    1a1e:	56 1f       	adc	r21, r22
    1a20:	c1 1d       	adc	r28, r1
    1a22:	77 0f       	add	r23, r23
    1a24:	88 1f       	adc	r24, r24
    1a26:	99 1f       	adc	r25, r25
    1a28:	66 1f       	adc	r22, r22
    1a2a:	06 94       	lsr	r0
    1a2c:	a1 f7       	brne	.-24     	; 0x1a16 <__ftoa_engine+0x90>
    1a2e:	05 90       	lpm	r0, Z+
    1a30:	07 94       	ror	r0
    1a32:	28 f4       	brcc	.+10     	; 0x1a3e <__ftoa_engine+0xb8>
    1a34:	f8 0e       	add	r15, r24
    1a36:	49 1f       	adc	r20, r25
    1a38:	56 1f       	adc	r21, r22
    1a3a:	c7 1f       	adc	r28, r23
    1a3c:	d1 1d       	adc	r29, r1
    1a3e:	88 0f       	add	r24, r24
    1a40:	99 1f       	adc	r25, r25
    1a42:	66 1f       	adc	r22, r22
    1a44:	77 1f       	adc	r23, r23
    1a46:	06 94       	lsr	r0
    1a48:	a1 f7       	brne	.-24     	; 0x1a32 <__ftoa_engine+0xac>
    1a4a:	05 90       	lpm	r0, Z+
    1a4c:	07 94       	ror	r0
    1a4e:	20 f4       	brcc	.+8      	; 0x1a58 <__ftoa_engine+0xd2>
    1a50:	49 0f       	add	r20, r25
    1a52:	56 1f       	adc	r21, r22
    1a54:	c7 1f       	adc	r28, r23
    1a56:	d8 1f       	adc	r29, r24
    1a58:	99 0f       	add	r25, r25
    1a5a:	66 1f       	adc	r22, r22
    1a5c:	77 1f       	adc	r23, r23
    1a5e:	88 1f       	adc	r24, r24
    1a60:	06 94       	lsr	r0
    1a62:	a9 f7       	brne	.-22     	; 0x1a4e <__ftoa_engine+0xc8>
    1a64:	84 91       	lpm	r24, Z
    1a66:	10 95       	com	r17
    1a68:	17 70       	andi	r17, 0x07	; 7
    1a6a:	41 f0       	breq	.+16     	; 0x1a7c <__ftoa_engine+0xf6>
    1a6c:	d6 95       	lsr	r29
    1a6e:	c7 95       	ror	r28
    1a70:	57 95       	ror	r21
    1a72:	47 95       	ror	r20
    1a74:	f7 94       	ror	r15
    1a76:	e7 94       	ror	r14
    1a78:	1a 95       	dec	r17
    1a7a:	c1 f7       	brne	.-16     	; 0x1a6c <__ftoa_engine+0xe6>
    1a7c:	ec ee       	ldi	r30, 0xEC	; 236
    1a7e:	f0 e0       	ldi	r31, 0x00	; 0
    1a80:	68 94       	set
    1a82:	15 90       	lpm	r1, Z+
    1a84:	15 91       	lpm	r17, Z+
    1a86:	35 91       	lpm	r19, Z+
    1a88:	65 91       	lpm	r22, Z+
    1a8a:	95 91       	lpm	r25, Z+
    1a8c:	05 90       	lpm	r0, Z+
    1a8e:	7f e2       	ldi	r23, 0x2F	; 47
    1a90:	73 95       	inc	r23
    1a92:	e1 18       	sub	r14, r1
    1a94:	f1 0a       	sbc	r15, r17
    1a96:	43 0b       	sbc	r20, r19
    1a98:	56 0b       	sbc	r21, r22
    1a9a:	c9 0b       	sbc	r28, r25
    1a9c:	d0 09       	sbc	r29, r0
    1a9e:	c0 f7       	brcc	.-16     	; 0x1a90 <__ftoa_engine+0x10a>
    1aa0:	e1 0c       	add	r14, r1
    1aa2:	f1 1e       	adc	r15, r17
    1aa4:	43 1f       	adc	r20, r19
    1aa6:	56 1f       	adc	r21, r22
    1aa8:	c9 1f       	adc	r28, r25
    1aaa:	d0 1d       	adc	r29, r0
    1aac:	7e f4       	brtc	.+30     	; 0x1acc <__ftoa_engine+0x146>
    1aae:	70 33       	cpi	r23, 0x30	; 48
    1ab0:	11 f4       	brne	.+4      	; 0x1ab6 <__ftoa_engine+0x130>
    1ab2:	8a 95       	dec	r24
    1ab4:	e6 cf       	rjmp	.-52     	; 0x1a82 <__ftoa_engine+0xfc>
    1ab6:	e8 94       	clt
    1ab8:	01 50       	subi	r16, 0x01	; 1
    1aba:	30 f0       	brcs	.+12     	; 0x1ac8 <__ftoa_engine+0x142>
    1abc:	08 0f       	add	r16, r24
    1abe:	0a f4       	brpl	.+2      	; 0x1ac2 <__ftoa_engine+0x13c>
    1ac0:	00 27       	eor	r16, r16
    1ac2:	02 17       	cp	r16, r18
    1ac4:	08 f4       	brcc	.+2      	; 0x1ac8 <__ftoa_engine+0x142>
    1ac6:	20 2f       	mov	r18, r16
    1ac8:	23 95       	inc	r18
    1aca:	02 2f       	mov	r16, r18
    1acc:	7a 33       	cpi	r23, 0x3A	; 58
    1ace:	28 f0       	brcs	.+10     	; 0x1ada <__ftoa_engine+0x154>
    1ad0:	79 e3       	ldi	r23, 0x39	; 57
    1ad2:	7d 93       	st	X+, r23
    1ad4:	2a 95       	dec	r18
    1ad6:	e9 f7       	brne	.-6      	; 0x1ad2 <__ftoa_engine+0x14c>
    1ad8:	10 c0       	rjmp	.+32     	; 0x1afa <__ftoa_engine+0x174>
    1ada:	7d 93       	st	X+, r23
    1adc:	2a 95       	dec	r18
    1ade:	89 f6       	brne	.-94     	; 0x1a82 <__ftoa_engine+0xfc>
    1ae0:	06 94       	lsr	r0
    1ae2:	97 95       	ror	r25
    1ae4:	67 95       	ror	r22
    1ae6:	37 95       	ror	r19
    1ae8:	17 95       	ror	r17
    1aea:	17 94       	ror	r1
    1aec:	e1 18       	sub	r14, r1
    1aee:	f1 0a       	sbc	r15, r17
    1af0:	43 0b       	sbc	r20, r19
    1af2:	56 0b       	sbc	r21, r22
    1af4:	c9 0b       	sbc	r28, r25
    1af6:	d0 09       	sbc	r29, r0
    1af8:	98 f0       	brcs	.+38     	; 0x1b20 <__ftoa_engine+0x19a>
    1afa:	23 95       	inc	r18
    1afc:	7e 91       	ld	r23, -X
    1afe:	73 95       	inc	r23
    1b00:	7a 33       	cpi	r23, 0x3A	; 58
    1b02:	08 f0       	brcs	.+2      	; 0x1b06 <__ftoa_engine+0x180>
    1b04:	70 e3       	ldi	r23, 0x30	; 48
    1b06:	7c 93       	st	X, r23
    1b08:	20 13       	cpse	r18, r16
    1b0a:	b8 f7       	brcc	.-18     	; 0x1afa <__ftoa_engine+0x174>
    1b0c:	7e 91       	ld	r23, -X
    1b0e:	70 61       	ori	r23, 0x10	; 16
    1b10:	7d 93       	st	X+, r23
    1b12:	30 f0       	brcs	.+12     	; 0x1b20 <__ftoa_engine+0x19a>
    1b14:	83 95       	inc	r24
    1b16:	71 e3       	ldi	r23, 0x31	; 49
    1b18:	7d 93       	st	X+, r23
    1b1a:	70 e3       	ldi	r23, 0x30	; 48
    1b1c:	2a 95       	dec	r18
    1b1e:	e1 f7       	brne	.-8      	; 0x1b18 <__ftoa_engine+0x192>
    1b20:	11 24       	eor	r1, r1
    1b22:	ef 90       	pop	r14
    1b24:	ff 90       	pop	r15
    1b26:	0f 91       	pop	r16
    1b28:	1f 91       	pop	r17
    1b2a:	cf 91       	pop	r28
    1b2c:	df 91       	pop	r29
    1b2e:	99 27       	eor	r25, r25
    1b30:	87 fd       	sbrc	r24, 7
    1b32:	90 95       	com	r25
    1b34:	08 95       	ret

00001b36 <strnlen_P>:
    1b36:	fc 01       	movw	r30, r24
    1b38:	05 90       	lpm	r0, Z+
    1b3a:	61 50       	subi	r22, 0x01	; 1
    1b3c:	70 40       	sbci	r23, 0x00	; 0
    1b3e:	01 10       	cpse	r0, r1
    1b40:	d8 f7       	brcc	.-10     	; 0x1b38 <strnlen_P+0x2>
    1b42:	80 95       	com	r24
    1b44:	90 95       	com	r25
    1b46:	8e 0f       	add	r24, r30
    1b48:	9f 1f       	adc	r25, r31
    1b4a:	08 95       	ret

00001b4c <strnlen>:
    1b4c:	fc 01       	movw	r30, r24
    1b4e:	61 50       	subi	r22, 0x01	; 1
    1b50:	70 40       	sbci	r23, 0x00	; 0
    1b52:	01 90       	ld	r0, Z+
    1b54:	01 10       	cpse	r0, r1
    1b56:	d8 f7       	brcc	.-10     	; 0x1b4e <strnlen+0x2>
    1b58:	80 95       	com	r24
    1b5a:	90 95       	com	r25
    1b5c:	8e 0f       	add	r24, r30
    1b5e:	9f 1f       	adc	r25, r31
    1b60:	08 95       	ret

00001b62 <fdevopen>:
    1b62:	0f 93       	push	r16
    1b64:	1f 93       	push	r17
    1b66:	cf 93       	push	r28
    1b68:	df 93       	push	r29
    1b6a:	ec 01       	movw	r28, r24
    1b6c:	8b 01       	movw	r16, r22
    1b6e:	00 97       	sbiw	r24, 0x00	; 0
    1b70:	31 f4       	brne	.+12     	; 0x1b7e <fdevopen+0x1c>
    1b72:	61 15       	cp	r22, r1
    1b74:	71 05       	cpc	r23, r1
    1b76:	19 f4       	brne	.+6      	; 0x1b7e <fdevopen+0x1c>
    1b78:	80 e0       	ldi	r24, 0x00	; 0
    1b7a:	90 e0       	ldi	r25, 0x00	; 0
    1b7c:	37 c0       	rjmp	.+110    	; 0x1bec <fdevopen+0x8a>
    1b7e:	6e e0       	ldi	r22, 0x0E	; 14
    1b80:	70 e0       	ldi	r23, 0x00	; 0
    1b82:	81 e0       	ldi	r24, 0x01	; 1
    1b84:	90 e0       	ldi	r25, 0x00	; 0
    1b86:	05 d1       	rcall	.+522    	; 0x1d92 <calloc>
    1b88:	fc 01       	movw	r30, r24
    1b8a:	00 97       	sbiw	r24, 0x00	; 0
    1b8c:	a9 f3       	breq	.-22     	; 0x1b78 <fdevopen+0x16>
    1b8e:	80 e8       	ldi	r24, 0x80	; 128
    1b90:	83 83       	std	Z+3, r24	; 0x03
    1b92:	01 15       	cp	r16, r1
    1b94:	11 05       	cpc	r17, r1
    1b96:	71 f0       	breq	.+28     	; 0x1bb4 <fdevopen+0x52>
    1b98:	13 87       	std	Z+11, r17	; 0x0b
    1b9a:	02 87       	std	Z+10, r16	; 0x0a
    1b9c:	81 e8       	ldi	r24, 0x81	; 129
    1b9e:	83 83       	std	Z+3, r24	; 0x03
    1ba0:	80 91 f8 02 	lds	r24, 0x02F8
    1ba4:	90 91 f9 02 	lds	r25, 0x02F9
    1ba8:	89 2b       	or	r24, r25
    1baa:	21 f4       	brne	.+8      	; 0x1bb4 <fdevopen+0x52>
    1bac:	f0 93 f9 02 	sts	0x02F9, r31
    1bb0:	e0 93 f8 02 	sts	0x02F8, r30
    1bb4:	20 97       	sbiw	r28, 0x00	; 0
    1bb6:	c9 f0       	breq	.+50     	; 0x1bea <fdevopen+0x88>
    1bb8:	d1 87       	std	Z+9, r29	; 0x09
    1bba:	c0 87       	std	Z+8, r28	; 0x08
    1bbc:	83 81       	ldd	r24, Z+3	; 0x03
    1bbe:	82 60       	ori	r24, 0x02	; 2
    1bc0:	83 83       	std	Z+3, r24	; 0x03
    1bc2:	80 91 fa 02 	lds	r24, 0x02FA
    1bc6:	90 91 fb 02 	lds	r25, 0x02FB
    1bca:	89 2b       	or	r24, r25
    1bcc:	71 f4       	brne	.+28     	; 0x1bea <fdevopen+0x88>
    1bce:	f0 93 fb 02 	sts	0x02FB, r31
    1bd2:	e0 93 fa 02 	sts	0x02FA, r30
    1bd6:	80 91 fc 02 	lds	r24, 0x02FC
    1bda:	90 91 fd 02 	lds	r25, 0x02FD
    1bde:	89 2b       	or	r24, r25
    1be0:	21 f4       	brne	.+8      	; 0x1bea <fdevopen+0x88>
    1be2:	f0 93 fd 02 	sts	0x02FD, r31
    1be6:	e0 93 fc 02 	sts	0x02FC, r30
    1bea:	cf 01       	movw	r24, r30
    1bec:	df 91       	pop	r29
    1bee:	cf 91       	pop	r28
    1bf0:	1f 91       	pop	r17
    1bf2:	0f 91       	pop	r16
    1bf4:	08 95       	ret

00001bf6 <fputc>:
    1bf6:	0f 93       	push	r16
    1bf8:	1f 93       	push	r17
    1bfa:	cf 93       	push	r28
    1bfc:	df 93       	push	r29
    1bfe:	18 2f       	mov	r17, r24
    1c00:	09 2f       	mov	r16, r25
    1c02:	eb 01       	movw	r28, r22
    1c04:	8b 81       	ldd	r24, Y+3	; 0x03
    1c06:	81 fd       	sbrc	r24, 1
    1c08:	03 c0       	rjmp	.+6      	; 0x1c10 <fputc+0x1a>
    1c0a:	8f ef       	ldi	r24, 0xFF	; 255
    1c0c:	9f ef       	ldi	r25, 0xFF	; 255
    1c0e:	20 c0       	rjmp	.+64     	; 0x1c50 <fputc+0x5a>
    1c10:	82 ff       	sbrs	r24, 2
    1c12:	10 c0       	rjmp	.+32     	; 0x1c34 <fputc+0x3e>
    1c14:	4e 81       	ldd	r20, Y+6	; 0x06
    1c16:	5f 81       	ldd	r21, Y+7	; 0x07
    1c18:	2c 81       	ldd	r18, Y+4	; 0x04
    1c1a:	3d 81       	ldd	r19, Y+5	; 0x05
    1c1c:	42 17       	cp	r20, r18
    1c1e:	53 07       	cpc	r21, r19
    1c20:	7c f4       	brge	.+30     	; 0x1c40 <fputc+0x4a>
    1c22:	e8 81       	ld	r30, Y
    1c24:	f9 81       	ldd	r31, Y+1	; 0x01
    1c26:	9f 01       	movw	r18, r30
    1c28:	2f 5f       	subi	r18, 0xFF	; 255
    1c2a:	3f 4f       	sbci	r19, 0xFF	; 255
    1c2c:	39 83       	std	Y+1, r19	; 0x01
    1c2e:	28 83       	st	Y, r18
    1c30:	10 83       	st	Z, r17
    1c32:	06 c0       	rjmp	.+12     	; 0x1c40 <fputc+0x4a>
    1c34:	e8 85       	ldd	r30, Y+8	; 0x08
    1c36:	f9 85       	ldd	r31, Y+9	; 0x09
    1c38:	81 2f       	mov	r24, r17
    1c3a:	19 95       	eicall
    1c3c:	89 2b       	or	r24, r25
    1c3e:	29 f7       	brne	.-54     	; 0x1c0a <fputc+0x14>
    1c40:	2e 81       	ldd	r18, Y+6	; 0x06
    1c42:	3f 81       	ldd	r19, Y+7	; 0x07
    1c44:	2f 5f       	subi	r18, 0xFF	; 255
    1c46:	3f 4f       	sbci	r19, 0xFF	; 255
    1c48:	3f 83       	std	Y+7, r19	; 0x07
    1c4a:	2e 83       	std	Y+6, r18	; 0x06
    1c4c:	81 2f       	mov	r24, r17
    1c4e:	90 2f       	mov	r25, r16
    1c50:	df 91       	pop	r29
    1c52:	cf 91       	pop	r28
    1c54:	1f 91       	pop	r17
    1c56:	0f 91       	pop	r16
    1c58:	08 95       	ret

00001c5a <printf>:
    1c5a:	cf 93       	push	r28
    1c5c:	df 93       	push	r29
    1c5e:	cd b7       	in	r28, 0x3d	; 61
    1c60:	de b7       	in	r29, 0x3e	; 62
    1c62:	fe 01       	movw	r30, r28
    1c64:	36 96       	adiw	r30, 0x06	; 6
    1c66:	61 91       	ld	r22, Z+
    1c68:	71 91       	ld	r23, Z+
    1c6a:	af 01       	movw	r20, r30
    1c6c:	80 91 fa 02 	lds	r24, 0x02FA
    1c70:	90 91 fb 02 	lds	r25, 0x02FB
    1c74:	da da       	rcall	.-2636   	; 0x122a <vfprintf>
    1c76:	df 91       	pop	r29
    1c78:	cf 91       	pop	r28
    1c7a:	08 95       	ret

00001c7c <puts>:
    1c7c:	0f 93       	push	r16
    1c7e:	1f 93       	push	r17
    1c80:	cf 93       	push	r28
    1c82:	df 93       	push	r29
    1c84:	e0 91 fa 02 	lds	r30, 0x02FA
    1c88:	f0 91 fb 02 	lds	r31, 0x02FB
    1c8c:	23 81       	ldd	r18, Z+3	; 0x03
    1c8e:	21 ff       	sbrs	r18, 1
    1c90:	1b c0       	rjmp	.+54     	; 0x1cc8 <puts+0x4c>
    1c92:	ec 01       	movw	r28, r24
    1c94:	00 e0       	ldi	r16, 0x00	; 0
    1c96:	10 e0       	ldi	r17, 0x00	; 0
    1c98:	89 91       	ld	r24, Y+
    1c9a:	60 91 fa 02 	lds	r22, 0x02FA
    1c9e:	70 91 fb 02 	lds	r23, 0x02FB
    1ca2:	db 01       	movw	r26, r22
    1ca4:	18 96       	adiw	r26, 0x08	; 8
    1ca6:	ed 91       	ld	r30, X+
    1ca8:	fc 91       	ld	r31, X
    1caa:	19 97       	sbiw	r26, 0x09	; 9
    1cac:	88 23       	and	r24, r24
    1cae:	31 f0       	breq	.+12     	; 0x1cbc <puts+0x40>
    1cb0:	19 95       	eicall
    1cb2:	89 2b       	or	r24, r25
    1cb4:	89 f3       	breq	.-30     	; 0x1c98 <puts+0x1c>
    1cb6:	0f ef       	ldi	r16, 0xFF	; 255
    1cb8:	1f ef       	ldi	r17, 0xFF	; 255
    1cba:	ee cf       	rjmp	.-36     	; 0x1c98 <puts+0x1c>
    1cbc:	8a e0       	ldi	r24, 0x0A	; 10
    1cbe:	19 95       	eicall
    1cc0:	89 2b       	or	r24, r25
    1cc2:	11 f4       	brne	.+4      	; 0x1cc8 <puts+0x4c>
    1cc4:	c8 01       	movw	r24, r16
    1cc6:	02 c0       	rjmp	.+4      	; 0x1ccc <puts+0x50>
    1cc8:	8f ef       	ldi	r24, 0xFF	; 255
    1cca:	9f ef       	ldi	r25, 0xFF	; 255
    1ccc:	df 91       	pop	r29
    1cce:	cf 91       	pop	r28
    1cd0:	1f 91       	pop	r17
    1cd2:	0f 91       	pop	r16
    1cd4:	08 95       	ret

00001cd6 <__ultoa_invert>:
    1cd6:	fa 01       	movw	r30, r20
    1cd8:	aa 27       	eor	r26, r26
    1cda:	28 30       	cpi	r18, 0x08	; 8
    1cdc:	51 f1       	breq	.+84     	; 0x1d32 <__ultoa_invert+0x5c>
    1cde:	20 31       	cpi	r18, 0x10	; 16
    1ce0:	81 f1       	breq	.+96     	; 0x1d42 <__ultoa_invert+0x6c>
    1ce2:	e8 94       	clt
    1ce4:	6f 93       	push	r22
    1ce6:	6e 7f       	andi	r22, 0xFE	; 254
    1ce8:	6e 5f       	subi	r22, 0xFE	; 254
    1cea:	7f 4f       	sbci	r23, 0xFF	; 255
    1cec:	8f 4f       	sbci	r24, 0xFF	; 255
    1cee:	9f 4f       	sbci	r25, 0xFF	; 255
    1cf0:	af 4f       	sbci	r26, 0xFF	; 255
    1cf2:	b1 e0       	ldi	r27, 0x01	; 1
    1cf4:	3e d0       	rcall	.+124    	; 0x1d72 <__ultoa_invert+0x9c>
    1cf6:	b4 e0       	ldi	r27, 0x04	; 4
    1cf8:	3c d0       	rcall	.+120    	; 0x1d72 <__ultoa_invert+0x9c>
    1cfa:	67 0f       	add	r22, r23
    1cfc:	78 1f       	adc	r23, r24
    1cfe:	89 1f       	adc	r24, r25
    1d00:	9a 1f       	adc	r25, r26
    1d02:	a1 1d       	adc	r26, r1
    1d04:	68 0f       	add	r22, r24
    1d06:	79 1f       	adc	r23, r25
    1d08:	8a 1f       	adc	r24, r26
    1d0a:	91 1d       	adc	r25, r1
    1d0c:	a1 1d       	adc	r26, r1
    1d0e:	6a 0f       	add	r22, r26
    1d10:	71 1d       	adc	r23, r1
    1d12:	81 1d       	adc	r24, r1
    1d14:	91 1d       	adc	r25, r1
    1d16:	a1 1d       	adc	r26, r1
    1d18:	20 d0       	rcall	.+64     	; 0x1d5a <__ultoa_invert+0x84>
    1d1a:	09 f4       	brne	.+2      	; 0x1d1e <__ultoa_invert+0x48>
    1d1c:	68 94       	set
    1d1e:	3f 91       	pop	r19
    1d20:	2a e0       	ldi	r18, 0x0A	; 10
    1d22:	26 9f       	mul	r18, r22
    1d24:	11 24       	eor	r1, r1
    1d26:	30 19       	sub	r19, r0
    1d28:	30 5d       	subi	r19, 0xD0	; 208
    1d2a:	31 93       	st	Z+, r19
    1d2c:	de f6       	brtc	.-74     	; 0x1ce4 <__ultoa_invert+0xe>
    1d2e:	cf 01       	movw	r24, r30
    1d30:	08 95       	ret
    1d32:	46 2f       	mov	r20, r22
    1d34:	47 70       	andi	r20, 0x07	; 7
    1d36:	40 5d       	subi	r20, 0xD0	; 208
    1d38:	41 93       	st	Z+, r20
    1d3a:	b3 e0       	ldi	r27, 0x03	; 3
    1d3c:	0f d0       	rcall	.+30     	; 0x1d5c <__ultoa_invert+0x86>
    1d3e:	c9 f7       	brne	.-14     	; 0x1d32 <__ultoa_invert+0x5c>
    1d40:	f6 cf       	rjmp	.-20     	; 0x1d2e <__ultoa_invert+0x58>
    1d42:	46 2f       	mov	r20, r22
    1d44:	4f 70       	andi	r20, 0x0F	; 15
    1d46:	40 5d       	subi	r20, 0xD0	; 208
    1d48:	4a 33       	cpi	r20, 0x3A	; 58
    1d4a:	18 f0       	brcs	.+6      	; 0x1d52 <__ultoa_invert+0x7c>
    1d4c:	49 5d       	subi	r20, 0xD9	; 217
    1d4e:	31 fd       	sbrc	r19, 1
    1d50:	40 52       	subi	r20, 0x20	; 32
    1d52:	41 93       	st	Z+, r20
    1d54:	02 d0       	rcall	.+4      	; 0x1d5a <__ultoa_invert+0x84>
    1d56:	a9 f7       	brne	.-22     	; 0x1d42 <__ultoa_invert+0x6c>
    1d58:	ea cf       	rjmp	.-44     	; 0x1d2e <__ultoa_invert+0x58>
    1d5a:	b4 e0       	ldi	r27, 0x04	; 4
    1d5c:	a6 95       	lsr	r26
    1d5e:	97 95       	ror	r25
    1d60:	87 95       	ror	r24
    1d62:	77 95       	ror	r23
    1d64:	67 95       	ror	r22
    1d66:	ba 95       	dec	r27
    1d68:	c9 f7       	brne	.-14     	; 0x1d5c <__ultoa_invert+0x86>
    1d6a:	00 97       	sbiw	r24, 0x00	; 0
    1d6c:	61 05       	cpc	r22, r1
    1d6e:	71 05       	cpc	r23, r1
    1d70:	08 95       	ret
    1d72:	9b 01       	movw	r18, r22
    1d74:	ac 01       	movw	r20, r24
    1d76:	0a 2e       	mov	r0, r26
    1d78:	06 94       	lsr	r0
    1d7a:	57 95       	ror	r21
    1d7c:	47 95       	ror	r20
    1d7e:	37 95       	ror	r19
    1d80:	27 95       	ror	r18
    1d82:	ba 95       	dec	r27
    1d84:	c9 f7       	brne	.-14     	; 0x1d78 <__ultoa_invert+0xa2>
    1d86:	62 0f       	add	r22, r18
    1d88:	73 1f       	adc	r23, r19
    1d8a:	84 1f       	adc	r24, r20
    1d8c:	95 1f       	adc	r25, r21
    1d8e:	a0 1d       	adc	r26, r0
    1d90:	08 95       	ret

00001d92 <calloc>:
    1d92:	0f 93       	push	r16
    1d94:	1f 93       	push	r17
    1d96:	cf 93       	push	r28
    1d98:	df 93       	push	r29
    1d9a:	86 9f       	mul	r24, r22
    1d9c:	80 01       	movw	r16, r0
    1d9e:	87 9f       	mul	r24, r23
    1da0:	10 0d       	add	r17, r0
    1da2:	96 9f       	mul	r25, r22
    1da4:	10 0d       	add	r17, r0
    1da6:	11 24       	eor	r1, r1
    1da8:	c8 01       	movw	r24, r16
    1daa:	0d d0       	rcall	.+26     	; 0x1dc6 <malloc>
    1dac:	ec 01       	movw	r28, r24
    1dae:	00 97       	sbiw	r24, 0x00	; 0
    1db0:	21 f0       	breq	.+8      	; 0x1dba <calloc+0x28>
    1db2:	a8 01       	movw	r20, r16
    1db4:	60 e0       	ldi	r22, 0x00	; 0
    1db6:	70 e0       	ldi	r23, 0x00	; 0
    1db8:	2d d1       	rcall	.+602    	; 0x2014 <memset>
    1dba:	ce 01       	movw	r24, r28
    1dbc:	df 91       	pop	r29
    1dbe:	cf 91       	pop	r28
    1dc0:	1f 91       	pop	r17
    1dc2:	0f 91       	pop	r16
    1dc4:	08 95       	ret

00001dc6 <malloc>:
    1dc6:	cf 93       	push	r28
    1dc8:	df 93       	push	r29
    1dca:	82 30       	cpi	r24, 0x02	; 2
    1dcc:	91 05       	cpc	r25, r1
    1dce:	10 f4       	brcc	.+4      	; 0x1dd4 <malloc+0xe>
    1dd0:	82 e0       	ldi	r24, 0x02	; 2
    1dd2:	90 e0       	ldi	r25, 0x00	; 0
    1dd4:	e0 91 00 03 	lds	r30, 0x0300
    1dd8:	f0 91 01 03 	lds	r31, 0x0301
    1ddc:	20 e0       	ldi	r18, 0x00	; 0
    1dde:	30 e0       	ldi	r19, 0x00	; 0
    1de0:	a0 e0       	ldi	r26, 0x00	; 0
    1de2:	b0 e0       	ldi	r27, 0x00	; 0
    1de4:	30 97       	sbiw	r30, 0x00	; 0
    1de6:	39 f1       	breq	.+78     	; 0x1e36 <malloc+0x70>
    1de8:	40 81       	ld	r20, Z
    1dea:	51 81       	ldd	r21, Z+1	; 0x01
    1dec:	48 17       	cp	r20, r24
    1dee:	59 07       	cpc	r21, r25
    1df0:	b8 f0       	brcs	.+46     	; 0x1e20 <malloc+0x5a>
    1df2:	48 17       	cp	r20, r24
    1df4:	59 07       	cpc	r21, r25
    1df6:	71 f4       	brne	.+28     	; 0x1e14 <malloc+0x4e>
    1df8:	82 81       	ldd	r24, Z+2	; 0x02
    1dfa:	93 81       	ldd	r25, Z+3	; 0x03
    1dfc:	10 97       	sbiw	r26, 0x00	; 0
    1dfe:	29 f0       	breq	.+10     	; 0x1e0a <malloc+0x44>
    1e00:	13 96       	adiw	r26, 0x03	; 3
    1e02:	9c 93       	st	X, r25
    1e04:	8e 93       	st	-X, r24
    1e06:	12 97       	sbiw	r26, 0x02	; 2
    1e08:	2c c0       	rjmp	.+88     	; 0x1e62 <malloc+0x9c>
    1e0a:	90 93 01 03 	sts	0x0301, r25
    1e0e:	80 93 00 03 	sts	0x0300, r24
    1e12:	27 c0       	rjmp	.+78     	; 0x1e62 <malloc+0x9c>
    1e14:	21 15       	cp	r18, r1
    1e16:	31 05       	cpc	r19, r1
    1e18:	31 f0       	breq	.+12     	; 0x1e26 <malloc+0x60>
    1e1a:	42 17       	cp	r20, r18
    1e1c:	53 07       	cpc	r21, r19
    1e1e:	18 f0       	brcs	.+6      	; 0x1e26 <malloc+0x60>
    1e20:	a9 01       	movw	r20, r18
    1e22:	db 01       	movw	r26, r22
    1e24:	01 c0       	rjmp	.+2      	; 0x1e28 <malloc+0x62>
    1e26:	ef 01       	movw	r28, r30
    1e28:	9a 01       	movw	r18, r20
    1e2a:	bd 01       	movw	r22, r26
    1e2c:	df 01       	movw	r26, r30
    1e2e:	02 80       	ldd	r0, Z+2	; 0x02
    1e30:	f3 81       	ldd	r31, Z+3	; 0x03
    1e32:	e0 2d       	mov	r30, r0
    1e34:	d7 cf       	rjmp	.-82     	; 0x1de4 <malloc+0x1e>
    1e36:	21 15       	cp	r18, r1
    1e38:	31 05       	cpc	r19, r1
    1e3a:	f9 f0       	breq	.+62     	; 0x1e7a <malloc+0xb4>
    1e3c:	28 1b       	sub	r18, r24
    1e3e:	39 0b       	sbc	r19, r25
    1e40:	24 30       	cpi	r18, 0x04	; 4
    1e42:	31 05       	cpc	r19, r1
    1e44:	80 f4       	brcc	.+32     	; 0x1e66 <malloc+0xa0>
    1e46:	8a 81       	ldd	r24, Y+2	; 0x02
    1e48:	9b 81       	ldd	r25, Y+3	; 0x03
    1e4a:	61 15       	cp	r22, r1
    1e4c:	71 05       	cpc	r23, r1
    1e4e:	21 f0       	breq	.+8      	; 0x1e58 <malloc+0x92>
    1e50:	fb 01       	movw	r30, r22
    1e52:	93 83       	std	Z+3, r25	; 0x03
    1e54:	82 83       	std	Z+2, r24	; 0x02
    1e56:	04 c0       	rjmp	.+8      	; 0x1e60 <malloc+0x9a>
    1e58:	90 93 01 03 	sts	0x0301, r25
    1e5c:	80 93 00 03 	sts	0x0300, r24
    1e60:	fe 01       	movw	r30, r28
    1e62:	32 96       	adiw	r30, 0x02	; 2
    1e64:	44 c0       	rjmp	.+136    	; 0x1eee <malloc+0x128>
    1e66:	fe 01       	movw	r30, r28
    1e68:	e2 0f       	add	r30, r18
    1e6a:	f3 1f       	adc	r31, r19
    1e6c:	81 93       	st	Z+, r24
    1e6e:	91 93       	st	Z+, r25
    1e70:	22 50       	subi	r18, 0x02	; 2
    1e72:	31 09       	sbc	r19, r1
    1e74:	39 83       	std	Y+1, r19	; 0x01
    1e76:	28 83       	st	Y, r18
    1e78:	3a c0       	rjmp	.+116    	; 0x1eee <malloc+0x128>
    1e7a:	20 91 fe 02 	lds	r18, 0x02FE
    1e7e:	30 91 ff 02 	lds	r19, 0x02FF
    1e82:	23 2b       	or	r18, r19
    1e84:	41 f4       	brne	.+16     	; 0x1e96 <malloc+0xd0>
    1e86:	20 91 02 02 	lds	r18, 0x0202
    1e8a:	30 91 03 02 	lds	r19, 0x0203
    1e8e:	30 93 ff 02 	sts	0x02FF, r19
    1e92:	20 93 fe 02 	sts	0x02FE, r18
    1e96:	20 91 00 02 	lds	r18, 0x0200
    1e9a:	30 91 01 02 	lds	r19, 0x0201
    1e9e:	21 15       	cp	r18, r1
    1ea0:	31 05       	cpc	r19, r1
    1ea2:	41 f4       	brne	.+16     	; 0x1eb4 <malloc+0xee>
    1ea4:	2d b7       	in	r18, 0x3d	; 61
    1ea6:	3e b7       	in	r19, 0x3e	; 62
    1ea8:	40 91 04 02 	lds	r20, 0x0204
    1eac:	50 91 05 02 	lds	r21, 0x0205
    1eb0:	24 1b       	sub	r18, r20
    1eb2:	35 0b       	sbc	r19, r21
    1eb4:	e0 91 fe 02 	lds	r30, 0x02FE
    1eb8:	f0 91 ff 02 	lds	r31, 0x02FF
    1ebc:	e2 17       	cp	r30, r18
    1ebe:	f3 07       	cpc	r31, r19
    1ec0:	a0 f4       	brcc	.+40     	; 0x1eea <malloc+0x124>
    1ec2:	2e 1b       	sub	r18, r30
    1ec4:	3f 0b       	sbc	r19, r31
    1ec6:	28 17       	cp	r18, r24
    1ec8:	39 07       	cpc	r19, r25
    1eca:	78 f0       	brcs	.+30     	; 0x1eea <malloc+0x124>
    1ecc:	ac 01       	movw	r20, r24
    1ece:	4e 5f       	subi	r20, 0xFE	; 254
    1ed0:	5f 4f       	sbci	r21, 0xFF	; 255
    1ed2:	24 17       	cp	r18, r20
    1ed4:	35 07       	cpc	r19, r21
    1ed6:	48 f0       	brcs	.+18     	; 0x1eea <malloc+0x124>
    1ed8:	4e 0f       	add	r20, r30
    1eda:	5f 1f       	adc	r21, r31
    1edc:	50 93 ff 02 	sts	0x02FF, r21
    1ee0:	40 93 fe 02 	sts	0x02FE, r20
    1ee4:	81 93       	st	Z+, r24
    1ee6:	91 93       	st	Z+, r25
    1ee8:	02 c0       	rjmp	.+4      	; 0x1eee <malloc+0x128>
    1eea:	e0 e0       	ldi	r30, 0x00	; 0
    1eec:	f0 e0       	ldi	r31, 0x00	; 0
    1eee:	cf 01       	movw	r24, r30
    1ef0:	df 91       	pop	r29
    1ef2:	cf 91       	pop	r28
    1ef4:	08 95       	ret

00001ef6 <free>:
    1ef6:	cf 93       	push	r28
    1ef8:	df 93       	push	r29
    1efa:	00 97       	sbiw	r24, 0x00	; 0
    1efc:	09 f4       	brne	.+2      	; 0x1f00 <free+0xa>
    1efe:	87 c0       	rjmp	.+270    	; 0x200e <free+0x118>
    1f00:	fc 01       	movw	r30, r24
    1f02:	32 97       	sbiw	r30, 0x02	; 2
    1f04:	13 82       	std	Z+3, r1	; 0x03
    1f06:	12 82       	std	Z+2, r1	; 0x02
    1f08:	c0 91 00 03 	lds	r28, 0x0300
    1f0c:	d0 91 01 03 	lds	r29, 0x0301
    1f10:	20 97       	sbiw	r28, 0x00	; 0
    1f12:	81 f4       	brne	.+32     	; 0x1f34 <free+0x3e>
    1f14:	20 81       	ld	r18, Z
    1f16:	31 81       	ldd	r19, Z+1	; 0x01
    1f18:	28 0f       	add	r18, r24
    1f1a:	39 1f       	adc	r19, r25
    1f1c:	80 91 fe 02 	lds	r24, 0x02FE
    1f20:	90 91 ff 02 	lds	r25, 0x02FF
    1f24:	82 17       	cp	r24, r18
    1f26:	93 07       	cpc	r25, r19
    1f28:	79 f5       	brne	.+94     	; 0x1f88 <free+0x92>
    1f2a:	f0 93 ff 02 	sts	0x02FF, r31
    1f2e:	e0 93 fe 02 	sts	0x02FE, r30
    1f32:	6d c0       	rjmp	.+218    	; 0x200e <free+0x118>
    1f34:	de 01       	movw	r26, r28
    1f36:	20 e0       	ldi	r18, 0x00	; 0
    1f38:	30 e0       	ldi	r19, 0x00	; 0
    1f3a:	ae 17       	cp	r26, r30
    1f3c:	bf 07       	cpc	r27, r31
    1f3e:	50 f4       	brcc	.+20     	; 0x1f54 <free+0x5e>
    1f40:	12 96       	adiw	r26, 0x02	; 2
    1f42:	4d 91       	ld	r20, X+
    1f44:	5c 91       	ld	r21, X
    1f46:	13 97       	sbiw	r26, 0x03	; 3
    1f48:	9d 01       	movw	r18, r26
    1f4a:	41 15       	cp	r20, r1
    1f4c:	51 05       	cpc	r21, r1
    1f4e:	09 f1       	breq	.+66     	; 0x1f92 <free+0x9c>
    1f50:	da 01       	movw	r26, r20
    1f52:	f3 cf       	rjmp	.-26     	; 0x1f3a <free+0x44>
    1f54:	b3 83       	std	Z+3, r27	; 0x03
    1f56:	a2 83       	std	Z+2, r26	; 0x02
    1f58:	40 81       	ld	r20, Z
    1f5a:	51 81       	ldd	r21, Z+1	; 0x01
    1f5c:	84 0f       	add	r24, r20
    1f5e:	95 1f       	adc	r25, r21
    1f60:	8a 17       	cp	r24, r26
    1f62:	9b 07       	cpc	r25, r27
    1f64:	71 f4       	brne	.+28     	; 0x1f82 <free+0x8c>
    1f66:	8d 91       	ld	r24, X+
    1f68:	9c 91       	ld	r25, X
    1f6a:	11 97       	sbiw	r26, 0x01	; 1
    1f6c:	84 0f       	add	r24, r20
    1f6e:	95 1f       	adc	r25, r21
    1f70:	02 96       	adiw	r24, 0x02	; 2
    1f72:	91 83       	std	Z+1, r25	; 0x01
    1f74:	80 83       	st	Z, r24
    1f76:	12 96       	adiw	r26, 0x02	; 2
    1f78:	8d 91       	ld	r24, X+
    1f7a:	9c 91       	ld	r25, X
    1f7c:	13 97       	sbiw	r26, 0x03	; 3
    1f7e:	93 83       	std	Z+3, r25	; 0x03
    1f80:	82 83       	std	Z+2, r24	; 0x02
    1f82:	21 15       	cp	r18, r1
    1f84:	31 05       	cpc	r19, r1
    1f86:	29 f4       	brne	.+10     	; 0x1f92 <free+0x9c>
    1f88:	f0 93 01 03 	sts	0x0301, r31
    1f8c:	e0 93 00 03 	sts	0x0300, r30
    1f90:	3e c0       	rjmp	.+124    	; 0x200e <free+0x118>
    1f92:	d9 01       	movw	r26, r18
    1f94:	13 96       	adiw	r26, 0x03	; 3
    1f96:	fc 93       	st	X, r31
    1f98:	ee 93       	st	-X, r30
    1f9a:	12 97       	sbiw	r26, 0x02	; 2
    1f9c:	4d 91       	ld	r20, X+
    1f9e:	5d 91       	ld	r21, X+
    1fa0:	a4 0f       	add	r26, r20
    1fa2:	b5 1f       	adc	r27, r21
    1fa4:	ea 17       	cp	r30, r26
    1fa6:	fb 07       	cpc	r31, r27
    1fa8:	79 f4       	brne	.+30     	; 0x1fc8 <free+0xd2>
    1faa:	80 81       	ld	r24, Z
    1fac:	91 81       	ldd	r25, Z+1	; 0x01
    1fae:	84 0f       	add	r24, r20
    1fb0:	95 1f       	adc	r25, r21
    1fb2:	02 96       	adiw	r24, 0x02	; 2
    1fb4:	d9 01       	movw	r26, r18
    1fb6:	11 96       	adiw	r26, 0x01	; 1
    1fb8:	9c 93       	st	X, r25
    1fba:	8e 93       	st	-X, r24
    1fbc:	82 81       	ldd	r24, Z+2	; 0x02
    1fbe:	93 81       	ldd	r25, Z+3	; 0x03
    1fc0:	13 96       	adiw	r26, 0x03	; 3
    1fc2:	9c 93       	st	X, r25
    1fc4:	8e 93       	st	-X, r24
    1fc6:	12 97       	sbiw	r26, 0x02	; 2
    1fc8:	e0 e0       	ldi	r30, 0x00	; 0
    1fca:	f0 e0       	ldi	r31, 0x00	; 0
    1fcc:	8a 81       	ldd	r24, Y+2	; 0x02
    1fce:	9b 81       	ldd	r25, Y+3	; 0x03
    1fd0:	00 97       	sbiw	r24, 0x00	; 0
    1fd2:	19 f0       	breq	.+6      	; 0x1fda <free+0xe4>
    1fd4:	fe 01       	movw	r30, r28
    1fd6:	ec 01       	movw	r28, r24
    1fd8:	f9 cf       	rjmp	.-14     	; 0x1fcc <free+0xd6>
    1fda:	ce 01       	movw	r24, r28
    1fdc:	02 96       	adiw	r24, 0x02	; 2
    1fde:	28 81       	ld	r18, Y
    1fe0:	39 81       	ldd	r19, Y+1	; 0x01
    1fe2:	82 0f       	add	r24, r18
    1fe4:	93 1f       	adc	r25, r19
    1fe6:	20 91 fe 02 	lds	r18, 0x02FE
    1fea:	30 91 ff 02 	lds	r19, 0x02FF
    1fee:	28 17       	cp	r18, r24
    1ff0:	39 07       	cpc	r19, r25
    1ff2:	69 f4       	brne	.+26     	; 0x200e <free+0x118>
    1ff4:	30 97       	sbiw	r30, 0x00	; 0
    1ff6:	29 f4       	brne	.+10     	; 0x2002 <free+0x10c>
    1ff8:	10 92 01 03 	sts	0x0301, r1
    1ffc:	10 92 00 03 	sts	0x0300, r1
    2000:	02 c0       	rjmp	.+4      	; 0x2006 <free+0x110>
    2002:	13 82       	std	Z+3, r1	; 0x03
    2004:	12 82       	std	Z+2, r1	; 0x02
    2006:	d0 93 ff 02 	sts	0x02FF, r29
    200a:	c0 93 fe 02 	sts	0x02FE, r28
    200e:	df 91       	pop	r29
    2010:	cf 91       	pop	r28
    2012:	08 95       	ret

00002014 <memset>:
    2014:	dc 01       	movw	r26, r24
    2016:	01 c0       	rjmp	.+2      	; 0x201a <memset+0x6>
    2018:	6d 93       	st	X+, r22
    201a:	41 50       	subi	r20, 0x01	; 1
    201c:	50 40       	sbci	r21, 0x00	; 0
    201e:	e0 f7       	brcc	.-8      	; 0x2018 <memset+0x4>
    2020:	08 95       	ret

00002022 <_exit>:
    2022:	f8 94       	cli

00002024 <__stop_program>:
    2024:	ff cf       	rjmp	.-2      	; 0x2024 <__stop_program>
