#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Fri Aug  9 10:12:16 2019
# Process ID: 4804
# Current directory: C:/Users/lsneler/Desktop/Repository/JPEG_conversion/raw2jpeg
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4696 C:\Users\lsneler\Desktop\Repository\JPEG_conversion\raw2jpeg\raw2jpeg.xpr
# Log file: C:/Users/lsneler/Desktop/Repository/JPEG_conversion/raw2jpeg/vivado.log
# Journal file: C:/Users/lsneler/Desktop/Repository/JPEG_conversion/raw2jpeg\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/lsneler/Desktop/Repository/JPEG_conversion/raw2jpeg/raw2jpeg.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/lsneler/Desktop/Repository/JPEG_conversion/raw2jpeg/raw2jpeg.srcs/sources_1/bd/converter/converter.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:system_ila:1.0 system_ila_0
endgroup
connect_bd_intf_net [get_bd_intf_pins system_ila_0/SLOT_0_AXI] -boundary_type upper [get_bd_intf_pins ps7_0_axi_periph/M00_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins system_ila_0/clk]
startgroup
set_property -dict [list CONFIG.C_PROBE5_WIDTH {8} CONFIG.C_PROBE4_WIDTH {8} CONFIG.C_PROBE3_WIDTH {8} CONFIG.C_PROBE2_WIDTH {8} CONFIG.C_PROBE1_WIDTH {8} CONFIG.C_PROBE0_WIDTH {8} CONFIG.C_DATA_DEPTH {2048} CONFIG.C_NUM_OF_PROBES {6} CONFIG.C_MON_TYPE {MIX} CONFIG.C_PROBE_WIDTH_PROPAGATION {MANUAL} CONFIG.C_BRAM_CNT {14.5}] [get_bd_cells system_ila_0]
endgroup
set_property location {4 1103 585} [get_bd_cells system_ila_0]
connect_bd_net [get_bd_pins system_ila_0/probe0] [get_bd_pins blk_mem_gen_0/douta]
connect_bd_net [get_bd_pins system_ila_0/probe1] [get_bd_pins controller_0/addr_input]
startgroup
set_property -dict [list CONFIG.C_PROBE1_WIDTH {6}] [get_bd_cells system_ila_0]
endgroup
connect_bd_net [get_bd_pins system_ila_0/probe2] [get_bd_pins quant_0/pixel_out]
connect_bd_net [get_bd_pins system_ila_0/probe3] [get_bd_pins AXILiteToBRAMIntf_0/BRAMAddress]
startgroup
set_property -dict [list CONFIG.C_PROBE5_WIDTH {1} CONFIG.C_PROBE4_WIDTH {1} CONFIG.C_PROBE3_WIDTH {6} CONFIG.C_BRAM_CNT {13.5}] [get_bd_cells system_ila_0]
endgroup
connect_bd_net [get_bd_pins system_ila_0/probe4] [get_bd_pins AXILiteToBRAMIntf_0/BRAMWea]
connect_bd_net [get_bd_pins system_ila_0/probe5] [get_bd_pins processing_system7_0/FCLK_CLK0]
regenerate_bd_layout
save_bd_design
add_files -fileset constrs_1 -norecurse C:/Users/lsneler/Desktop/Repository/JPEG_conversion/exemplary_projects/AxiLiteZynqBRAMDemo2/ZYBO_Master.xdc
import_files -fileset constrs_1 C:/Users/lsneler/Desktop/Repository/JPEG_conversion/exemplary_projects/AxiLiteZynqBRAMDemo2/ZYBO_Master.xdc
reset_run synth_1
launch_runs synth_1 -jobs 4
delete_bd_objs [get_bd_nets clk_wiz_0_clk_out1]
connect_bd_net [get_bd_pins system_ila_0/probe5] [get_bd_pins AXILiteToBRAMIntf_0/BRAMDataOut]
connect_bd_net [get_bd_pins AXILiteToBRAMIntf_0/s00_axi_aclk] [get_bd_pins system_ila_0/clk]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins DCT_2D_0/clk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins quant_0/clk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins controller_0/clk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins AXILiteToBRAMIntf_0/s00_axi_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins ps7_0_axi_periph/ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins rst_ps7_0_50M/slowest_sync_clk]
endgroup
launch_simulation
open_wave_config C:/Users/lsneler/Desktop/Repository/JPEG_conversion/raw2jpeg/tb_raw2jpeg_behav.wcfg
source tb_raw2jpeg.tcl
save_bd_design
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_bd_design {C:/Users/lsneler/Desktop/Repository/JPEG_conversion/raw2jpeg/raw2jpeg.srcs/sources_1/bd/converter/converter.bd}
launch_runs impl_1 -jobs 4
wait_on_run impl_1
regenerate_bd_layout
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.C_PROBE5_WIDTH {8} CONFIG.C_BRAM_CNT {9}] [get_bd_cells system_ila_0]
endgroup
reset_run converter_system_ila_0_0_synth_1
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
startgroup
set_property -dict [list CONFIG.Write_Width_A {8} CONFIG.Read_Width_A {8} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8}] [get_bd_cells blk_mem_gen_1]
endgroup
startgroup
set_property -dict [list CONFIG.Write_Depth_A {256}] [get_bd_cells blk_mem_gen_1]
endgroup
startgroup
set_property -dict [list CONFIG.C_PROBE3_WIDTH {8} CONFIG.C_BRAM_CNT {9.5}] [get_bd_cells system_ila_0]
endgroup
reset_run converter_blk_mem_gen_1_1_synth_1
reset_run converter_system_ila_0_0_synth_1
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_run synth_1 -name synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name timing_1
report_clock_interaction -delay_type min_max -significant_digits 3 -name timing_2
set_property target_constrs_file C:/Users/lsneler/Desktop/Repository/JPEG_conversion/raw2jpeg/raw2jpeg.srcs/constrs_1/imports/AxiLiteZynqBRAMDemo2/ZYBO_Master.xdc [current_fileset -constrset]
file mkdir C:/Users/lsneler/Desktop/Repository/JPEG_conversion/raw2jpeg/raw2jpeg.srcs/constrs_1/new
close [ open C:/Users/lsneler/Desktop/Repository/JPEG_conversion/raw2jpeg/raw2jpeg.srcs/constrs_1/new/top.xdc w ]
add_files -fileset constrs_1 C:/Users/lsneler/Desktop/Repository/JPEG_conversion/raw2jpeg/raw2jpeg.srcs/constrs_1/new/top.xdc
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/lsneler/Desktop/Repository/JPEG_conversion/raw2jpeg/raw2jpeg.srcs/sources_1/bd/converter/converter.bd]
refresh_design
set_property target_constrs_file C:/Users/lsneler/Desktop/Repository/JPEG_conversion/raw2jpeg/raw2jpeg.srcs/constrs_1/new/top.xdc [current_fileset -constrset]
check_timing -verbose -name timing_1
open_bd_design {C:/Users/lsneler/Desktop/Repository/JPEG_conversion/raw2jpeg/raw2jpeg.srcs/sources_1/bd/converter/converter.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:5.4 clk_wiz_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config {rst_polarity "ACTIVE_HIGH" }  [get_bd_pins clk_wiz_0/reset]
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Board_Interface "sys_clock ( System Clock ) " }  [get_bd_pins clk_wiz_0/clk_in1]
endgroup
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins DCT_2D_0/clk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins quant_0/clk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins controller_0/clk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins AXILiteToBRAMIntf_0/s00_axi_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins ps7_0_axi_periph/ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins rst_ps7_0_50M/slowest_sync_clk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins system_ila_0/clk]
endgroup
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK0]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins controller_0/clk]
connect_bd_net [get_bd_pins DCT_2D_0/clk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins ps7_0_axi_periph/ACLK] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins quant_0/clk] [get_bd_pins clk_wiz_0/clk_out1]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins AXILiteToBRAMIntf_0/s00_axi_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins rst_ps7_0_50M/slowest_sync_clk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins system_ila_0/clk]
endgroup
undo
connect_bd_net [get_bd_pins ps7_0_axi_periph/S00_ACLK] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins ps7_0_axi_periph/M00_ACLK] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins system_ila_0/clk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins blk_mem_gen_0/clka] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins blk_mem_gen_1/clka] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins AXILiteToBRAMIntf_0/s00_axi_aclk] [get_bd_pins clk_wiz_0/clk_out1]
save_bd_design
startgroup
set_property -dict [list CONFIG.PRIMITIVE {PLL} CONFIG.CLKOUT1_DRIVES {BUFG} CONFIG.CLKOUT2_DRIVES {BUFG} CONFIG.CLKOUT3_DRIVES {BUFG} CONFIG.CLKOUT4_DRIVES {BUFG} CONFIG.CLKOUT5_DRIVES {BUFG} CONFIG.CLKOUT6_DRIVES {BUFG} CONFIG.CLKOUT7_DRIVES {BUFG} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {36} CONFIG.MMCM_CLKIN2_PERIOD {10.0} CONFIG.MMCM_COMPENSATION {ZHOLD} CONFIG.MMCM_CLKOUT0_DIVIDE_F {9} CONFIG.CLKOUT1_JITTER {237.312} CONFIG.CLKOUT1_PHASE_ERROR {249.865}] [get_bd_cells clk_wiz_0]
endgroup
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 4
connect_bd_net [get_bd_pins rst_ps7_0_50M/slowest_sync_clk] [get_bd_pins clk_wiz_0/clk_out1]
save_bd_design
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_sim
close_design
launch_runs impl_1 -jobs 4
wait_on_run impl_1
open_run synth_1 -name synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name timing_1
open_bd_design {C:/Users/lsneler/Desktop/Repository/JPEG_conversion/raw2jpeg/raw2jpeg.srcs/sources_1/bd/converter/converter.bd}
delete_bd_objs [get_bd_nets reset_rtl_1] [get_bd_nets sys_clock_1] [get_bd_cells clk_wiz_0]
delete_bd_objs [get_bd_ports reset_rtl]
delete_bd_objs [get_bd_ports sys_clock]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins controller_0/clk]
save_bd_design
startgroup
set_property -dict [list CONFIG.PCW_APU_CLK_RATIO_ENABLE {4:2:1}] [get_bd_cells processing_system7_0]
endgroup
startgroup
set_property -dict [list CONFIG.PCW_APU_CLK_RATIO_ENABLE {6:2:1}] [get_bd_cells processing_system7_0]
endgroup
startgroup
set_property -dict [list CONFIG.PCW_APU_PERIPHERAL_FREQMHZ {550}] [get_bd_cells processing_system7_0]
endgroup
startgroup
set_property -dict [list CONFIG.PCW_APU_PERIPHERAL_FREQMHZ {250}] [get_bd_cells processing_system7_0]
endgroup
reset_run converter_processing_system7_0_0_synth_1
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
startgroup
set_property -dict [list CONFIG.PCW_UIPARAM_DDR_FREQ_MHZ {450} CONFIG.PCW_APU_PERIPHERAL_FREQMHZ {450}] [get_bd_cells processing_system7_0]
endgroup
reset_run converter_processing_system7_0_0_synth_1
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
startgroup
set_property -dict [list CONFIG.PCW_UIPARAM_DDR_FREQ_MHZ {250} CONFIG.PCW_APU_PERIPHERAL_FREQMHZ {250}] [get_bd_cells processing_system7_0]
endgroup
reset_run converter_processing_system7_0_0_synth_1
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_bd_design {C:/Users/lsneler/Desktop/Repository/JPEG_conversion/raw2jpeg/raw2jpeg.srcs/sources_1/bd/converter/converter.bd}
startgroup
set_property -dict [list CONFIG.PCW_UIPARAM_DDR_FREQ_MHZ {525} CONFIG.PCW_APU_PERIPHERAL_FREQMHZ {650}] [get_bd_cells processing_system7_0]
endgroup
reset_run converter_processing_system7_0_0_synth_1
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/lsneler/Desktop/Repository/JPEG_conversion/raw2jpeg/raw2jpeg.srcs/sources_1/bd/converter/converter.bd]
refresh_design
check_timing -verbose -name timing_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name timing_2
open_bd_design {C:/Users/lsneler/Desktop/Repository/JPEG_conversion/raw2jpeg/raw2jpeg.srcs/sources_1/bd/converter/converter.bd}
regenerate_bd_layout
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name timing_3
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name timing_2
report_clock_networks -name {network_1}
report_methodology -name ultrafast_methodology_1 -checks {PDRC-204 PDRC-190 TIMING-39 TIMING-38 TIMING-37 TIMING-36 TIMING-35 TIMING-34 TIMING-33 TIMING-32 TIMING-31 TIMING-30 TIMING-29 TIMING-28 TIMING-27 TIMING-26 TIMING-25 TIMING-24 TIMING-23 TIMING-22 TIMING-21 TIMING-20 TIMING-19 TIMING-18 TIMING-17 TIMING-16 TIMING-15 TIMING-14 TIMING-13 TIMING-12 TIMING-11 TIMING-10 TIMING-9 TIMING-8 TIMING-7 TIMING-6 TIMING-5 TIMING-4 TIMING-3 TIMING-2 TIMING-1 XDCV-2 XDCV-1 XDCH-2 XDCH-1 XDCC-8 XDCC-7 XDCC-6 XDCC-5 XDCC-4 XDCC-3 XDCC-2 XDCC-1 XDCB-5 XDCB-4 XDCB-3 XDCB-2 XDCB-1 CLKC-53 CLKC-9 CLKC-5 CLKC-38 CLKC-37 CLKC-36 CLKC-35 CLKC-4 CLKC-18 CLKC-3 CLKC-2 CLKC-1 HPDR-1 CKLD-2 CKLD-1 CKBF-1 SYNTH-14 SYNTH-13 SYNTH-12 SYNTH-11 SYNTH-10 SYNTH-9 SYNTH-16 SYNTH-15 SYNTH-6 SYNTH-5 SYNTH-4}
open_bd_design {C:/Users/lsneler/Desktop/Repository/JPEG_conversion/raw2jpeg/raw2jpeg.srcs/sources_1/bd/converter/converter.bd}
startgroup
set_property -dict [list CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {200}] [get_bd_cells processing_system7_0]
endgroup
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name timing_1
close_design
launch_runs impl_1 -jobs 4
wait_on_run impl_1
open_run synth_1 -name synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name timing_1
open_bd_design {C:/Users/lsneler/Desktop/Repository/JPEG_conversion/raw2jpeg/raw2jpeg.srcs/sources_1/bd/converter/converter.bd}
startgroup
set_property -dict [list CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {75}] [get_bd_cells processing_system7_0]
endgroup
reset_run converter_processing_system7_0_0_synth_1
reset_run synth_1
save_bd_design
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
startgroup
set_property -dict [list CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {50}] [get_bd_cells processing_system7_0]
endgroup
reset_run converter_processing_system7_0_0_synth_1
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
startgroup
set_property -dict [list CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {30}] [get_bd_cells processing_system7_0]
endgroup
startgroup
set_property -dict [list CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {20}] [get_bd_cells processing_system7_0]
endgroup
startgroup
set_property -dict [list CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {30}] [get_bd_cells processing_system7_0]
endgroup
reset_run converter_processing_system7_0_0_synth_1
reset_run synth_1
save_bd_design
launch_runs impl_1 -jobs 4
wait_on_run impl_1
startgroup
set_property -dict [list CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {40}] [get_bd_cells processing_system7_0]
endgroup
reset_run converter_processing_system7_0_0_synth_1
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
startgroup
set_property -dict [list CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {35}] [get_bd_cells processing_system7_0]
endgroup
reset_run converter_processing_system7_0_0_synth_1
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_hw
connect_hw_server
open_hw_target
current_hw_device [get_hw_devices xc7z030_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z030_1] 0]
set_property PROBES.FILE {C:/Users/lsneler/Desktop/Repository/JPEG_conversion/exemplary_projects/AxiLiteZynqBRAMDemo2/AxiLiteZynqBRAMDemo/AxiLiteZynqBRAMDemo.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z030_1]
set_property FULL_PROBES.FILE {C:/Users/lsneler/Desktop/Repository/JPEG_conversion/exemplary_projects/AxiLiteZynqBRAMDemo2/AxiLiteZynqBRAMDemo/AxiLiteZynqBRAMDemo.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z030_1]
set_property PROGRAM.FILE {C:/Users/lsneler/Desktop/Repository/JPEG_conversion/exemplary_projects/AxiLiteZynqBRAMDemo2/AxiLiteZynqBRAMDemo/AxiLiteZynqBRAMDemo.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z030_1]
program_hw_devices [get_hw_devices xc7z030_1]
open_bd_design {C:/Users/lsneler/Desktop/Repository/JPEG_conversion/raw2jpeg/raw2jpeg.srcs/sources_1/bd/converter/converter.bd}
