INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13773/Desktop/corn/wwx_cpu/wwx_cpu/main_cpu_5/main_cpu_5.srcs/sources_1/new/class_choi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module class_choi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13773/Desktop/corn/wwx_cpu/wwx_cpu/main_cpu_5/main_cpu_5.srcs/sources_1/new/decode_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13773/Desktop/corn/wwx_cpu/wwx_cpu/main_cpu_5/main_cpu_5.srcs/sources_1/new/decode_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_r
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13773/Desktop/corn/wwx_cpu/wwx_cpu/main_cpu_5/main_cpu_5.srcs/sources_1/new/get_alusel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_alusel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13773/Desktop/corn/wwx_cpu/wwx_cpu/main_cpu_5/main_cpu_5.srcs/sources_1/new/get_ope_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_ope_data
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13773/Desktop/corn/wwx_cpu/wwx_cpu/main_cpu_5/main_cpu_5.srcs/sim_1/new/tb_decode_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_decode_main
