; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1

define void @triton_poi_fused_gelu_5(ptr addrspace(1) %0, ptr addrspace(1) %1, i32 %2) local_unnamed_addr !dbg !7 {
  %4 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #3, !dbg !10
  %5 = shl i32 %4, 2, !dbg !11
  %6 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %7 = and i32 %6, 3, !dbg !12
  %8 = or disjoint i32 %5, %7, !dbg !13
  %9 = icmp slt i32 %8, 4, !dbg !14
  %10 = sext i32 %8 to i64, !dbg !15
  %11 = getelementptr float, ptr addrspace(1) %0, i64 %10, !dbg !15
  %12 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %11, i1 %9) #3, !dbg !16
  %13 = bitcast i32 %12 to float, !dbg !16
  %14 = fmul float %13, 0x3FE6A09E60000000, !dbg !17
  %15 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !18
  %.not.i = icmp eq i32 %15, 0, !dbg !18
  %16 = tail call float @llvm.nvvm.fabs.ftz.f(float %14) #3, !dbg !18
  %17 = tail call float @llvm.nvvm.fabs.f(float %14) #3, !dbg !18
  %.0.i = select i1 %.not.i, float %17, float %16, !dbg !18
  %18 = fcmp oge float %.0.i, 0x3FF00C1FC0000000, !dbg !18
  br i1 %18, label %__nv_fabsf.exit1.i, label %20, !dbg !18

__nv_fabsf.exit1.i:                               ; preds = %3
  %19 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !18
  %.not1.i = icmp eq i32 %19, 0, !dbg !18
  %.01.i = select i1 %.not1.i, float %17, float %16, !dbg !18
  br label %__internal_fmad.exit.i, !dbg !18

20:                                               ; preds = %3
  %21 = fmul float %14, %14, !dbg !18
  br label %__internal_fmad.exit.i, !dbg !18

__internal_fmad.exit.i:                           ; preds = %20, %__nv_fabsf.exit1.i
  %22 = phi float [ 0x3FE41B0840000000, %__nv_fabsf.exit1.i ], [ 0x3FC06EBA60000000, %20 ], !dbg !18
  %23 = phi float [ 0x3FED526FC0000000, %__nv_fabsf.exit1.i ], [ 0xBFD8127580000000, %20 ], !dbg !18
  %24 = phi float [ 0x3FC39F20C0000000, %__nv_fabsf.exit1.i ], [ 0x3FBCE315E0000000, %20 ], !dbg !18
  %25 = phi float [ 0xBFA1902C40000000, %__nv_fabsf.exit1.i ], [ 0xBF9B837CE0000000, %20 ], !dbg !18
  %26 = phi float [ 0x3F75908160000000, %__nv_fabsf.exit1.i ], [ 0x3F755ABD40000000, %20 ], !dbg !18
  %27 = phi float [ 0xBF3EAC1720000000, %__nv_fabsf.exit1.i ], [ 0xBF4AE9A400000000, %20 ], !dbg !18
  %28 = phi float [ 0x3EF1394780000000, %__nv_fabsf.exit1.i ], [ 0x3F163D2D40000000, %20 ], !dbg !18
  %29 = phi float [ %.01.i, %__nv_fabsf.exit1.i ], [ %21, %20 ], !dbg !18
  %30 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !18
  %.not2.i = icmp eq i32 %30, 0, !dbg !18
  %31 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %28, float %29, float %27) #3, !dbg !18
  %32 = tail call float @llvm.nvvm.fma.rn.f(float %28, float %29, float %27) #3, !dbg !18
  %.02.i = select i1 %.not2.i, float %32, float %31, !dbg !18
  %33 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !18
  %.not3.i = icmp eq i32 %33, 0, !dbg !18
  %34 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.02.i, float %29, float %26) #3, !dbg !18
  %35 = tail call float @llvm.nvvm.fma.rn.f(float %.02.i, float %29, float %26) #3, !dbg !18
  %.03.i = select i1 %.not3.i, float %35, float %34, !dbg !18
  %36 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !18
  %.not4.i = icmp eq i32 %36, 0, !dbg !18
  %37 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.03.i, float %29, float %25) #3, !dbg !18
  %38 = tail call float @llvm.nvvm.fma.rn.f(float %.03.i, float %29, float %25) #3, !dbg !18
  %.04.i = select i1 %.not4.i, float %38, float %37, !dbg !18
  %39 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !18
  %.not5.i = icmp eq i32 %39, 0, !dbg !18
  %40 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.04.i, float %29, float %24) #3, !dbg !18
  %41 = tail call float @llvm.nvvm.fma.rn.f(float %.04.i, float %29, float %24) #3, !dbg !18
  %.05.i = select i1 %.not5.i, float %41, float %40, !dbg !18
  %42 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !18
  %.not6.i = icmp eq i32 %42, 0, !dbg !18
  %43 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.05.i, float %29, float %23) #3, !dbg !18
  %44 = tail call float @llvm.nvvm.fma.rn.f(float %.05.i, float %29, float %23) #3, !dbg !18
  %.06.i = select i1 %.not6.i, float %44, float %43, !dbg !18
  %45 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !18
  %.not7.i = icmp eq i32 %45, 0, !dbg !18
  %46 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.06.i, float %29, float %22) #3, !dbg !18
  %47 = tail call float @llvm.nvvm.fma.rn.f(float %.06.i, float %29, float %22) #3, !dbg !18
  %.07.i = select i1 %.not7.i, float %47, float %46, !dbg !18
  %48 = fneg float %29, !dbg !18
  %49 = select i1 %18, float %48, float %14, !dbg !18
  %50 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !18
  %.not8.i = icmp eq i32 %50, 0, !dbg !18
  %51 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.07.i, float %49, float %49) #3, !dbg !18
  %52 = tail call float @llvm.nvvm.fma.rn.f(float %.07.i, float %49, float %49) #3, !dbg !18
  %.08.i = select i1 %.not8.i, float %52, float %51, !dbg !18
  br i1 %18, label %53, label %__nv_erff.exit, !dbg !18

53:                                               ; preds = %__internal_fmad.exit.i
  %54 = tail call float @llvm.nvvm.ex2.approx.ftz.f(float %.08.i) #3, !dbg !18
  %55 = fsub float 1.000000e+00, %54, !dbg !18
  %56 = bitcast float %55 to i32, !dbg !18
  %57 = bitcast float %14 to i32, !dbg !18
  %58 = and i32 %57, -2147483648, !dbg !18
  %59 = or i32 %58, %56, !dbg !18
  %60 = bitcast i32 %59 to float, !dbg !18
  br label %__nv_erff.exit, !dbg !18

__nv_erff.exit:                                   ; preds = %__internal_fmad.exit.i, %53
  %r.0.i = phi float [ %60, %53 ], [ %.08.i, %__internal_fmad.exit.i ], !dbg !18
  %61 = fmul float %13, 5.000000e-01, !dbg !19
  %62 = and i32 %6, 28, !dbg !12
  %63 = fadd float %r.0.i, 1.000000e+00, !dbg !20
  %64 = fmul float %61, %63, !dbg !21
  %65 = getelementptr float, ptr addrspace(1) %1, i64 %10, !dbg !22
  %66 = icmp eq i32 %62, 0, !dbg !23
  %67 = bitcast float %64 to i32, !dbg !23
  %68 = and i1 %66, %9, !dbg !23
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %67, ptr addrspace(1) %65, i1 %68) #3, !dbg !23
  ret void, !dbg !24
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #1

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.fabs.ftz.f(float) #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.fabs.f(float) #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.fma.rn.ftz.f(float, float, float) #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.fma.rn.f(float, float, float) #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.ex2.approx.ftz.f(float) #2

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #2 = { mustprogress nocallback nofree nosync nounwind willreturn memory(none) }
attributes #3 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cacmx3yfqlfixriamnjyzmrsu3smas3qcgt3wfhzyoi2pi3ai3xu.py", directory: "inductor_cache/ac")
!4 = !{ptr @triton_poi_fused_gelu_5, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused_gelu_5, !"reqntidx", i32 32}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused_gelu_5", linkageName: "triton_poi_fused_gelu_5", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 21, column: 28, scope: !7)
!11 = !DILocation(line: 21, column: 33, scope: !7)
!12 = !DILocation(line: 22, column: 36, scope: !7)
!13 = !DILocation(line: 22, column: 23, scope: !7)
!14 = !DILocation(line: 23, column: 21, scope: !7)
!15 = !DILocation(line: 25, column: 30, scope: !7)
!16 = !DILocation(line: 25, column: 35, scope: !7)
!17 = !DILocation(line: 29, column: 18, scope: !7)
!18 = !DILocation(line: 30, column: 25, scope: !7)
!19 = !DILocation(line: 27, column: 18, scope: !7)
!20 = !DILocation(line: 32, column: 18, scope: !7)
!21 = !DILocation(line: 33, column: 18, scope: !7)
!22 = !DILocation(line: 34, column: 25, scope: !7)
!23 = !DILocation(line: 34, column: 36, scope: !7)
!24 = !DILocation(line: 34, column: 4, scope: !7)
