

================================================================
== Vitis HLS Report for 'sinus'
================================================================
* Date:           Wed Jan 26 17:10:43 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        sinus
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu37p-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.899 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        1|  10.000 ns|  10.000 ns|    2|    2|     none|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       98|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        0|     -|        8|       17|    -|
|Multiplexer          |        -|     -|        -|       32|    -|
|Register             |        -|     -|       15|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       23|      147|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +-------------+-----------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |   Module  | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+-----------+---------+---+----+-----+------+-----+------+-------------+
    |sin_table_U  |sin_table  |        0|  8|  17|    0|    65|    8|     1|          520|
    +-------------+-----------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |           |        0|  8|  17|    0|    65|    8|     1|          520|
    +-------------+-----------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+----+---+----+------------+------------+
    |add_ln691_fu_231_p2             |         +|   0|  0|  15|           8|           1|
    |idx_fu_147_p2                   |         -|   0|  0|  15|           8|           7|
    |sub_ln31_fu_198_p2              |         -|   0|  0|  15|           1|           8|
    |icmp_ln13_fu_137_p2             |      icmp|   0|  0|  11|           8|           7|
    |icmp_ln21_fu_153_p2             |      icmp|   0|  0|  11|           8|           8|
    |ap_block_state2                 |        or|   0|  0|   2|           1|           1|
    |ap_predicate_op47_write_state2  |        or|   0|  0|   2|           1|           1|
    |or_ln17_fu_212_p2               |        or|   0|  0|   2|           1|           1|
    |idx_1_fu_159_p3                 |    select|   0|  0|   7|           1|           7|
    |select_ln13_fu_172_p3           |    select|   0|  0|   7|           1|           7|
    |signal_tmp_fu_217_p3            |    select|   0|  0|   9|           1|           9|
    |xor_ln17_fu_192_p2              |       xor|   0|  0|   2|           1|           2|
    +--------------------------------+----------+----+---+----+------------+------------+
    |Total                           |          |   0|  0|  98|          40|          59|
    +--------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  14|          3|    1|          3|
    |signal_1_V_blk_n  |   9|          2|    1|          2|
    |signal_2_V_blk_n  |   9|          2|    1|          2|
    +------------------+----+-----------+-----+-----------+
    |Total             |  32|          7|    3|          7|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------------------+---+----+-----+-----------+
    |                                         Name                                        | FF| LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                            |  2|   0|    2|          0|
    |guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp               |  1|   0|    1|          0|
    |guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load_reg_250  |  1|   0|    1|          0|
    |icmp_ln13_reg_261                                                                    |  1|   0|    1|          0|
    |n                                                                                    |  8|   0|    8|          0|
    |start_tmp                                                                            |  1|   0|    1|          0|
    |start_tmp_load_reg_254                                                               |  1|   0|    1|          0|
    +-------------------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                                | 15|   0|   15|          0|
    +-------------------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|         sinus|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|         sinus|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|         sinus|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|         sinus|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|         sinus|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|         sinus|  return value|
|start_r            |   in|    1|     ap_none|       start_r|        scalar|
|step               |   in|    1|     ap_none|          step|        scalar|
|signal_1_V_din     |  out|   32|     ap_fifo|    signal_1_V|       pointer|
|signal_1_V_full_n  |   in|    1|     ap_fifo|    signal_1_V|       pointer|
|signal_1_V_write   |  out|    1|     ap_fifo|    signal_1_V|       pointer|
|signal_2_V_din     |  out|   32|     ap_fifo|    signal_2_V|       pointer|
|signal_2_V_full_n  |   in|    1|     ap_fifo|    signal_2_V|       pointer|
|signal_2_V_write   |  out|    1|     ap_fifo|    signal_2_V|       pointer|
+-------------------+-----+-----+------------+--------------+--------------+

