digraph "CFG for '_Z5OPT_2PiS_S_S_i' function" {
	label="CFG for '_Z5OPT_2PiS_S_S_i' function";

	Node0x51a9260 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c7d7f070",label="{%5:\l  %6 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %7 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %8 = getelementptr i8, i8 addrspace(4)* %7, i64 4\l  %9 = bitcast i8 addrspace(4)* %8 to i16 addrspace(4)*\l  %10 = load i16, i16 addrspace(4)* %9, align 4, !range !5, !invariant.load !6\l  %11 = zext i16 %10 to i32\l  %12 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %13 = mul i32 %12, %11\l  %14 = add i32 %13, %6\l  %15 = icmp slt i32 %14, %4\l  br i1 %15, label %16, label %99\l|{<s0>T|<s1>F}}"];
	Node0x51a9260:s0 -> Node0x51ab0e0;
	Node0x51a9260:s1 -> Node0x51ab170;
	Node0x51ab0e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#a7c5fe70",label="{%16:\l16:                                               \l  %17 = icmp sgt i32 %14, 0\l  br i1 %17, label %18, label %25\l|{<s0>T|<s1>F}}"];
	Node0x51ab0e0:s0 -> Node0x51ab3c0;
	Node0x51ab0e0:s1 -> Node0x51ab410;
	Node0x51ab3c0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#96b7ff70",label="{%18:\l18:                                               \l  %19 = add nsw i32 %14, -1\l  %20 = zext i32 %19 to i64\l  %21 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %20\l  %22 = load i32, i32 addrspace(1)* %21, align 4, !tbaa !7, !amdgpu.noclobber\l... !6\l  %23 = getelementptr inbounds i32, i32 addrspace(1)* %3, i64 %20\l  %24 = load i32, i32 addrspace(1)* %23, align 4, !tbaa !7, !amdgpu.noclobber\l... !6\l  br label %25\l}"];
	Node0x51ab3c0 -> Node0x51ab410;
	Node0x51ab410 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#a7c5fe70",label="{%25:\l25:                                               \l  %26 = phi i32 [ %24, %18 ], [ 0, %16 ]\l  %27 = phi i32 [ %22, %18 ], [ 0, %16 ]\l  %28 = sext i32 %14 to i64\l  %29 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %28\l  %30 = load i32, i32 addrspace(1)* %29, align 4, !tbaa !7, !amdgpu.noclobber\l... !6\l  %31 = icmp slt i32 %26, %30\l  br i1 %31, label %36, label %32\l|{<s0>T|<s1>F}}"];
	Node0x51ab410:s0 -> Node0x51acac0;
	Node0x51ab410:s1 -> Node0x51acb50;
	Node0x51acb50 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#a7c5fe70",label="{%32:\l32:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %33 = icmp sgt i32 %4, 0\l  br i1 %33, label %34, label %99\l|{<s0>T|<s1>F}}"];
	Node0x51acb50:s0 -> Node0x51ad110;
	Node0x51acb50:s1 -> Node0x51ab170;
	Node0x51ad110 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#96b7ff70",label="{%34:\l34:                                               \l  %35 = icmp slt i32 %27, %30\l  br label %42\l}"];
	Node0x51ad110 -> Node0x51ad2a0;
	Node0x51acac0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7af9170",label="{%36:\l36:                                               \l  %37 = phi i32 [ %40, %36 ], [ %26, %25 ]\l  %38 = sext i32 %37 to i64\l  %39 = getelementptr inbounds i32, i32 addrspace(1)* %2, i64 %38\l  store i32 0, i32 addrspace(1)* %39, align 4, !tbaa !7\l  %40 = add nsw i32 %37, 1\l  %41 = icmp slt i32 %40, %30\l  br i1 %41, label %36, label %32, !llvm.loop !11\l|{<s0>T|<s1>F}}"];
	Node0x51acac0:s0 -> Node0x51acac0;
	Node0x51acac0:s1 -> Node0x51acb50;
	Node0x51ad2a0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f6a38570",label="{%42:\l42:                                               \l  %43 = phi i32 [ 0, %34 ], [ %97, %95 ]\l  %44 = phi i32 [ 0, %34 ], [ %96, %95 ]\l  %45 = icmp eq i32 %14, %43\l  br i1 %45, label %95, label %46\l|{<s0>T|<s1>F}}"];
	Node0x51ad2a0:s0 -> Node0x51ad8b0;
	Node0x51ad2a0:s1 -> Node0x51adba0;
	Node0x51adba0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f5c1a970",label="{%46:\l46:                                               \l  %47 = icmp eq i32 %43, 0\l  br i1 %47, label %53, label %48\l|{<s0>T|<s1>F}}"];
	Node0x51adba0:s0 -> Node0x51add70;
	Node0x51adba0:s1 -> Node0x51addc0;
	Node0x51addc0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#eed0c070",label="{%48:\l48:                                               \l  %49 = add nsw i32 %43, -1\l  %50 = zext i32 %49 to i64\l  %51 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %50\l  %52 = load i32, i32 addrspace(1)* %51, align 4, !tbaa !7\l  br label %53\l}"];
	Node0x51addc0 -> Node0x51add70;
	Node0x51add70 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f5c1a970",label="{%53:\l53:                                               \l  %54 = phi i32 [ %52, %48 ], [ 0, %46 ]\l  %55 = zext i32 %43 to i64\l  %56 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %55\l  %57 = load i32, i32 addrspace(1)* %56, align 4, !tbaa !7\l  %58 = icmp slt i32 %54, %57\l  %59 = select i1 %35, i1 %58, i1 false\l  br i1 %59, label %60, label %86\l|{<s0>T|<s1>F}}"];
	Node0x51add70:s0 -> Node0x51ae520;
	Node0x51add70:s1 -> Node0x51ae570;
	Node0x51ae520 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%60:\l60:                                               \l  %61 = phi i32 [ %82, %79 ], [ 0, %53 ]\l  %62 = phi i32 [ %81, %79 ], [ %54, %53 ]\l  %63 = phi i32 [ %80, %79 ], [ %27, %53 ]\l  %64 = sext i32 %63 to i64\l  %65 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %64\l  %66 = load i32, i32 addrspace(1)* %65, align 4, !tbaa !7\l  %67 = sext i32 %62 to i64\l  %68 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %67\l  %69 = load i32, i32 addrspace(1)* %68, align 4, !tbaa !7\l  %70 = icmp slt i32 %66, %69\l  br i1 %70, label %71, label %73\l|{<s0>T|<s1>F}}"];
	Node0x51ae520:s0 -> Node0x51ace40;
	Node0x51ae520:s1 -> Node0x51af080;
	Node0x51ace40 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d6524470",label="{%71:\l71:                                               \l  %72 = add nsw i32 %63, 1\l  br label %79\l}"];
	Node0x51ace40 -> Node0x51ae6a0;
	Node0x51af080 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d6524470",label="{%73:\l73:                                               \l  %74 = icmp slt i32 %69, %66\l  %75 = add nsw i32 %62, 1\l  br i1 %74, label %79, label %76\l|{<s0>T|<s1>F}}"];
	Node0x51af080:s0 -> Node0x51ae6a0;
	Node0x51af080:s1 -> Node0x51af3e0;
	Node0x51af3e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ec7f6370",label="{%76:\l76:                                               \l  %77 = add nsw i32 %63, 1\l  %78 = add nsw i32 %61, 1\l  br label %79\l}"];
	Node0x51af3e0 -> Node0x51ae6a0;
	Node0x51ae6a0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%79:\l79:                                               \l  %80 = phi i32 [ %72, %71 ], [ %77, %76 ], [ %63, %73 ]\l  %81 = phi i32 [ %62, %71 ], [ %75, %76 ], [ %75, %73 ]\l  %82 = phi i32 [ %61, %71 ], [ %78, %76 ], [ %61, %73 ]\l  %83 = icmp slt i32 %80, %30\l  %84 = icmp slt i32 %81, %57\l  %85 = select i1 %83, i1 %84, i1 false\l  br i1 %85, label %60, label %86, !llvm.loop !13\l|{<s0>T|<s1>F}}"];
	Node0x51ae6a0:s0 -> Node0x51ae520;
	Node0x51ae6a0:s1 -> Node0x51ae570;
	Node0x51ae570 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f5c1a970",label="{%86:\l86:                                               \l  %87 = phi i32 [ 0, %53 ], [ %82, %79 ]\l  %88 = icmp sgt i32 %87, 0\l  br i1 %88, label %89, label %95\l|{<s0>T|<s1>F}}"];
	Node0x51ae570:s0 -> Node0x51afd20;
	Node0x51ae570:s1 -> Node0x51ad8b0;
	Node0x51afd20 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#eed0c070",label="{%89:\l89:                                               \l  %90 = add nsw i32 %44, %26\l  %91 = sext i32 %90 to i64\l  %92 = getelementptr inbounds i32, i32 addrspace(1)* %2, i64 %91\l  %93 = atomicrmw add i32 addrspace(1)* %92, i32 %87 syncscope(\"agent-one-as\")\l... monotonic, align 4\l  %94 = add nsw i32 %44, 1\l  br label %95\l}"];
	Node0x51afd20 -> Node0x51ad8b0;
	Node0x51ad8b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f6a38570",label="{%95:\l95:                                               \l  %96 = phi i32 [ %44, %42 ], [ %94, %89 ], [ %44, %86 ]\l  %97 = add nuw nsw i32 %43, 1\l  %98 = icmp eq i32 %97, %4\l  br i1 %98, label %99, label %42, !llvm.loop !14\l|{<s0>T|<s1>F}}"];
	Node0x51ad8b0:s0 -> Node0x51ab170;
	Node0x51ad8b0:s1 -> Node0x51ad2a0;
	Node0x51ab170 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c7d7f070",label="{%99:\l99:                                               \l  ret void\l}"];
}
