****************************************
Report : qor
Design : full_chip_KMeansClustering
Version: R-2020.09-SP6
Date   : Sun Dec 29 00:53:05 2024
****************************************
Information: Timer using 'CRPR'. (TIM-050)


Scenario           'default'
Timing Path Group  'comb'
----------------------------------------
Levels of Logic:                     54
Critical Path Length:              1.25
Critical Path Slack:              -0.11
Critical Path Clk Period:          1.25
Total Negative Slack:             -0.20
No. of Violating Paths:               2
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'default'
Timing Path Group  'inputs'
----------------------------------------
Levels of Logic:                     59
Critical Path Length:              1.20
Critical Path Slack:              -0.03
Critical Path Clk Period:          1.25
Total Negative Slack:             -0.08
No. of Violating Paths:               5
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'default'
Timing Path Group  'output'
----------------------------------------
Levels of Logic:                      0
Critical Path Length:              0.08
Critical Path Slack:               1.06
Critical Path Clk Period:          1.25
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------


Cell Count
----------------------------------------
Hierarchical Cell Count:              1
Hierarchical Port Count:            367
Leaf Cell Count:                  16532
Buf/Inv Cell Count:                3608
Buf Cell Count:                       0
Inv Cell Count:                    3608
CT Buf/Inv Cell Count:                0
Combinational Cell Count:         16436
   Single-bit Isolation Cell Count:                        0
   Multi-bit Isolation Cell Count:                         0
   Isolation Cell Banking Ratio:                           0.00%
   Single-bit Level Shifter Cell Count:                    0
   Multi-bit Level Shifter Cell Count:                     0
   Level Shifter Cell Banking Ratio:                       0.00%
   Single-bit ELS Cell Count:                              0
   Multi-bit ELS Cell Count:                               0
   ELS Cell Banking Ratio:                                 0.00%
Sequential Cell Count:               96
   Integrated Clock-Gating Cell Count:                     0
   Sequential Macro Cell Count:                            0
   Single-bit Sequential Cell Count:                       96
   Multi-bit Sequential Cell Count:                        0
   Sequential Cell Banking Ratio:                          0.00%
   BitsPerflop:                                            1.00
Macro Count:                          0
----------------------------------------


Area
----------------------------------------
Combinational Area:             5203.18
Noncombinational Area:           129.39
Buf/Inv Area:                    561.12
Total Buffer Area:                 0.00
Total Inverter Area:             561.12
Macro/Black Box Area:              0.00
Net Area:                             0
Net XLength:                   40911.81
Net YLength:                   40241.76
----------------------------------------
Cell Area (netlist):                           5332.57
Cell Area (netlist and physical only):         5332.57
Net Length:                    81153.58


Design Rules
----------------------------------------
Total Number of Nets:             33691
Nets with Violations:                 1
Max Trans Violations:                 1
Max Cap Violations:                   1
----------------------------------------

1
