#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Mon Nov  7 17:42:38 2022
# Process ID: 38320
# Current directory: E:/Class/FPGA_class/Example/SHNU_InClassExample_3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent32820 E:\Class\FPGA_class\Example\SHNU_InClassExample_3\SHNU_InClassExample_3.xpr
# Log file: E:/Class/FPGA_class/Example/SHNU_InClassExample_3/vivado.log
# Journal file: E:/Class/FPGA_class/Example/SHNU_InClassExample_3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Class/FPGA_class/Example/SHNU_InClassExample_3/SHNU_InClassExample_3.xpr
update_compile_order -fileset sources_1
close_project
create_project SHNU_InClassExample_4 E:/Class/FPGA_class/Example/SHNU_InClassExample_4 -part xc7a35tcpg236-1
set_property board_part digilentinc.com:basys3:part0:1.1 [current_project]
file mkdir E:/Class/FPGA_class/Example/SHNU_InClassExample_4/SHNU_InClassExample_4.srcs/sources_1/new
close [ open E:/Class/FPGA_class/Example/SHNU_InClassExample_4/SHNU_InClassExample_4.srcs/sources_1/new/LFSR.v w ]
add_files E:/Class/FPGA_class/Example/SHNU_InClassExample_4/SHNU_InClassExample_4.srcs/sources_1/new/LFSR.v
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
file mkdir E:/Class/FPGA_class/Example/SHNU_InClassExample_4/SHNU_InClassExample_4.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open E:/Class/FPGA_class/Example/SHNU_InClassExample_4/SHNU_InClassExample_4.srcs/sim_1/new/Tester.v w ]
add_files -fileset sim_1 E:/Class/FPGA_class/Example/SHNU_InClassExample_4/SHNU_InClassExample_4.srcs/sim_1/new/Tester.v
update_compile_order -fileset sim_1
launch_simulation
update_compile_order -fileset sim_1
reset_run synth_1
launch_simulation
