<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.12.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>v8: src/codegen/riscv/extension-riscv-c.cc Source File</title>
<link rel="icon" href="v8.png" type="image/x-icon" />
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="v8.png"/></td>
  <td id="projectalign">
   <div id="projectname">v8
   </div>
   <div id="projectbrief">V8 is Googleâ€™s open source high-performance JavaScript and WebAssembly engine, written in C++. It is used in Chrome and in Node.js, among others. It implements ECMAScript and WebAssembly, and runs on Windows, macOS, and Linux systems that use x64, IA-32, or ARM processors. V8 can be embedded into any C++ application.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.12.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search',true);
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('extension-riscv-c_8cc_source.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">extension-riscv-c.cc</div></div>
</div><!--header-->
<div class="contents">
<a href="extension-riscv-c_8cc.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">// Copyright 2022 the V8 project authors. All rights reserved.</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment">// Use of this source code is governed by a BSD-style license that can be</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment">// found in the LICENSE file.</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="preprocessor">#include &quot;<a class="code" href="extension-riscv-c_8h.html">src/codegen/riscv/extension-riscv-c.h</a>&quot;</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span> </div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="keyword">namespace </span><a class="code hl_namespace" href="namespacev8.html">v8</a> {</div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="keyword">namespace </span><a class="code hl_variable" href="namespacev8_1_1internal.html#a5031451934208565c827c86d9eb86c5a">internal</a> {</div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">// RV64C Standard Extension</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVC.html#ab8c188a9c4c88d156ebd723edc0ed92f">    9</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRISCVC.html#ab8c188a9c4c88d156ebd723edc0ed92f">AssemblerRISCVC::c_nop</a>() { <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a1d3baeb7b2aed30f6e7c475b9dacb201">GenInstrCI</a>(0b000, <a class="code hl_enumvalue" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97a9f1a65a12203ec503e1d187e38228896">C1</a>, zero_reg, 0); }</div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span> </div>
<div class="foldopen" id="foldopen00011" data-start="{" data-end="}">
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVC.html#af4d2a7b3a9fd1138aaaf1510aa423b07">   11</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRISCVC.html#af4d2a7b3a9fd1138aaaf1510aa423b07">AssemblerRISCVC::c_addi</a>(<a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rd, int8_t imm6) {</div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span>  <a class="code hl_define" href="src_2base_2logging_8h.html#ae17f8119c108cf3070bad3449c7e0006">DCHECK</a>(rd != zero_reg &amp;&amp; imm6 != 0);</div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span>  <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a1d3baeb7b2aed30f6e7c475b9dacb201">GenInstrCI</a>(0b000, <a class="code hl_enumvalue" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97a9f1a65a12203ec503e1d187e38228896">C1</a>, rd, imm6);</div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span>}</div>
</div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span> </div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="preprocessor">#ifdef V8_TARGET_ARCH_RISCV64</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="keywordtype">void</span> AssemblerRISCVC::c_addiw(<a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rd, int8_t imm6) {</div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span>  <a class="code hl_define" href="src_2base_2logging_8h.html#ae17f8119c108cf3070bad3449c7e0006">DCHECK</a>(rd != zero_reg);</div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span>  <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a1d3baeb7b2aed30f6e7c475b9dacb201">GenInstrCI</a>(0b001, <a class="code hl_enumvalue" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97a9f1a65a12203ec503e1d187e38228896">C1</a>, rd, imm6);</div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span>}</div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span> </div>
<div class="foldopen" id="foldopen00023" data-start="{" data-end="}">
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVC.html#ad40582994c898c59fd19dd4717fa8f21">   23</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRISCVC.html#ad40582994c898c59fd19dd4717fa8f21">AssemblerRISCVC::c_addi16sp</a>(int16_t imm10) {</div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span>  <a class="code hl_define" href="src_2base_2logging_8h.html#ae17f8119c108cf3070bad3449c7e0006">DCHECK</a>(is_int10(imm10) &amp;&amp; (imm10 &amp; 0xf) == 0);</div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span>  uint8_t uimm6 = ((imm10 &amp; 0x200) &gt;&gt; 4) | (imm10 &amp; 0x10) |</div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span>                  ((imm10 &amp; 0x40) &gt;&gt; 3) | ((imm10 &amp; 0x180) &gt;&gt; 6) |</div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span>                  ((imm10 &amp; 0x20) &gt;&gt; 5);</div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span>  <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a81049efd581890d0cf800f8ac6732c23">GenInstrCIU</a>(0b011, <a class="code hl_enumvalue" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97a9f1a65a12203ec503e1d187e38228896">C1</a>, sp, uimm6);</div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span>}</div>
</div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span> </div>
<div class="foldopen" id="foldopen00031" data-start="{" data-end="}">
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVC.html#a2a94cae890c35a48aedd796bea611057">   31</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRISCVC.html#a2a94cae890c35a48aedd796bea611057">AssemblerRISCVC::c_addi4spn</a>(<a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rd, int16_t uimm10) {</div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span>  <a class="code hl_define" href="src_2base_2logging_8h.html#ae17f8119c108cf3070bad3449c7e0006">DCHECK</a>(is_uint10(uimm10) &amp;&amp; (uimm10 != 0));</div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span>  uint8_t uimm8 = ((uimm10 &amp; 0x4) &gt;&gt; 1) | ((uimm10 &amp; 0x8) &gt;&gt; 3) |</div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span>                  ((uimm10 &amp; 0x30) &lt;&lt; 2) | ((uimm10 &amp; 0x3c0) &gt;&gt; 4);</div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span>  <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#adb601bbea0954489184c396c47977446">GenInstrCIW</a>(0b000, <a class="code hl_enumvalue" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97a9484c1334fae5c3012844392842303f2">C0</a>, rd, uimm8);</div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span>}</div>
</div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span> </div>
<div class="foldopen" id="foldopen00038" data-start="{" data-end="}">
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVC.html#a0e01b7da444646537fc8d2daa31659e6">   38</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRISCVC.html#a0e01b7da444646537fc8d2daa31659e6">AssemblerRISCVC::c_li</a>(<a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rd, int8_t imm6) {</div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span>  <a class="code hl_define" href="src_2base_2logging_8h.html#ae17f8119c108cf3070bad3449c7e0006">DCHECK</a>(rd != zero_reg);</div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span>  <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a1d3baeb7b2aed30f6e7c475b9dacb201">GenInstrCI</a>(0b010, <a class="code hl_enumvalue" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97a9f1a65a12203ec503e1d187e38228896">C1</a>, rd, imm6);</div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span>}</div>
</div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span> </div>
<div class="foldopen" id="foldopen00043" data-start="{" data-end="}">
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVC.html#ac91ce6355c88b2a922b01bf6ebb12cd5">   43</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRISCVC.html#ac91ce6355c88b2a922b01bf6ebb12cd5">AssemblerRISCVC::c_lui</a>(<a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rd, int8_t imm6) {</div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span>  <a class="code hl_define" href="src_2base_2logging_8h.html#ae17f8119c108cf3070bad3449c7e0006">DCHECK</a>(rd != zero_reg &amp;&amp; rd != sp &amp;&amp; imm6 != 0);</div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span>  <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a1d3baeb7b2aed30f6e7c475b9dacb201">GenInstrCI</a>(0b011, <a class="code hl_enumvalue" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97a9f1a65a12203ec503e1d187e38228896">C1</a>, rd, imm6);</div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span>}</div>
</div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span> </div>
<div class="foldopen" id="foldopen00048" data-start="{" data-end="}">
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVC.html#a92ca67246249e0d0949c63d729606869">   48</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRISCVC.html#a92ca67246249e0d0949c63d729606869">AssemblerRISCVC::c_slli</a>(<a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rd, uint8_t shamt6) {</div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span>  <a class="code hl_define" href="src_2base_2logging_8h.html#ae17f8119c108cf3070bad3449c7e0006">DCHECK</a>(rd != zero_reg &amp;&amp; shamt6 != 0);</div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span>  <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a81049efd581890d0cf800f8ac6732c23">GenInstrCIU</a>(0b000, <a class="code hl_enumvalue" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97a4b7fcc19a098da978228c0bd2b60ce02">C2</a>, rd, shamt6);</div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span>}</div>
</div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span> </div>
<div class="foldopen" id="foldopen00053" data-start="{" data-end="}">
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVC.html#ae0044143f8f2796f2a54bd74f98c668f">   53</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRISCVC.html#ae0044143f8f2796f2a54bd74f98c668f">AssemblerRISCVC::c_fldsp</a>(<a class="code hl_class" href="classv8_1_1internal_1_1FPURegister.html">FPURegister</a> rd, uint16_t uimm9) {</div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span>  <a class="code hl_define" href="src_2base_2logging_8h.html#ae17f8119c108cf3070bad3449c7e0006">DCHECK</a>(is_uint9(uimm9) &amp;&amp; (uimm9 &amp; 0x7) == 0);</div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span>  uint8_t uimm6 = (uimm9 &amp; 0x38) | ((uimm9 &amp; 0x1c0) &gt;&gt; 6);</div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span>  <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a81049efd581890d0cf800f8ac6732c23">GenInstrCIU</a>(0b001, <a class="code hl_enumvalue" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97a4b7fcc19a098da978228c0bd2b60ce02">C2</a>, rd, uimm6);</div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span>}</div>
</div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span> </div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span><span class="preprocessor">#ifdef V8_TARGET_ARCH_RISCV64</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span><span class="keywordtype">void</span> AssemblerRISCVC::c_ldsp(<a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rd, uint16_t uimm9) {</div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span>  <a class="code hl_define" href="src_2base_2logging_8h.html#ae17f8119c108cf3070bad3449c7e0006">DCHECK</a>(rd != zero_reg &amp;&amp; is_uint9(uimm9) &amp;&amp; (uimm9 &amp; 0x7) == 0);</div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span>  uint8_t uimm6 = (uimm9 &amp; 0x38) | ((uimm9 &amp; 0x1c0) &gt;&gt; 6);</div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span>  <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a81049efd581890d0cf800f8ac6732c23">GenInstrCIU</a>(0b011, <a class="code hl_enumvalue" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97a4b7fcc19a098da978228c0bd2b60ce02">C2</a>, rd, uimm6);</div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span>}</div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span> </div>
<div class="foldopen" id="foldopen00067" data-start="{" data-end="}">
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVC.html#ab3107158f4286850273b08cc46fb7cc3">   67</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRISCVC.html#ab3107158f4286850273b08cc46fb7cc3">AssemblerRISCVC::c_lwsp</a>(<a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rd, uint16_t uimm8) {</div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span>  <a class="code hl_define" href="src_2base_2logging_8h.html#ae17f8119c108cf3070bad3449c7e0006">DCHECK</a>(rd != zero_reg &amp;&amp; is_uint8(uimm8) &amp;&amp; (uimm8 &amp; 0x3) == 0);</div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span>  uint8_t uimm6 = (uimm8 &amp; 0x3c) | ((uimm8 &amp; 0xc0) &gt;&gt; 6);</div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span>  <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a81049efd581890d0cf800f8ac6732c23">GenInstrCIU</a>(0b010, <a class="code hl_enumvalue" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97a4b7fcc19a098da978228c0bd2b60ce02">C2</a>, rd, uimm6);</div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span>}</div>
</div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span> </div>
<div class="foldopen" id="foldopen00073" data-start="{" data-end="}">
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVC.html#ab3b187eb5a36b3c9d7fb044e562ac326">   73</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRISCVC.html#ab3b187eb5a36b3c9d7fb044e562ac326">AssemblerRISCVC::c_jr</a>(<a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rs1) {</div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span>  <a class="code hl_define" href="src_2base_2logging_8h.html#ae17f8119c108cf3070bad3449c7e0006">DCHECK</a>(rs1 != zero_reg);</div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span>  <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a77c606d067fa7ac0c7b3b76b0fe4895a">GenInstrCR</a>(0b1000, <a class="code hl_enumvalue" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97a4b7fcc19a098da978228c0bd2b60ce02">C2</a>, rs1, zero_reg);</div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span>  <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#ac1dff23356d0b8954014f36788029275">BlockTrampolinePoolFor</a>(1);</div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span>}</div>
</div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span> </div>
<div class="foldopen" id="foldopen00079" data-start="{" data-end="}">
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVC.html#a447a213c991b9481676c0b4a9099841b">   79</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRISCVC.html#a447a213c991b9481676c0b4a9099841b">AssemblerRISCVC::c_mv</a>(<a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rs2) {</div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span>  <a class="code hl_define" href="src_2base_2logging_8h.html#ae17f8119c108cf3070bad3449c7e0006">DCHECK</a>(rd != zero_reg &amp;&amp; rs2 != zero_reg);</div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span>  <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a77c606d067fa7ac0c7b3b76b0fe4895a">GenInstrCR</a>(0b1000, <a class="code hl_enumvalue" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97a4b7fcc19a098da978228c0bd2b60ce02">C2</a>, rd, rs2);</div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span>}</div>
</div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span> </div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVC.html#aa12cef0fa37432838be7649776081b3a">   84</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRISCVC.html#aa12cef0fa37432838be7649776081b3a">AssemblerRISCVC::c_ebreak</a>() { <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a77c606d067fa7ac0c7b3b76b0fe4895a">GenInstrCR</a>(0b1001, <a class="code hl_enumvalue" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97a4b7fcc19a098da978228c0bd2b60ce02">C2</a>, zero_reg, zero_reg); }</div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span> </div>
<div class="foldopen" id="foldopen00086" data-start="{" data-end="}">
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVC.html#a844fddf5966e4b5c337fe80b05074962">   86</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRISCVC.html#a844fddf5966e4b5c337fe80b05074962">AssemblerRISCVC::c_jalr</a>(<a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rs1) {</div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span>  <a class="code hl_define" href="src_2base_2logging_8h.html#ae17f8119c108cf3070bad3449c7e0006">DCHECK</a>(rs1 != zero_reg);</div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span>  <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a77c606d067fa7ac0c7b3b76b0fe4895a">GenInstrCR</a>(0b1001, <a class="code hl_enumvalue" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97a4b7fcc19a098da978228c0bd2b60ce02">C2</a>, rs1, zero_reg);</div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span>  <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#ac1dff23356d0b8954014f36788029275">BlockTrampolinePoolFor</a>(1);</div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span>}</div>
</div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span> </div>
<div class="foldopen" id="foldopen00092" data-start="{" data-end="}">
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVC.html#a2b0e10db43fc70ff6e28821353b37fcb">   92</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRISCVC.html#a2b0e10db43fc70ff6e28821353b37fcb">AssemblerRISCVC::c_add</a>(<a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rs2) {</div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span>  <a class="code hl_define" href="src_2base_2logging_8h.html#ae17f8119c108cf3070bad3449c7e0006">DCHECK</a>(rd != zero_reg &amp;&amp; rs2 != zero_reg);</div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span>  <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a77c606d067fa7ac0c7b3b76b0fe4895a">GenInstrCR</a>(0b1001, <a class="code hl_enumvalue" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97a4b7fcc19a098da978228c0bd2b60ce02">C2</a>, rd, rs2);</div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span>}</div>
</div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span> </div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span><span class="comment">// CA Instructions</span></div>
<div class="foldopen" id="foldopen00098" data-start="{" data-end="}">
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVC.html#a411e026bfb82d4abe12237c223639aab">   98</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRISCVC.html#a411e026bfb82d4abe12237c223639aab">AssemblerRISCVC::c_sub</a>(<a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rs2) {</div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span>  <a class="code hl_define" href="src_2base_2logging_8h.html#ae17f8119c108cf3070bad3449c7e0006">DCHECK</a>(((rd.<a class="code hl_function" href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">code</a>() &amp; 0b11000) == 0b01000) &amp;&amp;</div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span>         ((rs2.<a class="code hl_function" href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">code</a>() &amp; 0b11000) == 0b01000));</div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span>  <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#ad60665c72d3f4fd44903c96cdeb46c49">GenInstrCA</a>(0b100011, <a class="code hl_enumvalue" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97a9f1a65a12203ec503e1d187e38228896">C1</a>, rd, 0b00, rs2);</div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span>}</div>
</div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span> </div>
<div class="foldopen" id="foldopen00104" data-start="{" data-end="}">
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVC.html#a4189200b5998e5fed4b7e5e5d8afd717">  104</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRISCVC.html#a4189200b5998e5fed4b7e5e5d8afd717">AssemblerRISCVC::c_xor</a>(<a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rs2) {</div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span>  <a class="code hl_define" href="src_2base_2logging_8h.html#ae17f8119c108cf3070bad3449c7e0006">DCHECK</a>(((rd.<a class="code hl_function" href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">code</a>() &amp; 0b11000) == 0b01000) &amp;&amp;</div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span>         ((rs2.<a class="code hl_function" href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">code</a>() &amp; 0b11000) == 0b01000));</div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span>  <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#ad60665c72d3f4fd44903c96cdeb46c49">GenInstrCA</a>(0b100011, <a class="code hl_enumvalue" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97a9f1a65a12203ec503e1d187e38228896">C1</a>, rd, 0b01, rs2);</div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span>}</div>
</div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span> </div>
<div class="foldopen" id="foldopen00110" data-start="{" data-end="}">
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVC.html#a61f92a8d7d65111b75992b26900b6bf8">  110</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRISCVC.html#a61f92a8d7d65111b75992b26900b6bf8">AssemblerRISCVC::c_or</a>(<a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rs2) {</div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span>  <a class="code hl_define" href="src_2base_2logging_8h.html#ae17f8119c108cf3070bad3449c7e0006">DCHECK</a>(((rd.<a class="code hl_function" href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">code</a>() &amp; 0b11000) == 0b01000) &amp;&amp;</div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span>         ((rs2.<a class="code hl_function" href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">code</a>() &amp; 0b11000) == 0b01000));</div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span>  <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#ad60665c72d3f4fd44903c96cdeb46c49">GenInstrCA</a>(0b100011, <a class="code hl_enumvalue" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97a9f1a65a12203ec503e1d187e38228896">C1</a>, rd, 0b10, rs2);</div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span>}</div>
</div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span> </div>
<div class="foldopen" id="foldopen00116" data-start="{" data-end="}">
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVC.html#a917210c7f81579063e9edcbc3b267504">  116</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRISCVC.html#a917210c7f81579063e9edcbc3b267504">AssemblerRISCVC::c_and</a>(<a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rs2) {</div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span>  <a class="code hl_define" href="src_2base_2logging_8h.html#ae17f8119c108cf3070bad3449c7e0006">DCHECK</a>(((rd.<a class="code hl_function" href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">code</a>() &amp; 0b11000) == 0b01000) &amp;&amp;</div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span>         ((rs2.<a class="code hl_function" href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">code</a>() &amp; 0b11000) == 0b01000));</div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span>  <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#ad60665c72d3f4fd44903c96cdeb46c49">GenInstrCA</a>(0b100011, <a class="code hl_enumvalue" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97a9f1a65a12203ec503e1d187e38228896">C1</a>, rd, 0b11, rs2);</div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span>}</div>
</div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span> </div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span><span class="preprocessor">#ifdef V8_TARGET_ARCH_RISCV64</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="keywordtype">void</span> AssemblerRISCVC::c_subw(<a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rs2) {</div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span>  <a class="code hl_define" href="src_2base_2logging_8h.html#ae17f8119c108cf3070bad3449c7e0006">DCHECK</a>(((rd.<a class="code hl_function" href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">code</a>() &amp; 0b11000) == 0b01000) &amp;&amp;</div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span>         ((rs2.<a class="code hl_function" href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">code</a>() &amp; 0b11000) == 0b01000));</div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span>  <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#ad60665c72d3f4fd44903c96cdeb46c49">GenInstrCA</a>(0b100111, <a class="code hl_enumvalue" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97a9f1a65a12203ec503e1d187e38228896">C1</a>, rd, 0b00, rs2);</div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span>}</div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span> </div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span><span class="keywordtype">void</span> AssemblerRISCVC::c_addw(Register rd, Register rs2) {</div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span>  <a class="code hl_define" href="src_2base_2logging_8h.html#ae17f8119c108cf3070bad3449c7e0006">DCHECK</a>(((rd.code() &amp; 0b11000) == 0b01000) &amp;&amp;</div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span>         ((rs2.code() &amp; 0b11000) == 0b01000));</div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span>  <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#ad60665c72d3f4fd44903c96cdeb46c49">GenInstrCA</a>(0b100111, <a class="code hl_enumvalue" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97a9f1a65a12203ec503e1d187e38228896">C1</a>, rd, 0b01, rs2);</div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span>}</div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span> </div>
<div class="foldopen" id="foldopen00136" data-start="{" data-end="}">
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVC.html#a92764a0cc2af90123f3c4f5166651a56">  136</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRISCVC.html#a92764a0cc2af90123f3c4f5166651a56">AssemblerRISCVC::c_swsp</a>(<a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rs2, uint16_t uimm8) {</div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span>  <a class="code hl_define" href="src_2base_2logging_8h.html#ae17f8119c108cf3070bad3449c7e0006">DCHECK</a>(is_uint8(uimm8) &amp;&amp; (uimm8 &amp; 0x3) == 0);</div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span>  uint8_t uimm6 = (uimm8 &amp; 0x3c) | ((uimm8 &amp; 0xc0) &gt;&gt; 6);</div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span>  <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#aef0643289d719fa98306a9945f1ac83f">GenInstrCSS</a>(0b110, <a class="code hl_enumvalue" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97a4b7fcc19a098da978228c0bd2b60ce02">C2</a>, rs2, uimm6);</div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span>}</div>
</div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span> </div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span><span class="preprocessor">#ifdef V8_TARGET_ARCH_RISCV64</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="keywordtype">void</span> AssemblerRISCVC::c_sdsp(<a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rs2, uint16_t uimm9) {</div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span>  <a class="code hl_define" href="src_2base_2logging_8h.html#ae17f8119c108cf3070bad3449c7e0006">DCHECK</a>(is_uint9(uimm9) &amp;&amp; (uimm9 &amp; 0x7) == 0);</div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span>  uint8_t uimm6 = (uimm9 &amp; 0x38) | ((uimm9 &amp; 0x1c0) &gt;&gt; 6);</div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span>  <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#aef0643289d719fa98306a9945f1ac83f">GenInstrCSS</a>(0b111, <a class="code hl_enumvalue" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97a4b7fcc19a098da978228c0bd2b60ce02">C2</a>, rs2, uimm6);</div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span>}</div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span> </div>
<div class="foldopen" id="foldopen00150" data-start="{" data-end="}">
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVC.html#a0a0b47fa8e9862ae895a34818586c524">  150</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRISCVC.html#a0a0b47fa8e9862ae895a34818586c524">AssemblerRISCVC::c_fsdsp</a>(<a class="code hl_class" href="classv8_1_1internal_1_1FPURegister.html">FPURegister</a> rs2, uint16_t uimm9) {</div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span>  <a class="code hl_define" href="src_2base_2logging_8h.html#ae17f8119c108cf3070bad3449c7e0006">DCHECK</a>(is_uint9(uimm9) &amp;&amp; (uimm9 &amp; 0x7) == 0);</div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span>  uint8_t uimm6 = (uimm9 &amp; 0x38) | ((uimm9 &amp; 0x1c0) &gt;&gt; 6);</div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span>  <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#aef0643289d719fa98306a9945f1ac83f">GenInstrCSS</a>(0b101, <a class="code hl_enumvalue" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97a4b7fcc19a098da978228c0bd2b60ce02">C2</a>, rs2, uimm6);</div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span>}</div>
</div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span> </div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span><span class="comment">// CL Instructions</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span> </div>
<div class="foldopen" id="foldopen00158" data-start="{" data-end="}">
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVC.html#a6f418563857d8d1b8e28b019a232b778">  158</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRISCVC.html#a6f418563857d8d1b8e28b019a232b778">AssemblerRISCVC::c_lw</a>(<a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, uint16_t uimm7) {</div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span>  <a class="code hl_define" href="src_2base_2logging_8h.html#ae17f8119c108cf3070bad3449c7e0006">DCHECK</a>(((rd.<a class="code hl_function" href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">code</a>() &amp; 0b11000) == 0b01000) &amp;&amp;</div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span>         ((rs1.<a class="code hl_function" href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">code</a>() &amp; 0b11000) == 0b01000) &amp;&amp; is_uint7(uimm7) &amp;&amp;</div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span>         ((uimm7 &amp; 0x3) == 0));</div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span>  uint8_t uimm5 =</div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span>      ((uimm7 &amp; 0x4) &gt;&gt; 1) | ((uimm7 &amp; 0x40) &gt;&gt; 6) | ((uimm7 &amp; 0x38) &gt;&gt; 1);</div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span>  <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a9c47b06cb14d448c65ce612ab4a64590">GenInstrCL</a>(0b010, <a class="code hl_enumvalue" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97a9484c1334fae5c3012844392842303f2">C0</a>, rd, rs1, uimm5);</div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span>}</div>
</div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span> </div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span><span class="preprocessor">#ifdef V8_TARGET_ARCH_RISCV64</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span><span class="keywordtype">void</span> AssemblerRISCVC::c_ld(<a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, uint16_t uimm8) {</div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span>  <a class="code hl_define" href="src_2base_2logging_8h.html#ae17f8119c108cf3070bad3449c7e0006">DCHECK</a>(((rd.<a class="code hl_function" href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">code</a>() &amp; 0b11000) == 0b01000) &amp;&amp;</div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span>         ((rs1.<a class="code hl_function" href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">code</a>() &amp; 0b11000) == 0b01000) &amp;&amp; is_uint8(uimm8) &amp;&amp;</div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span>         ((uimm8 &amp; 0x7) == 0));</div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span>  uint8_t uimm5 = ((uimm8 &amp; 0x38) &gt;&gt; 1) | ((uimm8 &amp; 0xc0) &gt;&gt; 6);</div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span>  <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a9c47b06cb14d448c65ce612ab4a64590">GenInstrCL</a>(0b011, <a class="code hl_enumvalue" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97a9484c1334fae5c3012844392842303f2">C0</a>, rd, rs1, uimm5);</div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span>}</div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span> </div>
<div class="foldopen" id="foldopen00177" data-start="{" data-end="}">
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVC.html#a45963c3af5cc1d00f8d3107c248c70bf">  177</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRISCVC.html#a45963c3af5cc1d00f8d3107c248c70bf">AssemblerRISCVC::c_fld</a>(<a class="code hl_class" href="classv8_1_1internal_1_1FPURegister.html">FPURegister</a> rd, <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, uint16_t uimm8) {</div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span>  <a class="code hl_define" href="src_2base_2logging_8h.html#ae17f8119c108cf3070bad3449c7e0006">DCHECK</a>(((rd.<a class="code hl_function" href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">code</a>() &amp; 0b11000) == 0b01000) &amp;&amp;</div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span>         ((rs1.<a class="code hl_function" href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">code</a>() &amp; 0b11000) == 0b01000) &amp;&amp; is_uint8(uimm8) &amp;&amp;</div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span>         ((uimm8 &amp; 0x7) == 0));</div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span>  uint8_t uimm5 = ((uimm8 &amp; 0x38) &gt;&gt; 1) | ((uimm8 &amp; 0xc0) &gt;&gt; 6);</div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span>  <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a9c47b06cb14d448c65ce612ab4a64590">GenInstrCL</a>(0b001, <a class="code hl_enumvalue" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97a9484c1334fae5c3012844392842303f2">C0</a>, rd, rs1, uimm5);</div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span>}</div>
</div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span> </div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span><span class="comment">// CS Instructions</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span> </div>
<div class="foldopen" id="foldopen00187" data-start="{" data-end="}">
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVC.html#aec4a41c3c1a75288d5c6b2129258dc26">  187</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRISCVC.html#aec4a41c3c1a75288d5c6b2129258dc26">AssemblerRISCVC::c_sw</a>(<a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rs2, <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, uint16_t uimm7) {</div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span>  <a class="code hl_define" href="src_2base_2logging_8h.html#ae17f8119c108cf3070bad3449c7e0006">DCHECK</a>(((rs2.<a class="code hl_function" href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">code</a>() &amp; 0b11000) == 0b01000) &amp;&amp;</div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span>         ((rs1.<a class="code hl_function" href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">code</a>() &amp; 0b11000) == 0b01000) &amp;&amp; is_uint7(uimm7) &amp;&amp;</div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span>         ((uimm7 &amp; 0x3) == 0));</div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span>  uint8_t uimm5 =</div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span>      ((uimm7 &amp; 0x4) &gt;&gt; 1) | ((uimm7 &amp; 0x40) &gt;&gt; 6) | ((uimm7 &amp; 0x38) &gt;&gt; 1);</div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span>  <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#ad8d15d9a290e13f162ae61315b595c0f">GenInstrCS</a>(0b110, <a class="code hl_enumvalue" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97a9484c1334fae5c3012844392842303f2">C0</a>, rs2, rs1, uimm5);</div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span>}</div>
</div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span> </div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span><span class="preprocessor">#ifdef V8_TARGET_ARCH_RISCV64</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span><span class="keywordtype">void</span> AssemblerRISCVC::c_sd(<a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rs2, <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, uint16_t uimm8) {</div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span>  <a class="code hl_define" href="src_2base_2logging_8h.html#ae17f8119c108cf3070bad3449c7e0006">DCHECK</a>(((rs2.<a class="code hl_function" href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">code</a>() &amp; 0b11000) == 0b01000) &amp;&amp;</div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span>         ((rs1.<a class="code hl_function" href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">code</a>() &amp; 0b11000) == 0b01000) &amp;&amp; is_uint8(uimm8) &amp;&amp;</div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span>         ((uimm8 &amp; 0x7) == 0));</div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span>  uint8_t uimm5 = ((uimm8 &amp; 0x38) &gt;&gt; 1) | ((uimm8 &amp; 0xc0) &gt;&gt; 6);</div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span>  <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#ad8d15d9a290e13f162ae61315b595c0f">GenInstrCS</a>(0b111, <a class="code hl_enumvalue" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97a9484c1334fae5c3012844392842303f2">C0</a>, rs2, rs1, uimm5);</div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span>}</div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span> </div>
<div class="foldopen" id="foldopen00206" data-start="{" data-end="}">
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVC.html#a6c174d7042c4bbf007f5ec1161021d33">  206</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRISCVC.html#a6c174d7042c4bbf007f5ec1161021d33">AssemblerRISCVC::c_fsd</a>(<a class="code hl_class" href="classv8_1_1internal_1_1FPURegister.html">FPURegister</a> rs2, <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, uint16_t uimm8) {</div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span>  <a class="code hl_define" href="src_2base_2logging_8h.html#ae17f8119c108cf3070bad3449c7e0006">DCHECK</a>(((rs2.<a class="code hl_function" href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">code</a>() &amp; 0b11000) == 0b01000) &amp;&amp;</div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span>         ((rs1.<a class="code hl_function" href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">code</a>() &amp; 0b11000) == 0b01000) &amp;&amp; is_uint8(uimm8) &amp;&amp;</div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span>         ((uimm8 &amp; 0x7) == 0));</div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span>  uint8_t uimm5 = ((uimm8 &amp; 0x38) &gt;&gt; 1) | ((uimm8 &amp; 0xc0) &gt;&gt; 6);</div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span>  <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#ad8d15d9a290e13f162ae61315b595c0f">GenInstrCS</a>(0b101, <a class="code hl_enumvalue" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97a9484c1334fae5c3012844392842303f2">C0</a>, rs2, rs1, uimm5);</div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span>}</div>
</div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span> </div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span><span class="comment">// CJ Instructions</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span> </div>
<div class="foldopen" id="foldopen00216" data-start="{" data-end="}">
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVC.html#a65b3e390a1289373e6fd815d98d5d4fb">  216</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRISCVC.html#a65b3e390a1289373e6fd815d98d5d4fb">AssemblerRISCVC::c_j</a>(int16_t imm12) {</div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span>  <a class="code hl_define" href="src_2base_2logging_8h.html#ae17f8119c108cf3070bad3449c7e0006">DCHECK</a>(is_int12(imm12));</div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span>  int16_t uimm11 = ((imm12 &amp; 0x800) &gt;&gt; 1) | ((imm12 &amp; 0x400) &gt;&gt; 4) |</div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span>                   ((imm12 &amp; 0x300) &gt;&gt; 1) | ((imm12 &amp; 0x80) &gt;&gt; 3) |</div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span>                   ((imm12 &amp; 0x40) &gt;&gt; 1) | ((imm12 &amp; 0x20) &gt;&gt; 5) |</div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span>                   ((imm12 &amp; 0x10) &lt;&lt; 5) | (imm12 &amp; 0xe);</div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span>  <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a8e93a09f6d213f050c44885cd5e05a3e">GenInstrCJ</a>(0b101, <a class="code hl_enumvalue" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97a9f1a65a12203ec503e1d187e38228896">C1</a>, uimm11);</div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span>  <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#ac1dff23356d0b8954014f36788029275">BlockTrampolinePoolFor</a>(1);</div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span>}</div>
</div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span> </div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span><span class="comment">// CB Instructions</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span> </div>
<div class="foldopen" id="foldopen00228" data-start="{" data-end="}">
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVC.html#aa384a4efeeb4e79d6dc7d7036594385e">  228</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRISCVC.html#aa384a4efeeb4e79d6dc7d7036594385e">AssemblerRISCVC::c_bnez</a>(<a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, int16_t imm9) {</div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span>  <a class="code hl_define" href="src_2base_2logging_8h.html#ae17f8119c108cf3070bad3449c7e0006">DCHECK</a>(((rs1.<a class="code hl_function" href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">code</a>() &amp; 0b11000) == 0b01000) &amp;&amp; is_int9(imm9));</div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span>  uint8_t uimm8 = ((imm9 &amp; 0x20) &gt;&gt; 5) | ((imm9 &amp; 0x6)) | ((imm9 &amp; 0xc0) &gt;&gt; 3) |</div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span>                  ((imm9 &amp; 0x18) &lt;&lt; 2) | ((imm9 &amp; 0x100) &gt;&gt; 1);</div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span>  <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a77df2359423b7b7186f4510b3560816e">GenInstrCB</a>(0b111, <a class="code hl_enumvalue" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97a9f1a65a12203ec503e1d187e38228896">C1</a>, rs1, uimm8);</div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span>}</div>
</div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span> </div>
<div class="foldopen" id="foldopen00235" data-start="{" data-end="}">
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVC.html#ab5f43a62109ecec2f9eeee03a3398d07">  235</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRISCVC.html#ab5f43a62109ecec2f9eeee03a3398d07">AssemblerRISCVC::c_beqz</a>(<a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, int16_t imm9) {</div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span>  <a class="code hl_define" href="src_2base_2logging_8h.html#ae17f8119c108cf3070bad3449c7e0006">DCHECK</a>(((rs1.<a class="code hl_function" href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">code</a>() &amp; 0b11000) == 0b01000) &amp;&amp; is_int9(imm9));</div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span>  uint8_t uimm8 = ((imm9 &amp; 0x20) &gt;&gt; 5) | ((imm9 &amp; 0x6)) | ((imm9 &amp; 0xc0) &gt;&gt; 3) |</div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span>                  ((imm9 &amp; 0x18) &lt;&lt; 2) | ((imm9 &amp; 0x100) &gt;&gt; 1);</div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span>  <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a77df2359423b7b7186f4510b3560816e">GenInstrCB</a>(0b110, <a class="code hl_enumvalue" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97a9f1a65a12203ec503e1d187e38228896">C1</a>, rs1, uimm8);</div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span>}</div>
</div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span> </div>
<div class="foldopen" id="foldopen00242" data-start="{" data-end="}">
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVC.html#a1726e9796c7134a970407a9c670a5b32">  242</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRISCVC.html#a1726e9796c7134a970407a9c670a5b32">AssemblerRISCVC::c_srli</a>(<a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, int8_t shamt6) {</div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span>  <a class="code hl_define" href="src_2base_2logging_8h.html#ae17f8119c108cf3070bad3449c7e0006">DCHECK</a>(((rs1.<a class="code hl_function" href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">code</a>() &amp; 0b11000) == 0b01000) &amp;&amp; is_int6(shamt6));</div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span>  <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#ab358318c561bf54f73abfb75966d30f8">GenInstrCBA</a>(0b100, 0b00, <a class="code hl_enumvalue" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97a9f1a65a12203ec503e1d187e38228896">C1</a>, rs1, shamt6);</div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span>}</div>
</div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span> </div>
<div class="foldopen" id="foldopen00247" data-start="{" data-end="}">
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVC.html#ac87e7b96de6e6eafff0d7e833e8e8b94">  247</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRISCVC.html#ac87e7b96de6e6eafff0d7e833e8e8b94">AssemblerRISCVC::c_srai</a>(<a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, int8_t shamt6) {</div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span>  <a class="code hl_define" href="src_2base_2logging_8h.html#ae17f8119c108cf3070bad3449c7e0006">DCHECK</a>(((rs1.<a class="code hl_function" href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">code</a>() &amp; 0b11000) == 0b01000) &amp;&amp; is_int6(shamt6));</div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span>  <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#ab358318c561bf54f73abfb75966d30f8">GenInstrCBA</a>(0b100, 0b01, <a class="code hl_enumvalue" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97a9f1a65a12203ec503e1d187e38228896">C1</a>, rs1, shamt6);</div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span>}</div>
</div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span> </div>
<div class="foldopen" id="foldopen00252" data-start="{" data-end="}">
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVC.html#aa069c2b144c482a02216bd01acad80f7">  252</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRISCVC.html#aa069c2b144c482a02216bd01acad80f7">AssemblerRISCVC::c_andi</a>(<a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, int8_t imm6) {</div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span>  <a class="code hl_define" href="src_2base_2logging_8h.html#ae17f8119c108cf3070bad3449c7e0006">DCHECK</a>(((rs1.<a class="code hl_function" href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">code</a>() &amp; 0b11000) == 0b01000) &amp;&amp; is_int6(imm6));</div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span>  <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#ab358318c561bf54f73abfb75966d30f8">GenInstrCBA</a>(0b100, 0b10, <a class="code hl_enumvalue" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97a9f1a65a12203ec503e1d187e38228896">C1</a>, rs1, imm6);</div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span>}</div>
</div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span> </div>
<div class="foldopen" id="foldopen00257" data-start="{" data-end="}">
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVC.html#ab708c9f0f32d49280f832c7056eca2c6">  257</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRISCVC.html#ab708c9f0f32d49280f832c7056eca2c6">AssemblerRISCVC::IsCJal</a>(<a class="code hl_typedef" href="namespacev8_1_1internal.html#a237e00a229c8576f2a3eca5266189a8e">Instr</a> <a class="code hl_variable" href="jump-threading_8cc.html#a0a0af5b095a4cca0e42ca82256441999">instr</a>) {</div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span>  <span class="keywordflow">return</span> (<a class="code hl_variable" href="jump-threading_8cc.html#a0a0af5b095a4cca0e42ca82256441999">instr</a> &amp; <a class="code hl_variable" href="namespacev8_1_1internal.html#a9b15b120ad58d4261d35209c8c7c6b4b">kRvcOpcodeMask</a>) == <a class="code hl_variable" href="namespacev8_1_1internal.html#abcce07525088001f7d73f3e73e800f19">RO_C_J</a>;</div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span>}</div>
</div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span> </div>
<div class="foldopen" id="foldopen00261" data-start="{" data-end="}">
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVC.html#a20f43d31be781215f8363efd4582da70">  261</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRISCVC.html#a20f43d31be781215f8363efd4582da70">AssemblerRISCVC::IsCBranch</a>(<a class="code hl_typedef" href="namespacev8_1_1internal.html#a237e00a229c8576f2a3eca5266189a8e">Instr</a> <a class="code hl_variable" href="jump-threading_8cc.html#a0a0af5b095a4cca0e42ca82256441999">instr</a>) {</div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span>  <span class="keywordtype">int</span> Op = <a class="code hl_variable" href="jump-threading_8cc.html#a0a0af5b095a4cca0e42ca82256441999">instr</a> &amp; <a class="code hl_variable" href="namespacev8_1_1internal.html#a9b15b120ad58d4261d35209c8c7c6b4b">kRvcOpcodeMask</a>;</div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span>  <span class="keywordflow">return</span> Op == <a class="code hl_variable" href="namespacev8_1_1internal.html#a9c2489845ccb45fee532892c38590b81">RO_C_BNEZ</a> || Op == <a class="code hl_variable" href="namespacev8_1_1internal.html#a8a5ec1b8097f33fe29e6f780baf7cce4">RO_C_BEQZ</a>;</div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span>}</div>
</div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span> </div>
<div class="foldopen" id="foldopen00266" data-start="{" data-end="}">
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVC.html#aa3dcd3ba86c4b69aa4c8761683b8478b">  266</a></span><span class="keywordtype">int</span> <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRISCVC.html#aa3dcd3ba86c4b69aa4c8761683b8478b">AssemblerRISCVC::CJumpOffset</a>(<a class="code hl_typedef" href="namespacev8_1_1internal.html#a237e00a229c8576f2a3eca5266189a8e">Instr</a> <a class="code hl_variable" href="jump-threading_8cc.html#a0a0af5b095a4cca0e42ca82256441999">instr</a>) {</div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span>  int32_t imm12 = ((<a class="code hl_variable" href="jump-threading_8cc.html#a0a0af5b095a4cca0e42ca82256441999">instr</a> &amp; 0x4) &lt;&lt; 3) | ((<a class="code hl_variable" href="jump-threading_8cc.html#a0a0af5b095a4cca0e42ca82256441999">instr</a> &amp; 0x38) &gt;&gt; 2) |</div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span>                  ((<a class="code hl_variable" href="jump-threading_8cc.html#a0a0af5b095a4cca0e42ca82256441999">instr</a> &amp; 0x40) &lt;&lt; 1) | ((<a class="code hl_variable" href="jump-threading_8cc.html#a0a0af5b095a4cca0e42ca82256441999">instr</a> &amp; 0x80) &gt;&gt; 1) |</div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span>                  ((<a class="code hl_variable" href="jump-threading_8cc.html#a0a0af5b095a4cca0e42ca82256441999">instr</a> &amp; 0x100) &lt;&lt; 2) | ((<a class="code hl_variable" href="jump-threading_8cc.html#a0a0af5b095a4cca0e42ca82256441999">instr</a> &amp; 0x600) &gt;&gt; 1) |</div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span>                  ((<a class="code hl_variable" href="jump-threading_8cc.html#a0a0af5b095a4cca0e42ca82256441999">instr</a> &amp; 0x800) &gt;&gt; 7) | ((<a class="code hl_variable" href="jump-threading_8cc.html#a0a0af5b095a4cca0e42ca82256441999">instr</a> &amp; 0x1000) &gt;&gt; 1);</div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span>  imm12 = imm12 &lt;&lt; 20 &gt;&gt; 20;</div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span>  <span class="keywordflow">return</span> imm12;</div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span>}</div>
</div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span> </div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span>}  <span class="comment">// namespace internal</span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span>}  <span class="comment">// namespace v8</span></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVC_html_a0a0b47fa8e9862ae895a34818586c524"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVC.html#a0a0b47fa8e9862ae895a34818586c524">v8::internal::AssemblerRISCVC::c_fsdsp</a></div><div class="ttdeci">void c_fsdsp(FPURegister rs2, uint16_t uimm9)</div><div class="ttdef"><b>Definition</b> <a href="#l00150">extension-riscv-c.cc:150</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVC_html_a0e01b7da444646537fc8d2daa31659e6"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVC.html#a0e01b7da444646537fc8d2daa31659e6">v8::internal::AssemblerRISCVC::c_li</a></div><div class="ttdeci">void c_li(Register rd, int8_t imm6)</div><div class="ttdef"><b>Definition</b> <a href="#l00038">extension-riscv-c.cc:38</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVC_html_a1726e9796c7134a970407a9c670a5b32"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVC.html#a1726e9796c7134a970407a9c670a5b32">v8::internal::AssemblerRISCVC::c_srli</a></div><div class="ttdeci">void c_srli(Register rs1, int8_t shamt6)</div><div class="ttdef"><b>Definition</b> <a href="#l00242">extension-riscv-c.cc:242</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVC_html_a20f43d31be781215f8363efd4582da70"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVC.html#a20f43d31be781215f8363efd4582da70">v8::internal::AssemblerRISCVC::IsCBranch</a></div><div class="ttdeci">static bool IsCBranch(Instr instr)</div><div class="ttdef"><b>Definition</b> <a href="#l00261">extension-riscv-c.cc:261</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVC_html_a2a94cae890c35a48aedd796bea611057"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVC.html#a2a94cae890c35a48aedd796bea611057">v8::internal::AssemblerRISCVC::c_addi4spn</a></div><div class="ttdeci">void c_addi4spn(Register rd, int16_t uimm10)</div><div class="ttdef"><b>Definition</b> <a href="#l00031">extension-riscv-c.cc:31</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVC_html_a2b0e10db43fc70ff6e28821353b37fcb"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVC.html#a2b0e10db43fc70ff6e28821353b37fcb">v8::internal::AssemblerRISCVC::c_add</a></div><div class="ttdeci">void c_add(Register rd, Register rs2)</div><div class="ttdef"><b>Definition</b> <a href="#l00092">extension-riscv-c.cc:92</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVC_html_a411e026bfb82d4abe12237c223639aab"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVC.html#a411e026bfb82d4abe12237c223639aab">v8::internal::AssemblerRISCVC::c_sub</a></div><div class="ttdeci">void c_sub(Register rd, Register rs2)</div><div class="ttdef"><b>Definition</b> <a href="#l00098">extension-riscv-c.cc:98</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVC_html_a4189200b5998e5fed4b7e5e5d8afd717"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVC.html#a4189200b5998e5fed4b7e5e5d8afd717">v8::internal::AssemblerRISCVC::c_xor</a></div><div class="ttdeci">void c_xor(Register rd, Register rs2)</div><div class="ttdef"><b>Definition</b> <a href="#l00104">extension-riscv-c.cc:104</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVC_html_a447a213c991b9481676c0b4a9099841b"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVC.html#a447a213c991b9481676c0b4a9099841b">v8::internal::AssemblerRISCVC::c_mv</a></div><div class="ttdeci">void c_mv(Register rd, Register rs2)</div><div class="ttdef"><b>Definition</b> <a href="#l00079">extension-riscv-c.cc:79</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVC_html_a45963c3af5cc1d00f8d3107c248c70bf"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVC.html#a45963c3af5cc1d00f8d3107c248c70bf">v8::internal::AssemblerRISCVC::c_fld</a></div><div class="ttdeci">void c_fld(FPURegister rd, Register rs1, uint16_t uimm8)</div><div class="ttdef"><b>Definition</b> <a href="#l00177">extension-riscv-c.cc:177</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVC_html_a61f92a8d7d65111b75992b26900b6bf8"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVC.html#a61f92a8d7d65111b75992b26900b6bf8">v8::internal::AssemblerRISCVC::c_or</a></div><div class="ttdeci">void c_or(Register rd, Register rs2)</div><div class="ttdef"><b>Definition</b> <a href="#l00110">extension-riscv-c.cc:110</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVC_html_a65b3e390a1289373e6fd815d98d5d4fb"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVC.html#a65b3e390a1289373e6fd815d98d5d4fb">v8::internal::AssemblerRISCVC::c_j</a></div><div class="ttdeci">void c_j(int16_t imm12)</div><div class="ttdef"><b>Definition</b> <a href="#l00216">extension-riscv-c.cc:216</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVC_html_a6c174d7042c4bbf007f5ec1161021d33"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVC.html#a6c174d7042c4bbf007f5ec1161021d33">v8::internal::AssemblerRISCVC::c_fsd</a></div><div class="ttdeci">void c_fsd(FPURegister rs2, Register rs1, uint16_t uimm8)</div><div class="ttdef"><b>Definition</b> <a href="#l00206">extension-riscv-c.cc:206</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVC_html_a6f418563857d8d1b8e28b019a232b778"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVC.html#a6f418563857d8d1b8e28b019a232b778">v8::internal::AssemblerRISCVC::c_lw</a></div><div class="ttdeci">void c_lw(Register rd, Register rs1, uint16_t uimm7)</div><div class="ttdef"><b>Definition</b> <a href="#l00158">extension-riscv-c.cc:158</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVC_html_a844fddf5966e4b5c337fe80b05074962"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVC.html#a844fddf5966e4b5c337fe80b05074962">v8::internal::AssemblerRISCVC::c_jalr</a></div><div class="ttdeci">void c_jalr(Register rs1)</div><div class="ttdef"><b>Definition</b> <a href="#l00086">extension-riscv-c.cc:86</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVC_html_a917210c7f81579063e9edcbc3b267504"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVC.html#a917210c7f81579063e9edcbc3b267504">v8::internal::AssemblerRISCVC::c_and</a></div><div class="ttdeci">void c_and(Register rd, Register rs2)</div><div class="ttdef"><b>Definition</b> <a href="#l00116">extension-riscv-c.cc:116</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVC_html_a92764a0cc2af90123f3c4f5166651a56"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVC.html#a92764a0cc2af90123f3c4f5166651a56">v8::internal::AssemblerRISCVC::c_swsp</a></div><div class="ttdeci">void c_swsp(Register rs2, uint16_t uimm8)</div><div class="ttdef"><b>Definition</b> <a href="#l00136">extension-riscv-c.cc:136</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVC_html_a92ca67246249e0d0949c63d729606869"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVC.html#a92ca67246249e0d0949c63d729606869">v8::internal::AssemblerRISCVC::c_slli</a></div><div class="ttdeci">void c_slli(Register rd, uint8_t shamt6)</div><div class="ttdef"><b>Definition</b> <a href="#l00048">extension-riscv-c.cc:48</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVC_html_aa069c2b144c482a02216bd01acad80f7"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVC.html#aa069c2b144c482a02216bd01acad80f7">v8::internal::AssemblerRISCVC::c_andi</a></div><div class="ttdeci">void c_andi(Register rs1, int8_t imm6)</div><div class="ttdef"><b>Definition</b> <a href="#l00252">extension-riscv-c.cc:252</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVC_html_aa12cef0fa37432838be7649776081b3a"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVC.html#aa12cef0fa37432838be7649776081b3a">v8::internal::AssemblerRISCVC::c_ebreak</a></div><div class="ttdeci">void c_ebreak()</div><div class="ttdef"><b>Definition</b> <a href="#l00084">extension-riscv-c.cc:84</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVC_html_aa384a4efeeb4e79d6dc7d7036594385e"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVC.html#aa384a4efeeb4e79d6dc7d7036594385e">v8::internal::AssemblerRISCVC::c_bnez</a></div><div class="ttdeci">void c_bnez(Register rs1, int16_t imm9)</div><div class="ttdef"><b>Definition</b> <a href="#l00228">extension-riscv-c.cc:228</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVC_html_aa3dcd3ba86c4b69aa4c8761683b8478b"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVC.html#aa3dcd3ba86c4b69aa4c8761683b8478b">v8::internal::AssemblerRISCVC::CJumpOffset</a></div><div class="ttdeci">int CJumpOffset(Instr instr)</div><div class="ttdef"><b>Definition</b> <a href="#l00266">extension-riscv-c.cc:266</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVC_html_ab3107158f4286850273b08cc46fb7cc3"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVC.html#ab3107158f4286850273b08cc46fb7cc3">v8::internal::AssemblerRISCVC::c_lwsp</a></div><div class="ttdeci">void c_lwsp(Register rd, uint16_t uimm8)</div><div class="ttdef"><b>Definition</b> <a href="#l00067">extension-riscv-c.cc:67</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVC_html_ab3b187eb5a36b3c9d7fb044e562ac326"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVC.html#ab3b187eb5a36b3c9d7fb044e562ac326">v8::internal::AssemblerRISCVC::c_jr</a></div><div class="ttdeci">void c_jr(Register rs1)</div><div class="ttdef"><b>Definition</b> <a href="#l00073">extension-riscv-c.cc:73</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVC_html_ab5f43a62109ecec2f9eeee03a3398d07"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVC.html#ab5f43a62109ecec2f9eeee03a3398d07">v8::internal::AssemblerRISCVC::c_beqz</a></div><div class="ttdeci">void c_beqz(Register rs1, int16_t imm9)</div><div class="ttdef"><b>Definition</b> <a href="#l00235">extension-riscv-c.cc:235</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVC_html_ab708c9f0f32d49280f832c7056eca2c6"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVC.html#ab708c9f0f32d49280f832c7056eca2c6">v8::internal::AssemblerRISCVC::IsCJal</a></div><div class="ttdeci">static bool IsCJal(Instr instr)</div><div class="ttdef"><b>Definition</b> <a href="#l00257">extension-riscv-c.cc:257</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVC_html_ab8c188a9c4c88d156ebd723edc0ed92f"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVC.html#ab8c188a9c4c88d156ebd723edc0ed92f">v8::internal::AssemblerRISCVC::c_nop</a></div><div class="ttdeci">void c_nop()</div><div class="ttdef"><b>Definition</b> <a href="#l00009">extension-riscv-c.cc:9</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVC_html_ac87e7b96de6e6eafff0d7e833e8e8b94"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVC.html#ac87e7b96de6e6eafff0d7e833e8e8b94">v8::internal::AssemblerRISCVC::c_srai</a></div><div class="ttdeci">void c_srai(Register rs1, int8_t shamt6)</div><div class="ttdef"><b>Definition</b> <a href="#l00247">extension-riscv-c.cc:247</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVC_html_ac91ce6355c88b2a922b01bf6ebb12cd5"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVC.html#ac91ce6355c88b2a922b01bf6ebb12cd5">v8::internal::AssemblerRISCVC::c_lui</a></div><div class="ttdeci">void c_lui(Register rd, int8_t imm6)</div><div class="ttdef"><b>Definition</b> <a href="#l00043">extension-riscv-c.cc:43</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVC_html_ad40582994c898c59fd19dd4717fa8f21"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVC.html#ad40582994c898c59fd19dd4717fa8f21">v8::internal::AssemblerRISCVC::c_addi16sp</a></div><div class="ttdeci">void c_addi16sp(int16_t imm10)</div><div class="ttdef"><b>Definition</b> <a href="#l00023">extension-riscv-c.cc:23</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVC_html_ae0044143f8f2796f2a54bd74f98c668f"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVC.html#ae0044143f8f2796f2a54bd74f98c668f">v8::internal::AssemblerRISCVC::c_fldsp</a></div><div class="ttdeci">void c_fldsp(FPURegister rd, uint16_t uimm9)</div><div class="ttdef"><b>Definition</b> <a href="#l00053">extension-riscv-c.cc:53</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVC_html_aec4a41c3c1a75288d5c6b2129258dc26"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVC.html#aec4a41c3c1a75288d5c6b2129258dc26">v8::internal::AssemblerRISCVC::c_sw</a></div><div class="ttdeci">void c_sw(Register rs2, Register rs1, uint16_t uimm7)</div><div class="ttdef"><b>Definition</b> <a href="#l00187">extension-riscv-c.cc:187</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVC_html_af4d2a7b3a9fd1138aaaf1510aa423b07"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVC.html#af4d2a7b3a9fd1138aaaf1510aa423b07">v8::internal::AssemblerRISCVC::c_addi</a></div><div class="ttdeci">void c_addi(Register rd, int8_t imm6)</div><div class="ttdef"><b>Definition</b> <a href="#l00011">extension-riscv-c.cc:11</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRiscvBase_html_a1d3baeb7b2aed30f6e7c475b9dacb201"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a1d3baeb7b2aed30f6e7c475b9dacb201">v8::internal::AssemblerRiscvBase::GenInstrCI</a></div><div class="ttdeci">void GenInstrCI(uint8_t funct3, BaseOpcode opcode, Register rd, int8_t imm6)</div><div class="ttdef"><b>Definition</b> <a href="base-assembler-riscv_8cc_source.html#l00267">base-assembler-riscv.cc:267</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRiscvBase_html_a77c606d067fa7ac0c7b3b76b0fe4895a"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a77c606d067fa7ac0c7b3b76b0fe4895a">v8::internal::AssemblerRiscvBase::GenInstrCR</a></div><div class="ttdeci">void GenInstrCR(uint8_t funct4, BaseOpcode opcode, Register rd, Register rs2)</div><div class="ttdef"><b>Definition</b> <a href="base-assembler-riscv_8cc_source.html#l00249">base-assembler-riscv.cc:249</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRiscvBase_html_a77df2359423b7b7186f4510b3560816e"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a77df2359423b7b7186f4510b3560816e">v8::internal::AssemblerRiscvBase::GenInstrCB</a></div><div class="ttdeci">void GenInstrCB(uint8_t funct3, BaseOpcode opcode, Register rs1, uint8_t uimm8)</div><div class="ttdef"><b>Definition</b> <a href="base-assembler-riscv_8cc_source.html#l00371">base-assembler-riscv.cc:371</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRiscvBase_html_a81049efd581890d0cf800f8ac6732c23"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a81049efd581890d0cf800f8ac6732c23">v8::internal::AssemblerRiscvBase::GenInstrCIU</a></div><div class="ttdeci">void GenInstrCIU(uint8_t funct3, BaseOpcode opcode, Register rd, uint8_t uimm6)</div><div class="ttdef"><b>Definition</b> <a href="base-assembler-riscv_8cc_source.html#l00276">base-assembler-riscv.cc:276</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRiscvBase_html_a8e93a09f6d213f050c44885cd5e05a3e"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a8e93a09f6d213f050c44885cd5e05a3e">v8::internal::AssemblerRiscvBase::GenInstrCJ</a></div><div class="ttdeci">void GenInstrCJ(uint8_t funct3, BaseOpcode opcode, uint16_t uint11)</div><div class="ttdef"><b>Definition</b> <a href="base-assembler-riscv_8cc_source.html#l00341">base-assembler-riscv.cc:341</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRiscvBase_html_a9c47b06cb14d448c65ce612ab4a64590"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a9c47b06cb14d448c65ce612ab4a64590">v8::internal::AssemblerRiscvBase::GenInstrCL</a></div><div class="ttdeci">void GenInstrCL(uint8_t funct3, BaseOpcode opcode, Register rd, Register rs1, uint8_t uimm5)</div><div class="ttdef"><b>Definition</b> <a href="base-assembler-riscv_8cc_source.html#l00319">base-assembler-riscv.cc:319</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRiscvBase_html_ab358318c561bf54f73abfb75966d30f8"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRiscvBase.html#ab358318c561bf54f73abfb75966d30f8">v8::internal::AssemblerRiscvBase::GenInstrCBA</a></div><div class="ttdeci">void GenInstrCBA(uint8_t funct3, uint8_t funct2, BaseOpcode opcode, Register rs1, int8_t imm6)</div><div class="ttdef"><b>Definition</b> <a href="base-assembler-riscv_8cc_source.html#l00380">base-assembler-riscv.cc:380</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRiscvBase_html_ac1dff23356d0b8954014f36788029275"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRiscvBase.html#ac1dff23356d0b8954014f36788029275">v8::internal::AssemblerRiscvBase::BlockTrampolinePoolFor</a></div><div class="ttdeci">virtual void BlockTrampolinePoolFor(int instructions)=0</div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRiscvBase_html_ad60665c72d3f4fd44903c96cdeb46c49"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRiscvBase.html#ad60665c72d3f4fd44903c96cdeb46c49">v8::internal::AssemblerRiscvBase::GenInstrCA</a></div><div class="ttdeci">void GenInstrCA(uint8_t funct6, BaseOpcode opcode, Register rd, uint8_t funct, Register rs2)</div><div class="ttdef"><b>Definition</b> <a href="base-assembler-riscv_8cc_source.html#l00257">base-assembler-riscv.cc:257</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRiscvBase_html_ad8d15d9a290e13f162ae61315b595c0f"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRiscvBase.html#ad8d15d9a290e13f162ae61315b595c0f">v8::internal::AssemblerRiscvBase::GenInstrCS</a></div><div class="ttdeci">void GenInstrCS(uint8_t funct3, BaseOpcode opcode, Register rs2, Register rs1, uint8_t uimm5)</div><div class="ttdef"><b>Definition</b> <a href="base-assembler-riscv_8cc_source.html#l00348">base-assembler-riscv.cc:348</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRiscvBase_html_adb601bbea0954489184c396c47977446"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRiscvBase.html#adb601bbea0954489184c396c47977446">v8::internal::AssemblerRiscvBase::GenInstrCIW</a></div><div class="ttdeci">void GenInstrCIW(uint8_t funct3, BaseOpcode opcode, Register rd, uint8_t uimm8)</div><div class="ttdef"><b>Definition</b> <a href="base-assembler-riscv_8cc_source.html#l00294">base-assembler-riscv.cc:294</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRiscvBase_html_aef0643289d719fa98306a9945f1ac83f"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRiscvBase.html#aef0643289d719fa98306a9945f1ac83f">v8::internal::AssemblerRiscvBase::GenInstrCSS</a></div><div class="ttdeci">void GenInstrCSS(uint8_t funct3, BaseOpcode opcode, FPURegister rs2, uint8_t uimm6)</div><div class="ttdef"><b>Definition</b> <a href="base-assembler-riscv_8cc_source.html#l00311">base-assembler-riscv.cc:311</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1FPURegister_html"><div class="ttname"><a href="classv8_1_1internal_1_1FPURegister.html">v8::internal::FPURegister</a></div><div class="ttdef"><b>Definition</b> <a href="register-riscv_8h_source.html#l00201">register-riscv.h:201</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1RegisterBase_html_ae4f77df87f77114f40f3e8968e1c4a12"><div class="ttname"><a href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">v8::internal::RegisterBase::code</a></div><div class="ttdeci">constexpr int8_t code() const</div><div class="ttdef"><b>Definition</b> <a href="register-base_8h_source.html#l00043">register-base.h:43</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1Register_html"><div class="ttname"><a href="classv8_1_1internal_1_1Register.html">v8::internal::Register</a></div><div class="ttdef"><b>Definition</b> <a href="register-x64_8h_source.html#l00061">register-x64.h:61</a></div></div>
<div class="ttc" id="aextension-riscv-c_8h_html"><div class="ttname"><a href="extension-riscv-c_8h.html">extension-riscv-c.h</a></div></div>
<div class="ttc" id="ajump-threading_8cc_html_a0a0af5b095a4cca0e42ca82256441999"><div class="ttname"><a href="jump-threading_8cc.html#a0a0af5b095a4cca0e42ca82256441999">instr</a></div><div class="ttdeci">Instruction * instr</div><div class="ttdef"><b>Definition</b> <a href="jump-threading_8cc_source.html#l00063">jump-threading.cc:63</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_a237e00a229c8576f2a3eca5266189a8e"><div class="ttname"><a href="namespacev8_1_1internal.html#a237e00a229c8576f2a3eca5266189a8e">v8::internal::Instr</a></div><div class="ttdeci">int32_t Instr</div><div class="ttdef"><b>Definition</b> <a href="constants-arm_8h_source.html#l00138">constants-arm.h:138</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_a5031451934208565c827c86d9eb86c5a"><div class="ttname"><a href="namespacev8_1_1internal.html#a5031451934208565c827c86d9eb86c5a">v8::internal::internal</a></div><div class="ttdeci">internal</div><div class="ttdef"><b>Definition</b> <a href="wasm-objects-inl_8h_source.html#l00457">wasm-objects-inl.h:457</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_a8a5ec1b8097f33fe29e6f780baf7cce4"><div class="ttname"><a href="namespacev8_1_1internal.html#a8a5ec1b8097f33fe29e6f780baf7cce4">v8::internal::RO_C_BEQZ</a></div><div class="ttdeci">constexpr Opcode RO_C_BEQZ</div><div class="ttdef"><b>Definition</b> <a href="constant-riscv-c_8h_source.html#l00028">constant-riscv-c.h:28</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_a9b15b120ad58d4261d35209c8c7c6b4b"><div class="ttname"><a href="namespacev8_1_1internal.html#a9b15b120ad58d4261d35209c8c7c6b4b">v8::internal::kRvcOpcodeMask</a></div><div class="ttdeci">const uint32_t kRvcOpcodeMask</div><div class="ttdef"><b>Definition</b> <a href="base-constants-riscv_8h_source.html#l00315">base-constants-riscv.h:315</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_a9c2489845ccb45fee532892c38590b81"><div class="ttname"><a href="namespacev8_1_1internal.html#a9c2489845ccb45fee532892c38590b81">v8::internal::RO_C_BNEZ</a></div><div class="ttdeci">constexpr Opcode RO_C_BNEZ</div><div class="ttdef"><b>Definition</b> <a href="constant-riscv-c_8h_source.html#l00029">constant-riscv-c.h:29</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_abcce07525088001f7d73f3e73e800f19"><div class="ttname"><a href="namespacev8_1_1internal.html#abcce07525088001f7d73f3e73e800f19">v8::internal::RO_C_J</a></div><div class="ttdeci">constexpr Opcode RO_C_J</div><div class="ttdef"><b>Definition</b> <a href="constant-riscv-c_8h_source.html#l00027">constant-riscv-c.h:27</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_af063e6c12112e99237fb099c005e7e97a4b7fcc19a098da978228c0bd2b60ce02"><div class="ttname"><a href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97a4b7fcc19a098da978228c0bd2b60ce02">v8::internal::C2</a></div><div class="ttdeci">@ C2</div><div class="ttdef"><b>Definition</b> <a href="base-constants-riscv_8h_source.html#l00657">base-constants-riscv.h:657</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_af063e6c12112e99237fb099c005e7e97a9484c1334fae5c3012844392842303f2"><div class="ttname"><a href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97a9484c1334fae5c3012844392842303f2">v8::internal::C0</a></div><div class="ttdeci">@ C0</div><div class="ttdef"><b>Definition</b> <a href="base-constants-riscv_8h_source.html#l00655">base-constants-riscv.h:655</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_af063e6c12112e99237fb099c005e7e97a9f1a65a12203ec503e1d187e38228896"><div class="ttname"><a href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97a9f1a65a12203ec503e1d187e38228896">v8::internal::C1</a></div><div class="ttdeci">@ C1</div><div class="ttdef"><b>Definition</b> <a href="base-constants-riscv_8h_source.html#l00656">base-constants-riscv.h:656</a></div></div>
<div class="ttc" id="anamespacev8_html"><div class="ttname"><a href="namespacev8.html">v8</a></div><div class="ttdef"><b>Definition</b> <a href="api-arguments-inl_8h_source.html#l00017">api-arguments-inl.h:17</a></div></div>
<div class="ttc" id="asrc_2base_2logging_8h_html_ae17f8119c108cf3070bad3449c7e0006"><div class="ttname"><a href="src_2base_2logging_8h.html#ae17f8119c108cf3070bad3449c7e0006">DCHECK</a></div><div class="ttdeci">#define DCHECK(condition)</div><div class="ttdef"><b>Definition</b> <a href="src_2base_2logging_8h_source.html#l00482">logging.h:482</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_7cf1b5e32c0ccac638cac1ebc38d93b6.html">codegen</a></li><li class="navelem"><a class="el" href="dir_be2475e88804a7eda4e16b27c4041512.html">riscv</a></li><li class="navelem"><a class="el" href="extension-riscv-c_8cc.html">extension-riscv-c.cc</a></li>
    <li class="footer">Generated on Thu Apr 3 2025 09:53:08 for v8 by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.12.0 </li>
  </ul>
</div>
</body>
</html>
