<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Codigos_Videos.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TB_ALU_4BITS.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="TB_ALU_4BITS.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="TB_ALU_4BITS.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TB_ALU_4BITS_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TB_ALU_8BITS.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="TB_ALU_8BITS.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="TB_ALU_8BITS.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TB_ALU_8BITS_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TB_MemoriaRAM.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="TB_MemoriaRAM.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="TB_MemoriaRAM.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TB_MemoriaRAM_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TB_MemoriaRAM_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="TB_MemoriaRAM_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TB_MemoriaRAM_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TB_MemoriaROM.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="TB_MemoriaROM.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="TB_MemoriaROM.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TB_MemoriaROM_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1655657074" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1655657074">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1655657224" xil_pn:in_ck="-3287695494356149820" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1655657224">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="../Prueba/ALU_4BITS.vhd"/>
      <outfile xil_pn:name="../Prueba/ALU_8Bits.vhd"/>
      <outfile xil_pn:name="../Prueba/MemoriaRAM.vhd"/>
      <outfile xil_pn:name="../Prueba/MemoriaROM.vhd"/>
      <outfile xil_pn:name="../Prueba/TB_ALU_4BITS.vhd"/>
      <outfile xil_pn:name="../Prueba/TB_ALU_8Bits.vhd"/>
      <outfile xil_pn:name="../Prueba/TB_MemoriaRAM.vhd"/>
      <outfile xil_pn:name="../Prueba/TB_MemoriaROM.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1655657230" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-7640310358212825665" xil_pn:start_ts="1655657230">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1655657230" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="4046479902798056311" xil_pn:start_ts="1655657230">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1655657230" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="2822014376886314116" xil_pn:start_ts="1655657230">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1655657230" xil_pn:in_ck="-3287695494356149820" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1655657230">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="../Prueba/ALU_4BITS.vhd"/>
      <outfile xil_pn:name="../Prueba/ALU_8Bits.vhd"/>
      <outfile xil_pn:name="../Prueba/MemoriaRAM.vhd"/>
      <outfile xil_pn:name="../Prueba/MemoriaROM.vhd"/>
      <outfile xil_pn:name="../Prueba/TB_ALU_4BITS.vhd"/>
      <outfile xil_pn:name="../Prueba/TB_ALU_8Bits.vhd"/>
      <outfile xil_pn:name="../Prueba/TB_MemoriaRAM.vhd"/>
      <outfile xil_pn:name="../Prueba/TB_MemoriaROM.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1655657232" xil_pn:in_ck="-3287695494356149820" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="9098188457040991537" xil_pn:start_ts="1655657230">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TB_MemoriaRAM_beh.prj"/>
      <outfile xil_pn:name="TB_MemoriaRAM_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1655657233" xil_pn:in_ck="-4821140367302993522" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-8304552322571872268" xil_pn:start_ts="1655657232">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TB_MemoriaRAM_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
  </transforms>

</generated_project>
