{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1520989144708 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1520989144724 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 13 18:59:04 2018 " "Processing started: Tue Mar 13 18:59:04 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1520989144724 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520989144724 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Practica2 -c Practica2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Practica2 -c Practica2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520989144724 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1520989145752 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1520989145752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "practica2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file practica2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Practica2 " "Found entity 1: Practica2" {  } { { "Practica2.bdf" "" { Schematic "C:/Users/leser/Desktop/Practica 2 Arquitectura/Practica2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520989164284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520989164284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divider-Behavioral " "Found design unit 1: divider-Behavioral" {  } { { "divider.vhd" "" { Text "C:/Users/leser/Desktop/Practica 2 Arquitectura/divider.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520989165050 ""} { "Info" "ISGN_ENTITY_NAME" "1 divider " "Found entity 1: divider" {  } { { "divider.vhd" "" { Text "C:/Users/leser/Desktop/Practica 2 Arquitectura/divider.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520989165050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520989165050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carta_asm_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file carta_asm_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 carta_asm_2-Behavioral " "Found design unit 1: carta_asm_2-Behavioral" {  } { { "carta_asm_2.vhd" "" { Text "C:/Users/leser/Desktop/Practica 2 Arquitectura/carta_asm_2.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520989165066 ""} { "Info" "ISGN_ENTITY_NAME" "1 carta_asm_2 " "Found entity 1: carta_asm_2" {  } { { "carta_asm_2.vhd" "" { Text "C:/Users/leser/Desktop/Practica 2 Arquitectura/carta_asm_2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520989165066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520989165066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "boton.vhd 2 1 " "Found 2 design units, including 1 entities, in source file boton.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sensa_boton-Behavioral " "Found design unit 1: sensa_boton-Behavioral" {  } { { "Boton.vhd" "" { Text "C:/Users/leser/Desktop/Practica 2 Arquitectura/Boton.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520989165081 ""} { "Info" "ISGN_ENTITY_NAME" "1 sensa_boton " "Found entity 1: sensa_boton" {  } { { "Boton.vhd" "" { Text "C:/Users/leser/Desktop/Practica 2 Arquitectura/Boton.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520989165081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520989165081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/mod_senal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/mod_senal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mod_senal-Behavioral " "Found design unit 1: mod_senal-Behavioral" {  } { { "output_files/mod_senal.vhd" "" { Text "C:/Users/leser/Desktop/Practica 2 Arquitectura/output_files/mod_senal.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520989165081 ""} { "Info" "ISGN_ENTITY_NAME" "1 mod_senal " "Found entity 1: mod_senal" {  } { { "output_files/mod_senal.vhd" "" { Text "C:/Users/leser/Desktop/Practica 2 Arquitectura/output_files/mod_senal.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520989165081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520989165081 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Practica2 " "Elaborating entity \"Practica2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1520989165144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod_senal mod_senal:inst3 " "Elaborating entity \"mod_senal\" for hierarchy \"mod_senal:inst3\"" {  } { { "Practica2.bdf" "inst3" { Schematic "C:/Users/leser/Desktop/Practica 2 Arquitectura/Practica2.bdf" { { 32 760 944 112 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520989165159 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s0 mod_senal.vhd(39) " "VHDL Process Statement warning at mod_senal.vhd(39): signal \"s0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/mod_senal.vhd" "" { Text "C:/Users/leser/Desktop/Practica 2 Arquitectura/output_files/mod_senal.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1520989165159 "|Practica2|mod_senal:inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s0 mod_senal.vhd(15) " "VHDL Process Statement warning at mod_senal.vhd(15): inferring latch(es) for signal or variable \"s0\", which holds its previous value in one or more paths through the process" {  } { { "output_files/mod_senal.vhd" "" { Text "C:/Users/leser/Desktop/Practica 2 Arquitectura/output_files/mod_senal.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1520989165159 "|Practica2|mod_senal:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s0\[0\] mod_senal.vhd(15) " "Inferred latch for \"s0\[0\]\" at mod_senal.vhd(15)" {  } { { "output_files/mod_senal.vhd" "" { Text "C:/Users/leser/Desktop/Practica 2 Arquitectura/output_files/mod_senal.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520989165159 "|Practica2|mod_senal:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s0\[1\] mod_senal.vhd(15) " "Inferred latch for \"s0\[1\]\" at mod_senal.vhd(15)" {  } { { "output_files/mod_senal.vhd" "" { Text "C:/Users/leser/Desktop/Practica 2 Arquitectura/output_files/mod_senal.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520989165159 "|Practica2|mod_senal:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s0\[2\] mod_senal.vhd(15) " "Inferred latch for \"s0\[2\]\" at mod_senal.vhd(15)" {  } { { "output_files/mod_senal.vhd" "" { Text "C:/Users/leser/Desktop/Practica 2 Arquitectura/output_files/mod_senal.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520989165159 "|Practica2|mod_senal:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s0\[3\] mod_senal.vhd(15) " "Inferred latch for \"s0\[3\]\" at mod_senal.vhd(15)" {  } { { "output_files/mod_senal.vhd" "" { Text "C:/Users/leser/Desktop/Practica 2 Arquitectura/output_files/mod_senal.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520989165159 "|Practica2|mod_senal:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carta_asm_2 carta_asm_2:inst " "Elaborating entity \"carta_asm_2\" for hierarchy \"carta_asm_2:inst\"" {  } { { "Practica2.bdf" "inst" { Schematic "C:/Users/leser/Desktop/Practica 2 Arquitectura/Practica2.bdf" { { 112 432 648 256 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520989165175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sensa_boton sensa_boton:inst8 " "Elaborating entity \"sensa_boton\" for hierarchy \"sensa_boton:inst8\"" {  } { { "Practica2.bdf" "inst8" { Schematic "C:/Users/leser/Desktop/Practica 2 Arquitectura/Practica2.bdf" { { 24 216 376 104 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520989165175 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk Boton.vhd(19) " "VHDL Process Statement warning at Boton.vhd(19): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Boton.vhd" "" { Text "C:/Users/leser/Desktop/Practica 2 Arquitectura/Boton.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1520989165175 "|Practica2|sensa_boton:inst8"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mod_senal:inst3\|s0\[3\] " "Latch mod_senal:inst3\|s0\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA carta_asm_2:inst\|giro_der " "Ports D and ENA on the latch are fed by the same signal carta_asm_2:inst\|giro_der" {  } { { "carta_asm_2.vhd" "" { Text "C:/Users/leser/Desktop/Practica 2 Arquitectura/carta_asm_2.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1520989165753 ""}  } { { "output_files/mod_senal.vhd" "" { Text "C:/Users/leser/Desktop/Practica 2 Arquitectura/output_files/mod_senal.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1520989165753 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mod_senal:inst3\|s0\[2\] " "Latch mod_senal:inst3\|s0\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA carta_asm_2:inst\|adelante " "Ports D and ENA on the latch are fed by the same signal carta_asm_2:inst\|adelante" {  } { { "carta_asm_2.vhd" "" { Text "C:/Users/leser/Desktop/Practica 2 Arquitectura/carta_asm_2.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1520989165753 ""}  } { { "output_files/mod_senal.vhd" "" { Text "C:/Users/leser/Desktop/Practica 2 Arquitectura/output_files/mod_senal.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1520989165753 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mod_senal:inst3\|s0\[1\] " "Latch mod_senal:inst3\|s0\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA carta_asm_2:inst\|giro_izq " "Ports D and ENA on the latch are fed by the same signal carta_asm_2:inst\|giro_izq" {  } { { "carta_asm_2.vhd" "" { Text "C:/Users/leser/Desktop/Practica 2 Arquitectura/carta_asm_2.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1520989165753 ""}  } { { "output_files/mod_senal.vhd" "" { Text "C:/Users/leser/Desktop/Practica 2 Arquitectura/output_files/mod_senal.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1520989165753 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mod_senal:inst3\|s0\[0\] " "Latch mod_senal:inst3\|s0\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA carta_asm_2:inst\|adelante " "Ports D and ENA on the latch are fed by the same signal carta_asm_2:inst\|adelante" {  } { { "carta_asm_2.vhd" "" { Text "C:/Users/leser/Desktop/Practica 2 Arquitectura/carta_asm_2.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1520989165753 ""}  } { { "output_files/mod_senal.vhd" "" { Text "C:/Users/leser/Desktop/Practica 2 Arquitectura/output_files/mod_senal.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1520989165753 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1520989165862 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1520989166566 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520989166566 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "44 " "Implemented 44 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1520989166628 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1520989166628 ""} { "Info" "ICUT_CUT_TM_LCELLS" "31 " "Implemented 31 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1520989166628 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1520989166628 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "688 " "Peak virtual memory: 688 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1520989166659 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 13 18:59:26 2018 " "Processing ended: Tue Mar 13 18:59:26 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1520989166659 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1520989166659 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1520989166659 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1520989166659 ""}
