# Reading D:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do key_filter_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/FPGA-Demos/003-key_filter/src {E:/FPGA-Demos/003-key_filter/src/key_filter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:26:07 on Feb 13,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/FPGA-Demos/003-key_filter/src" E:/FPGA-Demos/003-key_filter/src/key_filter.v 
# -- Compiling module key_filter
# 
# Top level modules:
# 	key_filter
# End time: 17:26:07 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+E:/FPGA-Demos/003-key_filter/tb {E:/FPGA-Demos/003-key_filter/tb/key_filter_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:26:07 on Feb 13,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/FPGA-Demos/003-key_filter/tb" E:/FPGA-Demos/003-key_filter/tb/key_filter_tb.v 
# -- Compiling module key_filter_tb
# 
# Top level modules:
# 	key_filter_tb
# End time: 17:26:07 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/FPGA-Demos/003-key_filter/tb {E:/FPGA-Demos/003-key_filter/tb/key_model.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:26:08 on Feb 13,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/FPGA-Demos/003-key_filter/tb" E:/FPGA-Demos/003-key_filter/tb/key_model.v 
# -- Compiling module key_model
# 
# Top level modules:
# 	key_model
# End time: 17:26:08 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  key_filter_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" key_filter_tb 
# Start time: 17:26:09 on Feb 13,2018
# Loading work.key_filter_tb
# Loading work.key_filter
# Loading work.key_model
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : E:/FPGA-Demos/003-key_filter/tb/key_filter_tb.v(42)
#    Time: 80000460 ns  Iteration: 0  Instance: /key_filter_tb
# Break in Module key_filter_tb at E:/FPGA-Demos/003-key_filter/tb/key_filter_tb.v line 42
# End time: 17:28:42 on Feb 13,2018, Elapsed time: 0:02:33
# Errors: 0, Warnings: 0
