{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1668607179323 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668607179346 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 16 13:59:39 2022 " "Processing started: Wed Nov 16 13:59:39 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668607179346 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668607179346 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UnidAritmet -c UnidAritmet " "Command: quartus_map --read_settings_files=on --write_settings_files=off UnidAritmet -c UnidAritmet" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668607179346 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1668607179654 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1668607179654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xors.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xors.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XORs-arq_XORs " "Found design unit 1: XORs-arq_XORs" {  } { { "XORs.vhd" "" { Text "C:/Leonel/isel/lsd/lab4/XORs.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668607186949 ""} { "Info" "ISGN_ENTITY_NAME" "1 XORs " "Found entity 1: XORs" {  } { { "XORs.vhd" "" { Text "C:/Leonel/isel/lsd/lab4/XORs.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668607186949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668607186949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Full_Adder-arq_Full_Adder " "Found design unit 1: Full_Adder-arq_Full_Adder" {  } { { "Full_Adder.vhd" "" { Text "C:/Leonel/isel/lsd/lab4/Full_Adder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668607186949 ""} { "Info" "ISGN_ENTITY_NAME" "1 Full_Adder " "Found entity 1: Full_Adder" {  } { { "Full_Adder.vhd" "" { Text "C:/Leonel/isel/lsd/lab4/Full_Adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668607186949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668607186949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_subtractor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder_subtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adder_Subtractor-arq_Adder_Subtractor " "Found design unit 1: Adder_Subtractor-arq_Adder_Subtractor" {  } { { "Adder_Subtractor.vhd" "" { Text "C:/Leonel/isel/lsd/lab4/Adder_Subtractor.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668607186955 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder_Subtractor " "Found entity 1: Adder_Subtractor" {  } { { "Adder_Subtractor.vhd" "" { Text "C:/Leonel/isel/lsd/lab4/Adder_Subtractor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668607186955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668607186955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flags.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flags.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Flags-arq_Flags " "Found design unit 1: Flags-arq_Flags" {  } { { "Flags.vhd" "" { Text "C:/Leonel/isel/lsd/lab4/Flags.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668607186955 ""} { "Info" "ISGN_ENTITY_NAME" "1 Flags " "Found entity 1: Flags" {  } { { "Flags.vhd" "" { Text "C:/Leonel/isel/lsd/lab4/Flags.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668607186955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668607186955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidaritmet.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidaritmet.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UnidAritmet-arq_UnidAritmet " "Found design unit 1: UnidAritmet-arq_UnidAritmet" {  } { { "UnidAritmet.vhd" "" { Text "C:/Leonel/isel/lsd/lab4/UnidAritmet.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668607186955 ""} { "Info" "ISGN_ENTITY_NAME" "1 UnidAritmet " "Found entity 1: UnidAritmet" {  } { { "UnidAritmet.vhd" "" { Text "C:/Leonel/isel/lsd/lab4/UnidAritmet.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668607186955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668607186955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "semi_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file semi_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 semi_Adder-arq_semi_Adder " "Found design unit 1: semi_Adder-arq_semi_Adder" {  } { { "semi_Adder.vhd" "" { Text "C:/Leonel/isel/lsd/lab4/semi_Adder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668607186955 ""} { "Info" "ISGN_ENTITY_NAME" "1 semi_Adder " "Found entity 1: semi_Adder" {  } { { "semi_Adder.vhd" "" { Text "C:/Leonel/isel/lsd/lab4/semi_Adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668607186955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668607186955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/unidaritmet_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/unidaritmet_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UnidAritmet_test-tb " "Found design unit 1: UnidAritmet_test-tb" {  } { { "output_files/UnidAritmet_test.vhd" "" { Text "C:/Leonel/isel/lsd/lab4/output_files/UnidAritmet_test.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668607186955 ""} { "Info" "ISGN_ENTITY_NAME" "1 UnidAritmet_test " "Found entity 1: UnidAritmet_test" {  } { { "output_files/UnidAritmet_test.vhd" "" { Text "C:/Leonel/isel/lsd/lab4/output_files/UnidAritmet_test.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668607186955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668607186955 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UnidAritmet " "Elaborating entity \"UnidAritmet\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1668607186981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_Subtractor Adder_Subtractor:UAdder_Subtractor " "Elaborating entity \"Adder_Subtractor\" for hierarchy \"Adder_Subtractor:UAdder_Subtractor\"" {  } { { "UnidAritmet.vhd" "UAdder_Subtractor" { Text "C:/Leonel/isel/lsd/lab4/UnidAritmet.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668607186981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XORs Adder_Subtractor:UAdder_Subtractor\|XORs:UXORs_1 " "Elaborating entity \"XORs\" for hierarchy \"Adder_Subtractor:UAdder_Subtractor\|XORs:UXORs_1\"" {  } { { "Adder_Subtractor.vhd" "UXORs_1" { Text "C:/Leonel/isel/lsd/lab4/Adder_Subtractor.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668607186992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Full_Adder Adder_Subtractor:UAdder_Subtractor\|Full_Adder:UFull_Adder " "Elaborating entity \"Full_Adder\" for hierarchy \"Adder_Subtractor:UAdder_Subtractor\|Full_Adder:UFull_Adder\"" {  } { { "Adder_Subtractor.vhd" "UFull_Adder" { Text "C:/Leonel/isel/lsd/lab4/Adder_Subtractor.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668607186992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "semi_Adder Adder_Subtractor:UAdder_Subtractor\|Full_Adder:UFull_Adder\|semi_Adder:Usemi_Adder_1 " "Elaborating entity \"semi_Adder\" for hierarchy \"Adder_Subtractor:UAdder_Subtractor\|Full_Adder:UFull_Adder\|semi_Adder:Usemi_Adder_1\"" {  } { { "Full_Adder.vhd" "Usemi_Adder_1" { Text "C:/Leonel/isel/lsd/lab4/Full_Adder.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668607186995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Flags Flags:UFlags " "Elaborating entity \"Flags\" for hierarchy \"Flags:UFlags\"" {  } { { "UnidAritmet.vhd" "UFlags" { Text "C:/Leonel/isel/lsd/lab4/UnidAritmet.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668607186997 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1668607187345 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1668607187678 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668607187678 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "25 " "Implemented 25 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1668607187756 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1668607187756 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9 " "Implemented 9 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1668607187756 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1668607187756 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4781 " "Peak virtual memory: 4781 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668607187787 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 16 13:59:47 2022 " "Processing ended: Wed Nov 16 13:59:47 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668607187787 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668607187787 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668607187787 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1668607187787 ""}
