{"Source Block": ["verilog-ethernet/rtl/axis_eth_fcs_check_64.v@344:354@HdlIdDef", "end\n\n// output datapath logic\nreg [63:0] output_axis_tdata_reg = 0;\nreg [7:0]  output_axis_tkeep_reg = 0;\nreg        output_axis_tvalid_reg = 0;\nreg        output_axis_tlast_reg = 0;\nreg        output_axis_tuser_reg = 0;\n\nreg [63:0] temp_axis_tdata_reg = 0;\nreg [7:0]  temp_axis_tkeep_reg = 0;\n"], "Clone Blocks": [["verilog-ethernet/rtl/eth_axis_tx.v@233:243", "\n// output datapath logic\nreg [7:0]  output_axis_tdata_reg = 0;\nreg        output_axis_tvalid_reg = 0;\nreg        output_axis_tlast_reg = 0;\nreg        output_axis_tuser_reg = 0;\n\nreg [7:0]  temp_axis_tdata_reg = 0;\nreg        temp_axis_tvalid_reg = 0;\nreg        temp_axis_tlast_reg = 0;\nreg        temp_axis_tuser_reg = 0;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_insert_64.v@563:573", "\n// output datapath logic\nreg [63:0] output_axis_tdata_reg = 0;\nreg [7:0]  output_axis_tkeep_reg = 0;\nreg        output_axis_tvalid_reg = 0;\nreg        output_axis_tlast_reg = 0;\nreg        output_axis_tuser_reg = 0;\n\nreg [63:0] temp_axis_tdata_reg = 0;\nreg [7:0]  temp_axis_tkeep_reg = 0;\nreg        temp_axis_tvalid_reg = 0;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_insert_64.v@566:576", "reg [7:0]  output_axis_tkeep_reg = 0;\nreg        output_axis_tvalid_reg = 0;\nreg        output_axis_tlast_reg = 0;\nreg        output_axis_tuser_reg = 0;\n\nreg [63:0] temp_axis_tdata_reg = 0;\nreg [7:0]  temp_axis_tkeep_reg = 0;\nreg        temp_axis_tvalid_reg = 0;\nreg        temp_axis_tlast_reg = 0;\nreg        temp_axis_tuser_reg = 0;\n\n"], ["verilog-ethernet/rtl/axis_eth_fcs_insert_64.v@567:577", "reg        output_axis_tvalid_reg = 0;\nreg        output_axis_tlast_reg = 0;\nreg        output_axis_tuser_reg = 0;\n\nreg [63:0] temp_axis_tdata_reg = 0;\nreg [7:0]  temp_axis_tkeep_reg = 0;\nreg        temp_axis_tvalid_reg = 0;\nreg        temp_axis_tlast_reg = 0;\nreg        temp_axis_tuser_reg = 0;\n\nassign output_axis_tdata = output_axis_tdata_reg;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_check.v@254:264", "\n// output datapath logic\nreg [7:0]  output_axis_tdata_reg = 0;\nreg        output_axis_tvalid_reg = 0;\nreg        output_axis_tlast_reg = 0;\nreg        output_axis_tuser_reg = 0;\n\nreg [7:0]  temp_axis_tdata_reg = 0;\nreg        temp_axis_tvalid_reg = 0;\nreg        temp_axis_tlast_reg = 0;\nreg        temp_axis_tuser_reg = 0;\n"], ["verilog-ethernet/rtl/eth_axis_tx_64.v@337:347", "\n// output datapath logic\nreg [63:0] output_axis_tdata_reg = 0;\nreg [7:0]  output_axis_tkeep_reg = 0;\nreg        output_axis_tvalid_reg = 0;\nreg        output_axis_tlast_reg = 0;\nreg        output_axis_tuser_reg = 0;\n\nreg [63:0] temp_axis_tdata_reg = 0;\nreg [7:0]  temp_axis_tkeep_reg = 0;\nreg        temp_axis_tvalid_reg = 0;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_check_64.v@346:356", "// output datapath logic\nreg [63:0] output_axis_tdata_reg = 0;\nreg [7:0]  output_axis_tkeep_reg = 0;\nreg        output_axis_tvalid_reg = 0;\nreg        output_axis_tlast_reg = 0;\nreg        output_axis_tuser_reg = 0;\n\nreg [63:0] temp_axis_tdata_reg = 0;\nreg [7:0]  temp_axis_tkeep_reg = 0;\nreg        temp_axis_tvalid_reg = 0;\nreg        temp_axis_tlast_reg = 0;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_check_64.v@343:353", "    end\nend\n\n// output datapath logic\nreg [63:0] output_axis_tdata_reg = 0;\nreg [7:0]  output_axis_tkeep_reg = 0;\nreg        output_axis_tvalid_reg = 0;\nreg        output_axis_tlast_reg = 0;\nreg        output_axis_tuser_reg = 0;\n\nreg [63:0] temp_axis_tdata_reg = 0;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_insert.v@275:285", "    end\nend\n\n// output datapath logic\nreg [7:0]  output_axis_tdata_reg = 0;\nreg        output_axis_tvalid_reg = 0;\nreg        output_axis_tlast_reg = 0;\nreg        output_axis_tuser_reg = 0;\n\nreg [7:0]  temp_axis_tdata_reg = 0;\nreg        temp_axis_tvalid_reg = 0;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_check_64.v@345:355", "\n// output datapath logic\nreg [63:0] output_axis_tdata_reg = 0;\nreg [7:0]  output_axis_tkeep_reg = 0;\nreg        output_axis_tvalid_reg = 0;\nreg        output_axis_tlast_reg = 0;\nreg        output_axis_tuser_reg = 0;\n\nreg [63:0] temp_axis_tdata_reg = 0;\nreg [7:0]  temp_axis_tkeep_reg = 0;\nreg        temp_axis_tvalid_reg = 0;\n"], ["verilog-ethernet/rtl/eth_axis_tx.v@232:242", "end\n\n// output datapath logic\nreg [7:0]  output_axis_tdata_reg = 0;\nreg        output_axis_tvalid_reg = 0;\nreg        output_axis_tlast_reg = 0;\nreg        output_axis_tuser_reg = 0;\n\nreg [7:0]  temp_axis_tdata_reg = 0;\nreg        temp_axis_tvalid_reg = 0;\nreg        temp_axis_tlast_reg = 0;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_insert_64.v@568:578", "reg        output_axis_tlast_reg = 0;\nreg        output_axis_tuser_reg = 0;\n\nreg [63:0] temp_axis_tdata_reg = 0;\nreg [7:0]  temp_axis_tkeep_reg = 0;\nreg        temp_axis_tvalid_reg = 0;\nreg        temp_axis_tlast_reg = 0;\nreg        temp_axis_tuser_reg = 0;\n\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tkeep = output_axis_tkeep_reg;\n"], ["verilog-ethernet/rtl/eth_axis_tx_64.v@338:348", "// output datapath logic\nreg [63:0] output_axis_tdata_reg = 0;\nreg [7:0]  output_axis_tkeep_reg = 0;\nreg        output_axis_tvalid_reg = 0;\nreg        output_axis_tlast_reg = 0;\nreg        output_axis_tuser_reg = 0;\n\nreg [63:0] temp_axis_tdata_reg = 0;\nreg [7:0]  temp_axis_tkeep_reg = 0;\nreg        temp_axis_tvalid_reg = 0;\nreg        temp_axis_tlast_reg = 0;\n"], ["verilog-ethernet/rtl/eth_axis_tx_64.v@336:346", "end\n\n// output datapath logic\nreg [63:0] output_axis_tdata_reg = 0;\nreg [7:0]  output_axis_tkeep_reg = 0;\nreg        output_axis_tvalid_reg = 0;\nreg        output_axis_tlast_reg = 0;\nreg        output_axis_tuser_reg = 0;\n\nreg [63:0] temp_axis_tdata_reg = 0;\nreg [7:0]  temp_axis_tkeep_reg = 0;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_insert_64.v@561:571", "    end\nend\n\n// output datapath logic\nreg [63:0] output_axis_tdata_reg = 0;\nreg [7:0]  output_axis_tkeep_reg = 0;\nreg        output_axis_tvalid_reg = 0;\nreg        output_axis_tlast_reg = 0;\nreg        output_axis_tuser_reg = 0;\n\nreg [63:0] temp_axis_tdata_reg = 0;\n"], ["verilog-ethernet/rtl/eth_axis_tx_64.v@335:345", "    end\nend\n\n// output datapath logic\nreg [63:0] output_axis_tdata_reg = 0;\nreg [7:0]  output_axis_tkeep_reg = 0;\nreg        output_axis_tvalid_reg = 0;\nreg        output_axis_tlast_reg = 0;\nreg        output_axis_tuser_reg = 0;\n\nreg [63:0] temp_axis_tdata_reg = 0;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_check.v@253:263", "end\n\n// output datapath logic\nreg [7:0]  output_axis_tdata_reg = 0;\nreg        output_axis_tvalid_reg = 0;\nreg        output_axis_tlast_reg = 0;\nreg        output_axis_tuser_reg = 0;\n\nreg [7:0]  temp_axis_tdata_reg = 0;\nreg        temp_axis_tvalid_reg = 0;\nreg        temp_axis_tlast_reg = 0;\n"], ["verilog-ethernet/rtl/eth_axis_tx_64.v@341:351", "reg        output_axis_tvalid_reg = 0;\nreg        output_axis_tlast_reg = 0;\nreg        output_axis_tuser_reg = 0;\n\nreg [63:0] temp_axis_tdata_reg = 0;\nreg [7:0]  temp_axis_tkeep_reg = 0;\nreg        temp_axis_tvalid_reg = 0;\nreg        temp_axis_tlast_reg = 0;\nreg        temp_axis_tuser_reg = 0;\n\n// enable ready input next cycle if output is ready or if there is space in both output registers or if there is space in the temp register that will not be filled next cycle\n"], ["verilog-ethernet/rtl/axis_eth_fcs_check.v@252:262", "    end\nend\n\n// output datapath logic\nreg [7:0]  output_axis_tdata_reg = 0;\nreg        output_axis_tvalid_reg = 0;\nreg        output_axis_tlast_reg = 0;\nreg        output_axis_tuser_reg = 0;\n\nreg [7:0]  temp_axis_tdata_reg = 0;\nreg        temp_axis_tvalid_reg = 0;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_insert.v@277:287", "\n// output datapath logic\nreg [7:0]  output_axis_tdata_reg = 0;\nreg        output_axis_tvalid_reg = 0;\nreg        output_axis_tlast_reg = 0;\nreg        output_axis_tuser_reg = 0;\n\nreg [7:0]  temp_axis_tdata_reg = 0;\nreg        temp_axis_tvalid_reg = 0;\nreg        temp_axis_tlast_reg = 0;\nreg        temp_axis_tuser_reg = 0;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_insert_64.v@564:574", "// output datapath logic\nreg [63:0] output_axis_tdata_reg = 0;\nreg [7:0]  output_axis_tkeep_reg = 0;\nreg        output_axis_tvalid_reg = 0;\nreg        output_axis_tlast_reg = 0;\nreg        output_axis_tuser_reg = 0;\n\nreg [63:0] temp_axis_tdata_reg = 0;\nreg [7:0]  temp_axis_tkeep_reg = 0;\nreg        temp_axis_tvalid_reg = 0;\nreg        temp_axis_tlast_reg = 0;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_check_64.v@349:359", "reg        output_axis_tvalid_reg = 0;\nreg        output_axis_tlast_reg = 0;\nreg        output_axis_tuser_reg = 0;\n\nreg [63:0] temp_axis_tdata_reg = 0;\nreg [7:0]  temp_axis_tkeep_reg = 0;\nreg        temp_axis_tvalid_reg = 0;\nreg        temp_axis_tlast_reg = 0;\nreg        temp_axis_tuser_reg = 0;\n\nassign output_axis_tdata = output_axis_tdata_reg;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_insert.v@276:286", "end\n\n// output datapath logic\nreg [7:0]  output_axis_tdata_reg = 0;\nreg        output_axis_tvalid_reg = 0;\nreg        output_axis_tlast_reg = 0;\nreg        output_axis_tuser_reg = 0;\n\nreg [7:0]  temp_axis_tdata_reg = 0;\nreg        temp_axis_tvalid_reg = 0;\nreg        temp_axis_tlast_reg = 0;\n"], ["verilog-ethernet/rtl/eth_axis_tx_64.v@340:350", "reg [7:0]  output_axis_tkeep_reg = 0;\nreg        output_axis_tvalid_reg = 0;\nreg        output_axis_tlast_reg = 0;\nreg        output_axis_tuser_reg = 0;\n\nreg [63:0] temp_axis_tdata_reg = 0;\nreg [7:0]  temp_axis_tkeep_reg = 0;\nreg        temp_axis_tvalid_reg = 0;\nreg        temp_axis_tlast_reg = 0;\nreg        temp_axis_tuser_reg = 0;\n\n"], ["verilog-ethernet/rtl/axis_eth_fcs_check_64.v@348:358", "reg [7:0]  output_axis_tkeep_reg = 0;\nreg        output_axis_tvalid_reg = 0;\nreg        output_axis_tlast_reg = 0;\nreg        output_axis_tuser_reg = 0;\n\nreg [63:0] temp_axis_tdata_reg = 0;\nreg [7:0]  temp_axis_tkeep_reg = 0;\nreg        temp_axis_tvalid_reg = 0;\nreg        temp_axis_tlast_reg = 0;\nreg        temp_axis_tuser_reg = 0;\n\n"], ["verilog-ethernet/rtl/axis_eth_fcs_check_64.v@350:360", "reg        output_axis_tlast_reg = 0;\nreg        output_axis_tuser_reg = 0;\n\nreg [63:0] temp_axis_tdata_reg = 0;\nreg [7:0]  temp_axis_tkeep_reg = 0;\nreg        temp_axis_tvalid_reg = 0;\nreg        temp_axis_tlast_reg = 0;\nreg        temp_axis_tuser_reg = 0;\n\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tkeep = output_axis_tkeep_reg;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_insert_64.v@562:572", "end\n\n// output datapath logic\nreg [63:0] output_axis_tdata_reg = 0;\nreg [7:0]  output_axis_tkeep_reg = 0;\nreg        output_axis_tvalid_reg = 0;\nreg        output_axis_tlast_reg = 0;\nreg        output_axis_tuser_reg = 0;\n\nreg [63:0] temp_axis_tdata_reg = 0;\nreg [7:0]  temp_axis_tkeep_reg = 0;\n"], ["verilog-ethernet/rtl/eth_axis_tx.v@231:241", "    end\nend\n\n// output datapath logic\nreg [7:0]  output_axis_tdata_reg = 0;\nreg        output_axis_tvalid_reg = 0;\nreg        output_axis_tlast_reg = 0;\nreg        output_axis_tuser_reg = 0;\n\nreg [7:0]  temp_axis_tdata_reg = 0;\nreg        temp_axis_tvalid_reg = 0;\n"]], "Diff Content": {"Delete": [[349, "reg        output_axis_tvalid_reg = 0;\n"]], "Add": []}}