C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\bin64\m_generic.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\synthesis   -part M2GL025  -package VF256  -grade STD    -continue_on_error -maxfan 10000 -infer_seqShift -clock_globalthreshold 2 -async_globalthreshold 12 -globalthreshold 5000 -low_power_ram_decomp 0 -seqshift_to_uram 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -microsemi_enhanced_flow 1 -RWCheckOnRam 0 -summaryfile D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\synthesis\synlog\report\Top_Level_fpga_mapper.xml -merge_inferred_clocks 0  -top_level_module  Top_Level  -licensetype  synplifypro_actel  -flow mapping  -mp  4  -prjfile  D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\synthesis\scratchproject.prs  -implementation  synthesis  -multisrs  -ovm  D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\synthesis\Top_Level.vm   -freq 100.000   -tcl  D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\designer\Top_Level\synthesis.fdc  D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\synthesis\synwork\Top_Level_prem.srd  -sap  D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\synthesis\Top_Level.sap  -otap  D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\synthesis\Top_Level.tap  -omap  D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\synthesis\Top_Level.map  -devicelib  C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\igloo2.v  -sap  D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\synthesis\Top_Level.sap  -ologparam  D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\synthesis\syntmp\Top_Level.plg  -osyn  D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\synthesis\Top_Level.srm  -prjdir  D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\synthesis\  -prjname  Top_Level_syn  -log  D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\synthesis\synlog\Top_Level_fpga_mapper.srr  -sn  2018.03  -jobname  "fpga_mapper" 
relcom:C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\bin64\m_generic.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\synthesis -part M2GL025 -package VF256 -grade STD -continue_on_error -maxfan 10000 -infer_seqShift -clock_globalthreshold 2 -async_globalthreshold 12 -globalthreshold 5000 -low_power_ram_decomp 0 -seqshift_to_uram 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -microsemi_enhanced_flow 1 -RWCheckOnRam 0 -summaryfile ..\synlog\report\Top_Level_fpga_mapper.xml -merge_inferred_clocks 0 -top_level_module Top_Level -licensetype synplifypro_actel -flow mapping -mp 4 -prjfile ..\scratchproject.prs -implementation synthesis -multisrs -ovm ..\Top_Level.vm -freq 100.000 -tcl ..\..\designer\Top_Level\synthesis.fdc ..\synwork\Top_Level_prem.srd -sap ..\Top_Level.sap -otap ..\Top_Level.tap -omap ..\Top_Level.map -devicelib C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\igloo2.v -sap ..\Top_Level.sap -ologparam Top_Level.plg -osyn ..\Top_Level.srm -prjdir ..\ -prjname Top_Level_syn -log ..\synlog\Top_Level_fpga_mapper.srr -sn 2018.03 -jobname "fpga_mapper"
rc:1 success:1 runtime:81
file:..\scratchproject.prs|io:o|time:1556111350|size:25369|exec:0|csum:
file:..\Top_Level.vm|io:o|time:1556112092|size:5379958|exec:0|csum:
file:..\..\designer\Top_Level\synthesis.fdc|io:i|time:1556112006|size:3494|exec:0|csum:C7B7C13DA788506F95A3E4A499EFF5FE
file:..\synwork\Top_Level_prem.srd|io:i|time:1556112011|size:1348344|exec:0|csum:53DF09F77609D57B8FA6DB75E9CDDA76
file:..\Top_Level.sap|io:o|time:1556112014|size:25855|exec:0|csum:
file:..\Top_Level.tap|io:o|time:0|size:-1|exec:0|csum:
file:..\Top_Level.map|io:o|time:1556112094|size:28|exec:0|csum:
file:C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\igloo2.v|io:i|time:1545375132|size:16387|exec:0|csum:015F6E2B83BBEFD2952183BB96E6609B
file:..\Top_Level.sap|io:o|time:1556112014|size:25855|exec:0|csum:
file:Top_Level.plg|io:o|time:1556112094|size:2249|exec:0|csum:
file:..\Top_Level.srm|io:o|time:1556112090|size:35617|exec:0|csum:
file:..\synlog\Top_Level_fpga_mapper.srr|io:o|time:1556112094|size:289239|exec:0|csum:
file:C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\bin64\m_generic.exe|io:i|time:1545375129|size:35620864|exec:1|csum:AFC1D03A121E8E2C0389EDEDDE1E630A
