{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1661526793084 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1661526793084 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 26 08:13:13 2022 " "Processing started: Fri Aug 26 08:13:13 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1661526793084 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661526793084 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BCD_Subtractor -c BCD_Subtractor " "Command: quartus_map --read_settings_files=on --write_settings_files=off BCD_Subtractor -c BCD_Subtractor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661526793084 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1661526793309 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1661526793309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "Testbench.vhdl" "" { Text "D:/EE@IITB/EE 214/BCD_Subtractor/Testbench.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661526799760 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.vhdl" "" { Text "D:/EE@IITB/EE 214/BCD_Subtractor/Testbench.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661526799760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661526799760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates.vhdl 17 8 " "Found 17 design units, including 8 entities, in source file gates.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gates " "Found design unit 1: Gates" {  } { { "Gates.vhdl" "" { Text "D:/EE@IITB/EE 214/BCD_Subtractor/Gates.vhdl" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661526799761 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 INVERTER-Equations " "Found design unit 2: INVERTER-Equations" {  } { { "Gates.vhdl" "" { Text "D:/EE@IITB/EE 214/BCD_Subtractor/Gates.vhdl" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661526799761 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 AND_2-Equations " "Found design unit 3: AND_2-Equations" {  } { { "Gates.vhdl" "" { Text "D:/EE@IITB/EE 214/BCD_Subtractor/Gates.vhdl" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661526799761 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 NAND_2-Equations " "Found design unit 4: NAND_2-Equations" {  } { { "Gates.vhdl" "" { Text "D:/EE@IITB/EE 214/BCD_Subtractor/Gates.vhdl" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661526799761 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 OR_2-Equations " "Found design unit 5: OR_2-Equations" {  } { { "Gates.vhdl" "" { Text "D:/EE@IITB/EE 214/BCD_Subtractor/Gates.vhdl" 82 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661526799761 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 NOR_2-Equations " "Found design unit 6: NOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "D:/EE@IITB/EE 214/BCD_Subtractor/Gates.vhdl" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661526799761 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 XOR_2-Equations " "Found design unit 7: XOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "D:/EE@IITB/EE 214/BCD_Subtractor/Gates.vhdl" 105 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661526799761 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 XNOR_2-Equations " "Found design unit 8: XNOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "D:/EE@IITB/EE 214/BCD_Subtractor/Gates.vhdl" 116 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661526799761 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 HALF_ADDER-Equations " "Found design unit 9: HALF_ADDER-Equations" {  } { { "Gates.vhdl" "" { Text "D:/EE@IITB/EE 214/BCD_Subtractor/Gates.vhdl" 127 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661526799761 ""} { "Info" "ISGN_ENTITY_NAME" "1 INVERTER " "Found entity 1: INVERTER" {  } { { "Gates.vhdl" "" { Text "D:/EE@IITB/EE 214/BCD_Subtractor/Gates.vhdl" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661526799761 ""} { "Info" "ISGN_ENTITY_NAME" "2 AND_2 " "Found entity 2: AND_2" {  } { { "Gates.vhdl" "" { Text "D:/EE@IITB/EE 214/BCD_Subtractor/Gates.vhdl" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661526799761 ""} { "Info" "ISGN_ENTITY_NAME" "3 NAND_2 " "Found entity 3: NAND_2" {  } { { "Gates.vhdl" "" { Text "D:/EE@IITB/EE 214/BCD_Subtractor/Gates.vhdl" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661526799761 ""} { "Info" "ISGN_ENTITY_NAME" "4 OR_2 " "Found entity 4: OR_2" {  } { { "Gates.vhdl" "" { Text "D:/EE@IITB/EE 214/BCD_Subtractor/Gates.vhdl" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661526799761 ""} { "Info" "ISGN_ENTITY_NAME" "5 NOR_2 " "Found entity 5: NOR_2" {  } { { "Gates.vhdl" "" { Text "D:/EE@IITB/EE 214/BCD_Subtractor/Gates.vhdl" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661526799761 ""} { "Info" "ISGN_ENTITY_NAME" "6 XOR_2 " "Found entity 6: XOR_2" {  } { { "Gates.vhdl" "" { Text "D:/EE@IITB/EE 214/BCD_Subtractor/Gates.vhdl" 101 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661526799761 ""} { "Info" "ISGN_ENTITY_NAME" "7 XNOR_2 " "Found entity 7: XNOR_2" {  } { { "Gates.vhdl" "" { Text "D:/EE@IITB/EE 214/BCD_Subtractor/Gates.vhdl" 112 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661526799761 ""} { "Info" "ISGN_ENTITY_NAME" "8 HALF_ADDER " "Found entity 8: HALF_ADDER" {  } { { "Gates.vhdl" "" { Text "D:/EE@IITB/EE 214/BCD_Subtractor/Gates.vhdl" 123 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661526799761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661526799761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhdl" "" { Text "D:/EE@IITB/EE 214/BCD_Subtractor/DUT.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661526799762 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhdl" "" { Text "D:/EE@IITB/EE 214/BCD_Subtractor/DUT.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661526799762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661526799762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_subtractor.vhd 8 4 " "Found 8 design units, including 4 entities, in source file bcd_subtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HA-Simple " "Found design unit 1: HA-Simple" {  } { { "BCD_Subtractor.vhd" "" { Text "D:/EE@IITB/EE 214/BCD_Subtractor/BCD_Subtractor.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661526799763 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 FA-Easy " "Found design unit 2: FA-Easy" {  } { { "BCD_Subtractor.vhd" "" { Text "D:/EE@IITB/EE 214/BCD_Subtractor/BCD_Subtractor.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661526799763 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 Ripple_Adder-Complex " "Found design unit 3: Ripple_Adder-Complex" {  } { { "BCD_Subtractor.vhd" "" { Text "D:/EE@IITB/EE 214/BCD_Subtractor/BCD_Subtractor.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661526799763 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 BCD_Subtractor-Devil " "Found design unit 4: BCD_Subtractor-Devil" {  } { { "BCD_Subtractor.vhd" "" { Text "D:/EE@IITB/EE 214/BCD_Subtractor/BCD_Subtractor.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661526799763 ""} { "Info" "ISGN_ENTITY_NAME" "1 HA " "Found entity 1: HA" {  } { { "BCD_Subtractor.vhd" "" { Text "D:/EE@IITB/EE 214/BCD_Subtractor/BCD_Subtractor.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661526799763 ""} { "Info" "ISGN_ENTITY_NAME" "2 FA " "Found entity 2: FA" {  } { { "BCD_Subtractor.vhd" "" { Text "D:/EE@IITB/EE 214/BCD_Subtractor/BCD_Subtractor.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661526799763 ""} { "Info" "ISGN_ENTITY_NAME" "3 Ripple_Adder " "Found entity 3: Ripple_Adder" {  } { { "BCD_Subtractor.vhd" "" { Text "D:/EE@IITB/EE 214/BCD_Subtractor/BCD_Subtractor.vhd" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661526799763 ""} { "Info" "ISGN_ENTITY_NAME" "4 BCD_Subtractor " "Found entity 4: BCD_Subtractor" {  } { { "BCD_Subtractor.vhd" "" { Text "D:/EE@IITB/EE 214/BCD_Subtractor/BCD_Subtractor.vhd" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661526799763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661526799763 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1661526799784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_Subtractor BCD_Subtractor:add_instance " "Elaborating entity \"BCD_Subtractor\" for hierarchy \"BCD_Subtractor:add_instance\"" {  } { { "DUT.vhdl" "add_instance" { Text "D:/EE@IITB/EE 214/BCD_Subtractor/DUT.vhdl" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661526799784 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Cout1 BCD_Subtractor.vhd(103) " "Verilog HDL or VHDL warning at BCD_Subtractor.vhd(103): object \"Cout1\" assigned a value but never read" {  } { { "BCD_Subtractor.vhd" "" { Text "D:/EE@IITB/EE 214/BCD_Subtractor/BCD_Subtractor.vhd" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1661526799785 "|DUT|BCD_Subtractor:add_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Cout3 BCD_Subtractor.vhd(103) " "Verilog HDL or VHDL warning at BCD_Subtractor.vhd(103): object \"Cout3\" assigned a value but never read" {  } { { "BCD_Subtractor.vhd" "" { Text "D:/EE@IITB/EE 214/BCD_Subtractor/BCD_Subtractor.vhd" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1661526799785 "|DUT|BCD_Subtractor:add_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Cout4 BCD_Subtractor.vhd(103) " "Verilog HDL or VHDL warning at BCD_Subtractor.vhd(103): object \"Cout4\" assigned a value but never read" {  } { { "BCD_Subtractor.vhd" "" { Text "D:/EE@IITB/EE 214/BCD_Subtractor/BCD_Subtractor.vhd" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1661526799785 "|DUT|BCD_Subtractor:add_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Ripple_Adder BCD_Subtractor:add_instance\|Ripple_Adder:RA1 A:complex " "Elaborating entity \"Ripple_Adder\" using architecture \"A:complex\" for hierarchy \"BCD_Subtractor:add_instance\|Ripple_Adder:RA1\"" {  } { { "BCD_Subtractor.vhd" "RA1" { Text "D:/EE@IITB/EE 214/BCD_Subtractor/BCD_Subtractor.vhd" 125 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661526799791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "FA BCD_Subtractor:add_instance\|Ripple_Adder:RA1\|FA:FA1 A:easy " "Elaborating entity \"FA\" using architecture \"A:easy\" for hierarchy \"BCD_Subtractor:add_instance\|Ripple_Adder:RA1\|FA:FA1\"" {  } { { "BCD_Subtractor.vhd" "FA1" { Text "D:/EE@IITB/EE 214/BCD_Subtractor/BCD_Subtractor.vhd" 80 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661526799795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "HA BCD_Subtractor:add_instance\|Ripple_Adder:RA1\|FA:FA1\|HA:HA1 A:simple " "Elaborating entity \"HA\" using architecture \"A:simple\" for hierarchy \"BCD_Subtractor:add_instance\|Ripple_Adder:RA1\|FA:FA1\|HA:HA1\"" {  } { { "BCD_Subtractor.vhd" "HA1" { Text "D:/EE@IITB/EE 214/BCD_Subtractor/BCD_Subtractor.vhd" 49 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661526799798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "XOR_2 BCD_Subtractor:add_instance\|Ripple_Adder:RA1\|FA:FA1\|HA:HA1\|XOR_2:XOR1 A:equations " "Elaborating entity \"XOR_2\" using architecture \"A:equations\" for hierarchy \"BCD_Subtractor:add_instance\|Ripple_Adder:RA1\|FA:FA1\|HA:HA1\|XOR_2:XOR1\"" {  } { { "BCD_Subtractor.vhd" "XOR1" { Text "D:/EE@IITB/EE 214/BCD_Subtractor/BCD_Subtractor.vhd" 18 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661526799802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NAND_2 BCD_Subtractor:add_instance\|Ripple_Adder:RA1\|FA:FA1\|HA:HA1\|NAND_2:NAND1 " "Elaborating entity \"NAND_2\" for hierarchy \"BCD_Subtractor:add_instance\|Ripple_Adder:RA1\|FA:FA1\|HA:HA1\|NAND_2:NAND1\"" {  } { { "BCD_Subtractor.vhd" "NAND1" { Text "D:/EE@IITB/EE 214/BCD_Subtractor/BCD_Subtractor.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661526799803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "OR_2 BCD_Subtractor:add_instance\|Ripple_Adder:RA1\|FA:FA1\|OR_2:OR1 A:equations " "Elaborating entity \"OR_2\" using architecture \"A:equations\" for hierarchy \"BCD_Subtractor:add_instance\|Ripple_Adder:RA1\|FA:FA1\|OR_2:OR1\"" {  } { { "BCD_Subtractor.vhd" "OR1" { Text "D:/EE@IITB/EE 214/BCD_Subtractor/BCD_Subtractor.vhd" 51 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661526799805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "AND_2 BCD_Subtractor:add_instance\|AND_2:AND1 A:equations " "Elaborating entity \"AND_2\" using architecture \"A:equations\" for hierarchy \"BCD_Subtractor:add_instance\|AND_2:AND1\"" {  } { { "BCD_Subtractor.vhd" "AND1" { Text "D:/EE@IITB/EE 214/BCD_Subtractor/BCD_Subtractor.vhd" 129 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661526799841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "INVERTER BCD_Subtractor:add_instance\|INVERTER:INV1 A:equations " "Elaborating entity \"INVERTER\" using architecture \"A:equations\" for hierarchy \"BCD_Subtractor:add_instance\|INVERTER:INV1\"" {  } { { "BCD_Subtractor.vhd" "INV1" { Text "D:/EE@IITB/EE 214/BCD_Subtractor/BCD_Subtractor.vhd" 133 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661526799842 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1661526800255 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1661526800548 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661526800548 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "27 " "Implemented 27 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1661526800565 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1661526800565 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14 " "Implemented 14 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1661526800565 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1661526800565 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4784 " "Peak virtual memory: 4784 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1661526800576 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 26 08:13:20 2022 " "Processing ended: Fri Aug 26 08:13:20 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1661526800576 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1661526800576 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1661526800576 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1661526800576 ""}
