
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 1.70000000000000000000;
1.70000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_32_32_12_1";
mvm_32_32_12_1
set SRC_FILE "test.sv";
test.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./test.sv
Compiling source file ./test.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_32_32_12_1'.
Information: Building the design 'multipath' instantiated from design 'mvm_32_32_12_1' with
	the parameters "32,32,12,1". (HDL-193)

Inferred memory devices in process
	in routine multipath_k32_p32_b12_g1 line 281 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k32_p32_b12_g1' with
	the parameters "6,32". (HDL-193)

Inferred memory devices in process
	in routine increaser_b6_TOP32 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k32_p32_b12_g1' with
	the parameters "1,32,12,1|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./test.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col32_b12_g1 line 157 in file
		'./test.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| genblk1.y_we_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col32_b12_g1 line 173 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col32_b12_g1' with
	the parameters "12,32". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col32_b12_g1' with
	the parameters "24,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col32_b12_g1' with
	the parameters "12,1". (HDL-193)
Warning:  ./test.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./test.sv:42: unsigned to signed assignment occurs. (VER-318)
Warning:  ./test.sv:51: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b12_g1 line 44 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| genblk1.clr_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| genblk1.add_in_reg  | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
|     add_out_reg     | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b12_SIZE32' with
	the parameters "12,32,5". (HDL-193)

Inferred memory devices in process
	in routine memory_b12_SIZE32_LOGSIZE5 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b12_SIZE32_LOGSIZE5 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  12   | N  |
=================================================
Statistics for MUX_OPs
=========================================================================
|        block name/line         | Inputs | Outputs | # sel inputs | MB |
=========================================================================
| memory_b12_SIZE32_LOGSIZE5/105 |   32   |   12    |      5       | N  |
=========================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b12_SIZE32' with
	the parameters "5,31". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP31 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b24_SIZE1' with
	the parameters "24,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b24_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b24_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  24   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b24_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 921 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b12_g1_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b24_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b24_SIZE1_0'
  Processing 'increaser_b5_TOP31_0'
  Processing 'memory_b12_SIZE32_LOGSIZE5_0'
  Processing 'seqMemory_b12_SIZE32_0'
  Processing 'singlepath_n_row1_n_col32_b12_g1_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'increaser_b6_TOP32'
  Processing 'multipath_k32_p32_b12_g1'
  Processing 'mvm_32_32_12_1'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b12_g1_1_DW01_add_0'
  Processing 'increaser_b5_TOP31_1_DW01_inc_0'
  Processing 'increaser_b5_TOP31_2_DW01_inc_0'
  Processing 'mac_b12_g1_2_DW01_add_0'
  Processing 'increaser_b5_TOP31_3_DW01_inc_0'
  Processing 'increaser_b5_TOP31_4_DW01_inc_0'
  Processing 'mac_b12_g1_3_DW01_add_0'
  Processing 'increaser_b5_TOP31_5_DW01_inc_0'
  Processing 'increaser_b5_TOP31_6_DW01_inc_0'
  Processing 'mac_b12_g1_4_DW01_add_0'
  Processing 'increaser_b5_TOP31_7_DW01_inc_0'
  Processing 'increaser_b5_TOP31_8_DW01_inc_0'
  Processing 'mac_b12_g1_5_DW01_add_0'
  Processing 'increaser_b5_TOP31_9_DW01_inc_0'
  Processing 'increaser_b5_TOP31_10_DW01_inc_0'
  Processing 'mac_b12_g1_6_DW01_add_0'
  Processing 'increaser_b5_TOP31_11_DW01_inc_0'
  Processing 'increaser_b5_TOP31_12_DW01_inc_0'
  Processing 'mac_b12_g1_7_DW01_add_0'
  Processing 'increaser_b5_TOP31_13_DW01_inc_0'
  Processing 'increaser_b5_TOP31_14_DW01_inc_0'
  Processing 'mac_b12_g1_8_DW01_add_0'
  Processing 'increaser_b5_TOP31_15_DW01_inc_0'
  Processing 'increaser_b5_TOP31_16_DW01_inc_0'
  Processing 'mac_b12_g1_9_DW01_add_0'
  Processing 'increaser_b5_TOP31_17_DW01_inc_0'
  Processing 'increaser_b5_TOP31_18_DW01_inc_0'
  Processing 'mac_b12_g1_10_DW01_add_0'
  Processing 'increaser_b5_TOP31_19_DW01_inc_0'
  Processing 'increaser_b5_TOP31_20_DW01_inc_0'
  Processing 'mac_b12_g1_11_DW01_add_0'
  Processing 'increaser_b5_TOP31_21_DW01_inc_0'
  Processing 'increaser_b5_TOP31_22_DW01_inc_0'
  Processing 'mac_b12_g1_12_DW01_add_0'
  Processing 'increaser_b5_TOP31_23_DW01_inc_0'
  Processing 'increaser_b5_TOP31_24_DW01_inc_0'
  Processing 'mac_b12_g1_13_DW01_add_0'
  Processing 'increaser_b5_TOP31_25_DW01_inc_0'
  Processing 'increaser_b5_TOP31_26_DW01_inc_0'
  Processing 'mac_b12_g1_14_DW01_add_0'
  Processing 'increaser_b5_TOP31_27_DW01_inc_0'
  Processing 'increaser_b5_TOP31_28_DW01_inc_0'
  Processing 'mac_b12_g1_15_DW01_add_0'
  Processing 'increaser_b5_TOP31_29_DW01_inc_0'
  Processing 'increaser_b5_TOP31_30_DW01_inc_0'
  Processing 'mac_b12_g1_16_DW01_add_0'
  Processing 'increaser_b5_TOP31_31_DW01_inc_0'
  Processing 'increaser_b5_TOP31_32_DW01_inc_0'
  Processing 'mac_b12_g1_17_DW01_add_0'
  Processing 'increaser_b5_TOP31_33_DW01_inc_0'
  Processing 'increaser_b5_TOP31_34_DW01_inc_0'
  Processing 'mac_b12_g1_18_DW01_add_0'
  Processing 'increaser_b5_TOP31_35_DW01_inc_0'
  Processing 'increaser_b5_TOP31_36_DW01_inc_0'
  Processing 'mac_b12_g1_19_DW01_add_0'
  Processing 'increaser_b5_TOP31_37_DW01_inc_0'
  Processing 'increaser_b5_TOP31_38_DW01_inc_0'
  Processing 'mac_b12_g1_20_DW01_add_0'
  Processing 'increaser_b5_TOP31_39_DW01_inc_0'
  Processing 'increaser_b5_TOP31_40_DW01_inc_0'
  Processing 'mac_b12_g1_21_DW01_add_0'
  Processing 'increaser_b5_TOP31_41_DW01_inc_0'
  Processing 'increaser_b5_TOP31_42_DW01_inc_0'
  Processing 'mac_b12_g1_22_DW01_add_0'
  Processing 'increaser_b5_TOP31_43_DW01_inc_0'
  Processing 'increaser_b5_TOP31_44_DW01_inc_0'
  Processing 'mac_b12_g1_23_DW01_add_0'
  Processing 'increaser_b5_TOP31_45_DW01_inc_0'
  Processing 'increaser_b5_TOP31_46_DW01_inc_0'
  Processing 'mac_b12_g1_24_DW01_add_0'
  Processing 'increaser_b5_TOP31_47_DW01_inc_0'
  Processing 'increaser_b5_TOP31_48_DW01_inc_0'
  Processing 'mac_b12_g1_25_DW01_add_0'
  Processing 'increaser_b5_TOP31_49_DW01_inc_0'
  Processing 'increaser_b5_TOP31_50_DW01_inc_0'
  Processing 'mac_b12_g1_26_DW01_add_0'
  Processing 'increaser_b5_TOP31_51_DW01_inc_0'
  Processing 'increaser_b5_TOP31_52_DW01_inc_0'
  Processing 'mac_b12_g1_27_DW01_add_0'
  Processing 'increaser_b5_TOP31_53_DW01_inc_0'
  Processing 'increaser_b5_TOP31_54_DW01_inc_0'
  Processing 'mac_b12_g1_28_DW01_add_0'
  Processing 'increaser_b5_TOP31_55_DW01_inc_0'
  Processing 'increaser_b5_TOP31_56_DW01_inc_0'
  Processing 'mac_b12_g1_29_DW01_add_0'
  Processing 'increaser_b5_TOP31_57_DW01_inc_0'
  Processing 'increaser_b5_TOP31_58_DW01_inc_0'
  Processing 'mac_b12_g1_30_DW01_add_0'
  Processing 'increaser_b5_TOP31_59_DW01_inc_0'
  Processing 'increaser_b5_TOP31_60_DW01_inc_0'
  Processing 'mac_b12_g1_31_DW01_add_0'
  Processing 'increaser_b5_TOP31_61_DW01_inc_0'
  Processing 'increaser_b5_TOP31_62_DW01_inc_0'
  Processing 'mac_b12_g1_0_DW01_add_0'
  Processing 'increaser_b5_TOP31_63_DW01_inc_0'
  Processing 'increaser_b5_TOP31_0_DW01_inc_0'
  Processing 'increaser_b6_TOP32_DW01_inc_0'
  Mapping 'mac_b12_g1_1_DW_mult_tc_0'
  Mapping 'mac_b12_g1_2_DW_mult_tc_0'
  Mapping 'mac_b12_g1_3_DW_mult_tc_0'
  Mapping 'mac_b12_g1_4_DW_mult_tc_0'
  Mapping 'mac_b12_g1_5_DW_mult_tc_0'
  Mapping 'mac_b12_g1_6_DW_mult_tc_0'
  Mapping 'mac_b12_g1_7_DW_mult_tc_0'
  Mapping 'mac_b12_g1_8_DW_mult_tc_0'
  Mapping 'mac_b12_g1_9_DW_mult_tc_0'
  Mapping 'mac_b12_g1_10_DW_mult_tc_0'
  Mapping 'mac_b12_g1_11_DW_mult_tc_0'
  Mapping 'mac_b12_g1_12_DW_mult_tc_0'
  Mapping 'mac_b12_g1_13_DW_mult_tc_0'
  Mapping 'mac_b12_g1_14_DW_mult_tc_0'
  Mapping 'mac_b12_g1_15_DW_mult_tc_0'
  Mapping 'mac_b12_g1_16_DW_mult_tc_0'
  Mapping 'mac_b12_g1_17_DW_mult_tc_0'
  Mapping 'mac_b12_g1_18_DW_mult_tc_0'
  Mapping 'mac_b12_g1_19_DW_mult_tc_0'
  Mapping 'mac_b12_g1_20_DW_mult_tc_0'
  Mapping 'mac_b12_g1_21_DW_mult_tc_0'
  Mapping 'mac_b12_g1_22_DW_mult_tc_0'
  Mapping 'mac_b12_g1_23_DW_mult_tc_0'
  Mapping 'mac_b12_g1_24_DW_mult_tc_0'
  Mapping 'mac_b12_g1_25_DW_mult_tc_0'
  Mapping 'mac_b12_g1_26_DW_mult_tc_0'
  Mapping 'mac_b12_g1_27_DW_mult_tc_0'
  Mapping 'mac_b12_g1_28_DW_mult_tc_0'
  Mapping 'mac_b12_g1_29_DW_mult_tc_0'
  Mapping 'mac_b12_g1_30_DW_mult_tc_0'
  Mapping 'mac_b12_g1_31_DW_mult_tc_0'
  Mapping 'mac_b12_g1_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:50  284712.3      0.97    7189.2   58521.9                          
    0:00:50  284712.3      0.97    7189.2   58521.9                          
    0:00:50  285314.0      0.97    7182.3   58102.4                          
    0:00:51  285907.7      0.97    7175.4   57682.9                          
    0:00:51  286501.4      0.97    7168.5   57263.5                          
    0:00:52  287095.1      0.97    7161.6   56844.0                          
    0:00:52  287688.8      0.97    7154.7   56424.5                          
    0:00:52  288282.6      0.97    7147.8   56005.0                          
    0:00:53  288872.0      0.97    5575.1   43056.5                          
    0:00:54  289464.7      0.97    3894.8   29483.0                          
    0:00:55  290061.8      0.97    2214.4   15819.2                          
    0:00:55  290644.4      0.97     639.5    2645.3                          
    0:01:18  294327.4      0.73     322.1       0.0                          
    0:01:19  294301.9      0.73     322.1       0.0                          
    0:01:19  294301.9      0.73     322.1       0.0                          
    0:01:20  294302.1      0.73     322.1       0.0                          
    0:01:21  294302.1      0.73     322.1       0.0                          
    0:01:42  257223.3      1.13     330.4       0.0                          
    0:01:44  257151.0      0.75     297.0       0.0                          
    0:01:54  257153.6      0.75     296.2       0.0                          
    0:01:55  257157.1      0.74     295.2       0.0                          
    0:01:57  257159.5      0.73     293.9       0.0                          
    0:01:58  257166.4      0.74     293.1       0.0                          
    0:01:59  257166.1      0.73     293.2       0.0                          
    0:02:00  257166.4      0.74     293.1       0.0                          
    0:02:01  257166.1      0.73     293.2       0.0                          
    0:02:03  257166.4      0.74     293.1       0.0                          
    0:02:03  257171.2      0.72     292.0       0.0                          
    0:02:04  257182.4      0.71     291.1       0.0                          
    0:02:05  257199.4      0.71     289.4       0.0                          
    0:02:05  257209.8      0.70     287.7       0.0                          
    0:02:06  257222.3      0.69     285.9       0.0                          
    0:02:07  257222.0      0.69     285.9       0.0                          
    0:02:07  257222.0      0.69     285.9       0.0                          
    0:02:07  257222.0      0.69     285.9       0.0                          
    0:02:07  257222.0      0.69     285.9       0.0                          
    0:02:07  257222.0      0.69     285.9       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:08  257222.0      0.69     285.9       0.0                          
    0:02:08  257239.8      0.69     285.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[22]/D
    0:02:08  257257.4      0.68     283.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[22]/D
    0:02:08  257272.5      0.68     283.2       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[22]/D
    0:02:08  257292.2      0.68     282.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[22]/D
    0:02:08  257329.2      0.67     279.5       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:08  257369.9      0.67     276.1       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:08  257417.8      0.67     272.4       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:08  257465.7      0.67     268.6       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:08  257513.5      0.67     264.8       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:08  257557.4      0.67     261.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[22]/D
    0:02:08  257585.6      0.66     260.1       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[22]/D
    0:02:09  257609.3      0.66     259.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[22]/D
    0:02:09  257624.5      0.65     258.5       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[22]/D
    0:02:09  257632.4      0.65     258.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:02:09  257655.8      0.65     257.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[22]/D
    0:02:09  257676.6      0.65     255.9       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:09  257710.1      0.65     253.5       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:09  257743.6      0.65     251.1       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:09  257777.1      0.65     248.7       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:09  257798.2      0.65     247.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:02:09  257818.4      0.64     246.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[22]/D
    0:02:09  257826.1      0.64     246.4       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[22]/D
    0:02:09  257837.8      0.64     246.1       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[22]/D
    0:02:09  257846.6      0.64     245.8       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[22]/D
    0:02:09  257854.0      0.64     245.5       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[23]/D
    0:02:10  257878.2      0.64     244.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[22]/D
    0:02:10  257894.7      0.64     244.2       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[22]/D
    0:02:10  257908.3      0.64     244.0       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[22]/D
    0:02:10  257931.9      0.63     243.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:02:10  257947.4      0.63     242.6       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[23]/D
    0:02:10  257961.2      0.63     242.3       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[23]/D
    0:02:10  257976.1      0.63     241.7       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[22]/D
    0:02:10  258001.9      0.62     240.6       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:10  258022.1      0.62     238.6       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:10  258039.1      0.62     237.1       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[22]/D
    0:02:10  258057.5      0.62     236.4       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[23]/D
    0:02:10  258066.8      0.62     236.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[22]/D
    0:02:10  258091.5      0.62     235.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:02:10  258110.4      0.62     234.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:02:11  258128.3      0.61     234.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[22]/D
    0:02:11  258145.8      0.61     234.2       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[22]/D
    0:02:11  258170.0      0.61     233.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[22]/D
    0:02:11  258188.6      0.61     233.3       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[23]/D
    0:02:11  258205.9      0.61     232.9       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[23]/D
    0:02:11  258223.8      0.61     232.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[22]/D
    0:02:11  258241.8      0.61     232.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:02:11  258263.7      0.61     231.7       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[22]/D
    0:02:11  258272.7      0.61     231.5       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:02:11  258285.7      0.60     231.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:02:11  258296.6      0.60     230.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:02:11  258306.5      0.60     230.4       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[22]/D
    0:02:12  258326.2      0.60     229.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:02:12  258337.1      0.60     229.6       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[23]/D
    0:02:12  258353.6      0.59     229.0       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[22]/D
    0:02:12  258367.9      0.59     228.8       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[23]/D
    0:02:12  258377.2      0.59     228.6       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[22]/D
    0:02:12  258389.7      0.59     228.3       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[22]/D
    0:02:12  258393.5      0.59     228.2       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[23]/D
    0:02:12  258407.6      0.58     227.9       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[22]/D
    0:02:12  258424.8      0.58     227.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:02:12  258434.2      0.58     227.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:02:12  258449.6      0.58     226.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:02:12  258449.1      0.58     226.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:02:12  258458.9      0.58     226.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[22]/D
    0:02:13  258469.8      0.58     226.0       0.0 path/path/path/genblk1.add_in_reg[23]/D
    0:02:13  258478.0      0.58     225.7       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[23]/D
    0:02:13  258484.7      0.57     225.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:02:13  258492.7      0.57     225.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:02:13  258509.7      0.57     225.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:02:13  258526.7      0.57     224.7      24.2 path/genblk1[2].path/path/genblk1.add_in_reg[22]/D
    0:02:13  258531.5      0.57     224.7      24.2 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:02:13  258541.6      0.57     224.3      24.2 path/genblk1[10].path/path/genblk1.add_in_reg[22]/D
    0:02:13  258549.1      0.57     224.1      24.2 path/genblk1[22].path/path/genblk1.add_in_reg[22]/D
    0:02:13  258555.2      0.57     224.0      24.2 path/genblk1[26].path/path/genblk1.add_in_reg[22]/D
    0:02:13  258570.9      0.57     223.6      24.2 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:02:13  258593.5      0.57     223.2      24.2 path/genblk1[31].path/path/genblk1.add_in_reg[23]/D
    0:02:13  258611.3      0.56     222.9      24.2 path/genblk1[30].path/path/genblk1.add_in_reg[23]/D
    0:02:13  258629.1      0.56     222.5      24.2 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:02:14  258644.6      0.56     222.2      24.2 path/genblk1[23].path/path/genblk1.add_in_reg[23]/D
    0:02:14  258653.3      0.56     221.9      24.2 path/genblk1[26].path/path/genblk1.add_in_reg[22]/D
    0:02:14  258666.6      0.56     221.5      24.2 path/genblk1[20].path/path/genblk1.add_in_reg[23]/D
    0:02:14  258674.1      0.55     221.2      24.2 path/genblk1[21].path/path/genblk1.add_in_reg[23]/D
    0:02:14  258686.9      0.55     221.0      24.2 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:02:14  258693.8      0.55     220.9      24.2 path/genblk1[13].path/path/genblk1.add_in_reg[22]/D
    0:02:14  258710.5      0.55     220.5      24.2 path/genblk1[29].path/path/genblk1.add_in_reg[22]/D
    0:02:14  258726.8      0.55     220.2      24.2 path/genblk1[5].path/path/genblk1.add_in_reg[22]/D
    0:02:14  258733.9      0.55     219.9      24.2 path/genblk1[26].path/path/genblk1.add_in_reg[22]/D
    0:02:14  258783.7      0.55     218.7      96.9 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:14  258836.3      0.55     217.8     193.7 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:14  258859.2      0.55     217.3     218.0 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:02:14  258864.5      0.55     217.2     218.0 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:02:14  258874.4      0.55     217.0     218.0 path/genblk1[28].path/path/genblk1.add_in_reg[23]/D
    0:02:14  258886.6      0.54     216.7     218.0 path/genblk1[22].path/path/genblk1.add_in_reg[23]/D
    0:02:14  258893.8      0.54     216.6     218.0 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:02:15  258936.9      0.54     214.5     218.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:15  258994.4      0.54     211.3     218.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:15  259004.5      0.54     211.0     218.0 path/genblk1[27].path/path/genblk1.add_in_reg[23]/D
    0:02:15  259010.8      0.54     210.6     218.0 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:02:15  259018.0      0.54     210.4     218.0 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:02:15  259028.4      0.54     210.0     218.0 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:02:15  259069.1      0.54     209.8     314.8 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:15  259118.6      0.54     209.5     435.9 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:15  259139.3      0.53     209.2     460.1 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:02:15  259145.7      0.53     209.1     460.1 path/genblk1[24].path/path/genblk1.add_in_reg[23]/D
    0:02:15  259152.6      0.53     208.8     460.1 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:02:15  259170.2      0.53     208.3     460.1 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:02:15  259179.5      0.53     208.1     460.1 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:02:15  259184.0      0.53     208.0     460.1 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:02:15  259211.9      0.53     206.5     460.1 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:15  259244.9      0.53     204.7     460.1 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:16  259263.3      0.53     203.7     460.1 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:16  259274.5      0.53     203.5     460.1 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:02:16  259287.8      0.53     203.3     460.1 path/genblk1[20].path/path/genblk1.add_in_reg[23]/D
    0:02:16  259298.9      0.53     203.0     460.1 path/genblk1[23].path/path/genblk1.add_in_reg[23]/D
    0:02:16  259303.2      0.53     202.9     460.1 path/genblk1[27].path/path/genblk1.add_in_reg[23]/D
    0:02:16  259310.6      0.53     202.6     460.1 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:02:16  259321.3      0.53     202.4     460.1 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:02:16  259329.8      0.53     202.3     460.1 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:02:16  259336.4      0.52     202.1     460.1 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:02:16  259352.4      0.52     201.6     460.1 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:16  259356.9      0.52     201.4     460.1 path/genblk1[29].path/path/genblk1.add_in_reg[22]/D
    0:02:16  259383.0      0.52     200.9     484.3 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:16  259406.7      0.52     200.3     508.6 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:16  259422.1      0.52     199.7     508.6 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:16  259429.3      0.52     199.5     508.6 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:02:17  259452.7      0.52     199.0     532.8 path/genblk1[14].path/path/genblk1.add_in_reg[22]/D
    0:02:17  259458.3      0.52     198.7     532.8 path/genblk1[21].path/path/genblk1.add_in_reg[23]/D
    0:02:17  259465.2      0.52     198.5     532.8 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:02:17  259466.0      0.52     198.5     532.8 path/genblk1[13].path/path/genblk1.add_in_reg[22]/D
    0:02:17  259475.8      0.52     198.3     532.8 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:02:17  259476.6      0.52     198.2     532.8 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:02:17  259482.5      0.52     198.0     532.8 path/genblk1[25].path/path/genblk1.add_in_reg[23]/D
    0:02:17  259492.3      0.52     197.9     532.8 path/path/path/genblk1.add_in_reg[23]/D
    0:02:17  259503.7      0.52     197.7     532.8 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:02:17  259509.1      0.52     197.5     532.8 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:17  259518.6      0.52     196.9     532.8 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:17  259553.5      0.51     194.8     532.8 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:17  259564.1      0.51     194.4     532.8 path/genblk1[31].path/path/genblk1.add_in_reg[23]/D
    0:02:17  259575.6      0.51     194.2     532.8 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:02:17  259583.5      0.51     193.8     532.8 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:17  259595.5      0.51     193.2     532.8 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:17  259604.3      0.51     192.9     532.8 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:02:18  259606.4      0.51     192.7     532.8 path/genblk1[10].path/path/genblk1.add_in_reg[22]/D
    0:02:18  259613.1      0.51     192.5     532.8 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:02:18  259616.3      0.51     192.4     532.8 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:02:18  259617.1      0.51     192.4     532.8 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:02:18  259638.6      0.51     191.6     557.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:18  259648.2      0.51     191.1     557.0 path/genblk1[24].path/path/genblk1.add_in_reg[23]/D
    0:02:18  259649.2      0.50     191.1     557.0 path/genblk1[29].path/path/genblk1.add_in_reg[22]/D
    0:02:18  259662.3      0.50     190.4     557.0 path/genblk1[24].path/path/genblk1.add_in_reg[23]/D
    0:02:18  259672.4      0.50     190.3     557.0 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:02:18  259672.9      0.50     190.3     557.0 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:02:18  259685.2      0.50     189.8     557.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:18  259706.2      0.50     189.4     557.0 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:02:18  259725.9      0.50     189.1     557.0 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:02:18  259727.2      0.50     189.1     557.0 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:02:18  259741.8      0.50     188.8     557.0 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:02:19  259751.9      0.50     188.5     557.0 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:02:19  259763.6      0.50     188.1     557.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:19  259791.8      0.50     187.5     581.2 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:19  259802.5      0.50     187.0     581.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:19  259819.8      0.50     186.3     581.2 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:19  259832.5      0.50     186.0     581.2 path/path/path/genblk1.add_in_reg[23]/D
    0:02:19  259848.2      0.50     185.8     581.2 path/genblk1[21].path/path/genblk1.add_in_reg[23]/D
    0:02:19  259857.0      0.50     185.6     581.2 path/genblk1[25].path/path/genblk1.add_in_reg[23]/D
    0:02:19  259897.4      0.50     184.5     629.6 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:19  259901.4      0.50     184.4     629.6 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:02:19  259919.2      0.50     183.6     629.6 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:19  259935.2      0.50     182.9     629.6 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:19  259944.8      0.50     182.7     629.6 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:02:19  259954.9      0.50     182.5     629.6 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:02:19  259964.2      0.50     182.2     629.6 path/genblk1[23].path/path/genblk1.add_in_reg[23]/D
    0:02:19  259969.8      0.50     182.1     629.6 path/genblk1[29].path/path/genblk1.add_in_reg[22]/D
    0:02:19  259978.6      0.49     182.0     629.6 path/genblk1[30].path/path/genblk1.add_in_reg[23]/D
    0:02:20  260000.4      0.49     181.1     629.6 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:20  260011.8      0.49     180.7     629.6 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:20  260022.2      0.49     180.5     629.6 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:02:20  260022.2      0.49     180.5     629.6 path/genblk1[22].path/path/genblk1.add_in_reg[23]/D
    0:02:20  260028.8      0.49     180.1     629.6 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:02:20  260040.8      0.49     179.6     629.6 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:20  260051.7      0.49     179.1     629.6 path/genblk1[26].path/path/genblk1.add_in_reg[22]/D
    0:02:20  260074.8      0.49     178.2     629.6 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:20  260077.0      0.49     178.2     629.6 path/genblk1[23].path/path/genblk1.add_in_reg[23]/D
    0:02:20  260078.3      0.49     178.2     629.6 path/genblk1[20].path/path/genblk1.add_in_reg[23]/D
    0:02:20  260080.4      0.49     178.0     629.6 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:02:20  260086.5      0.49     177.9     629.6 path/genblk1[26].path/path/genblk1.add_in_reg[22]/D
    0:02:20  260087.1      0.49     177.9     629.6 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:02:20  260089.5      0.49     177.9     629.6 path/genblk1[27].path/path/genblk1.add_in_reg[23]/D
    0:02:20  260109.4      0.49     177.2     629.6 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:20  260110.2      0.49     177.1     629.6 path/genblk1[26].path/path/genblk1.add_in_reg[22]/D
    0:02:20  260112.1      0.49     177.1     629.6 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:02:21  260129.4      0.48     176.5     629.6 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:02:21  260145.6      0.48     176.1     629.6 path/genblk1[22].path/path/genblk1.add_in_reg[23]/D
    0:02:21  260156.8      0.48     175.9     629.6 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:02:21  260176.5      0.48     175.6     629.6 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:02:21  260199.6      0.48     174.7     629.6 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:21  260218.5      0.48     174.5     629.6 path/genblk1[28].path/path/genblk1.add_in_reg[23]/D
    0:02:21  260232.6      0.48     173.9     629.6 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:21  260246.4      0.48     173.4     629.6 path/genblk1[24].path/path/genblk1.add_in_reg[23]/D
    0:02:21  260248.8      0.48     173.4     629.6 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:02:21  260264.5      0.48     173.0     629.6 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:02:21  260274.1      0.48     172.8     629.6 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:02:21  260276.2      0.48     172.8     629.6 path/genblk1[29].path/path/genblk1.add_in_reg[22]/D
    0:02:21  260277.8      0.48     172.7     629.6 path/genblk1[26].path/path/genblk1.add_in_reg[22]/D
    0:02:21  260284.2      0.48     172.6     629.6 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:02:22  260292.7      0.48     172.0     629.6 path/genblk1[25].path/path/genblk1.add_in_reg[23]/D
    0:02:22  260294.8      0.48     172.0     629.6 path/genblk1[25].path/path/genblk1.add_in_reg[23]/D
    0:02:22  260295.1      0.48     172.0     629.6 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:02:22  260295.1      0.48     171.9     629.6 path/genblk1[20].path/path/genblk1.add_in_reg[23]/D
    0:02:22  260298.0      0.48     171.7     629.6 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:02:22  260303.9      0.48     171.5     629.6 path/genblk1[26].path/path/genblk1.add_in_reg[23]/D
    0:02:22  260316.6      0.47     171.2     629.6 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:22  260325.7      0.47     170.8     629.6 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:22  260328.9      0.47     170.7     629.6 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:02:22  260328.9      0.47     170.7     629.6 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:02:22  260330.2      0.47     170.7     629.6 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:02:22  260342.4      0.47     170.5     629.6 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:02:22  260342.4      0.47     170.5     629.6 path/genblk1[30].path/path/genblk1.add_in_reg[23]/D
    0:02:22  260354.9      0.47     170.2     629.6 path/genblk1[20].path/path/genblk1.add_in_reg[23]/D
    0:02:23  260364.5      0.47     170.0     629.6 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:02:23  260371.2      0.47     169.9     629.6 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:02:23  260373.8      0.47     169.8     629.6 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:02:23  260390.9      0.47     169.5     629.6 path/genblk1[25].path/path/genblk1.add_in_reg[23]/D
    0:02:23  260400.2      0.47     169.4     629.6 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:02:23  260418.8      0.47     168.6     629.6 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:23  260440.3      0.47     167.9     629.6 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:23  260461.3      0.47     167.1     629.6 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:23  260461.3      0.47     167.1     629.6 path/genblk1[30].path/path/genblk1.add_in_reg[23]/D
    0:02:23  260461.3      0.47     167.0     629.6 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:02:23  260479.7      0.47     166.7     653.9 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:23  260481.0      0.47     166.6     653.9 path/genblk1[29].path/path/genblk1.add_in_reg[22]/D
    0:02:23  260486.9      0.47     166.5     653.9 path/genblk1[24].path/path/genblk1.add_in_reg[23]/D
    0:02:23  260502.0      0.47     165.8     653.9 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:23  260507.6      0.47     165.7     653.9 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:02:23  260518.5      0.47     165.5     653.9 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:02:23  260524.1      0.47     165.3     653.9 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:02:24  260528.4      0.47     165.2     653.9 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:02:24  260544.3      0.46     164.6     653.9 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:24  260554.7      0.46     164.5     653.9 path/genblk1[21].path/path/genblk1.add_in_reg[23]/D
    0:02:24  260556.0      0.46     164.3     653.9 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:24  260559.5      0.46     164.2     653.9 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:02:24  260560.3      0.46     164.2     653.9 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:02:24  260566.9      0.46     164.1     653.9 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:02:24  260573.1      0.46     163.7     653.9 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:02:24  260579.2      0.46     163.3     653.9 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:24  260598.6      0.46     162.5     653.9 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:24  260600.7      0.46     162.4     653.9 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:02:24  260605.0      0.46     162.3     653.9 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:02:24  260610.8      0.46     162.2     653.9 path/path/path/genblk1.add_in_reg[23]/D
    0:02:24  260615.6      0.46     162.1     653.9 path/path/path/genblk1.add_in_reg[23]/D
    0:02:24  260628.9      0.46     161.4     653.9 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:24  260630.0      0.46     161.3     653.9 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:02:25  260630.0      0.46     161.3     653.9 path/genblk1[20].path/path/genblk1.add_in_reg[23]/D
    0:02:25  260640.1      0.46     161.1     653.9 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:02:25  260656.6      0.46     160.7     653.9 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:25  260669.9      0.46     160.4     653.9 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:02:25  260669.9      0.46     160.3     653.9 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:25  260670.7      0.46     160.3     653.9 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:02:25  260676.5      0.46     160.2     653.9 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:02:25  260688.2      0.46     159.8     653.9 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:02:25  260690.1      0.45     159.8     653.9 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:02:25  260698.3      0.45     159.6     653.9 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:02:25  260705.8      0.45     159.4     653.9 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:25  260713.5      0.45     159.3     653.9 path/genblk1[26].path/path/genblk1.add_in_reg[23]/D
    0:02:25  260726.3      0.45     159.1     653.9 path/genblk1[23].path/path/genblk1.add_in_reg[23]/D
    0:02:25  260727.9      0.45     159.1     653.9 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:02:26  260732.9      0.45     158.9     653.9 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:02:26  260732.9      0.45     158.8     653.9 path/genblk1[20].path/path/genblk1.add_in_reg[23]/D
    0:02:26  260734.5      0.45     158.7     653.9 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:02:26  260740.4      0.45     158.6     653.9 path/genblk1[28].path/path/genblk1.add_in_reg[23]/D
    0:02:26  260751.5      0.45     158.3     653.9 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:02:26  260757.9      0.45     158.2     653.9 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:02:26  260762.5      0.45     158.1     653.9 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:02:26  260771.8      0.45     157.8     653.9 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:02:26  260784.3      0.45     157.7     678.1 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:02:26  260796.5      0.45     157.3     678.1 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:02:26  260803.4      0.45     156.9     678.1 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:26  260808.2      0.45     156.8     678.1 path/genblk1[30].path/path/genblk1.add_in_reg[23]/D
    0:02:26  260807.1      0.45     156.8     678.1 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:02:26  260811.4      0.45     156.7     678.1 path/genblk1[22].path/path/genblk1.add_in_reg[23]/D
    0:02:26  260822.0      0.45     156.3     678.1 path/path/path/genblk1.add_in_reg[23]/D
    0:02:26  260822.8      0.45     156.3     678.1 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:02:27  260829.8      0.45     156.2     678.1 path/genblk1[25].path/path/genblk1.add_in_reg[23]/D
    0:02:27  260839.1      0.45     155.9     678.1 path/genblk1[5].path/path/genblk1.add_in_reg[22]/D
    0:02:27  260852.4      0.45     155.8     702.3 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:02:27  260852.9      0.45     155.7     702.3 path/genblk1[20].path/path/genblk1.add_in_reg[23]/D
    0:02:27  260860.6      0.44     155.6     702.3 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:27  260869.1      0.44     155.3     702.3 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:02:27  260878.4      0.44     155.2     702.3 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:27  260884.8      0.44     155.0     702.3 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:02:27  260893.3      0.44     154.8     702.3 path/genblk1[31].path/path/genblk1.add_in_reg[23]/D
    0:02:27  260898.6      0.44     154.6     702.3 path/genblk1[21].path/path/genblk1.add_in_reg[23]/D
    0:02:27  260908.8      0.44     154.4     702.3 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:02:27  260914.1      0.44     154.2     702.3 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:02:27  260922.9      0.44     154.0     702.3 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:02:27  260930.3      0.44     153.8     702.3 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:27  260937.0      0.44     153.5     702.3 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:28  260946.8      0.44     153.4     702.3 path/genblk1[21].path/path/genblk1.add_in_reg[23]/D
    0:02:28  260954.0      0.44     153.2     702.3 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:02:28  260962.2      0.44     153.0     702.3 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:02:28  260969.1      0.44     152.7     702.3 path/genblk1[22].path/path/genblk1.add_in_reg[23]/D
    0:02:28  260975.3      0.44     152.5     702.3 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:28  260984.8      0.43     152.2     702.3 path/genblk1[27].path/path/genblk1.add_in_reg[23]/D
    0:02:28  260993.6      0.43     152.0     702.3 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:02:28  261002.4      0.43     151.9     702.3 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:02:28  261009.6      0.43     151.6     702.3 path/genblk1[28].path/path/genblk1.add_in_reg[23]/D
    0:02:28  261016.8      0.43     151.3     702.3 path/genblk1[20].path/path/genblk1.add_in_reg[23]/D
    0:02:28  261028.5      0.43     151.0     702.3 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:02:28  261032.4      0.43     150.8     702.3 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:28  261042.0      0.43     150.6     702.3 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:02:28  261054.3      0.43     150.3     702.3 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:28  261062.8      0.43     150.1     702.3 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:28  261068.1      0.43     150.1     702.3 path/genblk1[31].path/path/genblk1.add_in_reg[23]/D
    0:02:29  261078.7      0.43     149.7     702.3 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:02:29  261082.7      0.43     149.7     702.3 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:02:29  261089.6      0.43     149.5     702.3 path/genblk1[5].path/path/genblk1.add_in_reg[22]/D
    0:02:29  261090.4      0.43     149.4     702.3 path/genblk1[24].path/path/genblk1.add_in_reg[23]/D
    0:02:29  261092.6      0.43     149.3     702.3 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:29  261098.7      0.43     149.1     702.3 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:29  261105.6      0.43     148.8     702.3 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:29  261112.5      0.43     148.6     702.3 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:29  261117.8      0.43     148.4     702.3 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:02:29  261123.9      0.43     148.2     702.3 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:02:29  261129.3      0.43     148.0     702.3 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:29  261137.5      0.43     147.8     702.3 path/genblk1[31].path/path/genblk1.add_in_reg[23]/D
    0:02:29  261142.8      0.43     147.7     702.3 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:02:29  261147.6      0.43     147.5     702.3 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:02:29  261154.3      0.42     147.3     702.3 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:29  261158.5      0.42     147.2     702.3 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:30  261163.1      0.42     146.9     702.3 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:30  261166.5      0.42     146.8     702.3 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:02:30  261171.3      0.42     146.7     702.3 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:02:30  261177.4      0.42     146.5     702.3 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:02:30  261188.3      0.42     146.2     702.3 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:30  261188.3      0.42     146.2     702.3 path/genblk1[5].path/path/genblk1.add_in_reg[22]/D
    0:02:30  261195.5      0.42     146.0     702.3 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:02:30  261204.8      0.42     145.9     702.3 path/genblk1[28].path/path/genblk1.add_in_reg[23]/D
    0:02:30  261210.9      0.42     145.6     702.3 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:02:30  261222.1      0.42     145.4     702.3 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:30  261229.6      0.42     145.1     702.3 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:30  261239.7      0.42     144.8     702.3 path/genblk1[28].path/path/genblk1.add_in_reg[23]/D
    0:02:30  261247.4      0.42     144.6     702.3 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:30  261251.4      0.42     144.4     702.3 path/genblk1[28].path/path/genblk1.add_in_reg[23]/D
    0:02:30  261261.5      0.42     144.1     702.3 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:02:30  261267.6      0.42     144.0     702.3 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:02:30  261274.0      0.42     143.8     702.3 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:02:31  261283.5      0.42     143.6     702.3 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:02:31  261288.1      0.42     143.5     702.3 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:02:31  261293.7      0.42     143.3     702.3 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:31  261299.8      0.42     143.2     702.3 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:31  261308.6      0.42     143.1     702.3 path/genblk1[31].path/path/genblk1.add_in_reg[23]/D
    0:02:31  261320.3      0.42     142.8     702.3 path/genblk1[20].path/path/genblk1.add_in_reg[23]/D
    0:02:31  261329.3      0.41     142.6     702.3 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:02:31  261337.8      0.41     142.3     702.3 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:02:31  261342.3      0.41     142.3     702.3 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:02:31  261352.7      0.41     142.1     702.3 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:31  261359.4      0.41     142.0     702.3 path/genblk1[25].path/path/genblk1.add_in_reg[23]/D
    0:02:31  261365.5      0.41     142.0     702.3 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:02:31  261368.7      0.41     142.0     702.3 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:02:31  261371.9      0.41     141.9     702.3 path/genblk1[20].path/path/genblk1.add_in_reg[23]/D
    0:02:31  261379.3      0.41     141.8     702.3 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:02:31  261382.8      0.41     141.8     702.3 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:31  261382.8      0.41     141.8     702.3 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:02:32  261386.8      0.41     141.6     702.3 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:32  261394.2      0.41     141.4     702.3 path/genblk1[26].path/path/genblk1.add_in_reg[23]/D
    0:02:32  261397.9      0.41     141.3     702.3 path/genblk1[21].path/path/genblk1.add_in_reg[23]/D
    0:02:32  261400.9      0.41     141.1     702.3 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:32  261406.7      0.41     141.0     702.3 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:02:32  261415.0      0.41     140.9     702.3 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:32  261425.1      0.41     140.5     702.3 path/genblk1[24].path/path/genblk1.add_in_reg[23]/D
    0:02:32  261433.8      0.41     140.3     702.3 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:02:32  261441.6      0.41     140.0     702.3 path/genblk1[21].path/path/genblk1.add_in_reg[23]/D
    0:02:32  261449.5      0.41     139.9     702.3 path/genblk1[22].path/path/genblk1.add_in_reg[23]/D
    0:02:32  261455.1      0.41     139.8     702.3 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:02:32  261457.2      0.41     139.6     702.3 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:02:32  261466.8      0.41     139.6     702.3 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:32  261469.5      0.41     139.5     702.3 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:02:32  261474.5      0.41     139.5     702.3 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:02:32  261483.3      0.41     139.4     702.3 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:32  261486.5      0.41     139.3     702.3 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:33  261490.2      0.41     139.3     702.3 path/genblk1[24].path/path/genblk1.add_in_reg[23]/D
    0:02:33  261494.8      0.40     139.2     702.3 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:33  261499.3      0.40     139.1     702.3 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:33  261505.9      0.40     139.0     702.3 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:02:33  261513.6      0.40     138.9     702.3 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:02:33  261521.9      0.40     138.7     702.3 path/genblk1[25].path/path/genblk1.add_in_reg[23]/D
    0:02:33  261528.0      0.40     138.5     702.3 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:02:33  261533.9      0.40     138.3     702.3 path/genblk1[22].path/path/genblk1.add_in_reg[23]/D
    0:02:33  261540.5      0.40     138.1     702.3 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:02:33  261548.2      0.40     138.0     702.3 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:33  261553.0      0.40     137.9     702.3 path/genblk1[20].path/path/genblk1.add_in_reg[23]/D
    0:02:33  261564.2      0.40     137.8     702.3 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:33  261568.7      0.40     137.8     702.3 path/genblk1[21].path/path/genblk1.add_in_reg[23]/D
    0:02:33  261577.2      0.40     137.6     702.3 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:02:33  261577.2      0.40     137.6     702.3 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:33  261581.2      0.40     137.5     702.3 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:33  261588.1      0.40     137.4     702.3 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:02:33  261594.0      0.40     137.5     702.3 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:02:34  261606.2      0.40     137.2     702.3 path/genblk1[23].path/path/genblk1.add_in_reg[23]/D
    0:02:34  261610.5      0.40     137.1     702.3 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:02:34  261616.0      0.40     137.1     702.3 path/genblk1[28].path/path/genblk1.add_in_reg[23]/D
    0:02:34  261624.0      0.40     136.9     702.3 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:34  261628.8      0.40     136.9     702.3 path/genblk1[5].path/path/genblk1.add_in_reg[22]/D
    0:02:34  261631.7      0.40     136.9     702.3 path/genblk1[21].path/path/genblk1.add_in_reg[23]/D
    0:02:34  261631.7      0.40     136.9     702.3 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:02:34  261632.0      0.40     136.8     702.3 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:02:34  261638.7      0.40     136.7     702.3 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:02:34  261644.8      0.40     136.6     702.3 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:02:34  261649.6      0.40     136.5     702.3 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:02:34  261655.9      0.40     136.2     702.3 path/genblk1[31].path/path/genblk1.add_in_reg[23]/D
    0:02:34  261659.9      0.40     136.0     702.3 path/genblk1[5].path/path/genblk1.add_in_reg[22]/D
    0:02:34  261667.1      0.40     136.0     702.3 path/genblk1[5].path/path/genblk1.add_in_reg[22]/D
    0:02:34  261674.6      0.40     135.8     702.3 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:02:34  261677.8      0.40     135.7     702.3 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:02:34  261680.4      0.40     135.6     702.3 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:02:34  261684.4      0.40     135.5     702.3 path/genblk1[29].path/path/genblk1.add_in_reg[23]/D
    0:02:34  261684.4      0.40     135.5     702.3 path/genblk1[29].path/path/genblk1.add_in_reg[23]/D
    0:02:35  261686.5      0.40     135.4     702.3 path/genblk1[29].path/path/genblk1.add_in_reg[23]/D
    0:02:35  261688.9      0.40     135.4     702.3 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:35  261690.8      0.40     135.3     702.3 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:02:35  261695.1      0.39     135.3     702.3 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:35  261695.1      0.39     135.3     702.3 path/genblk1[24].path/path/genblk1.add_in_reg[23]/D
    0:02:35  261700.9      0.39     135.1     702.3 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:35  261704.1      0.39     135.1     702.3 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:35  261706.5      0.39     135.0     702.3                          
    0:02:37  261609.7      0.39     135.0     702.3                          
    0:02:37  261612.9      0.39     135.0     702.3                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:37  261612.9      0.39     135.0     702.3                          
    0:02:38  261610.7      0.39     134.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:02:38  261620.3      0.39     134.5       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:38  261622.7      0.39     134.3       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:38  261623.2      0.39     134.2       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[23]/D
    0:02:38  261632.5      0.39     133.9       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:02:38  261633.1      0.39     133.7       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[23]/D
    0:02:38  261635.2      0.39     133.7       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:38  261642.4      0.39     133.3       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:38  261642.4      0.39     133.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:02:38  261642.4      0.39     133.2       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[23]/D
    0:02:38  261642.4      0.39     133.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:02:38  261643.4      0.39     133.2       0.0 path/path/path/genblk1.add_in_reg[23]/D
    0:02:38  261653.6      0.39     132.8       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:38  261658.3      0.39     132.5       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:38  261658.3      0.39     132.5       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[23]/D
    0:02:38  261670.8      0.39     132.0       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:38  261674.6      0.39     131.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:02:38  261677.0      0.39     131.9       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[23]/D
    0:02:39  261684.7      0.39     131.7       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:39  261686.3      0.39     131.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:02:39  261691.1      0.39     131.4       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:39  261694.0      0.39     131.1       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:39  261695.3      0.39     131.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:02:39  261694.8      0.39     131.1       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[23]/D
    0:02:39  261698.2      0.39     130.8       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:39  261705.7      0.39     130.6       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[23]/D
    0:02:39  261716.1      0.39     130.3       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[23]/D
    0:02:39  261729.4      0.39     129.7       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:39  261738.7      0.39     129.5       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[23]/D
    0:02:39  261744.5      0.39     129.4       0.0                          
    0:02:39  261744.5      0.39     129.4       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:39  261744.5      0.39     129.4       0.0                          
    0:02:40  261744.5      0.39     129.4       0.0                          
    0:02:46  260969.1      0.39     129.2       0.0                          
    0:02:48  260896.5      0.39     129.2       0.0                          
    0:02:50  260833.2      0.39     129.2       0.0                          
    0:02:50  260805.0      0.39     129.2       0.0                          
    0:02:51  260787.5      0.39     129.2       0.0                          
    0:02:51  260769.9      0.39     129.2       0.0                          
    0:02:51  260752.3      0.39     129.2       0.0                          
    0:02:51  260734.8      0.39     129.2       0.0                          
    0:02:52  260717.2      0.39     129.2       0.0                          
    0:02:52  260699.7      0.39     129.3       0.0                          
    0:02:52  260699.7      0.39     129.3       0.0                          
    0:02:53  260699.7      0.39     129.3       0.0                          
    0:02:54  260621.7      0.40     130.4       0.0                          
    0:02:54  260621.2      0.40     130.4       0.0                          
    0:02:54  260621.2      0.40     130.4       0.0                          
    0:02:54  260621.2      0.40     130.4       0.0                          
    0:02:54  260621.2      0.40     130.4       0.0                          
    0:02:54  260621.2      0.40     130.4       0.0                          
    0:02:54  260621.2      0.40     130.4       0.0                          
    0:02:54  260629.2      0.39     130.1       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:02:54  260643.8      0.39     129.6       0.0 path/path/path/genblk1.add_in_reg[23]/D
    0:02:55  260644.6      0.39     129.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:02:55  260646.2      0.39     129.4       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:55  260655.3      0.39     129.4       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[23]/D
    0:02:55  260659.0      0.39     129.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:02:55  260659.0      0.39     129.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:02:55  260663.0      0.39     129.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:02:55  260670.7      0.39     128.6       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:55  260671.5      0.39     128.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[22]/D
    0:02:55  260673.6      0.39     128.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:02:55  260675.7      0.39     128.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:02:55  260686.4      0.39     128.1       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[23]/D
    0:02:55  260689.6      0.39     128.1       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[23]/D
    0:02:55  260698.1      0.39     128.1       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[23]/D
    0:02:55  260699.1      0.39     128.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:02:55  260704.5      0.39     127.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:02:56  260705.5      0.39     127.7       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:02:56  260711.4      0.39     127.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:02:56  260717.0      0.39     127.3       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:56  260723.1      0.39     127.1       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:56  260728.1      0.39     126.9       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:56  260738.8      0.39     126.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:02:56  260743.6      0.39     126.7       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:02:56  260747.0      0.39     126.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:02:56  260756.6      0.39     126.3       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[22]/D
    0:02:56  260769.4      0.38     125.8       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:56  260769.1      0.38     125.8       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[23]/D
    0:02:56  260773.4      0.38     125.8       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[23]/D
    0:02:57  260780.5      0.38     125.6       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:02:57  260782.1      0.38     125.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:02:57  260783.5      0.38     125.5       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[23]/D
    0:02:57  260788.0      0.38     125.4       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[23]/D
    0:02:57  260793.0      0.38     125.2       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:02:57  260796.0      0.38     125.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:02:57  260797.8      0.38     125.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:02:57  260800.2      0.38     125.1       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[23]/D
    0:02:57  260801.3      0.38     125.1       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[23]/D
    0:02:57  260806.3      0.38     125.0       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:57  260811.7      0.38     125.0       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:02:57  260819.4      0.38     124.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:02:57  260822.8      0.38     124.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:02:57  260823.4      0.38     124.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:02:58  260823.1      0.38     124.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:02:58  260826.3      0.38     124.5       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[23]/D
    0:02:58  260832.1      0.38     124.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:02:58  260833.2      0.38     124.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:02:58  260834.8      0.38     124.4       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:58  260838.5      0.38     124.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:02:58  260845.7      0.38     124.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:02:58  260848.6      0.38     124.4       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[23]/D
    0:02:58  260850.2      0.38     124.4       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:02:58  260855.3      0.38     124.3       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[23]/D
    0:02:58  260863.8      0.38     124.0       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:58  260867.5      0.38     124.0       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[23]/D
    0:02:58  260875.0      0.38     123.8       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:59  260875.0      0.38     123.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:02:59  260876.0      0.38     123.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:02:59  260877.9      0.38     123.7       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[23]/D
    0:02:59  260881.6      0.38     123.7       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[23]/D
    0:02:59  260890.4      0.38     123.5       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:59  260906.1      0.38     123.1       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:59  260906.4      0.38     123.1       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[23]/D
    0:02:59  260911.4      0.38     123.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:02:59  260917.0      0.38     123.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:02:59  260917.0      0.38     122.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:02:59  260923.1      0.38     122.8       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:02:59  260923.7      0.38     122.8       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:00  260934.3      0.38     122.3       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:00  260934.3      0.38     122.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:03:00  260934.3      0.37     122.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:03:00  260940.4      0.37     122.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:03:00  260953.2      0.37     121.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:03:00  260959.3      0.37     121.9       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:03:00  260961.4      0.37     121.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:03:00  260962.5      0.37     121.7       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[23]/D
    0:03:00  260962.5      0.37     121.7       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[23]/D
    0:03:00  260963.3      0.37     121.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:03:00  260966.2      0.37     121.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:03:00  260970.7      0.37     121.5       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[23]/D
    0:03:00  260973.9      0.37     121.5       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:03:00  260982.2      0.37     121.4       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:01  260984.0      0.37     121.3       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[23]/D
    0:03:01  260988.0      0.37     121.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:03:01  260992.8      0.37     121.1       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:01  261009.0      0.37     120.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:03:01  261012.5      0.37     120.7       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:01  261013.3      0.37     120.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:03:02  260984.6      0.37     120.6       0.0                          
    0:03:02  260935.9      0.37     120.6       0.0                          
    0:03:08  260859.0      0.37     120.6       0.0                          
    0:03:08  260748.9      0.37     120.6       0.0                          
    0:03:09  260638.0      0.37     120.6       0.0                          
    0:03:09  260527.0      0.37     120.6       0.0                          
    0:03:10  260414.5      0.37     120.6       0.0                          
    0:03:10  260303.6      0.37     120.6       0.0                          
    0:03:11  260192.7      0.37     120.6       0.0                          
    0:03:11  260081.8      0.37     120.6       0.0                          
    0:03:12  259970.8      0.37     120.6       0.0                          
    0:03:12  259859.9      0.37     120.6       0.0                          
    0:03:13  259749.0      0.37     120.6       0.0                          
    0:03:13  259638.1      0.37     120.6       0.0                          
    0:03:14  259560.9      0.37     120.6       0.0                          
    0:03:14  259516.2      0.37     120.5       0.0                          
    0:03:14  259472.4      0.37     120.5       0.0                          
    0:03:14  259420.0      0.37     120.4       0.0                          
    0:03:15  259377.7      0.37     120.4       0.0                          
    0:03:15  259340.2      0.37     120.4       0.0                          
    0:03:15  259297.1      0.37     120.4       0.0                          
    0:03:15  259247.6      0.37     120.2       0.0                          
    0:03:16  259202.6      0.37     120.2       0.0                          
    0:03:16  259159.5      0.37     120.2       0.0                          
    0:03:16  259119.6      0.37     120.2       0.0                          
    0:03:17  259074.7      0.37     120.1       0.0                          
    0:03:17  259024.4      0.37     120.1       0.0                          
    0:03:17  258977.3      0.37     120.1       0.0                          
    0:03:18  258922.3      0.37     120.1       0.0                          
    0:03:18  258844.1      0.37     120.1       0.0                          
    0:03:19  258768.3      0.37     120.1       0.0                          
    0:03:19  258689.3      0.37     120.1       0.0                          
    0:03:19  258603.9      0.37     120.1       0.0                          
    0:03:20  258529.7      0.37     120.1       0.0                          
    0:03:20  258446.7      0.37     120.1       0.0                          
    0:03:21  258364.5      0.37     120.1       0.0                          
    0:03:21  258312.1      0.37     120.1       0.0                          
    0:03:22  258302.0      0.37     120.1       0.0                          
    0:03:22  258292.6      0.37     120.1       0.0                          
    0:03:23  258290.8      0.37     120.1       0.0                          
    0:03:23  258289.2      0.37     120.0       0.0                          
    0:03:25  258288.4      0.37     120.0       0.0                          
    0:03:25  258286.3      0.37     120.0       0.0                          
    0:03:27  258285.5      0.37     120.0       0.0                          
    0:03:29  258283.9      0.37     120.0       0.0                          
    0:03:30  258275.6      0.37     119.9       0.0                          
    0:03:30  258241.8      0.38     120.6       0.0                          
    0:03:30  258241.3      0.38     120.6       0.0                          
    0:03:30  258241.3      0.38     120.6       0.0                          
    0:03:30  258241.3      0.38     120.6       0.0                          
    0:03:31  258241.3      0.38     120.6       0.0                          
    0:03:31  258241.3      0.38     120.6       0.0                          
    0:03:31  258241.3      0.38     120.6       0.0                          
    0:03:31  258242.4      0.38     120.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:03:31  258246.4      0.37     120.5       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:03:31  258254.9      0.37     120.4       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[22]/D
    0:03:31  258259.9      0.37     120.3       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:31  258261.8      0.37     120.2       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[23]/D
    0:03:31  258271.1      0.37     120.0       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:31  258283.3      0.37     119.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:03:31  258293.4      0.37     119.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:03:31  258294.0      0.37     119.3       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[23]/D
    0:03:31  258307.0      0.37     118.9       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:31  258311.0      0.37     118.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:03:32  258315.0      0.37     118.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:03:32  258318.2      0.37     118.8       0.0 path/path/path/genblk1.add_in_reg[23]/D
    0:03:32  258325.9      0.37     118.5       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:32  258335.2      0.37     118.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:03:32  258336.0      0.37     118.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:03:32  258337.1      0.37     118.3       0.0                          
    0:03:32  258340.0      0.37     118.2       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[23]/D
    0:03:32  258341.3      0.37     118.2       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[23]/D
    0:03:32  258348.5      0.37     118.0       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[23]/D
    0:03:32  258349.8      0.37     118.0       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[23]/D
    0:03:33  258357.5      0.37     117.7       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:33  258365.0      0.37     117.4       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[23]/D
    0:03:33  258372.2      0.37     117.3       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[23]/D
    0:03:33  258372.2      0.37     117.3       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[23]/D
    0:03:33  258376.2      0.37     117.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:03:33  258377.0      0.37     117.2       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[23]/D
    0:03:33  258379.1      0.37     117.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:03:33  258384.7      0.37     117.0       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[23]/D
    0:03:33  258391.9      0.37     116.9       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[23]/D
    0:03:33  258399.0      0.36     116.6       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:34  258406.0      0.36     116.4       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:34  258409.7      0.36     116.4       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[23]/D
    0:03:34  258416.3      0.36     116.3       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[23]/D
    0:03:34  258420.6      0.36     116.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:03:34  258426.7      0.36     116.1       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[23]/D
    0:03:34  258433.1      0.36     116.0       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[23]/D
    0:03:34  258439.5      0.36     115.9       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[23]/D
    0:03:34  258446.4      0.36     115.8       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[23]/D
    0:03:34  258454.6      0.36     115.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:03:34  258461.3      0.36     115.4       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[23]/D
    0:03:34  258464.2      0.36     115.2       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:34  258470.6      0.36     115.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:03:34  258473.8      0.36     115.0       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[23]/D
    0:03:34  258478.3      0.36     114.7       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:34  258485.8      0.36     114.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:03:34  258488.2      0.36     114.5       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:35  258496.7      0.36     114.3       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[23]/D
    0:03:35  258496.9      0.36     114.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:03:35  258502.5      0.36     114.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:03:35  258504.9      0.36     114.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:03:35  258507.0      0.36     114.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:03:35  258514.2      0.36     114.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:03:35  258519.3      0.36     113.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:03:35  258523.3      0.36     113.8       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[23]/D
    0:03:35  258529.9      0.36     113.8       0.0 path/path/path/genblk1.add_in_reg[23]/D
    0:03:35  258535.0      0.36     113.6       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:35  258540.3      0.35     113.6       0.0 path/path/path/genblk1.add_in_reg[23]/D
    0:03:35  258543.5      0.35     113.5       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[23]/D
    0:03:35  258547.2      0.35     113.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:03:35  258552.3      0.35     113.4       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[23]/D
    0:03:35  258556.5      0.35     113.3       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:03:35  258563.7      0.35     113.1       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[23]/D
    0:03:36  258568.0      0.35     113.0       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[23]/D
    0:03:36  258571.1      0.35     113.0       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[23]/D
    0:03:36  258575.1      0.35     112.9       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:36  258580.7      0.35     112.8       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:36  258582.3      0.35     112.7       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[23]/D
    0:03:36  258591.1      0.35     112.6       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:36  258593.5      0.35     112.6       0.0 path/path/path/genblk1.add_in_reg[23]/D
    0:03:36  258604.1      0.35     112.5       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[23]/D
    0:03:36  258611.3      0.35     112.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:03:36  258615.0      0.35     112.3       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:36  258617.7      0.35     112.2       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:03:36  258627.3      0.35     112.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:03:36  258633.7      0.35     111.9       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:36  258643.5      0.35     111.8       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:36  258649.1      0.35     111.7       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[23]/D
    0:03:36  258653.9      0.35     111.6       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:03:36  258655.5      0.35     111.5       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[23]/D
    0:03:37  258658.7      0.35     111.4       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[23]/D
    0:03:37  258664.0      0.35     111.3       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:37  258666.4      0.35     111.2       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:37  258679.4      0.35     111.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:03:37  258681.3      0.35     111.0       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[23]/D
    0:03:37  258685.8      0.35     111.0       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:03:37  258689.0      0.35     110.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:03:37  258693.5      0.35     110.8       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:37  258697.0      0.35     110.8       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:37  258703.9      0.35     110.6       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:37  258708.4      0.35     110.6       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:37  258710.8      0.35     110.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:03:37  258714.3      0.35     110.5       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:37  258715.9      0.35     110.4       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[23]/D
    0:03:37  258717.2      0.35     110.3       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[23]/D
    0:03:38  258721.4      0.35     110.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:03:38  258726.2      0.35     110.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:03:38  258729.7      0.35     110.3       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:38  258733.9      0.35     110.1       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:38  258738.7      0.35     109.9       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[23]/D
    0:03:38  258743.0      0.35     109.8       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:03:38  258743.5      0.34     109.8       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[23]/D
    0:03:38  258744.8      0.34     109.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:03:38  258749.1      0.34     109.7       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:03:38  258753.1      0.34     109.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:03:38  258758.1      0.34     109.5       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:38  258762.1      0.34     109.5       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[23]/D
    0:03:38  258764.5      0.34     109.5       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[23]/D
    0:03:38  258766.9      0.34     109.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:03:38  258771.4      0.34     109.4       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[23]/D
    0:03:38  258775.2      0.34     109.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:03:38  258781.0      0.34     109.2       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[23]/D
    0:03:39  258787.7      0.34     109.1       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[23]/D
    0:03:39  258793.8      0.34     109.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:03:39  258802.6      0.34     108.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:03:39  258803.6      0.34     108.8       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:03:39  258806.0      0.34     108.8       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:03:39  258810.0      0.34     108.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:03:39  258813.7      0.34     108.6       0.0 path/path/path/genblk1.add_in_reg[23]/D
    0:03:39  258817.7      0.34     108.6       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[23]/D
    0:03:39  258823.0      0.34     108.5       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[23]/D
    0:03:39  258828.9      0.34     108.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:03:39  258833.4      0.34     108.2       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[23]/D
    0:03:39  258836.3      0.34     108.2       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:39  258841.4      0.34     108.1       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:39  258844.6      0.34     108.0       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[23]/D
    0:03:39  258851.5      0.34     107.8       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[23]/D
    0:03:39  258856.0      0.34     107.8       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:39  258858.4      0.34     107.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:03:39  258859.8      0.34     107.9       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:40  258864.0      0.34     107.8       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:40  258868.5      0.34     107.6       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:40  258876.5      0.34     107.6       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:03:40  258882.4      0.34     107.6       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[23]/D
    0:03:40  258889.3      0.34     107.4       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:40  258894.9      0.34     107.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:03:40  258900.5      0.34     107.2       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:40  258905.0      0.34     107.1       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:40  258914.8      0.34     107.1       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[23]/D
    0:03:40  258921.2      0.34     107.0       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[23]/D
    0:03:40  258927.3      0.34     106.9       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[23]/D
    0:03:40  258934.2      0.34     106.8       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:40  258937.7      0.34     106.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:03:40  258945.7      0.34     106.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:03:40  258948.3      0.34     106.7       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:40  258951.8      0.34     106.7       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:03:40  258962.2      0.34     106.5       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:40  258974.1      0.33     106.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:03:41  258978.7      0.33     106.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:03:41  258984.5      0.33     106.1       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:41  258993.3      0.33     106.0       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:41  259003.7      0.33     105.8       0.0 path/path/path/genblk1.add_in_reg[23]/D
    0:03:41  259007.9      0.33     105.8       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:03:41  259013.8      0.33     105.8       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:41  259013.8      0.33     105.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:03:41  259015.9      0.33     105.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:03:41  259021.0      0.33     105.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:03:41  259026.8      0.33     105.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:03:41  259032.7      0.33     105.4       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:03:41  259040.4      0.33     105.3       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[23]/D
    0:03:41  259044.9      0.33     105.2       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:41  259048.6      0.33     105.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:03:41  259048.6      0.33     105.2       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[23]/D
    0:03:41  259050.7      0.33     105.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:03:41  259052.6      0.33     105.1       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:42  259056.6      0.33     105.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:03:42  259057.9      0.33     105.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:03:42  259061.1      0.33     105.1       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:42  259061.9      0.33     105.1       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:42  259063.2      0.33     105.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:03:42  259065.9      0.33     105.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:03:42  259068.3      0.33     104.9       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[23]/D
    0:03:42  259074.4      0.33     104.9       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:03:43  259076.8      0.33     104.9       0.0                          
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_32_32_12_1' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[12].path/path/reset': 1347 load(s), 1 driver(s)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 30729 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_32_32_12_1
Version: J-2014.09-SP5-2
Date   : Wed Dec  2 19:26:14 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_32_32_12_1' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           42
Number of nets:                            42
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:             117009.942690
Buf/Inv area:                     5728.575960
Noncombinational area:          142066.871027
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                259076.813717
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_32_32_12_1
Version: J-2014.09-SP5-2
Date   : Wed Dec  2 19:26:24 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_32_32_12_1         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  96.9129 mW   (90%)
  Net Switching Power  =  10.7222 mW   (10%)
                         ---------
Total Dynamic Power    = 107.6351 mW  (100%)

Cell Leakage Power     =   5.3343 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       9.2684e+04        1.3885e+03        2.4236e+06        9.6494e+04  (  85.42%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  4.2278e+03        9.3333e+03        2.9108e+06        1.6472e+04  (  14.58%)
--------------------------------------------------------------------------------------------------
Total          9.6912e+04 uW     1.0722e+04 uW     5.3343e+06 nW     1.1297e+05 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_32_32_12_1
Version: J-2014.09-SP5-2
Date   : Wed Dec  2 19:26:25 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/path/path/genblk1.add_in_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_32_32_12_1     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/path/path/genblk1.add_in_reg[0]/CK (DFF_X1)        0.00 #     0.00 r
  path/path/path/genblk1.add_in_reg[0]/Q (DFF_X1)         0.08       0.08 f
  path/path/path/add_42/A[0] (mac_b12_g1_0_DW01_add_0)
                                                          0.00       0.08 f
  path/path/path/add_42/U129/ZN (AND2_X1)                 0.04       0.12 f
  path/path/path/add_42/U1_1/CO (FA_X1)                   0.09       0.21 f
  path/path/path/add_42/U1_2/CO (FA_X1)                   0.09       0.30 f
  path/path/path/add_42/U1_3/CO (FA_X1)                   0.10       0.40 f
  path/path/path/add_42/U21/ZN (NAND2_X1)                 0.04       0.43 r
  path/path/path/add_42/U17/ZN (NAND3_X1)                 0.04       0.47 f
  path/path/path/add_42/U54/ZN (NAND2_X1)                 0.04       0.51 r
  path/path/path/add_42/U30/ZN (NAND3_X1)                 0.04       0.55 f
  path/path/path/add_42/U68/ZN (NAND2_X1)                 0.04       0.58 r
  path/path/path/add_42/U31/ZN (NAND3_X1)                 0.04       0.62 f
  path/path/path/add_42/U7/ZN (NAND2_X1)                  0.04       0.66 r
  path/path/path/add_42/U86/ZN (NAND3_X1)                 0.03       0.69 f
  path/path/path/add_42/U106/ZN (NAND2_X1)                0.03       0.73 r
  path/path/path/add_42/U109/ZN (NAND3_X1)                0.04       0.76 f
  path/path/path/add_42/U125/ZN (NAND2_X1)                0.04       0.80 r
  path/path/path/add_42/U128/ZN (NAND3_X1)                0.04       0.84 f
  path/path/path/add_42/U14/ZN (NAND2_X1)                 0.04       0.88 r
  path/path/path/add_42/U36/ZN (NAND3_X1)                 0.03       0.91 f
  path/path/path/add_42/U41/ZN (NAND2_X1)                 0.03       0.94 r
  path/path/path/add_42/U44/ZN (NAND3_X1)                 0.03       0.97 f
  path/path/path/add_42/U1_12/CO (FA_X1)                  0.09       1.06 f
  path/path/path/add_42/U1_13/CO (FA_X1)                  0.09       1.15 f
  path/path/path/add_42/U1_14/CO (FA_X1)                  0.10       1.25 f
  path/path/path/add_42/U49/ZN (NAND2_X1)                 0.04       1.29 r
  path/path/path/add_42/U34/ZN (NAND3_X1)                 0.04       1.33 f
  path/path/path/add_42/U62/ZN (NAND2_X1)                 0.04       1.36 r
  path/path/path/add_42/U58/ZN (NAND3_X1)                 0.04       1.40 f
  path/path/path/add_42/U78/ZN (NAND2_X1)                 0.03       1.43 r
  path/path/path/add_42/U72/ZN (NAND3_X1)                 0.04       1.47 f
  path/path/path/add_42/U93/ZN (NAND2_X1)                 0.04       1.51 r
  path/path/path/add_42/U96/ZN (NAND3_X1)                 0.04       1.55 f
  path/path/path/add_42/U2/ZN (NAND2_X1)                  0.03       1.59 r
  path/path/path/add_42/U116/ZN (NAND3_X1)                0.04       1.62 f
  path/path/path/add_42/U121/ZN (NAND2_X1)                0.03       1.65 r
  path/path/path/add_42/U122/ZN (NAND3_X1)                0.03       1.68 f
  path/path/path/add_42/U1_21/CO (FA_X1)                  0.09       1.77 f
  path/path/path/add_42/U1_22/CO (FA_X1)                  0.09       1.86 f
  path/path/path/add_42/U74/ZN (XNOR2_X1)                 0.05       1.91 r
  path/path/path/add_42/SUM[23] (mac_b12_g1_0_DW01_add_0)
                                                          0.00       1.91 r
  path/path/path/out[23] (mac_b12_g1_0)                   0.00       1.91 r
  path/path/genblk1.Vec_y_Mem/data_in[23] (seqMemory_b24_SIZE1_0)
                                                          0.00       1.91 r
  path/path/genblk1.Vec_y_Mem/Mem/data_in[23] (memory_b24_SIZE1_LOGSIZE1_0)
                                                          0.00       1.91 r
  path/path/genblk1.Vec_y_Mem/Mem/U79/ZN (INV_X1)         0.02       1.94 f
  path/path/genblk1.Vec_y_Mem/Mem/U80/ZN (OAI22_X1)       0.05       1.98 r
  path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D (DFF_X1)
                                                          0.01       1.99 r
  data arrival time                                                  1.99

  clock clk (rise edge)                                   1.70       1.70
  clock network delay (ideal)                             0.00       1.70
  path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/CK (DFF_X1)
                                                          0.00       1.70 r
  library setup time                                     -0.04       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.99
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.33


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 31 nets to module multipath_k32_p32_b12_g1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
