#ifndef VERILOG_AUXILIARY_NETLISTS_H
#define VERILOG_AUXILIARY_NETLISTS_H

/********************************************************************
 * Include header files that are required by function declaration
 *******************************************************************/
#include <string>

#include "circuit_library.h"
#include "fabric_verilog_options.h"
#include "netlist_manager.h"
#include "verilog_testbench_options.h"

/********************************************************************
 * Function declaration
 *******************************************************************/

/* begin namespace openfpga */
namespace openfpga {

void print_verilog_mock_fabric_include_netlist(
  const NetlistManager& netlist_manager, const std::string& src_dir_path,
  const bool& use_relative_path, const bool& include_time_stamp);

void print_verilog_fabric_include_netlist(const NetlistManager& netlist_manager,
                                          const std::string& src_dir_path,
                                          const CircuitLibrary& circuit_lib,
                                          const bool& use_relative_path,
                                          const bool& include_time_stamp);

void print_verilog_full_testbench_include_netlists(
  const std::string& src_dir_path, const std::string& circuit_name,
  const VerilogTestbenchOption& options);

void print_verilog_preconfigured_testbench_include_netlists(
  const std::string& src_dir_path, const std::string& circuit_name,
  const VerilogTestbenchOption& options);

void print_verilog_preprocessing_flags_netlist(
  const std::string& src_dir, const FabricVerilogOption& fabric_verilog_opts);

} /* end namespace openfpga */

#endif
