Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f02f450a05c7442a9d3c34138d54d320 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_my_fsm1_behav xil_defaultlib.tb_my_fsm1 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture fsm2 of entity xil_defaultlib.my_fsm1 [my_fsm1_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_my_fsm1
Built simulation snapshot tb_my_fsm1_behav
