#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon Mar  3 16:51:17 2025
# Process ID: 30596
# Current directory: D:/UC Files/2025/ENEL373/pain-and-sadness/reaction_timer
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent28844 D:\UC Files\2025\ENEL373\pain-and-sadness\reaction_timer\reaction_timer.xpr
# Log file: D:/UC Files/2025/ENEL373/pain-and-sadness/reaction_timer/vivado.log
# Journal file: D:/UC Files/2025/ENEL373/pain-and-sadness/reaction_timer\vivado.jou
# Running On: clucktop, OS: Windows, CPU Frequency: 3294 MHz, CPU Physical cores: 12, Host memory: 33657 MB
#-----------------------------------------------------------
start_gui
open_project {D:/UC Files/2025/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.xpr}
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.4/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.0/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.1/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'C:/Users/bosto/OneDrive/Documents/A_Uni/Third_Year/ENEL373/Vivado/pain-and-sadness/reaction_timer' since last save.
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/UC Files/2025/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.gen/sources_1'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/UC Files/2025/ENEL373/project_1/project_1.srcs/utils_1/imports/synth_1/main.dcp', nor could it be found using path 'C:/Users/bosto/OneDrive/Documents/A_Uni/Third_Year/ENEL373/Vivado/project_1/project_1.srcs/utils_1/imports/synth_1/main.dcp'.
WARNING: [Project 1-865] Could not find the file D:/UC Files/2025/ENEL373/project_1/project_1.srcs/utils_1/imports/synth_1/main.dcp
Scanning sources...
Finished scanning sources
WARNING: [Project 1-865] Could not find the file D:/UC Files/2025/ENEL373/project_1/project_1.srcs/utils_1/imports/synth_1/main.dcp
WARNING: [Project 1-865] Could not find the file D:/UC Files/2025/ENEL373/project_1/project_1.srcs/utils_1/imports/synth_1/main.dcp
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:32 ; elapsed = 00:00:14 . Memory (MB): peak = 1127.473 ; gain = 371.535
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
add_files -norecurse {{D:/UC Files/2025/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.srcs/sources_1/new/counter_9i_plus.vhd}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/UC Files/2025/ENEL373/project_1/project_1.srcs/utils_1/imports/synth_1/main.dcp with file D:/UC Files/2025/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.runs/synth_1/main.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon Mar  3 17:06:57 2025] Launched synth_1...
Run output will be captured here: D:/UC Files/2025/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.runs/synth_1/runme.log
[Mon Mar  3 17:06:57 2025] Launched impl_1...
Run output will be captured here: D:/UC Files/2025/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.runs/impl_1/runme.log
export_ip_user_files -of_objects  [get_files {{D:/UC Files/2025/ENEL373/project_1/project_1.srcs/utils_1/imports/synth_1/main.dcp}}] -no_script -reset -force -quiet
remove_files  -fileset utils_1 {{D:/UC Files/2025/ENEL373/project_1/project_1.srcs/utils_1/imports/synth_1/main.dcp}}
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon Mar  3 17:07:57 2025] Launched synth_1...
Run output will be captured here: D:/UC Files/2025/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.runs/synth_1/runme.log
[Mon Mar  3 17:07:58 2025] Launched impl_1...
Run output will be captured here: D:/UC Files/2025/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.runs/impl_1/runme.log
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: main
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1923.727 ; gain = 401.309
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main' [D:/UC Files/2025/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.srcs/sources_1/new/main.vhd:38]
INFO: [Synth 8-3491] module 'clk_divider' declared at 'D:/UC Files/2025/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.srcs/sources_1/new/clk_divider.vhd:31' bound to instance 'ff0' of component 'clk_divider' [D:/UC Files/2025/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.srcs/sources_1/new/main.vhd:80]
INFO: [Synth 8-638] synthesizing module 'clk_divider' [D:/UC Files/2025/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.srcs/sources_1/new/clk_divider.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'clk_divider' (0#1) [D:/UC Files/2025/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.srcs/sources_1/new/clk_divider.vhd:38]
INFO: [Synth 8-3491] module 'counter_3b' declared at 'D:/UC Files/2025/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.srcs/sources_1/new/counter_3b.vhd:31' bound to instance 'ff1' of component 'counter_3b' [D:/UC Files/2025/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.srcs/sources_1/new/main.vhd:83]
INFO: [Synth 8-638] synthesizing module 'counter_3b' [D:/UC Files/2025/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.srcs/sources_1/new/counter_3b.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'counter_3b' (0#1) [D:/UC Files/2025/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.srcs/sources_1/new/counter_3b.vhd:37]
INFO: [Synth 8-3491] module 'decoder_3b' declared at 'D:/UC Files/2025/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.srcs/sources_1/new/decoder_3b.vhd:31' bound to instance 'ff2' of component 'decoder_3b' [D:/UC Files/2025/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.srcs/sources_1/new/main.vhd:85]
INFO: [Synth 8-638] synthesizing module 'decoder_3b' [D:/UC Files/2025/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.srcs/sources_1/new/decoder_3b.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'decoder_3b' (0#1) [D:/UC Files/2025/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.srcs/sources_1/new/decoder_3b.vhd:36]
INFO: [Synth 8-3491] module 'seven_seg_decoder' declared at 'D:/UC Files/2025/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.srcs/sources_1/new/seven_seg_decoder.vhd:3' bound to instance 'ff3' of component 'seven_seg_decoder' [D:/UC Files/2025/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.srcs/sources_1/new/main.vhd:87]
INFO: [Synth 8-638] synthesizing module 'seven_seg_decoder' [D:/UC Files/2025/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.srcs/sources_1/new/seven_seg_decoder.vhd:8]
INFO: [Synth 8-256] done synthesizing module 'seven_seg_decoder' (0#1) [D:/UC Files/2025/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.srcs/sources_1/new/seven_seg_decoder.vhd:8]
INFO: [Synth 8-3491] module 'counter_9i_plus' declared at 'D:/UC Files/2025/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.srcs/sources_1/new/counter_9i_plus.vhd:31' bound to instance 'ff4' of component 'counter_9i_plus' [D:/UC Files/2025/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.srcs/sources_1/new/main.vhd:90]
INFO: [Synth 8-638] synthesizing module 'counter_9i_plus' [D:/UC Files/2025/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.srcs/sources_1/new/counter_9i_plus.vhd:39]
WARNING: [Synth 8-614] signal 'EN_IN' is read in the process but is not in the sensitivity list [D:/UC Files/2025/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.srcs/sources_1/new/counter_9i_plus.vhd:43]
WARNING: [Synth 8-614] signal 'RESET_IN' is read in the process but is not in the sensitivity list [D:/UC Files/2025/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.srcs/sources_1/new/counter_9i_plus.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'counter_9i_plus' (0#1) [D:/UC Files/2025/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.srcs/sources_1/new/counter_9i_plus.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'main' (0#1) [D:/UC Files/2025/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.srcs/sources_1/new/main.vhd:38]
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [D:/UC Files/2025/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.srcs/sources_1/new/counter_9i_plus.vhd:47]
WARNING: [Synth 8-3848] Net AN in module/entity main does not have driver. [D:/UC Files/2025/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.srcs/sources_1/new/main.vhd:34]
WARNING: [Synth 8-3848] Net SEVEN_SEG in module/entity main does not have driver. [D:/UC Files/2025/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.srcs/sources_1/new/main.vhd:35]
WARNING: [Synth 8-7129] Port AN[7] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port AN[6] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port AN[5] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port AN[4] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port AN[3] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port AN[2] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port AN[1] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port AN[0] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port SEVEN_SEG[7] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port SEVEN_SEG[6] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port SEVEN_SEG[5] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port SEVEN_SEG[4] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port SEVEN_SEG[3] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port SEVEN_SEG[2] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port SEVEN_SEG[1] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port SEVEN_SEG[0] in module main is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2022.672 ; gain = 500.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2022.672 ; gain = 500.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2022.672 ; gain = 500.254
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2022.672 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/UC Files/2025/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.srcs/constrs_1/imports/reaction_timer/Nexys-4-DDR-Master.xdc]
CRITICAL WARNING: [Designutils 20-970] Unrecognized or unsupported command 'set_property -dict { PACKAGE_PIN T10   IOSTANDARD LVCMOS33 } [get_ports { SEVEN_SEG{0] }]; #IO_L24N_T3_A00_D16_14 Sch=ca
set_property -dict { PACKAGE_PIN R10   IOSTANDARD LVCMOS33 } [get_ports { SEVEN ... (truncated) ' found in constraint file. [D:/UC Files/2025/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.srcs/constrs_1/imports/reaction_timer/Nexys-4-DDR-Master.xdc:60]
Finished Parsing XDC File [D:/UC Files/2025/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.srcs/constrs_1/imports/reaction_timer/Nexys-4-DDR-Master.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2072.805 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 2105.031 ; gain = 582.613
21 Infos, 21 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 2105.031 ; gain = 940.523
reset_run synth_1
INFO: [Project 1-1160] Copying file D:/UC Files/2025/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.runs/synth_1/main.dcp to D:/UC Files/2025/ENEL373/project_1/project_1.srcs/utils_1/imports/synth_1 and adding it to utils fileset
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon Mar  3 17:16:40 2025] Launched synth_1...
Run output will be captured here: D:/UC Files/2025/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.runs/synth_1/runme.log
[Mon Mar  3 17:16:40 2025] Launched impl_1...
Run output will be captured here: D:/UC Files/2025/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.runs/impl_1/runme.log
close_design
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/UC Files/2025/ENEL373/project_1/project_1.srcs/utils_1/imports/synth_1/main.dcp with file D:/UC Files/2025/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.runs/synth_1/main.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon Mar  3 17:22:20 2025] Launched synth_1...
Run output will be captured here: D:/UC Files/2025/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.runs/synth_1/runme.log
[Mon Mar  3 17:22:20 2025] Launched impl_1...
Run output will be captured here: D:/UC Files/2025/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/UC Files/2025/ENEL373/project_1/project_1.srcs/utils_1/imports/synth_1/main.dcp with file D:/UC Files/2025/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.runs/synth_1/main.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon Mar  3 17:27:09 2025] Launched synth_1...
Run output will be captured here: D:/UC Files/2025/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.runs/synth_1/runme.log
[Mon Mar  3 17:27:09 2025] Launched impl_1...
Run output will be captured here: D:/UC Files/2025/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/UC Files/2025/ENEL373/project_1/project_1.srcs/utils_1/imports/synth_1/main.dcp with file D:/UC Files/2025/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.runs/synth_1/main.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon Mar  3 17:31:10 2025] Launched synth_1...
Run output will be captured here: D:/UC Files/2025/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.runs/synth_1/runme.log
[Mon Mar  3 17:31:10 2025] Launched impl_1...
Run output will be captured here: D:/UC Files/2025/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/UC Files/2025/ENEL373/project_1/project_1.srcs/utils_1/imports/synth_1/main.dcp with file D:/UC Files/2025/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.runs/synth_1/main.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon Mar  3 17:37:50 2025] Launched synth_1...
Run output will be captured here: D:/UC Files/2025/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.runs/synth_1/runme.log
[Mon Mar  3 17:37:50 2025] Launched impl_1...
Run output will be captured here: D:/UC Files/2025/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon Mar  3 17:42:44 2025] Launched synth_1...
Run output will be captured here: D:/UC Files/2025/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.runs/synth_1/runme.log
[Mon Mar  3 17:42:44 2025] Launched impl_1...
Run output will be captured here: D:/UC Files/2025/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2137.156 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 2525.258 ; gain = 0.000
open_run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2525.258 ; gain = 388.102
INFO: [Common 17-344] 'open_run' was cancelled
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/UC Files/2025/ENEL373/project_1/project_1.srcs/utils_1/imports/synth_1/main.dcp with file D:/UC Files/2025/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.runs/synth_1/main.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon Mar  3 17:48:24 2025] Launched synth_1...
Run output will be captured here: D:/UC Files/2025/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.runs/synth_1/runme.log
[Mon Mar  3 17:48:24 2025] Launched impl_1...
Run output will be captured here: D:/UC Files/2025/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/UC Files/2025/ENEL373/project_1/project_1.srcs/utils_1/imports/synth_1/main.dcp with file D:/UC Files/2025/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.runs/synth_1/main.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon Mar  3 17:52:43 2025] Launched synth_1...
Run output will be captured here: D:/UC Files/2025/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.runs/synth_1/runme.log
[Mon Mar  3 17:52:43 2025] Launched impl_1...
Run output will be captured here: D:/UC Files/2025/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon Mar  3 17:55:35 2025] Launched synth_1...
Run output will be captured here: D:/UC Files/2025/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.runs/synth_1/runme.log
[Mon Mar  3 17:55:35 2025] Launched impl_1...
Run output will be captured here: D:/UC Files/2025/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon Mar  3 18:00:25 2025] Launched synth_1...
Run output will be captured here: D:/UC Files/2025/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.runs/synth_1/runme.log
[Mon Mar  3 18:00:25 2025] Launched impl_1...
Run output will be captured here: D:/UC Files/2025/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2525.258 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 2540.531 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 2540.531 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2540.531 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'open_run' was cancelled
close_design
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {D:/UC Files/2025/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.srcs/sim_1/new/main_tb.vhd} w ]
add_files -fileset sim_1 {{D:/UC Files/2025/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.srcs/sim_1/new/main_tb.vhd}}
update_compile_order -fileset sim_1
set_property top main_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'main_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UC Files/2025/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/UC Files/2025/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj main_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/UC Files/2025/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.srcs/sources_1/new/clk_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clk_divider'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/UC Files/2025/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.srcs/sources_1/new/counter_3b.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter_3b'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/UC Files/2025/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.srcs/sources_1/new/counter_9i_plus.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter_9i_plus'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/UC Files/2025/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.srcs/sources_1/new/decoder_3b.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoder_3b'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/UC Files/2025/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.srcs/sources_1/new/seven_seg_decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'seven_seg_decoder'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/UC Files/2025/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.srcs/sim_1/new/main_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_tb'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/UC Files/2025/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot main_tb_behav xil_defaultlib.main_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot main_tb_behav xil_defaultlib.main_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clk_divider [clk_divider_default]
Compiling architecture behavioral of entity xil_defaultlib.counter_3b [counter_3b_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder_3b [decoder_3b_default]
Compiling architecture behavioral of entity xil_defaultlib.seven_seg_decoder [seven_seg_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.counter_9i_plus [counter_9i_plus_default]
Compiling architecture behavioral of entity xil_defaultlib.main_tb
Built simulation snapshot main_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/UC Files/2025/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "main_tb_behav -key {Behavioral:sim_1:Functional:main_tb} -tclbatch {main_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source main_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'main_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 2643.094 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'main_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UC Files/2025/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/UC Files/2025/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj main_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/UC Files/2025/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.srcs/sim_1/new/main_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_tb'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/UC Files/2025/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot main_tb_behav xil_defaultlib.main_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot main_tb_behav xil_defaultlib.main_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clk_divider [clk_divider_default]
Compiling architecture behavioral of entity xil_defaultlib.counter_3b [counter_3b_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder_3b [decoder_3b_default]
Compiling architecture behavioral of entity xil_defaultlib.seven_seg_decoder [seven_seg_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.counter_9i_plus [counter_9i_plus_default]
Compiling architecture behavioral of entity xil_defaultlib.main_tb
Built simulation snapshot main_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/UC Files/2025/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "main_tb_behav -key {Behavioral:sim_1:Functional:main_tb} -tclbatch {main_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source main_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'main_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 2643.094 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2643.094 ; gain = 0.000
close_sim
INFO: xsimkernel Simulation Memory Usage: 17612 KB (Peak: 17612 KB), Simulation CPU Usage: 12139 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'main_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UC Files/2025/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/UC Files/2025/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj main_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/UC Files/2025/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.srcs/sim_1/new/main_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_tb'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/UC Files/2025/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot main_tb_behav xil_defaultlib.main_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot main_tb_behav xil_defaultlib.main_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-666] expression has 27 elements; expected 28 [D:/UC Files/2025/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.srcs/sim_1/new/main_tb.vhd:43]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit main_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'D:/UC Files/2025/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/UC Files/2025/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2643.094 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'main_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UC Files/2025/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/UC Files/2025/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj main_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/UC Files/2025/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.srcs/sim_1/new/main_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_tb'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/UC Files/2025/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot main_tb_behav xil_defaultlib.main_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot main_tb_behav xil_defaultlib.main_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clk_divider [clk_divider_default]
Compiling architecture behavioral of entity xil_defaultlib.counter_3b [counter_3b_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder_3b [decoder_3b_default]
Compiling architecture behavioral of entity xil_defaultlib.seven_seg_decoder [seven_seg_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.counter_9i_plus [counter_9i_plus_default]
Compiling architecture behavioral of entity xil_defaultlib.main_tb
Built simulation snapshot main_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/UC Files/2025/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "main_tb_behav -key {Behavioral:sim_1:Functional:main_tb} -tclbatch {main_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source main_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'main_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 2643.094 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'main_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UC Files/2025/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/UC Files/2025/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj main_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/UC Files/2025/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.srcs/sim_1/new/main_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_tb'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/UC Files/2025/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot main_tb_behav xil_defaultlib.main_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot main_tb_behav xil_defaultlib.main_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clk_divider [clk_divider_default]
Compiling architecture behavioral of entity xil_defaultlib.counter_3b [counter_3b_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder_3b [decoder_3b_default]
Compiling architecture behavioral of entity xil_defaultlib.seven_seg_decoder [seven_seg_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.counter_9i_plus [counter_9i_plus_default]
Compiling architecture behavioral of entity xil_defaultlib.main_tb
Built simulation snapshot main_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/UC Files/2025/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "main_tb_behav -key {Behavioral:sim_1:Functional:main_tb} -tclbatch {main_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source main_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'main_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 2643.094 ; gain = 0.000
run 10 us
run 10 us
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'main_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UC Files/2025/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/UC Files/2025/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj main_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/UC Files/2025/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.srcs/sim_1/new/main_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/UC Files/2025/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot main_tb_behav xil_defaultlib.main_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot main_tb_behav xil_defaultlib.main_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clk_divider [clk_divider_default]
Compiling architecture behavioral of entity xil_defaultlib.counter_3b [counter_3b_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder_3b [decoder_3b_default]
Compiling architecture behavioral of entity xil_defaultlib.seven_seg_decoder [seven_seg_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.counter_9i_plus [counter_9i_plus_default]
Compiling architecture behavioral of entity xil_defaultlib.main_tb
Built simulation snapshot main_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/UC Files/2025/ENEL373/pain-and-sadness/reaction_timer/reaction_timer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "main_tb_behav -key {Behavioral:sim_1:Functional:main_tb} -tclbatch {main_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source main_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'main_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 2643.094 ; gain = 0.000
restart
