# Verilog-Normal
hw1:Layout

hw2:hspice

hw3:RTL

hw4:RTL & Synthesis

demo:

hw1:

![image](https://user-images.githubusercontent.com/64843338/160148178-01ce6925-d0b9-4c8f-a515-891de13e1b61.png)

![image](https://user-images.githubusercontent.com/64843338/160148211-6986812d-a0e7-4b77-a663-fd5f87506c04.png)

hw2:

![image](https://user-images.githubusercontent.com/64843338/160148282-1e28192a-0bec-4e15-b49f-93bc281b8c20.png)

![image](https://user-images.githubusercontent.com/64843338/160148316-49e3e1a0-86b8-442c-9586-b1ff67c935db.png)

hw3:

![image](https://user-images.githubusercontent.com/64843338/160148364-74e9f252-7903-41a9-bc57-efafe1bc3248.png)

hw4:

![image](https://user-images.githubusercontent.com/64843338/160148406-c96beba6-a12c-4ad8-8231-2c078b1e5e8d.png)


