
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={2,imm}                                Premise(F2)

IF	S3= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S4= PC.Out=addr                                             PC-Out(S1)
	S5= PC.Out=>IMem.RAddr                                      Premise(F3)
	S6= IMem.RAddr=addr                                         Path(S4,S5)
	S7= CP0.ASID=>IMem.ASID                                     Premise(F4)
	S8= IMem.ASID=pid                                           Path(S3,S7)
	S9= IMem.Out={2,imm}                                        IMem-Read(S8,S6,S2)
	S10= IMem.Out=>IR.In                                        Premise(F5)
	S11= IR.In={2,imm}                                          Path(S9,S10)
	S12= CtrlPC=0                                               Premise(F6)
	S13= CtrlPCInc=1                                            Premise(F7)
	S14= PC[Out]=addr+4                                         PC-Inc(S1,S12,S13)
	S15= PC[CIA]=addr                                           PC-Inc(S1,S12,S13)
	S16= CtrlIMem=0                                             Premise(F8)
	S17= IMem[{pid,addr}]={2,imm}                               IMem-Hold(S2,S16)
	S18= CtrlASIDIn=0                                           Premise(F9)
	S19= CtrlCP0=0                                              Premise(F10)
	S20= CP0[ASID]=pid                                          CP0-Hold(S0,S19)
	S21= CtrlEPCIn=0                                            Premise(F11)
	S22= CtrlExCodeIn=0                                         Premise(F12)
	S23= CtrlIR=1                                               Premise(F13)
	S24= [IR]={2,imm}                                           IR-Write(S11,S23)

ID	S25= PC.Out=addr+4                                          PC-Out(S14)
	S26= PC.CIA=addr                                            PC-Out(S15)
	S27= PC.CIA31_28=addr[31:28]                                PC-Out(S15)
	S28= CP0.ASID=pid                                           CP0-Read-ASID(S20)
	S29= IR.Out={2,imm}                                         IR-Out(S24)
	S30= IR.Out31_26=2                                          IR-Out(S24)
	S31= IR.Out25_0=imm                                         IR-Out(S24)
	S32= IR.Out31_26=>CU.Op                                     Premise(F14)
	S33= CU.Op=2                                                Path(S30,S32)
	S34= PC.CIA31_28=>ADDREXT.PCpart                            Premise(F15)
	S35= ADDREXT.PCpart=addr[31:28]                             Path(S27,S34)
	S36= IR.Out25_0=>ADDREXT.In                                 Premise(F16)
	S37= ADDREXT.In=imm                                         Path(S31,S36)
	S38= ADDREXT.Out={addr[31:28],imm,2'b0}                     ADDREXT-EXT(S35,S37)
	S39= ADDREXT.Out=>PC.In                                     Premise(F17)
	S40= PC.In={addr[31:28],imm,2'b0}                           Path(S38,S39)
	S41= CtrlPC=1                                               Premise(F18)
	S42= CtrlPCInc=0                                            Premise(F19)
	S43= PC[CIA]=addr                                           PC-Hold(S15,S42)
	S44= PC[Out]={addr[31:28],imm,2'b0}                         PC-Write(S40,S41,S42)
	S45= CtrlIMem=0                                             Premise(F20)
	S46= IMem[{pid,addr}]={2,imm}                               IMem-Hold(S17,S45)
	S47= CtrlASIDIn=0                                           Premise(F21)
	S48= CtrlCP0=0                                              Premise(F22)
	S49= CP0[ASID]=pid                                          CP0-Hold(S20,S48)
	S50= CtrlEPCIn=0                                            Premise(F23)
	S51= CtrlExCodeIn=0                                         Premise(F24)
	S52= CtrlIR=0                                               Premise(F25)
	S53= [IR]={2,imm}                                           IR-Hold(S24,S52)

EX	S54= PC.CIA=addr                                            PC-Out(S43)
	S55= PC.CIA31_28=addr[31:28]                                PC-Out(S43)
	S56= PC.Out={addr[31:28],imm,2'b0}                          PC-Out(S44)
	S57= CP0.ASID=pid                                           CP0-Read-ASID(S49)
	S58= IR.Out={2,imm}                                         IR-Out(S53)
	S59= IR.Out31_26=2                                          IR-Out(S53)
	S60= IR.Out25_0=imm                                         IR-Out(S53)
	S61= CtrlPC=0                                               Premise(F26)
	S62= CtrlPCInc=0                                            Premise(F27)
	S63= PC[CIA]=addr                                           PC-Hold(S43,S62)
	S64= PC[Out]={addr[31:28],imm,2'b0}                         PC-Hold(S44,S61,S62)
	S65= CtrlIMem=0                                             Premise(F28)
	S66= IMem[{pid,addr}]={2,imm}                               IMem-Hold(S46,S65)
	S67= CtrlASIDIn=0                                           Premise(F29)
	S68= CtrlCP0=0                                              Premise(F30)
	S69= CP0[ASID]=pid                                          CP0-Hold(S49,S68)
	S70= CtrlEPCIn=0                                            Premise(F31)
	S71= CtrlExCodeIn=0                                         Premise(F32)
	S72= CtrlIR=0                                               Premise(F33)
	S73= [IR]={2,imm}                                           IR-Hold(S53,S72)

MEM	S74= PC.CIA=addr                                            PC-Out(S63)
	S75= PC.CIA31_28=addr[31:28]                                PC-Out(S63)
	S76= PC.Out={addr[31:28],imm,2'b0}                          PC-Out(S64)
	S77= CP0.ASID=pid                                           CP0-Read-ASID(S69)
	S78= IR.Out={2,imm}                                         IR-Out(S73)
	S79= IR.Out31_26=2                                          IR-Out(S73)
	S80= IR.Out25_0=imm                                         IR-Out(S73)
	S81= CtrlPC=0                                               Premise(F34)
	S82= CtrlPCInc=0                                            Premise(F35)
	S83= PC[CIA]=addr                                           PC-Hold(S63,S82)
	S84= PC[Out]={addr[31:28],imm,2'b0}                         PC-Hold(S64,S81,S82)
	S85= CtrlIMem=0                                             Premise(F36)
	S86= IMem[{pid,addr}]={2,imm}                               IMem-Hold(S66,S85)
	S87= CtrlASIDIn=0                                           Premise(F37)
	S88= CtrlCP0=0                                              Premise(F38)
	S89= CP0[ASID]=pid                                          CP0-Hold(S69,S88)
	S90= CtrlEPCIn=0                                            Premise(F39)
	S91= CtrlExCodeIn=0                                         Premise(F40)
	S92= CtrlIR=0                                               Premise(F41)
	S93= [IR]={2,imm}                                           IR-Hold(S73,S92)

WB	S94= PC.CIA=addr                                            PC-Out(S83)
	S95= PC.CIA31_28=addr[31:28]                                PC-Out(S83)
	S96= PC.Out={addr[31:28],imm,2'b0}                          PC-Out(S84)
	S97= CP0.ASID=pid                                           CP0-Read-ASID(S89)
	S98= IR.Out={2,imm}                                         IR-Out(S93)
	S99= IR.Out31_26=2                                          IR-Out(S93)
	S100= IR.Out25_0=imm                                        IR-Out(S93)
	S101= CtrlPC=0                                              Premise(F42)
	S102= CtrlPCInc=0                                           Premise(F43)
	S103= PC[CIA]=addr                                          PC-Hold(S83,S102)
	S104= PC[Out]={addr[31:28],imm,2'b0}                        PC-Hold(S84,S101,S102)
	S105= CtrlIMem=0                                            Premise(F44)
	S106= IMem[{pid,addr}]={2,imm}                              IMem-Hold(S86,S105)
	S107= CtrlASIDIn=0                                          Premise(F45)
	S108= CtrlCP0=0                                             Premise(F46)
	S109= CP0[ASID]=pid                                         CP0-Hold(S89,S108)
	S110= CtrlEPCIn=0                                           Premise(F47)
	S111= CtrlExCodeIn=0                                        Premise(F48)
	S112= CtrlIR=0                                              Premise(F49)
	S113= [IR]={2,imm}                                          IR-Hold(S93,S112)

POST	S103= PC[CIA]=addr                                          PC-Hold(S83,S102)
	S104= PC[Out]={addr[31:28],imm,2'b0}                        PC-Hold(S84,S101,S102)
	S106= IMem[{pid,addr}]={2,imm}                              IMem-Hold(S86,S105)
	S109= CP0[ASID]=pid                                         CP0-Hold(S89,S108)
	S113= [IR]={2,imm}                                          IR-Hold(S93,S112)

