INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cgandotr/Desktop/Lab6/Lab6.srcs/sources_1/new/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LFSR
INFO: [VRFC 10-2458] undeclared symbol R, assumed default net type wire [C:/Users/cgandotr/Desktop/Lab6/Lab6.srcs/sources_1/new/LFSR.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cgandotr/Desktop/Lab6/Lab6.srcs/sources_1/new/bug.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bug
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cgandotr/Desktop/Lab6/Lab6.srcs/sources_1/new/countUD16L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD16L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cgandotr/Desktop/Lab6/Lab6.srcs/sources_1/imports/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cgandotr/Desktop/Lab6/Lab6.srcs/sources_1/imports/new/countUD8L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD8L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cgandotr/Desktop/Lab6/Lab6.srcs/sources_1/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cgandotr/Desktop/Lab6/Lab6.srcs/sources_1/new/labVGA_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module labVGA_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cgandotr/Desktop/Lab6/Lab6.srcs/sources_1/new/pixelAddress.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixelAddress
INFO: [VRFC 10-2458] undeclared symbol horR, assumed default net type wire [C:/Users/cgandotr/Desktop/Lab6/Lab6.srcs/sources_1/new/pixelAddress.v:35]
INFO: [VRFC 10-2458] undeclared symbol verR, assumed default net type wire [C:/Users/cgandotr/Desktop/Lab6/Lab6.srcs/sources_1/new/pixelAddress.v:37]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cgandotr/Desktop/Lab6/Lab6.srcs/sources_1/new/platform.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module platform
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cgandotr/Desktop/Lab6/Lab6.srcs/sources_1/new/ringCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ringCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cgandotr/Desktop/Lab6/Lab6.srcs/sources_1/new/selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cgandotr/Desktop/Lab6/Lab6.srcs/sources_1/new/slug.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slug
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cgandotr/Desktop/Lab6/Lab6.srcs/sources_1/new/slugPlatform.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slugPlatform
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cgandotr/Desktop/Lab6/Lab6.srcs/sources_1/new/stateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stateMachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cgandotr/Desktop/Lab6/Lab6.srcs/sources_1/new/syncs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module syncs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cgandotr/Desktop/Lab6/Lab6.srcs/sources_1/new/top_lab6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_lab6
INFO: [VRFC 10-2458] undeclared symbol clk, assumed default net type wire [C:/Users/cgandotr/Desktop/Lab6/Lab6.srcs/sources_1/new/top_lab6.v:39]
WARNING: [VRFC 10-2938] 'clk' is already implicitly declared on line 39 [C:/Users/cgandotr/Desktop/Lab6/Lab6.srcs/sources_1/new/top_lab6.v:44]
INFO: [VRFC 10-2458] undeclared symbol hitLeft, assumed default net type wire [C:/Users/cgandotr/Desktop/Lab6/Lab6.srcs/sources_1/new/top_lab6.v:74]
WARNING: [VRFC 10-2938] 'hitLeft' is already implicitly declared on line 74 [C:/Users/cgandotr/Desktop/Lab6/Lab6.srcs/sources_1/new/top_lab6.v:90]
INFO: [VRFC 10-2458] undeclared symbol plat, assumed default net type wire [C:/Users/cgandotr/Desktop/Lab6/Lab6.srcs/sources_1/new/top_lab6.v:91]
INFO: [VRFC 10-2458] undeclared symbol hang, assumed default net type wire [C:/Users/cgandotr/Desktop/Lab6/Lab6.srcs/sources_1/new/top_lab6.v:91]
INFO: [VRFC 10-2458] undeclared symbol pinned, assumed default net type wire [C:/Users/cgandotr/Desktop/Lab6/Lab6.srcs/sources_1/new/top_lab6.v:91]
WARNING: [VRFC 10-2938] 'plat' is already implicitly declared on line 91 [C:/Users/cgandotr/Desktop/Lab6/Lab6.srcs/sources_1/new/top_lab6.v:99]
WARNING: [VRFC 10-3380] identifier 'hitPond' is used before its declaration [C:/Users/cgandotr/Desktop/Lab6/Lab6.srcs/sources_1/new/top_lab6.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cgandotr/Desktop/Lab6/Lab6.srcs/sim_1/imports/Desktop/test3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testSyncs
INFO: [VRFC 10-311] analyzing module check_the_sync_signals
INFO: [VRFC 10-311] analyzing module check_the_rgb_signals
