<profile>

<section name = "Vitis HLS Report for 'MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol'" level="0">
<item name = "Date">Fri Sep  6 14:01:33 2024
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">histoframe_accel</item>
<item name = "Solution">solution (Vitis Kernel Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xck26-sfvc784-2LV-c</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.33 ns, 2.404 ns, 0.90 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">5, 921604, 16.665 ns, 3.072 ms, 5, 921604, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- MMIterOutRow_MMIterOutCol">3, 921602, 4, 1, 1, 1 ~ 921600, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 1748, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 127, -</column>
<column name="Register">-, -, 396, 32, -</column>
<specialColumn name="Available">288, 1248, 234240, 117120, 64</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln1027_fu_207_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln840_fu_247_p2">+, 0, 0, 23, 16, 1</column>
<column name="filled_next_fu_311_p2">+, 0, 0, 15, 8, 8</column>
<column name="ret_V_1_fu_292_p2">-, 0, 0, 16, 8, 9</column>
<column name="sub_ln1277_fu_276_p2">-, 0, 0, 16, 9, 8</column>
<column name="sub_ln553_fu_355_p2">-, 0, 0, 14, 1, 7</column>
<column name="ap_block_state4_pp0_stage0_iter3">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5_pp0_stage0_iter4">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_411">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_414">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op45_read_state4">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op66_write_state5">and, 0, 0, 2, 1, 1</column>
<column name="bLast_fu_237_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="icmp_ln1027_1_fu_216_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="icmp_ln1027_2_fu_242_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="icmp_ln1027_3_fu_282_p2">icmp, 0, 0, 11, 8, 8</column>
<column name="icmp_ln1027_fu_202_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="r_V_2_fu_374_p2">lshr, 0, 0, 423, 128, 128</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ldata1_din">or, 0, 0, 128, 128, 128</column>
<column name="localbuffer_V_3_fu_380_p3">select, 0, 0, 107, 1, 128</column>
<column name="select_ln1247_fu_221_p3">select, 0, 0, 16, 1, 1</column>
<column name="xf_bits_per_clock_fu_261_p3">select, 0, 0, 5, 1, 4</column>
<column name="r_V_3_fu_332_p2">shl, 0, 0, 423, 128, 128</column>
<column name="r_V_fu_364_p2">shl, 0, 0, 423, 128, 128</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter4">9, 2, 1, 2</column>
<column name="ap_phi_mux_conv3_i12_i_i923_pn_phi_fu_162_p4">14, 3, 8, 24</column>
<column name="ap_phi_reg_pp0_iter3_val_V_1_reg_168">9, 2, 24, 48</column>
<column name="ap_phi_reg_pp0_iter4_val_V_1_reg_168">9, 2, 24, 48</column>
<column name="ap_sig_allocacmp_j_V_load">9, 2, 16, 32</column>
<column name="filled_V_fu_86">9, 2, 8, 16</column>
<column name="indvar_flatten_fu_98">9, 2, 32, 64</column>
<column name="j_V_fu_94">9, 2, 16, 32</column>
<column name="ldata1_blk_n">9, 2, 1, 2</column>
<column name="localbuffer_V_fu_90">14, 3, 128, 384</column>
<column name="out_mat_data2_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter1_val_V_1_reg_168">24, 0, 24, 0</column>
<column name="ap_phi_reg_pp0_iter2_val_V_1_reg_168">24, 0, 24, 0</column>
<column name="ap_phi_reg_pp0_iter3_val_V_1_reg_168">24, 0, 24, 0</column>
<column name="ap_phi_reg_pp0_iter4_val_V_1_reg_168">24, 0, 24, 0</column>
<column name="bLast_reg_467">1, 0, 1, 0</column>
<column name="filled_V_3_reg_476">8, 0, 8, 0</column>
<column name="filled_V_fu_86">8, 0, 8, 0</column>
<column name="icmp_ln1027_2_reg_472">1, 0, 1, 0</column>
<column name="icmp_ln1027_3_reg_486">1, 0, 1, 0</column>
<column name="icmp_ln1027_reg_457">1, 0, 1, 0</column>
<column name="indvar_flatten_fu_98">32, 0, 32, 0</column>
<column name="j_V_fu_94">16, 0, 16, 0</column>
<column name="localbuffer_V_fu_90">128, 0, 128, 0</column>
<column name="ret_V_1_reg_490">9, 0, 9, 0</column>
<column name="select_ln1247_reg_461">16, 0, 16, 0</column>
<column name="trunc_ln938_reg_496">7, 0, 7, 0</column>
<column name="icmp_ln1027_reg_457">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, MatStream2AxiStream&lt;2&gt;_Pipeline_MMIterOutRow_MMIterOutCol, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, MatStream2AxiStream&lt;2&gt;_Pipeline_MMIterOutRow_MMIterOutCol, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, MatStream2AxiStream&lt;2&gt;_Pipeline_MMIterOutRow_MMIterOutCol, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, MatStream2AxiStream&lt;2&gt;_Pipeline_MMIterOutRow_MMIterOutCol, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, MatStream2AxiStream&lt;2&gt;_Pipeline_MMIterOutRow_MMIterOutCol, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, MatStream2AxiStream&lt;2&gt;_Pipeline_MMIterOutRow_MMIterOutCol, return value</column>
<column name="out_mat_data2_dout">in, 24, ap_fifo, out_mat_data2, pointer</column>
<column name="out_mat_data2_num_data_valid">in, 2, ap_fifo, out_mat_data2, pointer</column>
<column name="out_mat_data2_fifo_cap">in, 2, ap_fifo, out_mat_data2, pointer</column>
<column name="out_mat_data2_empty_n">in, 1, ap_fifo, out_mat_data2, pointer</column>
<column name="out_mat_data2_read">out, 1, ap_fifo, out_mat_data2, pointer</column>
<column name="ldata1_din">out, 128, ap_fifo, ldata1, pointer</column>
<column name="ldata1_num_data_valid">in, 2, ap_fifo, ldata1, pointer</column>
<column name="ldata1_fifo_cap">in, 2, ap_fifo, ldata1, pointer</column>
<column name="ldata1_full_n">in, 1, ap_fifo, ldata1, pointer</column>
<column name="ldata1_write">out, 1, ap_fifo, ldata1, pointer</column>
<column name="bound">in, 32, ap_none, bound, scalar</column>
<column name="strideBased_cols_bound_per_npc_V">in, 16, ap_none, strideBased_cols_bound_per_npc_V, scalar</column>
<column name="op2_assign">in, 32, ap_none, op2_assign, scalar</column>
<column name="last_blk_width_load">in, 4, ap_none, last_blk_width_load, scalar</column>
<column name="cols_bound_per_npc_load">in, 32, ap_none, cols_bound_per_npc_load, scalar</column>
<column name="localbuffer_V_3_out">out, 128, ap_vld, localbuffer_V_3_out, pointer</column>
<column name="localbuffer_V_3_out_ap_vld">out, 1, ap_vld, localbuffer_V_3_out, pointer</column>
<column name="filled_V_1_out">out, 8, ap_vld, filled_V_1_out, pointer</column>
<column name="filled_V_1_out_ap_vld">out, 1, ap_vld, filled_V_1_out, pointer</column>
</table>
</item>
</section>
</profile>
