Release 14.7 - par P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Thu Dec 13 22:20:29 2018

All signals are completely routed.

WARNING:ParHelpers:361 - There are 10 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   ACLK_IBUF
   FCLK_IBUF
   KOUT<0>_IBUF
   KOUT<1>_IBUF
   KOUT<2>_IBUF
   KOUT<3>_IBUF
   SPI_CS_IBUF
   X<42>_IBUF
   X<45>_IBUF
   X<4>_IBUF


