{
    "csr_bases": {
        "rgb_cntrl": 4026531840,
        "analyzer": 4026533888,
        "ctrl": 4026535936,
        "identifier_mem": 4026537984,
        "sdram": 4026540032,
        "timer0": 4026542080,
        "uart": 4026544128
    },
    "csr_registers": {
        "rgb_cntrl_ev_status": {
            "addr": 4026531840,
            "size": 1,
            "type": "ro"
        },
        "rgb_cntrl_ev_pending": {
            "addr": 4026531844,
            "size": 1,
            "type": "rw"
        },
        "rgb_cntrl_ev_enable": {
            "addr": 4026531848,
            "size": 1,
            "type": "rw"
        },
        "analyzer_mux_value": {
            "addr": 4026533888,
            "size": 1,
            "type": "rw"
        },
        "analyzer_trigger_enable": {
            "addr": 4026533892,
            "size": 1,
            "type": "rw"
        },
        "analyzer_trigger_done": {
            "addr": 4026533896,
            "size": 1,
            "type": "ro"
        },
        "analyzer_trigger_mem_write": {
            "addr": 4026533900,
            "size": 1,
            "type": "rw"
        },
        "analyzer_trigger_mem_mask": {
            "addr": 4026533904,
            "size": 7,
            "type": "rw"
        },
        "analyzer_trigger_mem_value": {
            "addr": 4026533932,
            "size": 7,
            "type": "rw"
        },
        "analyzer_trigger_mem_full": {
            "addr": 4026533960,
            "size": 1,
            "type": "ro"
        },
        "analyzer_subsampler_value": {
            "addr": 4026533964,
            "size": 1,
            "type": "rw"
        },
        "analyzer_storage_enable": {
            "addr": 4026533968,
            "size": 1,
            "type": "rw"
        },
        "analyzer_storage_done": {
            "addr": 4026533972,
            "size": 1,
            "type": "ro"
        },
        "analyzer_storage_length": {
            "addr": 4026533976,
            "size": 1,
            "type": "rw"
        },
        "analyzer_storage_offset": {
            "addr": 4026533980,
            "size": 1,
            "type": "rw"
        },
        "analyzer_storage_mem_level": {
            "addr": 4026533984,
            "size": 1,
            "type": "ro"
        },
        "analyzer_storage_mem_data": {
            "addr": 4026533988,
            "size": 1,
            "type": "ro"
        },
        "ctrl_reset": {
            "addr": 4026535936,
            "size": 1,
            "type": "rw"
        },
        "ctrl_scratch": {
            "addr": 4026535940,
            "size": 1,
            "type": "rw"
        },
        "ctrl_bus_errors": {
            "addr": 4026535944,
            "size": 1,
            "type": "ro"
        },
        "sdram_dfii_control": {
            "addr": 4026540032,
            "size": 1,
            "type": "rw"
        },
        "sdram_dfii_pi0_command": {
            "addr": 4026540036,
            "size": 1,
            "type": "rw"
        },
        "sdram_dfii_pi0_command_issue": {
            "addr": 4026540040,
            "size": 1,
            "type": "rw"
        },
        "sdram_dfii_pi0_address": {
            "addr": 4026540044,
            "size": 1,
            "type": "rw"
        },
        "sdram_dfii_pi0_baddress": {
            "addr": 4026540048,
            "size": 1,
            "type": "rw"
        },
        "sdram_dfii_pi0_wrdata": {
            "addr": 4026540052,
            "size": 1,
            "type": "rw"
        },
        "sdram_dfii_pi0_rddata": {
            "addr": 4026540056,
            "size": 1,
            "type": "ro"
        },
        "timer0_load": {
            "addr": 4026542080,
            "size": 1,
            "type": "rw"
        },
        "timer0_reload": {
            "addr": 4026542084,
            "size": 1,
            "type": "rw"
        },
        "timer0_en": {
            "addr": 4026542088,
            "size": 1,
            "type": "rw"
        },
        "timer0_update_value": {
            "addr": 4026542092,
            "size": 1,
            "type": "rw"
        },
        "timer0_value": {
            "addr": 4026542096,
            "size": 1,
            "type": "ro"
        },
        "timer0_ev_status": {
            "addr": 4026542100,
            "size": 1,
            "type": "ro"
        },
        "timer0_ev_pending": {
            "addr": 4026542104,
            "size": 1,
            "type": "rw"
        },
        "timer0_ev_enable": {
            "addr": 4026542108,
            "size": 1,
            "type": "rw"
        },
        "timer0_uptime_latch": {
            "addr": 4026542112,
            "size": 1,
            "type": "rw"
        },
        "timer0_uptime_cycles": {
            "addr": 4026542116,
            "size": 2,
            "type": "ro"
        },
        "uart_rxtx": {
            "addr": 4026544128,
            "size": 1,
            "type": "rw"
        },
        "uart_txfull": {
            "addr": 4026544132,
            "size": 1,
            "type": "ro"
        },
        "uart_rxempty": {
            "addr": 4026544136,
            "size": 1,
            "type": "ro"
        },
        "uart_ev_status": {
            "addr": 4026544140,
            "size": 1,
            "type": "ro"
        },
        "uart_ev_pending": {
            "addr": 4026544144,
            "size": 1,
            "type": "rw"
        },
        "uart_ev_enable": {
            "addr": 4026544148,
            "size": 1,
            "type": "rw"
        },
        "uart_txempty": {
            "addr": 4026544152,
            "size": 1,
            "type": "ro"
        },
        "uart_rxfull": {
            "addr": 4026544156,
            "size": 1,
            "type": "ro"
        }
    },
    "constants": {
        "config_clock_frequency": 100000000,
        "config_cpu_has_interrupt": null,
        "config_cpu_reset_addr": 0,
        "config_cpu_has_dcache": null,
        "config_cpu_has_icache": null,
        "config_cpu_type_vexriscv": null,
        "config_cpu_variant_standard": null,
        "config_cpu_human_name": "vexriscv",
        "config_cpu_nop": "nop",
        "config_l2_size": 8192,
        "config_csr_data_width": 32,
        "config_csr_alignment": 32,
        "config_bus_standard": "wishbone",
        "config_bus_data_width": 32,
        "config_bus_address_width": 32,
        "config_bus_bursting": 0,
        "timer0_interrupt": 1,
        "uart_interrupt": 0
    },
    "memories": {
        "rom": {
            "base": 0,
            "size": 36864,
            "type": "cached"
        },
        "sram": {
            "base": 268435456,
            "size": 8192,
            "type": "cached"
        },
        "main_ram": {
            "base": 1073741824,
            "size": 8388608,
            "type": "cached"
        },
        "csr": {
            "base": 4026531840,
            "size": 65536,
            "type": "io"
        }
    }
}