

================================================================
== Vitis HLS Report for 'AXIvideo2MultiPixStream'
================================================================
* Date:           Thu Jun 13 17:31:30 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.39 ns|  2.124 ns|     0.92 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    | min |   max   |   Type  |
    +---------+---------+-----------+-----------+-----+---------+---------+
    |        6|  8316006|  20.340 ns|  28.191 ms|    6|  8316006|       no|
    +---------+---------+-----------+-----------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+-----------+-----------+-----------+----------+----------+
        |               |  Latency (cycles) | Iteration |  Initiation Interval  |   Trip   |          |
        |   Loop Name   |   min   |   max   |  Latency  |  achieved |   target  |   Count  | Pipelined|
        +---------------+---------+---------+-----------+-----------+-----------+----------+----------+
        |- loop_height  |        0|  8316000|  10 ~ 3850|          -|          -|  0 ~ 2160|        no|
        +---------------+---------+---------+-----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%axi_data_2 = alloca i32 1" [F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:166]   --->   Operation 11 'alloca' 'axi_data_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:188]   --->   Operation 12 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%axi_last_4_loc = alloca i64 1"   --->   Operation 13 'alloca' 'axi_last_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%axi_data_3_loc = alloca i64 1"   --->   Operation 14 'alloca' 'axi_data_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%eol_loc = alloca i64 1"   --->   Operation 15 'alloca' 'eol_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%axi_last_loc = alloca i64 1"   --->   Operation 16 'alloca' 'axi_last_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%height_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %height" [F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:170]   --->   Operation 17 'read' 'height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln170 = trunc i16 %height_read" [F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:170]   --->   Operation 18 'trunc' 'trunc_ln170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%width_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %width" [F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:171]   --->   Operation 19 'read' 'width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln171 = trunc i16 %width_read" [F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:171]   --->   Operation 20 'trunc' 'trunc_ln171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.42ns)   --->   "%store_ln188 = store i12 0, i12 %i" [F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:188]   --->   Operation 21 'store' 'store_ln188' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 0.50>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 22 'wait' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [2/2] (0.50ns)   --->   "%call_ln0 = call void @AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start, i24 %s_axis_video_V_data_V, i3 %s_axis_video_V_keep_V, i3 %s_axis_video_V_strb_V, i1 %s_axis_video_V_user_V, i1 %s_axis_video_V_last_V, i1 %s_axis_video_V_id_V, i1 %s_axis_video_V_dest_V, i24 %axi_data_2, i1 %axi_last_loc"   --->   Operation 23 'call' 'call_ln0' <Predicate = true> <Delay = 0.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.85>
ST_3 : Operation 24 [2/2] (0.00ns)   --->   "%rows = call i12 @reg<unsigned short>, i12 %trunc_ln170" [F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:170]   --->   Operation 24 'call' 'rows' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 25 [2/2] (0.00ns)   --->   "%cols = call i12 @reg<unsigned short>, i12 %trunc_ln171" [F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:171]   --->   Operation 25 'call' 'cols' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 26 [1/2] (0.85ns)   --->   "%call_ln0 = call void @AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start, i24 %s_axis_video_V_data_V, i3 %s_axis_video_V_keep_V, i3 %s_axis_video_V_strb_V, i1 %s_axis_video_V_user_V, i1 %s_axis_video_V_last_V, i1 %s_axis_video_V_id_V, i1 %s_axis_video_V_dest_V, i24 %axi_data_2, i1 %axi_last_loc"   --->   Operation 26 'call' 'call_ln0' <Predicate = true> <Delay = 0.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.09>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i24 %s_axis_video_V_data_V, i3 %s_axis_video_V_keep_V, i3 %s_axis_video_V_strb_V, i1 %s_axis_video_V_user_V, i1 %s_axis_video_V_last_V, i1 %s_axis_video_V_id_V, i1 %s_axis_video_V_dest_V, void @empty_14"   --->   Operation 27 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %height, void "   --->   Operation 28 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %width, void "   --->   Operation 29 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %imgRgb, void @empty_12, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %s_axis_video_V_dest_V, i1 %s_axis_video_V_id_V, i1 %s_axis_video_V_last_V, i1 %s_axis_video_V_user_V, i3 %s_axis_video_V_strb_V, i3 %s_axis_video_V_keep_V, i24 %s_axis_video_V_data_V, void @empty_11, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/2] (0.00ns)   --->   "%rows = call i12 @reg<unsigned short>, i12 %trunc_ln170" [F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:170]   --->   Operation 32 'call' 'rows' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 33 [1/2] (0.00ns)   --->   "%cols = call i12 @reg<unsigned short>, i12 %trunc_ln171" [F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:171]   --->   Operation 33 'call' 'cols' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%axi_last_loc_load = load i1 %axi_last_loc"   --->   Operation 34 'load' 'axi_last_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%empty_49 = wait i32 @_ssdm_op_Wait"   --->   Operation 35 'wait' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.80ns)   --->   "%cmp10251 = icmp_ne  i12 %cols, i12 0" [F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:171]   --->   Operation 36 'icmp' 'cmp10251' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.28ns)   --->   "%xor_ln216 = xor i1 %cmp10251, i1 1" [F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:216]   --->   Operation 37 'xor' 'xor_ln216' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (0.42ns)   --->   "%br_ln188 = br void %loop_width" [F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:188]   --->   Operation 38 'br' 'br_ln188' <Predicate = true> <Delay = 0.42>

State 5 <SV = 4> <Delay = 2.12>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%sof = phi i1 1, void %entry, i1 %and_ln216, void %loop_width.split" [F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:216]   --->   Operation 39 'phi' 'sof' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%axi_last_2 = phi i1 %axi_last_loc_load, void %entry, i1 %axi_last_4_loc_load, void %loop_width.split"   --->   Operation 40 'phi' 'axi_last_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%i_4 = load i12 %i" [F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:188]   --->   Operation 41 'load' 'i_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.80ns)   --->   "%icmp_ln188 = icmp_eq  i12 %i_4, i12 %rows" [F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:188]   --->   Operation 42 'icmp' 'icmp_ln188' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 2160, i64 0"   --->   Operation 43 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.80ns)   --->   "%i_5 = add i12 %i_4, i12 1" [F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:188]   --->   Operation 44 'add' 'i_5' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln188 = br i1 %icmp_ln188, void %loop_width.split, void %for.end49.loopexit" [F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:188]   --->   Operation 45 'br' 'br_ln188' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%axi_data_2_load = load i24 %axi_data_2"   --->   Operation 46 'load' 'axi_data_2_load' <Predicate = (!icmp_ln188)> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%empty_50 = wait i32 @_ssdm_op_Wait"   --->   Operation 47 'wait' 'empty_50' <Predicate = (!icmp_ln188)> <Delay = 0.00>
ST_5 : Operation 48 [2/2] (1.31ns)   --->   "%call_ln216 = call void @AXIvideo2MultiPixStream_Pipeline_loop_width, i1 %sof, i1 %axi_last_2, i24 %axi_data_2_load, i12 %cols, i24 %imgRgb, i24 %s_axis_video_V_data_V, i3 %s_axis_video_V_keep_V, i3 %s_axis_video_V_strb_V, i1 %s_axis_video_V_user_V, i1 %s_axis_video_V_last_V, i1 %s_axis_video_V_id_V, i1 %s_axis_video_V_dest_V, i1 %eol_loc, i24 %axi_data_3_loc" [F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:216]   --->   Operation 48 'call' 'call_ln216' <Predicate = (!icmp_ln188)> <Delay = 1.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 49 [1/1] (0.28ns)   --->   "%and_ln216 = and i1 %sof, i1 %xor_ln216" [F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:216]   --->   Operation 49 'and' 'and_ln216' <Predicate = (!icmp_ln188)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (0.42ns)   --->   "%store_ln188 = store i12 %i_5, i12 %i" [F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:188]   --->   Operation 50 'store' 'store_ln188' <Predicate = (!icmp_ln188)> <Delay = 0.42>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 51 'ret' 'ret_ln0' <Predicate = (icmp_ln188)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.66>
ST_6 : Operation 52 [1/2] (1.66ns)   --->   "%call_ln216 = call void @AXIvideo2MultiPixStream_Pipeline_loop_width, i1 %sof, i1 %axi_last_2, i24 %axi_data_2_load, i12 %cols, i24 %imgRgb, i24 %s_axis_video_V_data_V, i3 %s_axis_video_V_keep_V, i3 %s_axis_video_V_strb_V, i1 %s_axis_video_V_user_V, i1 %s_axis_video_V_last_V, i1 %s_axis_video_V_id_V, i1 %s_axis_video_V_dest_V, i1 %eol_loc, i24 %axi_data_3_loc" [F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:216]   --->   Operation 52 'call' 'call_ln216' <Predicate = true> <Delay = 1.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 53 [1/1] (0.00ns)   --->   "%empty_51 = wait i32 @_ssdm_op_Wait"   --->   Operation 53 'wait' 'empty_51' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 0.68>
ST_8 : Operation 54 [1/1] (0.00ns)   --->   "%eol_loc_load = load i1 %eol_loc"   --->   Operation 54 'load' 'eol_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 55 [1/1] (0.00ns)   --->   "%axi_data_3_loc_load = load i24 %axi_data_3_loc"   --->   Operation 55 'load' 'axi_data_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 56 [1/1] (0.17ns)   --->   "%select_ln216 = select i1 %cmp10251, i1 %eol_loc_load, i1 %axi_last_2" [F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:216]   --->   Operation 56 'select' 'select_ln216' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "%empty_52 = wait i32 @_ssdm_op_Wait"   --->   Operation 57 'wait' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 58 [2/2] (0.50ns)   --->   "%call_ln216 = call void @AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol, i24 %axi_data_3_loc_load, i1 %select_ln216, i1 %eol_loc_load, i24 %s_axis_video_V_data_V, i3 %s_axis_video_V_keep_V, i3 %s_axis_video_V_strb_V, i1 %s_axis_video_V_user_V, i1 %s_axis_video_V_last_V, i1 %s_axis_video_V_id_V, i1 %s_axis_video_V_dest_V, i24 %axi_data_2, i1 %axi_last_4_loc" [F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:216]   --->   Operation 58 'call' 'call_ln216' <Predicate = true> <Delay = 0.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.85>
ST_9 : Operation 59 [1/2] (0.85ns)   --->   "%call_ln216 = call void @AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol, i24 %axi_data_3_loc_load, i1 %select_ln216, i1 %eol_loc_load, i24 %s_axis_video_V_data_V, i3 %s_axis_video_V_keep_V, i3 %s_axis_video_V_strb_V, i1 %s_axis_video_V_user_V, i1 %s_axis_video_V_last_V, i1 %s_axis_video_V_id_V, i1 %s_axis_video_V_dest_V, i24 %axi_data_2, i1 %axi_last_4_loc" [F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:216]   --->   Operation 59 'call' 'call_ln216' <Predicate = true> <Delay = 0.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 60 [1/1] (0.00ns)   --->   "%specloopname_ln188 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:188]   --->   Operation 60 'specloopname' 'specloopname_ln188' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 61 [1/1] (0.00ns)   --->   "%axi_last_4_loc_load = load i1 %axi_last_4_loc"   --->   Operation 61 'load' 'axi_last_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln188 = br void %loop_width" [F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:188]   --->   Operation 62 'br' 'br_ln188' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.390ns, clock uncertainty: 0.915ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation 12 bit ('i', F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:188) [12]  (0.000 ns)
	'store' operation 0 bit ('store_ln188', F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:188) of constant 0 on local variable 'i', F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:188 [34]  (0.427 ns)

 <State 2>: 0.506ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start' [29]  (0.506 ns)

 <State 3>: 0.854ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start' [29]  (0.854 ns)

 <State 4>: 1.096ns
The critical path consists of the following:
	'call' operation 12 bit ('cols', F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:171) to 'reg<unsigned short>' [27]  (0.000 ns)
	'icmp' operation 1 bit ('cmp10251', F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:171) [32]  (0.809 ns)
	'xor' operation 1 bit ('xor_ln216', F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:216) [33]  (0.287 ns)

 <State 5>: 2.124ns
The critical path consists of the following:
	'load' operation 12 bit ('i', F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:188) on local variable 'i', F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:188 [39]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln188', F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:188) [40]  (0.809 ns)
	'call' operation 0 bit ('call_ln216', F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:216) to 'AXIvideo2MultiPixStream_Pipeline_loop_width' [48]  (1.315 ns)

 <State 6>: 1.663ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln216', F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:216) to 'AXIvideo2MultiPixStream_Pipeline_loop_width' [48]  (1.663 ns)

 <State 7>: 0.000ns
The critical path consists of the following:

 <State 8>: 0.685ns
The critical path consists of the following:
	'load' operation 1 bit ('eol_loc_load') on local variable 'eol_loc' [49]  (0.000 ns)
	'select' operation 1 bit ('select_ln216', F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:216) [52]  (0.179 ns)
	'call' operation 0 bit ('call_ln216', F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:216) to 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol' [54]  (0.506 ns)

 <State 9>: 0.854ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln216', F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:216) to 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol' [54]  (0.854 ns)

 <State 10>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
