-- Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, the Altera Quartus Prime License Agreement,
-- the Altera MegaCore Function License Agreement, or other 
-- applicable license agreement, including, without limitation, 
-- that your use is for the sole purpose of programming logic 
-- devices manufactured by Altera and sold by Altera or its 
-- authorized distributors.  Please refer to the applicable 
-- agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition"

-- DATE "05/06/2019 23:23:18"

-- 
-- Device: Altera 5CGXFC7C7F23C8 Package FBGA484
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY ALTERA_LNSIM;
LIBRARY CYCLONEV;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE ALTERA_LNSIM.ALTERA_LNSIM_COMPONENTS.ALL;
USE CYCLONEV.CYCLONEV_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	mips_processor IS
    PORT (
	reset : IN std_logic;
	slow_clock : IN std_logic;
	PC_out : OUT std_logic_vector(31 DOWNTO 0);
	Instruction_out : OUT std_logic_vector(31 DOWNTO 0);
	write_reg_out : OUT std_logic_vector(4 DOWNTO 0);
	Write_data_out : OUT std_logic_vector(31 DOWNTO 0);
	reg_write_out : OUT std_logic;
	reset_stages_out : OUT std_logic;
	sregdest_MEMWB_out : OUT std_logic;
	input0_out : OUT std_logic_vector(4 DOWNTO 0);
	input1_out : OUT std_logic_vector(4 DOWNTO 0);
	rd1_out_debug : OUT std_logic_vector(1 DOWNTO 0);
	rd2_out_debug : OUT std_logic_vector(1 DOWNTO 0);
	alu_oper2_out : OUT std_logic_vector(31 DOWNTO 0);
	out_fWrite_reg_EXMEM : OUT std_logic_vector(4 DOWNTO 0);
	out_fWrite_reg_MEMWB : OUT std_logic_vector(4 DOWNTO 0);
	out_fRS_IDEX : OUT std_logic_vector(4 DOWNTO 0);
	out_fRT_IDEX : OUT std_logic_vector(4 DOWNTO 0);
	ronaldo_mux_pc : OUT std_logic_vector(31 DOWNTO 0);
	jal_out : OUT std_logic
	);
END mips_processor;

-- Design Ports Information
-- PC_out[0]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[1]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[2]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[3]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[4]	=>  Location: PIN_K9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[5]	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[6]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[7]	=>  Location: PIN_A22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[8]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[9]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[10]	=>  Location: PIN_U10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[11]	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[12]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[13]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[14]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[15]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[16]	=>  Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[17]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[18]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[19]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[20]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[21]	=>  Location: PIN_Y11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[22]	=>  Location: PIN_A20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[23]	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[24]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[25]	=>  Location: PIN_R15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[26]	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[27]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[28]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[29]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[30]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[31]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction_out[0]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction_out[1]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction_out[2]	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction_out[3]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction_out[4]	=>  Location: PIN_L18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction_out[5]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction_out[6]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction_out[7]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction_out[8]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction_out[9]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction_out[10]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction_out[11]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction_out[12]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction_out[13]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction_out[14]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction_out[15]	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction_out[16]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction_out[17]	=>  Location: PIN_W9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction_out[18]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction_out[19]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction_out[20]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction_out[21]	=>  Location: PIN_B20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction_out[22]	=>  Location: PIN_N19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction_out[23]	=>  Location: PIN_L17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction_out[24]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction_out[25]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction_out[26]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction_out[27]	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction_out[28]	=>  Location: PIN_M20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction_out[29]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction_out[30]	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction_out[31]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- write_reg_out[0]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- write_reg_out[1]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- write_reg_out[2]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- write_reg_out[3]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- write_reg_out[4]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[0]	=>  Location: PIN_Y20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[1]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[2]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[3]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[4]	=>  Location: PIN_P12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[5]	=>  Location: PIN_U12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[6]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[7]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[8]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[9]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[10]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[11]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[12]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[13]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[14]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[15]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[16]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[17]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[18]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[19]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[20]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[21]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[22]	=>  Location: PIN_U11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[23]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[24]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[25]	=>  Location: PIN_V20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[26]	=>  Location: PIN_V15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[27]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[28]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[29]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[30]	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[31]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reg_write_out	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reset_stages_out	=>  Location: PIN_T20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sregdest_MEMWB_out	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- input0_out[0]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- input0_out[1]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- input0_out[2]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- input0_out[3]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- input0_out[4]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- input1_out[0]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- input1_out[1]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- input1_out[2]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- input1_out[3]	=>  Location: PIN_K16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- input1_out[4]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rd1_out_debug[0]	=>  Location: PIN_K20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rd1_out_debug[1]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rd2_out_debug[0]	=>  Location: PIN_V19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rd2_out_debug[1]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- alu_oper2_out[0]	=>  Location: PIN_T18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- alu_oper2_out[1]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- alu_oper2_out[2]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- alu_oper2_out[3]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- alu_oper2_out[4]	=>  Location: PIN_U16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- alu_oper2_out[5]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- alu_oper2_out[6]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- alu_oper2_out[7]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- alu_oper2_out[8]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- alu_oper2_out[9]	=>  Location: PIN_T19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- alu_oper2_out[10]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- alu_oper2_out[11]	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- alu_oper2_out[12]	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- alu_oper2_out[13]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- alu_oper2_out[14]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- alu_oper2_out[15]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- alu_oper2_out[16]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- alu_oper2_out[17]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- alu_oper2_out[18]	=>  Location: PIN_R17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- alu_oper2_out[19]	=>  Location: PIN_P22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- alu_oper2_out[20]	=>  Location: PIN_U17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- alu_oper2_out[21]	=>  Location: PIN_U20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- alu_oper2_out[22]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- alu_oper2_out[23]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- alu_oper2_out[24]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- alu_oper2_out[25]	=>  Location: PIN_H20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- alu_oper2_out[26]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- alu_oper2_out[27]	=>  Location: PIN_T17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- alu_oper2_out[28]	=>  Location: PIN_K19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- alu_oper2_out[29]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- alu_oper2_out[30]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- alu_oper2_out[31]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- out_fWrite_reg_EXMEM[0]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- out_fWrite_reg_EXMEM[1]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- out_fWrite_reg_EXMEM[2]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- out_fWrite_reg_EXMEM[3]	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- out_fWrite_reg_EXMEM[4]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- out_fWrite_reg_MEMWB[0]	=>  Location: PIN_J11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- out_fWrite_reg_MEMWB[1]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- out_fWrite_reg_MEMWB[2]	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- out_fWrite_reg_MEMWB[3]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- out_fWrite_reg_MEMWB[4]	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- out_fRS_IDEX[0]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- out_fRS_IDEX[1]	=>  Location: PIN_Y9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- out_fRS_IDEX[2]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- out_fRS_IDEX[3]	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- out_fRS_IDEX[4]	=>  Location: PIN_J18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- out_fRT_IDEX[0]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- out_fRT_IDEX[1]	=>  Location: PIN_E20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- out_fRT_IDEX[2]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- out_fRT_IDEX[3]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- out_fRT_IDEX[4]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ronaldo_mux_pc[0]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ronaldo_mux_pc[1]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ronaldo_mux_pc[2]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ronaldo_mux_pc[3]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ronaldo_mux_pc[4]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ronaldo_mux_pc[5]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ronaldo_mux_pc[6]	=>  Location: PIN_F20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ronaldo_mux_pc[7]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ronaldo_mux_pc[8]	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ronaldo_mux_pc[9]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ronaldo_mux_pc[10]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ronaldo_mux_pc[11]	=>  Location: PIN_M18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ronaldo_mux_pc[12]	=>  Location: PIN_P19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ronaldo_mux_pc[13]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ronaldo_mux_pc[14]	=>  Location: PIN_P18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ronaldo_mux_pc[15]	=>  Location: PIN_H18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ronaldo_mux_pc[16]	=>  Location: PIN_L19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ronaldo_mux_pc[17]	=>  Location: PIN_M22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ronaldo_mux_pc[18]	=>  Location: PIN_J21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ronaldo_mux_pc[19]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ronaldo_mux_pc[20]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ronaldo_mux_pc[21]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ronaldo_mux_pc[22]	=>  Location: PIN_P7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ronaldo_mux_pc[23]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ronaldo_mux_pc[24]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ronaldo_mux_pc[25]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ronaldo_mux_pc[26]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ronaldo_mux_pc[27]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ronaldo_mux_pc[28]	=>  Location: PIN_P17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ronaldo_mux_pc[29]	=>  Location: PIN_R14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ronaldo_mux_pc[30]	=>  Location: PIN_K17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ronaldo_mux_pc[31]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- jal_out	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- slow_clock	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reset	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF mips_processor IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_reset : std_logic;
SIGNAL ww_slow_clock : std_logic;
SIGNAL ww_PC_out : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_Instruction_out : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_write_reg_out : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_Write_data_out : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_reg_write_out : std_logic;
SIGNAL ww_reset_stages_out : std_logic;
SIGNAL ww_sregdest_MEMWB_out : std_logic;
SIGNAL ww_input0_out : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_input1_out : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_rd1_out_debug : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_rd2_out_debug : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_alu_oper2_out : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_out_fWrite_reg_EXMEM : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_out_fWrite_reg_MEMWB : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_out_fRS_IDEX : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_out_fRT_IDEX : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_ronaldo_mux_pc : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_jal_out : std_logic;
SIGNAL \mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \mem|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \mem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \mem|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \mem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \rom|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \~QUARTUS_CREATED_GND~I_combout\ : std_logic;
SIGNAL \slow_clock~input_o\ : std_logic;
SIGNAL \slow_clock~inputCLKENA0_outclk\ : std_logic;
SIGNAL \Add0~2\ : std_logic;
SIGNAL \Add0~6\ : std_logic;
SIGNAL \Add0~9_sumout\ : std_logic;
SIGNAL \Add0~10\ : std_logic;
SIGNAL \Add0~14\ : std_logic;
SIGNAL \Add0~18\ : std_logic;
SIGNAL \Add0~21_sumout\ : std_logic;
SIGNAL \salucontrol_IDEX~1_combout\ : std_logic;
SIGNAL \salucontrol_IDEX~0_combout\ : std_logic;
SIGNAL \control|Jr~0_combout\ : std_logic;
SIGNAL \salucontrol_IDEX~2_combout\ : std_logic;
SIGNAL \control|ALUControl[0]~3_combout\ : std_logic;
SIGNAL \control|ALUControl[3]~1_combout\ : std_logic;
SIGNAL \control|ALUControl[0]~4_combout\ : std_logic;
SIGNAL \control|ALUControl[3]~0_combout\ : std_logic;
SIGNAL \control|ALUControl[3]~2_combout\ : std_logic;
SIGNAL \salucontrol_IDEX~5_combout\ : std_logic;
SIGNAL \salucontrol_IDEX~3_combout\ : std_logic;
SIGNAL \salucontrol_IDEX~4_combout\ : std_logic;
SIGNAL \alu_main|Mux32~0_combout\ : std_logic;
SIGNAL \alu_main|Mux12~2_combout\ : std_logic;
SIGNAL \salumainresult_EXMEM[8]~feeder_combout\ : std_logic;
SIGNAL \control|Mux6~0_combout\ : std_logic;
SIGNAL \sbeq_IDEX~q\ : std_logic;
SIGNAL \sbeq_EXMEM~DUPLICATE_q\ : std_logic;
SIGNAL \process_8~0_combout\ : std_logic;
SIGNAL \control|Mux11~0_combout\ : std_logic;
SIGNAL \smemwrite_IDEX~q\ : std_logic;
SIGNAL \smemwrite_EXMEM~q\ : std_logic;
SIGNAL \control|Mux12~0_combout\ : std_logic;
SIGNAL \smemread_IDEX~q\ : std_logic;
SIGNAL \smemread_EXMEM~q\ : std_logic;
SIGNAL \spc_MEMWB[0]~DUPLICATE_q\ : std_logic;
SIGNAL \sinstruction_IFID[23]~feeder_combout\ : std_logic;
SIGNAL \sinstruction_IFID[21]~DUPLICATE_q\ : std_logic;
SIGNAL \sinstruction_IDEX[9]~feeder_combout\ : std_logic;
SIGNAL \sinstruction_IDEX[9]~DUPLICATE_q\ : std_logic;
SIGNAL \sinstruction_IDEX[10]~DUPLICATE_q\ : std_logic;
SIGNAL \alu_main|Mux1~12_combout\ : std_logic;
SIGNAL \alu_main|Mux1~13_combout\ : std_logic;
SIGNAL \control|Mux4~0_combout\ : std_logic;
SIGNAL \salusrc_IDEX~DUPLICATE_q\ : std_logic;
SIGNAL \alu_main|Mux26~5_combout\ : std_logic;
SIGNAL \sinstruction_IFID[20]~feeder_combout\ : std_logic;
SIGNAL \sregdest_IDEX~q\ : std_logic;
SIGNAL \sinstruction_IDEX[15]~DUPLICATE_q\ : std_logic;
SIGNAL \swriteregister_EXMEM~4_combout\ : std_logic;
SIGNAL \sinstruction_IFID[24]~DUPLICATE_q\ : std_logic;
SIGNAL \sinstruction_IDEX[14]~DUPLICATE_q\ : std_logic;
SIGNAL \sinstruction_IDEX[19]~DUPLICATE_q\ : std_logic;
SIGNAL \swriteregister_EXMEM~3_combout\ : std_logic;
SIGNAL \forward|rd1_out[1]~1_combout\ : std_logic;
SIGNAL \swriteregister_EXMEM[3]~DUPLICATE_q\ : std_logic;
SIGNAL \swriteregister_MEMWB[3]~DUPLICATE_q\ : std_logic;
SIGNAL \swriteregister_EXMEM~2_combout\ : std_logic;
SIGNAL \swriteregister_EXMEM[2]~DUPLICATE_q\ : std_logic;
SIGNAL \sinstruction_IDEX[11]~feeder_combout\ : std_logic;
SIGNAL \swriteregister_EXMEM~0_combout\ : std_logic;
SIGNAL \sinstruction_IDEX[12]~DUPLICATE_q\ : std_logic;
SIGNAL \swriteregister_EXMEM~1_combout\ : std_logic;
SIGNAL \swriteregister_MEMWB[4]~DUPLICATE_q\ : std_logic;
SIGNAL \control|Mux1~0_combout\ : std_logic;
SIGNAL \sregwrite_IDEX~q\ : std_logic;
SIGNAL \sregwrite_EXMEM~q\ : std_logic;
SIGNAL \sregwrite_MEMWB~DUPLICATE_q\ : std_logic;
SIGNAL \forward|process_0~1_combout\ : std_logic;
SIGNAL \forward|rd1_out[1]~0_combout\ : std_logic;
SIGNAL \forward|process_0~0_combout\ : std_logic;
SIGNAL \swriteregister_MEMWB[1]~DUPLICATE_q\ : std_logic;
SIGNAL \forward|process_0~2_combout\ : std_logic;
SIGNAL \forward|process_0~3_combout\ : std_logic;
SIGNAL \forward|Mux3~0_combout\ : std_logic;
SIGNAL \alu_main|Mux28~0_combout\ : std_logic;
SIGNAL \alu_main|Mux1~0_combout\ : std_logic;
SIGNAL \Add0~5_sumout\ : std_logic;
SIGNAL \spc_EXMEM[3]~feeder_combout\ : std_logic;
SIGNAL \spc_MEMWB[3]~DUPLICATE_q\ : std_logic;
SIGNAL \Add0~13_sumout\ : std_logic;
SIGNAL \spc_IFID[5]~feeder_combout\ : std_logic;
SIGNAL \spc_IDEX[5]~feeder_combout\ : std_logic;
SIGNAL \forward|rd1_out[0]~2_combout\ : std_logic;
SIGNAL \forward|Mux25~0_combout\ : std_logic;
SIGNAL \sinstruction_IFID[20]~DUPLICATE_q\ : std_logic;
SIGNAL \reset~input_o\ : std_logic;
SIGNAL \reset~inputCLKENA0_outclk\ : std_logic;
SIGNAL \mux_writeregister|output[2]~2_combout\ : std_logic;
SIGNAL \mux_writeregister|output[1]~1_combout\ : std_logic;
SIGNAL \mux_writeregister|output[0]~0_combout\ : std_logic;
SIGNAL \mux_writeregister|output[3]~3_combout\ : std_logic;
SIGNAL \mux_writeregister|output[4]~4_combout\ : std_logic;
SIGNAL \reg_file|Decoder0~28_combout\ : std_logic;
SIGNAL \reg_file|registers[4][6]~q\ : std_logic;
SIGNAL \reg_file|Decoder0~30_combout\ : std_logic;
SIGNAL \reg_file|registers[6][6]~q\ : std_logic;
SIGNAL \reg_file|Decoder0~29_combout\ : std_logic;
SIGNAL \reg_file|registers[5][6]~q\ : std_logic;
SIGNAL \sregwrite_MEMWB~q\ : std_logic;
SIGNAL \reg_file|Decoder0~31_combout\ : std_logic;
SIGNAL \reg_file|registers[7][6]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~74_combout\ : std_logic;
SIGNAL \reg_file|Decoder0~24_combout\ : std_logic;
SIGNAL \reg_file|registers[12][6]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|Decoder0~25_combout\ : std_logic;
SIGNAL \reg_file|registers[13][6]~q\ : std_logic;
SIGNAL \reg_file|Decoder0~26_combout\ : std_logic;
SIGNAL \reg_file|registers[14][6]~q\ : std_logic;
SIGNAL \reg_file|Decoder0~27_combout\ : std_logic;
SIGNAL \reg_file|registers[15][6]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~73_combout\ : std_logic;
SIGNAL \reg_file|registers[8][6]~feeder_combout\ : std_logic;
SIGNAL \reg_file|Decoder0~16_combout\ : std_logic;
SIGNAL \reg_file|registers[8][6]~q\ : std_logic;
SIGNAL \reg_file|Decoder0~19_combout\ : std_logic;
SIGNAL \reg_file|registers[11][6]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|Decoder0~18_combout\ : std_logic;
SIGNAL \reg_file|registers[10][6]~q\ : std_logic;
SIGNAL \reg_file|registers[9][6]~feeder_combout\ : std_logic;
SIGNAL \reg_file|Decoder0~17_combout\ : std_logic;
SIGNAL \reg_file|registers[9][6]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~71_combout\ : std_logic;
SIGNAL \reg_file|registers[3][6]~feeder_combout\ : std_logic;
SIGNAL \reg_file|Decoder0~23_combout\ : std_logic;
SIGNAL \reg_file|registers[3][6]~q\ : std_logic;
SIGNAL \reg_file|Decoder0~22_combout\ : std_logic;
SIGNAL \reg_file|registers[2][6]~q\ : std_logic;
SIGNAL \reg_file|Decoder0~21_combout\ : std_logic;
SIGNAL \reg_file|registers[1][6]~q\ : std_logic;
SIGNAL \reg_file|registers[0][6]~feeder_combout\ : std_logic;
SIGNAL \reg_file|Decoder0~20_combout\ : std_logic;
SIGNAL \reg_file|registers[0][6]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~72_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~75_combout\ : std_logic;
SIGNAL \reg_file|registers[23][6]~feeder_combout\ : std_logic;
SIGNAL \reg_file|Decoder0~13_combout\ : std_logic;
SIGNAL \reg_file|registers[23][6]~q\ : std_logic;
SIGNAL \reg_file|Decoder0~12_combout\ : std_logic;
SIGNAL \reg_file|registers[19][6]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|Decoder0~14_combout\ : std_logic;
SIGNAL \reg_file|registers[27][6]~q\ : std_logic;
SIGNAL \reg_file|Decoder0~15_combout\ : std_logic;
SIGNAL \reg_file|registers[31][6]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~69_combout\ : std_logic;
SIGNAL \reg_file|Decoder0~1_combout\ : std_logic;
SIGNAL \reg_file|registers[20][6]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|Decoder0~3_combout\ : std_logic;
SIGNAL \reg_file|registers[28][6]~q\ : std_logic;
SIGNAL \reg_file|Decoder0~0_combout\ : std_logic;
SIGNAL \reg_file|registers[16][6]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~66_combout\ : std_logic;
SIGNAL \reg_file|registers[22][6]~feeder_combout\ : std_logic;
SIGNAL \reg_file|Decoder0~9_combout\ : std_logic;
SIGNAL \reg_file|registers[22][6]~q\ : std_logic;
SIGNAL \reg_file|Decoder0~11_combout\ : std_logic;
SIGNAL \reg_file|registers[30][6]~q\ : std_logic;
SIGNAL \sinstruction_IFID[18]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|Decoder0~8_combout\ : std_logic;
SIGNAL \reg_file|registers[18][6]~q\ : std_logic;
SIGNAL \reg_file|Decoder0~10_combout\ : std_logic;
SIGNAL \reg_file|registers[26][6]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~68_combout\ : std_logic;
SIGNAL \reg_file|registers[25][6]~feeder_combout\ : std_logic;
SIGNAL \reg_file|Decoder0~6_combout\ : std_logic;
SIGNAL \reg_file|registers[25][6]~q\ : std_logic;
SIGNAL \reg_file|Decoder0~5_combout\ : std_logic;
SIGNAL \reg_file|registers[21][6]~q\ : std_logic;
SIGNAL \reg_file|Decoder0~4_combout\ : std_logic;
SIGNAL \reg_file|registers[17][6]~q\ : std_logic;
SIGNAL \reg_file|registers[29][6]~feeder_combout\ : std_logic;
SIGNAL \reg_file|Decoder0~7_combout\ : std_logic;
SIGNAL \reg_file|registers[29][6]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~67_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~70_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~76_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX[6]~DUPLICATE_q\ : std_logic;
SIGNAL \forward|rd2_out[1]~1_combout\ : std_logic;
SIGNAL \forward|rd2_out[1]~0_combout\ : std_logic;
SIGNAL \forward|process_0~4_combout\ : std_logic;
SIGNAL \forward|process_0~5_combout\ : std_logic;
SIGNAL \forward|rd2_out[0]~2_combout\ : std_logic;
SIGNAL \mux_alu|output[17]~1_combout\ : std_logic;
SIGNAL \mux_alu|output[6]~15_combout\ : std_logic;
SIGNAL \mux_alu|output[6]~16_combout\ : std_logic;
SIGNAL \alu_main|Result~2_combout\ : std_logic;
SIGNAL \forward|Mux26~0_combout\ : std_logic;
SIGNAL \sinstruction_IDEX[4]~DUPLICATE_q\ : std_logic;
SIGNAL \spc_EXMEM[4]~feeder_combout\ : std_logic;
SIGNAL \smemtoreg_MEMWB~feeder_combout\ : std_logic;
SIGNAL \smemtoreg_MEMWB~q\ : std_logic;
SIGNAL \reg_file|registers[11][1]~q\ : std_logic;
SIGNAL \reg_file|registers[8][1]~q\ : std_logic;
SIGNAL \reg_file|registers[10][1]~q\ : std_logic;
SIGNAL \reg_file|registers[9][1]~DUPLICATE_q\ : std_logic;
SIGNAL \sreaddata2_IDEX~16_combout\ : std_logic;
SIGNAL \reg_file|registers[13][1]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[13][1]~q\ : std_logic;
SIGNAL \reg_file|registers[12][1]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[12][1]~q\ : std_logic;
SIGNAL \reg_file|registers[14][1]~q\ : std_logic;
SIGNAL \reg_file|registers[15][1]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~18_combout\ : std_logic;
SIGNAL \reg_file|registers[0][1]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[0][1]~q\ : std_logic;
SIGNAL \reg_file|registers[1][1]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[1][1]~q\ : std_logic;
SIGNAL \reg_file|registers[2][1]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~17_combout\ : std_logic;
SIGNAL \reg_file|registers[7][1]~q\ : std_logic;
SIGNAL \reg_file|registers[5][1]~q\ : std_logic;
SIGNAL \reg_file|registers[6][1]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|registers[4][1]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~19_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~20_combout\ : std_logic;
SIGNAL \reg_file|registers[20][1]~q\ : std_logic;
SIGNAL \reg_file|registers[28][1]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|registers[16][1]~q\ : std_logic;
SIGNAL \reg_file|registers[24][1]~feeder_combout\ : std_logic;
SIGNAL \reg_file|Decoder0~2_combout\ : std_logic;
SIGNAL \reg_file|registers[24][1]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~11_combout\ : std_logic;
SIGNAL \reg_file|registers[26][1]~q\ : std_logic;
SIGNAL \reg_file|registers[30][1]~q\ : std_logic;
SIGNAL \reg_file|registers[18][1]~q\ : std_logic;
SIGNAL \reg_file|registers[22][1]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~13_combout\ : std_logic;
SIGNAL \reg_file|registers[21][1]~q\ : std_logic;
SIGNAL \reg_file|registers[17][1]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[17][1]~q\ : std_logic;
SIGNAL \reg_file|registers[25][1]~q\ : std_logic;
SIGNAL \reg_file|registers[29][1]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~12_combout\ : std_logic;
SIGNAL \reg_file|registers[19][1]~q\ : std_logic;
SIGNAL \reg_file|registers[31][1]~q\ : std_logic;
SIGNAL \reg_file|registers[27][1]~q\ : std_logic;
SIGNAL \reg_file|registers[23][1]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[23][1]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~14_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~15_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~21_combout\ : std_logic;
SIGNAL \Add0~1_sumout\ : std_logic;
SIGNAL \spc_IFID[2]~feeder_combout\ : std_logic;
SIGNAL \spc_MEMWB[2]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|registers[27][3]~q\ : std_logic;
SIGNAL \reg_file|registers[19][3]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[19][3]~q\ : std_logic;
SIGNAL \reg_file|registers[31][3]~q\ : std_logic;
SIGNAL \reg_file|registers[23][3]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~36_combout\ : std_logic;
SIGNAL \reg_file|registers[21][3]~q\ : std_logic;
SIGNAL \reg_file|registers[17][3]~q\ : std_logic;
SIGNAL \reg_file|registers[25][3]~q\ : std_logic;
SIGNAL \reg_file|registers[29][3]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[29][3]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~34_combout\ : std_logic;
SIGNAL \reg_file|registers[20][3]~q\ : std_logic;
SIGNAL \reg_file|registers[28][3]~q\ : std_logic;
SIGNAL \reg_file|registers[24][3]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[24][3]~q\ : std_logic;
SIGNAL \reg_file|registers[16][3]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~33_combout\ : std_logic;
SIGNAL \reg_file|registers[18][3]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[18][3]~q\ : std_logic;
SIGNAL \reg_file|registers[22][3]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[22][3]~q\ : std_logic;
SIGNAL \reg_file|registers[30][3]~q\ : std_logic;
SIGNAL \reg_file|registers[26][3]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~35_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~37_combout\ : std_logic;
SIGNAL \reg_file|registers[4][3]~q\ : std_logic;
SIGNAL \reg_file|registers[6][3]~q\ : std_logic;
SIGNAL \reg_file|registers[5][3]~q\ : std_logic;
SIGNAL \reg_file|registers[7][3]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~41_combout\ : std_logic;
SIGNAL \reg_file|registers[2][3]~q\ : std_logic;
SIGNAL \reg_file|registers[0][3]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[0][3]~q\ : std_logic;
SIGNAL \reg_file|registers[3][3]~q\ : std_logic;
SIGNAL \reg_file|registers[1][3]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[1][3]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~39_combout\ : std_logic;
SIGNAL \reg_file|registers[12][3]~q\ : std_logic;
SIGNAL \reg_file|registers[14][3]~q\ : std_logic;
SIGNAL \reg_file|registers[15][3]~q\ : std_logic;
SIGNAL \reg_file|registers[13][3]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~40_combout\ : std_logic;
SIGNAL \reg_file|registers[10][3]~q\ : std_logic;
SIGNAL \reg_file|registers[11][3]~q\ : std_logic;
SIGNAL \reg_file|registers[9][3]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[9][3]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~38_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~42_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~43_combout\ : std_logic;
SIGNAL \sreaddata2_EXMEM[4]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[15][7]~q\ : std_logic;
SIGNAL \reg_file|registers[14][7]~q\ : std_logic;
SIGNAL \reg_file|registers[12][7]~q\ : std_logic;
SIGNAL \reg_file|registers[13][7]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~84_combout\ : std_logic;
SIGNAL \reg_file|registers[8][7]~q\ : std_logic;
SIGNAL \reg_file|registers[9][7]~q\ : std_logic;
SIGNAL \reg_file|registers[10][7]~q\ : std_logic;
SIGNAL \reg_file|registers[11][7]~DUPLICATE_q\ : std_logic;
SIGNAL \sreaddata2_IDEX~82_combout\ : std_logic;
SIGNAL \reg_file|registers[7][7]~q\ : std_logic;
SIGNAL \reg_file|registers[5][7]~q\ : std_logic;
SIGNAL \reg_file|registers[4][7]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|registers[6][7]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~85_combout\ : std_logic;
SIGNAL \reg_file|registers[1][7]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[1][7]~q\ : std_logic;
SIGNAL \reg_file|registers[0][7]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|registers[2][7]~q\ : std_logic;
SIGNAL \reg_file|registers[3][7]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~83_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~86_combout\ : std_logic;
SIGNAL \reg_file|registers[18][7]~q\ : std_logic;
SIGNAL \reg_file|registers[30][7]~q\ : std_logic;
SIGNAL \reg_file|registers[26][7]~q\ : std_logic;
SIGNAL \reg_file|registers[22][7]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~79_combout\ : std_logic;
SIGNAL \reg_file|registers[31][7]~q\ : std_logic;
SIGNAL \reg_file|registers[23][7]~q\ : std_logic;
SIGNAL \reg_file|registers[19][7]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[19][7]~q\ : std_logic;
SIGNAL \reg_file|registers[27][7]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~80_combout\ : std_logic;
SIGNAL \reg_file|registers[21][7]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[21][7]~q\ : std_logic;
SIGNAL \reg_file|registers[25][7]~q\ : std_logic;
SIGNAL \reg_file|registers[17][7]~q\ : std_logic;
SIGNAL \reg_file|registers[29][7]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[29][7]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~78_combout\ : std_logic;
SIGNAL \reg_file|registers[16][7]~q\ : std_logic;
SIGNAL \reg_file|registers[28][7]~q\ : std_logic;
SIGNAL \reg_file|registers[20][7]~q\ : std_logic;
SIGNAL \reg_file|registers[24][7]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~77_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~81_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~87_combout\ : std_logic;
SIGNAL \reg_file|registers[26][8]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[26][8]~q\ : std_logic;
SIGNAL \reg_file|registers[30][8]~q\ : std_logic;
SIGNAL \reg_file|registers[18][8]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[18][8]~q\ : std_logic;
SIGNAL \reg_file|registers[22][8]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[22][8]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~90_combout\ : std_logic;
SIGNAL \reg_file|registers[28][8]~q\ : std_logic;
SIGNAL \reg_file|registers[20][8]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[20][8]~q\ : std_logic;
SIGNAL \reg_file|registers[16][8]~q\ : std_logic;
SIGNAL \reg_file|registers[24][8]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[24][8]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~88_combout\ : std_logic;
SIGNAL \reg_file|registers[21][8]~q\ : std_logic;
SIGNAL \reg_file|registers[25][8]~q\ : std_logic;
SIGNAL \reg_file|registers[17][8]~q\ : std_logic;
SIGNAL \reg_file|registers[29][8]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[29][8]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~89_combout\ : std_logic;
SIGNAL \reg_file|registers[19][8]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[19][8]~q\ : std_logic;
SIGNAL \reg_file|registers[27][8]~q\ : std_logic;
SIGNAL \reg_file|registers[23][8]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[23][8]~q\ : std_logic;
SIGNAL \reg_file|registers[31][8]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~91_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~92_combout\ : std_logic;
SIGNAL \reg_file|registers[2][8]~q\ : std_logic;
SIGNAL \reg_file|registers[0][8]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[0][8]~q\ : std_logic;
SIGNAL \reg_file|registers[1][8]~q\ : std_logic;
SIGNAL \reg_file|registers[3][8]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[3][8]~DUPLICATE_q\ : std_logic;
SIGNAL \sreaddata2_IDEX~94_combout\ : std_logic;
SIGNAL \reg_file|registers[14][8]~q\ : std_logic;
SIGNAL \reg_file|registers[13][8]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[13][8]~q\ : std_logic;
SIGNAL \reg_file|registers[15][8]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[15][8]~q\ : std_logic;
SIGNAL \reg_file|registers[12][8]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[12][8]~DUPLICATE_q\ : std_logic;
SIGNAL \sreaddata2_IDEX~95_combout\ : std_logic;
SIGNAL \reg_file|registers[5][8]~q\ : std_logic;
SIGNAL \reg_file|registers[6][8]~q\ : std_logic;
SIGNAL \reg_file|registers[7][8]~q\ : std_logic;
SIGNAL \reg_file|registers[4][8]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[4][8]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~96_combout\ : std_logic;
SIGNAL \reg_file|registers[10][8]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[10][8]~q\ : std_logic;
SIGNAL \reg_file|registers[11][8]~q\ : std_logic;
SIGNAL \reg_file|registers[8][8]~q\ : std_logic;
SIGNAL \reg_file|registers[9][8]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~93_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~97_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~98_combout\ : std_logic;
SIGNAL \mux_alu|output[9]~21_combout\ : std_logic;
SIGNAL \mux_alu|output[9]~22_combout\ : std_logic;
SIGNAL \reg_file|registers[6][9]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|registers[7][9]~q\ : std_logic;
SIGNAL \reg_file|registers[4][9]~q\ : std_logic;
SIGNAL \reg_file|registers[5][9]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~107_combout\ : std_logic;
SIGNAL \reg_file|registers[2][9]~q\ : std_logic;
SIGNAL \reg_file|registers[1][9]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[1][9]~q\ : std_logic;
SIGNAL \reg_file|registers[3][9]~q\ : std_logic;
SIGNAL \reg_file|registers[0][9]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[0][9]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~105_combout\ : std_logic;
SIGNAL \reg_file|registers[13][9]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[13][9]~q\ : std_logic;
SIGNAL \reg_file|registers[14][9]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[14][9]~q\ : std_logic;
SIGNAL \reg_file|registers[15][9]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[15][9]~q\ : std_logic;
SIGNAL \reg_file|registers[12][9]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[12][9]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~106_combout\ : std_logic;
SIGNAL \reg_file|registers[9][9]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[9][9]~q\ : std_logic;
SIGNAL \reg_file|registers[11][9]~q\ : std_logic;
SIGNAL \reg_file|registers[10][9]~q\ : std_logic;
SIGNAL \reg_file|registers[8][9]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[8][9]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~104_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~108_combout\ : std_logic;
SIGNAL \reg_file|registers[16][9]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[16][9]~q\ : std_logic;
SIGNAL \reg_file|registers[20][9]~q\ : std_logic;
SIGNAL \reg_file|registers[28][9]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[28][9]~q\ : std_logic;
SIGNAL \reg_file|registers[24][9]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~99_combout\ : std_logic;
SIGNAL \reg_file|registers[30][9]~q\ : std_logic;
SIGNAL \reg_file|registers[26][9]~q\ : std_logic;
SIGNAL \reg_file|registers[18][9]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[18][9]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~101_combout\ : std_logic;
SIGNAL \reg_file|registers[17][9]~q\ : std_logic;
SIGNAL \reg_file|registers[29][9]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[29][9]~q\ : std_logic;
SIGNAL \reg_file|registers[21][9]~q\ : std_logic;
SIGNAL \reg_file|registers[25][9]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~100_combout\ : std_logic;
SIGNAL \reg_file|registers[27][9]~q\ : std_logic;
SIGNAL \reg_file|registers[31][9]~q\ : std_logic;
SIGNAL \reg_file|registers[23][9]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[23][9]~q\ : std_logic;
SIGNAL \reg_file|registers[19][9]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~102_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~103_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~109_combout\ : std_logic;
SIGNAL \forward|Mux22~0_combout\ : std_logic;
SIGNAL \alu_main|Result~5_combout\ : std_logic;
SIGNAL \sinstruction_IDEX[8]~DUPLICATE_q\ : std_logic;
SIGNAL \mux_alu|output[8]~19_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~79_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~77_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~80_combout\ : std_logic;
SIGNAL \reg_file|registers[21][7]~DUPLICATE_q\ : std_logic;
SIGNAL \sreaddata1_IDEX~78_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~81_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~84_combout\ : std_logic;
SIGNAL \reg_file|registers[0][7]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~83_combout\ : std_logic;
SIGNAL \reg_file|registers[4][7]~q\ : std_logic;
SIGNAL \reg_file|registers[5][7]~DUPLICATE_q\ : std_logic;
SIGNAL \sreaddata1_IDEX~85_combout\ : std_logic;
SIGNAL \reg_file|registers[11][7]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~82_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~86_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~87_combout\ : std_logic;
SIGNAL \forward|Mux24~0_combout\ : std_logic;
SIGNAL \alu_main|Add0~26\ : std_logic;
SIGNAL \alu_main|Add0~30\ : std_logic;
SIGNAL \alu_main|Add0~34\ : std_logic;
SIGNAL \alu_main|Add0~37_sumout\ : std_logic;
SIGNAL \alu_main|Mux26~1_combout\ : std_logic;
SIGNAL \reg_file|registers[27][27]~q\ : std_logic;
SIGNAL \reg_file|registers[23][27]~q\ : std_logic;
SIGNAL \reg_file|registers[31][27]~q\ : std_logic;
SIGNAL \reg_file|registers[19][27]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[19][27]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~300_combout\ : std_logic;
SIGNAL \reg_file|registers[26][27]~q\ : std_logic;
SIGNAL \reg_file|registers[30][27]~q\ : std_logic;
SIGNAL \reg_file|registers[22][27]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[22][27]~q\ : std_logic;
SIGNAL \reg_file|registers[18][27]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[18][27]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~299_combout\ : std_logic;
SIGNAL \reg_file|registers[17][27]~q\ : std_logic;
SIGNAL \reg_file|registers[29][27]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[29][27]~q\ : std_logic;
SIGNAL \reg_file|registers[21][27]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[21][27]~q\ : std_logic;
SIGNAL \reg_file|registers[25][27]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[25][27]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~298_combout\ : std_logic;
SIGNAL \reg_file|registers[24][27]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[24][27]~q\ : std_logic;
SIGNAL \reg_file|registers[28][27]~q\ : std_logic;
SIGNAL \reg_file|registers[16][27]~q\ : std_logic;
SIGNAL \reg_file|registers[20][27]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~297_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~301_combout\ : std_logic;
SIGNAL \reg_file|registers[11][27]~q\ : std_logic;
SIGNAL \reg_file|registers[8][27]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[8][27]~q\ : std_logic;
SIGNAL \reg_file|registers[9][27]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[9][27]~q\ : std_logic;
SIGNAL \reg_file|registers[10][27]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~302_combout\ : std_logic;
SIGNAL \reg_file|registers[0][27]~q\ : std_logic;
SIGNAL \reg_file|registers[2][27]~q\ : std_logic;
SIGNAL \reg_file|registers[3][27]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~303_combout\ : std_logic;
SIGNAL \reg_file|registers[5][27]~q\ : std_logic;
SIGNAL \reg_file|registers[6][27]~q\ : std_logic;
SIGNAL \reg_file|registers[4][27]~q\ : std_logic;
SIGNAL \reg_file|registers[7][27]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~305_combout\ : std_logic;
SIGNAL \reg_file|registers[15][27]~q\ : std_logic;
SIGNAL \reg_file|registers[14][27]~q\ : std_logic;
SIGNAL \reg_file|registers[12][27]~q\ : std_logic;
SIGNAL \reg_file|registers[13][27]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[13][27]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~304_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~306_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~307_combout\ : std_logic;
SIGNAL \mux_alu|output[27]~50_combout\ : std_logic;
SIGNAL \forward|Mux4~1_combout\ : std_logic;
SIGNAL \reg_file|registers[4][25]~q\ : std_logic;
SIGNAL \reg_file|registers[6][25]~q\ : std_logic;
SIGNAL \reg_file|registers[7][25]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[7][25]~q\ : std_logic;
SIGNAL \reg_file|registers[5][25]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~283_combout\ : std_logic;
SIGNAL \reg_file|registers[10][25]~q\ : std_logic;
SIGNAL \reg_file|registers[9][25]~q\ : std_logic;
SIGNAL \reg_file|registers[11][25]~q\ : std_logic;
SIGNAL \reg_file|registers[8][25]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[8][25]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~280_combout\ : std_logic;
SIGNAL \reg_file|registers[13][25]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[13][25]~q\ : std_logic;
SIGNAL \reg_file|registers[14][25]~q\ : std_logic;
SIGNAL \reg_file|registers[12][25]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[12][25]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~282_combout\ : std_logic;
SIGNAL \reg_file|registers[2][25]~q\ : std_logic;
SIGNAL \reg_file|registers[3][25]~q\ : std_logic;
SIGNAL \reg_file|registers[0][25]~q\ : std_logic;
SIGNAL \reg_file|registers[1][25]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~281_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~284_combout\ : std_logic;
SIGNAL \reg_file|registers[17][25]~q\ : std_logic;
SIGNAL \reg_file|registers[21][25]~q\ : std_logic;
SIGNAL \reg_file|registers[25][25]~q\ : std_logic;
SIGNAL \reg_file|registers[29][25]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~276_combout\ : std_logic;
SIGNAL \reg_file|registers[20][25]~q\ : std_logic;
SIGNAL \reg_file|registers[28][25]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[28][25]~q\ : std_logic;
SIGNAL \reg_file|registers[16][25]~q\ : std_logic;
SIGNAL \reg_file|registers[24][25]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~275_combout\ : std_logic;
SIGNAL \reg_file|registers[22][25]~q\ : std_logic;
SIGNAL \reg_file|registers[18][25]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|registers[30][25]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[30][25]~q\ : std_logic;
SIGNAL \reg_file|registers[26][25]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[26][25]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~277_combout\ : std_logic;
SIGNAL \reg_file|registers[27][25]~q\ : std_logic;
SIGNAL \reg_file|registers[19][25]~q\ : std_logic;
SIGNAL \reg_file|registers[31][25]~q\ : std_logic;
SIGNAL \reg_file|registers[23][25]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[23][25]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~278_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~279_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~285_combout\ : std_logic;
SIGNAL \smemtoreg_MEMWB~DUPLICATE_q\ : std_logic;
SIGNAL \spc_MEMWB[24]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[3][8]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~94_combout\ : std_logic;
SIGNAL \reg_file|registers[12][8]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~95_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~96_combout\ : std_logic;
SIGNAL \reg_file|registers[10][8]~DUPLICATE_q\ : std_logic;
SIGNAL \sreaddata1_IDEX~93_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~97_combout\ : std_logic;
SIGNAL \reg_file|registers[27][8]~DUPLICATE_q\ : std_logic;
SIGNAL \sreaddata1_IDEX~91_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~88_combout\ : std_logic;
SIGNAL \reg_file|registers[26][8]~DUPLICATE_q\ : std_logic;
SIGNAL \sreaddata1_IDEX~90_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~89_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~92_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~98_combout\ : std_logic;
SIGNAL \sinstruction_IDEX[6]~DUPLICATE_q\ : std_logic;
SIGNAL \Add0~17_sumout\ : std_logic;
SIGNAL \alu_branch|Add0~2\ : std_logic;
SIGNAL \alu_branch|Add0~6\ : std_logic;
SIGNAL \alu_branch|Add0~10\ : std_logic;
SIGNAL \alu_branch|Add0~14\ : std_logic;
SIGNAL \alu_branch|Add0~18\ : std_logic;
SIGNAL \alu_branch|Add0~22\ : std_logic;
SIGNAL \alu_branch|Add0~25_sumout\ : std_logic;
SIGNAL \mux_pc|output[8]~15_combout\ : std_logic;
SIGNAL \mux_pc|output[8]~16_combout\ : std_logic;
SIGNAL \Add0~22\ : std_logic;
SIGNAL \Add0~25_sumout\ : std_logic;
SIGNAL \spc_IDEX[8]~feeder_combout\ : std_logic;
SIGNAL \spc_IDEX[8]~DUPLICATE_q\ : std_logic;
SIGNAL \alu_branch|Add0~26\ : std_logic;
SIGNAL \alu_branch|Add0~29_sumout\ : std_logic;
SIGNAL \mux_pc|output[9]~17_combout\ : std_logic;
SIGNAL \mux_pc|output[9]~18_combout\ : std_logic;
SIGNAL \Add0~26\ : std_logic;
SIGNAL \Add0~29_sumout\ : std_logic;
SIGNAL \alu_branch|Add0~30\ : std_logic;
SIGNAL \alu_branch|Add0~33_sumout\ : std_logic;
SIGNAL \mux_pc|output[10]~19_combout\ : std_logic;
SIGNAL \reg_file|registers[6][10]~q\ : std_logic;
SIGNAL \reg_file|registers[5][10]~q\ : std_logic;
SIGNAL \reg_file|registers[4][10]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[4][10]~q\ : std_logic;
SIGNAL \reg_file|registers[7][10]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[7][10]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~118_combout\ : std_logic;
SIGNAL \reg_file|registers[1][10]~q\ : std_logic;
SIGNAL \reg_file|registers[2][10]~q\ : std_logic;
SIGNAL \reg_file|registers[3][10]~q\ : std_logic;
SIGNAL \reg_file|registers[0][10]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[0][10]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~116_combout\ : std_logic;
SIGNAL \reg_file|registers[12][10]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[12][10]~q\ : std_logic;
SIGNAL \reg_file|registers[15][10]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[15][10]~q\ : std_logic;
SIGNAL \reg_file|registers[14][10]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[14][10]~q\ : std_logic;
SIGNAL \reg_file|registers[13][10]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~117_combout\ : std_logic;
SIGNAL \reg_file|registers[9][10]~q\ : std_logic;
SIGNAL \reg_file|registers[8][10]~q\ : std_logic;
SIGNAL \reg_file|registers[10][10]~q\ : std_logic;
SIGNAL \reg_file|registers[11][10]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~115_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~119_combout\ : std_logic;
SIGNAL \reg_file|registers[22][10]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[22][10]~q\ : std_logic;
SIGNAL \reg_file|registers[26][10]~q\ : std_logic;
SIGNAL \reg_file|registers[30][10]~DUPLICATE_q\ : std_logic;
SIGNAL \sreaddata2_IDEX~112_combout\ : std_logic;
SIGNAL \reg_file|registers[31][10]~q\ : std_logic;
SIGNAL \reg_file|registers[27][10]~q\ : std_logic;
SIGNAL \reg_file|registers[19][10]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[19][10]~q\ : std_logic;
SIGNAL \reg_file|registers[23][10]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[23][10]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~113_combout\ : std_logic;
SIGNAL \reg_file|registers[21][10]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|registers[29][10]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[29][10]~q\ : std_logic;
SIGNAL \reg_file|registers[17][10]~q\ : std_logic;
SIGNAL \reg_file|registers[25][10]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[25][10]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~111_combout\ : std_logic;
SIGNAL \reg_file|registers[16][10]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[16][10]~q\ : std_logic;
SIGNAL \reg_file|registers[20][10]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|registers[28][10]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[28][10]~q\ : std_logic;
SIGNAL \reg_file|registers[24][10]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~110_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~114_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~120_combout\ : std_logic;
SIGNAL \mux_alu|output[10]~23_combout\ : std_logic;
SIGNAL \forward|Mux21~0_combout\ : std_logic;
SIGNAL \alu_main|Add0~38\ : std_logic;
SIGNAL \alu_main|Add0~41_sumout\ : std_logic;
SIGNAL \mux_alu|output[10]~24_combout\ : std_logic;
SIGNAL \alu_main|Result~6_combout\ : std_logic;
SIGNAL \alu_main|Mux10~3_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX[0]~DUPLICATE_q\ : std_logic;
SIGNAL \mux_alu|output[0]~57_combout\ : std_logic;
SIGNAL \alu_main|Add0~130_cout\ : std_logic;
SIGNAL \alu_main|Add0~1_sumout\ : std_logic;
SIGNAL \alu_main|ShiftLeft0~1_combout\ : std_logic;
SIGNAL \mux_alu|output[0]~0_combout\ : std_logic;
SIGNAL \salusrc_IDEX~q\ : std_logic;
SIGNAL \mux_alu|output[0]~2_combout\ : std_logic;
SIGNAL \sinstruction_IDEX[7]~DUPLICATE_q\ : std_logic;
SIGNAL \alu_main|ShiftLeft0~0_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft0~2_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft0~3_combout\ : std_logic;
SIGNAL \reg_file|registers[20][2]~q\ : std_logic;
SIGNAL \reg_file|registers[28][2]~q\ : std_logic;
SIGNAL \reg_file|registers[16][2]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[16][2]~q\ : std_logic;
SIGNAL \reg_file|registers[24][2]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~22_combout\ : std_logic;
SIGNAL \reg_file|registers[31][2]~q\ : std_logic;
SIGNAL \reg_file|registers[19][2]~q\ : std_logic;
SIGNAL \reg_file|registers[27][2]~q\ : std_logic;
SIGNAL \reg_file|registers[23][2]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~25_combout\ : std_logic;
SIGNAL \reg_file|registers[17][2]~q\ : std_logic;
SIGNAL \reg_file|registers[25][2]~q\ : std_logic;
SIGNAL \reg_file|registers[21][2]~q\ : std_logic;
SIGNAL \reg_file|registers[29][2]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~23_combout\ : std_logic;
SIGNAL \reg_file|registers[30][2]~q\ : std_logic;
SIGNAL \reg_file|registers[26][2]~q\ : std_logic;
SIGNAL \reg_file|registers[18][2]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[18][2]~q\ : std_logic;
SIGNAL \reg_file|registers[22][2]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~24_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~26_combout\ : std_logic;
SIGNAL \reg_file|registers[5][2]~q\ : std_logic;
SIGNAL \reg_file|registers[4][2]~q\ : std_logic;
SIGNAL \reg_file|registers[6][2]~q\ : std_logic;
SIGNAL \reg_file|registers[7][2]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[7][2]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~30_combout\ : std_logic;
SIGNAL \reg_file|registers[15][2]~q\ : std_logic;
SIGNAL \reg_file|registers[12][2]~q\ : std_logic;
SIGNAL \reg_file|registers[14][2]~q\ : std_logic;
SIGNAL \reg_file|registers[13][2]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~29_combout\ : std_logic;
SIGNAL \reg_file|registers[2][2]~q\ : std_logic;
SIGNAL \reg_file|registers[3][2]~q\ : std_logic;
SIGNAL \reg_file|registers[1][2]~q\ : std_logic;
SIGNAL \reg_file|registers[0][2]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~28_combout\ : std_logic;
SIGNAL \reg_file|registers[9][2]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[9][2]~q\ : std_logic;
SIGNAL \reg_file|registers[10][2]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[10][2]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|registers[8][2]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[8][2]~q\ : std_logic;
SIGNAL \reg_file|registers[11][2]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[11][2]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~27_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~31_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~32_combout\ : std_logic;
SIGNAL \forward|Mux29~0_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft1~1_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft1~0_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft1~7_combout\ : std_logic;
SIGNAL \mux_alu|output[0]~3_combout\ : std_logic;
SIGNAL \alu_main|Mux0~11_combout\ : std_logic;
SIGNAL \alu_main|Mux0~0_combout\ : std_logic;
SIGNAL \alu_main|Mux0~2_combout\ : std_logic;
SIGNAL \reg_file|registers[6][26]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[6][26]~q\ : std_logic;
SIGNAL \reg_file|registers[4][26]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[4][26]~q\ : std_logic;
SIGNAL \reg_file|registers[5][26]~q\ : std_logic;
SIGNAL \reg_file|registers[7][26]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~294_combout\ : std_logic;
SIGNAL \reg_file|registers[9][26]~q\ : std_logic;
SIGNAL \reg_file|registers[10][26]~q\ : std_logic;
SIGNAL \reg_file|registers[8][26]~q\ : std_logic;
SIGNAL \reg_file|registers[11][26]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~291_combout\ : std_logic;
SIGNAL \reg_file|registers[15][26]~q\ : std_logic;
SIGNAL \reg_file|registers[12][26]~q\ : std_logic;
SIGNAL \reg_file|registers[14][26]~q\ : std_logic;
SIGNAL \reg_file|registers[13][26]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~293_combout\ : std_logic;
SIGNAL \reg_file|registers[0][26]~q\ : std_logic;
SIGNAL \reg_file|registers[2][26]~q\ : std_logic;
SIGNAL \reg_file|registers[3][26]~q\ : std_logic;
SIGNAL \reg_file|registers[1][26]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[1][26]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~292_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~295_combout\ : std_logic;
SIGNAL \reg_file|registers[20][26]~q\ : std_logic;
SIGNAL \reg_file|registers[24][26]~q\ : std_logic;
SIGNAL \reg_file|registers[28][26]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~286_combout\ : std_logic;
SIGNAL \reg_file|registers[17][26]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[17][26]~q\ : std_logic;
SIGNAL \reg_file|registers[21][26]~q\ : std_logic;
SIGNAL \reg_file|registers[25][26]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[25][26]~q\ : std_logic;
SIGNAL \reg_file|registers[29][26]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~287_combout\ : std_logic;
SIGNAL \reg_file|registers[18][26]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[18][26]~q\ : std_logic;
SIGNAL \reg_file|registers[26][26]~q\ : std_logic;
SIGNAL \reg_file|registers[22][26]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[22][26]~q\ : std_logic;
SIGNAL \reg_file|registers[30][26]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~288_combout\ : std_logic;
SIGNAL \reg_file|registers[31][26]~q\ : std_logic;
SIGNAL \reg_file|registers[23][26]~q\ : std_logic;
SIGNAL \reg_file|registers[27][26]~q\ : std_logic;
SIGNAL \reg_file|registers[19][26]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[19][26]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~289_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~290_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~296_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX[26]~DUPLICATE_q\ : std_logic;
SIGNAL \forward|Mux5~0_combout\ : std_logic;
SIGNAL \forward|Mux5~1_combout\ : std_logic;
SIGNAL \forward|Mux6~1_combout\ : std_logic;
SIGNAL \reg_file|registers[10][24]~q\ : std_logic;
SIGNAL \reg_file|registers[11][24]~q\ : std_logic;
SIGNAL \reg_file|registers[8][24]~q\ : std_logic;
SIGNAL \reg_file|registers[9][24]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~269_combout\ : std_logic;
SIGNAL \reg_file|registers[6][24]~q\ : std_logic;
SIGNAL \reg_file|registers[5][24]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|registers[7][24]~q\ : std_logic;
SIGNAL \reg_file|registers[4][24]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[4][24]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~272_combout\ : std_logic;
SIGNAL \reg_file|registers[3][24]~q\ : std_logic;
SIGNAL \reg_file|registers[0][24]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[0][24]~q\ : std_logic;
SIGNAL \reg_file|registers[2][24]~q\ : std_logic;
SIGNAL \reg_file|registers[1][24]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[1][24]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~270_combout\ : std_logic;
SIGNAL \reg_file|registers[15][24]~q\ : std_logic;
SIGNAL \reg_file|registers[12][24]~q\ : std_logic;
SIGNAL \reg_file|registers[14][24]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|registers[13][24]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[13][24]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~271_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~273_combout\ : std_logic;
SIGNAL \reg_file|registers[19][24]~q\ : std_logic;
SIGNAL \reg_file|registers[23][24]~q\ : std_logic;
SIGNAL \reg_file|registers[27][24]~q\ : std_logic;
SIGNAL \reg_file|registers[31][24]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~267_combout\ : std_logic;
SIGNAL \reg_file|registers[28][24]~q\ : std_logic;
SIGNAL \reg_file|registers[16][24]~q\ : std_logic;
SIGNAL \reg_file|registers[20][24]~q\ : std_logic;
SIGNAL \reg_file|registers[24][24]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[24][24]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~264_combout\ : std_logic;
SIGNAL \reg_file|registers[30][24]~q\ : std_logic;
SIGNAL \reg_file|registers[26][24]~q\ : std_logic;
SIGNAL \reg_file|registers[22][24]~q\ : std_logic;
SIGNAL \reg_file|registers[18][24]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[18][24]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~266_combout\ : std_logic;
SIGNAL \reg_file|registers[25][24]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[25][24]~q\ : std_logic;
SIGNAL \reg_file|registers[17][24]~q\ : std_logic;
SIGNAL \reg_file|registers[29][24]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[29][24]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~265_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~268_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~274_combout\ : std_logic;
SIGNAL \alu_main|Mux26~4_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight0~2_combout\ : std_logic;
SIGNAL \alu_main|Mux26~13_combout\ : std_logic;
SIGNAL \reg_file|registers[9][30]~q\ : std_logic;
SIGNAL \reg_file|registers[8][30]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|registers[11][30]~q\ : std_logic;
SIGNAL \reg_file|registers[10][30]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~335_combout\ : std_logic;
SIGNAL \reg_file|registers[5][30]~q\ : std_logic;
SIGNAL \reg_file|registers[7][30]~q\ : std_logic;
SIGNAL \reg_file|registers[6][30]~q\ : std_logic;
SIGNAL \reg_file|registers[4][30]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[4][30]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~338_combout\ : std_logic;
SIGNAL \reg_file|registers[3][30]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|registers[2][30]~q\ : std_logic;
SIGNAL \reg_file|registers[1][30]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[1][30]~q\ : std_logic;
SIGNAL \reg_file|registers[0][30]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~336_combout\ : std_logic;
SIGNAL \reg_file|registers[14][30]~q\ : std_logic;
SIGNAL \reg_file|registers[15][30]~q\ : std_logic;
SIGNAL \reg_file|registers[13][30]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[13][30]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~337_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~339_combout\ : std_logic;
SIGNAL \reg_file|registers[21][30]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|registers[29][30]~q\ : std_logic;
SIGNAL \reg_file|registers[17][30]~q\ : std_logic;
SIGNAL \reg_file|registers[25][30]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~331_combout\ : std_logic;
SIGNAL \reg_file|registers[28][30]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[28][30]~q\ : std_logic;
SIGNAL \reg_file|registers[16][30]~q\ : std_logic;
SIGNAL \reg_file|registers[20][30]~q\ : std_logic;
SIGNAL \reg_file|registers[24][30]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~330_combout\ : std_logic;
SIGNAL \reg_file|registers[27][30]~q\ : std_logic;
SIGNAL \reg_file|registers[19][30]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[19][30]~q\ : std_logic;
SIGNAL \reg_file|registers[31][30]~q\ : std_logic;
SIGNAL \reg_file|registers[23][30]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[23][30]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~333_combout\ : std_logic;
SIGNAL \reg_file|registers[26][30]~q\ : std_logic;
SIGNAL \reg_file|registers[22][30]~q\ : std_logic;
SIGNAL \reg_file|registers[30][30]~q\ : std_logic;
SIGNAL \reg_file|registers[18][30]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[18][30]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~332_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~334_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~340_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX[30]~DUPLICATE_q\ : std_logic;
SIGNAL \forward|Mux1~0_combout\ : std_logic;
SIGNAL \forward|Mux1~1_combout\ : std_logic;
SIGNAL \alu_main|Mux28~12_combout\ : std_logic;
SIGNAL \forward|Mux2~0_combout\ : std_logic;
SIGNAL \reg_file|registers[13][29]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[13][29]~q\ : std_logic;
SIGNAL \reg_file|registers[12][29]~q\ : std_logic;
SIGNAL \reg_file|registers[15][29]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[15][29]~q\ : std_logic;
SIGNAL \reg_file|registers[14][29]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~326_combout\ : std_logic;
SIGNAL \reg_file|registers[3][29]~q\ : std_logic;
SIGNAL \reg_file|registers[1][29]~q\ : std_logic;
SIGNAL \reg_file|registers[2][29]~q\ : std_logic;
SIGNAL \reg_file|registers[0][29]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~325_combout\ : std_logic;
SIGNAL \reg_file|registers[6][29]~q\ : std_logic;
SIGNAL \reg_file|registers[7][29]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[7][29]~q\ : std_logic;
SIGNAL \reg_file|registers[5][29]~q\ : std_logic;
SIGNAL \reg_file|registers[4][29]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[4][29]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~327_combout\ : std_logic;
SIGNAL \reg_file|registers[11][29]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[11][29]~q\ : std_logic;
SIGNAL \reg_file|registers[8][29]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[8][29]~q\ : std_logic;
SIGNAL \reg_file|registers[10][29]~q\ : std_logic;
SIGNAL \reg_file|registers[9][29]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[9][29]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~324_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~328_combout\ : std_logic;
SIGNAL \reg_file|registers[25][29]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[25][29]~q\ : std_logic;
SIGNAL \reg_file|registers[21][29]~q\ : std_logic;
SIGNAL \reg_file|registers[17][29]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~320_combout\ : std_logic;
SIGNAL \reg_file|registers[31][29]~q\ : std_logic;
SIGNAL \reg_file|registers[19][29]~q\ : std_logic;
SIGNAL \reg_file|registers[23][29]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[23][29]~q\ : std_logic;
SIGNAL \reg_file|registers[27][29]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~322_combout\ : std_logic;
SIGNAL \reg_file|registers[18][29]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[18][29]~q\ : std_logic;
SIGNAL \reg_file|registers[26][29]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[26][29]~q\ : std_logic;
SIGNAL \reg_file|registers[22][29]~q\ : std_logic;
SIGNAL \reg_file|registers[30][29]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~321_combout\ : std_logic;
SIGNAL \reg_file|registers[28][29]~q\ : std_logic;
SIGNAL \reg_file|registers[20][29]~q\ : std_logic;
SIGNAL \reg_file|registers[24][29]~q\ : std_logic;
SIGNAL \reg_file|registers[16][29]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~319_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~323_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~329_combout\ : std_logic;
SIGNAL \mux_alu|output[29]~54_combout\ : std_logic;
SIGNAL \alu_main|Result~13_combout\ : std_logic;
SIGNAL \alu_main|Mux28~2_combout\ : std_logic;
SIGNAL \alu_main|Mux28~13_combout\ : std_logic;
SIGNAL \alu_branch|Add0~42\ : std_logic;
SIGNAL \alu_branch|Add0~45_sumout\ : std_logic;
SIGNAL \mux_pc|output[13]~25_combout\ : std_logic;
SIGNAL \reg_file|registers[13][13]~q\ : std_logic;
SIGNAL \reg_file|registers[14][13]~q\ : std_logic;
SIGNAL \reg_file|registers[12][13]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~150_combout\ : std_logic;
SIGNAL \reg_file|registers[4][13]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[4][13]~q\ : std_logic;
SIGNAL \reg_file|registers[5][13]~q\ : std_logic;
SIGNAL \reg_file|registers[6][13]~q\ : std_logic;
SIGNAL \reg_file|registers[7][13]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~151_combout\ : std_logic;
SIGNAL \reg_file|registers[9][13]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[9][13]~q\ : std_logic;
SIGNAL \reg_file|registers[10][13]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[10][13]~q\ : std_logic;
SIGNAL \reg_file|registers[11][13]~q\ : std_logic;
SIGNAL \reg_file|registers[8][13]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[8][13]~DUPLICATE_q\ : std_logic;
SIGNAL \sreaddata1_IDEX~148_combout\ : std_logic;
SIGNAL \reg_file|registers[3][13]~q\ : std_logic;
SIGNAL \reg_file|registers[2][13]~q\ : std_logic;
SIGNAL \reg_file|registers[0][13]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[0][13]~q\ : std_logic;
SIGNAL \reg_file|registers[1][13]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[1][13]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~149_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~152_combout\ : std_logic;
SIGNAL \reg_file|registers[28][13]~q\ : std_logic;
SIGNAL \reg_file|registers[24][13]~q\ : std_logic;
SIGNAL \reg_file|registers[20][13]~q\ : std_logic;
SIGNAL \reg_file|registers[16][13]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~143_combout\ : std_logic;
SIGNAL \reg_file|registers[19][13]~q\ : std_logic;
SIGNAL \reg_file|registers[27][13]~q\ : std_logic;
SIGNAL \reg_file|registers[31][13]~q\ : std_logic;
SIGNAL \reg_file|registers[23][13]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[23][13]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~146_combout\ : std_logic;
SIGNAL \reg_file|registers[26][13]~q\ : std_logic;
SIGNAL \reg_file|registers[18][13]~q\ : std_logic;
SIGNAL \reg_file|registers[22][13]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[22][13]~q\ : std_logic;
SIGNAL \reg_file|registers[30][13]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~145_combout\ : std_logic;
SIGNAL \reg_file|registers[21][13]~q\ : std_logic;
SIGNAL \reg_file|registers[29][13]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[29][13]~q\ : std_logic;
SIGNAL \reg_file|registers[25][13]~q\ : std_logic;
SIGNAL \reg_file|registers[17][13]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~144_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~147_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~153_combout\ : std_logic;
SIGNAL \sreaddata1_EXMEM[13]~feeder_combout\ : std_logic;
SIGNAL \mux_pc|output[13]~26_combout\ : std_logic;
SIGNAL \Add0~30\ : std_logic;
SIGNAL \Add0~34\ : std_logic;
SIGNAL \Add0~38\ : std_logic;
SIGNAL \Add0~42\ : std_logic;
SIGNAL \Add0~45_sumout\ : std_logic;
SIGNAL \spc_IDEX[13]~feeder_combout\ : std_logic;
SIGNAL \spc_MEMWB[13]~DUPLICATE_q\ : std_logic;
SIGNAL \alu_branch|Add0~46\ : std_logic;
SIGNAL \alu_branch|Add0~49_sumout\ : std_logic;
SIGNAL \mux_pc|output[14]~27_combout\ : std_logic;
SIGNAL \reg_file|registers[22][14]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[22][14]~q\ : std_logic;
SIGNAL \reg_file|registers[30][14]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[30][14]~q\ : std_logic;
SIGNAL \reg_file|registers[18][14]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[18][14]~q\ : std_logic;
SIGNAL \reg_file|registers[26][14]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[26][14]~DUPLICATE_q\ : std_logic;
SIGNAL \sreaddata1_IDEX~156_combout\ : std_logic;
SIGNAL \reg_file|registers[17][14]~q\ : std_logic;
SIGNAL \reg_file|registers[21][14]~q\ : std_logic;
SIGNAL \reg_file|registers[29][14]~q\ : std_logic;
SIGNAL \reg_file|registers[25][14]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[25][14]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~155_combout\ : std_logic;
SIGNAL \reg_file|registers[20][14]~q\ : std_logic;
SIGNAL \reg_file|registers[16][14]~q\ : std_logic;
SIGNAL \reg_file|registers[24][14]~q\ : std_logic;
SIGNAL \reg_file|registers[28][14]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[28][14]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~154_combout\ : std_logic;
SIGNAL \reg_file|registers[27][14]~q\ : std_logic;
SIGNAL \reg_file|registers[23][14]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[23][14]~q\ : std_logic;
SIGNAL \reg_file|registers[19][14]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~157_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~158_combout\ : std_logic;
SIGNAL \reg_file|registers[4][14]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[4][14]~q\ : std_logic;
SIGNAL \reg_file|registers[5][14]~q\ : std_logic;
SIGNAL \reg_file|registers[7][14]~q\ : std_logic;
SIGNAL \reg_file|registers[6][14]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~162_combout\ : std_logic;
SIGNAL \reg_file|registers[12][14]~q\ : std_logic;
SIGNAL \reg_file|registers[14][14]~q\ : std_logic;
SIGNAL \reg_file|registers[15][14]~q\ : std_logic;
SIGNAL \reg_file|registers[13][14]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~161_combout\ : std_logic;
SIGNAL \reg_file|registers[9][14]~q\ : std_logic;
SIGNAL \reg_file|registers[10][14]~q\ : std_logic;
SIGNAL \reg_file|registers[11][14]~q\ : std_logic;
SIGNAL \reg_file|registers[8][14]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[8][14]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~159_combout\ : std_logic;
SIGNAL \reg_file|registers[0][14]~q\ : std_logic;
SIGNAL \reg_file|registers[3][14]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[3][14]~q\ : std_logic;
SIGNAL \reg_file|registers[2][14]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[2][14]~q\ : std_logic;
SIGNAL \reg_file|registers[1][14]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~160_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~163_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~164_combout\ : std_logic;
SIGNAL \sreaddata1_EXMEM[14]~feeder_combout\ : std_logic;
SIGNAL \mux_pc|output[14]~28_combout\ : std_logic;
SIGNAL \Add0~46\ : std_logic;
SIGNAL \Add0~49_sumout\ : std_logic;
SIGNAL \spc_IDEX[14]~feeder_combout\ : std_logic;
SIGNAL \alu_branch|Add0~50\ : std_logic;
SIGNAL \alu_branch|Add0~53_sumout\ : std_logic;
SIGNAL \mux_pc|output[15]~29_combout\ : std_logic;
SIGNAL \reg_file|registers[29][15]~q\ : std_logic;
SIGNAL \reg_file|registers[25][15]~q\ : std_logic;
SIGNAL \reg_file|registers[21][15]~q\ : std_logic;
SIGNAL \reg_file|registers[17][15]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~166_combout\ : std_logic;
SIGNAL \reg_file|registers[18][15]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|registers[30][15]~q\ : std_logic;
SIGNAL \reg_file|registers[26][15]~q\ : std_logic;
SIGNAL \reg_file|registers[22][15]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~167_combout\ : std_logic;
SIGNAL \reg_file|registers[28][15]~q\ : std_logic;
SIGNAL \reg_file|registers[16][15]~q\ : std_logic;
SIGNAL \reg_file|registers[20][15]~q\ : std_logic;
SIGNAL \reg_file|registers[24][15]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[24][15]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~165_combout\ : std_logic;
SIGNAL \reg_file|registers[27][15]~q\ : std_logic;
SIGNAL \reg_file|registers[31][15]~q\ : std_logic;
SIGNAL \reg_file|registers[23][15]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[23][15]~q\ : std_logic;
SIGNAL \reg_file|registers[19][15]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[19][15]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~168_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~169_combout\ : std_logic;
SIGNAL \reg_file|registers[11][15]~q\ : std_logic;
SIGNAL \reg_file|registers[8][15]~q\ : std_logic;
SIGNAL \reg_file|registers[10][15]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~170_combout\ : std_logic;
SIGNAL \reg_file|registers[2][15]~q\ : std_logic;
SIGNAL \reg_file|registers[1][15]~q\ : std_logic;
SIGNAL \reg_file|registers[3][15]~q\ : std_logic;
SIGNAL \reg_file|registers[0][15]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~171_combout\ : std_logic;
SIGNAL \reg_file|registers[12][15]~q\ : std_logic;
SIGNAL \reg_file|registers[15][15]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[15][15]~q\ : std_logic;
SIGNAL \reg_file|registers[14][15]~q\ : std_logic;
SIGNAL \reg_file|registers[13][15]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~172_combout\ : std_logic;
SIGNAL \reg_file|registers[6][15]~q\ : std_logic;
SIGNAL \reg_file|registers[5][15]~q\ : std_logic;
SIGNAL \reg_file|registers[7][15]~q\ : std_logic;
SIGNAL \reg_file|registers[4][15]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[4][15]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~173_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~174_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~175_combout\ : std_logic;
SIGNAL \mux_pc|output[15]~30_combout\ : std_logic;
SIGNAL \Add0~50\ : std_logic;
SIGNAL \Add0~53_sumout\ : std_logic;
SIGNAL \spc_EXMEM[15]~feeder_combout\ : std_logic;
SIGNAL \forward|Mux16~0_combout\ : std_logic;
SIGNAL \mux_alu|output[15]~35_combout\ : std_logic;
SIGNAL \forward|Mux17~0_combout\ : std_logic;
SIGNAL \mux_alu|output[13]~59_combout\ : std_logic;
SIGNAL \reg_file|registers[14][12]~q\ : std_logic;
SIGNAL \reg_file|registers[13][12]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[13][12]~q\ : std_logic;
SIGNAL \reg_file|registers[12][12]~q\ : std_logic;
SIGNAL \reg_file|registers[15][12]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~139_combout\ : std_logic;
SIGNAL \reg_file|registers[10][12]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[10][12]~q\ : std_logic;
SIGNAL \reg_file|registers[11][12]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[11][12]~q\ : std_logic;
SIGNAL \reg_file|registers[8][12]~q\ : std_logic;
SIGNAL \reg_file|registers[9][12]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~137_combout\ : std_logic;
SIGNAL \reg_file|registers[3][12]~q\ : std_logic;
SIGNAL \reg_file|registers[0][12]~q\ : std_logic;
SIGNAL \reg_file|registers[1][12]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~138_combout\ : std_logic;
SIGNAL \reg_file|registers[5][12]~q\ : std_logic;
SIGNAL \reg_file|registers[4][12]~q\ : std_logic;
SIGNAL \reg_file|registers[6][12]~q\ : std_logic;
SIGNAL \reg_file|registers[7][12]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~140_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~141_combout\ : std_logic;
SIGNAL \reg_file|registers[26][12]~q\ : std_logic;
SIGNAL \reg_file|registers[22][12]~q\ : std_logic;
SIGNAL \reg_file|registers[30][12]~q\ : std_logic;
SIGNAL \reg_file|registers[18][12]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~134_combout\ : std_logic;
SIGNAL \reg_file|registers[17][12]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[17][12]~q\ : std_logic;
SIGNAL \reg_file|registers[29][12]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[29][12]~q\ : std_logic;
SIGNAL \reg_file|registers[21][12]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[21][12]~q\ : std_logic;
SIGNAL \reg_file|registers[25][12]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~133_combout\ : std_logic;
SIGNAL \reg_file|registers[31][12]~q\ : std_logic;
SIGNAL \reg_file|registers[27][12]~q\ : std_logic;
SIGNAL \reg_file|registers[23][12]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[23][12]~q\ : std_logic;
SIGNAL \reg_file|registers[19][12]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~135_combout\ : std_logic;
SIGNAL \reg_file|registers[20][12]~q\ : std_logic;
SIGNAL \reg_file|registers[24][12]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[24][12]~q\ : std_logic;
SIGNAL \reg_file|registers[16][12]~q\ : std_logic;
SIGNAL \reg_file|registers[28][12]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[28][12]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~132_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~136_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~142_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX[12]~DUPLICATE_q\ : std_logic;
SIGNAL \mux_alu|output[12]~27_combout\ : std_logic;
SIGNAL \mux_alu|output[12]~28_combout\ : std_logic;
SIGNAL \alu_main|Result~8_combout\ : std_logic;
SIGNAL \spc_EXMEM[11]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[12][11]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[12][11]~q\ : std_logic;
SIGNAL \reg_file|registers[14][11]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[14][11]~q\ : std_logic;
SIGNAL \reg_file|registers[15][11]~q\ : std_logic;
SIGNAL \reg_file|registers[13][11]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[13][11]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~128_combout\ : std_logic;
SIGNAL \reg_file|registers[2][11]~q\ : std_logic;
SIGNAL \reg_file|registers[3][11]~q\ : std_logic;
SIGNAL \reg_file|registers[0][11]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[0][11]~q\ : std_logic;
SIGNAL \reg_file|registers[1][11]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[1][11]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~127_combout\ : std_logic;
SIGNAL \reg_file|registers[10][11]~q\ : std_logic;
SIGNAL \reg_file|registers[9][11]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[9][11]~q\ : std_logic;
SIGNAL \reg_file|registers[8][11]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[8][11]~q\ : std_logic;
SIGNAL \reg_file|registers[11][11]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~126_combout\ : std_logic;
SIGNAL \reg_file|registers[6][11]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|registers[5][11]~q\ : std_logic;
SIGNAL \reg_file|registers[7][11]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|registers[4][11]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[4][11]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~129_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~130_combout\ : std_logic;
SIGNAL \reg_file|registers[19][11]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[19][11]~q\ : std_logic;
SIGNAL \reg_file|registers[27][11]~q\ : std_logic;
SIGNAL \reg_file|registers[31][11]~q\ : std_logic;
SIGNAL \reg_file|registers[23][11]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[23][11]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~124_combout\ : std_logic;
SIGNAL \reg_file|registers[20][11]~q\ : std_logic;
SIGNAL \reg_file|registers[16][11]~q\ : std_logic;
SIGNAL \reg_file|registers[28][11]~q\ : std_logic;
SIGNAL \reg_file|registers[24][11]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~121_combout\ : std_logic;
SIGNAL \reg_file|registers[18][11]~q\ : std_logic;
SIGNAL \reg_file|registers[22][11]~q\ : std_logic;
SIGNAL \reg_file|registers[26][11]~q\ : std_logic;
SIGNAL \reg_file|registers[30][11]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~123_combout\ : std_logic;
SIGNAL \reg_file|registers[29][11]~q\ : std_logic;
SIGNAL \reg_file|registers[21][11]~q\ : std_logic;
SIGNAL \reg_file|registers[17][11]~q\ : std_logic;
SIGNAL \reg_file|registers[25][11]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~122_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~125_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~131_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX[11]~DUPLICATE_q\ : std_logic;
SIGNAL \mux_jal|output[11]~11_combout\ : std_logic;
SIGNAL \mux_alu|output[11]~25_combout\ : std_logic;
SIGNAL \mux_alu|output[11]~26_combout\ : std_logic;
SIGNAL \alu_main|Result~7_combout\ : std_logic;
SIGNAL \alu_main|Add0~42\ : std_logic;
SIGNAL \alu_main|Add0~45_sumout\ : std_logic;
SIGNAL \alu_main|Mux11~3_combout\ : std_logic;
SIGNAL \mux_alu|output[3]~9_combout\ : std_logic;
SIGNAL \mux_alu|output[3]~10_combout\ : std_logic;
SIGNAL \mux_alu|output[2]~7_combout\ : std_logic;
SIGNAL \mux_alu|output[2]~8_combout\ : std_logic;
SIGNAL \mux_alu|output[1]~4_combout\ : std_logic;
SIGNAL \alu_main|Mux1~3_combout\ : std_logic;
SIGNAL \mux_alu|output[1]~58_combout\ : std_logic;
SIGNAL \alu_main|Add0~2\ : std_logic;
SIGNAL \alu_main|Add0~5_sumout\ : std_logic;
SIGNAL \alu_main|Mux1~6_combout\ : std_logic;
SIGNAL \alu_main|Mux1~11_combout\ : std_logic;
SIGNAL \mux_alu|output[15]~36_combout\ : std_logic;
SIGNAL \sinstruction_IDEX[13]~DUPLICATE_q\ : std_logic;
SIGNAL \mux_alu|output[13]~29_combout\ : std_logic;
SIGNAL \mux_alu|output[13]~30_combout\ : std_logic;
SIGNAL \mux_alu|output[13]~31_combout\ : std_logic;
SIGNAL \mux_alu|output[14]~32_combout\ : std_logic;
SIGNAL \mux_alu|output[14]~33_combout\ : std_logic;
SIGNAL \mux_alu|output[14]~34_combout\ : std_logic;
SIGNAL \reg_file|registers[16][16]~q\ : std_logic;
SIGNAL \reg_file|registers[24][16]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[24][16]~q\ : std_logic;
SIGNAL \reg_file|registers[28][16]~q\ : std_logic;
SIGNAL \reg_file|registers[20][16]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~176_combout\ : std_logic;
SIGNAL \reg_file|registers[26][16]~q\ : std_logic;
SIGNAL \reg_file|registers[18][16]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[18][16]~q\ : std_logic;
SIGNAL \reg_file|registers[30][16]~q\ : std_logic;
SIGNAL \reg_file|registers[22][16]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[22][16]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~178_combout\ : std_logic;
SIGNAL \reg_file|registers[25][16]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[25][16]~q\ : std_logic;
SIGNAL \reg_file|registers[17][16]~q\ : std_logic;
SIGNAL \reg_file|registers[21][16]~q\ : std_logic;
SIGNAL \reg_file|registers[29][16]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~177_combout\ : std_logic;
SIGNAL \reg_file|registers[19][16]~q\ : std_logic;
SIGNAL \reg_file|registers[27][16]~q\ : std_logic;
SIGNAL \reg_file|registers[31][16]~q\ : std_logic;
SIGNAL \reg_file|registers[23][16]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[23][16]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~179_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~180_combout\ : std_logic;
SIGNAL \reg_file|registers[4][16]~q\ : std_logic;
SIGNAL \reg_file|registers[6][16]~q\ : std_logic;
SIGNAL \reg_file|registers[5][16]~q\ : std_logic;
SIGNAL \reg_file|registers[7][16]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~184_combout\ : std_logic;
SIGNAL \reg_file|registers[0][16]~q\ : std_logic;
SIGNAL \reg_file|registers[2][16]~q\ : std_logic;
SIGNAL \reg_file|registers[3][16]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[3][16]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~182_combout\ : std_logic;
SIGNAL \reg_file|registers[11][16]~q\ : std_logic;
SIGNAL \reg_file|registers[9][16]~q\ : std_logic;
SIGNAL \reg_file|registers[10][16]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[10][16]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|registers[8][16]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[8][16]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~181_combout\ : std_logic;
SIGNAL \reg_file|registers[12][16]~q\ : std_logic;
SIGNAL \reg_file|registers[14][16]~q\ : std_logic;
SIGNAL \reg_file|registers[13][16]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[13][16]~q\ : std_logic;
SIGNAL \reg_file|registers[15][16]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~183_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~185_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~186_combout\ : std_logic;
SIGNAL \forward|Mux15~0_combout\ : std_logic;
SIGNAL \alu_main|Add0~62\ : std_logic;
SIGNAL \alu_main|Add0~65_sumout\ : std_logic;
SIGNAL \alu_main|Mux16~4_combout\ : std_logic;
SIGNAL \alu_main|Mux26~0_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft0~26_combout\ : std_logic;
SIGNAL \mux_alu|output[4]~12_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft0~9_combout\ : std_logic;
SIGNAL \mux_alu|output[7]~18_combout\ : std_logic;
SIGNAL \mux_alu|output[8]~20_combout\ : std_logic;
SIGNAL \mux_alu|output[5]~14_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft0~18_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft0~34_combout\ : std_logic;
SIGNAL \alu_main|Mux16~0_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft1~11_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft1~19_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft1~27_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft1~35_combout\ : std_logic;
SIGNAL \alu_main|Mux16~1_combout\ : std_logic;
SIGNAL \alu_main|Mux26~2_combout\ : std_logic;
SIGNAL \alu_main|Mux16~2_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft1~10_combout\ : std_logic;
SIGNAL \reg_file|registers[27][17]~q\ : std_logic;
SIGNAL \reg_file|registers[19][17]~q\ : std_logic;
SIGNAL \reg_file|registers[31][17]~q\ : std_logic;
SIGNAL \reg_file|registers[23][17]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~190_combout\ : std_logic;
SIGNAL \reg_file|registers[16][17]~q\ : std_logic;
SIGNAL \reg_file|registers[28][17]~q\ : std_logic;
SIGNAL \reg_file|registers[24][17]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[24][17]~q\ : std_logic;
SIGNAL \reg_file|registers[20][17]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~187_combout\ : std_logic;
SIGNAL \reg_file|registers[30][17]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[30][17]~q\ : std_logic;
SIGNAL \reg_file|registers[26][17]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[26][17]~q\ : std_logic;
SIGNAL \reg_file|registers[18][17]~q\ : std_logic;
SIGNAL \reg_file|registers[22][17]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~189_combout\ : std_logic;
SIGNAL \reg_file|registers[25][17]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[25][17]~q\ : std_logic;
SIGNAL \reg_file|registers[17][17]~q\ : std_logic;
SIGNAL \reg_file|registers[21][17]~q\ : std_logic;
SIGNAL \reg_file|registers[29][17]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[29][17]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~188_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~191_combout\ : std_logic;
SIGNAL \reg_file|registers[1][17]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[1][17]~q\ : std_logic;
SIGNAL \reg_file|registers[0][17]~q\ : std_logic;
SIGNAL \reg_file|registers[3][17]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~193_combout\ : std_logic;
SIGNAL \reg_file|registers[10][17]~q\ : std_logic;
SIGNAL \reg_file|registers[9][17]~q\ : std_logic;
SIGNAL \reg_file|registers[11][17]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|registers[8][17]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[8][17]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~192_combout\ : std_logic;
SIGNAL \reg_file|registers[14][17]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[14][17]~q\ : std_logic;
SIGNAL \reg_file|registers[15][17]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[15][17]~q\ : std_logic;
SIGNAL \reg_file|registers[12][17]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[12][17]~q\ : std_logic;
SIGNAL \reg_file|registers[13][17]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~194_combout\ : std_logic;
SIGNAL \reg_file|registers[5][17]~q\ : std_logic;
SIGNAL \reg_file|registers[6][17]~q\ : std_logic;
SIGNAL \reg_file|registers[7][17]~q\ : std_logic;
SIGNAL \reg_file|registers[4][17]~DUPLICATE_q\ : std_logic;
SIGNAL \sreaddata1_IDEX~195_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~196_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~197_combout\ : std_logic;
SIGNAL \forward|Mux14~0_combout\ : std_logic;
SIGNAL \forward|Mux14~1_combout\ : std_logic;
SIGNAL \mux_alu|output[17]~39_combout\ : std_logic;
SIGNAL \alu_main|Add0~66\ : std_logic;
SIGNAL \alu_main|Add0~69_sumout\ : std_logic;
SIGNAL \alu_main|Mux17~4_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft0~11_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft0~20_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft0~35_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft0~28_combout\ : std_logic;
SIGNAL \alu_main|Mux17~0_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft0~4_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft0~5_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight0~12_combout\ : std_logic;
SIGNAL \reg_file|registers[9][23]~q\ : std_logic;
SIGNAL \reg_file|registers[10][23]~q\ : std_logic;
SIGNAL \reg_file|registers[11][23]~q\ : std_logic;
SIGNAL \reg_file|registers[8][23]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[8][23]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~258_combout\ : std_logic;
SIGNAL \reg_file|registers[6][23]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[6][23]~q\ : std_logic;
SIGNAL \reg_file|registers[5][23]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[5][23]~q\ : std_logic;
SIGNAL \reg_file|registers[7][23]~q\ : std_logic;
SIGNAL \reg_file|registers[4][23]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~261_combout\ : std_logic;
SIGNAL \reg_file|registers[14][23]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[14][23]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|registers[12][23]~q\ : std_logic;
SIGNAL \reg_file|registers[13][23]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[13][23]~q\ : std_logic;
SIGNAL \reg_file|registers[15][23]~DUPLICATE_q\ : std_logic;
SIGNAL \sreaddata1_IDEX~260_combout\ : std_logic;
SIGNAL \reg_file|registers[1][23]~q\ : std_logic;
SIGNAL \reg_file|registers[0][23]~q\ : std_logic;
SIGNAL \reg_file|registers[3][23]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|registers[2][23]~DUPLICATE_q\ : std_logic;
SIGNAL \sreaddata1_IDEX~259_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~262_combout\ : std_logic;
SIGNAL \reg_file|registers[16][23]~q\ : std_logic;
SIGNAL \reg_file|registers[24][23]~q\ : std_logic;
SIGNAL \reg_file|registers[20][23]~q\ : std_logic;
SIGNAL \reg_file|registers[28][23]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[28][23]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~253_combout\ : std_logic;
SIGNAL \reg_file|registers[19][23]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[19][23]~q\ : std_logic;
SIGNAL \reg_file|registers[23][23]~q\ : std_logic;
SIGNAL \reg_file|registers[31][23]~q\ : std_logic;
SIGNAL \reg_file|registers[27][23]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~256_combout\ : std_logic;
SIGNAL \reg_file|registers[26][23]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[26][23]~q\ : std_logic;
SIGNAL \reg_file|registers[30][23]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[30][23]~q\ : std_logic;
SIGNAL \reg_file|registers[18][23]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[18][23]~q\ : std_logic;
SIGNAL \reg_file|registers[22][23]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~255_combout\ : std_logic;
SIGNAL \reg_file|registers[29][23]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|registers[25][23]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|registers[21][23]~q\ : std_logic;
SIGNAL \reg_file|registers[17][23]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~254_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~257_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~263_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX[23]~DUPLICATE_q\ : std_logic;
SIGNAL \forward|Mux8~0_combout\ : std_logic;
SIGNAL \forward|Mux8~1_combout\ : std_logic;
SIGNAL \forward|Mux9~1_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight1~12_combout\ : std_logic;
SIGNAL \reg_file|registers[2][21]~q\ : std_logic;
SIGNAL \reg_file|registers[3][21]~q\ : std_logic;
SIGNAL \reg_file|registers[0][21]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|registers[1][21]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~237_combout\ : std_logic;
SIGNAL \reg_file|registers[15][21]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[15][21]~q\ : std_logic;
SIGNAL \reg_file|registers[14][21]~q\ : std_logic;
SIGNAL \reg_file|registers[12][21]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[12][21]~q\ : std_logic;
SIGNAL \reg_file|registers[13][21]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[13][21]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~238_combout\ : std_logic;
SIGNAL \reg_file|registers[5][21]~q\ : std_logic;
SIGNAL \reg_file|registers[7][21]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[7][21]~q\ : std_logic;
SIGNAL \reg_file|registers[6][21]~q\ : std_logic;
SIGNAL \reg_file|registers[4][21]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~239_combout\ : std_logic;
SIGNAL \reg_file|registers[8][21]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[8][21]~q\ : std_logic;
SIGNAL \reg_file|registers[10][21]~q\ : std_logic;
SIGNAL \reg_file|registers[9][21]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[9][21]~q\ : std_logic;
SIGNAL \reg_file|registers[11][21]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~236_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~240_combout\ : std_logic;
SIGNAL \reg_file|registers[20][21]~q\ : std_logic;
SIGNAL \reg_file|registers[24][21]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[24][21]~q\ : std_logic;
SIGNAL \reg_file|registers[16][21]~q\ : std_logic;
SIGNAL \reg_file|registers[28][21]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[28][21]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~231_combout\ : std_logic;
SIGNAL \reg_file|registers[27][21]~q\ : std_logic;
SIGNAL \reg_file|registers[23][21]~q\ : std_logic;
SIGNAL \reg_file|registers[19][21]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~234_combout\ : std_logic;
SIGNAL \reg_file|registers[26][21]~q\ : std_logic;
SIGNAL \reg_file|registers[22][21]~q\ : std_logic;
SIGNAL \reg_file|registers[18][21]~q\ : std_logic;
SIGNAL \reg_file|registers[30][21]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[30][21]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~233_combout\ : std_logic;
SIGNAL \reg_file|registers[25][21]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[25][21]~q\ : std_logic;
SIGNAL \reg_file|registers[17][21]~q\ : std_logic;
SIGNAL \reg_file|registers[21][21]~q\ : std_logic;
SIGNAL \reg_file|registers[29][21]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~232_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~235_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~241_combout\ : std_logic;
SIGNAL \mux_alu|output[21]~45_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight1~11_combout\ : std_logic;
SIGNAL \alu_main|Mux1~8_combout\ : std_logic;
SIGNAL \alu_main|Mux1~7_combout\ : std_logic;
SIGNAL \alu_main|Mux31~1_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight0~29_combout\ : std_logic;
SIGNAL \alu_main|Mux28~7_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight1~29_combout\ : std_logic;
SIGNAL \alu_main|Mux28~8_combout\ : std_logic;
SIGNAL \alu_main|Mux31~3_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft1~46_combout\ : std_logic;
SIGNAL \alu_main|Mux1~15_combout\ : std_logic;
SIGNAL \sinstruction_IDEX[18]~DUPLICATE_q\ : std_logic;
SIGNAL \mux_alu|output[18]~40_combout\ : std_logic;
SIGNAL \reg_file|registers[24][18]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[24][18]~q\ : std_logic;
SIGNAL \reg_file|registers[28][18]~q\ : std_logic;
SIGNAL \reg_file|registers[20][18]~q\ : std_logic;
SIGNAL \reg_file|registers[16][18]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~198_combout\ : std_logic;
SIGNAL \reg_file|registers[27][18]~q\ : std_logic;
SIGNAL \reg_file|registers[19][18]~q\ : std_logic;
SIGNAL \reg_file|registers[31][18]~q\ : std_logic;
SIGNAL \reg_file|registers[23][18]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[23][18]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~201_combout\ : std_logic;
SIGNAL \reg_file|registers[25][18]~q\ : std_logic;
SIGNAL \reg_file|registers[29][18]~q\ : std_logic;
SIGNAL \reg_file|registers[21][18]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~199_combout\ : std_logic;
SIGNAL \reg_file|registers[26][18]~q\ : std_logic;
SIGNAL \reg_file|registers[22][18]~q\ : std_logic;
SIGNAL \reg_file|registers[18][18]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[18][18]~q\ : std_logic;
SIGNAL \reg_file|registers[30][18]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~200_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~202_combout\ : std_logic;
SIGNAL \reg_file|registers[4][18]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[4][18]~q\ : std_logic;
SIGNAL \reg_file|registers[6][18]~q\ : std_logic;
SIGNAL \reg_file|registers[5][18]~q\ : std_logic;
SIGNAL \reg_file|registers[7][18]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~206_combout\ : std_logic;
SIGNAL \reg_file|registers[13][18]~q\ : std_logic;
SIGNAL \reg_file|registers[12][18]~q\ : std_logic;
SIGNAL \reg_file|registers[14][18]~q\ : std_logic;
SIGNAL \reg_file|registers[15][18]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~205_combout\ : std_logic;
SIGNAL \reg_file|registers[2][18]~q\ : std_logic;
SIGNAL \reg_file|registers[3][18]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[3][18]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|registers[0][18]~q\ : std_logic;
SIGNAL \reg_file|registers[1][18]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~204_combout\ : std_logic;
SIGNAL \reg_file|registers[10][18]~q\ : std_logic;
SIGNAL \reg_file|registers[11][18]~q\ : std_logic;
SIGNAL \reg_file|registers[8][18]~q\ : std_logic;
SIGNAL \reg_file|registers[9][18]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[9][18]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~203_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~207_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~208_combout\ : std_logic;
SIGNAL \forward|Mux13~0_combout\ : std_logic;
SIGNAL \forward|Mux13~1_combout\ : std_logic;
SIGNAL \alu_main|Add0~70\ : std_logic;
SIGNAL \alu_main|Add0~73_sumout\ : std_logic;
SIGNAL \alu_main|Mux18~4_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight0~20_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight0~21_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight0~18_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight0~19_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight0~22_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft0~6_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft0~14_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft0~22_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft0~30_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft0~36_combout\ : std_logic;
SIGNAL \alu_main|Mux18~0_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight1~19_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight1~21_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight1~18_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight1~20_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight1~22_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft1~37_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft1~23_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft1~31_combout\ : std_logic;
SIGNAL \alu_main|Mux18~1_combout\ : std_logic;
SIGNAL \alu_main|Mux18~2_combout\ : std_logic;
SIGNAL \alu_main|Mux18~3_combout\ : std_logic;
SIGNAL \alu_main|Mux18~5_combout\ : std_logic;
SIGNAL \salumainresult_EXMEM[18]~feeder_combout\ : std_logic;
SIGNAL \sreaddata1_EXMEM[16]~feeder_combout\ : std_logic;
SIGNAL \alu_branch|Add0~54\ : std_logic;
SIGNAL \alu_branch|Add0~57_sumout\ : std_logic;
SIGNAL \mux_pc|output[16]~31_combout\ : std_logic;
SIGNAL \mux_pc|output[16]~32_combout\ : std_logic;
SIGNAL \Add0~54\ : std_logic;
SIGNAL \Add0~57_sumout\ : std_logic;
SIGNAL \spc_IDEX[16]~DUPLICATE_q\ : std_logic;
SIGNAL \alu_branch|Add0~58\ : std_logic;
SIGNAL \alu_branch|Add0~61_sumout\ : std_logic;
SIGNAL \mux_pc|output[17]~33_combout\ : std_logic;
SIGNAL \mux_pc|output[17]~34_combout\ : std_logic;
SIGNAL \Add0~58\ : std_logic;
SIGNAL \Add0~61_sumout\ : std_logic;
SIGNAL \spc_IDEX[17]~DUPLICATE_q\ : std_logic;
SIGNAL \alu_branch|Add0~62\ : std_logic;
SIGNAL \alu_branch|Add0~65_sumout\ : std_logic;
SIGNAL \mux_pc|output[18]~35_combout\ : std_logic;
SIGNAL \mux_pc|output[18]~36_combout\ : std_logic;
SIGNAL \Add0~62\ : std_logic;
SIGNAL \Add0~65_sumout\ : std_logic;
SIGNAL \reg_file|registers[2][19]~q\ : std_logic;
SIGNAL \reg_file|registers[1][19]~q\ : std_logic;
SIGNAL \reg_file|registers[3][19]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[3][19]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~215_combout\ : std_logic;
SIGNAL \reg_file|registers[11][19]~q\ : std_logic;
SIGNAL \reg_file|registers[8][19]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[8][19]~q\ : std_logic;
SIGNAL \reg_file|registers[9][19]~q\ : std_logic;
SIGNAL \reg_file|registers[10][19]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~214_combout\ : std_logic;
SIGNAL \reg_file|registers[6][19]~q\ : std_logic;
SIGNAL \reg_file|registers[5][19]~q\ : std_logic;
SIGNAL \reg_file|registers[4][19]~q\ : std_logic;
SIGNAL \reg_file|registers[7][19]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~217_combout\ : std_logic;
SIGNAL \reg_file|registers[15][19]~q\ : std_logic;
SIGNAL \reg_file|registers[12][19]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[12][19]~q\ : std_logic;
SIGNAL \reg_file|registers[14][19]~q\ : std_logic;
SIGNAL \reg_file|registers[13][19]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~216_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~218_combout\ : std_logic;
SIGNAL \reg_file|registers[16][19]~q\ : std_logic;
SIGNAL \reg_file|registers[20][19]~q\ : std_logic;
SIGNAL \reg_file|registers[28][19]~q\ : std_logic;
SIGNAL \reg_file|registers[24][19]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~209_combout\ : std_logic;
SIGNAL \reg_file|registers[18][19]~q\ : std_logic;
SIGNAL \reg_file|registers[26][19]~q\ : std_logic;
SIGNAL \reg_file|registers[30][19]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|registers[22][19]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[22][19]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~211_combout\ : std_logic;
SIGNAL \reg_file|registers[21][19]~q\ : std_logic;
SIGNAL \reg_file|registers[17][19]~q\ : std_logic;
SIGNAL \reg_file|registers[25][19]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[25][19]~q\ : std_logic;
SIGNAL \reg_file|registers[29][19]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[29][19]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~210_combout\ : std_logic;
SIGNAL \reg_file|registers[27][19]~q\ : std_logic;
SIGNAL \reg_file|registers[31][19]~q\ : std_logic;
SIGNAL \reg_file|registers[19][19]~q\ : std_logic;
SIGNAL \reg_file|registers[23][19]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[23][19]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~212_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~213_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~219_combout\ : std_logic;
SIGNAL \reg_file|registers[10][20]~q\ : std_logic;
SIGNAL \reg_file|registers[9][20]~q\ : std_logic;
SIGNAL \reg_file|registers[11][20]~q\ : std_logic;
SIGNAL \reg_file|registers[8][20]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[8][20]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~225_combout\ : std_logic;
SIGNAL \reg_file|registers[0][20]~q\ : std_logic;
SIGNAL \reg_file|registers[1][20]~q\ : std_logic;
SIGNAL \reg_file|registers[2][20]~q\ : std_logic;
SIGNAL \reg_file|registers[3][20]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~226_combout\ : std_logic;
SIGNAL \reg_file|registers[14][20]~q\ : std_logic;
SIGNAL \reg_file|registers[15][20]~q\ : std_logic;
SIGNAL \reg_file|registers[12][20]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[12][20]~q\ : std_logic;
SIGNAL \reg_file|registers[13][20]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~227_combout\ : std_logic;
SIGNAL \reg_file|registers[7][20]~q\ : std_logic;
SIGNAL \reg_file|registers[6][20]~q\ : std_logic;
SIGNAL \reg_file|registers[5][20]~q\ : std_logic;
SIGNAL \reg_file|registers[4][20]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~228_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~229_combout\ : std_logic;
SIGNAL \reg_file|registers[31][20]~q\ : std_logic;
SIGNAL \reg_file|registers[19][20]~q\ : std_logic;
SIGNAL \reg_file|registers[27][20]~q\ : std_logic;
SIGNAL \reg_file|registers[23][20]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~223_combout\ : std_logic;
SIGNAL \reg_file|registers[28][20]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[28][20]~q\ : std_logic;
SIGNAL \reg_file|registers[24][20]~q\ : std_logic;
SIGNAL \reg_file|registers[16][20]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|registers[20][20]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~220_combout\ : std_logic;
SIGNAL \reg_file|registers[18][20]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[18][20]~q\ : std_logic;
SIGNAL \reg_file|registers[22][20]~q\ : std_logic;
SIGNAL \reg_file|registers[26][20]~q\ : std_logic;
SIGNAL \reg_file|registers[30][20]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[30][20]~DUPLICATE_q\ : std_logic;
SIGNAL \sreaddata2_IDEX~222_combout\ : std_logic;
SIGNAL \reg_file|registers[25][20]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[25][20]~q\ : std_logic;
SIGNAL \reg_file|registers[21][20]~q\ : std_logic;
SIGNAL \reg_file|registers[17][20]~q\ : std_logic;
SIGNAL \reg_file|registers[29][20]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~221_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~224_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~230_combout\ : std_logic;
SIGNAL \reg_file|registers[14][22]~q\ : std_logic;
SIGNAL \reg_file|registers[15][22]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[15][22]~q\ : std_logic;
SIGNAL \reg_file|registers[13][22]~q\ : std_logic;
SIGNAL \reg_file|registers[12][22]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~249_combout\ : std_logic;
SIGNAL \reg_file|registers[9][22]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[9][22]~q\ : std_logic;
SIGNAL \reg_file|registers[8][22]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[8][22]~q\ : std_logic;
SIGNAL \reg_file|registers[10][22]~q\ : std_logic;
SIGNAL \reg_file|registers[11][22]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~247_combout\ : std_logic;
SIGNAL \reg_file|registers[1][22]~q\ : std_logic;
SIGNAL \reg_file|registers[2][22]~q\ : std_logic;
SIGNAL \reg_file|registers[0][22]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~248_combout\ : std_logic;
SIGNAL \reg_file|registers[4][22]~q\ : std_logic;
SIGNAL \reg_file|registers[6][22]~q\ : std_logic;
SIGNAL \reg_file|registers[5][22]~q\ : std_logic;
SIGNAL \reg_file|registers[7][22]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~250_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~251_combout\ : std_logic;
SIGNAL \reg_file|registers[28][22]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[28][22]~q\ : std_logic;
SIGNAL \reg_file|registers[24][22]~q\ : std_logic;
SIGNAL \reg_file|registers[16][22]~q\ : std_logic;
SIGNAL \reg_file|registers[20][22]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~242_combout\ : std_logic;
SIGNAL \reg_file|registers[22][22]~q\ : std_logic;
SIGNAL \reg_file|registers[26][22]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|registers[18][22]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[18][22]~q\ : std_logic;
SIGNAL \reg_file|registers[30][22]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[30][22]~DUPLICATE_q\ : std_logic;
SIGNAL \sreaddata2_IDEX~244_combout\ : std_logic;
SIGNAL \reg_file|registers[17][22]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[17][22]~q\ : std_logic;
SIGNAL \reg_file|registers[21][22]~q\ : std_logic;
SIGNAL \reg_file|registers[25][22]~q\ : std_logic;
SIGNAL \reg_file|registers[29][22]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[29][22]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~243_combout\ : std_logic;
SIGNAL \reg_file|registers[19][22]~q\ : std_logic;
SIGNAL \reg_file|registers[27][22]~q\ : std_logic;
SIGNAL \reg_file|registers[31][22]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[31][22]~q\ : std_logic;
SIGNAL \reg_file|registers[23][22]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[23][22]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~245_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~246_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~252_combout\ : std_logic;
SIGNAL \reg_file|registers[3][23]~q\ : std_logic;
SIGNAL \reg_file|registers[2][23]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~259_combout\ : std_logic;
SIGNAL \reg_file|registers[10][23]~DUPLICATE_q\ : std_logic;
SIGNAL \sreaddata2_IDEX~258_combout\ : std_logic;
SIGNAL \reg_file|registers[14][23]~q\ : std_logic;
SIGNAL \reg_file|registers[15][23]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~260_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~261_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~262_combout\ : std_logic;
SIGNAL \reg_file|registers[25][23]~q\ : std_logic;
SIGNAL \reg_file|registers[17][23]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|registers[29][23]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~254_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~253_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~256_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~255_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~257_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~263_combout\ : std_logic;
SIGNAL \reg_file|registers[1][28]~q\ : std_logic;
SIGNAL \reg_file|registers[0][28]~q\ : std_logic;
SIGNAL \reg_file|registers[2][28]~q\ : std_logic;
SIGNAL \reg_file|registers[3][28]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[3][28]~DUPLICATE_q\ : std_logic;
SIGNAL \sreaddata2_IDEX~314_combout\ : std_logic;
SIGNAL \reg_file|registers[4][28]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[4][28]~q\ : std_logic;
SIGNAL \reg_file|registers[7][28]~q\ : std_logic;
SIGNAL \reg_file|registers[5][28]~q\ : std_logic;
SIGNAL \reg_file|registers[6][28]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~316_combout\ : std_logic;
SIGNAL \reg_file|registers[8][28]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[8][28]~q\ : std_logic;
SIGNAL \reg_file|registers[11][28]~q\ : std_logic;
SIGNAL \reg_file|registers[10][28]~q\ : std_logic;
SIGNAL \reg_file|registers[9][28]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[9][28]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~313_combout\ : std_logic;
SIGNAL \reg_file|registers[15][28]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[15][28]~q\ : std_logic;
SIGNAL \reg_file|registers[13][28]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[13][28]~q\ : std_logic;
SIGNAL \reg_file|registers[14][28]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[14][28]~q\ : std_logic;
SIGNAL \reg_file|registers[12][28]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~315_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~317_combout\ : std_logic;
SIGNAL \reg_file|registers[24][28]~q\ : std_logic;
SIGNAL \reg_file|registers[16][28]~q\ : std_logic;
SIGNAL \reg_file|registers[28][28]~q\ : std_logic;
SIGNAL \reg_file|registers[20][28]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~308_combout\ : std_logic;
SIGNAL \reg_file|registers[29][28]~q\ : std_logic;
SIGNAL \reg_file|registers[21][28]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|registers[17][28]~q\ : std_logic;
SIGNAL \reg_file|registers[25][28]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~309_combout\ : std_logic;
SIGNAL \reg_file|registers[31][28]~q\ : std_logic;
SIGNAL \reg_file|registers[19][28]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[19][28]~q\ : std_logic;
SIGNAL \reg_file|registers[27][28]~q\ : std_logic;
SIGNAL \reg_file|registers[23][28]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~311_combout\ : std_logic;
SIGNAL \reg_file|registers[30][28]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|registers[18][28]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[18][28]~q\ : std_logic;
SIGNAL \reg_file|registers[26][28]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[26][28]~q\ : std_logic;
SIGNAL \reg_file|registers[22][28]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[22][28]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~310_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~312_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~318_combout\ : std_logic;
SIGNAL \alu_branch|Add0~98\ : std_logic;
SIGNAL \alu_branch|Add0~101_sumout\ : std_logic;
SIGNAL \mux_pc|output[27]~53_combout\ : std_logic;
SIGNAL \sreaddata1_EXMEM[27]~feeder_combout\ : std_logic;
SIGNAL \mux_pc|output[27]~54_combout\ : std_logic;
SIGNAL \Add0~66\ : std_logic;
SIGNAL \Add0~70\ : std_logic;
SIGNAL \Add0~74\ : std_logic;
SIGNAL \Add0~77_sumout\ : std_logic;
SIGNAL \alu_branch|Add0~74\ : std_logic;
SIGNAL \alu_branch|Add0~77_sumout\ : std_logic;
SIGNAL \mux_pc|output[21]~41_combout\ : std_logic;
SIGNAL \mux_pc|output[21]~42_combout\ : std_logic;
SIGNAL \Add0~78\ : std_logic;
SIGNAL \Add0~81_sumout\ : std_logic;
SIGNAL \spc_IDEX[22]~DUPLICATE_q\ : std_logic;
SIGNAL \alu_branch|Add0~78\ : std_logic;
SIGNAL \alu_branch|Add0~81_sumout\ : std_logic;
SIGNAL \mux_pc|output[22]~43_combout\ : std_logic;
SIGNAL \mux_pc|output[22]~44_combout\ : std_logic;
SIGNAL \pc_mips|pc_output[22]~0_combout\ : std_logic;
SIGNAL \Add0~82\ : std_logic;
SIGNAL \Add0~85_sumout\ : std_logic;
SIGNAL \spc_IDEX[23]~feeder_combout\ : std_logic;
SIGNAL \spc_IDEX[23]~DUPLICATE_q\ : std_logic;
SIGNAL \alu_branch|Add0~82\ : std_logic;
SIGNAL \alu_branch|Add0~85_sumout\ : std_logic;
SIGNAL \mux_pc|output[23]~45_combout\ : std_logic;
SIGNAL \mux_pc|output[23]~46_combout\ : std_logic;
SIGNAL \Add0~86\ : std_logic;
SIGNAL \Add0~90\ : std_logic;
SIGNAL \Add0~94\ : std_logic;
SIGNAL \Add0~98\ : std_logic;
SIGNAL \Add0~101_sumout\ : std_logic;
SIGNAL \spc_IFID[27]~feeder_combout\ : std_logic;
SIGNAL \spc_IDEX[27]~feeder_combout\ : std_logic;
SIGNAL \alu_branch|Add0~102\ : std_logic;
SIGNAL \alu_branch|Add0~105_sumout\ : std_logic;
SIGNAL \mux_pc|output[28]~55_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~316_combout\ : std_logic;
SIGNAL \reg_file|registers[3][28]~q\ : std_logic;
SIGNAL \reg_file|registers[2][28]~DUPLICATE_q\ : std_logic;
SIGNAL \sreaddata1_IDEX~314_combout\ : std_logic;
SIGNAL \reg_file|registers[11][28]~DUPLICATE_q\ : std_logic;
SIGNAL \sreaddata1_IDEX~313_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~315_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~317_combout\ : std_logic;
SIGNAL \reg_file|registers[21][28]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~309_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~308_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~311_combout\ : std_logic;
SIGNAL \reg_file|registers[30][28]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~310_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~312_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~318_combout\ : std_logic;
SIGNAL \mux_pc|output[28]~56_combout\ : std_logic;
SIGNAL \Add0~102\ : std_logic;
SIGNAL \Add0~105_sumout\ : std_logic;
SIGNAL \alu_branch|Add0~106\ : std_logic;
SIGNAL \alu_branch|Add0~109_sumout\ : std_logic;
SIGNAL \mux_pc|output[29]~57_combout\ : std_logic;
SIGNAL \sreaddata1_EXMEM[29]~feeder_combout\ : std_logic;
SIGNAL \mux_pc|output[29]~58_combout\ : std_logic;
SIGNAL \Add0~106\ : std_logic;
SIGNAL \Add0~109_sumout\ : std_logic;
SIGNAL \alu_branch|Add0~110\ : std_logic;
SIGNAL \alu_branch|Add0~113_sumout\ : std_logic;
SIGNAL \mux_pc|output[30]~59_combout\ : std_logic;
SIGNAL \mux_pc|output[30]~60_combout\ : std_logic;
SIGNAL \Add0~110\ : std_logic;
SIGNAL \Add0~113_sumout\ : std_logic;
SIGNAL \alu_branch|Add0~114\ : std_logic;
SIGNAL \alu_branch|Add0~117_sumout\ : std_logic;
SIGNAL \mux_pc|output[31]~61_combout\ : std_logic;
SIGNAL \reg_file|registers[26][31]~q\ : std_logic;
SIGNAL \reg_file|registers[30][31]~q\ : std_logic;
SIGNAL \reg_file|registers[22][31]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[22][31]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~343_combout\ : std_logic;
SIGNAL \reg_file|registers[24][31]~q\ : std_logic;
SIGNAL \reg_file|registers[16][31]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|registers[28][31]~q\ : std_logic;
SIGNAL \reg_file|registers[20][31]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~341_combout\ : std_logic;
SIGNAL \reg_file|registers[21][31]~q\ : std_logic;
SIGNAL \reg_file|registers[25][31]~q\ : std_logic;
SIGNAL \reg_file|registers[29][31]~q\ : std_logic;
SIGNAL \reg_file|registers[17][31]~DUPLICATE_q\ : std_logic;
SIGNAL \sreaddata1_IDEX~342_combout\ : std_logic;
SIGNAL \reg_file|registers[31][31]~q\ : std_logic;
SIGNAL \reg_file|registers[27][31]~q\ : std_logic;
SIGNAL \reg_file|registers[23][31]~q\ : std_logic;
SIGNAL \reg_file|registers[19][31]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[19][31]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~344_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~345_combout\ : std_logic;
SIGNAL \reg_file|registers[13][31]~q\ : std_logic;
SIGNAL \reg_file|registers[14][31]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[14][31]~q\ : std_logic;
SIGNAL \reg_file|registers[12][31]~q\ : std_logic;
SIGNAL \reg_file|registers[15][31]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~348_combout\ : std_logic;
SIGNAL \reg_file|registers[1][31]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[1][31]~q\ : std_logic;
SIGNAL \reg_file|registers[2][31]~q\ : std_logic;
SIGNAL \reg_file|registers[3][31]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[3][31]~q\ : std_logic;
SIGNAL \reg_file|registers[0][31]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~347_combout\ : std_logic;
SIGNAL \reg_file|registers[8][31]~q\ : std_logic;
SIGNAL \reg_file|registers[9][31]~q\ : std_logic;
SIGNAL \reg_file|registers[10][31]~q\ : std_logic;
SIGNAL \reg_file|registers[11][31]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[11][31]~DUPLICATE_q\ : std_logic;
SIGNAL \sreaddata1_IDEX~346_combout\ : std_logic;
SIGNAL \reg_file|registers[6][31]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[6][31]~q\ : std_logic;
SIGNAL \reg_file|registers[5][31]~q\ : std_logic;
SIGNAL \reg_file|registers[7][31]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[7][31]~q\ : std_logic;
SIGNAL \reg_file|registers[4][31]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[4][31]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~349_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~350_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~351_combout\ : std_logic;
SIGNAL \sreaddata1_EXMEM[31]~feeder_combout\ : std_logic;
SIGNAL \mux_pc|output[31]~62_combout\ : std_logic;
SIGNAL \Add0~114\ : std_logic;
SIGNAL \Add0~117_sumout\ : std_logic;
SIGNAL \sjumpaddress_EXMEM[31]~feeder_combout\ : std_logic;
SIGNAL \spc_MEMWB[31]~feeder_combout\ : std_logic;
SIGNAL \mux_jal|output[31]~31_combout\ : std_logic;
SIGNAL \reg_file|registers[18][31]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~343_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~344_combout\ : std_logic;
SIGNAL \reg_file|registers[17][31]~q\ : std_logic;
SIGNAL \reg_file|registers[25][31]~DUPLICATE_q\ : std_logic;
SIGNAL \sreaddata2_IDEX~342_combout\ : std_logic;
SIGNAL \reg_file|registers[16][31]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~341_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~345_combout\ : std_logic;
SIGNAL \reg_file|registers[15][31]~DUPLICATE_q\ : std_logic;
SIGNAL \sreaddata2_IDEX~348_combout\ : std_logic;
SIGNAL \reg_file|registers[11][31]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~346_combout\ : std_logic;
SIGNAL \reg_file|registers[3][31]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|registers[1][31]~DUPLICATE_q\ : std_logic;
SIGNAL \sreaddata2_IDEX~347_combout\ : std_logic;
SIGNAL \reg_file|registers[5][31]~DUPLICATE_q\ : std_logic;
SIGNAL \sreaddata2_IDEX~349_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~350_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~351_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX[31]~DUPLICATE_q\ : std_logic;
SIGNAL \mux_jal|output[18]~18_combout\ : std_logic;
SIGNAL \reg_file|registers[17][18]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~199_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~198_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~200_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~201_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~202_combout\ : std_logic;
SIGNAL \reg_file|registers[3][18]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~204_combout\ : std_logic;
SIGNAL \reg_file|registers[11][18]~DUPLICATE_q\ : std_logic;
SIGNAL \sreaddata2_IDEX~203_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~205_combout\ : std_logic;
SIGNAL \reg_file|registers[5][18]~DUPLICATE_q\ : std_logic;
SIGNAL \sreaddata2_IDEX~206_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~207_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~208_combout\ : std_logic;
SIGNAL \spc_MEMWB[19]~feeder_combout\ : std_logic;
SIGNAL \mux_jal|output[19]~19_combout\ : std_logic;
SIGNAL \reg_file|registers[0][19]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[0][19]~q\ : std_logic;
SIGNAL \reg_file|registers[2][19]~DUPLICATE_q\ : std_logic;
SIGNAL \sreaddata1_IDEX~215_combout\ : std_logic;
SIGNAL \reg_file|registers[10][19]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|registers[11][19]~DUPLICATE_q\ : std_logic;
SIGNAL \sreaddata1_IDEX~214_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~216_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~217_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~218_combout\ : std_logic;
SIGNAL \reg_file|registers[30][19]~q\ : std_logic;
SIGNAL \reg_file|registers[26][19]~DUPLICATE_q\ : std_logic;
SIGNAL \sreaddata1_IDEX~211_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~209_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~212_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~210_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~213_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~219_combout\ : std_logic;
SIGNAL \alu_branch|Add0~66\ : std_logic;
SIGNAL \alu_branch|Add0~69_sumout\ : std_logic;
SIGNAL \mux_pc|output[19]~37_combout\ : std_logic;
SIGNAL \mux_pc|output[19]~38_combout\ : std_logic;
SIGNAL \Add0~69_sumout\ : std_logic;
SIGNAL \spc_IDEX[19]~feeder_combout\ : std_logic;
SIGNAL \alu_branch|Add0~70\ : std_logic;
SIGNAL \alu_branch|Add0~73_sumout\ : std_logic;
SIGNAL \mux_pc|output[20]~39_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~221_combout\ : std_logic;
SIGNAL \reg_file|registers[30][20]~q\ : std_logic;
SIGNAL \reg_file|registers[26][20]~DUPLICATE_q\ : std_logic;
SIGNAL \sreaddata1_IDEX~222_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~223_combout\ : std_logic;
SIGNAL \reg_file|registers[16][20]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~220_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~224_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~226_combout\ : std_logic;
SIGNAL \reg_file|registers[10][20]~DUPLICATE_q\ : std_logic;
SIGNAL \sreaddata1_IDEX~225_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~227_combout\ : std_logic;
SIGNAL \reg_file|registers[6][20]~DUPLICATE_q\ : std_logic;
SIGNAL \sreaddata1_IDEX~228_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~229_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~230_combout\ : std_logic;
SIGNAL \mux_pc|output[20]~40_combout\ : std_logic;
SIGNAL \Add0~73_sumout\ : std_logic;
SIGNAL \spc_IDEX[20]~feeder_combout\ : std_logic;
SIGNAL \smemreaddata_MEMWB[20]~feeder_combout\ : std_logic;
SIGNAL \salumainresult_MEMWB[20]~feeder_combout\ : std_logic;
SIGNAL \mux_jal|output[20]~20_combout\ : std_logic;
SIGNAL \forward|Mux11~0_combout\ : std_logic;
SIGNAL \forward|Mux11~1_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX[19]~DUPLICATE_q\ : std_logic;
SIGNAL \forward|Mux12~1_combout\ : std_logic;
SIGNAL \alu_main|Add0~74\ : std_logic;
SIGNAL \alu_main|Add0~78\ : std_logic;
SIGNAL \alu_main|Add0~81_sumout\ : std_logic;
SIGNAL \alu_main|Mux20~4_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight0~1_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight0~34_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft0~38_combout\ : std_logic;
SIGNAL \alu_main|Mux20~0_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft0~10_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight1~1_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight1~3_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight1~34_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft1~39_combout\ : std_logic;
SIGNAL \alu_main|Mux20~1_combout\ : std_logic;
SIGNAL \alu_main|Mux20~2_combout\ : std_logic;
SIGNAL \alu_main|Mux20~3_combout\ : std_logic;
SIGNAL \alu_main|Mux20~5_combout\ : std_logic;
SIGNAL \mux_alu|output[20]~42_combout\ : std_logic;
SIGNAL \mux_alu|output[20]~43_combout\ : std_logic;
SIGNAL \mux_alu|output[20]~44_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft1~42_combout\ : std_logic;
SIGNAL \alu_main|Mux1~16_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft1~38_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft1~25_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft1~17_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft1~33_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft1~34_combout\ : std_logic;
SIGNAL \alu_main|Mux31~2_combout\ : std_logic;
SIGNAL \alu_main|Mux26~12_combout\ : std_logic;
SIGNAL \alu_main|Mux31~4_combout\ : std_logic;
SIGNAL \forward|Mux0~0_combout\ : std_logic;
SIGNAL \forward|Mux0~1_combout\ : std_logic;
SIGNAL \alu_main|Result~15_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft0~37_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft0~45_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft0~41_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft0~24_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft0~32_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft0~16_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft0~33_combout\ : std_logic;
SIGNAL \alu_main|Mux31~5_combout\ : std_logic;
SIGNAL \alu_main|Mux31~6_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX[31]~DUPLICATE_q\ : std_logic;
SIGNAL \alu_main|Add0~122\ : std_logic;
SIGNAL \alu_main|Add0~125_sumout\ : std_logic;
SIGNAL \alu_main|Mux31~7_combout\ : std_logic;
SIGNAL \alu_main|Mux28~3_combout\ : std_logic;
SIGNAL \alu_main|Mux28~15_combout\ : std_logic;
SIGNAL \alu_main|Mux28~4_combout\ : std_logic;
SIGNAL \alu_main|Mux31~0_combout\ : std_logic;
SIGNAL \alu_main|Mux31~8_combout\ : std_logic;
SIGNAL \mux_alu|output[31]~56_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight1~13_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight1~35_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft1~8_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft1~13_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft1~14_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft1~40_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft1~36_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft1~21_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft1~29_combout\ : std_logic;
SIGNAL \alu_main|Mux21~1_combout\ : std_logic;
SIGNAL \alu_main|Mux21~2_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft0~39_combout\ : std_logic;
SIGNAL \alu_main|Mux21~0_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight0~13_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight0~35_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft0~12_combout\ : std_logic;
SIGNAL \alu_main|Mux21~3_combout\ : std_logic;
SIGNAL \forward|Mux10~0_combout\ : std_logic;
SIGNAL \forward|Mux10~1_combout\ : std_logic;
SIGNAL \alu_main|Add0~82\ : std_logic;
SIGNAL \alu_main|Add0~85_sumout\ : std_logic;
SIGNAL \alu_main|Mux21~4_combout\ : std_logic;
SIGNAL \alu_main|Mux21~5_combout\ : std_logic;
SIGNAL \mux_jal|output[21]~21_combout\ : std_logic;
SIGNAL \reg_file|registers[31][21]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~234_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~231_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~232_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~233_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~235_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~238_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~236_combout\ : std_logic;
SIGNAL \reg_file|registers[0][21]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~237_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~239_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~240_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~241_combout\ : std_logic;
SIGNAL \alu_main|Add0~86\ : std_logic;
SIGNAL \alu_main|Add0~90\ : std_logic;
SIGNAL \alu_main|Add0~93_sumout\ : std_logic;
SIGNAL \alu_main|Mux23~4_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight0~28_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight0~37_combout\ : std_logic;
SIGNAL \alu_main|Mux23~0_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft0~17_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight1~27_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight1~28_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight1~37_combout\ : std_logic;
SIGNAL \alu_main|Mux23~1_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft1~18_combout\ : std_logic;
SIGNAL \alu_main|Mux23~2_combout\ : std_logic;
SIGNAL \alu_main|Mux23~3_combout\ : std_logic;
SIGNAL \alu_main|Mux23~5_combout\ : std_logic;
SIGNAL \smemreaddata_MEMWB[23]~feeder_combout\ : std_logic;
SIGNAL \mux_jal|output[23]~23_combout\ : std_logic;
SIGNAL \mux_alu|output[23]~47_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight0~11_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight0~10_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight0~14_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight1~10_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight1~14_combout\ : std_logic;
SIGNAL \alu_main|Mux17~1_combout\ : std_logic;
SIGNAL \alu_main|Mux17~2_combout\ : std_logic;
SIGNAL \alu_main|Mux17~3_combout\ : std_logic;
SIGNAL \alu_main|Mux17~5_combout\ : std_logic;
SIGNAL \spc_MEMWB[17]~DUPLICATE_q\ : std_logic;
SIGNAL \mux_jal|output[17]~17_combout\ : std_logic;
SIGNAL \reg_file|registers[2][17]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~193_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~194_combout\ : std_logic;
SIGNAL \reg_file|registers[9][17]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|registers[11][17]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~192_combout\ : std_logic;
SIGNAL \reg_file|registers[7][17]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|registers[4][17]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~195_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~196_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~187_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~188_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~190_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~189_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~191_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~197_combout\ : std_logic;
SIGNAL \spc_EXMEM[22]~feeder_combout\ : std_logic;
SIGNAL \spc_MEMWB[22]~feeder_combout\ : std_logic;
SIGNAL \mux_jal|output[22]~22_combout\ : std_logic;
SIGNAL \reg_file|registers[3][22]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~248_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~247_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~250_combout\ : std_logic;
SIGNAL \reg_file|registers[15][22]~DUPLICATE_q\ : std_logic;
SIGNAL \sreaddata1_IDEX~249_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~251_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~242_combout\ : std_logic;
SIGNAL \reg_file|registers[30][22]~q\ : std_logic;
SIGNAL \reg_file|registers[26][22]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~244_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~245_combout\ : std_logic;
SIGNAL \reg_file|registers[17][22]~DUPLICATE_q\ : std_logic;
SIGNAL \sreaddata1_IDEX~243_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~246_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~252_combout\ : std_logic;
SIGNAL \forward|Mux9~0_combout\ : std_logic;
SIGNAL \alu_main|Add0~89_sumout\ : std_logic;
SIGNAL \alu_main|Mux22~4_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft0~13_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft0~15_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight0~36_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft0~40_combout\ : std_logic;
SIGNAL \alu_main|Mux22~0_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight1~36_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft1~16_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft1~41_combout\ : std_logic;
SIGNAL \alu_main|Mux22~1_combout\ : std_logic;
SIGNAL \alu_main|Mux22~2_combout\ : std_logic;
SIGNAL \alu_main|Mux22~3_combout\ : std_logic;
SIGNAL \alu_main|Mux22~5_combout\ : std_logic;
SIGNAL \mux_alu|output[22]~46_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight1~26_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight1~30_combout\ : std_logic;
SIGNAL \alu_main|Mux19~1_combout\ : std_logic;
SIGNAL \alu_main|Mux19~2_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft0~8_combout\ : std_logic;
SIGNAL \alu_main|Mux19~0_combout\ : std_logic;
SIGNAL \alu_main|Mux19~3_combout\ : std_logic;
SIGNAL \forward|Mux12~0_combout\ : std_logic;
SIGNAL \alu_main|Add0~77_sumout\ : std_logic;
SIGNAL \alu_main|Mux19~4_combout\ : std_logic;
SIGNAL \alu_main|Mux19~5_combout\ : std_logic;
SIGNAL \mux_alu|output[19]~41_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight0~0_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight0~4_combout\ : std_logic;
SIGNAL \alu_main|Mux16~3_combout\ : std_logic;
SIGNAL \alu_main|Mux16~5_combout\ : std_logic;
SIGNAL \salumainresult_MEMWB[16]~feeder_combout\ : std_logic;
SIGNAL \smemreaddata_MEMWB[16]~feeder_combout\ : std_logic;
SIGNAL \mux_jal|output[16]~16_combout\ : std_logic;
SIGNAL \reg_file|registers[1][16]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~182_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~183_combout\ : std_logic;
SIGNAL \reg_file|registers[8][16]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|registers[10][16]~q\ : std_logic;
SIGNAL \reg_file|registers[11][16]~DUPLICATE_q\ : std_logic;
SIGNAL \sreaddata2_IDEX~181_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~184_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~185_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~176_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~178_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~177_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~179_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~180_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~186_combout\ : std_logic;
SIGNAL \mux_alu|output[16]~37_combout\ : std_logic;
SIGNAL \mux_alu|output[16]~38_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight1~17_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight1~16_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight1~15_combout\ : std_logic;
SIGNAL \alu_main|Mux1~17_combout\ : std_logic;
SIGNAL \alu_main|Mux1~10_combout\ : std_logic;
SIGNAL \alu_main|Mux1~9_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight0~15_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight0~17_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight0~16_combout\ : std_logic;
SIGNAL \alu_main|Mux1~14_combout\ : std_logic;
SIGNAL \alu_main|Mux1~18_combout\ : std_logic;
SIGNAL \alu_main|Mux1~2_combout\ : std_logic;
SIGNAL \alu_main|Mux1~4_combout\ : std_logic;
SIGNAL \alu_main|Mux1~5_combout\ : std_logic;
SIGNAL \alu_main|Mux1~19_combout\ : std_logic;
SIGNAL \mux_alu|output[1]~5_combout\ : std_logic;
SIGNAL \mux_alu|output[1]~6_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft0~7_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft0~25_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft1~26_combout\ : std_logic;
SIGNAL \alu_main|Mux11~6_combout\ : std_logic;
SIGNAL \alu_main|Mux12~0_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight0~41_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight1~41_combout\ : std_logic;
SIGNAL \alu_main|Mux11~1_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight1~33_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight1~31_combout\ : std_logic;
SIGNAL \alu_main|Mux11~0_combout\ : std_logic;
SIGNAL \alu_main|Mux8~3_combout\ : std_logic;
SIGNAL \alu_main|Mux8~1_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight0~26_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight0~33_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight0~31_combout\ : std_logic;
SIGNAL \alu_main|Mux11~2_combout\ : std_logic;
SIGNAL \alu_main|Mux11~4_combout\ : std_logic;
SIGNAL \alu_main|Mux11~5_combout\ : std_logic;
SIGNAL \alu_main|Mux11~7_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~127_combout\ : std_logic;
SIGNAL \reg_file|registers[5][11]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|registers[7][11]~q\ : std_logic;
SIGNAL \reg_file|registers[6][11]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~129_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~128_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~126_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~130_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~122_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~121_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~123_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~124_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~125_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~131_combout\ : std_logic;
SIGNAL \forward|Mux20~0_combout\ : std_logic;
SIGNAL \alu_main|Add0~46\ : std_logic;
SIGNAL \alu_main|Add0~49_sumout\ : std_logic;
SIGNAL \alu_main|ShiftLeft1~28_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft0~27_combout\ : std_logic;
SIGNAL \alu_main|Mux12~10_combout\ : std_logic;
SIGNAL \alu_main|Mux12~1_combout\ : std_logic;
SIGNAL \alu_main|Mux12~4_combout\ : std_logic;
SIGNAL \alu_main|Mux12~5_combout\ : std_logic;
SIGNAL \alu_main|Mux12~6_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight0~8_combout\ : std_logic;
SIGNAL \alu_main|Mux12~3_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight1~8_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight1~0_combout\ : std_logic;
SIGNAL \alu_main|Mux12~7_combout\ : std_logic;
SIGNAL \alu_main|Mux12~8_combout\ : std_logic;
SIGNAL \alu_main|Mux12~9_combout\ : std_logic;
SIGNAL \alu_main|Mux12~11_combout\ : std_logic;
SIGNAL \forward|Mux19~0_combout\ : std_logic;
SIGNAL \alu_main|Add0~50\ : std_logic;
SIGNAL \alu_main|Add0~53_sumout\ : std_logic;
SIGNAL \alu_main|Result~9_combout\ : std_logic;
SIGNAL \alu_main|Mux13~0_combout\ : std_logic;
SIGNAL \alu_main|Mux13~1_combout\ : std_logic;
SIGNAL \alu_main|Mux13~2_combout\ : std_logic;
SIGNAL \alu_main|Mux13~3_combout\ : std_logic;
SIGNAL \alu_main|Mux13~4_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft0~29_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft1~30_combout\ : std_logic;
SIGNAL \alu_main|Mux13~5_combout\ : std_logic;
SIGNAL \alu_main|Mux13~6_combout\ : std_logic;
SIGNAL \forward|Mux18~0_combout\ : std_logic;
SIGNAL \alu_main|Add0~54\ : std_logic;
SIGNAL \alu_main|Add0~57_sumout\ : std_logic;
SIGNAL \alu_main|Result~10_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft0~31_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft1~32_combout\ : std_logic;
SIGNAL \alu_main|Mux14~5_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight0~25_combout\ : std_logic;
SIGNAL \alu_main|Mux14~0_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight1~25_combout\ : std_logic;
SIGNAL \alu_main|Mux14~2_combout\ : std_logic;
SIGNAL \alu_main|Mux14~3_combout\ : std_logic;
SIGNAL \alu_main|Mux14~1_combout\ : std_logic;
SIGNAL \alu_main|Mux14~4_combout\ : std_logic;
SIGNAL \alu_main|Mux14~6_combout\ : std_logic;
SIGNAL \mux_alu|output[14]~60_combout\ : std_logic;
SIGNAL \alu_main|Add0~58\ : std_logic;
SIGNAL \alu_main|Add0~61_sumout\ : std_logic;
SIGNAL \alu_main|Mux15~5_combout\ : std_logic;
SIGNAL \alu_main|Result~11_combout\ : std_logic;
SIGNAL \alu_main|Mux15~0_combout\ : std_logic;
SIGNAL \alu_main|Mux15~2_combout\ : std_logic;
SIGNAL \alu_main|Mux15~3_combout\ : std_logic;
SIGNAL \alu_main|Mux15~1_combout\ : std_logic;
SIGNAL \alu_main|Mux15~4_combout\ : std_logic;
SIGNAL \alu_main|Mux15~6_combout\ : std_logic;
SIGNAL \mux_jal|output[15]~15_combout\ : std_logic;
SIGNAL \reg_file|registers[9][15]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~170_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~172_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~171_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~173_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~174_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~166_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~168_combout\ : std_logic;
SIGNAL \reg_file|registers[16][15]~DUPLICATE_q\ : std_logic;
SIGNAL \sreaddata2_IDEX~165_combout\ : std_logic;
SIGNAL \reg_file|registers[18][15]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~167_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~169_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~175_combout\ : std_logic;
SIGNAL \spc_MEMWB[14]~DUPLICATE_q\ : std_logic;
SIGNAL \mux_jal|output[14]~14_combout\ : std_logic;
SIGNAL \reg_file|registers[31][14]~q\ : std_logic;
SIGNAL \reg_file|registers[27][14]~DUPLICATE_q\ : std_logic;
SIGNAL \sreaddata2_IDEX~157_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~154_combout\ : std_logic;
SIGNAL \reg_file|registers[26][14]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~156_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~155_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~158_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~161_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~162_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~160_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~159_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~163_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~164_combout\ : std_logic;
SIGNAL \mux_jal|output[13]~13_combout\ : std_logic;
SIGNAL \reg_file|registers[15][13]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~150_combout\ : std_logic;
SIGNAL \reg_file|registers[8][13]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~148_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~149_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~151_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~152_combout\ : std_logic;
SIGNAL \reg_file|registers[21][13]~DUPLICATE_q\ : std_logic;
SIGNAL \sreaddata2_IDEX~144_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~143_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~145_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~146_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~147_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~153_combout\ : std_logic;
SIGNAL \forward|Mux3~1_combout\ : std_logic;
SIGNAL \alu_main|Result~12_combout\ : std_logic;
SIGNAL \alu_main|Mux28~1_combout\ : std_logic;
SIGNAL \forward|Mux3~2_combout\ : std_logic;
SIGNAL \alu_main|Add0~110\ : std_logic;
SIGNAL \alu_main|Add0~113_sumout\ : std_logic;
SIGNAL \alu_main|Mux28~16_combout\ : std_logic;
SIGNAL \alu_main|Mux28~5_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft0~42_combout\ : std_logic;
SIGNAL \alu_main|Mux28~11_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft1~43_combout\ : std_logic;
SIGNAL \alu_main|Mux28~6_combout\ : std_logic;
SIGNAL \alu_main|Mux28~9_combout\ : std_logic;
SIGNAL \alu_main|Mux28~10_combout\ : std_logic;
SIGNAL \alu_main|Mux28~14_combout\ : std_logic;
SIGNAL \alu_main|Mux28~17_combout\ : std_logic;
SIGNAL \mux_jal|output[28]~28_combout\ : std_logic;
SIGNAL \mux_alu|output[28]~52_combout\ : std_logic;
SIGNAL \mux_alu|output[28]~51_combout\ : std_logic;
SIGNAL \mux_alu|output[28]~53_combout\ : std_logic;
SIGNAL \alu_main|Mux29~1_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft0~43_combout\ : std_logic;
SIGNAL \alu_main|Mux29~5_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft1~44_combout\ : std_logic;
SIGNAL \alu_main|Mux29~2_combout\ : std_logic;
SIGNAL \alu_main|Mux29~3_combout\ : std_logic;
SIGNAL \alu_main|Mux29~4_combout\ : std_logic;
SIGNAL \alu_main|Mux29~6_combout\ : std_logic;
SIGNAL \alu_main|Mux29~0_combout\ : std_logic;
SIGNAL \forward|Mux2~1_combout\ : std_logic;
SIGNAL \alu_main|Add0~114\ : std_logic;
SIGNAL \alu_main|Add0~117_sumout\ : std_logic;
SIGNAL \alu_main|Mux29~7_combout\ : std_logic;
SIGNAL \alu_main|Mux29~8_combout\ : std_logic;
SIGNAL \smemreaddata_MEMWB[29]~feeder_combout\ : std_logic;
SIGNAL \mux_jal|output[29]~29_combout\ : std_logic;
SIGNAL \reg_file|registers[29][29]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~320_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~319_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~322_combout\ : std_logic;
SIGNAL \reg_file|registers[26][29]~DUPLICATE_q\ : std_logic;
SIGNAL \sreaddata1_IDEX~321_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~323_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~325_combout\ : std_logic;
SIGNAL \reg_file|registers[15][29]~DUPLICATE_q\ : std_logic;
SIGNAL \sreaddata1_IDEX~326_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~324_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~327_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~328_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~329_combout\ : std_logic;
SIGNAL \alu_main|Add0~118\ : std_logic;
SIGNAL \alu_main|Add0~121_sumout\ : std_logic;
SIGNAL \alu_main|Mux30~7_combout\ : std_logic;
SIGNAL \alu_main|Result~14_combout\ : std_logic;
SIGNAL \alu_main|Mux30~0_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft0~44_combout\ : std_logic;
SIGNAL \alu_main|Mux30~5_combout\ : std_logic;
SIGNAL \alu_main|Mux30~1_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft1~45_combout\ : std_logic;
SIGNAL \alu_main|Mux30~2_combout\ : std_logic;
SIGNAL \alu_main|Mux30~3_combout\ : std_logic;
SIGNAL \alu_main|Mux30~4_combout\ : std_logic;
SIGNAL \alu_main|Mux30~6_combout\ : std_logic;
SIGNAL \alu_main|Mux30~8_combout\ : std_logic;
SIGNAL \mux_jal|output[30]~30_combout\ : std_logic;
SIGNAL \reg_file|registers[12][30]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~337_combout\ : std_logic;
SIGNAL \reg_file|registers[2][30]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|registers[3][30]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~336_combout\ : std_logic;
SIGNAL \reg_file|registers[5][30]~DUPLICATE_q\ : std_logic;
SIGNAL \sreaddata2_IDEX~338_combout\ : std_logic;
SIGNAL \reg_file|registers[9][30]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|registers[8][30]~q\ : std_logic;
SIGNAL \reg_file|registers[11][30]~DUPLICATE_q\ : std_logic;
SIGNAL \sreaddata2_IDEX~335_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~339_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~330_combout\ : std_logic;
SIGNAL \reg_file|registers[21][30]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~331_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~333_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~332_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~334_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~340_combout\ : std_logic;
SIGNAL \mux_alu|output[30]~55_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight0~3_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight0~38_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft0~19_combout\ : std_logic;
SIGNAL \alu_main|Mux24~0_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight1~38_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft1~20_combout\ : std_logic;
SIGNAL \alu_main|Mux24~1_combout\ : std_logic;
SIGNAL \alu_main|Mux24~2_combout\ : std_logic;
SIGNAL \alu_main|Mux24~3_combout\ : std_logic;
SIGNAL \forward|Mux7~0_combout\ : std_logic;
SIGNAL \forward|Mux7~1_combout\ : std_logic;
SIGNAL \alu_main|Add0~94\ : std_logic;
SIGNAL \alu_main|Add0~97_sumout\ : std_logic;
SIGNAL \alu_main|Mux24~4_combout\ : std_logic;
SIGNAL \alu_main|Mux24~5_combout\ : std_logic;
SIGNAL \mux_alu|output[24]~61_combout\ : std_logic;
SIGNAL \alu_main|Add0~98\ : std_logic;
SIGNAL \alu_main|Add0~102\ : std_logic;
SIGNAL \alu_main|Add0~105_sumout\ : std_logic;
SIGNAL \alu_main|Mux26~10_combout\ : std_logic;
SIGNAL \alu_main|Mux26~6_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight0~40_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft0~23_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight1~40_combout\ : std_logic;
SIGNAL \alu_main|Mux26~7_combout\ : std_logic;
SIGNAL \alu_main|Mux26~8_combout\ : std_logic;
SIGNAL \alu_main|Mux26~9_combout\ : std_logic;
SIGNAL \alu_main|Mux26~11_combout\ : std_logic;
SIGNAL \mux_alu|output[26]~49_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight1~2_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight1~4_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight0~7_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight0~6_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight0~5_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight0~9_combout\ : std_logic;
SIGNAL \alu_main|Mux0~1_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight1~5_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight1~7_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight1~6_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight1~9_combout\ : std_logic;
SIGNAL \alu_main|Mux0~7_combout\ : std_logic;
SIGNAL \alu_main|Mux0~3_combout\ : std_logic;
SIGNAL \forward|Mux6~0_combout\ : std_logic;
SIGNAL \alu_main|LessThan0~37_combout\ : std_logic;
SIGNAL \alu_main|LessThan0~31_combout\ : std_logic;
SIGNAL \alu_main|LessThan0~38_combout\ : std_logic;
SIGNAL \alu_main|LessThan0~36_combout\ : std_logic;
SIGNAL \alu_main|LessThan0~32_combout\ : std_logic;
SIGNAL \alu_main|LessThan0~39_combout\ : std_logic;
SIGNAL \alu_main|LessThan0~33_combout\ : std_logic;
SIGNAL \alu_main|LessThan0~40_combout\ : std_logic;
SIGNAL \alu_main|LessThan0~12_combout\ : std_logic;
SIGNAL \alu_main|LessThan0~6_combout\ : std_logic;
SIGNAL \alu_main|LessThan0~7_combout\ : std_logic;
SIGNAL \alu_main|LessThan0~5_combout\ : std_logic;
SIGNAL \alu_main|LessThan0~8_combout\ : std_logic;
SIGNAL \alu_main|LessThan0~4_combout\ : std_logic;
SIGNAL \alu_main|LessThan0~13_combout\ : std_logic;
SIGNAL \alu_main|LessThan0~15_combout\ : std_logic;
SIGNAL \alu_main|LessThan0~16_combout\ : std_logic;
SIGNAL \alu_main|LessThan0~14_combout\ : std_logic;
SIGNAL \alu_main|LessThan0~17_combout\ : std_logic;
SIGNAL \alu_main|LessThan0~23_combout\ : std_logic;
SIGNAL \alu_main|LessThan0~20_combout\ : std_logic;
SIGNAL \alu_main|LessThan0~19_combout\ : std_logic;
SIGNAL \alu_main|LessThan0~21_combout\ : std_logic;
SIGNAL \alu_main|LessThan0~18_combout\ : std_logic;
SIGNAL \alu_main|LessThan0~22_combout\ : std_logic;
SIGNAL \alu_main|LessThan0~24_combout\ : std_logic;
SIGNAL \alu_main|LessThan0~34_combout\ : std_logic;
SIGNAL \alu_main|LessThan0~1_combout\ : std_logic;
SIGNAL \alu_main|LessThan0~2_combout\ : std_logic;
SIGNAL \alu_main|LessThan0~3_combout\ : std_logic;
SIGNAL \alu_main|LessThan0~0_combout\ : std_logic;
SIGNAL \alu_main|LessThan0~9_combout\ : std_logic;
SIGNAL \alu_main|LessThan0~10_combout\ : std_logic;
SIGNAL \alu_main|LessThan0~11_combout\ : std_logic;
SIGNAL \alu_main|LessThan0~26_combout\ : std_logic;
SIGNAL \alu_main|LessThan0~27_combout\ : std_logic;
SIGNAL \alu_main|LessThan0~28_combout\ : std_logic;
SIGNAL \alu_main|LessThan0~29_combout\ : std_logic;
SIGNAL \alu_main|LessThan0~25_combout\ : std_logic;
SIGNAL \alu_main|LessThan0~30_combout\ : std_logic;
SIGNAL \alu_main|LessThan0~35_combout\ : std_logic;
SIGNAL \alu_main|Mux0~4_combout\ : std_logic;
SIGNAL \alu_main|Mux0~5_combout\ : std_logic;
SIGNAL \alu_main|Mux0~6_combout\ : std_logic;
SIGNAL \reg_file|registers[10][0]~q\ : std_logic;
SIGNAL \reg_file|registers[9][0]~q\ : std_logic;
SIGNAL \reg_file|registers[11][0]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[11][0]~q\ : std_logic;
SIGNAL \reg_file|registers[8][0]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~5_combout\ : std_logic;
SIGNAL \reg_file|registers[7][0]~q\ : std_logic;
SIGNAL \reg_file|registers[6][0]~q\ : std_logic;
SIGNAL \reg_file|registers[5][0]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[5][0]~q\ : std_logic;
SIGNAL \reg_file|registers[4][0]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[4][0]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~8_combout\ : std_logic;
SIGNAL \reg_file|registers[13][0]~q\ : std_logic;
SIGNAL \reg_file|registers[14][0]~q\ : std_logic;
SIGNAL \reg_file|registers[12][0]~q\ : std_logic;
SIGNAL \reg_file|registers[15][0]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~7_combout\ : std_logic;
SIGNAL \reg_file|registers[3][0]~q\ : std_logic;
SIGNAL \reg_file|registers[2][0]~q\ : std_logic;
SIGNAL \reg_file|registers[0][0]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[0][0]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~6_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~9_combout\ : std_logic;
SIGNAL \reg_file|registers[21][0]~q\ : std_logic;
SIGNAL \reg_file|registers[25][0]~q\ : std_logic;
SIGNAL \reg_file|registers[29][0]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[29][0]~q\ : std_logic;
SIGNAL \reg_file|registers[17][0]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~1_combout\ : std_logic;
SIGNAL \reg_file|registers[30][0]~q\ : std_logic;
SIGNAL \reg_file|registers[26][0]~q\ : std_logic;
SIGNAL \reg_file|registers[18][0]~q\ : std_logic;
SIGNAL \reg_file|registers[22][0]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[22][0]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~2_combout\ : std_logic;
SIGNAL \reg_file|registers[20][0]~q\ : std_logic;
SIGNAL \reg_file|registers[28][0]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[28][0]~q\ : std_logic;
SIGNAL \reg_file|registers[16][0]~q\ : std_logic;
SIGNAL \reg_file|registers[24][0]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[24][0]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~0_combout\ : std_logic;
SIGNAL \reg_file|registers[19][0]~q\ : std_logic;
SIGNAL \reg_file|registers[23][0]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[23][0]~q\ : std_logic;
SIGNAL \reg_file|registers[27][0]~q\ : std_logic;
SIGNAL \reg_file|registers[31][0]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~3_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~4_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~10_combout\ : std_logic;
SIGNAL \forward|Mux31~0_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft1~15_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft1~24_combout\ : std_logic;
SIGNAL \alu_main|Mux10~6_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight1~23_combout\ : std_logic;
SIGNAL \alu_main|Mux10~0_combout\ : std_logic;
SIGNAL \alu_main|Mux10~1_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight0~23_combout\ : std_logic;
SIGNAL \alu_main|Mux10~2_combout\ : std_logic;
SIGNAL \alu_main|Mux10~4_combout\ : std_logic;
SIGNAL \alu_main|Mux10~5_combout\ : std_logic;
SIGNAL \alu_main|Mux10~7_combout\ : std_logic;
SIGNAL \smemreaddata_MEMWB[10]~feeder_combout\ : std_logic;
SIGNAL \spc_EXMEM[10]~feeder_combout\ : std_logic;
SIGNAL \spc_MEMWB[10]~DUPLICATE_q\ : std_logic;
SIGNAL \mux_jal|output[10]~10_combout\ : std_logic;
SIGNAL \reg_file|registers[18][10]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[18][10]~q\ : std_logic;
SIGNAL \reg_file|registers[30][10]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~112_combout\ : std_logic;
SIGNAL \reg_file|registers[21][10]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~111_combout\ : std_logic;
SIGNAL \reg_file|registers[27][10]~DUPLICATE_q\ : std_logic;
SIGNAL \sreaddata1_IDEX~113_combout\ : std_logic;
SIGNAL \reg_file|registers[20][10]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~110_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~114_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~116_combout\ : std_logic;
SIGNAL \reg_file|registers[9][10]~DUPLICATE_q\ : std_logic;
SIGNAL \sreaddata1_IDEX~115_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~117_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~118_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~119_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~120_combout\ : std_logic;
SIGNAL \sreaddata1_EXMEM[10]~feeder_combout\ : std_logic;
SIGNAL \mux_pc|output[10]~20_combout\ : std_logic;
SIGNAL \Add0~33_sumout\ : std_logic;
SIGNAL \spc_IDEX[10]~feeder_combout\ : std_logic;
SIGNAL \alu_branch|Add0~34\ : std_logic;
SIGNAL \alu_branch|Add0~37_sumout\ : std_logic;
SIGNAL \mux_pc|output[11]~21_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX[11]~DUPLICATE_q\ : std_logic;
SIGNAL \mux_pc|output[11]~22_combout\ : std_logic;
SIGNAL \Add0~37_sumout\ : std_logic;
SIGNAL \alu_branch|Add0~38\ : std_logic;
SIGNAL \alu_branch|Add0~41_sumout\ : std_logic;
SIGNAL \mux_pc|output[12]~23_combout\ : std_logic;
SIGNAL \mux_pc|output[12]~24_combout\ : std_logic;
SIGNAL \Add0~41_sumout\ : std_logic;
SIGNAL \spc_IDEX[12]~DUPLICATE_q\ : std_logic;
SIGNAL \salumainresult_MEMWB[12]~feeder_combout\ : std_logic;
SIGNAL \mux_jal|output[12]~12_combout\ : std_logic;
SIGNAL \reg_file|registers[2][12]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~138_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~139_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~140_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~137_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~141_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~134_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~133_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~135_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~132_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~136_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~142_combout\ : std_logic;
SIGNAL \mux_jal|output[24]~24_combout\ : std_logic;
SIGNAL \reg_file|registers[21][24]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~265_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~264_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~267_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~266_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~268_combout\ : std_logic;
SIGNAL \reg_file|registers[5][24]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~272_combout\ : std_logic;
SIGNAL \reg_file|registers[10][24]~DUPLICATE_q\ : std_logic;
SIGNAL \sreaddata1_IDEX~269_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~270_combout\ : std_logic;
SIGNAL \reg_file|registers[14][24]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~271_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~273_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~274_combout\ : std_logic;
SIGNAL \alu_branch|Add0~86\ : std_logic;
SIGNAL \alu_branch|Add0~89_sumout\ : std_logic;
SIGNAL \mux_pc|output[24]~47_combout\ : std_logic;
SIGNAL \mux_pc|output[24]~48_combout\ : std_logic;
SIGNAL \Add0~89_sumout\ : std_logic;
SIGNAL \alu_branch|Add0~90\ : std_logic;
SIGNAL \alu_branch|Add0~93_sumout\ : std_logic;
SIGNAL \mux_pc|output[25]~49_combout\ : std_logic;
SIGNAL \mux_pc|output[25]~50_combout\ : std_logic;
SIGNAL \Add0~93_sumout\ : std_logic;
SIGNAL \alu_branch|Add0~94\ : std_logic;
SIGNAL \alu_branch|Add0~97_sumout\ : std_logic;
SIGNAL \mux_pc|output[26]~51_combout\ : std_logic;
SIGNAL \mux_pc|output[26]~52_combout\ : std_logic;
SIGNAL \Add0~97_sumout\ : std_logic;
SIGNAL \mux_jal|output[26]~26_combout\ : std_logic;
SIGNAL \reg_file|registers[16][26]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~286_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~288_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~289_combout\ : std_logic;
SIGNAL \reg_file|registers[21][26]~DUPLICATE_q\ : std_logic;
SIGNAL \sreaddata1_IDEX~287_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~290_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~292_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~294_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~293_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~291_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~295_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~296_combout\ : std_logic;
SIGNAL \alu_main|Add0~106\ : std_logic;
SIGNAL \alu_main|Add0~109_sumout\ : std_logic;
SIGNAL \alu_main|Mux27~4_combout\ : std_logic;
SIGNAL \alu_main|Mux27~0_combout\ : std_logic;
SIGNAL \alu_main|Mux27~1_combout\ : std_logic;
SIGNAL \alu_main|Mux27~2_combout\ : std_logic;
SIGNAL \alu_main|Mux27~3_combout\ : std_logic;
SIGNAL \alu_main|Mux27~5_combout\ : std_logic;
SIGNAL \mux_jal|output[27]~27_combout\ : std_logic;
SIGNAL \reg_file|registers[1][27]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~303_combout\ : std_logic;
SIGNAL \reg_file|registers[9][27]~DUPLICATE_q\ : std_logic;
SIGNAL \sreaddata1_IDEX~302_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~304_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~305_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~306_combout\ : std_logic;
SIGNAL \reg_file|registers[16][27]~DUPLICATE_q\ : std_logic;
SIGNAL \sreaddata1_IDEX~297_combout\ : std_logic;
SIGNAL \reg_file|registers[17][27]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|registers[29][27]~DUPLICATE_q\ : std_logic;
SIGNAL \sreaddata1_IDEX~298_combout\ : std_logic;
SIGNAL \reg_file|registers[26][27]~DUPLICATE_q\ : std_logic;
SIGNAL \sreaddata1_IDEX~299_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~300_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~301_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~307_combout\ : std_logic;
SIGNAL \forward|Mux4~0_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft1~4_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft1~3_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft1~5_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft1~2_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft1~6_combout\ : std_logic;
SIGNAL \alu_main|Mux1~1_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft0~21_combout\ : std_logic;
SIGNAL \alu_main|Mux9~3_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft1~22_combout\ : std_logic;
SIGNAL \alu_main|Mux9~6_combout\ : std_logic;
SIGNAL \alu_main|Mux9~0_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight1~39_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight0~39_combout\ : std_logic;
SIGNAL \alu_main|Mux9~1_combout\ : std_logic;
SIGNAL \alu_main|Mux9~2_combout\ : std_logic;
SIGNAL \alu_main|Mux9~4_combout\ : std_logic;
SIGNAL \alu_main|Mux9~5_combout\ : std_logic;
SIGNAL \alu_main|Mux9~7_combout\ : std_logic;
SIGNAL \mux_jal|output[9]~9_combout\ : std_logic;
SIGNAL \reg_file|registers[22][9]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~101_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~102_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~100_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~99_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~103_combout\ : std_logic;
SIGNAL \reg_file|registers[15][9]~DUPLICATE_q\ : std_logic;
SIGNAL \sreaddata2_IDEX~106_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~104_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~105_combout\ : std_logic;
SIGNAL \reg_file|registers[4][9]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|registers[6][9]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~107_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~108_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~109_combout\ : std_logic;
SIGNAL \sreaddata2_EXMEM[9]~feeder_combout\ : std_logic;
SIGNAL \smemreaddata_MEMWB[2]~feeder_combout\ : std_logic;
SIGNAL \mux_jal|output[2]~2_combout\ : std_logic;
SIGNAL \reg_file|registers[20][2]~DUPLICATE_q\ : std_logic;
SIGNAL \sreaddata2_IDEX~22_combout\ : std_logic;
SIGNAL \reg_file|registers[19][2]~DUPLICATE_q\ : std_logic;
SIGNAL \sreaddata2_IDEX~25_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~23_combout\ : std_logic;
SIGNAL \reg_file|registers[30][2]~DUPLICATE_q\ : std_logic;
SIGNAL \sreaddata2_IDEX~24_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~26_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~30_combout\ : std_logic;
SIGNAL \reg_file|registers[15][2]~DUPLICATE_q\ : std_logic;
SIGNAL \sreaddata2_IDEX~29_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~28_combout\ : std_logic;
SIGNAL \reg_file|registers[10][2]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~27_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~31_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~32_combout\ : std_logic;
SIGNAL \mux_jal|output[7]~7_combout\ : std_logic;
SIGNAL \mux_alu|output[7]~17_combout\ : std_logic;
SIGNAL \alu_main|Add0~29_sumout\ : std_logic;
SIGNAL \alu_main|Result~3_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight0~32_combout\ : std_logic;
SIGNAL \alu_main|Mux7~2_combout\ : std_logic;
SIGNAL \alu_main|Mux7~3_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight1~32_combout\ : std_logic;
SIGNAL \alu_main|Mux7~0_combout\ : std_logic;
SIGNAL \alu_main|Mux7~1_combout\ : std_logic;
SIGNAL \alu_main|Mux7~4_combout\ : std_logic;
SIGNAL \alu_main|Mux7~5_combout\ : std_logic;
SIGNAL \alu_main|Mux7~6_combout\ : std_logic;
SIGNAL \mux_jal|output[4]~4_combout\ : std_logic;
SIGNAL \reg_file|registers[15][4]~q\ : std_logic;
SIGNAL \reg_file|registers[13][4]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[13][4]~q\ : std_logic;
SIGNAL \reg_file|registers[14][4]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|registers[12][4]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[12][4]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~51_combout\ : std_logic;
SIGNAL \reg_file|registers[11][4]~q\ : std_logic;
SIGNAL \reg_file|registers[10][4]~q\ : std_logic;
SIGNAL \reg_file|registers[9][4]~q\ : std_logic;
SIGNAL \reg_file|registers[8][4]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~49_combout\ : std_logic;
SIGNAL \reg_file|registers[6][4]~q\ : std_logic;
SIGNAL \reg_file|registers[4][4]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[4][4]~q\ : std_logic;
SIGNAL \reg_file|registers[7][4]~q\ : std_logic;
SIGNAL \reg_file|registers[5][4]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~52_combout\ : std_logic;
SIGNAL \reg_file|registers[0][4]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[0][4]~q\ : std_logic;
SIGNAL \reg_file|registers[2][4]~q\ : std_logic;
SIGNAL \reg_file|registers[3][4]~q\ : std_logic;
SIGNAL \reg_file|registers[1][4]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~50_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~53_combout\ : std_logic;
SIGNAL \reg_file|registers[17][4]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[17][4]~q\ : std_logic;
SIGNAL \reg_file|registers[25][4]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[25][4]~q\ : std_logic;
SIGNAL \reg_file|registers[29][4]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[29][4]~q\ : std_logic;
SIGNAL \reg_file|registers[21][4]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~45_combout\ : std_logic;
SIGNAL \reg_file|registers[24][4]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[24][4]~q\ : std_logic;
SIGNAL \reg_file|registers[20][4]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|registers[28][4]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[28][4]~q\ : std_logic;
SIGNAL \reg_file|registers[16][4]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~44_combout\ : std_logic;
SIGNAL \reg_file|registers[23][4]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[23][4]~q\ : std_logic;
SIGNAL \reg_file|registers[27][4]~q\ : std_logic;
SIGNAL \reg_file|registers[19][4]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[19][4]~q\ : std_logic;
SIGNAL \reg_file|registers[31][4]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~47_combout\ : std_logic;
SIGNAL \reg_file|registers[30][4]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[30][4]~q\ : std_logic;
SIGNAL \reg_file|registers[26][4]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[26][4]~q\ : std_logic;
SIGNAL \reg_file|registers[22][4]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[22][4]~q\ : std_logic;
SIGNAL \reg_file|registers[18][4]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~46_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~48_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~54_combout\ : std_logic;
SIGNAL \mux_alu|output[4]~11_combout\ : std_logic;
SIGNAL \alu_main|Add0~6\ : std_logic;
SIGNAL \alu_main|Add0~10\ : std_logic;
SIGNAL \alu_main|Add0~14\ : std_logic;
SIGNAL \alu_main|Add0~18\ : std_logic;
SIGNAL \alu_main|Add0~22\ : std_logic;
SIGNAL \alu_main|Add0~25_sumout\ : std_logic;
SIGNAL \alu_main|Mux6~3_combout\ : std_logic;
SIGNAL \alu_main|Mux6~5_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight0~24_combout\ : std_logic;
SIGNAL \alu_main|Mux6~2_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight1~24_combout\ : std_logic;
SIGNAL \alu_main|Mux6~0_combout\ : std_logic;
SIGNAL \alu_main|Mux6~1_combout\ : std_logic;
SIGNAL \alu_main|Mux6~4_combout\ : std_logic;
SIGNAL \alu_main|Mux6~6_combout\ : std_logic;
SIGNAL \mux_jal|output[5]~5_combout\ : std_logic;
SIGNAL \reg_file|registers[13][5]~q\ : std_logic;
SIGNAL \reg_file|registers[12][5]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[12][5]~q\ : std_logic;
SIGNAL \reg_file|registers[14][5]~q\ : std_logic;
SIGNAL \reg_file|registers[15][5]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~62_combout\ : std_logic;
SIGNAL \reg_file|registers[10][5]~q\ : std_logic;
SIGNAL \reg_file|registers[9][5]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[9][5]~q\ : std_logic;
SIGNAL \reg_file|registers[8][5]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[8][5]~q\ : std_logic;
SIGNAL \reg_file|registers[11][5]~DUPLICATE_q\ : std_logic;
SIGNAL \sreaddata2_IDEX~60_combout\ : std_logic;
SIGNAL \reg_file|registers[5][5]~q\ : std_logic;
SIGNAL \reg_file|registers[4][5]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[4][5]~q\ : std_logic;
SIGNAL \reg_file|registers[6][5]~q\ : std_logic;
SIGNAL \reg_file|registers[7][5]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~63_combout\ : std_logic;
SIGNAL \reg_file|registers[0][5]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[0][5]~q\ : std_logic;
SIGNAL \reg_file|registers[2][5]~q\ : std_logic;
SIGNAL \reg_file|registers[1][5]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[1][5]~q\ : std_logic;
SIGNAL \reg_file|registers[3][5]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~61_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~64_combout\ : std_logic;
SIGNAL \reg_file|registers[28][5]~q\ : std_logic;
SIGNAL \reg_file|registers[20][5]~q\ : std_logic;
SIGNAL \reg_file|registers[16][5]~q\ : std_logic;
SIGNAL \reg_file|registers[24][5]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~55_combout\ : std_logic;
SIGNAL \reg_file|registers[30][5]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|registers[18][5]~q\ : std_logic;
SIGNAL \reg_file|registers[26][5]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[26][5]~q\ : std_logic;
SIGNAL \reg_file|registers[22][5]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[22][5]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~57_combout\ : std_logic;
SIGNAL \reg_file|registers[23][5]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[23][5]~q\ : std_logic;
SIGNAL \reg_file|registers[19][5]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[19][5]~q\ : std_logic;
SIGNAL \reg_file|registers[31][5]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[31][5]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|registers[27][5]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[27][5]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~58_combout\ : std_logic;
SIGNAL \reg_file|registers[29][5]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[29][5]~q\ : std_logic;
SIGNAL \reg_file|registers[17][5]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[17][5]~q\ : std_logic;
SIGNAL \reg_file|registers[25][5]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[25][5]~q\ : std_logic;
SIGNAL \reg_file|registers[21][5]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[21][5]~DUPLICATE_q\ : std_logic;
SIGNAL \sreaddata2_IDEX~56_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~59_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~65_combout\ : std_logic;
SIGNAL \mux_alu|output[5]~13_combout\ : std_logic;
SIGNAL \alu_main|Add0~21_sumout\ : std_logic;
SIGNAL \alu_main|Result~1_combout\ : std_logic;
SIGNAL \alu_main|Mux5~3_combout\ : std_logic;
SIGNAL \alu_main|Mux5~5_combout\ : std_logic;
SIGNAL \alu_main|Mux5~2_combout\ : std_logic;
SIGNAL \alu_main|Mux5~0_combout\ : std_logic;
SIGNAL \alu_main|Mux5~1_combout\ : std_logic;
SIGNAL \alu_main|Mux5~4_combout\ : std_logic;
SIGNAL \alu_main|Mux5~6_combout\ : std_logic;
SIGNAL \mux_jal|output[3]~3_combout\ : std_logic;
SIGNAL \reg_file|registers[8][3]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~38_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~40_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~39_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~41_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~42_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~36_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~35_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~33_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~34_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~37_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~43_combout\ : std_logic;
SIGNAL \forward|Mux28~0_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft1~12_combout\ : std_logic;
SIGNAL \alu_main|Mux4~3_combout\ : std_logic;
SIGNAL \alu_main|Mux4~5_combout\ : std_logic;
SIGNAL \alu_main|Result~0_combout\ : std_logic;
SIGNAL \alu_main|Add0~17_sumout\ : std_logic;
SIGNAL \alu_main|Mux4~2_combout\ : std_logic;
SIGNAL \alu_main|Mux4~0_combout\ : std_logic;
SIGNAL \alu_main|Mux4~1_combout\ : std_logic;
SIGNAL \alu_main|Mux4~4_combout\ : std_logic;
SIGNAL \alu_main|Mux4~6_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~45_combout\ : std_logic;
SIGNAL \reg_file|registers[20][4]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~44_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~47_combout\ : std_logic;
SIGNAL \reg_file|registers[30][4]~DUPLICATE_q\ : std_logic;
SIGNAL \sreaddata1_IDEX~46_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~48_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~52_combout\ : std_logic;
SIGNAL \reg_file|registers[10][4]~DUPLICATE_q\ : std_logic;
SIGNAL \sreaddata1_IDEX~49_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~50_combout\ : std_logic;
SIGNAL \reg_file|registers[14][4]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~51_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~53_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~54_combout\ : std_logic;
SIGNAL \forward|Mux27~0_combout\ : std_logic;
SIGNAL \alu_main|Mux26~3_combout\ : std_logic;
SIGNAL \alu_main|Mux25~1_combout\ : std_logic;
SIGNAL \alu_main|Mux25~2_combout\ : std_logic;
SIGNAL \alu_main|Mux25~0_combout\ : std_logic;
SIGNAL \alu_main|Mux25~3_combout\ : std_logic;
SIGNAL \alu_main|Add0~101_sumout\ : std_logic;
SIGNAL \alu_main|Mux25~4_combout\ : std_logic;
SIGNAL \alu_main|Mux25~5_combout\ : std_logic;
SIGNAL \salumainresult_MEMWB[25]~feeder_combout\ : std_logic;
SIGNAL \spc_EXMEM[25]~feeder_combout\ : std_logic;
SIGNAL \spc_MEMWB[25]~feeder_combout\ : std_logic;
SIGNAL \mux_jal|output[25]~25_combout\ : std_logic;
SIGNAL \reg_file|registers[15][25]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[15][25]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~282_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~280_combout\ : std_logic;
SIGNAL \reg_file|registers[7][25]~DUPLICATE_q\ : std_logic;
SIGNAL \sreaddata2_IDEX~283_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~281_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~284_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~275_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~276_combout\ : std_logic;
SIGNAL \reg_file|registers[18][25]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~277_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~278_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~279_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~285_combout\ : std_logic;
SIGNAL \mux_alu|output[25]~48_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight0~27_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight0~30_combout\ : std_logic;
SIGNAL \alu_main|Mux3~2_combout\ : std_logic;
SIGNAL \alu_main|Mux3~1_combout\ : std_logic;
SIGNAL \alu_main|Mux3~3_combout\ : std_logic;
SIGNAL \alu_main|Mux3~4_combout\ : std_logic;
SIGNAL \alu_main|Mux3~6_combout\ : std_logic;
SIGNAL \alu_main|Add0~13_sumout\ : std_logic;
SIGNAL \alu_main|Mux3~0_combout\ : std_logic;
SIGNAL \alu_main|Mux3~5_combout\ : std_logic;
SIGNAL \smemreaddata_MEMWB[1]~feeder_combout\ : std_logic;
SIGNAL \mux_pc|output[0]~0_combout\ : std_logic;
SIGNAL \mux_pc|output[1]~2_combout\ : std_logic;
SIGNAL \spc_MEMWB[1]~feeder_combout\ : std_logic;
SIGNAL \mux_jal|output[1]~1_combout\ : std_logic;
SIGNAL \reg_file|registers[3][1]~q\ : std_logic;
SIGNAL \reg_file|registers[0][1]~DUPLICATE_q\ : std_logic;
SIGNAL \sreaddata1_IDEX~17_combout\ : std_logic;
SIGNAL \reg_file|registers[5][1]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|registers[6][1]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~19_combout\ : std_logic;
SIGNAL \reg_file|registers[9][1]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~16_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~18_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~20_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~13_combout\ : std_logic;
SIGNAL \reg_file|registers[28][1]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~11_combout\ : std_logic;
SIGNAL \reg_file|registers[17][1]~DUPLICATE_q\ : std_logic;
SIGNAL \sreaddata1_IDEX~12_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~14_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~15_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~21_combout\ : std_logic;
SIGNAL \forward|Mux30~0_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft1~9_combout\ : std_logic;
SIGNAL \alu_main|Mux2~1_combout\ : std_logic;
SIGNAL \alu_main|Mux2~0_combout\ : std_logic;
SIGNAL \alu_main|Mux1~20_combout\ : std_logic;
SIGNAL \alu_main|Mux2~2_combout\ : std_logic;
SIGNAL \alu_main|Mux2~4_combout\ : std_logic;
SIGNAL \alu_main|Mux2~5_combout\ : std_logic;
SIGNAL \alu_main|Mux2~6_combout\ : std_logic;
SIGNAL \alu_main|Mux2~7_combout\ : std_logic;
SIGNAL \alu_main|Add0~9_sumout\ : std_logic;
SIGNAL \alu_main|Mux2~3_combout\ : std_logic;
SIGNAL \alu_main|Mux2~8_combout\ : std_logic;
SIGNAL \mux_jal|output[0]~0_combout\ : std_logic;
SIGNAL \reg_file|registers[1][0]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[1][0]~q\ : std_logic;
SIGNAL \sreaddata2_IDEX~6_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~8_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~7_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~5_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~9_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~1_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~2_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~0_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~3_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~4_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX~10_combout\ : std_logic;
SIGNAL \spc_EXMEM[8]~feeder_combout\ : std_logic;
SIGNAL \mux_jal|output[8]~8_combout\ : std_logic;
SIGNAL \forward|Mux23~0_combout\ : std_logic;
SIGNAL \alu_main|Result~4_combout\ : std_logic;
SIGNAL \alu_main|Add0~33_sumout\ : std_logic;
SIGNAL \alu_main|Mux8~5_combout\ : std_logic;
SIGNAL \alu_main|Mux8~8_combout\ : std_logic;
SIGNAL \alu_main|Mux8~2_combout\ : std_logic;
SIGNAL \alu_main|Mux8~0_combout\ : std_logic;
SIGNAL \alu_main|Mux8~4_combout\ : std_logic;
SIGNAL \alu_main|Mux8~6_combout\ : std_logic;
SIGNAL \alu_main|Mux8~7_combout\ : std_logic;
SIGNAL \alu_main|Mux8~9_combout\ : std_logic;
SIGNAL \alu_main|Equal0~1_combout\ : std_logic;
SIGNAL \alu_main|Equal0~3_combout\ : std_logic;
SIGNAL \alu_main|Equal0~5_combout\ : std_logic;
SIGNAL \alu_main|Equal0~2_combout\ : std_logic;
SIGNAL \alu_main|Equal0~4_combout\ : std_logic;
SIGNAL \alu_main|Equal0~0_combout\ : std_logic;
SIGNAL \alu_main|Equal0~6_combout\ : std_logic;
SIGNAL \salu_zero_EXMEM~q\ : std_logic;
SIGNAL \alu_branch|Add0~21_sumout\ : std_logic;
SIGNAL \mux_pc|output[7]~13_combout\ : std_logic;
SIGNAL \mux_pc|output[7]~14_combout\ : std_logic;
SIGNAL \sinstruction_IFID[28]~feeder_combout\ : std_logic;
SIGNAL \sinstruction_IFID[28]~DUPLICATE_q\ : std_logic;
SIGNAL \control|Mux5~0_combout\ : std_logic;
SIGNAL \sjal_IDEX~q\ : std_logic;
SIGNAL \sjal_EXMEM~q\ : std_logic;
SIGNAL \sjal_MEMWB~q\ : std_logic;
SIGNAL \mux_jal|output[6]~6_combout\ : std_logic;
SIGNAL \reg_file|registers[24][6]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[24][6]~q\ : std_logic;
SIGNAL \reg_file|registers[20][6]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~66_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~67_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~68_combout\ : std_logic;
SIGNAL \reg_file|registers[19][6]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~69_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~70_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~74_combout\ : std_logic;
SIGNAL \reg_file|registers[12][6]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~73_combout\ : std_logic;
SIGNAL \reg_file|registers[11][6]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~71_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~72_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~75_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~76_combout\ : std_logic;
SIGNAL \alu_branch|Add0~17_sumout\ : std_logic;
SIGNAL \mux_pc|output[6]~11_combout\ : std_logic;
SIGNAL \mux_pc|output[6]~12_combout\ : std_logic;
SIGNAL \reg_file|registers[21][5]~q\ : std_logic;
SIGNAL \reg_file|registers[17][5]~DUPLICATE_q\ : std_logic;
SIGNAL \sreaddata1_IDEX~56_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~55_combout\ : std_logic;
SIGNAL \reg_file|registers[23][5]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|registers[31][5]~q\ : std_logic;
SIGNAL \sreaddata1_IDEX~58_combout\ : std_logic;
SIGNAL \reg_file|registers[30][5]~q\ : std_logic;
SIGNAL \reg_file|registers[22][5]~DUPLICATE_q\ : std_logic;
SIGNAL \sreaddata1_IDEX~57_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~59_combout\ : std_logic;
SIGNAL \reg_file|registers[11][5]~q\ : std_logic;
SIGNAL \reg_file|registers[10][5]~DUPLICATE_q\ : std_logic;
SIGNAL \sreaddata1_IDEX~60_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~62_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~63_combout\ : std_logic;
SIGNAL \reg_file|registers[1][5]~DUPLICATE_q\ : std_logic;
SIGNAL \sreaddata1_IDEX~61_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~64_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX~65_combout\ : std_logic;
SIGNAL \alu_branch|Add0~13_sumout\ : std_logic;
SIGNAL \mux_pc|output[5]~9_combout\ : std_logic;
SIGNAL \mux_pc|output[5]~10_combout\ : std_logic;
SIGNAL \alu_branch|Add0~9_sumout\ : std_logic;
SIGNAL \mux_pc|output[4]~7_combout\ : std_logic;
SIGNAL \sreaddata1_EXMEM[4]~feeder_combout\ : std_logic;
SIGNAL \mux_pc|output[4]~8_combout\ : std_logic;
SIGNAL \control|Mux3~0_combout\ : std_logic;
SIGNAL \sjump_IDEX~q\ : std_logic;
SIGNAL \sjump_EXMEM~feeder_combout\ : std_logic;
SIGNAL \sjump_EXMEM~q\ : std_logic;
SIGNAL \alu_branch|Add0~5_sumout\ : std_logic;
SIGNAL \mux_pc|output[3]~5_combout\ : std_logic;
SIGNAL \mux_pc|output[3]~6_combout\ : std_logic;
SIGNAL \sinstruction_IFID[26]~DUPLICATE_q\ : std_logic;
SIGNAL \control|Mux10~0_combout\ : std_logic;
SIGNAL \sbne_IDEX~q\ : std_logic;
SIGNAL \sbne_EXMEM~q\ : std_logic;
SIGNAL \reset_stages~combout\ : std_logic;
SIGNAL \sbeq_EXMEM~q\ : std_logic;
SIGNAL \alu_branch|Add0~1_sumout\ : std_logic;
SIGNAL \mux_pc|output[2]~3_combout\ : std_logic;
SIGNAL \mux_pc|output[2]~4_combout\ : std_logic;
SIGNAL \control|Mux2~0_combout\ : std_logic;
SIGNAL \control|Jr~1_combout\ : std_logic;
SIGNAL \sjr_IDEX~q\ : std_logic;
SIGNAL \sjr_EXMEM~feeder_combout\ : std_logic;
SIGNAL \sjr_EXMEM~q\ : std_logic;
SIGNAL \sreaddata1_EXMEM[0]~feeder_combout\ : std_logic;
SIGNAL \mux_pc|output[0]~1_combout\ : std_logic;
SIGNAL \spc_IDEX[0]~feeder_combout\ : std_logic;
SIGNAL \spc_EXMEM[0]~feeder_combout\ : std_logic;
SIGNAL \spc_MEMWB[4]~DUPLICATE_q\ : std_logic;
SIGNAL \spc_MEMWB[5]~DUPLICATE_q\ : std_logic;
SIGNAL \spc_MEMWB[9]~DUPLICATE_q\ : std_logic;
SIGNAL \spc_MEMWB[22]~DUPLICATE_q\ : std_logic;
SIGNAL \spc_MEMWB[23]~DUPLICATE_q\ : std_logic;
SIGNAL \spc_MEMWB[31]~DUPLICATE_q\ : std_logic;
SIGNAL \sinstruction_MEMWB[0]~feeder_combout\ : std_logic;
SIGNAL \sinstruction_MEMWB[2]~feeder_combout\ : std_logic;
SIGNAL \sinstruction_MEMWB[3]~feeder_combout\ : std_logic;
SIGNAL \sinstruction_MEMWB[4]~feeder_combout\ : std_logic;
SIGNAL \sinstruction_MEMWB[5]~feeder_combout\ : std_logic;
SIGNAL \sinstruction_MEMWB[6]~feeder_combout\ : std_logic;
SIGNAL \sinstruction_MEMWB[8]~feeder_combout\ : std_logic;
SIGNAL \sinstruction_MEMWB[9]~feeder_combout\ : std_logic;
SIGNAL \sinstruction_MEMWB[10]~feeder_combout\ : std_logic;
SIGNAL \sinstruction_MEMWB[12]~feeder_combout\ : std_logic;
SIGNAL \sinstruction_MEMWB[13]~feeder_combout\ : std_logic;
SIGNAL \sinstruction_MEMWB[14]~feeder_combout\ : std_logic;
SIGNAL \sinstruction_MEMWB[15]~feeder_combout\ : std_logic;
SIGNAL \sinstruction_MEMWB[16]~feeder_combout\ : std_logic;
SIGNAL \sinstruction_MEMWB[18]~feeder_combout\ : std_logic;
SIGNAL \sinstruction_MEMWB[21]~feeder_combout\ : std_logic;
SIGNAL \sinstruction_MEMWB[22]~feeder_combout\ : std_logic;
SIGNAL \sinstruction_MEMWB[23]~feeder_combout\ : std_logic;
SIGNAL \sinstruction_MEMWB[24]~feeder_combout\ : std_logic;
SIGNAL \sinstruction_MEMWB[25]~feeder_combout\ : std_logic;
SIGNAL \sinstruction_MEMWB[28]~feeder_combout\ : std_logic;
SIGNAL \sinstruction_IDEX[30]~feeder_combout\ : std_logic;
SIGNAL \sinstruction_EXMEM[30]~feeder_combout\ : std_logic;
SIGNAL \sinstruction_MEMWB[31]~feeder_combout\ : std_logic;
SIGNAL \swriteregister_MEMWB[0]~DUPLICATE_q\ : std_logic;
SIGNAL \sregdest_EXMEM~q\ : std_logic;
SIGNAL \sregdest_MEMWB~q\ : std_logic;
SIGNAL sinstruction_MEMWB : std_logic_vector(31 DOWNTO 0);
SIGNAL spc_MEMWB : std_logic_vector(31 DOWNTO 0);
SIGNAL \alu_main|Result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL sinstruction_IDEX : std_logic_vector(31 DOWNTO 0);
SIGNAL swriteregister_MEMWB : std_logic_vector(4 DOWNTO 0);
SIGNAL salumainresult_EXMEM : std_logic_vector(31 DOWNTO 0);
SIGNAL smemreaddata_MEMWB : std_logic_vector(31 DOWNTO 0);
SIGNAL sreaddata2_IDEX : std_logic_vector(31 DOWNTO 0);
SIGNAL \mem|altsyncram_component|auto_generated|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL salumainresult_MEMWB : std_logic_vector(31 DOWNTO 0);
SIGNAL swriteregister_EXMEM : std_logic_vector(4 DOWNTO 0);
SIGNAL sreaddata1_EXMEM : std_logic_vector(31 DOWNTO 0);
SIGNAL sinstruction_EXMEM : std_logic_vector(31 DOWNTO 0);
SIGNAL sjumpaddress_EXMEM : std_logic_vector(31 DOWNTO 0);
SIGNAL spc_EXMEM : std_logic_vector(31 DOWNTO 0);
SIGNAL sinstruction_IFID : std_logic_vector(31 DOWNTO 0);
SIGNAL sreaddata1_IDEX : std_logic_vector(31 DOWNTO 0);
SIGNAL spc_IDEX : std_logic_vector(31 DOWNTO 0);
SIGNAL sjumpaddress_IDEX : std_logic_vector(31 DOWNTO 0);
SIGNAL sreaddata2_EXMEM : std_logic_vector(31 DOWNTO 0);
SIGNAL salucontrol_IDEX : std_logic_vector(3 DOWNTO 0);
SIGNAL \rom|altsyncram_component|auto_generated|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL spc_IFID : std_logic_vector(31 DOWNTO 0);
SIGNAL \forward|rd1_out\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \forward|rd2_out\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \pc_mips|pc_output\ : std_logic_vector(31 DOWNTO 0);
SIGNAL smux_branch_input1_EXMEM : std_logic_vector(31 DOWNTO 0);
SIGNAL ALT_INV_smux_branch_input1_EXMEM : std_logic_vector(31 DOWNTO 0);
SIGNAL \mux_pc|ALT_INV_output[5]~9_combout\ : std_logic;
SIGNAL \mux_pc|ALT_INV_output[4]~7_combout\ : std_logic;
SIGNAL \mux_pc|ALT_INV_output[3]~5_combout\ : std_logic;
SIGNAL \mux_pc|ALT_INV_output[2]~3_combout\ : std_logic;
SIGNAL \pc_mips|ALT_INV_pc_output\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mux_pc|ALT_INV_output[0]~0_combout\ : std_logic;
SIGNAL \mux_alu|ALT_INV_output[31]~56_combout\ : std_logic;
SIGNAL \mux_alu|ALT_INV_output[30]~55_combout\ : std_logic;
SIGNAL \mux_alu|ALT_INV_output[29]~54_combout\ : std_logic;
SIGNAL \mux_alu|ALT_INV_output[28]~53_combout\ : std_logic;
SIGNAL \mux_alu|ALT_INV_output[28]~52_combout\ : std_logic;
SIGNAL \mux_alu|ALT_INV_output[28]~51_combout\ : std_logic;
SIGNAL \mux_alu|ALT_INV_output[27]~50_combout\ : std_logic;
SIGNAL \mux_alu|ALT_INV_output[26]~49_combout\ : std_logic;
SIGNAL \mux_alu|ALT_INV_output[25]~48_combout\ : std_logic;
SIGNAL \mux_alu|ALT_INV_output[23]~47_combout\ : std_logic;
SIGNAL \mux_alu|ALT_INV_output[22]~46_combout\ : std_logic;
SIGNAL \mux_alu|ALT_INV_output[21]~45_combout\ : std_logic;
SIGNAL \mux_alu|ALT_INV_output[20]~44_combout\ : std_logic;
SIGNAL \mux_alu|ALT_INV_output[20]~43_combout\ : std_logic;
SIGNAL \mux_alu|ALT_INV_output[20]~42_combout\ : std_logic;
SIGNAL \mux_alu|ALT_INV_output[19]~41_combout\ : std_logic;
SIGNAL \mux_alu|ALT_INV_output[18]~40_combout\ : std_logic;
SIGNAL \mux_alu|ALT_INV_output[17]~39_combout\ : std_logic;
SIGNAL \mux_alu|ALT_INV_output[16]~38_combout\ : std_logic;
SIGNAL \mux_alu|ALT_INV_output[16]~37_combout\ : std_logic;
SIGNAL \mux_alu|ALT_INV_output[15]~36_combout\ : std_logic;
SIGNAL \mux_alu|ALT_INV_output[15]~35_combout\ : std_logic;
SIGNAL \mux_alu|ALT_INV_output[14]~34_combout\ : std_logic;
SIGNAL \mux_alu|ALT_INV_output[14]~33_combout\ : std_logic;
SIGNAL \mux_alu|ALT_INV_output[14]~32_combout\ : std_logic;
SIGNAL \mux_alu|ALT_INV_output[13]~31_combout\ : std_logic;
SIGNAL \mux_alu|ALT_INV_output[13]~30_combout\ : std_logic;
SIGNAL \mux_alu|ALT_INV_output[13]~29_combout\ : std_logic;
SIGNAL \mux_alu|ALT_INV_output[12]~28_combout\ : std_logic;
SIGNAL \mux_alu|ALT_INV_output[12]~27_combout\ : std_logic;
SIGNAL \mux_alu|ALT_INV_output[11]~26_combout\ : std_logic;
SIGNAL \mux_alu|ALT_INV_output[11]~25_combout\ : std_logic;
SIGNAL \mux_alu|ALT_INV_output[10]~24_combout\ : std_logic;
SIGNAL \mux_alu|ALT_INV_output[10]~23_combout\ : std_logic;
SIGNAL \mux_alu|ALT_INV_output[9]~22_combout\ : std_logic;
SIGNAL \mux_alu|ALT_INV_output[9]~21_combout\ : std_logic;
SIGNAL \mux_alu|ALT_INV_output[8]~20_combout\ : std_logic;
SIGNAL \mux_alu|ALT_INV_output[8]~19_combout\ : std_logic;
SIGNAL \mux_alu|ALT_INV_output[7]~18_combout\ : std_logic;
SIGNAL \mux_alu|ALT_INV_output[7]~17_combout\ : std_logic;
SIGNAL \mux_alu|ALT_INV_output[6]~16_combout\ : std_logic;
SIGNAL \mux_alu|ALT_INV_output[6]~15_combout\ : std_logic;
SIGNAL \mux_alu|ALT_INV_output[5]~14_combout\ : std_logic;
SIGNAL \mux_alu|ALT_INV_output[5]~13_combout\ : std_logic;
SIGNAL \mux_alu|ALT_INV_output[4]~12_combout\ : std_logic;
SIGNAL \mux_alu|ALT_INV_output[4]~11_combout\ : std_logic;
SIGNAL \mux_alu|ALT_INV_output[3]~10_combout\ : std_logic;
SIGNAL \mux_alu|ALT_INV_output[3]~9_combout\ : std_logic;
SIGNAL \mux_alu|ALT_INV_output[2]~8_combout\ : std_logic;
SIGNAL \mux_alu|ALT_INV_output[2]~7_combout\ : std_logic;
SIGNAL \mux_alu|ALT_INV_output[1]~6_combout\ : std_logic;
SIGNAL \mux_alu|ALT_INV_output[1]~5_combout\ : std_logic;
SIGNAL \mux_alu|ALT_INV_output[1]~4_combout\ : std_logic;
SIGNAL \mux_alu|ALT_INV_output[0]~3_combout\ : std_logic;
SIGNAL \mux_alu|ALT_INV_output[0]~2_combout\ : std_logic;
SIGNAL \mux_alu|ALT_INV_output[17]~1_combout\ : std_logic;
SIGNAL \mux_alu|ALT_INV_output[0]~0_combout\ : std_logic;
SIGNAL \forward|ALT_INV_rd2_out[0]~2_combout\ : std_logic;
SIGNAL \forward|ALT_INV_process_0~5_combout\ : std_logic;
SIGNAL \forward|ALT_INV_process_0~4_combout\ : std_logic;
SIGNAL \forward|ALT_INV_rd2_out[1]~1_combout\ : std_logic;
SIGNAL \forward|ALT_INV_rd2_out[1]~0_combout\ : std_logic;
SIGNAL \forward|ALT_INV_rd1_out[0]~2_combout\ : std_logic;
SIGNAL \forward|ALT_INV_process_0~3_combout\ : std_logic;
SIGNAL \forward|ALT_INV_process_0~2_combout\ : std_logic;
SIGNAL \forward|ALT_INV_rd1_out[1]~1_combout\ : std_logic;
SIGNAL \forward|ALT_INV_rd1_out[1]~0_combout\ : std_logic;
SIGNAL \forward|ALT_INV_process_0~1_combout\ : std_logic;
SIGNAL \forward|ALT_INV_process_0~0_combout\ : std_logic;
SIGNAL \ALT_INV_reset_stages~combout\ : std_logic;
SIGNAL \mux_jal|ALT_INV_output[31]~31_combout\ : std_logic;
SIGNAL \mux_jal|ALT_INV_output[30]~30_combout\ : std_logic;
SIGNAL \mux_jal|ALT_INV_output[29]~29_combout\ : std_logic;
SIGNAL \mux_jal|ALT_INV_output[28]~28_combout\ : std_logic;
SIGNAL \mux_jal|ALT_INV_output[27]~27_combout\ : std_logic;
SIGNAL \mux_jal|ALT_INV_output[26]~26_combout\ : std_logic;
SIGNAL \mux_jal|ALT_INV_output[25]~25_combout\ : std_logic;
SIGNAL \mux_jal|ALT_INV_output[24]~24_combout\ : std_logic;
SIGNAL \mux_jal|ALT_INV_output[23]~23_combout\ : std_logic;
SIGNAL \mux_jal|ALT_INV_output[22]~22_combout\ : std_logic;
SIGNAL \mux_jal|ALT_INV_output[21]~21_combout\ : std_logic;
SIGNAL \mux_jal|ALT_INV_output[20]~20_combout\ : std_logic;
SIGNAL \mux_jal|ALT_INV_output[19]~19_combout\ : std_logic;
SIGNAL \mux_jal|ALT_INV_output[18]~18_combout\ : std_logic;
SIGNAL \mux_jal|ALT_INV_output[17]~17_combout\ : std_logic;
SIGNAL \mux_jal|ALT_INV_output[16]~16_combout\ : std_logic;
SIGNAL \mux_jal|ALT_INV_output[15]~15_combout\ : std_logic;
SIGNAL \mux_jal|ALT_INV_output[14]~14_combout\ : std_logic;
SIGNAL \mux_jal|ALT_INV_output[13]~13_combout\ : std_logic;
SIGNAL \mux_jal|ALT_INV_output[12]~12_combout\ : std_logic;
SIGNAL \mux_jal|ALT_INV_output[11]~11_combout\ : std_logic;
SIGNAL \mux_jal|ALT_INV_output[10]~10_combout\ : std_logic;
SIGNAL \mux_jal|ALT_INV_output[9]~9_combout\ : std_logic;
SIGNAL \mux_jal|ALT_INV_output[8]~8_combout\ : std_logic;
SIGNAL \mux_jal|ALT_INV_output[7]~7_combout\ : std_logic;
SIGNAL \mux_jal|ALT_INV_output[6]~6_combout\ : std_logic;
SIGNAL \mux_jal|ALT_INV_output[5]~5_combout\ : std_logic;
SIGNAL \mux_jal|ALT_INV_output[4]~4_combout\ : std_logic;
SIGNAL \mux_jal|ALT_INV_output[3]~3_combout\ : std_logic;
SIGNAL \mux_jal|ALT_INV_output[2]~2_combout\ : std_logic;
SIGNAL \mux_jal|ALT_INV_output[1]~1_combout\ : std_logic;
SIGNAL \mux_jal|ALT_INV_output[0]~0_combout\ : std_logic;
SIGNAL \mux_alu|ALT_INV_output[24]~61_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux0~11_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux0~7_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux3~6_combout\ : std_logic;
SIGNAL ALT_INV_spc_IFID : std_logic_vector(27 DOWNTO 0);
SIGNAL \rom|altsyncram_component|auto_generated|ALT_INV_q_a\ : std_logic_vector(28 DOWNTO 20);
SIGNAL \alu_main|ALT_INV_Add0~125_sumout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Add0~121_sumout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Add0~117_sumout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Add0~113_sumout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Add0~109_sumout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Add0~105_sumout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Add0~101_sumout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Add0~97_sumout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Add0~93_sumout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Add0~89_sumout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Add0~85_sumout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Add0~81_sumout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Add0~77_sumout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Add0~73_sumout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Add0~69_sumout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Add0~65_sumout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Add0~61_sumout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Add0~57_sumout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Add0~53_sumout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Add0~49_sumout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Add0~45_sumout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Add0~41_sumout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Add0~37_sumout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Add0~33_sumout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[15][0]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[14][0]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[13][0]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[12][0]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~6_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[3][0]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[2][0]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[1][0]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[0][0]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~5_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[11][0]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[10][0]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[9][0]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[8][0]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~4_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~3_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[31][0]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[27][0]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[23][0]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[19][0]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~2_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[30][0]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[26][0]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[22][0]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[18][0]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~1_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[29][0]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[25][0]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[21][0]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[17][0]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~0_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[28][0]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[24][0]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[20][0]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[16][0]~q\ : std_logic;
SIGNAL \alu_main|ALT_INV_Equal0~5_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Equal0~4_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Equal0~3_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Equal0~2_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \ALT_INV_process_8~0_combout\ : std_logic;
SIGNAL \mux_pc|ALT_INV_output[31]~61_combout\ : std_logic;
SIGNAL \mux_pc|ALT_INV_output[30]~59_combout\ : std_logic;
SIGNAL \mux_pc|ALT_INV_output[29]~57_combout\ : std_logic;
SIGNAL \mux_pc|ALT_INV_output[28]~55_combout\ : std_logic;
SIGNAL \mux_pc|ALT_INV_output[27]~53_combout\ : std_logic;
SIGNAL \mux_pc|ALT_INV_output[26]~51_combout\ : std_logic;
SIGNAL \mux_pc|ALT_INV_output[25]~49_combout\ : std_logic;
SIGNAL \mux_pc|ALT_INV_output[24]~47_combout\ : std_logic;
SIGNAL \mux_pc|ALT_INV_output[23]~45_combout\ : std_logic;
SIGNAL \mux_pc|ALT_INV_output[22]~44_combout\ : std_logic;
SIGNAL \mux_pc|ALT_INV_output[22]~43_combout\ : std_logic;
SIGNAL \mux_pc|ALT_INV_output[21]~41_combout\ : std_logic;
SIGNAL \mux_pc|ALT_INV_output[20]~39_combout\ : std_logic;
SIGNAL \mux_pc|ALT_INV_output[19]~37_combout\ : std_logic;
SIGNAL \mux_pc|ALT_INV_output[18]~35_combout\ : std_logic;
SIGNAL \mux_pc|ALT_INV_output[17]~33_combout\ : std_logic;
SIGNAL \mux_pc|ALT_INV_output[16]~31_combout\ : std_logic;
SIGNAL \mux_pc|ALT_INV_output[15]~29_combout\ : std_logic;
SIGNAL \mux_pc|ALT_INV_output[14]~27_combout\ : std_logic;
SIGNAL \mux_pc|ALT_INV_output[13]~25_combout\ : std_logic;
SIGNAL \mux_pc|ALT_INV_output[12]~23_combout\ : std_logic;
SIGNAL \mux_pc|ALT_INV_output[11]~21_combout\ : std_logic;
SIGNAL \mux_pc|ALT_INV_output[10]~19_combout\ : std_logic;
SIGNAL \mux_pc|ALT_INV_output[9]~17_combout\ : std_logic;
SIGNAL \mux_pc|ALT_INV_output[8]~15_combout\ : std_logic;
SIGNAL \mux_pc|ALT_INV_output[7]~13_combout\ : std_logic;
SIGNAL \mux_pc|ALT_INV_output[6]~11_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[13][3]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[12][3]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~39_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[3][3]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[2][3]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[1][3]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[0][3]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~38_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[11][3]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[10][3]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[9][3]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[8][3]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~37_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~36_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[31][3]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[27][3]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[23][3]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[19][3]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~35_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[30][3]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[26][3]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[22][3]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[18][3]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~34_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[29][3]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[25][3]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[21][3]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[17][3]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~33_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[28][3]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[24][3]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[20][3]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[16][3]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~31_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~30_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[7][2]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[6][2]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[5][2]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[4][2]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~29_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[15][2]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[14][2]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[13][2]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[12][2]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~28_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[3][2]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[2][2]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[1][2]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[0][2]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~27_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[11][2]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[10][2]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[9][2]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[8][2]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~26_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~25_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[31][2]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[27][2]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[23][2]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[19][2]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~24_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[30][2]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[26][2]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[22][2]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[18][2]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~23_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[29][2]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[25][2]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[21][2]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[17][2]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~22_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[28][2]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[24][2]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[20][2]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[16][2]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~20_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~19_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[7][1]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[6][1]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[5][1]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[4][1]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~18_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[15][1]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[14][1]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[13][1]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[12][1]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~17_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[3][1]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[2][1]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[1][1]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[0][1]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~16_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[11][1]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[10][1]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[9][1]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[8][1]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~15_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~14_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[31][1]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[27][1]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[23][1]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[19][1]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~13_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[30][1]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[26][1]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[22][1]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[18][1]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~12_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[29][1]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[25][1]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[21][1]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[17][1]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~11_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[28][1]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[24][1]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[20][1]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[16][1]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~9_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~8_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[7][0]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[6][0]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[5][0]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[4][0]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~7_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~72_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[3][6]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[2][6]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[1][6]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[0][6]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~71_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[11][6]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[10][6]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[9][6]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[8][6]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~70_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~69_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[31][6]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[27][6]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[23][6]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[19][6]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~68_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[30][6]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[26][6]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[22][6]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[18][6]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~67_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[29][6]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[25][6]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[21][6]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[17][6]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~66_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[28][6]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[24][6]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[20][6]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[16][6]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~64_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~63_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[7][5]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[6][5]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[5][5]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[4][5]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~62_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[15][5]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[14][5]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[13][5]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[12][5]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~61_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[3][5]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[2][5]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[1][5]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[0][5]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~60_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[11][5]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[10][5]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[9][5]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[8][5]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~59_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~58_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[31][5]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[27][5]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[23][5]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[19][5]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~57_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[30][5]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[26][5]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[22][5]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[18][5]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~56_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[29][5]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[25][5]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[21][5]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[17][5]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~55_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[28][5]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[24][5]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[20][5]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[16][5]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~53_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~52_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[7][4]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[6][4]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[5][4]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[4][4]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~51_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[15][4]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[14][4]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[13][4]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[12][4]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~50_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[3][4]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[2][4]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[1][4]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[0][4]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~49_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[11][4]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[10][4]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[9][4]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[8][4]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~48_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~47_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[31][4]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[27][4]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[23][4]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[19][4]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~46_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[30][4]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[26][4]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[22][4]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[18][4]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~45_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[29][4]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[25][4]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[21][4]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[17][4]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~44_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[28][4]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[24][4]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[20][4]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[16][4]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~42_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~41_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[7][3]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[6][3]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[5][3]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[4][3]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~40_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[15][3]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[14][3]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[2][9]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[1][9]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[0][9]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~104_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[11][9]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[10][9]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[9][9]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[8][9]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~103_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~102_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[31][9]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[27][9]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[23][9]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[19][9]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~101_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[30][9]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[26][9]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[22][9]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[18][9]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~100_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[29][9]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[25][9]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[21][9]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[17][9]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~99_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[28][9]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[24][9]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[20][9]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[16][9]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~97_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~96_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[7][8]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[6][8]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[5][8]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[4][8]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~95_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[15][8]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[14][8]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[13][8]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[12][8]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~94_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[3][8]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[2][8]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[1][8]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[0][8]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~93_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[11][8]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[10][8]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[9][8]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[8][8]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~92_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~91_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[31][8]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[27][8]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[23][8]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[19][8]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~90_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[30][8]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[26][8]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[22][8]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[18][8]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~89_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[29][8]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[25][8]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[21][8]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[17][8]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~88_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[28][8]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[24][8]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[20][8]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[16][8]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~86_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~85_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[7][7]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[6][7]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[5][7]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[4][7]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~84_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[15][7]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[14][7]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[13][7]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[12][7]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~83_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[3][7]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[2][7]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[1][7]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[0][7]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~82_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[11][7]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[10][7]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[9][7]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[8][7]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~81_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~80_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[31][7]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[27][7]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[23][7]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[19][7]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~79_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[30][7]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[26][7]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[22][7]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[18][7]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~78_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[29][7]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[25][7]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[21][7]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[17][7]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~77_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[28][7]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[24][7]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[20][7]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[16][7]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~75_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~74_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[7][6]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[6][6]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[5][6]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[4][6]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~73_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[15][6]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[14][6]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[13][6]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[12][6]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[0][12]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~137_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[11][12]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[10][12]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[9][12]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[8][12]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~136_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~135_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[31][12]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[27][12]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[23][12]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[19][12]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~134_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[30][12]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[26][12]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[22][12]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[18][12]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~133_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[29][12]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[25][12]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[21][12]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[17][12]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~132_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[28][12]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[24][12]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[20][12]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[16][12]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~130_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~129_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[7][11]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[6][11]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[5][11]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[4][11]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~128_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[15][11]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[14][11]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[13][11]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[12][11]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~127_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[3][11]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[2][11]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[1][11]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[0][11]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~126_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[11][11]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[10][11]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[9][11]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[8][11]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~125_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~124_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[31][11]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[27][11]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[23][11]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[19][11]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~123_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[30][11]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[26][11]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[22][11]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[18][11]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~122_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[29][11]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[25][11]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[21][11]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[17][11]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~121_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[28][11]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[24][11]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[20][11]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[16][11]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~119_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~118_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[7][10]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[6][10]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[5][10]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[4][10]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~117_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[15][10]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[14][10]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[13][10]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[12][10]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~116_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[3][10]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[2][10]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[1][10]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[0][10]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~115_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[11][10]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[10][10]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[9][10]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[8][10]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~114_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~113_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[31][10]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[27][10]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[23][10]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[19][10]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~112_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[30][10]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[26][10]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[22][10]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[18][10]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~111_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[29][10]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[25][10]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[21][10]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[17][10]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~110_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[28][10]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[24][10]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[20][10]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[16][10]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~108_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~107_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[7][9]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[6][9]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[5][9]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[4][9]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~106_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[15][9]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[14][9]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[13][9]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[12][9]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~105_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[3][9]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[11][15]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[10][15]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[9][15]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[8][15]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~169_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~168_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[31][15]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[27][15]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[23][15]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[19][15]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~167_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[30][15]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[26][15]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[22][15]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[18][15]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~166_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[29][15]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[25][15]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[21][15]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[17][15]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~165_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[28][15]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[24][15]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[20][15]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[16][15]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~163_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~162_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[7][14]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[6][14]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[5][14]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[4][14]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~161_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[15][14]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[14][14]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[13][14]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[12][14]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~160_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[3][14]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[2][14]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[1][14]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[0][14]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~159_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[11][14]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[10][14]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[9][14]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[8][14]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~158_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~157_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[31][14]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[27][14]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[23][14]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[19][14]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~156_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[30][14]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[26][14]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[22][14]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[18][14]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~155_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[29][14]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[25][14]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[21][14]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[17][14]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~154_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[28][14]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[24][14]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[20][14]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[16][14]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~152_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~151_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[7][13]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[6][13]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[5][13]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[4][13]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~150_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[15][13]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[14][13]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[13][13]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[12][13]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~149_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[3][13]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[2][13]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[1][13]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[0][13]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~148_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[11][13]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[10][13]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[9][13]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[8][13]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~147_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~146_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[31][13]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[27][13]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[23][13]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[19][13]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~145_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[30][13]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[26][13]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[22][13]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[18][13]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~144_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[29][13]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[25][13]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[21][13]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[17][13]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~143_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[28][13]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[24][13]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[20][13]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[16][13]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~141_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~140_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[7][12]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[6][12]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[5][12]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[4][12]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~139_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[15][12]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[14][12]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[13][12]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[12][12]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~138_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[3][12]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[2][12]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[1][12]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[9][18]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[8][18]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~202_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~201_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[31][18]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[27][18]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[23][18]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[19][18]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~200_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[30][18]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[26][18]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[22][18]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[18][18]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~199_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[29][18]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[25][18]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[21][18]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[17][18]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~198_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[28][18]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[24][18]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[20][18]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[16][18]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~196_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~195_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[7][17]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[6][17]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[5][17]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[4][17]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~194_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[15][17]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[14][17]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[13][17]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[12][17]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~193_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[3][17]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[2][17]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[1][17]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[0][17]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~192_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[11][17]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[10][17]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[9][17]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[8][17]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~191_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~190_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[31][17]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[27][17]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[23][17]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[19][17]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~189_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[30][17]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[26][17]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[22][17]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[18][17]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~188_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[29][17]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[25][17]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[21][17]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[17][17]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~187_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[28][17]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[24][17]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[20][17]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[16][17]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~185_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~184_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[7][16]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[6][16]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[5][16]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[4][16]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~183_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[15][16]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[14][16]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[13][16]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[12][16]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~182_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[3][16]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[2][16]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[1][16]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[0][16]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~181_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[11][16]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[10][16]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[9][16]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[8][16]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~180_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~179_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[31][16]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[27][16]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[23][16]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[19][16]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~178_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[30][16]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[26][16]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[22][16]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[18][16]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~177_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[29][16]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[25][16]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[21][16]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[17][16]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~176_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[28][16]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[24][16]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[20][16]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[16][16]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~174_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~173_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[7][15]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[6][15]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[5][15]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[4][15]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~172_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[15][15]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[14][15]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[13][15]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[12][15]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~171_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[3][15]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[2][15]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[1][15]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[0][15]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~170_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~235_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~234_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[31][21]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[27][21]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[23][21]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[19][21]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~233_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[30][21]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[26][21]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[22][21]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[18][21]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~232_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[29][21]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[25][21]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[21][21]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[17][21]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~231_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[28][21]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[24][21]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[20][21]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[16][21]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~229_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~228_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[7][20]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[6][20]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[5][20]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[4][20]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~227_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[15][20]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[14][20]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[13][20]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[12][20]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~226_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[3][20]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[2][20]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[1][20]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[0][20]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~225_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[11][20]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[10][20]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[9][20]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[8][20]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~224_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~223_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[31][20]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[27][20]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[23][20]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[19][20]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~222_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[30][20]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[26][20]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[22][20]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[18][20]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~221_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[29][20]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[25][20]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[21][20]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[17][20]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~220_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[28][20]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[24][20]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[20][20]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[16][20]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~218_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~217_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[7][19]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[6][19]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[5][19]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[4][19]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~216_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[15][19]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[14][19]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[13][19]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[12][19]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~215_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[3][19]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[2][19]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[1][19]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[0][19]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~214_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[11][19]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[10][19]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[9][19]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[8][19]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~213_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~212_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[31][19]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[27][19]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[23][19]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[19][19]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~211_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[30][19]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[26][19]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[22][19]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[18][19]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~210_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[29][19]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[25][19]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[21][19]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[17][19]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~209_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[28][19]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[24][19]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[20][19]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[16][19]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~207_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~206_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[7][18]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[6][18]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[5][18]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[4][18]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~205_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[15][18]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[14][18]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[13][18]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[12][18]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~204_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[3][18]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[2][18]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[1][18]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[0][18]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~203_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[11][18]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[10][18]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[31][24]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[27][24]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[23][24]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[19][24]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~266_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[30][24]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[26][24]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[22][24]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[18][24]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~265_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[29][24]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[25][24]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[21][24]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[17][24]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~264_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[28][24]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[24][24]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[20][24]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[16][24]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~262_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~261_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[7][23]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[6][23]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[5][23]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[4][23]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~260_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[15][23]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[14][23]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[13][23]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[12][23]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~259_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[3][23]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[2][23]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[1][23]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[0][23]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~258_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[11][23]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[10][23]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[9][23]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[8][23]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~257_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~256_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[31][23]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[27][23]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[23][23]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[19][23]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~255_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[30][23]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[26][23]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[22][23]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[18][23]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~254_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[29][23]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[25][23]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[21][23]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[17][23]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~253_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[28][23]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[24][23]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[20][23]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[16][23]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~251_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~250_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[7][22]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[6][22]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[5][22]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[4][22]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~249_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[15][22]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[14][22]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[13][22]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[12][22]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~248_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[3][22]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[2][22]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[1][22]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[0][22]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~247_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[11][22]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[10][22]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[9][22]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[8][22]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~246_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~245_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[31][22]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[27][22]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[23][22]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[19][22]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~244_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[30][22]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[26][22]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[22][22]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[18][22]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~243_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[29][22]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[25][22]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[21][22]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[17][22]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~242_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[28][22]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[24][22]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[20][22]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[16][22]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~240_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~239_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[7][21]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[6][21]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[5][21]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[4][21]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~238_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[15][21]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[14][21]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[13][21]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[12][21]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~237_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[3][21]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[2][21]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[1][21]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[0][21]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~236_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[11][21]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[10][21]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[9][21]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[8][21]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[23][27]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[19][27]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~299_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[30][27]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[26][27]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[22][27]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[18][27]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~298_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[29][27]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[25][27]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[21][27]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[17][27]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~297_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[28][27]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[24][27]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[20][27]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[16][27]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~295_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~294_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[7][26]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[6][26]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[5][26]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[4][26]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~293_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[15][26]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[14][26]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[13][26]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[12][26]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~292_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[3][26]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[2][26]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[1][26]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[0][26]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~291_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[11][26]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[10][26]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[9][26]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[8][26]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~290_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~289_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[31][26]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[27][26]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[23][26]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[19][26]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~288_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[30][26]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[26][26]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[22][26]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[18][26]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~287_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[29][26]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[25][26]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[21][26]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[17][26]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~286_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[28][26]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[24][26]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[20][26]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[16][26]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~284_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~283_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[7][25]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[6][25]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[5][25]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[4][25]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~282_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[15][25]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[14][25]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[13][25]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[12][25]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~281_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[3][25]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[2][25]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[1][25]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[0][25]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~280_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[11][25]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[10][25]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[9][25]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[8][25]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~279_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~278_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[31][25]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[27][25]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[23][25]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[19][25]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~277_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[30][25]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[26][25]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[22][25]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[18][25]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~276_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[29][25]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[25][25]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[21][25]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[17][25]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~275_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[28][25]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[24][25]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[20][25]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[16][25]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~273_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~272_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[7][24]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[6][24]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[5][24]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[4][24]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~271_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[15][24]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[14][24]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[13][24]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[12][24]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~270_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[3][24]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[2][24]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[1][24]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[0][24]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~269_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[11][24]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[10][24]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[9][24]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[8][24]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~268_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~267_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~332_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[30][30]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[26][30]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[22][30]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[18][30]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~331_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[29][30]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[25][30]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[21][30]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[17][30]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~330_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[28][30]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[24][30]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[20][30]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[16][30]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~328_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~327_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[7][29]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[6][29]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[5][29]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[4][29]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~326_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[15][29]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[14][29]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[13][29]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[12][29]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~325_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[3][29]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[2][29]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[1][29]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[0][29]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~324_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[11][29]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[10][29]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[9][29]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[8][29]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~323_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~322_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[31][29]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[27][29]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[23][29]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[19][29]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~321_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[30][29]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[26][29]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[22][29]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[18][29]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~320_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[29][29]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[25][29]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[21][29]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[17][29]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~319_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[28][29]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[24][29]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[20][29]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[16][29]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~317_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~316_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[7][28]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[6][28]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[5][28]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[4][28]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~315_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[15][28]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[14][28]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[13][28]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[12][28]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~314_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[3][28]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[2][28]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[1][28]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[0][28]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~313_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[11][28]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[10][28]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[9][28]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[8][28]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~312_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~311_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[31][28]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[27][28]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[23][28]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[19][28]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~310_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[30][28]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[26][28]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[22][28]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[18][28]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~309_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[29][28]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[25][28]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[21][28]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[17][28]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~308_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[28][28]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[24][28]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[20][28]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[16][28]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~306_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~305_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[7][27]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[6][27]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[5][27]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[4][27]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~304_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[15][27]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[14][27]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[13][27]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[12][27]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~303_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[3][27]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[2][27]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[1][27]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[0][27]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~302_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[11][27]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[10][27]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[9][27]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[8][27]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~301_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~300_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[31][27]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[27][27]~q\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft1~2_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux17~0_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux18~0_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux19~0_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux20~0_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux21~0_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux22~0_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux15~0_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux16~0_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux27~0_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft1~1_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux28~0_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux29~0_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft1~0_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux30~0_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft0~3_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft0~2_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft0~1_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft0~0_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux31~0_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux3~0_combout\ : std_logic;
SIGNAL \control|ALT_INV_Jr~0_combout\ : std_logic;
SIGNAL \control|ALT_INV_Mux2~0_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~350_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~349_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[7][31]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[6][31]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[5][31]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[4][31]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~348_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[15][31]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[14][31]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[13][31]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[12][31]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~347_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[3][31]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[2][31]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[1][31]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[0][31]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~346_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[11][31]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[10][31]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[9][31]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[8][31]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~345_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~344_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[31][31]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[27][31]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[23][31]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[19][31]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~343_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[30][31]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[26][31]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[22][31]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[18][31]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~342_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[29][31]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[25][31]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[21][31]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[17][31]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~341_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[28][31]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[24][31]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[20][31]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[16][31]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~339_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~338_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[7][30]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[6][30]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[5][30]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[4][30]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~337_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[15][30]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[14][30]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[13][30]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[12][30]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~336_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[3][30]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[2][30]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[1][30]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[0][30]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~335_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[11][30]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[10][30]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[9][30]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[8][30]~q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~334_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX~333_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[31][30]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[27][30]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[23][30]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[19][30]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[2][28]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[11][28]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[30][28]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[21][28]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[9][27]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[26][27]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[29][27]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[17][27]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[16][27]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[21][26]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[7][25]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[18][25]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[5][24]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[14][24]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[10][24]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[15][23]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[14][23]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[3][23]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[2][23]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[10][23]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[29][23]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[25][23]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[17][23]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[15][22]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[30][22]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[26][22]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[17][22]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[0][21]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[6][20]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[10][20]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[30][20]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[26][20]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[16][20]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[2][19]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[11][19]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[10][19]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[30][19]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[26][19]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[5][18]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[3][18]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[11][18]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[7][17]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[4][17]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[11][17]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[9][17]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[11][16]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[10][16]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[8][16]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[18][15]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[16][15]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[27][14]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[26][14]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[8][13]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[21][13]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[7][11]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[6][11]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[5][11]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[9][10]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[27][10]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[30][10]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[21][10]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[20][10]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[6][9]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[4][9]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[15][9]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[12][8]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[3][8]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[10][8]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[27][8]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[26][8]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[5][7]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[4][7]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[0][7]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[11][7]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[21][7]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[12][6]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[11][6]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[19][6]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[20][6]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[1][5]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[11][5]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[10][5]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[31][5]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[23][5]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[30][5]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[22][5]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[21][5]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[17][5]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[14][4]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[10][4]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[30][4]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[20][4]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[15][2]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[10][2]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[19][2]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[30][2]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[20][2]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[6][1]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[5][1]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[0][1]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[9][1]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[17][1]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[28][1]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_spc_IDEX[23]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_spc_IDEX[22]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_spc_IDEX[17]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_spc_IDEX[16]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_spc_IDEX[8]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX[31]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX[30]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX[23]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX[19]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX[12]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_sinstruction_IFID[28]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_sinstruction_IFID[26]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_sinstruction_IFID[20]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_sinstruction_IFID[18]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_sinstruction_IFID[24]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX[26]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_sinstruction_IDEX[15]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_sinstruction_IDEX[14]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_sinstruction_IDEX[13]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_sinstruction_IDEX[12]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_sinstruction_IDEX[10]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_sinstruction_IDEX[9]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_sinstruction_IDEX[8]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_sinstruction_IDEX[7]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX[6]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_sinstruction_IDEX[6]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_sinstruction_IDEX[4]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_sreaddata2_IDEX[0]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_salusrc_IDEX~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_sinstruction_IDEX[19]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_sbeq_EXMEM~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_sregwrite_MEMWB~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_smemtoreg_MEMWB~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_swriteregister_MEMWB[4]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_swriteregister_MEMWB[3]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_swriteregister_MEMWB[1]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_spc_MEMWB[17]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_spc_MEMWB[14]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_spc_MEMWB[13]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_spc_MEMWB[10]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_spc_MEMWB[3]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_spc_MEMWB[2]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_spc_MEMWB[0]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_slow_clock~inputCLKENA0_outclk\ : std_logic;
SIGNAL \alu_main|ALT_INV_Result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \ALT_INV_salucontrol_IDEX~5_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux1~1_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux2~1_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux3~2_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux4~1_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux5~1_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux6~1_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux7~1_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux8~1_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux9~1_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux10~1_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux11~1_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux12~1_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux13~1_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux14~1_combout\ : std_logic;
SIGNAL \mux_alu|ALT_INV_output[14]~60_combout\ : std_logic;
SIGNAL \mux_alu|ALT_INV_output[13]~59_combout\ : std_logic;
SIGNAL \mux_alu|ALT_INV_output[1]~58_combout\ : std_logic;
SIGNAL \ALT_INV_salucontrol_IDEX~3_combout\ : std_logic;
SIGNAL \control|ALT_INV_ALUControl[0]~3_combout\ : std_logic;
SIGNAL \ALT_INV_salucontrol_IDEX~1_combout\ : std_logic;
SIGNAL \ALT_INV_salucontrol_IDEX~0_combout\ : std_logic;
SIGNAL \control|ALT_INV_ALUControl[3]~1_combout\ : std_logic;
SIGNAL \control|ALT_INV_ALUControl[3]~0_combout\ : std_logic;
SIGNAL \mux_alu|ALT_INV_output[0]~57_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~350_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~349_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~348_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~347_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~346_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~345_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~344_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~343_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~342_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~341_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~339_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~338_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~337_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~336_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~335_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~334_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~333_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~332_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~331_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~330_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~328_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~327_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~326_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~325_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~324_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~323_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~322_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~321_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~320_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~319_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~317_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~316_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~315_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~314_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~313_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~312_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~311_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~310_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~309_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~308_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~306_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~305_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~304_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~303_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~302_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~301_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~300_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~299_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~298_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~297_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~295_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~294_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~293_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~292_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~291_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~290_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~289_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~288_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~287_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~286_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~284_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~283_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~282_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~281_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~280_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~279_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~278_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~277_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~276_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~275_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~273_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~272_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~271_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~270_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~269_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~268_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~267_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~266_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~265_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~264_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~262_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~261_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~260_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~259_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~258_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~257_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~256_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~255_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~254_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~253_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~251_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~250_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~249_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~248_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~247_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~246_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~245_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~244_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~243_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~242_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~240_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~239_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~238_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~237_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~236_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~235_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~234_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~233_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~232_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~231_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~229_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~228_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~227_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~226_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~225_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~224_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~223_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~222_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~221_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~220_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~218_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~217_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~216_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~215_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~214_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~213_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~212_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~211_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~210_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~209_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~207_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~206_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~205_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~204_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~203_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~202_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~201_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~200_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~199_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~198_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~196_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~195_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~194_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~193_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~192_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~191_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~190_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~189_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~188_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~187_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~185_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~184_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~183_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~182_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~181_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~180_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~179_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~178_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~177_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~176_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~174_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~173_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~172_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~171_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~170_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~169_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~168_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~167_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~166_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~165_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~163_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~162_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~161_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~160_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~159_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~158_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~157_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~156_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~155_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~154_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~152_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~151_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~150_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~149_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~148_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~147_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~146_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~145_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~144_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~143_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~141_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~140_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~139_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~138_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~137_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~136_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~135_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~134_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~133_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~132_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~130_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~129_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~128_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~127_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~126_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~125_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~124_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~123_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~122_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~121_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~119_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~118_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~117_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~116_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~115_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~114_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~113_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~112_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~111_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~110_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~108_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~107_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~106_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~105_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~104_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~103_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~102_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~101_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~100_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~99_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~97_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~96_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~95_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~94_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~93_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~92_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~91_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~90_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~89_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~88_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~86_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~85_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~84_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~83_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~82_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~81_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~80_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~79_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~78_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~77_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~75_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~74_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~73_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~72_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~71_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~70_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~69_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~68_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~67_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~66_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~64_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~63_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~62_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~61_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~60_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~59_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~58_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~57_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~56_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~55_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~53_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~52_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~51_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~50_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~49_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~48_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~47_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~46_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~45_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~44_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~42_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~41_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~40_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~39_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~38_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~37_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~36_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~35_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~34_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~33_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~31_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~30_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~29_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~28_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~27_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~26_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~25_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~24_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~23_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~22_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~20_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~19_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~18_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~17_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~16_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~15_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~14_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~13_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~12_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~11_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~9_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~8_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~7_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~6_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~5_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~4_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~3_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~2_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~1_combout\ : std_logic;
SIGNAL \ALT_INV_sreaddata1_IDEX~0_combout\ : std_logic;
SIGNAL \mux_writeregister|ALT_INV_output[4]~4_combout\ : std_logic;
SIGNAL \mux_writeregister|ALT_INV_output[3]~3_combout\ : std_logic;
SIGNAL \mux_writeregister|ALT_INV_output[2]~2_combout\ : std_logic;
SIGNAL \mux_writeregister|ALT_INV_output[1]~1_combout\ : std_logic;
SIGNAL \mux_writeregister|ALT_INV_output[0]~0_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux31~8_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux31~7_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux31~6_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux31~5_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux31~4_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux31~3_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux31~2_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux31~1_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux31~0_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Result~15_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux30~8_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux30~7_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux30~6_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux30~5_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux30~4_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux30~3_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux30~2_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux30~1_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux30~0_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Result~14_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux29~8_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux29~7_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux29~6_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux29~5_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux29~4_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux29~3_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux29~2_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux29~1_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux29~0_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Result~13_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux28~17_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux28~16_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux26~13_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux28~15_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux28~14_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux28~13_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux28~12_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux28~11_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux28~10_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux28~9_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux28~8_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux28~7_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux28~6_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux26~12_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux28~5_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux28~4_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux28~3_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux28~2_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux28~1_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Result~12_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux27~5_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux27~4_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux27~3_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux27~2_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux27~1_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft1~46_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux27~0_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft0~45_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux26~11_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux26~10_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux26~9_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux26~8_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux26~7_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft1~45_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux26~6_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft0~44_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux25~5_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux25~4_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux25~3_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux25~2_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux25~1_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft1~44_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux25~0_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft0~43_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux24~5_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux24~4_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux24~3_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux24~2_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux24~1_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft1~43_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux24~0_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft0~42_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux23~5_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux23~4_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux23~3_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux23~2_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux23~1_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft1~42_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux23~0_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft0~41_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux22~5_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux22~4_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux22~3_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux22~2_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux22~1_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft1~41_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux22~0_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft0~40_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux21~5_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux21~4_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux21~3_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux21~2_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux21~1_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft1~40_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux21~0_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft0~39_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux20~5_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux20~4_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux20~3_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux20~2_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux20~1_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft1~39_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux20~0_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft0~38_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux19~5_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux19~4_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux19~3_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux19~2_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux19~1_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft1~38_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux19~0_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft0~37_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux18~5_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux18~4_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux18~3_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux18~2_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux18~1_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft1~37_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux18~0_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft0~36_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux17~5_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux17~4_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux17~3_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux17~2_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux17~1_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft1~36_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux17~0_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft0~35_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux16~5_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux16~4_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux16~3_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux26~5_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux26~4_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux16~2_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux16~1_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft1~35_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux26~3_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux26~2_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux16~0_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft0~34_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux26~1_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux26~0_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux15~6_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux15~5_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft1~34_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft1~33_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft0~33_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft0~32_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux15~4_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux15~3_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux15~2_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux15~1_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux15~0_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Result~11_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux14~6_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux14~5_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft1~32_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft1~31_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft0~31_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft0~30_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux14~4_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux14~3_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux14~2_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux14~1_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux14~0_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Result~10_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux13~6_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux13~5_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft1~30_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft1~29_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft0~29_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft0~28_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux13~4_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux13~3_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux13~2_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux13~1_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux13~0_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Result~9_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux12~11_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux12~10_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft1~28_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft1~27_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft0~27_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft0~26_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux12~9_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux12~8_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux12~7_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux12~6_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux12~5_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux12~4_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux12~3_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Result~8_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux11~7_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux11~6_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft1~26_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft1~25_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft0~25_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft0~24_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux11~5_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux11~4_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux11~3_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux11~2_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux11~1_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight1~41_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight0~41_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux11~0_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Result~7_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux10~7_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux10~6_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft1~24_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft1~23_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft0~23_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft0~22_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux10~5_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux10~4_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux10~3_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux10~2_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux10~1_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight1~40_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight0~40_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux10~0_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Result~6_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux9~7_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux9~6_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft1~22_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft1~21_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft0~21_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft0~20_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux9~5_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux9~4_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux9~3_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux9~2_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux9~1_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight1~39_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight0~39_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux9~0_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Result~5_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux8~9_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux8~8_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft1~20_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft1~19_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft0~19_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft0~18_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux8~7_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux8~6_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux8~5_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux8~4_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux8~3_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux8~2_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight1~38_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight0~38_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux8~1_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux8~0_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Result~4_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux7~6_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux7~5_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft0~17_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft0~16_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft1~18_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft1~17_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux7~4_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux7~3_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux7~2_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux7~1_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight1~37_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight0~37_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux7~0_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Result~3_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux6~6_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux6~5_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft0~15_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft0~14_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft0~13_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft1~16_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft1~15_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux6~4_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux6~3_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux6~2_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux6~1_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight1~36_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight0~36_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux6~0_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Result~2_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux5~6_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux5~5_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft0~12_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft0~11_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft1~14_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft1~13_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux5~4_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux5~3_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux5~2_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux5~1_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight1~35_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight0~35_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux5~0_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Result~1_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux4~6_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux28~0_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux12~2_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux4~5_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft0~10_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft0~9_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft1~12_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft1~11_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux4~4_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux4~3_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux4~2_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux12~1_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux12~0_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux4~1_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight1~34_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight0~34_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux4~0_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Result~0_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux3~5_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux3~4_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux3~3_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight1~33_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight1~32_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight1~31_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight1~30_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight1~29_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight1~28_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight1~27_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight1~26_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux3~2_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight0~33_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight0~32_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight0~31_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight0~30_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight0~29_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight0~28_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight0~27_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight0~26_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux3~1_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux3~0_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft1~10_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft0~8_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft0~7_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux2~8_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux2~7_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux2~6_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight1~25_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight1~24_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight1~23_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight1~22_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight1~21_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight1~20_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight1~19_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight1~18_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux2~5_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight0~25_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight0~24_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight0~23_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight0~22_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight0~21_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight0~20_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight0~19_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight0~18_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux2~4_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux2~3_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux2~2_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft1~9_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux2~1_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux2~0_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft0~6_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux1~20_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux1~19_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux1~18_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux1~17_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux1~16_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux1~15_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight1~17_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight1~16_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight1~15_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight1~14_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight1~13_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight1~12_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight1~11_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight1~10_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux1~14_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux1~13_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux1~12_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight0~17_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight0~16_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight0~15_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight0~14_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight0~13_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight0~12_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight0~11_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight0~10_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux1~11_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux1~10_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux1~9_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux1~8_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux1~7_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux1~6_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux1~5_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux1~4_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux1~3_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux1~2_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft1~8_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux1~1_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux1~0_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft0~5_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft0~4_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux32~0_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux0~6_combout\ : std_logic;
SIGNAL ALT_INV_salucontrol_IDEX : std_logic_vector(3 DOWNTO 0);
SIGNAL \alu_main|ALT_INV_Mux0~5_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux0~4_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_LessThan0~40_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_LessThan0~39_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_LessThan0~38_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_LessThan0~37_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_LessThan0~36_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_LessThan0~35_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_LessThan0~34_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_LessThan0~33_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_LessThan0~32_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_LessThan0~31_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_LessThan0~30_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_LessThan0~29_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_LessThan0~28_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_LessThan0~27_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_LessThan0~26_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_LessThan0~25_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_LessThan0~24_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_LessThan0~23_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_LessThan0~22_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_LessThan0~21_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_LessThan0~20_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_LessThan0~19_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_LessThan0~18_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_LessThan0~17_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_LessThan0~16_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_LessThan0~15_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_LessThan0~14_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_LessThan0~13_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_LessThan0~12_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_LessThan0~11_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_LessThan0~10_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_LessThan0~9_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_LessThan0~8_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_LessThan0~7_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_LessThan0~6_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_LessThan0~5_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_LessThan0~4_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_LessThan0~3_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_LessThan0~2_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_LessThan0~1_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_LessThan0~0_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux0~3_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux0~1_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux0~2_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux0~1_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight0~9_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight0~8_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight0~7_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight0~6_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight0~5_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight0~4_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight0~3_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight0~2_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight0~1_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight0~0_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight1~9_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight1~8_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight1~7_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight1~6_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight1~5_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight1~4_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight1~3_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight1~2_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight1~1_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight1~0_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft1~7_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft1~6_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft1~5_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux9~0_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux10~0_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux11~0_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux12~0_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux13~0_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux14~0_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft1~4_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux3~1_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux4~0_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux5~0_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux6~0_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux7~0_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux8~0_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft1~3_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux23~0_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux24~0_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux25~0_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux26~0_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux1~0_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux2~0_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL ALT_INV_sinstruction_IDEX : std_logic_vector(30 DOWNTO 0);
SIGNAL ALT_INV_spc_IDEX : std_logic_vector(27 DOWNTO 0);
SIGNAL ALT_INV_sjumpaddress_IDEX : std_logic_vector(31 DOWNTO 31);
SIGNAL ALT_INV_sreaddata1_IDEX : std_logic_vector(31 DOWNTO 0);
SIGNAL ALT_INV_spc_EXMEM : std_logic_vector(31 DOWNTO 1);
SIGNAL \ALT_INV_sjal_EXMEM~q\ : std_logic;
SIGNAL ALT_INV_sjumpaddress_EXMEM : std_logic_vector(31 DOWNTO 28);
SIGNAL ALT_INV_sreaddata1_EXMEM : std_logic_vector(31 DOWNTO 0);
SIGNAL \ALT_INV_Add0~117_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~113_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~109_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~105_sumout\ : std_logic;
SIGNAL ALT_INV_sinstruction_EXMEM : std_logic_vector(31 DOWNTO 0);
SIGNAL \ALT_INV_Add0~101_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~97_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~93_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~89_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~85_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~81_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~77_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~73_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~69_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~65_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~61_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~57_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~53_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~49_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~45_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~41_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~37_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~33_sumout\ : std_logic;
SIGNAL ALT_INV_sinstruction_IFID : std_logic_vector(31 DOWNTO 0);
SIGNAL \ALT_INV_sregdest_IDEX~q\ : std_logic;
SIGNAL \ALT_INV_sjump_IDEX~q\ : std_logic;
SIGNAL \ALT_INV_sjr_IDEX~q\ : std_logic;
SIGNAL \mem|altsyncram_component|auto_generated|ALT_INV_q_a\ : std_logic_vector(29 DOWNTO 1);
SIGNAL \ALT_INV_smemread_EXMEM~q\ : std_logic;
SIGNAL \ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL ALT_INV_sreaddata2_IDEX : std_logic_vector(31 DOWNTO 1);
SIGNAL ALT_INV_salumainresult_EXMEM : std_logic_vector(31 DOWNTO 0);
SIGNAL \ALT_INV_salusrc_IDEX~q\ : std_logic;
SIGNAL \ALT_INV_sregwrite_EXMEM~q\ : std_logic;
SIGNAL ALT_INV_swriteregister_EXMEM : std_logic_vector(4 DOWNTO 0);
SIGNAL \ALT_INV_sbne_EXMEM~q\ : std_logic;
SIGNAL \ALT_INV_salu_zero_EXMEM~q\ : std_logic;
SIGNAL \ALT_INV_sbeq_EXMEM~q\ : std_logic;
SIGNAL \ALT_INV_sjump_EXMEM~q\ : std_logic;
SIGNAL \ALT_INV_sjr_EXMEM~q\ : std_logic;
SIGNAL \ALT_INV_sregwrite_MEMWB~q\ : std_logic;
SIGNAL ALT_INV_salumainresult_MEMWB : std_logic_vector(31 DOWNTO 0);
SIGNAL ALT_INV_smemreaddata_MEMWB : std_logic_vector(31 DOWNTO 0);
SIGNAL \ALT_INV_smemtoreg_MEMWB~q\ : std_logic;
SIGNAL \ALT_INV_sjal_MEMWB~q\ : std_logic;
SIGNAL ALT_INV_swriteregister_MEMWB : std_logic_vector(2 DOWNTO 0);
SIGNAL ALT_INV_spc_MEMWB : std_logic_vector(31 DOWNTO 1);
SIGNAL \reg_file|ALT_INV_registers[5][31]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[15][31]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[3][31]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[1][31]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[11][31]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[25][31]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[17][31]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[16][31]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[5][30]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[3][30]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[2][30]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[11][30]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[9][30]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[8][30]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[21][30]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[15][29]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[26][29]~DUPLICATE_q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[3][28]~DUPLICATE_q\ : std_logic;

BEGIN

ww_reset <= reset;
ww_slow_clock <= slow_clock;
PC_out <= ww_PC_out;
Instruction_out <= ww_Instruction_out;
write_reg_out <= ww_write_reg_out;
Write_data_out <= ww_Write_data_out;
reg_write_out <= ww_reg_write_out;
reset_stages_out <= ww_reset_stages_out;
sregdest_MEMWB_out <= ww_sregdest_MEMWB_out;
input0_out <= ww_input0_out;
input1_out <= ww_input1_out;
rd1_out_debug <= ww_rd1_out_debug;
rd2_out_debug <= ww_rd2_out_debug;
alu_oper2_out <= ww_alu_oper2_out;
out_fWrite_reg_EXMEM <= ww_out_fWrite_reg_EXMEM;
out_fWrite_reg_MEMWB <= ww_out_fWrite_reg_MEMWB;
out_fRS_IDEX <= ww_out_fRS_IDEX;
out_fRT_IDEX <= ww_out_fRT_IDEX;
ronaldo_mux_pc <= ww_ronaldo_mux_pc;
jal_out <= ww_jal_out;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & sreaddata2_EXMEM(11) & sreaddata2_EXMEM(10) & sreaddata2_EXMEM(9) & sreaddata2_EXMEM(8) & sreaddata2_EXMEM(7) & 
sreaddata2_EXMEM(6) & sreaddata2_EXMEM(5) & sreaddata2_EXMEM(4) & sreaddata2_EXMEM(3) & sreaddata2_EXMEM(2) & sreaddata2_EXMEM(1) & sreaddata2_EXMEM(0));

\mem|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (salumainresult_EXMEM(7) & salumainresult_EXMEM(6) & salumainresult_EXMEM(5) & salumainresult_EXMEM(4) & salumainresult_EXMEM(3) & salumainresult_EXMEM(2));

\mem|altsyncram_component|auto_generated|q_a\(0) <= \mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\mem|altsyncram_component|auto_generated|q_a\(1) <= \mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\mem|altsyncram_component|auto_generated|q_a\(2) <= \mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\mem|altsyncram_component|auto_generated|q_a\(3) <= \mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\mem|altsyncram_component|auto_generated|q_a\(4) <= \mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\mem|altsyncram_component|auto_generated|q_a\(5) <= \mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\mem|altsyncram_component|auto_generated|q_a\(6) <= \mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\mem|altsyncram_component|auto_generated|q_a\(7) <= \mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\mem|altsyncram_component|auto_generated|q_a\(8) <= \mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);
\mem|altsyncram_component|auto_generated|q_a\(9) <= \mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\mem|altsyncram_component|auto_generated|q_a\(10) <= \mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\mem|altsyncram_component|auto_generated|q_a\(11) <= \mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);

\mem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\ <= (sreaddata2_EXMEM(31) & sreaddata2_EXMEM(30) & sreaddata2_EXMEM(29) & sreaddata2_EXMEM(28) & sreaddata2_EXMEM(27) & sreaddata2_EXMEM(26) & sreaddata2_EXMEM(25) & 
sreaddata2_EXMEM(24) & sreaddata2_EXMEM(23) & sreaddata2_EXMEM(22) & sreaddata2_EXMEM(21) & sreaddata2_EXMEM(20) & sreaddata2_EXMEM(19) & sreaddata2_EXMEM(18) & sreaddata2_EXMEM(17) & sreaddata2_EXMEM(16) & sreaddata2_EXMEM(15) & 
sreaddata2_EXMEM(14) & sreaddata2_EXMEM(13) & sreaddata2_EXMEM(12));

\mem|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (salumainresult_EXMEM(7) & salumainresult_EXMEM(6) & salumainresult_EXMEM(5) & salumainresult_EXMEM(4) & salumainresult_EXMEM(3) & salumainresult_EXMEM(2));

\mem|altsyncram_component|auto_generated|q_a\(12) <= \mem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(0);
\mem|altsyncram_component|auto_generated|q_a\(13) <= \mem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(1);
\mem|altsyncram_component|auto_generated|q_a\(14) <= \mem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(2);
\mem|altsyncram_component|auto_generated|q_a\(15) <= \mem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(3);
\mem|altsyncram_component|auto_generated|q_a\(16) <= \mem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(4);
\mem|altsyncram_component|auto_generated|q_a\(17) <= \mem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(5);
\mem|altsyncram_component|auto_generated|q_a\(18) <= \mem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(6);
\mem|altsyncram_component|auto_generated|q_a\(19) <= \mem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(7);
\mem|altsyncram_component|auto_generated|q_a\(20) <= \mem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(8);
\mem|altsyncram_component|auto_generated|q_a\(21) <= \mem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(9);
\mem|altsyncram_component|auto_generated|q_a\(22) <= \mem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(10);
\mem|altsyncram_component|auto_generated|q_a\(23) <= \mem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(11);
\mem|altsyncram_component|auto_generated|q_a\(24) <= \mem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(12);
\mem|altsyncram_component|auto_generated|q_a\(25) <= \mem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(13);
\mem|altsyncram_component|auto_generated|q_a\(26) <= \mem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(14);
\mem|altsyncram_component|auto_generated|q_a\(27) <= \mem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(15);
\mem|altsyncram_component|auto_generated|q_a\(28) <= \mem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(16);
\mem|altsyncram_component|auto_generated|q_a\(29) <= \mem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(17);
\mem|altsyncram_component|auto_generated|q_a\(30) <= \mem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(18);
\mem|altsyncram_component|auto_generated|q_a\(31) <= \mem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(19);

\rom|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\pc_mips|pc_output\(7) & \pc_mips|pc_output\(6) & \pc_mips|pc_output\(5) & \pc_mips|pc_output\(4) & \pc_mips|pc_output\(3) & \pc_mips|pc_output\(2));

\rom|altsyncram_component|auto_generated|q_a\(0) <= \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\rom|altsyncram_component|auto_generated|q_a\(1) <= \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\rom|altsyncram_component|auto_generated|q_a\(2) <= \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\rom|altsyncram_component|auto_generated|q_a\(3) <= \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\rom|altsyncram_component|auto_generated|q_a\(4) <= \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\rom|altsyncram_component|auto_generated|q_a\(5) <= \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\rom|altsyncram_component|auto_generated|q_a\(6) <= \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\rom|altsyncram_component|auto_generated|q_a\(7) <= \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\rom|altsyncram_component|auto_generated|q_a\(8) <= \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);
\rom|altsyncram_component|auto_generated|q_a\(9) <= \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\rom|altsyncram_component|auto_generated|q_a\(10) <= \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\rom|altsyncram_component|auto_generated|q_a\(11) <= \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\rom|altsyncram_component|auto_generated|q_a\(12) <= \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\rom|altsyncram_component|auto_generated|q_a\(13) <= \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);
\rom|altsyncram_component|auto_generated|q_a\(14) <= \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(14);
\rom|altsyncram_component|auto_generated|q_a\(15) <= \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(15);
\rom|altsyncram_component|auto_generated|q_a\(16) <= \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(16);
\rom|altsyncram_component|auto_generated|q_a\(17) <= \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(17);
\rom|altsyncram_component|auto_generated|q_a\(18) <= \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(18);
\rom|altsyncram_component|auto_generated|q_a\(19) <= \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(19);
\rom|altsyncram_component|auto_generated|q_a\(20) <= \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(20);
\rom|altsyncram_component|auto_generated|q_a\(21) <= \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(21);
\rom|altsyncram_component|auto_generated|q_a\(22) <= \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(22);
\rom|altsyncram_component|auto_generated|q_a\(23) <= \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(23);
\rom|altsyncram_component|auto_generated|q_a\(24) <= \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(24);
\rom|altsyncram_component|auto_generated|q_a\(25) <= \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(25);
\rom|altsyncram_component|auto_generated|q_a\(26) <= \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(26);
\rom|altsyncram_component|auto_generated|q_a\(27) <= \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(27);
\rom|altsyncram_component|auto_generated|q_a\(28) <= \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(28);
\rom|altsyncram_component|auto_generated|q_a\(29) <= \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(29);
\rom|altsyncram_component|auto_generated|q_a\(30) <= \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(30);
\rom|altsyncram_component|auto_generated|q_a\(31) <= \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(31);
ALT_INV_smux_branch_input1_EXMEM(6) <= NOT smux_branch_input1_EXMEM(6);
\mux_pc|ALT_INV_output[5]~9_combout\ <= NOT \mux_pc|output[5]~9_combout\;
ALT_INV_smux_branch_input1_EXMEM(5) <= NOT smux_branch_input1_EXMEM(5);
\mux_pc|ALT_INV_output[4]~7_combout\ <= NOT \mux_pc|output[4]~7_combout\;
ALT_INV_smux_branch_input1_EXMEM(4) <= NOT smux_branch_input1_EXMEM(4);
\mux_pc|ALT_INV_output[3]~5_combout\ <= NOT \mux_pc|output[3]~5_combout\;
ALT_INV_smux_branch_input1_EXMEM(3) <= NOT smux_branch_input1_EXMEM(3);
\mux_pc|ALT_INV_output[2]~3_combout\ <= NOT \mux_pc|output[2]~3_combout\;
ALT_INV_smux_branch_input1_EXMEM(2) <= NOT smux_branch_input1_EXMEM(2);
ALT_INV_smux_branch_input1_EXMEM(1) <= NOT smux_branch_input1_EXMEM(1);
\pc_mips|ALT_INV_pc_output\(1) <= NOT \pc_mips|pc_output\(1);
\mux_pc|ALT_INV_output[0]~0_combout\ <= NOT \mux_pc|output[0]~0_combout\;
ALT_INV_smux_branch_input1_EXMEM(0) <= NOT smux_branch_input1_EXMEM(0);
\pc_mips|ALT_INV_pc_output\(0) <= NOT \pc_mips|pc_output\(0);
\mux_alu|ALT_INV_output[31]~56_combout\ <= NOT \mux_alu|output[31]~56_combout\;
\mux_alu|ALT_INV_output[30]~55_combout\ <= NOT \mux_alu|output[30]~55_combout\;
\mux_alu|ALT_INV_output[29]~54_combout\ <= NOT \mux_alu|output[29]~54_combout\;
\mux_alu|ALT_INV_output[28]~53_combout\ <= NOT \mux_alu|output[28]~53_combout\;
\mux_alu|ALT_INV_output[28]~52_combout\ <= NOT \mux_alu|output[28]~52_combout\;
\mux_alu|ALT_INV_output[28]~51_combout\ <= NOT \mux_alu|output[28]~51_combout\;
\mux_alu|ALT_INV_output[27]~50_combout\ <= NOT \mux_alu|output[27]~50_combout\;
\mux_alu|ALT_INV_output[26]~49_combout\ <= NOT \mux_alu|output[26]~49_combout\;
\mux_alu|ALT_INV_output[25]~48_combout\ <= NOT \mux_alu|output[25]~48_combout\;
\mux_alu|ALT_INV_output[23]~47_combout\ <= NOT \mux_alu|output[23]~47_combout\;
\mux_alu|ALT_INV_output[22]~46_combout\ <= NOT \mux_alu|output[22]~46_combout\;
\mux_alu|ALT_INV_output[21]~45_combout\ <= NOT \mux_alu|output[21]~45_combout\;
\mux_alu|ALT_INV_output[20]~44_combout\ <= NOT \mux_alu|output[20]~44_combout\;
\mux_alu|ALT_INV_output[20]~43_combout\ <= NOT \mux_alu|output[20]~43_combout\;
\mux_alu|ALT_INV_output[20]~42_combout\ <= NOT \mux_alu|output[20]~42_combout\;
\mux_alu|ALT_INV_output[19]~41_combout\ <= NOT \mux_alu|output[19]~41_combout\;
\mux_alu|ALT_INV_output[18]~40_combout\ <= NOT \mux_alu|output[18]~40_combout\;
\mux_alu|ALT_INV_output[17]~39_combout\ <= NOT \mux_alu|output[17]~39_combout\;
\mux_alu|ALT_INV_output[16]~38_combout\ <= NOT \mux_alu|output[16]~38_combout\;
\mux_alu|ALT_INV_output[16]~37_combout\ <= NOT \mux_alu|output[16]~37_combout\;
\mux_alu|ALT_INV_output[15]~36_combout\ <= NOT \mux_alu|output[15]~36_combout\;
\mux_alu|ALT_INV_output[15]~35_combout\ <= NOT \mux_alu|output[15]~35_combout\;
\mux_alu|ALT_INV_output[14]~34_combout\ <= NOT \mux_alu|output[14]~34_combout\;
\mux_alu|ALT_INV_output[14]~33_combout\ <= NOT \mux_alu|output[14]~33_combout\;
\mux_alu|ALT_INV_output[14]~32_combout\ <= NOT \mux_alu|output[14]~32_combout\;
\mux_alu|ALT_INV_output[13]~31_combout\ <= NOT \mux_alu|output[13]~31_combout\;
\mux_alu|ALT_INV_output[13]~30_combout\ <= NOT \mux_alu|output[13]~30_combout\;
\mux_alu|ALT_INV_output[13]~29_combout\ <= NOT \mux_alu|output[13]~29_combout\;
\mux_alu|ALT_INV_output[12]~28_combout\ <= NOT \mux_alu|output[12]~28_combout\;
\mux_alu|ALT_INV_output[12]~27_combout\ <= NOT \mux_alu|output[12]~27_combout\;
\mux_alu|ALT_INV_output[11]~26_combout\ <= NOT \mux_alu|output[11]~26_combout\;
\mux_alu|ALT_INV_output[11]~25_combout\ <= NOT \mux_alu|output[11]~25_combout\;
\mux_alu|ALT_INV_output[10]~24_combout\ <= NOT \mux_alu|output[10]~24_combout\;
\mux_alu|ALT_INV_output[10]~23_combout\ <= NOT \mux_alu|output[10]~23_combout\;
\mux_alu|ALT_INV_output[9]~22_combout\ <= NOT \mux_alu|output[9]~22_combout\;
\mux_alu|ALT_INV_output[9]~21_combout\ <= NOT \mux_alu|output[9]~21_combout\;
\mux_alu|ALT_INV_output[8]~20_combout\ <= NOT \mux_alu|output[8]~20_combout\;
\mux_alu|ALT_INV_output[8]~19_combout\ <= NOT \mux_alu|output[8]~19_combout\;
\mux_alu|ALT_INV_output[7]~18_combout\ <= NOT \mux_alu|output[7]~18_combout\;
\mux_alu|ALT_INV_output[7]~17_combout\ <= NOT \mux_alu|output[7]~17_combout\;
\mux_alu|ALT_INV_output[6]~16_combout\ <= NOT \mux_alu|output[6]~16_combout\;
\mux_alu|ALT_INV_output[6]~15_combout\ <= NOT \mux_alu|output[6]~15_combout\;
\mux_alu|ALT_INV_output[5]~14_combout\ <= NOT \mux_alu|output[5]~14_combout\;
\mux_alu|ALT_INV_output[5]~13_combout\ <= NOT \mux_alu|output[5]~13_combout\;
\mux_alu|ALT_INV_output[4]~12_combout\ <= NOT \mux_alu|output[4]~12_combout\;
\mux_alu|ALT_INV_output[4]~11_combout\ <= NOT \mux_alu|output[4]~11_combout\;
\mux_alu|ALT_INV_output[3]~10_combout\ <= NOT \mux_alu|output[3]~10_combout\;
\mux_alu|ALT_INV_output[3]~9_combout\ <= NOT \mux_alu|output[3]~9_combout\;
\mux_alu|ALT_INV_output[2]~8_combout\ <= NOT \mux_alu|output[2]~8_combout\;
\mux_alu|ALT_INV_output[2]~7_combout\ <= NOT \mux_alu|output[2]~7_combout\;
\mux_alu|ALT_INV_output[1]~6_combout\ <= NOT \mux_alu|output[1]~6_combout\;
\mux_alu|ALT_INV_output[1]~5_combout\ <= NOT \mux_alu|output[1]~5_combout\;
\mux_alu|ALT_INV_output[1]~4_combout\ <= NOT \mux_alu|output[1]~4_combout\;
\mux_alu|ALT_INV_output[0]~3_combout\ <= NOT \mux_alu|output[0]~3_combout\;
\mux_alu|ALT_INV_output[0]~2_combout\ <= NOT \mux_alu|output[0]~2_combout\;
\mux_alu|ALT_INV_output[17]~1_combout\ <= NOT \mux_alu|output[17]~1_combout\;
\mux_alu|ALT_INV_output[0]~0_combout\ <= NOT \mux_alu|output[0]~0_combout\;
\forward|ALT_INV_rd2_out[0]~2_combout\ <= NOT \forward|rd2_out[0]~2_combout\;
\forward|ALT_INV_process_0~5_combout\ <= NOT \forward|process_0~5_combout\;
\forward|ALT_INV_process_0~4_combout\ <= NOT \forward|process_0~4_combout\;
\forward|ALT_INV_rd2_out[1]~1_combout\ <= NOT \forward|rd2_out[1]~1_combout\;
\forward|ALT_INV_rd2_out[1]~0_combout\ <= NOT \forward|rd2_out[1]~0_combout\;
\forward|ALT_INV_rd1_out[0]~2_combout\ <= NOT \forward|rd1_out[0]~2_combout\;
\forward|ALT_INV_process_0~3_combout\ <= NOT \forward|process_0~3_combout\;
\forward|ALT_INV_process_0~2_combout\ <= NOT \forward|process_0~2_combout\;
\forward|ALT_INV_rd1_out[1]~1_combout\ <= NOT \forward|rd1_out[1]~1_combout\;
\forward|ALT_INV_rd1_out[1]~0_combout\ <= NOT \forward|rd1_out[1]~0_combout\;
\forward|ALT_INV_process_0~1_combout\ <= NOT \forward|process_0~1_combout\;
\forward|ALT_INV_process_0~0_combout\ <= NOT \forward|process_0~0_combout\;
\ALT_INV_reset_stages~combout\ <= NOT \reset_stages~combout\;
\mux_jal|ALT_INV_output[31]~31_combout\ <= NOT \mux_jal|output[31]~31_combout\;
\mux_jal|ALT_INV_output[30]~30_combout\ <= NOT \mux_jal|output[30]~30_combout\;
\mux_jal|ALT_INV_output[29]~29_combout\ <= NOT \mux_jal|output[29]~29_combout\;
\mux_jal|ALT_INV_output[28]~28_combout\ <= NOT \mux_jal|output[28]~28_combout\;
\mux_jal|ALT_INV_output[27]~27_combout\ <= NOT \mux_jal|output[27]~27_combout\;
\mux_jal|ALT_INV_output[26]~26_combout\ <= NOT \mux_jal|output[26]~26_combout\;
\mux_jal|ALT_INV_output[25]~25_combout\ <= NOT \mux_jal|output[25]~25_combout\;
\mux_jal|ALT_INV_output[24]~24_combout\ <= NOT \mux_jal|output[24]~24_combout\;
\mux_jal|ALT_INV_output[23]~23_combout\ <= NOT \mux_jal|output[23]~23_combout\;
\mux_jal|ALT_INV_output[22]~22_combout\ <= NOT \mux_jal|output[22]~22_combout\;
\mux_jal|ALT_INV_output[21]~21_combout\ <= NOT \mux_jal|output[21]~21_combout\;
\mux_jal|ALT_INV_output[20]~20_combout\ <= NOT \mux_jal|output[20]~20_combout\;
\mux_jal|ALT_INV_output[19]~19_combout\ <= NOT \mux_jal|output[19]~19_combout\;
\mux_jal|ALT_INV_output[18]~18_combout\ <= NOT \mux_jal|output[18]~18_combout\;
\mux_jal|ALT_INV_output[17]~17_combout\ <= NOT \mux_jal|output[17]~17_combout\;
\mux_jal|ALT_INV_output[16]~16_combout\ <= NOT \mux_jal|output[16]~16_combout\;
\mux_jal|ALT_INV_output[15]~15_combout\ <= NOT \mux_jal|output[15]~15_combout\;
\mux_jal|ALT_INV_output[14]~14_combout\ <= NOT \mux_jal|output[14]~14_combout\;
\mux_jal|ALT_INV_output[13]~13_combout\ <= NOT \mux_jal|output[13]~13_combout\;
\mux_jal|ALT_INV_output[12]~12_combout\ <= NOT \mux_jal|output[12]~12_combout\;
\mux_jal|ALT_INV_output[11]~11_combout\ <= NOT \mux_jal|output[11]~11_combout\;
\mux_jal|ALT_INV_output[10]~10_combout\ <= NOT \mux_jal|output[10]~10_combout\;
\mux_jal|ALT_INV_output[9]~9_combout\ <= NOT \mux_jal|output[9]~9_combout\;
\mux_jal|ALT_INV_output[8]~8_combout\ <= NOT \mux_jal|output[8]~8_combout\;
\mux_jal|ALT_INV_output[7]~7_combout\ <= NOT \mux_jal|output[7]~7_combout\;
\mux_jal|ALT_INV_output[6]~6_combout\ <= NOT \mux_jal|output[6]~6_combout\;
\mux_jal|ALT_INV_output[5]~5_combout\ <= NOT \mux_jal|output[5]~5_combout\;
\mux_jal|ALT_INV_output[4]~4_combout\ <= NOT \mux_jal|output[4]~4_combout\;
\mux_jal|ALT_INV_output[3]~3_combout\ <= NOT \mux_jal|output[3]~3_combout\;
\mux_jal|ALT_INV_output[2]~2_combout\ <= NOT \mux_jal|output[2]~2_combout\;
\mux_jal|ALT_INV_output[1]~1_combout\ <= NOT \mux_jal|output[1]~1_combout\;
\mux_jal|ALT_INV_output[0]~0_combout\ <= NOT \mux_jal|output[0]~0_combout\;
\mux_alu|ALT_INV_output[24]~61_combout\ <= NOT \mux_alu|output[24]~61_combout\;
\alu_main|ALT_INV_Mux0~11_combout\ <= NOT \alu_main|Mux0~11_combout\;
\alu_main|ALT_INV_Mux0~7_combout\ <= NOT \alu_main|Mux0~7_combout\;
\alu_main|ALT_INV_Mux3~6_combout\ <= NOT \alu_main|Mux3~6_combout\;
ALT_INV_spc_IFID(27) <= NOT spc_IFID(27);
ALT_INV_spc_IFID(23) <= NOT spc_IFID(23);
ALT_INV_spc_IFID(20) <= NOT spc_IFID(20);
ALT_INV_spc_IFID(19) <= NOT spc_IFID(19);
ALT_INV_spc_IFID(14) <= NOT spc_IFID(14);
ALT_INV_spc_IFID(13) <= NOT spc_IFID(13);
ALT_INV_spc_IFID(10) <= NOT spc_IFID(10);
ALT_INV_spc_IFID(8) <= NOT spc_IFID(8);
ALT_INV_spc_IFID(5) <= NOT spc_IFID(5);
ALT_INV_spc_IFID(0) <= NOT spc_IFID(0);
\rom|altsyncram_component|auto_generated|ALT_INV_q_a\(20) <= NOT \rom|altsyncram_component|auto_generated|q_a\(20);
\rom|altsyncram_component|auto_generated|ALT_INV_q_a\(23) <= NOT \rom|altsyncram_component|auto_generated|q_a\(23);
\rom|altsyncram_component|auto_generated|ALT_INV_q_a\(28) <= NOT \rom|altsyncram_component|auto_generated|q_a\(28);
\alu_main|ALT_INV_Add0~125_sumout\ <= NOT \alu_main|Add0~125_sumout\;
\alu_main|ALT_INV_Add0~121_sumout\ <= NOT \alu_main|Add0~121_sumout\;
\alu_main|ALT_INV_Add0~117_sumout\ <= NOT \alu_main|Add0~117_sumout\;
\alu_main|ALT_INV_Add0~113_sumout\ <= NOT \alu_main|Add0~113_sumout\;
\alu_main|ALT_INV_Add0~109_sumout\ <= NOT \alu_main|Add0~109_sumout\;
\alu_main|ALT_INV_Add0~105_sumout\ <= NOT \alu_main|Add0~105_sumout\;
\alu_main|ALT_INV_Add0~101_sumout\ <= NOT \alu_main|Add0~101_sumout\;
\alu_main|ALT_INV_Add0~97_sumout\ <= NOT \alu_main|Add0~97_sumout\;
\alu_main|ALT_INV_Add0~93_sumout\ <= NOT \alu_main|Add0~93_sumout\;
\alu_main|ALT_INV_Add0~89_sumout\ <= NOT \alu_main|Add0~89_sumout\;
\alu_main|ALT_INV_Add0~85_sumout\ <= NOT \alu_main|Add0~85_sumout\;
\alu_main|ALT_INV_Add0~81_sumout\ <= NOT \alu_main|Add0~81_sumout\;
\alu_main|ALT_INV_Add0~77_sumout\ <= NOT \alu_main|Add0~77_sumout\;
\alu_main|ALT_INV_Add0~73_sumout\ <= NOT \alu_main|Add0~73_sumout\;
\alu_main|ALT_INV_Add0~69_sumout\ <= NOT \alu_main|Add0~69_sumout\;
\alu_main|ALT_INV_Add0~65_sumout\ <= NOT \alu_main|Add0~65_sumout\;
\alu_main|ALT_INV_Add0~61_sumout\ <= NOT \alu_main|Add0~61_sumout\;
\alu_main|ALT_INV_Add0~57_sumout\ <= NOT \alu_main|Add0~57_sumout\;
\alu_main|ALT_INV_Add0~53_sumout\ <= NOT \alu_main|Add0~53_sumout\;
\alu_main|ALT_INV_Add0~49_sumout\ <= NOT \alu_main|Add0~49_sumout\;
\alu_main|ALT_INV_Add0~45_sumout\ <= NOT \alu_main|Add0~45_sumout\;
\alu_main|ALT_INV_Add0~41_sumout\ <= NOT \alu_main|Add0~41_sumout\;
\alu_main|ALT_INV_Add0~37_sumout\ <= NOT \alu_main|Add0~37_sumout\;
\alu_main|ALT_INV_Add0~33_sumout\ <= NOT \alu_main|Add0~33_sumout\;
\alu_main|ALT_INV_Add0~29_sumout\ <= NOT \alu_main|Add0~29_sumout\;
\alu_main|ALT_INV_Add0~25_sumout\ <= NOT \alu_main|Add0~25_sumout\;
\alu_main|ALT_INV_Add0~21_sumout\ <= NOT \alu_main|Add0~21_sumout\;
\alu_main|ALT_INV_Add0~17_sumout\ <= NOT \alu_main|Add0~17_sumout\;
\alu_main|ALT_INV_Add0~13_sumout\ <= NOT \alu_main|Add0~13_sumout\;
\reg_file|ALT_INV_registers[15][0]~q\ <= NOT \reg_file|registers[15][0]~q\;
\reg_file|ALT_INV_registers[14][0]~q\ <= NOT \reg_file|registers[14][0]~q\;
\reg_file|ALT_INV_registers[13][0]~q\ <= NOT \reg_file|registers[13][0]~q\;
\reg_file|ALT_INV_registers[12][0]~q\ <= NOT \reg_file|registers[12][0]~q\;
\ALT_INV_sreaddata2_IDEX~6_combout\ <= NOT \sreaddata2_IDEX~6_combout\;
\reg_file|ALT_INV_registers[3][0]~q\ <= NOT \reg_file|registers[3][0]~q\;
\reg_file|ALT_INV_registers[2][0]~q\ <= NOT \reg_file|registers[2][0]~q\;
\reg_file|ALT_INV_registers[1][0]~q\ <= NOT \reg_file|registers[1][0]~q\;
\reg_file|ALT_INV_registers[0][0]~q\ <= NOT \reg_file|registers[0][0]~q\;
\ALT_INV_sreaddata2_IDEX~5_combout\ <= NOT \sreaddata2_IDEX~5_combout\;
\reg_file|ALT_INV_registers[11][0]~q\ <= NOT \reg_file|registers[11][0]~q\;
\reg_file|ALT_INV_registers[10][0]~q\ <= NOT \reg_file|registers[10][0]~q\;
\reg_file|ALT_INV_registers[9][0]~q\ <= NOT \reg_file|registers[9][0]~q\;
\reg_file|ALT_INV_registers[8][0]~q\ <= NOT \reg_file|registers[8][0]~q\;
\ALT_INV_sreaddata2_IDEX~4_combout\ <= NOT \sreaddata2_IDEX~4_combout\;
\ALT_INV_sreaddata2_IDEX~3_combout\ <= NOT \sreaddata2_IDEX~3_combout\;
\reg_file|ALT_INV_registers[31][0]~q\ <= NOT \reg_file|registers[31][0]~q\;
\reg_file|ALT_INV_registers[27][0]~q\ <= NOT \reg_file|registers[27][0]~q\;
\reg_file|ALT_INV_registers[23][0]~q\ <= NOT \reg_file|registers[23][0]~q\;
\reg_file|ALT_INV_registers[19][0]~q\ <= NOT \reg_file|registers[19][0]~q\;
\ALT_INV_sreaddata2_IDEX~2_combout\ <= NOT \sreaddata2_IDEX~2_combout\;
\reg_file|ALT_INV_registers[30][0]~q\ <= NOT \reg_file|registers[30][0]~q\;
\reg_file|ALT_INV_registers[26][0]~q\ <= NOT \reg_file|registers[26][0]~q\;
\reg_file|ALT_INV_registers[22][0]~q\ <= NOT \reg_file|registers[22][0]~q\;
\reg_file|ALT_INV_registers[18][0]~q\ <= NOT \reg_file|registers[18][0]~q\;
\ALT_INV_sreaddata2_IDEX~1_combout\ <= NOT \sreaddata2_IDEX~1_combout\;
\reg_file|ALT_INV_registers[29][0]~q\ <= NOT \reg_file|registers[29][0]~q\;
\reg_file|ALT_INV_registers[25][0]~q\ <= NOT \reg_file|registers[25][0]~q\;
\reg_file|ALT_INV_registers[21][0]~q\ <= NOT \reg_file|registers[21][0]~q\;
\reg_file|ALT_INV_registers[17][0]~q\ <= NOT \reg_file|registers[17][0]~q\;
\ALT_INV_sreaddata2_IDEX~0_combout\ <= NOT \sreaddata2_IDEX~0_combout\;
\reg_file|ALT_INV_registers[28][0]~q\ <= NOT \reg_file|registers[28][0]~q\;
\reg_file|ALT_INV_registers[24][0]~q\ <= NOT \reg_file|registers[24][0]~q\;
\reg_file|ALT_INV_registers[20][0]~q\ <= NOT \reg_file|registers[20][0]~q\;
\reg_file|ALT_INV_registers[16][0]~q\ <= NOT \reg_file|registers[16][0]~q\;
\alu_main|ALT_INV_Equal0~5_combout\ <= NOT \alu_main|Equal0~5_combout\;
\alu_main|ALT_INV_Equal0~4_combout\ <= NOT \alu_main|Equal0~4_combout\;
\alu_main|ALT_INV_Equal0~3_combout\ <= NOT \alu_main|Equal0~3_combout\;
\alu_main|ALT_INV_Equal0~2_combout\ <= NOT \alu_main|Equal0~2_combout\;
\alu_main|ALT_INV_Equal0~1_combout\ <= NOT \alu_main|Equal0~1_combout\;
\alu_main|ALT_INV_Equal0~0_combout\ <= NOT \alu_main|Equal0~0_combout\;
\ALT_INV_process_8~0_combout\ <= NOT \process_8~0_combout\;
\mux_pc|ALT_INV_output[31]~61_combout\ <= NOT \mux_pc|output[31]~61_combout\;
ALT_INV_smux_branch_input1_EXMEM(31) <= NOT smux_branch_input1_EXMEM(31);
\mux_pc|ALT_INV_output[30]~59_combout\ <= NOT \mux_pc|output[30]~59_combout\;
ALT_INV_smux_branch_input1_EXMEM(30) <= NOT smux_branch_input1_EXMEM(30);
\mux_pc|ALT_INV_output[29]~57_combout\ <= NOT \mux_pc|output[29]~57_combout\;
ALT_INV_smux_branch_input1_EXMEM(29) <= NOT smux_branch_input1_EXMEM(29);
\mux_pc|ALT_INV_output[28]~55_combout\ <= NOT \mux_pc|output[28]~55_combout\;
ALT_INV_smux_branch_input1_EXMEM(28) <= NOT smux_branch_input1_EXMEM(28);
\mux_pc|ALT_INV_output[27]~53_combout\ <= NOT \mux_pc|output[27]~53_combout\;
ALT_INV_smux_branch_input1_EXMEM(27) <= NOT smux_branch_input1_EXMEM(27);
\mux_pc|ALT_INV_output[26]~51_combout\ <= NOT \mux_pc|output[26]~51_combout\;
ALT_INV_smux_branch_input1_EXMEM(26) <= NOT smux_branch_input1_EXMEM(26);
\mux_pc|ALT_INV_output[25]~49_combout\ <= NOT \mux_pc|output[25]~49_combout\;
ALT_INV_smux_branch_input1_EXMEM(25) <= NOT smux_branch_input1_EXMEM(25);
\mux_pc|ALT_INV_output[24]~47_combout\ <= NOT \mux_pc|output[24]~47_combout\;
ALT_INV_smux_branch_input1_EXMEM(24) <= NOT smux_branch_input1_EXMEM(24);
\mux_pc|ALT_INV_output[23]~45_combout\ <= NOT \mux_pc|output[23]~45_combout\;
ALT_INV_smux_branch_input1_EXMEM(23) <= NOT smux_branch_input1_EXMEM(23);
\mux_pc|ALT_INV_output[22]~44_combout\ <= NOT \mux_pc|output[22]~44_combout\;
\mux_pc|ALT_INV_output[22]~43_combout\ <= NOT \mux_pc|output[22]~43_combout\;
ALT_INV_smux_branch_input1_EXMEM(22) <= NOT smux_branch_input1_EXMEM(22);
\mux_pc|ALT_INV_output[21]~41_combout\ <= NOT \mux_pc|output[21]~41_combout\;
ALT_INV_smux_branch_input1_EXMEM(21) <= NOT smux_branch_input1_EXMEM(21);
\mux_pc|ALT_INV_output[20]~39_combout\ <= NOT \mux_pc|output[20]~39_combout\;
ALT_INV_smux_branch_input1_EXMEM(20) <= NOT smux_branch_input1_EXMEM(20);
\mux_pc|ALT_INV_output[19]~37_combout\ <= NOT \mux_pc|output[19]~37_combout\;
ALT_INV_smux_branch_input1_EXMEM(19) <= NOT smux_branch_input1_EXMEM(19);
\mux_pc|ALT_INV_output[18]~35_combout\ <= NOT \mux_pc|output[18]~35_combout\;
ALT_INV_smux_branch_input1_EXMEM(18) <= NOT smux_branch_input1_EXMEM(18);
\mux_pc|ALT_INV_output[17]~33_combout\ <= NOT \mux_pc|output[17]~33_combout\;
ALT_INV_smux_branch_input1_EXMEM(17) <= NOT smux_branch_input1_EXMEM(17);
\mux_pc|ALT_INV_output[16]~31_combout\ <= NOT \mux_pc|output[16]~31_combout\;
ALT_INV_smux_branch_input1_EXMEM(16) <= NOT smux_branch_input1_EXMEM(16);
\mux_pc|ALT_INV_output[15]~29_combout\ <= NOT \mux_pc|output[15]~29_combout\;
ALT_INV_smux_branch_input1_EXMEM(15) <= NOT smux_branch_input1_EXMEM(15);
\mux_pc|ALT_INV_output[14]~27_combout\ <= NOT \mux_pc|output[14]~27_combout\;
ALT_INV_smux_branch_input1_EXMEM(14) <= NOT smux_branch_input1_EXMEM(14);
\mux_pc|ALT_INV_output[13]~25_combout\ <= NOT \mux_pc|output[13]~25_combout\;
ALT_INV_smux_branch_input1_EXMEM(13) <= NOT smux_branch_input1_EXMEM(13);
\mux_pc|ALT_INV_output[12]~23_combout\ <= NOT \mux_pc|output[12]~23_combout\;
ALT_INV_smux_branch_input1_EXMEM(12) <= NOT smux_branch_input1_EXMEM(12);
\mux_pc|ALT_INV_output[11]~21_combout\ <= NOT \mux_pc|output[11]~21_combout\;
ALT_INV_smux_branch_input1_EXMEM(11) <= NOT smux_branch_input1_EXMEM(11);
\mux_pc|ALT_INV_output[10]~19_combout\ <= NOT \mux_pc|output[10]~19_combout\;
ALT_INV_smux_branch_input1_EXMEM(10) <= NOT smux_branch_input1_EXMEM(10);
\mux_pc|ALT_INV_output[9]~17_combout\ <= NOT \mux_pc|output[9]~17_combout\;
ALT_INV_smux_branch_input1_EXMEM(9) <= NOT smux_branch_input1_EXMEM(9);
\mux_pc|ALT_INV_output[8]~15_combout\ <= NOT \mux_pc|output[8]~15_combout\;
ALT_INV_smux_branch_input1_EXMEM(8) <= NOT smux_branch_input1_EXMEM(8);
\mux_pc|ALT_INV_output[7]~13_combout\ <= NOT \mux_pc|output[7]~13_combout\;
ALT_INV_smux_branch_input1_EXMEM(7) <= NOT smux_branch_input1_EXMEM(7);
\mux_pc|ALT_INV_output[6]~11_combout\ <= NOT \mux_pc|output[6]~11_combout\;
\reg_file|ALT_INV_registers[13][3]~q\ <= NOT \reg_file|registers[13][3]~q\;
\reg_file|ALT_INV_registers[12][3]~q\ <= NOT \reg_file|registers[12][3]~q\;
\ALT_INV_sreaddata2_IDEX~39_combout\ <= NOT \sreaddata2_IDEX~39_combout\;
\reg_file|ALT_INV_registers[3][3]~q\ <= NOT \reg_file|registers[3][3]~q\;
\reg_file|ALT_INV_registers[2][3]~q\ <= NOT \reg_file|registers[2][3]~q\;
\reg_file|ALT_INV_registers[1][3]~q\ <= NOT \reg_file|registers[1][3]~q\;
\reg_file|ALT_INV_registers[0][3]~q\ <= NOT \reg_file|registers[0][3]~q\;
\ALT_INV_sreaddata2_IDEX~38_combout\ <= NOT \sreaddata2_IDEX~38_combout\;
\reg_file|ALT_INV_registers[11][3]~q\ <= NOT \reg_file|registers[11][3]~q\;
\reg_file|ALT_INV_registers[10][3]~q\ <= NOT \reg_file|registers[10][3]~q\;
\reg_file|ALT_INV_registers[9][3]~q\ <= NOT \reg_file|registers[9][3]~q\;
\reg_file|ALT_INV_registers[8][3]~q\ <= NOT \reg_file|registers[8][3]~q\;
\ALT_INV_sreaddata2_IDEX~37_combout\ <= NOT \sreaddata2_IDEX~37_combout\;
\ALT_INV_sreaddata2_IDEX~36_combout\ <= NOT \sreaddata2_IDEX~36_combout\;
\reg_file|ALT_INV_registers[31][3]~q\ <= NOT \reg_file|registers[31][3]~q\;
\reg_file|ALT_INV_registers[27][3]~q\ <= NOT \reg_file|registers[27][3]~q\;
\reg_file|ALT_INV_registers[23][3]~q\ <= NOT \reg_file|registers[23][3]~q\;
\reg_file|ALT_INV_registers[19][3]~q\ <= NOT \reg_file|registers[19][3]~q\;
\ALT_INV_sreaddata2_IDEX~35_combout\ <= NOT \sreaddata2_IDEX~35_combout\;
\reg_file|ALT_INV_registers[30][3]~q\ <= NOT \reg_file|registers[30][3]~q\;
\reg_file|ALT_INV_registers[26][3]~q\ <= NOT \reg_file|registers[26][3]~q\;
\reg_file|ALT_INV_registers[22][3]~q\ <= NOT \reg_file|registers[22][3]~q\;
\reg_file|ALT_INV_registers[18][3]~q\ <= NOT \reg_file|registers[18][3]~q\;
\ALT_INV_sreaddata2_IDEX~34_combout\ <= NOT \sreaddata2_IDEX~34_combout\;
\reg_file|ALT_INV_registers[29][3]~q\ <= NOT \reg_file|registers[29][3]~q\;
\reg_file|ALT_INV_registers[25][3]~q\ <= NOT \reg_file|registers[25][3]~q\;
\reg_file|ALT_INV_registers[21][3]~q\ <= NOT \reg_file|registers[21][3]~q\;
\reg_file|ALT_INV_registers[17][3]~q\ <= NOT \reg_file|registers[17][3]~q\;
\ALT_INV_sreaddata2_IDEX~33_combout\ <= NOT \sreaddata2_IDEX~33_combout\;
\reg_file|ALT_INV_registers[28][3]~q\ <= NOT \reg_file|registers[28][3]~q\;
\reg_file|ALT_INV_registers[24][3]~q\ <= NOT \reg_file|registers[24][3]~q\;
\reg_file|ALT_INV_registers[20][3]~q\ <= NOT \reg_file|registers[20][3]~q\;
\reg_file|ALT_INV_registers[16][3]~q\ <= NOT \reg_file|registers[16][3]~q\;
\ALT_INV_sreaddata2_IDEX~31_combout\ <= NOT \sreaddata2_IDEX~31_combout\;
\ALT_INV_sreaddata2_IDEX~30_combout\ <= NOT \sreaddata2_IDEX~30_combout\;
\reg_file|ALT_INV_registers[7][2]~q\ <= NOT \reg_file|registers[7][2]~q\;
\reg_file|ALT_INV_registers[6][2]~q\ <= NOT \reg_file|registers[6][2]~q\;
\reg_file|ALT_INV_registers[5][2]~q\ <= NOT \reg_file|registers[5][2]~q\;
\reg_file|ALT_INV_registers[4][2]~q\ <= NOT \reg_file|registers[4][2]~q\;
\ALT_INV_sreaddata2_IDEX~29_combout\ <= NOT \sreaddata2_IDEX~29_combout\;
\reg_file|ALT_INV_registers[15][2]~q\ <= NOT \reg_file|registers[15][2]~q\;
\reg_file|ALT_INV_registers[14][2]~q\ <= NOT \reg_file|registers[14][2]~q\;
\reg_file|ALT_INV_registers[13][2]~q\ <= NOT \reg_file|registers[13][2]~q\;
\reg_file|ALT_INV_registers[12][2]~q\ <= NOT \reg_file|registers[12][2]~q\;
\ALT_INV_sreaddata2_IDEX~28_combout\ <= NOT \sreaddata2_IDEX~28_combout\;
\reg_file|ALT_INV_registers[3][2]~q\ <= NOT \reg_file|registers[3][2]~q\;
\reg_file|ALT_INV_registers[2][2]~q\ <= NOT \reg_file|registers[2][2]~q\;
\reg_file|ALT_INV_registers[1][2]~q\ <= NOT \reg_file|registers[1][2]~q\;
\reg_file|ALT_INV_registers[0][2]~q\ <= NOT \reg_file|registers[0][2]~q\;
\ALT_INV_sreaddata2_IDEX~27_combout\ <= NOT \sreaddata2_IDEX~27_combout\;
\reg_file|ALT_INV_registers[11][2]~q\ <= NOT \reg_file|registers[11][2]~q\;
\reg_file|ALT_INV_registers[10][2]~q\ <= NOT \reg_file|registers[10][2]~q\;
\reg_file|ALT_INV_registers[9][2]~q\ <= NOT \reg_file|registers[9][2]~q\;
\reg_file|ALT_INV_registers[8][2]~q\ <= NOT \reg_file|registers[8][2]~q\;
\ALT_INV_sreaddata2_IDEX~26_combout\ <= NOT \sreaddata2_IDEX~26_combout\;
\ALT_INV_sreaddata2_IDEX~25_combout\ <= NOT \sreaddata2_IDEX~25_combout\;
\reg_file|ALT_INV_registers[31][2]~q\ <= NOT \reg_file|registers[31][2]~q\;
\reg_file|ALT_INV_registers[27][2]~q\ <= NOT \reg_file|registers[27][2]~q\;
\reg_file|ALT_INV_registers[23][2]~q\ <= NOT \reg_file|registers[23][2]~q\;
\reg_file|ALT_INV_registers[19][2]~q\ <= NOT \reg_file|registers[19][2]~q\;
\ALT_INV_sreaddata2_IDEX~24_combout\ <= NOT \sreaddata2_IDEX~24_combout\;
\reg_file|ALT_INV_registers[30][2]~q\ <= NOT \reg_file|registers[30][2]~q\;
\reg_file|ALT_INV_registers[26][2]~q\ <= NOT \reg_file|registers[26][2]~q\;
\reg_file|ALT_INV_registers[22][2]~q\ <= NOT \reg_file|registers[22][2]~q\;
\reg_file|ALT_INV_registers[18][2]~q\ <= NOT \reg_file|registers[18][2]~q\;
\ALT_INV_sreaddata2_IDEX~23_combout\ <= NOT \sreaddata2_IDEX~23_combout\;
\reg_file|ALT_INV_registers[29][2]~q\ <= NOT \reg_file|registers[29][2]~q\;
\reg_file|ALT_INV_registers[25][2]~q\ <= NOT \reg_file|registers[25][2]~q\;
\reg_file|ALT_INV_registers[21][2]~q\ <= NOT \reg_file|registers[21][2]~q\;
\reg_file|ALT_INV_registers[17][2]~q\ <= NOT \reg_file|registers[17][2]~q\;
\ALT_INV_sreaddata2_IDEX~22_combout\ <= NOT \sreaddata2_IDEX~22_combout\;
\reg_file|ALT_INV_registers[28][2]~q\ <= NOT \reg_file|registers[28][2]~q\;
\reg_file|ALT_INV_registers[24][2]~q\ <= NOT \reg_file|registers[24][2]~q\;
\reg_file|ALT_INV_registers[20][2]~q\ <= NOT \reg_file|registers[20][2]~q\;
\reg_file|ALT_INV_registers[16][2]~q\ <= NOT \reg_file|registers[16][2]~q\;
\ALT_INV_sreaddata2_IDEX~20_combout\ <= NOT \sreaddata2_IDEX~20_combout\;
\ALT_INV_sreaddata2_IDEX~19_combout\ <= NOT \sreaddata2_IDEX~19_combout\;
\reg_file|ALT_INV_registers[7][1]~q\ <= NOT \reg_file|registers[7][1]~q\;
\reg_file|ALT_INV_registers[6][1]~q\ <= NOT \reg_file|registers[6][1]~q\;
\reg_file|ALT_INV_registers[5][1]~q\ <= NOT \reg_file|registers[5][1]~q\;
\reg_file|ALT_INV_registers[4][1]~q\ <= NOT \reg_file|registers[4][1]~q\;
\ALT_INV_sreaddata2_IDEX~18_combout\ <= NOT \sreaddata2_IDEX~18_combout\;
\reg_file|ALT_INV_registers[15][1]~q\ <= NOT \reg_file|registers[15][1]~q\;
\reg_file|ALT_INV_registers[14][1]~q\ <= NOT \reg_file|registers[14][1]~q\;
\reg_file|ALT_INV_registers[13][1]~q\ <= NOT \reg_file|registers[13][1]~q\;
\reg_file|ALT_INV_registers[12][1]~q\ <= NOT \reg_file|registers[12][1]~q\;
\ALT_INV_sreaddata2_IDEX~17_combout\ <= NOT \sreaddata2_IDEX~17_combout\;
\reg_file|ALT_INV_registers[3][1]~q\ <= NOT \reg_file|registers[3][1]~q\;
\reg_file|ALT_INV_registers[2][1]~q\ <= NOT \reg_file|registers[2][1]~q\;
\reg_file|ALT_INV_registers[1][1]~q\ <= NOT \reg_file|registers[1][1]~q\;
\reg_file|ALT_INV_registers[0][1]~q\ <= NOT \reg_file|registers[0][1]~q\;
\ALT_INV_sreaddata2_IDEX~16_combout\ <= NOT \sreaddata2_IDEX~16_combout\;
\reg_file|ALT_INV_registers[11][1]~q\ <= NOT \reg_file|registers[11][1]~q\;
\reg_file|ALT_INV_registers[10][1]~q\ <= NOT \reg_file|registers[10][1]~q\;
\reg_file|ALT_INV_registers[9][1]~q\ <= NOT \reg_file|registers[9][1]~q\;
\reg_file|ALT_INV_registers[8][1]~q\ <= NOT \reg_file|registers[8][1]~q\;
\ALT_INV_sreaddata2_IDEX~15_combout\ <= NOT \sreaddata2_IDEX~15_combout\;
\ALT_INV_sreaddata2_IDEX~14_combout\ <= NOT \sreaddata2_IDEX~14_combout\;
\reg_file|ALT_INV_registers[31][1]~q\ <= NOT \reg_file|registers[31][1]~q\;
\reg_file|ALT_INV_registers[27][1]~q\ <= NOT \reg_file|registers[27][1]~q\;
\reg_file|ALT_INV_registers[23][1]~q\ <= NOT \reg_file|registers[23][1]~q\;
\reg_file|ALT_INV_registers[19][1]~q\ <= NOT \reg_file|registers[19][1]~q\;
\ALT_INV_sreaddata2_IDEX~13_combout\ <= NOT \sreaddata2_IDEX~13_combout\;
\reg_file|ALT_INV_registers[30][1]~q\ <= NOT \reg_file|registers[30][1]~q\;
\reg_file|ALT_INV_registers[26][1]~q\ <= NOT \reg_file|registers[26][1]~q\;
\reg_file|ALT_INV_registers[22][1]~q\ <= NOT \reg_file|registers[22][1]~q\;
\reg_file|ALT_INV_registers[18][1]~q\ <= NOT \reg_file|registers[18][1]~q\;
\ALT_INV_sreaddata2_IDEX~12_combout\ <= NOT \sreaddata2_IDEX~12_combout\;
\reg_file|ALT_INV_registers[29][1]~q\ <= NOT \reg_file|registers[29][1]~q\;
\reg_file|ALT_INV_registers[25][1]~q\ <= NOT \reg_file|registers[25][1]~q\;
\reg_file|ALT_INV_registers[21][1]~q\ <= NOT \reg_file|registers[21][1]~q\;
\reg_file|ALT_INV_registers[17][1]~q\ <= NOT \reg_file|registers[17][1]~q\;
\ALT_INV_sreaddata2_IDEX~11_combout\ <= NOT \sreaddata2_IDEX~11_combout\;
\reg_file|ALT_INV_registers[28][1]~q\ <= NOT \reg_file|registers[28][1]~q\;
\reg_file|ALT_INV_registers[24][1]~q\ <= NOT \reg_file|registers[24][1]~q\;
\reg_file|ALT_INV_registers[20][1]~q\ <= NOT \reg_file|registers[20][1]~q\;
\reg_file|ALT_INV_registers[16][1]~q\ <= NOT \reg_file|registers[16][1]~q\;
\ALT_INV_sreaddata2_IDEX~9_combout\ <= NOT \sreaddata2_IDEX~9_combout\;
\ALT_INV_sreaddata2_IDEX~8_combout\ <= NOT \sreaddata2_IDEX~8_combout\;
\reg_file|ALT_INV_registers[7][0]~q\ <= NOT \reg_file|registers[7][0]~q\;
\reg_file|ALT_INV_registers[6][0]~q\ <= NOT \reg_file|registers[6][0]~q\;
\reg_file|ALT_INV_registers[5][0]~q\ <= NOT \reg_file|registers[5][0]~q\;
\reg_file|ALT_INV_registers[4][0]~q\ <= NOT \reg_file|registers[4][0]~q\;
\ALT_INV_sreaddata2_IDEX~7_combout\ <= NOT \sreaddata2_IDEX~7_combout\;
\ALT_INV_sreaddata2_IDEX~72_combout\ <= NOT \sreaddata2_IDEX~72_combout\;
\reg_file|ALT_INV_registers[3][6]~q\ <= NOT \reg_file|registers[3][6]~q\;
\reg_file|ALT_INV_registers[2][6]~q\ <= NOT \reg_file|registers[2][6]~q\;
\reg_file|ALT_INV_registers[1][6]~q\ <= NOT \reg_file|registers[1][6]~q\;
\reg_file|ALT_INV_registers[0][6]~q\ <= NOT \reg_file|registers[0][6]~q\;
\ALT_INV_sreaddata2_IDEX~71_combout\ <= NOT \sreaddata2_IDEX~71_combout\;
\reg_file|ALT_INV_registers[11][6]~q\ <= NOT \reg_file|registers[11][6]~q\;
\reg_file|ALT_INV_registers[10][6]~q\ <= NOT \reg_file|registers[10][6]~q\;
\reg_file|ALT_INV_registers[9][6]~q\ <= NOT \reg_file|registers[9][6]~q\;
\reg_file|ALT_INV_registers[8][6]~q\ <= NOT \reg_file|registers[8][6]~q\;
\ALT_INV_sreaddata2_IDEX~70_combout\ <= NOT \sreaddata2_IDEX~70_combout\;
\ALT_INV_sreaddata2_IDEX~69_combout\ <= NOT \sreaddata2_IDEX~69_combout\;
\reg_file|ALT_INV_registers[31][6]~q\ <= NOT \reg_file|registers[31][6]~q\;
\reg_file|ALT_INV_registers[27][6]~q\ <= NOT \reg_file|registers[27][6]~q\;
\reg_file|ALT_INV_registers[23][6]~q\ <= NOT \reg_file|registers[23][6]~q\;
\reg_file|ALT_INV_registers[19][6]~q\ <= NOT \reg_file|registers[19][6]~q\;
\ALT_INV_sreaddata2_IDEX~68_combout\ <= NOT \sreaddata2_IDEX~68_combout\;
\reg_file|ALT_INV_registers[30][6]~q\ <= NOT \reg_file|registers[30][6]~q\;
\reg_file|ALT_INV_registers[26][6]~q\ <= NOT \reg_file|registers[26][6]~q\;
\reg_file|ALT_INV_registers[22][6]~q\ <= NOT \reg_file|registers[22][6]~q\;
\reg_file|ALT_INV_registers[18][6]~q\ <= NOT \reg_file|registers[18][6]~q\;
\ALT_INV_sreaddata2_IDEX~67_combout\ <= NOT \sreaddata2_IDEX~67_combout\;
\reg_file|ALT_INV_registers[29][6]~q\ <= NOT \reg_file|registers[29][6]~q\;
\reg_file|ALT_INV_registers[25][6]~q\ <= NOT \reg_file|registers[25][6]~q\;
\reg_file|ALT_INV_registers[21][6]~q\ <= NOT \reg_file|registers[21][6]~q\;
\reg_file|ALT_INV_registers[17][6]~q\ <= NOT \reg_file|registers[17][6]~q\;
\ALT_INV_sreaddata2_IDEX~66_combout\ <= NOT \sreaddata2_IDEX~66_combout\;
\reg_file|ALT_INV_registers[28][6]~q\ <= NOT \reg_file|registers[28][6]~q\;
\reg_file|ALT_INV_registers[24][6]~q\ <= NOT \reg_file|registers[24][6]~q\;
\reg_file|ALT_INV_registers[20][6]~q\ <= NOT \reg_file|registers[20][6]~q\;
\reg_file|ALT_INV_registers[16][6]~q\ <= NOT \reg_file|registers[16][6]~q\;
\ALT_INV_sreaddata2_IDEX~64_combout\ <= NOT \sreaddata2_IDEX~64_combout\;
\ALT_INV_sreaddata2_IDEX~63_combout\ <= NOT \sreaddata2_IDEX~63_combout\;
\reg_file|ALT_INV_registers[7][5]~q\ <= NOT \reg_file|registers[7][5]~q\;
\reg_file|ALT_INV_registers[6][5]~q\ <= NOT \reg_file|registers[6][5]~q\;
\reg_file|ALT_INV_registers[5][5]~q\ <= NOT \reg_file|registers[5][5]~q\;
\reg_file|ALT_INV_registers[4][5]~q\ <= NOT \reg_file|registers[4][5]~q\;
\ALT_INV_sreaddata2_IDEX~62_combout\ <= NOT \sreaddata2_IDEX~62_combout\;
\reg_file|ALT_INV_registers[15][5]~q\ <= NOT \reg_file|registers[15][5]~q\;
\reg_file|ALT_INV_registers[14][5]~q\ <= NOT \reg_file|registers[14][5]~q\;
\reg_file|ALT_INV_registers[13][5]~q\ <= NOT \reg_file|registers[13][5]~q\;
\reg_file|ALT_INV_registers[12][5]~q\ <= NOT \reg_file|registers[12][5]~q\;
\ALT_INV_sreaddata2_IDEX~61_combout\ <= NOT \sreaddata2_IDEX~61_combout\;
\reg_file|ALT_INV_registers[3][5]~q\ <= NOT \reg_file|registers[3][5]~q\;
\reg_file|ALT_INV_registers[2][5]~q\ <= NOT \reg_file|registers[2][5]~q\;
\reg_file|ALT_INV_registers[1][5]~q\ <= NOT \reg_file|registers[1][5]~q\;
\reg_file|ALT_INV_registers[0][5]~q\ <= NOT \reg_file|registers[0][5]~q\;
\ALT_INV_sreaddata2_IDEX~60_combout\ <= NOT \sreaddata2_IDEX~60_combout\;
\reg_file|ALT_INV_registers[11][5]~q\ <= NOT \reg_file|registers[11][5]~q\;
\reg_file|ALT_INV_registers[10][5]~q\ <= NOT \reg_file|registers[10][5]~q\;
\reg_file|ALT_INV_registers[9][5]~q\ <= NOT \reg_file|registers[9][5]~q\;
\reg_file|ALT_INV_registers[8][5]~q\ <= NOT \reg_file|registers[8][5]~q\;
\ALT_INV_sreaddata2_IDEX~59_combout\ <= NOT \sreaddata2_IDEX~59_combout\;
\ALT_INV_sreaddata2_IDEX~58_combout\ <= NOT \sreaddata2_IDEX~58_combout\;
\reg_file|ALT_INV_registers[31][5]~q\ <= NOT \reg_file|registers[31][5]~q\;
\reg_file|ALT_INV_registers[27][5]~q\ <= NOT \reg_file|registers[27][5]~q\;
\reg_file|ALT_INV_registers[23][5]~q\ <= NOT \reg_file|registers[23][5]~q\;
\reg_file|ALT_INV_registers[19][5]~q\ <= NOT \reg_file|registers[19][5]~q\;
\ALT_INV_sreaddata2_IDEX~57_combout\ <= NOT \sreaddata2_IDEX~57_combout\;
\reg_file|ALT_INV_registers[30][5]~q\ <= NOT \reg_file|registers[30][5]~q\;
\reg_file|ALT_INV_registers[26][5]~q\ <= NOT \reg_file|registers[26][5]~q\;
\reg_file|ALT_INV_registers[22][5]~q\ <= NOT \reg_file|registers[22][5]~q\;
\reg_file|ALT_INV_registers[18][5]~q\ <= NOT \reg_file|registers[18][5]~q\;
\ALT_INV_sreaddata2_IDEX~56_combout\ <= NOT \sreaddata2_IDEX~56_combout\;
\reg_file|ALT_INV_registers[29][5]~q\ <= NOT \reg_file|registers[29][5]~q\;
\reg_file|ALT_INV_registers[25][5]~q\ <= NOT \reg_file|registers[25][5]~q\;
\reg_file|ALT_INV_registers[21][5]~q\ <= NOT \reg_file|registers[21][5]~q\;
\reg_file|ALT_INV_registers[17][5]~q\ <= NOT \reg_file|registers[17][5]~q\;
\ALT_INV_sreaddata2_IDEX~55_combout\ <= NOT \sreaddata2_IDEX~55_combout\;
\reg_file|ALT_INV_registers[28][5]~q\ <= NOT \reg_file|registers[28][5]~q\;
\reg_file|ALT_INV_registers[24][5]~q\ <= NOT \reg_file|registers[24][5]~q\;
\reg_file|ALT_INV_registers[20][5]~q\ <= NOT \reg_file|registers[20][5]~q\;
\reg_file|ALT_INV_registers[16][5]~q\ <= NOT \reg_file|registers[16][5]~q\;
\ALT_INV_sreaddata2_IDEX~53_combout\ <= NOT \sreaddata2_IDEX~53_combout\;
\ALT_INV_sreaddata2_IDEX~52_combout\ <= NOT \sreaddata2_IDEX~52_combout\;
\reg_file|ALT_INV_registers[7][4]~q\ <= NOT \reg_file|registers[7][4]~q\;
\reg_file|ALT_INV_registers[6][4]~q\ <= NOT \reg_file|registers[6][4]~q\;
\reg_file|ALT_INV_registers[5][4]~q\ <= NOT \reg_file|registers[5][4]~q\;
\reg_file|ALT_INV_registers[4][4]~q\ <= NOT \reg_file|registers[4][4]~q\;
\ALT_INV_sreaddata2_IDEX~51_combout\ <= NOT \sreaddata2_IDEX~51_combout\;
\reg_file|ALT_INV_registers[15][4]~q\ <= NOT \reg_file|registers[15][4]~q\;
\reg_file|ALT_INV_registers[14][4]~q\ <= NOT \reg_file|registers[14][4]~q\;
\reg_file|ALT_INV_registers[13][4]~q\ <= NOT \reg_file|registers[13][4]~q\;
\reg_file|ALT_INV_registers[12][4]~q\ <= NOT \reg_file|registers[12][4]~q\;
\ALT_INV_sreaddata2_IDEX~50_combout\ <= NOT \sreaddata2_IDEX~50_combout\;
\reg_file|ALT_INV_registers[3][4]~q\ <= NOT \reg_file|registers[3][4]~q\;
\reg_file|ALT_INV_registers[2][4]~q\ <= NOT \reg_file|registers[2][4]~q\;
\reg_file|ALT_INV_registers[1][4]~q\ <= NOT \reg_file|registers[1][4]~q\;
\reg_file|ALT_INV_registers[0][4]~q\ <= NOT \reg_file|registers[0][4]~q\;
\ALT_INV_sreaddata2_IDEX~49_combout\ <= NOT \sreaddata2_IDEX~49_combout\;
\reg_file|ALT_INV_registers[11][4]~q\ <= NOT \reg_file|registers[11][4]~q\;
\reg_file|ALT_INV_registers[10][4]~q\ <= NOT \reg_file|registers[10][4]~q\;
\reg_file|ALT_INV_registers[9][4]~q\ <= NOT \reg_file|registers[9][4]~q\;
\reg_file|ALT_INV_registers[8][4]~q\ <= NOT \reg_file|registers[8][4]~q\;
\ALT_INV_sreaddata2_IDEX~48_combout\ <= NOT \sreaddata2_IDEX~48_combout\;
\ALT_INV_sreaddata2_IDEX~47_combout\ <= NOT \sreaddata2_IDEX~47_combout\;
\reg_file|ALT_INV_registers[31][4]~q\ <= NOT \reg_file|registers[31][4]~q\;
\reg_file|ALT_INV_registers[27][4]~q\ <= NOT \reg_file|registers[27][4]~q\;
\reg_file|ALT_INV_registers[23][4]~q\ <= NOT \reg_file|registers[23][4]~q\;
\reg_file|ALT_INV_registers[19][4]~q\ <= NOT \reg_file|registers[19][4]~q\;
\ALT_INV_sreaddata2_IDEX~46_combout\ <= NOT \sreaddata2_IDEX~46_combout\;
\reg_file|ALT_INV_registers[30][4]~q\ <= NOT \reg_file|registers[30][4]~q\;
\reg_file|ALT_INV_registers[26][4]~q\ <= NOT \reg_file|registers[26][4]~q\;
\reg_file|ALT_INV_registers[22][4]~q\ <= NOT \reg_file|registers[22][4]~q\;
\reg_file|ALT_INV_registers[18][4]~q\ <= NOT \reg_file|registers[18][4]~q\;
\ALT_INV_sreaddata2_IDEX~45_combout\ <= NOT \sreaddata2_IDEX~45_combout\;
\reg_file|ALT_INV_registers[29][4]~q\ <= NOT \reg_file|registers[29][4]~q\;
\reg_file|ALT_INV_registers[25][4]~q\ <= NOT \reg_file|registers[25][4]~q\;
\reg_file|ALT_INV_registers[21][4]~q\ <= NOT \reg_file|registers[21][4]~q\;
\reg_file|ALT_INV_registers[17][4]~q\ <= NOT \reg_file|registers[17][4]~q\;
\ALT_INV_sreaddata2_IDEX~44_combout\ <= NOT \sreaddata2_IDEX~44_combout\;
\reg_file|ALT_INV_registers[28][4]~q\ <= NOT \reg_file|registers[28][4]~q\;
\reg_file|ALT_INV_registers[24][4]~q\ <= NOT \reg_file|registers[24][4]~q\;
\reg_file|ALT_INV_registers[20][4]~q\ <= NOT \reg_file|registers[20][4]~q\;
\reg_file|ALT_INV_registers[16][4]~q\ <= NOT \reg_file|registers[16][4]~q\;
\ALT_INV_sreaddata2_IDEX~42_combout\ <= NOT \sreaddata2_IDEX~42_combout\;
\ALT_INV_sreaddata2_IDEX~41_combout\ <= NOT \sreaddata2_IDEX~41_combout\;
\reg_file|ALT_INV_registers[7][3]~q\ <= NOT \reg_file|registers[7][3]~q\;
\reg_file|ALT_INV_registers[6][3]~q\ <= NOT \reg_file|registers[6][3]~q\;
\reg_file|ALT_INV_registers[5][3]~q\ <= NOT \reg_file|registers[5][3]~q\;
\reg_file|ALT_INV_registers[4][3]~q\ <= NOT \reg_file|registers[4][3]~q\;
\ALT_INV_sreaddata2_IDEX~40_combout\ <= NOT \sreaddata2_IDEX~40_combout\;
\reg_file|ALT_INV_registers[15][3]~q\ <= NOT \reg_file|registers[15][3]~q\;
\reg_file|ALT_INV_registers[14][3]~q\ <= NOT \reg_file|registers[14][3]~q\;
\reg_file|ALT_INV_registers[2][9]~q\ <= NOT \reg_file|registers[2][9]~q\;
\reg_file|ALT_INV_registers[1][9]~q\ <= NOT \reg_file|registers[1][9]~q\;
\reg_file|ALT_INV_registers[0][9]~q\ <= NOT \reg_file|registers[0][9]~q\;
\ALT_INV_sreaddata2_IDEX~104_combout\ <= NOT \sreaddata2_IDEX~104_combout\;
\reg_file|ALT_INV_registers[11][9]~q\ <= NOT \reg_file|registers[11][9]~q\;
\reg_file|ALT_INV_registers[10][9]~q\ <= NOT \reg_file|registers[10][9]~q\;
\reg_file|ALT_INV_registers[9][9]~q\ <= NOT \reg_file|registers[9][9]~q\;
\reg_file|ALT_INV_registers[8][9]~q\ <= NOT \reg_file|registers[8][9]~q\;
\ALT_INV_sreaddata2_IDEX~103_combout\ <= NOT \sreaddata2_IDEX~103_combout\;
\ALT_INV_sreaddata2_IDEX~102_combout\ <= NOT \sreaddata2_IDEX~102_combout\;
\reg_file|ALT_INV_registers[31][9]~q\ <= NOT \reg_file|registers[31][9]~q\;
\reg_file|ALT_INV_registers[27][9]~q\ <= NOT \reg_file|registers[27][9]~q\;
\reg_file|ALT_INV_registers[23][9]~q\ <= NOT \reg_file|registers[23][9]~q\;
\reg_file|ALT_INV_registers[19][9]~q\ <= NOT \reg_file|registers[19][9]~q\;
\ALT_INV_sreaddata2_IDEX~101_combout\ <= NOT \sreaddata2_IDEX~101_combout\;
\reg_file|ALT_INV_registers[30][9]~q\ <= NOT \reg_file|registers[30][9]~q\;
\reg_file|ALT_INV_registers[26][9]~q\ <= NOT \reg_file|registers[26][9]~q\;
\reg_file|ALT_INV_registers[22][9]~q\ <= NOT \reg_file|registers[22][9]~q\;
\reg_file|ALT_INV_registers[18][9]~q\ <= NOT \reg_file|registers[18][9]~q\;
\ALT_INV_sreaddata2_IDEX~100_combout\ <= NOT \sreaddata2_IDEX~100_combout\;
\reg_file|ALT_INV_registers[29][9]~q\ <= NOT \reg_file|registers[29][9]~q\;
\reg_file|ALT_INV_registers[25][9]~q\ <= NOT \reg_file|registers[25][9]~q\;
\reg_file|ALT_INV_registers[21][9]~q\ <= NOT \reg_file|registers[21][9]~q\;
\reg_file|ALT_INV_registers[17][9]~q\ <= NOT \reg_file|registers[17][9]~q\;
\ALT_INV_sreaddata2_IDEX~99_combout\ <= NOT \sreaddata2_IDEX~99_combout\;
\reg_file|ALT_INV_registers[28][9]~q\ <= NOT \reg_file|registers[28][9]~q\;
\reg_file|ALT_INV_registers[24][9]~q\ <= NOT \reg_file|registers[24][9]~q\;
\reg_file|ALT_INV_registers[20][9]~q\ <= NOT \reg_file|registers[20][9]~q\;
\reg_file|ALT_INV_registers[16][9]~q\ <= NOT \reg_file|registers[16][9]~q\;
\ALT_INV_sreaddata2_IDEX~97_combout\ <= NOT \sreaddata2_IDEX~97_combout\;
\ALT_INV_sreaddata2_IDEX~96_combout\ <= NOT \sreaddata2_IDEX~96_combout\;
\reg_file|ALT_INV_registers[7][8]~q\ <= NOT \reg_file|registers[7][8]~q\;
\reg_file|ALT_INV_registers[6][8]~q\ <= NOT \reg_file|registers[6][8]~q\;
\reg_file|ALT_INV_registers[5][8]~q\ <= NOT \reg_file|registers[5][8]~q\;
\reg_file|ALT_INV_registers[4][8]~q\ <= NOT \reg_file|registers[4][8]~q\;
\ALT_INV_sreaddata2_IDEX~95_combout\ <= NOT \sreaddata2_IDEX~95_combout\;
\reg_file|ALT_INV_registers[15][8]~q\ <= NOT \reg_file|registers[15][8]~q\;
\reg_file|ALT_INV_registers[14][8]~q\ <= NOT \reg_file|registers[14][8]~q\;
\reg_file|ALT_INV_registers[13][8]~q\ <= NOT \reg_file|registers[13][8]~q\;
\reg_file|ALT_INV_registers[12][8]~q\ <= NOT \reg_file|registers[12][8]~q\;
\ALT_INV_sreaddata2_IDEX~94_combout\ <= NOT \sreaddata2_IDEX~94_combout\;
\reg_file|ALT_INV_registers[3][8]~q\ <= NOT \reg_file|registers[3][8]~q\;
\reg_file|ALT_INV_registers[2][8]~q\ <= NOT \reg_file|registers[2][8]~q\;
\reg_file|ALT_INV_registers[1][8]~q\ <= NOT \reg_file|registers[1][8]~q\;
\reg_file|ALT_INV_registers[0][8]~q\ <= NOT \reg_file|registers[0][8]~q\;
\ALT_INV_sreaddata2_IDEX~93_combout\ <= NOT \sreaddata2_IDEX~93_combout\;
\reg_file|ALT_INV_registers[11][8]~q\ <= NOT \reg_file|registers[11][8]~q\;
\reg_file|ALT_INV_registers[10][8]~q\ <= NOT \reg_file|registers[10][8]~q\;
\reg_file|ALT_INV_registers[9][8]~q\ <= NOT \reg_file|registers[9][8]~q\;
\reg_file|ALT_INV_registers[8][8]~q\ <= NOT \reg_file|registers[8][8]~q\;
\ALT_INV_sreaddata2_IDEX~92_combout\ <= NOT \sreaddata2_IDEX~92_combout\;
\ALT_INV_sreaddata2_IDEX~91_combout\ <= NOT \sreaddata2_IDEX~91_combout\;
\reg_file|ALT_INV_registers[31][8]~q\ <= NOT \reg_file|registers[31][8]~q\;
\reg_file|ALT_INV_registers[27][8]~q\ <= NOT \reg_file|registers[27][8]~q\;
\reg_file|ALT_INV_registers[23][8]~q\ <= NOT \reg_file|registers[23][8]~q\;
\reg_file|ALT_INV_registers[19][8]~q\ <= NOT \reg_file|registers[19][8]~q\;
\ALT_INV_sreaddata2_IDEX~90_combout\ <= NOT \sreaddata2_IDEX~90_combout\;
\reg_file|ALT_INV_registers[30][8]~q\ <= NOT \reg_file|registers[30][8]~q\;
\reg_file|ALT_INV_registers[26][8]~q\ <= NOT \reg_file|registers[26][8]~q\;
\reg_file|ALT_INV_registers[22][8]~q\ <= NOT \reg_file|registers[22][8]~q\;
\reg_file|ALT_INV_registers[18][8]~q\ <= NOT \reg_file|registers[18][8]~q\;
\ALT_INV_sreaddata2_IDEX~89_combout\ <= NOT \sreaddata2_IDEX~89_combout\;
\reg_file|ALT_INV_registers[29][8]~q\ <= NOT \reg_file|registers[29][8]~q\;
\reg_file|ALT_INV_registers[25][8]~q\ <= NOT \reg_file|registers[25][8]~q\;
\reg_file|ALT_INV_registers[21][8]~q\ <= NOT \reg_file|registers[21][8]~q\;
\reg_file|ALT_INV_registers[17][8]~q\ <= NOT \reg_file|registers[17][8]~q\;
\ALT_INV_sreaddata2_IDEX~88_combout\ <= NOT \sreaddata2_IDEX~88_combout\;
\reg_file|ALT_INV_registers[28][8]~q\ <= NOT \reg_file|registers[28][8]~q\;
\reg_file|ALT_INV_registers[24][8]~q\ <= NOT \reg_file|registers[24][8]~q\;
\reg_file|ALT_INV_registers[20][8]~q\ <= NOT \reg_file|registers[20][8]~q\;
\reg_file|ALT_INV_registers[16][8]~q\ <= NOT \reg_file|registers[16][8]~q\;
\ALT_INV_sreaddata2_IDEX~86_combout\ <= NOT \sreaddata2_IDEX~86_combout\;
\ALT_INV_sreaddata2_IDEX~85_combout\ <= NOT \sreaddata2_IDEX~85_combout\;
\reg_file|ALT_INV_registers[7][7]~q\ <= NOT \reg_file|registers[7][7]~q\;
\reg_file|ALT_INV_registers[6][7]~q\ <= NOT \reg_file|registers[6][7]~q\;
\reg_file|ALT_INV_registers[5][7]~q\ <= NOT \reg_file|registers[5][7]~q\;
\reg_file|ALT_INV_registers[4][7]~q\ <= NOT \reg_file|registers[4][7]~q\;
\ALT_INV_sreaddata2_IDEX~84_combout\ <= NOT \sreaddata2_IDEX~84_combout\;
\reg_file|ALT_INV_registers[15][7]~q\ <= NOT \reg_file|registers[15][7]~q\;
\reg_file|ALT_INV_registers[14][7]~q\ <= NOT \reg_file|registers[14][7]~q\;
\reg_file|ALT_INV_registers[13][7]~q\ <= NOT \reg_file|registers[13][7]~q\;
\reg_file|ALT_INV_registers[12][7]~q\ <= NOT \reg_file|registers[12][7]~q\;
\ALT_INV_sreaddata2_IDEX~83_combout\ <= NOT \sreaddata2_IDEX~83_combout\;
\reg_file|ALT_INV_registers[3][7]~q\ <= NOT \reg_file|registers[3][7]~q\;
\reg_file|ALT_INV_registers[2][7]~q\ <= NOT \reg_file|registers[2][7]~q\;
\reg_file|ALT_INV_registers[1][7]~q\ <= NOT \reg_file|registers[1][7]~q\;
\reg_file|ALT_INV_registers[0][7]~q\ <= NOT \reg_file|registers[0][7]~q\;
\ALT_INV_sreaddata2_IDEX~82_combout\ <= NOT \sreaddata2_IDEX~82_combout\;
\reg_file|ALT_INV_registers[11][7]~q\ <= NOT \reg_file|registers[11][7]~q\;
\reg_file|ALT_INV_registers[10][7]~q\ <= NOT \reg_file|registers[10][7]~q\;
\reg_file|ALT_INV_registers[9][7]~q\ <= NOT \reg_file|registers[9][7]~q\;
\reg_file|ALT_INV_registers[8][7]~q\ <= NOT \reg_file|registers[8][7]~q\;
\ALT_INV_sreaddata2_IDEX~81_combout\ <= NOT \sreaddata2_IDEX~81_combout\;
\ALT_INV_sreaddata2_IDEX~80_combout\ <= NOT \sreaddata2_IDEX~80_combout\;
\reg_file|ALT_INV_registers[31][7]~q\ <= NOT \reg_file|registers[31][7]~q\;
\reg_file|ALT_INV_registers[27][7]~q\ <= NOT \reg_file|registers[27][7]~q\;
\reg_file|ALT_INV_registers[23][7]~q\ <= NOT \reg_file|registers[23][7]~q\;
\reg_file|ALT_INV_registers[19][7]~q\ <= NOT \reg_file|registers[19][7]~q\;
\ALT_INV_sreaddata2_IDEX~79_combout\ <= NOT \sreaddata2_IDEX~79_combout\;
\reg_file|ALT_INV_registers[30][7]~q\ <= NOT \reg_file|registers[30][7]~q\;
\reg_file|ALT_INV_registers[26][7]~q\ <= NOT \reg_file|registers[26][7]~q\;
\reg_file|ALT_INV_registers[22][7]~q\ <= NOT \reg_file|registers[22][7]~q\;
\reg_file|ALT_INV_registers[18][7]~q\ <= NOT \reg_file|registers[18][7]~q\;
\ALT_INV_sreaddata2_IDEX~78_combout\ <= NOT \sreaddata2_IDEX~78_combout\;
\reg_file|ALT_INV_registers[29][7]~q\ <= NOT \reg_file|registers[29][7]~q\;
\reg_file|ALT_INV_registers[25][7]~q\ <= NOT \reg_file|registers[25][7]~q\;
\reg_file|ALT_INV_registers[21][7]~q\ <= NOT \reg_file|registers[21][7]~q\;
\reg_file|ALT_INV_registers[17][7]~q\ <= NOT \reg_file|registers[17][7]~q\;
\ALT_INV_sreaddata2_IDEX~77_combout\ <= NOT \sreaddata2_IDEX~77_combout\;
\reg_file|ALT_INV_registers[28][7]~q\ <= NOT \reg_file|registers[28][7]~q\;
\reg_file|ALT_INV_registers[24][7]~q\ <= NOT \reg_file|registers[24][7]~q\;
\reg_file|ALT_INV_registers[20][7]~q\ <= NOT \reg_file|registers[20][7]~q\;
\reg_file|ALT_INV_registers[16][7]~q\ <= NOT \reg_file|registers[16][7]~q\;
\ALT_INV_sreaddata2_IDEX~75_combout\ <= NOT \sreaddata2_IDEX~75_combout\;
\ALT_INV_sreaddata2_IDEX~74_combout\ <= NOT \sreaddata2_IDEX~74_combout\;
\reg_file|ALT_INV_registers[7][6]~q\ <= NOT \reg_file|registers[7][6]~q\;
\reg_file|ALT_INV_registers[6][6]~q\ <= NOT \reg_file|registers[6][6]~q\;
\reg_file|ALT_INV_registers[5][6]~q\ <= NOT \reg_file|registers[5][6]~q\;
\reg_file|ALT_INV_registers[4][6]~q\ <= NOT \reg_file|registers[4][6]~q\;
\ALT_INV_sreaddata2_IDEX~73_combout\ <= NOT \sreaddata2_IDEX~73_combout\;
\reg_file|ALT_INV_registers[15][6]~q\ <= NOT \reg_file|registers[15][6]~q\;
\reg_file|ALT_INV_registers[14][6]~q\ <= NOT \reg_file|registers[14][6]~q\;
\reg_file|ALT_INV_registers[13][6]~q\ <= NOT \reg_file|registers[13][6]~q\;
\reg_file|ALT_INV_registers[12][6]~q\ <= NOT \reg_file|registers[12][6]~q\;
\reg_file|ALT_INV_registers[0][12]~q\ <= NOT \reg_file|registers[0][12]~q\;
\ALT_INV_sreaddata2_IDEX~137_combout\ <= NOT \sreaddata2_IDEX~137_combout\;
\reg_file|ALT_INV_registers[11][12]~q\ <= NOT \reg_file|registers[11][12]~q\;
\reg_file|ALT_INV_registers[10][12]~q\ <= NOT \reg_file|registers[10][12]~q\;
\reg_file|ALT_INV_registers[9][12]~q\ <= NOT \reg_file|registers[9][12]~q\;
\reg_file|ALT_INV_registers[8][12]~q\ <= NOT \reg_file|registers[8][12]~q\;
\ALT_INV_sreaddata2_IDEX~136_combout\ <= NOT \sreaddata2_IDEX~136_combout\;
\ALT_INV_sreaddata2_IDEX~135_combout\ <= NOT \sreaddata2_IDEX~135_combout\;
\reg_file|ALT_INV_registers[31][12]~q\ <= NOT \reg_file|registers[31][12]~q\;
\reg_file|ALT_INV_registers[27][12]~q\ <= NOT \reg_file|registers[27][12]~q\;
\reg_file|ALT_INV_registers[23][12]~q\ <= NOT \reg_file|registers[23][12]~q\;
\reg_file|ALT_INV_registers[19][12]~q\ <= NOT \reg_file|registers[19][12]~q\;
\ALT_INV_sreaddata2_IDEX~134_combout\ <= NOT \sreaddata2_IDEX~134_combout\;
\reg_file|ALT_INV_registers[30][12]~q\ <= NOT \reg_file|registers[30][12]~q\;
\reg_file|ALT_INV_registers[26][12]~q\ <= NOT \reg_file|registers[26][12]~q\;
\reg_file|ALT_INV_registers[22][12]~q\ <= NOT \reg_file|registers[22][12]~q\;
\reg_file|ALT_INV_registers[18][12]~q\ <= NOT \reg_file|registers[18][12]~q\;
\ALT_INV_sreaddata2_IDEX~133_combout\ <= NOT \sreaddata2_IDEX~133_combout\;
\reg_file|ALT_INV_registers[29][12]~q\ <= NOT \reg_file|registers[29][12]~q\;
\reg_file|ALT_INV_registers[25][12]~q\ <= NOT \reg_file|registers[25][12]~q\;
\reg_file|ALT_INV_registers[21][12]~q\ <= NOT \reg_file|registers[21][12]~q\;
\reg_file|ALT_INV_registers[17][12]~q\ <= NOT \reg_file|registers[17][12]~q\;
\ALT_INV_sreaddata2_IDEX~132_combout\ <= NOT \sreaddata2_IDEX~132_combout\;
\reg_file|ALT_INV_registers[28][12]~q\ <= NOT \reg_file|registers[28][12]~q\;
\reg_file|ALT_INV_registers[24][12]~q\ <= NOT \reg_file|registers[24][12]~q\;
\reg_file|ALT_INV_registers[20][12]~q\ <= NOT \reg_file|registers[20][12]~q\;
\reg_file|ALT_INV_registers[16][12]~q\ <= NOT \reg_file|registers[16][12]~q\;
\ALT_INV_sreaddata2_IDEX~130_combout\ <= NOT \sreaddata2_IDEX~130_combout\;
\ALT_INV_sreaddata2_IDEX~129_combout\ <= NOT \sreaddata2_IDEX~129_combout\;
\reg_file|ALT_INV_registers[7][11]~q\ <= NOT \reg_file|registers[7][11]~q\;
\reg_file|ALT_INV_registers[6][11]~q\ <= NOT \reg_file|registers[6][11]~q\;
\reg_file|ALT_INV_registers[5][11]~q\ <= NOT \reg_file|registers[5][11]~q\;
\reg_file|ALT_INV_registers[4][11]~q\ <= NOT \reg_file|registers[4][11]~q\;
\ALT_INV_sreaddata2_IDEX~128_combout\ <= NOT \sreaddata2_IDEX~128_combout\;
\reg_file|ALT_INV_registers[15][11]~q\ <= NOT \reg_file|registers[15][11]~q\;
\reg_file|ALT_INV_registers[14][11]~q\ <= NOT \reg_file|registers[14][11]~q\;
\reg_file|ALT_INV_registers[13][11]~q\ <= NOT \reg_file|registers[13][11]~q\;
\reg_file|ALT_INV_registers[12][11]~q\ <= NOT \reg_file|registers[12][11]~q\;
\ALT_INV_sreaddata2_IDEX~127_combout\ <= NOT \sreaddata2_IDEX~127_combout\;
\reg_file|ALT_INV_registers[3][11]~q\ <= NOT \reg_file|registers[3][11]~q\;
\reg_file|ALT_INV_registers[2][11]~q\ <= NOT \reg_file|registers[2][11]~q\;
\reg_file|ALT_INV_registers[1][11]~q\ <= NOT \reg_file|registers[1][11]~q\;
\reg_file|ALT_INV_registers[0][11]~q\ <= NOT \reg_file|registers[0][11]~q\;
\ALT_INV_sreaddata2_IDEX~126_combout\ <= NOT \sreaddata2_IDEX~126_combout\;
\reg_file|ALT_INV_registers[11][11]~q\ <= NOT \reg_file|registers[11][11]~q\;
\reg_file|ALT_INV_registers[10][11]~q\ <= NOT \reg_file|registers[10][11]~q\;
\reg_file|ALT_INV_registers[9][11]~q\ <= NOT \reg_file|registers[9][11]~q\;
\reg_file|ALT_INV_registers[8][11]~q\ <= NOT \reg_file|registers[8][11]~q\;
\ALT_INV_sreaddata2_IDEX~125_combout\ <= NOT \sreaddata2_IDEX~125_combout\;
\ALT_INV_sreaddata2_IDEX~124_combout\ <= NOT \sreaddata2_IDEX~124_combout\;
\reg_file|ALT_INV_registers[31][11]~q\ <= NOT \reg_file|registers[31][11]~q\;
\reg_file|ALT_INV_registers[27][11]~q\ <= NOT \reg_file|registers[27][11]~q\;
\reg_file|ALT_INV_registers[23][11]~q\ <= NOT \reg_file|registers[23][11]~q\;
\reg_file|ALT_INV_registers[19][11]~q\ <= NOT \reg_file|registers[19][11]~q\;
\ALT_INV_sreaddata2_IDEX~123_combout\ <= NOT \sreaddata2_IDEX~123_combout\;
\reg_file|ALT_INV_registers[30][11]~q\ <= NOT \reg_file|registers[30][11]~q\;
\reg_file|ALT_INV_registers[26][11]~q\ <= NOT \reg_file|registers[26][11]~q\;
\reg_file|ALT_INV_registers[22][11]~q\ <= NOT \reg_file|registers[22][11]~q\;
\reg_file|ALT_INV_registers[18][11]~q\ <= NOT \reg_file|registers[18][11]~q\;
\ALT_INV_sreaddata2_IDEX~122_combout\ <= NOT \sreaddata2_IDEX~122_combout\;
\reg_file|ALT_INV_registers[29][11]~q\ <= NOT \reg_file|registers[29][11]~q\;
\reg_file|ALT_INV_registers[25][11]~q\ <= NOT \reg_file|registers[25][11]~q\;
\reg_file|ALT_INV_registers[21][11]~q\ <= NOT \reg_file|registers[21][11]~q\;
\reg_file|ALT_INV_registers[17][11]~q\ <= NOT \reg_file|registers[17][11]~q\;
\ALT_INV_sreaddata2_IDEX~121_combout\ <= NOT \sreaddata2_IDEX~121_combout\;
\reg_file|ALT_INV_registers[28][11]~q\ <= NOT \reg_file|registers[28][11]~q\;
\reg_file|ALT_INV_registers[24][11]~q\ <= NOT \reg_file|registers[24][11]~q\;
\reg_file|ALT_INV_registers[20][11]~q\ <= NOT \reg_file|registers[20][11]~q\;
\reg_file|ALT_INV_registers[16][11]~q\ <= NOT \reg_file|registers[16][11]~q\;
\ALT_INV_sreaddata2_IDEX~119_combout\ <= NOT \sreaddata2_IDEX~119_combout\;
\ALT_INV_sreaddata2_IDEX~118_combout\ <= NOT \sreaddata2_IDEX~118_combout\;
\reg_file|ALT_INV_registers[7][10]~q\ <= NOT \reg_file|registers[7][10]~q\;
\reg_file|ALT_INV_registers[6][10]~q\ <= NOT \reg_file|registers[6][10]~q\;
\reg_file|ALT_INV_registers[5][10]~q\ <= NOT \reg_file|registers[5][10]~q\;
\reg_file|ALT_INV_registers[4][10]~q\ <= NOT \reg_file|registers[4][10]~q\;
\ALT_INV_sreaddata2_IDEX~117_combout\ <= NOT \sreaddata2_IDEX~117_combout\;
\reg_file|ALT_INV_registers[15][10]~q\ <= NOT \reg_file|registers[15][10]~q\;
\reg_file|ALT_INV_registers[14][10]~q\ <= NOT \reg_file|registers[14][10]~q\;
\reg_file|ALT_INV_registers[13][10]~q\ <= NOT \reg_file|registers[13][10]~q\;
\reg_file|ALT_INV_registers[12][10]~q\ <= NOT \reg_file|registers[12][10]~q\;
\ALT_INV_sreaddata2_IDEX~116_combout\ <= NOT \sreaddata2_IDEX~116_combout\;
\reg_file|ALT_INV_registers[3][10]~q\ <= NOT \reg_file|registers[3][10]~q\;
\reg_file|ALT_INV_registers[2][10]~q\ <= NOT \reg_file|registers[2][10]~q\;
\reg_file|ALT_INV_registers[1][10]~q\ <= NOT \reg_file|registers[1][10]~q\;
\reg_file|ALT_INV_registers[0][10]~q\ <= NOT \reg_file|registers[0][10]~q\;
\ALT_INV_sreaddata2_IDEX~115_combout\ <= NOT \sreaddata2_IDEX~115_combout\;
\reg_file|ALT_INV_registers[11][10]~q\ <= NOT \reg_file|registers[11][10]~q\;
\reg_file|ALT_INV_registers[10][10]~q\ <= NOT \reg_file|registers[10][10]~q\;
\reg_file|ALT_INV_registers[9][10]~q\ <= NOT \reg_file|registers[9][10]~q\;
\reg_file|ALT_INV_registers[8][10]~q\ <= NOT \reg_file|registers[8][10]~q\;
\ALT_INV_sreaddata2_IDEX~114_combout\ <= NOT \sreaddata2_IDEX~114_combout\;
\ALT_INV_sreaddata2_IDEX~113_combout\ <= NOT \sreaddata2_IDEX~113_combout\;
\reg_file|ALT_INV_registers[31][10]~q\ <= NOT \reg_file|registers[31][10]~q\;
\reg_file|ALT_INV_registers[27][10]~q\ <= NOT \reg_file|registers[27][10]~q\;
\reg_file|ALT_INV_registers[23][10]~q\ <= NOT \reg_file|registers[23][10]~q\;
\reg_file|ALT_INV_registers[19][10]~q\ <= NOT \reg_file|registers[19][10]~q\;
\ALT_INV_sreaddata2_IDEX~112_combout\ <= NOT \sreaddata2_IDEX~112_combout\;
\reg_file|ALT_INV_registers[30][10]~q\ <= NOT \reg_file|registers[30][10]~q\;
\reg_file|ALT_INV_registers[26][10]~q\ <= NOT \reg_file|registers[26][10]~q\;
\reg_file|ALT_INV_registers[22][10]~q\ <= NOT \reg_file|registers[22][10]~q\;
\reg_file|ALT_INV_registers[18][10]~q\ <= NOT \reg_file|registers[18][10]~q\;
\ALT_INV_sreaddata2_IDEX~111_combout\ <= NOT \sreaddata2_IDEX~111_combout\;
\reg_file|ALT_INV_registers[29][10]~q\ <= NOT \reg_file|registers[29][10]~q\;
\reg_file|ALT_INV_registers[25][10]~q\ <= NOT \reg_file|registers[25][10]~q\;
\reg_file|ALT_INV_registers[21][10]~q\ <= NOT \reg_file|registers[21][10]~q\;
\reg_file|ALT_INV_registers[17][10]~q\ <= NOT \reg_file|registers[17][10]~q\;
\ALT_INV_sreaddata2_IDEX~110_combout\ <= NOT \sreaddata2_IDEX~110_combout\;
\reg_file|ALT_INV_registers[28][10]~q\ <= NOT \reg_file|registers[28][10]~q\;
\reg_file|ALT_INV_registers[24][10]~q\ <= NOT \reg_file|registers[24][10]~q\;
\reg_file|ALT_INV_registers[20][10]~q\ <= NOT \reg_file|registers[20][10]~q\;
\reg_file|ALT_INV_registers[16][10]~q\ <= NOT \reg_file|registers[16][10]~q\;
\ALT_INV_sreaddata2_IDEX~108_combout\ <= NOT \sreaddata2_IDEX~108_combout\;
\ALT_INV_sreaddata2_IDEX~107_combout\ <= NOT \sreaddata2_IDEX~107_combout\;
\reg_file|ALT_INV_registers[7][9]~q\ <= NOT \reg_file|registers[7][9]~q\;
\reg_file|ALT_INV_registers[6][9]~q\ <= NOT \reg_file|registers[6][9]~q\;
\reg_file|ALT_INV_registers[5][9]~q\ <= NOT \reg_file|registers[5][9]~q\;
\reg_file|ALT_INV_registers[4][9]~q\ <= NOT \reg_file|registers[4][9]~q\;
\ALT_INV_sreaddata2_IDEX~106_combout\ <= NOT \sreaddata2_IDEX~106_combout\;
\reg_file|ALT_INV_registers[15][9]~q\ <= NOT \reg_file|registers[15][9]~q\;
\reg_file|ALT_INV_registers[14][9]~q\ <= NOT \reg_file|registers[14][9]~q\;
\reg_file|ALT_INV_registers[13][9]~q\ <= NOT \reg_file|registers[13][9]~q\;
\reg_file|ALT_INV_registers[12][9]~q\ <= NOT \reg_file|registers[12][9]~q\;
\ALT_INV_sreaddata2_IDEX~105_combout\ <= NOT \sreaddata2_IDEX~105_combout\;
\reg_file|ALT_INV_registers[3][9]~q\ <= NOT \reg_file|registers[3][9]~q\;
\reg_file|ALT_INV_registers[11][15]~q\ <= NOT \reg_file|registers[11][15]~q\;
\reg_file|ALT_INV_registers[10][15]~q\ <= NOT \reg_file|registers[10][15]~q\;
\reg_file|ALT_INV_registers[9][15]~q\ <= NOT \reg_file|registers[9][15]~q\;
\reg_file|ALT_INV_registers[8][15]~q\ <= NOT \reg_file|registers[8][15]~q\;
\ALT_INV_sreaddata2_IDEX~169_combout\ <= NOT \sreaddata2_IDEX~169_combout\;
\ALT_INV_sreaddata2_IDEX~168_combout\ <= NOT \sreaddata2_IDEX~168_combout\;
\reg_file|ALT_INV_registers[31][15]~q\ <= NOT \reg_file|registers[31][15]~q\;
\reg_file|ALT_INV_registers[27][15]~q\ <= NOT \reg_file|registers[27][15]~q\;
\reg_file|ALT_INV_registers[23][15]~q\ <= NOT \reg_file|registers[23][15]~q\;
\reg_file|ALT_INV_registers[19][15]~q\ <= NOT \reg_file|registers[19][15]~q\;
\ALT_INV_sreaddata2_IDEX~167_combout\ <= NOT \sreaddata2_IDEX~167_combout\;
\reg_file|ALT_INV_registers[30][15]~q\ <= NOT \reg_file|registers[30][15]~q\;
\reg_file|ALT_INV_registers[26][15]~q\ <= NOT \reg_file|registers[26][15]~q\;
\reg_file|ALT_INV_registers[22][15]~q\ <= NOT \reg_file|registers[22][15]~q\;
\reg_file|ALT_INV_registers[18][15]~q\ <= NOT \reg_file|registers[18][15]~q\;
\ALT_INV_sreaddata2_IDEX~166_combout\ <= NOT \sreaddata2_IDEX~166_combout\;
\reg_file|ALT_INV_registers[29][15]~q\ <= NOT \reg_file|registers[29][15]~q\;
\reg_file|ALT_INV_registers[25][15]~q\ <= NOT \reg_file|registers[25][15]~q\;
\reg_file|ALT_INV_registers[21][15]~q\ <= NOT \reg_file|registers[21][15]~q\;
\reg_file|ALT_INV_registers[17][15]~q\ <= NOT \reg_file|registers[17][15]~q\;
\ALT_INV_sreaddata2_IDEX~165_combout\ <= NOT \sreaddata2_IDEX~165_combout\;
\reg_file|ALT_INV_registers[28][15]~q\ <= NOT \reg_file|registers[28][15]~q\;
\reg_file|ALT_INV_registers[24][15]~q\ <= NOT \reg_file|registers[24][15]~q\;
\reg_file|ALT_INV_registers[20][15]~q\ <= NOT \reg_file|registers[20][15]~q\;
\reg_file|ALT_INV_registers[16][15]~q\ <= NOT \reg_file|registers[16][15]~q\;
\ALT_INV_sreaddata2_IDEX~163_combout\ <= NOT \sreaddata2_IDEX~163_combout\;
\ALT_INV_sreaddata2_IDEX~162_combout\ <= NOT \sreaddata2_IDEX~162_combout\;
\reg_file|ALT_INV_registers[7][14]~q\ <= NOT \reg_file|registers[7][14]~q\;
\reg_file|ALT_INV_registers[6][14]~q\ <= NOT \reg_file|registers[6][14]~q\;
\reg_file|ALT_INV_registers[5][14]~q\ <= NOT \reg_file|registers[5][14]~q\;
\reg_file|ALT_INV_registers[4][14]~q\ <= NOT \reg_file|registers[4][14]~q\;
\ALT_INV_sreaddata2_IDEX~161_combout\ <= NOT \sreaddata2_IDEX~161_combout\;
\reg_file|ALT_INV_registers[15][14]~q\ <= NOT \reg_file|registers[15][14]~q\;
\reg_file|ALT_INV_registers[14][14]~q\ <= NOT \reg_file|registers[14][14]~q\;
\reg_file|ALT_INV_registers[13][14]~q\ <= NOT \reg_file|registers[13][14]~q\;
\reg_file|ALT_INV_registers[12][14]~q\ <= NOT \reg_file|registers[12][14]~q\;
\ALT_INV_sreaddata2_IDEX~160_combout\ <= NOT \sreaddata2_IDEX~160_combout\;
\reg_file|ALT_INV_registers[3][14]~q\ <= NOT \reg_file|registers[3][14]~q\;
\reg_file|ALT_INV_registers[2][14]~q\ <= NOT \reg_file|registers[2][14]~q\;
\reg_file|ALT_INV_registers[1][14]~q\ <= NOT \reg_file|registers[1][14]~q\;
\reg_file|ALT_INV_registers[0][14]~q\ <= NOT \reg_file|registers[0][14]~q\;
\ALT_INV_sreaddata2_IDEX~159_combout\ <= NOT \sreaddata2_IDEX~159_combout\;
\reg_file|ALT_INV_registers[11][14]~q\ <= NOT \reg_file|registers[11][14]~q\;
\reg_file|ALT_INV_registers[10][14]~q\ <= NOT \reg_file|registers[10][14]~q\;
\reg_file|ALT_INV_registers[9][14]~q\ <= NOT \reg_file|registers[9][14]~q\;
\reg_file|ALT_INV_registers[8][14]~q\ <= NOT \reg_file|registers[8][14]~q\;
\ALT_INV_sreaddata2_IDEX~158_combout\ <= NOT \sreaddata2_IDEX~158_combout\;
\ALT_INV_sreaddata2_IDEX~157_combout\ <= NOT \sreaddata2_IDEX~157_combout\;
\reg_file|ALT_INV_registers[31][14]~q\ <= NOT \reg_file|registers[31][14]~q\;
\reg_file|ALT_INV_registers[27][14]~q\ <= NOT \reg_file|registers[27][14]~q\;
\reg_file|ALT_INV_registers[23][14]~q\ <= NOT \reg_file|registers[23][14]~q\;
\reg_file|ALT_INV_registers[19][14]~q\ <= NOT \reg_file|registers[19][14]~q\;
\ALT_INV_sreaddata2_IDEX~156_combout\ <= NOT \sreaddata2_IDEX~156_combout\;
\reg_file|ALT_INV_registers[30][14]~q\ <= NOT \reg_file|registers[30][14]~q\;
\reg_file|ALT_INV_registers[26][14]~q\ <= NOT \reg_file|registers[26][14]~q\;
\reg_file|ALT_INV_registers[22][14]~q\ <= NOT \reg_file|registers[22][14]~q\;
\reg_file|ALT_INV_registers[18][14]~q\ <= NOT \reg_file|registers[18][14]~q\;
\ALT_INV_sreaddata2_IDEX~155_combout\ <= NOT \sreaddata2_IDEX~155_combout\;
\reg_file|ALT_INV_registers[29][14]~q\ <= NOT \reg_file|registers[29][14]~q\;
\reg_file|ALT_INV_registers[25][14]~q\ <= NOT \reg_file|registers[25][14]~q\;
\reg_file|ALT_INV_registers[21][14]~q\ <= NOT \reg_file|registers[21][14]~q\;
\reg_file|ALT_INV_registers[17][14]~q\ <= NOT \reg_file|registers[17][14]~q\;
\ALT_INV_sreaddata2_IDEX~154_combout\ <= NOT \sreaddata2_IDEX~154_combout\;
\reg_file|ALT_INV_registers[28][14]~q\ <= NOT \reg_file|registers[28][14]~q\;
\reg_file|ALT_INV_registers[24][14]~q\ <= NOT \reg_file|registers[24][14]~q\;
\reg_file|ALT_INV_registers[20][14]~q\ <= NOT \reg_file|registers[20][14]~q\;
\reg_file|ALT_INV_registers[16][14]~q\ <= NOT \reg_file|registers[16][14]~q\;
\ALT_INV_sreaddata2_IDEX~152_combout\ <= NOT \sreaddata2_IDEX~152_combout\;
\ALT_INV_sreaddata2_IDEX~151_combout\ <= NOT \sreaddata2_IDEX~151_combout\;
\reg_file|ALT_INV_registers[7][13]~q\ <= NOT \reg_file|registers[7][13]~q\;
\reg_file|ALT_INV_registers[6][13]~q\ <= NOT \reg_file|registers[6][13]~q\;
\reg_file|ALT_INV_registers[5][13]~q\ <= NOT \reg_file|registers[5][13]~q\;
\reg_file|ALT_INV_registers[4][13]~q\ <= NOT \reg_file|registers[4][13]~q\;
\ALT_INV_sreaddata2_IDEX~150_combout\ <= NOT \sreaddata2_IDEX~150_combout\;
\reg_file|ALT_INV_registers[15][13]~q\ <= NOT \reg_file|registers[15][13]~q\;
\reg_file|ALT_INV_registers[14][13]~q\ <= NOT \reg_file|registers[14][13]~q\;
\reg_file|ALT_INV_registers[13][13]~q\ <= NOT \reg_file|registers[13][13]~q\;
\reg_file|ALT_INV_registers[12][13]~q\ <= NOT \reg_file|registers[12][13]~q\;
\ALT_INV_sreaddata2_IDEX~149_combout\ <= NOT \sreaddata2_IDEX~149_combout\;
\reg_file|ALT_INV_registers[3][13]~q\ <= NOT \reg_file|registers[3][13]~q\;
\reg_file|ALT_INV_registers[2][13]~q\ <= NOT \reg_file|registers[2][13]~q\;
\reg_file|ALT_INV_registers[1][13]~q\ <= NOT \reg_file|registers[1][13]~q\;
\reg_file|ALT_INV_registers[0][13]~q\ <= NOT \reg_file|registers[0][13]~q\;
\ALT_INV_sreaddata2_IDEX~148_combout\ <= NOT \sreaddata2_IDEX~148_combout\;
\reg_file|ALT_INV_registers[11][13]~q\ <= NOT \reg_file|registers[11][13]~q\;
\reg_file|ALT_INV_registers[10][13]~q\ <= NOT \reg_file|registers[10][13]~q\;
\reg_file|ALT_INV_registers[9][13]~q\ <= NOT \reg_file|registers[9][13]~q\;
\reg_file|ALT_INV_registers[8][13]~q\ <= NOT \reg_file|registers[8][13]~q\;
\ALT_INV_sreaddata2_IDEX~147_combout\ <= NOT \sreaddata2_IDEX~147_combout\;
\ALT_INV_sreaddata2_IDEX~146_combout\ <= NOT \sreaddata2_IDEX~146_combout\;
\reg_file|ALT_INV_registers[31][13]~q\ <= NOT \reg_file|registers[31][13]~q\;
\reg_file|ALT_INV_registers[27][13]~q\ <= NOT \reg_file|registers[27][13]~q\;
\reg_file|ALT_INV_registers[23][13]~q\ <= NOT \reg_file|registers[23][13]~q\;
\reg_file|ALT_INV_registers[19][13]~q\ <= NOT \reg_file|registers[19][13]~q\;
\ALT_INV_sreaddata2_IDEX~145_combout\ <= NOT \sreaddata2_IDEX~145_combout\;
\reg_file|ALT_INV_registers[30][13]~q\ <= NOT \reg_file|registers[30][13]~q\;
\reg_file|ALT_INV_registers[26][13]~q\ <= NOT \reg_file|registers[26][13]~q\;
\reg_file|ALT_INV_registers[22][13]~q\ <= NOT \reg_file|registers[22][13]~q\;
\reg_file|ALT_INV_registers[18][13]~q\ <= NOT \reg_file|registers[18][13]~q\;
\ALT_INV_sreaddata2_IDEX~144_combout\ <= NOT \sreaddata2_IDEX~144_combout\;
\reg_file|ALT_INV_registers[29][13]~q\ <= NOT \reg_file|registers[29][13]~q\;
\reg_file|ALT_INV_registers[25][13]~q\ <= NOT \reg_file|registers[25][13]~q\;
\reg_file|ALT_INV_registers[21][13]~q\ <= NOT \reg_file|registers[21][13]~q\;
\reg_file|ALT_INV_registers[17][13]~q\ <= NOT \reg_file|registers[17][13]~q\;
\ALT_INV_sreaddata2_IDEX~143_combout\ <= NOT \sreaddata2_IDEX~143_combout\;
\reg_file|ALT_INV_registers[28][13]~q\ <= NOT \reg_file|registers[28][13]~q\;
\reg_file|ALT_INV_registers[24][13]~q\ <= NOT \reg_file|registers[24][13]~q\;
\reg_file|ALT_INV_registers[20][13]~q\ <= NOT \reg_file|registers[20][13]~q\;
\reg_file|ALT_INV_registers[16][13]~q\ <= NOT \reg_file|registers[16][13]~q\;
\ALT_INV_sreaddata2_IDEX~141_combout\ <= NOT \sreaddata2_IDEX~141_combout\;
\ALT_INV_sreaddata2_IDEX~140_combout\ <= NOT \sreaddata2_IDEX~140_combout\;
\reg_file|ALT_INV_registers[7][12]~q\ <= NOT \reg_file|registers[7][12]~q\;
\reg_file|ALT_INV_registers[6][12]~q\ <= NOT \reg_file|registers[6][12]~q\;
\reg_file|ALT_INV_registers[5][12]~q\ <= NOT \reg_file|registers[5][12]~q\;
\reg_file|ALT_INV_registers[4][12]~q\ <= NOT \reg_file|registers[4][12]~q\;
\ALT_INV_sreaddata2_IDEX~139_combout\ <= NOT \sreaddata2_IDEX~139_combout\;
\reg_file|ALT_INV_registers[15][12]~q\ <= NOT \reg_file|registers[15][12]~q\;
\reg_file|ALT_INV_registers[14][12]~q\ <= NOT \reg_file|registers[14][12]~q\;
\reg_file|ALT_INV_registers[13][12]~q\ <= NOT \reg_file|registers[13][12]~q\;
\reg_file|ALT_INV_registers[12][12]~q\ <= NOT \reg_file|registers[12][12]~q\;
\ALT_INV_sreaddata2_IDEX~138_combout\ <= NOT \sreaddata2_IDEX~138_combout\;
\reg_file|ALT_INV_registers[3][12]~q\ <= NOT \reg_file|registers[3][12]~q\;
\reg_file|ALT_INV_registers[2][12]~q\ <= NOT \reg_file|registers[2][12]~q\;
\reg_file|ALT_INV_registers[1][12]~q\ <= NOT \reg_file|registers[1][12]~q\;
\reg_file|ALT_INV_registers[9][18]~q\ <= NOT \reg_file|registers[9][18]~q\;
\reg_file|ALT_INV_registers[8][18]~q\ <= NOT \reg_file|registers[8][18]~q\;
\ALT_INV_sreaddata2_IDEX~202_combout\ <= NOT \sreaddata2_IDEX~202_combout\;
\ALT_INV_sreaddata2_IDEX~201_combout\ <= NOT \sreaddata2_IDEX~201_combout\;
\reg_file|ALT_INV_registers[31][18]~q\ <= NOT \reg_file|registers[31][18]~q\;
\reg_file|ALT_INV_registers[27][18]~q\ <= NOT \reg_file|registers[27][18]~q\;
\reg_file|ALT_INV_registers[23][18]~q\ <= NOT \reg_file|registers[23][18]~q\;
\reg_file|ALT_INV_registers[19][18]~q\ <= NOT \reg_file|registers[19][18]~q\;
\ALT_INV_sreaddata2_IDEX~200_combout\ <= NOT \sreaddata2_IDEX~200_combout\;
\reg_file|ALT_INV_registers[30][18]~q\ <= NOT \reg_file|registers[30][18]~q\;
\reg_file|ALT_INV_registers[26][18]~q\ <= NOT \reg_file|registers[26][18]~q\;
\reg_file|ALT_INV_registers[22][18]~q\ <= NOT \reg_file|registers[22][18]~q\;
\reg_file|ALT_INV_registers[18][18]~q\ <= NOT \reg_file|registers[18][18]~q\;
\ALT_INV_sreaddata2_IDEX~199_combout\ <= NOT \sreaddata2_IDEX~199_combout\;
\reg_file|ALT_INV_registers[29][18]~q\ <= NOT \reg_file|registers[29][18]~q\;
\reg_file|ALT_INV_registers[25][18]~q\ <= NOT \reg_file|registers[25][18]~q\;
\reg_file|ALT_INV_registers[21][18]~q\ <= NOT \reg_file|registers[21][18]~q\;
\reg_file|ALT_INV_registers[17][18]~q\ <= NOT \reg_file|registers[17][18]~q\;
\ALT_INV_sreaddata2_IDEX~198_combout\ <= NOT \sreaddata2_IDEX~198_combout\;
\reg_file|ALT_INV_registers[28][18]~q\ <= NOT \reg_file|registers[28][18]~q\;
\reg_file|ALT_INV_registers[24][18]~q\ <= NOT \reg_file|registers[24][18]~q\;
\reg_file|ALT_INV_registers[20][18]~q\ <= NOT \reg_file|registers[20][18]~q\;
\reg_file|ALT_INV_registers[16][18]~q\ <= NOT \reg_file|registers[16][18]~q\;
\ALT_INV_sreaddata2_IDEX~196_combout\ <= NOT \sreaddata2_IDEX~196_combout\;
\ALT_INV_sreaddata2_IDEX~195_combout\ <= NOT \sreaddata2_IDEX~195_combout\;
\reg_file|ALT_INV_registers[7][17]~q\ <= NOT \reg_file|registers[7][17]~q\;
\reg_file|ALT_INV_registers[6][17]~q\ <= NOT \reg_file|registers[6][17]~q\;
\reg_file|ALT_INV_registers[5][17]~q\ <= NOT \reg_file|registers[5][17]~q\;
\reg_file|ALT_INV_registers[4][17]~q\ <= NOT \reg_file|registers[4][17]~q\;
\ALT_INV_sreaddata2_IDEX~194_combout\ <= NOT \sreaddata2_IDEX~194_combout\;
\reg_file|ALT_INV_registers[15][17]~q\ <= NOT \reg_file|registers[15][17]~q\;
\reg_file|ALT_INV_registers[14][17]~q\ <= NOT \reg_file|registers[14][17]~q\;
\reg_file|ALT_INV_registers[13][17]~q\ <= NOT \reg_file|registers[13][17]~q\;
\reg_file|ALT_INV_registers[12][17]~q\ <= NOT \reg_file|registers[12][17]~q\;
\ALT_INV_sreaddata2_IDEX~193_combout\ <= NOT \sreaddata2_IDEX~193_combout\;
\reg_file|ALT_INV_registers[3][17]~q\ <= NOT \reg_file|registers[3][17]~q\;
\reg_file|ALT_INV_registers[2][17]~q\ <= NOT \reg_file|registers[2][17]~q\;
\reg_file|ALT_INV_registers[1][17]~q\ <= NOT \reg_file|registers[1][17]~q\;
\reg_file|ALT_INV_registers[0][17]~q\ <= NOT \reg_file|registers[0][17]~q\;
\ALT_INV_sreaddata2_IDEX~192_combout\ <= NOT \sreaddata2_IDEX~192_combout\;
\reg_file|ALT_INV_registers[11][17]~q\ <= NOT \reg_file|registers[11][17]~q\;
\reg_file|ALT_INV_registers[10][17]~q\ <= NOT \reg_file|registers[10][17]~q\;
\reg_file|ALT_INV_registers[9][17]~q\ <= NOT \reg_file|registers[9][17]~q\;
\reg_file|ALT_INV_registers[8][17]~q\ <= NOT \reg_file|registers[8][17]~q\;
\ALT_INV_sreaddata2_IDEX~191_combout\ <= NOT \sreaddata2_IDEX~191_combout\;
\ALT_INV_sreaddata2_IDEX~190_combout\ <= NOT \sreaddata2_IDEX~190_combout\;
\reg_file|ALT_INV_registers[31][17]~q\ <= NOT \reg_file|registers[31][17]~q\;
\reg_file|ALT_INV_registers[27][17]~q\ <= NOT \reg_file|registers[27][17]~q\;
\reg_file|ALT_INV_registers[23][17]~q\ <= NOT \reg_file|registers[23][17]~q\;
\reg_file|ALT_INV_registers[19][17]~q\ <= NOT \reg_file|registers[19][17]~q\;
\ALT_INV_sreaddata2_IDEX~189_combout\ <= NOT \sreaddata2_IDEX~189_combout\;
\reg_file|ALT_INV_registers[30][17]~q\ <= NOT \reg_file|registers[30][17]~q\;
\reg_file|ALT_INV_registers[26][17]~q\ <= NOT \reg_file|registers[26][17]~q\;
\reg_file|ALT_INV_registers[22][17]~q\ <= NOT \reg_file|registers[22][17]~q\;
\reg_file|ALT_INV_registers[18][17]~q\ <= NOT \reg_file|registers[18][17]~q\;
\ALT_INV_sreaddata2_IDEX~188_combout\ <= NOT \sreaddata2_IDEX~188_combout\;
\reg_file|ALT_INV_registers[29][17]~q\ <= NOT \reg_file|registers[29][17]~q\;
\reg_file|ALT_INV_registers[25][17]~q\ <= NOT \reg_file|registers[25][17]~q\;
\reg_file|ALT_INV_registers[21][17]~q\ <= NOT \reg_file|registers[21][17]~q\;
\reg_file|ALT_INV_registers[17][17]~q\ <= NOT \reg_file|registers[17][17]~q\;
\ALT_INV_sreaddata2_IDEX~187_combout\ <= NOT \sreaddata2_IDEX~187_combout\;
\reg_file|ALT_INV_registers[28][17]~q\ <= NOT \reg_file|registers[28][17]~q\;
\reg_file|ALT_INV_registers[24][17]~q\ <= NOT \reg_file|registers[24][17]~q\;
\reg_file|ALT_INV_registers[20][17]~q\ <= NOT \reg_file|registers[20][17]~q\;
\reg_file|ALT_INV_registers[16][17]~q\ <= NOT \reg_file|registers[16][17]~q\;
\ALT_INV_sreaddata2_IDEX~185_combout\ <= NOT \sreaddata2_IDEX~185_combout\;
\ALT_INV_sreaddata2_IDEX~184_combout\ <= NOT \sreaddata2_IDEX~184_combout\;
\reg_file|ALT_INV_registers[7][16]~q\ <= NOT \reg_file|registers[7][16]~q\;
\reg_file|ALT_INV_registers[6][16]~q\ <= NOT \reg_file|registers[6][16]~q\;
\reg_file|ALT_INV_registers[5][16]~q\ <= NOT \reg_file|registers[5][16]~q\;
\reg_file|ALT_INV_registers[4][16]~q\ <= NOT \reg_file|registers[4][16]~q\;
\ALT_INV_sreaddata2_IDEX~183_combout\ <= NOT \sreaddata2_IDEX~183_combout\;
\reg_file|ALT_INV_registers[15][16]~q\ <= NOT \reg_file|registers[15][16]~q\;
\reg_file|ALT_INV_registers[14][16]~q\ <= NOT \reg_file|registers[14][16]~q\;
\reg_file|ALT_INV_registers[13][16]~q\ <= NOT \reg_file|registers[13][16]~q\;
\reg_file|ALT_INV_registers[12][16]~q\ <= NOT \reg_file|registers[12][16]~q\;
\ALT_INV_sreaddata2_IDEX~182_combout\ <= NOT \sreaddata2_IDEX~182_combout\;
\reg_file|ALT_INV_registers[3][16]~q\ <= NOT \reg_file|registers[3][16]~q\;
\reg_file|ALT_INV_registers[2][16]~q\ <= NOT \reg_file|registers[2][16]~q\;
\reg_file|ALT_INV_registers[1][16]~q\ <= NOT \reg_file|registers[1][16]~q\;
\reg_file|ALT_INV_registers[0][16]~q\ <= NOT \reg_file|registers[0][16]~q\;
\ALT_INV_sreaddata2_IDEX~181_combout\ <= NOT \sreaddata2_IDEX~181_combout\;
\reg_file|ALT_INV_registers[11][16]~q\ <= NOT \reg_file|registers[11][16]~q\;
\reg_file|ALT_INV_registers[10][16]~q\ <= NOT \reg_file|registers[10][16]~q\;
\reg_file|ALT_INV_registers[9][16]~q\ <= NOT \reg_file|registers[9][16]~q\;
\reg_file|ALT_INV_registers[8][16]~q\ <= NOT \reg_file|registers[8][16]~q\;
\ALT_INV_sreaddata2_IDEX~180_combout\ <= NOT \sreaddata2_IDEX~180_combout\;
\ALT_INV_sreaddata2_IDEX~179_combout\ <= NOT \sreaddata2_IDEX~179_combout\;
\reg_file|ALT_INV_registers[31][16]~q\ <= NOT \reg_file|registers[31][16]~q\;
\reg_file|ALT_INV_registers[27][16]~q\ <= NOT \reg_file|registers[27][16]~q\;
\reg_file|ALT_INV_registers[23][16]~q\ <= NOT \reg_file|registers[23][16]~q\;
\reg_file|ALT_INV_registers[19][16]~q\ <= NOT \reg_file|registers[19][16]~q\;
\ALT_INV_sreaddata2_IDEX~178_combout\ <= NOT \sreaddata2_IDEX~178_combout\;
\reg_file|ALT_INV_registers[30][16]~q\ <= NOT \reg_file|registers[30][16]~q\;
\reg_file|ALT_INV_registers[26][16]~q\ <= NOT \reg_file|registers[26][16]~q\;
\reg_file|ALT_INV_registers[22][16]~q\ <= NOT \reg_file|registers[22][16]~q\;
\reg_file|ALT_INV_registers[18][16]~q\ <= NOT \reg_file|registers[18][16]~q\;
\ALT_INV_sreaddata2_IDEX~177_combout\ <= NOT \sreaddata2_IDEX~177_combout\;
\reg_file|ALT_INV_registers[29][16]~q\ <= NOT \reg_file|registers[29][16]~q\;
\reg_file|ALT_INV_registers[25][16]~q\ <= NOT \reg_file|registers[25][16]~q\;
\reg_file|ALT_INV_registers[21][16]~q\ <= NOT \reg_file|registers[21][16]~q\;
\reg_file|ALT_INV_registers[17][16]~q\ <= NOT \reg_file|registers[17][16]~q\;
\ALT_INV_sreaddata2_IDEX~176_combout\ <= NOT \sreaddata2_IDEX~176_combout\;
\reg_file|ALT_INV_registers[28][16]~q\ <= NOT \reg_file|registers[28][16]~q\;
\reg_file|ALT_INV_registers[24][16]~q\ <= NOT \reg_file|registers[24][16]~q\;
\reg_file|ALT_INV_registers[20][16]~q\ <= NOT \reg_file|registers[20][16]~q\;
\reg_file|ALT_INV_registers[16][16]~q\ <= NOT \reg_file|registers[16][16]~q\;
\ALT_INV_sreaddata2_IDEX~174_combout\ <= NOT \sreaddata2_IDEX~174_combout\;
\ALT_INV_sreaddata2_IDEX~173_combout\ <= NOT \sreaddata2_IDEX~173_combout\;
\reg_file|ALT_INV_registers[7][15]~q\ <= NOT \reg_file|registers[7][15]~q\;
\reg_file|ALT_INV_registers[6][15]~q\ <= NOT \reg_file|registers[6][15]~q\;
\reg_file|ALT_INV_registers[5][15]~q\ <= NOT \reg_file|registers[5][15]~q\;
\reg_file|ALT_INV_registers[4][15]~q\ <= NOT \reg_file|registers[4][15]~q\;
\ALT_INV_sreaddata2_IDEX~172_combout\ <= NOT \sreaddata2_IDEX~172_combout\;
\reg_file|ALT_INV_registers[15][15]~q\ <= NOT \reg_file|registers[15][15]~q\;
\reg_file|ALT_INV_registers[14][15]~q\ <= NOT \reg_file|registers[14][15]~q\;
\reg_file|ALT_INV_registers[13][15]~q\ <= NOT \reg_file|registers[13][15]~q\;
\reg_file|ALT_INV_registers[12][15]~q\ <= NOT \reg_file|registers[12][15]~q\;
\ALT_INV_sreaddata2_IDEX~171_combout\ <= NOT \sreaddata2_IDEX~171_combout\;
\reg_file|ALT_INV_registers[3][15]~q\ <= NOT \reg_file|registers[3][15]~q\;
\reg_file|ALT_INV_registers[2][15]~q\ <= NOT \reg_file|registers[2][15]~q\;
\reg_file|ALT_INV_registers[1][15]~q\ <= NOT \reg_file|registers[1][15]~q\;
\reg_file|ALT_INV_registers[0][15]~q\ <= NOT \reg_file|registers[0][15]~q\;
\ALT_INV_sreaddata2_IDEX~170_combout\ <= NOT \sreaddata2_IDEX~170_combout\;
\ALT_INV_sreaddata2_IDEX~235_combout\ <= NOT \sreaddata2_IDEX~235_combout\;
\ALT_INV_sreaddata2_IDEX~234_combout\ <= NOT \sreaddata2_IDEX~234_combout\;
\reg_file|ALT_INV_registers[31][21]~q\ <= NOT \reg_file|registers[31][21]~q\;
\reg_file|ALT_INV_registers[27][21]~q\ <= NOT \reg_file|registers[27][21]~q\;
\reg_file|ALT_INV_registers[23][21]~q\ <= NOT \reg_file|registers[23][21]~q\;
\reg_file|ALT_INV_registers[19][21]~q\ <= NOT \reg_file|registers[19][21]~q\;
\ALT_INV_sreaddata2_IDEX~233_combout\ <= NOT \sreaddata2_IDEX~233_combout\;
\reg_file|ALT_INV_registers[30][21]~q\ <= NOT \reg_file|registers[30][21]~q\;
\reg_file|ALT_INV_registers[26][21]~q\ <= NOT \reg_file|registers[26][21]~q\;
\reg_file|ALT_INV_registers[22][21]~q\ <= NOT \reg_file|registers[22][21]~q\;
\reg_file|ALT_INV_registers[18][21]~q\ <= NOT \reg_file|registers[18][21]~q\;
\ALT_INV_sreaddata2_IDEX~232_combout\ <= NOT \sreaddata2_IDEX~232_combout\;
\reg_file|ALT_INV_registers[29][21]~q\ <= NOT \reg_file|registers[29][21]~q\;
\reg_file|ALT_INV_registers[25][21]~q\ <= NOT \reg_file|registers[25][21]~q\;
\reg_file|ALT_INV_registers[21][21]~q\ <= NOT \reg_file|registers[21][21]~q\;
\reg_file|ALT_INV_registers[17][21]~q\ <= NOT \reg_file|registers[17][21]~q\;
\ALT_INV_sreaddata2_IDEX~231_combout\ <= NOT \sreaddata2_IDEX~231_combout\;
\reg_file|ALT_INV_registers[28][21]~q\ <= NOT \reg_file|registers[28][21]~q\;
\reg_file|ALT_INV_registers[24][21]~q\ <= NOT \reg_file|registers[24][21]~q\;
\reg_file|ALT_INV_registers[20][21]~q\ <= NOT \reg_file|registers[20][21]~q\;
\reg_file|ALT_INV_registers[16][21]~q\ <= NOT \reg_file|registers[16][21]~q\;
\ALT_INV_sreaddata2_IDEX~229_combout\ <= NOT \sreaddata2_IDEX~229_combout\;
\ALT_INV_sreaddata2_IDEX~228_combout\ <= NOT \sreaddata2_IDEX~228_combout\;
\reg_file|ALT_INV_registers[7][20]~q\ <= NOT \reg_file|registers[7][20]~q\;
\reg_file|ALT_INV_registers[6][20]~q\ <= NOT \reg_file|registers[6][20]~q\;
\reg_file|ALT_INV_registers[5][20]~q\ <= NOT \reg_file|registers[5][20]~q\;
\reg_file|ALT_INV_registers[4][20]~q\ <= NOT \reg_file|registers[4][20]~q\;
\ALT_INV_sreaddata2_IDEX~227_combout\ <= NOT \sreaddata2_IDEX~227_combout\;
\reg_file|ALT_INV_registers[15][20]~q\ <= NOT \reg_file|registers[15][20]~q\;
\reg_file|ALT_INV_registers[14][20]~q\ <= NOT \reg_file|registers[14][20]~q\;
\reg_file|ALT_INV_registers[13][20]~q\ <= NOT \reg_file|registers[13][20]~q\;
\reg_file|ALT_INV_registers[12][20]~q\ <= NOT \reg_file|registers[12][20]~q\;
\ALT_INV_sreaddata2_IDEX~226_combout\ <= NOT \sreaddata2_IDEX~226_combout\;
\reg_file|ALT_INV_registers[3][20]~q\ <= NOT \reg_file|registers[3][20]~q\;
\reg_file|ALT_INV_registers[2][20]~q\ <= NOT \reg_file|registers[2][20]~q\;
\reg_file|ALT_INV_registers[1][20]~q\ <= NOT \reg_file|registers[1][20]~q\;
\reg_file|ALT_INV_registers[0][20]~q\ <= NOT \reg_file|registers[0][20]~q\;
\ALT_INV_sreaddata2_IDEX~225_combout\ <= NOT \sreaddata2_IDEX~225_combout\;
\reg_file|ALT_INV_registers[11][20]~q\ <= NOT \reg_file|registers[11][20]~q\;
\reg_file|ALT_INV_registers[10][20]~q\ <= NOT \reg_file|registers[10][20]~q\;
\reg_file|ALT_INV_registers[9][20]~q\ <= NOT \reg_file|registers[9][20]~q\;
\reg_file|ALT_INV_registers[8][20]~q\ <= NOT \reg_file|registers[8][20]~q\;
\ALT_INV_sreaddata2_IDEX~224_combout\ <= NOT \sreaddata2_IDEX~224_combout\;
\ALT_INV_sreaddata2_IDEX~223_combout\ <= NOT \sreaddata2_IDEX~223_combout\;
\reg_file|ALT_INV_registers[31][20]~q\ <= NOT \reg_file|registers[31][20]~q\;
\reg_file|ALT_INV_registers[27][20]~q\ <= NOT \reg_file|registers[27][20]~q\;
\reg_file|ALT_INV_registers[23][20]~q\ <= NOT \reg_file|registers[23][20]~q\;
\reg_file|ALT_INV_registers[19][20]~q\ <= NOT \reg_file|registers[19][20]~q\;
\ALT_INV_sreaddata2_IDEX~222_combout\ <= NOT \sreaddata2_IDEX~222_combout\;
\reg_file|ALT_INV_registers[30][20]~q\ <= NOT \reg_file|registers[30][20]~q\;
\reg_file|ALT_INV_registers[26][20]~q\ <= NOT \reg_file|registers[26][20]~q\;
\reg_file|ALT_INV_registers[22][20]~q\ <= NOT \reg_file|registers[22][20]~q\;
\reg_file|ALT_INV_registers[18][20]~q\ <= NOT \reg_file|registers[18][20]~q\;
\ALT_INV_sreaddata2_IDEX~221_combout\ <= NOT \sreaddata2_IDEX~221_combout\;
\reg_file|ALT_INV_registers[29][20]~q\ <= NOT \reg_file|registers[29][20]~q\;
\reg_file|ALT_INV_registers[25][20]~q\ <= NOT \reg_file|registers[25][20]~q\;
\reg_file|ALT_INV_registers[21][20]~q\ <= NOT \reg_file|registers[21][20]~q\;
\reg_file|ALT_INV_registers[17][20]~q\ <= NOT \reg_file|registers[17][20]~q\;
\ALT_INV_sreaddata2_IDEX~220_combout\ <= NOT \sreaddata2_IDEX~220_combout\;
\reg_file|ALT_INV_registers[28][20]~q\ <= NOT \reg_file|registers[28][20]~q\;
\reg_file|ALT_INV_registers[24][20]~q\ <= NOT \reg_file|registers[24][20]~q\;
\reg_file|ALT_INV_registers[20][20]~q\ <= NOT \reg_file|registers[20][20]~q\;
\reg_file|ALT_INV_registers[16][20]~q\ <= NOT \reg_file|registers[16][20]~q\;
\ALT_INV_sreaddata2_IDEX~218_combout\ <= NOT \sreaddata2_IDEX~218_combout\;
\ALT_INV_sreaddata2_IDEX~217_combout\ <= NOT \sreaddata2_IDEX~217_combout\;
\reg_file|ALT_INV_registers[7][19]~q\ <= NOT \reg_file|registers[7][19]~q\;
\reg_file|ALT_INV_registers[6][19]~q\ <= NOT \reg_file|registers[6][19]~q\;
\reg_file|ALT_INV_registers[5][19]~q\ <= NOT \reg_file|registers[5][19]~q\;
\reg_file|ALT_INV_registers[4][19]~q\ <= NOT \reg_file|registers[4][19]~q\;
\ALT_INV_sreaddata2_IDEX~216_combout\ <= NOT \sreaddata2_IDEX~216_combout\;
\reg_file|ALT_INV_registers[15][19]~q\ <= NOT \reg_file|registers[15][19]~q\;
\reg_file|ALT_INV_registers[14][19]~q\ <= NOT \reg_file|registers[14][19]~q\;
\reg_file|ALT_INV_registers[13][19]~q\ <= NOT \reg_file|registers[13][19]~q\;
\reg_file|ALT_INV_registers[12][19]~q\ <= NOT \reg_file|registers[12][19]~q\;
\ALT_INV_sreaddata2_IDEX~215_combout\ <= NOT \sreaddata2_IDEX~215_combout\;
\reg_file|ALT_INV_registers[3][19]~q\ <= NOT \reg_file|registers[3][19]~q\;
\reg_file|ALT_INV_registers[2][19]~q\ <= NOT \reg_file|registers[2][19]~q\;
\reg_file|ALT_INV_registers[1][19]~q\ <= NOT \reg_file|registers[1][19]~q\;
\reg_file|ALT_INV_registers[0][19]~q\ <= NOT \reg_file|registers[0][19]~q\;
\ALT_INV_sreaddata2_IDEX~214_combout\ <= NOT \sreaddata2_IDEX~214_combout\;
\reg_file|ALT_INV_registers[11][19]~q\ <= NOT \reg_file|registers[11][19]~q\;
\reg_file|ALT_INV_registers[10][19]~q\ <= NOT \reg_file|registers[10][19]~q\;
\reg_file|ALT_INV_registers[9][19]~q\ <= NOT \reg_file|registers[9][19]~q\;
\reg_file|ALT_INV_registers[8][19]~q\ <= NOT \reg_file|registers[8][19]~q\;
\ALT_INV_sreaddata2_IDEX~213_combout\ <= NOT \sreaddata2_IDEX~213_combout\;
\ALT_INV_sreaddata2_IDEX~212_combout\ <= NOT \sreaddata2_IDEX~212_combout\;
\reg_file|ALT_INV_registers[31][19]~q\ <= NOT \reg_file|registers[31][19]~q\;
\reg_file|ALT_INV_registers[27][19]~q\ <= NOT \reg_file|registers[27][19]~q\;
\reg_file|ALT_INV_registers[23][19]~q\ <= NOT \reg_file|registers[23][19]~q\;
\reg_file|ALT_INV_registers[19][19]~q\ <= NOT \reg_file|registers[19][19]~q\;
\ALT_INV_sreaddata2_IDEX~211_combout\ <= NOT \sreaddata2_IDEX~211_combout\;
\reg_file|ALT_INV_registers[30][19]~q\ <= NOT \reg_file|registers[30][19]~q\;
\reg_file|ALT_INV_registers[26][19]~q\ <= NOT \reg_file|registers[26][19]~q\;
\reg_file|ALT_INV_registers[22][19]~q\ <= NOT \reg_file|registers[22][19]~q\;
\reg_file|ALT_INV_registers[18][19]~q\ <= NOT \reg_file|registers[18][19]~q\;
\ALT_INV_sreaddata2_IDEX~210_combout\ <= NOT \sreaddata2_IDEX~210_combout\;
\reg_file|ALT_INV_registers[29][19]~q\ <= NOT \reg_file|registers[29][19]~q\;
\reg_file|ALT_INV_registers[25][19]~q\ <= NOT \reg_file|registers[25][19]~q\;
\reg_file|ALT_INV_registers[21][19]~q\ <= NOT \reg_file|registers[21][19]~q\;
\reg_file|ALT_INV_registers[17][19]~q\ <= NOT \reg_file|registers[17][19]~q\;
\ALT_INV_sreaddata2_IDEX~209_combout\ <= NOT \sreaddata2_IDEX~209_combout\;
\reg_file|ALT_INV_registers[28][19]~q\ <= NOT \reg_file|registers[28][19]~q\;
\reg_file|ALT_INV_registers[24][19]~q\ <= NOT \reg_file|registers[24][19]~q\;
\reg_file|ALT_INV_registers[20][19]~q\ <= NOT \reg_file|registers[20][19]~q\;
\reg_file|ALT_INV_registers[16][19]~q\ <= NOT \reg_file|registers[16][19]~q\;
\ALT_INV_sreaddata2_IDEX~207_combout\ <= NOT \sreaddata2_IDEX~207_combout\;
\ALT_INV_sreaddata2_IDEX~206_combout\ <= NOT \sreaddata2_IDEX~206_combout\;
\reg_file|ALT_INV_registers[7][18]~q\ <= NOT \reg_file|registers[7][18]~q\;
\reg_file|ALT_INV_registers[6][18]~q\ <= NOT \reg_file|registers[6][18]~q\;
\reg_file|ALT_INV_registers[5][18]~q\ <= NOT \reg_file|registers[5][18]~q\;
\reg_file|ALT_INV_registers[4][18]~q\ <= NOT \reg_file|registers[4][18]~q\;
\ALT_INV_sreaddata2_IDEX~205_combout\ <= NOT \sreaddata2_IDEX~205_combout\;
\reg_file|ALT_INV_registers[15][18]~q\ <= NOT \reg_file|registers[15][18]~q\;
\reg_file|ALT_INV_registers[14][18]~q\ <= NOT \reg_file|registers[14][18]~q\;
\reg_file|ALT_INV_registers[13][18]~q\ <= NOT \reg_file|registers[13][18]~q\;
\reg_file|ALT_INV_registers[12][18]~q\ <= NOT \reg_file|registers[12][18]~q\;
\ALT_INV_sreaddata2_IDEX~204_combout\ <= NOT \sreaddata2_IDEX~204_combout\;
\reg_file|ALT_INV_registers[3][18]~q\ <= NOT \reg_file|registers[3][18]~q\;
\reg_file|ALT_INV_registers[2][18]~q\ <= NOT \reg_file|registers[2][18]~q\;
\reg_file|ALT_INV_registers[1][18]~q\ <= NOT \reg_file|registers[1][18]~q\;
\reg_file|ALT_INV_registers[0][18]~q\ <= NOT \reg_file|registers[0][18]~q\;
\ALT_INV_sreaddata2_IDEX~203_combout\ <= NOT \sreaddata2_IDEX~203_combout\;
\reg_file|ALT_INV_registers[11][18]~q\ <= NOT \reg_file|registers[11][18]~q\;
\reg_file|ALT_INV_registers[10][18]~q\ <= NOT \reg_file|registers[10][18]~q\;
\reg_file|ALT_INV_registers[31][24]~q\ <= NOT \reg_file|registers[31][24]~q\;
\reg_file|ALT_INV_registers[27][24]~q\ <= NOT \reg_file|registers[27][24]~q\;
\reg_file|ALT_INV_registers[23][24]~q\ <= NOT \reg_file|registers[23][24]~q\;
\reg_file|ALT_INV_registers[19][24]~q\ <= NOT \reg_file|registers[19][24]~q\;
\ALT_INV_sreaddata2_IDEX~266_combout\ <= NOT \sreaddata2_IDEX~266_combout\;
\reg_file|ALT_INV_registers[30][24]~q\ <= NOT \reg_file|registers[30][24]~q\;
\reg_file|ALT_INV_registers[26][24]~q\ <= NOT \reg_file|registers[26][24]~q\;
\reg_file|ALT_INV_registers[22][24]~q\ <= NOT \reg_file|registers[22][24]~q\;
\reg_file|ALT_INV_registers[18][24]~q\ <= NOT \reg_file|registers[18][24]~q\;
\ALT_INV_sreaddata2_IDEX~265_combout\ <= NOT \sreaddata2_IDEX~265_combout\;
\reg_file|ALT_INV_registers[29][24]~q\ <= NOT \reg_file|registers[29][24]~q\;
\reg_file|ALT_INV_registers[25][24]~q\ <= NOT \reg_file|registers[25][24]~q\;
\reg_file|ALT_INV_registers[21][24]~q\ <= NOT \reg_file|registers[21][24]~q\;
\reg_file|ALT_INV_registers[17][24]~q\ <= NOT \reg_file|registers[17][24]~q\;
\ALT_INV_sreaddata2_IDEX~264_combout\ <= NOT \sreaddata2_IDEX~264_combout\;
\reg_file|ALT_INV_registers[28][24]~q\ <= NOT \reg_file|registers[28][24]~q\;
\reg_file|ALT_INV_registers[24][24]~q\ <= NOT \reg_file|registers[24][24]~q\;
\reg_file|ALT_INV_registers[20][24]~q\ <= NOT \reg_file|registers[20][24]~q\;
\reg_file|ALT_INV_registers[16][24]~q\ <= NOT \reg_file|registers[16][24]~q\;
\ALT_INV_sreaddata2_IDEX~262_combout\ <= NOT \sreaddata2_IDEX~262_combout\;
\ALT_INV_sreaddata2_IDEX~261_combout\ <= NOT \sreaddata2_IDEX~261_combout\;
\reg_file|ALT_INV_registers[7][23]~q\ <= NOT \reg_file|registers[7][23]~q\;
\reg_file|ALT_INV_registers[6][23]~q\ <= NOT \reg_file|registers[6][23]~q\;
\reg_file|ALT_INV_registers[5][23]~q\ <= NOT \reg_file|registers[5][23]~q\;
\reg_file|ALT_INV_registers[4][23]~q\ <= NOT \reg_file|registers[4][23]~q\;
\ALT_INV_sreaddata2_IDEX~260_combout\ <= NOT \sreaddata2_IDEX~260_combout\;
\reg_file|ALT_INV_registers[15][23]~q\ <= NOT \reg_file|registers[15][23]~q\;
\reg_file|ALT_INV_registers[14][23]~q\ <= NOT \reg_file|registers[14][23]~q\;
\reg_file|ALT_INV_registers[13][23]~q\ <= NOT \reg_file|registers[13][23]~q\;
\reg_file|ALT_INV_registers[12][23]~q\ <= NOT \reg_file|registers[12][23]~q\;
\ALT_INV_sreaddata2_IDEX~259_combout\ <= NOT \sreaddata2_IDEX~259_combout\;
\reg_file|ALT_INV_registers[3][23]~q\ <= NOT \reg_file|registers[3][23]~q\;
\reg_file|ALT_INV_registers[2][23]~q\ <= NOT \reg_file|registers[2][23]~q\;
\reg_file|ALT_INV_registers[1][23]~q\ <= NOT \reg_file|registers[1][23]~q\;
\reg_file|ALT_INV_registers[0][23]~q\ <= NOT \reg_file|registers[0][23]~q\;
\ALT_INV_sreaddata2_IDEX~258_combout\ <= NOT \sreaddata2_IDEX~258_combout\;
\reg_file|ALT_INV_registers[11][23]~q\ <= NOT \reg_file|registers[11][23]~q\;
\reg_file|ALT_INV_registers[10][23]~q\ <= NOT \reg_file|registers[10][23]~q\;
\reg_file|ALT_INV_registers[9][23]~q\ <= NOT \reg_file|registers[9][23]~q\;
\reg_file|ALT_INV_registers[8][23]~q\ <= NOT \reg_file|registers[8][23]~q\;
\ALT_INV_sreaddata2_IDEX~257_combout\ <= NOT \sreaddata2_IDEX~257_combout\;
\ALT_INV_sreaddata2_IDEX~256_combout\ <= NOT \sreaddata2_IDEX~256_combout\;
\reg_file|ALT_INV_registers[31][23]~q\ <= NOT \reg_file|registers[31][23]~q\;
\reg_file|ALT_INV_registers[27][23]~q\ <= NOT \reg_file|registers[27][23]~q\;
\reg_file|ALT_INV_registers[23][23]~q\ <= NOT \reg_file|registers[23][23]~q\;
\reg_file|ALT_INV_registers[19][23]~q\ <= NOT \reg_file|registers[19][23]~q\;
\ALT_INV_sreaddata2_IDEX~255_combout\ <= NOT \sreaddata2_IDEX~255_combout\;
\reg_file|ALT_INV_registers[30][23]~q\ <= NOT \reg_file|registers[30][23]~q\;
\reg_file|ALT_INV_registers[26][23]~q\ <= NOT \reg_file|registers[26][23]~q\;
\reg_file|ALT_INV_registers[22][23]~q\ <= NOT \reg_file|registers[22][23]~q\;
\reg_file|ALT_INV_registers[18][23]~q\ <= NOT \reg_file|registers[18][23]~q\;
\ALT_INV_sreaddata2_IDEX~254_combout\ <= NOT \sreaddata2_IDEX~254_combout\;
\reg_file|ALT_INV_registers[29][23]~q\ <= NOT \reg_file|registers[29][23]~q\;
\reg_file|ALT_INV_registers[25][23]~q\ <= NOT \reg_file|registers[25][23]~q\;
\reg_file|ALT_INV_registers[21][23]~q\ <= NOT \reg_file|registers[21][23]~q\;
\reg_file|ALT_INV_registers[17][23]~q\ <= NOT \reg_file|registers[17][23]~q\;
\ALT_INV_sreaddata2_IDEX~253_combout\ <= NOT \sreaddata2_IDEX~253_combout\;
\reg_file|ALT_INV_registers[28][23]~q\ <= NOT \reg_file|registers[28][23]~q\;
\reg_file|ALT_INV_registers[24][23]~q\ <= NOT \reg_file|registers[24][23]~q\;
\reg_file|ALT_INV_registers[20][23]~q\ <= NOT \reg_file|registers[20][23]~q\;
\reg_file|ALT_INV_registers[16][23]~q\ <= NOT \reg_file|registers[16][23]~q\;
\ALT_INV_sreaddata2_IDEX~251_combout\ <= NOT \sreaddata2_IDEX~251_combout\;
\ALT_INV_sreaddata2_IDEX~250_combout\ <= NOT \sreaddata2_IDEX~250_combout\;
\reg_file|ALT_INV_registers[7][22]~q\ <= NOT \reg_file|registers[7][22]~q\;
\reg_file|ALT_INV_registers[6][22]~q\ <= NOT \reg_file|registers[6][22]~q\;
\reg_file|ALT_INV_registers[5][22]~q\ <= NOT \reg_file|registers[5][22]~q\;
\reg_file|ALT_INV_registers[4][22]~q\ <= NOT \reg_file|registers[4][22]~q\;
\ALT_INV_sreaddata2_IDEX~249_combout\ <= NOT \sreaddata2_IDEX~249_combout\;
\reg_file|ALT_INV_registers[15][22]~q\ <= NOT \reg_file|registers[15][22]~q\;
\reg_file|ALT_INV_registers[14][22]~q\ <= NOT \reg_file|registers[14][22]~q\;
\reg_file|ALT_INV_registers[13][22]~q\ <= NOT \reg_file|registers[13][22]~q\;
\reg_file|ALT_INV_registers[12][22]~q\ <= NOT \reg_file|registers[12][22]~q\;
\ALT_INV_sreaddata2_IDEX~248_combout\ <= NOT \sreaddata2_IDEX~248_combout\;
\reg_file|ALT_INV_registers[3][22]~q\ <= NOT \reg_file|registers[3][22]~q\;
\reg_file|ALT_INV_registers[2][22]~q\ <= NOT \reg_file|registers[2][22]~q\;
\reg_file|ALT_INV_registers[1][22]~q\ <= NOT \reg_file|registers[1][22]~q\;
\reg_file|ALT_INV_registers[0][22]~q\ <= NOT \reg_file|registers[0][22]~q\;
\ALT_INV_sreaddata2_IDEX~247_combout\ <= NOT \sreaddata2_IDEX~247_combout\;
\reg_file|ALT_INV_registers[11][22]~q\ <= NOT \reg_file|registers[11][22]~q\;
\reg_file|ALT_INV_registers[10][22]~q\ <= NOT \reg_file|registers[10][22]~q\;
\reg_file|ALT_INV_registers[9][22]~q\ <= NOT \reg_file|registers[9][22]~q\;
\reg_file|ALT_INV_registers[8][22]~q\ <= NOT \reg_file|registers[8][22]~q\;
\ALT_INV_sreaddata2_IDEX~246_combout\ <= NOT \sreaddata2_IDEX~246_combout\;
\ALT_INV_sreaddata2_IDEX~245_combout\ <= NOT \sreaddata2_IDEX~245_combout\;
\reg_file|ALT_INV_registers[31][22]~q\ <= NOT \reg_file|registers[31][22]~q\;
\reg_file|ALT_INV_registers[27][22]~q\ <= NOT \reg_file|registers[27][22]~q\;
\reg_file|ALT_INV_registers[23][22]~q\ <= NOT \reg_file|registers[23][22]~q\;
\reg_file|ALT_INV_registers[19][22]~q\ <= NOT \reg_file|registers[19][22]~q\;
\ALT_INV_sreaddata2_IDEX~244_combout\ <= NOT \sreaddata2_IDEX~244_combout\;
\reg_file|ALT_INV_registers[30][22]~q\ <= NOT \reg_file|registers[30][22]~q\;
\reg_file|ALT_INV_registers[26][22]~q\ <= NOT \reg_file|registers[26][22]~q\;
\reg_file|ALT_INV_registers[22][22]~q\ <= NOT \reg_file|registers[22][22]~q\;
\reg_file|ALT_INV_registers[18][22]~q\ <= NOT \reg_file|registers[18][22]~q\;
\ALT_INV_sreaddata2_IDEX~243_combout\ <= NOT \sreaddata2_IDEX~243_combout\;
\reg_file|ALT_INV_registers[29][22]~q\ <= NOT \reg_file|registers[29][22]~q\;
\reg_file|ALT_INV_registers[25][22]~q\ <= NOT \reg_file|registers[25][22]~q\;
\reg_file|ALT_INV_registers[21][22]~q\ <= NOT \reg_file|registers[21][22]~q\;
\reg_file|ALT_INV_registers[17][22]~q\ <= NOT \reg_file|registers[17][22]~q\;
\ALT_INV_sreaddata2_IDEX~242_combout\ <= NOT \sreaddata2_IDEX~242_combout\;
\reg_file|ALT_INV_registers[28][22]~q\ <= NOT \reg_file|registers[28][22]~q\;
\reg_file|ALT_INV_registers[24][22]~q\ <= NOT \reg_file|registers[24][22]~q\;
\reg_file|ALT_INV_registers[20][22]~q\ <= NOT \reg_file|registers[20][22]~q\;
\reg_file|ALT_INV_registers[16][22]~q\ <= NOT \reg_file|registers[16][22]~q\;
\ALT_INV_sreaddata2_IDEX~240_combout\ <= NOT \sreaddata2_IDEX~240_combout\;
\ALT_INV_sreaddata2_IDEX~239_combout\ <= NOT \sreaddata2_IDEX~239_combout\;
\reg_file|ALT_INV_registers[7][21]~q\ <= NOT \reg_file|registers[7][21]~q\;
\reg_file|ALT_INV_registers[6][21]~q\ <= NOT \reg_file|registers[6][21]~q\;
\reg_file|ALT_INV_registers[5][21]~q\ <= NOT \reg_file|registers[5][21]~q\;
\reg_file|ALT_INV_registers[4][21]~q\ <= NOT \reg_file|registers[4][21]~q\;
\ALT_INV_sreaddata2_IDEX~238_combout\ <= NOT \sreaddata2_IDEX~238_combout\;
\reg_file|ALT_INV_registers[15][21]~q\ <= NOT \reg_file|registers[15][21]~q\;
\reg_file|ALT_INV_registers[14][21]~q\ <= NOT \reg_file|registers[14][21]~q\;
\reg_file|ALT_INV_registers[13][21]~q\ <= NOT \reg_file|registers[13][21]~q\;
\reg_file|ALT_INV_registers[12][21]~q\ <= NOT \reg_file|registers[12][21]~q\;
\ALT_INV_sreaddata2_IDEX~237_combout\ <= NOT \sreaddata2_IDEX~237_combout\;
\reg_file|ALT_INV_registers[3][21]~q\ <= NOT \reg_file|registers[3][21]~q\;
\reg_file|ALT_INV_registers[2][21]~q\ <= NOT \reg_file|registers[2][21]~q\;
\reg_file|ALT_INV_registers[1][21]~q\ <= NOT \reg_file|registers[1][21]~q\;
\reg_file|ALT_INV_registers[0][21]~q\ <= NOT \reg_file|registers[0][21]~q\;
\ALT_INV_sreaddata2_IDEX~236_combout\ <= NOT \sreaddata2_IDEX~236_combout\;
\reg_file|ALT_INV_registers[11][21]~q\ <= NOT \reg_file|registers[11][21]~q\;
\reg_file|ALT_INV_registers[10][21]~q\ <= NOT \reg_file|registers[10][21]~q\;
\reg_file|ALT_INV_registers[9][21]~q\ <= NOT \reg_file|registers[9][21]~q\;
\reg_file|ALT_INV_registers[8][21]~q\ <= NOT \reg_file|registers[8][21]~q\;
\reg_file|ALT_INV_registers[23][27]~q\ <= NOT \reg_file|registers[23][27]~q\;
\reg_file|ALT_INV_registers[19][27]~q\ <= NOT \reg_file|registers[19][27]~q\;
\ALT_INV_sreaddata2_IDEX~299_combout\ <= NOT \sreaddata2_IDEX~299_combout\;
\reg_file|ALT_INV_registers[30][27]~q\ <= NOT \reg_file|registers[30][27]~q\;
\reg_file|ALT_INV_registers[26][27]~q\ <= NOT \reg_file|registers[26][27]~q\;
\reg_file|ALT_INV_registers[22][27]~q\ <= NOT \reg_file|registers[22][27]~q\;
\reg_file|ALT_INV_registers[18][27]~q\ <= NOT \reg_file|registers[18][27]~q\;
\ALT_INV_sreaddata2_IDEX~298_combout\ <= NOT \sreaddata2_IDEX~298_combout\;
\reg_file|ALT_INV_registers[29][27]~q\ <= NOT \reg_file|registers[29][27]~q\;
\reg_file|ALT_INV_registers[25][27]~q\ <= NOT \reg_file|registers[25][27]~q\;
\reg_file|ALT_INV_registers[21][27]~q\ <= NOT \reg_file|registers[21][27]~q\;
\reg_file|ALT_INV_registers[17][27]~q\ <= NOT \reg_file|registers[17][27]~q\;
\ALT_INV_sreaddata2_IDEX~297_combout\ <= NOT \sreaddata2_IDEX~297_combout\;
\reg_file|ALT_INV_registers[28][27]~q\ <= NOT \reg_file|registers[28][27]~q\;
\reg_file|ALT_INV_registers[24][27]~q\ <= NOT \reg_file|registers[24][27]~q\;
\reg_file|ALT_INV_registers[20][27]~q\ <= NOT \reg_file|registers[20][27]~q\;
\reg_file|ALT_INV_registers[16][27]~q\ <= NOT \reg_file|registers[16][27]~q\;
\ALT_INV_sreaddata2_IDEX~295_combout\ <= NOT \sreaddata2_IDEX~295_combout\;
\ALT_INV_sreaddata2_IDEX~294_combout\ <= NOT \sreaddata2_IDEX~294_combout\;
\reg_file|ALT_INV_registers[7][26]~q\ <= NOT \reg_file|registers[7][26]~q\;
\reg_file|ALT_INV_registers[6][26]~q\ <= NOT \reg_file|registers[6][26]~q\;
\reg_file|ALT_INV_registers[5][26]~q\ <= NOT \reg_file|registers[5][26]~q\;
\reg_file|ALT_INV_registers[4][26]~q\ <= NOT \reg_file|registers[4][26]~q\;
\ALT_INV_sreaddata2_IDEX~293_combout\ <= NOT \sreaddata2_IDEX~293_combout\;
\reg_file|ALT_INV_registers[15][26]~q\ <= NOT \reg_file|registers[15][26]~q\;
\reg_file|ALT_INV_registers[14][26]~q\ <= NOT \reg_file|registers[14][26]~q\;
\reg_file|ALT_INV_registers[13][26]~q\ <= NOT \reg_file|registers[13][26]~q\;
\reg_file|ALT_INV_registers[12][26]~q\ <= NOT \reg_file|registers[12][26]~q\;
\ALT_INV_sreaddata2_IDEX~292_combout\ <= NOT \sreaddata2_IDEX~292_combout\;
\reg_file|ALT_INV_registers[3][26]~q\ <= NOT \reg_file|registers[3][26]~q\;
\reg_file|ALT_INV_registers[2][26]~q\ <= NOT \reg_file|registers[2][26]~q\;
\reg_file|ALT_INV_registers[1][26]~q\ <= NOT \reg_file|registers[1][26]~q\;
\reg_file|ALT_INV_registers[0][26]~q\ <= NOT \reg_file|registers[0][26]~q\;
\ALT_INV_sreaddata2_IDEX~291_combout\ <= NOT \sreaddata2_IDEX~291_combout\;
\reg_file|ALT_INV_registers[11][26]~q\ <= NOT \reg_file|registers[11][26]~q\;
\reg_file|ALT_INV_registers[10][26]~q\ <= NOT \reg_file|registers[10][26]~q\;
\reg_file|ALT_INV_registers[9][26]~q\ <= NOT \reg_file|registers[9][26]~q\;
\reg_file|ALT_INV_registers[8][26]~q\ <= NOT \reg_file|registers[8][26]~q\;
\ALT_INV_sreaddata2_IDEX~290_combout\ <= NOT \sreaddata2_IDEX~290_combout\;
\ALT_INV_sreaddata2_IDEX~289_combout\ <= NOT \sreaddata2_IDEX~289_combout\;
\reg_file|ALT_INV_registers[31][26]~q\ <= NOT \reg_file|registers[31][26]~q\;
\reg_file|ALT_INV_registers[27][26]~q\ <= NOT \reg_file|registers[27][26]~q\;
\reg_file|ALT_INV_registers[23][26]~q\ <= NOT \reg_file|registers[23][26]~q\;
\reg_file|ALT_INV_registers[19][26]~q\ <= NOT \reg_file|registers[19][26]~q\;
\ALT_INV_sreaddata2_IDEX~288_combout\ <= NOT \sreaddata2_IDEX~288_combout\;
\reg_file|ALT_INV_registers[30][26]~q\ <= NOT \reg_file|registers[30][26]~q\;
\reg_file|ALT_INV_registers[26][26]~q\ <= NOT \reg_file|registers[26][26]~q\;
\reg_file|ALT_INV_registers[22][26]~q\ <= NOT \reg_file|registers[22][26]~q\;
\reg_file|ALT_INV_registers[18][26]~q\ <= NOT \reg_file|registers[18][26]~q\;
\ALT_INV_sreaddata2_IDEX~287_combout\ <= NOT \sreaddata2_IDEX~287_combout\;
\reg_file|ALT_INV_registers[29][26]~q\ <= NOT \reg_file|registers[29][26]~q\;
\reg_file|ALT_INV_registers[25][26]~q\ <= NOT \reg_file|registers[25][26]~q\;
\reg_file|ALT_INV_registers[21][26]~q\ <= NOT \reg_file|registers[21][26]~q\;
\reg_file|ALT_INV_registers[17][26]~q\ <= NOT \reg_file|registers[17][26]~q\;
\ALT_INV_sreaddata2_IDEX~286_combout\ <= NOT \sreaddata2_IDEX~286_combout\;
\reg_file|ALT_INV_registers[28][26]~q\ <= NOT \reg_file|registers[28][26]~q\;
\reg_file|ALT_INV_registers[24][26]~q\ <= NOT \reg_file|registers[24][26]~q\;
\reg_file|ALT_INV_registers[20][26]~q\ <= NOT \reg_file|registers[20][26]~q\;
\reg_file|ALT_INV_registers[16][26]~q\ <= NOT \reg_file|registers[16][26]~q\;
\ALT_INV_sreaddata2_IDEX~284_combout\ <= NOT \sreaddata2_IDEX~284_combout\;
\ALT_INV_sreaddata2_IDEX~283_combout\ <= NOT \sreaddata2_IDEX~283_combout\;
\reg_file|ALT_INV_registers[7][25]~q\ <= NOT \reg_file|registers[7][25]~q\;
\reg_file|ALT_INV_registers[6][25]~q\ <= NOT \reg_file|registers[6][25]~q\;
\reg_file|ALT_INV_registers[5][25]~q\ <= NOT \reg_file|registers[5][25]~q\;
\reg_file|ALT_INV_registers[4][25]~q\ <= NOT \reg_file|registers[4][25]~q\;
\ALT_INV_sreaddata2_IDEX~282_combout\ <= NOT \sreaddata2_IDEX~282_combout\;
\reg_file|ALT_INV_registers[15][25]~q\ <= NOT \reg_file|registers[15][25]~q\;
\reg_file|ALT_INV_registers[14][25]~q\ <= NOT \reg_file|registers[14][25]~q\;
\reg_file|ALT_INV_registers[13][25]~q\ <= NOT \reg_file|registers[13][25]~q\;
\reg_file|ALT_INV_registers[12][25]~q\ <= NOT \reg_file|registers[12][25]~q\;
\ALT_INV_sreaddata2_IDEX~281_combout\ <= NOT \sreaddata2_IDEX~281_combout\;
\reg_file|ALT_INV_registers[3][25]~q\ <= NOT \reg_file|registers[3][25]~q\;
\reg_file|ALT_INV_registers[2][25]~q\ <= NOT \reg_file|registers[2][25]~q\;
\reg_file|ALT_INV_registers[1][25]~q\ <= NOT \reg_file|registers[1][25]~q\;
\reg_file|ALT_INV_registers[0][25]~q\ <= NOT \reg_file|registers[0][25]~q\;
\ALT_INV_sreaddata2_IDEX~280_combout\ <= NOT \sreaddata2_IDEX~280_combout\;
\reg_file|ALT_INV_registers[11][25]~q\ <= NOT \reg_file|registers[11][25]~q\;
\reg_file|ALT_INV_registers[10][25]~q\ <= NOT \reg_file|registers[10][25]~q\;
\reg_file|ALT_INV_registers[9][25]~q\ <= NOT \reg_file|registers[9][25]~q\;
\reg_file|ALT_INV_registers[8][25]~q\ <= NOT \reg_file|registers[8][25]~q\;
\ALT_INV_sreaddata2_IDEX~279_combout\ <= NOT \sreaddata2_IDEX~279_combout\;
\ALT_INV_sreaddata2_IDEX~278_combout\ <= NOT \sreaddata2_IDEX~278_combout\;
\reg_file|ALT_INV_registers[31][25]~q\ <= NOT \reg_file|registers[31][25]~q\;
\reg_file|ALT_INV_registers[27][25]~q\ <= NOT \reg_file|registers[27][25]~q\;
\reg_file|ALT_INV_registers[23][25]~q\ <= NOT \reg_file|registers[23][25]~q\;
\reg_file|ALT_INV_registers[19][25]~q\ <= NOT \reg_file|registers[19][25]~q\;
\ALT_INV_sreaddata2_IDEX~277_combout\ <= NOT \sreaddata2_IDEX~277_combout\;
\reg_file|ALT_INV_registers[30][25]~q\ <= NOT \reg_file|registers[30][25]~q\;
\reg_file|ALT_INV_registers[26][25]~q\ <= NOT \reg_file|registers[26][25]~q\;
\reg_file|ALT_INV_registers[22][25]~q\ <= NOT \reg_file|registers[22][25]~q\;
\reg_file|ALT_INV_registers[18][25]~q\ <= NOT \reg_file|registers[18][25]~q\;
\ALT_INV_sreaddata2_IDEX~276_combout\ <= NOT \sreaddata2_IDEX~276_combout\;
\reg_file|ALT_INV_registers[29][25]~q\ <= NOT \reg_file|registers[29][25]~q\;
\reg_file|ALT_INV_registers[25][25]~q\ <= NOT \reg_file|registers[25][25]~q\;
\reg_file|ALT_INV_registers[21][25]~q\ <= NOT \reg_file|registers[21][25]~q\;
\reg_file|ALT_INV_registers[17][25]~q\ <= NOT \reg_file|registers[17][25]~q\;
\ALT_INV_sreaddata2_IDEX~275_combout\ <= NOT \sreaddata2_IDEX~275_combout\;
\reg_file|ALT_INV_registers[28][25]~q\ <= NOT \reg_file|registers[28][25]~q\;
\reg_file|ALT_INV_registers[24][25]~q\ <= NOT \reg_file|registers[24][25]~q\;
\reg_file|ALT_INV_registers[20][25]~q\ <= NOT \reg_file|registers[20][25]~q\;
\reg_file|ALT_INV_registers[16][25]~q\ <= NOT \reg_file|registers[16][25]~q\;
\ALT_INV_sreaddata2_IDEX~273_combout\ <= NOT \sreaddata2_IDEX~273_combout\;
\ALT_INV_sreaddata2_IDEX~272_combout\ <= NOT \sreaddata2_IDEX~272_combout\;
\reg_file|ALT_INV_registers[7][24]~q\ <= NOT \reg_file|registers[7][24]~q\;
\reg_file|ALT_INV_registers[6][24]~q\ <= NOT \reg_file|registers[6][24]~q\;
\reg_file|ALT_INV_registers[5][24]~q\ <= NOT \reg_file|registers[5][24]~q\;
\reg_file|ALT_INV_registers[4][24]~q\ <= NOT \reg_file|registers[4][24]~q\;
\ALT_INV_sreaddata2_IDEX~271_combout\ <= NOT \sreaddata2_IDEX~271_combout\;
\reg_file|ALT_INV_registers[15][24]~q\ <= NOT \reg_file|registers[15][24]~q\;
\reg_file|ALT_INV_registers[14][24]~q\ <= NOT \reg_file|registers[14][24]~q\;
\reg_file|ALT_INV_registers[13][24]~q\ <= NOT \reg_file|registers[13][24]~q\;
\reg_file|ALT_INV_registers[12][24]~q\ <= NOT \reg_file|registers[12][24]~q\;
\ALT_INV_sreaddata2_IDEX~270_combout\ <= NOT \sreaddata2_IDEX~270_combout\;
\reg_file|ALT_INV_registers[3][24]~q\ <= NOT \reg_file|registers[3][24]~q\;
\reg_file|ALT_INV_registers[2][24]~q\ <= NOT \reg_file|registers[2][24]~q\;
\reg_file|ALT_INV_registers[1][24]~q\ <= NOT \reg_file|registers[1][24]~q\;
\reg_file|ALT_INV_registers[0][24]~q\ <= NOT \reg_file|registers[0][24]~q\;
\ALT_INV_sreaddata2_IDEX~269_combout\ <= NOT \sreaddata2_IDEX~269_combout\;
\reg_file|ALT_INV_registers[11][24]~q\ <= NOT \reg_file|registers[11][24]~q\;
\reg_file|ALT_INV_registers[10][24]~q\ <= NOT \reg_file|registers[10][24]~q\;
\reg_file|ALT_INV_registers[9][24]~q\ <= NOT \reg_file|registers[9][24]~q\;
\reg_file|ALT_INV_registers[8][24]~q\ <= NOT \reg_file|registers[8][24]~q\;
\ALT_INV_sreaddata2_IDEX~268_combout\ <= NOT \sreaddata2_IDEX~268_combout\;
\ALT_INV_sreaddata2_IDEX~267_combout\ <= NOT \sreaddata2_IDEX~267_combout\;
\ALT_INV_sreaddata2_IDEX~332_combout\ <= NOT \sreaddata2_IDEX~332_combout\;
\reg_file|ALT_INV_registers[30][30]~q\ <= NOT \reg_file|registers[30][30]~q\;
\reg_file|ALT_INV_registers[26][30]~q\ <= NOT \reg_file|registers[26][30]~q\;
\reg_file|ALT_INV_registers[22][30]~q\ <= NOT \reg_file|registers[22][30]~q\;
\reg_file|ALT_INV_registers[18][30]~q\ <= NOT \reg_file|registers[18][30]~q\;
\ALT_INV_sreaddata2_IDEX~331_combout\ <= NOT \sreaddata2_IDEX~331_combout\;
\reg_file|ALT_INV_registers[29][30]~q\ <= NOT \reg_file|registers[29][30]~q\;
\reg_file|ALT_INV_registers[25][30]~q\ <= NOT \reg_file|registers[25][30]~q\;
\reg_file|ALT_INV_registers[21][30]~q\ <= NOT \reg_file|registers[21][30]~q\;
\reg_file|ALT_INV_registers[17][30]~q\ <= NOT \reg_file|registers[17][30]~q\;
\ALT_INV_sreaddata2_IDEX~330_combout\ <= NOT \sreaddata2_IDEX~330_combout\;
\reg_file|ALT_INV_registers[28][30]~q\ <= NOT \reg_file|registers[28][30]~q\;
\reg_file|ALT_INV_registers[24][30]~q\ <= NOT \reg_file|registers[24][30]~q\;
\reg_file|ALT_INV_registers[20][30]~q\ <= NOT \reg_file|registers[20][30]~q\;
\reg_file|ALT_INV_registers[16][30]~q\ <= NOT \reg_file|registers[16][30]~q\;
\ALT_INV_sreaddata2_IDEX~328_combout\ <= NOT \sreaddata2_IDEX~328_combout\;
\ALT_INV_sreaddata2_IDEX~327_combout\ <= NOT \sreaddata2_IDEX~327_combout\;
\reg_file|ALT_INV_registers[7][29]~q\ <= NOT \reg_file|registers[7][29]~q\;
\reg_file|ALT_INV_registers[6][29]~q\ <= NOT \reg_file|registers[6][29]~q\;
\reg_file|ALT_INV_registers[5][29]~q\ <= NOT \reg_file|registers[5][29]~q\;
\reg_file|ALT_INV_registers[4][29]~q\ <= NOT \reg_file|registers[4][29]~q\;
\ALT_INV_sreaddata2_IDEX~326_combout\ <= NOT \sreaddata2_IDEX~326_combout\;
\reg_file|ALT_INV_registers[15][29]~q\ <= NOT \reg_file|registers[15][29]~q\;
\reg_file|ALT_INV_registers[14][29]~q\ <= NOT \reg_file|registers[14][29]~q\;
\reg_file|ALT_INV_registers[13][29]~q\ <= NOT \reg_file|registers[13][29]~q\;
\reg_file|ALT_INV_registers[12][29]~q\ <= NOT \reg_file|registers[12][29]~q\;
\ALT_INV_sreaddata2_IDEX~325_combout\ <= NOT \sreaddata2_IDEX~325_combout\;
\reg_file|ALT_INV_registers[3][29]~q\ <= NOT \reg_file|registers[3][29]~q\;
\reg_file|ALT_INV_registers[2][29]~q\ <= NOT \reg_file|registers[2][29]~q\;
\reg_file|ALT_INV_registers[1][29]~q\ <= NOT \reg_file|registers[1][29]~q\;
\reg_file|ALT_INV_registers[0][29]~q\ <= NOT \reg_file|registers[0][29]~q\;
\ALT_INV_sreaddata2_IDEX~324_combout\ <= NOT \sreaddata2_IDEX~324_combout\;
\reg_file|ALT_INV_registers[11][29]~q\ <= NOT \reg_file|registers[11][29]~q\;
\reg_file|ALT_INV_registers[10][29]~q\ <= NOT \reg_file|registers[10][29]~q\;
\reg_file|ALT_INV_registers[9][29]~q\ <= NOT \reg_file|registers[9][29]~q\;
\reg_file|ALT_INV_registers[8][29]~q\ <= NOT \reg_file|registers[8][29]~q\;
\ALT_INV_sreaddata2_IDEX~323_combout\ <= NOT \sreaddata2_IDEX~323_combout\;
\ALT_INV_sreaddata2_IDEX~322_combout\ <= NOT \sreaddata2_IDEX~322_combout\;
\reg_file|ALT_INV_registers[31][29]~q\ <= NOT \reg_file|registers[31][29]~q\;
\reg_file|ALT_INV_registers[27][29]~q\ <= NOT \reg_file|registers[27][29]~q\;
\reg_file|ALT_INV_registers[23][29]~q\ <= NOT \reg_file|registers[23][29]~q\;
\reg_file|ALT_INV_registers[19][29]~q\ <= NOT \reg_file|registers[19][29]~q\;
\ALT_INV_sreaddata2_IDEX~321_combout\ <= NOT \sreaddata2_IDEX~321_combout\;
\reg_file|ALT_INV_registers[30][29]~q\ <= NOT \reg_file|registers[30][29]~q\;
\reg_file|ALT_INV_registers[26][29]~q\ <= NOT \reg_file|registers[26][29]~q\;
\reg_file|ALT_INV_registers[22][29]~q\ <= NOT \reg_file|registers[22][29]~q\;
\reg_file|ALT_INV_registers[18][29]~q\ <= NOT \reg_file|registers[18][29]~q\;
\ALT_INV_sreaddata2_IDEX~320_combout\ <= NOT \sreaddata2_IDEX~320_combout\;
\reg_file|ALT_INV_registers[29][29]~q\ <= NOT \reg_file|registers[29][29]~q\;
\reg_file|ALT_INV_registers[25][29]~q\ <= NOT \reg_file|registers[25][29]~q\;
\reg_file|ALT_INV_registers[21][29]~q\ <= NOT \reg_file|registers[21][29]~q\;
\reg_file|ALT_INV_registers[17][29]~q\ <= NOT \reg_file|registers[17][29]~q\;
\ALT_INV_sreaddata2_IDEX~319_combout\ <= NOT \sreaddata2_IDEX~319_combout\;
\reg_file|ALT_INV_registers[28][29]~q\ <= NOT \reg_file|registers[28][29]~q\;
\reg_file|ALT_INV_registers[24][29]~q\ <= NOT \reg_file|registers[24][29]~q\;
\reg_file|ALT_INV_registers[20][29]~q\ <= NOT \reg_file|registers[20][29]~q\;
\reg_file|ALT_INV_registers[16][29]~q\ <= NOT \reg_file|registers[16][29]~q\;
\ALT_INV_sreaddata2_IDEX~317_combout\ <= NOT \sreaddata2_IDEX~317_combout\;
\ALT_INV_sreaddata2_IDEX~316_combout\ <= NOT \sreaddata2_IDEX~316_combout\;
\reg_file|ALT_INV_registers[7][28]~q\ <= NOT \reg_file|registers[7][28]~q\;
\reg_file|ALT_INV_registers[6][28]~q\ <= NOT \reg_file|registers[6][28]~q\;
\reg_file|ALT_INV_registers[5][28]~q\ <= NOT \reg_file|registers[5][28]~q\;
\reg_file|ALT_INV_registers[4][28]~q\ <= NOT \reg_file|registers[4][28]~q\;
\ALT_INV_sreaddata2_IDEX~315_combout\ <= NOT \sreaddata2_IDEX~315_combout\;
\reg_file|ALT_INV_registers[15][28]~q\ <= NOT \reg_file|registers[15][28]~q\;
\reg_file|ALT_INV_registers[14][28]~q\ <= NOT \reg_file|registers[14][28]~q\;
\reg_file|ALT_INV_registers[13][28]~q\ <= NOT \reg_file|registers[13][28]~q\;
\reg_file|ALT_INV_registers[12][28]~q\ <= NOT \reg_file|registers[12][28]~q\;
\ALT_INV_sreaddata2_IDEX~314_combout\ <= NOT \sreaddata2_IDEX~314_combout\;
\reg_file|ALT_INV_registers[3][28]~q\ <= NOT \reg_file|registers[3][28]~q\;
\reg_file|ALT_INV_registers[2][28]~q\ <= NOT \reg_file|registers[2][28]~q\;
\reg_file|ALT_INV_registers[1][28]~q\ <= NOT \reg_file|registers[1][28]~q\;
\reg_file|ALT_INV_registers[0][28]~q\ <= NOT \reg_file|registers[0][28]~q\;
\ALT_INV_sreaddata2_IDEX~313_combout\ <= NOT \sreaddata2_IDEX~313_combout\;
\reg_file|ALT_INV_registers[11][28]~q\ <= NOT \reg_file|registers[11][28]~q\;
\reg_file|ALT_INV_registers[10][28]~q\ <= NOT \reg_file|registers[10][28]~q\;
\reg_file|ALT_INV_registers[9][28]~q\ <= NOT \reg_file|registers[9][28]~q\;
\reg_file|ALT_INV_registers[8][28]~q\ <= NOT \reg_file|registers[8][28]~q\;
\ALT_INV_sreaddata2_IDEX~312_combout\ <= NOT \sreaddata2_IDEX~312_combout\;
\ALT_INV_sreaddata2_IDEX~311_combout\ <= NOT \sreaddata2_IDEX~311_combout\;
\reg_file|ALT_INV_registers[31][28]~q\ <= NOT \reg_file|registers[31][28]~q\;
\reg_file|ALT_INV_registers[27][28]~q\ <= NOT \reg_file|registers[27][28]~q\;
\reg_file|ALT_INV_registers[23][28]~q\ <= NOT \reg_file|registers[23][28]~q\;
\reg_file|ALT_INV_registers[19][28]~q\ <= NOT \reg_file|registers[19][28]~q\;
\ALT_INV_sreaddata2_IDEX~310_combout\ <= NOT \sreaddata2_IDEX~310_combout\;
\reg_file|ALT_INV_registers[30][28]~q\ <= NOT \reg_file|registers[30][28]~q\;
\reg_file|ALT_INV_registers[26][28]~q\ <= NOT \reg_file|registers[26][28]~q\;
\reg_file|ALT_INV_registers[22][28]~q\ <= NOT \reg_file|registers[22][28]~q\;
\reg_file|ALT_INV_registers[18][28]~q\ <= NOT \reg_file|registers[18][28]~q\;
\ALT_INV_sreaddata2_IDEX~309_combout\ <= NOT \sreaddata2_IDEX~309_combout\;
\reg_file|ALT_INV_registers[29][28]~q\ <= NOT \reg_file|registers[29][28]~q\;
\reg_file|ALT_INV_registers[25][28]~q\ <= NOT \reg_file|registers[25][28]~q\;
\reg_file|ALT_INV_registers[21][28]~q\ <= NOT \reg_file|registers[21][28]~q\;
\reg_file|ALT_INV_registers[17][28]~q\ <= NOT \reg_file|registers[17][28]~q\;
\ALT_INV_sreaddata2_IDEX~308_combout\ <= NOT \sreaddata2_IDEX~308_combout\;
\reg_file|ALT_INV_registers[28][28]~q\ <= NOT \reg_file|registers[28][28]~q\;
\reg_file|ALT_INV_registers[24][28]~q\ <= NOT \reg_file|registers[24][28]~q\;
\reg_file|ALT_INV_registers[20][28]~q\ <= NOT \reg_file|registers[20][28]~q\;
\reg_file|ALT_INV_registers[16][28]~q\ <= NOT \reg_file|registers[16][28]~q\;
\ALT_INV_sreaddata2_IDEX~306_combout\ <= NOT \sreaddata2_IDEX~306_combout\;
\ALT_INV_sreaddata2_IDEX~305_combout\ <= NOT \sreaddata2_IDEX~305_combout\;
\reg_file|ALT_INV_registers[7][27]~q\ <= NOT \reg_file|registers[7][27]~q\;
\reg_file|ALT_INV_registers[6][27]~q\ <= NOT \reg_file|registers[6][27]~q\;
\reg_file|ALT_INV_registers[5][27]~q\ <= NOT \reg_file|registers[5][27]~q\;
\reg_file|ALT_INV_registers[4][27]~q\ <= NOT \reg_file|registers[4][27]~q\;
\ALT_INV_sreaddata2_IDEX~304_combout\ <= NOT \sreaddata2_IDEX~304_combout\;
\reg_file|ALT_INV_registers[15][27]~q\ <= NOT \reg_file|registers[15][27]~q\;
\reg_file|ALT_INV_registers[14][27]~q\ <= NOT \reg_file|registers[14][27]~q\;
\reg_file|ALT_INV_registers[13][27]~q\ <= NOT \reg_file|registers[13][27]~q\;
\reg_file|ALT_INV_registers[12][27]~q\ <= NOT \reg_file|registers[12][27]~q\;
\ALT_INV_sreaddata2_IDEX~303_combout\ <= NOT \sreaddata2_IDEX~303_combout\;
\reg_file|ALT_INV_registers[3][27]~q\ <= NOT \reg_file|registers[3][27]~q\;
\reg_file|ALT_INV_registers[2][27]~q\ <= NOT \reg_file|registers[2][27]~q\;
\reg_file|ALT_INV_registers[1][27]~q\ <= NOT \reg_file|registers[1][27]~q\;
\reg_file|ALT_INV_registers[0][27]~q\ <= NOT \reg_file|registers[0][27]~q\;
\ALT_INV_sreaddata2_IDEX~302_combout\ <= NOT \sreaddata2_IDEX~302_combout\;
\reg_file|ALT_INV_registers[11][27]~q\ <= NOT \reg_file|registers[11][27]~q\;
\reg_file|ALT_INV_registers[10][27]~q\ <= NOT \reg_file|registers[10][27]~q\;
\reg_file|ALT_INV_registers[9][27]~q\ <= NOT \reg_file|registers[9][27]~q\;
\reg_file|ALT_INV_registers[8][27]~q\ <= NOT \reg_file|registers[8][27]~q\;
\ALT_INV_sreaddata2_IDEX~301_combout\ <= NOT \sreaddata2_IDEX~301_combout\;
\ALT_INV_sreaddata2_IDEX~300_combout\ <= NOT \sreaddata2_IDEX~300_combout\;
\reg_file|ALT_INV_registers[31][27]~q\ <= NOT \reg_file|registers[31][27]~q\;
\reg_file|ALT_INV_registers[27][27]~q\ <= NOT \reg_file|registers[27][27]~q\;
\alu_main|ALT_INV_ShiftLeft1~2_combout\ <= NOT \alu_main|ShiftLeft1~2_combout\;
\forward|ALT_INV_Mux17~0_combout\ <= NOT \forward|Mux17~0_combout\;
\forward|ALT_INV_Mux18~0_combout\ <= NOT \forward|Mux18~0_combout\;
\forward|ALT_INV_Mux19~0_combout\ <= NOT \forward|Mux19~0_combout\;
\forward|ALT_INV_Mux20~0_combout\ <= NOT \forward|Mux20~0_combout\;
\forward|ALT_INV_Mux21~0_combout\ <= NOT \forward|Mux21~0_combout\;
\forward|ALT_INV_Mux22~0_combout\ <= NOT \forward|Mux22~0_combout\;
\forward|ALT_INV_Mux15~0_combout\ <= NOT \forward|Mux15~0_combout\;
\forward|ALT_INV_Mux16~0_combout\ <= NOT \forward|Mux16~0_combout\;
\forward|ALT_INV_Mux27~0_combout\ <= NOT \forward|Mux27~0_combout\;
\alu_main|ALT_INV_ShiftLeft1~1_combout\ <= NOT \alu_main|ShiftLeft1~1_combout\;
\forward|ALT_INV_Mux28~0_combout\ <= NOT \forward|Mux28~0_combout\;
\forward|ALT_INV_Mux29~0_combout\ <= NOT \forward|Mux29~0_combout\;
\alu_main|ALT_INV_ShiftLeft1~0_combout\ <= NOT \alu_main|ShiftLeft1~0_combout\;
\forward|ALT_INV_Mux30~0_combout\ <= NOT \forward|Mux30~0_combout\;
\alu_main|ALT_INV_ShiftLeft0~3_combout\ <= NOT \alu_main|ShiftLeft0~3_combout\;
\alu_main|ALT_INV_ShiftLeft0~2_combout\ <= NOT \alu_main|ShiftLeft0~2_combout\;
\alu_main|ALT_INV_ShiftLeft0~1_combout\ <= NOT \alu_main|ShiftLeft0~1_combout\;
\alu_main|ALT_INV_ShiftLeft0~0_combout\ <= NOT \alu_main|ShiftLeft0~0_combout\;
\forward|ALT_INV_Mux31~0_combout\ <= NOT \forward|Mux31~0_combout\;
\forward|ALT_INV_Mux3~0_combout\ <= NOT \forward|Mux3~0_combout\;
\control|ALT_INV_Jr~0_combout\ <= NOT \control|Jr~0_combout\;
\control|ALT_INV_Mux2~0_combout\ <= NOT \control|Mux2~0_combout\;
\pc_mips|ALT_INV_pc_output\(31) <= NOT \pc_mips|pc_output\(31);
\pc_mips|ALT_INV_pc_output\(30) <= NOT \pc_mips|pc_output\(30);
\pc_mips|ALT_INV_pc_output\(29) <= NOT \pc_mips|pc_output\(29);
\pc_mips|ALT_INV_pc_output\(28) <= NOT \pc_mips|pc_output\(28);
\pc_mips|ALT_INV_pc_output\(27) <= NOT \pc_mips|pc_output\(27);
\pc_mips|ALT_INV_pc_output\(26) <= NOT \pc_mips|pc_output\(26);
\pc_mips|ALT_INV_pc_output\(25) <= NOT \pc_mips|pc_output\(25);
\pc_mips|ALT_INV_pc_output\(24) <= NOT \pc_mips|pc_output\(24);
\pc_mips|ALT_INV_pc_output\(23) <= NOT \pc_mips|pc_output\(23);
\pc_mips|ALT_INV_pc_output\(22) <= NOT \pc_mips|pc_output\(22);
\pc_mips|ALT_INV_pc_output\(21) <= NOT \pc_mips|pc_output\(21);
\pc_mips|ALT_INV_pc_output\(20) <= NOT \pc_mips|pc_output\(20);
\pc_mips|ALT_INV_pc_output\(19) <= NOT \pc_mips|pc_output\(19);
\pc_mips|ALT_INV_pc_output\(18) <= NOT \pc_mips|pc_output\(18);
\pc_mips|ALT_INV_pc_output\(17) <= NOT \pc_mips|pc_output\(17);
\pc_mips|ALT_INV_pc_output\(16) <= NOT \pc_mips|pc_output\(16);
\pc_mips|ALT_INV_pc_output\(15) <= NOT \pc_mips|pc_output\(15);
\pc_mips|ALT_INV_pc_output\(14) <= NOT \pc_mips|pc_output\(14);
\pc_mips|ALT_INV_pc_output\(13) <= NOT \pc_mips|pc_output\(13);
\pc_mips|ALT_INV_pc_output\(12) <= NOT \pc_mips|pc_output\(12);
\pc_mips|ALT_INV_pc_output\(11) <= NOT \pc_mips|pc_output\(11);
\pc_mips|ALT_INV_pc_output\(10) <= NOT \pc_mips|pc_output\(10);
\pc_mips|ALT_INV_pc_output\(9) <= NOT \pc_mips|pc_output\(9);
\pc_mips|ALT_INV_pc_output\(8) <= NOT \pc_mips|pc_output\(8);
\pc_mips|ALT_INV_pc_output\(7) <= NOT \pc_mips|pc_output\(7);
\pc_mips|ALT_INV_pc_output\(6) <= NOT \pc_mips|pc_output\(6);
\pc_mips|ALT_INV_pc_output\(5) <= NOT \pc_mips|pc_output\(5);
\pc_mips|ALT_INV_pc_output\(4) <= NOT \pc_mips|pc_output\(4);
\pc_mips|ALT_INV_pc_output\(3) <= NOT \pc_mips|pc_output\(3);
\pc_mips|ALT_INV_pc_output\(2) <= NOT \pc_mips|pc_output\(2);
\ALT_INV_sreaddata2_IDEX~350_combout\ <= NOT \sreaddata2_IDEX~350_combout\;
\ALT_INV_sreaddata2_IDEX~349_combout\ <= NOT \sreaddata2_IDEX~349_combout\;
\reg_file|ALT_INV_registers[7][31]~q\ <= NOT \reg_file|registers[7][31]~q\;
\reg_file|ALT_INV_registers[6][31]~q\ <= NOT \reg_file|registers[6][31]~q\;
\reg_file|ALT_INV_registers[5][31]~q\ <= NOT \reg_file|registers[5][31]~q\;
\reg_file|ALT_INV_registers[4][31]~q\ <= NOT \reg_file|registers[4][31]~q\;
\ALT_INV_sreaddata2_IDEX~348_combout\ <= NOT \sreaddata2_IDEX~348_combout\;
\reg_file|ALT_INV_registers[15][31]~q\ <= NOT \reg_file|registers[15][31]~q\;
\reg_file|ALT_INV_registers[14][31]~q\ <= NOT \reg_file|registers[14][31]~q\;
\reg_file|ALT_INV_registers[13][31]~q\ <= NOT \reg_file|registers[13][31]~q\;
\reg_file|ALT_INV_registers[12][31]~q\ <= NOT \reg_file|registers[12][31]~q\;
\ALT_INV_sreaddata2_IDEX~347_combout\ <= NOT \sreaddata2_IDEX~347_combout\;
\reg_file|ALT_INV_registers[3][31]~q\ <= NOT \reg_file|registers[3][31]~q\;
\reg_file|ALT_INV_registers[2][31]~q\ <= NOT \reg_file|registers[2][31]~q\;
\reg_file|ALT_INV_registers[1][31]~q\ <= NOT \reg_file|registers[1][31]~q\;
\reg_file|ALT_INV_registers[0][31]~q\ <= NOT \reg_file|registers[0][31]~q\;
\ALT_INV_sreaddata2_IDEX~346_combout\ <= NOT \sreaddata2_IDEX~346_combout\;
\reg_file|ALT_INV_registers[11][31]~q\ <= NOT \reg_file|registers[11][31]~q\;
\reg_file|ALT_INV_registers[10][31]~q\ <= NOT \reg_file|registers[10][31]~q\;
\reg_file|ALT_INV_registers[9][31]~q\ <= NOT \reg_file|registers[9][31]~q\;
\reg_file|ALT_INV_registers[8][31]~q\ <= NOT \reg_file|registers[8][31]~q\;
\ALT_INV_sreaddata2_IDEX~345_combout\ <= NOT \sreaddata2_IDEX~345_combout\;
\ALT_INV_sreaddata2_IDEX~344_combout\ <= NOT \sreaddata2_IDEX~344_combout\;
\reg_file|ALT_INV_registers[31][31]~q\ <= NOT \reg_file|registers[31][31]~q\;
\reg_file|ALT_INV_registers[27][31]~q\ <= NOT \reg_file|registers[27][31]~q\;
\reg_file|ALT_INV_registers[23][31]~q\ <= NOT \reg_file|registers[23][31]~q\;
\reg_file|ALT_INV_registers[19][31]~q\ <= NOT \reg_file|registers[19][31]~q\;
\ALT_INV_sreaddata2_IDEX~343_combout\ <= NOT \sreaddata2_IDEX~343_combout\;
\reg_file|ALT_INV_registers[30][31]~q\ <= NOT \reg_file|registers[30][31]~q\;
\reg_file|ALT_INV_registers[26][31]~q\ <= NOT \reg_file|registers[26][31]~q\;
\reg_file|ALT_INV_registers[22][31]~q\ <= NOT \reg_file|registers[22][31]~q\;
\reg_file|ALT_INV_registers[18][31]~q\ <= NOT \reg_file|registers[18][31]~q\;
\ALT_INV_sreaddata2_IDEX~342_combout\ <= NOT \sreaddata2_IDEX~342_combout\;
\reg_file|ALT_INV_registers[29][31]~q\ <= NOT \reg_file|registers[29][31]~q\;
\reg_file|ALT_INV_registers[25][31]~q\ <= NOT \reg_file|registers[25][31]~q\;
\reg_file|ALT_INV_registers[21][31]~q\ <= NOT \reg_file|registers[21][31]~q\;
\reg_file|ALT_INV_registers[17][31]~q\ <= NOT \reg_file|registers[17][31]~q\;
\ALT_INV_sreaddata2_IDEX~341_combout\ <= NOT \sreaddata2_IDEX~341_combout\;
\reg_file|ALT_INV_registers[28][31]~q\ <= NOT \reg_file|registers[28][31]~q\;
\reg_file|ALT_INV_registers[24][31]~q\ <= NOT \reg_file|registers[24][31]~q\;
\reg_file|ALT_INV_registers[20][31]~q\ <= NOT \reg_file|registers[20][31]~q\;
\reg_file|ALT_INV_registers[16][31]~q\ <= NOT \reg_file|registers[16][31]~q\;
\ALT_INV_sreaddata2_IDEX~339_combout\ <= NOT \sreaddata2_IDEX~339_combout\;
\ALT_INV_sreaddata2_IDEX~338_combout\ <= NOT \sreaddata2_IDEX~338_combout\;
\reg_file|ALT_INV_registers[7][30]~q\ <= NOT \reg_file|registers[7][30]~q\;
\reg_file|ALT_INV_registers[6][30]~q\ <= NOT \reg_file|registers[6][30]~q\;
\reg_file|ALT_INV_registers[5][30]~q\ <= NOT \reg_file|registers[5][30]~q\;
\reg_file|ALT_INV_registers[4][30]~q\ <= NOT \reg_file|registers[4][30]~q\;
\ALT_INV_sreaddata2_IDEX~337_combout\ <= NOT \sreaddata2_IDEX~337_combout\;
\reg_file|ALT_INV_registers[15][30]~q\ <= NOT \reg_file|registers[15][30]~q\;
\reg_file|ALT_INV_registers[14][30]~q\ <= NOT \reg_file|registers[14][30]~q\;
\reg_file|ALT_INV_registers[13][30]~q\ <= NOT \reg_file|registers[13][30]~q\;
\reg_file|ALT_INV_registers[12][30]~q\ <= NOT \reg_file|registers[12][30]~q\;
\ALT_INV_sreaddata2_IDEX~336_combout\ <= NOT \sreaddata2_IDEX~336_combout\;
\reg_file|ALT_INV_registers[3][30]~q\ <= NOT \reg_file|registers[3][30]~q\;
\reg_file|ALT_INV_registers[2][30]~q\ <= NOT \reg_file|registers[2][30]~q\;
\reg_file|ALT_INV_registers[1][30]~q\ <= NOT \reg_file|registers[1][30]~q\;
\reg_file|ALT_INV_registers[0][30]~q\ <= NOT \reg_file|registers[0][30]~q\;
\ALT_INV_sreaddata2_IDEX~335_combout\ <= NOT \sreaddata2_IDEX~335_combout\;
\reg_file|ALT_INV_registers[11][30]~q\ <= NOT \reg_file|registers[11][30]~q\;
\reg_file|ALT_INV_registers[10][30]~q\ <= NOT \reg_file|registers[10][30]~q\;
\reg_file|ALT_INV_registers[9][30]~q\ <= NOT \reg_file|registers[9][30]~q\;
\reg_file|ALT_INV_registers[8][30]~q\ <= NOT \reg_file|registers[8][30]~q\;
\ALT_INV_sreaddata2_IDEX~334_combout\ <= NOT \sreaddata2_IDEX~334_combout\;
\ALT_INV_sreaddata2_IDEX~333_combout\ <= NOT \sreaddata2_IDEX~333_combout\;
\reg_file|ALT_INV_registers[31][30]~q\ <= NOT \reg_file|registers[31][30]~q\;
\reg_file|ALT_INV_registers[27][30]~q\ <= NOT \reg_file|registers[27][30]~q\;
\reg_file|ALT_INV_registers[23][30]~q\ <= NOT \reg_file|registers[23][30]~q\;
\reg_file|ALT_INV_registers[19][30]~q\ <= NOT \reg_file|registers[19][30]~q\;
\reg_file|ALT_INV_registers[2][28]~DUPLICATE_q\ <= NOT \reg_file|registers[2][28]~DUPLICATE_q\;
\reg_file|ALT_INV_registers[11][28]~DUPLICATE_q\ <= NOT \reg_file|registers[11][28]~DUPLICATE_q\;
\reg_file|ALT_INV_registers[30][28]~DUPLICATE_q\ <= NOT \reg_file|registers[30][28]~DUPLICATE_q\;
\reg_file|ALT_INV_registers[21][28]~DUPLICATE_q\ <= NOT \reg_file|registers[21][28]~DUPLICATE_q\;
\reg_file|ALT_INV_registers[9][27]~DUPLICATE_q\ <= NOT \reg_file|registers[9][27]~DUPLICATE_q\;
\reg_file|ALT_INV_registers[26][27]~DUPLICATE_q\ <= NOT \reg_file|registers[26][27]~DUPLICATE_q\;
\reg_file|ALT_INV_registers[29][27]~DUPLICATE_q\ <= NOT \reg_file|registers[29][27]~DUPLICATE_q\;
\reg_file|ALT_INV_registers[17][27]~DUPLICATE_q\ <= NOT \reg_file|registers[17][27]~DUPLICATE_q\;
\reg_file|ALT_INV_registers[16][27]~DUPLICATE_q\ <= NOT \reg_file|registers[16][27]~DUPLICATE_q\;
\reg_file|ALT_INV_registers[21][26]~DUPLICATE_q\ <= NOT \reg_file|registers[21][26]~DUPLICATE_q\;
\reg_file|ALT_INV_registers[7][25]~DUPLICATE_q\ <= NOT \reg_file|registers[7][25]~DUPLICATE_q\;
\reg_file|ALT_INV_registers[18][25]~DUPLICATE_q\ <= NOT \reg_file|registers[18][25]~DUPLICATE_q\;
\reg_file|ALT_INV_registers[5][24]~DUPLICATE_q\ <= NOT \reg_file|registers[5][24]~DUPLICATE_q\;
\reg_file|ALT_INV_registers[14][24]~DUPLICATE_q\ <= NOT \reg_file|registers[14][24]~DUPLICATE_q\;
\reg_file|ALT_INV_registers[10][24]~DUPLICATE_q\ <= NOT \reg_file|registers[10][24]~DUPLICATE_q\;
\reg_file|ALT_INV_registers[15][23]~DUPLICATE_q\ <= NOT \reg_file|registers[15][23]~DUPLICATE_q\;
\reg_file|ALT_INV_registers[14][23]~DUPLICATE_q\ <= NOT \reg_file|registers[14][23]~DUPLICATE_q\;
\reg_file|ALT_INV_registers[3][23]~DUPLICATE_q\ <= NOT \reg_file|registers[3][23]~DUPLICATE_q\;
\reg_file|ALT_INV_registers[2][23]~DUPLICATE_q\ <= NOT \reg_file|registers[2][23]~DUPLICATE_q\;
\reg_file|ALT_INV_registers[10][23]~DUPLICATE_q\ <= NOT \reg_file|registers[10][23]~DUPLICATE_q\;
\reg_file|ALT_INV_registers[29][23]~DUPLICATE_q\ <= NOT \reg_file|registers[29][23]~DUPLICATE_q\;
\reg_file|ALT_INV_registers[25][23]~DUPLICATE_q\ <= NOT \reg_file|registers[25][23]~DUPLICATE_q\;
\reg_file|ALT_INV_registers[17][23]~DUPLICATE_q\ <= NOT \reg_file|registers[17][23]~DUPLICATE_q\;
\reg_file|ALT_INV_registers[15][22]~DUPLICATE_q\ <= NOT \reg_file|registers[15][22]~DUPLICATE_q\;
\reg_file|ALT_INV_registers[30][22]~DUPLICATE_q\ <= NOT \reg_file|registers[30][22]~DUPLICATE_q\;
\reg_file|ALT_INV_registers[26][22]~DUPLICATE_q\ <= NOT \reg_file|registers[26][22]~DUPLICATE_q\;
\reg_file|ALT_INV_registers[17][22]~DUPLICATE_q\ <= NOT \reg_file|registers[17][22]~DUPLICATE_q\;
\reg_file|ALT_INV_registers[0][21]~DUPLICATE_q\ <= NOT \reg_file|registers[0][21]~DUPLICATE_q\;
\reg_file|ALT_INV_registers[6][20]~DUPLICATE_q\ <= NOT \reg_file|registers[6][20]~DUPLICATE_q\;
\reg_file|ALT_INV_registers[10][20]~DUPLICATE_q\ <= NOT \reg_file|registers[10][20]~DUPLICATE_q\;
\reg_file|ALT_INV_registers[30][20]~DUPLICATE_q\ <= NOT \reg_file|registers[30][20]~DUPLICATE_q\;
\reg_file|ALT_INV_registers[26][20]~DUPLICATE_q\ <= NOT \reg_file|registers[26][20]~DUPLICATE_q\;
\reg_file|ALT_INV_registers[16][20]~DUPLICATE_q\ <= NOT \reg_file|registers[16][20]~DUPLICATE_q\;
\reg_file|ALT_INV_registers[2][19]~DUPLICATE_q\ <= NOT \reg_file|registers[2][19]~DUPLICATE_q\;
\reg_file|ALT_INV_registers[11][19]~DUPLICATE_q\ <= NOT \reg_file|registers[11][19]~DUPLICATE_q\;
\reg_file|ALT_INV_registers[10][19]~DUPLICATE_q\ <= NOT \reg_file|registers[10][19]~DUPLICATE_q\;
\reg_file|ALT_INV_registers[30][19]~DUPLICATE_q\ <= NOT \reg_file|registers[30][19]~DUPLICATE_q\;
\reg_file|ALT_INV_registers[26][19]~DUPLICATE_q\ <= NOT \reg_file|registers[26][19]~DUPLICATE_q\;
\reg_file|ALT_INV_registers[5][18]~DUPLICATE_q\ <= NOT \reg_file|registers[5][18]~DUPLICATE_q\;
\reg_file|ALT_INV_registers[3][18]~DUPLICATE_q\ <= NOT \reg_file|registers[3][18]~DUPLICATE_q\;
\reg_file|ALT_INV_registers[11][18]~DUPLICATE_q\ <= NOT \reg_file|registers[11][18]~DUPLICATE_q\;
\reg_file|ALT_INV_registers[7][17]~DUPLICATE_q\ <= NOT \reg_file|registers[7][17]~DUPLICATE_q\;
\reg_file|ALT_INV_registers[4][17]~DUPLICATE_q\ <= NOT \reg_file|registers[4][17]~DUPLICATE_q\;
\reg_file|ALT_INV_registers[11][17]~DUPLICATE_q\ <= NOT \reg_file|registers[11][17]~DUPLICATE_q\;
\reg_file|ALT_INV_registers[9][17]~DUPLICATE_q\ <= NOT \reg_file|registers[9][17]~DUPLICATE_q\;
\reg_file|ALT_INV_registers[11][16]~DUPLICATE_q\ <= NOT \reg_file|registers[11][16]~DUPLICATE_q\;
\reg_file|ALT_INV_registers[10][16]~DUPLICATE_q\ <= NOT \reg_file|registers[10][16]~DUPLICATE_q\;
\reg_file|ALT_INV_registers[8][16]~DUPLICATE_q\ <= NOT \reg_file|registers[8][16]~DUPLICATE_q\;
\reg_file|ALT_INV_registers[18][15]~DUPLICATE_q\ <= NOT \reg_file|registers[18][15]~DUPLICATE_q\;
\reg_file|ALT_INV_registers[16][15]~DUPLICATE_q\ <= NOT \reg_file|registers[16][15]~DUPLICATE_q\;
\reg_file|ALT_INV_registers[27][14]~DUPLICATE_q\ <= NOT \reg_file|registers[27][14]~DUPLICATE_q\;
\reg_file|ALT_INV_registers[26][14]~DUPLICATE_q\ <= NOT \reg_file|registers[26][14]~DUPLICATE_q\;
\reg_file|ALT_INV_registers[8][13]~DUPLICATE_q\ <= NOT \reg_file|registers[8][13]~DUPLICATE_q\;
\reg_file|ALT_INV_registers[21][13]~DUPLICATE_q\ <= NOT \reg_file|registers[21][13]~DUPLICATE_q\;
\reg_file|ALT_INV_registers[7][11]~DUPLICATE_q\ <= NOT \reg_file|registers[7][11]~DUPLICATE_q\;
\reg_file|ALT_INV_registers[6][11]~DUPLICATE_q\ <= NOT \reg_file|registers[6][11]~DUPLICATE_q\;
\reg_file|ALT_INV_registers[5][11]~DUPLICATE_q\ <= NOT \reg_file|registers[5][11]~DUPLICATE_q\;
\reg_file|ALT_INV_registers[9][10]~DUPLICATE_q\ <= NOT \reg_file|registers[9][10]~DUPLICATE_q\;
\reg_file|ALT_INV_registers[27][10]~DUPLICATE_q\ <= NOT \reg_file|registers[27][10]~DUPLICATE_q\;
\reg_file|ALT_INV_registers[30][10]~DUPLICATE_q\ <= NOT \reg_file|registers[30][10]~DUPLICATE_q\;
\reg_file|ALT_INV_registers[21][10]~DUPLICATE_q\ <= NOT \reg_file|registers[21][10]~DUPLICATE_q\;
\reg_file|ALT_INV_registers[20][10]~DUPLICATE_q\ <= NOT \reg_file|registers[20][10]~DUPLICATE_q\;
\reg_file|ALT_INV_registers[6][9]~DUPLICATE_q\ <= NOT \reg_file|registers[6][9]~DUPLICATE_q\;
\reg_file|ALT_INV_registers[4][9]~DUPLICATE_q\ <= NOT \reg_file|registers[4][9]~DUPLICATE_q\;
\reg_file|ALT_INV_registers[15][9]~DUPLICATE_q\ <= NOT \reg_file|registers[15][9]~DUPLICATE_q\;
\reg_file|ALT_INV_registers[12][8]~DUPLICATE_q\ <= NOT \reg_file|registers[12][8]~DUPLICATE_q\;
\reg_file|ALT_INV_registers[3][8]~DUPLICATE_q\ <= NOT \reg_file|registers[3][8]~DUPLICATE_q\;
\reg_file|ALT_INV_registers[10][8]~DUPLICATE_q\ <= NOT \reg_file|registers[10][8]~DUPLICATE_q\;
\reg_file|ALT_INV_registers[27][8]~DUPLICATE_q\ <= NOT \reg_file|registers[27][8]~DUPLICATE_q\;
\reg_file|ALT_INV_registers[26][8]~DUPLICATE_q\ <= NOT \reg_file|registers[26][8]~DUPLICATE_q\;
\reg_file|ALT_INV_registers[5][7]~DUPLICATE_q\ <= NOT \reg_file|registers[5][7]~DUPLICATE_q\;
\reg_file|ALT_INV_registers[4][7]~DUPLICATE_q\ <= NOT \reg_file|registers[4][7]~DUPLICATE_q\;
\reg_file|ALT_INV_registers[0][7]~DUPLICATE_q\ <= NOT \reg_file|registers[0][7]~DUPLICATE_q\;
\reg_file|ALT_INV_registers[11][7]~DUPLICATE_q\ <= NOT \reg_file|registers[11][7]~DUPLICATE_q\;
\reg_file|ALT_INV_registers[21][7]~DUPLICATE_q\ <= NOT \reg_file|registers[21][7]~DUPLICATE_q\;
\reg_file|ALT_INV_registers[12][6]~DUPLICATE_q\ <= NOT \reg_file|registers[12][6]~DUPLICATE_q\;
\reg_file|ALT_INV_registers[11][6]~DUPLICATE_q\ <= NOT \reg_file|registers[11][6]~DUPLICATE_q\;
\reg_file|ALT_INV_registers[19][6]~DUPLICATE_q\ <= NOT \reg_file|registers[19][6]~DUPLICATE_q\;
\reg_file|ALT_INV_registers[20][6]~DUPLICATE_q\ <= NOT \reg_file|registers[20][6]~DUPLICATE_q\;
\reg_file|ALT_INV_registers[1][5]~DUPLICATE_q\ <= NOT \reg_file|registers[1][5]~DUPLICATE_q\;
\reg_file|ALT_INV_registers[11][5]~DUPLICATE_q\ <= NOT \reg_file|registers[11][5]~DUPLICATE_q\;
\reg_file|ALT_INV_registers[10][5]~DUPLICATE_q\ <= NOT \reg_file|registers[10][5]~DUPLICATE_q\;
\reg_file|ALT_INV_registers[31][5]~DUPLICATE_q\ <= NOT \reg_file|registers[31][5]~DUPLICATE_q\;
\reg_file|ALT_INV_registers[23][5]~DUPLICATE_q\ <= NOT \reg_file|registers[23][5]~DUPLICATE_q\;
\reg_file|ALT_INV_registers[30][5]~DUPLICATE_q\ <= NOT \reg_file|registers[30][5]~DUPLICATE_q\;
\reg_file|ALT_INV_registers[22][5]~DUPLICATE_q\ <= NOT \reg_file|registers[22][5]~DUPLICATE_q\;
\reg_file|ALT_INV_registers[21][5]~DUPLICATE_q\ <= NOT \reg_file|registers[21][5]~DUPLICATE_q\;
\reg_file|ALT_INV_registers[17][5]~DUPLICATE_q\ <= NOT \reg_file|registers[17][5]~DUPLICATE_q\;
\reg_file|ALT_INV_registers[14][4]~DUPLICATE_q\ <= NOT \reg_file|registers[14][4]~DUPLICATE_q\;
\reg_file|ALT_INV_registers[10][4]~DUPLICATE_q\ <= NOT \reg_file|registers[10][4]~DUPLICATE_q\;
\reg_file|ALT_INV_registers[30][4]~DUPLICATE_q\ <= NOT \reg_file|registers[30][4]~DUPLICATE_q\;
\reg_file|ALT_INV_registers[20][4]~DUPLICATE_q\ <= NOT \reg_file|registers[20][4]~DUPLICATE_q\;
\reg_file|ALT_INV_registers[15][2]~DUPLICATE_q\ <= NOT \reg_file|registers[15][2]~DUPLICATE_q\;
\reg_file|ALT_INV_registers[10][2]~DUPLICATE_q\ <= NOT \reg_file|registers[10][2]~DUPLICATE_q\;
\reg_file|ALT_INV_registers[19][2]~DUPLICATE_q\ <= NOT \reg_file|registers[19][2]~DUPLICATE_q\;
\reg_file|ALT_INV_registers[30][2]~DUPLICATE_q\ <= NOT \reg_file|registers[30][2]~DUPLICATE_q\;
\reg_file|ALT_INV_registers[20][2]~DUPLICATE_q\ <= NOT \reg_file|registers[20][2]~DUPLICATE_q\;
\reg_file|ALT_INV_registers[6][1]~DUPLICATE_q\ <= NOT \reg_file|registers[6][1]~DUPLICATE_q\;
\reg_file|ALT_INV_registers[5][1]~DUPLICATE_q\ <= NOT \reg_file|registers[5][1]~DUPLICATE_q\;
\reg_file|ALT_INV_registers[0][1]~DUPLICATE_q\ <= NOT \reg_file|registers[0][1]~DUPLICATE_q\;
\reg_file|ALT_INV_registers[9][1]~DUPLICATE_q\ <= NOT \reg_file|registers[9][1]~DUPLICATE_q\;
\reg_file|ALT_INV_registers[17][1]~DUPLICATE_q\ <= NOT \reg_file|registers[17][1]~DUPLICATE_q\;
\reg_file|ALT_INV_registers[28][1]~DUPLICATE_q\ <= NOT \reg_file|registers[28][1]~DUPLICATE_q\;
\ALT_INV_spc_IDEX[23]~DUPLICATE_q\ <= NOT \spc_IDEX[23]~DUPLICATE_q\;
\ALT_INV_spc_IDEX[22]~DUPLICATE_q\ <= NOT \spc_IDEX[22]~DUPLICATE_q\;
\ALT_INV_spc_IDEX[17]~DUPLICATE_q\ <= NOT \spc_IDEX[17]~DUPLICATE_q\;
\ALT_INV_spc_IDEX[16]~DUPLICATE_q\ <= NOT \spc_IDEX[16]~DUPLICATE_q\;
\ALT_INV_spc_IDEX[8]~DUPLICATE_q\ <= NOT \spc_IDEX[8]~DUPLICATE_q\;
\ALT_INV_sreaddata1_IDEX[31]~DUPLICATE_q\ <= NOT \sreaddata1_IDEX[31]~DUPLICATE_q\;
\ALT_INV_sreaddata1_IDEX[30]~DUPLICATE_q\ <= NOT \sreaddata1_IDEX[30]~DUPLICATE_q\;
\ALT_INV_sreaddata1_IDEX[23]~DUPLICATE_q\ <= NOT \sreaddata1_IDEX[23]~DUPLICATE_q\;
\ALT_INV_sreaddata1_IDEX[19]~DUPLICATE_q\ <= NOT \sreaddata1_IDEX[19]~DUPLICATE_q\;
\ALT_INV_sreaddata1_IDEX[12]~DUPLICATE_q\ <= NOT \sreaddata1_IDEX[12]~DUPLICATE_q\;
\ALT_INV_sinstruction_IFID[28]~DUPLICATE_q\ <= NOT \sinstruction_IFID[28]~DUPLICATE_q\;
\ALT_INV_sinstruction_IFID[26]~DUPLICATE_q\ <= NOT \sinstruction_IFID[26]~DUPLICATE_q\;
\ALT_INV_sinstruction_IFID[20]~DUPLICATE_q\ <= NOT \sinstruction_IFID[20]~DUPLICATE_q\;
\ALT_INV_sinstruction_IFID[18]~DUPLICATE_q\ <= NOT \sinstruction_IFID[18]~DUPLICATE_q\;
\ALT_INV_sinstruction_IFID[24]~DUPLICATE_q\ <= NOT \sinstruction_IFID[24]~DUPLICATE_q\;
\ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\ <= NOT \sinstruction_IFID[21]~DUPLICATE_q\;
\ALT_INV_sreaddata2_IDEX[26]~DUPLICATE_q\ <= NOT \sreaddata2_IDEX[26]~DUPLICATE_q\;
\ALT_INV_sinstruction_IDEX[15]~DUPLICATE_q\ <= NOT \sinstruction_IDEX[15]~DUPLICATE_q\;
\ALT_INV_sinstruction_IDEX[14]~DUPLICATE_q\ <= NOT \sinstruction_IDEX[14]~DUPLICATE_q\;
\ALT_INV_sinstruction_IDEX[13]~DUPLICATE_q\ <= NOT \sinstruction_IDEX[13]~DUPLICATE_q\;
\ALT_INV_sinstruction_IDEX[12]~DUPLICATE_q\ <= NOT \sinstruction_IDEX[12]~DUPLICATE_q\;
\ALT_INV_sinstruction_IDEX[10]~DUPLICATE_q\ <= NOT \sinstruction_IDEX[10]~DUPLICATE_q\;
\ALT_INV_sinstruction_IDEX[9]~DUPLICATE_q\ <= NOT \sinstruction_IDEX[9]~DUPLICATE_q\;
\ALT_INV_sinstruction_IDEX[8]~DUPLICATE_q\ <= NOT \sinstruction_IDEX[8]~DUPLICATE_q\;
\ALT_INV_sinstruction_IDEX[7]~DUPLICATE_q\ <= NOT \sinstruction_IDEX[7]~DUPLICATE_q\;
\ALT_INV_sreaddata2_IDEX[6]~DUPLICATE_q\ <= NOT \sreaddata2_IDEX[6]~DUPLICATE_q\;
\ALT_INV_sinstruction_IDEX[6]~DUPLICATE_q\ <= NOT \sinstruction_IDEX[6]~DUPLICATE_q\;
\ALT_INV_sinstruction_IDEX[4]~DUPLICATE_q\ <= NOT \sinstruction_IDEX[4]~DUPLICATE_q\;
\ALT_INV_sreaddata2_IDEX[0]~DUPLICATE_q\ <= NOT \sreaddata2_IDEX[0]~DUPLICATE_q\;
\ALT_INV_salusrc_IDEX~DUPLICATE_q\ <= NOT \salusrc_IDEX~DUPLICATE_q\;
\ALT_INV_sinstruction_IDEX[19]~DUPLICATE_q\ <= NOT \sinstruction_IDEX[19]~DUPLICATE_q\;
\ALT_INV_sbeq_EXMEM~DUPLICATE_q\ <= NOT \sbeq_EXMEM~DUPLICATE_q\;
\ALT_INV_sregwrite_MEMWB~DUPLICATE_q\ <= NOT \sregwrite_MEMWB~DUPLICATE_q\;
\ALT_INV_smemtoreg_MEMWB~DUPLICATE_q\ <= NOT \smemtoreg_MEMWB~DUPLICATE_q\;
\ALT_INV_swriteregister_MEMWB[4]~DUPLICATE_q\ <= NOT \swriteregister_MEMWB[4]~DUPLICATE_q\;
\ALT_INV_swriteregister_MEMWB[3]~DUPLICATE_q\ <= NOT \swriteregister_MEMWB[3]~DUPLICATE_q\;
\ALT_INV_swriteregister_MEMWB[1]~DUPLICATE_q\ <= NOT \swriteregister_MEMWB[1]~DUPLICATE_q\;
\ALT_INV_spc_MEMWB[17]~DUPLICATE_q\ <= NOT \spc_MEMWB[17]~DUPLICATE_q\;
\ALT_INV_spc_MEMWB[14]~DUPLICATE_q\ <= NOT \spc_MEMWB[14]~DUPLICATE_q\;
\ALT_INV_spc_MEMWB[13]~DUPLICATE_q\ <= NOT \spc_MEMWB[13]~DUPLICATE_q\;
\ALT_INV_spc_MEMWB[10]~DUPLICATE_q\ <= NOT \spc_MEMWB[10]~DUPLICATE_q\;
\ALT_INV_spc_MEMWB[3]~DUPLICATE_q\ <= NOT \spc_MEMWB[3]~DUPLICATE_q\;
\ALT_INV_spc_MEMWB[2]~DUPLICATE_q\ <= NOT \spc_MEMWB[2]~DUPLICATE_q\;
\ALT_INV_spc_MEMWB[0]~DUPLICATE_q\ <= NOT \spc_MEMWB[0]~DUPLICATE_q\;
\ALT_INV_slow_clock~inputCLKENA0_outclk\ <= NOT \slow_clock~inputCLKENA0_outclk\;
\alu_main|ALT_INV_Result\(31) <= NOT \alu_main|Result\(31);
\alu_main|ALT_INV_Result\(30) <= NOT \alu_main|Result\(30);
\alu_main|ALT_INV_Result\(29) <= NOT \alu_main|Result\(29);
\alu_main|ALT_INV_Result\(28) <= NOT \alu_main|Result\(28);
\alu_main|ALT_INV_Result\(27) <= NOT \alu_main|Result\(27);
\alu_main|ALT_INV_Result\(26) <= NOT \alu_main|Result\(26);
\alu_main|ALT_INV_Result\(25) <= NOT \alu_main|Result\(25);
\alu_main|ALT_INV_Result\(24) <= NOT \alu_main|Result\(24);
\alu_main|ALT_INV_Result\(23) <= NOT \alu_main|Result\(23);
\alu_main|ALT_INV_Result\(22) <= NOT \alu_main|Result\(22);
\alu_main|ALT_INV_Result\(21) <= NOT \alu_main|Result\(21);
\alu_main|ALT_INV_Result\(20) <= NOT \alu_main|Result\(20);
\alu_main|ALT_INV_Result\(19) <= NOT \alu_main|Result\(19);
\alu_main|ALT_INV_Result\(18) <= NOT \alu_main|Result\(18);
\alu_main|ALT_INV_Result\(17) <= NOT \alu_main|Result\(17);
\alu_main|ALT_INV_Result\(16) <= NOT \alu_main|Result\(16);
\alu_main|ALT_INV_Result\(15) <= NOT \alu_main|Result\(15);
\alu_main|ALT_INV_Result\(14) <= NOT \alu_main|Result\(14);
\alu_main|ALT_INV_Result\(13) <= NOT \alu_main|Result\(13);
\alu_main|ALT_INV_Result\(12) <= NOT \alu_main|Result\(12);
\alu_main|ALT_INV_Result\(11) <= NOT \alu_main|Result\(11);
\alu_main|ALT_INV_Result\(10) <= NOT \alu_main|Result\(10);
\alu_main|ALT_INV_Result\(9) <= NOT \alu_main|Result\(9);
\alu_main|ALT_INV_Result\(8) <= NOT \alu_main|Result\(8);
\alu_main|ALT_INV_Result\(7) <= NOT \alu_main|Result\(7);
\alu_main|ALT_INV_Result\(6) <= NOT \alu_main|Result\(6);
\alu_main|ALT_INV_Result\(5) <= NOT \alu_main|Result\(5);
\alu_main|ALT_INV_Result\(4) <= NOT \alu_main|Result\(4);
\alu_main|ALT_INV_Result\(3) <= NOT \alu_main|Result\(3);
\alu_main|ALT_INV_Result\(2) <= NOT \alu_main|Result\(2);
\alu_main|ALT_INV_Result\(1) <= NOT \alu_main|Result\(1);
\alu_main|ALT_INV_Result\(0) <= NOT \alu_main|Result\(0);
\ALT_INV_salucontrol_IDEX~5_combout\ <= NOT \salucontrol_IDEX~5_combout\;
\forward|ALT_INV_Mux1~1_combout\ <= NOT \forward|Mux1~1_combout\;
\forward|ALT_INV_Mux2~1_combout\ <= NOT \forward|Mux2~1_combout\;
\forward|ALT_INV_Mux3~2_combout\ <= NOT \forward|Mux3~2_combout\;
\forward|ALT_INV_Mux4~1_combout\ <= NOT \forward|Mux4~1_combout\;
\forward|ALT_INV_Mux5~1_combout\ <= NOT \forward|Mux5~1_combout\;
\forward|ALT_INV_Mux6~1_combout\ <= NOT \forward|Mux6~1_combout\;
\forward|ALT_INV_Mux7~1_combout\ <= NOT \forward|Mux7~1_combout\;
\forward|ALT_INV_Mux8~1_combout\ <= NOT \forward|Mux8~1_combout\;
\forward|ALT_INV_Mux9~1_combout\ <= NOT \forward|Mux9~1_combout\;
\forward|ALT_INV_Mux10~1_combout\ <= NOT \forward|Mux10~1_combout\;
\forward|ALT_INV_Mux11~1_combout\ <= NOT \forward|Mux11~1_combout\;
\forward|ALT_INV_Mux12~1_combout\ <= NOT \forward|Mux12~1_combout\;
\forward|ALT_INV_Mux13~1_combout\ <= NOT \forward|Mux13~1_combout\;
\forward|ALT_INV_Mux14~1_combout\ <= NOT \forward|Mux14~1_combout\;
\mux_alu|ALT_INV_output[14]~60_combout\ <= NOT \mux_alu|output[14]~60_combout\;
\mux_alu|ALT_INV_output[13]~59_combout\ <= NOT \mux_alu|output[13]~59_combout\;
\mux_alu|ALT_INV_output[1]~58_combout\ <= NOT \mux_alu|output[1]~58_combout\;
\ALT_INV_salucontrol_IDEX~3_combout\ <= NOT \salucontrol_IDEX~3_combout\;
\control|ALT_INV_ALUControl[0]~3_combout\ <= NOT \control|ALUControl[0]~3_combout\;
\ALT_INV_salucontrol_IDEX~1_combout\ <= NOT \salucontrol_IDEX~1_combout\;
\ALT_INV_salucontrol_IDEX~0_combout\ <= NOT \salucontrol_IDEX~0_combout\;
\control|ALT_INV_ALUControl[3]~1_combout\ <= NOT \control|ALUControl[3]~1_combout\;
\control|ALT_INV_ALUControl[3]~0_combout\ <= NOT \control|ALUControl[3]~0_combout\;
\mux_alu|ALT_INV_output[0]~57_combout\ <= NOT \mux_alu|output[0]~57_combout\;
\ALT_INV_sreaddata1_IDEX~350_combout\ <= NOT \sreaddata1_IDEX~350_combout\;
\ALT_INV_sreaddata1_IDEX~349_combout\ <= NOT \sreaddata1_IDEX~349_combout\;
\ALT_INV_sreaddata1_IDEX~348_combout\ <= NOT \sreaddata1_IDEX~348_combout\;
\ALT_INV_sreaddata1_IDEX~347_combout\ <= NOT \sreaddata1_IDEX~347_combout\;
\ALT_INV_sreaddata1_IDEX~346_combout\ <= NOT \sreaddata1_IDEX~346_combout\;
\ALT_INV_sreaddata1_IDEX~345_combout\ <= NOT \sreaddata1_IDEX~345_combout\;
\ALT_INV_sreaddata1_IDEX~344_combout\ <= NOT \sreaddata1_IDEX~344_combout\;
\ALT_INV_sreaddata1_IDEX~343_combout\ <= NOT \sreaddata1_IDEX~343_combout\;
\ALT_INV_sreaddata1_IDEX~342_combout\ <= NOT \sreaddata1_IDEX~342_combout\;
\ALT_INV_sreaddata1_IDEX~341_combout\ <= NOT \sreaddata1_IDEX~341_combout\;
\ALT_INV_sreaddata1_IDEX~339_combout\ <= NOT \sreaddata1_IDEX~339_combout\;
\ALT_INV_sreaddata1_IDEX~338_combout\ <= NOT \sreaddata1_IDEX~338_combout\;
\ALT_INV_sreaddata1_IDEX~337_combout\ <= NOT \sreaddata1_IDEX~337_combout\;
\ALT_INV_sreaddata1_IDEX~336_combout\ <= NOT \sreaddata1_IDEX~336_combout\;
\ALT_INV_sreaddata1_IDEX~335_combout\ <= NOT \sreaddata1_IDEX~335_combout\;
\ALT_INV_sreaddata1_IDEX~334_combout\ <= NOT \sreaddata1_IDEX~334_combout\;
\ALT_INV_sreaddata1_IDEX~333_combout\ <= NOT \sreaddata1_IDEX~333_combout\;
\ALT_INV_sreaddata1_IDEX~332_combout\ <= NOT \sreaddata1_IDEX~332_combout\;
\ALT_INV_sreaddata1_IDEX~331_combout\ <= NOT \sreaddata1_IDEX~331_combout\;
\ALT_INV_sreaddata1_IDEX~330_combout\ <= NOT \sreaddata1_IDEX~330_combout\;
\ALT_INV_sreaddata1_IDEX~328_combout\ <= NOT \sreaddata1_IDEX~328_combout\;
\ALT_INV_sreaddata1_IDEX~327_combout\ <= NOT \sreaddata1_IDEX~327_combout\;
\ALT_INV_sreaddata1_IDEX~326_combout\ <= NOT \sreaddata1_IDEX~326_combout\;
\ALT_INV_sreaddata1_IDEX~325_combout\ <= NOT \sreaddata1_IDEX~325_combout\;
\ALT_INV_sreaddata1_IDEX~324_combout\ <= NOT \sreaddata1_IDEX~324_combout\;
\ALT_INV_sreaddata1_IDEX~323_combout\ <= NOT \sreaddata1_IDEX~323_combout\;
\ALT_INV_sreaddata1_IDEX~322_combout\ <= NOT \sreaddata1_IDEX~322_combout\;
\ALT_INV_sreaddata1_IDEX~321_combout\ <= NOT \sreaddata1_IDEX~321_combout\;
\ALT_INV_sreaddata1_IDEX~320_combout\ <= NOT \sreaddata1_IDEX~320_combout\;
\ALT_INV_sreaddata1_IDEX~319_combout\ <= NOT \sreaddata1_IDEX~319_combout\;
\ALT_INV_sreaddata1_IDEX~317_combout\ <= NOT \sreaddata1_IDEX~317_combout\;
\ALT_INV_sreaddata1_IDEX~316_combout\ <= NOT \sreaddata1_IDEX~316_combout\;
\ALT_INV_sreaddata1_IDEX~315_combout\ <= NOT \sreaddata1_IDEX~315_combout\;
\ALT_INV_sreaddata1_IDEX~314_combout\ <= NOT \sreaddata1_IDEX~314_combout\;
\ALT_INV_sreaddata1_IDEX~313_combout\ <= NOT \sreaddata1_IDEX~313_combout\;
\ALT_INV_sreaddata1_IDEX~312_combout\ <= NOT \sreaddata1_IDEX~312_combout\;
\ALT_INV_sreaddata1_IDEX~311_combout\ <= NOT \sreaddata1_IDEX~311_combout\;
\ALT_INV_sreaddata1_IDEX~310_combout\ <= NOT \sreaddata1_IDEX~310_combout\;
\ALT_INV_sreaddata1_IDEX~309_combout\ <= NOT \sreaddata1_IDEX~309_combout\;
\ALT_INV_sreaddata1_IDEX~308_combout\ <= NOT \sreaddata1_IDEX~308_combout\;
\ALT_INV_sreaddata1_IDEX~306_combout\ <= NOT \sreaddata1_IDEX~306_combout\;
\ALT_INV_sreaddata1_IDEX~305_combout\ <= NOT \sreaddata1_IDEX~305_combout\;
\ALT_INV_sreaddata1_IDEX~304_combout\ <= NOT \sreaddata1_IDEX~304_combout\;
\ALT_INV_sreaddata1_IDEX~303_combout\ <= NOT \sreaddata1_IDEX~303_combout\;
\ALT_INV_sreaddata1_IDEX~302_combout\ <= NOT \sreaddata1_IDEX~302_combout\;
\ALT_INV_sreaddata1_IDEX~301_combout\ <= NOT \sreaddata1_IDEX~301_combout\;
\ALT_INV_sreaddata1_IDEX~300_combout\ <= NOT \sreaddata1_IDEX~300_combout\;
\ALT_INV_sreaddata1_IDEX~299_combout\ <= NOT \sreaddata1_IDEX~299_combout\;
\ALT_INV_sreaddata1_IDEX~298_combout\ <= NOT \sreaddata1_IDEX~298_combout\;
\ALT_INV_sreaddata1_IDEX~297_combout\ <= NOT \sreaddata1_IDEX~297_combout\;
\ALT_INV_sreaddata1_IDEX~295_combout\ <= NOT \sreaddata1_IDEX~295_combout\;
\ALT_INV_sreaddata1_IDEX~294_combout\ <= NOT \sreaddata1_IDEX~294_combout\;
\ALT_INV_sreaddata1_IDEX~293_combout\ <= NOT \sreaddata1_IDEX~293_combout\;
\ALT_INV_sreaddata1_IDEX~292_combout\ <= NOT \sreaddata1_IDEX~292_combout\;
\ALT_INV_sreaddata1_IDEX~291_combout\ <= NOT \sreaddata1_IDEX~291_combout\;
\ALT_INV_sreaddata1_IDEX~290_combout\ <= NOT \sreaddata1_IDEX~290_combout\;
\ALT_INV_sreaddata1_IDEX~289_combout\ <= NOT \sreaddata1_IDEX~289_combout\;
\ALT_INV_sreaddata1_IDEX~288_combout\ <= NOT \sreaddata1_IDEX~288_combout\;
\ALT_INV_sreaddata1_IDEX~287_combout\ <= NOT \sreaddata1_IDEX~287_combout\;
\ALT_INV_sreaddata1_IDEX~286_combout\ <= NOT \sreaddata1_IDEX~286_combout\;
\ALT_INV_sreaddata1_IDEX~284_combout\ <= NOT \sreaddata1_IDEX~284_combout\;
\ALT_INV_sreaddata1_IDEX~283_combout\ <= NOT \sreaddata1_IDEX~283_combout\;
\ALT_INV_sreaddata1_IDEX~282_combout\ <= NOT \sreaddata1_IDEX~282_combout\;
\ALT_INV_sreaddata1_IDEX~281_combout\ <= NOT \sreaddata1_IDEX~281_combout\;
\ALT_INV_sreaddata1_IDEX~280_combout\ <= NOT \sreaddata1_IDEX~280_combout\;
\ALT_INV_sreaddata1_IDEX~279_combout\ <= NOT \sreaddata1_IDEX~279_combout\;
\ALT_INV_sreaddata1_IDEX~278_combout\ <= NOT \sreaddata1_IDEX~278_combout\;
\ALT_INV_sreaddata1_IDEX~277_combout\ <= NOT \sreaddata1_IDEX~277_combout\;
\ALT_INV_sreaddata1_IDEX~276_combout\ <= NOT \sreaddata1_IDEX~276_combout\;
\ALT_INV_sreaddata1_IDEX~275_combout\ <= NOT \sreaddata1_IDEX~275_combout\;
\ALT_INV_sreaddata1_IDEX~273_combout\ <= NOT \sreaddata1_IDEX~273_combout\;
\ALT_INV_sreaddata1_IDEX~272_combout\ <= NOT \sreaddata1_IDEX~272_combout\;
\ALT_INV_sreaddata1_IDEX~271_combout\ <= NOT \sreaddata1_IDEX~271_combout\;
\ALT_INV_sreaddata1_IDEX~270_combout\ <= NOT \sreaddata1_IDEX~270_combout\;
\ALT_INV_sreaddata1_IDEX~269_combout\ <= NOT \sreaddata1_IDEX~269_combout\;
\ALT_INV_sreaddata1_IDEX~268_combout\ <= NOT \sreaddata1_IDEX~268_combout\;
\ALT_INV_sreaddata1_IDEX~267_combout\ <= NOT \sreaddata1_IDEX~267_combout\;
\ALT_INV_sreaddata1_IDEX~266_combout\ <= NOT \sreaddata1_IDEX~266_combout\;
\ALT_INV_sreaddata1_IDEX~265_combout\ <= NOT \sreaddata1_IDEX~265_combout\;
\ALT_INV_sreaddata1_IDEX~264_combout\ <= NOT \sreaddata1_IDEX~264_combout\;
\ALT_INV_sreaddata1_IDEX~262_combout\ <= NOT \sreaddata1_IDEX~262_combout\;
\ALT_INV_sreaddata1_IDEX~261_combout\ <= NOT \sreaddata1_IDEX~261_combout\;
\ALT_INV_sreaddata1_IDEX~260_combout\ <= NOT \sreaddata1_IDEX~260_combout\;
\ALT_INV_sreaddata1_IDEX~259_combout\ <= NOT \sreaddata1_IDEX~259_combout\;
\ALT_INV_sreaddata1_IDEX~258_combout\ <= NOT \sreaddata1_IDEX~258_combout\;
\ALT_INV_sreaddata1_IDEX~257_combout\ <= NOT \sreaddata1_IDEX~257_combout\;
\ALT_INV_sreaddata1_IDEX~256_combout\ <= NOT \sreaddata1_IDEX~256_combout\;
\ALT_INV_sreaddata1_IDEX~255_combout\ <= NOT \sreaddata1_IDEX~255_combout\;
\ALT_INV_sreaddata1_IDEX~254_combout\ <= NOT \sreaddata1_IDEX~254_combout\;
\ALT_INV_sreaddata1_IDEX~253_combout\ <= NOT \sreaddata1_IDEX~253_combout\;
\ALT_INV_sreaddata1_IDEX~251_combout\ <= NOT \sreaddata1_IDEX~251_combout\;
\ALT_INV_sreaddata1_IDEX~250_combout\ <= NOT \sreaddata1_IDEX~250_combout\;
\ALT_INV_sreaddata1_IDEX~249_combout\ <= NOT \sreaddata1_IDEX~249_combout\;
\ALT_INV_sreaddata1_IDEX~248_combout\ <= NOT \sreaddata1_IDEX~248_combout\;
\ALT_INV_sreaddata1_IDEX~247_combout\ <= NOT \sreaddata1_IDEX~247_combout\;
\ALT_INV_sreaddata1_IDEX~246_combout\ <= NOT \sreaddata1_IDEX~246_combout\;
\ALT_INV_sreaddata1_IDEX~245_combout\ <= NOT \sreaddata1_IDEX~245_combout\;
\ALT_INV_sreaddata1_IDEX~244_combout\ <= NOT \sreaddata1_IDEX~244_combout\;
\ALT_INV_sreaddata1_IDEX~243_combout\ <= NOT \sreaddata1_IDEX~243_combout\;
\ALT_INV_sreaddata1_IDEX~242_combout\ <= NOT \sreaddata1_IDEX~242_combout\;
\ALT_INV_sreaddata1_IDEX~240_combout\ <= NOT \sreaddata1_IDEX~240_combout\;
\ALT_INV_sreaddata1_IDEX~239_combout\ <= NOT \sreaddata1_IDEX~239_combout\;
\ALT_INV_sreaddata1_IDEX~238_combout\ <= NOT \sreaddata1_IDEX~238_combout\;
\ALT_INV_sreaddata1_IDEX~237_combout\ <= NOT \sreaddata1_IDEX~237_combout\;
\ALT_INV_sreaddata1_IDEX~236_combout\ <= NOT \sreaddata1_IDEX~236_combout\;
\ALT_INV_sreaddata1_IDEX~235_combout\ <= NOT \sreaddata1_IDEX~235_combout\;
\ALT_INV_sreaddata1_IDEX~234_combout\ <= NOT \sreaddata1_IDEX~234_combout\;
\ALT_INV_sreaddata1_IDEX~233_combout\ <= NOT \sreaddata1_IDEX~233_combout\;
\ALT_INV_sreaddata1_IDEX~232_combout\ <= NOT \sreaddata1_IDEX~232_combout\;
\ALT_INV_sreaddata1_IDEX~231_combout\ <= NOT \sreaddata1_IDEX~231_combout\;
\ALT_INV_sreaddata1_IDEX~229_combout\ <= NOT \sreaddata1_IDEX~229_combout\;
\ALT_INV_sreaddata1_IDEX~228_combout\ <= NOT \sreaddata1_IDEX~228_combout\;
\ALT_INV_sreaddata1_IDEX~227_combout\ <= NOT \sreaddata1_IDEX~227_combout\;
\ALT_INV_sreaddata1_IDEX~226_combout\ <= NOT \sreaddata1_IDEX~226_combout\;
\ALT_INV_sreaddata1_IDEX~225_combout\ <= NOT \sreaddata1_IDEX~225_combout\;
\ALT_INV_sreaddata1_IDEX~224_combout\ <= NOT \sreaddata1_IDEX~224_combout\;
\ALT_INV_sreaddata1_IDEX~223_combout\ <= NOT \sreaddata1_IDEX~223_combout\;
\ALT_INV_sreaddata1_IDEX~222_combout\ <= NOT \sreaddata1_IDEX~222_combout\;
\ALT_INV_sreaddata1_IDEX~221_combout\ <= NOT \sreaddata1_IDEX~221_combout\;
\ALT_INV_sreaddata1_IDEX~220_combout\ <= NOT \sreaddata1_IDEX~220_combout\;
\ALT_INV_sreaddata1_IDEX~218_combout\ <= NOT \sreaddata1_IDEX~218_combout\;
\ALT_INV_sreaddata1_IDEX~217_combout\ <= NOT \sreaddata1_IDEX~217_combout\;
\ALT_INV_sreaddata1_IDEX~216_combout\ <= NOT \sreaddata1_IDEX~216_combout\;
\ALT_INV_sreaddata1_IDEX~215_combout\ <= NOT \sreaddata1_IDEX~215_combout\;
\ALT_INV_sreaddata1_IDEX~214_combout\ <= NOT \sreaddata1_IDEX~214_combout\;
\ALT_INV_sreaddata1_IDEX~213_combout\ <= NOT \sreaddata1_IDEX~213_combout\;
\ALT_INV_sreaddata1_IDEX~212_combout\ <= NOT \sreaddata1_IDEX~212_combout\;
\ALT_INV_sreaddata1_IDEX~211_combout\ <= NOT \sreaddata1_IDEX~211_combout\;
\ALT_INV_sreaddata1_IDEX~210_combout\ <= NOT \sreaddata1_IDEX~210_combout\;
\ALT_INV_sreaddata1_IDEX~209_combout\ <= NOT \sreaddata1_IDEX~209_combout\;
\ALT_INV_sreaddata1_IDEX~207_combout\ <= NOT \sreaddata1_IDEX~207_combout\;
\ALT_INV_sreaddata1_IDEX~206_combout\ <= NOT \sreaddata1_IDEX~206_combout\;
\ALT_INV_sreaddata1_IDEX~205_combout\ <= NOT \sreaddata1_IDEX~205_combout\;
\ALT_INV_sreaddata1_IDEX~204_combout\ <= NOT \sreaddata1_IDEX~204_combout\;
\ALT_INV_sreaddata1_IDEX~203_combout\ <= NOT \sreaddata1_IDEX~203_combout\;
\ALT_INV_sreaddata1_IDEX~202_combout\ <= NOT \sreaddata1_IDEX~202_combout\;
\ALT_INV_sreaddata1_IDEX~201_combout\ <= NOT \sreaddata1_IDEX~201_combout\;
\ALT_INV_sreaddata1_IDEX~200_combout\ <= NOT \sreaddata1_IDEX~200_combout\;
\ALT_INV_sreaddata1_IDEX~199_combout\ <= NOT \sreaddata1_IDEX~199_combout\;
\ALT_INV_sreaddata1_IDEX~198_combout\ <= NOT \sreaddata1_IDEX~198_combout\;
\ALT_INV_sreaddata1_IDEX~196_combout\ <= NOT \sreaddata1_IDEX~196_combout\;
\ALT_INV_sreaddata1_IDEX~195_combout\ <= NOT \sreaddata1_IDEX~195_combout\;
\ALT_INV_sreaddata1_IDEX~194_combout\ <= NOT \sreaddata1_IDEX~194_combout\;
\ALT_INV_sreaddata1_IDEX~193_combout\ <= NOT \sreaddata1_IDEX~193_combout\;
\ALT_INV_sreaddata1_IDEX~192_combout\ <= NOT \sreaddata1_IDEX~192_combout\;
\ALT_INV_sreaddata1_IDEX~191_combout\ <= NOT \sreaddata1_IDEX~191_combout\;
\ALT_INV_sreaddata1_IDEX~190_combout\ <= NOT \sreaddata1_IDEX~190_combout\;
\ALT_INV_sreaddata1_IDEX~189_combout\ <= NOT \sreaddata1_IDEX~189_combout\;
\ALT_INV_sreaddata1_IDEX~188_combout\ <= NOT \sreaddata1_IDEX~188_combout\;
\ALT_INV_sreaddata1_IDEX~187_combout\ <= NOT \sreaddata1_IDEX~187_combout\;
\ALT_INV_sreaddata1_IDEX~185_combout\ <= NOT \sreaddata1_IDEX~185_combout\;
\ALT_INV_sreaddata1_IDEX~184_combout\ <= NOT \sreaddata1_IDEX~184_combout\;
\ALT_INV_sreaddata1_IDEX~183_combout\ <= NOT \sreaddata1_IDEX~183_combout\;
\ALT_INV_sreaddata1_IDEX~182_combout\ <= NOT \sreaddata1_IDEX~182_combout\;
\ALT_INV_sreaddata1_IDEX~181_combout\ <= NOT \sreaddata1_IDEX~181_combout\;
\ALT_INV_sreaddata1_IDEX~180_combout\ <= NOT \sreaddata1_IDEX~180_combout\;
\ALT_INV_sreaddata1_IDEX~179_combout\ <= NOT \sreaddata1_IDEX~179_combout\;
\ALT_INV_sreaddata1_IDEX~178_combout\ <= NOT \sreaddata1_IDEX~178_combout\;
\ALT_INV_sreaddata1_IDEX~177_combout\ <= NOT \sreaddata1_IDEX~177_combout\;
\ALT_INV_sreaddata1_IDEX~176_combout\ <= NOT \sreaddata1_IDEX~176_combout\;
\ALT_INV_sreaddata1_IDEX~174_combout\ <= NOT \sreaddata1_IDEX~174_combout\;
\ALT_INV_sreaddata1_IDEX~173_combout\ <= NOT \sreaddata1_IDEX~173_combout\;
\ALT_INV_sreaddata1_IDEX~172_combout\ <= NOT \sreaddata1_IDEX~172_combout\;
\ALT_INV_sreaddata1_IDEX~171_combout\ <= NOT \sreaddata1_IDEX~171_combout\;
\ALT_INV_sreaddata1_IDEX~170_combout\ <= NOT \sreaddata1_IDEX~170_combout\;
\ALT_INV_sreaddata1_IDEX~169_combout\ <= NOT \sreaddata1_IDEX~169_combout\;
\ALT_INV_sreaddata1_IDEX~168_combout\ <= NOT \sreaddata1_IDEX~168_combout\;
\ALT_INV_sreaddata1_IDEX~167_combout\ <= NOT \sreaddata1_IDEX~167_combout\;
\ALT_INV_sreaddata1_IDEX~166_combout\ <= NOT \sreaddata1_IDEX~166_combout\;
\ALT_INV_sreaddata1_IDEX~165_combout\ <= NOT \sreaddata1_IDEX~165_combout\;
\ALT_INV_sreaddata1_IDEX~163_combout\ <= NOT \sreaddata1_IDEX~163_combout\;
\ALT_INV_sreaddata1_IDEX~162_combout\ <= NOT \sreaddata1_IDEX~162_combout\;
\ALT_INV_sreaddata1_IDEX~161_combout\ <= NOT \sreaddata1_IDEX~161_combout\;
\ALT_INV_sreaddata1_IDEX~160_combout\ <= NOT \sreaddata1_IDEX~160_combout\;
\ALT_INV_sreaddata1_IDEX~159_combout\ <= NOT \sreaddata1_IDEX~159_combout\;
\ALT_INV_sreaddata1_IDEX~158_combout\ <= NOT \sreaddata1_IDEX~158_combout\;
\ALT_INV_sreaddata1_IDEX~157_combout\ <= NOT \sreaddata1_IDEX~157_combout\;
\ALT_INV_sreaddata1_IDEX~156_combout\ <= NOT \sreaddata1_IDEX~156_combout\;
\ALT_INV_sreaddata1_IDEX~155_combout\ <= NOT \sreaddata1_IDEX~155_combout\;
\ALT_INV_sreaddata1_IDEX~154_combout\ <= NOT \sreaddata1_IDEX~154_combout\;
\ALT_INV_sreaddata1_IDEX~152_combout\ <= NOT \sreaddata1_IDEX~152_combout\;
\ALT_INV_sreaddata1_IDEX~151_combout\ <= NOT \sreaddata1_IDEX~151_combout\;
\ALT_INV_sreaddata1_IDEX~150_combout\ <= NOT \sreaddata1_IDEX~150_combout\;
\ALT_INV_sreaddata1_IDEX~149_combout\ <= NOT \sreaddata1_IDEX~149_combout\;
\ALT_INV_sreaddata1_IDEX~148_combout\ <= NOT \sreaddata1_IDEX~148_combout\;
\ALT_INV_sreaddata1_IDEX~147_combout\ <= NOT \sreaddata1_IDEX~147_combout\;
\ALT_INV_sreaddata1_IDEX~146_combout\ <= NOT \sreaddata1_IDEX~146_combout\;
\ALT_INV_sreaddata1_IDEX~145_combout\ <= NOT \sreaddata1_IDEX~145_combout\;
\ALT_INV_sreaddata1_IDEX~144_combout\ <= NOT \sreaddata1_IDEX~144_combout\;
\ALT_INV_sreaddata1_IDEX~143_combout\ <= NOT \sreaddata1_IDEX~143_combout\;
\ALT_INV_sreaddata1_IDEX~141_combout\ <= NOT \sreaddata1_IDEX~141_combout\;
\ALT_INV_sreaddata1_IDEX~140_combout\ <= NOT \sreaddata1_IDEX~140_combout\;
\ALT_INV_sreaddata1_IDEX~139_combout\ <= NOT \sreaddata1_IDEX~139_combout\;
\ALT_INV_sreaddata1_IDEX~138_combout\ <= NOT \sreaddata1_IDEX~138_combout\;
\ALT_INV_sreaddata1_IDEX~137_combout\ <= NOT \sreaddata1_IDEX~137_combout\;
\ALT_INV_sreaddata1_IDEX~136_combout\ <= NOT \sreaddata1_IDEX~136_combout\;
\ALT_INV_sreaddata1_IDEX~135_combout\ <= NOT \sreaddata1_IDEX~135_combout\;
\ALT_INV_sreaddata1_IDEX~134_combout\ <= NOT \sreaddata1_IDEX~134_combout\;
\ALT_INV_sreaddata1_IDEX~133_combout\ <= NOT \sreaddata1_IDEX~133_combout\;
\ALT_INV_sreaddata1_IDEX~132_combout\ <= NOT \sreaddata1_IDEX~132_combout\;
\ALT_INV_sreaddata1_IDEX~130_combout\ <= NOT \sreaddata1_IDEX~130_combout\;
\ALT_INV_sreaddata1_IDEX~129_combout\ <= NOT \sreaddata1_IDEX~129_combout\;
\ALT_INV_sreaddata1_IDEX~128_combout\ <= NOT \sreaddata1_IDEX~128_combout\;
\ALT_INV_sreaddata1_IDEX~127_combout\ <= NOT \sreaddata1_IDEX~127_combout\;
\ALT_INV_sreaddata1_IDEX~126_combout\ <= NOT \sreaddata1_IDEX~126_combout\;
\ALT_INV_sreaddata1_IDEX~125_combout\ <= NOT \sreaddata1_IDEX~125_combout\;
\ALT_INV_sreaddata1_IDEX~124_combout\ <= NOT \sreaddata1_IDEX~124_combout\;
\ALT_INV_sreaddata1_IDEX~123_combout\ <= NOT \sreaddata1_IDEX~123_combout\;
\ALT_INV_sreaddata1_IDEX~122_combout\ <= NOT \sreaddata1_IDEX~122_combout\;
\ALT_INV_sreaddata1_IDEX~121_combout\ <= NOT \sreaddata1_IDEX~121_combout\;
\ALT_INV_sreaddata1_IDEX~119_combout\ <= NOT \sreaddata1_IDEX~119_combout\;
\ALT_INV_sreaddata1_IDEX~118_combout\ <= NOT \sreaddata1_IDEX~118_combout\;
\ALT_INV_sreaddata1_IDEX~117_combout\ <= NOT \sreaddata1_IDEX~117_combout\;
\ALT_INV_sreaddata1_IDEX~116_combout\ <= NOT \sreaddata1_IDEX~116_combout\;
\ALT_INV_sreaddata1_IDEX~115_combout\ <= NOT \sreaddata1_IDEX~115_combout\;
\ALT_INV_sreaddata1_IDEX~114_combout\ <= NOT \sreaddata1_IDEX~114_combout\;
\ALT_INV_sreaddata1_IDEX~113_combout\ <= NOT \sreaddata1_IDEX~113_combout\;
\ALT_INV_sreaddata1_IDEX~112_combout\ <= NOT \sreaddata1_IDEX~112_combout\;
\ALT_INV_sreaddata1_IDEX~111_combout\ <= NOT \sreaddata1_IDEX~111_combout\;
\ALT_INV_sreaddata1_IDEX~110_combout\ <= NOT \sreaddata1_IDEX~110_combout\;
\ALT_INV_sreaddata1_IDEX~108_combout\ <= NOT \sreaddata1_IDEX~108_combout\;
\ALT_INV_sreaddata1_IDEX~107_combout\ <= NOT \sreaddata1_IDEX~107_combout\;
\ALT_INV_sreaddata1_IDEX~106_combout\ <= NOT \sreaddata1_IDEX~106_combout\;
\ALT_INV_sreaddata1_IDEX~105_combout\ <= NOT \sreaddata1_IDEX~105_combout\;
\ALT_INV_sreaddata1_IDEX~104_combout\ <= NOT \sreaddata1_IDEX~104_combout\;
\ALT_INV_sreaddata1_IDEX~103_combout\ <= NOT \sreaddata1_IDEX~103_combout\;
\ALT_INV_sreaddata1_IDEX~102_combout\ <= NOT \sreaddata1_IDEX~102_combout\;
\ALT_INV_sreaddata1_IDEX~101_combout\ <= NOT \sreaddata1_IDEX~101_combout\;
\ALT_INV_sreaddata1_IDEX~100_combout\ <= NOT \sreaddata1_IDEX~100_combout\;
\ALT_INV_sreaddata1_IDEX~99_combout\ <= NOT \sreaddata1_IDEX~99_combout\;
\ALT_INV_sreaddata1_IDEX~97_combout\ <= NOT \sreaddata1_IDEX~97_combout\;
\ALT_INV_sreaddata1_IDEX~96_combout\ <= NOT \sreaddata1_IDEX~96_combout\;
\ALT_INV_sreaddata1_IDEX~95_combout\ <= NOT \sreaddata1_IDEX~95_combout\;
\ALT_INV_sreaddata1_IDEX~94_combout\ <= NOT \sreaddata1_IDEX~94_combout\;
\ALT_INV_sreaddata1_IDEX~93_combout\ <= NOT \sreaddata1_IDEX~93_combout\;
\ALT_INV_sreaddata1_IDEX~92_combout\ <= NOT \sreaddata1_IDEX~92_combout\;
\ALT_INV_sreaddata1_IDEX~91_combout\ <= NOT \sreaddata1_IDEX~91_combout\;
\ALT_INV_sreaddata1_IDEX~90_combout\ <= NOT \sreaddata1_IDEX~90_combout\;
\ALT_INV_sreaddata1_IDEX~89_combout\ <= NOT \sreaddata1_IDEX~89_combout\;
\ALT_INV_sreaddata1_IDEX~88_combout\ <= NOT \sreaddata1_IDEX~88_combout\;
\ALT_INV_sreaddata1_IDEX~86_combout\ <= NOT \sreaddata1_IDEX~86_combout\;
\ALT_INV_sreaddata1_IDEX~85_combout\ <= NOT \sreaddata1_IDEX~85_combout\;
\ALT_INV_sreaddata1_IDEX~84_combout\ <= NOT \sreaddata1_IDEX~84_combout\;
\ALT_INV_sreaddata1_IDEX~83_combout\ <= NOT \sreaddata1_IDEX~83_combout\;
\ALT_INV_sreaddata1_IDEX~82_combout\ <= NOT \sreaddata1_IDEX~82_combout\;
\ALT_INV_sreaddata1_IDEX~81_combout\ <= NOT \sreaddata1_IDEX~81_combout\;
\ALT_INV_sreaddata1_IDEX~80_combout\ <= NOT \sreaddata1_IDEX~80_combout\;
\ALT_INV_sreaddata1_IDEX~79_combout\ <= NOT \sreaddata1_IDEX~79_combout\;
\ALT_INV_sreaddata1_IDEX~78_combout\ <= NOT \sreaddata1_IDEX~78_combout\;
\ALT_INV_sreaddata1_IDEX~77_combout\ <= NOT \sreaddata1_IDEX~77_combout\;
\ALT_INV_sreaddata1_IDEX~75_combout\ <= NOT \sreaddata1_IDEX~75_combout\;
\ALT_INV_sreaddata1_IDEX~74_combout\ <= NOT \sreaddata1_IDEX~74_combout\;
\ALT_INV_sreaddata1_IDEX~73_combout\ <= NOT \sreaddata1_IDEX~73_combout\;
\ALT_INV_sreaddata1_IDEX~72_combout\ <= NOT \sreaddata1_IDEX~72_combout\;
\ALT_INV_sreaddata1_IDEX~71_combout\ <= NOT \sreaddata1_IDEX~71_combout\;
\ALT_INV_sreaddata1_IDEX~70_combout\ <= NOT \sreaddata1_IDEX~70_combout\;
\ALT_INV_sreaddata1_IDEX~69_combout\ <= NOT \sreaddata1_IDEX~69_combout\;
\ALT_INV_sreaddata1_IDEX~68_combout\ <= NOT \sreaddata1_IDEX~68_combout\;
\ALT_INV_sreaddata1_IDEX~67_combout\ <= NOT \sreaddata1_IDEX~67_combout\;
\ALT_INV_sreaddata1_IDEX~66_combout\ <= NOT \sreaddata1_IDEX~66_combout\;
\ALT_INV_sreaddata1_IDEX~64_combout\ <= NOT \sreaddata1_IDEX~64_combout\;
\ALT_INV_sreaddata1_IDEX~63_combout\ <= NOT \sreaddata1_IDEX~63_combout\;
\ALT_INV_sreaddata1_IDEX~62_combout\ <= NOT \sreaddata1_IDEX~62_combout\;
\ALT_INV_sreaddata1_IDEX~61_combout\ <= NOT \sreaddata1_IDEX~61_combout\;
\ALT_INV_sreaddata1_IDEX~60_combout\ <= NOT \sreaddata1_IDEX~60_combout\;
\ALT_INV_sreaddata1_IDEX~59_combout\ <= NOT \sreaddata1_IDEX~59_combout\;
\ALT_INV_sreaddata1_IDEX~58_combout\ <= NOT \sreaddata1_IDEX~58_combout\;
\ALT_INV_sreaddata1_IDEX~57_combout\ <= NOT \sreaddata1_IDEX~57_combout\;
\ALT_INV_sreaddata1_IDEX~56_combout\ <= NOT \sreaddata1_IDEX~56_combout\;
\ALT_INV_sreaddata1_IDEX~55_combout\ <= NOT \sreaddata1_IDEX~55_combout\;
\ALT_INV_sreaddata1_IDEX~53_combout\ <= NOT \sreaddata1_IDEX~53_combout\;
\ALT_INV_sreaddata1_IDEX~52_combout\ <= NOT \sreaddata1_IDEX~52_combout\;
\ALT_INV_sreaddata1_IDEX~51_combout\ <= NOT \sreaddata1_IDEX~51_combout\;
\ALT_INV_sreaddata1_IDEX~50_combout\ <= NOT \sreaddata1_IDEX~50_combout\;
\ALT_INV_sreaddata1_IDEX~49_combout\ <= NOT \sreaddata1_IDEX~49_combout\;
\ALT_INV_sreaddata1_IDEX~48_combout\ <= NOT \sreaddata1_IDEX~48_combout\;
\ALT_INV_sreaddata1_IDEX~47_combout\ <= NOT \sreaddata1_IDEX~47_combout\;
\ALT_INV_sreaddata1_IDEX~46_combout\ <= NOT \sreaddata1_IDEX~46_combout\;
\ALT_INV_sreaddata1_IDEX~45_combout\ <= NOT \sreaddata1_IDEX~45_combout\;
\ALT_INV_sreaddata1_IDEX~44_combout\ <= NOT \sreaddata1_IDEX~44_combout\;
\ALT_INV_sreaddata1_IDEX~42_combout\ <= NOT \sreaddata1_IDEX~42_combout\;
\ALT_INV_sreaddata1_IDEX~41_combout\ <= NOT \sreaddata1_IDEX~41_combout\;
\ALT_INV_sreaddata1_IDEX~40_combout\ <= NOT \sreaddata1_IDEX~40_combout\;
\ALT_INV_sreaddata1_IDEX~39_combout\ <= NOT \sreaddata1_IDEX~39_combout\;
\ALT_INV_sreaddata1_IDEX~38_combout\ <= NOT \sreaddata1_IDEX~38_combout\;
\ALT_INV_sreaddata1_IDEX~37_combout\ <= NOT \sreaddata1_IDEX~37_combout\;
\ALT_INV_sreaddata1_IDEX~36_combout\ <= NOT \sreaddata1_IDEX~36_combout\;
\ALT_INV_sreaddata1_IDEX~35_combout\ <= NOT \sreaddata1_IDEX~35_combout\;
\ALT_INV_sreaddata1_IDEX~34_combout\ <= NOT \sreaddata1_IDEX~34_combout\;
\ALT_INV_sreaddata1_IDEX~33_combout\ <= NOT \sreaddata1_IDEX~33_combout\;
\ALT_INV_sreaddata1_IDEX~31_combout\ <= NOT \sreaddata1_IDEX~31_combout\;
\ALT_INV_sreaddata1_IDEX~30_combout\ <= NOT \sreaddata1_IDEX~30_combout\;
\ALT_INV_sreaddata1_IDEX~29_combout\ <= NOT \sreaddata1_IDEX~29_combout\;
\ALT_INV_sreaddata1_IDEX~28_combout\ <= NOT \sreaddata1_IDEX~28_combout\;
\ALT_INV_sreaddata1_IDEX~27_combout\ <= NOT \sreaddata1_IDEX~27_combout\;
\ALT_INV_sreaddata1_IDEX~26_combout\ <= NOT \sreaddata1_IDEX~26_combout\;
\ALT_INV_sreaddata1_IDEX~25_combout\ <= NOT \sreaddata1_IDEX~25_combout\;
\ALT_INV_sreaddata1_IDEX~24_combout\ <= NOT \sreaddata1_IDEX~24_combout\;
\ALT_INV_sreaddata1_IDEX~23_combout\ <= NOT \sreaddata1_IDEX~23_combout\;
\ALT_INV_sreaddata1_IDEX~22_combout\ <= NOT \sreaddata1_IDEX~22_combout\;
\ALT_INV_sreaddata1_IDEX~20_combout\ <= NOT \sreaddata1_IDEX~20_combout\;
\ALT_INV_sreaddata1_IDEX~19_combout\ <= NOT \sreaddata1_IDEX~19_combout\;
\ALT_INV_sreaddata1_IDEX~18_combout\ <= NOT \sreaddata1_IDEX~18_combout\;
\ALT_INV_sreaddata1_IDEX~17_combout\ <= NOT \sreaddata1_IDEX~17_combout\;
\ALT_INV_sreaddata1_IDEX~16_combout\ <= NOT \sreaddata1_IDEX~16_combout\;
\ALT_INV_sreaddata1_IDEX~15_combout\ <= NOT \sreaddata1_IDEX~15_combout\;
\ALT_INV_sreaddata1_IDEX~14_combout\ <= NOT \sreaddata1_IDEX~14_combout\;
\ALT_INV_sreaddata1_IDEX~13_combout\ <= NOT \sreaddata1_IDEX~13_combout\;
\ALT_INV_sreaddata1_IDEX~12_combout\ <= NOT \sreaddata1_IDEX~12_combout\;
\ALT_INV_sreaddata1_IDEX~11_combout\ <= NOT \sreaddata1_IDEX~11_combout\;
\ALT_INV_sreaddata1_IDEX~9_combout\ <= NOT \sreaddata1_IDEX~9_combout\;
\ALT_INV_sreaddata1_IDEX~8_combout\ <= NOT \sreaddata1_IDEX~8_combout\;
\ALT_INV_sreaddata1_IDEX~7_combout\ <= NOT \sreaddata1_IDEX~7_combout\;
\ALT_INV_sreaddata1_IDEX~6_combout\ <= NOT \sreaddata1_IDEX~6_combout\;
\ALT_INV_sreaddata1_IDEX~5_combout\ <= NOT \sreaddata1_IDEX~5_combout\;
\ALT_INV_sreaddata1_IDEX~4_combout\ <= NOT \sreaddata1_IDEX~4_combout\;
\ALT_INV_sreaddata1_IDEX~3_combout\ <= NOT \sreaddata1_IDEX~3_combout\;
\ALT_INV_sreaddata1_IDEX~2_combout\ <= NOT \sreaddata1_IDEX~2_combout\;
\ALT_INV_sreaddata1_IDEX~1_combout\ <= NOT \sreaddata1_IDEX~1_combout\;
\ALT_INV_sreaddata1_IDEX~0_combout\ <= NOT \sreaddata1_IDEX~0_combout\;
\mux_writeregister|ALT_INV_output[4]~4_combout\ <= NOT \mux_writeregister|output[4]~4_combout\;
\mux_writeregister|ALT_INV_output[3]~3_combout\ <= NOT \mux_writeregister|output[3]~3_combout\;
\mux_writeregister|ALT_INV_output[2]~2_combout\ <= NOT \mux_writeregister|output[2]~2_combout\;
\mux_writeregister|ALT_INV_output[1]~1_combout\ <= NOT \mux_writeregister|output[1]~1_combout\;
\mux_writeregister|ALT_INV_output[0]~0_combout\ <= NOT \mux_writeregister|output[0]~0_combout\;
\alu_main|ALT_INV_Mux31~8_combout\ <= NOT \alu_main|Mux31~8_combout\;
\alu_main|ALT_INV_Mux31~7_combout\ <= NOT \alu_main|Mux31~7_combout\;
\alu_main|ALT_INV_Mux31~6_combout\ <= NOT \alu_main|Mux31~6_combout\;
\alu_main|ALT_INV_Mux31~5_combout\ <= NOT \alu_main|Mux31~5_combout\;
\alu_main|ALT_INV_Mux31~4_combout\ <= NOT \alu_main|Mux31~4_combout\;
\alu_main|ALT_INV_Mux31~3_combout\ <= NOT \alu_main|Mux31~3_combout\;
\alu_main|ALT_INV_Mux31~2_combout\ <= NOT \alu_main|Mux31~2_combout\;
\alu_main|ALT_INV_Mux31~1_combout\ <= NOT \alu_main|Mux31~1_combout\;
\alu_main|ALT_INV_Mux31~0_combout\ <= NOT \alu_main|Mux31~0_combout\;
\alu_main|ALT_INV_Result~15_combout\ <= NOT \alu_main|Result~15_combout\;
\alu_main|ALT_INV_Mux30~8_combout\ <= NOT \alu_main|Mux30~8_combout\;
\alu_main|ALT_INV_Mux30~7_combout\ <= NOT \alu_main|Mux30~7_combout\;
\alu_main|ALT_INV_Mux30~6_combout\ <= NOT \alu_main|Mux30~6_combout\;
\alu_main|ALT_INV_Mux30~5_combout\ <= NOT \alu_main|Mux30~5_combout\;
\alu_main|ALT_INV_Mux30~4_combout\ <= NOT \alu_main|Mux30~4_combout\;
\alu_main|ALT_INV_Mux30~3_combout\ <= NOT \alu_main|Mux30~3_combout\;
\alu_main|ALT_INV_Mux30~2_combout\ <= NOT \alu_main|Mux30~2_combout\;
\alu_main|ALT_INV_Mux30~1_combout\ <= NOT \alu_main|Mux30~1_combout\;
\alu_main|ALT_INV_Mux30~0_combout\ <= NOT \alu_main|Mux30~0_combout\;
\alu_main|ALT_INV_Result~14_combout\ <= NOT \alu_main|Result~14_combout\;
\alu_main|ALT_INV_Mux29~8_combout\ <= NOT \alu_main|Mux29~8_combout\;
\alu_main|ALT_INV_Mux29~7_combout\ <= NOT \alu_main|Mux29~7_combout\;
\alu_main|ALT_INV_Mux29~6_combout\ <= NOT \alu_main|Mux29~6_combout\;
\alu_main|ALT_INV_Mux29~5_combout\ <= NOT \alu_main|Mux29~5_combout\;
\alu_main|ALT_INV_Mux29~4_combout\ <= NOT \alu_main|Mux29~4_combout\;
\alu_main|ALT_INV_Mux29~3_combout\ <= NOT \alu_main|Mux29~3_combout\;
\alu_main|ALT_INV_Mux29~2_combout\ <= NOT \alu_main|Mux29~2_combout\;
\alu_main|ALT_INV_Mux29~1_combout\ <= NOT \alu_main|Mux29~1_combout\;
\alu_main|ALT_INV_Mux29~0_combout\ <= NOT \alu_main|Mux29~0_combout\;
\alu_main|ALT_INV_Result~13_combout\ <= NOT \alu_main|Result~13_combout\;
\alu_main|ALT_INV_Mux28~17_combout\ <= NOT \alu_main|Mux28~17_combout\;
\alu_main|ALT_INV_Mux28~16_combout\ <= NOT \alu_main|Mux28~16_combout\;
\alu_main|ALT_INV_Mux26~13_combout\ <= NOT \alu_main|Mux26~13_combout\;
\alu_main|ALT_INV_Mux28~15_combout\ <= NOT \alu_main|Mux28~15_combout\;
\alu_main|ALT_INV_Mux28~14_combout\ <= NOT \alu_main|Mux28~14_combout\;
\alu_main|ALT_INV_Mux28~13_combout\ <= NOT \alu_main|Mux28~13_combout\;
\alu_main|ALT_INV_Mux28~12_combout\ <= NOT \alu_main|Mux28~12_combout\;
\alu_main|ALT_INV_Mux28~11_combout\ <= NOT \alu_main|Mux28~11_combout\;
\alu_main|ALT_INV_Mux28~10_combout\ <= NOT \alu_main|Mux28~10_combout\;
\alu_main|ALT_INV_Mux28~9_combout\ <= NOT \alu_main|Mux28~9_combout\;
\alu_main|ALT_INV_Mux28~8_combout\ <= NOT \alu_main|Mux28~8_combout\;
\alu_main|ALT_INV_Mux28~7_combout\ <= NOT \alu_main|Mux28~7_combout\;
\alu_main|ALT_INV_Mux28~6_combout\ <= NOT \alu_main|Mux28~6_combout\;
\alu_main|ALT_INV_Mux26~12_combout\ <= NOT \alu_main|Mux26~12_combout\;
\alu_main|ALT_INV_Mux28~5_combout\ <= NOT \alu_main|Mux28~5_combout\;
\alu_main|ALT_INV_Mux28~4_combout\ <= NOT \alu_main|Mux28~4_combout\;
\alu_main|ALT_INV_Mux28~3_combout\ <= NOT \alu_main|Mux28~3_combout\;
\alu_main|ALT_INV_Mux28~2_combout\ <= NOT \alu_main|Mux28~2_combout\;
\alu_main|ALT_INV_Mux28~1_combout\ <= NOT \alu_main|Mux28~1_combout\;
\alu_main|ALT_INV_Result~12_combout\ <= NOT \alu_main|Result~12_combout\;
\alu_main|ALT_INV_Mux27~5_combout\ <= NOT \alu_main|Mux27~5_combout\;
\alu_main|ALT_INV_Mux27~4_combout\ <= NOT \alu_main|Mux27~4_combout\;
\alu_main|ALT_INV_Mux27~3_combout\ <= NOT \alu_main|Mux27~3_combout\;
\alu_main|ALT_INV_Mux27~2_combout\ <= NOT \alu_main|Mux27~2_combout\;
\alu_main|ALT_INV_Mux27~1_combout\ <= NOT \alu_main|Mux27~1_combout\;
\alu_main|ALT_INV_ShiftLeft1~46_combout\ <= NOT \alu_main|ShiftLeft1~46_combout\;
\alu_main|ALT_INV_Mux27~0_combout\ <= NOT \alu_main|Mux27~0_combout\;
\alu_main|ALT_INV_ShiftLeft0~45_combout\ <= NOT \alu_main|ShiftLeft0~45_combout\;
\alu_main|ALT_INV_Mux26~11_combout\ <= NOT \alu_main|Mux26~11_combout\;
\alu_main|ALT_INV_Mux26~10_combout\ <= NOT \alu_main|Mux26~10_combout\;
\alu_main|ALT_INV_Mux26~9_combout\ <= NOT \alu_main|Mux26~9_combout\;
\alu_main|ALT_INV_Mux26~8_combout\ <= NOT \alu_main|Mux26~8_combout\;
\alu_main|ALT_INV_Mux26~7_combout\ <= NOT \alu_main|Mux26~7_combout\;
\alu_main|ALT_INV_ShiftLeft1~45_combout\ <= NOT \alu_main|ShiftLeft1~45_combout\;
\alu_main|ALT_INV_Mux26~6_combout\ <= NOT \alu_main|Mux26~6_combout\;
\alu_main|ALT_INV_ShiftLeft0~44_combout\ <= NOT \alu_main|ShiftLeft0~44_combout\;
\alu_main|ALT_INV_Mux25~5_combout\ <= NOT \alu_main|Mux25~5_combout\;
\alu_main|ALT_INV_Mux25~4_combout\ <= NOT \alu_main|Mux25~4_combout\;
\alu_main|ALT_INV_Mux25~3_combout\ <= NOT \alu_main|Mux25~3_combout\;
\alu_main|ALT_INV_Mux25~2_combout\ <= NOT \alu_main|Mux25~2_combout\;
\alu_main|ALT_INV_Mux25~1_combout\ <= NOT \alu_main|Mux25~1_combout\;
\alu_main|ALT_INV_ShiftLeft1~44_combout\ <= NOT \alu_main|ShiftLeft1~44_combout\;
\alu_main|ALT_INV_Mux25~0_combout\ <= NOT \alu_main|Mux25~0_combout\;
\alu_main|ALT_INV_ShiftLeft0~43_combout\ <= NOT \alu_main|ShiftLeft0~43_combout\;
\alu_main|ALT_INV_Mux24~5_combout\ <= NOT \alu_main|Mux24~5_combout\;
\alu_main|ALT_INV_Mux24~4_combout\ <= NOT \alu_main|Mux24~4_combout\;
\alu_main|ALT_INV_Mux24~3_combout\ <= NOT \alu_main|Mux24~3_combout\;
\alu_main|ALT_INV_Mux24~2_combout\ <= NOT \alu_main|Mux24~2_combout\;
\alu_main|ALT_INV_Mux24~1_combout\ <= NOT \alu_main|Mux24~1_combout\;
\alu_main|ALT_INV_ShiftLeft1~43_combout\ <= NOT \alu_main|ShiftLeft1~43_combout\;
\alu_main|ALT_INV_Mux24~0_combout\ <= NOT \alu_main|Mux24~0_combout\;
\alu_main|ALT_INV_ShiftLeft0~42_combout\ <= NOT \alu_main|ShiftLeft0~42_combout\;
\alu_main|ALT_INV_Mux23~5_combout\ <= NOT \alu_main|Mux23~5_combout\;
\alu_main|ALT_INV_Mux23~4_combout\ <= NOT \alu_main|Mux23~4_combout\;
\alu_main|ALT_INV_Mux23~3_combout\ <= NOT \alu_main|Mux23~3_combout\;
\alu_main|ALT_INV_Mux23~2_combout\ <= NOT \alu_main|Mux23~2_combout\;
\alu_main|ALT_INV_Mux23~1_combout\ <= NOT \alu_main|Mux23~1_combout\;
\alu_main|ALT_INV_ShiftLeft1~42_combout\ <= NOT \alu_main|ShiftLeft1~42_combout\;
\alu_main|ALT_INV_Mux23~0_combout\ <= NOT \alu_main|Mux23~0_combout\;
\alu_main|ALT_INV_ShiftLeft0~41_combout\ <= NOT \alu_main|ShiftLeft0~41_combout\;
\alu_main|ALT_INV_Mux22~5_combout\ <= NOT \alu_main|Mux22~5_combout\;
\alu_main|ALT_INV_Mux22~4_combout\ <= NOT \alu_main|Mux22~4_combout\;
\alu_main|ALT_INV_Mux22~3_combout\ <= NOT \alu_main|Mux22~3_combout\;
\alu_main|ALT_INV_Mux22~2_combout\ <= NOT \alu_main|Mux22~2_combout\;
\alu_main|ALT_INV_Mux22~1_combout\ <= NOT \alu_main|Mux22~1_combout\;
\alu_main|ALT_INV_ShiftLeft1~41_combout\ <= NOT \alu_main|ShiftLeft1~41_combout\;
\alu_main|ALT_INV_Mux22~0_combout\ <= NOT \alu_main|Mux22~0_combout\;
\alu_main|ALT_INV_ShiftLeft0~40_combout\ <= NOT \alu_main|ShiftLeft0~40_combout\;
\alu_main|ALT_INV_Mux21~5_combout\ <= NOT \alu_main|Mux21~5_combout\;
\alu_main|ALT_INV_Mux21~4_combout\ <= NOT \alu_main|Mux21~4_combout\;
\alu_main|ALT_INV_Mux21~3_combout\ <= NOT \alu_main|Mux21~3_combout\;
\alu_main|ALT_INV_Mux21~2_combout\ <= NOT \alu_main|Mux21~2_combout\;
\alu_main|ALT_INV_Mux21~1_combout\ <= NOT \alu_main|Mux21~1_combout\;
\alu_main|ALT_INV_ShiftLeft1~40_combout\ <= NOT \alu_main|ShiftLeft1~40_combout\;
\alu_main|ALT_INV_Mux21~0_combout\ <= NOT \alu_main|Mux21~0_combout\;
\alu_main|ALT_INV_ShiftLeft0~39_combout\ <= NOT \alu_main|ShiftLeft0~39_combout\;
\alu_main|ALT_INV_Mux20~5_combout\ <= NOT \alu_main|Mux20~5_combout\;
\alu_main|ALT_INV_Mux20~4_combout\ <= NOT \alu_main|Mux20~4_combout\;
\alu_main|ALT_INV_Mux20~3_combout\ <= NOT \alu_main|Mux20~3_combout\;
\alu_main|ALT_INV_Mux20~2_combout\ <= NOT \alu_main|Mux20~2_combout\;
\alu_main|ALT_INV_Mux20~1_combout\ <= NOT \alu_main|Mux20~1_combout\;
\alu_main|ALT_INV_ShiftLeft1~39_combout\ <= NOT \alu_main|ShiftLeft1~39_combout\;
\alu_main|ALT_INV_Mux20~0_combout\ <= NOT \alu_main|Mux20~0_combout\;
\alu_main|ALT_INV_ShiftLeft0~38_combout\ <= NOT \alu_main|ShiftLeft0~38_combout\;
\alu_main|ALT_INV_Mux19~5_combout\ <= NOT \alu_main|Mux19~5_combout\;
\alu_main|ALT_INV_Mux19~4_combout\ <= NOT \alu_main|Mux19~4_combout\;
\alu_main|ALT_INV_Mux19~3_combout\ <= NOT \alu_main|Mux19~3_combout\;
\alu_main|ALT_INV_Mux19~2_combout\ <= NOT \alu_main|Mux19~2_combout\;
\alu_main|ALT_INV_Mux19~1_combout\ <= NOT \alu_main|Mux19~1_combout\;
\alu_main|ALT_INV_ShiftLeft1~38_combout\ <= NOT \alu_main|ShiftLeft1~38_combout\;
\alu_main|ALT_INV_Mux19~0_combout\ <= NOT \alu_main|Mux19~0_combout\;
\alu_main|ALT_INV_ShiftLeft0~37_combout\ <= NOT \alu_main|ShiftLeft0~37_combout\;
\alu_main|ALT_INV_Mux18~5_combout\ <= NOT \alu_main|Mux18~5_combout\;
\alu_main|ALT_INV_Mux18~4_combout\ <= NOT \alu_main|Mux18~4_combout\;
\alu_main|ALT_INV_Mux18~3_combout\ <= NOT \alu_main|Mux18~3_combout\;
\alu_main|ALT_INV_Mux18~2_combout\ <= NOT \alu_main|Mux18~2_combout\;
\alu_main|ALT_INV_Mux18~1_combout\ <= NOT \alu_main|Mux18~1_combout\;
\alu_main|ALT_INV_ShiftLeft1~37_combout\ <= NOT \alu_main|ShiftLeft1~37_combout\;
\alu_main|ALT_INV_Mux18~0_combout\ <= NOT \alu_main|Mux18~0_combout\;
\alu_main|ALT_INV_ShiftLeft0~36_combout\ <= NOT \alu_main|ShiftLeft0~36_combout\;
\alu_main|ALT_INV_Mux17~5_combout\ <= NOT \alu_main|Mux17~5_combout\;
\alu_main|ALT_INV_Mux17~4_combout\ <= NOT \alu_main|Mux17~4_combout\;
\alu_main|ALT_INV_Mux17~3_combout\ <= NOT \alu_main|Mux17~3_combout\;
\alu_main|ALT_INV_Mux17~2_combout\ <= NOT \alu_main|Mux17~2_combout\;
\alu_main|ALT_INV_Mux17~1_combout\ <= NOT \alu_main|Mux17~1_combout\;
\alu_main|ALT_INV_ShiftLeft1~36_combout\ <= NOT \alu_main|ShiftLeft1~36_combout\;
\alu_main|ALT_INV_Mux17~0_combout\ <= NOT \alu_main|Mux17~0_combout\;
\alu_main|ALT_INV_ShiftLeft0~35_combout\ <= NOT \alu_main|ShiftLeft0~35_combout\;
\alu_main|ALT_INV_Mux16~5_combout\ <= NOT \alu_main|Mux16~5_combout\;
\alu_main|ALT_INV_Mux16~4_combout\ <= NOT \alu_main|Mux16~4_combout\;
\alu_main|ALT_INV_Mux16~3_combout\ <= NOT \alu_main|Mux16~3_combout\;
\alu_main|ALT_INV_Mux26~5_combout\ <= NOT \alu_main|Mux26~5_combout\;
\alu_main|ALT_INV_Mux26~4_combout\ <= NOT \alu_main|Mux26~4_combout\;
\alu_main|ALT_INV_Mux16~2_combout\ <= NOT \alu_main|Mux16~2_combout\;
\alu_main|ALT_INV_Mux16~1_combout\ <= NOT \alu_main|Mux16~1_combout\;
\alu_main|ALT_INV_ShiftLeft1~35_combout\ <= NOT \alu_main|ShiftLeft1~35_combout\;
\alu_main|ALT_INV_Mux26~3_combout\ <= NOT \alu_main|Mux26~3_combout\;
\alu_main|ALT_INV_Mux26~2_combout\ <= NOT \alu_main|Mux26~2_combout\;
\alu_main|ALT_INV_Mux16~0_combout\ <= NOT \alu_main|Mux16~0_combout\;
\alu_main|ALT_INV_ShiftLeft0~34_combout\ <= NOT \alu_main|ShiftLeft0~34_combout\;
\alu_main|ALT_INV_Mux26~1_combout\ <= NOT \alu_main|Mux26~1_combout\;
\alu_main|ALT_INV_Mux26~0_combout\ <= NOT \alu_main|Mux26~0_combout\;
\alu_main|ALT_INV_Mux15~6_combout\ <= NOT \alu_main|Mux15~6_combout\;
\alu_main|ALT_INV_Mux15~5_combout\ <= NOT \alu_main|Mux15~5_combout\;
\alu_main|ALT_INV_ShiftLeft1~34_combout\ <= NOT \alu_main|ShiftLeft1~34_combout\;
\alu_main|ALT_INV_ShiftLeft1~33_combout\ <= NOT \alu_main|ShiftLeft1~33_combout\;
\alu_main|ALT_INV_ShiftLeft0~33_combout\ <= NOT \alu_main|ShiftLeft0~33_combout\;
\alu_main|ALT_INV_ShiftLeft0~32_combout\ <= NOT \alu_main|ShiftLeft0~32_combout\;
\alu_main|ALT_INV_Mux15~4_combout\ <= NOT \alu_main|Mux15~4_combout\;
\alu_main|ALT_INV_Mux15~3_combout\ <= NOT \alu_main|Mux15~3_combout\;
\alu_main|ALT_INV_Mux15~2_combout\ <= NOT \alu_main|Mux15~2_combout\;
\alu_main|ALT_INV_Mux15~1_combout\ <= NOT \alu_main|Mux15~1_combout\;
\alu_main|ALT_INV_Mux15~0_combout\ <= NOT \alu_main|Mux15~0_combout\;
\alu_main|ALT_INV_Result~11_combout\ <= NOT \alu_main|Result~11_combout\;
\alu_main|ALT_INV_Mux14~6_combout\ <= NOT \alu_main|Mux14~6_combout\;
\alu_main|ALT_INV_Mux14~5_combout\ <= NOT \alu_main|Mux14~5_combout\;
\alu_main|ALT_INV_ShiftLeft1~32_combout\ <= NOT \alu_main|ShiftLeft1~32_combout\;
\alu_main|ALT_INV_ShiftLeft1~31_combout\ <= NOT \alu_main|ShiftLeft1~31_combout\;
\alu_main|ALT_INV_ShiftLeft0~31_combout\ <= NOT \alu_main|ShiftLeft0~31_combout\;
\alu_main|ALT_INV_ShiftLeft0~30_combout\ <= NOT \alu_main|ShiftLeft0~30_combout\;
\alu_main|ALT_INV_Mux14~4_combout\ <= NOT \alu_main|Mux14~4_combout\;
\alu_main|ALT_INV_Mux14~3_combout\ <= NOT \alu_main|Mux14~3_combout\;
\alu_main|ALT_INV_Mux14~2_combout\ <= NOT \alu_main|Mux14~2_combout\;
\alu_main|ALT_INV_Mux14~1_combout\ <= NOT \alu_main|Mux14~1_combout\;
\alu_main|ALT_INV_Mux14~0_combout\ <= NOT \alu_main|Mux14~0_combout\;
\alu_main|ALT_INV_Result~10_combout\ <= NOT \alu_main|Result~10_combout\;
\alu_main|ALT_INV_Mux13~6_combout\ <= NOT \alu_main|Mux13~6_combout\;
\alu_main|ALT_INV_Mux13~5_combout\ <= NOT \alu_main|Mux13~5_combout\;
\alu_main|ALT_INV_ShiftLeft1~30_combout\ <= NOT \alu_main|ShiftLeft1~30_combout\;
\alu_main|ALT_INV_ShiftLeft1~29_combout\ <= NOT \alu_main|ShiftLeft1~29_combout\;
\alu_main|ALT_INV_ShiftLeft0~29_combout\ <= NOT \alu_main|ShiftLeft0~29_combout\;
\alu_main|ALT_INV_ShiftLeft0~28_combout\ <= NOT \alu_main|ShiftLeft0~28_combout\;
\alu_main|ALT_INV_Mux13~4_combout\ <= NOT \alu_main|Mux13~4_combout\;
\alu_main|ALT_INV_Mux13~3_combout\ <= NOT \alu_main|Mux13~3_combout\;
\alu_main|ALT_INV_Mux13~2_combout\ <= NOT \alu_main|Mux13~2_combout\;
\alu_main|ALT_INV_Mux13~1_combout\ <= NOT \alu_main|Mux13~1_combout\;
\alu_main|ALT_INV_Mux13~0_combout\ <= NOT \alu_main|Mux13~0_combout\;
\alu_main|ALT_INV_Result~9_combout\ <= NOT \alu_main|Result~9_combout\;
\alu_main|ALT_INV_Mux12~11_combout\ <= NOT \alu_main|Mux12~11_combout\;
\alu_main|ALT_INV_Mux12~10_combout\ <= NOT \alu_main|Mux12~10_combout\;
\alu_main|ALT_INV_ShiftLeft1~28_combout\ <= NOT \alu_main|ShiftLeft1~28_combout\;
\alu_main|ALT_INV_ShiftLeft1~27_combout\ <= NOT \alu_main|ShiftLeft1~27_combout\;
\alu_main|ALT_INV_ShiftLeft0~27_combout\ <= NOT \alu_main|ShiftLeft0~27_combout\;
\alu_main|ALT_INV_ShiftLeft0~26_combout\ <= NOT \alu_main|ShiftLeft0~26_combout\;
\alu_main|ALT_INV_Mux12~9_combout\ <= NOT \alu_main|Mux12~9_combout\;
\alu_main|ALT_INV_Mux12~8_combout\ <= NOT \alu_main|Mux12~8_combout\;
\alu_main|ALT_INV_Mux12~7_combout\ <= NOT \alu_main|Mux12~7_combout\;
\alu_main|ALT_INV_Mux12~6_combout\ <= NOT \alu_main|Mux12~6_combout\;
\alu_main|ALT_INV_Mux12~5_combout\ <= NOT \alu_main|Mux12~5_combout\;
\alu_main|ALT_INV_Mux12~4_combout\ <= NOT \alu_main|Mux12~4_combout\;
\alu_main|ALT_INV_Mux12~3_combout\ <= NOT \alu_main|Mux12~3_combout\;
\alu_main|ALT_INV_Result~8_combout\ <= NOT \alu_main|Result~8_combout\;
\alu_main|ALT_INV_Mux11~7_combout\ <= NOT \alu_main|Mux11~7_combout\;
\alu_main|ALT_INV_Mux11~6_combout\ <= NOT \alu_main|Mux11~6_combout\;
\alu_main|ALT_INV_ShiftLeft1~26_combout\ <= NOT \alu_main|ShiftLeft1~26_combout\;
\alu_main|ALT_INV_ShiftLeft1~25_combout\ <= NOT \alu_main|ShiftLeft1~25_combout\;
\alu_main|ALT_INV_ShiftLeft0~25_combout\ <= NOT \alu_main|ShiftLeft0~25_combout\;
\alu_main|ALT_INV_ShiftLeft0~24_combout\ <= NOT \alu_main|ShiftLeft0~24_combout\;
\alu_main|ALT_INV_Mux11~5_combout\ <= NOT \alu_main|Mux11~5_combout\;
\alu_main|ALT_INV_Mux11~4_combout\ <= NOT \alu_main|Mux11~4_combout\;
\alu_main|ALT_INV_Mux11~3_combout\ <= NOT \alu_main|Mux11~3_combout\;
\alu_main|ALT_INV_Mux11~2_combout\ <= NOT \alu_main|Mux11~2_combout\;
\alu_main|ALT_INV_Mux11~1_combout\ <= NOT \alu_main|Mux11~1_combout\;
\alu_main|ALT_INV_ShiftRight1~41_combout\ <= NOT \alu_main|ShiftRight1~41_combout\;
\alu_main|ALT_INV_ShiftRight0~41_combout\ <= NOT \alu_main|ShiftRight0~41_combout\;
\alu_main|ALT_INV_Mux11~0_combout\ <= NOT \alu_main|Mux11~0_combout\;
\alu_main|ALT_INV_Result~7_combout\ <= NOT \alu_main|Result~7_combout\;
\alu_main|ALT_INV_Mux10~7_combout\ <= NOT \alu_main|Mux10~7_combout\;
\alu_main|ALT_INV_Mux10~6_combout\ <= NOT \alu_main|Mux10~6_combout\;
\alu_main|ALT_INV_ShiftLeft1~24_combout\ <= NOT \alu_main|ShiftLeft1~24_combout\;
\alu_main|ALT_INV_ShiftLeft1~23_combout\ <= NOT \alu_main|ShiftLeft1~23_combout\;
\alu_main|ALT_INV_ShiftLeft0~23_combout\ <= NOT \alu_main|ShiftLeft0~23_combout\;
\alu_main|ALT_INV_ShiftLeft0~22_combout\ <= NOT \alu_main|ShiftLeft0~22_combout\;
\alu_main|ALT_INV_Mux10~5_combout\ <= NOT \alu_main|Mux10~5_combout\;
\alu_main|ALT_INV_Mux10~4_combout\ <= NOT \alu_main|Mux10~4_combout\;
\alu_main|ALT_INV_Mux10~3_combout\ <= NOT \alu_main|Mux10~3_combout\;
\alu_main|ALT_INV_Mux10~2_combout\ <= NOT \alu_main|Mux10~2_combout\;
\alu_main|ALT_INV_Mux10~1_combout\ <= NOT \alu_main|Mux10~1_combout\;
\alu_main|ALT_INV_ShiftRight1~40_combout\ <= NOT \alu_main|ShiftRight1~40_combout\;
\alu_main|ALT_INV_ShiftRight0~40_combout\ <= NOT \alu_main|ShiftRight0~40_combout\;
\alu_main|ALT_INV_Mux10~0_combout\ <= NOT \alu_main|Mux10~0_combout\;
\alu_main|ALT_INV_Result~6_combout\ <= NOT \alu_main|Result~6_combout\;
\alu_main|ALT_INV_Mux9~7_combout\ <= NOT \alu_main|Mux9~7_combout\;
\alu_main|ALT_INV_Mux9~6_combout\ <= NOT \alu_main|Mux9~6_combout\;
\alu_main|ALT_INV_ShiftLeft1~22_combout\ <= NOT \alu_main|ShiftLeft1~22_combout\;
\alu_main|ALT_INV_ShiftLeft1~21_combout\ <= NOT \alu_main|ShiftLeft1~21_combout\;
\alu_main|ALT_INV_ShiftLeft0~21_combout\ <= NOT \alu_main|ShiftLeft0~21_combout\;
\alu_main|ALT_INV_ShiftLeft0~20_combout\ <= NOT \alu_main|ShiftLeft0~20_combout\;
\alu_main|ALT_INV_Mux9~5_combout\ <= NOT \alu_main|Mux9~5_combout\;
\alu_main|ALT_INV_Mux9~4_combout\ <= NOT \alu_main|Mux9~4_combout\;
\alu_main|ALT_INV_Mux9~3_combout\ <= NOT \alu_main|Mux9~3_combout\;
\alu_main|ALT_INV_Mux9~2_combout\ <= NOT \alu_main|Mux9~2_combout\;
\alu_main|ALT_INV_Mux9~1_combout\ <= NOT \alu_main|Mux9~1_combout\;
\alu_main|ALT_INV_ShiftRight1~39_combout\ <= NOT \alu_main|ShiftRight1~39_combout\;
\alu_main|ALT_INV_ShiftRight0~39_combout\ <= NOT \alu_main|ShiftRight0~39_combout\;
\alu_main|ALT_INV_Mux9~0_combout\ <= NOT \alu_main|Mux9~0_combout\;
\alu_main|ALT_INV_Result~5_combout\ <= NOT \alu_main|Result~5_combout\;
\alu_main|ALT_INV_Mux8~9_combout\ <= NOT \alu_main|Mux8~9_combout\;
\alu_main|ALT_INV_Mux8~8_combout\ <= NOT \alu_main|Mux8~8_combout\;
\alu_main|ALT_INV_ShiftLeft1~20_combout\ <= NOT \alu_main|ShiftLeft1~20_combout\;
\alu_main|ALT_INV_ShiftLeft1~19_combout\ <= NOT \alu_main|ShiftLeft1~19_combout\;
\alu_main|ALT_INV_ShiftLeft0~19_combout\ <= NOT \alu_main|ShiftLeft0~19_combout\;
\alu_main|ALT_INV_ShiftLeft0~18_combout\ <= NOT \alu_main|ShiftLeft0~18_combout\;
\alu_main|ALT_INV_Mux8~7_combout\ <= NOT \alu_main|Mux8~7_combout\;
\alu_main|ALT_INV_Mux8~6_combout\ <= NOT \alu_main|Mux8~6_combout\;
\alu_main|ALT_INV_Mux8~5_combout\ <= NOT \alu_main|Mux8~5_combout\;
\alu_main|ALT_INV_Mux8~4_combout\ <= NOT \alu_main|Mux8~4_combout\;
\alu_main|ALT_INV_Mux8~3_combout\ <= NOT \alu_main|Mux8~3_combout\;
\alu_main|ALT_INV_Mux8~2_combout\ <= NOT \alu_main|Mux8~2_combout\;
\alu_main|ALT_INV_ShiftRight1~38_combout\ <= NOT \alu_main|ShiftRight1~38_combout\;
\alu_main|ALT_INV_ShiftRight0~38_combout\ <= NOT \alu_main|ShiftRight0~38_combout\;
\alu_main|ALT_INV_Mux8~1_combout\ <= NOT \alu_main|Mux8~1_combout\;
\alu_main|ALT_INV_Mux8~0_combout\ <= NOT \alu_main|Mux8~0_combout\;
\alu_main|ALT_INV_Result~4_combout\ <= NOT \alu_main|Result~4_combout\;
\alu_main|ALT_INV_Mux7~6_combout\ <= NOT \alu_main|Mux7~6_combout\;
\alu_main|ALT_INV_Mux7~5_combout\ <= NOT \alu_main|Mux7~5_combout\;
\alu_main|ALT_INV_ShiftLeft0~17_combout\ <= NOT \alu_main|ShiftLeft0~17_combout\;
\alu_main|ALT_INV_ShiftLeft0~16_combout\ <= NOT \alu_main|ShiftLeft0~16_combout\;
\alu_main|ALT_INV_ShiftLeft1~18_combout\ <= NOT \alu_main|ShiftLeft1~18_combout\;
\alu_main|ALT_INV_ShiftLeft1~17_combout\ <= NOT \alu_main|ShiftLeft1~17_combout\;
\alu_main|ALT_INV_Mux7~4_combout\ <= NOT \alu_main|Mux7~4_combout\;
\alu_main|ALT_INV_Mux7~3_combout\ <= NOT \alu_main|Mux7~3_combout\;
\alu_main|ALT_INV_Mux7~2_combout\ <= NOT \alu_main|Mux7~2_combout\;
\alu_main|ALT_INV_Mux7~1_combout\ <= NOT \alu_main|Mux7~1_combout\;
\alu_main|ALT_INV_ShiftRight1~37_combout\ <= NOT \alu_main|ShiftRight1~37_combout\;
\alu_main|ALT_INV_ShiftRight0~37_combout\ <= NOT \alu_main|ShiftRight0~37_combout\;
\alu_main|ALT_INV_Mux7~0_combout\ <= NOT \alu_main|Mux7~0_combout\;
\alu_main|ALT_INV_Result~3_combout\ <= NOT \alu_main|Result~3_combout\;
\alu_main|ALT_INV_Mux6~6_combout\ <= NOT \alu_main|Mux6~6_combout\;
\alu_main|ALT_INV_Mux6~5_combout\ <= NOT \alu_main|Mux6~5_combout\;
\alu_main|ALT_INV_ShiftLeft0~15_combout\ <= NOT \alu_main|ShiftLeft0~15_combout\;
\alu_main|ALT_INV_ShiftLeft0~14_combout\ <= NOT \alu_main|ShiftLeft0~14_combout\;
\alu_main|ALT_INV_ShiftLeft0~13_combout\ <= NOT \alu_main|ShiftLeft0~13_combout\;
\alu_main|ALT_INV_ShiftLeft1~16_combout\ <= NOT \alu_main|ShiftLeft1~16_combout\;
\alu_main|ALT_INV_ShiftLeft1~15_combout\ <= NOT \alu_main|ShiftLeft1~15_combout\;
\alu_main|ALT_INV_Mux6~4_combout\ <= NOT \alu_main|Mux6~4_combout\;
\alu_main|ALT_INV_Mux6~3_combout\ <= NOT \alu_main|Mux6~3_combout\;
\alu_main|ALT_INV_Mux6~2_combout\ <= NOT \alu_main|Mux6~2_combout\;
\alu_main|ALT_INV_Mux6~1_combout\ <= NOT \alu_main|Mux6~1_combout\;
\alu_main|ALT_INV_ShiftRight1~36_combout\ <= NOT \alu_main|ShiftRight1~36_combout\;
\alu_main|ALT_INV_ShiftRight0~36_combout\ <= NOT \alu_main|ShiftRight0~36_combout\;
\alu_main|ALT_INV_Mux6~0_combout\ <= NOT \alu_main|Mux6~0_combout\;
\alu_main|ALT_INV_Result~2_combout\ <= NOT \alu_main|Result~2_combout\;
\alu_main|ALT_INV_Mux5~6_combout\ <= NOT \alu_main|Mux5~6_combout\;
\alu_main|ALT_INV_Mux5~5_combout\ <= NOT \alu_main|Mux5~5_combout\;
\alu_main|ALT_INV_ShiftLeft0~12_combout\ <= NOT \alu_main|ShiftLeft0~12_combout\;
\alu_main|ALT_INV_ShiftLeft0~11_combout\ <= NOT \alu_main|ShiftLeft0~11_combout\;
\alu_main|ALT_INV_ShiftLeft1~14_combout\ <= NOT \alu_main|ShiftLeft1~14_combout\;
\alu_main|ALT_INV_ShiftLeft1~13_combout\ <= NOT \alu_main|ShiftLeft1~13_combout\;
\alu_main|ALT_INV_Mux5~4_combout\ <= NOT \alu_main|Mux5~4_combout\;
\alu_main|ALT_INV_Mux5~3_combout\ <= NOT \alu_main|Mux5~3_combout\;
\alu_main|ALT_INV_Mux5~2_combout\ <= NOT \alu_main|Mux5~2_combout\;
\alu_main|ALT_INV_Mux5~1_combout\ <= NOT \alu_main|Mux5~1_combout\;
\alu_main|ALT_INV_ShiftRight1~35_combout\ <= NOT \alu_main|ShiftRight1~35_combout\;
\alu_main|ALT_INV_ShiftRight0~35_combout\ <= NOT \alu_main|ShiftRight0~35_combout\;
\alu_main|ALT_INV_Mux5~0_combout\ <= NOT \alu_main|Mux5~0_combout\;
\alu_main|ALT_INV_Result~1_combout\ <= NOT \alu_main|Result~1_combout\;
\alu_main|ALT_INV_Mux4~6_combout\ <= NOT \alu_main|Mux4~6_combout\;
\alu_main|ALT_INV_Mux28~0_combout\ <= NOT \alu_main|Mux28~0_combout\;
\alu_main|ALT_INV_Mux12~2_combout\ <= NOT \alu_main|Mux12~2_combout\;
\alu_main|ALT_INV_Mux4~5_combout\ <= NOT \alu_main|Mux4~5_combout\;
\alu_main|ALT_INV_ShiftLeft0~10_combout\ <= NOT \alu_main|ShiftLeft0~10_combout\;
\alu_main|ALT_INV_ShiftLeft0~9_combout\ <= NOT \alu_main|ShiftLeft0~9_combout\;
\alu_main|ALT_INV_ShiftLeft1~12_combout\ <= NOT \alu_main|ShiftLeft1~12_combout\;
\alu_main|ALT_INV_ShiftLeft1~11_combout\ <= NOT \alu_main|ShiftLeft1~11_combout\;
\alu_main|ALT_INV_Mux4~4_combout\ <= NOT \alu_main|Mux4~4_combout\;
\alu_main|ALT_INV_Mux4~3_combout\ <= NOT \alu_main|Mux4~3_combout\;
\alu_main|ALT_INV_Mux4~2_combout\ <= NOT \alu_main|Mux4~2_combout\;
\alu_main|ALT_INV_Mux12~1_combout\ <= NOT \alu_main|Mux12~1_combout\;
\alu_main|ALT_INV_Mux12~0_combout\ <= NOT \alu_main|Mux12~0_combout\;
\alu_main|ALT_INV_Mux4~1_combout\ <= NOT \alu_main|Mux4~1_combout\;
\alu_main|ALT_INV_ShiftRight1~34_combout\ <= NOT \alu_main|ShiftRight1~34_combout\;
\alu_main|ALT_INV_ShiftRight0~34_combout\ <= NOT \alu_main|ShiftRight0~34_combout\;
\alu_main|ALT_INV_Mux4~0_combout\ <= NOT \alu_main|Mux4~0_combout\;
\alu_main|ALT_INV_Result~0_combout\ <= NOT \alu_main|Result~0_combout\;
\alu_main|ALT_INV_Mux3~5_combout\ <= NOT \alu_main|Mux3~5_combout\;
\alu_main|ALT_INV_Mux3~4_combout\ <= NOT \alu_main|Mux3~4_combout\;
\alu_main|ALT_INV_Mux3~3_combout\ <= NOT \alu_main|Mux3~3_combout\;
\alu_main|ALT_INV_ShiftRight1~33_combout\ <= NOT \alu_main|ShiftRight1~33_combout\;
\alu_main|ALT_INV_ShiftRight1~32_combout\ <= NOT \alu_main|ShiftRight1~32_combout\;
\alu_main|ALT_INV_ShiftRight1~31_combout\ <= NOT \alu_main|ShiftRight1~31_combout\;
\alu_main|ALT_INV_ShiftRight1~30_combout\ <= NOT \alu_main|ShiftRight1~30_combout\;
\alu_main|ALT_INV_ShiftRight1~29_combout\ <= NOT \alu_main|ShiftRight1~29_combout\;
\alu_main|ALT_INV_ShiftRight1~28_combout\ <= NOT \alu_main|ShiftRight1~28_combout\;
\alu_main|ALT_INV_ShiftRight1~27_combout\ <= NOT \alu_main|ShiftRight1~27_combout\;
\alu_main|ALT_INV_ShiftRight1~26_combout\ <= NOT \alu_main|ShiftRight1~26_combout\;
\alu_main|ALT_INV_Mux3~2_combout\ <= NOT \alu_main|Mux3~2_combout\;
\alu_main|ALT_INV_ShiftRight0~33_combout\ <= NOT \alu_main|ShiftRight0~33_combout\;
\alu_main|ALT_INV_ShiftRight0~32_combout\ <= NOT \alu_main|ShiftRight0~32_combout\;
\alu_main|ALT_INV_ShiftRight0~31_combout\ <= NOT \alu_main|ShiftRight0~31_combout\;
\alu_main|ALT_INV_ShiftRight0~30_combout\ <= NOT \alu_main|ShiftRight0~30_combout\;
\alu_main|ALT_INV_ShiftRight0~29_combout\ <= NOT \alu_main|ShiftRight0~29_combout\;
\alu_main|ALT_INV_ShiftRight0~28_combout\ <= NOT \alu_main|ShiftRight0~28_combout\;
\alu_main|ALT_INV_ShiftRight0~27_combout\ <= NOT \alu_main|ShiftRight0~27_combout\;
\alu_main|ALT_INV_ShiftRight0~26_combout\ <= NOT \alu_main|ShiftRight0~26_combout\;
\alu_main|ALT_INV_Mux3~1_combout\ <= NOT \alu_main|Mux3~1_combout\;
\alu_main|ALT_INV_Mux3~0_combout\ <= NOT \alu_main|Mux3~0_combout\;
\alu_main|ALT_INV_ShiftLeft1~10_combout\ <= NOT \alu_main|ShiftLeft1~10_combout\;
\alu_main|ALT_INV_ShiftLeft0~8_combout\ <= NOT \alu_main|ShiftLeft0~8_combout\;
\alu_main|ALT_INV_ShiftLeft0~7_combout\ <= NOT \alu_main|ShiftLeft0~7_combout\;
\alu_main|ALT_INV_Mux2~8_combout\ <= NOT \alu_main|Mux2~8_combout\;
\alu_main|ALT_INV_Mux2~7_combout\ <= NOT \alu_main|Mux2~7_combout\;
\alu_main|ALT_INV_Mux2~6_combout\ <= NOT \alu_main|Mux2~6_combout\;
\alu_main|ALT_INV_ShiftRight1~25_combout\ <= NOT \alu_main|ShiftRight1~25_combout\;
\alu_main|ALT_INV_ShiftRight1~24_combout\ <= NOT \alu_main|ShiftRight1~24_combout\;
\alu_main|ALT_INV_ShiftRight1~23_combout\ <= NOT \alu_main|ShiftRight1~23_combout\;
\alu_main|ALT_INV_ShiftRight1~22_combout\ <= NOT \alu_main|ShiftRight1~22_combout\;
\alu_main|ALT_INV_ShiftRight1~21_combout\ <= NOT \alu_main|ShiftRight1~21_combout\;
\alu_main|ALT_INV_ShiftRight1~20_combout\ <= NOT \alu_main|ShiftRight1~20_combout\;
\alu_main|ALT_INV_ShiftRight1~19_combout\ <= NOT \alu_main|ShiftRight1~19_combout\;
\alu_main|ALT_INV_ShiftRight1~18_combout\ <= NOT \alu_main|ShiftRight1~18_combout\;
\alu_main|ALT_INV_Mux2~5_combout\ <= NOT \alu_main|Mux2~5_combout\;
\alu_main|ALT_INV_ShiftRight0~25_combout\ <= NOT \alu_main|ShiftRight0~25_combout\;
\alu_main|ALT_INV_ShiftRight0~24_combout\ <= NOT \alu_main|ShiftRight0~24_combout\;
\alu_main|ALT_INV_ShiftRight0~23_combout\ <= NOT \alu_main|ShiftRight0~23_combout\;
\alu_main|ALT_INV_ShiftRight0~22_combout\ <= NOT \alu_main|ShiftRight0~22_combout\;
\alu_main|ALT_INV_ShiftRight0~21_combout\ <= NOT \alu_main|ShiftRight0~21_combout\;
\alu_main|ALT_INV_ShiftRight0~20_combout\ <= NOT \alu_main|ShiftRight0~20_combout\;
\alu_main|ALT_INV_ShiftRight0~19_combout\ <= NOT \alu_main|ShiftRight0~19_combout\;
\alu_main|ALT_INV_ShiftRight0~18_combout\ <= NOT \alu_main|ShiftRight0~18_combout\;
\alu_main|ALT_INV_Mux2~4_combout\ <= NOT \alu_main|Mux2~4_combout\;
\alu_main|ALT_INV_Mux2~3_combout\ <= NOT \alu_main|Mux2~3_combout\;
\alu_main|ALT_INV_Mux2~2_combout\ <= NOT \alu_main|Mux2~2_combout\;
\alu_main|ALT_INV_ShiftLeft1~9_combout\ <= NOT \alu_main|ShiftLeft1~9_combout\;
\alu_main|ALT_INV_Mux2~1_combout\ <= NOT \alu_main|Mux2~1_combout\;
\alu_main|ALT_INV_Mux2~0_combout\ <= NOT \alu_main|Mux2~0_combout\;
\alu_main|ALT_INV_ShiftLeft0~6_combout\ <= NOT \alu_main|ShiftLeft0~6_combout\;
\alu_main|ALT_INV_Mux1~20_combout\ <= NOT \alu_main|Mux1~20_combout\;
\alu_main|ALT_INV_Mux1~19_combout\ <= NOT \alu_main|Mux1~19_combout\;
\alu_main|ALT_INV_Mux1~18_combout\ <= NOT \alu_main|Mux1~18_combout\;
\alu_main|ALT_INV_Mux1~17_combout\ <= NOT \alu_main|Mux1~17_combout\;
\alu_main|ALT_INV_Mux1~16_combout\ <= NOT \alu_main|Mux1~16_combout\;
\alu_main|ALT_INV_Mux1~15_combout\ <= NOT \alu_main|Mux1~15_combout\;
\alu_main|ALT_INV_ShiftRight1~17_combout\ <= NOT \alu_main|ShiftRight1~17_combout\;
\alu_main|ALT_INV_ShiftRight1~16_combout\ <= NOT \alu_main|ShiftRight1~16_combout\;
\alu_main|ALT_INV_ShiftRight1~15_combout\ <= NOT \alu_main|ShiftRight1~15_combout\;
\alu_main|ALT_INV_ShiftRight1~14_combout\ <= NOT \alu_main|ShiftRight1~14_combout\;
\alu_main|ALT_INV_ShiftRight1~13_combout\ <= NOT \alu_main|ShiftRight1~13_combout\;
\alu_main|ALT_INV_ShiftRight1~12_combout\ <= NOT \alu_main|ShiftRight1~12_combout\;
\alu_main|ALT_INV_ShiftRight1~11_combout\ <= NOT \alu_main|ShiftRight1~11_combout\;
\alu_main|ALT_INV_ShiftRight1~10_combout\ <= NOT \alu_main|ShiftRight1~10_combout\;
\alu_main|ALT_INV_Mux1~14_combout\ <= NOT \alu_main|Mux1~14_combout\;
\alu_main|ALT_INV_Mux1~13_combout\ <= NOT \alu_main|Mux1~13_combout\;
\alu_main|ALT_INV_Mux1~12_combout\ <= NOT \alu_main|Mux1~12_combout\;
\alu_main|ALT_INV_ShiftRight0~17_combout\ <= NOT \alu_main|ShiftRight0~17_combout\;
\alu_main|ALT_INV_ShiftRight0~16_combout\ <= NOT \alu_main|ShiftRight0~16_combout\;
\alu_main|ALT_INV_ShiftRight0~15_combout\ <= NOT \alu_main|ShiftRight0~15_combout\;
\alu_main|ALT_INV_ShiftRight0~14_combout\ <= NOT \alu_main|ShiftRight0~14_combout\;
\alu_main|ALT_INV_ShiftRight0~13_combout\ <= NOT \alu_main|ShiftRight0~13_combout\;
\alu_main|ALT_INV_ShiftRight0~12_combout\ <= NOT \alu_main|ShiftRight0~12_combout\;
\alu_main|ALT_INV_ShiftRight0~11_combout\ <= NOT \alu_main|ShiftRight0~11_combout\;
\alu_main|ALT_INV_ShiftRight0~10_combout\ <= NOT \alu_main|ShiftRight0~10_combout\;
\alu_main|ALT_INV_Mux1~11_combout\ <= NOT \alu_main|Mux1~11_combout\;
\alu_main|ALT_INV_Mux1~10_combout\ <= NOT \alu_main|Mux1~10_combout\;
\alu_main|ALT_INV_Mux1~9_combout\ <= NOT \alu_main|Mux1~9_combout\;
\alu_main|ALT_INV_Mux1~8_combout\ <= NOT \alu_main|Mux1~8_combout\;
\alu_main|ALT_INV_Mux1~7_combout\ <= NOT \alu_main|Mux1~7_combout\;
\alu_main|ALT_INV_Mux1~6_combout\ <= NOT \alu_main|Mux1~6_combout\;
\alu_main|ALT_INV_Mux1~5_combout\ <= NOT \alu_main|Mux1~5_combout\;
\alu_main|ALT_INV_Mux1~4_combout\ <= NOT \alu_main|Mux1~4_combout\;
\alu_main|ALT_INV_Mux1~3_combout\ <= NOT \alu_main|Mux1~3_combout\;
\alu_main|ALT_INV_Mux1~2_combout\ <= NOT \alu_main|Mux1~2_combout\;
\alu_main|ALT_INV_ShiftLeft1~8_combout\ <= NOT \alu_main|ShiftLeft1~8_combout\;
\alu_main|ALT_INV_Mux1~1_combout\ <= NOT \alu_main|Mux1~1_combout\;
\alu_main|ALT_INV_Mux1~0_combout\ <= NOT \alu_main|Mux1~0_combout\;
\alu_main|ALT_INV_ShiftLeft0~5_combout\ <= NOT \alu_main|ShiftLeft0~5_combout\;
\alu_main|ALT_INV_ShiftLeft0~4_combout\ <= NOT \alu_main|ShiftLeft0~4_combout\;
\alu_main|ALT_INV_Mux32~0_combout\ <= NOT \alu_main|Mux32~0_combout\;
\alu_main|ALT_INV_Mux0~6_combout\ <= NOT \alu_main|Mux0~6_combout\;
ALT_INV_salucontrol_IDEX(2) <= NOT salucontrol_IDEX(2);
\alu_main|ALT_INV_Mux0~5_combout\ <= NOT \alu_main|Mux0~5_combout\;
\alu_main|ALT_INV_Mux0~4_combout\ <= NOT \alu_main|Mux0~4_combout\;
\alu_main|ALT_INV_LessThan0~40_combout\ <= NOT \alu_main|LessThan0~40_combout\;
\alu_main|ALT_INV_LessThan0~39_combout\ <= NOT \alu_main|LessThan0~39_combout\;
\alu_main|ALT_INV_LessThan0~38_combout\ <= NOT \alu_main|LessThan0~38_combout\;
\alu_main|ALT_INV_LessThan0~37_combout\ <= NOT \alu_main|LessThan0~37_combout\;
\alu_main|ALT_INV_LessThan0~36_combout\ <= NOT \alu_main|LessThan0~36_combout\;
\alu_main|ALT_INV_LessThan0~35_combout\ <= NOT \alu_main|LessThan0~35_combout\;
\alu_main|ALT_INV_LessThan0~34_combout\ <= NOT \alu_main|LessThan0~34_combout\;
\alu_main|ALT_INV_LessThan0~33_combout\ <= NOT \alu_main|LessThan0~33_combout\;
\alu_main|ALT_INV_LessThan0~32_combout\ <= NOT \alu_main|LessThan0~32_combout\;
\alu_main|ALT_INV_LessThan0~31_combout\ <= NOT \alu_main|LessThan0~31_combout\;
\alu_main|ALT_INV_LessThan0~30_combout\ <= NOT \alu_main|LessThan0~30_combout\;
\alu_main|ALT_INV_LessThan0~29_combout\ <= NOT \alu_main|LessThan0~29_combout\;
\alu_main|ALT_INV_LessThan0~28_combout\ <= NOT \alu_main|LessThan0~28_combout\;
\alu_main|ALT_INV_LessThan0~27_combout\ <= NOT \alu_main|LessThan0~27_combout\;
\alu_main|ALT_INV_LessThan0~26_combout\ <= NOT \alu_main|LessThan0~26_combout\;
\alu_main|ALT_INV_LessThan0~25_combout\ <= NOT \alu_main|LessThan0~25_combout\;
\alu_main|ALT_INV_LessThan0~24_combout\ <= NOT \alu_main|LessThan0~24_combout\;
\alu_main|ALT_INV_LessThan0~23_combout\ <= NOT \alu_main|LessThan0~23_combout\;
\alu_main|ALT_INV_LessThan0~22_combout\ <= NOT \alu_main|LessThan0~22_combout\;
\alu_main|ALT_INV_LessThan0~21_combout\ <= NOT \alu_main|LessThan0~21_combout\;
\alu_main|ALT_INV_LessThan0~20_combout\ <= NOT \alu_main|LessThan0~20_combout\;
\alu_main|ALT_INV_LessThan0~19_combout\ <= NOT \alu_main|LessThan0~19_combout\;
\alu_main|ALT_INV_LessThan0~18_combout\ <= NOT \alu_main|LessThan0~18_combout\;
\alu_main|ALT_INV_LessThan0~17_combout\ <= NOT \alu_main|LessThan0~17_combout\;
\alu_main|ALT_INV_LessThan0~16_combout\ <= NOT \alu_main|LessThan0~16_combout\;
\alu_main|ALT_INV_LessThan0~15_combout\ <= NOT \alu_main|LessThan0~15_combout\;
\alu_main|ALT_INV_LessThan0~14_combout\ <= NOT \alu_main|LessThan0~14_combout\;
\alu_main|ALT_INV_LessThan0~13_combout\ <= NOT \alu_main|LessThan0~13_combout\;
\alu_main|ALT_INV_LessThan0~12_combout\ <= NOT \alu_main|LessThan0~12_combout\;
\alu_main|ALT_INV_LessThan0~11_combout\ <= NOT \alu_main|LessThan0~11_combout\;
\alu_main|ALT_INV_LessThan0~10_combout\ <= NOT \alu_main|LessThan0~10_combout\;
\alu_main|ALT_INV_LessThan0~9_combout\ <= NOT \alu_main|LessThan0~9_combout\;
\alu_main|ALT_INV_LessThan0~8_combout\ <= NOT \alu_main|LessThan0~8_combout\;
\alu_main|ALT_INV_LessThan0~7_combout\ <= NOT \alu_main|LessThan0~7_combout\;
\alu_main|ALT_INV_LessThan0~6_combout\ <= NOT \alu_main|LessThan0~6_combout\;
\alu_main|ALT_INV_LessThan0~5_combout\ <= NOT \alu_main|LessThan0~5_combout\;
\alu_main|ALT_INV_LessThan0~4_combout\ <= NOT \alu_main|LessThan0~4_combout\;
\alu_main|ALT_INV_LessThan0~3_combout\ <= NOT \alu_main|LessThan0~3_combout\;
\alu_main|ALT_INV_LessThan0~2_combout\ <= NOT \alu_main|LessThan0~2_combout\;
\alu_main|ALT_INV_LessThan0~1_combout\ <= NOT \alu_main|LessThan0~1_combout\;
\alu_main|ALT_INV_LessThan0~0_combout\ <= NOT \alu_main|LessThan0~0_combout\;
\alu_main|ALT_INV_Mux0~3_combout\ <= NOT \alu_main|Mux0~3_combout\;
\forward|ALT_INV_Mux0~1_combout\ <= NOT \forward|Mux0~1_combout\;
\forward|ALT_INV_Mux0~0_combout\ <= NOT \forward|Mux0~0_combout\;
\alu_main|ALT_INV_Mux0~2_combout\ <= NOT \alu_main|Mux0~2_combout\;
\alu_main|ALT_INV_Mux0~1_combout\ <= NOT \alu_main|Mux0~1_combout\;
\alu_main|ALT_INV_Mux0~0_combout\ <= NOT \alu_main|Mux0~0_combout\;
\alu_main|ALT_INV_ShiftRight0~9_combout\ <= NOT \alu_main|ShiftRight0~9_combout\;
\alu_main|ALT_INV_ShiftRight0~8_combout\ <= NOT \alu_main|ShiftRight0~8_combout\;
\alu_main|ALT_INV_ShiftRight0~7_combout\ <= NOT \alu_main|ShiftRight0~7_combout\;
\alu_main|ALT_INV_ShiftRight0~6_combout\ <= NOT \alu_main|ShiftRight0~6_combout\;
\alu_main|ALT_INV_ShiftRight0~5_combout\ <= NOT \alu_main|ShiftRight0~5_combout\;
\alu_main|ALT_INV_ShiftRight0~4_combout\ <= NOT \alu_main|ShiftRight0~4_combout\;
\alu_main|ALT_INV_ShiftRight0~3_combout\ <= NOT \alu_main|ShiftRight0~3_combout\;
\alu_main|ALT_INV_ShiftRight0~2_combout\ <= NOT \alu_main|ShiftRight0~2_combout\;
\alu_main|ALT_INV_ShiftRight0~1_combout\ <= NOT \alu_main|ShiftRight0~1_combout\;
\alu_main|ALT_INV_ShiftRight0~0_combout\ <= NOT \alu_main|ShiftRight0~0_combout\;
\alu_main|ALT_INV_ShiftRight1~9_combout\ <= NOT \alu_main|ShiftRight1~9_combout\;
\alu_main|ALT_INV_ShiftRight1~8_combout\ <= NOT \alu_main|ShiftRight1~8_combout\;
\alu_main|ALT_INV_ShiftRight1~7_combout\ <= NOT \alu_main|ShiftRight1~7_combout\;
\alu_main|ALT_INV_ShiftRight1~6_combout\ <= NOT \alu_main|ShiftRight1~6_combout\;
\alu_main|ALT_INV_ShiftRight1~5_combout\ <= NOT \alu_main|ShiftRight1~5_combout\;
\alu_main|ALT_INV_ShiftRight1~4_combout\ <= NOT \alu_main|ShiftRight1~4_combout\;
\alu_main|ALT_INV_ShiftRight1~3_combout\ <= NOT \alu_main|ShiftRight1~3_combout\;
\alu_main|ALT_INV_ShiftRight1~2_combout\ <= NOT \alu_main|ShiftRight1~2_combout\;
\alu_main|ALT_INV_ShiftRight1~1_combout\ <= NOT \alu_main|ShiftRight1~1_combout\;
\alu_main|ALT_INV_ShiftRight1~0_combout\ <= NOT \alu_main|ShiftRight1~0_combout\;
ALT_INV_salucontrol_IDEX(1) <= NOT salucontrol_IDEX(1);
\alu_main|ALT_INV_ShiftLeft1~7_combout\ <= NOT \alu_main|ShiftLeft1~7_combout\;
\alu_main|ALT_INV_ShiftLeft1~6_combout\ <= NOT \alu_main|ShiftLeft1~6_combout\;
\alu_main|ALT_INV_ShiftLeft1~5_combout\ <= NOT \alu_main|ShiftLeft1~5_combout\;
\forward|ALT_INV_Mux9~0_combout\ <= NOT \forward|Mux9~0_combout\;
\forward|ALT_INV_Mux10~0_combout\ <= NOT \forward|Mux10~0_combout\;
\forward|ALT_INV_Mux11~0_combout\ <= NOT \forward|Mux11~0_combout\;
\forward|ALT_INV_Mux12~0_combout\ <= NOT \forward|Mux12~0_combout\;
\forward|ALT_INV_Mux13~0_combout\ <= NOT \forward|Mux13~0_combout\;
\forward|ALT_INV_Mux14~0_combout\ <= NOT \forward|Mux14~0_combout\;
\alu_main|ALT_INV_ShiftLeft1~4_combout\ <= NOT \alu_main|ShiftLeft1~4_combout\;
\forward|ALT_INV_Mux3~1_combout\ <= NOT \forward|Mux3~1_combout\;
\forward|ALT_INV_Mux4~0_combout\ <= NOT \forward|Mux4~0_combout\;
\forward|ALT_INV_Mux5~0_combout\ <= NOT \forward|Mux5~0_combout\;
\forward|ALT_INV_Mux6~0_combout\ <= NOT \forward|Mux6~0_combout\;
\forward|ALT_INV_Mux7~0_combout\ <= NOT \forward|Mux7~0_combout\;
\forward|ALT_INV_Mux8~0_combout\ <= NOT \forward|Mux8~0_combout\;
\alu_main|ALT_INV_ShiftLeft1~3_combout\ <= NOT \alu_main|ShiftLeft1~3_combout\;
\forward|ALT_INV_Mux23~0_combout\ <= NOT \forward|Mux23~0_combout\;
\forward|ALT_INV_Mux24~0_combout\ <= NOT \forward|Mux24~0_combout\;
\forward|ALT_INV_Mux25~0_combout\ <= NOT \forward|Mux25~0_combout\;
\forward|ALT_INV_Mux26~0_combout\ <= NOT \forward|Mux26~0_combout\;
\forward|ALT_INV_Mux1~0_combout\ <= NOT \forward|Mux1~0_combout\;
\forward|ALT_INV_Mux2~0_combout\ <= NOT \forward|Mux2~0_combout\;
\alu_main|ALT_INV_Add0~9_sumout\ <= NOT \alu_main|Add0~9_sumout\;
\alu_main|ALT_INV_Add0~5_sumout\ <= NOT \alu_main|Add0~5_sumout\;
ALT_INV_salucontrol_IDEX(0) <= NOT salucontrol_IDEX(0);
ALT_INV_salucontrol_IDEX(3) <= NOT salucontrol_IDEX(3);
\alu_main|ALT_INV_Add0~1_sumout\ <= NOT \alu_main|Add0~1_sumout\;
ALT_INV_sinstruction_IDEX(30) <= NOT sinstruction_IDEX(30);
ALT_INV_spc_IDEX(27) <= NOT spc_IDEX(27);
ALT_INV_spc_IDEX(26) <= NOT spc_IDEX(26);
ALT_INV_spc_IDEX(25) <= NOT spc_IDEX(25);
ALT_INV_spc_IDEX(24) <= NOT spc_IDEX(24);
ALT_INV_spc_IDEX(22) <= NOT spc_IDEX(22);
ALT_INV_spc_IDEX(21) <= NOT spc_IDEX(21);
ALT_INV_spc_IDEX(20) <= NOT spc_IDEX(20);
ALT_INV_spc_IDEX(19) <= NOT spc_IDEX(19);
ALT_INV_spc_IDEX(18) <= NOT spc_IDEX(18);
ALT_INV_spc_IDEX(15) <= NOT spc_IDEX(15);
ALT_INV_spc_IDEX(14) <= NOT spc_IDEX(14);
ALT_INV_spc_IDEX(13) <= NOT spc_IDEX(13);
ALT_INV_spc_IDEX(12) <= NOT spc_IDEX(12);
ALT_INV_spc_IDEX(11) <= NOT spc_IDEX(11);
ALT_INV_spc_IDEX(10) <= NOT spc_IDEX(10);
ALT_INV_spc_IDEX(9) <= NOT spc_IDEX(9);
ALT_INV_spc_IDEX(8) <= NOT spc_IDEX(8);
ALT_INV_spc_IDEX(7) <= NOT spc_IDEX(7);
ALT_INV_spc_IDEX(6) <= NOT spc_IDEX(6);
ALT_INV_spc_IDEX(5) <= NOT spc_IDEX(5);
ALT_INV_spc_IDEX(4) <= NOT spc_IDEX(4);
ALT_INV_spc_IDEX(3) <= NOT spc_IDEX(3);
ALT_INV_spc_IDEX(2) <= NOT spc_IDEX(2);
ALT_INV_sjumpaddress_IDEX(31) <= NOT sjumpaddress_IDEX(31);
ALT_INV_sreaddata1_IDEX(31) <= NOT sreaddata1_IDEX(31);
ALT_INV_sreaddata1_IDEX(29) <= NOT sreaddata1_IDEX(29);
ALT_INV_sreaddata1_IDEX(28) <= NOT sreaddata1_IDEX(28);
ALT_INV_sreaddata1_IDEX(27) <= NOT sreaddata1_IDEX(27);
ALT_INV_sreaddata1_IDEX(26) <= NOT sreaddata1_IDEX(26);
ALT_INV_sreaddata1_IDEX(25) <= NOT sreaddata1_IDEX(25);
ALT_INV_sreaddata1_IDEX(24) <= NOT sreaddata1_IDEX(24);
ALT_INV_sreaddata1_IDEX(23) <= NOT sreaddata1_IDEX(23);
ALT_INV_sreaddata1_IDEX(22) <= NOT sreaddata1_IDEX(22);
ALT_INV_sreaddata1_IDEX(21) <= NOT sreaddata1_IDEX(21);
ALT_INV_sreaddata1_IDEX(20) <= NOT sreaddata1_IDEX(20);
ALT_INV_sreaddata1_IDEX(19) <= NOT sreaddata1_IDEX(19);
ALT_INV_sreaddata1_IDEX(18) <= NOT sreaddata1_IDEX(18);
ALT_INV_sreaddata1_IDEX(17) <= NOT sreaddata1_IDEX(17);
ALT_INV_spc_EXMEM(31) <= NOT spc_EXMEM(31);
ALT_INV_spc_EXMEM(25) <= NOT spc_EXMEM(25);
ALT_INV_spc_EXMEM(24) <= NOT spc_EXMEM(24);
ALT_INV_spc_EXMEM(22) <= NOT spc_EXMEM(22);
ALT_INV_spc_EXMEM(19) <= NOT spc_EXMEM(19);
ALT_INV_spc_EXMEM(1) <= NOT spc_EXMEM(1);
\ALT_INV_sjal_EXMEM~q\ <= NOT \sjal_EXMEM~q\;
ALT_INV_sjumpaddress_EXMEM(31) <= NOT sjumpaddress_EXMEM(31);
ALT_INV_sreaddata1_EXMEM(31) <= NOT sreaddata1_EXMEM(31);
\ALT_INV_Add0~117_sumout\ <= NOT \Add0~117_sumout\;
ALT_INV_sjumpaddress_EXMEM(30) <= NOT sjumpaddress_EXMEM(30);
ALT_INV_sreaddata1_EXMEM(30) <= NOT sreaddata1_EXMEM(30);
\ALT_INV_Add0~113_sumout\ <= NOT \Add0~113_sumout\;
ALT_INV_sjumpaddress_EXMEM(29) <= NOT sjumpaddress_EXMEM(29);
ALT_INV_sreaddata1_EXMEM(29) <= NOT sreaddata1_EXMEM(29);
\ALT_INV_Add0~109_sumout\ <= NOT \Add0~109_sumout\;
ALT_INV_sjumpaddress_EXMEM(28) <= NOT sjumpaddress_EXMEM(28);
ALT_INV_sreaddata1_EXMEM(28) <= NOT sreaddata1_EXMEM(28);
\ALT_INV_Add0~105_sumout\ <= NOT \Add0~105_sumout\;
ALT_INV_sinstruction_EXMEM(25) <= NOT sinstruction_EXMEM(25);
ALT_INV_sreaddata1_EXMEM(27) <= NOT sreaddata1_EXMEM(27);
\ALT_INV_Add0~101_sumout\ <= NOT \Add0~101_sumout\;
ALT_INV_sinstruction_EXMEM(24) <= NOT sinstruction_EXMEM(24);
ALT_INV_sreaddata1_EXMEM(26) <= NOT sreaddata1_EXMEM(26);
\ALT_INV_Add0~97_sumout\ <= NOT \Add0~97_sumout\;
ALT_INV_sinstruction_EXMEM(23) <= NOT sinstruction_EXMEM(23);
ALT_INV_sreaddata1_EXMEM(25) <= NOT sreaddata1_EXMEM(25);
\ALT_INV_Add0~93_sumout\ <= NOT \Add0~93_sumout\;
ALT_INV_sinstruction_EXMEM(22) <= NOT sinstruction_EXMEM(22);
ALT_INV_sreaddata1_EXMEM(24) <= NOT sreaddata1_EXMEM(24);
\ALT_INV_Add0~89_sumout\ <= NOT \Add0~89_sumout\;
ALT_INV_sinstruction_EXMEM(21) <= NOT sinstruction_EXMEM(21);
ALT_INV_sreaddata1_EXMEM(23) <= NOT sreaddata1_EXMEM(23);
\ALT_INV_Add0~85_sumout\ <= NOT \Add0~85_sumout\;
ALT_INV_sinstruction_EXMEM(20) <= NOT sinstruction_EXMEM(20);
ALT_INV_sreaddata1_EXMEM(22) <= NOT sreaddata1_EXMEM(22);
\ALT_INV_Add0~81_sumout\ <= NOT \Add0~81_sumout\;
ALT_INV_sinstruction_EXMEM(19) <= NOT sinstruction_EXMEM(19);
ALT_INV_sreaddata1_EXMEM(21) <= NOT sreaddata1_EXMEM(21);
\ALT_INV_Add0~77_sumout\ <= NOT \Add0~77_sumout\;
ALT_INV_sinstruction_EXMEM(18) <= NOT sinstruction_EXMEM(18);
ALT_INV_sreaddata1_EXMEM(20) <= NOT sreaddata1_EXMEM(20);
\ALT_INV_Add0~73_sumout\ <= NOT \Add0~73_sumout\;
ALT_INV_sinstruction_EXMEM(17) <= NOT sinstruction_EXMEM(17);
ALT_INV_sreaddata1_EXMEM(19) <= NOT sreaddata1_EXMEM(19);
\ALT_INV_Add0~69_sumout\ <= NOT \Add0~69_sumout\;
ALT_INV_sinstruction_EXMEM(16) <= NOT sinstruction_EXMEM(16);
ALT_INV_sreaddata1_EXMEM(18) <= NOT sreaddata1_EXMEM(18);
\ALT_INV_Add0~65_sumout\ <= NOT \Add0~65_sumout\;
ALT_INV_sinstruction_EXMEM(15) <= NOT sinstruction_EXMEM(15);
ALT_INV_sreaddata1_EXMEM(17) <= NOT sreaddata1_EXMEM(17);
\ALT_INV_Add0~61_sumout\ <= NOT \Add0~61_sumout\;
ALT_INV_sinstruction_EXMEM(14) <= NOT sinstruction_EXMEM(14);
ALT_INV_sreaddata1_EXMEM(16) <= NOT sreaddata1_EXMEM(16);
\ALT_INV_Add0~57_sumout\ <= NOT \Add0~57_sumout\;
ALT_INV_sinstruction_EXMEM(13) <= NOT sinstruction_EXMEM(13);
ALT_INV_sreaddata1_EXMEM(15) <= NOT sreaddata1_EXMEM(15);
\ALT_INV_Add0~53_sumout\ <= NOT \Add0~53_sumout\;
ALT_INV_sinstruction_EXMEM(12) <= NOT sinstruction_EXMEM(12);
ALT_INV_sreaddata1_EXMEM(14) <= NOT sreaddata1_EXMEM(14);
\ALT_INV_Add0~49_sumout\ <= NOT \Add0~49_sumout\;
ALT_INV_sinstruction_EXMEM(11) <= NOT sinstruction_EXMEM(11);
ALT_INV_sreaddata1_EXMEM(13) <= NOT sreaddata1_EXMEM(13);
\ALT_INV_Add0~45_sumout\ <= NOT \Add0~45_sumout\;
ALT_INV_sinstruction_EXMEM(10) <= NOT sinstruction_EXMEM(10);
ALT_INV_sreaddata1_EXMEM(12) <= NOT sreaddata1_EXMEM(12);
\ALT_INV_Add0~41_sumout\ <= NOT \Add0~41_sumout\;
ALT_INV_sinstruction_EXMEM(9) <= NOT sinstruction_EXMEM(9);
ALT_INV_sreaddata1_EXMEM(11) <= NOT sreaddata1_EXMEM(11);
\ALT_INV_Add0~37_sumout\ <= NOT \Add0~37_sumout\;
ALT_INV_sinstruction_EXMEM(8) <= NOT sinstruction_EXMEM(8);
ALT_INV_sreaddata1_EXMEM(10) <= NOT sreaddata1_EXMEM(10);
\ALT_INV_Add0~33_sumout\ <= NOT \Add0~33_sumout\;
ALT_INV_sinstruction_EXMEM(7) <= NOT sinstruction_EXMEM(7);
ALT_INV_sreaddata1_EXMEM(9) <= NOT sreaddata1_EXMEM(9);
ALT_INV_sreaddata1_IDEX(16) <= NOT sreaddata1_IDEX(16);
ALT_INV_sreaddata1_IDEX(15) <= NOT sreaddata1_IDEX(15);
ALT_INV_sreaddata1_IDEX(14) <= NOT sreaddata1_IDEX(14);
ALT_INV_sreaddata1_IDEX(13) <= NOT sreaddata1_IDEX(13);
ALT_INV_sreaddata1_IDEX(11) <= NOT sreaddata1_IDEX(11);
ALT_INV_sreaddata1_IDEX(10) <= NOT sreaddata1_IDEX(10);
ALT_INV_sreaddata1_IDEX(9) <= NOT sreaddata1_IDEX(9);
ALT_INV_sreaddata1_IDEX(8) <= NOT sreaddata1_IDEX(8);
ALT_INV_sreaddata1_IDEX(7) <= NOT sreaddata1_IDEX(7);
ALT_INV_sreaddata1_IDEX(6) <= NOT sreaddata1_IDEX(6);
ALT_INV_sreaddata1_IDEX(5) <= NOT sreaddata1_IDEX(5);
ALT_INV_sreaddata1_IDEX(4) <= NOT sreaddata1_IDEX(4);
ALT_INV_sreaddata1_IDEX(3) <= NOT sreaddata1_IDEX(3);
ALT_INV_sreaddata1_IDEX(2) <= NOT sreaddata1_IDEX(2);
ALT_INV_sreaddata1_IDEX(1) <= NOT sreaddata1_IDEX(1);
ALT_INV_spc_IDEX(0) <= NOT spc_IDEX(0);
ALT_INV_sreaddata1_IDEX(0) <= NOT sreaddata1_IDEX(0);
ALT_INV_sinstruction_IFID(11) <= NOT sinstruction_IFID(11);
ALT_INV_sinstruction_IFID(9) <= NOT sinstruction_IFID(9);
ALT_INV_sinstruction_IFID(5) <= NOT sinstruction_IFID(5);
ALT_INV_sinstruction_IFID(4) <= NOT sinstruction_IFID(4);
ALT_INV_sinstruction_IFID(3) <= NOT sinstruction_IFID(3);
ALT_INV_sinstruction_IFID(2) <= NOT sinstruction_IFID(2);
ALT_INV_sinstruction_IFID(1) <= NOT sinstruction_IFID(1);
ALT_INV_sinstruction_IFID(31) <= NOT sinstruction_IFID(31);
ALT_INV_sinstruction_IFID(30) <= NOT sinstruction_IFID(30);
ALT_INV_sinstruction_IFID(29) <= NOT sinstruction_IFID(29);
ALT_INV_sinstruction_IFID(28) <= NOT sinstruction_IFID(28);
ALT_INV_sinstruction_IFID(27) <= NOT sinstruction_IFID(27);
ALT_INV_sinstruction_IFID(26) <= NOT sinstruction_IFID(26);
ALT_INV_sinstruction_IFID(0) <= NOT sinstruction_IFID(0);
ALT_INV_sinstruction_IFID(20) <= NOT sinstruction_IFID(20);
ALT_INV_sinstruction_IFID(19) <= NOT sinstruction_IFID(19);
ALT_INV_sinstruction_IFID(18) <= NOT sinstruction_IFID(18);
ALT_INV_sinstruction_IFID(17) <= NOT sinstruction_IFID(17);
ALT_INV_sinstruction_IFID(16) <= NOT sinstruction_IFID(16);
ALT_INV_sinstruction_IFID(25) <= NOT sinstruction_IFID(25);
ALT_INV_sinstruction_IFID(24) <= NOT sinstruction_IFID(24);
ALT_INV_sinstruction_IFID(23) <= NOT sinstruction_IFID(23);
ALT_INV_sinstruction_IFID(22) <= NOT sinstruction_IFID(22);
ALT_INV_sinstruction_IFID(21) <= NOT sinstruction_IFID(21);
\ALT_INV_sregdest_IDEX~q\ <= NOT \sregdest_IDEX~q\;
\ALT_INV_sjump_IDEX~q\ <= NOT \sjump_IDEX~q\;
\ALT_INV_sjr_IDEX~q\ <= NOT \sjr_IDEX~q\;
\mem|altsyncram_component|auto_generated|ALT_INV_q_a\(16) <= NOT \mem|altsyncram_component|auto_generated|q_a\(16);
\mem|altsyncram_component|auto_generated|ALT_INV_q_a\(20) <= NOT \mem|altsyncram_component|auto_generated|q_a\(20);
\mem|altsyncram_component|auto_generated|ALT_INV_q_a\(23) <= NOT \mem|altsyncram_component|auto_generated|q_a\(23);
\mem|altsyncram_component|auto_generated|ALT_INV_q_a\(29) <= NOT \mem|altsyncram_component|auto_generated|q_a\(29);
\ALT_INV_smemread_EXMEM~q\ <= NOT \smemread_EXMEM~q\;
\mem|altsyncram_component|auto_generated|ALT_INV_q_a\(1) <= NOT \mem|altsyncram_component|auto_generated|q_a\(1);
\mem|altsyncram_component|auto_generated|ALT_INV_q_a\(2) <= NOT \mem|altsyncram_component|auto_generated|q_a\(2);
\mem|altsyncram_component|auto_generated|ALT_INV_q_a\(10) <= NOT \mem|altsyncram_component|auto_generated|q_a\(10);
ALT_INV_sinstruction_EXMEM(31) <= NOT sinstruction_EXMEM(31);
ALT_INV_sinstruction_EXMEM(28) <= NOT sinstruction_EXMEM(28);
\ALT_INV_Add0~29_sumout\ <= NOT \Add0~29_sumout\;
ALT_INV_sinstruction_EXMEM(6) <= NOT sinstruction_EXMEM(6);
ALT_INV_sreaddata1_EXMEM(8) <= NOT sreaddata1_EXMEM(8);
\ALT_INV_Add0~25_sumout\ <= NOT \Add0~25_sumout\;
ALT_INV_sinstruction_EXMEM(5) <= NOT sinstruction_EXMEM(5);
ALT_INV_sreaddata1_EXMEM(7) <= NOT sreaddata1_EXMEM(7);
\ALT_INV_Add0~21_sumout\ <= NOT \Add0~21_sumout\;
ALT_INV_sinstruction_EXMEM(4) <= NOT sinstruction_EXMEM(4);
ALT_INV_sreaddata1_EXMEM(6) <= NOT sreaddata1_EXMEM(6);
\ALT_INV_Add0~17_sumout\ <= NOT \Add0~17_sumout\;
ALT_INV_sinstruction_EXMEM(3) <= NOT sinstruction_EXMEM(3);
ALT_INV_sreaddata1_EXMEM(5) <= NOT sreaddata1_EXMEM(5);
\ALT_INV_Add0~13_sumout\ <= NOT \Add0~13_sumout\;
ALT_INV_sinstruction_EXMEM(2) <= NOT sinstruction_EXMEM(2);
ALT_INV_sreaddata1_EXMEM(4) <= NOT sreaddata1_EXMEM(4);
\ALT_INV_Add0~9_sumout\ <= NOT \Add0~9_sumout\;
ALT_INV_sinstruction_EXMEM(1) <= NOT sinstruction_EXMEM(1);
ALT_INV_sreaddata1_EXMEM(3) <= NOT sreaddata1_EXMEM(3);
\ALT_INV_Add0~5_sumout\ <= NOT \Add0~5_sumout\;
ALT_INV_sinstruction_EXMEM(0) <= NOT sinstruction_EXMEM(0);
ALT_INV_sreaddata1_EXMEM(2) <= NOT sreaddata1_EXMEM(2);
\ALT_INV_Add0~1_sumout\ <= NOT \Add0~1_sumout\;
ALT_INV_sreaddata1_EXMEM(1) <= NOT sreaddata1_EXMEM(1);
ALT_INV_sreaddata1_EXMEM(0) <= NOT sreaddata1_EXMEM(0);
ALT_INV_sreaddata2_IDEX(31) <= NOT sreaddata2_IDEX(31);
ALT_INV_salumainresult_EXMEM(31) <= NOT salumainresult_EXMEM(31);
ALT_INV_sreaddata2_IDEX(30) <= NOT sreaddata2_IDEX(30);
ALT_INV_salumainresult_EXMEM(30) <= NOT salumainresult_EXMEM(30);
ALT_INV_sreaddata2_IDEX(29) <= NOT sreaddata2_IDEX(29);
ALT_INV_salumainresult_EXMEM(29) <= NOT salumainresult_EXMEM(29);
ALT_INV_salumainresult_EXMEM(28) <= NOT salumainresult_EXMEM(28);
ALT_INV_sreaddata2_IDEX(28) <= NOT sreaddata2_IDEX(28);
ALT_INV_sreaddata2_IDEX(27) <= NOT sreaddata2_IDEX(27);
ALT_INV_salumainresult_EXMEM(27) <= NOT salumainresult_EXMEM(27);
ALT_INV_salumainresult_EXMEM(26) <= NOT salumainresult_EXMEM(26);
ALT_INV_sreaddata2_IDEX(25) <= NOT sreaddata2_IDEX(25);
ALT_INV_salumainresult_EXMEM(25) <= NOT salumainresult_EXMEM(25);
ALT_INV_salumainresult_EXMEM(24) <= NOT salumainresult_EXMEM(24);
ALT_INV_sreaddata2_IDEX(24) <= NOT sreaddata2_IDEX(24);
ALT_INV_sreaddata2_IDEX(23) <= NOT sreaddata2_IDEX(23);
ALT_INV_salumainresult_EXMEM(23) <= NOT salumainresult_EXMEM(23);
ALT_INV_sreaddata2_IDEX(22) <= NOT sreaddata2_IDEX(22);
ALT_INV_salumainresult_EXMEM(22) <= NOT salumainresult_EXMEM(22);
ALT_INV_sreaddata2_IDEX(21) <= NOT sreaddata2_IDEX(21);
ALT_INV_salumainresult_EXMEM(21) <= NOT salumainresult_EXMEM(21);
ALT_INV_salumainresult_EXMEM(20) <= NOT salumainresult_EXMEM(20);
ALT_INV_sreaddata2_IDEX(20) <= NOT sreaddata2_IDEX(20);
ALT_INV_sreaddata2_IDEX(19) <= NOT sreaddata2_IDEX(19);
ALT_INV_salumainresult_EXMEM(19) <= NOT salumainresult_EXMEM(19);
ALT_INV_sreaddata2_IDEX(18) <= NOT sreaddata2_IDEX(18);
ALT_INV_salumainresult_EXMEM(18) <= NOT salumainresult_EXMEM(18);
ALT_INV_sreaddata2_IDEX(17) <= NOT sreaddata2_IDEX(17);
ALT_INV_salumainresult_EXMEM(17) <= NOT salumainresult_EXMEM(17);
ALT_INV_salumainresult_EXMEM(16) <= NOT salumainresult_EXMEM(16);
ALT_INV_sreaddata2_IDEX(16) <= NOT sreaddata2_IDEX(16);
ALT_INV_sinstruction_IDEX(15) <= NOT sinstruction_IDEX(15);
ALT_INV_salumainresult_EXMEM(15) <= NOT salumainresult_EXMEM(15);
ALT_INV_sreaddata2_IDEX(15) <= NOT sreaddata2_IDEX(15);
ALT_INV_salumainresult_EXMEM(14) <= NOT salumainresult_EXMEM(14);
ALT_INV_sreaddata2_IDEX(14) <= NOT sreaddata2_IDEX(14);
ALT_INV_sinstruction_IDEX(14) <= NOT sinstruction_IDEX(14);
ALT_INV_salumainresult_EXMEM(13) <= NOT salumainresult_EXMEM(13);
ALT_INV_sreaddata2_IDEX(13) <= NOT sreaddata2_IDEX(13);
ALT_INV_sinstruction_IDEX(13) <= NOT sinstruction_IDEX(13);
ALT_INV_salumainresult_EXMEM(12) <= NOT salumainresult_EXMEM(12);
ALT_INV_sreaddata2_IDEX(12) <= NOT sreaddata2_IDEX(12);
ALT_INV_sinstruction_IDEX(12) <= NOT sinstruction_IDEX(12);
ALT_INV_salumainresult_EXMEM(11) <= NOT salumainresult_EXMEM(11);
ALT_INV_sreaddata2_IDEX(11) <= NOT sreaddata2_IDEX(11);
ALT_INV_sinstruction_IDEX(11) <= NOT sinstruction_IDEX(11);
ALT_INV_salumainresult_EXMEM(10) <= NOT salumainresult_EXMEM(10);
ALT_INV_sreaddata2_IDEX(10) <= NOT sreaddata2_IDEX(10);
ALT_INV_sinstruction_IDEX(10) <= NOT sinstruction_IDEX(10);
ALT_INV_salumainresult_EXMEM(9) <= NOT salumainresult_EXMEM(9);
ALT_INV_sreaddata2_IDEX(9) <= NOT sreaddata2_IDEX(9);
ALT_INV_sinstruction_IDEX(9) <= NOT sinstruction_IDEX(9);
ALT_INV_salumainresult_EXMEM(8) <= NOT salumainresult_EXMEM(8);
ALT_INV_sreaddata2_IDEX(8) <= NOT sreaddata2_IDEX(8);
ALT_INV_sinstruction_IDEX(8) <= NOT sinstruction_IDEX(8);
ALT_INV_salumainresult_EXMEM(7) <= NOT salumainresult_EXMEM(7);
ALT_INV_sreaddata2_IDEX(7) <= NOT sreaddata2_IDEX(7);
ALT_INV_sinstruction_IDEX(7) <= NOT sinstruction_IDEX(7);
ALT_INV_salumainresult_EXMEM(6) <= NOT salumainresult_EXMEM(6);
ALT_INV_sinstruction_IDEX(6) <= NOT sinstruction_IDEX(6);
ALT_INV_salumainresult_EXMEM(5) <= NOT salumainresult_EXMEM(5);
ALT_INV_sreaddata2_IDEX(5) <= NOT sreaddata2_IDEX(5);
ALT_INV_sinstruction_IDEX(5) <= NOT sinstruction_IDEX(5);
ALT_INV_salumainresult_EXMEM(4) <= NOT salumainresult_EXMEM(4);
ALT_INV_sreaddata2_IDEX(4) <= NOT sreaddata2_IDEX(4);
ALT_INV_sinstruction_IDEX(4) <= NOT sinstruction_IDEX(4);
ALT_INV_salumainresult_EXMEM(3) <= NOT salumainresult_EXMEM(3);
ALT_INV_sreaddata2_IDEX(3) <= NOT sreaddata2_IDEX(3);
ALT_INV_sinstruction_IDEX(3) <= NOT sinstruction_IDEX(3);
ALT_INV_salumainresult_EXMEM(2) <= NOT salumainresult_EXMEM(2);
ALT_INV_sreaddata2_IDEX(2) <= NOT sreaddata2_IDEX(2);
ALT_INV_sinstruction_IDEX(2) <= NOT sinstruction_IDEX(2);
ALT_INV_salumainresult_EXMEM(1) <= NOT salumainresult_EXMEM(1);
ALT_INV_sreaddata2_IDEX(1) <= NOT sreaddata2_IDEX(1);
ALT_INV_sinstruction_IDEX(1) <= NOT sinstruction_IDEX(1);
ALT_INV_salumainresult_EXMEM(0) <= NOT salumainresult_EXMEM(0);
\ALT_INV_salusrc_IDEX~q\ <= NOT \salusrc_IDEX~q\;
ALT_INV_sinstruction_IDEX(0) <= NOT sinstruction_IDEX(0);
ALT_INV_sinstruction_IDEX(20) <= NOT sinstruction_IDEX(20);
ALT_INV_sinstruction_IDEX(19) <= NOT sinstruction_IDEX(19);
ALT_INV_sinstruction_IDEX(18) <= NOT sinstruction_IDEX(18);
ALT_INV_sinstruction_IDEX(17) <= NOT sinstruction_IDEX(17);
ALT_INV_sinstruction_IDEX(16) <= NOT sinstruction_IDEX(16);
ALT_INV_sinstruction_IDEX(25) <= NOT sinstruction_IDEX(25);
ALT_INV_sinstruction_IDEX(24) <= NOT sinstruction_IDEX(24);
ALT_INV_sinstruction_IDEX(23) <= NOT sinstruction_IDEX(23);
ALT_INV_sinstruction_IDEX(22) <= NOT sinstruction_IDEX(22);
ALT_INV_sinstruction_IDEX(21) <= NOT sinstruction_IDEX(21);
\ALT_INV_sregwrite_EXMEM~q\ <= NOT \sregwrite_EXMEM~q\;
ALT_INV_swriteregister_EXMEM(4) <= NOT swriteregister_EXMEM(4);
ALT_INV_swriteregister_EXMEM(3) <= NOT swriteregister_EXMEM(3);
ALT_INV_swriteregister_EXMEM(2) <= NOT swriteregister_EXMEM(2);
ALT_INV_swriteregister_EXMEM(1) <= NOT swriteregister_EXMEM(1);
ALT_INV_swriteregister_EXMEM(0) <= NOT swriteregister_EXMEM(0);
\ALT_INV_sbne_EXMEM~q\ <= NOT \sbne_EXMEM~q\;
\ALT_INV_salu_zero_EXMEM~q\ <= NOT \salu_zero_EXMEM~q\;
\ALT_INV_sbeq_EXMEM~q\ <= NOT \sbeq_EXMEM~q\;
\ALT_INV_sjump_EXMEM~q\ <= NOT \sjump_EXMEM~q\;
\ALT_INV_sjr_EXMEM~q\ <= NOT \sjr_EXMEM~q\;
\ALT_INV_sregwrite_MEMWB~q\ <= NOT \sregwrite_MEMWB~q\;
ALT_INV_salumainresult_MEMWB(31) <= NOT salumainresult_MEMWB(31);
ALT_INV_smemreaddata_MEMWB(31) <= NOT smemreaddata_MEMWB(31);
ALT_INV_salumainresult_MEMWB(30) <= NOT salumainresult_MEMWB(30);
ALT_INV_smemreaddata_MEMWB(30) <= NOT smemreaddata_MEMWB(30);
ALT_INV_salumainresult_MEMWB(29) <= NOT salumainresult_MEMWB(29);
ALT_INV_smemreaddata_MEMWB(29) <= NOT smemreaddata_MEMWB(29);
ALT_INV_salumainresult_MEMWB(28) <= NOT salumainresult_MEMWB(28);
ALT_INV_smemreaddata_MEMWB(28) <= NOT smemreaddata_MEMWB(28);
ALT_INV_salumainresult_MEMWB(27) <= NOT salumainresult_MEMWB(27);
ALT_INV_smemreaddata_MEMWB(27) <= NOT smemreaddata_MEMWB(27);
ALT_INV_salumainresult_MEMWB(26) <= NOT salumainresult_MEMWB(26);
ALT_INV_smemreaddata_MEMWB(26) <= NOT smemreaddata_MEMWB(26);
ALT_INV_salumainresult_MEMWB(25) <= NOT salumainresult_MEMWB(25);
ALT_INV_smemreaddata_MEMWB(25) <= NOT smemreaddata_MEMWB(25);
ALT_INV_salumainresult_MEMWB(24) <= NOT salumainresult_MEMWB(24);
ALT_INV_smemreaddata_MEMWB(24) <= NOT smemreaddata_MEMWB(24);
ALT_INV_salumainresult_MEMWB(23) <= NOT salumainresult_MEMWB(23);
ALT_INV_smemreaddata_MEMWB(23) <= NOT smemreaddata_MEMWB(23);
ALT_INV_salumainresult_MEMWB(22) <= NOT salumainresult_MEMWB(22);
ALT_INV_smemreaddata_MEMWB(22) <= NOT smemreaddata_MEMWB(22);
ALT_INV_salumainresult_MEMWB(21) <= NOT salumainresult_MEMWB(21);
ALT_INV_smemreaddata_MEMWB(21) <= NOT smemreaddata_MEMWB(21);
ALT_INV_salumainresult_MEMWB(20) <= NOT salumainresult_MEMWB(20);
ALT_INV_smemreaddata_MEMWB(20) <= NOT smemreaddata_MEMWB(20);
ALT_INV_salumainresult_MEMWB(19) <= NOT salumainresult_MEMWB(19);
ALT_INV_smemreaddata_MEMWB(19) <= NOT smemreaddata_MEMWB(19);
ALT_INV_salumainresult_MEMWB(18) <= NOT salumainresult_MEMWB(18);
ALT_INV_smemreaddata_MEMWB(18) <= NOT smemreaddata_MEMWB(18);
ALT_INV_salumainresult_MEMWB(17) <= NOT salumainresult_MEMWB(17);
ALT_INV_smemreaddata_MEMWB(17) <= NOT smemreaddata_MEMWB(17);
ALT_INV_salumainresult_MEMWB(16) <= NOT salumainresult_MEMWB(16);
ALT_INV_smemreaddata_MEMWB(16) <= NOT smemreaddata_MEMWB(16);
ALT_INV_salumainresult_MEMWB(15) <= NOT salumainresult_MEMWB(15);
ALT_INV_smemreaddata_MEMWB(15) <= NOT smemreaddata_MEMWB(15);
ALT_INV_salumainresult_MEMWB(14) <= NOT salumainresult_MEMWB(14);
ALT_INV_smemreaddata_MEMWB(14) <= NOT smemreaddata_MEMWB(14);
ALT_INV_salumainresult_MEMWB(13) <= NOT salumainresult_MEMWB(13);
ALT_INV_smemreaddata_MEMWB(13) <= NOT smemreaddata_MEMWB(13);
ALT_INV_salumainresult_MEMWB(12) <= NOT salumainresult_MEMWB(12);
ALT_INV_smemreaddata_MEMWB(12) <= NOT smemreaddata_MEMWB(12);
ALT_INV_salumainresult_MEMWB(11) <= NOT salumainresult_MEMWB(11);
ALT_INV_smemreaddata_MEMWB(11) <= NOT smemreaddata_MEMWB(11);
ALT_INV_salumainresult_MEMWB(10) <= NOT salumainresult_MEMWB(10);
ALT_INV_smemreaddata_MEMWB(10) <= NOT smemreaddata_MEMWB(10);
ALT_INV_salumainresult_MEMWB(9) <= NOT salumainresult_MEMWB(9);
ALT_INV_smemreaddata_MEMWB(9) <= NOT smemreaddata_MEMWB(9);
ALT_INV_salumainresult_MEMWB(8) <= NOT salumainresult_MEMWB(8);
ALT_INV_smemreaddata_MEMWB(8) <= NOT smemreaddata_MEMWB(8);
ALT_INV_salumainresult_MEMWB(7) <= NOT salumainresult_MEMWB(7);
ALT_INV_smemreaddata_MEMWB(7) <= NOT smemreaddata_MEMWB(7);
ALT_INV_salumainresult_MEMWB(6) <= NOT salumainresult_MEMWB(6);
ALT_INV_smemreaddata_MEMWB(6) <= NOT smemreaddata_MEMWB(6);
ALT_INV_salumainresult_MEMWB(5) <= NOT salumainresult_MEMWB(5);
ALT_INV_smemreaddata_MEMWB(5) <= NOT smemreaddata_MEMWB(5);
ALT_INV_salumainresult_MEMWB(4) <= NOT salumainresult_MEMWB(4);
ALT_INV_smemreaddata_MEMWB(4) <= NOT smemreaddata_MEMWB(4);
ALT_INV_salumainresult_MEMWB(3) <= NOT salumainresult_MEMWB(3);
ALT_INV_smemreaddata_MEMWB(3) <= NOT smemreaddata_MEMWB(3);
ALT_INV_salumainresult_MEMWB(2) <= NOT salumainresult_MEMWB(2);
ALT_INV_smemreaddata_MEMWB(2) <= NOT smemreaddata_MEMWB(2);
ALT_INV_salumainresult_MEMWB(1) <= NOT salumainresult_MEMWB(1);
ALT_INV_smemreaddata_MEMWB(1) <= NOT smemreaddata_MEMWB(1);
ALT_INV_salumainresult_MEMWB(0) <= NOT salumainresult_MEMWB(0);
\ALT_INV_smemtoreg_MEMWB~q\ <= NOT \smemtoreg_MEMWB~q\;
ALT_INV_smemreaddata_MEMWB(0) <= NOT smemreaddata_MEMWB(0);
\ALT_INV_sjal_MEMWB~q\ <= NOT \sjal_MEMWB~q\;
ALT_INV_swriteregister_MEMWB(2) <= NOT swriteregister_MEMWB(2);
ALT_INV_swriteregister_MEMWB(1) <= NOT swriteregister_MEMWB(1);
ALT_INV_swriteregister_MEMWB(0) <= NOT swriteregister_MEMWB(0);
ALT_INV_spc_MEMWB(31) <= NOT spc_MEMWB(31);
ALT_INV_spc_MEMWB(30) <= NOT spc_MEMWB(30);
ALT_INV_spc_MEMWB(29) <= NOT spc_MEMWB(29);
ALT_INV_spc_MEMWB(28) <= NOT spc_MEMWB(28);
ALT_INV_spc_MEMWB(27) <= NOT spc_MEMWB(27);
ALT_INV_spc_MEMWB(26) <= NOT spc_MEMWB(26);
ALT_INV_spc_MEMWB(25) <= NOT spc_MEMWB(25);
ALT_INV_spc_MEMWB(24) <= NOT spc_MEMWB(24);
ALT_INV_spc_MEMWB(23) <= NOT spc_MEMWB(23);
ALT_INV_spc_MEMWB(22) <= NOT spc_MEMWB(22);
ALT_INV_spc_MEMWB(21) <= NOT spc_MEMWB(21);
ALT_INV_spc_MEMWB(20) <= NOT spc_MEMWB(20);
ALT_INV_spc_MEMWB(19) <= NOT spc_MEMWB(19);
ALT_INV_spc_MEMWB(18) <= NOT spc_MEMWB(18);
ALT_INV_spc_MEMWB(16) <= NOT spc_MEMWB(16);
ALT_INV_spc_MEMWB(15) <= NOT spc_MEMWB(15);
ALT_INV_spc_MEMWB(12) <= NOT spc_MEMWB(12);
ALT_INV_spc_MEMWB(11) <= NOT spc_MEMWB(11);
ALT_INV_spc_MEMWB(9) <= NOT spc_MEMWB(9);
ALT_INV_spc_MEMWB(8) <= NOT spc_MEMWB(8);
ALT_INV_spc_MEMWB(7) <= NOT spc_MEMWB(7);
ALT_INV_spc_MEMWB(6) <= NOT spc_MEMWB(6);
ALT_INV_spc_MEMWB(5) <= NOT spc_MEMWB(5);
ALT_INV_spc_MEMWB(4) <= NOT spc_MEMWB(4);
ALT_INV_spc_MEMWB(1) <= NOT spc_MEMWB(1);
\reg_file|ALT_INV_registers[5][31]~DUPLICATE_q\ <= NOT \reg_file|registers[5][31]~DUPLICATE_q\;
\reg_file|ALT_INV_registers[15][31]~DUPLICATE_q\ <= NOT \reg_file|registers[15][31]~DUPLICATE_q\;
\reg_file|ALT_INV_registers[3][31]~DUPLICATE_q\ <= NOT \reg_file|registers[3][31]~DUPLICATE_q\;
\reg_file|ALT_INV_registers[1][31]~DUPLICATE_q\ <= NOT \reg_file|registers[1][31]~DUPLICATE_q\;
\reg_file|ALT_INV_registers[11][31]~DUPLICATE_q\ <= NOT \reg_file|registers[11][31]~DUPLICATE_q\;
\reg_file|ALT_INV_registers[25][31]~DUPLICATE_q\ <= NOT \reg_file|registers[25][31]~DUPLICATE_q\;
\reg_file|ALT_INV_registers[17][31]~DUPLICATE_q\ <= NOT \reg_file|registers[17][31]~DUPLICATE_q\;
\reg_file|ALT_INV_registers[16][31]~DUPLICATE_q\ <= NOT \reg_file|registers[16][31]~DUPLICATE_q\;
\reg_file|ALT_INV_registers[5][30]~DUPLICATE_q\ <= NOT \reg_file|registers[5][30]~DUPLICATE_q\;
\reg_file|ALT_INV_registers[3][30]~DUPLICATE_q\ <= NOT \reg_file|registers[3][30]~DUPLICATE_q\;
\reg_file|ALT_INV_registers[2][30]~DUPLICATE_q\ <= NOT \reg_file|registers[2][30]~DUPLICATE_q\;
\reg_file|ALT_INV_registers[11][30]~DUPLICATE_q\ <= NOT \reg_file|registers[11][30]~DUPLICATE_q\;
\reg_file|ALT_INV_registers[9][30]~DUPLICATE_q\ <= NOT \reg_file|registers[9][30]~DUPLICATE_q\;
\reg_file|ALT_INV_registers[8][30]~DUPLICATE_q\ <= NOT \reg_file|registers[8][30]~DUPLICATE_q\;
\reg_file|ALT_INV_registers[21][30]~DUPLICATE_q\ <= NOT \reg_file|registers[21][30]~DUPLICATE_q\;
\reg_file|ALT_INV_registers[15][29]~DUPLICATE_q\ <= NOT \reg_file|registers[15][29]~DUPLICATE_q\;
\reg_file|ALT_INV_registers[26][29]~DUPLICATE_q\ <= NOT \reg_file|registers[26][29]~DUPLICATE_q\;
\reg_file|ALT_INV_registers[3][28]~DUPLICATE_q\ <= NOT \reg_file|registers[3][28]~DUPLICATE_q\;

-- Location: IOOBUF_X56_Y81_N2
\PC_out[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => spc_MEMWB(0),
	devoe => ww_devoe,
	o => ww_PC_out(0));

-- Location: IOOBUF_X30_Y0_N36
\PC_out[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => spc_MEMWB(1),
	devoe => ww_devoe,
	o => ww_PC_out(1));

-- Location: IOOBUF_X54_Y81_N53
\PC_out[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => spc_MEMWB(2),
	devoe => ww_devoe,
	o => ww_PC_out(2));

-- Location: IOOBUF_X50_Y0_N93
\PC_out[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => spc_MEMWB(3),
	devoe => ww_devoe,
	o => ww_PC_out(3));

-- Location: IOOBUF_X52_Y81_N53
\PC_out[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \spc_MEMWB[4]~DUPLICATE_q\,
	devoe => ww_devoe,
	o => ww_PC_out(4));

-- Location: IOOBUF_X50_Y0_N42
\PC_out[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \spc_MEMWB[5]~DUPLICATE_q\,
	devoe => ww_devoe,
	o => ww_PC_out(5));

-- Location: IOOBUF_X56_Y81_N53
\PC_out[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => spc_MEMWB(6),
	devoe => ww_devoe,
	o => ww_PC_out(6));

-- Location: IOOBUF_X78_Y81_N53
\PC_out[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => spc_MEMWB(7),
	devoe => ww_devoe,
	o => ww_PC_out(7));

-- Location: IOOBUF_X8_Y0_N53
\PC_out[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => spc_MEMWB(8),
	devoe => ww_devoe,
	o => ww_PC_out(8));

-- Location: IOOBUF_X4_Y0_N53
\PC_out[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \spc_MEMWB[9]~DUPLICATE_q\,
	devoe => ww_devoe,
	o => ww_PC_out(9));

-- Location: IOOBUF_X30_Y0_N2
\PC_out[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => spc_MEMWB(10),
	devoe => ww_devoe,
	o => ww_PC_out(10));

-- Location: IOOBUF_X89_Y6_N5
\PC_out[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => spc_MEMWB(11),
	devoe => ww_devoe,
	o => ww_PC_out(11));

-- Location: IOOBUF_X34_Y0_N93
\PC_out[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => spc_MEMWB(12),
	devoe => ww_devoe,
	o => ww_PC_out(12));

-- Location: IOOBUF_X62_Y0_N53
\PC_out[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => spc_MEMWB(13),
	devoe => ww_devoe,
	o => ww_PC_out(13));

-- Location: IOOBUF_X38_Y0_N19
\PC_out[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => spc_MEMWB(14),
	devoe => ww_devoe,
	o => ww_PC_out(14));

-- Location: IOOBUF_X54_Y81_N19
\PC_out[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => spc_MEMWB(15),
	devoe => ww_devoe,
	o => ww_PC_out(15));

-- Location: IOOBUF_X32_Y81_N19
\PC_out[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => spc_MEMWB(16),
	devoe => ww_devoe,
	o => ww_PC_out(16));

-- Location: IOOBUF_X68_Y81_N36
\PC_out[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => spc_MEMWB(17),
	devoe => ww_devoe,
	o => ww_PC_out(17));

-- Location: IOOBUF_X64_Y81_N19
\PC_out[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => spc_MEMWB(18),
	devoe => ww_devoe,
	o => ww_PC_out(18));

-- Location: IOOBUF_X70_Y81_N19
\PC_out[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => spc_MEMWB(19),
	devoe => ww_devoe,
	o => ww_PC_out(19));

-- Location: IOOBUF_X32_Y0_N19
\PC_out[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => spc_MEMWB(20),
	devoe => ww_devoe,
	o => ww_PC_out(20));

-- Location: IOOBUF_X40_Y0_N53
\PC_out[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => spc_MEMWB(21),
	devoe => ww_devoe,
	o => ww_PC_out(21));

-- Location: IOOBUF_X74_Y81_N76
\PC_out[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \spc_MEMWB[22]~DUPLICATE_q\,
	devoe => ww_devoe,
	o => ww_PC_out(22));

-- Location: IOOBUF_X6_Y0_N36
\PC_out[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \spc_MEMWB[23]~DUPLICATE_q\,
	devoe => ww_devoe,
	o => ww_PC_out(23));

-- Location: IOOBUF_X74_Y81_N59
\PC_out[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => spc_MEMWB(24),
	devoe => ww_devoe,
	o => ww_PC_out(24));

-- Location: IOOBUF_X89_Y6_N22
\PC_out[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => spc_MEMWB(25),
	devoe => ww_devoe,
	o => ww_PC_out(25));

-- Location: IOOBUF_X40_Y81_N53
\PC_out[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => spc_MEMWB(26),
	devoe => ww_devoe,
	o => ww_PC_out(26));

-- Location: IOOBUF_X64_Y0_N36
\PC_out[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => spc_MEMWB(27),
	devoe => ww_devoe,
	o => ww_PC_out(27));

-- Location: IOOBUF_X70_Y81_N53
\PC_out[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => spc_MEMWB(28),
	devoe => ww_devoe,
	o => ww_PC_out(28));

-- Location: IOOBUF_X40_Y81_N36
\PC_out[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => spc_MEMWB(29),
	devoe => ww_devoe,
	o => ww_PC_out(29));

-- Location: IOOBUF_X28_Y0_N2
\PC_out[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => spc_MEMWB(30),
	devoe => ww_devoe,
	o => ww_PC_out(30));

-- Location: IOOBUF_X30_Y81_N53
\PC_out[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \spc_MEMWB[31]~DUPLICATE_q\,
	devoe => ww_devoe,
	o => ww_PC_out(31));

-- Location: IOOBUF_X78_Y81_N36
\Instruction_out[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => sinstruction_MEMWB(0),
	devoe => ww_devoe,
	o => ww_Instruction_out(0));

-- Location: IOOBUF_X80_Y81_N53
\Instruction_out[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => sinstruction_MEMWB(1),
	devoe => ww_devoe,
	o => ww_Instruction_out(1));

-- Location: IOOBUF_X62_Y81_N19
\Instruction_out[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => sinstruction_MEMWB(2),
	devoe => ww_devoe,
	o => ww_Instruction_out(2));

-- Location: IOOBUF_X78_Y81_N19
\Instruction_out[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => sinstruction_MEMWB(3),
	devoe => ww_devoe,
	o => ww_Instruction_out(3));

-- Location: IOOBUF_X89_Y38_N22
\Instruction_out[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => sinstruction_MEMWB(4),
	devoe => ww_devoe,
	o => ww_Instruction_out(4));

-- Location: IOOBUF_X66_Y81_N76
\Instruction_out[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => sinstruction_MEMWB(5),
	devoe => ww_devoe,
	o => ww_Instruction_out(5));

-- Location: IOOBUF_X82_Y81_N93
\Instruction_out[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => sinstruction_MEMWB(6),
	devoe => ww_devoe,
	o => ww_Instruction_out(6));

-- Location: IOOBUF_X68_Y81_N2
\Instruction_out[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => sinstruction_MEMWB(7),
	devoe => ww_devoe,
	o => ww_Instruction_out(7));

-- Location: IOOBUF_X80_Y81_N36
\Instruction_out[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => sinstruction_MEMWB(8),
	devoe => ww_devoe,
	o => ww_Instruction_out(8));

-- Location: IOOBUF_X34_Y81_N42
\Instruction_out[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => sinstruction_MEMWB(9),
	devoe => ww_devoe,
	o => ww_Instruction_out(9));

-- Location: IOOBUF_X66_Y81_N93
\Instruction_out[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => sinstruction_MEMWB(10),
	devoe => ww_devoe,
	o => ww_Instruction_out(10));

-- Location: IOOBUF_X58_Y81_N93
\Instruction_out[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => sinstruction_MEMWB(11),
	devoe => ww_devoe,
	o => ww_Instruction_out(11));

-- Location: IOOBUF_X50_Y81_N93
\Instruction_out[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => sinstruction_MEMWB(12),
	devoe => ww_devoe,
	o => ww_Instruction_out(12));

-- Location: IOOBUF_X62_Y81_N53
\Instruction_out[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => sinstruction_MEMWB(13),
	devoe => ww_devoe,
	o => ww_Instruction_out(13));

-- Location: IOOBUF_X28_Y81_N2
\Instruction_out[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => sinstruction_MEMWB(14),
	devoe => ww_devoe,
	o => ww_Instruction_out(14));

-- Location: IOOBUF_X32_Y0_N2
\Instruction_out[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => sinstruction_MEMWB(15),
	devoe => ww_devoe,
	o => ww_Instruction_out(15));

-- Location: IOOBUF_X38_Y81_N53
\Instruction_out[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => sinstruction_MEMWB(16),
	devoe => ww_devoe,
	o => ww_Instruction_out(16));

-- Location: IOOBUF_X4_Y0_N36
\Instruction_out[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => sinstruction_MEMWB(17),
	devoe => ww_devoe,
	o => ww_Instruction_out(17));

-- Location: IOOBUF_X36_Y81_N2
\Instruction_out[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => sinstruction_MEMWB(18),
	devoe => ww_devoe,
	o => ww_Instruction_out(18));

-- Location: IOOBUF_X58_Y81_N59
\Instruction_out[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => sinstruction_MEMWB(19),
	devoe => ww_devoe,
	o => ww_Instruction_out(19));

-- Location: IOOBUF_X28_Y81_N36
\Instruction_out[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => sinstruction_MEMWB(20),
	devoe => ww_devoe,
	o => ww_Instruction_out(20));

-- Location: IOOBUF_X86_Y81_N53
\Instruction_out[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => sinstruction_MEMWB(21),
	devoe => ww_devoe,
	o => ww_Instruction_out(21));

-- Location: IOOBUF_X89_Y36_N5
\Instruction_out[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => sinstruction_MEMWB(22),
	devoe => ww_devoe,
	o => ww_Instruction_out(22));

-- Location: IOOBUF_X89_Y37_N22
\Instruction_out[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => sinstruction_MEMWB(23),
	devoe => ww_devoe,
	o => ww_Instruction_out(23));

-- Location: IOOBUF_X89_Y37_N56
\Instruction_out[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => sinstruction_MEMWB(24),
	devoe => ww_devoe,
	o => ww_Instruction_out(24));

-- Location: IOOBUF_X89_Y35_N79
\Instruction_out[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => sinstruction_MEMWB(25),
	devoe => ww_devoe,
	o => ww_Instruction_out(25));

-- Location: IOOBUF_X54_Y0_N53
\Instruction_out[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => sinstruction_MEMWB(26),
	devoe => ww_devoe,
	o => ww_Instruction_out(26));

-- Location: IOOBUF_X28_Y0_N19
\Instruction_out[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => sinstruction_MEMWB(27),
	devoe => ww_devoe,
	o => ww_Instruction_out(27));

-- Location: IOOBUF_X89_Y37_N39
\Instruction_out[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => sinstruction_MEMWB(28),
	devoe => ww_devoe,
	o => ww_Instruction_out(28));

-- Location: IOOBUF_X66_Y81_N42
\Instruction_out[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => sinstruction_MEMWB(29),
	devoe => ww_devoe,
	o => ww_Instruction_out(29));

-- Location: IOOBUF_X32_Y0_N36
\Instruction_out[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => sinstruction_MEMWB(30),
	devoe => ww_devoe,
	o => ww_Instruction_out(30));

-- Location: IOOBUF_X40_Y0_N36
\Instruction_out[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => sinstruction_MEMWB(31),
	devoe => ww_devoe,
	o => ww_Instruction_out(31));

-- Location: IOOBUF_X54_Y81_N36
\write_reg_out[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \swriteregister_MEMWB[0]~DUPLICATE_q\,
	devoe => ww_devoe,
	o => ww_write_reg_out(0));

-- Location: IOOBUF_X62_Y81_N2
\write_reg_out[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \swriteregister_MEMWB[1]~DUPLICATE_q\,
	devoe => ww_devoe,
	o => ww_write_reg_out(1));

-- Location: IOOBUF_X32_Y0_N53
\write_reg_out[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => swriteregister_MEMWB(2),
	devoe => ww_devoe,
	o => ww_write_reg_out(2));

-- Location: IOOBUF_X28_Y0_N53
\write_reg_out[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => swriteregister_MEMWB(3),
	devoe => ww_devoe,
	o => ww_write_reg_out(3));

-- Location: IOOBUF_X30_Y0_N53
\write_reg_out[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => swriteregister_MEMWB(4),
	devoe => ww_devoe,
	o => ww_write_reg_out(4));

-- Location: IOOBUF_X66_Y0_N59
\Write_data_out[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_jal|output[0]~0_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(0));

-- Location: IOOBUF_X58_Y0_N42
\Write_data_out[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_jal|output[1]~1_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(1));

-- Location: IOOBUF_X38_Y0_N2
\Write_data_out[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_jal|output[2]~2_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(2));

-- Location: IOOBUF_X64_Y81_N36
\Write_data_out[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_jal|output[3]~3_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(3));

-- Location: IOOBUF_X36_Y0_N36
\Write_data_out[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_jal|output[4]~4_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(4));

-- Location: IOOBUF_X36_Y0_N2
\Write_data_out[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_jal|output[5]~5_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(5));

-- Location: IOOBUF_X89_Y8_N39
\Write_data_out[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_jal|output[6]~6_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(6));

-- Location: IOOBUF_X54_Y81_N2
\Write_data_out[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_jal|output[7]~7_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(7));

-- Location: IOOBUF_X60_Y0_N36
\Write_data_out[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_jal|output[8]~8_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(8));

-- Location: IOOBUF_X60_Y0_N19
\Write_data_out[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_jal|output[9]~9_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(9));

-- Location: IOOBUF_X50_Y0_N59
\Write_data_out[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_jal|output[10]~10_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(10));

-- Location: IOOBUF_X54_Y0_N19
\Write_data_out[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_jal|output[11]~11_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(11));

-- Location: IOOBUF_X50_Y0_N76
\Write_data_out[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_jal|output[12]~12_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(12));

-- Location: IOOBUF_X52_Y0_N2
\Write_data_out[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_jal|output[13]~13_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(13));

-- Location: IOOBUF_X52_Y0_N19
\Write_data_out[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_jal|output[14]~14_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(14));

-- Location: IOOBUF_X34_Y0_N42
\Write_data_out[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_jal|output[15]~15_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(15));

-- Location: IOOBUF_X60_Y0_N53
\Write_data_out[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_jal|output[16]~16_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(16));

-- Location: IOOBUF_X62_Y0_N36
\Write_data_out[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_jal|output[17]~17_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(17));

-- Location: IOOBUF_X38_Y0_N36
\Write_data_out[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_jal|output[18]~18_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(18));

-- Location: IOOBUF_X54_Y0_N36
\Write_data_out[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_jal|output[19]~19_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(19));

-- Location: IOOBUF_X56_Y0_N36
\Write_data_out[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_jal|output[20]~20_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(20));

-- Location: IOOBUF_X68_Y0_N53
\Write_data_out[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_jal|output[21]~21_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(21));

-- Location: IOOBUF_X36_Y0_N19
\Write_data_out[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_jal|output[22]~22_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(22));

-- Location: IOOBUF_X34_Y0_N59
\Write_data_out[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_jal|output[23]~23_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(23));

-- Location: IOOBUF_X52_Y0_N53
\Write_data_out[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_jal|output[24]~24_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(24));

-- Location: IOOBUF_X62_Y0_N19
\Write_data_out[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_jal|output[25]~25_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(25));

-- Location: IOOBUF_X56_Y0_N2
\Write_data_out[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_jal|output[26]~26_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(26));

-- Location: IOOBUF_X56_Y0_N19
\Write_data_out[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_jal|output[27]~27_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(27));

-- Location: IOOBUF_X64_Y81_N2
\Write_data_out[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_jal|output[28]~28_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(28));

-- Location: IOOBUF_X56_Y0_N53
\Write_data_out[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_jal|output[29]~29_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(29));

-- Location: IOOBUF_X60_Y0_N2
\Write_data_out[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_jal|output[30]~30_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(30));

-- Location: IOOBUF_X54_Y0_N2
\Write_data_out[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_jal|output[31]~31_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(31));

-- Location: IOOBUF_X26_Y0_N59
\reg_write_out~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \sregwrite_MEMWB~DUPLICATE_q\,
	devoe => ww_devoe,
	o => ww_reg_write_out);

-- Location: IOOBUF_X89_Y4_N96
\reset_stages_out~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reset_stages~combout\,
	devoe => ww_devoe,
	o => ww_reset_stages_out);

-- Location: IOOBUF_X89_Y36_N56
\sregdest_MEMWB_out~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \sregdest_MEMWB~q\,
	devoe => ww_devoe,
	o => ww_sregdest_MEMWB_out);

-- Location: IOOBUF_X40_Y81_N19
\input0_out[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => sinstruction_MEMWB(16),
	devoe => ww_devoe,
	o => ww_input0_out(0));

-- Location: IOOBUF_X28_Y0_N36
\input0_out[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => sinstruction_MEMWB(17),
	devoe => ww_devoe,
	o => ww_input0_out(1));

-- Location: IOOBUF_X30_Y81_N36
\input0_out[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => sinstruction_MEMWB(18),
	devoe => ww_devoe,
	o => ww_input0_out(2));

-- Location: IOOBUF_X72_Y81_N36
\input0_out[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => sinstruction_MEMWB(19),
	devoe => ww_devoe,
	o => ww_input0_out(3));

-- Location: IOOBUF_X60_Y81_N19
\input0_out[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => sinstruction_MEMWB(20),
	devoe => ww_devoe,
	o => ww_input0_out(4));

-- Location: IOOBUF_X50_Y81_N59
\input1_out[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => sinstruction_MEMWB(11),
	devoe => ww_devoe,
	o => ww_input1_out(0));

-- Location: IOOBUF_X52_Y81_N19
\input1_out[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => sinstruction_MEMWB(12),
	devoe => ww_devoe,
	o => ww_input1_out(1));

-- Location: IOOBUF_X70_Y81_N2
\input1_out[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => sinstruction_MEMWB(13),
	devoe => ww_devoe,
	o => ww_input1_out(2));

-- Location: IOOBUF_X64_Y81_N53
\input1_out[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => sinstruction_MEMWB(14),
	devoe => ww_devoe,
	o => ww_input1_out(3));

-- Location: IOOBUF_X88_Y81_N54
\input1_out[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => sinstruction_MEMWB(15),
	devoe => ww_devoe,
	o => ww_input1_out(4));

-- Location: IOOBUF_X72_Y81_N2
\rd1_out_debug[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \forward|rd1_out[0]~2_combout\,
	devoe => ww_devoe,
	o => ww_rd1_out_debug(0));

-- Location: IOOBUF_X50_Y81_N76
\rd1_out_debug[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \forward|rd1_out\(1),
	devoe => ww_devoe,
	o => ww_rd1_out_debug(1));

-- Location: IOOBUF_X70_Y0_N19
\rd2_out_debug[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \forward|rd2_out[0]~2_combout\,
	devoe => ww_devoe,
	o => ww_rd2_out_debug(0));

-- Location: IOOBUF_X58_Y81_N42
\rd2_out_debug[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \forward|rd2_out\(1),
	devoe => ww_devoe,
	o => ww_rd2_out_debug(1));

-- Location: IOOBUF_X89_Y4_N45
\alu_oper2_out[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_alu|output[0]~3_combout\,
	devoe => ww_devoe,
	o => ww_alu_oper2_out(0));

-- Location: IOOBUF_X89_Y6_N56
\alu_oper2_out[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_alu|output[1]~6_combout\,
	devoe => ww_devoe,
	o => ww_alu_oper2_out(1));

-- Location: IOOBUF_X66_Y0_N42
\alu_oper2_out[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_alu|output[2]~8_combout\,
	devoe => ww_devoe,
	o => ww_alu_oper2_out(2));

-- Location: IOOBUF_X70_Y0_N2
\alu_oper2_out[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_alu|output[3]~10_combout\,
	devoe => ww_devoe,
	o => ww_alu_oper2_out(3));

-- Location: IOOBUF_X72_Y0_N19
\alu_oper2_out[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_alu|output[4]~12_combout\,
	devoe => ww_devoe,
	o => ww_alu_oper2_out(4));

-- Location: IOOBUF_X70_Y0_N36
\alu_oper2_out[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_alu|output[5]~14_combout\,
	devoe => ww_devoe,
	o => ww_alu_oper2_out(5));

-- Location: IOOBUF_X88_Y81_N3
\alu_oper2_out[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_alu|output[6]~16_combout\,
	devoe => ww_devoe,
	o => ww_alu_oper2_out(6));

-- Location: IOOBUF_X89_Y6_N39
\alu_oper2_out[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_alu|output[7]~18_combout\,
	devoe => ww_devoe,
	o => ww_alu_oper2_out(7));

-- Location: IOOBUF_X68_Y0_N36
\alu_oper2_out[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_alu|output[8]~20_combout\,
	devoe => ww_devoe,
	o => ww_alu_oper2_out(8));

-- Location: IOOBUF_X89_Y4_N79
\alu_oper2_out[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_alu|output[9]~22_combout\,
	devoe => ww_devoe,
	o => ww_alu_oper2_out(9));

-- Location: IOOBUF_X72_Y0_N53
\alu_oper2_out[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_alu|output[10]~24_combout\,
	devoe => ww_devoe,
	o => ww_alu_oper2_out(10));

-- Location: IOOBUF_X68_Y0_N19
\alu_oper2_out[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_alu|output[11]~26_combout\,
	devoe => ww_devoe,
	o => ww_alu_oper2_out(11));

-- Location: IOOBUF_X89_Y9_N5
\alu_oper2_out[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_alu|output[12]~28_combout\,
	devoe => ww_devoe,
	o => ww_alu_oper2_out(12));

-- Location: IOOBUF_X78_Y81_N2
\alu_oper2_out[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_alu|output[13]~31_combout\,
	devoe => ww_devoe,
	o => ww_alu_oper2_out(13));

-- Location: IOOBUF_X76_Y81_N19
\alu_oper2_out[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_alu|output[14]~34_combout\,
	devoe => ww_devoe,
	o => ww_alu_oper2_out(14));

-- Location: IOOBUF_X40_Y0_N2
\alu_oper2_out[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_alu|output[15]~36_combout\,
	devoe => ww_devoe,
	o => ww_alu_oper2_out(15));

-- Location: IOOBUF_X66_Y0_N76
\alu_oper2_out[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_alu|output[16]~38_combout\,
	devoe => ww_devoe,
	o => ww_alu_oper2_out(16));

-- Location: IOOBUF_X64_Y0_N2
\alu_oper2_out[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_alu|output[17]~39_combout\,
	devoe => ww_devoe,
	o => ww_alu_oper2_out(17));

-- Location: IOOBUF_X89_Y8_N22
\alu_oper2_out[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_alu|output[18]~40_combout\,
	devoe => ww_devoe,
	o => ww_alu_oper2_out(18));

-- Location: IOOBUF_X89_Y8_N56
\alu_oper2_out[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_alu|output[19]~41_combout\,
	devoe => ww_devoe,
	o => ww_alu_oper2_out(19));

-- Location: IOOBUF_X72_Y0_N2
\alu_oper2_out[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_alu|output[20]~44_combout\,
	devoe => ww_devoe,
	o => ww_alu_oper2_out(20));

-- Location: IOOBUF_X72_Y0_N36
\alu_oper2_out[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_alu|output[21]~45_combout\,
	devoe => ww_devoe,
	o => ww_alu_oper2_out(21));

-- Location: IOOBUF_X58_Y0_N76
\alu_oper2_out[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_alu|output[22]~46_combout\,
	devoe => ww_devoe,
	o => ww_alu_oper2_out(22));

-- Location: IOOBUF_X62_Y0_N2
\alu_oper2_out[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_alu|output[23]~47_combout\,
	devoe => ww_devoe,
	o => ww_alu_oper2_out(23));

-- Location: IOOBUF_X66_Y0_N93
\alu_oper2_out[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_alu|output[24]~61_combout\,
	devoe => ww_devoe,
	o => ww_alu_oper2_out(24));

-- Location: IOOBUF_X80_Y81_N19
\alu_oper2_out[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_alu|output[25]~48_combout\,
	devoe => ww_devoe,
	o => ww_alu_oper2_out(25));

-- Location: IOOBUF_X86_Y81_N36
\alu_oper2_out[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_alu|output[26]~49_combout\,
	devoe => ww_devoe,
	o => ww_alu_oper2_out(26));

-- Location: IOOBUF_X89_Y4_N62
\alu_oper2_out[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_alu|output[27]~50_combout\,
	devoe => ww_devoe,
	o => ww_alu_oper2_out(27));

-- Location: IOOBUF_X72_Y81_N19
\alu_oper2_out[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_alu|output[28]~53_combout\,
	devoe => ww_devoe,
	o => ww_alu_oper2_out(28));

-- Location: IOOBUF_X38_Y0_N53
\alu_oper2_out[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_alu|output[29]~54_combout\,
	devoe => ww_devoe,
	o => ww_alu_oper2_out(29));

-- Location: IOOBUF_X76_Y81_N2
\alu_oper2_out[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_alu|output[30]~55_combout\,
	devoe => ww_devoe,
	o => ww_alu_oper2_out(30));

-- Location: IOOBUF_X64_Y0_N53
\alu_oper2_out[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_alu|output[31]~56_combout\,
	devoe => ww_devoe,
	o => ww_alu_oper2_out(31));

-- Location: IOOBUF_X8_Y0_N19
\out_fWrite_reg_EXMEM[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => swriteregister_EXMEM(0),
	devoe => ww_devoe,
	o => ww_out_fWrite_reg_EXMEM(0));

-- Location: IOOBUF_X66_Y81_N59
\out_fWrite_reg_EXMEM[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => swriteregister_EXMEM(1),
	devoe => ww_devoe,
	o => ww_out_fWrite_reg_EXMEM(1));

-- Location: IOOBUF_X72_Y81_N53
\out_fWrite_reg_EXMEM[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \swriteregister_EXMEM[2]~DUPLICATE_q\,
	devoe => ww_devoe,
	o => ww_out_fWrite_reg_EXMEM(2));

-- Location: IOOBUF_X38_Y81_N2
\out_fWrite_reg_EXMEM[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \swriteregister_EXMEM[3]~DUPLICATE_q\,
	devoe => ww_devoe,
	o => ww_out_fWrite_reg_EXMEM(3));

-- Location: IOOBUF_X56_Y81_N36
\out_fWrite_reg_EXMEM[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => swriteregister_EXMEM(4),
	devoe => ww_devoe,
	o => ww_out_fWrite_reg_EXMEM(4));

-- Location: IOOBUF_X58_Y81_N76
\out_fWrite_reg_MEMWB[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \swriteregister_MEMWB[0]~DUPLICATE_q\,
	devoe => ww_devoe,
	o => ww_out_fWrite_reg_MEMWB(0));

-- Location: IOOBUF_X62_Y81_N36
\out_fWrite_reg_MEMWB[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \swriteregister_MEMWB[1]~DUPLICATE_q\,
	devoe => ww_devoe,
	o => ww_out_fWrite_reg_MEMWB(1));

-- Location: IOOBUF_X26_Y0_N93
\out_fWrite_reg_MEMWB[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => swriteregister_MEMWB(2),
	devoe => ww_devoe,
	o => ww_out_fWrite_reg_MEMWB(2));

-- Location: IOOBUF_X6_Y0_N19
\out_fWrite_reg_MEMWB[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => swriteregister_MEMWB(3),
	devoe => ww_devoe,
	o => ww_out_fWrite_reg_MEMWB(3));

-- Location: IOOBUF_X4_Y0_N19
\out_fWrite_reg_MEMWB[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => swriteregister_MEMWB(4),
	devoe => ww_devoe,
	o => ww_out_fWrite_reg_MEMWB(4));

-- Location: IOOBUF_X60_Y81_N36
\out_fRS_IDEX[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => sinstruction_IDEX(21),
	devoe => ww_devoe,
	o => ww_out_fRS_IDEX(0));

-- Location: IOOBUF_X34_Y0_N76
\out_fRS_IDEX[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => sinstruction_IDEX(22),
	devoe => ww_devoe,
	o => ww_out_fRS_IDEX(1));

-- Location: IOOBUF_X36_Y0_N53
\out_fRS_IDEX[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => sinstruction_IDEX(23),
	devoe => ww_devoe,
	o => ww_out_fRS_IDEX(2));

-- Location: IOOBUF_X6_Y0_N53
\out_fRS_IDEX[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => sinstruction_IDEX(24),
	devoe => ww_devoe,
	o => ww_out_fRS_IDEX(3));

-- Location: IOOBUF_X68_Y81_N53
\out_fRS_IDEX[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => sinstruction_IDEX(25),
	devoe => ww_devoe,
	o => ww_out_fRS_IDEX(4));

-- Location: IOOBUF_X74_Y81_N42
\out_fRT_IDEX[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => sinstruction_IDEX(16),
	devoe => ww_devoe,
	o => ww_out_fRT_IDEX(0));

-- Location: IOOBUF_X76_Y81_N36
\out_fRT_IDEX[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => sinstruction_IDEX(17),
	devoe => ww_devoe,
	o => ww_out_fRT_IDEX(1));

-- Location: IOOBUF_X38_Y81_N36
\out_fRT_IDEX[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \sinstruction_IDEX[18]~DUPLICATE_q\,
	devoe => ww_devoe,
	o => ww_out_fRT_IDEX(2));

-- Location: IOOBUF_X64_Y0_N19
\out_fRT_IDEX[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \sinstruction_IDEX[19]~DUPLICATE_q\,
	devoe => ww_devoe,
	o => ww_out_fRT_IDEX(3));

-- Location: IOOBUF_X74_Y81_N93
\out_fRT_IDEX[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => sinstruction_IDEX(20),
	devoe => ww_devoe,
	o => ww_out_fRT_IDEX(4));

-- Location: IOOBUF_X82_Y81_N42
\ronaldo_mux_pc[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_pc|output[0]~1_combout\,
	devoe => ww_devoe,
	o => ww_ronaldo_mux_pc(0));

-- Location: IOOBUF_X88_Y81_N37
\ronaldo_mux_pc[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_pc|output[1]~2_combout\,
	devoe => ww_devoe,
	o => ww_ronaldo_mux_pc(1));

-- Location: IOOBUF_X84_Y81_N19
\ronaldo_mux_pc[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_pc|output[2]~4_combout\,
	devoe => ww_devoe,
	o => ww_ronaldo_mux_pc(2));

-- Location: IOOBUF_X82_Y81_N59
\ronaldo_mux_pc[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_pc|output[3]~6_combout\,
	devoe => ww_devoe,
	o => ww_ronaldo_mux_pc(3));

-- Location: IOOBUF_X58_Y0_N93
\ronaldo_mux_pc[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_pc|output[4]~8_combout\,
	devoe => ww_devoe,
	o => ww_ronaldo_mux_pc(4));

-- Location: IOOBUF_X86_Y81_N19
\ronaldo_mux_pc[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_pc|output[5]~10_combout\,
	devoe => ww_devoe,
	o => ww_ronaldo_mux_pc(5));

-- Location: IOOBUF_X76_Y81_N53
\ronaldo_mux_pc[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_pc|output[6]~12_combout\,
	devoe => ww_devoe,
	o => ww_ronaldo_mux_pc(6));

-- Location: IOOBUF_X89_Y8_N5
\ronaldo_mux_pc[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_pc|output[7]~14_combout\,
	devoe => ww_devoe,
	o => ww_ronaldo_mux_pc(7));

-- Location: IOOBUF_X89_Y38_N56
\ronaldo_mux_pc[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_pc|output[8]~16_combout\,
	devoe => ww_devoe,
	o => ww_ronaldo_mux_pc(8));

-- Location: IOOBUF_X84_Y81_N36
\ronaldo_mux_pc[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_pc|output[9]~18_combout\,
	devoe => ww_devoe,
	o => ww_ronaldo_mux_pc(9));

-- Location: IOOBUF_X52_Y0_N36
\ronaldo_mux_pc[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_pc|output[10]~20_combout\,
	devoe => ww_devoe,
	o => ww_ronaldo_mux_pc(10));

-- Location: IOOBUF_X89_Y36_N22
\ronaldo_mux_pc[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_pc|output[11]~22_combout\,
	devoe => ww_devoe,
	o => ww_ronaldo_mux_pc(11));

-- Location: IOOBUF_X89_Y9_N39
\ronaldo_mux_pc[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_pc|output[12]~24_combout\,
	devoe => ww_devoe,
	o => ww_ronaldo_mux_pc(12));

-- Location: IOOBUF_X84_Y81_N53
\ronaldo_mux_pc[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_pc|output[13]~26_combout\,
	devoe => ww_devoe,
	o => ww_ronaldo_mux_pc(13));

-- Location: IOOBUF_X89_Y9_N56
\ronaldo_mux_pc[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_pc|output[14]~28_combout\,
	devoe => ww_devoe,
	o => ww_ronaldo_mux_pc(14));

-- Location: IOOBUF_X68_Y81_N19
\ronaldo_mux_pc[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_pc|output[15]~30_combout\,
	devoe => ww_devoe,
	o => ww_ronaldo_mux_pc(15));

-- Location: IOOBUF_X89_Y38_N5
\ronaldo_mux_pc[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_pc|output[16]~32_combout\,
	devoe => ww_devoe,
	o => ww_ronaldo_mux_pc(16));

-- Location: IOOBUF_X89_Y36_N39
\ronaldo_mux_pc[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_pc|output[17]~34_combout\,
	devoe => ww_devoe,
	o => ww_ronaldo_mux_pc(17));

-- Location: IOOBUF_X84_Y81_N2
\ronaldo_mux_pc[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_pc|output[18]~36_combout\,
	devoe => ww_devoe,
	o => ww_ronaldo_mux_pc(18));

-- Location: IOOBUF_X70_Y81_N36
\ronaldo_mux_pc[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_pc|output[19]~38_combout\,
	devoe => ww_devoe,
	o => ww_ronaldo_mux_pc(19));

-- Location: IOOBUF_X58_Y0_N59
\ronaldo_mux_pc[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_pc|output[20]~40_combout\,
	devoe => ww_devoe,
	o => ww_ronaldo_mux_pc(20));

-- Location: IOOBUF_X82_Y81_N76
\ronaldo_mux_pc[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_pc|output[21]~42_combout\,
	devoe => ww_devoe,
	o => ww_ronaldo_mux_pc(21));

-- Location: IOOBUF_X8_Y0_N36
\ronaldo_mux_pc[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_pc|output[22]~44_combout\,
	devoe => ww_devoe,
	o => ww_ronaldo_mux_pc(22));

-- Location: IOOBUF_X89_Y38_N39
\ronaldo_mux_pc[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_pc|output[23]~46_combout\,
	devoe => ww_devoe,
	o => ww_ronaldo_mux_pc(23));

-- Location: IOOBUF_X30_Y81_N2
\ronaldo_mux_pc[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_pc|output[24]~48_combout\,
	devoe => ww_devoe,
	o => ww_ronaldo_mux_pc(24));

-- Location: IOOBUF_X88_Y81_N20
\ronaldo_mux_pc[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_pc|output[25]~50_combout\,
	devoe => ww_devoe,
	o => ww_ronaldo_mux_pc(25));

-- Location: IOOBUF_X36_Y81_N53
\ronaldo_mux_pc[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_pc|output[26]~52_combout\,
	devoe => ww_devoe,
	o => ww_ronaldo_mux_pc(26));

-- Location: IOOBUF_X60_Y81_N2
\ronaldo_mux_pc[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_pc|output[27]~54_combout\,
	devoe => ww_devoe,
	o => ww_ronaldo_mux_pc(27));

-- Location: IOOBUF_X89_Y9_N22
\ronaldo_mux_pc[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_pc|output[28]~56_combout\,
	devoe => ww_devoe,
	o => ww_ronaldo_mux_pc(28));

-- Location: IOOBUF_X68_Y0_N2
\ronaldo_mux_pc[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_pc|output[29]~58_combout\,
	devoe => ww_devoe,
	o => ww_ronaldo_mux_pc(29));

-- Location: IOOBUF_X89_Y37_N5
\ronaldo_mux_pc[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_pc|output[30]~60_combout\,
	devoe => ww_devoe,
	o => ww_ronaldo_mux_pc(30));

-- Location: IOOBUF_X89_Y35_N96
\ronaldo_mux_pc[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_pc|output[31]~62_combout\,
	devoe => ww_devoe,
	o => ww_ronaldo_mux_pc(31));

-- Location: IOOBUF_X70_Y0_N53
\jal_out~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \sjal_MEMWB~q\,
	devoe => ww_devoe,
	o => ww_jal_out);

-- Location: IOIBUF_X89_Y35_N61
\slow_clock~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_slow_clock,
	o => \slow_clock~input_o\);

-- Location: CLKCTRL_G10
\slow_clock~inputCLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \slow_clock~input_o\,
	outclk => \slow_clock~inputCLKENA0_outclk\);

-- Location: MLABCELL_X82_Y12_N0
\Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~1_sumout\ = SUM(( \pc_mips|pc_output\(2) ) + ( VCC ) + ( !VCC ))
-- \Add0~2\ = CARRY(( \pc_mips|pc_output\(2) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \pc_mips|ALT_INV_pc_output\(2),
	cin => GND,
	sumout => \Add0~1_sumout\,
	cout => \Add0~2\);

-- Location: MLABCELL_X82_Y12_N3
\Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~5_sumout\ = SUM(( \pc_mips|pc_output\(3) ) + ( GND ) + ( \Add0~2\ ))
-- \Add0~6\ = CARRY(( \pc_mips|pc_output\(3) ) + ( GND ) + ( \Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \pc_mips|ALT_INV_pc_output\(3),
	cin => \Add0~2\,
	sumout => \Add0~5_sumout\,
	cout => \Add0~6\);

-- Location: MLABCELL_X82_Y12_N6
\Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~9_sumout\ = SUM(( \pc_mips|pc_output\(4) ) + ( GND ) + ( \Add0~6\ ))
-- \Add0~10\ = CARRY(( \pc_mips|pc_output\(4) ) + ( GND ) + ( \Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \pc_mips|ALT_INV_pc_output\(4),
	cin => \Add0~6\,
	sumout => \Add0~9_sumout\,
	cout => \Add0~10\);

-- Location: FF_X82_Y12_N8
\spc_IFID[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \Add0~9_sumout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_IFID(4));

-- Location: FF_X81_Y12_N55
\spc_IDEX[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_IFID(4),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_IDEX(4));

-- Location: MLABCELL_X82_Y12_N9
\Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~13_sumout\ = SUM(( \pc_mips|pc_output\(5) ) + ( GND ) + ( \Add0~10\ ))
-- \Add0~14\ = CARRY(( \pc_mips|pc_output\(5) ) + ( GND ) + ( \Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \pc_mips|ALT_INV_pc_output\(5),
	cin => \Add0~10\,
	sumout => \Add0~13_sumout\,
	cout => \Add0~14\);

-- Location: MLABCELL_X82_Y12_N12
\Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~17_sumout\ = SUM(( \pc_mips|pc_output\(6) ) + ( GND ) + ( \Add0~14\ ))
-- \Add0~18\ = CARRY(( \pc_mips|pc_output\(6) ) + ( GND ) + ( \Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \pc_mips|ALT_INV_pc_output\(6),
	cin => \Add0~14\,
	sumout => \Add0~17_sumout\,
	cout => \Add0~18\);

-- Location: MLABCELL_X82_Y12_N15
\Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~21_sumout\ = SUM(( \pc_mips|pc_output\(7) ) + ( GND ) + ( \Add0~18\ ))
-- \Add0~22\ = CARRY(( \pc_mips|pc_output\(7) ) + ( GND ) + ( \Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \pc_mips|ALT_INV_pc_output\(7),
	cin => \Add0~18\,
	sumout => \Add0~21_sumout\,
	cout => \Add0~22\);

-- Location: M10K_X76_Y6_N0
\rom|altsyncram_component|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003E00008000004104000081000060020480001000C100004002004000A",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "ROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ROMVHDL:rom|altsyncram:altsyncram_component|altsyncram_up14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 40,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 6,
	port_b_data_width => 40,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	portaaddr => \rom|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: FF_X82_Y6_N10
\sinstruction_IFID[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \rom|altsyncram_component|auto_generated|q_a\(4),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_IFID(4));

-- Location: FF_X78_Y5_N10
\sinstruction_IFID[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \rom|altsyncram_component|auto_generated|q_a\(31),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_IFID(31));

-- Location: FF_X77_Y10_N37
\sinstruction_IFID[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sinstruction_IFID[28]~feeder_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_IFID(28));

-- Location: FF_X78_Y6_N55
\sinstruction_IFID[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \rom|altsyncram_component|auto_generated|q_a\(27),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_IFID(27));

-- Location: FF_X75_Y6_N23
\sinstruction_IFID[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \rom|altsyncram_component|auto_generated|q_a\(26),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_IFID(26));

-- Location: MLABCELL_X82_Y10_N24
\salucontrol_IDEX~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \salucontrol_IDEX~1_combout\ = ( sinstruction_IFID(26) & ( sinstruction_IFID(29) & ( (!sinstruction_IFID(28) & (!sinstruction_IFID(30) & (!sinstruction_IFID(31) $ (sinstruction_IFID(27))))) ) ) ) # ( !sinstruction_IFID(26) & ( sinstruction_IFID(29) & ( 
-- (!sinstruction_IFID(31) & (!sinstruction_IFID(28) & (!sinstruction_IFID(30) & !sinstruction_IFID(27)))) ) ) ) # ( sinstruction_IFID(26) & ( !sinstruction_IFID(29) & ( (!sinstruction_IFID(30) & ((!sinstruction_IFID(31) & (sinstruction_IFID(28) & 
-- !sinstruction_IFID(27))) # (sinstruction_IFID(31) & (!sinstruction_IFID(28) & sinstruction_IFID(27))))) ) ) ) # ( !sinstruction_IFID(26) & ( !sinstruction_IFID(29) & ( (!sinstruction_IFID(31) & (sinstruction_IFID(28) & (!sinstruction_IFID(30) & 
-- !sinstruction_IFID(27)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000000000001000000100000010000000000000001000000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(31),
	datab => ALT_INV_sinstruction_IFID(28),
	datac => ALT_INV_sinstruction_IFID(30),
	datad => ALT_INV_sinstruction_IFID(27),
	datae => ALT_INV_sinstruction_IFID(26),
	dataf => ALT_INV_sinstruction_IFID(29),
	combout => \salucontrol_IDEX~1_combout\);

-- Location: FF_X80_Y6_N32
\sinstruction_IFID[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \rom|altsyncram_component|auto_generated|q_a\(0),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_IFID(0));

-- Location: FF_X79_Y6_N29
\sinstruction_IFID[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \rom|altsyncram_component|auto_generated|q_a\(3),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_IFID(3));

-- Location: FF_X75_Y6_N8
\sinstruction_IFID[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \rom|altsyncram_component|auto_generated|q_a\(1),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_IFID(1));

-- Location: FF_X78_Y6_N5
\sinstruction_IFID[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \rom|altsyncram_component|auto_generated|q_a\(5),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_IFID(5));

-- Location: LABCELL_X83_Y6_N21
\salucontrol_IDEX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \salucontrol_IDEX~0_combout\ = ( sinstruction_IFID(1) & ( sinstruction_IFID(5) & ( (!sinstruction_IFID(0) & !sinstruction_IFID(2)) ) ) ) # ( !sinstruction_IFID(1) & ( sinstruction_IFID(5) & ( (!sinstruction_IFID(0) & (!sinstruction_IFID(3) & 
-- !sinstruction_IFID(2))) ) ) ) # ( sinstruction_IFID(1) & ( !sinstruction_IFID(5) & ( (!sinstruction_IFID(0) & (!sinstruction_IFID(3) & sinstruction_IFID(2))) ) ) ) # ( !sinstruction_IFID(1) & ( !sinstruction_IFID(5) & ( (!sinstruction_IFID(0) & 
-- (!sinstruction_IFID(3) & sinstruction_IFID(2))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010100000000000001010000010100000000000001010101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(0),
	datac => ALT_INV_sinstruction_IFID(3),
	datad => ALT_INV_sinstruction_IFID(2),
	datae => ALT_INV_sinstruction_IFID(1),
	dataf => ALT_INV_sinstruction_IFID(5),
	combout => \salucontrol_IDEX~0_combout\);

-- Location: LABCELL_X83_Y6_N24
\control|Jr~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Jr~0_combout\ = ( !sinstruction_IFID(1) & ( !sinstruction_IFID(5) & ( (!sinstruction_IFID(0) & (!sinstruction_IFID(4) & (!sinstruction_IFID(2) & sinstruction_IFID(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(0),
	datab => ALT_INV_sinstruction_IFID(4),
	datac => ALT_INV_sinstruction_IFID(2),
	datad => ALT_INV_sinstruction_IFID(3),
	datae => ALT_INV_sinstruction_IFID(1),
	dataf => ALT_INV_sinstruction_IFID(5),
	combout => \control|Jr~0_combout\);

-- Location: LABCELL_X83_Y6_N15
\salucontrol_IDEX~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \salucontrol_IDEX~2_combout\ = ( \salucontrol_IDEX~0_combout\ & ( \control|Jr~0_combout\ & ( (!\reset_stages~combout\ & \salucontrol_IDEX~1_combout\) ) ) ) # ( !\salucontrol_IDEX~0_combout\ & ( \control|Jr~0_combout\ & ( (!\reset_stages~combout\ & 
-- \salucontrol_IDEX~1_combout\) ) ) ) # ( \salucontrol_IDEX~0_combout\ & ( !\control|Jr~0_combout\ & ( (!\reset_stages~combout\ & ((!\control|Mux2~0_combout\ & ((\salucontrol_IDEX~1_combout\))) # (\control|Mux2~0_combout\ & (!sinstruction_IFID(4))))) ) ) ) 
-- # ( !\salucontrol_IDEX~0_combout\ & ( !\control|Jr~0_combout\ & ( (!\control|Mux2~0_combout\ & (!\reset_stages~combout\ & \salucontrol_IDEX~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010001000010000001100100000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_Mux2~0_combout\,
	datab => \ALT_INV_reset_stages~combout\,
	datac => ALT_INV_sinstruction_IFID(4),
	datad => \ALT_INV_salucontrol_IDEX~1_combout\,
	datae => \ALT_INV_salucontrol_IDEX~0_combout\,
	dataf => \control|ALT_INV_Jr~0_combout\,
	combout => \salucontrol_IDEX~2_combout\);

-- Location: FF_X83_Y6_N17
\salucontrol_IDEX[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \salucontrol_IDEX~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => salucontrol_IDEX(1));

-- Location: LABCELL_X83_Y6_N3
\control|ALUControl[0]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|ALUControl[0]~3_combout\ = ( !sinstruction_IFID(3) & ( sinstruction_IFID(0) & ( (!sinstruction_IFID(1) & (sinstruction_IFID(5) & sinstruction_IFID(2))) ) ) ) # ( sinstruction_IFID(3) & ( !sinstruction_IFID(0) & ( (sinstruction_IFID(1) & 
-- (sinstruction_IFID(5) & !sinstruction_IFID(2))) ) ) ) # ( !sinstruction_IFID(3) & ( !sinstruction_IFID(0) & ( (sinstruction_IFID(1) & !sinstruction_IFID(5)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100000100010000000000000000001000100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(1),
	datab => ALT_INV_sinstruction_IFID(5),
	datad => ALT_INV_sinstruction_IFID(2),
	datae => ALT_INV_sinstruction_IFID(3),
	dataf => ALT_INV_sinstruction_IFID(0),
	combout => \control|ALUControl[0]~3_combout\);

-- Location: MLABCELL_X82_Y10_N18
\control|ALUControl[3]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|ALUControl[3]~1_combout\ = ( sinstruction_IFID(26) & ( sinstruction_IFID(29) & ( (!sinstruction_IFID(30) & (sinstruction_IFID(27) & (!sinstruction_IFID(31) & sinstruction_IFID(28)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(30),
	datab => ALT_INV_sinstruction_IFID(27),
	datac => ALT_INV_sinstruction_IFID(31),
	datad => ALT_INV_sinstruction_IFID(28),
	datae => ALT_INV_sinstruction_IFID(26),
	dataf => ALT_INV_sinstruction_IFID(29),
	combout => \control|ALUControl[3]~1_combout\);

-- Location: LABCELL_X83_Y6_N33
\control|ALUControl[0]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|ALUControl[0]~4_combout\ = ( \control|Mux2~0_combout\ & ( \control|ALUControl[3]~1_combout\ ) ) # ( !\control|Mux2~0_combout\ & ( \control|ALUControl[3]~1_combout\ ) ) # ( \control|Mux2~0_combout\ & ( !\control|ALUControl[3]~1_combout\ & ( 
-- (\control|ALUControl[0]~3_combout\ & !sinstruction_IFID(4)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010100000101000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_ALUControl[0]~3_combout\,
	datac => ALT_INV_sinstruction_IFID(4),
	datae => \control|ALT_INV_Mux2~0_combout\,
	dataf => \control|ALT_INV_ALUControl[3]~1_combout\,
	combout => \control|ALUControl[0]~4_combout\);

-- Location: FF_X80_Y7_N35
\salucontrol_IDEX[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \control|ALUControl[0]~4_combout\,
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => salucontrol_IDEX(0));

-- Location: LABCELL_X83_Y6_N57
\control|ALUControl[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|ALUControl[3]~0_combout\ = ( sinstruction_IFID(1) & ( sinstruction_IFID(2) & ( !sinstruction_IFID(0) $ (sinstruction_IFID(5)) ) ) ) # ( !sinstruction_IFID(1) & ( sinstruction_IFID(2) & ( (!sinstruction_IFID(0) & !sinstruction_IFID(5)) ) ) ) # ( 
-- sinstruction_IFID(1) & ( !sinstruction_IFID(2) & ( (!sinstruction_IFID(0) & !sinstruction_IFID(5)) ) ) ) # ( !sinstruction_IFID(1) & ( !sinstruction_IFID(2) & ( (!sinstruction_IFID(0) & !sinstruction_IFID(5)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000101000001010000010100000101000001010010110100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(0),
	datac => ALT_INV_sinstruction_IFID(5),
	datae => ALT_INV_sinstruction_IFID(1),
	dataf => ALT_INV_sinstruction_IFID(2),
	combout => \control|ALUControl[3]~0_combout\);

-- Location: LABCELL_X83_Y6_N48
\control|ALUControl[3]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|ALUControl[3]~2_combout\ = ( \control|ALUControl[3]~0_combout\ & ( sinstruction_IFID(4) & ( \control|ALUControl[3]~1_combout\ ) ) ) # ( !\control|ALUControl[3]~0_combout\ & ( sinstruction_IFID(4) & ( \control|ALUControl[3]~1_combout\ ) ) ) # ( 
-- \control|ALUControl[3]~0_combout\ & ( !sinstruction_IFID(4) & ( ((\control|Mux2~0_combout\ & !sinstruction_IFID(3))) # (\control|ALUControl[3]~1_combout\) ) ) ) # ( !\control|ALUControl[3]~0_combout\ & ( !sinstruction_IFID(4) & ( 
-- \control|ALUControl[3]~1_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011011101110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_Mux2~0_combout\,
	datab => \control|ALT_INV_ALUControl[3]~1_combout\,
	datad => ALT_INV_sinstruction_IFID(3),
	datae => \control|ALT_INV_ALUControl[3]~0_combout\,
	dataf => ALT_INV_sinstruction_IFID(4),
	combout => \control|ALUControl[3]~2_combout\);

-- Location: FF_X83_Y6_N50
\salucontrol_IDEX[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \control|ALUControl[3]~2_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => salucontrol_IDEX(3));

-- Location: MLABCELL_X82_Y10_N54
\salucontrol_IDEX~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \salucontrol_IDEX~5_combout\ = ( sinstruction_IFID(26) & ( sinstruction_IFID(29) & ( (!sinstruction_IFID(31) & (sinstruction_IFID(28) & (!sinstruction_IFID(30) & sinstruction_IFID(27)))) ) ) ) # ( sinstruction_IFID(26) & ( !sinstruction_IFID(29) & ( 
-- (!sinstruction_IFID(31) & (sinstruction_IFID(28) & (!sinstruction_IFID(30) & !sinstruction_IFID(27)))) ) ) ) # ( !sinstruction_IFID(26) & ( !sinstruction_IFID(29) & ( (!sinstruction_IFID(31) & (sinstruction_IFID(28) & (!sinstruction_IFID(30) & 
-- !sinstruction_IFID(27)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000000000001000000000000000000000000000000000000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(31),
	datab => ALT_INV_sinstruction_IFID(28),
	datac => ALT_INV_sinstruction_IFID(30),
	datad => ALT_INV_sinstruction_IFID(27),
	datae => ALT_INV_sinstruction_IFID(26),
	dataf => ALT_INV_sinstruction_IFID(29),
	combout => \salucontrol_IDEX~5_combout\);

-- Location: LABCELL_X83_Y6_N6
\salucontrol_IDEX~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \salucontrol_IDEX~3_combout\ = ( sinstruction_IFID(1) & ( sinstruction_IFID(0) & ( (sinstruction_IFID(5) & (sinstruction_IFID(2) & !sinstruction_IFID(3))) ) ) ) # ( sinstruction_IFID(1) & ( !sinstruction_IFID(0) & ( (sinstruction_IFID(5) & 
-- !sinstruction_IFID(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100000011000000000000000000000000001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_sinstruction_IFID(5),
	datac => ALT_INV_sinstruction_IFID(2),
	datad => ALT_INV_sinstruction_IFID(3),
	datae => ALT_INV_sinstruction_IFID(1),
	dataf => ALT_INV_sinstruction_IFID(0),
	combout => \salucontrol_IDEX~3_combout\);

-- Location: LABCELL_X83_Y6_N45
\salucontrol_IDEX~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \salucontrol_IDEX~4_combout\ = ( sinstruction_IFID(4) & ( \control|Jr~0_combout\ & ( (\salucontrol_IDEX~5_combout\ & !\reset_stages~combout\) ) ) ) # ( !sinstruction_IFID(4) & ( \control|Jr~0_combout\ & ( (\salucontrol_IDEX~5_combout\ & 
-- !\reset_stages~combout\) ) ) ) # ( sinstruction_IFID(4) & ( !\control|Jr~0_combout\ & ( (\salucontrol_IDEX~5_combout\ & (!\reset_stages~combout\ & !\control|Mux2~0_combout\)) ) ) ) # ( !sinstruction_IFID(4) & ( !\control|Jr~0_combout\ & ( 
-- (!\reset_stages~combout\ & ((!\control|Mux2~0_combout\ & (\salucontrol_IDEX~5_combout\)) # (\control|Mux2~0_combout\ & ((\salucontrol_IDEX~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000001100010001000000000001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_salucontrol_IDEX~5_combout\,
	datab => \ALT_INV_reset_stages~combout\,
	datac => \ALT_INV_salucontrol_IDEX~3_combout\,
	datad => \control|ALT_INV_Mux2~0_combout\,
	datae => ALT_INV_sinstruction_IFID(4),
	dataf => \control|ALT_INV_Jr~0_combout\,
	combout => \salucontrol_IDEX~4_combout\);

-- Location: FF_X83_Y6_N47
\salucontrol_IDEX[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \salucontrol_IDEX~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => salucontrol_IDEX(2));

-- Location: LABCELL_X80_Y6_N6
\alu_main|Mux32~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux32~0_combout\ = ( salucontrol_IDEX(2) & ( !salucontrol_IDEX(1) $ (salucontrol_IDEX(3)) ) ) # ( !salucontrol_IDEX(2) & ( (salucontrol_IDEX(1) & (salucontrol_IDEX(0) & !salucontrol_IDEX(3))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000000000001010000000010101010010101011010101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salucontrol_IDEX(1),
	datac => ALT_INV_salucontrol_IDEX(0),
	datad => ALT_INV_salucontrol_IDEX(3),
	dataf => ALT_INV_salucontrol_IDEX(2),
	combout => \alu_main|Mux32~0_combout\);

-- Location: LABCELL_X79_Y7_N15
\alu_main|Mux12~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux12~2_combout\ = ( salucontrol_IDEX(3) & ( !salucontrol_IDEX(0) ) ) # ( !salucontrol_IDEX(3) & ( (!salucontrol_IDEX(0) & salucontrol_IDEX(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_salucontrol_IDEX(0),
	datad => ALT_INV_salucontrol_IDEX(1),
	dataf => ALT_INV_salucontrol_IDEX(3),
	combout => \alu_main|Mux12~2_combout\);

-- Location: MLABCELL_X78_Y6_N15
\salumainresult_EXMEM[8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \salumainresult_EXMEM[8]~feeder_combout\ = ( \alu_main|Result\(8) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \alu_main|ALT_INV_Result\(8),
	combout => \salumainresult_EXMEM[8]~feeder_combout\);

-- Location: FF_X78_Y6_N17
\salumainresult_EXMEM[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \salumainresult_EXMEM[8]~feeder_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => salumainresult_EXMEM(8));

-- Location: MLABCELL_X82_Y10_N48
\control|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Mux6~0_combout\ = ( sinstruction_IFID(28) & ( !sinstruction_IFID(29) & ( (!\sinstruction_IFID[26]~DUPLICATE_q\ & (!sinstruction_IFID(27) & (!sinstruction_IFID(30) & !sinstruction_IFID(31)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IFID[26]~DUPLICATE_q\,
	datab => ALT_INV_sinstruction_IFID(27),
	datac => ALT_INV_sinstruction_IFID(30),
	datad => ALT_INV_sinstruction_IFID(31),
	datae => ALT_INV_sinstruction_IFID(28),
	dataf => ALT_INV_sinstruction_IFID(29),
	combout => \control|Mux6~0_combout\);

-- Location: FF_X82_Y10_N49
sbeq_IDEX : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \control|Mux6~0_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sbeq_IDEX~q\);

-- Location: FF_X80_Y12_N28
\sbeq_EXMEM~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \sbeq_IDEX~q\,
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sbeq_EXMEM~DUPLICATE_q\);

-- Location: LABCELL_X80_Y11_N48
\process_8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \process_8~0_combout\ = ( \sjump_EXMEM~q\ & ( \sbne_EXMEM~q\ & ( !\sjal_EXMEM~q\ ) ) ) # ( !\sjump_EXMEM~q\ & ( \sbne_EXMEM~q\ & ( (!\sjal_EXMEM~q\ & (((!\salu_zero_EXMEM~q\) # (\sjr_EXMEM~q\)) # (\sbeq_EXMEM~DUPLICATE_q\))) ) ) ) # ( \sjump_EXMEM~q\ & ( 
-- !\sbne_EXMEM~q\ & ( !\sjal_EXMEM~q\ ) ) ) # ( !\sjump_EXMEM~q\ & ( !\sbne_EXMEM~q\ & ( (!\sjal_EXMEM~q\ & (((\sbeq_EXMEM~DUPLICATE_q\ & \salu_zero_EXMEM~q\)) # (\sjr_EXMEM~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011100000000111111110000000011110111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sbeq_EXMEM~DUPLICATE_q\,
	datab => \ALT_INV_sjr_EXMEM~q\,
	datac => \ALT_INV_salu_zero_EXMEM~q\,
	datad => \ALT_INV_sjal_EXMEM~q\,
	datae => \ALT_INV_sjump_EXMEM~q\,
	dataf => \ALT_INV_sbne_EXMEM~q\,
	combout => \process_8~0_combout\);

-- Location: FF_X75_Y7_N8
\salumainresult_MEMWB[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => salumainresult_EXMEM(8),
	sclr => \process_8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => salumainresult_MEMWB(8));

-- Location: LABCELL_X75_Y10_N24
\control|Mux11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Mux11~0_combout\ = ( \sinstruction_IFID[26]~DUPLICATE_q\ & ( sinstruction_IFID(31) & ( (!\sinstruction_IFID[28]~DUPLICATE_q\ & (sinstruction_IFID(27) & (sinstruction_IFID(29) & !sinstruction_IFID(30)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IFID[28]~DUPLICATE_q\,
	datab => ALT_INV_sinstruction_IFID(27),
	datac => ALT_INV_sinstruction_IFID(29),
	datad => ALT_INV_sinstruction_IFID(30),
	datae => \ALT_INV_sinstruction_IFID[26]~DUPLICATE_q\,
	dataf => ALT_INV_sinstruction_IFID(31),
	combout => \control|Mux11~0_combout\);

-- Location: FF_X75_Y10_N23
smemwrite_IDEX : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \control|Mux11~0_combout\,
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \smemwrite_IDEX~q\);

-- Location: FF_X75_Y10_N19
smemwrite_EXMEM : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \smemwrite_IDEX~q\,
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \smemwrite_EXMEM~q\);

-- Location: MLABCELL_X82_Y10_N0
\control|Mux12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Mux12~0_combout\ = ( !sinstruction_IFID(28) & ( !sinstruction_IFID(29) & ( (\sinstruction_IFID[26]~DUPLICATE_q\ & (sinstruction_IFID(27) & (!sinstruction_IFID(30) & sinstruction_IFID(31)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IFID[26]~DUPLICATE_q\,
	datab => ALT_INV_sinstruction_IFID(27),
	datac => ALT_INV_sinstruction_IFID(30),
	datad => ALT_INV_sinstruction_IFID(31),
	datae => ALT_INV_sinstruction_IFID(28),
	dataf => ALT_INV_sinstruction_IFID(29),
	combout => \control|Mux12~0_combout\);

-- Location: FF_X82_Y10_N2
smemread_IDEX : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \control|Mux12~0_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \smemread_IDEX~q\);

-- Location: FF_X82_Y10_N5
smemread_EXMEM : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \smemread_IDEX~q\,
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \smemread_EXMEM~q\);

-- Location: FF_X75_Y6_N4
\sinstruction_IFID[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \rom|altsyncram_component|auto_generated|q_a\(16),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_IFID(16));

-- Location: FF_X74_Y9_N17
\spc_MEMWB[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_EXMEM(0),
	sclr => \process_8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spc_MEMWB[0]~DUPLICATE_q\);

-- Location: MLABCELL_X72_Y6_N42
\sinstruction_IFID[23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sinstruction_IFID[23]~feeder_combout\ = ( \rom|altsyncram_component|auto_generated|q_a\(23) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \rom|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \sinstruction_IFID[23]~feeder_combout\);

-- Location: FF_X72_Y6_N43
\sinstruction_IFID[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sinstruction_IFID[23]~feeder_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_IFID(23));

-- Location: FF_X77_Y5_N49
\sinstruction_IFID[21]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \rom|altsyncram_component|auto_generated|q_a\(21),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sinstruction_IFID[21]~DUPLICATE_q\);

-- Location: FF_X79_Y6_N34
\sinstruction_IFID[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \rom|altsyncram_component|auto_generated|q_a\(9),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_IFID(9));

-- Location: LABCELL_X77_Y10_N12
\sinstruction_IDEX[9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sinstruction_IDEX[9]~feeder_combout\ = ( sinstruction_IFID(9) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_sinstruction_IFID(9),
	combout => \sinstruction_IDEX[9]~feeder_combout\);

-- Location: FF_X77_Y10_N14
\sinstruction_IDEX[9]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sinstruction_IDEX[9]~feeder_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sinstruction_IDEX[9]~DUPLICATE_q\);

-- Location: FF_X75_Y6_N59
\sinstruction_IFID[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \rom|altsyncram_component|auto_generated|q_a\(8),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_IFID(8));

-- Location: FF_X78_Y6_N35
\sinstruction_IDEX[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => sinstruction_IFID(8),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_IDEX(8));

-- Location: FF_X75_Y6_N52
\sinstruction_IFID[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \rom|altsyncram_component|auto_generated|q_a\(10),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_IFID(10));

-- Location: FF_X79_Y7_N52
\sinstruction_IDEX[10]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => sinstruction_IFID(10),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sinstruction_IDEX[10]~DUPLICATE_q\);

-- Location: MLABCELL_X82_Y7_N21
\alu_main|Mux1~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux1~12_combout\ = ( !\sinstruction_IDEX[10]~DUPLICATE_q\ & ( (!sinstruction_IDEX(8)) # (\sinstruction_IDEX[9]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001111111111110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_sinstruction_IDEX[9]~DUPLICATE_q\,
	datad => ALT_INV_sinstruction_IDEX(8),
	dataf => \ALT_INV_sinstruction_IDEX[10]~DUPLICATE_q\,
	combout => \alu_main|Mux1~12_combout\);

-- Location: MLABCELL_X82_Y7_N15
\alu_main|Mux1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux1~13_combout\ = ( !\sinstruction_IDEX[10]~DUPLICATE_q\ & ( sinstruction_IDEX(8) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_sinstruction_IDEX(8),
	dataf => \ALT_INV_sinstruction_IDEX[10]~DUPLICATE_q\,
	combout => \alu_main|Mux1~13_combout\);

-- Location: LABCELL_X75_Y10_N0
\control|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Mux4~0_combout\ = ( sinstruction_IFID(29) & ( \sinstruction_IFID[28]~DUPLICATE_q\ & ( (!sinstruction_IFID(31) & ((!sinstruction_IFID(27)) # (!sinstruction_IFID(30) $ (!\sinstruction_IFID[26]~DUPLICATE_q\)))) ) ) ) # ( !sinstruction_IFID(29) & ( 
-- \sinstruction_IFID[28]~DUPLICATE_q\ & ( (sinstruction_IFID(30) & (sinstruction_IFID(27) & (!sinstruction_IFID(31) & \sinstruction_IFID[26]~DUPLICATE_q\))) ) ) ) # ( sinstruction_IFID(29) & ( !\sinstruction_IFID[28]~DUPLICATE_q\ & ( (!sinstruction_IFID(30) 
-- & ((!sinstruction_IFID(31)) # (!sinstruction_IFID(27) $ (\sinstruction_IFID[26]~DUPLICATE_q\)))) # (sinstruction_IFID(30) & (!sinstruction_IFID(27) & (!sinstruction_IFID(31)))) ) ) ) # ( !sinstruction_IFID(29) & ( !\sinstruction_IFID[28]~DUPLICATE_q\ & ( 
-- (!sinstruction_IFID(30) & (sinstruction_IFID(27) & ((!sinstruction_IFID(31)) # (\sinstruction_IFID[26]~DUPLICATE_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100010111010001110001000000000000100001101000011100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(30),
	datab => ALT_INV_sinstruction_IFID(27),
	datac => ALT_INV_sinstruction_IFID(31),
	datad => \ALT_INV_sinstruction_IFID[26]~DUPLICATE_q\,
	datae => ALT_INV_sinstruction_IFID(29),
	dataf => \ALT_INV_sinstruction_IFID[28]~DUPLICATE_q\,
	combout => \control|Mux4~0_combout\);

-- Location: FF_X75_Y10_N1
\salusrc_IDEX~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \control|Mux4~0_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \salusrc_IDEX~DUPLICATE_q\);

-- Location: LABCELL_X80_Y4_N39
\alu_main|Mux26~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux26~5_combout\ = ( !salucontrol_IDEX(1) & ( !salucontrol_IDEX(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => ALT_INV_salucontrol_IDEX(1),
	dataf => ALT_INV_salucontrol_IDEX(0),
	combout => \alu_main|Mux26~5_combout\);

-- Location: FF_X72_Y9_N8
\sinstruction_IDEX[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => sinstruction_IFID(25),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_IDEX(25));

-- Location: MLABCELL_X72_Y6_N30
\sinstruction_IFID[20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sinstruction_IFID[20]~feeder_combout\ = ( \rom|altsyncram_component|auto_generated|q_a\(20) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \rom|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	combout => \sinstruction_IFID[20]~feeder_combout\);

-- Location: FF_X72_Y6_N31
\sinstruction_IFID[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sinstruction_IFID[20]~feeder_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_IFID(20));

-- Location: FF_X72_Y9_N44
\sinstruction_IDEX[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => sinstruction_IFID(20),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_IDEX(20));

-- Location: FF_X82_Y10_N43
sregdest_IDEX : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \control|Mux2~0_combout\,
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sregdest_IDEX~q\);

-- Location: FF_X79_Y7_N49
\sinstruction_IFID[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \rom|altsyncram_component|auto_generated|q_a\(15),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_IFID(15));

-- Location: FF_X73_Y5_N40
\sinstruction_IDEX[15]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => sinstruction_IFID(15),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sinstruction_IDEX[15]~DUPLICATE_q\);

-- Location: MLABCELL_X72_Y9_N0
\swriteregister_EXMEM~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \swriteregister_EXMEM~4_combout\ = ( \sinstruction_IDEX[15]~DUPLICATE_q\ & ( (\sregdest_IDEX~q\) # (sinstruction_IDEX(20)) ) ) # ( !\sinstruction_IDEX[15]~DUPLICATE_q\ & ( (sinstruction_IDEX(20) & !\sregdest_IDEX~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_sinstruction_IDEX(20),
	datac => \ALT_INV_sregdest_IDEX~q\,
	dataf => \ALT_INV_sinstruction_IDEX[15]~DUPLICATE_q\,
	combout => \swriteregister_EXMEM~4_combout\);

-- Location: FF_X72_Y9_N41
\swriteregister_EXMEM[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \swriteregister_EXMEM~4_combout\,
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => swriteregister_EXMEM(4));

-- Location: FF_X71_Y10_N4
\sinstruction_IFID[24]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \rom|altsyncram_component|auto_generated|q_a\(24),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sinstruction_IFID[24]~DUPLICATE_q\);

-- Location: FF_X72_Y9_N47
\sinstruction_IDEX[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \sinstruction_IFID[24]~DUPLICATE_q\,
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_IDEX(24));

-- Location: FF_X75_Y10_N17
\sinstruction_IFID[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \rom|altsyncram_component|auto_generated|q_a\(14),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_IFID(14));

-- Location: FF_X75_Y10_N40
\sinstruction_IDEX[14]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => sinstruction_IFID(14),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sinstruction_IDEX[14]~DUPLICATE_q\);

-- Location: FF_X72_Y6_N50
\sinstruction_IFID[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \rom|altsyncram_component|auto_generated|q_a\(19),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_IFID(19));

-- Location: FF_X72_Y9_N25
\sinstruction_IDEX[19]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => sinstruction_IFID(19),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sinstruction_IDEX[19]~DUPLICATE_q\);

-- Location: MLABCELL_X72_Y9_N9
\swriteregister_EXMEM~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \swriteregister_EXMEM~3_combout\ = ( \sinstruction_IDEX[19]~DUPLICATE_q\ & ( (!\sregdest_IDEX~q\) # (\sinstruction_IDEX[14]~DUPLICATE_q\) ) ) # ( !\sinstruction_IDEX[19]~DUPLICATE_q\ & ( (\sinstruction_IDEX[14]~DUPLICATE_q\ & \sregdest_IDEX~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_sinstruction_IDEX[14]~DUPLICATE_q\,
	datad => \ALT_INV_sregdest_IDEX~q\,
	dataf => \ALT_INV_sinstruction_IDEX[19]~DUPLICATE_q\,
	combout => \swriteregister_EXMEM~3_combout\);

-- Location: FF_X72_Y9_N11
\swriteregister_EXMEM[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \swriteregister_EXMEM~3_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => swriteregister_EXMEM(3));

-- Location: MLABCELL_X72_Y9_N21
\forward|rd1_out[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|rd1_out[1]~1_combout\ = ( swriteregister_EXMEM(3) & ( (sinstruction_IDEX(24) & (!sinstruction_IDEX(25) $ (swriteregister_EXMEM(4)))) ) ) # ( !swriteregister_EXMEM(3) & ( (!sinstruction_IDEX(24) & (!sinstruction_IDEX(25) $ 
-- (swriteregister_EXMEM(4)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100000000110000110000000000000000110000110000000011000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_sinstruction_IDEX(25),
	datac => ALT_INV_swriteregister_EXMEM(4),
	datad => ALT_INV_sinstruction_IDEX(24),
	dataf => ALT_INV_swriteregister_EXMEM(3),
	combout => \forward|rd1_out[1]~1_combout\);

-- Location: FF_X72_Y9_N10
\swriteregister_EXMEM[3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \swriteregister_EXMEM~3_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \swriteregister_EXMEM[3]~DUPLICATE_q\);

-- Location: FF_X73_Y9_N2
\swriteregister_MEMWB[3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \swriteregister_EXMEM[3]~DUPLICATE_q\,
	sclr => \process_8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \swriteregister_MEMWB[3]~DUPLICATE_q\);

-- Location: FF_X79_Y8_N35
\sinstruction_IFID[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \rom|altsyncram_component|auto_generated|q_a\(18),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_IFID(18));

-- Location: FF_X72_Y9_N53
\sinstruction_IDEX[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => sinstruction_IFID(18),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_IDEX(18));

-- Location: FF_X75_Y10_N5
\sinstruction_IFID[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \rom|altsyncram_component|auto_generated|q_a\(13),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_IFID(13));

-- Location: FF_X75_Y10_N31
\sinstruction_IDEX[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => sinstruction_IFID(13),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_IDEX(13));

-- Location: MLABCELL_X72_Y9_N18
\swriteregister_EXMEM~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \swriteregister_EXMEM~2_combout\ = (!\sregdest_IDEX~q\ & (sinstruction_IDEX(18))) # (\sregdest_IDEX~q\ & ((sinstruction_IDEX(13))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111100001010010111110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sregdest_IDEX~q\,
	datac => ALT_INV_sinstruction_IDEX(18),
	datad => ALT_INV_sinstruction_IDEX(13),
	combout => \swriteregister_EXMEM~2_combout\);

-- Location: FF_X72_Y9_N19
\swriteregister_EXMEM[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \swriteregister_EXMEM~2_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \swriteregister_EXMEM[2]~DUPLICATE_q\);

-- Location: FF_X73_Y9_N41
\swriteregister_MEMWB[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \swriteregister_EXMEM[2]~DUPLICATE_q\,
	sclr => \process_8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => swriteregister_MEMWB(2));

-- Location: FF_X72_Y9_N38
\sinstruction_IDEX[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => sinstruction_IFID(16),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_IDEX(16));

-- Location: FF_X75_Y6_N26
\sinstruction_IFID[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \rom|altsyncram_component|auto_generated|q_a\(11),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_IFID(11));

-- Location: MLABCELL_X78_Y6_N12
\sinstruction_IDEX[11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sinstruction_IDEX[11]~feeder_combout\ = ( sinstruction_IFID(11) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_sinstruction_IFID(11),
	combout => \sinstruction_IDEX[11]~feeder_combout\);

-- Location: FF_X78_Y6_N13
\sinstruction_IDEX[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sinstruction_IDEX[11]~feeder_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_IDEX(11));

-- Location: MLABCELL_X72_Y9_N45
\swriteregister_EXMEM~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \swriteregister_EXMEM~0_combout\ = ( sinstruction_IDEX(11) & ( (sinstruction_IDEX(16)) # (\sregdest_IDEX~q\) ) ) # ( !sinstruction_IDEX(11) & ( (!\sregdest_IDEX~q\ & sinstruction_IDEX(16)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sregdest_IDEX~q\,
	datad => ALT_INV_sinstruction_IDEX(16),
	dataf => ALT_INV_sinstruction_IDEX(11),
	combout => \swriteregister_EXMEM~0_combout\);

-- Location: FF_X72_Y9_N23
\swriteregister_EXMEM[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \swriteregister_EXMEM~0_combout\,
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => swriteregister_EXMEM(0));

-- Location: FF_X73_Y9_N35
\swriteregister_MEMWB[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => swriteregister_EXMEM(0),
	sclr => \process_8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => swriteregister_MEMWB(0));

-- Location: FF_X75_Y6_N2
\sinstruction_IFID[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \rom|altsyncram_component|auto_generated|q_a\(17),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_IFID(17));

-- Location: FF_X72_Y9_N32
\sinstruction_IDEX[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => sinstruction_IFID(17),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_IDEX(17));

-- Location: FF_X75_Y6_N16
\sinstruction_IFID[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \rom|altsyncram_component|auto_generated|q_a\(12),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_IFID(12));

-- Location: FF_X72_Y8_N22
\sinstruction_IDEX[12]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => sinstruction_IFID(12),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sinstruction_IDEX[12]~DUPLICATE_q\);

-- Location: MLABCELL_X72_Y9_N42
\swriteregister_EXMEM~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \swriteregister_EXMEM~1_combout\ = (!\sregdest_IDEX~q\ & (sinstruction_IDEX(17))) # (\sregdest_IDEX~q\ & ((\sinstruction_IDEX[12]~DUPLICATE_q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sregdest_IDEX~q\,
	datab => ALT_INV_sinstruction_IDEX(17),
	datac => \ALT_INV_sinstruction_IDEX[12]~DUPLICATE_q\,
	combout => \swriteregister_EXMEM~1_combout\);

-- Location: FF_X72_Y9_N17
\swriteregister_EXMEM[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \swriteregister_EXMEM~1_combout\,
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => swriteregister_EXMEM(1));

-- Location: FF_X73_Y9_N47
\swriteregister_MEMWB[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => swriteregister_EXMEM(1),
	sclr => \process_8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => swriteregister_MEMWB(1));

-- Location: FF_X73_Y9_N59
\swriteregister_MEMWB[4]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => swriteregister_EXMEM(4),
	sclr => \process_8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \swriteregister_MEMWB[4]~DUPLICATE_q\);

-- Location: LABCELL_X75_Y10_N36
\control|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Mux1~0_combout\ = ( sinstruction_IFID(29) & ( \sinstruction_IFID[28]~DUPLICATE_q\ & ( (!sinstruction_IFID(31) & ((!sinstruction_IFID(27)) # (!sinstruction_IFID(30) $ (!\sinstruction_IFID[26]~DUPLICATE_q\)))) ) ) ) # ( !sinstruction_IFID(29) & ( 
-- \sinstruction_IFID[28]~DUPLICATE_q\ & ( (sinstruction_IFID(30) & (sinstruction_IFID(27) & (!sinstruction_IFID(31) & \sinstruction_IFID[26]~DUPLICATE_q\))) ) ) ) # ( sinstruction_IFID(29) & ( !\sinstruction_IFID[28]~DUPLICATE_q\ & ( (!sinstruction_IFID(30) 
-- & ((!sinstruction_IFID(31)) # ((!sinstruction_IFID(27) & !\sinstruction_IFID[26]~DUPLICATE_q\)))) # (sinstruction_IFID(30) & (!sinstruction_IFID(27) & (!sinstruction_IFID(31)))) ) ) ) # ( !sinstruction_IFID(29) & ( !\sinstruction_IFID[28]~DUPLICATE_q\ & ( 
-- (!sinstruction_IFID(30) & ((!sinstruction_IFID(27) & (!sinstruction_IFID(31) & !\sinstruction_IFID[26]~DUPLICATE_q\)) # (sinstruction_IFID(27) & ((\sinstruction_IFID[26]~DUPLICATE_q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000100010111010001110000000000000000100001101000011100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(30),
	datab => ALT_INV_sinstruction_IFID(27),
	datac => ALT_INV_sinstruction_IFID(31),
	datad => \ALT_INV_sinstruction_IFID[26]~DUPLICATE_q\,
	datae => ALT_INV_sinstruction_IFID(29),
	dataf => \ALT_INV_sinstruction_IFID[28]~DUPLICATE_q\,
	combout => \control|Mux1~0_combout\);

-- Location: FF_X75_Y10_N38
sregwrite_IDEX : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \control|Mux1~0_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sregwrite_IDEX~q\);

-- Location: FF_X72_Y9_N56
sregwrite_EXMEM : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \sregwrite_IDEX~q\,
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sregwrite_EXMEM~q\);

-- Location: FF_X70_Y9_N5
\sregwrite_MEMWB~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \sregwrite_EXMEM~q\,
	sclr => \process_8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sregwrite_MEMWB~DUPLICATE_q\);

-- Location: LABCELL_X73_Y9_N12
\forward|process_0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|process_0~1_combout\ = ( \swriteregister_MEMWB[4]~DUPLICATE_q\ & ( \sregwrite_MEMWB~DUPLICATE_q\ ) ) # ( !\swriteregister_MEMWB[4]~DUPLICATE_q\ & ( \sregwrite_MEMWB~DUPLICATE_q\ & ( (((swriteregister_MEMWB(1)) # (swriteregister_MEMWB(0))) # 
-- (swriteregister_MEMWB(2))) # (\swriteregister_MEMWB[3]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_swriteregister_MEMWB[3]~DUPLICATE_q\,
	datab => ALT_INV_swriteregister_MEMWB(2),
	datac => ALT_INV_swriteregister_MEMWB(0),
	datad => ALT_INV_swriteregister_MEMWB(1),
	datae => \ALT_INV_swriteregister_MEMWB[4]~DUPLICATE_q\,
	dataf => \ALT_INV_sregwrite_MEMWB~DUPLICATE_q\,
	combout => \forward|process_0~1_combout\);

-- Location: FF_X75_Y6_N50
\sinstruction_IFID[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \rom|altsyncram_component|auto_generated|q_a\(22),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_IFID(22));

-- Location: FF_X72_Y9_N29
\sinstruction_IDEX[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => sinstruction_IFID(22),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_IDEX(22));

-- Location: FF_X72_Y9_N50
\sinstruction_IDEX[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => sinstruction_IFID(23),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_IDEX(23));

-- Location: FF_X72_Y9_N59
\sinstruction_IDEX[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \sinstruction_IFID[21]~DUPLICATE_q\,
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_IDEX(21));

-- Location: FF_X72_Y9_N20
\swriteregister_EXMEM[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \swriteregister_EXMEM~2_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => swriteregister_EXMEM(2));

-- Location: MLABCELL_X72_Y9_N12
\forward|rd1_out[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|rd1_out[1]~0_combout\ = ( swriteregister_EXMEM(0) & ( swriteregister_EXMEM(2) & ( (sinstruction_IDEX(23) & (sinstruction_IDEX(21) & (!sinstruction_IDEX(22) $ (swriteregister_EXMEM(1))))) ) ) ) # ( !swriteregister_EXMEM(0) & ( 
-- swriteregister_EXMEM(2) & ( (sinstruction_IDEX(23) & (!sinstruction_IDEX(21) & (!sinstruction_IDEX(22) $ (swriteregister_EXMEM(1))))) ) ) ) # ( swriteregister_EXMEM(0) & ( !swriteregister_EXMEM(2) & ( (!sinstruction_IDEX(23) & (sinstruction_IDEX(21) & 
-- (!sinstruction_IDEX(22) $ (swriteregister_EXMEM(1))))) ) ) ) # ( !swriteregister_EXMEM(0) & ( !swriteregister_EXMEM(2) & ( (!sinstruction_IDEX(23) & (!sinstruction_IDEX(21) & (!sinstruction_IDEX(22) $ (swriteregister_EXMEM(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001000000000000000000001001000000001001000000000000000000001001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IDEX(22),
	datab => ALT_INV_swriteregister_EXMEM(1),
	datac => ALT_INV_sinstruction_IDEX(23),
	datad => ALT_INV_sinstruction_IDEX(21),
	datae => ALT_INV_swriteregister_EXMEM(0),
	dataf => ALT_INV_swriteregister_EXMEM(2),
	combout => \forward|rd1_out[1]~0_combout\);

-- Location: MLABCELL_X72_Y9_N33
\forward|process_0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|process_0~0_combout\ = ( \sregwrite_EXMEM~q\ & ( swriteregister_EXMEM(3) ) ) # ( \sregwrite_EXMEM~q\ & ( !swriteregister_EXMEM(3) & ( (((swriteregister_EXMEM(0)) # (swriteregister_EXMEM(1))) # (swriteregister_EXMEM(4))) # 
-- (swriteregister_EXMEM(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000011111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_swriteregister_EXMEM(2),
	datab => ALT_INV_swriteregister_EXMEM(4),
	datac => ALT_INV_swriteregister_EXMEM(1),
	datad => ALT_INV_swriteregister_EXMEM(0),
	datae => \ALT_INV_sregwrite_EXMEM~q\,
	dataf => ALT_INV_swriteregister_EXMEM(3),
	combout => \forward|process_0~0_combout\);

-- Location: FF_X73_Y9_N46
\swriteregister_MEMWB[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => swriteregister_EXMEM(1),
	sclr => \process_8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \swriteregister_MEMWB[1]~DUPLICATE_q\);

-- Location: MLABCELL_X72_Y9_N57
\forward|process_0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|process_0~2_combout\ = ( sinstruction_IDEX(21) & ( swriteregister_MEMWB(0) & ( (!sinstruction_IDEX(23) & (!swriteregister_MEMWB(2) & (!\swriteregister_MEMWB[1]~DUPLICATE_q\ $ (sinstruction_IDEX(22))))) # (sinstruction_IDEX(23) & 
-- (swriteregister_MEMWB(2) & (!\swriteregister_MEMWB[1]~DUPLICATE_q\ $ (sinstruction_IDEX(22))))) ) ) ) # ( !sinstruction_IDEX(21) & ( !swriteregister_MEMWB(0) & ( (!sinstruction_IDEX(23) & (!swriteregister_MEMWB(2) & (!\swriteregister_MEMWB[1]~DUPLICATE_q\ 
-- $ (sinstruction_IDEX(22))))) # (sinstruction_IDEX(23) & (swriteregister_MEMWB(2) & (!\swriteregister_MEMWB[1]~DUPLICATE_q\ $ (sinstruction_IDEX(22))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001000000001001000000000000000000000000000000001001000000001001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IDEX(23),
	datab => ALT_INV_swriteregister_MEMWB(2),
	datac => \ALT_INV_swriteregister_MEMWB[1]~DUPLICATE_q\,
	datad => ALT_INV_sinstruction_IDEX(22),
	datae => ALT_INV_sinstruction_IDEX(21),
	dataf => ALT_INV_swriteregister_MEMWB(0),
	combout => \forward|process_0~2_combout\);

-- Location: LABCELL_X73_Y9_N6
\forward|process_0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|process_0~3_combout\ = ( sinstruction_IDEX(25) & ( (\swriteregister_MEMWB[4]~DUPLICATE_q\ & (!\swriteregister_MEMWB[3]~DUPLICATE_q\ $ (sinstruction_IDEX(24)))) ) ) # ( !sinstruction_IDEX(25) & ( (!\swriteregister_MEMWB[4]~DUPLICATE_q\ & 
-- (!\swriteregister_MEMWB[3]~DUPLICATE_q\ $ (sinstruction_IDEX(24)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000010010000100100001001000010000100001001000010010000100100001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_swriteregister_MEMWB[3]~DUPLICATE_q\,
	datab => \ALT_INV_swriteregister_MEMWB[4]~DUPLICATE_q\,
	datac => ALT_INV_sinstruction_IDEX(24),
	dataf => ALT_INV_sinstruction_IDEX(25),
	combout => \forward|process_0~3_combout\);

-- Location: LABCELL_X73_Y9_N54
\forward|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux3~0_combout\ = ( \forward|process_0~2_combout\ & ( \forward|process_0~3_combout\ & ( (!\forward|process_0~1_combout\ & ((!\forward|rd1_out[1]~1_combout\) # ((!\forward|rd1_out[1]~0_combout\) # (!\forward|process_0~0_combout\)))) ) ) ) # ( 
-- !\forward|process_0~2_combout\ & ( \forward|process_0~3_combout\ & ( (!\forward|rd1_out[1]~1_combout\) # ((!\forward|rd1_out[1]~0_combout\) # (!\forward|process_0~0_combout\)) ) ) ) # ( \forward|process_0~2_combout\ & ( !\forward|process_0~3_combout\ & ( 
-- (!\forward|rd1_out[1]~1_combout\) # ((!\forward|rd1_out[1]~0_combout\) # (!\forward|process_0~0_combout\)) ) ) ) # ( !\forward|process_0~2_combout\ & ( !\forward|process_0~3_combout\ & ( (!\forward|rd1_out[1]~1_combout\) # 
-- ((!\forward|rd1_out[1]~0_combout\) # (!\forward|process_0~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111010111111111111101011111111111110101100110011001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_rd1_out[1]~1_combout\,
	datab => \forward|ALT_INV_process_0~1_combout\,
	datac => \forward|ALT_INV_rd1_out[1]~0_combout\,
	datad => \forward|ALT_INV_process_0~0_combout\,
	datae => \forward|ALT_INV_process_0~2_combout\,
	dataf => \forward|ALT_INV_process_0~3_combout\,
	combout => \forward|Mux3~0_combout\);

-- Location: LABCELL_X80_Y7_N33
\alu_main|Mux28~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux28~0_combout\ = ( !salucontrol_IDEX(3) & ( !salucontrol_IDEX(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_salucontrol_IDEX(0),
	dataf => ALT_INV_salucontrol_IDEX(3),
	combout => \alu_main|Mux28~0_combout\);

-- Location: LABCELL_X83_Y8_N48
\alu_main|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux1~0_combout\ = (!salucontrol_IDEX(2) & ((\sinstruction_IDEX[10]~DUPLICATE_q\) # (salucontrol_IDEX(1))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000011110000001100001111000000110000111100000011000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_salucontrol_IDEX(1),
	datac => ALT_INV_salucontrol_IDEX(2),
	datad => \ALT_INV_sinstruction_IDEX[10]~DUPLICATE_q\,
	combout => \alu_main|Mux1~0_combout\);

-- Location: FF_X82_Y12_N5
\spc_IFID[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \Add0~5_sumout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_IFID(3));

-- Location: FF_X82_Y12_N11
\spc_IDEX[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_IFID(3),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_IDEX(3));

-- Location: LABCELL_X77_Y12_N21
\spc_EXMEM[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \spc_EXMEM[3]~feeder_combout\ = ( spc_IDEX(3) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_spc_IDEX(3),
	combout => \spc_EXMEM[3]~feeder_combout\);

-- Location: FF_X77_Y12_N22
\spc_EXMEM[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \spc_EXMEM[3]~feeder_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_EXMEM(3));

-- Location: FF_X74_Y9_N44
\spc_MEMWB[3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_EXMEM(3),
	sclr => \process_8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spc_MEMWB[3]~DUPLICATE_q\);

-- Location: FF_X83_Y6_N19
\sinstruction_IDEX[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => sinstruction_IFID(5),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_IDEX(5));

-- Location: FF_X74_Y7_N29
\salumainresult_MEMWB[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => salumainresult_EXMEM(5),
	sclr => \process_8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => salumainresult_MEMWB(5));

-- Location: LABCELL_X83_Y12_N48
\spc_IFID[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \spc_IFID[5]~feeder_combout\ = ( \Add0~13_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~13_sumout\,
	combout => \spc_IFID[5]~feeder_combout\);

-- Location: FF_X83_Y12_N50
\spc_IFID[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \spc_IFID[5]~feeder_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_IFID(5));

-- Location: LABCELL_X83_Y12_N51
\spc_IDEX[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \spc_IDEX[5]~feeder_combout\ = spc_IFID(5)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_spc_IFID(5),
	combout => \spc_IDEX[5]~feeder_combout\);

-- Location: FF_X83_Y12_N52
\spc_IDEX[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \spc_IDEX[5]~feeder_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_IDEX(5));

-- Location: FF_X78_Y12_N4
\spc_EXMEM[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_IDEX(5),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_EXMEM(5));

-- Location: FF_X74_Y7_N59
\spc_MEMWB[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_EXMEM(5),
	sclr => \process_8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_MEMWB(5));

-- Location: LABCELL_X73_Y9_N30
\forward|rd1_out[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|rd1_out[0]~2_combout\ = ( \forward|process_0~0_combout\ & ( \forward|process_0~3_combout\ & ( (\forward|process_0~1_combout\ & (\forward|process_0~2_combout\ & ((!\forward|rd1_out[1]~1_combout\) # (!\forward|rd1_out[1]~0_combout\)))) ) ) ) # ( 
-- !\forward|process_0~0_combout\ & ( \forward|process_0~3_combout\ & ( (\forward|process_0~1_combout\ & \forward|process_0~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001100110000000000110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_rd1_out[1]~1_combout\,
	datab => \forward|ALT_INV_process_0~1_combout\,
	datac => \forward|ALT_INV_rd1_out[1]~0_combout\,
	datad => \forward|ALT_INV_process_0~2_combout\,
	datae => \forward|ALT_INV_process_0~0_combout\,
	dataf => \forward|ALT_INV_process_0~3_combout\,
	combout => \forward|rd1_out[0]~2_combout\);

-- Location: LABCELL_X75_Y8_N24
\forward|Mux25~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux25~0_combout\ = ( \forward|rd1_out[0]~2_combout\ & ( \forward|Mux3~0_combout\ & ( sreaddata1_IDEX(6) ) ) ) # ( !\forward|rd1_out[0]~2_combout\ & ( \forward|Mux3~0_combout\ & ( sreaddata1_IDEX(6) ) ) ) # ( \forward|rd1_out[0]~2_combout\ & ( 
-- !\forward|Mux3~0_combout\ & ( \mux_jal|output[6]~6_combout\ ) ) ) # ( !\forward|rd1_out[0]~2_combout\ & ( !\forward|Mux3~0_combout\ & ( salumainresult_EXMEM(6) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salumainresult_EXMEM(6),
	datac => ALT_INV_sreaddata1_IDEX(6),
	datad => \mux_jal|ALT_INV_output[6]~6_combout\,
	datae => \forward|ALT_INV_rd1_out[0]~2_combout\,
	dataf => \forward|ALT_INV_Mux3~0_combout\,
	combout => \forward|Mux25~0_combout\);

-- Location: FF_X75_Y6_N20
\sinstruction_IFID[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \rom|altsyncram_component|auto_generated|q_a\(6),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_IFID(6));

-- Location: FF_X80_Y8_N41
\sinstruction_IDEX[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => sinstruction_IFID(6),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_IDEX(6));

-- Location: FF_X72_Y6_N32
\sinstruction_IFID[20]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sinstruction_IFID[20]~feeder_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sinstruction_IFID[20]~DUPLICATE_q\);

-- Location: IOIBUF_X89_Y35_N44
\reset~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_reset,
	o => \reset~input_o\);

-- Location: CLKCTRL_G8
\reset~inputCLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \reset~input_o\,
	outclk => \reset~inputCLKENA0_outclk\);

-- Location: LABCELL_X73_Y9_N48
\mux_writeregister|output[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_writeregister|output[2]~2_combout\ = ( !\sjal_MEMWB~q\ & ( !swriteregister_MEMWB(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_swriteregister_MEMWB(2),
	dataf => \ALT_INV_sjal_MEMWB~q\,
	combout => \mux_writeregister|output[2]~2_combout\);

-- Location: LABCELL_X73_Y9_N36
\mux_writeregister|output[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_writeregister|output[1]~1_combout\ = (!\sjal_MEMWB~q\ & !swriteregister_MEMWB(1))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_sjal_MEMWB~q\,
	datad => ALT_INV_swriteregister_MEMWB(1),
	combout => \mux_writeregister|output[1]~1_combout\);

-- Location: LABCELL_X73_Y9_N18
\mux_writeregister|output[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_writeregister|output[0]~0_combout\ = ( !\sjal_MEMWB~q\ & ( !swriteregister_MEMWB(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_swriteregister_MEMWB(0),
	dataf => \ALT_INV_sjal_MEMWB~q\,
	combout => \mux_writeregister|output[0]~0_combout\);

-- Location: LABCELL_X73_Y9_N9
\mux_writeregister|output[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_writeregister|output[3]~3_combout\ = ( !\sjal_MEMWB~q\ & ( !\swriteregister_MEMWB[3]~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_swriteregister_MEMWB[3]~DUPLICATE_q\,
	dataf => \ALT_INV_sjal_MEMWB~q\,
	combout => \mux_writeregister|output[3]~3_combout\);

-- Location: LABCELL_X73_Y9_N21
\mux_writeregister|output[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_writeregister|output[4]~4_combout\ = (!\swriteregister_MEMWB[4]~DUPLICATE_q\ & !\sjal_MEMWB~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_swriteregister_MEMWB[4]~DUPLICATE_q\,
	datad => \ALT_INV_sjal_MEMWB~q\,
	combout => \mux_writeregister|output[4]~4_combout\);

-- Location: LABCELL_X70_Y8_N30
\reg_file|Decoder0~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Decoder0~28_combout\ = ( \mux_writeregister|output[3]~3_combout\ & ( \mux_writeregister|output[4]~4_combout\ & ( (\sregwrite_MEMWB~DUPLICATE_q\ & (!\mux_writeregister|output[2]~2_combout\ & (\mux_writeregister|output[1]~1_combout\ & 
-- \mux_writeregister|output[0]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sregwrite_MEMWB~DUPLICATE_q\,
	datab => \mux_writeregister|ALT_INV_output[2]~2_combout\,
	datac => \mux_writeregister|ALT_INV_output[1]~1_combout\,
	datad => \mux_writeregister|ALT_INV_output[0]~0_combout\,
	datae => \mux_writeregister|ALT_INV_output[3]~3_combout\,
	dataf => \mux_writeregister|ALT_INV_output[4]~4_combout\,
	combout => \reg_file|Decoder0~28_combout\);

-- Location: FF_X66_Y7_N53
\reg_file|registers[4][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[6]~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[4][6]~q\);

-- Location: LABCELL_X70_Y9_N18
\reg_file|Decoder0~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Decoder0~30_combout\ = ( \mux_writeregister|output[3]~3_combout\ & ( \mux_writeregister|output[4]~4_combout\ & ( (\sregwrite_MEMWB~DUPLICATE_q\ & (\mux_writeregister|output[0]~0_combout\ & (!\mux_writeregister|output[2]~2_combout\ & 
-- !\mux_writeregister|output[1]~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sregwrite_MEMWB~DUPLICATE_q\,
	datab => \mux_writeregister|ALT_INV_output[0]~0_combout\,
	datac => \mux_writeregister|ALT_INV_output[2]~2_combout\,
	datad => \mux_writeregister|ALT_INV_output[1]~1_combout\,
	datae => \mux_writeregister|ALT_INV_output[3]~3_combout\,
	dataf => \mux_writeregister|ALT_INV_output[4]~4_combout\,
	combout => \reg_file|Decoder0~30_combout\);

-- Location: FF_X66_Y7_N14
\reg_file|registers[6][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[6]~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[6][6]~q\);

-- Location: LABCELL_X70_Y9_N57
\reg_file|Decoder0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Decoder0~29_combout\ = ( \mux_writeregister|output[3]~3_combout\ & ( \mux_writeregister|output[4]~4_combout\ & ( (!\mux_writeregister|output[2]~2_combout\ & (!\mux_writeregister|output[0]~0_combout\ & (\mux_writeregister|output[1]~1_combout\ & 
-- \sregwrite_MEMWB~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_writeregister|ALT_INV_output[2]~2_combout\,
	datab => \mux_writeregister|ALT_INV_output[0]~0_combout\,
	datac => \mux_writeregister|ALT_INV_output[1]~1_combout\,
	datad => \ALT_INV_sregwrite_MEMWB~DUPLICATE_q\,
	datae => \mux_writeregister|ALT_INV_output[3]~3_combout\,
	dataf => \mux_writeregister|ALT_INV_output[4]~4_combout\,
	combout => \reg_file|Decoder0~29_combout\);

-- Location: FF_X66_Y7_N56
\reg_file|registers[5][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[6]~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[5][6]~q\);

-- Location: FF_X70_Y9_N4
sregwrite_MEMWB : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \sregwrite_EXMEM~q\,
	sclr => \process_8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sregwrite_MEMWB~q\);

-- Location: LABCELL_X71_Y9_N30
\reg_file|Decoder0~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Decoder0~31_combout\ = ( !\mux_writeregister|output[1]~1_combout\ & ( \mux_writeregister|output[4]~4_combout\ & ( (!\mux_writeregister|output[0]~0_combout\ & (\mux_writeregister|output[3]~3_combout\ & (!\mux_writeregister|output[2]~2_combout\ & 
-- \sregwrite_MEMWB~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_writeregister|ALT_INV_output[0]~0_combout\,
	datab => \mux_writeregister|ALT_INV_output[3]~3_combout\,
	datac => \mux_writeregister|ALT_INV_output[2]~2_combout\,
	datad => \ALT_INV_sregwrite_MEMWB~q\,
	datae => \mux_writeregister|ALT_INV_output[1]~1_combout\,
	dataf => \mux_writeregister|ALT_INV_output[4]~4_combout\,
	combout => \reg_file|Decoder0~31_combout\);

-- Location: FF_X72_Y7_N40
\reg_file|registers[7][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[6]~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[7][6]~q\);

-- Location: LABCELL_X66_Y7_N18
\sreaddata2_IDEX~74\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~74_combout\ = ( \reg_file|registers[5][6]~q\ & ( \reg_file|registers[7][6]~q\ & ( ((!sinstruction_IFID(17) & (\reg_file|registers[4][6]~q\)) # (sinstruction_IFID(17) & ((\reg_file|registers[6][6]~q\)))) # (sinstruction_IFID(16)) ) ) ) # ( 
-- !\reg_file|registers[5][6]~q\ & ( \reg_file|registers[7][6]~q\ & ( (!sinstruction_IFID(17) & (!sinstruction_IFID(16) & (\reg_file|registers[4][6]~q\))) # (sinstruction_IFID(17) & (((\reg_file|registers[6][6]~q\)) # (sinstruction_IFID(16)))) ) ) ) # ( 
-- \reg_file|registers[5][6]~q\ & ( !\reg_file|registers[7][6]~q\ & ( (!sinstruction_IFID(17) & (((\reg_file|registers[4][6]~q\)) # (sinstruction_IFID(16)))) # (sinstruction_IFID(17) & (!sinstruction_IFID(16) & ((\reg_file|registers[6][6]~q\)))) ) ) ) # ( 
-- !\reg_file|registers[5][6]~q\ & ( !\reg_file|registers[7][6]~q\ & ( (!sinstruction_IFID(16) & ((!sinstruction_IFID(17) & (\reg_file|registers[4][6]~q\)) # (sinstruction_IFID(17) & ((\reg_file|registers[6][6]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100001010100110111000011001010111010011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(17),
	datab => ALT_INV_sinstruction_IFID(16),
	datac => \reg_file|ALT_INV_registers[4][6]~q\,
	datad => \reg_file|ALT_INV_registers[6][6]~q\,
	datae => \reg_file|ALT_INV_registers[5][6]~q\,
	dataf => \reg_file|ALT_INV_registers[7][6]~q\,
	combout => \sreaddata2_IDEX~74_combout\);

-- Location: LABCELL_X63_Y9_N51
\reg_file|Decoder0~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Decoder0~24_combout\ = ( \mux_writeregister|output[1]~1_combout\ & ( \mux_writeregister|output[4]~4_combout\ & ( (\sregwrite_MEMWB~q\ & (!\mux_writeregister|output[3]~3_combout\ & (\mux_writeregister|output[0]~0_combout\ & 
-- !\mux_writeregister|output[2]~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sregwrite_MEMWB~q\,
	datab => \mux_writeregister|ALT_INV_output[3]~3_combout\,
	datac => \mux_writeregister|ALT_INV_output[0]~0_combout\,
	datad => \mux_writeregister|ALT_INV_output[2]~2_combout\,
	datae => \mux_writeregister|ALT_INV_output[1]~1_combout\,
	dataf => \mux_writeregister|ALT_INV_output[4]~4_combout\,
	combout => \reg_file|Decoder0~24_combout\);

-- Location: FF_X62_Y7_N20
\reg_file|registers[12][6]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[6]~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[12][6]~DUPLICATE_q\);

-- Location: LABCELL_X61_Y9_N45
\reg_file|Decoder0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Decoder0~25_combout\ = ( \mux_writeregister|output[1]~1_combout\ & ( \mux_writeregister|output[4]~4_combout\ & ( (!\mux_writeregister|output[3]~3_combout\ & (\sregwrite_MEMWB~q\ & (!\mux_writeregister|output[0]~0_combout\ & 
-- !\mux_writeregister|output[2]~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_writeregister|ALT_INV_output[3]~3_combout\,
	datab => \ALT_INV_sregwrite_MEMWB~q\,
	datac => \mux_writeregister|ALT_INV_output[0]~0_combout\,
	datad => \mux_writeregister|ALT_INV_output[2]~2_combout\,
	datae => \mux_writeregister|ALT_INV_output[1]~1_combout\,
	dataf => \mux_writeregister|ALT_INV_output[4]~4_combout\,
	combout => \reg_file|Decoder0~25_combout\);

-- Location: FF_X61_Y9_N58
\reg_file|registers[13][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[6]~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[13][6]~q\);

-- Location: LABCELL_X66_Y9_N51
\reg_file|Decoder0~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Decoder0~26_combout\ = ( \mux_writeregister|output[0]~0_combout\ & ( \mux_writeregister|output[4]~4_combout\ & ( (!\mux_writeregister|output[3]~3_combout\ & (!\mux_writeregister|output[1]~1_combout\ & (\sregwrite_MEMWB~q\ & 
-- !\mux_writeregister|output[2]~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_writeregister|ALT_INV_output[3]~3_combout\,
	datab => \mux_writeregister|ALT_INV_output[1]~1_combout\,
	datac => \ALT_INV_sregwrite_MEMWB~q\,
	datad => \mux_writeregister|ALT_INV_output[2]~2_combout\,
	datae => \mux_writeregister|ALT_INV_output[0]~0_combout\,
	dataf => \mux_writeregister|ALT_INV_output[4]~4_combout\,
	combout => \reg_file|Decoder0~26_combout\);

-- Location: FF_X62_Y7_N2
\reg_file|registers[14][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[6]~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[14][6]~q\);

-- Location: LABCELL_X63_Y9_N45
\reg_file|Decoder0~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Decoder0~27_combout\ = ( !\mux_writeregister|output[0]~0_combout\ & ( \mux_writeregister|output[4]~4_combout\ & ( (\sregwrite_MEMWB~q\ & (!\mux_writeregister|output[1]~1_combout\ & (!\mux_writeregister|output[3]~3_combout\ & 
-- !\mux_writeregister|output[2]~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sregwrite_MEMWB~q\,
	datab => \mux_writeregister|ALT_INV_output[1]~1_combout\,
	datac => \mux_writeregister|ALT_INV_output[3]~3_combout\,
	datad => \mux_writeregister|ALT_INV_output[2]~2_combout\,
	datae => \mux_writeregister|ALT_INV_output[0]~0_combout\,
	dataf => \mux_writeregister|ALT_INV_output[4]~4_combout\,
	combout => \reg_file|Decoder0~27_combout\);

-- Location: FF_X62_Y7_N32
\reg_file|registers[15][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[6]~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[15][6]~q\);

-- Location: LABCELL_X62_Y7_N27
\sreaddata2_IDEX~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~73_combout\ = ( sinstruction_IFID(17) & ( \reg_file|registers[15][6]~q\ & ( (\reg_file|registers[14][6]~q\) # (sinstruction_IFID(16)) ) ) ) # ( !sinstruction_IFID(17) & ( \reg_file|registers[15][6]~q\ & ( (!sinstruction_IFID(16) & 
-- (\reg_file|registers[12][6]~DUPLICATE_q\)) # (sinstruction_IFID(16) & ((\reg_file|registers[13][6]~q\))) ) ) ) # ( sinstruction_IFID(17) & ( !\reg_file|registers[15][6]~q\ & ( (!sinstruction_IFID(16) & \reg_file|registers[14][6]~q\) ) ) ) # ( 
-- !sinstruction_IFID(17) & ( !\reg_file|registers[15][6]~q\ & ( (!sinstruction_IFID(16) & (\reg_file|registers[12][6]~DUPLICATE_q\)) # (sinstruction_IFID(16) & ((\reg_file|registers[13][6]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011000000001111000001010011010100110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[12][6]~DUPLICATE_q\,
	datab => \reg_file|ALT_INV_registers[13][6]~q\,
	datac => ALT_INV_sinstruction_IFID(16),
	datad => \reg_file|ALT_INV_registers[14][6]~q\,
	datae => ALT_INV_sinstruction_IFID(17),
	dataf => \reg_file|ALT_INV_registers[15][6]~q\,
	combout => \sreaddata2_IDEX~73_combout\);

-- Location: LABCELL_X64_Y9_N48
\reg_file|registers[8][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[8][6]~feeder_combout\ = ( \mux_jal|output[6]~6_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[6]~6_combout\,
	combout => \reg_file|registers[8][6]~feeder_combout\);

-- Location: LABCELL_X64_Y9_N3
\reg_file|Decoder0~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Decoder0~16_combout\ = ( !\mux_writeregister|output[3]~3_combout\ & ( \mux_writeregister|output[4]~4_combout\ & ( (\mux_writeregister|output[2]~2_combout\ & (\sregwrite_MEMWB~q\ & (\mux_writeregister|output[1]~1_combout\ & 
-- \mux_writeregister|output[0]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_writeregister|ALT_INV_output[2]~2_combout\,
	datab => \ALT_INV_sregwrite_MEMWB~q\,
	datac => \mux_writeregister|ALT_INV_output[1]~1_combout\,
	datad => \mux_writeregister|ALT_INV_output[0]~0_combout\,
	datae => \mux_writeregister|ALT_INV_output[3]~3_combout\,
	dataf => \mux_writeregister|ALT_INV_output[4]~4_combout\,
	combout => \reg_file|Decoder0~16_combout\);

-- Location: FF_X64_Y9_N50
\reg_file|registers[8][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[8][6]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[8][6]~q\);

-- Location: LABCELL_X64_Y9_N9
\reg_file|Decoder0~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Decoder0~19_combout\ = ( !\mux_writeregister|output[3]~3_combout\ & ( !\mux_writeregister|output[1]~1_combout\ & ( (\sregwrite_MEMWB~q\ & (!\mux_writeregister|output[0]~0_combout\ & (\mux_writeregister|output[4]~4_combout\ & 
-- \mux_writeregister|output[2]~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sregwrite_MEMWB~q\,
	datab => \mux_writeregister|ALT_INV_output[0]~0_combout\,
	datac => \mux_writeregister|ALT_INV_output[4]~4_combout\,
	datad => \mux_writeregister|ALT_INV_output[2]~2_combout\,
	datae => \mux_writeregister|ALT_INV_output[3]~3_combout\,
	dataf => \mux_writeregister|ALT_INV_output[1]~1_combout\,
	combout => \reg_file|Decoder0~19_combout\);

-- Location: FF_X63_Y9_N28
\reg_file|registers[11][6]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[6]~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[11][6]~DUPLICATE_q\);

-- Location: LABCELL_X73_Y9_N24
\reg_file|Decoder0~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Decoder0~18_combout\ = ( \mux_writeregister|output[0]~0_combout\ & ( !\mux_writeregister|output[3]~3_combout\ & ( (!\mux_writeregister|output[1]~1_combout\ & (\mux_writeregister|output[4]~4_combout\ & (\mux_writeregister|output[2]~2_combout\ & 
-- \sregwrite_MEMWB~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_writeregister|ALT_INV_output[1]~1_combout\,
	datab => \mux_writeregister|ALT_INV_output[4]~4_combout\,
	datac => \mux_writeregister|ALT_INV_output[2]~2_combout\,
	datad => \ALT_INV_sregwrite_MEMWB~DUPLICATE_q\,
	datae => \mux_writeregister|ALT_INV_output[0]~0_combout\,
	dataf => \mux_writeregister|ALT_INV_output[3]~3_combout\,
	combout => \reg_file|Decoder0~18_combout\);

-- Location: FF_X64_Y9_N56
\reg_file|registers[10][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[6]~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[10][6]~q\);

-- Location: LABCELL_X64_Y9_N12
\reg_file|registers[9][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[9][6]~feeder_combout\ = ( \mux_jal|output[6]~6_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[6]~6_combout\,
	combout => \reg_file|registers[9][6]~feeder_combout\);

-- Location: LABCELL_X67_Y9_N30
\reg_file|Decoder0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Decoder0~17_combout\ = ( !\mux_writeregister|output[3]~3_combout\ & ( \mux_writeregister|output[4]~4_combout\ & ( (!\mux_writeregister|output[0]~0_combout\ & (\sregwrite_MEMWB~q\ & (\mux_writeregister|output[2]~2_combout\ & 
-- \mux_writeregister|output[1]~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_writeregister|ALT_INV_output[0]~0_combout\,
	datab => \ALT_INV_sregwrite_MEMWB~q\,
	datac => \mux_writeregister|ALT_INV_output[2]~2_combout\,
	datad => \mux_writeregister|ALT_INV_output[1]~1_combout\,
	datae => \mux_writeregister|ALT_INV_output[3]~3_combout\,
	dataf => \mux_writeregister|ALT_INV_output[4]~4_combout\,
	combout => \reg_file|Decoder0~17_combout\);

-- Location: FF_X64_Y9_N13
\reg_file|registers[9][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[9][6]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[9][6]~q\);

-- Location: LABCELL_X64_Y9_N42
\sreaddata2_IDEX~71\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~71_combout\ = ( sinstruction_IFID(16) & ( sinstruction_IFID(17) & ( \reg_file|registers[11][6]~DUPLICATE_q\ ) ) ) # ( !sinstruction_IFID(16) & ( sinstruction_IFID(17) & ( \reg_file|registers[10][6]~q\ ) ) ) # ( sinstruction_IFID(16) & ( 
-- !sinstruction_IFID(17) & ( \reg_file|registers[9][6]~q\ ) ) ) # ( !sinstruction_IFID(16) & ( !sinstruction_IFID(17) & ( \reg_file|registers[8][6]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[8][6]~q\,
	datab => \reg_file|ALT_INV_registers[11][6]~DUPLICATE_q\,
	datac => \reg_file|ALT_INV_registers[10][6]~q\,
	datad => \reg_file|ALT_INV_registers[9][6]~q\,
	datae => ALT_INV_sinstruction_IFID(16),
	dataf => ALT_INV_sinstruction_IFID(17),
	combout => \sreaddata2_IDEX~71_combout\);

-- Location: LABCELL_X64_Y11_N42
\reg_file|registers[3][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[3][6]~feeder_combout\ = ( \mux_jal|output[6]~6_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[6]~6_combout\,
	combout => \reg_file|registers[3][6]~feeder_combout\);

-- Location: LABCELL_X73_Y9_N27
\reg_file|Decoder0~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Decoder0~23_combout\ = ( \mux_writeregister|output[3]~3_combout\ & ( !\mux_writeregister|output[0]~0_combout\ & ( (!\mux_writeregister|output[1]~1_combout\ & (\mux_writeregister|output[4]~4_combout\ & (\sregwrite_MEMWB~DUPLICATE_q\ & 
-- \mux_writeregister|output[2]~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_writeregister|ALT_INV_output[1]~1_combout\,
	datab => \mux_writeregister|ALT_INV_output[4]~4_combout\,
	datac => \ALT_INV_sregwrite_MEMWB~DUPLICATE_q\,
	datad => \mux_writeregister|ALT_INV_output[2]~2_combout\,
	datae => \mux_writeregister|ALT_INV_output[3]~3_combout\,
	dataf => \mux_writeregister|ALT_INV_output[0]~0_combout\,
	combout => \reg_file|Decoder0~23_combout\);

-- Location: FF_X64_Y11_N43
\reg_file|registers[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[3][6]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[3][6]~q\);

-- Location: MLABCELL_X65_Y9_N42
\reg_file|Decoder0~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Decoder0~22_combout\ = ( \mux_writeregister|output[3]~3_combout\ & ( \mux_writeregister|output[4]~4_combout\ & ( (!\mux_writeregister|output[1]~1_combout\ & (\sregwrite_MEMWB~DUPLICATE_q\ & (\mux_writeregister|output[0]~0_combout\ & 
-- \mux_writeregister|output[2]~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_writeregister|ALT_INV_output[1]~1_combout\,
	datab => \ALT_INV_sregwrite_MEMWB~DUPLICATE_q\,
	datac => \mux_writeregister|ALT_INV_output[0]~0_combout\,
	datad => \mux_writeregister|ALT_INV_output[2]~2_combout\,
	datae => \mux_writeregister|ALT_INV_output[3]~3_combout\,
	dataf => \mux_writeregister|ALT_INV_output[4]~4_combout\,
	combout => \reg_file|Decoder0~22_combout\);

-- Location: FF_X65_Y11_N32
\reg_file|registers[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[6]~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[2][6]~q\);

-- Location: LABCELL_X67_Y9_N39
\reg_file|Decoder0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Decoder0~21_combout\ = ( !\mux_writeregister|output[0]~0_combout\ & ( \mux_writeregister|output[4]~4_combout\ & ( (\mux_writeregister|output[2]~2_combout\ & (\sregwrite_MEMWB~q\ & (\mux_writeregister|output[1]~1_combout\ & 
-- \mux_writeregister|output[3]~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_writeregister|ALT_INV_output[2]~2_combout\,
	datab => \ALT_INV_sregwrite_MEMWB~q\,
	datac => \mux_writeregister|ALT_INV_output[1]~1_combout\,
	datad => \mux_writeregister|ALT_INV_output[3]~3_combout\,
	datae => \mux_writeregister|ALT_INV_output[0]~0_combout\,
	dataf => \mux_writeregister|ALT_INV_output[4]~4_combout\,
	combout => \reg_file|Decoder0~21_combout\);

-- Location: FF_X65_Y11_N59
\reg_file|registers[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[6]~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[1][6]~q\);

-- Location: LABCELL_X64_Y11_N15
\reg_file|registers[0][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[0][6]~feeder_combout\ = ( \mux_jal|output[6]~6_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[6]~6_combout\,
	combout => \reg_file|registers[0][6]~feeder_combout\);

-- Location: LABCELL_X71_Y9_N48
\reg_file|Decoder0~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Decoder0~20_combout\ = ( \mux_writeregister|output[3]~3_combout\ & ( \mux_writeregister|output[4]~4_combout\ & ( (\mux_writeregister|output[2]~2_combout\ & (\mux_writeregister|output[1]~1_combout\ & (\mux_writeregister|output[0]~0_combout\ & 
-- \sregwrite_MEMWB~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_writeregister|ALT_INV_output[2]~2_combout\,
	datab => \mux_writeregister|ALT_INV_output[1]~1_combout\,
	datac => \mux_writeregister|ALT_INV_output[0]~0_combout\,
	datad => \ALT_INV_sregwrite_MEMWB~q\,
	datae => \mux_writeregister|ALT_INV_output[3]~3_combout\,
	dataf => \mux_writeregister|ALT_INV_output[4]~4_combout\,
	combout => \reg_file|Decoder0~20_combout\);

-- Location: FF_X64_Y11_N16
\reg_file|registers[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[0][6]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[0][6]~q\);

-- Location: MLABCELL_X65_Y11_N48
\sreaddata2_IDEX~72\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~72_combout\ = ( sinstruction_IFID(17) & ( \reg_file|registers[0][6]~q\ & ( (!sinstruction_IFID(16) & ((\reg_file|registers[2][6]~q\))) # (sinstruction_IFID(16) & (\reg_file|registers[3][6]~q\)) ) ) ) # ( !sinstruction_IFID(17) & ( 
-- \reg_file|registers[0][6]~q\ & ( (!sinstruction_IFID(16)) # (\reg_file|registers[1][6]~q\) ) ) ) # ( sinstruction_IFID(17) & ( !\reg_file|registers[0][6]~q\ & ( (!sinstruction_IFID(16) & ((\reg_file|registers[2][6]~q\))) # (sinstruction_IFID(16) & 
-- (\reg_file|registers[3][6]~q\)) ) ) ) # ( !sinstruction_IFID(17) & ( !\reg_file|registers[0][6]~q\ & ( (sinstruction_IFID(16) & \reg_file|registers[1][6]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111001101010011010111110000111111110011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[3][6]~q\,
	datab => \reg_file|ALT_INV_registers[2][6]~q\,
	datac => ALT_INV_sinstruction_IFID(16),
	datad => \reg_file|ALT_INV_registers[1][6]~q\,
	datae => ALT_INV_sinstruction_IFID(17),
	dataf => \reg_file|ALT_INV_registers[0][6]~q\,
	combout => \sreaddata2_IDEX~72_combout\);

-- Location: LABCELL_X66_Y7_N48
\sreaddata2_IDEX~75\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~75_combout\ = ( \sreaddata2_IDEX~71_combout\ & ( \sreaddata2_IDEX~72_combout\ & ( (!sinstruction_IFID(18)) # ((!sinstruction_IFID(19) & (\sreaddata2_IDEX~74_combout\)) # (sinstruction_IFID(19) & ((\sreaddata2_IDEX~73_combout\)))) ) ) ) # 
-- ( !\sreaddata2_IDEX~71_combout\ & ( \sreaddata2_IDEX~72_combout\ & ( (!sinstruction_IFID(18) & (((!sinstruction_IFID(19))))) # (sinstruction_IFID(18) & ((!sinstruction_IFID(19) & (\sreaddata2_IDEX~74_combout\)) # (sinstruction_IFID(19) & 
-- ((\sreaddata2_IDEX~73_combout\))))) ) ) ) # ( \sreaddata2_IDEX~71_combout\ & ( !\sreaddata2_IDEX~72_combout\ & ( (!sinstruction_IFID(18) & (((sinstruction_IFID(19))))) # (sinstruction_IFID(18) & ((!sinstruction_IFID(19) & (\sreaddata2_IDEX~74_combout\)) # 
-- (sinstruction_IFID(19) & ((\sreaddata2_IDEX~73_combout\))))) ) ) ) # ( !\sreaddata2_IDEX~71_combout\ & ( !\sreaddata2_IDEX~72_combout\ & ( (sinstruction_IFID(18) & ((!sinstruction_IFID(19) & (\sreaddata2_IDEX~74_combout\)) # (sinstruction_IFID(19) & 
-- ((\sreaddata2_IDEX~73_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000011000100011100111111011101000000111101110111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sreaddata2_IDEX~74_combout\,
	datab => ALT_INV_sinstruction_IFID(18),
	datac => \ALT_INV_sreaddata2_IDEX~73_combout\,
	datad => ALT_INV_sinstruction_IFID(19),
	datae => \ALT_INV_sreaddata2_IDEX~71_combout\,
	dataf => \ALT_INV_sreaddata2_IDEX~72_combout\,
	combout => \sreaddata2_IDEX~75_combout\);

-- Location: MLABCELL_X59_Y9_N24
\reg_file|registers[23][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[23][6]~feeder_combout\ = ( \mux_jal|output[6]~6_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[6]~6_combout\,
	combout => \reg_file|registers[23][6]~feeder_combout\);

-- Location: MLABCELL_X59_Y9_N33
\reg_file|Decoder0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Decoder0~13_combout\ = ( \mux_writeregister|output[3]~3_combout\ & ( !\mux_writeregister|output[4]~4_combout\ & ( (\sregwrite_MEMWB~q\ & (!\mux_writeregister|output[2]~2_combout\ & (!\mux_writeregister|output[0]~0_combout\ & 
-- !\mux_writeregister|output[1]~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sregwrite_MEMWB~q\,
	datab => \mux_writeregister|ALT_INV_output[2]~2_combout\,
	datac => \mux_writeregister|ALT_INV_output[0]~0_combout\,
	datad => \mux_writeregister|ALT_INV_output[1]~1_combout\,
	datae => \mux_writeregister|ALT_INV_output[3]~3_combout\,
	dataf => \mux_writeregister|ALT_INV_output[4]~4_combout\,
	combout => \reg_file|Decoder0~13_combout\);

-- Location: FF_X59_Y9_N26
\reg_file|registers[23][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[23][6]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[23][6]~q\);

-- Location: LABCELL_X70_Y9_N51
\reg_file|Decoder0~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Decoder0~12_combout\ = ( \mux_writeregister|output[3]~3_combout\ & ( !\mux_writeregister|output[1]~1_combout\ & ( (\sregwrite_MEMWB~DUPLICATE_q\ & (\mux_writeregister|output[2]~2_combout\ & (!\mux_writeregister|output[0]~0_combout\ & 
-- !\mux_writeregister|output[4]~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sregwrite_MEMWB~DUPLICATE_q\,
	datab => \mux_writeregister|ALT_INV_output[2]~2_combout\,
	datac => \mux_writeregister|ALT_INV_output[0]~0_combout\,
	datad => \mux_writeregister|ALT_INV_output[4]~4_combout\,
	datae => \mux_writeregister|ALT_INV_output[3]~3_combout\,
	dataf => \mux_writeregister|ALT_INV_output[1]~1_combout\,
	combout => \reg_file|Decoder0~12_combout\);

-- Location: FF_X71_Y8_N25
\reg_file|registers[19][6]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[6]~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[19][6]~DUPLICATE_q\);

-- Location: LABCELL_X67_Y9_N48
\reg_file|Decoder0~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Decoder0~14_combout\ = ( !\mux_writeregister|output[3]~3_combout\ & ( !\mux_writeregister|output[4]~4_combout\ & ( (!\mux_writeregister|output[0]~0_combout\ & (\sregwrite_MEMWB~q\ & (\mux_writeregister|output[2]~2_combout\ & 
-- !\mux_writeregister|output[1]~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_writeregister|ALT_INV_output[0]~0_combout\,
	datab => \ALT_INV_sregwrite_MEMWB~q\,
	datac => \mux_writeregister|ALT_INV_output[2]~2_combout\,
	datad => \mux_writeregister|ALT_INV_output[1]~1_combout\,
	datae => \mux_writeregister|ALT_INV_output[3]~3_combout\,
	dataf => \mux_writeregister|ALT_INV_output[4]~4_combout\,
	combout => \reg_file|Decoder0~14_combout\);

-- Location: FF_X72_Y5_N13
\reg_file|registers[27][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[6]~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[27][6]~q\);

-- Location: LABCELL_X70_Y9_N30
\reg_file|Decoder0~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Decoder0~15_combout\ = ( !\mux_writeregister|output[3]~3_combout\ & ( !\mux_writeregister|output[1]~1_combout\ & ( (\sregwrite_MEMWB~DUPLICATE_q\ & (!\mux_writeregister|output[2]~2_combout\ & (!\mux_writeregister|output[4]~4_combout\ & 
-- !\mux_writeregister|output[0]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sregwrite_MEMWB~DUPLICATE_q\,
	datab => \mux_writeregister|ALT_INV_output[2]~2_combout\,
	datac => \mux_writeregister|ALT_INV_output[4]~4_combout\,
	datad => \mux_writeregister|ALT_INV_output[0]~0_combout\,
	datae => \mux_writeregister|ALT_INV_output[3]~3_combout\,
	dataf => \mux_writeregister|ALT_INV_output[1]~1_combout\,
	combout => \reg_file|Decoder0~15_combout\);

-- Location: FF_X71_Y8_N55
\reg_file|registers[31][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[6]~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[31][6]~q\);

-- Location: MLABCELL_X72_Y5_N12
\sreaddata2_IDEX~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~69_combout\ = ( \reg_file|registers[27][6]~q\ & ( \reg_file|registers[31][6]~q\ & ( ((!sinstruction_IFID(18) & ((\reg_file|registers[19][6]~DUPLICATE_q\))) # (sinstruction_IFID(18) & (\reg_file|registers[23][6]~q\))) # 
-- (sinstruction_IFID(19)) ) ) ) # ( !\reg_file|registers[27][6]~q\ & ( \reg_file|registers[31][6]~q\ & ( (!sinstruction_IFID(18) & (!sinstruction_IFID(19) & ((\reg_file|registers[19][6]~DUPLICATE_q\)))) # (sinstruction_IFID(18) & 
-- (((\reg_file|registers[23][6]~q\)) # (sinstruction_IFID(19)))) ) ) ) # ( \reg_file|registers[27][6]~q\ & ( !\reg_file|registers[31][6]~q\ & ( (!sinstruction_IFID(18) & (((\reg_file|registers[19][6]~DUPLICATE_q\)) # (sinstruction_IFID(19)))) # 
-- (sinstruction_IFID(18) & (!sinstruction_IFID(19) & (\reg_file|registers[23][6]~q\))) ) ) ) # ( !\reg_file|registers[27][6]~q\ & ( !\reg_file|registers[31][6]~q\ & ( (!sinstruction_IFID(19) & ((!sinstruction_IFID(18) & 
-- ((\reg_file|registers[19][6]~DUPLICATE_q\))) # (sinstruction_IFID(18) & (\reg_file|registers[23][6]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001001101010111000010101100111010011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(18),
	datab => ALT_INV_sinstruction_IFID(19),
	datac => \reg_file|ALT_INV_registers[23][6]~q\,
	datad => \reg_file|ALT_INV_registers[19][6]~DUPLICATE_q\,
	datae => \reg_file|ALT_INV_registers[27][6]~q\,
	dataf => \reg_file|ALT_INV_registers[31][6]~q\,
	combout => \sreaddata2_IDEX~69_combout\);

-- Location: LABCELL_X67_Y9_N6
\reg_file|Decoder0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Decoder0~1_combout\ = ( \mux_writeregister|output[3]~3_combout\ & ( !\mux_writeregister|output[4]~4_combout\ & ( (!\mux_writeregister|output[2]~2_combout\ & (\sregwrite_MEMWB~q\ & (\mux_writeregister|output[0]~0_combout\ & 
-- \mux_writeregister|output[1]~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_writeregister|ALT_INV_output[2]~2_combout\,
	datab => \ALT_INV_sregwrite_MEMWB~q\,
	datac => \mux_writeregister|ALT_INV_output[0]~0_combout\,
	datad => \mux_writeregister|ALT_INV_output[1]~1_combout\,
	datae => \mux_writeregister|ALT_INV_output[3]~3_combout\,
	dataf => \mux_writeregister|ALT_INV_output[4]~4_combout\,
	combout => \reg_file|Decoder0~1_combout\);

-- Location: FF_X66_Y5_N19
\reg_file|registers[20][6]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[6]~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[20][6]~DUPLICATE_q\);

-- Location: LABCELL_X67_Y7_N27
\reg_file|Decoder0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Decoder0~3_combout\ = ( \mux_writeregister|output[0]~0_combout\ & ( !\mux_writeregister|output[4]~4_combout\ & ( (!\mux_writeregister|output[3]~3_combout\ & (\sregwrite_MEMWB~DUPLICATE_q\ & (\mux_writeregister|output[1]~1_combout\ & 
-- !\mux_writeregister|output[2]~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_writeregister|ALT_INV_output[3]~3_combout\,
	datab => \ALT_INV_sregwrite_MEMWB~DUPLICATE_q\,
	datac => \mux_writeregister|ALT_INV_output[1]~1_combout\,
	datad => \mux_writeregister|ALT_INV_output[2]~2_combout\,
	datae => \mux_writeregister|ALT_INV_output[0]~0_combout\,
	dataf => \mux_writeregister|ALT_INV_output[4]~4_combout\,
	combout => \reg_file|Decoder0~3_combout\);

-- Location: FF_X66_Y5_N43
\reg_file|registers[28][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[6]~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[28][6]~q\);

-- Location: LABCELL_X70_Y9_N27
\reg_file|Decoder0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Decoder0~0_combout\ = ( \mux_writeregister|output[3]~3_combout\ & ( !\mux_writeregister|output[4]~4_combout\ & ( (\sregwrite_MEMWB~DUPLICATE_q\ & (\mux_writeregister|output[1]~1_combout\ & (\mux_writeregister|output[0]~0_combout\ & 
-- \mux_writeregister|output[2]~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sregwrite_MEMWB~DUPLICATE_q\,
	datab => \mux_writeregister|ALT_INV_output[1]~1_combout\,
	datac => \mux_writeregister|ALT_INV_output[0]~0_combout\,
	datad => \mux_writeregister|ALT_INV_output[2]~2_combout\,
	datae => \mux_writeregister|ALT_INV_output[3]~3_combout\,
	dataf => \mux_writeregister|ALT_INV_output[4]~4_combout\,
	combout => \reg_file|Decoder0~0_combout\);

-- Location: FF_X67_Y5_N2
\reg_file|registers[16][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[6]~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[16][6]~q\);

-- Location: LABCELL_X67_Y5_N57
\sreaddata2_IDEX~66\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~66_combout\ = ( \reg_file|registers[16][6]~q\ & ( sinstruction_IFID(19) & ( (!sinstruction_IFID(18) & ((\reg_file|registers[24][6]~q\))) # (sinstruction_IFID(18) & (\reg_file|registers[28][6]~q\)) ) ) ) # ( !\reg_file|registers[16][6]~q\ 
-- & ( sinstruction_IFID(19) & ( (!sinstruction_IFID(18) & ((\reg_file|registers[24][6]~q\))) # (sinstruction_IFID(18) & (\reg_file|registers[28][6]~q\)) ) ) ) # ( \reg_file|registers[16][6]~q\ & ( !sinstruction_IFID(19) & ( (!sinstruction_IFID(18)) # 
-- (\reg_file|registers[20][6]~DUPLICATE_q\) ) ) ) # ( !\reg_file|registers[16][6]~q\ & ( !sinstruction_IFID(19) & ( (sinstruction_IFID(18) & \reg_file|registers[20][6]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001101110111011101100000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(18),
	datab => \reg_file|ALT_INV_registers[20][6]~DUPLICATE_q\,
	datac => \reg_file|ALT_INV_registers[28][6]~q\,
	datad => \reg_file|ALT_INV_registers[24][6]~q\,
	datae => \reg_file|ALT_INV_registers[16][6]~q\,
	dataf => ALT_INV_sinstruction_IFID(19),
	combout => \sreaddata2_IDEX~66_combout\);

-- Location: LABCELL_X67_Y11_N15
\reg_file|registers[22][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[22][6]~feeder_combout\ = ( \mux_jal|output[6]~6_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[6]~6_combout\,
	combout => \reg_file|registers[22][6]~feeder_combout\);

-- Location: LABCELL_X67_Y11_N21
\reg_file|Decoder0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Decoder0~9_combout\ = ( \mux_writeregister|output[3]~3_combout\ & ( !\mux_writeregister|output[4]~4_combout\ & ( (\sregwrite_MEMWB~q\ & (!\mux_writeregister|output[1]~1_combout\ & (!\mux_writeregister|output[2]~2_combout\ & 
-- \mux_writeregister|output[0]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sregwrite_MEMWB~q\,
	datab => \mux_writeregister|ALT_INV_output[1]~1_combout\,
	datac => \mux_writeregister|ALT_INV_output[2]~2_combout\,
	datad => \mux_writeregister|ALT_INV_output[0]~0_combout\,
	datae => \mux_writeregister|ALT_INV_output[3]~3_combout\,
	dataf => \mux_writeregister|ALT_INV_output[4]~4_combout\,
	combout => \reg_file|Decoder0~9_combout\);

-- Location: FF_X67_Y11_N16
\reg_file|registers[22][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[22][6]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[22][6]~q\);

-- Location: LABCELL_X70_Y9_N6
\reg_file|Decoder0~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Decoder0~11_combout\ = ( \mux_writeregister|output[0]~0_combout\ & ( !\mux_writeregister|output[4]~4_combout\ & ( (\sregwrite_MEMWB~DUPLICATE_q\ & (!\mux_writeregister|output[1]~1_combout\ & (!\mux_writeregister|output[2]~2_combout\ & 
-- !\mux_writeregister|output[3]~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sregwrite_MEMWB~DUPLICATE_q\,
	datab => \mux_writeregister|ALT_INV_output[1]~1_combout\,
	datac => \mux_writeregister|ALT_INV_output[2]~2_combout\,
	datad => \mux_writeregister|ALT_INV_output[3]~3_combout\,
	datae => \mux_writeregister|ALT_INV_output[0]~0_combout\,
	dataf => \mux_writeregister|ALT_INV_output[4]~4_combout\,
	combout => \reg_file|Decoder0~11_combout\);

-- Location: FF_X70_Y11_N2
\reg_file|registers[30][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[6]~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[30][6]~q\);

-- Location: FF_X79_Y8_N34
\sinstruction_IFID[18]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \rom|altsyncram_component|auto_generated|q_a\(18),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sinstruction_IFID[18]~DUPLICATE_q\);

-- Location: LABCELL_X68_Y9_N33
\reg_file|Decoder0~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Decoder0~8_combout\ = ( \mux_writeregister|output[3]~3_combout\ & ( !\mux_writeregister|output[4]~4_combout\ & ( (!\mux_writeregister|output[1]~1_combout\ & (\sregwrite_MEMWB~q\ & (\mux_writeregister|output[2]~2_combout\ & 
-- \mux_writeregister|output[0]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_writeregister|ALT_INV_output[1]~1_combout\,
	datab => \ALT_INV_sregwrite_MEMWB~q\,
	datac => \mux_writeregister|ALT_INV_output[2]~2_combout\,
	datad => \mux_writeregister|ALT_INV_output[0]~0_combout\,
	datae => \mux_writeregister|ALT_INV_output[3]~3_combout\,
	dataf => \mux_writeregister|ALT_INV_output[4]~4_combout\,
	combout => \reg_file|Decoder0~8_combout\);

-- Location: FF_X70_Y11_N49
\reg_file|registers[18][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[6]~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[18][6]~q\);

-- Location: LABCELL_X70_Y9_N36
\reg_file|Decoder0~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Decoder0~10_combout\ = ( !\mux_writeregister|output[1]~1_combout\ & ( !\mux_writeregister|output[4]~4_combout\ & ( (\sregwrite_MEMWB~DUPLICATE_q\ & (\mux_writeregister|output[0]~0_combout\ & (\mux_writeregister|output[2]~2_combout\ & 
-- !\mux_writeregister|output[3]~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sregwrite_MEMWB~DUPLICATE_q\,
	datab => \mux_writeregister|ALT_INV_output[0]~0_combout\,
	datac => \mux_writeregister|ALT_INV_output[2]~2_combout\,
	datad => \mux_writeregister|ALT_INV_output[3]~3_combout\,
	datae => \mux_writeregister|ALT_INV_output[1]~1_combout\,
	dataf => \mux_writeregister|ALT_INV_output[4]~4_combout\,
	combout => \reg_file|Decoder0~10_combout\);

-- Location: FF_X70_Y11_N35
\reg_file|registers[26][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[6]~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[26][6]~q\);

-- Location: LABCELL_X70_Y11_N48
\sreaddata2_IDEX~68\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~68_combout\ = ( \reg_file|registers[18][6]~q\ & ( \reg_file|registers[26][6]~q\ & ( (!\sinstruction_IFID[18]~DUPLICATE_q\) # ((!sinstruction_IFID(19) & (\reg_file|registers[22][6]~q\)) # (sinstruction_IFID(19) & 
-- ((\reg_file|registers[30][6]~q\)))) ) ) ) # ( !\reg_file|registers[18][6]~q\ & ( \reg_file|registers[26][6]~q\ & ( (!sinstruction_IFID(19) & (\reg_file|registers[22][6]~q\ & ((\sinstruction_IFID[18]~DUPLICATE_q\)))) # (sinstruction_IFID(19) & 
-- (((!\sinstruction_IFID[18]~DUPLICATE_q\) # (\reg_file|registers[30][6]~q\)))) ) ) ) # ( \reg_file|registers[18][6]~q\ & ( !\reg_file|registers[26][6]~q\ & ( (!sinstruction_IFID(19) & (((!\sinstruction_IFID[18]~DUPLICATE_q\)) # 
-- (\reg_file|registers[22][6]~q\))) # (sinstruction_IFID(19) & (((\reg_file|registers[30][6]~q\ & \sinstruction_IFID[18]~DUPLICATE_q\)))) ) ) ) # ( !\reg_file|registers[18][6]~q\ & ( !\reg_file|registers[26][6]~q\ & ( (\sinstruction_IFID[18]~DUPLICATE_q\ & 
-- ((!sinstruction_IFID(19) & (\reg_file|registers[22][6]~q\)) # (sinstruction_IFID(19) & ((\reg_file|registers[30][6]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100111101010100010011101010101001001111111111100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(19),
	datab => \reg_file|ALT_INV_registers[22][6]~q\,
	datac => \reg_file|ALT_INV_registers[30][6]~q\,
	datad => \ALT_INV_sinstruction_IFID[18]~DUPLICATE_q\,
	datae => \reg_file|ALT_INV_registers[18][6]~q\,
	dataf => \reg_file|ALT_INV_registers[26][6]~q\,
	combout => \sreaddata2_IDEX~68_combout\);

-- Location: LABCELL_X66_Y12_N24
\reg_file|registers[25][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[25][6]~feeder_combout\ = ( \mux_jal|output[6]~6_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[6]~6_combout\,
	combout => \reg_file|registers[25][6]~feeder_combout\);

-- Location: LABCELL_X67_Y8_N21
\reg_file|Decoder0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Decoder0~6_combout\ = ( \mux_writeregister|output[2]~2_combout\ & ( !\mux_writeregister|output[4]~4_combout\ & ( (!\mux_writeregister|output[0]~0_combout\ & (\sregwrite_MEMWB~q\ & (!\mux_writeregister|output[3]~3_combout\ & 
-- \mux_writeregister|output[1]~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_writeregister|ALT_INV_output[0]~0_combout\,
	datab => \ALT_INV_sregwrite_MEMWB~q\,
	datac => \mux_writeregister|ALT_INV_output[3]~3_combout\,
	datad => \mux_writeregister|ALT_INV_output[1]~1_combout\,
	datae => \mux_writeregister|ALT_INV_output[2]~2_combout\,
	dataf => \mux_writeregister|ALT_INV_output[4]~4_combout\,
	combout => \reg_file|Decoder0~6_combout\);

-- Location: FF_X66_Y12_N26
\reg_file|registers[25][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[25][6]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[25][6]~q\);

-- Location: LABCELL_X67_Y9_N21
\reg_file|Decoder0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Decoder0~5_combout\ = ( \mux_writeregister|output[3]~3_combout\ & ( !\mux_writeregister|output[4]~4_combout\ & ( (!\mux_writeregister|output[2]~2_combout\ & (\sregwrite_MEMWB~q\ & (\mux_writeregister|output[1]~1_combout\ & 
-- !\mux_writeregister|output[0]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_writeregister|ALT_INV_output[2]~2_combout\,
	datab => \ALT_INV_sregwrite_MEMWB~q\,
	datac => \mux_writeregister|ALT_INV_output[1]~1_combout\,
	datad => \mux_writeregister|ALT_INV_output[0]~0_combout\,
	datae => \mux_writeregister|ALT_INV_output[3]~3_combout\,
	dataf => \mux_writeregister|ALT_INV_output[4]~4_combout\,
	combout => \reg_file|Decoder0~5_combout\);

-- Location: FF_X62_Y5_N14
\reg_file|registers[21][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[6]~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[21][6]~q\);

-- Location: LABCELL_X71_Y9_N57
\reg_file|Decoder0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Decoder0~4_combout\ = ( \mux_writeregister|output[3]~3_combout\ & ( !\mux_writeregister|output[4]~4_combout\ & ( (\mux_writeregister|output[2]~2_combout\ & (\mux_writeregister|output[1]~1_combout\ & (\sregwrite_MEMWB~q\ & 
-- !\mux_writeregister|output[0]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_writeregister|ALT_INV_output[2]~2_combout\,
	datab => \mux_writeregister|ALT_INV_output[1]~1_combout\,
	datac => \ALT_INV_sregwrite_MEMWB~q\,
	datad => \mux_writeregister|ALT_INV_output[0]~0_combout\,
	datae => \mux_writeregister|ALT_INV_output[3]~3_combout\,
	dataf => \mux_writeregister|ALT_INV_output[4]~4_combout\,
	combout => \reg_file|Decoder0~4_combout\);

-- Location: FF_X62_Y5_N43
\reg_file|registers[17][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[6]~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[17][6]~q\);

-- Location: LABCELL_X70_Y10_N9
\reg_file|registers[29][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[29][6]~feeder_combout\ = ( \mux_jal|output[6]~6_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[6]~6_combout\,
	combout => \reg_file|registers[29][6]~feeder_combout\);

-- Location: LABCELL_X70_Y10_N33
\reg_file|Decoder0~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Decoder0~7_combout\ = ( !\mux_writeregister|output[3]~3_combout\ & ( !\mux_writeregister|output[4]~4_combout\ & ( (\sregwrite_MEMWB~q\ & (!\mux_writeregister|output[0]~0_combout\ & (\mux_writeregister|output[1]~1_combout\ & 
-- !\mux_writeregister|output[2]~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sregwrite_MEMWB~q\,
	datab => \mux_writeregister|ALT_INV_output[0]~0_combout\,
	datac => \mux_writeregister|ALT_INV_output[1]~1_combout\,
	datad => \mux_writeregister|ALT_INV_output[2]~2_combout\,
	datae => \mux_writeregister|ALT_INV_output[3]~3_combout\,
	dataf => \mux_writeregister|ALT_INV_output[4]~4_combout\,
	combout => \reg_file|Decoder0~7_combout\);

-- Location: FF_X70_Y10_N10
\reg_file|registers[29][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[29][6]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[29][6]~q\);

-- Location: LABCELL_X62_Y5_N42
\sreaddata2_IDEX~67\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~67_combout\ = ( \reg_file|registers[17][6]~q\ & ( \reg_file|registers[29][6]~q\ & ( (!sinstruction_IFID(18) & (((!sinstruction_IFID(19))) # (\reg_file|registers[25][6]~q\))) # (sinstruction_IFID(18) & (((\reg_file|registers[21][6]~q\) # 
-- (sinstruction_IFID(19))))) ) ) ) # ( !\reg_file|registers[17][6]~q\ & ( \reg_file|registers[29][6]~q\ & ( (!sinstruction_IFID(18) & (\reg_file|registers[25][6]~q\ & (sinstruction_IFID(19)))) # (sinstruction_IFID(18) & (((\reg_file|registers[21][6]~q\) # 
-- (sinstruction_IFID(19))))) ) ) ) # ( \reg_file|registers[17][6]~q\ & ( !\reg_file|registers[29][6]~q\ & ( (!sinstruction_IFID(18) & (((!sinstruction_IFID(19))) # (\reg_file|registers[25][6]~q\))) # (sinstruction_IFID(18) & (((!sinstruction_IFID(19) & 
-- \reg_file|registers[21][6]~q\)))) ) ) ) # ( !\reg_file|registers[17][6]~q\ & ( !\reg_file|registers[29][6]~q\ & ( (!sinstruction_IFID(18) & (\reg_file|registers[25][6]~q\ & (sinstruction_IFID(19)))) # (sinstruction_IFID(18) & (((!sinstruction_IFID(19) & 
-- \reg_file|registers[21][6]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110100110001001111010000000111001101111100011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[25][6]~q\,
	datab => ALT_INV_sinstruction_IFID(18),
	datac => ALT_INV_sinstruction_IFID(19),
	datad => \reg_file|ALT_INV_registers[21][6]~q\,
	datae => \reg_file|ALT_INV_registers[17][6]~q\,
	dataf => \reg_file|ALT_INV_registers[29][6]~q\,
	combout => \sreaddata2_IDEX~67_combout\);

-- Location: MLABCELL_X72_Y5_N18
\sreaddata2_IDEX~70\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~70_combout\ = ( \sreaddata2_IDEX~68_combout\ & ( \sreaddata2_IDEX~67_combout\ & ( (!sinstruction_IFID(17) & (((sinstruction_IFID(16)) # (\sreaddata2_IDEX~66_combout\)))) # (sinstruction_IFID(17) & (((!sinstruction_IFID(16))) # 
-- (\sreaddata2_IDEX~69_combout\))) ) ) ) # ( !\sreaddata2_IDEX~68_combout\ & ( \sreaddata2_IDEX~67_combout\ & ( (!sinstruction_IFID(17) & (((sinstruction_IFID(16)) # (\sreaddata2_IDEX~66_combout\)))) # (sinstruction_IFID(17) & (\sreaddata2_IDEX~69_combout\ 
-- & ((sinstruction_IFID(16))))) ) ) ) # ( \sreaddata2_IDEX~68_combout\ & ( !\sreaddata2_IDEX~67_combout\ & ( (!sinstruction_IFID(17) & (((\sreaddata2_IDEX~66_combout\ & !sinstruction_IFID(16))))) # (sinstruction_IFID(17) & (((!sinstruction_IFID(16))) # 
-- (\sreaddata2_IDEX~69_combout\))) ) ) ) # ( !\sreaddata2_IDEX~68_combout\ & ( !\sreaddata2_IDEX~67_combout\ & ( (!sinstruction_IFID(17) & (((\sreaddata2_IDEX~66_combout\ & !sinstruction_IFID(16))))) # (sinstruction_IFID(17) & (\sreaddata2_IDEX~69_combout\ 
-- & ((sinstruction_IFID(16))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000010001010111110001000100001010101110110101111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(17),
	datab => \ALT_INV_sreaddata2_IDEX~69_combout\,
	datac => \ALT_INV_sreaddata2_IDEX~66_combout\,
	datad => ALT_INV_sinstruction_IFID(16),
	datae => \ALT_INV_sreaddata2_IDEX~68_combout\,
	dataf => \ALT_INV_sreaddata2_IDEX~67_combout\,
	combout => \sreaddata2_IDEX~70_combout\);

-- Location: MLABCELL_X72_Y5_N36
\sreaddata2_IDEX~76\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~76_combout\ = ( \sreaddata2_IDEX~75_combout\ & ( \sreaddata2_IDEX~70_combout\ ) ) # ( !\sreaddata2_IDEX~75_combout\ & ( \sreaddata2_IDEX~70_combout\ & ( \sinstruction_IFID[20]~DUPLICATE_q\ ) ) ) # ( \sreaddata2_IDEX~75_combout\ & ( 
-- !\sreaddata2_IDEX~70_combout\ & ( !\sinstruction_IFID[20]~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_sinstruction_IFID[20]~DUPLICATE_q\,
	datae => \ALT_INV_sreaddata2_IDEX~75_combout\,
	dataf => \ALT_INV_sreaddata2_IDEX~70_combout\,
	combout => \sreaddata2_IDEX~76_combout\);

-- Location: FF_X72_Y5_N37
\sreaddata2_IDEX[6]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sreaddata2_IDEX~76_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sreaddata2_IDEX[6]~DUPLICATE_q\);

-- Location: FF_X72_Y9_N26
\sinstruction_IDEX[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => sinstruction_IFID(19),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_IDEX(19));

-- Location: MLABCELL_X72_Y9_N3
\forward|rd2_out[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|rd2_out[1]~1_combout\ = ( swriteregister_EXMEM(4) & ( (sinstruction_IDEX(20) & (!sinstruction_IDEX(19) $ (swriteregister_EXMEM(3)))) ) ) # ( !swriteregister_EXMEM(4) & ( (!sinstruction_IDEX(20) & (!sinstruction_IDEX(19) $ 
-- (swriteregister_EXMEM(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000010010000100100001001000010000100001001000010010000100100001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IDEX(19),
	datab => ALT_INV_sinstruction_IDEX(20),
	datac => ALT_INV_swriteregister_EXMEM(3),
	dataf => ALT_INV_swriteregister_EXMEM(4),
	combout => \forward|rd2_out[1]~1_combout\);

-- Location: MLABCELL_X72_Y9_N27
\forward|rd2_out[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|rd2_out[1]~0_combout\ = ( swriteregister_EXMEM(0) & ( sinstruction_IDEX(18) & ( (sinstruction_IDEX(16) & (swriteregister_EXMEM(2) & (!sinstruction_IDEX(17) $ (swriteregister_EXMEM(1))))) ) ) ) # ( !swriteregister_EXMEM(0) & ( 
-- sinstruction_IDEX(18) & ( (!sinstruction_IDEX(16) & (swriteregister_EXMEM(2) & (!sinstruction_IDEX(17) $ (swriteregister_EXMEM(1))))) ) ) ) # ( swriteregister_EXMEM(0) & ( !sinstruction_IDEX(18) & ( (sinstruction_IDEX(16) & (!swriteregister_EXMEM(2) & 
-- (!sinstruction_IDEX(17) $ (swriteregister_EXMEM(1))))) ) ) ) # ( !swriteregister_EXMEM(0) & ( !sinstruction_IDEX(18) & ( (!sinstruction_IDEX(16) & (!swriteregister_EXMEM(2) & (!sinstruction_IDEX(17) $ (swriteregister_EXMEM(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000001000000000010000010000000000000000100000100000000001000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IDEX(16),
	datab => ALT_INV_sinstruction_IDEX(17),
	datac => ALT_INV_swriteregister_EXMEM(1),
	datad => ALT_INV_swriteregister_EXMEM(2),
	datae => ALT_INV_swriteregister_EXMEM(0),
	dataf => ALT_INV_sinstruction_IDEX(18),
	combout => \forward|rd2_out[1]~0_combout\);

-- Location: MLABCELL_X72_Y9_N48
\forward|process_0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|process_0~4_combout\ = ( sinstruction_IDEX(16) & ( swriteregister_MEMWB(2) & ( (swriteregister_MEMWB(0) & (sinstruction_IDEX(18) & (!swriteregister_MEMWB(1) $ (sinstruction_IDEX(17))))) ) ) ) # ( !sinstruction_IDEX(16) & ( swriteregister_MEMWB(2) 
-- & ( (!swriteregister_MEMWB(0) & (sinstruction_IDEX(18) & (!swriteregister_MEMWB(1) $ (sinstruction_IDEX(17))))) ) ) ) # ( sinstruction_IDEX(16) & ( !swriteregister_MEMWB(2) & ( (swriteregister_MEMWB(0) & (!sinstruction_IDEX(18) & (!swriteregister_MEMWB(1) 
-- $ (sinstruction_IDEX(17))))) ) ) ) # ( !sinstruction_IDEX(16) & ( !swriteregister_MEMWB(2) & ( (!swriteregister_MEMWB(0) & (!sinstruction_IDEX(18) & (!swriteregister_MEMWB(1) $ (sinstruction_IDEX(17))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000001000000001000000001000000001000000001000000001000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_swriteregister_MEMWB(1),
	datab => ALT_INV_swriteregister_MEMWB(0),
	datac => ALT_INV_sinstruction_IDEX(18),
	datad => ALT_INV_sinstruction_IDEX(17),
	datae => ALT_INV_sinstruction_IDEX(16),
	dataf => ALT_INV_swriteregister_MEMWB(2),
	combout => \forward|process_0~4_combout\);

-- Location: LABCELL_X73_Y9_N51
\forward|process_0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|process_0~5_combout\ = ( \sinstruction_IDEX[19]~DUPLICATE_q\ & ( (\swriteregister_MEMWB[3]~DUPLICATE_q\ & (!\swriteregister_MEMWB[4]~DUPLICATE_q\ $ (sinstruction_IDEX(20)))) ) ) # ( !\sinstruction_IDEX[19]~DUPLICATE_q\ & ( 
-- (!\swriteregister_MEMWB[3]~DUPLICATE_q\ & (!\swriteregister_MEMWB[4]~DUPLICATE_q\ $ (sinstruction_IDEX(20)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000001010101000000000101001010000000001010101000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_swriteregister_MEMWB[3]~DUPLICATE_q\,
	datac => \ALT_INV_swriteregister_MEMWB[4]~DUPLICATE_q\,
	datad => ALT_INV_sinstruction_IDEX(20),
	dataf => \ALT_INV_sinstruction_IDEX[19]~DUPLICATE_q\,
	combout => \forward|process_0~5_combout\);

-- Location: LABCELL_X73_Y9_N3
\forward|rd2_out[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|rd2_out[0]~2_combout\ = ( \forward|process_0~4_combout\ & ( \forward|process_0~5_combout\ & ( (\forward|process_0~1_combout\ & ((!\forward|process_0~0_combout\) # ((!\forward|rd2_out[1]~1_combout\) # (!\forward|rd2_out[1]~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_process_0~0_combout\,
	datab => \forward|ALT_INV_process_0~1_combout\,
	datac => \forward|ALT_INV_rd2_out[1]~1_combout\,
	datad => \forward|ALT_INV_rd2_out[1]~0_combout\,
	datae => \forward|ALT_INV_process_0~4_combout\,
	dataf => \forward|ALT_INV_process_0~5_combout\,
	combout => \forward|rd2_out[0]~2_combout\);

-- Location: LABCELL_X73_Y9_N42
\mux_alu|output[17]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_alu|output[17]~1_combout\ = ( \forward|process_0~4_combout\ & ( \forward|process_0~1_combout\ & ( (!\forward|process_0~5_combout\ & ((!\forward|rd2_out[1]~0_combout\) # ((!\forward|process_0~0_combout\) # (!\forward|rd2_out[1]~1_combout\)))) ) ) ) # 
-- ( !\forward|process_0~4_combout\ & ( \forward|process_0~1_combout\ & ( (!\forward|rd2_out[1]~0_combout\) # ((!\forward|process_0~0_combout\) # (!\forward|rd2_out[1]~1_combout\)) ) ) ) # ( \forward|process_0~4_combout\ & ( !\forward|process_0~1_combout\ & 
-- ( (!\forward|rd2_out[1]~0_combout\) # ((!\forward|process_0~0_combout\) # (!\forward|rd2_out[1]~1_combout\)) ) ) ) # ( !\forward|process_0~4_combout\ & ( !\forward|process_0~1_combout\ & ( (!\forward|rd2_out[1]~0_combout\) # 
-- ((!\forward|process_0~0_combout\) # (!\forward|rd2_out[1]~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111101110111111111110111011111111111011101111000011100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_rd2_out[1]~0_combout\,
	datab => \forward|ALT_INV_process_0~0_combout\,
	datac => \forward|ALT_INV_process_0~5_combout\,
	datad => \forward|ALT_INV_rd2_out[1]~1_combout\,
	datae => \forward|ALT_INV_process_0~4_combout\,
	dataf => \forward|ALT_INV_process_0~1_combout\,
	combout => \mux_alu|output[17]~1_combout\);

-- Location: MLABCELL_X78_Y8_N30
\mux_alu|output[6]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_alu|output[6]~15_combout\ = ( \forward|rd2_out[0]~2_combout\ & ( \mux_alu|output[17]~1_combout\ & ( \mux_jal|output[6]~6_combout\ ) ) ) # ( !\forward|rd2_out[0]~2_combout\ & ( \mux_alu|output[17]~1_combout\ & ( \sreaddata2_IDEX[6]~DUPLICATE_q\ ) ) ) 
-- # ( \forward|rd2_out[0]~2_combout\ & ( !\mux_alu|output[17]~1_combout\ & ( \mux_jal|output[6]~6_combout\ ) ) ) # ( !\forward|rd2_out[0]~2_combout\ & ( !\mux_alu|output[17]~1_combout\ & ( salumainresult_EXMEM(6) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_sreaddata2_IDEX[6]~DUPLICATE_q\,
	datac => ALT_INV_salumainresult_EXMEM(6),
	datad => \mux_jal|ALT_INV_output[6]~6_combout\,
	datae => \forward|ALT_INV_rd2_out[0]~2_combout\,
	dataf => \mux_alu|ALT_INV_output[17]~1_combout\,
	combout => \mux_alu|output[6]~15_combout\);

-- Location: MLABCELL_X78_Y8_N3
\mux_alu|output[6]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_alu|output[6]~16_combout\ = ( \mux_alu|output[6]~15_combout\ & ( (!\salusrc_IDEX~DUPLICATE_q\) # (sinstruction_IDEX(6)) ) ) # ( !\mux_alu|output[6]~15_combout\ & ( (\salusrc_IDEX~DUPLICATE_q\ & sinstruction_IDEX(6)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_salusrc_IDEX~DUPLICATE_q\,
	datad => ALT_INV_sinstruction_IDEX(6),
	dataf => \mux_alu|ALT_INV_output[6]~15_combout\,
	combout => \mux_alu|output[6]~16_combout\);

-- Location: LABCELL_X83_Y8_N36
\alu_main|Result~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Result~2_combout\ = ( \forward|Mux25~0_combout\ & ( \mux_alu|output[6]~16_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \forward|ALT_INV_Mux25~0_combout\,
	dataf => \mux_alu|ALT_INV_output[6]~16_combout\,
	combout => \alu_main|Result~2_combout\);

-- Location: LABCELL_X74_Y7_N18
\forward|Mux26~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux26~0_combout\ = ( \forward|Mux3~0_combout\ & ( sreaddata1_IDEX(5) ) ) # ( !\forward|Mux3~0_combout\ & ( (!\forward|rd1_out[0]~2_combout\ & ((salumainresult_EXMEM(5)))) # (\forward|rd1_out[0]~2_combout\ & (\mux_jal|output[5]~5_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000001011111010100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_jal|ALT_INV_output[5]~5_combout\,
	datab => ALT_INV_sreaddata1_IDEX(5),
	datac => \forward|ALT_INV_rd1_out[0]~2_combout\,
	datad => ALT_INV_salumainresult_EXMEM(5),
	dataf => \forward|ALT_INV_Mux3~0_combout\,
	combout => \forward|Mux26~0_combout\);

-- Location: FF_X82_Y6_N41
\sinstruction_IDEX[4]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => sinstruction_IFID(4),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sinstruction_IDEX[4]~DUPLICATE_q\);

-- Location: LABCELL_X81_Y12_N54
\spc_EXMEM[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \spc_EXMEM[4]~feeder_combout\ = spc_IDEX(4)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_spc_IDEX(4),
	combout => \spc_EXMEM[4]~feeder_combout\);

-- Location: FF_X81_Y12_N56
\spc_EXMEM[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \spc_EXMEM[4]~feeder_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_EXMEM(4));

-- Location: FF_X70_Y9_N56
\spc_MEMWB[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_EXMEM(4),
	sclr => \process_8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_MEMWB(4));

-- Location: FF_X70_Y9_N26
\salumainresult_MEMWB[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => salumainresult_EXMEM(4),
	sclr => \process_8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => salumainresult_MEMWB(4));

-- Location: MLABCELL_X72_Y10_N18
\smemtoreg_MEMWB~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \smemtoreg_MEMWB~feeder_combout\ = ( \smemread_EXMEM~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_smemread_EXMEM~q\,
	combout => \smemtoreg_MEMWB~feeder_combout\);

-- Location: FF_X72_Y10_N20
smemtoreg_MEMWB : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \smemtoreg_MEMWB~feeder_combout\,
	sclr => \process_8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \smemtoreg_MEMWB~q\);

-- Location: FF_X78_Y6_N23
\sinstruction_IFID[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \rom|altsyncram_component|auto_generated|q_a\(7),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_IFID(7));

-- Location: FF_X78_Y6_N29
\sinstruction_IDEX[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => sinstruction_IFID(7),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_IDEX(7));

-- Location: FF_X82_Y12_N17
\spc_IFID[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \Add0~21_sumout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_IFID(7));

-- Location: FF_X82_Y12_N2
\spc_IDEX[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_IFID(7),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_IDEX(7));

-- Location: FF_X83_Y11_N49
\spc_EXMEM[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_IDEX(7),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_EXMEM(7));

-- Location: FF_X75_Y8_N53
\spc_MEMWB[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_EXMEM(7),
	sclr => \process_8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_MEMWB(7));

-- Location: FF_X63_Y10_N14
\reg_file|registers[11][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[1]~1_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[11][1]~q\);

-- Location: FF_X63_Y10_N53
\reg_file|registers[8][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[1]~1_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[8][1]~q\);

-- Location: FF_X60_Y7_N56
\reg_file|registers[10][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[1]~1_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[10][1]~q\);

-- Location: FF_X63_Y10_N8
\reg_file|registers[9][1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[1]~1_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[9][1]~DUPLICATE_q\);

-- Location: LABCELL_X60_Y7_N54
\sreaddata2_IDEX~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~16_combout\ = ( \reg_file|registers[10][1]~q\ & ( \reg_file|registers[9][1]~DUPLICATE_q\ & ( (!sinstruction_IFID(16) & (((sinstruction_IFID(17)) # (\reg_file|registers[8][1]~q\)))) # (sinstruction_IFID(16) & (((!sinstruction_IFID(17))) # 
-- (\reg_file|registers[11][1]~q\))) ) ) ) # ( !\reg_file|registers[10][1]~q\ & ( \reg_file|registers[9][1]~DUPLICATE_q\ & ( (!sinstruction_IFID(16) & (((\reg_file|registers[8][1]~q\ & !sinstruction_IFID(17))))) # (sinstruction_IFID(16) & 
-- (((!sinstruction_IFID(17))) # (\reg_file|registers[11][1]~q\))) ) ) ) # ( \reg_file|registers[10][1]~q\ & ( !\reg_file|registers[9][1]~DUPLICATE_q\ & ( (!sinstruction_IFID(16) & (((sinstruction_IFID(17)) # (\reg_file|registers[8][1]~q\)))) # 
-- (sinstruction_IFID(16) & (\reg_file|registers[11][1]~q\ & ((sinstruction_IFID(17))))) ) ) ) # ( !\reg_file|registers[10][1]~q\ & ( !\reg_file|registers[9][1]~DUPLICATE_q\ & ( (!sinstruction_IFID(16) & (((\reg_file|registers[8][1]~q\ & 
-- !sinstruction_IFID(17))))) # (sinstruction_IFID(16) & (\reg_file|registers[11][1]~q\ & ((sinstruction_IFID(17))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000101001100001111010100111111000001010011111111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[11][1]~q\,
	datab => \reg_file|ALT_INV_registers[8][1]~q\,
	datac => ALT_INV_sinstruction_IFID(16),
	datad => ALT_INV_sinstruction_IFID(17),
	datae => \reg_file|ALT_INV_registers[10][1]~q\,
	dataf => \reg_file|ALT_INV_registers[9][1]~DUPLICATE_q\,
	combout => \sreaddata2_IDEX~16_combout\);

-- Location: LABCELL_X61_Y9_N57
\reg_file|registers[13][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[13][1]~feeder_combout\ = \mux_jal|output[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mux_jal|ALT_INV_output[1]~1_combout\,
	combout => \reg_file|registers[13][1]~feeder_combout\);

-- Location: FF_X61_Y9_N59
\reg_file|registers[13][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[13][1]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[13][1]~q\);

-- Location: LABCELL_X62_Y10_N15
\reg_file|registers[12][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[12][1]~feeder_combout\ = ( \mux_jal|output[1]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[1]~1_combout\,
	combout => \reg_file|registers[12][1]~feeder_combout\);

-- Location: FF_X62_Y10_N16
\reg_file|registers[12][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[12][1]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[12][1]~q\);

-- Location: FF_X62_Y9_N41
\reg_file|registers[14][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[1]~1_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[14][1]~q\);

-- Location: FF_X64_Y6_N52
\reg_file|registers[15][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[1]~1_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[15][1]~q\);

-- Location: LABCELL_X62_Y9_N39
\sreaddata2_IDEX~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~18_combout\ = ( \reg_file|registers[14][1]~q\ & ( \reg_file|registers[15][1]~q\ & ( ((!sinstruction_IFID(16) & ((\reg_file|registers[12][1]~q\))) # (sinstruction_IFID(16) & (\reg_file|registers[13][1]~q\))) # (sinstruction_IFID(17)) ) ) ) 
-- # ( !\reg_file|registers[14][1]~q\ & ( \reg_file|registers[15][1]~q\ & ( (!sinstruction_IFID(16) & (((!sinstruction_IFID(17) & \reg_file|registers[12][1]~q\)))) # (sinstruction_IFID(16) & (((sinstruction_IFID(17))) # (\reg_file|registers[13][1]~q\))) ) ) 
-- ) # ( \reg_file|registers[14][1]~q\ & ( !\reg_file|registers[15][1]~q\ & ( (!sinstruction_IFID(16) & (((\reg_file|registers[12][1]~q\) # (sinstruction_IFID(17))))) # (sinstruction_IFID(16) & (\reg_file|registers[13][1]~q\ & (!sinstruction_IFID(17)))) ) ) 
-- ) # ( !\reg_file|registers[14][1]~q\ & ( !\reg_file|registers[15][1]~q\ & ( (!sinstruction_IFID(17) & ((!sinstruction_IFID(16) & ((\reg_file|registers[12][1]~q\))) # (sinstruction_IFID(16) & (\reg_file|registers[13][1]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000111001101110000010011110100110001111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[13][1]~q\,
	datab => ALT_INV_sinstruction_IFID(16),
	datac => ALT_INV_sinstruction_IFID(17),
	datad => \reg_file|ALT_INV_registers[12][1]~q\,
	datae => \reg_file|ALT_INV_registers[14][1]~q\,
	dataf => \reg_file|ALT_INV_registers[15][1]~q\,
	combout => \sreaddata2_IDEX~18_combout\);

-- Location: MLABCELL_X65_Y9_N15
\reg_file|registers[0][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[0][1]~feeder_combout\ = ( \mux_jal|output[1]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[1]~1_combout\,
	combout => \reg_file|registers[0][1]~feeder_combout\);

-- Location: FF_X65_Y9_N17
\reg_file|registers[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[0][1]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[0][1]~q\);

-- Location: MLABCELL_X65_Y8_N15
\reg_file|registers[1][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[1][1]~feeder_combout\ = \mux_jal|output[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mux_jal|ALT_INV_output[1]~1_combout\,
	combout => \reg_file|registers[1][1]~feeder_combout\);

-- Location: FF_X65_Y8_N16
\reg_file|registers[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[1][1]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[1][1]~q\);

-- Location: FF_X65_Y9_N25
\reg_file|registers[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[1]~1_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[2][1]~q\);

-- Location: MLABCELL_X65_Y9_N24
\sreaddata2_IDEX~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~17_combout\ = ( \reg_file|registers[2][1]~q\ & ( \reg_file|registers[3][1]~q\ & ( ((!sinstruction_IFID(16) & (\reg_file|registers[0][1]~q\)) # (sinstruction_IFID(16) & ((\reg_file|registers[1][1]~q\)))) # (sinstruction_IFID(17)) ) ) ) # ( 
-- !\reg_file|registers[2][1]~q\ & ( \reg_file|registers[3][1]~q\ & ( (!sinstruction_IFID(17) & ((!sinstruction_IFID(16) & (\reg_file|registers[0][1]~q\)) # (sinstruction_IFID(16) & ((\reg_file|registers[1][1]~q\))))) # (sinstruction_IFID(17) & 
-- (((sinstruction_IFID(16))))) ) ) ) # ( \reg_file|registers[2][1]~q\ & ( !\reg_file|registers[3][1]~q\ & ( (!sinstruction_IFID(17) & ((!sinstruction_IFID(16) & (\reg_file|registers[0][1]~q\)) # (sinstruction_IFID(16) & ((\reg_file|registers[1][1]~q\))))) # 
-- (sinstruction_IFID(17) & (((!sinstruction_IFID(16))))) ) ) ) # ( !\reg_file|registers[2][1]~q\ & ( !\reg_file|registers[3][1]~q\ & ( (!sinstruction_IFID(17) & ((!sinstruction_IFID(16) & (\reg_file|registers[0][1]~q\)) # (sinstruction_IFID(16) & 
-- ((\reg_file|registers[1][1]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000001010011101110000101000100010010111110111011101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(17),
	datab => \reg_file|ALT_INV_registers[0][1]~q\,
	datac => \reg_file|ALT_INV_registers[1][1]~q\,
	datad => ALT_INV_sinstruction_IFID(16),
	datae => \reg_file|ALT_INV_registers[2][1]~q\,
	dataf => \reg_file|ALT_INV_registers[3][1]~q\,
	combout => \sreaddata2_IDEX~17_combout\);

-- Location: FF_X72_Y7_N43
\reg_file|registers[7][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[1]~1_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[7][1]~q\);

-- Location: FF_X71_Y5_N41
\reg_file|registers[5][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[1]~1_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[5][1]~q\);

-- Location: FF_X72_Y7_N7
\reg_file|registers[6][1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[1]~1_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[6][1]~DUPLICATE_q\);

-- Location: FF_X70_Y8_N37
\reg_file|registers[4][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[1]~1_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[4][1]~q\);

-- Location: LABCELL_X71_Y5_N36
\sreaddata2_IDEX~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~19_combout\ = ( \reg_file|registers[6][1]~DUPLICATE_q\ & ( \reg_file|registers[4][1]~q\ & ( (!sinstruction_IFID(16)) # ((!sinstruction_IFID(17) & ((\reg_file|registers[5][1]~q\))) # (sinstruction_IFID(17) & 
-- (\reg_file|registers[7][1]~q\))) ) ) ) # ( !\reg_file|registers[6][1]~DUPLICATE_q\ & ( \reg_file|registers[4][1]~q\ & ( (!sinstruction_IFID(17) & (((!sinstruction_IFID(16)) # (\reg_file|registers[5][1]~q\)))) # (sinstruction_IFID(17) & 
-- (\reg_file|registers[7][1]~q\ & ((sinstruction_IFID(16))))) ) ) ) # ( \reg_file|registers[6][1]~DUPLICATE_q\ & ( !\reg_file|registers[4][1]~q\ & ( (!sinstruction_IFID(17) & (((\reg_file|registers[5][1]~q\ & sinstruction_IFID(16))))) # 
-- (sinstruction_IFID(17) & (((!sinstruction_IFID(16))) # (\reg_file|registers[7][1]~q\))) ) ) ) # ( !\reg_file|registers[6][1]~DUPLICATE_q\ & ( !\reg_file|registers[4][1]~q\ & ( (sinstruction_IFID(16) & ((!sinstruction_IFID(17) & 
-- ((\reg_file|registers[5][1]~q\))) # (sinstruction_IFID(17) & (\reg_file|registers[7][1]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110101000011110011010111110000001101011111111100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[7][1]~q\,
	datab => \reg_file|ALT_INV_registers[5][1]~q\,
	datac => ALT_INV_sinstruction_IFID(17),
	datad => ALT_INV_sinstruction_IFID(16),
	datae => \reg_file|ALT_INV_registers[6][1]~DUPLICATE_q\,
	dataf => \reg_file|ALT_INV_registers[4][1]~q\,
	combout => \sreaddata2_IDEX~19_combout\);

-- Location: LABCELL_X63_Y5_N54
\sreaddata2_IDEX~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~20_combout\ = ( \sreaddata2_IDEX~17_combout\ & ( \sreaddata2_IDEX~19_combout\ & ( (!sinstruction_IFID(19)) # ((!sinstruction_IFID(18) & (\sreaddata2_IDEX~16_combout\)) # (sinstruction_IFID(18) & ((\sreaddata2_IDEX~18_combout\)))) ) ) ) # 
-- ( !\sreaddata2_IDEX~17_combout\ & ( \sreaddata2_IDEX~19_combout\ & ( (!sinstruction_IFID(18) & (\sreaddata2_IDEX~16_combout\ & (sinstruction_IFID(19)))) # (sinstruction_IFID(18) & (((!sinstruction_IFID(19)) # (\sreaddata2_IDEX~18_combout\)))) ) ) ) # ( 
-- \sreaddata2_IDEX~17_combout\ & ( !\sreaddata2_IDEX~19_combout\ & ( (!sinstruction_IFID(18) & (((!sinstruction_IFID(19))) # (\sreaddata2_IDEX~16_combout\))) # (sinstruction_IFID(18) & (((sinstruction_IFID(19) & \sreaddata2_IDEX~18_combout\)))) ) ) ) # ( 
-- !\sreaddata2_IDEX~17_combout\ & ( !\sreaddata2_IDEX~19_combout\ & ( (sinstruction_IFID(19) & ((!sinstruction_IFID(18) & (\sreaddata2_IDEX~16_combout\)) # (sinstruction_IFID(18) & ((\sreaddata2_IDEX~18_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000111110001001100011100110100001101111111010011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sreaddata2_IDEX~16_combout\,
	datab => ALT_INV_sinstruction_IFID(18),
	datac => ALT_INV_sinstruction_IFID(19),
	datad => \ALT_INV_sreaddata2_IDEX~18_combout\,
	datae => \ALT_INV_sreaddata2_IDEX~17_combout\,
	dataf => \ALT_INV_sreaddata2_IDEX~19_combout\,
	combout => \sreaddata2_IDEX~20_combout\);

-- Location: FF_X66_Y5_N49
\reg_file|registers[20][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[1]~1_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[20][1]~q\);

-- Location: FF_X66_Y5_N46
\reg_file|registers[28][1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[1]~1_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[28][1]~DUPLICATE_q\);

-- Location: FF_X67_Y5_N47
\reg_file|registers[16][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[1]~1_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[16][1]~q\);

-- Location: LABCELL_X70_Y5_N42
\reg_file|registers[24][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[24][1]~feeder_combout\ = ( \mux_jal|output[1]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[1]~1_combout\,
	combout => \reg_file|registers[24][1]~feeder_combout\);

-- Location: LABCELL_X70_Y5_N15
\reg_file|Decoder0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Decoder0~2_combout\ = ( \mux_writeregister|output[0]~0_combout\ & ( !\mux_writeregister|output[4]~4_combout\ & ( (\mux_writeregister|output[1]~1_combout\ & (\mux_writeregister|output[2]~2_combout\ & (\sregwrite_MEMWB~DUPLICATE_q\ & 
-- !\mux_writeregister|output[3]~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_writeregister|ALT_INV_output[1]~1_combout\,
	datab => \mux_writeregister|ALT_INV_output[2]~2_combout\,
	datac => \ALT_INV_sregwrite_MEMWB~DUPLICATE_q\,
	datad => \mux_writeregister|ALT_INV_output[3]~3_combout\,
	datae => \mux_writeregister|ALT_INV_output[0]~0_combout\,
	dataf => \mux_writeregister|ALT_INV_output[4]~4_combout\,
	combout => \reg_file|Decoder0~2_combout\);

-- Location: FF_X70_Y5_N43
\reg_file|registers[24][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[24][1]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[24][1]~q\);

-- Location: LABCELL_X67_Y5_N42
\sreaddata2_IDEX~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~11_combout\ = ( sinstruction_IFID(18) & ( \reg_file|registers[24][1]~q\ & ( (!sinstruction_IFID(19) & (\reg_file|registers[20][1]~q\)) # (sinstruction_IFID(19) & ((\reg_file|registers[28][1]~DUPLICATE_q\))) ) ) ) # ( 
-- !sinstruction_IFID(18) & ( \reg_file|registers[24][1]~q\ & ( (\reg_file|registers[16][1]~q\) # (sinstruction_IFID(19)) ) ) ) # ( sinstruction_IFID(18) & ( !\reg_file|registers[24][1]~q\ & ( (!sinstruction_IFID(19) & (\reg_file|registers[20][1]~q\)) # 
-- (sinstruction_IFID(19) & ((\reg_file|registers[28][1]~DUPLICATE_q\))) ) ) ) # ( !sinstruction_IFID(18) & ( !\reg_file|registers[24][1]~q\ & ( (!sinstruction_IFID(19) & \reg_file|registers[16][1]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100010001110100011100110011111111110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[20][1]~q\,
	datab => ALT_INV_sinstruction_IFID(19),
	datac => \reg_file|ALT_INV_registers[28][1]~DUPLICATE_q\,
	datad => \reg_file|ALT_INV_registers[16][1]~q\,
	datae => ALT_INV_sinstruction_IFID(18),
	dataf => \reg_file|ALT_INV_registers[24][1]~q\,
	combout => \sreaddata2_IDEX~11_combout\);

-- Location: FF_X68_Y9_N2
\reg_file|registers[26][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[1]~1_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[26][1]~q\);

-- Location: FF_X68_Y9_N44
\reg_file|registers[30][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[1]~1_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[30][1]~q\);

-- Location: FF_X68_Y9_N23
\reg_file|registers[18][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[1]~1_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[18][1]~q\);

-- Location: FF_X67_Y11_N37
\reg_file|registers[22][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[1]~1_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[22][1]~q\);

-- Location: LABCELL_X68_Y9_N24
\sreaddata2_IDEX~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~13_combout\ = ( \reg_file|registers[18][1]~q\ & ( \reg_file|registers[22][1]~q\ & ( (!sinstruction_IFID(19)) # ((!\sinstruction_IFID[18]~DUPLICATE_q\ & (\reg_file|registers[26][1]~q\)) # (\sinstruction_IFID[18]~DUPLICATE_q\ & 
-- ((\reg_file|registers[30][1]~q\)))) ) ) ) # ( !\reg_file|registers[18][1]~q\ & ( \reg_file|registers[22][1]~q\ & ( (!sinstruction_IFID(19) & (\sinstruction_IFID[18]~DUPLICATE_q\)) # (sinstruction_IFID(19) & ((!\sinstruction_IFID[18]~DUPLICATE_q\ & 
-- (\reg_file|registers[26][1]~q\)) # (\sinstruction_IFID[18]~DUPLICATE_q\ & ((\reg_file|registers[30][1]~q\))))) ) ) ) # ( \reg_file|registers[18][1]~q\ & ( !\reg_file|registers[22][1]~q\ & ( (!sinstruction_IFID(19) & (!\sinstruction_IFID[18]~DUPLICATE_q\)) 
-- # (sinstruction_IFID(19) & ((!\sinstruction_IFID[18]~DUPLICATE_q\ & (\reg_file|registers[26][1]~q\)) # (\sinstruction_IFID[18]~DUPLICATE_q\ & ((\reg_file|registers[30][1]~q\))))) ) ) ) # ( !\reg_file|registers[18][1]~q\ & ( !\reg_file|registers[22][1]~q\ 
-- & ( (sinstruction_IFID(19) & ((!\sinstruction_IFID[18]~DUPLICATE_q\ & (\reg_file|registers[26][1]~q\)) # (\sinstruction_IFID[18]~DUPLICATE_q\ & ((\reg_file|registers[30][1]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101100011001001110100100110001101111010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(19),
	datab => \ALT_INV_sinstruction_IFID[18]~DUPLICATE_q\,
	datac => \reg_file|ALT_INV_registers[26][1]~q\,
	datad => \reg_file|ALT_INV_registers[30][1]~q\,
	datae => \reg_file|ALT_INV_registers[18][1]~q\,
	dataf => \reg_file|ALT_INV_registers[22][1]~q\,
	combout => \sreaddata2_IDEX~13_combout\);

-- Location: FF_X68_Y5_N49
\reg_file|registers[21][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[1]~1_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[21][1]~q\);

-- Location: LABCELL_X64_Y5_N36
\reg_file|registers[17][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[17][1]~feeder_combout\ = ( \mux_jal|output[1]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[1]~1_combout\,
	combout => \reg_file|registers[17][1]~feeder_combout\);

-- Location: FF_X64_Y5_N38
\reg_file|registers[17][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[17][1]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[17][1]~q\);

-- Location: FF_X67_Y8_N56
\reg_file|registers[25][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[1]~1_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[25][1]~q\);

-- Location: FF_X70_Y10_N29
\reg_file|registers[29][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[1]~1_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[29][1]~q\);

-- Location: LABCELL_X64_Y5_N6
\sreaddata2_IDEX~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~12_combout\ = ( \reg_file|registers[25][1]~q\ & ( \reg_file|registers[29][1]~q\ & ( ((!sinstruction_IFID(18) & ((\reg_file|registers[17][1]~q\))) # (sinstruction_IFID(18) & (\reg_file|registers[21][1]~q\))) # (sinstruction_IFID(19)) ) ) ) 
-- # ( !\reg_file|registers[25][1]~q\ & ( \reg_file|registers[29][1]~q\ & ( (!sinstruction_IFID(18) & (((\reg_file|registers[17][1]~q\ & !sinstruction_IFID(19))))) # (sinstruction_IFID(18) & (((sinstruction_IFID(19))) # (\reg_file|registers[21][1]~q\))) ) ) 
-- ) # ( \reg_file|registers[25][1]~q\ & ( !\reg_file|registers[29][1]~q\ & ( (!sinstruction_IFID(18) & (((sinstruction_IFID(19)) # (\reg_file|registers[17][1]~q\)))) # (sinstruction_IFID(18) & (\reg_file|registers[21][1]~q\ & ((!sinstruction_IFID(19))))) ) 
-- ) ) # ( !\reg_file|registers[25][1]~q\ & ( !\reg_file|registers[29][1]~q\ & ( (!sinstruction_IFID(19) & ((!sinstruction_IFID(18) & ((\reg_file|registers[17][1]~q\))) # (sinstruction_IFID(18) & (\reg_file|registers[21][1]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100000000000110111010101000011011010101010001101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(18),
	datab => \reg_file|ALT_INV_registers[21][1]~q\,
	datac => \reg_file|ALT_INV_registers[17][1]~q\,
	datad => ALT_INV_sinstruction_IFID(19),
	datae => \reg_file|ALT_INV_registers[25][1]~q\,
	dataf => \reg_file|ALT_INV_registers[29][1]~q\,
	combout => \sreaddata2_IDEX~12_combout\);

-- Location: FF_X64_Y13_N5
\reg_file|registers[19][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[1]~1_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[19][1]~q\);

-- Location: FF_X64_Y13_N14
\reg_file|registers[31][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[1]~1_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[31][1]~q\);

-- Location: FF_X64_Y13_N20
\reg_file|registers[27][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[1]~1_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[27][1]~q\);

-- Location: MLABCELL_X59_Y9_N54
\reg_file|registers[23][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[23][1]~feeder_combout\ = ( \mux_jal|output[1]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[1]~1_combout\,
	combout => \reg_file|registers[23][1]~feeder_combout\);

-- Location: FF_X59_Y9_N55
\reg_file|registers[23][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[23][1]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[23][1]~q\);

-- Location: LABCELL_X64_Y13_N0
\sreaddata2_IDEX~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~14_combout\ = ( sinstruction_IFID(18) & ( sinstruction_IFID(19) & ( \reg_file|registers[31][1]~q\ ) ) ) # ( !sinstruction_IFID(18) & ( sinstruction_IFID(19) & ( \reg_file|registers[27][1]~q\ ) ) ) # ( sinstruction_IFID(18) & ( 
-- !sinstruction_IFID(19) & ( \reg_file|registers[23][1]~q\ ) ) ) # ( !sinstruction_IFID(18) & ( !sinstruction_IFID(19) & ( \reg_file|registers[19][1]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[19][1]~q\,
	datab => \reg_file|ALT_INV_registers[31][1]~q\,
	datac => \reg_file|ALT_INV_registers[27][1]~q\,
	datad => \reg_file|ALT_INV_registers[23][1]~q\,
	datae => ALT_INV_sinstruction_IFID(18),
	dataf => ALT_INV_sinstruction_IFID(19),
	combout => \sreaddata2_IDEX~14_combout\);

-- Location: LABCELL_X63_Y5_N15
\sreaddata2_IDEX~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~15_combout\ = ( \sreaddata2_IDEX~12_combout\ & ( \sreaddata2_IDEX~14_combout\ & ( ((!sinstruction_IFID(17) & (\sreaddata2_IDEX~11_combout\)) # (sinstruction_IFID(17) & ((\sreaddata2_IDEX~13_combout\)))) # (sinstruction_IFID(16)) ) ) ) # ( 
-- !\sreaddata2_IDEX~12_combout\ & ( \sreaddata2_IDEX~14_combout\ & ( (!sinstruction_IFID(16) & ((!sinstruction_IFID(17) & (\sreaddata2_IDEX~11_combout\)) # (sinstruction_IFID(17) & ((\sreaddata2_IDEX~13_combout\))))) # (sinstruction_IFID(16) & 
-- (sinstruction_IFID(17))) ) ) ) # ( \sreaddata2_IDEX~12_combout\ & ( !\sreaddata2_IDEX~14_combout\ & ( (!sinstruction_IFID(16) & ((!sinstruction_IFID(17) & (\sreaddata2_IDEX~11_combout\)) # (sinstruction_IFID(17) & ((\sreaddata2_IDEX~13_combout\))))) # 
-- (sinstruction_IFID(16) & (!sinstruction_IFID(17))) ) ) ) # ( !\sreaddata2_IDEX~12_combout\ & ( !\sreaddata2_IDEX~14_combout\ & ( (!sinstruction_IFID(16) & ((!sinstruction_IFID(17) & (\sreaddata2_IDEX~11_combout\)) # (sinstruction_IFID(17) & 
-- ((\sreaddata2_IDEX~13_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010010011000110111000011001001110110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(16),
	datab => ALT_INV_sinstruction_IFID(17),
	datac => \ALT_INV_sreaddata2_IDEX~11_combout\,
	datad => \ALT_INV_sreaddata2_IDEX~13_combout\,
	datae => \ALT_INV_sreaddata2_IDEX~12_combout\,
	dataf => \ALT_INV_sreaddata2_IDEX~14_combout\,
	combout => \sreaddata2_IDEX~15_combout\);

-- Location: LABCELL_X63_Y5_N39
\sreaddata2_IDEX~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~21_combout\ = ( \sreaddata2_IDEX~20_combout\ & ( \sreaddata2_IDEX~15_combout\ ) ) # ( !\sreaddata2_IDEX~20_combout\ & ( \sreaddata2_IDEX~15_combout\ & ( \sinstruction_IFID[20]~DUPLICATE_q\ ) ) ) # ( \sreaddata2_IDEX~20_combout\ & ( 
-- !\sreaddata2_IDEX~15_combout\ & ( !\sinstruction_IFID[20]~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101001010101010101011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IFID[20]~DUPLICATE_q\,
	datae => \ALT_INV_sreaddata2_IDEX~20_combout\,
	dataf => \ALT_INV_sreaddata2_IDEX~15_combout\,
	combout => \sreaddata2_IDEX~21_combout\);

-- Location: FF_X63_Y5_N40
\sreaddata2_IDEX[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sreaddata2_IDEX~21_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata2_IDEX(1));

-- Location: FF_X77_Y9_N17
\sreaddata2_EXMEM[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => sreaddata2_IDEX(1),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata2_EXMEM(1));

-- Location: LABCELL_X83_Y12_N18
\spc_IFID[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \spc_IFID[2]~feeder_combout\ = ( \Add0~1_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~1_sumout\,
	combout => \spc_IFID[2]~feeder_combout\);

-- Location: FF_X83_Y12_N19
\spc_IFID[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \spc_IFID[2]~feeder_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_IFID(2));

-- Location: FF_X78_Y12_N28
\spc_IDEX[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_IFID(2),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_IDEX(2));

-- Location: FF_X77_Y11_N41
\spc_EXMEM[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_IDEX(2),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_EXMEM(2));

-- Location: FF_X72_Y11_N26
\spc_MEMWB[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_EXMEM(2),
	sclr => \process_8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spc_MEMWB[2]~DUPLICATE_q\);

-- Location: FF_X59_Y7_N50
\reg_file|registers[27][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[3]~3_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[27][3]~q\);

-- Location: LABCELL_X57_Y7_N24
\reg_file|registers[19][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[19][3]~feeder_combout\ = ( \mux_jal|output[3]~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[3]~3_combout\,
	combout => \reg_file|registers[19][3]~feeder_combout\);

-- Location: FF_X57_Y7_N25
\reg_file|registers[19][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[19][3]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[19][3]~q\);

-- Location: FF_X59_Y7_N44
\reg_file|registers[31][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[3]~3_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[31][3]~q\);

-- Location: FF_X59_Y9_N1
\reg_file|registers[23][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[3]~3_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[23][3]~q\);

-- Location: MLABCELL_X59_Y7_N51
\sreaddata2_IDEX~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~36_combout\ = ( sinstruction_IFID(19) & ( sinstruction_IFID(18) & ( \reg_file|registers[31][3]~q\ ) ) ) # ( !sinstruction_IFID(19) & ( sinstruction_IFID(18) & ( \reg_file|registers[23][3]~q\ ) ) ) # ( sinstruction_IFID(19) & ( 
-- !sinstruction_IFID(18) & ( \reg_file|registers[27][3]~q\ ) ) ) # ( !sinstruction_IFID(19) & ( !sinstruction_IFID(18) & ( \reg_file|registers[19][3]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[27][3]~q\,
	datab => \reg_file|ALT_INV_registers[19][3]~q\,
	datac => \reg_file|ALT_INV_registers[31][3]~q\,
	datad => \reg_file|ALT_INV_registers[23][3]~q\,
	datae => ALT_INV_sinstruction_IFID(19),
	dataf => ALT_INV_sinstruction_IFID(18),
	combout => \sreaddata2_IDEX~36_combout\);

-- Location: FF_X67_Y8_N14
\reg_file|registers[21][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[3]~3_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[21][3]~q\);

-- Location: FF_X67_Y8_N8
\reg_file|registers[17][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[3]~3_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[17][3]~q\);

-- Location: FF_X67_Y8_N38
\reg_file|registers[25][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[3]~3_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[25][3]~q\);

-- Location: LABCELL_X70_Y10_N15
\reg_file|registers[29][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[29][3]~feeder_combout\ = ( \mux_jal|output[3]~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[3]~3_combout\,
	combout => \reg_file|registers[29][3]~feeder_combout\);

-- Location: FF_X70_Y10_N16
\reg_file|registers[29][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[29][3]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[29][3]~q\);

-- Location: LABCELL_X67_Y8_N9
\sreaddata2_IDEX~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~34_combout\ = ( \sinstruction_IFID[18]~DUPLICATE_q\ & ( \reg_file|registers[29][3]~q\ & ( (\reg_file|registers[21][3]~q\) # (sinstruction_IFID(19)) ) ) ) # ( !\sinstruction_IFID[18]~DUPLICATE_q\ & ( \reg_file|registers[29][3]~q\ & ( 
-- (!sinstruction_IFID(19) & (\reg_file|registers[17][3]~q\)) # (sinstruction_IFID(19) & ((\reg_file|registers[25][3]~q\))) ) ) ) # ( \sinstruction_IFID[18]~DUPLICATE_q\ & ( !\reg_file|registers[29][3]~q\ & ( (!sinstruction_IFID(19) & 
-- \reg_file|registers[21][3]~q\) ) ) ) # ( !\sinstruction_IFID[18]~DUPLICATE_q\ & ( !\reg_file|registers[29][3]~q\ & ( (!sinstruction_IFID(19) & (\reg_file|registers[17][3]~q\)) # (sinstruction_IFID(19) & ((\reg_file|registers[25][3]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111001000100010001000001010010111110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(19),
	datab => \reg_file|ALT_INV_registers[21][3]~q\,
	datac => \reg_file|ALT_INV_registers[17][3]~q\,
	datad => \reg_file|ALT_INV_registers[25][3]~q\,
	datae => \ALT_INV_sinstruction_IFID[18]~DUPLICATE_q\,
	dataf => \reg_file|ALT_INV_registers[29][3]~q\,
	combout => \sreaddata2_IDEX~34_combout\);

-- Location: FF_X63_Y5_N11
\reg_file|registers[20][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[3]~3_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[20][3]~q\);

-- Location: FF_X66_Y6_N25
\reg_file|registers[28][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[3]~3_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[28][3]~q\);

-- Location: LABCELL_X70_Y5_N24
\reg_file|registers[24][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[24][3]~feeder_combout\ = ( \mux_jal|output[3]~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[3]~3_combout\,
	combout => \reg_file|registers[24][3]~feeder_combout\);

-- Location: FF_X70_Y5_N26
\reg_file|registers[24][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[24][3]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[24][3]~q\);

-- Location: FF_X63_Y5_N29
\reg_file|registers[16][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[3]~3_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[16][3]~q\);

-- Location: LABCELL_X63_Y5_N27
\sreaddata2_IDEX~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~33_combout\ = ( \reg_file|registers[16][3]~q\ & ( sinstruction_IFID(18) & ( (!sinstruction_IFID(19) & (\reg_file|registers[20][3]~q\)) # (sinstruction_IFID(19) & ((\reg_file|registers[28][3]~q\))) ) ) ) # ( !\reg_file|registers[16][3]~q\ 
-- & ( sinstruction_IFID(18) & ( (!sinstruction_IFID(19) & (\reg_file|registers[20][3]~q\)) # (sinstruction_IFID(19) & ((\reg_file|registers[28][3]~q\))) ) ) ) # ( \reg_file|registers[16][3]~q\ & ( !sinstruction_IFID(18) & ( (!sinstruction_IFID(19)) # 
-- (\reg_file|registers[24][3]~q\) ) ) ) # ( !\reg_file|registers[16][3]~q\ & ( !sinstruction_IFID(18) & ( (sinstruction_IFID(19) & \reg_file|registers[24][3]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101101010101111111100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(19),
	datab => \reg_file|ALT_INV_registers[20][3]~q\,
	datac => \reg_file|ALT_INV_registers[28][3]~q\,
	datad => \reg_file|ALT_INV_registers[24][3]~q\,
	datae => \reg_file|ALT_INV_registers[16][3]~q\,
	dataf => ALT_INV_sinstruction_IFID(18),
	combout => \sreaddata2_IDEX~33_combout\);

-- Location: LABCELL_X66_Y11_N12
\reg_file|registers[18][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[18][3]~feeder_combout\ = ( \mux_jal|output[3]~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[3]~3_combout\,
	combout => \reg_file|registers[18][3]~feeder_combout\);

-- Location: FF_X66_Y11_N13
\reg_file|registers[18][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[18][3]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[18][3]~q\);

-- Location: LABCELL_X66_Y11_N18
\reg_file|registers[22][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[22][3]~feeder_combout\ = ( \mux_jal|output[3]~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[3]~3_combout\,
	combout => \reg_file|registers[22][3]~feeder_combout\);

-- Location: FF_X66_Y11_N19
\reg_file|registers[22][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[22][3]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[22][3]~q\);

-- Location: FF_X62_Y13_N47
\reg_file|registers[30][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[3]~3_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[30][3]~q\);

-- Location: FF_X62_Y13_N26
\reg_file|registers[26][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[3]~3_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[26][3]~q\);

-- Location: LABCELL_X62_Y13_N24
\sreaddata2_IDEX~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~35_combout\ = ( \reg_file|registers[26][3]~q\ & ( sinstruction_IFID(19) & ( (!sinstruction_IFID(18)) # (\reg_file|registers[30][3]~q\) ) ) ) # ( !\reg_file|registers[26][3]~q\ & ( sinstruction_IFID(19) & ( (sinstruction_IFID(18) & 
-- \reg_file|registers[30][3]~q\) ) ) ) # ( \reg_file|registers[26][3]~q\ & ( !sinstruction_IFID(19) & ( (!sinstruction_IFID(18) & (\reg_file|registers[18][3]~q\)) # (sinstruction_IFID(18) & ((\reg_file|registers[22][3]~q\))) ) ) ) # ( 
-- !\reg_file|registers[26][3]~q\ & ( !sinstruction_IFID(19) & ( (!sinstruction_IFID(18) & (\reg_file|registers[18][3]~q\)) # (sinstruction_IFID(18) & ((\reg_file|registers[22][3]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011010100110101001100000000000011111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[18][3]~q\,
	datab => \reg_file|ALT_INV_registers[22][3]~q\,
	datac => ALT_INV_sinstruction_IFID(18),
	datad => \reg_file|ALT_INV_registers[30][3]~q\,
	datae => \reg_file|ALT_INV_registers[26][3]~q\,
	dataf => ALT_INV_sinstruction_IFID(19),
	combout => \sreaddata2_IDEX~35_combout\);

-- Location: LABCELL_X61_Y5_N12
\sreaddata2_IDEX~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~37_combout\ = ( \sreaddata2_IDEX~33_combout\ & ( \sreaddata2_IDEX~35_combout\ & ( (!sinstruction_IFID(16)) # ((!sinstruction_IFID(17) & ((\sreaddata2_IDEX~34_combout\))) # (sinstruction_IFID(17) & (\sreaddata2_IDEX~36_combout\))) ) ) ) # 
-- ( !\sreaddata2_IDEX~33_combout\ & ( \sreaddata2_IDEX~35_combout\ & ( (!sinstruction_IFID(17) & (((sinstruction_IFID(16) & \sreaddata2_IDEX~34_combout\)))) # (sinstruction_IFID(17) & (((!sinstruction_IFID(16))) # (\sreaddata2_IDEX~36_combout\))) ) ) ) # ( 
-- \sreaddata2_IDEX~33_combout\ & ( !\sreaddata2_IDEX~35_combout\ & ( (!sinstruction_IFID(17) & (((!sinstruction_IFID(16)) # (\sreaddata2_IDEX~34_combout\)))) # (sinstruction_IFID(17) & (\sreaddata2_IDEX~36_combout\ & (sinstruction_IFID(16)))) ) ) ) # ( 
-- !\sreaddata2_IDEX~33_combout\ & ( !\sreaddata2_IDEX~35_combout\ & ( (sinstruction_IFID(16) & ((!sinstruction_IFID(17) & ((\sreaddata2_IDEX~34_combout\))) # (sinstruction_IFID(17) & (\sreaddata2_IDEX~36_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101110000011100110100110001001111011111000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sreaddata2_IDEX~36_combout\,
	datab => ALT_INV_sinstruction_IFID(17),
	datac => ALT_INV_sinstruction_IFID(16),
	datad => \ALT_INV_sreaddata2_IDEX~34_combout\,
	datae => \ALT_INV_sreaddata2_IDEX~33_combout\,
	dataf => \ALT_INV_sreaddata2_IDEX~35_combout\,
	combout => \sreaddata2_IDEX~37_combout\);

-- Location: FF_X70_Y8_N34
\reg_file|registers[4][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[3]~3_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[4][3]~q\);

-- Location: FF_X60_Y9_N32
\reg_file|registers[6][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[3]~3_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[6][3]~q\);

-- Location: FF_X60_Y9_N25
\reg_file|registers[5][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[3]~3_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[5][3]~q\);

-- Location: FF_X74_Y9_N31
\reg_file|registers[7][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[3]~3_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[7][3]~q\);

-- Location: LABCELL_X60_Y9_N24
\sreaddata2_IDEX~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~41_combout\ = ( \reg_file|registers[5][3]~q\ & ( \reg_file|registers[7][3]~q\ & ( ((!sinstruction_IFID(17) & (\reg_file|registers[4][3]~q\)) # (sinstruction_IFID(17) & ((\reg_file|registers[6][3]~q\)))) # (sinstruction_IFID(16)) ) ) ) # ( 
-- !\reg_file|registers[5][3]~q\ & ( \reg_file|registers[7][3]~q\ & ( (!sinstruction_IFID(17) & (!sinstruction_IFID(16) & (\reg_file|registers[4][3]~q\))) # (sinstruction_IFID(17) & (((\reg_file|registers[6][3]~q\)) # (sinstruction_IFID(16)))) ) ) ) # ( 
-- \reg_file|registers[5][3]~q\ & ( !\reg_file|registers[7][3]~q\ & ( (!sinstruction_IFID(17) & (((\reg_file|registers[4][3]~q\)) # (sinstruction_IFID(16)))) # (sinstruction_IFID(17) & (!sinstruction_IFID(16) & ((\reg_file|registers[6][3]~q\)))) ) ) ) # ( 
-- !\reg_file|registers[5][3]~q\ & ( !\reg_file|registers[7][3]~q\ & ( (!sinstruction_IFID(16) & ((!sinstruction_IFID(17) & (\reg_file|registers[4][3]~q\)) # (sinstruction_IFID(17) & ((\reg_file|registers[6][3]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100001010100110111000011001010111010011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(17),
	datab => ALT_INV_sinstruction_IFID(16),
	datac => \reg_file|ALT_INV_registers[4][3]~q\,
	datad => \reg_file|ALT_INV_registers[6][3]~q\,
	datae => \reg_file|ALT_INV_registers[5][3]~q\,
	dataf => \reg_file|ALT_INV_registers[7][3]~q\,
	combout => \sreaddata2_IDEX~41_combout\);

-- Location: FF_X62_Y8_N37
\reg_file|registers[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[3]~3_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[2][3]~q\);

-- Location: MLABCELL_X65_Y8_N6
\reg_file|registers[0][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[0][3]~feeder_combout\ = ( \mux_jal|output[3]~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[3]~3_combout\,
	combout => \reg_file|registers[0][3]~feeder_combout\);

-- Location: FF_X65_Y8_N8
\reg_file|registers[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[0][3]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[0][3]~q\);

-- Location: FF_X62_Y8_N22
\reg_file|registers[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[3]~3_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[3][3]~q\);

-- Location: MLABCELL_X65_Y8_N51
\reg_file|registers[1][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[1][3]~feeder_combout\ = ( \mux_jal|output[3]~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[3]~3_combout\,
	combout => \reg_file|registers[1][3]~feeder_combout\);

-- Location: FF_X65_Y8_N52
\reg_file|registers[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[1][3]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[1][3]~q\);

-- Location: LABCELL_X61_Y8_N48
\sreaddata2_IDEX~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~39_combout\ = ( \reg_file|registers[1][3]~q\ & ( sinstruction_IFID(16) & ( (!sinstruction_IFID(17)) # (\reg_file|registers[3][3]~q\) ) ) ) # ( !\reg_file|registers[1][3]~q\ & ( sinstruction_IFID(16) & ( (sinstruction_IFID(17) & 
-- \reg_file|registers[3][3]~q\) ) ) ) # ( \reg_file|registers[1][3]~q\ & ( !sinstruction_IFID(16) & ( (!sinstruction_IFID(17) & ((\reg_file|registers[0][3]~q\))) # (sinstruction_IFID(17) & (\reg_file|registers[2][3]~q\)) ) ) ) # ( 
-- !\reg_file|registers[1][3]~q\ & ( !sinstruction_IFID(16) & ( (!sinstruction_IFID(17) & ((\reg_file|registers[0][3]~q\))) # (sinstruction_IFID(17) & (\reg_file|registers[2][3]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100000000010101011010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(17),
	datab => \reg_file|ALT_INV_registers[2][3]~q\,
	datac => \reg_file|ALT_INV_registers[0][3]~q\,
	datad => \reg_file|ALT_INV_registers[3][3]~q\,
	datae => \reg_file|ALT_INV_registers[1][3]~q\,
	dataf => ALT_INV_sinstruction_IFID(16),
	combout => \sreaddata2_IDEX~39_combout\);

-- Location: FF_X62_Y7_N50
\reg_file|registers[12][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[3]~3_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[12][3]~q\);

-- Location: FF_X62_Y7_N44
\reg_file|registers[14][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[3]~3_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[14][3]~q\);

-- Location: FF_X62_Y7_N38
\reg_file|registers[15][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[3]~3_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[15][3]~q\);

-- Location: FF_X61_Y9_N22
\reg_file|registers[13][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[3]~3_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[13][3]~q\);

-- Location: LABCELL_X62_Y7_N45
\sreaddata2_IDEX~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~40_combout\ = ( \reg_file|registers[15][3]~q\ & ( \reg_file|registers[13][3]~q\ & ( ((!sinstruction_IFID(17) & (\reg_file|registers[12][3]~q\)) # (sinstruction_IFID(17) & ((\reg_file|registers[14][3]~q\)))) # (sinstruction_IFID(16)) ) ) ) 
-- # ( !\reg_file|registers[15][3]~q\ & ( \reg_file|registers[13][3]~q\ & ( (!sinstruction_IFID(16) & ((!sinstruction_IFID(17) & (\reg_file|registers[12][3]~q\)) # (sinstruction_IFID(17) & ((\reg_file|registers[14][3]~q\))))) # (sinstruction_IFID(16) & 
-- (((!sinstruction_IFID(17))))) ) ) ) # ( \reg_file|registers[15][3]~q\ & ( !\reg_file|registers[13][3]~q\ & ( (!sinstruction_IFID(16) & ((!sinstruction_IFID(17) & (\reg_file|registers[12][3]~q\)) # (sinstruction_IFID(17) & 
-- ((\reg_file|registers[14][3]~q\))))) # (sinstruction_IFID(16) & (((sinstruction_IFID(17))))) ) ) ) # ( !\reg_file|registers[15][3]~q\ & ( !\reg_file|registers[13][3]~q\ & ( (!sinstruction_IFID(16) & ((!sinstruction_IFID(17) & 
-- (\reg_file|registers[12][3]~q\)) # (sinstruction_IFID(17) & ((\reg_file|registers[14][3]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000001100010001000011111101110111000011000111011100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[12][3]~q\,
	datab => ALT_INV_sinstruction_IFID(16),
	datac => \reg_file|ALT_INV_registers[14][3]~q\,
	datad => ALT_INV_sinstruction_IFID(17),
	datae => \reg_file|ALT_INV_registers[15][3]~q\,
	dataf => \reg_file|ALT_INV_registers[13][3]~q\,
	combout => \sreaddata2_IDEX~40_combout\);

-- Location: FF_X63_Y12_N14
\reg_file|registers[10][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[3]~3_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[10][3]~q\);

-- Location: FF_X63_Y12_N8
\reg_file|registers[11][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[3]~3_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[11][3]~q\);

-- Location: LABCELL_X64_Y7_N12
\reg_file|registers[9][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[9][3]~feeder_combout\ = ( \mux_jal|output[3]~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[3]~3_combout\,
	combout => \reg_file|registers[9][3]~feeder_combout\);

-- Location: FF_X64_Y7_N13
\reg_file|registers[9][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[9][3]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[9][3]~q\);

-- Location: LABCELL_X63_Y12_N15
\sreaddata2_IDEX~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~38_combout\ = ( sinstruction_IFID(17) & ( \reg_file|registers[9][3]~q\ & ( (!sinstruction_IFID(16) & (\reg_file|registers[10][3]~q\)) # (sinstruction_IFID(16) & ((\reg_file|registers[11][3]~q\))) ) ) ) # ( !sinstruction_IFID(17) & ( 
-- \reg_file|registers[9][3]~q\ & ( (\reg_file|registers[8][3]~q\) # (sinstruction_IFID(16)) ) ) ) # ( sinstruction_IFID(17) & ( !\reg_file|registers[9][3]~q\ & ( (!sinstruction_IFID(16) & (\reg_file|registers[10][3]~q\)) # (sinstruction_IFID(16) & 
-- ((\reg_file|registers[11][3]~q\))) ) ) ) # ( !sinstruction_IFID(17) & ( !\reg_file|registers[9][3]~q\ & ( (!sinstruction_IFID(16) & \reg_file|registers[8][3]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010001001110010011101010101111111110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(16),
	datab => \reg_file|ALT_INV_registers[10][3]~q\,
	datac => \reg_file|ALT_INV_registers[11][3]~q\,
	datad => \reg_file|ALT_INV_registers[8][3]~q\,
	datae => ALT_INV_sinstruction_IFID(17),
	dataf => \reg_file|ALT_INV_registers[9][3]~q\,
	combout => \sreaddata2_IDEX~38_combout\);

-- Location: LABCELL_X60_Y5_N3
\sreaddata2_IDEX~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~42_combout\ = ( \sreaddata2_IDEX~40_combout\ & ( \sreaddata2_IDEX~38_combout\ & ( ((!sinstruction_IFID(18) & ((\sreaddata2_IDEX~39_combout\))) # (sinstruction_IFID(18) & (\sreaddata2_IDEX~41_combout\))) # (sinstruction_IFID(19)) ) ) ) # ( 
-- !\sreaddata2_IDEX~40_combout\ & ( \sreaddata2_IDEX~38_combout\ & ( (!sinstruction_IFID(18) & (((\sreaddata2_IDEX~39_combout\)) # (sinstruction_IFID(19)))) # (sinstruction_IFID(18) & (!sinstruction_IFID(19) & (\sreaddata2_IDEX~41_combout\))) ) ) ) # ( 
-- \sreaddata2_IDEX~40_combout\ & ( !\sreaddata2_IDEX~38_combout\ & ( (!sinstruction_IFID(18) & (!sinstruction_IFID(19) & ((\sreaddata2_IDEX~39_combout\)))) # (sinstruction_IFID(18) & (((\sreaddata2_IDEX~41_combout\)) # (sinstruction_IFID(19)))) ) ) ) # ( 
-- !\sreaddata2_IDEX~40_combout\ & ( !\sreaddata2_IDEX~38_combout\ & ( (!sinstruction_IFID(19) & ((!sinstruction_IFID(18) & ((\sreaddata2_IDEX~39_combout\))) # (sinstruction_IFID(18) & (\sreaddata2_IDEX~41_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000101011001110100100110101011100011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(18),
	datab => ALT_INV_sinstruction_IFID(19),
	datac => \ALT_INV_sreaddata2_IDEX~41_combout\,
	datad => \ALT_INV_sreaddata2_IDEX~39_combout\,
	datae => \ALT_INV_sreaddata2_IDEX~40_combout\,
	dataf => \ALT_INV_sreaddata2_IDEX~38_combout\,
	combout => \sreaddata2_IDEX~42_combout\);

-- Location: LABCELL_X61_Y5_N39
\sreaddata2_IDEX~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~43_combout\ = ( \sreaddata2_IDEX~42_combout\ & ( (!\sinstruction_IFID[20]~DUPLICATE_q\) # (\sreaddata2_IDEX~37_combout\) ) ) # ( !\sreaddata2_IDEX~42_combout\ & ( (\sinstruction_IFID[20]~DUPLICATE_q\ & \sreaddata2_IDEX~37_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IFID[20]~DUPLICATE_q\,
	datac => \ALT_INV_sreaddata2_IDEX~37_combout\,
	dataf => \ALT_INV_sreaddata2_IDEX~42_combout\,
	combout => \sreaddata2_IDEX~43_combout\);

-- Location: FF_X61_Y5_N40
\sreaddata2_IDEX[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sreaddata2_IDEX~43_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata2_IDEX(3));

-- Location: FF_X68_Y10_N10
\sreaddata2_EXMEM[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => sreaddata2_IDEX(3),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata2_EXMEM(3));

-- Location: LABCELL_X57_Y8_N15
\sreaddata2_EXMEM[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_EXMEM[4]~feeder_combout\ = ( sreaddata2_IDEX(4) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_sreaddata2_IDEX(4),
	combout => \sreaddata2_EXMEM[4]~feeder_combout\);

-- Location: FF_X57_Y8_N16
\sreaddata2_EXMEM[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sreaddata2_EXMEM[4]~feeder_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata2_EXMEM(4));

-- Location: FF_X68_Y10_N40
\sreaddata2_EXMEM[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => sreaddata2_IDEX(5),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata2_EXMEM(5));

-- Location: FF_X72_Y5_N38
\sreaddata2_IDEX[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sreaddata2_IDEX~76_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata2_IDEX(6));

-- Location: FF_X72_Y5_N55
\sreaddata2_EXMEM[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => sreaddata2_IDEX(6),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata2_EXMEM(6));

-- Location: FF_X62_Y7_N56
\reg_file|registers[15][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[7]~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[15][7]~q\);

-- Location: FF_X62_Y7_N14
\reg_file|registers[14][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[7]~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[14][7]~q\);

-- Location: FF_X62_Y7_N23
\reg_file|registers[12][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[7]~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[12][7]~q\);

-- Location: FF_X61_Y9_N34
\reg_file|registers[13][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[7]~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[13][7]~q\);

-- Location: LABCELL_X62_Y7_N15
\sreaddata2_IDEX~84\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~84_combout\ = ( sinstruction_IFID(17) & ( \reg_file|registers[13][7]~q\ & ( (!sinstruction_IFID(16) & ((\reg_file|registers[14][7]~q\))) # (sinstruction_IFID(16) & (\reg_file|registers[15][7]~q\)) ) ) ) # ( !sinstruction_IFID(17) & ( 
-- \reg_file|registers[13][7]~q\ & ( (\reg_file|registers[12][7]~q\) # (sinstruction_IFID(16)) ) ) ) # ( sinstruction_IFID(17) & ( !\reg_file|registers[13][7]~q\ & ( (!sinstruction_IFID(16) & ((\reg_file|registers[14][7]~q\))) # (sinstruction_IFID(16) & 
-- (\reg_file|registers[15][7]~q\)) ) ) ) # ( !sinstruction_IFID(17) & ( !\reg_file|registers[13][7]~q\ & ( (!sinstruction_IFID(16) & \reg_file|registers[12][7]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000001101010011010100001111111111110011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[15][7]~q\,
	datab => \reg_file|ALT_INV_registers[14][7]~q\,
	datac => ALT_INV_sinstruction_IFID(16),
	datad => \reg_file|ALT_INV_registers[12][7]~q\,
	datae => ALT_INV_sinstruction_IFID(17),
	dataf => \reg_file|ALT_INV_registers[13][7]~q\,
	combout => \sreaddata2_IDEX~84_combout\);

-- Location: FF_X64_Y9_N49
\reg_file|registers[8][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[7]~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[8][7]~q\);

-- Location: FF_X67_Y10_N2
\reg_file|registers[9][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[7]~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[9][7]~q\);

-- Location: FF_X67_Y12_N1
\reg_file|registers[10][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[7]~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[10][7]~q\);

-- Location: FF_X63_Y10_N31
\reg_file|registers[11][7]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[7]~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[11][7]~DUPLICATE_q\);

-- Location: LABCELL_X66_Y12_N48
\sreaddata2_IDEX~82\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~82_combout\ = ( \reg_file|registers[10][7]~q\ & ( \reg_file|registers[11][7]~DUPLICATE_q\ & ( ((!sinstruction_IFID(16) & (\reg_file|registers[8][7]~q\)) # (sinstruction_IFID(16) & ((\reg_file|registers[9][7]~q\)))) # 
-- (sinstruction_IFID(17)) ) ) ) # ( !\reg_file|registers[10][7]~q\ & ( \reg_file|registers[11][7]~DUPLICATE_q\ & ( (!sinstruction_IFID(16) & (\reg_file|registers[8][7]~q\ & ((!sinstruction_IFID(17))))) # (sinstruction_IFID(16) & (((sinstruction_IFID(17)) # 
-- (\reg_file|registers[9][7]~q\)))) ) ) ) # ( \reg_file|registers[10][7]~q\ & ( !\reg_file|registers[11][7]~DUPLICATE_q\ & ( (!sinstruction_IFID(16) & (((sinstruction_IFID(17))) # (\reg_file|registers[8][7]~q\))) # (sinstruction_IFID(16) & 
-- (((\reg_file|registers[9][7]~q\ & !sinstruction_IFID(17))))) ) ) ) # ( !\reg_file|registers[10][7]~q\ & ( !\reg_file|registers[11][7]~DUPLICATE_q\ & ( (!sinstruction_IFID(17) & ((!sinstruction_IFID(16) & (\reg_file|registers[8][7]~q\)) # 
-- (sinstruction_IFID(16) & ((\reg_file|registers[9][7]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100000000001001111010101000100111010101010010011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(16),
	datab => \reg_file|ALT_INV_registers[8][7]~q\,
	datac => \reg_file|ALT_INV_registers[9][7]~q\,
	datad => ALT_INV_sinstruction_IFID(17),
	datae => \reg_file|ALT_INV_registers[10][7]~q\,
	dataf => \reg_file|ALT_INV_registers[11][7]~DUPLICATE_q\,
	combout => \sreaddata2_IDEX~82_combout\);

-- Location: FF_X75_Y9_N8
\reg_file|registers[7][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[7]~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[7][7]~q\);

-- Location: FF_X67_Y12_N44
\reg_file|registers[5][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[7]~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[5][7]~q\);

-- Location: FF_X63_Y8_N10
\reg_file|registers[4][7]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[7]~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[4][7]~DUPLICATE_q\);

-- Location: FF_X63_Y8_N1
\reg_file|registers[6][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[7]~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[6][7]~q\);

-- Location: LABCELL_X67_Y12_N3
\sreaddata2_IDEX~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~85_combout\ = ( \reg_file|registers[4][7]~DUPLICATE_q\ & ( \reg_file|registers[6][7]~q\ & ( (!sinstruction_IFID(16)) # ((!sinstruction_IFID(17) & ((\reg_file|registers[5][7]~q\))) # (sinstruction_IFID(17) & 
-- (\reg_file|registers[7][7]~q\))) ) ) ) # ( !\reg_file|registers[4][7]~DUPLICATE_q\ & ( \reg_file|registers[6][7]~q\ & ( (!sinstruction_IFID(17) & (((\reg_file|registers[5][7]~q\ & sinstruction_IFID(16))))) # (sinstruction_IFID(17) & 
-- (((!sinstruction_IFID(16))) # (\reg_file|registers[7][7]~q\))) ) ) ) # ( \reg_file|registers[4][7]~DUPLICATE_q\ & ( !\reg_file|registers[6][7]~q\ & ( (!sinstruction_IFID(17) & (((!sinstruction_IFID(16)) # (\reg_file|registers[5][7]~q\)))) # 
-- (sinstruction_IFID(17) & (\reg_file|registers[7][7]~q\ & ((sinstruction_IFID(16))))) ) ) ) # ( !\reg_file|registers[4][7]~DUPLICATE_q\ & ( !\reg_file|registers[6][7]~q\ & ( (sinstruction_IFID(16) & ((!sinstruction_IFID(17) & 
-- ((\reg_file|registers[5][7]~q\))) # (sinstruction_IFID(17) & (\reg_file|registers[7][7]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011011101010100001101101010101000110111111111100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(17),
	datab => \reg_file|ALT_INV_registers[7][7]~q\,
	datac => \reg_file|ALT_INV_registers[5][7]~q\,
	datad => ALT_INV_sinstruction_IFID(16),
	datae => \reg_file|ALT_INV_registers[4][7]~DUPLICATE_q\,
	dataf => \reg_file|ALT_INV_registers[6][7]~q\,
	combout => \sreaddata2_IDEX~85_combout\);

-- Location: LABCELL_X64_Y10_N21
\reg_file|registers[1][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[1][7]~feeder_combout\ = ( \mux_jal|output[7]~7_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[7]~7_combout\,
	combout => \reg_file|registers[1][7]~feeder_combout\);

-- Location: FF_X64_Y10_N22
\reg_file|registers[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[1][7]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[1][7]~q\);

-- Location: FF_X63_Y6_N43
\reg_file|registers[0][7]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[7]~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[0][7]~DUPLICATE_q\);

-- Location: FF_X64_Y10_N37
\reg_file|registers[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[7]~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[2][7]~q\);

-- Location: FF_X63_Y6_N26
\reg_file|registers[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[7]~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[3][7]~q\);

-- Location: LABCELL_X64_Y10_N36
\sreaddata2_IDEX~83\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~83_combout\ = ( \reg_file|registers[2][7]~q\ & ( \reg_file|registers[3][7]~q\ & ( ((!sinstruction_IFID(16) & ((\reg_file|registers[0][7]~DUPLICATE_q\))) # (sinstruction_IFID(16) & (\reg_file|registers[1][7]~q\))) # (sinstruction_IFID(17)) 
-- ) ) ) # ( !\reg_file|registers[2][7]~q\ & ( \reg_file|registers[3][7]~q\ & ( (!sinstruction_IFID(17) & ((!sinstruction_IFID(16) & ((\reg_file|registers[0][7]~DUPLICATE_q\))) # (sinstruction_IFID(16) & (\reg_file|registers[1][7]~q\)))) # 
-- (sinstruction_IFID(17) & (((sinstruction_IFID(16))))) ) ) ) # ( \reg_file|registers[2][7]~q\ & ( !\reg_file|registers[3][7]~q\ & ( (!sinstruction_IFID(17) & ((!sinstruction_IFID(16) & ((\reg_file|registers[0][7]~DUPLICATE_q\))) # (sinstruction_IFID(16) & 
-- (\reg_file|registers[1][7]~q\)))) # (sinstruction_IFID(17) & (((!sinstruction_IFID(16))))) ) ) ) # ( !\reg_file|registers[2][7]~q\ & ( !\reg_file|registers[3][7]~q\ & ( (!sinstruction_IFID(17) & ((!sinstruction_IFID(16) & 
-- ((\reg_file|registers[0][7]~DUPLICATE_q\))) # (sinstruction_IFID(16) & (\reg_file|registers[1][7]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010010100101111001000000111101001110101011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(17),
	datab => \reg_file|ALT_INV_registers[1][7]~q\,
	datac => ALT_INV_sinstruction_IFID(16),
	datad => \reg_file|ALT_INV_registers[0][7]~DUPLICATE_q\,
	datae => \reg_file|ALT_INV_registers[2][7]~q\,
	dataf => \reg_file|ALT_INV_registers[3][7]~q\,
	combout => \sreaddata2_IDEX~83_combout\);

-- Location: LABCELL_X67_Y12_N12
\sreaddata2_IDEX~86\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~86_combout\ = ( \sreaddata2_IDEX~85_combout\ & ( \sreaddata2_IDEX~83_combout\ & ( (!sinstruction_IFID(19)) # ((!\sinstruction_IFID[18]~DUPLICATE_q\ & ((\sreaddata2_IDEX~82_combout\))) # (\sinstruction_IFID[18]~DUPLICATE_q\ & 
-- (\sreaddata2_IDEX~84_combout\))) ) ) ) # ( !\sreaddata2_IDEX~85_combout\ & ( \sreaddata2_IDEX~83_combout\ & ( (!sinstruction_IFID(19) & (((!\sinstruction_IFID[18]~DUPLICATE_q\)))) # (sinstruction_IFID(19) & ((!\sinstruction_IFID[18]~DUPLICATE_q\ & 
-- ((\sreaddata2_IDEX~82_combout\))) # (\sinstruction_IFID[18]~DUPLICATE_q\ & (\sreaddata2_IDEX~84_combout\)))) ) ) ) # ( \sreaddata2_IDEX~85_combout\ & ( !\sreaddata2_IDEX~83_combout\ & ( (!sinstruction_IFID(19) & (((\sinstruction_IFID[18]~DUPLICATE_q\)))) 
-- # (sinstruction_IFID(19) & ((!\sinstruction_IFID[18]~DUPLICATE_q\ & ((\sreaddata2_IDEX~82_combout\))) # (\sinstruction_IFID[18]~DUPLICATE_q\ & (\sreaddata2_IDEX~84_combout\)))) ) ) ) # ( !\sreaddata2_IDEX~85_combout\ & ( !\sreaddata2_IDEX~83_combout\ & ( 
-- (sinstruction_IFID(19) & ((!\sinstruction_IFID[18]~DUPLICATE_q\ & ((\sreaddata2_IDEX~82_combout\))) # (\sinstruction_IFID[18]~DUPLICATE_q\ & (\sreaddata2_IDEX~84_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110001000011010011110111000001111100011100110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sreaddata2_IDEX~84_combout\,
	datab => ALT_INV_sinstruction_IFID(19),
	datac => \ALT_INV_sinstruction_IFID[18]~DUPLICATE_q\,
	datad => \ALT_INV_sreaddata2_IDEX~82_combout\,
	datae => \ALT_INV_sreaddata2_IDEX~85_combout\,
	dataf => \ALT_INV_sreaddata2_IDEX~83_combout\,
	combout => \sreaddata2_IDEX~86_combout\);

-- Location: FF_X66_Y11_N43
\reg_file|registers[18][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[7]~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[18][7]~q\);

-- Location: FF_X67_Y11_N20
\reg_file|registers[30][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[7]~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[30][7]~q\);

-- Location: FF_X67_Y11_N44
\reg_file|registers[26][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[7]~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[26][7]~q\);

-- Location: FF_X67_Y11_N32
\reg_file|registers[22][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[7]~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[22][7]~q\);

-- Location: LABCELL_X67_Y11_N24
\sreaddata2_IDEX~79\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~79_combout\ = ( \sinstruction_IFID[18]~DUPLICATE_q\ & ( \reg_file|registers[22][7]~q\ & ( (!sinstruction_IFID(19)) # (\reg_file|registers[30][7]~q\) ) ) ) # ( !\sinstruction_IFID[18]~DUPLICATE_q\ & ( \reg_file|registers[22][7]~q\ & ( 
-- (!sinstruction_IFID(19) & (\reg_file|registers[18][7]~q\)) # (sinstruction_IFID(19) & ((\reg_file|registers[26][7]~q\))) ) ) ) # ( \sinstruction_IFID[18]~DUPLICATE_q\ & ( !\reg_file|registers[22][7]~q\ & ( (sinstruction_IFID(19) & 
-- \reg_file|registers[30][7]~q\) ) ) ) # ( !\sinstruction_IFID[18]~DUPLICATE_q\ & ( !\reg_file|registers[22][7]~q\ & ( (!sinstruction_IFID(19) & (\reg_file|registers[18][7]~q\)) # (sinstruction_IFID(19) & ((\reg_file|registers[26][7]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111000000110000001101000100011101111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[18][7]~q\,
	datab => ALT_INV_sinstruction_IFID(19),
	datac => \reg_file|ALT_INV_registers[30][7]~q\,
	datad => \reg_file|ALT_INV_registers[26][7]~q\,
	datae => \ALT_INV_sinstruction_IFID[18]~DUPLICATE_q\,
	dataf => \reg_file|ALT_INV_registers[22][7]~q\,
	combout => \sreaddata2_IDEX~79_combout\);

-- Location: FF_X59_Y9_N14
\reg_file|registers[31][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[7]~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[31][7]~q\);

-- Location: FF_X59_Y9_N56
\reg_file|registers[23][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[7]~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[23][7]~q\);

-- Location: MLABCELL_X59_Y6_N36
\reg_file|registers[19][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[19][7]~feeder_combout\ = ( \mux_jal|output[7]~7_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[7]~7_combout\,
	combout => \reg_file|registers[19][7]~feeder_combout\);

-- Location: FF_X59_Y6_N37
\reg_file|registers[19][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[19][7]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[19][7]~q\);

-- Location: FF_X59_Y9_N32
\reg_file|registers[27][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[7]~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[27][7]~q\);

-- Location: MLABCELL_X59_Y9_N15
\sreaddata2_IDEX~80\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~80_combout\ = ( \reg_file|registers[19][7]~q\ & ( \reg_file|registers[27][7]~q\ & ( (!sinstruction_IFID(18)) # ((!sinstruction_IFID(19) & ((\reg_file|registers[23][7]~q\))) # (sinstruction_IFID(19) & (\reg_file|registers[31][7]~q\))) ) ) 
-- ) # ( !\reg_file|registers[19][7]~q\ & ( \reg_file|registers[27][7]~q\ & ( (!sinstruction_IFID(18) & (((sinstruction_IFID(19))))) # (sinstruction_IFID(18) & ((!sinstruction_IFID(19) & ((\reg_file|registers[23][7]~q\))) # (sinstruction_IFID(19) & 
-- (\reg_file|registers[31][7]~q\)))) ) ) ) # ( \reg_file|registers[19][7]~q\ & ( !\reg_file|registers[27][7]~q\ & ( (!sinstruction_IFID(18) & (((!sinstruction_IFID(19))))) # (sinstruction_IFID(18) & ((!sinstruction_IFID(19) & 
-- ((\reg_file|registers[23][7]~q\))) # (sinstruction_IFID(19) & (\reg_file|registers[31][7]~q\)))) ) ) ) # ( !\reg_file|registers[19][7]~q\ & ( !\reg_file|registers[27][7]~q\ & ( (sinstruction_IFID(18) & ((!sinstruction_IFID(19) & 
-- ((\reg_file|registers[23][7]~q\))) # (sinstruction_IFID(19) & (\reg_file|registers[31][7]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101010001101000011111000100001011010110111010101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(18),
	datab => \reg_file|ALT_INV_registers[31][7]~q\,
	datac => ALT_INV_sinstruction_IFID(19),
	datad => \reg_file|ALT_INV_registers[23][7]~q\,
	datae => \reg_file|ALT_INV_registers[19][7]~q\,
	dataf => \reg_file|ALT_INV_registers[27][7]~q\,
	combout => \sreaddata2_IDEX~80_combout\);

-- Location: LABCELL_X66_Y13_N36
\reg_file|registers[21][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[21][7]~feeder_combout\ = ( \mux_jal|output[7]~7_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[7]~7_combout\,
	combout => \reg_file|registers[21][7]~feeder_combout\);

-- Location: FF_X66_Y13_N37
\reg_file|registers[21][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[21][7]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[21][7]~q\);

-- Location: FF_X66_Y12_N55
\reg_file|registers[25][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[7]~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[25][7]~q\);

-- Location: FF_X65_Y13_N37
\reg_file|registers[17][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[7]~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[17][7]~q\);

-- Location: LABCELL_X70_Y10_N12
\reg_file|registers[29][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[29][7]~feeder_combout\ = ( \mux_jal|output[7]~7_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[7]~7_combout\,
	combout => \reg_file|registers[29][7]~feeder_combout\);

-- Location: FF_X70_Y10_N13
\reg_file|registers[29][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[29][7]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[29][7]~q\);

-- Location: MLABCELL_X65_Y13_N36
\sreaddata2_IDEX~78\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~78_combout\ = ( \reg_file|registers[17][7]~q\ & ( \reg_file|registers[29][7]~q\ & ( (!sinstruction_IFID(18) & (((!sinstruction_IFID(19)) # (\reg_file|registers[25][7]~q\)))) # (sinstruction_IFID(18) & (((sinstruction_IFID(19))) # 
-- (\reg_file|registers[21][7]~q\))) ) ) ) # ( !\reg_file|registers[17][7]~q\ & ( \reg_file|registers[29][7]~q\ & ( (!sinstruction_IFID(18) & (((sinstruction_IFID(19) & \reg_file|registers[25][7]~q\)))) # (sinstruction_IFID(18) & (((sinstruction_IFID(19))) # 
-- (\reg_file|registers[21][7]~q\))) ) ) ) # ( \reg_file|registers[17][7]~q\ & ( !\reg_file|registers[29][7]~q\ & ( (!sinstruction_IFID(18) & (((!sinstruction_IFID(19)) # (\reg_file|registers[25][7]~q\)))) # (sinstruction_IFID(18) & 
-- (\reg_file|registers[21][7]~q\ & (!sinstruction_IFID(19)))) ) ) ) # ( !\reg_file|registers[17][7]~q\ & ( !\reg_file|registers[29][7]~q\ & ( (!sinstruction_IFID(18) & (((sinstruction_IFID(19) & \reg_file|registers[25][7]~q\)))) # (sinstruction_IFID(18) & 
-- (\reg_file|registers[21][7]~q\ & (!sinstruction_IFID(19)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100110100001101110000010011000111111101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[21][7]~q\,
	datab => ALT_INV_sinstruction_IFID(18),
	datac => ALT_INV_sinstruction_IFID(19),
	datad => \reg_file|ALT_INV_registers[25][7]~q\,
	datae => \reg_file|ALT_INV_registers[17][7]~q\,
	dataf => \reg_file|ALT_INV_registers[29][7]~q\,
	combout => \sreaddata2_IDEX~78_combout\);

-- Location: FF_X66_Y6_N8
\reg_file|registers[16][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[7]~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[16][7]~q\);

-- Location: FF_X66_Y6_N20
\reg_file|registers[28][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[7]~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[28][7]~q\);

-- Location: FF_X66_Y6_N2
\reg_file|registers[20][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[7]~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[20][7]~q\);

-- Location: FF_X70_Y5_N53
\reg_file|registers[24][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[7]~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[24][7]~q\);

-- Location: LABCELL_X66_Y6_N27
\sreaddata2_IDEX~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~77_combout\ = ( \reg_file|registers[20][7]~q\ & ( \reg_file|registers[24][7]~q\ & ( (!sinstruction_IFID(19) & (((\reg_file|registers[16][7]~q\)) # (sinstruction_IFID(18)))) # (sinstruction_IFID(19) & ((!sinstruction_IFID(18)) # 
-- ((\reg_file|registers[28][7]~q\)))) ) ) ) # ( !\reg_file|registers[20][7]~q\ & ( \reg_file|registers[24][7]~q\ & ( (!sinstruction_IFID(19) & (!sinstruction_IFID(18) & (\reg_file|registers[16][7]~q\))) # (sinstruction_IFID(19) & ((!sinstruction_IFID(18)) # 
-- ((\reg_file|registers[28][7]~q\)))) ) ) ) # ( \reg_file|registers[20][7]~q\ & ( !\reg_file|registers[24][7]~q\ & ( (!sinstruction_IFID(19) & (((\reg_file|registers[16][7]~q\)) # (sinstruction_IFID(18)))) # (sinstruction_IFID(19) & (sinstruction_IFID(18) & 
-- ((\reg_file|registers[28][7]~q\)))) ) ) ) # ( !\reg_file|registers[20][7]~q\ & ( !\reg_file|registers[24][7]~q\ & ( (!sinstruction_IFID(19) & (!sinstruction_IFID(18) & (\reg_file|registers[16][7]~q\))) # (sinstruction_IFID(19) & (sinstruction_IFID(18) & 
-- ((\reg_file|registers[28][7]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001001010100011101101001100010111010110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(19),
	datab => ALT_INV_sinstruction_IFID(18),
	datac => \reg_file|ALT_INV_registers[16][7]~q\,
	datad => \reg_file|ALT_INV_registers[28][7]~q\,
	datae => \reg_file|ALT_INV_registers[20][7]~q\,
	dataf => \reg_file|ALT_INV_registers[24][7]~q\,
	combout => \sreaddata2_IDEX~77_combout\);

-- Location: LABCELL_X67_Y12_N6
\sreaddata2_IDEX~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~81_combout\ = ( \sreaddata2_IDEX~78_combout\ & ( \sreaddata2_IDEX~77_combout\ & ( (!sinstruction_IFID(17)) # ((!sinstruction_IFID(16) & (\sreaddata2_IDEX~79_combout\)) # (sinstruction_IFID(16) & ((\sreaddata2_IDEX~80_combout\)))) ) ) ) # 
-- ( !\sreaddata2_IDEX~78_combout\ & ( \sreaddata2_IDEX~77_combout\ & ( (!sinstruction_IFID(16) & ((!sinstruction_IFID(17)) # ((\sreaddata2_IDEX~79_combout\)))) # (sinstruction_IFID(16) & (sinstruction_IFID(17) & ((\sreaddata2_IDEX~80_combout\)))) ) ) ) # ( 
-- \sreaddata2_IDEX~78_combout\ & ( !\sreaddata2_IDEX~77_combout\ & ( (!sinstruction_IFID(16) & (sinstruction_IFID(17) & (\sreaddata2_IDEX~79_combout\))) # (sinstruction_IFID(16) & ((!sinstruction_IFID(17)) # ((\sreaddata2_IDEX~80_combout\)))) ) ) ) # ( 
-- !\sreaddata2_IDEX~78_combout\ & ( !\sreaddata2_IDEX~77_combout\ & ( (sinstruction_IFID(17) & ((!sinstruction_IFID(16) & (\sreaddata2_IDEX~79_combout\)) # (sinstruction_IFID(16) & ((\sreaddata2_IDEX~80_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(16),
	datab => ALT_INV_sinstruction_IFID(17),
	datac => \ALT_INV_sreaddata2_IDEX~79_combout\,
	datad => \ALT_INV_sreaddata2_IDEX~80_combout\,
	datae => \ALT_INV_sreaddata2_IDEX~78_combout\,
	dataf => \ALT_INV_sreaddata2_IDEX~77_combout\,
	combout => \sreaddata2_IDEX~81_combout\);

-- Location: LABCELL_X67_Y12_N36
\sreaddata2_IDEX~87\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~87_combout\ = ( \sreaddata2_IDEX~81_combout\ & ( (sinstruction_IFID(20)) # (\sreaddata2_IDEX~86_combout\) ) ) # ( !\sreaddata2_IDEX~81_combout\ & ( (\sreaddata2_IDEX~86_combout\ & !sinstruction_IFID(20)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_sreaddata2_IDEX~86_combout\,
	datac => ALT_INV_sinstruction_IFID(20),
	dataf => \ALT_INV_sreaddata2_IDEX~81_combout\,
	combout => \sreaddata2_IDEX~87_combout\);

-- Location: FF_X67_Y12_N37
\sreaddata2_IDEX[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sreaddata2_IDEX~87_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata2_IDEX(7));

-- Location: FF_X68_Y10_N46
\sreaddata2_EXMEM[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => sreaddata2_IDEX(7),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata2_EXMEM(7));

-- Location: LABCELL_X70_Y12_N24
\reg_file|registers[26][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[26][8]~feeder_combout\ = ( \mux_jal|output[8]~8_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[8]~8_combout\,
	combout => \reg_file|registers[26][8]~feeder_combout\);

-- Location: FF_X70_Y12_N25
\reg_file|registers[26][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[26][8]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[26][8]~q\);

-- Location: FF_X70_Y12_N56
\reg_file|registers[30][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[8]~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[30][8]~q\);

-- Location: LABCELL_X68_Y9_N18
\reg_file|registers[18][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[18][8]~feeder_combout\ = ( \mux_jal|output[8]~8_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[8]~8_combout\,
	combout => \reg_file|registers[18][8]~feeder_combout\);

-- Location: FF_X68_Y9_N19
\reg_file|registers[18][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[18][8]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[18][8]~q\);

-- Location: LABCELL_X67_Y11_N6
\reg_file|registers[22][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[22][8]~feeder_combout\ = ( \mux_jal|output[8]~8_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[8]~8_combout\,
	combout => \reg_file|registers[22][8]~feeder_combout\);

-- Location: FF_X67_Y11_N7
\reg_file|registers[22][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[22][8]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[22][8]~q\);

-- Location: LABCELL_X70_Y12_N51
\sreaddata2_IDEX~90\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~90_combout\ = ( \reg_file|registers[18][8]~q\ & ( \reg_file|registers[22][8]~q\ & ( (!sinstruction_IFID(19)) # ((!\sinstruction_IFID[18]~DUPLICATE_q\ & (\reg_file|registers[26][8]~q\)) # (\sinstruction_IFID[18]~DUPLICATE_q\ & 
-- ((\reg_file|registers[30][8]~q\)))) ) ) ) # ( !\reg_file|registers[18][8]~q\ & ( \reg_file|registers[22][8]~q\ & ( (!\sinstruction_IFID[18]~DUPLICATE_q\ & (sinstruction_IFID(19) & (\reg_file|registers[26][8]~q\))) # (\sinstruction_IFID[18]~DUPLICATE_q\ & 
-- ((!sinstruction_IFID(19)) # ((\reg_file|registers[30][8]~q\)))) ) ) ) # ( \reg_file|registers[18][8]~q\ & ( !\reg_file|registers[22][8]~q\ & ( (!\sinstruction_IFID[18]~DUPLICATE_q\ & ((!sinstruction_IFID(19)) # ((\reg_file|registers[26][8]~q\)))) # 
-- (\sinstruction_IFID[18]~DUPLICATE_q\ & (sinstruction_IFID(19) & ((\reg_file|registers[30][8]~q\)))) ) ) ) # ( !\reg_file|registers[18][8]~q\ & ( !\reg_file|registers[22][8]~q\ & ( (sinstruction_IFID(19) & ((!\sinstruction_IFID[18]~DUPLICATE_q\ & 
-- (\reg_file|registers[26][8]~q\)) # (\sinstruction_IFID[18]~DUPLICATE_q\ & ((\reg_file|registers[30][8]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IFID[18]~DUPLICATE_q\,
	datab => ALT_INV_sinstruction_IFID(19),
	datac => \reg_file|ALT_INV_registers[26][8]~q\,
	datad => \reg_file|ALT_INV_registers[30][8]~q\,
	datae => \reg_file|ALT_INV_registers[18][8]~q\,
	dataf => \reg_file|ALT_INV_registers[22][8]~q\,
	combout => \sreaddata2_IDEX~90_combout\);

-- Location: FF_X67_Y7_N46
\reg_file|registers[28][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[8]~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[28][8]~q\);

-- Location: LABCELL_X66_Y6_N54
\reg_file|registers[20][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[20][8]~feeder_combout\ = ( \mux_jal|output[8]~8_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[8]~8_combout\,
	combout => \reg_file|registers[20][8]~feeder_combout\);

-- Location: FF_X66_Y6_N56
\reg_file|registers[20][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[20][8]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[20][8]~q\);

-- Location: FF_X66_Y6_N50
\reg_file|registers[16][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[8]~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[16][8]~q\);

-- Location: LABCELL_X70_Y5_N54
\reg_file|registers[24][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[24][8]~feeder_combout\ = \mux_jal|output[8]~8_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mux_jal|ALT_INV_output[8]~8_combout\,
	combout => \reg_file|registers[24][8]~feeder_combout\);

-- Location: FF_X70_Y5_N55
\reg_file|registers[24][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[24][8]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[24][8]~q\);

-- Location: LABCELL_X66_Y6_N48
\sreaddata2_IDEX~88\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~88_combout\ = ( \reg_file|registers[16][8]~q\ & ( \reg_file|registers[24][8]~q\ & ( (!sinstruction_IFID(18)) # ((!sinstruction_IFID(19) & ((\reg_file|registers[20][8]~q\))) # (sinstruction_IFID(19) & (\reg_file|registers[28][8]~q\))) ) ) 
-- ) # ( !\reg_file|registers[16][8]~q\ & ( \reg_file|registers[24][8]~q\ & ( (!sinstruction_IFID(19) & (((\reg_file|registers[20][8]~q\ & sinstruction_IFID(18))))) # (sinstruction_IFID(19) & (((!sinstruction_IFID(18))) # (\reg_file|registers[28][8]~q\))) ) 
-- ) ) # ( \reg_file|registers[16][8]~q\ & ( !\reg_file|registers[24][8]~q\ & ( (!sinstruction_IFID(19) & (((!sinstruction_IFID(18)) # (\reg_file|registers[20][8]~q\)))) # (sinstruction_IFID(19) & (\reg_file|registers[28][8]~q\ & ((sinstruction_IFID(18))))) 
-- ) ) ) # ( !\reg_file|registers[16][8]~q\ & ( !\reg_file|registers[24][8]~q\ & ( (sinstruction_IFID(18) & ((!sinstruction_IFID(19) & ((\reg_file|registers[20][8]~q\))) # (sinstruction_IFID(19) & (\reg_file|registers[28][8]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011011101010100001101101010101000110111111111100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(19),
	datab => \reg_file|ALT_INV_registers[28][8]~q\,
	datac => \reg_file|ALT_INV_registers[20][8]~q\,
	datad => ALT_INV_sinstruction_IFID(18),
	datae => \reg_file|ALT_INV_registers[16][8]~q\,
	dataf => \reg_file|ALT_INV_registers[24][8]~q\,
	combout => \sreaddata2_IDEX~88_combout\);

-- Location: FF_X68_Y4_N29
\reg_file|registers[21][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[8]~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[21][8]~q\);

-- Location: FF_X68_Y4_N11
\reg_file|registers[25][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[8]~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[25][8]~q\);

-- Location: FF_X68_Y4_N44
\reg_file|registers[17][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[8]~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[17][8]~q\);

-- Location: LABCELL_X70_Y10_N42
\reg_file|registers[29][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[29][8]~feeder_combout\ = ( \mux_jal|output[8]~8_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[8]~8_combout\,
	combout => \reg_file|registers[29][8]~feeder_combout\);

-- Location: FF_X70_Y10_N43
\reg_file|registers[29][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[29][8]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[29][8]~q\);

-- Location: LABCELL_X68_Y4_N42
\sreaddata2_IDEX~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~89_combout\ = ( \reg_file|registers[17][8]~q\ & ( \reg_file|registers[29][8]~q\ & ( (!sinstruction_IFID(18) & (((!sinstruction_IFID(19)) # (\reg_file|registers[25][8]~q\)))) # (sinstruction_IFID(18) & (((sinstruction_IFID(19))) # 
-- (\reg_file|registers[21][8]~q\))) ) ) ) # ( !\reg_file|registers[17][8]~q\ & ( \reg_file|registers[29][8]~q\ & ( (!sinstruction_IFID(18) & (((\reg_file|registers[25][8]~q\ & sinstruction_IFID(19))))) # (sinstruction_IFID(18) & (((sinstruction_IFID(19))) # 
-- (\reg_file|registers[21][8]~q\))) ) ) ) # ( \reg_file|registers[17][8]~q\ & ( !\reg_file|registers[29][8]~q\ & ( (!sinstruction_IFID(18) & (((!sinstruction_IFID(19)) # (\reg_file|registers[25][8]~q\)))) # (sinstruction_IFID(18) & 
-- (\reg_file|registers[21][8]~q\ & ((!sinstruction_IFID(19))))) ) ) ) # ( !\reg_file|registers[17][8]~q\ & ( !\reg_file|registers[29][8]~q\ & ( (!sinstruction_IFID(18) & (((\reg_file|registers[25][8]~q\ & sinstruction_IFID(19))))) # (sinstruction_IFID(18) & 
-- (\reg_file|registers[21][8]~q\ & ((!sinstruction_IFID(19))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110000111101010011000000000101001111111111010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[21][8]~q\,
	datab => \reg_file|ALT_INV_registers[25][8]~q\,
	datac => ALT_INV_sinstruction_IFID(18),
	datad => ALT_INV_sinstruction_IFID(19),
	datae => \reg_file|ALT_INV_registers[17][8]~q\,
	dataf => \reg_file|ALT_INV_registers[29][8]~q\,
	combout => \sreaddata2_IDEX~89_combout\);

-- Location: LABCELL_X56_Y9_N27
\reg_file|registers[19][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[19][8]~feeder_combout\ = \mux_jal|output[8]~8_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_jal|ALT_INV_output[8]~8_combout\,
	combout => \reg_file|registers[19][8]~feeder_combout\);

-- Location: FF_X56_Y9_N29
\reg_file|registers[19][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[19][8]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[19][8]~q\);

-- Location: FF_X56_Y9_N32
\reg_file|registers[27][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[8]~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[27][8]~q\);

-- Location: MLABCELL_X59_Y10_N24
\reg_file|registers[23][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[23][8]~feeder_combout\ = ( \mux_jal|output[8]~8_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[8]~8_combout\,
	combout => \reg_file|registers[23][8]~feeder_combout\);

-- Location: FF_X59_Y10_N25
\reg_file|registers[23][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[23][8]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[23][8]~q\);

-- Location: FF_X67_Y9_N38
\reg_file|registers[31][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[8]~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[31][8]~q\);

-- Location: LABCELL_X56_Y9_N33
\sreaddata2_IDEX~91\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~91_combout\ = ( sinstruction_IFID(18) & ( sinstruction_IFID(19) & ( \reg_file|registers[31][8]~q\ ) ) ) # ( !sinstruction_IFID(18) & ( sinstruction_IFID(19) & ( \reg_file|registers[27][8]~q\ ) ) ) # ( sinstruction_IFID(18) & ( 
-- !sinstruction_IFID(19) & ( \reg_file|registers[23][8]~q\ ) ) ) # ( !sinstruction_IFID(18) & ( !sinstruction_IFID(19) & ( \reg_file|registers[19][8]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[19][8]~q\,
	datab => \reg_file|ALT_INV_registers[27][8]~q\,
	datac => \reg_file|ALT_INV_registers[23][8]~q\,
	datad => \reg_file|ALT_INV_registers[31][8]~q\,
	datae => ALT_INV_sinstruction_IFID(18),
	dataf => ALT_INV_sinstruction_IFID(19),
	combout => \sreaddata2_IDEX~91_combout\);

-- Location: MLABCELL_X72_Y8_N30
\sreaddata2_IDEX~92\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~92_combout\ = ( \sreaddata2_IDEX~89_combout\ & ( \sreaddata2_IDEX~91_combout\ & ( ((!sinstruction_IFID(17) & ((\sreaddata2_IDEX~88_combout\))) # (sinstruction_IFID(17) & (\sreaddata2_IDEX~90_combout\))) # (sinstruction_IFID(16)) ) ) ) # ( 
-- !\sreaddata2_IDEX~89_combout\ & ( \sreaddata2_IDEX~91_combout\ & ( (!sinstruction_IFID(17) & (((!sinstruction_IFID(16) & \sreaddata2_IDEX~88_combout\)))) # (sinstruction_IFID(17) & (((sinstruction_IFID(16))) # (\sreaddata2_IDEX~90_combout\))) ) ) ) # ( 
-- \sreaddata2_IDEX~89_combout\ & ( !\sreaddata2_IDEX~91_combout\ & ( (!sinstruction_IFID(17) & (((\sreaddata2_IDEX~88_combout\) # (sinstruction_IFID(16))))) # (sinstruction_IFID(17) & (\sreaddata2_IDEX~90_combout\ & (!sinstruction_IFID(16)))) ) ) ) # ( 
-- !\sreaddata2_IDEX~89_combout\ & ( !\sreaddata2_IDEX~91_combout\ & ( (!sinstruction_IFID(16) & ((!sinstruction_IFID(17) & ((\sreaddata2_IDEX~88_combout\))) # (sinstruction_IFID(17) & (\sreaddata2_IDEX~90_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000111001101110000010011110100110001111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sreaddata2_IDEX~90_combout\,
	datab => ALT_INV_sinstruction_IFID(17),
	datac => ALT_INV_sinstruction_IFID(16),
	datad => \ALT_INV_sreaddata2_IDEX~88_combout\,
	datae => \ALT_INV_sreaddata2_IDEX~89_combout\,
	dataf => \ALT_INV_sreaddata2_IDEX~91_combout\,
	combout => \sreaddata2_IDEX~92_combout\);

-- Location: FF_X65_Y8_N19
\reg_file|registers[2][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[8]~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[2][8]~q\);

-- Location: MLABCELL_X65_Y8_N33
\reg_file|registers[0][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[0][8]~feeder_combout\ = ( \mux_jal|output[8]~8_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[8]~8_combout\,
	combout => \reg_file|registers[0][8]~feeder_combout\);

-- Location: FF_X65_Y8_N35
\reg_file|registers[0][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[0][8]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[0][8]~q\);

-- Location: FF_X65_Y8_N29
\reg_file|registers[1][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[8]~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[1][8]~q\);

-- Location: MLABCELL_X59_Y8_N12
\reg_file|registers[3][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[3][8]~feeder_combout\ = ( \mux_jal|output[8]~8_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[8]~8_combout\,
	combout => \reg_file|registers[3][8]~feeder_combout\);

-- Location: FF_X59_Y8_N13
\reg_file|registers[3][8]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[3][8]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[3][8]~DUPLICATE_q\);

-- Location: MLABCELL_X65_Y8_N21
\sreaddata2_IDEX~94\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~94_combout\ = ( \reg_file|registers[1][8]~q\ & ( \reg_file|registers[3][8]~DUPLICATE_q\ & ( ((!sinstruction_IFID(17) & ((\reg_file|registers[0][8]~q\))) # (sinstruction_IFID(17) & (\reg_file|registers[2][8]~q\))) # (sinstruction_IFID(16)) 
-- ) ) ) # ( !\reg_file|registers[1][8]~q\ & ( \reg_file|registers[3][8]~DUPLICATE_q\ & ( (!sinstruction_IFID(17) & (!sinstruction_IFID(16) & ((\reg_file|registers[0][8]~q\)))) # (sinstruction_IFID(17) & (((\reg_file|registers[2][8]~q\)) # 
-- (sinstruction_IFID(16)))) ) ) ) # ( \reg_file|registers[1][8]~q\ & ( !\reg_file|registers[3][8]~DUPLICATE_q\ & ( (!sinstruction_IFID(17) & (((\reg_file|registers[0][8]~q\)) # (sinstruction_IFID(16)))) # (sinstruction_IFID(17) & (!sinstruction_IFID(16) & 
-- (\reg_file|registers[2][8]~q\))) ) ) ) # ( !\reg_file|registers[1][8]~q\ & ( !\reg_file|registers[3][8]~DUPLICATE_q\ & ( (!sinstruction_IFID(16) & ((!sinstruction_IFID(17) & ((\reg_file|registers[0][8]~q\))) # (sinstruction_IFID(17) & 
-- (\reg_file|registers[2][8]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001001101010111000010101100111010011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(17),
	datab => ALT_INV_sinstruction_IFID(16),
	datac => \reg_file|ALT_INV_registers[2][8]~q\,
	datad => \reg_file|ALT_INV_registers[0][8]~q\,
	datae => \reg_file|ALT_INV_registers[1][8]~q\,
	dataf => \reg_file|ALT_INV_registers[3][8]~DUPLICATE_q\,
	combout => \sreaddata2_IDEX~94_combout\);

-- Location: FF_X66_Y9_N44
\reg_file|registers[14][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[8]~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[14][8]~q\);

-- Location: LABCELL_X61_Y9_N6
\reg_file|registers[13][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[13][8]~feeder_combout\ = ( \mux_jal|output[8]~8_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[8]~8_combout\,
	combout => \reg_file|registers[13][8]~feeder_combout\);

-- Location: FF_X61_Y9_N8
\reg_file|registers[13][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[13][8]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[13][8]~q\);

-- Location: MLABCELL_X59_Y8_N6
\reg_file|registers[15][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[15][8]~feeder_combout\ = ( \mux_jal|output[8]~8_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[8]~8_combout\,
	combout => \reg_file|registers[15][8]~feeder_combout\);

-- Location: FF_X59_Y8_N7
\reg_file|registers[15][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[15][8]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[15][8]~q\);

-- Location: LABCELL_X63_Y9_N33
\reg_file|registers[12][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[12][8]~feeder_combout\ = ( \mux_jal|output[8]~8_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[8]~8_combout\,
	combout => \reg_file|registers[12][8]~feeder_combout\);

-- Location: FF_X63_Y9_N34
\reg_file|registers[12][8]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[12][8]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[12][8]~DUPLICATE_q\);

-- Location: LABCELL_X66_Y9_N45
\sreaddata2_IDEX~95\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~95_combout\ = ( \reg_file|registers[15][8]~q\ & ( \reg_file|registers[12][8]~DUPLICATE_q\ & ( (!sinstruction_IFID(16) & (((!sinstruction_IFID(17))) # (\reg_file|registers[14][8]~q\))) # (sinstruction_IFID(16) & 
-- (((\reg_file|registers[13][8]~q\) # (sinstruction_IFID(17))))) ) ) ) # ( !\reg_file|registers[15][8]~q\ & ( \reg_file|registers[12][8]~DUPLICATE_q\ & ( (!sinstruction_IFID(16) & (((!sinstruction_IFID(17))) # (\reg_file|registers[14][8]~q\))) # 
-- (sinstruction_IFID(16) & (((!sinstruction_IFID(17) & \reg_file|registers[13][8]~q\)))) ) ) ) # ( \reg_file|registers[15][8]~q\ & ( !\reg_file|registers[12][8]~DUPLICATE_q\ & ( (!sinstruction_IFID(16) & (\reg_file|registers[14][8]~q\ & 
-- (sinstruction_IFID(17)))) # (sinstruction_IFID(16) & (((\reg_file|registers[13][8]~q\) # (sinstruction_IFID(17))))) ) ) ) # ( !\reg_file|registers[15][8]~q\ & ( !\reg_file|registers[12][8]~DUPLICATE_q\ & ( (!sinstruction_IFID(16) & 
-- (\reg_file|registers[14][8]~q\ & (sinstruction_IFID(17)))) # (sinstruction_IFID(16) & (((!sinstruction_IFID(17) & \reg_file|registers[13][8]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010010000001110101011110100010111100101010011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(16),
	datab => \reg_file|ALT_INV_registers[14][8]~q\,
	datac => ALT_INV_sinstruction_IFID(17),
	datad => \reg_file|ALT_INV_registers[13][8]~q\,
	datae => \reg_file|ALT_INV_registers[15][8]~q\,
	dataf => \reg_file|ALT_INV_registers[12][8]~DUPLICATE_q\,
	combout => \sreaddata2_IDEX~95_combout\);

-- Location: FF_X75_Y9_N2
\reg_file|registers[5][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[8]~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[5][8]~q\);

-- Location: FF_X75_Y9_N44
\reg_file|registers[6][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[8]~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[6][8]~q\);

-- Location: FF_X75_Y9_N20
\reg_file|registers[7][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[8]~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[7][8]~q\);

-- Location: LABCELL_X70_Y8_N21
\reg_file|registers[4][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[4][8]~feeder_combout\ = ( \mux_jal|output[8]~8_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[8]~8_combout\,
	combout => \reg_file|registers[4][8]~feeder_combout\);

-- Location: FF_X70_Y8_N22
\reg_file|registers[4][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[4][8]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[4][8]~q\);

-- Location: LABCELL_X75_Y9_N3
\sreaddata2_IDEX~96\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~96_combout\ = ( sinstruction_IFID(16) & ( \reg_file|registers[4][8]~q\ & ( (!sinstruction_IFID(17) & (\reg_file|registers[5][8]~q\)) # (sinstruction_IFID(17) & ((\reg_file|registers[7][8]~q\))) ) ) ) # ( !sinstruction_IFID(16) & ( 
-- \reg_file|registers[4][8]~q\ & ( (!sinstruction_IFID(17)) # (\reg_file|registers[6][8]~q\) ) ) ) # ( sinstruction_IFID(16) & ( !\reg_file|registers[4][8]~q\ & ( (!sinstruction_IFID(17) & (\reg_file|registers[5][8]~q\)) # (sinstruction_IFID(17) & 
-- ((\reg_file|registers[7][8]~q\))) ) ) ) # ( !sinstruction_IFID(16) & ( !\reg_file|registers[4][8]~q\ & ( (sinstruction_IFID(17) & \reg_file|registers[6][8]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011010001000111011111001111110011110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[5][8]~q\,
	datab => ALT_INV_sinstruction_IFID(17),
	datac => \reg_file|ALT_INV_registers[6][8]~q\,
	datad => \reg_file|ALT_INV_registers[7][8]~q\,
	datae => ALT_INV_sinstruction_IFID(16),
	dataf => \reg_file|ALT_INV_registers[4][8]~q\,
	combout => \sreaddata2_IDEX~96_combout\);

-- Location: MLABCELL_X65_Y13_N54
\reg_file|registers[10][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[10][8]~feeder_combout\ = ( \mux_jal|output[8]~8_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[8]~8_combout\,
	combout => \reg_file|registers[10][8]~feeder_combout\);

-- Location: FF_X65_Y13_N56
\reg_file|registers[10][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[10][8]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[10][8]~q\);

-- Location: FF_X63_Y13_N5
\reg_file|registers[11][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[8]~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[11][8]~q\);

-- Location: FF_X64_Y9_N37
\reg_file|registers[8][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[8]~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[8][8]~q\);

-- Location: FF_X64_Y9_N25
\reg_file|registers[9][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[8]~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[9][8]~q\);

-- Location: MLABCELL_X65_Y13_N24
\sreaddata2_IDEX~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~93_combout\ = ( \reg_file|registers[9][8]~q\ & ( sinstruction_IFID(16) & ( (!sinstruction_IFID(17)) # (\reg_file|registers[11][8]~q\) ) ) ) # ( !\reg_file|registers[9][8]~q\ & ( sinstruction_IFID(16) & ( (\reg_file|registers[11][8]~q\ & 
-- sinstruction_IFID(17)) ) ) ) # ( \reg_file|registers[9][8]~q\ & ( !sinstruction_IFID(16) & ( (!sinstruction_IFID(17) & ((\reg_file|registers[8][8]~q\))) # (sinstruction_IFID(17) & (\reg_file|registers[10][8]~q\)) ) ) ) # ( !\reg_file|registers[9][8]~q\ & 
-- ( !sinstruction_IFID(16) & ( (!sinstruction_IFID(17) & ((\reg_file|registers[8][8]~q\))) # (sinstruction_IFID(17) & (\reg_file|registers[10][8]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000011110101010100000000001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[10][8]~q\,
	datab => \reg_file|ALT_INV_registers[11][8]~q\,
	datac => \reg_file|ALT_INV_registers[8][8]~q\,
	datad => ALT_INV_sinstruction_IFID(17),
	datae => \reg_file|ALT_INV_registers[9][8]~q\,
	dataf => ALT_INV_sinstruction_IFID(16),
	combout => \sreaddata2_IDEX~93_combout\);

-- Location: LABCELL_X66_Y9_N36
\sreaddata2_IDEX~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~97_combout\ = ( \sreaddata2_IDEX~96_combout\ & ( \sreaddata2_IDEX~93_combout\ & ( (!sinstruction_IFID(18) & (((\sreaddata2_IDEX~94_combout\)) # (sinstruction_IFID(19)))) # (sinstruction_IFID(18) & ((!sinstruction_IFID(19)) # 
-- ((\sreaddata2_IDEX~95_combout\)))) ) ) ) # ( !\sreaddata2_IDEX~96_combout\ & ( \sreaddata2_IDEX~93_combout\ & ( (!sinstruction_IFID(18) & (((\sreaddata2_IDEX~94_combout\)) # (sinstruction_IFID(19)))) # (sinstruction_IFID(18) & (sinstruction_IFID(19) & 
-- ((\sreaddata2_IDEX~95_combout\)))) ) ) ) # ( \sreaddata2_IDEX~96_combout\ & ( !\sreaddata2_IDEX~93_combout\ & ( (!sinstruction_IFID(18) & (!sinstruction_IFID(19) & (\sreaddata2_IDEX~94_combout\))) # (sinstruction_IFID(18) & ((!sinstruction_IFID(19)) # 
-- ((\sreaddata2_IDEX~95_combout\)))) ) ) ) # ( !\sreaddata2_IDEX~96_combout\ & ( !\sreaddata2_IDEX~93_combout\ & ( (!sinstruction_IFID(18) & (!sinstruction_IFID(19) & (\sreaddata2_IDEX~94_combout\))) # (sinstruction_IFID(18) & (sinstruction_IFID(19) & 
-- ((\sreaddata2_IDEX~95_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001010011000101110100101010001110110110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(18),
	datab => ALT_INV_sinstruction_IFID(19),
	datac => \ALT_INV_sreaddata2_IDEX~94_combout\,
	datad => \ALT_INV_sreaddata2_IDEX~95_combout\,
	datae => \ALT_INV_sreaddata2_IDEX~96_combout\,
	dataf => \ALT_INV_sreaddata2_IDEX~93_combout\,
	combout => \sreaddata2_IDEX~97_combout\);

-- Location: MLABCELL_X72_Y8_N12
\sreaddata2_IDEX~98\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~98_combout\ = ( \sreaddata2_IDEX~97_combout\ & ( (!sinstruction_IFID(20)) # (\sreaddata2_IDEX~92_combout\) ) ) # ( !\sreaddata2_IDEX~97_combout\ & ( (\sreaddata2_IDEX~92_combout\ & sinstruction_IFID(20)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111111111001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_sreaddata2_IDEX~92_combout\,
	datad => ALT_INV_sinstruction_IFID(20),
	dataf => \ALT_INV_sreaddata2_IDEX~97_combout\,
	combout => \sreaddata2_IDEX~98_combout\);

-- Location: FF_X72_Y8_N13
\sreaddata2_IDEX[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sreaddata2_IDEX~98_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata2_IDEX(8));

-- Location: FF_X72_Y8_N59
\sreaddata2_EXMEM[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => sreaddata2_IDEX(8),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata2_EXMEM(8));

-- Location: MLABCELL_X78_Y9_N36
\mux_alu|output[9]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_alu|output[9]~21_combout\ = ( \mux_alu|output[17]~1_combout\ & ( (!\forward|rd2_out[0]~2_combout\ & ((sreaddata2_IDEX(9)))) # (\forward|rd2_out[0]~2_combout\ & (\mux_jal|output[9]~9_combout\)) ) ) # ( !\mux_alu|output[17]~1_combout\ & ( 
-- (!\forward|rd2_out[0]~2_combout\ & (salumainresult_EXMEM(9))) # (\forward|rd2_out[0]~2_combout\ & ((\mux_jal|output[9]~9_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011010101010011001100001111001100110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salumainresult_EXMEM(9),
	datab => \mux_jal|ALT_INV_output[9]~9_combout\,
	datac => ALT_INV_sreaddata2_IDEX(9),
	datad => \forward|ALT_INV_rd2_out[0]~2_combout\,
	dataf => \mux_alu|ALT_INV_output[17]~1_combout\,
	combout => \mux_alu|output[9]~21_combout\);

-- Location: MLABCELL_X78_Y9_N39
\mux_alu|output[9]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_alu|output[9]~22_combout\ = ( \sinstruction_IDEX[9]~DUPLICATE_q\ & ( (\mux_alu|output[9]~21_combout\) # (\salusrc_IDEX~DUPLICATE_q\) ) ) # ( !\sinstruction_IDEX[9]~DUPLICATE_q\ & ( (!\salusrc_IDEX~DUPLICATE_q\ & \mux_alu|output[9]~21_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_salusrc_IDEX~DUPLICATE_q\,
	datad => \mux_alu|ALT_INV_output[9]~21_combout\,
	dataf => \ALT_INV_sinstruction_IDEX[9]~DUPLICATE_q\,
	combout => \mux_alu|output[9]~22_combout\);

-- Location: FF_X73_Y7_N32
\reg_file|registers[6][9]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[9]~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[6][9]~DUPLICATE_q\);

-- Location: FF_X73_Y9_N8
\reg_file|registers[7][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[9]~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[7][9]~q\);

-- Location: FF_X73_Y7_N29
\reg_file|registers[4][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[9]~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[4][9]~q\);

-- Location: FF_X72_Y11_N44
\reg_file|registers[5][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[9]~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[5][9]~q\);

-- Location: LABCELL_X73_Y7_N33
\sreaddata1_IDEX~107\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~107_combout\ = ( \reg_file|registers[4][9]~q\ & ( \reg_file|registers[5][9]~q\ & ( (!sinstruction_IFID(22)) # ((!\sinstruction_IFID[21]~DUPLICATE_q\ & (\reg_file|registers[6][9]~DUPLICATE_q\)) # (\sinstruction_IFID[21]~DUPLICATE_q\ & 
-- ((\reg_file|registers[7][9]~q\)))) ) ) ) # ( !\reg_file|registers[4][9]~q\ & ( \reg_file|registers[5][9]~q\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & (sinstruction_IFID(22) & (\reg_file|registers[6][9]~DUPLICATE_q\))) # 
-- (\sinstruction_IFID[21]~DUPLICATE_q\ & ((!sinstruction_IFID(22)) # ((\reg_file|registers[7][9]~q\)))) ) ) ) # ( \reg_file|registers[4][9]~q\ & ( !\reg_file|registers[5][9]~q\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & ((!sinstruction_IFID(22)) # 
-- ((\reg_file|registers[6][9]~DUPLICATE_q\)))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & (sinstruction_IFID(22) & ((\reg_file|registers[7][9]~q\)))) ) ) ) # ( !\reg_file|registers[4][9]~q\ & ( !\reg_file|registers[5][9]~q\ & ( (sinstruction_IFID(22) & 
-- ((!\sinstruction_IFID[21]~DUPLICATE_q\ & (\reg_file|registers[6][9]~DUPLICATE_q\)) # (\sinstruction_IFID[21]~DUPLICATE_q\ & ((\reg_file|registers[7][9]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	datab => ALT_INV_sinstruction_IFID(22),
	datac => \reg_file|ALT_INV_registers[6][9]~DUPLICATE_q\,
	datad => \reg_file|ALT_INV_registers[7][9]~q\,
	datae => \reg_file|ALT_INV_registers[4][9]~q\,
	dataf => \reg_file|ALT_INV_registers[5][9]~q\,
	combout => \sreaddata1_IDEX~107_combout\);

-- Location: FF_X64_Y10_N50
\reg_file|registers[2][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[9]~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[2][9]~q\);

-- Location: LABCELL_X64_Y10_N30
\reg_file|registers[1][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[1][9]~feeder_combout\ = ( \mux_jal|output[9]~9_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[9]~9_combout\,
	combout => \reg_file|registers[1][9]~feeder_combout\);

-- Location: FF_X64_Y10_N32
\reg_file|registers[1][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[1][9]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[1][9]~q\);

-- Location: FF_X64_Y10_N56
\reg_file|registers[3][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[9]~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[3][9]~q\);

-- Location: LABCELL_X66_Y10_N12
\reg_file|registers[0][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[0][9]~feeder_combout\ = ( \mux_jal|output[9]~9_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[9]~9_combout\,
	combout => \reg_file|registers[0][9]~feeder_combout\);

-- Location: FF_X66_Y10_N13
\reg_file|registers[0][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[0][9]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[0][9]~q\);

-- Location: LABCELL_X64_Y10_N42
\sreaddata1_IDEX~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~105_combout\ = ( \reg_file|registers[0][9]~q\ & ( \sinstruction_IFID[21]~DUPLICATE_q\ & ( (!sinstruction_IFID(22) & (\reg_file|registers[1][9]~q\)) # (sinstruction_IFID(22) & ((\reg_file|registers[3][9]~q\))) ) ) ) # ( 
-- !\reg_file|registers[0][9]~q\ & ( \sinstruction_IFID[21]~DUPLICATE_q\ & ( (!sinstruction_IFID(22) & (\reg_file|registers[1][9]~q\)) # (sinstruction_IFID(22) & ((\reg_file|registers[3][9]~q\))) ) ) ) # ( \reg_file|registers[0][9]~q\ & ( 
-- !\sinstruction_IFID[21]~DUPLICATE_q\ & ( (!sinstruction_IFID(22)) # (\reg_file|registers[2][9]~q\) ) ) ) # ( !\reg_file|registers[0][9]~q\ & ( !\sinstruction_IFID[21]~DUPLICATE_q\ & ( (\reg_file|registers[2][9]~q\ & sinstruction_IFID(22)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101111111110101010100110011000011110011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[2][9]~q\,
	datab => \reg_file|ALT_INV_registers[1][9]~q\,
	datac => \reg_file|ALT_INV_registers[3][9]~q\,
	datad => ALT_INV_sinstruction_IFID(22),
	datae => \reg_file|ALT_INV_registers[0][9]~q\,
	dataf => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	combout => \sreaddata1_IDEX~105_combout\);

-- Location: LABCELL_X61_Y9_N21
\reg_file|registers[13][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[13][9]~feeder_combout\ = ( \mux_jal|output[9]~9_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[9]~9_combout\,
	combout => \reg_file|registers[13][9]~feeder_combout\);

-- Location: FF_X61_Y9_N23
\reg_file|registers[13][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[13][9]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[13][9]~q\);

-- Location: LABCELL_X60_Y10_N12
\reg_file|registers[14][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[14][9]~feeder_combout\ = ( \mux_jal|output[9]~9_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[9]~9_combout\,
	combout => \reg_file|registers[14][9]~feeder_combout\);

-- Location: FF_X60_Y10_N14
\reg_file|registers[14][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[14][9]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[14][9]~q\);

-- Location: LABCELL_X60_Y10_N6
\reg_file|registers[15][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[15][9]~feeder_combout\ = ( \mux_jal|output[9]~9_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[9]~9_combout\,
	combout => \reg_file|registers[15][9]~feeder_combout\);

-- Location: FF_X60_Y10_N7
\reg_file|registers[15][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[15][9]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[15][9]~q\);

-- Location: LABCELL_X63_Y9_N18
\reg_file|registers[12][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[12][9]~feeder_combout\ = ( \mux_jal|output[9]~9_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[9]~9_combout\,
	combout => \reg_file|registers[12][9]~feeder_combout\);

-- Location: FF_X63_Y9_N19
\reg_file|registers[12][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[12][9]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[12][9]~q\);

-- Location: LABCELL_X60_Y10_N57
\sreaddata1_IDEX~106\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~106_combout\ = ( \sinstruction_IFID[21]~DUPLICATE_q\ & ( \reg_file|registers[12][9]~q\ & ( (!sinstruction_IFID(22) & (\reg_file|registers[13][9]~q\)) # (sinstruction_IFID(22) & ((\reg_file|registers[15][9]~q\))) ) ) ) # ( 
-- !\sinstruction_IFID[21]~DUPLICATE_q\ & ( \reg_file|registers[12][9]~q\ & ( (!sinstruction_IFID(22)) # (\reg_file|registers[14][9]~q\) ) ) ) # ( \sinstruction_IFID[21]~DUPLICATE_q\ & ( !\reg_file|registers[12][9]~q\ & ( (!sinstruction_IFID(22) & 
-- (\reg_file|registers[13][9]~q\)) # (sinstruction_IFID(22) & ((\reg_file|registers[15][9]~q\))) ) ) ) # ( !\sinstruction_IFID[21]~DUPLICATE_q\ & ( !\reg_file|registers[12][9]~q\ & ( (sinstruction_IFID(22) & \reg_file|registers[14][9]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101001000100111011110101111101011110010001001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(22),
	datab => \reg_file|ALT_INV_registers[13][9]~q\,
	datac => \reg_file|ALT_INV_registers[14][9]~q\,
	datad => \reg_file|ALT_INV_registers[15][9]~q\,
	datae => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	dataf => \reg_file|ALT_INV_registers[12][9]~q\,
	combout => \sreaddata1_IDEX~106_combout\);

-- Location: LABCELL_X63_Y12_N45
\reg_file|registers[9][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[9][9]~feeder_combout\ = ( \mux_jal|output[9]~9_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[9]~9_combout\,
	combout => \reg_file|registers[9][9]~feeder_combout\);

-- Location: FF_X63_Y12_N47
\reg_file|registers[9][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[9][9]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[9][9]~q\);

-- Location: FF_X63_Y11_N44
\reg_file|registers[11][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[9]~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[11][9]~q\);

-- Location: FF_X63_Y11_N38
\reg_file|registers[10][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[9]~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[10][9]~q\);

-- Location: LABCELL_X63_Y10_N39
\reg_file|registers[8][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[8][9]~feeder_combout\ = ( \mux_jal|output[9]~9_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[9]~9_combout\,
	combout => \reg_file|registers[8][9]~feeder_combout\);

-- Location: FF_X63_Y10_N40
\reg_file|registers[8][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[8][9]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[8][9]~q\);

-- Location: LABCELL_X63_Y11_N9
\sreaddata1_IDEX~104\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~104_combout\ = ( \reg_file|registers[8][9]~q\ & ( sinstruction_IFID(22) & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & ((\reg_file|registers[10][9]~q\))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & (\reg_file|registers[11][9]~q\)) ) ) ) # ( 
-- !\reg_file|registers[8][9]~q\ & ( sinstruction_IFID(22) & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & ((\reg_file|registers[10][9]~q\))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & (\reg_file|registers[11][9]~q\)) ) ) ) # ( \reg_file|registers[8][9]~q\ & ( 
-- !sinstruction_IFID(22) & ( (!\sinstruction_IFID[21]~DUPLICATE_q\) # (\reg_file|registers[9][9]~q\) ) ) ) # ( !\reg_file|registers[8][9]~q\ & ( !sinstruction_IFID(22) & ( (\reg_file|registers[9][9]~q\ & \sinstruction_IFID[21]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101111101011111010100000011111100110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[9][9]~q\,
	datab => \reg_file|ALT_INV_registers[11][9]~q\,
	datac => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	datad => \reg_file|ALT_INV_registers[10][9]~q\,
	datae => \reg_file|ALT_INV_registers[8][9]~q\,
	dataf => ALT_INV_sinstruction_IFID(22),
	combout => \sreaddata1_IDEX~104_combout\);

-- Location: LABCELL_X73_Y7_N6
\sreaddata1_IDEX~108\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~108_combout\ = ( \sreaddata1_IDEX~106_combout\ & ( \sreaddata1_IDEX~104_combout\ & ( ((!sinstruction_IFID(23) & ((\sreaddata1_IDEX~105_combout\))) # (sinstruction_IFID(23) & (\sreaddata1_IDEX~107_combout\))) # 
-- (\sinstruction_IFID[24]~DUPLICATE_q\) ) ) ) # ( !\sreaddata1_IDEX~106_combout\ & ( \sreaddata1_IDEX~104_combout\ & ( (!\sinstruction_IFID[24]~DUPLICATE_q\ & ((!sinstruction_IFID(23) & ((\sreaddata1_IDEX~105_combout\))) # (sinstruction_IFID(23) & 
-- (\sreaddata1_IDEX~107_combout\)))) # (\sinstruction_IFID[24]~DUPLICATE_q\ & (!sinstruction_IFID(23))) ) ) ) # ( \sreaddata1_IDEX~106_combout\ & ( !\sreaddata1_IDEX~104_combout\ & ( (!\sinstruction_IFID[24]~DUPLICATE_q\ & ((!sinstruction_IFID(23) & 
-- ((\sreaddata1_IDEX~105_combout\))) # (sinstruction_IFID(23) & (\sreaddata1_IDEX~107_combout\)))) # (\sinstruction_IFID[24]~DUPLICATE_q\ & (sinstruction_IFID(23))) ) ) ) # ( !\sreaddata1_IDEX~106_combout\ & ( !\sreaddata1_IDEX~104_combout\ & ( 
-- (!\sinstruction_IFID[24]~DUPLICATE_q\ & ((!sinstruction_IFID(23) & ((\sreaddata1_IDEX~105_combout\))) # (sinstruction_IFID(23) & (\sreaddata1_IDEX~107_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000100111001101101000110110011100101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IFID[24]~DUPLICATE_q\,
	datab => ALT_INV_sinstruction_IFID(23),
	datac => \ALT_INV_sreaddata1_IDEX~107_combout\,
	datad => \ALT_INV_sreaddata1_IDEX~105_combout\,
	datae => \ALT_INV_sreaddata1_IDEX~106_combout\,
	dataf => \ALT_INV_sreaddata1_IDEX~104_combout\,
	combout => \sreaddata1_IDEX~108_combout\);

-- Location: MLABCELL_X65_Y5_N15
\reg_file|registers[16][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[16][9]~feeder_combout\ = ( \mux_jal|output[9]~9_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[9]~9_combout\,
	combout => \reg_file|registers[16][9]~feeder_combout\);

-- Location: FF_X65_Y5_N17
\reg_file|registers[16][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[16][9]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[16][9]~q\);

-- Location: FF_X65_Y5_N38
\reg_file|registers[20][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[9]~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[20][9]~q\);

-- Location: LABCELL_X66_Y5_N3
\reg_file|registers[28][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[28][9]~feeder_combout\ = ( \mux_jal|output[9]~9_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[9]~9_combout\,
	combout => \reg_file|registers[28][9]~feeder_combout\);

-- Location: FF_X66_Y5_N5
\reg_file|registers[28][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[28][9]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[28][9]~q\);

-- Location: FF_X70_Y5_N17
\reg_file|registers[24][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[9]~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[24][9]~q\);

-- Location: MLABCELL_X65_Y5_N39
\sreaddata1_IDEX~99\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~99_combout\ = ( \reg_file|registers[28][9]~q\ & ( \reg_file|registers[24][9]~q\ & ( ((!sinstruction_IFID(23) & (\reg_file|registers[16][9]~q\)) # (sinstruction_IFID(23) & ((\reg_file|registers[20][9]~q\)))) # 
-- (\sinstruction_IFID[24]~DUPLICATE_q\) ) ) ) # ( !\reg_file|registers[28][9]~q\ & ( \reg_file|registers[24][9]~q\ & ( (!\sinstruction_IFID[24]~DUPLICATE_q\ & ((!sinstruction_IFID(23) & (\reg_file|registers[16][9]~q\)) # (sinstruction_IFID(23) & 
-- ((\reg_file|registers[20][9]~q\))))) # (\sinstruction_IFID[24]~DUPLICATE_q\ & (((!sinstruction_IFID(23))))) ) ) ) # ( \reg_file|registers[28][9]~q\ & ( !\reg_file|registers[24][9]~q\ & ( (!\sinstruction_IFID[24]~DUPLICATE_q\ & ((!sinstruction_IFID(23) & 
-- (\reg_file|registers[16][9]~q\)) # (sinstruction_IFID(23) & ((\reg_file|registers[20][9]~q\))))) # (\sinstruction_IFID[24]~DUPLICATE_q\ & (((sinstruction_IFID(23))))) ) ) ) # ( !\reg_file|registers[28][9]~q\ & ( !\reg_file|registers[24][9]~q\ & ( 
-- (!\sinstruction_IFID[24]~DUPLICATE_q\ & ((!sinstruction_IFID(23) & (\reg_file|registers[16][9]~q\)) # (sinstruction_IFID(23) & ((\reg_file|registers[20][9]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010001001010010111101110000011110100111010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IFID[24]~DUPLICATE_q\,
	datab => \reg_file|ALT_INV_registers[16][9]~q\,
	datac => ALT_INV_sinstruction_IFID(23),
	datad => \reg_file|ALT_INV_registers[20][9]~q\,
	datae => \reg_file|ALT_INV_registers[28][9]~q\,
	dataf => \reg_file|ALT_INV_registers[24][9]~q\,
	combout => \sreaddata1_IDEX~99_combout\);

-- Location: FF_X61_Y7_N2
\reg_file|registers[30][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[9]~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[30][9]~q\);

-- Location: FF_X71_Y10_N5
\sinstruction_IFID[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \rom|altsyncram_component|auto_generated|q_a\(24),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_IFID(24));

-- Location: FF_X61_Y7_N56
\reg_file|registers[26][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[9]~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[26][9]~q\);

-- Location: LABCELL_X71_Y7_N18
\reg_file|registers[18][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[18][9]~feeder_combout\ = ( \mux_jal|output[9]~9_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[9]~9_combout\,
	combout => \reg_file|registers[18][9]~feeder_combout\);

-- Location: FF_X71_Y7_N19
\reg_file|registers[18][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[18][9]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[18][9]~q\);

-- Location: LABCELL_X61_Y7_N3
\sreaddata1_IDEX~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~101_combout\ = ( \reg_file|registers[22][9]~q\ & ( \reg_file|registers[18][9]~q\ & ( (!sinstruction_IFID(24)) # ((!sinstruction_IFID(23) & ((\reg_file|registers[26][9]~q\))) # (sinstruction_IFID(23) & (\reg_file|registers[30][9]~q\))) ) ) 
-- ) # ( !\reg_file|registers[22][9]~q\ & ( \reg_file|registers[18][9]~q\ & ( (!sinstruction_IFID(24) & (((!sinstruction_IFID(23))))) # (sinstruction_IFID(24) & ((!sinstruction_IFID(23) & ((\reg_file|registers[26][9]~q\))) # (sinstruction_IFID(23) & 
-- (\reg_file|registers[30][9]~q\)))) ) ) ) # ( \reg_file|registers[22][9]~q\ & ( !\reg_file|registers[18][9]~q\ & ( (!sinstruction_IFID(24) & (((sinstruction_IFID(23))))) # (sinstruction_IFID(24) & ((!sinstruction_IFID(23) & 
-- ((\reg_file|registers[26][9]~q\))) # (sinstruction_IFID(23) & (\reg_file|registers[30][9]~q\)))) ) ) ) # ( !\reg_file|registers[22][9]~q\ & ( !\reg_file|registers[18][9]~q\ & ( (sinstruction_IFID(24) & ((!sinstruction_IFID(23) & 
-- ((\reg_file|registers[26][9]~q\))) # (sinstruction_IFID(23) & (\reg_file|registers[30][9]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110001000011010011110111000001111100011100110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[30][9]~q\,
	datab => ALT_INV_sinstruction_IFID(24),
	datac => ALT_INV_sinstruction_IFID(23),
	datad => \reg_file|ALT_INV_registers[26][9]~q\,
	datae => \reg_file|ALT_INV_registers[22][9]~q\,
	dataf => \reg_file|ALT_INV_registers[18][9]~q\,
	combout => \sreaddata1_IDEX~101_combout\);

-- Location: FF_X65_Y13_N28
\reg_file|registers[17][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[9]~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[17][9]~q\);

-- Location: LABCELL_X70_Y10_N36
\reg_file|registers[29][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[29][9]~feeder_combout\ = ( \mux_jal|output[9]~9_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[9]~9_combout\,
	combout => \reg_file|registers[29][9]~feeder_combout\);

-- Location: FF_X70_Y10_N37
\reg_file|registers[29][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[29][9]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[29][9]~q\);

-- Location: FF_X67_Y13_N13
\reg_file|registers[21][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[9]~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[21][9]~q\);

-- Location: FF_X67_Y8_N41
\reg_file|registers[25][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[9]~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[25][9]~q\);

-- Location: LABCELL_X67_Y13_N12
\sreaddata1_IDEX~100\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~100_combout\ = ( \reg_file|registers[21][9]~q\ & ( \reg_file|registers[25][9]~q\ & ( (!\sinstruction_IFID[24]~DUPLICATE_q\ & (((sinstruction_IFID(23))) # (\reg_file|registers[17][9]~q\))) # (\sinstruction_IFID[24]~DUPLICATE_q\ & 
-- (((!sinstruction_IFID(23)) # (\reg_file|registers[29][9]~q\)))) ) ) ) # ( !\reg_file|registers[21][9]~q\ & ( \reg_file|registers[25][9]~q\ & ( (!\sinstruction_IFID[24]~DUPLICATE_q\ & (\reg_file|registers[17][9]~q\ & ((!sinstruction_IFID(23))))) # 
-- (\sinstruction_IFID[24]~DUPLICATE_q\ & (((!sinstruction_IFID(23)) # (\reg_file|registers[29][9]~q\)))) ) ) ) # ( \reg_file|registers[21][9]~q\ & ( !\reg_file|registers[25][9]~q\ & ( (!\sinstruction_IFID[24]~DUPLICATE_q\ & (((sinstruction_IFID(23))) # 
-- (\reg_file|registers[17][9]~q\))) # (\sinstruction_IFID[24]~DUPLICATE_q\ & (((\reg_file|registers[29][9]~q\ & sinstruction_IFID(23))))) ) ) ) # ( !\reg_file|registers[21][9]~q\ & ( !\reg_file|registers[25][9]~q\ & ( (!\sinstruction_IFID[24]~DUPLICATE_q\ & 
-- (\reg_file|registers[17][9]~q\ & ((!sinstruction_IFID(23))))) # (\sinstruction_IFID[24]~DUPLICATE_q\ & (((\reg_file|registers[29][9]~q\ & sinstruction_IFID(23))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000101001000101010111101110111000001010111011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IFID[24]~DUPLICATE_q\,
	datab => \reg_file|ALT_INV_registers[17][9]~q\,
	datac => \reg_file|ALT_INV_registers[29][9]~q\,
	datad => ALT_INV_sinstruction_IFID(23),
	datae => \reg_file|ALT_INV_registers[21][9]~q\,
	dataf => \reg_file|ALT_INV_registers[25][9]~q\,
	combout => \sreaddata1_IDEX~100_combout\);

-- Location: FF_X64_Y12_N32
\reg_file|registers[27][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[9]~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[27][9]~q\);

-- Location: FF_X64_Y12_N2
\reg_file|registers[31][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[9]~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[31][9]~q\);

-- Location: MLABCELL_X59_Y10_N57
\reg_file|registers[23][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[23][9]~feeder_combout\ = ( \mux_jal|output[9]~9_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[9]~9_combout\,
	combout => \reg_file|registers[23][9]~feeder_combout\);

-- Location: FF_X59_Y10_N59
\reg_file|registers[23][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[23][9]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[23][9]~q\);

-- Location: FF_X64_Y12_N53
\reg_file|registers[19][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[9]~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[19][9]~q\);

-- Location: LABCELL_X64_Y12_N12
\sreaddata1_IDEX~102\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~102_combout\ = ( \reg_file|registers[23][9]~q\ & ( \reg_file|registers[19][9]~q\ & ( (!\sinstruction_IFID[24]~DUPLICATE_q\) # ((!sinstruction_IFID(23) & (\reg_file|registers[27][9]~q\)) # (sinstruction_IFID(23) & 
-- ((\reg_file|registers[31][9]~q\)))) ) ) ) # ( !\reg_file|registers[23][9]~q\ & ( \reg_file|registers[19][9]~q\ & ( (!sinstruction_IFID(23) & (((!\sinstruction_IFID[24]~DUPLICATE_q\)) # (\reg_file|registers[27][9]~q\))) # (sinstruction_IFID(23) & 
-- (((\reg_file|registers[31][9]~q\ & \sinstruction_IFID[24]~DUPLICATE_q\)))) ) ) ) # ( \reg_file|registers[23][9]~q\ & ( !\reg_file|registers[19][9]~q\ & ( (!sinstruction_IFID(23) & (\reg_file|registers[27][9]~q\ & ((\sinstruction_IFID[24]~DUPLICATE_q\)))) 
-- # (sinstruction_IFID(23) & (((!\sinstruction_IFID[24]~DUPLICATE_q\) # (\reg_file|registers[31][9]~q\)))) ) ) ) # ( !\reg_file|registers[23][9]~q\ & ( !\reg_file|registers[19][9]~q\ & ( (\sinstruction_IFID[24]~DUPLICATE_q\ & ((!sinstruction_IFID(23) & 
-- (\reg_file|registers[27][9]~q\)) # (sinstruction_IFID(23) & ((\reg_file|registers[31][9]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100111010101010010011110101010001001111111111100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(23),
	datab => \reg_file|ALT_INV_registers[27][9]~q\,
	datac => \reg_file|ALT_INV_registers[31][9]~q\,
	datad => \ALT_INV_sinstruction_IFID[24]~DUPLICATE_q\,
	datae => \reg_file|ALT_INV_registers[23][9]~q\,
	dataf => \reg_file|ALT_INV_registers[19][9]~q\,
	combout => \sreaddata1_IDEX~102_combout\);

-- Location: LABCELL_X73_Y7_N24
\sreaddata1_IDEX~103\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~103_combout\ = ( \sreaddata1_IDEX~100_combout\ & ( \sreaddata1_IDEX~102_combout\ & ( ((!sinstruction_IFID(22) & (\sreaddata1_IDEX~99_combout\)) # (sinstruction_IFID(22) & ((\sreaddata1_IDEX~101_combout\)))) # 
-- (\sinstruction_IFID[21]~DUPLICATE_q\) ) ) ) # ( !\sreaddata1_IDEX~100_combout\ & ( \sreaddata1_IDEX~102_combout\ & ( (!sinstruction_IFID(22) & (\sreaddata1_IDEX~99_combout\ & (!\sinstruction_IFID[21]~DUPLICATE_q\))) # (sinstruction_IFID(22) & 
-- (((\sreaddata1_IDEX~101_combout\) # (\sinstruction_IFID[21]~DUPLICATE_q\)))) ) ) ) # ( \sreaddata1_IDEX~100_combout\ & ( !\sreaddata1_IDEX~102_combout\ & ( (!sinstruction_IFID(22) & (((\sinstruction_IFID[21]~DUPLICATE_q\)) # 
-- (\sreaddata1_IDEX~99_combout\))) # (sinstruction_IFID(22) & (((!\sinstruction_IFID[21]~DUPLICATE_q\ & \sreaddata1_IDEX~101_combout\)))) ) ) ) # ( !\sreaddata1_IDEX~100_combout\ & ( !\sreaddata1_IDEX~102_combout\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & 
-- ((!sinstruction_IFID(22) & (\sreaddata1_IDEX~99_combout\)) # (sinstruction_IFID(22) & ((\sreaddata1_IDEX~101_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110000010011000111110001000011011100110100111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sreaddata1_IDEX~99_combout\,
	datab => ALT_INV_sinstruction_IFID(22),
	datac => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	datad => \ALT_INV_sreaddata1_IDEX~101_combout\,
	datae => \ALT_INV_sreaddata1_IDEX~100_combout\,
	dataf => \ALT_INV_sreaddata1_IDEX~102_combout\,
	combout => \sreaddata1_IDEX~103_combout\);

-- Location: LABCELL_X73_Y7_N21
\sreaddata1_IDEX~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~109_combout\ = ( \sreaddata1_IDEX~103_combout\ & ( (sinstruction_IFID(25)) # (\sreaddata1_IDEX~108_combout\) ) ) # ( !\sreaddata1_IDEX~103_combout\ & ( (\sreaddata1_IDEX~108_combout\ & !sinstruction_IFID(25)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_sreaddata1_IDEX~108_combout\,
	datad => ALT_INV_sinstruction_IFID(25),
	dataf => \ALT_INV_sreaddata1_IDEX~103_combout\,
	combout => \sreaddata1_IDEX~109_combout\);

-- Location: FF_X73_Y7_N22
\sreaddata1_IDEX[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sreaddata1_IDEX~109_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata1_IDEX(9));

-- Location: LABCELL_X73_Y7_N18
\forward|Mux22~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux22~0_combout\ = ( \mux_jal|output[9]~9_combout\ & ( (!\forward|Mux3~0_combout\ & (((\forward|rd1_out[0]~2_combout\)) # (salumainresult_EXMEM(9)))) # (\forward|Mux3~0_combout\ & (((sreaddata1_IDEX(9))))) ) ) # ( !\mux_jal|output[9]~9_combout\ & 
-- ( (!\forward|Mux3~0_combout\ & (salumainresult_EXMEM(9) & ((!\forward|rd1_out[0]~2_combout\)))) # (\forward|Mux3~0_combout\ & (((sreaddata1_IDEX(9))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001100000011010100110000001101010011111100110101001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salumainresult_EXMEM(9),
	datab => ALT_INV_sreaddata1_IDEX(9),
	datac => \forward|ALT_INV_Mux3~0_combout\,
	datad => \forward|ALT_INV_rd1_out[0]~2_combout\,
	dataf => \mux_jal|ALT_INV_output[9]~9_combout\,
	combout => \forward|Mux22~0_combout\);

-- Location: LABCELL_X77_Y6_N6
\alu_main|Result~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Result~5_combout\ = ( \mux_alu|output[9]~22_combout\ & ( \forward|Mux22~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \mux_alu|ALT_INV_output[9]~22_combout\,
	dataf => \forward|ALT_INV_Mux22~0_combout\,
	combout => \alu_main|Result~5_combout\);

-- Location: FF_X78_Y6_N34
\sinstruction_IDEX[8]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => sinstruction_IFID(8),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sinstruction_IDEX[8]~DUPLICATE_q\);

-- Location: LABCELL_X75_Y9_N12
\mux_alu|output[8]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_alu|output[8]~19_combout\ = ( \forward|rd2_out[0]~2_combout\ & ( \mux_jal|output[8]~8_combout\ ) ) # ( !\forward|rd2_out[0]~2_combout\ & ( (!\mux_alu|output[17]~1_combout\ & (salumainresult_EXMEM(8))) # (\mux_alu|output[17]~1_combout\ & 
-- ((sreaddata2_IDEX(8)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_jal|ALT_INV_output[8]~8_combout\,
	datab => ALT_INV_salumainresult_EXMEM(8),
	datac => \mux_alu|ALT_INV_output[17]~1_combout\,
	datad => ALT_INV_sreaddata2_IDEX(8),
	dataf => \forward|ALT_INV_rd2_out[0]~2_combout\,
	combout => \mux_alu|output[8]~19_combout\);

-- Location: LABCELL_X67_Y11_N51
\sreaddata1_IDEX~79\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~79_combout\ = ( \reg_file|registers[18][7]~q\ & ( sinstruction_IFID(23) & ( (!sinstruction_IFID(24) & (\reg_file|registers[22][7]~q\)) # (sinstruction_IFID(24) & ((\reg_file|registers[30][7]~q\))) ) ) ) # ( !\reg_file|registers[18][7]~q\ 
-- & ( sinstruction_IFID(23) & ( (!sinstruction_IFID(24) & (\reg_file|registers[22][7]~q\)) # (sinstruction_IFID(24) & ((\reg_file|registers[30][7]~q\))) ) ) ) # ( \reg_file|registers[18][7]~q\ & ( !sinstruction_IFID(23) & ( (!sinstruction_IFID(24)) # 
-- (\reg_file|registers[26][7]~q\) ) ) ) # ( !\reg_file|registers[18][7]~q\ & ( !sinstruction_IFID(23) & ( (sinstruction_IFID(24) & \reg_file|registers[26][7]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101101011111010111100100010011101110010001001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(24),
	datab => \reg_file|ALT_INV_registers[22][7]~q\,
	datac => \reg_file|ALT_INV_registers[26][7]~q\,
	datad => \reg_file|ALT_INV_registers[30][7]~q\,
	datae => \reg_file|ALT_INV_registers[18][7]~q\,
	dataf => ALT_INV_sinstruction_IFID(23),
	combout => \sreaddata1_IDEX~79_combout\);

-- Location: LABCELL_X66_Y6_N45
\sreaddata1_IDEX~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~77_combout\ = ( sinstruction_IFID(24) & ( \reg_file|registers[24][7]~q\ & ( (!sinstruction_IFID(23)) # (\reg_file|registers[28][7]~q\) ) ) ) # ( !sinstruction_IFID(24) & ( \reg_file|registers[24][7]~q\ & ( (!sinstruction_IFID(23) & 
-- (\reg_file|registers[16][7]~q\)) # (sinstruction_IFID(23) & ((\reg_file|registers[20][7]~q\))) ) ) ) # ( sinstruction_IFID(24) & ( !\reg_file|registers[24][7]~q\ & ( (\reg_file|registers[28][7]~q\ & sinstruction_IFID(23)) ) ) ) # ( !sinstruction_IFID(24) 
-- & ( !\reg_file|registers[24][7]~q\ & ( (!sinstruction_IFID(23) & (\reg_file|registers[16][7]~q\)) # (sinstruction_IFID(23) & ((\reg_file|registers[20][7]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000100010001000100001100001111111101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[28][7]~q\,
	datab => ALT_INV_sinstruction_IFID(23),
	datac => \reg_file|ALT_INV_registers[16][7]~q\,
	datad => \reg_file|ALT_INV_registers[20][7]~q\,
	datae => ALT_INV_sinstruction_IFID(24),
	dataf => \reg_file|ALT_INV_registers[24][7]~q\,
	combout => \sreaddata1_IDEX~77_combout\);

-- Location: MLABCELL_X59_Y9_N45
\sreaddata1_IDEX~80\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~80_combout\ = ( sinstruction_IFID(24) & ( \reg_file|registers[31][7]~q\ & ( (sinstruction_IFID(23)) # (\reg_file|registers[27][7]~q\) ) ) ) # ( !sinstruction_IFID(24) & ( \reg_file|registers[31][7]~q\ & ( (!sinstruction_IFID(23) & 
-- ((\reg_file|registers[19][7]~q\))) # (sinstruction_IFID(23) & (\reg_file|registers[23][7]~q\)) ) ) ) # ( sinstruction_IFID(24) & ( !\reg_file|registers[31][7]~q\ & ( (\reg_file|registers[27][7]~q\ & !sinstruction_IFID(23)) ) ) ) # ( !sinstruction_IFID(24) 
-- & ( !\reg_file|registers[31][7]~q\ & ( (!sinstruction_IFID(23) & ((\reg_file|registers[19][7]~q\))) # (sinstruction_IFID(23) & (\reg_file|registers[23][7]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101001100000011000000000101111101010011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[23][7]~q\,
	datab => \reg_file|ALT_INV_registers[27][7]~q\,
	datac => ALT_INV_sinstruction_IFID(23),
	datad => \reg_file|ALT_INV_registers[19][7]~q\,
	datae => ALT_INV_sinstruction_IFID(24),
	dataf => \reg_file|ALT_INV_registers[31][7]~q\,
	combout => \sreaddata1_IDEX~80_combout\);

-- Location: FF_X66_Y13_N38
\reg_file|registers[21][7]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[21][7]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[21][7]~DUPLICATE_q\);

-- Location: LABCELL_X66_Y13_N54
\sreaddata1_IDEX~78\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~78_combout\ = ( sinstruction_IFID(23) & ( \reg_file|registers[29][7]~q\ & ( (\reg_file|registers[21][7]~DUPLICATE_q\) # (\sinstruction_IFID[24]~DUPLICATE_q\) ) ) ) # ( !sinstruction_IFID(23) & ( \reg_file|registers[29][7]~q\ & ( 
-- (!\sinstruction_IFID[24]~DUPLICATE_q\ & ((\reg_file|registers[17][7]~q\))) # (\sinstruction_IFID[24]~DUPLICATE_q\ & (\reg_file|registers[25][7]~q\)) ) ) ) # ( sinstruction_IFID(23) & ( !\reg_file|registers[29][7]~q\ & ( 
-- (!\sinstruction_IFID[24]~DUPLICATE_q\ & \reg_file|registers[21][7]~DUPLICATE_q\) ) ) ) # ( !sinstruction_IFID(23) & ( !\reg_file|registers[29][7]~q\ & ( (!\sinstruction_IFID[24]~DUPLICATE_q\ & ((\reg_file|registers[17][7]~q\))) # 
-- (\sinstruction_IFID[24]~DUPLICATE_q\ & (\reg_file|registers[25][7]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110111011000010100000101000010001101110110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IFID[24]~DUPLICATE_q\,
	datab => \reg_file|ALT_INV_registers[25][7]~q\,
	datac => \reg_file|ALT_INV_registers[21][7]~DUPLICATE_q\,
	datad => \reg_file|ALT_INV_registers[17][7]~q\,
	datae => ALT_INV_sinstruction_IFID(23),
	dataf => \reg_file|ALT_INV_registers[29][7]~q\,
	combout => \sreaddata1_IDEX~78_combout\);

-- Location: LABCELL_X64_Y6_N0
\sreaddata1_IDEX~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~81_combout\ = ( \sreaddata1_IDEX~80_combout\ & ( \sreaddata1_IDEX~78_combout\ & ( ((!sinstruction_IFID(22) & ((\sreaddata1_IDEX~77_combout\))) # (sinstruction_IFID(22) & (\sreaddata1_IDEX~79_combout\))) # 
-- (\sinstruction_IFID[21]~DUPLICATE_q\) ) ) ) # ( !\sreaddata1_IDEX~80_combout\ & ( \sreaddata1_IDEX~78_combout\ & ( (!sinstruction_IFID(22) & (((\sreaddata1_IDEX~77_combout\)) # (\sinstruction_IFID[21]~DUPLICATE_q\))) # (sinstruction_IFID(22) & 
-- (!\sinstruction_IFID[21]~DUPLICATE_q\ & (\sreaddata1_IDEX~79_combout\))) ) ) ) # ( \sreaddata1_IDEX~80_combout\ & ( !\sreaddata1_IDEX~78_combout\ & ( (!sinstruction_IFID(22) & (!\sinstruction_IFID[21]~DUPLICATE_q\ & ((\sreaddata1_IDEX~77_combout\)))) # 
-- (sinstruction_IFID(22) & (((\sreaddata1_IDEX~79_combout\)) # (\sinstruction_IFID[21]~DUPLICATE_q\))) ) ) ) # ( !\sreaddata1_IDEX~80_combout\ & ( !\sreaddata1_IDEX~78_combout\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & ((!sinstruction_IFID(22) & 
-- ((\sreaddata1_IDEX~77_combout\))) # (sinstruction_IFID(22) & (\sreaddata1_IDEX~79_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000101011001110100100110101011100011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(22),
	datab => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	datac => \ALT_INV_sreaddata1_IDEX~79_combout\,
	datad => \ALT_INV_sreaddata1_IDEX~77_combout\,
	datae => \ALT_INV_sreaddata1_IDEX~80_combout\,
	dataf => \ALT_INV_sreaddata1_IDEX~78_combout\,
	combout => \sreaddata1_IDEX~81_combout\);

-- Location: LABCELL_X62_Y7_N3
\sreaddata1_IDEX~84\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~84_combout\ = ( \reg_file|registers[12][7]~q\ & ( \reg_file|registers[13][7]~q\ & ( (!sinstruction_IFID(22)) # ((!\sinstruction_IFID[21]~DUPLICATE_q\ & (\reg_file|registers[14][7]~q\)) # (\sinstruction_IFID[21]~DUPLICATE_q\ & 
-- ((\reg_file|registers[15][7]~q\)))) ) ) ) # ( !\reg_file|registers[12][7]~q\ & ( \reg_file|registers[13][7]~q\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & (\reg_file|registers[14][7]~q\ & (sinstruction_IFID(22)))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & 
-- (((!sinstruction_IFID(22)) # (\reg_file|registers[15][7]~q\)))) ) ) ) # ( \reg_file|registers[12][7]~q\ & ( !\reg_file|registers[13][7]~q\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & (((!sinstruction_IFID(22))) # (\reg_file|registers[14][7]~q\))) # 
-- (\sinstruction_IFID[21]~DUPLICATE_q\ & (((sinstruction_IFID(22) & \reg_file|registers[15][7]~q\)))) ) ) ) # ( !\reg_file|registers[12][7]~q\ & ( !\reg_file|registers[13][7]~q\ & ( (sinstruction_IFID(22) & ((!\sinstruction_IFID[21]~DUPLICATE_q\ & 
-- (\reg_file|registers[14][7]~q\)) # (\sinstruction_IFID[21]~DUPLICATE_q\ & ((\reg_file|registers[15][7]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000111101000101010011101010010010101111111001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	datab => \reg_file|ALT_INV_registers[14][7]~q\,
	datac => ALT_INV_sinstruction_IFID(22),
	datad => \reg_file|ALT_INV_registers[15][7]~q\,
	datae => \reg_file|ALT_INV_registers[12][7]~q\,
	dataf => \reg_file|ALT_INV_registers[13][7]~q\,
	combout => \sreaddata1_IDEX~84_combout\);

-- Location: FF_X63_Y6_N44
\reg_file|registers[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[7]~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[0][7]~q\);

-- Location: LABCELL_X63_Y6_N9
\sreaddata1_IDEX~83\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~83_combout\ = ( \reg_file|registers[1][7]~q\ & ( \reg_file|registers[0][7]~q\ & ( (!sinstruction_IFID(22)) # ((!\sinstruction_IFID[21]~DUPLICATE_q\ & (\reg_file|registers[2][7]~q\)) # (\sinstruction_IFID[21]~DUPLICATE_q\ & 
-- ((\reg_file|registers[3][7]~q\)))) ) ) ) # ( !\reg_file|registers[1][7]~q\ & ( \reg_file|registers[0][7]~q\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & (((!sinstruction_IFID(22))) # (\reg_file|registers[2][7]~q\))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & 
-- (((sinstruction_IFID(22) & \reg_file|registers[3][7]~q\)))) ) ) ) # ( \reg_file|registers[1][7]~q\ & ( !\reg_file|registers[0][7]~q\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & (\reg_file|registers[2][7]~q\ & (sinstruction_IFID(22)))) # 
-- (\sinstruction_IFID[21]~DUPLICATE_q\ & (((!sinstruction_IFID(22)) # (\reg_file|registers[3][7]~q\)))) ) ) ) # ( !\reg_file|registers[1][7]~q\ & ( !\reg_file|registers[0][7]~q\ & ( (sinstruction_IFID(22) & ((!\sinstruction_IFID[21]~DUPLICATE_q\ & 
-- (\reg_file|registers[2][7]~q\)) # (\sinstruction_IFID[21]~DUPLICATE_q\ & ((\reg_file|registers[3][7]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000111010100100101011110100010101001111111001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	datab => \reg_file|ALT_INV_registers[2][7]~q\,
	datac => ALT_INV_sinstruction_IFID(22),
	datad => \reg_file|ALT_INV_registers[3][7]~q\,
	datae => \reg_file|ALT_INV_registers[1][7]~q\,
	dataf => \reg_file|ALT_INV_registers[0][7]~q\,
	combout => \sreaddata1_IDEX~83_combout\);

-- Location: FF_X63_Y8_N11
\reg_file|registers[4][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[7]~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[4][7]~q\);

-- Location: FF_X67_Y12_N43
\reg_file|registers[5][7]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[7]~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[5][7]~DUPLICATE_q\);

-- Location: LABCELL_X63_Y8_N3
\sreaddata1_IDEX~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~85_combout\ = ( \reg_file|registers[7][7]~q\ & ( \reg_file|registers[5][7]~DUPLICATE_q\ & ( ((!sinstruction_IFID(22) & ((\reg_file|registers[4][7]~q\))) # (sinstruction_IFID(22) & (\reg_file|registers[6][7]~q\))) # 
-- (\sinstruction_IFID[21]~DUPLICATE_q\) ) ) ) # ( !\reg_file|registers[7][7]~q\ & ( \reg_file|registers[5][7]~DUPLICATE_q\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & ((!sinstruction_IFID(22) & ((\reg_file|registers[4][7]~q\))) # (sinstruction_IFID(22) & 
-- (\reg_file|registers[6][7]~q\)))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & (((!sinstruction_IFID(22))))) ) ) ) # ( \reg_file|registers[7][7]~q\ & ( !\reg_file|registers[5][7]~DUPLICATE_q\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & 
-- ((!sinstruction_IFID(22) & ((\reg_file|registers[4][7]~q\))) # (sinstruction_IFID(22) & (\reg_file|registers[6][7]~q\)))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & (((sinstruction_IFID(22))))) ) ) ) # ( !\reg_file|registers[7][7]~q\ & ( 
-- !\reg_file|registers[5][7]~DUPLICATE_q\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & ((!sinstruction_IFID(22) & ((\reg_file|registers[4][7]~q\))) # (sinstruction_IFID(22) & (\reg_file|registers[6][7]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001010000001100000101111100111111010100000011111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[6][7]~q\,
	datab => \reg_file|ALT_INV_registers[4][7]~q\,
	datac => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	datad => ALT_INV_sinstruction_IFID(22),
	datae => \reg_file|ALT_INV_registers[7][7]~q\,
	dataf => \reg_file|ALT_INV_registers[5][7]~DUPLICATE_q\,
	combout => \sreaddata1_IDEX~85_combout\);

-- Location: FF_X63_Y10_N32
\reg_file|registers[11][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[7]~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[11][7]~q\);

-- Location: LABCELL_X63_Y10_N33
\sreaddata1_IDEX~82\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~82_combout\ = ( \sinstruction_IFID[21]~DUPLICATE_q\ & ( sinstruction_IFID(22) & ( \reg_file|registers[11][7]~q\ ) ) ) # ( !\sinstruction_IFID[21]~DUPLICATE_q\ & ( sinstruction_IFID(22) & ( \reg_file|registers[10][7]~q\ ) ) ) # ( 
-- \sinstruction_IFID[21]~DUPLICATE_q\ & ( !sinstruction_IFID(22) & ( \reg_file|registers[9][7]~q\ ) ) ) # ( !\sinstruction_IFID[21]~DUPLICATE_q\ & ( !sinstruction_IFID(22) & ( \reg_file|registers[8][7]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[9][7]~q\,
	datab => \reg_file|ALT_INV_registers[8][7]~q\,
	datac => \reg_file|ALT_INV_registers[11][7]~q\,
	datad => \reg_file|ALT_INV_registers[10][7]~q\,
	datae => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	dataf => ALT_INV_sinstruction_IFID(22),
	combout => \sreaddata1_IDEX~82_combout\);

-- Location: LABCELL_X63_Y6_N0
\sreaddata1_IDEX~86\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~86_combout\ = ( sinstruction_IFID(24) & ( \sreaddata1_IDEX~82_combout\ & ( (!sinstruction_IFID(23)) # (\sreaddata1_IDEX~84_combout\) ) ) ) # ( !sinstruction_IFID(24) & ( \sreaddata1_IDEX~82_combout\ & ( (!sinstruction_IFID(23) & 
-- (\sreaddata1_IDEX~83_combout\)) # (sinstruction_IFID(23) & ((\sreaddata1_IDEX~85_combout\))) ) ) ) # ( sinstruction_IFID(24) & ( !\sreaddata1_IDEX~82_combout\ & ( (\sreaddata1_IDEX~84_combout\ & sinstruction_IFID(23)) ) ) ) # ( !sinstruction_IFID(24) & ( 
-- !\sreaddata1_IDEX~82_combout\ & ( (!sinstruction_IFID(23) & (\sreaddata1_IDEX~83_combout\)) # (sinstruction_IFID(23) & ((\sreaddata1_IDEX~85_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111000001010000010100110000001111111111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sreaddata1_IDEX~84_combout\,
	datab => \ALT_INV_sreaddata1_IDEX~83_combout\,
	datac => ALT_INV_sinstruction_IFID(23),
	datad => \ALT_INV_sreaddata1_IDEX~85_combout\,
	datae => ALT_INV_sinstruction_IFID(24),
	dataf => \ALT_INV_sreaddata1_IDEX~82_combout\,
	combout => \sreaddata1_IDEX~86_combout\);

-- Location: LABCELL_X64_Y6_N27
\sreaddata1_IDEX~87\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~87_combout\ = ( \sreaddata1_IDEX~81_combout\ & ( \sreaddata1_IDEX~86_combout\ ) ) # ( !\sreaddata1_IDEX~81_combout\ & ( \sreaddata1_IDEX~86_combout\ & ( !sinstruction_IFID(25) ) ) ) # ( \sreaddata1_IDEX~81_combout\ & ( 
-- !\sreaddata1_IDEX~86_combout\ & ( sinstruction_IFID(25) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010110101010101010101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(25),
	datae => \ALT_INV_sreaddata1_IDEX~81_combout\,
	dataf => \ALT_INV_sreaddata1_IDEX~86_combout\,
	combout => \sreaddata1_IDEX~87_combout\);

-- Location: FF_X64_Y6_N28
\sreaddata1_IDEX[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sreaddata1_IDEX~87_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata1_IDEX(7));

-- Location: LABCELL_X75_Y8_N15
\forward|Mux24~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux24~0_combout\ = ( \forward|rd1_out[0]~2_combout\ & ( \forward|Mux3~0_combout\ & ( sreaddata1_IDEX(7) ) ) ) # ( !\forward|rd1_out[0]~2_combout\ & ( \forward|Mux3~0_combout\ & ( sreaddata1_IDEX(7) ) ) ) # ( \forward|rd1_out[0]~2_combout\ & ( 
-- !\forward|Mux3~0_combout\ & ( \mux_jal|output[7]~7_combout\ ) ) ) # ( !\forward|rd1_out[0]~2_combout\ & ( !\forward|Mux3~0_combout\ & ( salumainresult_EXMEM(7) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salumainresult_EXMEM(7),
	datac => ALT_INV_sreaddata1_IDEX(7),
	datad => \mux_jal|ALT_INV_output[7]~7_combout\,
	datae => \forward|ALT_INV_rd1_out[0]~2_combout\,
	dataf => \forward|ALT_INV_Mux3~0_combout\,
	combout => \forward|Mux24~0_combout\);

-- Location: LABCELL_X77_Y9_N51
\alu_main|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Add0~25_sumout\ = SUM(( \forward|Mux25~0_combout\ ) + ( !salucontrol_IDEX(2) $ (((!\salusrc_IDEX~DUPLICATE_q\ & ((!\mux_alu|output[6]~15_combout\))) # (\salusrc_IDEX~DUPLICATE_q\ & (!sinstruction_IDEX(6))))) ) + ( \alu_main|Add0~22\ ))
-- \alu_main|Add0~26\ = CARRY(( \forward|Mux25~0_combout\ ) + ( !salucontrol_IDEX(2) $ (((!\salusrc_IDEX~DUPLICATE_q\ & ((!\mux_alu|output[6]~15_combout\))) # (\salusrc_IDEX~DUPLICATE_q\ & (!sinstruction_IDEX(6))))) ) + ( \alu_main|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010010110010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salucontrol_IDEX(2),
	datab => \ALT_INV_salusrc_IDEX~DUPLICATE_q\,
	datac => ALT_INV_sinstruction_IDEX(6),
	datad => \forward|ALT_INV_Mux25~0_combout\,
	dataf => \mux_alu|ALT_INV_output[6]~15_combout\,
	cin => \alu_main|Add0~22\,
	sumout => \alu_main|Add0~25_sumout\,
	cout => \alu_main|Add0~26\);

-- Location: LABCELL_X77_Y9_N54
\alu_main|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Add0~29_sumout\ = SUM(( !salucontrol_IDEX(2) $ (((!\salusrc_IDEX~DUPLICATE_q\ & ((!\mux_alu|output[7]~17_combout\))) # (\salusrc_IDEX~DUPLICATE_q\ & (!sinstruction_IDEX(7))))) ) + ( \forward|Mux24~0_combout\ ) + ( \alu_main|Add0~26\ ))
-- \alu_main|Add0~30\ = CARRY(( !salucontrol_IDEX(2) $ (((!\salusrc_IDEX~DUPLICATE_q\ & ((!\mux_alu|output[7]~17_combout\))) # (\salusrc_IDEX~DUPLICATE_q\ & (!sinstruction_IDEX(7))))) ) + ( \forward|Mux24~0_combout\ ) + ( \alu_main|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000101011010011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salucontrol_IDEX(2),
	datab => \ALT_INV_salusrc_IDEX~DUPLICATE_q\,
	datac => ALT_INV_sinstruction_IDEX(7),
	datad => \mux_alu|ALT_INV_output[7]~17_combout\,
	dataf => \forward|ALT_INV_Mux24~0_combout\,
	cin => \alu_main|Add0~26\,
	sumout => \alu_main|Add0~29_sumout\,
	cout => \alu_main|Add0~30\);

-- Location: LABCELL_X77_Y9_N57
\alu_main|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Add0~33_sumout\ = SUM(( \forward|Mux23~0_combout\ ) + ( !salucontrol_IDEX(2) $ (((!\salusrc_IDEX~DUPLICATE_q\ & ((!\mux_alu|output[8]~19_combout\))) # (\salusrc_IDEX~DUPLICATE_q\ & (!\sinstruction_IDEX[8]~DUPLICATE_q\)))) ) + ( 
-- \alu_main|Add0~30\ ))
-- \alu_main|Add0~34\ = CARRY(( \forward|Mux23~0_combout\ ) + ( !salucontrol_IDEX(2) $ (((!\salusrc_IDEX~DUPLICATE_q\ & ((!\mux_alu|output[8]~19_combout\))) # (\salusrc_IDEX~DUPLICATE_q\ & (!\sinstruction_IDEX[8]~DUPLICATE_q\)))) ) + ( \alu_main|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010010110010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salucontrol_IDEX(2),
	datab => \ALT_INV_salusrc_IDEX~DUPLICATE_q\,
	datac => \ALT_INV_sinstruction_IDEX[8]~DUPLICATE_q\,
	datad => \forward|ALT_INV_Mux23~0_combout\,
	dataf => \mux_alu|ALT_INV_output[8]~19_combout\,
	cin => \alu_main|Add0~30\,
	sumout => \alu_main|Add0~33_sumout\,
	cout => \alu_main|Add0~34\);

-- Location: LABCELL_X77_Y8_N30
\alu_main|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Add0~37_sumout\ = SUM(( \forward|Mux22~0_combout\ ) + ( !salucontrol_IDEX(2) $ (((!\salusrc_IDEX~DUPLICATE_q\ & ((!\mux_alu|output[9]~21_combout\))) # (\salusrc_IDEX~DUPLICATE_q\ & (!\sinstruction_IDEX[9]~DUPLICATE_q\)))) ) + ( 
-- \alu_main|Add0~34\ ))
-- \alu_main|Add0~38\ = CARRY(( \forward|Mux22~0_combout\ ) + ( !salucontrol_IDEX(2) $ (((!\salusrc_IDEX~DUPLICATE_q\ & ((!\mux_alu|output[9]~21_combout\))) # (\salusrc_IDEX~DUPLICATE_q\ & (!\sinstruction_IDEX[9]~DUPLICATE_q\)))) ) + ( \alu_main|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010010110010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salucontrol_IDEX(2),
	datab => \ALT_INV_salusrc_IDEX~DUPLICATE_q\,
	datac => \ALT_INV_sinstruction_IDEX[9]~DUPLICATE_q\,
	datad => \forward|ALT_INV_Mux22~0_combout\,
	dataf => \mux_alu|ALT_INV_output[9]~21_combout\,
	cin => \alu_main|Add0~34\,
	sumout => \alu_main|Add0~37_sumout\,
	cout => \alu_main|Add0~38\);

-- Location: MLABCELL_X82_Y5_N42
\alu_main|Mux26~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux26~1_combout\ = ( salucontrol_IDEX(3) & ( (!salucontrol_IDEX(2)) # (salucontrol_IDEX(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000001111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_salucontrol_IDEX(0),
	datad => ALT_INV_salucontrol_IDEX(2),
	datae => ALT_INV_salucontrol_IDEX(3),
	combout => \alu_main|Mux26~1_combout\);

-- Location: FF_X62_Y12_N20
\reg_file|registers[27][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[27]~27_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[27][27]~q\);

-- Location: FF_X59_Y9_N40
\reg_file|registers[23][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[27]~27_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[23][27]~q\);

-- Location: FF_X62_Y12_N1
\reg_file|registers[31][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[27]~27_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[31][27]~q\);

-- Location: LABCELL_X71_Y8_N42
\reg_file|registers[19][27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[19][27]~feeder_combout\ = ( \mux_jal|output[27]~27_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[27]~27_combout\,
	combout => \reg_file|registers[19][27]~feeder_combout\);

-- Location: FF_X71_Y8_N44
\reg_file|registers[19][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[19][27]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[19][27]~q\);

-- Location: LABCELL_X62_Y12_N27
\sreaddata2_IDEX~300\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~300_combout\ = ( sinstruction_IFID(19) & ( \reg_file|registers[19][27]~q\ & ( (!sinstruction_IFID(18) & (\reg_file|registers[27][27]~q\)) # (sinstruction_IFID(18) & ((\reg_file|registers[31][27]~q\))) ) ) ) # ( !sinstruction_IFID(19) & ( 
-- \reg_file|registers[19][27]~q\ & ( (!sinstruction_IFID(18)) # (\reg_file|registers[23][27]~q\) ) ) ) # ( sinstruction_IFID(19) & ( !\reg_file|registers[19][27]~q\ & ( (!sinstruction_IFID(18) & (\reg_file|registers[27][27]~q\)) # (sinstruction_IFID(18) & 
-- ((\reg_file|registers[31][27]~q\))) ) ) ) # ( !sinstruction_IFID(19) & ( !\reg_file|registers[19][27]~q\ & ( (\reg_file|registers[23][27]~q\ & sinstruction_IFID(18)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011010100000101111111110011111100110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[27][27]~q\,
	datab => \reg_file|ALT_INV_registers[23][27]~q\,
	datac => ALT_INV_sinstruction_IFID(18),
	datad => \reg_file|ALT_INV_registers[31][27]~q\,
	datae => ALT_INV_sinstruction_IFID(19),
	dataf => \reg_file|ALT_INV_registers[19][27]~q\,
	combout => \sreaddata2_IDEX~300_combout\);

-- Location: FF_X68_Y12_N50
\reg_file|registers[26][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[27]~27_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[26][27]~q\);

-- Location: FF_X70_Y12_N17
\reg_file|registers[30][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[27]~27_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[30][27]~q\);

-- Location: LABCELL_X67_Y11_N3
\reg_file|registers[22][27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[22][27]~feeder_combout\ = \mux_jal|output[27]~27_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mux_jal|ALT_INV_output[27]~27_combout\,
	combout => \reg_file|registers[22][27]~feeder_combout\);

-- Location: FF_X67_Y11_N4
\reg_file|registers[22][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[22][27]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[22][27]~q\);

-- Location: LABCELL_X71_Y8_N12
\reg_file|registers[18][27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[18][27]~feeder_combout\ = ( \mux_jal|output[27]~27_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[27]~27_combout\,
	combout => \reg_file|registers[18][27]~feeder_combout\);

-- Location: FF_X71_Y8_N13
\reg_file|registers[18][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[18][27]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[18][27]~q\);

-- Location: LABCELL_X68_Y12_N51
\sreaddata2_IDEX~299\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~299_combout\ = ( sinstruction_IFID(18) & ( \reg_file|registers[18][27]~q\ & ( (!sinstruction_IFID(19) & ((\reg_file|registers[22][27]~q\))) # (sinstruction_IFID(19) & (\reg_file|registers[30][27]~q\)) ) ) ) # ( !sinstruction_IFID(18) & ( 
-- \reg_file|registers[18][27]~q\ & ( (!sinstruction_IFID(19)) # (\reg_file|registers[26][27]~q\) ) ) ) # ( sinstruction_IFID(18) & ( !\reg_file|registers[18][27]~q\ & ( (!sinstruction_IFID(19) & ((\reg_file|registers[22][27]~q\))) # (sinstruction_IFID(19) & 
-- (\reg_file|registers[30][27]~q\)) ) ) ) # ( !sinstruction_IFID(18) & ( !\reg_file|registers[18][27]~q\ & ( (\reg_file|registers[26][27]~q\ & sinstruction_IFID(19)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000000111100111111011101110111010000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[26][27]~q\,
	datab => ALT_INV_sinstruction_IFID(19),
	datac => \reg_file|ALT_INV_registers[30][27]~q\,
	datad => \reg_file|ALT_INV_registers[22][27]~q\,
	datae => ALT_INV_sinstruction_IFID(18),
	dataf => \reg_file|ALT_INV_registers[18][27]~q\,
	combout => \sreaddata2_IDEX~299_combout\);

-- Location: FF_X68_Y12_N26
\reg_file|registers[17][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[27]~27_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[17][27]~q\);

-- Location: LABCELL_X70_Y13_N42
\reg_file|registers[29][27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[29][27]~feeder_combout\ = ( \mux_jal|output[27]~27_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[27]~27_combout\,
	combout => \reg_file|registers[29][27]~feeder_combout\);

-- Location: FF_X70_Y13_N44
\reg_file|registers[29][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[29][27]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[29][27]~q\);

-- Location: LABCELL_X68_Y13_N3
\reg_file|registers[21][27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[21][27]~feeder_combout\ = ( \mux_jal|output[27]~27_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[27]~27_combout\,
	combout => \reg_file|registers[21][27]~feeder_combout\);

-- Location: FF_X68_Y13_N5
\reg_file|registers[21][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[21][27]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[21][27]~q\);

-- Location: LABCELL_X67_Y8_N33
\reg_file|registers[25][27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[25][27]~feeder_combout\ = ( \mux_jal|output[27]~27_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[27]~27_combout\,
	combout => \reg_file|registers[25][27]~feeder_combout\);

-- Location: FF_X67_Y8_N34
\reg_file|registers[25][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[25][27]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[25][27]~q\);

-- Location: LABCELL_X68_Y12_N6
\sreaddata2_IDEX~298\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~298_combout\ = ( \reg_file|registers[21][27]~q\ & ( \reg_file|registers[25][27]~q\ & ( (!sinstruction_IFID(19) & (((\sinstruction_IFID[18]~DUPLICATE_q\)) # (\reg_file|registers[17][27]~q\))) # (sinstruction_IFID(19) & 
-- (((!\sinstruction_IFID[18]~DUPLICATE_q\) # (\reg_file|registers[29][27]~q\)))) ) ) ) # ( !\reg_file|registers[21][27]~q\ & ( \reg_file|registers[25][27]~q\ & ( (!sinstruction_IFID(19) & (\reg_file|registers[17][27]~q\ & 
-- (!\sinstruction_IFID[18]~DUPLICATE_q\))) # (sinstruction_IFID(19) & (((!\sinstruction_IFID[18]~DUPLICATE_q\) # (\reg_file|registers[29][27]~q\)))) ) ) ) # ( \reg_file|registers[21][27]~q\ & ( !\reg_file|registers[25][27]~q\ & ( (!sinstruction_IFID(19) & 
-- (((\sinstruction_IFID[18]~DUPLICATE_q\)) # (\reg_file|registers[17][27]~q\))) # (sinstruction_IFID(19) & (((\sinstruction_IFID[18]~DUPLICATE_q\ & \reg_file|registers[29][27]~q\)))) ) ) ) # ( !\reg_file|registers[21][27]~q\ & ( 
-- !\reg_file|registers[25][27]~q\ & ( (!sinstruction_IFID(19) & (\reg_file|registers[17][27]~q\ & (!\sinstruction_IFID[18]~DUPLICATE_q\))) # (sinstruction_IFID(19) & (((\sinstruction_IFID[18]~DUPLICATE_q\ & \reg_file|registers[29][27]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000011010011000100111101110000011100110111110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[17][27]~q\,
	datab => ALT_INV_sinstruction_IFID(19),
	datac => \ALT_INV_sinstruction_IFID[18]~DUPLICATE_q\,
	datad => \reg_file|ALT_INV_registers[29][27]~q\,
	datae => \reg_file|ALT_INV_registers[21][27]~q\,
	dataf => \reg_file|ALT_INV_registers[25][27]~q\,
	combout => \sreaddata2_IDEX~298_combout\);

-- Location: LABCELL_X70_Y5_N39
\reg_file|registers[24][27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[24][27]~feeder_combout\ = ( \mux_jal|output[27]~27_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[27]~27_combout\,
	combout => \reg_file|registers[24][27]~feeder_combout\);

-- Location: FF_X70_Y5_N41
\reg_file|registers[24][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[24][27]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[24][27]~q\);

-- Location: FF_X67_Y7_N4
\reg_file|registers[28][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[27]~27_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[28][27]~q\);

-- Location: FF_X68_Y12_N38
\reg_file|registers[16][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[27]~27_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[16][27]~q\);

-- Location: FF_X71_Y10_N37
\reg_file|registers[20][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[27]~27_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[20][27]~q\);

-- Location: LABCELL_X68_Y12_N33
\sreaddata2_IDEX~297\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~297_combout\ = ( \reg_file|registers[16][27]~q\ & ( \reg_file|registers[20][27]~q\ & ( (!sinstruction_IFID(19)) # ((!\sinstruction_IFID[18]~DUPLICATE_q\ & (\reg_file|registers[24][27]~q\)) # (\sinstruction_IFID[18]~DUPLICATE_q\ & 
-- ((\reg_file|registers[28][27]~q\)))) ) ) ) # ( !\reg_file|registers[16][27]~q\ & ( \reg_file|registers[20][27]~q\ & ( (!\sinstruction_IFID[18]~DUPLICATE_q\ & (sinstruction_IFID(19) & (\reg_file|registers[24][27]~q\))) # 
-- (\sinstruction_IFID[18]~DUPLICATE_q\ & ((!sinstruction_IFID(19)) # ((\reg_file|registers[28][27]~q\)))) ) ) ) # ( \reg_file|registers[16][27]~q\ & ( !\reg_file|registers[20][27]~q\ & ( (!\sinstruction_IFID[18]~DUPLICATE_q\ & ((!sinstruction_IFID(19)) # 
-- ((\reg_file|registers[24][27]~q\)))) # (\sinstruction_IFID[18]~DUPLICATE_q\ & (sinstruction_IFID(19) & ((\reg_file|registers[28][27]~q\)))) ) ) ) # ( !\reg_file|registers[16][27]~q\ & ( !\reg_file|registers[20][27]~q\ & ( (sinstruction_IFID(19) & 
-- ((!\sinstruction_IFID[18]~DUPLICATE_q\ & (\reg_file|registers[24][27]~q\)) # (\sinstruction_IFID[18]~DUPLICATE_q\ & ((\reg_file|registers[28][27]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IFID[18]~DUPLICATE_q\,
	datab => ALT_INV_sinstruction_IFID(19),
	datac => \reg_file|ALT_INV_registers[24][27]~q\,
	datad => \reg_file|ALT_INV_registers[28][27]~q\,
	datae => \reg_file|ALT_INV_registers[16][27]~q\,
	dataf => \reg_file|ALT_INV_registers[20][27]~q\,
	combout => \sreaddata2_IDEX~297_combout\);

-- Location: LABCELL_X68_Y12_N18
\sreaddata2_IDEX~301\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~301_combout\ = ( sinstruction_IFID(16) & ( \sreaddata2_IDEX~297_combout\ & ( (!sinstruction_IFID(17) & ((\sreaddata2_IDEX~298_combout\))) # (sinstruction_IFID(17) & (\sreaddata2_IDEX~300_combout\)) ) ) ) # ( !sinstruction_IFID(16) & ( 
-- \sreaddata2_IDEX~297_combout\ & ( (!sinstruction_IFID(17)) # (\sreaddata2_IDEX~299_combout\) ) ) ) # ( sinstruction_IFID(16) & ( !\sreaddata2_IDEX~297_combout\ & ( (!sinstruction_IFID(17) & ((\sreaddata2_IDEX~298_combout\))) # (sinstruction_IFID(17) & 
-- (\sreaddata2_IDEX~300_combout\)) ) ) ) # ( !sinstruction_IFID(16) & ( !\sreaddata2_IDEX~297_combout\ & ( (sinstruction_IFID(17) & \sreaddata2_IDEX~299_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000100011011101110101111101011110001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(17),
	datab => \ALT_INV_sreaddata2_IDEX~300_combout\,
	datac => \ALT_INV_sreaddata2_IDEX~299_combout\,
	datad => \ALT_INV_sreaddata2_IDEX~298_combout\,
	datae => ALT_INV_sinstruction_IFID(16),
	dataf => \ALT_INV_sreaddata2_IDEX~297_combout\,
	combout => \sreaddata2_IDEX~301_combout\);

-- Location: FF_X67_Y10_N20
\reg_file|registers[11][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[27]~27_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[11][27]~q\);

-- Location: LABCELL_X61_Y10_N9
\reg_file|registers[8][27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[8][27]~feeder_combout\ = ( \mux_jal|output[27]~27_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[27]~27_combout\,
	combout => \reg_file|registers[8][27]~feeder_combout\);

-- Location: FF_X61_Y10_N10
\reg_file|registers[8][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[8][27]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[8][27]~q\);

-- Location: LABCELL_X67_Y10_N9
\reg_file|registers[9][27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[9][27]~feeder_combout\ = ( \mux_jal|output[27]~27_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[27]~27_combout\,
	combout => \reg_file|registers[9][27]~feeder_combout\);

-- Location: FF_X67_Y10_N11
\reg_file|registers[9][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[9][27]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[9][27]~q\);

-- Location: FF_X67_Y10_N41
\reg_file|registers[10][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[27]~27_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[10][27]~q\);

-- Location: LABCELL_X67_Y10_N33
\sreaddata2_IDEX~302\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~302_combout\ = ( sinstruction_IFID(16) & ( \reg_file|registers[10][27]~q\ & ( (!sinstruction_IFID(17) & ((\reg_file|registers[9][27]~q\))) # (sinstruction_IFID(17) & (\reg_file|registers[11][27]~q\)) ) ) ) # ( !sinstruction_IFID(16) & ( 
-- \reg_file|registers[10][27]~q\ & ( (sinstruction_IFID(17)) # (\reg_file|registers[8][27]~q\) ) ) ) # ( sinstruction_IFID(16) & ( !\reg_file|registers[10][27]~q\ & ( (!sinstruction_IFID(17) & ((\reg_file|registers[9][27]~q\))) # (sinstruction_IFID(17) & 
-- (\reg_file|registers[11][27]~q\)) ) ) ) # ( !sinstruction_IFID(16) & ( !\reg_file|registers[10][27]~q\ & ( (\reg_file|registers[8][27]~q\ & !sinstruction_IFID(17)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000000011110101010100110011111111110000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[11][27]~q\,
	datab => \reg_file|ALT_INV_registers[8][27]~q\,
	datac => \reg_file|ALT_INV_registers[9][27]~q\,
	datad => ALT_INV_sinstruction_IFID(17),
	datae => ALT_INV_sinstruction_IFID(16),
	dataf => \reg_file|ALT_INV_registers[10][27]~q\,
	combout => \sreaddata2_IDEX~302_combout\);

-- Location: FF_X66_Y10_N16
\reg_file|registers[0][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[27]~27_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[0][27]~q\);

-- Location: FF_X65_Y10_N4
\reg_file|registers[2][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[27]~27_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[2][27]~q\);

-- Location: FF_X65_Y10_N20
\reg_file|registers[3][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[27]~27_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[3][27]~q\);

-- Location: MLABCELL_X65_Y10_N45
\sreaddata2_IDEX~303\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~303_combout\ = ( sinstruction_IFID(17) & ( \reg_file|registers[3][27]~q\ & ( (sinstruction_IFID(16)) # (\reg_file|registers[2][27]~q\) ) ) ) # ( !sinstruction_IFID(17) & ( \reg_file|registers[3][27]~q\ & ( (!sinstruction_IFID(16) & 
-- (\reg_file|registers[0][27]~q\)) # (sinstruction_IFID(16) & ((\reg_file|registers[1][27]~q\))) ) ) ) # ( sinstruction_IFID(17) & ( !\reg_file|registers[3][27]~q\ & ( (\reg_file|registers[2][27]~q\ & !sinstruction_IFID(16)) ) ) ) # ( !sinstruction_IFID(17) 
-- & ( !\reg_file|registers[3][27]~q\ & ( (!sinstruction_IFID(16) & (\reg_file|registers[0][27]~q\)) # (sinstruction_IFID(16) & ((\reg_file|registers[1][27]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011000011110000000001010101001100110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[0][27]~q\,
	datab => \reg_file|ALT_INV_registers[1][27]~q\,
	datac => \reg_file|ALT_INV_registers[2][27]~q\,
	datad => ALT_INV_sinstruction_IFID(16),
	datae => ALT_INV_sinstruction_IFID(17),
	dataf => \reg_file|ALT_INV_registers[3][27]~q\,
	combout => \sreaddata2_IDEX~303_combout\);

-- Location: FF_X70_Y6_N14
\reg_file|registers[5][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[27]~27_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[5][27]~q\);

-- Location: FF_X70_Y6_N26
\reg_file|registers[6][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[27]~27_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[6][27]~q\);

-- Location: FF_X70_Y8_N59
\reg_file|registers[4][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[27]~27_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[4][27]~q\);

-- Location: FF_X71_Y6_N32
\reg_file|registers[7][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[27]~27_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[7][27]~q\);

-- Location: LABCELL_X70_Y6_N15
\sreaddata2_IDEX~305\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~305_combout\ = ( \reg_file|registers[4][27]~q\ & ( \reg_file|registers[7][27]~q\ & ( (!sinstruction_IFID(17) & ((!sinstruction_IFID(16)) # ((\reg_file|registers[5][27]~q\)))) # (sinstruction_IFID(17) & (((\reg_file|registers[6][27]~q\)) # 
-- (sinstruction_IFID(16)))) ) ) ) # ( !\reg_file|registers[4][27]~q\ & ( \reg_file|registers[7][27]~q\ & ( (!sinstruction_IFID(17) & (sinstruction_IFID(16) & (\reg_file|registers[5][27]~q\))) # (sinstruction_IFID(17) & (((\reg_file|registers[6][27]~q\)) # 
-- (sinstruction_IFID(16)))) ) ) ) # ( \reg_file|registers[4][27]~q\ & ( !\reg_file|registers[7][27]~q\ & ( (!sinstruction_IFID(17) & ((!sinstruction_IFID(16)) # ((\reg_file|registers[5][27]~q\)))) # (sinstruction_IFID(17) & (!sinstruction_IFID(16) & 
-- ((\reg_file|registers[6][27]~q\)))) ) ) ) # ( !\reg_file|registers[4][27]~q\ & ( !\reg_file|registers[7][27]~q\ & ( (!sinstruction_IFID(17) & (sinstruction_IFID(16) & (\reg_file|registers[5][27]~q\))) # (sinstruction_IFID(17) & (!sinstruction_IFID(16) & 
-- ((\reg_file|registers[6][27]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110100010101100111000010011010101111001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(17),
	datab => ALT_INV_sinstruction_IFID(16),
	datac => \reg_file|ALT_INV_registers[5][27]~q\,
	datad => \reg_file|ALT_INV_registers[6][27]~q\,
	datae => \reg_file|ALT_INV_registers[4][27]~q\,
	dataf => \reg_file|ALT_INV_registers[7][27]~q\,
	combout => \sreaddata2_IDEX~305_combout\);

-- Location: FF_X62_Y10_N26
\reg_file|registers[15][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[27]~27_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[15][27]~q\);

-- Location: FF_X62_Y10_N59
\reg_file|registers[14][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[27]~27_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[14][27]~q\);

-- Location: FF_X62_Y10_N41
\reg_file|registers[12][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[27]~27_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[12][27]~q\);

-- Location: LABCELL_X61_Y9_N9
\reg_file|registers[13][27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[13][27]~feeder_combout\ = ( \mux_jal|output[27]~27_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[27]~27_combout\,
	combout => \reg_file|registers[13][27]~feeder_combout\);

-- Location: FF_X61_Y9_N11
\reg_file|registers[13][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[13][27]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[13][27]~q\);

-- Location: LABCELL_X62_Y10_N54
\sreaddata2_IDEX~304\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~304_combout\ = ( sinstruction_IFID(16) & ( \reg_file|registers[13][27]~q\ & ( (!sinstruction_IFID(17)) # (\reg_file|registers[15][27]~q\) ) ) ) # ( !sinstruction_IFID(16) & ( \reg_file|registers[13][27]~q\ & ( (!sinstruction_IFID(17) & 
-- ((\reg_file|registers[12][27]~q\))) # (sinstruction_IFID(17) & (\reg_file|registers[14][27]~q\)) ) ) ) # ( sinstruction_IFID(16) & ( !\reg_file|registers[13][27]~q\ & ( (\reg_file|registers[15][27]~q\ & sinstruction_IFID(17)) ) ) ) # ( 
-- !sinstruction_IFID(16) & ( !\reg_file|registers[13][27]~q\ & ( (!sinstruction_IFID(17) & ((\reg_file|registers[12][27]~q\))) # (sinstruction_IFID(17) & (\reg_file|registers[14][27]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000001010000010100000011111100111111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[15][27]~q\,
	datab => \reg_file|ALT_INV_registers[14][27]~q\,
	datac => ALT_INV_sinstruction_IFID(17),
	datad => \reg_file|ALT_INV_registers[12][27]~q\,
	datae => ALT_INV_sinstruction_IFID(16),
	dataf => \reg_file|ALT_INV_registers[13][27]~q\,
	combout => \sreaddata2_IDEX~304_combout\);

-- Location: LABCELL_X67_Y10_N18
\sreaddata2_IDEX~306\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~306_combout\ = ( \sreaddata2_IDEX~305_combout\ & ( \sreaddata2_IDEX~304_combout\ & ( ((!sinstruction_IFID(19) & ((\sreaddata2_IDEX~303_combout\))) # (sinstruction_IFID(19) & (\sreaddata2_IDEX~302_combout\))) # (sinstruction_IFID(18)) ) ) 
-- ) # ( !\sreaddata2_IDEX~305_combout\ & ( \sreaddata2_IDEX~304_combout\ & ( (!sinstruction_IFID(19) & (!sinstruction_IFID(18) & ((\sreaddata2_IDEX~303_combout\)))) # (sinstruction_IFID(19) & (((\sreaddata2_IDEX~302_combout\)) # (sinstruction_IFID(18)))) ) 
-- ) ) # ( \sreaddata2_IDEX~305_combout\ & ( !\sreaddata2_IDEX~304_combout\ & ( (!sinstruction_IFID(19) & (((\sreaddata2_IDEX~303_combout\)) # (sinstruction_IFID(18)))) # (sinstruction_IFID(19) & (!sinstruction_IFID(18) & (\sreaddata2_IDEX~302_combout\))) ) 
-- ) ) # ( !\sreaddata2_IDEX~305_combout\ & ( !\sreaddata2_IDEX~304_combout\ & ( (!sinstruction_IFID(18) & ((!sinstruction_IFID(19) & ((\sreaddata2_IDEX~303_combout\))) # (sinstruction_IFID(19) & (\sreaddata2_IDEX~302_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001001101010111000010101100111010011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(19),
	datab => ALT_INV_sinstruction_IFID(18),
	datac => \ALT_INV_sreaddata2_IDEX~302_combout\,
	datad => \ALT_INV_sreaddata2_IDEX~303_combout\,
	datae => \ALT_INV_sreaddata2_IDEX~305_combout\,
	dataf => \ALT_INV_sreaddata2_IDEX~304_combout\,
	combout => \sreaddata2_IDEX~306_combout\);

-- Location: LABCELL_X67_Y12_N24
\sreaddata2_IDEX~307\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~307_combout\ = ( \sreaddata2_IDEX~306_combout\ & ( (!sinstruction_IFID(20)) # (\sreaddata2_IDEX~301_combout\) ) ) # ( !\sreaddata2_IDEX~306_combout\ & ( (\sreaddata2_IDEX~301_combout\ & sinstruction_IFID(20)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011111100111111001100000011000000111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_sreaddata2_IDEX~301_combout\,
	datac => ALT_INV_sinstruction_IFID(20),
	datae => \ALT_INV_sreaddata2_IDEX~306_combout\,
	combout => \sreaddata2_IDEX~307_combout\);

-- Location: FF_X67_Y12_N25
\sreaddata2_IDEX[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sreaddata2_IDEX~307_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata2_IDEX(27));

-- Location: LABCELL_X73_Y8_N18
\mux_alu|output[27]~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_alu|output[27]~50_combout\ = ( !\forward|rd2_out[0]~2_combout\ & ( \mux_alu|output[17]~1_combout\ & ( (!\salusrc_IDEX~DUPLICATE_q\ & sreaddata2_IDEX(27)) ) ) ) # ( \forward|rd2_out[0]~2_combout\ & ( !\mux_alu|output[17]~1_combout\ & ( 
-- (!\salusrc_IDEX~DUPLICATE_q\ & \mux_jal|output[27]~27_combout\) ) ) ) # ( !\forward|rd2_out[0]~2_combout\ & ( !\mux_alu|output[17]~1_combout\ & ( (salumainresult_EXMEM(27) & !\salusrc_IDEX~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100000011000000110000000000110011000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salumainresult_EXMEM(27),
	datab => \ALT_INV_salusrc_IDEX~DUPLICATE_q\,
	datac => \mux_jal|ALT_INV_output[27]~27_combout\,
	datad => ALT_INV_sreaddata2_IDEX(27),
	datae => \forward|ALT_INV_rd2_out[0]~2_combout\,
	dataf => \mux_alu|ALT_INV_output[17]~1_combout\,
	combout => \mux_alu|output[27]~50_combout\);

-- Location: LABCELL_X73_Y8_N39
\forward|Mux4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux4~1_combout\ = ( \mux_jal|output[27]~27_combout\ & ( (salumainresult_EXMEM(27)) # (\forward|rd1_out[0]~2_combout\) ) ) # ( !\mux_jal|output[27]~27_combout\ & ( (!\forward|rd1_out[0]~2_combout\ & salumainresult_EXMEM(27)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_rd1_out[0]~2_combout\,
	datad => ALT_INV_salumainresult_EXMEM(27),
	dataf => \mux_jal|ALT_INV_output[27]~27_combout\,
	combout => \forward|Mux4~1_combout\);

-- Location: FF_X79_Y9_N22
\sreaddata1_EXMEM[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => sreaddata1_IDEX(26),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata1_EXMEM(26));

-- Location: FF_X80_Y11_N35
\sinstruction_EXMEM[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => sinstruction_IDEX(24),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_EXMEM(24));

-- Location: FF_X70_Y8_N32
\reg_file|registers[4][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[25]~25_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[4][25]~q\);

-- Location: FF_X72_Y6_N25
\reg_file|registers[6][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[25]~25_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[6][25]~q\);

-- Location: MLABCELL_X72_Y6_N36
\reg_file|registers[7][25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[7][25]~feeder_combout\ = ( \mux_jal|output[25]~25_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[25]~25_combout\,
	combout => \reg_file|registers[7][25]~feeder_combout\);

-- Location: FF_X72_Y6_N38
\reg_file|registers[7][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[7][25]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[7][25]~q\);

-- Location: FF_X70_Y6_N32
\reg_file|registers[5][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[25]~25_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[5][25]~q\);

-- Location: MLABCELL_X72_Y6_N48
\sreaddata1_IDEX~283\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~283_combout\ = ( \reg_file|registers[7][25]~q\ & ( \reg_file|registers[5][25]~q\ & ( ((!sinstruction_IFID(22) & (\reg_file|registers[4][25]~q\)) # (sinstruction_IFID(22) & ((\reg_file|registers[6][25]~q\)))) # 
-- (\sinstruction_IFID[21]~DUPLICATE_q\) ) ) ) # ( !\reg_file|registers[7][25]~q\ & ( \reg_file|registers[5][25]~q\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & ((!sinstruction_IFID(22) & (\reg_file|registers[4][25]~q\)) # (sinstruction_IFID(22) & 
-- ((\reg_file|registers[6][25]~q\))))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & (((!sinstruction_IFID(22))))) ) ) ) # ( \reg_file|registers[7][25]~q\ & ( !\reg_file|registers[5][25]~q\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & ((!sinstruction_IFID(22) & 
-- (\reg_file|registers[4][25]~q\)) # (sinstruction_IFID(22) & ((\reg_file|registers[6][25]~q\))))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & (((sinstruction_IFID(22))))) ) ) ) # ( !\reg_file|registers[7][25]~q\ & ( !\reg_file|registers[5][25]~q\ & ( 
-- (!\sinstruction_IFID[21]~DUPLICATE_q\ & ((!sinstruction_IFID(22) & (\reg_file|registers[4][25]~q\)) # (sinstruction_IFID(22) & ((\reg_file|registers[6][25]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010001001010010111101110000011110100111010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	datab => \reg_file|ALT_INV_registers[4][25]~q\,
	datac => ALT_INV_sinstruction_IFID(22),
	datad => \reg_file|ALT_INV_registers[6][25]~q\,
	datae => \reg_file|ALT_INV_registers[7][25]~q\,
	dataf => \reg_file|ALT_INV_registers[5][25]~q\,
	combout => \sreaddata1_IDEX~283_combout\);

-- Location: FF_X64_Y7_N44
\reg_file|registers[10][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[25]~25_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[10][25]~q\);

-- Location: FF_X64_Y7_N1
\reg_file|registers[9][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[25]~25_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[9][25]~q\);

-- Location: FF_X64_Y7_N50
\reg_file|registers[11][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[25]~25_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[11][25]~q\);

-- Location: LABCELL_X60_Y7_N48
\reg_file|registers[8][25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[8][25]~feeder_combout\ = ( \mux_jal|output[25]~25_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[25]~25_combout\,
	combout => \reg_file|registers[8][25]~feeder_combout\);

-- Location: FF_X60_Y7_N49
\reg_file|registers[8][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[8][25]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[8][25]~q\);

-- Location: LABCELL_X64_Y7_N51
\sreaddata1_IDEX~280\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~280_combout\ = ( \reg_file|registers[8][25]~q\ & ( \sinstruction_IFID[21]~DUPLICATE_q\ & ( (!sinstruction_IFID(22) & (\reg_file|registers[9][25]~q\)) # (sinstruction_IFID(22) & ((\reg_file|registers[11][25]~q\))) ) ) ) # ( 
-- !\reg_file|registers[8][25]~q\ & ( \sinstruction_IFID[21]~DUPLICATE_q\ & ( (!sinstruction_IFID(22) & (\reg_file|registers[9][25]~q\)) # (sinstruction_IFID(22) & ((\reg_file|registers[11][25]~q\))) ) ) ) # ( \reg_file|registers[8][25]~q\ & ( 
-- !\sinstruction_IFID[21]~DUPLICATE_q\ & ( (!sinstruction_IFID(22)) # (\reg_file|registers[10][25]~q\) ) ) ) # ( !\reg_file|registers[8][25]~q\ & ( !\sinstruction_IFID[21]~DUPLICATE_q\ & ( (sinstruction_IFID(22) & \reg_file|registers[10][25]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001101110111011101100001010010111110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(22),
	datab => \reg_file|ALT_INV_registers[10][25]~q\,
	datac => \reg_file|ALT_INV_registers[9][25]~q\,
	datad => \reg_file|ALT_INV_registers[11][25]~q\,
	datae => \reg_file|ALT_INV_registers[8][25]~q\,
	dataf => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	combout => \sreaddata1_IDEX~280_combout\);

-- Location: LABCELL_X60_Y8_N42
\reg_file|registers[13][25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[13][25]~feeder_combout\ = ( \mux_jal|output[25]~25_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[25]~25_combout\,
	combout => \reg_file|registers[13][25]~feeder_combout\);

-- Location: FF_X60_Y8_N44
\reg_file|registers[13][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[13][25]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[13][25]~q\);

-- Location: FF_X60_Y8_N38
\reg_file|registers[14][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[25]~25_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[14][25]~q\);

-- Location: LABCELL_X63_Y9_N15
\reg_file|registers[12][25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[12][25]~feeder_combout\ = ( \mux_jal|output[25]~25_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[25]~25_combout\,
	combout => \reg_file|registers[12][25]~feeder_combout\);

-- Location: FF_X63_Y9_N17
\reg_file|registers[12][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[12][25]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[12][25]~q\);

-- Location: LABCELL_X60_Y8_N9
\sreaddata1_IDEX~282\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~282_combout\ = ( \reg_file|registers[14][25]~q\ & ( \reg_file|registers[12][25]~q\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\) # ((!sinstruction_IFID(22) & (\reg_file|registers[13][25]~q\)) # (sinstruction_IFID(22) & 
-- ((\reg_file|registers[15][25]~q\)))) ) ) ) # ( !\reg_file|registers[14][25]~q\ & ( \reg_file|registers[12][25]~q\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & (((!sinstruction_IFID(22))))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & ((!sinstruction_IFID(22) & 
-- (\reg_file|registers[13][25]~q\)) # (sinstruction_IFID(22) & ((\reg_file|registers[15][25]~q\))))) ) ) ) # ( \reg_file|registers[14][25]~q\ & ( !\reg_file|registers[12][25]~q\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & (((sinstruction_IFID(22))))) # 
-- (\sinstruction_IFID[21]~DUPLICATE_q\ & ((!sinstruction_IFID(22) & (\reg_file|registers[13][25]~q\)) # (sinstruction_IFID(22) & ((\reg_file|registers[15][25]~q\))))) ) ) ) # ( !\reg_file|registers[14][25]~q\ & ( !\reg_file|registers[12][25]~q\ & ( 
-- (\sinstruction_IFID[21]~DUPLICATE_q\ & ((!sinstruction_IFID(22) & (\reg_file|registers[13][25]~q\)) # (sinstruction_IFID(22) & ((\reg_file|registers[15][25]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010101000110100001111110110000101101011011101010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	datab => \reg_file|ALT_INV_registers[13][25]~q\,
	datac => ALT_INV_sinstruction_IFID(22),
	datad => \reg_file|ALT_INV_registers[15][25]~q\,
	datae => \reg_file|ALT_INV_registers[14][25]~q\,
	dataf => \reg_file|ALT_INV_registers[12][25]~q\,
	combout => \sreaddata1_IDEX~282_combout\);

-- Location: FF_X65_Y11_N35
\reg_file|registers[2][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[25]~25_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[2][25]~q\);

-- Location: FF_X65_Y11_N37
\reg_file|registers[3][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[25]~25_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[3][25]~q\);

-- Location: FF_X65_Y9_N19
\reg_file|registers[0][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[25]~25_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[0][25]~q\);

-- Location: FF_X65_Y11_N53
\reg_file|registers[1][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[25]~25_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[1][25]~q\);

-- Location: MLABCELL_X65_Y11_N21
\sreaddata1_IDEX~281\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~281_combout\ = ( sinstruction_IFID(22) & ( \sinstruction_IFID[21]~DUPLICATE_q\ & ( \reg_file|registers[3][25]~q\ ) ) ) # ( !sinstruction_IFID(22) & ( \sinstruction_IFID[21]~DUPLICATE_q\ & ( \reg_file|registers[1][25]~q\ ) ) ) # ( 
-- sinstruction_IFID(22) & ( !\sinstruction_IFID[21]~DUPLICATE_q\ & ( \reg_file|registers[2][25]~q\ ) ) ) # ( !sinstruction_IFID(22) & ( !\sinstruction_IFID[21]~DUPLICATE_q\ & ( \reg_file|registers[0][25]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[2][25]~q\,
	datab => \reg_file|ALT_INV_registers[3][25]~q\,
	datac => \reg_file|ALT_INV_registers[0][25]~q\,
	datad => \reg_file|ALT_INV_registers[1][25]~q\,
	datae => ALT_INV_sinstruction_IFID(22),
	dataf => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	combout => \sreaddata1_IDEX~281_combout\);

-- Location: MLABCELL_X72_Y6_N27
\sreaddata1_IDEX~284\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~284_combout\ = ( \sreaddata1_IDEX~281_combout\ & ( sinstruction_IFID(23) & ( (!\sinstruction_IFID[24]~DUPLICATE_q\ & (\sreaddata1_IDEX~283_combout\)) # (\sinstruction_IFID[24]~DUPLICATE_q\ & ((\sreaddata1_IDEX~282_combout\))) ) ) ) # ( 
-- !\sreaddata1_IDEX~281_combout\ & ( sinstruction_IFID(23) & ( (!\sinstruction_IFID[24]~DUPLICATE_q\ & (\sreaddata1_IDEX~283_combout\)) # (\sinstruction_IFID[24]~DUPLICATE_q\ & ((\sreaddata1_IDEX~282_combout\))) ) ) ) # ( \sreaddata1_IDEX~281_combout\ & ( 
-- !sinstruction_IFID(23) & ( (!\sinstruction_IFID[24]~DUPLICATE_q\) # (\sreaddata1_IDEX~280_combout\) ) ) ) # ( !\sreaddata1_IDEX~281_combout\ & ( !sinstruction_IFID(23) & ( (\sreaddata1_IDEX~280_combout\ & \sinstruction_IFID[24]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011111111110011001101010101000011110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sreaddata1_IDEX~283_combout\,
	datab => \ALT_INV_sreaddata1_IDEX~280_combout\,
	datac => \ALT_INV_sreaddata1_IDEX~282_combout\,
	datad => \ALT_INV_sinstruction_IFID[24]~DUPLICATE_q\,
	datae => \ALT_INV_sreaddata1_IDEX~281_combout\,
	dataf => ALT_INV_sinstruction_IFID(23),
	combout => \sreaddata1_IDEX~284_combout\);

-- Location: FF_X67_Y8_N2
\reg_file|registers[17][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[25]~25_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[17][25]~q\);

-- Location: FF_X67_Y9_N19
\reg_file|registers[21][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[25]~25_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[21][25]~q\);

-- Location: FF_X67_Y8_N43
\reg_file|registers[25][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[25]~25_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[25][25]~q\);

-- Location: FF_X70_Y10_N22
\reg_file|registers[29][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[25]~25_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[29][25]~q\);

-- Location: LABCELL_X68_Y8_N0
\sreaddata1_IDEX~276\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~276_combout\ = ( \reg_file|registers[25][25]~q\ & ( \reg_file|registers[29][25]~q\ & ( ((!sinstruction_IFID(23) & (\reg_file|registers[17][25]~q\)) # (sinstruction_IFID(23) & ((\reg_file|registers[21][25]~q\)))) # 
-- (\sinstruction_IFID[24]~DUPLICATE_q\) ) ) ) # ( !\reg_file|registers[25][25]~q\ & ( \reg_file|registers[29][25]~q\ & ( (!sinstruction_IFID(23) & (!\sinstruction_IFID[24]~DUPLICATE_q\ & (\reg_file|registers[17][25]~q\))) # (sinstruction_IFID(23) & 
-- (((\reg_file|registers[21][25]~q\)) # (\sinstruction_IFID[24]~DUPLICATE_q\))) ) ) ) # ( \reg_file|registers[25][25]~q\ & ( !\reg_file|registers[29][25]~q\ & ( (!sinstruction_IFID(23) & (((\reg_file|registers[17][25]~q\)) # 
-- (\sinstruction_IFID[24]~DUPLICATE_q\))) # (sinstruction_IFID(23) & (!\sinstruction_IFID[24]~DUPLICATE_q\ & ((\reg_file|registers[21][25]~q\)))) ) ) ) # ( !\reg_file|registers[25][25]~q\ & ( !\reg_file|registers[29][25]~q\ & ( 
-- (!\sinstruction_IFID[24]~DUPLICATE_q\ & ((!sinstruction_IFID(23) & (\reg_file|registers[17][25]~q\)) # (sinstruction_IFID(23) & ((\reg_file|registers[21][25]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100001010100110111000011001010111010011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(23),
	datab => \ALT_INV_sinstruction_IFID[24]~DUPLICATE_q\,
	datac => \reg_file|ALT_INV_registers[17][25]~q\,
	datad => \reg_file|ALT_INV_registers[21][25]~q\,
	datae => \reg_file|ALT_INV_registers[25][25]~q\,
	dataf => \reg_file|ALT_INV_registers[29][25]~q\,
	combout => \sreaddata1_IDEX~276_combout\);

-- Location: FF_X66_Y6_N35
\reg_file|registers[20][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[25]~25_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[20][25]~q\);

-- Location: LABCELL_X66_Y6_N36
\reg_file|registers[28][25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[28][25]~feeder_combout\ = ( \mux_jal|output[25]~25_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[25]~25_combout\,
	combout => \reg_file|registers[28][25]~feeder_combout\);

-- Location: FF_X66_Y6_N38
\reg_file|registers[28][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[28][25]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[28][25]~q\);

-- Location: FF_X66_Y6_N14
\reg_file|registers[16][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[25]~25_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[16][25]~q\);

-- Location: FF_X70_Y5_N2
\reg_file|registers[24][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[25]~25_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[24][25]~q\);

-- Location: LABCELL_X66_Y6_N30
\sreaddata1_IDEX~275\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~275_combout\ = ( sinstruction_IFID(24) & ( \reg_file|registers[24][25]~q\ & ( (!sinstruction_IFID(23)) # (\reg_file|registers[28][25]~q\) ) ) ) # ( !sinstruction_IFID(24) & ( \reg_file|registers[24][25]~q\ & ( (!sinstruction_IFID(23) & 
-- ((\reg_file|registers[16][25]~q\))) # (sinstruction_IFID(23) & (\reg_file|registers[20][25]~q\)) ) ) ) # ( sinstruction_IFID(24) & ( !\reg_file|registers[24][25]~q\ & ( (sinstruction_IFID(23) & \reg_file|registers[28][25]~q\) ) ) ) # ( 
-- !sinstruction_IFID(24) & ( !\reg_file|registers[24][25]~q\ & ( (!sinstruction_IFID(23) & ((\reg_file|registers[16][25]~q\))) # (sinstruction_IFID(23) & (\reg_file|registers[20][25]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111011101000000110000001100010001110111011100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[20][25]~q\,
	datab => ALT_INV_sinstruction_IFID(23),
	datac => \reg_file|ALT_INV_registers[28][25]~q\,
	datad => \reg_file|ALT_INV_registers[16][25]~q\,
	datae => ALT_INV_sinstruction_IFID(24),
	dataf => \reg_file|ALT_INV_registers[24][25]~q\,
	combout => \sreaddata1_IDEX~275_combout\);

-- Location: FF_X67_Y11_N35
\reg_file|registers[22][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[25]~25_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[22][25]~q\);

-- Location: FF_X70_Y11_N19
\reg_file|registers[18][25]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[25]~25_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[18][25]~DUPLICATE_q\);

-- Location: LABCELL_X71_Y11_N12
\reg_file|registers[30][25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[30][25]~feeder_combout\ = ( \mux_jal|output[25]~25_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[25]~25_combout\,
	combout => \reg_file|registers[30][25]~feeder_combout\);

-- Location: FF_X71_Y11_N14
\reg_file|registers[30][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[30][25]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[30][25]~q\);

-- Location: LABCELL_X71_Y11_N30
\reg_file|registers[26][25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[26][25]~feeder_combout\ = ( \mux_jal|output[25]~25_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[25]~25_combout\,
	combout => \reg_file|registers[26][25]~feeder_combout\);

-- Location: FF_X71_Y11_N32
\reg_file|registers[26][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[26][25]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[26][25]~q\);

-- Location: LABCELL_X71_Y11_N54
\sreaddata1_IDEX~277\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~277_combout\ = ( \sinstruction_IFID[24]~DUPLICATE_q\ & ( \reg_file|registers[26][25]~q\ & ( (!sinstruction_IFID(23)) # (\reg_file|registers[30][25]~q\) ) ) ) # ( !\sinstruction_IFID[24]~DUPLICATE_q\ & ( \reg_file|registers[26][25]~q\ & ( 
-- (!sinstruction_IFID(23) & ((\reg_file|registers[18][25]~DUPLICATE_q\))) # (sinstruction_IFID(23) & (\reg_file|registers[22][25]~q\)) ) ) ) # ( \sinstruction_IFID[24]~DUPLICATE_q\ & ( !\reg_file|registers[26][25]~q\ & ( (sinstruction_IFID(23) & 
-- \reg_file|registers[30][25]~q\) ) ) ) # ( !\sinstruction_IFID[24]~DUPLICATE_q\ & ( !\reg_file|registers[26][25]~q\ & ( (!sinstruction_IFID(23) & ((\reg_file|registers[18][25]~DUPLICATE_q\))) # (sinstruction_IFID(23) & (\reg_file|registers[22][25]~q\)) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101000000000000111100110101001101011111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[22][25]~q\,
	datab => \reg_file|ALT_INV_registers[18][25]~DUPLICATE_q\,
	datac => ALT_INV_sinstruction_IFID(23),
	datad => \reg_file|ALT_INV_registers[30][25]~q\,
	datae => \ALT_INV_sinstruction_IFID[24]~DUPLICATE_q\,
	dataf => \reg_file|ALT_INV_registers[26][25]~q\,
	combout => \sreaddata1_IDEX~277_combout\);

-- Location: FF_X64_Y13_N8
\reg_file|registers[27][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[25]~25_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[27][25]~q\);

-- Location: FF_X64_Y13_N44
\reg_file|registers[19][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[25]~25_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[19][25]~q\);

-- Location: FF_X64_Y13_N38
\reg_file|registers[31][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[25]~25_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[31][25]~q\);

-- Location: MLABCELL_X59_Y9_N48
\reg_file|registers[23][25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[23][25]~feeder_combout\ = ( \mux_jal|output[25]~25_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[25]~25_combout\,
	combout => \reg_file|registers[23][25]~feeder_combout\);

-- Location: FF_X59_Y9_N49
\reg_file|registers[23][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[23][25]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[23][25]~q\);

-- Location: LABCELL_X64_Y13_N45
\sreaddata1_IDEX~278\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~278_combout\ = ( \reg_file|registers[31][25]~q\ & ( \reg_file|registers[23][25]~q\ & ( ((!\sinstruction_IFID[24]~DUPLICATE_q\ & ((\reg_file|registers[19][25]~q\))) # (\sinstruction_IFID[24]~DUPLICATE_q\ & 
-- (\reg_file|registers[27][25]~q\))) # (sinstruction_IFID(23)) ) ) ) # ( !\reg_file|registers[31][25]~q\ & ( \reg_file|registers[23][25]~q\ & ( (!\sinstruction_IFID[24]~DUPLICATE_q\ & (((sinstruction_IFID(23)) # (\reg_file|registers[19][25]~q\)))) # 
-- (\sinstruction_IFID[24]~DUPLICATE_q\ & (\reg_file|registers[27][25]~q\ & ((!sinstruction_IFID(23))))) ) ) ) # ( \reg_file|registers[31][25]~q\ & ( !\reg_file|registers[23][25]~q\ & ( (!\sinstruction_IFID[24]~DUPLICATE_q\ & 
-- (((\reg_file|registers[19][25]~q\ & !sinstruction_IFID(23))))) # (\sinstruction_IFID[24]~DUPLICATE_q\ & (((sinstruction_IFID(23))) # (\reg_file|registers[27][25]~q\))) ) ) ) # ( !\reg_file|registers[31][25]~q\ & ( !\reg_file|registers[23][25]~q\ & ( 
-- (!sinstruction_IFID(23) & ((!\sinstruction_IFID[24]~DUPLICATE_q\ & ((\reg_file|registers[19][25]~q\))) # (\sinstruction_IFID[24]~DUPLICATE_q\ & (\reg_file|registers[27][25]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100000000000110110101010100011011101010100001101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IFID[24]~DUPLICATE_q\,
	datab => \reg_file|ALT_INV_registers[27][25]~q\,
	datac => \reg_file|ALT_INV_registers[19][25]~q\,
	datad => ALT_INV_sinstruction_IFID(23),
	datae => \reg_file|ALT_INV_registers[31][25]~q\,
	dataf => \reg_file|ALT_INV_registers[23][25]~q\,
	combout => \sreaddata1_IDEX~278_combout\);

-- Location: MLABCELL_X72_Y6_N18
\sreaddata1_IDEX~279\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~279_combout\ = ( sinstruction_IFID(22) & ( \sreaddata1_IDEX~278_combout\ & ( (\sreaddata1_IDEX~277_combout\) # (\sinstruction_IFID[21]~DUPLICATE_q\) ) ) ) # ( !sinstruction_IFID(22) & ( \sreaddata1_IDEX~278_combout\ & ( 
-- (!\sinstruction_IFID[21]~DUPLICATE_q\ & ((\sreaddata1_IDEX~275_combout\))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & (\sreaddata1_IDEX~276_combout\)) ) ) ) # ( sinstruction_IFID(22) & ( !\sreaddata1_IDEX~278_combout\ & ( 
-- (!\sinstruction_IFID[21]~DUPLICATE_q\ & \sreaddata1_IDEX~277_combout\) ) ) ) # ( !sinstruction_IFID(22) & ( !\sreaddata1_IDEX~278_combout\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & ((\sreaddata1_IDEX~275_combout\))) # 
-- (\sinstruction_IFID[21]~DUPLICATE_q\ & (\sreaddata1_IDEX~276_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000000001010101000011011000110110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	datab => \ALT_INV_sreaddata1_IDEX~276_combout\,
	datac => \ALT_INV_sreaddata1_IDEX~275_combout\,
	datad => \ALT_INV_sreaddata1_IDEX~277_combout\,
	datae => ALT_INV_sinstruction_IFID(22),
	dataf => \ALT_INV_sreaddata1_IDEX~278_combout\,
	combout => \sreaddata1_IDEX~279_combout\);

-- Location: MLABCELL_X72_Y6_N0
\sreaddata1_IDEX~285\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~285_combout\ = ( \sreaddata1_IDEX~284_combout\ & ( \sreaddata1_IDEX~279_combout\ ) ) # ( !\sreaddata1_IDEX~284_combout\ & ( \sreaddata1_IDEX~279_combout\ & ( sinstruction_IFID(25) ) ) ) # ( \sreaddata1_IDEX~284_combout\ & ( 
-- !\sreaddata1_IDEX~279_combout\ & ( !sinstruction_IFID(25) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000110011001100111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_sinstruction_IFID(25),
	datae => \ALT_INV_sreaddata1_IDEX~284_combout\,
	dataf => \ALT_INV_sreaddata1_IDEX~279_combout\,
	combout => \sreaddata1_IDEX~285_combout\);

-- Location: FF_X72_Y6_N1
\sreaddata1_IDEX[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sreaddata1_IDEX~285_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata1_IDEX(25));

-- Location: FF_X77_Y7_N37
\sreaddata1_EXMEM[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => sreaddata1_IDEX(25),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata1_EXMEM(25));

-- Location: FF_X79_Y11_N13
\sinstruction_EXMEM[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => sinstruction_IDEX(23),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_EXMEM(23));

-- Location: FF_X72_Y10_N19
\smemtoreg_MEMWB~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \smemtoreg_MEMWB~feeder_combout\,
	sclr => \process_8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \smemtoreg_MEMWB~DUPLICATE_q\);

-- Location: FF_X82_Y11_N1
\spc_EXMEM[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_IDEX(24),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_EXMEM(24));

-- Location: LABCELL_X75_Y11_N24
\spc_MEMWB[24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \spc_MEMWB[24]~feeder_combout\ = ( spc_EXMEM(24) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_spc_EXMEM(24),
	combout => \spc_MEMWB[24]~feeder_combout\);

-- Location: FF_X75_Y11_N25
\spc_MEMWB[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \spc_MEMWB[24]~feeder_combout\,
	sclr => \process_8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_MEMWB(24));

-- Location: FF_X81_Y12_N7
\spc_IDEX[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_IFID(12),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_IDEX(12));

-- Location: FF_X80_Y12_N52
\sinstruction_EXMEM[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \sinstruction_IDEX[9]~DUPLICATE_q\,
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_EXMEM(9));

-- Location: FF_X80_Y12_N49
\sinstruction_EXMEM[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \sinstruction_IDEX[8]~DUPLICATE_q\,
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_EXMEM(8));

-- Location: FF_X77_Y12_N16
\sreaddata1_EXMEM[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => sreaddata1_IDEX(9),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata1_EXMEM(9));

-- Location: FF_X80_Y12_N5
\sinstruction_EXMEM[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => sinstruction_IDEX(7),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_EXMEM(7));

-- Location: FF_X59_Y8_N14
\reg_file|registers[3][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[3][8]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[3][8]~q\);

-- Location: MLABCELL_X59_Y8_N36
\sreaddata1_IDEX~94\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~94_combout\ = ( \reg_file|registers[2][8]~q\ & ( \reg_file|registers[0][8]~q\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\) # ((!sinstruction_IFID(22) & (\reg_file|registers[1][8]~q\)) # (sinstruction_IFID(22) & 
-- ((\reg_file|registers[3][8]~q\)))) ) ) ) # ( !\reg_file|registers[2][8]~q\ & ( \reg_file|registers[0][8]~q\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & (((!sinstruction_IFID(22))))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & ((!sinstruction_IFID(22) & 
-- (\reg_file|registers[1][8]~q\)) # (sinstruction_IFID(22) & ((\reg_file|registers[3][8]~q\))))) ) ) ) # ( \reg_file|registers[2][8]~q\ & ( !\reg_file|registers[0][8]~q\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & (((sinstruction_IFID(22))))) # 
-- (\sinstruction_IFID[21]~DUPLICATE_q\ & ((!sinstruction_IFID(22) & (\reg_file|registers[1][8]~q\)) # (sinstruction_IFID(22) & ((\reg_file|registers[3][8]~q\))))) ) ) ) # ( !\reg_file|registers[2][8]~q\ & ( !\reg_file|registers[0][8]~q\ & ( 
-- (\sinstruction_IFID[21]~DUPLICATE_q\ & ((!sinstruction_IFID(22) & (\reg_file|registers[1][8]~q\)) # (sinstruction_IFID(22) & ((\reg_file|registers[3][8]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010101000110100001111110110000101101011011101010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	datab => \reg_file|ALT_INV_registers[1][8]~q\,
	datac => ALT_INV_sinstruction_IFID(22),
	datad => \reg_file|ALT_INV_registers[3][8]~q\,
	datae => \reg_file|ALT_INV_registers[2][8]~q\,
	dataf => \reg_file|ALT_INV_registers[0][8]~q\,
	combout => \sreaddata1_IDEX~94_combout\);

-- Location: FF_X63_Y9_N35
\reg_file|registers[12][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[12][8]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[12][8]~q\);

-- Location: LABCELL_X63_Y9_N39
\sreaddata1_IDEX~95\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~95_combout\ = ( sinstruction_IFID(22) & ( \reg_file|registers[15][8]~q\ & ( (\sinstruction_IFID[21]~DUPLICATE_q\) # (\reg_file|registers[14][8]~q\) ) ) ) # ( !sinstruction_IFID(22) & ( \reg_file|registers[15][8]~q\ & ( 
-- (!\sinstruction_IFID[21]~DUPLICATE_q\ & ((\reg_file|registers[12][8]~q\))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & (\reg_file|registers[13][8]~q\)) ) ) ) # ( sinstruction_IFID(22) & ( !\reg_file|registers[15][8]~q\ & ( (\reg_file|registers[14][8]~q\ & 
-- !\sinstruction_IFID[21]~DUPLICATE_q\) ) ) ) # ( !sinstruction_IFID(22) & ( !\reg_file|registers[15][8]~q\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & ((\reg_file|registers[12][8]~q\))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & 
-- (\reg_file|registers[13][8]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011010100000101000000000011111100110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[14][8]~q\,
	datab => \reg_file|ALT_INV_registers[13][8]~q\,
	datac => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	datad => \reg_file|ALT_INV_registers[12][8]~q\,
	datae => ALT_INV_sinstruction_IFID(22),
	dataf => \reg_file|ALT_INV_registers[15][8]~q\,
	combout => \sreaddata1_IDEX~95_combout\);

-- Location: LABCELL_X75_Y9_N45
\sreaddata1_IDEX~96\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~96_combout\ = ( \reg_file|registers[5][8]~q\ & ( \sinstruction_IFID[21]~DUPLICATE_q\ & ( (!sinstruction_IFID(22)) # (\reg_file|registers[7][8]~q\) ) ) ) # ( !\reg_file|registers[5][8]~q\ & ( \sinstruction_IFID[21]~DUPLICATE_q\ & ( 
-- (\reg_file|registers[7][8]~q\ & sinstruction_IFID(22)) ) ) ) # ( \reg_file|registers[5][8]~q\ & ( !\sinstruction_IFID[21]~DUPLICATE_q\ & ( (!sinstruction_IFID(22) & ((\reg_file|registers[4][8]~q\))) # (sinstruction_IFID(22) & 
-- (\reg_file|registers[6][8]~q\)) ) ) ) # ( !\reg_file|registers[5][8]~q\ & ( !\sinstruction_IFID[21]~DUPLICATE_q\ & ( (!sinstruction_IFID(22) & ((\reg_file|registers[4][8]~q\))) # (sinstruction_IFID(22) & (\reg_file|registers[6][8]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111100010001000100011101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[7][8]~q\,
	datab => ALT_INV_sinstruction_IFID(22),
	datac => \reg_file|ALT_INV_registers[6][8]~q\,
	datad => \reg_file|ALT_INV_registers[4][8]~q\,
	datae => \reg_file|ALT_INV_registers[5][8]~q\,
	dataf => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	combout => \sreaddata1_IDEX~96_combout\);

-- Location: FF_X65_Y13_N55
\reg_file|registers[10][8]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[10][8]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[10][8]~DUPLICATE_q\);

-- Location: LABCELL_X63_Y13_N54
\sreaddata1_IDEX~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~93_combout\ = ( \reg_file|registers[8][8]~q\ & ( \sinstruction_IFID[21]~DUPLICATE_q\ & ( (!sinstruction_IFID(22) & (\reg_file|registers[9][8]~q\)) # (sinstruction_IFID(22) & ((\reg_file|registers[11][8]~q\))) ) ) ) # ( 
-- !\reg_file|registers[8][8]~q\ & ( \sinstruction_IFID[21]~DUPLICATE_q\ & ( (!sinstruction_IFID(22) & (\reg_file|registers[9][8]~q\)) # (sinstruction_IFID(22) & ((\reg_file|registers[11][8]~q\))) ) ) ) # ( \reg_file|registers[8][8]~q\ & ( 
-- !\sinstruction_IFID[21]~DUPLICATE_q\ & ( (!sinstruction_IFID(22)) # (\reg_file|registers[10][8]~DUPLICATE_q\) ) ) ) # ( !\reg_file|registers[8][8]~q\ & ( !\sinstruction_IFID[21]~DUPLICATE_q\ & ( (\reg_file|registers[10][8]~DUPLICATE_q\ & 
-- sinstruction_IFID(22)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011111100111111001101010000010111110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[9][8]~q\,
	datab => \reg_file|ALT_INV_registers[10][8]~DUPLICATE_q\,
	datac => ALT_INV_sinstruction_IFID(22),
	datad => \reg_file|ALT_INV_registers[11][8]~q\,
	datae => \reg_file|ALT_INV_registers[8][8]~q\,
	dataf => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	combout => \sreaddata1_IDEX~93_combout\);

-- Location: LABCELL_X67_Y9_N54
\sreaddata1_IDEX~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~97_combout\ = ( \sreaddata1_IDEX~96_combout\ & ( \sreaddata1_IDEX~93_combout\ & ( (!sinstruction_IFID(24) & (((sinstruction_IFID(23))) # (\sreaddata1_IDEX~94_combout\))) # (sinstruction_IFID(24) & (((!sinstruction_IFID(23)) # 
-- (\sreaddata1_IDEX~95_combout\)))) ) ) ) # ( !\sreaddata1_IDEX~96_combout\ & ( \sreaddata1_IDEX~93_combout\ & ( (!sinstruction_IFID(24) & (\sreaddata1_IDEX~94_combout\ & (!sinstruction_IFID(23)))) # (sinstruction_IFID(24) & (((!sinstruction_IFID(23)) # 
-- (\sreaddata1_IDEX~95_combout\)))) ) ) ) # ( \sreaddata1_IDEX~96_combout\ & ( !\sreaddata1_IDEX~93_combout\ & ( (!sinstruction_IFID(24) & (((sinstruction_IFID(23))) # (\sreaddata1_IDEX~94_combout\))) # (sinstruction_IFID(24) & (((sinstruction_IFID(23) & 
-- \sreaddata1_IDEX~95_combout\)))) ) ) ) # ( !\sreaddata1_IDEX~96_combout\ & ( !\sreaddata1_IDEX~93_combout\ & ( (!sinstruction_IFID(24) & (\sreaddata1_IDEX~94_combout\ & (!sinstruction_IFID(23)))) # (sinstruction_IFID(24) & (((sinstruction_IFID(23) & 
-- \sreaddata1_IDEX~95_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100101001010100010111101110000011101010111101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(24),
	datab => \ALT_INV_sreaddata1_IDEX~94_combout\,
	datac => ALT_INV_sinstruction_IFID(23),
	datad => \ALT_INV_sreaddata1_IDEX~95_combout\,
	datae => \ALT_INV_sreaddata1_IDEX~96_combout\,
	dataf => \ALT_INV_sreaddata1_IDEX~93_combout\,
	combout => \sreaddata1_IDEX~97_combout\);

-- Location: FF_X56_Y9_N31
\reg_file|registers[27][8]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[8]~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[27][8]~DUPLICATE_q\);

-- Location: LABCELL_X68_Y9_N51
\sreaddata1_IDEX~91\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~91_combout\ = ( \reg_file|registers[27][8]~DUPLICATE_q\ & ( \reg_file|registers[23][8]~q\ & ( (!sinstruction_IFID(23) & (((\sinstruction_IFID[24]~DUPLICATE_q\)) # (\reg_file|registers[19][8]~q\))) # (sinstruction_IFID(23) & 
-- (((!\sinstruction_IFID[24]~DUPLICATE_q\) # (\reg_file|registers[31][8]~q\)))) ) ) ) # ( !\reg_file|registers[27][8]~DUPLICATE_q\ & ( \reg_file|registers[23][8]~q\ & ( (!sinstruction_IFID(23) & (\reg_file|registers[19][8]~q\ & 
-- (!\sinstruction_IFID[24]~DUPLICATE_q\))) # (sinstruction_IFID(23) & (((!\sinstruction_IFID[24]~DUPLICATE_q\) # (\reg_file|registers[31][8]~q\)))) ) ) ) # ( \reg_file|registers[27][8]~DUPLICATE_q\ & ( !\reg_file|registers[23][8]~q\ & ( 
-- (!sinstruction_IFID(23) & (((\sinstruction_IFID[24]~DUPLICATE_q\)) # (\reg_file|registers[19][8]~q\))) # (sinstruction_IFID(23) & (((\sinstruction_IFID[24]~DUPLICATE_q\ & \reg_file|registers[31][8]~q\)))) ) ) ) # ( !\reg_file|registers[27][8]~DUPLICATE_q\ 
-- & ( !\reg_file|registers[23][8]~q\ & ( (!sinstruction_IFID(23) & (\reg_file|registers[19][8]~q\ & (!\sinstruction_IFID[24]~DUPLICATE_q\))) # (sinstruction_IFID(23) & (((\sinstruction_IFID[24]~DUPLICATE_q\ & \reg_file|registers[31][8]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100101001010100010111101110000011101010111101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(23),
	datab => \reg_file|ALT_INV_registers[19][8]~q\,
	datac => \ALT_INV_sinstruction_IFID[24]~DUPLICATE_q\,
	datad => \reg_file|ALT_INV_registers[31][8]~q\,
	datae => \reg_file|ALT_INV_registers[27][8]~DUPLICATE_q\,
	dataf => \reg_file|ALT_INV_registers[23][8]~q\,
	combout => \sreaddata1_IDEX~91_combout\);

-- Location: LABCELL_X66_Y6_N18
\sreaddata1_IDEX~88\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~88_combout\ = ( \reg_file|registers[20][8]~q\ & ( \reg_file|registers[28][8]~q\ & ( ((!sinstruction_IFID(24) & (\reg_file|registers[16][8]~q\)) # (sinstruction_IFID(24) & ((\reg_file|registers[24][8]~q\)))) # (sinstruction_IFID(23)) ) ) ) 
-- # ( !\reg_file|registers[20][8]~q\ & ( \reg_file|registers[28][8]~q\ & ( (!sinstruction_IFID(24) & (!sinstruction_IFID(23) & (\reg_file|registers[16][8]~q\))) # (sinstruction_IFID(24) & (((\reg_file|registers[24][8]~q\)) # (sinstruction_IFID(23)))) ) ) ) 
-- # ( \reg_file|registers[20][8]~q\ & ( !\reg_file|registers[28][8]~q\ & ( (!sinstruction_IFID(24) & (((\reg_file|registers[16][8]~q\)) # (sinstruction_IFID(23)))) # (sinstruction_IFID(24) & (!sinstruction_IFID(23) & ((\reg_file|registers[24][8]~q\)))) ) ) 
-- ) # ( !\reg_file|registers[20][8]~q\ & ( !\reg_file|registers[28][8]~q\ & ( (!sinstruction_IFID(23) & ((!sinstruction_IFID(24) & (\reg_file|registers[16][8]~q\)) # (sinstruction_IFID(24) & ((\reg_file|registers[24][8]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100001010100110111000011001010111010011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(24),
	datab => ALT_INV_sinstruction_IFID(23),
	datac => \reg_file|ALT_INV_registers[16][8]~q\,
	datad => \reg_file|ALT_INV_registers[24][8]~q\,
	datae => \reg_file|ALT_INV_registers[20][8]~q\,
	dataf => \reg_file|ALT_INV_registers[28][8]~q\,
	combout => \sreaddata1_IDEX~88_combout\);

-- Location: FF_X70_Y12_N26
\reg_file|registers[26][8]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[26][8]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[26][8]~DUPLICATE_q\);

-- Location: LABCELL_X70_Y12_N57
\sreaddata1_IDEX~90\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~90_combout\ = ( \reg_file|registers[30][8]~q\ & ( \reg_file|registers[22][8]~q\ & ( ((!\sinstruction_IFID[24]~DUPLICATE_q\ & (\reg_file|registers[18][8]~q\)) # (\sinstruction_IFID[24]~DUPLICATE_q\ & 
-- ((\reg_file|registers[26][8]~DUPLICATE_q\)))) # (sinstruction_IFID(23)) ) ) ) # ( !\reg_file|registers[30][8]~q\ & ( \reg_file|registers[22][8]~q\ & ( (!\sinstruction_IFID[24]~DUPLICATE_q\ & (((sinstruction_IFID(23))) # (\reg_file|registers[18][8]~q\))) # 
-- (\sinstruction_IFID[24]~DUPLICATE_q\ & (((!sinstruction_IFID(23) & \reg_file|registers[26][8]~DUPLICATE_q\)))) ) ) ) # ( \reg_file|registers[30][8]~q\ & ( !\reg_file|registers[22][8]~q\ & ( (!\sinstruction_IFID[24]~DUPLICATE_q\ & 
-- (\reg_file|registers[18][8]~q\ & (!sinstruction_IFID(23)))) # (\sinstruction_IFID[24]~DUPLICATE_q\ & (((\reg_file|registers[26][8]~DUPLICATE_q\) # (sinstruction_IFID(23))))) ) ) ) # ( !\reg_file|registers[30][8]~q\ & ( !\reg_file|registers[22][8]~q\ & ( 
-- (!sinstruction_IFID(23) & ((!\sinstruction_IFID[24]~DUPLICATE_q\ & (\reg_file|registers[18][8]~q\)) # (\sinstruction_IFID[24]~DUPLICATE_q\ & ((\reg_file|registers[26][8]~DUPLICATE_q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001001010111010100101010011110100010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IFID[24]~DUPLICATE_q\,
	datab => \reg_file|ALT_INV_registers[18][8]~q\,
	datac => ALT_INV_sinstruction_IFID(23),
	datad => \reg_file|ALT_INV_registers[26][8]~DUPLICATE_q\,
	datae => \reg_file|ALT_INV_registers[30][8]~q\,
	dataf => \reg_file|ALT_INV_registers[22][8]~q\,
	combout => \sreaddata1_IDEX~90_combout\);

-- Location: LABCELL_X68_Y4_N27
\sreaddata1_IDEX~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~89_combout\ = ( \reg_file|registers[21][8]~q\ & ( \reg_file|registers[29][8]~q\ & ( ((!\sinstruction_IFID[24]~DUPLICATE_q\ & ((\reg_file|registers[17][8]~q\))) # (\sinstruction_IFID[24]~DUPLICATE_q\ & (\reg_file|registers[25][8]~q\))) # 
-- (sinstruction_IFID(23)) ) ) ) # ( !\reg_file|registers[21][8]~q\ & ( \reg_file|registers[29][8]~q\ & ( (!sinstruction_IFID(23) & ((!\sinstruction_IFID[24]~DUPLICATE_q\ & ((\reg_file|registers[17][8]~q\))) # (\sinstruction_IFID[24]~DUPLICATE_q\ & 
-- (\reg_file|registers[25][8]~q\)))) # (sinstruction_IFID(23) & (((\sinstruction_IFID[24]~DUPLICATE_q\)))) ) ) ) # ( \reg_file|registers[21][8]~q\ & ( !\reg_file|registers[29][8]~q\ & ( (!sinstruction_IFID(23) & ((!\sinstruction_IFID[24]~DUPLICATE_q\ & 
-- ((\reg_file|registers[17][8]~q\))) # (\sinstruction_IFID[24]~DUPLICATE_q\ & (\reg_file|registers[25][8]~q\)))) # (sinstruction_IFID(23) & (((!\sinstruction_IFID[24]~DUPLICATE_q\)))) ) ) ) # ( !\reg_file|registers[21][8]~q\ & ( 
-- !\reg_file|registers[29][8]~q\ & ( (!sinstruction_IFID(23) & ((!\sinstruction_IFID[24]~DUPLICATE_q\ & ((\reg_file|registers[17][8]~q\))) # (\sinstruction_IFID[24]~DUPLICATE_q\ & (\reg_file|registers[25][8]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000100010010111110010001000001010011101110101111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(23),
	datab => \reg_file|ALT_INV_registers[25][8]~q\,
	datac => \reg_file|ALT_INV_registers[17][8]~q\,
	datad => \ALT_INV_sinstruction_IFID[24]~DUPLICATE_q\,
	datae => \reg_file|ALT_INV_registers[21][8]~q\,
	dataf => \reg_file|ALT_INV_registers[29][8]~q\,
	combout => \sreaddata1_IDEX~89_combout\);

-- Location: LABCELL_X67_Y9_N12
\sreaddata1_IDEX~92\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~92_combout\ = ( \sreaddata1_IDEX~90_combout\ & ( \sreaddata1_IDEX~89_combout\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & (((\sreaddata1_IDEX~88_combout\) # (sinstruction_IFID(22))))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & 
-- (((!sinstruction_IFID(22))) # (\sreaddata1_IDEX~91_combout\))) ) ) ) # ( !\sreaddata1_IDEX~90_combout\ & ( \sreaddata1_IDEX~89_combout\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & (((!sinstruction_IFID(22) & \sreaddata1_IDEX~88_combout\)))) # 
-- (\sinstruction_IFID[21]~DUPLICATE_q\ & (((!sinstruction_IFID(22))) # (\sreaddata1_IDEX~91_combout\))) ) ) ) # ( \sreaddata1_IDEX~90_combout\ & ( !\sreaddata1_IDEX~89_combout\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & (((\sreaddata1_IDEX~88_combout\) # 
-- (sinstruction_IFID(22))))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & (\sreaddata1_IDEX~91_combout\ & (sinstruction_IFID(22)))) ) ) ) # ( !\sreaddata1_IDEX~90_combout\ & ( !\sreaddata1_IDEX~89_combout\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & 
-- (((!sinstruction_IFID(22) & \sreaddata1_IDEX~88_combout\)))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & (\sreaddata1_IDEX~91_combout\ & (sinstruction_IFID(22)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111000001000011011100110100110001111100010011110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sreaddata1_IDEX~91_combout\,
	datab => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	datac => ALT_INV_sinstruction_IFID(22),
	datad => \ALT_INV_sreaddata1_IDEX~88_combout\,
	datae => \ALT_INV_sreaddata1_IDEX~90_combout\,
	dataf => \ALT_INV_sreaddata1_IDEX~89_combout\,
	combout => \sreaddata1_IDEX~92_combout\);

-- Location: LABCELL_X67_Y9_N24
\sreaddata1_IDEX~98\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~98_combout\ = ( \sreaddata1_IDEX~97_combout\ & ( \sreaddata1_IDEX~92_combout\ ) ) # ( !\sreaddata1_IDEX~97_combout\ & ( \sreaddata1_IDEX~92_combout\ & ( sinstruction_IFID(25) ) ) ) # ( \sreaddata1_IDEX~97_combout\ & ( 
-- !\sreaddata1_IDEX~92_combout\ & ( !sinstruction_IFID(25) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_sinstruction_IFID(25),
	datae => \ALT_INV_sreaddata1_IDEX~97_combout\,
	dataf => \ALT_INV_sreaddata1_IDEX~92_combout\,
	combout => \sreaddata1_IDEX~98_combout\);

-- Location: FF_X67_Y9_N25
\sreaddata1_IDEX[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sreaddata1_IDEX~98_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata1_IDEX(8));

-- Location: FF_X81_Y9_N49
\sreaddata1_EXMEM[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => sreaddata1_IDEX(8),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata1_EXMEM(8));

-- Location: FF_X80_Y8_N40
\sinstruction_IDEX[6]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => sinstruction_IFID(6),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sinstruction_IDEX[6]~DUPLICATE_q\);

-- Location: FF_X80_Y12_N55
\sinstruction_EXMEM[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \sinstruction_IDEX[6]~DUPLICATE_q\,
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_EXMEM(6));

-- Location: FF_X82_Y12_N14
\spc_IFID[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \Add0~17_sumout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_IFID(6));

-- Location: FF_X82_Y12_N50
\spc_IDEX[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_IFID(6),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_IDEX(6));

-- Location: FF_X77_Y9_N23
\sinstruction_IDEX[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => sinstruction_IFID(3),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_IDEX(3));

-- Location: FF_X81_Y10_N14
\sinstruction_IDEX[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => sinstruction_IFID(1),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_IDEX(1));

-- Location: FF_X78_Y7_N28
\sinstruction_IDEX[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => sinstruction_IFID(0),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_IDEX(0));

-- Location: LABCELL_X79_Y12_N0
\alu_branch|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_branch|Add0~1_sumout\ = SUM(( spc_IDEX(2) ) + ( sinstruction_IDEX(0) ) + ( !VCC ))
-- \alu_branch|Add0~2\ = CARRY(( spc_IDEX(2) ) + ( sinstruction_IDEX(0) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_sinstruction_IDEX(0),
	datad => ALT_INV_spc_IDEX(2),
	cin => GND,
	sumout => \alu_branch|Add0~1_sumout\,
	cout => \alu_branch|Add0~2\);

-- Location: LABCELL_X79_Y12_N3
\alu_branch|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_branch|Add0~5_sumout\ = SUM(( sinstruction_IDEX(1) ) + ( spc_IDEX(3) ) + ( \alu_branch|Add0~2\ ))
-- \alu_branch|Add0~6\ = CARRY(( sinstruction_IDEX(1) ) + ( spc_IDEX(3) ) + ( \alu_branch|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_spc_IDEX(3),
	datac => ALT_INV_sinstruction_IDEX(1),
	cin => \alu_branch|Add0~2\,
	sumout => \alu_branch|Add0~5_sumout\,
	cout => \alu_branch|Add0~6\);

-- Location: LABCELL_X79_Y12_N6
\alu_branch|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_branch|Add0~9_sumout\ = SUM(( sinstruction_IDEX(2) ) + ( spc_IDEX(4) ) + ( \alu_branch|Add0~6\ ))
-- \alu_branch|Add0~10\ = CARRY(( sinstruction_IDEX(2) ) + ( spc_IDEX(4) ) + ( \alu_branch|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_spc_IDEX(4),
	datac => ALT_INV_sinstruction_IDEX(2),
	cin => \alu_branch|Add0~6\,
	sumout => \alu_branch|Add0~9_sumout\,
	cout => \alu_branch|Add0~10\);

-- Location: LABCELL_X79_Y12_N9
\alu_branch|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_branch|Add0~13_sumout\ = SUM(( spc_IDEX(5) ) + ( sinstruction_IDEX(3) ) + ( \alu_branch|Add0~10\ ))
-- \alu_branch|Add0~14\ = CARRY(( spc_IDEX(5) ) + ( sinstruction_IDEX(3) ) + ( \alu_branch|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_sinstruction_IDEX(3),
	datad => ALT_INV_spc_IDEX(5),
	cin => \alu_branch|Add0~10\,
	sumout => \alu_branch|Add0~13_sumout\,
	cout => \alu_branch|Add0~14\);

-- Location: LABCELL_X79_Y12_N12
\alu_branch|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_branch|Add0~17_sumout\ = SUM(( spc_IDEX(6) ) + ( \sinstruction_IDEX[4]~DUPLICATE_q\ ) + ( \alu_branch|Add0~14\ ))
-- \alu_branch|Add0~18\ = CARRY(( spc_IDEX(6) ) + ( \sinstruction_IDEX[4]~DUPLICATE_q\ ) + ( \alu_branch|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_sinstruction_IDEX[4]~DUPLICATE_q\,
	datad => ALT_INV_spc_IDEX(6),
	cin => \alu_branch|Add0~14\,
	sumout => \alu_branch|Add0~17_sumout\,
	cout => \alu_branch|Add0~18\);

-- Location: LABCELL_X79_Y12_N15
\alu_branch|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_branch|Add0~21_sumout\ = SUM(( spc_IDEX(7) ) + ( sinstruction_IDEX(5) ) + ( \alu_branch|Add0~18\ ))
-- \alu_branch|Add0~22\ = CARRY(( spc_IDEX(7) ) + ( sinstruction_IDEX(5) ) + ( \alu_branch|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_sinstruction_IDEX(5),
	datad => ALT_INV_spc_IDEX(7),
	cin => \alu_branch|Add0~18\,
	sumout => \alu_branch|Add0~21_sumout\,
	cout => \alu_branch|Add0~22\);

-- Location: LABCELL_X79_Y12_N18
\alu_branch|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_branch|Add0~25_sumout\ = SUM(( \sinstruction_IDEX[6]~DUPLICATE_q\ ) + ( \spc_IDEX[8]~DUPLICATE_q\ ) + ( \alu_branch|Add0~22\ ))
-- \alu_branch|Add0~26\ = CARRY(( \sinstruction_IDEX[6]~DUPLICATE_q\ ) + ( \spc_IDEX[8]~DUPLICATE_q\ ) + ( \alu_branch|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_spc_IDEX[8]~DUPLICATE_q\,
	datad => \ALT_INV_sinstruction_IDEX[6]~DUPLICATE_q\,
	cin => \alu_branch|Add0~22\,
	sumout => \alu_branch|Add0~25_sumout\,
	cout => \alu_branch|Add0~26\);

-- Location: FF_X79_Y12_N19
\smux_branch_input1_EXMEM[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \alu_branch|Add0~25_sumout\,
	ena => \ALT_INV_reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => smux_branch_input1_EXMEM(8));

-- Location: LABCELL_X80_Y12_N54
\mux_pc|output[8]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_pc|output[8]~15_combout\ = ( sinstruction_EXMEM(6) & ( smux_branch_input1_EXMEM(8) & ( ((!\salu_zero_EXMEM~q\ & ((\sbne_EXMEM~q\))) # (\salu_zero_EXMEM~q\ & (\sbeq_EXMEM~DUPLICATE_q\))) # (\sjump_EXMEM~q\) ) ) ) # ( !sinstruction_EXMEM(6) & ( 
-- smux_branch_input1_EXMEM(8) & ( (!\sjump_EXMEM~q\ & ((!\salu_zero_EXMEM~q\ & ((\sbne_EXMEM~q\))) # (\salu_zero_EXMEM~q\ & (\sbeq_EXMEM~DUPLICATE_q\)))) ) ) ) # ( sinstruction_EXMEM(6) & ( !smux_branch_input1_EXMEM(8) & ( \sjump_EXMEM~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100010000101100000001111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_salu_zero_EXMEM~q\,
	datab => \ALT_INV_sbeq_EXMEM~DUPLICATE_q\,
	datac => \ALT_INV_sjump_EXMEM~q\,
	datad => \ALT_INV_sbne_EXMEM~q\,
	datae => ALT_INV_sinstruction_EXMEM(6),
	dataf => ALT_INV_smux_branch_input1_EXMEM(8),
	combout => \mux_pc|output[8]~15_combout\);

-- Location: LABCELL_X83_Y12_N33
\mux_pc|output[8]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_pc|output[8]~16_combout\ = ( \Add0~25_sumout\ & ( (!\reset_stages~combout\) # ((!\sjr_EXMEM~q\ & ((\mux_pc|output[8]~15_combout\))) # (\sjr_EXMEM~q\ & (sreaddata1_EXMEM(8)))) ) ) # ( !\Add0~25_sumout\ & ( (!\sjr_EXMEM~q\ & 
-- ((\mux_pc|output[8]~15_combout\))) # (\sjr_EXMEM~q\ & (sreaddata1_EXMEM(8))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111110101011111011111010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reset_stages~combout\,
	datab => \ALT_INV_sjr_EXMEM~q\,
	datac => ALT_INV_sreaddata1_EXMEM(8),
	datad => \mux_pc|ALT_INV_output[8]~15_combout\,
	dataf => \ALT_INV_Add0~25_sumout\,
	combout => \mux_pc|output[8]~16_combout\);

-- Location: FF_X83_Y12_N34
\pc_mips|pc_output[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \mux_pc|output[8]~16_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc_mips|pc_output\(8));

-- Location: MLABCELL_X82_Y12_N18
\Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~25_sumout\ = SUM(( \pc_mips|pc_output\(8) ) + ( GND ) + ( \Add0~22\ ))
-- \Add0~26\ = CARRY(( \pc_mips|pc_output\(8) ) + ( GND ) + ( \Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \pc_mips|ALT_INV_pc_output\(8),
	cin => \Add0~22\,
	sumout => \Add0~25_sumout\,
	cout => \Add0~26\);

-- Location: FF_X82_Y12_N20
\spc_IFID[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \Add0~25_sumout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_IFID(8));

-- Location: LABCELL_X81_Y12_N12
\spc_IDEX[8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \spc_IDEX[8]~feeder_combout\ = ( spc_IFID(8) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_spc_IFID(8),
	combout => \spc_IDEX[8]~feeder_combout\);

-- Location: FF_X81_Y12_N13
\spc_IDEX[8]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \spc_IDEX[8]~feeder_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spc_IDEX[8]~DUPLICATE_q\);

-- Location: LABCELL_X79_Y12_N21
\alu_branch|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_branch|Add0~29_sumout\ = SUM(( spc_IDEX(9) ) + ( sinstruction_IDEX(7) ) + ( \alu_branch|Add0~26\ ))
-- \alu_branch|Add0~30\ = CARRY(( spc_IDEX(9) ) + ( sinstruction_IDEX(7) ) + ( \alu_branch|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_sinstruction_IDEX(7),
	datad => ALT_INV_spc_IDEX(9),
	cin => \alu_branch|Add0~26\,
	sumout => \alu_branch|Add0~29_sumout\,
	cout => \alu_branch|Add0~30\);

-- Location: FF_X79_Y12_N22
\smux_branch_input1_EXMEM[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \alu_branch|Add0~29_sumout\,
	ena => \ALT_INV_reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => smux_branch_input1_EXMEM(9));

-- Location: LABCELL_X80_Y12_N3
\mux_pc|output[9]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_pc|output[9]~17_combout\ = ( sinstruction_EXMEM(7) & ( smux_branch_input1_EXMEM(9) & ( ((!\salu_zero_EXMEM~q\ & ((\sbne_EXMEM~q\))) # (\salu_zero_EXMEM~q\ & (\sbeq_EXMEM~DUPLICATE_q\))) # (\sjump_EXMEM~q\) ) ) ) # ( !sinstruction_EXMEM(7) & ( 
-- smux_branch_input1_EXMEM(9) & ( (!\sjump_EXMEM~q\ & ((!\salu_zero_EXMEM~q\ & ((\sbne_EXMEM~q\))) # (\salu_zero_EXMEM~q\ & (\sbeq_EXMEM~DUPLICATE_q\)))) ) ) ) # ( sinstruction_EXMEM(7) & ( !smux_branch_input1_EXMEM(9) & ( \sjump_EXMEM~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100011011000000000001101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_salu_zero_EXMEM~q\,
	datab => \ALT_INV_sbeq_EXMEM~DUPLICATE_q\,
	datac => \ALT_INV_sbne_EXMEM~q\,
	datad => \ALT_INV_sjump_EXMEM~q\,
	datae => ALT_INV_sinstruction_EXMEM(7),
	dataf => ALT_INV_smux_branch_input1_EXMEM(9),
	combout => \mux_pc|output[9]~17_combout\);

-- Location: LABCELL_X81_Y12_N36
\mux_pc|output[9]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_pc|output[9]~18_combout\ = ( \mux_pc|output[9]~17_combout\ & ( (!\sjr_EXMEM~q\) # (((!\reset_stages~combout\ & \Add0~29_sumout\)) # (sreaddata1_EXMEM(9))) ) ) # ( !\mux_pc|output[9]~17_combout\ & ( (!\reset_stages~combout\ & (((\sjr_EXMEM~q\ & 
-- sreaddata1_EXMEM(9))) # (\Add0~29_sumout\))) # (\reset_stages~combout\ & (\sjr_EXMEM~q\ & (sreaddata1_EXMEM(9)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001110101011000000111010101111001111111011111100111111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reset_stages~combout\,
	datab => \ALT_INV_sjr_EXMEM~q\,
	datac => ALT_INV_sreaddata1_EXMEM(9),
	datad => \ALT_INV_Add0~29_sumout\,
	dataf => \mux_pc|ALT_INV_output[9]~17_combout\,
	combout => \mux_pc|output[9]~18_combout\);

-- Location: FF_X81_Y12_N37
\pc_mips|pc_output[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \mux_pc|output[9]~18_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc_mips|pc_output\(9));

-- Location: MLABCELL_X82_Y12_N21
\Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~29_sumout\ = SUM(( \pc_mips|pc_output\(9) ) + ( GND ) + ( \Add0~26\ ))
-- \Add0~30\ = CARRY(( \pc_mips|pc_output\(9) ) + ( GND ) + ( \Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \pc_mips|ALT_INV_pc_output\(9),
	cin => \Add0~26\,
	sumout => \Add0~29_sumout\,
	cout => \Add0~30\);

-- Location: FF_X82_Y12_N22
\spc_IFID[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \Add0~29_sumout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_IFID(9));

-- Location: FF_X80_Y12_N23
\spc_IDEX[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_IFID(9),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_IDEX(9));

-- Location: LABCELL_X79_Y12_N24
\alu_branch|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_branch|Add0~33_sumout\ = SUM(( \sinstruction_IDEX[8]~DUPLICATE_q\ ) + ( spc_IDEX(10) ) + ( \alu_branch|Add0~30\ ))
-- \alu_branch|Add0~34\ = CARRY(( \sinstruction_IDEX[8]~DUPLICATE_q\ ) + ( spc_IDEX(10) ) + ( \alu_branch|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_spc_IDEX(10),
	datac => \ALT_INV_sinstruction_IDEX[8]~DUPLICATE_q\,
	cin => \alu_branch|Add0~30\,
	sumout => \alu_branch|Add0~33_sumout\,
	cout => \alu_branch|Add0~34\);

-- Location: FF_X79_Y12_N25
\smux_branch_input1_EXMEM[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \alu_branch|Add0~33_sumout\,
	ena => \ALT_INV_reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => smux_branch_input1_EXMEM(10));

-- Location: LABCELL_X80_Y12_N48
\mux_pc|output[10]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_pc|output[10]~19_combout\ = ( sinstruction_EXMEM(8) & ( smux_branch_input1_EXMEM(10) & ( ((!\salu_zero_EXMEM~q\ & ((\sbne_EXMEM~q\))) # (\salu_zero_EXMEM~q\ & (\sbeq_EXMEM~DUPLICATE_q\))) # (\sjump_EXMEM~q\) ) ) ) # ( !sinstruction_EXMEM(8) & ( 
-- smux_branch_input1_EXMEM(10) & ( (!\sjump_EXMEM~q\ & ((!\salu_zero_EXMEM~q\ & ((\sbne_EXMEM~q\))) # (\salu_zero_EXMEM~q\ & (\sbeq_EXMEM~DUPLICATE_q\)))) ) ) ) # ( sinstruction_EXMEM(8) & ( !smux_branch_input1_EXMEM(10) & ( \sjump_EXMEM~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100010000101100000001111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_salu_zero_EXMEM~q\,
	datab => \ALT_INV_sbeq_EXMEM~DUPLICATE_q\,
	datac => \ALT_INV_sjump_EXMEM~q\,
	datad => \ALT_INV_sbne_EXMEM~q\,
	datae => ALT_INV_sinstruction_EXMEM(8),
	dataf => ALT_INV_smux_branch_input1_EXMEM(10),
	combout => \mux_pc|output[10]~19_combout\);

-- Location: FF_X75_Y5_N44
\reg_file|registers[6][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[10]~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[6][10]~q\);

-- Location: FF_X75_Y5_N53
\reg_file|registers[5][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[10]~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[5][10]~q\);

-- Location: LABCELL_X70_Y8_N24
\reg_file|registers[4][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[4][10]~feeder_combout\ = ( \mux_jal|output[10]~10_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[10]~10_combout\,
	combout => \reg_file|registers[4][10]~feeder_combout\);

-- Location: FF_X70_Y8_N26
\reg_file|registers[4][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[4][10]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[4][10]~q\);

-- Location: MLABCELL_X72_Y6_N39
\reg_file|registers[7][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[7][10]~feeder_combout\ = ( \mux_jal|output[10]~10_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[10]~10_combout\,
	combout => \reg_file|registers[7][10]~feeder_combout\);

-- Location: FF_X72_Y6_N40
\reg_file|registers[7][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[7][10]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[7][10]~q\);

-- Location: LABCELL_X75_Y5_N48
\sreaddata2_IDEX~118\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~118_combout\ = ( \reg_file|registers[4][10]~q\ & ( \reg_file|registers[7][10]~q\ & ( (!sinstruction_IFID(16) & (((!sinstruction_IFID(17))) # (\reg_file|registers[6][10]~q\))) # (sinstruction_IFID(16) & (((sinstruction_IFID(17)) # 
-- (\reg_file|registers[5][10]~q\)))) ) ) ) # ( !\reg_file|registers[4][10]~q\ & ( \reg_file|registers[7][10]~q\ & ( (!sinstruction_IFID(16) & (\reg_file|registers[6][10]~q\ & ((sinstruction_IFID(17))))) # (sinstruction_IFID(16) & (((sinstruction_IFID(17)) # 
-- (\reg_file|registers[5][10]~q\)))) ) ) ) # ( \reg_file|registers[4][10]~q\ & ( !\reg_file|registers[7][10]~q\ & ( (!sinstruction_IFID(16) & (((!sinstruction_IFID(17))) # (\reg_file|registers[6][10]~q\))) # (sinstruction_IFID(16) & 
-- (((\reg_file|registers[5][10]~q\ & !sinstruction_IFID(17))))) ) ) ) # ( !\reg_file|registers[4][10]~q\ & ( !\reg_file|registers[7][10]~q\ & ( (!sinstruction_IFID(16) & (\reg_file|registers[6][10]~q\ & ((sinstruction_IFID(17))))) # (sinstruction_IFID(16) & 
-- (((\reg_file|registers[5][10]~q\ & !sinstruction_IFID(17))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100010101011110010001000000101011101111010111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(16),
	datab => \reg_file|ALT_INV_registers[6][10]~q\,
	datac => \reg_file|ALT_INV_registers[5][10]~q\,
	datad => ALT_INV_sinstruction_IFID(17),
	datae => \reg_file|ALT_INV_registers[4][10]~q\,
	dataf => \reg_file|ALT_INV_registers[7][10]~q\,
	combout => \sreaddata2_IDEX~118_combout\);

-- Location: FF_X68_Y7_N5
\reg_file|registers[1][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[10]~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[1][10]~q\);

-- Location: FF_X68_Y7_N8
\reg_file|registers[2][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[10]~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[2][10]~q\);

-- Location: FF_X68_Y7_N50
\reg_file|registers[3][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[10]~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[3][10]~q\);

-- Location: MLABCELL_X65_Y9_N12
\reg_file|registers[0][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[0][10]~feeder_combout\ = ( \mux_jal|output[10]~10_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[10]~10_combout\,
	combout => \reg_file|registers[0][10]~feeder_combout\);

-- Location: FF_X65_Y9_N14
\reg_file|registers[0][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[0][10]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[0][10]~q\);

-- Location: LABCELL_X68_Y7_N33
\sreaddata2_IDEX~116\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~116_combout\ = ( sinstruction_IFID(17) & ( \reg_file|registers[0][10]~q\ & ( (!sinstruction_IFID(16) & (\reg_file|registers[2][10]~q\)) # (sinstruction_IFID(16) & ((\reg_file|registers[3][10]~q\))) ) ) ) # ( !sinstruction_IFID(17) & ( 
-- \reg_file|registers[0][10]~q\ & ( (!sinstruction_IFID(16)) # (\reg_file|registers[1][10]~q\) ) ) ) # ( sinstruction_IFID(17) & ( !\reg_file|registers[0][10]~q\ & ( (!sinstruction_IFID(16) & (\reg_file|registers[2][10]~q\)) # (sinstruction_IFID(16) & 
-- ((\reg_file|registers[3][10]~q\))) ) ) ) # ( !sinstruction_IFID(17) & ( !\reg_file|registers[0][10]~q\ & ( (\reg_file|registers[1][10]~q\ & sinstruction_IFID(16)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101001100000011111111110101111101010011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[1][10]~q\,
	datab => \reg_file|ALT_INV_registers[2][10]~q\,
	datac => ALT_INV_sinstruction_IFID(16),
	datad => \reg_file|ALT_INV_registers[3][10]~q\,
	datae => ALT_INV_sinstruction_IFID(17),
	dataf => \reg_file|ALT_INV_registers[0][10]~q\,
	combout => \sreaddata2_IDEX~116_combout\);

-- Location: LABCELL_X61_Y11_N24
\reg_file|registers[12][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[12][10]~feeder_combout\ = ( \mux_jal|output[10]~10_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[10]~10_combout\,
	combout => \reg_file|registers[12][10]~feeder_combout\);

-- Location: FF_X61_Y11_N26
\reg_file|registers[12][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[12][10]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[12][10]~q\);

-- Location: LABCELL_X61_Y11_N12
\reg_file|registers[15][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[15][10]~feeder_combout\ = ( \mux_jal|output[10]~10_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[10]~10_combout\,
	combout => \reg_file|registers[15][10]~feeder_combout\);

-- Location: FF_X61_Y11_N14
\reg_file|registers[15][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[15][10]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[15][10]~q\);

-- Location: LABCELL_X61_Y11_N6
\reg_file|registers[14][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[14][10]~feeder_combout\ = ( \mux_jal|output[10]~10_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[10]~10_combout\,
	combout => \reg_file|registers[14][10]~feeder_combout\);

-- Location: FF_X61_Y11_N8
\reg_file|registers[14][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[14][10]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[14][10]~q\);

-- Location: FF_X61_Y9_N44
\reg_file|registers[13][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[10]~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[13][10]~q\);

-- Location: LABCELL_X61_Y11_N54
\sreaddata2_IDEX~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~117_combout\ = ( sinstruction_IFID(17) & ( \reg_file|registers[13][10]~q\ & ( (!sinstruction_IFID(16) & ((\reg_file|registers[14][10]~q\))) # (sinstruction_IFID(16) & (\reg_file|registers[15][10]~q\)) ) ) ) # ( !sinstruction_IFID(17) & ( 
-- \reg_file|registers[13][10]~q\ & ( (sinstruction_IFID(16)) # (\reg_file|registers[12][10]~q\) ) ) ) # ( sinstruction_IFID(17) & ( !\reg_file|registers[13][10]~q\ & ( (!sinstruction_IFID(16) & ((\reg_file|registers[14][10]~q\))) # (sinstruction_IFID(16) & 
-- (\reg_file|registers[15][10]~q\)) ) ) ) # ( !sinstruction_IFID(17) & ( !\reg_file|registers[13][10]~q\ & ( (\reg_file|registers[12][10]~q\ & !sinstruction_IFID(16)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000000000111111001101011111010111110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[12][10]~q\,
	datab => \reg_file|ALT_INV_registers[15][10]~q\,
	datac => ALT_INV_sinstruction_IFID(16),
	datad => \reg_file|ALT_INV_registers[14][10]~q\,
	datae => ALT_INV_sinstruction_IFID(17),
	dataf => \reg_file|ALT_INV_registers[13][10]~q\,
	combout => \sreaddata2_IDEX~117_combout\);

-- Location: FF_X64_Y8_N59
\reg_file|registers[9][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[10]~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[9][10]~q\);

-- Location: FF_X64_Y8_N1
\reg_file|registers[8][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[10]~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[8][10]~q\);

-- Location: FF_X64_Y8_N40
\reg_file|registers[10][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[10]~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[10][10]~q\);

-- Location: FF_X72_Y10_N49
\reg_file|registers[11][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[10]~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[11][10]~q\);

-- Location: LABCELL_X64_Y8_N39
\sreaddata2_IDEX~115\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~115_combout\ = ( \reg_file|registers[10][10]~q\ & ( \reg_file|registers[11][10]~q\ & ( ((!sinstruction_IFID(16) & ((\reg_file|registers[8][10]~q\))) # (sinstruction_IFID(16) & (\reg_file|registers[9][10]~q\))) # (sinstruction_IFID(17)) ) 
-- ) ) # ( !\reg_file|registers[10][10]~q\ & ( \reg_file|registers[11][10]~q\ & ( (!sinstruction_IFID(17) & ((!sinstruction_IFID(16) & ((\reg_file|registers[8][10]~q\))) # (sinstruction_IFID(16) & (\reg_file|registers[9][10]~q\)))) # (sinstruction_IFID(17) & 
-- (((sinstruction_IFID(16))))) ) ) ) # ( \reg_file|registers[10][10]~q\ & ( !\reg_file|registers[11][10]~q\ & ( (!sinstruction_IFID(17) & ((!sinstruction_IFID(16) & ((\reg_file|registers[8][10]~q\))) # (sinstruction_IFID(16) & 
-- (\reg_file|registers[9][10]~q\)))) # (sinstruction_IFID(17) & (((!sinstruction_IFID(16))))) ) ) ) # ( !\reg_file|registers[10][10]~q\ & ( !\reg_file|registers[11][10]~q\ & ( (!sinstruction_IFID(17) & ((!sinstruction_IFID(16) & 
-- ((\reg_file|registers[8][10]~q\))) # (sinstruction_IFID(16) & (\reg_file|registers[9][10]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010010100101111001000000111101001110101011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(17),
	datab => \reg_file|ALT_INV_registers[9][10]~q\,
	datac => ALT_INV_sinstruction_IFID(16),
	datad => \reg_file|ALT_INV_registers[8][10]~q\,
	datae => \reg_file|ALT_INV_registers[10][10]~q\,
	dataf => \reg_file|ALT_INV_registers[11][10]~q\,
	combout => \sreaddata2_IDEX~115_combout\);

-- Location: LABCELL_X63_Y5_N48
\sreaddata2_IDEX~119\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~119_combout\ = ( sinstruction_IFID(19) & ( \sreaddata2_IDEX~115_combout\ & ( (!sinstruction_IFID(18)) # (\sreaddata2_IDEX~117_combout\) ) ) ) # ( !sinstruction_IFID(19) & ( \sreaddata2_IDEX~115_combout\ & ( (!sinstruction_IFID(18) & 
-- ((\sreaddata2_IDEX~116_combout\))) # (sinstruction_IFID(18) & (\sreaddata2_IDEX~118_combout\)) ) ) ) # ( sinstruction_IFID(19) & ( !\sreaddata2_IDEX~115_combout\ & ( (sinstruction_IFID(18) & \sreaddata2_IDEX~117_combout\) ) ) ) # ( !sinstruction_IFID(19) 
-- & ( !\sreaddata2_IDEX~115_combout\ & ( (!sinstruction_IFID(18) & ((\sreaddata2_IDEX~116_combout\))) # (sinstruction_IFID(18) & (\sreaddata2_IDEX~118_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000000000011001100011101000111011100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sreaddata2_IDEX~118_combout\,
	datab => ALT_INV_sinstruction_IFID(18),
	datac => \ALT_INV_sreaddata2_IDEX~116_combout\,
	datad => \ALT_INV_sreaddata2_IDEX~117_combout\,
	datae => ALT_INV_sinstruction_IFID(19),
	dataf => \ALT_INV_sreaddata2_IDEX~115_combout\,
	combout => \sreaddata2_IDEX~119_combout\);

-- Location: LABCELL_X67_Y11_N33
\reg_file|registers[22][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[22][10]~feeder_combout\ = ( \mux_jal|output[10]~10_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[10]~10_combout\,
	combout => \reg_file|registers[22][10]~feeder_combout\);

-- Location: FF_X67_Y11_N34
\reg_file|registers[22][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[22][10]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[22][10]~q\);

-- Location: FF_X68_Y9_N4
\reg_file|registers[26][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[10]~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[26][10]~q\);

-- Location: FF_X68_Y10_N58
\reg_file|registers[30][10]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[10]~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[30][10]~DUPLICATE_q\);

-- Location: LABCELL_X68_Y9_N3
\sreaddata2_IDEX~112\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~112_combout\ = ( \reg_file|registers[26][10]~q\ & ( \reg_file|registers[30][10]~DUPLICATE_q\ & ( ((!\sinstruction_IFID[18]~DUPLICATE_q\ & (\reg_file|registers[18][10]~q\)) # (\sinstruction_IFID[18]~DUPLICATE_q\ & 
-- ((\reg_file|registers[22][10]~q\)))) # (sinstruction_IFID(19)) ) ) ) # ( !\reg_file|registers[26][10]~q\ & ( \reg_file|registers[30][10]~DUPLICATE_q\ & ( (!sinstruction_IFID(19) & ((!\sinstruction_IFID[18]~DUPLICATE_q\ & (\reg_file|registers[18][10]~q\)) 
-- # (\sinstruction_IFID[18]~DUPLICATE_q\ & ((\reg_file|registers[22][10]~q\))))) # (sinstruction_IFID(19) & (((\sinstruction_IFID[18]~DUPLICATE_q\)))) ) ) ) # ( \reg_file|registers[26][10]~q\ & ( !\reg_file|registers[30][10]~DUPLICATE_q\ & ( 
-- (!sinstruction_IFID(19) & ((!\sinstruction_IFID[18]~DUPLICATE_q\ & (\reg_file|registers[18][10]~q\)) # (\sinstruction_IFID[18]~DUPLICATE_q\ & ((\reg_file|registers[22][10]~q\))))) # (sinstruction_IFID(19) & (((!\sinstruction_IFID[18]~DUPLICATE_q\)))) ) ) 
-- ) # ( !\reg_file|registers[26][10]~q\ & ( !\reg_file|registers[30][10]~DUPLICATE_q\ & ( (!sinstruction_IFID(19) & ((!\sinstruction_IFID[18]~DUPLICATE_q\ & (\reg_file|registers[18][10]~q\)) # (\sinstruction_IFID[18]~DUPLICATE_q\ & 
-- ((\reg_file|registers[22][10]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010011100000111101000100101001011110111010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(19),
	datab => \reg_file|ALT_INV_registers[18][10]~q\,
	datac => \ALT_INV_sinstruction_IFID[18]~DUPLICATE_q\,
	datad => \reg_file|ALT_INV_registers[22][10]~q\,
	datae => \reg_file|ALT_INV_registers[26][10]~q\,
	dataf => \reg_file|ALT_INV_registers[30][10]~DUPLICATE_q\,
	combout => \sreaddata2_IDEX~112_combout\);

-- Location: FF_X62_Y12_N50
\reg_file|registers[31][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[10]~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[31][10]~q\);

-- Location: FF_X62_Y12_N55
\reg_file|registers[27][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[10]~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[27][10]~q\);

-- Location: LABCELL_X56_Y9_N24
\reg_file|registers[19][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[19][10]~feeder_combout\ = ( \mux_jal|output[10]~10_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[10]~10_combout\,
	combout => \reg_file|registers[19][10]~feeder_combout\);

-- Location: FF_X56_Y9_N25
\reg_file|registers[19][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[19][10]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[19][10]~q\);

-- Location: MLABCELL_X59_Y11_N39
\reg_file|registers[23][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[23][10]~feeder_combout\ = ( \mux_jal|output[10]~10_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[10]~10_combout\,
	combout => \reg_file|registers[23][10]~feeder_combout\);

-- Location: FF_X59_Y11_N40
\reg_file|registers[23][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[23][10]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[23][10]~q\);

-- Location: LABCELL_X62_Y12_N57
\sreaddata2_IDEX~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~113_combout\ = ( sinstruction_IFID(19) & ( \reg_file|registers[23][10]~q\ & ( (!sinstruction_IFID(18) & ((\reg_file|registers[27][10]~q\))) # (sinstruction_IFID(18) & (\reg_file|registers[31][10]~q\)) ) ) ) # ( !sinstruction_IFID(19) & ( 
-- \reg_file|registers[23][10]~q\ & ( (\reg_file|registers[19][10]~q\) # (sinstruction_IFID(18)) ) ) ) # ( sinstruction_IFID(19) & ( !\reg_file|registers[23][10]~q\ & ( (!sinstruction_IFID(18) & ((\reg_file|registers[27][10]~q\))) # (sinstruction_IFID(18) & 
-- (\reg_file|registers[31][10]~q\)) ) ) ) # ( !sinstruction_IFID(19) & ( !\reg_file|registers[23][10]~q\ & ( (!sinstruction_IFID(18) & \reg_file|registers[19][10]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000001101010011010100001111111111110011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[31][10]~q\,
	datab => \reg_file|ALT_INV_registers[27][10]~q\,
	datac => ALT_INV_sinstruction_IFID(18),
	datad => \reg_file|ALT_INV_registers[19][10]~q\,
	datae => ALT_INV_sinstruction_IFID(19),
	dataf => \reg_file|ALT_INV_registers[23][10]~q\,
	combout => \sreaddata2_IDEX~113_combout\);

-- Location: FF_X68_Y10_N13
\reg_file|registers[21][10]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[10]~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[21][10]~DUPLICATE_q\);

-- Location: LABCELL_X70_Y10_N21
\reg_file|registers[29][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[29][10]~feeder_combout\ = ( \mux_jal|output[10]~10_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[10]~10_combout\,
	combout => \reg_file|registers[29][10]~feeder_combout\);

-- Location: FF_X70_Y10_N23
\reg_file|registers[29][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[29][10]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[29][10]~q\);

-- Location: FF_X68_Y11_N28
\reg_file|registers[17][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[10]~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[17][10]~q\);

-- Location: LABCELL_X68_Y4_N36
\reg_file|registers[25][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[25][10]~feeder_combout\ = ( \mux_jal|output[10]~10_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[10]~10_combout\,
	combout => \reg_file|registers[25][10]~feeder_combout\);

-- Location: FF_X68_Y4_N37
\reg_file|registers[25][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[25][10]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[25][10]~q\);

-- Location: LABCELL_X68_Y11_N24
\sreaddata2_IDEX~111\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~111_combout\ = ( sinstruction_IFID(19) & ( \reg_file|registers[25][10]~q\ & ( (!\sinstruction_IFID[18]~DUPLICATE_q\) # (\reg_file|registers[29][10]~q\) ) ) ) # ( !sinstruction_IFID(19) & ( \reg_file|registers[25][10]~q\ & ( 
-- (!\sinstruction_IFID[18]~DUPLICATE_q\ & ((\reg_file|registers[17][10]~q\))) # (\sinstruction_IFID[18]~DUPLICATE_q\ & (\reg_file|registers[21][10]~DUPLICATE_q\)) ) ) ) # ( sinstruction_IFID(19) & ( !\reg_file|registers[25][10]~q\ & ( 
-- (\sinstruction_IFID[18]~DUPLICATE_q\ & \reg_file|registers[29][10]~q\) ) ) ) # ( !sinstruction_IFID(19) & ( !\reg_file|registers[25][10]~q\ & ( (!\sinstruction_IFID[18]~DUPLICATE_q\ & ((\reg_file|registers[17][10]~q\))) # 
-- (\sinstruction_IFID[18]~DUPLICATE_q\ & (\reg_file|registers[21][10]~DUPLICATE_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110111011000001010000010100010001101110111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IFID[18]~DUPLICATE_q\,
	datab => \reg_file|ALT_INV_registers[21][10]~DUPLICATE_q\,
	datac => \reg_file|ALT_INV_registers[29][10]~q\,
	datad => \reg_file|ALT_INV_registers[17][10]~q\,
	datae => ALT_INV_sinstruction_IFID(19),
	dataf => \reg_file|ALT_INV_registers[25][10]~q\,
	combout => \sreaddata2_IDEX~111_combout\);

-- Location: LABCELL_X68_Y12_N0
\reg_file|registers[16][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[16][10]~feeder_combout\ = ( \mux_jal|output[10]~10_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[10]~10_combout\,
	combout => \reg_file|registers[16][10]~feeder_combout\);

-- Location: FF_X68_Y12_N2
\reg_file|registers[16][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[16][10]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[16][10]~q\);

-- Location: FF_X62_Y12_N25
\reg_file|registers[20][10]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[10]~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[20][10]~DUPLICATE_q\);

-- Location: LABCELL_X66_Y8_N15
\reg_file|registers[28][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[28][10]~feeder_combout\ = ( \mux_jal|output[10]~10_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[10]~10_combout\,
	combout => \reg_file|registers[28][10]~feeder_combout\);

-- Location: FF_X66_Y8_N17
\reg_file|registers[28][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[28][10]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[28][10]~q\);

-- Location: FF_X68_Y5_N46
\reg_file|registers[24][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[10]~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[24][10]~q\);

-- Location: LABCELL_X68_Y12_N54
\sreaddata2_IDEX~110\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~110_combout\ = ( \reg_file|registers[28][10]~q\ & ( \reg_file|registers[24][10]~q\ & ( ((!\sinstruction_IFID[18]~DUPLICATE_q\ & (\reg_file|registers[16][10]~q\)) # (\sinstruction_IFID[18]~DUPLICATE_q\ & 
-- ((\reg_file|registers[20][10]~DUPLICATE_q\)))) # (sinstruction_IFID(19)) ) ) ) # ( !\reg_file|registers[28][10]~q\ & ( \reg_file|registers[24][10]~q\ & ( (!\sinstruction_IFID[18]~DUPLICATE_q\ & (((\reg_file|registers[16][10]~q\)) # 
-- (sinstruction_IFID(19)))) # (\sinstruction_IFID[18]~DUPLICATE_q\ & (!sinstruction_IFID(19) & ((\reg_file|registers[20][10]~DUPLICATE_q\)))) ) ) ) # ( \reg_file|registers[28][10]~q\ & ( !\reg_file|registers[24][10]~q\ & ( 
-- (!\sinstruction_IFID[18]~DUPLICATE_q\ & (!sinstruction_IFID(19) & (\reg_file|registers[16][10]~q\))) # (\sinstruction_IFID[18]~DUPLICATE_q\ & (((\reg_file|registers[20][10]~DUPLICATE_q\)) # (sinstruction_IFID(19)))) ) ) ) # ( 
-- !\reg_file|registers[28][10]~q\ & ( !\reg_file|registers[24][10]~q\ & ( (!sinstruction_IFID(19) & ((!\sinstruction_IFID[18]~DUPLICATE_q\ & (\reg_file|registers[16][10]~q\)) # (\sinstruction_IFID[18]~DUPLICATE_q\ & 
-- ((\reg_file|registers[20][10]~DUPLICATE_q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000110010101110100101010011011100011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IFID[18]~DUPLICATE_q\,
	datab => ALT_INV_sinstruction_IFID(19),
	datac => \reg_file|ALT_INV_registers[16][10]~q\,
	datad => \reg_file|ALT_INV_registers[20][10]~DUPLICATE_q\,
	datae => \reg_file|ALT_INV_registers[28][10]~q\,
	dataf => \reg_file|ALT_INV_registers[24][10]~q\,
	combout => \sreaddata2_IDEX~110_combout\);

-- Location: LABCELL_X62_Y5_N9
\sreaddata2_IDEX~114\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~114_combout\ = ( sinstruction_IFID(16) & ( \sreaddata2_IDEX~110_combout\ & ( (!sinstruction_IFID(17) & ((\sreaddata2_IDEX~111_combout\))) # (sinstruction_IFID(17) & (\sreaddata2_IDEX~113_combout\)) ) ) ) # ( !sinstruction_IFID(16) & ( 
-- \sreaddata2_IDEX~110_combout\ & ( (!sinstruction_IFID(17)) # (\sreaddata2_IDEX~112_combout\) ) ) ) # ( sinstruction_IFID(16) & ( !\sreaddata2_IDEX~110_combout\ & ( (!sinstruction_IFID(17) & ((\sreaddata2_IDEX~111_combout\))) # (sinstruction_IFID(17) & 
-- (\sreaddata2_IDEX~113_combout\)) ) ) ) # ( !sinstruction_IFID(16) & ( !\sreaddata2_IDEX~110_combout\ & ( (\sreaddata2_IDEX~112_combout\ & sinstruction_IFID(17)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000000111111001111110101111101010000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sreaddata2_IDEX~112_combout\,
	datab => \ALT_INV_sreaddata2_IDEX~113_combout\,
	datac => ALT_INV_sinstruction_IFID(17),
	datad => \ALT_INV_sreaddata2_IDEX~111_combout\,
	datae => ALT_INV_sinstruction_IFID(16),
	dataf => \ALT_INV_sreaddata2_IDEX~110_combout\,
	combout => \sreaddata2_IDEX~114_combout\);

-- Location: LABCELL_X62_Y5_N51
\sreaddata2_IDEX~120\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~120_combout\ = ( \sreaddata2_IDEX~119_combout\ & ( \sreaddata2_IDEX~114_combout\ ) ) # ( !\sreaddata2_IDEX~119_combout\ & ( \sreaddata2_IDEX~114_combout\ & ( \sinstruction_IFID[20]~DUPLICATE_q\ ) ) ) # ( \sreaddata2_IDEX~119_combout\ & ( 
-- !\sreaddata2_IDEX~114_combout\ & ( !\sinstruction_IFID[20]~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101001010101010101011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IFID[20]~DUPLICATE_q\,
	datae => \ALT_INV_sreaddata2_IDEX~119_combout\,
	dataf => \ALT_INV_sreaddata2_IDEX~114_combout\,
	combout => \sreaddata2_IDEX~120_combout\);

-- Location: FF_X62_Y5_N52
\sreaddata2_IDEX[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sreaddata2_IDEX~120_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata2_IDEX(10));

-- Location: LABCELL_X75_Y9_N30
\mux_alu|output[10]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_alu|output[10]~23_combout\ = ( \forward|rd2_out[0]~2_combout\ & ( \mux_jal|output[10]~10_combout\ ) ) # ( !\forward|rd2_out[0]~2_combout\ & ( (!\mux_alu|output[17]~1_combout\ & (salumainresult_EXMEM(10))) # (\mux_alu|output[17]~1_combout\ & 
-- ((sreaddata2_IDEX(10)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_jal|ALT_INV_output[10]~10_combout\,
	datab => ALT_INV_salumainresult_EXMEM(10),
	datac => \mux_alu|ALT_INV_output[17]~1_combout\,
	datad => ALT_INV_sreaddata2_IDEX(10),
	dataf => \forward|ALT_INV_rd2_out[0]~2_combout\,
	combout => \mux_alu|output[10]~23_combout\);

-- Location: LABCELL_X75_Y9_N33
\forward|Mux21~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux21~0_combout\ = ( \forward|rd1_out[0]~2_combout\ & ( (!\forward|Mux3~0_combout\ & (\mux_jal|output[10]~10_combout\)) # (\forward|Mux3~0_combout\ & ((sreaddata1_IDEX(10)))) ) ) # ( !\forward|rd1_out[0]~2_combout\ & ( (!\forward|Mux3~0_combout\ 
-- & (salumainresult_EXMEM(10))) # (\forward|Mux3~0_combout\ & ((sreaddata1_IDEX(10)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111001100110000111101010101000011110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_jal|ALT_INV_output[10]~10_combout\,
	datab => ALT_INV_salumainresult_EXMEM(10),
	datac => ALT_INV_sreaddata1_IDEX(10),
	datad => \forward|ALT_INV_Mux3~0_combout\,
	dataf => \forward|ALT_INV_rd1_out[0]~2_combout\,
	combout => \forward|Mux21~0_combout\);

-- Location: LABCELL_X77_Y8_N33
\alu_main|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Add0~41_sumout\ = SUM(( !salucontrol_IDEX(2) $ (((!\salusrc_IDEX~DUPLICATE_q\ & ((!\mux_alu|output[10]~23_combout\))) # (\salusrc_IDEX~DUPLICATE_q\ & (!\sinstruction_IDEX[10]~DUPLICATE_q\)))) ) + ( \forward|Mux21~0_combout\ ) + ( 
-- \alu_main|Add0~38\ ))
-- \alu_main|Add0~42\ = CARRY(( !salucontrol_IDEX(2) $ (((!\salusrc_IDEX~DUPLICATE_q\ & ((!\mux_alu|output[10]~23_combout\))) # (\salusrc_IDEX~DUPLICATE_q\ & (!\sinstruction_IDEX[10]~DUPLICATE_q\)))) ) + ( \forward|Mux21~0_combout\ ) + ( \alu_main|Add0~38\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000101011010011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salucontrol_IDEX(2),
	datab => \ALT_INV_salusrc_IDEX~DUPLICATE_q\,
	datac => \ALT_INV_sinstruction_IDEX[10]~DUPLICATE_q\,
	datad => \mux_alu|ALT_INV_output[10]~23_combout\,
	dataf => \forward|ALT_INV_Mux21~0_combout\,
	cin => \alu_main|Add0~38\,
	sumout => \alu_main|Add0~41_sumout\,
	cout => \alu_main|Add0~42\);

-- Location: LABCELL_X75_Y9_N51
\mux_alu|output[10]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_alu|output[10]~24_combout\ = ( \mux_alu|output[10]~23_combout\ & ( (!\salusrc_IDEX~DUPLICATE_q\) # (\sinstruction_IDEX[10]~DUPLICATE_q\) ) ) # ( !\mux_alu|output[10]~23_combout\ & ( (\sinstruction_IDEX[10]~DUPLICATE_q\ & \salusrc_IDEX~DUPLICATE_q\) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010111110101111101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IDEX[10]~DUPLICATE_q\,
	datac => \ALT_INV_salusrc_IDEX~DUPLICATE_q\,
	dataf => \mux_alu|ALT_INV_output[10]~23_combout\,
	combout => \mux_alu|output[10]~24_combout\);

-- Location: LABCELL_X75_Y6_N24
\alu_main|Result~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Result~6_combout\ = ( \mux_alu|output[10]~24_combout\ & ( \forward|Mux21~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \mux_alu|ALT_INV_output[10]~24_combout\,
	dataf => \forward|ALT_INV_Mux21~0_combout\,
	combout => \alu_main|Result~6_combout\);

-- Location: MLABCELL_X78_Y6_N57
\alu_main|Mux10~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux10~3_combout\ = ( !\mux_alu|output[10]~24_combout\ & ( !\forward|Mux21~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \mux_alu|ALT_INV_output[10]~24_combout\,
	dataf => \forward|ALT_INV_Mux21~0_combout\,
	combout => \alu_main|Mux10~3_combout\);

-- Location: FF_X68_Y11_N1
\sreaddata2_IDEX[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sreaddata2_IDEX~10_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sreaddata2_IDEX[0]~DUPLICATE_q\);

-- Location: LABCELL_X77_Y9_N3
\mux_alu|output[0]~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_alu|output[0]~57_combout\ = ( \mux_jal|output[0]~0_combout\ & ( \forward|rd2_out[0]~2_combout\ ) ) # ( \mux_jal|output[0]~0_combout\ & ( !\forward|rd2_out[0]~2_combout\ & ( (!\mux_alu|output[17]~1_combout\ & (salumainresult_EXMEM(0))) # 
-- (\mux_alu|output[17]~1_combout\ & ((\sreaddata2_IDEX[0]~DUPLICATE_q\))) ) ) ) # ( !\mux_jal|output[0]~0_combout\ & ( !\forward|rd2_out[0]~2_combout\ & ( (!\mux_alu|output[17]~1_combout\ & (salumainresult_EXMEM(0))) # (\mux_alu|output[17]~1_combout\ & 
-- ((\sreaddata2_IDEX[0]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111001100110000111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_salumainresult_EXMEM(0),
	datac => \ALT_INV_sreaddata2_IDEX[0]~DUPLICATE_q\,
	datad => \mux_alu|ALT_INV_output[17]~1_combout\,
	datae => \mux_jal|ALT_INV_output[0]~0_combout\,
	dataf => \forward|ALT_INV_rd2_out[0]~2_combout\,
	combout => \mux_alu|output[0]~57_combout\);

-- Location: LABCELL_X77_Y9_N30
\alu_main|Add0~130\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Add0~130_cout\ = CARRY(( salucontrol_IDEX(2) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_salucontrol_IDEX(2),
	cin => GND,
	cout => \alu_main|Add0~130_cout\);

-- Location: LABCELL_X77_Y9_N33
\alu_main|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Add0~1_sumout\ = SUM(( !salucontrol_IDEX(2) $ (((!\salusrc_IDEX~DUPLICATE_q\ & ((!\mux_alu|output[0]~57_combout\))) # (\salusrc_IDEX~DUPLICATE_q\ & (!sinstruction_IDEX(0))))) ) + ( \forward|Mux31~0_combout\ ) + ( \alu_main|Add0~130_cout\ ))
-- \alu_main|Add0~2\ = CARRY(( !salucontrol_IDEX(2) $ (((!\salusrc_IDEX~DUPLICATE_q\ & ((!\mux_alu|output[0]~57_combout\))) # (\salusrc_IDEX~DUPLICATE_q\ & (!sinstruction_IDEX(0))))) ) + ( \forward|Mux31~0_combout\ ) + ( \alu_main|Add0~130_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000101011010100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salucontrol_IDEX(2),
	datab => ALT_INV_sinstruction_IDEX(0),
	datac => \ALT_INV_salusrc_IDEX~DUPLICATE_q\,
	datad => \mux_alu|ALT_INV_output[0]~57_combout\,
	dataf => \forward|ALT_INV_Mux31~0_combout\,
	cin => \alu_main|Add0~130_cout\,
	sumout => \alu_main|Add0~1_sumout\,
	cout => \alu_main|Add0~2\);

-- Location: LABCELL_X80_Y4_N45
\alu_main|ShiftLeft0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft0~1_combout\ = ( !sinstruction_IDEX(8) & ( !\sinstruction_IDEX[9]~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => ALT_INV_sinstruction_IDEX(8),
	dataf => \ALT_INV_sinstruction_IDEX[9]~DUPLICATE_q\,
	combout => \alu_main|ShiftLeft0~1_combout\);

-- Location: LABCELL_X75_Y9_N15
\mux_alu|output[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_alu|output[0]~0_combout\ = ( \salusrc_IDEX~DUPLICATE_q\ & ( sinstruction_IDEX(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_sinstruction_IDEX(0),
	dataf => \ALT_INV_salusrc_IDEX~DUPLICATE_q\,
	combout => \mux_alu|output[0]~0_combout\);

-- Location: FF_X75_Y10_N2
salusrc_IDEX : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \control|Mux4~0_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \salusrc_IDEX~q\);

-- Location: LABCELL_X74_Y9_N12
\mux_alu|output[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_alu|output[0]~2_combout\ = ( \mux_alu|output[17]~1_combout\ & ( \forward|rd2_out[0]~2_combout\ & ( (!\salusrc_IDEX~q\ & \mux_jal|output[0]~0_combout\) ) ) ) # ( !\mux_alu|output[17]~1_combout\ & ( \forward|rd2_out[0]~2_combout\ & ( (!\salusrc_IDEX~q\ 
-- & \mux_jal|output[0]~0_combout\) ) ) ) # ( \mux_alu|output[17]~1_combout\ & ( !\forward|rd2_out[0]~2_combout\ & ( (!\salusrc_IDEX~q\ & \sreaddata2_IDEX[0]~DUPLICATE_q\) ) ) ) # ( !\mux_alu|output[17]~1_combout\ & ( !\forward|rd2_out[0]~2_combout\ & ( 
-- (!\salusrc_IDEX~q\ & salumainresult_EXMEM(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010001000100010001000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_salusrc_IDEX~q\,
	datab => \ALT_INV_sreaddata2_IDEX[0]~DUPLICATE_q\,
	datac => \mux_jal|ALT_INV_output[0]~0_combout\,
	datad => ALT_INV_salumainresult_EXMEM(0),
	datae => \mux_alu|ALT_INV_output[17]~1_combout\,
	dataf => \forward|ALT_INV_rd2_out[0]~2_combout\,
	combout => \mux_alu|output[0]~2_combout\);

-- Location: FF_X78_Y6_N28
\sinstruction_IDEX[7]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => sinstruction_IFID(7),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sinstruction_IDEX[7]~DUPLICATE_q\);

-- Location: MLABCELL_X82_Y9_N12
\alu_main|ShiftLeft0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft0~0_combout\ = ( !\sinstruction_IDEX[7]~DUPLICATE_q\ & ( (!\sinstruction_IDEX[6]~DUPLICATE_q\ & ((\mux_alu|output[0]~2_combout\) # (\mux_alu|output[0]~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100000000001111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mux_alu|ALT_INV_output[0]~0_combout\,
	datac => \mux_alu|ALT_INV_output[0]~2_combout\,
	datad => \ALT_INV_sinstruction_IDEX[6]~DUPLICATE_q\,
	dataf => \ALT_INV_sinstruction_IDEX[7]~DUPLICATE_q\,
	combout => \alu_main|ShiftLeft0~0_combout\);

-- Location: MLABCELL_X82_Y9_N30
\alu_main|ShiftLeft0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft0~2_combout\ = ( \alu_main|ShiftLeft0~0_combout\ & ( \alu_main|ShiftLeft0~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \alu_main|ALT_INV_ShiftLeft0~1_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft0~0_combout\,
	combout => \alu_main|ShiftLeft0~2_combout\);

-- Location: LABCELL_X83_Y8_N30
\alu_main|ShiftLeft0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft0~3_combout\ = ( !\sinstruction_IDEX[10]~DUPLICATE_q\ & ( \alu_main|ShiftLeft0~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALT_INV_sinstruction_IDEX[10]~DUPLICATE_q\,
	dataf => \alu_main|ALT_INV_ShiftLeft0~2_combout\,
	combout => \alu_main|ShiftLeft0~3_combout\);

-- Location: FF_X66_Y4_N29
\reg_file|registers[20][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[2]~2_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[20][2]~q\);

-- Location: FF_X66_Y4_N31
\reg_file|registers[28][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[2]~2_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[28][2]~q\);

-- Location: LABCELL_X64_Y4_N36
\reg_file|registers[16][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[16][2]~feeder_combout\ = ( \mux_jal|output[2]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[2]~2_combout\,
	combout => \reg_file|registers[16][2]~feeder_combout\);

-- Location: FF_X64_Y4_N37
\reg_file|registers[16][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[16][2]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[16][2]~q\);

-- Location: FF_X70_Y5_N37
\reg_file|registers[24][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[2]~2_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[24][2]~q\);

-- Location: LABCELL_X66_Y4_N6
\sreaddata1_IDEX~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~22_combout\ = ( \reg_file|registers[16][2]~q\ & ( \reg_file|registers[24][2]~q\ & ( (!sinstruction_IFID(23)) # ((!\sinstruction_IFID[24]~DUPLICATE_q\ & (\reg_file|registers[20][2]~q\)) # (\sinstruction_IFID[24]~DUPLICATE_q\ & 
-- ((\reg_file|registers[28][2]~q\)))) ) ) ) # ( !\reg_file|registers[16][2]~q\ & ( \reg_file|registers[24][2]~q\ & ( (!\sinstruction_IFID[24]~DUPLICATE_q\ & (\reg_file|registers[20][2]~q\ & ((sinstruction_IFID(23))))) # (\sinstruction_IFID[24]~DUPLICATE_q\ 
-- & (((!sinstruction_IFID(23)) # (\reg_file|registers[28][2]~q\)))) ) ) ) # ( \reg_file|registers[16][2]~q\ & ( !\reg_file|registers[24][2]~q\ & ( (!\sinstruction_IFID[24]~DUPLICATE_q\ & (((!sinstruction_IFID(23))) # (\reg_file|registers[20][2]~q\))) # 
-- (\sinstruction_IFID[24]~DUPLICATE_q\ & (((\reg_file|registers[28][2]~q\ & sinstruction_IFID(23))))) ) ) ) # ( !\reg_file|registers[16][2]~q\ & ( !\reg_file|registers[24][2]~q\ & ( (sinstruction_IFID(23) & ((!\sinstruction_IFID[24]~DUPLICATE_q\ & 
-- (\reg_file|registers[20][2]~q\)) # (\sinstruction_IFID[24]~DUPLICATE_q\ & ((\reg_file|registers[28][2]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000111110011000100011100110011010001111111111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[20][2]~q\,
	datab => \ALT_INV_sinstruction_IFID[24]~DUPLICATE_q\,
	datac => \reg_file|ALT_INV_registers[28][2]~q\,
	datad => ALT_INV_sinstruction_IFID(23),
	datae => \reg_file|ALT_INV_registers[16][2]~q\,
	dataf => \reg_file|ALT_INV_registers[24][2]~q\,
	combout => \sreaddata1_IDEX~22_combout\);

-- Location: FF_X57_Y7_N7
\reg_file|registers[31][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[2]~2_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[31][2]~q\);

-- Location: FF_X57_Y7_N14
\reg_file|registers[19][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[2]~2_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[19][2]~q\);

-- Location: FF_X59_Y7_N8
\reg_file|registers[27][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[2]~2_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[27][2]~q\);

-- Location: FF_X59_Y9_N38
\reg_file|registers[23][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[2]~2_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[23][2]~q\);

-- Location: LABCELL_X57_Y7_N54
\sreaddata1_IDEX~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~25_combout\ = ( sinstruction_IFID(23) & ( sinstruction_IFID(24) & ( \reg_file|registers[31][2]~q\ ) ) ) # ( !sinstruction_IFID(23) & ( sinstruction_IFID(24) & ( \reg_file|registers[27][2]~q\ ) ) ) # ( sinstruction_IFID(23) & ( 
-- !sinstruction_IFID(24) & ( \reg_file|registers[23][2]~q\ ) ) ) # ( !sinstruction_IFID(23) & ( !sinstruction_IFID(24) & ( \reg_file|registers[19][2]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[31][2]~q\,
	datab => \reg_file|ALT_INV_registers[19][2]~q\,
	datac => \reg_file|ALT_INV_registers[27][2]~q\,
	datad => \reg_file|ALT_INV_registers[23][2]~q\,
	datae => ALT_INV_sinstruction_IFID(23),
	dataf => ALT_INV_sinstruction_IFID(24),
	combout => \sreaddata1_IDEX~25_combout\);

-- Location: FF_X68_Y5_N56
\reg_file|registers[17][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[2]~2_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[17][2]~q\);

-- Location: FF_X67_Y8_N29
\reg_file|registers[25][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[2]~2_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[25][2]~q\);

-- Location: FF_X68_Y5_N38
\reg_file|registers[21][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[2]~2_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[21][2]~q\);

-- Location: FF_X70_Y10_N7
\reg_file|registers[29][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[2]~2_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[29][2]~q\);

-- Location: LABCELL_X68_Y5_N36
\sreaddata1_IDEX~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~23_combout\ = ( \reg_file|registers[21][2]~q\ & ( \reg_file|registers[29][2]~q\ & ( ((!\sinstruction_IFID[24]~DUPLICATE_q\ & (\reg_file|registers[17][2]~q\)) # (\sinstruction_IFID[24]~DUPLICATE_q\ & ((\reg_file|registers[25][2]~q\)))) # 
-- (sinstruction_IFID(23)) ) ) ) # ( !\reg_file|registers[21][2]~q\ & ( \reg_file|registers[29][2]~q\ & ( (!\sinstruction_IFID[24]~DUPLICATE_q\ & (\reg_file|registers[17][2]~q\ & ((!sinstruction_IFID(23))))) # (\sinstruction_IFID[24]~DUPLICATE_q\ & 
-- (((sinstruction_IFID(23)) # (\reg_file|registers[25][2]~q\)))) ) ) ) # ( \reg_file|registers[21][2]~q\ & ( !\reg_file|registers[29][2]~q\ & ( (!\sinstruction_IFID[24]~DUPLICATE_q\ & (((sinstruction_IFID(23))) # (\reg_file|registers[17][2]~q\))) # 
-- (\sinstruction_IFID[24]~DUPLICATE_q\ & (((\reg_file|registers[25][2]~q\ & !sinstruction_IFID(23))))) ) ) ) # ( !\reg_file|registers[21][2]~q\ & ( !\reg_file|registers[29][2]~q\ & ( (!sinstruction_IFID(23) & ((!\sinstruction_IFID[24]~DUPLICATE_q\ & 
-- (\reg_file|registers[17][2]~q\)) # (\sinstruction_IFID[24]~DUPLICATE_q\ & ((\reg_file|registers[25][2]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001100000000010100111111000001010011000011110101001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[17][2]~q\,
	datab => \reg_file|ALT_INV_registers[25][2]~q\,
	datac => \ALT_INV_sinstruction_IFID[24]~DUPLICATE_q\,
	datad => ALT_INV_sinstruction_IFID(23),
	datae => \reg_file|ALT_INV_registers[21][2]~q\,
	dataf => \reg_file|ALT_INV_registers[29][2]~q\,
	combout => \sreaddata1_IDEX~23_combout\);

-- Location: FF_X67_Y4_N14
\reg_file|registers[30][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[2]~2_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[30][2]~q\);

-- Location: FF_X68_Y9_N7
\reg_file|registers[26][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[2]~2_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[26][2]~q\);

-- Location: LABCELL_X68_Y9_N12
\reg_file|registers[18][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[18][2]~feeder_combout\ = ( \mux_jal|output[2]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[2]~2_combout\,
	combout => \reg_file|registers[18][2]~feeder_combout\);

-- Location: FF_X68_Y9_N14
\reg_file|registers[18][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[18][2]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[18][2]~q\);

-- Location: FF_X67_Y11_N53
\reg_file|registers[22][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[2]~2_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[22][2]~q\);

-- Location: LABCELL_X67_Y4_N15
\sreaddata1_IDEX~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~24_combout\ = ( \reg_file|registers[18][2]~q\ & ( \reg_file|registers[22][2]~q\ & ( (!\sinstruction_IFID[24]~DUPLICATE_q\) # ((!sinstruction_IFID(23) & ((\reg_file|registers[26][2]~q\))) # (sinstruction_IFID(23) & 
-- (\reg_file|registers[30][2]~q\))) ) ) ) # ( !\reg_file|registers[18][2]~q\ & ( \reg_file|registers[22][2]~q\ & ( (!\sinstruction_IFID[24]~DUPLICATE_q\ & (((sinstruction_IFID(23))))) # (\sinstruction_IFID[24]~DUPLICATE_q\ & ((!sinstruction_IFID(23) & 
-- ((\reg_file|registers[26][2]~q\))) # (sinstruction_IFID(23) & (\reg_file|registers[30][2]~q\)))) ) ) ) # ( \reg_file|registers[18][2]~q\ & ( !\reg_file|registers[22][2]~q\ & ( (!\sinstruction_IFID[24]~DUPLICATE_q\ & (((!sinstruction_IFID(23))))) # 
-- (\sinstruction_IFID[24]~DUPLICATE_q\ & ((!sinstruction_IFID(23) & ((\reg_file|registers[26][2]~q\))) # (sinstruction_IFID(23) & (\reg_file|registers[30][2]~q\)))) ) ) ) # ( !\reg_file|registers[18][2]~q\ & ( !\reg_file|registers[22][2]~q\ & ( 
-- (\sinstruction_IFID[24]~DUPLICATE_q\ & ((!sinstruction_IFID(23) & ((\reg_file|registers[26][2]~q\))) # (sinstruction_IFID(23) & (\reg_file|registers[30][2]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101010001101000011111000100001011010110111010101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IFID[24]~DUPLICATE_q\,
	datab => \reg_file|ALT_INV_registers[30][2]~q\,
	datac => ALT_INV_sinstruction_IFID(23),
	datad => \reg_file|ALT_INV_registers[26][2]~q\,
	datae => \reg_file|ALT_INV_registers[18][2]~q\,
	dataf => \reg_file|ALT_INV_registers[22][2]~q\,
	combout => \sreaddata1_IDEX~24_combout\);

-- Location: MLABCELL_X65_Y4_N54
\sreaddata1_IDEX~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~26_combout\ = ( \sreaddata1_IDEX~23_combout\ & ( \sreaddata1_IDEX~24_combout\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & (((sinstruction_IFID(22))) # (\sreaddata1_IDEX~22_combout\))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & 
-- (((!sinstruction_IFID(22)) # (\sreaddata1_IDEX~25_combout\)))) ) ) ) # ( !\sreaddata1_IDEX~23_combout\ & ( \sreaddata1_IDEX~24_combout\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & (((sinstruction_IFID(22))) # (\sreaddata1_IDEX~22_combout\))) # 
-- (\sinstruction_IFID[21]~DUPLICATE_q\ & (((sinstruction_IFID(22) & \sreaddata1_IDEX~25_combout\)))) ) ) ) # ( \sreaddata1_IDEX~23_combout\ & ( !\sreaddata1_IDEX~24_combout\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & (\sreaddata1_IDEX~22_combout\ & 
-- (!sinstruction_IFID(22)))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & (((!sinstruction_IFID(22)) # (\sreaddata1_IDEX~25_combout\)))) ) ) ) # ( !\sreaddata1_IDEX~23_combout\ & ( !\sreaddata1_IDEX~24_combout\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & 
-- (\sreaddata1_IDEX~22_combout\ & (!sinstruction_IFID(22)))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & (((sinstruction_IFID(22) & \sreaddata1_IDEX~25_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000011011100000111001101001100010011110111110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sreaddata1_IDEX~22_combout\,
	datab => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	datac => ALT_INV_sinstruction_IFID(22),
	datad => \ALT_INV_sreaddata1_IDEX~25_combout\,
	datae => \ALT_INV_sreaddata1_IDEX~23_combout\,
	dataf => \ALT_INV_sreaddata1_IDEX~24_combout\,
	combout => \sreaddata1_IDEX~26_combout\);

-- Location: FF_X66_Y7_N2
\reg_file|registers[5][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[2]~2_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[5][2]~q\);

-- Location: FF_X66_Y7_N11
\reg_file|registers[4][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[2]~2_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[4][2]~q\);

-- Location: FF_X66_Y7_N32
\reg_file|registers[6][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[2]~2_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[6][2]~q\);

-- Location: MLABCELL_X72_Y11_N57
\reg_file|registers[7][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[7][2]~feeder_combout\ = ( \mux_jal|output[2]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[2]~2_combout\,
	combout => \reg_file|registers[7][2]~feeder_combout\);

-- Location: FF_X72_Y11_N58
\reg_file|registers[7][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[7][2]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[7][2]~q\);

-- Location: LABCELL_X66_Y7_N30
\sreaddata1_IDEX~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~30_combout\ = ( \reg_file|registers[6][2]~q\ & ( \reg_file|registers[7][2]~q\ & ( ((!\sinstruction_IFID[21]~DUPLICATE_q\ & ((\reg_file|registers[4][2]~q\))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & (\reg_file|registers[5][2]~q\))) # 
-- (sinstruction_IFID(22)) ) ) ) # ( !\reg_file|registers[6][2]~q\ & ( \reg_file|registers[7][2]~q\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & (!sinstruction_IFID(22) & ((\reg_file|registers[4][2]~q\)))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & 
-- (((\reg_file|registers[5][2]~q\)) # (sinstruction_IFID(22)))) ) ) ) # ( \reg_file|registers[6][2]~q\ & ( !\reg_file|registers[7][2]~q\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & (((\reg_file|registers[4][2]~q\)) # (sinstruction_IFID(22)))) # 
-- (\sinstruction_IFID[21]~DUPLICATE_q\ & (!sinstruction_IFID(22) & (\reg_file|registers[5][2]~q\))) ) ) ) # ( !\reg_file|registers[6][2]~q\ & ( !\reg_file|registers[7][2]~q\ & ( (!sinstruction_IFID(22) & ((!\sinstruction_IFID[21]~DUPLICATE_q\ & 
-- ((\reg_file|registers[4][2]~q\))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & (\reg_file|registers[5][2]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001001101010111000010101100111010011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	datab => ALT_INV_sinstruction_IFID(22),
	datac => \reg_file|ALT_INV_registers[5][2]~q\,
	datad => \reg_file|ALT_INV_registers[4][2]~q\,
	datae => \reg_file|ALT_INV_registers[6][2]~q\,
	dataf => \reg_file|ALT_INV_registers[7][2]~q\,
	combout => \sreaddata1_IDEX~30_combout\);

-- Location: FF_X62_Y7_N25
\reg_file|registers[15][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[2]~2_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[15][2]~q\);

-- Location: FF_X62_Y7_N53
\reg_file|registers[12][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[2]~2_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[12][2]~q\);

-- Location: FF_X62_Y7_N7
\reg_file|registers[14][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[2]~2_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[14][2]~q\);

-- Location: FF_X61_Y9_N37
\reg_file|registers[13][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[2]~2_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[13][2]~q\);

-- Location: LABCELL_X62_Y7_N57
\sreaddata1_IDEX~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~29_combout\ = ( \reg_file|registers[14][2]~q\ & ( \reg_file|registers[13][2]~q\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & (((\reg_file|registers[12][2]~q\)) # (sinstruction_IFID(22)))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & 
-- ((!sinstruction_IFID(22)) # ((\reg_file|registers[15][2]~q\)))) ) ) ) # ( !\reg_file|registers[14][2]~q\ & ( \reg_file|registers[13][2]~q\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & (!sinstruction_IFID(22) & ((\reg_file|registers[12][2]~q\)))) # 
-- (\sinstruction_IFID[21]~DUPLICATE_q\ & ((!sinstruction_IFID(22)) # ((\reg_file|registers[15][2]~q\)))) ) ) ) # ( \reg_file|registers[14][2]~q\ & ( !\reg_file|registers[13][2]~q\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & 
-- (((\reg_file|registers[12][2]~q\)) # (sinstruction_IFID(22)))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & (sinstruction_IFID(22) & (\reg_file|registers[15][2]~q\))) ) ) ) # ( !\reg_file|registers[14][2]~q\ & ( !\reg_file|registers[13][2]~q\ & ( 
-- (!\sinstruction_IFID[21]~DUPLICATE_q\ & (!sinstruction_IFID(22) & ((\reg_file|registers[12][2]~q\)))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & (sinstruction_IFID(22) & (\reg_file|registers[15][2]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001001000111010101101000101110011010110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	datab => ALT_INV_sinstruction_IFID(22),
	datac => \reg_file|ALT_INV_registers[15][2]~q\,
	datad => \reg_file|ALT_INV_registers[12][2]~q\,
	datae => \reg_file|ALT_INV_registers[14][2]~q\,
	dataf => \reg_file|ALT_INV_registers[13][2]~q\,
	combout => \sreaddata1_IDEX~29_combout\);

-- Location: FF_X65_Y10_N29
\reg_file|registers[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[2]~2_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[2][2]~q\);

-- Location: FF_X65_Y10_N8
\reg_file|registers[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[2]~2_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[3][2]~q\);

-- Location: FF_X64_Y10_N25
\reg_file|registers[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[2]~2_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[1][2]~q\);

-- Location: FF_X63_Y7_N52
\reg_file|registers[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[2]~2_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[0][2]~q\);

-- Location: MLABCELL_X65_Y10_N51
\sreaddata1_IDEX~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~28_combout\ = ( \sinstruction_IFID[21]~DUPLICATE_q\ & ( \reg_file|registers[0][2]~q\ & ( (!sinstruction_IFID(22) & ((\reg_file|registers[1][2]~q\))) # (sinstruction_IFID(22) & (\reg_file|registers[3][2]~q\)) ) ) ) # ( 
-- !\sinstruction_IFID[21]~DUPLICATE_q\ & ( \reg_file|registers[0][2]~q\ & ( (!sinstruction_IFID(22)) # (\reg_file|registers[2][2]~q\) ) ) ) # ( \sinstruction_IFID[21]~DUPLICATE_q\ & ( !\reg_file|registers[0][2]~q\ & ( (!sinstruction_IFID(22) & 
-- ((\reg_file|registers[1][2]~q\))) # (sinstruction_IFID(22) & (\reg_file|registers[3][2]~q\)) ) ) ) # ( !\sinstruction_IFID[21]~DUPLICATE_q\ & ( !\reg_file|registers[0][2]~q\ & ( (\reg_file|registers[2][2]~q\ & sinstruction_IFID(22)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000011110011001111111111010101010000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[2][2]~q\,
	datab => \reg_file|ALT_INV_registers[3][2]~q\,
	datac => \reg_file|ALT_INV_registers[1][2]~q\,
	datad => ALT_INV_sinstruction_IFID(22),
	datae => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	dataf => \reg_file|ALT_INV_registers[0][2]~q\,
	combout => \sreaddata1_IDEX~28_combout\);

-- Location: LABCELL_X63_Y12_N24
\reg_file|registers[9][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[9][2]~feeder_combout\ = ( \mux_jal|output[2]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[2]~2_combout\,
	combout => \reg_file|registers[9][2]~feeder_combout\);

-- Location: FF_X63_Y12_N26
\reg_file|registers[9][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[9][2]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[9][2]~q\);

-- Location: LABCELL_X63_Y12_N30
\reg_file|registers[10][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[10][2]~feeder_combout\ = ( \mux_jal|output[2]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[2]~2_combout\,
	combout => \reg_file|registers[10][2]~feeder_combout\);

-- Location: FF_X63_Y12_N32
\reg_file|registers[10][2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[10][2]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[10][2]~DUPLICATE_q\);

-- Location: LABCELL_X63_Y10_N18
\reg_file|registers[8][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[8][2]~feeder_combout\ = ( \mux_jal|output[2]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[2]~2_combout\,
	combout => \reg_file|registers[8][2]~feeder_combout\);

-- Location: FF_X63_Y10_N19
\reg_file|registers[8][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[8][2]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[8][2]~q\);

-- Location: LABCELL_X63_Y12_N48
\reg_file|registers[11][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[11][2]~feeder_combout\ = ( \mux_jal|output[2]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[2]~2_combout\,
	combout => \reg_file|registers[11][2]~feeder_combout\);

-- Location: FF_X63_Y12_N50
\reg_file|registers[11][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[11][2]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[11][2]~q\);

-- Location: LABCELL_X63_Y12_N57
\sreaddata1_IDEX~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~27_combout\ = ( sinstruction_IFID(22) & ( \sinstruction_IFID[21]~DUPLICATE_q\ & ( \reg_file|registers[11][2]~q\ ) ) ) # ( !sinstruction_IFID(22) & ( \sinstruction_IFID[21]~DUPLICATE_q\ & ( \reg_file|registers[9][2]~q\ ) ) ) # ( 
-- sinstruction_IFID(22) & ( !\sinstruction_IFID[21]~DUPLICATE_q\ & ( \reg_file|registers[10][2]~DUPLICATE_q\ ) ) ) # ( !sinstruction_IFID(22) & ( !\sinstruction_IFID[21]~DUPLICATE_q\ & ( \reg_file|registers[8][2]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[9][2]~q\,
	datab => \reg_file|ALT_INV_registers[10][2]~DUPLICATE_q\,
	datac => \reg_file|ALT_INV_registers[8][2]~q\,
	datad => \reg_file|ALT_INV_registers[11][2]~q\,
	datae => ALT_INV_sinstruction_IFID(22),
	dataf => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	combout => \sreaddata1_IDEX~27_combout\);

-- Location: MLABCELL_X65_Y7_N6
\sreaddata1_IDEX~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~31_combout\ = ( \sreaddata1_IDEX~28_combout\ & ( \sreaddata1_IDEX~27_combout\ & ( (!sinstruction_IFID(23)) # ((!sinstruction_IFID(24) & (\sreaddata1_IDEX~30_combout\)) # (sinstruction_IFID(24) & ((\sreaddata1_IDEX~29_combout\)))) ) ) ) # 
-- ( !\sreaddata1_IDEX~28_combout\ & ( \sreaddata1_IDEX~27_combout\ & ( (!sinstruction_IFID(23) & (((sinstruction_IFID(24))))) # (sinstruction_IFID(23) & ((!sinstruction_IFID(24) & (\sreaddata1_IDEX~30_combout\)) # (sinstruction_IFID(24) & 
-- ((\sreaddata1_IDEX~29_combout\))))) ) ) ) # ( \sreaddata1_IDEX~28_combout\ & ( !\sreaddata1_IDEX~27_combout\ & ( (!sinstruction_IFID(23) & (((!sinstruction_IFID(24))))) # (sinstruction_IFID(23) & ((!sinstruction_IFID(24) & (\sreaddata1_IDEX~30_combout\)) 
-- # (sinstruction_IFID(24) & ((\sreaddata1_IDEX~29_combout\))))) ) ) ) # ( !\sreaddata1_IDEX~28_combout\ & ( !\sreaddata1_IDEX~27_combout\ & ( (sinstruction_IFID(23) & ((!sinstruction_IFID(24) & (\sreaddata1_IDEX~30_combout\)) # (sinstruction_IFID(24) & 
-- ((\sreaddata1_IDEX~29_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010101101100001011010100011010000111111011101010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(23),
	datab => \ALT_INV_sreaddata1_IDEX~30_combout\,
	datac => ALT_INV_sinstruction_IFID(24),
	datad => \ALT_INV_sreaddata1_IDEX~29_combout\,
	datae => \ALT_INV_sreaddata1_IDEX~28_combout\,
	dataf => \ALT_INV_sreaddata1_IDEX~27_combout\,
	combout => \sreaddata1_IDEX~31_combout\);

-- Location: MLABCELL_X65_Y4_N39
\sreaddata1_IDEX~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~32_combout\ = ( \sreaddata1_IDEX~26_combout\ & ( \sreaddata1_IDEX~31_combout\ ) ) # ( !\sreaddata1_IDEX~26_combout\ & ( \sreaddata1_IDEX~31_combout\ & ( !sinstruction_IFID(25) ) ) ) # ( \sreaddata1_IDEX~26_combout\ & ( 
-- !\sreaddata1_IDEX~31_combout\ & ( sinstruction_IFID(25) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111110000111100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_sinstruction_IFID(25),
	datae => \ALT_INV_sreaddata1_IDEX~26_combout\,
	dataf => \ALT_INV_sreaddata1_IDEX~31_combout\,
	combout => \sreaddata1_IDEX~32_combout\);

-- Location: FF_X65_Y4_N40
\sreaddata1_IDEX[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sreaddata1_IDEX~32_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata1_IDEX(2));

-- Location: LABCELL_X74_Y11_N36
\forward|Mux29~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux29~0_combout\ = ( \forward|Mux3~0_combout\ & ( \forward|rd1_out[0]~2_combout\ & ( sreaddata1_IDEX(2) ) ) ) # ( !\forward|Mux3~0_combout\ & ( \forward|rd1_out[0]~2_combout\ & ( \mux_jal|output[2]~2_combout\ ) ) ) # ( \forward|Mux3~0_combout\ & 
-- ( !\forward|rd1_out[0]~2_combout\ & ( sreaddata1_IDEX(2) ) ) ) # ( !\forward|Mux3~0_combout\ & ( !\forward|rd1_out[0]~2_combout\ & ( salumainresult_EXMEM(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salumainresult_EXMEM(2),
	datac => ALT_INV_sreaddata1_IDEX(2),
	datad => \mux_jal|ALT_INV_output[2]~2_combout\,
	datae => \forward|ALT_INV_Mux3~0_combout\,
	dataf => \forward|ALT_INV_rd1_out[0]~2_combout\,
	combout => \forward|Mux29~0_combout\);

-- Location: LABCELL_X80_Y8_N0
\alu_main|ShiftLeft1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft1~1_combout\ = ( !\forward|Mux29~0_combout\ & ( !\forward|Mux28~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \forward|ALT_INV_Mux28~0_combout\,
	dataf => \forward|ALT_INV_Mux29~0_combout\,
	combout => \alu_main|ShiftLeft1~1_combout\);

-- Location: LABCELL_X74_Y9_N21
\alu_main|ShiftLeft1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft1~0_combout\ = ( \mux_alu|output[0]~2_combout\ & ( (!\forward|Mux30~0_combout\ & !\forward|Mux31~0_combout\) ) ) # ( !\mux_alu|output[0]~2_combout\ & ( (!\forward|Mux30~0_combout\ & (\mux_alu|output[0]~0_combout\ & 
-- !\forward|Mux31~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000000000010100000000010101010000000001010101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux30~0_combout\,
	datac => \mux_alu|ALT_INV_output[0]~0_combout\,
	datad => \forward|ALT_INV_Mux31~0_combout\,
	dataf => \mux_alu|ALT_INV_output[0]~2_combout\,
	combout => \alu_main|ShiftLeft1~0_combout\);

-- Location: LABCELL_X83_Y8_N24
\alu_main|ShiftLeft1~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft1~7_combout\ = ( !\alu_main|ShiftLeft1~6_combout\ & ( (\alu_main|ShiftLeft1~1_combout\ & (\alu_main|ShiftLeft1~0_combout\ & !\forward|Mux27~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000000000000110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \alu_main|ALT_INV_ShiftLeft1~1_combout\,
	datac => \alu_main|ALT_INV_ShiftLeft1~0_combout\,
	datad => \forward|ALT_INV_Mux27~0_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft1~6_combout\,
	combout => \alu_main|ShiftLeft1~7_combout\);

-- Location: LABCELL_X74_Y9_N27
\mux_alu|output[0]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_alu|output[0]~3_combout\ = ( \mux_alu|output[0]~2_combout\ ) # ( !\mux_alu|output[0]~2_combout\ & ( \mux_alu|output[0]~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mux_alu|ALT_INV_output[0]~0_combout\,
	dataf => \mux_alu|ALT_INV_output[0]~2_combout\,
	combout => \mux_alu|output[0]~3_combout\);

-- Location: LABCELL_X83_Y8_N0
\alu_main|Mux0~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux0~11_combout\ = ( !salucontrol_IDEX(1) & ( (!salucontrol_IDEX(3) & (\forward|Mux31~0_combout\ & (\mux_alu|output[0]~3_combout\))) # (salucontrol_IDEX(3) & ((((\alu_main|ShiftLeft0~3_combout\))))) ) ) # ( salucontrol_IDEX(1) & ( 
-- (!salucontrol_IDEX(3) & (((\alu_main|Add0~1_sumout\)))) # (salucontrol_IDEX(3) & ((((\alu_main|ShiftLeft1~7_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001001010111000010100000101000000010010101110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salucontrol_IDEX(3),
	datab => \forward|ALT_INV_Mux31~0_combout\,
	datac => \alu_main|ALT_INV_Add0~1_sumout\,
	datad => \alu_main|ALT_INV_ShiftLeft0~3_combout\,
	datae => ALT_INV_salucontrol_IDEX(1),
	dataf => \alu_main|ALT_INV_ShiftLeft1~7_combout\,
	datag => \mux_alu|ALT_INV_output[0]~3_combout\,
	combout => \alu_main|Mux0~11_combout\);

-- Location: LABCELL_X83_Y8_N57
\alu_main|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux0~0_combout\ = ( !\mux_alu|output[0]~3_combout\ & ( !\forward|Mux31~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \forward|ALT_INV_Mux31~0_combout\,
	dataf => \mux_alu|ALT_INV_output[0]~3_combout\,
	combout => \alu_main|Mux0~0_combout\);

-- Location: LABCELL_X81_Y8_N9
\alu_main|Mux0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux0~2_combout\ = ( \alu_main|Add0~1_sumout\ & ( (!salucontrol_IDEX(3) & (salucontrol_IDEX(1))) # (salucontrol_IDEX(3) & (!salucontrol_IDEX(1) & \alu_main|Mux0~0_combout\)) ) ) # ( !\alu_main|Add0~1_sumout\ & ( (salucontrol_IDEX(3) & 
-- (!salucontrol_IDEX(1) & \alu_main|Mux0~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000000000000101000000001010010110100000101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salucontrol_IDEX(3),
	datac => ALT_INV_salucontrol_IDEX(1),
	datad => \alu_main|ALT_INV_Mux0~0_combout\,
	dataf => \alu_main|ALT_INV_Add0~1_sumout\,
	combout => \alu_main|Mux0~2_combout\);

-- Location: LABCELL_X70_Y6_N42
\reg_file|registers[6][26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[6][26]~feeder_combout\ = ( \mux_jal|output[26]~26_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[26]~26_combout\,
	combout => \reg_file|registers[6][26]~feeder_combout\);

-- Location: FF_X70_Y6_N43
\reg_file|registers[6][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[6][26]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[6][26]~q\);

-- Location: LABCELL_X70_Y8_N15
\reg_file|registers[4][26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[4][26]~feeder_combout\ = ( \mux_jal|output[26]~26_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[26]~26_combout\,
	combout => \reg_file|registers[4][26]~feeder_combout\);

-- Location: FF_X70_Y8_N16
\reg_file|registers[4][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[4][26]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[4][26]~q\);

-- Location: FF_X68_Y6_N50
\reg_file|registers[5][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[26]~26_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[5][26]~q\);

-- Location: FF_X73_Y8_N1
\reg_file|registers[7][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[26]~26_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[7][26]~q\);

-- Location: LABCELL_X68_Y6_N51
\sreaddata2_IDEX~294\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~294_combout\ = ( sinstruction_IFID(17) & ( \reg_file|registers[7][26]~q\ & ( (sinstruction_IFID(16)) # (\reg_file|registers[6][26]~q\) ) ) ) # ( !sinstruction_IFID(17) & ( \reg_file|registers[7][26]~q\ & ( (!sinstruction_IFID(16) & 
-- (\reg_file|registers[4][26]~q\)) # (sinstruction_IFID(16) & ((\reg_file|registers[5][26]~q\))) ) ) ) # ( sinstruction_IFID(17) & ( !\reg_file|registers[7][26]~q\ & ( (\reg_file|registers[6][26]~q\ & !sinstruction_IFID(16)) ) ) ) # ( !sinstruction_IFID(17) 
-- & ( !\reg_file|registers[7][26]~q\ & ( (!sinstruction_IFID(16) & (\reg_file|registers[4][26]~q\)) # (sinstruction_IFID(16) & ((\reg_file|registers[5][26]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111010001000100010000001100001111110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[6][26]~q\,
	datab => ALT_INV_sinstruction_IFID(16),
	datac => \reg_file|ALT_INV_registers[4][26]~q\,
	datad => \reg_file|ALT_INV_registers[5][26]~q\,
	datae => ALT_INV_sinstruction_IFID(17),
	dataf => \reg_file|ALT_INV_registers[7][26]~q\,
	combout => \sreaddata2_IDEX~294_combout\);

-- Location: FF_X67_Y10_N58
\reg_file|registers[9][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[26]~26_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[9][26]~q\);

-- Location: FF_X67_Y10_N14
\reg_file|registers[10][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[26]~26_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[10][26]~q\);

-- Location: FF_X63_Y10_N49
\reg_file|registers[8][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[26]~26_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[8][26]~q\);

-- Location: FF_X67_Y10_N44
\reg_file|registers[11][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[26]~26_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[11][26]~q\);

-- Location: LABCELL_X67_Y10_N15
\sreaddata2_IDEX~291\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~291_combout\ = ( \reg_file|registers[8][26]~q\ & ( \reg_file|registers[11][26]~q\ & ( (!sinstruction_IFID(17) & (((!sinstruction_IFID(16))) # (\reg_file|registers[9][26]~q\))) # (sinstruction_IFID(17) & (((sinstruction_IFID(16)) # 
-- (\reg_file|registers[10][26]~q\)))) ) ) ) # ( !\reg_file|registers[8][26]~q\ & ( \reg_file|registers[11][26]~q\ & ( (!sinstruction_IFID(17) & (\reg_file|registers[9][26]~q\ & ((sinstruction_IFID(16))))) # (sinstruction_IFID(17) & (((sinstruction_IFID(16)) 
-- # (\reg_file|registers[10][26]~q\)))) ) ) ) # ( \reg_file|registers[8][26]~q\ & ( !\reg_file|registers[11][26]~q\ & ( (!sinstruction_IFID(17) & (((!sinstruction_IFID(16))) # (\reg_file|registers[9][26]~q\))) # (sinstruction_IFID(17) & 
-- (((\reg_file|registers[10][26]~q\ & !sinstruction_IFID(16))))) ) ) ) # ( !\reg_file|registers[8][26]~q\ & ( !\reg_file|registers[11][26]~q\ & ( (!sinstruction_IFID(17) & (\reg_file|registers[9][26]~q\ & ((sinstruction_IFID(16))))) # (sinstruction_IFID(17) 
-- & (((\reg_file|registers[10][26]~q\ & !sinstruction_IFID(16))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010000111100110101000000000011010111111111001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[9][26]~q\,
	datab => \reg_file|ALT_INV_registers[10][26]~q\,
	datac => ALT_INV_sinstruction_IFID(17),
	datad => ALT_INV_sinstruction_IFID(16),
	datae => \reg_file|ALT_INV_registers[8][26]~q\,
	dataf => \reg_file|ALT_INV_registers[11][26]~q\,
	combout => \sreaddata2_IDEX~291_combout\);

-- Location: FF_X62_Y8_N44
\reg_file|registers[15][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[26]~26_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[15][26]~q\);

-- Location: FF_X62_Y9_N19
\reg_file|registers[12][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[26]~26_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[12][26]~q\);

-- Location: FF_X62_Y9_N37
\reg_file|registers[14][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[26]~26_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[14][26]~q\);

-- Location: FF_X61_Y9_N20
\reg_file|registers[13][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[26]~26_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[13][26]~q\);

-- Location: LABCELL_X62_Y8_N39
\sreaddata2_IDEX~293\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~293_combout\ = ( \reg_file|registers[14][26]~q\ & ( \reg_file|registers[13][26]~q\ & ( (!sinstruction_IFID(17) & (((\reg_file|registers[12][26]~q\)) # (sinstruction_IFID(16)))) # (sinstruction_IFID(17) & ((!sinstruction_IFID(16)) # 
-- ((\reg_file|registers[15][26]~q\)))) ) ) ) # ( !\reg_file|registers[14][26]~q\ & ( \reg_file|registers[13][26]~q\ & ( (!sinstruction_IFID(17) & (((\reg_file|registers[12][26]~q\)) # (sinstruction_IFID(16)))) # (sinstruction_IFID(17) & 
-- (sinstruction_IFID(16) & (\reg_file|registers[15][26]~q\))) ) ) ) # ( \reg_file|registers[14][26]~q\ & ( !\reg_file|registers[13][26]~q\ & ( (!sinstruction_IFID(17) & (!sinstruction_IFID(16) & ((\reg_file|registers[12][26]~q\)))) # (sinstruction_IFID(17) 
-- & ((!sinstruction_IFID(16)) # ((\reg_file|registers[15][26]~q\)))) ) ) ) # ( !\reg_file|registers[14][26]~q\ & ( !\reg_file|registers[13][26]~q\ & ( (!sinstruction_IFID(17) & (!sinstruction_IFID(16) & ((\reg_file|registers[12][26]~q\)))) # 
-- (sinstruction_IFID(17) & (sinstruction_IFID(16) & (\reg_file|registers[15][26]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001010001011100110100100011101010110110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(17),
	datab => ALT_INV_sinstruction_IFID(16),
	datac => \reg_file|ALT_INV_registers[15][26]~q\,
	datad => \reg_file|ALT_INV_registers[12][26]~q\,
	datae => \reg_file|ALT_INV_registers[14][26]~q\,
	dataf => \reg_file|ALT_INV_registers[13][26]~q\,
	combout => \sreaddata2_IDEX~293_combout\);

-- Location: FF_X66_Y10_N29
\reg_file|registers[0][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[26]~26_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[0][26]~q\);

-- Location: FF_X66_Y10_N44
\reg_file|registers[2][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[26]~26_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[2][26]~q\);

-- Location: FF_X66_Y10_N10
\reg_file|registers[3][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[26]~26_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[3][26]~q\);

-- Location: MLABCELL_X65_Y11_N9
\reg_file|registers[1][26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[1][26]~feeder_combout\ = ( \mux_jal|output[26]~26_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[26]~26_combout\,
	combout => \reg_file|registers[1][26]~feeder_combout\);

-- Location: FF_X65_Y11_N10
\reg_file|registers[1][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[1][26]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[1][26]~q\);

-- Location: LABCELL_X66_Y10_N45
\sreaddata2_IDEX~292\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~292_combout\ = ( \reg_file|registers[1][26]~q\ & ( sinstruction_IFID(16) & ( (!sinstruction_IFID(17)) # (\reg_file|registers[3][26]~q\) ) ) ) # ( !\reg_file|registers[1][26]~q\ & ( sinstruction_IFID(16) & ( (sinstruction_IFID(17) & 
-- \reg_file|registers[3][26]~q\) ) ) ) # ( \reg_file|registers[1][26]~q\ & ( !sinstruction_IFID(16) & ( (!sinstruction_IFID(17) & (\reg_file|registers[0][26]~q\)) # (sinstruction_IFID(17) & ((\reg_file|registers[2][26]~q\))) ) ) ) # ( 
-- !\reg_file|registers[1][26]~q\ & ( !sinstruction_IFID(16) & ( (!sinstruction_IFID(17) & (\reg_file|registers[0][26]~q\)) # (sinstruction_IFID(17) & ((\reg_file|registers[2][26]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011010100110101001100000000000011111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[0][26]~q\,
	datab => \reg_file|ALT_INV_registers[2][26]~q\,
	datac => ALT_INV_sinstruction_IFID(17),
	datad => \reg_file|ALT_INV_registers[3][26]~q\,
	datae => \reg_file|ALT_INV_registers[1][26]~q\,
	dataf => ALT_INV_sinstruction_IFID(16),
	combout => \sreaddata2_IDEX~292_combout\);

-- Location: LABCELL_X67_Y6_N6
\sreaddata2_IDEX~295\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~295_combout\ = ( \sreaddata2_IDEX~293_combout\ & ( \sreaddata2_IDEX~292_combout\ & ( (!sinstruction_IFID(18) & (((!sinstruction_IFID(19)) # (\sreaddata2_IDEX~291_combout\)))) # (sinstruction_IFID(18) & (((sinstruction_IFID(19))) # 
-- (\sreaddata2_IDEX~294_combout\))) ) ) ) # ( !\sreaddata2_IDEX~293_combout\ & ( \sreaddata2_IDEX~292_combout\ & ( (!sinstruction_IFID(18) & (((!sinstruction_IFID(19)) # (\sreaddata2_IDEX~291_combout\)))) # (sinstruction_IFID(18) & 
-- (\sreaddata2_IDEX~294_combout\ & (!sinstruction_IFID(19)))) ) ) ) # ( \sreaddata2_IDEX~293_combout\ & ( !\sreaddata2_IDEX~292_combout\ & ( (!sinstruction_IFID(18) & (((sinstruction_IFID(19) & \sreaddata2_IDEX~291_combout\)))) # (sinstruction_IFID(18) & 
-- (((sinstruction_IFID(19))) # (\sreaddata2_IDEX~294_combout\))) ) ) ) # ( !\sreaddata2_IDEX~293_combout\ & ( !\sreaddata2_IDEX~292_combout\ & ( (!sinstruction_IFID(18) & (((sinstruction_IFID(19) & \sreaddata2_IDEX~291_combout\)))) # (sinstruction_IFID(18) 
-- & (\sreaddata2_IDEX~294_combout\ & (!sinstruction_IFID(19)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011010000101010001111110110000101110101011010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(18),
	datab => \ALT_INV_sreaddata2_IDEX~294_combout\,
	datac => ALT_INV_sinstruction_IFID(19),
	datad => \ALT_INV_sreaddata2_IDEX~291_combout\,
	datae => \ALT_INV_sreaddata2_IDEX~293_combout\,
	dataf => \ALT_INV_sreaddata2_IDEX~292_combout\,
	combout => \sreaddata2_IDEX~295_combout\);

-- Location: FF_X65_Y7_N37
\reg_file|registers[20][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[26]~26_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[20][26]~q\);

-- Location: FF_X68_Y5_N7
\reg_file|registers[24][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[26]~26_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[24][26]~q\);

-- Location: FF_X67_Y7_N17
\reg_file|registers[28][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[26]~26_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[28][26]~q\);

-- Location: LABCELL_X67_Y7_N9
\sreaddata2_IDEX~286\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~286_combout\ = ( \reg_file|registers[24][26]~q\ & ( \reg_file|registers[28][26]~q\ & ( ((!sinstruction_IFID(18) & (\reg_file|registers[16][26]~q\)) # (sinstruction_IFID(18) & ((\reg_file|registers[20][26]~q\)))) # (sinstruction_IFID(19)) 
-- ) ) ) # ( !\reg_file|registers[24][26]~q\ & ( \reg_file|registers[28][26]~q\ & ( (!sinstruction_IFID(18) & (\reg_file|registers[16][26]~q\ & (!sinstruction_IFID(19)))) # (sinstruction_IFID(18) & (((\reg_file|registers[20][26]~q\) # 
-- (sinstruction_IFID(19))))) ) ) ) # ( \reg_file|registers[24][26]~q\ & ( !\reg_file|registers[28][26]~q\ & ( (!sinstruction_IFID(18) & (((sinstruction_IFID(19))) # (\reg_file|registers[16][26]~q\))) # (sinstruction_IFID(18) & (((!sinstruction_IFID(19) & 
-- \reg_file|registers[20][26]~q\)))) ) ) ) # ( !\reg_file|registers[24][26]~q\ & ( !\reg_file|registers[28][26]~q\ & ( (!sinstruction_IFID(19) & ((!sinstruction_IFID(18) & (\reg_file|registers[16][26]~q\)) # (sinstruction_IFID(18) & 
-- ((\reg_file|registers[20][26]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110000010011000111110001000011011100110100111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[16][26]~q\,
	datab => ALT_INV_sinstruction_IFID(18),
	datac => ALT_INV_sinstruction_IFID(19),
	datad => \reg_file|ALT_INV_registers[20][26]~q\,
	datae => \reg_file|ALT_INV_registers[24][26]~q\,
	dataf => \reg_file|ALT_INV_registers[28][26]~q\,
	combout => \sreaddata2_IDEX~286_combout\);

-- Location: LABCELL_X62_Y6_N51
\reg_file|registers[17][26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[17][26]~feeder_combout\ = ( \mux_jal|output[26]~26_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[26]~26_combout\,
	combout => \reg_file|registers[17][26]~feeder_combout\);

-- Location: FF_X62_Y6_N52
\reg_file|registers[17][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[17][26]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[17][26]~q\);

-- Location: FF_X65_Y7_N43
\reg_file|registers[21][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[26]~26_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[21][26]~q\);

-- Location: LABCELL_X67_Y8_N24
\reg_file|registers[25][26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[25][26]~feeder_combout\ = ( \mux_jal|output[26]~26_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[26]~26_combout\,
	combout => \reg_file|registers[25][26]~feeder_combout\);

-- Location: FF_X67_Y8_N25
\reg_file|registers[25][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[25][26]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[25][26]~q\);

-- Location: FF_X70_Y10_N25
\reg_file|registers[29][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[26]~26_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[29][26]~q\);

-- Location: LABCELL_X62_Y6_N15
\sreaddata2_IDEX~287\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~287_combout\ = ( \reg_file|registers[25][26]~q\ & ( \reg_file|registers[29][26]~q\ & ( ((!sinstruction_IFID(18) & (\reg_file|registers[17][26]~q\)) # (sinstruction_IFID(18) & ((\reg_file|registers[21][26]~q\)))) # (sinstruction_IFID(19)) 
-- ) ) ) # ( !\reg_file|registers[25][26]~q\ & ( \reg_file|registers[29][26]~q\ & ( (!sinstruction_IFID(19) & ((!sinstruction_IFID(18) & (\reg_file|registers[17][26]~q\)) # (sinstruction_IFID(18) & ((\reg_file|registers[21][26]~q\))))) # 
-- (sinstruction_IFID(19) & (((sinstruction_IFID(18))))) ) ) ) # ( \reg_file|registers[25][26]~q\ & ( !\reg_file|registers[29][26]~q\ & ( (!sinstruction_IFID(19) & ((!sinstruction_IFID(18) & (\reg_file|registers[17][26]~q\)) # (sinstruction_IFID(18) & 
-- ((\reg_file|registers[21][26]~q\))))) # (sinstruction_IFID(19) & (((!sinstruction_IFID(18))))) ) ) ) # ( !\reg_file|registers[25][26]~q\ & ( !\reg_file|registers[29][26]~q\ & ( (!sinstruction_IFID(19) & ((!sinstruction_IFID(18) & 
-- (\reg_file|registers[17][26]~q\)) # (sinstruction_IFID(18) & ((\reg_file|registers[21][26]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010011100000111101000100101001011110111010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(19),
	datab => \reg_file|ALT_INV_registers[17][26]~q\,
	datac => ALT_INV_sinstruction_IFID(18),
	datad => \reg_file|ALT_INV_registers[21][26]~q\,
	datae => \reg_file|ALT_INV_registers[25][26]~q\,
	dataf => \reg_file|ALT_INV_registers[29][26]~q\,
	combout => \sreaddata2_IDEX~287_combout\);

-- Location: LABCELL_X71_Y7_N3
\reg_file|registers[18][26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[18][26]~feeder_combout\ = ( \mux_jal|output[26]~26_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[26]~26_combout\,
	combout => \reg_file|registers[18][26]~feeder_combout\);

-- Location: FF_X71_Y7_N5
\reg_file|registers[18][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[18][26]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[18][26]~q\);

-- Location: FF_X67_Y6_N43
\reg_file|registers[26][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[26]~26_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[26][26]~q\);

-- Location: LABCELL_X66_Y11_N30
\reg_file|registers[22][26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[22][26]~feeder_combout\ = ( \mux_jal|output[26]~26_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[26]~26_combout\,
	combout => \reg_file|registers[22][26]~feeder_combout\);

-- Location: FF_X66_Y11_N31
\reg_file|registers[22][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[22][26]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[22][26]~q\);

-- Location: FF_X67_Y6_N37
\reg_file|registers[30][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[26]~26_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[30][26]~q\);

-- Location: LABCELL_X66_Y7_N24
\sreaddata2_IDEX~288\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~288_combout\ = ( sinstruction_IFID(18) & ( \reg_file|registers[30][26]~q\ & ( (\reg_file|registers[22][26]~q\) # (sinstruction_IFID(19)) ) ) ) # ( !sinstruction_IFID(18) & ( \reg_file|registers[30][26]~q\ & ( (!sinstruction_IFID(19) & 
-- (\reg_file|registers[18][26]~q\)) # (sinstruction_IFID(19) & ((\reg_file|registers[26][26]~q\))) ) ) ) # ( sinstruction_IFID(18) & ( !\reg_file|registers[30][26]~q\ & ( (!sinstruction_IFID(19) & \reg_file|registers[22][26]~q\) ) ) ) # ( 
-- !sinstruction_IFID(18) & ( !\reg_file|registers[30][26]~q\ & ( (!sinstruction_IFID(19) & (\reg_file|registers[18][26]~q\)) # (sinstruction_IFID(19) & ((\reg_file|registers[26][26]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111000000001100110001000111010001110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[18][26]~q\,
	datab => ALT_INV_sinstruction_IFID(19),
	datac => \reg_file|ALT_INV_registers[26][26]~q\,
	datad => \reg_file|ALT_INV_registers[22][26]~q\,
	datae => ALT_INV_sinstruction_IFID(18),
	dataf => \reg_file|ALT_INV_registers[30][26]~q\,
	combout => \sreaddata2_IDEX~288_combout\);

-- Location: FF_X65_Y7_N13
\reg_file|registers[31][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[26]~26_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[31][26]~q\);

-- Location: FF_X59_Y9_N5
\reg_file|registers[23][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[26]~26_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[23][26]~q\);

-- Location: FF_X61_Y5_N49
\reg_file|registers[27][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[26]~26_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[27][26]~q\);

-- Location: LABCELL_X64_Y13_N24
\reg_file|registers[19][26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[19][26]~feeder_combout\ = ( \mux_jal|output[26]~26_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[26]~26_combout\,
	combout => \reg_file|registers[19][26]~feeder_combout\);

-- Location: FF_X64_Y13_N25
\reg_file|registers[19][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[19][26]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[19][26]~q\);

-- Location: LABCELL_X61_Y5_N48
\sreaddata2_IDEX~289\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~289_combout\ = ( \reg_file|registers[27][26]~q\ & ( \reg_file|registers[19][26]~q\ & ( (!sinstruction_IFID(18)) # ((!sinstruction_IFID(19) & ((\reg_file|registers[23][26]~q\))) # (sinstruction_IFID(19) & (\reg_file|registers[31][26]~q\))) 
-- ) ) ) # ( !\reg_file|registers[27][26]~q\ & ( \reg_file|registers[19][26]~q\ & ( (!sinstruction_IFID(19) & (((!sinstruction_IFID(18)) # (\reg_file|registers[23][26]~q\)))) # (sinstruction_IFID(19) & (\reg_file|registers[31][26]~q\ & 
-- (sinstruction_IFID(18)))) ) ) ) # ( \reg_file|registers[27][26]~q\ & ( !\reg_file|registers[19][26]~q\ & ( (!sinstruction_IFID(19) & (((sinstruction_IFID(18) & \reg_file|registers[23][26]~q\)))) # (sinstruction_IFID(19) & (((!sinstruction_IFID(18))) # 
-- (\reg_file|registers[31][26]~q\))) ) ) ) # ( !\reg_file|registers[27][26]~q\ & ( !\reg_file|registers[19][26]~q\ & ( (sinstruction_IFID(18) & ((!sinstruction_IFID(19) & ((\reg_file|registers[23][26]~q\))) # (sinstruction_IFID(19) & 
-- (\reg_file|registers[31][26]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101001100010011110111000001110011011111000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[31][26]~q\,
	datab => ALT_INV_sinstruction_IFID(19),
	datac => ALT_INV_sinstruction_IFID(18),
	datad => \reg_file|ALT_INV_registers[23][26]~q\,
	datae => \reg_file|ALT_INV_registers[27][26]~q\,
	dataf => \reg_file|ALT_INV_registers[19][26]~q\,
	combout => \sreaddata2_IDEX~289_combout\);

-- Location: LABCELL_X67_Y6_N24
\sreaddata2_IDEX~290\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~290_combout\ = ( \sreaddata2_IDEX~288_combout\ & ( \sreaddata2_IDEX~289_combout\ & ( ((!sinstruction_IFID(16) & (\sreaddata2_IDEX~286_combout\)) # (sinstruction_IFID(16) & ((\sreaddata2_IDEX~287_combout\)))) # (sinstruction_IFID(17)) ) ) 
-- ) # ( !\sreaddata2_IDEX~288_combout\ & ( \sreaddata2_IDEX~289_combout\ & ( (!sinstruction_IFID(17) & ((!sinstruction_IFID(16) & (\sreaddata2_IDEX~286_combout\)) # (sinstruction_IFID(16) & ((\sreaddata2_IDEX~287_combout\))))) # (sinstruction_IFID(17) & 
-- (((sinstruction_IFID(16))))) ) ) ) # ( \sreaddata2_IDEX~288_combout\ & ( !\sreaddata2_IDEX~289_combout\ & ( (!sinstruction_IFID(17) & ((!sinstruction_IFID(16) & (\sreaddata2_IDEX~286_combout\)) # (sinstruction_IFID(16) & 
-- ((\sreaddata2_IDEX~287_combout\))))) # (sinstruction_IFID(17) & (((!sinstruction_IFID(16))))) ) ) ) # ( !\sreaddata2_IDEX~288_combout\ & ( !\sreaddata2_IDEX~289_combout\ & ( (!sinstruction_IFID(17) & ((!sinstruction_IFID(16) & 
-- (\sreaddata2_IDEX~286_combout\)) # (sinstruction_IFID(16) & ((\sreaddata2_IDEX~287_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010011100000111101000100101001011110111010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(17),
	datab => \ALT_INV_sreaddata2_IDEX~286_combout\,
	datac => ALT_INV_sinstruction_IFID(16),
	datad => \ALT_INV_sreaddata2_IDEX~287_combout\,
	datae => \ALT_INV_sreaddata2_IDEX~288_combout\,
	dataf => \ALT_INV_sreaddata2_IDEX~289_combout\,
	combout => \sreaddata2_IDEX~290_combout\);

-- Location: LABCELL_X67_Y6_N57
\sreaddata2_IDEX~296\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~296_combout\ = ( \sreaddata2_IDEX~290_combout\ & ( (\sinstruction_IFID[20]~DUPLICATE_q\) # (\sreaddata2_IDEX~295_combout\) ) ) # ( !\sreaddata2_IDEX~290_combout\ & ( (\sreaddata2_IDEX~295_combout\ & !\sinstruction_IFID[20]~DUPLICATE_q\) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_sreaddata2_IDEX~295_combout\,
	datac => \ALT_INV_sinstruction_IFID[20]~DUPLICATE_q\,
	dataf => \ALT_INV_sreaddata2_IDEX~290_combout\,
	combout => \sreaddata2_IDEX~296_combout\);

-- Location: FF_X67_Y6_N58
\sreaddata2_IDEX[26]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sreaddata2_IDEX~296_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sreaddata2_IDEX[26]~DUPLICATE_q\);

-- Location: LABCELL_X75_Y5_N30
\forward|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux5~0_combout\ = ( \forward|rd1_out[0]~2_combout\ & ( \forward|Mux3~0_combout\ & ( sreaddata1_IDEX(26) ) ) ) # ( !\forward|rd1_out[0]~2_combout\ & ( \forward|Mux3~0_combout\ & ( sreaddata1_IDEX(26) ) ) ) # ( \forward|rd1_out[0]~2_combout\ & ( 
-- !\forward|Mux3~0_combout\ & ( \mux_jal|output[26]~26_combout\ ) ) ) # ( !\forward|rd1_out[0]~2_combout\ & ( !\forward|Mux3~0_combout\ & ( salumainresult_EXMEM(26) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_salumainresult_EXMEM(26),
	datac => \mux_jal|ALT_INV_output[26]~26_combout\,
	datad => ALT_INV_sreaddata1_IDEX(26),
	datae => \forward|ALT_INV_rd1_out[0]~2_combout\,
	dataf => \forward|ALT_INV_Mux3~0_combout\,
	combout => \forward|Mux5~0_combout\);

-- Location: LABCELL_X75_Y5_N3
\forward|Mux5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux5~1_combout\ = ( salumainresult_EXMEM(26) & ( (!\forward|rd1_out[0]~2_combout\) # (\mux_jal|output[26]~26_combout\) ) ) # ( !salumainresult_EXMEM(26) & ( (\forward|rd1_out[0]~2_combout\ & \mux_jal|output[26]~26_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \forward|ALT_INV_rd1_out[0]~2_combout\,
	datad => \mux_jal|ALT_INV_output[26]~26_combout\,
	dataf => ALT_INV_salumainresult_EXMEM(26),
	combout => \forward|Mux5~1_combout\);

-- Location: LABCELL_X74_Y7_N39
\forward|Mux6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux6~1_combout\ = ( \forward|rd1_out[0]~2_combout\ & ( \mux_jal|output[25]~25_combout\ ) ) # ( !\forward|rd1_out[0]~2_combout\ & ( salumainresult_EXMEM(25) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_salumainresult_EXMEM(25),
	datad => \mux_jal|ALT_INV_output[25]~25_combout\,
	dataf => \forward|ALT_INV_rd1_out[0]~2_combout\,
	combout => \forward|Mux6~1_combout\);

-- Location: FF_X67_Y12_N50
\reg_file|registers[10][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[24]~24_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[10][24]~q\);

-- Location: FF_X63_Y10_N55
\reg_file|registers[11][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[24]~24_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[11][24]~q\);

-- Location: FF_X64_Y9_N32
\reg_file|registers[8][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[24]~24_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[8][24]~q\);

-- Location: FF_X64_Y9_N28
\reg_file|registers[9][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[24]~24_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[9][24]~q\);

-- Location: LABCELL_X67_Y12_N51
\sreaddata2_IDEX~269\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~269_combout\ = ( \reg_file|registers[9][24]~q\ & ( sinstruction_IFID(17) & ( (!sinstruction_IFID(16) & (\reg_file|registers[10][24]~q\)) # (sinstruction_IFID(16) & ((\reg_file|registers[11][24]~q\))) ) ) ) # ( 
-- !\reg_file|registers[9][24]~q\ & ( sinstruction_IFID(17) & ( (!sinstruction_IFID(16) & (\reg_file|registers[10][24]~q\)) # (sinstruction_IFID(16) & ((\reg_file|registers[11][24]~q\))) ) ) ) # ( \reg_file|registers[9][24]~q\ & ( !sinstruction_IFID(17) & ( 
-- (\reg_file|registers[8][24]~q\) # (sinstruction_IFID(16)) ) ) ) # ( !\reg_file|registers[9][24]~q\ & ( !sinstruction_IFID(17) & ( (!sinstruction_IFID(16) & \reg_file|registers[8][24]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100001100111111111101000111010001110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[10][24]~q\,
	datab => ALT_INV_sinstruction_IFID(16),
	datac => \reg_file|ALT_INV_registers[11][24]~q\,
	datad => \reg_file|ALT_INV_registers[8][24]~q\,
	datae => \reg_file|ALT_INV_registers[9][24]~q\,
	dataf => ALT_INV_sinstruction_IFID(17),
	combout => \sreaddata2_IDEX~269_combout\);

-- Location: FF_X73_Y11_N26
\reg_file|registers[6][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[24]~24_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[6][24]~q\);

-- Location: FF_X73_Y11_N32
\reg_file|registers[5][24]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[24]~24_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[5][24]~DUPLICATE_q\);

-- Location: FF_X73_Y11_N47
\reg_file|registers[7][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[24]~24_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[7][24]~q\);

-- Location: LABCELL_X70_Y8_N9
\reg_file|registers[4][24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[4][24]~feeder_combout\ = ( \mux_jal|output[24]~24_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[24]~24_combout\,
	combout => \reg_file|registers[4][24]~feeder_combout\);

-- Location: FF_X70_Y8_N10
\reg_file|registers[4][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[4][24]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[4][24]~q\);

-- Location: LABCELL_X73_Y11_N57
\sreaddata2_IDEX~272\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~272_combout\ = ( \reg_file|registers[7][24]~q\ & ( \reg_file|registers[4][24]~q\ & ( (!sinstruction_IFID(17) & (((!sinstruction_IFID(16)) # (\reg_file|registers[5][24]~DUPLICATE_q\)))) # (sinstruction_IFID(17) & (((sinstruction_IFID(16))) 
-- # (\reg_file|registers[6][24]~q\))) ) ) ) # ( !\reg_file|registers[7][24]~q\ & ( \reg_file|registers[4][24]~q\ & ( (!sinstruction_IFID(17) & (((!sinstruction_IFID(16)) # (\reg_file|registers[5][24]~DUPLICATE_q\)))) # (sinstruction_IFID(17) & 
-- (\reg_file|registers[6][24]~q\ & ((!sinstruction_IFID(16))))) ) ) ) # ( \reg_file|registers[7][24]~q\ & ( !\reg_file|registers[4][24]~q\ & ( (!sinstruction_IFID(17) & (((\reg_file|registers[5][24]~DUPLICATE_q\ & sinstruction_IFID(16))))) # 
-- (sinstruction_IFID(17) & (((sinstruction_IFID(16))) # (\reg_file|registers[6][24]~q\))) ) ) ) # ( !\reg_file|registers[7][24]~q\ & ( !\reg_file|registers[4][24]~q\ & ( (!sinstruction_IFID(17) & (((\reg_file|registers[5][24]~DUPLICATE_q\ & 
-- sinstruction_IFID(16))))) # (sinstruction_IFID(17) & (\reg_file|registers[6][24]~q\ & ((!sinstruction_IFID(16))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001100000100010011111111011101000011001101110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[6][24]~q\,
	datab => ALT_INV_sinstruction_IFID(17),
	datac => \reg_file|ALT_INV_registers[5][24]~DUPLICATE_q\,
	datad => ALT_INV_sinstruction_IFID(16),
	datae => \reg_file|ALT_INV_registers[7][24]~q\,
	dataf => \reg_file|ALT_INV_registers[4][24]~q\,
	combout => \sreaddata2_IDEX~272_combout\);

-- Location: FF_X62_Y8_N50
\reg_file|registers[3][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[24]~24_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[3][24]~q\);

-- Location: MLABCELL_X65_Y8_N9
\reg_file|registers[0][24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[0][24]~feeder_combout\ = ( \mux_jal|output[24]~24_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[24]~24_combout\,
	combout => \reg_file|registers[0][24]~feeder_combout\);

-- Location: FF_X65_Y8_N10
\reg_file|registers[0][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[0][24]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[0][24]~q\);

-- Location: FF_X62_Y8_N32
\reg_file|registers[2][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[24]~24_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[2][24]~q\);

-- Location: MLABCELL_X65_Y8_N12
\reg_file|registers[1][24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[1][24]~feeder_combout\ = ( \mux_jal|output[24]~24_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[24]~24_combout\,
	combout => \reg_file|registers[1][24]~feeder_combout\);

-- Location: FF_X65_Y8_N14
\reg_file|registers[1][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[1][24]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[1][24]~q\);

-- Location: LABCELL_X62_Y8_N33
\sreaddata2_IDEX~270\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~270_combout\ = ( \reg_file|registers[1][24]~q\ & ( sinstruction_IFID(16) & ( (!sinstruction_IFID(17)) # (\reg_file|registers[3][24]~q\) ) ) ) # ( !\reg_file|registers[1][24]~q\ & ( sinstruction_IFID(16) & ( (\reg_file|registers[3][24]~q\ 
-- & sinstruction_IFID(17)) ) ) ) # ( \reg_file|registers[1][24]~q\ & ( !sinstruction_IFID(16) & ( (!sinstruction_IFID(17) & (\reg_file|registers[0][24]~q\)) # (sinstruction_IFID(17) & ((\reg_file|registers[2][24]~q\))) ) ) ) # ( 
-- !\reg_file|registers[1][24]~q\ & ( !sinstruction_IFID(16) & ( (!sinstruction_IFID(17) & (\reg_file|registers[0][24]~q\)) # (sinstruction_IFID(17) & ((\reg_file|registers[2][24]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111001100110000111100000000010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[3][24]~q\,
	datab => \reg_file|ALT_INV_registers[0][24]~q\,
	datac => \reg_file|ALT_INV_registers[2][24]~q\,
	datad => ALT_INV_sinstruction_IFID(17),
	datae => \reg_file|ALT_INV_registers[1][24]~q\,
	dataf => ALT_INV_sinstruction_IFID(16),
	combout => \sreaddata2_IDEX~270_combout\);

-- Location: FF_X57_Y9_N2
\reg_file|registers[15][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[24]~24_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[15][24]~q\);

-- Location: FF_X63_Y9_N14
\reg_file|registers[12][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[24]~24_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[12][24]~q\);

-- Location: FF_X57_Y9_N32
\reg_file|registers[14][24]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[24]~24_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[14][24]~DUPLICATE_q\);

-- Location: LABCELL_X61_Y9_N39
\reg_file|registers[13][24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[13][24]~feeder_combout\ = ( \mux_jal|output[24]~24_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[24]~24_combout\,
	combout => \reg_file|registers[13][24]~feeder_combout\);

-- Location: FF_X61_Y9_N41
\reg_file|registers[13][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[13][24]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[13][24]~q\);

-- Location: LABCELL_X57_Y9_N6
\sreaddata2_IDEX~271\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~271_combout\ = ( \reg_file|registers[13][24]~q\ & ( sinstruction_IFID(16) & ( (!sinstruction_IFID(17)) # (\reg_file|registers[15][24]~q\) ) ) ) # ( !\reg_file|registers[13][24]~q\ & ( sinstruction_IFID(16) & ( 
-- (\reg_file|registers[15][24]~q\ & sinstruction_IFID(17)) ) ) ) # ( \reg_file|registers[13][24]~q\ & ( !sinstruction_IFID(16) & ( (!sinstruction_IFID(17) & (\reg_file|registers[12][24]~q\)) # (sinstruction_IFID(17) & 
-- ((\reg_file|registers[14][24]~DUPLICATE_q\))) ) ) ) # ( !\reg_file|registers[13][24]~q\ & ( !sinstruction_IFID(16) & ( (!sinstruction_IFID(17) & (\reg_file|registers[12][24]~q\)) # (sinstruction_IFID(17) & ((\reg_file|registers[14][24]~DUPLICATE_q\))) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111100000101000001011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[15][24]~q\,
	datab => \reg_file|ALT_INV_registers[12][24]~q\,
	datac => ALT_INV_sinstruction_IFID(17),
	datad => \reg_file|ALT_INV_registers[14][24]~DUPLICATE_q\,
	datae => \reg_file|ALT_INV_registers[13][24]~q\,
	dataf => ALT_INV_sinstruction_IFID(16),
	combout => \sreaddata2_IDEX~271_combout\);

-- Location: LABCELL_X67_Y12_N30
\sreaddata2_IDEX~273\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~273_combout\ = ( \sreaddata2_IDEX~270_combout\ & ( \sreaddata2_IDEX~271_combout\ & ( (!\sinstruction_IFID[18]~DUPLICATE_q\ & ((!sinstruction_IFID(19)) # ((\sreaddata2_IDEX~269_combout\)))) # (\sinstruction_IFID[18]~DUPLICATE_q\ & 
-- (((\sreaddata2_IDEX~272_combout\)) # (sinstruction_IFID(19)))) ) ) ) # ( !\sreaddata2_IDEX~270_combout\ & ( \sreaddata2_IDEX~271_combout\ & ( (!\sinstruction_IFID[18]~DUPLICATE_q\ & (sinstruction_IFID(19) & (\sreaddata2_IDEX~269_combout\))) # 
-- (\sinstruction_IFID[18]~DUPLICATE_q\ & (((\sreaddata2_IDEX~272_combout\)) # (sinstruction_IFID(19)))) ) ) ) # ( \sreaddata2_IDEX~270_combout\ & ( !\sreaddata2_IDEX~271_combout\ & ( (!\sinstruction_IFID[18]~DUPLICATE_q\ & ((!sinstruction_IFID(19)) # 
-- ((\sreaddata2_IDEX~269_combout\)))) # (\sinstruction_IFID[18]~DUPLICATE_q\ & (!sinstruction_IFID(19) & ((\sreaddata2_IDEX~272_combout\)))) ) ) ) # ( !\sreaddata2_IDEX~270_combout\ & ( !\sreaddata2_IDEX~271_combout\ & ( 
-- (!\sinstruction_IFID[18]~DUPLICATE_q\ & (sinstruction_IFID(19) & (\sreaddata2_IDEX~269_combout\))) # (\sinstruction_IFID[18]~DUPLICATE_q\ & (!sinstruction_IFID(19) & ((\sreaddata2_IDEX~272_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110100010101100111000010011010101111001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IFID[18]~DUPLICATE_q\,
	datab => ALT_INV_sinstruction_IFID(19),
	datac => \ALT_INV_sreaddata2_IDEX~269_combout\,
	datad => \ALT_INV_sreaddata2_IDEX~272_combout\,
	datae => \ALT_INV_sreaddata2_IDEX~270_combout\,
	dataf => \ALT_INV_sreaddata2_IDEX~271_combout\,
	combout => \sreaddata2_IDEX~273_combout\);

-- Location: FF_X64_Y13_N29
\reg_file|registers[19][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[24]~24_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[19][24]~q\);

-- Location: FF_X59_Y9_N11
\reg_file|registers[23][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[24]~24_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[23][24]~q\);

-- Location: FF_X64_Y13_N22
\reg_file|registers[27][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[24]~24_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[27][24]~q\);

-- Location: FF_X64_Y13_N56
\reg_file|registers[31][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[24]~24_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[31][24]~q\);

-- Location: LABCELL_X64_Y13_N39
\sreaddata2_IDEX~267\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~267_combout\ = ( sinstruction_IFID(18) & ( sinstruction_IFID(19) & ( \reg_file|registers[31][24]~q\ ) ) ) # ( !sinstruction_IFID(18) & ( sinstruction_IFID(19) & ( \reg_file|registers[27][24]~q\ ) ) ) # ( sinstruction_IFID(18) & ( 
-- !sinstruction_IFID(19) & ( \reg_file|registers[23][24]~q\ ) ) ) # ( !sinstruction_IFID(18) & ( !sinstruction_IFID(19) & ( \reg_file|registers[19][24]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[19][24]~q\,
	datab => \reg_file|ALT_INV_registers[23][24]~q\,
	datac => \reg_file|ALT_INV_registers[27][24]~q\,
	datad => \reg_file|ALT_INV_registers[31][24]~q\,
	datae => ALT_INV_sinstruction_IFID(18),
	dataf => ALT_INV_sinstruction_IFID(19),
	combout => \sreaddata2_IDEX~267_combout\);

-- Location: FF_X67_Y5_N32
\reg_file|registers[28][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[24]~24_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[28][24]~q\);

-- Location: FF_X67_Y5_N8
\reg_file|registers[16][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[24]~24_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[16][24]~q\);

-- Location: FF_X67_Y5_N26
\reg_file|registers[20][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[24]~24_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[20][24]~q\);

-- Location: LABCELL_X70_Y5_N57
\reg_file|registers[24][24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[24][24]~feeder_combout\ = ( \mux_jal|output[24]~24_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[24]~24_combout\,
	combout => \reg_file|registers[24][24]~feeder_combout\);

-- Location: FF_X70_Y5_N59
\reg_file|registers[24][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[24][24]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[24][24]~q\);

-- Location: LABCELL_X67_Y5_N33
\sreaddata2_IDEX~264\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~264_combout\ = ( sinstruction_IFID(18) & ( \reg_file|registers[24][24]~q\ & ( (!sinstruction_IFID(19) & ((\reg_file|registers[20][24]~q\))) # (sinstruction_IFID(19) & (\reg_file|registers[28][24]~q\)) ) ) ) # ( !sinstruction_IFID(18) & ( 
-- \reg_file|registers[24][24]~q\ & ( (\reg_file|registers[16][24]~q\) # (sinstruction_IFID(19)) ) ) ) # ( sinstruction_IFID(18) & ( !\reg_file|registers[24][24]~q\ & ( (!sinstruction_IFID(19) & ((\reg_file|registers[20][24]~q\))) # (sinstruction_IFID(19) & 
-- (\reg_file|registers[28][24]~q\)) ) ) ) # ( !sinstruction_IFID(18) & ( !\reg_file|registers[24][24]~q\ & ( (!sinstruction_IFID(19) & \reg_file|registers[16][24]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000100011011101101011111010111110001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(19),
	datab => \reg_file|ALT_INV_registers[28][24]~q\,
	datac => \reg_file|ALT_INV_registers[16][24]~q\,
	datad => \reg_file|ALT_INV_registers[20][24]~q\,
	datae => ALT_INV_sinstruction_IFID(18),
	dataf => \reg_file|ALT_INV_registers[24][24]~q\,
	combout => \sreaddata2_IDEX~264_combout\);

-- Location: FF_X70_Y11_N26
\reg_file|registers[30][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[24]~24_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[30][24]~q\);

-- Location: FF_X70_Y11_N11
\reg_file|registers[26][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[24]~24_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[26][24]~q\);

-- Location: FF_X67_Y11_N40
\reg_file|registers[22][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[24]~24_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[22][24]~q\);

-- Location: LABCELL_X68_Y9_N21
\reg_file|registers[18][24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[18][24]~feeder_combout\ = ( \mux_jal|output[24]~24_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[24]~24_combout\,
	combout => \reg_file|registers[18][24]~feeder_combout\);

-- Location: FF_X68_Y9_N22
\reg_file|registers[18][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[18][24]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[18][24]~q\);

-- Location: LABCELL_X70_Y11_N39
\sreaddata2_IDEX~266\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~266_combout\ = ( sinstruction_IFID(19) & ( \reg_file|registers[18][24]~q\ & ( (!\sinstruction_IFID[18]~DUPLICATE_q\ & ((\reg_file|registers[26][24]~q\))) # (\sinstruction_IFID[18]~DUPLICATE_q\ & (\reg_file|registers[30][24]~q\)) ) ) ) # ( 
-- !sinstruction_IFID(19) & ( \reg_file|registers[18][24]~q\ & ( (!\sinstruction_IFID[18]~DUPLICATE_q\) # (\reg_file|registers[22][24]~q\) ) ) ) # ( sinstruction_IFID(19) & ( !\reg_file|registers[18][24]~q\ & ( (!\sinstruction_IFID[18]~DUPLICATE_q\ & 
-- ((\reg_file|registers[26][24]~q\))) # (\sinstruction_IFID[18]~DUPLICATE_q\ & (\reg_file|registers[30][24]~q\)) ) ) ) # ( !sinstruction_IFID(19) & ( !\reg_file|registers[18][24]~q\ & ( (\sinstruction_IFID[18]~DUPLICATE_q\ & \reg_file|registers[22][24]~q\) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000111010001110111001100111111110001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[30][24]~q\,
	datab => \ALT_INV_sinstruction_IFID[18]~DUPLICATE_q\,
	datac => \reg_file|ALT_INV_registers[26][24]~q\,
	datad => \reg_file|ALT_INV_registers[22][24]~q\,
	datae => ALT_INV_sinstruction_IFID(19),
	dataf => \reg_file|ALT_INV_registers[18][24]~q\,
	combout => \sreaddata2_IDEX~266_combout\);

-- Location: LABCELL_X68_Y4_N54
\reg_file|registers[25][24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[25][24]~feeder_combout\ = ( \mux_jal|output[24]~24_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[24]~24_combout\,
	combout => \reg_file|registers[25][24]~feeder_combout\);

-- Location: FF_X68_Y4_N56
\reg_file|registers[25][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[25][24]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[25][24]~q\);

-- Location: FF_X68_Y5_N26
\reg_file|registers[17][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[24]~24_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[17][24]~q\);

-- Location: LABCELL_X70_Y10_N27
\reg_file|registers[29][24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[29][24]~feeder_combout\ = ( \mux_jal|output[24]~24_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[24]~24_combout\,
	combout => \reg_file|registers[29][24]~feeder_combout\);

-- Location: FF_X70_Y10_N28
\reg_file|registers[29][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[29][24]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[29][24]~q\);

-- Location: LABCELL_X68_Y5_N9
\sreaddata2_IDEX~265\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~265_combout\ = ( sinstruction_IFID(18) & ( \reg_file|registers[29][24]~q\ & ( (sinstruction_IFID(19)) # (\reg_file|registers[21][24]~q\) ) ) ) # ( !sinstruction_IFID(18) & ( \reg_file|registers[29][24]~q\ & ( (!sinstruction_IFID(19) & 
-- ((\reg_file|registers[17][24]~q\))) # (sinstruction_IFID(19) & (\reg_file|registers[25][24]~q\)) ) ) ) # ( sinstruction_IFID(18) & ( !\reg_file|registers[29][24]~q\ & ( (\reg_file|registers[21][24]~q\ & !sinstruction_IFID(19)) ) ) ) # ( 
-- !sinstruction_IFID(18) & ( !\reg_file|registers[29][24]~q\ & ( (!sinstruction_IFID(19) & ((\reg_file|registers[17][24]~q\))) # (sinstruction_IFID(19) & (\reg_file|registers[25][24]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101001100000011000000000101111101010011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[25][24]~q\,
	datab => \reg_file|ALT_INV_registers[21][24]~q\,
	datac => ALT_INV_sinstruction_IFID(19),
	datad => \reg_file|ALT_INV_registers[17][24]~q\,
	datae => ALT_INV_sinstruction_IFID(18),
	dataf => \reg_file|ALT_INV_registers[29][24]~q\,
	combout => \sreaddata2_IDEX~265_combout\);

-- Location: LABCELL_X67_Y12_N18
\sreaddata2_IDEX~268\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~268_combout\ = ( \sreaddata2_IDEX~266_combout\ & ( \sreaddata2_IDEX~265_combout\ & ( (!sinstruction_IFID(17) & (((\sreaddata2_IDEX~264_combout\) # (sinstruction_IFID(16))))) # (sinstruction_IFID(17) & (((!sinstruction_IFID(16))) # 
-- (\sreaddata2_IDEX~267_combout\))) ) ) ) # ( !\sreaddata2_IDEX~266_combout\ & ( \sreaddata2_IDEX~265_combout\ & ( (!sinstruction_IFID(17) & (((\sreaddata2_IDEX~264_combout\) # (sinstruction_IFID(16))))) # (sinstruction_IFID(17) & 
-- (\sreaddata2_IDEX~267_combout\ & (sinstruction_IFID(16)))) ) ) ) # ( \sreaddata2_IDEX~266_combout\ & ( !\sreaddata2_IDEX~265_combout\ & ( (!sinstruction_IFID(17) & (((!sinstruction_IFID(16) & \sreaddata2_IDEX~264_combout\)))) # (sinstruction_IFID(17) & 
-- (((!sinstruction_IFID(16))) # (\sreaddata2_IDEX~267_combout\))) ) ) ) # ( !\sreaddata2_IDEX~266_combout\ & ( !\sreaddata2_IDEX~265_combout\ & ( (!sinstruction_IFID(17) & (((!sinstruction_IFID(16) & \sreaddata2_IDEX~264_combout\)))) # 
-- (sinstruction_IFID(17) & (\sreaddata2_IDEX~267_combout\ & (sinstruction_IFID(16)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110100001010100011111000100001011101010110101101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(17),
	datab => \ALT_INV_sreaddata2_IDEX~267_combout\,
	datac => ALT_INV_sinstruction_IFID(16),
	datad => \ALT_INV_sreaddata2_IDEX~264_combout\,
	datae => \ALT_INV_sreaddata2_IDEX~266_combout\,
	dataf => \ALT_INV_sreaddata2_IDEX~265_combout\,
	combout => \sreaddata2_IDEX~268_combout\);

-- Location: LABCELL_X67_Y12_N54
\sreaddata2_IDEX~274\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~274_combout\ = ( \sreaddata2_IDEX~268_combout\ & ( (sinstruction_IFID(20)) # (\sreaddata2_IDEX~273_combout\) ) ) # ( !\sreaddata2_IDEX~268_combout\ & ( (\sreaddata2_IDEX~273_combout\ & !sinstruction_IFID(20)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_sreaddata2_IDEX~273_combout\,
	datac => ALT_INV_sinstruction_IFID(20),
	dataf => \ALT_INV_sreaddata2_IDEX~268_combout\,
	combout => \sreaddata2_IDEX~274_combout\);

-- Location: FF_X67_Y12_N55
\sreaddata2_IDEX[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sreaddata2_IDEX~274_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata2_IDEX(24));

-- Location: LABCELL_X79_Y5_N30
\alu_main|Mux26~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux26~4_combout\ = ( !\sinstruction_IDEX[10]~DUPLICATE_q\ & ( salucontrol_IDEX(0) & ( !salucontrol_IDEX(1) ) ) ) # ( \sinstruction_IDEX[10]~DUPLICATE_q\ & ( !salucontrol_IDEX(0) & ( !salucontrol_IDEX(1) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101010101010101010100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salucontrol_IDEX(1),
	datae => \ALT_INV_sinstruction_IDEX[10]~DUPLICATE_q\,
	dataf => ALT_INV_salucontrol_IDEX(0),
	combout => \alu_main|Mux26~4_combout\);

-- Location: LABCELL_X79_Y10_N45
\alu_main|ShiftRight0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight0~2_combout\ = ( \sinstruction_IDEX[6]~DUPLICATE_q\ & ( sinstruction_IDEX(7) & ( \mux_alu|output[27]~50_combout\ ) ) ) # ( !\sinstruction_IDEX[6]~DUPLICATE_q\ & ( sinstruction_IDEX(7) & ( \mux_alu|output[26]~49_combout\ ) ) ) # ( 
-- \sinstruction_IDEX[6]~DUPLICATE_q\ & ( !sinstruction_IDEX(7) & ( \mux_alu|output[25]~48_combout\ ) ) ) # ( !\sinstruction_IDEX[6]~DUPLICATE_q\ & ( !sinstruction_IDEX(7) & ( \mux_alu|output[24]~61_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_alu|ALT_INV_output[26]~49_combout\,
	datab => \mux_alu|ALT_INV_output[27]~50_combout\,
	datac => \mux_alu|ALT_INV_output[24]~61_combout\,
	datad => \mux_alu|ALT_INV_output[25]~48_combout\,
	datae => \ALT_INV_sinstruction_IDEX[6]~DUPLICATE_q\,
	dataf => ALT_INV_sinstruction_IDEX(7),
	combout => \alu_main|ShiftRight0~2_combout\);

-- Location: LABCELL_X81_Y7_N15
\alu_main|Mux26~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux26~13_combout\ = !salucontrol_IDEX(1) $ (!salucontrol_IDEX(0))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salucontrol_IDEX(1),
	datab => ALT_INV_salucontrol_IDEX(0),
	combout => \alu_main|Mux26~13_combout\);

-- Location: FF_X64_Y8_N31
\reg_file|registers[9][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[30]~30_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[9][30]~q\);

-- Location: FF_X64_Y8_N4
\reg_file|registers[8][30]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[30]~30_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[8][30]~DUPLICATE_q\);

-- Location: FF_X65_Y10_N44
\reg_file|registers[11][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[30]~30_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[11][30]~q\);

-- Location: FF_X64_Y8_N38
\reg_file|registers[10][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[30]~30_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[10][30]~q\);

-- Location: MLABCELL_X65_Y10_N15
\sreaddata1_IDEX~335\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~335_combout\ = ( \sinstruction_IFID[21]~DUPLICATE_q\ & ( \reg_file|registers[10][30]~q\ & ( (!sinstruction_IFID(22) & (\reg_file|registers[9][30]~q\)) # (sinstruction_IFID(22) & ((\reg_file|registers[11][30]~q\))) ) ) ) # ( 
-- !\sinstruction_IFID[21]~DUPLICATE_q\ & ( \reg_file|registers[10][30]~q\ & ( (sinstruction_IFID(22)) # (\reg_file|registers[8][30]~DUPLICATE_q\) ) ) ) # ( \sinstruction_IFID[21]~DUPLICATE_q\ & ( !\reg_file|registers[10][30]~q\ & ( (!sinstruction_IFID(22) & 
-- (\reg_file|registers[9][30]~q\)) # (sinstruction_IFID(22) & ((\reg_file|registers[11][30]~q\))) ) ) ) # ( !\sinstruction_IFID[21]~DUPLICATE_q\ & ( !\reg_file|registers[10][30]~q\ & ( (\reg_file|registers[8][30]~DUPLICATE_q\ & !sinstruction_IFID(22)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000010101010000111100110011111111110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[9][30]~q\,
	datab => \reg_file|ALT_INV_registers[8][30]~DUPLICATE_q\,
	datac => \reg_file|ALT_INV_registers[11][30]~q\,
	datad => ALT_INV_sinstruction_IFID(22),
	datae => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	dataf => \reg_file|ALT_INV_registers[10][30]~q\,
	combout => \sreaddata1_IDEX~335_combout\);

-- Location: FF_X68_Y8_N26
\reg_file|registers[5][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[30]~30_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[5][30]~q\);

-- Location: FF_X70_Y9_N41
\reg_file|registers[7][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[30]~30_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[7][30]~q\);

-- Location: FF_X68_Y8_N7
\reg_file|registers[6][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[30]~30_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[6][30]~q\);

-- Location: LABCELL_X71_Y5_N45
\reg_file|registers[4][30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[4][30]~feeder_combout\ = ( \mux_jal|output[30]~30_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[30]~30_combout\,
	combout => \reg_file|registers[4][30]~feeder_combout\);

-- Location: FF_X71_Y5_N46
\reg_file|registers[4][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[4][30]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[4][30]~q\);

-- Location: LABCELL_X68_Y8_N27
\sreaddata1_IDEX~338\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~338_combout\ = ( \sinstruction_IFID[21]~DUPLICATE_q\ & ( \reg_file|registers[4][30]~q\ & ( (!sinstruction_IFID(22) & (\reg_file|registers[5][30]~q\)) # (sinstruction_IFID(22) & ((\reg_file|registers[7][30]~q\))) ) ) ) # ( 
-- !\sinstruction_IFID[21]~DUPLICATE_q\ & ( \reg_file|registers[4][30]~q\ & ( (!sinstruction_IFID(22)) # (\reg_file|registers[6][30]~q\) ) ) ) # ( \sinstruction_IFID[21]~DUPLICATE_q\ & ( !\reg_file|registers[4][30]~q\ & ( (!sinstruction_IFID(22) & 
-- (\reg_file|registers[5][30]~q\)) # (sinstruction_IFID(22) & ((\reg_file|registers[7][30]~q\))) ) ) ) # ( !\sinstruction_IFID[21]~DUPLICATE_q\ & ( !\reg_file|registers[4][30]~q\ & ( (sinstruction_IFID(22) & \reg_file|registers[6][30]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111010100110101001111110000111111110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[5][30]~q\,
	datab => \reg_file|ALT_INV_registers[7][30]~q\,
	datac => ALT_INV_sinstruction_IFID(22),
	datad => \reg_file|ALT_INV_registers[6][30]~q\,
	datae => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	dataf => \reg_file|ALT_INV_registers[4][30]~q\,
	combout => \sreaddata1_IDEX~338_combout\);

-- Location: FF_X65_Y10_N50
\reg_file|registers[3][30]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[30]~30_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[3][30]~DUPLICATE_q\);

-- Location: FF_X65_Y10_N32
\reg_file|registers[2][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[30]~30_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[2][30]~q\);

-- Location: LABCELL_X64_Y10_N33
\reg_file|registers[1][30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[1][30]~feeder_combout\ = ( \mux_jal|output[30]~30_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[30]~30_combout\,
	combout => \reg_file|registers[1][30]~feeder_combout\);

-- Location: FF_X64_Y10_N34
\reg_file|registers[1][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[1][30]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[1][30]~q\);

-- Location: FF_X66_Y10_N32
\reg_file|registers[0][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[30]~30_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[0][30]~q\);

-- Location: MLABCELL_X65_Y10_N0
\sreaddata1_IDEX~336\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~336_combout\ = ( \sinstruction_IFID[21]~DUPLICATE_q\ & ( \reg_file|registers[0][30]~q\ & ( (!sinstruction_IFID(22) & ((\reg_file|registers[1][30]~q\))) # (sinstruction_IFID(22) & (\reg_file|registers[3][30]~DUPLICATE_q\)) ) ) ) # ( 
-- !\sinstruction_IFID[21]~DUPLICATE_q\ & ( \reg_file|registers[0][30]~q\ & ( (!sinstruction_IFID(22)) # (\reg_file|registers[2][30]~q\) ) ) ) # ( \sinstruction_IFID[21]~DUPLICATE_q\ & ( !\reg_file|registers[0][30]~q\ & ( (!sinstruction_IFID(22) & 
-- ((\reg_file|registers[1][30]~q\))) # (sinstruction_IFID(22) & (\reg_file|registers[3][30]~DUPLICATE_q\)) ) ) ) # ( !\sinstruction_IFID[21]~DUPLICATE_q\ & ( !\reg_file|registers[0][30]~q\ & ( (\reg_file|registers[2][30]~q\ & sinstruction_IFID(22)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000001011111010111110011111100110000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[3][30]~DUPLICATE_q\,
	datab => \reg_file|ALT_INV_registers[2][30]~q\,
	datac => ALT_INV_sinstruction_IFID(22),
	datad => \reg_file|ALT_INV_registers[1][30]~q\,
	datae => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	dataf => \reg_file|ALT_INV_registers[0][30]~q\,
	combout => \sreaddata1_IDEX~336_combout\);

-- Location: FF_X68_Y8_N56
\reg_file|registers[14][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[30]~30_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[14][30]~q\);

-- Location: FF_X62_Y8_N13
\reg_file|registers[15][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[30]~30_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[15][30]~q\);

-- Location: LABCELL_X61_Y9_N36
\reg_file|registers[13][30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[13][30]~feeder_combout\ = ( \mux_jal|output[30]~30_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[30]~30_combout\,
	combout => \reg_file|registers[13][30]~feeder_combout\);

-- Location: FF_X61_Y9_N38
\reg_file|registers[13][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[13][30]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[13][30]~q\);

-- Location: LABCELL_X68_Y8_N21
\sreaddata1_IDEX~337\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~337_combout\ = ( \sinstruction_IFID[21]~DUPLICATE_q\ & ( \reg_file|registers[13][30]~q\ & ( (!sinstruction_IFID(22)) # (\reg_file|registers[15][30]~q\) ) ) ) # ( !\sinstruction_IFID[21]~DUPLICATE_q\ & ( \reg_file|registers[13][30]~q\ & ( 
-- (!sinstruction_IFID(22) & ((\reg_file|registers[12][30]~q\))) # (sinstruction_IFID(22) & (\reg_file|registers[14][30]~q\)) ) ) ) # ( \sinstruction_IFID[21]~DUPLICATE_q\ & ( !\reg_file|registers[13][30]~q\ & ( (\reg_file|registers[15][30]~q\ & 
-- sinstruction_IFID(22)) ) ) ) # ( !\sinstruction_IFID[21]~DUPLICATE_q\ & ( !\reg_file|registers[13][30]~q\ & ( (!sinstruction_IFID(22) & ((\reg_file|registers[12][30]~q\))) # (sinstruction_IFID(22) & (\reg_file|registers[14][30]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000000110000001100000101111101011111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[14][30]~q\,
	datab => \reg_file|ALT_INV_registers[15][30]~q\,
	datac => ALT_INV_sinstruction_IFID(22),
	datad => \reg_file|ALT_INV_registers[12][30]~q\,
	datae => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	dataf => \reg_file|ALT_INV_registers[13][30]~q\,
	combout => \sreaddata1_IDEX~337_combout\);

-- Location: LABCELL_X70_Y7_N54
\sreaddata1_IDEX~339\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~339_combout\ = ( \sreaddata1_IDEX~336_combout\ & ( \sreaddata1_IDEX~337_combout\ & ( (!sinstruction_IFID(23) & (((!sinstruction_IFID(24))) # (\sreaddata1_IDEX~335_combout\))) # (sinstruction_IFID(23) & (((\sreaddata1_IDEX~338_combout\) # 
-- (sinstruction_IFID(24))))) ) ) ) # ( !\sreaddata1_IDEX~336_combout\ & ( \sreaddata1_IDEX~337_combout\ & ( (!sinstruction_IFID(23) & (\sreaddata1_IDEX~335_combout\ & (sinstruction_IFID(24)))) # (sinstruction_IFID(23) & (((\sreaddata1_IDEX~338_combout\) # 
-- (sinstruction_IFID(24))))) ) ) ) # ( \sreaddata1_IDEX~336_combout\ & ( !\sreaddata1_IDEX~337_combout\ & ( (!sinstruction_IFID(23) & (((!sinstruction_IFID(24))) # (\sreaddata1_IDEX~335_combout\))) # (sinstruction_IFID(23) & (((!sinstruction_IFID(24) & 
-- \sreaddata1_IDEX~338_combout\)))) ) ) ) # ( !\sreaddata1_IDEX~336_combout\ & ( !\sreaddata1_IDEX~337_combout\ & ( (!sinstruction_IFID(23) & (\sreaddata1_IDEX~335_combout\ & (sinstruction_IFID(24)))) # (sinstruction_IFID(23) & (((!sinstruction_IFID(24) & 
-- \sreaddata1_IDEX~338_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010010101000101111001000000111010101111010011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(23),
	datab => \ALT_INV_sreaddata1_IDEX~335_combout\,
	datac => ALT_INV_sinstruction_IFID(24),
	datad => \ALT_INV_sreaddata1_IDEX~338_combout\,
	datae => \ALT_INV_sreaddata1_IDEX~336_combout\,
	dataf => \ALT_INV_sreaddata1_IDEX~337_combout\,
	combout => \sreaddata1_IDEX~339_combout\);

-- Location: FF_X70_Y7_N19
\reg_file|registers[21][30]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[30]~30_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[21][30]~DUPLICATE_q\);

-- Location: FF_X70_Y10_N44
\reg_file|registers[29][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[30]~30_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[29][30]~q\);

-- Location: FF_X72_Y5_N2
\reg_file|registers[17][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[30]~30_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[17][30]~q\);

-- Location: FF_X67_Y8_N19
\reg_file|registers[25][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[30]~30_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[25][30]~q\);

-- Location: LABCELL_X70_Y7_N21
\sreaddata1_IDEX~331\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~331_combout\ = ( sinstruction_IFID(23) & ( \reg_file|registers[25][30]~q\ & ( (!sinstruction_IFID(24) & (\reg_file|registers[21][30]~DUPLICATE_q\)) # (sinstruction_IFID(24) & ((\reg_file|registers[29][30]~q\))) ) ) ) # ( 
-- !sinstruction_IFID(23) & ( \reg_file|registers[25][30]~q\ & ( (\reg_file|registers[17][30]~q\) # (sinstruction_IFID(24)) ) ) ) # ( sinstruction_IFID(23) & ( !\reg_file|registers[25][30]~q\ & ( (!sinstruction_IFID(24) & 
-- (\reg_file|registers[21][30]~DUPLICATE_q\)) # (sinstruction_IFID(24) & ((\reg_file|registers[29][30]~q\))) ) ) ) # ( !sinstruction_IFID(23) & ( !\reg_file|registers[25][30]~q\ & ( (!sinstruction_IFID(24) & \reg_file|registers[17][30]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010001001110010011101010101111111110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(24),
	datab => \reg_file|ALT_INV_registers[21][30]~DUPLICATE_q\,
	datac => \reg_file|ALT_INV_registers[29][30]~q\,
	datad => \reg_file|ALT_INV_registers[17][30]~q\,
	datae => ALT_INV_sinstruction_IFID(23),
	dataf => \reg_file|ALT_INV_registers[25][30]~q\,
	combout => \sreaddata1_IDEX~331_combout\);

-- Location: LABCELL_X67_Y7_N54
\reg_file|registers[28][30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[28][30]~feeder_combout\ = ( \mux_jal|output[30]~30_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[30]~30_combout\,
	combout => \reg_file|registers[28][30]~feeder_combout\);

-- Location: FF_X67_Y7_N55
\reg_file|registers[28][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[28][30]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[28][30]~q\);

-- Location: FF_X67_Y4_N44
\reg_file|registers[16][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[30]~30_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[16][30]~q\);

-- Location: FF_X67_Y4_N26
\reg_file|registers[20][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[30]~30_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[20][30]~q\);

-- Location: FF_X70_Y5_N23
\reg_file|registers[24][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[30]~30_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[24][30]~q\);

-- Location: LABCELL_X67_Y4_N33
\sreaddata1_IDEX~330\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~330_combout\ = ( \sinstruction_IFID[24]~DUPLICATE_q\ & ( \reg_file|registers[24][30]~q\ & ( (!sinstruction_IFID(23)) # (\reg_file|registers[28][30]~q\) ) ) ) # ( !\sinstruction_IFID[24]~DUPLICATE_q\ & ( \reg_file|registers[24][30]~q\ & ( 
-- (!sinstruction_IFID(23) & (\reg_file|registers[16][30]~q\)) # (sinstruction_IFID(23) & ((\reg_file|registers[20][30]~q\))) ) ) ) # ( \sinstruction_IFID[24]~DUPLICATE_q\ & ( !\reg_file|registers[24][30]~q\ & ( (\reg_file|registers[28][30]~q\ & 
-- sinstruction_IFID(23)) ) ) ) # ( !\sinstruction_IFID[24]~DUPLICATE_q\ & ( !\reg_file|registers[24][30]~q\ & ( (!sinstruction_IFID(23) & (\reg_file|registers[16][30]~q\)) # (sinstruction_IFID(23) & ((\reg_file|registers[20][30]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111000001010000010100110000001111111111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[28][30]~q\,
	datab => \reg_file|ALT_INV_registers[16][30]~q\,
	datac => ALT_INV_sinstruction_IFID(23),
	datad => \reg_file|ALT_INV_registers[20][30]~q\,
	datae => \ALT_INV_sinstruction_IFID[24]~DUPLICATE_q\,
	dataf => \reg_file|ALT_INV_registers[24][30]~q\,
	combout => \sreaddata1_IDEX~330_combout\);

-- Location: FF_X65_Y6_N2
\reg_file|registers[27][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[30]~30_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[27][30]~q\);

-- Location: LABCELL_X64_Y4_N12
\reg_file|registers[19][30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[19][30]~feeder_combout\ = ( \mux_jal|output[30]~30_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[30]~30_combout\,
	combout => \reg_file|registers[19][30]~feeder_combout\);

-- Location: FF_X64_Y4_N13
\reg_file|registers[19][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[19][30]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[19][30]~q\);

-- Location: FF_X65_Y6_N8
\reg_file|registers[31][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[30]~30_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[31][30]~q\);

-- Location: MLABCELL_X59_Y9_N0
\reg_file|registers[23][30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[23][30]~feeder_combout\ = \mux_jal|output[30]~30_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mux_jal|ALT_INV_output[30]~30_combout\,
	combout => \reg_file|registers[23][30]~feeder_combout\);

-- Location: FF_X59_Y9_N2
\reg_file|registers[23][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[23][30]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[23][30]~q\);

-- Location: MLABCELL_X65_Y6_N33
\sreaddata1_IDEX~333\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~333_combout\ = ( sinstruction_IFID(24) & ( \reg_file|registers[23][30]~q\ & ( (!sinstruction_IFID(23) & (\reg_file|registers[27][30]~q\)) # (sinstruction_IFID(23) & ((\reg_file|registers[31][30]~q\))) ) ) ) # ( !sinstruction_IFID(24) & ( 
-- \reg_file|registers[23][30]~q\ & ( (sinstruction_IFID(23)) # (\reg_file|registers[19][30]~q\) ) ) ) # ( sinstruction_IFID(24) & ( !\reg_file|registers[23][30]~q\ & ( (!sinstruction_IFID(23) & (\reg_file|registers[27][30]~q\)) # (sinstruction_IFID(23) & 
-- ((\reg_file|registers[31][30]~q\))) ) ) ) # ( !sinstruction_IFID(24) & ( !\reg_file|registers[23][30]~q\ & ( (\reg_file|registers[19][30]~q\ & !sinstruction_IFID(23)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000010101010000111100110011111111110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[27][30]~q\,
	datab => \reg_file|ALT_INV_registers[19][30]~q\,
	datac => \reg_file|ALT_INV_registers[31][30]~q\,
	datad => ALT_INV_sinstruction_IFID(23),
	datae => ALT_INV_sinstruction_IFID(24),
	dataf => \reg_file|ALT_INV_registers[23][30]~q\,
	combout => \sreaddata1_IDEX~333_combout\);

-- Location: FF_X70_Y12_N23
\reg_file|registers[26][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[30]~30_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[26][30]~q\);

-- Location: FF_X70_Y12_N50
\reg_file|registers[22][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[30]~30_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[22][30]~q\);

-- Location: FF_X70_Y12_N2
\reg_file|registers[30][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[30]~30_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[30][30]~q\);

-- Location: LABCELL_X62_Y6_N33
\reg_file|registers[18][30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[18][30]~feeder_combout\ = ( \mux_jal|output[30]~30_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[30]~30_combout\,
	combout => \reg_file|registers[18][30]~feeder_combout\);

-- Location: FF_X62_Y6_N34
\reg_file|registers[18][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[18][30]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[18][30]~q\);

-- Location: LABCELL_X70_Y12_N3
\sreaddata1_IDEX~332\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~332_combout\ = ( \reg_file|registers[30][30]~q\ & ( \reg_file|registers[18][30]~q\ & ( (!\sinstruction_IFID[24]~DUPLICATE_q\ & (((!sinstruction_IFID(23)) # (\reg_file|registers[22][30]~q\)))) # (\sinstruction_IFID[24]~DUPLICATE_q\ & 
-- (((sinstruction_IFID(23))) # (\reg_file|registers[26][30]~q\))) ) ) ) # ( !\reg_file|registers[30][30]~q\ & ( \reg_file|registers[18][30]~q\ & ( (!\sinstruction_IFID[24]~DUPLICATE_q\ & (((!sinstruction_IFID(23)) # (\reg_file|registers[22][30]~q\)))) # 
-- (\sinstruction_IFID[24]~DUPLICATE_q\ & (\reg_file|registers[26][30]~q\ & (!sinstruction_IFID(23)))) ) ) ) # ( \reg_file|registers[30][30]~q\ & ( !\reg_file|registers[18][30]~q\ & ( (!\sinstruction_IFID[24]~DUPLICATE_q\ & (((sinstruction_IFID(23) & 
-- \reg_file|registers[22][30]~q\)))) # (\sinstruction_IFID[24]~DUPLICATE_q\ & (((sinstruction_IFID(23))) # (\reg_file|registers[26][30]~q\))) ) ) ) # ( !\reg_file|registers[30][30]~q\ & ( !\reg_file|registers[18][30]~q\ & ( 
-- (!\sinstruction_IFID[24]~DUPLICATE_q\ & (((sinstruction_IFID(23) & \reg_file|registers[22][30]~q\)))) # (\sinstruction_IFID[24]~DUPLICATE_q\ & (\reg_file|registers[26][30]~q\ & (!sinstruction_IFID(23)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100000100110001111111010000110111001101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[26][30]~q\,
	datab => \ALT_INV_sinstruction_IFID[24]~DUPLICATE_q\,
	datac => ALT_INV_sinstruction_IFID(23),
	datad => \reg_file|ALT_INV_registers[22][30]~q\,
	datae => \reg_file|ALT_INV_registers[30][30]~q\,
	dataf => \reg_file|ALT_INV_registers[18][30]~q\,
	combout => \sreaddata1_IDEX~332_combout\);

-- Location: LABCELL_X70_Y7_N42
\sreaddata1_IDEX~334\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~334_combout\ = ( \sreaddata1_IDEX~333_combout\ & ( \sreaddata1_IDEX~332_combout\ & ( ((!\sinstruction_IFID[21]~DUPLICATE_q\ & ((\sreaddata1_IDEX~330_combout\))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & (\sreaddata1_IDEX~331_combout\))) # 
-- (sinstruction_IFID(22)) ) ) ) # ( !\sreaddata1_IDEX~333_combout\ & ( \sreaddata1_IDEX~332_combout\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & (((\sreaddata1_IDEX~330_combout\)) # (sinstruction_IFID(22)))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & 
-- (!sinstruction_IFID(22) & (\sreaddata1_IDEX~331_combout\))) ) ) ) # ( \sreaddata1_IDEX~333_combout\ & ( !\sreaddata1_IDEX~332_combout\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & (!sinstruction_IFID(22) & ((\sreaddata1_IDEX~330_combout\)))) # 
-- (\sinstruction_IFID[21]~DUPLICATE_q\ & (((\sreaddata1_IDEX~331_combout\)) # (sinstruction_IFID(22)))) ) ) ) # ( !\sreaddata1_IDEX~333_combout\ & ( !\sreaddata1_IDEX~332_combout\ & ( (!sinstruction_IFID(22) & ((!\sinstruction_IFID[21]~DUPLICATE_q\ & 
-- ((\sreaddata1_IDEX~330_combout\))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & (\sreaddata1_IDEX~331_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000101011001110100100110101011100011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	datab => ALT_INV_sinstruction_IFID(22),
	datac => \ALT_INV_sreaddata1_IDEX~331_combout\,
	datad => \ALT_INV_sreaddata1_IDEX~330_combout\,
	datae => \ALT_INV_sreaddata1_IDEX~333_combout\,
	dataf => \ALT_INV_sreaddata1_IDEX~332_combout\,
	combout => \sreaddata1_IDEX~334_combout\);

-- Location: LABCELL_X70_Y7_N36
\sreaddata1_IDEX~340\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~340_combout\ = ( \sreaddata1_IDEX~339_combout\ & ( \sreaddata1_IDEX~334_combout\ ) ) # ( !\sreaddata1_IDEX~339_combout\ & ( \sreaddata1_IDEX~334_combout\ & ( sinstruction_IFID(25) ) ) ) # ( \sreaddata1_IDEX~339_combout\ & ( 
-- !\sreaddata1_IDEX~334_combout\ & ( !sinstruction_IFID(25) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_sinstruction_IFID(25),
	datae => \ALT_INV_sreaddata1_IDEX~339_combout\,
	dataf => \ALT_INV_sreaddata1_IDEX~334_combout\,
	combout => \sreaddata1_IDEX~340_combout\);

-- Location: FF_X70_Y7_N37
\sreaddata1_IDEX[30]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sreaddata1_IDEX~340_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sreaddata1_IDEX[30]~DUPLICATE_q\);

-- Location: MLABCELL_X72_Y7_N51
\forward|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux1~0_combout\ = ( \forward|Mux3~0_combout\ & ( \mux_jal|output[30]~30_combout\ & ( \sreaddata1_IDEX[30]~DUPLICATE_q\ ) ) ) # ( !\forward|Mux3~0_combout\ & ( \mux_jal|output[30]~30_combout\ & ( (\forward|rd1_out[0]~2_combout\) # 
-- (salumainresult_EXMEM(30)) ) ) ) # ( \forward|Mux3~0_combout\ & ( !\mux_jal|output[30]~30_combout\ & ( \sreaddata1_IDEX[30]~DUPLICATE_q\ ) ) ) # ( !\forward|Mux3~0_combout\ & ( !\mux_jal|output[30]~30_combout\ & ( (salumainresult_EXMEM(30) & 
-- !\forward|rd1_out[0]~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000001100110011001101010101111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salumainresult_EXMEM(30),
	datab => \ALT_INV_sreaddata1_IDEX[30]~DUPLICATE_q\,
	datad => \forward|ALT_INV_rd1_out[0]~2_combout\,
	datae => \forward|ALT_INV_Mux3~0_combout\,
	dataf => \mux_jal|ALT_INV_output[30]~30_combout\,
	combout => \forward|Mux1~0_combout\);

-- Location: MLABCELL_X72_Y7_N0
\forward|Mux1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux1~1_combout\ = ( salumainresult_EXMEM(30) & ( (!\forward|rd1_out[0]~2_combout\) # (\mux_jal|output[30]~30_combout\) ) ) # ( !salumainresult_EXMEM(30) & ( (\forward|rd1_out[0]~2_combout\ & \mux_jal|output[30]~30_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_rd1_out[0]~2_combout\,
	datac => \mux_jal|ALT_INV_output[30]~30_combout\,
	dataf => ALT_INV_salumainresult_EXMEM(30),
	combout => \forward|Mux1~1_combout\);

-- Location: LABCELL_X81_Y9_N51
\alu_main|Mux28~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux28~12_combout\ = ( \alu_main|ShiftLeft1~6_combout\ & ( !salucontrol_IDEX(0) & ( (!salucontrol_IDEX(1) & !salucontrol_IDEX(2)) ) ) ) # ( !\alu_main|ShiftLeft1~6_combout\ & ( !salucontrol_IDEX(0) & ( (!salucontrol_IDEX(2) & 
-- ((!salucontrol_IDEX(1)) # ((!\forward|Mux27~0_combout\ & \alu_main|ShiftLeft1~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111000000000101010100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salucontrol_IDEX(1),
	datab => \forward|ALT_INV_Mux27~0_combout\,
	datac => \alu_main|ALT_INV_ShiftLeft1~1_combout\,
	datad => ALT_INV_salucontrol_IDEX(2),
	datae => \alu_main|ALT_INV_ShiftLeft1~6_combout\,
	dataf => ALT_INV_salucontrol_IDEX(0),
	combout => \alu_main|Mux28~12_combout\);

-- Location: LABCELL_X73_Y7_N3
\forward|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux2~0_combout\ = ( \forward|rd1_out[0]~2_combout\ & ( (!\forward|Mux3~0_combout\ & (\mux_jal|output[29]~29_combout\)) # (\forward|Mux3~0_combout\ & ((sreaddata1_IDEX(29)))) ) ) # ( !\forward|rd1_out[0]~2_combout\ & ( (!\forward|Mux3~0_combout\ & 
-- (salumainresult_EXMEM(29))) # (\forward|Mux3~0_combout\ & ((sreaddata1_IDEX(29)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111010101010000111100110011000011110011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salumainresult_EXMEM(29),
	datab => \mux_jal|ALT_INV_output[29]~29_combout\,
	datac => ALT_INV_sreaddata1_IDEX(29),
	datad => \forward|ALT_INV_Mux3~0_combout\,
	dataf => \forward|ALT_INV_rd1_out[0]~2_combout\,
	combout => \forward|Mux2~0_combout\);

-- Location: LABCELL_X61_Y9_N15
\reg_file|registers[13][29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[13][29]~feeder_combout\ = ( \mux_jal|output[29]~29_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[29]~29_combout\,
	combout => \reg_file|registers[13][29]~feeder_combout\);

-- Location: FF_X61_Y9_N16
\reg_file|registers[13][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[13][29]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[13][29]~q\);

-- Location: FF_X62_Y10_N37
\reg_file|registers[12][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[29]~29_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[12][29]~q\);

-- Location: LABCELL_X62_Y11_N48
\reg_file|registers[15][29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[15][29]~feeder_combout\ = ( \mux_jal|output[29]~29_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[29]~29_combout\,
	combout => \reg_file|registers[15][29]~feeder_combout\);

-- Location: FF_X62_Y11_N49
\reg_file|registers[15][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[15][29]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[15][29]~q\);

-- Location: FF_X63_Y11_N20
\reg_file|registers[14][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[29]~29_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[14][29]~q\);

-- Location: LABCELL_X63_Y11_N12
\sreaddata2_IDEX~326\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~326_combout\ = ( sinstruction_IFID(16) & ( \reg_file|registers[14][29]~q\ & ( (!sinstruction_IFID(17) & (\reg_file|registers[13][29]~q\)) # (sinstruction_IFID(17) & ((\reg_file|registers[15][29]~q\))) ) ) ) # ( !sinstruction_IFID(16) & ( 
-- \reg_file|registers[14][29]~q\ & ( (sinstruction_IFID(17)) # (\reg_file|registers[12][29]~q\) ) ) ) # ( sinstruction_IFID(16) & ( !\reg_file|registers[14][29]~q\ & ( (!sinstruction_IFID(17) & (\reg_file|registers[13][29]~q\)) # (sinstruction_IFID(17) & 
-- ((\reg_file|registers[15][29]~q\))) ) ) ) # ( !sinstruction_IFID(16) & ( !\reg_file|registers[14][29]~q\ & ( (\reg_file|registers[12][29]~q\ & !sinstruction_IFID(17)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000010101010000111100110011111111110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[13][29]~q\,
	datab => \reg_file|ALT_INV_registers[12][29]~q\,
	datac => \reg_file|ALT_INV_registers[15][29]~q\,
	datad => ALT_INV_sinstruction_IFID(17),
	datae => ALT_INV_sinstruction_IFID(16),
	dataf => \reg_file|ALT_INV_registers[14][29]~q\,
	combout => \sreaddata2_IDEX~326_combout\);

-- Location: FF_X68_Y7_N44
\reg_file|registers[3][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[29]~29_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[3][29]~q\);

-- Location: FF_X68_Y7_N32
\reg_file|registers[1][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[29]~29_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[1][29]~q\);

-- Location: FF_X68_Y7_N38
\reg_file|registers[2][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[29]~29_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[2][29]~q\);

-- Location: FF_X66_Y9_N1
\reg_file|registers[0][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[29]~29_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[0][29]~q\);

-- Location: LABCELL_X68_Y7_N57
\sreaddata2_IDEX~325\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~325_combout\ = ( \reg_file|registers[2][29]~q\ & ( \reg_file|registers[0][29]~q\ & ( (!sinstruction_IFID(16)) # ((!sinstruction_IFID(17) & ((\reg_file|registers[1][29]~q\))) # (sinstruction_IFID(17) & (\reg_file|registers[3][29]~q\))) ) ) 
-- ) # ( !\reg_file|registers[2][29]~q\ & ( \reg_file|registers[0][29]~q\ & ( (!sinstruction_IFID(16) & (((!sinstruction_IFID(17))))) # (sinstruction_IFID(16) & ((!sinstruction_IFID(17) & ((\reg_file|registers[1][29]~q\))) # (sinstruction_IFID(17) & 
-- (\reg_file|registers[3][29]~q\)))) ) ) ) # ( \reg_file|registers[2][29]~q\ & ( !\reg_file|registers[0][29]~q\ & ( (!sinstruction_IFID(16) & (((sinstruction_IFID(17))))) # (sinstruction_IFID(16) & ((!sinstruction_IFID(17) & 
-- ((\reg_file|registers[1][29]~q\))) # (sinstruction_IFID(17) & (\reg_file|registers[3][29]~q\)))) ) ) ) # ( !\reg_file|registers[2][29]~q\ & ( !\reg_file|registers[0][29]~q\ & ( (sinstruction_IFID(16) & ((!sinstruction_IFID(17) & 
-- ((\reg_file|registers[1][29]~q\))) # (sinstruction_IFID(17) & (\reg_file|registers[3][29]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100010001000001011011101110101111000100011010111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(16),
	datab => \reg_file|ALT_INV_registers[3][29]~q\,
	datac => \reg_file|ALT_INV_registers[1][29]~q\,
	datad => ALT_INV_sinstruction_IFID(17),
	datae => \reg_file|ALT_INV_registers[2][29]~q\,
	dataf => \reg_file|ALT_INV_registers[0][29]~q\,
	combout => \sreaddata2_IDEX~325_combout\);

-- Location: FF_X61_Y10_N44
\reg_file|registers[6][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[29]~29_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[6][29]~q\);

-- Location: MLABCELL_X72_Y10_N42
\reg_file|registers[7][29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[7][29]~feeder_combout\ = ( \mux_jal|output[29]~29_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[29]~29_combout\,
	combout => \reg_file|registers[7][29]~feeder_combout\);

-- Location: FF_X72_Y10_N43
\reg_file|registers[7][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[7][29]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[7][29]~q\);

-- Location: FF_X61_Y10_N14
\reg_file|registers[5][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[29]~29_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[5][29]~q\);

-- Location: LABCELL_X70_Y8_N18
\reg_file|registers[4][29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[4][29]~feeder_combout\ = ( \mux_jal|output[29]~29_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[29]~29_combout\,
	combout => \reg_file|registers[4][29]~feeder_combout\);

-- Location: FF_X70_Y8_N20
\reg_file|registers[4][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[4][29]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[4][29]~q\);

-- Location: LABCELL_X61_Y10_N12
\sreaddata2_IDEX~327\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~327_combout\ = ( \reg_file|registers[5][29]~q\ & ( \reg_file|registers[4][29]~q\ & ( (!sinstruction_IFID(17)) # ((!sinstruction_IFID(16) & (\reg_file|registers[6][29]~q\)) # (sinstruction_IFID(16) & ((\reg_file|registers[7][29]~q\)))) ) ) 
-- ) # ( !\reg_file|registers[5][29]~q\ & ( \reg_file|registers[4][29]~q\ & ( (!sinstruction_IFID(16) & (((!sinstruction_IFID(17))) # (\reg_file|registers[6][29]~q\))) # (sinstruction_IFID(16) & (((sinstruction_IFID(17) & \reg_file|registers[7][29]~q\)))) ) 
-- ) ) # ( \reg_file|registers[5][29]~q\ & ( !\reg_file|registers[4][29]~q\ & ( (!sinstruction_IFID(16) & (\reg_file|registers[6][29]~q\ & (sinstruction_IFID(17)))) # (sinstruction_IFID(16) & (((!sinstruction_IFID(17)) # (\reg_file|registers[7][29]~q\)))) ) 
-- ) ) # ( !\reg_file|registers[5][29]~q\ & ( !\reg_file|registers[4][29]~q\ & ( (sinstruction_IFID(17) & ((!sinstruction_IFID(16) & (\reg_file|registers[6][29]~q\)) # (sinstruction_IFID(16) & ((\reg_file|registers[7][29]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000111010100100101011110100010101001111111001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(16),
	datab => \reg_file|ALT_INV_registers[6][29]~q\,
	datac => ALT_INV_sinstruction_IFID(17),
	datad => \reg_file|ALT_INV_registers[7][29]~q\,
	datae => \reg_file|ALT_INV_registers[5][29]~q\,
	dataf => \reg_file|ALT_INV_registers[4][29]~q\,
	combout => \sreaddata2_IDEX~327_combout\);

-- Location: LABCELL_X63_Y13_N42
\reg_file|registers[11][29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[11][29]~feeder_combout\ = ( \mux_jal|output[29]~29_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[29]~29_combout\,
	combout => \reg_file|registers[11][29]~feeder_combout\);

-- Location: FF_X63_Y13_N44
\reg_file|registers[11][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[11][29]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[11][29]~q\);

-- Location: LABCELL_X64_Y9_N21
\reg_file|registers[8][29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[8][29]~feeder_combout\ = ( \mux_jal|output[29]~29_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[29]~29_combout\,
	combout => \reg_file|registers[8][29]~feeder_combout\);

-- Location: FF_X64_Y9_N22
\reg_file|registers[8][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[8][29]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[8][29]~q\);

-- Location: FF_X61_Y13_N52
\reg_file|registers[10][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[29]~29_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[10][29]~q\);

-- Location: LABCELL_X64_Y9_N15
\reg_file|registers[9][29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[9][29]~feeder_combout\ = ( \mux_jal|output[29]~29_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[29]~29_combout\,
	combout => \reg_file|registers[9][29]~feeder_combout\);

-- Location: FF_X64_Y9_N16
\reg_file|registers[9][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[9][29]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[9][29]~q\);

-- Location: LABCELL_X63_Y13_N12
\sreaddata2_IDEX~324\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~324_combout\ = ( sinstruction_IFID(17) & ( \reg_file|registers[9][29]~q\ & ( (!sinstruction_IFID(16) & ((\reg_file|registers[10][29]~q\))) # (sinstruction_IFID(16) & (\reg_file|registers[11][29]~q\)) ) ) ) # ( !sinstruction_IFID(17) & ( 
-- \reg_file|registers[9][29]~q\ & ( (\reg_file|registers[8][29]~q\) # (sinstruction_IFID(16)) ) ) ) # ( sinstruction_IFID(17) & ( !\reg_file|registers[9][29]~q\ & ( (!sinstruction_IFID(16) & ((\reg_file|registers[10][29]~q\))) # (sinstruction_IFID(16) & 
-- (\reg_file|registers[11][29]~q\)) ) ) ) # ( !sinstruction_IFID(17) & ( !\reg_file|registers[9][29]~q\ & ( (!sinstruction_IFID(16) & \reg_file|registers[8][29]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000100011011101101011111010111110001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(16),
	datab => \reg_file|ALT_INV_registers[11][29]~q\,
	datac => \reg_file|ALT_INV_registers[8][29]~q\,
	datad => \reg_file|ALT_INV_registers[10][29]~q\,
	datae => ALT_INV_sinstruction_IFID(17),
	dataf => \reg_file|ALT_INV_registers[9][29]~q\,
	combout => \sreaddata2_IDEX~324_combout\);

-- Location: LABCELL_X71_Y9_N3
\sreaddata2_IDEX~328\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~328_combout\ = ( \sreaddata2_IDEX~327_combout\ & ( \sreaddata2_IDEX~324_combout\ & ( (!\sinstruction_IFID[18]~DUPLICATE_q\ & (((\sreaddata2_IDEX~325_combout\)) # (sinstruction_IFID(19)))) # (\sinstruction_IFID[18]~DUPLICATE_q\ & 
-- ((!sinstruction_IFID(19)) # ((\sreaddata2_IDEX~326_combout\)))) ) ) ) # ( !\sreaddata2_IDEX~327_combout\ & ( \sreaddata2_IDEX~324_combout\ & ( (!\sinstruction_IFID[18]~DUPLICATE_q\ & (((\sreaddata2_IDEX~325_combout\)) # (sinstruction_IFID(19)))) # 
-- (\sinstruction_IFID[18]~DUPLICATE_q\ & (sinstruction_IFID(19) & (\sreaddata2_IDEX~326_combout\))) ) ) ) # ( \sreaddata2_IDEX~327_combout\ & ( !\sreaddata2_IDEX~324_combout\ & ( (!\sinstruction_IFID[18]~DUPLICATE_q\ & (!sinstruction_IFID(19) & 
-- ((\sreaddata2_IDEX~325_combout\)))) # (\sinstruction_IFID[18]~DUPLICATE_q\ & ((!sinstruction_IFID(19)) # ((\sreaddata2_IDEX~326_combout\)))) ) ) ) # ( !\sreaddata2_IDEX~327_combout\ & ( !\sreaddata2_IDEX~324_combout\ & ( 
-- (!\sinstruction_IFID[18]~DUPLICATE_q\ & (!sinstruction_IFID(19) & ((\sreaddata2_IDEX~325_combout\)))) # (\sinstruction_IFID[18]~DUPLICATE_q\ & (sinstruction_IFID(19) & (\sreaddata2_IDEX~326_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001010001011100110100100011101010110110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IFID[18]~DUPLICATE_q\,
	datab => ALT_INV_sinstruction_IFID(19),
	datac => \ALT_INV_sreaddata2_IDEX~326_combout\,
	datad => \ALT_INV_sreaddata2_IDEX~325_combout\,
	datae => \ALT_INV_sreaddata2_IDEX~327_combout\,
	dataf => \ALT_INV_sreaddata2_IDEX~324_combout\,
	combout => \sreaddata2_IDEX~328_combout\);

-- Location: LABCELL_X67_Y8_N42
\reg_file|registers[25][29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[25][29]~feeder_combout\ = ( \mux_jal|output[29]~29_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[29]~29_combout\,
	combout => \reg_file|registers[25][29]~feeder_combout\);

-- Location: FF_X67_Y8_N44
\reg_file|registers[25][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[25][29]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[25][29]~q\);

-- Location: FF_X67_Y9_N16
\reg_file|registers[21][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[29]~29_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[21][29]~q\);

-- Location: FF_X71_Y9_N55
\reg_file|registers[17][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[29]~29_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[17][29]~q\);

-- Location: LABCELL_X71_Y11_N39
\sreaddata2_IDEX~320\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~320_combout\ = ( \reg_file|registers[17][29]~q\ & ( \reg_file|registers[29][29]~q\ & ( (!sinstruction_IFID(19) & (((!\sinstruction_IFID[18]~DUPLICATE_q\) # (\reg_file|registers[21][29]~q\)))) # (sinstruction_IFID(19) & 
-- (((\sinstruction_IFID[18]~DUPLICATE_q\)) # (\reg_file|registers[25][29]~q\))) ) ) ) # ( !\reg_file|registers[17][29]~q\ & ( \reg_file|registers[29][29]~q\ & ( (!sinstruction_IFID(19) & (((\reg_file|registers[21][29]~q\ & 
-- \sinstruction_IFID[18]~DUPLICATE_q\)))) # (sinstruction_IFID(19) & (((\sinstruction_IFID[18]~DUPLICATE_q\)) # (\reg_file|registers[25][29]~q\))) ) ) ) # ( \reg_file|registers[17][29]~q\ & ( !\reg_file|registers[29][29]~q\ & ( (!sinstruction_IFID(19) & 
-- (((!\sinstruction_IFID[18]~DUPLICATE_q\) # (\reg_file|registers[21][29]~q\)))) # (sinstruction_IFID(19) & (\reg_file|registers[25][29]~q\ & ((!\sinstruction_IFID[18]~DUPLICATE_q\)))) ) ) ) # ( !\reg_file|registers[17][29]~q\ & ( 
-- !\reg_file|registers[29][29]~q\ & ( (!sinstruction_IFID(19) & (((\reg_file|registers[21][29]~q\ & \sinstruction_IFID[18]~DUPLICATE_q\)))) # (sinstruction_IFID(19) & (\reg_file|registers[25][29]~q\ & ((!\sinstruction_IFID[18]~DUPLICATE_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110000111101010011000000000101001111111111010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[25][29]~q\,
	datab => \reg_file|ALT_INV_registers[21][29]~q\,
	datac => ALT_INV_sinstruction_IFID(19),
	datad => \ALT_INV_sinstruction_IFID[18]~DUPLICATE_q\,
	datae => \reg_file|ALT_INV_registers[17][29]~q\,
	dataf => \reg_file|ALT_INV_registers[29][29]~q\,
	combout => \sreaddata2_IDEX~320_combout\);

-- Location: FF_X56_Y9_N20
\reg_file|registers[31][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[29]~29_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[31][29]~q\);

-- Location: FF_X56_Y9_N14
\reg_file|registers[19][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[29]~29_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[19][29]~q\);

-- Location: MLABCELL_X59_Y9_N51
\reg_file|registers[23][29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[23][29]~feeder_combout\ = ( \mux_jal|output[29]~29_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[29]~29_combout\,
	combout => \reg_file|registers[23][29]~feeder_combout\);

-- Location: FF_X59_Y9_N52
\reg_file|registers[23][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[23][29]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[23][29]~q\);

-- Location: FF_X56_Y9_N38
\reg_file|registers[27][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[29]~29_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[27][29]~q\);

-- Location: LABCELL_X56_Y9_N45
\sreaddata2_IDEX~322\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~322_combout\ = ( sinstruction_IFID(18) & ( sinstruction_IFID(19) & ( \reg_file|registers[31][29]~q\ ) ) ) # ( !sinstruction_IFID(18) & ( sinstruction_IFID(19) & ( \reg_file|registers[27][29]~q\ ) ) ) # ( sinstruction_IFID(18) & ( 
-- !sinstruction_IFID(19) & ( \reg_file|registers[23][29]~q\ ) ) ) # ( !sinstruction_IFID(18) & ( !sinstruction_IFID(19) & ( \reg_file|registers[19][29]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[31][29]~q\,
	datab => \reg_file|ALT_INV_registers[19][29]~q\,
	datac => \reg_file|ALT_INV_registers[23][29]~q\,
	datad => \reg_file|ALT_INV_registers[27][29]~q\,
	datae => ALT_INV_sinstruction_IFID(18),
	dataf => ALT_INV_sinstruction_IFID(19),
	combout => \sreaddata2_IDEX~322_combout\);

-- Location: LABCELL_X67_Y13_N27
\reg_file|registers[18][29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[18][29]~feeder_combout\ = ( \mux_jal|output[29]~29_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[29]~29_combout\,
	combout => \reg_file|registers[18][29]~feeder_combout\);

-- Location: FF_X67_Y13_N29
\reg_file|registers[18][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[18][29]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[18][29]~q\);

-- Location: LABCELL_X67_Y13_N30
\reg_file|registers[26][29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[26][29]~feeder_combout\ = ( \mux_jal|output[29]~29_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[29]~29_combout\,
	combout => \reg_file|registers[26][29]~feeder_combout\);

-- Location: FF_X67_Y13_N32
\reg_file|registers[26][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[26][29]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[26][29]~q\);

-- Location: FF_X67_Y11_N49
\reg_file|registers[22][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[29]~29_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[22][29]~q\);

-- Location: FF_X65_Y13_N20
\reg_file|registers[30][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[29]~29_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[30][29]~q\);

-- Location: LABCELL_X67_Y13_N48
\sreaddata2_IDEX~321\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~321_combout\ = ( sinstruction_IFID(19) & ( \reg_file|registers[30][29]~q\ & ( (sinstruction_IFID(18)) # (\reg_file|registers[26][29]~q\) ) ) ) # ( !sinstruction_IFID(19) & ( \reg_file|registers[30][29]~q\ & ( (!sinstruction_IFID(18) & 
-- (\reg_file|registers[18][29]~q\)) # (sinstruction_IFID(18) & ((\reg_file|registers[22][29]~q\))) ) ) ) # ( sinstruction_IFID(19) & ( !\reg_file|registers[30][29]~q\ & ( (\reg_file|registers[26][29]~q\ & !sinstruction_IFID(18)) ) ) ) # ( 
-- !sinstruction_IFID(19) & ( !\reg_file|registers[30][29]~q\ & ( (!sinstruction_IFID(18) & (\reg_file|registers[18][29]~q\)) # (sinstruction_IFID(18) & ((\reg_file|registers[22][29]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111001100000011000001010000010111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[18][29]~q\,
	datab => \reg_file|ALT_INV_registers[26][29]~q\,
	datac => ALT_INV_sinstruction_IFID(18),
	datad => \reg_file|ALT_INV_registers[22][29]~q\,
	datae => ALT_INV_sinstruction_IFID(19),
	dataf => \reg_file|ALT_INV_registers[30][29]~q\,
	combout => \sreaddata2_IDEX~321_combout\);

-- Location: FF_X66_Y5_N2
\reg_file|registers[28][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[29]~29_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[28][29]~q\);

-- Location: FF_X66_Y5_N8
\reg_file|registers[20][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[29]~29_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[20][29]~q\);

-- Location: FF_X70_Y5_N49
\reg_file|registers[24][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[29]~29_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[24][29]~q\);

-- Location: FF_X66_Y5_N38
\reg_file|registers[16][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[29]~29_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[16][29]~q\);

-- Location: LABCELL_X66_Y5_N39
\sreaddata2_IDEX~319\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~319_combout\ = ( \reg_file|registers[16][29]~q\ & ( sinstruction_IFID(18) & ( (!sinstruction_IFID(19) & ((\reg_file|registers[20][29]~q\))) # (sinstruction_IFID(19) & (\reg_file|registers[28][29]~q\)) ) ) ) # ( 
-- !\reg_file|registers[16][29]~q\ & ( sinstruction_IFID(18) & ( (!sinstruction_IFID(19) & ((\reg_file|registers[20][29]~q\))) # (sinstruction_IFID(19) & (\reg_file|registers[28][29]~q\)) ) ) ) # ( \reg_file|registers[16][29]~q\ & ( !sinstruction_IFID(18) & 
-- ( (!sinstruction_IFID(19)) # (\reg_file|registers[24][29]~q\) ) ) ) # ( !\reg_file|registers[16][29]~q\ & ( !sinstruction_IFID(18) & ( (sinstruction_IFID(19) & \reg_file|registers[24][29]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011110011001111111100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[28][29]~q\,
	datab => ALT_INV_sinstruction_IFID(19),
	datac => \reg_file|ALT_INV_registers[20][29]~q\,
	datad => \reg_file|ALT_INV_registers[24][29]~q\,
	datae => \reg_file|ALT_INV_registers[16][29]~q\,
	dataf => ALT_INV_sinstruction_IFID(18),
	combout => \sreaddata2_IDEX~319_combout\);

-- Location: LABCELL_X71_Y9_N42
\sreaddata2_IDEX~323\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~323_combout\ = ( \sreaddata2_IDEX~321_combout\ & ( \sreaddata2_IDEX~319_combout\ & ( (!sinstruction_IFID(16)) # ((!sinstruction_IFID(17) & (\sreaddata2_IDEX~320_combout\)) # (sinstruction_IFID(17) & ((\sreaddata2_IDEX~322_combout\)))) ) ) 
-- ) # ( !\sreaddata2_IDEX~321_combout\ & ( \sreaddata2_IDEX~319_combout\ & ( (!sinstruction_IFID(17) & (((!sinstruction_IFID(16))) # (\sreaddata2_IDEX~320_combout\))) # (sinstruction_IFID(17) & (((sinstruction_IFID(16) & \sreaddata2_IDEX~322_combout\)))) ) 
-- ) ) # ( \sreaddata2_IDEX~321_combout\ & ( !\sreaddata2_IDEX~319_combout\ & ( (!sinstruction_IFID(17) & (\sreaddata2_IDEX~320_combout\ & (sinstruction_IFID(16)))) # (sinstruction_IFID(17) & (((!sinstruction_IFID(16)) # (\sreaddata2_IDEX~322_combout\)))) ) 
-- ) ) # ( !\sreaddata2_IDEX~321_combout\ & ( !\sreaddata2_IDEX~319_combout\ & ( (sinstruction_IFID(16) & ((!sinstruction_IFID(17) & (\sreaddata2_IDEX~320_combout\)) # (sinstruction_IFID(17) & ((\sreaddata2_IDEX~322_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000111010100100101011110100010101001111111001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(17),
	datab => \ALT_INV_sreaddata2_IDEX~320_combout\,
	datac => ALT_INV_sinstruction_IFID(16),
	datad => \ALT_INV_sreaddata2_IDEX~322_combout\,
	datae => \ALT_INV_sreaddata2_IDEX~321_combout\,
	dataf => \ALT_INV_sreaddata2_IDEX~319_combout\,
	combout => \sreaddata2_IDEX~323_combout\);

-- Location: LABCELL_X71_Y9_N9
\sreaddata2_IDEX~329\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~329_combout\ = ( \sreaddata2_IDEX~323_combout\ & ( (\sreaddata2_IDEX~328_combout\) # (\sinstruction_IFID[20]~DUPLICATE_q\) ) ) # ( !\sreaddata2_IDEX~323_combout\ & ( (!\sinstruction_IFID[20]~DUPLICATE_q\ & \sreaddata2_IDEX~328_combout\) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_sinstruction_IFID[20]~DUPLICATE_q\,
	datad => \ALT_INV_sreaddata2_IDEX~328_combout\,
	dataf => \ALT_INV_sreaddata2_IDEX~323_combout\,
	combout => \sreaddata2_IDEX~329_combout\);

-- Location: FF_X71_Y9_N10
\sreaddata2_IDEX[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sreaddata2_IDEX~329_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata2_IDEX(29));

-- Location: MLABCELL_X72_Y8_N0
\mux_alu|output[29]~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_alu|output[29]~54_combout\ = ( !\mux_alu|output[17]~1_combout\ & ( \forward|rd2_out[0]~2_combout\ & ( (\mux_jal|output[29]~29_combout\ & !\salusrc_IDEX~DUPLICATE_q\) ) ) ) # ( \mux_alu|output[17]~1_combout\ & ( !\forward|rd2_out[0]~2_combout\ & ( 
-- (sreaddata2_IDEX(29) & !\salusrc_IDEX~DUPLICATE_q\) ) ) ) # ( !\mux_alu|output[17]~1_combout\ & ( !\forward|rd2_out[0]~2_combout\ & ( (salumainresult_EXMEM(29) & !\salusrc_IDEX~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000010101010000000000001111000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sreaddata2_IDEX(29),
	datab => ALT_INV_salumainresult_EXMEM(29),
	datac => \mux_jal|ALT_INV_output[29]~29_combout\,
	datad => \ALT_INV_salusrc_IDEX~DUPLICATE_q\,
	datae => \mux_alu|ALT_INV_output[17]~1_combout\,
	dataf => \forward|ALT_INV_rd2_out[0]~2_combout\,
	combout => \mux_alu|output[29]~54_combout\);

-- Location: LABCELL_X75_Y10_N57
\alu_main|Result~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Result~13_combout\ = ( !\forward|Mux2~0_combout\ & ( !\mux_alu|output[29]~54_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \forward|ALT_INV_Mux2~0_combout\,
	dataf => \mux_alu|ALT_INV_output[29]~54_combout\,
	combout => \alu_main|Result~13_combout\);

-- Location: LABCELL_X81_Y7_N42
\alu_main|Mux28~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux28~2_combout\ = ( salucontrol_IDEX(1) & ( !salucontrol_IDEX(0) ) ) # ( !salucontrol_IDEX(1) & ( (!\sinstruction_IDEX[10]~DUPLICATE_q\ & (\alu_main|ShiftLeft0~1_combout\ & !salucontrol_IDEX(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000000001000100000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IDEX[10]~DUPLICATE_q\,
	datab => \alu_main|ALT_INV_ShiftLeft0~1_combout\,
	datad => ALT_INV_salucontrol_IDEX(0),
	dataf => ALT_INV_salucontrol_IDEX(1),
	combout => \alu_main|Mux28~2_combout\);

-- Location: LABCELL_X81_Y9_N0
\alu_main|Mux28~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux28~13_combout\ = ( \alu_main|ShiftLeft1~6_combout\ & ( \alu_main|Mux28~2_combout\ & ( (salucontrol_IDEX(1) & !salucontrol_IDEX(2)) ) ) ) # ( !\alu_main|ShiftLeft1~6_combout\ & ( \alu_main|Mux28~2_combout\ & ( (salucontrol_IDEX(1) & 
-- (!salucontrol_IDEX(2) & ((!\alu_main|ShiftLeft1~1_combout\) # (\forward|Mux27~0_combout\)))) ) ) ) # ( \alu_main|ShiftLeft1~6_combout\ & ( !\alu_main|Mux28~2_combout\ & ( !salucontrol_IDEX(2) ) ) ) # ( !\alu_main|ShiftLeft1~6_combout\ & ( 
-- !\alu_main|Mux28~2_combout\ & ( !salucontrol_IDEX(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000001010000000100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salucontrol_IDEX(1),
	datab => \forward|ALT_INV_Mux27~0_combout\,
	datac => ALT_INV_salucontrol_IDEX(2),
	datad => \alu_main|ALT_INV_ShiftLeft1~1_combout\,
	datae => \alu_main|ALT_INV_ShiftLeft1~6_combout\,
	dataf => \alu_main|ALT_INV_Mux28~2_combout\,
	combout => \alu_main|Mux28~13_combout\);

-- Location: FF_X73_Y5_N41
\sinstruction_IDEX[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => sinstruction_IFID(15),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_IDEX(15));

-- Location: FF_X78_Y12_N34
\sinstruction_EXMEM[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => sinstruction_IDEX(11),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_EXMEM(11));

-- Location: LABCELL_X79_Y12_N30
\alu_branch|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_branch|Add0~41_sumout\ = SUM(( spc_IDEX(12) ) + ( \sinstruction_IDEX[10]~DUPLICATE_q\ ) + ( \alu_branch|Add0~38\ ))
-- \alu_branch|Add0~42\ = CARRY(( spc_IDEX(12) ) + ( \sinstruction_IDEX[10]~DUPLICATE_q\ ) + ( \alu_branch|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_sinstruction_IDEX[10]~DUPLICATE_q\,
	datad => ALT_INV_spc_IDEX(12),
	cin => \alu_branch|Add0~38\,
	sumout => \alu_branch|Add0~41_sumout\,
	cout => \alu_branch|Add0~42\);

-- Location: LABCELL_X79_Y12_N33
\alu_branch|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_branch|Add0~45_sumout\ = SUM(( sinstruction_IDEX(11) ) + ( spc_IDEX(13) ) + ( \alu_branch|Add0~42\ ))
-- \alu_branch|Add0~46\ = CARRY(( sinstruction_IDEX(11) ) + ( spc_IDEX(13) ) + ( \alu_branch|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_spc_IDEX(13),
	datad => ALT_INV_sinstruction_IDEX(11),
	cin => \alu_branch|Add0~42\,
	sumout => \alu_branch|Add0~45_sumout\,
	cout => \alu_branch|Add0~46\);

-- Location: FF_X79_Y12_N35
\smux_branch_input1_EXMEM[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \alu_branch|Add0~45_sumout\,
	ena => \ALT_INV_reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => smux_branch_input1_EXMEM(13));

-- Location: MLABCELL_X78_Y12_N33
\mux_pc|output[13]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_pc|output[13]~25_combout\ = ( sinstruction_EXMEM(11) & ( smux_branch_input1_EXMEM(13) & ( ((!\salu_zero_EXMEM~q\ & (\sbne_EXMEM~q\)) # (\salu_zero_EXMEM~q\ & ((\sbeq_EXMEM~DUPLICATE_q\)))) # (\sjump_EXMEM~q\) ) ) ) # ( !sinstruction_EXMEM(11) & ( 
-- smux_branch_input1_EXMEM(13) & ( (!\sjump_EXMEM~q\ & ((!\salu_zero_EXMEM~q\ & (\sbne_EXMEM~q\)) # (\salu_zero_EXMEM~q\ & ((\sbeq_EXMEM~DUPLICATE_q\))))) ) ) ) # ( sinstruction_EXMEM(11) & ( !smux_branch_input1_EXMEM(13) & ( \sjump_EXMEM~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100001000001010100101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sjump_EXMEM~q\,
	datab => \ALT_INV_salu_zero_EXMEM~q\,
	datac => \ALT_INV_sbne_EXMEM~q\,
	datad => \ALT_INV_sbeq_EXMEM~DUPLICATE_q\,
	datae => ALT_INV_sinstruction_EXMEM(11),
	dataf => ALT_INV_smux_branch_input1_EXMEM(13),
	combout => \mux_pc|output[13]~25_combout\);

-- Location: FF_X60_Y8_N8
\reg_file|registers[13][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[13]~13_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[13][13]~q\);

-- Location: FF_X60_Y8_N14
\reg_file|registers[14][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[13]~13_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[14][13]~q\);

-- Location: FF_X63_Y9_N40
\reg_file|registers[12][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[13]~13_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[12][13]~q\);

-- Location: LABCELL_X60_Y8_N39
\sreaddata1_IDEX~150\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~150_combout\ = ( \sinstruction_IFID[21]~DUPLICATE_q\ & ( sinstruction_IFID(22) & ( \reg_file|registers[15][13]~q\ ) ) ) # ( !\sinstruction_IFID[21]~DUPLICATE_q\ & ( sinstruction_IFID(22) & ( \reg_file|registers[14][13]~q\ ) ) ) # ( 
-- \sinstruction_IFID[21]~DUPLICATE_q\ & ( !sinstruction_IFID(22) & ( \reg_file|registers[13][13]~q\ ) ) ) # ( !\sinstruction_IFID[21]~DUPLICATE_q\ & ( !sinstruction_IFID(22) & ( \reg_file|registers[12][13]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[15][13]~q\,
	datab => \reg_file|ALT_INV_registers[13][13]~q\,
	datac => \reg_file|ALT_INV_registers[14][13]~q\,
	datad => \reg_file|ALT_INV_registers[12][13]~q\,
	datae => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	dataf => ALT_INV_sinstruction_IFID(22),
	combout => \sreaddata1_IDEX~150_combout\);

-- Location: LABCELL_X70_Y8_N51
\reg_file|registers[4][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[4][13]~feeder_combout\ = ( \mux_jal|output[13]~13_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[13]~13_combout\,
	combout => \reg_file|registers[4][13]~feeder_combout\);

-- Location: FF_X70_Y8_N52
\reg_file|registers[4][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[4][13]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[4][13]~q\);

-- Location: FF_X68_Y8_N44
\reg_file|registers[5][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[13]~13_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[5][13]~q\);

-- Location: FF_X68_Y8_N38
\reg_file|registers[6][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[13]~13_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[6][13]~q\);

-- Location: FF_X74_Y8_N16
\reg_file|registers[7][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[13]~13_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[7][13]~q\);

-- Location: LABCELL_X68_Y8_N39
\sreaddata1_IDEX~151\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~151_combout\ = ( \sinstruction_IFID[21]~DUPLICATE_q\ & ( \reg_file|registers[7][13]~q\ & ( (\reg_file|registers[5][13]~q\) # (sinstruction_IFID(22)) ) ) ) # ( !\sinstruction_IFID[21]~DUPLICATE_q\ & ( \reg_file|registers[7][13]~q\ & ( 
-- (!sinstruction_IFID(22) & (\reg_file|registers[4][13]~q\)) # (sinstruction_IFID(22) & ((\reg_file|registers[6][13]~q\))) ) ) ) # ( \sinstruction_IFID[21]~DUPLICATE_q\ & ( !\reg_file|registers[7][13]~q\ & ( (!sinstruction_IFID(22) & 
-- \reg_file|registers[5][13]~q\) ) ) ) # ( !\sinstruction_IFID[21]~DUPLICATE_q\ & ( !\reg_file|registers[7][13]~q\ & ( (!sinstruction_IFID(22) & (\reg_file|registers[4][13]~q\)) # (sinstruction_IFID(22) & ((\reg_file|registers[6][13]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111000011000000110001000100011101110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[4][13]~q\,
	datab => ALT_INV_sinstruction_IFID(22),
	datac => \reg_file|ALT_INV_registers[5][13]~q\,
	datad => \reg_file|ALT_INV_registers[6][13]~q\,
	datae => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	dataf => \reg_file|ALT_INV_registers[7][13]~q\,
	combout => \sreaddata1_IDEX~151_combout\);

-- Location: LABCELL_X64_Y7_N3
\reg_file|registers[9][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[9][13]~feeder_combout\ = ( \mux_jal|output[13]~13_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[13]~13_combout\,
	combout => \reg_file|registers[9][13]~feeder_combout\);

-- Location: FF_X64_Y7_N5
\reg_file|registers[9][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[9][13]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[9][13]~q\);

-- Location: LABCELL_X60_Y7_N30
\reg_file|registers[10][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[10][13]~feeder_combout\ = ( \mux_jal|output[13]~13_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[13]~13_combout\,
	combout => \reg_file|registers[10][13]~feeder_combout\);

-- Location: FF_X60_Y7_N32
\reg_file|registers[10][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[10][13]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[10][13]~q\);

-- Location: FF_X63_Y9_N1
\reg_file|registers[11][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[13]~13_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[11][13]~q\);

-- Location: LABCELL_X60_Y7_N12
\reg_file|registers[8][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[8][13]~feeder_combout\ = ( \mux_jal|output[13]~13_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[13]~13_combout\,
	combout => \reg_file|registers[8][13]~feeder_combout\);

-- Location: FF_X60_Y7_N13
\reg_file|registers[8][13]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[8][13]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[8][13]~DUPLICATE_q\);

-- Location: LABCELL_X63_Y9_N57
\sreaddata1_IDEX~148\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~148_combout\ = ( sinstruction_IFID(22) & ( \reg_file|registers[8][13]~DUPLICATE_q\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & (\reg_file|registers[10][13]~q\)) # (\sinstruction_IFID[21]~DUPLICATE_q\ & ((\reg_file|registers[11][13]~q\))) 
-- ) ) ) # ( !sinstruction_IFID(22) & ( \reg_file|registers[8][13]~DUPLICATE_q\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\) # (\reg_file|registers[9][13]~q\) ) ) ) # ( sinstruction_IFID(22) & ( !\reg_file|registers[8][13]~DUPLICATE_q\ & ( 
-- (!\sinstruction_IFID[21]~DUPLICATE_q\ & (\reg_file|registers[10][13]~q\)) # (\sinstruction_IFID[21]~DUPLICATE_q\ & ((\reg_file|registers[11][13]~q\))) ) ) ) # ( !sinstruction_IFID(22) & ( !\reg_file|registers[8][13]~DUPLICATE_q\ & ( 
-- (\reg_file|registers[9][13]~q\ & \sinstruction_IFID[21]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101001100000011111111110101111101010011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[9][13]~q\,
	datab => \reg_file|ALT_INV_registers[10][13]~q\,
	datac => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	datad => \reg_file|ALT_INV_registers[11][13]~q\,
	datae => ALT_INV_sinstruction_IFID(22),
	dataf => \reg_file|ALT_INV_registers[8][13]~DUPLICATE_q\,
	combout => \sreaddata1_IDEX~148_combout\);

-- Location: FF_X64_Y10_N5
\reg_file|registers[3][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[13]~13_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[3][13]~q\);

-- Location: FF_X64_Y10_N8
\reg_file|registers[2][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[13]~13_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[2][13]~q\);

-- Location: LABCELL_X66_Y9_N21
\reg_file|registers[0][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[0][13]~feeder_combout\ = ( \mux_jal|output[13]~13_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[13]~13_combout\,
	combout => \reg_file|registers[0][13]~feeder_combout\);

-- Location: FF_X66_Y9_N23
\reg_file|registers[0][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[0][13]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[0][13]~q\);

-- Location: MLABCELL_X65_Y12_N45
\reg_file|registers[1][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[1][13]~feeder_combout\ = ( \mux_jal|output[13]~13_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[13]~13_combout\,
	combout => \reg_file|registers[1][13]~feeder_combout\);

-- Location: FF_X65_Y12_N46
\reg_file|registers[1][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[1][13]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[1][13]~q\);

-- Location: LABCELL_X64_Y10_N57
\sreaddata1_IDEX~149\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~149_combout\ = ( \reg_file|registers[0][13]~q\ & ( \reg_file|registers[1][13]~q\ & ( (!sinstruction_IFID(22)) # ((!\sinstruction_IFID[21]~DUPLICATE_q\ & ((\reg_file|registers[2][13]~q\))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & 
-- (\reg_file|registers[3][13]~q\))) ) ) ) # ( !\reg_file|registers[0][13]~q\ & ( \reg_file|registers[1][13]~q\ & ( (!sinstruction_IFID(22) & (((\sinstruction_IFID[21]~DUPLICATE_q\)))) # (sinstruction_IFID(22) & ((!\sinstruction_IFID[21]~DUPLICATE_q\ & 
-- ((\reg_file|registers[2][13]~q\))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & (\reg_file|registers[3][13]~q\)))) ) ) ) # ( \reg_file|registers[0][13]~q\ & ( !\reg_file|registers[1][13]~q\ & ( (!sinstruction_IFID(22) & 
-- (((!\sinstruction_IFID[21]~DUPLICATE_q\)))) # (sinstruction_IFID(22) & ((!\sinstruction_IFID[21]~DUPLICATE_q\ & ((\reg_file|registers[2][13]~q\))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & (\reg_file|registers[3][13]~q\)))) ) ) ) # ( 
-- !\reg_file|registers[0][13]~q\ & ( !\reg_file|registers[1][13]~q\ & ( (sinstruction_IFID(22) & ((!\sinstruction_IFID[21]~DUPLICATE_q\ & ((\reg_file|registers[2][13]~q\))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & (\reg_file|registers[3][13]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100010001110011110001000100000011110111011100111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[3][13]~q\,
	datab => ALT_INV_sinstruction_IFID(22),
	datac => \reg_file|ALT_INV_registers[2][13]~q\,
	datad => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	datae => \reg_file|ALT_INV_registers[0][13]~q\,
	dataf => \reg_file|ALT_INV_registers[1][13]~q\,
	combout => \sreaddata1_IDEX~149_combout\);

-- Location: LABCELL_X64_Y6_N57
\sreaddata1_IDEX~152\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~152_combout\ = ( \sreaddata1_IDEX~148_combout\ & ( \sreaddata1_IDEX~149_combout\ & ( (!sinstruction_IFID(23)) # ((!\sinstruction_IFID[24]~DUPLICATE_q\ & ((\sreaddata1_IDEX~151_combout\))) # (\sinstruction_IFID[24]~DUPLICATE_q\ & 
-- (\sreaddata1_IDEX~150_combout\))) ) ) ) # ( !\sreaddata1_IDEX~148_combout\ & ( \sreaddata1_IDEX~149_combout\ & ( (!\sinstruction_IFID[24]~DUPLICATE_q\ & (((!sinstruction_IFID(23)) # (\sreaddata1_IDEX~151_combout\)))) # (\sinstruction_IFID[24]~DUPLICATE_q\ 
-- & (\sreaddata1_IDEX~150_combout\ & (sinstruction_IFID(23)))) ) ) ) # ( \sreaddata1_IDEX~148_combout\ & ( !\sreaddata1_IDEX~149_combout\ & ( (!\sinstruction_IFID[24]~DUPLICATE_q\ & (((sinstruction_IFID(23) & \sreaddata1_IDEX~151_combout\)))) # 
-- (\sinstruction_IFID[24]~DUPLICATE_q\ & (((!sinstruction_IFID(23))) # (\sreaddata1_IDEX~150_combout\))) ) ) ) # ( !\sreaddata1_IDEX~148_combout\ & ( !\sreaddata1_IDEX~149_combout\ & ( (sinstruction_IFID(23) & ((!\sinstruction_IFID[24]~DUPLICATE_q\ & 
-- ((\sreaddata1_IDEX~151_combout\))) # (\sinstruction_IFID[24]~DUPLICATE_q\ & (\sreaddata1_IDEX~150_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001011010100010101101110100001101010111111000111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IFID[24]~DUPLICATE_q\,
	datab => \ALT_INV_sreaddata1_IDEX~150_combout\,
	datac => ALT_INV_sinstruction_IFID(23),
	datad => \ALT_INV_sreaddata1_IDEX~151_combout\,
	datae => \ALT_INV_sreaddata1_IDEX~148_combout\,
	dataf => \ALT_INV_sreaddata1_IDEX~149_combout\,
	combout => \sreaddata1_IDEX~152_combout\);

-- Location: FF_X67_Y7_N29
\reg_file|registers[28][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[13]~13_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[28][13]~q\);

-- Location: FF_X70_Y5_N29
\reg_file|registers[24][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[13]~13_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[24][13]~q\);

-- Location: FF_X67_Y7_N20
\reg_file|registers[20][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[13]~13_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[20][13]~q\);

-- Location: FF_X70_Y7_N35
\reg_file|registers[16][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[13]~13_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[16][13]~q\);

-- Location: LABCELL_X67_Y7_N18
\sreaddata1_IDEX~143\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~143_combout\ = ( \reg_file|registers[20][13]~q\ & ( \reg_file|registers[16][13]~q\ & ( (!sinstruction_IFID(24)) # ((!sinstruction_IFID(23) & ((\reg_file|registers[24][13]~q\))) # (sinstruction_IFID(23) & (\reg_file|registers[28][13]~q\))) 
-- ) ) ) # ( !\reg_file|registers[20][13]~q\ & ( \reg_file|registers[16][13]~q\ & ( (!sinstruction_IFID(24) & (((!sinstruction_IFID(23))))) # (sinstruction_IFID(24) & ((!sinstruction_IFID(23) & ((\reg_file|registers[24][13]~q\))) # (sinstruction_IFID(23) & 
-- (\reg_file|registers[28][13]~q\)))) ) ) ) # ( \reg_file|registers[20][13]~q\ & ( !\reg_file|registers[16][13]~q\ & ( (!sinstruction_IFID(24) & (((sinstruction_IFID(23))))) # (sinstruction_IFID(24) & ((!sinstruction_IFID(23) & 
-- ((\reg_file|registers[24][13]~q\))) # (sinstruction_IFID(23) & (\reg_file|registers[28][13]~q\)))) ) ) ) # ( !\reg_file|registers[20][13]~q\ & ( !\reg_file|registers[16][13]~q\ & ( (sinstruction_IFID(24) & ((!sinstruction_IFID(23) & 
-- ((\reg_file|registers[24][13]~q\))) # (sinstruction_IFID(23) & (\reg_file|registers[28][13]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100010001000000111101110111001111000100011100111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[28][13]~q\,
	datab => ALT_INV_sinstruction_IFID(24),
	datac => \reg_file|ALT_INV_registers[24][13]~q\,
	datad => ALT_INV_sinstruction_IFID(23),
	datae => \reg_file|ALT_INV_registers[20][13]~q\,
	dataf => \reg_file|ALT_INV_registers[16][13]~q\,
	combout => \sreaddata1_IDEX~143_combout\);

-- Location: FF_X64_Y12_N13
\reg_file|registers[19][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[13]~13_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[19][13]~q\);

-- Location: FF_X64_Y12_N56
\reg_file|registers[27][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[13]~13_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[27][13]~q\);

-- Location: FF_X64_Y12_N25
\reg_file|registers[31][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[13]~13_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[31][13]~q\);

-- Location: MLABCELL_X59_Y9_N9
\reg_file|registers[23][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[23][13]~feeder_combout\ = ( \mux_jal|output[13]~13_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[13]~13_combout\,
	combout => \reg_file|registers[23][13]~feeder_combout\);

-- Location: FF_X59_Y9_N10
\reg_file|registers[23][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[23][13]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[23][13]~q\);

-- Location: LABCELL_X64_Y12_N24
\sreaddata1_IDEX~146\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~146_combout\ = ( \reg_file|registers[31][13]~q\ & ( \reg_file|registers[23][13]~q\ & ( ((!\sinstruction_IFID[24]~DUPLICATE_q\ & (\reg_file|registers[19][13]~q\)) # (\sinstruction_IFID[24]~DUPLICATE_q\ & 
-- ((\reg_file|registers[27][13]~q\)))) # (sinstruction_IFID(23)) ) ) ) # ( !\reg_file|registers[31][13]~q\ & ( \reg_file|registers[23][13]~q\ & ( (!sinstruction_IFID(23) & ((!\sinstruction_IFID[24]~DUPLICATE_q\ & (\reg_file|registers[19][13]~q\)) # 
-- (\sinstruction_IFID[24]~DUPLICATE_q\ & ((\reg_file|registers[27][13]~q\))))) # (sinstruction_IFID(23) & (((!\sinstruction_IFID[24]~DUPLICATE_q\)))) ) ) ) # ( \reg_file|registers[31][13]~q\ & ( !\reg_file|registers[23][13]~q\ & ( (!sinstruction_IFID(23) & 
-- ((!\sinstruction_IFID[24]~DUPLICATE_q\ & (\reg_file|registers[19][13]~q\)) # (\sinstruction_IFID[24]~DUPLICATE_q\ & ((\reg_file|registers[27][13]~q\))))) # (sinstruction_IFID(23) & (((\sinstruction_IFID[24]~DUPLICATE_q\)))) ) ) ) # ( 
-- !\reg_file|registers[31][13]~q\ & ( !\reg_file|registers[23][13]~q\ & ( (!sinstruction_IFID(23) & ((!\sinstruction_IFID[24]~DUPLICATE_q\ & (\reg_file|registers[19][13]~q\)) # (\sinstruction_IFID[24]~DUPLICATE_q\ & ((\reg_file|registers[27][13]~q\))))) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000001010001000100101111101110111000010100111011101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(23),
	datab => \reg_file|ALT_INV_registers[19][13]~q\,
	datac => \reg_file|ALT_INV_registers[27][13]~q\,
	datad => \ALT_INV_sinstruction_IFID[24]~DUPLICATE_q\,
	datae => \reg_file|ALT_INV_registers[31][13]~q\,
	dataf => \reg_file|ALT_INV_registers[23][13]~q\,
	combout => \sreaddata1_IDEX~146_combout\);

-- Location: FF_X68_Y13_N44
\reg_file|registers[26][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[13]~13_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[26][13]~q\);

-- Location: FF_X68_Y9_N31
\reg_file|registers[18][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[13]~13_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[18][13]~q\);

-- Location: LABCELL_X67_Y11_N9
\reg_file|registers[22][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[22][13]~feeder_combout\ = ( \mux_jal|output[13]~13_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[13]~13_combout\,
	combout => \reg_file|registers[22][13]~feeder_combout\);

-- Location: FF_X67_Y11_N11
\reg_file|registers[22][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[22][13]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[22][13]~q\);

-- Location: FF_X68_Y13_N26
\reg_file|registers[30][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[13]~13_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[30][13]~q\);

-- Location: LABCELL_X68_Y13_N24
\sreaddata1_IDEX~145\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~145_combout\ = ( \reg_file|registers[30][13]~q\ & ( sinstruction_IFID(23) & ( (\reg_file|registers[22][13]~q\) # (sinstruction_IFID(24)) ) ) ) # ( !\reg_file|registers[30][13]~q\ & ( sinstruction_IFID(23) & ( (!sinstruction_IFID(24) & 
-- \reg_file|registers[22][13]~q\) ) ) ) # ( \reg_file|registers[30][13]~q\ & ( !sinstruction_IFID(23) & ( (!sinstruction_IFID(24) & ((\reg_file|registers[18][13]~q\))) # (sinstruction_IFID(24) & (\reg_file|registers[26][13]~q\)) ) ) ) # ( 
-- !\reg_file|registers[30][13]~q\ & ( !sinstruction_IFID(23) & ( (!sinstruction_IFID(24) & ((\reg_file|registers[18][13]~q\))) # (sinstruction_IFID(24) & (\reg_file|registers[26][13]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100000000101010100101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(24),
	datab => \reg_file|ALT_INV_registers[26][13]~q\,
	datac => \reg_file|ALT_INV_registers[18][13]~q\,
	datad => \reg_file|ALT_INV_registers[22][13]~q\,
	datae => \reg_file|ALT_INV_registers[30][13]~q\,
	dataf => ALT_INV_sinstruction_IFID(23),
	combout => \sreaddata1_IDEX~145_combout\);

-- Location: FF_X66_Y12_N23
\reg_file|registers[21][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[13]~13_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[21][13]~q\);

-- Location: LABCELL_X70_Y10_N45
\reg_file|registers[29][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[29][13]~feeder_combout\ = ( \mux_jal|output[13]~13_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[13]~13_combout\,
	combout => \reg_file|registers[29][13]~feeder_combout\);

-- Location: FF_X70_Y10_N47
\reg_file|registers[29][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[29][13]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[29][13]~q\);

-- Location: FF_X66_Y12_N13
\reg_file|registers[25][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[13]~13_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[25][13]~q\);

-- Location: FF_X66_Y8_N2
\reg_file|registers[17][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[13]~13_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[17][13]~q\);

-- Location: LABCELL_X66_Y12_N12
\sreaddata1_IDEX~144\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~144_combout\ = ( \reg_file|registers[25][13]~q\ & ( \reg_file|registers[17][13]~q\ & ( (!sinstruction_IFID(23)) # ((!\sinstruction_IFID[24]~DUPLICATE_q\ & (\reg_file|registers[21][13]~q\)) # (\sinstruction_IFID[24]~DUPLICATE_q\ & 
-- ((\reg_file|registers[29][13]~q\)))) ) ) ) # ( !\reg_file|registers[25][13]~q\ & ( \reg_file|registers[17][13]~q\ & ( (!\sinstruction_IFID[24]~DUPLICATE_q\ & (((!sinstruction_IFID(23))) # (\reg_file|registers[21][13]~q\))) # 
-- (\sinstruction_IFID[24]~DUPLICATE_q\ & (((sinstruction_IFID(23) & \reg_file|registers[29][13]~q\)))) ) ) ) # ( \reg_file|registers[25][13]~q\ & ( !\reg_file|registers[17][13]~q\ & ( (!\sinstruction_IFID[24]~DUPLICATE_q\ & (\reg_file|registers[21][13]~q\ & 
-- (sinstruction_IFID(23)))) # (\sinstruction_IFID[24]~DUPLICATE_q\ & (((!sinstruction_IFID(23)) # (\reg_file|registers[29][13]~q\)))) ) ) ) # ( !\reg_file|registers[25][13]~q\ & ( !\reg_file|registers[17][13]~q\ & ( (sinstruction_IFID(23) & 
-- ((!\sinstruction_IFID[24]~DUPLICATE_q\ & (\reg_file|registers[21][13]~q\)) # (\sinstruction_IFID[24]~DUPLICATE_q\ & ((\reg_file|registers[29][13]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000111001101000011011111000100110001111111010011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[21][13]~q\,
	datab => \ALT_INV_sinstruction_IFID[24]~DUPLICATE_q\,
	datac => ALT_INV_sinstruction_IFID(23),
	datad => \reg_file|ALT_INV_registers[29][13]~q\,
	datae => \reg_file|ALT_INV_registers[25][13]~q\,
	dataf => \reg_file|ALT_INV_registers[17][13]~q\,
	combout => \sreaddata1_IDEX~144_combout\);

-- Location: LABCELL_X64_Y6_N39
\sreaddata1_IDEX~147\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~147_combout\ = ( \sreaddata1_IDEX~145_combout\ & ( \sreaddata1_IDEX~144_combout\ & ( (!sinstruction_IFID(22) & (((\sreaddata1_IDEX~143_combout\)) # (\sinstruction_IFID[21]~DUPLICATE_q\))) # (sinstruction_IFID(22) & 
-- ((!\sinstruction_IFID[21]~DUPLICATE_q\) # ((\sreaddata1_IDEX~146_combout\)))) ) ) ) # ( !\sreaddata1_IDEX~145_combout\ & ( \sreaddata1_IDEX~144_combout\ & ( (!sinstruction_IFID(22) & (((\sreaddata1_IDEX~143_combout\)) # 
-- (\sinstruction_IFID[21]~DUPLICATE_q\))) # (sinstruction_IFID(22) & (\sinstruction_IFID[21]~DUPLICATE_q\ & ((\sreaddata1_IDEX~146_combout\)))) ) ) ) # ( \sreaddata1_IDEX~145_combout\ & ( !\sreaddata1_IDEX~144_combout\ & ( (!sinstruction_IFID(22) & 
-- (!\sinstruction_IFID[21]~DUPLICATE_q\ & (\sreaddata1_IDEX~143_combout\))) # (sinstruction_IFID(22) & ((!\sinstruction_IFID[21]~DUPLICATE_q\) # ((\sreaddata1_IDEX~146_combout\)))) ) ) ) # ( !\sreaddata1_IDEX~145_combout\ & ( !\sreaddata1_IDEX~144_combout\ 
-- & ( (!sinstruction_IFID(22) & (!\sinstruction_IFID[21]~DUPLICATE_q\ & (\sreaddata1_IDEX~143_combout\))) # (sinstruction_IFID(22) & (\sinstruction_IFID[21]~DUPLICATE_q\ & ((\sreaddata1_IDEX~146_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001010011000101110100101010001110110110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(22),
	datab => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	datac => \ALT_INV_sreaddata1_IDEX~143_combout\,
	datad => \ALT_INV_sreaddata1_IDEX~146_combout\,
	datae => \ALT_INV_sreaddata1_IDEX~145_combout\,
	dataf => \ALT_INV_sreaddata1_IDEX~144_combout\,
	combout => \sreaddata1_IDEX~147_combout\);

-- Location: LABCELL_X64_Y6_N30
\sreaddata1_IDEX~153\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~153_combout\ = ( \sreaddata1_IDEX~152_combout\ & ( \sreaddata1_IDEX~147_combout\ ) ) # ( !\sreaddata1_IDEX~152_combout\ & ( \sreaddata1_IDEX~147_combout\ & ( sinstruction_IFID(25) ) ) ) # ( \sreaddata1_IDEX~152_combout\ & ( 
-- !\sreaddata1_IDEX~147_combout\ & ( !sinstruction_IFID(25) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_sinstruction_IFID(25),
	datae => \ALT_INV_sreaddata1_IDEX~152_combout\,
	dataf => \ALT_INV_sreaddata1_IDEX~147_combout\,
	combout => \sreaddata1_IDEX~153_combout\);

-- Location: FF_X64_Y6_N31
\sreaddata1_IDEX[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sreaddata1_IDEX~153_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata1_IDEX(13));

-- Location: LABCELL_X83_Y12_N57
\sreaddata1_EXMEM[13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_EXMEM[13]~feeder_combout\ = ( sreaddata1_IDEX(13) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_sreaddata1_IDEX(13),
	combout => \sreaddata1_EXMEM[13]~feeder_combout\);

-- Location: FF_X83_Y12_N58
\sreaddata1_EXMEM[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sreaddata1_EXMEM[13]~feeder_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata1_EXMEM(13));

-- Location: LABCELL_X83_Y12_N39
\mux_pc|output[13]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_pc|output[13]~26_combout\ = ( sreaddata1_EXMEM(13) & ( (((!\reset_stages~combout\ & \Add0~45_sumout\)) # (\mux_pc|output[13]~25_combout\)) # (\sjr_EXMEM~q\) ) ) # ( !sreaddata1_EXMEM(13) & ( (!\reset_stages~combout\ & (((!\sjr_EXMEM~q\ & 
-- \mux_pc|output[13]~25_combout\)) # (\Add0~45_sumout\))) # (\reset_stages~combout\ & (!\sjr_EXMEM~q\ & ((\mux_pc|output[13]~25_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101011001110000010101100111000111011111111110011101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reset_stages~combout\,
	datab => \ALT_INV_sjr_EXMEM~q\,
	datac => \ALT_INV_Add0~45_sumout\,
	datad => \mux_pc|ALT_INV_output[13]~25_combout\,
	dataf => ALT_INV_sreaddata1_EXMEM(13),
	combout => \mux_pc|output[13]~26_combout\);

-- Location: FF_X83_Y12_N41
\pc_mips|pc_output[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \mux_pc|output[13]~26_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc_mips|pc_output\(13));

-- Location: MLABCELL_X82_Y12_N24
\Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~33_sumout\ = SUM(( \pc_mips|pc_output\(10) ) + ( GND ) + ( \Add0~30\ ))
-- \Add0~34\ = CARRY(( \pc_mips|pc_output\(10) ) + ( GND ) + ( \Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \pc_mips|ALT_INV_pc_output\(10),
	cin => \Add0~30\,
	sumout => \Add0~33_sumout\,
	cout => \Add0~34\);

-- Location: MLABCELL_X82_Y12_N27
\Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~37_sumout\ = SUM(( \pc_mips|pc_output\(11) ) + ( GND ) + ( \Add0~34\ ))
-- \Add0~38\ = CARRY(( \pc_mips|pc_output\(11) ) + ( GND ) + ( \Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \pc_mips|ALT_INV_pc_output\(11),
	cin => \Add0~34\,
	sumout => \Add0~37_sumout\,
	cout => \Add0~38\);

-- Location: MLABCELL_X82_Y12_N30
\Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~41_sumout\ = SUM(( \pc_mips|pc_output\(12) ) + ( GND ) + ( \Add0~38\ ))
-- \Add0~42\ = CARRY(( \pc_mips|pc_output\(12) ) + ( GND ) + ( \Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \pc_mips|ALT_INV_pc_output\(12),
	cin => \Add0~38\,
	sumout => \Add0~41_sumout\,
	cout => \Add0~42\);

-- Location: MLABCELL_X82_Y12_N33
\Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~45_sumout\ = SUM(( \pc_mips|pc_output\(13) ) + ( GND ) + ( \Add0~42\ ))
-- \Add0~46\ = CARRY(( \pc_mips|pc_output\(13) ) + ( GND ) + ( \Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \pc_mips|ALT_INV_pc_output\(13),
	cin => \Add0~42\,
	sumout => \Add0~45_sumout\,
	cout => \Add0~46\);

-- Location: FF_X82_Y12_N35
\spc_IFID[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \Add0~45_sumout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_IFID(13));

-- Location: LABCELL_X81_Y12_N45
\spc_IDEX[13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \spc_IDEX[13]~feeder_combout\ = ( spc_IFID(13) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_spc_IFID(13),
	combout => \spc_IDEX[13]~feeder_combout\);

-- Location: FF_X81_Y12_N46
\spc_IDEX[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \spc_IDEX[13]~feeder_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_IDEX(13));

-- Location: FF_X80_Y12_N59
\spc_EXMEM[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_IDEX(13),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_EXMEM(13));

-- Location: FF_X73_Y8_N26
\spc_MEMWB[13]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_EXMEM(13),
	sclr => \process_8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spc_MEMWB[13]~DUPLICATE_q\);

-- Location: FF_X78_Y12_N16
\sinstruction_EXMEM[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => sinstruction_IDEX(13),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_EXMEM(13));

-- Location: LABCELL_X79_Y12_N36
\alu_branch|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_branch|Add0~49_sumout\ = SUM(( \sinstruction_IDEX[12]~DUPLICATE_q\ ) + ( spc_IDEX(14) ) + ( \alu_branch|Add0~46\ ))
-- \alu_branch|Add0~50\ = CARRY(( \sinstruction_IDEX[12]~DUPLICATE_q\ ) + ( spc_IDEX(14) ) + ( \alu_branch|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_sinstruction_IDEX[12]~DUPLICATE_q\,
	datac => ALT_INV_spc_IDEX(14),
	cin => \alu_branch|Add0~46\,
	sumout => \alu_branch|Add0~49_sumout\,
	cout => \alu_branch|Add0~50\);

-- Location: FF_X79_Y12_N37
\smux_branch_input1_EXMEM[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \alu_branch|Add0~49_sumout\,
	ena => \ALT_INV_reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => smux_branch_input1_EXMEM(14));

-- Location: FF_X78_Y12_N40
\sinstruction_EXMEM[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \sinstruction_IDEX[12]~DUPLICATE_q\,
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_EXMEM(12));

-- Location: MLABCELL_X78_Y12_N39
\mux_pc|output[14]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_pc|output[14]~27_combout\ = ( sinstruction_EXMEM(12) & ( \salu_zero_EXMEM~q\ & ( ((\sbeq_EXMEM~DUPLICATE_q\ & smux_branch_input1_EXMEM(14))) # (\sjump_EXMEM~q\) ) ) ) # ( !sinstruction_EXMEM(12) & ( \salu_zero_EXMEM~q\ & ( (\sbeq_EXMEM~DUPLICATE_q\ & 
-- (smux_branch_input1_EXMEM(14) & !\sjump_EXMEM~q\)) ) ) ) # ( sinstruction_EXMEM(12) & ( !\salu_zero_EXMEM~q\ & ( ((smux_branch_input1_EXMEM(14) & \sbne_EXMEM~q\)) # (\sjump_EXMEM~q\) ) ) ) # ( !sinstruction_EXMEM(12) & ( !\salu_zero_EXMEM~q\ & ( 
-- (smux_branch_input1_EXMEM(14) & (\sbne_EXMEM~q\ & !\sjump_EXMEM~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000000000000111111111100010001000000000001000111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sbeq_EXMEM~DUPLICATE_q\,
	datab => ALT_INV_smux_branch_input1_EXMEM(14),
	datac => \ALT_INV_sbne_EXMEM~q\,
	datad => \ALT_INV_sjump_EXMEM~q\,
	datae => ALT_INV_sinstruction_EXMEM(12),
	dataf => \ALT_INV_salu_zero_EXMEM~q\,
	combout => \mux_pc|output[14]~27_combout\);

-- Location: LABCELL_X67_Y11_N54
\reg_file|registers[22][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[22][14]~feeder_combout\ = ( \mux_jal|output[14]~14_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[14]~14_combout\,
	combout => \reg_file|registers[22][14]~feeder_combout\);

-- Location: FF_X67_Y11_N55
\reg_file|registers[22][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[22][14]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[22][14]~q\);

-- Location: LABCELL_X70_Y11_N57
\reg_file|registers[30][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[30][14]~feeder_combout\ = ( \mux_jal|output[14]~14_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[14]~14_combout\,
	combout => \reg_file|registers[30][14]~feeder_combout\);

-- Location: FF_X70_Y11_N59
\reg_file|registers[30][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[30][14]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[30][14]~q\);

-- Location: LABCELL_X67_Y13_N42
\reg_file|registers[18][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[18][14]~feeder_combout\ = ( \mux_jal|output[14]~14_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[14]~14_combout\,
	combout => \reg_file|registers[18][14]~feeder_combout\);

-- Location: FF_X67_Y13_N43
\reg_file|registers[18][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[18][14]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[18][14]~q\);

-- Location: LABCELL_X67_Y13_N36
\reg_file|registers[26][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[26][14]~feeder_combout\ = ( \mux_jal|output[14]~14_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[14]~14_combout\,
	combout => \reg_file|registers[26][14]~feeder_combout\);

-- Location: FF_X67_Y13_N37
\reg_file|registers[26][14]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[26][14]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[26][14]~DUPLICATE_q\);

-- Location: LABCELL_X70_Y11_N21
\sreaddata1_IDEX~156\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~156_combout\ = ( sinstruction_IFID(23) & ( \reg_file|registers[26][14]~DUPLICATE_q\ & ( (!\sinstruction_IFID[24]~DUPLICATE_q\ & (\reg_file|registers[22][14]~q\)) # (\sinstruction_IFID[24]~DUPLICATE_q\ & ((\reg_file|registers[30][14]~q\))) 
-- ) ) ) # ( !sinstruction_IFID(23) & ( \reg_file|registers[26][14]~DUPLICATE_q\ & ( (\sinstruction_IFID[24]~DUPLICATE_q\) # (\reg_file|registers[18][14]~q\) ) ) ) # ( sinstruction_IFID(23) & ( !\reg_file|registers[26][14]~DUPLICATE_q\ & ( 
-- (!\sinstruction_IFID[24]~DUPLICATE_q\ & (\reg_file|registers[22][14]~q\)) # (\sinstruction_IFID[24]~DUPLICATE_q\ & ((\reg_file|registers[30][14]~q\))) ) ) ) # ( !sinstruction_IFID(23) & ( !\reg_file|registers[26][14]~DUPLICATE_q\ & ( 
-- (\reg_file|registers[18][14]~q\ & !\sinstruction_IFID[24]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000010101010011001100001111111111110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[22][14]~q\,
	datab => \reg_file|ALT_INV_registers[30][14]~q\,
	datac => \reg_file|ALT_INV_registers[18][14]~q\,
	datad => \ALT_INV_sinstruction_IFID[24]~DUPLICATE_q\,
	datae => ALT_INV_sinstruction_IFID(23),
	dataf => \reg_file|ALT_INV_registers[26][14]~DUPLICATE_q\,
	combout => \sreaddata1_IDEX~156_combout\);

-- Location: FF_X70_Y10_N50
\reg_file|registers[17][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[14]~14_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[17][14]~q\);

-- Location: FF_X70_Y10_N32
\reg_file|registers[21][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[14]~14_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[21][14]~q\);

-- Location: FF_X70_Y10_N38
\reg_file|registers[29][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[14]~14_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[29][14]~q\);

-- Location: LABCELL_X67_Y8_N36
\reg_file|registers[25][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[25][14]~feeder_combout\ = ( \mux_jal|output[14]~14_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[14]~14_combout\,
	combout => \reg_file|registers[25][14]~feeder_combout\);

-- Location: FF_X67_Y8_N37
\reg_file|registers[25][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[25][14]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[25][14]~q\);

-- Location: LABCELL_X70_Y10_N3
\sreaddata1_IDEX~155\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~155_combout\ = ( \reg_file|registers[29][14]~q\ & ( \reg_file|registers[25][14]~q\ & ( ((!sinstruction_IFID(23) & (\reg_file|registers[17][14]~q\)) # (sinstruction_IFID(23) & ((\reg_file|registers[21][14]~q\)))) # 
-- (\sinstruction_IFID[24]~DUPLICATE_q\) ) ) ) # ( !\reg_file|registers[29][14]~q\ & ( \reg_file|registers[25][14]~q\ & ( (!sinstruction_IFID(23) & (((\sinstruction_IFID[24]~DUPLICATE_q\)) # (\reg_file|registers[17][14]~q\))) # (sinstruction_IFID(23) & 
-- (((\reg_file|registers[21][14]~q\ & !\sinstruction_IFID[24]~DUPLICATE_q\)))) ) ) ) # ( \reg_file|registers[29][14]~q\ & ( !\reg_file|registers[25][14]~q\ & ( (!sinstruction_IFID(23) & (\reg_file|registers[17][14]~q\ & 
-- ((!\sinstruction_IFID[24]~DUPLICATE_q\)))) # (sinstruction_IFID(23) & (((\sinstruction_IFID[24]~DUPLICATE_q\) # (\reg_file|registers[21][14]~q\)))) ) ) ) # ( !\reg_file|registers[29][14]~q\ & ( !\reg_file|registers[25][14]~q\ & ( 
-- (!\sinstruction_IFID[24]~DUPLICATE_q\ & ((!sinstruction_IFID(23) & (\reg_file|registers[17][14]~q\)) # (sinstruction_IFID(23) & ((\reg_file|registers[21][14]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001100000000010100110000111101010011111100000101001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[17][14]~q\,
	datab => \reg_file|ALT_INV_registers[21][14]~q\,
	datac => ALT_INV_sinstruction_IFID(23),
	datad => \ALT_INV_sinstruction_IFID[24]~DUPLICATE_q\,
	datae => \reg_file|ALT_INV_registers[29][14]~q\,
	dataf => \reg_file|ALT_INV_registers[25][14]~q\,
	combout => \sreaddata1_IDEX~155_combout\);

-- Location: FF_X65_Y5_N26
\reg_file|registers[20][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[14]~14_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[20][14]~q\);

-- Location: FF_X65_Y5_N8
\reg_file|registers[16][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[14]~14_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[16][14]~q\);

-- Location: FF_X65_Y5_N56
\reg_file|registers[24][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[14]~14_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[24][14]~q\);

-- Location: LABCELL_X66_Y5_N30
\reg_file|registers[28][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[28][14]~feeder_combout\ = ( \mux_jal|output[14]~14_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[14]~14_combout\,
	combout => \reg_file|registers[28][14]~feeder_combout\);

-- Location: FF_X66_Y5_N31
\reg_file|registers[28][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[28][14]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[28][14]~q\);

-- Location: MLABCELL_X65_Y5_N18
\sreaddata1_IDEX~154\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~154_combout\ = ( \reg_file|registers[24][14]~q\ & ( \reg_file|registers[28][14]~q\ & ( ((!sinstruction_IFID(23) & ((\reg_file|registers[16][14]~q\))) # (sinstruction_IFID(23) & (\reg_file|registers[20][14]~q\))) # 
-- (\sinstruction_IFID[24]~DUPLICATE_q\) ) ) ) # ( !\reg_file|registers[24][14]~q\ & ( \reg_file|registers[28][14]~q\ & ( (!\sinstruction_IFID[24]~DUPLICATE_q\ & ((!sinstruction_IFID(23) & ((\reg_file|registers[16][14]~q\))) # (sinstruction_IFID(23) & 
-- (\reg_file|registers[20][14]~q\)))) # (\sinstruction_IFID[24]~DUPLICATE_q\ & (sinstruction_IFID(23))) ) ) ) # ( \reg_file|registers[24][14]~q\ & ( !\reg_file|registers[28][14]~q\ & ( (!\sinstruction_IFID[24]~DUPLICATE_q\ & ((!sinstruction_IFID(23) & 
-- ((\reg_file|registers[16][14]~q\))) # (sinstruction_IFID(23) & (\reg_file|registers[20][14]~q\)))) # (\sinstruction_IFID[24]~DUPLICATE_q\ & (!sinstruction_IFID(23))) ) ) ) # ( !\reg_file|registers[24][14]~q\ & ( !\reg_file|registers[28][14]~q\ & ( 
-- (!\sinstruction_IFID[24]~DUPLICATE_q\ & ((!sinstruction_IFID(23) & ((\reg_file|registers[16][14]~q\))) # (sinstruction_IFID(23) & (\reg_file|registers[20][14]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010010001101100111000010011100110110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IFID[24]~DUPLICATE_q\,
	datab => ALT_INV_sinstruction_IFID(23),
	datac => \reg_file|ALT_INV_registers[20][14]~q\,
	datad => \reg_file|ALT_INV_registers[16][14]~q\,
	datae => \reg_file|ALT_INV_registers[24][14]~q\,
	dataf => \reg_file|ALT_INV_registers[28][14]~q\,
	combout => \sreaddata1_IDEX~154_combout\);

-- Location: FF_X62_Y12_N7
\reg_file|registers[27][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[14]~14_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[27][14]~q\);

-- Location: MLABCELL_X59_Y11_N18
\reg_file|registers[23][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[23][14]~feeder_combout\ = ( \mux_jal|output[14]~14_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[14]~14_combout\,
	combout => \reg_file|registers[23][14]~feeder_combout\);

-- Location: FF_X59_Y11_N19
\reg_file|registers[23][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[23][14]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[23][14]~q\);

-- Location: FF_X56_Y9_N28
\reg_file|registers[19][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[14]~14_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[19][14]~q\);

-- Location: LABCELL_X62_Y12_N15
\sreaddata1_IDEX~157\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~157_combout\ = ( \reg_file|registers[23][14]~q\ & ( \reg_file|registers[19][14]~q\ & ( (!\sinstruction_IFID[24]~DUPLICATE_q\) # ((!sinstruction_IFID(23) & (\reg_file|registers[27][14]~q\)) # (sinstruction_IFID(23) & 
-- ((\reg_file|registers[31][14]~q\)))) ) ) ) # ( !\reg_file|registers[23][14]~q\ & ( \reg_file|registers[19][14]~q\ & ( (!\sinstruction_IFID[24]~DUPLICATE_q\ & (((!sinstruction_IFID(23))))) # (\sinstruction_IFID[24]~DUPLICATE_q\ & ((!sinstruction_IFID(23) & 
-- (\reg_file|registers[27][14]~q\)) # (sinstruction_IFID(23) & ((\reg_file|registers[31][14]~q\))))) ) ) ) # ( \reg_file|registers[23][14]~q\ & ( !\reg_file|registers[19][14]~q\ & ( (!\sinstruction_IFID[24]~DUPLICATE_q\ & (((sinstruction_IFID(23))))) # 
-- (\sinstruction_IFID[24]~DUPLICATE_q\ & ((!sinstruction_IFID(23) & (\reg_file|registers[27][14]~q\)) # (sinstruction_IFID(23) & ((\reg_file|registers[31][14]~q\))))) ) ) ) # ( !\reg_file|registers[23][14]~q\ & ( !\reg_file|registers[19][14]~q\ & ( 
-- (\sinstruction_IFID[24]~DUPLICATE_q\ & ((!sinstruction_IFID(23) & (\reg_file|registers[27][14]~q\)) # (sinstruction_IFID(23) & ((\reg_file|registers[31][14]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000011000001011111001111110101000000111111010111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[27][14]~q\,
	datab => \reg_file|ALT_INV_registers[31][14]~q\,
	datac => \ALT_INV_sinstruction_IFID[24]~DUPLICATE_q\,
	datad => ALT_INV_sinstruction_IFID(23),
	datae => \reg_file|ALT_INV_registers[23][14]~q\,
	dataf => \reg_file|ALT_INV_registers[19][14]~q\,
	combout => \sreaddata1_IDEX~157_combout\);

-- Location: LABCELL_X71_Y10_N18
\sreaddata1_IDEX~158\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~158_combout\ = ( \sreaddata1_IDEX~154_combout\ & ( \sreaddata1_IDEX~157_combout\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & (((!sinstruction_IFID(22))) # (\sreaddata1_IDEX~156_combout\))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & 
-- (((\sreaddata1_IDEX~155_combout\) # (sinstruction_IFID(22))))) ) ) ) # ( !\sreaddata1_IDEX~154_combout\ & ( \sreaddata1_IDEX~157_combout\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & (\sreaddata1_IDEX~156_combout\ & (sinstruction_IFID(22)))) # 
-- (\sinstruction_IFID[21]~DUPLICATE_q\ & (((\sreaddata1_IDEX~155_combout\) # (sinstruction_IFID(22))))) ) ) ) # ( \sreaddata1_IDEX~154_combout\ & ( !\sreaddata1_IDEX~157_combout\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & (((!sinstruction_IFID(22))) # 
-- (\sreaddata1_IDEX~156_combout\))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & (((!sinstruction_IFID(22) & \sreaddata1_IDEX~155_combout\)))) ) ) ) # ( !\sreaddata1_IDEX~154_combout\ & ( !\sreaddata1_IDEX~157_combout\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ 
-- & (\sreaddata1_IDEX~156_combout\ & (sinstruction_IFID(22)))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & (((!sinstruction_IFID(22) & \sreaddata1_IDEX~155_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010010101000101111001000000111010101111010011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	datab => \ALT_INV_sreaddata1_IDEX~156_combout\,
	datac => ALT_INV_sinstruction_IFID(22),
	datad => \ALT_INV_sreaddata1_IDEX~155_combout\,
	datae => \ALT_INV_sreaddata1_IDEX~154_combout\,
	dataf => \ALT_INV_sreaddata1_IDEX~157_combout\,
	combout => \sreaddata1_IDEX~158_combout\);

-- Location: LABCELL_X70_Y8_N27
\reg_file|registers[4][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[4][14]~feeder_combout\ = ( \mux_jal|output[14]~14_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[14]~14_combout\,
	combout => \reg_file|registers[4][14]~feeder_combout\);

-- Location: FF_X70_Y8_N28
\reg_file|registers[4][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[4][14]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[4][14]~q\);

-- Location: FF_X68_Y8_N32
\reg_file|registers[5][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[14]~14_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[5][14]~q\);

-- Location: FF_X73_Y8_N5
\reg_file|registers[7][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[14]~14_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[7][14]~q\);

-- Location: FF_X68_Y8_N14
\reg_file|registers[6][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[14]~14_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[6][14]~q\);

-- Location: LABCELL_X68_Y8_N15
\sreaddata1_IDEX~162\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~162_combout\ = ( \sinstruction_IFID[21]~DUPLICATE_q\ & ( \reg_file|registers[6][14]~q\ & ( (!sinstruction_IFID(22) & (\reg_file|registers[5][14]~q\)) # (sinstruction_IFID(22) & ((\reg_file|registers[7][14]~q\))) ) ) ) # ( 
-- !\sinstruction_IFID[21]~DUPLICATE_q\ & ( \reg_file|registers[6][14]~q\ & ( (sinstruction_IFID(22)) # (\reg_file|registers[4][14]~q\) ) ) ) # ( \sinstruction_IFID[21]~DUPLICATE_q\ & ( !\reg_file|registers[6][14]~q\ & ( (!sinstruction_IFID(22) & 
-- (\reg_file|registers[5][14]~q\)) # (sinstruction_IFID(22) & ((\reg_file|registers[7][14]~q\))) ) ) ) # ( !\sinstruction_IFID[21]~DUPLICATE_q\ & ( !\reg_file|registers[6][14]~q\ & ( (\reg_file|registers[4][14]~q\ & !sinstruction_IFID(22)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100000011000011111101110111011101110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[4][14]~q\,
	datab => ALT_INV_sinstruction_IFID(22),
	datac => \reg_file|ALT_INV_registers[5][14]~q\,
	datad => \reg_file|ALT_INV_registers[7][14]~q\,
	datae => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	dataf => \reg_file|ALT_INV_registers[6][14]~q\,
	combout => \sreaddata1_IDEX~162_combout\);

-- Location: FF_X63_Y9_N43
\reg_file|registers[12][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[14]~14_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[12][14]~q\);

-- Location: FF_X62_Y9_N25
\reg_file|registers[14][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[14]~14_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[14][14]~q\);

-- Location: FF_X62_Y9_N32
\reg_file|registers[15][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[14]~14_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[15][14]~q\);

-- Location: FF_X61_Y9_N40
\reg_file|registers[13][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[14]~14_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[13][14]~q\);

-- Location: LABCELL_X62_Y9_N33
\sreaddata1_IDEX~161\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~161_combout\ = ( sinstruction_IFID(22) & ( \sinstruction_IFID[21]~DUPLICATE_q\ & ( \reg_file|registers[15][14]~q\ ) ) ) # ( !sinstruction_IFID(22) & ( \sinstruction_IFID[21]~DUPLICATE_q\ & ( \reg_file|registers[13][14]~q\ ) ) ) # ( 
-- sinstruction_IFID(22) & ( !\sinstruction_IFID[21]~DUPLICATE_q\ & ( \reg_file|registers[14][14]~q\ ) ) ) # ( !sinstruction_IFID(22) & ( !\sinstruction_IFID[21]~DUPLICATE_q\ & ( \reg_file|registers[12][14]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[12][14]~q\,
	datab => \reg_file|ALT_INV_registers[14][14]~q\,
	datac => \reg_file|ALT_INV_registers[15][14]~q\,
	datad => \reg_file|ALT_INV_registers[13][14]~q\,
	datae => ALT_INV_sinstruction_IFID(22),
	dataf => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	combout => \sreaddata1_IDEX~161_combout\);

-- Location: FF_X64_Y9_N10
\reg_file|registers[9][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[14]~14_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[9][14]~q\);

-- Location: FF_X63_Y11_N8
\reg_file|registers[10][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[14]~14_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[10][14]~q\);

-- Location: FF_X63_Y11_N2
\reg_file|registers[11][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[14]~14_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[11][14]~q\);

-- Location: LABCELL_X61_Y10_N27
\reg_file|registers[8][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[8][14]~feeder_combout\ = ( \mux_jal|output[14]~14_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[14]~14_combout\,
	combout => \reg_file|registers[8][14]~feeder_combout\);

-- Location: FF_X61_Y10_N28
\reg_file|registers[8][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[8][14]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[8][14]~q\);

-- Location: LABCELL_X63_Y11_N0
\sreaddata1_IDEX~159\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~159_combout\ = ( \reg_file|registers[11][14]~q\ & ( \reg_file|registers[8][14]~q\ & ( (!sinstruction_IFID(22) & (((!\sinstruction_IFID[21]~DUPLICATE_q\)) # (\reg_file|registers[9][14]~q\))) # (sinstruction_IFID(22) & 
-- (((\sinstruction_IFID[21]~DUPLICATE_q\) # (\reg_file|registers[10][14]~q\)))) ) ) ) # ( !\reg_file|registers[11][14]~q\ & ( \reg_file|registers[8][14]~q\ & ( (!sinstruction_IFID(22) & (((!\sinstruction_IFID[21]~DUPLICATE_q\)) # 
-- (\reg_file|registers[9][14]~q\))) # (sinstruction_IFID(22) & (((\reg_file|registers[10][14]~q\ & !\sinstruction_IFID[21]~DUPLICATE_q\)))) ) ) ) # ( \reg_file|registers[11][14]~q\ & ( !\reg_file|registers[8][14]~q\ & ( (!sinstruction_IFID(22) & 
-- (\reg_file|registers[9][14]~q\ & ((\sinstruction_IFID[21]~DUPLICATE_q\)))) # (sinstruction_IFID(22) & (((\sinstruction_IFID[21]~DUPLICATE_q\) # (\reg_file|registers[10][14]~q\)))) ) ) ) # ( !\reg_file|registers[11][14]~q\ & ( 
-- !\reg_file|registers[8][14]~q\ & ( (!sinstruction_IFID(22) & (\reg_file|registers[9][14]~q\ & ((\sinstruction_IFID[21]~DUPLICATE_q\)))) # (sinstruction_IFID(22) & (((\reg_file|registers[10][14]~q\ & !\sinstruction_IFID[21]~DUPLICATE_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010000000000110101111111110011010100001111001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[9][14]~q\,
	datab => \reg_file|ALT_INV_registers[10][14]~q\,
	datac => ALT_INV_sinstruction_IFID(22),
	datad => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	datae => \reg_file|ALT_INV_registers[11][14]~q\,
	dataf => \reg_file|ALT_INV_registers[8][14]~q\,
	combout => \sreaddata1_IDEX~159_combout\);

-- Location: FF_X66_Y10_N22
\reg_file|registers[0][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[14]~14_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[0][14]~q\);

-- Location: MLABCELL_X65_Y12_N12
\reg_file|registers[3][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[3][14]~feeder_combout\ = ( \mux_jal|output[14]~14_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[14]~14_combout\,
	combout => \reg_file|registers[3][14]~feeder_combout\);

-- Location: FF_X65_Y12_N14
\reg_file|registers[3][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[3][14]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[3][14]~q\);

-- Location: MLABCELL_X65_Y12_N30
\reg_file|registers[2][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[2][14]~feeder_combout\ = ( \mux_jal|output[14]~14_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[14]~14_combout\,
	combout => \reg_file|registers[2][14]~feeder_combout\);

-- Location: FF_X65_Y12_N31
\reg_file|registers[2][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[2][14]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[2][14]~q\);

-- Location: FF_X65_Y12_N50
\reg_file|registers[1][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[14]~14_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[1][14]~q\);

-- Location: MLABCELL_X65_Y12_N51
\sreaddata1_IDEX~160\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~160_combout\ = ( \sinstruction_IFID[21]~DUPLICATE_q\ & ( \reg_file|registers[1][14]~q\ & ( (!sinstruction_IFID(22)) # (\reg_file|registers[3][14]~q\) ) ) ) # ( !\sinstruction_IFID[21]~DUPLICATE_q\ & ( \reg_file|registers[1][14]~q\ & ( 
-- (!sinstruction_IFID(22) & (\reg_file|registers[0][14]~q\)) # (sinstruction_IFID(22) & ((\reg_file|registers[2][14]~q\))) ) ) ) # ( \sinstruction_IFID[21]~DUPLICATE_q\ & ( !\reg_file|registers[1][14]~q\ & ( (sinstruction_IFID(22) & 
-- \reg_file|registers[3][14]~q\) ) ) ) # ( !\sinstruction_IFID[21]~DUPLICATE_q\ & ( !\reg_file|registers[1][14]~q\ & ( (!sinstruction_IFID(22) & (\reg_file|registers[0][14]~q\)) # (sinstruction_IFID(22) & ((\reg_file|registers[2][14]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001110111000001010000010100100010011101111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(22),
	datab => \reg_file|ALT_INV_registers[0][14]~q\,
	datac => \reg_file|ALT_INV_registers[3][14]~q\,
	datad => \reg_file|ALT_INV_registers[2][14]~q\,
	datae => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	dataf => \reg_file|ALT_INV_registers[1][14]~q\,
	combout => \sreaddata1_IDEX~160_combout\);

-- Location: MLABCELL_X65_Y10_N24
\sreaddata1_IDEX~163\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~163_combout\ = ( \sreaddata1_IDEX~159_combout\ & ( \sreaddata1_IDEX~160_combout\ & ( (!sinstruction_IFID(23)) # ((!\sinstruction_IFID[24]~DUPLICATE_q\ & (\sreaddata1_IDEX~162_combout\)) # (\sinstruction_IFID[24]~DUPLICATE_q\ & 
-- ((\sreaddata1_IDEX~161_combout\)))) ) ) ) # ( !\sreaddata1_IDEX~159_combout\ & ( \sreaddata1_IDEX~160_combout\ & ( (!sinstruction_IFID(23) & (((!\sinstruction_IFID[24]~DUPLICATE_q\)))) # (sinstruction_IFID(23) & ((!\sinstruction_IFID[24]~DUPLICATE_q\ & 
-- (\sreaddata1_IDEX~162_combout\)) # (\sinstruction_IFID[24]~DUPLICATE_q\ & ((\sreaddata1_IDEX~161_combout\))))) ) ) ) # ( \sreaddata1_IDEX~159_combout\ & ( !\sreaddata1_IDEX~160_combout\ & ( (!sinstruction_IFID(23) & 
-- (((\sinstruction_IFID[24]~DUPLICATE_q\)))) # (sinstruction_IFID(23) & ((!\sinstruction_IFID[24]~DUPLICATE_q\ & (\sreaddata1_IDEX~162_combout\)) # (\sinstruction_IFID[24]~DUPLICATE_q\ & ((\sreaddata1_IDEX~161_combout\))))) ) ) ) # ( 
-- !\sreaddata1_IDEX~159_combout\ & ( !\sreaddata1_IDEX~160_combout\ & ( (sinstruction_IFID(23) & ((!\sinstruction_IFID[24]~DUPLICATE_q\ & (\sreaddata1_IDEX~162_combout\)) # (\sinstruction_IFID[24]~DUPLICATE_q\ & ((\sreaddata1_IDEX~161_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000011000100011100111111011101000000111101110111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sreaddata1_IDEX~162_combout\,
	datab => ALT_INV_sinstruction_IFID(23),
	datac => \ALT_INV_sreaddata1_IDEX~161_combout\,
	datad => \ALT_INV_sinstruction_IFID[24]~DUPLICATE_q\,
	datae => \ALT_INV_sreaddata1_IDEX~159_combout\,
	dataf => \ALT_INV_sreaddata1_IDEX~160_combout\,
	combout => \sreaddata1_IDEX~163_combout\);

-- Location: LABCELL_X71_Y10_N33
\sreaddata1_IDEX~164\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~164_combout\ = ( \sreaddata1_IDEX~163_combout\ & ( (!sinstruction_IFID(25)) # (\sreaddata1_IDEX~158_combout\) ) ) # ( !\sreaddata1_IDEX~163_combout\ & ( (\sreaddata1_IDEX~158_combout\ & sinstruction_IFID(25)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010111111111010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sreaddata1_IDEX~158_combout\,
	datad => ALT_INV_sinstruction_IFID(25),
	dataf => \ALT_INV_sreaddata1_IDEX~163_combout\,
	combout => \sreaddata1_IDEX~164_combout\);

-- Location: FF_X71_Y10_N34
\sreaddata1_IDEX[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sreaddata1_IDEX~164_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata1_IDEX(14));

-- Location: LABCELL_X83_Y11_N21
\sreaddata1_EXMEM[14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_EXMEM[14]~feeder_combout\ = ( sreaddata1_IDEX(14) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_sreaddata1_IDEX(14),
	combout => \sreaddata1_EXMEM[14]~feeder_combout\);

-- Location: FF_X83_Y11_N22
\sreaddata1_EXMEM[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sreaddata1_EXMEM[14]~feeder_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata1_EXMEM(14));

-- Location: LABCELL_X83_Y11_N57
\mux_pc|output[14]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_pc|output[14]~28_combout\ = ( \sjr_EXMEM~q\ & ( sreaddata1_EXMEM(14) ) ) # ( !\sjr_EXMEM~q\ & ( sreaddata1_EXMEM(14) & ( ((!\reset_stages~combout\ & \Add0~49_sumout\)) # (\mux_pc|output[14]~27_combout\) ) ) ) # ( \sjr_EXMEM~q\ & ( 
-- !sreaddata1_EXMEM(14) & ( (!\reset_stages~combout\ & \Add0~49_sumout\) ) ) ) # ( !\sjr_EXMEM~q\ & ( !sreaddata1_EXMEM(14) & ( ((!\reset_stages~combout\ & \Add0~49_sumout\)) # (\mux_pc|output[14]~27_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111110011000000001111000000110011111100111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mux_pc|ALT_INV_output[14]~27_combout\,
	datac => \ALT_INV_reset_stages~combout\,
	datad => \ALT_INV_Add0~49_sumout\,
	datae => \ALT_INV_sjr_EXMEM~q\,
	dataf => ALT_INV_sreaddata1_EXMEM(14),
	combout => \mux_pc|output[14]~28_combout\);

-- Location: FF_X83_Y11_N58
\pc_mips|pc_output[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \mux_pc|output[14]~28_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc_mips|pc_output\(14));

-- Location: MLABCELL_X82_Y12_N36
\Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~49_sumout\ = SUM(( \pc_mips|pc_output\(14) ) + ( GND ) + ( \Add0~46\ ))
-- \Add0~50\ = CARRY(( \pc_mips|pc_output\(14) ) + ( GND ) + ( \Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \pc_mips|ALT_INV_pc_output\(14),
	cin => \Add0~46\,
	sumout => \Add0~49_sumout\,
	cout => \Add0~50\);

-- Location: FF_X82_Y10_N41
\spc_IFID[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \Add0~49_sumout\,
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_IFID(14));

-- Location: MLABCELL_X82_Y10_N36
\spc_IDEX[14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \spc_IDEX[14]~feeder_combout\ = spc_IFID(14)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_spc_IFID(14),
	combout => \spc_IDEX[14]~feeder_combout\);

-- Location: FF_X82_Y10_N38
\spc_IDEX[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \spc_IDEX[14]~feeder_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_IDEX(14));

-- Location: LABCELL_X79_Y12_N39
\alu_branch|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_branch|Add0~53_sumout\ = SUM(( spc_IDEX(15) ) + ( sinstruction_IDEX(13) ) + ( \alu_branch|Add0~50\ ))
-- \alu_branch|Add0~54\ = CARRY(( spc_IDEX(15) ) + ( sinstruction_IDEX(13) ) + ( \alu_branch|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_spc_IDEX(15),
	dataf => ALT_INV_sinstruction_IDEX(13),
	cin => \alu_branch|Add0~50\,
	sumout => \alu_branch|Add0~53_sumout\,
	cout => \alu_branch|Add0~54\);

-- Location: FF_X79_Y12_N41
\smux_branch_input1_EXMEM[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \alu_branch|Add0~53_sumout\,
	ena => \ALT_INV_reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => smux_branch_input1_EXMEM(15));

-- Location: MLABCELL_X78_Y12_N15
\mux_pc|output[15]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_pc|output[15]~29_combout\ = ( sinstruction_EXMEM(13) & ( smux_branch_input1_EXMEM(15) & ( ((!\salu_zero_EXMEM~q\ & ((\sbne_EXMEM~q\))) # (\salu_zero_EXMEM~q\ & (\sbeq_EXMEM~DUPLICATE_q\))) # (\sjump_EXMEM~q\) ) ) ) # ( !sinstruction_EXMEM(13) & ( 
-- smux_branch_input1_EXMEM(15) & ( (!\sjump_EXMEM~q\ & ((!\salu_zero_EXMEM~q\ & ((\sbne_EXMEM~q\))) # (\salu_zero_EXMEM~q\ & (\sbeq_EXMEM~DUPLICATE_q\)))) ) ) ) # ( sinstruction_EXMEM(13) & ( !smux_branch_input1_EXMEM(15) & ( \sjump_EXMEM~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100110101000000000011010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sbeq_EXMEM~DUPLICATE_q\,
	datab => \ALT_INV_sbne_EXMEM~q\,
	datac => \ALT_INV_salu_zero_EXMEM~q\,
	datad => \ALT_INV_sjump_EXMEM~q\,
	datae => ALT_INV_sinstruction_EXMEM(13),
	dataf => ALT_INV_smux_branch_input1_EXMEM(15),
	combout => \mux_pc|output[15]~29_combout\);

-- Location: FF_X66_Y12_N2
\reg_file|registers[29][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[15]~15_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[29][15]~q\);

-- Location: FF_X66_Y12_N59
\reg_file|registers[25][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[15]~15_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[25][15]~q\);

-- Location: FF_X66_Y12_N20
\reg_file|registers[21][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[15]~15_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[21][15]~q\);

-- Location: FF_X66_Y8_N43
\reg_file|registers[17][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[15]~15_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[17][15]~q\);

-- Location: LABCELL_X66_Y12_N18
\sreaddata1_IDEX~166\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~166_combout\ = ( \reg_file|registers[21][15]~q\ & ( \reg_file|registers[17][15]~q\ & ( (!\sinstruction_IFID[24]~DUPLICATE_q\) # ((!sinstruction_IFID(23) & ((\reg_file|registers[25][15]~q\))) # (sinstruction_IFID(23) & 
-- (\reg_file|registers[29][15]~q\))) ) ) ) # ( !\reg_file|registers[21][15]~q\ & ( \reg_file|registers[17][15]~q\ & ( (!\sinstruction_IFID[24]~DUPLICATE_q\ & (((!sinstruction_IFID(23))))) # (\sinstruction_IFID[24]~DUPLICATE_q\ & ((!sinstruction_IFID(23) & 
-- ((\reg_file|registers[25][15]~q\))) # (sinstruction_IFID(23) & (\reg_file|registers[29][15]~q\)))) ) ) ) # ( \reg_file|registers[21][15]~q\ & ( !\reg_file|registers[17][15]~q\ & ( (!\sinstruction_IFID[24]~DUPLICATE_q\ & (((sinstruction_IFID(23))))) # 
-- (\sinstruction_IFID[24]~DUPLICATE_q\ & ((!sinstruction_IFID(23) & ((\reg_file|registers[25][15]~q\))) # (sinstruction_IFID(23) & (\reg_file|registers[29][15]~q\)))) ) ) ) # ( !\reg_file|registers[21][15]~q\ & ( !\reg_file|registers[17][15]~q\ & ( 
-- (\sinstruction_IFID[24]~DUPLICATE_q\ & ((!sinstruction_IFID(23) & ((\reg_file|registers[25][15]~q\))) # (sinstruction_IFID(23) & (\reg_file|registers[29][15]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110001000011010011110111000001111100011100110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[29][15]~q\,
	datab => \ALT_INV_sinstruction_IFID[24]~DUPLICATE_q\,
	datac => ALT_INV_sinstruction_IFID(23),
	datad => \reg_file|ALT_INV_registers[25][15]~q\,
	datae => \reg_file|ALT_INV_registers[21][15]~q\,
	dataf => \reg_file|ALT_INV_registers[17][15]~q\,
	combout => \sreaddata1_IDEX~166_combout\);

-- Location: FF_X60_Y11_N20
\reg_file|registers[18][15]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[15]~15_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[18][15]~DUPLICATE_q\);

-- Location: FF_X60_Y11_N32
\reg_file|registers[30][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[15]~15_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[30][15]~q\);

-- Location: FF_X60_Y11_N2
\reg_file|registers[26][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[15]~15_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[26][15]~q\);

-- Location: FF_X66_Y11_N5
\reg_file|registers[22][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[15]~15_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[22][15]~q\);

-- Location: LABCELL_X60_Y11_N33
\sreaddata1_IDEX~167\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~167_combout\ = ( \reg_file|registers[22][15]~q\ & ( sinstruction_IFID(23) & ( (!sinstruction_IFID(24)) # (\reg_file|registers[30][15]~q\) ) ) ) # ( !\reg_file|registers[22][15]~q\ & ( sinstruction_IFID(23) & ( (sinstruction_IFID(24) & 
-- \reg_file|registers[30][15]~q\) ) ) ) # ( \reg_file|registers[22][15]~q\ & ( !sinstruction_IFID(23) & ( (!sinstruction_IFID(24) & (\reg_file|registers[18][15]~DUPLICATE_q\)) # (sinstruction_IFID(24) & ((\reg_file|registers[26][15]~q\))) ) ) ) # ( 
-- !\reg_file|registers[22][15]~q\ & ( !sinstruction_IFID(23) & ( (!sinstruction_IFID(24) & (\reg_file|registers[18][15]~DUPLICATE_q\)) # (sinstruction_IFID(24) & ((\reg_file|registers[26][15]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111010001000111011100000011000000111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[18][15]~DUPLICATE_q\,
	datab => ALT_INV_sinstruction_IFID(24),
	datac => \reg_file|ALT_INV_registers[30][15]~q\,
	datad => \reg_file|ALT_INV_registers[26][15]~q\,
	datae => \reg_file|ALT_INV_registers[22][15]~q\,
	dataf => ALT_INV_sinstruction_IFID(23),
	combout => \sreaddata1_IDEX~167_combout\);

-- Location: FF_X66_Y5_N35
\reg_file|registers[28][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[15]~15_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[28][15]~q\);

-- Location: FF_X66_Y5_N25
\reg_file|registers[16][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[15]~15_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[16][15]~q\);

-- Location: FF_X66_Y5_N56
\reg_file|registers[20][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[15]~15_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[20][15]~q\);

-- Location: LABCELL_X70_Y5_N27
\reg_file|registers[24][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[24][15]~feeder_combout\ = ( \mux_jal|output[15]~15_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[15]~15_combout\,
	combout => \reg_file|registers[24][15]~feeder_combout\);

-- Location: FF_X70_Y5_N28
\reg_file|registers[24][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[24][15]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[24][15]~q\);

-- Location: LABCELL_X66_Y5_N21
\sreaddata1_IDEX~165\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~165_combout\ = ( \reg_file|registers[24][15]~q\ & ( \sinstruction_IFID[24]~DUPLICATE_q\ & ( (!sinstruction_IFID(23)) # (\reg_file|registers[28][15]~q\) ) ) ) # ( !\reg_file|registers[24][15]~q\ & ( \sinstruction_IFID[24]~DUPLICATE_q\ & ( 
-- (\reg_file|registers[28][15]~q\ & sinstruction_IFID(23)) ) ) ) # ( \reg_file|registers[24][15]~q\ & ( !\sinstruction_IFID[24]~DUPLICATE_q\ & ( (!sinstruction_IFID(23) & (\reg_file|registers[16][15]~q\)) # (sinstruction_IFID(23) & 
-- ((\reg_file|registers[20][15]~q\))) ) ) ) # ( !\reg_file|registers[24][15]~q\ & ( !\sinstruction_IFID[24]~DUPLICATE_q\ & ( (!sinstruction_IFID(23) & (\reg_file|registers[16][15]~q\)) # (sinstruction_IFID(23) & ((\reg_file|registers[20][15]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111100000101000001011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[28][15]~q\,
	datab => \reg_file|ALT_INV_registers[16][15]~q\,
	datac => ALT_INV_sinstruction_IFID(23),
	datad => \reg_file|ALT_INV_registers[20][15]~q\,
	datae => \reg_file|ALT_INV_registers[24][15]~q\,
	dataf => \ALT_INV_sinstruction_IFID[24]~DUPLICATE_q\,
	combout => \sreaddata1_IDEX~165_combout\);

-- Location: FF_X65_Y6_N14
\reg_file|registers[27][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[15]~15_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[27][15]~q\);

-- Location: FF_X65_Y6_N44
\reg_file|registers[31][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[15]~15_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[31][15]~q\);

-- Location: MLABCELL_X59_Y9_N3
\reg_file|registers[23][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[23][15]~feeder_combout\ = ( \mux_jal|output[15]~15_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[15]~15_combout\,
	combout => \reg_file|registers[23][15]~feeder_combout\);

-- Location: FF_X59_Y9_N4
\reg_file|registers[23][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[23][15]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[23][15]~q\);

-- Location: MLABCELL_X59_Y6_N45
\reg_file|registers[19][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[19][15]~feeder_combout\ = ( \mux_jal|output[15]~15_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[15]~15_combout\,
	combout => \reg_file|registers[19][15]~feeder_combout\);

-- Location: FF_X59_Y6_N46
\reg_file|registers[19][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[19][15]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[19][15]~q\);

-- Location: MLABCELL_X65_Y6_N45
\sreaddata1_IDEX~168\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~168_combout\ = ( \reg_file|registers[23][15]~q\ & ( \reg_file|registers[19][15]~q\ & ( (!sinstruction_IFID(24)) # ((!sinstruction_IFID(23) & (\reg_file|registers[27][15]~q\)) # (sinstruction_IFID(23) & ((\reg_file|registers[31][15]~q\)))) 
-- ) ) ) # ( !\reg_file|registers[23][15]~q\ & ( \reg_file|registers[19][15]~q\ & ( (!sinstruction_IFID(23) & (((!sinstruction_IFID(24))) # (\reg_file|registers[27][15]~q\))) # (sinstruction_IFID(23) & (((\reg_file|registers[31][15]~q\ & 
-- sinstruction_IFID(24))))) ) ) ) # ( \reg_file|registers[23][15]~q\ & ( !\reg_file|registers[19][15]~q\ & ( (!sinstruction_IFID(23) & (\reg_file|registers[27][15]~q\ & ((sinstruction_IFID(24))))) # (sinstruction_IFID(23) & (((!sinstruction_IFID(24)) # 
-- (\reg_file|registers[31][15]~q\)))) ) ) ) # ( !\reg_file|registers[23][15]~q\ & ( !\reg_file|registers[19][15]~q\ & ( (sinstruction_IFID(24) & ((!sinstruction_IFID(23) & (\reg_file|registers[27][15]~q\)) # (sinstruction_IFID(23) & 
-- ((\reg_file|registers[31][15]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100111010101010010011110101010001001111111111100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(23),
	datab => \reg_file|ALT_INV_registers[27][15]~q\,
	datac => \reg_file|ALT_INV_registers[31][15]~q\,
	datad => ALT_INV_sinstruction_IFID(24),
	datae => \reg_file|ALT_INV_registers[23][15]~q\,
	dataf => \reg_file|ALT_INV_registers[19][15]~q\,
	combout => \sreaddata1_IDEX~168_combout\);

-- Location: LABCELL_X66_Y12_N42
\sreaddata1_IDEX~169\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~169_combout\ = ( \sreaddata1_IDEX~165_combout\ & ( \sreaddata1_IDEX~168_combout\ & ( (!sinstruction_IFID(22) & (((!\sinstruction_IFID[21]~DUPLICATE_q\)) # (\sreaddata1_IDEX~166_combout\))) # (sinstruction_IFID(22) & 
-- (((\sinstruction_IFID[21]~DUPLICATE_q\) # (\sreaddata1_IDEX~167_combout\)))) ) ) ) # ( !\sreaddata1_IDEX~165_combout\ & ( \sreaddata1_IDEX~168_combout\ & ( (!sinstruction_IFID(22) & (\sreaddata1_IDEX~166_combout\ & 
-- ((\sinstruction_IFID[21]~DUPLICATE_q\)))) # (sinstruction_IFID(22) & (((\sinstruction_IFID[21]~DUPLICATE_q\) # (\sreaddata1_IDEX~167_combout\)))) ) ) ) # ( \sreaddata1_IDEX~165_combout\ & ( !\sreaddata1_IDEX~168_combout\ & ( (!sinstruction_IFID(22) & 
-- (((!\sinstruction_IFID[21]~DUPLICATE_q\)) # (\sreaddata1_IDEX~166_combout\))) # (sinstruction_IFID(22) & (((\sreaddata1_IDEX~167_combout\ & !\sinstruction_IFID[21]~DUPLICATE_q\)))) ) ) ) # ( !\sreaddata1_IDEX~165_combout\ & ( 
-- !\sreaddata1_IDEX~168_combout\ & ( (!sinstruction_IFID(22) & (\sreaddata1_IDEX~166_combout\ & ((\sinstruction_IFID[21]~DUPLICATE_q\)))) # (sinstruction_IFID(22) & (((\sreaddata1_IDEX~167_combout\ & !\sinstruction_IFID[21]~DUPLICATE_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000100110011110100010000000011011101111100111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sreaddata1_IDEX~166_combout\,
	datab => ALT_INV_sinstruction_IFID(22),
	datac => \ALT_INV_sreaddata1_IDEX~167_combout\,
	datad => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	datae => \ALT_INV_sreaddata1_IDEX~165_combout\,
	dataf => \ALT_INV_sreaddata1_IDEX~168_combout\,
	combout => \sreaddata1_IDEX~169_combout\);

-- Location: FF_X63_Y8_N32
\reg_file|registers[11][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[15]~15_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[11][15]~q\);

-- Location: FF_X64_Y8_N19
\reg_file|registers[8][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[15]~15_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[8][15]~q\);

-- Location: FF_X64_Y8_N17
\reg_file|registers[10][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[15]~15_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[10][15]~q\);

-- Location: LABCELL_X63_Y8_N33
\sreaddata1_IDEX~170\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~170_combout\ = ( \reg_file|registers[10][15]~q\ & ( \sinstruction_IFID[21]~DUPLICATE_q\ & ( (!sinstruction_IFID(22) & ((\reg_file|registers[9][15]~q\))) # (sinstruction_IFID(22) & (\reg_file|registers[11][15]~q\)) ) ) ) # ( 
-- !\reg_file|registers[10][15]~q\ & ( \sinstruction_IFID[21]~DUPLICATE_q\ & ( (!sinstruction_IFID(22) & ((\reg_file|registers[9][15]~q\))) # (sinstruction_IFID(22) & (\reg_file|registers[11][15]~q\)) ) ) ) # ( \reg_file|registers[10][15]~q\ & ( 
-- !\sinstruction_IFID[21]~DUPLICATE_q\ & ( (sinstruction_IFID(22)) # (\reg_file|registers[8][15]~q\) ) ) ) # ( !\reg_file|registers[10][15]~q\ & ( !\sinstruction_IFID[21]~DUPLICATE_q\ & ( (\reg_file|registers[8][15]~q\ & !sinstruction_IFID(22)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011111111111100110011010101010011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[11][15]~q\,
	datab => \reg_file|ALT_INV_registers[9][15]~q\,
	datac => \reg_file|ALT_INV_registers[8][15]~q\,
	datad => ALT_INV_sinstruction_IFID(22),
	datae => \reg_file|ALT_INV_registers[10][15]~q\,
	dataf => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	combout => \sreaddata1_IDEX~170_combout\);

-- Location: FF_X65_Y12_N26
\reg_file|registers[2][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[15]~15_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[2][15]~q\);

-- Location: FF_X65_Y12_N8
\reg_file|registers[1][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[15]~15_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[1][15]~q\);

-- Location: FF_X65_Y12_N20
\reg_file|registers[3][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[15]~15_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[3][15]~q\);

-- Location: FF_X65_Y9_N37
\reg_file|registers[0][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[15]~15_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[0][15]~q\);

-- Location: MLABCELL_X65_Y12_N21
\sreaddata1_IDEX~171\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~171_combout\ = ( \sinstruction_IFID[21]~DUPLICATE_q\ & ( \reg_file|registers[0][15]~q\ & ( (!sinstruction_IFID(22) & (\reg_file|registers[1][15]~q\)) # (sinstruction_IFID(22) & ((\reg_file|registers[3][15]~q\))) ) ) ) # ( 
-- !\sinstruction_IFID[21]~DUPLICATE_q\ & ( \reg_file|registers[0][15]~q\ & ( (!sinstruction_IFID(22)) # (\reg_file|registers[2][15]~q\) ) ) ) # ( \sinstruction_IFID[21]~DUPLICATE_q\ & ( !\reg_file|registers[0][15]~q\ & ( (!sinstruction_IFID(22) & 
-- (\reg_file|registers[1][15]~q\)) # (sinstruction_IFID(22) & ((\reg_file|registers[3][15]~q\))) ) ) ) # ( !\sinstruction_IFID[21]~DUPLICATE_q\ & ( !\reg_file|registers[0][15]~q\ & ( (\reg_file|registers[2][15]~q\ & sinstruction_IFID(22)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101001100000011111111110101111101010011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[2][15]~q\,
	datab => \reg_file|ALT_INV_registers[1][15]~q\,
	datac => ALT_INV_sinstruction_IFID(22),
	datad => \reg_file|ALT_INV_registers[3][15]~q\,
	datae => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	dataf => \reg_file|ALT_INV_registers[0][15]~q\,
	combout => \sreaddata1_IDEX~171_combout\);

-- Location: FF_X61_Y11_N41
\reg_file|registers[12][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[15]~15_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[12][15]~q\);

-- Location: LABCELL_X61_Y11_N21
\reg_file|registers[15][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[15][15]~feeder_combout\ = ( \mux_jal|output[15]~15_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[15]~15_combout\,
	combout => \reg_file|registers[15][15]~feeder_combout\);

-- Location: FF_X61_Y11_N23
\reg_file|registers[15][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[15][15]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[15][15]~q\);

-- Location: FF_X61_Y11_N44
\reg_file|registers[14][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[15]~15_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[14][15]~q\);

-- Location: FF_X61_Y9_N10
\reg_file|registers[13][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[15]~15_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[13][15]~q\);

-- Location: LABCELL_X61_Y11_N36
\sreaddata1_IDEX~172\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~172_combout\ = ( sinstruction_IFID(22) & ( \reg_file|registers[13][15]~q\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & ((\reg_file|registers[14][15]~q\))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & (\reg_file|registers[15][15]~q\)) ) ) ) # ( 
-- !sinstruction_IFID(22) & ( \reg_file|registers[13][15]~q\ & ( (\reg_file|registers[12][15]~q\) # (\sinstruction_IFID[21]~DUPLICATE_q\) ) ) ) # ( sinstruction_IFID(22) & ( !\reg_file|registers[13][15]~q\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & 
-- ((\reg_file|registers[14][15]~q\))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & (\reg_file|registers[15][15]~q\)) ) ) ) # ( !sinstruction_IFID(22) & ( !\reg_file|registers[13][15]~q\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & \reg_file|registers[12][15]~q\) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010000001011010111101110111011101110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	datab => \reg_file|ALT_INV_registers[12][15]~q\,
	datac => \reg_file|ALT_INV_registers[15][15]~q\,
	datad => \reg_file|ALT_INV_registers[14][15]~q\,
	datae => ALT_INV_sinstruction_IFID(22),
	dataf => \reg_file|ALT_INV_registers[13][15]~q\,
	combout => \sreaddata1_IDEX~172_combout\);

-- Location: FF_X68_Y6_N38
\reg_file|registers[6][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[15]~15_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[6][15]~q\);

-- Location: FF_X68_Y6_N8
\reg_file|registers[5][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[15]~15_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[5][15]~q\);

-- Location: FF_X71_Y6_N46
\reg_file|registers[7][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[15]~15_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[7][15]~q\);

-- Location: LABCELL_X70_Y5_N9
\reg_file|registers[4][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[4][15]~feeder_combout\ = ( \mux_jal|output[15]~15_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[15]~15_combout\,
	combout => \reg_file|registers[4][15]~feeder_combout\);

-- Location: FF_X70_Y5_N10
\reg_file|registers[4][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[4][15]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[4][15]~q\);

-- Location: LABCELL_X68_Y6_N39
\sreaddata1_IDEX~173\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~173_combout\ = ( \sinstruction_IFID[21]~DUPLICATE_q\ & ( \reg_file|registers[4][15]~q\ & ( (!sinstruction_IFID(22) & (\reg_file|registers[5][15]~q\)) # (sinstruction_IFID(22) & ((\reg_file|registers[7][15]~q\))) ) ) ) # ( 
-- !\sinstruction_IFID[21]~DUPLICATE_q\ & ( \reg_file|registers[4][15]~q\ & ( (!sinstruction_IFID(22)) # (\reg_file|registers[6][15]~q\) ) ) ) # ( \sinstruction_IFID[21]~DUPLICATE_q\ & ( !\reg_file|registers[4][15]~q\ & ( (!sinstruction_IFID(22) & 
-- (\reg_file|registers[5][15]~q\)) # (sinstruction_IFID(22) & ((\reg_file|registers[7][15]~q\))) ) ) ) # ( !\sinstruction_IFID[21]~DUPLICATE_q\ & ( !\reg_file|registers[4][15]~q\ & ( (\reg_file|registers[6][15]~q\ & sinstruction_IFID(22)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000011000011111111011101110111010000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[6][15]~q\,
	datab => ALT_INV_sinstruction_IFID(22),
	datac => \reg_file|ALT_INV_registers[5][15]~q\,
	datad => \reg_file|ALT_INV_registers[7][15]~q\,
	datae => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	dataf => \reg_file|ALT_INV_registers[4][15]~q\,
	combout => \sreaddata1_IDEX~173_combout\);

-- Location: LABCELL_X62_Y12_N30
\sreaddata1_IDEX~174\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~174_combout\ = ( \sreaddata1_IDEX~172_combout\ & ( \sreaddata1_IDEX~173_combout\ & ( ((!\sinstruction_IFID[24]~DUPLICATE_q\ & ((\sreaddata1_IDEX~171_combout\))) # (\sinstruction_IFID[24]~DUPLICATE_q\ & (\sreaddata1_IDEX~170_combout\))) # 
-- (sinstruction_IFID(23)) ) ) ) # ( !\sreaddata1_IDEX~172_combout\ & ( \sreaddata1_IDEX~173_combout\ & ( (!sinstruction_IFID(23) & ((!\sinstruction_IFID[24]~DUPLICATE_q\ & ((\sreaddata1_IDEX~171_combout\))) # (\sinstruction_IFID[24]~DUPLICATE_q\ & 
-- (\sreaddata1_IDEX~170_combout\)))) # (sinstruction_IFID(23) & (!\sinstruction_IFID[24]~DUPLICATE_q\)) ) ) ) # ( \sreaddata1_IDEX~172_combout\ & ( !\sreaddata1_IDEX~173_combout\ & ( (!sinstruction_IFID(23) & ((!\sinstruction_IFID[24]~DUPLICATE_q\ & 
-- ((\sreaddata1_IDEX~171_combout\))) # (\sinstruction_IFID[24]~DUPLICATE_q\ & (\sreaddata1_IDEX~170_combout\)))) # (sinstruction_IFID(23) & (\sinstruction_IFID[24]~DUPLICATE_q\)) ) ) ) # ( !\sreaddata1_IDEX~172_combout\ & ( !\sreaddata1_IDEX~173_combout\ & 
-- ( (!sinstruction_IFID(23) & ((!\sinstruction_IFID[24]~DUPLICATE_q\ & ((\sreaddata1_IDEX~171_combout\))) # (\sinstruction_IFID[24]~DUPLICATE_q\ & (\sreaddata1_IDEX~170_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000100111001101101000110110011100101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(23),
	datab => \ALT_INV_sinstruction_IFID[24]~DUPLICATE_q\,
	datac => \ALT_INV_sreaddata1_IDEX~170_combout\,
	datad => \ALT_INV_sreaddata1_IDEX~171_combout\,
	datae => \ALT_INV_sreaddata1_IDEX~172_combout\,
	dataf => \ALT_INV_sreaddata1_IDEX~173_combout\,
	combout => \sreaddata1_IDEX~174_combout\);

-- Location: LABCELL_X61_Y12_N42
\sreaddata1_IDEX~175\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~175_combout\ = ( \sreaddata1_IDEX~169_combout\ & ( \sreaddata1_IDEX~174_combout\ ) ) # ( !\sreaddata1_IDEX~169_combout\ & ( \sreaddata1_IDEX~174_combout\ & ( !sinstruction_IFID(25) ) ) ) # ( \sreaddata1_IDEX~169_combout\ & ( 
-- !\sreaddata1_IDEX~174_combout\ & ( sinstruction_IFID(25) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001111001100110011001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_sinstruction_IFID(25),
	datae => \ALT_INV_sreaddata1_IDEX~169_combout\,
	dataf => \ALT_INV_sreaddata1_IDEX~174_combout\,
	combout => \sreaddata1_IDEX~175_combout\);

-- Location: FF_X61_Y12_N43
\sreaddata1_IDEX[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sreaddata1_IDEX~175_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata1_IDEX(15));

-- Location: FF_X61_Y12_N13
\sreaddata1_EXMEM[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => sreaddata1_IDEX(15),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata1_EXMEM(15));

-- Location: MLABCELL_X78_Y12_N42
\mux_pc|output[15]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_pc|output[15]~30_combout\ = ( sreaddata1_EXMEM(15) & ( (((\Add0~53_sumout\ & !\reset_stages~combout\)) # (\mux_pc|output[15]~29_combout\)) # (\sjr_EXMEM~q\) ) ) # ( !sreaddata1_EXMEM(15) & ( (!\Add0~53_sumout\ & (((!\sjr_EXMEM~q\ & 
-- \mux_pc|output[15]~29_combout\)))) # (\Add0~53_sumout\ & ((!\reset_stages~combout\) # ((!\sjr_EXMEM~q\ & \mux_pc|output[15]~29_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010011110100010001001111010001001111111111110100111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add0~53_sumout\,
	datab => \ALT_INV_reset_stages~combout\,
	datac => \ALT_INV_sjr_EXMEM~q\,
	datad => \mux_pc|ALT_INV_output[15]~29_combout\,
	dataf => ALT_INV_sreaddata1_EXMEM(15),
	combout => \mux_pc|output[15]~30_combout\);

-- Location: FF_X78_Y12_N43
\pc_mips|pc_output[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \mux_pc|output[15]~30_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc_mips|pc_output\(15));

-- Location: MLABCELL_X82_Y12_N39
\Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~53_sumout\ = SUM(( \pc_mips|pc_output\(15) ) + ( GND ) + ( \Add0~50\ ))
-- \Add0~54\ = CARRY(( \pc_mips|pc_output\(15) ) + ( GND ) + ( \Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \pc_mips|ALT_INV_pc_output\(15),
	cin => \Add0~50\,
	sumout => \Add0~53_sumout\,
	cout => \Add0~54\);

-- Location: FF_X82_Y12_N41
\spc_IFID[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \Add0~53_sumout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_IFID(15));

-- Location: FF_X82_Y12_N53
\spc_IDEX[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_IFID(15),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_IDEX(15));

-- Location: LABCELL_X80_Y11_N24
\spc_EXMEM[15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \spc_EXMEM[15]~feeder_combout\ = ( spc_IDEX(15) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_spc_IDEX(15),
	combout => \spc_EXMEM[15]~feeder_combout\);

-- Location: FF_X80_Y11_N25
\spc_EXMEM[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \spc_EXMEM[15]~feeder_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_EXMEM(15));

-- Location: FF_X75_Y7_N29
\spc_MEMWB[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_EXMEM(15),
	sclr => \process_8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_MEMWB(15));

-- Location: LABCELL_X74_Y11_N0
\forward|Mux16~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux16~0_combout\ = ( \forward|Mux3~0_combout\ & ( \forward|rd1_out[0]~2_combout\ & ( sreaddata1_IDEX(15) ) ) ) # ( !\forward|Mux3~0_combout\ & ( \forward|rd1_out[0]~2_combout\ & ( \mux_jal|output[15]~15_combout\ ) ) ) # ( \forward|Mux3~0_combout\ 
-- & ( !\forward|rd1_out[0]~2_combout\ & ( sreaddata1_IDEX(15) ) ) ) # ( !\forward|Mux3~0_combout\ & ( !\forward|rd1_out[0]~2_combout\ & ( salumainresult_EXMEM(15) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salumainresult_EXMEM(15),
	datac => \mux_jal|ALT_INV_output[15]~15_combout\,
	datad => ALT_INV_sreaddata1_IDEX(15),
	datae => \forward|ALT_INV_Mux3~0_combout\,
	dataf => \forward|ALT_INV_rd1_out[0]~2_combout\,
	combout => \forward|Mux16~0_combout\);

-- Location: LABCELL_X75_Y7_N48
\mux_alu|output[15]~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_alu|output[15]~35_combout\ = ( \forward|rd2_out[0]~2_combout\ & ( \mux_jal|output[15]~15_combout\ ) ) # ( !\forward|rd2_out[0]~2_combout\ & ( (!\mux_alu|output[17]~1_combout\ & ((salumainresult_EXMEM(15)))) # (\mux_alu|output[17]~1_combout\ & 
-- (sreaddata2_IDEX(15))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000011110101010100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sreaddata2_IDEX(15),
	datab => \mux_jal|ALT_INV_output[15]~15_combout\,
	datac => ALT_INV_salumainresult_EXMEM(15),
	datad => \mux_alu|ALT_INV_output[17]~1_combout\,
	dataf => \forward|ALT_INV_rd2_out[0]~2_combout\,
	combout => \mux_alu|output[15]~35_combout\);

-- Location: LABCELL_X74_Y8_N9
\forward|Mux17~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux17~0_combout\ = ( \mux_jal|output[14]~14_combout\ & ( (!\forward|Mux3~0_combout\ & (((\forward|rd1_out[0]~2_combout\) # (salumainresult_EXMEM(14))))) # (\forward|Mux3~0_combout\ & (sreaddata1_IDEX(14))) ) ) # ( !\mux_jal|output[14]~14_combout\ 
-- & ( (!\forward|Mux3~0_combout\ & (((salumainresult_EXMEM(14) & !\forward|rd1_out[0]~2_combout\)))) # (\forward|Mux3~0_combout\ & (sreaddata1_IDEX(14))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001010101001100000101010100111111010101010011111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sreaddata1_IDEX(14),
	datab => ALT_INV_salumainresult_EXMEM(14),
	datac => \forward|ALT_INV_rd1_out[0]~2_combout\,
	datad => \forward|ALT_INV_Mux3~0_combout\,
	dataf => \mux_jal|ALT_INV_output[14]~14_combout\,
	combout => \forward|Mux17~0_combout\);

-- Location: LABCELL_X73_Y8_N51
\mux_alu|output[13]~59\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_alu|output[13]~59_combout\ = ( \mux_jal|output[13]~13_combout\ & ( \mux_alu|output[17]~1_combout\ & ( (\forward|rd2_out[0]~2_combout\) # (sreaddata2_IDEX(13)) ) ) ) # ( !\mux_jal|output[13]~13_combout\ & ( \mux_alu|output[17]~1_combout\ & ( 
-- (sreaddata2_IDEX(13) & !\forward|rd2_out[0]~2_combout\) ) ) ) # ( \mux_jal|output[13]~13_combout\ & ( !\mux_alu|output[17]~1_combout\ & ( (\forward|rd2_out[0]~2_combout\) # (salumainresult_EXMEM(13)) ) ) ) # ( !\mux_jal|output[13]~13_combout\ & ( 
-- !\mux_alu|output[17]~1_combout\ & ( (salumainresult_EXMEM(13) & !\forward|rd2_out[0]~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101011111111100110011000000000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salumainresult_EXMEM(13),
	datab => ALT_INV_sreaddata2_IDEX(13),
	datad => \forward|ALT_INV_rd2_out[0]~2_combout\,
	datae => \mux_jal|ALT_INV_output[13]~13_combout\,
	dataf => \mux_alu|ALT_INV_output[17]~1_combout\,
	combout => \mux_alu|output[13]~59_combout\);

-- Location: FF_X62_Y9_N2
\reg_file|registers[14][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[12]~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[14][12]~q\);

-- Location: LABCELL_X61_Y9_N27
\reg_file|registers[13][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[13][12]~feeder_combout\ = \mux_jal|output[12]~12_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mux_jal|ALT_INV_output[12]~12_combout\,
	combout => \reg_file|registers[13][12]~feeder_combout\);

-- Location: FF_X61_Y9_N29
\reg_file|registers[13][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[13][12]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[13][12]~q\);

-- Location: FF_X62_Y9_N11
\reg_file|registers[12][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[12]~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[12][12]~q\);

-- Location: FF_X62_Y9_N56
\reg_file|registers[15][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[12]~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[15][12]~q\);

-- Location: LABCELL_X62_Y9_N57
\sreaddata1_IDEX~139\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~139_combout\ = ( sinstruction_IFID(22) & ( \sinstruction_IFID[21]~DUPLICATE_q\ & ( \reg_file|registers[15][12]~q\ ) ) ) # ( !sinstruction_IFID(22) & ( \sinstruction_IFID[21]~DUPLICATE_q\ & ( \reg_file|registers[13][12]~q\ ) ) ) # ( 
-- sinstruction_IFID(22) & ( !\sinstruction_IFID[21]~DUPLICATE_q\ & ( \reg_file|registers[14][12]~q\ ) ) ) # ( !sinstruction_IFID(22) & ( !\sinstruction_IFID[21]~DUPLICATE_q\ & ( \reg_file|registers[12][12]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[14][12]~q\,
	datab => \reg_file|ALT_INV_registers[13][12]~q\,
	datac => \reg_file|ALT_INV_registers[12][12]~q\,
	datad => \reg_file|ALT_INV_registers[15][12]~q\,
	datae => ALT_INV_sinstruction_IFID(22),
	dataf => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	combout => \sreaddata1_IDEX~139_combout\);

-- Location: MLABCELL_X59_Y10_N51
\reg_file|registers[10][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[10][12]~feeder_combout\ = ( \mux_jal|output[12]~12_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[12]~12_combout\,
	combout => \reg_file|registers[10][12]~feeder_combout\);

-- Location: FF_X59_Y10_N53
\reg_file|registers[10][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[10][12]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[10][12]~q\);

-- Location: MLABCELL_X59_Y10_N30
\reg_file|registers[11][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[11][12]~feeder_combout\ = ( \mux_jal|output[12]~12_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[12]~12_combout\,
	combout => \reg_file|registers[11][12]~feeder_combout\);

-- Location: FF_X59_Y10_N32
\reg_file|registers[11][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[11][12]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[11][12]~q\);

-- Location: FF_X63_Y10_N37
\reg_file|registers[8][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[12]~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[8][12]~q\);

-- Location: FF_X63_Y10_N46
\reg_file|registers[9][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[12]~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[9][12]~q\);

-- Location: MLABCELL_X59_Y10_N15
\sreaddata1_IDEX~137\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~137_combout\ = ( \sinstruction_IFID[21]~DUPLICATE_q\ & ( \reg_file|registers[9][12]~q\ & ( (!sinstruction_IFID(22)) # (\reg_file|registers[11][12]~q\) ) ) ) # ( !\sinstruction_IFID[21]~DUPLICATE_q\ & ( \reg_file|registers[9][12]~q\ & ( 
-- (!sinstruction_IFID(22) & ((\reg_file|registers[8][12]~q\))) # (sinstruction_IFID(22) & (\reg_file|registers[10][12]~q\)) ) ) ) # ( \sinstruction_IFID[21]~DUPLICATE_q\ & ( !\reg_file|registers[9][12]~q\ & ( (\reg_file|registers[11][12]~q\ & 
-- sinstruction_IFID(22)) ) ) ) # ( !\sinstruction_IFID[21]~DUPLICATE_q\ & ( !\reg_file|registers[9][12]~q\ & ( (!sinstruction_IFID(22) & ((\reg_file|registers[8][12]~q\))) # (sinstruction_IFID(22) & (\reg_file|registers[10][12]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000000110000001100000101111101011111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[10][12]~q\,
	datab => \reg_file|ALT_INV_registers[11][12]~q\,
	datac => ALT_INV_sinstruction_IFID(22),
	datad => \reg_file|ALT_INV_registers[8][12]~q\,
	datae => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	dataf => \reg_file|ALT_INV_registers[9][12]~q\,
	combout => \sreaddata1_IDEX~137_combout\);

-- Location: FF_X68_Y7_N14
\reg_file|registers[3][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[12]~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[3][12]~q\);

-- Location: FF_X65_Y9_N4
\reg_file|registers[0][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[12]~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[0][12]~q\);

-- Location: FF_X68_Y7_N25
\reg_file|registers[1][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[12]~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[1][12]~q\);

-- Location: LABCELL_X68_Y7_N15
\sreaddata1_IDEX~138\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~138_combout\ = ( \reg_file|registers[0][12]~q\ & ( \reg_file|registers[1][12]~q\ & ( (!sinstruction_IFID(22)) # ((!\sinstruction_IFID[21]~DUPLICATE_q\ & (\reg_file|registers[2][12]~q\)) # (\sinstruction_IFID[21]~DUPLICATE_q\ & 
-- ((\reg_file|registers[3][12]~q\)))) ) ) ) # ( !\reg_file|registers[0][12]~q\ & ( \reg_file|registers[1][12]~q\ & ( (!sinstruction_IFID(22) & (((\sinstruction_IFID[21]~DUPLICATE_q\)))) # (sinstruction_IFID(22) & ((!\sinstruction_IFID[21]~DUPLICATE_q\ & 
-- (\reg_file|registers[2][12]~q\)) # (\sinstruction_IFID[21]~DUPLICATE_q\ & ((\reg_file|registers[3][12]~q\))))) ) ) ) # ( \reg_file|registers[0][12]~q\ & ( !\reg_file|registers[1][12]~q\ & ( (!sinstruction_IFID(22) & 
-- (((!\sinstruction_IFID[21]~DUPLICATE_q\)))) # (sinstruction_IFID(22) & ((!\sinstruction_IFID[21]~DUPLICATE_q\ & (\reg_file|registers[2][12]~q\)) # (\sinstruction_IFID[21]~DUPLICATE_q\ & ((\reg_file|registers[3][12]~q\))))) ) ) ) # ( 
-- !\reg_file|registers[0][12]~q\ & ( !\reg_file|registers[1][12]~q\ & ( (sinstruction_IFID(22) & ((!\sinstruction_IFID[21]~DUPLICATE_q\ & (\reg_file|registers[2][12]~q\)) # (\sinstruction_IFID[21]~DUPLICATE_q\ & ((\reg_file|registers[3][12]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000011110111010000001100010001110011111101110111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[2][12]~q\,
	datab => ALT_INV_sinstruction_IFID(22),
	datac => \reg_file|ALT_INV_registers[3][12]~q\,
	datad => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	datae => \reg_file|ALT_INV_registers[0][12]~q\,
	dataf => \reg_file|ALT_INV_registers[1][12]~q\,
	combout => \sreaddata1_IDEX~138_combout\);

-- Location: FF_X68_Y6_N26
\reg_file|registers[5][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[12]~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[5][12]~q\);

-- Location: FF_X73_Y9_N16
\reg_file|registers[4][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[12]~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[4][12]~q\);

-- Location: FF_X68_Y6_N2
\reg_file|registers[6][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[12]~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[6][12]~q\);

-- Location: FF_X72_Y10_N58
\reg_file|registers[7][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[12]~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[7][12]~q\);

-- Location: LABCELL_X68_Y6_N0
\sreaddata1_IDEX~140\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~140_combout\ = ( \reg_file|registers[6][12]~q\ & ( \reg_file|registers[7][12]~q\ & ( ((!\sinstruction_IFID[21]~DUPLICATE_q\ & ((\reg_file|registers[4][12]~q\))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & (\reg_file|registers[5][12]~q\))) # 
-- (sinstruction_IFID(22)) ) ) ) # ( !\reg_file|registers[6][12]~q\ & ( \reg_file|registers[7][12]~q\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & (!sinstruction_IFID(22) & ((\reg_file|registers[4][12]~q\)))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & 
-- (((\reg_file|registers[5][12]~q\)) # (sinstruction_IFID(22)))) ) ) ) # ( \reg_file|registers[6][12]~q\ & ( !\reg_file|registers[7][12]~q\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & (((\reg_file|registers[4][12]~q\)) # (sinstruction_IFID(22)))) # 
-- (\sinstruction_IFID[21]~DUPLICATE_q\ & (!sinstruction_IFID(22) & (\reg_file|registers[5][12]~q\))) ) ) ) # ( !\reg_file|registers[6][12]~q\ & ( !\reg_file|registers[7][12]~q\ & ( (!sinstruction_IFID(22) & ((!\sinstruction_IFID[21]~DUPLICATE_q\ & 
-- ((\reg_file|registers[4][12]~q\))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & (\reg_file|registers[5][12]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001001101010111000010101100111010011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	datab => ALT_INV_sinstruction_IFID(22),
	datac => \reg_file|ALT_INV_registers[5][12]~q\,
	datad => \reg_file|ALT_INV_registers[4][12]~q\,
	datae => \reg_file|ALT_INV_registers[6][12]~q\,
	dataf => \reg_file|ALT_INV_registers[7][12]~q\,
	combout => \sreaddata1_IDEX~140_combout\);

-- Location: LABCELL_X68_Y10_N36
\sreaddata1_IDEX~141\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~141_combout\ = ( \sreaddata1_IDEX~138_combout\ & ( \sreaddata1_IDEX~140_combout\ & ( (!\sinstruction_IFID[24]~DUPLICATE_q\) # ((!sinstruction_IFID(23) & ((\sreaddata1_IDEX~137_combout\))) # (sinstruction_IFID(23) & 
-- (\sreaddata1_IDEX~139_combout\))) ) ) ) # ( !\sreaddata1_IDEX~138_combout\ & ( \sreaddata1_IDEX~140_combout\ & ( (!sinstruction_IFID(23) & (((\sinstruction_IFID[24]~DUPLICATE_q\ & \sreaddata1_IDEX~137_combout\)))) # (sinstruction_IFID(23) & 
-- (((!\sinstruction_IFID[24]~DUPLICATE_q\)) # (\sreaddata1_IDEX~139_combout\))) ) ) ) # ( \sreaddata1_IDEX~138_combout\ & ( !\sreaddata1_IDEX~140_combout\ & ( (!sinstruction_IFID(23) & (((!\sinstruction_IFID[24]~DUPLICATE_q\) # 
-- (\sreaddata1_IDEX~137_combout\)))) # (sinstruction_IFID(23) & (\sreaddata1_IDEX~139_combout\ & (\sinstruction_IFID[24]~DUPLICATE_q\))) ) ) ) # ( !\sreaddata1_IDEX~138_combout\ & ( !\sreaddata1_IDEX~140_combout\ & ( (\sinstruction_IFID[24]~DUPLICATE_q\ & 
-- ((!sinstruction_IFID(23) & ((\sreaddata1_IDEX~137_combout\))) # (sinstruction_IFID(23) & (\sreaddata1_IDEX~139_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001011101000011010101101010001010110111111000111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(23),
	datab => \ALT_INV_sreaddata1_IDEX~139_combout\,
	datac => \ALT_INV_sinstruction_IFID[24]~DUPLICATE_q\,
	datad => \ALT_INV_sreaddata1_IDEX~137_combout\,
	datae => \ALT_INV_sreaddata1_IDEX~138_combout\,
	dataf => \ALT_INV_sreaddata1_IDEX~140_combout\,
	combout => \sreaddata1_IDEX~141_combout\);

-- Location: FF_X70_Y11_N44
\reg_file|registers[26][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[12]~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[26][12]~q\);

-- Location: FF_X67_Y11_N25
\reg_file|registers[22][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[12]~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[22][12]~q\);

-- Location: FF_X70_Y11_N38
\reg_file|registers[30][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[12]~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[30][12]~q\);

-- Location: FF_X68_Y9_N20
\reg_file|registers[18][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[12]~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[18][12]~q\);

-- Location: LABCELL_X70_Y11_N15
\sreaddata1_IDEX~134\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~134_combout\ = ( \reg_file|registers[30][12]~q\ & ( \reg_file|registers[18][12]~q\ & ( (!sinstruction_IFID(23) & (((!\sinstruction_IFID[24]~DUPLICATE_q\)) # (\reg_file|registers[26][12]~q\))) # (sinstruction_IFID(23) & 
-- (((\sinstruction_IFID[24]~DUPLICATE_q\) # (\reg_file|registers[22][12]~q\)))) ) ) ) # ( !\reg_file|registers[30][12]~q\ & ( \reg_file|registers[18][12]~q\ & ( (!sinstruction_IFID(23) & (((!\sinstruction_IFID[24]~DUPLICATE_q\)) # 
-- (\reg_file|registers[26][12]~q\))) # (sinstruction_IFID(23) & (((\reg_file|registers[22][12]~q\ & !\sinstruction_IFID[24]~DUPLICATE_q\)))) ) ) ) # ( \reg_file|registers[30][12]~q\ & ( !\reg_file|registers[18][12]~q\ & ( (!sinstruction_IFID(23) & 
-- (\reg_file|registers[26][12]~q\ & ((\sinstruction_IFID[24]~DUPLICATE_q\)))) # (sinstruction_IFID(23) & (((\sinstruction_IFID[24]~DUPLICATE_q\) # (\reg_file|registers[22][12]~q\)))) ) ) ) # ( !\reg_file|registers[30][12]~q\ & ( 
-- !\reg_file|registers[18][12]~q\ & ( (!sinstruction_IFID(23) & (\reg_file|registers[26][12]~q\ & ((\sinstruction_IFID[24]~DUPLICATE_q\)))) # (sinstruction_IFID(23) & (((\reg_file|registers[22][12]~q\ & !\sinstruction_IFID[24]~DUPLICATE_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100010000001010111011110101111001000101010111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(23),
	datab => \reg_file|ALT_INV_registers[26][12]~q\,
	datac => \reg_file|ALT_INV_registers[22][12]~q\,
	datad => \ALT_INV_sinstruction_IFID[24]~DUPLICATE_q\,
	datae => \reg_file|ALT_INV_registers[30][12]~q\,
	dataf => \reg_file|ALT_INV_registers[18][12]~q\,
	combout => \sreaddata1_IDEX~134_combout\);

-- Location: LABCELL_X66_Y13_N30
\reg_file|registers[17][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[17][12]~feeder_combout\ = ( \mux_jal|output[12]~12_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[12]~12_combout\,
	combout => \reg_file|registers[17][12]~feeder_combout\);

-- Location: FF_X66_Y13_N32
\reg_file|registers[17][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[17][12]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[17][12]~q\);

-- Location: LABCELL_X66_Y13_N9
\reg_file|registers[29][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[29][12]~feeder_combout\ = ( \mux_jal|output[12]~12_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[12]~12_combout\,
	combout => \reg_file|registers[29][12]~feeder_combout\);

-- Location: FF_X66_Y13_N11
\reg_file|registers[29][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[29][12]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[29][12]~q\);

-- Location: LABCELL_X66_Y13_N0
\reg_file|registers[21][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[21][12]~feeder_combout\ = ( \mux_jal|output[12]~12_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[12]~12_combout\,
	combout => \reg_file|registers[21][12]~feeder_combout\);

-- Location: FF_X66_Y13_N2
\reg_file|registers[21][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[21][12]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[21][12]~q\);

-- Location: FF_X67_Y8_N31
\reg_file|registers[25][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[12]~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[25][12]~q\);

-- Location: LABCELL_X66_Y13_N27
\sreaddata1_IDEX~133\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~133_combout\ = ( sinstruction_IFID(23) & ( \reg_file|registers[25][12]~q\ & ( (!\sinstruction_IFID[24]~DUPLICATE_q\ & ((\reg_file|registers[21][12]~q\))) # (\sinstruction_IFID[24]~DUPLICATE_q\ & (\reg_file|registers[29][12]~q\)) ) ) ) # ( 
-- !sinstruction_IFID(23) & ( \reg_file|registers[25][12]~q\ & ( (\reg_file|registers[17][12]~q\) # (\sinstruction_IFID[24]~DUPLICATE_q\) ) ) ) # ( sinstruction_IFID(23) & ( !\reg_file|registers[25][12]~q\ & ( (!\sinstruction_IFID[24]~DUPLICATE_q\ & 
-- ((\reg_file|registers[21][12]~q\))) # (\sinstruction_IFID[24]~DUPLICATE_q\ & (\reg_file|registers[29][12]~q\)) ) ) ) # ( !sinstruction_IFID(23) & ( !\reg_file|registers[25][12]~q\ & ( (!\sinstruction_IFID[24]~DUPLICATE_q\ & \reg_file|registers[17][12]~q\) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010000001011010111101110111011101110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IFID[24]~DUPLICATE_q\,
	datab => \reg_file|ALT_INV_registers[17][12]~q\,
	datac => \reg_file|ALT_INV_registers[29][12]~q\,
	datad => \reg_file|ALT_INV_registers[21][12]~q\,
	datae => ALT_INV_sinstruction_IFID(23),
	dataf => \reg_file|ALT_INV_registers[25][12]~q\,
	combout => \sreaddata1_IDEX~133_combout\);

-- Location: FF_X59_Y6_N20
\reg_file|registers[31][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[12]~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[31][12]~q\);

-- Location: FF_X59_Y6_N28
\reg_file|registers[27][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[12]~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[27][12]~q\);

-- Location: MLABCELL_X59_Y9_N21
\reg_file|registers[23][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[23][12]~feeder_combout\ = ( \mux_jal|output[12]~12_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[12]~12_combout\,
	combout => \reg_file|registers[23][12]~feeder_combout\);

-- Location: FF_X59_Y9_N23
\reg_file|registers[23][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[23][12]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[23][12]~q\);

-- Location: FF_X59_Y6_N35
\reg_file|registers[19][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[12]~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[19][12]~q\);

-- Location: MLABCELL_X59_Y6_N9
\sreaddata1_IDEX~135\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~135_combout\ = ( \reg_file|registers[23][12]~q\ & ( \reg_file|registers[19][12]~q\ & ( (!sinstruction_IFID(24)) # ((!sinstruction_IFID(23) & ((\reg_file|registers[27][12]~q\))) # (sinstruction_IFID(23) & (\reg_file|registers[31][12]~q\))) 
-- ) ) ) # ( !\reg_file|registers[23][12]~q\ & ( \reg_file|registers[19][12]~q\ & ( (!sinstruction_IFID(23) & (((!sinstruction_IFID(24)) # (\reg_file|registers[27][12]~q\)))) # (sinstruction_IFID(23) & (\reg_file|registers[31][12]~q\ & 
-- ((sinstruction_IFID(24))))) ) ) ) # ( \reg_file|registers[23][12]~q\ & ( !\reg_file|registers[19][12]~q\ & ( (!sinstruction_IFID(23) & (((\reg_file|registers[27][12]~q\ & sinstruction_IFID(24))))) # (sinstruction_IFID(23) & (((!sinstruction_IFID(24))) # 
-- (\reg_file|registers[31][12]~q\))) ) ) ) # ( !\reg_file|registers[23][12]~q\ & ( !\reg_file|registers[19][12]~q\ & ( (sinstruction_IFID(24) & ((!sinstruction_IFID(23) & ((\reg_file|registers[27][12]~q\))) # (sinstruction_IFID(23) & 
-- (\reg_file|registers[31][12]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110101000011110011010111110000001101011111111100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[31][12]~q\,
	datab => \reg_file|ALT_INV_registers[27][12]~q\,
	datac => ALT_INV_sinstruction_IFID(23),
	datad => ALT_INV_sinstruction_IFID(24),
	datae => \reg_file|ALT_INV_registers[23][12]~q\,
	dataf => \reg_file|ALT_INV_registers[19][12]~q\,
	combout => \sreaddata1_IDEX~135_combout\);

-- Location: FF_X71_Y12_N56
\reg_file|registers[20][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[12]~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[20][12]~q\);

-- Location: LABCELL_X71_Y4_N12
\reg_file|registers[24][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[24][12]~feeder_combout\ = ( \mux_jal|output[12]~12_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[12]~12_combout\,
	combout => \reg_file|registers[24][12]~feeder_combout\);

-- Location: FF_X71_Y4_N14
\reg_file|registers[24][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[24][12]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[24][12]~q\);

-- Location: FF_X71_Y12_N50
\reg_file|registers[16][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[12]~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[16][12]~q\);

-- Location: LABCELL_X67_Y7_N12
\reg_file|registers[28][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[28][12]~feeder_combout\ = ( \mux_jal|output[12]~12_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[12]~12_combout\,
	combout => \reg_file|registers[28][12]~feeder_combout\);

-- Location: FF_X67_Y7_N13
\reg_file|registers[28][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[28][12]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[28][12]~q\);

-- Location: LABCELL_X71_Y12_N9
\sreaddata1_IDEX~132\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~132_combout\ = ( sinstruction_IFID(24) & ( \reg_file|registers[28][12]~q\ & ( (\reg_file|registers[24][12]~q\) # (sinstruction_IFID(23)) ) ) ) # ( !sinstruction_IFID(24) & ( \reg_file|registers[28][12]~q\ & ( (!sinstruction_IFID(23) & 
-- ((\reg_file|registers[16][12]~q\))) # (sinstruction_IFID(23) & (\reg_file|registers[20][12]~q\)) ) ) ) # ( sinstruction_IFID(24) & ( !\reg_file|registers[28][12]~q\ & ( (!sinstruction_IFID(23) & \reg_file|registers[24][12]~q\) ) ) ) # ( 
-- !sinstruction_IFID(24) & ( !\reg_file|registers[28][12]~q\ & ( (!sinstruction_IFID(23) & ((\reg_file|registers[16][12]~q\))) # (sinstruction_IFID(23) & (\reg_file|registers[20][12]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111011101000011000000110000010001110111010011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[20][12]~q\,
	datab => ALT_INV_sinstruction_IFID(23),
	datac => \reg_file|ALT_INV_registers[24][12]~q\,
	datad => \reg_file|ALT_INV_registers[16][12]~q\,
	datae => ALT_INV_sinstruction_IFID(24),
	dataf => \reg_file|ALT_INV_registers[28][12]~q\,
	combout => \sreaddata1_IDEX~132_combout\);

-- Location: LABCELL_X67_Y10_N3
\sreaddata1_IDEX~136\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~136_combout\ = ( \sreaddata1_IDEX~135_combout\ & ( \sreaddata1_IDEX~132_combout\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & (((!sinstruction_IFID(22))) # (\sreaddata1_IDEX~134_combout\))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & 
-- (((\sreaddata1_IDEX~133_combout\) # (sinstruction_IFID(22))))) ) ) ) # ( !\sreaddata1_IDEX~135_combout\ & ( \sreaddata1_IDEX~132_combout\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & (((!sinstruction_IFID(22))) # (\sreaddata1_IDEX~134_combout\))) # 
-- (\sinstruction_IFID[21]~DUPLICATE_q\ & (((!sinstruction_IFID(22) & \sreaddata1_IDEX~133_combout\)))) ) ) ) # ( \sreaddata1_IDEX~135_combout\ & ( !\sreaddata1_IDEX~132_combout\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & (\sreaddata1_IDEX~134_combout\ & 
-- (sinstruction_IFID(22)))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & (((\sreaddata1_IDEX~133_combout\) # (sinstruction_IFID(22))))) ) ) ) # ( !\sreaddata1_IDEX~135_combout\ & ( !\sreaddata1_IDEX~132_combout\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & 
-- (\sreaddata1_IDEX~134_combout\ & (sinstruction_IFID(22)))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & (((!sinstruction_IFID(22) & \sreaddata1_IDEX~133_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010010000001110101011110100010111100101010011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	datab => \ALT_INV_sreaddata1_IDEX~134_combout\,
	datac => ALT_INV_sinstruction_IFID(22),
	datad => \ALT_INV_sreaddata1_IDEX~133_combout\,
	datae => \ALT_INV_sreaddata1_IDEX~135_combout\,
	dataf => \ALT_INV_sreaddata1_IDEX~132_combout\,
	combout => \sreaddata1_IDEX~136_combout\);

-- Location: LABCELL_X68_Y10_N3
\sreaddata1_IDEX~142\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~142_combout\ = ( \sreaddata1_IDEX~136_combout\ & ( (\sreaddata1_IDEX~141_combout\) # (sinstruction_IFID(25)) ) ) # ( !\sreaddata1_IDEX~136_combout\ & ( (!sinstruction_IFID(25) & \sreaddata1_IDEX~141_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(25),
	datad => \ALT_INV_sreaddata1_IDEX~141_combout\,
	dataf => \ALT_INV_sreaddata1_IDEX~136_combout\,
	combout => \sreaddata1_IDEX~142_combout\);

-- Location: FF_X68_Y10_N4
\sreaddata1_IDEX[12]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sreaddata1_IDEX~142_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sreaddata1_IDEX[12]~DUPLICATE_q\);

-- Location: FF_X72_Y8_N23
\sinstruction_IDEX[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => sinstruction_IFID(12),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_IDEX(12));

-- Location: LABCELL_X73_Y8_N57
\mux_alu|output[12]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_alu|output[12]~27_combout\ = ( \forward|rd2_out[0]~2_combout\ & ( \mux_jal|output[12]~12_combout\ ) ) # ( !\forward|rd2_out[0]~2_combout\ & ( (!\mux_alu|output[17]~1_combout\ & (salumainresult_EXMEM(12))) # (\mux_alu|output[17]~1_combout\ & 
-- ((sreaddata2_IDEX(12)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011010101010011001100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salumainresult_EXMEM(12),
	datab => ALT_INV_sreaddata2_IDEX(12),
	datac => \mux_jal|ALT_INV_output[12]~12_combout\,
	datad => \mux_alu|ALT_INV_output[17]~1_combout\,
	dataf => \forward|ALT_INV_rd2_out[0]~2_combout\,
	combout => \mux_alu|output[12]~27_combout\);

-- Location: MLABCELL_X72_Y8_N57
\mux_alu|output[12]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_alu|output[12]~28_combout\ = ( \mux_alu|output[12]~27_combout\ & ( (!\salusrc_IDEX~DUPLICATE_q\) # (sinstruction_IDEX(12)) ) ) # ( !\mux_alu|output[12]~27_combout\ & ( (sinstruction_IDEX(12) & \salusrc_IDEX~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010111110101111101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IDEX(12),
	datac => \ALT_INV_salusrc_IDEX~DUPLICATE_q\,
	dataf => \mux_alu|ALT_INV_output[12]~27_combout\,
	combout => \mux_alu|output[12]~28_combout\);

-- Location: LABCELL_X80_Y6_N45
\alu_main|Result~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Result~8_combout\ = (\mux_alu|output[12]~28_combout\ & \forward|Mux19~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mux_alu|ALT_INV_output[12]~28_combout\,
	datad => \forward|ALT_INV_Mux19~0_combout\,
	combout => \alu_main|Result~8_combout\);

-- Location: FF_X73_Y8_N44
\salumainresult_MEMWB[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => salumainresult_EXMEM(11),
	sclr => \process_8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => salumainresult_MEMWB(11));

-- Location: MLABCELL_X78_Y10_N18
\spc_EXMEM[11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \spc_EXMEM[11]~feeder_combout\ = ( spc_IDEX(11) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_spc_IDEX(11),
	combout => \spc_EXMEM[11]~feeder_combout\);

-- Location: FF_X78_Y10_N20
\spc_EXMEM[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \spc_EXMEM[11]~feeder_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_EXMEM(11));

-- Location: FF_X73_Y8_N31
\spc_MEMWB[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_EXMEM(11),
	sclr => \process_8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_MEMWB(11));

-- Location: FF_X66_Y8_N29
\sreaddata2_EXMEM[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => sreaddata2_IDEX(10),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata2_EXMEM(10));

-- Location: LABCELL_X61_Y9_N3
\reg_file|registers[12][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[12][11]~feeder_combout\ = ( \mux_jal|output[11]~11_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[11]~11_combout\,
	combout => \reg_file|registers[12][11]~feeder_combout\);

-- Location: FF_X61_Y9_N5
\reg_file|registers[12][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[12][11]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[12][11]~q\);

-- Location: LABCELL_X60_Y8_N0
\reg_file|registers[14][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[14][11]~feeder_combout\ = ( \mux_jal|output[11]~11_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[11]~11_combout\,
	combout => \reg_file|registers[14][11]~feeder_combout\);

-- Location: FF_X60_Y8_N1
\reg_file|registers[14][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[14][11]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[14][11]~q\);

-- Location: FF_X61_Y8_N53
\reg_file|registers[15][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[11]~11_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[15][11]~q\);

-- Location: LABCELL_X61_Y9_N33
\reg_file|registers[13][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[13][11]~feeder_combout\ = ( \mux_jal|output[11]~11_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[11]~11_combout\,
	combout => \reg_file|registers[13][11]~feeder_combout\);

-- Location: FF_X61_Y9_N35
\reg_file|registers[13][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[13][11]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[13][11]~q\);

-- Location: LABCELL_X61_Y9_N51
\sreaddata2_IDEX~128\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~128_combout\ = ( sinstruction_IFID(16) & ( \reg_file|registers[13][11]~q\ & ( (!sinstruction_IFID(17)) # (\reg_file|registers[15][11]~q\) ) ) ) # ( !sinstruction_IFID(16) & ( \reg_file|registers[13][11]~q\ & ( (!sinstruction_IFID(17) & 
-- (\reg_file|registers[12][11]~q\)) # (sinstruction_IFID(17) & ((\reg_file|registers[14][11]~q\))) ) ) ) # ( sinstruction_IFID(16) & ( !\reg_file|registers[13][11]~q\ & ( (sinstruction_IFID(17) & \reg_file|registers[15][11]~q\) ) ) ) # ( 
-- !sinstruction_IFID(16) & ( !\reg_file|registers[13][11]~q\ & ( (!sinstruction_IFID(17) & (\reg_file|registers[12][11]~q\)) # (sinstruction_IFID(17) & ((\reg_file|registers[14][11]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111000000000011001101000111010001111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[12][11]~q\,
	datab => ALT_INV_sinstruction_IFID(17),
	datac => \reg_file|ALT_INV_registers[14][11]~q\,
	datad => \reg_file|ALT_INV_registers[15][11]~q\,
	datae => ALT_INV_sinstruction_IFID(16),
	dataf => \reg_file|ALT_INV_registers[13][11]~q\,
	combout => \sreaddata2_IDEX~128_combout\);

-- Location: FF_X62_Y8_N26
\reg_file|registers[2][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[11]~11_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[2][11]~q\);

-- Location: FF_X62_Y8_N8
\reg_file|registers[3][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[11]~11_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[3][11]~q\);

-- Location: MLABCELL_X65_Y8_N30
\reg_file|registers[0][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[0][11]~feeder_combout\ = ( \mux_jal|output[11]~11_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[11]~11_combout\,
	combout => \reg_file|registers[0][11]~feeder_combout\);

-- Location: FF_X65_Y8_N31
\reg_file|registers[0][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[0][11]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[0][11]~q\);

-- Location: LABCELL_X64_Y10_N12
\reg_file|registers[1][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[1][11]~feeder_combout\ = ( \mux_jal|output[11]~11_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[11]~11_combout\,
	combout => \reg_file|registers[1][11]~feeder_combout\);

-- Location: FF_X64_Y10_N13
\reg_file|registers[1][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[1][11]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[1][11]~q\);

-- Location: LABCELL_X62_Y8_N27
\sreaddata2_IDEX~127\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~127_combout\ = ( \reg_file|registers[0][11]~q\ & ( \reg_file|registers[1][11]~q\ & ( (!sinstruction_IFID(17)) # ((!sinstruction_IFID(16) & (\reg_file|registers[2][11]~q\)) # (sinstruction_IFID(16) & ((\reg_file|registers[3][11]~q\)))) ) ) 
-- ) # ( !\reg_file|registers[0][11]~q\ & ( \reg_file|registers[1][11]~q\ & ( (!sinstruction_IFID(16) & (\reg_file|registers[2][11]~q\ & ((sinstruction_IFID(17))))) # (sinstruction_IFID(16) & (((!sinstruction_IFID(17)) # (\reg_file|registers[3][11]~q\)))) ) 
-- ) ) # ( \reg_file|registers[0][11]~q\ & ( !\reg_file|registers[1][11]~q\ & ( (!sinstruction_IFID(16) & (((!sinstruction_IFID(17))) # (\reg_file|registers[2][11]~q\))) # (sinstruction_IFID(16) & (((\reg_file|registers[3][11]~q\ & sinstruction_IFID(17))))) 
-- ) ) ) # ( !\reg_file|registers[0][11]~q\ & ( !\reg_file|registers[1][11]~q\ & ( (sinstruction_IFID(17) & ((!sinstruction_IFID(16) & (\reg_file|registers[2][11]~q\)) # (sinstruction_IFID(16) & ((\reg_file|registers[3][11]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010011111100000101001100001111010100111111111101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[2][11]~q\,
	datab => \reg_file|ALT_INV_registers[3][11]~q\,
	datac => ALT_INV_sinstruction_IFID(16),
	datad => ALT_INV_sinstruction_IFID(17),
	datae => \reg_file|ALT_INV_registers[0][11]~q\,
	dataf => \reg_file|ALT_INV_registers[1][11]~q\,
	combout => \sreaddata2_IDEX~127_combout\);

-- Location: FF_X67_Y10_N26
\reg_file|registers[10][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[11]~11_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[10][11]~q\);

-- Location: LABCELL_X67_Y10_N6
\reg_file|registers[9][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[9][11]~feeder_combout\ = ( \mux_jal|output[11]~11_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[11]~11_combout\,
	combout => \reg_file|registers[9][11]~feeder_combout\);

-- Location: FF_X67_Y10_N8
\reg_file|registers[9][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[9][11]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[9][11]~q\);

-- Location: LABCELL_X63_Y10_N21
\reg_file|registers[8][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[8][11]~feeder_combout\ = ( \mux_jal|output[11]~11_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[11]~11_combout\,
	combout => \reg_file|registers[8][11]~feeder_combout\);

-- Location: FF_X63_Y10_N22
\reg_file|registers[8][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[8][11]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[8][11]~q\);

-- Location: FF_X67_Y10_N32
\reg_file|registers[11][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[11]~11_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[11][11]~q\);

-- Location: LABCELL_X67_Y10_N27
\sreaddata2_IDEX~126\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~126_combout\ = ( sinstruction_IFID(16) & ( \reg_file|registers[11][11]~q\ & ( (sinstruction_IFID(17)) # (\reg_file|registers[9][11]~q\) ) ) ) # ( !sinstruction_IFID(16) & ( \reg_file|registers[11][11]~q\ & ( (!sinstruction_IFID(17) & 
-- ((\reg_file|registers[8][11]~q\))) # (sinstruction_IFID(17) & (\reg_file|registers[10][11]~q\)) ) ) ) # ( sinstruction_IFID(16) & ( !\reg_file|registers[11][11]~q\ & ( (\reg_file|registers[9][11]~q\ & !sinstruction_IFID(17)) ) ) ) # ( 
-- !sinstruction_IFID(16) & ( !\reg_file|registers[11][11]~q\ & ( (!sinstruction_IFID(17) & ((\reg_file|registers[8][11]~q\))) # (sinstruction_IFID(17) & (\reg_file|registers[10][11]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101001100000011000000000101111101010011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[10][11]~q\,
	datab => \reg_file|ALT_INV_registers[9][11]~q\,
	datac => ALT_INV_sinstruction_IFID(17),
	datad => \reg_file|ALT_INV_registers[8][11]~q\,
	datae => ALT_INV_sinstruction_IFID(16),
	dataf => \reg_file|ALT_INV_registers[11][11]~q\,
	combout => \sreaddata2_IDEX~126_combout\);

-- Location: FF_X68_Y8_N52
\reg_file|registers[6][11]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[11]~11_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[6][11]~DUPLICATE_q\);

-- Location: FF_X68_Y6_N59
\reg_file|registers[5][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[11]~11_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[5][11]~q\);

-- Location: FF_X72_Y8_N28
\reg_file|registers[7][11]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[11]~11_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[7][11]~DUPLICATE_q\);

-- Location: LABCELL_X71_Y7_N12
\reg_file|registers[4][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[4][11]~feeder_combout\ = ( \mux_jal|output[11]~11_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[11]~11_combout\,
	combout => \reg_file|registers[4][11]~feeder_combout\);

-- Location: FF_X71_Y7_N13
\reg_file|registers[4][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[4][11]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[4][11]~q\);

-- Location: LABCELL_X68_Y6_N12
\sreaddata2_IDEX~129\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~129_combout\ = ( \reg_file|registers[7][11]~DUPLICATE_q\ & ( \reg_file|registers[4][11]~q\ & ( (!sinstruction_IFID(16) & (((!sinstruction_IFID(17))) # (\reg_file|registers[6][11]~DUPLICATE_q\))) # (sinstruction_IFID(16) & 
-- (((\reg_file|registers[5][11]~q\) # (sinstruction_IFID(17))))) ) ) ) # ( !\reg_file|registers[7][11]~DUPLICATE_q\ & ( \reg_file|registers[4][11]~q\ & ( (!sinstruction_IFID(16) & (((!sinstruction_IFID(17))) # (\reg_file|registers[6][11]~DUPLICATE_q\))) # 
-- (sinstruction_IFID(16) & (((!sinstruction_IFID(17) & \reg_file|registers[5][11]~q\)))) ) ) ) # ( \reg_file|registers[7][11]~DUPLICATE_q\ & ( !\reg_file|registers[4][11]~q\ & ( (!sinstruction_IFID(16) & (\reg_file|registers[6][11]~DUPLICATE_q\ & 
-- (sinstruction_IFID(17)))) # (sinstruction_IFID(16) & (((\reg_file|registers[5][11]~q\) # (sinstruction_IFID(17))))) ) ) ) # ( !\reg_file|registers[7][11]~DUPLICATE_q\ & ( !\reg_file|registers[4][11]~q\ & ( (!sinstruction_IFID(16) & 
-- (\reg_file|registers[6][11]~DUPLICATE_q\ & (sinstruction_IFID(17)))) # (sinstruction_IFID(16) & (((!sinstruction_IFID(17) & \reg_file|registers[5][11]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110100000001110011011111000100111101001100011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[6][11]~DUPLICATE_q\,
	datab => ALT_INV_sinstruction_IFID(16),
	datac => ALT_INV_sinstruction_IFID(17),
	datad => \reg_file|ALT_INV_registers[5][11]~q\,
	datae => \reg_file|ALT_INV_registers[7][11]~DUPLICATE_q\,
	dataf => \reg_file|ALT_INV_registers[4][11]~q\,
	combout => \sreaddata2_IDEX~129_combout\);

-- Location: LABCELL_X67_Y10_N51
\sreaddata2_IDEX~130\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~130_combout\ = ( \sreaddata2_IDEX~126_combout\ & ( \sreaddata2_IDEX~129_combout\ & ( (!sinstruction_IFID(19) & (((\sreaddata2_IDEX~127_combout\)) # (sinstruction_IFID(18)))) # (sinstruction_IFID(19) & ((!sinstruction_IFID(18)) # 
-- ((\sreaddata2_IDEX~128_combout\)))) ) ) ) # ( !\sreaddata2_IDEX~126_combout\ & ( \sreaddata2_IDEX~129_combout\ & ( (!sinstruction_IFID(19) & (((\sreaddata2_IDEX~127_combout\)) # (sinstruction_IFID(18)))) # (sinstruction_IFID(19) & (sinstruction_IFID(18) & 
-- (\sreaddata2_IDEX~128_combout\))) ) ) ) # ( \sreaddata2_IDEX~126_combout\ & ( !\sreaddata2_IDEX~129_combout\ & ( (!sinstruction_IFID(19) & (!sinstruction_IFID(18) & ((\sreaddata2_IDEX~127_combout\)))) # (sinstruction_IFID(19) & ((!sinstruction_IFID(18)) # 
-- ((\sreaddata2_IDEX~128_combout\)))) ) ) ) # ( !\sreaddata2_IDEX~126_combout\ & ( !\sreaddata2_IDEX~129_combout\ & ( (!sinstruction_IFID(19) & (!sinstruction_IFID(18) & ((\sreaddata2_IDEX~127_combout\)))) # (sinstruction_IFID(19) & (sinstruction_IFID(18) & 
-- (\sreaddata2_IDEX~128_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001010001011100110100100011101010110110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(19),
	datab => ALT_INV_sinstruction_IFID(18),
	datac => \ALT_INV_sreaddata2_IDEX~128_combout\,
	datad => \ALT_INV_sreaddata2_IDEX~127_combout\,
	datae => \ALT_INV_sreaddata2_IDEX~126_combout\,
	dataf => \ALT_INV_sreaddata2_IDEX~129_combout\,
	combout => \sreaddata2_IDEX~130_combout\);

-- Location: LABCELL_X56_Y9_N12
\reg_file|registers[19][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[19][11]~feeder_combout\ = ( \mux_jal|output[11]~11_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[11]~11_combout\,
	combout => \reg_file|registers[19][11]~feeder_combout\);

-- Location: FF_X56_Y9_N13
\reg_file|registers[19][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[19][11]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[19][11]~q\);

-- Location: FF_X62_Y12_N44
\reg_file|registers[27][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[11]~11_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[27][11]~q\);

-- Location: FF_X62_Y12_N38
\reg_file|registers[31][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[11]~11_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[31][11]~q\);

-- Location: MLABCELL_X59_Y9_N27
\reg_file|registers[23][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[23][11]~feeder_combout\ = ( \mux_jal|output[11]~11_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[11]~11_combout\,
	combout => \reg_file|registers[23][11]~feeder_combout\);

-- Location: FF_X59_Y9_N28
\reg_file|registers[23][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[23][11]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[23][11]~q\);

-- Location: LABCELL_X62_Y12_N45
\sreaddata2_IDEX~124\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~124_combout\ = ( sinstruction_IFID(19) & ( \reg_file|registers[23][11]~q\ & ( (!sinstruction_IFID(18) & (\reg_file|registers[27][11]~q\)) # (sinstruction_IFID(18) & ((\reg_file|registers[31][11]~q\))) ) ) ) # ( !sinstruction_IFID(19) & ( 
-- \reg_file|registers[23][11]~q\ & ( (sinstruction_IFID(18)) # (\reg_file|registers[19][11]~q\) ) ) ) # ( sinstruction_IFID(19) & ( !\reg_file|registers[23][11]~q\ & ( (!sinstruction_IFID(18) & (\reg_file|registers[27][11]~q\)) # (sinstruction_IFID(18) & 
-- ((\reg_file|registers[31][11]~q\))) ) ) ) # ( !sinstruction_IFID(19) & ( !\reg_file|registers[23][11]~q\ & ( (\reg_file|registers[19][11]~q\ & !sinstruction_IFID(18)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000001100000011111101011111010111110011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[19][11]~q\,
	datab => \reg_file|ALT_INV_registers[27][11]~q\,
	datac => ALT_INV_sinstruction_IFID(18),
	datad => \reg_file|ALT_INV_registers[31][11]~q\,
	datae => ALT_INV_sinstruction_IFID(19),
	dataf => \reg_file|ALT_INV_registers[23][11]~q\,
	combout => \sreaddata2_IDEX~124_combout\);

-- Location: FF_X64_Y11_N26
\reg_file|registers[20][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[11]~11_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[20][11]~q\);

-- Location: FF_X68_Y11_N55
\reg_file|registers[16][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[11]~11_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[16][11]~q\);

-- Location: FF_X66_Y8_N35
\reg_file|registers[28][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[11]~11_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[28][11]~q\);

-- Location: FF_X70_Y5_N58
\reg_file|registers[24][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[11]~11_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[24][11]~q\);

-- Location: LABCELL_X68_Y11_N57
\sreaddata2_IDEX~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~121_combout\ = ( \reg_file|registers[28][11]~q\ & ( \reg_file|registers[24][11]~q\ & ( ((!\sinstruction_IFID[18]~DUPLICATE_q\ & ((\reg_file|registers[16][11]~q\))) # (\sinstruction_IFID[18]~DUPLICATE_q\ & 
-- (\reg_file|registers[20][11]~q\))) # (sinstruction_IFID(19)) ) ) ) # ( !\reg_file|registers[28][11]~q\ & ( \reg_file|registers[24][11]~q\ & ( (!\sinstruction_IFID[18]~DUPLICATE_q\ & (((sinstruction_IFID(19)) # (\reg_file|registers[16][11]~q\)))) # 
-- (\sinstruction_IFID[18]~DUPLICATE_q\ & (\reg_file|registers[20][11]~q\ & ((!sinstruction_IFID(19))))) ) ) ) # ( \reg_file|registers[28][11]~q\ & ( !\reg_file|registers[24][11]~q\ & ( (!\sinstruction_IFID[18]~DUPLICATE_q\ & 
-- (((\reg_file|registers[16][11]~q\ & !sinstruction_IFID(19))))) # (\sinstruction_IFID[18]~DUPLICATE_q\ & (((sinstruction_IFID(19))) # (\reg_file|registers[20][11]~q\))) ) ) ) # ( !\reg_file|registers[28][11]~q\ & ( !\reg_file|registers[24][11]~q\ & ( 
-- (!sinstruction_IFID(19) & ((!\sinstruction_IFID[18]~DUPLICATE_q\ & ((\reg_file|registers[16][11]~q\))) # (\sinstruction_IFID[18]~DUPLICATE_q\ & (\reg_file|registers[20][11]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100000000000110110101010100011011101010100001101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IFID[18]~DUPLICATE_q\,
	datab => \reg_file|ALT_INV_registers[20][11]~q\,
	datac => \reg_file|ALT_INV_registers[16][11]~q\,
	datad => ALT_INV_sinstruction_IFID(19),
	datae => \reg_file|ALT_INV_registers[28][11]~q\,
	dataf => \reg_file|ALT_INV_registers[24][11]~q\,
	combout => \sreaddata2_IDEX~121_combout\);

-- Location: FF_X62_Y11_N25
\reg_file|registers[18][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[11]~11_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[18][11]~q\);

-- Location: FF_X67_Y11_N17
\reg_file|registers[22][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[11]~11_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[22][11]~q\);

-- Location: FF_X68_Y12_N43
\reg_file|registers[26][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[11]~11_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[26][11]~q\);

-- Location: FF_X68_Y10_N55
\reg_file|registers[30][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[11]~11_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[30][11]~q\);

-- Location: LABCELL_X68_Y12_N42
\sreaddata2_IDEX~123\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~123_combout\ = ( \reg_file|registers[26][11]~q\ & ( \reg_file|registers[30][11]~q\ & ( ((!\sinstruction_IFID[18]~DUPLICATE_q\ & (\reg_file|registers[18][11]~q\)) # (\sinstruction_IFID[18]~DUPLICATE_q\ & 
-- ((\reg_file|registers[22][11]~q\)))) # (sinstruction_IFID(19)) ) ) ) # ( !\reg_file|registers[26][11]~q\ & ( \reg_file|registers[30][11]~q\ & ( (!sinstruction_IFID(19) & ((!\sinstruction_IFID[18]~DUPLICATE_q\ & (\reg_file|registers[18][11]~q\)) # 
-- (\sinstruction_IFID[18]~DUPLICATE_q\ & ((\reg_file|registers[22][11]~q\))))) # (sinstruction_IFID(19) & (((\sinstruction_IFID[18]~DUPLICATE_q\)))) ) ) ) # ( \reg_file|registers[26][11]~q\ & ( !\reg_file|registers[30][11]~q\ & ( (!sinstruction_IFID(19) & 
-- ((!\sinstruction_IFID[18]~DUPLICATE_q\ & (\reg_file|registers[18][11]~q\)) # (\sinstruction_IFID[18]~DUPLICATE_q\ & ((\reg_file|registers[22][11]~q\))))) # (sinstruction_IFID(19) & (((!\sinstruction_IFID[18]~DUPLICATE_q\)))) ) ) ) # ( 
-- !\reg_file|registers[26][11]~q\ & ( !\reg_file|registers[30][11]~q\ & ( (!sinstruction_IFID(19) & ((!\sinstruction_IFID[18]~DUPLICATE_q\ & (\reg_file|registers[18][11]~q\)) # (\sinstruction_IFID[18]~DUPLICATE_q\ & ((\reg_file|registers[22][11]~q\))))) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100011100000111110001000011010011110111001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[18][11]~q\,
	datab => ALT_INV_sinstruction_IFID(19),
	datac => \ALT_INV_sinstruction_IFID[18]~DUPLICATE_q\,
	datad => \reg_file|ALT_INV_registers[22][11]~q\,
	datae => \reg_file|ALT_INV_registers[26][11]~q\,
	dataf => \reg_file|ALT_INV_registers[30][11]~q\,
	combout => \sreaddata2_IDEX~123_combout\);

-- Location: FF_X70_Y10_N19
\reg_file|registers[29][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[11]~11_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[29][11]~q\);

-- Location: FF_X68_Y10_N26
\reg_file|registers[21][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[11]~11_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[21][11]~q\);

-- Location: FF_X68_Y12_N13
\reg_file|registers[17][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[11]~11_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[17][11]~q\);

-- Location: FF_X68_Y4_N31
\reg_file|registers[25][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[11]~11_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[25][11]~q\);

-- Location: LABCELL_X68_Y12_N12
\sreaddata2_IDEX~122\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~122_combout\ = ( \reg_file|registers[17][11]~q\ & ( \reg_file|registers[25][11]~q\ & ( (!\sinstruction_IFID[18]~DUPLICATE_q\) # ((!sinstruction_IFID(19) & ((\reg_file|registers[21][11]~q\))) # (sinstruction_IFID(19) & 
-- (\reg_file|registers[29][11]~q\))) ) ) ) # ( !\reg_file|registers[17][11]~q\ & ( \reg_file|registers[25][11]~q\ & ( (!\sinstruction_IFID[18]~DUPLICATE_q\ & (sinstruction_IFID(19))) # (\sinstruction_IFID[18]~DUPLICATE_q\ & ((!sinstruction_IFID(19) & 
-- ((\reg_file|registers[21][11]~q\))) # (sinstruction_IFID(19) & (\reg_file|registers[29][11]~q\)))) ) ) ) # ( \reg_file|registers[17][11]~q\ & ( !\reg_file|registers[25][11]~q\ & ( (!\sinstruction_IFID[18]~DUPLICATE_q\ & (!sinstruction_IFID(19))) # 
-- (\sinstruction_IFID[18]~DUPLICATE_q\ & ((!sinstruction_IFID(19) & ((\reg_file|registers[21][11]~q\))) # (sinstruction_IFID(19) & (\reg_file|registers[29][11]~q\)))) ) ) ) # ( !\reg_file|registers[17][11]~q\ & ( !\reg_file|registers[25][11]~q\ & ( 
-- (\sinstruction_IFID[18]~DUPLICATE_q\ & ((!sinstruction_IFID(19) & ((\reg_file|registers[21][11]~q\))) # (sinstruction_IFID(19) & (\reg_file|registers[29][11]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101100010011100110100100011011001111010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IFID[18]~DUPLICATE_q\,
	datab => ALT_INV_sinstruction_IFID(19),
	datac => \reg_file|ALT_INV_registers[29][11]~q\,
	datad => \reg_file|ALT_INV_registers[21][11]~q\,
	datae => \reg_file|ALT_INV_registers[17][11]~q\,
	dataf => \reg_file|ALT_INV_registers[25][11]~q\,
	combout => \sreaddata2_IDEX~122_combout\);

-- Location: LABCELL_X68_Y11_N48
\sreaddata2_IDEX~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~125_combout\ = ( \sreaddata2_IDEX~123_combout\ & ( \sreaddata2_IDEX~122_combout\ & ( (!sinstruction_IFID(16) & (((\sreaddata2_IDEX~121_combout\)) # (sinstruction_IFID(17)))) # (sinstruction_IFID(16) & ((!sinstruction_IFID(17)) # 
-- ((\sreaddata2_IDEX~124_combout\)))) ) ) ) # ( !\sreaddata2_IDEX~123_combout\ & ( \sreaddata2_IDEX~122_combout\ & ( (!sinstruction_IFID(16) & (!sinstruction_IFID(17) & ((\sreaddata2_IDEX~121_combout\)))) # (sinstruction_IFID(16) & ((!sinstruction_IFID(17)) 
-- # ((\sreaddata2_IDEX~124_combout\)))) ) ) ) # ( \sreaddata2_IDEX~123_combout\ & ( !\sreaddata2_IDEX~122_combout\ & ( (!sinstruction_IFID(16) & (((\sreaddata2_IDEX~121_combout\)) # (sinstruction_IFID(17)))) # (sinstruction_IFID(16) & (sinstruction_IFID(17) 
-- & (\sreaddata2_IDEX~124_combout\))) ) ) ) # ( !\sreaddata2_IDEX~123_combout\ & ( !\sreaddata2_IDEX~122_combout\ & ( (!sinstruction_IFID(16) & (!sinstruction_IFID(17) & ((\sreaddata2_IDEX~121_combout\)))) # (sinstruction_IFID(16) & (sinstruction_IFID(17) & 
-- (\sreaddata2_IDEX~124_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001001000111010101101000101110011010110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(16),
	datab => ALT_INV_sinstruction_IFID(17),
	datac => \ALT_INV_sreaddata2_IDEX~124_combout\,
	datad => \ALT_INV_sreaddata2_IDEX~121_combout\,
	datae => \ALT_INV_sreaddata2_IDEX~123_combout\,
	dataf => \ALT_INV_sreaddata2_IDEX~122_combout\,
	combout => \sreaddata2_IDEX~125_combout\);

-- Location: LABCELL_X68_Y11_N21
\sreaddata2_IDEX~131\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~131_combout\ = ( \sreaddata2_IDEX~130_combout\ & ( \sreaddata2_IDEX~125_combout\ ) ) # ( !\sreaddata2_IDEX~130_combout\ & ( \sreaddata2_IDEX~125_combout\ & ( sinstruction_IFID(20) ) ) ) # ( \sreaddata2_IDEX~130_combout\ & ( 
-- !\sreaddata2_IDEX~125_combout\ & ( !sinstruction_IFID(20) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_sinstruction_IFID(20),
	datae => \ALT_INV_sreaddata2_IDEX~130_combout\,
	dataf => \ALT_INV_sreaddata2_IDEX~125_combout\,
	combout => \sreaddata2_IDEX~131_combout\);

-- Location: FF_X68_Y11_N23
\sreaddata2_IDEX[11]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sreaddata2_IDEX~131_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sreaddata2_IDEX[11]~DUPLICATE_q\);

-- Location: FF_X68_Y11_N52
\sreaddata2_EXMEM[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \sreaddata2_IDEX[11]~DUPLICATE_q\,
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata2_EXMEM(11));

-- Location: M10K_X76_Y8_N0
\mem|altsyncram_component|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAM:mem|altsyncram:altsyncram_component|altsyncram_imv3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 20,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 6,
	port_b_data_width => 20,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \smemwrite_EXMEM~q\,
	portare => \smemread_EXMEM~q\,
	clk0 => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	portadatain => \mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \mem|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: FF_X73_Y8_N46
\smemreaddata_MEMWB[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \mem|altsyncram_component|auto_generated|q_a\(11),
	sclr => \process_8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => smemreaddata_MEMWB(11));

-- Location: LABCELL_X73_Y8_N45
\mux_jal|output[11]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_jal|output[11]~11_combout\ = ( smemreaddata_MEMWB(11) & ( \smemtoreg_MEMWB~DUPLICATE_q\ & ( (!\sjal_MEMWB~q\) # (spc_MEMWB(11)) ) ) ) # ( !smemreaddata_MEMWB(11) & ( \smemtoreg_MEMWB~DUPLICATE_q\ & ( (\sjal_MEMWB~q\ & spc_MEMWB(11)) ) ) ) # ( 
-- smemreaddata_MEMWB(11) & ( !\smemtoreg_MEMWB~DUPLICATE_q\ & ( (!\sjal_MEMWB~q\ & (salumainresult_MEMWB(11))) # (\sjal_MEMWB~q\ & ((spc_MEMWB(11)))) ) ) ) # ( !smemreaddata_MEMWB(11) & ( !\smemtoreg_MEMWB~DUPLICATE_q\ & ( (!\sjal_MEMWB~q\ & 
-- (salumainresult_MEMWB(11))) # (\sjal_MEMWB~q\ & ((spc_MEMWB(11)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111100000000000011111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_salumainresult_MEMWB(11),
	datac => \ALT_INV_sjal_MEMWB~q\,
	datad => ALT_INV_spc_MEMWB(11),
	datae => ALT_INV_smemreaddata_MEMWB(11),
	dataf => \ALT_INV_smemtoreg_MEMWB~DUPLICATE_q\,
	combout => \mux_jal|output[11]~11_combout\);

-- Location: FF_X68_Y11_N22
\sreaddata2_IDEX[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sreaddata2_IDEX~131_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata2_IDEX(11));

-- Location: LABCELL_X73_Y8_N3
\mux_alu|output[11]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_alu|output[11]~25_combout\ = ( \forward|rd2_out[0]~2_combout\ & ( \mux_alu|output[17]~1_combout\ & ( \mux_jal|output[11]~11_combout\ ) ) ) # ( !\forward|rd2_out[0]~2_combout\ & ( \mux_alu|output[17]~1_combout\ & ( sreaddata2_IDEX(11) ) ) ) # ( 
-- \forward|rd2_out[0]~2_combout\ & ( !\mux_alu|output[17]~1_combout\ & ( \mux_jal|output[11]~11_combout\ ) ) ) # ( !\forward|rd2_out[0]~2_combout\ & ( !\mux_alu|output[17]~1_combout\ & ( salumainresult_EXMEM(11) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_salumainresult_EXMEM(11),
	datac => \mux_jal|ALT_INV_output[11]~11_combout\,
	datad => ALT_INV_sreaddata2_IDEX(11),
	datae => \forward|ALT_INV_rd2_out[0]~2_combout\,
	dataf => \mux_alu|ALT_INV_output[17]~1_combout\,
	combout => \mux_alu|output[11]~25_combout\);

-- Location: LABCELL_X77_Y8_N15
\mux_alu|output[11]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_alu|output[11]~26_combout\ = ( \mux_alu|output[11]~25_combout\ & ( (!\salusrc_IDEX~DUPLICATE_q\) # (sinstruction_IDEX(11)) ) ) # ( !\mux_alu|output[11]~25_combout\ & ( (\salusrc_IDEX~DUPLICATE_q\ & sinstruction_IDEX(11)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111001100111111111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_salusrc_IDEX~DUPLICATE_q\,
	datad => ALT_INV_sinstruction_IDEX(11),
	dataf => \mux_alu|ALT_INV_output[11]~25_combout\,
	combout => \mux_alu|output[11]~26_combout\);

-- Location: LABCELL_X74_Y4_N12
\alu_main|Result~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Result~7_combout\ = ( \forward|Mux20~0_combout\ & ( \mux_alu|output[11]~26_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \forward|ALT_INV_Mux20~0_combout\,
	dataf => \mux_alu|ALT_INV_output[11]~26_combout\,
	combout => \alu_main|Result~7_combout\);

-- Location: LABCELL_X77_Y8_N36
\alu_main|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Add0~45_sumout\ = SUM(( \forward|Mux20~0_combout\ ) + ( !salucontrol_IDEX(2) $ (((!\salusrc_IDEX~DUPLICATE_q\ & ((!\mux_alu|output[11]~25_combout\))) # (\salusrc_IDEX~DUPLICATE_q\ & (!sinstruction_IDEX(11))))) ) + ( \alu_main|Add0~42\ ))
-- \alu_main|Add0~46\ = CARRY(( \forward|Mux20~0_combout\ ) + ( !salucontrol_IDEX(2) $ (((!\salusrc_IDEX~DUPLICATE_q\ & ((!\mux_alu|output[11]~25_combout\))) # (\salusrc_IDEX~DUPLICATE_q\ & (!sinstruction_IDEX(11))))) ) + ( \alu_main|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010010110010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salucontrol_IDEX(2),
	datab => \ALT_INV_salusrc_IDEX~DUPLICATE_q\,
	datac => ALT_INV_sinstruction_IDEX(11),
	datad => \forward|ALT_INV_Mux20~0_combout\,
	dataf => \mux_alu|ALT_INV_output[11]~25_combout\,
	cin => \alu_main|Add0~42\,
	sumout => \alu_main|Add0~45_sumout\,
	cout => \alu_main|Add0~46\);

-- Location: LABCELL_X74_Y4_N54
\alu_main|Mux11~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux11~3_combout\ = ( !\forward|Mux20~0_combout\ & ( !\mux_alu|output[11]~26_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \forward|ALT_INV_Mux20~0_combout\,
	dataf => \mux_alu|ALT_INV_output[11]~26_combout\,
	combout => \alu_main|Mux11~3_combout\);

-- Location: LABCELL_X74_Y9_N48
\mux_alu|output[3]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_alu|output[3]~9_combout\ = ( salumainresult_EXMEM(3) & ( \forward|rd2_out[0]~2_combout\ & ( \mux_jal|output[3]~3_combout\ ) ) ) # ( !salumainresult_EXMEM(3) & ( \forward|rd2_out[0]~2_combout\ & ( \mux_jal|output[3]~3_combout\ ) ) ) # ( 
-- salumainresult_EXMEM(3) & ( !\forward|rd2_out[0]~2_combout\ & ( (!\mux_alu|output[17]~1_combout\) # (sreaddata2_IDEX(3)) ) ) ) # ( !salumainresult_EXMEM(3) & ( !\forward|rd2_out[0]~2_combout\ & ( (sreaddata2_IDEX(3) & \mux_alu|output[17]~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111111110000111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mux_jal|ALT_INV_output[3]~3_combout\,
	datac => ALT_INV_sreaddata2_IDEX(3),
	datad => \mux_alu|ALT_INV_output[17]~1_combout\,
	datae => ALT_INV_salumainresult_EXMEM(3),
	dataf => \forward|ALT_INV_rd2_out[0]~2_combout\,
	combout => \mux_alu|output[3]~9_combout\);

-- Location: MLABCELL_X78_Y9_N51
\mux_alu|output[3]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_alu|output[3]~10_combout\ = ( \mux_alu|output[3]~9_combout\ & ( (!\salusrc_IDEX~DUPLICATE_q\) # (sinstruction_IDEX(3)) ) ) # ( !\mux_alu|output[3]~9_combout\ & ( (\salusrc_IDEX~DUPLICATE_q\ & sinstruction_IDEX(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_salusrc_IDEX~DUPLICATE_q\,
	datad => ALT_INV_sinstruction_IDEX(3),
	dataf => \mux_alu|ALT_INV_output[3]~9_combout\,
	combout => \mux_alu|output[3]~10_combout\);

-- Location: LABCELL_X77_Y9_N27
\mux_alu|output[2]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_alu|output[2]~7_combout\ = ( \forward|rd2_out[0]~2_combout\ & ( \mux_jal|output[2]~2_combout\ ) ) # ( !\forward|rd2_out[0]~2_combout\ & ( (!\mux_alu|output[17]~1_combout\ & (salumainresult_EXMEM(2))) # (\mux_alu|output[17]~1_combout\ & 
-- ((sreaddata2_IDEX(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001110111001000100111011100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_alu|ALT_INV_output[17]~1_combout\,
	datab => ALT_INV_salumainresult_EXMEM(2),
	datac => \mux_jal|ALT_INV_output[2]~2_combout\,
	datad => ALT_INV_sreaddata2_IDEX(2),
	dataf => \forward|ALT_INV_rd2_out[0]~2_combout\,
	combout => \mux_alu|output[2]~7_combout\);

-- Location: LABCELL_X77_Y9_N6
\mux_alu|output[2]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_alu|output[2]~8_combout\ = ( \salusrc_IDEX~DUPLICATE_q\ & ( sinstruction_IDEX(2) ) ) # ( !\salusrc_IDEX~DUPLICATE_q\ & ( \mux_alu|output[2]~7_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mux_alu|ALT_INV_output[2]~7_combout\,
	datad => ALT_INV_sinstruction_IDEX(2),
	dataf => \ALT_INV_salusrc_IDEX~DUPLICATE_q\,
	combout => \mux_alu|output[2]~8_combout\);

-- Location: LABCELL_X80_Y10_N51
\mux_alu|output[1]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_alu|output[1]~4_combout\ = ( \salusrc_IDEX~q\ & ( sinstruction_IDEX(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_sinstruction_IDEX(1),
	dataf => \ALT_INV_salusrc_IDEX~q\,
	combout => \mux_alu|output[1]~4_combout\);

-- Location: LABCELL_X80_Y5_N57
\alu_main|Mux1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux1~3_combout\ = ( salucontrol_IDEX(0) & ( (!salucontrol_IDEX(3)) # (salucontrol_IDEX(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_salucontrol_IDEX(3),
	datad => ALT_INV_salucontrol_IDEX(2),
	dataf => ALT_INV_salucontrol_IDEX(0),
	combout => \alu_main|Mux1~3_combout\);

-- Location: LABCELL_X77_Y9_N9
\mux_alu|output[1]~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_alu|output[1]~58_combout\ = ( \mux_jal|output[1]~1_combout\ & ( ((!\mux_alu|output[17]~1_combout\ & ((salumainresult_EXMEM(1)))) # (\mux_alu|output[17]~1_combout\ & (sreaddata2_IDEX(1)))) # (\forward|rd2_out[0]~2_combout\) ) ) # ( 
-- !\mux_jal|output[1]~1_combout\ & ( (!\forward|rd2_out[0]~2_combout\ & ((!\mux_alu|output[17]~1_combout\ & ((salumainresult_EXMEM(1)))) # (\mux_alu|output[17]~1_combout\ & (sreaddata2_IDEX(1))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000010110000000100001011000000011111101111110001111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_alu|ALT_INV_output[17]~1_combout\,
	datab => ALT_INV_sreaddata2_IDEX(1),
	datac => \forward|ALT_INV_rd2_out[0]~2_combout\,
	datad => ALT_INV_salumainresult_EXMEM(1),
	dataf => \mux_jal|ALT_INV_output[1]~1_combout\,
	combout => \mux_alu|output[1]~58_combout\);

-- Location: LABCELL_X77_Y9_N36
\alu_main|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Add0~5_sumout\ = SUM(( \forward|Mux30~0_combout\ ) + ( !salucontrol_IDEX(2) $ (((!\salusrc_IDEX~DUPLICATE_q\ & ((!\mux_alu|output[1]~58_combout\))) # (\salusrc_IDEX~DUPLICATE_q\ & (!sinstruction_IDEX(1))))) ) + ( \alu_main|Add0~2\ ))
-- \alu_main|Add0~6\ = CARRY(( \forward|Mux30~0_combout\ ) + ( !salucontrol_IDEX(2) $ (((!\salusrc_IDEX~DUPLICATE_q\ & ((!\mux_alu|output[1]~58_combout\))) # (\salusrc_IDEX~DUPLICATE_q\ & (!sinstruction_IDEX(1))))) ) + ( \alu_main|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010010110010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salucontrol_IDEX(2),
	datab => \ALT_INV_salusrc_IDEX~DUPLICATE_q\,
	datac => ALT_INV_sinstruction_IDEX(1),
	datad => \forward|ALT_INV_Mux30~0_combout\,
	dataf => \mux_alu|ALT_INV_output[1]~58_combout\,
	cin => \alu_main|Add0~2\,
	sumout => \alu_main|Add0~5_sumout\,
	cout => \alu_main|Add0~6\);

-- Location: LABCELL_X79_Y5_N45
\alu_main|Mux1~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux1~6_combout\ = ( \mux_alu|output[1]~6_combout\ & ( \alu_main|Add0~5_sumout\ & ( ((!salucontrol_IDEX(3) & ((\forward|Mux30~0_combout\) # (salucontrol_IDEX(1))))) # (\alu_main|Mux1~3_combout\) ) ) ) # ( !\mux_alu|output[1]~6_combout\ & ( 
-- \alu_main|Add0~5_sumout\ & ( (!\alu_main|Mux1~3_combout\ & (salucontrol_IDEX(1) & (!salucontrol_IDEX(3)))) # (\alu_main|Mux1~3_combout\ & (((\forward|Mux30~0_combout\)))) ) ) ) # ( \mux_alu|output[1]~6_combout\ & ( !\alu_main|Add0~5_sumout\ & ( 
-- ((!salucontrol_IDEX(1) & (!salucontrol_IDEX(3) & \forward|Mux30~0_combout\))) # (\alu_main|Mux1~3_combout\) ) ) ) # ( !\mux_alu|output[1]~6_combout\ & ( !\alu_main|Add0~5_sumout\ & ( (\alu_main|Mux1~3_combout\ & \forward|Mux30~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011001100111011001101000000011100110111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salucontrol_IDEX(1),
	datab => \alu_main|ALT_INV_Mux1~3_combout\,
	datac => ALT_INV_salucontrol_IDEX(3),
	datad => \forward|ALT_INV_Mux30~0_combout\,
	datae => \mux_alu|ALT_INV_output[1]~6_combout\,
	dataf => \alu_main|ALT_INV_Add0~5_sumout\,
	combout => \alu_main|Mux1~6_combout\);

-- Location: LABCELL_X81_Y7_N24
\alu_main|Mux1~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux1~11_combout\ = ( \alu_main|ShiftLeft1~6_combout\ & ( salucontrol_IDEX(1) ) ) # ( !\alu_main|ShiftLeft1~6_combout\ & ( (salucontrol_IDEX(1) & ((!\alu_main|ShiftLeft1~1_combout\) # (\forward|Mux27~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000011001100110000001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_salucontrol_IDEX(1),
	datac => \forward|ALT_INV_Mux27~0_combout\,
	datad => \alu_main|ALT_INV_ShiftLeft1~1_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft1~6_combout\,
	combout => \alu_main|Mux1~11_combout\);

-- Location: LABCELL_X75_Y7_N51
\mux_alu|output[15]~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_alu|output[15]~36_combout\ = ( \mux_alu|output[15]~35_combout\ & ( (!\salusrc_IDEX~DUPLICATE_q\) # (\sinstruction_IDEX[15]~DUPLICATE_q\) ) ) # ( !\mux_alu|output[15]~35_combout\ & ( (\salusrc_IDEX~DUPLICATE_q\ & \sinstruction_IDEX[15]~DUPLICATE_q\) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_salusrc_IDEX~DUPLICATE_q\,
	datad => \ALT_INV_sinstruction_IDEX[15]~DUPLICATE_q\,
	dataf => \mux_alu|ALT_INV_output[15]~35_combout\,
	combout => \mux_alu|output[15]~36_combout\);

-- Location: FF_X75_Y10_N32
\sinstruction_IDEX[13]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => sinstruction_IFID(13),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sinstruction_IDEX[13]~DUPLICATE_q\);

-- Location: LABCELL_X75_Y10_N12
\mux_alu|output[13]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_alu|output[13]~29_combout\ = ( \salusrc_IDEX~q\ & ( \sinstruction_IDEX[13]~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_sinstruction_IDEX[13]~DUPLICATE_q\,
	datae => \ALT_INV_salusrc_IDEX~q\,
	combout => \mux_alu|output[13]~29_combout\);

-- Location: LABCELL_X74_Y8_N42
\mux_alu|output[13]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_alu|output[13]~30_combout\ = ( \mux_alu|output[17]~1_combout\ & ( \forward|rd2_out[0]~2_combout\ & ( (\mux_jal|output[13]~13_combout\ & !\salusrc_IDEX~DUPLICATE_q\) ) ) ) # ( !\mux_alu|output[17]~1_combout\ & ( \forward|rd2_out[0]~2_combout\ & ( 
-- (\mux_jal|output[13]~13_combout\ & !\salusrc_IDEX~DUPLICATE_q\) ) ) ) # ( \mux_alu|output[17]~1_combout\ & ( !\forward|rd2_out[0]~2_combout\ & ( (sreaddata2_IDEX(13) & !\salusrc_IDEX~DUPLICATE_q\) ) ) ) # ( !\mux_alu|output[17]~1_combout\ & ( 
-- !\forward|rd2_out[0]~2_combout\ & ( (!\salusrc_IDEX~DUPLICATE_q\ & salumainresult_EXMEM(13)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000010100000101000000110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sreaddata2_IDEX(13),
	datab => \mux_jal|ALT_INV_output[13]~13_combout\,
	datac => \ALT_INV_salusrc_IDEX~DUPLICATE_q\,
	datad => ALT_INV_salumainresult_EXMEM(13),
	datae => \mux_alu|ALT_INV_output[17]~1_combout\,
	dataf => \forward|ALT_INV_rd2_out[0]~2_combout\,
	combout => \mux_alu|output[13]~30_combout\);

-- Location: LABCELL_X74_Y8_N3
\mux_alu|output[13]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_alu|output[13]~31_combout\ = ( \mux_alu|output[13]~30_combout\ ) # ( !\mux_alu|output[13]~30_combout\ & ( \mux_alu|output[13]~29_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mux_alu|ALT_INV_output[13]~29_combout\,
	dataf => \mux_alu|ALT_INV_output[13]~30_combout\,
	combout => \mux_alu|output[13]~31_combout\);

-- Location: FF_X75_Y10_N41
\sinstruction_IDEX[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => sinstruction_IFID(14),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_IDEX(14));

-- Location: LABCELL_X75_Y10_N9
\mux_alu|output[14]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_alu|output[14]~32_combout\ = ( sinstruction_IDEX(14) & ( \salusrc_IDEX~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_salusrc_IDEX~q\,
	dataf => ALT_INV_sinstruction_IDEX(14),
	combout => \mux_alu|output[14]~32_combout\);

-- Location: LABCELL_X74_Y8_N12
\mux_alu|output[14]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_alu|output[14]~33_combout\ = ( \mux_alu|output[17]~1_combout\ & ( \mux_jal|output[14]~14_combout\ & ( (!\salusrc_IDEX~DUPLICATE_q\ & ((\forward|rd2_out[0]~2_combout\) # (sreaddata2_IDEX(14)))) ) ) ) # ( !\mux_alu|output[17]~1_combout\ & ( 
-- \mux_jal|output[14]~14_combout\ & ( (!\salusrc_IDEX~DUPLICATE_q\ & ((salumainresult_EXMEM(14)) # (\forward|rd2_out[0]~2_combout\))) ) ) ) # ( \mux_alu|output[17]~1_combout\ & ( !\mux_jal|output[14]~14_combout\ & ( (sreaddata2_IDEX(14) & 
-- (!\forward|rd2_out[0]~2_combout\ & !\salusrc_IDEX~DUPLICATE_q\)) ) ) ) # ( !\mux_alu|output[17]~1_combout\ & ( !\mux_jal|output[14]~14_combout\ & ( (!\forward|rd2_out[0]~2_combout\ & (salumainresult_EXMEM(14) & !\salusrc_IDEX~DUPLICATE_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000000010001000000000000111111000000000111011100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sreaddata2_IDEX(14),
	datab => \forward|ALT_INV_rd2_out[0]~2_combout\,
	datac => ALT_INV_salumainresult_EXMEM(14),
	datad => \ALT_INV_salusrc_IDEX~DUPLICATE_q\,
	datae => \mux_alu|ALT_INV_output[17]~1_combout\,
	dataf => \mux_jal|ALT_INV_output[14]~14_combout\,
	combout => \mux_alu|output[14]~33_combout\);

-- Location: LABCELL_X74_Y8_N30
\mux_alu|output[14]~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_alu|output[14]~34_combout\ = ( \mux_alu|output[14]~33_combout\ ) # ( !\mux_alu|output[14]~33_combout\ & ( \mux_alu|output[14]~32_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mux_alu|ALT_INV_output[14]~32_combout\,
	dataf => \mux_alu|ALT_INV_output[14]~33_combout\,
	combout => \mux_alu|output[14]~34_combout\);

-- Location: FF_X67_Y5_N38
\reg_file|registers[16][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[16]~16_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[16][16]~q\);

-- Location: LABCELL_X70_Y5_N45
\reg_file|registers[24][16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[24][16]~feeder_combout\ = ( \mux_jal|output[16]~16_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[16]~16_combout\,
	combout => \reg_file|registers[24][16]~feeder_combout\);

-- Location: FF_X70_Y5_N46
\reg_file|registers[24][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[24][16]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[24][16]~q\);

-- Location: FF_X67_Y7_N34
\reg_file|registers[28][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[16]~16_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[28][16]~q\);

-- Location: FF_X67_Y5_N23
\reg_file|registers[20][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[16]~16_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[20][16]~q\);

-- Location: LABCELL_X67_Y5_N21
\sreaddata1_IDEX~176\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~176_combout\ = ( \reg_file|registers[20][16]~q\ & ( \sinstruction_IFID[24]~DUPLICATE_q\ & ( (!sinstruction_IFID(23) & (\reg_file|registers[24][16]~q\)) # (sinstruction_IFID(23) & ((\reg_file|registers[28][16]~q\))) ) ) ) # ( 
-- !\reg_file|registers[20][16]~q\ & ( \sinstruction_IFID[24]~DUPLICATE_q\ & ( (!sinstruction_IFID(23) & (\reg_file|registers[24][16]~q\)) # (sinstruction_IFID(23) & ((\reg_file|registers[28][16]~q\))) ) ) ) # ( \reg_file|registers[20][16]~q\ & ( 
-- !\sinstruction_IFID[24]~DUPLICATE_q\ & ( (sinstruction_IFID(23)) # (\reg_file|registers[16][16]~q\) ) ) ) # ( !\reg_file|registers[20][16]~q\ & ( !\sinstruction_IFID[24]~DUPLICATE_q\ & ( (\reg_file|registers[16][16]~q\ & !sinstruction_IFID(23)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101011111111100110011000011110011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[16][16]~q\,
	datab => \reg_file|ALT_INV_registers[24][16]~q\,
	datac => \reg_file|ALT_INV_registers[28][16]~q\,
	datad => ALT_INV_sinstruction_IFID(23),
	datae => \reg_file|ALT_INV_registers[20][16]~q\,
	dataf => \ALT_INV_sinstruction_IFID[24]~DUPLICATE_q\,
	combout => \sreaddata1_IDEX~176_combout\);

-- Location: FF_X71_Y11_N7
\reg_file|registers[26][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[16]~16_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[26][16]~q\);

-- Location: LABCELL_X68_Y9_N36
\reg_file|registers[18][16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[18][16]~feeder_combout\ = ( \mux_jal|output[16]~16_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[16]~16_combout\,
	combout => \reg_file|registers[18][16]~feeder_combout\);

-- Location: FF_X68_Y9_N38
\reg_file|registers[18][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[18][16]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[18][16]~q\);

-- Location: FF_X71_Y11_N26
\reg_file|registers[30][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[16]~16_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[30][16]~q\);

-- Location: LABCELL_X67_Y11_N0
\reg_file|registers[22][16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[22][16]~feeder_combout\ = ( \mux_jal|output[16]~16_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[16]~16_combout\,
	combout => \reg_file|registers[22][16]~feeder_combout\);

-- Location: FF_X67_Y11_N1
\reg_file|registers[22][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[22][16]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[22][16]~q\);

-- Location: LABCELL_X71_Y11_N24
\sreaddata1_IDEX~178\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~178_combout\ = ( \reg_file|registers[30][16]~q\ & ( \reg_file|registers[22][16]~q\ & ( ((!\sinstruction_IFID[24]~DUPLICATE_q\ & ((\reg_file|registers[18][16]~q\))) # (\sinstruction_IFID[24]~DUPLICATE_q\ & 
-- (\reg_file|registers[26][16]~q\))) # (sinstruction_IFID(23)) ) ) ) # ( !\reg_file|registers[30][16]~q\ & ( \reg_file|registers[22][16]~q\ & ( (!sinstruction_IFID(23) & ((!\sinstruction_IFID[24]~DUPLICATE_q\ & ((\reg_file|registers[18][16]~q\))) # 
-- (\sinstruction_IFID[24]~DUPLICATE_q\ & (\reg_file|registers[26][16]~q\)))) # (sinstruction_IFID(23) & (((!\sinstruction_IFID[24]~DUPLICATE_q\)))) ) ) ) # ( \reg_file|registers[30][16]~q\ & ( !\reg_file|registers[22][16]~q\ & ( (!sinstruction_IFID(23) & 
-- ((!\sinstruction_IFID[24]~DUPLICATE_q\ & ((\reg_file|registers[18][16]~q\))) # (\sinstruction_IFID[24]~DUPLICATE_q\ & (\reg_file|registers[26][16]~q\)))) # (sinstruction_IFID(23) & (((\sinstruction_IFID[24]~DUPLICATE_q\)))) ) ) ) # ( 
-- !\reg_file|registers[30][16]~q\ & ( !\reg_file|registers[22][16]~q\ & ( (!sinstruction_IFID(23) & ((!\sinstruction_IFID[24]~DUPLICATE_q\ & ((\reg_file|registers[18][16]~q\))) # (\sinstruction_IFID[24]~DUPLICATE_q\ & (\reg_file|registers[26][16]~q\)))) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001010000001100000101111100111111010100000011111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[26][16]~q\,
	datab => \reg_file|ALT_INV_registers[18][16]~q\,
	datac => ALT_INV_sinstruction_IFID(23),
	datad => \ALT_INV_sinstruction_IFID[24]~DUPLICATE_q\,
	datae => \reg_file|ALT_INV_registers[30][16]~q\,
	dataf => \reg_file|ALT_INV_registers[22][16]~q\,
	combout => \sreaddata1_IDEX~178_combout\);

-- Location: LABCELL_X67_Y8_N39
\reg_file|registers[25][16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[25][16]~feeder_combout\ = ( \mux_jal|output[16]~16_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[16]~16_combout\,
	combout => \reg_file|registers[25][16]~feeder_combout\);

-- Location: FF_X67_Y8_N40
\reg_file|registers[25][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[25][16]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[25][16]~q\);

-- Location: FF_X68_Y5_N14
\reg_file|registers[17][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[16]~16_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[17][16]~q\);

-- Location: FF_X68_Y5_N20
\reg_file|registers[21][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[16]~16_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[21][16]~q\);

-- Location: FF_X70_Y10_N5
\reg_file|registers[29][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[16]~16_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[29][16]~q\);

-- Location: LABCELL_X68_Y5_N18
\sreaddata1_IDEX~177\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~177_combout\ = ( \reg_file|registers[21][16]~q\ & ( \reg_file|registers[29][16]~q\ & ( ((!\sinstruction_IFID[24]~DUPLICATE_q\ & ((\reg_file|registers[17][16]~q\))) # (\sinstruction_IFID[24]~DUPLICATE_q\ & 
-- (\reg_file|registers[25][16]~q\))) # (sinstruction_IFID(23)) ) ) ) # ( !\reg_file|registers[21][16]~q\ & ( \reg_file|registers[29][16]~q\ & ( (!sinstruction_IFID(23) & ((!\sinstruction_IFID[24]~DUPLICATE_q\ & ((\reg_file|registers[17][16]~q\))) # 
-- (\sinstruction_IFID[24]~DUPLICATE_q\ & (\reg_file|registers[25][16]~q\)))) # (sinstruction_IFID(23) & (((\sinstruction_IFID[24]~DUPLICATE_q\)))) ) ) ) # ( \reg_file|registers[21][16]~q\ & ( !\reg_file|registers[29][16]~q\ & ( (!sinstruction_IFID(23) & 
-- ((!\sinstruction_IFID[24]~DUPLICATE_q\ & ((\reg_file|registers[17][16]~q\))) # (\sinstruction_IFID[24]~DUPLICATE_q\ & (\reg_file|registers[25][16]~q\)))) # (sinstruction_IFID(23) & (((!\sinstruction_IFID[24]~DUPLICATE_q\)))) ) ) ) # ( 
-- !\reg_file|registers[21][16]~q\ & ( !\reg_file|registers[29][16]~q\ & ( (!sinstruction_IFID(23) & ((!\sinstruction_IFID[24]~DUPLICATE_q\ & ((\reg_file|registers[17][16]~q\))) # (\sinstruction_IFID[24]~DUPLICATE_q\ & (\reg_file|registers[25][16]~q\)))) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100001101001111010000000111110001110011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[25][16]~q\,
	datab => ALT_INV_sinstruction_IFID(23),
	datac => \ALT_INV_sinstruction_IFID[24]~DUPLICATE_q\,
	datad => \reg_file|ALT_INV_registers[17][16]~q\,
	datae => \reg_file|ALT_INV_registers[21][16]~q\,
	dataf => \reg_file|ALT_INV_registers[29][16]~q\,
	combout => \sreaddata1_IDEX~177_combout\);

-- Location: FF_X64_Y12_N17
\reg_file|registers[19][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[16]~16_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[19][16]~q\);

-- Location: FF_X64_Y12_N20
\reg_file|registers[27][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[16]~16_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[27][16]~q\);

-- Location: FF_X64_Y12_N38
\reg_file|registers[31][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[16]~16_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[31][16]~q\);

-- Location: MLABCELL_X59_Y9_N18
\reg_file|registers[23][16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[23][16]~feeder_combout\ = ( \mux_jal|output[16]~16_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[16]~16_combout\,
	combout => \reg_file|registers[23][16]~feeder_combout\);

-- Location: FF_X59_Y9_N19
\reg_file|registers[23][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[23][16]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[23][16]~q\);

-- Location: LABCELL_X64_Y12_N39
\sreaddata1_IDEX~179\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~179_combout\ = ( \reg_file|registers[31][16]~q\ & ( \reg_file|registers[23][16]~q\ & ( ((!\sinstruction_IFID[24]~DUPLICATE_q\ & (\reg_file|registers[19][16]~q\)) # (\sinstruction_IFID[24]~DUPLICATE_q\ & 
-- ((\reg_file|registers[27][16]~q\)))) # (sinstruction_IFID(23)) ) ) ) # ( !\reg_file|registers[31][16]~q\ & ( \reg_file|registers[23][16]~q\ & ( (!sinstruction_IFID(23) & ((!\sinstruction_IFID[24]~DUPLICATE_q\ & (\reg_file|registers[19][16]~q\)) # 
-- (\sinstruction_IFID[24]~DUPLICATE_q\ & ((\reg_file|registers[27][16]~q\))))) # (sinstruction_IFID(23) & (((!\sinstruction_IFID[24]~DUPLICATE_q\)))) ) ) ) # ( \reg_file|registers[31][16]~q\ & ( !\reg_file|registers[23][16]~q\ & ( (!sinstruction_IFID(23) & 
-- ((!\sinstruction_IFID[24]~DUPLICATE_q\ & (\reg_file|registers[19][16]~q\)) # (\sinstruction_IFID[24]~DUPLICATE_q\ & ((\reg_file|registers[27][16]~q\))))) # (sinstruction_IFID(23) & (((\sinstruction_IFID[24]~DUPLICATE_q\)))) ) ) ) # ( 
-- !\reg_file|registers[31][16]~q\ & ( !\reg_file|registers[23][16]~q\ & ( (!sinstruction_IFID(23) & ((!\sinstruction_IFID[24]~DUPLICATE_q\ & (\reg_file|registers[19][16]~q\)) # (\sinstruction_IFID[24]~DUPLICATE_q\ & ((\reg_file|registers[27][16]~q\))))) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010001001010010111101110000011110100111010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(23),
	datab => \reg_file|ALT_INV_registers[19][16]~q\,
	datac => \ALT_INV_sinstruction_IFID[24]~DUPLICATE_q\,
	datad => \reg_file|ALT_INV_registers[27][16]~q\,
	datae => \reg_file|ALT_INV_registers[31][16]~q\,
	dataf => \reg_file|ALT_INV_registers[23][16]~q\,
	combout => \sreaddata1_IDEX~179_combout\);

-- Location: MLABCELL_X72_Y7_N36
\sreaddata1_IDEX~180\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~180_combout\ = ( \sreaddata1_IDEX~177_combout\ & ( \sreaddata1_IDEX~179_combout\ & ( ((!sinstruction_IFID(22) & (\sreaddata1_IDEX~176_combout\)) # (sinstruction_IFID(22) & ((\sreaddata1_IDEX~178_combout\)))) # 
-- (\sinstruction_IFID[21]~DUPLICATE_q\) ) ) ) # ( !\sreaddata1_IDEX~177_combout\ & ( \sreaddata1_IDEX~179_combout\ & ( (!sinstruction_IFID(22) & (\sreaddata1_IDEX~176_combout\ & (!\sinstruction_IFID[21]~DUPLICATE_q\))) # (sinstruction_IFID(22) & 
-- (((\sreaddata1_IDEX~178_combout\) # (\sinstruction_IFID[21]~DUPLICATE_q\)))) ) ) ) # ( \sreaddata1_IDEX~177_combout\ & ( !\sreaddata1_IDEX~179_combout\ & ( (!sinstruction_IFID(22) & (((\sinstruction_IFID[21]~DUPLICATE_q\)) # 
-- (\sreaddata1_IDEX~176_combout\))) # (sinstruction_IFID(22) & (((!\sinstruction_IFID[21]~DUPLICATE_q\ & \sreaddata1_IDEX~178_combout\)))) ) ) ) # ( !\sreaddata1_IDEX~177_combout\ & ( !\sreaddata1_IDEX~179_combout\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ 
-- & ((!sinstruction_IFID(22) & (\sreaddata1_IDEX~176_combout\)) # (sinstruction_IFID(22) & ((\sreaddata1_IDEX~178_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001010100111101000100101011101010010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(22),
	datab => \ALT_INV_sreaddata1_IDEX~176_combout\,
	datac => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	datad => \ALT_INV_sreaddata1_IDEX~178_combout\,
	datae => \ALT_INV_sreaddata1_IDEX~177_combout\,
	dataf => \ALT_INV_sreaddata1_IDEX~179_combout\,
	combout => \sreaddata1_IDEX~180_combout\);

-- Location: FF_X71_Y5_N29
\reg_file|registers[4][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[16]~16_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[4][16]~q\);

-- Location: FF_X71_Y5_N17
\reg_file|registers[6][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[16]~16_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[6][16]~q\);

-- Location: FF_X71_Y5_N23
\reg_file|registers[5][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[16]~16_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[5][16]~q\);

-- Location: FF_X72_Y7_N22
\reg_file|registers[7][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[16]~16_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[7][16]~q\);

-- Location: LABCELL_X71_Y5_N12
\sreaddata1_IDEX~184\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~184_combout\ = ( \reg_file|registers[5][16]~q\ & ( \reg_file|registers[7][16]~q\ & ( ((!sinstruction_IFID(22) & (\reg_file|registers[4][16]~q\)) # (sinstruction_IFID(22) & ((\reg_file|registers[6][16]~q\)))) # 
-- (\sinstruction_IFID[21]~DUPLICATE_q\) ) ) ) # ( !\reg_file|registers[5][16]~q\ & ( \reg_file|registers[7][16]~q\ & ( (!sinstruction_IFID(22) & (\reg_file|registers[4][16]~q\ & ((!\sinstruction_IFID[21]~DUPLICATE_q\)))) # (sinstruction_IFID(22) & 
-- (((\sinstruction_IFID[21]~DUPLICATE_q\) # (\reg_file|registers[6][16]~q\)))) ) ) ) # ( \reg_file|registers[5][16]~q\ & ( !\reg_file|registers[7][16]~q\ & ( (!sinstruction_IFID(22) & (((\sinstruction_IFID[21]~DUPLICATE_q\)) # 
-- (\reg_file|registers[4][16]~q\))) # (sinstruction_IFID(22) & (((\reg_file|registers[6][16]~q\ & !\sinstruction_IFID[21]~DUPLICATE_q\)))) ) ) ) # ( !\reg_file|registers[5][16]~q\ & ( !\reg_file|registers[7][16]~q\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ 
-- & ((!sinstruction_IFID(22) & (\reg_file|registers[4][16]~q\)) # (sinstruction_IFID(22) & ((\reg_file|registers[6][16]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001100000000010100111111000001010011000011110101001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[4][16]~q\,
	datab => \reg_file|ALT_INV_registers[6][16]~q\,
	datac => ALT_INV_sinstruction_IFID(22),
	datad => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	datae => \reg_file|ALT_INV_registers[5][16]~q\,
	dataf => \reg_file|ALT_INV_registers[7][16]~q\,
	combout => \sreaddata1_IDEX~184_combout\);

-- Location: FF_X65_Y8_N32
\reg_file|registers[0][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[16]~16_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[0][16]~q\);

-- Location: FF_X65_Y8_N38
\reg_file|registers[2][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[16]~16_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[2][16]~q\);

-- Location: LABCELL_X62_Y8_N0
\reg_file|registers[3][16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[3][16]~feeder_combout\ = ( \mux_jal|output[16]~16_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[16]~16_combout\,
	combout => \reg_file|registers[3][16]~feeder_combout\);

-- Location: FF_X62_Y8_N1
\reg_file|registers[3][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[3][16]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[3][16]~q\);

-- Location: LABCELL_X64_Y8_N15
\sreaddata1_IDEX~182\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~182_combout\ = ( \reg_file|registers[2][16]~q\ & ( \reg_file|registers[3][16]~q\ & ( ((!\sinstruction_IFID[21]~DUPLICATE_q\ & (\reg_file|registers[0][16]~q\)) # (\sinstruction_IFID[21]~DUPLICATE_q\ & ((\reg_file|registers[1][16]~q\)))) # 
-- (sinstruction_IFID(22)) ) ) ) # ( !\reg_file|registers[2][16]~q\ & ( \reg_file|registers[3][16]~q\ & ( (!sinstruction_IFID(22) & ((!\sinstruction_IFID[21]~DUPLICATE_q\ & (\reg_file|registers[0][16]~q\)) # (\sinstruction_IFID[21]~DUPLICATE_q\ & 
-- ((\reg_file|registers[1][16]~q\))))) # (sinstruction_IFID(22) & (((\sinstruction_IFID[21]~DUPLICATE_q\)))) ) ) ) # ( \reg_file|registers[2][16]~q\ & ( !\reg_file|registers[3][16]~q\ & ( (!sinstruction_IFID(22) & ((!\sinstruction_IFID[21]~DUPLICATE_q\ & 
-- (\reg_file|registers[0][16]~q\)) # (\sinstruction_IFID[21]~DUPLICATE_q\ & ((\reg_file|registers[1][16]~q\))))) # (sinstruction_IFID(22) & (((!\sinstruction_IFID[21]~DUPLICATE_q\)))) ) ) ) # ( !\reg_file|registers[2][16]~q\ & ( 
-- !\reg_file|registers[3][16]~q\ & ( (!sinstruction_IFID(22) & ((!\sinstruction_IFID[21]~DUPLICATE_q\ & (\reg_file|registers[0][16]~q\)) # (\sinstruction_IFID[21]~DUPLICATE_q\ & ((\reg_file|registers[1][16]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000110000010111110011000001010000001111110101111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[0][16]~q\,
	datab => \reg_file|ALT_INV_registers[1][16]~q\,
	datac => ALT_INV_sinstruction_IFID(22),
	datad => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	datae => \reg_file|ALT_INV_registers[2][16]~q\,
	dataf => \reg_file|ALT_INV_registers[3][16]~q\,
	combout => \sreaddata1_IDEX~182_combout\);

-- Location: FF_X63_Y10_N26
\reg_file|registers[11][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[16]~16_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[11][16]~q\);

-- Location: FF_X63_Y10_N44
\reg_file|registers[9][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[16]~16_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[9][16]~q\);

-- Location: LABCELL_X62_Y11_N9
\reg_file|registers[10][16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[10][16]~feeder_combout\ = ( \mux_jal|output[16]~16_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[16]~16_combout\,
	combout => \reg_file|registers[10][16]~feeder_combout\);

-- Location: FF_X62_Y11_N10
\reg_file|registers[10][16]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[10][16]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[10][16]~DUPLICATE_q\);

-- Location: LABCELL_X63_Y10_N0
\reg_file|registers[8][16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[8][16]~feeder_combout\ = ( \mux_jal|output[16]~16_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[16]~16_combout\,
	combout => \reg_file|registers[8][16]~feeder_combout\);

-- Location: FF_X63_Y10_N2
\reg_file|registers[8][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[8][16]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[8][16]~q\);

-- Location: LABCELL_X63_Y10_N51
\sreaddata1_IDEX~181\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~181_combout\ = ( \reg_file|registers[8][16]~q\ & ( sinstruction_IFID(22) & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & ((\reg_file|registers[10][16]~DUPLICATE_q\))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & (\reg_file|registers[11][16]~q\)) 
-- ) ) ) # ( !\reg_file|registers[8][16]~q\ & ( sinstruction_IFID(22) & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & ((\reg_file|registers[10][16]~DUPLICATE_q\))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & (\reg_file|registers[11][16]~q\)) ) ) ) # ( 
-- \reg_file|registers[8][16]~q\ & ( !sinstruction_IFID(22) & ( (!\sinstruction_IFID[21]~DUPLICATE_q\) # (\reg_file|registers[9][16]~q\) ) ) ) # ( !\reg_file|registers[8][16]~q\ & ( !sinstruction_IFID(22) & ( (\reg_file|registers[9][16]~q\ & 
-- \sinstruction_IFID[21]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011111100111111001100000101111101010000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[11][16]~q\,
	datab => \reg_file|ALT_INV_registers[9][16]~q\,
	datac => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	datad => \reg_file|ALT_INV_registers[10][16]~DUPLICATE_q\,
	datae => \reg_file|ALT_INV_registers[8][16]~q\,
	dataf => ALT_INV_sinstruction_IFID(22),
	combout => \sreaddata1_IDEX~181_combout\);

-- Location: FF_X62_Y10_N32
\reg_file|registers[12][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[16]~16_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[12][16]~q\);

-- Location: FF_X62_Y10_N2
\reg_file|registers[14][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[16]~16_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[14][16]~q\);

-- Location: LABCELL_X61_Y9_N24
\reg_file|registers[13][16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[13][16]~feeder_combout\ = ( \mux_jal|output[16]~16_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[16]~16_combout\,
	combout => \reg_file|registers[13][16]~feeder_combout\);

-- Location: FF_X61_Y9_N26
\reg_file|registers[13][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[13][16]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[13][16]~q\);

-- Location: FF_X62_Y10_N8
\reg_file|registers[15][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[16]~16_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[15][16]~q\);

-- Location: LABCELL_X62_Y10_N3
\sreaddata1_IDEX~183\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~183_combout\ = ( \reg_file|registers[13][16]~q\ & ( \reg_file|registers[15][16]~q\ & ( ((!sinstruction_IFID(22) & (\reg_file|registers[12][16]~q\)) # (sinstruction_IFID(22) & ((\reg_file|registers[14][16]~q\)))) # 
-- (\sinstruction_IFID[21]~DUPLICATE_q\) ) ) ) # ( !\reg_file|registers[13][16]~q\ & ( \reg_file|registers[15][16]~q\ & ( (!sinstruction_IFID(22) & (\reg_file|registers[12][16]~q\ & (!\sinstruction_IFID[21]~DUPLICATE_q\))) # (sinstruction_IFID(22) & 
-- (((\reg_file|registers[14][16]~q\) # (\sinstruction_IFID[21]~DUPLICATE_q\)))) ) ) ) # ( \reg_file|registers[13][16]~q\ & ( !\reg_file|registers[15][16]~q\ & ( (!sinstruction_IFID(22) & (((\sinstruction_IFID[21]~DUPLICATE_q\)) # 
-- (\reg_file|registers[12][16]~q\))) # (sinstruction_IFID(22) & (((!\sinstruction_IFID[21]~DUPLICATE_q\ & \reg_file|registers[14][16]~q\)))) ) ) ) # ( !\reg_file|registers[13][16]~q\ & ( !\reg_file|registers[15][16]~q\ & ( 
-- (!\sinstruction_IFID[21]~DUPLICATE_q\ & ((!sinstruction_IFID(22) & (\reg_file|registers[12][16]~q\)) # (sinstruction_IFID(22) & ((\reg_file|registers[14][16]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001010100111101000100101011101010010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(22),
	datab => \reg_file|ALT_INV_registers[12][16]~q\,
	datac => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	datad => \reg_file|ALT_INV_registers[14][16]~q\,
	datae => \reg_file|ALT_INV_registers[13][16]~q\,
	dataf => \reg_file|ALT_INV_registers[15][16]~q\,
	combout => \sreaddata1_IDEX~183_combout\);

-- Location: LABCELL_X71_Y7_N36
\sreaddata1_IDEX~185\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~185_combout\ = ( \sreaddata1_IDEX~181_combout\ & ( \sreaddata1_IDEX~183_combout\ & ( ((!sinstruction_IFID(23) & ((\sreaddata1_IDEX~182_combout\))) # (sinstruction_IFID(23) & (\sreaddata1_IDEX~184_combout\))) # 
-- (\sinstruction_IFID[24]~DUPLICATE_q\) ) ) ) # ( !\sreaddata1_IDEX~181_combout\ & ( \sreaddata1_IDEX~183_combout\ & ( (!\sinstruction_IFID[24]~DUPLICATE_q\ & ((!sinstruction_IFID(23) & ((\sreaddata1_IDEX~182_combout\))) # (sinstruction_IFID(23) & 
-- (\sreaddata1_IDEX~184_combout\)))) # (\sinstruction_IFID[24]~DUPLICATE_q\ & (sinstruction_IFID(23))) ) ) ) # ( \sreaddata1_IDEX~181_combout\ & ( !\sreaddata1_IDEX~183_combout\ & ( (!\sinstruction_IFID[24]~DUPLICATE_q\ & ((!sinstruction_IFID(23) & 
-- ((\sreaddata1_IDEX~182_combout\))) # (sinstruction_IFID(23) & (\sreaddata1_IDEX~184_combout\)))) # (\sinstruction_IFID[24]~DUPLICATE_q\ & (!sinstruction_IFID(23))) ) ) ) # ( !\sreaddata1_IDEX~181_combout\ & ( !\sreaddata1_IDEX~183_combout\ & ( 
-- (!\sinstruction_IFID[24]~DUPLICATE_q\ & ((!sinstruction_IFID(23) & ((\sreaddata1_IDEX~182_combout\))) # (sinstruction_IFID(23) & (\sreaddata1_IDEX~184_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010010001101100111000010011100110110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IFID[24]~DUPLICATE_q\,
	datab => ALT_INV_sinstruction_IFID(23),
	datac => \ALT_INV_sreaddata1_IDEX~184_combout\,
	datad => \ALT_INV_sreaddata1_IDEX~182_combout\,
	datae => \ALT_INV_sreaddata1_IDEX~181_combout\,
	dataf => \ALT_INV_sreaddata1_IDEX~183_combout\,
	combout => \sreaddata1_IDEX~185_combout\);

-- Location: MLABCELL_X72_Y7_N30
\sreaddata1_IDEX~186\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~186_combout\ = ( \sreaddata1_IDEX~185_combout\ & ( (!sinstruction_IFID(25)) # (\sreaddata1_IDEX~180_combout\) ) ) # ( !\sreaddata1_IDEX~185_combout\ & ( (sinstruction_IFID(25) & \sreaddata1_IDEX~180_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_sinstruction_IFID(25),
	datad => \ALT_INV_sreaddata1_IDEX~180_combout\,
	dataf => \ALT_INV_sreaddata1_IDEX~185_combout\,
	combout => \sreaddata1_IDEX~186_combout\);

-- Location: FF_X72_Y7_N32
\sreaddata1_IDEX[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sreaddata1_IDEX~186_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata1_IDEX(16));

-- Location: MLABCELL_X72_Y7_N33
\forward|Mux15~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux15~0_combout\ = ( \mux_jal|output[16]~16_combout\ & ( (!\forward|Mux3~0_combout\ & (((salumainresult_EXMEM(16))) # (\forward|rd1_out[0]~2_combout\))) # (\forward|Mux3~0_combout\ & (((sreaddata1_IDEX(16))))) ) ) # ( 
-- !\mux_jal|output[16]~16_combout\ & ( (!\forward|Mux3~0_combout\ & (!\forward|rd1_out[0]~2_combout\ & ((salumainresult_EXMEM(16))))) # (\forward|Mux3~0_combout\ & (((sreaddata1_IDEX(16))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001110001011000000111000101101000111110011110100011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_rd1_out[0]~2_combout\,
	datab => \forward|ALT_INV_Mux3~0_combout\,
	datac => ALT_INV_sreaddata1_IDEX(16),
	datad => ALT_INV_salumainresult_EXMEM(16),
	dataf => \mux_jal|ALT_INV_output[16]~16_combout\,
	combout => \forward|Mux15~0_combout\);

-- Location: LABCELL_X77_Y8_N48
\alu_main|Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Add0~61_sumout\ = SUM(( \forward|Mux16~0_combout\ ) + ( !salucontrol_IDEX(2) $ (((!\salusrc_IDEX~DUPLICATE_q\ & ((!\mux_alu|output[15]~35_combout\))) # (\salusrc_IDEX~DUPLICATE_q\ & (!\sinstruction_IDEX[15]~DUPLICATE_q\)))) ) + ( 
-- \alu_main|Add0~58\ ))
-- \alu_main|Add0~62\ = CARRY(( \forward|Mux16~0_combout\ ) + ( !salucontrol_IDEX(2) $ (((!\salusrc_IDEX~DUPLICATE_q\ & ((!\mux_alu|output[15]~35_combout\))) # (\salusrc_IDEX~DUPLICATE_q\ & (!\sinstruction_IDEX[15]~DUPLICATE_q\)))) ) + ( \alu_main|Add0~58\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010010110010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salucontrol_IDEX(2),
	datab => \ALT_INV_salusrc_IDEX~DUPLICATE_q\,
	datac => \ALT_INV_sinstruction_IDEX[15]~DUPLICATE_q\,
	datad => \forward|ALT_INV_Mux16~0_combout\,
	dataf => \mux_alu|ALT_INV_output[15]~35_combout\,
	cin => \alu_main|Add0~58\,
	sumout => \alu_main|Add0~61_sumout\,
	cout => \alu_main|Add0~62\);

-- Location: LABCELL_X77_Y8_N51
\alu_main|Add0~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Add0~65_sumout\ = SUM(( \forward|Mux15~0_combout\ ) + ( !salucontrol_IDEX(2) $ (((!\salusrc_IDEX~DUPLICATE_q\ & ((!\mux_alu|output[16]~37_combout\))) # (\salusrc_IDEX~DUPLICATE_q\ & (!\sinstruction_IDEX[15]~DUPLICATE_q\)))) ) + ( 
-- \alu_main|Add0~62\ ))
-- \alu_main|Add0~66\ = CARRY(( \forward|Mux15~0_combout\ ) + ( !salucontrol_IDEX(2) $ (((!\salusrc_IDEX~DUPLICATE_q\ & ((!\mux_alu|output[16]~37_combout\))) # (\salusrc_IDEX~DUPLICATE_q\ & (!\sinstruction_IDEX[15]~DUPLICATE_q\)))) ) + ( \alu_main|Add0~62\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010010110010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salucontrol_IDEX(2),
	datab => \ALT_INV_salusrc_IDEX~DUPLICATE_q\,
	datac => \ALT_INV_sinstruction_IDEX[15]~DUPLICATE_q\,
	datad => \forward|ALT_INV_Mux15~0_combout\,
	dataf => \mux_alu|ALT_INV_output[16]~37_combout\,
	cin => \alu_main|Add0~62\,
	sumout => \alu_main|Add0~65_sumout\,
	cout => \alu_main|Add0~66\);

-- Location: LABCELL_X77_Y8_N9
\alu_main|Mux16~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux16~4_combout\ = ( \forward|Mux15~0_combout\ & ( \alu_main|Add0~65_sumout\ & ( (!salucontrol_IDEX(1) & ((salucontrol_IDEX(0)) # (\mux_alu|output[16]~38_combout\))) # (salucontrol_IDEX(1) & ((!salucontrol_IDEX(0)))) ) ) ) # ( 
-- !\forward|Mux15~0_combout\ & ( \alu_main|Add0~65_sumout\ & ( (!salucontrol_IDEX(1) & (\mux_alu|output[16]~38_combout\ & salucontrol_IDEX(0))) # (salucontrol_IDEX(1) & ((!salucontrol_IDEX(0)))) ) ) ) # ( \forward|Mux15~0_combout\ & ( 
-- !\alu_main|Add0~65_sumout\ & ( (!salucontrol_IDEX(1) & ((salucontrol_IDEX(0)) # (\mux_alu|output[16]~38_combout\))) ) ) ) # ( !\forward|Mux15~0_combout\ & ( !\alu_main|Add0~65_sumout\ & ( (\mux_alu|output[16]~38_combout\ & (!salucontrol_IDEX(1) & 
-- salucontrol_IDEX(0))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000010100001111000000001111010100000101111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_alu|ALT_INV_output[16]~38_combout\,
	datac => ALT_INV_salucontrol_IDEX(1),
	datad => ALT_INV_salucontrol_IDEX(0),
	datae => \forward|ALT_INV_Mux15~0_combout\,
	dataf => \alu_main|ALT_INV_Add0~65_sumout\,
	combout => \alu_main|Mux16~4_combout\);

-- Location: LABCELL_X81_Y6_N36
\alu_main|Mux26~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux26~0_combout\ = ( salucontrol_IDEX(3) & ( salucontrol_IDEX(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_salucontrol_IDEX(2),
	dataf => ALT_INV_salucontrol_IDEX(3),
	combout => \alu_main|Mux26~0_combout\);

-- Location: MLABCELL_X82_Y9_N18
\alu_main|ShiftLeft0~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft0~26_combout\ = ( \mux_alu|output[12]~28_combout\ & ( \mux_alu|output[11]~26_combout\ & ( (!\sinstruction_IDEX[7]~DUPLICATE_q\) # ((!\sinstruction_IDEX[6]~DUPLICATE_q\ & ((\mux_alu|output[10]~24_combout\))) # 
-- (\sinstruction_IDEX[6]~DUPLICATE_q\ & (\mux_alu|output[9]~22_combout\))) ) ) ) # ( !\mux_alu|output[12]~28_combout\ & ( \mux_alu|output[11]~26_combout\ & ( (!\sinstruction_IDEX[7]~DUPLICATE_q\ & (((\sinstruction_IDEX[6]~DUPLICATE_q\)))) # 
-- (\sinstruction_IDEX[7]~DUPLICATE_q\ & ((!\sinstruction_IDEX[6]~DUPLICATE_q\ & ((\mux_alu|output[10]~24_combout\))) # (\sinstruction_IDEX[6]~DUPLICATE_q\ & (\mux_alu|output[9]~22_combout\)))) ) ) ) # ( \mux_alu|output[12]~28_combout\ & ( 
-- !\mux_alu|output[11]~26_combout\ & ( (!\sinstruction_IDEX[7]~DUPLICATE_q\ & (((!\sinstruction_IDEX[6]~DUPLICATE_q\)))) # (\sinstruction_IDEX[7]~DUPLICATE_q\ & ((!\sinstruction_IDEX[6]~DUPLICATE_q\ & ((\mux_alu|output[10]~24_combout\))) # 
-- (\sinstruction_IDEX[6]~DUPLICATE_q\ & (\mux_alu|output[9]~22_combout\)))) ) ) ) # ( !\mux_alu|output[12]~28_combout\ & ( !\mux_alu|output[11]~26_combout\ & ( (\sinstruction_IDEX[7]~DUPLICATE_q\ & ((!\sinstruction_IDEX[6]~DUPLICATE_q\ & 
-- ((\mux_alu|output[10]~24_combout\))) # (\sinstruction_IDEX[6]~DUPLICATE_q\ & (\mux_alu|output[9]~22_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100010001110011110001000100000011110111011100111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_alu|ALT_INV_output[9]~22_combout\,
	datab => \ALT_INV_sinstruction_IDEX[7]~DUPLICATE_q\,
	datac => \mux_alu|ALT_INV_output[10]~24_combout\,
	datad => \ALT_INV_sinstruction_IDEX[6]~DUPLICATE_q\,
	datae => \mux_alu|ALT_INV_output[12]~28_combout\,
	dataf => \mux_alu|ALT_INV_output[11]~26_combout\,
	combout => \alu_main|ShiftLeft0~26_combout\);

-- Location: FF_X82_Y6_N40
\sinstruction_IDEX[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => sinstruction_IFID(4),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_IDEX(4));

-- Location: LABCELL_X77_Y9_N24
\mux_alu|output[4]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_alu|output[4]~12_combout\ = ( \salusrc_IDEX~DUPLICATE_q\ & ( sinstruction_IDEX(4) ) ) # ( !\salusrc_IDEX~DUPLICATE_q\ & ( \mux_alu|output[4]~11_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_sinstruction_IDEX(4),
	datad => \mux_alu|ALT_INV_output[4]~11_combout\,
	dataf => \ALT_INV_salusrc_IDEX~DUPLICATE_q\,
	combout => \mux_alu|output[4]~12_combout\);

-- Location: MLABCELL_X82_Y9_N0
\alu_main|ShiftLeft0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft0~9_combout\ = ( \mux_alu|output[1]~6_combout\ & ( \mux_alu|output[4]~12_combout\ & ( (!\sinstruction_IDEX[7]~DUPLICATE_q\ & (((!\sinstruction_IDEX[6]~DUPLICATE_q\)) # (\mux_alu|output[3]~10_combout\))) # 
-- (\sinstruction_IDEX[7]~DUPLICATE_q\ & (((\sinstruction_IDEX[6]~DUPLICATE_q\) # (\mux_alu|output[2]~8_combout\)))) ) ) ) # ( !\mux_alu|output[1]~6_combout\ & ( \mux_alu|output[4]~12_combout\ & ( (!\sinstruction_IDEX[7]~DUPLICATE_q\ & 
-- (((!\sinstruction_IDEX[6]~DUPLICATE_q\)) # (\mux_alu|output[3]~10_combout\))) # (\sinstruction_IDEX[7]~DUPLICATE_q\ & (((\mux_alu|output[2]~8_combout\ & !\sinstruction_IDEX[6]~DUPLICATE_q\)))) ) ) ) # ( \mux_alu|output[1]~6_combout\ & ( 
-- !\mux_alu|output[4]~12_combout\ & ( (!\sinstruction_IDEX[7]~DUPLICATE_q\ & (\mux_alu|output[3]~10_combout\ & ((\sinstruction_IDEX[6]~DUPLICATE_q\)))) # (\sinstruction_IDEX[7]~DUPLICATE_q\ & (((\sinstruction_IDEX[6]~DUPLICATE_q\) # 
-- (\mux_alu|output[2]~8_combout\)))) ) ) ) # ( !\mux_alu|output[1]~6_combout\ & ( !\mux_alu|output[4]~12_combout\ & ( (!\sinstruction_IDEX[7]~DUPLICATE_q\ & (\mux_alu|output[3]~10_combout\ & ((\sinstruction_IDEX[6]~DUPLICATE_q\)))) # 
-- (\sinstruction_IDEX[7]~DUPLICATE_q\ & (((\mux_alu|output[2]~8_combout\ & !\sinstruction_IDEX[6]~DUPLICATE_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000100000000110111011111001111010001001100111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_alu|ALT_INV_output[3]~10_combout\,
	datab => \ALT_INV_sinstruction_IDEX[7]~DUPLICATE_q\,
	datac => \mux_alu|ALT_INV_output[2]~8_combout\,
	datad => \ALT_INV_sinstruction_IDEX[6]~DUPLICATE_q\,
	datae => \mux_alu|ALT_INV_output[1]~6_combout\,
	dataf => \mux_alu|ALT_INV_output[4]~12_combout\,
	combout => \alu_main|ShiftLeft0~9_combout\);

-- Location: MLABCELL_X78_Y9_N33
\mux_alu|output[7]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_alu|output[7]~18_combout\ = ( \mux_alu|output[7]~17_combout\ & ( (!\salusrc_IDEX~DUPLICATE_q\) # (sinstruction_IDEX(7)) ) ) # ( !\mux_alu|output[7]~17_combout\ & ( (\salusrc_IDEX~DUPLICATE_q\ & sinstruction_IDEX(7)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_salusrc_IDEX~DUPLICATE_q\,
	datad => ALT_INV_sinstruction_IDEX(7),
	dataf => \mux_alu|ALT_INV_output[7]~17_combout\,
	combout => \mux_alu|output[7]~18_combout\);

-- Location: LABCELL_X75_Y9_N27
\mux_alu|output[8]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_alu|output[8]~20_combout\ = ( \mux_alu|output[8]~19_combout\ & ( (!\salusrc_IDEX~DUPLICATE_q\) # (\sinstruction_IDEX[8]~DUPLICATE_q\) ) ) # ( !\mux_alu|output[8]~19_combout\ & ( (\salusrc_IDEX~DUPLICATE_q\ & \sinstruction_IDEX[8]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_salusrc_IDEX~DUPLICATE_q\,
	datad => \ALT_INV_sinstruction_IDEX[8]~DUPLICATE_q\,
	dataf => \mux_alu|ALT_INV_output[8]~19_combout\,
	combout => \mux_alu|output[8]~20_combout\);

-- Location: LABCELL_X77_Y9_N18
\mux_alu|output[5]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_alu|output[5]~14_combout\ = (!\salusrc_IDEX~DUPLICATE_q\ & ((\mux_alu|output[5]~13_combout\))) # (\salusrc_IDEX~DUPLICATE_q\ & (sinstruction_IDEX(5)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111100000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_salusrc_IDEX~DUPLICATE_q\,
	datac => ALT_INV_sinstruction_IDEX(5),
	datad => \mux_alu|ALT_INV_output[5]~13_combout\,
	combout => \mux_alu|output[5]~14_combout\);

-- Location: MLABCELL_X82_Y9_N36
\alu_main|ShiftLeft0~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft0~18_combout\ = ( \mux_alu|output[6]~16_combout\ & ( \mux_alu|output[5]~14_combout\ & ( ((!\sinstruction_IDEX[6]~DUPLICATE_q\ & ((\mux_alu|output[8]~20_combout\))) # (\sinstruction_IDEX[6]~DUPLICATE_q\ & 
-- (\mux_alu|output[7]~18_combout\))) # (\sinstruction_IDEX[7]~DUPLICATE_q\) ) ) ) # ( !\mux_alu|output[6]~16_combout\ & ( \mux_alu|output[5]~14_combout\ & ( (!\sinstruction_IDEX[7]~DUPLICATE_q\ & ((!\sinstruction_IDEX[6]~DUPLICATE_q\ & 
-- ((\mux_alu|output[8]~20_combout\))) # (\sinstruction_IDEX[6]~DUPLICATE_q\ & (\mux_alu|output[7]~18_combout\)))) # (\sinstruction_IDEX[7]~DUPLICATE_q\ & (((\sinstruction_IDEX[6]~DUPLICATE_q\)))) ) ) ) # ( \mux_alu|output[6]~16_combout\ & ( 
-- !\mux_alu|output[5]~14_combout\ & ( (!\sinstruction_IDEX[7]~DUPLICATE_q\ & ((!\sinstruction_IDEX[6]~DUPLICATE_q\ & ((\mux_alu|output[8]~20_combout\))) # (\sinstruction_IDEX[6]~DUPLICATE_q\ & (\mux_alu|output[7]~18_combout\)))) # 
-- (\sinstruction_IDEX[7]~DUPLICATE_q\ & (((!\sinstruction_IDEX[6]~DUPLICATE_q\)))) ) ) ) # ( !\mux_alu|output[6]~16_combout\ & ( !\mux_alu|output[5]~14_combout\ & ( (!\sinstruction_IDEX[7]~DUPLICATE_q\ & ((!\sinstruction_IDEX[6]~DUPLICATE_q\ & 
-- ((\mux_alu|output[8]~20_combout\))) # (\sinstruction_IDEX[6]~DUPLICATE_q\ & (\mux_alu|output[7]~18_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100001111110100010000001100011101110011111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_alu|ALT_INV_output[7]~18_combout\,
	datab => \ALT_INV_sinstruction_IDEX[7]~DUPLICATE_q\,
	datac => \mux_alu|ALT_INV_output[8]~20_combout\,
	datad => \ALT_INV_sinstruction_IDEX[6]~DUPLICATE_q\,
	datae => \mux_alu|ALT_INV_output[6]~16_combout\,
	dataf => \mux_alu|ALT_INV_output[5]~14_combout\,
	combout => \alu_main|ShiftLeft0~18_combout\);

-- Location: MLABCELL_X82_Y9_N24
\alu_main|ShiftLeft0~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft0~34_combout\ = ( \sinstruction_IDEX[6]~DUPLICATE_q\ & ( \sinstruction_IDEX[7]~DUPLICATE_q\ & ( \mux_alu|output[13]~31_combout\ ) ) ) # ( !\sinstruction_IDEX[6]~DUPLICATE_q\ & ( \sinstruction_IDEX[7]~DUPLICATE_q\ & ( 
-- \mux_alu|output[14]~34_combout\ ) ) ) # ( \sinstruction_IDEX[6]~DUPLICATE_q\ & ( !\sinstruction_IDEX[7]~DUPLICATE_q\ & ( \mux_alu|output[15]~36_combout\ ) ) ) # ( !\sinstruction_IDEX[6]~DUPLICATE_q\ & ( !\sinstruction_IDEX[7]~DUPLICATE_q\ & ( 
-- \mux_alu|output[16]~38_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_alu|ALT_INV_output[13]~31_combout\,
	datab => \mux_alu|ALT_INV_output[16]~38_combout\,
	datac => \mux_alu|ALT_INV_output[14]~34_combout\,
	datad => \mux_alu|ALT_INV_output[15]~36_combout\,
	datae => \ALT_INV_sinstruction_IDEX[6]~DUPLICATE_q\,
	dataf => \ALT_INV_sinstruction_IDEX[7]~DUPLICATE_q\,
	combout => \alu_main|ShiftLeft0~34_combout\);

-- Location: LABCELL_X81_Y9_N6
\alu_main|Mux16~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux16~0_combout\ = ( \sinstruction_IDEX[8]~DUPLICATE_q\ & ( \alu_main|ShiftLeft0~34_combout\ & ( (!\sinstruction_IDEX[9]~DUPLICATE_q\ & (\alu_main|ShiftLeft0~26_combout\)) # (\sinstruction_IDEX[9]~DUPLICATE_q\ & 
-- ((\alu_main|ShiftLeft0~9_combout\))) ) ) ) # ( !\sinstruction_IDEX[8]~DUPLICATE_q\ & ( \alu_main|ShiftLeft0~34_combout\ & ( (!\sinstruction_IDEX[9]~DUPLICATE_q\) # (\alu_main|ShiftLeft0~18_combout\) ) ) ) # ( \sinstruction_IDEX[8]~DUPLICATE_q\ & ( 
-- !\alu_main|ShiftLeft0~34_combout\ & ( (!\sinstruction_IDEX[9]~DUPLICATE_q\ & (\alu_main|ShiftLeft0~26_combout\)) # (\sinstruction_IDEX[9]~DUPLICATE_q\ & ((\alu_main|ShiftLeft0~9_combout\))) ) ) ) # ( !\sinstruction_IDEX[8]~DUPLICATE_q\ & ( 
-- !\alu_main|ShiftLeft0~34_combout\ & ( (\sinstruction_IDEX[9]~DUPLICATE_q\ & \alu_main|ShiftLeft0~18_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101001001110010011110101010111111110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IDEX[9]~DUPLICATE_q\,
	datab => \alu_main|ALT_INV_ShiftLeft0~26_combout\,
	datac => \alu_main|ALT_INV_ShiftLeft0~9_combout\,
	datad => \alu_main|ALT_INV_ShiftLeft0~18_combout\,
	datae => \ALT_INV_sinstruction_IDEX[8]~DUPLICATE_q\,
	dataf => \alu_main|ALT_INV_ShiftLeft0~34_combout\,
	combout => \alu_main|Mux16~0_combout\);

-- Location: LABCELL_X80_Y9_N42
\alu_main|ShiftLeft1~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft1~11_combout\ = ( \mux_alu|output[1]~6_combout\ & ( \mux_alu|output[4]~12_combout\ & ( (!\forward|Mux30~0_combout\ & (((!\forward|Mux31~0_combout\) # (\mux_alu|output[3]~10_combout\)))) # (\forward|Mux30~0_combout\ & 
-- (((\forward|Mux31~0_combout\)) # (\mux_alu|output[2]~8_combout\))) ) ) ) # ( !\mux_alu|output[1]~6_combout\ & ( \mux_alu|output[4]~12_combout\ & ( (!\forward|Mux30~0_combout\ & (((!\forward|Mux31~0_combout\) # (\mux_alu|output[3]~10_combout\)))) # 
-- (\forward|Mux30~0_combout\ & (\mux_alu|output[2]~8_combout\ & (!\forward|Mux31~0_combout\))) ) ) ) # ( \mux_alu|output[1]~6_combout\ & ( !\mux_alu|output[4]~12_combout\ & ( (!\forward|Mux30~0_combout\ & (((\forward|Mux31~0_combout\ & 
-- \mux_alu|output[3]~10_combout\)))) # (\forward|Mux30~0_combout\ & (((\forward|Mux31~0_combout\)) # (\mux_alu|output[2]~8_combout\))) ) ) ) # ( !\mux_alu|output[1]~6_combout\ & ( !\mux_alu|output[4]~12_combout\ & ( (!\forward|Mux30~0_combout\ & 
-- (((\forward|Mux31~0_combout\ & \mux_alu|output[3]~10_combout\)))) # (\forward|Mux30~0_combout\ & (\mux_alu|output[2]~8_combout\ & (!\forward|Mux31~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100000100110001111111010000110111001101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_alu|ALT_INV_output[2]~8_combout\,
	datab => \forward|ALT_INV_Mux30~0_combout\,
	datac => \forward|ALT_INV_Mux31~0_combout\,
	datad => \mux_alu|ALT_INV_output[3]~10_combout\,
	datae => \mux_alu|ALT_INV_output[1]~6_combout\,
	dataf => \mux_alu|ALT_INV_output[4]~12_combout\,
	combout => \alu_main|ShiftLeft1~11_combout\);

-- Location: LABCELL_X80_Y9_N12
\alu_main|ShiftLeft1~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft1~19_combout\ = ( \mux_alu|output[7]~18_combout\ & ( \mux_alu|output[5]~14_combout\ & ( ((!\forward|Mux30~0_combout\ & (\mux_alu|output[8]~20_combout\)) # (\forward|Mux30~0_combout\ & ((\mux_alu|output[6]~16_combout\)))) # 
-- (\forward|Mux31~0_combout\) ) ) ) # ( !\mux_alu|output[7]~18_combout\ & ( \mux_alu|output[5]~14_combout\ & ( (!\forward|Mux31~0_combout\ & ((!\forward|Mux30~0_combout\ & (\mux_alu|output[8]~20_combout\)) # (\forward|Mux30~0_combout\ & 
-- ((\mux_alu|output[6]~16_combout\))))) # (\forward|Mux31~0_combout\ & (((\forward|Mux30~0_combout\)))) ) ) ) # ( \mux_alu|output[7]~18_combout\ & ( !\mux_alu|output[5]~14_combout\ & ( (!\forward|Mux31~0_combout\ & ((!\forward|Mux30~0_combout\ & 
-- (\mux_alu|output[8]~20_combout\)) # (\forward|Mux30~0_combout\ & ((\mux_alu|output[6]~16_combout\))))) # (\forward|Mux31~0_combout\ & (((!\forward|Mux30~0_combout\)))) ) ) ) # ( !\mux_alu|output[7]~18_combout\ & ( !\mux_alu|output[5]~14_combout\ & ( 
-- (!\forward|Mux31~0_combout\ & ((!\forward|Mux30~0_combout\ & (\mux_alu|output[8]~20_combout\)) # (\forward|Mux30~0_combout\ & ((\mux_alu|output[6]~16_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010011100000111101000100101001011110111010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux31~0_combout\,
	datab => \mux_alu|ALT_INV_output[8]~20_combout\,
	datac => \forward|ALT_INV_Mux30~0_combout\,
	datad => \mux_alu|ALT_INV_output[6]~16_combout\,
	datae => \mux_alu|ALT_INV_output[7]~18_combout\,
	dataf => \mux_alu|ALT_INV_output[5]~14_combout\,
	combout => \alu_main|ShiftLeft1~19_combout\);

-- Location: LABCELL_X80_Y9_N0
\alu_main|ShiftLeft1~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft1~27_combout\ = ( \mux_alu|output[10]~24_combout\ & ( \mux_alu|output[11]~26_combout\ & ( (!\forward|Mux31~0_combout\ & (((\mux_alu|output[12]~28_combout\)) # (\forward|Mux30~0_combout\))) # (\forward|Mux31~0_combout\ & 
-- ((!\forward|Mux30~0_combout\) # ((\mux_alu|output[9]~22_combout\)))) ) ) ) # ( !\mux_alu|output[10]~24_combout\ & ( \mux_alu|output[11]~26_combout\ & ( (!\forward|Mux31~0_combout\ & (!\forward|Mux30~0_combout\ & ((\mux_alu|output[12]~28_combout\)))) # 
-- (\forward|Mux31~0_combout\ & ((!\forward|Mux30~0_combout\) # ((\mux_alu|output[9]~22_combout\)))) ) ) ) # ( \mux_alu|output[10]~24_combout\ & ( !\mux_alu|output[11]~26_combout\ & ( (!\forward|Mux31~0_combout\ & (((\mux_alu|output[12]~28_combout\)) # 
-- (\forward|Mux30~0_combout\))) # (\forward|Mux31~0_combout\ & (\forward|Mux30~0_combout\ & (\mux_alu|output[9]~22_combout\))) ) ) ) # ( !\mux_alu|output[10]~24_combout\ & ( !\mux_alu|output[11]~26_combout\ & ( (!\forward|Mux31~0_combout\ & 
-- (!\forward|Mux30~0_combout\ & ((\mux_alu|output[12]~28_combout\)))) # (\forward|Mux31~0_combout\ & (\forward|Mux30~0_combout\ & (\mux_alu|output[9]~22_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001001000111010101101000101110011010110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux31~0_combout\,
	datab => \forward|ALT_INV_Mux30~0_combout\,
	datac => \mux_alu|ALT_INV_output[9]~22_combout\,
	datad => \mux_alu|ALT_INV_output[12]~28_combout\,
	datae => \mux_alu|ALT_INV_output[10]~24_combout\,
	dataf => \mux_alu|ALT_INV_output[11]~26_combout\,
	combout => \alu_main|ShiftLeft1~27_combout\);

-- Location: MLABCELL_X82_Y9_N27
\alu_main|ShiftLeft1~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft1~35_combout\ = ( \forward|Mux31~0_combout\ & ( \forward|Mux30~0_combout\ & ( \mux_alu|output[13]~31_combout\ ) ) ) # ( !\forward|Mux31~0_combout\ & ( \forward|Mux30~0_combout\ & ( \mux_alu|output[14]~34_combout\ ) ) ) # ( 
-- \forward|Mux31~0_combout\ & ( !\forward|Mux30~0_combout\ & ( \mux_alu|output[15]~36_combout\ ) ) ) # ( !\forward|Mux31~0_combout\ & ( !\forward|Mux30~0_combout\ & ( \mux_alu|output[16]~38_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_alu|ALT_INV_output[13]~31_combout\,
	datab => \mux_alu|ALT_INV_output[16]~38_combout\,
	datac => \mux_alu|ALT_INV_output[15]~36_combout\,
	datad => \mux_alu|ALT_INV_output[14]~34_combout\,
	datae => \forward|ALT_INV_Mux31~0_combout\,
	dataf => \forward|ALT_INV_Mux30~0_combout\,
	combout => \alu_main|ShiftLeft1~35_combout\);

-- Location: LABCELL_X80_Y9_N36
\alu_main|Mux16~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux16~1_combout\ = ( \alu_main|ShiftLeft1~27_combout\ & ( \alu_main|ShiftLeft1~35_combout\ & ( (!\forward|Mux28~0_combout\) # ((!\forward|Mux29~0_combout\ & ((\alu_main|ShiftLeft1~19_combout\))) # (\forward|Mux29~0_combout\ & 
-- (\alu_main|ShiftLeft1~11_combout\))) ) ) ) # ( !\alu_main|ShiftLeft1~27_combout\ & ( \alu_main|ShiftLeft1~35_combout\ & ( (!\forward|Mux29~0_combout\ & (((!\forward|Mux28~0_combout\) # (\alu_main|ShiftLeft1~19_combout\)))) # (\forward|Mux29~0_combout\ & 
-- (\alu_main|ShiftLeft1~11_combout\ & (\forward|Mux28~0_combout\))) ) ) ) # ( \alu_main|ShiftLeft1~27_combout\ & ( !\alu_main|ShiftLeft1~35_combout\ & ( (!\forward|Mux29~0_combout\ & (((\forward|Mux28~0_combout\ & \alu_main|ShiftLeft1~19_combout\)))) # 
-- (\forward|Mux29~0_combout\ & (((!\forward|Mux28~0_combout\)) # (\alu_main|ShiftLeft1~11_combout\))) ) ) ) # ( !\alu_main|ShiftLeft1~27_combout\ & ( !\alu_main|ShiftLeft1~35_combout\ & ( (\forward|Mux28~0_combout\ & ((!\forward|Mux29~0_combout\ & 
-- ((\alu_main|ShiftLeft1~19_combout\))) # (\forward|Mux29~0_combout\ & (\alu_main|ShiftLeft1~11_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001011010100010101101110100001101010111111000111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux29~0_combout\,
	datab => \alu_main|ALT_INV_ShiftLeft1~11_combout\,
	datac => \forward|ALT_INV_Mux28~0_combout\,
	datad => \alu_main|ALT_INV_ShiftLeft1~19_combout\,
	datae => \alu_main|ALT_INV_ShiftLeft1~27_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft1~35_combout\,
	combout => \alu_main|Mux16~1_combout\);

-- Location: FF_X79_Y7_N53
\sinstruction_IDEX[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => sinstruction_IFID(10),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_IDEX(10));

-- Location: LABCELL_X79_Y7_N9
\alu_main|Mux26~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux26~2_combout\ = ( \alu_main|ShiftLeft1~6_combout\ & ( (!salucontrol_IDEX(1) & ((!salucontrol_IDEX(0) & ((\forward|Mux27~0_combout\))) # (salucontrol_IDEX(0) & (!sinstruction_IDEX(10))))) ) ) # ( !\alu_main|ShiftLeft1~6_combout\ & ( 
-- (!salucontrol_IDEX(0) & (((\forward|Mux27~0_combout\)))) # (salucontrol_IDEX(0) & ((!salucontrol_IDEX(1) & (!sinstruction_IDEX(10))) # (salucontrol_IDEX(1) & ((!\forward|Mux27~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101111111000000010111111100000001000110010000000100011001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IDEX(10),
	datab => ALT_INV_salucontrol_IDEX(1),
	datac => ALT_INV_salucontrol_IDEX(0),
	datad => \forward|ALT_INV_Mux27~0_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft1~6_combout\,
	combout => \alu_main|Mux26~2_combout\);

-- Location: LABCELL_X80_Y9_N18
\alu_main|Mux16~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux16~2_combout\ = ( \alu_main|Mux26~2_combout\ & ( \alu_main|Mux26~3_combout\ & ( \alu_main|ShiftRight1~4_combout\ ) ) ) # ( !\alu_main|Mux26~2_combout\ & ( \alu_main|Mux26~3_combout\ & ( \alu_main|Mux16~1_combout\ ) ) ) # ( 
-- \alu_main|Mux26~2_combout\ & ( !\alu_main|Mux26~3_combout\ & ( (\alu_main|ShiftLeft1~0_combout\ & \alu_main|ShiftLeft1~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000101010100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_ShiftLeft1~0_combout\,
	datab => \alu_main|ALT_INV_ShiftRight1~4_combout\,
	datac => \alu_main|ALT_INV_Mux16~1_combout\,
	datad => \alu_main|ALT_INV_ShiftLeft1~1_combout\,
	datae => \alu_main|ALT_INV_Mux26~2_combout\,
	dataf => \alu_main|ALT_INV_Mux26~3_combout\,
	combout => \alu_main|Mux16~2_combout\);

-- Location: FF_X77_Y10_N13
\sinstruction_IDEX[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sinstruction_IDEX[9]~feeder_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_IDEX(9));

-- Location: MLABCELL_X78_Y8_N18
\alu_main|ShiftLeft1~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft1~10_combout\ = ( \mux_alu|output[0]~3_combout\ & ( \mux_alu|output[1]~6_combout\ & ( ((!\forward|Mux31~0_combout\ & ((\mux_alu|output[3]~10_combout\))) # (\forward|Mux31~0_combout\ & (\mux_alu|output[2]~8_combout\))) # 
-- (\forward|Mux30~0_combout\) ) ) ) # ( !\mux_alu|output[0]~3_combout\ & ( \mux_alu|output[1]~6_combout\ & ( (!\forward|Mux31~0_combout\ & (((\forward|Mux30~0_combout\) # (\mux_alu|output[3]~10_combout\)))) # (\forward|Mux31~0_combout\ & 
-- (\mux_alu|output[2]~8_combout\ & ((!\forward|Mux30~0_combout\)))) ) ) ) # ( \mux_alu|output[0]~3_combout\ & ( !\mux_alu|output[1]~6_combout\ & ( (!\forward|Mux31~0_combout\ & (((\mux_alu|output[3]~10_combout\ & !\forward|Mux30~0_combout\)))) # 
-- (\forward|Mux31~0_combout\ & (((\forward|Mux30~0_combout\)) # (\mux_alu|output[2]~8_combout\))) ) ) ) # ( !\mux_alu|output[0]~3_combout\ & ( !\mux_alu|output[1]~6_combout\ & ( (!\forward|Mux30~0_combout\ & ((!\forward|Mux31~0_combout\ & 
-- ((\mux_alu|output[3]~10_combout\))) # (\forward|Mux31~0_combout\ & (\mux_alu|output[2]~8_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100000000000111010011001100011101110011000001110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_alu|ALT_INV_output[2]~8_combout\,
	datab => \forward|ALT_INV_Mux31~0_combout\,
	datac => \mux_alu|ALT_INV_output[3]~10_combout\,
	datad => \forward|ALT_INV_Mux30~0_combout\,
	datae => \mux_alu|ALT_INV_output[0]~3_combout\,
	dataf => \mux_alu|ALT_INV_output[1]~6_combout\,
	combout => \alu_main|ShiftLeft1~10_combout\);

-- Location: FF_X74_Y7_N31
\salumainresult_MEMWB[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => salumainresult_EXMEM(22),
	sclr => \process_8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => salumainresult_MEMWB(22));

-- Location: FF_X72_Y7_N59
\sreaddata2_EXMEM[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => sreaddata2_IDEX(16),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata2_EXMEM(16));

-- Location: FF_X59_Y7_N29
\reg_file|registers[27][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[17]~17_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[27][17]~q\);

-- Location: FF_X59_Y6_N49
\reg_file|registers[19][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[17]~17_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[19][17]~q\);

-- Location: FF_X59_Y7_N32
\reg_file|registers[31][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[17]~17_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[31][17]~q\);

-- Location: FF_X59_Y9_N50
\reg_file|registers[23][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[17]~17_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[23][17]~q\);

-- Location: MLABCELL_X59_Y7_N30
\sreaddata1_IDEX~190\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~190_combout\ = ( \reg_file|registers[31][17]~q\ & ( \reg_file|registers[23][17]~q\ & ( ((!sinstruction_IFID(24) & ((\reg_file|registers[19][17]~q\))) # (sinstruction_IFID(24) & (\reg_file|registers[27][17]~q\))) # (sinstruction_IFID(23)) 
-- ) ) ) # ( !\reg_file|registers[31][17]~q\ & ( \reg_file|registers[23][17]~q\ & ( (!sinstruction_IFID(23) & ((!sinstruction_IFID(24) & ((\reg_file|registers[19][17]~q\))) # (sinstruction_IFID(24) & (\reg_file|registers[27][17]~q\)))) # 
-- (sinstruction_IFID(23) & (!sinstruction_IFID(24))) ) ) ) # ( \reg_file|registers[31][17]~q\ & ( !\reg_file|registers[23][17]~q\ & ( (!sinstruction_IFID(23) & ((!sinstruction_IFID(24) & ((\reg_file|registers[19][17]~q\))) # (sinstruction_IFID(24) & 
-- (\reg_file|registers[27][17]~q\)))) # (sinstruction_IFID(23) & (sinstruction_IFID(24))) ) ) ) # ( !\reg_file|registers[31][17]~q\ & ( !\reg_file|registers[23][17]~q\ & ( (!sinstruction_IFID(23) & ((!sinstruction_IFID(24) & 
-- ((\reg_file|registers[19][17]~q\))) # (sinstruction_IFID(24) & (\reg_file|registers[27][17]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000100111001101101000110110011100101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(23),
	datab => ALT_INV_sinstruction_IFID(24),
	datac => \reg_file|ALT_INV_registers[27][17]~q\,
	datad => \reg_file|ALT_INV_registers[19][17]~q\,
	datae => \reg_file|ALT_INV_registers[31][17]~q\,
	dataf => \reg_file|ALT_INV_registers[23][17]~q\,
	combout => \sreaddata1_IDEX~190_combout\);

-- Location: FF_X61_Y6_N26
\reg_file|registers[16][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[17]~17_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[16][17]~q\);

-- Location: FF_X67_Y7_N43
\reg_file|registers[28][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[17]~17_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[28][17]~q\);

-- Location: LABCELL_X70_Y5_N51
\reg_file|registers[24][17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[24][17]~feeder_combout\ = ( \mux_jal|output[17]~17_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[17]~17_combout\,
	combout => \reg_file|registers[24][17]~feeder_combout\);

-- Location: FF_X70_Y5_N52
\reg_file|registers[24][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[24][17]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[24][17]~q\);

-- Location: FF_X61_Y6_N11
\reg_file|registers[20][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[17]~17_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[20][17]~q\);

-- Location: LABCELL_X61_Y6_N6
\sreaddata1_IDEX~187\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~187_combout\ = ( \reg_file|registers[24][17]~q\ & ( \reg_file|registers[20][17]~q\ & ( (!sinstruction_IFID(24) & (((sinstruction_IFID(23))) # (\reg_file|registers[16][17]~q\))) # (sinstruction_IFID(24) & (((!sinstruction_IFID(23)) # 
-- (\reg_file|registers[28][17]~q\)))) ) ) ) # ( !\reg_file|registers[24][17]~q\ & ( \reg_file|registers[20][17]~q\ & ( (!sinstruction_IFID(24) & (((sinstruction_IFID(23))) # (\reg_file|registers[16][17]~q\))) # (sinstruction_IFID(24) & 
-- (((sinstruction_IFID(23) & \reg_file|registers[28][17]~q\)))) ) ) ) # ( \reg_file|registers[24][17]~q\ & ( !\reg_file|registers[20][17]~q\ & ( (!sinstruction_IFID(24) & (\reg_file|registers[16][17]~q\ & (!sinstruction_IFID(23)))) # (sinstruction_IFID(24) 
-- & (((!sinstruction_IFID(23)) # (\reg_file|registers[28][17]~q\)))) ) ) ) # ( !\reg_file|registers[24][17]~q\ & ( !\reg_file|registers[20][17]~q\ & ( (!sinstruction_IFID(24) & (\reg_file|registers[16][17]~q\ & (!sinstruction_IFID(23)))) # 
-- (sinstruction_IFID(24) & (((sinstruction_IFID(23) & \reg_file|registers[28][17]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000011011100000111001101001100010011110111110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[16][17]~q\,
	datab => ALT_INV_sinstruction_IFID(24),
	datac => ALT_INV_sinstruction_IFID(23),
	datad => \reg_file|ALT_INV_registers[28][17]~q\,
	datae => \reg_file|ALT_INV_registers[24][17]~q\,
	dataf => \reg_file|ALT_INV_registers[20][17]~q\,
	combout => \sreaddata1_IDEX~187_combout\);

-- Location: LABCELL_X70_Y13_N33
\reg_file|registers[30][17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[30][17]~feeder_combout\ = ( \mux_jal|output[17]~17_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[17]~17_combout\,
	combout => \reg_file|registers[30][17]~feeder_combout\);

-- Location: FF_X70_Y13_N35
\reg_file|registers[30][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[30][17]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[30][17]~q\);

-- Location: LABCELL_X70_Y13_N48
\reg_file|registers[26][17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[26][17]~feeder_combout\ = ( \mux_jal|output[17]~17_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[17]~17_combout\,
	combout => \reg_file|registers[26][17]~feeder_combout\);

-- Location: FF_X70_Y13_N50
\reg_file|registers[26][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[26][17]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[26][17]~q\);

-- Location: FF_X70_Y11_N14
\reg_file|registers[18][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[17]~17_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[18][17]~q\);

-- Location: FF_X70_Y12_N34
\reg_file|registers[22][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[17]~17_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[22][17]~q\);

-- Location: LABCELL_X70_Y13_N24
\sreaddata1_IDEX~189\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~189_combout\ = ( sinstruction_IFID(23) & ( \reg_file|registers[22][17]~q\ & ( (!sinstruction_IFID(24)) # (\reg_file|registers[30][17]~q\) ) ) ) # ( !sinstruction_IFID(23) & ( \reg_file|registers[22][17]~q\ & ( (!sinstruction_IFID(24) & 
-- ((\reg_file|registers[18][17]~q\))) # (sinstruction_IFID(24) & (\reg_file|registers[26][17]~q\)) ) ) ) # ( sinstruction_IFID(23) & ( !\reg_file|registers[22][17]~q\ & ( (\reg_file|registers[30][17]~q\ & sinstruction_IFID(24)) ) ) ) # ( 
-- !sinstruction_IFID(23) & ( !\reg_file|registers[22][17]~q\ & ( (!sinstruction_IFID(24) & ((\reg_file|registers[18][17]~q\))) # (sinstruction_IFID(24) & (\reg_file|registers[26][17]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000100010001000100000011110011111101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[30][17]~q\,
	datab => ALT_INV_sinstruction_IFID(24),
	datac => \reg_file|ALT_INV_registers[26][17]~q\,
	datad => \reg_file|ALT_INV_registers[18][17]~q\,
	datae => ALT_INV_sinstruction_IFID(23),
	dataf => \reg_file|ALT_INV_registers[22][17]~q\,
	combout => \sreaddata1_IDEX~189_combout\);

-- Location: LABCELL_X66_Y3_N15
\reg_file|registers[25][17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[25][17]~feeder_combout\ = ( \mux_jal|output[17]~17_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[17]~17_combout\,
	combout => \reg_file|registers[25][17]~feeder_combout\);

-- Location: FF_X66_Y3_N16
\reg_file|registers[25][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[25][17]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[25][17]~q\);

-- Location: FF_X63_Y7_N44
\reg_file|registers[17][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[17]~17_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[17][17]~q\);

-- Location: FF_X61_Y7_N38
\reg_file|registers[21][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[17]~17_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[21][17]~q\);

-- Location: LABCELL_X70_Y10_N6
\reg_file|registers[29][17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[29][17]~feeder_combout\ = ( \mux_jal|output[17]~17_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[17]~17_combout\,
	combout => \reg_file|registers[29][17]~feeder_combout\);

-- Location: FF_X70_Y10_N8
\reg_file|registers[29][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[29][17]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[29][17]~q\);

-- Location: LABCELL_X61_Y7_N36
\sreaddata1_IDEX~188\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~188_combout\ = ( \reg_file|registers[21][17]~q\ & ( \reg_file|registers[29][17]~q\ & ( ((!sinstruction_IFID(24) & ((\reg_file|registers[17][17]~q\))) # (sinstruction_IFID(24) & (\reg_file|registers[25][17]~q\))) # (sinstruction_IFID(23)) 
-- ) ) ) # ( !\reg_file|registers[21][17]~q\ & ( \reg_file|registers[29][17]~q\ & ( (!sinstruction_IFID(23) & ((!sinstruction_IFID(24) & ((\reg_file|registers[17][17]~q\))) # (sinstruction_IFID(24) & (\reg_file|registers[25][17]~q\)))) # 
-- (sinstruction_IFID(23) & (((sinstruction_IFID(24))))) ) ) ) # ( \reg_file|registers[21][17]~q\ & ( !\reg_file|registers[29][17]~q\ & ( (!sinstruction_IFID(23) & ((!sinstruction_IFID(24) & ((\reg_file|registers[17][17]~q\))) # (sinstruction_IFID(24) & 
-- (\reg_file|registers[25][17]~q\)))) # (sinstruction_IFID(23) & (((!sinstruction_IFID(24))))) ) ) ) # ( !\reg_file|registers[21][17]~q\ & ( !\reg_file|registers[29][17]~q\ & ( (!sinstruction_IFID(23) & ((!sinstruction_IFID(24) & 
-- ((\reg_file|registers[17][17]~q\))) # (sinstruction_IFID(24) & (\reg_file|registers[25][17]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100001101001111010000000111110001110011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[25][17]~q\,
	datab => ALT_INV_sinstruction_IFID(23),
	datac => ALT_INV_sinstruction_IFID(24),
	datad => \reg_file|ALT_INV_registers[17][17]~q\,
	datae => \reg_file|ALT_INV_registers[21][17]~q\,
	dataf => \reg_file|ALT_INV_registers[29][17]~q\,
	combout => \sreaddata1_IDEX~188_combout\);

-- Location: LABCELL_X62_Y5_N0
\sreaddata1_IDEX~191\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~191_combout\ = ( \sreaddata1_IDEX~189_combout\ & ( \sreaddata1_IDEX~188_combout\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & (((sinstruction_IFID(22)) # (\sreaddata1_IDEX~187_combout\)))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & 
-- (((!sinstruction_IFID(22))) # (\sreaddata1_IDEX~190_combout\))) ) ) ) # ( !\sreaddata1_IDEX~189_combout\ & ( \sreaddata1_IDEX~188_combout\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & (((\sreaddata1_IDEX~187_combout\ & !sinstruction_IFID(22))))) # 
-- (\sinstruction_IFID[21]~DUPLICATE_q\ & (((!sinstruction_IFID(22))) # (\sreaddata1_IDEX~190_combout\))) ) ) ) # ( \sreaddata1_IDEX~189_combout\ & ( !\sreaddata1_IDEX~188_combout\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & (((sinstruction_IFID(22)) # 
-- (\sreaddata1_IDEX~187_combout\)))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & (\sreaddata1_IDEX~190_combout\ & ((sinstruction_IFID(22))))) ) ) ) # ( !\sreaddata1_IDEX~189_combout\ & ( !\sreaddata1_IDEX~188_combout\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ 
-- & (((\sreaddata1_IDEX~187_combout\ & !sinstruction_IFID(22))))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & (\sreaddata1_IDEX~190_combout\ & ((sinstruction_IFID(22))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000010001000010101011101101011111000100010101111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	datab => \ALT_INV_sreaddata1_IDEX~190_combout\,
	datac => \ALT_INV_sreaddata1_IDEX~187_combout\,
	datad => ALT_INV_sinstruction_IFID(22),
	datae => \ALT_INV_sreaddata1_IDEX~189_combout\,
	dataf => \ALT_INV_sreaddata1_IDEX~188_combout\,
	combout => \sreaddata1_IDEX~191_combout\);

-- Location: MLABCELL_X65_Y11_N15
\reg_file|registers[1][17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[1][17]~feeder_combout\ = ( \mux_jal|output[17]~17_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[17]~17_combout\,
	combout => \reg_file|registers[1][17]~feeder_combout\);

-- Location: FF_X65_Y11_N16
\reg_file|registers[1][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[1][17]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[1][17]~q\);

-- Location: FF_X66_Y10_N41
\reg_file|registers[0][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[17]~17_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[0][17]~q\);

-- Location: FF_X66_Y10_N2
\reg_file|registers[3][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[17]~17_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[3][17]~q\);

-- Location: LABCELL_X66_Y10_N24
\sreaddata1_IDEX~193\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~193_combout\ = ( \reg_file|registers[2][17]~q\ & ( \sinstruction_IFID[21]~DUPLICATE_q\ & ( (!sinstruction_IFID(22) & (\reg_file|registers[1][17]~q\)) # (sinstruction_IFID(22) & ((\reg_file|registers[3][17]~q\))) ) ) ) # ( 
-- !\reg_file|registers[2][17]~q\ & ( \sinstruction_IFID[21]~DUPLICATE_q\ & ( (!sinstruction_IFID(22) & (\reg_file|registers[1][17]~q\)) # (sinstruction_IFID(22) & ((\reg_file|registers[3][17]~q\))) ) ) ) # ( \reg_file|registers[2][17]~q\ & ( 
-- !\sinstruction_IFID[21]~DUPLICATE_q\ & ( (sinstruction_IFID(22)) # (\reg_file|registers[0][17]~q\) ) ) ) # ( !\reg_file|registers[2][17]~q\ & ( !\sinstruction_IFID[21]~DUPLICATE_q\ & ( (\reg_file|registers[0][17]~q\ & !sinstruction_IFID(22)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100111111111101010101000011110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[1][17]~q\,
	datab => \reg_file|ALT_INV_registers[0][17]~q\,
	datac => \reg_file|ALT_INV_registers[3][17]~q\,
	datad => ALT_INV_sinstruction_IFID(22),
	datae => \reg_file|ALT_INV_registers[2][17]~q\,
	dataf => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	combout => \sreaddata1_IDEX~193_combout\);

-- Location: FF_X64_Y9_N5
\reg_file|registers[10][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[17]~17_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[10][17]~q\);

-- Location: FF_X64_Y9_N7
\reg_file|registers[9][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[17]~17_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[9][17]~q\);

-- Location: FF_X63_Y9_N50
\reg_file|registers[11][17]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[17]~17_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[11][17]~DUPLICATE_q\);

-- Location: LABCELL_X64_Y9_N39
\reg_file|registers[8][17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[8][17]~feeder_combout\ = \mux_jal|output[17]~17_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_jal|ALT_INV_output[17]~17_combout\,
	combout => \reg_file|registers[8][17]~feeder_combout\);

-- Location: FF_X64_Y9_N41
\reg_file|registers[8][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[8][17]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[8][17]~q\);

-- Location: LABCELL_X63_Y9_N3
\sreaddata1_IDEX~192\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~192_combout\ = ( sinstruction_IFID(22) & ( \reg_file|registers[8][17]~q\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & (\reg_file|registers[10][17]~q\)) # (\sinstruction_IFID[21]~DUPLICATE_q\ & ((\reg_file|registers[11][17]~DUPLICATE_q\))) 
-- ) ) ) # ( !sinstruction_IFID(22) & ( \reg_file|registers[8][17]~q\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\) # (\reg_file|registers[9][17]~q\) ) ) ) # ( sinstruction_IFID(22) & ( !\reg_file|registers[8][17]~q\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & 
-- (\reg_file|registers[10][17]~q\)) # (\sinstruction_IFID[21]~DUPLICATE_q\ & ((\reg_file|registers[11][17]~DUPLICATE_q\))) ) ) ) # ( !sinstruction_IFID(22) & ( !\reg_file|registers[8][17]~q\ & ( (\reg_file|registers[9][17]~q\ & 
-- \sinstruction_IFID[21]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011010100000101111111110011111100110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[10][17]~q\,
	datab => \reg_file|ALT_INV_registers[9][17]~q\,
	datac => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	datad => \reg_file|ALT_INV_registers[11][17]~DUPLICATE_q\,
	datae => ALT_INV_sinstruction_IFID(22),
	dataf => \reg_file|ALT_INV_registers[8][17]~q\,
	combout => \sreaddata1_IDEX~192_combout\);

-- Location: LABCELL_X60_Y10_N36
\reg_file|registers[14][17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[14][17]~feeder_combout\ = ( \mux_jal|output[17]~17_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[17]~17_combout\,
	combout => \reg_file|registers[14][17]~feeder_combout\);

-- Location: FF_X60_Y10_N38
\reg_file|registers[14][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[14][17]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[14][17]~q\);

-- Location: LABCELL_X60_Y10_N42
\reg_file|registers[15][17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[15][17]~feeder_combout\ = ( \mux_jal|output[17]~17_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[17]~17_combout\,
	combout => \reg_file|registers[15][17]~feeder_combout\);

-- Location: FF_X60_Y10_N44
\reg_file|registers[15][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[15][17]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[15][17]~q\);

-- Location: LABCELL_X60_Y10_N18
\reg_file|registers[12][17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[12][17]~feeder_combout\ = ( \mux_jal|output[17]~17_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[17]~17_combout\,
	combout => \reg_file|registers[12][17]~feeder_combout\);

-- Location: FF_X60_Y10_N20
\reg_file|registers[12][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[12][17]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[12][17]~q\);

-- Location: FF_X61_Y9_N47
\reg_file|registers[13][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[17]~17_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[13][17]~q\);

-- Location: LABCELL_X60_Y10_N51
\sreaddata1_IDEX~194\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~194_combout\ = ( \sinstruction_IFID[21]~DUPLICATE_q\ & ( \reg_file|registers[13][17]~q\ & ( (!sinstruction_IFID(22)) # (\reg_file|registers[15][17]~q\) ) ) ) # ( !\sinstruction_IFID[21]~DUPLICATE_q\ & ( \reg_file|registers[13][17]~q\ & ( 
-- (!sinstruction_IFID(22) & ((\reg_file|registers[12][17]~q\))) # (sinstruction_IFID(22) & (\reg_file|registers[14][17]~q\)) ) ) ) # ( \sinstruction_IFID[21]~DUPLICATE_q\ & ( !\reg_file|registers[13][17]~q\ & ( (\reg_file|registers[15][17]~q\ & 
-- sinstruction_IFID(22)) ) ) ) # ( !\sinstruction_IFID[21]~DUPLICATE_q\ & ( !\reg_file|registers[13][17]~q\ & ( (!sinstruction_IFID(22) & ((\reg_file|registers[12][17]~q\))) # (sinstruction_IFID(22) & (\reg_file|registers[14][17]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000000110000001100000101111101011111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[14][17]~q\,
	datab => \reg_file|ALT_INV_registers[15][17]~q\,
	datac => ALT_INV_sinstruction_IFID(22),
	datad => \reg_file|ALT_INV_registers[12][17]~q\,
	datae => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	dataf => \reg_file|ALT_INV_registers[13][17]~q\,
	combout => \sreaddata1_IDEX~194_combout\);

-- Location: FF_X74_Y10_N10
\reg_file|registers[5][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[17]~17_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[5][17]~q\);

-- Location: FF_X75_Y10_N26
\reg_file|registers[6][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[17]~17_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[6][17]~q\);

-- Location: FF_X74_Y10_N40
\reg_file|registers[7][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[17]~17_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[7][17]~q\);

-- Location: FF_X73_Y10_N22
\reg_file|registers[4][17]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[17]~17_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[4][17]~DUPLICATE_q\);

-- Location: LABCELL_X75_Y10_N21
\sreaddata1_IDEX~195\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~195_combout\ = ( \reg_file|registers[4][17]~DUPLICATE_q\ & ( \sinstruction_IFID[21]~DUPLICATE_q\ & ( (!sinstruction_IFID(22) & (\reg_file|registers[5][17]~q\)) # (sinstruction_IFID(22) & ((\reg_file|registers[7][17]~q\))) ) ) ) # ( 
-- !\reg_file|registers[4][17]~DUPLICATE_q\ & ( \sinstruction_IFID[21]~DUPLICATE_q\ & ( (!sinstruction_IFID(22) & (\reg_file|registers[5][17]~q\)) # (sinstruction_IFID(22) & ((\reg_file|registers[7][17]~q\))) ) ) ) # ( \reg_file|registers[4][17]~DUPLICATE_q\ 
-- & ( !\sinstruction_IFID[21]~DUPLICATE_q\ & ( (!sinstruction_IFID(22)) # (\reg_file|registers[6][17]~q\) ) ) ) # ( !\reg_file|registers[4][17]~DUPLICATE_q\ & ( !\sinstruction_IFID[21]~DUPLICATE_q\ & ( (\reg_file|registers[6][17]~q\ & sinstruction_IFID(22)) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011111100111111001101010000010111110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[5][17]~q\,
	datab => \reg_file|ALT_INV_registers[6][17]~q\,
	datac => ALT_INV_sinstruction_IFID(22),
	datad => \reg_file|ALT_INV_registers[7][17]~q\,
	datae => \reg_file|ALT_INV_registers[4][17]~DUPLICATE_q\,
	dataf => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	combout => \sreaddata1_IDEX~195_combout\);

-- Location: LABCELL_X62_Y5_N18
\sreaddata1_IDEX~196\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~196_combout\ = ( sinstruction_IFID(23) & ( \sreaddata1_IDEX~195_combout\ & ( (!\sinstruction_IFID[24]~DUPLICATE_q\) # (\sreaddata1_IDEX~194_combout\) ) ) ) # ( !sinstruction_IFID(23) & ( \sreaddata1_IDEX~195_combout\ & ( 
-- (!\sinstruction_IFID[24]~DUPLICATE_q\ & (\sreaddata1_IDEX~193_combout\)) # (\sinstruction_IFID[24]~DUPLICATE_q\ & ((\sreaddata1_IDEX~192_combout\))) ) ) ) # ( sinstruction_IFID(23) & ( !\sreaddata1_IDEX~195_combout\ & ( (\sreaddata1_IDEX~194_combout\ & 
-- \sinstruction_IFID[24]~DUPLICATE_q\) ) ) ) # ( !sinstruction_IFID(23) & ( !\sreaddata1_IDEX~195_combout\ & ( (!\sinstruction_IFID[24]~DUPLICATE_q\ & (\sreaddata1_IDEX~193_combout\)) # (\sinstruction_IFID[24]~DUPLICATE_q\ & 
-- ((\sreaddata1_IDEX~192_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011000000000000111101010101001100111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sreaddata1_IDEX~193_combout\,
	datab => \ALT_INV_sreaddata1_IDEX~192_combout\,
	datac => \ALT_INV_sreaddata1_IDEX~194_combout\,
	datad => \ALT_INV_sinstruction_IFID[24]~DUPLICATE_q\,
	datae => ALT_INV_sinstruction_IFID(23),
	dataf => \ALT_INV_sreaddata1_IDEX~195_combout\,
	combout => \sreaddata1_IDEX~196_combout\);

-- Location: LABCELL_X62_Y5_N39
\sreaddata1_IDEX~197\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~197_combout\ = ( \sreaddata1_IDEX~191_combout\ & ( \sreaddata1_IDEX~196_combout\ ) ) # ( !\sreaddata1_IDEX~191_combout\ & ( \sreaddata1_IDEX~196_combout\ & ( !sinstruction_IFID(25) ) ) ) # ( \sreaddata1_IDEX~191_combout\ & ( 
-- !\sreaddata1_IDEX~196_combout\ & ( sinstruction_IFID(25) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010110101010101010101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(25),
	datae => \ALT_INV_sreaddata1_IDEX~191_combout\,
	dataf => \ALT_INV_sreaddata1_IDEX~196_combout\,
	combout => \sreaddata1_IDEX~197_combout\);

-- Location: FF_X62_Y5_N40
\sreaddata1_IDEX[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sreaddata1_IDEX~197_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata1_IDEX(17));

-- Location: LABCELL_X74_Y10_N3
\forward|Mux14~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux14~0_combout\ = ( \forward|Mux3~0_combout\ & ( \forward|rd1_out[0]~2_combout\ & ( sreaddata1_IDEX(17) ) ) ) # ( !\forward|Mux3~0_combout\ & ( \forward|rd1_out[0]~2_combout\ & ( \mux_jal|output[17]~17_combout\ ) ) ) # ( \forward|Mux3~0_combout\ 
-- & ( !\forward|rd1_out[0]~2_combout\ & ( sreaddata1_IDEX(17) ) ) ) # ( !\forward|Mux3~0_combout\ & ( !\forward|rd1_out[0]~2_combout\ & ( salumainresult_EXMEM(17) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sreaddata1_IDEX(17),
	datab => ALT_INV_salumainresult_EXMEM(17),
	datac => \mux_jal|ALT_INV_output[17]~17_combout\,
	datae => \forward|ALT_INV_Mux3~0_combout\,
	dataf => \forward|ALT_INV_rd1_out[0]~2_combout\,
	combout => \forward|Mux14~0_combout\);

-- Location: LABCELL_X73_Y8_N54
\forward|Mux14~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux14~1_combout\ = ( \mux_jal|output[17]~17_combout\ & ( (salumainresult_EXMEM(17)) # (\forward|rd1_out[0]~2_combout\) ) ) # ( !\mux_jal|output[17]~17_combout\ & ( (!\forward|rd1_out[0]~2_combout\ & salumainresult_EXMEM(17)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \forward|ALT_INV_rd1_out[0]~2_combout\,
	datad => ALT_INV_salumainresult_EXMEM(17),
	dataf => \mux_jal|ALT_INV_output[17]~17_combout\,
	combout => \forward|Mux14~1_combout\);

-- Location: LABCELL_X74_Y10_N6
\mux_alu|output[17]~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_alu|output[17]~39_combout\ = ( \forward|rd2_out[0]~2_combout\ & ( \mux_jal|output[17]~17_combout\ & ( (!\salusrc_IDEX~q\ & !\mux_alu|output[17]~1_combout\) ) ) ) # ( !\forward|rd2_out[0]~2_combout\ & ( \mux_jal|output[17]~17_combout\ & ( 
-- (!\salusrc_IDEX~q\ & ((!\mux_alu|output[17]~1_combout\ & (salumainresult_EXMEM(17))) # (\mux_alu|output[17]~1_combout\ & ((sreaddata2_IDEX(17)))))) ) ) ) # ( !\forward|rd2_out[0]~2_combout\ & ( !\mux_jal|output[17]~17_combout\ & ( (!\salusrc_IDEX~q\ & 
-- ((!\mux_alu|output[17]~1_combout\ & (salumainresult_EXMEM(17))) # (\mux_alu|output[17]~1_combout\ & ((sreaddata2_IDEX(17)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010000000000000000000100000001010101010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_salusrc_IDEX~q\,
	datab => ALT_INV_salumainresult_EXMEM(17),
	datac => \mux_alu|ALT_INV_output[17]~1_combout\,
	datad => ALT_INV_sreaddata2_IDEX(17),
	datae => \forward|ALT_INV_rd2_out[0]~2_combout\,
	dataf => \mux_jal|ALT_INV_output[17]~17_combout\,
	combout => \mux_alu|output[17]~39_combout\);

-- Location: LABCELL_X77_Y8_N54
\alu_main|Add0~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Add0~69_sumout\ = SUM(( (!\forward|Mux3~0_combout\ & ((\forward|Mux14~1_combout\))) # (\forward|Mux3~0_combout\ & (sreaddata1_IDEX(17))) ) + ( !salucontrol_IDEX(2) $ (!\mux_alu|output[17]~39_combout\) ) + ( \alu_main|Add0~66\ ))
-- \alu_main|Add0~70\ = CARRY(( (!\forward|Mux3~0_combout\ & ((\forward|Mux14~1_combout\))) # (\forward|Mux3~0_combout\ & (sreaddata1_IDEX(17))) ) + ( !salucontrol_IDEX(2) $ (!\mux_alu|output[17]~39_combout\) ) + ( \alu_main|Add0~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010100101010100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salucontrol_IDEX(2),
	datab => \forward|ALT_INV_Mux3~0_combout\,
	datac => ALT_INV_sreaddata1_IDEX(17),
	datad => \forward|ALT_INV_Mux14~1_combout\,
	dataf => \mux_alu|ALT_INV_output[17]~39_combout\,
	cin => \alu_main|Add0~66\,
	sumout => \alu_main|Add0~69_sumout\,
	cout => \alu_main|Add0~70\);

-- Location: LABCELL_X77_Y8_N3
\alu_main|Mux17~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux17~4_combout\ = ( \mux_alu|output[17]~39_combout\ & ( (!salucontrol_IDEX(0) & ((!salucontrol_IDEX(1) & (\forward|Mux14~0_combout\)) # (salucontrol_IDEX(1) & ((\alu_main|Add0~69_sumout\))))) # (salucontrol_IDEX(0) & (!salucontrol_IDEX(1))) ) ) 
-- # ( !\mux_alu|output[17]~39_combout\ & ( (!salucontrol_IDEX(0) & (salucontrol_IDEX(1) & ((\alu_main|Add0~69_sumout\)))) # (salucontrol_IDEX(0) & (!salucontrol_IDEX(1) & (\forward|Mux14~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000001000010011001001100011011100100110001101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salucontrol_IDEX(0),
	datab => ALT_INV_salucontrol_IDEX(1),
	datac => \forward|ALT_INV_Mux14~0_combout\,
	datad => \alu_main|ALT_INV_Add0~69_sumout\,
	dataf => \mux_alu|ALT_INV_output[17]~39_combout\,
	combout => \alu_main|Mux17~4_combout\);

-- Location: MLABCELL_X82_Y8_N12
\alu_main|ShiftLeft0~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft0~11_combout\ = ( \mux_alu|output[4]~12_combout\ & ( \mux_alu|output[5]~14_combout\ & ( (!sinstruction_IDEX(7)) # ((!\sinstruction_IDEX[6]~DUPLICATE_q\ & (\mux_alu|output[3]~10_combout\)) # (\sinstruction_IDEX[6]~DUPLICATE_q\ & 
-- ((\mux_alu|output[2]~8_combout\)))) ) ) ) # ( !\mux_alu|output[4]~12_combout\ & ( \mux_alu|output[5]~14_combout\ & ( (!sinstruction_IDEX(7) & (!\sinstruction_IDEX[6]~DUPLICATE_q\)) # (sinstruction_IDEX(7) & ((!\sinstruction_IDEX[6]~DUPLICATE_q\ & 
-- (\mux_alu|output[3]~10_combout\)) # (\sinstruction_IDEX[6]~DUPLICATE_q\ & ((\mux_alu|output[2]~8_combout\))))) ) ) ) # ( \mux_alu|output[4]~12_combout\ & ( !\mux_alu|output[5]~14_combout\ & ( (!sinstruction_IDEX(7) & (\sinstruction_IDEX[6]~DUPLICATE_q\)) 
-- # (sinstruction_IDEX(7) & ((!\sinstruction_IDEX[6]~DUPLICATE_q\ & (\mux_alu|output[3]~10_combout\)) # (\sinstruction_IDEX[6]~DUPLICATE_q\ & ((\mux_alu|output[2]~8_combout\))))) ) ) ) # ( !\mux_alu|output[4]~12_combout\ & ( !\mux_alu|output[5]~14_combout\ 
-- & ( (sinstruction_IDEX(7) & ((!\sinstruction_IDEX[6]~DUPLICATE_q\ & (\mux_alu|output[3]~10_combout\)) # (\sinstruction_IDEX[6]~DUPLICATE_q\ & ((\mux_alu|output[2]~8_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101001001100011011110001100100111011010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IDEX(7),
	datab => \ALT_INV_sinstruction_IDEX[6]~DUPLICATE_q\,
	datac => \mux_alu|ALT_INV_output[3]~10_combout\,
	datad => \mux_alu|ALT_INV_output[2]~8_combout\,
	datae => \mux_alu|ALT_INV_output[4]~12_combout\,
	dataf => \mux_alu|ALT_INV_output[5]~14_combout\,
	combout => \alu_main|ShiftLeft0~11_combout\);

-- Location: MLABCELL_X82_Y8_N6
\alu_main|ShiftLeft0~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft0~20_combout\ = ( \mux_alu|output[8]~20_combout\ & ( \mux_alu|output[7]~18_combout\ & ( (!sinstruction_IDEX(7) & (((\mux_alu|output[9]~22_combout\)) # (\sinstruction_IDEX[6]~DUPLICATE_q\))) # (sinstruction_IDEX(7) & 
-- ((!\sinstruction_IDEX[6]~DUPLICATE_q\) # ((\mux_alu|output[6]~16_combout\)))) ) ) ) # ( !\mux_alu|output[8]~20_combout\ & ( \mux_alu|output[7]~18_combout\ & ( (!sinstruction_IDEX(7) & (!\sinstruction_IDEX[6]~DUPLICATE_q\ & 
-- ((\mux_alu|output[9]~22_combout\)))) # (sinstruction_IDEX(7) & ((!\sinstruction_IDEX[6]~DUPLICATE_q\) # ((\mux_alu|output[6]~16_combout\)))) ) ) ) # ( \mux_alu|output[8]~20_combout\ & ( !\mux_alu|output[7]~18_combout\ & ( (!sinstruction_IDEX(7) & 
-- (((\mux_alu|output[9]~22_combout\)) # (\sinstruction_IDEX[6]~DUPLICATE_q\))) # (sinstruction_IDEX(7) & (\sinstruction_IDEX[6]~DUPLICATE_q\ & (\mux_alu|output[6]~16_combout\))) ) ) ) # ( !\mux_alu|output[8]~20_combout\ & ( !\mux_alu|output[7]~18_combout\ & 
-- ( (!sinstruction_IDEX(7) & (!\sinstruction_IDEX[6]~DUPLICATE_q\ & ((\mux_alu|output[9]~22_combout\)))) # (sinstruction_IDEX(7) & (\sinstruction_IDEX[6]~DUPLICATE_q\ & (\mux_alu|output[6]~16_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001001000111010101101000101110011010110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IDEX(7),
	datab => \ALT_INV_sinstruction_IDEX[6]~DUPLICATE_q\,
	datac => \mux_alu|ALT_INV_output[6]~16_combout\,
	datad => \mux_alu|ALT_INV_output[9]~22_combout\,
	datae => \mux_alu|ALT_INV_output[8]~20_combout\,
	dataf => \mux_alu|ALT_INV_output[7]~18_combout\,
	combout => \alu_main|ShiftLeft0~20_combout\);

-- Location: LABCELL_X83_Y7_N18
\alu_main|ShiftLeft0~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft0~35_combout\ = ( \mux_alu|output[17]~39_combout\ & ( \mux_alu|output[14]~34_combout\ & ( (!\sinstruction_IDEX[7]~DUPLICATE_q\ & ((!\sinstruction_IDEX[6]~DUPLICATE_q\) # ((\mux_alu|output[16]~38_combout\)))) # 
-- (\sinstruction_IDEX[7]~DUPLICATE_q\ & (((\mux_alu|output[15]~36_combout\)) # (\sinstruction_IDEX[6]~DUPLICATE_q\))) ) ) ) # ( !\mux_alu|output[17]~39_combout\ & ( \mux_alu|output[14]~34_combout\ & ( (!\sinstruction_IDEX[7]~DUPLICATE_q\ & 
-- (\sinstruction_IDEX[6]~DUPLICATE_q\ & (\mux_alu|output[16]~38_combout\))) # (\sinstruction_IDEX[7]~DUPLICATE_q\ & (((\mux_alu|output[15]~36_combout\)) # (\sinstruction_IDEX[6]~DUPLICATE_q\))) ) ) ) # ( \mux_alu|output[17]~39_combout\ & ( 
-- !\mux_alu|output[14]~34_combout\ & ( (!\sinstruction_IDEX[7]~DUPLICATE_q\ & ((!\sinstruction_IDEX[6]~DUPLICATE_q\) # ((\mux_alu|output[16]~38_combout\)))) # (\sinstruction_IDEX[7]~DUPLICATE_q\ & (!\sinstruction_IDEX[6]~DUPLICATE_q\ & 
-- ((\mux_alu|output[15]~36_combout\)))) ) ) ) # ( !\mux_alu|output[17]~39_combout\ & ( !\mux_alu|output[14]~34_combout\ & ( (!\sinstruction_IDEX[7]~DUPLICATE_q\ & (\sinstruction_IDEX[6]~DUPLICATE_q\ & (\mux_alu|output[16]~38_combout\))) # 
-- (\sinstruction_IDEX[7]~DUPLICATE_q\ & (!\sinstruction_IDEX[6]~DUPLICATE_q\ & ((\mux_alu|output[15]~36_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110100010101100111000010011010101111001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IDEX[7]~DUPLICATE_q\,
	datab => \ALT_INV_sinstruction_IDEX[6]~DUPLICATE_q\,
	datac => \mux_alu|ALT_INV_output[16]~38_combout\,
	datad => \mux_alu|ALT_INV_output[15]~36_combout\,
	datae => \mux_alu|ALT_INV_output[17]~39_combout\,
	dataf => \mux_alu|ALT_INV_output[14]~34_combout\,
	combout => \alu_main|ShiftLeft0~35_combout\);

-- Location: MLABCELL_X82_Y8_N42
\alu_main|ShiftLeft0~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft0~28_combout\ = ( \mux_alu|output[11]~26_combout\ & ( \mux_alu|output[12]~28_combout\ & ( (!sinstruction_IDEX(7) & (((\mux_alu|output[13]~31_combout\)) # (\sinstruction_IDEX[6]~DUPLICATE_q\))) # (sinstruction_IDEX(7) & 
-- ((!\sinstruction_IDEX[6]~DUPLICATE_q\) # ((\mux_alu|output[10]~24_combout\)))) ) ) ) # ( !\mux_alu|output[11]~26_combout\ & ( \mux_alu|output[12]~28_combout\ & ( (!sinstruction_IDEX(7) & (((\mux_alu|output[13]~31_combout\)) # 
-- (\sinstruction_IDEX[6]~DUPLICATE_q\))) # (sinstruction_IDEX(7) & (\sinstruction_IDEX[6]~DUPLICATE_q\ & ((\mux_alu|output[10]~24_combout\)))) ) ) ) # ( \mux_alu|output[11]~26_combout\ & ( !\mux_alu|output[12]~28_combout\ & ( (!sinstruction_IDEX(7) & 
-- (!\sinstruction_IDEX[6]~DUPLICATE_q\ & (\mux_alu|output[13]~31_combout\))) # (sinstruction_IDEX(7) & ((!\sinstruction_IDEX[6]~DUPLICATE_q\) # ((\mux_alu|output[10]~24_combout\)))) ) ) ) # ( !\mux_alu|output[11]~26_combout\ & ( 
-- !\mux_alu|output[12]~28_combout\ & ( (!sinstruction_IDEX(7) & (!\sinstruction_IDEX[6]~DUPLICATE_q\ & (\mux_alu|output[13]~31_combout\))) # (sinstruction_IDEX(7) & (\sinstruction_IDEX[6]~DUPLICATE_q\ & ((\mux_alu|output[10]~24_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001010011000101110100101010001110110110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IDEX(7),
	datab => \ALT_INV_sinstruction_IDEX[6]~DUPLICATE_q\,
	datac => \mux_alu|ALT_INV_output[13]~31_combout\,
	datad => \mux_alu|ALT_INV_output[10]~24_combout\,
	datae => \mux_alu|ALT_INV_output[11]~26_combout\,
	dataf => \mux_alu|ALT_INV_output[12]~28_combout\,
	combout => \alu_main|ShiftLeft0~28_combout\);

-- Location: MLABCELL_X82_Y8_N48
\alu_main|Mux17~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux17~0_combout\ = ( \alu_main|ShiftLeft0~35_combout\ & ( \alu_main|ShiftLeft0~28_combout\ & ( (!\sinstruction_IDEX[9]~DUPLICATE_q\) # ((!\sinstruction_IDEX[8]~DUPLICATE_q\ & ((\alu_main|ShiftLeft0~20_combout\))) # 
-- (\sinstruction_IDEX[8]~DUPLICATE_q\ & (\alu_main|ShiftLeft0~11_combout\))) ) ) ) # ( !\alu_main|ShiftLeft0~35_combout\ & ( \alu_main|ShiftLeft0~28_combout\ & ( (!\sinstruction_IDEX[8]~DUPLICATE_q\ & (((\sinstruction_IDEX[9]~DUPLICATE_q\ & 
-- \alu_main|ShiftLeft0~20_combout\)))) # (\sinstruction_IDEX[8]~DUPLICATE_q\ & (((!\sinstruction_IDEX[9]~DUPLICATE_q\)) # (\alu_main|ShiftLeft0~11_combout\))) ) ) ) # ( \alu_main|ShiftLeft0~35_combout\ & ( !\alu_main|ShiftLeft0~28_combout\ & ( 
-- (!\sinstruction_IDEX[8]~DUPLICATE_q\ & (((!\sinstruction_IDEX[9]~DUPLICATE_q\) # (\alu_main|ShiftLeft0~20_combout\)))) # (\sinstruction_IDEX[8]~DUPLICATE_q\ & (\alu_main|ShiftLeft0~11_combout\ & (\sinstruction_IDEX[9]~DUPLICATE_q\))) ) ) ) # ( 
-- !\alu_main|ShiftLeft0~35_combout\ & ( !\alu_main|ShiftLeft0~28_combout\ & ( (\sinstruction_IDEX[9]~DUPLICATE_q\ & ((!\sinstruction_IDEX[8]~DUPLICATE_q\ & ((\alu_main|ShiftLeft0~20_combout\))) # (\sinstruction_IDEX[8]~DUPLICATE_q\ & 
-- (\alu_main|ShiftLeft0~11_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001011101000011010101101010001010110111111000111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IDEX[8]~DUPLICATE_q\,
	datab => \alu_main|ALT_INV_ShiftLeft0~11_combout\,
	datac => \ALT_INV_sinstruction_IDEX[9]~DUPLICATE_q\,
	datad => \alu_main|ALT_INV_ShiftLeft0~20_combout\,
	datae => \alu_main|ALT_INV_ShiftLeft0~35_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft0~28_combout\,
	combout => \alu_main|Mux17~0_combout\);

-- Location: MLABCELL_X82_Y9_N51
\alu_main|ShiftLeft0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft0~4_combout\ = ( \sinstruction_IDEX[6]~DUPLICATE_q\ & ( !\sinstruction_IDEX[7]~DUPLICATE_q\ & ( (\mux_alu|output[0]~2_combout\) # (\mux_alu|output[0]~0_combout\) ) ) ) # ( !\sinstruction_IDEX[6]~DUPLICATE_q\ & ( 
-- !\sinstruction_IDEX[7]~DUPLICATE_q\ & ( (\mux_alu|output[1]~4_combout\) # (\mux_alu|output[1]~5_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011101110111000011111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_alu|ALT_INV_output[1]~5_combout\,
	datab => \mux_alu|ALT_INV_output[1]~4_combout\,
	datac => \mux_alu|ALT_INV_output[0]~0_combout\,
	datad => \mux_alu|ALT_INV_output[0]~2_combout\,
	datae => \ALT_INV_sinstruction_IDEX[6]~DUPLICATE_q\,
	dataf => \ALT_INV_sinstruction_IDEX[7]~DUPLICATE_q\,
	combout => \alu_main|ShiftLeft0~4_combout\);

-- Location: LABCELL_X81_Y10_N3
\alu_main|ShiftLeft0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft0~5_combout\ = ( \alu_main|ShiftLeft0~1_combout\ & ( \alu_main|ShiftLeft0~4_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \alu_main|ALT_INV_ShiftLeft0~1_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft0~4_combout\,
	combout => \alu_main|ShiftLeft0~5_combout\);

-- Location: LABCELL_X81_Y5_N24
\alu_main|ShiftRight0~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight0~12_combout\ = ( \mux_alu|output[27]~50_combout\ & ( \mux_alu|output[26]~49_combout\ & ( (!sinstruction_IDEX(6) & (((\mux_alu|output[25]~48_combout\)) # (\sinstruction_IDEX[7]~DUPLICATE_q\))) # (sinstruction_IDEX(6) & 
-- ((!\sinstruction_IDEX[7]~DUPLICATE_q\) # ((\mux_alu|output[28]~53_combout\)))) ) ) ) # ( !\mux_alu|output[27]~50_combout\ & ( \mux_alu|output[26]~49_combout\ & ( (!sinstruction_IDEX(6) & (!\sinstruction_IDEX[7]~DUPLICATE_q\ & 
-- (\mux_alu|output[25]~48_combout\))) # (sinstruction_IDEX(6) & ((!\sinstruction_IDEX[7]~DUPLICATE_q\) # ((\mux_alu|output[28]~53_combout\)))) ) ) ) # ( \mux_alu|output[27]~50_combout\ & ( !\mux_alu|output[26]~49_combout\ & ( (!sinstruction_IDEX(6) & 
-- (((\mux_alu|output[25]~48_combout\)) # (\sinstruction_IDEX[7]~DUPLICATE_q\))) # (sinstruction_IDEX(6) & (\sinstruction_IDEX[7]~DUPLICATE_q\ & ((\mux_alu|output[28]~53_combout\)))) ) ) ) # ( !\mux_alu|output[27]~50_combout\ & ( 
-- !\mux_alu|output[26]~49_combout\ & ( (!sinstruction_IDEX(6) & (!\sinstruction_IDEX[7]~DUPLICATE_q\ & (\mux_alu|output[25]~48_combout\))) # (sinstruction_IDEX(6) & (\sinstruction_IDEX[7]~DUPLICATE_q\ & ((\mux_alu|output[28]~53_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001001010100011101101001100010111010110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IDEX(6),
	datab => \ALT_INV_sinstruction_IDEX[7]~DUPLICATE_q\,
	datac => \mux_alu|ALT_INV_output[25]~48_combout\,
	datad => \mux_alu|ALT_INV_output[28]~53_combout\,
	datae => \mux_alu|ALT_INV_output[27]~50_combout\,
	dataf => \mux_alu|ALT_INV_output[26]~49_combout\,
	combout => \alu_main|ShiftRight0~12_combout\);

-- Location: FF_X64_Y7_N14
\reg_file|registers[9][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[23]~23_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[9][23]~q\);

-- Location: FF_X64_Y7_N55
\reg_file|registers[10][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[23]~23_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[10][23]~q\);

-- Location: FF_X64_Y7_N38
\reg_file|registers[11][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[23]~23_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[11][23]~q\);

-- Location: LABCELL_X64_Y9_N30
\reg_file|registers[8][23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[8][23]~feeder_combout\ = ( \mux_jal|output[23]~23_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[23]~23_combout\,
	combout => \reg_file|registers[8][23]~feeder_combout\);

-- Location: FF_X64_Y9_N31
\reg_file|registers[8][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[8][23]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[8][23]~q\);

-- Location: LABCELL_X64_Y7_N39
\sreaddata1_IDEX~258\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~258_combout\ = ( \reg_file|registers[11][23]~q\ & ( \reg_file|registers[8][23]~q\ & ( (!sinstruction_IFID(22) & (((!\sinstruction_IFID[21]~DUPLICATE_q\)) # (\reg_file|registers[9][23]~q\))) # (sinstruction_IFID(22) & 
-- (((\sinstruction_IFID[21]~DUPLICATE_q\) # (\reg_file|registers[10][23]~q\)))) ) ) ) # ( !\reg_file|registers[11][23]~q\ & ( \reg_file|registers[8][23]~q\ & ( (!sinstruction_IFID(22) & (((!\sinstruction_IFID[21]~DUPLICATE_q\)) # 
-- (\reg_file|registers[9][23]~q\))) # (sinstruction_IFID(22) & (((\reg_file|registers[10][23]~q\ & !\sinstruction_IFID[21]~DUPLICATE_q\)))) ) ) ) # ( \reg_file|registers[11][23]~q\ & ( !\reg_file|registers[8][23]~q\ & ( (!sinstruction_IFID(22) & 
-- (\reg_file|registers[9][23]~q\ & ((\sinstruction_IFID[21]~DUPLICATE_q\)))) # (sinstruction_IFID(22) & (((\sinstruction_IFID[21]~DUPLICATE_q\) # (\reg_file|registers[10][23]~q\)))) ) ) ) # ( !\reg_file|registers[11][23]~q\ & ( 
-- !\reg_file|registers[8][23]~q\ & ( (!sinstruction_IFID(22) & (\reg_file|registers[9][23]~q\ & ((\sinstruction_IFID[21]~DUPLICATE_q\)))) # (sinstruction_IFID(22) & (((\reg_file|registers[10][23]~q\ & !\sinstruction_IFID[21]~DUPLICATE_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100010000001010111011110101111001000101010111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(22),
	datab => \reg_file|ALT_INV_registers[9][23]~q\,
	datac => \reg_file|ALT_INV_registers[10][23]~q\,
	datad => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	datae => \reg_file|ALT_INV_registers[11][23]~q\,
	dataf => \reg_file|ALT_INV_registers[8][23]~q\,
	combout => \sreaddata1_IDEX~258_combout\);

-- Location: LABCELL_X70_Y6_N6
\reg_file|registers[6][23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[6][23]~feeder_combout\ = ( \mux_jal|output[23]~23_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[23]~23_combout\,
	combout => \reg_file|registers[6][23]~feeder_combout\);

-- Location: FF_X70_Y6_N8
\reg_file|registers[6][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[6][23]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[6][23]~q\);

-- Location: LABCELL_X70_Y6_N18
\reg_file|registers[5][23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[5][23]~feeder_combout\ = ( \mux_jal|output[23]~23_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[23]~23_combout\,
	combout => \reg_file|registers[5][23]~feeder_combout\);

-- Location: FF_X70_Y6_N20
\reg_file|registers[5][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[5][23]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[5][23]~q\);

-- Location: FF_X71_Y6_N50
\reg_file|registers[7][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[23]~23_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[7][23]~q\);

-- Location: FF_X71_Y7_N46
\reg_file|registers[4][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[23]~23_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[4][23]~q\);

-- Location: LABCELL_X70_Y6_N54
\sreaddata1_IDEX~261\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~261_combout\ = ( \reg_file|registers[7][23]~q\ & ( \reg_file|registers[4][23]~q\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & (((!sinstruction_IFID(22))) # (\reg_file|registers[6][23]~q\))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & 
-- (((sinstruction_IFID(22)) # (\reg_file|registers[5][23]~q\)))) ) ) ) # ( !\reg_file|registers[7][23]~q\ & ( \reg_file|registers[4][23]~q\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & (((!sinstruction_IFID(22))) # (\reg_file|registers[6][23]~q\))) # 
-- (\sinstruction_IFID[21]~DUPLICATE_q\ & (((\reg_file|registers[5][23]~q\ & !sinstruction_IFID(22))))) ) ) ) # ( \reg_file|registers[7][23]~q\ & ( !\reg_file|registers[4][23]~q\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & (\reg_file|registers[6][23]~q\ & 
-- ((sinstruction_IFID(22))))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & (((sinstruction_IFID(22)) # (\reg_file|registers[5][23]~q\)))) ) ) ) # ( !\reg_file|registers[7][23]~q\ & ( !\reg_file|registers[4][23]~q\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & 
-- (\reg_file|registers[6][23]~q\ & ((sinstruction_IFID(22))))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & (((\reg_file|registers[5][23]~q\ & !sinstruction_IFID(22))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100010000001010111011110101111001000101010111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	datab => \reg_file|ALT_INV_registers[6][23]~q\,
	datac => \reg_file|ALT_INV_registers[5][23]~q\,
	datad => ALT_INV_sinstruction_IFID(22),
	datae => \reg_file|ALT_INV_registers[7][23]~q\,
	dataf => \reg_file|ALT_INV_registers[4][23]~q\,
	combout => \sreaddata1_IDEX~261_combout\);

-- Location: LABCELL_X66_Y9_N24
\reg_file|registers[14][23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[14][23]~feeder_combout\ = ( \mux_jal|output[23]~23_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[23]~23_combout\,
	combout => \reg_file|registers[14][23]~feeder_combout\);

-- Location: FF_X66_Y9_N25
\reg_file|registers[14][23]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[14][23]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[14][23]~DUPLICATE_q\);

-- Location: FF_X63_Y9_N31
\reg_file|registers[12][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[23]~23_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[12][23]~q\);

-- Location: LABCELL_X60_Y9_N45
\reg_file|registers[13][23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[13][23]~feeder_combout\ = ( \mux_jal|output[23]~23_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[23]~23_combout\,
	combout => \reg_file|registers[13][23]~feeder_combout\);

-- Location: FF_X60_Y9_N46
\reg_file|registers[13][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[13][23]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[13][23]~q\);

-- Location: FF_X63_Y6_N14
\reg_file|registers[15][23]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[23]~23_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[15][23]~DUPLICATE_q\);

-- Location: LABCELL_X63_Y6_N27
\sreaddata1_IDEX~260\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~260_combout\ = ( \reg_file|registers[13][23]~q\ & ( \reg_file|registers[15][23]~DUPLICATE_q\ & ( ((!sinstruction_IFID(22) & ((\reg_file|registers[12][23]~q\))) # (sinstruction_IFID(22) & (\reg_file|registers[14][23]~DUPLICATE_q\))) # 
-- (\sinstruction_IFID[21]~DUPLICATE_q\) ) ) ) # ( !\reg_file|registers[13][23]~q\ & ( \reg_file|registers[15][23]~DUPLICATE_q\ & ( (!sinstruction_IFID(22) & (((\reg_file|registers[12][23]~q\ & !\sinstruction_IFID[21]~DUPLICATE_q\)))) # 
-- (sinstruction_IFID(22) & (((\sinstruction_IFID[21]~DUPLICATE_q\)) # (\reg_file|registers[14][23]~DUPLICATE_q\))) ) ) ) # ( \reg_file|registers[13][23]~q\ & ( !\reg_file|registers[15][23]~DUPLICATE_q\ & ( (!sinstruction_IFID(22) & 
-- (((\sinstruction_IFID[21]~DUPLICATE_q\) # (\reg_file|registers[12][23]~q\)))) # (sinstruction_IFID(22) & (\reg_file|registers[14][23]~DUPLICATE_q\ & ((!\sinstruction_IFID[21]~DUPLICATE_q\)))) ) ) ) # ( !\reg_file|registers[13][23]~q\ & ( 
-- !\reg_file|registers[15][23]~DUPLICATE_q\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & ((!sinstruction_IFID(22) & ((\reg_file|registers[12][23]~q\))) # (sinstruction_IFID(22) & (\reg_file|registers[14][23]~DUPLICATE_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100000000001101011111000000110101000011110011010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[14][23]~DUPLICATE_q\,
	datab => \reg_file|ALT_INV_registers[12][23]~q\,
	datac => ALT_INV_sinstruction_IFID(22),
	datad => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	datae => \reg_file|ALT_INV_registers[13][23]~q\,
	dataf => \reg_file|ALT_INV_registers[15][23]~DUPLICATE_q\,
	combout => \sreaddata1_IDEX~260_combout\);

-- Location: FF_X65_Y8_N13
\reg_file|registers[1][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[23]~23_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[1][23]~q\);

-- Location: FF_X65_Y8_N11
\reg_file|registers[0][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[23]~23_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[0][23]~q\);

-- Location: FF_X63_Y6_N7
\reg_file|registers[3][23]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[23]~23_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[3][23]~DUPLICATE_q\);

-- Location: FF_X65_Y8_N1
\reg_file|registers[2][23]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[23]~23_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[2][23]~DUPLICATE_q\);

-- Location: LABCELL_X63_Y6_N57
\sreaddata1_IDEX~259\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~259_combout\ = ( sinstruction_IFID(22) & ( \reg_file|registers[2][23]~DUPLICATE_q\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\) # (\reg_file|registers[3][23]~DUPLICATE_q\) ) ) ) # ( !sinstruction_IFID(22) & ( 
-- \reg_file|registers[2][23]~DUPLICATE_q\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & ((\reg_file|registers[0][23]~q\))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & (\reg_file|registers[1][23]~q\)) ) ) ) # ( sinstruction_IFID(22) & ( 
-- !\reg_file|registers[2][23]~DUPLICATE_q\ & ( (\sinstruction_IFID[21]~DUPLICATE_q\ & \reg_file|registers[3][23]~DUPLICATE_q\) ) ) ) # ( !sinstruction_IFID(22) & ( !\reg_file|registers[2][23]~DUPLICATE_q\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & 
-- ((\reg_file|registers[0][23]~q\))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & (\reg_file|registers[1][23]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000000000101010100011011000110111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	datab => \reg_file|ALT_INV_registers[1][23]~q\,
	datac => \reg_file|ALT_INV_registers[0][23]~q\,
	datad => \reg_file|ALT_INV_registers[3][23]~DUPLICATE_q\,
	datae => ALT_INV_sinstruction_IFID(22),
	dataf => \reg_file|ALT_INV_registers[2][23]~DUPLICATE_q\,
	combout => \sreaddata1_IDEX~259_combout\);

-- Location: LABCELL_X70_Y7_N15
\sreaddata1_IDEX~262\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~262_combout\ = ( \sreaddata1_IDEX~260_combout\ & ( \sreaddata1_IDEX~259_combout\ & ( (!sinstruction_IFID(23) & ((!\sinstruction_IFID[24]~DUPLICATE_q\) # ((\sreaddata1_IDEX~258_combout\)))) # (sinstruction_IFID(23) & 
-- (((\sreaddata1_IDEX~261_combout\)) # (\sinstruction_IFID[24]~DUPLICATE_q\))) ) ) ) # ( !\sreaddata1_IDEX~260_combout\ & ( \sreaddata1_IDEX~259_combout\ & ( (!sinstruction_IFID(23) & ((!\sinstruction_IFID[24]~DUPLICATE_q\) # 
-- ((\sreaddata1_IDEX~258_combout\)))) # (sinstruction_IFID(23) & (!\sinstruction_IFID[24]~DUPLICATE_q\ & ((\sreaddata1_IDEX~261_combout\)))) ) ) ) # ( \sreaddata1_IDEX~260_combout\ & ( !\sreaddata1_IDEX~259_combout\ & ( (!sinstruction_IFID(23) & 
-- (\sinstruction_IFID[24]~DUPLICATE_q\ & (\sreaddata1_IDEX~258_combout\))) # (sinstruction_IFID(23) & (((\sreaddata1_IDEX~261_combout\)) # (\sinstruction_IFID[24]~DUPLICATE_q\))) ) ) ) # ( !\sreaddata1_IDEX~260_combout\ & ( !\sreaddata1_IDEX~259_combout\ & 
-- ( (!sinstruction_IFID(23) & (\sinstruction_IFID[24]~DUPLICATE_q\ & (\sreaddata1_IDEX~258_combout\))) # (sinstruction_IFID(23) & (!\sinstruction_IFID[24]~DUPLICATE_q\ & ((\sreaddata1_IDEX~261_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000100110101011110001010110011101001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(23),
	datab => \ALT_INV_sinstruction_IFID[24]~DUPLICATE_q\,
	datac => \ALT_INV_sreaddata1_IDEX~258_combout\,
	datad => \ALT_INV_sreaddata1_IDEX~261_combout\,
	datae => \ALT_INV_sreaddata1_IDEX~260_combout\,
	dataf => \ALT_INV_sreaddata1_IDEX~259_combout\,
	combout => \sreaddata1_IDEX~262_combout\);

-- Location: FF_X71_Y9_N2
\reg_file|registers[16][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[23]~23_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[16][23]~q\);

-- Location: FF_X68_Y5_N10
\reg_file|registers[24][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[23]~23_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[24][23]~q\);

-- Location: FF_X67_Y7_N49
\reg_file|registers[20][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[23]~23_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[20][23]~q\);

-- Location: LABCELL_X67_Y7_N45
\reg_file|registers[28][23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[28][23]~feeder_combout\ = \mux_jal|output[23]~23_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mux_jal|ALT_INV_output[23]~23_combout\,
	combout => \reg_file|registers[28][23]~feeder_combout\);

-- Location: FF_X67_Y7_N47
\reg_file|registers[28][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[28][23]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[28][23]~q\);

-- Location: LABCELL_X70_Y7_N3
\sreaddata1_IDEX~253\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~253_combout\ = ( sinstruction_IFID(23) & ( sinstruction_IFID(24) & ( \reg_file|registers[28][23]~q\ ) ) ) # ( !sinstruction_IFID(23) & ( sinstruction_IFID(24) & ( \reg_file|registers[24][23]~q\ ) ) ) # ( sinstruction_IFID(23) & ( 
-- !sinstruction_IFID(24) & ( \reg_file|registers[20][23]~q\ ) ) ) # ( !sinstruction_IFID(23) & ( !sinstruction_IFID(24) & ( \reg_file|registers[16][23]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[16][23]~q\,
	datab => \reg_file|ALT_INV_registers[24][23]~q\,
	datac => \reg_file|ALT_INV_registers[20][23]~q\,
	datad => \reg_file|ALT_INV_registers[28][23]~q\,
	datae => ALT_INV_sinstruction_IFID(23),
	dataf => ALT_INV_sinstruction_IFID(24),
	combout => \sreaddata1_IDEX~253_combout\);

-- Location: LABCELL_X61_Y5_N54
\reg_file|registers[19][23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[19][23]~feeder_combout\ = ( \mux_jal|output[23]~23_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[23]~23_combout\,
	combout => \reg_file|registers[19][23]~feeder_combout\);

-- Location: FF_X61_Y5_N55
\reg_file|registers[19][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[19][23]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[19][23]~q\);

-- Location: FF_X59_Y9_N58
\reg_file|registers[23][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[23]~23_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[23][23]~q\);

-- Location: FF_X65_Y6_N56
\reg_file|registers[31][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[23]~23_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[31][23]~q\);

-- Location: FF_X65_Y6_N50
\reg_file|registers[27][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[23]~23_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[27][23]~q\);

-- Location: MLABCELL_X65_Y6_N54
\sreaddata1_IDEX~256\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~256_combout\ = ( \reg_file|registers[31][23]~q\ & ( \reg_file|registers[27][23]~q\ & ( ((!sinstruction_IFID(23) & (\reg_file|registers[19][23]~q\)) # (sinstruction_IFID(23) & ((\reg_file|registers[23][23]~q\)))) # (sinstruction_IFID(24)) 
-- ) ) ) # ( !\reg_file|registers[31][23]~q\ & ( \reg_file|registers[27][23]~q\ & ( (!sinstruction_IFID(23) & (((sinstruction_IFID(24))) # (\reg_file|registers[19][23]~q\))) # (sinstruction_IFID(23) & (((!sinstruction_IFID(24) & 
-- \reg_file|registers[23][23]~q\)))) ) ) ) # ( \reg_file|registers[31][23]~q\ & ( !\reg_file|registers[27][23]~q\ & ( (!sinstruction_IFID(23) & (\reg_file|registers[19][23]~q\ & (!sinstruction_IFID(24)))) # (sinstruction_IFID(23) & 
-- (((\reg_file|registers[23][23]~q\) # (sinstruction_IFID(24))))) ) ) ) # ( !\reg_file|registers[31][23]~q\ & ( !\reg_file|registers[27][23]~q\ & ( (!sinstruction_IFID(24) & ((!sinstruction_IFID(23) & (\reg_file|registers[19][23]~q\)) # 
-- (sinstruction_IFID(23) & ((\reg_file|registers[23][23]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001001010111010100101010011110100010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(23),
	datab => \reg_file|ALT_INV_registers[19][23]~q\,
	datac => ALT_INV_sinstruction_IFID(24),
	datad => \reg_file|ALT_INV_registers[23][23]~q\,
	datae => \reg_file|ALT_INV_registers[31][23]~q\,
	dataf => \reg_file|ALT_INV_registers[27][23]~q\,
	combout => \sreaddata1_IDEX~256_combout\);

-- Location: LABCELL_X60_Y11_N12
\reg_file|registers[26][23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[26][23]~feeder_combout\ = ( \mux_jal|output[23]~23_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[23]~23_combout\,
	combout => \reg_file|registers[26][23]~feeder_combout\);

-- Location: FF_X60_Y11_N14
\reg_file|registers[26][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[26][23]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[26][23]~q\);

-- Location: LABCELL_X60_Y11_N6
\reg_file|registers[30][23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[30][23]~feeder_combout\ = ( \mux_jal|output[23]~23_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[23]~23_combout\,
	combout => \reg_file|registers[30][23]~feeder_combout\);

-- Location: FF_X60_Y11_N8
\reg_file|registers[30][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[30][23]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[30][23]~q\);

-- Location: LABCELL_X66_Y11_N42
\reg_file|registers[18][23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[18][23]~feeder_combout\ = ( \mux_jal|output[23]~23_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[23]~23_combout\,
	combout => \reg_file|registers[18][23]~feeder_combout\);

-- Location: FF_X66_Y11_N44
\reg_file|registers[18][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[18][23]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[18][23]~q\);

-- Location: FF_X67_Y11_N28
\reg_file|registers[22][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[23]~23_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[22][23]~q\);

-- Location: LABCELL_X60_Y11_N21
\sreaddata1_IDEX~255\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~255_combout\ = ( \reg_file|registers[22][23]~q\ & ( sinstruction_IFID(23) & ( (!sinstruction_IFID(24)) # (\reg_file|registers[30][23]~q\) ) ) ) # ( !\reg_file|registers[22][23]~q\ & ( sinstruction_IFID(23) & ( (sinstruction_IFID(24) & 
-- \reg_file|registers[30][23]~q\) ) ) ) # ( \reg_file|registers[22][23]~q\ & ( !sinstruction_IFID(23) & ( (!sinstruction_IFID(24) & ((\reg_file|registers[18][23]~q\))) # (sinstruction_IFID(24) & (\reg_file|registers[26][23]~q\)) ) ) ) # ( 
-- !\reg_file|registers[22][23]~q\ & ( !sinstruction_IFID(23) & ( (!sinstruction_IFID(24) & ((\reg_file|registers[18][23]~q\))) # (sinstruction_IFID(24) & (\reg_file|registers[26][23]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110111011000100011011101100000101000001011010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(24),
	datab => \reg_file|ALT_INV_registers[26][23]~q\,
	datac => \reg_file|ALT_INV_registers[30][23]~q\,
	datad => \reg_file|ALT_INV_registers[18][23]~q\,
	datae => \reg_file|ALT_INV_registers[22][23]~q\,
	dataf => ALT_INV_sinstruction_IFID(23),
	combout => \sreaddata1_IDEX~255_combout\);

-- Location: FF_X66_Y12_N53
\reg_file|registers[29][23]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[23]~23_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[29][23]~DUPLICATE_q\);

-- Location: FF_X66_Y12_N17
\reg_file|registers[25][23]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[23]~23_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[25][23]~DUPLICATE_q\);

-- Location: FF_X66_Y12_N37
\reg_file|registers[21][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[23]~23_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[21][23]~q\);

-- Location: FF_X71_Y9_N38
\reg_file|registers[17][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[23]~23_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[17][23]~q\);

-- Location: LABCELL_X66_Y12_N36
\sreaddata1_IDEX~254\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~254_combout\ = ( \reg_file|registers[21][23]~q\ & ( \reg_file|registers[17][23]~q\ & ( (!\sinstruction_IFID[24]~DUPLICATE_q\) # ((!sinstruction_IFID(23) & ((\reg_file|registers[25][23]~DUPLICATE_q\))) # (sinstruction_IFID(23) & 
-- (\reg_file|registers[29][23]~DUPLICATE_q\))) ) ) ) # ( !\reg_file|registers[21][23]~q\ & ( \reg_file|registers[17][23]~q\ & ( (!\sinstruction_IFID[24]~DUPLICATE_q\ & (((!sinstruction_IFID(23))))) # (\sinstruction_IFID[24]~DUPLICATE_q\ & 
-- ((!sinstruction_IFID(23) & ((\reg_file|registers[25][23]~DUPLICATE_q\))) # (sinstruction_IFID(23) & (\reg_file|registers[29][23]~DUPLICATE_q\)))) ) ) ) # ( \reg_file|registers[21][23]~q\ & ( !\reg_file|registers[17][23]~q\ & ( 
-- (!\sinstruction_IFID[24]~DUPLICATE_q\ & (((sinstruction_IFID(23))))) # (\sinstruction_IFID[24]~DUPLICATE_q\ & ((!sinstruction_IFID(23) & ((\reg_file|registers[25][23]~DUPLICATE_q\))) # (sinstruction_IFID(23) & (\reg_file|registers[29][23]~DUPLICATE_q\)))) 
-- ) ) ) # ( !\reg_file|registers[21][23]~q\ & ( !\reg_file|registers[17][23]~q\ & ( (\sinstruction_IFID[24]~DUPLICATE_q\ & ((!sinstruction_IFID(23) & ((\reg_file|registers[25][23]~DUPLICATE_q\))) # (sinstruction_IFID(23) & 
-- (\reg_file|registers[29][23]~DUPLICATE_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110001000011010011110111000001111100011100110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[29][23]~DUPLICATE_q\,
	datab => \ALT_INV_sinstruction_IFID[24]~DUPLICATE_q\,
	datac => ALT_INV_sinstruction_IFID(23),
	datad => \reg_file|ALT_INV_registers[25][23]~DUPLICATE_q\,
	datae => \reg_file|ALT_INV_registers[21][23]~q\,
	dataf => \reg_file|ALT_INV_registers[17][23]~q\,
	combout => \sreaddata1_IDEX~254_combout\);

-- Location: LABCELL_X70_Y7_N24
\sreaddata1_IDEX~257\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~257_combout\ = ( \sreaddata1_IDEX~255_combout\ & ( \sreaddata1_IDEX~254_combout\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & (((sinstruction_IFID(22))) # (\sreaddata1_IDEX~253_combout\))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & 
-- (((!sinstruction_IFID(22)) # (\sreaddata1_IDEX~256_combout\)))) ) ) ) # ( !\sreaddata1_IDEX~255_combout\ & ( \sreaddata1_IDEX~254_combout\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & (\sreaddata1_IDEX~253_combout\ & ((!sinstruction_IFID(22))))) # 
-- (\sinstruction_IFID[21]~DUPLICATE_q\ & (((!sinstruction_IFID(22)) # (\sreaddata1_IDEX~256_combout\)))) ) ) ) # ( \sreaddata1_IDEX~255_combout\ & ( !\sreaddata1_IDEX~254_combout\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & (((sinstruction_IFID(22))) # 
-- (\sreaddata1_IDEX~253_combout\))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & (((\sreaddata1_IDEX~256_combout\ & sinstruction_IFID(22))))) ) ) ) # ( !\sreaddata1_IDEX~255_combout\ & ( !\sreaddata1_IDEX~254_combout\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & 
-- (\sreaddata1_IDEX~253_combout\ & ((!sinstruction_IFID(22))))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & (((\sreaddata1_IDEX~256_combout\ & sinstruction_IFID(22))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000011010100001111001101011111000000110101111111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sreaddata1_IDEX~253_combout\,
	datab => \ALT_INV_sreaddata1_IDEX~256_combout\,
	datac => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	datad => ALT_INV_sinstruction_IFID(22),
	datae => \ALT_INV_sreaddata1_IDEX~255_combout\,
	dataf => \ALT_INV_sreaddata1_IDEX~254_combout\,
	combout => \sreaddata1_IDEX~257_combout\);

-- Location: LABCELL_X70_Y7_N48
\sreaddata1_IDEX~263\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~263_combout\ = ( sinstruction_IFID(25) & ( \sreaddata1_IDEX~257_combout\ ) ) # ( !sinstruction_IFID(25) & ( \sreaddata1_IDEX~257_combout\ & ( \sreaddata1_IDEX~262_combout\ ) ) ) # ( !sinstruction_IFID(25) & ( 
-- !\sreaddata1_IDEX~257_combout\ & ( \sreaddata1_IDEX~262_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000000000000000110011001100111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_sreaddata1_IDEX~262_combout\,
	datae => ALT_INV_sinstruction_IFID(25),
	dataf => \ALT_INV_sreaddata1_IDEX~257_combout\,
	combout => \sreaddata1_IDEX~263_combout\);

-- Location: FF_X70_Y7_N49
\sreaddata1_IDEX[23]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sreaddata1_IDEX~263_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sreaddata1_IDEX[23]~DUPLICATE_q\);

-- Location: LABCELL_X73_Y6_N6
\forward|Mux8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux8~0_combout\ = ( \forward|rd1_out[0]~2_combout\ & ( \forward|Mux3~0_combout\ & ( \sreaddata1_IDEX[23]~DUPLICATE_q\ ) ) ) # ( !\forward|rd1_out[0]~2_combout\ & ( \forward|Mux3~0_combout\ & ( \sreaddata1_IDEX[23]~DUPLICATE_q\ ) ) ) # ( 
-- \forward|rd1_out[0]~2_combout\ & ( !\forward|Mux3~0_combout\ & ( \mux_jal|output[23]~23_combout\ ) ) ) # ( !\forward|rd1_out[0]~2_combout\ & ( !\forward|Mux3~0_combout\ & ( salumainresult_EXMEM(23) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salumainresult_EXMEM(23),
	datac => \ALT_INV_sreaddata1_IDEX[23]~DUPLICATE_q\,
	datad => \mux_jal|ALT_INV_output[23]~23_combout\,
	datae => \forward|ALT_INV_rd1_out[0]~2_combout\,
	dataf => \forward|ALT_INV_Mux3~0_combout\,
	combout => \forward|Mux8~0_combout\);

-- Location: FF_X70_Y7_N50
\sreaddata1_IDEX[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sreaddata1_IDEX~263_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata1_IDEX(23));

-- Location: LABCELL_X73_Y6_N27
\forward|Mux8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux8~1_combout\ = ( salumainresult_EXMEM(23) & ( (!\forward|rd1_out[0]~2_combout\) # (\mux_jal|output[23]~23_combout\) ) ) # ( !salumainresult_EXMEM(23) & ( (\mux_jal|output[23]~23_combout\ & \forward|rd1_out[0]~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mux_jal|ALT_INV_output[23]~23_combout\,
	datad => \forward|ALT_INV_rd1_out[0]~2_combout\,
	dataf => ALT_INV_salumainresult_EXMEM(23),
	combout => \forward|Mux8~1_combout\);

-- Location: LABCELL_X74_Y7_N21
\forward|Mux9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux9~1_combout\ = ( \forward|rd1_out[0]~2_combout\ & ( \mux_jal|output[22]~22_combout\ ) ) # ( !\forward|rd1_out[0]~2_combout\ & ( salumainresult_EXMEM(22) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mux_jal|ALT_INV_output[22]~22_combout\,
	datad => ALT_INV_salumainresult_EXMEM(22),
	dataf => \forward|ALT_INV_rd1_out[0]~2_combout\,
	combout => \forward|Mux9~1_combout\);

-- Location: LABCELL_X73_Y5_N24
\alu_main|ShiftRight1~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight1~12_combout\ = ( \forward|Mux31~0_combout\ & ( \mux_alu|output[27]~50_combout\ & ( (!\forward|Mux30~0_combout\ & (\mux_alu|output[26]~49_combout\)) # (\forward|Mux30~0_combout\ & ((\mux_alu|output[28]~53_combout\))) ) ) ) # ( 
-- !\forward|Mux31~0_combout\ & ( \mux_alu|output[27]~50_combout\ & ( (\forward|Mux30~0_combout\) # (\mux_alu|output[25]~48_combout\) ) ) ) # ( \forward|Mux31~0_combout\ & ( !\mux_alu|output[27]~50_combout\ & ( (!\forward|Mux30~0_combout\ & 
-- (\mux_alu|output[26]~49_combout\)) # (\forward|Mux30~0_combout\ & ((\mux_alu|output[28]~53_combout\))) ) ) ) # ( !\forward|Mux31~0_combout\ & ( !\mux_alu|output[27]~50_combout\ & ( (\mux_alu|output[25]~48_combout\ & !\forward|Mux30~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000001100000011111101011111010111110011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_alu|ALT_INV_output[25]~48_combout\,
	datab => \mux_alu|ALT_INV_output[26]~49_combout\,
	datac => \forward|ALT_INV_Mux30~0_combout\,
	datad => \mux_alu|ALT_INV_output[28]~53_combout\,
	datae => \forward|ALT_INV_Mux31~0_combout\,
	dataf => \mux_alu|ALT_INV_output[27]~50_combout\,
	combout => \alu_main|ShiftRight1~12_combout\);

-- Location: FF_X66_Y10_N50
\reg_file|registers[2][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[21]~21_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[2][21]~q\);

-- Location: FF_X66_Y10_N8
\reg_file|registers[3][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[21]~21_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[3][21]~q\);

-- Location: FF_X66_Y10_N38
\reg_file|registers[0][21]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[21]~21_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[0][21]~DUPLICATE_q\);

-- Location: FF_X65_Y11_N19
\reg_file|registers[1][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[21]~21_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[1][21]~q\);

-- Location: LABCELL_X66_Y10_N51
\sreaddata2_IDEX~237\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~237_combout\ = ( \reg_file|registers[1][21]~q\ & ( sinstruction_IFID(16) & ( (!sinstruction_IFID(17)) # (\reg_file|registers[3][21]~q\) ) ) ) # ( !\reg_file|registers[1][21]~q\ & ( sinstruction_IFID(16) & ( (\reg_file|registers[3][21]~q\ 
-- & sinstruction_IFID(17)) ) ) ) # ( \reg_file|registers[1][21]~q\ & ( !sinstruction_IFID(16) & ( (!sinstruction_IFID(17) & ((\reg_file|registers[0][21]~DUPLICATE_q\))) # (sinstruction_IFID(17) & (\reg_file|registers[2][21]~q\)) ) ) ) # ( 
-- !\reg_file|registers[1][21]~q\ & ( !sinstruction_IFID(16) & ( (!sinstruction_IFID(17) & ((\reg_file|registers[0][21]~DUPLICATE_q\))) # (sinstruction_IFID(17) & (\reg_file|registers[2][21]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000001011111010100000011000000111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[2][21]~q\,
	datab => \reg_file|ALT_INV_registers[3][21]~q\,
	datac => ALT_INV_sinstruction_IFID(17),
	datad => \reg_file|ALT_INV_registers[0][21]~DUPLICATE_q\,
	datae => \reg_file|ALT_INV_registers[1][21]~q\,
	dataf => ALT_INV_sinstruction_IFID(16),
	combout => \sreaddata2_IDEX~237_combout\);

-- Location: LABCELL_X62_Y11_N12
\reg_file|registers[15][21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[15][21]~feeder_combout\ = ( \mux_jal|output[21]~21_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[21]~21_combout\,
	combout => \reg_file|registers[15][21]~feeder_combout\);

-- Location: FF_X62_Y11_N14
\reg_file|registers[15][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[15][21]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[15][21]~q\);

-- Location: FF_X63_Y11_N32
\reg_file|registers[14][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[21]~21_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[14][21]~q\);

-- Location: LABCELL_X62_Y10_N42
\reg_file|registers[12][21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[12][21]~feeder_combout\ = ( \mux_jal|output[21]~21_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[21]~21_combout\,
	combout => \reg_file|registers[12][21]~feeder_combout\);

-- Location: FF_X62_Y10_N43
\reg_file|registers[12][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[12][21]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[12][21]~q\);

-- Location: LABCELL_X61_Y9_N18
\reg_file|registers[13][21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[13][21]~feeder_combout\ = ( \mux_jal|output[21]~21_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[21]~21_combout\,
	combout => \reg_file|registers[13][21]~feeder_combout\);

-- Location: FF_X61_Y9_N19
\reg_file|registers[13][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[13][21]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[13][21]~q\);

-- Location: LABCELL_X62_Y11_N30
\sreaddata2_IDEX~238\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~238_combout\ = ( sinstruction_IFID(17) & ( \reg_file|registers[13][21]~q\ & ( (!sinstruction_IFID(16) & ((\reg_file|registers[14][21]~q\))) # (sinstruction_IFID(16) & (\reg_file|registers[15][21]~q\)) ) ) ) # ( !sinstruction_IFID(17) & ( 
-- \reg_file|registers[13][21]~q\ & ( (\reg_file|registers[12][21]~q\) # (sinstruction_IFID(16)) ) ) ) # ( sinstruction_IFID(17) & ( !\reg_file|registers[13][21]~q\ & ( (!sinstruction_IFID(16) & ((\reg_file|registers[14][21]~q\))) # (sinstruction_IFID(16) & 
-- (\reg_file|registers[15][21]~q\)) ) ) ) # ( !sinstruction_IFID(17) & ( !\reg_file|registers[13][21]~q\ & ( (!sinstruction_IFID(16) & \reg_file|registers[12][21]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000110110001101101010101111111110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(16),
	datab => \reg_file|ALT_INV_registers[15][21]~q\,
	datac => \reg_file|ALT_INV_registers[14][21]~q\,
	datad => \reg_file|ALT_INV_registers[12][21]~q\,
	datae => ALT_INV_sinstruction_IFID(17),
	dataf => \reg_file|ALT_INV_registers[13][21]~q\,
	combout => \sreaddata2_IDEX~238_combout\);

-- Location: FF_X73_Y11_N2
\reg_file|registers[5][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[21]~21_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[5][21]~q\);

-- Location: LABCELL_X73_Y11_N12
\reg_file|registers[7][21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[7][21]~feeder_combout\ = ( \mux_jal|output[21]~21_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[21]~21_combout\,
	combout => \reg_file|registers[7][21]~feeder_combout\);

-- Location: FF_X73_Y11_N14
\reg_file|registers[7][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[7][21]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[7][21]~q\);

-- Location: FF_X73_Y11_N56
\reg_file|registers[6][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[21]~21_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[6][21]~q\);

-- Location: FF_X73_Y8_N23
\reg_file|registers[4][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[21]~21_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[4][21]~q\);

-- Location: LABCELL_X73_Y11_N3
\sreaddata2_IDEX~239\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~239_combout\ = ( \reg_file|registers[6][21]~q\ & ( \reg_file|registers[4][21]~q\ & ( (!sinstruction_IFID(16)) # ((!sinstruction_IFID(17) & (\reg_file|registers[5][21]~q\)) # (sinstruction_IFID(17) & ((\reg_file|registers[7][21]~q\)))) ) ) 
-- ) # ( !\reg_file|registers[6][21]~q\ & ( \reg_file|registers[4][21]~q\ & ( (!sinstruction_IFID(17) & (((!sinstruction_IFID(16))) # (\reg_file|registers[5][21]~q\))) # (sinstruction_IFID(17) & (((\reg_file|registers[7][21]~q\ & sinstruction_IFID(16))))) ) 
-- ) ) # ( \reg_file|registers[6][21]~q\ & ( !\reg_file|registers[4][21]~q\ & ( (!sinstruction_IFID(17) & (\reg_file|registers[5][21]~q\ & ((sinstruction_IFID(16))))) # (sinstruction_IFID(17) & (((!sinstruction_IFID(16)) # (\reg_file|registers[7][21]~q\)))) 
-- ) ) ) # ( !\reg_file|registers[6][21]~q\ & ( !\reg_file|registers[4][21]~q\ & ( (sinstruction_IFID(16) & ((!sinstruction_IFID(17) & (\reg_file|registers[5][21]~q\)) # (sinstruction_IFID(17) & ((\reg_file|registers[7][21]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010011000011110101001111110000010100111111111101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[5][21]~q\,
	datab => \reg_file|ALT_INV_registers[7][21]~q\,
	datac => ALT_INV_sinstruction_IFID(17),
	datad => ALT_INV_sinstruction_IFID(16),
	datae => \reg_file|ALT_INV_registers[6][21]~q\,
	dataf => \reg_file|ALT_INV_registers[4][21]~q\,
	combout => \sreaddata2_IDEX~239_combout\);

-- Location: LABCELL_X64_Y9_N18
\reg_file|registers[8][21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[8][21]~feeder_combout\ = ( \mux_jal|output[21]~21_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[21]~21_combout\,
	combout => \reg_file|registers[8][21]~feeder_combout\);

-- Location: FF_X64_Y9_N19
\reg_file|registers[8][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[8][21]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[8][21]~q\);

-- Location: FF_X63_Y11_N26
\reg_file|registers[10][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[21]~21_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[10][21]~q\);

-- Location: LABCELL_X64_Y8_N33
\reg_file|registers[9][21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[9][21]~feeder_combout\ = ( \mux_jal|output[21]~21_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[21]~21_combout\,
	combout => \reg_file|registers[9][21]~feeder_combout\);

-- Location: FF_X64_Y8_N35
\reg_file|registers[9][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[9][21]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[9][21]~q\);

-- Location: FF_X63_Y11_N50
\reg_file|registers[11][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[21]~21_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[11][21]~q\);

-- Location: LABCELL_X63_Y11_N27
\sreaddata2_IDEX~236\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~236_combout\ = ( \reg_file|registers[9][21]~q\ & ( \reg_file|registers[11][21]~q\ & ( ((!sinstruction_IFID(17) & (\reg_file|registers[8][21]~q\)) # (sinstruction_IFID(17) & ((\reg_file|registers[10][21]~q\)))) # (sinstruction_IFID(16)) ) 
-- ) ) # ( !\reg_file|registers[9][21]~q\ & ( \reg_file|registers[11][21]~q\ & ( (!sinstruction_IFID(16) & ((!sinstruction_IFID(17) & (\reg_file|registers[8][21]~q\)) # (sinstruction_IFID(17) & ((\reg_file|registers[10][21]~q\))))) # (sinstruction_IFID(16) & 
-- (((sinstruction_IFID(17))))) ) ) ) # ( \reg_file|registers[9][21]~q\ & ( !\reg_file|registers[11][21]~q\ & ( (!sinstruction_IFID(16) & ((!sinstruction_IFID(17) & (\reg_file|registers[8][21]~q\)) # (sinstruction_IFID(17) & 
-- ((\reg_file|registers[10][21]~q\))))) # (sinstruction_IFID(16) & (((!sinstruction_IFID(17))))) ) ) ) # ( !\reg_file|registers[9][21]~q\ & ( !\reg_file|registers[11][21]~q\ & ( (!sinstruction_IFID(16) & ((!sinstruction_IFID(17) & 
-- (\reg_file|registers[8][21]~q\)) # (sinstruction_IFID(17) & ((\reg_file|registers[10][21]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100011100000111110001000011010011110111001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[8][21]~q\,
	datab => ALT_INV_sinstruction_IFID(16),
	datac => ALT_INV_sinstruction_IFID(17),
	datad => \reg_file|ALT_INV_registers[10][21]~q\,
	datae => \reg_file|ALT_INV_registers[9][21]~q\,
	dataf => \reg_file|ALT_INV_registers[11][21]~q\,
	combout => \sreaddata2_IDEX~236_combout\);

-- Location: LABCELL_X66_Y6_N6
\sreaddata2_IDEX~240\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~240_combout\ = ( \sreaddata2_IDEX~239_combout\ & ( \sreaddata2_IDEX~236_combout\ & ( (!sinstruction_IFID(19) & (((sinstruction_IFID(18))) # (\sreaddata2_IDEX~237_combout\))) # (sinstruction_IFID(19) & (((!sinstruction_IFID(18)) # 
-- (\sreaddata2_IDEX~238_combout\)))) ) ) ) # ( !\sreaddata2_IDEX~239_combout\ & ( \sreaddata2_IDEX~236_combout\ & ( (!sinstruction_IFID(19) & (\sreaddata2_IDEX~237_combout\ & ((!sinstruction_IFID(18))))) # (sinstruction_IFID(19) & (((!sinstruction_IFID(18)) 
-- # (\sreaddata2_IDEX~238_combout\)))) ) ) ) # ( \sreaddata2_IDEX~239_combout\ & ( !\sreaddata2_IDEX~236_combout\ & ( (!sinstruction_IFID(19) & (((sinstruction_IFID(18))) # (\sreaddata2_IDEX~237_combout\))) # (sinstruction_IFID(19) & 
-- (((\sreaddata2_IDEX~238_combout\ & sinstruction_IFID(18))))) ) ) ) # ( !\sreaddata2_IDEX~239_combout\ & ( !\sreaddata2_IDEX~236_combout\ & ( (!sinstruction_IFID(19) & (\sreaddata2_IDEX~237_combout\ & ((!sinstruction_IFID(18))))) # (sinstruction_IFID(19) & 
-- (((\sreaddata2_IDEX~238_combout\ & sinstruction_IFID(18))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000101001000101010111101110111000001010111011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(19),
	datab => \ALT_INV_sreaddata2_IDEX~237_combout\,
	datac => \ALT_INV_sreaddata2_IDEX~238_combout\,
	datad => ALT_INV_sinstruction_IFID(18),
	datae => \ALT_INV_sreaddata2_IDEX~239_combout\,
	dataf => \ALT_INV_sreaddata2_IDEX~236_combout\,
	combout => \sreaddata2_IDEX~240_combout\);

-- Location: FF_X67_Y4_N53
\reg_file|registers[20][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[21]~21_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[20][21]~q\);

-- Location: LABCELL_X70_Y4_N33
\reg_file|registers[24][21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[24][21]~feeder_combout\ = ( \mux_jal|output[21]~21_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[21]~21_combout\,
	combout => \reg_file|registers[24][21]~feeder_combout\);

-- Location: FF_X70_Y4_N34
\reg_file|registers[24][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[24][21]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[24][21]~q\);

-- Location: FF_X67_Y4_N56
\reg_file|registers[16][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[21]~21_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[16][21]~q\);

-- Location: LABCELL_X67_Y7_N33
\reg_file|registers[28][21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[28][21]~feeder_combout\ = ( \mux_jal|output[21]~21_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[21]~21_combout\,
	combout => \reg_file|registers[28][21]~feeder_combout\);

-- Location: FF_X67_Y7_N35
\reg_file|registers[28][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[28][21]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[28][21]~q\);

-- Location: LABCELL_X67_Y4_N54
\sreaddata2_IDEX~231\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~231_combout\ = ( \reg_file|registers[16][21]~q\ & ( \reg_file|registers[28][21]~q\ & ( (!sinstruction_IFID(19) & (((!sinstruction_IFID(18))) # (\reg_file|registers[20][21]~q\))) # (sinstruction_IFID(19) & (((sinstruction_IFID(18)) # 
-- (\reg_file|registers[24][21]~q\)))) ) ) ) # ( !\reg_file|registers[16][21]~q\ & ( \reg_file|registers[28][21]~q\ & ( (!sinstruction_IFID(19) & (\reg_file|registers[20][21]~q\ & ((sinstruction_IFID(18))))) # (sinstruction_IFID(19) & 
-- (((sinstruction_IFID(18)) # (\reg_file|registers[24][21]~q\)))) ) ) ) # ( \reg_file|registers[16][21]~q\ & ( !\reg_file|registers[28][21]~q\ & ( (!sinstruction_IFID(19) & (((!sinstruction_IFID(18))) # (\reg_file|registers[20][21]~q\))) # 
-- (sinstruction_IFID(19) & (((\reg_file|registers[24][21]~q\ & !sinstruction_IFID(18))))) ) ) ) # ( !\reg_file|registers[16][21]~q\ & ( !\reg_file|registers[28][21]~q\ & ( (!sinstruction_IFID(19) & (\reg_file|registers[20][21]~q\ & 
-- ((sinstruction_IFID(18))))) # (sinstruction_IFID(19) & (((\reg_file|registers[24][21]~q\ & !sinstruction_IFID(18))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010000111100110101000000000011010111111111001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[20][21]~q\,
	datab => \reg_file|ALT_INV_registers[24][21]~q\,
	datac => ALT_INV_sinstruction_IFID(19),
	datad => ALT_INV_sinstruction_IFID(18),
	datae => \reg_file|ALT_INV_registers[16][21]~q\,
	dataf => \reg_file|ALT_INV_registers[28][21]~q\,
	combout => \sreaddata2_IDEX~231_combout\);

-- Location: FF_X59_Y6_N8
\reg_file|registers[27][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[21]~21_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[27][21]~q\);

-- Location: FF_X59_Y9_N29
\reg_file|registers[23][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[21]~21_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[23][21]~q\);

-- Location: FF_X59_Y6_N14
\reg_file|registers[19][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[21]~21_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[19][21]~q\);

-- Location: MLABCELL_X59_Y6_N57
\sreaddata2_IDEX~234\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~234_combout\ = ( \reg_file|registers[23][21]~q\ & ( \reg_file|registers[19][21]~q\ & ( (!sinstruction_IFID(19)) # ((!sinstruction_IFID(18) & (\reg_file|registers[27][21]~q\)) # (sinstruction_IFID(18) & ((\reg_file|registers[31][21]~q\)))) 
-- ) ) ) # ( !\reg_file|registers[23][21]~q\ & ( \reg_file|registers[19][21]~q\ & ( (!sinstruction_IFID(18) & ((!sinstruction_IFID(19)) # ((\reg_file|registers[27][21]~q\)))) # (sinstruction_IFID(18) & (sinstruction_IFID(19) & 
-- ((\reg_file|registers[31][21]~q\)))) ) ) ) # ( \reg_file|registers[23][21]~q\ & ( !\reg_file|registers[19][21]~q\ & ( (!sinstruction_IFID(18) & (sinstruction_IFID(19) & (\reg_file|registers[27][21]~q\))) # (sinstruction_IFID(18) & 
-- ((!sinstruction_IFID(19)) # ((\reg_file|registers[31][21]~q\)))) ) ) ) # ( !\reg_file|registers[23][21]~q\ & ( !\reg_file|registers[19][21]~q\ & ( (sinstruction_IFID(19) & ((!sinstruction_IFID(18) & (\reg_file|registers[27][21]~q\)) # 
-- (sinstruction_IFID(18) & ((\reg_file|registers[31][21]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(18),
	datab => ALT_INV_sinstruction_IFID(19),
	datac => \reg_file|ALT_INV_registers[27][21]~q\,
	datad => \reg_file|ALT_INV_registers[31][21]~q\,
	datae => \reg_file|ALT_INV_registers[23][21]~q\,
	dataf => \reg_file|ALT_INV_registers[19][21]~q\,
	combout => \sreaddata2_IDEX~234_combout\);

-- Location: FF_X66_Y11_N38
\reg_file|registers[26][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[21]~21_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[26][21]~q\);

-- Location: FF_X66_Y11_N22
\reg_file|registers[22][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[21]~21_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[22][21]~q\);

-- Location: FF_X68_Y9_N40
\reg_file|registers[18][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[21]~21_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[18][21]~q\);

-- Location: LABCELL_X70_Y4_N15
\reg_file|registers[30][21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[30][21]~feeder_combout\ = ( \mux_jal|output[21]~21_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[21]~21_combout\,
	combout => \reg_file|registers[30][21]~feeder_combout\);

-- Location: FF_X70_Y4_N16
\reg_file|registers[30][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[30][21]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[30][21]~q\);

-- Location: LABCELL_X66_Y11_N54
\sreaddata2_IDEX~233\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~233_combout\ = ( \sinstruction_IFID[18]~DUPLICATE_q\ & ( \reg_file|registers[30][21]~q\ & ( (sinstruction_IFID(19)) # (\reg_file|registers[22][21]~q\) ) ) ) # ( !\sinstruction_IFID[18]~DUPLICATE_q\ & ( \reg_file|registers[30][21]~q\ & ( 
-- (!sinstruction_IFID(19) & ((\reg_file|registers[18][21]~q\))) # (sinstruction_IFID(19) & (\reg_file|registers[26][21]~q\)) ) ) ) # ( \sinstruction_IFID[18]~DUPLICATE_q\ & ( !\reg_file|registers[30][21]~q\ & ( (\reg_file|registers[22][21]~q\ & 
-- !sinstruction_IFID(19)) ) ) ) # ( !\sinstruction_IFID[18]~DUPLICATE_q\ & ( !\reg_file|registers[30][21]~q\ & ( (!sinstruction_IFID(19) & ((\reg_file|registers[18][21]~q\))) # (sinstruction_IFID(19) & (\reg_file|registers[26][21]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101001100110000000000001111010101010011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[26][21]~q\,
	datab => \reg_file|ALT_INV_registers[22][21]~q\,
	datac => \reg_file|ALT_INV_registers[18][21]~q\,
	datad => ALT_INV_sinstruction_IFID(19),
	datae => \ALT_INV_sinstruction_IFID[18]~DUPLICATE_q\,
	dataf => \reg_file|ALT_INV_registers[30][21]~q\,
	combout => \sreaddata2_IDEX~233_combout\);

-- Location: MLABCELL_X72_Y12_N36
\reg_file|registers[25][21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[25][21]~feeder_combout\ = ( \mux_jal|output[21]~21_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[21]~21_combout\,
	combout => \reg_file|registers[25][21]~feeder_combout\);

-- Location: FF_X72_Y12_N37
\reg_file|registers[25][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[25][21]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[25][21]~q\);

-- Location: FF_X66_Y13_N47
\reg_file|registers[17][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[21]~21_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[17][21]~q\);

-- Location: FF_X66_Y13_N17
\reg_file|registers[21][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[21]~21_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[21][21]~q\);

-- Location: FF_X70_Y10_N46
\reg_file|registers[29][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[21]~21_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[29][21]~q\);

-- Location: LABCELL_X66_Y13_N42
\sreaddata2_IDEX~232\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~232_combout\ = ( sinstruction_IFID(19) & ( \reg_file|registers[29][21]~q\ & ( (sinstruction_IFID(18)) # (\reg_file|registers[25][21]~q\) ) ) ) # ( !sinstruction_IFID(19) & ( \reg_file|registers[29][21]~q\ & ( (!sinstruction_IFID(18) & 
-- (\reg_file|registers[17][21]~q\)) # (sinstruction_IFID(18) & ((\reg_file|registers[21][21]~q\))) ) ) ) # ( sinstruction_IFID(19) & ( !\reg_file|registers[29][21]~q\ & ( (\reg_file|registers[25][21]~q\ & !sinstruction_IFID(18)) ) ) ) # ( 
-- !sinstruction_IFID(19) & ( !\reg_file|registers[29][21]~q\ & ( (!sinstruction_IFID(18) & (\reg_file|registers[17][21]~q\)) # (sinstruction_IFID(18) & ((\reg_file|registers[21][21]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111010100000101000000110000001111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[25][21]~q\,
	datab => \reg_file|ALT_INV_registers[17][21]~q\,
	datac => ALT_INV_sinstruction_IFID(18),
	datad => \reg_file|ALT_INV_registers[21][21]~q\,
	datae => ALT_INV_sinstruction_IFID(19),
	dataf => \reg_file|ALT_INV_registers[29][21]~q\,
	combout => \sreaddata2_IDEX~232_combout\);

-- Location: LABCELL_X67_Y6_N30
\sreaddata2_IDEX~235\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~235_combout\ = ( \sreaddata2_IDEX~233_combout\ & ( \sreaddata2_IDEX~232_combout\ & ( (!sinstruction_IFID(17) & (((sinstruction_IFID(16))) # (\sreaddata2_IDEX~231_combout\))) # (sinstruction_IFID(17) & (((!sinstruction_IFID(16)) # 
-- (\sreaddata2_IDEX~234_combout\)))) ) ) ) # ( !\sreaddata2_IDEX~233_combout\ & ( \sreaddata2_IDEX~232_combout\ & ( (!sinstruction_IFID(17) & (((sinstruction_IFID(16))) # (\sreaddata2_IDEX~231_combout\))) # (sinstruction_IFID(17) & (((sinstruction_IFID(16) 
-- & \sreaddata2_IDEX~234_combout\)))) ) ) ) # ( \sreaddata2_IDEX~233_combout\ & ( !\sreaddata2_IDEX~232_combout\ & ( (!sinstruction_IFID(17) & (\sreaddata2_IDEX~231_combout\ & (!sinstruction_IFID(16)))) # (sinstruction_IFID(17) & (((!sinstruction_IFID(16)) 
-- # (\sreaddata2_IDEX~234_combout\)))) ) ) ) # ( !\sreaddata2_IDEX~233_combout\ & ( !\sreaddata2_IDEX~232_combout\ & ( (!sinstruction_IFID(17) & (\sreaddata2_IDEX~231_combout\ & (!sinstruction_IFID(16)))) # (sinstruction_IFID(17) & (((sinstruction_IFID(16) 
-- & \sreaddata2_IDEX~234_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100101011100000111010100101010001011110111101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(17),
	datab => \ALT_INV_sreaddata2_IDEX~231_combout\,
	datac => ALT_INV_sinstruction_IFID(16),
	datad => \ALT_INV_sreaddata2_IDEX~234_combout\,
	datae => \ALT_INV_sreaddata2_IDEX~233_combout\,
	dataf => \ALT_INV_sreaddata2_IDEX~232_combout\,
	combout => \sreaddata2_IDEX~235_combout\);

-- Location: LABCELL_X67_Y6_N48
\sreaddata2_IDEX~241\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~241_combout\ = ( \sreaddata2_IDEX~240_combout\ & ( \sreaddata2_IDEX~235_combout\ ) ) # ( !\sreaddata2_IDEX~240_combout\ & ( \sreaddata2_IDEX~235_combout\ & ( \sinstruction_IFID[20]~DUPLICATE_q\ ) ) ) # ( \sreaddata2_IDEX~240_combout\ & ( 
-- !\sreaddata2_IDEX~235_combout\ & ( !\sinstruction_IFID[20]~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000110011001100111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_sinstruction_IFID[20]~DUPLICATE_q\,
	datae => \ALT_INV_sreaddata2_IDEX~240_combout\,
	dataf => \ALT_INV_sreaddata2_IDEX~235_combout\,
	combout => \sreaddata2_IDEX~241_combout\);

-- Location: FF_X67_Y6_N49
\sreaddata2_IDEX[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sreaddata2_IDEX~241_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata2_IDEX(21));

-- Location: LABCELL_X74_Y6_N54
\mux_alu|output[21]~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_alu|output[21]~45_combout\ = ( !\mux_alu|output[17]~1_combout\ & ( \forward|rd2_out[0]~2_combout\ & ( (!\salusrc_IDEX~DUPLICATE_q\ & \mux_jal|output[21]~21_combout\) ) ) ) # ( \mux_alu|output[17]~1_combout\ & ( !\forward|rd2_out[0]~2_combout\ & ( 
-- (!\salusrc_IDEX~DUPLICATE_q\ & sreaddata2_IDEX(21)) ) ) ) # ( !\mux_alu|output[17]~1_combout\ & ( !\forward|rd2_out[0]~2_combout\ & ( (!\salusrc_IDEX~DUPLICATE_q\ & salumainresult_EXMEM(21)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010000000001010101000001010000010100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_salusrc_IDEX~DUPLICATE_q\,
	datab => ALT_INV_salumainresult_EXMEM(21),
	datac => \mux_jal|ALT_INV_output[21]~21_combout\,
	datad => ALT_INV_sreaddata2_IDEX(21),
	datae => \mux_alu|ALT_INV_output[17]~1_combout\,
	dataf => \forward|ALT_INV_rd2_out[0]~2_combout\,
	combout => \mux_alu|output[21]~45_combout\);

-- Location: LABCELL_X79_Y5_N24
\alu_main|ShiftRight1~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight1~11_combout\ = ( \mux_alu|output[21]~45_combout\ & ( \mux_alu|output[24]~61_combout\ & ( (!\forward|Mux31~0_combout\ & (((!\forward|Mux30~0_combout\) # (\mux_alu|output[23]~47_combout\)))) # (\forward|Mux31~0_combout\ & 
-- (((\forward|Mux30~0_combout\)) # (\mux_alu|output[22]~46_combout\))) ) ) ) # ( !\mux_alu|output[21]~45_combout\ & ( \mux_alu|output[24]~61_combout\ & ( (!\forward|Mux31~0_combout\ & (((\forward|Mux30~0_combout\ & \mux_alu|output[23]~47_combout\)))) # 
-- (\forward|Mux31~0_combout\ & (((\forward|Mux30~0_combout\)) # (\mux_alu|output[22]~46_combout\))) ) ) ) # ( \mux_alu|output[21]~45_combout\ & ( !\mux_alu|output[24]~61_combout\ & ( (!\forward|Mux31~0_combout\ & (((!\forward|Mux30~0_combout\) # 
-- (\mux_alu|output[23]~47_combout\)))) # (\forward|Mux31~0_combout\ & (\mux_alu|output[22]~46_combout\ & (!\forward|Mux30~0_combout\))) ) ) ) # ( !\mux_alu|output[21]~45_combout\ & ( !\mux_alu|output[24]~61_combout\ & ( (!\forward|Mux31~0_combout\ & 
-- (((\forward|Mux30~0_combout\ & \mux_alu|output[23]~47_combout\)))) # (\forward|Mux31~0_combout\ & (\mux_alu|output[22]~46_combout\ & (!\forward|Mux30~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100110100001101110000010011000111111101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_alu|ALT_INV_output[22]~46_combout\,
	datab => \forward|ALT_INV_Mux31~0_combout\,
	datac => \forward|ALT_INV_Mux30~0_combout\,
	datad => \mux_alu|ALT_INV_output[23]~47_combout\,
	datae => \mux_alu|ALT_INV_output[21]~45_combout\,
	dataf => \mux_alu|ALT_INV_output[24]~61_combout\,
	combout => \alu_main|ShiftRight1~11_combout\);

-- Location: MLABCELL_X82_Y6_N21
\alu_main|Mux1~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux1~8_combout\ = ( \forward|Mux31~0_combout\ & ( (!salucontrol_IDEX(1) & (\sinstruction_IDEX[6]~DUPLICATE_q\ & ((!\sinstruction_IDEX[9]~DUPLICATE_q\)))) # (salucontrol_IDEX(1) & (((!\forward|Mux28~0_combout\)))) ) ) # ( 
-- !\forward|Mux31~0_combout\ & ( (\sinstruction_IDEX[6]~DUPLICATE_q\ & (!salucontrol_IDEX(1) & !\sinstruction_IDEX[9]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000000000010001000000000001110100001100000111010000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IDEX[6]~DUPLICATE_q\,
	datab => ALT_INV_salucontrol_IDEX(1),
	datac => \forward|ALT_INV_Mux28~0_combout\,
	datad => \ALT_INV_sinstruction_IDEX[9]~DUPLICATE_q\,
	dataf => \forward|ALT_INV_Mux31~0_combout\,
	combout => \alu_main|Mux1~8_combout\);

-- Location: MLABCELL_X82_Y7_N12
\alu_main|Mux1~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux1~7_combout\ = ( \forward|Mux28~0_combout\ & ( (\sinstruction_IDEX[7]~DUPLICATE_q\ & (!\sinstruction_IDEX[9]~DUPLICATE_q\ & !salucontrol_IDEX(1))) ) ) # ( !\forward|Mux28~0_combout\ & ( (!salucontrol_IDEX(1) & 
-- (\sinstruction_IDEX[7]~DUPLICATE_q\ & (!\sinstruction_IDEX[9]~DUPLICATE_q\))) # (salucontrol_IDEX(1) & (((\forward|Mux30~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001111010000000100111101000000010000000100000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IDEX[7]~DUPLICATE_q\,
	datab => \ALT_INV_sinstruction_IDEX[9]~DUPLICATE_q\,
	datac => ALT_INV_salucontrol_IDEX(1),
	datad => \forward|ALT_INV_Mux30~0_combout\,
	dataf => \forward|ALT_INV_Mux28~0_combout\,
	combout => \alu_main|Mux1~7_combout\);

-- Location: LABCELL_X81_Y7_N54
\alu_main|Mux31~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux31~1_combout\ = ( \alu_main|Mux1~7_combout\ & ( (!\alu_main|Mux1~8_combout\ & ((\mux_alu|output[29]~54_combout\))) # (\alu_main|Mux1~8_combout\ & (\mux_alu|output[28]~53_combout\)) ) ) # ( !\alu_main|Mux1~7_combout\ & ( 
-- (!\alu_main|Mux1~8_combout\ & ((\mux_alu|output[29]~54_combout\))) # (\alu_main|Mux1~8_combout\ & (\mux_alu|output[30]~55_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111100010001110111010001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_alu|ALT_INV_output[28]~53_combout\,
	datab => \alu_main|ALT_INV_Mux1~8_combout\,
	datac => \mux_alu|ALT_INV_output[30]~55_combout\,
	datad => \mux_alu|ALT_INV_output[29]~54_combout\,
	dataf => \alu_main|ALT_INV_Mux1~7_combout\,
	combout => \alu_main|Mux31~1_combout\);

-- Location: LABCELL_X77_Y5_N30
\alu_main|ShiftRight0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight0~29_combout\ = ( !sinstruction_IDEX(6) & ( \mux_alu|output[31]~56_combout\ & ( !\sinstruction_IDEX[7]~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_sinstruction_IDEX[7]~DUPLICATE_q\,
	datae => ALT_INV_sinstruction_IDEX(6),
	dataf => \mux_alu|ALT_INV_output[31]~56_combout\,
	combout => \alu_main|ShiftRight0~29_combout\);

-- Location: LABCELL_X80_Y7_N21
\alu_main|Mux28~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux28~7_combout\ = ( \alu_main|ShiftLeft1~6_combout\ & ( (!salucontrol_IDEX(1) & (\alu_main|ShiftLeft0~1_combout\ & ((!salucontrol_IDEX(0)) # (!\sinstruction_IDEX[10]~DUPLICATE_q\)))) ) ) # ( !\alu_main|ShiftLeft1~6_combout\ & ( 
-- (\alu_main|ShiftLeft0~1_combout\ & ((!salucontrol_IDEX(0)) # ((!\sinstruction_IDEX[10]~DUPLICATE_q\ & !salucontrol_IDEX(1))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011101010000000001110101000000000111000000000000011100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salucontrol_IDEX(0),
	datab => \ALT_INV_sinstruction_IDEX[10]~DUPLICATE_q\,
	datac => ALT_INV_salucontrol_IDEX(1),
	datad => \alu_main|ALT_INV_ShiftLeft0~1_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft1~6_combout\,
	combout => \alu_main|Mux28~7_combout\);

-- Location: MLABCELL_X72_Y8_N15
\alu_main|ShiftRight1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight1~29_combout\ = (!\forward|Mux30~0_combout\ & (\mux_alu|output[31]~56_combout\ & !\forward|Mux31~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000000000010100000000000001010000000000000101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux30~0_combout\,
	datac => \mux_alu|ALT_INV_output[31]~56_combout\,
	datad => \forward|ALT_INV_Mux31~0_combout\,
	combout => \alu_main|ShiftRight1~29_combout\);

-- Location: LABCELL_X80_Y7_N12
\alu_main|Mux28~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux28~8_combout\ = ( \alu_main|ShiftLeft1~6_combout\ & ( (\alu_main|ShiftLeft1~1_combout\ & (((salucontrol_IDEX(0) & \sinstruction_IDEX[10]~DUPLICATE_q\)) # (salucontrol_IDEX(1)))) ) ) # ( !\alu_main|ShiftLeft1~6_combout\ & ( 
-- (salucontrol_IDEX(0) & (\alu_main|ShiftLeft1~1_combout\ & ((\sinstruction_IDEX[10]~DUPLICATE_q\) # (salucontrol_IDEX(1))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000101000000010000010100000011000001110000001100000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salucontrol_IDEX(0),
	datab => ALT_INV_salucontrol_IDEX(1),
	datac => \alu_main|ALT_INV_ShiftLeft1~1_combout\,
	datad => \ALT_INV_sinstruction_IDEX[10]~DUPLICATE_q\,
	dataf => \alu_main|ALT_INV_ShiftLeft1~6_combout\,
	combout => \alu_main|Mux28~8_combout\);

-- Location: LABCELL_X80_Y7_N6
\alu_main|Mux31~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux31~3_combout\ = ( \alu_main|Mux28~8_combout\ & ( ((\alu_main|ShiftRight0~29_combout\ & \alu_main|Mux28~7_combout\)) # (\alu_main|ShiftRight1~29_combout\) ) ) # ( !\alu_main|Mux28~8_combout\ & ( (\alu_main|ShiftRight0~29_combout\ & 
-- \alu_main|Mux28~7_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011111111110000001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \alu_main|ALT_INV_ShiftRight0~29_combout\,
	datac => \alu_main|ALT_INV_Mux28~7_combout\,
	datad => \alu_main|ALT_INV_ShiftRight1~29_combout\,
	dataf => \alu_main|ALT_INV_Mux28~8_combout\,
	combout => \alu_main|Mux31~3_combout\);

-- Location: LABCELL_X75_Y6_N30
\alu_main|ShiftLeft1~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft1~46_combout\ = ( \forward|Mux31~0_combout\ & ( \forward|Mux30~0_combout\ & ( \mux_alu|output[24]~61_combout\ ) ) ) # ( !\forward|Mux31~0_combout\ & ( \forward|Mux30~0_combout\ & ( \mux_alu|output[25]~48_combout\ ) ) ) # ( 
-- \forward|Mux31~0_combout\ & ( !\forward|Mux30~0_combout\ & ( \mux_alu|output[26]~49_combout\ ) ) ) # ( !\forward|Mux31~0_combout\ & ( !\forward|Mux30~0_combout\ & ( \mux_alu|output[27]~50_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_alu|ALT_INV_output[27]~50_combout\,
	datab => \mux_alu|ALT_INV_output[24]~61_combout\,
	datac => \mux_alu|ALT_INV_output[25]~48_combout\,
	datad => \mux_alu|ALT_INV_output[26]~49_combout\,
	datae => \forward|ALT_INV_Mux31~0_combout\,
	dataf => \forward|ALT_INV_Mux30~0_combout\,
	combout => \alu_main|ShiftLeft1~46_combout\);

-- Location: LABCELL_X74_Y5_N45
\alu_main|Mux1~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux1~15_combout\ = ( \forward|Mux28~0_combout\ & ( \forward|Mux29~0_combout\ & ( !\forward|Mux27~0_combout\ ) ) ) # ( \forward|Mux28~0_combout\ & ( !\forward|Mux29~0_combout\ & ( !\forward|Mux27~0_combout\ ) ) ) # ( !\forward|Mux28~0_combout\ & 
-- ( !\forward|Mux29~0_combout\ & ( !\forward|Mux27~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \forward|ALT_INV_Mux27~0_combout\,
	datae => \forward|ALT_INV_Mux28~0_combout\,
	dataf => \forward|ALT_INV_Mux29~0_combout\,
	combout => \alu_main|Mux1~15_combout\);

-- Location: FF_X72_Y9_N52
\sinstruction_IDEX[18]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => sinstruction_IFID(18),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sinstruction_IDEX[18]~DUPLICATE_q\);

-- Location: FF_X80_Y12_N26
\sinstruction_EXMEM[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \sinstruction_IDEX[18]~DUPLICATE_q\,
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_EXMEM(18));

-- Location: FF_X74_Y10_N20
\salumainresult_MEMWB[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => salumainresult_EXMEM(19),
	sclr => \process_8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => salumainresult_MEMWB(19));

-- Location: LABCELL_X74_Y10_N36
\mux_alu|output[18]~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_alu|output[18]~40_combout\ = ( !\forward|rd2_out[0]~2_combout\ & ( \mux_alu|output[17]~1_combout\ & ( (!\salusrc_IDEX~q\ & sreaddata2_IDEX(18)) ) ) ) # ( \forward|rd2_out[0]~2_combout\ & ( !\mux_alu|output[17]~1_combout\ & ( 
-- (\mux_jal|output[18]~18_combout\ & !\salusrc_IDEX~q\) ) ) ) # ( !\forward|rd2_out[0]~2_combout\ & ( !\mux_alu|output[17]~1_combout\ & ( (salumainresult_EXMEM(18) & !\salusrc_IDEX~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000001100000011000000000000111100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salumainresult_EXMEM(18),
	datab => \mux_jal|ALT_INV_output[18]~18_combout\,
	datac => \ALT_INV_salusrc_IDEX~q\,
	datad => ALT_INV_sreaddata2_IDEX(18),
	datae => \forward|ALT_INV_rd2_out[0]~2_combout\,
	dataf => \mux_alu|ALT_INV_output[17]~1_combout\,
	combout => \mux_alu|output[18]~40_combout\);

-- Location: LABCELL_X70_Y4_N24
\reg_file|registers[24][18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[24][18]~feeder_combout\ = ( \mux_jal|output[18]~18_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[18]~18_combout\,
	combout => \reg_file|registers[24][18]~feeder_combout\);

-- Location: FF_X70_Y4_N25
\reg_file|registers[24][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[24][18]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[24][18]~q\);

-- Location: FF_X66_Y4_N58
\reg_file|registers[28][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[18]~18_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[28][18]~q\);

-- Location: FF_X66_Y4_N37
\reg_file|registers[20][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[18]~18_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[20][18]~q\);

-- Location: FF_X67_Y4_N20
\reg_file|registers[16][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[18]~18_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[16][18]~q\);

-- Location: LABCELL_X66_Y4_N39
\sreaddata1_IDEX~198\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~198_combout\ = ( \reg_file|registers[20][18]~q\ & ( \reg_file|registers[16][18]~q\ & ( (!\sinstruction_IFID[24]~DUPLICATE_q\) # ((!sinstruction_IFID(23) & (\reg_file|registers[24][18]~q\)) # (sinstruction_IFID(23) & 
-- ((\reg_file|registers[28][18]~q\)))) ) ) ) # ( !\reg_file|registers[20][18]~q\ & ( \reg_file|registers[16][18]~q\ & ( (!sinstruction_IFID(23) & (((!\sinstruction_IFID[24]~DUPLICATE_q\)) # (\reg_file|registers[24][18]~q\))) # (sinstruction_IFID(23) & 
-- (((\sinstruction_IFID[24]~DUPLICATE_q\ & \reg_file|registers[28][18]~q\)))) ) ) ) # ( \reg_file|registers[20][18]~q\ & ( !\reg_file|registers[16][18]~q\ & ( (!sinstruction_IFID(23) & (\reg_file|registers[24][18]~q\ & 
-- (\sinstruction_IFID[24]~DUPLICATE_q\))) # (sinstruction_IFID(23) & (((!\sinstruction_IFID[24]~DUPLICATE_q\) # (\reg_file|registers[28][18]~q\)))) ) ) ) # ( !\reg_file|registers[20][18]~q\ & ( !\reg_file|registers[16][18]~q\ & ( 
-- (\sinstruction_IFID[24]~DUPLICATE_q\ & ((!sinstruction_IFID(23) & (\reg_file|registers[24][18]~q\)) # (sinstruction_IFID(23) & ((\reg_file|registers[28][18]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000111001101000011011111000100110001111111010011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[24][18]~q\,
	datab => ALT_INV_sinstruction_IFID(23),
	datac => \ALT_INV_sinstruction_IFID[24]~DUPLICATE_q\,
	datad => \reg_file|ALT_INV_registers[28][18]~q\,
	datae => \reg_file|ALT_INV_registers[20][18]~q\,
	dataf => \reg_file|ALT_INV_registers[16][18]~q\,
	combout => \sreaddata1_IDEX~198_combout\);

-- Location: FF_X65_Y6_N38
\reg_file|registers[27][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[18]~18_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[27][18]~q\);

-- Location: FF_X66_Y4_N16
\reg_file|registers[19][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[18]~18_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[19][18]~q\);

-- Location: FF_X65_Y6_N20
\reg_file|registers[31][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[18]~18_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[31][18]~q\);

-- Location: MLABCELL_X59_Y9_N36
\reg_file|registers[23][18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[23][18]~feeder_combout\ = ( \mux_jal|output[18]~18_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[18]~18_combout\,
	combout => \reg_file|registers[23][18]~feeder_combout\);

-- Location: FF_X59_Y9_N37
\reg_file|registers[23][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[23][18]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[23][18]~q\);

-- Location: MLABCELL_X65_Y6_N18
\sreaddata1_IDEX~201\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~201_combout\ = ( \reg_file|registers[31][18]~q\ & ( \reg_file|registers[23][18]~q\ & ( ((!sinstruction_IFID(24) & ((\reg_file|registers[19][18]~q\))) # (sinstruction_IFID(24) & (\reg_file|registers[27][18]~q\))) # (sinstruction_IFID(23)) 
-- ) ) ) # ( !\reg_file|registers[31][18]~q\ & ( \reg_file|registers[23][18]~q\ & ( (!sinstruction_IFID(24) & (((sinstruction_IFID(23)) # (\reg_file|registers[19][18]~q\)))) # (sinstruction_IFID(24) & (\reg_file|registers[27][18]~q\ & 
-- ((!sinstruction_IFID(23))))) ) ) ) # ( \reg_file|registers[31][18]~q\ & ( !\reg_file|registers[23][18]~q\ & ( (!sinstruction_IFID(24) & (((\reg_file|registers[19][18]~q\ & !sinstruction_IFID(23))))) # (sinstruction_IFID(24) & (((sinstruction_IFID(23))) # 
-- (\reg_file|registers[27][18]~q\))) ) ) ) # ( !\reg_file|registers[31][18]~q\ & ( !\reg_file|registers[23][18]~q\ & ( (!sinstruction_IFID(23) & ((!sinstruction_IFID(24) & ((\reg_file|registers[19][18]~q\))) # (sinstruction_IFID(24) & 
-- (\reg_file|registers[27][18]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100000000001101010000111100110101111100000011010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[27][18]~q\,
	datab => \reg_file|ALT_INV_registers[19][18]~q\,
	datac => ALT_INV_sinstruction_IFID(24),
	datad => ALT_INV_sinstruction_IFID(23),
	datae => \reg_file|ALT_INV_registers[31][18]~q\,
	dataf => \reg_file|ALT_INV_registers[23][18]~q\,
	combout => \sreaddata1_IDEX~201_combout\);

-- Location: FF_X66_Y12_N29
\reg_file|registers[25][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[18]~18_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[25][18]~q\);

-- Location: FF_X66_Y12_N34
\reg_file|registers[29][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[18]~18_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[29][18]~q\);

-- Location: FF_X66_Y12_N7
\reg_file|registers[21][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[18]~18_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[21][18]~q\);

-- Location: LABCELL_X66_Y12_N6
\sreaddata1_IDEX~199\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~199_combout\ = ( \reg_file|registers[21][18]~q\ & ( \reg_file|registers[17][18]~q\ & ( (!\sinstruction_IFID[24]~DUPLICATE_q\) # ((!sinstruction_IFID(23) & (\reg_file|registers[25][18]~q\)) # (sinstruction_IFID(23) & 
-- ((\reg_file|registers[29][18]~q\)))) ) ) ) # ( !\reg_file|registers[21][18]~q\ & ( \reg_file|registers[17][18]~q\ & ( (!sinstruction_IFID(23) & (((!\sinstruction_IFID[24]~DUPLICATE_q\)) # (\reg_file|registers[25][18]~q\))) # (sinstruction_IFID(23) & 
-- (((\reg_file|registers[29][18]~q\ & \sinstruction_IFID[24]~DUPLICATE_q\)))) ) ) ) # ( \reg_file|registers[21][18]~q\ & ( !\reg_file|registers[17][18]~q\ & ( (!sinstruction_IFID(23) & (\reg_file|registers[25][18]~q\ & 
-- ((\sinstruction_IFID[24]~DUPLICATE_q\)))) # (sinstruction_IFID(23) & (((!\sinstruction_IFID[24]~DUPLICATE_q\) # (\reg_file|registers[29][18]~q\)))) ) ) ) # ( !\reg_file|registers[21][18]~q\ & ( !\reg_file|registers[17][18]~q\ & ( 
-- (\sinstruction_IFID[24]~DUPLICATE_q\ & ((!sinstruction_IFID(23) & (\reg_file|registers[25][18]~q\)) # (sinstruction_IFID(23) & ((\reg_file|registers[29][18]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010011000011110101001111110000010100111111111101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[25][18]~q\,
	datab => \reg_file|ALT_INV_registers[29][18]~q\,
	datac => ALT_INV_sinstruction_IFID(23),
	datad => \ALT_INV_sinstruction_IFID[24]~DUPLICATE_q\,
	datae => \reg_file|ALT_INV_registers[21][18]~q\,
	dataf => \reg_file|ALT_INV_registers[17][18]~q\,
	combout => \sreaddata1_IDEX~199_combout\);

-- Location: FF_X60_Y11_N50
\reg_file|registers[26][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[18]~18_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[26][18]~q\);

-- Location: FF_X66_Y11_N8
\reg_file|registers[22][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[18]~18_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[22][18]~q\);

-- Location: LABCELL_X62_Y11_N3
\reg_file|registers[18][18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[18][18]~feeder_combout\ = ( \mux_jal|output[18]~18_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[18]~18_combout\,
	combout => \reg_file|registers[18][18]~feeder_combout\);

-- Location: FF_X62_Y11_N4
\reg_file|registers[18][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[18][18]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[18][18]~q\);

-- Location: FF_X60_Y11_N56
\reg_file|registers[30][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[18]~18_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[30][18]~q\);

-- Location: LABCELL_X60_Y11_N57
\sreaddata1_IDEX~200\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~200_combout\ = ( \reg_file|registers[30][18]~q\ & ( sinstruction_IFID(23) & ( (sinstruction_IFID(24)) # (\reg_file|registers[22][18]~q\) ) ) ) # ( !\reg_file|registers[30][18]~q\ & ( sinstruction_IFID(23) & ( 
-- (\reg_file|registers[22][18]~q\ & !sinstruction_IFID(24)) ) ) ) # ( \reg_file|registers[30][18]~q\ & ( !sinstruction_IFID(23) & ( (!sinstruction_IFID(24) & ((\reg_file|registers[18][18]~q\))) # (sinstruction_IFID(24) & (\reg_file|registers[26][18]~q\)) ) 
-- ) ) # ( !\reg_file|registers[30][18]~q\ & ( !sinstruction_IFID(23) & ( (!sinstruction_IFID(24) & ((\reg_file|registers[18][18]~q\))) # (sinstruction_IFID(24) & (\reg_file|registers[26][18]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000011110101010100110011000000000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[26][18]~q\,
	datab => \reg_file|ALT_INV_registers[22][18]~q\,
	datac => \reg_file|ALT_INV_registers[18][18]~q\,
	datad => ALT_INV_sinstruction_IFID(24),
	datae => \reg_file|ALT_INV_registers[30][18]~q\,
	dataf => ALT_INV_sinstruction_IFID(23),
	combout => \sreaddata1_IDEX~200_combout\);

-- Location: LABCELL_X63_Y4_N54
\sreaddata1_IDEX~202\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~202_combout\ = ( \sreaddata1_IDEX~199_combout\ & ( \sreaddata1_IDEX~200_combout\ & ( (!sinstruction_IFID(22) & (((\sreaddata1_IDEX~198_combout\)) # (\sinstruction_IFID[21]~DUPLICATE_q\))) # (sinstruction_IFID(22) & 
-- ((!\sinstruction_IFID[21]~DUPLICATE_q\) # ((\sreaddata1_IDEX~201_combout\)))) ) ) ) # ( !\sreaddata1_IDEX~199_combout\ & ( \sreaddata1_IDEX~200_combout\ & ( (!sinstruction_IFID(22) & (!\sinstruction_IFID[21]~DUPLICATE_q\ & 
-- (\sreaddata1_IDEX~198_combout\))) # (sinstruction_IFID(22) & ((!\sinstruction_IFID[21]~DUPLICATE_q\) # ((\sreaddata1_IDEX~201_combout\)))) ) ) ) # ( \sreaddata1_IDEX~199_combout\ & ( !\sreaddata1_IDEX~200_combout\ & ( (!sinstruction_IFID(22) & 
-- (((\sreaddata1_IDEX~198_combout\)) # (\sinstruction_IFID[21]~DUPLICATE_q\))) # (sinstruction_IFID(22) & (\sinstruction_IFID[21]~DUPLICATE_q\ & ((\sreaddata1_IDEX~201_combout\)))) ) ) ) # ( !\sreaddata1_IDEX~199_combout\ & ( !\sreaddata1_IDEX~200_combout\ 
-- & ( (!sinstruction_IFID(22) & (!\sinstruction_IFID[21]~DUPLICATE_q\ & (\sreaddata1_IDEX~198_combout\))) # (sinstruction_IFID(22) & (\sinstruction_IFID[21]~DUPLICATE_q\ & ((\sreaddata1_IDEX~201_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001001010100011101101001100010111010110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(22),
	datab => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	datac => \ALT_INV_sreaddata1_IDEX~198_combout\,
	datad => \ALT_INV_sreaddata1_IDEX~201_combout\,
	datae => \ALT_INV_sreaddata1_IDEX~199_combout\,
	dataf => \ALT_INV_sreaddata1_IDEX~200_combout\,
	combout => \sreaddata1_IDEX~202_combout\);

-- Location: LABCELL_X70_Y8_N54
\reg_file|registers[4][18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[4][18]~feeder_combout\ = ( \mux_jal|output[18]~18_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[18]~18_combout\,
	combout => \reg_file|registers[4][18]~feeder_combout\);

-- Location: FF_X70_Y8_N55
\reg_file|registers[4][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[4][18]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[4][18]~q\);

-- Location: FF_X63_Y8_N19
\reg_file|registers[6][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[18]~18_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[6][18]~q\);

-- Location: FF_X74_Y10_N31
\reg_file|registers[5][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[18]~18_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[5][18]~q\);

-- Location: FF_X74_Y10_N29
\reg_file|registers[7][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[18]~18_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[7][18]~q\);

-- Location: LABCELL_X63_Y8_N6
\sreaddata1_IDEX~206\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~206_combout\ = ( \reg_file|registers[5][18]~q\ & ( \reg_file|registers[7][18]~q\ & ( ((!sinstruction_IFID(22) & (\reg_file|registers[4][18]~q\)) # (sinstruction_IFID(22) & ((\reg_file|registers[6][18]~q\)))) # 
-- (\sinstruction_IFID[21]~DUPLICATE_q\) ) ) ) # ( !\reg_file|registers[5][18]~q\ & ( \reg_file|registers[7][18]~q\ & ( (!sinstruction_IFID(22) & (!\sinstruction_IFID[21]~DUPLICATE_q\ & (\reg_file|registers[4][18]~q\))) # (sinstruction_IFID(22) & 
-- (((\reg_file|registers[6][18]~q\)) # (\sinstruction_IFID[21]~DUPLICATE_q\))) ) ) ) # ( \reg_file|registers[5][18]~q\ & ( !\reg_file|registers[7][18]~q\ & ( (!sinstruction_IFID(22) & (((\reg_file|registers[4][18]~q\)) # 
-- (\sinstruction_IFID[21]~DUPLICATE_q\))) # (sinstruction_IFID(22) & (!\sinstruction_IFID[21]~DUPLICATE_q\ & ((\reg_file|registers[6][18]~q\)))) ) ) ) # ( !\reg_file|registers[5][18]~q\ & ( !\reg_file|registers[7][18]~q\ & ( 
-- (!\sinstruction_IFID[21]~DUPLICATE_q\ & ((!sinstruction_IFID(22) & (\reg_file|registers[4][18]~q\)) # (sinstruction_IFID(22) & ((\reg_file|registers[6][18]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100001010100110111000011001010111010011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(22),
	datab => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	datac => \reg_file|ALT_INV_registers[4][18]~q\,
	datad => \reg_file|ALT_INV_registers[6][18]~q\,
	datae => \reg_file|ALT_INV_registers[5][18]~q\,
	dataf => \reg_file|ALT_INV_registers[7][18]~q\,
	combout => \sreaddata1_IDEX~206_combout\);

-- Location: FF_X61_Y9_N56
\reg_file|registers[13][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[18]~18_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[13][18]~q\);

-- Location: FF_X61_Y9_N50
\reg_file|registers[12][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[18]~18_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[12][18]~q\);

-- Location: FF_X66_Y9_N29
\reg_file|registers[14][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[18]~18_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[14][18]~q\);

-- Location: FF_X61_Y8_N16
\reg_file|registers[15][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[18]~18_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[15][18]~q\);

-- Location: LABCELL_X61_Y8_N15
\sreaddata1_IDEX~205\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~205_combout\ = ( \reg_file|registers[15][18]~q\ & ( sinstruction_IFID(22) & ( (\sinstruction_IFID[21]~DUPLICATE_q\) # (\reg_file|registers[14][18]~q\) ) ) ) # ( !\reg_file|registers[15][18]~q\ & ( sinstruction_IFID(22) & ( 
-- (\reg_file|registers[14][18]~q\ & !\sinstruction_IFID[21]~DUPLICATE_q\) ) ) ) # ( \reg_file|registers[15][18]~q\ & ( !sinstruction_IFID(22) & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & ((\reg_file|registers[12][18]~q\))) # 
-- (\sinstruction_IFID[21]~DUPLICATE_q\ & (\reg_file|registers[13][18]~q\)) ) ) ) # ( !\reg_file|registers[15][18]~q\ & ( !sinstruction_IFID(22) & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & ((\reg_file|registers[12][18]~q\))) # 
-- (\sinstruction_IFID[21]~DUPLICATE_q\ & (\reg_file|registers[13][18]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001100110101010100001111000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[13][18]~q\,
	datab => \reg_file|ALT_INV_registers[12][18]~q\,
	datac => \reg_file|ALT_INV_registers[14][18]~q\,
	datad => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	datae => \reg_file|ALT_INV_registers[15][18]~q\,
	dataf => ALT_INV_sinstruction_IFID(22),
	combout => \sreaddata1_IDEX~205_combout\);

-- Location: FF_X65_Y11_N2
\reg_file|registers[2][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[18]~18_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[2][18]~q\);

-- Location: LABCELL_X64_Y11_N30
\reg_file|registers[3][18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[3][18]~feeder_combout\ = ( \mux_jal|output[18]~18_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[18]~18_combout\,
	combout => \reg_file|registers[3][18]~feeder_combout\);

-- Location: FF_X64_Y11_N32
\reg_file|registers[3][18]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[3][18]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[3][18]~DUPLICATE_q\);

-- Location: FF_X66_Y9_N19
\reg_file|registers[0][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[18]~18_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[0][18]~q\);

-- Location: FF_X65_Y11_N8
\reg_file|registers[1][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[18]~18_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[1][18]~q\);

-- Location: LABCELL_X64_Y11_N24
\sreaddata1_IDEX~204\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~204_combout\ = ( sinstruction_IFID(22) & ( \sinstruction_IFID[21]~DUPLICATE_q\ & ( \reg_file|registers[3][18]~DUPLICATE_q\ ) ) ) # ( !sinstruction_IFID(22) & ( \sinstruction_IFID[21]~DUPLICATE_q\ & ( \reg_file|registers[1][18]~q\ ) ) ) # 
-- ( sinstruction_IFID(22) & ( !\sinstruction_IFID[21]~DUPLICATE_q\ & ( \reg_file|registers[2][18]~q\ ) ) ) # ( !sinstruction_IFID(22) & ( !\sinstruction_IFID[21]~DUPLICATE_q\ & ( \reg_file|registers[0][18]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[2][18]~q\,
	datab => \reg_file|ALT_INV_registers[3][18]~DUPLICATE_q\,
	datac => \reg_file|ALT_INV_registers[0][18]~q\,
	datad => \reg_file|ALT_INV_registers[1][18]~q\,
	datae => ALT_INV_sinstruction_IFID(22),
	dataf => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	combout => \sreaddata1_IDEX~204_combout\);

-- Location: FF_X66_Y9_N50
\reg_file|registers[10][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[18]~18_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[10][18]~q\);

-- Location: FF_X63_Y8_N37
\reg_file|registers[11][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[18]~18_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[11][18]~q\);

-- Location: FF_X64_Y8_N22
\reg_file|registers[8][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[18]~18_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[8][18]~q\);

-- Location: LABCELL_X55_Y9_N39
\reg_file|registers[9][18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[9][18]~feeder_combout\ = ( \mux_jal|output[18]~18_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[18]~18_combout\,
	combout => \reg_file|registers[9][18]~feeder_combout\);

-- Location: FF_X55_Y9_N40
\reg_file|registers[9][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[9][18]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[9][18]~q\);

-- Location: LABCELL_X63_Y8_N39
\sreaddata1_IDEX~203\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~203_combout\ = ( sinstruction_IFID(22) & ( \reg_file|registers[9][18]~q\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & (\reg_file|registers[10][18]~q\)) # (\sinstruction_IFID[21]~DUPLICATE_q\ & ((\reg_file|registers[11][18]~q\))) ) ) ) # ( 
-- !sinstruction_IFID(22) & ( \reg_file|registers[9][18]~q\ & ( (\reg_file|registers[8][18]~q\) # (\sinstruction_IFID[21]~DUPLICATE_q\) ) ) ) # ( sinstruction_IFID(22) & ( !\reg_file|registers[9][18]~q\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & 
-- (\reg_file|registers[10][18]~q\)) # (\sinstruction_IFID[21]~DUPLICATE_q\ & ((\reg_file|registers[11][18]~q\))) ) ) ) # ( !sinstruction_IFID(22) & ( !\reg_file|registers[9][18]~q\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & \reg_file|registers[8][18]~q\) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000010100110101001100001111111111110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[10][18]~q\,
	datab => \reg_file|ALT_INV_registers[11][18]~q\,
	datac => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	datad => \reg_file|ALT_INV_registers[8][18]~q\,
	datae => ALT_INV_sinstruction_IFID(22),
	dataf => \reg_file|ALT_INV_registers[9][18]~q\,
	combout => \sreaddata1_IDEX~203_combout\);

-- Location: LABCELL_X63_Y8_N27
\sreaddata1_IDEX~207\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~207_combout\ = ( \sreaddata1_IDEX~204_combout\ & ( \sreaddata1_IDEX~203_combout\ & ( (!sinstruction_IFID(23)) # ((!sinstruction_IFID(24) & (\sreaddata1_IDEX~206_combout\)) # (sinstruction_IFID(24) & ((\sreaddata1_IDEX~205_combout\)))) ) ) 
-- ) # ( !\sreaddata1_IDEX~204_combout\ & ( \sreaddata1_IDEX~203_combout\ & ( (!sinstruction_IFID(24) & (sinstruction_IFID(23) & (\sreaddata1_IDEX~206_combout\))) # (sinstruction_IFID(24) & ((!sinstruction_IFID(23)) # ((\sreaddata1_IDEX~205_combout\)))) ) ) 
-- ) # ( \sreaddata1_IDEX~204_combout\ & ( !\sreaddata1_IDEX~203_combout\ & ( (!sinstruction_IFID(24) & ((!sinstruction_IFID(23)) # ((\sreaddata1_IDEX~206_combout\)))) # (sinstruction_IFID(24) & (sinstruction_IFID(23) & ((\sreaddata1_IDEX~205_combout\)))) ) 
-- ) ) # ( !\sreaddata1_IDEX~204_combout\ & ( !\sreaddata1_IDEX~203_combout\ & ( (sinstruction_IFID(23) & ((!sinstruction_IFID(24) & (\sreaddata1_IDEX~206_combout\)) # (sinstruction_IFID(24) & ((\sreaddata1_IDEX~205_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(24),
	datab => ALT_INV_sinstruction_IFID(23),
	datac => \ALT_INV_sreaddata1_IDEX~206_combout\,
	datad => \ALT_INV_sreaddata1_IDEX~205_combout\,
	datae => \ALT_INV_sreaddata1_IDEX~204_combout\,
	dataf => \ALT_INV_sreaddata1_IDEX~203_combout\,
	combout => \sreaddata1_IDEX~207_combout\);

-- Location: LABCELL_X63_Y4_N12
\sreaddata1_IDEX~208\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~208_combout\ = ( \sreaddata1_IDEX~202_combout\ & ( \sreaddata1_IDEX~207_combout\ ) ) # ( !\sreaddata1_IDEX~202_combout\ & ( \sreaddata1_IDEX~207_combout\ & ( !sinstruction_IFID(25) ) ) ) # ( \sreaddata1_IDEX~202_combout\ & ( 
-- !\sreaddata1_IDEX~207_combout\ & ( sinstruction_IFID(25) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001111001100110011001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_sinstruction_IFID(25),
	datae => \ALT_INV_sreaddata1_IDEX~202_combout\,
	dataf => \ALT_INV_sreaddata1_IDEX~207_combout\,
	combout => \sreaddata1_IDEX~208_combout\);

-- Location: FF_X63_Y4_N13
\sreaddata1_IDEX[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sreaddata1_IDEX~208_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata1_IDEX(18));

-- Location: LABCELL_X74_Y10_N54
\forward|Mux13~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux13~0_combout\ = ( \forward|rd1_out[0]~2_combout\ & ( (!\forward|Mux3~0_combout\ & (\mux_jal|output[18]~18_combout\)) # (\forward|Mux3~0_combout\ & ((sreaddata1_IDEX(18)))) ) ) # ( !\forward|rd1_out[0]~2_combout\ & ( (!\forward|Mux3~0_combout\ 
-- & (salumainresult_EXMEM(18))) # (\forward|Mux3~0_combout\ & ((sreaddata1_IDEX(18)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111010101010000111100110011000011110011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salumainresult_EXMEM(18),
	datab => \mux_jal|ALT_INV_output[18]~18_combout\,
	datac => ALT_INV_sreaddata1_IDEX(18),
	datad => \forward|ALT_INV_Mux3~0_combout\,
	dataf => \forward|ALT_INV_rd1_out[0]~2_combout\,
	combout => \forward|Mux13~0_combout\);

-- Location: LABCELL_X74_Y10_N45
\forward|Mux13~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux13~1_combout\ = ( \forward|rd1_out[0]~2_combout\ & ( \mux_jal|output[18]~18_combout\ ) ) # ( !\forward|rd1_out[0]~2_combout\ & ( salumainresult_EXMEM(18) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mux_jal|ALT_INV_output[18]~18_combout\,
	datad => ALT_INV_salumainresult_EXMEM(18),
	dataf => \forward|ALT_INV_rd1_out[0]~2_combout\,
	combout => \forward|Mux13~1_combout\);

-- Location: LABCELL_X77_Y8_N57
\alu_main|Add0~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Add0~73_sumout\ = SUM(( !salucontrol_IDEX(2) $ (!\mux_alu|output[18]~40_combout\) ) + ( (!\forward|Mux3~0_combout\ & ((\forward|Mux13~1_combout\))) # (\forward|Mux3~0_combout\ & (sreaddata1_IDEX(18))) ) + ( \alu_main|Add0~70\ ))
-- \alu_main|Add0~74\ = CARRY(( !salucontrol_IDEX(2) $ (!\mux_alu|output[18]~40_combout\) ) + ( (!\forward|Mux3~0_combout\ & ((\forward|Mux13~1_combout\))) # (\forward|Mux3~0_combout\ & (sreaddata1_IDEX(18))) ) + ( \alu_main|Add0~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000000101010110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salucontrol_IDEX(2),
	datab => \forward|ALT_INV_Mux3~0_combout\,
	datac => ALT_INV_sreaddata1_IDEX(18),
	datad => \mux_alu|ALT_INV_output[18]~40_combout\,
	dataf => \forward|ALT_INV_Mux13~1_combout\,
	cin => \alu_main|Add0~70\,
	sumout => \alu_main|Add0~73_sumout\,
	cout => \alu_main|Add0~74\);

-- Location: LABCELL_X77_Y8_N0
\alu_main|Mux18~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux18~4_combout\ = ( \alu_main|Add0~73_sumout\ & ( (!salucontrol_IDEX(0) & (((\forward|Mux13~0_combout\ & \mux_alu|output[18]~40_combout\)) # (salucontrol_IDEX(1)))) # (salucontrol_IDEX(0) & (!salucontrol_IDEX(1) & 
-- ((\mux_alu|output[18]~40_combout\) # (\forward|Mux13~0_combout\)))) ) ) # ( !\alu_main|Add0~73_sumout\ & ( (!salucontrol_IDEX(1) & ((!salucontrol_IDEX(0) & (\forward|Mux13~0_combout\ & \mux_alu|output[18]~40_combout\)) # (salucontrol_IDEX(0) & 
-- ((\mux_alu|output[18]~40_combout\) # (\forward|Mux13~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010001001100000001000100110000100110011011100010011001101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salucontrol_IDEX(0),
	datab => ALT_INV_salucontrol_IDEX(1),
	datac => \forward|ALT_INV_Mux13~0_combout\,
	datad => \mux_alu|ALT_INV_output[18]~40_combout\,
	dataf => \alu_main|ALT_INV_Add0~73_sumout\,
	combout => \alu_main|Mux18~4_combout\);

-- Location: MLABCELL_X82_Y6_N48
\alu_main|ShiftRight0~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight0~20_combout\ = ( \mux_alu|output[28]~53_combout\ & ( \mux_alu|output[29]~54_combout\ & ( ((!\sinstruction_IDEX[6]~DUPLICATE_q\ & (\mux_alu|output[26]~49_combout\)) # (\sinstruction_IDEX[6]~DUPLICATE_q\ & 
-- ((\mux_alu|output[27]~50_combout\)))) # (sinstruction_IDEX(7)) ) ) ) # ( !\mux_alu|output[28]~53_combout\ & ( \mux_alu|output[29]~54_combout\ & ( (!\sinstruction_IDEX[6]~DUPLICATE_q\ & (\mux_alu|output[26]~49_combout\ & ((!sinstruction_IDEX(7))))) # 
-- (\sinstruction_IDEX[6]~DUPLICATE_q\ & (((sinstruction_IDEX(7)) # (\mux_alu|output[27]~50_combout\)))) ) ) ) # ( \mux_alu|output[28]~53_combout\ & ( !\mux_alu|output[29]~54_combout\ & ( (!\sinstruction_IDEX[6]~DUPLICATE_q\ & (((sinstruction_IDEX(7))) # 
-- (\mux_alu|output[26]~49_combout\))) # (\sinstruction_IDEX[6]~DUPLICATE_q\ & (((\mux_alu|output[27]~50_combout\ & !sinstruction_IDEX(7))))) ) ) ) # ( !\mux_alu|output[28]~53_combout\ & ( !\mux_alu|output[29]~54_combout\ & ( (!sinstruction_IDEX(7) & 
-- ((!\sinstruction_IDEX[6]~DUPLICATE_q\ & (\mux_alu|output[26]~49_combout\)) # (\sinstruction_IDEX[6]~DUPLICATE_q\ & ((\mux_alu|output[27]~50_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001100000000010100111111000001010011000011110101001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_alu|ALT_INV_output[26]~49_combout\,
	datab => \mux_alu|ALT_INV_output[27]~50_combout\,
	datac => \ALT_INV_sinstruction_IDEX[6]~DUPLICATE_q\,
	datad => ALT_INV_sinstruction_IDEX(7),
	datae => \mux_alu|ALT_INV_output[28]~53_combout\,
	dataf => \mux_alu|ALT_INV_output[29]~54_combout\,
	combout => \alu_main|ShiftRight0~20_combout\);

-- Location: MLABCELL_X82_Y6_N18
\alu_main|ShiftRight0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight0~21_combout\ = ( \mux_alu|output[30]~55_combout\ & ( (!sinstruction_IDEX(7) & ((!\sinstruction_IDEX[6]~DUPLICATE_q\) # (\mux_alu|output[31]~56_combout\))) ) ) # ( !\mux_alu|output[30]~55_combout\ & ( 
-- (\sinstruction_IDEX[6]~DUPLICATE_q\ & (\mux_alu|output[31]~56_combout\ & !sinstruction_IDEX(7))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000000000001010000000010101111000000001010111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IDEX[6]~DUPLICATE_q\,
	datac => \mux_alu|ALT_INV_output[31]~56_combout\,
	datad => ALT_INV_sinstruction_IDEX(7),
	dataf => \mux_alu|ALT_INV_output[30]~55_combout\,
	combout => \alu_main|ShiftRight0~21_combout\);

-- Location: MLABCELL_X82_Y6_N54
\alu_main|ShiftRight0~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight0~18_combout\ = ( \mux_alu|output[18]~40_combout\ & ( \mux_alu|output[20]~44_combout\ & ( (!\sinstruction_IDEX[6]~DUPLICATE_q\) # ((!sinstruction_IDEX(7) & ((\mux_alu|output[19]~41_combout\))) # (sinstruction_IDEX(7) & 
-- (\mux_alu|output[21]~45_combout\))) ) ) ) # ( !\mux_alu|output[18]~40_combout\ & ( \mux_alu|output[20]~44_combout\ & ( (!\sinstruction_IDEX[6]~DUPLICATE_q\ & (sinstruction_IDEX(7))) # (\sinstruction_IDEX[6]~DUPLICATE_q\ & ((!sinstruction_IDEX(7) & 
-- ((\mux_alu|output[19]~41_combout\))) # (sinstruction_IDEX(7) & (\mux_alu|output[21]~45_combout\)))) ) ) ) # ( \mux_alu|output[18]~40_combout\ & ( !\mux_alu|output[20]~44_combout\ & ( (!\sinstruction_IDEX[6]~DUPLICATE_q\ & (!sinstruction_IDEX(7))) # 
-- (\sinstruction_IDEX[6]~DUPLICATE_q\ & ((!sinstruction_IDEX(7) & ((\mux_alu|output[19]~41_combout\))) # (sinstruction_IDEX(7) & (\mux_alu|output[21]~45_combout\)))) ) ) ) # ( !\mux_alu|output[18]~40_combout\ & ( !\mux_alu|output[20]~44_combout\ & ( 
-- (\sinstruction_IDEX[6]~DUPLICATE_q\ & ((!sinstruction_IDEX(7) & ((\mux_alu|output[19]~41_combout\))) # (sinstruction_IDEX(7) & (\mux_alu|output[21]~45_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101100010011100110100100011011001111010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IDEX[6]~DUPLICATE_q\,
	datab => ALT_INV_sinstruction_IDEX(7),
	datac => \mux_alu|ALT_INV_output[21]~45_combout\,
	datad => \mux_alu|ALT_INV_output[19]~41_combout\,
	datae => \mux_alu|ALT_INV_output[18]~40_combout\,
	dataf => \mux_alu|ALT_INV_output[20]~44_combout\,
	combout => \alu_main|ShiftRight0~18_combout\);

-- Location: LABCELL_X74_Y6_N24
\alu_main|ShiftRight0~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight0~19_combout\ = ( \sinstruction_IDEX[6]~DUPLICATE_q\ & ( \sinstruction_IDEX[7]~DUPLICATE_q\ & ( \mux_alu|output[25]~48_combout\ ) ) ) # ( !\sinstruction_IDEX[6]~DUPLICATE_q\ & ( \sinstruction_IDEX[7]~DUPLICATE_q\ & ( 
-- \mux_alu|output[24]~61_combout\ ) ) ) # ( \sinstruction_IDEX[6]~DUPLICATE_q\ & ( !\sinstruction_IDEX[7]~DUPLICATE_q\ & ( \mux_alu|output[23]~47_combout\ ) ) ) # ( !\sinstruction_IDEX[6]~DUPLICATE_q\ & ( !\sinstruction_IDEX[7]~DUPLICATE_q\ & ( 
-- \mux_alu|output[22]~46_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_alu|ALT_INV_output[23]~47_combout\,
	datab => \mux_alu|ALT_INV_output[24]~61_combout\,
	datac => \mux_alu|ALT_INV_output[25]~48_combout\,
	datad => \mux_alu|ALT_INV_output[22]~46_combout\,
	datae => \ALT_INV_sinstruction_IDEX[6]~DUPLICATE_q\,
	dataf => \ALT_INV_sinstruction_IDEX[7]~DUPLICATE_q\,
	combout => \alu_main|ShiftRight0~19_combout\);

-- Location: MLABCELL_X82_Y6_N36
\alu_main|ShiftRight0~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight0~22_combout\ = ( \alu_main|ShiftRight0~18_combout\ & ( \alu_main|ShiftRight0~19_combout\ & ( (!\sinstruction_IDEX[9]~DUPLICATE_q\) # ((!\sinstruction_IDEX[8]~DUPLICATE_q\ & (\alu_main|ShiftRight0~20_combout\)) # 
-- (\sinstruction_IDEX[8]~DUPLICATE_q\ & ((\alu_main|ShiftRight0~21_combout\)))) ) ) ) # ( !\alu_main|ShiftRight0~18_combout\ & ( \alu_main|ShiftRight0~19_combout\ & ( (!\sinstruction_IDEX[9]~DUPLICATE_q\ & (\sinstruction_IDEX[8]~DUPLICATE_q\)) # 
-- (\sinstruction_IDEX[9]~DUPLICATE_q\ & ((!\sinstruction_IDEX[8]~DUPLICATE_q\ & (\alu_main|ShiftRight0~20_combout\)) # (\sinstruction_IDEX[8]~DUPLICATE_q\ & ((\alu_main|ShiftRight0~21_combout\))))) ) ) ) # ( \alu_main|ShiftRight0~18_combout\ & ( 
-- !\alu_main|ShiftRight0~19_combout\ & ( (!\sinstruction_IDEX[9]~DUPLICATE_q\ & (!\sinstruction_IDEX[8]~DUPLICATE_q\)) # (\sinstruction_IDEX[9]~DUPLICATE_q\ & ((!\sinstruction_IDEX[8]~DUPLICATE_q\ & (\alu_main|ShiftRight0~20_combout\)) # 
-- (\sinstruction_IDEX[8]~DUPLICATE_q\ & ((\alu_main|ShiftRight0~21_combout\))))) ) ) ) # ( !\alu_main|ShiftRight0~18_combout\ & ( !\alu_main|ShiftRight0~19_combout\ & ( (\sinstruction_IDEX[9]~DUPLICATE_q\ & ((!\sinstruction_IDEX[8]~DUPLICATE_q\ & 
-- (\alu_main|ShiftRight0~20_combout\)) # (\sinstruction_IDEX[8]~DUPLICATE_q\ & ((\alu_main|ShiftRight0~21_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101100011001001110100100110001101111010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IDEX[9]~DUPLICATE_q\,
	datab => \ALT_INV_sinstruction_IDEX[8]~DUPLICATE_q\,
	datac => \alu_main|ALT_INV_ShiftRight0~20_combout\,
	datad => \alu_main|ALT_INV_ShiftRight0~21_combout\,
	datae => \alu_main|ALT_INV_ShiftRight0~18_combout\,
	dataf => \alu_main|ALT_INV_ShiftRight0~19_combout\,
	combout => \alu_main|ShiftRight0~22_combout\);

-- Location: LABCELL_X79_Y8_N30
\alu_main|ShiftLeft0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft0~6_combout\ = ( \mux_alu|output[0]~3_combout\ & ( \mux_alu|output[1]~6_combout\ & ( (\alu_main|ShiftLeft0~1_combout\ & ((!\sinstruction_IDEX[7]~DUPLICATE_q\ & ((\sinstruction_IDEX[6]~DUPLICATE_q\) # (\mux_alu|output[2]~8_combout\))) # 
-- (\sinstruction_IDEX[7]~DUPLICATE_q\ & ((!\sinstruction_IDEX[6]~DUPLICATE_q\))))) ) ) ) # ( !\mux_alu|output[0]~3_combout\ & ( \mux_alu|output[1]~6_combout\ & ( (\alu_main|ShiftLeft0~1_combout\ & (!\sinstruction_IDEX[7]~DUPLICATE_q\ & 
-- ((\sinstruction_IDEX[6]~DUPLICATE_q\) # (\mux_alu|output[2]~8_combout\)))) ) ) ) # ( \mux_alu|output[0]~3_combout\ & ( !\mux_alu|output[1]~6_combout\ & ( (\alu_main|ShiftLeft0~1_combout\ & (!\sinstruction_IDEX[6]~DUPLICATE_q\ & 
-- ((\sinstruction_IDEX[7]~DUPLICATE_q\) # (\mux_alu|output[2]~8_combout\)))) ) ) ) # ( !\mux_alu|output[0]~3_combout\ & ( !\mux_alu|output[1]~6_combout\ & ( (\alu_main|ShiftLeft0~1_combout\ & (\mux_alu|output[2]~8_combout\ & 
-- (!\sinstruction_IDEX[7]~DUPLICATE_q\ & !\sinstruction_IDEX[6]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000000000000101010000000000010000010100000001010101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_ShiftLeft0~1_combout\,
	datab => \mux_alu|ALT_INV_output[2]~8_combout\,
	datac => \ALT_INV_sinstruction_IDEX[7]~DUPLICATE_q\,
	datad => \ALT_INV_sinstruction_IDEX[6]~DUPLICATE_q\,
	datae => \mux_alu|ALT_INV_output[0]~3_combout\,
	dataf => \mux_alu|ALT_INV_output[1]~6_combout\,
	combout => \alu_main|ShiftLeft0~6_combout\);

-- Location: MLABCELL_X78_Y10_N0
\alu_main|ShiftLeft0~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft0~14_combout\ = ( \mux_alu|output[5]~14_combout\ & ( \mux_alu|output[4]~12_combout\ & ( (!\sinstruction_IDEX[6]~DUPLICATE_q\ & (((\mux_alu|output[6]~16_combout\)) # (\sinstruction_IDEX[7]~DUPLICATE_q\))) # 
-- (\sinstruction_IDEX[6]~DUPLICATE_q\ & ((!\sinstruction_IDEX[7]~DUPLICATE_q\) # ((\mux_alu|output[3]~10_combout\)))) ) ) ) # ( !\mux_alu|output[5]~14_combout\ & ( \mux_alu|output[4]~12_combout\ & ( (!\sinstruction_IDEX[6]~DUPLICATE_q\ & 
-- (((\mux_alu|output[6]~16_combout\)) # (\sinstruction_IDEX[7]~DUPLICATE_q\))) # (\sinstruction_IDEX[6]~DUPLICATE_q\ & (\sinstruction_IDEX[7]~DUPLICATE_q\ & (\mux_alu|output[3]~10_combout\))) ) ) ) # ( \mux_alu|output[5]~14_combout\ & ( 
-- !\mux_alu|output[4]~12_combout\ & ( (!\sinstruction_IDEX[6]~DUPLICATE_q\ & (!\sinstruction_IDEX[7]~DUPLICATE_q\ & ((\mux_alu|output[6]~16_combout\)))) # (\sinstruction_IDEX[6]~DUPLICATE_q\ & ((!\sinstruction_IDEX[7]~DUPLICATE_q\) # 
-- ((\mux_alu|output[3]~10_combout\)))) ) ) ) # ( !\mux_alu|output[5]~14_combout\ & ( !\mux_alu|output[4]~12_combout\ & ( (!\sinstruction_IDEX[6]~DUPLICATE_q\ & (!\sinstruction_IDEX[7]~DUPLICATE_q\ & ((\mux_alu|output[6]~16_combout\)))) # 
-- (\sinstruction_IDEX[6]~DUPLICATE_q\ & (\sinstruction_IDEX[7]~DUPLICATE_q\ & (\mux_alu|output[3]~10_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001010001011100110100100011101010110110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IDEX[6]~DUPLICATE_q\,
	datab => \ALT_INV_sinstruction_IDEX[7]~DUPLICATE_q\,
	datac => \mux_alu|ALT_INV_output[3]~10_combout\,
	datad => \mux_alu|ALT_INV_output[6]~16_combout\,
	datae => \mux_alu|ALT_INV_output[5]~14_combout\,
	dataf => \mux_alu|ALT_INV_output[4]~12_combout\,
	combout => \alu_main|ShiftLeft0~14_combout\);

-- Location: MLABCELL_X78_Y10_N12
\alu_main|ShiftLeft0~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft0~22_combout\ = ( \mux_alu|output[9]~22_combout\ & ( \mux_alu|output[7]~18_combout\ & ( ((!\sinstruction_IDEX[7]~DUPLICATE_q\ & (\mux_alu|output[10]~24_combout\)) # (\sinstruction_IDEX[7]~DUPLICATE_q\ & 
-- ((\mux_alu|output[8]~20_combout\)))) # (\sinstruction_IDEX[6]~DUPLICATE_q\) ) ) ) # ( !\mux_alu|output[9]~22_combout\ & ( \mux_alu|output[7]~18_combout\ & ( (!\sinstruction_IDEX[7]~DUPLICATE_q\ & (\mux_alu|output[10]~24_combout\ & 
-- (!\sinstruction_IDEX[6]~DUPLICATE_q\))) # (\sinstruction_IDEX[7]~DUPLICATE_q\ & (((\mux_alu|output[8]~20_combout\) # (\sinstruction_IDEX[6]~DUPLICATE_q\)))) ) ) ) # ( \mux_alu|output[9]~22_combout\ & ( !\mux_alu|output[7]~18_combout\ & ( 
-- (!\sinstruction_IDEX[7]~DUPLICATE_q\ & (((\sinstruction_IDEX[6]~DUPLICATE_q\)) # (\mux_alu|output[10]~24_combout\))) # (\sinstruction_IDEX[7]~DUPLICATE_q\ & (((!\sinstruction_IDEX[6]~DUPLICATE_q\ & \mux_alu|output[8]~20_combout\)))) ) ) ) # ( 
-- !\mux_alu|output[9]~22_combout\ & ( !\mux_alu|output[7]~18_combout\ & ( (!\sinstruction_IDEX[6]~DUPLICATE_q\ & ((!\sinstruction_IDEX[7]~DUPLICATE_q\ & (\mux_alu|output[10]~24_combout\)) # (\sinstruction_IDEX[7]~DUPLICATE_q\ & 
-- ((\mux_alu|output[8]~20_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110000010011000111110001000011011100110100111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_alu|ALT_INV_output[10]~24_combout\,
	datab => \ALT_INV_sinstruction_IDEX[7]~DUPLICATE_q\,
	datac => \ALT_INV_sinstruction_IDEX[6]~DUPLICATE_q\,
	datad => \mux_alu|ALT_INV_output[8]~20_combout\,
	datae => \mux_alu|ALT_INV_output[9]~22_combout\,
	dataf => \mux_alu|ALT_INV_output[7]~18_combout\,
	combout => \alu_main|ShiftLeft0~22_combout\);

-- Location: LABCELL_X77_Y10_N48
\alu_main|ShiftLeft0~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft0~30_combout\ = ( \mux_alu|output[14]~34_combout\ & ( \mux_alu|output[11]~26_combout\ & ( (!sinstruction_IDEX(7) & (((!\sinstruction_IDEX[6]~DUPLICATE_q\)) # (\mux_alu|output[13]~31_combout\))) # (sinstruction_IDEX(7) & 
-- (((\sinstruction_IDEX[6]~DUPLICATE_q\) # (\mux_alu|output[12]~28_combout\)))) ) ) ) # ( !\mux_alu|output[14]~34_combout\ & ( \mux_alu|output[11]~26_combout\ & ( (!sinstruction_IDEX(7) & (\mux_alu|output[13]~31_combout\ & 
-- ((\sinstruction_IDEX[6]~DUPLICATE_q\)))) # (sinstruction_IDEX(7) & (((\sinstruction_IDEX[6]~DUPLICATE_q\) # (\mux_alu|output[12]~28_combout\)))) ) ) ) # ( \mux_alu|output[14]~34_combout\ & ( !\mux_alu|output[11]~26_combout\ & ( (!sinstruction_IDEX(7) & 
-- (((!\sinstruction_IDEX[6]~DUPLICATE_q\)) # (\mux_alu|output[13]~31_combout\))) # (sinstruction_IDEX(7) & (((\mux_alu|output[12]~28_combout\ & !\sinstruction_IDEX[6]~DUPLICATE_q\)))) ) ) ) # ( !\mux_alu|output[14]~34_combout\ & ( 
-- !\mux_alu|output[11]~26_combout\ & ( (!sinstruction_IDEX(7) & (\mux_alu|output[13]~31_combout\ & ((\sinstruction_IDEX[6]~DUPLICATE_q\)))) # (sinstruction_IDEX(7) & (((\mux_alu|output[12]~28_combout\ & !\sinstruction_IDEX[6]~DUPLICATE_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000100110011110100010000000011011101111100111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_alu|ALT_INV_output[13]~31_combout\,
	datab => ALT_INV_sinstruction_IDEX(7),
	datac => \mux_alu|ALT_INV_output[12]~28_combout\,
	datad => \ALT_INV_sinstruction_IDEX[6]~DUPLICATE_q\,
	datae => \mux_alu|ALT_INV_output[14]~34_combout\,
	dataf => \mux_alu|ALT_INV_output[11]~26_combout\,
	combout => \alu_main|ShiftLeft0~30_combout\);

-- Location: MLABCELL_X82_Y7_N24
\alu_main|ShiftLeft0~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft0~36_combout\ = ( \mux_alu|output[17]~39_combout\ & ( \mux_alu|output[16]~38_combout\ & ( (!\sinstruction_IDEX[6]~DUPLICATE_q\ & (((\mux_alu|output[18]~40_combout\)) # (\sinstruction_IDEX[7]~DUPLICATE_q\))) # 
-- (\sinstruction_IDEX[6]~DUPLICATE_q\ & ((!\sinstruction_IDEX[7]~DUPLICATE_q\) # ((\mux_alu|output[15]~36_combout\)))) ) ) ) # ( !\mux_alu|output[17]~39_combout\ & ( \mux_alu|output[16]~38_combout\ & ( (!\sinstruction_IDEX[6]~DUPLICATE_q\ & 
-- (((\mux_alu|output[18]~40_combout\)) # (\sinstruction_IDEX[7]~DUPLICATE_q\))) # (\sinstruction_IDEX[6]~DUPLICATE_q\ & (\sinstruction_IDEX[7]~DUPLICATE_q\ & (\mux_alu|output[15]~36_combout\))) ) ) ) # ( \mux_alu|output[17]~39_combout\ & ( 
-- !\mux_alu|output[16]~38_combout\ & ( (!\sinstruction_IDEX[6]~DUPLICATE_q\ & (!\sinstruction_IDEX[7]~DUPLICATE_q\ & ((\mux_alu|output[18]~40_combout\)))) # (\sinstruction_IDEX[6]~DUPLICATE_q\ & ((!\sinstruction_IDEX[7]~DUPLICATE_q\) # 
-- ((\mux_alu|output[15]~36_combout\)))) ) ) ) # ( !\mux_alu|output[17]~39_combout\ & ( !\mux_alu|output[16]~38_combout\ & ( (!\sinstruction_IDEX[6]~DUPLICATE_q\ & (!\sinstruction_IDEX[7]~DUPLICATE_q\ & ((\mux_alu|output[18]~40_combout\)))) # 
-- (\sinstruction_IDEX[6]~DUPLICATE_q\ & (\sinstruction_IDEX[7]~DUPLICATE_q\ & (\mux_alu|output[15]~36_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001010001011100110100100011101010110110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IDEX[6]~DUPLICATE_q\,
	datab => \ALT_INV_sinstruction_IDEX[7]~DUPLICATE_q\,
	datac => \mux_alu|ALT_INV_output[15]~36_combout\,
	datad => \mux_alu|ALT_INV_output[18]~40_combout\,
	datae => \mux_alu|ALT_INV_output[17]~39_combout\,
	dataf => \mux_alu|ALT_INV_output[16]~38_combout\,
	combout => \alu_main|ShiftLeft0~36_combout\);

-- Location: MLABCELL_X78_Y10_N42
\alu_main|Mux18~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux18~0_combout\ = ( \alu_main|ShiftLeft0~30_combout\ & ( \alu_main|ShiftLeft0~36_combout\ & ( (!\sinstruction_IDEX[9]~DUPLICATE_q\) # ((!\sinstruction_IDEX[8]~DUPLICATE_q\ & ((\alu_main|ShiftLeft0~22_combout\))) # 
-- (\sinstruction_IDEX[8]~DUPLICATE_q\ & (\alu_main|ShiftLeft0~14_combout\))) ) ) ) # ( !\alu_main|ShiftLeft0~30_combout\ & ( \alu_main|ShiftLeft0~36_combout\ & ( (!\sinstruction_IDEX[9]~DUPLICATE_q\ & (!\sinstruction_IDEX[8]~DUPLICATE_q\)) # 
-- (\sinstruction_IDEX[9]~DUPLICATE_q\ & ((!\sinstruction_IDEX[8]~DUPLICATE_q\ & ((\alu_main|ShiftLeft0~22_combout\))) # (\sinstruction_IDEX[8]~DUPLICATE_q\ & (\alu_main|ShiftLeft0~14_combout\)))) ) ) ) # ( \alu_main|ShiftLeft0~30_combout\ & ( 
-- !\alu_main|ShiftLeft0~36_combout\ & ( (!\sinstruction_IDEX[9]~DUPLICATE_q\ & (\sinstruction_IDEX[8]~DUPLICATE_q\)) # (\sinstruction_IDEX[9]~DUPLICATE_q\ & ((!\sinstruction_IDEX[8]~DUPLICATE_q\ & ((\alu_main|ShiftLeft0~22_combout\))) # 
-- (\sinstruction_IDEX[8]~DUPLICATE_q\ & (\alu_main|ShiftLeft0~14_combout\)))) ) ) ) # ( !\alu_main|ShiftLeft0~30_combout\ & ( !\alu_main|ShiftLeft0~36_combout\ & ( (\sinstruction_IDEX[9]~DUPLICATE_q\ & ((!\sinstruction_IDEX[8]~DUPLICATE_q\ & 
-- ((\alu_main|ShiftLeft0~22_combout\))) # (\sinstruction_IDEX[8]~DUPLICATE_q\ & (\alu_main|ShiftLeft0~14_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101001000110110011110001001110011011010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IDEX[9]~DUPLICATE_q\,
	datab => \ALT_INV_sinstruction_IDEX[8]~DUPLICATE_q\,
	datac => \alu_main|ALT_INV_ShiftLeft0~14_combout\,
	datad => \alu_main|ALT_INV_ShiftLeft0~22_combout\,
	datae => \alu_main|ALT_INV_ShiftLeft0~30_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft0~36_combout\,
	combout => \alu_main|Mux18~0_combout\);

-- Location: LABCELL_X74_Y6_N27
\alu_main|ShiftRight1~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight1~19_combout\ = ( \forward|Mux31~0_combout\ & ( \forward|Mux30~0_combout\ & ( \mux_alu|output[25]~48_combout\ ) ) ) # ( !\forward|Mux31~0_combout\ & ( \forward|Mux30~0_combout\ & ( \mux_alu|output[24]~61_combout\ ) ) ) # ( 
-- \forward|Mux31~0_combout\ & ( !\forward|Mux30~0_combout\ & ( \mux_alu|output[23]~47_combout\ ) ) ) # ( !\forward|Mux31~0_combout\ & ( !\forward|Mux30~0_combout\ & ( \mux_alu|output[22]~46_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_alu|ALT_INV_output[23]~47_combout\,
	datab => \mux_alu|ALT_INV_output[24]~61_combout\,
	datac => \mux_alu|ALT_INV_output[22]~46_combout\,
	datad => \mux_alu|ALT_INV_output[25]~48_combout\,
	datae => \forward|ALT_INV_Mux31~0_combout\,
	dataf => \forward|ALT_INV_Mux30~0_combout\,
	combout => \alu_main|ShiftRight1~19_combout\);

-- Location: MLABCELL_X72_Y8_N39
\alu_main|ShiftRight1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight1~21_combout\ = (!\forward|Mux30~0_combout\ & ((!\forward|Mux31~0_combout\ & ((\mux_alu|output[30]~55_combout\))) # (\forward|Mux31~0_combout\ & (\mux_alu|output[31]~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010000000101010001000000010101000100000001010100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux30~0_combout\,
	datab => \mux_alu|ALT_INV_output[31]~56_combout\,
	datac => \forward|ALT_INV_Mux31~0_combout\,
	datad => \mux_alu|ALT_INV_output[30]~55_combout\,
	combout => \alu_main|ShiftRight1~21_combout\);

-- Location: LABCELL_X73_Y6_N36
\alu_main|ShiftRight1~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight1~18_combout\ = ( \mux_alu|output[19]~41_combout\ & ( \mux_alu|output[20]~44_combout\ & ( (!\forward|Mux31~0_combout\ & (((\mux_alu|output[18]~40_combout\) # (\forward|Mux30~0_combout\)))) # (\forward|Mux31~0_combout\ & 
-- (((!\forward|Mux30~0_combout\)) # (\mux_alu|output[21]~45_combout\))) ) ) ) # ( !\mux_alu|output[19]~41_combout\ & ( \mux_alu|output[20]~44_combout\ & ( (!\forward|Mux31~0_combout\ & (((\mux_alu|output[18]~40_combout\) # (\forward|Mux30~0_combout\)))) # 
-- (\forward|Mux31~0_combout\ & (\mux_alu|output[21]~45_combout\ & (\forward|Mux30~0_combout\))) ) ) ) # ( \mux_alu|output[19]~41_combout\ & ( !\mux_alu|output[20]~44_combout\ & ( (!\forward|Mux31~0_combout\ & (((!\forward|Mux30~0_combout\ & 
-- \mux_alu|output[18]~40_combout\)))) # (\forward|Mux31~0_combout\ & (((!\forward|Mux30~0_combout\)) # (\mux_alu|output[21]~45_combout\))) ) ) ) # ( !\mux_alu|output[19]~41_combout\ & ( !\mux_alu|output[20]~44_combout\ & ( (!\forward|Mux31~0_combout\ & 
-- (((!\forward|Mux30~0_combout\ & \mux_alu|output[18]~40_combout\)))) # (\forward|Mux31~0_combout\ & (\mux_alu|output[21]~45_combout\ & (\forward|Mux30~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110100001010100011111000100001011101010110101101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux31~0_combout\,
	datab => \mux_alu|ALT_INV_output[21]~45_combout\,
	datac => \forward|ALT_INV_Mux30~0_combout\,
	datad => \mux_alu|ALT_INV_output[18]~40_combout\,
	datae => \mux_alu|ALT_INV_output[19]~41_combout\,
	dataf => \mux_alu|ALT_INV_output[20]~44_combout\,
	combout => \alu_main|ShiftRight1~18_combout\);

-- Location: LABCELL_X77_Y6_N36
\alu_main|ShiftRight1~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight1~20_combout\ = ( \mux_alu|output[27]~50_combout\ & ( \mux_alu|output[28]~53_combout\ & ( (!\forward|Mux31~0_combout\ & (((\forward|Mux30~0_combout\)) # (\mux_alu|output[26]~49_combout\))) # (\forward|Mux31~0_combout\ & 
-- (((!\forward|Mux30~0_combout\) # (\mux_alu|output[29]~54_combout\)))) ) ) ) # ( !\mux_alu|output[27]~50_combout\ & ( \mux_alu|output[28]~53_combout\ & ( (!\forward|Mux31~0_combout\ & (((\forward|Mux30~0_combout\)) # (\mux_alu|output[26]~49_combout\))) # 
-- (\forward|Mux31~0_combout\ & (((\forward|Mux30~0_combout\ & \mux_alu|output[29]~54_combout\)))) ) ) ) # ( \mux_alu|output[27]~50_combout\ & ( !\mux_alu|output[28]~53_combout\ & ( (!\forward|Mux31~0_combout\ & (\mux_alu|output[26]~49_combout\ & 
-- (!\forward|Mux30~0_combout\))) # (\forward|Mux31~0_combout\ & (((!\forward|Mux30~0_combout\) # (\mux_alu|output[29]~54_combout\)))) ) ) ) # ( !\mux_alu|output[27]~50_combout\ & ( !\mux_alu|output[28]~53_combout\ & ( (!\forward|Mux31~0_combout\ & 
-- (\mux_alu|output[26]~49_combout\ & (!\forward|Mux30~0_combout\))) # (\forward|Mux31~0_combout\ & (((\forward|Mux30~0_combout\ & \mux_alu|output[29]~54_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100101011100000111010100101010001011110111101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux31~0_combout\,
	datab => \mux_alu|ALT_INV_output[26]~49_combout\,
	datac => \forward|ALT_INV_Mux30~0_combout\,
	datad => \mux_alu|ALT_INV_output[29]~54_combout\,
	datae => \mux_alu|ALT_INV_output[27]~50_combout\,
	dataf => \mux_alu|ALT_INV_output[28]~53_combout\,
	combout => \alu_main|ShiftRight1~20_combout\);

-- Location: LABCELL_X75_Y7_N9
\alu_main|ShiftRight1~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight1~22_combout\ = ( \alu_main|ShiftRight1~18_combout\ & ( \alu_main|ShiftRight1~20_combout\ & ( (!\forward|Mux29~0_combout\) # ((!\forward|Mux28~0_combout\ & (\alu_main|ShiftRight1~19_combout\)) # (\forward|Mux28~0_combout\ & 
-- ((\alu_main|ShiftRight1~21_combout\)))) ) ) ) # ( !\alu_main|ShiftRight1~18_combout\ & ( \alu_main|ShiftRight1~20_combout\ & ( (!\forward|Mux28~0_combout\ & (\forward|Mux29~0_combout\ & (\alu_main|ShiftRight1~19_combout\))) # (\forward|Mux28~0_combout\ & 
-- ((!\forward|Mux29~0_combout\) # ((\alu_main|ShiftRight1~21_combout\)))) ) ) ) # ( \alu_main|ShiftRight1~18_combout\ & ( !\alu_main|ShiftRight1~20_combout\ & ( (!\forward|Mux28~0_combout\ & ((!\forward|Mux29~0_combout\) # 
-- ((\alu_main|ShiftRight1~19_combout\)))) # (\forward|Mux28~0_combout\ & (\forward|Mux29~0_combout\ & ((\alu_main|ShiftRight1~21_combout\)))) ) ) ) # ( !\alu_main|ShiftRight1~18_combout\ & ( !\alu_main|ShiftRight1~20_combout\ & ( (\forward|Mux29~0_combout\ 
-- & ((!\forward|Mux28~0_combout\ & (\alu_main|ShiftRight1~19_combout\)) # (\forward|Mux28~0_combout\ & ((\alu_main|ShiftRight1~21_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux28~0_combout\,
	datab => \forward|ALT_INV_Mux29~0_combout\,
	datac => \alu_main|ALT_INV_ShiftRight1~19_combout\,
	datad => \alu_main|ALT_INV_ShiftRight1~21_combout\,
	datae => \alu_main|ALT_INV_ShiftRight1~18_combout\,
	dataf => \alu_main|ALT_INV_ShiftRight1~20_combout\,
	combout => \alu_main|ShiftRight1~22_combout\);

-- Location: LABCELL_X75_Y7_N18
\alu_main|ShiftLeft1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft1~37_combout\ = ( \mux_alu|output[17]~39_combout\ & ( \mux_alu|output[16]~38_combout\ & ( (!\forward|Mux31~0_combout\ & (((\forward|Mux30~0_combout\)) # (\mux_alu|output[18]~40_combout\))) # (\forward|Mux31~0_combout\ & 
-- (((!\forward|Mux30~0_combout\) # (\mux_alu|output[15]~36_combout\)))) ) ) ) # ( !\mux_alu|output[17]~39_combout\ & ( \mux_alu|output[16]~38_combout\ & ( (!\forward|Mux31~0_combout\ & (((\forward|Mux30~0_combout\)) # (\mux_alu|output[18]~40_combout\))) # 
-- (\forward|Mux31~0_combout\ & (((\forward|Mux30~0_combout\ & \mux_alu|output[15]~36_combout\)))) ) ) ) # ( \mux_alu|output[17]~39_combout\ & ( !\mux_alu|output[16]~38_combout\ & ( (!\forward|Mux31~0_combout\ & (\mux_alu|output[18]~40_combout\ & 
-- (!\forward|Mux30~0_combout\))) # (\forward|Mux31~0_combout\ & (((!\forward|Mux30~0_combout\) # (\mux_alu|output[15]~36_combout\)))) ) ) ) # ( !\mux_alu|output[17]~39_combout\ & ( !\mux_alu|output[16]~38_combout\ & ( (!\forward|Mux31~0_combout\ & 
-- (\mux_alu|output[18]~40_combout\ & (!\forward|Mux30~0_combout\))) # (\forward|Mux31~0_combout\ & (((\forward|Mux30~0_combout\ & \mux_alu|output[15]~36_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000011011100000111001101001100010011110111110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_alu|ALT_INV_output[18]~40_combout\,
	datab => \forward|ALT_INV_Mux31~0_combout\,
	datac => \forward|ALT_INV_Mux30~0_combout\,
	datad => \mux_alu|ALT_INV_output[15]~36_combout\,
	datae => \mux_alu|ALT_INV_output[17]~39_combout\,
	dataf => \mux_alu|ALT_INV_output[16]~38_combout\,
	combout => \alu_main|ShiftLeft1~37_combout\);

-- Location: LABCELL_X75_Y9_N54
\alu_main|ShiftLeft1~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft1~23_combout\ = ( \mux_alu|output[8]~20_combout\ & ( \mux_alu|output[7]~18_combout\ & ( ((!\forward|Mux31~0_combout\ & (\mux_alu|output[10]~24_combout\)) # (\forward|Mux31~0_combout\ & ((\mux_alu|output[9]~22_combout\)))) # 
-- (\forward|Mux30~0_combout\) ) ) ) # ( !\mux_alu|output[8]~20_combout\ & ( \mux_alu|output[7]~18_combout\ & ( (!\forward|Mux31~0_combout\ & (\mux_alu|output[10]~24_combout\ & (!\forward|Mux30~0_combout\))) # (\forward|Mux31~0_combout\ & 
-- (((\mux_alu|output[9]~22_combout\) # (\forward|Mux30~0_combout\)))) ) ) ) # ( \mux_alu|output[8]~20_combout\ & ( !\mux_alu|output[7]~18_combout\ & ( (!\forward|Mux31~0_combout\ & (((\forward|Mux30~0_combout\)) # (\mux_alu|output[10]~24_combout\))) # 
-- (\forward|Mux31~0_combout\ & (((!\forward|Mux30~0_combout\ & \mux_alu|output[9]~22_combout\)))) ) ) ) # ( !\mux_alu|output[8]~20_combout\ & ( !\mux_alu|output[7]~18_combout\ & ( (!\forward|Mux30~0_combout\ & ((!\forward|Mux31~0_combout\ & 
-- (\mux_alu|output[10]~24_combout\)) # (\forward|Mux31~0_combout\ & ((\mux_alu|output[9]~22_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001010100111101000100101011101010010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux31~0_combout\,
	datab => \mux_alu|ALT_INV_output[10]~24_combout\,
	datac => \forward|ALT_INV_Mux30~0_combout\,
	datad => \mux_alu|ALT_INV_output[9]~22_combout\,
	datae => \mux_alu|ALT_INV_output[8]~20_combout\,
	dataf => \mux_alu|ALT_INV_output[7]~18_combout\,
	combout => \alu_main|ShiftLeft1~23_combout\);

-- Location: LABCELL_X77_Y10_N45
\alu_main|ShiftLeft1~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft1~31_combout\ = ( \mux_alu|output[14]~34_combout\ & ( \mux_alu|output[11]~26_combout\ & ( (!\forward|Mux31~0_combout\ & (((!\forward|Mux30~0_combout\) # (\mux_alu|output[12]~28_combout\)))) # (\forward|Mux31~0_combout\ & 
-- (((\forward|Mux30~0_combout\)) # (\mux_alu|output[13]~31_combout\))) ) ) ) # ( !\mux_alu|output[14]~34_combout\ & ( \mux_alu|output[11]~26_combout\ & ( (!\forward|Mux31~0_combout\ & (((\forward|Mux30~0_combout\ & \mux_alu|output[12]~28_combout\)))) # 
-- (\forward|Mux31~0_combout\ & (((\forward|Mux30~0_combout\)) # (\mux_alu|output[13]~31_combout\))) ) ) ) # ( \mux_alu|output[14]~34_combout\ & ( !\mux_alu|output[11]~26_combout\ & ( (!\forward|Mux31~0_combout\ & (((!\forward|Mux30~0_combout\) # 
-- (\mux_alu|output[12]~28_combout\)))) # (\forward|Mux31~0_combout\ & (\mux_alu|output[13]~31_combout\ & (!\forward|Mux30~0_combout\))) ) ) ) # ( !\mux_alu|output[14]~34_combout\ & ( !\mux_alu|output[11]~26_combout\ & ( (!\forward|Mux31~0_combout\ & 
-- (((\forward|Mux30~0_combout\ & \mux_alu|output[12]~28_combout\)))) # (\forward|Mux31~0_combout\ & (\mux_alu|output[13]~31_combout\ & (!\forward|Mux30~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100110100001101110000010011000111111101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_alu|ALT_INV_output[13]~31_combout\,
	datab => \forward|ALT_INV_Mux31~0_combout\,
	datac => \forward|ALT_INV_Mux30~0_combout\,
	datad => \mux_alu|ALT_INV_output[12]~28_combout\,
	datae => \mux_alu|ALT_INV_output[14]~34_combout\,
	dataf => \mux_alu|ALT_INV_output[11]~26_combout\,
	combout => \alu_main|ShiftLeft1~31_combout\);

-- Location: LABCELL_X75_Y7_N24
\alu_main|Mux18~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux18~1_combout\ = ( \alu_main|ShiftLeft1~23_combout\ & ( \alu_main|ShiftLeft1~31_combout\ & ( (!\forward|Mux29~0_combout\ & (((\forward|Mux28~0_combout\)) # (\alu_main|ShiftLeft1~37_combout\))) # (\forward|Mux29~0_combout\ & 
-- (((!\forward|Mux28~0_combout\) # (\alu_main|ShiftLeft1~15_combout\)))) ) ) ) # ( !\alu_main|ShiftLeft1~23_combout\ & ( \alu_main|ShiftLeft1~31_combout\ & ( (!\forward|Mux29~0_combout\ & (\alu_main|ShiftLeft1~37_combout\ & (!\forward|Mux28~0_combout\))) # 
-- (\forward|Mux29~0_combout\ & (((!\forward|Mux28~0_combout\) # (\alu_main|ShiftLeft1~15_combout\)))) ) ) ) # ( \alu_main|ShiftLeft1~23_combout\ & ( !\alu_main|ShiftLeft1~31_combout\ & ( (!\forward|Mux29~0_combout\ & (((\forward|Mux28~0_combout\)) # 
-- (\alu_main|ShiftLeft1~37_combout\))) # (\forward|Mux29~0_combout\ & (((\forward|Mux28~0_combout\ & \alu_main|ShiftLeft1~15_combout\)))) ) ) ) # ( !\alu_main|ShiftLeft1~23_combout\ & ( !\alu_main|ShiftLeft1~31_combout\ & ( (!\forward|Mux29~0_combout\ & 
-- (\alu_main|ShiftLeft1~37_combout\ & (!\forward|Mux28~0_combout\))) # (\forward|Mux29~0_combout\ & (((\forward|Mux28~0_combout\ & \alu_main|ShiftLeft1~15_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000011010011000100111101110000011100110111110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_ShiftLeft1~37_combout\,
	datab => \forward|ALT_INV_Mux29~0_combout\,
	datac => \forward|ALT_INV_Mux28~0_combout\,
	datad => \alu_main|ALT_INV_ShiftLeft1~15_combout\,
	datae => \alu_main|ALT_INV_ShiftLeft1~23_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft1~31_combout\,
	combout => \alu_main|Mux18~1_combout\);

-- Location: LABCELL_X75_Y7_N12
\alu_main|Mux18~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux18~2_combout\ = ( \alu_main|ShiftLeft1~9_combout\ & ( \alu_main|Mux18~1_combout\ & ( (!\alu_main|Mux26~3_combout\ & (\alu_main|ShiftLeft1~1_combout\ & ((\alu_main|Mux26~2_combout\)))) # (\alu_main|Mux26~3_combout\ & 
-- (((!\alu_main|Mux26~2_combout\) # (\alu_main|ShiftRight1~22_combout\)))) ) ) ) # ( !\alu_main|ShiftLeft1~9_combout\ & ( \alu_main|Mux18~1_combout\ & ( (\alu_main|Mux26~3_combout\ & ((!\alu_main|Mux26~2_combout\) # (\alu_main|ShiftRight1~22_combout\))) ) ) 
-- ) # ( \alu_main|ShiftLeft1~9_combout\ & ( !\alu_main|Mux18~1_combout\ & ( (\alu_main|Mux26~2_combout\ & ((!\alu_main|Mux26~3_combout\ & (\alu_main|ShiftLeft1~1_combout\)) # (\alu_main|Mux26~3_combout\ & ((\alu_main|ShiftRight1~22_combout\))))) ) ) ) # ( 
-- !\alu_main|ShiftLeft1~9_combout\ & ( !\alu_main|Mux18~1_combout\ & ( (\alu_main|ShiftRight1~22_combout\ & (\alu_main|Mux26~3_combout\ & \alu_main|Mux26~2_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000101001100001111000000110000111101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_ShiftLeft1~1_combout\,
	datab => \alu_main|ALT_INV_ShiftRight1~22_combout\,
	datac => \alu_main|ALT_INV_Mux26~3_combout\,
	datad => \alu_main|ALT_INV_Mux26~2_combout\,
	datae => \alu_main|ALT_INV_ShiftLeft1~9_combout\,
	dataf => \alu_main|ALT_INV_Mux18~1_combout\,
	combout => \alu_main|Mux18~2_combout\);

-- Location: LABCELL_X77_Y10_N6
\alu_main|Mux18~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux18~3_combout\ = ( \alu_main|Mux26~4_combout\ & ( \alu_main|Mux18~2_combout\ & ( (!\alu_main|Mux26~5_combout\ & (\alu_main|ShiftRight0~22_combout\)) # (\alu_main|Mux26~5_combout\ & ((\alu_main|ShiftLeft0~6_combout\))) ) ) ) # ( 
-- !\alu_main|Mux26~4_combout\ & ( \alu_main|Mux18~2_combout\ & ( (!\alu_main|Mux26~5_combout\) # (\alu_main|Mux18~0_combout\) ) ) ) # ( \alu_main|Mux26~4_combout\ & ( !\alu_main|Mux18~2_combout\ & ( (!\alu_main|Mux26~5_combout\ & 
-- (\alu_main|ShiftRight0~22_combout\)) # (\alu_main|Mux26~5_combout\ & ((\alu_main|ShiftLeft0~6_combout\))) ) ) ) # ( !\alu_main|Mux26~4_combout\ & ( !\alu_main|Mux18~2_combout\ & ( (\alu_main|Mux26~5_combout\ & \alu_main|Mux18~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011010001110100011111001100111111110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_ShiftRight0~22_combout\,
	datab => \alu_main|ALT_INV_Mux26~5_combout\,
	datac => \alu_main|ALT_INV_ShiftLeft0~6_combout\,
	datad => \alu_main|ALT_INV_Mux18~0_combout\,
	datae => \alu_main|ALT_INV_Mux26~4_combout\,
	dataf => \alu_main|ALT_INV_Mux18~2_combout\,
	combout => \alu_main|Mux18~3_combout\);

-- Location: LABCELL_X77_Y10_N24
\alu_main|Mux18~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux18~5_combout\ = ( \alu_main|Mux26~1_combout\ & ( \alu_main|Mux18~3_combout\ & ( (!\alu_main|Mux26~0_combout\) # (\mux_alu|output[18]~40_combout\) ) ) ) # ( !\alu_main|Mux26~1_combout\ & ( \alu_main|Mux18~3_combout\ & ( 
-- (!\alu_main|Mux26~0_combout\ & (((\alu_main|Mux18~4_combout\)))) # (\alu_main|Mux26~0_combout\ & (!\mux_alu|output[18]~40_combout\ & ((!\forward|Mux13~0_combout\)))) ) ) ) # ( \alu_main|Mux26~1_combout\ & ( !\alu_main|Mux18~3_combout\ & ( 
-- (\mux_alu|output[18]~40_combout\ & \alu_main|Mux26~0_combout\) ) ) ) # ( !\alu_main|Mux26~1_combout\ & ( !\alu_main|Mux18~3_combout\ & ( (!\alu_main|Mux26~0_combout\ & (((\alu_main|Mux18~4_combout\)))) # (\alu_main|Mux26~0_combout\ & 
-- (!\mux_alu|output[18]~40_combout\ & ((!\forward|Mux13~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011101000110000000001010000010100111010001100001111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_alu|ALT_INV_output[18]~40_combout\,
	datab => \alu_main|ALT_INV_Mux18~4_combout\,
	datac => \alu_main|ALT_INV_Mux26~0_combout\,
	datad => \forward|ALT_INV_Mux13~0_combout\,
	datae => \alu_main|ALT_INV_Mux26~1_combout\,
	dataf => \alu_main|ALT_INV_Mux18~3_combout\,
	combout => \alu_main|Mux18~5_combout\);

-- Location: LABCELL_X77_Y10_N54
\alu_main|Result[18]\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Result\(18) = ( \alu_main|Mux32~0_combout\ & ( \alu_main|Mux18~5_combout\ & ( \alu_main|Result\(18) ) ) ) # ( !\alu_main|Mux32~0_combout\ & ( \alu_main|Mux18~5_combout\ ) ) # ( \alu_main|Mux32~0_combout\ & ( !\alu_main|Mux18~5_combout\ & ( 
-- \alu_main|Result\(18) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111111111111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \alu_main|ALT_INV_Result\(18),
	datae => \alu_main|ALT_INV_Mux32~0_combout\,
	dataf => \alu_main|ALT_INV_Mux18~5_combout\,
	combout => \alu_main|Result\(18));

-- Location: LABCELL_X77_Y10_N18
\salumainresult_EXMEM[18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \salumainresult_EXMEM[18]~feeder_combout\ = ( \alu_main|Result\(18) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \alu_main|ALT_INV_Result\(18),
	combout => \salumainresult_EXMEM[18]~feeder_combout\);

-- Location: FF_X77_Y10_N20
\salumainresult_EXMEM[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \salumainresult_EXMEM[18]~feeder_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => salumainresult_EXMEM(18));

-- Location: FF_X74_Y10_N2
\salumainresult_MEMWB[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => salumainresult_EXMEM(18),
	sclr => \process_8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => salumainresult_MEMWB(18));

-- Location: FF_X77_Y8_N20
\sreaddata1_EXMEM[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => sreaddata1_IDEX(18),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata1_EXMEM(18));

-- Location: FF_X78_Y12_N11
\sinstruction_EXMEM[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => sinstruction_IDEX(16),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_EXMEM(16));

-- Location: FF_X77_Y8_N28
\sreaddata1_EXMEM[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => sreaddata1_IDEX(17),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata1_EXMEM(17));

-- Location: LABCELL_X75_Y12_N27
\sreaddata1_EXMEM[16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_EXMEM[16]~feeder_combout\ = ( sreaddata1_IDEX(16) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_sreaddata1_IDEX(16),
	combout => \sreaddata1_EXMEM[16]~feeder_combout\);

-- Location: FF_X75_Y12_N28
\sreaddata1_EXMEM[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sreaddata1_EXMEM[16]~feeder_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata1_EXMEM(16));

-- Location: FF_X78_Y12_N32
\sinstruction_EXMEM[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \sinstruction_IDEX[14]~DUPLICATE_q\,
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_EXMEM(14));

-- Location: LABCELL_X79_Y12_N42
\alu_branch|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_branch|Add0~57_sumout\ = SUM(( \spc_IDEX[16]~DUPLICATE_q\ ) + ( \sinstruction_IDEX[14]~DUPLICATE_q\ ) + ( \alu_branch|Add0~54\ ))
-- \alu_branch|Add0~58\ = CARRY(( \spc_IDEX[16]~DUPLICATE_q\ ) + ( \sinstruction_IDEX[14]~DUPLICATE_q\ ) + ( \alu_branch|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_spc_IDEX[16]~DUPLICATE_q\,
	datac => \ALT_INV_sinstruction_IDEX[14]~DUPLICATE_q\,
	cin => \alu_branch|Add0~54\,
	sumout => \alu_branch|Add0~57_sumout\,
	cout => \alu_branch|Add0~58\);

-- Location: FF_X79_Y12_N43
\smux_branch_input1_EXMEM[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \alu_branch|Add0~57_sumout\,
	ena => \ALT_INV_reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => smux_branch_input1_EXMEM(16));

-- Location: MLABCELL_X78_Y12_N30
\mux_pc|output[16]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_pc|output[16]~31_combout\ = ( sinstruction_EXMEM(14) & ( smux_branch_input1_EXMEM(16) & ( ((!\salu_zero_EXMEM~q\ & ((\sbne_EXMEM~q\))) # (\salu_zero_EXMEM~q\ & (\sbeq_EXMEM~DUPLICATE_q\))) # (\sjump_EXMEM~q\) ) ) ) # ( !sinstruction_EXMEM(14) & ( 
-- smux_branch_input1_EXMEM(16) & ( (!\sjump_EXMEM~q\ & ((!\salu_zero_EXMEM~q\ & ((\sbne_EXMEM~q\))) # (\salu_zero_EXMEM~q\ & (\sbeq_EXMEM~DUPLICATE_q\)))) ) ) ) # ( sinstruction_EXMEM(14) & ( !smux_branch_input1_EXMEM(16) & ( \sjump_EXMEM~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000010100010100101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sjump_EXMEM~q\,
	datab => \ALT_INV_salu_zero_EXMEM~q\,
	datac => \ALT_INV_sbeq_EXMEM~DUPLICATE_q\,
	datad => \ALT_INV_sbne_EXMEM~q\,
	datae => ALT_INV_sinstruction_EXMEM(14),
	dataf => ALT_INV_smux_branch_input1_EXMEM(16),
	combout => \mux_pc|output[16]~31_combout\);

-- Location: LABCELL_X81_Y12_N39
\mux_pc|output[16]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_pc|output[16]~32_combout\ = ( \mux_pc|output[16]~31_combout\ & ( (!\sjr_EXMEM~q\) # (((!\reset_stages~combout\ & \Add0~57_sumout\)) # (sreaddata1_EXMEM(16))) ) ) # ( !\mux_pc|output[16]~31_combout\ & ( (!\reset_stages~combout\ & (((\sjr_EXMEM~q\ & 
-- sreaddata1_EXMEM(16))) # (\Add0~57_sumout\))) # (\reset_stages~combout\ & (\sjr_EXMEM~q\ & ((sreaddata1_EXMEM(16))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000111011000010100011101111001110111111111100111011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reset_stages~combout\,
	datab => \ALT_INV_sjr_EXMEM~q\,
	datac => \ALT_INV_Add0~57_sumout\,
	datad => ALT_INV_sreaddata1_EXMEM(16),
	dataf => \mux_pc|ALT_INV_output[16]~31_combout\,
	combout => \mux_pc|output[16]~32_combout\);

-- Location: FF_X81_Y12_N40
\pc_mips|pc_output[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \mux_pc|output[16]~32_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc_mips|pc_output\(16));

-- Location: MLABCELL_X82_Y12_N42
\Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~57_sumout\ = SUM(( \pc_mips|pc_output\(16) ) + ( GND ) + ( \Add0~54\ ))
-- \Add0~58\ = CARRY(( \pc_mips|pc_output\(16) ) + ( GND ) + ( \Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \pc_mips|ALT_INV_pc_output\(16),
	cin => \Add0~54\,
	sumout => \Add0~57_sumout\,
	cout => \Add0~58\);

-- Location: FF_X82_Y12_N43
\spc_IFID[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \Add0~57_sumout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_IFID(16));

-- Location: FF_X78_Y12_N58
\spc_IDEX[16]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_IFID(16),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spc_IDEX[16]~DUPLICATE_q\);

-- Location: LABCELL_X79_Y12_N45
\alu_branch|Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_branch|Add0~61_sumout\ = SUM(( \sinstruction_IDEX[15]~DUPLICATE_q\ ) + ( \spc_IDEX[17]~DUPLICATE_q\ ) + ( \alu_branch|Add0~58\ ))
-- \alu_branch|Add0~62\ = CARRY(( \sinstruction_IDEX[15]~DUPLICATE_q\ ) + ( \spc_IDEX[17]~DUPLICATE_q\ ) + ( \alu_branch|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IDEX[15]~DUPLICATE_q\,
	datac => \ALT_INV_spc_IDEX[17]~DUPLICATE_q\,
	cin => \alu_branch|Add0~58\,
	sumout => \alu_branch|Add0~61_sumout\,
	cout => \alu_branch|Add0~62\);

-- Location: FF_X79_Y12_N46
\smux_branch_input1_EXMEM[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \alu_branch|Add0~61_sumout\,
	ena => \ALT_INV_reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => smux_branch_input1_EXMEM(17));

-- Location: FF_X78_Y12_N55
\sinstruction_EXMEM[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \sinstruction_IDEX[15]~DUPLICATE_q\,
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_EXMEM(15));

-- Location: MLABCELL_X78_Y12_N54
\mux_pc|output[17]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_pc|output[17]~33_combout\ = ( sinstruction_EXMEM(15) & ( \salu_zero_EXMEM~q\ & ( ((\sbeq_EXMEM~DUPLICATE_q\ & smux_branch_input1_EXMEM(17))) # (\sjump_EXMEM~q\) ) ) ) # ( !sinstruction_EXMEM(15) & ( \salu_zero_EXMEM~q\ & ( (\sbeq_EXMEM~DUPLICATE_q\ & 
-- (smux_branch_input1_EXMEM(17) & !\sjump_EXMEM~q\)) ) ) ) # ( sinstruction_EXMEM(15) & ( !\salu_zero_EXMEM~q\ & ( ((smux_branch_input1_EXMEM(17) & \sbne_EXMEM~q\)) # (\sjump_EXMEM~q\) ) ) ) # ( !sinstruction_EXMEM(15) & ( !\salu_zero_EXMEM~q\ & ( 
-- (smux_branch_input1_EXMEM(17) & (!\sjump_EXMEM~q\ & \sbne_EXMEM~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000000011110011111100010000000100000001111100011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sbeq_EXMEM~DUPLICATE_q\,
	datab => ALT_INV_smux_branch_input1_EXMEM(17),
	datac => \ALT_INV_sjump_EXMEM~q\,
	datad => \ALT_INV_sbne_EXMEM~q\,
	datae => ALT_INV_sinstruction_EXMEM(15),
	dataf => \ALT_INV_salu_zero_EXMEM~q\,
	combout => \mux_pc|output[17]~33_combout\);

-- Location: LABCELL_X83_Y12_N42
\mux_pc|output[17]~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_pc|output[17]~34_combout\ = ( \Add0~61_sumout\ & ( (!\reset_stages~combout\) # ((!\sjr_EXMEM~q\ & ((\mux_pc|output[17]~33_combout\))) # (\sjr_EXMEM~q\ & (sreaddata1_EXMEM(17)))) ) ) # ( !\Add0~61_sumout\ & ( (!\sjr_EXMEM~q\ & 
-- ((\mux_pc|output[17]~33_combout\))) # (\sjr_EXMEM~q\ & (sreaddata1_EXMEM(17))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111110101011111011111010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reset_stages~combout\,
	datab => \ALT_INV_sjr_EXMEM~q\,
	datac => ALT_INV_sreaddata1_EXMEM(17),
	datad => \mux_pc|ALT_INV_output[17]~33_combout\,
	dataf => \ALT_INV_Add0~61_sumout\,
	combout => \mux_pc|output[17]~34_combout\);

-- Location: FF_X83_Y12_N44
\pc_mips|pc_output[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \mux_pc|output[17]~34_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc_mips|pc_output\(17));

-- Location: MLABCELL_X82_Y12_N45
\Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~61_sumout\ = SUM(( \pc_mips|pc_output\(17) ) + ( GND ) + ( \Add0~58\ ))
-- \Add0~62\ = CARRY(( \pc_mips|pc_output\(17) ) + ( GND ) + ( \Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \pc_mips|ALT_INV_pc_output\(17),
	cin => \Add0~58\,
	sumout => \Add0~61_sumout\,
	cout => \Add0~62\);

-- Location: FF_X80_Y12_N16
\spc_IFID[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \Add0~61_sumout\,
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_IFID(17));

-- Location: FF_X78_Y12_N19
\spc_IDEX[17]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_IFID(17),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spc_IDEX[17]~DUPLICATE_q\);

-- Location: LABCELL_X79_Y12_N48
\alu_branch|Add0~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_branch|Add0~65_sumout\ = SUM(( \sinstruction_IDEX[15]~DUPLICATE_q\ ) + ( spc_IDEX(18) ) + ( \alu_branch|Add0~62\ ))
-- \alu_branch|Add0~66\ = CARRY(( \sinstruction_IDEX[15]~DUPLICATE_q\ ) + ( spc_IDEX(18) ) + ( \alu_branch|Add0~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_spc_IDEX(18),
	datac => \ALT_INV_sinstruction_IDEX[15]~DUPLICATE_q\,
	cin => \alu_branch|Add0~62\,
	sumout => \alu_branch|Add0~65_sumout\,
	cout => \alu_branch|Add0~66\);

-- Location: FF_X79_Y12_N49
\smux_branch_input1_EXMEM[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \alu_branch|Add0~65_sumout\,
	ena => \ALT_INV_reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => smux_branch_input1_EXMEM(18));

-- Location: MLABCELL_X78_Y12_N9
\mux_pc|output[18]~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_pc|output[18]~35_combout\ = ( sinstruction_EXMEM(16) & ( smux_branch_input1_EXMEM(18) & ( ((!\salu_zero_EXMEM~q\ & (\sbne_EXMEM~q\)) # (\salu_zero_EXMEM~q\ & ((\sbeq_EXMEM~DUPLICATE_q\)))) # (\sjump_EXMEM~q\) ) ) ) # ( !sinstruction_EXMEM(16) & ( 
-- smux_branch_input1_EXMEM(18) & ( (!\sjump_EXMEM~q\ & ((!\salu_zero_EXMEM~q\ & (\sbne_EXMEM~q\)) # (\salu_zero_EXMEM~q\ & ((\sbeq_EXMEM~DUPLICATE_q\))))) ) ) ) # ( sinstruction_EXMEM(16) & ( !smux_branch_input1_EXMEM(18) & ( \sjump_EXMEM~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100001000001010100101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sjump_EXMEM~q\,
	datab => \ALT_INV_salu_zero_EXMEM~q\,
	datac => \ALT_INV_sbne_EXMEM~q\,
	datad => \ALT_INV_sbeq_EXMEM~DUPLICATE_q\,
	datae => ALT_INV_sinstruction_EXMEM(16),
	dataf => ALT_INV_smux_branch_input1_EXMEM(18),
	combout => \mux_pc|output[18]~35_combout\);

-- Location: LABCELL_X83_Y12_N6
\mux_pc|output[18]~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_pc|output[18]~36_combout\ = ( \Add0~65_sumout\ & ( \sjr_EXMEM~q\ & ( (!\reset_stages~combout\) # (sreaddata1_EXMEM(18)) ) ) ) # ( !\Add0~65_sumout\ & ( \sjr_EXMEM~q\ & ( sreaddata1_EXMEM(18) ) ) ) # ( \Add0~65_sumout\ & ( !\sjr_EXMEM~q\ & ( 
-- (!\reset_stages~combout\) # (\mux_pc|output[18]~35_combout\) ) ) ) # ( !\Add0~65_sumout\ & ( !\sjr_EXMEM~q\ & ( \mux_pc|output[18]~35_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111101011111010111100110011001100111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reset_stages~combout\,
	datab => ALT_INV_sreaddata1_EXMEM(18),
	datac => \mux_pc|ALT_INV_output[18]~35_combout\,
	datae => \ALT_INV_Add0~65_sumout\,
	dataf => \ALT_INV_sjr_EXMEM~q\,
	combout => \mux_pc|output[18]~36_combout\);

-- Location: FF_X83_Y12_N8
\pc_mips|pc_output[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \mux_pc|output[18]~36_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc_mips|pc_output\(18));

-- Location: MLABCELL_X82_Y12_N48
\Add0~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~65_sumout\ = SUM(( \pc_mips|pc_output\(18) ) + ( GND ) + ( \Add0~62\ ))
-- \Add0~66\ = CARRY(( \pc_mips|pc_output\(18) ) + ( GND ) + ( \Add0~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \pc_mips|ALT_INV_pc_output\(18),
	cin => \Add0~62\,
	sumout => \Add0~65_sumout\,
	cout => \Add0~66\);

-- Location: FF_X82_Y12_N46
\spc_IFID[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \Add0~65_sumout\,
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_IFID(18));

-- Location: FF_X75_Y10_N14
\spc_IDEX[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_IFID(18),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_IDEX(18));

-- Location: FF_X75_Y10_N34
\spc_EXMEM[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_IDEX(18),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_EXMEM(18));

-- Location: FF_X72_Y10_N37
\spc_MEMWB[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_EXMEM(18),
	sclr => \process_8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_MEMWB(18));

-- Location: FF_X65_Y10_N14
\reg_file|registers[2][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[19]~19_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[2][19]~q\);

-- Location: FF_X64_Y10_N16
\reg_file|registers[1][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[19]~19_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[1][19]~q\);

-- Location: LABCELL_X64_Y11_N54
\reg_file|registers[3][19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[3][19]~feeder_combout\ = ( \mux_jal|output[19]~19_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[19]~19_combout\,
	combout => \reg_file|registers[3][19]~feeder_combout\);

-- Location: FF_X64_Y11_N55
\reg_file|registers[3][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[3][19]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[3][19]~q\);

-- Location: MLABCELL_X65_Y10_N21
\sreaddata2_IDEX~215\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~215_combout\ = ( sinstruction_IFID(16) & ( \reg_file|registers[3][19]~q\ & ( (sinstruction_IFID(17)) # (\reg_file|registers[1][19]~q\) ) ) ) # ( !sinstruction_IFID(16) & ( \reg_file|registers[3][19]~q\ & ( (!sinstruction_IFID(17) & 
-- (\reg_file|registers[0][19]~q\)) # (sinstruction_IFID(17) & ((\reg_file|registers[2][19]~q\))) ) ) ) # ( sinstruction_IFID(16) & ( !\reg_file|registers[3][19]~q\ & ( (\reg_file|registers[1][19]~q\ & !sinstruction_IFID(17)) ) ) ) # ( !sinstruction_IFID(16) 
-- & ( !\reg_file|registers[3][19]~q\ & ( (!sinstruction_IFID(17) & (\reg_file|registers[0][19]~q\)) # (sinstruction_IFID(17) & ((\reg_file|registers[2][19]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011000011110000000001010101001100110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[0][19]~q\,
	datab => \reg_file|ALT_INV_registers[2][19]~q\,
	datac => \reg_file|ALT_INV_registers[1][19]~q\,
	datad => ALT_INV_sinstruction_IFID(17),
	datae => ALT_INV_sinstruction_IFID(16),
	dataf => \reg_file|ALT_INV_registers[3][19]~q\,
	combout => \sreaddata2_IDEX~215_combout\);

-- Location: FF_X64_Y7_N25
\reg_file|registers[11][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[19]~19_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[11][19]~q\);

-- Location: LABCELL_X60_Y7_N42
\reg_file|registers[8][19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[8][19]~feeder_combout\ = ( \mux_jal|output[19]~19_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[19]~19_combout\,
	combout => \reg_file|registers[8][19]~feeder_combout\);

-- Location: FF_X60_Y7_N43
\reg_file|registers[8][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[8][19]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[8][19]~q\);

-- Location: FF_X64_Y7_N17
\reg_file|registers[9][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[19]~19_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[9][19]~q\);

-- Location: FF_X64_Y7_N7
\reg_file|registers[10][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[19]~19_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[10][19]~q\);

-- Location: LABCELL_X64_Y5_N18
\sreaddata2_IDEX~214\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~214_combout\ = ( \reg_file|registers[10][19]~q\ & ( sinstruction_IFID(16) & ( (!sinstruction_IFID(17) & ((\reg_file|registers[9][19]~q\))) # (sinstruction_IFID(17) & (\reg_file|registers[11][19]~q\)) ) ) ) # ( 
-- !\reg_file|registers[10][19]~q\ & ( sinstruction_IFID(16) & ( (!sinstruction_IFID(17) & ((\reg_file|registers[9][19]~q\))) # (sinstruction_IFID(17) & (\reg_file|registers[11][19]~q\)) ) ) ) # ( \reg_file|registers[10][19]~q\ & ( !sinstruction_IFID(16) & ( 
-- (\reg_file|registers[8][19]~q\) # (sinstruction_IFID(17)) ) ) ) # ( !\reg_file|registers[10][19]~q\ & ( !sinstruction_IFID(16) & ( (!sinstruction_IFID(17) & \reg_file|registers[8][19]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010010111110101111100010001101110110001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(17),
	datab => \reg_file|ALT_INV_registers[11][19]~q\,
	datac => \reg_file|ALT_INV_registers[8][19]~q\,
	datad => \reg_file|ALT_INV_registers[9][19]~q\,
	datae => \reg_file|ALT_INV_registers[10][19]~q\,
	dataf => ALT_INV_sinstruction_IFID(16),
	combout => \sreaddata2_IDEX~214_combout\);

-- Location: FF_X71_Y5_N56
\reg_file|registers[6][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[19]~19_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[6][19]~q\);

-- Location: FF_X71_Y5_N32
\reg_file|registers[5][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[19]~19_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[5][19]~q\);

-- Location: FF_X71_Y5_N2
\reg_file|registers[4][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[19]~19_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[4][19]~q\);

-- Location: FF_X72_Y7_N16
\reg_file|registers[7][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[19]~19_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[7][19]~q\);

-- Location: LABCELL_X71_Y5_N48
\sreaddata2_IDEX~217\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~217_combout\ = ( \reg_file|registers[4][19]~q\ & ( \reg_file|registers[7][19]~q\ & ( (!sinstruction_IFID(17) & (((!sinstruction_IFID(16)) # (\reg_file|registers[5][19]~q\)))) # (sinstruction_IFID(17) & (((sinstruction_IFID(16))) # 
-- (\reg_file|registers[6][19]~q\))) ) ) ) # ( !\reg_file|registers[4][19]~q\ & ( \reg_file|registers[7][19]~q\ & ( (!sinstruction_IFID(17) & (((\reg_file|registers[5][19]~q\ & sinstruction_IFID(16))))) # (sinstruction_IFID(17) & (((sinstruction_IFID(16))) # 
-- (\reg_file|registers[6][19]~q\))) ) ) ) # ( \reg_file|registers[4][19]~q\ & ( !\reg_file|registers[7][19]~q\ & ( (!sinstruction_IFID(17) & (((!sinstruction_IFID(16)) # (\reg_file|registers[5][19]~q\)))) # (sinstruction_IFID(17) & 
-- (\reg_file|registers[6][19]~q\ & ((!sinstruction_IFID(16))))) ) ) ) # ( !\reg_file|registers[4][19]~q\ & ( !\reg_file|registers[7][19]~q\ & ( (!sinstruction_IFID(17) & (((\reg_file|registers[5][19]~q\ & sinstruction_IFID(16))))) # (sinstruction_IFID(17) & 
-- (\reg_file|registers[6][19]~q\ & ((!sinstruction_IFID(16))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110000111101010011000000000101001111111111010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[6][19]~q\,
	datab => \reg_file|ALT_INV_registers[5][19]~q\,
	datac => ALT_INV_sinstruction_IFID(17),
	datad => ALT_INV_sinstruction_IFID(16),
	datae => \reg_file|ALT_INV_registers[4][19]~q\,
	dataf => \reg_file|ALT_INV_registers[7][19]~q\,
	combout => \sreaddata2_IDEX~217_combout\);

-- Location: FF_X60_Y8_N35
\reg_file|registers[15][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[19]~19_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[15][19]~q\);

-- Location: MLABCELL_X59_Y8_N0
\reg_file|registers[12][19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[12][19]~feeder_combout\ = ( \mux_jal|output[19]~19_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[19]~19_combout\,
	combout => \reg_file|registers[12][19]~feeder_combout\);

-- Location: FF_X59_Y8_N1
\reg_file|registers[12][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[12][19]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[12][19]~q\);

-- Location: FF_X60_Y8_N26
\reg_file|registers[14][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[19]~19_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[14][19]~q\);

-- Location: FF_X57_Y9_N37
\reg_file|registers[13][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[19]~19_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[13][19]~q\);

-- Location: LABCELL_X60_Y8_N24
\sreaddata2_IDEX~216\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~216_combout\ = ( \reg_file|registers[14][19]~q\ & ( \reg_file|registers[13][19]~q\ & ( (!sinstruction_IFID(17) & (((sinstruction_IFID(16)) # (\reg_file|registers[12][19]~q\)))) # (sinstruction_IFID(17) & (((!sinstruction_IFID(16))) # 
-- (\reg_file|registers[15][19]~q\))) ) ) ) # ( !\reg_file|registers[14][19]~q\ & ( \reg_file|registers[13][19]~q\ & ( (!sinstruction_IFID(17) & (((sinstruction_IFID(16)) # (\reg_file|registers[12][19]~q\)))) # (sinstruction_IFID(17) & 
-- (\reg_file|registers[15][19]~q\ & ((sinstruction_IFID(16))))) ) ) ) # ( \reg_file|registers[14][19]~q\ & ( !\reg_file|registers[13][19]~q\ & ( (!sinstruction_IFID(17) & (((\reg_file|registers[12][19]~q\ & !sinstruction_IFID(16))))) # 
-- (sinstruction_IFID(17) & (((!sinstruction_IFID(16))) # (\reg_file|registers[15][19]~q\))) ) ) ) # ( !\reg_file|registers[14][19]~q\ & ( !\reg_file|registers[13][19]~q\ & ( (!sinstruction_IFID(17) & (((\reg_file|registers[12][19]~q\ & 
-- !sinstruction_IFID(16))))) # (sinstruction_IFID(17) & (\reg_file|registers[15][19]~q\ & ((sinstruction_IFID(16))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000101001111110000010100110000111101010011111111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[15][19]~q\,
	datab => \reg_file|ALT_INV_registers[12][19]~q\,
	datac => ALT_INV_sinstruction_IFID(17),
	datad => ALT_INV_sinstruction_IFID(16),
	datae => \reg_file|ALT_INV_registers[14][19]~q\,
	dataf => \reg_file|ALT_INV_registers[13][19]~q\,
	combout => \sreaddata2_IDEX~216_combout\);

-- Location: MLABCELL_X65_Y4_N42
\sreaddata2_IDEX~218\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~218_combout\ = ( \sreaddata2_IDEX~217_combout\ & ( \sreaddata2_IDEX~216_combout\ & ( ((!sinstruction_IFID(19) & (\sreaddata2_IDEX~215_combout\)) # (sinstruction_IFID(19) & ((\sreaddata2_IDEX~214_combout\)))) # (sinstruction_IFID(18)) ) ) 
-- ) # ( !\sreaddata2_IDEX~217_combout\ & ( \sreaddata2_IDEX~216_combout\ & ( (!sinstruction_IFID(19) & (!sinstruction_IFID(18) & (\sreaddata2_IDEX~215_combout\))) # (sinstruction_IFID(19) & (((\sreaddata2_IDEX~214_combout\)) # (sinstruction_IFID(18)))) ) ) 
-- ) # ( \sreaddata2_IDEX~217_combout\ & ( !\sreaddata2_IDEX~216_combout\ & ( (!sinstruction_IFID(19) & (((\sreaddata2_IDEX~215_combout\)) # (sinstruction_IFID(18)))) # (sinstruction_IFID(19) & (!sinstruction_IFID(18) & ((\sreaddata2_IDEX~214_combout\)))) ) 
-- ) ) # ( !\sreaddata2_IDEX~217_combout\ & ( !\sreaddata2_IDEX~216_combout\ & ( (!sinstruction_IFID(18) & ((!sinstruction_IFID(19) & (\sreaddata2_IDEX~215_combout\)) # (sinstruction_IFID(19) & ((\sreaddata2_IDEX~214_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100001010100110111000011001010111010011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(19),
	datab => ALT_INV_sinstruction_IFID(18),
	datac => \ALT_INV_sreaddata2_IDEX~215_combout\,
	datad => \ALT_INV_sreaddata2_IDEX~214_combout\,
	datae => \ALT_INV_sreaddata2_IDEX~217_combout\,
	dataf => \ALT_INV_sreaddata2_IDEX~216_combout\,
	combout => \sreaddata2_IDEX~218_combout\);

-- Location: FF_X67_Y5_N56
\reg_file|registers[16][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[19]~19_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[16][19]~q\);

-- Location: FF_X67_Y5_N14
\reg_file|registers[20][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[19]~19_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[20][19]~q\);

-- Location: FF_X67_Y7_N25
\reg_file|registers[28][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[19]~19_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[28][19]~q\);

-- Location: FF_X68_Y5_N43
\reg_file|registers[24][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[19]~19_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[24][19]~q\);

-- Location: LABCELL_X67_Y5_N0
\sreaddata2_IDEX~209\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~209_combout\ = ( \reg_file|registers[24][19]~q\ & ( sinstruction_IFID(18) & ( (!sinstruction_IFID(19) & (\reg_file|registers[20][19]~q\)) # (sinstruction_IFID(19) & ((\reg_file|registers[28][19]~q\))) ) ) ) # ( 
-- !\reg_file|registers[24][19]~q\ & ( sinstruction_IFID(18) & ( (!sinstruction_IFID(19) & (\reg_file|registers[20][19]~q\)) # (sinstruction_IFID(19) & ((\reg_file|registers[28][19]~q\))) ) ) ) # ( \reg_file|registers[24][19]~q\ & ( !sinstruction_IFID(18) & 
-- ( (sinstruction_IFID(19)) # (\reg_file|registers[16][19]~q\) ) ) ) # ( !\reg_file|registers[24][19]~q\ & ( !sinstruction_IFID(18) & ( (\reg_file|registers[16][19]~q\ & !sinstruction_IFID(19)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010111110101111100110000001111110011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[16][19]~q\,
	datab => \reg_file|ALT_INV_registers[20][19]~q\,
	datac => ALT_INV_sinstruction_IFID(19),
	datad => \reg_file|ALT_INV_registers[28][19]~q\,
	datae => \reg_file|ALT_INV_registers[24][19]~q\,
	dataf => ALT_INV_sinstruction_IFID(18),
	combout => \sreaddata2_IDEX~209_combout\);

-- Location: FF_X68_Y9_N17
\reg_file|registers[18][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[19]~19_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[18][19]~q\);

-- Location: FF_X68_Y9_N56
\reg_file|registers[26][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[19]~19_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[26][19]~q\);

-- Location: FF_X71_Y10_N7
\reg_file|registers[30][19]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[19]~19_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[30][19]~DUPLICATE_q\);

-- Location: LABCELL_X67_Y11_N12
\reg_file|registers[22][19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[22][19]~feeder_combout\ = ( \mux_jal|output[19]~19_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[19]~19_combout\,
	combout => \reg_file|registers[22][19]~feeder_combout\);

-- Location: FF_X67_Y11_N13
\reg_file|registers[22][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[22][19]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[22][19]~q\);

-- Location: LABCELL_X68_Y9_N57
\sreaddata2_IDEX~211\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~211_combout\ = ( \reg_file|registers[30][19]~DUPLICATE_q\ & ( \reg_file|registers[22][19]~q\ & ( ((!sinstruction_IFID(19) & (\reg_file|registers[18][19]~q\)) # (sinstruction_IFID(19) & ((\reg_file|registers[26][19]~q\)))) # 
-- (\sinstruction_IFID[18]~DUPLICATE_q\) ) ) ) # ( !\reg_file|registers[30][19]~DUPLICATE_q\ & ( \reg_file|registers[22][19]~q\ & ( (!sinstruction_IFID(19) & (((\sinstruction_IFID[18]~DUPLICATE_q\)) # (\reg_file|registers[18][19]~q\))) # 
-- (sinstruction_IFID(19) & (((!\sinstruction_IFID[18]~DUPLICATE_q\ & \reg_file|registers[26][19]~q\)))) ) ) ) # ( \reg_file|registers[30][19]~DUPLICATE_q\ & ( !\reg_file|registers[22][19]~q\ & ( (!sinstruction_IFID(19) & (\reg_file|registers[18][19]~q\ & 
-- (!\sinstruction_IFID[18]~DUPLICATE_q\))) # (sinstruction_IFID(19) & (((\reg_file|registers[26][19]~q\) # (\sinstruction_IFID[18]~DUPLICATE_q\)))) ) ) ) # ( !\reg_file|registers[30][19]~DUPLICATE_q\ & ( !\reg_file|registers[22][19]~q\ & ( 
-- (!\sinstruction_IFID[18]~DUPLICATE_q\ & ((!sinstruction_IFID(19) & (\reg_file|registers[18][19]~q\)) # (sinstruction_IFID(19) & ((\reg_file|registers[26][19]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001001010111010100101010011110100010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(19),
	datab => \reg_file|ALT_INV_registers[18][19]~q\,
	datac => \ALT_INV_sinstruction_IFID[18]~DUPLICATE_q\,
	datad => \reg_file|ALT_INV_registers[26][19]~q\,
	datae => \reg_file|ALT_INV_registers[30][19]~DUPLICATE_q\,
	dataf => \reg_file|ALT_INV_registers[22][19]~q\,
	combout => \sreaddata2_IDEX~211_combout\);

-- Location: FF_X68_Y5_N2
\reg_file|registers[21][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[19]~19_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[21][19]~q\);

-- Location: FF_X68_Y5_N17
\reg_file|registers[17][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[19]~19_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[17][19]~q\);

-- Location: LABCELL_X67_Y8_N27
\reg_file|registers[25][19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[25][19]~feeder_combout\ = ( \mux_jal|output[19]~19_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[19]~19_combout\,
	combout => \reg_file|registers[25][19]~feeder_combout\);

-- Location: FF_X67_Y8_N28
\reg_file|registers[25][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[25][19]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[25][19]~q\);

-- Location: LABCELL_X70_Y10_N39
\reg_file|registers[29][19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[29][19]~feeder_combout\ = ( \mux_jal|output[19]~19_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[19]~19_combout\,
	combout => \reg_file|registers[29][19]~feeder_combout\);

-- Location: FF_X70_Y10_N41
\reg_file|registers[29][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[29][19]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[29][19]~q\);

-- Location: LABCELL_X68_Y5_N51
\sreaddata2_IDEX~210\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~210_combout\ = ( sinstruction_IFID(18) & ( \reg_file|registers[29][19]~q\ & ( (sinstruction_IFID(19)) # (\reg_file|registers[21][19]~q\) ) ) ) # ( !sinstruction_IFID(18) & ( \reg_file|registers[29][19]~q\ & ( (!sinstruction_IFID(19) & 
-- (\reg_file|registers[17][19]~q\)) # (sinstruction_IFID(19) & ((\reg_file|registers[25][19]~q\))) ) ) ) # ( sinstruction_IFID(18) & ( !\reg_file|registers[29][19]~q\ & ( (\reg_file|registers[21][19]~q\ & !sinstruction_IFID(19)) ) ) ) # ( 
-- !sinstruction_IFID(18) & ( !\reg_file|registers[29][19]~q\ & ( (!sinstruction_IFID(19) & (\reg_file|registers[17][19]~q\)) # (sinstruction_IFID(19) & ((\reg_file|registers[25][19]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111010100000101000000110000001111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[21][19]~q\,
	datab => \reg_file|ALT_INV_registers[17][19]~q\,
	datac => ALT_INV_sinstruction_IFID(19),
	datad => \reg_file|ALT_INV_registers[25][19]~q\,
	datae => ALT_INV_sinstruction_IFID(18),
	dataf => \reg_file|ALT_INV_registers[29][19]~q\,
	combout => \sreaddata2_IDEX~210_combout\);

-- Location: FF_X64_Y13_N50
\reg_file|registers[27][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[19]~19_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[27][19]~q\);

-- Location: FF_X64_Y13_N32
\reg_file|registers[31][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[19]~19_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[31][19]~q\);

-- Location: FF_X64_Y13_N47
\reg_file|registers[19][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[19]~19_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[19][19]~q\);

-- Location: MLABCELL_X59_Y9_N57
\reg_file|registers[23][19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[23][19]~feeder_combout\ = ( \mux_jal|output[19]~19_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[19]~19_combout\,
	combout => \reg_file|registers[23][19]~feeder_combout\);

-- Location: FF_X59_Y9_N59
\reg_file|registers[23][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[23][19]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[23][19]~q\);

-- Location: LABCELL_X64_Y13_N51
\sreaddata2_IDEX~212\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~212_combout\ = ( \reg_file|registers[23][19]~q\ & ( sinstruction_IFID(19) & ( (!sinstruction_IFID(18) & (\reg_file|registers[27][19]~q\)) # (sinstruction_IFID(18) & ((\reg_file|registers[31][19]~q\))) ) ) ) # ( 
-- !\reg_file|registers[23][19]~q\ & ( sinstruction_IFID(19) & ( (!sinstruction_IFID(18) & (\reg_file|registers[27][19]~q\)) # (sinstruction_IFID(18) & ((\reg_file|registers[31][19]~q\))) ) ) ) # ( \reg_file|registers[23][19]~q\ & ( !sinstruction_IFID(19) & 
-- ( (sinstruction_IFID(18)) # (\reg_file|registers[19][19]~q\) ) ) ) # ( !\reg_file|registers[23][19]~q\ & ( !sinstruction_IFID(19) & ( (\reg_file|registers[19][19]~q\ & !sinstruction_IFID(18)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011111111111101010101001100110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[27][19]~q\,
	datab => \reg_file|ALT_INV_registers[31][19]~q\,
	datac => \reg_file|ALT_INV_registers[19][19]~q\,
	datad => ALT_INV_sinstruction_IFID(18),
	datae => \reg_file|ALT_INV_registers[23][19]~q\,
	dataf => ALT_INV_sinstruction_IFID(19),
	combout => \sreaddata2_IDEX~212_combout\);

-- Location: MLABCELL_X65_Y5_N3
\sreaddata2_IDEX~213\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~213_combout\ = ( \sreaddata2_IDEX~210_combout\ & ( \sreaddata2_IDEX~212_combout\ & ( ((!sinstruction_IFID(17) & (\sreaddata2_IDEX~209_combout\)) # (sinstruction_IFID(17) & ((\sreaddata2_IDEX~211_combout\)))) # (sinstruction_IFID(16)) ) ) 
-- ) # ( !\sreaddata2_IDEX~210_combout\ & ( \sreaddata2_IDEX~212_combout\ & ( (!sinstruction_IFID(16) & ((!sinstruction_IFID(17) & (\sreaddata2_IDEX~209_combout\)) # (sinstruction_IFID(17) & ((\sreaddata2_IDEX~211_combout\))))) # (sinstruction_IFID(16) & 
-- (((sinstruction_IFID(17))))) ) ) ) # ( \sreaddata2_IDEX~210_combout\ & ( !\sreaddata2_IDEX~212_combout\ & ( (!sinstruction_IFID(16) & ((!sinstruction_IFID(17) & (\sreaddata2_IDEX~209_combout\)) # (sinstruction_IFID(17) & 
-- ((\sreaddata2_IDEX~211_combout\))))) # (sinstruction_IFID(16) & (((!sinstruction_IFID(17))))) ) ) ) # ( !\sreaddata2_IDEX~210_combout\ & ( !\sreaddata2_IDEX~212_combout\ & ( (!sinstruction_IFID(16) & ((!sinstruction_IFID(17) & 
-- (\sreaddata2_IDEX~209_combout\)) # (sinstruction_IFID(17) & ((\sreaddata2_IDEX~211_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100011100000111110001000011010011110111001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sreaddata2_IDEX~209_combout\,
	datab => ALT_INV_sinstruction_IFID(16),
	datac => ALT_INV_sinstruction_IFID(17),
	datad => \ALT_INV_sreaddata2_IDEX~211_combout\,
	datae => \ALT_INV_sreaddata2_IDEX~210_combout\,
	dataf => \ALT_INV_sreaddata2_IDEX~212_combout\,
	combout => \sreaddata2_IDEX~213_combout\);

-- Location: MLABCELL_X65_Y4_N6
\sreaddata2_IDEX~219\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~219_combout\ = ( \sreaddata2_IDEX~213_combout\ & ( (\sinstruction_IFID[20]~DUPLICATE_q\) # (\sreaddata2_IDEX~218_combout\) ) ) # ( !\sreaddata2_IDEX~213_combout\ & ( (\sreaddata2_IDEX~218_combout\ & !\sinstruction_IFID[20]~DUPLICATE_q\) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_sreaddata2_IDEX~218_combout\,
	datac => \ALT_INV_sinstruction_IFID[20]~DUPLICATE_q\,
	dataf => \ALT_INV_sreaddata2_IDEX~213_combout\,
	combout => \sreaddata2_IDEX~219_combout\);

-- Location: FF_X65_Y4_N7
\sreaddata2_IDEX[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sreaddata2_IDEX~219_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata2_IDEX(19));

-- Location: FF_X73_Y10_N58
\sreaddata2_EXMEM[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => sreaddata2_IDEX(19),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata2_EXMEM(19));

-- Location: FF_X64_Y9_N2
\reg_file|registers[10][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[20]~20_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[10][20]~q\);

-- Location: FF_X64_Y9_N14
\reg_file|registers[9][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[20]~20_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[9][20]~q\);

-- Location: FF_X63_Y9_N25
\reg_file|registers[11][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[20]~20_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[11][20]~q\);

-- Location: LABCELL_X64_Y9_N33
\reg_file|registers[8][20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[8][20]~feeder_combout\ = \mux_jal|output[20]~20_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mux_jal|ALT_INV_output[20]~20_combout\,
	combout => \reg_file|registers[8][20]~feeder_combout\);

-- Location: FF_X64_Y9_N35
\reg_file|registers[8][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[8][20]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[8][20]~q\);

-- Location: LABCELL_X64_Y9_N57
\sreaddata2_IDEX~225\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~225_combout\ = ( sinstruction_IFID(16) & ( \reg_file|registers[8][20]~q\ & ( (!sinstruction_IFID(17) & (\reg_file|registers[9][20]~q\)) # (sinstruction_IFID(17) & ((\reg_file|registers[11][20]~q\))) ) ) ) # ( !sinstruction_IFID(16) & ( 
-- \reg_file|registers[8][20]~q\ & ( (!sinstruction_IFID(17)) # (\reg_file|registers[10][20]~q\) ) ) ) # ( sinstruction_IFID(16) & ( !\reg_file|registers[8][20]~q\ & ( (!sinstruction_IFID(17) & (\reg_file|registers[9][20]~q\)) # (sinstruction_IFID(17) & 
-- ((\reg_file|registers[11][20]~q\))) ) ) ) # ( !sinstruction_IFID(16) & ( !\reg_file|registers[8][20]~q\ & ( (\reg_file|registers[10][20]~q\ & sinstruction_IFID(17)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101001100110000111111111111010101010011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[10][20]~q\,
	datab => \reg_file|ALT_INV_registers[9][20]~q\,
	datac => \reg_file|ALT_INV_registers[11][20]~q\,
	datad => ALT_INV_sinstruction_IFID(17),
	datae => ALT_INV_sinstruction_IFID(16),
	dataf => \reg_file|ALT_INV_registers[8][20]~q\,
	combout => \sreaddata2_IDEX~225_combout\);

-- Location: FF_X65_Y9_N11
\reg_file|registers[0][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[20]~20_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[0][20]~q\);

-- Location: FF_X68_Y7_N56
\reg_file|registers[1][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[20]~20_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[1][20]~q\);

-- Location: FF_X65_Y9_N56
\reg_file|registers[2][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[20]~20_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[2][20]~q\);

-- Location: FF_X68_Y6_N34
\reg_file|registers[3][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[20]~20_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[3][20]~q\);

-- Location: MLABCELL_X65_Y9_N54
\sreaddata2_IDEX~226\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~226_combout\ = ( \reg_file|registers[2][20]~q\ & ( \reg_file|registers[3][20]~q\ & ( ((!sinstruction_IFID(16) & (\reg_file|registers[0][20]~q\)) # (sinstruction_IFID(16) & ((\reg_file|registers[1][20]~q\)))) # (sinstruction_IFID(17)) ) ) 
-- ) # ( !\reg_file|registers[2][20]~q\ & ( \reg_file|registers[3][20]~q\ & ( (!sinstruction_IFID(17) & ((!sinstruction_IFID(16) & (\reg_file|registers[0][20]~q\)) # (sinstruction_IFID(16) & ((\reg_file|registers[1][20]~q\))))) # (sinstruction_IFID(17) & 
-- (((sinstruction_IFID(16))))) ) ) ) # ( \reg_file|registers[2][20]~q\ & ( !\reg_file|registers[3][20]~q\ & ( (!sinstruction_IFID(17) & ((!sinstruction_IFID(16) & (\reg_file|registers[0][20]~q\)) # (sinstruction_IFID(16) & 
-- ((\reg_file|registers[1][20]~q\))))) # (sinstruction_IFID(17) & (((!sinstruction_IFID(16))))) ) ) ) # ( !\reg_file|registers[2][20]~q\ & ( !\reg_file|registers[3][20]~q\ & ( (!sinstruction_IFID(17) & ((!sinstruction_IFID(16) & 
-- (\reg_file|registers[0][20]~q\)) # (sinstruction_IFID(16) & ((\reg_file|registers[1][20]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000001010011101110000101000100010010111110111011101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(17),
	datab => \reg_file|ALT_INV_registers[0][20]~q\,
	datac => \reg_file|ALT_INV_registers[1][20]~q\,
	datad => ALT_INV_sinstruction_IFID(16),
	datae => \reg_file|ALT_INV_registers[2][20]~q\,
	dataf => \reg_file|ALT_INV_registers[3][20]~q\,
	combout => \sreaddata2_IDEX~226_combout\);

-- Location: FF_X62_Y9_N53
\reg_file|registers[14][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[20]~20_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[14][20]~q\);

-- Location: FF_X63_Y9_N56
\reg_file|registers[15][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[20]~20_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[15][20]~q\);

-- Location: LABCELL_X63_Y9_N30
\reg_file|registers[12][20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[12][20]~feeder_combout\ = \mux_jal|output[20]~20_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mux_jal|ALT_INV_output[20]~20_combout\,
	combout => \reg_file|registers[12][20]~feeder_combout\);

-- Location: FF_X63_Y9_N32
\reg_file|registers[12][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[12][20]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[12][20]~q\);

-- Location: FF_X61_Y9_N25
\reg_file|registers[13][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[20]~20_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[13][20]~q\);

-- Location: LABCELL_X62_Y9_N6
\sreaddata2_IDEX~227\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~227_combout\ = ( sinstruction_IFID(17) & ( sinstruction_IFID(16) & ( \reg_file|registers[15][20]~q\ ) ) ) # ( !sinstruction_IFID(17) & ( sinstruction_IFID(16) & ( \reg_file|registers[13][20]~q\ ) ) ) # ( sinstruction_IFID(17) & ( 
-- !sinstruction_IFID(16) & ( \reg_file|registers[14][20]~q\ ) ) ) # ( !sinstruction_IFID(17) & ( !sinstruction_IFID(16) & ( \reg_file|registers[12][20]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[14][20]~q\,
	datab => \reg_file|ALT_INV_registers[15][20]~q\,
	datac => \reg_file|ALT_INV_registers[12][20]~q\,
	datad => \reg_file|ALT_INV_registers[13][20]~q\,
	datae => ALT_INV_sinstruction_IFID(17),
	dataf => ALT_INV_sinstruction_IFID(16),
	combout => \sreaddata2_IDEX~227_combout\);

-- Location: FF_X74_Y11_N40
\reg_file|registers[7][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[20]~20_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[7][20]~q\);

-- Location: FF_X73_Y7_N43
\reg_file|registers[6][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[20]~20_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[6][20]~q\);

-- Location: FF_X72_Y11_N38
\reg_file|registers[5][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[20]~20_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[5][20]~q\);

-- Location: FF_X73_Y7_N17
\reg_file|registers[4][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[20]~20_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[4][20]~q\);

-- Location: MLABCELL_X72_Y11_N9
\sreaddata2_IDEX~228\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~228_combout\ = ( sinstruction_IFID(16) & ( \reg_file|registers[4][20]~q\ & ( (!sinstruction_IFID(17) & ((\reg_file|registers[5][20]~q\))) # (sinstruction_IFID(17) & (\reg_file|registers[7][20]~q\)) ) ) ) # ( !sinstruction_IFID(16) & ( 
-- \reg_file|registers[4][20]~q\ & ( (!sinstruction_IFID(17)) # (\reg_file|registers[6][20]~q\) ) ) ) # ( sinstruction_IFID(16) & ( !\reg_file|registers[4][20]~q\ & ( (!sinstruction_IFID(17) & ((\reg_file|registers[5][20]~q\))) # (sinstruction_IFID(17) & 
-- (\reg_file|registers[7][20]~q\)) ) ) ) # ( !sinstruction_IFID(16) & ( !\reg_file|registers[4][20]~q\ & ( (sinstruction_IFID(17) & \reg_file|registers[6][20]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000100011011101110101111101011110001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(17),
	datab => \reg_file|ALT_INV_registers[7][20]~q\,
	datac => \reg_file|ALT_INV_registers[6][20]~q\,
	datad => \reg_file|ALT_INV_registers[5][20]~q\,
	datae => ALT_INV_sinstruction_IFID(16),
	dataf => \reg_file|ALT_INV_registers[4][20]~q\,
	combout => \sreaddata2_IDEX~228_combout\);

-- Location: LABCELL_X68_Y11_N30
\sreaddata2_IDEX~229\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~229_combout\ = ( \sinstruction_IFID[18]~DUPLICATE_q\ & ( \sreaddata2_IDEX~228_combout\ & ( (!sinstruction_IFID(19)) # (\sreaddata2_IDEX~227_combout\) ) ) ) # ( !\sinstruction_IFID[18]~DUPLICATE_q\ & ( \sreaddata2_IDEX~228_combout\ & ( 
-- (!sinstruction_IFID(19) & ((\sreaddata2_IDEX~226_combout\))) # (sinstruction_IFID(19) & (\sreaddata2_IDEX~225_combout\)) ) ) ) # ( \sinstruction_IFID[18]~DUPLICATE_q\ & ( !\sreaddata2_IDEX~228_combout\ & ( (sinstruction_IFID(19) & 
-- \sreaddata2_IDEX~227_combout\) ) ) ) # ( !\sinstruction_IFID[18]~DUPLICATE_q\ & ( !\sreaddata2_IDEX~228_combout\ & ( (!sinstruction_IFID(19) & ((\sreaddata2_IDEX~226_combout\))) # (sinstruction_IFID(19) & (\sreaddata2_IDEX~225_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101000000000000111100110101001101011111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sreaddata2_IDEX~225_combout\,
	datab => \ALT_INV_sreaddata2_IDEX~226_combout\,
	datac => ALT_INV_sinstruction_IFID(19),
	datad => \ALT_INV_sreaddata2_IDEX~227_combout\,
	datae => \ALT_INV_sinstruction_IFID[18]~DUPLICATE_q\,
	dataf => \ALT_INV_sreaddata2_IDEX~228_combout\,
	combout => \sreaddata2_IDEX~229_combout\);

-- Location: FF_X56_Y9_N56
\reg_file|registers[31][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[20]~20_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[31][20]~q\);

-- Location: FF_X56_Y9_N17
\reg_file|registers[19][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[20]~20_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[19][20]~q\);

-- Location: FF_X56_Y9_N49
\reg_file|registers[27][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[20]~20_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[27][20]~q\);

-- Location: FF_X59_Y9_N47
\reg_file|registers[23][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[20]~20_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[23][20]~q\);

-- Location: LABCELL_X56_Y9_N51
\sreaddata2_IDEX~223\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~223_combout\ = ( \sinstruction_IFID[18]~DUPLICATE_q\ & ( sinstruction_IFID(19) & ( \reg_file|registers[31][20]~q\ ) ) ) # ( !\sinstruction_IFID[18]~DUPLICATE_q\ & ( sinstruction_IFID(19) & ( \reg_file|registers[27][20]~q\ ) ) ) # ( 
-- \sinstruction_IFID[18]~DUPLICATE_q\ & ( !sinstruction_IFID(19) & ( \reg_file|registers[23][20]~q\ ) ) ) # ( !\sinstruction_IFID[18]~DUPLICATE_q\ & ( !sinstruction_IFID(19) & ( \reg_file|registers[19][20]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[31][20]~q\,
	datab => \reg_file|ALT_INV_registers[19][20]~q\,
	datac => \reg_file|ALT_INV_registers[27][20]~q\,
	datad => \reg_file|ALT_INV_registers[23][20]~q\,
	datae => \ALT_INV_sinstruction_IFID[18]~DUPLICATE_q\,
	dataf => ALT_INV_sinstruction_IFID(19),
	combout => \sreaddata2_IDEX~223_combout\);

-- Location: LABCELL_X67_Y7_N0
\reg_file|registers[28][20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[28][20]~feeder_combout\ = ( \mux_jal|output[20]~20_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[20]~20_combout\,
	combout => \reg_file|registers[28][20]~feeder_combout\);

-- Location: FF_X67_Y7_N1
\reg_file|registers[28][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[28][20]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[28][20]~q\);

-- Location: FF_X70_Y5_N47
\reg_file|registers[24][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[20]~20_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[24][20]~q\);

-- Location: FF_X68_Y11_N38
\reg_file|registers[16][20]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[20]~20_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[16][20]~DUPLICATE_q\);

-- Location: FF_X63_Y5_N46
\reg_file|registers[20][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[20]~20_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[20][20]~q\);

-- Location: LABCELL_X68_Y11_N39
\sreaddata2_IDEX~220\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~220_combout\ = ( \reg_file|registers[16][20]~DUPLICATE_q\ & ( \reg_file|registers[20][20]~q\ & ( (!sinstruction_IFID(19)) # ((!\sinstruction_IFID[18]~DUPLICATE_q\ & ((\reg_file|registers[24][20]~q\))) # 
-- (\sinstruction_IFID[18]~DUPLICATE_q\ & (\reg_file|registers[28][20]~q\))) ) ) ) # ( !\reg_file|registers[16][20]~DUPLICATE_q\ & ( \reg_file|registers[20][20]~q\ & ( (!\sinstruction_IFID[18]~DUPLICATE_q\ & (((\reg_file|registers[24][20]~q\ & 
-- sinstruction_IFID(19))))) # (\sinstruction_IFID[18]~DUPLICATE_q\ & (((!sinstruction_IFID(19))) # (\reg_file|registers[28][20]~q\))) ) ) ) # ( \reg_file|registers[16][20]~DUPLICATE_q\ & ( !\reg_file|registers[20][20]~q\ & ( 
-- (!\sinstruction_IFID[18]~DUPLICATE_q\ & (((!sinstruction_IFID(19)) # (\reg_file|registers[24][20]~q\)))) # (\sinstruction_IFID[18]~DUPLICATE_q\ & (\reg_file|registers[28][20]~q\ & ((sinstruction_IFID(19))))) ) ) ) # ( 
-- !\reg_file|registers[16][20]~DUPLICATE_q\ & ( !\reg_file|registers[20][20]~q\ & ( (sinstruction_IFID(19) & ((!\sinstruction_IFID[18]~DUPLICATE_q\ & ((\reg_file|registers[24][20]~q\))) # (\sinstruction_IFID[18]~DUPLICATE_q\ & 
-- (\reg_file|registers[28][20]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011011101010100001101101010101000110111111111100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IFID[18]~DUPLICATE_q\,
	datab => \reg_file|ALT_INV_registers[28][20]~q\,
	datac => \reg_file|ALT_INV_registers[24][20]~q\,
	datad => ALT_INV_sinstruction_IFID(19),
	datae => \reg_file|ALT_INV_registers[16][20]~DUPLICATE_q\,
	dataf => \reg_file|ALT_INV_registers[20][20]~q\,
	combout => \sreaddata2_IDEX~220_combout\);

-- Location: LABCELL_X62_Y11_N18
\reg_file|registers[18][20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[18][20]~feeder_combout\ = ( \mux_jal|output[20]~20_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[20]~20_combout\,
	combout => \reg_file|registers[18][20]~feeder_combout\);

-- Location: FF_X62_Y11_N19
\reg_file|registers[18][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[18][20]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[18][20]~q\);

-- Location: FF_X67_Y11_N59
\reg_file|registers[22][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[20]~20_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[22][20]~q\);

-- Location: FF_X60_Y11_N38
\reg_file|registers[26][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[20]~20_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[26][20]~q\);

-- Location: LABCELL_X61_Y8_N45
\reg_file|registers[30][20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[30][20]~feeder_combout\ = ( \mux_jal|output[20]~20_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[20]~20_combout\,
	combout => \reg_file|registers[30][20]~feeder_combout\);

-- Location: FF_X61_Y8_N46
\reg_file|registers[30][20]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[30][20]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[30][20]~DUPLICATE_q\);

-- Location: LABCELL_X60_Y11_N42
\sreaddata2_IDEX~222\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~222_combout\ = ( sinstruction_IFID(19) & ( \sinstruction_IFID[18]~DUPLICATE_q\ & ( \reg_file|registers[30][20]~DUPLICATE_q\ ) ) ) # ( !sinstruction_IFID(19) & ( \sinstruction_IFID[18]~DUPLICATE_q\ & ( \reg_file|registers[22][20]~q\ ) ) ) 
-- # ( sinstruction_IFID(19) & ( !\sinstruction_IFID[18]~DUPLICATE_q\ & ( \reg_file|registers[26][20]~q\ ) ) ) # ( !sinstruction_IFID(19) & ( !\sinstruction_IFID[18]~DUPLICATE_q\ & ( \reg_file|registers[18][20]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[18][20]~q\,
	datab => \reg_file|ALT_INV_registers[22][20]~q\,
	datac => \reg_file|ALT_INV_registers[26][20]~q\,
	datad => \reg_file|ALT_INV_registers[30][20]~DUPLICATE_q\,
	datae => ALT_INV_sinstruction_IFID(19),
	dataf => \ALT_INV_sinstruction_IFID[18]~DUPLICATE_q\,
	combout => \sreaddata2_IDEX~222_combout\);

-- Location: LABCELL_X68_Y4_N15
\reg_file|registers[25][20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[25][20]~feeder_combout\ = ( \mux_jal|output[20]~20_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[20]~20_combout\,
	combout => \reg_file|registers[25][20]~feeder_combout\);

-- Location: FF_X68_Y4_N16
\reg_file|registers[25][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[25][20]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[25][20]~q\);

-- Location: FF_X62_Y5_N32
\reg_file|registers[21][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[20]~20_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[21][20]~q\);

-- Location: FF_X62_Y5_N26
\reg_file|registers[17][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[20]~20_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[17][20]~q\);

-- Location: FF_X70_Y10_N1
\reg_file|registers[29][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[20]~20_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[29][20]~q\);

-- Location: LABCELL_X62_Y5_N24
\sreaddata2_IDEX~221\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~221_combout\ = ( \reg_file|registers[17][20]~q\ & ( \reg_file|registers[29][20]~q\ & ( (!sinstruction_IFID(19) & (((!sinstruction_IFID(18)) # (\reg_file|registers[21][20]~q\)))) # (sinstruction_IFID(19) & (((sinstruction_IFID(18))) # 
-- (\reg_file|registers[25][20]~q\))) ) ) ) # ( !\reg_file|registers[17][20]~q\ & ( \reg_file|registers[29][20]~q\ & ( (!sinstruction_IFID(19) & (((\reg_file|registers[21][20]~q\ & sinstruction_IFID(18))))) # (sinstruction_IFID(19) & 
-- (((sinstruction_IFID(18))) # (\reg_file|registers[25][20]~q\))) ) ) ) # ( \reg_file|registers[17][20]~q\ & ( !\reg_file|registers[29][20]~q\ & ( (!sinstruction_IFID(19) & (((!sinstruction_IFID(18)) # (\reg_file|registers[21][20]~q\)))) # 
-- (sinstruction_IFID(19) & (\reg_file|registers[25][20]~q\ & ((!sinstruction_IFID(18))))) ) ) ) # ( !\reg_file|registers[17][20]~q\ & ( !\reg_file|registers[29][20]~q\ & ( (!sinstruction_IFID(19) & (((\reg_file|registers[21][20]~q\ & 
-- sinstruction_IFID(18))))) # (sinstruction_IFID(19) & (\reg_file|registers[25][20]~q\ & ((!sinstruction_IFID(18))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110000111101010011000000000101001111111111010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[25][20]~q\,
	datab => \reg_file|ALT_INV_registers[21][20]~q\,
	datac => ALT_INV_sinstruction_IFID(19),
	datad => ALT_INV_sinstruction_IFID(18),
	datae => \reg_file|ALT_INV_registers[17][20]~q\,
	dataf => \reg_file|ALT_INV_registers[29][20]~q\,
	combout => \sreaddata2_IDEX~221_combout\);

-- Location: LABCELL_X68_Y11_N6
\sreaddata2_IDEX~224\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~224_combout\ = ( \sreaddata2_IDEX~222_combout\ & ( \sreaddata2_IDEX~221_combout\ & ( (!sinstruction_IFID(16) & (((\sreaddata2_IDEX~220_combout\)) # (sinstruction_IFID(17)))) # (sinstruction_IFID(16) & ((!sinstruction_IFID(17)) # 
-- ((\sreaddata2_IDEX~223_combout\)))) ) ) ) # ( !\sreaddata2_IDEX~222_combout\ & ( \sreaddata2_IDEX~221_combout\ & ( (!sinstruction_IFID(16) & (!sinstruction_IFID(17) & ((\sreaddata2_IDEX~220_combout\)))) # (sinstruction_IFID(16) & ((!sinstruction_IFID(17)) 
-- # ((\sreaddata2_IDEX~223_combout\)))) ) ) ) # ( \sreaddata2_IDEX~222_combout\ & ( !\sreaddata2_IDEX~221_combout\ & ( (!sinstruction_IFID(16) & (((\sreaddata2_IDEX~220_combout\)) # (sinstruction_IFID(17)))) # (sinstruction_IFID(16) & (sinstruction_IFID(17) 
-- & (\sreaddata2_IDEX~223_combout\))) ) ) ) # ( !\sreaddata2_IDEX~222_combout\ & ( !\sreaddata2_IDEX~221_combout\ & ( (!sinstruction_IFID(16) & (!sinstruction_IFID(17) & ((\sreaddata2_IDEX~220_combout\)))) # (sinstruction_IFID(16) & (sinstruction_IFID(17) & 
-- (\sreaddata2_IDEX~223_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001001000111010101101000101110011010110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(16),
	datab => ALT_INV_sinstruction_IFID(17),
	datac => \ALT_INV_sreaddata2_IDEX~223_combout\,
	datad => \ALT_INV_sreaddata2_IDEX~220_combout\,
	datae => \ALT_INV_sreaddata2_IDEX~222_combout\,
	dataf => \ALT_INV_sreaddata2_IDEX~221_combout\,
	combout => \sreaddata2_IDEX~224_combout\);

-- Location: LABCELL_X68_Y11_N12
\sreaddata2_IDEX~230\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~230_combout\ = ( sinstruction_IFID(20) & ( \sreaddata2_IDEX~224_combout\ ) ) # ( !sinstruction_IFID(20) & ( \sreaddata2_IDEX~224_combout\ & ( \sreaddata2_IDEX~229_combout\ ) ) ) # ( !sinstruction_IFID(20) & ( 
-- !\sreaddata2_IDEX~224_combout\ & ( \sreaddata2_IDEX~229_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000000000000000110011001100111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_sreaddata2_IDEX~229_combout\,
	datae => ALT_INV_sinstruction_IFID(20),
	dataf => \ALT_INV_sreaddata2_IDEX~224_combout\,
	combout => \sreaddata2_IDEX~230_combout\);

-- Location: FF_X68_Y11_N13
\sreaddata2_IDEX[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sreaddata2_IDEX~230_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata2_IDEX(20));

-- Location: FF_X71_Y6_N19
\sreaddata2_EXMEM[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => sreaddata2_IDEX(20),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata2_EXMEM(20));

-- Location: FF_X67_Y6_N34
\sreaddata2_EXMEM[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => sreaddata2_IDEX(21),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata2_EXMEM(21));

-- Location: FF_X60_Y8_N50
\reg_file|registers[14][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[22]~22_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[14][22]~q\);

-- Location: MLABCELL_X59_Y8_N42
\reg_file|registers[15][22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[15][22]~feeder_combout\ = ( \mux_jal|output[22]~22_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[22]~22_combout\,
	combout => \reg_file|registers[15][22]~feeder_combout\);

-- Location: FF_X59_Y8_N43
\reg_file|registers[15][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[15][22]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[15][22]~q\);

-- Location: FF_X60_Y9_N14
\reg_file|registers[13][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[22]~22_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[13][22]~q\);

-- Location: FF_X63_Y9_N23
\reg_file|registers[12][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[22]~22_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[12][22]~q\);

-- Location: LABCELL_X60_Y8_N51
\sreaddata2_IDEX~249\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~249_combout\ = ( \reg_file|registers[13][22]~q\ & ( \reg_file|registers[12][22]~q\ & ( (!sinstruction_IFID(17)) # ((!sinstruction_IFID(16) & (\reg_file|registers[14][22]~q\)) # (sinstruction_IFID(16) & ((\reg_file|registers[15][22]~q\)))) 
-- ) ) ) # ( !\reg_file|registers[13][22]~q\ & ( \reg_file|registers[12][22]~q\ & ( (!sinstruction_IFID(16) & (((!sinstruction_IFID(17))) # (\reg_file|registers[14][22]~q\))) # (sinstruction_IFID(16) & (((\reg_file|registers[15][22]~q\ & 
-- sinstruction_IFID(17))))) ) ) ) # ( \reg_file|registers[13][22]~q\ & ( !\reg_file|registers[12][22]~q\ & ( (!sinstruction_IFID(16) & (\reg_file|registers[14][22]~q\ & ((sinstruction_IFID(17))))) # (sinstruction_IFID(16) & (((!sinstruction_IFID(17)) # 
-- (\reg_file|registers[15][22]~q\)))) ) ) ) # ( !\reg_file|registers[13][22]~q\ & ( !\reg_file|registers[12][22]~q\ & ( (sinstruction_IFID(17) & ((!sinstruction_IFID(16) & (\reg_file|registers[14][22]~q\)) # (sinstruction_IFID(16) & 
-- ((\reg_file|registers[15][22]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000111001100110100011111001100010001111111111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[14][22]~q\,
	datab => ALT_INV_sinstruction_IFID(16),
	datac => \reg_file|ALT_INV_registers[15][22]~q\,
	datad => ALT_INV_sinstruction_IFID(17),
	datae => \reg_file|ALT_INV_registers[13][22]~q\,
	dataf => \reg_file|ALT_INV_registers[12][22]~q\,
	combout => \sreaddata2_IDEX~249_combout\);

-- Location: LABCELL_X64_Y7_N15
\reg_file|registers[9][22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[9][22]~feeder_combout\ = \mux_jal|output[22]~22_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mux_jal|ALT_INV_output[22]~22_combout\,
	combout => \reg_file|registers[9][22]~feeder_combout\);

-- Location: FF_X64_Y7_N16
\reg_file|registers[9][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[9][22]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[9][22]~q\);

-- Location: LABCELL_X60_Y7_N24
\reg_file|registers[8][22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[8][22]~feeder_combout\ = ( \mux_jal|output[22]~22_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[22]~22_combout\,
	combout => \reg_file|registers[8][22]~feeder_combout\);

-- Location: FF_X60_Y7_N25
\reg_file|registers[8][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[8][22]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[8][22]~q\);

-- Location: FF_X60_Y7_N7
\reg_file|registers[10][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[22]~22_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[10][22]~q\);

-- Location: FF_X64_Y7_N34
\reg_file|registers[11][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[22]~22_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[11][22]~q\);

-- Location: LABCELL_X60_Y7_N6
\sreaddata2_IDEX~247\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~247_combout\ = ( \reg_file|registers[10][22]~q\ & ( \reg_file|registers[11][22]~q\ & ( ((!sinstruction_IFID(16) & ((\reg_file|registers[8][22]~q\))) # (sinstruction_IFID(16) & (\reg_file|registers[9][22]~q\))) # (sinstruction_IFID(17)) ) 
-- ) ) # ( !\reg_file|registers[10][22]~q\ & ( \reg_file|registers[11][22]~q\ & ( (!sinstruction_IFID(17) & ((!sinstruction_IFID(16) & ((\reg_file|registers[8][22]~q\))) # (sinstruction_IFID(16) & (\reg_file|registers[9][22]~q\)))) # (sinstruction_IFID(17) & 
-- (((sinstruction_IFID(16))))) ) ) ) # ( \reg_file|registers[10][22]~q\ & ( !\reg_file|registers[11][22]~q\ & ( (!sinstruction_IFID(17) & ((!sinstruction_IFID(16) & ((\reg_file|registers[8][22]~q\))) # (sinstruction_IFID(16) & 
-- (\reg_file|registers[9][22]~q\)))) # (sinstruction_IFID(17) & (((!sinstruction_IFID(16))))) ) ) ) # ( !\reg_file|registers[10][22]~q\ & ( !\reg_file|registers[11][22]~q\ & ( (!sinstruction_IFID(17) & ((!sinstruction_IFID(16) & 
-- ((\reg_file|registers[8][22]~q\))) # (sinstruction_IFID(16) & (\reg_file|registers[9][22]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100001101001111010000000111110001110011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[9][22]~q\,
	datab => ALT_INV_sinstruction_IFID(17),
	datac => ALT_INV_sinstruction_IFID(16),
	datad => \reg_file|ALT_INV_registers[8][22]~q\,
	datae => \reg_file|ALT_INV_registers[10][22]~q\,
	dataf => \reg_file|ALT_INV_registers[11][22]~q\,
	combout => \sreaddata2_IDEX~247_combout\);

-- Location: FF_X65_Y8_N53
\reg_file|registers[1][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[22]~22_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[1][22]~q\);

-- Location: FF_X65_Y8_N44
\reg_file|registers[2][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[22]~22_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[2][22]~q\);

-- Location: FF_X66_Y9_N35
\reg_file|registers[0][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[22]~22_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[0][22]~q\);

-- Location: MLABCELL_X65_Y8_N45
\sreaddata2_IDEX~248\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~248_combout\ = ( \reg_file|registers[3][22]~q\ & ( \reg_file|registers[0][22]~q\ & ( (!sinstruction_IFID(16) & (((!sinstruction_IFID(17)) # (\reg_file|registers[2][22]~q\)))) # (sinstruction_IFID(16) & (((sinstruction_IFID(17))) # 
-- (\reg_file|registers[1][22]~q\))) ) ) ) # ( !\reg_file|registers[3][22]~q\ & ( \reg_file|registers[0][22]~q\ & ( (!sinstruction_IFID(16) & (((!sinstruction_IFID(17)) # (\reg_file|registers[2][22]~q\)))) # (sinstruction_IFID(16) & 
-- (\reg_file|registers[1][22]~q\ & ((!sinstruction_IFID(17))))) ) ) ) # ( \reg_file|registers[3][22]~q\ & ( !\reg_file|registers[0][22]~q\ & ( (!sinstruction_IFID(16) & (((\reg_file|registers[2][22]~q\ & sinstruction_IFID(17))))) # (sinstruction_IFID(16) & 
-- (((sinstruction_IFID(17))) # (\reg_file|registers[1][22]~q\))) ) ) ) # ( !\reg_file|registers[3][22]~q\ & ( !\reg_file|registers[0][22]~q\ & ( (!sinstruction_IFID(16) & (((\reg_file|registers[2][22]~q\ & sinstruction_IFID(17))))) # (sinstruction_IFID(16) 
-- & (\reg_file|registers[1][22]~q\ & ((!sinstruction_IFID(17))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001100000100010011111111011101000011001101110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[1][22]~q\,
	datab => ALT_INV_sinstruction_IFID(16),
	datac => \reg_file|ALT_INV_registers[2][22]~q\,
	datad => ALT_INV_sinstruction_IFID(17),
	datae => \reg_file|ALT_INV_registers[3][22]~q\,
	dataf => \reg_file|ALT_INV_registers[0][22]~q\,
	combout => \sreaddata2_IDEX~248_combout\);

-- Location: FF_X63_Y8_N49
\reg_file|registers[4][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[22]~22_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[4][22]~q\);

-- Location: FF_X60_Y9_N49
\reg_file|registers[6][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[22]~22_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[6][22]~q\);

-- Location: FF_X60_Y9_N55
\reg_file|registers[5][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[22]~22_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[5][22]~q\);

-- Location: FF_X74_Y9_N26
\reg_file|registers[7][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \mux_jal|output[22]~22_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[7][22]~q\);

-- Location: LABCELL_X60_Y9_N54
\sreaddata2_IDEX~250\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~250_combout\ = ( \reg_file|registers[5][22]~q\ & ( \reg_file|registers[7][22]~q\ & ( ((!sinstruction_IFID(17) & (\reg_file|registers[4][22]~q\)) # (sinstruction_IFID(17) & ((\reg_file|registers[6][22]~q\)))) # (sinstruction_IFID(16)) ) ) 
-- ) # ( !\reg_file|registers[5][22]~q\ & ( \reg_file|registers[7][22]~q\ & ( (!sinstruction_IFID(17) & (\reg_file|registers[4][22]~q\ & ((!sinstruction_IFID(16))))) # (sinstruction_IFID(17) & (((sinstruction_IFID(16)) # (\reg_file|registers[6][22]~q\)))) ) 
-- ) ) # ( \reg_file|registers[5][22]~q\ & ( !\reg_file|registers[7][22]~q\ & ( (!sinstruction_IFID(17) & (((sinstruction_IFID(16))) # (\reg_file|registers[4][22]~q\))) # (sinstruction_IFID(17) & (((\reg_file|registers[6][22]~q\ & !sinstruction_IFID(16))))) 
-- ) ) ) # ( !\reg_file|registers[5][22]~q\ & ( !\reg_file|registers[7][22]~q\ & ( (!sinstruction_IFID(16) & ((!sinstruction_IFID(17) & (\reg_file|registers[4][22]~q\)) # (sinstruction_IFID(17) & ((\reg_file|registers[6][22]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001100000000010100111111000001010011000011110101001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[4][22]~q\,
	datab => \reg_file|ALT_INV_registers[6][22]~q\,
	datac => ALT_INV_sinstruction_IFID(17),
	datad => ALT_INV_sinstruction_IFID(16),
	datae => \reg_file|ALT_INV_registers[5][22]~q\,
	dataf => \reg_file|ALT_INV_registers[7][22]~q\,
	combout => \sreaddata2_IDEX~250_combout\);

-- Location: LABCELL_X61_Y5_N3
\sreaddata2_IDEX~251\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~251_combout\ = ( \sreaddata2_IDEX~248_combout\ & ( \sreaddata2_IDEX~250_combout\ & ( (!sinstruction_IFID(19)) # ((!sinstruction_IFID(18) & ((\sreaddata2_IDEX~247_combout\))) # (sinstruction_IFID(18) & (\sreaddata2_IDEX~249_combout\))) ) ) 
-- ) # ( !\sreaddata2_IDEX~248_combout\ & ( \sreaddata2_IDEX~250_combout\ & ( (!sinstruction_IFID(18) & (sinstruction_IFID(19) & ((\sreaddata2_IDEX~247_combout\)))) # (sinstruction_IFID(18) & ((!sinstruction_IFID(19)) # ((\sreaddata2_IDEX~249_combout\)))) ) 
-- ) ) # ( \sreaddata2_IDEX~248_combout\ & ( !\sreaddata2_IDEX~250_combout\ & ( (!sinstruction_IFID(18) & ((!sinstruction_IFID(19)) # ((\sreaddata2_IDEX~247_combout\)))) # (sinstruction_IFID(18) & (sinstruction_IFID(19) & (\sreaddata2_IDEX~249_combout\))) ) 
-- ) ) # ( !\sreaddata2_IDEX~248_combout\ & ( !\sreaddata2_IDEX~250_combout\ & ( (sinstruction_IFID(19) & ((!sinstruction_IFID(18) & ((\sreaddata2_IDEX~247_combout\))) # (sinstruction_IFID(18) & (\sreaddata2_IDEX~249_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011100010011010101101000101011001111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(18),
	datab => ALT_INV_sinstruction_IFID(19),
	datac => \ALT_INV_sreaddata2_IDEX~249_combout\,
	datad => \ALT_INV_sreaddata2_IDEX~247_combout\,
	datae => \ALT_INV_sreaddata2_IDEX~248_combout\,
	dataf => \ALT_INV_sreaddata2_IDEX~250_combout\,
	combout => \sreaddata2_IDEX~251_combout\);

-- Location: LABCELL_X67_Y7_N30
\reg_file|registers[28][22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[28][22]~feeder_combout\ = ( \mux_jal|output[22]~22_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[22]~22_combout\,
	combout => \reg_file|registers[28][22]~feeder_combout\);

-- Location: FF_X67_Y7_N32
\reg_file|registers[28][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[28][22]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[28][22]~q\);

-- Location: FF_X65_Y5_N22
\reg_file|registers[24][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[22]~22_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[24][22]~q\);

-- Location: FF_X63_Y5_N1
\reg_file|registers[16][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[22]~22_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[16][22]~q\);

-- Location: FF_X63_Y5_N50
\reg_file|registers[20][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[22]~22_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[20][22]~q\);

-- Location: LABCELL_X63_Y5_N3
\sreaddata2_IDEX~242\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~242_combout\ = ( \reg_file|registers[16][22]~q\ & ( \reg_file|registers[20][22]~q\ & ( (!sinstruction_IFID(19)) # ((!sinstruction_IFID(18) & ((\reg_file|registers[24][22]~q\))) # (sinstruction_IFID(18) & (\reg_file|registers[28][22]~q\))) 
-- ) ) ) # ( !\reg_file|registers[16][22]~q\ & ( \reg_file|registers[20][22]~q\ & ( (!sinstruction_IFID(19) & (((sinstruction_IFID(18))))) # (sinstruction_IFID(19) & ((!sinstruction_IFID(18) & ((\reg_file|registers[24][22]~q\))) # (sinstruction_IFID(18) & 
-- (\reg_file|registers[28][22]~q\)))) ) ) ) # ( \reg_file|registers[16][22]~q\ & ( !\reg_file|registers[20][22]~q\ & ( (!sinstruction_IFID(19) & (((!sinstruction_IFID(18))))) # (sinstruction_IFID(19) & ((!sinstruction_IFID(18) & 
-- ((\reg_file|registers[24][22]~q\))) # (sinstruction_IFID(18) & (\reg_file|registers[28][22]~q\)))) ) ) ) # ( !\reg_file|registers[16][22]~q\ & ( !\reg_file|registers[20][22]~q\ & ( (sinstruction_IFID(19) & ((!sinstruction_IFID(18) & 
-- ((\reg_file|registers[24][22]~q\))) # (sinstruction_IFID(18) & (\reg_file|registers[28][22]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101010001101000011111000100001011010110111010101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(19),
	datab => \reg_file|ALT_INV_registers[28][22]~q\,
	datac => ALT_INV_sinstruction_IFID(18),
	datad => \reg_file|ALT_INV_registers[24][22]~q\,
	datae => \reg_file|ALT_INV_registers[16][22]~q\,
	dataf => \reg_file|ALT_INV_registers[20][22]~q\,
	combout => \sreaddata2_IDEX~242_combout\);

-- Location: FF_X70_Y8_N1
\reg_file|registers[22][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[22]~22_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[22][22]~q\);

-- Location: FF_X71_Y7_N28
\reg_file|registers[26][22]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[22]~22_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[26][22]~DUPLICATE_q\);

-- Location: LABCELL_X71_Y7_N54
\reg_file|registers[18][22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[18][22]~feeder_combout\ = ( \mux_jal|output[22]~22_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[22]~22_combout\,
	combout => \reg_file|registers[18][22]~feeder_combout\);

-- Location: FF_X71_Y7_N56
\reg_file|registers[18][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[18][22]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[18][22]~q\);

-- Location: LABCELL_X61_Y7_N24
\reg_file|registers[30][22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[30][22]~feeder_combout\ = ( \mux_jal|output[22]~22_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[22]~22_combout\,
	combout => \reg_file|registers[30][22]~feeder_combout\);

-- Location: FF_X61_Y7_N25
\reg_file|registers[30][22]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[30][22]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[30][22]~DUPLICATE_q\);

-- Location: LABCELL_X71_Y7_N24
\sreaddata2_IDEX~244\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~244_combout\ = ( \reg_file|registers[18][22]~q\ & ( \reg_file|registers[30][22]~DUPLICATE_q\ & ( (!sinstruction_IFID(19) & (((!sinstruction_IFID(18))) # (\reg_file|registers[22][22]~q\))) # (sinstruction_IFID(19) & 
-- (((\reg_file|registers[26][22]~DUPLICATE_q\) # (sinstruction_IFID(18))))) ) ) ) # ( !\reg_file|registers[18][22]~q\ & ( \reg_file|registers[30][22]~DUPLICATE_q\ & ( (!sinstruction_IFID(19) & (\reg_file|registers[22][22]~q\ & (sinstruction_IFID(18)))) # 
-- (sinstruction_IFID(19) & (((\reg_file|registers[26][22]~DUPLICATE_q\) # (sinstruction_IFID(18))))) ) ) ) # ( \reg_file|registers[18][22]~q\ & ( !\reg_file|registers[30][22]~DUPLICATE_q\ & ( (!sinstruction_IFID(19) & (((!sinstruction_IFID(18))) # 
-- (\reg_file|registers[22][22]~q\))) # (sinstruction_IFID(19) & (((!sinstruction_IFID(18) & \reg_file|registers[26][22]~DUPLICATE_q\)))) ) ) ) # ( !\reg_file|registers[18][22]~q\ & ( !\reg_file|registers[30][22]~DUPLICATE_q\ & ( (!sinstruction_IFID(19) & 
-- (\reg_file|registers[22][22]~q\ & (sinstruction_IFID(18)))) # (sinstruction_IFID(19) & (((!sinstruction_IFID(18) & \reg_file|registers[26][22]~DUPLICATE_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110100110001001111010000000111001101111100011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[22][22]~q\,
	datab => ALT_INV_sinstruction_IFID(19),
	datac => ALT_INV_sinstruction_IFID(18),
	datad => \reg_file|ALT_INV_registers[26][22]~DUPLICATE_q\,
	datae => \reg_file|ALT_INV_registers[18][22]~q\,
	dataf => \reg_file|ALT_INV_registers[30][22]~DUPLICATE_q\,
	combout => \sreaddata2_IDEX~244_combout\);

-- Location: LABCELL_X62_Y6_N48
\reg_file|registers[17][22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[17][22]~feeder_combout\ = ( \mux_jal|output[22]~22_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[22]~22_combout\,
	combout => \reg_file|registers[17][22]~feeder_combout\);

-- Location: FF_X62_Y6_N50
\reg_file|registers[17][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[17][22]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[17][22]~q\);

-- Location: FF_X61_Y7_N43
\reg_file|registers[21][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[22]~22_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[21][22]~q\);

-- Location: FF_X67_Y8_N26
\reg_file|registers[25][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[22]~22_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[25][22]~q\);

-- Location: LABCELL_X70_Y10_N18
\reg_file|registers[29][22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[29][22]~feeder_combout\ = \mux_jal|output[22]~22_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mux_jal|ALT_INV_output[22]~22_combout\,
	combout => \reg_file|registers[29][22]~feeder_combout\);

-- Location: FF_X70_Y10_N20
\reg_file|registers[29][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[29][22]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[29][22]~q\);

-- Location: LABCELL_X62_Y6_N42
\sreaddata2_IDEX~243\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~243_combout\ = ( \reg_file|registers[25][22]~q\ & ( \reg_file|registers[29][22]~q\ & ( ((!sinstruction_IFID(18) & (\reg_file|registers[17][22]~q\)) # (sinstruction_IFID(18) & ((\reg_file|registers[21][22]~q\)))) # (sinstruction_IFID(19)) 
-- ) ) ) # ( !\reg_file|registers[25][22]~q\ & ( \reg_file|registers[29][22]~q\ & ( (!sinstruction_IFID(19) & ((!sinstruction_IFID(18) & (\reg_file|registers[17][22]~q\)) # (sinstruction_IFID(18) & ((\reg_file|registers[21][22]~q\))))) # 
-- (sinstruction_IFID(19) & (sinstruction_IFID(18))) ) ) ) # ( \reg_file|registers[25][22]~q\ & ( !\reg_file|registers[29][22]~q\ & ( (!sinstruction_IFID(19) & ((!sinstruction_IFID(18) & (\reg_file|registers[17][22]~q\)) # (sinstruction_IFID(18) & 
-- ((\reg_file|registers[21][22]~q\))))) # (sinstruction_IFID(19) & (!sinstruction_IFID(18))) ) ) ) # ( !\reg_file|registers[25][22]~q\ & ( !\reg_file|registers[29][22]~q\ & ( (!sinstruction_IFID(19) & ((!sinstruction_IFID(18) & 
-- (\reg_file|registers[17][22]~q\)) # (sinstruction_IFID(18) & ((\reg_file|registers[21][22]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010010011000110111000011001001110110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(19),
	datab => ALT_INV_sinstruction_IFID(18),
	datac => \reg_file|ALT_INV_registers[17][22]~q\,
	datad => \reg_file|ALT_INV_registers[21][22]~q\,
	datae => \reg_file|ALT_INV_registers[25][22]~q\,
	dataf => \reg_file|ALT_INV_registers[29][22]~q\,
	combout => \sreaddata2_IDEX~243_combout\);

-- Location: FF_X64_Y12_N50
\reg_file|registers[19][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[22]~22_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[19][22]~q\);

-- Location: FF_X64_Y12_N44
\reg_file|registers[27][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[22]~22_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[27][22]~q\);

-- Location: LABCELL_X64_Y12_N6
\reg_file|registers[31][22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[31][22]~feeder_combout\ = ( \mux_jal|output[22]~22_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[22]~22_combout\,
	combout => \reg_file|registers[31][22]~feeder_combout\);

-- Location: FF_X64_Y12_N8
\reg_file|registers[31][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[31][22]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[31][22]~q\);

-- Location: MLABCELL_X59_Y10_N6
\reg_file|registers[23][22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[23][22]~feeder_combout\ = ( \mux_jal|output[22]~22_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[22]~22_combout\,
	combout => \reg_file|registers[23][22]~feeder_combout\);

-- Location: FF_X59_Y10_N7
\reg_file|registers[23][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[23][22]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[23][22]~q\);

-- Location: LABCELL_X64_Y12_N57
\sreaddata2_IDEX~245\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~245_combout\ = ( \reg_file|registers[23][22]~q\ & ( sinstruction_IFID(19) & ( (!sinstruction_IFID(18) & (\reg_file|registers[27][22]~q\)) # (sinstruction_IFID(18) & ((\reg_file|registers[31][22]~q\))) ) ) ) # ( 
-- !\reg_file|registers[23][22]~q\ & ( sinstruction_IFID(19) & ( (!sinstruction_IFID(18) & (\reg_file|registers[27][22]~q\)) # (sinstruction_IFID(18) & ((\reg_file|registers[31][22]~q\))) ) ) ) # ( \reg_file|registers[23][22]~q\ & ( !sinstruction_IFID(19) & 
-- ( (sinstruction_IFID(18)) # (\reg_file|registers[19][22]~q\) ) ) ) # ( !\reg_file|registers[23][22]~q\ & ( !sinstruction_IFID(19) & ( (\reg_file|registers[19][22]~q\ & !sinstruction_IFID(18)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101011111111100110011000011110011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[19][22]~q\,
	datab => \reg_file|ALT_INV_registers[27][22]~q\,
	datac => \reg_file|ALT_INV_registers[31][22]~q\,
	datad => ALT_INV_sinstruction_IFID(18),
	datae => \reg_file|ALT_INV_registers[23][22]~q\,
	dataf => ALT_INV_sinstruction_IFID(19),
	combout => \sreaddata2_IDEX~245_combout\);

-- Location: LABCELL_X61_Y5_N6
\sreaddata2_IDEX~246\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~246_combout\ = ( \sreaddata2_IDEX~243_combout\ & ( \sreaddata2_IDEX~245_combout\ & ( ((!sinstruction_IFID(17) & (\sreaddata2_IDEX~242_combout\)) # (sinstruction_IFID(17) & ((\sreaddata2_IDEX~244_combout\)))) # (sinstruction_IFID(16)) ) ) 
-- ) # ( !\sreaddata2_IDEX~243_combout\ & ( \sreaddata2_IDEX~245_combout\ & ( (!sinstruction_IFID(17) & (\sreaddata2_IDEX~242_combout\ & (!sinstruction_IFID(16)))) # (sinstruction_IFID(17) & (((\sreaddata2_IDEX~244_combout\) # (sinstruction_IFID(16))))) ) ) 
-- ) # ( \sreaddata2_IDEX~243_combout\ & ( !\sreaddata2_IDEX~245_combout\ & ( (!sinstruction_IFID(17) & (((sinstruction_IFID(16))) # (\sreaddata2_IDEX~242_combout\))) # (sinstruction_IFID(17) & (((!sinstruction_IFID(16) & \sreaddata2_IDEX~244_combout\)))) ) 
-- ) ) # ( !\sreaddata2_IDEX~243_combout\ & ( !\sreaddata2_IDEX~245_combout\ & ( (!sinstruction_IFID(16) & ((!sinstruction_IFID(17) & (\sreaddata2_IDEX~242_combout\)) # (sinstruction_IFID(17) & ((\sreaddata2_IDEX~244_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110000010011000111110001000011011100110100111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sreaddata2_IDEX~242_combout\,
	datab => ALT_INV_sinstruction_IFID(17),
	datac => ALT_INV_sinstruction_IFID(16),
	datad => \ALT_INV_sreaddata2_IDEX~244_combout\,
	datae => \ALT_INV_sreaddata2_IDEX~243_combout\,
	dataf => \ALT_INV_sreaddata2_IDEX~245_combout\,
	combout => \sreaddata2_IDEX~246_combout\);

-- Location: LABCELL_X61_Y5_N18
\sreaddata2_IDEX~252\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~252_combout\ = ( \sreaddata2_IDEX~251_combout\ & ( \sreaddata2_IDEX~246_combout\ ) ) # ( !\sreaddata2_IDEX~251_combout\ & ( \sreaddata2_IDEX~246_combout\ & ( \sinstruction_IFID[20]~DUPLICATE_q\ ) ) ) # ( \sreaddata2_IDEX~251_combout\ & ( 
-- !\sreaddata2_IDEX~246_combout\ & ( !\sinstruction_IFID[20]~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_sinstruction_IFID[20]~DUPLICATE_q\,
	datae => \ALT_INV_sreaddata2_IDEX~251_combout\,
	dataf => \ALT_INV_sreaddata2_IDEX~246_combout\,
	combout => \sreaddata2_IDEX~252_combout\);

-- Location: FF_X61_Y5_N19
\sreaddata2_IDEX[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sreaddata2_IDEX~252_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata2_IDEX(22));

-- Location: FF_X74_Y5_N52
\sreaddata2_EXMEM[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => sreaddata2_IDEX(22),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata2_EXMEM(22));

-- Location: FF_X63_Y6_N8
\reg_file|registers[3][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[23]~23_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[3][23]~q\);

-- Location: FF_X65_Y8_N2
\reg_file|registers[2][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[23]~23_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[2][23]~q\);

-- Location: MLABCELL_X65_Y8_N3
\sreaddata2_IDEX~259\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~259_combout\ = ( \reg_file|registers[2][23]~q\ & ( sinstruction_IFID(17) & ( (!sinstruction_IFID(16)) # (\reg_file|registers[3][23]~q\) ) ) ) # ( !\reg_file|registers[2][23]~q\ & ( sinstruction_IFID(17) & ( (sinstruction_IFID(16) & 
-- \reg_file|registers[3][23]~q\) ) ) ) # ( \reg_file|registers[2][23]~q\ & ( !sinstruction_IFID(17) & ( (!sinstruction_IFID(16) & ((\reg_file|registers[0][23]~q\))) # (sinstruction_IFID(16) & (\reg_file|registers[1][23]~q\)) ) ) ) # ( 
-- !\reg_file|registers[2][23]~q\ & ( !sinstruction_IFID(17) & ( (!sinstruction_IFID(16) & ((\reg_file|registers[0][23]~q\))) # (sinstruction_IFID(16) & (\reg_file|registers[1][23]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100000000010101011010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(16),
	datab => \reg_file|ALT_INV_registers[1][23]~q\,
	datac => \reg_file|ALT_INV_registers[0][23]~q\,
	datad => \reg_file|ALT_INV_registers[3][23]~q\,
	datae => \reg_file|ALT_INV_registers[2][23]~q\,
	dataf => ALT_INV_sinstruction_IFID(17),
	combout => \sreaddata2_IDEX~259_combout\);

-- Location: FF_X64_Y7_N56
\reg_file|registers[10][23]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[23]~23_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[10][23]~DUPLICATE_q\);

-- Location: LABCELL_X64_Y7_N9
\sreaddata2_IDEX~258\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~258_combout\ = ( \reg_file|registers[10][23]~DUPLICATE_q\ & ( \reg_file|registers[8][23]~q\ & ( (!sinstruction_IFID(16)) # ((!sinstruction_IFID(17) & (\reg_file|registers[9][23]~q\)) # (sinstruction_IFID(17) & 
-- ((\reg_file|registers[11][23]~q\)))) ) ) ) # ( !\reg_file|registers[10][23]~DUPLICATE_q\ & ( \reg_file|registers[8][23]~q\ & ( (!sinstruction_IFID(17) & ((!sinstruction_IFID(16)) # ((\reg_file|registers[9][23]~q\)))) # (sinstruction_IFID(17) & 
-- (sinstruction_IFID(16) & ((\reg_file|registers[11][23]~q\)))) ) ) ) # ( \reg_file|registers[10][23]~DUPLICATE_q\ & ( !\reg_file|registers[8][23]~q\ & ( (!sinstruction_IFID(17) & (sinstruction_IFID(16) & (\reg_file|registers[9][23]~q\))) # 
-- (sinstruction_IFID(17) & ((!sinstruction_IFID(16)) # ((\reg_file|registers[11][23]~q\)))) ) ) ) # ( !\reg_file|registers[10][23]~DUPLICATE_q\ & ( !\reg_file|registers[8][23]~q\ & ( (sinstruction_IFID(16) & ((!sinstruction_IFID(17) & 
-- (\reg_file|registers[9][23]~q\)) # (sinstruction_IFID(17) & ((\reg_file|registers[11][23]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(17),
	datab => ALT_INV_sinstruction_IFID(16),
	datac => \reg_file|ALT_INV_registers[9][23]~q\,
	datad => \reg_file|ALT_INV_registers[11][23]~q\,
	datae => \reg_file|ALT_INV_registers[10][23]~DUPLICATE_q\,
	dataf => \reg_file|ALT_INV_registers[8][23]~q\,
	combout => \sreaddata2_IDEX~258_combout\);

-- Location: FF_X66_Y9_N26
\reg_file|registers[14][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[14][23]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[14][23]~q\);

-- Location: FF_X63_Y6_N13
\reg_file|registers[15][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[23]~23_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[15][23]~q\);

-- Location: LABCELL_X66_Y9_N12
\sreaddata2_IDEX~260\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~260_combout\ = ( \reg_file|registers[12][23]~q\ & ( \reg_file|registers[15][23]~q\ & ( (!sinstruction_IFID(16) & (((!sinstruction_IFID(17))) # (\reg_file|registers[14][23]~q\))) # (sinstruction_IFID(16) & (((sinstruction_IFID(17)) # 
-- (\reg_file|registers[13][23]~q\)))) ) ) ) # ( !\reg_file|registers[12][23]~q\ & ( \reg_file|registers[15][23]~q\ & ( (!sinstruction_IFID(16) & (\reg_file|registers[14][23]~q\ & ((sinstruction_IFID(17))))) # (sinstruction_IFID(16) & 
-- (((sinstruction_IFID(17)) # (\reg_file|registers[13][23]~q\)))) ) ) ) # ( \reg_file|registers[12][23]~q\ & ( !\reg_file|registers[15][23]~q\ & ( (!sinstruction_IFID(16) & (((!sinstruction_IFID(17))) # (\reg_file|registers[14][23]~q\))) # 
-- (sinstruction_IFID(16) & (((\reg_file|registers[13][23]~q\ & !sinstruction_IFID(17))))) ) ) ) # ( !\reg_file|registers[12][23]~q\ & ( !\reg_file|registers[15][23]~q\ & ( (!sinstruction_IFID(16) & (\reg_file|registers[14][23]~q\ & 
-- ((sinstruction_IFID(17))))) # (sinstruction_IFID(16) & (((\reg_file|registers[13][23]~q\ & !sinstruction_IFID(17))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010000111100110101000000000011010111111111001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[14][23]~q\,
	datab => \reg_file|ALT_INV_registers[13][23]~q\,
	datac => ALT_INV_sinstruction_IFID(16),
	datad => ALT_INV_sinstruction_IFID(17),
	datae => \reg_file|ALT_INV_registers[12][23]~q\,
	dataf => \reg_file|ALT_INV_registers[15][23]~q\,
	combout => \sreaddata2_IDEX~260_combout\);

-- Location: LABCELL_X70_Y6_N48
\sreaddata2_IDEX~261\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~261_combout\ = ( sinstruction_IFID(17) & ( \reg_file|registers[4][23]~q\ & ( (!sinstruction_IFID(16) & ((\reg_file|registers[6][23]~q\))) # (sinstruction_IFID(16) & (\reg_file|registers[7][23]~q\)) ) ) ) # ( !sinstruction_IFID(17) & ( 
-- \reg_file|registers[4][23]~q\ & ( (!sinstruction_IFID(16)) # (\reg_file|registers[5][23]~q\) ) ) ) # ( sinstruction_IFID(17) & ( !\reg_file|registers[4][23]~q\ & ( (!sinstruction_IFID(16) & ((\reg_file|registers[6][23]~q\))) # (sinstruction_IFID(16) & 
-- (\reg_file|registers[7][23]~q\)) ) ) ) # ( !sinstruction_IFID(17) & ( !\reg_file|registers[4][23]~q\ & ( (sinstruction_IFID(16) & \reg_file|registers[5][23]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000100011011101110101111101011110001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(16),
	datab => \reg_file|ALT_INV_registers[7][23]~q\,
	datac => \reg_file|ALT_INV_registers[5][23]~q\,
	datad => \reg_file|ALT_INV_registers[6][23]~q\,
	datae => ALT_INV_sinstruction_IFID(17),
	dataf => \reg_file|ALT_INV_registers[4][23]~q\,
	combout => \sreaddata2_IDEX~261_combout\);

-- Location: MLABCELL_X65_Y8_N39
\sreaddata2_IDEX~262\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~262_combout\ = ( \sreaddata2_IDEX~260_combout\ & ( \sreaddata2_IDEX~261_combout\ & ( ((!sinstruction_IFID(19) & (\sreaddata2_IDEX~259_combout\)) # (sinstruction_IFID(19) & ((\sreaddata2_IDEX~258_combout\)))) # 
-- (\sinstruction_IFID[18]~DUPLICATE_q\) ) ) ) # ( !\sreaddata2_IDEX~260_combout\ & ( \sreaddata2_IDEX~261_combout\ & ( (!\sinstruction_IFID[18]~DUPLICATE_q\ & ((!sinstruction_IFID(19) & (\sreaddata2_IDEX~259_combout\)) # (sinstruction_IFID(19) & 
-- ((\sreaddata2_IDEX~258_combout\))))) # (\sinstruction_IFID[18]~DUPLICATE_q\ & (((!sinstruction_IFID(19))))) ) ) ) # ( \sreaddata2_IDEX~260_combout\ & ( !\sreaddata2_IDEX~261_combout\ & ( (!\sinstruction_IFID[18]~DUPLICATE_q\ & ((!sinstruction_IFID(19) & 
-- (\sreaddata2_IDEX~259_combout\)) # (sinstruction_IFID(19) & ((\sreaddata2_IDEX~258_combout\))))) # (\sinstruction_IFID[18]~DUPLICATE_q\ & (((sinstruction_IFID(19))))) ) ) ) # ( !\sreaddata2_IDEX~260_combout\ & ( !\sreaddata2_IDEX~261_combout\ & ( 
-- (!\sinstruction_IFID[18]~DUPLICATE_q\ & ((!sinstruction_IFID(19) & (\sreaddata2_IDEX~259_combout\)) # (sinstruction_IFID(19) & ((\sreaddata2_IDEX~258_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000110000010100000011111101011111001100000101111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sreaddata2_IDEX~259_combout\,
	datab => \ALT_INV_sreaddata2_IDEX~258_combout\,
	datac => \ALT_INV_sinstruction_IFID[18]~DUPLICATE_q\,
	datad => ALT_INV_sinstruction_IFID(19),
	datae => \ALT_INV_sreaddata2_IDEX~260_combout\,
	dataf => \ALT_INV_sreaddata2_IDEX~261_combout\,
	combout => \sreaddata2_IDEX~262_combout\);

-- Location: FF_X66_Y12_N16
\reg_file|registers[25][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[23]~23_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[25][23]~q\);

-- Location: FF_X71_Y9_N37
\reg_file|registers[17][23]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[23]~23_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[17][23]~DUPLICATE_q\);

-- Location: FF_X66_Y12_N52
\reg_file|registers[29][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[23]~23_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[29][23]~q\);

-- Location: LABCELL_X71_Y9_N39
\sreaddata2_IDEX~254\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~254_combout\ = ( \reg_file|registers[17][23]~DUPLICATE_q\ & ( \reg_file|registers[29][23]~q\ & ( (!\sinstruction_IFID[18]~DUPLICATE_q\ & (((!sinstruction_IFID(19))) # (\reg_file|registers[25][23]~q\))) # 
-- (\sinstruction_IFID[18]~DUPLICATE_q\ & (((\reg_file|registers[21][23]~q\) # (sinstruction_IFID(19))))) ) ) ) # ( !\reg_file|registers[17][23]~DUPLICATE_q\ & ( \reg_file|registers[29][23]~q\ & ( (!\sinstruction_IFID[18]~DUPLICATE_q\ & 
-- (\reg_file|registers[25][23]~q\ & (sinstruction_IFID(19)))) # (\sinstruction_IFID[18]~DUPLICATE_q\ & (((\reg_file|registers[21][23]~q\) # (sinstruction_IFID(19))))) ) ) ) # ( \reg_file|registers[17][23]~DUPLICATE_q\ & ( !\reg_file|registers[29][23]~q\ & ( 
-- (!\sinstruction_IFID[18]~DUPLICATE_q\ & (((!sinstruction_IFID(19))) # (\reg_file|registers[25][23]~q\))) # (\sinstruction_IFID[18]~DUPLICATE_q\ & (((!sinstruction_IFID(19) & \reg_file|registers[21][23]~q\)))) ) ) ) # ( 
-- !\reg_file|registers[17][23]~DUPLICATE_q\ & ( !\reg_file|registers[29][23]~q\ & ( (!\sinstruction_IFID[18]~DUPLICATE_q\ & (\reg_file|registers[25][23]~q\ & (sinstruction_IFID(19)))) # (\sinstruction_IFID[18]~DUPLICATE_q\ & (((!sinstruction_IFID(19) & 
-- \reg_file|registers[21][23]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010010101000101111001000000111010101111010011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IFID[18]~DUPLICATE_q\,
	datab => \reg_file|ALT_INV_registers[25][23]~q\,
	datac => ALT_INV_sinstruction_IFID(19),
	datad => \reg_file|ALT_INV_registers[21][23]~q\,
	datae => \reg_file|ALT_INV_registers[17][23]~DUPLICATE_q\,
	dataf => \reg_file|ALT_INV_registers[29][23]~q\,
	combout => \sreaddata2_IDEX~254_combout\);

-- Location: LABCELL_X70_Y7_N0
\sreaddata2_IDEX~253\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~253_combout\ = ( sinstruction_IFID(18) & ( sinstruction_IFID(19) & ( \reg_file|registers[28][23]~q\ ) ) ) # ( !sinstruction_IFID(18) & ( sinstruction_IFID(19) & ( \reg_file|registers[24][23]~q\ ) ) ) # ( sinstruction_IFID(18) & ( 
-- !sinstruction_IFID(19) & ( \reg_file|registers[20][23]~q\ ) ) ) # ( !sinstruction_IFID(18) & ( !sinstruction_IFID(19) & ( \reg_file|registers[16][23]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[16][23]~q\,
	datab => \reg_file|ALT_INV_registers[24][23]~q\,
	datac => \reg_file|ALT_INV_registers[28][23]~q\,
	datad => \reg_file|ALT_INV_registers[20][23]~q\,
	datae => ALT_INV_sinstruction_IFID(18),
	dataf => ALT_INV_sinstruction_IFID(19),
	combout => \sreaddata2_IDEX~253_combout\);

-- Location: MLABCELL_X65_Y6_N51
\sreaddata2_IDEX~256\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~256_combout\ = ( \reg_file|registers[31][23]~q\ & ( \reg_file|registers[23][23]~q\ & ( ((!sinstruction_IFID(19) & (\reg_file|registers[19][23]~q\)) # (sinstruction_IFID(19) & ((\reg_file|registers[27][23]~q\)))) # (sinstruction_IFID(18)) 
-- ) ) ) # ( !\reg_file|registers[31][23]~q\ & ( \reg_file|registers[23][23]~q\ & ( (!sinstruction_IFID(18) & ((!sinstruction_IFID(19) & (\reg_file|registers[19][23]~q\)) # (sinstruction_IFID(19) & ((\reg_file|registers[27][23]~q\))))) # 
-- (sinstruction_IFID(18) & (((!sinstruction_IFID(19))))) ) ) ) # ( \reg_file|registers[31][23]~q\ & ( !\reg_file|registers[23][23]~q\ & ( (!sinstruction_IFID(18) & ((!sinstruction_IFID(19) & (\reg_file|registers[19][23]~q\)) # (sinstruction_IFID(19) & 
-- ((\reg_file|registers[27][23]~q\))))) # (sinstruction_IFID(18) & (((sinstruction_IFID(19))))) ) ) ) # ( !\reg_file|registers[31][23]~q\ & ( !\reg_file|registers[23][23]~q\ & ( (!sinstruction_IFID(18) & ((!sinstruction_IFID(19) & 
-- (\reg_file|registers[19][23]~q\)) # (sinstruction_IFID(19) & ((\reg_file|registers[27][23]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010001001010010111101110000011110100111010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(18),
	datab => \reg_file|ALT_INV_registers[19][23]~q\,
	datac => ALT_INV_sinstruction_IFID(19),
	datad => \reg_file|ALT_INV_registers[27][23]~q\,
	datae => \reg_file|ALT_INV_registers[31][23]~q\,
	dataf => \reg_file|ALT_INV_registers[23][23]~q\,
	combout => \sreaddata2_IDEX~256_combout\);

-- Location: LABCELL_X60_Y11_N39
\sreaddata2_IDEX~255\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~255_combout\ = ( sinstruction_IFID(19) & ( \sinstruction_IFID[18]~DUPLICATE_q\ & ( \reg_file|registers[30][23]~q\ ) ) ) # ( !sinstruction_IFID(19) & ( \sinstruction_IFID[18]~DUPLICATE_q\ & ( \reg_file|registers[22][23]~q\ ) ) ) # ( 
-- sinstruction_IFID(19) & ( !\sinstruction_IFID[18]~DUPLICATE_q\ & ( \reg_file|registers[26][23]~q\ ) ) ) # ( !sinstruction_IFID(19) & ( !\sinstruction_IFID[18]~DUPLICATE_q\ & ( \reg_file|registers[18][23]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[22][23]~q\,
	datab => \reg_file|ALT_INV_registers[30][23]~q\,
	datac => \reg_file|ALT_INV_registers[26][23]~q\,
	datad => \reg_file|ALT_INV_registers[18][23]~q\,
	datae => ALT_INV_sinstruction_IFID(19),
	dataf => \ALT_INV_sinstruction_IFID[18]~DUPLICATE_q\,
	combout => \sreaddata2_IDEX~255_combout\);

-- Location: LABCELL_X71_Y9_N18
\sreaddata2_IDEX~257\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~257_combout\ = ( \sreaddata2_IDEX~256_combout\ & ( \sreaddata2_IDEX~255_combout\ & ( ((!sinstruction_IFID(16) & ((\sreaddata2_IDEX~253_combout\))) # (sinstruction_IFID(16) & (\sreaddata2_IDEX~254_combout\))) # (sinstruction_IFID(17)) ) ) 
-- ) # ( !\sreaddata2_IDEX~256_combout\ & ( \sreaddata2_IDEX~255_combout\ & ( (!sinstruction_IFID(16) & (((\sreaddata2_IDEX~253_combout\) # (sinstruction_IFID(17))))) # (sinstruction_IFID(16) & (\sreaddata2_IDEX~254_combout\ & (!sinstruction_IFID(17)))) ) ) 
-- ) # ( \sreaddata2_IDEX~256_combout\ & ( !\sreaddata2_IDEX~255_combout\ & ( (!sinstruction_IFID(16) & (((!sinstruction_IFID(17) & \sreaddata2_IDEX~253_combout\)))) # (sinstruction_IFID(16) & (((sinstruction_IFID(17))) # (\sreaddata2_IDEX~254_combout\))) ) 
-- ) ) # ( !\sreaddata2_IDEX~256_combout\ & ( !\sreaddata2_IDEX~255_combout\ & ( (!sinstruction_IFID(17) & ((!sinstruction_IFID(16) & ((\sreaddata2_IDEX~253_combout\))) # (sinstruction_IFID(16) & (\sreaddata2_IDEX~254_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000010110000000101011011010100011010101110100001111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(16),
	datab => \ALT_INV_sreaddata2_IDEX~254_combout\,
	datac => ALT_INV_sinstruction_IFID(17),
	datad => \ALT_INV_sreaddata2_IDEX~253_combout\,
	datae => \ALT_INV_sreaddata2_IDEX~256_combout\,
	dataf => \ALT_INV_sreaddata2_IDEX~255_combout\,
	combout => \sreaddata2_IDEX~257_combout\);

-- Location: LABCELL_X71_Y9_N6
\sreaddata2_IDEX~263\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~263_combout\ = ( \sreaddata2_IDEX~257_combout\ & ( (\sreaddata2_IDEX~262_combout\) # (\sinstruction_IFID[20]~DUPLICATE_q\) ) ) # ( !\sreaddata2_IDEX~257_combout\ & ( (!\sinstruction_IFID[20]~DUPLICATE_q\ & \sreaddata2_IDEX~262_combout\) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_sinstruction_IFID[20]~DUPLICATE_q\,
	datac => \ALT_INV_sreaddata2_IDEX~262_combout\,
	dataf => \ALT_INV_sreaddata2_IDEX~257_combout\,
	combout => \sreaddata2_IDEX~263_combout\);

-- Location: FF_X71_Y9_N7
\sreaddata2_IDEX[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sreaddata2_IDEX~263_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata2_IDEX(23));

-- Location: FF_X71_Y9_N46
\sreaddata2_EXMEM[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => sreaddata2_IDEX(23),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata2_EXMEM(23));

-- Location: FF_X73_Y7_N40
\sreaddata2_EXMEM[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => sreaddata2_IDEX(24),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata2_EXMEM(24));

-- Location: FF_X72_Y6_N52
\sreaddata2_EXMEM[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => sreaddata2_IDEX(25),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata2_EXMEM(25));

-- Location: FF_X67_Y6_N59
\sreaddata2_IDEX[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sreaddata2_IDEX~296_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata2_IDEX(26));

-- Location: FF_X74_Y6_N16
\sreaddata2_EXMEM[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => sreaddata2_IDEX(26),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata2_EXMEM(26));

-- Location: FF_X79_Y9_N7
\sreaddata2_EXMEM[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => sreaddata2_IDEX(27),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata2_EXMEM(27));

-- Location: FF_X65_Y8_N17
\reg_file|registers[1][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[28]~28_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[1][28]~q\);

-- Location: FF_X65_Y8_N7
\reg_file|registers[0][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[28]~28_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[0][28]~q\);

-- Location: FF_X65_Y8_N56
\reg_file|registers[2][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[28]~28_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[2][28]~q\);

-- Location: LABCELL_X61_Y8_N9
\reg_file|registers[3][28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[3][28]~feeder_combout\ = ( \mux_jal|output[28]~28_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[28]~28_combout\,
	combout => \reg_file|registers[3][28]~feeder_combout\);

-- Location: FF_X61_Y8_N10
\reg_file|registers[3][28]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[3][28]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[3][28]~DUPLICATE_q\);

-- Location: MLABCELL_X65_Y8_N57
\sreaddata2_IDEX~314\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~314_combout\ = ( \reg_file|registers[2][28]~q\ & ( \reg_file|registers[3][28]~DUPLICATE_q\ & ( ((!sinstruction_IFID(16) & ((\reg_file|registers[0][28]~q\))) # (sinstruction_IFID(16) & (\reg_file|registers[1][28]~q\))) # 
-- (sinstruction_IFID(17)) ) ) ) # ( !\reg_file|registers[2][28]~q\ & ( \reg_file|registers[3][28]~DUPLICATE_q\ & ( (!sinstruction_IFID(17) & ((!sinstruction_IFID(16) & ((\reg_file|registers[0][28]~q\))) # (sinstruction_IFID(16) & 
-- (\reg_file|registers[1][28]~q\)))) # (sinstruction_IFID(17) & (((sinstruction_IFID(16))))) ) ) ) # ( \reg_file|registers[2][28]~q\ & ( !\reg_file|registers[3][28]~DUPLICATE_q\ & ( (!sinstruction_IFID(17) & ((!sinstruction_IFID(16) & 
-- ((\reg_file|registers[0][28]~q\))) # (sinstruction_IFID(16) & (\reg_file|registers[1][28]~q\)))) # (sinstruction_IFID(17) & (((!sinstruction_IFID(16))))) ) ) ) # ( !\reg_file|registers[2][28]~q\ & ( !\reg_file|registers[3][28]~DUPLICATE_q\ & ( 
-- (!sinstruction_IFID(17) & ((!sinstruction_IFID(16) & ((\reg_file|registers[0][28]~q\))) # (sinstruction_IFID(16) & (\reg_file|registers[1][28]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010010100101111001000000111101001110101011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(17),
	datab => \reg_file|ALT_INV_registers[1][28]~q\,
	datac => ALT_INV_sinstruction_IFID(16),
	datad => \reg_file|ALT_INV_registers[0][28]~q\,
	datae => \reg_file|ALT_INV_registers[2][28]~q\,
	dataf => \reg_file|ALT_INV_registers[3][28]~DUPLICATE_q\,
	combout => \sreaddata2_IDEX~314_combout\);

-- Location: LABCELL_X70_Y8_N42
\reg_file|registers[4][28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[4][28]~feeder_combout\ = ( \mux_jal|output[28]~28_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[28]~28_combout\,
	combout => \reg_file|registers[4][28]~feeder_combout\);

-- Location: FF_X70_Y8_N43
\reg_file|registers[4][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[4][28]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[4][28]~q\);

-- Location: FF_X73_Y11_N10
\reg_file|registers[7][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[28]~28_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[7][28]~q\);

-- Location: FF_X72_Y11_N20
\reg_file|registers[5][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[28]~28_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[5][28]~q\);

-- Location: FF_X70_Y9_N44
\reg_file|registers[6][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[28]~28_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[6][28]~q\);

-- Location: MLABCELL_X72_Y11_N18
\sreaddata2_IDEX~316\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~316_combout\ = ( \reg_file|registers[5][28]~q\ & ( \reg_file|registers[6][28]~q\ & ( (!sinstruction_IFID(17) & (((sinstruction_IFID(16))) # (\reg_file|registers[4][28]~q\))) # (sinstruction_IFID(17) & (((!sinstruction_IFID(16)) # 
-- (\reg_file|registers[7][28]~q\)))) ) ) ) # ( !\reg_file|registers[5][28]~q\ & ( \reg_file|registers[6][28]~q\ & ( (!sinstruction_IFID(17) & (\reg_file|registers[4][28]~q\ & (!sinstruction_IFID(16)))) # (sinstruction_IFID(17) & (((!sinstruction_IFID(16)) # 
-- (\reg_file|registers[7][28]~q\)))) ) ) ) # ( \reg_file|registers[5][28]~q\ & ( !\reg_file|registers[6][28]~q\ & ( (!sinstruction_IFID(17) & (((sinstruction_IFID(16))) # (\reg_file|registers[4][28]~q\))) # (sinstruction_IFID(17) & (((sinstruction_IFID(16) 
-- & \reg_file|registers[7][28]~q\)))) ) ) ) # ( !\reg_file|registers[5][28]~q\ & ( !\reg_file|registers[6][28]~q\ & ( (!sinstruction_IFID(17) & (\reg_file|registers[4][28]~q\ & (!sinstruction_IFID(16)))) # (sinstruction_IFID(17) & (((sinstruction_IFID(16) & 
-- \reg_file|registers[7][28]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100101001010100010111101110000011101010111101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(17),
	datab => \reg_file|ALT_INV_registers[4][28]~q\,
	datac => ALT_INV_sinstruction_IFID(16),
	datad => \reg_file|ALT_INV_registers[7][28]~q\,
	datae => \reg_file|ALT_INV_registers[5][28]~q\,
	dataf => \reg_file|ALT_INV_registers[6][28]~q\,
	combout => \sreaddata2_IDEX~316_combout\);

-- Location: LABCELL_X64_Y9_N51
\reg_file|registers[8][28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[8][28]~feeder_combout\ = ( \mux_jal|output[28]~28_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[28]~28_combout\,
	combout => \reg_file|registers[8][28]~feeder_combout\);

-- Location: FF_X64_Y9_N52
\reg_file|registers[8][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[8][28]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[8][28]~q\);

-- Location: FF_X64_Y7_N32
\reg_file|registers[11][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[28]~28_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[11][28]~q\);

-- Location: FF_X64_Y7_N20
\reg_file|registers[10][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[28]~28_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[10][28]~q\);

-- Location: LABCELL_X64_Y7_N0
\reg_file|registers[9][28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[9][28]~feeder_combout\ = \mux_jal|output[28]~28_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mux_jal|ALT_INV_output[28]~28_combout\,
	combout => \reg_file|registers[9][28]~feeder_combout\);

-- Location: FF_X64_Y7_N2
\reg_file|registers[9][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[9][28]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[9][28]~q\);

-- Location: LABCELL_X64_Y7_N21
\sreaddata2_IDEX~313\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~313_combout\ = ( \reg_file|registers[9][28]~q\ & ( sinstruction_IFID(16) & ( (!sinstruction_IFID(17)) # (\reg_file|registers[11][28]~q\) ) ) ) # ( !\reg_file|registers[9][28]~q\ & ( sinstruction_IFID(16) & ( (sinstruction_IFID(17) & 
-- \reg_file|registers[11][28]~q\) ) ) ) # ( \reg_file|registers[9][28]~q\ & ( !sinstruction_IFID(16) & ( (!sinstruction_IFID(17) & (\reg_file|registers[8][28]~q\)) # (sinstruction_IFID(17) & ((\reg_file|registers[10][28]~q\))) ) ) ) # ( 
-- !\reg_file|registers[9][28]~q\ & ( !sinstruction_IFID(16) & ( (!sinstruction_IFID(17) & (\reg_file|registers[8][28]~q\)) # (sinstruction_IFID(17) & ((\reg_file|registers[10][28]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001110111001000100111011100000101000001011010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(17),
	datab => \reg_file|ALT_INV_registers[8][28]~q\,
	datac => \reg_file|ALT_INV_registers[11][28]~q\,
	datad => \reg_file|ALT_INV_registers[10][28]~q\,
	datae => \reg_file|ALT_INV_registers[9][28]~q\,
	dataf => ALT_INV_sinstruction_IFID(16),
	combout => \sreaddata2_IDEX~313_combout\);

-- Location: LABCELL_X57_Y9_N24
\reg_file|registers[15][28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[15][28]~feeder_combout\ = ( \mux_jal|output[28]~28_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[28]~28_combout\,
	combout => \reg_file|registers[15][28]~feeder_combout\);

-- Location: FF_X57_Y9_N26
\reg_file|registers[15][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[15][28]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[15][28]~q\);

-- Location: LABCELL_X57_Y9_N12
\reg_file|registers[13][28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[13][28]~feeder_combout\ = ( \mux_jal|output[28]~28_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[28]~28_combout\,
	combout => \reg_file|registers[13][28]~feeder_combout\);

-- Location: FF_X57_Y9_N14
\reg_file|registers[13][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[13][28]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[13][28]~q\);

-- Location: LABCELL_X57_Y9_N42
\reg_file|registers[14][28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[14][28]~feeder_combout\ = ( \mux_jal|output[28]~28_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[28]~28_combout\,
	combout => \reg_file|registers[14][28]~feeder_combout\);

-- Location: FF_X57_Y9_N44
\reg_file|registers[14][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[14][28]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[14][28]~q\);

-- Location: FF_X63_Y9_N7
\reg_file|registers[12][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[28]~28_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[12][28]~q\);

-- Location: LABCELL_X57_Y9_N54
\sreaddata2_IDEX~315\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~315_combout\ = ( \reg_file|registers[12][28]~q\ & ( sinstruction_IFID(16) & ( (!sinstruction_IFID(17) & ((\reg_file|registers[13][28]~q\))) # (sinstruction_IFID(17) & (\reg_file|registers[15][28]~q\)) ) ) ) # ( 
-- !\reg_file|registers[12][28]~q\ & ( sinstruction_IFID(16) & ( (!sinstruction_IFID(17) & ((\reg_file|registers[13][28]~q\))) # (sinstruction_IFID(17) & (\reg_file|registers[15][28]~q\)) ) ) ) # ( \reg_file|registers[12][28]~q\ & ( !sinstruction_IFID(16) & 
-- ( (!sinstruction_IFID(17)) # (\reg_file|registers[14][28]~q\) ) ) ) # ( !\reg_file|registers[12][28]~q\ & ( !sinstruction_IFID(16) & ( (sinstruction_IFID(17) & \reg_file|registers[14][28]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111100001111111100110101001101010011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[15][28]~q\,
	datab => \reg_file|ALT_INV_registers[13][28]~q\,
	datac => ALT_INV_sinstruction_IFID(17),
	datad => \reg_file|ALT_INV_registers[14][28]~q\,
	datae => \reg_file|ALT_INV_registers[12][28]~q\,
	dataf => ALT_INV_sinstruction_IFID(16),
	combout => \sreaddata2_IDEX~315_combout\);

-- Location: MLABCELL_X72_Y5_N45
\sreaddata2_IDEX~317\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~317_combout\ = ( \sreaddata2_IDEX~313_combout\ & ( \sreaddata2_IDEX~315_combout\ & ( ((!sinstruction_IFID(18) & (\sreaddata2_IDEX~314_combout\)) # (sinstruction_IFID(18) & ((\sreaddata2_IDEX~316_combout\)))) # (sinstruction_IFID(19)) ) ) 
-- ) # ( !\sreaddata2_IDEX~313_combout\ & ( \sreaddata2_IDEX~315_combout\ & ( (!sinstruction_IFID(18) & (\sreaddata2_IDEX~314_combout\ & (!sinstruction_IFID(19)))) # (sinstruction_IFID(18) & (((\sreaddata2_IDEX~316_combout\) # (sinstruction_IFID(19))))) ) ) 
-- ) # ( \sreaddata2_IDEX~313_combout\ & ( !\sreaddata2_IDEX~315_combout\ & ( (!sinstruction_IFID(18) & (((sinstruction_IFID(19))) # (\sreaddata2_IDEX~314_combout\))) # (sinstruction_IFID(18) & (((!sinstruction_IFID(19) & \sreaddata2_IDEX~316_combout\)))) ) 
-- ) ) # ( !\sreaddata2_IDEX~313_combout\ & ( !\sreaddata2_IDEX~315_combout\ & ( (!sinstruction_IFID(19) & ((!sinstruction_IFID(18) & (\sreaddata2_IDEX~314_combout\)) # (sinstruction_IFID(18) & ((\sreaddata2_IDEX~316_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001010100111101000100101011101010010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(18),
	datab => \ALT_INV_sreaddata2_IDEX~314_combout\,
	datac => ALT_INV_sinstruction_IFID(19),
	datad => \ALT_INV_sreaddata2_IDEX~316_combout\,
	datae => \ALT_INV_sreaddata2_IDEX~313_combout\,
	dataf => \ALT_INV_sreaddata2_IDEX~315_combout\,
	combout => \sreaddata2_IDEX~317_combout\);

-- Location: FF_X70_Y5_N14
\reg_file|registers[24][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[28]~28_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[24][28]~q\);

-- Location: FF_X72_Y8_N5
\reg_file|registers[16][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[28]~28_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[16][28]~q\);

-- Location: FF_X67_Y7_N59
\reg_file|registers[28][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[28]~28_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[28][28]~q\);

-- Location: FF_X71_Y10_N56
\reg_file|registers[20][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[28]~28_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[20][28]~q\);

-- Location: MLABCELL_X72_Y8_N24
\sreaddata2_IDEX~308\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~308_combout\ = ( sinstruction_IFID(19) & ( \reg_file|registers[20][28]~q\ & ( (!\sinstruction_IFID[18]~DUPLICATE_q\ & (\reg_file|registers[24][28]~q\)) # (\sinstruction_IFID[18]~DUPLICATE_q\ & ((\reg_file|registers[28][28]~q\))) ) ) ) # ( 
-- !sinstruction_IFID(19) & ( \reg_file|registers[20][28]~q\ & ( (\reg_file|registers[16][28]~q\) # (\sinstruction_IFID[18]~DUPLICATE_q\) ) ) ) # ( sinstruction_IFID(19) & ( !\reg_file|registers[20][28]~q\ & ( (!\sinstruction_IFID[18]~DUPLICATE_q\ & 
-- (\reg_file|registers[24][28]~q\)) # (\sinstruction_IFID[18]~DUPLICATE_q\ & ((\reg_file|registers[28][28]~q\))) ) ) ) # ( !sinstruction_IFID(19) & ( !\reg_file|registers[20][28]~q\ & ( (!\sinstruction_IFID[18]~DUPLICATE_q\ & \reg_file|registers[16][28]~q\) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010001000100111011101011111010111110010001001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IFID[18]~DUPLICATE_q\,
	datab => \reg_file|ALT_INV_registers[24][28]~q\,
	datac => \reg_file|ALT_INV_registers[16][28]~q\,
	datad => \reg_file|ALT_INV_registers[28][28]~q\,
	datae => ALT_INV_sinstruction_IFID(19),
	dataf => \reg_file|ALT_INV_registers[20][28]~q\,
	combout => \sreaddata2_IDEX~308_combout\);

-- Location: FF_X70_Y10_N14
\reg_file|registers[29][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[28]~28_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[29][28]~q\);

-- Location: FF_X70_Y10_N55
\reg_file|registers[21][28]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[28]~28_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[21][28]~DUPLICATE_q\);

-- Location: FF_X71_Y12_N25
\reg_file|registers[17][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[28]~28_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[17][28]~q\);

-- Location: FF_X67_Y8_N46
\reg_file|registers[25][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[28]~28_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[25][28]~q\);

-- Location: LABCELL_X71_Y12_N24
\sreaddata2_IDEX~309\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~309_combout\ = ( \reg_file|registers[17][28]~q\ & ( \reg_file|registers[25][28]~q\ & ( (!\sinstruction_IFID[18]~DUPLICATE_q\) # ((!sinstruction_IFID(19) & ((\reg_file|registers[21][28]~DUPLICATE_q\))) # (sinstruction_IFID(19) & 
-- (\reg_file|registers[29][28]~q\))) ) ) ) # ( !\reg_file|registers[17][28]~q\ & ( \reg_file|registers[25][28]~q\ & ( (!\sinstruction_IFID[18]~DUPLICATE_q\ & (((sinstruction_IFID(19))))) # (\sinstruction_IFID[18]~DUPLICATE_q\ & ((!sinstruction_IFID(19) & 
-- ((\reg_file|registers[21][28]~DUPLICATE_q\))) # (sinstruction_IFID(19) & (\reg_file|registers[29][28]~q\)))) ) ) ) # ( \reg_file|registers[17][28]~q\ & ( !\reg_file|registers[25][28]~q\ & ( (!\sinstruction_IFID[18]~DUPLICATE_q\ & 
-- (((!sinstruction_IFID(19))))) # (\sinstruction_IFID[18]~DUPLICATE_q\ & ((!sinstruction_IFID(19) & ((\reg_file|registers[21][28]~DUPLICATE_q\))) # (sinstruction_IFID(19) & (\reg_file|registers[29][28]~q\)))) ) ) ) # ( !\reg_file|registers[17][28]~q\ & ( 
-- !\reg_file|registers[25][28]~q\ & ( (\sinstruction_IFID[18]~DUPLICATE_q\ & ((!sinstruction_IFID(19) & ((\reg_file|registers[21][28]~DUPLICATE_q\))) # (sinstruction_IFID(19) & (\reg_file|registers[29][28]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100010001101011110001000100000101101110111010111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IFID[18]~DUPLICATE_q\,
	datab => \reg_file|ALT_INV_registers[29][28]~q\,
	datac => \reg_file|ALT_INV_registers[21][28]~DUPLICATE_q\,
	datad => ALT_INV_sinstruction_IFID(19),
	datae => \reg_file|ALT_INV_registers[17][28]~q\,
	dataf => \reg_file|ALT_INV_registers[25][28]~q\,
	combout => \sreaddata2_IDEX~309_combout\);

-- Location: FF_X59_Y7_N55
\reg_file|registers[31][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[28]~28_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[31][28]~q\);

-- Location: LABCELL_X57_Y7_N30
\reg_file|registers[19][28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[19][28]~feeder_combout\ = ( \mux_jal|output[28]~28_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[28]~28_combout\,
	combout => \reg_file|registers[19][28]~feeder_combout\);

-- Location: FF_X57_Y7_N31
\reg_file|registers[19][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[19][28]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[19][28]~q\);

-- Location: FF_X59_Y7_N5
\reg_file|registers[27][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[28]~28_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[27][28]~q\);

-- Location: FF_X59_Y9_N25
\reg_file|registers[23][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[28]~28_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[23][28]~q\);

-- Location: MLABCELL_X59_Y7_N12
\sreaddata2_IDEX~311\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~311_combout\ = ( \reg_file|registers[27][28]~q\ & ( \reg_file|registers[23][28]~q\ & ( (!sinstruction_IFID(19) & (((sinstruction_IFID(18)) # (\reg_file|registers[19][28]~q\)))) # (sinstruction_IFID(19) & (((!sinstruction_IFID(18))) # 
-- (\reg_file|registers[31][28]~q\))) ) ) ) # ( !\reg_file|registers[27][28]~q\ & ( \reg_file|registers[23][28]~q\ & ( (!sinstruction_IFID(19) & (((sinstruction_IFID(18)) # (\reg_file|registers[19][28]~q\)))) # (sinstruction_IFID(19) & 
-- (\reg_file|registers[31][28]~q\ & ((sinstruction_IFID(18))))) ) ) ) # ( \reg_file|registers[27][28]~q\ & ( !\reg_file|registers[23][28]~q\ & ( (!sinstruction_IFID(19) & (((\reg_file|registers[19][28]~q\ & !sinstruction_IFID(18))))) # 
-- (sinstruction_IFID(19) & (((!sinstruction_IFID(18))) # (\reg_file|registers[31][28]~q\))) ) ) ) # ( !\reg_file|registers[27][28]~q\ & ( !\reg_file|registers[23][28]~q\ & ( (!sinstruction_IFID(19) & (((\reg_file|registers[19][28]~q\ & 
-- !sinstruction_IFID(18))))) # (sinstruction_IFID(19) & (\reg_file|registers[31][28]~q\ & ((sinstruction_IFID(18))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000010001010111110001000100001010101110110101111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(19),
	datab => \reg_file|ALT_INV_registers[31][28]~q\,
	datac => \reg_file|ALT_INV_registers[19][28]~q\,
	datad => ALT_INV_sinstruction_IFID(18),
	datae => \reg_file|ALT_INV_registers[27][28]~q\,
	dataf => \reg_file|ALT_INV_registers[23][28]~q\,
	combout => \sreaddata2_IDEX~311_combout\);

-- Location: FF_X71_Y10_N26
\reg_file|registers[30][28]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[28]~28_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[30][28]~DUPLICATE_q\);

-- Location: LABCELL_X68_Y9_N15
\reg_file|registers[18][28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[18][28]~feeder_combout\ = ( \mux_jal|output[28]~28_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[28]~28_combout\,
	combout => \reg_file|registers[18][28]~feeder_combout\);

-- Location: FF_X68_Y9_N16
\reg_file|registers[18][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[18][28]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[18][28]~q\);

-- Location: LABCELL_X62_Y6_N54
\reg_file|registers[26][28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[26][28]~feeder_combout\ = ( \mux_jal|output[28]~28_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[28]~28_combout\,
	combout => \reg_file|registers[26][28]~feeder_combout\);

-- Location: FF_X62_Y6_N55
\reg_file|registers[26][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[26][28]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[26][28]~q\);

-- Location: LABCELL_X67_Y11_N57
\reg_file|registers[22][28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[22][28]~feeder_combout\ = ( \mux_jal|output[28]~28_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[28]~28_combout\,
	combout => \reg_file|registers[22][28]~feeder_combout\);

-- Location: FF_X67_Y11_N58
\reg_file|registers[22][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[22][28]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[22][28]~q\);

-- Location: LABCELL_X62_Y6_N24
\sreaddata2_IDEX~310\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~310_combout\ = ( \reg_file|registers[26][28]~q\ & ( \reg_file|registers[22][28]~q\ & ( (!sinstruction_IFID(19) & (((\reg_file|registers[18][28]~q\)) # (sinstruction_IFID(18)))) # (sinstruction_IFID(19) & ((!sinstruction_IFID(18)) # 
-- ((\reg_file|registers[30][28]~DUPLICATE_q\)))) ) ) ) # ( !\reg_file|registers[26][28]~q\ & ( \reg_file|registers[22][28]~q\ & ( (!sinstruction_IFID(19) & (((\reg_file|registers[18][28]~q\)) # (sinstruction_IFID(18)))) # (sinstruction_IFID(19) & 
-- (sinstruction_IFID(18) & (\reg_file|registers[30][28]~DUPLICATE_q\))) ) ) ) # ( \reg_file|registers[26][28]~q\ & ( !\reg_file|registers[22][28]~q\ & ( (!sinstruction_IFID(19) & (!sinstruction_IFID(18) & ((\reg_file|registers[18][28]~q\)))) # 
-- (sinstruction_IFID(19) & ((!sinstruction_IFID(18)) # ((\reg_file|registers[30][28]~DUPLICATE_q\)))) ) ) ) # ( !\reg_file|registers[26][28]~q\ & ( !\reg_file|registers[22][28]~q\ & ( (!sinstruction_IFID(19) & (!sinstruction_IFID(18) & 
-- ((\reg_file|registers[18][28]~q\)))) # (sinstruction_IFID(19) & (sinstruction_IFID(18) & (\reg_file|registers[30][28]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001010001011100110100100011101010110110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(19),
	datab => ALT_INV_sinstruction_IFID(18),
	datac => \reg_file|ALT_INV_registers[30][28]~DUPLICATE_q\,
	datad => \reg_file|ALT_INV_registers[18][28]~q\,
	datae => \reg_file|ALT_INV_registers[26][28]~q\,
	dataf => \reg_file|ALT_INV_registers[22][28]~q\,
	combout => \sreaddata2_IDEX~310_combout\);

-- Location: MLABCELL_X72_Y5_N51
\sreaddata2_IDEX~312\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~312_combout\ = ( \sreaddata2_IDEX~311_combout\ & ( \sreaddata2_IDEX~310_combout\ & ( ((!sinstruction_IFID(16) & (\sreaddata2_IDEX~308_combout\)) # (sinstruction_IFID(16) & ((\sreaddata2_IDEX~309_combout\)))) # (sinstruction_IFID(17)) ) ) 
-- ) # ( !\sreaddata2_IDEX~311_combout\ & ( \sreaddata2_IDEX~310_combout\ & ( (!sinstruction_IFID(17) & ((!sinstruction_IFID(16) & (\sreaddata2_IDEX~308_combout\)) # (sinstruction_IFID(16) & ((\sreaddata2_IDEX~309_combout\))))) # (sinstruction_IFID(17) & 
-- (((!sinstruction_IFID(16))))) ) ) ) # ( \sreaddata2_IDEX~311_combout\ & ( !\sreaddata2_IDEX~310_combout\ & ( (!sinstruction_IFID(17) & ((!sinstruction_IFID(16) & (\sreaddata2_IDEX~308_combout\)) # (sinstruction_IFID(16) & 
-- ((\sreaddata2_IDEX~309_combout\))))) # (sinstruction_IFID(17) & (((sinstruction_IFID(16))))) ) ) ) # ( !\sreaddata2_IDEX~311_combout\ & ( !\sreaddata2_IDEX~310_combout\ & ( (!sinstruction_IFID(17) & ((!sinstruction_IFID(16) & 
-- (\sreaddata2_IDEX~308_combout\)) # (sinstruction_IFID(16) & ((\sreaddata2_IDEX~309_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000001010001000100101111101110111000010100111011101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(17),
	datab => \ALT_INV_sreaddata2_IDEX~308_combout\,
	datac => \ALT_INV_sreaddata2_IDEX~309_combout\,
	datad => ALT_INV_sinstruction_IFID(16),
	datae => \ALT_INV_sreaddata2_IDEX~311_combout\,
	dataf => \ALT_INV_sreaddata2_IDEX~310_combout\,
	combout => \sreaddata2_IDEX~312_combout\);

-- Location: MLABCELL_X72_Y5_N57
\sreaddata2_IDEX~318\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~318_combout\ = ( \sreaddata2_IDEX~317_combout\ & ( \sreaddata2_IDEX~312_combout\ ) ) # ( !\sreaddata2_IDEX~317_combout\ & ( \sreaddata2_IDEX~312_combout\ & ( \sinstruction_IFID[20]~DUPLICATE_q\ ) ) ) # ( \sreaddata2_IDEX~317_combout\ & ( 
-- !\sreaddata2_IDEX~312_combout\ & ( !\sinstruction_IFID[20]~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101001010101010101011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IFID[20]~DUPLICATE_q\,
	datae => \ALT_INV_sreaddata2_IDEX~317_combout\,
	dataf => \ALT_INV_sreaddata2_IDEX~312_combout\,
	combout => \sreaddata2_IDEX~318_combout\);

-- Location: FF_X72_Y5_N58
\sreaddata2_IDEX[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sreaddata2_IDEX~318_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata2_IDEX(28));

-- Location: FF_X73_Y5_N53
\sreaddata2_EXMEM[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => sreaddata2_IDEX(28),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata2_EXMEM(28));

-- Location: FF_X72_Y8_N41
\sreaddata2_EXMEM[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => sreaddata2_IDEX(29),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata2_EXMEM(29));

-- Location: FF_X72_Y5_N35
\sreaddata2_EXMEM[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => sreaddata2_IDEX(30),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata2_EXMEM(30));

-- Location: FF_X72_Y10_N23
\salumainresult_MEMWB[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => salumainresult_EXMEM(31),
	sclr => \process_8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => salumainresult_MEMWB(31));

-- Location: LABCELL_X79_Y11_N42
\alu_branch|Add0~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_branch|Add0~97_sumout\ = SUM(( \sinstruction_IDEX[15]~DUPLICATE_q\ ) + ( spc_IDEX(26) ) + ( \alu_branch|Add0~94\ ))
-- \alu_branch|Add0~98\ = CARRY(( \sinstruction_IDEX[15]~DUPLICATE_q\ ) + ( spc_IDEX(26) ) + ( \alu_branch|Add0~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IDEX[15]~DUPLICATE_q\,
	datac => ALT_INV_spc_IDEX(26),
	cin => \alu_branch|Add0~94\,
	sumout => \alu_branch|Add0~97_sumout\,
	cout => \alu_branch|Add0~98\);

-- Location: LABCELL_X79_Y11_N45
\alu_branch|Add0~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_branch|Add0~101_sumout\ = SUM(( spc_IDEX(27) ) + ( GND ) + ( \alu_branch|Add0~98\ ))
-- \alu_branch|Add0~102\ = CARRY(( spc_IDEX(27) ) + ( GND ) + ( \alu_branch|Add0~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_spc_IDEX(27),
	cin => \alu_branch|Add0~98\,
	sumout => \alu_branch|Add0~101_sumout\,
	cout => \alu_branch|Add0~102\);

-- Location: FF_X79_Y11_N46
\smux_branch_input1_EXMEM[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \alu_branch|Add0~101_sumout\,
	ena => \ALT_INV_reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => smux_branch_input1_EXMEM(27));

-- Location: FF_X79_Y13_N26
\sinstruction_EXMEM[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => sinstruction_IDEX(25),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_EXMEM(25));

-- Location: LABCELL_X79_Y13_N24
\mux_pc|output[27]~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_pc|output[27]~53_combout\ = ( sinstruction_EXMEM(25) & ( \sbeq_EXMEM~DUPLICATE_q\ & ( ((smux_branch_input1_EXMEM(27) & ((\salu_zero_EXMEM~q\) # (\sbne_EXMEM~q\)))) # (\sjump_EXMEM~q\) ) ) ) # ( !sinstruction_EXMEM(25) & ( \sbeq_EXMEM~DUPLICATE_q\ & ( 
-- (smux_branch_input1_EXMEM(27) & (!\sjump_EXMEM~q\ & ((\salu_zero_EXMEM~q\) # (\sbne_EXMEM~q\)))) ) ) ) # ( sinstruction_EXMEM(25) & ( !\sbeq_EXMEM~DUPLICATE_q\ & ( ((\sbne_EXMEM~q\ & (smux_branch_input1_EXMEM(27) & !\salu_zero_EXMEM~q\))) # 
-- (\sjump_EXMEM~q\) ) ) ) # ( !sinstruction_EXMEM(25) & ( !\sbeq_EXMEM~DUPLICATE_q\ & ( (\sbne_EXMEM~q\ & (smux_branch_input1_EXMEM(27) & (!\sjump_EXMEM~q\ & !\salu_zero_EXMEM~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000000000000111110000111100010000001100000001111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sbne_EXMEM~q\,
	datab => ALT_INV_smux_branch_input1_EXMEM(27),
	datac => \ALT_INV_sjump_EXMEM~q\,
	datad => \ALT_INV_salu_zero_EXMEM~q\,
	datae => ALT_INV_sinstruction_EXMEM(25),
	dataf => \ALT_INV_sbeq_EXMEM~DUPLICATE_q\,
	combout => \mux_pc|output[27]~53_combout\);

-- Location: LABCELL_X80_Y13_N21
\sreaddata1_EXMEM[27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_EXMEM[27]~feeder_combout\ = ( sreaddata1_IDEX(27) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_sreaddata1_IDEX(27),
	combout => \sreaddata1_EXMEM[27]~feeder_combout\);

-- Location: FF_X80_Y13_N22
\sreaddata1_EXMEM[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sreaddata1_EXMEM[27]~feeder_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata1_EXMEM(27));

-- Location: LABCELL_X80_Y13_N45
\mux_pc|output[27]~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_pc|output[27]~54_combout\ = ( \Add0~101_sumout\ & ( sreaddata1_EXMEM(27) & ( ((!\reset_stages~combout\) # (\mux_pc|output[27]~53_combout\)) # (\sjr_EXMEM~q\) ) ) ) # ( !\Add0~101_sumout\ & ( sreaddata1_EXMEM(27) & ( (\mux_pc|output[27]~53_combout\) # 
-- (\sjr_EXMEM~q\) ) ) ) # ( \Add0~101_sumout\ & ( !sreaddata1_EXMEM(27) & ( (!\reset_stages~combout\) # ((!\sjr_EXMEM~q\ & \mux_pc|output[27]~53_combout\)) ) ) ) # ( !\Add0~101_sumout\ & ( !sreaddata1_EXMEM(27) & ( (!\sjr_EXMEM~q\ & 
-- \mux_pc|output[27]~53_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010110011101100111001011111010111111101111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sjr_EXMEM~q\,
	datab => \ALT_INV_reset_stages~combout\,
	datac => \mux_pc|ALT_INV_output[27]~53_combout\,
	datae => \ALT_INV_Add0~101_sumout\,
	dataf => ALT_INV_sreaddata1_EXMEM(27),
	combout => \mux_pc|output[27]~54_combout\);

-- Location: FF_X80_Y13_N47
\pc_mips|pc_output[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \mux_pc|output[27]~54_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc_mips|pc_output\(27));

-- Location: FF_X70_Y7_N13
\sreaddata1_EXMEM[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \sreaddata1_IDEX[23]~DUPLICATE_q\,
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata1_EXMEM(23));

-- Location: MLABCELL_X82_Y12_N51
\Add0~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~69_sumout\ = SUM(( \pc_mips|pc_output\(19) ) + ( GND ) + ( \Add0~66\ ))
-- \Add0~70\ = CARRY(( \pc_mips|pc_output\(19) ) + ( GND ) + ( \Add0~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \pc_mips|ALT_INV_pc_output\(19),
	cin => \Add0~66\,
	sumout => \Add0~69_sumout\,
	cout => \Add0~70\);

-- Location: MLABCELL_X82_Y12_N54
\Add0~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~73_sumout\ = SUM(( \pc_mips|pc_output\(20) ) + ( GND ) + ( \Add0~70\ ))
-- \Add0~74\ = CARRY(( \pc_mips|pc_output\(20) ) + ( GND ) + ( \Add0~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \pc_mips|ALT_INV_pc_output\(20),
	cin => \Add0~70\,
	sumout => \Add0~73_sumout\,
	cout => \Add0~74\);

-- Location: MLABCELL_X82_Y12_N57
\Add0~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~77_sumout\ = SUM(( \pc_mips|pc_output\(21) ) + ( GND ) + ( \Add0~74\ ))
-- \Add0~78\ = CARRY(( \pc_mips|pc_output\(21) ) + ( GND ) + ( \Add0~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \pc_mips|ALT_INV_pc_output\(21),
	cin => \Add0~74\,
	sumout => \Add0~77_sumout\,
	cout => \Add0~78\);

-- Location: FF_X82_Y12_N58
\spc_IFID[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \Add0~77_sumout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_IFID(21));

-- Location: FF_X75_Y10_N49
\spc_IDEX[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_IFID(21),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_IDEX(21));

-- Location: LABCELL_X79_Y12_N54
\alu_branch|Add0~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_branch|Add0~73_sumout\ = SUM(( spc_IDEX(20) ) + ( GND ) + ( \alu_branch|Add0~70\ ))
-- \alu_branch|Add0~74\ = CARRY(( spc_IDEX(20) ) + ( GND ) + ( \alu_branch|Add0~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_spc_IDEX(20),
	cin => \alu_branch|Add0~70\,
	sumout => \alu_branch|Add0~73_sumout\,
	cout => \alu_branch|Add0~74\);

-- Location: LABCELL_X79_Y12_N57
\alu_branch|Add0~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_branch|Add0~77_sumout\ = SUM(( spc_IDEX(21) ) + ( GND ) + ( \alu_branch|Add0~74\ ))
-- \alu_branch|Add0~78\ = CARRY(( spc_IDEX(21) ) + ( GND ) + ( \alu_branch|Add0~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_spc_IDEX(21),
	cin => \alu_branch|Add0~74\,
	sumout => \alu_branch|Add0~77_sumout\,
	cout => \alu_branch|Add0~78\);

-- Location: FF_X79_Y12_N58
\smux_branch_input1_EXMEM[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \alu_branch|Add0~77_sumout\,
	ena => \ALT_INV_reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => smux_branch_input1_EXMEM(21));

-- Location: FF_X80_Y12_N14
\sinstruction_EXMEM[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \sinstruction_IDEX[19]~DUPLICATE_q\,
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_EXMEM(19));

-- Location: LABCELL_X80_Y12_N12
\mux_pc|output[21]~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_pc|output[21]~41_combout\ = ( sinstruction_EXMEM(19) & ( \sbeq_EXMEM~DUPLICATE_q\ & ( ((smux_branch_input1_EXMEM(21) & ((\sbne_EXMEM~q\) # (\salu_zero_EXMEM~q\)))) # (\sjump_EXMEM~q\) ) ) ) # ( !sinstruction_EXMEM(19) & ( \sbeq_EXMEM~DUPLICATE_q\ & ( 
-- (!\sjump_EXMEM~q\ & (smux_branch_input1_EXMEM(21) & ((\sbne_EXMEM~q\) # (\salu_zero_EXMEM~q\)))) ) ) ) # ( sinstruction_EXMEM(19) & ( !\sbeq_EXMEM~DUPLICATE_q\ & ( ((smux_branch_input1_EXMEM(21) & (!\salu_zero_EXMEM~q\ & \sbne_EXMEM~q\))) # 
-- (\sjump_EXMEM~q\) ) ) ) # ( !sinstruction_EXMEM(19) & ( !\sbeq_EXMEM~DUPLICATE_q\ & ( (!\sjump_EXMEM~q\ & (smux_branch_input1_EXMEM(21) & (!\salu_zero_EXMEM~q\ & \sbne_EXMEM~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100000010101010111010100000010001000100101011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sjump_EXMEM~q\,
	datab => ALT_INV_smux_branch_input1_EXMEM(21),
	datac => \ALT_INV_salu_zero_EXMEM~q\,
	datad => \ALT_INV_sbne_EXMEM~q\,
	datae => ALT_INV_sinstruction_EXMEM(19),
	dataf => \ALT_INV_sbeq_EXMEM~DUPLICATE_q\,
	combout => \mux_pc|output[21]~41_combout\);

-- Location: FF_X73_Y10_N46
\sreaddata1_EXMEM[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => sreaddata1_IDEX(21),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata1_EXMEM(21));

-- Location: LABCELL_X81_Y12_N33
\mux_pc|output[21]~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_pc|output[21]~42_combout\ = ( sreaddata1_EXMEM(21) & ( (((!\reset_stages~combout\ & \Add0~77_sumout\)) # (\mux_pc|output[21]~41_combout\)) # (\sjr_EXMEM~q\) ) ) # ( !sreaddata1_EXMEM(21) & ( (!\reset_stages~combout\ & (((!\sjr_EXMEM~q\ & 
-- \mux_pc|output[21]~41_combout\)) # (\Add0~77_sumout\))) # (\reset_stages~combout\ & (!\sjr_EXMEM~q\ & (\mux_pc|output[21]~41_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110010101110000011001010111000111111101111110011111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reset_stages~combout\,
	datab => \ALT_INV_sjr_EXMEM~q\,
	datac => \mux_pc|ALT_INV_output[21]~41_combout\,
	datad => \ALT_INV_Add0~77_sumout\,
	dataf => ALT_INV_sreaddata1_EXMEM(21),
	combout => \mux_pc|output[21]~42_combout\);

-- Location: FF_X81_Y12_N34
\pc_mips|pc_output[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \mux_pc|output[21]~42_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc_mips|pc_output\(21));

-- Location: MLABCELL_X82_Y11_N0
\Add0~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~81_sumout\ = SUM(( !\pc_mips|pc_output\(22) ) + ( GND ) + ( \Add0~78\ ))
-- \Add0~82\ = CARRY(( !\pc_mips|pc_output\(22) ) + ( GND ) + ( \Add0~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \pc_mips|ALT_INV_pc_output\(22),
	cin => \Add0~78\,
	sumout => \Add0~81_sumout\,
	cout => \Add0~82\);

-- Location: FF_X79_Y11_N5
\spc_IFID[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \Add0~81_sumout\,
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_IFID(22));

-- Location: FF_X79_Y11_N29
\spc_IDEX[22]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_IFID(22),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spc_IDEX[22]~DUPLICATE_q\);

-- Location: LABCELL_X79_Y11_N30
\alu_branch|Add0~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_branch|Add0~81_sumout\ = SUM(( \sinstruction_IDEX[15]~DUPLICATE_q\ ) + ( \spc_IDEX[22]~DUPLICATE_q\ ) + ( \alu_branch|Add0~78\ ))
-- \alu_branch|Add0~82\ = CARRY(( \sinstruction_IDEX[15]~DUPLICATE_q\ ) + ( \spc_IDEX[22]~DUPLICATE_q\ ) + ( \alu_branch|Add0~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IDEX[15]~DUPLICATE_q\,
	datac => \ALT_INV_spc_IDEX[22]~DUPLICATE_q\,
	cin => \alu_branch|Add0~78\,
	sumout => \alu_branch|Add0~81_sumout\,
	cout => \alu_branch|Add0~82\);

-- Location: FF_X79_Y11_N32
\smux_branch_input1_EXMEM[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \alu_branch|Add0~81_sumout\,
	ena => \ALT_INV_reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => smux_branch_input1_EXMEM(22));

-- Location: FF_X72_Y9_N35
\sinstruction_EXMEM[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => sinstruction_IDEX(20),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_EXMEM(20));

-- Location: LABCELL_X79_Y11_N3
\mux_pc|output[22]~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_pc|output[22]~43_combout\ = ( \sjump_EXMEM~q\ & ( sinstruction_EXMEM(20) ) ) # ( !\sjump_EXMEM~q\ & ( sinstruction_EXMEM(20) & ( (smux_branch_input1_EXMEM(22) & ((!\salu_zero_EXMEM~q\ & (\sbne_EXMEM~q\)) # (\salu_zero_EXMEM~q\ & 
-- ((\sbeq_EXMEM~DUPLICATE_q\))))) ) ) ) # ( !\sjump_EXMEM~q\ & ( !sinstruction_EXMEM(20) & ( (smux_branch_input1_EXMEM(22) & ((!\salu_zero_EXMEM~q\ & (\sbne_EXMEM~q\)) # (\salu_zero_EXMEM~q\ & ((\sbeq_EXMEM~DUPLICATE_q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000011000000000000000000000101000000111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sbne_EXMEM~q\,
	datab => \ALT_INV_sbeq_EXMEM~DUPLICATE_q\,
	datac => ALT_INV_smux_branch_input1_EXMEM(22),
	datad => \ALT_INV_salu_zero_EXMEM~q\,
	datae => \ALT_INV_sjump_EXMEM~q\,
	dataf => ALT_INV_sinstruction_EXMEM(20),
	combout => \mux_pc|output[22]~43_combout\);

-- Location: FF_X77_Y11_N26
\sreaddata1_EXMEM[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => sreaddata1_IDEX(22),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata1_EXMEM(22));

-- Location: LABCELL_X77_Y11_N24
\mux_pc|output[22]~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_pc|output[22]~44_combout\ = ( sreaddata1_EXMEM(22) & ( \Add0~81_sumout\ & ( ((!\reset_stages~combout\) # (\sjr_EXMEM~q\)) # (\mux_pc|output[22]~43_combout\) ) ) ) # ( !sreaddata1_EXMEM(22) & ( \Add0~81_sumout\ & ( (!\reset_stages~combout\) # 
-- ((\mux_pc|output[22]~43_combout\ & !\sjr_EXMEM~q\)) ) ) ) # ( sreaddata1_EXMEM(22) & ( !\Add0~81_sumout\ & ( (\sjr_EXMEM~q\) # (\mux_pc|output[22]~43_combout\) ) ) ) # ( !sreaddata1_EXMEM(22) & ( !\Add0~81_sumout\ & ( (\mux_pc|output[22]~43_combout\ & 
-- !\sjr_EXMEM~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100011101110111011111110100111101001111011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_pc|ALT_INV_output[22]~43_combout\,
	datab => \ALT_INV_sjr_EXMEM~q\,
	datac => \ALT_INV_reset_stages~combout\,
	datae => ALT_INV_sreaddata1_EXMEM(22),
	dataf => \ALT_INV_Add0~81_sumout\,
	combout => \mux_pc|output[22]~44_combout\);

-- Location: LABCELL_X77_Y11_N12
\pc_mips|pc_output[22]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \pc_mips|pc_output[22]~0_combout\ = ( !\mux_pc|output[22]~44_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_pc|ALT_INV_output[22]~44_combout\,
	combout => \pc_mips|pc_output[22]~0_combout\);

-- Location: FF_X77_Y11_N13
\pc_mips|pc_output[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \pc_mips|pc_output[22]~0_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc_mips|pc_output\(22));

-- Location: MLABCELL_X82_Y11_N3
\Add0~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~85_sumout\ = SUM(( \pc_mips|pc_output\(23) ) + ( GND ) + ( \Add0~82\ ))
-- \Add0~86\ = CARRY(( \pc_mips|pc_output\(23) ) + ( GND ) + ( \Add0~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \pc_mips|ALT_INV_pc_output\(23),
	cin => \Add0~82\,
	sumout => \Add0~85_sumout\,
	cout => \Add0~86\);

-- Location: FF_X82_Y11_N5
\spc_IFID[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \Add0~85_sumout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_IFID(23));

-- Location: MLABCELL_X78_Y10_N9
\spc_IDEX[23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \spc_IDEX[23]~feeder_combout\ = ( spc_IFID(23) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_spc_IFID(23),
	combout => \spc_IDEX[23]~feeder_combout\);

-- Location: FF_X78_Y10_N10
\spc_IDEX[23]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \spc_IDEX[23]~feeder_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spc_IDEX[23]~DUPLICATE_q\);

-- Location: LABCELL_X79_Y11_N33
\alu_branch|Add0~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_branch|Add0~85_sumout\ = SUM(( \spc_IDEX[23]~DUPLICATE_q\ ) + ( GND ) + ( \alu_branch|Add0~82\ ))
-- \alu_branch|Add0~86\ = CARRY(( \spc_IDEX[23]~DUPLICATE_q\ ) + ( GND ) + ( \alu_branch|Add0~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_spc_IDEX[23]~DUPLICATE_q\,
	cin => \alu_branch|Add0~82\,
	sumout => \alu_branch|Add0~85_sumout\,
	cout => \alu_branch|Add0~86\);

-- Location: FF_X79_Y11_N34
\smux_branch_input1_EXMEM[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \alu_branch|Add0~85_sumout\,
	ena => \ALT_INV_reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => smux_branch_input1_EXMEM(23));

-- Location: FF_X80_Y11_N37
\sinstruction_EXMEM[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => sinstruction_IDEX(21),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_EXMEM(21));

-- Location: LABCELL_X80_Y11_N36
\mux_pc|output[23]~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_pc|output[23]~45_combout\ = ( sinstruction_EXMEM(21) & ( \sjump_EXMEM~q\ ) ) # ( sinstruction_EXMEM(21) & ( !\sjump_EXMEM~q\ & ( (smux_branch_input1_EXMEM(23) & ((!\salu_zero_EXMEM~q\ & (\sbne_EXMEM~q\)) # (\salu_zero_EXMEM~q\ & 
-- ((\sbeq_EXMEM~DUPLICATE_q\))))) ) ) ) # ( !sinstruction_EXMEM(21) & ( !\sjump_EXMEM~q\ & ( (smux_branch_input1_EXMEM(23) & ((!\salu_zero_EXMEM~q\ & (\sbne_EXMEM~q\)) # (\salu_zero_EXMEM~q\ & ((\sbeq_EXMEM~DUPLICATE_q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100111000000000010011100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_salu_zero_EXMEM~q\,
	datab => \ALT_INV_sbne_EXMEM~q\,
	datac => \ALT_INV_sbeq_EXMEM~DUPLICATE_q\,
	datad => ALT_INV_smux_branch_input1_EXMEM(23),
	datae => ALT_INV_sinstruction_EXMEM(21),
	dataf => \ALT_INV_sjump_EXMEM~q\,
	combout => \mux_pc|output[23]~45_combout\);

-- Location: MLABCELL_X82_Y11_N51
\mux_pc|output[23]~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_pc|output[23]~46_combout\ = ( \Add0~85_sumout\ & ( \mux_pc|output[23]~45_combout\ & ( (!\sjr_EXMEM~q\) # ((!\reset_stages~combout\) # (sreaddata1_EXMEM(23))) ) ) ) # ( !\Add0~85_sumout\ & ( \mux_pc|output[23]~45_combout\ & ( (!\sjr_EXMEM~q\) # 
-- (sreaddata1_EXMEM(23)) ) ) ) # ( \Add0~85_sumout\ & ( !\mux_pc|output[23]~45_combout\ & ( (!\reset_stages~combout\) # ((\sjr_EXMEM~q\ & sreaddata1_EXMEM(23))) ) ) ) # ( !\Add0~85_sumout\ & ( !\mux_pc|output[23]~45_combout\ & ( (\sjr_EXMEM~q\ & 
-- sreaddata1_EXMEM(23)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101110011011100110110101111101011111110111111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sjr_EXMEM~q\,
	datab => \ALT_INV_reset_stages~combout\,
	datac => ALT_INV_sreaddata1_EXMEM(23),
	datae => \ALT_INV_Add0~85_sumout\,
	dataf => \mux_pc|ALT_INV_output[23]~45_combout\,
	combout => \mux_pc|output[23]~46_combout\);

-- Location: FF_X82_Y11_N53
\pc_mips|pc_output[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \mux_pc|output[23]~46_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc_mips|pc_output\(23));

-- Location: MLABCELL_X82_Y11_N6
\Add0~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~89_sumout\ = SUM(( \pc_mips|pc_output\(24) ) + ( GND ) + ( \Add0~86\ ))
-- \Add0~90\ = CARRY(( \pc_mips|pc_output\(24) ) + ( GND ) + ( \Add0~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \pc_mips|ALT_INV_pc_output\(24),
	cin => \Add0~86\,
	sumout => \Add0~89_sumout\,
	cout => \Add0~90\);

-- Location: MLABCELL_X82_Y11_N9
\Add0~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~93_sumout\ = SUM(( \pc_mips|pc_output\(25) ) + ( GND ) + ( \Add0~90\ ))
-- \Add0~94\ = CARRY(( \pc_mips|pc_output\(25) ) + ( GND ) + ( \Add0~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \pc_mips|ALT_INV_pc_output\(25),
	cin => \Add0~90\,
	sumout => \Add0~93_sumout\,
	cout => \Add0~94\);

-- Location: MLABCELL_X82_Y11_N12
\Add0~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~97_sumout\ = SUM(( \pc_mips|pc_output\(26) ) + ( GND ) + ( \Add0~94\ ))
-- \Add0~98\ = CARRY(( \pc_mips|pc_output\(26) ) + ( GND ) + ( \Add0~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \pc_mips|ALT_INV_pc_output\(26),
	cin => \Add0~94\,
	sumout => \Add0~97_sumout\,
	cout => \Add0~98\);

-- Location: MLABCELL_X82_Y11_N15
\Add0~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~101_sumout\ = SUM(( \pc_mips|pc_output\(27) ) + ( GND ) + ( \Add0~98\ ))
-- \Add0~102\ = CARRY(( \pc_mips|pc_output\(27) ) + ( GND ) + ( \Add0~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \pc_mips|ALT_INV_pc_output\(27),
	cin => \Add0~98\,
	sumout => \Add0~101_sumout\,
	cout => \Add0~102\);

-- Location: LABCELL_X81_Y12_N51
\spc_IFID[27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \spc_IFID[27]~feeder_combout\ = ( \Add0~101_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~101_sumout\,
	combout => \spc_IFID[27]~feeder_combout\);

-- Location: FF_X81_Y12_N53
\spc_IFID[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \spc_IFID[27]~feeder_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_IFID(27));

-- Location: LABCELL_X81_Y12_N48
\spc_IDEX[27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \spc_IDEX[27]~feeder_combout\ = spc_IFID(27)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_spc_IFID(27),
	combout => \spc_IDEX[27]~feeder_combout\);

-- Location: FF_X81_Y12_N49
\spc_IDEX[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \spc_IDEX[27]~feeder_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_IDEX(27));

-- Location: LABCELL_X79_Y11_N48
\alu_branch|Add0~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_branch|Add0~105_sumout\ = SUM(( sjumpaddress_EXMEM(28) ) + ( GND ) + ( \alu_branch|Add0~102\ ))
-- \alu_branch|Add0~106\ = CARRY(( sjumpaddress_EXMEM(28) ) + ( GND ) + ( \alu_branch|Add0~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_sjumpaddress_EXMEM(28),
	cin => \alu_branch|Add0~102\,
	sumout => \alu_branch|Add0~105_sumout\,
	cout => \alu_branch|Add0~106\);

-- Location: FF_X79_Y11_N50
\smux_branch_input1_EXMEM[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \alu_branch|Add0~105_sumout\,
	ena => \ALT_INV_reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => smux_branch_input1_EXMEM(28));

-- Location: LABCELL_X79_Y11_N9
\mux_pc|output[28]~55\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_pc|output[28]~55_combout\ = ( sjumpaddress_EXMEM(28) & ( smux_branch_input1_EXMEM(28) & ( ((!\salu_zero_EXMEM~q\ & (\sbne_EXMEM~q\)) # (\salu_zero_EXMEM~q\ & ((\sbeq_EXMEM~DUPLICATE_q\)))) # (\sjump_EXMEM~q\) ) ) ) # ( !sjumpaddress_EXMEM(28) & ( 
-- smux_branch_input1_EXMEM(28) & ( (!\sjump_EXMEM~q\ & ((!\salu_zero_EXMEM~q\ & (\sbne_EXMEM~q\)) # (\salu_zero_EXMEM~q\ & ((\sbeq_EXMEM~DUPLICATE_q\))))) ) ) ) # ( sjumpaddress_EXMEM(28) & ( !smux_branch_input1_EXMEM(28) & ( \sjump_EXMEM~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111101010000001100000101111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sbne_EXMEM~q\,
	datab => \ALT_INV_sbeq_EXMEM~DUPLICATE_q\,
	datac => \ALT_INV_sjump_EXMEM~q\,
	datad => \ALT_INV_salu_zero_EXMEM~q\,
	datae => ALT_INV_sjumpaddress_EXMEM(28),
	dataf => ALT_INV_smux_branch_input1_EXMEM(28),
	combout => \mux_pc|output[28]~55_combout\);

-- Location: LABCELL_X70_Y9_N0
\sreaddata1_IDEX~316\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~316_combout\ = ( \sinstruction_IFID[21]~DUPLICATE_q\ & ( \reg_file|registers[7][28]~q\ & ( (sinstruction_IFID(22)) # (\reg_file|registers[5][28]~q\) ) ) ) # ( !\sinstruction_IFID[21]~DUPLICATE_q\ & ( \reg_file|registers[7][28]~q\ & ( 
-- (!sinstruction_IFID(22) & (\reg_file|registers[4][28]~q\)) # (sinstruction_IFID(22) & ((\reg_file|registers[6][28]~q\))) ) ) ) # ( \sinstruction_IFID[21]~DUPLICATE_q\ & ( !\reg_file|registers[7][28]~q\ & ( (\reg_file|registers[5][28]~q\ & 
-- !sinstruction_IFID(22)) ) ) ) # ( !\sinstruction_IFID[21]~DUPLICATE_q\ & ( !\reg_file|registers[7][28]~q\ & ( (!sinstruction_IFID(22) & (\reg_file|registers[4][28]~q\)) # (sinstruction_IFID(22) & ((\reg_file|registers[6][28]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011000011110000000001010101001100110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[4][28]~q\,
	datab => \reg_file|ALT_INV_registers[6][28]~q\,
	datac => \reg_file|ALT_INV_registers[5][28]~q\,
	datad => ALT_INV_sinstruction_IFID(22),
	datae => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	dataf => \reg_file|ALT_INV_registers[7][28]~q\,
	combout => \sreaddata1_IDEX~316_combout\);

-- Location: FF_X61_Y8_N11
\reg_file|registers[3][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[3][28]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[3][28]~q\);

-- Location: FF_X65_Y8_N55
\reg_file|registers[2][28]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[28]~28_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[2][28]~DUPLICATE_q\);

-- Location: LABCELL_X61_Y8_N54
\sreaddata1_IDEX~314\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~314_combout\ = ( \reg_file|registers[2][28]~DUPLICATE_q\ & ( \sinstruction_IFID[21]~DUPLICATE_q\ & ( (!sinstruction_IFID(22) & (\reg_file|registers[1][28]~q\)) # (sinstruction_IFID(22) & ((\reg_file|registers[3][28]~q\))) ) ) ) # ( 
-- !\reg_file|registers[2][28]~DUPLICATE_q\ & ( \sinstruction_IFID[21]~DUPLICATE_q\ & ( (!sinstruction_IFID(22) & (\reg_file|registers[1][28]~q\)) # (sinstruction_IFID(22) & ((\reg_file|registers[3][28]~q\))) ) ) ) # ( \reg_file|registers[2][28]~DUPLICATE_q\ 
-- & ( !\sinstruction_IFID[21]~DUPLICATE_q\ & ( (sinstruction_IFID(22)) # (\reg_file|registers[0][28]~q\) ) ) ) # ( !\reg_file|registers[2][28]~DUPLICATE_q\ & ( !\sinstruction_IFID[21]~DUPLICATE_q\ & ( (\reg_file|registers[0][28]~q\ & !sinstruction_IFID(22)) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010111110101111100110000001111110011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[0][28]~q\,
	datab => \reg_file|ALT_INV_registers[1][28]~q\,
	datac => ALT_INV_sinstruction_IFID(22),
	datad => \reg_file|ALT_INV_registers[3][28]~q\,
	datae => \reg_file|ALT_INV_registers[2][28]~DUPLICATE_q\,
	dataf => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	combout => \sreaddata1_IDEX~314_combout\);

-- Location: FF_X64_Y7_N31
\reg_file|registers[11][28]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[28]~28_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[11][28]~DUPLICATE_q\);

-- Location: LABCELL_X63_Y8_N54
\sreaddata1_IDEX~313\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~313_combout\ = ( \reg_file|registers[8][28]~q\ & ( \reg_file|registers[9][28]~q\ & ( (!sinstruction_IFID(22)) # ((!\sinstruction_IFID[21]~DUPLICATE_q\ & ((\reg_file|registers[10][28]~q\))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & 
-- (\reg_file|registers[11][28]~DUPLICATE_q\))) ) ) ) # ( !\reg_file|registers[8][28]~q\ & ( \reg_file|registers[9][28]~q\ & ( (!sinstruction_IFID(22) & (((\sinstruction_IFID[21]~DUPLICATE_q\)))) # (sinstruction_IFID(22) & 
-- ((!\sinstruction_IFID[21]~DUPLICATE_q\ & ((\reg_file|registers[10][28]~q\))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & (\reg_file|registers[11][28]~DUPLICATE_q\)))) ) ) ) # ( \reg_file|registers[8][28]~q\ & ( !\reg_file|registers[9][28]~q\ & ( 
-- (!sinstruction_IFID(22) & (((!\sinstruction_IFID[21]~DUPLICATE_q\)))) # (sinstruction_IFID(22) & ((!\sinstruction_IFID[21]~DUPLICATE_q\ & ((\reg_file|registers[10][28]~q\))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & 
-- (\reg_file|registers[11][28]~DUPLICATE_q\)))) ) ) ) # ( !\reg_file|registers[8][28]~q\ & ( !\reg_file|registers[9][28]~q\ & ( (sinstruction_IFID(22) & ((!\sinstruction_IFID[21]~DUPLICATE_q\ & ((\reg_file|registers[10][28]~q\))) # 
-- (\sinstruction_IFID[21]~DUPLICATE_q\ & (\reg_file|registers[11][28]~DUPLICATE_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000101111100110000010100000011111101011111001111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[11][28]~DUPLICATE_q\,
	datab => \reg_file|ALT_INV_registers[10][28]~q\,
	datac => ALT_INV_sinstruction_IFID(22),
	datad => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	datae => \reg_file|ALT_INV_registers[8][28]~q\,
	dataf => \reg_file|ALT_INV_registers[9][28]~q\,
	combout => \sreaddata1_IDEX~313_combout\);

-- Location: LABCELL_X57_Y9_N18
\sreaddata1_IDEX~315\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~315_combout\ = ( \sinstruction_IFID[21]~DUPLICATE_q\ & ( sinstruction_IFID(22) & ( \reg_file|registers[15][28]~q\ ) ) ) # ( !\sinstruction_IFID[21]~DUPLICATE_q\ & ( sinstruction_IFID(22) & ( \reg_file|registers[14][28]~q\ ) ) ) # ( 
-- \sinstruction_IFID[21]~DUPLICATE_q\ & ( !sinstruction_IFID(22) & ( \reg_file|registers[13][28]~q\ ) ) ) # ( !\sinstruction_IFID[21]~DUPLICATE_q\ & ( !sinstruction_IFID(22) & ( \reg_file|registers[12][28]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[15][28]~q\,
	datab => \reg_file|ALT_INV_registers[14][28]~q\,
	datac => \reg_file|ALT_INV_registers[12][28]~q\,
	datad => \reg_file|ALT_INV_registers[13][28]~q\,
	datae => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	dataf => ALT_INV_sinstruction_IFID(22),
	combout => \sreaddata1_IDEX~315_combout\);

-- Location: LABCELL_X71_Y10_N0
\sreaddata1_IDEX~317\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~317_combout\ = ( \sreaddata1_IDEX~313_combout\ & ( \sreaddata1_IDEX~315_combout\ & ( ((!sinstruction_IFID(23) & ((\sreaddata1_IDEX~314_combout\))) # (sinstruction_IFID(23) & (\sreaddata1_IDEX~316_combout\))) # (sinstruction_IFID(24)) ) ) 
-- ) # ( !\sreaddata1_IDEX~313_combout\ & ( \sreaddata1_IDEX~315_combout\ & ( (!sinstruction_IFID(24) & ((!sinstruction_IFID(23) & ((\sreaddata1_IDEX~314_combout\))) # (sinstruction_IFID(23) & (\sreaddata1_IDEX~316_combout\)))) # (sinstruction_IFID(24) & 
-- (((sinstruction_IFID(23))))) ) ) ) # ( \sreaddata1_IDEX~313_combout\ & ( !\sreaddata1_IDEX~315_combout\ & ( (!sinstruction_IFID(24) & ((!sinstruction_IFID(23) & ((\sreaddata1_IDEX~314_combout\))) # (sinstruction_IFID(23) & 
-- (\sreaddata1_IDEX~316_combout\)))) # (sinstruction_IFID(24) & (((!sinstruction_IFID(23))))) ) ) ) # ( !\sreaddata1_IDEX~313_combout\ & ( !\sreaddata1_IDEX~315_combout\ & ( (!sinstruction_IFID(24) & ((!sinstruction_IFID(23) & 
-- ((\sreaddata1_IDEX~314_combout\))) # (sinstruction_IFID(23) & (\sreaddata1_IDEX~316_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010010100101111001000000111101001110101011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(24),
	datab => \ALT_INV_sreaddata1_IDEX~316_combout\,
	datac => ALT_INV_sinstruction_IFID(23),
	datad => \ALT_INV_sreaddata1_IDEX~314_combout\,
	datae => \ALT_INV_sreaddata1_IDEX~313_combout\,
	dataf => \ALT_INV_sreaddata1_IDEX~315_combout\,
	combout => \sreaddata1_IDEX~317_combout\);

-- Location: FF_X70_Y10_N56
\reg_file|registers[21][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[28]~28_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[21][28]~q\);

-- Location: LABCELL_X70_Y10_N57
\sreaddata1_IDEX~309\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~309_combout\ = ( \sinstruction_IFID[24]~DUPLICATE_q\ & ( \reg_file|registers[17][28]~q\ & ( (!sinstruction_IFID(23) & (\reg_file|registers[25][28]~q\)) # (sinstruction_IFID(23) & ((\reg_file|registers[29][28]~q\))) ) ) ) # ( 
-- !\sinstruction_IFID[24]~DUPLICATE_q\ & ( \reg_file|registers[17][28]~q\ & ( (!sinstruction_IFID(23)) # (\reg_file|registers[21][28]~q\) ) ) ) # ( \sinstruction_IFID[24]~DUPLICATE_q\ & ( !\reg_file|registers[17][28]~q\ & ( (!sinstruction_IFID(23) & 
-- (\reg_file|registers[25][28]~q\)) # (sinstruction_IFID(23) & ((\reg_file|registers[29][28]~q\))) ) ) ) # ( !\sinstruction_IFID[24]~DUPLICATE_q\ & ( !\reg_file|registers[17][28]~q\ & ( (sinstruction_IFID(23) & \reg_file|registers[21][28]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111010100110101001111110000111111110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[25][28]~q\,
	datab => \reg_file|ALT_INV_registers[29][28]~q\,
	datac => ALT_INV_sinstruction_IFID(23),
	datad => \reg_file|ALT_INV_registers[21][28]~q\,
	datae => \ALT_INV_sinstruction_IFID[24]~DUPLICATE_q\,
	dataf => \reg_file|ALT_INV_registers[17][28]~q\,
	combout => \sreaddata1_IDEX~309_combout\);

-- Location: LABCELL_X71_Y10_N57
\sreaddata1_IDEX~308\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~308_combout\ = ( \reg_file|registers[20][28]~q\ & ( \reg_file|registers[24][28]~q\ & ( (!sinstruction_IFID(23) & (((sinstruction_IFID(24))) # (\reg_file|registers[16][28]~q\))) # (sinstruction_IFID(23) & (((!sinstruction_IFID(24)) # 
-- (\reg_file|registers[28][28]~q\)))) ) ) ) # ( !\reg_file|registers[20][28]~q\ & ( \reg_file|registers[24][28]~q\ & ( (!sinstruction_IFID(23) & (((sinstruction_IFID(24))) # (\reg_file|registers[16][28]~q\))) # (sinstruction_IFID(23) & 
-- (((\reg_file|registers[28][28]~q\ & sinstruction_IFID(24))))) ) ) ) # ( \reg_file|registers[20][28]~q\ & ( !\reg_file|registers[24][28]~q\ & ( (!sinstruction_IFID(23) & (\reg_file|registers[16][28]~q\ & ((!sinstruction_IFID(24))))) # 
-- (sinstruction_IFID(23) & (((!sinstruction_IFID(24)) # (\reg_file|registers[28][28]~q\)))) ) ) ) # ( !\reg_file|registers[20][28]~q\ & ( !\reg_file|registers[24][28]~q\ & ( (!sinstruction_IFID(23) & (\reg_file|registers[16][28]~q\ & 
-- ((!sinstruction_IFID(24))))) # (sinstruction_IFID(23) & (((\reg_file|registers[28][28]~q\ & sinstruction_IFID(24))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000101011101110000010100100010101011110111011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(23),
	datab => \reg_file|ALT_INV_registers[16][28]~q\,
	datac => \reg_file|ALT_INV_registers[28][28]~q\,
	datad => ALT_INV_sinstruction_IFID(24),
	datae => \reg_file|ALT_INV_registers[20][28]~q\,
	dataf => \reg_file|ALT_INV_registers[24][28]~q\,
	combout => \sreaddata1_IDEX~308_combout\);

-- Location: MLABCELL_X59_Y7_N57
\sreaddata1_IDEX~311\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~311_combout\ = ( sinstruction_IFID(24) & ( \reg_file|registers[23][28]~q\ & ( (!sinstruction_IFID(23) & ((\reg_file|registers[27][28]~q\))) # (sinstruction_IFID(23) & (\reg_file|registers[31][28]~q\)) ) ) ) # ( !sinstruction_IFID(24) & ( 
-- \reg_file|registers[23][28]~q\ & ( (sinstruction_IFID(23)) # (\reg_file|registers[19][28]~q\) ) ) ) # ( sinstruction_IFID(24) & ( !\reg_file|registers[23][28]~q\ & ( (!sinstruction_IFID(23) & ((\reg_file|registers[27][28]~q\))) # (sinstruction_IFID(23) & 
-- (\reg_file|registers[31][28]~q\)) ) ) ) # ( !sinstruction_IFID(24) & ( !\reg_file|registers[23][28]~q\ & ( (\reg_file|registers[19][28]~q\ & !sinstruction_IFID(23)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000000000111111001101011111010111110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[19][28]~q\,
	datab => \reg_file|ALT_INV_registers[31][28]~q\,
	datac => ALT_INV_sinstruction_IFID(23),
	datad => \reg_file|ALT_INV_registers[27][28]~q\,
	datae => ALT_INV_sinstruction_IFID(24),
	dataf => \reg_file|ALT_INV_registers[23][28]~q\,
	combout => \sreaddata1_IDEX~311_combout\);

-- Location: FF_X71_Y10_N25
\reg_file|registers[30][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[28]~28_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[30][28]~q\);

-- Location: LABCELL_X70_Y8_N3
\sreaddata1_IDEX~310\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~310_combout\ = ( \reg_file|registers[18][28]~q\ & ( \reg_file|registers[22][28]~q\ & ( (!sinstruction_IFID(24)) # ((!sinstruction_IFID(23) & (\reg_file|registers[26][28]~q\)) # (sinstruction_IFID(23) & ((\reg_file|registers[30][28]~q\)))) 
-- ) ) ) # ( !\reg_file|registers[18][28]~q\ & ( \reg_file|registers[22][28]~q\ & ( (!sinstruction_IFID(23) & (\reg_file|registers[26][28]~q\ & ((sinstruction_IFID(24))))) # (sinstruction_IFID(23) & (((!sinstruction_IFID(24)) # 
-- (\reg_file|registers[30][28]~q\)))) ) ) ) # ( \reg_file|registers[18][28]~q\ & ( !\reg_file|registers[22][28]~q\ & ( (!sinstruction_IFID(23) & (((!sinstruction_IFID(24))) # (\reg_file|registers[26][28]~q\))) # (sinstruction_IFID(23) & 
-- (((\reg_file|registers[30][28]~q\ & sinstruction_IFID(24))))) ) ) ) # ( !\reg_file|registers[18][28]~q\ & ( !\reg_file|registers[22][28]~q\ & ( (sinstruction_IFID(24) & ((!sinstruction_IFID(23) & (\reg_file|registers[26][28]~q\)) # (sinstruction_IFID(23) 
-- & ((\reg_file|registers[30][28]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100111101010100010011101010101001001111111111100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(23),
	datab => \reg_file|ALT_INV_registers[26][28]~q\,
	datac => \reg_file|ALT_INV_registers[30][28]~q\,
	datad => ALT_INV_sinstruction_IFID(24),
	datae => \reg_file|ALT_INV_registers[18][28]~q\,
	dataf => \reg_file|ALT_INV_registers[22][28]~q\,
	combout => \sreaddata1_IDEX~310_combout\);

-- Location: LABCELL_X71_Y10_N42
\sreaddata1_IDEX~312\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~312_combout\ = ( \sreaddata1_IDEX~311_combout\ & ( \sreaddata1_IDEX~310_combout\ & ( ((!\sinstruction_IFID[21]~DUPLICATE_q\ & ((\sreaddata1_IDEX~308_combout\))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & (\sreaddata1_IDEX~309_combout\))) # 
-- (sinstruction_IFID(22)) ) ) ) # ( !\sreaddata1_IDEX~311_combout\ & ( \sreaddata1_IDEX~310_combout\ & ( (!sinstruction_IFID(22) & ((!\sinstruction_IFID[21]~DUPLICATE_q\ & ((\sreaddata1_IDEX~308_combout\))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & 
-- (\sreaddata1_IDEX~309_combout\)))) # (sinstruction_IFID(22) & (((!\sinstruction_IFID[21]~DUPLICATE_q\)))) ) ) ) # ( \sreaddata1_IDEX~311_combout\ & ( !\sreaddata1_IDEX~310_combout\ & ( (!sinstruction_IFID(22) & ((!\sinstruction_IFID[21]~DUPLICATE_q\ & 
-- ((\sreaddata1_IDEX~308_combout\))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & (\sreaddata1_IDEX~309_combout\)))) # (sinstruction_IFID(22) & (((\sinstruction_IFID[21]~DUPLICATE_q\)))) ) ) ) # ( !\sreaddata1_IDEX~311_combout\ & ( 
-- !\sreaddata1_IDEX~310_combout\ & ( (!sinstruction_IFID(22) & ((!\sinstruction_IFID[21]~DUPLICATE_q\ & ((\sreaddata1_IDEX~308_combout\))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & (\sreaddata1_IDEX~309_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010000001111010011101010010111100100101011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(22),
	datab => \ALT_INV_sreaddata1_IDEX~309_combout\,
	datac => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	datad => \ALT_INV_sreaddata1_IDEX~308_combout\,
	datae => \ALT_INV_sreaddata1_IDEX~311_combout\,
	dataf => \ALT_INV_sreaddata1_IDEX~310_combout\,
	combout => \sreaddata1_IDEX~312_combout\);

-- Location: LABCELL_X71_Y10_N48
\sreaddata1_IDEX~318\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~318_combout\ = ( \sreaddata1_IDEX~312_combout\ & ( (\sreaddata1_IDEX~317_combout\) # (sinstruction_IFID(25)) ) ) # ( !\sreaddata1_IDEX~312_combout\ & ( (!sinstruction_IFID(25) & \sreaddata1_IDEX~317_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(25),
	datac => \ALT_INV_sreaddata1_IDEX~317_combout\,
	dataf => \ALT_INV_sreaddata1_IDEX~312_combout\,
	combout => \sreaddata1_IDEX~318_combout\);

-- Location: FF_X71_Y10_N49
\sreaddata1_IDEX[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sreaddata1_IDEX~318_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata1_IDEX(28));

-- Location: FF_X63_Y7_N28
\sreaddata1_EXMEM[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => sreaddata1_IDEX(28),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata1_EXMEM(28));

-- Location: MLABCELL_X82_Y11_N39
\mux_pc|output[28]~56\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_pc|output[28]~56_combout\ = ( \Add0~105_sumout\ & ( (!\reset_stages~combout\) # ((!\sjr_EXMEM~q\ & (\mux_pc|output[28]~55_combout\)) # (\sjr_EXMEM~q\ & ((sreaddata1_EXMEM(28))))) ) ) # ( !\Add0~105_sumout\ & ( (!\sjr_EXMEM~q\ & 
-- (\mux_pc|output[28]~55_combout\)) # (\sjr_EXMEM~q\ & ((sreaddata1_EXMEM(28)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111111001110110111111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sjr_EXMEM~q\,
	datab => \ALT_INV_reset_stages~combout\,
	datac => \mux_pc|ALT_INV_output[28]~55_combout\,
	datad => ALT_INV_sreaddata1_EXMEM(28),
	dataf => \ALT_INV_Add0~105_sumout\,
	combout => \mux_pc|output[28]~56_combout\);

-- Location: FF_X82_Y11_N41
\pc_mips|pc_output[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \mux_pc|output[28]~56_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc_mips|pc_output\(28));

-- Location: MLABCELL_X82_Y11_N18
\Add0~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~105_sumout\ = SUM(( \pc_mips|pc_output\(28) ) + ( GND ) + ( \Add0~102\ ))
-- \Add0~106\ = CARRY(( \pc_mips|pc_output\(28) ) + ( GND ) + ( \Add0~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \pc_mips|ALT_INV_pc_output\(28),
	cin => \Add0~102\,
	sumout => \Add0~105_sumout\,
	cout => \Add0~106\);

-- Location: FF_X82_Y11_N19
\sjumpaddress_IDEX[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \Add0~105_sumout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sjumpaddress_IDEX(28));

-- Location: FF_X79_Y11_N11
\sjumpaddress_EXMEM[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => sjumpaddress_IDEX(28),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sjumpaddress_EXMEM(28));

-- Location: LABCELL_X79_Y11_N51
\alu_branch|Add0~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_branch|Add0~109_sumout\ = SUM(( sjumpaddress_EXMEM(29) ) + ( GND ) + ( \alu_branch|Add0~106\ ))
-- \alu_branch|Add0~110\ = CARRY(( sjumpaddress_EXMEM(29) ) + ( GND ) + ( \alu_branch|Add0~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sjumpaddress_EXMEM(29),
	cin => \alu_branch|Add0~106\,
	sumout => \alu_branch|Add0~109_sumout\,
	cout => \alu_branch|Add0~110\);

-- Location: FF_X79_Y11_N53
\smux_branch_input1_EXMEM[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \alu_branch|Add0~109_sumout\,
	ena => \ALT_INV_reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => smux_branch_input1_EXMEM(29));

-- Location: LABCELL_X79_Y11_N6
\mux_pc|output[29]~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_pc|output[29]~57_combout\ = ( sjumpaddress_EXMEM(29) & ( smux_branch_input1_EXMEM(29) & ( ((!\salu_zero_EXMEM~q\ & (\sbne_EXMEM~q\)) # (\salu_zero_EXMEM~q\ & ((\sbeq_EXMEM~DUPLICATE_q\)))) # (\sjump_EXMEM~q\) ) ) ) # ( !sjumpaddress_EXMEM(29) & ( 
-- smux_branch_input1_EXMEM(29) & ( (!\sjump_EXMEM~q\ & ((!\salu_zero_EXMEM~q\ & (\sbne_EXMEM~q\)) # (\salu_zero_EXMEM~q\ & ((\sbeq_EXMEM~DUPLICATE_q\))))) ) ) ) # ( sjumpaddress_EXMEM(29) & ( !smux_branch_input1_EXMEM(29) & ( \sjump_EXMEM~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111101010011000000000101001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sbne_EXMEM~q\,
	datab => \ALT_INV_sbeq_EXMEM~DUPLICATE_q\,
	datac => \ALT_INV_salu_zero_EXMEM~q\,
	datad => \ALT_INV_sjump_EXMEM~q\,
	datae => ALT_INV_sjumpaddress_EXMEM(29),
	dataf => ALT_INV_smux_branch_input1_EXMEM(29),
	combout => \mux_pc|output[29]~57_combout\);

-- Location: MLABCELL_X82_Y11_N33
\sreaddata1_EXMEM[29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_EXMEM[29]~feeder_combout\ = ( sreaddata1_IDEX(29) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_sreaddata1_IDEX(29),
	combout => \sreaddata1_EXMEM[29]~feeder_combout\);

-- Location: FF_X82_Y11_N34
\sreaddata1_EXMEM[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sreaddata1_EXMEM[29]~feeder_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata1_EXMEM(29));

-- Location: MLABCELL_X82_Y11_N45
\mux_pc|output[29]~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_pc|output[29]~58_combout\ = ( sreaddata1_EXMEM(29) & ( (((!\reset_stages~combout\ & \Add0~109_sumout\)) # (\mux_pc|output[29]~57_combout\)) # (\sjr_EXMEM~q\) ) ) # ( !sreaddata1_EXMEM(29) & ( (!\sjr_EXMEM~q\ & (((!\reset_stages~combout\ & 
-- \Add0~109_sumout\)) # (\mux_pc|output[29]~57_combout\))) # (\sjr_EXMEM~q\ & (!\reset_stages~combout\ & ((\Add0~109_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101011001110000010101100111001011111110111110101111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sjr_EXMEM~q\,
	datab => \ALT_INV_reset_stages~combout\,
	datac => \mux_pc|ALT_INV_output[29]~57_combout\,
	datad => \ALT_INV_Add0~109_sumout\,
	dataf => ALT_INV_sreaddata1_EXMEM(29),
	combout => \mux_pc|output[29]~58_combout\);

-- Location: FF_X82_Y11_N47
\pc_mips|pc_output[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \mux_pc|output[29]~58_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc_mips|pc_output\(29));

-- Location: MLABCELL_X82_Y11_N21
\Add0~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~109_sumout\ = SUM(( \pc_mips|pc_output\(29) ) + ( GND ) + ( \Add0~106\ ))
-- \Add0~110\ = CARRY(( \pc_mips|pc_output\(29) ) + ( GND ) + ( \Add0~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \pc_mips|ALT_INV_pc_output\(29),
	cin => \Add0~106\,
	sumout => \Add0~109_sumout\,
	cout => \Add0~110\);

-- Location: FF_X82_Y11_N23
\sjumpaddress_IDEX[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \Add0~109_sumout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sjumpaddress_IDEX(29));

-- Location: FF_X81_Y11_N52
\sjumpaddress_EXMEM[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => sjumpaddress_IDEX(29),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sjumpaddress_EXMEM(29));

-- Location: LABCELL_X79_Y11_N54
\alu_branch|Add0~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_branch|Add0~113_sumout\ = SUM(( \sinstruction_IDEX[15]~DUPLICATE_q\ ) + ( sjumpaddress_EXMEM(30) ) + ( \alu_branch|Add0~110\ ))
-- \alu_branch|Add0~114\ = CARRY(( \sinstruction_IDEX[15]~DUPLICATE_q\ ) + ( sjumpaddress_EXMEM(30) ) + ( \alu_branch|Add0~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IDEX[15]~DUPLICATE_q\,
	datac => ALT_INV_sjumpaddress_EXMEM(30),
	cin => \alu_branch|Add0~110\,
	sumout => \alu_branch|Add0~113_sumout\,
	cout => \alu_branch|Add0~114\);

-- Location: FF_X79_Y11_N56
\smux_branch_input1_EXMEM[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \alu_branch|Add0~113_sumout\,
	ena => \ALT_INV_reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => smux_branch_input1_EXMEM(30));

-- Location: LABCELL_X79_Y11_N21
\mux_pc|output[30]~59\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_pc|output[30]~59_combout\ = ( sjumpaddress_EXMEM(30) & ( \salu_zero_EXMEM~q\ & ( ((\sbeq_EXMEM~DUPLICATE_q\ & smux_branch_input1_EXMEM(30))) # (\sjump_EXMEM~q\) ) ) ) # ( !sjumpaddress_EXMEM(30) & ( \salu_zero_EXMEM~q\ & ( (!\sjump_EXMEM~q\ & 
-- (\sbeq_EXMEM~DUPLICATE_q\ & smux_branch_input1_EXMEM(30))) ) ) ) # ( sjumpaddress_EXMEM(30) & ( !\salu_zero_EXMEM~q\ & ( ((\sbne_EXMEM~q\ & smux_branch_input1_EXMEM(30))) # (\sjump_EXMEM~q\) ) ) ) # ( !sjumpaddress_EXMEM(30) & ( !\salu_zero_EXMEM~q\ & ( 
-- (\sbne_EXMEM~q\ & (!\sjump_EXMEM~q\ & smux_branch_input1_EXMEM(30))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000100001100110111011100000000000011000011001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sbne_EXMEM~q\,
	datab => \ALT_INV_sjump_EXMEM~q\,
	datac => \ALT_INV_sbeq_EXMEM~DUPLICATE_q\,
	datad => ALT_INV_smux_branch_input1_EXMEM(30),
	datae => ALT_INV_sjumpaddress_EXMEM(30),
	dataf => \ALT_INV_salu_zero_EXMEM~q\,
	combout => \mux_pc|output[30]~59_combout\);

-- Location: FF_X70_Y7_N38
\sreaddata1_IDEX[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sreaddata1_IDEX~340_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata1_IDEX(30));

-- Location: FF_X70_Y7_N46
\sreaddata1_EXMEM[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => sreaddata1_IDEX(30),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata1_EXMEM(30));

-- Location: MLABCELL_X82_Y11_N42
\mux_pc|output[30]~60\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_pc|output[30]~60_combout\ = ( \Add0~113_sumout\ & ( (!\reset_stages~combout\) # ((!\sjr_EXMEM~q\ & (\mux_pc|output[30]~59_combout\)) # (\sjr_EXMEM~q\ & ((sreaddata1_EXMEM(30))))) ) ) # ( !\Add0~113_sumout\ & ( (!\sjr_EXMEM~q\ & 
-- (\mux_pc|output[30]~59_combout\)) # (\sjr_EXMEM~q\ & ((sreaddata1_EXMEM(30)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111111001110110111111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sjr_EXMEM~q\,
	datab => \ALT_INV_reset_stages~combout\,
	datac => \mux_pc|ALT_INV_output[30]~59_combout\,
	datad => ALT_INV_sreaddata1_EXMEM(30),
	dataf => \ALT_INV_Add0~113_sumout\,
	combout => \mux_pc|output[30]~60_combout\);

-- Location: FF_X82_Y11_N44
\pc_mips|pc_output[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \mux_pc|output[30]~60_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc_mips|pc_output\(30));

-- Location: MLABCELL_X82_Y11_N24
\Add0~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~113_sumout\ = SUM(( \pc_mips|pc_output\(30) ) + ( GND ) + ( \Add0~110\ ))
-- \Add0~114\ = CARRY(( \pc_mips|pc_output\(30) ) + ( GND ) + ( \Add0~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \pc_mips|ALT_INV_pc_output\(30),
	cin => \Add0~110\,
	sumout => \Add0~113_sumout\,
	cout => \Add0~114\);

-- Location: FF_X82_Y11_N25
\sjumpaddress_IDEX[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \Add0~113_sumout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sjumpaddress_IDEX(30));

-- Location: FF_X79_Y11_N1
\sjumpaddress_EXMEM[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => sjumpaddress_IDEX(30),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sjumpaddress_EXMEM(30));

-- Location: LABCELL_X79_Y11_N57
\alu_branch|Add0~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_branch|Add0~117_sumout\ = SUM(( sjumpaddress_EXMEM(31) ) + ( GND ) + ( \alu_branch|Add0~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_sjumpaddress_EXMEM(31),
	cin => \alu_branch|Add0~114\,
	sumout => \alu_branch|Add0~117_sumout\);

-- Location: FF_X79_Y11_N58
\smux_branch_input1_EXMEM[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \alu_branch|Add0~117_sumout\,
	ena => \ALT_INV_reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => smux_branch_input1_EXMEM(31));

-- Location: LABCELL_X79_Y11_N24
\mux_pc|output[31]~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_pc|output[31]~61_combout\ = ( \sbne_EXMEM~q\ & ( \sbeq_EXMEM~DUPLICATE_q\ & ( (!\sjump_EXMEM~q\ & ((smux_branch_input1_EXMEM(31)))) # (\sjump_EXMEM~q\ & (sjumpaddress_EXMEM(31))) ) ) ) # ( !\sbne_EXMEM~q\ & ( \sbeq_EXMEM~DUPLICATE_q\ & ( 
-- (!\sjump_EXMEM~q\ & (\salu_zero_EXMEM~q\ & ((smux_branch_input1_EXMEM(31))))) # (\sjump_EXMEM~q\ & (((sjumpaddress_EXMEM(31))))) ) ) ) # ( \sbne_EXMEM~q\ & ( !\sbeq_EXMEM~DUPLICATE_q\ & ( (!\sjump_EXMEM~q\ & (!\salu_zero_EXMEM~q\ & 
-- ((smux_branch_input1_EXMEM(31))))) # (\sjump_EXMEM~q\ & (((sjumpaddress_EXMEM(31))))) ) ) ) # ( !\sbne_EXMEM~q\ & ( !\sbeq_EXMEM~DUPLICATE_q\ & ( (sjumpaddress_EXMEM(31) & \sjump_EXMEM~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000010100011001100000101001100110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_salu_zero_EXMEM~q\,
	datab => ALT_INV_sjumpaddress_EXMEM(31),
	datac => ALT_INV_smux_branch_input1_EXMEM(31),
	datad => \ALT_INV_sjump_EXMEM~q\,
	datae => \ALT_INV_sbne_EXMEM~q\,
	dataf => \ALT_INV_sbeq_EXMEM~DUPLICATE_q\,
	combout => \mux_pc|output[31]~61_combout\);

-- Location: FF_X71_Y4_N44
\reg_file|registers[26][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[31]~31_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[26][31]~q\);

-- Location: FF_X71_Y4_N2
\reg_file|registers[30][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[31]~31_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[30][31]~q\);

-- Location: LABCELL_X70_Y12_N42
\reg_file|registers[22][31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[22][31]~feeder_combout\ = ( \mux_jal|output[31]~31_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[31]~31_combout\,
	combout => \reg_file|registers[22][31]~feeder_combout\);

-- Location: FF_X70_Y12_N43
\reg_file|registers[22][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[22][31]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[22][31]~q\);

-- Location: LABCELL_X71_Y4_N0
\sreaddata1_IDEX~343\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~343_combout\ = ( \reg_file|registers[30][31]~q\ & ( \reg_file|registers[22][31]~q\ & ( ((!\sinstruction_IFID[24]~DUPLICATE_q\ & ((\reg_file|registers[18][31]~q\))) # (\sinstruction_IFID[24]~DUPLICATE_q\ & 
-- (\reg_file|registers[26][31]~q\))) # (sinstruction_IFID(23)) ) ) ) # ( !\reg_file|registers[30][31]~q\ & ( \reg_file|registers[22][31]~q\ & ( (!\sinstruction_IFID[24]~DUPLICATE_q\ & (((\reg_file|registers[18][31]~q\) # (sinstruction_IFID(23))))) # 
-- (\sinstruction_IFID[24]~DUPLICATE_q\ & (\reg_file|registers[26][31]~q\ & (!sinstruction_IFID(23)))) ) ) ) # ( \reg_file|registers[30][31]~q\ & ( !\reg_file|registers[22][31]~q\ & ( (!\sinstruction_IFID[24]~DUPLICATE_q\ & (((!sinstruction_IFID(23) & 
-- \reg_file|registers[18][31]~q\)))) # (\sinstruction_IFID[24]~DUPLICATE_q\ & (((sinstruction_IFID(23))) # (\reg_file|registers[26][31]~q\))) ) ) ) # ( !\reg_file|registers[30][31]~q\ & ( !\reg_file|registers[22][31]~q\ & ( (!sinstruction_IFID(23) & 
-- ((!\sinstruction_IFID[24]~DUPLICATE_q\ & ((\reg_file|registers[18][31]~q\))) # (\sinstruction_IFID[24]~DUPLICATE_q\ & (\reg_file|registers[26][31]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000010110000000101011011010100011010101110100001111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IFID[24]~DUPLICATE_q\,
	datab => \reg_file|ALT_INV_registers[26][31]~q\,
	datac => ALT_INV_sinstruction_IFID(23),
	datad => \reg_file|ALT_INV_registers[18][31]~q\,
	datae => \reg_file|ALT_INV_registers[30][31]~q\,
	dataf => \reg_file|ALT_INV_registers[22][31]~q\,
	combout => \sreaddata1_IDEX~343_combout\);

-- Location: FF_X70_Y5_N4
\reg_file|registers[24][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[31]~31_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[24][31]~q\);

-- Location: FF_X65_Y6_N25
\reg_file|registers[16][31]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[31]~31_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[16][31]~DUPLICATE_q\);

-- Location: FF_X66_Y6_N41
\reg_file|registers[28][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[31]~31_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[28][31]~q\);

-- Location: FF_X66_Y6_N44
\reg_file|registers[20][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[31]~31_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[20][31]~q\);

-- Location: LABCELL_X66_Y6_N0
\sreaddata1_IDEX~341\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~341_combout\ = ( sinstruction_IFID(24) & ( \reg_file|registers[20][31]~q\ & ( (!sinstruction_IFID(23) & (\reg_file|registers[24][31]~q\)) # (sinstruction_IFID(23) & ((\reg_file|registers[28][31]~q\))) ) ) ) # ( !sinstruction_IFID(24) & ( 
-- \reg_file|registers[20][31]~q\ & ( (\reg_file|registers[16][31]~DUPLICATE_q\) # (sinstruction_IFID(23)) ) ) ) # ( sinstruction_IFID(24) & ( !\reg_file|registers[20][31]~q\ & ( (!sinstruction_IFID(23) & (\reg_file|registers[24][31]~q\)) # 
-- (sinstruction_IFID(23) & ((\reg_file|registers[28][31]~q\))) ) ) ) # ( !sinstruction_IFID(24) & ( !\reg_file|registers[20][31]~q\ & ( (!sinstruction_IFID(23) & \reg_file|registers[16][31]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100010001000111011100111111001111110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[24][31]~q\,
	datab => ALT_INV_sinstruction_IFID(23),
	datac => \reg_file|ALT_INV_registers[16][31]~DUPLICATE_q\,
	datad => \reg_file|ALT_INV_registers[28][31]~q\,
	datae => ALT_INV_sinstruction_IFID(24),
	dataf => \reg_file|ALT_INV_registers[20][31]~q\,
	combout => \sreaddata1_IDEX~341_combout\);

-- Location: FF_X67_Y8_N50
\reg_file|registers[21][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[31]~31_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[21][31]~q\);

-- Location: FF_X67_Y8_N59
\reg_file|registers[25][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[31]~31_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[25][31]~q\);

-- Location: FF_X70_Y10_N11
\reg_file|registers[29][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[31]~31_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[29][31]~q\);

-- Location: FF_X70_Y5_N31
\reg_file|registers[17][31]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[31]~31_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[17][31]~DUPLICATE_q\);

-- Location: LABCELL_X67_Y8_N51
\sreaddata1_IDEX~342\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~342_combout\ = ( \reg_file|registers[29][31]~q\ & ( \reg_file|registers[17][31]~DUPLICATE_q\ & ( (!sinstruction_IFID(24) & (((!sinstruction_IFID(23))) # (\reg_file|registers[21][31]~q\))) # (sinstruction_IFID(24) & 
-- (((sinstruction_IFID(23)) # (\reg_file|registers[25][31]~q\)))) ) ) ) # ( !\reg_file|registers[29][31]~q\ & ( \reg_file|registers[17][31]~DUPLICATE_q\ & ( (!sinstruction_IFID(24) & (((!sinstruction_IFID(23))) # (\reg_file|registers[21][31]~q\))) # 
-- (sinstruction_IFID(24) & (((\reg_file|registers[25][31]~q\ & !sinstruction_IFID(23))))) ) ) ) # ( \reg_file|registers[29][31]~q\ & ( !\reg_file|registers[17][31]~DUPLICATE_q\ & ( (!sinstruction_IFID(24) & (\reg_file|registers[21][31]~q\ & 
-- ((sinstruction_IFID(23))))) # (sinstruction_IFID(24) & (((sinstruction_IFID(23)) # (\reg_file|registers[25][31]~q\)))) ) ) ) # ( !\reg_file|registers[29][31]~q\ & ( !\reg_file|registers[17][31]~DUPLICATE_q\ & ( (!sinstruction_IFID(24) & 
-- (\reg_file|registers[21][31]~q\ & ((sinstruction_IFID(23))))) # (sinstruction_IFID(24) & (((\reg_file|registers[25][31]~q\ & !sinstruction_IFID(23))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100010000001010111011110101111001000101010111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(24),
	datab => \reg_file|ALT_INV_registers[21][31]~q\,
	datac => \reg_file|ALT_INV_registers[25][31]~q\,
	datad => ALT_INV_sinstruction_IFID(23),
	datae => \reg_file|ALT_INV_registers[29][31]~q\,
	dataf => \reg_file|ALT_INV_registers[17][31]~DUPLICATE_q\,
	combout => \sreaddata1_IDEX~342_combout\);

-- Location: FF_X59_Y7_N20
\reg_file|registers[31][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[31]~31_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[31][31]~q\);

-- Location: FF_X59_Y7_N41
\reg_file|registers[27][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[31]~31_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[27][31]~q\);

-- Location: FF_X59_Y9_N44
\reg_file|registers[23][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[31]~31_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[23][31]~q\);

-- Location: LABCELL_X57_Y7_N36
\reg_file|registers[19][31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[19][31]~feeder_combout\ = ( \mux_jal|output[31]~31_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[31]~31_combout\,
	combout => \reg_file|registers[19][31]~feeder_combout\);

-- Location: FF_X57_Y7_N37
\reg_file|registers[19][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[19][31]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[19][31]~q\);

-- Location: MLABCELL_X59_Y7_N21
\sreaddata1_IDEX~344\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~344_combout\ = ( sinstruction_IFID(24) & ( \reg_file|registers[19][31]~q\ & ( (!sinstruction_IFID(23) & ((\reg_file|registers[27][31]~q\))) # (sinstruction_IFID(23) & (\reg_file|registers[31][31]~q\)) ) ) ) # ( !sinstruction_IFID(24) & ( 
-- \reg_file|registers[19][31]~q\ & ( (!sinstruction_IFID(23)) # (\reg_file|registers[23][31]~q\) ) ) ) # ( sinstruction_IFID(24) & ( !\reg_file|registers[19][31]~q\ & ( (!sinstruction_IFID(23) & ((\reg_file|registers[27][31]~q\))) # (sinstruction_IFID(23) & 
-- (\reg_file|registers[31][31]~q\)) ) ) ) # ( !sinstruction_IFID(24) & ( !\reg_file|registers[19][31]~q\ & ( (\reg_file|registers[23][31]~q\ & sinstruction_IFID(23)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111001100110101010111111111000011110011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[31][31]~q\,
	datab => \reg_file|ALT_INV_registers[27][31]~q\,
	datac => \reg_file|ALT_INV_registers[23][31]~q\,
	datad => ALT_INV_sinstruction_IFID(23),
	datae => ALT_INV_sinstruction_IFID(24),
	dataf => \reg_file|ALT_INV_registers[19][31]~q\,
	combout => \sreaddata1_IDEX~344_combout\);

-- Location: LABCELL_X71_Y6_N21
\sreaddata1_IDEX~345\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~345_combout\ = ( \sreaddata1_IDEX~342_combout\ & ( \sreaddata1_IDEX~344_combout\ & ( ((!sinstruction_IFID(22) & ((\sreaddata1_IDEX~341_combout\))) # (sinstruction_IFID(22) & (\sreaddata1_IDEX~343_combout\))) # 
-- (\sinstruction_IFID[21]~DUPLICATE_q\) ) ) ) # ( !\sreaddata1_IDEX~342_combout\ & ( \sreaddata1_IDEX~344_combout\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & ((!sinstruction_IFID(22) & ((\sreaddata1_IDEX~341_combout\))) # (sinstruction_IFID(22) & 
-- (\sreaddata1_IDEX~343_combout\)))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & (((sinstruction_IFID(22))))) ) ) ) # ( \sreaddata1_IDEX~342_combout\ & ( !\sreaddata1_IDEX~344_combout\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & ((!sinstruction_IFID(22) & 
-- ((\sreaddata1_IDEX~341_combout\))) # (sinstruction_IFID(22) & (\sreaddata1_IDEX~343_combout\)))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & (((!sinstruction_IFID(22))))) ) ) ) # ( !\sreaddata1_IDEX~342_combout\ & ( !\sreaddata1_IDEX~344_combout\ & ( 
-- (!\sinstruction_IFID[21]~DUPLICATE_q\ & ((!sinstruction_IFID(22) & ((\sreaddata1_IDEX~341_combout\))) # (sinstruction_IFID(22) & (\sreaddata1_IDEX~343_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000100010010111110010001000001010011101110101111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	datab => \ALT_INV_sreaddata1_IDEX~343_combout\,
	datac => \ALT_INV_sreaddata1_IDEX~341_combout\,
	datad => ALT_INV_sinstruction_IFID(22),
	datae => \ALT_INV_sreaddata1_IDEX~342_combout\,
	dataf => \ALT_INV_sreaddata1_IDEX~344_combout\,
	combout => \sreaddata1_IDEX~345_combout\);

-- Location: FF_X61_Y9_N28
\reg_file|registers[13][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[31]~31_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[13][31]~q\);

-- Location: LABCELL_X60_Y6_N51
\reg_file|registers[14][31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[14][31]~feeder_combout\ = ( \mux_jal|output[31]~31_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[31]~31_combout\,
	combout => \reg_file|registers[14][31]~feeder_combout\);

-- Location: FF_X60_Y6_N53
\reg_file|registers[14][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[14][31]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[14][31]~q\);

-- Location: FF_X64_Y6_N5
\reg_file|registers[12][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[31]~31_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[12][31]~q\);

-- Location: FF_X64_Y6_N8
\reg_file|registers[15][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[31]~31_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[15][31]~q\);

-- Location: LABCELL_X64_Y6_N9
\sreaddata1_IDEX~348\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~348_combout\ = ( \reg_file|registers[12][31]~q\ & ( \reg_file|registers[15][31]~q\ & ( (!sinstruction_IFID(22) & ((!\sinstruction_IFID[21]~DUPLICATE_q\) # ((\reg_file|registers[13][31]~q\)))) # (sinstruction_IFID(22) & 
-- (((\reg_file|registers[14][31]~q\)) # (\sinstruction_IFID[21]~DUPLICATE_q\))) ) ) ) # ( !\reg_file|registers[12][31]~q\ & ( \reg_file|registers[15][31]~q\ & ( (!sinstruction_IFID(22) & (\sinstruction_IFID[21]~DUPLICATE_q\ & 
-- (\reg_file|registers[13][31]~q\))) # (sinstruction_IFID(22) & (((\reg_file|registers[14][31]~q\)) # (\sinstruction_IFID[21]~DUPLICATE_q\))) ) ) ) # ( \reg_file|registers[12][31]~q\ & ( !\reg_file|registers[15][31]~q\ & ( (!sinstruction_IFID(22) & 
-- ((!\sinstruction_IFID[21]~DUPLICATE_q\) # ((\reg_file|registers[13][31]~q\)))) # (sinstruction_IFID(22) & (!\sinstruction_IFID[21]~DUPLICATE_q\ & ((\reg_file|registers[14][31]~q\)))) ) ) ) # ( !\reg_file|registers[12][31]~q\ & ( 
-- !\reg_file|registers[15][31]~q\ & ( (!sinstruction_IFID(22) & (\sinstruction_IFID[21]~DUPLICATE_q\ & (\reg_file|registers[13][31]~q\))) # (sinstruction_IFID(22) & (!\sinstruction_IFID[21]~DUPLICATE_q\ & ((\reg_file|registers[14][31]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110100010101100111000010011010101111001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(22),
	datab => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	datac => \reg_file|ALT_INV_registers[13][31]~q\,
	datad => \reg_file|ALT_INV_registers[14][31]~q\,
	datae => \reg_file|ALT_INV_registers[12][31]~q\,
	dataf => \reg_file|ALT_INV_registers[15][31]~q\,
	combout => \sreaddata1_IDEX~348_combout\);

-- Location: LABCELL_X64_Y10_N18
\reg_file|registers[1][31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[1][31]~feeder_combout\ = ( \mux_jal|output[31]~31_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[31]~31_combout\,
	combout => \reg_file|registers[1][31]~feeder_combout\);

-- Location: FF_X64_Y10_N20
\reg_file|registers[1][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[1][31]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[1][31]~q\);

-- Location: FF_X65_Y10_N56
\reg_file|registers[2][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[31]~31_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[2][31]~q\);

-- Location: LABCELL_X64_Y10_N0
\reg_file|registers[3][31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[3][31]~feeder_combout\ = ( \mux_jal|output[31]~31_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[31]~31_combout\,
	combout => \reg_file|registers[3][31]~feeder_combout\);

-- Location: FF_X64_Y10_N2
\reg_file|registers[3][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[3][31]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[3][31]~q\);

-- Location: FF_X65_Y9_N46
\reg_file|registers[0][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[31]~31_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[0][31]~q\);

-- Location: LABCELL_X64_Y10_N27
\sreaddata1_IDEX~347\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~347_combout\ = ( \reg_file|registers[3][31]~q\ & ( \reg_file|registers[0][31]~q\ & ( (!sinstruction_IFID(22) & (((!\sinstruction_IFID[21]~DUPLICATE_q\)) # (\reg_file|registers[1][31]~q\))) # (sinstruction_IFID(22) & 
-- (((\sinstruction_IFID[21]~DUPLICATE_q\) # (\reg_file|registers[2][31]~q\)))) ) ) ) # ( !\reg_file|registers[3][31]~q\ & ( \reg_file|registers[0][31]~q\ & ( (!sinstruction_IFID(22) & (((!\sinstruction_IFID[21]~DUPLICATE_q\)) # 
-- (\reg_file|registers[1][31]~q\))) # (sinstruction_IFID(22) & (((\reg_file|registers[2][31]~q\ & !\sinstruction_IFID[21]~DUPLICATE_q\)))) ) ) ) # ( \reg_file|registers[3][31]~q\ & ( !\reg_file|registers[0][31]~q\ & ( (!sinstruction_IFID(22) & 
-- (\reg_file|registers[1][31]~q\ & ((\sinstruction_IFID[21]~DUPLICATE_q\)))) # (sinstruction_IFID(22) & (((\sinstruction_IFID[21]~DUPLICATE_q\) # (\reg_file|registers[2][31]~q\)))) ) ) ) # ( !\reg_file|registers[3][31]~q\ & ( !\reg_file|registers[0][31]~q\ 
-- & ( (!sinstruction_IFID(22) & (\reg_file|registers[1][31]~q\ & ((\sinstruction_IFID[21]~DUPLICATE_q\)))) # (sinstruction_IFID(22) & (((\reg_file|registers[2][31]~q\ & !\sinstruction_IFID[21]~DUPLICATE_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000100000000110111011111001111010001001100111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[1][31]~q\,
	datab => ALT_INV_sinstruction_IFID(22),
	datac => \reg_file|ALT_INV_registers[2][31]~q\,
	datad => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	datae => \reg_file|ALT_INV_registers[3][31]~q\,
	dataf => \reg_file|ALT_INV_registers[0][31]~q\,
	combout => \sreaddata1_IDEX~347_combout\);

-- Location: FF_X64_Y8_N29
\reg_file|registers[8][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[31]~31_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[8][31]~q\);

-- Location: FF_X64_Y8_N34
\reg_file|registers[9][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[31]~31_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[9][31]~q\);

-- Location: FF_X64_Y8_N44
\reg_file|registers[10][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[31]~31_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[10][31]~q\);

-- Location: LABCELL_X63_Y8_N42
\reg_file|registers[11][31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[11][31]~feeder_combout\ = ( \mux_jal|output[31]~31_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[31]~31_combout\,
	combout => \reg_file|registers[11][31]~feeder_combout\);

-- Location: FF_X63_Y8_N44
\reg_file|registers[11][31]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[11][31]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[11][31]~DUPLICATE_q\);

-- Location: LABCELL_X63_Y8_N51
\sreaddata1_IDEX~346\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~346_combout\ = ( \reg_file|registers[10][31]~q\ & ( \reg_file|registers[11][31]~DUPLICATE_q\ & ( ((!\sinstruction_IFID[21]~DUPLICATE_q\ & (\reg_file|registers[8][31]~q\)) # (\sinstruction_IFID[21]~DUPLICATE_q\ & 
-- ((\reg_file|registers[9][31]~q\)))) # (sinstruction_IFID(22)) ) ) ) # ( !\reg_file|registers[10][31]~q\ & ( \reg_file|registers[11][31]~DUPLICATE_q\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & (\reg_file|registers[8][31]~q\ & ((!sinstruction_IFID(22))))) 
-- # (\sinstruction_IFID[21]~DUPLICATE_q\ & (((sinstruction_IFID(22)) # (\reg_file|registers[9][31]~q\)))) ) ) ) # ( \reg_file|registers[10][31]~q\ & ( !\reg_file|registers[11][31]~DUPLICATE_q\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & 
-- (((sinstruction_IFID(22))) # (\reg_file|registers[8][31]~q\))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & (((\reg_file|registers[9][31]~q\ & !sinstruction_IFID(22))))) ) ) ) # ( !\reg_file|registers[10][31]~q\ & ( !\reg_file|registers[11][31]~DUPLICATE_q\ & 
-- ( (!sinstruction_IFID(22) & ((!\sinstruction_IFID[21]~DUPLICATE_q\ & (\reg_file|registers[8][31]~q\)) # (\sinstruction_IFID[21]~DUPLICATE_q\ & ((\reg_file|registers[9][31]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100000000010001111100110001000111001100110100011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[8][31]~q\,
	datab => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	datac => \reg_file|ALT_INV_registers[9][31]~q\,
	datad => ALT_INV_sinstruction_IFID(22),
	datae => \reg_file|ALT_INV_registers[10][31]~q\,
	dataf => \reg_file|ALT_INV_registers[11][31]~DUPLICATE_q\,
	combout => \sreaddata1_IDEX~346_combout\);

-- Location: LABCELL_X73_Y11_N48
\reg_file|registers[6][31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[6][31]~feeder_combout\ = ( \mux_jal|output[31]~31_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[31]~31_combout\,
	combout => \reg_file|registers[6][31]~feeder_combout\);

-- Location: FF_X73_Y11_N50
\reg_file|registers[6][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[6][31]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[6][31]~q\);

-- Location: FF_X72_Y11_N1
\reg_file|registers[5][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[31]~31_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[5][31]~q\);

-- Location: LABCELL_X73_Y11_N18
\reg_file|registers[7][31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[7][31]~feeder_combout\ = ( \mux_jal|output[31]~31_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[31]~31_combout\,
	combout => \reg_file|registers[7][31]~feeder_combout\);

-- Location: FF_X73_Y11_N20
\reg_file|registers[7][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[7][31]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[7][31]~q\);

-- Location: LABCELL_X71_Y7_N30
\reg_file|registers[4][31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[4][31]~feeder_combout\ = ( \mux_jal|output[31]~31_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[31]~31_combout\,
	combout => \reg_file|registers[4][31]~feeder_combout\);

-- Location: FF_X71_Y7_N32
\reg_file|registers[4][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[4][31]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[4][31]~q\);

-- Location: LABCELL_X73_Y11_N42
\sreaddata1_IDEX~349\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~349_combout\ = ( sinstruction_IFID(22) & ( \reg_file|registers[4][31]~q\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & (\reg_file|registers[6][31]~q\)) # (\sinstruction_IFID[21]~DUPLICATE_q\ & ((\reg_file|registers[7][31]~q\))) ) ) ) # ( 
-- !sinstruction_IFID(22) & ( \reg_file|registers[4][31]~q\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\) # (\reg_file|registers[5][31]~q\) ) ) ) # ( sinstruction_IFID(22) & ( !\reg_file|registers[4][31]~q\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & 
-- (\reg_file|registers[6][31]~q\)) # (\sinstruction_IFID[21]~DUPLICATE_q\ & ((\reg_file|registers[7][31]~q\))) ) ) ) # ( !sinstruction_IFID(22) & ( !\reg_file|registers[4][31]~q\ & ( (\reg_file|registers[5][31]~q\ & \sinstruction_IFID[21]~DUPLICATE_q\) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011010101010000111111111111001100110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[6][31]~q\,
	datab => \reg_file|ALT_INV_registers[5][31]~q\,
	datac => \reg_file|ALT_INV_registers[7][31]~q\,
	datad => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	datae => ALT_INV_sinstruction_IFID(22),
	dataf => \reg_file|ALT_INV_registers[4][31]~q\,
	combout => \sreaddata1_IDEX~349_combout\);

-- Location: LABCELL_X64_Y6_N48
\sreaddata1_IDEX~350\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~350_combout\ = ( \sreaddata1_IDEX~346_combout\ & ( \sreaddata1_IDEX~349_combout\ & ( (!\sinstruction_IFID[24]~DUPLICATE_q\ & (((sinstruction_IFID(23)) # (\sreaddata1_IDEX~347_combout\)))) # (\sinstruction_IFID[24]~DUPLICATE_q\ & 
-- (((!sinstruction_IFID(23))) # (\sreaddata1_IDEX~348_combout\))) ) ) ) # ( !\sreaddata1_IDEX~346_combout\ & ( \sreaddata1_IDEX~349_combout\ & ( (!\sinstruction_IFID[24]~DUPLICATE_q\ & (((sinstruction_IFID(23)) # (\sreaddata1_IDEX~347_combout\)))) # 
-- (\sinstruction_IFID[24]~DUPLICATE_q\ & (\sreaddata1_IDEX~348_combout\ & ((sinstruction_IFID(23))))) ) ) ) # ( \sreaddata1_IDEX~346_combout\ & ( !\sreaddata1_IDEX~349_combout\ & ( (!\sinstruction_IFID[24]~DUPLICATE_q\ & (((\sreaddata1_IDEX~347_combout\ & 
-- !sinstruction_IFID(23))))) # (\sinstruction_IFID[24]~DUPLICATE_q\ & (((!sinstruction_IFID(23))) # (\sreaddata1_IDEX~348_combout\))) ) ) ) # ( !\sreaddata1_IDEX~346_combout\ & ( !\sreaddata1_IDEX~349_combout\ & ( (!\sinstruction_IFID[24]~DUPLICATE_q\ & 
-- (((\sreaddata1_IDEX~347_combout\ & !sinstruction_IFID(23))))) # (\sinstruction_IFID[24]~DUPLICATE_q\ & (\sreaddata1_IDEX~348_combout\ & ((sinstruction_IFID(23))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000010001010111110001000100001010101110110101111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IFID[24]~DUPLICATE_q\,
	datab => \ALT_INV_sreaddata1_IDEX~348_combout\,
	datac => \ALT_INV_sreaddata1_IDEX~347_combout\,
	datad => ALT_INV_sinstruction_IFID(23),
	datae => \ALT_INV_sreaddata1_IDEX~346_combout\,
	dataf => \ALT_INV_sreaddata1_IDEX~349_combout\,
	combout => \sreaddata1_IDEX~350_combout\);

-- Location: LABCELL_X71_Y6_N36
\sreaddata1_IDEX~351\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~351_combout\ = ( \sreaddata1_IDEX~345_combout\ & ( \sreaddata1_IDEX~350_combout\ ) ) # ( !\sreaddata1_IDEX~345_combout\ & ( \sreaddata1_IDEX~350_combout\ & ( !sinstruction_IFID(25) ) ) ) # ( \sreaddata1_IDEX~345_combout\ & ( 
-- !\sreaddata1_IDEX~350_combout\ & ( sinstruction_IFID(25) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111110000111100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_sinstruction_IFID(25),
	datae => \ALT_INV_sreaddata1_IDEX~345_combout\,
	dataf => \ALT_INV_sreaddata1_IDEX~350_combout\,
	combout => \sreaddata1_IDEX~351_combout\);

-- Location: FF_X71_Y6_N38
\sreaddata1_IDEX[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sreaddata1_IDEX~351_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata1_IDEX(31));

-- Location: MLABCELL_X82_Y11_N30
\sreaddata1_EXMEM[31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_EXMEM[31]~feeder_combout\ = ( sreaddata1_IDEX(31) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_sreaddata1_IDEX(31),
	combout => \sreaddata1_EXMEM[31]~feeder_combout\);

-- Location: FF_X82_Y11_N31
\sreaddata1_EXMEM[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sreaddata1_EXMEM[31]~feeder_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata1_EXMEM(31));

-- Location: MLABCELL_X82_Y11_N36
\mux_pc|output[31]~62\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_pc|output[31]~62_combout\ = ( sreaddata1_EXMEM(31) & ( (((!\reset_stages~combout\ & \Add0~117_sumout\)) # (\mux_pc|output[31]~61_combout\)) # (\sjr_EXMEM~q\) ) ) # ( !sreaddata1_EXMEM(31) & ( (!\sjr_EXMEM~q\ & (((!\reset_stages~combout\ & 
-- \Add0~117_sumout\)) # (\mux_pc|output[31]~61_combout\))) # (\sjr_EXMEM~q\ & (!\reset_stages~combout\ & ((\Add0~117_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101011001110000010101100111001011111110111110101111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sjr_EXMEM~q\,
	datab => \ALT_INV_reset_stages~combout\,
	datac => \mux_pc|ALT_INV_output[31]~61_combout\,
	datad => \ALT_INV_Add0~117_sumout\,
	dataf => ALT_INV_sreaddata1_EXMEM(31),
	combout => \mux_pc|output[31]~62_combout\);

-- Location: FF_X82_Y11_N38
\pc_mips|pc_output[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \mux_pc|output[31]~62_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc_mips|pc_output\(31));

-- Location: MLABCELL_X82_Y11_N27
\Add0~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~117_sumout\ = SUM(( \pc_mips|pc_output\(31) ) + ( GND ) + ( \Add0~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \pc_mips|ALT_INV_pc_output\(31),
	cin => \Add0~114\,
	sumout => \Add0~117_sumout\);

-- Location: FF_X82_Y11_N29
\sjumpaddress_IDEX[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \Add0~117_sumout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sjumpaddress_IDEX(31));

-- Location: LABCELL_X77_Y11_N33
\sjumpaddress_EXMEM[31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sjumpaddress_EXMEM[31]~feeder_combout\ = ( sjumpaddress_IDEX(31) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_sjumpaddress_IDEX(31),
	combout => \sjumpaddress_EXMEM[31]~feeder_combout\);

-- Location: FF_X77_Y11_N35
\sjumpaddress_EXMEM[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sjumpaddress_EXMEM[31]~feeder_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sjumpaddress_EXMEM(31));

-- Location: FF_X77_Y11_N10
\spc_EXMEM[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => sjumpaddress_EXMEM(31),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_EXMEM(31));

-- Location: LABCELL_X73_Y12_N12
\spc_MEMWB[31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \spc_MEMWB[31]~feeder_combout\ = ( spc_EXMEM(31) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_spc_EXMEM(31),
	combout => \spc_MEMWB[31]~feeder_combout\);

-- Location: FF_X73_Y12_N14
\spc_MEMWB[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \spc_MEMWB[31]~feeder_combout\,
	sclr => \process_8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_MEMWB(31));

-- Location: M10K_X76_Y8_N0
\mem|altsyncram_component|auto_generated|ram_block1a12\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAM:mem|altsyncram:altsyncram_component|altsyncram_imv3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 20,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 6,
	port_b_data_width => 20,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \smemwrite_EXMEM~q\,
	portare => \smemread_EXMEM~q\,
	clk0 => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	portadatain => \mem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \mem|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\);

-- Location: FF_X75_Y8_N31
\smemreaddata_MEMWB[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \mem|altsyncram_component|auto_generated|q_a\(31),
	sclr => \process_8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => smemreaddata_MEMWB(31));

-- Location: MLABCELL_X72_Y10_N54
\mux_jal|output[31]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_jal|output[31]~31_combout\ = ( smemreaddata_MEMWB(31) & ( \sjal_MEMWB~q\ & ( spc_MEMWB(31) ) ) ) # ( !smemreaddata_MEMWB(31) & ( \sjal_MEMWB~q\ & ( spc_MEMWB(31) ) ) ) # ( smemreaddata_MEMWB(31) & ( !\sjal_MEMWB~q\ & ( (salumainresult_MEMWB(31)) # 
-- (\smemtoreg_MEMWB~q\) ) ) ) # ( !smemreaddata_MEMWB(31) & ( !\sjal_MEMWB~q\ & ( (!\smemtoreg_MEMWB~q\ & salumainresult_MEMWB(31)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010010111110101111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_smemtoreg_MEMWB~q\,
	datac => ALT_INV_salumainresult_MEMWB(31),
	datad => ALT_INV_spc_MEMWB(31),
	datae => ALT_INV_smemreaddata_MEMWB(31),
	dataf => \ALT_INV_sjal_MEMWB~q\,
	combout => \mux_jal|output[31]~31_combout\);

-- Location: FF_X68_Y9_N28
\reg_file|registers[18][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[31]~31_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[18][31]~q\);

-- Location: LABCELL_X71_Y4_N42
\sreaddata2_IDEX~343\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~343_combout\ = ( \reg_file|registers[26][31]~q\ & ( \reg_file|registers[22][31]~q\ & ( (!sinstruction_IFID(19) & (((sinstruction_IFID(18))) # (\reg_file|registers[18][31]~q\))) # (sinstruction_IFID(19) & (((!sinstruction_IFID(18)) # 
-- (\reg_file|registers[30][31]~q\)))) ) ) ) # ( !\reg_file|registers[26][31]~q\ & ( \reg_file|registers[22][31]~q\ & ( (!sinstruction_IFID(19) & (((sinstruction_IFID(18))) # (\reg_file|registers[18][31]~q\))) # (sinstruction_IFID(19) & 
-- (((\reg_file|registers[30][31]~q\ & sinstruction_IFID(18))))) ) ) ) # ( \reg_file|registers[26][31]~q\ & ( !\reg_file|registers[22][31]~q\ & ( (!sinstruction_IFID(19) & (\reg_file|registers[18][31]~q\ & ((!sinstruction_IFID(18))))) # 
-- (sinstruction_IFID(19) & (((!sinstruction_IFID(18)) # (\reg_file|registers[30][31]~q\)))) ) ) ) # ( !\reg_file|registers[26][31]~q\ & ( !\reg_file|registers[22][31]~q\ & ( (!sinstruction_IFID(19) & (\reg_file|registers[18][31]~q\ & 
-- ((!sinstruction_IFID(18))))) # (sinstruction_IFID(19) & (((\reg_file|registers[30][31]~q\ & sinstruction_IFID(18))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000101011101110000010100100010101011110111011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(19),
	datab => \reg_file|ALT_INV_registers[18][31]~q\,
	datac => \reg_file|ALT_INV_registers[30][31]~q\,
	datad => ALT_INV_sinstruction_IFID(18),
	datae => \reg_file|ALT_INV_registers[26][31]~q\,
	dataf => \reg_file|ALT_INV_registers[22][31]~q\,
	combout => \sreaddata2_IDEX~343_combout\);

-- Location: MLABCELL_X59_Y7_N36
\sreaddata2_IDEX~344\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~344_combout\ = ( sinstruction_IFID(19) & ( sinstruction_IFID(18) & ( \reg_file|registers[31][31]~q\ ) ) ) # ( !sinstruction_IFID(19) & ( sinstruction_IFID(18) & ( \reg_file|registers[23][31]~q\ ) ) ) # ( sinstruction_IFID(19) & ( 
-- !sinstruction_IFID(18) & ( \reg_file|registers[27][31]~q\ ) ) ) # ( !sinstruction_IFID(19) & ( !sinstruction_IFID(18) & ( \reg_file|registers[19][31]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[31][31]~q\,
	datab => \reg_file|ALT_INV_registers[23][31]~q\,
	datac => \reg_file|ALT_INV_registers[19][31]~q\,
	datad => \reg_file|ALT_INV_registers[27][31]~q\,
	datae => ALT_INV_sinstruction_IFID(19),
	dataf => ALT_INV_sinstruction_IFID(18),
	combout => \sreaddata2_IDEX~344_combout\);

-- Location: FF_X70_Y5_N32
\reg_file|registers[17][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[31]~31_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[17][31]~q\);

-- Location: FF_X67_Y8_N58
\reg_file|registers[25][31]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[31]~31_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[25][31]~DUPLICATE_q\);

-- Location: LABCELL_X70_Y5_N33
\sreaddata2_IDEX~342\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~342_combout\ = ( sinstruction_IFID(18) & ( \reg_file|registers[29][31]~q\ & ( (\reg_file|registers[21][31]~q\) # (sinstruction_IFID(19)) ) ) ) # ( !sinstruction_IFID(18) & ( \reg_file|registers[29][31]~q\ & ( (!sinstruction_IFID(19) & 
-- (\reg_file|registers[17][31]~q\)) # (sinstruction_IFID(19) & ((\reg_file|registers[25][31]~DUPLICATE_q\))) ) ) ) # ( sinstruction_IFID(18) & ( !\reg_file|registers[29][31]~q\ & ( (!sinstruction_IFID(19) & \reg_file|registers[21][31]~q\) ) ) ) # ( 
-- !sinstruction_IFID(18) & ( !\reg_file|registers[29][31]~q\ & ( (!sinstruction_IFID(19) & (\reg_file|registers[17][31]~q\)) # (sinstruction_IFID(19) & ((\reg_file|registers[25][31]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111001000100010001000001010010111110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(19),
	datab => \reg_file|ALT_INV_registers[21][31]~q\,
	datac => \reg_file|ALT_INV_registers[17][31]~q\,
	datad => \reg_file|ALT_INV_registers[25][31]~DUPLICATE_q\,
	datae => ALT_INV_sinstruction_IFID(18),
	dataf => \reg_file|ALT_INV_registers[29][31]~q\,
	combout => \sreaddata2_IDEX~342_combout\);

-- Location: FF_X65_Y6_N26
\reg_file|registers[16][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[31]~31_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[16][31]~q\);

-- Location: MLABCELL_X65_Y6_N27
\sreaddata2_IDEX~341\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~341_combout\ = ( \reg_file|registers[24][31]~q\ & ( \reg_file|registers[28][31]~q\ & ( ((!sinstruction_IFID(18) & ((\reg_file|registers[16][31]~q\))) # (sinstruction_IFID(18) & (\reg_file|registers[20][31]~q\))) # (sinstruction_IFID(19)) 
-- ) ) ) # ( !\reg_file|registers[24][31]~q\ & ( \reg_file|registers[28][31]~q\ & ( (!sinstruction_IFID(18) & (!sinstruction_IFID(19) & ((\reg_file|registers[16][31]~q\)))) # (sinstruction_IFID(18) & (((\reg_file|registers[20][31]~q\)) # 
-- (sinstruction_IFID(19)))) ) ) ) # ( \reg_file|registers[24][31]~q\ & ( !\reg_file|registers[28][31]~q\ & ( (!sinstruction_IFID(18) & (((\reg_file|registers[16][31]~q\)) # (sinstruction_IFID(19)))) # (sinstruction_IFID(18) & (!sinstruction_IFID(19) & 
-- (\reg_file|registers[20][31]~q\))) ) ) ) # ( !\reg_file|registers[24][31]~q\ & ( !\reg_file|registers[28][31]~q\ & ( (!sinstruction_IFID(19) & ((!sinstruction_IFID(18) & ((\reg_file|registers[16][31]~q\))) # (sinstruction_IFID(18) & 
-- (\reg_file|registers[20][31]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001001101010111000010101100111010011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(18),
	datab => ALT_INV_sinstruction_IFID(19),
	datac => \reg_file|ALT_INV_registers[20][31]~q\,
	datad => \reg_file|ALT_INV_registers[16][31]~q\,
	datae => \reg_file|ALT_INV_registers[24][31]~q\,
	dataf => \reg_file|ALT_INV_registers[28][31]~q\,
	combout => \sreaddata2_IDEX~341_combout\);

-- Location: MLABCELL_X72_Y8_N6
\sreaddata2_IDEX~345\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~345_combout\ = ( \sreaddata2_IDEX~342_combout\ & ( \sreaddata2_IDEX~341_combout\ & ( (!sinstruction_IFID(17)) # ((!sinstruction_IFID(16) & (\sreaddata2_IDEX~343_combout\)) # (sinstruction_IFID(16) & ((\sreaddata2_IDEX~344_combout\)))) ) ) 
-- ) # ( !\sreaddata2_IDEX~342_combout\ & ( \sreaddata2_IDEX~341_combout\ & ( (!sinstruction_IFID(16) & (((!sinstruction_IFID(17))) # (\sreaddata2_IDEX~343_combout\))) # (sinstruction_IFID(16) & (((sinstruction_IFID(17) & \sreaddata2_IDEX~344_combout\)))) ) 
-- ) ) # ( \sreaddata2_IDEX~342_combout\ & ( !\sreaddata2_IDEX~341_combout\ & ( (!sinstruction_IFID(16) & (\sreaddata2_IDEX~343_combout\ & (sinstruction_IFID(17)))) # (sinstruction_IFID(16) & (((!sinstruction_IFID(17)) # (\sreaddata2_IDEX~344_combout\)))) ) 
-- ) ) # ( !\sreaddata2_IDEX~342_combout\ & ( !\sreaddata2_IDEX~341_combout\ & ( (sinstruction_IFID(17) & ((!sinstruction_IFID(16) & (\sreaddata2_IDEX~343_combout\)) # (sinstruction_IFID(16) & ((\sreaddata2_IDEX~344_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000111010100100101011110100010101001111111001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(16),
	datab => \ALT_INV_sreaddata2_IDEX~343_combout\,
	datac => ALT_INV_sinstruction_IFID(17),
	datad => \ALT_INV_sreaddata2_IDEX~344_combout\,
	datae => \ALT_INV_sreaddata2_IDEX~342_combout\,
	dataf => \ALT_INV_sreaddata2_IDEX~341_combout\,
	combout => \sreaddata2_IDEX~345_combout\);

-- Location: FF_X64_Y6_N7
\reg_file|registers[15][31]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[31]~31_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[15][31]~DUPLICATE_q\);

-- Location: LABCELL_X60_Y6_N54
\sreaddata2_IDEX~348\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~348_combout\ = ( \reg_file|registers[15][31]~DUPLICATE_q\ & ( \reg_file|registers[13][31]~q\ & ( ((!sinstruction_IFID(17) & ((\reg_file|registers[12][31]~q\))) # (sinstruction_IFID(17) & (\reg_file|registers[14][31]~q\))) # 
-- (sinstruction_IFID(16)) ) ) ) # ( !\reg_file|registers[15][31]~DUPLICATE_q\ & ( \reg_file|registers[13][31]~q\ & ( (!sinstruction_IFID(17) & (((\reg_file|registers[12][31]~q\) # (sinstruction_IFID(16))))) # (sinstruction_IFID(17) & 
-- (\reg_file|registers[14][31]~q\ & (!sinstruction_IFID(16)))) ) ) ) # ( \reg_file|registers[15][31]~DUPLICATE_q\ & ( !\reg_file|registers[13][31]~q\ & ( (!sinstruction_IFID(17) & (((!sinstruction_IFID(16) & \reg_file|registers[12][31]~q\)))) # 
-- (sinstruction_IFID(17) & (((sinstruction_IFID(16))) # (\reg_file|registers[14][31]~q\))) ) ) ) # ( !\reg_file|registers[15][31]~DUPLICATE_q\ & ( !\reg_file|registers[13][31]~q\ & ( (!sinstruction_IFID(16) & ((!sinstruction_IFID(17) & 
-- ((\reg_file|registers[12][31]~q\))) # (sinstruction_IFID(17) & (\reg_file|registers[14][31]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000100111101001100011100110111000001111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[14][31]~q\,
	datab => ALT_INV_sinstruction_IFID(17),
	datac => ALT_INV_sinstruction_IFID(16),
	datad => \reg_file|ALT_INV_registers[12][31]~q\,
	datae => \reg_file|ALT_INV_registers[15][31]~DUPLICATE_q\,
	dataf => \reg_file|ALT_INV_registers[13][31]~q\,
	combout => \sreaddata2_IDEX~348_combout\);

-- Location: FF_X63_Y8_N43
\reg_file|registers[11][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[11][31]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[11][31]~q\);

-- Location: LABCELL_X64_Y8_N54
\sreaddata2_IDEX~346\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~346_combout\ = ( sinstruction_IFID(17) & ( sinstruction_IFID(16) & ( \reg_file|registers[11][31]~q\ ) ) ) # ( !sinstruction_IFID(17) & ( sinstruction_IFID(16) & ( \reg_file|registers[9][31]~q\ ) ) ) # ( sinstruction_IFID(17) & ( 
-- !sinstruction_IFID(16) & ( \reg_file|registers[10][31]~q\ ) ) ) # ( !sinstruction_IFID(17) & ( !sinstruction_IFID(16) & ( \reg_file|registers[8][31]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[9][31]~q\,
	datab => \reg_file|ALT_INV_registers[10][31]~q\,
	datac => \reg_file|ALT_INV_registers[8][31]~q\,
	datad => \reg_file|ALT_INV_registers[11][31]~q\,
	datae => ALT_INV_sinstruction_IFID(17),
	dataf => ALT_INV_sinstruction_IFID(16),
	combout => \sreaddata2_IDEX~346_combout\);

-- Location: FF_X64_Y10_N1
\reg_file|registers[3][31]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[3][31]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[3][31]~DUPLICATE_q\);

-- Location: FF_X64_Y10_N19
\reg_file|registers[1][31]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[1][31]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[1][31]~DUPLICATE_q\);

-- Location: MLABCELL_X65_Y10_N57
\sreaddata2_IDEX~347\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~347_combout\ = ( sinstruction_IFID(16) & ( \reg_file|registers[0][31]~q\ & ( (!sinstruction_IFID(17) & ((\reg_file|registers[1][31]~DUPLICATE_q\))) # (sinstruction_IFID(17) & (\reg_file|registers[3][31]~DUPLICATE_q\)) ) ) ) # ( 
-- !sinstruction_IFID(16) & ( \reg_file|registers[0][31]~q\ & ( (!sinstruction_IFID(17)) # (\reg_file|registers[2][31]~q\) ) ) ) # ( sinstruction_IFID(16) & ( !\reg_file|registers[0][31]~q\ & ( (!sinstruction_IFID(17) & 
-- ((\reg_file|registers[1][31]~DUPLICATE_q\))) # (sinstruction_IFID(17) & (\reg_file|registers[3][31]~DUPLICATE_q\)) ) ) ) # ( !sinstruction_IFID(16) & ( !\reg_file|registers[0][31]~q\ & ( (\reg_file|registers[2][31]~q\ & sinstruction_IFID(17)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000011110011001111111111010101010000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[2][31]~q\,
	datab => \reg_file|ALT_INV_registers[3][31]~DUPLICATE_q\,
	datac => \reg_file|ALT_INV_registers[1][31]~DUPLICATE_q\,
	datad => ALT_INV_sinstruction_IFID(17),
	datae => ALT_INV_sinstruction_IFID(16),
	dataf => \reg_file|ALT_INV_registers[0][31]~q\,
	combout => \sreaddata2_IDEX~347_combout\);

-- Location: FF_X72_Y11_N2
\reg_file|registers[5][31]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[31]~31_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[5][31]~DUPLICATE_q\);

-- Location: MLABCELL_X72_Y11_N12
\sreaddata2_IDEX~349\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~349_combout\ = ( sinstruction_IFID(16) & ( \reg_file|registers[4][31]~q\ & ( (!sinstruction_IFID(17) & (\reg_file|registers[5][31]~DUPLICATE_q\)) # (sinstruction_IFID(17) & ((\reg_file|registers[7][31]~q\))) ) ) ) # ( 
-- !sinstruction_IFID(16) & ( \reg_file|registers[4][31]~q\ & ( (!sinstruction_IFID(17)) # (\reg_file|registers[6][31]~q\) ) ) ) # ( sinstruction_IFID(16) & ( !\reg_file|registers[4][31]~q\ & ( (!sinstruction_IFID(17) & 
-- (\reg_file|registers[5][31]~DUPLICATE_q\)) # (sinstruction_IFID(17) & ((\reg_file|registers[7][31]~q\))) ) ) ) # ( !sinstruction_IFID(16) & ( !\reg_file|registers[4][31]~q\ & ( (\reg_file|registers[6][31]~q\ & sinstruction_IFID(17)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011010100000101111111110011111100110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[5][31]~DUPLICATE_q\,
	datab => \reg_file|ALT_INV_registers[6][31]~q\,
	datac => ALT_INV_sinstruction_IFID(17),
	datad => \reg_file|ALT_INV_registers[7][31]~q\,
	datae => ALT_INV_sinstruction_IFID(16),
	dataf => \reg_file|ALT_INV_registers[4][31]~q\,
	combout => \sreaddata2_IDEX~349_combout\);

-- Location: LABCELL_X66_Y8_N18
\sreaddata2_IDEX~350\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~350_combout\ = ( \sreaddata2_IDEX~347_combout\ & ( \sreaddata2_IDEX~349_combout\ & ( (!sinstruction_IFID(19)) # ((!sinstruction_IFID(18) & ((\sreaddata2_IDEX~346_combout\))) # (sinstruction_IFID(18) & (\sreaddata2_IDEX~348_combout\))) ) ) 
-- ) # ( !\sreaddata2_IDEX~347_combout\ & ( \sreaddata2_IDEX~349_combout\ & ( (!sinstruction_IFID(18) & (((sinstruction_IFID(19) & \sreaddata2_IDEX~346_combout\)))) # (sinstruction_IFID(18) & (((!sinstruction_IFID(19))) # (\sreaddata2_IDEX~348_combout\))) ) 
-- ) ) # ( \sreaddata2_IDEX~347_combout\ & ( !\sreaddata2_IDEX~349_combout\ & ( (!sinstruction_IFID(18) & (((!sinstruction_IFID(19)) # (\sreaddata2_IDEX~346_combout\)))) # (sinstruction_IFID(18) & (\sreaddata2_IDEX~348_combout\ & (sinstruction_IFID(19)))) ) 
-- ) ) # ( !\sreaddata2_IDEX~347_combout\ & ( !\sreaddata2_IDEX~349_combout\ & ( (sinstruction_IFID(19) & ((!sinstruction_IFID(18) & ((\sreaddata2_IDEX~346_combout\))) # (sinstruction_IFID(18) & (\sreaddata2_IDEX~348_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001011101000011010101101010001010110111111000111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(18),
	datab => \ALT_INV_sreaddata2_IDEX~348_combout\,
	datac => ALT_INV_sinstruction_IFID(19),
	datad => \ALT_INV_sreaddata2_IDEX~346_combout\,
	datae => \ALT_INV_sreaddata2_IDEX~347_combout\,
	dataf => \ALT_INV_sreaddata2_IDEX~349_combout\,
	combout => \sreaddata2_IDEX~350_combout\);

-- Location: MLABCELL_X72_Y8_N54
\sreaddata2_IDEX~351\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~351_combout\ = ( \sreaddata2_IDEX~350_combout\ & ( (!sinstruction_IFID(20)) # (\sreaddata2_IDEX~345_combout\) ) ) # ( !\sreaddata2_IDEX~350_combout\ & ( (\sreaddata2_IDEX~345_combout\ & sinstruction_IFID(20)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111111111001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_sreaddata2_IDEX~345_combout\,
	datad => ALT_INV_sinstruction_IFID(20),
	dataf => \ALT_INV_sreaddata2_IDEX~350_combout\,
	combout => \sreaddata2_IDEX~351_combout\);

-- Location: FF_X72_Y8_N56
\sreaddata2_IDEX[31]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sreaddata2_IDEX~351_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sreaddata2_IDEX[31]~DUPLICATE_q\);

-- Location: FF_X72_Y8_N35
\sreaddata2_EXMEM[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \sreaddata2_IDEX[31]~DUPLICATE_q\,
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata2_EXMEM(31));

-- Location: FF_X73_Y9_N5
\smemreaddata_MEMWB[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \mem|altsyncram_component|auto_generated|q_a\(18),
	sclr => \process_8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => smemreaddata_MEMWB(18));

-- Location: LABCELL_X74_Y10_N48
\mux_jal|output[18]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_jal|output[18]~18_combout\ = ( \sjal_MEMWB~q\ & ( spc_MEMWB(18) ) ) # ( !\sjal_MEMWB~q\ & ( (!\smemtoreg_MEMWB~q\ & (salumainresult_MEMWB(18))) # (\smemtoreg_MEMWB~q\ & ((smemreaddata_MEMWB(18)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111010001000111011100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salumainresult_MEMWB(18),
	datab => \ALT_INV_smemtoreg_MEMWB~q\,
	datac => ALT_INV_spc_MEMWB(18),
	datad => ALT_INV_smemreaddata_MEMWB(18),
	dataf => \ALT_INV_sjal_MEMWB~q\,
	combout => \mux_jal|output[18]~18_combout\);

-- Location: FF_X66_Y8_N49
\reg_file|registers[17][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[18]~18_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[17][18]~q\);

-- Location: LABCELL_X66_Y8_N51
\sreaddata2_IDEX~199\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~199_combout\ = ( \reg_file|registers[21][18]~q\ & ( \reg_file|registers[25][18]~q\ & ( (!sinstruction_IFID(19) & (((\sinstruction_IFID[18]~DUPLICATE_q\)) # (\reg_file|registers[17][18]~q\))) # (sinstruction_IFID(19) & 
-- (((!\sinstruction_IFID[18]~DUPLICATE_q\) # (\reg_file|registers[29][18]~q\)))) ) ) ) # ( !\reg_file|registers[21][18]~q\ & ( \reg_file|registers[25][18]~q\ & ( (!sinstruction_IFID(19) & (\reg_file|registers[17][18]~q\ & 
-- (!\sinstruction_IFID[18]~DUPLICATE_q\))) # (sinstruction_IFID(19) & (((!\sinstruction_IFID[18]~DUPLICATE_q\) # (\reg_file|registers[29][18]~q\)))) ) ) ) # ( \reg_file|registers[21][18]~q\ & ( !\reg_file|registers[25][18]~q\ & ( (!sinstruction_IFID(19) & 
-- (((\sinstruction_IFID[18]~DUPLICATE_q\)) # (\reg_file|registers[17][18]~q\))) # (sinstruction_IFID(19) & (((\sinstruction_IFID[18]~DUPLICATE_q\ & \reg_file|registers[29][18]~q\)))) ) ) ) # ( !\reg_file|registers[21][18]~q\ & ( 
-- !\reg_file|registers[25][18]~q\ & ( (!sinstruction_IFID(19) & (\reg_file|registers[17][18]~q\ & (!\sinstruction_IFID[18]~DUPLICATE_q\))) # (sinstruction_IFID(19) & (((\sinstruction_IFID[18]~DUPLICATE_q\ & \reg_file|registers[29][18]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100101001010100010111101110000011101010111101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(19),
	datab => \reg_file|ALT_INV_registers[17][18]~q\,
	datac => \ALT_INV_sinstruction_IFID[18]~DUPLICATE_q\,
	datad => \reg_file|ALT_INV_registers[29][18]~q\,
	datae => \reg_file|ALT_INV_registers[21][18]~q\,
	dataf => \reg_file|ALT_INV_registers[25][18]~q\,
	combout => \sreaddata2_IDEX~199_combout\);

-- Location: LABCELL_X67_Y4_N39
\sreaddata2_IDEX~198\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~198_combout\ = ( sinstruction_IFID(18) & ( \reg_file|registers[24][18]~q\ & ( (!sinstruction_IFID(19) & ((\reg_file|registers[20][18]~q\))) # (sinstruction_IFID(19) & (\reg_file|registers[28][18]~q\)) ) ) ) # ( !sinstruction_IFID(18) & ( 
-- \reg_file|registers[24][18]~q\ & ( (sinstruction_IFID(19)) # (\reg_file|registers[16][18]~q\) ) ) ) # ( sinstruction_IFID(18) & ( !\reg_file|registers[24][18]~q\ & ( (!sinstruction_IFID(19) & ((\reg_file|registers[20][18]~q\))) # (sinstruction_IFID(19) & 
-- (\reg_file|registers[28][18]~q\)) ) ) ) # ( !sinstruction_IFID(18) & ( !\reg_file|registers[24][18]~q\ & ( (\reg_file|registers[16][18]~q\ & !sinstruction_IFID(19)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000000000111111001101011111010111110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[16][18]~q\,
	datab => \reg_file|ALT_INV_registers[28][18]~q\,
	datac => ALT_INV_sinstruction_IFID(19),
	datad => \reg_file|ALT_INV_registers[20][18]~q\,
	datae => ALT_INV_sinstruction_IFID(18),
	dataf => \reg_file|ALT_INV_registers[24][18]~q\,
	combout => \sreaddata2_IDEX~198_combout\);

-- Location: LABCELL_X60_Y11_N51
\sreaddata2_IDEX~200\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~200_combout\ = ( sinstruction_IFID(19) & ( \sinstruction_IFID[18]~DUPLICATE_q\ & ( \reg_file|registers[30][18]~q\ ) ) ) # ( !sinstruction_IFID(19) & ( \sinstruction_IFID[18]~DUPLICATE_q\ & ( \reg_file|registers[22][18]~q\ ) ) ) # ( 
-- sinstruction_IFID(19) & ( !\sinstruction_IFID[18]~DUPLICATE_q\ & ( \reg_file|registers[26][18]~q\ ) ) ) # ( !sinstruction_IFID(19) & ( !\sinstruction_IFID[18]~DUPLICATE_q\ & ( \reg_file|registers[18][18]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[26][18]~q\,
	datab => \reg_file|ALT_INV_registers[22][18]~q\,
	datac => \reg_file|ALT_INV_registers[18][18]~q\,
	datad => \reg_file|ALT_INV_registers[30][18]~q\,
	datae => ALT_INV_sinstruction_IFID(19),
	dataf => \ALT_INV_sinstruction_IFID[18]~DUPLICATE_q\,
	combout => \sreaddata2_IDEX~200_combout\);

-- Location: MLABCELL_X65_Y6_N36
\sreaddata2_IDEX~201\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~201_combout\ = ( \reg_file|registers[27][18]~q\ & ( \reg_file|registers[23][18]~q\ & ( (!sinstruction_IFID(18) & (((sinstruction_IFID(19))) # (\reg_file|registers[19][18]~q\))) # (sinstruction_IFID(18) & (((!sinstruction_IFID(19)) # 
-- (\reg_file|registers[31][18]~q\)))) ) ) ) # ( !\reg_file|registers[27][18]~q\ & ( \reg_file|registers[23][18]~q\ & ( (!sinstruction_IFID(18) & (\reg_file|registers[19][18]~q\ & ((!sinstruction_IFID(19))))) # (sinstruction_IFID(18) & 
-- (((!sinstruction_IFID(19)) # (\reg_file|registers[31][18]~q\)))) ) ) ) # ( \reg_file|registers[27][18]~q\ & ( !\reg_file|registers[23][18]~q\ & ( (!sinstruction_IFID(18) & (((sinstruction_IFID(19))) # (\reg_file|registers[19][18]~q\))) # 
-- (sinstruction_IFID(18) & (((\reg_file|registers[31][18]~q\ & sinstruction_IFID(19))))) ) ) ) # ( !\reg_file|registers[27][18]~q\ & ( !\reg_file|registers[23][18]~q\ & ( (!sinstruction_IFID(18) & (\reg_file|registers[19][18]~q\ & 
-- ((!sinstruction_IFID(19))))) # (sinstruction_IFID(18) & (((\reg_file|registers[31][18]~q\ & sinstruction_IFID(19))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000101001000101010111101110111000001010111011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(18),
	datab => \reg_file|ALT_INV_registers[19][18]~q\,
	datac => \reg_file|ALT_INV_registers[31][18]~q\,
	datad => ALT_INV_sinstruction_IFID(19),
	datae => \reg_file|ALT_INV_registers[27][18]~q\,
	dataf => \reg_file|ALT_INV_registers[23][18]~q\,
	combout => \sreaddata2_IDEX~201_combout\);

-- Location: LABCELL_X66_Y8_N54
\sreaddata2_IDEX~202\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~202_combout\ = ( \sreaddata2_IDEX~200_combout\ & ( \sreaddata2_IDEX~201_combout\ & ( ((!sinstruction_IFID(16) & ((\sreaddata2_IDEX~198_combout\))) # (sinstruction_IFID(16) & (\sreaddata2_IDEX~199_combout\))) # (sinstruction_IFID(17)) ) ) 
-- ) # ( !\sreaddata2_IDEX~200_combout\ & ( \sreaddata2_IDEX~201_combout\ & ( (!sinstruction_IFID(17) & ((!sinstruction_IFID(16) & ((\sreaddata2_IDEX~198_combout\))) # (sinstruction_IFID(16) & (\sreaddata2_IDEX~199_combout\)))) # (sinstruction_IFID(17) & 
-- (sinstruction_IFID(16))) ) ) ) # ( \sreaddata2_IDEX~200_combout\ & ( !\sreaddata2_IDEX~201_combout\ & ( (!sinstruction_IFID(17) & ((!sinstruction_IFID(16) & ((\sreaddata2_IDEX~198_combout\))) # (sinstruction_IFID(16) & (\sreaddata2_IDEX~199_combout\)))) # 
-- (sinstruction_IFID(17) & (!sinstruction_IFID(16))) ) ) ) # ( !\sreaddata2_IDEX~200_combout\ & ( !\sreaddata2_IDEX~201_combout\ & ( (!sinstruction_IFID(17) & ((!sinstruction_IFID(16) & ((\sreaddata2_IDEX~198_combout\))) # (sinstruction_IFID(16) & 
-- (\sreaddata2_IDEX~199_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010010001101100111000010011100110110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(17),
	datab => ALT_INV_sinstruction_IFID(16),
	datac => \ALT_INV_sreaddata2_IDEX~199_combout\,
	datad => \ALT_INV_sreaddata2_IDEX~198_combout\,
	datae => \ALT_INV_sreaddata2_IDEX~200_combout\,
	dataf => \ALT_INV_sreaddata2_IDEX~201_combout\,
	combout => \sreaddata2_IDEX~202_combout\);

-- Location: FF_X64_Y11_N31
\reg_file|registers[3][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[3][18]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[3][18]~q\);

-- Location: MLABCELL_X65_Y11_N3
\sreaddata2_IDEX~204\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~204_combout\ = ( sinstruction_IFID(17) & ( \reg_file|registers[3][18]~q\ & ( (\reg_file|registers[2][18]~q\) # (sinstruction_IFID(16)) ) ) ) # ( !sinstruction_IFID(17) & ( \reg_file|registers[3][18]~q\ & ( (!sinstruction_IFID(16) & 
-- ((\reg_file|registers[0][18]~q\))) # (sinstruction_IFID(16) & (\reg_file|registers[1][18]~q\)) ) ) ) # ( sinstruction_IFID(17) & ( !\reg_file|registers[3][18]~q\ & ( (!sinstruction_IFID(16) & \reg_file|registers[2][18]~q\) ) ) ) # ( !sinstruction_IFID(17) 
-- & ( !\reg_file|registers[3][18]~q\ & ( (!sinstruction_IFID(16) & ((\reg_file|registers[0][18]~q\))) # (sinstruction_IFID(16) & (\reg_file|registers[1][18]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000000001010101000011011000110110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(16),
	datab => \reg_file|ALT_INV_registers[1][18]~q\,
	datac => \reg_file|ALT_INV_registers[0][18]~q\,
	datad => \reg_file|ALT_INV_registers[2][18]~q\,
	datae => ALT_INV_sinstruction_IFID(17),
	dataf => \reg_file|ALT_INV_registers[3][18]~q\,
	combout => \sreaddata2_IDEX~204_combout\);

-- Location: FF_X63_Y8_N38
\reg_file|registers[11][18]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[18]~18_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[11][18]~DUPLICATE_q\);

-- Location: LABCELL_X66_Y9_N30
\sreaddata2_IDEX~203\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~203_combout\ = ( \reg_file|registers[9][18]~q\ & ( \reg_file|registers[11][18]~DUPLICATE_q\ & ( ((!sinstruction_IFID(17) & ((\reg_file|registers[8][18]~q\))) # (sinstruction_IFID(17) & (\reg_file|registers[10][18]~q\))) # 
-- (sinstruction_IFID(16)) ) ) ) # ( !\reg_file|registers[9][18]~q\ & ( \reg_file|registers[11][18]~DUPLICATE_q\ & ( (!sinstruction_IFID(16) & ((!sinstruction_IFID(17) & ((\reg_file|registers[8][18]~q\))) # (sinstruction_IFID(17) & 
-- (\reg_file|registers[10][18]~q\)))) # (sinstruction_IFID(16) & (sinstruction_IFID(17))) ) ) ) # ( \reg_file|registers[9][18]~q\ & ( !\reg_file|registers[11][18]~DUPLICATE_q\ & ( (!sinstruction_IFID(16) & ((!sinstruction_IFID(17) & 
-- ((\reg_file|registers[8][18]~q\))) # (sinstruction_IFID(17) & (\reg_file|registers[10][18]~q\)))) # (sinstruction_IFID(16) & (!sinstruction_IFID(17))) ) ) ) # ( !\reg_file|registers[9][18]~q\ & ( !\reg_file|registers[11][18]~DUPLICATE_q\ & ( 
-- (!sinstruction_IFID(16) & ((!sinstruction_IFID(17) & ((\reg_file|registers[8][18]~q\))) # (sinstruction_IFID(17) & (\reg_file|registers[10][18]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010010001101100111000010011100110110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(16),
	datab => ALT_INV_sinstruction_IFID(17),
	datac => \reg_file|ALT_INV_registers[10][18]~q\,
	datad => \reg_file|ALT_INV_registers[8][18]~q\,
	datae => \reg_file|ALT_INV_registers[9][18]~q\,
	dataf => \reg_file|ALT_INV_registers[11][18]~DUPLICATE_q\,
	combout => \sreaddata2_IDEX~203_combout\);

-- Location: LABCELL_X66_Y9_N3
\sreaddata2_IDEX~205\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~205_combout\ = ( \reg_file|registers[12][18]~q\ & ( \reg_file|registers[13][18]~q\ & ( (!sinstruction_IFID(17)) # ((!sinstruction_IFID(16) & ((\reg_file|registers[14][18]~q\))) # (sinstruction_IFID(16) & (\reg_file|registers[15][18]~q\))) 
-- ) ) ) # ( !\reg_file|registers[12][18]~q\ & ( \reg_file|registers[13][18]~q\ & ( (!sinstruction_IFID(16) & (((sinstruction_IFID(17) & \reg_file|registers[14][18]~q\)))) # (sinstruction_IFID(16) & (((!sinstruction_IFID(17))) # 
-- (\reg_file|registers[15][18]~q\))) ) ) ) # ( \reg_file|registers[12][18]~q\ & ( !\reg_file|registers[13][18]~q\ & ( (!sinstruction_IFID(16) & (((!sinstruction_IFID(17)) # (\reg_file|registers[14][18]~q\)))) # (sinstruction_IFID(16) & 
-- (\reg_file|registers[15][18]~q\ & (sinstruction_IFID(17)))) ) ) ) # ( !\reg_file|registers[12][18]~q\ & ( !\reg_file|registers[13][18]~q\ & ( (sinstruction_IFID(17) & ((!sinstruction_IFID(16) & ((\reg_file|registers[14][18]~q\))) # (sinstruction_IFID(16) 
-- & (\reg_file|registers[15][18]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001011101000011010101101010001010110111111000111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(16),
	datab => \reg_file|ALT_INV_registers[15][18]~q\,
	datac => ALT_INV_sinstruction_IFID(17),
	datad => \reg_file|ALT_INV_registers[14][18]~q\,
	datae => \reg_file|ALT_INV_registers[12][18]~q\,
	dataf => \reg_file|ALT_INV_registers[13][18]~q\,
	combout => \sreaddata2_IDEX~205_combout\);

-- Location: FF_X74_Y10_N32
\reg_file|registers[5][18]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[18]~18_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[5][18]~DUPLICATE_q\);

-- Location: LABCELL_X74_Y10_N33
\sreaddata2_IDEX~206\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~206_combout\ = ( \reg_file|registers[4][18]~q\ & ( \reg_file|registers[6][18]~q\ & ( (!sinstruction_IFID(16)) # ((!sinstruction_IFID(17) & ((\reg_file|registers[5][18]~DUPLICATE_q\))) # (sinstruction_IFID(17) & 
-- (\reg_file|registers[7][18]~q\))) ) ) ) # ( !\reg_file|registers[4][18]~q\ & ( \reg_file|registers[6][18]~q\ & ( (!sinstruction_IFID(17) & (((\reg_file|registers[5][18]~DUPLICATE_q\ & sinstruction_IFID(16))))) # (sinstruction_IFID(17) & 
-- (((!sinstruction_IFID(16))) # (\reg_file|registers[7][18]~q\))) ) ) ) # ( \reg_file|registers[4][18]~q\ & ( !\reg_file|registers[6][18]~q\ & ( (!sinstruction_IFID(17) & (((!sinstruction_IFID(16)) # (\reg_file|registers[5][18]~DUPLICATE_q\)))) # 
-- (sinstruction_IFID(17) & (\reg_file|registers[7][18]~q\ & ((sinstruction_IFID(16))))) ) ) ) # ( !\reg_file|registers[4][18]~q\ & ( !\reg_file|registers[6][18]~q\ & ( (sinstruction_IFID(16) & ((!sinstruction_IFID(17) & 
-- ((\reg_file|registers[5][18]~DUPLICATE_q\))) # (sinstruction_IFID(17) & (\reg_file|registers[7][18]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101110011000001110100110011000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[7][18]~q\,
	datab => ALT_INV_sinstruction_IFID(17),
	datac => \reg_file|ALT_INV_registers[5][18]~DUPLICATE_q\,
	datad => ALT_INV_sinstruction_IFID(16),
	datae => \reg_file|ALT_INV_registers[4][18]~q\,
	dataf => \reg_file|ALT_INV_registers[6][18]~q\,
	combout => \sreaddata2_IDEX~206_combout\);

-- Location: LABCELL_X66_Y9_N6
\sreaddata2_IDEX~207\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~207_combout\ = ( \sreaddata2_IDEX~205_combout\ & ( \sreaddata2_IDEX~206_combout\ & ( ((!sinstruction_IFID(19) & (\sreaddata2_IDEX~204_combout\)) # (sinstruction_IFID(19) & ((\sreaddata2_IDEX~203_combout\)))) # (sinstruction_IFID(18)) ) ) 
-- ) # ( !\sreaddata2_IDEX~205_combout\ & ( \sreaddata2_IDEX~206_combout\ & ( (!sinstruction_IFID(18) & ((!sinstruction_IFID(19) & (\sreaddata2_IDEX~204_combout\)) # (sinstruction_IFID(19) & ((\sreaddata2_IDEX~203_combout\))))) # (sinstruction_IFID(18) & 
-- (((!sinstruction_IFID(19))))) ) ) ) # ( \sreaddata2_IDEX~205_combout\ & ( !\sreaddata2_IDEX~206_combout\ & ( (!sinstruction_IFID(18) & ((!sinstruction_IFID(19) & (\sreaddata2_IDEX~204_combout\)) # (sinstruction_IFID(19) & 
-- ((\sreaddata2_IDEX~203_combout\))))) # (sinstruction_IFID(18) & (((sinstruction_IFID(19))))) ) ) ) # ( !\sreaddata2_IDEX~205_combout\ & ( !\sreaddata2_IDEX~206_combout\ & ( (!sinstruction_IFID(18) & ((!sinstruction_IFID(19) & 
-- (\sreaddata2_IDEX~204_combout\)) # (sinstruction_IFID(19) & ((\sreaddata2_IDEX~203_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000001010001000100101111101110111000010100111011101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(18),
	datab => \ALT_INV_sreaddata2_IDEX~204_combout\,
	datac => \ALT_INV_sreaddata2_IDEX~203_combout\,
	datad => ALT_INV_sinstruction_IFID(19),
	datae => \ALT_INV_sreaddata2_IDEX~205_combout\,
	dataf => \ALT_INV_sreaddata2_IDEX~206_combout\,
	combout => \sreaddata2_IDEX~207_combout\);

-- Location: LABCELL_X66_Y8_N39
\sreaddata2_IDEX~208\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~208_combout\ = ( \sreaddata2_IDEX~207_combout\ & ( (!\sinstruction_IFID[20]~DUPLICATE_q\) # (\sreaddata2_IDEX~202_combout\) ) ) # ( !\sreaddata2_IDEX~207_combout\ & ( (\sinstruction_IFID[20]~DUPLICATE_q\ & \sreaddata2_IDEX~202_combout\) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010110101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IFID[20]~DUPLICATE_q\,
	datad => \ALT_INV_sreaddata2_IDEX~202_combout\,
	dataf => \ALT_INV_sreaddata2_IDEX~207_combout\,
	combout => \sreaddata2_IDEX~208_combout\);

-- Location: FF_X66_Y8_N40
\sreaddata2_IDEX[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sreaddata2_IDEX~208_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata2_IDEX(18));

-- Location: FF_X66_Y8_N58
\sreaddata2_EXMEM[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => sreaddata2_IDEX(18),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata2_EXMEM(18));

-- Location: FF_X74_Y8_N52
\smemreaddata_MEMWB[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \mem|altsyncram_component|auto_generated|q_a\(19),
	sclr => \process_8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => smemreaddata_MEMWB(19));

-- Location: FF_X80_Y13_N52
\spc_EXMEM[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_IDEX(19),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_EXMEM(19));

-- Location: MLABCELL_X78_Y11_N45
\spc_MEMWB[19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \spc_MEMWB[19]~feeder_combout\ = ( spc_EXMEM(19) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_spc_EXMEM(19),
	combout => \spc_MEMWB[19]~feeder_combout\);

-- Location: FF_X78_Y11_N46
\spc_MEMWB[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \spc_MEMWB[19]~feeder_combout\,
	sclr => \process_8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_MEMWB(19));

-- Location: LABCELL_X73_Y10_N42
\mux_jal|output[19]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_jal|output[19]~19_combout\ = ( smemreaddata_MEMWB(19) & ( spc_MEMWB(19) & ( ((salumainresult_MEMWB(19)) # (\smemtoreg_MEMWB~q\)) # (\sjal_MEMWB~q\) ) ) ) # ( !smemreaddata_MEMWB(19) & ( spc_MEMWB(19) & ( ((!\smemtoreg_MEMWB~q\ & 
-- salumainresult_MEMWB(19))) # (\sjal_MEMWB~q\) ) ) ) # ( smemreaddata_MEMWB(19) & ( !spc_MEMWB(19) & ( (!\sjal_MEMWB~q\ & ((salumainresult_MEMWB(19)) # (\smemtoreg_MEMWB~q\))) ) ) ) # ( !smemreaddata_MEMWB(19) & ( !spc_MEMWB(19) & ( (!\sjal_MEMWB~q\ & 
-- (!\smemtoreg_MEMWB~q\ & salumainresult_MEMWB(19))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011000000000011001100110000110011111100110011111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_sjal_MEMWB~q\,
	datac => \ALT_INV_smemtoreg_MEMWB~q\,
	datad => ALT_INV_salumainresult_MEMWB(19),
	datae => ALT_INV_smemreaddata_MEMWB(19),
	dataf => ALT_INV_spc_MEMWB(19),
	combout => \mux_jal|output[19]~19_combout\);

-- Location: LABCELL_X64_Y11_N51
\reg_file|registers[0][19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[0][19]~feeder_combout\ = ( \mux_jal|output[19]~19_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[19]~19_combout\,
	combout => \reg_file|registers[0][19]~feeder_combout\);

-- Location: FF_X64_Y11_N53
\reg_file|registers[0][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[0][19]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[0][19]~q\);

-- Location: FF_X65_Y10_N13
\reg_file|registers[2][19]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[19]~19_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[2][19]~DUPLICATE_q\);

-- Location: LABCELL_X64_Y11_N36
\sreaddata1_IDEX~215\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~215_combout\ = ( sinstruction_IFID(22) & ( \sinstruction_IFID[21]~DUPLICATE_q\ & ( \reg_file|registers[3][19]~q\ ) ) ) # ( !sinstruction_IFID(22) & ( \sinstruction_IFID[21]~DUPLICATE_q\ & ( \reg_file|registers[1][19]~q\ ) ) ) # ( 
-- sinstruction_IFID(22) & ( !\sinstruction_IFID[21]~DUPLICATE_q\ & ( \reg_file|registers[2][19]~DUPLICATE_q\ ) ) ) # ( !sinstruction_IFID(22) & ( !\sinstruction_IFID[21]~DUPLICATE_q\ & ( \reg_file|registers[0][19]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[0][19]~q\,
	datab => \reg_file|ALT_INV_registers[1][19]~q\,
	datac => \reg_file|ALT_INV_registers[2][19]~DUPLICATE_q\,
	datad => \reg_file|ALT_INV_registers[3][19]~q\,
	datae => ALT_INV_sinstruction_IFID(22),
	dataf => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	combout => \sreaddata1_IDEX~215_combout\);

-- Location: FF_X64_Y7_N8
\reg_file|registers[10][19]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[19]~19_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[10][19]~DUPLICATE_q\);

-- Location: FF_X64_Y7_N26
\reg_file|registers[11][19]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[19]~19_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[11][19]~DUPLICATE_q\);

-- Location: LABCELL_X64_Y7_N27
\sreaddata1_IDEX~214\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~214_combout\ = ( \reg_file|registers[8][19]~q\ & ( \reg_file|registers[11][19]~DUPLICATE_q\ & ( (!sinstruction_IFID(22) & (((!\sinstruction_IFID[21]~DUPLICATE_q\)) # (\reg_file|registers[9][19]~q\))) # (sinstruction_IFID(22) & 
-- (((\sinstruction_IFID[21]~DUPLICATE_q\) # (\reg_file|registers[10][19]~DUPLICATE_q\)))) ) ) ) # ( !\reg_file|registers[8][19]~q\ & ( \reg_file|registers[11][19]~DUPLICATE_q\ & ( (!sinstruction_IFID(22) & (\reg_file|registers[9][19]~q\ & 
-- ((\sinstruction_IFID[21]~DUPLICATE_q\)))) # (sinstruction_IFID(22) & (((\sinstruction_IFID[21]~DUPLICATE_q\) # (\reg_file|registers[10][19]~DUPLICATE_q\)))) ) ) ) # ( \reg_file|registers[8][19]~q\ & ( !\reg_file|registers[11][19]~DUPLICATE_q\ & ( 
-- (!sinstruction_IFID(22) & (((!\sinstruction_IFID[21]~DUPLICATE_q\)) # (\reg_file|registers[9][19]~q\))) # (sinstruction_IFID(22) & (((\reg_file|registers[10][19]~DUPLICATE_q\ & !\sinstruction_IFID[21]~DUPLICATE_q\)))) ) ) ) # ( 
-- !\reg_file|registers[8][19]~q\ & ( !\reg_file|registers[11][19]~DUPLICATE_q\ & ( (!sinstruction_IFID(22) & (\reg_file|registers[9][19]~q\ & ((\sinstruction_IFID[21]~DUPLICATE_q\)))) # (sinstruction_IFID(22) & (((\reg_file|registers[10][19]~DUPLICATE_q\ & 
-- !\sinstruction_IFID[21]~DUPLICATE_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100010101011110010001000000101011101111010111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(22),
	datab => \reg_file|ALT_INV_registers[9][19]~q\,
	datac => \reg_file|ALT_INV_registers[10][19]~DUPLICATE_q\,
	datad => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	datae => \reg_file|ALT_INV_registers[8][19]~q\,
	dataf => \reg_file|ALT_INV_registers[11][19]~DUPLICATE_q\,
	combout => \sreaddata1_IDEX~214_combout\);

-- Location: LABCELL_X60_Y8_N30
\sreaddata1_IDEX~216\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~216_combout\ = ( \sinstruction_IFID[21]~DUPLICATE_q\ & ( sinstruction_IFID(22) & ( \reg_file|registers[15][19]~q\ ) ) ) # ( !\sinstruction_IFID[21]~DUPLICATE_q\ & ( sinstruction_IFID(22) & ( \reg_file|registers[14][19]~q\ ) ) ) # ( 
-- \sinstruction_IFID[21]~DUPLICATE_q\ & ( !sinstruction_IFID(22) & ( \reg_file|registers[13][19]~q\ ) ) ) # ( !\sinstruction_IFID[21]~DUPLICATE_q\ & ( !sinstruction_IFID(22) & ( \reg_file|registers[12][19]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[15][19]~q\,
	datab => \reg_file|ALT_INV_registers[12][19]~q\,
	datac => \reg_file|ALT_INV_registers[14][19]~q\,
	datad => \reg_file|ALT_INV_registers[13][19]~q\,
	datae => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	dataf => ALT_INV_sinstruction_IFID(22),
	combout => \sreaddata1_IDEX~216_combout\);

-- Location: LABCELL_X71_Y5_N18
\sreaddata1_IDEX~217\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~217_combout\ = ( \reg_file|registers[6][19]~q\ & ( \reg_file|registers[7][19]~q\ & ( ((!\sinstruction_IFID[21]~DUPLICATE_q\ & (\reg_file|registers[4][19]~q\)) # (\sinstruction_IFID[21]~DUPLICATE_q\ & ((\reg_file|registers[5][19]~q\)))) # 
-- (sinstruction_IFID(22)) ) ) ) # ( !\reg_file|registers[6][19]~q\ & ( \reg_file|registers[7][19]~q\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & (\reg_file|registers[4][19]~q\ & (!sinstruction_IFID(22)))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & 
-- (((\reg_file|registers[5][19]~q\) # (sinstruction_IFID(22))))) ) ) ) # ( \reg_file|registers[6][19]~q\ & ( !\reg_file|registers[7][19]~q\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & (((sinstruction_IFID(22))) # (\reg_file|registers[4][19]~q\))) # 
-- (\sinstruction_IFID[21]~DUPLICATE_q\ & (((!sinstruction_IFID(22) & \reg_file|registers[5][19]~q\)))) ) ) ) # ( !\reg_file|registers[6][19]~q\ & ( !\reg_file|registers[7][19]~q\ & ( (!sinstruction_IFID(22) & ((!\sinstruction_IFID[21]~DUPLICATE_q\ & 
-- (\reg_file|registers[4][19]~q\)) # (\sinstruction_IFID[21]~DUPLICATE_q\ & ((\reg_file|registers[5][19]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110000010011000111110001000011011100110100111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[4][19]~q\,
	datab => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	datac => ALT_INV_sinstruction_IFID(22),
	datad => \reg_file|ALT_INV_registers[5][19]~q\,
	datae => \reg_file|ALT_INV_registers[6][19]~q\,
	dataf => \reg_file|ALT_INV_registers[7][19]~q\,
	combout => \sreaddata1_IDEX~217_combout\);

-- Location: LABCELL_X73_Y10_N12
\sreaddata1_IDEX~218\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~218_combout\ = ( \sreaddata1_IDEX~216_combout\ & ( \sreaddata1_IDEX~217_combout\ & ( ((!\sinstruction_IFID[24]~DUPLICATE_q\ & (\sreaddata1_IDEX~215_combout\)) # (\sinstruction_IFID[24]~DUPLICATE_q\ & ((\sreaddata1_IDEX~214_combout\)))) # 
-- (sinstruction_IFID(23)) ) ) ) # ( !\sreaddata1_IDEX~216_combout\ & ( \sreaddata1_IDEX~217_combout\ & ( (!sinstruction_IFID(23) & ((!\sinstruction_IFID[24]~DUPLICATE_q\ & (\sreaddata1_IDEX~215_combout\)) # (\sinstruction_IFID[24]~DUPLICATE_q\ & 
-- ((\sreaddata1_IDEX~214_combout\))))) # (sinstruction_IFID(23) & (!\sinstruction_IFID[24]~DUPLICATE_q\)) ) ) ) # ( \sreaddata1_IDEX~216_combout\ & ( !\sreaddata1_IDEX~217_combout\ & ( (!sinstruction_IFID(23) & ((!\sinstruction_IFID[24]~DUPLICATE_q\ & 
-- (\sreaddata1_IDEX~215_combout\)) # (\sinstruction_IFID[24]~DUPLICATE_q\ & ((\sreaddata1_IDEX~214_combout\))))) # (sinstruction_IFID(23) & (\sinstruction_IFID[24]~DUPLICATE_q\)) ) ) ) # ( !\sreaddata1_IDEX~216_combout\ & ( !\sreaddata1_IDEX~217_combout\ & 
-- ( (!sinstruction_IFID(23) & ((!\sinstruction_IFID[24]~DUPLICATE_q\ & (\sreaddata1_IDEX~215_combout\)) # (\sinstruction_IFID[24]~DUPLICATE_q\ & ((\sreaddata1_IDEX~214_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000110010011101101001100011011100101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(23),
	datab => \ALT_INV_sinstruction_IFID[24]~DUPLICATE_q\,
	datac => \ALT_INV_sreaddata1_IDEX~215_combout\,
	datad => \ALT_INV_sreaddata1_IDEX~214_combout\,
	datae => \ALT_INV_sreaddata1_IDEX~216_combout\,
	dataf => \ALT_INV_sreaddata1_IDEX~217_combout\,
	combout => \sreaddata1_IDEX~218_combout\);

-- Location: FF_X71_Y10_N8
\reg_file|registers[30][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[19]~19_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[30][19]~q\);

-- Location: FF_X68_Y9_N55
\reg_file|registers[26][19]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[19]~19_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[26][19]~DUPLICATE_q\);

-- Location: LABCELL_X71_Y10_N9
\sreaddata1_IDEX~211\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~211_combout\ = ( sinstruction_IFID(24) & ( \reg_file|registers[22][19]~q\ & ( (!sinstruction_IFID(23) & ((\reg_file|registers[26][19]~DUPLICATE_q\))) # (sinstruction_IFID(23) & (\reg_file|registers[30][19]~q\)) ) ) ) # ( 
-- !sinstruction_IFID(24) & ( \reg_file|registers[22][19]~q\ & ( (\reg_file|registers[18][19]~q\) # (sinstruction_IFID(23)) ) ) ) # ( sinstruction_IFID(24) & ( !\reg_file|registers[22][19]~q\ & ( (!sinstruction_IFID(23) & 
-- ((\reg_file|registers[26][19]~DUPLICATE_q\))) # (sinstruction_IFID(23) & (\reg_file|registers[30][19]~q\)) ) ) ) # ( !sinstruction_IFID(24) & ( !\reg_file|registers[22][19]~q\ & ( (!sinstruction_IFID(23) & \reg_file|registers[18][19]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010000001011010111101110111011101110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(23),
	datab => \reg_file|ALT_INV_registers[18][19]~q\,
	datac => \reg_file|ALT_INV_registers[30][19]~q\,
	datad => \reg_file|ALT_INV_registers[26][19]~DUPLICATE_q\,
	datae => ALT_INV_sinstruction_IFID(24),
	dataf => \reg_file|ALT_INV_registers[22][19]~q\,
	combout => \sreaddata1_IDEX~211_combout\);

-- Location: LABCELL_X67_Y5_N15
\sreaddata1_IDEX~209\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~209_combout\ = ( \reg_file|registers[24][19]~q\ & ( \sinstruction_IFID[24]~DUPLICATE_q\ & ( (!sinstruction_IFID(23)) # (\reg_file|registers[28][19]~q\) ) ) ) # ( !\reg_file|registers[24][19]~q\ & ( \sinstruction_IFID[24]~DUPLICATE_q\ & ( 
-- (\reg_file|registers[28][19]~q\ & sinstruction_IFID(23)) ) ) ) # ( \reg_file|registers[24][19]~q\ & ( !\sinstruction_IFID[24]~DUPLICATE_q\ & ( (!sinstruction_IFID(23) & (\reg_file|registers[16][19]~q\)) # (sinstruction_IFID(23) & 
-- ((\reg_file|registers[20][19]~q\))) ) ) ) # ( !\reg_file|registers[24][19]~q\ & ( !\sinstruction_IFID[24]~DUPLICATE_q\ & ( (!sinstruction_IFID(23) & (\reg_file|registers[16][19]~q\)) # (sinstruction_IFID(23) & ((\reg_file|registers[20][19]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111010101010000111100000000001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[16][19]~q\,
	datab => \reg_file|ALT_INV_registers[28][19]~q\,
	datac => \reg_file|ALT_INV_registers[20][19]~q\,
	datad => ALT_INV_sinstruction_IFID(23),
	datae => \reg_file|ALT_INV_registers[24][19]~q\,
	dataf => \ALT_INV_sinstruction_IFID[24]~DUPLICATE_q\,
	combout => \sreaddata1_IDEX~209_combout\);

-- Location: LABCELL_X64_Y13_N33
\sreaddata1_IDEX~212\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~212_combout\ = ( \reg_file|registers[23][19]~q\ & ( sinstruction_IFID(23) & ( (!\sinstruction_IFID[24]~DUPLICATE_q\) # (\reg_file|registers[31][19]~q\) ) ) ) # ( !\reg_file|registers[23][19]~q\ & ( sinstruction_IFID(23) & ( 
-- (\reg_file|registers[31][19]~q\ & \sinstruction_IFID[24]~DUPLICATE_q\) ) ) ) # ( \reg_file|registers[23][19]~q\ & ( !sinstruction_IFID(23) & ( (!\sinstruction_IFID[24]~DUPLICATE_q\ & ((\reg_file|registers[19][19]~q\))) # 
-- (\sinstruction_IFID[24]~DUPLICATE_q\ & (\reg_file|registers[27][19]~q\)) ) ) ) # ( !\reg_file|registers[23][19]~q\ & ( !sinstruction_IFID(23) & ( (!\sinstruction_IFID[24]~DUPLICATE_q\ & ((\reg_file|registers[19][19]~q\))) # 
-- (\sinstruction_IFID[24]~DUPLICATE_q\ & (\reg_file|registers[27][19]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001100110101010100000000000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[27][19]~q\,
	datab => \reg_file|ALT_INV_registers[19][19]~q\,
	datac => \reg_file|ALT_INV_registers[31][19]~q\,
	datad => \ALT_INV_sinstruction_IFID[24]~DUPLICATE_q\,
	datae => \reg_file|ALT_INV_registers[23][19]~q\,
	dataf => ALT_INV_sinstruction_IFID(23),
	combout => \sreaddata1_IDEX~212_combout\);

-- Location: LABCELL_X68_Y5_N3
\sreaddata1_IDEX~210\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~210_combout\ = ( \reg_file|registers[21][19]~q\ & ( \reg_file|registers[29][19]~q\ & ( ((!\sinstruction_IFID[24]~DUPLICATE_q\ & (\reg_file|registers[17][19]~q\)) # (\sinstruction_IFID[24]~DUPLICATE_q\ & 
-- ((\reg_file|registers[25][19]~q\)))) # (sinstruction_IFID(23)) ) ) ) # ( !\reg_file|registers[21][19]~q\ & ( \reg_file|registers[29][19]~q\ & ( (!\sinstruction_IFID[24]~DUPLICATE_q\ & (!sinstruction_IFID(23) & (\reg_file|registers[17][19]~q\))) # 
-- (\sinstruction_IFID[24]~DUPLICATE_q\ & (((\reg_file|registers[25][19]~q\)) # (sinstruction_IFID(23)))) ) ) ) # ( \reg_file|registers[21][19]~q\ & ( !\reg_file|registers[29][19]~q\ & ( (!\sinstruction_IFID[24]~DUPLICATE_q\ & 
-- (((\reg_file|registers[17][19]~q\)) # (sinstruction_IFID(23)))) # (\sinstruction_IFID[24]~DUPLICATE_q\ & (!sinstruction_IFID(23) & ((\reg_file|registers[25][19]~q\)))) ) ) ) # ( !\reg_file|registers[21][19]~q\ & ( !\reg_file|registers[29][19]~q\ & ( 
-- (!sinstruction_IFID(23) & ((!\sinstruction_IFID[24]~DUPLICATE_q\ & (\reg_file|registers[17][19]~q\)) # (\sinstruction_IFID[24]~DUPLICATE_q\ & ((\reg_file|registers[25][19]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100001010100110111000011001010111010011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IFID[24]~DUPLICATE_q\,
	datab => ALT_INV_sinstruction_IFID(23),
	datac => \reg_file|ALT_INV_registers[17][19]~q\,
	datad => \reg_file|ALT_INV_registers[25][19]~q\,
	datae => \reg_file|ALT_INV_registers[21][19]~q\,
	dataf => \reg_file|ALT_INV_registers[29][19]~q\,
	combout => \sreaddata1_IDEX~210_combout\);

-- Location: LABCELL_X73_Y10_N30
\sreaddata1_IDEX~213\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~213_combout\ = ( \sreaddata1_IDEX~212_combout\ & ( \sreaddata1_IDEX~210_combout\ & ( ((!sinstruction_IFID(22) & ((\sreaddata1_IDEX~209_combout\))) # (sinstruction_IFID(22) & (\sreaddata1_IDEX~211_combout\))) # 
-- (\sinstruction_IFID[21]~DUPLICATE_q\) ) ) ) # ( !\sreaddata1_IDEX~212_combout\ & ( \sreaddata1_IDEX~210_combout\ & ( (!sinstruction_IFID(22) & (((\sinstruction_IFID[21]~DUPLICATE_q\) # (\sreaddata1_IDEX~209_combout\)))) # (sinstruction_IFID(22) & 
-- (\sreaddata1_IDEX~211_combout\ & ((!\sinstruction_IFID[21]~DUPLICATE_q\)))) ) ) ) # ( \sreaddata1_IDEX~212_combout\ & ( !\sreaddata1_IDEX~210_combout\ & ( (!sinstruction_IFID(22) & (((\sreaddata1_IDEX~209_combout\ & 
-- !\sinstruction_IFID[21]~DUPLICATE_q\)))) # (sinstruction_IFID(22) & (((\sinstruction_IFID[21]~DUPLICATE_q\)) # (\sreaddata1_IDEX~211_combout\))) ) ) ) # ( !\sreaddata1_IDEX~212_combout\ & ( !\sreaddata1_IDEX~210_combout\ & ( 
-- (!\sinstruction_IFID[21]~DUPLICATE_q\ & ((!sinstruction_IFID(22) & ((\sreaddata1_IDEX~209_combout\))) # (sinstruction_IFID(22) & (\sreaddata1_IDEX~211_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100000000000111010011001100011101110011000001110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sreaddata1_IDEX~211_combout\,
	datab => ALT_INV_sinstruction_IFID(22),
	datac => \ALT_INV_sreaddata1_IDEX~209_combout\,
	datad => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	datae => \ALT_INV_sreaddata1_IDEX~212_combout\,
	dataf => \ALT_INV_sreaddata1_IDEX~210_combout\,
	combout => \sreaddata1_IDEX~213_combout\);

-- Location: LABCELL_X73_Y10_N48
\sreaddata1_IDEX~219\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~219_combout\ = ( \sreaddata1_IDEX~213_combout\ & ( (\sreaddata1_IDEX~218_combout\) # (sinstruction_IFID(25)) ) ) # ( !\sreaddata1_IDEX~213_combout\ & ( (!sinstruction_IFID(25) & \sreaddata1_IDEX~218_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_sinstruction_IFID(25),
	datad => \ALT_INV_sreaddata1_IDEX~218_combout\,
	dataf => \ALT_INV_sreaddata1_IDEX~213_combout\,
	combout => \sreaddata1_IDEX~219_combout\);

-- Location: FF_X73_Y10_N50
\sreaddata1_IDEX[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sreaddata1_IDEX~219_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata1_IDEX(19));

-- Location: FF_X73_Y10_N40
\sreaddata1_EXMEM[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => sreaddata1_IDEX(19),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata1_EXMEM(19));

-- Location: LABCELL_X79_Y12_N51
\alu_branch|Add0~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_branch|Add0~69_sumout\ = SUM(( spc_IDEX(19) ) + ( GND ) + ( \alu_branch|Add0~66\ ))
-- \alu_branch|Add0~70\ = CARRY(( spc_IDEX(19) ) + ( GND ) + ( \alu_branch|Add0~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_spc_IDEX(19),
	cin => \alu_branch|Add0~66\,
	sumout => \alu_branch|Add0~69_sumout\,
	cout => \alu_branch|Add0~70\);

-- Location: FF_X79_Y12_N53
\smux_branch_input1_EXMEM[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \alu_branch|Add0~69_sumout\,
	ena => \ALT_INV_reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => smux_branch_input1_EXMEM(19));

-- Location: FF_X78_Y12_N1
\sinstruction_EXMEM[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => sinstruction_IDEX(17),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_EXMEM(17));

-- Location: MLABCELL_X78_Y12_N0
\mux_pc|output[19]~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_pc|output[19]~37_combout\ = ( sinstruction_EXMEM(17) & ( \sbeq_EXMEM~DUPLICATE_q\ & ( ((smux_branch_input1_EXMEM(19) & ((\salu_zero_EXMEM~q\) # (\sbne_EXMEM~q\)))) # (\sjump_EXMEM~q\) ) ) ) # ( !sinstruction_EXMEM(17) & ( \sbeq_EXMEM~DUPLICATE_q\ & ( 
-- (!\sjump_EXMEM~q\ & (smux_branch_input1_EXMEM(19) & ((\salu_zero_EXMEM~q\) # (\sbne_EXMEM~q\)))) ) ) ) # ( sinstruction_EXMEM(17) & ( !\sbeq_EXMEM~DUPLICATE_q\ & ( ((\sbne_EXMEM~q\ & (!\salu_zero_EXMEM~q\ & smux_branch_input1_EXMEM(19)))) # 
-- (\sjump_EXMEM~q\) ) ) ) # ( !sinstruction_EXMEM(17) & ( !\sbeq_EXMEM~DUPLICATE_q\ & ( (!\sjump_EXMEM~q\ & (\sbne_EXMEM~q\ & (!\salu_zero_EXMEM~q\ & smux_branch_input1_EXMEM(19)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100000010101010111010100000000001010100101010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sjump_EXMEM~q\,
	datab => \ALT_INV_sbne_EXMEM~q\,
	datac => \ALT_INV_salu_zero_EXMEM~q\,
	datad => ALT_INV_smux_branch_input1_EXMEM(19),
	datae => ALT_INV_sinstruction_EXMEM(17),
	dataf => \ALT_INV_sbeq_EXMEM~DUPLICATE_q\,
	combout => \mux_pc|output[19]~37_combout\);

-- Location: MLABCELL_X78_Y12_N51
\mux_pc|output[19]~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_pc|output[19]~38_combout\ = ( \Add0~69_sumout\ & ( (!\reset_stages~combout\) # ((!\sjr_EXMEM~q\ & ((\mux_pc|output[19]~37_combout\))) # (\sjr_EXMEM~q\ & (sreaddata1_EXMEM(19)))) ) ) # ( !\Add0~69_sumout\ & ( (!\sjr_EXMEM~q\ & 
-- ((\mux_pc|output[19]~37_combout\))) # (\sjr_EXMEM~q\ & (sreaddata1_EXMEM(19))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111111001101111011111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sjr_EXMEM~q\,
	datab => \ALT_INV_reset_stages~combout\,
	datac => ALT_INV_sreaddata1_EXMEM(19),
	datad => \mux_pc|ALT_INV_output[19]~37_combout\,
	dataf => \ALT_INV_Add0~69_sumout\,
	combout => \mux_pc|output[19]~38_combout\);

-- Location: FF_X78_Y12_N52
\pc_mips|pc_output[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \mux_pc|output[19]~38_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc_mips|pc_output\(19));

-- Location: FF_X80_Y13_N50
\spc_IFID[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \Add0~69_sumout\,
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_IFID(19));

-- Location: LABCELL_X80_Y13_N51
\spc_IDEX[19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \spc_IDEX[19]~feeder_combout\ = spc_IFID(19)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_spc_IFID(19),
	combout => \spc_IDEX[19]~feeder_combout\);

-- Location: FF_X80_Y13_N53
\spc_IDEX[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \spc_IDEX[19]~feeder_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_IDEX(19));

-- Location: FF_X79_Y12_N55
\smux_branch_input1_EXMEM[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \alu_branch|Add0~73_sumout\,
	ena => \ALT_INV_reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => smux_branch_input1_EXMEM(20));

-- Location: LABCELL_X80_Y12_N24
\mux_pc|output[20]~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_pc|output[20]~39_combout\ = ( sinstruction_EXMEM(18) & ( smux_branch_input1_EXMEM(20) & ( ((!\salu_zero_EXMEM~q\ & (\sbne_EXMEM~q\)) # (\salu_zero_EXMEM~q\ & ((\sbeq_EXMEM~DUPLICATE_q\)))) # (\sjump_EXMEM~q\) ) ) ) # ( !sinstruction_EXMEM(18) & ( 
-- smux_branch_input1_EXMEM(20) & ( (!\sjump_EXMEM~q\ & ((!\salu_zero_EXMEM~q\ & (\sbne_EXMEM~q\)) # (\salu_zero_EXMEM~q\ & ((\sbeq_EXMEM~DUPLICATE_q\))))) ) ) ) # ( sinstruction_EXMEM(18) & ( !smux_branch_input1_EXMEM(20) & ( \sjump_EXMEM~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100100000011100000010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_salu_zero_EXMEM~q\,
	datab => \ALT_INV_sbne_EXMEM~q\,
	datac => \ALT_INV_sjump_EXMEM~q\,
	datad => \ALT_INV_sbeq_EXMEM~DUPLICATE_q\,
	datae => ALT_INV_sinstruction_EXMEM(18),
	dataf => ALT_INV_smux_branch_input1_EXMEM(20),
	combout => \mux_pc|output[20]~39_combout\);

-- Location: LABCELL_X62_Y5_N33
\sreaddata1_IDEX~221\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~221_combout\ = ( sinstruction_IFID(23) & ( \reg_file|registers[29][20]~q\ & ( (\sinstruction_IFID[24]~DUPLICATE_q\) # (\reg_file|registers[21][20]~q\) ) ) ) # ( !sinstruction_IFID(23) & ( \reg_file|registers[29][20]~q\ & ( 
-- (!\sinstruction_IFID[24]~DUPLICATE_q\ & (\reg_file|registers[17][20]~q\)) # (\sinstruction_IFID[24]~DUPLICATE_q\ & ((\reg_file|registers[25][20]~q\))) ) ) ) # ( sinstruction_IFID(23) & ( !\reg_file|registers[29][20]~q\ & ( (\reg_file|registers[21][20]~q\ 
-- & !\sinstruction_IFID[24]~DUPLICATE_q\) ) ) ) # ( !sinstruction_IFID(23) & ( !\reg_file|registers[29][20]~q\ & ( (!\sinstruction_IFID[24]~DUPLICATE_q\ & (\reg_file|registers[17][20]~q\)) # (\sinstruction_IFID[24]~DUPLICATE_q\ & 
-- ((\reg_file|registers[25][20]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111001100000011000001010000010111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[17][20]~q\,
	datab => \reg_file|ALT_INV_registers[21][20]~q\,
	datac => \ALT_INV_sinstruction_IFID[24]~DUPLICATE_q\,
	datad => \reg_file|ALT_INV_registers[25][20]~q\,
	datae => ALT_INV_sinstruction_IFID(23),
	dataf => \reg_file|ALT_INV_registers[29][20]~q\,
	combout => \sreaddata1_IDEX~221_combout\);

-- Location: FF_X61_Y8_N47
\reg_file|registers[30][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[30][20]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[30][20]~q\);

-- Location: FF_X60_Y11_N37
\reg_file|registers[26][20]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[20]~20_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[26][20]~DUPLICATE_q\);

-- Location: LABCELL_X61_Y8_N27
\sreaddata1_IDEX~222\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~222_combout\ = ( \reg_file|registers[18][20]~q\ & ( \reg_file|registers[22][20]~q\ & ( (!sinstruction_IFID(24)) # ((!sinstruction_IFID(23) & ((\reg_file|registers[26][20]~DUPLICATE_q\))) # (sinstruction_IFID(23) & 
-- (\reg_file|registers[30][20]~q\))) ) ) ) # ( !\reg_file|registers[18][20]~q\ & ( \reg_file|registers[22][20]~q\ & ( (!sinstruction_IFID(23) & (sinstruction_IFID(24) & ((\reg_file|registers[26][20]~DUPLICATE_q\)))) # (sinstruction_IFID(23) & 
-- ((!sinstruction_IFID(24)) # ((\reg_file|registers[30][20]~q\)))) ) ) ) # ( \reg_file|registers[18][20]~q\ & ( !\reg_file|registers[22][20]~q\ & ( (!sinstruction_IFID(23) & ((!sinstruction_IFID(24)) # ((\reg_file|registers[26][20]~DUPLICATE_q\)))) # 
-- (sinstruction_IFID(23) & (sinstruction_IFID(24) & (\reg_file|registers[30][20]~q\))) ) ) ) # ( !\reg_file|registers[18][20]~q\ & ( !\reg_file|registers[22][20]~q\ & ( (sinstruction_IFID(24) & ((!sinstruction_IFID(23) & 
-- ((\reg_file|registers[26][20]~DUPLICATE_q\))) # (sinstruction_IFID(23) & (\reg_file|registers[30][20]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011100010011010101101000101011001111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(23),
	datab => ALT_INV_sinstruction_IFID(24),
	datac => \reg_file|ALT_INV_registers[30][20]~q\,
	datad => \reg_file|ALT_INV_registers[26][20]~DUPLICATE_q\,
	datae => \reg_file|ALT_INV_registers[18][20]~q\,
	dataf => \reg_file|ALT_INV_registers[22][20]~q\,
	combout => \sreaddata1_IDEX~222_combout\);

-- Location: LABCELL_X56_Y9_N57
\sreaddata1_IDEX~223\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~223_combout\ = ( \reg_file|registers[31][20]~q\ & ( \sinstruction_IFID[24]~DUPLICATE_q\ & ( (sinstruction_IFID(23)) # (\reg_file|registers[27][20]~q\) ) ) ) # ( !\reg_file|registers[31][20]~q\ & ( \sinstruction_IFID[24]~DUPLICATE_q\ & ( 
-- (\reg_file|registers[27][20]~q\ & !sinstruction_IFID(23)) ) ) ) # ( \reg_file|registers[31][20]~q\ & ( !\sinstruction_IFID[24]~DUPLICATE_q\ & ( (!sinstruction_IFID(23) & ((\reg_file|registers[19][20]~q\))) # (sinstruction_IFID(23) & 
-- (\reg_file|registers[23][20]~q\)) ) ) ) # ( !\reg_file|registers[31][20]~q\ & ( !\sinstruction_IFID[24]~DUPLICATE_q\ & ( (!sinstruction_IFID(23) & ((\reg_file|registers[19][20]~q\))) # (sinstruction_IFID(23) & (\reg_file|registers[23][20]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000011110101010100110011000000000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[23][20]~q\,
	datab => \reg_file|ALT_INV_registers[27][20]~q\,
	datac => \reg_file|ALT_INV_registers[19][20]~q\,
	datad => ALT_INV_sinstruction_IFID(23),
	datae => \reg_file|ALT_INV_registers[31][20]~q\,
	dataf => \ALT_INV_sinstruction_IFID[24]~DUPLICATE_q\,
	combout => \sreaddata1_IDEX~223_combout\);

-- Location: FF_X68_Y11_N37
\reg_file|registers[16][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[20]~20_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[16][20]~q\);

-- Location: LABCELL_X63_Y5_N42
\sreaddata1_IDEX~220\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~220_combout\ = ( \reg_file|registers[28][20]~q\ & ( \reg_file|registers[24][20]~q\ & ( ((!sinstruction_IFID(23) & ((\reg_file|registers[16][20]~q\))) # (sinstruction_IFID(23) & (\reg_file|registers[20][20]~q\))) # 
-- (\sinstruction_IFID[24]~DUPLICATE_q\) ) ) ) # ( !\reg_file|registers[28][20]~q\ & ( \reg_file|registers[24][20]~q\ & ( (!\sinstruction_IFID[24]~DUPLICATE_q\ & ((!sinstruction_IFID(23) & ((\reg_file|registers[16][20]~q\))) # (sinstruction_IFID(23) & 
-- (\reg_file|registers[20][20]~q\)))) # (\sinstruction_IFID[24]~DUPLICATE_q\ & (((!sinstruction_IFID(23))))) ) ) ) # ( \reg_file|registers[28][20]~q\ & ( !\reg_file|registers[24][20]~q\ & ( (!\sinstruction_IFID[24]~DUPLICATE_q\ & ((!sinstruction_IFID(23) & 
-- ((\reg_file|registers[16][20]~q\))) # (sinstruction_IFID(23) & (\reg_file|registers[20][20]~q\)))) # (\sinstruction_IFID[24]~DUPLICATE_q\ & (((sinstruction_IFID(23))))) ) ) ) # ( !\reg_file|registers[28][20]~q\ & ( !\reg_file|registers[24][20]~q\ & ( 
-- (!\sinstruction_IFID[24]~DUPLICATE_q\ & ((!sinstruction_IFID(23) & ((\reg_file|registers[16][20]~q\))) # (sinstruction_IFID(23) & (\reg_file|registers[20][20]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001010000001100000101111100111111010100000011111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[20][20]~q\,
	datab => \reg_file|ALT_INV_registers[16][20]~q\,
	datac => \ALT_INV_sinstruction_IFID[24]~DUPLICATE_q\,
	datad => ALT_INV_sinstruction_IFID(23),
	datae => \reg_file|ALT_INV_registers[28][20]~q\,
	dataf => \reg_file|ALT_INV_registers[24][20]~q\,
	combout => \sreaddata1_IDEX~220_combout\);

-- Location: LABCELL_X63_Y5_N18
\sreaddata1_IDEX~224\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~224_combout\ = ( \sreaddata1_IDEX~223_combout\ & ( \sreaddata1_IDEX~220_combout\ & ( (!sinstruction_IFID(22) & (((!\sinstruction_IFID[21]~DUPLICATE_q\)) # (\sreaddata1_IDEX~221_combout\))) # (sinstruction_IFID(22) & 
-- (((\sreaddata1_IDEX~222_combout\) # (\sinstruction_IFID[21]~DUPLICATE_q\)))) ) ) ) # ( !\sreaddata1_IDEX~223_combout\ & ( \sreaddata1_IDEX~220_combout\ & ( (!sinstruction_IFID(22) & (((!\sinstruction_IFID[21]~DUPLICATE_q\)) # 
-- (\sreaddata1_IDEX~221_combout\))) # (sinstruction_IFID(22) & (((!\sinstruction_IFID[21]~DUPLICATE_q\ & \sreaddata1_IDEX~222_combout\)))) ) ) ) # ( \sreaddata1_IDEX~223_combout\ & ( !\sreaddata1_IDEX~220_combout\ & ( (!sinstruction_IFID(22) & 
-- (\sreaddata1_IDEX~221_combout\ & (\sinstruction_IFID[21]~DUPLICATE_q\))) # (sinstruction_IFID(22) & (((\sreaddata1_IDEX~222_combout\) # (\sinstruction_IFID[21]~DUPLICATE_q\)))) ) ) ) # ( !\sreaddata1_IDEX~223_combout\ & ( !\sreaddata1_IDEX~220_combout\ & 
-- ( (!sinstruction_IFID(22) & (\sreaddata1_IDEX~221_combout\ & (\sinstruction_IFID[21]~DUPLICATE_q\))) # (sinstruction_IFID(22) & (((!\sinstruction_IFID[21]~DUPLICATE_q\ & \sreaddata1_IDEX~222_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010010000001110101011110100010111100101010011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(22),
	datab => \ALT_INV_sreaddata1_IDEX~221_combout\,
	datac => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	datad => \ALT_INV_sreaddata1_IDEX~222_combout\,
	datae => \ALT_INV_sreaddata1_IDEX~223_combout\,
	dataf => \ALT_INV_sreaddata1_IDEX~220_combout\,
	combout => \sreaddata1_IDEX~224_combout\);

-- Location: MLABCELL_X65_Y9_N0
\sreaddata1_IDEX~226\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~226_combout\ = ( \reg_file|registers[2][20]~q\ & ( \reg_file|registers[1][20]~q\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & (((sinstruction_IFID(22)) # (\reg_file|registers[0][20]~q\)))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & 
-- (((!sinstruction_IFID(22))) # (\reg_file|registers[3][20]~q\))) ) ) ) # ( !\reg_file|registers[2][20]~q\ & ( \reg_file|registers[1][20]~q\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & (((\reg_file|registers[0][20]~q\ & !sinstruction_IFID(22))))) # 
-- (\sinstruction_IFID[21]~DUPLICATE_q\ & (((!sinstruction_IFID(22))) # (\reg_file|registers[3][20]~q\))) ) ) ) # ( \reg_file|registers[2][20]~q\ & ( !\reg_file|registers[1][20]~q\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & (((sinstruction_IFID(22)) # 
-- (\reg_file|registers[0][20]~q\)))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & (\reg_file|registers[3][20]~q\ & ((sinstruction_IFID(22))))) ) ) ) # ( !\reg_file|registers[2][20]~q\ & ( !\reg_file|registers[1][20]~q\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ 
-- & (((\reg_file|registers[0][20]~q\ & !sinstruction_IFID(22))))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & (\reg_file|registers[3][20]~q\ & ((sinstruction_IFID(22))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000101001100001111010100111111000001010011111111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[3][20]~q\,
	datab => \reg_file|ALT_INV_registers[0][20]~q\,
	datac => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	datad => ALT_INV_sinstruction_IFID(22),
	datae => \reg_file|ALT_INV_registers[2][20]~q\,
	dataf => \reg_file|ALT_INV_registers[1][20]~q\,
	combout => \sreaddata1_IDEX~226_combout\);

-- Location: FF_X64_Y9_N1
\reg_file|registers[10][20]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[20]~20_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[10][20]~DUPLICATE_q\);

-- Location: LABCELL_X63_Y9_N24
\sreaddata1_IDEX~225\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~225_combout\ = ( \reg_file|registers[11][20]~q\ & ( \reg_file|registers[9][20]~q\ & ( ((!sinstruction_IFID(22) & (\reg_file|registers[8][20]~q\)) # (sinstruction_IFID(22) & ((\reg_file|registers[10][20]~DUPLICATE_q\)))) # 
-- (\sinstruction_IFID[21]~DUPLICATE_q\) ) ) ) # ( !\reg_file|registers[11][20]~q\ & ( \reg_file|registers[9][20]~q\ & ( (!sinstruction_IFID(22) & (((\sinstruction_IFID[21]~DUPLICATE_q\)) # (\reg_file|registers[8][20]~q\))) # (sinstruction_IFID(22) & 
-- (((\reg_file|registers[10][20]~DUPLICATE_q\ & !\sinstruction_IFID[21]~DUPLICATE_q\)))) ) ) ) # ( \reg_file|registers[11][20]~q\ & ( !\reg_file|registers[9][20]~q\ & ( (!sinstruction_IFID(22) & (\reg_file|registers[8][20]~q\ & 
-- ((!\sinstruction_IFID[21]~DUPLICATE_q\)))) # (sinstruction_IFID(22) & (((\sinstruction_IFID[21]~DUPLICATE_q\) # (\reg_file|registers[10][20]~DUPLICATE_q\)))) ) ) ) # ( !\reg_file|registers[11][20]~q\ & ( !\reg_file|registers[9][20]~q\ & ( 
-- (!\sinstruction_IFID[21]~DUPLICATE_q\ & ((!sinstruction_IFID(22) & (\reg_file|registers[8][20]~q\)) # (sinstruction_IFID(22) & ((\reg_file|registers[10][20]~DUPLICATE_q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001100000000010100110000111101010011111100000101001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[8][20]~q\,
	datab => \reg_file|ALT_INV_registers[10][20]~DUPLICATE_q\,
	datac => ALT_INV_sinstruction_IFID(22),
	datad => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	datae => \reg_file|ALT_INV_registers[11][20]~q\,
	dataf => \reg_file|ALT_INV_registers[9][20]~q\,
	combout => \sreaddata1_IDEX~225_combout\);

-- Location: LABCELL_X62_Y9_N21
\sreaddata1_IDEX~227\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~227_combout\ = ( sinstruction_IFID(22) & ( \sinstruction_IFID[21]~DUPLICATE_q\ & ( \reg_file|registers[15][20]~q\ ) ) ) # ( !sinstruction_IFID(22) & ( \sinstruction_IFID[21]~DUPLICATE_q\ & ( \reg_file|registers[13][20]~q\ ) ) ) # ( 
-- sinstruction_IFID(22) & ( !\sinstruction_IFID[21]~DUPLICATE_q\ & ( \reg_file|registers[14][20]~q\ ) ) ) # ( !sinstruction_IFID(22) & ( !\sinstruction_IFID[21]~DUPLICATE_q\ & ( \reg_file|registers[12][20]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[14][20]~q\,
	datab => \reg_file|ALT_INV_registers[15][20]~q\,
	datac => \reg_file|ALT_INV_registers[13][20]~q\,
	datad => \reg_file|ALT_INV_registers[12][20]~q\,
	datae => ALT_INV_sinstruction_IFID(22),
	dataf => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	combout => \sreaddata1_IDEX~227_combout\);

-- Location: FF_X73_Y7_N44
\reg_file|registers[6][20]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[20]~20_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[6][20]~DUPLICATE_q\);

-- Location: LABCELL_X73_Y7_N45
\sreaddata1_IDEX~228\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~228_combout\ = ( sinstruction_IFID(22) & ( \reg_file|registers[5][20]~q\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & (\reg_file|registers[6][20]~DUPLICATE_q\)) # (\sinstruction_IFID[21]~DUPLICATE_q\ & ((\reg_file|registers[7][20]~q\))) ) 
-- ) ) # ( !sinstruction_IFID(22) & ( \reg_file|registers[5][20]~q\ & ( (\reg_file|registers[4][20]~q\) # (\sinstruction_IFID[21]~DUPLICATE_q\) ) ) ) # ( sinstruction_IFID(22) & ( !\reg_file|registers[5][20]~q\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & 
-- (\reg_file|registers[6][20]~DUPLICATE_q\)) # (\sinstruction_IFID[21]~DUPLICATE_q\ & ((\reg_file|registers[7][20]~q\))) ) ) ) # ( !sinstruction_IFID(22) & ( !\reg_file|registers[5][20]~q\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & 
-- \reg_file|registers[4][20]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010000010100101111101110111011101110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	datab => \reg_file|ALT_INV_registers[4][20]~q\,
	datac => \reg_file|ALT_INV_registers[6][20]~DUPLICATE_q\,
	datad => \reg_file|ALT_INV_registers[7][20]~q\,
	datae => ALT_INV_sinstruction_IFID(22),
	dataf => \reg_file|ALT_INV_registers[5][20]~q\,
	combout => \sreaddata1_IDEX~228_combout\);

-- Location: LABCELL_X64_Y5_N30
\sreaddata1_IDEX~229\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~229_combout\ = ( \sreaddata1_IDEX~227_combout\ & ( \sreaddata1_IDEX~228_combout\ & ( ((!\sinstruction_IFID[24]~DUPLICATE_q\ & (\sreaddata1_IDEX~226_combout\)) # (\sinstruction_IFID[24]~DUPLICATE_q\ & ((\sreaddata1_IDEX~225_combout\)))) # 
-- (sinstruction_IFID(23)) ) ) ) # ( !\sreaddata1_IDEX~227_combout\ & ( \sreaddata1_IDEX~228_combout\ & ( (!sinstruction_IFID(23) & ((!\sinstruction_IFID[24]~DUPLICATE_q\ & (\sreaddata1_IDEX~226_combout\)) # (\sinstruction_IFID[24]~DUPLICATE_q\ & 
-- ((\sreaddata1_IDEX~225_combout\))))) # (sinstruction_IFID(23) & (((!\sinstruction_IFID[24]~DUPLICATE_q\)))) ) ) ) # ( \sreaddata1_IDEX~227_combout\ & ( !\sreaddata1_IDEX~228_combout\ & ( (!sinstruction_IFID(23) & ((!\sinstruction_IFID[24]~DUPLICATE_q\ & 
-- (\sreaddata1_IDEX~226_combout\)) # (\sinstruction_IFID[24]~DUPLICATE_q\ & ((\sreaddata1_IDEX~225_combout\))))) # (sinstruction_IFID(23) & (((\sinstruction_IFID[24]~DUPLICATE_q\)))) ) ) ) # ( !\sreaddata1_IDEX~227_combout\ & ( 
-- !\sreaddata1_IDEX~228_combout\ & ( (!sinstruction_IFID(23) & ((!\sinstruction_IFID[24]~DUPLICATE_q\ & (\sreaddata1_IDEX~226_combout\)) # (\sinstruction_IFID[24]~DUPLICATE_q\ & ((\sreaddata1_IDEX~225_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000001100010001000011111101110111000011000111011100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sreaddata1_IDEX~226_combout\,
	datab => ALT_INV_sinstruction_IFID(23),
	datac => \ALT_INV_sreaddata1_IDEX~225_combout\,
	datad => \ALT_INV_sinstruction_IFID[24]~DUPLICATE_q\,
	datae => \ALT_INV_sreaddata1_IDEX~227_combout\,
	dataf => \ALT_INV_sreaddata1_IDEX~228_combout\,
	combout => \sreaddata1_IDEX~229_combout\);

-- Location: LABCELL_X63_Y5_N30
\sreaddata1_IDEX~230\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~230_combout\ = ( \sreaddata1_IDEX~229_combout\ & ( (!sinstruction_IFID(25)) # (\sreaddata1_IDEX~224_combout\) ) ) # ( !\sreaddata1_IDEX~229_combout\ & ( (sinstruction_IFID(25) & \sreaddata1_IDEX~224_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_sinstruction_IFID(25),
	datac => \ALT_INV_sreaddata1_IDEX~224_combout\,
	dataf => \ALT_INV_sreaddata1_IDEX~229_combout\,
	combout => \sreaddata1_IDEX~230_combout\);

-- Location: FF_X63_Y5_N31
\sreaddata1_IDEX[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sreaddata1_IDEX~230_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata1_IDEX(20));

-- Location: FF_X81_Y12_N58
\sreaddata1_EXMEM[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => sreaddata1_IDEX(20),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata1_EXMEM(20));

-- Location: LABCELL_X81_Y12_N21
\mux_pc|output[20]~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_pc|output[20]~40_combout\ = ( sreaddata1_EXMEM(20) & ( (((!\reset_stages~combout\ & \Add0~73_sumout\)) # (\mux_pc|output[20]~39_combout\)) # (\sjr_EXMEM~q\) ) ) # ( !sreaddata1_EXMEM(20) & ( (!\reset_stages~combout\ & (((!\sjr_EXMEM~q\ & 
-- \mux_pc|output[20]~39_combout\)) # (\Add0~73_sumout\))) # (\reset_stages~combout\ & (!\sjr_EXMEM~q\ & (\mux_pc|output[20]~39_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110010101110000011001010111000111111101111110011111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reset_stages~combout\,
	datab => \ALT_INV_sjr_EXMEM~q\,
	datac => \mux_pc|ALT_INV_output[20]~39_combout\,
	datad => \ALT_INV_Add0~73_sumout\,
	dataf => ALT_INV_sreaddata1_EXMEM(20),
	combout => \mux_pc|output[20]~40_combout\);

-- Location: FF_X81_Y12_N22
\pc_mips|pc_output[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \mux_pc|output[20]~40_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc_mips|pc_output\(20));

-- Location: FF_X82_Y12_N55
\spc_IFID[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \Add0~73_sumout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_IFID(20));

-- Location: LABCELL_X81_Y12_N42
\spc_IDEX[20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \spc_IDEX[20]~feeder_combout\ = ( spc_IFID(20) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_spc_IFID(20),
	combout => \spc_IDEX[20]~feeder_combout\);

-- Location: FF_X81_Y12_N43
\spc_IDEX[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \spc_IDEX[20]~feeder_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_IDEX(20));

-- Location: FF_X77_Y12_N52
\spc_EXMEM[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_IDEX(20),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_EXMEM(20));

-- Location: FF_X74_Y11_N29
\spc_MEMWB[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_EXMEM(20),
	sclr => \process_8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_MEMWB(20));

-- Location: LABCELL_X75_Y11_N18
\smemreaddata_MEMWB[20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \smemreaddata_MEMWB[20]~feeder_combout\ = ( \mem|altsyncram_component|auto_generated|q_a\(20) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mem|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	combout => \smemreaddata_MEMWB[20]~feeder_combout\);

-- Location: FF_X75_Y11_N20
\smemreaddata_MEMWB[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \smemreaddata_MEMWB[20]~feeder_combout\,
	sclr => \process_8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => smemreaddata_MEMWB(20));

-- Location: LABCELL_X74_Y11_N33
\salumainresult_MEMWB[20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \salumainresult_MEMWB[20]~feeder_combout\ = ( salumainresult_EXMEM(20) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_salumainresult_EXMEM(20),
	combout => \salumainresult_MEMWB[20]~feeder_combout\);

-- Location: FF_X74_Y11_N35
\salumainresult_MEMWB[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \salumainresult_MEMWB[20]~feeder_combout\,
	sclr => \process_8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => salumainresult_MEMWB(20));

-- Location: LABCELL_X74_Y11_N51
\mux_jal|output[20]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_jal|output[20]~20_combout\ = ( \smemtoreg_MEMWB~DUPLICATE_q\ & ( \sjal_MEMWB~q\ & ( spc_MEMWB(20) ) ) ) # ( !\smemtoreg_MEMWB~DUPLICATE_q\ & ( \sjal_MEMWB~q\ & ( spc_MEMWB(20) ) ) ) # ( \smemtoreg_MEMWB~DUPLICATE_q\ & ( !\sjal_MEMWB~q\ & ( 
-- smemreaddata_MEMWB(20) ) ) ) # ( !\smemtoreg_MEMWB~DUPLICATE_q\ & ( !\sjal_MEMWB~q\ & ( salumainresult_MEMWB(20) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_spc_MEMWB(20),
	datac => ALT_INV_smemreaddata_MEMWB(20),
	datad => ALT_INV_salumainresult_MEMWB(20),
	datae => \ALT_INV_smemtoreg_MEMWB~DUPLICATE_q\,
	dataf => \ALT_INV_sjal_MEMWB~q\,
	combout => \mux_jal|output[20]~20_combout\);

-- Location: LABCELL_X74_Y11_N6
\forward|Mux11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux11~0_combout\ = ( \forward|Mux3~0_combout\ & ( \forward|rd1_out[0]~2_combout\ & ( sreaddata1_IDEX(20) ) ) ) # ( !\forward|Mux3~0_combout\ & ( \forward|rd1_out[0]~2_combout\ & ( \mux_jal|output[20]~20_combout\ ) ) ) # ( \forward|Mux3~0_combout\ 
-- & ( !\forward|rd1_out[0]~2_combout\ & ( sreaddata1_IDEX(20) ) ) ) # ( !\forward|Mux3~0_combout\ & ( !\forward|rd1_out[0]~2_combout\ & ( salumainresult_EXMEM(20) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_jal|ALT_INV_output[20]~20_combout\,
	datab => ALT_INV_salumainresult_EXMEM(20),
	datad => ALT_INV_sreaddata1_IDEX(20),
	datae => \forward|ALT_INV_Mux3~0_combout\,
	dataf => \forward|ALT_INV_rd1_out[0]~2_combout\,
	combout => \forward|Mux11~0_combout\);

-- Location: LABCELL_X74_Y11_N45
\forward|Mux11~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux11~1_combout\ = ( \forward|rd1_out[0]~2_combout\ & ( \mux_jal|output[20]~20_combout\ ) ) # ( !\forward|rd1_out[0]~2_combout\ & ( salumainresult_EXMEM(20) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_salumainresult_EXMEM(20),
	datad => \mux_jal|ALT_INV_output[20]~20_combout\,
	dataf => \forward|ALT_INV_rd1_out[0]~2_combout\,
	combout => \forward|Mux11~1_combout\);

-- Location: FF_X73_Y10_N49
\sreaddata1_IDEX[19]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sreaddata1_IDEX~219_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sreaddata1_IDEX[19]~DUPLICATE_q\);

-- Location: MLABCELL_X72_Y7_N3
\forward|Mux12~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux12~1_combout\ = ( \mux_jal|output[19]~19_combout\ & ( (salumainresult_EXMEM(19)) # (\forward|rd1_out[0]~2_combout\) ) ) # ( !\mux_jal|output[19]~19_combout\ & ( (!\forward|rd1_out[0]~2_combout\ & salumainresult_EXMEM(19)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_rd1_out[0]~2_combout\,
	datac => ALT_INV_salumainresult_EXMEM(19),
	dataf => \mux_jal|ALT_INV_output[19]~19_combout\,
	combout => \forward|Mux12~1_combout\);

-- Location: LABCELL_X77_Y7_N0
\alu_main|Add0~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Add0~77_sumout\ = SUM(( !salucontrol_IDEX(2) $ (!\mux_alu|output[19]~41_combout\) ) + ( (!\forward|Mux3~0_combout\ & ((\forward|Mux12~1_combout\))) # (\forward|Mux3~0_combout\ & (\sreaddata1_IDEX[19]~DUPLICATE_q\)) ) + ( \alu_main|Add0~74\ ))
-- \alu_main|Add0~78\ = CARRY(( !salucontrol_IDEX(2) $ (!\mux_alu|output[19]~41_combout\) ) + ( (!\forward|Mux3~0_combout\ & ((\forward|Mux12~1_combout\))) # (\forward|Mux3~0_combout\ & (\sreaddata1_IDEX[19]~DUPLICATE_q\)) ) + ( \alu_main|Add0~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux3~0_combout\,
	datab => ALT_INV_salucontrol_IDEX(2),
	datac => \ALT_INV_sreaddata1_IDEX[19]~DUPLICATE_q\,
	datad => \mux_alu|ALT_INV_output[19]~41_combout\,
	dataf => \forward|ALT_INV_Mux12~1_combout\,
	cin => \alu_main|Add0~74\,
	sumout => \alu_main|Add0~77_sumout\,
	cout => \alu_main|Add0~78\);

-- Location: LABCELL_X77_Y7_N3
\alu_main|Add0~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Add0~81_sumout\ = SUM(( !salucontrol_IDEX(2) $ (!\mux_alu|output[20]~44_combout\) ) + ( (!\forward|Mux3~0_combout\ & ((\forward|Mux11~1_combout\))) # (\forward|Mux3~0_combout\ & (sreaddata1_IDEX(20))) ) + ( \alu_main|Add0~78\ ))
-- \alu_main|Add0~82\ = CARRY(( !salucontrol_IDEX(2) $ (!\mux_alu|output[20]~44_combout\) ) + ( (!\forward|Mux3~0_combout\ & ((\forward|Mux11~1_combout\))) # (\forward|Mux3~0_combout\ & (sreaddata1_IDEX(20))) ) + ( \alu_main|Add0~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux3~0_combout\,
	datab => ALT_INV_salucontrol_IDEX(2),
	datac => ALT_INV_sreaddata1_IDEX(20),
	datad => \mux_alu|ALT_INV_output[20]~44_combout\,
	dataf => \forward|ALT_INV_Mux11~1_combout\,
	cin => \alu_main|Add0~78\,
	sumout => \alu_main|Add0~81_sumout\,
	cout => \alu_main|Add0~82\);

-- Location: LABCELL_X81_Y7_N27
\alu_main|Mux20~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux20~4_combout\ = ( \alu_main|Add0~81_sumout\ & ( (!salucontrol_IDEX(0) & (((\mux_alu|output[20]~44_combout\ & \forward|Mux11~0_combout\)) # (salucontrol_IDEX(1)))) # (salucontrol_IDEX(0) & (!salucontrol_IDEX(1) & ((\forward|Mux11~0_combout\) # 
-- (\mux_alu|output[20]~44_combout\)))) ) ) # ( !\alu_main|Add0~81_sumout\ & ( (!salucontrol_IDEX(1) & ((!salucontrol_IDEX(0) & (\mux_alu|output[20]~44_combout\ & \forward|Mux11~0_combout\)) # (salucontrol_IDEX(0) & ((\forward|Mux11~0_combout\) # 
-- (\mux_alu|output[20]~44_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010001001100000001000100110000100110011011100010011001101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salucontrol_IDEX(0),
	datab => ALT_INV_salucontrol_IDEX(1),
	datac => \mux_alu|ALT_INV_output[20]~44_combout\,
	datad => \forward|ALT_INV_Mux11~0_combout\,
	dataf => \alu_main|ALT_INV_Add0~81_sumout\,
	combout => \alu_main|Mux20~4_combout\);

-- Location: LABCELL_X75_Y6_N57
\alu_main|ShiftRight0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight0~1_combout\ = ( \mux_alu|output[23]~47_combout\ & ( \mux_alu|output[20]~44_combout\ & ( (!\sinstruction_IDEX[7]~DUPLICATE_q\ & (((!\sinstruction_IDEX[6]~DUPLICATE_q\)) # (\mux_alu|output[21]~45_combout\))) # 
-- (\sinstruction_IDEX[7]~DUPLICATE_q\ & (((\sinstruction_IDEX[6]~DUPLICATE_q\) # (\mux_alu|output[22]~46_combout\)))) ) ) ) # ( !\mux_alu|output[23]~47_combout\ & ( \mux_alu|output[20]~44_combout\ & ( (!\sinstruction_IDEX[7]~DUPLICATE_q\ & 
-- (((!\sinstruction_IDEX[6]~DUPLICATE_q\)) # (\mux_alu|output[21]~45_combout\))) # (\sinstruction_IDEX[7]~DUPLICATE_q\ & (((\mux_alu|output[22]~46_combout\ & !\sinstruction_IDEX[6]~DUPLICATE_q\)))) ) ) ) # ( \mux_alu|output[23]~47_combout\ & ( 
-- !\mux_alu|output[20]~44_combout\ & ( (!\sinstruction_IDEX[7]~DUPLICATE_q\ & (\mux_alu|output[21]~45_combout\ & ((\sinstruction_IDEX[6]~DUPLICATE_q\)))) # (\sinstruction_IDEX[7]~DUPLICATE_q\ & (((\sinstruction_IDEX[6]~DUPLICATE_q\) # 
-- (\mux_alu|output[22]~46_combout\)))) ) ) ) # ( !\mux_alu|output[23]~47_combout\ & ( !\mux_alu|output[20]~44_combout\ & ( (!\sinstruction_IDEX[7]~DUPLICATE_q\ & (\mux_alu|output[21]~45_combout\ & ((\sinstruction_IDEX[6]~DUPLICATE_q\)))) # 
-- (\sinstruction_IDEX[7]~DUPLICATE_q\ & (((\mux_alu|output[22]~46_combout\ & !\sinstruction_IDEX[6]~DUPLICATE_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000100000000110111011111001111010001001100111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_alu|ALT_INV_output[21]~45_combout\,
	datab => \ALT_INV_sinstruction_IDEX[7]~DUPLICATE_q\,
	datac => \mux_alu|ALT_INV_output[22]~46_combout\,
	datad => \ALT_INV_sinstruction_IDEX[6]~DUPLICATE_q\,
	datae => \mux_alu|ALT_INV_output[23]~47_combout\,
	dataf => \mux_alu|ALT_INV_output[20]~44_combout\,
	combout => \alu_main|ShiftRight0~1_combout\);

-- Location: LABCELL_X80_Y10_N48
\alu_main|ShiftRight0~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight0~34_combout\ = ( \alu_main|ShiftRight0~1_combout\ & ( (!sinstruction_IDEX(9) & (((!\sinstruction_IDEX[8]~DUPLICATE_q\)) # (\alu_main|ShiftRight0~2_combout\))) # (sinstruction_IDEX(9) & (((!\sinstruction_IDEX[8]~DUPLICATE_q\ & 
-- \alu_main|ShiftRight0~3_combout\)))) ) ) # ( !\alu_main|ShiftRight0~1_combout\ & ( (!sinstruction_IDEX(9) & (\alu_main|ShiftRight0~2_combout\ & (\sinstruction_IDEX[8]~DUPLICATE_q\))) # (sinstruction_IDEX(9) & (((!\sinstruction_IDEX[8]~DUPLICATE_q\ & 
-- \alu_main|ShiftRight0~3_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110100000001000011010011000100111101001100010011110100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_ShiftRight0~2_combout\,
	datab => ALT_INV_sinstruction_IDEX(9),
	datac => \ALT_INV_sinstruction_IDEX[8]~DUPLICATE_q\,
	datad => \alu_main|ALT_INV_ShiftRight0~3_combout\,
	dataf => \alu_main|ALT_INV_ShiftRight0~1_combout\,
	combout => \alu_main|ShiftRight0~34_combout\);

-- Location: LABCELL_X73_Y5_N36
\alu_main|ShiftLeft0~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft0~38_combout\ = ( \mux_alu|output[19]~41_combout\ & ( \mux_alu|output[18]~40_combout\ & ( (!\sinstruction_IDEX[7]~DUPLICATE_q\ & (((sinstruction_IDEX(6)) # (\mux_alu|output[20]~44_combout\)))) # (\sinstruction_IDEX[7]~DUPLICATE_q\ & 
-- (((!sinstruction_IDEX(6))) # (\mux_alu|output[17]~39_combout\))) ) ) ) # ( !\mux_alu|output[19]~41_combout\ & ( \mux_alu|output[18]~40_combout\ & ( (!\sinstruction_IDEX[7]~DUPLICATE_q\ & (((\mux_alu|output[20]~44_combout\ & !sinstruction_IDEX(6))))) # 
-- (\sinstruction_IDEX[7]~DUPLICATE_q\ & (((!sinstruction_IDEX(6))) # (\mux_alu|output[17]~39_combout\))) ) ) ) # ( \mux_alu|output[19]~41_combout\ & ( !\mux_alu|output[18]~40_combout\ & ( (!\sinstruction_IDEX[7]~DUPLICATE_q\ & (((sinstruction_IDEX(6)) # 
-- (\mux_alu|output[20]~44_combout\)))) # (\sinstruction_IDEX[7]~DUPLICATE_q\ & (\mux_alu|output[17]~39_combout\ & ((sinstruction_IDEX(6))))) ) ) ) # ( !\mux_alu|output[19]~41_combout\ & ( !\mux_alu|output[18]~40_combout\ & ( 
-- (!\sinstruction_IDEX[7]~DUPLICATE_q\ & (((\mux_alu|output[20]~44_combout\ & !sinstruction_IDEX(6))))) # (\sinstruction_IDEX[7]~DUPLICATE_q\ & (\mux_alu|output[17]~39_combout\ & ((sinstruction_IDEX(6))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000101001100001111010100111111000001010011111111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_alu|ALT_INV_output[17]~39_combout\,
	datab => \mux_alu|ALT_INV_output[20]~44_combout\,
	datac => \ALT_INV_sinstruction_IDEX[7]~DUPLICATE_q\,
	datad => ALT_INV_sinstruction_IDEX(6),
	datae => \mux_alu|ALT_INV_output[19]~41_combout\,
	dataf => \mux_alu|ALT_INV_output[18]~40_combout\,
	combout => \alu_main|ShiftLeft0~38_combout\);

-- Location: LABCELL_X81_Y8_N18
\alu_main|Mux20~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux20~0_combout\ = ( \alu_main|ShiftLeft0~38_combout\ & ( \alu_main|ShiftLeft0~26_combout\ & ( (!\sinstruction_IDEX[8]~DUPLICATE_q\) # ((!sinstruction_IDEX(9) & ((\alu_main|ShiftLeft0~34_combout\))) # (sinstruction_IDEX(9) & 
-- (\alu_main|ShiftLeft0~18_combout\))) ) ) ) # ( !\alu_main|ShiftLeft0~38_combout\ & ( \alu_main|ShiftLeft0~26_combout\ & ( (!\sinstruction_IDEX[8]~DUPLICATE_q\ & (((sinstruction_IDEX(9))))) # (\sinstruction_IDEX[8]~DUPLICATE_q\ & ((!sinstruction_IDEX(9) & 
-- ((\alu_main|ShiftLeft0~34_combout\))) # (sinstruction_IDEX(9) & (\alu_main|ShiftLeft0~18_combout\)))) ) ) ) # ( \alu_main|ShiftLeft0~38_combout\ & ( !\alu_main|ShiftLeft0~26_combout\ & ( (!\sinstruction_IDEX[8]~DUPLICATE_q\ & (((!sinstruction_IDEX(9))))) 
-- # (\sinstruction_IDEX[8]~DUPLICATE_q\ & ((!sinstruction_IDEX(9) & ((\alu_main|ShiftLeft0~34_combout\))) # (sinstruction_IDEX(9) & (\alu_main|ShiftLeft0~18_combout\)))) ) ) ) # ( !\alu_main|ShiftLeft0~38_combout\ & ( !\alu_main|ShiftLeft0~26_combout\ & ( 
-- (\sinstruction_IDEX[8]~DUPLICATE_q\ & ((!sinstruction_IDEX(9) & ((\alu_main|ShiftLeft0~34_combout\))) # (sinstruction_IDEX(9) & (\alu_main|ShiftLeft0~18_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100010001101011110001000100000101101110111010111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IDEX[8]~DUPLICATE_q\,
	datab => \alu_main|ALT_INV_ShiftLeft0~18_combout\,
	datac => \alu_main|ALT_INV_ShiftLeft0~34_combout\,
	datad => ALT_INV_sinstruction_IDEX(9),
	datae => \alu_main|ALT_INV_ShiftLeft0~38_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft0~26_combout\,
	combout => \alu_main|Mux20~0_combout\);

-- Location: MLABCELL_X82_Y9_N15
\alu_main|ShiftLeft0~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft0~10_combout\ = ( \alu_main|ShiftLeft0~0_combout\ & ( (!\sinstruction_IDEX[9]~DUPLICATE_q\ & ((\alu_main|ShiftLeft0~9_combout\) # (\sinstruction_IDEX[8]~DUPLICATE_q\))) ) ) # ( !\alu_main|ShiftLeft0~0_combout\ & ( 
-- (!\sinstruction_IDEX[9]~DUPLICATE_q\ & (!\sinstruction_IDEX[8]~DUPLICATE_q\ & \alu_main|ShiftLeft0~9_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010100000000000001010000000001010101010100000101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IDEX[9]~DUPLICATE_q\,
	datac => \ALT_INV_sinstruction_IDEX[8]~DUPLICATE_q\,
	datad => \alu_main|ALT_INV_ShiftLeft0~9_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft0~0_combout\,
	combout => \alu_main|ShiftLeft0~10_combout\);

-- Location: LABCELL_X79_Y10_N33
\alu_main|ShiftRight1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight1~1_combout\ = ( \mux_alu|output[21]~45_combout\ & ( \mux_alu|output[20]~44_combout\ & ( (!\forward|Mux30~0_combout\) # ((!\forward|Mux31~0_combout\ & ((\mux_alu|output[22]~46_combout\))) # (\forward|Mux31~0_combout\ & 
-- (\mux_alu|output[23]~47_combout\))) ) ) ) # ( !\mux_alu|output[21]~45_combout\ & ( \mux_alu|output[20]~44_combout\ & ( (!\forward|Mux30~0_combout\ & (!\forward|Mux31~0_combout\)) # (\forward|Mux30~0_combout\ & ((!\forward|Mux31~0_combout\ & 
-- ((\mux_alu|output[22]~46_combout\))) # (\forward|Mux31~0_combout\ & (\mux_alu|output[23]~47_combout\)))) ) ) ) # ( \mux_alu|output[21]~45_combout\ & ( !\mux_alu|output[20]~44_combout\ & ( (!\forward|Mux30~0_combout\ & (\forward|Mux31~0_combout\)) # 
-- (\forward|Mux30~0_combout\ & ((!\forward|Mux31~0_combout\ & ((\mux_alu|output[22]~46_combout\))) # (\forward|Mux31~0_combout\ & (\mux_alu|output[23]~47_combout\)))) ) ) ) # ( !\mux_alu|output[21]~45_combout\ & ( !\mux_alu|output[20]~44_combout\ & ( 
-- (\forward|Mux30~0_combout\ & ((!\forward|Mux31~0_combout\ & ((\mux_alu|output[22]~46_combout\))) # (\forward|Mux31~0_combout\ & (\mux_alu|output[23]~47_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101001000110110011110001001110011011010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux30~0_combout\,
	datab => \forward|ALT_INV_Mux31~0_combout\,
	datac => \mux_alu|ALT_INV_output[23]~47_combout\,
	datad => \mux_alu|ALT_INV_output[22]~46_combout\,
	datae => \mux_alu|ALT_INV_output[21]~45_combout\,
	dataf => \mux_alu|ALT_INV_output[20]~44_combout\,
	combout => \alu_main|ShiftRight1~1_combout\);

-- Location: MLABCELL_X72_Y8_N18
\alu_main|ShiftRight1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight1~3_combout\ = ( \mux_alu|output[30]~55_combout\ & ( \mux_alu|output[28]~53_combout\ & ( (!\forward|Mux31~0_combout\) # ((!\forward|Mux30~0_combout\ & (\mux_alu|output[29]~54_combout\)) # (\forward|Mux30~0_combout\ & 
-- ((\mux_alu|output[31]~56_combout\)))) ) ) ) # ( !\mux_alu|output[30]~55_combout\ & ( \mux_alu|output[28]~53_combout\ & ( (!\forward|Mux31~0_combout\ & (((!\forward|Mux30~0_combout\)))) # (\forward|Mux31~0_combout\ & ((!\forward|Mux30~0_combout\ & 
-- (\mux_alu|output[29]~54_combout\)) # (\forward|Mux30~0_combout\ & ((\mux_alu|output[31]~56_combout\))))) ) ) ) # ( \mux_alu|output[30]~55_combout\ & ( !\mux_alu|output[28]~53_combout\ & ( (!\forward|Mux31~0_combout\ & (((\forward|Mux30~0_combout\)))) # 
-- (\forward|Mux31~0_combout\ & ((!\forward|Mux30~0_combout\ & (\mux_alu|output[29]~54_combout\)) # (\forward|Mux30~0_combout\ & ((\mux_alu|output[31]~56_combout\))))) ) ) ) # ( !\mux_alu|output[30]~55_combout\ & ( !\mux_alu|output[28]~53_combout\ & ( 
-- (\forward|Mux31~0_combout\ & ((!\forward|Mux30~0_combout\ & (\mux_alu|output[29]~54_combout\)) # (\forward|Mux30~0_combout\ & ((\mux_alu|output[31]~56_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010011000111000001111111010000110100111101110011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_alu|ALT_INV_output[29]~54_combout\,
	datab => \forward|ALT_INV_Mux31~0_combout\,
	datac => \forward|ALT_INV_Mux30~0_combout\,
	datad => \mux_alu|ALT_INV_output[31]~56_combout\,
	datae => \mux_alu|ALT_INV_output[30]~55_combout\,
	dataf => \mux_alu|ALT_INV_output[28]~53_combout\,
	combout => \alu_main|ShiftRight1~3_combout\);

-- Location: LABCELL_X79_Y10_N36
\alu_main|ShiftRight1~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight1~34_combout\ = ( \forward|Mux29~0_combout\ & ( \alu_main|ShiftRight1~3_combout\ & ( (!\forward|Mux28~0_combout\ & \alu_main|ShiftRight1~2_combout\) ) ) ) # ( !\forward|Mux29~0_combout\ & ( \alu_main|ShiftRight1~3_combout\ & ( 
-- (\alu_main|ShiftRight1~1_combout\) # (\forward|Mux28~0_combout\) ) ) ) # ( \forward|Mux29~0_combout\ & ( !\alu_main|ShiftRight1~3_combout\ & ( (!\forward|Mux28~0_combout\ & \alu_main|ShiftRight1~2_combout\) ) ) ) # ( !\forward|Mux29~0_combout\ & ( 
-- !\alu_main|ShiftRight1~3_combout\ & ( (!\forward|Mux28~0_combout\ & \alu_main|ShiftRight1~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000000001100110000111111001111110000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \forward|ALT_INV_Mux28~0_combout\,
	datac => \alu_main|ALT_INV_ShiftRight1~1_combout\,
	datad => \alu_main|ALT_INV_ShiftRight1~2_combout\,
	datae => \forward|ALT_INV_Mux29~0_combout\,
	dataf => \alu_main|ALT_INV_ShiftRight1~3_combout\,
	combout => \alu_main|ShiftRight1~34_combout\);

-- Location: LABCELL_X73_Y5_N57
\alu_main|ShiftLeft1~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft1~39_combout\ = ( \mux_alu|output[19]~41_combout\ & ( \mux_alu|output[18]~40_combout\ & ( (!\forward|Mux30~0_combout\ & (((\forward|Mux31~0_combout\)) # (\mux_alu|output[20]~44_combout\))) # (\forward|Mux30~0_combout\ & 
-- (((!\forward|Mux31~0_combout\) # (\mux_alu|output[17]~39_combout\)))) ) ) ) # ( !\mux_alu|output[19]~41_combout\ & ( \mux_alu|output[18]~40_combout\ & ( (!\forward|Mux30~0_combout\ & (\mux_alu|output[20]~44_combout\ & (!\forward|Mux31~0_combout\))) # 
-- (\forward|Mux30~0_combout\ & (((!\forward|Mux31~0_combout\) # (\mux_alu|output[17]~39_combout\)))) ) ) ) # ( \mux_alu|output[19]~41_combout\ & ( !\mux_alu|output[18]~40_combout\ & ( (!\forward|Mux30~0_combout\ & (((\forward|Mux31~0_combout\)) # 
-- (\mux_alu|output[20]~44_combout\))) # (\forward|Mux30~0_combout\ & (((\forward|Mux31~0_combout\ & \mux_alu|output[17]~39_combout\)))) ) ) ) # ( !\mux_alu|output[19]~41_combout\ & ( !\mux_alu|output[18]~40_combout\ & ( (!\forward|Mux30~0_combout\ & 
-- (\mux_alu|output[20]~44_combout\ & (!\forward|Mux31~0_combout\))) # (\forward|Mux30~0_combout\ & (((\forward|Mux31~0_combout\ & \mux_alu|output[17]~39_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100101001010100010111101110000011101010111101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux30~0_combout\,
	datab => \mux_alu|ALT_INV_output[20]~44_combout\,
	datac => \forward|ALT_INV_Mux31~0_combout\,
	datad => \mux_alu|ALT_INV_output[17]~39_combout\,
	datae => \mux_alu|ALT_INV_output[19]~41_combout\,
	dataf => \mux_alu|ALT_INV_output[18]~40_combout\,
	combout => \alu_main|ShiftLeft1~39_combout\);

-- Location: LABCELL_X80_Y8_N48
\alu_main|Mux20~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux20~1_combout\ = ( \alu_main|ShiftLeft1~39_combout\ & ( \alu_main|ShiftLeft1~35_combout\ & ( (!\forward|Mux28~0_combout\) # ((!\forward|Mux29~0_combout\ & (\alu_main|ShiftLeft1~27_combout\)) # (\forward|Mux29~0_combout\ & 
-- ((\alu_main|ShiftLeft1~19_combout\)))) ) ) ) # ( !\alu_main|ShiftLeft1~39_combout\ & ( \alu_main|ShiftLeft1~35_combout\ & ( (!\forward|Mux29~0_combout\ & (\alu_main|ShiftLeft1~27_combout\ & (\forward|Mux28~0_combout\))) # (\forward|Mux29~0_combout\ & 
-- (((!\forward|Mux28~0_combout\) # (\alu_main|ShiftLeft1~19_combout\)))) ) ) ) # ( \alu_main|ShiftLeft1~39_combout\ & ( !\alu_main|ShiftLeft1~35_combout\ & ( (!\forward|Mux29~0_combout\ & (((!\forward|Mux28~0_combout\)) # 
-- (\alu_main|ShiftLeft1~27_combout\))) # (\forward|Mux29~0_combout\ & (((\forward|Mux28~0_combout\ & \alu_main|ShiftLeft1~19_combout\)))) ) ) ) # ( !\alu_main|ShiftLeft1~39_combout\ & ( !\alu_main|ShiftLeft1~35_combout\ & ( (\forward|Mux28~0_combout\ & 
-- ((!\forward|Mux29~0_combout\ & (\alu_main|ShiftLeft1~27_combout\)) # (\forward|Mux29~0_combout\ & ((\alu_main|ShiftLeft1~19_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000111101000101010011101010010010101111111001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux29~0_combout\,
	datab => \alu_main|ALT_INV_ShiftLeft1~27_combout\,
	datac => \forward|ALT_INV_Mux28~0_combout\,
	datad => \alu_main|ALT_INV_ShiftLeft1~19_combout\,
	datae => \alu_main|ALT_INV_ShiftLeft1~39_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft1~35_combout\,
	combout => \alu_main|Mux20~1_combout\);

-- Location: LABCELL_X80_Y8_N24
\alu_main|Mux20~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux20~2_combout\ = ( \alu_main|Mux20~1_combout\ & ( (!\alu_main|Mux26~2_combout\ & (\alu_main|Mux26~3_combout\)) # (\alu_main|Mux26~2_combout\ & ((!\alu_main|Mux26~3_combout\ & ((\alu_main|ShiftLeft1~12_combout\))) # (\alu_main|Mux26~3_combout\ 
-- & (\alu_main|ShiftRight1~34_combout\)))) ) ) # ( !\alu_main|Mux20~1_combout\ & ( (\alu_main|Mux26~2_combout\ & ((!\alu_main|Mux26~3_combout\ & ((\alu_main|ShiftLeft1~12_combout\))) # (\alu_main|Mux26~3_combout\ & (\alu_main|ShiftRight1~34_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101000000010100010100100011011001110010001101100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux26~2_combout\,
	datab => \alu_main|ALT_INV_Mux26~3_combout\,
	datac => \alu_main|ALT_INV_ShiftRight1~34_combout\,
	datad => \alu_main|ALT_INV_ShiftLeft1~12_combout\,
	dataf => \alu_main|ALT_INV_Mux20~1_combout\,
	combout => \alu_main|Mux20~2_combout\);

-- Location: LABCELL_X80_Y8_N6
\alu_main|Mux20~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux20~3_combout\ = ( \alu_main|ShiftLeft0~10_combout\ & ( \alu_main|Mux20~2_combout\ & ( (!\alu_main|Mux26~4_combout\ & ((!\alu_main|Mux26~5_combout\) # ((\alu_main|Mux20~0_combout\)))) # (\alu_main|Mux26~4_combout\ & 
-- (((\alu_main|ShiftRight0~34_combout\)) # (\alu_main|Mux26~5_combout\))) ) ) ) # ( !\alu_main|ShiftLeft0~10_combout\ & ( \alu_main|Mux20~2_combout\ & ( (!\alu_main|Mux26~4_combout\ & ((!\alu_main|Mux26~5_combout\) # ((\alu_main|Mux20~0_combout\)))) # 
-- (\alu_main|Mux26~4_combout\ & (!\alu_main|Mux26~5_combout\ & (\alu_main|ShiftRight0~34_combout\))) ) ) ) # ( \alu_main|ShiftLeft0~10_combout\ & ( !\alu_main|Mux20~2_combout\ & ( (!\alu_main|Mux26~4_combout\ & (\alu_main|Mux26~5_combout\ & 
-- ((\alu_main|Mux20~0_combout\)))) # (\alu_main|Mux26~4_combout\ & (((\alu_main|ShiftRight0~34_combout\)) # (\alu_main|Mux26~5_combout\))) ) ) ) # ( !\alu_main|ShiftLeft0~10_combout\ & ( !\alu_main|Mux20~2_combout\ & ( (!\alu_main|Mux26~4_combout\ & 
-- (\alu_main|Mux26~5_combout\ & ((\alu_main|Mux20~0_combout\)))) # (\alu_main|Mux26~4_combout\ & (!\alu_main|Mux26~5_combout\ & (\alu_main|ShiftRight0~34_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000101010011011110001100101011101001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux26~4_combout\,
	datab => \alu_main|ALT_INV_Mux26~5_combout\,
	datac => \alu_main|ALT_INV_ShiftRight0~34_combout\,
	datad => \alu_main|ALT_INV_Mux20~0_combout\,
	datae => \alu_main|ALT_INV_ShiftLeft0~10_combout\,
	dataf => \alu_main|ALT_INV_Mux20~2_combout\,
	combout => \alu_main|Mux20~3_combout\);

-- Location: LABCELL_X80_Y8_N12
\alu_main|Mux20~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux20~5_combout\ = ( \mux_alu|output[20]~44_combout\ & ( \alu_main|Mux20~3_combout\ & ( ((\alu_main|Mux20~4_combout\ & !\alu_main|Mux26~0_combout\)) # (\alu_main|Mux26~1_combout\) ) ) ) # ( !\mux_alu|output[20]~44_combout\ & ( 
-- \alu_main|Mux20~3_combout\ & ( (!\alu_main|Mux26~1_combout\ & ((!\alu_main|Mux26~0_combout\ & (\alu_main|Mux20~4_combout\)) # (\alu_main|Mux26~0_combout\ & ((!\forward|Mux11~0_combout\))))) # (\alu_main|Mux26~1_combout\ & 
-- (((!\alu_main|Mux26~0_combout\)))) ) ) ) # ( \mux_alu|output[20]~44_combout\ & ( !\alu_main|Mux20~3_combout\ & ( (!\alu_main|Mux26~1_combout\ & (\alu_main|Mux20~4_combout\ & !\alu_main|Mux26~0_combout\)) # (\alu_main|Mux26~1_combout\ & 
-- ((\alu_main|Mux26~0_combout\))) ) ) ) # ( !\mux_alu|output[20]~44_combout\ & ( !\alu_main|Mux20~3_combout\ & ( (!\alu_main|Mux26~1_combout\ & ((!\alu_main|Mux26~0_combout\ & (\alu_main|Mux20~4_combout\)) # (\alu_main|Mux26~0_combout\ & 
-- ((!\forward|Mux11~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010011000000010001000011001101110111110000000111011100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux20~4_combout\,
	datab => \alu_main|ALT_INV_Mux26~1_combout\,
	datac => \forward|ALT_INV_Mux11~0_combout\,
	datad => \alu_main|ALT_INV_Mux26~0_combout\,
	datae => \mux_alu|ALT_INV_output[20]~44_combout\,
	dataf => \alu_main|ALT_INV_Mux20~3_combout\,
	combout => \alu_main|Mux20~5_combout\);

-- Location: LABCELL_X80_Y8_N18
\alu_main|Result[20]\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Result\(20) = ( \alu_main|Mux20~5_combout\ & ( (!\alu_main|Mux32~0_combout\) # (\alu_main|Result\(20)) ) ) # ( !\alu_main|Mux20~5_combout\ & ( (\alu_main|Result\(20) & \alu_main|Mux32~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \alu_main|ALT_INV_Result\(20),
	datad => \alu_main|ALT_INV_Mux32~0_combout\,
	dataf => \alu_main|ALT_INV_Mux20~5_combout\,
	combout => \alu_main|Result\(20));

-- Location: FF_X73_Y5_N35
\salumainresult_EXMEM[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \alu_main|Result\(20),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => salumainresult_EXMEM(20));

-- Location: LABCELL_X73_Y5_N45
\mux_alu|output[20]~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_alu|output[20]~42_combout\ = ( !\forward|rd2_out[0]~2_combout\ & ( (!\salusrc_IDEX~q\ & ((!\mux_alu|output[17]~1_combout\ & (salumainresult_EXMEM(20))) # (\mux_alu|output[17]~1_combout\ & ((sreaddata2_IDEX(20)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000001010001000100000101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_salusrc_IDEX~q\,
	datab => ALT_INV_salumainresult_EXMEM(20),
	datac => ALT_INV_sreaddata2_IDEX(20),
	datad => \mux_alu|ALT_INV_output[17]~1_combout\,
	dataf => \forward|ALT_INV_rd2_out[0]~2_combout\,
	combout => \mux_alu|output[20]~42_combout\);

-- Location: LABCELL_X73_Y5_N30
\mux_alu|output[20]~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_alu|output[20]~43_combout\ = ( \forward|rd2_out[0]~2_combout\ & ( \mux_jal|output[20]~20_combout\ & ( (!\salusrc_IDEX~q\) # (sinstruction_IDEX(15)) ) ) ) # ( !\forward|rd2_out[0]~2_combout\ & ( \mux_jal|output[20]~20_combout\ & ( 
-- (sinstruction_IDEX(15) & \salusrc_IDEX~q\) ) ) ) # ( \forward|rd2_out[0]~2_combout\ & ( !\mux_jal|output[20]~20_combout\ & ( (sinstruction_IDEX(15) & \salusrc_IDEX~q\) ) ) ) # ( !\forward|rd2_out[0]~2_combout\ & ( !\mux_jal|output[20]~20_combout\ & ( 
-- (sinstruction_IDEX(15) & \salusrc_IDEX~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011000000111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_sinstruction_IDEX(15),
	datac => \ALT_INV_salusrc_IDEX~q\,
	datae => \forward|ALT_INV_rd2_out[0]~2_combout\,
	dataf => \mux_jal|ALT_INV_output[20]~20_combout\,
	combout => \mux_alu|output[20]~43_combout\);

-- Location: LABCELL_X73_Y5_N12
\mux_alu|output[20]~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_alu|output[20]~44_combout\ = ( \mux_alu|output[20]~43_combout\ ) # ( !\mux_alu|output[20]~43_combout\ & ( \mux_alu|output[20]~42_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \mux_alu|ALT_INV_output[20]~42_combout\,
	dataf => \mux_alu|ALT_INV_output[20]~43_combout\,
	combout => \mux_alu|output[20]~44_combout\);

-- Location: LABCELL_X75_Y6_N18
\alu_main|ShiftLeft1~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft1~42_combout\ = ( \mux_alu|output[23]~47_combout\ & ( \forward|Mux30~0_combout\ & ( (!\forward|Mux31~0_combout\ & (\mux_alu|output[21]~45_combout\)) # (\forward|Mux31~0_combout\ & ((\mux_alu|output[20]~44_combout\))) ) ) ) # ( 
-- !\mux_alu|output[23]~47_combout\ & ( \forward|Mux30~0_combout\ & ( (!\forward|Mux31~0_combout\ & (\mux_alu|output[21]~45_combout\)) # (\forward|Mux31~0_combout\ & ((\mux_alu|output[20]~44_combout\))) ) ) ) # ( \mux_alu|output[23]~47_combout\ & ( 
-- !\forward|Mux30~0_combout\ & ( (!\forward|Mux31~0_combout\) # (\mux_alu|output[22]~46_combout\) ) ) ) # ( !\mux_alu|output[23]~47_combout\ & ( !\forward|Mux30~0_combout\ & ( (\mux_alu|output[22]~46_combout\ & \forward|Mux31~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011111100111111001101010000010111110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_alu|ALT_INV_output[21]~45_combout\,
	datab => \mux_alu|ALT_INV_output[22]~46_combout\,
	datac => \forward|ALT_INV_Mux31~0_combout\,
	datad => \mux_alu|ALT_INV_output[20]~44_combout\,
	datae => \mux_alu|ALT_INV_output[23]~47_combout\,
	dataf => \forward|ALT_INV_Mux30~0_combout\,
	combout => \alu_main|ShiftLeft1~42_combout\);

-- Location: LABCELL_X75_Y5_N12
\alu_main|Mux1~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux1~16_combout\ = ( \forward|Mux29~0_combout\ & ( !\forward|Mux27~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \forward|ALT_INV_Mux27~0_combout\,
	dataf => \forward|ALT_INV_Mux29~0_combout\,
	combout => \alu_main|Mux1~16_combout\);

-- Location: LABCELL_X75_Y6_N36
\alu_main|ShiftLeft1~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft1~38_combout\ = ( \forward|Mux31~0_combout\ & ( \forward|Mux30~0_combout\ & ( \mux_alu|output[16]~38_combout\ ) ) ) # ( !\forward|Mux31~0_combout\ & ( \forward|Mux30~0_combout\ & ( \mux_alu|output[17]~39_combout\ ) ) ) # ( 
-- \forward|Mux31~0_combout\ & ( !\forward|Mux30~0_combout\ & ( \mux_alu|output[18]~40_combout\ ) ) ) # ( !\forward|Mux31~0_combout\ & ( !\forward|Mux30~0_combout\ & ( \mux_alu|output[19]~41_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_alu|ALT_INV_output[17]~39_combout\,
	datab => \mux_alu|ALT_INV_output[18]~40_combout\,
	datac => \mux_alu|ALT_INV_output[19]~41_combout\,
	datad => \mux_alu|ALT_INV_output[16]~38_combout\,
	datae => \forward|ALT_INV_Mux31~0_combout\,
	dataf => \forward|ALT_INV_Mux30~0_combout\,
	combout => \alu_main|ShiftLeft1~38_combout\);

-- Location: MLABCELL_X78_Y8_N24
\alu_main|ShiftLeft1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft1~25_combout\ = ( \mux_alu|output[9]~22_combout\ & ( \mux_alu|output[10]~24_combout\ & ( (!\forward|Mux31~0_combout\ & (((\forward|Mux30~0_combout\)) # (\mux_alu|output[11]~26_combout\))) # (\forward|Mux31~0_combout\ & 
-- (((!\forward|Mux30~0_combout\) # (\mux_alu|output[8]~20_combout\)))) ) ) ) # ( !\mux_alu|output[9]~22_combout\ & ( \mux_alu|output[10]~24_combout\ & ( (!\forward|Mux31~0_combout\ & (\mux_alu|output[11]~26_combout\ & ((!\forward|Mux30~0_combout\)))) # 
-- (\forward|Mux31~0_combout\ & (((!\forward|Mux30~0_combout\) # (\mux_alu|output[8]~20_combout\)))) ) ) ) # ( \mux_alu|output[9]~22_combout\ & ( !\mux_alu|output[10]~24_combout\ & ( (!\forward|Mux31~0_combout\ & (((\forward|Mux30~0_combout\)) # 
-- (\mux_alu|output[11]~26_combout\))) # (\forward|Mux31~0_combout\ & (((\mux_alu|output[8]~20_combout\ & \forward|Mux30~0_combout\)))) ) ) ) # ( !\mux_alu|output[9]~22_combout\ & ( !\mux_alu|output[10]~24_combout\ & ( (!\forward|Mux31~0_combout\ & 
-- (\mux_alu|output[11]~26_combout\ & ((!\forward|Mux30~0_combout\)))) # (\forward|Mux31~0_combout\ & (((\mux_alu|output[8]~20_combout\ & \forward|Mux30~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000101001000101010111101110111000001010111011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux31~0_combout\,
	datab => \mux_alu|ALT_INV_output[11]~26_combout\,
	datac => \mux_alu|ALT_INV_output[8]~20_combout\,
	datad => \forward|ALT_INV_Mux30~0_combout\,
	datae => \mux_alu|ALT_INV_output[9]~22_combout\,
	dataf => \mux_alu|ALT_INV_output[10]~24_combout\,
	combout => \alu_main|ShiftLeft1~25_combout\);

-- Location: MLABCELL_X78_Y8_N6
\alu_main|ShiftLeft1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft1~17_combout\ = ( \mux_alu|output[4]~12_combout\ & ( \mux_alu|output[5]~14_combout\ & ( ((!\forward|Mux31~0_combout\ & ((\mux_alu|output[7]~18_combout\))) # (\forward|Mux31~0_combout\ & (\mux_alu|output[6]~16_combout\))) # 
-- (\forward|Mux30~0_combout\) ) ) ) # ( !\mux_alu|output[4]~12_combout\ & ( \mux_alu|output[5]~14_combout\ & ( (!\forward|Mux31~0_combout\ & (((\forward|Mux30~0_combout\) # (\mux_alu|output[7]~18_combout\)))) # (\forward|Mux31~0_combout\ & 
-- (\mux_alu|output[6]~16_combout\ & ((!\forward|Mux30~0_combout\)))) ) ) ) # ( \mux_alu|output[4]~12_combout\ & ( !\mux_alu|output[5]~14_combout\ & ( (!\forward|Mux31~0_combout\ & (((\mux_alu|output[7]~18_combout\ & !\forward|Mux30~0_combout\)))) # 
-- (\forward|Mux31~0_combout\ & (((\forward|Mux30~0_combout\)) # (\mux_alu|output[6]~16_combout\))) ) ) ) # ( !\mux_alu|output[4]~12_combout\ & ( !\mux_alu|output[5]~14_combout\ & ( (!\forward|Mux30~0_combout\ & ((!\forward|Mux31~0_combout\ & 
-- ((\mux_alu|output[7]~18_combout\))) # (\forward|Mux31~0_combout\ & (\mux_alu|output[6]~16_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100000000000111010011001100011101110011000001110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_alu|ALT_INV_output[6]~16_combout\,
	datab => \forward|ALT_INV_Mux31~0_combout\,
	datac => \mux_alu|ALT_INV_output[7]~18_combout\,
	datad => \forward|ALT_INV_Mux30~0_combout\,
	datae => \mux_alu|ALT_INV_output[4]~12_combout\,
	dataf => \mux_alu|ALT_INV_output[5]~14_combout\,
	combout => \alu_main|ShiftLeft1~17_combout\);

-- Location: LABCELL_X75_Y6_N42
\alu_main|ShiftLeft1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft1~33_combout\ = ( \forward|Mux31~0_combout\ & ( \forward|Mux30~0_combout\ & ( \mux_alu|output[12]~28_combout\ ) ) ) # ( !\forward|Mux31~0_combout\ & ( \forward|Mux30~0_combout\ & ( \mux_alu|output[13]~31_combout\ ) ) ) # ( 
-- \forward|Mux31~0_combout\ & ( !\forward|Mux30~0_combout\ & ( \mux_alu|output[14]~34_combout\ ) ) ) # ( !\forward|Mux31~0_combout\ & ( !\forward|Mux30~0_combout\ & ( \mux_alu|output[15]~36_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_alu|ALT_INV_output[14]~34_combout\,
	datab => \mux_alu|ALT_INV_output[15]~36_combout\,
	datac => \mux_alu|ALT_INV_output[12]~28_combout\,
	datad => \mux_alu|ALT_INV_output[13]~31_combout\,
	datae => \forward|ALT_INV_Mux31~0_combout\,
	dataf => \forward|ALT_INV_Mux30~0_combout\,
	combout => \alu_main|ShiftLeft1~33_combout\);

-- Location: MLABCELL_X78_Y8_N42
\alu_main|ShiftLeft1~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft1~34_combout\ = ( \forward|Mux28~0_combout\ & ( \alu_main|ShiftLeft1~33_combout\ & ( (!\forward|Mux29~0_combout\ & ((\alu_main|ShiftLeft1~17_combout\))) # (\forward|Mux29~0_combout\ & (\alu_main|ShiftLeft1~10_combout\)) ) ) ) # ( 
-- !\forward|Mux28~0_combout\ & ( \alu_main|ShiftLeft1~33_combout\ & ( (!\forward|Mux29~0_combout\) # (\alu_main|ShiftLeft1~25_combout\) ) ) ) # ( \forward|Mux28~0_combout\ & ( !\alu_main|ShiftLeft1~33_combout\ & ( (!\forward|Mux29~0_combout\ & 
-- ((\alu_main|ShiftLeft1~17_combout\))) # (\forward|Mux29~0_combout\ & (\alu_main|ShiftLeft1~10_combout\)) ) ) ) # ( !\forward|Mux28~0_combout\ & ( !\alu_main|ShiftLeft1~33_combout\ & ( (\alu_main|ShiftLeft1~25_combout\ & \forward|Mux29~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000000111100111111011101110111010000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_ShiftLeft1~25_combout\,
	datab => \forward|ALT_INV_Mux29~0_combout\,
	datac => \alu_main|ALT_INV_ShiftLeft1~10_combout\,
	datad => \alu_main|ALT_INV_ShiftLeft1~17_combout\,
	datae => \forward|ALT_INV_Mux28~0_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft1~33_combout\,
	combout => \alu_main|ShiftLeft1~34_combout\);

-- Location: LABCELL_X80_Y7_N54
\alu_main|Mux31~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux31~2_combout\ = ( \alu_main|ShiftLeft1~38_combout\ & ( \alu_main|ShiftLeft1~34_combout\ & ( (!\alu_main|Mux1~15_combout\ & (((!\alu_main|Mux1~16_combout\)) # (\alu_main|ShiftLeft1~46_combout\))) # (\alu_main|Mux1~15_combout\ & 
-- (((\alu_main|Mux1~16_combout\) # (\alu_main|ShiftLeft1~42_combout\)))) ) ) ) # ( !\alu_main|ShiftLeft1~38_combout\ & ( \alu_main|ShiftLeft1~34_combout\ & ( (!\alu_main|Mux1~15_combout\ & (((!\alu_main|Mux1~16_combout\)) # 
-- (\alu_main|ShiftLeft1~46_combout\))) # (\alu_main|Mux1~15_combout\ & (((\alu_main|ShiftLeft1~42_combout\ & !\alu_main|Mux1~16_combout\)))) ) ) ) # ( \alu_main|ShiftLeft1~38_combout\ & ( !\alu_main|ShiftLeft1~34_combout\ & ( (!\alu_main|Mux1~15_combout\ & 
-- (\alu_main|ShiftLeft1~46_combout\ & ((\alu_main|Mux1~16_combout\)))) # (\alu_main|Mux1~15_combout\ & (((\alu_main|Mux1~16_combout\) # (\alu_main|ShiftLeft1~42_combout\)))) ) ) ) # ( !\alu_main|ShiftLeft1~38_combout\ & ( !\alu_main|ShiftLeft1~34_combout\ & 
-- ( (!\alu_main|Mux1~15_combout\ & (\alu_main|ShiftLeft1~46_combout\ & ((\alu_main|Mux1~16_combout\)))) # (\alu_main|Mux1~15_combout\ & (((\alu_main|ShiftLeft1~42_combout\ & !\alu_main|Mux1~16_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000100000000110111011111001111010001001100111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_ShiftLeft1~46_combout\,
	datab => \alu_main|ALT_INV_Mux1~15_combout\,
	datac => \alu_main|ALT_INV_ShiftLeft1~42_combout\,
	datad => \alu_main|ALT_INV_Mux1~16_combout\,
	datae => \alu_main|ALT_INV_ShiftLeft1~38_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft1~34_combout\,
	combout => \alu_main|Mux31~2_combout\);

-- Location: LABCELL_X81_Y7_N12
\alu_main|Mux26~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux26~12_combout\ = ( \alu_main|ShiftLeft1~6_combout\ & ( ((salucontrol_IDEX(0) & \sinstruction_IDEX[10]~DUPLICATE_q\)) # (salucontrol_IDEX(1)) ) ) # ( !\alu_main|ShiftLeft1~6_combout\ & ( (salucontrol_IDEX(0) & ((!salucontrol_IDEX(1) & 
-- (\sinstruction_IDEX[10]~DUPLICATE_q\)) # (salucontrol_IDEX(1) & ((\forward|Mux27~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011000000100001001101010111010101110101011101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salucontrol_IDEX(1),
	datab => ALT_INV_salucontrol_IDEX(0),
	datac => \ALT_INV_sinstruction_IDEX[10]~DUPLICATE_q\,
	datad => \forward|ALT_INV_Mux27~0_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft1~6_combout\,
	combout => \alu_main|Mux26~12_combout\);

-- Location: LABCELL_X80_Y7_N15
\alu_main|Mux31~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux31~4_combout\ = ( !\alu_main|Mux26~12_combout\ & ( (!salucontrol_IDEX(0) & ((!salucontrol_IDEX(1) & (\alu_main|Mux31~3_combout\)) # (salucontrol_IDEX(1) & ((\alu_main|Mux31~2_combout\))))) # (salucontrol_IDEX(0) & 
-- (((\alu_main|Mux31~3_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110100101111000011010010111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salucontrol_IDEX(0),
	datab => ALT_INV_salucontrol_IDEX(1),
	datac => \alu_main|ALT_INV_Mux31~3_combout\,
	datad => \alu_main|ALT_INV_Mux31~2_combout\,
	dataf => \alu_main|ALT_INV_Mux26~12_combout\,
	combout => \alu_main|Mux31~4_combout\);

-- Location: LABCELL_X66_Y11_N39
\forward|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux0~0_combout\ = ( \mux_jal|output[31]~31_combout\ & ( \forward|rd1_out[0]~2_combout\ ) ) # ( \mux_jal|output[31]~31_combout\ & ( !\forward|rd1_out[0]~2_combout\ & ( salumainresult_EXMEM(31) ) ) ) # ( !\mux_jal|output[31]~31_combout\ & ( 
-- !\forward|rd1_out[0]~2_combout\ & ( salumainresult_EXMEM(31) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_salumainresult_EXMEM(31),
	datae => \mux_jal|ALT_INV_output[31]~31_combout\,
	dataf => \forward|ALT_INV_rd1_out[0]~2_combout\,
	combout => \forward|Mux0~0_combout\);

-- Location: LABCELL_X66_Y11_N9
\forward|Mux0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux0~1_combout\ = ( \forward|Mux3~0_combout\ & ( \forward|Mux0~0_combout\ & ( sreaddata1_IDEX(31) ) ) ) # ( !\forward|Mux3~0_combout\ & ( \forward|Mux0~0_combout\ ) ) # ( \forward|Mux3~0_combout\ & ( !\forward|Mux0~0_combout\ & ( 
-- sreaddata1_IDEX(31) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111111111111111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_sreaddata1_IDEX(31),
	datae => \forward|ALT_INV_Mux3~0_combout\,
	dataf => \forward|ALT_INV_Mux0~0_combout\,
	combout => \forward|Mux0~1_combout\);

-- Location: LABCELL_X81_Y7_N39
\alu_main|Result~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Result~15_combout\ = ( !\mux_alu|output[31]~56_combout\ & ( !\forward|Mux0~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \forward|ALT_INV_Mux0~1_combout\,
	dataf => \mux_alu|ALT_INV_output[31]~56_combout\,
	combout => \alu_main|Result~15_combout\);

-- Location: LABCELL_X75_Y6_N39
\alu_main|ShiftLeft0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft0~37_combout\ = ( \sinstruction_IDEX[6]~DUPLICATE_q\ & ( \sinstruction_IDEX[7]~DUPLICATE_q\ & ( \mux_alu|output[16]~38_combout\ ) ) ) # ( !\sinstruction_IDEX[6]~DUPLICATE_q\ & ( \sinstruction_IDEX[7]~DUPLICATE_q\ & ( 
-- \mux_alu|output[17]~39_combout\ ) ) ) # ( \sinstruction_IDEX[6]~DUPLICATE_q\ & ( !\sinstruction_IDEX[7]~DUPLICATE_q\ & ( \mux_alu|output[18]~40_combout\ ) ) ) # ( !\sinstruction_IDEX[6]~DUPLICATE_q\ & ( !\sinstruction_IDEX[7]~DUPLICATE_q\ & ( 
-- \mux_alu|output[19]~41_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_alu|ALT_INV_output[17]~39_combout\,
	datab => \mux_alu|ALT_INV_output[18]~40_combout\,
	datac => \mux_alu|ALT_INV_output[16]~38_combout\,
	datad => \mux_alu|ALT_INV_output[19]~41_combout\,
	datae => \ALT_INV_sinstruction_IDEX[6]~DUPLICATE_q\,
	dataf => \ALT_INV_sinstruction_IDEX[7]~DUPLICATE_q\,
	combout => \alu_main|ShiftLeft0~37_combout\);

-- Location: LABCELL_X75_Y6_N33
\alu_main|ShiftLeft0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft0~45_combout\ = ( \sinstruction_IDEX[6]~DUPLICATE_q\ & ( \sinstruction_IDEX[7]~DUPLICATE_q\ & ( \mux_alu|output[24]~61_combout\ ) ) ) # ( !\sinstruction_IDEX[6]~DUPLICATE_q\ & ( \sinstruction_IDEX[7]~DUPLICATE_q\ & ( 
-- \mux_alu|output[25]~48_combout\ ) ) ) # ( \sinstruction_IDEX[6]~DUPLICATE_q\ & ( !\sinstruction_IDEX[7]~DUPLICATE_q\ & ( \mux_alu|output[26]~49_combout\ ) ) ) # ( !\sinstruction_IDEX[6]~DUPLICATE_q\ & ( !\sinstruction_IDEX[7]~DUPLICATE_q\ & ( 
-- \mux_alu|output[27]~50_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_alu|ALT_INV_output[27]~50_combout\,
	datab => \mux_alu|ALT_INV_output[24]~61_combout\,
	datac => \mux_alu|ALT_INV_output[26]~49_combout\,
	datad => \mux_alu|ALT_INV_output[25]~48_combout\,
	datae => \ALT_INV_sinstruction_IDEX[6]~DUPLICATE_q\,
	dataf => \ALT_INV_sinstruction_IDEX[7]~DUPLICATE_q\,
	combout => \alu_main|ShiftLeft0~45_combout\);

-- Location: LABCELL_X74_Y5_N48
\alu_main|ShiftLeft0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft0~41_combout\ = ( \mux_alu|output[23]~47_combout\ & ( \mux_alu|output[20]~44_combout\ & ( (!sinstruction_IDEX(6) & ((!\sinstruction_IDEX[7]~DUPLICATE_q\) # ((\mux_alu|output[21]~45_combout\)))) # (sinstruction_IDEX(6) & 
-- (((\mux_alu|output[22]~46_combout\)) # (\sinstruction_IDEX[7]~DUPLICATE_q\))) ) ) ) # ( !\mux_alu|output[23]~47_combout\ & ( \mux_alu|output[20]~44_combout\ & ( (!sinstruction_IDEX(6) & (\sinstruction_IDEX[7]~DUPLICATE_q\ & 
-- ((\mux_alu|output[21]~45_combout\)))) # (sinstruction_IDEX(6) & (((\mux_alu|output[22]~46_combout\)) # (\sinstruction_IDEX[7]~DUPLICATE_q\))) ) ) ) # ( \mux_alu|output[23]~47_combout\ & ( !\mux_alu|output[20]~44_combout\ & ( (!sinstruction_IDEX(6) & 
-- ((!\sinstruction_IDEX[7]~DUPLICATE_q\) # ((\mux_alu|output[21]~45_combout\)))) # (sinstruction_IDEX(6) & (!\sinstruction_IDEX[7]~DUPLICATE_q\ & (\mux_alu|output[22]~46_combout\))) ) ) ) # ( !\mux_alu|output[23]~47_combout\ & ( 
-- !\mux_alu|output[20]~44_combout\ & ( (!sinstruction_IDEX(6) & (\sinstruction_IDEX[7]~DUPLICATE_q\ & ((\mux_alu|output[21]~45_combout\)))) # (sinstruction_IDEX(6) & (!\sinstruction_IDEX[7]~DUPLICATE_q\ & (\mux_alu|output[22]~46_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110100011001010111000010101001101111001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IDEX(6),
	datab => \ALT_INV_sinstruction_IDEX[7]~DUPLICATE_q\,
	datac => \mux_alu|ALT_INV_output[22]~46_combout\,
	datad => \mux_alu|ALT_INV_output[21]~45_combout\,
	datae => \mux_alu|ALT_INV_output[23]~47_combout\,
	dataf => \mux_alu|ALT_INV_output[20]~44_combout\,
	combout => \alu_main|ShiftLeft0~41_combout\);

-- Location: LABCELL_X79_Y4_N36
\alu_main|ShiftLeft0~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft0~24_combout\ = ( \mux_alu|output[11]~26_combout\ & ( \mux_alu|output[8]~20_combout\ & ( (!\sinstruction_IDEX[6]~DUPLICATE_q\ & (((!\sinstruction_IDEX[7]~DUPLICATE_q\)) # (\mux_alu|output[9]~22_combout\))) # 
-- (\sinstruction_IDEX[6]~DUPLICATE_q\ & (((\mux_alu|output[10]~24_combout\) # (\sinstruction_IDEX[7]~DUPLICATE_q\)))) ) ) ) # ( !\mux_alu|output[11]~26_combout\ & ( \mux_alu|output[8]~20_combout\ & ( (!\sinstruction_IDEX[6]~DUPLICATE_q\ & 
-- (\mux_alu|output[9]~22_combout\ & (\sinstruction_IDEX[7]~DUPLICATE_q\))) # (\sinstruction_IDEX[6]~DUPLICATE_q\ & (((\mux_alu|output[10]~24_combout\) # (\sinstruction_IDEX[7]~DUPLICATE_q\)))) ) ) ) # ( \mux_alu|output[11]~26_combout\ & ( 
-- !\mux_alu|output[8]~20_combout\ & ( (!\sinstruction_IDEX[6]~DUPLICATE_q\ & (((!\sinstruction_IDEX[7]~DUPLICATE_q\)) # (\mux_alu|output[9]~22_combout\))) # (\sinstruction_IDEX[6]~DUPLICATE_q\ & (((!\sinstruction_IDEX[7]~DUPLICATE_q\ & 
-- \mux_alu|output[10]~24_combout\)))) ) ) ) # ( !\mux_alu|output[11]~26_combout\ & ( !\mux_alu|output[8]~20_combout\ & ( (!\sinstruction_IDEX[6]~DUPLICATE_q\ & (\mux_alu|output[9]~22_combout\ & (\sinstruction_IDEX[7]~DUPLICATE_q\))) # 
-- (\sinstruction_IDEX[6]~DUPLICATE_q\ & (((!\sinstruction_IDEX[7]~DUPLICATE_q\ & \mux_alu|output[10]~24_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110100110001001111010000000111001101111100011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_alu|ALT_INV_output[9]~22_combout\,
	datab => \ALT_INV_sinstruction_IDEX[6]~DUPLICATE_q\,
	datac => \ALT_INV_sinstruction_IDEX[7]~DUPLICATE_q\,
	datad => \mux_alu|ALT_INV_output[10]~24_combout\,
	datae => \mux_alu|ALT_INV_output[11]~26_combout\,
	dataf => \mux_alu|ALT_INV_output[8]~20_combout\,
	combout => \alu_main|ShiftLeft0~24_combout\);

-- Location: LABCELL_X75_Y6_N45
\alu_main|ShiftLeft0~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft0~32_combout\ = ( \sinstruction_IDEX[6]~DUPLICATE_q\ & ( \sinstruction_IDEX[7]~DUPLICATE_q\ & ( \mux_alu|output[12]~28_combout\ ) ) ) # ( !\sinstruction_IDEX[6]~DUPLICATE_q\ & ( \sinstruction_IDEX[7]~DUPLICATE_q\ & ( 
-- \mux_alu|output[13]~31_combout\ ) ) ) # ( \sinstruction_IDEX[6]~DUPLICATE_q\ & ( !\sinstruction_IDEX[7]~DUPLICATE_q\ & ( \mux_alu|output[14]~34_combout\ ) ) ) # ( !\sinstruction_IDEX[6]~DUPLICATE_q\ & ( !\sinstruction_IDEX[7]~DUPLICATE_q\ & ( 
-- \mux_alu|output[15]~36_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_alu|ALT_INV_output[14]~34_combout\,
	datab => \mux_alu|ALT_INV_output[15]~36_combout\,
	datac => \mux_alu|ALT_INV_output[13]~31_combout\,
	datad => \mux_alu|ALT_INV_output[12]~28_combout\,
	datae => \ALT_INV_sinstruction_IDEX[6]~DUPLICATE_q\,
	dataf => \ALT_INV_sinstruction_IDEX[7]~DUPLICATE_q\,
	combout => \alu_main|ShiftLeft0~32_combout\);

-- Location: LABCELL_X79_Y4_N24
\alu_main|ShiftLeft0~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft0~16_combout\ = ( \mux_alu|output[4]~12_combout\ & ( \mux_alu|output[5]~14_combout\ & ( ((!sinstruction_IDEX(6) & (\mux_alu|output[7]~18_combout\)) # (sinstruction_IDEX(6) & ((\mux_alu|output[6]~16_combout\)))) # 
-- (\sinstruction_IDEX[7]~DUPLICATE_q\) ) ) ) # ( !\mux_alu|output[4]~12_combout\ & ( \mux_alu|output[5]~14_combout\ & ( (!\sinstruction_IDEX[7]~DUPLICATE_q\ & ((!sinstruction_IDEX(6) & (\mux_alu|output[7]~18_combout\)) # (sinstruction_IDEX(6) & 
-- ((\mux_alu|output[6]~16_combout\))))) # (\sinstruction_IDEX[7]~DUPLICATE_q\ & (((!sinstruction_IDEX(6))))) ) ) ) # ( \mux_alu|output[4]~12_combout\ & ( !\mux_alu|output[5]~14_combout\ & ( (!\sinstruction_IDEX[7]~DUPLICATE_q\ & ((!sinstruction_IDEX(6) & 
-- (\mux_alu|output[7]~18_combout\)) # (sinstruction_IDEX(6) & ((\mux_alu|output[6]~16_combout\))))) # (\sinstruction_IDEX[7]~DUPLICATE_q\ & (((sinstruction_IDEX(6))))) ) ) ) # ( !\mux_alu|output[4]~12_combout\ & ( !\mux_alu|output[5]~14_combout\ & ( 
-- (!\sinstruction_IDEX[7]~DUPLICATE_q\ & ((!sinstruction_IDEX(6) & (\mux_alu|output[7]~18_combout\)) # (sinstruction_IDEX(6) & ((\mux_alu|output[6]~16_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010001001010010111101110000011110100111010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IDEX[7]~DUPLICATE_q\,
	datab => \mux_alu|ALT_INV_output[7]~18_combout\,
	datac => ALT_INV_sinstruction_IDEX(6),
	datad => \mux_alu|ALT_INV_output[6]~16_combout\,
	datae => \mux_alu|ALT_INV_output[4]~12_combout\,
	dataf => \mux_alu|ALT_INV_output[5]~14_combout\,
	combout => \alu_main|ShiftLeft0~16_combout\);

-- Location: LABCELL_X79_Y4_N48
\alu_main|ShiftLeft0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft0~33_combout\ = ( \alu_main|ShiftLeft0~7_combout\ & ( \alu_main|ShiftLeft0~16_combout\ & ( ((!\sinstruction_IDEX[8]~DUPLICATE_q\ & ((\alu_main|ShiftLeft0~32_combout\))) # (\sinstruction_IDEX[8]~DUPLICATE_q\ & 
-- (\alu_main|ShiftLeft0~24_combout\))) # (\sinstruction_IDEX[9]~DUPLICATE_q\) ) ) ) # ( !\alu_main|ShiftLeft0~7_combout\ & ( \alu_main|ShiftLeft0~16_combout\ & ( (!\sinstruction_IDEX[9]~DUPLICATE_q\ & ((!\sinstruction_IDEX[8]~DUPLICATE_q\ & 
-- ((\alu_main|ShiftLeft0~32_combout\))) # (\sinstruction_IDEX[8]~DUPLICATE_q\ & (\alu_main|ShiftLeft0~24_combout\)))) # (\sinstruction_IDEX[9]~DUPLICATE_q\ & (!\sinstruction_IDEX[8]~DUPLICATE_q\)) ) ) ) # ( \alu_main|ShiftLeft0~7_combout\ & ( 
-- !\alu_main|ShiftLeft0~16_combout\ & ( (!\sinstruction_IDEX[9]~DUPLICATE_q\ & ((!\sinstruction_IDEX[8]~DUPLICATE_q\ & ((\alu_main|ShiftLeft0~32_combout\))) # (\sinstruction_IDEX[8]~DUPLICATE_q\ & (\alu_main|ShiftLeft0~24_combout\)))) # 
-- (\sinstruction_IDEX[9]~DUPLICATE_q\ & (\sinstruction_IDEX[8]~DUPLICATE_q\)) ) ) ) # ( !\alu_main|ShiftLeft0~7_combout\ & ( !\alu_main|ShiftLeft0~16_combout\ & ( (!\sinstruction_IDEX[9]~DUPLICATE_q\ & ((!\sinstruction_IDEX[8]~DUPLICATE_q\ & 
-- ((\alu_main|ShiftLeft0~32_combout\))) # (\sinstruction_IDEX[8]~DUPLICATE_q\ & (\alu_main|ShiftLeft0~24_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000100111001101101000110110011100101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IDEX[9]~DUPLICATE_q\,
	datab => \ALT_INV_sinstruction_IDEX[8]~DUPLICATE_q\,
	datac => \alu_main|ALT_INV_ShiftLeft0~24_combout\,
	datad => \alu_main|ALT_INV_ShiftLeft0~32_combout\,
	datae => \alu_main|ALT_INV_ShiftLeft0~7_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft0~16_combout\,
	combout => \alu_main|ShiftLeft0~33_combout\);

-- Location: LABCELL_X79_Y4_N18
\alu_main|Mux31~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux31~5_combout\ = ( \alu_main|ShiftLeft0~41_combout\ & ( \alu_main|ShiftLeft0~33_combout\ & ( (!\alu_main|Mux1~13_combout\) # ((!\alu_main|Mux1~12_combout\ & ((\alu_main|ShiftLeft0~45_combout\))) # (\alu_main|Mux1~12_combout\ & 
-- (\alu_main|ShiftLeft0~37_combout\))) ) ) ) # ( !\alu_main|ShiftLeft0~41_combout\ & ( \alu_main|ShiftLeft0~33_combout\ & ( (!\alu_main|Mux1~13_combout\ & (!\alu_main|Mux1~12_combout\)) # (\alu_main|Mux1~13_combout\ & ((!\alu_main|Mux1~12_combout\ & 
-- ((\alu_main|ShiftLeft0~45_combout\))) # (\alu_main|Mux1~12_combout\ & (\alu_main|ShiftLeft0~37_combout\)))) ) ) ) # ( \alu_main|ShiftLeft0~41_combout\ & ( !\alu_main|ShiftLeft0~33_combout\ & ( (!\alu_main|Mux1~13_combout\ & (\alu_main|Mux1~12_combout\)) # 
-- (\alu_main|Mux1~13_combout\ & ((!\alu_main|Mux1~12_combout\ & ((\alu_main|ShiftLeft0~45_combout\))) # (\alu_main|Mux1~12_combout\ & (\alu_main|ShiftLeft0~37_combout\)))) ) ) ) # ( !\alu_main|ShiftLeft0~41_combout\ & ( !\alu_main|ShiftLeft0~33_combout\ & ( 
-- (\alu_main|Mux1~13_combout\ & ((!\alu_main|Mux1~12_combout\ & ((\alu_main|ShiftLeft0~45_combout\))) # (\alu_main|Mux1~12_combout\ & (\alu_main|ShiftLeft0~37_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101001000110110011110001001110011011010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux1~13_combout\,
	datab => \alu_main|ALT_INV_Mux1~12_combout\,
	datac => \alu_main|ALT_INV_ShiftLeft0~37_combout\,
	datad => \alu_main|ALT_INV_ShiftLeft0~45_combout\,
	datae => \alu_main|ALT_INV_ShiftLeft0~41_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft0~33_combout\,
	combout => \alu_main|Mux31~5_combout\);

-- Location: LABCELL_X80_Y7_N48
\alu_main|Mux31~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux31~6_combout\ = ( \alu_main|Mux28~13_combout\ & ( \alu_main|Mux28~12_combout\ & ( \alu_main|Mux31~5_combout\ ) ) ) # ( !\alu_main|Mux28~13_combout\ & ( \alu_main|Mux28~12_combout\ & ( \alu_main|Mux31~1_combout\ ) ) ) # ( 
-- \alu_main|Mux28~13_combout\ & ( !\alu_main|Mux28~12_combout\ & ( \alu_main|Mux31~4_combout\ ) ) ) # ( !\alu_main|Mux28~13_combout\ & ( !\alu_main|Mux28~12_combout\ & ( \alu_main|Result~15_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux31~1_combout\,
	datab => \alu_main|ALT_INV_Mux31~4_combout\,
	datac => \alu_main|ALT_INV_Result~15_combout\,
	datad => \alu_main|ALT_INV_Mux31~5_combout\,
	datae => \alu_main|ALT_INV_Mux28~13_combout\,
	dataf => \alu_main|ALT_INV_Mux28~12_combout\,
	combout => \alu_main|Mux31~6_combout\);

-- Location: FF_X71_Y6_N37
\sreaddata1_IDEX[31]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sreaddata1_IDEX~351_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sreaddata1_IDEX[31]~DUPLICATE_q\);

-- Location: LABCELL_X77_Y7_N33
\alu_main|Add0~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Add0~121_sumout\ = SUM(( (!\forward|Mux3~0_combout\ & ((\forward|Mux1~1_combout\))) # (\forward|Mux3~0_combout\ & (\sreaddata1_IDEX[30]~DUPLICATE_q\)) ) + ( !salucontrol_IDEX(2) $ (!\mux_alu|output[30]~55_combout\) ) + ( \alu_main|Add0~118\ ))
-- \alu_main|Add0~122\ = CARRY(( (!\forward|Mux3~0_combout\ & ((\forward|Mux1~1_combout\))) # (\forward|Mux3~0_combout\ & (\sreaddata1_IDEX[30]~DUPLICATE_q\)) ) + ( !salucontrol_IDEX(2) $ (!\mux_alu|output[30]~55_combout\) ) + ( \alu_main|Add0~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011000011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux3~0_combout\,
	datab => ALT_INV_salucontrol_IDEX(2),
	datac => \ALT_INV_sreaddata1_IDEX[30]~DUPLICATE_q\,
	datad => \forward|ALT_INV_Mux1~1_combout\,
	dataf => \mux_alu|ALT_INV_output[30]~55_combout\,
	cin => \alu_main|Add0~118\,
	sumout => \alu_main|Add0~121_sumout\,
	cout => \alu_main|Add0~122\);

-- Location: LABCELL_X77_Y7_N36
\alu_main|Add0~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Add0~125_sumout\ = SUM(( (!\forward|Mux3~0_combout\ & ((\forward|Mux0~0_combout\))) # (\forward|Mux3~0_combout\ & (\sreaddata1_IDEX[31]~DUPLICATE_q\)) ) + ( !salucontrol_IDEX(2) $ (!\mux_alu|output[31]~56_combout\) ) + ( \alu_main|Add0~122\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011000011001100000000000000000000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sreaddata1_IDEX[31]~DUPLICATE_q\,
	datab => ALT_INV_salucontrol_IDEX(2),
	datac => \forward|ALT_INV_Mux3~0_combout\,
	datad => \forward|ALT_INV_Mux0~0_combout\,
	dataf => \mux_alu|ALT_INV_output[31]~56_combout\,
	cin => \alu_main|Add0~122\,
	sumout => \alu_main|Add0~125_sumout\);

-- Location: LABCELL_X81_Y7_N36
\alu_main|Mux31~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux31~7_combout\ = ( \alu_main|Add0~125_sumout\ & ( (\alu_main|Mux28~0_combout\ & (((\mux_alu|output[31]~56_combout\ & \forward|Mux0~1_combout\)) # (\alu_main|Mux26~13_combout\))) ) ) # ( !\alu_main|Add0~125_sumout\ & ( 
-- (!\alu_main|Mux26~13_combout\ & (\alu_main|Mux28~0_combout\ & (\mux_alu|output[31]~56_combout\ & \forward|Mux0~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010000000000000001000010001000100110001000100010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux26~13_combout\,
	datab => \alu_main|ALT_INV_Mux28~0_combout\,
	datac => \mux_alu|ALT_INV_output[31]~56_combout\,
	datad => \forward|ALT_INV_Mux0~1_combout\,
	dataf => \alu_main|ALT_INV_Add0~125_sumout\,
	combout => \alu_main|Mux31~7_combout\);

-- Location: LABCELL_X81_Y7_N3
\alu_main|Mux28~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux28~3_combout\ = ( \alu_main|Mux28~2_combout\ & ( (!salucontrol_IDEX(1)) # ((!\forward|Mux27~0_combout\ & (!\alu_main|ShiftLeft1~6_combout\ & \alu_main|ShiftLeft1~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100111011001100110011101100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux27~0_combout\,
	datab => ALT_INV_salucontrol_IDEX(1),
	datac => \alu_main|ALT_INV_ShiftLeft1~6_combout\,
	datad => \alu_main|ALT_INV_ShiftLeft1~1_combout\,
	dataf => \alu_main|ALT_INV_Mux28~2_combout\,
	combout => \alu_main|Mux28~3_combout\);

-- Location: LABCELL_X81_Y7_N48
\alu_main|Mux28~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux28~15_combout\ = ( \alu_main|Mux1~8_combout\ & ( salucontrol_IDEX(0) & ( (salucontrol_IDEX(3) & !salucontrol_IDEX(2)) ) ) ) # ( !\alu_main|Mux1~8_combout\ & ( salucontrol_IDEX(0) & ( (salucontrol_IDEX(3) & (!salucontrol_IDEX(2) & 
-- ((!\alu_main|Mux28~3_combout\) # (\alu_main|Mux1~7_combout\)))) ) ) ) # ( \alu_main|Mux1~8_combout\ & ( !salucontrol_IDEX(0) & ( salucontrol_IDEX(3) ) ) ) # ( !\alu_main|Mux1~8_combout\ & ( !salucontrol_IDEX(0) & ( (salucontrol_IDEX(3) & 
-- ((!\alu_main|Mux28~3_combout\) # ((\alu_main|Mux1~7_combout\) # (salucontrol_IDEX(2))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001100110011001100110011001100100000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux28~3_combout\,
	datab => ALT_INV_salucontrol_IDEX(3),
	datac => ALT_INV_salucontrol_IDEX(2),
	datad => \alu_main|ALT_INV_Mux1~7_combout\,
	datae => \alu_main|ALT_INV_Mux1~8_combout\,
	dataf => ALT_INV_salucontrol_IDEX(0),
	combout => \alu_main|Mux28~15_combout\);

-- Location: LABCELL_X81_Y7_N6
\alu_main|Mux28~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux28~4_combout\ = ( \alu_main|Mux1~8_combout\ & ( salucontrol_IDEX(0) & ( (salucontrol_IDEX(3) & salucontrol_IDEX(2)) ) ) ) # ( !\alu_main|Mux1~8_combout\ & ( salucontrol_IDEX(0) & ( (salucontrol_IDEX(3) & (((\alu_main|Mux28~3_combout\ & 
-- !\alu_main|Mux1~7_combout\)) # (salucontrol_IDEX(2)))) ) ) ) # ( !\alu_main|Mux1~8_combout\ & ( !salucontrol_IDEX(0) & ( (\alu_main|Mux28~3_combout\ & (salucontrol_IDEX(3) & (!salucontrol_IDEX(2) & !\alu_main|Mux1~7_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000000000000000000000000000010011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux28~3_combout\,
	datab => ALT_INV_salucontrol_IDEX(3),
	datac => ALT_INV_salucontrol_IDEX(2),
	datad => \alu_main|ALT_INV_Mux1~7_combout\,
	datae => \alu_main|ALT_INV_Mux1~8_combout\,
	dataf => ALT_INV_salucontrol_IDEX(0),
	combout => \alu_main|Mux28~4_combout\);

-- Location: LABCELL_X81_Y7_N0
\alu_main|Mux31~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux31~0_combout\ = ( !\alu_main|Result~15_combout\ & ( (!salucontrol_IDEX(1) & (salucontrol_IDEX(0) & !salucontrol_IDEX(3))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000000000011000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_salucontrol_IDEX(1),
	datac => ALT_INV_salucontrol_IDEX(0),
	datad => ALT_INV_salucontrol_IDEX(3),
	dataf => \alu_main|ALT_INV_Result~15_combout\,
	combout => \alu_main|Mux31~0_combout\);

-- Location: LABCELL_X80_Y7_N36
\alu_main|Mux31~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux31~8_combout\ = ( \mux_alu|output[31]~56_combout\ & ( \alu_main|Mux31~0_combout\ ) ) # ( !\mux_alu|output[31]~56_combout\ & ( \alu_main|Mux31~0_combout\ ) ) # ( \mux_alu|output[31]~56_combout\ & ( !\alu_main|Mux31~0_combout\ & ( 
-- (((\alu_main|Mux31~6_combout\ & \alu_main|Mux28~15_combout\)) # (\alu_main|Mux28~4_combout\)) # (\alu_main|Mux31~7_combout\) ) ) ) # ( !\mux_alu|output[31]~56_combout\ & ( !\alu_main|Mux31~0_combout\ & ( ((\alu_main|Mux31~6_combout\ & 
-- \alu_main|Mux28~15_combout\)) # (\alu_main|Mux31~7_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011100110111001101111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux31~6_combout\,
	datab => \alu_main|ALT_INV_Mux31~7_combout\,
	datac => \alu_main|ALT_INV_Mux28~15_combout\,
	datad => \alu_main|ALT_INV_Mux28~4_combout\,
	datae => \mux_alu|ALT_INV_output[31]~56_combout\,
	dataf => \alu_main|ALT_INV_Mux31~0_combout\,
	combout => \alu_main|Mux31~8_combout\);

-- Location: LABCELL_X80_Y7_N18
\alu_main|Result[31]\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Result\(31) = ( \alu_main|Result\(31) & ( (\alu_main|Mux32~0_combout\) # (\alu_main|Mux31~8_combout\) ) ) # ( !\alu_main|Result\(31) & ( (\alu_main|Mux31~8_combout\ & !\alu_main|Mux32~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \alu_main|ALT_INV_Mux31~8_combout\,
	datad => \alu_main|ALT_INV_Mux32~0_combout\,
	dataf => \alu_main|ALT_INV_Result\(31),
	combout => \alu_main|Result\(31));

-- Location: FF_X72_Y8_N38
\salumainresult_EXMEM[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \alu_main|Result\(31),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => salumainresult_EXMEM(31));

-- Location: FF_X72_Y8_N55
\sreaddata2_IDEX[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sreaddata2_IDEX~351_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata2_IDEX(31));

-- Location: MLABCELL_X72_Y8_N42
\mux_alu|output[31]~56\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_alu|output[31]~56_combout\ = ( !\mux_alu|output[17]~1_combout\ & ( \forward|rd2_out[0]~2_combout\ & ( (!\salusrc_IDEX~DUPLICATE_q\ & \mux_jal|output[31]~31_combout\) ) ) ) # ( \mux_alu|output[17]~1_combout\ & ( !\forward|rd2_out[0]~2_combout\ & ( 
-- (!\salusrc_IDEX~DUPLICATE_q\ & sreaddata2_IDEX(31)) ) ) ) # ( !\mux_alu|output[17]~1_combout\ & ( !\forward|rd2_out[0]~2_combout\ & ( (salumainresult_EXMEM(31) & !\salusrc_IDEX~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100000000001100110000001100000011000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salumainresult_EXMEM(31),
	datab => \ALT_INV_salusrc_IDEX~DUPLICATE_q\,
	datac => \mux_jal|ALT_INV_output[31]~31_combout\,
	datad => ALT_INV_sreaddata2_IDEX(31),
	datae => \mux_alu|ALT_INV_output[17]~1_combout\,
	dataf => \forward|ALT_INV_rd2_out[0]~2_combout\,
	combout => \mux_alu|output[31]~56_combout\);

-- Location: MLABCELL_X72_Y9_N36
\alu_main|ShiftRight1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight1~13_combout\ = ( \mux_alu|output[29]~54_combout\ & ( \mux_alu|output[30]~55_combout\ & ( (!\forward|Mux30~0_combout\) # ((!\forward|Mux31~0_combout\ & \mux_alu|output[31]~56_combout\)) ) ) ) # ( !\mux_alu|output[29]~54_combout\ & ( 
-- \mux_alu|output[30]~55_combout\ & ( (!\forward|Mux31~0_combout\ & (\forward|Mux30~0_combout\ & \mux_alu|output[31]~56_combout\)) # (\forward|Mux31~0_combout\ & (!\forward|Mux30~0_combout\)) ) ) ) # ( \mux_alu|output[29]~54_combout\ & ( 
-- !\mux_alu|output[30]~55_combout\ & ( (!\forward|Mux31~0_combout\ & ((!\forward|Mux30~0_combout\) # (\mux_alu|output[31]~56_combout\))) ) ) ) # ( !\mux_alu|output[29]~54_combout\ & ( !\mux_alu|output[30]~55_combout\ & ( (!\forward|Mux31~0_combout\ & 
-- (\forward|Mux30~0_combout\ & \mux_alu|output[31]~56_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100110000001100110000110000001111001111000011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \forward|ALT_INV_Mux31~0_combout\,
	datac => \forward|ALT_INV_Mux30~0_combout\,
	datad => \mux_alu|ALT_INV_output[31]~56_combout\,
	datae => \mux_alu|ALT_INV_output[29]~54_combout\,
	dataf => \mux_alu|ALT_INV_output[30]~55_combout\,
	combout => \alu_main|ShiftRight1~13_combout\);

-- Location: LABCELL_X77_Y5_N9
\alu_main|ShiftRight1~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight1~35_combout\ = ( \alu_main|ShiftRight1~11_combout\ & ( \alu_main|ShiftRight1~13_combout\ & ( (!\forward|Mux29~0_combout\) # ((\alu_main|ShiftRight1~12_combout\ & !\forward|Mux28~0_combout\)) ) ) ) # ( 
-- !\alu_main|ShiftRight1~11_combout\ & ( \alu_main|ShiftRight1~13_combout\ & ( (!\forward|Mux28~0_combout\ & (\alu_main|ShiftRight1~12_combout\ & \forward|Mux29~0_combout\)) # (\forward|Mux28~0_combout\ & ((!\forward|Mux29~0_combout\))) ) ) ) # ( 
-- \alu_main|ShiftRight1~11_combout\ & ( !\alu_main|ShiftRight1~13_combout\ & ( (!\forward|Mux28~0_combout\ & ((!\forward|Mux29~0_combout\) # (\alu_main|ShiftRight1~12_combout\))) ) ) ) # ( !\alu_main|ShiftRight1~11_combout\ & ( 
-- !\alu_main|ShiftRight1~13_combout\ & ( (\alu_main|ShiftRight1~12_combout\ & (!\forward|Mux28~0_combout\ & \forward|Mux29~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000111100000011000000001111001100001111111100110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \alu_main|ALT_INV_ShiftRight1~12_combout\,
	datac => \forward|ALT_INV_Mux28~0_combout\,
	datad => \forward|ALT_INV_Mux29~0_combout\,
	datae => \alu_main|ALT_INV_ShiftRight1~11_combout\,
	dataf => \alu_main|ALT_INV_ShiftRight1~13_combout\,
	combout => \alu_main|ShiftRight1~35_combout\);

-- Location: MLABCELL_X82_Y9_N48
\alu_main|ShiftLeft1~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft1~8_combout\ = ( \forward|Mux31~0_combout\ & ( !\forward|Mux30~0_combout\ & ( (\mux_alu|output[0]~0_combout\) # (\mux_alu|output[0]~2_combout\) ) ) ) # ( !\forward|Mux31~0_combout\ & ( !\forward|Mux30~0_combout\ & ( 
-- (\mux_alu|output[1]~4_combout\) # (\mux_alu|output[1]~5_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011101110111000011111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_alu|ALT_INV_output[1]~5_combout\,
	datab => \mux_alu|ALT_INV_output[1]~4_combout\,
	datac => \mux_alu|ALT_INV_output[0]~2_combout\,
	datad => \mux_alu|ALT_INV_output[0]~0_combout\,
	datae => \forward|ALT_INV_Mux31~0_combout\,
	dataf => \forward|ALT_INV_Mux30~0_combout\,
	combout => \alu_main|ShiftLeft1~8_combout\);

-- Location: MLABCELL_X78_Y9_N12
\alu_main|ShiftLeft1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft1~13_combout\ = ( \mux_alu|output[2]~8_combout\ & ( \mux_alu|output[5]~14_combout\ & ( (!\forward|Mux30~0_combout\ & (((!\forward|Mux31~0_combout\) # (\mux_alu|output[4]~12_combout\)))) # (\forward|Mux30~0_combout\ & 
-- (((\forward|Mux31~0_combout\)) # (\mux_alu|output[3]~10_combout\))) ) ) ) # ( !\mux_alu|output[2]~8_combout\ & ( \mux_alu|output[5]~14_combout\ & ( (!\forward|Mux30~0_combout\ & (((!\forward|Mux31~0_combout\) # (\mux_alu|output[4]~12_combout\)))) # 
-- (\forward|Mux30~0_combout\ & (\mux_alu|output[3]~10_combout\ & (!\forward|Mux31~0_combout\))) ) ) ) # ( \mux_alu|output[2]~8_combout\ & ( !\mux_alu|output[5]~14_combout\ & ( (!\forward|Mux30~0_combout\ & (((\forward|Mux31~0_combout\ & 
-- \mux_alu|output[4]~12_combout\)))) # (\forward|Mux30~0_combout\ & (((\forward|Mux31~0_combout\)) # (\mux_alu|output[3]~10_combout\))) ) ) ) # ( !\mux_alu|output[2]~8_combout\ & ( !\mux_alu|output[5]~14_combout\ & ( (!\forward|Mux30~0_combout\ & 
-- (((\forward|Mux31~0_combout\ & \mux_alu|output[4]~12_combout\)))) # (\forward|Mux30~0_combout\ & (\mux_alu|output[3]~10_combout\ & (!\forward|Mux31~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100000100110001111111010000110111001101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_alu|ALT_INV_output[3]~10_combout\,
	datab => \forward|ALT_INV_Mux30~0_combout\,
	datac => \forward|ALT_INV_Mux31~0_combout\,
	datad => \mux_alu|ALT_INV_output[4]~12_combout\,
	datae => \mux_alu|ALT_INV_output[2]~8_combout\,
	dataf => \mux_alu|ALT_INV_output[5]~14_combout\,
	combout => \alu_main|ShiftLeft1~13_combout\);

-- Location: MLABCELL_X82_Y5_N36
\alu_main|ShiftLeft1~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft1~14_combout\ = ( \alu_main|ShiftLeft1~8_combout\ & ( \alu_main|ShiftLeft1~13_combout\ & ( !\forward|Mux28~0_combout\ ) ) ) # ( !\alu_main|ShiftLeft1~8_combout\ & ( \alu_main|ShiftLeft1~13_combout\ & ( (!\forward|Mux29~0_combout\ & 
-- !\forward|Mux28~0_combout\) ) ) ) # ( \alu_main|ShiftLeft1~8_combout\ & ( !\alu_main|ShiftLeft1~13_combout\ & ( (\forward|Mux29~0_combout\ & !\forward|Mux28~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010100000101000010100000101000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux29~0_combout\,
	datac => \forward|ALT_INV_Mux28~0_combout\,
	datae => \alu_main|ALT_INV_ShiftLeft1~8_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft1~13_combout\,
	combout => \alu_main|ShiftLeft1~14_combout\);

-- Location: LABCELL_X83_Y7_N48
\alu_main|ShiftLeft1~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft1~40_combout\ = ( \forward|Mux31~0_combout\ & ( \forward|Mux30~0_combout\ & ( \mux_alu|output[18]~40_combout\ ) ) ) # ( !\forward|Mux31~0_combout\ & ( \forward|Mux30~0_combout\ & ( \mux_alu|output[19]~41_combout\ ) ) ) # ( 
-- \forward|Mux31~0_combout\ & ( !\forward|Mux30~0_combout\ & ( \mux_alu|output[20]~44_combout\ ) ) ) # ( !\forward|Mux31~0_combout\ & ( !\forward|Mux30~0_combout\ & ( \mux_alu|output[21]~45_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_alu|ALT_INV_output[21]~45_combout\,
	datab => \mux_alu|ALT_INV_output[20]~44_combout\,
	datac => \mux_alu|ALT_INV_output[18]~40_combout\,
	datad => \mux_alu|ALT_INV_output[19]~41_combout\,
	datae => \forward|ALT_INV_Mux31~0_combout\,
	dataf => \forward|ALT_INV_Mux30~0_combout\,
	combout => \alu_main|ShiftLeft1~40_combout\);

-- Location: LABCELL_X75_Y7_N0
\alu_main|ShiftLeft1~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft1~36_combout\ = ( \mux_alu|output[17]~39_combout\ & ( \mux_alu|output[14]~34_combout\ & ( (!\forward|Mux30~0_combout\ & (((!\forward|Mux31~0_combout\) # (\mux_alu|output[16]~38_combout\)))) # (\forward|Mux30~0_combout\ & 
-- (((\forward|Mux31~0_combout\)) # (\mux_alu|output[15]~36_combout\))) ) ) ) # ( !\mux_alu|output[17]~39_combout\ & ( \mux_alu|output[14]~34_combout\ & ( (!\forward|Mux30~0_combout\ & (((\mux_alu|output[16]~38_combout\ & \forward|Mux31~0_combout\)))) # 
-- (\forward|Mux30~0_combout\ & (((\forward|Mux31~0_combout\)) # (\mux_alu|output[15]~36_combout\))) ) ) ) # ( \mux_alu|output[17]~39_combout\ & ( !\mux_alu|output[14]~34_combout\ & ( (!\forward|Mux30~0_combout\ & (((!\forward|Mux31~0_combout\) # 
-- (\mux_alu|output[16]~38_combout\)))) # (\forward|Mux30~0_combout\ & (\mux_alu|output[15]~36_combout\ & ((!\forward|Mux31~0_combout\)))) ) ) ) # ( !\mux_alu|output[17]~39_combout\ & ( !\mux_alu|output[14]~34_combout\ & ( (!\forward|Mux30~0_combout\ & 
-- (((\mux_alu|output[16]~38_combout\ & \forward|Mux31~0_combout\)))) # (\forward|Mux30~0_combout\ & (\mux_alu|output[15]~36_combout\ & ((!\forward|Mux31~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001010101110110000101000010001010111111011101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux30~0_combout\,
	datab => \mux_alu|ALT_INV_output[15]~36_combout\,
	datac => \mux_alu|ALT_INV_output[16]~38_combout\,
	datad => \forward|ALT_INV_Mux31~0_combout\,
	datae => \mux_alu|ALT_INV_output[17]~39_combout\,
	dataf => \mux_alu|ALT_INV_output[14]~34_combout\,
	combout => \alu_main|ShiftLeft1~36_combout\);

-- Location: MLABCELL_X78_Y9_N6
\alu_main|ShiftLeft1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft1~21_combout\ = ( \mux_alu|output[6]~16_combout\ & ( \mux_alu|output[7]~18_combout\ & ( ((!\forward|Mux31~0_combout\ & ((\mux_alu|output[9]~22_combout\))) # (\forward|Mux31~0_combout\ & (\mux_alu|output[8]~20_combout\))) # 
-- (\forward|Mux30~0_combout\) ) ) ) # ( !\mux_alu|output[6]~16_combout\ & ( \mux_alu|output[7]~18_combout\ & ( (!\forward|Mux31~0_combout\ & (((\mux_alu|output[9]~22_combout\)) # (\forward|Mux30~0_combout\))) # (\forward|Mux31~0_combout\ & 
-- (!\forward|Mux30~0_combout\ & (\mux_alu|output[8]~20_combout\))) ) ) ) # ( \mux_alu|output[6]~16_combout\ & ( !\mux_alu|output[7]~18_combout\ & ( (!\forward|Mux31~0_combout\ & (!\forward|Mux30~0_combout\ & ((\mux_alu|output[9]~22_combout\)))) # 
-- (\forward|Mux31~0_combout\ & (((\mux_alu|output[8]~20_combout\)) # (\forward|Mux30~0_combout\))) ) ) ) # ( !\mux_alu|output[6]~16_combout\ & ( !\mux_alu|output[7]~18_combout\ & ( (!\forward|Mux30~0_combout\ & ((!\forward|Mux31~0_combout\ & 
-- ((\mux_alu|output[9]~22_combout\))) # (\forward|Mux31~0_combout\ & (\mux_alu|output[8]~20_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000101011001110100100110101011100011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux31~0_combout\,
	datab => \forward|ALT_INV_Mux30~0_combout\,
	datac => \mux_alu|ALT_INV_output[8]~20_combout\,
	datad => \mux_alu|ALT_INV_output[9]~22_combout\,
	datae => \mux_alu|ALT_INV_output[6]~16_combout\,
	dataf => \mux_alu|ALT_INV_output[7]~18_combout\,
	combout => \alu_main|ShiftLeft1~21_combout\);

-- Location: LABCELL_X77_Y6_N30
\alu_main|ShiftLeft1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft1~29_combout\ = ( \mux_alu|output[12]~28_combout\ & ( \mux_alu|output[11]~26_combout\ & ( (!\forward|Mux31~0_combout\ & (((\mux_alu|output[13]~31_combout\)) # (\forward|Mux30~0_combout\))) # (\forward|Mux31~0_combout\ & 
-- ((!\forward|Mux30~0_combout\) # ((\mux_alu|output[10]~24_combout\)))) ) ) ) # ( !\mux_alu|output[12]~28_combout\ & ( \mux_alu|output[11]~26_combout\ & ( (!\forward|Mux31~0_combout\ & (((\mux_alu|output[13]~31_combout\)) # (\forward|Mux30~0_combout\))) # 
-- (\forward|Mux31~0_combout\ & (\forward|Mux30~0_combout\ & (\mux_alu|output[10]~24_combout\))) ) ) ) # ( \mux_alu|output[12]~28_combout\ & ( !\mux_alu|output[11]~26_combout\ & ( (!\forward|Mux31~0_combout\ & (!\forward|Mux30~0_combout\ & 
-- ((\mux_alu|output[13]~31_combout\)))) # (\forward|Mux31~0_combout\ & ((!\forward|Mux30~0_combout\) # ((\mux_alu|output[10]~24_combout\)))) ) ) ) # ( !\mux_alu|output[12]~28_combout\ & ( !\mux_alu|output[11]~26_combout\ & ( (!\forward|Mux31~0_combout\ & 
-- (!\forward|Mux30~0_combout\ & ((\mux_alu|output[13]~31_combout\)))) # (\forward|Mux31~0_combout\ & (\forward|Mux30~0_combout\ & (\mux_alu|output[10]~24_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001010001011100110100100011101010110110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux31~0_combout\,
	datab => \forward|ALT_INV_Mux30~0_combout\,
	datac => \mux_alu|ALT_INV_output[10]~24_combout\,
	datad => \mux_alu|ALT_INV_output[13]~31_combout\,
	datae => \mux_alu|ALT_INV_output[12]~28_combout\,
	dataf => \mux_alu|ALT_INV_output[11]~26_combout\,
	combout => \alu_main|ShiftLeft1~29_combout\);

-- Location: LABCELL_X83_Y7_N42
\alu_main|Mux21~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux21~1_combout\ = ( \alu_main|ShiftLeft1~21_combout\ & ( \alu_main|ShiftLeft1~29_combout\ & ( ((!\forward|Mux29~0_combout\ & (\alu_main|ShiftLeft1~40_combout\)) # (\forward|Mux29~0_combout\ & ((\alu_main|ShiftLeft1~36_combout\)))) # 
-- (\forward|Mux28~0_combout\) ) ) ) # ( !\alu_main|ShiftLeft1~21_combout\ & ( \alu_main|ShiftLeft1~29_combout\ & ( (!\forward|Mux28~0_combout\ & ((!\forward|Mux29~0_combout\ & (\alu_main|ShiftLeft1~40_combout\)) # (\forward|Mux29~0_combout\ & 
-- ((\alu_main|ShiftLeft1~36_combout\))))) # (\forward|Mux28~0_combout\ & (!\forward|Mux29~0_combout\)) ) ) ) # ( \alu_main|ShiftLeft1~21_combout\ & ( !\alu_main|ShiftLeft1~29_combout\ & ( (!\forward|Mux28~0_combout\ & ((!\forward|Mux29~0_combout\ & 
-- (\alu_main|ShiftLeft1~40_combout\)) # (\forward|Mux29~0_combout\ & ((\alu_main|ShiftLeft1~36_combout\))))) # (\forward|Mux28~0_combout\ & (\forward|Mux29~0_combout\)) ) ) ) # ( !\alu_main|ShiftLeft1~21_combout\ & ( !\alu_main|ShiftLeft1~29_combout\ & ( 
-- (!\forward|Mux28~0_combout\ & ((!\forward|Mux29~0_combout\ & (\alu_main|ShiftLeft1~40_combout\)) # (\forward|Mux29~0_combout\ & ((\alu_main|ShiftLeft1~36_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000110010011101101001100011011100101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux28~0_combout\,
	datab => \forward|ALT_INV_Mux29~0_combout\,
	datac => \alu_main|ALT_INV_ShiftLeft1~40_combout\,
	datad => \alu_main|ALT_INV_ShiftLeft1~36_combout\,
	datae => \alu_main|ALT_INV_ShiftLeft1~21_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft1~29_combout\,
	combout => \alu_main|Mux21~1_combout\);

-- Location: MLABCELL_X78_Y7_N48
\alu_main|Mux21~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux21~2_combout\ = ( \alu_main|Mux21~1_combout\ & ( (!\alu_main|Mux26~2_combout\ & (((\alu_main|Mux26~3_combout\)))) # (\alu_main|Mux26~2_combout\ & ((!\alu_main|Mux26~3_combout\ & ((\alu_main|ShiftLeft1~14_combout\))) # 
-- (\alu_main|Mux26~3_combout\ & (\alu_main|ShiftRight1~35_combout\)))) ) ) # ( !\alu_main|Mux21~1_combout\ & ( (\alu_main|Mux26~2_combout\ & ((!\alu_main|Mux26~3_combout\ & ((\alu_main|ShiftLeft1~14_combout\))) # (\alu_main|Mux26~3_combout\ & 
-- (\alu_main|ShiftRight1~35_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110001000000010011000100001101001111010000110100111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_ShiftRight1~35_combout\,
	datab => \alu_main|ALT_INV_Mux26~2_combout\,
	datac => \alu_main|ALT_INV_Mux26~3_combout\,
	datad => \alu_main|ALT_INV_ShiftLeft1~14_combout\,
	dataf => \alu_main|ALT_INV_Mux21~1_combout\,
	combout => \alu_main|Mux21~2_combout\);

-- Location: LABCELL_X83_Y7_N51
\alu_main|ShiftLeft0~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft0~39_combout\ = ( sinstruction_IDEX(6) & ( \sinstruction_IDEX[7]~DUPLICATE_q\ & ( \mux_alu|output[18]~40_combout\ ) ) ) # ( !sinstruction_IDEX(6) & ( \sinstruction_IDEX[7]~DUPLICATE_q\ & ( \mux_alu|output[19]~41_combout\ ) ) ) # ( 
-- sinstruction_IDEX(6) & ( !\sinstruction_IDEX[7]~DUPLICATE_q\ & ( \mux_alu|output[20]~44_combout\ ) ) ) # ( !sinstruction_IDEX(6) & ( !\sinstruction_IDEX[7]~DUPLICATE_q\ & ( \mux_alu|output[21]~45_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_alu|ALT_INV_output[21]~45_combout\,
	datab => \mux_alu|ALT_INV_output[20]~44_combout\,
	datac => \mux_alu|ALT_INV_output[19]~41_combout\,
	datad => \mux_alu|ALT_INV_output[18]~40_combout\,
	datae => ALT_INV_sinstruction_IDEX(6),
	dataf => \ALT_INV_sinstruction_IDEX[7]~DUPLICATE_q\,
	combout => \alu_main|ShiftLeft0~39_combout\);

-- Location: MLABCELL_X78_Y7_N6
\alu_main|Mux21~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux21~0_combout\ = ( \alu_main|ShiftLeft0~28_combout\ & ( \alu_main|ShiftLeft0~39_combout\ & ( (!sinstruction_IDEX(8)) # ((!\sinstruction_IDEX[9]~DUPLICATE_q\ & (\alu_main|ShiftLeft0~35_combout\)) # (\sinstruction_IDEX[9]~DUPLICATE_q\ & 
-- ((\alu_main|ShiftLeft0~20_combout\)))) ) ) ) # ( !\alu_main|ShiftLeft0~28_combout\ & ( \alu_main|ShiftLeft0~39_combout\ & ( (!\sinstruction_IDEX[9]~DUPLICATE_q\ & ((!sinstruction_IDEX(8)) # ((\alu_main|ShiftLeft0~35_combout\)))) # 
-- (\sinstruction_IDEX[9]~DUPLICATE_q\ & (sinstruction_IDEX(8) & ((\alu_main|ShiftLeft0~20_combout\)))) ) ) ) # ( \alu_main|ShiftLeft0~28_combout\ & ( !\alu_main|ShiftLeft0~39_combout\ & ( (!\sinstruction_IDEX[9]~DUPLICATE_q\ & (sinstruction_IDEX(8) & 
-- (\alu_main|ShiftLeft0~35_combout\))) # (\sinstruction_IDEX[9]~DUPLICATE_q\ & ((!sinstruction_IDEX(8)) # ((\alu_main|ShiftLeft0~20_combout\)))) ) ) ) # ( !\alu_main|ShiftLeft0~28_combout\ & ( !\alu_main|ShiftLeft0~39_combout\ & ( (sinstruction_IDEX(8) & 
-- ((!\sinstruction_IDEX[9]~DUPLICATE_q\ & (\alu_main|ShiftLeft0~35_combout\)) # (\sinstruction_IDEX[9]~DUPLICATE_q\ & ((\alu_main|ShiftLeft0~20_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IDEX[9]~DUPLICATE_q\,
	datab => ALT_INV_sinstruction_IDEX(8),
	datac => \alu_main|ALT_INV_ShiftLeft0~35_combout\,
	datad => \alu_main|ALT_INV_ShiftLeft0~20_combout\,
	datae => \alu_main|ALT_INV_ShiftLeft0~28_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft0~39_combout\,
	combout => \alu_main|Mux21~0_combout\);

-- Location: LABCELL_X77_Y10_N0
\alu_main|ShiftRight0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight0~13_combout\ = ( \mux_alu|output[31]~56_combout\ & ( \mux_alu|output[30]~55_combout\ & ( (!\sinstruction_IDEX[6]~DUPLICATE_q\ & ((\mux_alu|output[29]~54_combout\) # (sinstruction_IDEX(7)))) # (\sinstruction_IDEX[6]~DUPLICATE_q\ & 
-- (!sinstruction_IDEX(7))) ) ) ) # ( !\mux_alu|output[31]~56_combout\ & ( \mux_alu|output[30]~55_combout\ & ( (!sinstruction_IDEX(7) & ((\mux_alu|output[29]~54_combout\) # (\sinstruction_IDEX[6]~DUPLICATE_q\))) ) ) ) # ( \mux_alu|output[31]~56_combout\ & ( 
-- !\mux_alu|output[30]~55_combout\ & ( (!\sinstruction_IDEX[6]~DUPLICATE_q\ & ((\mux_alu|output[29]~54_combout\) # (sinstruction_IDEX(7)))) ) ) ) # ( !\mux_alu|output[31]~56_combout\ & ( !\mux_alu|output[30]~55_combout\ & ( 
-- (!\sinstruction_IDEX[6]~DUPLICATE_q\ & (!sinstruction_IDEX(7) & \mux_alu|output[29]~54_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000001010100010101001001100010011000110111001101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IDEX[6]~DUPLICATE_q\,
	datab => ALT_INV_sinstruction_IDEX(7),
	datac => \mux_alu|ALT_INV_output[29]~54_combout\,
	datae => \mux_alu|ALT_INV_output[31]~56_combout\,
	dataf => \mux_alu|ALT_INV_output[30]~55_combout\,
	combout => \alu_main|ShiftRight0~13_combout\);

-- Location: LABCELL_X81_Y5_N12
\alu_main|ShiftRight0~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight0~35_combout\ = ( \alu_main|ShiftRight0~13_combout\ & ( (!\sinstruction_IDEX[8]~DUPLICATE_q\ & (((\sinstruction_IDEX[9]~DUPLICATE_q\)) # (\alu_main|ShiftRight0~11_combout\))) # (\sinstruction_IDEX[8]~DUPLICATE_q\ & 
-- (((\alu_main|ShiftRight0~12_combout\ & !\sinstruction_IDEX[9]~DUPLICATE_q\)))) ) ) # ( !\alu_main|ShiftRight0~13_combout\ & ( (!\sinstruction_IDEX[9]~DUPLICATE_q\ & ((!\sinstruction_IDEX[8]~DUPLICATE_q\ & (\alu_main|ShiftRight0~11_combout\)) # 
-- (\sinstruction_IDEX[8]~DUPLICATE_q\ & ((\alu_main|ShiftRight0~12_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100000000010001110000000001000111110011000100011111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_ShiftRight0~11_combout\,
	datab => \ALT_INV_sinstruction_IDEX[8]~DUPLICATE_q\,
	datac => \alu_main|ALT_INV_ShiftRight0~12_combout\,
	datad => \ALT_INV_sinstruction_IDEX[9]~DUPLICATE_q\,
	dataf => \alu_main|ALT_INV_ShiftRight0~13_combout\,
	combout => \alu_main|ShiftRight0~35_combout\);

-- Location: LABCELL_X83_Y8_N51
\alu_main|ShiftLeft0~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft0~12_combout\ = ( sinstruction_IDEX(8) & ( (!\sinstruction_IDEX[9]~DUPLICATE_q\ & \alu_main|ShiftLeft0~4_combout\) ) ) # ( !sinstruction_IDEX(8) & ( (!\sinstruction_IDEX[9]~DUPLICATE_q\ & \alu_main|ShiftLeft0~11_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IDEX[9]~DUPLICATE_q\,
	datac => \alu_main|ALT_INV_ShiftLeft0~4_combout\,
	datad => \alu_main|ALT_INV_ShiftLeft0~11_combout\,
	dataf => ALT_INV_sinstruction_IDEX(8),
	combout => \alu_main|ShiftLeft0~12_combout\);

-- Location: MLABCELL_X78_Y7_N42
\alu_main|Mux21~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux21~3_combout\ = ( \alu_main|ShiftLeft0~12_combout\ & ( \alu_main|Mux26~4_combout\ & ( (\alu_main|ShiftRight0~35_combout\) # (\alu_main|Mux26~5_combout\) ) ) ) # ( !\alu_main|ShiftLeft0~12_combout\ & ( \alu_main|Mux26~4_combout\ & ( 
-- (!\alu_main|Mux26~5_combout\ & \alu_main|ShiftRight0~35_combout\) ) ) ) # ( \alu_main|ShiftLeft0~12_combout\ & ( !\alu_main|Mux26~4_combout\ & ( (!\alu_main|Mux26~5_combout\ & (\alu_main|Mux21~2_combout\)) # (\alu_main|Mux26~5_combout\ & 
-- ((\alu_main|Mux21~0_combout\))) ) ) ) # ( !\alu_main|ShiftLeft0~12_combout\ & ( !\alu_main|Mux26~4_combout\ & ( (!\alu_main|Mux26~5_combout\ & (\alu_main|Mux21~2_combout\)) # (\alu_main|Mux26~5_combout\ & ((\alu_main|Mux21~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011010100110101001100000000111100000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux21~2_combout\,
	datab => \alu_main|ALT_INV_Mux21~0_combout\,
	datac => \alu_main|ALT_INV_Mux26~5_combout\,
	datad => \alu_main|ALT_INV_ShiftRight0~35_combout\,
	datae => \alu_main|ALT_INV_ShiftLeft0~12_combout\,
	dataf => \alu_main|ALT_INV_Mux26~4_combout\,
	combout => \alu_main|Mux21~3_combout\);

-- Location: LABCELL_X73_Y10_N0
\forward|Mux10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux10~0_combout\ = ( \forward|rd1_out[0]~2_combout\ & ( \forward|Mux3~0_combout\ & ( sreaddata1_IDEX(21) ) ) ) # ( !\forward|rd1_out[0]~2_combout\ & ( \forward|Mux3~0_combout\ & ( sreaddata1_IDEX(21) ) ) ) # ( \forward|rd1_out[0]~2_combout\ & ( 
-- !\forward|Mux3~0_combout\ & ( \mux_jal|output[21]~21_combout\ ) ) ) # ( !\forward|rd1_out[0]~2_combout\ & ( !\forward|Mux3~0_combout\ & ( salumainresult_EXMEM(21) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sreaddata1_IDEX(21),
	datac => \mux_jal|ALT_INV_output[21]~21_combout\,
	datad => ALT_INV_salumainresult_EXMEM(21),
	datae => \forward|ALT_INV_rd1_out[0]~2_combout\,
	dataf => \forward|ALT_INV_Mux3~0_combout\,
	combout => \forward|Mux10~0_combout\);

-- Location: LABCELL_X73_Y10_N9
\forward|Mux10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux10~1_combout\ = ( salumainresult_EXMEM(21) & ( \forward|rd1_out[0]~2_combout\ & ( \mux_jal|output[21]~21_combout\ ) ) ) # ( !salumainresult_EXMEM(21) & ( \forward|rd1_out[0]~2_combout\ & ( \mux_jal|output[21]~21_combout\ ) ) ) # ( 
-- salumainresult_EXMEM(21) & ( !\forward|rd1_out[0]~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \mux_jal|ALT_INV_output[21]~21_combout\,
	datae => ALT_INV_salumainresult_EXMEM(21),
	dataf => \forward|ALT_INV_rd1_out[0]~2_combout\,
	combout => \forward|Mux10~1_combout\);

-- Location: LABCELL_X77_Y7_N6
\alu_main|Add0~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Add0~85_sumout\ = SUM(( (!\forward|Mux3~0_combout\ & ((\forward|Mux10~1_combout\))) # (\forward|Mux3~0_combout\ & (sreaddata1_IDEX(21))) ) + ( !salucontrol_IDEX(2) $ (!\mux_alu|output[21]~45_combout\) ) + ( \alu_main|Add0~82\ ))
-- \alu_main|Add0~86\ = CARRY(( (!\forward|Mux3~0_combout\ & ((\forward|Mux10~1_combout\))) # (\forward|Mux3~0_combout\ & (sreaddata1_IDEX(21))) ) + ( !salucontrol_IDEX(2) $ (!\mux_alu|output[21]~45_combout\) ) + ( \alu_main|Add0~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011000011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux3~0_combout\,
	datab => ALT_INV_salucontrol_IDEX(2),
	datac => ALT_INV_sreaddata1_IDEX(21),
	datad => \forward|ALT_INV_Mux10~1_combout\,
	dataf => \mux_alu|ALT_INV_output[21]~45_combout\,
	cin => \alu_main|Add0~82\,
	sumout => \alu_main|Add0~85_sumout\,
	cout => \alu_main|Add0~86\);

-- Location: MLABCELL_X72_Y7_N27
\alu_main|Mux21~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux21~4_combout\ = ( \mux_alu|output[21]~45_combout\ & ( \alu_main|Add0~85_sumout\ & ( (!salucontrol_IDEX(1) & ((\forward|Mux10~0_combout\) # (salucontrol_IDEX(0)))) # (salucontrol_IDEX(1) & (!salucontrol_IDEX(0))) ) ) ) # ( 
-- !\mux_alu|output[21]~45_combout\ & ( \alu_main|Add0~85_sumout\ & ( (!salucontrol_IDEX(1) & (salucontrol_IDEX(0) & \forward|Mux10~0_combout\)) # (salucontrol_IDEX(1) & (!salucontrol_IDEX(0))) ) ) ) # ( \mux_alu|output[21]~45_combout\ & ( 
-- !\alu_main|Add0~85_sumout\ & ( (!salucontrol_IDEX(1) & ((\forward|Mux10~0_combout\) # (salucontrol_IDEX(0)))) ) ) ) # ( !\mux_alu|output[21]~45_combout\ & ( !\alu_main|Add0~85_sumout\ & ( (!salucontrol_IDEX(1) & (salucontrol_IDEX(0) & 
-- \forward|Mux10~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010001010100010101001000110010001100110111001101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salucontrol_IDEX(1),
	datab => ALT_INV_salucontrol_IDEX(0),
	datac => \forward|ALT_INV_Mux10~0_combout\,
	datae => \mux_alu|ALT_INV_output[21]~45_combout\,
	dataf => \alu_main|ALT_INV_Add0~85_sumout\,
	combout => \alu_main|Mux21~4_combout\);

-- Location: MLABCELL_X78_Y7_N30
\alu_main|Mux21~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux21~5_combout\ = ( \forward|Mux10~0_combout\ & ( \alu_main|Mux21~4_combout\ & ( (!\alu_main|Mux26~1_combout\ & (((!\alu_main|Mux26~0_combout\)))) # (\alu_main|Mux26~1_combout\ & ((!\alu_main|Mux26~0_combout\ & (\alu_main|Mux21~3_combout\)) # 
-- (\alu_main|Mux26~0_combout\ & ((\mux_alu|output[21]~45_combout\))))) ) ) ) # ( !\forward|Mux10~0_combout\ & ( \alu_main|Mux21~4_combout\ & ( (!\alu_main|Mux26~0_combout\ & ((!\alu_main|Mux26~1_combout\) # ((\alu_main|Mux21~3_combout\)))) # 
-- (\alu_main|Mux26~0_combout\ & (!\alu_main|Mux26~1_combout\ $ (((\mux_alu|output[21]~45_combout\))))) ) ) ) # ( \forward|Mux10~0_combout\ & ( !\alu_main|Mux21~4_combout\ & ( (\alu_main|Mux26~1_combout\ & ((!\alu_main|Mux26~0_combout\ & 
-- (\alu_main|Mux21~3_combout\)) # (\alu_main|Mux26~0_combout\ & ((\mux_alu|output[21]~45_combout\))))) ) ) ) # ( !\forward|Mux10~0_combout\ & ( !\alu_main|Mux21~4_combout\ & ( (!\alu_main|Mux26~0_combout\ & (\alu_main|Mux26~1_combout\ & 
-- (\alu_main|Mux21~3_combout\))) # (\alu_main|Mux26~0_combout\ & (!\alu_main|Mux26~1_combout\ $ (((\mux_alu|output[21]~45_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110100101000100010000010110111011101001011011101100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux26~1_combout\,
	datab => \alu_main|ALT_INV_Mux21~3_combout\,
	datac => \mux_alu|ALT_INV_output[21]~45_combout\,
	datad => \alu_main|ALT_INV_Mux26~0_combout\,
	datae => \forward|ALT_INV_Mux10~0_combout\,
	dataf => \alu_main|ALT_INV_Mux21~4_combout\,
	combout => \alu_main|Mux21~5_combout\);

-- Location: MLABCELL_X78_Y7_N21
\alu_main|Result[21]\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Result\(21) = ( \alu_main|Mux32~0_combout\ & ( \alu_main|Result\(21) ) ) # ( !\alu_main|Mux32~0_combout\ & ( \alu_main|Mux21~5_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \alu_main|ALT_INV_Mux21~5_combout\,
	datad => \alu_main|ALT_INV_Result\(21),
	dataf => \alu_main|ALT_INV_Mux32~0_combout\,
	combout => \alu_main|Result\(21));

-- Location: FF_X78_Y7_N5
\salumainresult_EXMEM[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \alu_main|Result\(21),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => salumainresult_EXMEM(21));

-- Location: FF_X74_Y11_N44
\salumainresult_MEMWB[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => salumainresult_EXMEM(21),
	sclr => \process_8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => salumainresult_MEMWB(21));

-- Location: FF_X74_Y11_N50
\smemreaddata_MEMWB[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \mem|altsyncram_component|auto_generated|q_a\(21),
	sclr => \process_8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => smemreaddata_MEMWB(21));

-- Location: FF_X75_Y10_N52
\spc_EXMEM[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_IDEX(21),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_EXMEM(21));

-- Location: FF_X74_Y11_N17
\spc_MEMWB[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_EXMEM(21),
	sclr => \process_8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_MEMWB(21));

-- Location: LABCELL_X73_Y11_N39
\mux_jal|output[21]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_jal|output[21]~21_combout\ = ( \smemtoreg_MEMWB~DUPLICATE_q\ & ( \sjal_MEMWB~q\ & ( spc_MEMWB(21) ) ) ) # ( !\smemtoreg_MEMWB~DUPLICATE_q\ & ( \sjal_MEMWB~q\ & ( spc_MEMWB(21) ) ) ) # ( \smemtoreg_MEMWB~DUPLICATE_q\ & ( !\sjal_MEMWB~q\ & ( 
-- smemreaddata_MEMWB(21) ) ) ) # ( !\smemtoreg_MEMWB~DUPLICATE_q\ & ( !\sjal_MEMWB~q\ & ( salumainresult_MEMWB(21) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_salumainresult_MEMWB(21),
	datac => ALT_INV_smemreaddata_MEMWB(21),
	datad => ALT_INV_spc_MEMWB(21),
	datae => \ALT_INV_smemtoreg_MEMWB~DUPLICATE_q\,
	dataf => \ALT_INV_sjal_MEMWB~q\,
	combout => \mux_jal|output[21]~21_combout\);

-- Location: FF_X59_Y6_N2
\reg_file|registers[31][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[21]~21_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[31][21]~q\);

-- Location: MLABCELL_X59_Y6_N30
\sreaddata1_IDEX~234\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~234_combout\ = ( \reg_file|registers[23][21]~q\ & ( \reg_file|registers[19][21]~q\ & ( (!sinstruction_IFID(24)) # ((!sinstruction_IFID(23) & ((\reg_file|registers[27][21]~q\))) # (sinstruction_IFID(23) & (\reg_file|registers[31][21]~q\))) 
-- ) ) ) # ( !\reg_file|registers[23][21]~q\ & ( \reg_file|registers[19][21]~q\ & ( (!sinstruction_IFID(24) & (!sinstruction_IFID(23))) # (sinstruction_IFID(24) & ((!sinstruction_IFID(23) & ((\reg_file|registers[27][21]~q\))) # (sinstruction_IFID(23) & 
-- (\reg_file|registers[31][21]~q\)))) ) ) ) # ( \reg_file|registers[23][21]~q\ & ( !\reg_file|registers[19][21]~q\ & ( (!sinstruction_IFID(24) & (sinstruction_IFID(23))) # (sinstruction_IFID(24) & ((!sinstruction_IFID(23) & 
-- ((\reg_file|registers[27][21]~q\))) # (sinstruction_IFID(23) & (\reg_file|registers[31][21]~q\)))) ) ) ) # ( !\reg_file|registers[23][21]~q\ & ( !\reg_file|registers[19][21]~q\ & ( (sinstruction_IFID(24) & ((!sinstruction_IFID(23) & 
-- ((\reg_file|registers[27][21]~q\))) # (sinstruction_IFID(23) & (\reg_file|registers[31][21]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101001000110110011110001001110011011010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(24),
	datab => ALT_INV_sinstruction_IFID(23),
	datac => \reg_file|ALT_INV_registers[31][21]~q\,
	datad => \reg_file|ALT_INV_registers[27][21]~q\,
	datae => \reg_file|ALT_INV_registers[23][21]~q\,
	dataf => \reg_file|ALT_INV_registers[19][21]~q\,
	combout => \sreaddata1_IDEX~234_combout\);

-- Location: LABCELL_X67_Y4_N51
\sreaddata1_IDEX~231\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~231_combout\ = ( \reg_file|registers[20][21]~q\ & ( \reg_file|registers[28][21]~q\ & ( ((!\sinstruction_IFID[24]~DUPLICATE_q\ & (\reg_file|registers[16][21]~q\)) # (\sinstruction_IFID[24]~DUPLICATE_q\ & 
-- ((\reg_file|registers[24][21]~q\)))) # (sinstruction_IFID(23)) ) ) ) # ( !\reg_file|registers[20][21]~q\ & ( \reg_file|registers[28][21]~q\ & ( (!sinstruction_IFID(23) & ((!\sinstruction_IFID[24]~DUPLICATE_q\ & (\reg_file|registers[16][21]~q\)) # 
-- (\sinstruction_IFID[24]~DUPLICATE_q\ & ((\reg_file|registers[24][21]~q\))))) # (sinstruction_IFID(23) & (((\sinstruction_IFID[24]~DUPLICATE_q\)))) ) ) ) # ( \reg_file|registers[20][21]~q\ & ( !\reg_file|registers[28][21]~q\ & ( (!sinstruction_IFID(23) & 
-- ((!\sinstruction_IFID[24]~DUPLICATE_q\ & (\reg_file|registers[16][21]~q\)) # (\sinstruction_IFID[24]~DUPLICATE_q\ & ((\reg_file|registers[24][21]~q\))))) # (sinstruction_IFID(23) & (((!\sinstruction_IFID[24]~DUPLICATE_q\)))) ) ) ) # ( 
-- !\reg_file|registers[20][21]~q\ & ( !\reg_file|registers[28][21]~q\ & ( (!sinstruction_IFID(23) & ((!\sinstruction_IFID[24]~DUPLICATE_q\ & (\reg_file|registers[16][21]~q\)) # (\sinstruction_IFID[24]~DUPLICATE_q\ & ((\reg_file|registers[24][21]~q\))))) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000110000010111110011000001010000001111110101111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[16][21]~q\,
	datab => \reg_file|ALT_INV_registers[24][21]~q\,
	datac => ALT_INV_sinstruction_IFID(23),
	datad => \ALT_INV_sinstruction_IFID[24]~DUPLICATE_q\,
	datae => \reg_file|ALT_INV_registers[20][21]~q\,
	dataf => \reg_file|ALT_INV_registers[28][21]~q\,
	combout => \sreaddata1_IDEX~231_combout\);

-- Location: LABCELL_X66_Y13_N18
\sreaddata1_IDEX~232\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~232_combout\ = ( sinstruction_IFID(23) & ( \reg_file|registers[29][21]~q\ & ( (\reg_file|registers[21][21]~q\) # (\sinstruction_IFID[24]~DUPLICATE_q\) ) ) ) # ( !sinstruction_IFID(23) & ( \reg_file|registers[29][21]~q\ & ( 
-- (!\sinstruction_IFID[24]~DUPLICATE_q\ & ((\reg_file|registers[17][21]~q\))) # (\sinstruction_IFID[24]~DUPLICATE_q\ & (\reg_file|registers[25][21]~q\)) ) ) ) # ( sinstruction_IFID(23) & ( !\reg_file|registers[29][21]~q\ & ( 
-- (!\sinstruction_IFID[24]~DUPLICATE_q\ & \reg_file|registers[21][21]~q\) ) ) ) # ( !sinstruction_IFID(23) & ( !\reg_file|registers[29][21]~q\ & ( (!\sinstruction_IFID[24]~DUPLICATE_q\ & ((\reg_file|registers[17][21]~q\))) # 
-- (\sinstruction_IFID[24]~DUPLICATE_q\ & (\reg_file|registers[25][21]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111001000100010001000000101101011110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IFID[24]~DUPLICATE_q\,
	datab => \reg_file|ALT_INV_registers[21][21]~q\,
	datac => \reg_file|ALT_INV_registers[25][21]~q\,
	datad => \reg_file|ALT_INV_registers[17][21]~q\,
	datae => ALT_INV_sinstruction_IFID(23),
	dataf => \reg_file|ALT_INV_registers[29][21]~q\,
	combout => \sreaddata1_IDEX~232_combout\);

-- Location: LABCELL_X70_Y4_N18
\sreaddata1_IDEX~233\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~233_combout\ = ( \reg_file|registers[26][21]~q\ & ( \reg_file|registers[22][21]~q\ & ( (!\sinstruction_IFID[24]~DUPLICATE_q\ & (((\reg_file|registers[18][21]~q\) # (sinstruction_IFID(23))))) # (\sinstruction_IFID[24]~DUPLICATE_q\ & 
-- (((!sinstruction_IFID(23))) # (\reg_file|registers[30][21]~q\))) ) ) ) # ( !\reg_file|registers[26][21]~q\ & ( \reg_file|registers[22][21]~q\ & ( (!\sinstruction_IFID[24]~DUPLICATE_q\ & (((\reg_file|registers[18][21]~q\) # (sinstruction_IFID(23))))) # 
-- (\sinstruction_IFID[24]~DUPLICATE_q\ & (\reg_file|registers[30][21]~q\ & (sinstruction_IFID(23)))) ) ) ) # ( \reg_file|registers[26][21]~q\ & ( !\reg_file|registers[22][21]~q\ & ( (!\sinstruction_IFID[24]~DUPLICATE_q\ & (((!sinstruction_IFID(23) & 
-- \reg_file|registers[18][21]~q\)))) # (\sinstruction_IFID[24]~DUPLICATE_q\ & (((!sinstruction_IFID(23))) # (\reg_file|registers[30][21]~q\))) ) ) ) # ( !\reg_file|registers[26][21]~q\ & ( !\reg_file|registers[22][21]~q\ & ( 
-- (!\sinstruction_IFID[24]~DUPLICATE_q\ & (((!sinstruction_IFID(23) & \reg_file|registers[18][21]~q\)))) # (\sinstruction_IFID[24]~DUPLICATE_q\ & (\reg_file|registers[30][21]~q\ & (sinstruction_IFID(23)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110100001010100011111000100001011101010110101101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IFID[24]~DUPLICATE_q\,
	datab => \reg_file|ALT_INV_registers[30][21]~q\,
	datac => ALT_INV_sinstruction_IFID(23),
	datad => \reg_file|ALT_INV_registers[18][21]~q\,
	datae => \reg_file|ALT_INV_registers[26][21]~q\,
	dataf => \reg_file|ALT_INV_registers[22][21]~q\,
	combout => \sreaddata1_IDEX~233_combout\);

-- Location: LABCELL_X62_Y4_N54
\sreaddata1_IDEX~235\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~235_combout\ = ( \sreaddata1_IDEX~232_combout\ & ( \sreaddata1_IDEX~233_combout\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & (((sinstruction_IFID(22)) # (\sreaddata1_IDEX~231_combout\)))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & 
-- (((!sinstruction_IFID(22))) # (\sreaddata1_IDEX~234_combout\))) ) ) ) # ( !\sreaddata1_IDEX~232_combout\ & ( \sreaddata1_IDEX~233_combout\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & (((sinstruction_IFID(22)) # (\sreaddata1_IDEX~231_combout\)))) # 
-- (\sinstruction_IFID[21]~DUPLICATE_q\ & (\sreaddata1_IDEX~234_combout\ & ((sinstruction_IFID(22))))) ) ) ) # ( \sreaddata1_IDEX~232_combout\ & ( !\sreaddata1_IDEX~233_combout\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & (((\sreaddata1_IDEX~231_combout\ & 
-- !sinstruction_IFID(22))))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & (((!sinstruction_IFID(22))) # (\sreaddata1_IDEX~234_combout\))) ) ) ) # ( !\sreaddata1_IDEX~232_combout\ & ( !\sreaddata1_IDEX~233_combout\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & 
-- (((\sreaddata1_IDEX~231_combout\ & !sinstruction_IFID(22))))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & (\sreaddata1_IDEX~234_combout\ & ((sinstruction_IFID(22))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000010001001111110001000100001100110111010011111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sreaddata1_IDEX~234_combout\,
	datab => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	datac => \ALT_INV_sreaddata1_IDEX~231_combout\,
	datad => ALT_INV_sinstruction_IFID(22),
	datae => \ALT_INV_sreaddata1_IDEX~232_combout\,
	dataf => \ALT_INV_sreaddata1_IDEX~233_combout\,
	combout => \sreaddata1_IDEX~235_combout\);

-- Location: LABCELL_X62_Y11_N42
\sreaddata1_IDEX~238\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~238_combout\ = ( \reg_file|registers[12][21]~q\ & ( sinstruction_IFID(22) & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & (\reg_file|registers[14][21]~q\)) # (\sinstruction_IFID[21]~DUPLICATE_q\ & ((\reg_file|registers[15][21]~q\))) ) ) ) # ( 
-- !\reg_file|registers[12][21]~q\ & ( sinstruction_IFID(22) & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & (\reg_file|registers[14][21]~q\)) # (\sinstruction_IFID[21]~DUPLICATE_q\ & ((\reg_file|registers[15][21]~q\))) ) ) ) # ( \reg_file|registers[12][21]~q\ & 
-- ( !sinstruction_IFID(22) & ( (!\sinstruction_IFID[21]~DUPLICATE_q\) # (\reg_file|registers[13][21]~q\) ) ) ) # ( !\reg_file|registers[12][21]~q\ & ( !sinstruction_IFID(22) & ( (\sinstruction_IFID[21]~DUPLICATE_q\ & \reg_file|registers[13][21]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111100001111111101010011010100110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[14][21]~q\,
	datab => \reg_file|ALT_INV_registers[15][21]~q\,
	datac => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	datad => \reg_file|ALT_INV_registers[13][21]~q\,
	datae => \reg_file|ALT_INV_registers[12][21]~q\,
	dataf => ALT_INV_sinstruction_IFID(22),
	combout => \sreaddata1_IDEX~238_combout\);

-- Location: LABCELL_X63_Y11_N39
\sreaddata1_IDEX~236\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~236_combout\ = ( \reg_file|registers[9][21]~q\ & ( sinstruction_IFID(22) & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & (\reg_file|registers[10][21]~q\)) # (\sinstruction_IFID[21]~DUPLICATE_q\ & ((\reg_file|registers[11][21]~q\))) ) ) ) # ( 
-- !\reg_file|registers[9][21]~q\ & ( sinstruction_IFID(22) & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & (\reg_file|registers[10][21]~q\)) # (\sinstruction_IFID[21]~DUPLICATE_q\ & ((\reg_file|registers[11][21]~q\))) ) ) ) # ( \reg_file|registers[9][21]~q\ & ( 
-- !sinstruction_IFID(22) & ( (\sinstruction_IFID[21]~DUPLICATE_q\) # (\reg_file|registers[8][21]~q\) ) ) ) # ( !\reg_file|registers[9][21]~q\ & ( !sinstruction_IFID(22) & ( (\reg_file|registers[8][21]~q\ & !\sinstruction_IFID[21]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001111110011111101010000010111110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[10][21]~q\,
	datab => \reg_file|ALT_INV_registers[8][21]~q\,
	datac => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	datad => \reg_file|ALT_INV_registers[11][21]~q\,
	datae => \reg_file|ALT_INV_registers[9][21]~q\,
	dataf => ALT_INV_sinstruction_IFID(22),
	combout => \sreaddata1_IDEX~236_combout\);

-- Location: FF_X66_Y10_N37
\reg_file|registers[0][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[21]~21_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[0][21]~q\);

-- Location: LABCELL_X66_Y10_N18
\sreaddata1_IDEX~237\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~237_combout\ = ( \reg_file|registers[1][21]~q\ & ( \sinstruction_IFID[21]~DUPLICATE_q\ & ( (!sinstruction_IFID(22)) # (\reg_file|registers[3][21]~q\) ) ) ) # ( !\reg_file|registers[1][21]~q\ & ( \sinstruction_IFID[21]~DUPLICATE_q\ & ( 
-- (\reg_file|registers[3][21]~q\ & sinstruction_IFID(22)) ) ) ) # ( \reg_file|registers[1][21]~q\ & ( !\sinstruction_IFID[21]~DUPLICATE_q\ & ( (!sinstruction_IFID(22) & ((\reg_file|registers[0][21]~q\))) # (sinstruction_IFID(22) & 
-- (\reg_file|registers[2][21]~q\)) ) ) ) # ( !\reg_file|registers[1][21]~q\ & ( !\sinstruction_IFID[21]~DUPLICATE_q\ & ( (!sinstruction_IFID(22) & ((\reg_file|registers[0][21]~q\))) # (sinstruction_IFID(22) & (\reg_file|registers[2][21]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000001011111010100000011000000111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[2][21]~q\,
	datab => \reg_file|ALT_INV_registers[3][21]~q\,
	datac => ALT_INV_sinstruction_IFID(22),
	datad => \reg_file|ALT_INV_registers[0][21]~q\,
	datae => \reg_file|ALT_INV_registers[1][21]~q\,
	dataf => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	combout => \sreaddata1_IDEX~237_combout\);

-- Location: LABCELL_X73_Y11_N33
\sreaddata1_IDEX~239\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~239_combout\ = ( sinstruction_IFID(22) & ( \reg_file|registers[4][21]~q\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & ((\reg_file|registers[6][21]~q\))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & (\reg_file|registers[7][21]~q\)) ) ) ) # ( 
-- !sinstruction_IFID(22) & ( \reg_file|registers[4][21]~q\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\) # (\reg_file|registers[5][21]~q\) ) ) ) # ( sinstruction_IFID(22) & ( !\reg_file|registers[4][21]~q\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & 
-- ((\reg_file|registers[6][21]~q\))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & (\reg_file|registers[7][21]~q\)) ) ) ) # ( !sinstruction_IFID(22) & ( !\reg_file|registers[4][21]~q\ & ( (\reg_file|registers[5][21]~q\ & \sinstruction_IFID[21]~DUPLICATE_q\) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000000111100111111011101110111010000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[5][21]~q\,
	datab => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	datac => \reg_file|ALT_INV_registers[7][21]~q\,
	datad => \reg_file|ALT_INV_registers[6][21]~q\,
	datae => ALT_INV_sinstruction_IFID(22),
	dataf => \reg_file|ALT_INV_registers[4][21]~q\,
	combout => \sreaddata1_IDEX~239_combout\);

-- Location: LABCELL_X63_Y11_N57
\sreaddata1_IDEX~240\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~240_combout\ = ( \sreaddata1_IDEX~237_combout\ & ( \sreaddata1_IDEX~239_combout\ & ( (!sinstruction_IFID(24)) # ((!sinstruction_IFID(23) & ((\sreaddata1_IDEX~236_combout\))) # (sinstruction_IFID(23) & (\sreaddata1_IDEX~238_combout\))) ) ) 
-- ) # ( !\sreaddata1_IDEX~237_combout\ & ( \sreaddata1_IDEX~239_combout\ & ( (!sinstruction_IFID(23) & (((\sreaddata1_IDEX~236_combout\ & sinstruction_IFID(24))))) # (sinstruction_IFID(23) & (((!sinstruction_IFID(24))) # (\sreaddata1_IDEX~238_combout\))) ) 
-- ) ) # ( \sreaddata1_IDEX~237_combout\ & ( !\sreaddata1_IDEX~239_combout\ & ( (!sinstruction_IFID(23) & (((!sinstruction_IFID(24)) # (\sreaddata1_IDEX~236_combout\)))) # (sinstruction_IFID(23) & (\sreaddata1_IDEX~238_combout\ & ((sinstruction_IFID(24))))) 
-- ) ) ) # ( !\sreaddata1_IDEX~237_combout\ & ( !\sreaddata1_IDEX~239_combout\ & ( (sinstruction_IFID(24) & ((!sinstruction_IFID(23) & ((\sreaddata1_IDEX~236_combout\))) # (sinstruction_IFID(23) & (\sreaddata1_IDEX~238_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011011101010100001101101010101000110111111111100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(23),
	datab => \ALT_INV_sreaddata1_IDEX~238_combout\,
	datac => \ALT_INV_sreaddata1_IDEX~236_combout\,
	datad => ALT_INV_sinstruction_IFID(24),
	datae => \ALT_INV_sreaddata1_IDEX~237_combout\,
	dataf => \ALT_INV_sreaddata1_IDEX~239_combout\,
	combout => \sreaddata1_IDEX~240_combout\);

-- Location: LABCELL_X62_Y4_N9
\sreaddata1_IDEX~241\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~241_combout\ = ( \sreaddata1_IDEX~235_combout\ & ( \sreaddata1_IDEX~240_combout\ ) ) # ( !\sreaddata1_IDEX~235_combout\ & ( \sreaddata1_IDEX~240_combout\ & ( !sinstruction_IFID(25) ) ) ) # ( \sreaddata1_IDEX~235_combout\ & ( 
-- !\sreaddata1_IDEX~240_combout\ & ( sinstruction_IFID(25) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111110000111100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_sinstruction_IFID(25),
	datae => \ALT_INV_sreaddata1_IDEX~235_combout\,
	dataf => \ALT_INV_sreaddata1_IDEX~240_combout\,
	combout => \sreaddata1_IDEX~241_combout\);

-- Location: FF_X62_Y4_N10
\sreaddata1_IDEX[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sreaddata1_IDEX~241_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata1_IDEX(21));

-- Location: LABCELL_X77_Y7_N9
\alu_main|Add0~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Add0~89_sumout\ = SUM(( (!\forward|Mux3~0_combout\ & ((\forward|Mux9~1_combout\))) # (\forward|Mux3~0_combout\ & (sreaddata1_IDEX(22))) ) + ( !salucontrol_IDEX(2) $ (!\mux_alu|output[22]~46_combout\) ) + ( \alu_main|Add0~86\ ))
-- \alu_main|Add0~90\ = CARRY(( (!\forward|Mux3~0_combout\ & ((\forward|Mux9~1_combout\))) # (\forward|Mux3~0_combout\ & (sreaddata1_IDEX(22))) ) + ( !salucontrol_IDEX(2) $ (!\mux_alu|output[22]~46_combout\) ) + ( \alu_main|Add0~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011000011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux3~0_combout\,
	datab => ALT_INV_salucontrol_IDEX(2),
	datac => ALT_INV_sreaddata1_IDEX(22),
	datad => \forward|ALT_INV_Mux9~1_combout\,
	dataf => \mux_alu|ALT_INV_output[22]~46_combout\,
	cin => \alu_main|Add0~86\,
	sumout => \alu_main|Add0~89_sumout\,
	cout => \alu_main|Add0~90\);

-- Location: LABCELL_X77_Y7_N12
\alu_main|Add0~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Add0~93_sumout\ = SUM(( (!\forward|Mux3~0_combout\ & ((\forward|Mux8~1_combout\))) # (\forward|Mux3~0_combout\ & (sreaddata1_IDEX(23))) ) + ( !salucontrol_IDEX(2) $ (!\mux_alu|output[23]~47_combout\) ) + ( \alu_main|Add0~90\ ))
-- \alu_main|Add0~94\ = CARRY(( (!\forward|Mux3~0_combout\ & ((\forward|Mux8~1_combout\))) # (\forward|Mux3~0_combout\ & (sreaddata1_IDEX(23))) ) + ( !salucontrol_IDEX(2) $ (!\mux_alu|output[23]~47_combout\) ) + ( \alu_main|Add0~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011000011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux3~0_combout\,
	datab => ALT_INV_salucontrol_IDEX(2),
	datac => ALT_INV_sreaddata1_IDEX(23),
	datad => \forward|ALT_INV_Mux8~1_combout\,
	dataf => \mux_alu|ALT_INV_output[23]~47_combout\,
	cin => \alu_main|Add0~90\,
	sumout => \alu_main|Add0~93_sumout\,
	cout => \alu_main|Add0~94\);

-- Location: LABCELL_X75_Y5_N24
\alu_main|Mux23~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux23~4_combout\ = ( \forward|Mux8~0_combout\ & ( \alu_main|Add0~93_sumout\ & ( (!salucontrol_IDEX(0) & ((salucontrol_IDEX(1)) # (\mux_alu|output[23]~47_combout\))) # (salucontrol_IDEX(0) & ((!salucontrol_IDEX(1)))) ) ) ) # ( 
-- !\forward|Mux8~0_combout\ & ( \alu_main|Add0~93_sumout\ & ( (!salucontrol_IDEX(0) & ((salucontrol_IDEX(1)))) # (salucontrol_IDEX(0) & (\mux_alu|output[23]~47_combout\ & !salucontrol_IDEX(1))) ) ) ) # ( \forward|Mux8~0_combout\ & ( 
-- !\alu_main|Add0~93_sumout\ & ( (!salucontrol_IDEX(1) & ((salucontrol_IDEX(0)) # (\mux_alu|output[23]~47_combout\))) ) ) ) # ( !\forward|Mux8~0_combout\ & ( !\alu_main|Add0~93_sumout\ & ( (\mux_alu|output[23]~47_combout\ & (salucontrol_IDEX(0) & 
-- !salucontrol_IDEX(1))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000011100000111000000011100000111000111110001111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_alu|ALT_INV_output[23]~47_combout\,
	datab => ALT_INV_salucontrol_IDEX(0),
	datac => ALT_INV_salucontrol_IDEX(1),
	datae => \forward|ALT_INV_Mux8~0_combout\,
	dataf => \alu_main|ALT_INV_Add0~93_sumout\,
	combout => \alu_main|Mux23~4_combout\);

-- Location: LABCELL_X77_Y5_N12
\alu_main|ShiftRight0~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight0~28_combout\ = ( \mux_alu|output[29]~54_combout\ & ( \mux_alu|output[30]~55_combout\ & ( ((!sinstruction_IDEX(6) & ((\mux_alu|output[27]~50_combout\))) # (sinstruction_IDEX(6) & (\mux_alu|output[28]~53_combout\))) # 
-- (\sinstruction_IDEX[7]~DUPLICATE_q\) ) ) ) # ( !\mux_alu|output[29]~54_combout\ & ( \mux_alu|output[30]~55_combout\ & ( (!\sinstruction_IDEX[7]~DUPLICATE_q\ & ((!sinstruction_IDEX(6) & ((\mux_alu|output[27]~50_combout\))) # (sinstruction_IDEX(6) & 
-- (\mux_alu|output[28]~53_combout\)))) # (\sinstruction_IDEX[7]~DUPLICATE_q\ & (((sinstruction_IDEX(6))))) ) ) ) # ( \mux_alu|output[29]~54_combout\ & ( !\mux_alu|output[30]~55_combout\ & ( (!\sinstruction_IDEX[7]~DUPLICATE_q\ & ((!sinstruction_IDEX(6) & 
-- ((\mux_alu|output[27]~50_combout\))) # (sinstruction_IDEX(6) & (\mux_alu|output[28]~53_combout\)))) # (\sinstruction_IDEX[7]~DUPLICATE_q\ & (((!sinstruction_IDEX(6))))) ) ) ) # ( !\mux_alu|output[29]~54_combout\ & ( !\mux_alu|output[30]~55_combout\ & ( 
-- (!\sinstruction_IDEX[7]~DUPLICATE_q\ & ((!sinstruction_IDEX(6) & ((\mux_alu|output[27]~50_combout\))) # (sinstruction_IDEX(6) & (\mux_alu|output[28]~53_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010010100101111001000000111101001110101011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IDEX[7]~DUPLICATE_q\,
	datab => \mux_alu|ALT_INV_output[28]~53_combout\,
	datac => ALT_INV_sinstruction_IDEX(6),
	datad => \mux_alu|ALT_INV_output[27]~50_combout\,
	datae => \mux_alu|ALT_INV_output[29]~54_combout\,
	dataf => \mux_alu|ALT_INV_output[30]~55_combout\,
	combout => \alu_main|ShiftRight0~28_combout\);

-- Location: LABCELL_X77_Y5_N51
\alu_main|ShiftRight0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight0~37_combout\ = ( \sinstruction_IDEX[9]~DUPLICATE_q\ & ( (!sinstruction_IDEX(8) & \alu_main|ShiftRight0~29_combout\) ) ) # ( !\sinstruction_IDEX[9]~DUPLICATE_q\ & ( (!sinstruction_IDEX(8) & ((\alu_main|ShiftRight0~27_combout\))) # 
-- (sinstruction_IDEX(8) & (\alu_main|ShiftRight0~28_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111001000100010001000000101101011110010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IDEX(8),
	datab => \alu_main|ALT_INV_ShiftRight0~29_combout\,
	datac => \alu_main|ALT_INV_ShiftRight0~28_combout\,
	datad => \alu_main|ALT_INV_ShiftRight0~27_combout\,
	datae => \ALT_INV_sinstruction_IDEX[9]~DUPLICATE_q\,
	combout => \alu_main|ShiftRight0~37_combout\);

-- Location: LABCELL_X75_Y4_N12
\alu_main|Mux23~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux23~0_combout\ = ( \sinstruction_IDEX[9]~DUPLICATE_q\ & ( \alu_main|ShiftLeft0~24_combout\ & ( (\sinstruction_IDEX[8]~DUPLICATE_q\) # (\alu_main|ShiftLeft0~32_combout\) ) ) ) # ( !\sinstruction_IDEX[9]~DUPLICATE_q\ & ( 
-- \alu_main|ShiftLeft0~24_combout\ & ( (!\sinstruction_IDEX[8]~DUPLICATE_q\ & ((\alu_main|ShiftLeft0~41_combout\))) # (\sinstruction_IDEX[8]~DUPLICATE_q\ & (\alu_main|ShiftLeft0~37_combout\)) ) ) ) # ( \sinstruction_IDEX[9]~DUPLICATE_q\ & ( 
-- !\alu_main|ShiftLeft0~24_combout\ & ( (\alu_main|ShiftLeft0~32_combout\ & !\sinstruction_IDEX[8]~DUPLICATE_q\) ) ) ) # ( !\sinstruction_IDEX[9]~DUPLICATE_q\ & ( !\alu_main|ShiftLeft0~24_combout\ & ( (!\sinstruction_IDEX[8]~DUPLICATE_q\ & 
-- ((\alu_main|ShiftLeft0~41_combout\))) # (\sinstruction_IDEX[8]~DUPLICATE_q\ & (\alu_main|ShiftLeft0~37_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011010101010000000000001111001100110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_ShiftLeft0~32_combout\,
	datab => \alu_main|ALT_INV_ShiftLeft0~37_combout\,
	datac => \alu_main|ALT_INV_ShiftLeft0~41_combout\,
	datad => \ALT_INV_sinstruction_IDEX[8]~DUPLICATE_q\,
	datae => \ALT_INV_sinstruction_IDEX[9]~DUPLICATE_q\,
	dataf => \alu_main|ALT_INV_ShiftLeft0~24_combout\,
	combout => \alu_main|Mux23~0_combout\);

-- Location: LABCELL_X79_Y4_N30
\alu_main|ShiftLeft0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft0~17_combout\ = ( \alu_main|ShiftLeft0~16_combout\ & ( (!\sinstruction_IDEX[9]~DUPLICATE_q\ & ((!\sinstruction_IDEX[8]~DUPLICATE_q\) # (\alu_main|ShiftLeft0~7_combout\))) ) ) # ( !\alu_main|ShiftLeft0~16_combout\ & ( 
-- (!\sinstruction_IDEX[9]~DUPLICATE_q\ & (\alu_main|ShiftLeft0~7_combout\ & \sinstruction_IDEX[8]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000000101010101010000010101010101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IDEX[9]~DUPLICATE_q\,
	datac => \alu_main|ALT_INV_ShiftLeft0~7_combout\,
	datad => \ALT_INV_sinstruction_IDEX[8]~DUPLICATE_q\,
	dataf => \alu_main|ALT_INV_ShiftLeft0~16_combout\,
	combout => \alu_main|ShiftLeft0~17_combout\);

-- Location: LABCELL_X74_Y6_N33
\alu_main|ShiftRight1~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight1~27_combout\ = ( \forward|Mux31~0_combout\ & ( \forward|Mux30~0_combout\ & ( \mux_alu|output[26]~49_combout\ ) ) ) # ( !\forward|Mux31~0_combout\ & ( \forward|Mux30~0_combout\ & ( \mux_alu|output[25]~48_combout\ ) ) ) # ( 
-- \forward|Mux31~0_combout\ & ( !\forward|Mux30~0_combout\ & ( \mux_alu|output[24]~61_combout\ ) ) ) # ( !\forward|Mux31~0_combout\ & ( !\forward|Mux30~0_combout\ & ( \mux_alu|output[23]~47_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_alu|ALT_INV_output[25]~48_combout\,
	datab => \mux_alu|ALT_INV_output[24]~61_combout\,
	datac => \mux_alu|ALT_INV_output[26]~49_combout\,
	datad => \mux_alu|ALT_INV_output[23]~47_combout\,
	datae => \forward|ALT_INV_Mux31~0_combout\,
	dataf => \forward|ALT_INV_Mux30~0_combout\,
	combout => \alu_main|ShiftRight1~27_combout\);

-- Location: MLABCELL_X72_Y8_N48
\alu_main|ShiftRight1~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight1~28_combout\ = ( \forward|Mux31~0_combout\ & ( \mux_alu|output[28]~53_combout\ & ( (!\forward|Mux30~0_combout\) # (\mux_alu|output[30]~55_combout\) ) ) ) # ( !\forward|Mux31~0_combout\ & ( \mux_alu|output[28]~53_combout\ & ( 
-- (!\forward|Mux30~0_combout\ & ((\mux_alu|output[27]~50_combout\))) # (\forward|Mux30~0_combout\ & (\mux_alu|output[29]~54_combout\)) ) ) ) # ( \forward|Mux31~0_combout\ & ( !\mux_alu|output[28]~53_combout\ & ( (\mux_alu|output[30]~55_combout\ & 
-- \forward|Mux30~0_combout\) ) ) ) # ( !\forward|Mux31~0_combout\ & ( !\mux_alu|output[28]~53_combout\ & ( (!\forward|Mux30~0_combout\ & ((\mux_alu|output[27]~50_combout\))) # (\forward|Mux30~0_combout\ & (\mux_alu|output[29]~54_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101000000000000111100110011010101011111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_alu|ALT_INV_output[29]~54_combout\,
	datab => \mux_alu|ALT_INV_output[27]~50_combout\,
	datac => \mux_alu|ALT_INV_output[30]~55_combout\,
	datad => \forward|ALT_INV_Mux30~0_combout\,
	datae => \forward|ALT_INV_Mux31~0_combout\,
	dataf => \mux_alu|ALT_INV_output[28]~53_combout\,
	combout => \alu_main|ShiftRight1~28_combout\);

-- Location: LABCELL_X75_Y5_N15
\alu_main|ShiftRight1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight1~37_combout\ = ( \alu_main|ShiftRight1~28_combout\ & ( (!\forward|Mux29~0_combout\ & ((!\forward|Mux28~0_combout\ & ((\alu_main|ShiftRight1~27_combout\))) # (\forward|Mux28~0_combout\ & (\alu_main|ShiftRight1~29_combout\)))) # 
-- (\forward|Mux29~0_combout\ & (((!\forward|Mux28~0_combout\)))) ) ) # ( !\alu_main|ShiftRight1~28_combout\ & ( (!\forward|Mux29~0_combout\ & ((!\forward|Mux28~0_combout\ & ((\alu_main|ShiftRight1~27_combout\))) # (\forward|Mux28~0_combout\ & 
-- (\alu_main|ShiftRight1~29_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000100010000010100010001001011111001000100101111100100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux29~0_combout\,
	datab => \alu_main|ALT_INV_ShiftRight1~29_combout\,
	datac => \alu_main|ALT_INV_ShiftRight1~27_combout\,
	datad => \forward|ALT_INV_Mux28~0_combout\,
	dataf => \alu_main|ALT_INV_ShiftRight1~28_combout\,
	combout => \alu_main|ShiftRight1~37_combout\);

-- Location: LABCELL_X74_Y5_N0
\alu_main|Mux23~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux23~1_combout\ = ( \alu_main|ShiftLeft1~25_combout\ & ( \alu_main|ShiftLeft1~38_combout\ & ( ((!\forward|Mux28~0_combout\ & ((\alu_main|ShiftLeft1~42_combout\))) # (\forward|Mux28~0_combout\ & (\alu_main|ShiftLeft1~33_combout\))) # 
-- (\forward|Mux29~0_combout\) ) ) ) # ( !\alu_main|ShiftLeft1~25_combout\ & ( \alu_main|ShiftLeft1~38_combout\ & ( (!\forward|Mux29~0_combout\ & ((!\forward|Mux28~0_combout\ & ((\alu_main|ShiftLeft1~42_combout\))) # (\forward|Mux28~0_combout\ & 
-- (\alu_main|ShiftLeft1~33_combout\)))) # (\forward|Mux29~0_combout\ & (!\forward|Mux28~0_combout\)) ) ) ) # ( \alu_main|ShiftLeft1~25_combout\ & ( !\alu_main|ShiftLeft1~38_combout\ & ( (!\forward|Mux29~0_combout\ & ((!\forward|Mux28~0_combout\ & 
-- ((\alu_main|ShiftLeft1~42_combout\))) # (\forward|Mux28~0_combout\ & (\alu_main|ShiftLeft1~33_combout\)))) # (\forward|Mux29~0_combout\ & (\forward|Mux28~0_combout\)) ) ) ) # ( !\alu_main|ShiftLeft1~25_combout\ & ( !\alu_main|ShiftLeft1~38_combout\ & ( 
-- (!\forward|Mux29~0_combout\ & ((!\forward|Mux28~0_combout\ & ((\alu_main|ShiftLeft1~42_combout\))) # (\forward|Mux28~0_combout\ & (\alu_main|ShiftLeft1~33_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000100111001101101000110110011100101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux29~0_combout\,
	datab => \forward|ALT_INV_Mux28~0_combout\,
	datac => \alu_main|ALT_INV_ShiftLeft1~33_combout\,
	datad => \alu_main|ALT_INV_ShiftLeft1~42_combout\,
	datae => \alu_main|ALT_INV_ShiftLeft1~25_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft1~38_combout\,
	combout => \alu_main|Mux23~1_combout\);

-- Location: LABCELL_X77_Y5_N27
\alu_main|ShiftLeft1~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft1~18_combout\ = ( \alu_main|ShiftLeft1~10_combout\ & ( \alu_main|ShiftLeft1~17_combout\ & ( !\forward|Mux28~0_combout\ ) ) ) # ( !\alu_main|ShiftLeft1~10_combout\ & ( \alu_main|ShiftLeft1~17_combout\ & ( (!\forward|Mux28~0_combout\ & 
-- !\forward|Mux29~0_combout\) ) ) ) # ( \alu_main|ShiftLeft1~10_combout\ & ( !\alu_main|ShiftLeft1~17_combout\ & ( (!\forward|Mux28~0_combout\ & \forward|Mux29~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111000011110000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \forward|ALT_INV_Mux28~0_combout\,
	datad => \forward|ALT_INV_Mux29~0_combout\,
	datae => \alu_main|ALT_INV_ShiftLeft1~10_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft1~17_combout\,
	combout => \alu_main|ShiftLeft1~18_combout\);

-- Location: LABCELL_X74_Y5_N57
\alu_main|Mux23~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux23~2_combout\ = ( \alu_main|Mux23~1_combout\ & ( \alu_main|ShiftLeft1~18_combout\ & ( (!\alu_main|Mux26~3_combout\ & (\alu_main|Mux26~2_combout\)) # (\alu_main|Mux26~3_combout\ & ((!\alu_main|Mux26~2_combout\) # 
-- (\alu_main|ShiftRight1~37_combout\))) ) ) ) # ( !\alu_main|Mux23~1_combout\ & ( \alu_main|ShiftLeft1~18_combout\ & ( (\alu_main|Mux26~2_combout\ & ((!\alu_main|Mux26~3_combout\) # (\alu_main|ShiftRight1~37_combout\))) ) ) ) # ( \alu_main|Mux23~1_combout\ 
-- & ( !\alu_main|ShiftLeft1~18_combout\ & ( (\alu_main|Mux26~3_combout\ & ((!\alu_main|Mux26~2_combout\) # (\alu_main|ShiftRight1~37_combout\))) ) ) ) # ( !\alu_main|Mux23~1_combout\ & ( !\alu_main|ShiftLeft1~18_combout\ & ( (\alu_main|Mux26~3_combout\ & 
-- (\alu_main|Mux26~2_combout\ & \alu_main|ShiftRight1~37_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011001100000011001100001100000011110011110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \alu_main|ALT_INV_Mux26~3_combout\,
	datac => \alu_main|ALT_INV_Mux26~2_combout\,
	datad => \alu_main|ALT_INV_ShiftRight1~37_combout\,
	datae => \alu_main|ALT_INV_Mux23~1_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft1~18_combout\,
	combout => \alu_main|Mux23~2_combout\);

-- Location: LABCELL_X74_Y5_N24
\alu_main|Mux23~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux23~3_combout\ = ( \alu_main|ShiftLeft0~17_combout\ & ( \alu_main|Mux23~2_combout\ & ( (!\alu_main|Mux26~5_combout\ & ((!\alu_main|Mux26~4_combout\) # ((\alu_main|ShiftRight0~37_combout\)))) # (\alu_main|Mux26~5_combout\ & 
-- (((\alu_main|Mux23~0_combout\)) # (\alu_main|Mux26~4_combout\))) ) ) ) # ( !\alu_main|ShiftLeft0~17_combout\ & ( \alu_main|Mux23~2_combout\ & ( (!\alu_main|Mux26~5_combout\ & ((!\alu_main|Mux26~4_combout\) # ((\alu_main|ShiftRight0~37_combout\)))) # 
-- (\alu_main|Mux26~5_combout\ & (!\alu_main|Mux26~4_combout\ & ((\alu_main|Mux23~0_combout\)))) ) ) ) # ( \alu_main|ShiftLeft0~17_combout\ & ( !\alu_main|Mux23~2_combout\ & ( (!\alu_main|Mux26~5_combout\ & (\alu_main|Mux26~4_combout\ & 
-- (\alu_main|ShiftRight0~37_combout\))) # (\alu_main|Mux26~5_combout\ & (((\alu_main|Mux23~0_combout\)) # (\alu_main|Mux26~4_combout\))) ) ) ) # ( !\alu_main|ShiftLeft0~17_combout\ & ( !\alu_main|Mux23~2_combout\ & ( (!\alu_main|Mux26~5_combout\ & 
-- (\alu_main|Mux26~4_combout\ & (\alu_main|ShiftRight0~37_combout\))) # (\alu_main|Mux26~5_combout\ & (!\alu_main|Mux26~4_combout\ & ((\alu_main|Mux23~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000100110101011110001010110011101001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux26~5_combout\,
	datab => \alu_main|ALT_INV_Mux26~4_combout\,
	datac => \alu_main|ALT_INV_ShiftRight0~37_combout\,
	datad => \alu_main|ALT_INV_Mux23~0_combout\,
	datae => \alu_main|ALT_INV_ShiftLeft0~17_combout\,
	dataf => \alu_main|ALT_INV_Mux23~2_combout\,
	combout => \alu_main|Mux23~3_combout\);

-- Location: LABCELL_X74_Y5_N12
\alu_main|Mux23~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux23~5_combout\ = ( \alu_main|Mux26~0_combout\ & ( \alu_main|Mux23~3_combout\ & ( (!\alu_main|Mux26~1_combout\ & (!\forward|Mux8~0_combout\ & !\mux_alu|output[23]~47_combout\)) # (\alu_main|Mux26~1_combout\ & 
-- ((\mux_alu|output[23]~47_combout\))) ) ) ) # ( !\alu_main|Mux26~0_combout\ & ( \alu_main|Mux23~3_combout\ & ( (\alu_main|Mux23~4_combout\) # (\alu_main|Mux26~1_combout\) ) ) ) # ( \alu_main|Mux26~0_combout\ & ( !\alu_main|Mux23~3_combout\ & ( 
-- (!\alu_main|Mux26~1_combout\ & (!\forward|Mux8~0_combout\ & !\mux_alu|output[23]~47_combout\)) # (\alu_main|Mux26~1_combout\ & ((\mux_alu|output[23]~47_combout\))) ) ) ) # ( !\alu_main|Mux26~0_combout\ & ( !\alu_main|Mux23~3_combout\ & ( 
-- (!\alu_main|Mux26~1_combout\ & \alu_main|Mux23~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010101000000101010101110111011101111010000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux26~1_combout\,
	datab => \alu_main|ALT_INV_Mux23~4_combout\,
	datac => \forward|ALT_INV_Mux8~0_combout\,
	datad => \mux_alu|ALT_INV_output[23]~47_combout\,
	datae => \alu_main|ALT_INV_Mux26~0_combout\,
	dataf => \alu_main|ALT_INV_Mux23~3_combout\,
	combout => \alu_main|Mux23~5_combout\);

-- Location: LABCELL_X74_Y5_N21
\alu_main|Result[23]\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Result\(23) = ( \alu_main|Result\(23) & ( \alu_main|Mux23~5_combout\ ) ) # ( !\alu_main|Result\(23) & ( \alu_main|Mux23~5_combout\ & ( !\alu_main|Mux32~0_combout\ ) ) ) # ( \alu_main|Result\(23) & ( !\alu_main|Mux23~5_combout\ & ( 
-- \alu_main|Mux32~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111110000111100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \alu_main|ALT_INV_Mux32~0_combout\,
	datae => \alu_main|ALT_INV_Result\(23),
	dataf => \alu_main|ALT_INV_Mux23~5_combout\,
	combout => \alu_main|Result\(23));

-- Location: FF_X74_Y6_N53
\salumainresult_EXMEM[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \alu_main|Result\(23),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => salumainresult_EXMEM(23));

-- Location: FF_X73_Y6_N56
\salumainresult_MEMWB[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => salumainresult_EXMEM(23),
	sclr => \process_8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => salumainresult_MEMWB(23));

-- Location: FF_X78_Y10_N11
\spc_IDEX[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \spc_IDEX[23]~feeder_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_IDEX(23));

-- Location: FF_X78_Y10_N49
\spc_EXMEM[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_IDEX(23),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_EXMEM(23));

-- Location: FF_X73_Y6_N52
\spc_MEMWB[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_EXMEM(23),
	sclr => \process_8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_MEMWB(23));

-- Location: LABCELL_X77_Y6_N48
\smemreaddata_MEMWB[23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \smemreaddata_MEMWB[23]~feeder_combout\ = ( \mem|altsyncram_component|auto_generated|q_a\(23) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mem|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \smemreaddata_MEMWB[23]~feeder_combout\);

-- Location: FF_X77_Y6_N50
\smemreaddata_MEMWB[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \smemreaddata_MEMWB[23]~feeder_combout\,
	sclr => \process_8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => smemreaddata_MEMWB(23));

-- Location: LABCELL_X73_Y6_N30
\mux_jal|output[23]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_jal|output[23]~23_combout\ = ( \sjal_MEMWB~q\ & ( spc_MEMWB(23) ) ) # ( !\sjal_MEMWB~q\ & ( (!\smemtoreg_MEMWB~DUPLICATE_q\ & (salumainresult_MEMWB(23))) # (\smemtoreg_MEMWB~DUPLICATE_q\ & ((smemreaddata_MEMWB(23)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111010101010000111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salumainresult_MEMWB(23),
	datab => ALT_INV_spc_MEMWB(23),
	datac => ALT_INV_smemreaddata_MEMWB(23),
	datad => \ALT_INV_smemtoreg_MEMWB~DUPLICATE_q\,
	dataf => \ALT_INV_sjal_MEMWB~q\,
	combout => \mux_jal|output[23]~23_combout\);

-- Location: LABCELL_X74_Y6_N21
\mux_alu|output[23]~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_alu|output[23]~47_combout\ = ( !\mux_alu|output[17]~1_combout\ & ( \forward|rd2_out[0]~2_combout\ & ( (\mux_jal|output[23]~23_combout\ & !\salusrc_IDEX~DUPLICATE_q\) ) ) ) # ( \mux_alu|output[17]~1_combout\ & ( !\forward|rd2_out[0]~2_combout\ & ( 
-- (sreaddata2_IDEX(23) & !\salusrc_IDEX~DUPLICATE_q\) ) ) ) # ( !\mux_alu|output[17]~1_combout\ & ( !\forward|rd2_out[0]~2_combout\ & ( (salumainresult_EXMEM(23) & !\salusrc_IDEX~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000000011110000000001010101000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_jal|ALT_INV_output[23]~23_combout\,
	datab => ALT_INV_salumainresult_EXMEM(23),
	datac => ALT_INV_sreaddata2_IDEX(23),
	datad => \ALT_INV_salusrc_IDEX~DUPLICATE_q\,
	datae => \mux_alu|ALT_INV_output[17]~1_combout\,
	dataf => \forward|ALT_INV_rd2_out[0]~2_combout\,
	combout => \mux_alu|output[23]~47_combout\);

-- Location: LABCELL_X74_Y5_N30
\alu_main|ShiftRight0~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight0~11_combout\ = ( \mux_alu|output[24]~61_combout\ & ( \mux_alu|output[21]~45_combout\ & ( (!sinstruction_IDEX(6) & ((!\sinstruction_IDEX[7]~DUPLICATE_q\) # ((\mux_alu|output[23]~47_combout\)))) # (sinstruction_IDEX(6) & 
-- (((\mux_alu|output[22]~46_combout\)) # (\sinstruction_IDEX[7]~DUPLICATE_q\))) ) ) ) # ( !\mux_alu|output[24]~61_combout\ & ( \mux_alu|output[21]~45_combout\ & ( (!sinstruction_IDEX(6) & ((!\sinstruction_IDEX[7]~DUPLICATE_q\) # 
-- ((\mux_alu|output[23]~47_combout\)))) # (sinstruction_IDEX(6) & (!\sinstruction_IDEX[7]~DUPLICATE_q\ & (\mux_alu|output[22]~46_combout\))) ) ) ) # ( \mux_alu|output[24]~61_combout\ & ( !\mux_alu|output[21]~45_combout\ & ( (!sinstruction_IDEX(6) & 
-- (\sinstruction_IDEX[7]~DUPLICATE_q\ & ((\mux_alu|output[23]~47_combout\)))) # (sinstruction_IDEX(6) & (((\mux_alu|output[22]~46_combout\)) # (\sinstruction_IDEX[7]~DUPLICATE_q\))) ) ) ) # ( !\mux_alu|output[24]~61_combout\ & ( 
-- !\mux_alu|output[21]~45_combout\ & ( (!sinstruction_IDEX(6) & (\sinstruction_IDEX[7]~DUPLICATE_q\ & ((\mux_alu|output[23]~47_combout\)))) # (sinstruction_IDEX(6) & (!\sinstruction_IDEX[7]~DUPLICATE_q\ & (\mux_alu|output[22]~46_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000101010011011110001100101011101001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IDEX(6),
	datab => \ALT_INV_sinstruction_IDEX[7]~DUPLICATE_q\,
	datac => \mux_alu|ALT_INV_output[22]~46_combout\,
	datad => \mux_alu|ALT_INV_output[23]~47_combout\,
	datae => \mux_alu|ALT_INV_output[24]~61_combout\,
	dataf => \mux_alu|ALT_INV_output[21]~45_combout\,
	combout => \alu_main|ShiftRight0~11_combout\);

-- Location: LABCELL_X73_Y5_N48
\alu_main|ShiftRight0~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight0~10_combout\ = ( \mux_alu|output[19]~41_combout\ & ( \mux_alu|output[18]~40_combout\ & ( (!\sinstruction_IDEX[7]~DUPLICATE_q\ & (((sinstruction_IDEX(6)) # (\mux_alu|output[17]~39_combout\)))) # (\sinstruction_IDEX[7]~DUPLICATE_q\ & 
-- (((!sinstruction_IDEX(6))) # (\mux_alu|output[20]~44_combout\))) ) ) ) # ( !\mux_alu|output[19]~41_combout\ & ( \mux_alu|output[18]~40_combout\ & ( (!\sinstruction_IDEX[7]~DUPLICATE_q\ & (((sinstruction_IDEX(6)) # (\mux_alu|output[17]~39_combout\)))) # 
-- (\sinstruction_IDEX[7]~DUPLICATE_q\ & (\mux_alu|output[20]~44_combout\ & ((sinstruction_IDEX(6))))) ) ) ) # ( \mux_alu|output[19]~41_combout\ & ( !\mux_alu|output[18]~40_combout\ & ( (!\sinstruction_IDEX[7]~DUPLICATE_q\ & 
-- (((\mux_alu|output[17]~39_combout\ & !sinstruction_IDEX(6))))) # (\sinstruction_IDEX[7]~DUPLICATE_q\ & (((!sinstruction_IDEX(6))) # (\mux_alu|output[20]~44_combout\))) ) ) ) # ( !\mux_alu|output[19]~41_combout\ & ( !\mux_alu|output[18]~40_combout\ & ( 
-- (!\sinstruction_IDEX[7]~DUPLICATE_q\ & (((\mux_alu|output[17]~39_combout\ & !sinstruction_IDEX(6))))) # (\sinstruction_IDEX[7]~DUPLICATE_q\ & (\mux_alu|output[20]~44_combout\ & ((sinstruction_IDEX(6))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000010001010111110001000100001010101110110101111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IDEX[7]~DUPLICATE_q\,
	datab => \mux_alu|ALT_INV_output[20]~44_combout\,
	datac => \mux_alu|ALT_INV_output[17]~39_combout\,
	datad => ALT_INV_sinstruction_IDEX(6),
	datae => \mux_alu|ALT_INV_output[19]~41_combout\,
	dataf => \mux_alu|ALT_INV_output[18]~40_combout\,
	combout => \alu_main|ShiftRight0~10_combout\);

-- Location: LABCELL_X81_Y5_N42
\alu_main|ShiftRight0~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight0~14_combout\ = ( \alu_main|ShiftRight0~10_combout\ & ( \alu_main|ShiftRight0~13_combout\ & ( (!\sinstruction_IDEX[8]~DUPLICATE_q\ & (((!\sinstruction_IDEX[9]~DUPLICATE_q\)) # (\alu_main|ShiftRight0~12_combout\))) # 
-- (\sinstruction_IDEX[8]~DUPLICATE_q\ & (((\sinstruction_IDEX[9]~DUPLICATE_q\) # (\alu_main|ShiftRight0~11_combout\)))) ) ) ) # ( !\alu_main|ShiftRight0~10_combout\ & ( \alu_main|ShiftRight0~13_combout\ & ( (!\sinstruction_IDEX[8]~DUPLICATE_q\ & 
-- (\alu_main|ShiftRight0~12_combout\ & ((\sinstruction_IDEX[9]~DUPLICATE_q\)))) # (\sinstruction_IDEX[8]~DUPLICATE_q\ & (((\sinstruction_IDEX[9]~DUPLICATE_q\) # (\alu_main|ShiftRight0~11_combout\)))) ) ) ) # ( \alu_main|ShiftRight0~10_combout\ & ( 
-- !\alu_main|ShiftRight0~13_combout\ & ( (!\sinstruction_IDEX[8]~DUPLICATE_q\ & (((!\sinstruction_IDEX[9]~DUPLICATE_q\)) # (\alu_main|ShiftRight0~12_combout\))) # (\sinstruction_IDEX[8]~DUPLICATE_q\ & (((\alu_main|ShiftRight0~11_combout\ & 
-- !\sinstruction_IDEX[9]~DUPLICATE_q\)))) ) ) ) # ( !\alu_main|ShiftRight0~10_combout\ & ( !\alu_main|ShiftRight0~13_combout\ & ( (!\sinstruction_IDEX[8]~DUPLICATE_q\ & (\alu_main|ShiftRight0~12_combout\ & ((\sinstruction_IDEX[9]~DUPLICATE_q\)))) # 
-- (\sinstruction_IDEX[8]~DUPLICATE_q\ & (((\alu_main|ShiftRight0~11_combout\ & !\sinstruction_IDEX[9]~DUPLICATE_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000100110011110100010000000011011101111100111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_ShiftRight0~12_combout\,
	datab => \ALT_INV_sinstruction_IDEX[8]~DUPLICATE_q\,
	datac => \alu_main|ALT_INV_ShiftRight0~11_combout\,
	datad => \ALT_INV_sinstruction_IDEX[9]~DUPLICATE_q\,
	datae => \alu_main|ALT_INV_ShiftRight0~10_combout\,
	dataf => \alu_main|ALT_INV_ShiftRight0~13_combout\,
	combout => \alu_main|ShiftRight0~14_combout\);

-- Location: LABCELL_X73_Y5_N9
\alu_main|ShiftRight1~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight1~10_combout\ = ( \mux_alu|output[19]~41_combout\ & ( \mux_alu|output[18]~40_combout\ & ( (!\forward|Mux31~0_combout\ & (((\forward|Mux30~0_combout\)) # (\mux_alu|output[17]~39_combout\))) # (\forward|Mux31~0_combout\ & 
-- (((!\forward|Mux30~0_combout\) # (\mux_alu|output[20]~44_combout\)))) ) ) ) # ( !\mux_alu|output[19]~41_combout\ & ( \mux_alu|output[18]~40_combout\ & ( (!\forward|Mux31~0_combout\ & (\mux_alu|output[17]~39_combout\ & ((!\forward|Mux30~0_combout\)))) # 
-- (\forward|Mux31~0_combout\ & (((!\forward|Mux30~0_combout\) # (\mux_alu|output[20]~44_combout\)))) ) ) ) # ( \mux_alu|output[19]~41_combout\ & ( !\mux_alu|output[18]~40_combout\ & ( (!\forward|Mux31~0_combout\ & (((\forward|Mux30~0_combout\)) # 
-- (\mux_alu|output[17]~39_combout\))) # (\forward|Mux31~0_combout\ & (((\mux_alu|output[20]~44_combout\ & \forward|Mux30~0_combout\)))) ) ) ) # ( !\mux_alu|output[19]~41_combout\ & ( !\mux_alu|output[18]~40_combout\ & ( (!\forward|Mux31~0_combout\ & 
-- (\mux_alu|output[17]~39_combout\ & ((!\forward|Mux30~0_combout\)))) # (\forward|Mux31~0_combout\ & (((\mux_alu|output[20]~44_combout\ & \forward|Mux30~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000000011010001001100111101110111000000110111011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_alu|ALT_INV_output[17]~39_combout\,
	datab => \forward|ALT_INV_Mux31~0_combout\,
	datac => \mux_alu|ALT_INV_output[20]~44_combout\,
	datad => \forward|ALT_INV_Mux30~0_combout\,
	datae => \mux_alu|ALT_INV_output[19]~41_combout\,
	dataf => \mux_alu|ALT_INV_output[18]~40_combout\,
	combout => \alu_main|ShiftRight1~10_combout\);

-- Location: LABCELL_X79_Y5_N36
\alu_main|ShiftRight1~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight1~14_combout\ = ( \alu_main|ShiftRight1~12_combout\ & ( \alu_main|ShiftRight1~13_combout\ & ( ((!\forward|Mux29~0_combout\ & ((\alu_main|ShiftRight1~10_combout\))) # (\forward|Mux29~0_combout\ & (\alu_main|ShiftRight1~11_combout\))) # 
-- (\forward|Mux28~0_combout\) ) ) ) # ( !\alu_main|ShiftRight1~12_combout\ & ( \alu_main|ShiftRight1~13_combout\ & ( (!\forward|Mux28~0_combout\ & ((!\forward|Mux29~0_combout\ & ((\alu_main|ShiftRight1~10_combout\))) # (\forward|Mux29~0_combout\ & 
-- (\alu_main|ShiftRight1~11_combout\)))) # (\forward|Mux28~0_combout\ & (((\forward|Mux29~0_combout\)))) ) ) ) # ( \alu_main|ShiftRight1~12_combout\ & ( !\alu_main|ShiftRight1~13_combout\ & ( (!\forward|Mux28~0_combout\ & ((!\forward|Mux29~0_combout\ & 
-- ((\alu_main|ShiftRight1~10_combout\))) # (\forward|Mux29~0_combout\ & (\alu_main|ShiftRight1~11_combout\)))) # (\forward|Mux28~0_combout\ & (((!\forward|Mux29~0_combout\)))) ) ) ) # ( !\alu_main|ShiftRight1~12_combout\ & ( 
-- !\alu_main|ShiftRight1~13_combout\ & ( (!\forward|Mux28~0_combout\ & ((!\forward|Mux29~0_combout\ & ((\alu_main|ShiftRight1~10_combout\))) # (\forward|Mux29~0_combout\ & (\alu_main|ShiftRight1~11_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100001101001111010000000111110001110011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_ShiftRight1~11_combout\,
	datab => \forward|ALT_INV_Mux28~0_combout\,
	datac => \forward|ALT_INV_Mux29~0_combout\,
	datad => \alu_main|ALT_INV_ShiftRight1~10_combout\,
	datae => \alu_main|ALT_INV_ShiftRight1~12_combout\,
	dataf => \alu_main|ALT_INV_ShiftRight1~13_combout\,
	combout => \alu_main|ShiftRight1~14_combout\);

-- Location: MLABCELL_X78_Y9_N0
\alu_main|Mux17~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux17~1_combout\ = ( \alu_main|ShiftLeft1~36_combout\ & ( \alu_main|ShiftLeft1~29_combout\ & ( (!\forward|Mux28~0_combout\) # ((!\forward|Mux29~0_combout\ & ((\alu_main|ShiftLeft1~21_combout\))) # (\forward|Mux29~0_combout\ & 
-- (\alu_main|ShiftLeft1~13_combout\))) ) ) ) # ( !\alu_main|ShiftLeft1~36_combout\ & ( \alu_main|ShiftLeft1~29_combout\ & ( (!\forward|Mux28~0_combout\ & (((\forward|Mux29~0_combout\)))) # (\forward|Mux28~0_combout\ & ((!\forward|Mux29~0_combout\ & 
-- ((\alu_main|ShiftLeft1~21_combout\))) # (\forward|Mux29~0_combout\ & (\alu_main|ShiftLeft1~13_combout\)))) ) ) ) # ( \alu_main|ShiftLeft1~36_combout\ & ( !\alu_main|ShiftLeft1~29_combout\ & ( (!\forward|Mux28~0_combout\ & (((!\forward|Mux29~0_combout\)))) 
-- # (\forward|Mux28~0_combout\ & ((!\forward|Mux29~0_combout\ & ((\alu_main|ShiftLeft1~21_combout\))) # (\forward|Mux29~0_combout\ & (\alu_main|ShiftLeft1~13_combout\)))) ) ) ) # ( !\alu_main|ShiftLeft1~36_combout\ & ( !\alu_main|ShiftLeft1~29_combout\ & ( 
-- (\forward|Mux28~0_combout\ & ((!\forward|Mux29~0_combout\ & ((\alu_main|ShiftLeft1~21_combout\))) # (\forward|Mux29~0_combout\ & (\alu_main|ShiftLeft1~13_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101010001101000011111000100001011010110111010101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux28~0_combout\,
	datab => \alu_main|ALT_INV_ShiftLeft1~13_combout\,
	datac => \forward|ALT_INV_Mux29~0_combout\,
	datad => \alu_main|ALT_INV_ShiftLeft1~21_combout\,
	datae => \alu_main|ALT_INV_ShiftLeft1~36_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft1~29_combout\,
	combout => \alu_main|Mux17~1_combout\);

-- Location: MLABCELL_X82_Y8_N18
\alu_main|Mux17~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux17~2_combout\ = ( \alu_main|ShiftLeft1~8_combout\ & ( \alu_main|Mux17~1_combout\ & ( (!\alu_main|Mux26~2_combout\ & (((\alu_main|Mux26~3_combout\)))) # (\alu_main|Mux26~2_combout\ & ((!\alu_main|Mux26~3_combout\ & 
-- (\alu_main|ShiftLeft1~1_combout\)) # (\alu_main|Mux26~3_combout\ & ((\alu_main|ShiftRight1~14_combout\))))) ) ) ) # ( !\alu_main|ShiftLeft1~8_combout\ & ( \alu_main|Mux17~1_combout\ & ( (\alu_main|Mux26~3_combout\ & ((!\alu_main|Mux26~2_combout\) # 
-- (\alu_main|ShiftRight1~14_combout\))) ) ) ) # ( \alu_main|ShiftLeft1~8_combout\ & ( !\alu_main|Mux17~1_combout\ & ( (\alu_main|Mux26~2_combout\ & ((!\alu_main|Mux26~3_combout\ & (\alu_main|ShiftLeft1~1_combout\)) # (\alu_main|Mux26~3_combout\ & 
-- ((\alu_main|ShiftRight1~14_combout\))))) ) ) ) # ( !\alu_main|ShiftLeft1~8_combout\ & ( !\alu_main|Mux17~1_combout\ & ( (\alu_main|Mux26~2_combout\ & (\alu_main|Mux26~3_combout\ & \alu_main|ShiftRight1~14_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000100000001001100001100000011110001110000011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_ShiftLeft1~1_combout\,
	datab => \alu_main|ALT_INV_Mux26~2_combout\,
	datac => \alu_main|ALT_INV_Mux26~3_combout\,
	datad => \alu_main|ALT_INV_ShiftRight1~14_combout\,
	datae => \alu_main|ALT_INV_ShiftLeft1~8_combout\,
	dataf => \alu_main|ALT_INV_Mux17~1_combout\,
	combout => \alu_main|Mux17~2_combout\);

-- Location: MLABCELL_X82_Y8_N24
\alu_main|Mux17~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux17~3_combout\ = ( \alu_main|ShiftRight0~14_combout\ & ( \alu_main|Mux17~2_combout\ & ( (!\alu_main|Mux26~5_combout\) # ((!\alu_main|Mux26~4_combout\ & (\alu_main|Mux17~0_combout\)) # (\alu_main|Mux26~4_combout\ & 
-- ((\alu_main|ShiftLeft0~5_combout\)))) ) ) ) # ( !\alu_main|ShiftRight0~14_combout\ & ( \alu_main|Mux17~2_combout\ & ( (!\alu_main|Mux26~4_combout\ & ((!\alu_main|Mux26~5_combout\) # ((\alu_main|Mux17~0_combout\)))) # (\alu_main|Mux26~4_combout\ & 
-- (\alu_main|Mux26~5_combout\ & ((\alu_main|ShiftLeft0~5_combout\)))) ) ) ) # ( \alu_main|ShiftRight0~14_combout\ & ( !\alu_main|Mux17~2_combout\ & ( (!\alu_main|Mux26~4_combout\ & (\alu_main|Mux26~5_combout\ & (\alu_main|Mux17~0_combout\))) # 
-- (\alu_main|Mux26~4_combout\ & ((!\alu_main|Mux26~5_combout\) # ((\alu_main|ShiftLeft0~5_combout\)))) ) ) ) # ( !\alu_main|ShiftRight0~14_combout\ & ( !\alu_main|Mux17~2_combout\ & ( (\alu_main|Mux26~5_combout\ & ((!\alu_main|Mux26~4_combout\ & 
-- (\alu_main|Mux17~0_combout\)) # (\alu_main|Mux26~4_combout\ & ((\alu_main|ShiftLeft0~5_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux26~4_combout\,
	datab => \alu_main|ALT_INV_Mux26~5_combout\,
	datac => \alu_main|ALT_INV_Mux17~0_combout\,
	datad => \alu_main|ALT_INV_ShiftLeft0~5_combout\,
	datae => \alu_main|ALT_INV_ShiftRight0~14_combout\,
	dataf => \alu_main|ALT_INV_Mux17~2_combout\,
	combout => \alu_main|Mux17~3_combout\);

-- Location: MLABCELL_X82_Y8_N54
\alu_main|Mux17~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux17~5_combout\ = ( \forward|Mux14~0_combout\ & ( \alu_main|Mux17~3_combout\ & ( (!\alu_main|Mux26~1_combout\ & (\alu_main|Mux17~4_combout\ & (!\alu_main|Mux26~0_combout\))) # (\alu_main|Mux26~1_combout\ & (((!\alu_main|Mux26~0_combout\) # 
-- (\mux_alu|output[17]~39_combout\)))) ) ) ) # ( !\forward|Mux14~0_combout\ & ( \alu_main|Mux17~3_combout\ & ( (!\alu_main|Mux26~0_combout\ & (((\alu_main|Mux17~4_combout\)) # (\alu_main|Mux26~1_combout\))) # (\alu_main|Mux26~0_combout\ & 
-- (!\alu_main|Mux26~1_combout\ $ (((\mux_alu|output[17]~39_combout\))))) ) ) ) # ( \forward|Mux14~0_combout\ & ( !\alu_main|Mux17~3_combout\ & ( (!\alu_main|Mux26~1_combout\ & (\alu_main|Mux17~4_combout\ & (!\alu_main|Mux26~0_combout\))) # 
-- (\alu_main|Mux26~1_combout\ & (((\alu_main|Mux26~0_combout\ & \mux_alu|output[17]~39_combout\)))) ) ) ) # ( !\forward|Mux14~0_combout\ & ( !\alu_main|Mux17~3_combout\ & ( (!\alu_main|Mux26~0_combout\ & (!\alu_main|Mux26~1_combout\ & 
-- (\alu_main|Mux17~4_combout\))) # (\alu_main|Mux26~0_combout\ & (!\alu_main|Mux26~1_combout\ $ (((\mux_alu|output[17]~39_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010101000100101001000000010010101111010011101010111000001110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux26~1_combout\,
	datab => \alu_main|ALT_INV_Mux17~4_combout\,
	datac => \alu_main|ALT_INV_Mux26~0_combout\,
	datad => \mux_alu|ALT_INV_output[17]~39_combout\,
	datae => \forward|ALT_INV_Mux14~0_combout\,
	dataf => \alu_main|ALT_INV_Mux17~3_combout\,
	combout => \alu_main|Mux17~5_combout\);

-- Location: MLABCELL_X82_Y8_N36
\alu_main|Result[17]\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Result\(17) = ( \alu_main|Mux17~5_combout\ & ( (!\alu_main|Mux32~0_combout\) # (\alu_main|Result\(17)) ) ) # ( !\alu_main|Mux17~5_combout\ & ( (\alu_main|Result\(17) & \alu_main|Mux32~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \alu_main|ALT_INV_Result\(17),
	datad => \alu_main|ALT_INV_Mux32~0_combout\,
	dataf => \alu_main|ALT_INV_Mux17~5_combout\,
	combout => \alu_main|Result\(17));

-- Location: FF_X82_Y8_N17
\salumainresult_EXMEM[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \alu_main|Result\(17),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => salumainresult_EXMEM(17));

-- Location: FF_X74_Y9_N2
\salumainresult_MEMWB[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => salumainresult_EXMEM(17),
	sclr => \process_8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => salumainresult_MEMWB(17));

-- Location: FF_X75_Y7_N46
\smemreaddata_MEMWB[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \mem|altsyncram_component|auto_generated|q_a\(17),
	sclr => \process_8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => smemreaddata_MEMWB(17));

-- Location: FF_X78_Y12_N20
\spc_IDEX[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_IFID(17),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_IDEX(17));

-- Location: FF_X78_Y12_N22
\spc_EXMEM[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_IDEX(17),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_EXMEM(17));

-- Location: FF_X74_Y12_N38
\spc_MEMWB[17]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_EXMEM(17),
	sclr => \process_8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spc_MEMWB[17]~DUPLICATE_q\);

-- Location: LABCELL_X73_Y10_N24
\mux_jal|output[17]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_jal|output[17]~17_combout\ = ( smemreaddata_MEMWB(17) & ( \spc_MEMWB[17]~DUPLICATE_q\ & ( ((salumainresult_MEMWB(17)) # (\smemtoreg_MEMWB~q\)) # (\sjal_MEMWB~q\) ) ) ) # ( !smemreaddata_MEMWB(17) & ( \spc_MEMWB[17]~DUPLICATE_q\ & ( 
-- ((!\smemtoreg_MEMWB~q\ & salumainresult_MEMWB(17))) # (\sjal_MEMWB~q\) ) ) ) # ( smemreaddata_MEMWB(17) & ( !\spc_MEMWB[17]~DUPLICATE_q\ & ( (!\sjal_MEMWB~q\ & ((salumainresult_MEMWB(17)) # (\smemtoreg_MEMWB~q\))) ) ) ) # ( !smemreaddata_MEMWB(17) & ( 
-- !\spc_MEMWB[17]~DUPLICATE_q\ & ( (!\sjal_MEMWB~q\ & (!\smemtoreg_MEMWB~q\ & salumainresult_MEMWB(17))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011000000000011001100110000110011111100110011111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_sjal_MEMWB~q\,
	datac => \ALT_INV_smemtoreg_MEMWB~q\,
	datad => ALT_INV_salumainresult_MEMWB(17),
	datae => ALT_INV_smemreaddata_MEMWB(17),
	dataf => \ALT_INV_spc_MEMWB[17]~DUPLICATE_q\,
	combout => \mux_jal|output[17]~17_combout\);

-- Location: FF_X66_Y10_N56
\reg_file|registers[2][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[17]~17_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[2][17]~q\);

-- Location: LABCELL_X66_Y10_N33
\sreaddata2_IDEX~193\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~193_combout\ = ( sinstruction_IFID(16) & ( \reg_file|registers[1][17]~q\ & ( (!sinstruction_IFID(17)) # (\reg_file|registers[3][17]~q\) ) ) ) # ( !sinstruction_IFID(16) & ( \reg_file|registers[1][17]~q\ & ( (!sinstruction_IFID(17) & 
-- ((\reg_file|registers[0][17]~q\))) # (sinstruction_IFID(17) & (\reg_file|registers[2][17]~q\)) ) ) ) # ( sinstruction_IFID(16) & ( !\reg_file|registers[1][17]~q\ & ( (sinstruction_IFID(17) & \reg_file|registers[3][17]~q\) ) ) ) # ( !sinstruction_IFID(16) 
-- & ( !\reg_file|registers[1][17]~q\ & ( (!sinstruction_IFID(17) & ((\reg_file|registers[0][17]~q\))) # (sinstruction_IFID(17) & (\reg_file|registers[2][17]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101000000000000111100110101001101011111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[2][17]~q\,
	datab => \reg_file|ALT_INV_registers[0][17]~q\,
	datac => ALT_INV_sinstruction_IFID(17),
	datad => \reg_file|ALT_INV_registers[3][17]~q\,
	datae => ALT_INV_sinstruction_IFID(16),
	dataf => \reg_file|ALT_INV_registers[1][17]~q\,
	combout => \sreaddata2_IDEX~193_combout\);

-- Location: LABCELL_X60_Y10_N3
\sreaddata2_IDEX~194\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~194_combout\ = ( \reg_file|registers[14][17]~q\ & ( \reg_file|registers[13][17]~q\ & ( (!sinstruction_IFID(17) & (((sinstruction_IFID(16))) # (\reg_file|registers[12][17]~q\))) # (sinstruction_IFID(17) & (((!sinstruction_IFID(16)) # 
-- (\reg_file|registers[15][17]~q\)))) ) ) ) # ( !\reg_file|registers[14][17]~q\ & ( \reg_file|registers[13][17]~q\ & ( (!sinstruction_IFID(17) & (((sinstruction_IFID(16))) # (\reg_file|registers[12][17]~q\))) # (sinstruction_IFID(17) & 
-- (((\reg_file|registers[15][17]~q\ & sinstruction_IFID(16))))) ) ) ) # ( \reg_file|registers[14][17]~q\ & ( !\reg_file|registers[13][17]~q\ & ( (!sinstruction_IFID(17) & (\reg_file|registers[12][17]~q\ & ((!sinstruction_IFID(16))))) # 
-- (sinstruction_IFID(17) & (((!sinstruction_IFID(16)) # (\reg_file|registers[15][17]~q\)))) ) ) ) # ( !\reg_file|registers[14][17]~q\ & ( !\reg_file|registers[13][17]~q\ & ( (!sinstruction_IFID(17) & (\reg_file|registers[12][17]~q\ & 
-- ((!sinstruction_IFID(16))))) # (sinstruction_IFID(17) & (((\reg_file|registers[15][17]~q\ & sinstruction_IFID(16))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000011010111110000001101010000111100110101111111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[12][17]~q\,
	datab => \reg_file|ALT_INV_registers[15][17]~q\,
	datac => ALT_INV_sinstruction_IFID(17),
	datad => ALT_INV_sinstruction_IFID(16),
	datae => \reg_file|ALT_INV_registers[14][17]~q\,
	dataf => \reg_file|ALT_INV_registers[13][17]~q\,
	combout => \sreaddata2_IDEX~194_combout\);

-- Location: FF_X64_Y9_N8
\reg_file|registers[9][17]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[17]~17_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[9][17]~DUPLICATE_q\);

-- Location: FF_X63_Y9_N49
\reg_file|registers[11][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[17]~17_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[11][17]~q\);

-- Location: LABCELL_X64_Y9_N27
\sreaddata2_IDEX~192\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~192_combout\ = ( sinstruction_IFID(16) & ( sinstruction_IFID(17) & ( \reg_file|registers[11][17]~q\ ) ) ) # ( !sinstruction_IFID(16) & ( sinstruction_IFID(17) & ( \reg_file|registers[10][17]~q\ ) ) ) # ( sinstruction_IFID(16) & ( 
-- !sinstruction_IFID(17) & ( \reg_file|registers[9][17]~DUPLICATE_q\ ) ) ) # ( !sinstruction_IFID(16) & ( !sinstruction_IFID(17) & ( \reg_file|registers[8][17]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[10][17]~q\,
	datab => \reg_file|ALT_INV_registers[9][17]~DUPLICATE_q\,
	datac => \reg_file|ALT_INV_registers[8][17]~q\,
	datad => \reg_file|ALT_INV_registers[11][17]~q\,
	datae => ALT_INV_sinstruction_IFID(16),
	dataf => ALT_INV_sinstruction_IFID(17),
	combout => \sreaddata2_IDEX~192_combout\);

-- Location: FF_X74_Y10_N41
\reg_file|registers[7][17]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[17]~17_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[7][17]~DUPLICATE_q\);

-- Location: FF_X73_Y10_N23
\reg_file|registers[4][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[17]~17_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[4][17]~q\);

-- Location: LABCELL_X73_Y10_N18
\sreaddata2_IDEX~195\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~195_combout\ = ( sinstruction_IFID(16) & ( \reg_file|registers[6][17]~q\ & ( (!sinstruction_IFID(17) & ((\reg_file|registers[5][17]~q\))) # (sinstruction_IFID(17) & (\reg_file|registers[7][17]~DUPLICATE_q\)) ) ) ) # ( 
-- !sinstruction_IFID(16) & ( \reg_file|registers[6][17]~q\ & ( (sinstruction_IFID(17)) # (\reg_file|registers[4][17]~q\) ) ) ) # ( sinstruction_IFID(16) & ( !\reg_file|registers[6][17]~q\ & ( (!sinstruction_IFID(17) & ((\reg_file|registers[5][17]~q\))) # 
-- (sinstruction_IFID(17) & (\reg_file|registers[7][17]~DUPLICATE_q\)) ) ) ) # ( !sinstruction_IFID(16) & ( !\reg_file|registers[6][17]~q\ & ( (\reg_file|registers[4][17]~q\ & !sinstruction_IFID(17)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000001100110101010100001111111111110011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[7][17]~DUPLICATE_q\,
	datab => \reg_file|ALT_INV_registers[5][17]~q\,
	datac => \reg_file|ALT_INV_registers[4][17]~q\,
	datad => ALT_INV_sinstruction_IFID(17),
	datae => ALT_INV_sinstruction_IFID(16),
	dataf => \reg_file|ALT_INV_registers[6][17]~q\,
	combout => \sreaddata2_IDEX~195_combout\);

-- Location: LABCELL_X63_Y10_N15
\sreaddata2_IDEX~196\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~196_combout\ = ( \sreaddata2_IDEX~192_combout\ & ( \sreaddata2_IDEX~195_combout\ & ( (!sinstruction_IFID(18) & (((sinstruction_IFID(19))) # (\sreaddata2_IDEX~193_combout\))) # (sinstruction_IFID(18) & (((!sinstruction_IFID(19)) # 
-- (\sreaddata2_IDEX~194_combout\)))) ) ) ) # ( !\sreaddata2_IDEX~192_combout\ & ( \sreaddata2_IDEX~195_combout\ & ( (!sinstruction_IFID(18) & (\sreaddata2_IDEX~193_combout\ & (!sinstruction_IFID(19)))) # (sinstruction_IFID(18) & (((!sinstruction_IFID(19)) # 
-- (\sreaddata2_IDEX~194_combout\)))) ) ) ) # ( \sreaddata2_IDEX~192_combout\ & ( !\sreaddata2_IDEX~195_combout\ & ( (!sinstruction_IFID(18) & (((sinstruction_IFID(19))) # (\sreaddata2_IDEX~193_combout\))) # (sinstruction_IFID(18) & (((sinstruction_IFID(19) 
-- & \sreaddata2_IDEX~194_combout\)))) ) ) ) # ( !\sreaddata2_IDEX~192_combout\ & ( !\sreaddata2_IDEX~195_combout\ & ( (!sinstruction_IFID(18) & (\sreaddata2_IDEX~193_combout\ & (!sinstruction_IFID(19)))) # (sinstruction_IFID(18) & (((sinstruction_IFID(19) & 
-- \sreaddata2_IDEX~194_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000011010011000100111101110000011100110111110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sreaddata2_IDEX~193_combout\,
	datab => ALT_INV_sinstruction_IFID(18),
	datac => ALT_INV_sinstruction_IFID(19),
	datad => \ALT_INV_sreaddata2_IDEX~194_combout\,
	datae => \ALT_INV_sreaddata2_IDEX~192_combout\,
	dataf => \ALT_INV_sreaddata2_IDEX~195_combout\,
	combout => \sreaddata2_IDEX~196_combout\);

-- Location: LABCELL_X61_Y6_N24
\sreaddata2_IDEX~187\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~187_combout\ = ( \reg_file|registers[16][17]~q\ & ( \reg_file|registers[28][17]~q\ & ( (!sinstruction_IFID(19) & (((!sinstruction_IFID(18)) # (\reg_file|registers[20][17]~q\)))) # (sinstruction_IFID(19) & (((sinstruction_IFID(18))) # 
-- (\reg_file|registers[24][17]~q\))) ) ) ) # ( !\reg_file|registers[16][17]~q\ & ( \reg_file|registers[28][17]~q\ & ( (!sinstruction_IFID(19) & (((sinstruction_IFID(18) & \reg_file|registers[20][17]~q\)))) # (sinstruction_IFID(19) & 
-- (((sinstruction_IFID(18))) # (\reg_file|registers[24][17]~q\))) ) ) ) # ( \reg_file|registers[16][17]~q\ & ( !\reg_file|registers[28][17]~q\ & ( (!sinstruction_IFID(19) & (((!sinstruction_IFID(18)) # (\reg_file|registers[20][17]~q\)))) # 
-- (sinstruction_IFID(19) & (\reg_file|registers[24][17]~q\ & (!sinstruction_IFID(18)))) ) ) ) # ( !\reg_file|registers[16][17]~q\ & ( !\reg_file|registers[28][17]~q\ & ( (!sinstruction_IFID(19) & (((sinstruction_IFID(18) & \reg_file|registers[20][17]~q\)))) 
-- # (sinstruction_IFID(19) & (\reg_file|registers[24][17]~q\ & (!sinstruction_IFID(18)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011010101100001011101000010101000111111011010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(19),
	datab => \reg_file|ALT_INV_registers[24][17]~q\,
	datac => ALT_INV_sinstruction_IFID(18),
	datad => \reg_file|ALT_INV_registers[20][17]~q\,
	datae => \reg_file|ALT_INV_registers[16][17]~q\,
	dataf => \reg_file|ALT_INV_registers[28][17]~q\,
	combout => \sreaddata2_IDEX~187_combout\);

-- Location: LABCELL_X63_Y7_N48
\sreaddata2_IDEX~188\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~188_combout\ = ( sinstruction_IFID(18) & ( \reg_file|registers[29][17]~q\ & ( (sinstruction_IFID(19)) # (\reg_file|registers[21][17]~q\) ) ) ) # ( !sinstruction_IFID(18) & ( \reg_file|registers[29][17]~q\ & ( (!sinstruction_IFID(19) & 
-- ((\reg_file|registers[17][17]~q\))) # (sinstruction_IFID(19) & (\reg_file|registers[25][17]~q\)) ) ) ) # ( sinstruction_IFID(18) & ( !\reg_file|registers[29][17]~q\ & ( (\reg_file|registers[21][17]~q\ & !sinstruction_IFID(19)) ) ) ) # ( 
-- !sinstruction_IFID(18) & ( !\reg_file|registers[29][17]~q\ & ( (!sinstruction_IFID(19) & ((\reg_file|registers[17][17]~q\))) # (sinstruction_IFID(19) & (\reg_file|registers[25][17]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011010100000101000000000011111100110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[21][17]~q\,
	datab => \reg_file|ALT_INV_registers[25][17]~q\,
	datac => ALT_INV_sinstruction_IFID(19),
	datad => \reg_file|ALT_INV_registers[17][17]~q\,
	datae => ALT_INV_sinstruction_IFID(18),
	dataf => \reg_file|ALT_INV_registers[29][17]~q\,
	combout => \sreaddata2_IDEX~188_combout\);

-- Location: MLABCELL_X59_Y7_N27
\sreaddata2_IDEX~190\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~190_combout\ = ( \reg_file|registers[27][17]~q\ & ( \reg_file|registers[19][17]~q\ & ( (!sinstruction_IFID(18)) # ((!sinstruction_IFID(19) & ((\reg_file|registers[23][17]~q\))) # (sinstruction_IFID(19) & (\reg_file|registers[31][17]~q\))) 
-- ) ) ) # ( !\reg_file|registers[27][17]~q\ & ( \reg_file|registers[19][17]~q\ & ( (!sinstruction_IFID(19) & ((!sinstruction_IFID(18)) # ((\reg_file|registers[23][17]~q\)))) # (sinstruction_IFID(19) & (sinstruction_IFID(18) & 
-- (\reg_file|registers[31][17]~q\))) ) ) ) # ( \reg_file|registers[27][17]~q\ & ( !\reg_file|registers[19][17]~q\ & ( (!sinstruction_IFID(19) & (sinstruction_IFID(18) & ((\reg_file|registers[23][17]~q\)))) # (sinstruction_IFID(19) & 
-- ((!sinstruction_IFID(18)) # ((\reg_file|registers[31][17]~q\)))) ) ) ) # ( !\reg_file|registers[27][17]~q\ & ( !\reg_file|registers[19][17]~q\ & ( (sinstruction_IFID(18) & ((!sinstruction_IFID(19) & ((\reg_file|registers[23][17]~q\))) # 
-- (sinstruction_IFID(19) & (\reg_file|registers[31][17]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011010001010110011110001001101010111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(19),
	datab => ALT_INV_sinstruction_IFID(18),
	datac => \reg_file|ALT_INV_registers[31][17]~q\,
	datad => \reg_file|ALT_INV_registers[23][17]~q\,
	datae => \reg_file|ALT_INV_registers[27][17]~q\,
	dataf => \reg_file|ALT_INV_registers[19][17]~q\,
	combout => \sreaddata2_IDEX~190_combout\);

-- Location: LABCELL_X70_Y13_N12
\sreaddata2_IDEX~189\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~189_combout\ = ( sinstruction_IFID(19) & ( \reg_file|registers[26][17]~q\ & ( (!\sinstruction_IFID[18]~DUPLICATE_q\) # (\reg_file|registers[30][17]~q\) ) ) ) # ( !sinstruction_IFID(19) & ( \reg_file|registers[26][17]~q\ & ( 
-- (!\sinstruction_IFID[18]~DUPLICATE_q\ & ((\reg_file|registers[18][17]~q\))) # (\sinstruction_IFID[18]~DUPLICATE_q\ & (\reg_file|registers[22][17]~q\)) ) ) ) # ( sinstruction_IFID(19) & ( !\reg_file|registers[26][17]~q\ & ( (\reg_file|registers[30][17]~q\ 
-- & \sinstruction_IFID[18]~DUPLICATE_q\) ) ) ) # ( !sinstruction_IFID(19) & ( !\reg_file|registers[26][17]~q\ & ( (!\sinstruction_IFID[18]~DUPLICATE_q\ & ((\reg_file|registers[18][17]~q\))) # (\sinstruction_IFID[18]~DUPLICATE_q\ & 
-- (\reg_file|registers[22][17]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000001010000010100000011111100111111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[30][17]~q\,
	datab => \reg_file|ALT_INV_registers[22][17]~q\,
	datac => \ALT_INV_sinstruction_IFID[18]~DUPLICATE_q\,
	datad => \reg_file|ALT_INV_registers[18][17]~q\,
	datae => ALT_INV_sinstruction_IFID(19),
	dataf => \reg_file|ALT_INV_registers[26][17]~q\,
	combout => \sreaddata2_IDEX~189_combout\);

-- Location: LABCELL_X63_Y7_N18
\sreaddata2_IDEX~191\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~191_combout\ = ( sinstruction_IFID(16) & ( \sreaddata2_IDEX~189_combout\ & ( (!sinstruction_IFID(17) & (\sreaddata2_IDEX~188_combout\)) # (sinstruction_IFID(17) & ((\sreaddata2_IDEX~190_combout\))) ) ) ) # ( !sinstruction_IFID(16) & ( 
-- \sreaddata2_IDEX~189_combout\ & ( (\sreaddata2_IDEX~187_combout\) # (sinstruction_IFID(17)) ) ) ) # ( sinstruction_IFID(16) & ( !\sreaddata2_IDEX~189_combout\ & ( (!sinstruction_IFID(17) & (\sreaddata2_IDEX~188_combout\)) # (sinstruction_IFID(17) & 
-- ((\sreaddata2_IDEX~190_combout\))) ) ) ) # ( !sinstruction_IFID(16) & ( !\sreaddata2_IDEX~189_combout\ & ( (!sinstruction_IFID(17) & \sreaddata2_IDEX~187_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010000010100101111101110111011101110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(17),
	datab => \ALT_INV_sreaddata2_IDEX~187_combout\,
	datac => \ALT_INV_sreaddata2_IDEX~188_combout\,
	datad => \ALT_INV_sreaddata2_IDEX~190_combout\,
	datae => ALT_INV_sinstruction_IFID(16),
	dataf => \ALT_INV_sreaddata2_IDEX~189_combout\,
	combout => \sreaddata2_IDEX~191_combout\);

-- Location: LABCELL_X63_Y7_N0
\sreaddata2_IDEX~197\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~197_combout\ = ( \sreaddata2_IDEX~196_combout\ & ( \sreaddata2_IDEX~191_combout\ ) ) # ( !\sreaddata2_IDEX~196_combout\ & ( \sreaddata2_IDEX~191_combout\ & ( \sinstruction_IFID[20]~DUPLICATE_q\ ) ) ) # ( \sreaddata2_IDEX~196_combout\ & ( 
-- !\sreaddata2_IDEX~191_combout\ & ( !\sinstruction_IFID[20]~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_sinstruction_IFID[20]~DUPLICATE_q\,
	datae => \ALT_INV_sreaddata2_IDEX~196_combout\,
	dataf => \ALT_INV_sreaddata2_IDEX~191_combout\,
	combout => \sreaddata2_IDEX~197_combout\);

-- Location: FF_X63_Y7_N1
\sreaddata2_IDEX[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sreaddata2_IDEX~197_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata2_IDEX(17));

-- Location: FF_X63_Y7_N19
\sreaddata2_EXMEM[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => sreaddata2_IDEX(17),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata2_EXMEM(17));

-- Location: FF_X74_Y9_N41
\smemreaddata_MEMWB[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \mem|altsyncram_component|auto_generated|q_a\(22),
	sclr => \process_8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => smemreaddata_MEMWB(22));

-- Location: FF_X79_Y11_N28
\spc_IDEX[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_IFID(22),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_IDEX(22));

-- Location: LABCELL_X80_Y13_N57
\spc_EXMEM[22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \spc_EXMEM[22]~feeder_combout\ = ( spc_IDEX(22) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_spc_IDEX(22),
	combout => \spc_EXMEM[22]~feeder_combout\);

-- Location: FF_X80_Y13_N59
\spc_EXMEM[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \spc_EXMEM[22]~feeder_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_EXMEM(22));

-- Location: LABCELL_X74_Y13_N24
\spc_MEMWB[22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \spc_MEMWB[22]~feeder_combout\ = ( spc_EXMEM(22) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_spc_EXMEM(22),
	combout => \spc_MEMWB[22]~feeder_combout\);

-- Location: FF_X74_Y13_N26
\spc_MEMWB[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \spc_MEMWB[22]~feeder_combout\,
	sclr => \process_8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_MEMWB(22));

-- Location: LABCELL_X74_Y9_N24
\mux_jal|output[22]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_jal|output[22]~22_combout\ = ( spc_MEMWB(22) & ( ((!\smemtoreg_MEMWB~DUPLICATE_q\ & (salumainresult_MEMWB(22))) # (\smemtoreg_MEMWB~DUPLICATE_q\ & ((smemreaddata_MEMWB(22))))) # (\sjal_MEMWB~q\) ) ) # ( !spc_MEMWB(22) & ( (!\sjal_MEMWB~q\ & 
-- ((!\smemtoreg_MEMWB~DUPLICATE_q\ & (salumainresult_MEMWB(22))) # (\smemtoreg_MEMWB~DUPLICATE_q\ & ((smemreaddata_MEMWB(22)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001100000000010100110000000001010011111111110101001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salumainresult_MEMWB(22),
	datab => ALT_INV_smemreaddata_MEMWB(22),
	datac => \ALT_INV_smemtoreg_MEMWB~DUPLICATE_q\,
	datad => \ALT_INV_sjal_MEMWB~q\,
	dataf => ALT_INV_spc_MEMWB(22),
	combout => \mux_jal|output[22]~22_combout\);

-- Location: FF_X61_Y8_N5
\reg_file|registers[3][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[22]~22_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[3][22]~q\);

-- Location: LABCELL_X61_Y8_N0
\sreaddata1_IDEX~248\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~248_combout\ = ( \reg_file|registers[2][22]~q\ & ( \reg_file|registers[0][22]~q\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\) # ((!sinstruction_IFID(22) & ((\reg_file|registers[1][22]~q\))) # (sinstruction_IFID(22) & 
-- (\reg_file|registers[3][22]~q\))) ) ) ) # ( !\reg_file|registers[2][22]~q\ & ( \reg_file|registers[0][22]~q\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & (((!sinstruction_IFID(22))))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & ((!sinstruction_IFID(22) & 
-- ((\reg_file|registers[1][22]~q\))) # (sinstruction_IFID(22) & (\reg_file|registers[3][22]~q\)))) ) ) ) # ( \reg_file|registers[2][22]~q\ & ( !\reg_file|registers[0][22]~q\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & (((sinstruction_IFID(22))))) # 
-- (\sinstruction_IFID[21]~DUPLICATE_q\ & ((!sinstruction_IFID(22) & ((\reg_file|registers[1][22]~q\))) # (sinstruction_IFID(22) & (\reg_file|registers[3][22]~q\)))) ) ) ) # ( !\reg_file|registers[2][22]~q\ & ( !\reg_file|registers[0][22]~q\ & ( 
-- (\sinstruction_IFID[21]~DUPLICATE_q\ & ((!sinstruction_IFID(22) & ((\reg_file|registers[1][22]~q\))) # (sinstruction_IFID(22) & (\reg_file|registers[3][22]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110001000011010011110111000001111100011100110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[3][22]~q\,
	datab => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	datac => ALT_INV_sinstruction_IFID(22),
	datad => \reg_file|ALT_INV_registers[1][22]~q\,
	datae => \reg_file|ALT_INV_registers[2][22]~q\,
	dataf => \reg_file|ALT_INV_registers[0][22]~q\,
	combout => \sreaddata1_IDEX~248_combout\);

-- Location: LABCELL_X64_Y7_N33
\sreaddata1_IDEX~247\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~247_combout\ = ( \reg_file|registers[11][22]~q\ & ( \reg_file|registers[8][22]~q\ & ( (!sinstruction_IFID(22) & (((!\sinstruction_IFID[21]~DUPLICATE_q\) # (\reg_file|registers[9][22]~q\)))) # (sinstruction_IFID(22) & 
-- (((\sinstruction_IFID[21]~DUPLICATE_q\)) # (\reg_file|registers[10][22]~q\))) ) ) ) # ( !\reg_file|registers[11][22]~q\ & ( \reg_file|registers[8][22]~q\ & ( (!sinstruction_IFID(22) & (((!\sinstruction_IFID[21]~DUPLICATE_q\) # 
-- (\reg_file|registers[9][22]~q\)))) # (sinstruction_IFID(22) & (\reg_file|registers[10][22]~q\ & ((!\sinstruction_IFID[21]~DUPLICATE_q\)))) ) ) ) # ( \reg_file|registers[11][22]~q\ & ( !\reg_file|registers[8][22]~q\ & ( (!sinstruction_IFID(22) & 
-- (((\reg_file|registers[9][22]~q\ & \sinstruction_IFID[21]~DUPLICATE_q\)))) # (sinstruction_IFID(22) & (((\sinstruction_IFID[21]~DUPLICATE_q\)) # (\reg_file|registers[10][22]~q\))) ) ) ) # ( !\reg_file|registers[11][22]~q\ & ( 
-- !\reg_file|registers[8][22]~q\ & ( (!sinstruction_IFID(22) & (((\reg_file|registers[9][22]~q\ & \sinstruction_IFID[21]~DUPLICATE_q\)))) # (sinstruction_IFID(22) & (\reg_file|registers[10][22]~q\ & ((!\sinstruction_IFID[21]~DUPLICATE_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001010000100010101111110111011000010101011101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(22),
	datab => \reg_file|ALT_INV_registers[10][22]~q\,
	datac => \reg_file|ALT_INV_registers[9][22]~q\,
	datad => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	datae => \reg_file|ALT_INV_registers[11][22]~q\,
	dataf => \reg_file|ALT_INV_registers[8][22]~q\,
	combout => \sreaddata1_IDEX~247_combout\);

-- Location: LABCELL_X60_Y9_N48
\sreaddata1_IDEX~250\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~250_combout\ = ( \reg_file|registers[6][22]~q\ & ( \reg_file|registers[7][22]~q\ & ( ((!\sinstruction_IFID[21]~DUPLICATE_q\ & (\reg_file|registers[4][22]~q\)) # (\sinstruction_IFID[21]~DUPLICATE_q\ & ((\reg_file|registers[5][22]~q\)))) # 
-- (sinstruction_IFID(22)) ) ) ) # ( !\reg_file|registers[6][22]~q\ & ( \reg_file|registers[7][22]~q\ & ( (!sinstruction_IFID(22) & ((!\sinstruction_IFID[21]~DUPLICATE_q\ & (\reg_file|registers[4][22]~q\)) # (\sinstruction_IFID[21]~DUPLICATE_q\ & 
-- ((\reg_file|registers[5][22]~q\))))) # (sinstruction_IFID(22) & (\sinstruction_IFID[21]~DUPLICATE_q\)) ) ) ) # ( \reg_file|registers[6][22]~q\ & ( !\reg_file|registers[7][22]~q\ & ( (!sinstruction_IFID(22) & ((!\sinstruction_IFID[21]~DUPLICATE_q\ & 
-- (\reg_file|registers[4][22]~q\)) # (\sinstruction_IFID[21]~DUPLICATE_q\ & ((\reg_file|registers[5][22]~q\))))) # (sinstruction_IFID(22) & (!\sinstruction_IFID[21]~DUPLICATE_q\)) ) ) ) # ( !\reg_file|registers[6][22]~q\ & ( !\reg_file|registers[7][22]~q\ & 
-- ( (!sinstruction_IFID(22) & ((!\sinstruction_IFID[21]~DUPLICATE_q\ & (\reg_file|registers[4][22]~q\)) # (\sinstruction_IFID[21]~DUPLICATE_q\ & ((\reg_file|registers[5][22]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010010011000110111000011001001110110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(22),
	datab => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	datac => \reg_file|ALT_INV_registers[4][22]~q\,
	datad => \reg_file|ALT_INV_registers[5][22]~q\,
	datae => \reg_file|ALT_INV_registers[6][22]~q\,
	dataf => \reg_file|ALT_INV_registers[7][22]~q\,
	combout => \sreaddata1_IDEX~250_combout\);

-- Location: FF_X59_Y8_N44
\reg_file|registers[15][22]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[15][22]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[15][22]~DUPLICATE_q\);

-- Location: MLABCELL_X59_Y8_N18
\sreaddata1_IDEX~249\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~249_combout\ = ( \reg_file|registers[12][22]~q\ & ( \reg_file|registers[13][22]~q\ & ( (!sinstruction_IFID(22)) # ((!\sinstruction_IFID[21]~DUPLICATE_q\ & (\reg_file|registers[14][22]~q\)) # (\sinstruction_IFID[21]~DUPLICATE_q\ & 
-- ((\reg_file|registers[15][22]~DUPLICATE_q\)))) ) ) ) # ( !\reg_file|registers[12][22]~q\ & ( \reg_file|registers[13][22]~q\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & (\reg_file|registers[14][22]~q\ & (sinstruction_IFID(22)))) # 
-- (\sinstruction_IFID[21]~DUPLICATE_q\ & (((!sinstruction_IFID(22)) # (\reg_file|registers[15][22]~DUPLICATE_q\)))) ) ) ) # ( \reg_file|registers[12][22]~q\ & ( !\reg_file|registers[13][22]~q\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & 
-- (((!sinstruction_IFID(22))) # (\reg_file|registers[14][22]~q\))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & (((sinstruction_IFID(22) & \reg_file|registers[15][22]~DUPLICATE_q\)))) ) ) ) # ( !\reg_file|registers[12][22]~q\ & ( !\reg_file|registers[13][22]~q\ 
-- & ( (sinstruction_IFID(22) & ((!\sinstruction_IFID[21]~DUPLICATE_q\ & (\reg_file|registers[14][22]~q\)) # (\sinstruction_IFID[21]~DUPLICATE_q\ & ((\reg_file|registers[15][22]~DUPLICATE_q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000111101000101010011101010010010101111111001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	datab => \reg_file|ALT_INV_registers[14][22]~q\,
	datac => ALT_INV_sinstruction_IFID(22),
	datad => \reg_file|ALT_INV_registers[15][22]~DUPLICATE_q\,
	datae => \reg_file|ALT_INV_registers[12][22]~q\,
	dataf => \reg_file|ALT_INV_registers[13][22]~q\,
	combout => \sreaddata1_IDEX~249_combout\);

-- Location: LABCELL_X60_Y7_N21
\sreaddata1_IDEX~251\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~251_combout\ = ( \sreaddata1_IDEX~250_combout\ & ( \sreaddata1_IDEX~249_combout\ & ( ((!sinstruction_IFID(24) & (\sreaddata1_IDEX~248_combout\)) # (sinstruction_IFID(24) & ((\sreaddata1_IDEX~247_combout\)))) # (sinstruction_IFID(23)) ) ) 
-- ) # ( !\sreaddata1_IDEX~250_combout\ & ( \sreaddata1_IDEX~249_combout\ & ( (!sinstruction_IFID(24) & (\sreaddata1_IDEX~248_combout\ & ((!sinstruction_IFID(23))))) # (sinstruction_IFID(24) & (((sinstruction_IFID(23)) # (\sreaddata1_IDEX~247_combout\)))) ) 
-- ) ) # ( \sreaddata1_IDEX~250_combout\ & ( !\sreaddata1_IDEX~249_combout\ & ( (!sinstruction_IFID(24) & (((sinstruction_IFID(23))) # (\sreaddata1_IDEX~248_combout\))) # (sinstruction_IFID(24) & (((\sreaddata1_IDEX~247_combout\ & !sinstruction_IFID(23))))) 
-- ) ) ) # ( !\sreaddata1_IDEX~250_combout\ & ( !\sreaddata1_IDEX~249_combout\ & ( (!sinstruction_IFID(23) & ((!sinstruction_IFID(24) & (\sreaddata1_IDEX~248_combout\)) # (sinstruction_IFID(24) & ((\sreaddata1_IDEX~247_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100000000010001111100110001000111001100110100011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sreaddata1_IDEX~248_combout\,
	datab => ALT_INV_sinstruction_IFID(24),
	datac => \ALT_INV_sreaddata1_IDEX~247_combout\,
	datad => ALT_INV_sinstruction_IFID(23),
	datae => \ALT_INV_sreaddata1_IDEX~250_combout\,
	dataf => \ALT_INV_sreaddata1_IDEX~249_combout\,
	combout => \sreaddata1_IDEX~251_combout\);

-- Location: LABCELL_X61_Y5_N27
\sreaddata1_IDEX~242\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~242_combout\ = ( \reg_file|registers[28][22]~q\ & ( \reg_file|registers[20][22]~q\ & ( ((!\sinstruction_IFID[24]~DUPLICATE_q\ & (\reg_file|registers[16][22]~q\)) # (\sinstruction_IFID[24]~DUPLICATE_q\ & 
-- ((\reg_file|registers[24][22]~q\)))) # (sinstruction_IFID(23)) ) ) ) # ( !\reg_file|registers[28][22]~q\ & ( \reg_file|registers[20][22]~q\ & ( (!sinstruction_IFID(23) & ((!\sinstruction_IFID[24]~DUPLICATE_q\ & (\reg_file|registers[16][22]~q\)) # 
-- (\sinstruction_IFID[24]~DUPLICATE_q\ & ((\reg_file|registers[24][22]~q\))))) # (sinstruction_IFID(23) & (((!\sinstruction_IFID[24]~DUPLICATE_q\)))) ) ) ) # ( \reg_file|registers[28][22]~q\ & ( !\reg_file|registers[20][22]~q\ & ( (!sinstruction_IFID(23) & 
-- ((!\sinstruction_IFID[24]~DUPLICATE_q\ & (\reg_file|registers[16][22]~q\)) # (\sinstruction_IFID[24]~DUPLICATE_q\ & ((\reg_file|registers[24][22]~q\))))) # (sinstruction_IFID(23) & (((\sinstruction_IFID[24]~DUPLICATE_q\)))) ) ) ) # ( 
-- !\reg_file|registers[28][22]~q\ & ( !\reg_file|registers[20][22]~q\ & ( (!sinstruction_IFID(23) & ((!\sinstruction_IFID[24]~DUPLICATE_q\ & (\reg_file|registers[16][22]~q\)) # (\sinstruction_IFID[24]~DUPLICATE_q\ & ((\reg_file|registers[24][22]~q\))))) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000001100010001000011111101110111000011000111011100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[16][22]~q\,
	datab => ALT_INV_sinstruction_IFID(23),
	datac => \reg_file|ALT_INV_registers[24][22]~q\,
	datad => \ALT_INV_sinstruction_IFID[24]~DUPLICATE_q\,
	datae => \reg_file|ALT_INV_registers[28][22]~q\,
	dataf => \reg_file|ALT_INV_registers[20][22]~q\,
	combout => \sreaddata1_IDEX~242_combout\);

-- Location: FF_X61_Y7_N26
\reg_file|registers[30][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[30][22]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[30][22]~q\);

-- Location: FF_X71_Y7_N29
\reg_file|registers[26][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[22]~22_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[26][22]~q\);

-- Location: LABCELL_X61_Y7_N12
\sreaddata1_IDEX~244\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~244_combout\ = ( sinstruction_IFID(24) & ( \reg_file|registers[18][22]~q\ & ( (!sinstruction_IFID(23) & ((\reg_file|registers[26][22]~q\))) # (sinstruction_IFID(23) & (\reg_file|registers[30][22]~q\)) ) ) ) # ( !sinstruction_IFID(24) & ( 
-- \reg_file|registers[18][22]~q\ & ( (!sinstruction_IFID(23)) # (\reg_file|registers[22][22]~q\) ) ) ) # ( sinstruction_IFID(24) & ( !\reg_file|registers[18][22]~q\ & ( (!sinstruction_IFID(23) & ((\reg_file|registers[26][22]~q\))) # (sinstruction_IFID(23) & 
-- (\reg_file|registers[30][22]~q\)) ) ) ) # ( !sinstruction_IFID(24) & ( !\reg_file|registers[18][22]~q\ & ( (sinstruction_IFID(23) & \reg_file|registers[22][22]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000111010001110111001100111111110001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[30][22]~q\,
	datab => ALT_INV_sinstruction_IFID(23),
	datac => \reg_file|ALT_INV_registers[26][22]~q\,
	datad => \reg_file|ALT_INV_registers[22][22]~q\,
	datae => ALT_INV_sinstruction_IFID(24),
	dataf => \reg_file|ALT_INV_registers[18][22]~q\,
	combout => \sreaddata1_IDEX~244_combout\);

-- Location: LABCELL_X64_Y12_N3
\sreaddata1_IDEX~245\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~245_combout\ = ( \reg_file|registers[23][22]~q\ & ( \reg_file|registers[31][22]~q\ & ( ((!\sinstruction_IFID[24]~DUPLICATE_q\ & (\reg_file|registers[19][22]~q\)) # (\sinstruction_IFID[24]~DUPLICATE_q\ & 
-- ((\reg_file|registers[27][22]~q\)))) # (sinstruction_IFID(23)) ) ) ) # ( !\reg_file|registers[23][22]~q\ & ( \reg_file|registers[31][22]~q\ & ( (!\sinstruction_IFID[24]~DUPLICATE_q\ & (\reg_file|registers[19][22]~q\ & ((!sinstruction_IFID(23))))) # 
-- (\sinstruction_IFID[24]~DUPLICATE_q\ & (((sinstruction_IFID(23)) # (\reg_file|registers[27][22]~q\)))) ) ) ) # ( \reg_file|registers[23][22]~q\ & ( !\reg_file|registers[31][22]~q\ & ( (!\sinstruction_IFID[24]~DUPLICATE_q\ & (((sinstruction_IFID(23))) # 
-- (\reg_file|registers[19][22]~q\))) # (\sinstruction_IFID[24]~DUPLICATE_q\ & (((\reg_file|registers[27][22]~q\ & !sinstruction_IFID(23))))) ) ) ) # ( !\reg_file|registers[23][22]~q\ & ( !\reg_file|registers[31][22]~q\ & ( (!sinstruction_IFID(23) & 
-- ((!\sinstruction_IFID[24]~DUPLICATE_q\ & (\reg_file|registers[19][22]~q\)) # (\sinstruction_IFID[24]~DUPLICATE_q\ & ((\reg_file|registers[27][22]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100000000010001111100110001000111001100110100011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[19][22]~q\,
	datab => \ALT_INV_sinstruction_IFID[24]~DUPLICATE_q\,
	datac => \reg_file|ALT_INV_registers[27][22]~q\,
	datad => ALT_INV_sinstruction_IFID(23),
	datae => \reg_file|ALT_INV_registers[23][22]~q\,
	dataf => \reg_file|ALT_INV_registers[31][22]~q\,
	combout => \sreaddata1_IDEX~245_combout\);

-- Location: FF_X62_Y6_N49
\reg_file|registers[17][22]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[17][22]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[17][22]~DUPLICATE_q\);

-- Location: LABCELL_X61_Y7_N42
\sreaddata1_IDEX~243\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~243_combout\ = ( \reg_file|registers[21][22]~q\ & ( \reg_file|registers[29][22]~q\ & ( ((!sinstruction_IFID(24) & ((\reg_file|registers[17][22]~DUPLICATE_q\))) # (sinstruction_IFID(24) & (\reg_file|registers[25][22]~q\))) # 
-- (sinstruction_IFID(23)) ) ) ) # ( !\reg_file|registers[21][22]~q\ & ( \reg_file|registers[29][22]~q\ & ( (!sinstruction_IFID(23) & ((!sinstruction_IFID(24) & ((\reg_file|registers[17][22]~DUPLICATE_q\))) # (sinstruction_IFID(24) & 
-- (\reg_file|registers[25][22]~q\)))) # (sinstruction_IFID(23) & (((sinstruction_IFID(24))))) ) ) ) # ( \reg_file|registers[21][22]~q\ & ( !\reg_file|registers[29][22]~q\ & ( (!sinstruction_IFID(23) & ((!sinstruction_IFID(24) & 
-- ((\reg_file|registers[17][22]~DUPLICATE_q\))) # (sinstruction_IFID(24) & (\reg_file|registers[25][22]~q\)))) # (sinstruction_IFID(23) & (((!sinstruction_IFID(24))))) ) ) ) # ( !\reg_file|registers[21][22]~q\ & ( !\reg_file|registers[29][22]~q\ & ( 
-- (!sinstruction_IFID(23) & ((!sinstruction_IFID(24) & ((\reg_file|registers[17][22]~DUPLICATE_q\))) # (sinstruction_IFID(24) & (\reg_file|registers[25][22]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100001111110100010000001100011101110011111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[25][22]~q\,
	datab => ALT_INV_sinstruction_IFID(23),
	datac => \reg_file|ALT_INV_registers[17][22]~DUPLICATE_q\,
	datad => ALT_INV_sinstruction_IFID(24),
	datae => \reg_file|ALT_INV_registers[21][22]~q\,
	dataf => \reg_file|ALT_INV_registers[29][22]~q\,
	combout => \sreaddata1_IDEX~243_combout\);

-- Location: LABCELL_X61_Y7_N30
\sreaddata1_IDEX~246\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~246_combout\ = ( \sreaddata1_IDEX~245_combout\ & ( \sreaddata1_IDEX~243_combout\ & ( ((!sinstruction_IFID(22) & (\sreaddata1_IDEX~242_combout\)) # (sinstruction_IFID(22) & ((\sreaddata1_IDEX~244_combout\)))) # 
-- (\sinstruction_IFID[21]~DUPLICATE_q\) ) ) ) # ( !\sreaddata1_IDEX~245_combout\ & ( \sreaddata1_IDEX~243_combout\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & ((!sinstruction_IFID(22) & (\sreaddata1_IDEX~242_combout\)) # (sinstruction_IFID(22) & 
-- ((\sreaddata1_IDEX~244_combout\))))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & (!sinstruction_IFID(22))) ) ) ) # ( \sreaddata1_IDEX~245_combout\ & ( !\sreaddata1_IDEX~243_combout\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & ((!sinstruction_IFID(22) & 
-- (\sreaddata1_IDEX~242_combout\)) # (sinstruction_IFID(22) & ((\sreaddata1_IDEX~244_combout\))))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & (sinstruction_IFID(22))) ) ) ) # ( !\sreaddata1_IDEX~245_combout\ & ( !\sreaddata1_IDEX~243_combout\ & ( 
-- (!\sinstruction_IFID[21]~DUPLICATE_q\ & ((!sinstruction_IFID(22) & (\sreaddata1_IDEX~242_combout\)) # (sinstruction_IFID(22) & ((\sreaddata1_IDEX~244_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000110010011101101001100011011100101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	datab => ALT_INV_sinstruction_IFID(22),
	datac => \ALT_INV_sreaddata1_IDEX~242_combout\,
	datad => \ALT_INV_sreaddata1_IDEX~244_combout\,
	datae => \ALT_INV_sreaddata1_IDEX~245_combout\,
	dataf => \ALT_INV_sreaddata1_IDEX~243_combout\,
	combout => \sreaddata1_IDEX~246_combout\);

-- Location: LABCELL_X60_Y7_N39
\sreaddata1_IDEX~252\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~252_combout\ = ( \sreaddata1_IDEX~251_combout\ & ( \sreaddata1_IDEX~246_combout\ ) ) # ( !\sreaddata1_IDEX~251_combout\ & ( \sreaddata1_IDEX~246_combout\ & ( sinstruction_IFID(25) ) ) ) # ( \sreaddata1_IDEX~251_combout\ & ( 
-- !\sreaddata1_IDEX~246_combout\ & ( !sinstruction_IFID(25) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101001010101010101011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(25),
	datae => \ALT_INV_sreaddata1_IDEX~251_combout\,
	dataf => \ALT_INV_sreaddata1_IDEX~246_combout\,
	combout => \sreaddata1_IDEX~252_combout\);

-- Location: FF_X60_Y7_N40
\sreaddata1_IDEX[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sreaddata1_IDEX~252_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata1_IDEX(22));

-- Location: LABCELL_X74_Y7_N33
\forward|Mux9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux9~0_combout\ = ( \mux_jal|output[22]~22_combout\ & ( \forward|Mux3~0_combout\ & ( sreaddata1_IDEX(22) ) ) ) # ( !\mux_jal|output[22]~22_combout\ & ( \forward|Mux3~0_combout\ & ( sreaddata1_IDEX(22) ) ) ) # ( \mux_jal|output[22]~22_combout\ & ( 
-- !\forward|Mux3~0_combout\ & ( (\forward|rd1_out[0]~2_combout\) # (salumainresult_EXMEM(22)) ) ) ) # ( !\mux_jal|output[22]~22_combout\ & ( !\forward|Mux3~0_combout\ & ( (salumainresult_EXMEM(22) & !\forward|rd1_out[0]~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100111111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_salumainresult_EXMEM(22),
	datac => ALT_INV_sreaddata1_IDEX(22),
	datad => \forward|ALT_INV_rd1_out[0]~2_combout\,
	datae => \mux_jal|ALT_INV_output[22]~22_combout\,
	dataf => \forward|ALT_INV_Mux3~0_combout\,
	combout => \forward|Mux9~0_combout\);

-- Location: MLABCELL_X78_Y10_N39
\alu_main|Mux22~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux22~4_combout\ = ( salucontrol_IDEX(1) & ( \alu_main|Add0~89_sumout\ & ( !salucontrol_IDEX(0) ) ) ) # ( !salucontrol_IDEX(1) & ( \alu_main|Add0~89_sumout\ & ( (!salucontrol_IDEX(0) & (\forward|Mux9~0_combout\ & 
-- \mux_alu|output[22]~46_combout\)) # (salucontrol_IDEX(0) & ((\mux_alu|output[22]~46_combout\) # (\forward|Mux9~0_combout\))) ) ) ) # ( !salucontrol_IDEX(1) & ( !\alu_main|Add0~89_sumout\ & ( (!salucontrol_IDEX(0) & (\forward|Mux9~0_combout\ & 
-- \mux_alu|output[22]~46_combout\)) # (salucontrol_IDEX(0) & ((\mux_alu|output[22]~46_combout\) # (\forward|Mux9~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100111111000000000000000000000011001111111100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_salucontrol_IDEX(0),
	datac => \forward|ALT_INV_Mux9~0_combout\,
	datad => \mux_alu|ALT_INV_output[22]~46_combout\,
	datae => ALT_INV_salucontrol_IDEX(1),
	dataf => \alu_main|ALT_INV_Add0~89_sumout\,
	combout => \alu_main|Mux22~4_combout\);

-- Location: LABCELL_X79_Y8_N51
\alu_main|ShiftLeft0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft0~13_combout\ = ( \mux_alu|output[1]~6_combout\ & ( (!\sinstruction_IDEX[7]~DUPLICATE_q\ & (((\mux_alu|output[2]~8_combout\)) # (\sinstruction_IDEX[6]~DUPLICATE_q\))) # (\sinstruction_IDEX[7]~DUPLICATE_q\ & 
-- (!\sinstruction_IDEX[6]~DUPLICATE_q\ & ((\mux_alu|output[0]~3_combout\)))) ) ) # ( !\mux_alu|output[1]~6_combout\ & ( (!\sinstruction_IDEX[6]~DUPLICATE_q\ & ((!\sinstruction_IDEX[7]~DUPLICATE_q\ & (\mux_alu|output[2]~8_combout\)) # 
-- (\sinstruction_IDEX[7]~DUPLICATE_q\ & ((\mux_alu|output[0]~3_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000010000100110000101010011011100010101001101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IDEX[7]~DUPLICATE_q\,
	datab => \ALT_INV_sinstruction_IDEX[6]~DUPLICATE_q\,
	datac => \mux_alu|ALT_INV_output[2]~8_combout\,
	datad => \mux_alu|ALT_INV_output[0]~3_combout\,
	dataf => \mux_alu|ALT_INV_output[1]~6_combout\,
	combout => \alu_main|ShiftLeft0~13_combout\);

-- Location: MLABCELL_X78_Y10_N24
\alu_main|ShiftLeft0~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft0~15_combout\ = ( \alu_main|ShiftLeft0~14_combout\ & ( \alu_main|ShiftLeft0~13_combout\ & ( !\sinstruction_IDEX[9]~DUPLICATE_q\ ) ) ) # ( !\alu_main|ShiftLeft0~14_combout\ & ( \alu_main|ShiftLeft0~13_combout\ & ( 
-- (!\sinstruction_IDEX[9]~DUPLICATE_q\ & \sinstruction_IDEX[8]~DUPLICATE_q\) ) ) ) # ( \alu_main|ShiftLeft0~14_combout\ & ( !\alu_main|ShiftLeft0~13_combout\ & ( (!\sinstruction_IDEX[9]~DUPLICATE_q\ & !\sinstruction_IDEX[8]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101000001010000000001010000010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IDEX[9]~DUPLICATE_q\,
	datac => \ALT_INV_sinstruction_IDEX[8]~DUPLICATE_q\,
	datae => \alu_main|ALT_INV_ShiftLeft0~14_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft0~13_combout\,
	combout => \alu_main|ShiftLeft0~15_combout\);

-- Location: MLABCELL_X82_Y6_N27
\alu_main|ShiftRight0~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight0~36_combout\ = ( \alu_main|ShiftRight0~19_combout\ & ( (!\sinstruction_IDEX[8]~DUPLICATE_q\ & (((!\sinstruction_IDEX[9]~DUPLICATE_q\)) # (\alu_main|ShiftRight0~21_combout\))) # (\sinstruction_IDEX[8]~DUPLICATE_q\ & 
-- (((\alu_main|ShiftRight0~20_combout\ & !\sinstruction_IDEX[9]~DUPLICATE_q\)))) ) ) # ( !\alu_main|ShiftRight0~19_combout\ & ( (!\sinstruction_IDEX[8]~DUPLICATE_q\ & (\alu_main|ShiftRight0~21_combout\ & ((\sinstruction_IDEX[9]~DUPLICATE_q\)))) # 
-- (\sinstruction_IDEX[8]~DUPLICATE_q\ & (((\alu_main|ShiftRight0~20_combout\ & !\sinstruction_IDEX[9]~DUPLICATE_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000100000000110100010011001111010001001100111101000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_ShiftRight0~21_combout\,
	datab => \ALT_INV_sinstruction_IDEX[8]~DUPLICATE_q\,
	datac => \alu_main|ALT_INV_ShiftRight0~20_combout\,
	datad => \ALT_INV_sinstruction_IDEX[9]~DUPLICATE_q\,
	dataf => \alu_main|ALT_INV_ShiftRight0~19_combout\,
	combout => \alu_main|ShiftRight0~36_combout\);

-- Location: MLABCELL_X82_Y7_N30
\alu_main|ShiftLeft0~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft0~40_combout\ = ( \mux_alu|output[21]~45_combout\ & ( \mux_alu|output[20]~44_combout\ & ( (!\sinstruction_IDEX[6]~DUPLICATE_q\ & (((\mux_alu|output[22]~46_combout\)) # (\sinstruction_IDEX[7]~DUPLICATE_q\))) # 
-- (\sinstruction_IDEX[6]~DUPLICATE_q\ & ((!\sinstruction_IDEX[7]~DUPLICATE_q\) # ((\mux_alu|output[19]~41_combout\)))) ) ) ) # ( !\mux_alu|output[21]~45_combout\ & ( \mux_alu|output[20]~44_combout\ & ( (!\sinstruction_IDEX[6]~DUPLICATE_q\ & 
-- (((\mux_alu|output[22]~46_combout\)) # (\sinstruction_IDEX[7]~DUPLICATE_q\))) # (\sinstruction_IDEX[6]~DUPLICATE_q\ & (\sinstruction_IDEX[7]~DUPLICATE_q\ & ((\mux_alu|output[19]~41_combout\)))) ) ) ) # ( \mux_alu|output[21]~45_combout\ & ( 
-- !\mux_alu|output[20]~44_combout\ & ( (!\sinstruction_IDEX[6]~DUPLICATE_q\ & (!\sinstruction_IDEX[7]~DUPLICATE_q\ & (\mux_alu|output[22]~46_combout\))) # (\sinstruction_IDEX[6]~DUPLICATE_q\ & ((!\sinstruction_IDEX[7]~DUPLICATE_q\) # 
-- ((\mux_alu|output[19]~41_combout\)))) ) ) ) # ( !\mux_alu|output[21]~45_combout\ & ( !\mux_alu|output[20]~44_combout\ & ( (!\sinstruction_IDEX[6]~DUPLICATE_q\ & (!\sinstruction_IDEX[7]~DUPLICATE_q\ & (\mux_alu|output[22]~46_combout\))) # 
-- (\sinstruction_IDEX[6]~DUPLICATE_q\ & (\sinstruction_IDEX[7]~DUPLICATE_q\ & ((\mux_alu|output[19]~41_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001010011000101110100101010001110110110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IDEX[6]~DUPLICATE_q\,
	datab => \ALT_INV_sinstruction_IDEX[7]~DUPLICATE_q\,
	datac => \mux_alu|ALT_INV_output[22]~46_combout\,
	datad => \mux_alu|ALT_INV_output[19]~41_combout\,
	datae => \mux_alu|ALT_INV_output[21]~45_combout\,
	dataf => \mux_alu|ALT_INV_output[20]~44_combout\,
	combout => \alu_main|ShiftLeft0~40_combout\);

-- Location: MLABCELL_X82_Y7_N36
\alu_main|Mux22~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux22~0_combout\ = ( \alu_main|ShiftLeft0~22_combout\ & ( \alu_main|ShiftLeft0~30_combout\ & ( ((!sinstruction_IDEX(8) & ((\alu_main|ShiftLeft0~40_combout\))) # (sinstruction_IDEX(8) & (\alu_main|ShiftLeft0~36_combout\))) # 
-- (\sinstruction_IDEX[9]~DUPLICATE_q\) ) ) ) # ( !\alu_main|ShiftLeft0~22_combout\ & ( \alu_main|ShiftLeft0~30_combout\ & ( (!sinstruction_IDEX(8) & (((\sinstruction_IDEX[9]~DUPLICATE_q\) # (\alu_main|ShiftLeft0~40_combout\)))) # (sinstruction_IDEX(8) & 
-- (\alu_main|ShiftLeft0~36_combout\ & ((!\sinstruction_IDEX[9]~DUPLICATE_q\)))) ) ) ) # ( \alu_main|ShiftLeft0~22_combout\ & ( !\alu_main|ShiftLeft0~30_combout\ & ( (!sinstruction_IDEX(8) & (((\alu_main|ShiftLeft0~40_combout\ & 
-- !\sinstruction_IDEX[9]~DUPLICATE_q\)))) # (sinstruction_IDEX(8) & (((\sinstruction_IDEX[9]~DUPLICATE_q\)) # (\alu_main|ShiftLeft0~36_combout\))) ) ) ) # ( !\alu_main|ShiftLeft0~22_combout\ & ( !\alu_main|ShiftLeft0~30_combout\ & ( 
-- (!\sinstruction_IDEX[9]~DUPLICATE_q\ & ((!sinstruction_IDEX(8) & ((\alu_main|ShiftLeft0~40_combout\))) # (sinstruction_IDEX(8) & (\alu_main|ShiftLeft0~36_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100000000001101010000111100110101111100000011010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_ShiftLeft0~36_combout\,
	datab => \alu_main|ALT_INV_ShiftLeft0~40_combout\,
	datac => ALT_INV_sinstruction_IDEX(8),
	datad => \ALT_INV_sinstruction_IDEX[9]~DUPLICATE_q\,
	datae => \alu_main|ALT_INV_ShiftLeft0~22_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft0~30_combout\,
	combout => \alu_main|Mux22~0_combout\);

-- Location: MLABCELL_X78_Y6_N30
\alu_main|ShiftRight1~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight1~36_combout\ = ( \forward|Mux29~0_combout\ & ( \alu_main|ShiftRight1~19_combout\ & ( (\alu_main|ShiftRight1~20_combout\ & !\forward|Mux28~0_combout\) ) ) ) # ( !\forward|Mux29~0_combout\ & ( \alu_main|ShiftRight1~19_combout\ & ( 
-- (!\forward|Mux28~0_combout\) # (\alu_main|ShiftRight1~21_combout\) ) ) ) # ( \forward|Mux29~0_combout\ & ( !\alu_main|ShiftRight1~19_combout\ & ( (\alu_main|ShiftRight1~20_combout\ & !\forward|Mux28~0_combout\) ) ) ) # ( !\forward|Mux29~0_combout\ & ( 
-- !\alu_main|ShiftRight1~19_combout\ & ( (\forward|Mux28~0_combout\ & \alu_main|ShiftRight1~21_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011010001000100010011001111110011110100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_ShiftRight1~20_combout\,
	datab => \forward|ALT_INV_Mux28~0_combout\,
	datac => \alu_main|ALT_INV_ShiftRight1~21_combout\,
	datae => \forward|ALT_INV_Mux29~0_combout\,
	dataf => \alu_main|ALT_INV_ShiftRight1~19_combout\,
	combout => \alu_main|ShiftRight1~36_combout\);

-- Location: LABCELL_X79_Y9_N51
\alu_main|ShiftLeft1~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft1~16_combout\ = ( \alu_main|ShiftLeft1~9_combout\ & ( (!\forward|Mux28~0_combout\ & ((\alu_main|ShiftLeft1~15_combout\) # (\forward|Mux29~0_combout\))) ) ) # ( !\alu_main|ShiftLeft1~9_combout\ & ( (!\forward|Mux28~0_combout\ & 
-- (!\forward|Mux29~0_combout\ & \alu_main|ShiftLeft1~15_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010001000000000001000100000100010101010100010001010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux28~0_combout\,
	datab => \forward|ALT_INV_Mux29~0_combout\,
	datad => \alu_main|ALT_INV_ShiftLeft1~15_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft1~9_combout\,
	combout => \alu_main|ShiftLeft1~16_combout\);

-- Location: LABCELL_X79_Y9_N54
\alu_main|ShiftLeft1~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft1~41_combout\ = ( \mux_alu|output[21]~45_combout\ & ( \mux_alu|output[20]~44_combout\ & ( (!\forward|Mux30~0_combout\ & (((\forward|Mux31~0_combout\)) # (\mux_alu|output[22]~46_combout\))) # (\forward|Mux30~0_combout\ & 
-- (((!\forward|Mux31~0_combout\) # (\mux_alu|output[19]~41_combout\)))) ) ) ) # ( !\mux_alu|output[21]~45_combout\ & ( \mux_alu|output[20]~44_combout\ & ( (!\forward|Mux30~0_combout\ & (\mux_alu|output[22]~46_combout\ & ((!\forward|Mux31~0_combout\)))) # 
-- (\forward|Mux30~0_combout\ & (((!\forward|Mux31~0_combout\) # (\mux_alu|output[19]~41_combout\)))) ) ) ) # ( \mux_alu|output[21]~45_combout\ & ( !\mux_alu|output[20]~44_combout\ & ( (!\forward|Mux30~0_combout\ & (((\forward|Mux31~0_combout\)) # 
-- (\mux_alu|output[22]~46_combout\))) # (\forward|Mux30~0_combout\ & (((\mux_alu|output[19]~41_combout\ & \forward|Mux31~0_combout\)))) ) ) ) # ( !\mux_alu|output[21]~45_combout\ & ( !\mux_alu|output[20]~44_combout\ & ( (!\forward|Mux30~0_combout\ & 
-- (\mux_alu|output[22]~46_combout\ & ((!\forward|Mux31~0_combout\)))) # (\forward|Mux30~0_combout\ & (((\mux_alu|output[19]~41_combout\ & \forward|Mux31~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000011010100001111001101011111000000110101111111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_alu|ALT_INV_output[22]~46_combout\,
	datab => \mux_alu|ALT_INV_output[19]~41_combout\,
	datac => \forward|ALT_INV_Mux30~0_combout\,
	datad => \forward|ALT_INV_Mux31~0_combout\,
	datae => \mux_alu|ALT_INV_output[21]~45_combout\,
	dataf => \mux_alu|ALT_INV_output[20]~44_combout\,
	combout => \alu_main|ShiftLeft1~41_combout\);

-- Location: LABCELL_X79_Y9_N24
\alu_main|Mux22~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux22~1_combout\ = ( \alu_main|ShiftLeft1~23_combout\ & ( \alu_main|ShiftLeft1~31_combout\ & ( ((!\forward|Mux29~0_combout\ & (\alu_main|ShiftLeft1~41_combout\)) # (\forward|Mux29~0_combout\ & ((\alu_main|ShiftLeft1~37_combout\)))) # 
-- (\forward|Mux28~0_combout\) ) ) ) # ( !\alu_main|ShiftLeft1~23_combout\ & ( \alu_main|ShiftLeft1~31_combout\ & ( (!\forward|Mux28~0_combout\ & ((!\forward|Mux29~0_combout\ & (\alu_main|ShiftLeft1~41_combout\)) # (\forward|Mux29~0_combout\ & 
-- ((\alu_main|ShiftLeft1~37_combout\))))) # (\forward|Mux28~0_combout\ & (!\forward|Mux29~0_combout\)) ) ) ) # ( \alu_main|ShiftLeft1~23_combout\ & ( !\alu_main|ShiftLeft1~31_combout\ & ( (!\forward|Mux28~0_combout\ & ((!\forward|Mux29~0_combout\ & 
-- (\alu_main|ShiftLeft1~41_combout\)) # (\forward|Mux29~0_combout\ & ((\alu_main|ShiftLeft1~37_combout\))))) # (\forward|Mux28~0_combout\ & (\forward|Mux29~0_combout\)) ) ) ) # ( !\alu_main|ShiftLeft1~23_combout\ & ( !\alu_main|ShiftLeft1~31_combout\ & ( 
-- (!\forward|Mux28~0_combout\ & ((!\forward|Mux29~0_combout\ & (\alu_main|ShiftLeft1~41_combout\)) # (\forward|Mux29~0_combout\ & ((\alu_main|ShiftLeft1~37_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000110010011101101001100011011100101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux28~0_combout\,
	datab => \forward|ALT_INV_Mux29~0_combout\,
	datac => \alu_main|ALT_INV_ShiftLeft1~41_combout\,
	datad => \alu_main|ALT_INV_ShiftLeft1~37_combout\,
	datae => \alu_main|ALT_INV_ShiftLeft1~23_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft1~31_combout\,
	combout => \alu_main|Mux22~1_combout\);

-- Location: LABCELL_X79_Y9_N45
\alu_main|Mux22~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux22~2_combout\ = ( \alu_main|Mux22~1_combout\ & ( (!\alu_main|Mux26~3_combout\ & (\alu_main|Mux26~2_combout\ & ((\alu_main|ShiftLeft1~16_combout\)))) # (\alu_main|Mux26~3_combout\ & ((!\alu_main|Mux26~2_combout\) # 
-- ((\alu_main|ShiftRight1~36_combout\)))) ) ) # ( !\alu_main|Mux22~1_combout\ & ( (\alu_main|Mux26~2_combout\ & ((!\alu_main|Mux26~3_combout\ & ((\alu_main|ShiftLeft1~16_combout\))) # (\alu_main|Mux26~3_combout\ & (\alu_main|ShiftRight1~36_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011000000010010001101000101011001110100010101100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux26~3_combout\,
	datab => \alu_main|ALT_INV_Mux26~2_combout\,
	datac => \alu_main|ALT_INV_ShiftRight1~36_combout\,
	datad => \alu_main|ALT_INV_ShiftLeft1~16_combout\,
	dataf => \alu_main|ALT_INV_Mux22~1_combout\,
	combout => \alu_main|Mux22~2_combout\);

-- Location: LABCELL_X79_Y9_N18
\alu_main|Mux22~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux22~3_combout\ = ( \alu_main|Mux22~0_combout\ & ( \alu_main|Mux22~2_combout\ & ( (!\alu_main|Mux26~4_combout\) # ((!\alu_main|Mux26~5_combout\ & ((\alu_main|ShiftRight0~36_combout\))) # (\alu_main|Mux26~5_combout\ & 
-- (\alu_main|ShiftLeft0~15_combout\))) ) ) ) # ( !\alu_main|Mux22~0_combout\ & ( \alu_main|Mux22~2_combout\ & ( (!\alu_main|Mux26~5_combout\ & (((!\alu_main|Mux26~4_combout\) # (\alu_main|ShiftRight0~36_combout\)))) # (\alu_main|Mux26~5_combout\ & 
-- (\alu_main|ShiftLeft0~15_combout\ & ((\alu_main|Mux26~4_combout\)))) ) ) ) # ( \alu_main|Mux22~0_combout\ & ( !\alu_main|Mux22~2_combout\ & ( (!\alu_main|Mux26~5_combout\ & (((\alu_main|ShiftRight0~36_combout\ & \alu_main|Mux26~4_combout\)))) # 
-- (\alu_main|Mux26~5_combout\ & (((!\alu_main|Mux26~4_combout\)) # (\alu_main|ShiftLeft0~15_combout\))) ) ) ) # ( !\alu_main|Mux22~0_combout\ & ( !\alu_main|Mux22~2_combout\ & ( (\alu_main|Mux26~4_combout\ & ((!\alu_main|Mux26~5_combout\ & 
-- ((\alu_main|ShiftRight0~36_combout\))) # (\alu_main|Mux26~5_combout\ & (\alu_main|ShiftLeft0~15_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011011010101010001101110101010000110111111111100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux26~5_combout\,
	datab => \alu_main|ALT_INV_ShiftLeft0~15_combout\,
	datac => \alu_main|ALT_INV_ShiftRight0~36_combout\,
	datad => \alu_main|ALT_INV_Mux26~4_combout\,
	datae => \alu_main|ALT_INV_Mux22~0_combout\,
	dataf => \alu_main|ALT_INV_Mux22~2_combout\,
	combout => \alu_main|Mux22~3_combout\);

-- Location: LABCELL_X79_Y9_N12
\alu_main|Mux22~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux22~5_combout\ = ( \forward|Mux9~0_combout\ & ( \alu_main|Mux22~3_combout\ & ( (!\alu_main|Mux26~1_combout\ & (\alu_main|Mux22~4_combout\ & ((!\alu_main|Mux26~0_combout\)))) # (\alu_main|Mux26~1_combout\ & (((!\alu_main|Mux26~0_combout\) # 
-- (\mux_alu|output[22]~46_combout\)))) ) ) ) # ( !\forward|Mux9~0_combout\ & ( \alu_main|Mux22~3_combout\ & ( (!\alu_main|Mux26~0_combout\ & (((\alu_main|Mux22~4_combout\)) # (\alu_main|Mux26~1_combout\))) # (\alu_main|Mux26~0_combout\ & 
-- (!\alu_main|Mux26~1_combout\ $ (((\mux_alu|output[22]~46_combout\))))) ) ) ) # ( \forward|Mux9~0_combout\ & ( !\alu_main|Mux22~3_combout\ & ( (!\alu_main|Mux26~1_combout\ & (\alu_main|Mux22~4_combout\ & ((!\alu_main|Mux26~0_combout\)))) # 
-- (\alu_main|Mux26~1_combout\ & (((\mux_alu|output[22]~46_combout\ & \alu_main|Mux26~0_combout\)))) ) ) ) # ( !\forward|Mux9~0_combout\ & ( !\alu_main|Mux22~3_combout\ & ( (!\alu_main|Mux26~0_combout\ & (!\alu_main|Mux26~1_combout\ & 
-- (\alu_main|Mux22~4_combout\))) # (\alu_main|Mux26~0_combout\ & (!\alu_main|Mux26~1_combout\ $ (((\mux_alu|output[22]~46_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001010100101001000100000010101110111101001010111011100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux26~1_combout\,
	datab => \alu_main|ALT_INV_Mux22~4_combout\,
	datac => \mux_alu|ALT_INV_output[22]~46_combout\,
	datad => \alu_main|ALT_INV_Mux26~0_combout\,
	datae => \forward|ALT_INV_Mux9~0_combout\,
	dataf => \alu_main|ALT_INV_Mux22~3_combout\,
	combout => \alu_main|Mux22~5_combout\);

-- Location: LABCELL_X79_Y9_N0
\alu_main|Result[22]\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Result\(22) = ( \alu_main|Mux22~5_combout\ & ( (!\alu_main|Mux32~0_combout\) # (\alu_main|Result\(22)) ) ) # ( !\alu_main|Mux22~5_combout\ & ( (\alu_main|Result\(22) & \alu_main|Mux32~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \alu_main|ALT_INV_Result\(22),
	datad => \alu_main|ALT_INV_Mux32~0_combout\,
	dataf => \alu_main|ALT_INV_Mux22~5_combout\,
	combout => \alu_main|Result\(22));

-- Location: FF_X78_Y7_N17
\salumainresult_EXMEM[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \alu_main|Result\(22),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => salumainresult_EXMEM(22));

-- Location: LABCELL_X74_Y5_N36
\mux_alu|output[22]~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_alu|output[22]~46_combout\ = ( \mux_jal|output[22]~22_combout\ & ( \mux_alu|output[17]~1_combout\ & ( (sreaddata2_IDEX(22) & (!\salusrc_IDEX~q\ & !\forward|rd2_out[0]~2_combout\)) ) ) ) # ( !\mux_jal|output[22]~22_combout\ & ( 
-- \mux_alu|output[17]~1_combout\ & ( (sreaddata2_IDEX(22) & (!\salusrc_IDEX~q\ & !\forward|rd2_out[0]~2_combout\)) ) ) ) # ( \mux_jal|output[22]~22_combout\ & ( !\mux_alu|output[17]~1_combout\ & ( (!\salusrc_IDEX~q\ & ((\forward|rd2_out[0]~2_combout\) # 
-- (salumainresult_EXMEM(22)))) ) ) ) # ( !\mux_jal|output[22]~22_combout\ & ( !\mux_alu|output[17]~1_combout\ & ( (salumainresult_EXMEM(22) & (!\salusrc_IDEX~q\ & !\forward|rd2_out[0]~2_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000000010100001111000000110000000000000011000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salumainresult_EXMEM(22),
	datab => ALT_INV_sreaddata2_IDEX(22),
	datac => \ALT_INV_salusrc_IDEX~q\,
	datad => \forward|ALT_INV_rd2_out[0]~2_combout\,
	datae => \mux_jal|ALT_INV_output[22]~22_combout\,
	dataf => \mux_alu|ALT_INV_output[17]~1_combout\,
	combout => \mux_alu|output[22]~46_combout\);

-- Location: LABCELL_X74_Y5_N6
\alu_main|ShiftRight1~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight1~26_combout\ = ( \mux_alu|output[19]~41_combout\ & ( \mux_alu|output[20]~44_combout\ & ( (!\forward|Mux30~0_combout\) # ((!\forward|Mux31~0_combout\ & ((\mux_alu|output[21]~45_combout\))) # (\forward|Mux31~0_combout\ & 
-- (\mux_alu|output[22]~46_combout\))) ) ) ) # ( !\mux_alu|output[19]~41_combout\ & ( \mux_alu|output[20]~44_combout\ & ( (!\forward|Mux31~0_combout\ & (((\forward|Mux30~0_combout\ & \mux_alu|output[21]~45_combout\)))) # (\forward|Mux31~0_combout\ & 
-- (((!\forward|Mux30~0_combout\)) # (\mux_alu|output[22]~46_combout\))) ) ) ) # ( \mux_alu|output[19]~41_combout\ & ( !\mux_alu|output[20]~44_combout\ & ( (!\forward|Mux31~0_combout\ & (((!\forward|Mux30~0_combout\) # (\mux_alu|output[21]~45_combout\)))) # 
-- (\forward|Mux31~0_combout\ & (\mux_alu|output[22]~46_combout\ & (\forward|Mux30~0_combout\))) ) ) ) # ( !\mux_alu|output[19]~41_combout\ & ( !\mux_alu|output[20]~44_combout\ & ( (\forward|Mux30~0_combout\ & ((!\forward|Mux31~0_combout\ & 
-- ((\mux_alu|output[21]~45_combout\))) # (\forward|Mux31~0_combout\ & (\mux_alu|output[22]~46_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101110000011100110100110001001111011111000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_alu|ALT_INV_output[22]~46_combout\,
	datab => \forward|ALT_INV_Mux31~0_combout\,
	datac => \forward|ALT_INV_Mux30~0_combout\,
	datad => \mux_alu|ALT_INV_output[21]~45_combout\,
	datae => \mux_alu|ALT_INV_output[19]~41_combout\,
	dataf => \mux_alu|ALT_INV_output[20]~44_combout\,
	combout => \alu_main|ShiftRight1~26_combout\);

-- Location: LABCELL_X75_Y5_N54
\alu_main|ShiftRight1~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight1~30_combout\ = ( \alu_main|ShiftRight1~27_combout\ & ( \alu_main|ShiftRight1~28_combout\ & ( (!\forward|Mux29~0_combout\ & (((\alu_main|ShiftRight1~26_combout\)) # (\forward|Mux28~0_combout\))) # (\forward|Mux29~0_combout\ & 
-- ((!\forward|Mux28~0_combout\) # ((\alu_main|ShiftRight1~29_combout\)))) ) ) ) # ( !\alu_main|ShiftRight1~27_combout\ & ( \alu_main|ShiftRight1~28_combout\ & ( (!\forward|Mux29~0_combout\ & (((\alu_main|ShiftRight1~26_combout\)) # 
-- (\forward|Mux28~0_combout\))) # (\forward|Mux29~0_combout\ & (\forward|Mux28~0_combout\ & ((\alu_main|ShiftRight1~29_combout\)))) ) ) ) # ( \alu_main|ShiftRight1~27_combout\ & ( !\alu_main|ShiftRight1~28_combout\ & ( (!\forward|Mux29~0_combout\ & 
-- (!\forward|Mux28~0_combout\ & (\alu_main|ShiftRight1~26_combout\))) # (\forward|Mux29~0_combout\ & ((!\forward|Mux28~0_combout\) # ((\alu_main|ShiftRight1~29_combout\)))) ) ) ) # ( !\alu_main|ShiftRight1~27_combout\ & ( !\alu_main|ShiftRight1~28_combout\ 
-- & ( (!\forward|Mux29~0_combout\ & (!\forward|Mux28~0_combout\ & (\alu_main|ShiftRight1~26_combout\))) # (\forward|Mux29~0_combout\ & (\forward|Mux28~0_combout\ & ((\alu_main|ShiftRight1~29_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001010011000101110100101010001110110110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux29~0_combout\,
	datab => \forward|ALT_INV_Mux28~0_combout\,
	datac => \alu_main|ALT_INV_ShiftRight1~26_combout\,
	datad => \alu_main|ALT_INV_ShiftRight1~29_combout\,
	datae => \alu_main|ALT_INV_ShiftRight1~27_combout\,
	dataf => \alu_main|ALT_INV_ShiftRight1~28_combout\,
	combout => \alu_main|ShiftRight1~30_combout\);

-- Location: MLABCELL_X78_Y8_N48
\alu_main|Mux19~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux19~1_combout\ = ( \forward|Mux29~0_combout\ & ( \alu_main|ShiftLeft1~38_combout\ & ( (!\forward|Mux28~0_combout\ & (\alu_main|ShiftLeft1~33_combout\)) # (\forward|Mux28~0_combout\ & ((\alu_main|ShiftLeft1~17_combout\))) ) ) ) # ( 
-- !\forward|Mux29~0_combout\ & ( \alu_main|ShiftLeft1~38_combout\ & ( (!\forward|Mux28~0_combout\) # (\alu_main|ShiftLeft1~25_combout\) ) ) ) # ( \forward|Mux29~0_combout\ & ( !\alu_main|ShiftLeft1~38_combout\ & ( (!\forward|Mux28~0_combout\ & 
-- (\alu_main|ShiftLeft1~33_combout\)) # (\forward|Mux28~0_combout\ & ((\alu_main|ShiftLeft1~17_combout\))) ) ) ) # ( !\forward|Mux29~0_combout\ & ( !\alu_main|ShiftLeft1~38_combout\ & ( (\alu_main|ShiftLeft1~25_combout\ & \forward|Mux28~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000011000011111111011101110111010000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_ShiftLeft1~25_combout\,
	datab => \forward|ALT_INV_Mux28~0_combout\,
	datac => \alu_main|ALT_INV_ShiftLeft1~33_combout\,
	datad => \alu_main|ALT_INV_ShiftLeft1~17_combout\,
	datae => \forward|ALT_INV_Mux29~0_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft1~38_combout\,
	combout => \alu_main|Mux19~1_combout\);

-- Location: MLABCELL_X78_Y7_N54
\alu_main|Mux19~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux19~2_combout\ = ( \alu_main|ShiftRight1~30_combout\ & ( \alu_main|Mux19~1_combout\ & ( ((\alu_main|ShiftLeft1~10_combout\ & (\alu_main|Mux26~2_combout\ & \alu_main|ShiftLeft1~1_combout\))) # (\alu_main|Mux26~3_combout\) ) ) ) # ( 
-- !\alu_main|ShiftRight1~30_combout\ & ( \alu_main|Mux19~1_combout\ & ( (!\alu_main|Mux26~2_combout\ & (((\alu_main|Mux26~3_combout\)))) # (\alu_main|Mux26~2_combout\ & (\alu_main|ShiftLeft1~10_combout\ & (!\alu_main|Mux26~3_combout\ & 
-- \alu_main|ShiftLeft1~1_combout\))) ) ) ) # ( \alu_main|ShiftRight1~30_combout\ & ( !\alu_main|Mux19~1_combout\ & ( (\alu_main|Mux26~2_combout\ & (((\alu_main|ShiftLeft1~10_combout\ & \alu_main|ShiftLeft1~1_combout\)) # (\alu_main|Mux26~3_combout\))) ) ) ) 
-- # ( !\alu_main|ShiftRight1~30_combout\ & ( !\alu_main|Mux19~1_combout\ & ( (\alu_main|ShiftLeft1~10_combout\ & (\alu_main|Mux26~2_combout\ & (!\alu_main|Mux26~3_combout\ & \alu_main|ShiftLeft1~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000000000110001001100001100000111000000111100011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_ShiftLeft1~10_combout\,
	datab => \alu_main|ALT_INV_Mux26~2_combout\,
	datac => \alu_main|ALT_INV_Mux26~3_combout\,
	datad => \alu_main|ALT_INV_ShiftLeft1~1_combout\,
	datae => \alu_main|ALT_INV_ShiftRight1~30_combout\,
	dataf => \alu_main|ALT_INV_Mux19~1_combout\,
	combout => \alu_main|Mux19~2_combout\);

-- Location: LABCELL_X79_Y4_N57
\alu_main|ShiftLeft0~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft0~8_combout\ = ( \alu_main|ShiftLeft0~1_combout\ & ( \alu_main|ShiftLeft0~7_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \alu_main|ALT_INV_ShiftLeft0~7_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft0~1_combout\,
	combout => \alu_main|ShiftLeft0~8_combout\);

-- Location: MLABCELL_X78_Y6_N51
\alu_main|Mux19~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux19~0_combout\ = ( \alu_main|ShiftLeft0~16_combout\ & ( \alu_main|ShiftLeft0~24_combout\ & ( ((!sinstruction_IDEX(8) & ((\alu_main|ShiftLeft0~37_combout\))) # (sinstruction_IDEX(8) & (\alu_main|ShiftLeft0~32_combout\))) # 
-- (\sinstruction_IDEX[9]~DUPLICATE_q\) ) ) ) # ( !\alu_main|ShiftLeft0~16_combout\ & ( \alu_main|ShiftLeft0~24_combout\ & ( (!sinstruction_IDEX(8) & (((\alu_main|ShiftLeft0~37_combout\)) # (\sinstruction_IDEX[9]~DUPLICATE_q\))) # (sinstruction_IDEX(8) & 
-- (!\sinstruction_IDEX[9]~DUPLICATE_q\ & (\alu_main|ShiftLeft0~32_combout\))) ) ) ) # ( \alu_main|ShiftLeft0~16_combout\ & ( !\alu_main|ShiftLeft0~24_combout\ & ( (!sinstruction_IDEX(8) & (!\sinstruction_IDEX[9]~DUPLICATE_q\ & 
-- ((\alu_main|ShiftLeft0~37_combout\)))) # (sinstruction_IDEX(8) & (((\alu_main|ShiftLeft0~32_combout\)) # (\sinstruction_IDEX[9]~DUPLICATE_q\))) ) ) ) # ( !\alu_main|ShiftLeft0~16_combout\ & ( !\alu_main|ShiftLeft0~24_combout\ & ( 
-- (!\sinstruction_IDEX[9]~DUPLICATE_q\ & ((!sinstruction_IDEX(8) & ((\alu_main|ShiftLeft0~37_combout\))) # (sinstruction_IDEX(8) & (\alu_main|ShiftLeft0~32_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000101011001110100100110101011100011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IDEX(8),
	datab => \ALT_INV_sinstruction_IDEX[9]~DUPLICATE_q\,
	datac => \alu_main|ALT_INV_ShiftLeft0~32_combout\,
	datad => \alu_main|ALT_INV_ShiftLeft0~37_combout\,
	datae => \alu_main|ALT_INV_ShiftLeft0~16_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft0~24_combout\,
	combout => \alu_main|Mux19~0_combout\);

-- Location: MLABCELL_X78_Y7_N12
\alu_main|Mux19~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux19~3_combout\ = ( \alu_main|Mux19~0_combout\ & ( \alu_main|Mux26~4_combout\ & ( (!\alu_main|Mux26~5_combout\ & ((\alu_main|ShiftRight0~30_combout\))) # (\alu_main|Mux26~5_combout\ & (\alu_main|ShiftLeft0~8_combout\)) ) ) ) # ( 
-- !\alu_main|Mux19~0_combout\ & ( \alu_main|Mux26~4_combout\ & ( (!\alu_main|Mux26~5_combout\ & ((\alu_main|ShiftRight0~30_combout\))) # (\alu_main|Mux26~5_combout\ & (\alu_main|ShiftLeft0~8_combout\)) ) ) ) # ( \alu_main|Mux19~0_combout\ & ( 
-- !\alu_main|Mux26~4_combout\ & ( (\alu_main|Mux26~5_combout\) # (\alu_main|Mux19~2_combout\) ) ) ) # ( !\alu_main|Mux19~0_combout\ & ( !\alu_main|Mux26~4_combout\ & ( (\alu_main|Mux19~2_combout\ & !\alu_main|Mux26~5_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010111110101111100000011111100110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux19~2_combout\,
	datab => \alu_main|ALT_INV_ShiftLeft0~8_combout\,
	datac => \alu_main|ALT_INV_Mux26~5_combout\,
	datad => \alu_main|ALT_INV_ShiftRight0~30_combout\,
	datae => \alu_main|ALT_INV_Mux19~0_combout\,
	dataf => \alu_main|ALT_INV_Mux26~4_combout\,
	combout => \alu_main|Mux19~3_combout\);

-- Location: LABCELL_X73_Y10_N51
\forward|Mux12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux12~0_combout\ = ( \forward|rd1_out[0]~2_combout\ & ( (!\forward|Mux3~0_combout\ & ((\mux_jal|output[19]~19_combout\))) # (\forward|Mux3~0_combout\ & (sreaddata1_IDEX(19))) ) ) # ( !\forward|rd1_out[0]~2_combout\ & ( (!\forward|Mux3~0_combout\ 
-- & ((salumainresult_EXMEM(19)))) # (\forward|Mux3~0_combout\ & (sreaddata1_IDEX(19))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000001011111010100110101001101010011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sreaddata1_IDEX(19),
	datab => \mux_jal|ALT_INV_output[19]~19_combout\,
	datac => \forward|ALT_INV_Mux3~0_combout\,
	datad => ALT_INV_salumainresult_EXMEM(19),
	dataf => \forward|ALT_INV_rd1_out[0]~2_combout\,
	combout => \forward|Mux12~0_combout\);

-- Location: MLABCELL_X78_Y7_N36
\alu_main|Mux19~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux19~4_combout\ = ( \mux_alu|output[19]~41_combout\ & ( \alu_main|Add0~77_sumout\ & ( (!salucontrol_IDEX(0) & ((\forward|Mux12~0_combout\) # (salucontrol_IDEX(1)))) # (salucontrol_IDEX(0) & (!salucontrol_IDEX(1))) ) ) ) # ( 
-- !\mux_alu|output[19]~41_combout\ & ( \alu_main|Add0~77_sumout\ & ( (!salucontrol_IDEX(0) & (salucontrol_IDEX(1))) # (salucontrol_IDEX(0) & (!salucontrol_IDEX(1) & \forward|Mux12~0_combout\)) ) ) ) # ( \mux_alu|output[19]~41_combout\ & ( 
-- !\alu_main|Add0~77_sumout\ & ( (!salucontrol_IDEX(1) & ((\forward|Mux12~0_combout\) # (salucontrol_IDEX(0)))) ) ) ) # ( !\mux_alu|output[19]~41_combout\ & ( !\alu_main|Add0~77_sumout\ & ( (salucontrol_IDEX(0) & (!salucontrol_IDEX(1) & 
-- \forward|Mux12~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000010100001111000000001010010110100101101011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salucontrol_IDEX(0),
	datac => ALT_INV_salucontrol_IDEX(1),
	datad => \forward|ALT_INV_Mux12~0_combout\,
	datae => \mux_alu|ALT_INV_output[19]~41_combout\,
	dataf => \alu_main|ALT_INV_Add0~77_sumout\,
	combout => \alu_main|Mux19~4_combout\);

-- Location: MLABCELL_X78_Y7_N24
\alu_main|Mux19~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux19~5_combout\ = ( \alu_main|Mux26~0_combout\ & ( \forward|Mux12~0_combout\ & ( (\alu_main|Mux26~1_combout\ & \mux_alu|output[19]~41_combout\) ) ) ) # ( !\alu_main|Mux26~0_combout\ & ( \forward|Mux12~0_combout\ & ( (!\alu_main|Mux26~1_combout\ 
-- & ((\alu_main|Mux19~4_combout\))) # (\alu_main|Mux26~1_combout\ & (\alu_main|Mux19~3_combout\)) ) ) ) # ( \alu_main|Mux26~0_combout\ & ( !\forward|Mux12~0_combout\ & ( !\alu_main|Mux26~1_combout\ $ (\mux_alu|output[19]~41_combout\) ) ) ) # ( 
-- !\alu_main|Mux26~0_combout\ & ( !\forward|Mux12~0_combout\ & ( (!\alu_main|Mux26~1_combout\ & ((\alu_main|Mux19~4_combout\))) # (\alu_main|Mux26~1_combout\ & (\alu_main|Mux19~3_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011101010100101010100011011000110110000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux26~1_combout\,
	datab => \alu_main|ALT_INV_Mux19~3_combout\,
	datac => \alu_main|ALT_INV_Mux19~4_combout\,
	datad => \mux_alu|ALT_INV_output[19]~41_combout\,
	datae => \alu_main|ALT_INV_Mux26~0_combout\,
	dataf => \forward|ALT_INV_Mux12~0_combout\,
	combout => \alu_main|Mux19~5_combout\);

-- Location: MLABCELL_X78_Y7_N51
\alu_main|Result[19]\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Result\(19) = ( \alu_main|Mux19~5_combout\ & ( (!\alu_main|Mux32~0_combout\) # (\alu_main|Result\(19)) ) ) # ( !\alu_main|Mux19~5_combout\ & ( (\alu_main|Mux32~0_combout\ & \alu_main|Result\(19)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \alu_main|ALT_INV_Mux32~0_combout\,
	datad => \alu_main|ALT_INV_Result\(19),
	dataf => \alu_main|ALT_INV_Mux19~5_combout\,
	combout => \alu_main|Result\(19));

-- Location: FF_X78_Y7_N20
\salumainresult_EXMEM[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \alu_main|Result\(19),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => salumainresult_EXMEM(19));

-- Location: LABCELL_X73_Y10_N54
\mux_alu|output[19]~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_alu|output[19]~41_combout\ = ( \forward|rd2_out[0]~2_combout\ & ( sreaddata2_IDEX(19) & ( (!\salusrc_IDEX~DUPLICATE_q\ & (!\mux_alu|output[17]~1_combout\ & \mux_jal|output[19]~19_combout\)) ) ) ) # ( !\forward|rd2_out[0]~2_combout\ & ( 
-- sreaddata2_IDEX(19) & ( (!\salusrc_IDEX~DUPLICATE_q\ & ((\mux_alu|output[17]~1_combout\) # (salumainresult_EXMEM(19)))) ) ) ) # ( \forward|rd2_out[0]~2_combout\ & ( !sreaddata2_IDEX(19) & ( (!\salusrc_IDEX~DUPLICATE_q\ & (!\mux_alu|output[17]~1_combout\ & 
-- \mux_jal|output[19]~19_combout\)) ) ) ) # ( !\forward|rd2_out[0]~2_combout\ & ( !sreaddata2_IDEX(19) & ( (salumainresult_EXMEM(19) & (!\salusrc_IDEX~DUPLICATE_q\ & !\mux_alu|output[17]~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000000000000001100000001001100010011000000000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salumainresult_EXMEM(19),
	datab => \ALT_INV_salusrc_IDEX~DUPLICATE_q\,
	datac => \mux_alu|ALT_INV_output[17]~1_combout\,
	datad => \mux_jal|ALT_INV_output[19]~19_combout\,
	datae => \forward|ALT_INV_rd2_out[0]~2_combout\,
	dataf => ALT_INV_sreaddata2_IDEX(19),
	combout => \mux_alu|output[19]~41_combout\);

-- Location: LABCELL_X79_Y10_N27
\alu_main|ShiftRight0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight0~0_combout\ = ( \sinstruction_IDEX[6]~DUPLICATE_q\ & ( sinstruction_IDEX(7) & ( \mux_alu|output[19]~41_combout\ ) ) ) # ( !\sinstruction_IDEX[6]~DUPLICATE_q\ & ( sinstruction_IDEX(7) & ( \mux_alu|output[18]~40_combout\ ) ) ) # ( 
-- \sinstruction_IDEX[6]~DUPLICATE_q\ & ( !sinstruction_IDEX(7) & ( \mux_alu|output[17]~39_combout\ ) ) ) # ( !\sinstruction_IDEX[6]~DUPLICATE_q\ & ( !sinstruction_IDEX(7) & ( \mux_alu|output[16]~38_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_alu|ALT_INV_output[19]~41_combout\,
	datab => \mux_alu|ALT_INV_output[17]~39_combout\,
	datac => \mux_alu|ALT_INV_output[16]~38_combout\,
	datad => \mux_alu|ALT_INV_output[18]~40_combout\,
	datae => \ALT_INV_sinstruction_IDEX[6]~DUPLICATE_q\,
	dataf => ALT_INV_sinstruction_IDEX(7),
	combout => \alu_main|ShiftRight0~0_combout\);

-- Location: LABCELL_X80_Y10_N24
\alu_main|ShiftRight0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight0~4_combout\ = ( \alu_main|ShiftRight0~0_combout\ & ( \alu_main|ShiftRight0~1_combout\ & ( (!sinstruction_IDEX(9)) # ((!\sinstruction_IDEX[8]~DUPLICATE_q\ & (\alu_main|ShiftRight0~2_combout\)) # (\sinstruction_IDEX[8]~DUPLICATE_q\ & 
-- ((\alu_main|ShiftRight0~3_combout\)))) ) ) ) # ( !\alu_main|ShiftRight0~0_combout\ & ( \alu_main|ShiftRight0~1_combout\ & ( (!\sinstruction_IDEX[8]~DUPLICATE_q\ & (sinstruction_IDEX(9) & (\alu_main|ShiftRight0~2_combout\))) # 
-- (\sinstruction_IDEX[8]~DUPLICATE_q\ & ((!sinstruction_IDEX(9)) # ((\alu_main|ShiftRight0~3_combout\)))) ) ) ) # ( \alu_main|ShiftRight0~0_combout\ & ( !\alu_main|ShiftRight0~1_combout\ & ( (!\sinstruction_IDEX[8]~DUPLICATE_q\ & ((!sinstruction_IDEX(9)) # 
-- ((\alu_main|ShiftRight0~2_combout\)))) # (\sinstruction_IDEX[8]~DUPLICATE_q\ & (sinstruction_IDEX(9) & ((\alu_main|ShiftRight0~3_combout\)))) ) ) ) # ( !\alu_main|ShiftRight0~0_combout\ & ( !\alu_main|ShiftRight0~1_combout\ & ( (sinstruction_IDEX(9) & 
-- ((!\sinstruction_IDEX[8]~DUPLICATE_q\ & (\alu_main|ShiftRight0~2_combout\)) # (\sinstruction_IDEX[8]~DUPLICATE_q\ & ((\alu_main|ShiftRight0~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IDEX[8]~DUPLICATE_q\,
	datab => ALT_INV_sinstruction_IDEX(9),
	datac => \alu_main|ALT_INV_ShiftRight0~2_combout\,
	datad => \alu_main|ALT_INV_ShiftRight0~3_combout\,
	datae => \alu_main|ALT_INV_ShiftRight0~0_combout\,
	dataf => \alu_main|ALT_INV_ShiftRight0~1_combout\,
	combout => \alu_main|ShiftRight0~4_combout\);

-- Location: LABCELL_X80_Y9_N6
\alu_main|Mux16~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux16~3_combout\ = ( \alu_main|Mux26~5_combout\ & ( \alu_main|Mux26~4_combout\ & ( \alu_main|ShiftLeft0~2_combout\ ) ) ) # ( !\alu_main|Mux26~5_combout\ & ( \alu_main|Mux26~4_combout\ & ( \alu_main|ShiftRight0~4_combout\ ) ) ) # ( 
-- \alu_main|Mux26~5_combout\ & ( !\alu_main|Mux26~4_combout\ & ( \alu_main|Mux16~0_combout\ ) ) ) # ( !\alu_main|Mux26~5_combout\ & ( !\alu_main|Mux26~4_combout\ & ( \alu_main|Mux16~2_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux16~0_combout\,
	datab => \alu_main|ALT_INV_ShiftLeft0~2_combout\,
	datac => \alu_main|ALT_INV_Mux16~2_combout\,
	datad => \alu_main|ALT_INV_ShiftRight0~4_combout\,
	datae => \alu_main|ALT_INV_Mux26~5_combout\,
	dataf => \alu_main|ALT_INV_Mux26~4_combout\,
	combout => \alu_main|Mux16~3_combout\);

-- Location: LABCELL_X81_Y6_N18
\alu_main|Mux16~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux16~5_combout\ = ( \mux_alu|output[16]~38_combout\ & ( \alu_main|Mux16~3_combout\ & ( ((\alu_main|Mux16~4_combout\ & !\alu_main|Mux26~0_combout\)) # (\alu_main|Mux26~1_combout\) ) ) ) # ( !\mux_alu|output[16]~38_combout\ & ( 
-- \alu_main|Mux16~3_combout\ & ( (!\alu_main|Mux26~1_combout\ & ((!\alu_main|Mux26~0_combout\ & (\alu_main|Mux16~4_combout\)) # (\alu_main|Mux26~0_combout\ & ((!\forward|Mux15~0_combout\))))) # (\alu_main|Mux26~1_combout\ & 
-- (((!\alu_main|Mux26~0_combout\)))) ) ) ) # ( \mux_alu|output[16]~38_combout\ & ( !\alu_main|Mux16~3_combout\ & ( (!\alu_main|Mux26~1_combout\ & (\alu_main|Mux16~4_combout\ & !\alu_main|Mux26~0_combout\)) # (\alu_main|Mux26~1_combout\ & 
-- ((\alu_main|Mux26~0_combout\))) ) ) ) # ( !\mux_alu|output[16]~38_combout\ & ( !\alu_main|Mux16~3_combout\ & ( (!\alu_main|Mux26~1_combout\ & ((!\alu_main|Mux26~0_combout\ & (\alu_main|Mux16~4_combout\)) # (\alu_main|Mux26~0_combout\ & 
-- ((!\forward|Mux15~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010101000100000001001010010010101111010011100000111010101110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux26~1_combout\,
	datab => \alu_main|ALT_INV_Mux16~4_combout\,
	datac => \alu_main|ALT_INV_Mux26~0_combout\,
	datad => \forward|ALT_INV_Mux15~0_combout\,
	datae => \mux_alu|ALT_INV_output[16]~38_combout\,
	dataf => \alu_main|ALT_INV_Mux16~3_combout\,
	combout => \alu_main|Mux16~5_combout\);

-- Location: LABCELL_X81_Y6_N42
\alu_main|Result[16]\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Result\(16) = ( \alu_main|Mux16~5_combout\ & ( (!\alu_main|Mux32~0_combout\) # (\alu_main|Result\(16)) ) ) # ( !\alu_main|Mux16~5_combout\ & ( (\alu_main|Mux32~0_combout\ & \alu_main|Result\(16)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \alu_main|ALT_INV_Mux32~0_combout\,
	datad => \alu_main|ALT_INV_Result\(16),
	dataf => \alu_main|ALT_INV_Mux16~5_combout\,
	combout => \alu_main|Result\(16));

-- Location: FF_X72_Y7_N56
\salumainresult_EXMEM[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \alu_main|Result\(16),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => salumainresult_EXMEM(16));

-- Location: LABCELL_X73_Y4_N42
\salumainresult_MEMWB[16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \salumainresult_MEMWB[16]~feeder_combout\ = ( salumainresult_EXMEM(16) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_salumainresult_EXMEM(16),
	combout => \salumainresult_MEMWB[16]~feeder_combout\);

-- Location: FF_X73_Y4_N44
\salumainresult_MEMWB[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \salumainresult_MEMWB[16]~feeder_combout\,
	sclr => \process_8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => salumainresult_MEMWB(16));

-- Location: LABCELL_X73_Y4_N3
\smemreaddata_MEMWB[16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \smemreaddata_MEMWB[16]~feeder_combout\ = ( \mem|altsyncram_component|auto_generated|q_a\(16) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mem|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	combout => \smemreaddata_MEMWB[16]~feeder_combout\);

-- Location: FF_X73_Y4_N5
\smemreaddata_MEMWB[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \smemreaddata_MEMWB[16]~feeder_combout\,
	sclr => \process_8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => smemreaddata_MEMWB(16));

-- Location: FF_X78_Y12_N59
\spc_IDEX[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_IFID(16),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_IDEX(16));

-- Location: FF_X78_Y12_N38
\spc_EXMEM[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_IDEX(16),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_EXMEM(16));

-- Location: FF_X72_Y4_N41
\spc_MEMWB[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_EXMEM(16),
	sclr => \process_8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_MEMWB(16));

-- Location: MLABCELL_X72_Y4_N30
\mux_jal|output[16]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_jal|output[16]~16_combout\ = ( \sjal_MEMWB~q\ & ( \smemtoreg_MEMWB~q\ & ( spc_MEMWB(16) ) ) ) # ( !\sjal_MEMWB~q\ & ( \smemtoreg_MEMWB~q\ & ( smemreaddata_MEMWB(16) ) ) ) # ( \sjal_MEMWB~q\ & ( !\smemtoreg_MEMWB~q\ & ( spc_MEMWB(16) ) ) ) # ( 
-- !\sjal_MEMWB~q\ & ( !\smemtoreg_MEMWB~q\ & ( salumainresult_MEMWB(16) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_salumainresult_MEMWB(16),
	datac => ALT_INV_smemreaddata_MEMWB(16),
	datad => ALT_INV_spc_MEMWB(16),
	datae => \ALT_INV_sjal_MEMWB~q\,
	dataf => \ALT_INV_smemtoreg_MEMWB~q\,
	combout => \mux_jal|output[16]~16_combout\);

-- Location: FF_X65_Y8_N50
\reg_file|registers[1][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[16]~16_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[1][16]~q\);

-- Location: MLABCELL_X65_Y8_N24
\sreaddata2_IDEX~182\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~182_combout\ = ( \reg_file|registers[2][16]~q\ & ( \reg_file|registers[3][16]~q\ & ( ((!sinstruction_IFID(16) & ((\reg_file|registers[0][16]~q\))) # (sinstruction_IFID(16) & (\reg_file|registers[1][16]~q\))) # (sinstruction_IFID(17)) ) ) 
-- ) # ( !\reg_file|registers[2][16]~q\ & ( \reg_file|registers[3][16]~q\ & ( (!sinstruction_IFID(17) & ((!sinstruction_IFID(16) & ((\reg_file|registers[0][16]~q\))) # (sinstruction_IFID(16) & (\reg_file|registers[1][16]~q\)))) # (sinstruction_IFID(17) & 
-- (sinstruction_IFID(16))) ) ) ) # ( \reg_file|registers[2][16]~q\ & ( !\reg_file|registers[3][16]~q\ & ( (!sinstruction_IFID(17) & ((!sinstruction_IFID(16) & ((\reg_file|registers[0][16]~q\))) # (sinstruction_IFID(16) & (\reg_file|registers[1][16]~q\)))) # 
-- (sinstruction_IFID(17) & (!sinstruction_IFID(16))) ) ) ) # ( !\reg_file|registers[2][16]~q\ & ( !\reg_file|registers[3][16]~q\ & ( (!sinstruction_IFID(17) & ((!sinstruction_IFID(16) & ((\reg_file|registers[0][16]~q\))) # (sinstruction_IFID(16) & 
-- (\reg_file|registers[1][16]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010010001101100111000010011100110110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(17),
	datab => ALT_INV_sinstruction_IFID(16),
	datac => \reg_file|ALT_INV_registers[1][16]~q\,
	datad => \reg_file|ALT_INV_registers[0][16]~q\,
	datae => \reg_file|ALT_INV_registers[2][16]~q\,
	dataf => \reg_file|ALT_INV_registers[3][16]~q\,
	combout => \sreaddata2_IDEX~182_combout\);

-- Location: LABCELL_X62_Y10_N48
\sreaddata2_IDEX~183\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~183_combout\ = ( sinstruction_IFID(16) & ( sinstruction_IFID(17) & ( \reg_file|registers[15][16]~q\ ) ) ) # ( !sinstruction_IFID(16) & ( sinstruction_IFID(17) & ( \reg_file|registers[14][16]~q\ ) ) ) # ( sinstruction_IFID(16) & ( 
-- !sinstruction_IFID(17) & ( \reg_file|registers[13][16]~q\ ) ) ) # ( !sinstruction_IFID(16) & ( !sinstruction_IFID(17) & ( \reg_file|registers[12][16]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[14][16]~q\,
	datab => \reg_file|ALT_INV_registers[15][16]~q\,
	datac => \reg_file|ALT_INV_registers[13][16]~q\,
	datad => \reg_file|ALT_INV_registers[12][16]~q\,
	datae => ALT_INV_sinstruction_IFID(16),
	dataf => ALT_INV_sinstruction_IFID(17),
	combout => \sreaddata2_IDEX~183_combout\);

-- Location: FF_X63_Y10_N1
\reg_file|registers[8][16]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[8][16]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[8][16]~DUPLICATE_q\);

-- Location: FF_X62_Y11_N11
\reg_file|registers[10][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[10][16]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[10][16]~q\);

-- Location: FF_X63_Y10_N25
\reg_file|registers[11][16]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[16]~16_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[11][16]~DUPLICATE_q\);

-- Location: LABCELL_X62_Y11_N27
\sreaddata2_IDEX~181\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~181_combout\ = ( sinstruction_IFID(17) & ( \reg_file|registers[9][16]~q\ & ( (!sinstruction_IFID(16) & (\reg_file|registers[10][16]~q\)) # (sinstruction_IFID(16) & ((\reg_file|registers[11][16]~DUPLICATE_q\))) ) ) ) # ( 
-- !sinstruction_IFID(17) & ( \reg_file|registers[9][16]~q\ & ( (sinstruction_IFID(16)) # (\reg_file|registers[8][16]~DUPLICATE_q\) ) ) ) # ( sinstruction_IFID(17) & ( !\reg_file|registers[9][16]~q\ & ( (!sinstruction_IFID(16) & 
-- (\reg_file|registers[10][16]~q\)) # (sinstruction_IFID(16) & ((\reg_file|registers[11][16]~DUPLICATE_q\))) ) ) ) # ( !sinstruction_IFID(17) & ( !\reg_file|registers[9][16]~q\ & ( (\reg_file|registers[8][16]~DUPLICATE_q\ & !sinstruction_IFID(16)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000001100110000111101010101111111110011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[8][16]~DUPLICATE_q\,
	datab => \reg_file|ALT_INV_registers[10][16]~q\,
	datac => \reg_file|ALT_INV_registers[11][16]~DUPLICATE_q\,
	datad => ALT_INV_sinstruction_IFID(16),
	datae => ALT_INV_sinstruction_IFID(17),
	dataf => \reg_file|ALT_INV_registers[9][16]~q\,
	combout => \sreaddata2_IDEX~181_combout\);

-- Location: LABCELL_X71_Y5_N57
\sreaddata2_IDEX~184\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~184_combout\ = ( \reg_file|registers[4][16]~q\ & ( \reg_file|registers[7][16]~q\ & ( (!sinstruction_IFID(16) & (((!sinstruction_IFID(17)) # (\reg_file|registers[6][16]~q\)))) # (sinstruction_IFID(16) & (((sinstruction_IFID(17))) # 
-- (\reg_file|registers[5][16]~q\))) ) ) ) # ( !\reg_file|registers[4][16]~q\ & ( \reg_file|registers[7][16]~q\ & ( (!sinstruction_IFID(16) & (((\reg_file|registers[6][16]~q\ & sinstruction_IFID(17))))) # (sinstruction_IFID(16) & (((sinstruction_IFID(17))) # 
-- (\reg_file|registers[5][16]~q\))) ) ) ) # ( \reg_file|registers[4][16]~q\ & ( !\reg_file|registers[7][16]~q\ & ( (!sinstruction_IFID(16) & (((!sinstruction_IFID(17)) # (\reg_file|registers[6][16]~q\)))) # (sinstruction_IFID(16) & 
-- (\reg_file|registers[5][16]~q\ & ((!sinstruction_IFID(17))))) ) ) ) # ( !\reg_file|registers[4][16]~q\ & ( !\reg_file|registers[7][16]~q\ & ( (!sinstruction_IFID(16) & (((\reg_file|registers[6][16]~q\ & sinstruction_IFID(17))))) # (sinstruction_IFID(16) & 
-- (\reg_file|registers[5][16]~q\ & ((!sinstruction_IFID(17))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110000111101010011000000000101001111111111010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[5][16]~q\,
	datab => \reg_file|ALT_INV_registers[6][16]~q\,
	datac => ALT_INV_sinstruction_IFID(16),
	datad => ALT_INV_sinstruction_IFID(17),
	datae => \reg_file|ALT_INV_registers[4][16]~q\,
	dataf => \reg_file|ALT_INV_registers[7][16]~q\,
	combout => \sreaddata2_IDEX~184_combout\);

-- Location: MLABCELL_X65_Y4_N30
\sreaddata2_IDEX~185\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~185_combout\ = ( \sreaddata2_IDEX~181_combout\ & ( \sreaddata2_IDEX~184_combout\ & ( (!sinstruction_IFID(19) & (((sinstruction_IFID(18))) # (\sreaddata2_IDEX~182_combout\))) # (sinstruction_IFID(19) & (((!sinstruction_IFID(18)) # 
-- (\sreaddata2_IDEX~183_combout\)))) ) ) ) # ( !\sreaddata2_IDEX~181_combout\ & ( \sreaddata2_IDEX~184_combout\ & ( (!sinstruction_IFID(19) & (((sinstruction_IFID(18))) # (\sreaddata2_IDEX~182_combout\))) # (sinstruction_IFID(19) & 
-- (((\sreaddata2_IDEX~183_combout\ & sinstruction_IFID(18))))) ) ) ) # ( \sreaddata2_IDEX~181_combout\ & ( !\sreaddata2_IDEX~184_combout\ & ( (!sinstruction_IFID(19) & (\sreaddata2_IDEX~182_combout\ & ((!sinstruction_IFID(18))))) # (sinstruction_IFID(19) & 
-- (((!sinstruction_IFID(18)) # (\sreaddata2_IDEX~183_combout\)))) ) ) ) # ( !\sreaddata2_IDEX~181_combout\ & ( !\sreaddata2_IDEX~184_combout\ & ( (!sinstruction_IFID(19) & (\sreaddata2_IDEX~182_combout\ & ((!sinstruction_IFID(18))))) # 
-- (sinstruction_IFID(19) & (((\sreaddata2_IDEX~183_combout\ & sinstruction_IFID(18))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000101011101110000010100100010101011110111011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(19),
	datab => \ALT_INV_sreaddata2_IDEX~182_combout\,
	datac => \ALT_INV_sreaddata2_IDEX~183_combout\,
	datad => ALT_INV_sinstruction_IFID(18),
	datae => \ALT_INV_sreaddata2_IDEX~181_combout\,
	dataf => \ALT_INV_sreaddata2_IDEX~184_combout\,
	combout => \sreaddata2_IDEX~185_combout\);

-- Location: LABCELL_X67_Y5_N39
\sreaddata2_IDEX~176\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~176_combout\ = ( \reg_file|registers[16][16]~q\ & ( \reg_file|registers[24][16]~q\ & ( (!sinstruction_IFID(18)) # ((!sinstruction_IFID(19) & (\reg_file|registers[20][16]~q\)) # (sinstruction_IFID(19) & ((\reg_file|registers[28][16]~q\)))) 
-- ) ) ) # ( !\reg_file|registers[16][16]~q\ & ( \reg_file|registers[24][16]~q\ & ( (!sinstruction_IFID(18) & (((sinstruction_IFID(19))))) # (sinstruction_IFID(18) & ((!sinstruction_IFID(19) & (\reg_file|registers[20][16]~q\)) # (sinstruction_IFID(19) & 
-- ((\reg_file|registers[28][16]~q\))))) ) ) ) # ( \reg_file|registers[16][16]~q\ & ( !\reg_file|registers[24][16]~q\ & ( (!sinstruction_IFID(18) & (((!sinstruction_IFID(19))))) # (sinstruction_IFID(18) & ((!sinstruction_IFID(19) & 
-- (\reg_file|registers[20][16]~q\)) # (sinstruction_IFID(19) & ((\reg_file|registers[28][16]~q\))))) ) ) ) # ( !\reg_file|registers[16][16]~q\ & ( !\reg_file|registers[24][16]~q\ & ( (sinstruction_IFID(18) & ((!sinstruction_IFID(19) & 
-- (\reg_file|registers[20][16]~q\)) # (sinstruction_IFID(19) & ((\reg_file|registers[28][16]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000011111101010000001100000101111100111111010111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[20][16]~q\,
	datab => \reg_file|ALT_INV_registers[28][16]~q\,
	datac => ALT_INV_sinstruction_IFID(18),
	datad => ALT_INV_sinstruction_IFID(19),
	datae => \reg_file|ALT_INV_registers[16][16]~q\,
	dataf => \reg_file|ALT_INV_registers[24][16]~q\,
	combout => \sreaddata2_IDEX~176_combout\);

-- Location: LABCELL_X71_Y11_N6
\sreaddata2_IDEX~178\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~178_combout\ = ( \reg_file|registers[26][16]~q\ & ( sinstruction_IFID(19) & ( (!\sinstruction_IFID[18]~DUPLICATE_q\) # (\reg_file|registers[30][16]~q\) ) ) ) # ( !\reg_file|registers[26][16]~q\ & ( sinstruction_IFID(19) & ( 
-- (\reg_file|registers[30][16]~q\ & \sinstruction_IFID[18]~DUPLICATE_q\) ) ) ) # ( \reg_file|registers[26][16]~q\ & ( !sinstruction_IFID(19) & ( (!\sinstruction_IFID[18]~DUPLICATE_q\ & ((\reg_file|registers[18][16]~q\))) # 
-- (\sinstruction_IFID[18]~DUPLICATE_q\ & (\reg_file|registers[22][16]~q\)) ) ) ) # ( !\reg_file|registers[26][16]~q\ & ( !sinstruction_IFID(19) & ( (!\sinstruction_IFID[18]~DUPLICATE_q\ & ((\reg_file|registers[18][16]~q\))) # 
-- (\sinstruction_IFID[18]~DUPLICATE_q\ & (\reg_file|registers[22][16]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000111111001100000101000001011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[30][16]~q\,
	datab => \reg_file|ALT_INV_registers[22][16]~q\,
	datac => \ALT_INV_sinstruction_IFID[18]~DUPLICATE_q\,
	datad => \reg_file|ALT_INV_registers[18][16]~q\,
	datae => \reg_file|ALT_INV_registers[26][16]~q\,
	dataf => ALT_INV_sinstruction_IFID(19),
	combout => \sreaddata2_IDEX~178_combout\);

-- Location: LABCELL_X68_Y5_N12
\sreaddata2_IDEX~177\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~177_combout\ = ( \reg_file|registers[17][16]~q\ & ( \reg_file|registers[29][16]~q\ & ( (!sinstruction_IFID(19) & (((!sinstruction_IFID(18)) # (\reg_file|registers[21][16]~q\)))) # (sinstruction_IFID(19) & (((sinstruction_IFID(18))) # 
-- (\reg_file|registers[25][16]~q\))) ) ) ) # ( !\reg_file|registers[17][16]~q\ & ( \reg_file|registers[29][16]~q\ & ( (!sinstruction_IFID(19) & (((\reg_file|registers[21][16]~q\ & sinstruction_IFID(18))))) # (sinstruction_IFID(19) & 
-- (((sinstruction_IFID(18))) # (\reg_file|registers[25][16]~q\))) ) ) ) # ( \reg_file|registers[17][16]~q\ & ( !\reg_file|registers[29][16]~q\ & ( (!sinstruction_IFID(19) & (((!sinstruction_IFID(18)) # (\reg_file|registers[21][16]~q\)))) # 
-- (sinstruction_IFID(19) & (\reg_file|registers[25][16]~q\ & ((!sinstruction_IFID(18))))) ) ) ) # ( !\reg_file|registers[17][16]~q\ & ( !\reg_file|registers[29][16]~q\ & ( (!sinstruction_IFID(19) & (((\reg_file|registers[21][16]~q\ & 
-- sinstruction_IFID(18))))) # (sinstruction_IFID(19) & (\reg_file|registers[25][16]~q\ & ((!sinstruction_IFID(18))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001100110111010000110000010001001111111101110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[25][16]~q\,
	datab => ALT_INV_sinstruction_IFID(19),
	datac => \reg_file|ALT_INV_registers[21][16]~q\,
	datad => ALT_INV_sinstruction_IFID(18),
	datae => \reg_file|ALT_INV_registers[17][16]~q\,
	dataf => \reg_file|ALT_INV_registers[29][16]~q\,
	combout => \sreaddata2_IDEX~177_combout\);

-- Location: LABCELL_X64_Y12_N21
\sreaddata2_IDEX~179\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~179_combout\ = ( \reg_file|registers[31][16]~q\ & ( \reg_file|registers[23][16]~q\ & ( ((!sinstruction_IFID(19) & ((\reg_file|registers[19][16]~q\))) # (sinstruction_IFID(19) & (\reg_file|registers[27][16]~q\))) # (sinstruction_IFID(18)) 
-- ) ) ) # ( !\reg_file|registers[31][16]~q\ & ( \reg_file|registers[23][16]~q\ & ( (!sinstruction_IFID(19) & (((sinstruction_IFID(18)) # (\reg_file|registers[19][16]~q\)))) # (sinstruction_IFID(19) & (\reg_file|registers[27][16]~q\ & 
-- ((!sinstruction_IFID(18))))) ) ) ) # ( \reg_file|registers[31][16]~q\ & ( !\reg_file|registers[23][16]~q\ & ( (!sinstruction_IFID(19) & (((\reg_file|registers[19][16]~q\ & !sinstruction_IFID(18))))) # (sinstruction_IFID(19) & (((sinstruction_IFID(18))) # 
-- (\reg_file|registers[27][16]~q\))) ) ) ) # ( !\reg_file|registers[31][16]~q\ & ( !\reg_file|registers[23][16]~q\ & ( (!sinstruction_IFID(18) & ((!sinstruction_IFID(19) & ((\reg_file|registers[19][16]~q\))) # (sinstruction_IFID(19) & 
-- (\reg_file|registers[27][16]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100000000000111010011001100011101110011000001110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[27][16]~q\,
	datab => ALT_INV_sinstruction_IFID(19),
	datac => \reg_file|ALT_INV_registers[19][16]~q\,
	datad => ALT_INV_sinstruction_IFID(18),
	datae => \reg_file|ALT_INV_registers[31][16]~q\,
	dataf => \reg_file|ALT_INV_registers[23][16]~q\,
	combout => \sreaddata2_IDEX~179_combout\);

-- Location: MLABCELL_X65_Y4_N24
\sreaddata2_IDEX~180\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~180_combout\ = ( \sreaddata2_IDEX~177_combout\ & ( \sreaddata2_IDEX~179_combout\ & ( ((!sinstruction_IFID(17) & (\sreaddata2_IDEX~176_combout\)) # (sinstruction_IFID(17) & ((\sreaddata2_IDEX~178_combout\)))) # (sinstruction_IFID(16)) ) ) 
-- ) # ( !\sreaddata2_IDEX~177_combout\ & ( \sreaddata2_IDEX~179_combout\ & ( (!sinstruction_IFID(16) & ((!sinstruction_IFID(17) & (\sreaddata2_IDEX~176_combout\)) # (sinstruction_IFID(17) & ((\sreaddata2_IDEX~178_combout\))))) # (sinstruction_IFID(16) & 
-- (((sinstruction_IFID(17))))) ) ) ) # ( \sreaddata2_IDEX~177_combout\ & ( !\sreaddata2_IDEX~179_combout\ & ( (!sinstruction_IFID(16) & ((!sinstruction_IFID(17) & (\sreaddata2_IDEX~176_combout\)) # (sinstruction_IFID(17) & 
-- ((\sreaddata2_IDEX~178_combout\))))) # (sinstruction_IFID(16) & (((!sinstruction_IFID(17))))) ) ) ) # ( !\sreaddata2_IDEX~177_combout\ & ( !\sreaddata2_IDEX~179_combout\ & ( (!sinstruction_IFID(16) & ((!sinstruction_IFID(17) & 
-- (\sreaddata2_IDEX~176_combout\)) # (sinstruction_IFID(17) & ((\sreaddata2_IDEX~178_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100011100000111110001000011010011110111001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sreaddata2_IDEX~176_combout\,
	datab => ALT_INV_sinstruction_IFID(16),
	datac => ALT_INV_sinstruction_IFID(17),
	datad => \ALT_INV_sreaddata2_IDEX~178_combout\,
	datae => \ALT_INV_sreaddata2_IDEX~177_combout\,
	dataf => \ALT_INV_sreaddata2_IDEX~179_combout\,
	combout => \sreaddata2_IDEX~180_combout\);

-- Location: MLABCELL_X65_Y4_N15
\sreaddata2_IDEX~186\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~186_combout\ = ( \sreaddata2_IDEX~180_combout\ & ( (\sreaddata2_IDEX~185_combout\) # (\sinstruction_IFID[20]~DUPLICATE_q\) ) ) # ( !\sreaddata2_IDEX~180_combout\ & ( (!\sinstruction_IFID[20]~DUPLICATE_q\ & \sreaddata2_IDEX~185_combout\) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IFID[20]~DUPLICATE_q\,
	datac => \ALT_INV_sreaddata2_IDEX~185_combout\,
	dataf => \ALT_INV_sreaddata2_IDEX~180_combout\,
	combout => \sreaddata2_IDEX~186_combout\);

-- Location: FF_X65_Y4_N16
\sreaddata2_IDEX[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sreaddata2_IDEX~186_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata2_IDEX(16));

-- Location: MLABCELL_X72_Y7_N57
\mux_alu|output[16]~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_alu|output[16]~37_combout\ = ( \forward|rd2_out[0]~2_combout\ & ( \mux_jal|output[16]~16_combout\ ) ) # ( !\forward|rd2_out[0]~2_combout\ & ( \mux_jal|output[16]~16_combout\ & ( (!\mux_alu|output[17]~1_combout\ & ((salumainresult_EXMEM(16)))) # 
-- (\mux_alu|output[17]~1_combout\ & (sreaddata2_IDEX(16))) ) ) ) # ( !\forward|rd2_out[0]~2_combout\ & ( !\mux_jal|output[16]~16_combout\ & ( (!\mux_alu|output[17]~1_combout\ & ((salumainresult_EXMEM(16)))) # (\mux_alu|output[17]~1_combout\ & 
-- (sreaddata2_IDEX(16))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000000000000000000011111100111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_sreaddata2_IDEX(16),
	datac => \mux_alu|ALT_INV_output[17]~1_combout\,
	datad => ALT_INV_salumainresult_EXMEM(16),
	datae => \forward|ALT_INV_rd2_out[0]~2_combout\,
	dataf => \mux_jal|ALT_INV_output[16]~16_combout\,
	combout => \mux_alu|output[16]~37_combout\);

-- Location: LABCELL_X75_Y7_N33
\mux_alu|output[16]~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_alu|output[16]~38_combout\ = ( \mux_alu|output[16]~37_combout\ & ( (!\salusrc_IDEX~DUPLICATE_q\) # (\sinstruction_IDEX[15]~DUPLICATE_q\) ) ) # ( !\mux_alu|output[16]~37_combout\ & ( (\salusrc_IDEX~DUPLICATE_q\ & \sinstruction_IDEX[15]~DUPLICATE_q\) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_salusrc_IDEX~DUPLICATE_q\,
	datad => \ALT_INV_sinstruction_IDEX[15]~DUPLICATE_q\,
	dataf => \mux_alu|ALT_INV_output[16]~37_combout\,
	combout => \mux_alu|output[16]~38_combout\);

-- Location: LABCELL_X80_Y5_N33
\alu_main|ShiftRight1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight1~17_combout\ = ( \forward|Mux31~0_combout\ & ( \forward|Mux30~0_combout\ & ( \mux_alu|output[16]~38_combout\ ) ) ) # ( !\forward|Mux31~0_combout\ & ( \forward|Mux30~0_combout\ & ( \mux_alu|output[15]~36_combout\ ) ) ) # ( 
-- \forward|Mux31~0_combout\ & ( !\forward|Mux30~0_combout\ & ( \mux_alu|output[14]~34_combout\ ) ) ) # ( !\forward|Mux31~0_combout\ & ( !\forward|Mux30~0_combout\ & ( \mux_alu|output[13]~31_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_alu|ALT_INV_output[15]~36_combout\,
	datab => \mux_alu|ALT_INV_output[13]~31_combout\,
	datac => \mux_alu|ALT_INV_output[14]~34_combout\,
	datad => \mux_alu|ALT_INV_output[16]~38_combout\,
	datae => \forward|ALT_INV_Mux31~0_combout\,
	dataf => \forward|ALT_INV_Mux30~0_combout\,
	combout => \alu_main|ShiftRight1~17_combout\);

-- Location: MLABCELL_X78_Y9_N54
\alu_main|ShiftRight1~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight1~16_combout\ = ( \mux_alu|output[6]~16_combout\ & ( \mux_alu|output[5]~14_combout\ & ( (!\forward|Mux30~0_combout\) # ((!\forward|Mux31~0_combout\ & (\mux_alu|output[7]~18_combout\)) # (\forward|Mux31~0_combout\ & 
-- ((\mux_alu|output[8]~20_combout\)))) ) ) ) # ( !\mux_alu|output[6]~16_combout\ & ( \mux_alu|output[5]~14_combout\ & ( (!\forward|Mux30~0_combout\ & (((!\forward|Mux31~0_combout\)))) # (\forward|Mux30~0_combout\ & ((!\forward|Mux31~0_combout\ & 
-- (\mux_alu|output[7]~18_combout\)) # (\forward|Mux31~0_combout\ & ((\mux_alu|output[8]~20_combout\))))) ) ) ) # ( \mux_alu|output[6]~16_combout\ & ( !\mux_alu|output[5]~14_combout\ & ( (!\forward|Mux30~0_combout\ & (((\forward|Mux31~0_combout\)))) # 
-- (\forward|Mux30~0_combout\ & ((!\forward|Mux31~0_combout\ & (\mux_alu|output[7]~18_combout\)) # (\forward|Mux31~0_combout\ & ((\mux_alu|output[8]~20_combout\))))) ) ) ) # ( !\mux_alu|output[6]~16_combout\ & ( !\mux_alu|output[5]~14_combout\ & ( 
-- (\forward|Mux30~0_combout\ & ((!\forward|Mux31~0_combout\ & (\mux_alu|output[7]~18_combout\)) # (\forward|Mux31~0_combout\ & ((\mux_alu|output[8]~20_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010011000111000001111111010000110100111101110011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_alu|ALT_INV_output[7]~18_combout\,
	datab => \forward|ALT_INV_Mux30~0_combout\,
	datac => \forward|ALT_INV_Mux31~0_combout\,
	datad => \mux_alu|ALT_INV_output[8]~20_combout\,
	datae => \mux_alu|ALT_INV_output[6]~16_combout\,
	dataf => \mux_alu|ALT_INV_output[5]~14_combout\,
	combout => \alu_main|ShiftRight1~16_combout\);

-- Location: LABCELL_X81_Y5_N39
\alu_main|ShiftRight1~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight1~15_combout\ = ( \forward|Mux31~0_combout\ & ( \forward|Mux30~0_combout\ & ( \mux_alu|output[12]~28_combout\ ) ) ) # ( !\forward|Mux31~0_combout\ & ( \forward|Mux30~0_combout\ & ( \mux_alu|output[11]~26_combout\ ) ) ) # ( 
-- \forward|Mux31~0_combout\ & ( !\forward|Mux30~0_combout\ & ( \mux_alu|output[10]~24_combout\ ) ) ) # ( !\forward|Mux31~0_combout\ & ( !\forward|Mux30~0_combout\ & ( \mux_alu|output[9]~22_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_alu|ALT_INV_output[9]~22_combout\,
	datab => \mux_alu|ALT_INV_output[12]~28_combout\,
	datac => \mux_alu|ALT_INV_output[10]~24_combout\,
	datad => \mux_alu|ALT_INV_output[11]~26_combout\,
	datae => \forward|ALT_INV_Mux31~0_combout\,
	dataf => \forward|ALT_INV_Mux30~0_combout\,
	combout => \alu_main|ShiftRight1~15_combout\);

-- Location: LABCELL_X80_Y5_N42
\alu_main|Mux1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux1~17_combout\ = ( \alu_main|ShiftRight1~16_combout\ & ( \alu_main|ShiftRight1~15_combout\ & ( (!\alu_main|Mux1~15_combout\ & (((\alu_main|Mux1~16_combout\) # (\alu_main|ShiftRight1~14_combout\)))) # (\alu_main|Mux1~15_combout\ & 
-- (((!\alu_main|Mux1~16_combout\)) # (\alu_main|ShiftRight1~17_combout\))) ) ) ) # ( !\alu_main|ShiftRight1~16_combout\ & ( \alu_main|ShiftRight1~15_combout\ & ( (!\alu_main|Mux1~15_combout\ & (((\alu_main|ShiftRight1~14_combout\ & 
-- !\alu_main|Mux1~16_combout\)))) # (\alu_main|Mux1~15_combout\ & (((!\alu_main|Mux1~16_combout\)) # (\alu_main|ShiftRight1~17_combout\))) ) ) ) # ( \alu_main|ShiftRight1~16_combout\ & ( !\alu_main|ShiftRight1~15_combout\ & ( (!\alu_main|Mux1~15_combout\ & 
-- (((\alu_main|Mux1~16_combout\) # (\alu_main|ShiftRight1~14_combout\)))) # (\alu_main|Mux1~15_combout\ & (\alu_main|ShiftRight1~17_combout\ & ((\alu_main|Mux1~16_combout\)))) ) ) ) # ( !\alu_main|ShiftRight1~16_combout\ & ( 
-- !\alu_main|ShiftRight1~15_combout\ & ( (!\alu_main|Mux1~15_combout\ & (((\alu_main|ShiftRight1~14_combout\ & !\alu_main|Mux1~16_combout\)))) # (\alu_main|Mux1~15_combout\ & (\alu_main|ShiftRight1~17_combout\ & ((\alu_main|Mux1~16_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000010001000011001101110100111111000100010011111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_ShiftRight1~17_combout\,
	datab => \alu_main|ALT_INV_Mux1~15_combout\,
	datac => \alu_main|ALT_INV_ShiftRight1~14_combout\,
	datad => \alu_main|ALT_INV_Mux1~16_combout\,
	datae => \alu_main|ALT_INV_ShiftRight1~16_combout\,
	dataf => \alu_main|ALT_INV_ShiftRight1~15_combout\,
	combout => \alu_main|Mux1~17_combout\);

-- Location: LABCELL_X80_Y7_N30
\alu_main|Mux1~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux1~10_combout\ = ( \alu_main|ShiftLeft1~6_combout\ & ( (!salucontrol_IDEX(1) & (((!\alu_main|ShiftLeft0~1_combout\) # (\sinstruction_IDEX[10]~DUPLICATE_q\)))) # (salucontrol_IDEX(1) & (salucontrol_IDEX(3))) ) ) # ( 
-- !\alu_main|ShiftLeft1~6_combout\ & ( (!salucontrol_IDEX(1) & ((!\alu_main|ShiftLeft0~1_combout\) # (\sinstruction_IDEX[10]~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011001100110000001100110011010001110111011101000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salucontrol_IDEX(3),
	datab => ALT_INV_salucontrol_IDEX(1),
	datac => \alu_main|ALT_INV_ShiftLeft0~1_combout\,
	datad => \ALT_INV_sinstruction_IDEX[10]~DUPLICATE_q\,
	dataf => \alu_main|ALT_INV_ShiftLeft1~6_combout\,
	combout => \alu_main|Mux1~10_combout\);

-- Location: MLABCELL_X82_Y6_N3
\alu_main|Mux1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux1~9_combout\ = ( \alu_main|Mux1~8_combout\ & ( \mux_alu|output[1]~6_combout\ & ( (!\alu_main|Mux1~7_combout\ & (\mux_alu|output[2]~8_combout\)) # (\alu_main|Mux1~7_combout\ & ((\mux_alu|output[4]~12_combout\))) ) ) ) # ( 
-- !\alu_main|Mux1~8_combout\ & ( \mux_alu|output[1]~6_combout\ & ( (!\alu_main|Mux1~7_combout\) # (\mux_alu|output[3]~10_combout\) ) ) ) # ( \alu_main|Mux1~8_combout\ & ( !\mux_alu|output[1]~6_combout\ & ( (!\alu_main|Mux1~7_combout\ & 
-- (\mux_alu|output[2]~8_combout\)) # (\alu_main|Mux1~7_combout\ & ((\mux_alu|output[4]~12_combout\))) ) ) ) # ( !\alu_main|Mux1~8_combout\ & ( !\mux_alu|output[1]~6_combout\ & ( (\mux_alu|output[3]~10_combout\ & \alu_main|Mux1~7_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111010101010011001111111111000011110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_alu|ALT_INV_output[2]~8_combout\,
	datab => \mux_alu|ALT_INV_output[4]~12_combout\,
	datac => \mux_alu|ALT_INV_output[3]~10_combout\,
	datad => \alu_main|ALT_INV_Mux1~7_combout\,
	datae => \alu_main|ALT_INV_Mux1~8_combout\,
	dataf => \mux_alu|ALT_INV_output[1]~6_combout\,
	combout => \alu_main|Mux1~9_combout\);

-- Location: LABCELL_X81_Y5_N36
\alu_main|ShiftRight0~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight0~15_combout\ = ( sinstruction_IDEX(6) & ( \sinstruction_IDEX[7]~DUPLICATE_q\ & ( \mux_alu|output[12]~28_combout\ ) ) ) # ( !sinstruction_IDEX(6) & ( \sinstruction_IDEX[7]~DUPLICATE_q\ & ( \mux_alu|output[11]~26_combout\ ) ) ) # ( 
-- sinstruction_IDEX(6) & ( !\sinstruction_IDEX[7]~DUPLICATE_q\ & ( \mux_alu|output[10]~24_combout\ ) ) ) # ( !sinstruction_IDEX(6) & ( !\sinstruction_IDEX[7]~DUPLICATE_q\ & ( \mux_alu|output[9]~22_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_alu|ALT_INV_output[9]~22_combout\,
	datab => \mux_alu|ALT_INV_output[12]~28_combout\,
	datac => \mux_alu|ALT_INV_output[11]~26_combout\,
	datad => \mux_alu|ALT_INV_output[10]~24_combout\,
	datae => ALT_INV_sinstruction_IDEX(6),
	dataf => \ALT_INV_sinstruction_IDEX[7]~DUPLICATE_q\,
	combout => \alu_main|ShiftRight0~15_combout\);

-- Location: LABCELL_X80_Y5_N30
\alu_main|ShiftRight0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight0~17_combout\ = ( sinstruction_IDEX(6) & ( sinstruction_IDEX(7) & ( \mux_alu|output[16]~38_combout\ ) ) ) # ( !sinstruction_IDEX(6) & ( sinstruction_IDEX(7) & ( \mux_alu|output[15]~36_combout\ ) ) ) # ( sinstruction_IDEX(6) & ( 
-- !sinstruction_IDEX(7) & ( \mux_alu|output[14]~34_combout\ ) ) ) # ( !sinstruction_IDEX(6) & ( !sinstruction_IDEX(7) & ( \mux_alu|output[13]~31_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_alu|ALT_INV_output[15]~36_combout\,
	datab => \mux_alu|ALT_INV_output[13]~31_combout\,
	datac => \mux_alu|ALT_INV_output[16]~38_combout\,
	datad => \mux_alu|ALT_INV_output[14]~34_combout\,
	datae => ALT_INV_sinstruction_IDEX(6),
	dataf => ALT_INV_sinstruction_IDEX(7),
	combout => \alu_main|ShiftRight0~17_combout\);

-- Location: MLABCELL_X78_Y8_N36
\alu_main|ShiftRight0~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight0~16_combout\ = ( \mux_alu|output[6]~16_combout\ & ( \mux_alu|output[5]~14_combout\ & ( (!sinstruction_IDEX(7)) # ((!sinstruction_IDEX(6) & ((\mux_alu|output[7]~18_combout\))) # (sinstruction_IDEX(6) & 
-- (\mux_alu|output[8]~20_combout\))) ) ) ) # ( !\mux_alu|output[6]~16_combout\ & ( \mux_alu|output[5]~14_combout\ & ( (!sinstruction_IDEX(6) & (((!sinstruction_IDEX(7)) # (\mux_alu|output[7]~18_combout\)))) # (sinstruction_IDEX(6) & 
-- (\mux_alu|output[8]~20_combout\ & ((sinstruction_IDEX(7))))) ) ) ) # ( \mux_alu|output[6]~16_combout\ & ( !\mux_alu|output[5]~14_combout\ & ( (!sinstruction_IDEX(6) & (((\mux_alu|output[7]~18_combout\ & sinstruction_IDEX(7))))) # (sinstruction_IDEX(6) & 
-- (((!sinstruction_IDEX(7))) # (\mux_alu|output[8]~20_combout\))) ) ) ) # ( !\mux_alu|output[6]~16_combout\ & ( !\mux_alu|output[5]~14_combout\ & ( (sinstruction_IDEX(7) & ((!sinstruction_IDEX(6) & ((\mux_alu|output[7]~18_combout\))) # (sinstruction_IDEX(6) 
-- & (\mux_alu|output[8]~20_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101001100110001110111001100000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_alu|ALT_INV_output[8]~20_combout\,
	datab => ALT_INV_sinstruction_IDEX(6),
	datac => \mux_alu|ALT_INV_output[7]~18_combout\,
	datad => ALT_INV_sinstruction_IDEX(7),
	datae => \mux_alu|ALT_INV_output[6]~16_combout\,
	dataf => \mux_alu|ALT_INV_output[5]~14_combout\,
	combout => \alu_main|ShiftRight0~16_combout\);

-- Location: LABCELL_X80_Y5_N48
\alu_main|Mux1~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux1~14_combout\ = ( \alu_main|ShiftRight0~14_combout\ & ( \alu_main|ShiftRight0~16_combout\ & ( (!\alu_main|Mux1~12_combout\) # ((!\alu_main|Mux1~13_combout\ & (\alu_main|ShiftRight0~15_combout\)) # (\alu_main|Mux1~13_combout\ & 
-- ((\alu_main|ShiftRight0~17_combout\)))) ) ) ) # ( !\alu_main|ShiftRight0~14_combout\ & ( \alu_main|ShiftRight0~16_combout\ & ( (!\alu_main|Mux1~13_combout\ & (\alu_main|ShiftRight0~15_combout\ & (\alu_main|Mux1~12_combout\))) # (\alu_main|Mux1~13_combout\ 
-- & (((!\alu_main|Mux1~12_combout\) # (\alu_main|ShiftRight0~17_combout\)))) ) ) ) # ( \alu_main|ShiftRight0~14_combout\ & ( !\alu_main|ShiftRight0~16_combout\ & ( (!\alu_main|Mux1~13_combout\ & (((!\alu_main|Mux1~12_combout\)) # 
-- (\alu_main|ShiftRight0~15_combout\))) # (\alu_main|Mux1~13_combout\ & (((\alu_main|Mux1~12_combout\ & \alu_main|ShiftRight0~17_combout\)))) ) ) ) # ( !\alu_main|ShiftRight0~14_combout\ & ( !\alu_main|ShiftRight0~16_combout\ & ( (\alu_main|Mux1~12_combout\ 
-- & ((!\alu_main|Mux1~13_combout\ & (\alu_main|ShiftRight0~15_combout\)) # (\alu_main|Mux1~13_combout\ & ((\alu_main|ShiftRight0~17_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000111101000101010011101010010010101111111001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux1~13_combout\,
	datab => \alu_main|ALT_INV_ShiftRight0~15_combout\,
	datac => \alu_main|ALT_INV_Mux1~12_combout\,
	datad => \alu_main|ALT_INV_ShiftRight0~17_combout\,
	datae => \alu_main|ALT_INV_ShiftRight0~14_combout\,
	dataf => \alu_main|ALT_INV_ShiftRight0~16_combout\,
	combout => \alu_main|Mux1~14_combout\);

-- Location: LABCELL_X80_Y5_N3
\alu_main|Mux1~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux1~18_combout\ = ( \alu_main|Mux1~9_combout\ & ( \alu_main|Mux1~14_combout\ & ( (!\alu_main|Mux1~11_combout\) # ((\alu_main|Mux1~17_combout\ & !\alu_main|Mux1~10_combout\)) ) ) ) # ( !\alu_main|Mux1~9_combout\ & ( \alu_main|Mux1~14_combout\ & 
-- ( (!\alu_main|Mux1~11_combout\ & ((\alu_main|Mux1~10_combout\))) # (\alu_main|Mux1~11_combout\ & (\alu_main|Mux1~17_combout\ & !\alu_main|Mux1~10_combout\)) ) ) ) # ( \alu_main|Mux1~9_combout\ & ( !\alu_main|Mux1~14_combout\ & ( 
-- (!\alu_main|Mux1~10_combout\ & ((!\alu_main|Mux1~11_combout\) # (\alu_main|Mux1~17_combout\))) ) ) ) # ( !\alu_main|Mux1~9_combout\ & ( !\alu_main|Mux1~14_combout\ & ( (\alu_main|Mux1~11_combout\ & (\alu_main|Mux1~17_combout\ & 
-- !\alu_main|Mux1~10_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000000101110110000000000010001101010101011101110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux1~11_combout\,
	datab => \alu_main|ALT_INV_Mux1~17_combout\,
	datad => \alu_main|ALT_INV_Mux1~10_combout\,
	datae => \alu_main|ALT_INV_Mux1~9_combout\,
	dataf => \alu_main|ALT_INV_Mux1~14_combout\,
	combout => \alu_main|Mux1~18_combout\);

-- Location: MLABCELL_X82_Y9_N6
\alu_main|Mux1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux1~2_combout\ = ( \alu_main|ShiftLeft1~1_combout\ & ( \alu_main|ShiftLeft1~8_combout\ & ( ((!\forward|Mux30~0_combout\ & !\mux_alu|output[1]~6_combout\)) # (\alu_main|Mux1~0_combout\) ) ) ) # ( !\alu_main|ShiftLeft1~1_combout\ & ( 
-- \alu_main|ShiftLeft1~8_combout\ & ( (!\alu_main|Mux1~0_combout\ & (!\forward|Mux30~0_combout\ & !\mux_alu|output[1]~6_combout\)) ) ) ) # ( \alu_main|ShiftLeft1~1_combout\ & ( !\alu_main|ShiftLeft1~8_combout\ & ( (!\alu_main|Mux1~0_combout\ & 
-- (!\forward|Mux30~0_combout\ & !\mux_alu|output[1]~6_combout\)) ) ) ) # ( !\alu_main|ShiftLeft1~1_combout\ & ( !\alu_main|ShiftLeft1~8_combout\ & ( (!\alu_main|Mux1~0_combout\ & (!\forward|Mux30~0_combout\ & !\mux_alu|output[1]~6_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000101000000000000010100000000000001111010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux1~0_combout\,
	datac => \forward|ALT_INV_Mux30~0_combout\,
	datad => \mux_alu|ALT_INV_output[1]~6_combout\,
	datae => \alu_main|ALT_INV_ShiftLeft1~1_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft1~8_combout\,
	combout => \alu_main|Mux1~2_combout\);

-- Location: LABCELL_X80_Y5_N27
\alu_main|Mux1~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux1~4_combout\ = ( !\alu_main|Mux1~3_combout\ & ( salucontrol_IDEX(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_salucontrol_IDEX(3),
	dataf => \alu_main|ALT_INV_Mux1~3_combout\,
	combout => \alu_main|Mux1~4_combout\);

-- Location: LABCELL_X80_Y5_N54
\alu_main|Mux1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux1~5_combout\ = ( \alu_main|Mux1~4_combout\ & ( (!\alu_main|Mux1~1_combout\ & (((\alu_main|Mux1~2_combout\)))) # (\alu_main|Mux1~1_combout\ & (!\alu_main|Mux1~0_combout\ & ((\alu_main|ShiftLeft0~5_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001100001011100000110000101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux1~0_combout\,
	datab => \alu_main|ALT_INV_Mux1~1_combout\,
	datac => \alu_main|ALT_INV_Mux1~2_combout\,
	datad => \alu_main|ALT_INV_ShiftLeft0~5_combout\,
	dataf => \alu_main|ALT_INV_Mux1~4_combout\,
	combout => \alu_main|Mux1~5_combout\);

-- Location: LABCELL_X80_Y5_N6
\alu_main|Mux1~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux1~19_combout\ = ( \alu_main|Mux1~18_combout\ & ( \alu_main|Mux1~5_combout\ & ( (!salucontrol_IDEX(2)) # (!salucontrol_IDEX(0)) ) ) ) # ( !\alu_main|Mux1~18_combout\ & ( \alu_main|Mux1~5_combout\ & ( (!salucontrol_IDEX(0)) # 
-- ((!salucontrol_IDEX(2) & !salucontrol_IDEX(3))) ) ) ) # ( \alu_main|Mux1~18_combout\ & ( !\alu_main|Mux1~5_combout\ & ( (!salucontrol_IDEX(0) & (((\alu_main|Mux1~6_combout\)))) # (salucontrol_IDEX(0) & (!salucontrol_IDEX(2) & ((\alu_main|Mux1~6_combout\) 
-- # (salucontrol_IDEX(3))))) ) ) ) # ( !\alu_main|Mux1~18_combout\ & ( !\alu_main|Mux1~5_combout\ & ( (\alu_main|Mux1~6_combout\ & ((!salucontrol_IDEX(0)) # ((!salucontrol_IDEX(2) & !salucontrol_IDEX(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111000000000101111101011111000111110001111101011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salucontrol_IDEX(2),
	datab => ALT_INV_salucontrol_IDEX(3),
	datac => ALT_INV_salucontrol_IDEX(0),
	datad => \alu_main|ALT_INV_Mux1~6_combout\,
	datae => \alu_main|ALT_INV_Mux1~18_combout\,
	dataf => \alu_main|ALT_INV_Mux1~5_combout\,
	combout => \alu_main|Mux1~19_combout\);

-- Location: LABCELL_X80_Y5_N12
\alu_main|Result[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Result\(1) = ( \alu_main|Mux1~19_combout\ & ( (!\alu_main|Mux32~0_combout\) # (\alu_main|Result\(1)) ) ) # ( !\alu_main|Mux1~19_combout\ & ( (\alu_main|Result\(1) & \alu_main|Mux32~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111111111001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \alu_main|ALT_INV_Result\(1),
	datad => \alu_main|ALT_INV_Mux32~0_combout\,
	dataf => \alu_main|ALT_INV_Mux1~19_combout\,
	combout => \alu_main|Result\(1));

-- Location: FF_X77_Y9_N11
\salumainresult_EXMEM[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \alu_main|Result\(1),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => salumainresult_EXMEM(1));

-- Location: LABCELL_X77_Y9_N15
\mux_alu|output[1]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_alu|output[1]~5_combout\ = ( sreaddata2_IDEX(1) & ( \mux_jal|output[1]~1_combout\ & ( (!\salusrc_IDEX~DUPLICATE_q\ & (((\mux_alu|output[17]~1_combout\) # (\forward|rd2_out[0]~2_combout\)) # (salumainresult_EXMEM(1)))) ) ) ) # ( !sreaddata2_IDEX(1) & 
-- ( \mux_jal|output[1]~1_combout\ & ( (!\salusrc_IDEX~DUPLICATE_q\ & (((salumainresult_EXMEM(1) & !\mux_alu|output[17]~1_combout\)) # (\forward|rd2_out[0]~2_combout\))) ) ) ) # ( sreaddata2_IDEX(1) & ( !\mux_jal|output[1]~1_combout\ & ( 
-- (!\salusrc_IDEX~DUPLICATE_q\ & (!\forward|rd2_out[0]~2_combout\ & ((\mux_alu|output[17]~1_combout\) # (salumainresult_EXMEM(1))))) ) ) ) # ( !sreaddata2_IDEX(1) & ( !\mux_jal|output[1]~1_combout\ & ( (salumainresult_EXMEM(1) & (!\salusrc_IDEX~DUPLICATE_q\ 
-- & (!\forward|rd2_out[0]~2_combout\ & !\mux_alu|output[17]~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000000010000001100000001001100000011000100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salumainresult_EXMEM(1),
	datab => \ALT_INV_salusrc_IDEX~DUPLICATE_q\,
	datac => \forward|ALT_INV_rd2_out[0]~2_combout\,
	datad => \mux_alu|ALT_INV_output[17]~1_combout\,
	datae => ALT_INV_sreaddata2_IDEX(1),
	dataf => \mux_jal|ALT_INV_output[1]~1_combout\,
	combout => \mux_alu|output[1]~5_combout\);

-- Location: LABCELL_X80_Y9_N27
\mux_alu|output[1]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_alu|output[1]~6_combout\ = ( \mux_alu|output[1]~5_combout\ ) # ( !\mux_alu|output[1]~5_combout\ & ( \mux_alu|output[1]~4_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \mux_alu|ALT_INV_output[1]~4_combout\,
	dataf => \mux_alu|ALT_INV_output[1]~5_combout\,
	combout => \mux_alu|output[1]~6_combout\);

-- Location: LABCELL_X79_Y4_N0
\alu_main|ShiftLeft0~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft0~7_combout\ = ( \mux_alu|output[2]~8_combout\ & ( \mux_alu|output[1]~6_combout\ & ( (!\sinstruction_IDEX[7]~DUPLICATE_q\ & (((\mux_alu|output[3]~10_combout\)) # (\sinstruction_IDEX[6]~DUPLICATE_q\))) # 
-- (\sinstruction_IDEX[7]~DUPLICATE_q\ & ((!\sinstruction_IDEX[6]~DUPLICATE_q\) # ((\mux_alu|output[0]~3_combout\)))) ) ) ) # ( !\mux_alu|output[2]~8_combout\ & ( \mux_alu|output[1]~6_combout\ & ( (!\sinstruction_IDEX[7]~DUPLICATE_q\ & 
-- (!\sinstruction_IDEX[6]~DUPLICATE_q\ & (\mux_alu|output[3]~10_combout\))) # (\sinstruction_IDEX[7]~DUPLICATE_q\ & ((!\sinstruction_IDEX[6]~DUPLICATE_q\) # ((\mux_alu|output[0]~3_combout\)))) ) ) ) # ( \mux_alu|output[2]~8_combout\ & ( 
-- !\mux_alu|output[1]~6_combout\ & ( (!\sinstruction_IDEX[7]~DUPLICATE_q\ & (((\mux_alu|output[3]~10_combout\)) # (\sinstruction_IDEX[6]~DUPLICATE_q\))) # (\sinstruction_IDEX[7]~DUPLICATE_q\ & (\sinstruction_IDEX[6]~DUPLICATE_q\ & 
-- ((\mux_alu|output[0]~3_combout\)))) ) ) ) # ( !\mux_alu|output[2]~8_combout\ & ( !\mux_alu|output[1]~6_combout\ & ( (!\sinstruction_IDEX[7]~DUPLICATE_q\ & (!\sinstruction_IDEX[6]~DUPLICATE_q\ & (\mux_alu|output[3]~10_combout\))) # 
-- (\sinstruction_IDEX[7]~DUPLICATE_q\ & (\sinstruction_IDEX[6]~DUPLICATE_q\ & ((\mux_alu|output[0]~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001001010100011101101001100010111010110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IDEX[7]~DUPLICATE_q\,
	datab => \ALT_INV_sinstruction_IDEX[6]~DUPLICATE_q\,
	datac => \mux_alu|ALT_INV_output[3]~10_combout\,
	datad => \mux_alu|ALT_INV_output[0]~3_combout\,
	datae => \mux_alu|ALT_INV_output[2]~8_combout\,
	dataf => \mux_alu|ALT_INV_output[1]~6_combout\,
	combout => \alu_main|ShiftLeft0~7_combout\);

-- Location: LABCELL_X75_Y4_N48
\alu_main|ShiftLeft0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft0~25_combout\ = ( \alu_main|ShiftLeft0~24_combout\ & ( (!\sinstruction_IDEX[9]~DUPLICATE_q\ & ((!\sinstruction_IDEX[8]~DUPLICATE_q\) # ((\alu_main|ShiftLeft0~16_combout\)))) # (\sinstruction_IDEX[9]~DUPLICATE_q\ & 
-- (!\sinstruction_IDEX[8]~DUPLICATE_q\ & (\alu_main|ShiftLeft0~7_combout\))) ) ) # ( !\alu_main|ShiftLeft0~24_combout\ & ( (!\sinstruction_IDEX[9]~DUPLICATE_q\ & (\sinstruction_IDEX[8]~DUPLICATE_q\ & ((\alu_main|ShiftLeft0~16_combout\)))) # 
-- (\sinstruction_IDEX[9]~DUPLICATE_q\ & (!\sinstruction_IDEX[8]~DUPLICATE_q\ & (\alu_main|ShiftLeft0~7_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000001000010011010001100101011101000110010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IDEX[9]~DUPLICATE_q\,
	datab => \ALT_INV_sinstruction_IDEX[8]~DUPLICATE_q\,
	datac => \alu_main|ALT_INV_ShiftLeft0~7_combout\,
	datad => \alu_main|ALT_INV_ShiftLeft0~16_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft0~24_combout\,
	combout => \alu_main|ShiftLeft0~25_combout\);

-- Location: MLABCELL_X78_Y8_N0
\alu_main|ShiftLeft1~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft1~26_combout\ = ( \alu_main|ShiftLeft1~17_combout\ & ( (!\forward|Mux29~0_combout\ & ((!\forward|Mux28~0_combout\ & (\alu_main|ShiftLeft1~25_combout\)) # (\forward|Mux28~0_combout\ & ((\alu_main|ShiftLeft1~10_combout\))))) # 
-- (\forward|Mux29~0_combout\ & (((!\forward|Mux28~0_combout\)))) ) ) # ( !\alu_main|ShiftLeft1~17_combout\ & ( (!\forward|Mux29~0_combout\ & ((!\forward|Mux28~0_combout\ & (\alu_main|ShiftLeft1~25_combout\)) # (\forward|Mux28~0_combout\ & 
-- ((\alu_main|ShiftLeft1~10_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000001100010001000000110001110111000011000111011100001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_ShiftLeft1~25_combout\,
	datab => \forward|ALT_INV_Mux29~0_combout\,
	datac => \alu_main|ALT_INV_ShiftLeft1~10_combout\,
	datad => \forward|ALT_INV_Mux28~0_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft1~17_combout\,
	combout => \alu_main|ShiftLeft1~26_combout\);

-- Location: LABCELL_X75_Y4_N36
\alu_main|Mux11~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux11~6_combout\ = ( \alu_main|Mux1~1_combout\ & ( \alu_main|ShiftLeft1~26_combout\ & ( (!\alu_main|Mux1~0_combout\ & \alu_main|ShiftLeft0~25_combout\) ) ) ) # ( !\alu_main|Mux1~1_combout\ & ( \alu_main|ShiftLeft1~26_combout\ & ( 
-- (\alu_main|Mux11~3_combout\) # (\alu_main|Mux1~0_combout\) ) ) ) # ( \alu_main|Mux1~1_combout\ & ( !\alu_main|ShiftLeft1~26_combout\ & ( (!\alu_main|Mux1~0_combout\ & \alu_main|ShiftLeft0~25_combout\) ) ) ) # ( !\alu_main|Mux1~1_combout\ & ( 
-- !\alu_main|ShiftLeft1~26_combout\ & ( (!\alu_main|Mux1~0_combout\ & \alu_main|Mux11~3_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010000010100000101001110111011101110000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux1~0_combout\,
	datab => \alu_main|ALT_INV_Mux11~3_combout\,
	datac => \alu_main|ALT_INV_ShiftLeft0~25_combout\,
	datae => \alu_main|ALT_INV_Mux1~1_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft1~26_combout\,
	combout => \alu_main|Mux11~6_combout\);

-- Location: LABCELL_X81_Y6_N27
\alu_main|Mux12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux12~0_combout\ = ( salucontrol_IDEX(3) & ( (!salucontrol_IDEX(2) & ((salucontrol_IDEX(1)) # (\sinstruction_IDEX[10]~DUPLICATE_q\))) ) ) # ( !salucontrol_IDEX(3) & ( !salucontrol_IDEX(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000001010000111100000101000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IDEX[10]~DUPLICATE_q\,
	datac => ALT_INV_salucontrol_IDEX(2),
	datad => ALT_INV_salucontrol_IDEX(1),
	dataf => ALT_INV_salucontrol_IDEX(3),
	combout => \alu_main|Mux12~0_combout\);

-- Location: LABCELL_X77_Y5_N42
\alu_main|ShiftRight0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight0~41_combout\ = ( !\sinstruction_IDEX[9]~DUPLICATE_q\ & ( \alu_main|ShiftRight0~28_combout\ & ( (!sinstruction_IDEX(8)) # (\alu_main|ShiftRight0~29_combout\) ) ) ) # ( !\sinstruction_IDEX[9]~DUPLICATE_q\ & ( 
-- !\alu_main|ShiftRight0~28_combout\ & ( (\alu_main|ShiftRight0~29_combout\ & sinstruction_IDEX(8)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000000000000011110011111100110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \alu_main|ALT_INV_ShiftRight0~29_combout\,
	datac => ALT_INV_sinstruction_IDEX(8),
	datae => \ALT_INV_sinstruction_IDEX[9]~DUPLICATE_q\,
	dataf => \alu_main|ALT_INV_ShiftRight0~28_combout\,
	combout => \alu_main|ShiftRight0~41_combout\);

-- Location: LABCELL_X75_Y5_N0
\alu_main|ShiftRight1~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight1~41_combout\ = ( \alu_main|ShiftRight1~28_combout\ & ( (!\forward|Mux28~0_combout\ & ((!\forward|Mux29~0_combout\) # (\alu_main|ShiftRight1~29_combout\))) ) ) # ( !\alu_main|ShiftRight1~28_combout\ & ( 
-- (\alu_main|ShiftRight1~29_combout\ & (\forward|Mux29~0_combout\ & !\forward|Mux28~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000000000000110000000011110011000000001111001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \alu_main|ALT_INV_ShiftRight1~29_combout\,
	datac => \forward|ALT_INV_Mux29~0_combout\,
	datad => \forward|ALT_INV_Mux28~0_combout\,
	dataf => \alu_main|ALT_INV_ShiftRight1~28_combout\,
	combout => \alu_main|ShiftRight1~41_combout\);

-- Location: LABCELL_X75_Y4_N30
\alu_main|Mux11~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux11~1_combout\ = ( \alu_main|ShiftRight1~41_combout\ & ( ((salucontrol_IDEX(1) & ((\alu_main|ShiftLeft1~6_combout\) # (\forward|Mux27~0_combout\)))) # (\alu_main|ShiftRight0~41_combout\) ) ) # ( !\alu_main|ShiftRight1~41_combout\ & ( 
-- (\alu_main|ShiftRight0~41_combout\ & ((!salucontrol_IDEX(1)) # ((!\forward|Mux27~0_combout\ & !\alu_main|ShiftLeft1~6_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111000000000001111100000000111111111110000011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux27~0_combout\,
	datab => \alu_main|ALT_INV_ShiftLeft1~6_combout\,
	datac => ALT_INV_salucontrol_IDEX(1),
	datad => \alu_main|ALT_INV_ShiftRight0~41_combout\,
	dataf => \alu_main|ALT_INV_ShiftRight1~41_combout\,
	combout => \alu_main|Mux11~1_combout\);

-- Location: LABCELL_X75_Y7_N57
\alu_main|ShiftRight1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight1~33_combout\ = ( \forward|Mux31~0_combout\ & ( \forward|Mux30~0_combout\ & ( \mux_alu|output[18]~40_combout\ ) ) ) # ( !\forward|Mux31~0_combout\ & ( \forward|Mux30~0_combout\ & ( \mux_alu|output[17]~39_combout\ ) ) ) # ( 
-- \forward|Mux31~0_combout\ & ( !\forward|Mux30~0_combout\ & ( \mux_alu|output[16]~38_combout\ ) ) ) # ( !\forward|Mux31~0_combout\ & ( !\forward|Mux30~0_combout\ & ( \mux_alu|output[15]~36_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_alu|ALT_INV_output[16]~38_combout\,
	datab => \mux_alu|ALT_INV_output[15]~36_combout\,
	datac => \mux_alu|ALT_INV_output[17]~39_combout\,
	datad => \mux_alu|ALT_INV_output[18]~40_combout\,
	datae => \forward|ALT_INV_Mux31~0_combout\,
	dataf => \forward|ALT_INV_Mux30~0_combout\,
	combout => \alu_main|ShiftRight1~33_combout\);

-- Location: MLABCELL_X78_Y8_N57
\alu_main|ShiftRight1~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight1~31_combout\ = ( \forward|Mux31~0_combout\ & ( \forward|Mux30~0_combout\ & ( \mux_alu|output[14]~34_combout\ ) ) ) # ( !\forward|Mux31~0_combout\ & ( \forward|Mux30~0_combout\ & ( \mux_alu|output[13]~31_combout\ ) ) ) # ( 
-- \forward|Mux31~0_combout\ & ( !\forward|Mux30~0_combout\ & ( \mux_alu|output[12]~28_combout\ ) ) ) # ( !\forward|Mux31~0_combout\ & ( !\forward|Mux30~0_combout\ & ( \mux_alu|output[11]~26_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_alu|ALT_INV_output[13]~31_combout\,
	datab => \mux_alu|ALT_INV_output[11]~26_combout\,
	datac => \mux_alu|ALT_INV_output[14]~34_combout\,
	datad => \mux_alu|ALT_INV_output[12]~28_combout\,
	datae => \forward|ALT_INV_Mux31~0_combout\,
	dataf => \forward|ALT_INV_Mux30~0_combout\,
	combout => \alu_main|ShiftRight1~31_combout\);

-- Location: LABCELL_X75_Y5_N6
\alu_main|Mux11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux11~0_combout\ = ( \alu_main|ShiftRight1~33_combout\ & ( \alu_main|ShiftRight1~31_combout\ & ( (!\forward|Mux28~0_combout\) # ((!\forward|Mux29~0_combout\ & ((\alu_main|ShiftRight1~26_combout\))) # (\forward|Mux29~0_combout\ & 
-- (\alu_main|ShiftRight1~27_combout\))) ) ) ) # ( !\alu_main|ShiftRight1~33_combout\ & ( \alu_main|ShiftRight1~31_combout\ & ( (!\forward|Mux29~0_combout\ & (((!\forward|Mux28~0_combout\) # (\alu_main|ShiftRight1~26_combout\)))) # (\forward|Mux29~0_combout\ 
-- & (\alu_main|ShiftRight1~27_combout\ & ((\forward|Mux28~0_combout\)))) ) ) ) # ( \alu_main|ShiftRight1~33_combout\ & ( !\alu_main|ShiftRight1~31_combout\ & ( (!\forward|Mux29~0_combout\ & (((\alu_main|ShiftRight1~26_combout\ & 
-- \forward|Mux28~0_combout\)))) # (\forward|Mux29~0_combout\ & (((!\forward|Mux28~0_combout\)) # (\alu_main|ShiftRight1~27_combout\))) ) ) ) # ( !\alu_main|ShiftRight1~33_combout\ & ( !\alu_main|ShiftRight1~31_combout\ & ( (\forward|Mux28~0_combout\ & 
-- ((!\forward|Mux29~0_combout\ & ((\alu_main|ShiftRight1~26_combout\))) # (\forward|Mux29~0_combout\ & (\alu_main|ShiftRight1~27_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011011010101010001101110101010000110111111111100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux29~0_combout\,
	datab => \alu_main|ALT_INV_ShiftRight1~27_combout\,
	datac => \alu_main|ALT_INV_ShiftRight1~26_combout\,
	datad => \forward|ALT_INV_Mux28~0_combout\,
	datae => \alu_main|ALT_INV_ShiftRight1~33_combout\,
	dataf => \alu_main|ALT_INV_ShiftRight1~31_combout\,
	combout => \alu_main|Mux11~0_combout\);

-- Location: LABCELL_X80_Y6_N18
\alu_main|Mux8~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux8~3_combout\ = ( \sinstruction_IDEX[10]~DUPLICATE_q\ & ( \alu_main|ShiftLeft1~6_combout\ & ( (!salucontrol_IDEX(1) & ((salucontrol_IDEX(3)) # (salucontrol_IDEX(2)))) ) ) ) # ( !\sinstruction_IDEX[10]~DUPLICATE_q\ & ( 
-- \alu_main|ShiftLeft1~6_combout\ & ( (salucontrol_IDEX(2) & !salucontrol_IDEX(1)) ) ) ) # ( \sinstruction_IDEX[10]~DUPLICATE_q\ & ( !\alu_main|ShiftLeft1~6_combout\ & ( (!salucontrol_IDEX(2) & (salucontrol_IDEX(3) & ((!salucontrol_IDEX(1)) # 
-- (\forward|Mux27~0_combout\)))) # (salucontrol_IDEX(2) & (((!salucontrol_IDEX(1))) # (\forward|Mux27~0_combout\))) ) ) ) # ( !\sinstruction_IDEX[10]~DUPLICATE_q\ & ( !\alu_main|ShiftLeft1~6_combout\ & ( (!salucontrol_IDEX(1) & (salucontrol_IDEX(2))) # 
-- (salucontrol_IDEX(1) & (\forward|Mux27~0_combout\ & ((salucontrol_IDEX(3)) # (salucontrol_IDEX(2))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000101010011010100011111001101010000010100000101000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salucontrol_IDEX(2),
	datab => \forward|ALT_INV_Mux27~0_combout\,
	datac => ALT_INV_salucontrol_IDEX(1),
	datad => ALT_INV_salucontrol_IDEX(3),
	datae => \ALT_INV_sinstruction_IDEX[10]~DUPLICATE_q\,
	dataf => \alu_main|ALT_INV_ShiftLeft1~6_combout\,
	combout => \alu_main|Mux8~3_combout\);

-- Location: LABCELL_X79_Y6_N18
\alu_main|Mux8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux8~1_combout\ = ( !\forward|Mux27~0_combout\ & ( !\alu_main|ShiftLeft1~6_combout\ & ( (salucontrol_IDEX(1) & ((salucontrol_IDEX(2)) # (salucontrol_IDEX(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000111111000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_salucontrol_IDEX(3),
	datac => ALT_INV_salucontrol_IDEX(2),
	datad => ALT_INV_salucontrol_IDEX(1),
	datae => \forward|ALT_INV_Mux27~0_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft1~6_combout\,
	combout => \alu_main|Mux8~1_combout\);

-- Location: LABCELL_X77_Y5_N54
\alu_main|ShiftRight0~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight0~26_combout\ = ( \mux_alu|output[19]~41_combout\ & ( \mux_alu|output[22]~46_combout\ & ( (!sinstruction_IDEX(6) & (((!\sinstruction_IDEX[7]~DUPLICATE_q\)) # (\mux_alu|output[21]~45_combout\))) # (sinstruction_IDEX(6) & 
-- (((\mux_alu|output[20]~44_combout\) # (\sinstruction_IDEX[7]~DUPLICATE_q\)))) ) ) ) # ( !\mux_alu|output[19]~41_combout\ & ( \mux_alu|output[22]~46_combout\ & ( (!sinstruction_IDEX(6) & (\mux_alu|output[21]~45_combout\ & 
-- (\sinstruction_IDEX[7]~DUPLICATE_q\))) # (sinstruction_IDEX(6) & (((\mux_alu|output[20]~44_combout\) # (\sinstruction_IDEX[7]~DUPLICATE_q\)))) ) ) ) # ( \mux_alu|output[19]~41_combout\ & ( !\mux_alu|output[22]~46_combout\ & ( (!sinstruction_IDEX(6) & 
-- (((!\sinstruction_IDEX[7]~DUPLICATE_q\)) # (\mux_alu|output[21]~45_combout\))) # (sinstruction_IDEX(6) & (((!\sinstruction_IDEX[7]~DUPLICATE_q\ & \mux_alu|output[20]~44_combout\)))) ) ) ) # ( !\mux_alu|output[19]~41_combout\ & ( 
-- !\mux_alu|output[22]~46_combout\ & ( (!sinstruction_IDEX(6) & (\mux_alu|output[21]~45_combout\ & (\sinstruction_IDEX[7]~DUPLICATE_q\))) # (sinstruction_IDEX(6) & (((!\sinstruction_IDEX[7]~DUPLICATE_q\ & \mux_alu|output[20]~44_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010010101000101111001000000111010101111010011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IDEX(6),
	datab => \mux_alu|ALT_INV_output[21]~45_combout\,
	datac => \ALT_INV_sinstruction_IDEX[7]~DUPLICATE_q\,
	datad => \mux_alu|ALT_INV_output[20]~44_combout\,
	datae => \mux_alu|ALT_INV_output[19]~41_combout\,
	dataf => \mux_alu|ALT_INV_output[22]~46_combout\,
	combout => \alu_main|ShiftRight0~26_combout\);

-- Location: LABCELL_X75_Y7_N54
\alu_main|ShiftRight0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight0~33_combout\ = ( sinstruction_IDEX(6) & ( \sinstruction_IDEX[7]~DUPLICATE_q\ & ( \mux_alu|output[18]~40_combout\ ) ) ) # ( !sinstruction_IDEX(6) & ( \sinstruction_IDEX[7]~DUPLICATE_q\ & ( \mux_alu|output[17]~39_combout\ ) ) ) # ( 
-- sinstruction_IDEX(6) & ( !\sinstruction_IDEX[7]~DUPLICATE_q\ & ( \mux_alu|output[16]~38_combout\ ) ) ) # ( !sinstruction_IDEX(6) & ( !\sinstruction_IDEX[7]~DUPLICATE_q\ & ( \mux_alu|output[15]~36_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_alu|ALT_INV_output[16]~38_combout\,
	datab => \mux_alu|ALT_INV_output[15]~36_combout\,
	datac => \mux_alu|ALT_INV_output[18]~40_combout\,
	datad => \mux_alu|ALT_INV_output[17]~39_combout\,
	datae => ALT_INV_sinstruction_IDEX(6),
	dataf => \ALT_INV_sinstruction_IDEX[7]~DUPLICATE_q\,
	combout => \alu_main|ShiftRight0~33_combout\);

-- Location: MLABCELL_X78_Y8_N54
\alu_main|ShiftRight0~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight0~31_combout\ = ( sinstruction_IDEX(6) & ( sinstruction_IDEX(7) & ( \mux_alu|output[14]~34_combout\ ) ) ) # ( !sinstruction_IDEX(6) & ( sinstruction_IDEX(7) & ( \mux_alu|output[13]~31_combout\ ) ) ) # ( sinstruction_IDEX(6) & ( 
-- !sinstruction_IDEX(7) & ( \mux_alu|output[12]~28_combout\ ) ) ) # ( !sinstruction_IDEX(6) & ( !sinstruction_IDEX(7) & ( \mux_alu|output[11]~26_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_alu|ALT_INV_output[13]~31_combout\,
	datab => \mux_alu|ALT_INV_output[11]~26_combout\,
	datac => \mux_alu|ALT_INV_output[12]~28_combout\,
	datad => \mux_alu|ALT_INV_output[14]~34_combout\,
	datae => ALT_INV_sinstruction_IDEX(6),
	dataf => ALT_INV_sinstruction_IDEX(7),
	combout => \alu_main|ShiftRight0~31_combout\);

-- Location: LABCELL_X77_Y4_N42
\alu_main|Mux11~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux11~2_combout\ = ( \alu_main|ShiftRight0~33_combout\ & ( \alu_main|ShiftRight0~31_combout\ & ( (!\sinstruction_IDEX[9]~DUPLICATE_q\) # ((!sinstruction_IDEX(8) & ((\alu_main|ShiftRight0~26_combout\))) # (sinstruction_IDEX(8) & 
-- (\alu_main|ShiftRight0~27_combout\))) ) ) ) # ( !\alu_main|ShiftRight0~33_combout\ & ( \alu_main|ShiftRight0~31_combout\ & ( (!\sinstruction_IDEX[9]~DUPLICATE_q\ & (!sinstruction_IDEX(8))) # (\sinstruction_IDEX[9]~DUPLICATE_q\ & ((!sinstruction_IDEX(8) & 
-- ((\alu_main|ShiftRight0~26_combout\))) # (sinstruction_IDEX(8) & (\alu_main|ShiftRight0~27_combout\)))) ) ) ) # ( \alu_main|ShiftRight0~33_combout\ & ( !\alu_main|ShiftRight0~31_combout\ & ( (!\sinstruction_IDEX[9]~DUPLICATE_q\ & (sinstruction_IDEX(8))) # 
-- (\sinstruction_IDEX[9]~DUPLICATE_q\ & ((!sinstruction_IDEX(8) & ((\alu_main|ShiftRight0~26_combout\))) # (sinstruction_IDEX(8) & (\alu_main|ShiftRight0~27_combout\)))) ) ) ) # ( !\alu_main|ShiftRight0~33_combout\ & ( !\alu_main|ShiftRight0~31_combout\ & ( 
-- (\sinstruction_IDEX[9]~DUPLICATE_q\ & ((!sinstruction_IDEX(8) & ((\alu_main|ShiftRight0~26_combout\))) # (sinstruction_IDEX(8) & (\alu_main|ShiftRight0~27_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101001000110110011110001001110011011010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IDEX[9]~DUPLICATE_q\,
	datab => ALT_INV_sinstruction_IDEX(8),
	datac => \alu_main|ALT_INV_ShiftRight0~27_combout\,
	datad => \alu_main|ALT_INV_ShiftRight0~26_combout\,
	datae => \alu_main|ALT_INV_ShiftRight0~33_combout\,
	dataf => \alu_main|ALT_INV_ShiftRight0~31_combout\,
	combout => \alu_main|Mux11~2_combout\);

-- Location: LABCELL_X77_Y4_N48
\alu_main|Mux11~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux11~4_combout\ = ( \alu_main|Mux11~3_combout\ & ( \alu_main|Mux11~2_combout\ & ( (!salucontrol_IDEX(1) & (!\sinstruction_IDEX[10]~DUPLICATE_q\ & (salucontrol_IDEX(3) & !salucontrol_IDEX(2)))) ) ) ) # ( !\alu_main|Mux11~3_combout\ & ( 
-- \alu_main|Mux11~2_combout\ & ( (!salucontrol_IDEX(2) & ((!salucontrol_IDEX(3)) # ((!salucontrol_IDEX(1) & !\sinstruction_IDEX[10]~DUPLICATE_q\)))) ) ) ) # ( !\alu_main|Mux11~3_combout\ & ( !\alu_main|Mux11~2_combout\ & ( (!salucontrol_IDEX(3) & 
-- !salucontrol_IDEX(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000000000000000000011111000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salucontrol_IDEX(1),
	datab => \ALT_INV_sinstruction_IDEX[10]~DUPLICATE_q\,
	datac => ALT_INV_salucontrol_IDEX(3),
	datad => ALT_INV_salucontrol_IDEX(2),
	datae => \alu_main|ALT_INV_Mux11~3_combout\,
	dataf => \alu_main|ALT_INV_Mux11~2_combout\,
	combout => \alu_main|Mux11~4_combout\);

-- Location: LABCELL_X75_Y4_N6
\alu_main|Mux11~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux11~5_combout\ = ( \alu_main|Mux8~1_combout\ & ( !\alu_main|Mux11~4_combout\ & ( (!\alu_main|Mux12~0_combout\) # ((!\alu_main|Mux11~0_combout\ & ((!\alu_main|Mux11~1_combout\) # (!\alu_main|Mux8~3_combout\)))) ) ) ) # ( 
-- !\alu_main|Mux8~1_combout\ & ( !\alu_main|Mux11~4_combout\ & ( (!\alu_main|Mux12~0_combout\) # ((!\alu_main|Mux11~1_combout\) # (!\alu_main|Mux8~3_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111101110111110101110101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux12~0_combout\,
	datab => \alu_main|ALT_INV_Mux11~1_combout\,
	datac => \alu_main|ALT_INV_Mux11~0_combout\,
	datad => \alu_main|ALT_INV_Mux8~3_combout\,
	datae => \alu_main|ALT_INV_Mux8~1_combout\,
	dataf => \alu_main|ALT_INV_Mux11~4_combout\,
	combout => \alu_main|Mux11~5_combout\);

-- Location: LABCELL_X75_Y4_N54
\alu_main|Mux11~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux11~7_combout\ = ( \alu_main|Mux11~6_combout\ & ( \alu_main|Mux11~5_combout\ & ( (!\alu_main|Mux12~2_combout\ & (\alu_main|Result~7_combout\ & (\alu_main|Mux28~0_combout\))) # (\alu_main|Mux12~2_combout\ & (((!\alu_main|Mux28~0_combout\) # 
-- (\alu_main|Add0~45_sumout\)))) ) ) ) # ( !\alu_main|Mux11~6_combout\ & ( \alu_main|Mux11~5_combout\ & ( (\alu_main|Mux28~0_combout\ & ((!\alu_main|Mux12~2_combout\ & (\alu_main|Result~7_combout\)) # (\alu_main|Mux12~2_combout\ & 
-- ((\alu_main|Add0~45_sumout\))))) ) ) ) # ( \alu_main|Mux11~6_combout\ & ( !\alu_main|Mux11~5_combout\ & ( (!\alu_main|Mux28~0_combout\) # ((!\alu_main|Mux12~2_combout\ & (\alu_main|Result~7_combout\)) # (\alu_main|Mux12~2_combout\ & 
-- ((\alu_main|Add0~45_sumout\)))) ) ) ) # ( !\alu_main|Mux11~6_combout\ & ( !\alu_main|Mux11~5_combout\ & ( (!\alu_main|Mux12~2_combout\ & (((!\alu_main|Mux28~0_combout\)) # (\alu_main|Result~7_combout\))) # (\alu_main|Mux12~2_combout\ & 
-- (((\alu_main|Mux28~0_combout\ & \alu_main|Add0~45_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100010011000111111101001111011100000100000001110011010000110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Result~7_combout\,
	datab => \alu_main|ALT_INV_Mux12~2_combout\,
	datac => \alu_main|ALT_INV_Mux28~0_combout\,
	datad => \alu_main|ALT_INV_Add0~45_sumout\,
	datae => \alu_main|ALT_INV_Mux11~6_combout\,
	dataf => \alu_main|ALT_INV_Mux11~5_combout\,
	combout => \alu_main|Mux11~7_combout\);

-- Location: LABCELL_X75_Y4_N51
\alu_main|Result[11]\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Result\(11) = ( \alu_main|Mux32~0_combout\ & ( \alu_main|Result\(11) ) ) # ( !\alu_main|Mux32~0_combout\ & ( \alu_main|Mux11~7_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \alu_main|ALT_INV_Mux11~7_combout\,
	datad => \alu_main|ALT_INV_Result\(11),
	dataf => \alu_main|ALT_INV_Mux32~0_combout\,
	combout => \alu_main|Result\(11));

-- Location: FF_X74_Y6_N14
\salumainresult_EXMEM[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \alu_main|Result\(11),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => salumainresult_EXMEM(11));

-- Location: LABCELL_X62_Y8_N9
\sreaddata1_IDEX~127\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~127_combout\ = ( \reg_file|registers[0][11]~q\ & ( \reg_file|registers[1][11]~q\ & ( (!sinstruction_IFID(22)) # ((!\sinstruction_IFID[21]~DUPLICATE_q\ & ((\reg_file|registers[2][11]~q\))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & 
-- (\reg_file|registers[3][11]~q\))) ) ) ) # ( !\reg_file|registers[0][11]~q\ & ( \reg_file|registers[1][11]~q\ & ( (!sinstruction_IFID(22) & (\sinstruction_IFID[21]~DUPLICATE_q\)) # (sinstruction_IFID(22) & ((!\sinstruction_IFID[21]~DUPLICATE_q\ & 
-- ((\reg_file|registers[2][11]~q\))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & (\reg_file|registers[3][11]~q\)))) ) ) ) # ( \reg_file|registers[0][11]~q\ & ( !\reg_file|registers[1][11]~q\ & ( (!sinstruction_IFID(22) & (!\sinstruction_IFID[21]~DUPLICATE_q\)) 
-- # (sinstruction_IFID(22) & ((!\sinstruction_IFID[21]~DUPLICATE_q\ & ((\reg_file|registers[2][11]~q\))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & (\reg_file|registers[3][11]~q\)))) ) ) ) # ( !\reg_file|registers[0][11]~q\ & ( !\reg_file|registers[1][11]~q\ 
-- & ( (sinstruction_IFID(22) & ((!\sinstruction_IFID[21]~DUPLICATE_q\ & ((\reg_file|registers[2][11]~q\))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & (\reg_file|registers[3][11]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101100010011100110100100011011001111010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(22),
	datab => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	datac => \reg_file|ALT_INV_registers[3][11]~q\,
	datad => \reg_file|ALT_INV_registers[2][11]~q\,
	datae => \reg_file|ALT_INV_registers[0][11]~q\,
	dataf => \reg_file|ALT_INV_registers[1][11]~q\,
	combout => \sreaddata1_IDEX~127_combout\);

-- Location: FF_X68_Y6_N58
\reg_file|registers[5][11]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[11]~11_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[5][11]~DUPLICATE_q\);

-- Location: FF_X72_Y8_N29
\reg_file|registers[7][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[11]~11_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[7][11]~q\);

-- Location: FF_X68_Y8_N53
\reg_file|registers[6][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[11]~11_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[6][11]~q\);

-- Location: LABCELL_X68_Y8_N48
\sreaddata1_IDEX~129\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~129_combout\ = ( \sinstruction_IFID[21]~DUPLICATE_q\ & ( \reg_file|registers[4][11]~q\ & ( (!sinstruction_IFID(22) & (\reg_file|registers[5][11]~DUPLICATE_q\)) # (sinstruction_IFID(22) & ((\reg_file|registers[7][11]~q\))) ) ) ) # ( 
-- !\sinstruction_IFID[21]~DUPLICATE_q\ & ( \reg_file|registers[4][11]~q\ & ( (!sinstruction_IFID(22)) # (\reg_file|registers[6][11]~q\) ) ) ) # ( \sinstruction_IFID[21]~DUPLICATE_q\ & ( !\reg_file|registers[4][11]~q\ & ( (!sinstruction_IFID(22) & 
-- (\reg_file|registers[5][11]~DUPLICATE_q\)) # (sinstruction_IFID(22) & ((\reg_file|registers[7][11]~q\))) ) ) ) # ( !\sinstruction_IFID[21]~DUPLICATE_q\ & ( !\reg_file|registers[4][11]~q\ & ( (\reg_file|registers[6][11]~q\ & sinstruction_IFID(22)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111010101010011001111111111000011110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[5][11]~DUPLICATE_q\,
	datab => \reg_file|ALT_INV_registers[7][11]~q\,
	datac => \reg_file|ALT_INV_registers[6][11]~q\,
	datad => ALT_INV_sinstruction_IFID(22),
	datae => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	dataf => \reg_file|ALT_INV_registers[4][11]~q\,
	combout => \sreaddata1_IDEX~129_combout\);

-- Location: LABCELL_X61_Y8_N18
\sreaddata1_IDEX~128\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~128_combout\ = ( \reg_file|registers[14][11]~q\ & ( \reg_file|registers[15][11]~q\ & ( ((!\sinstruction_IFID[21]~DUPLICATE_q\ & (\reg_file|registers[12][11]~q\)) # (\sinstruction_IFID[21]~DUPLICATE_q\ & 
-- ((\reg_file|registers[13][11]~q\)))) # (sinstruction_IFID(22)) ) ) ) # ( !\reg_file|registers[14][11]~q\ & ( \reg_file|registers[15][11]~q\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & (\reg_file|registers[12][11]~q\ & (!sinstruction_IFID(22)))) # 
-- (\sinstruction_IFID[21]~DUPLICATE_q\ & (((\reg_file|registers[13][11]~q\) # (sinstruction_IFID(22))))) ) ) ) # ( \reg_file|registers[14][11]~q\ & ( !\reg_file|registers[15][11]~q\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & (((sinstruction_IFID(22))) # 
-- (\reg_file|registers[12][11]~q\))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & (((!sinstruction_IFID(22) & \reg_file|registers[13][11]~q\)))) ) ) ) # ( !\reg_file|registers[14][11]~q\ & ( !\reg_file|registers[15][11]~q\ & ( (!sinstruction_IFID(22) & 
-- ((!\sinstruction_IFID[21]~DUPLICATE_q\ & (\reg_file|registers[12][11]~q\)) # (\sinstruction_IFID[21]~DUPLICATE_q\ & ((\reg_file|registers[13][11]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001010100111101000100101011101010010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	datab => \reg_file|ALT_INV_registers[12][11]~q\,
	datac => ALT_INV_sinstruction_IFID(22),
	datad => \reg_file|ALT_INV_registers[13][11]~q\,
	datae => \reg_file|ALT_INV_registers[14][11]~q\,
	dataf => \reg_file|ALT_INV_registers[15][11]~q\,
	combout => \sreaddata1_IDEX~128_combout\);

-- Location: LABCELL_X67_Y10_N39
\sreaddata1_IDEX~126\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~126_combout\ = ( \reg_file|registers[8][11]~q\ & ( \sinstruction_IFID[21]~DUPLICATE_q\ & ( (!sinstruction_IFID(22) & ((\reg_file|registers[9][11]~q\))) # (sinstruction_IFID(22) & (\reg_file|registers[11][11]~q\)) ) ) ) # ( 
-- !\reg_file|registers[8][11]~q\ & ( \sinstruction_IFID[21]~DUPLICATE_q\ & ( (!sinstruction_IFID(22) & ((\reg_file|registers[9][11]~q\))) # (sinstruction_IFID(22) & (\reg_file|registers[11][11]~q\)) ) ) ) # ( \reg_file|registers[8][11]~q\ & ( 
-- !\sinstruction_IFID[21]~DUPLICATE_q\ & ( (!sinstruction_IFID(22)) # (\reg_file|registers[10][11]~q\) ) ) ) # ( !\reg_file|registers[8][11]~q\ & ( !\sinstruction_IFID[21]~DUPLICATE_q\ & ( (\reg_file|registers[10][11]~q\ & sinstruction_IFID(22)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101111111110101010100001111001100110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[10][11]~q\,
	datab => \reg_file|ALT_INV_registers[11][11]~q\,
	datac => \reg_file|ALT_INV_registers[9][11]~q\,
	datad => ALT_INV_sinstruction_IFID(22),
	datae => \reg_file|ALT_INV_registers[8][11]~q\,
	dataf => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	combout => \sreaddata1_IDEX~126_combout\);

-- Location: LABCELL_X62_Y8_N54
\sreaddata1_IDEX~130\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~130_combout\ = ( sinstruction_IFID(24) & ( \sreaddata1_IDEX~126_combout\ & ( (!sinstruction_IFID(23)) # (\sreaddata1_IDEX~128_combout\) ) ) ) # ( !sinstruction_IFID(24) & ( \sreaddata1_IDEX~126_combout\ & ( (!sinstruction_IFID(23) & 
-- (\sreaddata1_IDEX~127_combout\)) # (sinstruction_IFID(23) & ((\sreaddata1_IDEX~129_combout\))) ) ) ) # ( sinstruction_IFID(24) & ( !\sreaddata1_IDEX~126_combout\ & ( (sinstruction_IFID(23) & \sreaddata1_IDEX~128_combout\) ) ) ) # ( !sinstruction_IFID(24) 
-- & ( !\sreaddata1_IDEX~126_combout\ & ( (!sinstruction_IFID(23) & (\sreaddata1_IDEX~127_combout\)) # (sinstruction_IFID(23) & ((\sreaddata1_IDEX~129_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111000000000101010100100111001001111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(23),
	datab => \ALT_INV_sreaddata1_IDEX~127_combout\,
	datac => \ALT_INV_sreaddata1_IDEX~129_combout\,
	datad => \ALT_INV_sreaddata1_IDEX~128_combout\,
	datae => ALT_INV_sinstruction_IFID(24),
	dataf => \ALT_INV_sreaddata1_IDEX~126_combout\,
	combout => \sreaddata1_IDEX~130_combout\);

-- Location: LABCELL_X68_Y10_N24
\sreaddata1_IDEX~122\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~122_combout\ = ( \reg_file|registers[21][11]~q\ & ( \reg_file|registers[29][11]~q\ & ( ((!\sinstruction_IFID[24]~DUPLICATE_q\ & ((\reg_file|registers[17][11]~q\))) # (\sinstruction_IFID[24]~DUPLICATE_q\ & 
-- (\reg_file|registers[25][11]~q\))) # (sinstruction_IFID(23)) ) ) ) # ( !\reg_file|registers[21][11]~q\ & ( \reg_file|registers[29][11]~q\ & ( (!\sinstruction_IFID[24]~DUPLICATE_q\ & (((!sinstruction_IFID(23) & \reg_file|registers[17][11]~q\)))) # 
-- (\sinstruction_IFID[24]~DUPLICATE_q\ & (((sinstruction_IFID(23))) # (\reg_file|registers[25][11]~q\))) ) ) ) # ( \reg_file|registers[21][11]~q\ & ( !\reg_file|registers[29][11]~q\ & ( (!\sinstruction_IFID[24]~DUPLICATE_q\ & 
-- (((\reg_file|registers[17][11]~q\) # (sinstruction_IFID(23))))) # (\sinstruction_IFID[24]~DUPLICATE_q\ & (\reg_file|registers[25][11]~q\ & (!sinstruction_IFID(23)))) ) ) ) # ( !\reg_file|registers[21][11]~q\ & ( !\reg_file|registers[29][11]~q\ & ( 
-- (!sinstruction_IFID(23) & ((!\sinstruction_IFID[24]~DUPLICATE_q\ & ((\reg_file|registers[17][11]~q\))) # (\sinstruction_IFID[24]~DUPLICATE_q\ & (\reg_file|registers[25][11]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000010110000000110101011101000010101101101010001111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IFID[24]~DUPLICATE_q\,
	datab => \reg_file|ALT_INV_registers[25][11]~q\,
	datac => ALT_INV_sinstruction_IFID(23),
	datad => \reg_file|ALT_INV_registers[17][11]~q\,
	datae => \reg_file|ALT_INV_registers[21][11]~q\,
	dataf => \reg_file|ALT_INV_registers[29][11]~q\,
	combout => \sreaddata1_IDEX~122_combout\);

-- Location: LABCELL_X64_Y11_N6
\sreaddata1_IDEX~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~121_combout\ = ( \reg_file|registers[28][11]~q\ & ( \reg_file|registers[24][11]~q\ & ( ((!sinstruction_IFID(23) & ((\reg_file|registers[16][11]~q\))) # (sinstruction_IFID(23) & (\reg_file|registers[20][11]~q\))) # (sinstruction_IFID(24)) 
-- ) ) ) # ( !\reg_file|registers[28][11]~q\ & ( \reg_file|registers[24][11]~q\ & ( (!sinstruction_IFID(23) & (((\reg_file|registers[16][11]~q\)) # (sinstruction_IFID(24)))) # (sinstruction_IFID(23) & (!sinstruction_IFID(24) & 
-- (\reg_file|registers[20][11]~q\))) ) ) ) # ( \reg_file|registers[28][11]~q\ & ( !\reg_file|registers[24][11]~q\ & ( (!sinstruction_IFID(23) & (!sinstruction_IFID(24) & ((\reg_file|registers[16][11]~q\)))) # (sinstruction_IFID(23) & 
-- (((\reg_file|registers[20][11]~q\)) # (sinstruction_IFID(24)))) ) ) ) # ( !\reg_file|registers[28][11]~q\ & ( !\reg_file|registers[24][11]~q\ & ( (!sinstruction_IFID(24) & ((!sinstruction_IFID(23) & ((\reg_file|registers[16][11]~q\))) # 
-- (sinstruction_IFID(23) & (\reg_file|registers[20][11]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000101011001110100100110101011100011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(23),
	datab => ALT_INV_sinstruction_IFID(24),
	datac => \reg_file|ALT_INV_registers[20][11]~q\,
	datad => \reg_file|ALT_INV_registers[16][11]~q\,
	datae => \reg_file|ALT_INV_registers[28][11]~q\,
	dataf => \reg_file|ALT_INV_registers[24][11]~q\,
	combout => \sreaddata1_IDEX~121_combout\);

-- Location: LABCELL_X68_Y10_N54
\sreaddata1_IDEX~123\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~123_combout\ = ( \reg_file|registers[30][11]~q\ & ( \reg_file|registers[18][11]~q\ & ( (!\sinstruction_IFID[24]~DUPLICATE_q\ & (((!sinstruction_IFID(23)) # (\reg_file|registers[22][11]~q\)))) # (\sinstruction_IFID[24]~DUPLICATE_q\ & 
-- (((sinstruction_IFID(23))) # (\reg_file|registers[26][11]~q\))) ) ) ) # ( !\reg_file|registers[30][11]~q\ & ( \reg_file|registers[18][11]~q\ & ( (!\sinstruction_IFID[24]~DUPLICATE_q\ & (((!sinstruction_IFID(23)) # (\reg_file|registers[22][11]~q\)))) # 
-- (\sinstruction_IFID[24]~DUPLICATE_q\ & (\reg_file|registers[26][11]~q\ & (!sinstruction_IFID(23)))) ) ) ) # ( \reg_file|registers[30][11]~q\ & ( !\reg_file|registers[18][11]~q\ & ( (!\sinstruction_IFID[24]~DUPLICATE_q\ & (((sinstruction_IFID(23) & 
-- \reg_file|registers[22][11]~q\)))) # (\sinstruction_IFID[24]~DUPLICATE_q\ & (((sinstruction_IFID(23))) # (\reg_file|registers[26][11]~q\))) ) ) ) # ( !\reg_file|registers[30][11]~q\ & ( !\reg_file|registers[18][11]~q\ & ( 
-- (!\sinstruction_IFID[24]~DUPLICATE_q\ & (((sinstruction_IFID(23) & \reg_file|registers[22][11]~q\)))) # (\sinstruction_IFID[24]~DUPLICATE_q\ & (\reg_file|registers[26][11]~q\ & (!sinstruction_IFID(23)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011010000101010001111110110000101110101011010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IFID[24]~DUPLICATE_q\,
	datab => \reg_file|ALT_INV_registers[26][11]~q\,
	datac => ALT_INV_sinstruction_IFID(23),
	datad => \reg_file|ALT_INV_registers[22][11]~q\,
	datae => \reg_file|ALT_INV_registers[30][11]~q\,
	dataf => \reg_file|ALT_INV_registers[18][11]~q\,
	combout => \sreaddata1_IDEX~123_combout\);

-- Location: LABCELL_X62_Y12_N39
\sreaddata1_IDEX~124\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~124_combout\ = ( sinstruction_IFID(23) & ( \reg_file|registers[23][11]~q\ & ( (!\sinstruction_IFID[24]~DUPLICATE_q\) # (\reg_file|registers[31][11]~q\) ) ) ) # ( !sinstruction_IFID(23) & ( \reg_file|registers[23][11]~q\ & ( 
-- (!\sinstruction_IFID[24]~DUPLICATE_q\ & ((\reg_file|registers[19][11]~q\))) # (\sinstruction_IFID[24]~DUPLICATE_q\ & (\reg_file|registers[27][11]~q\)) ) ) ) # ( sinstruction_IFID(23) & ( !\reg_file|registers[23][11]~q\ & ( (\reg_file|registers[31][11]~q\ 
-- & \sinstruction_IFID[24]~DUPLICATE_q\) ) ) ) # ( !sinstruction_IFID(23) & ( !\reg_file|registers[23][11]~q\ & ( (!\sinstruction_IFID[24]~DUPLICATE_q\ & ((\reg_file|registers[19][11]~q\))) # (\sinstruction_IFID[24]~DUPLICATE_q\ & 
-- (\reg_file|registers[27][11]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000100010001000100000011110011111101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[31][11]~q\,
	datab => \ALT_INV_sinstruction_IFID[24]~DUPLICATE_q\,
	datac => \reg_file|ALT_INV_registers[27][11]~q\,
	datad => \reg_file|ALT_INV_registers[19][11]~q\,
	datae => ALT_INV_sinstruction_IFID(23),
	dataf => \reg_file|ALT_INV_registers[23][11]~q\,
	combout => \sreaddata1_IDEX~124_combout\);

-- Location: LABCELL_X68_Y10_N42
\sreaddata1_IDEX~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~125_combout\ = ( \sreaddata1_IDEX~123_combout\ & ( \sreaddata1_IDEX~124_combout\ & ( ((!\sinstruction_IFID[21]~DUPLICATE_q\ & ((\sreaddata1_IDEX~121_combout\))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & (\sreaddata1_IDEX~122_combout\))) # 
-- (sinstruction_IFID(22)) ) ) ) # ( !\sreaddata1_IDEX~123_combout\ & ( \sreaddata1_IDEX~124_combout\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & (((!sinstruction_IFID(22) & \sreaddata1_IDEX~121_combout\)))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & 
-- (((sinstruction_IFID(22))) # (\sreaddata1_IDEX~122_combout\))) ) ) ) # ( \sreaddata1_IDEX~123_combout\ & ( !\sreaddata1_IDEX~124_combout\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & (((\sreaddata1_IDEX~121_combout\) # (sinstruction_IFID(22))))) # 
-- (\sinstruction_IFID[21]~DUPLICATE_q\ & (\sreaddata1_IDEX~122_combout\ & (!sinstruction_IFID(22)))) ) ) ) # ( !\sreaddata1_IDEX~123_combout\ & ( !\sreaddata1_IDEX~124_combout\ & ( (!sinstruction_IFID(22) & ((!\sinstruction_IFID[21]~DUPLICATE_q\ & 
-- ((\sreaddata1_IDEX~121_combout\))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & (\sreaddata1_IDEX~122_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000111001101110000010011110100110001111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sreaddata1_IDEX~122_combout\,
	datab => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	datac => ALT_INV_sinstruction_IFID(22),
	datad => \ALT_INV_sreaddata1_IDEX~121_combout\,
	datae => \ALT_INV_sreaddata1_IDEX~123_combout\,
	dataf => \ALT_INV_sreaddata1_IDEX~124_combout\,
	combout => \sreaddata1_IDEX~125_combout\);

-- Location: LABCELL_X68_Y10_N48
\sreaddata1_IDEX~131\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~131_combout\ = ( \sreaddata1_IDEX~130_combout\ & ( \sreaddata1_IDEX~125_combout\ ) ) # ( !\sreaddata1_IDEX~130_combout\ & ( \sreaddata1_IDEX~125_combout\ & ( sinstruction_IFID(25) ) ) ) # ( \sreaddata1_IDEX~130_combout\ & ( 
-- !\sreaddata1_IDEX~125_combout\ & ( !sinstruction_IFID(25) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_sinstruction_IFID(25),
	datae => \ALT_INV_sreaddata1_IDEX~130_combout\,
	dataf => \ALT_INV_sreaddata1_IDEX~125_combout\,
	combout => \sreaddata1_IDEX~131_combout\);

-- Location: FF_X68_Y10_N50
\sreaddata1_IDEX[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sreaddata1_IDEX~131_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata1_IDEX(11));

-- Location: LABCELL_X73_Y8_N15
\forward|Mux20~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux20~0_combout\ = ( \forward|Mux3~0_combout\ & ( \forward|rd1_out[0]~2_combout\ & ( sreaddata1_IDEX(11) ) ) ) # ( !\forward|Mux3~0_combout\ & ( \forward|rd1_out[0]~2_combout\ & ( \mux_jal|output[11]~11_combout\ ) ) ) # ( \forward|Mux3~0_combout\ 
-- & ( !\forward|rd1_out[0]~2_combout\ & ( sreaddata1_IDEX(11) ) ) ) # ( !\forward|Mux3~0_combout\ & ( !\forward|rd1_out[0]~2_combout\ & ( salumainresult_EXMEM(11) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_salumainresult_EXMEM(11),
	datac => \mux_jal|ALT_INV_output[11]~11_combout\,
	datad => ALT_INV_sreaddata1_IDEX(11),
	datae => \forward|ALT_INV_Mux3~0_combout\,
	dataf => \forward|ALT_INV_rd1_out[0]~2_combout\,
	combout => \forward|Mux20~0_combout\);

-- Location: LABCELL_X77_Y8_N39
\alu_main|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Add0~49_sumout\ = SUM(( \forward|Mux19~0_combout\ ) + ( !salucontrol_IDEX(2) $ (((!\salusrc_IDEX~DUPLICATE_q\ & ((!\mux_alu|output[12]~27_combout\))) # (\salusrc_IDEX~DUPLICATE_q\ & (!\sinstruction_IDEX[12]~DUPLICATE_q\)))) ) + ( 
-- \alu_main|Add0~46\ ))
-- \alu_main|Add0~50\ = CARRY(( \forward|Mux19~0_combout\ ) + ( !salucontrol_IDEX(2) $ (((!\salusrc_IDEX~DUPLICATE_q\ & ((!\mux_alu|output[12]~27_combout\))) # (\salusrc_IDEX~DUPLICATE_q\ & (!\sinstruction_IDEX[12]~DUPLICATE_q\)))) ) + ( \alu_main|Add0~46\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010010110010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salucontrol_IDEX(2),
	datab => \ALT_INV_salusrc_IDEX~DUPLICATE_q\,
	datac => \ALT_INV_sinstruction_IDEX[12]~DUPLICATE_q\,
	datad => \forward|ALT_INV_Mux19~0_combout\,
	dataf => \mux_alu|ALT_INV_output[12]~27_combout\,
	cin => \alu_main|Add0~46\,
	sumout => \alu_main|Add0~49_sumout\,
	cout => \alu_main|Add0~50\);

-- Location: LABCELL_X80_Y9_N54
\alu_main|ShiftLeft1~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft1~28_combout\ = ( \alu_main|ShiftLeft1~27_combout\ & ( \alu_main|ShiftLeft1~19_combout\ & ( (!\forward|Mux28~0_combout\) # ((!\forward|Mux29~0_combout\ & (\alu_main|ShiftLeft1~11_combout\)) # (\forward|Mux29~0_combout\ & 
-- ((\alu_main|ShiftLeft1~0_combout\)))) ) ) ) # ( !\alu_main|ShiftLeft1~27_combout\ & ( \alu_main|ShiftLeft1~19_combout\ & ( (!\forward|Mux28~0_combout\ & (((\forward|Mux29~0_combout\)))) # (\forward|Mux28~0_combout\ & ((!\forward|Mux29~0_combout\ & 
-- (\alu_main|ShiftLeft1~11_combout\)) # (\forward|Mux29~0_combout\ & ((\alu_main|ShiftLeft1~0_combout\))))) ) ) ) # ( \alu_main|ShiftLeft1~27_combout\ & ( !\alu_main|ShiftLeft1~19_combout\ & ( (!\forward|Mux28~0_combout\ & (((!\forward|Mux29~0_combout\)))) 
-- # (\forward|Mux28~0_combout\ & ((!\forward|Mux29~0_combout\ & (\alu_main|ShiftLeft1~11_combout\)) # (\forward|Mux29~0_combout\ & ((\alu_main|ShiftLeft1~0_combout\))))) ) ) ) # ( !\alu_main|ShiftLeft1~27_combout\ & ( !\alu_main|ShiftLeft1~19_combout\ & ( 
-- (\forward|Mux28~0_combout\ & ((!\forward|Mux29~0_combout\ & (\alu_main|ShiftLeft1~11_combout\)) # (\forward|Mux29~0_combout\ & ((\alu_main|ShiftLeft1~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000101101110110000010100010001101011111011101110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux28~0_combout\,
	datab => \alu_main|ALT_INV_ShiftLeft1~11_combout\,
	datac => \alu_main|ALT_INV_ShiftLeft1~0_combout\,
	datad => \forward|ALT_INV_Mux29~0_combout\,
	datae => \alu_main|ALT_INV_ShiftLeft1~27_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft1~19_combout\,
	combout => \alu_main|ShiftLeft1~28_combout\);

-- Location: MLABCELL_X82_Y9_N54
\alu_main|ShiftLeft0~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft0~27_combout\ = ( \alu_main|ShiftLeft0~18_combout\ & ( \alu_main|ShiftLeft0~26_combout\ & ( (!\sinstruction_IDEX[9]~DUPLICATE_q\) # ((!\sinstruction_IDEX[8]~DUPLICATE_q\ & (\alu_main|ShiftLeft0~9_combout\)) # 
-- (\sinstruction_IDEX[8]~DUPLICATE_q\ & ((\alu_main|ShiftLeft0~0_combout\)))) ) ) ) # ( !\alu_main|ShiftLeft0~18_combout\ & ( \alu_main|ShiftLeft0~26_combout\ & ( (!\sinstruction_IDEX[9]~DUPLICATE_q\ & (!\sinstruction_IDEX[8]~DUPLICATE_q\)) # 
-- (\sinstruction_IDEX[9]~DUPLICATE_q\ & ((!\sinstruction_IDEX[8]~DUPLICATE_q\ & (\alu_main|ShiftLeft0~9_combout\)) # (\sinstruction_IDEX[8]~DUPLICATE_q\ & ((\alu_main|ShiftLeft0~0_combout\))))) ) ) ) # ( \alu_main|ShiftLeft0~18_combout\ & ( 
-- !\alu_main|ShiftLeft0~26_combout\ & ( (!\sinstruction_IDEX[9]~DUPLICATE_q\ & (\sinstruction_IDEX[8]~DUPLICATE_q\)) # (\sinstruction_IDEX[9]~DUPLICATE_q\ & ((!\sinstruction_IDEX[8]~DUPLICATE_q\ & (\alu_main|ShiftLeft0~9_combout\)) # 
-- (\sinstruction_IDEX[8]~DUPLICATE_q\ & ((\alu_main|ShiftLeft0~0_combout\))))) ) ) ) # ( !\alu_main|ShiftLeft0~18_combout\ & ( !\alu_main|ShiftLeft0~26_combout\ & ( (\sinstruction_IDEX[9]~DUPLICATE_q\ & ((!\sinstruction_IDEX[8]~DUPLICATE_q\ & 
-- (\alu_main|ShiftLeft0~9_combout\)) # (\sinstruction_IDEX[8]~DUPLICATE_q\ & ((\alu_main|ShiftLeft0~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101001001100011011110001100100111011010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IDEX[9]~DUPLICATE_q\,
	datab => \ALT_INV_sinstruction_IDEX[8]~DUPLICATE_q\,
	datac => \alu_main|ALT_INV_ShiftLeft0~9_combout\,
	datad => \alu_main|ALT_INV_ShiftLeft0~0_combout\,
	datae => \alu_main|ALT_INV_ShiftLeft0~18_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft0~26_combout\,
	combout => \alu_main|ShiftLeft0~27_combout\);

-- Location: LABCELL_X80_Y6_N36
\alu_main|Mux12~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux12~10_combout\ = ( \alu_main|Mux1~1_combout\ & ( \alu_main|ShiftLeft0~27_combout\ & ( !\alu_main|Mux1~0_combout\ ) ) ) # ( !\alu_main|Mux1~1_combout\ & ( \alu_main|ShiftLeft0~27_combout\ & ( (!\alu_main|Mux1~0_combout\ & 
-- (!\mux_alu|output[12]~28_combout\ & (!\forward|Mux19~0_combout\))) # (\alu_main|Mux1~0_combout\ & (((\alu_main|ShiftLeft1~28_combout\)))) ) ) ) # ( !\alu_main|Mux1~1_combout\ & ( !\alu_main|ShiftLeft0~27_combout\ & ( (!\alu_main|Mux1~0_combout\ & 
-- (!\mux_alu|output[12]~28_combout\ & (!\forward|Mux19~0_combout\))) # (\alu_main|Mux1~0_combout\ & (((\alu_main|ShiftLeft1~28_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011010101000000000000000010000000110101011010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux1~0_combout\,
	datab => \mux_alu|ALT_INV_output[12]~28_combout\,
	datac => \forward|ALT_INV_Mux19~0_combout\,
	datad => \alu_main|ALT_INV_ShiftLeft1~28_combout\,
	datae => \alu_main|ALT_INV_Mux1~1_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft0~27_combout\,
	combout => \alu_main|Mux12~10_combout\);

-- Location: LABCELL_X81_Y6_N6
\alu_main|Mux12~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux12~1_combout\ = ( salucontrol_IDEX(3) & ( (!salucontrol_IDEX(1) & (!salucontrol_IDEX(2) & !\sinstruction_IDEX[10]~DUPLICATE_q\)) ) ) # ( !salucontrol_IDEX(3) & ( !salucontrol_IDEX(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110010000000100000001000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salucontrol_IDEX(1),
	datab => ALT_INV_salucontrol_IDEX(2),
	datac => \ALT_INV_sinstruction_IDEX[10]~DUPLICATE_q\,
	dataf => ALT_INV_salucontrol_IDEX(3),
	combout => \alu_main|Mux12~1_combout\);

-- Location: LABCELL_X80_Y6_N42
\alu_main|Mux12~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux12~4_combout\ = ( \alu_main|ShiftLeft1~6_combout\ & ( (!salucontrol_IDEX(1) & \alu_main|ShiftLeft0~1_combout\) ) ) # ( !\alu_main|ShiftLeft1~6_combout\ & ( (\alu_main|ShiftLeft0~1_combout\ & ((!salucontrol_IDEX(1)) # 
-- (!\forward|Mux27~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011101110000000001110111000000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salucontrol_IDEX(1),
	datab => \forward|ALT_INV_Mux27~0_combout\,
	datad => \alu_main|ALT_INV_ShiftLeft0~1_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft1~6_combout\,
	combout => \alu_main|Mux12~4_combout\);

-- Location: LABCELL_X80_Y6_N9
\alu_main|Mux12~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux12~5_combout\ = ( \alu_main|ShiftLeft1~6_combout\ & ( (salucontrol_IDEX(1) & \alu_main|ShiftLeft1~1_combout\) ) ) # ( !\alu_main|ShiftLeft1~6_combout\ & ( (salucontrol_IDEX(1) & (\forward|Mux27~0_combout\ & \alu_main|ShiftLeft1~1_combout\)) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salucontrol_IDEX(1),
	datab => \forward|ALT_INV_Mux27~0_combout\,
	datac => \alu_main|ALT_INV_ShiftLeft1~1_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft1~6_combout\,
	combout => \alu_main|Mux12~5_combout\);

-- Location: LABCELL_X80_Y6_N0
\alu_main|Mux12~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux12~6_combout\ = ( \alu_main|ShiftRight1~3_combout\ & ( (\alu_main|Mux8~3_combout\ & (((\alu_main|Mux12~4_combout\ & \alu_main|ShiftRight0~3_combout\)) # (\alu_main|Mux12~5_combout\))) ) ) # ( !\alu_main|ShiftRight1~3_combout\ & ( 
-- (\alu_main|Mux8~3_combout\ & (\alu_main|Mux12~4_combout\ & \alu_main|ShiftRight0~3_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000100000001010101010000000101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux8~3_combout\,
	datab => \alu_main|ALT_INV_Mux12~4_combout\,
	datac => \alu_main|ALT_INV_ShiftRight0~3_combout\,
	datad => \alu_main|ALT_INV_Mux12~5_combout\,
	dataf => \alu_main|ALT_INV_ShiftRight1~3_combout\,
	combout => \alu_main|Mux12~6_combout\);

-- Location: LABCELL_X75_Y6_N48
\alu_main|ShiftRight0~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight0~8_combout\ = ( \mux_alu|output[12]~28_combout\ & ( \mux_alu|output[15]~36_combout\ & ( (!\sinstruction_IDEX[6]~DUPLICATE_q\ & ((!\sinstruction_IDEX[7]~DUPLICATE_q\) # ((\mux_alu|output[14]~34_combout\)))) # 
-- (\sinstruction_IDEX[6]~DUPLICATE_q\ & (((\mux_alu|output[13]~31_combout\)) # (\sinstruction_IDEX[7]~DUPLICATE_q\))) ) ) ) # ( !\mux_alu|output[12]~28_combout\ & ( \mux_alu|output[15]~36_combout\ & ( (!\sinstruction_IDEX[6]~DUPLICATE_q\ & 
-- (\sinstruction_IDEX[7]~DUPLICATE_q\ & (\mux_alu|output[14]~34_combout\))) # (\sinstruction_IDEX[6]~DUPLICATE_q\ & (((\mux_alu|output[13]~31_combout\)) # (\sinstruction_IDEX[7]~DUPLICATE_q\))) ) ) ) # ( \mux_alu|output[12]~28_combout\ & ( 
-- !\mux_alu|output[15]~36_combout\ & ( (!\sinstruction_IDEX[6]~DUPLICATE_q\ & ((!\sinstruction_IDEX[7]~DUPLICATE_q\) # ((\mux_alu|output[14]~34_combout\)))) # (\sinstruction_IDEX[6]~DUPLICATE_q\ & (!\sinstruction_IDEX[7]~DUPLICATE_q\ & 
-- ((\mux_alu|output[13]~31_combout\)))) ) ) ) # ( !\mux_alu|output[12]~28_combout\ & ( !\mux_alu|output[15]~36_combout\ & ( (!\sinstruction_IDEX[6]~DUPLICATE_q\ & (\sinstruction_IDEX[7]~DUPLICATE_q\ & (\mux_alu|output[14]~34_combout\))) # 
-- (\sinstruction_IDEX[6]~DUPLICATE_q\ & (!\sinstruction_IDEX[7]~DUPLICATE_q\ & ((\mux_alu|output[13]~31_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110100010101100111000010011010101111001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IDEX[6]~DUPLICATE_q\,
	datab => \ALT_INV_sinstruction_IDEX[7]~DUPLICATE_q\,
	datac => \mux_alu|ALT_INV_output[14]~34_combout\,
	datad => \mux_alu|ALT_INV_output[13]~31_combout\,
	datae => \mux_alu|ALT_INV_output[12]~28_combout\,
	dataf => \mux_alu|ALT_INV_output[15]~36_combout\,
	combout => \alu_main|ShiftRight0~8_combout\);

-- Location: LABCELL_X80_Y6_N15
\alu_main|Mux12~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux12~3_combout\ = ( \alu_main|ShiftRight0~8_combout\ & ( \alu_main|ShiftRight0~0_combout\ & ( (!\sinstruction_IDEX[9]~DUPLICATE_q\) # ((!\sinstruction_IDEX[8]~DUPLICATE_q\ & ((\alu_main|ShiftRight0~1_combout\))) # 
-- (\sinstruction_IDEX[8]~DUPLICATE_q\ & (\alu_main|ShiftRight0~2_combout\))) ) ) ) # ( !\alu_main|ShiftRight0~8_combout\ & ( \alu_main|ShiftRight0~0_combout\ & ( (!\sinstruction_IDEX[8]~DUPLICATE_q\ & (((\alu_main|ShiftRight0~1_combout\ & 
-- \sinstruction_IDEX[9]~DUPLICATE_q\)))) # (\sinstruction_IDEX[8]~DUPLICATE_q\ & (((!\sinstruction_IDEX[9]~DUPLICATE_q\)) # (\alu_main|ShiftRight0~2_combout\))) ) ) ) # ( \alu_main|ShiftRight0~8_combout\ & ( !\alu_main|ShiftRight0~0_combout\ & ( 
-- (!\sinstruction_IDEX[8]~DUPLICATE_q\ & (((!\sinstruction_IDEX[9]~DUPLICATE_q\) # (\alu_main|ShiftRight0~1_combout\)))) # (\sinstruction_IDEX[8]~DUPLICATE_q\ & (\alu_main|ShiftRight0~2_combout\ & ((\sinstruction_IDEX[9]~DUPLICATE_q\)))) ) ) ) # ( 
-- !\alu_main|ShiftRight0~8_combout\ & ( !\alu_main|ShiftRight0~0_combout\ & ( (\sinstruction_IDEX[9]~DUPLICATE_q\ & ((!\sinstruction_IDEX[8]~DUPLICATE_q\ & ((\alu_main|ShiftRight0~1_combout\))) # (\sinstruction_IDEX[8]~DUPLICATE_q\ & 
-- (\alu_main|ShiftRight0~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101110011000001110100110011000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_ShiftRight0~2_combout\,
	datab => \ALT_INV_sinstruction_IDEX[8]~DUPLICATE_q\,
	datac => \alu_main|ALT_INV_ShiftRight0~1_combout\,
	datad => \ALT_INV_sinstruction_IDEX[9]~DUPLICATE_q\,
	datae => \alu_main|ALT_INV_ShiftRight0~8_combout\,
	dataf => \alu_main|ALT_INV_ShiftRight0~0_combout\,
	combout => \alu_main|Mux12~3_combout\);

-- Location: LABCELL_X79_Y10_N12
\alu_main|ShiftRight1~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight1~8_combout\ = ( \mux_alu|output[14]~34_combout\ & ( \mux_alu|output[15]~36_combout\ & ( ((!\forward|Mux31~0_combout\ & (\mux_alu|output[12]~28_combout\)) # (\forward|Mux31~0_combout\ & ((\mux_alu|output[13]~31_combout\)))) # 
-- (\forward|Mux30~0_combout\) ) ) ) # ( !\mux_alu|output[14]~34_combout\ & ( \mux_alu|output[15]~36_combout\ & ( (!\forward|Mux30~0_combout\ & ((!\forward|Mux31~0_combout\ & (\mux_alu|output[12]~28_combout\)) # (\forward|Mux31~0_combout\ & 
-- ((\mux_alu|output[13]~31_combout\))))) # (\forward|Mux30~0_combout\ & (((\forward|Mux31~0_combout\)))) ) ) ) # ( \mux_alu|output[14]~34_combout\ & ( !\mux_alu|output[15]~36_combout\ & ( (!\forward|Mux30~0_combout\ & ((!\forward|Mux31~0_combout\ & 
-- (\mux_alu|output[12]~28_combout\)) # (\forward|Mux31~0_combout\ & ((\mux_alu|output[13]~31_combout\))))) # (\forward|Mux30~0_combout\ & (((!\forward|Mux31~0_combout\)))) ) ) ) # ( !\mux_alu|output[14]~34_combout\ & ( !\mux_alu|output[15]~36_combout\ & ( 
-- (!\forward|Mux30~0_combout\ & ((!\forward|Mux31~0_combout\ & (\mux_alu|output[12]~28_combout\)) # (\forward|Mux31~0_combout\ & ((\mux_alu|output[13]~31_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010011100000111101000100101001011110111010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux30~0_combout\,
	datab => \mux_alu|ALT_INV_output[12]~28_combout\,
	datac => \forward|ALT_INV_Mux31~0_combout\,
	datad => \mux_alu|ALT_INV_output[13]~31_combout\,
	datae => \mux_alu|ALT_INV_output[14]~34_combout\,
	dataf => \mux_alu|ALT_INV_output[15]~36_combout\,
	combout => \alu_main|ShiftRight1~8_combout\);

-- Location: LABCELL_X79_Y10_N24
\alu_main|ShiftRight1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight1~0_combout\ = ( \forward|Mux31~0_combout\ & ( \forward|Mux30~0_combout\ & ( \mux_alu|output[19]~41_combout\ ) ) ) # ( !\forward|Mux31~0_combout\ & ( \forward|Mux30~0_combout\ & ( \mux_alu|output[18]~40_combout\ ) ) ) # ( 
-- \forward|Mux31~0_combout\ & ( !\forward|Mux30~0_combout\ & ( \mux_alu|output[17]~39_combout\ ) ) ) # ( !\forward|Mux31~0_combout\ & ( !\forward|Mux30~0_combout\ & ( \mux_alu|output[16]~38_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_alu|ALT_INV_output[19]~41_combout\,
	datab => \mux_alu|ALT_INV_output[17]~39_combout\,
	datac => \mux_alu|ALT_INV_output[18]~40_combout\,
	datad => \mux_alu|ALT_INV_output[16]~38_combout\,
	datae => \forward|ALT_INV_Mux31~0_combout\,
	dataf => \forward|ALT_INV_Mux30~0_combout\,
	combout => \alu_main|ShiftRight1~0_combout\);

-- Location: LABCELL_X79_Y10_N54
\alu_main|Mux12~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux12~7_combout\ = ( \forward|Mux28~0_combout\ & ( \alu_main|ShiftRight1~0_combout\ & ( (!\forward|Mux29~0_combout\ & ((\alu_main|ShiftRight1~1_combout\))) # (\forward|Mux29~0_combout\ & (\alu_main|ShiftRight1~2_combout\)) ) ) ) # ( 
-- !\forward|Mux28~0_combout\ & ( \alu_main|ShiftRight1~0_combout\ & ( (\alu_main|ShiftRight1~8_combout\) # (\forward|Mux29~0_combout\) ) ) ) # ( \forward|Mux28~0_combout\ & ( !\alu_main|ShiftRight1~0_combout\ & ( (!\forward|Mux29~0_combout\ & 
-- ((\alu_main|ShiftRight1~1_combout\))) # (\forward|Mux29~0_combout\ & (\alu_main|ShiftRight1~2_combout\)) ) ) ) # ( !\forward|Mux28~0_combout\ & ( !\alu_main|ShiftRight1~0_combout\ & ( (!\forward|Mux29~0_combout\ & \alu_main|ShiftRight1~8_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000110110001101101010101111111110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux29~0_combout\,
	datab => \alu_main|ALT_INV_ShiftRight1~2_combout\,
	datac => \alu_main|ALT_INV_ShiftRight1~1_combout\,
	datad => \alu_main|ALT_INV_ShiftRight1~8_combout\,
	datae => \forward|ALT_INV_Mux28~0_combout\,
	dataf => \alu_main|ALT_INV_ShiftRight1~0_combout\,
	combout => \alu_main|Mux12~7_combout\);

-- Location: LABCELL_X80_Y6_N48
\alu_main|Mux12~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux12~8_combout\ = ( \alu_main|Mux12~7_combout\ & ( (!\alu_main|Mux8~1_combout\ & ((!\alu_main|Mux12~1_combout\) # ((!\forward|Mux19~0_combout\ & !\mux_alu|output[12]~28_combout\)))) ) ) # ( !\alu_main|Mux12~7_combout\ & ( 
-- (!\alu_main|Mux12~1_combout\) # ((!\forward|Mux19~0_combout\ & !\mux_alu|output[12]~28_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101010101010111110101010101011001000100010001100100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux12~1_combout\,
	datab => \alu_main|ALT_INV_Mux8~1_combout\,
	datac => \forward|ALT_INV_Mux19~0_combout\,
	datad => \mux_alu|ALT_INV_output[12]~28_combout\,
	dataf => \alu_main|ALT_INV_Mux12~7_combout\,
	combout => \alu_main|Mux12~8_combout\);

-- Location: LABCELL_X80_Y6_N30
\alu_main|Mux12~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux12~9_combout\ = ( \alu_main|Mux12~8_combout\ & ( (!\alu_main|Mux12~0_combout\ & (\alu_main|Mux12~1_combout\ & ((\alu_main|Mux12~3_combout\)))) # (\alu_main|Mux12~0_combout\ & (((\alu_main|Mux12~6_combout\)))) ) ) # ( 
-- !\alu_main|Mux12~8_combout\ & ( ((\alu_main|Mux12~1_combout\ & \alu_main|Mux12~3_combout\)) # (\alu_main|Mux12~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101110111001100110111011100000011010001110000001101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux12~1_combout\,
	datab => \alu_main|ALT_INV_Mux12~0_combout\,
	datac => \alu_main|ALT_INV_Mux12~6_combout\,
	datad => \alu_main|ALT_INV_Mux12~3_combout\,
	dataf => \alu_main|ALT_INV_Mux12~8_combout\,
	combout => \alu_main|Mux12~9_combout\);

-- Location: LABCELL_X80_Y6_N24
\alu_main|Mux12~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux12~11_combout\ = ( \alu_main|Mux12~10_combout\ & ( \alu_main|Mux12~9_combout\ & ( (!\alu_main|Mux28~0_combout\) # ((!\alu_main|Mux12~2_combout\ & (\alu_main|Result~8_combout\)) # (\alu_main|Mux12~2_combout\ & ((\alu_main|Add0~49_sumout\)))) ) 
-- ) ) # ( !\alu_main|Mux12~10_combout\ & ( \alu_main|Mux12~9_combout\ & ( (!\alu_main|Mux12~2_combout\ & (((!\alu_main|Mux28~0_combout\)) # (\alu_main|Result~8_combout\))) # (\alu_main|Mux12~2_combout\ & (((\alu_main|Mux28~0_combout\ & 
-- \alu_main|Add0~49_sumout\)))) ) ) ) # ( \alu_main|Mux12~10_combout\ & ( !\alu_main|Mux12~9_combout\ & ( (!\alu_main|Mux12~2_combout\ & (\alu_main|Result~8_combout\ & (\alu_main|Mux28~0_combout\))) # (\alu_main|Mux12~2_combout\ & 
-- (((!\alu_main|Mux28~0_combout\) # (\alu_main|Add0~49_sumout\)))) ) ) ) # ( !\alu_main|Mux12~10_combout\ & ( !\alu_main|Mux12~9_combout\ & ( (\alu_main|Mux28~0_combout\ & ((!\alu_main|Mux12~2_combout\ & (\alu_main|Result~8_combout\)) # 
-- (\alu_main|Mux12~2_combout\ & ((\alu_main|Add0~49_sumout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000111010100100101011110100010101001111111001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux12~2_combout\,
	datab => \alu_main|ALT_INV_Result~8_combout\,
	datac => \alu_main|ALT_INV_Mux28~0_combout\,
	datad => \alu_main|ALT_INV_Add0~49_sumout\,
	datae => \alu_main|ALT_INV_Mux12~10_combout\,
	dataf => \alu_main|ALT_INV_Mux12~9_combout\,
	combout => \alu_main|Mux12~11_combout\);

-- Location: LABCELL_X80_Y6_N54
\alu_main|Result[12]\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Result\(12) = ( \alu_main|Mux32~0_combout\ & ( \alu_main|Result\(12) ) ) # ( !\alu_main|Mux32~0_combout\ & ( \alu_main|Mux12~11_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \alu_main|ALT_INV_Mux12~11_combout\,
	datad => \alu_main|ALT_INV_Result\(12),
	dataf => \alu_main|ALT_INV_Mux32~0_combout\,
	combout => \alu_main|Result\(12));

-- Location: FF_X80_Y7_N41
\salumainresult_EXMEM[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \alu_main|Result\(12),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => salumainresult_EXMEM(12));

-- Location: LABCELL_X73_Y7_N57
\forward|Mux19~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux19~0_combout\ = ( \forward|Mux3~0_combout\ & ( \forward|rd1_out[0]~2_combout\ & ( \sreaddata1_IDEX[12]~DUPLICATE_q\ ) ) ) # ( !\forward|Mux3~0_combout\ & ( \forward|rd1_out[0]~2_combout\ & ( \mux_jal|output[12]~12_combout\ ) ) ) # ( 
-- \forward|Mux3~0_combout\ & ( !\forward|rd1_out[0]~2_combout\ & ( \sreaddata1_IDEX[12]~DUPLICATE_q\ ) ) ) # ( !\forward|Mux3~0_combout\ & ( !\forward|rd1_out[0]~2_combout\ & ( salumainresult_EXMEM(12) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sreaddata1_IDEX[12]~DUPLICATE_q\,
	datac => \mux_jal|ALT_INV_output[12]~12_combout\,
	datad => ALT_INV_salumainresult_EXMEM(12),
	datae => \forward|ALT_INV_Mux3~0_combout\,
	dataf => \forward|ALT_INV_rd1_out[0]~2_combout\,
	combout => \forward|Mux19~0_combout\);

-- Location: LABCELL_X77_Y8_N42
\alu_main|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Add0~53_sumout\ = SUM(( \forward|Mux18~0_combout\ ) + ( !salucontrol_IDEX(2) $ (((!\salusrc_IDEX~DUPLICATE_q\ & ((!\mux_alu|output[13]~59_combout\))) # (\salusrc_IDEX~DUPLICATE_q\ & (!sinstruction_IDEX(13))))) ) + ( \alu_main|Add0~50\ ))
-- \alu_main|Add0~54\ = CARRY(( \forward|Mux18~0_combout\ ) + ( !salucontrol_IDEX(2) $ (((!\salusrc_IDEX~DUPLICATE_q\ & ((!\mux_alu|output[13]~59_combout\))) # (\salusrc_IDEX~DUPLICATE_q\ & (!sinstruction_IDEX(13))))) ) + ( \alu_main|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010010110010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salucontrol_IDEX(2),
	datab => \ALT_INV_salusrc_IDEX~DUPLICATE_q\,
	datac => ALT_INV_sinstruction_IDEX(13),
	datad => \forward|ALT_INV_Mux18~0_combout\,
	dataf => \mux_alu|ALT_INV_output[13]~59_combout\,
	cin => \alu_main|Add0~50\,
	sumout => \alu_main|Add0~53_sumout\,
	cout => \alu_main|Add0~54\);

-- Location: LABCELL_X81_Y6_N3
\alu_main|Result~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Result~9_combout\ = ( \forward|Mux18~0_combout\ & ( \mux_alu|output[13]~31_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mux_alu|ALT_INV_output[13]~31_combout\,
	dataf => \forward|ALT_INV_Mux18~0_combout\,
	combout => \alu_main|Result~9_combout\);

-- Location: LABCELL_X81_Y5_N18
\alu_main|Mux13~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux13~0_combout\ = ( \alu_main|ShiftRight0~10_combout\ & ( \alu_main|ShiftRight0~17_combout\ & ( (!\sinstruction_IDEX[9]~DUPLICATE_q\) # ((!\sinstruction_IDEX[8]~DUPLICATE_q\ & ((\alu_main|ShiftRight0~11_combout\))) # 
-- (\sinstruction_IDEX[8]~DUPLICATE_q\ & (\alu_main|ShiftRight0~12_combout\))) ) ) ) # ( !\alu_main|ShiftRight0~10_combout\ & ( \alu_main|ShiftRight0~17_combout\ & ( (!\sinstruction_IDEX[8]~DUPLICATE_q\ & (((!\sinstruction_IDEX[9]~DUPLICATE_q\) # 
-- (\alu_main|ShiftRight0~11_combout\)))) # (\sinstruction_IDEX[8]~DUPLICATE_q\ & (\alu_main|ShiftRight0~12_combout\ & ((\sinstruction_IDEX[9]~DUPLICATE_q\)))) ) ) ) # ( \alu_main|ShiftRight0~10_combout\ & ( !\alu_main|ShiftRight0~17_combout\ & ( 
-- (!\sinstruction_IDEX[8]~DUPLICATE_q\ & (((\alu_main|ShiftRight0~11_combout\ & \sinstruction_IDEX[9]~DUPLICATE_q\)))) # (\sinstruction_IDEX[8]~DUPLICATE_q\ & (((!\sinstruction_IDEX[9]~DUPLICATE_q\)) # (\alu_main|ShiftRight0~12_combout\))) ) ) ) # ( 
-- !\alu_main|ShiftRight0~10_combout\ & ( !\alu_main|ShiftRight0~17_combout\ & ( (\sinstruction_IDEX[9]~DUPLICATE_q\ & ((!\sinstruction_IDEX[8]~DUPLICATE_q\ & ((\alu_main|ShiftRight0~11_combout\))) # (\sinstruction_IDEX[8]~DUPLICATE_q\ & 
-- (\alu_main|ShiftRight0~12_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101001100110001110111001100000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_ShiftRight0~12_combout\,
	datab => \ALT_INV_sinstruction_IDEX[8]~DUPLICATE_q\,
	datac => \alu_main|ALT_INV_ShiftRight0~11_combout\,
	datad => \ALT_INV_sinstruction_IDEX[9]~DUPLICATE_q\,
	datae => \alu_main|ALT_INV_ShiftRight0~10_combout\,
	dataf => \alu_main|ALT_INV_ShiftRight0~17_combout\,
	combout => \alu_main|Mux13~0_combout\);

-- Location: LABCELL_X80_Y6_N57
\alu_main|Mux13~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux13~1_combout\ = ( \alu_main|Mux8~3_combout\ & ( (!\alu_main|ShiftRight1~13_combout\ & (((\alu_main|Mux12~4_combout\ & \alu_main|ShiftRight0~13_combout\)))) # (\alu_main|ShiftRight1~13_combout\ & (((\alu_main|Mux12~4_combout\ & 
-- \alu_main|ShiftRight0~13_combout\)) # (\alu_main|Mux12~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010001000111110001000100011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_ShiftRight1~13_combout\,
	datab => \alu_main|ALT_INV_Mux12~5_combout\,
	datac => \alu_main|ALT_INV_Mux12~4_combout\,
	datad => \alu_main|ALT_INV_ShiftRight0~13_combout\,
	dataf => \alu_main|ALT_INV_Mux8~3_combout\,
	combout => \alu_main|Mux13~1_combout\);

-- Location: LABCELL_X79_Y5_N48
\alu_main|Mux13~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux13~2_combout\ = ( \alu_main|ShiftRight1~12_combout\ & ( \alu_main|ShiftRight1~17_combout\ & ( (!\forward|Mux29~0_combout\ & ((!\forward|Mux28~0_combout\) # ((\alu_main|ShiftRight1~11_combout\)))) # (\forward|Mux29~0_combout\ & 
-- (((\alu_main|ShiftRight1~10_combout\)) # (\forward|Mux28~0_combout\))) ) ) ) # ( !\alu_main|ShiftRight1~12_combout\ & ( \alu_main|ShiftRight1~17_combout\ & ( (!\forward|Mux29~0_combout\ & ((!\forward|Mux28~0_combout\) # 
-- ((\alu_main|ShiftRight1~11_combout\)))) # (\forward|Mux29~0_combout\ & (!\forward|Mux28~0_combout\ & ((\alu_main|ShiftRight1~10_combout\)))) ) ) ) # ( \alu_main|ShiftRight1~12_combout\ & ( !\alu_main|ShiftRight1~17_combout\ & ( (!\forward|Mux29~0_combout\ 
-- & (\forward|Mux28~0_combout\ & (\alu_main|ShiftRight1~11_combout\))) # (\forward|Mux29~0_combout\ & (((\alu_main|ShiftRight1~10_combout\)) # (\forward|Mux28~0_combout\))) ) ) ) # ( !\alu_main|ShiftRight1~12_combout\ & ( !\alu_main|ShiftRight1~17_combout\ 
-- & ( (!\forward|Mux29~0_combout\ & (\forward|Mux28~0_combout\ & (\alu_main|ShiftRight1~11_combout\))) # (\forward|Mux29~0_combout\ & (!\forward|Mux28~0_combout\ & ((\alu_main|ShiftRight1~10_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000100110101011110001010110011101001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux29~0_combout\,
	datab => \forward|ALT_INV_Mux28~0_combout\,
	datac => \alu_main|ALT_INV_ShiftRight1~11_combout\,
	datad => \alu_main|ALT_INV_ShiftRight1~10_combout\,
	datae => \alu_main|ALT_INV_ShiftRight1~12_combout\,
	dataf => \alu_main|ALT_INV_ShiftRight1~17_combout\,
	combout => \alu_main|Mux13~2_combout\);

-- Location: LABCELL_X80_Y6_N51
\alu_main|Mux13~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux13~3_combout\ = ( \alu_main|Mux13~2_combout\ & ( (!\alu_main|Mux8~1_combout\ & ((!\alu_main|Mux12~1_combout\) # ((!\forward|Mux18~0_combout\ & !\mux_alu|output[13]~31_combout\)))) ) ) # ( !\alu_main|Mux13~2_combout\ & ( 
-- (!\alu_main|Mux12~1_combout\) # ((!\forward|Mux18~0_combout\ & !\mux_alu|output[13]~31_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101010101010111110101010101011001000100010001100100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux12~1_combout\,
	datab => \alu_main|ALT_INV_Mux8~1_combout\,
	datac => \forward|ALT_INV_Mux18~0_combout\,
	datad => \mux_alu|ALT_INV_output[13]~31_combout\,
	dataf => \alu_main|ALT_INV_Mux13~2_combout\,
	combout => \alu_main|Mux13~3_combout\);

-- Location: LABCELL_X81_Y6_N0
\alu_main|Mux13~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux13~4_combout\ = ( \alu_main|Mux13~3_combout\ & ( (!\alu_main|Mux12~0_combout\ & (\alu_main|Mux12~1_combout\ & (\alu_main|Mux13~0_combout\))) # (\alu_main|Mux12~0_combout\ & (((\alu_main|Mux13~1_combout\)))) ) ) # ( !\alu_main|Mux13~3_combout\ 
-- & ( ((\alu_main|Mux12~1_combout\ & \alu_main|Mux13~0_combout\)) # (\alu_main|Mux12~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011101010111010101110101011100000010010101110000001001010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux12~0_combout\,
	datab => \alu_main|ALT_INV_Mux12~1_combout\,
	datac => \alu_main|ALT_INV_Mux13~0_combout\,
	datad => \alu_main|ALT_INV_Mux13~1_combout\,
	dataf => \alu_main|ALT_INV_Mux13~3_combout\,
	combout => \alu_main|Mux13~4_combout\);

-- Location: MLABCELL_X82_Y8_N0
\alu_main|ShiftLeft0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft0~29_combout\ = ( \sinstruction_IDEX[9]~DUPLICATE_q\ & ( \alu_main|ShiftLeft0~11_combout\ & ( (!\sinstruction_IDEX[8]~DUPLICATE_q\) # (\alu_main|ShiftLeft0~4_combout\) ) ) ) # ( !\sinstruction_IDEX[9]~DUPLICATE_q\ & ( 
-- \alu_main|ShiftLeft0~11_combout\ & ( (!\sinstruction_IDEX[8]~DUPLICATE_q\ & (\alu_main|ShiftLeft0~28_combout\)) # (\sinstruction_IDEX[8]~DUPLICATE_q\ & ((\alu_main|ShiftLeft0~20_combout\))) ) ) ) # ( \sinstruction_IDEX[9]~DUPLICATE_q\ & ( 
-- !\alu_main|ShiftLeft0~11_combout\ & ( (\sinstruction_IDEX[8]~DUPLICATE_q\ & \alu_main|ShiftLeft0~4_combout\) ) ) ) # ( !\sinstruction_IDEX[9]~DUPLICATE_q\ & ( !\alu_main|ShiftLeft0~11_combout\ & ( (!\sinstruction_IDEX[8]~DUPLICATE_q\ & 
-- (\alu_main|ShiftLeft0~28_combout\)) # (\sinstruction_IDEX[8]~DUPLICATE_q\ & ((\alu_main|ShiftLeft0~20_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001110111000001010000010100100010011101111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IDEX[8]~DUPLICATE_q\,
	datab => \alu_main|ALT_INV_ShiftLeft0~28_combout\,
	datac => \alu_main|ALT_INV_ShiftLeft0~4_combout\,
	datad => \alu_main|ALT_INV_ShiftLeft0~20_combout\,
	datae => \ALT_INV_sinstruction_IDEX[9]~DUPLICATE_q\,
	dataf => \alu_main|ALT_INV_ShiftLeft0~11_combout\,
	combout => \alu_main|ShiftLeft0~29_combout\);

-- Location: MLABCELL_X78_Y9_N42
\alu_main|ShiftLeft1~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft1~30_combout\ = ( \alu_main|ShiftLeft1~8_combout\ & ( \alu_main|ShiftLeft1~29_combout\ & ( (!\forward|Mux28~0_combout\ & (((!\forward|Mux29~0_combout\) # (\alu_main|ShiftLeft1~21_combout\)))) # (\forward|Mux28~0_combout\ & 
-- (((\forward|Mux29~0_combout\)) # (\alu_main|ShiftLeft1~13_combout\))) ) ) ) # ( !\alu_main|ShiftLeft1~8_combout\ & ( \alu_main|ShiftLeft1~29_combout\ & ( (!\forward|Mux28~0_combout\ & (((!\forward|Mux29~0_combout\) # (\alu_main|ShiftLeft1~21_combout\)))) 
-- # (\forward|Mux28~0_combout\ & (\alu_main|ShiftLeft1~13_combout\ & (!\forward|Mux29~0_combout\))) ) ) ) # ( \alu_main|ShiftLeft1~8_combout\ & ( !\alu_main|ShiftLeft1~29_combout\ & ( (!\forward|Mux28~0_combout\ & (((\forward|Mux29~0_combout\ & 
-- \alu_main|ShiftLeft1~21_combout\)))) # (\forward|Mux28~0_combout\ & (((\forward|Mux29~0_combout\)) # (\alu_main|ShiftLeft1~13_combout\))) ) ) ) # ( !\alu_main|ShiftLeft1~8_combout\ & ( !\alu_main|ShiftLeft1~29_combout\ & ( (!\forward|Mux28~0_combout\ & 
-- (((\forward|Mux29~0_combout\ & \alu_main|ShiftLeft1~21_combout\)))) # (\forward|Mux28~0_combout\ & (\alu_main|ShiftLeft1~13_combout\ & (!\forward|Mux29~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011010000101010001111110110000101110101011010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux28~0_combout\,
	datab => \alu_main|ALT_INV_ShiftLeft1~13_combout\,
	datac => \forward|ALT_INV_Mux29~0_combout\,
	datad => \alu_main|ALT_INV_ShiftLeft1~21_combout\,
	datae => \alu_main|ALT_INV_ShiftLeft1~8_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft1~29_combout\,
	combout => \alu_main|ShiftLeft1~30_combout\);

-- Location: MLABCELL_X82_Y8_N30
\alu_main|Mux13~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux13~5_combout\ = ( \alu_main|ShiftLeft1~30_combout\ & ( \alu_main|Mux1~1_combout\ & ( (!\alu_main|Mux1~0_combout\ & \alu_main|ShiftLeft0~29_combout\) ) ) ) # ( !\alu_main|ShiftLeft1~30_combout\ & ( \alu_main|Mux1~1_combout\ & ( 
-- (!\alu_main|Mux1~0_combout\ & \alu_main|ShiftLeft0~29_combout\) ) ) ) # ( \alu_main|ShiftLeft1~30_combout\ & ( !\alu_main|Mux1~1_combout\ & ( ((!\mux_alu|output[13]~31_combout\ & !\forward|Mux18~0_combout\)) # (\alu_main|Mux1~0_combout\) ) ) ) # ( 
-- !\alu_main|ShiftLeft1~30_combout\ & ( !\alu_main|Mux1~1_combout\ & ( (!\mux_alu|output[13]~31_combout\ & (!\alu_main|Mux1~0_combout\ & !\forward|Mux18~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100000000000101110110011001100001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_alu|ALT_INV_output[13]~31_combout\,
	datab => \alu_main|ALT_INV_Mux1~0_combout\,
	datac => \alu_main|ALT_INV_ShiftLeft0~29_combout\,
	datad => \forward|ALT_INV_Mux18~0_combout\,
	datae => \alu_main|ALT_INV_ShiftLeft1~30_combout\,
	dataf => \alu_main|ALT_INV_Mux1~1_combout\,
	combout => \alu_main|Mux13~5_combout\);

-- Location: LABCELL_X81_Y6_N54
\alu_main|Mux13~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux13~6_combout\ = ( \alu_main|Mux13~4_combout\ & ( \alu_main|Mux13~5_combout\ & ( (!\alu_main|Mux28~0_combout\) # ((!\alu_main|Mux12~2_combout\ & ((\alu_main|Result~9_combout\))) # (\alu_main|Mux12~2_combout\ & (\alu_main|Add0~53_sumout\))) ) ) 
-- ) # ( !\alu_main|Mux13~4_combout\ & ( \alu_main|Mux13~5_combout\ & ( (!\alu_main|Mux12~2_combout\ & (((\alu_main|Result~9_combout\ & \alu_main|Mux28~0_combout\)))) # (\alu_main|Mux12~2_combout\ & (((!\alu_main|Mux28~0_combout\)) # 
-- (\alu_main|Add0~53_sumout\))) ) ) ) # ( \alu_main|Mux13~4_combout\ & ( !\alu_main|Mux13~5_combout\ & ( (!\alu_main|Mux12~2_combout\ & (((!\alu_main|Mux28~0_combout\) # (\alu_main|Result~9_combout\)))) # (\alu_main|Mux12~2_combout\ & 
-- (\alu_main|Add0~53_sumout\ & ((\alu_main|Mux28~0_combout\)))) ) ) ) # ( !\alu_main|Mux13~4_combout\ & ( !\alu_main|Mux13~5_combout\ & ( (\alu_main|Mux28~0_combout\ & ((!\alu_main|Mux12~2_combout\ & ((\alu_main|Result~9_combout\))) # 
-- (\alu_main|Mux12~2_combout\ & (\alu_main|Add0~53_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011011101010100001101101010101000110111111111100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux12~2_combout\,
	datab => \alu_main|ALT_INV_Add0~53_sumout\,
	datac => \alu_main|ALT_INV_Result~9_combout\,
	datad => \alu_main|ALT_INV_Mux28~0_combout\,
	datae => \alu_main|ALT_INV_Mux13~4_combout\,
	dataf => \alu_main|ALT_INV_Mux13~5_combout\,
	combout => \alu_main|Mux13~6_combout\);

-- Location: LABCELL_X81_Y6_N24
\alu_main|Result[13]\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Result\(13) = ( \alu_main|Result\(13) & ( (\alu_main|Mux32~0_combout\) # (\alu_main|Mux13~6_combout\) ) ) # ( !\alu_main|Result\(13) & ( (\alu_main|Mux13~6_combout\ & !\alu_main|Mux32~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \alu_main|ALT_INV_Mux13~6_combout\,
	datac => \alu_main|ALT_INV_Mux32~0_combout\,
	dataf => \alu_main|ALT_INV_Result\(13),
	combout => \alu_main|Result\(13));

-- Location: FF_X74_Y6_N20
\salumainresult_EXMEM[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \alu_main|Result\(13),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => salumainresult_EXMEM(13));

-- Location: LABCELL_X73_Y8_N36
\forward|Mux18~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux18~0_combout\ = ( \forward|Mux3~0_combout\ & ( sreaddata1_IDEX(13) ) ) # ( !\forward|Mux3~0_combout\ & ( (!\forward|rd1_out[0]~2_combout\ & ((salumainresult_EXMEM(13)))) # (\forward|rd1_out[0]~2_combout\ & (\mux_jal|output[13]~13_combout\)) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_rd1_out[0]~2_combout\,
	datab => ALT_INV_sreaddata1_IDEX(13),
	datac => \mux_jal|ALT_INV_output[13]~13_combout\,
	datad => ALT_INV_salumainresult_EXMEM(13),
	dataf => \forward|ALT_INV_Mux3~0_combout\,
	combout => \forward|Mux18~0_combout\);

-- Location: LABCELL_X77_Y8_N45
\alu_main|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Add0~57_sumout\ = SUM(( !salucontrol_IDEX(2) $ (((!\salusrc_IDEX~DUPLICATE_q\ & ((!\mux_alu|output[14]~60_combout\))) # (\salusrc_IDEX~DUPLICATE_q\ & (!\sinstruction_IDEX[14]~DUPLICATE_q\)))) ) + ( \forward|Mux17~0_combout\ ) + ( 
-- \alu_main|Add0~54\ ))
-- \alu_main|Add0~58\ = CARRY(( !salucontrol_IDEX(2) $ (((!\salusrc_IDEX~DUPLICATE_q\ & ((!\mux_alu|output[14]~60_combout\))) # (\salusrc_IDEX~DUPLICATE_q\ & (!\sinstruction_IDEX[14]~DUPLICATE_q\)))) ) + ( \forward|Mux17~0_combout\ ) + ( \alu_main|Add0~54\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000101011010011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salucontrol_IDEX(2),
	datab => \ALT_INV_salusrc_IDEX~DUPLICATE_q\,
	datac => \ALT_INV_sinstruction_IDEX[14]~DUPLICATE_q\,
	datad => \mux_alu|ALT_INV_output[14]~60_combout\,
	dataf => \forward|ALT_INV_Mux17~0_combout\,
	cin => \alu_main|Add0~54\,
	sumout => \alu_main|Add0~57_sumout\,
	cout => \alu_main|Add0~58\);

-- Location: LABCELL_X79_Y6_N27
\alu_main|Result~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Result~10_combout\ = ( \forward|Mux17~0_combout\ & ( \mux_alu|output[14]~34_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mux_alu|ALT_INV_output[14]~34_combout\,
	dataf => \forward|ALT_INV_Mux17~0_combout\,
	combout => \alu_main|Result~10_combout\);

-- Location: LABCELL_X79_Y8_N0
\alu_main|ShiftLeft0~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft0~31_combout\ = ( \alu_main|ShiftLeft0~22_combout\ & ( \alu_main|ShiftLeft0~30_combout\ & ( (!sinstruction_IDEX(9)) # ((!\sinstruction_IDEX[8]~DUPLICATE_q\ & ((\alu_main|ShiftLeft0~14_combout\))) # (\sinstruction_IDEX[8]~DUPLICATE_q\ & 
-- (\alu_main|ShiftLeft0~13_combout\))) ) ) ) # ( !\alu_main|ShiftLeft0~22_combout\ & ( \alu_main|ShiftLeft0~30_combout\ & ( (!\sinstruction_IDEX[8]~DUPLICATE_q\ & ((!sinstruction_IDEX(9)) # ((\alu_main|ShiftLeft0~14_combout\)))) # 
-- (\sinstruction_IDEX[8]~DUPLICATE_q\ & (sinstruction_IDEX(9) & (\alu_main|ShiftLeft0~13_combout\))) ) ) ) # ( \alu_main|ShiftLeft0~22_combout\ & ( !\alu_main|ShiftLeft0~30_combout\ & ( (!\sinstruction_IDEX[8]~DUPLICATE_q\ & (sinstruction_IDEX(9) & 
-- ((\alu_main|ShiftLeft0~14_combout\)))) # (\sinstruction_IDEX[8]~DUPLICATE_q\ & ((!sinstruction_IDEX(9)) # ((\alu_main|ShiftLeft0~13_combout\)))) ) ) ) # ( !\alu_main|ShiftLeft0~22_combout\ & ( !\alu_main|ShiftLeft0~30_combout\ & ( (sinstruction_IDEX(9) & 
-- ((!\sinstruction_IDEX[8]~DUPLICATE_q\ & ((\alu_main|ShiftLeft0~14_combout\))) # (\sinstruction_IDEX[8]~DUPLICATE_q\ & (\alu_main|ShiftLeft0~13_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011010001010110011110001001101010111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IDEX[8]~DUPLICATE_q\,
	datab => ALT_INV_sinstruction_IDEX(9),
	datac => \alu_main|ALT_INV_ShiftLeft0~13_combout\,
	datad => \alu_main|ALT_INV_ShiftLeft0~14_combout\,
	datae => \alu_main|ALT_INV_ShiftLeft0~22_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft0~30_combout\,
	combout => \alu_main|ShiftLeft0~31_combout\);

-- Location: LABCELL_X79_Y9_N9
\alu_main|ShiftLeft1~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft1~32_combout\ = ( \alu_main|ShiftLeft1~15_combout\ & ( \alu_main|ShiftLeft1~31_combout\ & ( (!\forward|Mux29~0_combout\) # ((!\forward|Mux28~0_combout\ & ((\alu_main|ShiftLeft1~23_combout\))) # (\forward|Mux28~0_combout\ & 
-- (\alu_main|ShiftLeft1~9_combout\))) ) ) ) # ( !\alu_main|ShiftLeft1~15_combout\ & ( \alu_main|ShiftLeft1~31_combout\ & ( (!\forward|Mux28~0_combout\ & (((!\forward|Mux29~0_combout\) # (\alu_main|ShiftLeft1~23_combout\)))) # (\forward|Mux28~0_combout\ & 
-- (\alu_main|ShiftLeft1~9_combout\ & (\forward|Mux29~0_combout\))) ) ) ) # ( \alu_main|ShiftLeft1~15_combout\ & ( !\alu_main|ShiftLeft1~31_combout\ & ( (!\forward|Mux28~0_combout\ & (((\forward|Mux29~0_combout\ & \alu_main|ShiftLeft1~23_combout\)))) # 
-- (\forward|Mux28~0_combout\ & (((!\forward|Mux29~0_combout\)) # (\alu_main|ShiftLeft1~9_combout\))) ) ) ) # ( !\alu_main|ShiftLeft1~15_combout\ & ( !\alu_main|ShiftLeft1~31_combout\ & ( (\forward|Mux29~0_combout\ & ((!\forward|Mux28~0_combout\ & 
-- ((\alu_main|ShiftLeft1~23_combout\))) # (\forward|Mux28~0_combout\ & (\alu_main|ShiftLeft1~9_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001011010100010101101110100001101010111111000111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux28~0_combout\,
	datab => \alu_main|ALT_INV_ShiftLeft1~9_combout\,
	datac => \forward|ALT_INV_Mux29~0_combout\,
	datad => \alu_main|ALT_INV_ShiftLeft1~23_combout\,
	datae => \alu_main|ALT_INV_ShiftLeft1~15_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft1~31_combout\,
	combout => \alu_main|ShiftLeft1~32_combout\);

-- Location: LABCELL_X79_Y6_N0
\alu_main|Mux14~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux14~5_combout\ = ( \alu_main|Mux1~1_combout\ & ( \alu_main|ShiftLeft1~32_combout\ & ( (!\alu_main|Mux1~0_combout\ & \alu_main|ShiftLeft0~31_combout\) ) ) ) # ( !\alu_main|Mux1~1_combout\ & ( \alu_main|ShiftLeft1~32_combout\ & ( 
-- ((!\forward|Mux17~0_combout\ & !\mux_alu|output[14]~34_combout\)) # (\alu_main|Mux1~0_combout\) ) ) ) # ( \alu_main|Mux1~1_combout\ & ( !\alu_main|ShiftLeft1~32_combout\ & ( (!\alu_main|Mux1~0_combout\ & \alu_main|ShiftLeft0~31_combout\) ) ) ) # ( 
-- !\alu_main|Mux1~1_combout\ & ( !\alu_main|ShiftLeft1~32_combout\ & ( (!\alu_main|Mux1~0_combout\ & (!\forward|Mux17~0_combout\ & !\mux_alu|output[14]~34_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000001000100010001011110101010101010010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux1~0_combout\,
	datab => \alu_main|ALT_INV_ShiftLeft0~31_combout\,
	datac => \forward|ALT_INV_Mux17~0_combout\,
	datad => \mux_alu|ALT_INV_output[14]~34_combout\,
	datae => \alu_main|ALT_INV_Mux1~1_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft1~32_combout\,
	combout => \alu_main|Mux14~5_combout\);

-- Location: LABCELL_X83_Y7_N12
\alu_main|ShiftRight0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight0~25_combout\ = ( \mux_alu|output[15]~36_combout\ & ( \mux_alu|output[16]~38_combout\ & ( (!\sinstruction_IDEX[7]~DUPLICATE_q\ & (((\mux_alu|output[14]~34_combout\)) # (\sinstruction_IDEX[6]~DUPLICATE_q\))) # 
-- (\sinstruction_IDEX[7]~DUPLICATE_q\ & ((!\sinstruction_IDEX[6]~DUPLICATE_q\) # ((\mux_alu|output[17]~39_combout\)))) ) ) ) # ( !\mux_alu|output[15]~36_combout\ & ( \mux_alu|output[16]~38_combout\ & ( (!\sinstruction_IDEX[7]~DUPLICATE_q\ & 
-- (!\sinstruction_IDEX[6]~DUPLICATE_q\ & ((\mux_alu|output[14]~34_combout\)))) # (\sinstruction_IDEX[7]~DUPLICATE_q\ & ((!\sinstruction_IDEX[6]~DUPLICATE_q\) # ((\mux_alu|output[17]~39_combout\)))) ) ) ) # ( \mux_alu|output[15]~36_combout\ & ( 
-- !\mux_alu|output[16]~38_combout\ & ( (!\sinstruction_IDEX[7]~DUPLICATE_q\ & (((\mux_alu|output[14]~34_combout\)) # (\sinstruction_IDEX[6]~DUPLICATE_q\))) # (\sinstruction_IDEX[7]~DUPLICATE_q\ & (\sinstruction_IDEX[6]~DUPLICATE_q\ & 
-- (\mux_alu|output[17]~39_combout\))) ) ) ) # ( !\mux_alu|output[15]~36_combout\ & ( !\mux_alu|output[16]~38_combout\ & ( (!\sinstruction_IDEX[7]~DUPLICATE_q\ & (!\sinstruction_IDEX[6]~DUPLICATE_q\ & ((\mux_alu|output[14]~34_combout\)))) # 
-- (\sinstruction_IDEX[7]~DUPLICATE_q\ & (\sinstruction_IDEX[6]~DUPLICATE_q\ & (\mux_alu|output[17]~39_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001001000111010101101000101110011010110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IDEX[7]~DUPLICATE_q\,
	datab => \ALT_INV_sinstruction_IDEX[6]~DUPLICATE_q\,
	datac => \mux_alu|ALT_INV_output[17]~39_combout\,
	datad => \mux_alu|ALT_INV_output[14]~34_combout\,
	datae => \mux_alu|ALT_INV_output[15]~36_combout\,
	dataf => \mux_alu|ALT_INV_output[16]~38_combout\,
	combout => \alu_main|ShiftRight0~25_combout\);

-- Location: MLABCELL_X82_Y6_N15
\alu_main|Mux14~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux14~0_combout\ = ( \alu_main|ShiftRight0~18_combout\ & ( \alu_main|ShiftRight0~25_combout\ & ( (!\sinstruction_IDEX[9]~DUPLICATE_q\) # ((!\sinstruction_IDEX[8]~DUPLICATE_q\ & (\alu_main|ShiftRight0~19_combout\)) # 
-- (\sinstruction_IDEX[8]~DUPLICATE_q\ & ((\alu_main|ShiftRight0~20_combout\)))) ) ) ) # ( !\alu_main|ShiftRight0~18_combout\ & ( \alu_main|ShiftRight0~25_combout\ & ( (!\sinstruction_IDEX[8]~DUPLICATE_q\ & (((!\sinstruction_IDEX[9]~DUPLICATE_q\)) # 
-- (\alu_main|ShiftRight0~19_combout\))) # (\sinstruction_IDEX[8]~DUPLICATE_q\ & (((\alu_main|ShiftRight0~20_combout\ & \sinstruction_IDEX[9]~DUPLICATE_q\)))) ) ) ) # ( \alu_main|ShiftRight0~18_combout\ & ( !\alu_main|ShiftRight0~25_combout\ & ( 
-- (!\sinstruction_IDEX[8]~DUPLICATE_q\ & (\alu_main|ShiftRight0~19_combout\ & ((\sinstruction_IDEX[9]~DUPLICATE_q\)))) # (\sinstruction_IDEX[8]~DUPLICATE_q\ & (((!\sinstruction_IDEX[9]~DUPLICATE_q\) # (\alu_main|ShiftRight0~20_combout\)))) ) ) ) # ( 
-- !\alu_main|ShiftRight0~18_combout\ & ( !\alu_main|ShiftRight0~25_combout\ & ( (\sinstruction_IDEX[9]~DUPLICATE_q\ & ((!\sinstruction_IDEX[8]~DUPLICATE_q\ & (\alu_main|ShiftRight0~19_combout\)) # (\sinstruction_IDEX[8]~DUPLICATE_q\ & 
-- ((\alu_main|ShiftRight0~20_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010011000011110101001111110000010100111111111101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_ShiftRight0~19_combout\,
	datab => \alu_main|ALT_INV_ShiftRight0~20_combout\,
	datac => \ALT_INV_sinstruction_IDEX[8]~DUPLICATE_q\,
	datad => \ALT_INV_sinstruction_IDEX[9]~DUPLICATE_q\,
	datae => \alu_main|ALT_INV_ShiftRight0~18_combout\,
	dataf => \alu_main|ALT_INV_ShiftRight0~25_combout\,
	combout => \alu_main|Mux14~0_combout\);

-- Location: LABCELL_X75_Y7_N42
\alu_main|ShiftRight1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight1~25_combout\ = ( \mux_alu|output[17]~39_combout\ & ( \mux_alu|output[14]~34_combout\ & ( (!\forward|Mux30~0_combout\ & (((!\forward|Mux31~0_combout\)) # (\mux_alu|output[15]~36_combout\))) # (\forward|Mux30~0_combout\ & 
-- (((\forward|Mux31~0_combout\) # (\mux_alu|output[16]~38_combout\)))) ) ) ) # ( !\mux_alu|output[17]~39_combout\ & ( \mux_alu|output[14]~34_combout\ & ( (!\forward|Mux30~0_combout\ & (((!\forward|Mux31~0_combout\)) # (\mux_alu|output[15]~36_combout\))) # 
-- (\forward|Mux30~0_combout\ & (((\mux_alu|output[16]~38_combout\ & !\forward|Mux31~0_combout\)))) ) ) ) # ( \mux_alu|output[17]~39_combout\ & ( !\mux_alu|output[14]~34_combout\ & ( (!\forward|Mux30~0_combout\ & (\mux_alu|output[15]~36_combout\ & 
-- ((\forward|Mux31~0_combout\)))) # (\forward|Mux30~0_combout\ & (((\forward|Mux31~0_combout\) # (\mux_alu|output[16]~38_combout\)))) ) ) ) # ( !\mux_alu|output[17]~39_combout\ & ( !\mux_alu|output[14]~34_combout\ & ( (!\forward|Mux30~0_combout\ & 
-- (\mux_alu|output[15]~36_combout\ & ((\forward|Mux31~0_combout\)))) # (\forward|Mux30~0_combout\ & (((\mux_alu|output[16]~38_combout\ & !\forward|Mux31~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100010000001010111011110101111001000101010111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux30~0_combout\,
	datab => \mux_alu|ALT_INV_output[15]~36_combout\,
	datac => \mux_alu|ALT_INV_output[16]~38_combout\,
	datad => \forward|ALT_INV_Mux31~0_combout\,
	datae => \mux_alu|ALT_INV_output[17]~39_combout\,
	dataf => \mux_alu|ALT_INV_output[14]~34_combout\,
	combout => \alu_main|ShiftRight1~25_combout\);

-- Location: MLABCELL_X78_Y6_N42
\alu_main|Mux14~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux14~2_combout\ = ( \alu_main|ShiftRight1~25_combout\ & ( \alu_main|ShiftRight1~20_combout\ & ( (!\forward|Mux29~0_combout\ & (((!\forward|Mux28~0_combout\)) # (\alu_main|ShiftRight1~19_combout\))) # (\forward|Mux29~0_combout\ & 
-- (((\forward|Mux28~0_combout\) # (\alu_main|ShiftRight1~18_combout\)))) ) ) ) # ( !\alu_main|ShiftRight1~25_combout\ & ( \alu_main|ShiftRight1~20_combout\ & ( (!\forward|Mux29~0_combout\ & (\alu_main|ShiftRight1~19_combout\ & 
-- ((\forward|Mux28~0_combout\)))) # (\forward|Mux29~0_combout\ & (((\forward|Mux28~0_combout\) # (\alu_main|ShiftRight1~18_combout\)))) ) ) ) # ( \alu_main|ShiftRight1~25_combout\ & ( !\alu_main|ShiftRight1~20_combout\ & ( (!\forward|Mux29~0_combout\ & 
-- (((!\forward|Mux28~0_combout\)) # (\alu_main|ShiftRight1~19_combout\))) # (\forward|Mux29~0_combout\ & (((\alu_main|ShiftRight1~18_combout\ & !\forward|Mux28~0_combout\)))) ) ) ) # ( !\alu_main|ShiftRight1~25_combout\ & ( 
-- !\alu_main|ShiftRight1~20_combout\ & ( (!\forward|Mux29~0_combout\ & (\alu_main|ShiftRight1~19_combout\ & ((\forward|Mux28~0_combout\)))) # (\forward|Mux29~0_combout\ & (((\alu_main|ShiftRight1~18_combout\ & !\forward|Mux28~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010000111100110101000000000011010111111111001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_ShiftRight1~19_combout\,
	datab => \alu_main|ALT_INV_ShiftRight1~18_combout\,
	datac => \forward|ALT_INV_Mux29~0_combout\,
	datad => \forward|ALT_INV_Mux28~0_combout\,
	datae => \alu_main|ALT_INV_ShiftRight1~25_combout\,
	dataf => \alu_main|ALT_INV_ShiftRight1~20_combout\,
	combout => \alu_main|Mux14~2_combout\);

-- Location: LABCELL_X79_Y6_N54
\alu_main|Mux14~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux14~3_combout\ = ( \alu_main|Mux8~1_combout\ & ( (!\alu_main|Mux14~2_combout\ & ((!\alu_main|Mux12~1_combout\) # ((!\mux_alu|output[14]~34_combout\ & !\forward|Mux17~0_combout\)))) ) ) # ( !\alu_main|Mux8~1_combout\ & ( 
-- (!\alu_main|Mux12~1_combout\) # ((!\mux_alu|output[14]~34_combout\ & !\forward|Mux17~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111100011111000111110001111100011111000000000001111100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_alu|ALT_INV_output[14]~34_combout\,
	datab => \forward|ALT_INV_Mux17~0_combout\,
	datac => \alu_main|ALT_INV_Mux12~1_combout\,
	datad => \alu_main|ALT_INV_Mux14~2_combout\,
	dataf => \alu_main|ALT_INV_Mux8~1_combout\,
	combout => \alu_main|Mux14~3_combout\);

-- Location: LABCELL_X79_Y6_N24
\alu_main|Mux14~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux14~1_combout\ = ( \alu_main|Mux12~5_combout\ & ( (\alu_main|Mux8~3_combout\ & (((\alu_main|ShiftRight0~21_combout\ & \alu_main|Mux12~4_combout\)) # (\alu_main|ShiftRight1~21_combout\))) ) ) # ( !\alu_main|Mux12~5_combout\ & ( 
-- (\alu_main|ShiftRight0~21_combout\ & (\alu_main|Mux8~3_combout\ & \alu_main|Mux12~4_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010001000000000001000100000011000100110000001100010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_ShiftRight0~21_combout\,
	datab => \alu_main|ALT_INV_Mux8~3_combout\,
	datac => \alu_main|ALT_INV_ShiftRight1~21_combout\,
	datad => \alu_main|ALT_INV_Mux12~4_combout\,
	dataf => \alu_main|ALT_INV_Mux12~5_combout\,
	combout => \alu_main|Mux14~1_combout\);

-- Location: LABCELL_X79_Y6_N42
\alu_main|Mux14~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux14~4_combout\ = ( \alu_main|Mux14~1_combout\ & ( ((\alu_main|Mux12~1_combout\ & \alu_main|Mux14~0_combout\)) # (\alu_main|Mux12~0_combout\) ) ) # ( !\alu_main|Mux14~1_combout\ & ( (!\alu_main|Mux12~0_combout\ & (\alu_main|Mux12~1_combout\ & 
-- (\alu_main|Mux14~0_combout\))) # (\alu_main|Mux12~0_combout\ & (((!\alu_main|Mux14~3_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011100000100001101110000010000110111001101110011011100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux12~1_combout\,
	datab => \alu_main|ALT_INV_Mux12~0_combout\,
	datac => \alu_main|ALT_INV_Mux14~0_combout\,
	datad => \alu_main|ALT_INV_Mux14~3_combout\,
	dataf => \alu_main|ALT_INV_Mux14~1_combout\,
	combout => \alu_main|Mux14~4_combout\);

-- Location: LABCELL_X79_Y6_N30
\alu_main|Mux14~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux14~6_combout\ = ( \alu_main|Mux14~5_combout\ & ( \alu_main|Mux14~4_combout\ & ( (!\alu_main|Mux28~0_combout\) # ((!\alu_main|Mux12~2_combout\ & ((\alu_main|Result~10_combout\))) # (\alu_main|Mux12~2_combout\ & (\alu_main|Add0~57_sumout\))) ) 
-- ) ) # ( !\alu_main|Mux14~5_combout\ & ( \alu_main|Mux14~4_combout\ & ( (!\alu_main|Mux12~2_combout\ & (((!\alu_main|Mux28~0_combout\) # (\alu_main|Result~10_combout\)))) # (\alu_main|Mux12~2_combout\ & (\alu_main|Add0~57_sumout\ & 
-- ((\alu_main|Mux28~0_combout\)))) ) ) ) # ( \alu_main|Mux14~5_combout\ & ( !\alu_main|Mux14~4_combout\ & ( (!\alu_main|Mux12~2_combout\ & (((\alu_main|Result~10_combout\ & \alu_main|Mux28~0_combout\)))) # (\alu_main|Mux12~2_combout\ & 
-- (((!\alu_main|Mux28~0_combout\)) # (\alu_main|Add0~57_sumout\))) ) ) ) # ( !\alu_main|Mux14~5_combout\ & ( !\alu_main|Mux14~4_combout\ & ( (\alu_main|Mux28~0_combout\ & ((!\alu_main|Mux12~2_combout\ & ((\alu_main|Result~10_combout\))) # 
-- (\alu_main|Mux12~2_combout\ & (\alu_main|Add0~57_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011011010101010001101110101010000110111111111100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux12~2_combout\,
	datab => \alu_main|ALT_INV_Add0~57_sumout\,
	datac => \alu_main|ALT_INV_Result~10_combout\,
	datad => \alu_main|ALT_INV_Mux28~0_combout\,
	datae => \alu_main|ALT_INV_Mux14~5_combout\,
	dataf => \alu_main|ALT_INV_Mux14~4_combout\,
	combout => \alu_main|Mux14~6_combout\);

-- Location: LABCELL_X79_Y6_N9
\alu_main|Result[14]\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Result\(14) = ( \alu_main|Mux14~6_combout\ & ( (!\alu_main|Mux32~0_combout\) # (\alu_main|Result\(14)) ) ) # ( !\alu_main|Mux14~6_combout\ & ( (\alu_main|Result\(14) & \alu_main|Mux32~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \alu_main|ALT_INV_Result\(14),
	datad => \alu_main|ALT_INV_Mux32~0_combout\,
	dataf => \alu_main|ALT_INV_Mux14~6_combout\,
	combout => \alu_main|Result\(14));

-- Location: FF_X79_Y6_N5
\salumainresult_EXMEM[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \alu_main|Result\(14),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => salumainresult_EXMEM(14));

-- Location: LABCELL_X74_Y8_N0
\mux_alu|output[14]~60\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_alu|output[14]~60_combout\ = ( \mux_jal|output[14]~14_combout\ & ( ((!\mux_alu|output[17]~1_combout\ & ((salumainresult_EXMEM(14)))) # (\mux_alu|output[17]~1_combout\ & (sreaddata2_IDEX(14)))) # (\forward|rd2_out[0]~2_combout\) ) ) # ( 
-- !\mux_jal|output[14]~14_combout\ & ( (!\forward|rd2_out[0]~2_combout\ & ((!\mux_alu|output[17]~1_combout\ & ((salumainresult_EXMEM(14)))) # (\mux_alu|output[17]~1_combout\ & (sreaddata2_IDEX(14))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100000001001100010000110111111101110011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sreaddata2_IDEX(14),
	datab => \forward|ALT_INV_rd2_out[0]~2_combout\,
	datac => \mux_alu|ALT_INV_output[17]~1_combout\,
	datad => ALT_INV_salumainresult_EXMEM(14),
	dataf => \mux_jal|ALT_INV_output[14]~14_combout\,
	combout => \mux_alu|output[14]~60_combout\);

-- Location: LABCELL_X79_Y4_N6
\alu_main|Mux15~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux15~5_combout\ = ( \alu_main|Mux1~1_combout\ & ( \alu_main|ShiftLeft1~34_combout\ & ( (\alu_main|ShiftLeft0~33_combout\ & !\alu_main|Mux1~0_combout\) ) ) ) # ( !\alu_main|Mux1~1_combout\ & ( \alu_main|ShiftLeft1~34_combout\ & ( 
-- ((!\mux_alu|output[15]~36_combout\ & !\forward|Mux16~0_combout\)) # (\alu_main|Mux1~0_combout\) ) ) ) # ( \alu_main|Mux1~1_combout\ & ( !\alu_main|ShiftLeft1~34_combout\ & ( (\alu_main|ShiftLeft0~33_combout\ & !\alu_main|Mux1~0_combout\) ) ) ) # ( 
-- !\alu_main|Mux1~1_combout\ & ( !\alu_main|ShiftLeft1~34_combout\ & ( (!\mux_alu|output[15]~36_combout\ & (!\alu_main|Mux1~0_combout\ & !\forward|Mux16~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000010100000101000011001111000011110101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_ShiftLeft0~33_combout\,
	datab => \mux_alu|ALT_INV_output[15]~36_combout\,
	datac => \alu_main|ALT_INV_Mux1~0_combout\,
	datad => \forward|ALT_INV_Mux16~0_combout\,
	datae => \alu_main|ALT_INV_Mux1~1_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft1~34_combout\,
	combout => \alu_main|Mux15~5_combout\);

-- Location: LABCELL_X79_Y4_N45
\alu_main|Result~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Result~11_combout\ = ( \mux_alu|output[15]~36_combout\ & ( \forward|Mux16~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \forward|ALT_INV_Mux16~0_combout\,
	dataf => \mux_alu|ALT_INV_output[15]~36_combout\,
	combout => \alu_main|Result~11_combout\);

-- Location: MLABCELL_X78_Y4_N27
\alu_main|Mux15~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux15~0_combout\ = ( \sinstruction_IDEX[9]~DUPLICATE_q\ & ( \alu_main|ShiftRight0~33_combout\ & ( (!sinstruction_IDEX(8) & (\alu_main|ShiftRight0~27_combout\)) # (sinstruction_IDEX(8) & ((\alu_main|ShiftRight0~28_combout\))) ) ) ) # ( 
-- !\sinstruction_IDEX[9]~DUPLICATE_q\ & ( \alu_main|ShiftRight0~33_combout\ & ( (!sinstruction_IDEX(8)) # (\alu_main|ShiftRight0~26_combout\) ) ) ) # ( \sinstruction_IDEX[9]~DUPLICATE_q\ & ( !\alu_main|ShiftRight0~33_combout\ & ( (!sinstruction_IDEX(8) & 
-- (\alu_main|ShiftRight0~27_combout\)) # (sinstruction_IDEX(8) & ((\alu_main|ShiftRight0~28_combout\))) ) ) ) # ( !\sinstruction_IDEX[9]~DUPLICATE_q\ & ( !\alu_main|ShiftRight0~33_combout\ & ( (sinstruction_IDEX(8) & \alu_main|ShiftRight0~26_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011010001000111011111001111110011110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_ShiftRight0~27_combout\,
	datab => ALT_INV_sinstruction_IDEX(8),
	datac => \alu_main|ALT_INV_ShiftRight0~26_combout\,
	datad => \alu_main|ALT_INV_ShiftRight0~28_combout\,
	datae => \ALT_INV_sinstruction_IDEX[9]~DUPLICATE_q\,
	dataf => \alu_main|ALT_INV_ShiftRight0~33_combout\,
	combout => \alu_main|Mux15~0_combout\);

-- Location: LABCELL_X74_Y4_N36
\alu_main|Mux15~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux15~2_combout\ = ( \alu_main|ShiftRight1~28_combout\ & ( \alu_main|ShiftRight1~33_combout\ & ( (!\forward|Mux28~0_combout\ & (((!\forward|Mux29~0_combout\) # (\alu_main|ShiftRight1~26_combout\)))) # (\forward|Mux28~0_combout\ & 
-- (((\forward|Mux29~0_combout\)) # (\alu_main|ShiftRight1~27_combout\))) ) ) ) # ( !\alu_main|ShiftRight1~28_combout\ & ( \alu_main|ShiftRight1~33_combout\ & ( (!\forward|Mux28~0_combout\ & (((!\forward|Mux29~0_combout\) # 
-- (\alu_main|ShiftRight1~26_combout\)))) # (\forward|Mux28~0_combout\ & (\alu_main|ShiftRight1~27_combout\ & (!\forward|Mux29~0_combout\))) ) ) ) # ( \alu_main|ShiftRight1~28_combout\ & ( !\alu_main|ShiftRight1~33_combout\ & ( (!\forward|Mux28~0_combout\ & 
-- (((\forward|Mux29~0_combout\ & \alu_main|ShiftRight1~26_combout\)))) # (\forward|Mux28~0_combout\ & (((\forward|Mux29~0_combout\)) # (\alu_main|ShiftRight1~27_combout\))) ) ) ) # ( !\alu_main|ShiftRight1~28_combout\ & ( !\alu_main|ShiftRight1~33_combout\ 
-- & ( (!\forward|Mux28~0_combout\ & (((\forward|Mux29~0_combout\ & \alu_main|ShiftRight1~26_combout\)))) # (\forward|Mux28~0_combout\ & (\alu_main|ShiftRight1~27_combout\ & (!\forward|Mux29~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100000100110001111111010000110111001101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_ShiftRight1~27_combout\,
	datab => \forward|ALT_INV_Mux28~0_combout\,
	datac => \forward|ALT_INV_Mux29~0_combout\,
	datad => \alu_main|ALT_INV_ShiftRight1~26_combout\,
	datae => \alu_main|ALT_INV_ShiftRight1~28_combout\,
	dataf => \alu_main|ALT_INV_ShiftRight1~33_combout\,
	combout => \alu_main|Mux15~2_combout\);

-- Location: LABCELL_X79_Y4_N54
\alu_main|Mux15~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux15~3_combout\ = ( \alu_main|Mux8~1_combout\ & ( (!\alu_main|Mux15~2_combout\ & ((!\alu_main|Mux12~1_combout\) # ((!\mux_alu|output[15]~36_combout\ & !\forward|Mux16~0_combout\)))) ) ) # ( !\alu_main|Mux8~1_combout\ & ( 
-- (!\alu_main|Mux12~1_combout\) # ((!\mux_alu|output[15]~36_combout\ & !\forward|Mux16~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111010101010111011101010101011100000101000001110000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux12~1_combout\,
	datab => \mux_alu|ALT_INV_output[15]~36_combout\,
	datac => \alu_main|ALT_INV_Mux15~2_combout\,
	datad => \forward|ALT_INV_Mux16~0_combout\,
	dataf => \alu_main|ALT_INV_Mux8~1_combout\,
	combout => \alu_main|Mux15~3_combout\);

-- Location: LABCELL_X80_Y6_N3
\alu_main|Mux15~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux15~1_combout\ = ( \alu_main|Mux12~5_combout\ & ( (\alu_main|Mux8~3_combout\ & (((\alu_main|Mux12~4_combout\ & \alu_main|ShiftRight0~29_combout\)) # (\alu_main|ShiftRight1~29_combout\))) ) ) # ( !\alu_main|Mux12~5_combout\ & ( 
-- (\alu_main|Mux8~3_combout\ & (\alu_main|Mux12~4_combout\ & \alu_main|ShiftRight0~29_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000100000001010101010000000101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux8~3_combout\,
	datab => \alu_main|ALT_INV_Mux12~4_combout\,
	datac => \alu_main|ALT_INV_ShiftRight0~29_combout\,
	datad => \alu_main|ALT_INV_ShiftRight1~29_combout\,
	dataf => \alu_main|ALT_INV_Mux12~5_combout\,
	combout => \alu_main|Mux15~1_combout\);

-- Location: LABCELL_X79_Y4_N42
\alu_main|Mux15~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux15~4_combout\ = ( \alu_main|Mux15~1_combout\ & ( ((\alu_main|Mux12~1_combout\ & \alu_main|Mux15~0_combout\)) # (\alu_main|Mux12~0_combout\) ) ) # ( !\alu_main|Mux15~1_combout\ & ( (!\alu_main|Mux12~0_combout\ & (\alu_main|Mux12~1_combout\ & 
-- (\alu_main|Mux15~0_combout\))) # (\alu_main|Mux12~0_combout\ & (((!\alu_main|Mux15~3_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011100000100001101110000010000110111001101110011011100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux12~1_combout\,
	datab => \alu_main|ALT_INV_Mux12~0_combout\,
	datac => \alu_main|ALT_INV_Mux15~0_combout\,
	datad => \alu_main|ALT_INV_Mux15~3_combout\,
	dataf => \alu_main|ALT_INV_Mux15~1_combout\,
	combout => \alu_main|Mux15~4_combout\);

-- Location: LABCELL_X79_Y4_N12
\alu_main|Mux15~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux15~6_combout\ = ( \alu_main|Result~11_combout\ & ( \alu_main|Mux15~4_combout\ & ( (!\alu_main|Mux12~2_combout\) # ((!\alu_main|Mux28~0_combout\ & ((\alu_main|Mux15~5_combout\))) # (\alu_main|Mux28~0_combout\ & (\alu_main|Add0~61_sumout\))) ) 
-- ) ) # ( !\alu_main|Result~11_combout\ & ( \alu_main|Mux15~4_combout\ & ( (!\alu_main|Mux12~2_combout\ & (((!\alu_main|Mux28~0_combout\)))) # (\alu_main|Mux12~2_combout\ & ((!\alu_main|Mux28~0_combout\ & ((\alu_main|Mux15~5_combout\))) # 
-- (\alu_main|Mux28~0_combout\ & (\alu_main|Add0~61_sumout\)))) ) ) ) # ( \alu_main|Result~11_combout\ & ( !\alu_main|Mux15~4_combout\ & ( (!\alu_main|Mux12~2_combout\ & (((\alu_main|Mux28~0_combout\)))) # (\alu_main|Mux12~2_combout\ & 
-- ((!\alu_main|Mux28~0_combout\ & ((\alu_main|Mux15~5_combout\))) # (\alu_main|Mux28~0_combout\ & (\alu_main|Add0~61_sumout\)))) ) ) ) # ( !\alu_main|Result~11_combout\ & ( !\alu_main|Mux15~4_combout\ & ( (\alu_main|Mux12~2_combout\ & 
-- ((!\alu_main|Mux28~0_combout\ & ((\alu_main|Mux15~5_combout\))) # (\alu_main|Mux28~0_combout\ & (\alu_main|Add0~61_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101010001000010110101101110100001111100011010101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux12~2_combout\,
	datab => \alu_main|ALT_INV_Add0~61_sumout\,
	datac => \alu_main|ALT_INV_Mux28~0_combout\,
	datad => \alu_main|ALT_INV_Mux15~5_combout\,
	datae => \alu_main|ALT_INV_Result~11_combout\,
	dataf => \alu_main|ALT_INV_Mux15~4_combout\,
	combout => \alu_main|Mux15~6_combout\);

-- Location: LABCELL_X79_Y4_N33
\alu_main|Result[15]\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Result\(15) = ( \alu_main|Result\(15) & ( (\alu_main|Mux32~0_combout\) # (\alu_main|Mux15~6_combout\) ) ) # ( !\alu_main|Result\(15) & ( (\alu_main|Mux15~6_combout\ & !\alu_main|Mux32~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \alu_main|ALT_INV_Mux15~6_combout\,
	datad => \alu_main|ALT_INV_Mux32~0_combout\,
	dataf => \alu_main|ALT_INV_Result\(15),
	combout => \alu_main|Result\(15));

-- Location: FF_X75_Y6_N56
\salumainresult_EXMEM[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \alu_main|Result\(15),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => salumainresult_EXMEM(15));

-- Location: FF_X75_Y7_N23
\salumainresult_MEMWB[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => salumainresult_EXMEM(15),
	sclr => \process_8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => salumainresult_MEMWB(15));

-- Location: FF_X75_Y7_N40
\smemreaddata_MEMWB[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \mem|altsyncram_component|auto_generated|q_a\(15),
	sclr => \process_8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => smemreaddata_MEMWB(15));

-- Location: LABCELL_X75_Y7_N30
\mux_jal|output[15]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_jal|output[15]~15_combout\ = ( \smemtoreg_MEMWB~DUPLICATE_q\ & ( (!\sjal_MEMWB~q\ & ((smemreaddata_MEMWB(15)))) # (\sjal_MEMWB~q\ & (spc_MEMWB(15))) ) ) # ( !\smemtoreg_MEMWB~DUPLICATE_q\ & ( (!\sjal_MEMWB~q\ & ((salumainresult_MEMWB(15)))) # 
-- (\sjal_MEMWB~q\ & (spc_MEMWB(15))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100010001110111010001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_spc_MEMWB(15),
	datab => \ALT_INV_sjal_MEMWB~q\,
	datac => ALT_INV_salumainresult_MEMWB(15),
	datad => ALT_INV_smemreaddata_MEMWB(15),
	dataf => \ALT_INV_smemtoreg_MEMWB~DUPLICATE_q\,
	combout => \mux_jal|output[15]~15_combout\);

-- Location: FF_X64_Y8_N10
\reg_file|registers[9][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[15]~15_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[9][15]~q\);

-- Location: LABCELL_X64_Y8_N0
\sreaddata2_IDEX~170\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~170_combout\ = ( sinstruction_IFID(17) & ( \reg_file|registers[8][15]~q\ & ( (!sinstruction_IFID(16) & (\reg_file|registers[10][15]~q\)) # (sinstruction_IFID(16) & ((\reg_file|registers[11][15]~q\))) ) ) ) # ( !sinstruction_IFID(17) & ( 
-- \reg_file|registers[8][15]~q\ & ( (!sinstruction_IFID(16)) # (\reg_file|registers[9][15]~q\) ) ) ) # ( sinstruction_IFID(17) & ( !\reg_file|registers[8][15]~q\ & ( (!sinstruction_IFID(16) & (\reg_file|registers[10][15]~q\)) # (sinstruction_IFID(16) & 
-- ((\reg_file|registers[11][15]~q\))) ) ) ) # ( !sinstruction_IFID(17) & ( !\reg_file|registers[8][15]~q\ & ( (\reg_file|registers[9][15]~q\ & sinstruction_IFID(16)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101001100110000111111111111010101010011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[9][15]~q\,
	datab => \reg_file|ALT_INV_registers[10][15]~q\,
	datac => \reg_file|ALT_INV_registers[11][15]~q\,
	datad => ALT_INV_sinstruction_IFID(16),
	datae => ALT_INV_sinstruction_IFID(17),
	dataf => \reg_file|ALT_INV_registers[8][15]~q\,
	combout => \sreaddata2_IDEX~170_combout\);

-- Location: LABCELL_X61_Y11_N45
\sreaddata2_IDEX~172\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~172_combout\ = ( sinstruction_IFID(17) & ( \reg_file|registers[13][15]~q\ & ( (!sinstruction_IFID(16) & ((\reg_file|registers[14][15]~q\))) # (sinstruction_IFID(16) & (\reg_file|registers[15][15]~q\)) ) ) ) # ( !sinstruction_IFID(17) & ( 
-- \reg_file|registers[13][15]~q\ & ( (sinstruction_IFID(16)) # (\reg_file|registers[12][15]~q\) ) ) ) # ( sinstruction_IFID(17) & ( !\reg_file|registers[13][15]~q\ & ( (!sinstruction_IFID(16) & ((\reg_file|registers[14][15]~q\))) # (sinstruction_IFID(16) & 
-- (\reg_file|registers[15][15]~q\)) ) ) ) # ( !sinstruction_IFID(17) & ( !\reg_file|registers[13][15]~q\ & ( (\reg_file|registers[12][15]~q\ & !sinstruction_IFID(16)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000000011110101010100110011111111110000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[15][15]~q\,
	datab => \reg_file|ALT_INV_registers[12][15]~q\,
	datac => \reg_file|ALT_INV_registers[14][15]~q\,
	datad => ALT_INV_sinstruction_IFID(16),
	datae => ALT_INV_sinstruction_IFID(17),
	dataf => \reg_file|ALT_INV_registers[13][15]~q\,
	combout => \sreaddata2_IDEX~172_combout\);

-- Location: MLABCELL_X65_Y12_N27
\sreaddata2_IDEX~171\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~171_combout\ = ( sinstruction_IFID(16) & ( \reg_file|registers[0][15]~q\ & ( (!sinstruction_IFID(17) & ((\reg_file|registers[1][15]~q\))) # (sinstruction_IFID(17) & (\reg_file|registers[3][15]~q\)) ) ) ) # ( !sinstruction_IFID(16) & ( 
-- \reg_file|registers[0][15]~q\ & ( (!sinstruction_IFID(17)) # (\reg_file|registers[2][15]~q\) ) ) ) # ( sinstruction_IFID(16) & ( !\reg_file|registers[0][15]~q\ & ( (!sinstruction_IFID(17) & ((\reg_file|registers[1][15]~q\))) # (sinstruction_IFID(17) & 
-- (\reg_file|registers[3][15]~q\)) ) ) ) # ( !sinstruction_IFID(16) & ( !\reg_file|registers[0][15]~q\ & ( (sinstruction_IFID(17) & \reg_file|registers[2][15]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111001101010011010111110000111111110011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[3][15]~q\,
	datab => \reg_file|ALT_INV_registers[1][15]~q\,
	datac => ALT_INV_sinstruction_IFID(17),
	datad => \reg_file|ALT_INV_registers[2][15]~q\,
	datae => ALT_INV_sinstruction_IFID(16),
	dataf => \reg_file|ALT_INV_registers[0][15]~q\,
	combout => \sreaddata2_IDEX~171_combout\);

-- Location: LABCELL_X68_Y6_N9
\sreaddata2_IDEX~173\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~173_combout\ = ( \reg_file|registers[7][15]~q\ & ( \reg_file|registers[4][15]~q\ & ( (!sinstruction_IFID(16) & (((!sinstruction_IFID(17)) # (\reg_file|registers[6][15]~q\)))) # (sinstruction_IFID(16) & (((sinstruction_IFID(17))) # 
-- (\reg_file|registers[5][15]~q\))) ) ) ) # ( !\reg_file|registers[7][15]~q\ & ( \reg_file|registers[4][15]~q\ & ( (!sinstruction_IFID(16) & (((!sinstruction_IFID(17)) # (\reg_file|registers[6][15]~q\)))) # (sinstruction_IFID(16) & 
-- (\reg_file|registers[5][15]~q\ & (!sinstruction_IFID(17)))) ) ) ) # ( \reg_file|registers[7][15]~q\ & ( !\reg_file|registers[4][15]~q\ & ( (!sinstruction_IFID(16) & (((sinstruction_IFID(17) & \reg_file|registers[6][15]~q\)))) # (sinstruction_IFID(16) & 
-- (((sinstruction_IFID(17))) # (\reg_file|registers[5][15]~q\))) ) ) ) # ( !\reg_file|registers[7][15]~q\ & ( !\reg_file|registers[4][15]~q\ & ( (!sinstruction_IFID(16) & (((sinstruction_IFID(17) & \reg_file|registers[6][15]~q\)))) # (sinstruction_IFID(16) 
-- & (\reg_file|registers[5][15]~q\ & (!sinstruction_IFID(17)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011010000101010001111110110000101110101011010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(16),
	datab => \reg_file|ALT_INV_registers[5][15]~q\,
	datac => ALT_INV_sinstruction_IFID(17),
	datad => \reg_file|ALT_INV_registers[6][15]~q\,
	datae => \reg_file|ALT_INV_registers[7][15]~q\,
	dataf => \reg_file|ALT_INV_registers[4][15]~q\,
	combout => \sreaddata2_IDEX~173_combout\);

-- Location: LABCELL_X64_Y8_N18
\sreaddata2_IDEX~174\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~174_combout\ = ( \sreaddata2_IDEX~171_combout\ & ( \sreaddata2_IDEX~173_combout\ & ( (!sinstruction_IFID(19)) # ((!\sinstruction_IFID[18]~DUPLICATE_q\ & (\sreaddata2_IDEX~170_combout\)) # (\sinstruction_IFID[18]~DUPLICATE_q\ & 
-- ((\sreaddata2_IDEX~172_combout\)))) ) ) ) # ( !\sreaddata2_IDEX~171_combout\ & ( \sreaddata2_IDEX~173_combout\ & ( (!\sinstruction_IFID[18]~DUPLICATE_q\ & (\sreaddata2_IDEX~170_combout\ & (sinstruction_IFID(19)))) # (\sinstruction_IFID[18]~DUPLICATE_q\ & 
-- (((!sinstruction_IFID(19)) # (\sreaddata2_IDEX~172_combout\)))) ) ) ) # ( \sreaddata2_IDEX~171_combout\ & ( !\sreaddata2_IDEX~173_combout\ & ( (!\sinstruction_IFID[18]~DUPLICATE_q\ & (((!sinstruction_IFID(19))) # (\sreaddata2_IDEX~170_combout\))) # 
-- (\sinstruction_IFID[18]~DUPLICATE_q\ & (((sinstruction_IFID(19) & \sreaddata2_IDEX~172_combout\)))) ) ) ) # ( !\sreaddata2_IDEX~171_combout\ & ( !\sreaddata2_IDEX~173_combout\ & ( (sinstruction_IFID(19) & ((!\sinstruction_IFID[18]~DUPLICATE_q\ & 
-- (\sreaddata2_IDEX~170_combout\)) # (\sinstruction_IFID[18]~DUPLICATE_q\ & ((\sreaddata2_IDEX~172_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000111110001001100011100110100001101111111010011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sreaddata2_IDEX~170_combout\,
	datab => \ALT_INV_sinstruction_IFID[18]~DUPLICATE_q\,
	datac => ALT_INV_sinstruction_IFID(19),
	datad => \ALT_INV_sreaddata2_IDEX~172_combout\,
	datae => \ALT_INV_sreaddata2_IDEX~171_combout\,
	dataf => \ALT_INV_sreaddata2_IDEX~173_combout\,
	combout => \sreaddata2_IDEX~174_combout\);

-- Location: LABCELL_X66_Y8_N42
\sreaddata2_IDEX~166\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~166_combout\ = ( \reg_file|registers[17][15]~q\ & ( \reg_file|registers[29][15]~q\ & ( (!sinstruction_IFID(18) & (((!sinstruction_IFID(19))) # (\reg_file|registers[25][15]~q\))) # (sinstruction_IFID(18) & 
-- (((\reg_file|registers[21][15]~q\) # (sinstruction_IFID(19))))) ) ) ) # ( !\reg_file|registers[17][15]~q\ & ( \reg_file|registers[29][15]~q\ & ( (!sinstruction_IFID(18) & (\reg_file|registers[25][15]~q\ & (sinstruction_IFID(19)))) # (sinstruction_IFID(18) 
-- & (((\reg_file|registers[21][15]~q\) # (sinstruction_IFID(19))))) ) ) ) # ( \reg_file|registers[17][15]~q\ & ( !\reg_file|registers[29][15]~q\ & ( (!sinstruction_IFID(18) & (((!sinstruction_IFID(19))) # (\reg_file|registers[25][15]~q\))) # 
-- (sinstruction_IFID(18) & (((!sinstruction_IFID(19) & \reg_file|registers[21][15]~q\)))) ) ) ) # ( !\reg_file|registers[17][15]~q\ & ( !\reg_file|registers[29][15]~q\ & ( (!sinstruction_IFID(18) & (\reg_file|registers[25][15]~q\ & (sinstruction_IFID(19)))) 
-- # (sinstruction_IFID(18) & (((!sinstruction_IFID(19) & \reg_file|registers[21][15]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010010101000101111001000000111010101111010011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(18),
	datab => \reg_file|ALT_INV_registers[25][15]~q\,
	datac => ALT_INV_sinstruction_IFID(19),
	datad => \reg_file|ALT_INV_registers[21][15]~q\,
	datae => \reg_file|ALT_INV_registers[17][15]~q\,
	dataf => \reg_file|ALT_INV_registers[29][15]~q\,
	combout => \sreaddata2_IDEX~166_combout\);

-- Location: MLABCELL_X65_Y6_N15
\sreaddata2_IDEX~168\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~168_combout\ = ( \reg_file|registers[23][15]~q\ & ( \reg_file|registers[19][15]~q\ & ( (!sinstruction_IFID(19)) # ((!sinstruction_IFID(18) & (\reg_file|registers[27][15]~q\)) # (sinstruction_IFID(18) & ((\reg_file|registers[31][15]~q\)))) 
-- ) ) ) # ( !\reg_file|registers[23][15]~q\ & ( \reg_file|registers[19][15]~q\ & ( (!sinstruction_IFID(19) & (((!sinstruction_IFID(18))))) # (sinstruction_IFID(19) & ((!sinstruction_IFID(18) & (\reg_file|registers[27][15]~q\)) # (sinstruction_IFID(18) & 
-- ((\reg_file|registers[31][15]~q\))))) ) ) ) # ( \reg_file|registers[23][15]~q\ & ( !\reg_file|registers[19][15]~q\ & ( (!sinstruction_IFID(19) & (((sinstruction_IFID(18))))) # (sinstruction_IFID(19) & ((!sinstruction_IFID(18) & 
-- (\reg_file|registers[27][15]~q\)) # (sinstruction_IFID(18) & ((\reg_file|registers[31][15]~q\))))) ) ) ) # ( !\reg_file|registers[23][15]~q\ & ( !\reg_file|registers[19][15]~q\ & ( (sinstruction_IFID(19) & ((!sinstruction_IFID(18) & 
-- (\reg_file|registers[27][15]~q\)) # (sinstruction_IFID(18) & ((\reg_file|registers[31][15]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000101000100011010111110111011000001011011101110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(19),
	datab => \reg_file|ALT_INV_registers[27][15]~q\,
	datac => \reg_file|ALT_INV_registers[31][15]~q\,
	datad => ALT_INV_sinstruction_IFID(18),
	datae => \reg_file|ALT_INV_registers[23][15]~q\,
	dataf => \reg_file|ALT_INV_registers[19][15]~q\,
	combout => \sreaddata2_IDEX~168_combout\);

-- Location: FF_X66_Y5_N26
\reg_file|registers[16][15]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[15]~15_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[16][15]~DUPLICATE_q\);

-- Location: LABCELL_X66_Y5_N27
\sreaddata2_IDEX~165\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~165_combout\ = ( \reg_file|registers[20][15]~q\ & ( \reg_file|registers[16][15]~DUPLICATE_q\ & ( (!sinstruction_IFID(19)) # ((!sinstruction_IFID(18) & ((\reg_file|registers[24][15]~q\))) # (sinstruction_IFID(18) & 
-- (\reg_file|registers[28][15]~q\))) ) ) ) # ( !\reg_file|registers[20][15]~q\ & ( \reg_file|registers[16][15]~DUPLICATE_q\ & ( (!sinstruction_IFID(19) & (((!sinstruction_IFID(18))))) # (sinstruction_IFID(19) & ((!sinstruction_IFID(18) & 
-- ((\reg_file|registers[24][15]~q\))) # (sinstruction_IFID(18) & (\reg_file|registers[28][15]~q\)))) ) ) ) # ( \reg_file|registers[20][15]~q\ & ( !\reg_file|registers[16][15]~DUPLICATE_q\ & ( (!sinstruction_IFID(19) & (((sinstruction_IFID(18))))) # 
-- (sinstruction_IFID(19) & ((!sinstruction_IFID(18) & ((\reg_file|registers[24][15]~q\))) # (sinstruction_IFID(18) & (\reg_file|registers[28][15]~q\)))) ) ) ) # ( !\reg_file|registers[20][15]~q\ & ( !\reg_file|registers[16][15]~DUPLICATE_q\ & ( 
-- (sinstruction_IFID(19) & ((!sinstruction_IFID(18) & ((\reg_file|registers[24][15]~q\))) # (sinstruction_IFID(18) & (\reg_file|registers[28][15]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110001000011010011110111000001111100011100110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[28][15]~q\,
	datab => ALT_INV_sinstruction_IFID(19),
	datac => ALT_INV_sinstruction_IFID(18),
	datad => \reg_file|ALT_INV_registers[24][15]~q\,
	datae => \reg_file|ALT_INV_registers[20][15]~q\,
	dataf => \reg_file|ALT_INV_registers[16][15]~DUPLICATE_q\,
	combout => \sreaddata2_IDEX~165_combout\);

-- Location: FF_X60_Y11_N19
\reg_file|registers[18][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[15]~15_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[18][15]~q\);

-- Location: LABCELL_X60_Y11_N3
\sreaddata2_IDEX~167\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~167_combout\ = ( sinstruction_IFID(19) & ( \sinstruction_IFID[18]~DUPLICATE_q\ & ( \reg_file|registers[30][15]~q\ ) ) ) # ( !sinstruction_IFID(19) & ( \sinstruction_IFID[18]~DUPLICATE_q\ & ( \reg_file|registers[22][15]~q\ ) ) ) # ( 
-- sinstruction_IFID(19) & ( !\sinstruction_IFID[18]~DUPLICATE_q\ & ( \reg_file|registers[26][15]~q\ ) ) ) # ( !sinstruction_IFID(19) & ( !\sinstruction_IFID[18]~DUPLICATE_q\ & ( \reg_file|registers[18][15]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[26][15]~q\,
	datab => \reg_file|ALT_INV_registers[30][15]~q\,
	datac => \reg_file|ALT_INV_registers[18][15]~q\,
	datad => \reg_file|ALT_INV_registers[22][15]~q\,
	datae => ALT_INV_sinstruction_IFID(19),
	dataf => \ALT_INV_sinstruction_IFID[18]~DUPLICATE_q\,
	combout => \sreaddata2_IDEX~167_combout\);

-- Location: LABCELL_X66_Y8_N30
\sreaddata2_IDEX~169\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~169_combout\ = ( \sreaddata2_IDEX~165_combout\ & ( \sreaddata2_IDEX~167_combout\ & ( (!sinstruction_IFID(16)) # ((!sinstruction_IFID(17) & (\sreaddata2_IDEX~166_combout\)) # (sinstruction_IFID(17) & ((\sreaddata2_IDEX~168_combout\)))) ) ) 
-- ) # ( !\sreaddata2_IDEX~165_combout\ & ( \sreaddata2_IDEX~167_combout\ & ( (!sinstruction_IFID(17) & (\sreaddata2_IDEX~166_combout\ & ((sinstruction_IFID(16))))) # (sinstruction_IFID(17) & (((!sinstruction_IFID(16)) # (\sreaddata2_IDEX~168_combout\)))) ) 
-- ) ) # ( \sreaddata2_IDEX~165_combout\ & ( !\sreaddata2_IDEX~167_combout\ & ( (!sinstruction_IFID(17) & (((!sinstruction_IFID(16))) # (\sreaddata2_IDEX~166_combout\))) # (sinstruction_IFID(17) & (((\sreaddata2_IDEX~168_combout\ & sinstruction_IFID(16))))) 
-- ) ) ) # ( !\sreaddata2_IDEX~165_combout\ & ( !\sreaddata2_IDEX~167_combout\ & ( (sinstruction_IFID(16) & ((!sinstruction_IFID(17) & (\sreaddata2_IDEX~166_combout\)) # (sinstruction_IFID(17) & ((\sreaddata2_IDEX~168_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100111101010100010011101010101001001111111111100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(17),
	datab => \ALT_INV_sreaddata2_IDEX~166_combout\,
	datac => \ALT_INV_sreaddata2_IDEX~168_combout\,
	datad => ALT_INV_sinstruction_IFID(16),
	datae => \ALT_INV_sreaddata2_IDEX~165_combout\,
	dataf => \ALT_INV_sreaddata2_IDEX~167_combout\,
	combout => \sreaddata2_IDEX~169_combout\);

-- Location: LABCELL_X66_Y8_N6
\sreaddata2_IDEX~175\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~175_combout\ = ( \sreaddata2_IDEX~174_combout\ & ( \sreaddata2_IDEX~169_combout\ ) ) # ( !\sreaddata2_IDEX~174_combout\ & ( \sreaddata2_IDEX~169_combout\ & ( \sinstruction_IFID[20]~DUPLICATE_q\ ) ) ) # ( \sreaddata2_IDEX~174_combout\ & ( 
-- !\sreaddata2_IDEX~169_combout\ & ( !\sinstruction_IFID[20]~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_sinstruction_IFID[20]~DUPLICATE_q\,
	datae => \ALT_INV_sreaddata2_IDEX~174_combout\,
	dataf => \ALT_INV_sreaddata2_IDEX~169_combout\,
	combout => \sreaddata2_IDEX~175_combout\);

-- Location: FF_X66_Y8_N7
\sreaddata2_IDEX[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sreaddata2_IDEX~175_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata2_IDEX(15));

-- Location: FF_X72_Y8_N52
\sreaddata2_EXMEM[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => sreaddata2_IDEX(15),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata2_EXMEM(15));

-- Location: FF_X78_Y8_N11
\smemreaddata_MEMWB[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \mem|altsyncram_component|auto_generated|q_a\(14),
	sclr => \process_8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => smemreaddata_MEMWB(14));

-- Location: FF_X78_Y8_N40
\salumainresult_MEMWB[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => salumainresult_EXMEM(14),
	sclr => \process_8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => salumainresult_MEMWB(14));

-- Location: FF_X82_Y10_N37
\spc_EXMEM[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_IDEX(14),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_EXMEM(14));

-- Location: FF_X78_Y8_N35
\spc_MEMWB[14]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_EXMEM(14),
	sclr => \process_8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spc_MEMWB[14]~DUPLICATE_q\);

-- Location: MLABCELL_X78_Y8_N15
\mux_jal|output[14]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_jal|output[14]~14_combout\ = ( \spc_MEMWB[14]~DUPLICATE_q\ & ( ((!\smemtoreg_MEMWB~DUPLICATE_q\ & ((salumainresult_MEMWB(14)))) # (\smemtoreg_MEMWB~DUPLICATE_q\ & (smemreaddata_MEMWB(14)))) # (\sjal_MEMWB~q\) ) ) # ( !\spc_MEMWB[14]~DUPLICATE_q\ & ( 
-- (!\sjal_MEMWB~q\ & ((!\smemtoreg_MEMWB~DUPLICATE_q\ & ((salumainresult_MEMWB(14)))) # (\smemtoreg_MEMWB~DUPLICATE_q\ & (smemreaddata_MEMWB(14))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000000101000101001010111110111110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sjal_MEMWB~q\,
	datab => \ALT_INV_smemtoreg_MEMWB~DUPLICATE_q\,
	datac => ALT_INV_smemreaddata_MEMWB(14),
	datad => ALT_INV_salumainresult_MEMWB(14),
	dataf => \ALT_INV_spc_MEMWB[14]~DUPLICATE_q\,
	combout => \mux_jal|output[14]~14_combout\);

-- Location: FF_X62_Y12_N14
\reg_file|registers[31][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[14]~14_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[31][14]~q\);

-- Location: FF_X62_Y12_N8
\reg_file|registers[27][14]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[14]~14_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[27][14]~DUPLICATE_q\);

-- Location: LABCELL_X62_Y12_N9
\sreaddata2_IDEX~157\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~157_combout\ = ( \reg_file|registers[23][14]~q\ & ( \reg_file|registers[19][14]~q\ & ( (!sinstruction_IFID(19)) # ((!sinstruction_IFID(18) & ((\reg_file|registers[27][14]~DUPLICATE_q\))) # (sinstruction_IFID(18) & 
-- (\reg_file|registers[31][14]~q\))) ) ) ) # ( !\reg_file|registers[23][14]~q\ & ( \reg_file|registers[19][14]~q\ & ( (!sinstruction_IFID(18) & (((!sinstruction_IFID(19)) # (\reg_file|registers[27][14]~DUPLICATE_q\)))) # (sinstruction_IFID(18) & 
-- (\reg_file|registers[31][14]~q\ & ((sinstruction_IFID(19))))) ) ) ) # ( \reg_file|registers[23][14]~q\ & ( !\reg_file|registers[19][14]~q\ & ( (!sinstruction_IFID(18) & (((\reg_file|registers[27][14]~DUPLICATE_q\ & sinstruction_IFID(19))))) # 
-- (sinstruction_IFID(18) & (((!sinstruction_IFID(19))) # (\reg_file|registers[31][14]~q\))) ) ) ) # ( !\reg_file|registers[23][14]~q\ & ( !\reg_file|registers[19][14]~q\ & ( (sinstruction_IFID(19) & ((!sinstruction_IFID(18) & 
-- ((\reg_file|registers[27][14]~DUPLICATE_q\))) # (sinstruction_IFID(18) & (\reg_file|registers[31][14]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011011010101010001101110101010000110111111111100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(18),
	datab => \reg_file|ALT_INV_registers[31][14]~q\,
	datac => \reg_file|ALT_INV_registers[27][14]~DUPLICATE_q\,
	datad => ALT_INV_sinstruction_IFID(19),
	datae => \reg_file|ALT_INV_registers[23][14]~q\,
	dataf => \reg_file|ALT_INV_registers[19][14]~q\,
	combout => \sreaddata2_IDEX~157_combout\);

-- Location: MLABCELL_X65_Y5_N57
\sreaddata2_IDEX~154\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~154_combout\ = ( \reg_file|registers[24][14]~q\ & ( sinstruction_IFID(18) & ( (!sinstruction_IFID(19) & (\reg_file|registers[20][14]~q\)) # (sinstruction_IFID(19) & ((\reg_file|registers[28][14]~q\))) ) ) ) # ( 
-- !\reg_file|registers[24][14]~q\ & ( sinstruction_IFID(18) & ( (!sinstruction_IFID(19) & (\reg_file|registers[20][14]~q\)) # (sinstruction_IFID(19) & ((\reg_file|registers[28][14]~q\))) ) ) ) # ( \reg_file|registers[24][14]~q\ & ( !sinstruction_IFID(18) & 
-- ( (\reg_file|registers[16][14]~q\) # (sinstruction_IFID(19)) ) ) ) # ( !\reg_file|registers[24][14]~q\ & ( !sinstruction_IFID(18) & ( (!sinstruction_IFID(19) & \reg_file|registers[16][14]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100001111110011111101000100011101110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[20][14]~q\,
	datab => ALT_INV_sinstruction_IFID(19),
	datac => \reg_file|ALT_INV_registers[16][14]~q\,
	datad => \reg_file|ALT_INV_registers[28][14]~q\,
	datae => \reg_file|ALT_INV_registers[24][14]~q\,
	dataf => ALT_INV_sinstruction_IFID(18),
	combout => \sreaddata2_IDEX~154_combout\);

-- Location: FF_X67_Y13_N38
\reg_file|registers[26][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[26][14]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[26][14]~q\);

-- Location: LABCELL_X67_Y13_N54
\sreaddata2_IDEX~156\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~156_combout\ = ( sinstruction_IFID(19) & ( \reg_file|registers[22][14]~q\ & ( (!sinstruction_IFID(18) & (\reg_file|registers[26][14]~q\)) # (sinstruction_IFID(18) & ((\reg_file|registers[30][14]~q\))) ) ) ) # ( !sinstruction_IFID(19) & ( 
-- \reg_file|registers[22][14]~q\ & ( (\reg_file|registers[18][14]~q\) # (sinstruction_IFID(18)) ) ) ) # ( sinstruction_IFID(19) & ( !\reg_file|registers[22][14]~q\ & ( (!sinstruction_IFID(18) & (\reg_file|registers[26][14]~q\)) # (sinstruction_IFID(18) & 
-- ((\reg_file|registers[30][14]~q\))) ) ) ) # ( !sinstruction_IFID(19) & ( !\reg_file|registers[22][14]~q\ & ( (!sinstruction_IFID(18) & \reg_file|registers[18][14]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000010100110101001100001111111111110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[26][14]~q\,
	datab => \reg_file|ALT_INV_registers[30][14]~q\,
	datac => ALT_INV_sinstruction_IFID(18),
	datad => \reg_file|ALT_INV_registers[18][14]~q\,
	datae => ALT_INV_sinstruction_IFID(19),
	dataf => \reg_file|ALT_INV_registers[22][14]~q\,
	combout => \sreaddata2_IDEX~156_combout\);

-- Location: LABCELL_X70_Y10_N51
\sreaddata2_IDEX~155\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~155_combout\ = ( \reg_file|registers[29][14]~q\ & ( \reg_file|registers[21][14]~q\ & ( ((!sinstruction_IFID(19) & ((\reg_file|registers[17][14]~q\))) # (sinstruction_IFID(19) & (\reg_file|registers[25][14]~q\))) # 
-- (\sinstruction_IFID[18]~DUPLICATE_q\) ) ) ) # ( !\reg_file|registers[29][14]~q\ & ( \reg_file|registers[21][14]~q\ & ( (!\sinstruction_IFID[18]~DUPLICATE_q\ & ((!sinstruction_IFID(19) & ((\reg_file|registers[17][14]~q\))) # (sinstruction_IFID(19) & 
-- (\reg_file|registers[25][14]~q\)))) # (\sinstruction_IFID[18]~DUPLICATE_q\ & (((!sinstruction_IFID(19))))) ) ) ) # ( \reg_file|registers[29][14]~q\ & ( !\reg_file|registers[21][14]~q\ & ( (!\sinstruction_IFID[18]~DUPLICATE_q\ & ((!sinstruction_IFID(19) & 
-- ((\reg_file|registers[17][14]~q\))) # (sinstruction_IFID(19) & (\reg_file|registers[25][14]~q\)))) # (\sinstruction_IFID[18]~DUPLICATE_q\ & (((sinstruction_IFID(19))))) ) ) ) # ( !\reg_file|registers[29][14]~q\ & ( !\reg_file|registers[21][14]~q\ & ( 
-- (!\sinstruction_IFID[18]~DUPLICATE_q\ & ((!sinstruction_IFID(19) & ((\reg_file|registers[17][14]~q\))) # (sinstruction_IFID(19) & (\reg_file|registers[25][14]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100000001111100011100110100111101000011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[25][14]~q\,
	datab => \ALT_INV_sinstruction_IFID[18]~DUPLICATE_q\,
	datac => ALT_INV_sinstruction_IFID(19),
	datad => \reg_file|ALT_INV_registers[17][14]~q\,
	datae => \reg_file|ALT_INV_registers[29][14]~q\,
	dataf => \reg_file|ALT_INV_registers[21][14]~q\,
	combout => \sreaddata2_IDEX~155_combout\);

-- Location: LABCELL_X63_Y7_N36
\sreaddata2_IDEX~158\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~158_combout\ = ( \sreaddata2_IDEX~156_combout\ & ( \sreaddata2_IDEX~155_combout\ & ( (!sinstruction_IFID(16) & (((\sreaddata2_IDEX~154_combout\) # (sinstruction_IFID(17))))) # (sinstruction_IFID(16) & (((!sinstruction_IFID(17))) # 
-- (\sreaddata2_IDEX~157_combout\))) ) ) ) # ( !\sreaddata2_IDEX~156_combout\ & ( \sreaddata2_IDEX~155_combout\ & ( (!sinstruction_IFID(16) & (((!sinstruction_IFID(17) & \sreaddata2_IDEX~154_combout\)))) # (sinstruction_IFID(16) & (((!sinstruction_IFID(17))) 
-- # (\sreaddata2_IDEX~157_combout\))) ) ) ) # ( \sreaddata2_IDEX~156_combout\ & ( !\sreaddata2_IDEX~155_combout\ & ( (!sinstruction_IFID(16) & (((\sreaddata2_IDEX~154_combout\) # (sinstruction_IFID(17))))) # (sinstruction_IFID(16) & 
-- (\sreaddata2_IDEX~157_combout\ & (sinstruction_IFID(17)))) ) ) ) # ( !\sreaddata2_IDEX~156_combout\ & ( !\sreaddata2_IDEX~155_combout\ & ( (!sinstruction_IFID(16) & (((!sinstruction_IFID(17) & \sreaddata2_IDEX~154_combout\)))) # (sinstruction_IFID(16) & 
-- (\sreaddata2_IDEX~157_combout\ & (sinstruction_IFID(17)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110100001000010111010101101010001111100010101101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(16),
	datab => \ALT_INV_sreaddata2_IDEX~157_combout\,
	datac => ALT_INV_sinstruction_IFID(17),
	datad => \ALT_INV_sreaddata2_IDEX~154_combout\,
	datae => \ALT_INV_sreaddata2_IDEX~156_combout\,
	dataf => \ALT_INV_sreaddata2_IDEX~155_combout\,
	combout => \sreaddata2_IDEX~158_combout\);

-- Location: LABCELL_X62_Y9_N27
\sreaddata2_IDEX~161\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~161_combout\ = ( sinstruction_IFID(16) & ( \reg_file|registers[13][14]~q\ & ( (!sinstruction_IFID(17)) # (\reg_file|registers[15][14]~q\) ) ) ) # ( !sinstruction_IFID(16) & ( \reg_file|registers[13][14]~q\ & ( (!sinstruction_IFID(17) & 
-- ((\reg_file|registers[12][14]~q\))) # (sinstruction_IFID(17) & (\reg_file|registers[14][14]~q\)) ) ) ) # ( sinstruction_IFID(16) & ( !\reg_file|registers[13][14]~q\ & ( (sinstruction_IFID(17) & \reg_file|registers[15][14]~q\) ) ) ) # ( 
-- !sinstruction_IFID(16) & ( !\reg_file|registers[13][14]~q\ & ( (!sinstruction_IFID(17) & ((\reg_file|registers[12][14]~q\))) # (sinstruction_IFID(17) & (\reg_file|registers[14][14]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110111011000001010000010100010001101110111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(17),
	datab => \reg_file|ALT_INV_registers[14][14]~q\,
	datac => \reg_file|ALT_INV_registers[15][14]~q\,
	datad => \reg_file|ALT_INV_registers[12][14]~q\,
	datae => ALT_INV_sinstruction_IFID(16),
	dataf => \reg_file|ALT_INV_registers[13][14]~q\,
	combout => \sreaddata2_IDEX~161_combout\);

-- Location: LABCELL_X68_Y8_N33
\sreaddata2_IDEX~162\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~162_combout\ = ( \reg_file|registers[4][14]~q\ & ( sinstruction_IFID(16) & ( (!sinstruction_IFID(17) & (\reg_file|registers[5][14]~q\)) # (sinstruction_IFID(17) & ((\reg_file|registers[7][14]~q\))) ) ) ) # ( !\reg_file|registers[4][14]~q\ 
-- & ( sinstruction_IFID(16) & ( (!sinstruction_IFID(17) & (\reg_file|registers[5][14]~q\)) # (sinstruction_IFID(17) & ((\reg_file|registers[7][14]~q\))) ) ) ) # ( \reg_file|registers[4][14]~q\ & ( !sinstruction_IFID(16) & ( (!sinstruction_IFID(17)) # 
-- (\reg_file|registers[6][14]~q\) ) ) ) # ( !\reg_file|registers[4][14]~q\ & ( !sinstruction_IFID(16) & ( (sinstruction_IFID(17) & \reg_file|registers[6][14]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101101011111010111100100010011101110010001001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(17),
	datab => \reg_file|ALT_INV_registers[5][14]~q\,
	datac => \reg_file|ALT_INV_registers[6][14]~q\,
	datad => \reg_file|ALT_INV_registers[7][14]~q\,
	datae => \reg_file|ALT_INV_registers[4][14]~q\,
	dataf => ALT_INV_sinstruction_IFID(16),
	combout => \sreaddata2_IDEX~162_combout\);

-- Location: MLABCELL_X65_Y12_N9
\sreaddata2_IDEX~160\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~160_combout\ = ( sinstruction_IFID(16) & ( \reg_file|registers[0][14]~q\ & ( (!sinstruction_IFID(17) & (\reg_file|registers[1][14]~q\)) # (sinstruction_IFID(17) & ((\reg_file|registers[3][14]~q\))) ) ) ) # ( !sinstruction_IFID(16) & ( 
-- \reg_file|registers[0][14]~q\ & ( (!sinstruction_IFID(17)) # (\reg_file|registers[2][14]~q\) ) ) ) # ( sinstruction_IFID(16) & ( !\reg_file|registers[0][14]~q\ & ( (!sinstruction_IFID(17) & (\reg_file|registers[1][14]~q\)) # (sinstruction_IFID(17) & 
-- ((\reg_file|registers[3][14]~q\))) ) ) ) # ( !sinstruction_IFID(16) & ( !\reg_file|registers[0][14]~q\ & ( (sinstruction_IFID(17) & \reg_file|registers[2][14]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111010100110101001111110000111111110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[1][14]~q\,
	datab => \reg_file|ALT_INV_registers[3][14]~q\,
	datac => ALT_INV_sinstruction_IFID(17),
	datad => \reg_file|ALT_INV_registers[2][14]~q\,
	datae => ALT_INV_sinstruction_IFID(16),
	dataf => \reg_file|ALT_INV_registers[0][14]~q\,
	combout => \sreaddata2_IDEX~160_combout\);

-- Location: LABCELL_X63_Y11_N21
\sreaddata2_IDEX~159\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~159_combout\ = ( sinstruction_IFID(16) & ( \reg_file|registers[8][14]~q\ & ( (!sinstruction_IFID(17) & ((\reg_file|registers[9][14]~q\))) # (sinstruction_IFID(17) & (\reg_file|registers[11][14]~q\)) ) ) ) # ( !sinstruction_IFID(16) & ( 
-- \reg_file|registers[8][14]~q\ & ( (!sinstruction_IFID(17)) # (\reg_file|registers[10][14]~q\) ) ) ) # ( sinstruction_IFID(16) & ( !\reg_file|registers[8][14]~q\ & ( (!sinstruction_IFID(17) & ((\reg_file|registers[9][14]~q\))) # (sinstruction_IFID(17) & 
-- (\reg_file|registers[11][14]~q\)) ) ) ) # ( !sinstruction_IFID(16) & ( !\reg_file|registers[8][14]~q\ & ( (\reg_file|registers[10][14]~q\ & sinstruction_IFID(17)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000001011111010111110011111100110000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[11][14]~q\,
	datab => \reg_file|ALT_INV_registers[10][14]~q\,
	datac => ALT_INV_sinstruction_IFID(17),
	datad => \reg_file|ALT_INV_registers[9][14]~q\,
	datae => ALT_INV_sinstruction_IFID(16),
	dataf => \reg_file|ALT_INV_registers[8][14]~q\,
	combout => \sreaddata2_IDEX~159_combout\);

-- Location: LABCELL_X62_Y8_N18
\sreaddata2_IDEX~163\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~163_combout\ = ( \sreaddata2_IDEX~160_combout\ & ( \sreaddata2_IDEX~159_combout\ & ( (!\sinstruction_IFID[18]~DUPLICATE_q\) # ((!sinstruction_IFID(19) & ((\sreaddata2_IDEX~162_combout\))) # (sinstruction_IFID(19) & 
-- (\sreaddata2_IDEX~161_combout\))) ) ) ) # ( !\sreaddata2_IDEX~160_combout\ & ( \sreaddata2_IDEX~159_combout\ & ( (!sinstruction_IFID(19) & (\sinstruction_IFID[18]~DUPLICATE_q\ & ((\sreaddata2_IDEX~162_combout\)))) # (sinstruction_IFID(19) & 
-- ((!\sinstruction_IFID[18]~DUPLICATE_q\) # ((\sreaddata2_IDEX~161_combout\)))) ) ) ) # ( \sreaddata2_IDEX~160_combout\ & ( !\sreaddata2_IDEX~159_combout\ & ( (!sinstruction_IFID(19) & ((!\sinstruction_IFID[18]~DUPLICATE_q\) # 
-- ((\sreaddata2_IDEX~162_combout\)))) # (sinstruction_IFID(19) & (\sinstruction_IFID[18]~DUPLICATE_q\ & (\sreaddata2_IDEX~161_combout\))) ) ) ) # ( !\sreaddata2_IDEX~160_combout\ & ( !\sreaddata2_IDEX~159_combout\ & ( (\sinstruction_IFID[18]~DUPLICATE_q\ & 
-- ((!sinstruction_IFID(19) & ((\sreaddata2_IDEX~162_combout\))) # (sinstruction_IFID(19) & (\sreaddata2_IDEX~161_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011100010011010101101000101011001111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(19),
	datab => \ALT_INV_sinstruction_IFID[18]~DUPLICATE_q\,
	datac => \ALT_INV_sreaddata2_IDEX~161_combout\,
	datad => \ALT_INV_sreaddata2_IDEX~162_combout\,
	datae => \ALT_INV_sreaddata2_IDEX~160_combout\,
	dataf => \ALT_INV_sreaddata2_IDEX~159_combout\,
	combout => \sreaddata2_IDEX~163_combout\);

-- Location: LABCELL_X63_Y7_N9
\sreaddata2_IDEX~164\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~164_combout\ = ( \sreaddata2_IDEX~158_combout\ & ( \sreaddata2_IDEX~163_combout\ ) ) # ( !\sreaddata2_IDEX~158_combout\ & ( \sreaddata2_IDEX~163_combout\ & ( !\sinstruction_IFID[20]~DUPLICATE_q\ ) ) ) # ( \sreaddata2_IDEX~158_combout\ & ( 
-- !\sreaddata2_IDEX~163_combout\ & ( \sinstruction_IFID[20]~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010110101010101010101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IFID[20]~DUPLICATE_q\,
	datae => \ALT_INV_sreaddata2_IDEX~158_combout\,
	dataf => \ALT_INV_sreaddata2_IDEX~163_combout\,
	combout => \sreaddata2_IDEX~164_combout\);

-- Location: FF_X63_Y7_N10
\sreaddata2_IDEX[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sreaddata2_IDEX~164_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata2_IDEX(14));

-- Location: FF_X77_Y10_N10
\sreaddata2_EXMEM[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => sreaddata2_IDEX(14),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata2_EXMEM(14));

-- Location: FF_X73_Y8_N14
\smemreaddata_MEMWB[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \mem|altsyncram_component|auto_generated|q_a\(13),
	sclr => \process_8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => smemreaddata_MEMWB(13));

-- Location: FF_X73_Y8_N50
\salumainresult_MEMWB[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => salumainresult_EXMEM(13),
	sclr => \process_8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => salumainresult_MEMWB(13));

-- Location: LABCELL_X73_Y8_N27
\mux_jal|output[13]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_jal|output[13]~13_combout\ = ( \smemtoreg_MEMWB~DUPLICATE_q\ & ( (!\sjal_MEMWB~q\ & ((smemreaddata_MEMWB(13)))) # (\sjal_MEMWB~q\ & (\spc_MEMWB[13]~DUPLICATE_q\)) ) ) # ( !\smemtoreg_MEMWB~DUPLICATE_q\ & ( (!\sjal_MEMWB~q\ & 
-- ((salumainresult_MEMWB(13)))) # (\sjal_MEMWB~q\ & (\spc_MEMWB[13]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000001011111010100110101001101010011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_spc_MEMWB[13]~DUPLICATE_q\,
	datab => ALT_INV_smemreaddata_MEMWB(13),
	datac => \ALT_INV_sjal_MEMWB~q\,
	datad => ALT_INV_salumainresult_MEMWB(13),
	dataf => \ALT_INV_smemtoreg_MEMWB~DUPLICATE_q\,
	combout => \mux_jal|output[13]~13_combout\);

-- Location: FF_X60_Y8_N56
\reg_file|registers[15][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[13]~13_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[15][13]~q\);

-- Location: LABCELL_X60_Y8_N15
\sreaddata2_IDEX~150\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~150_combout\ = ( \reg_file|registers[12][13]~q\ & ( sinstruction_IFID(16) & ( (!sinstruction_IFID(17) & ((\reg_file|registers[13][13]~q\))) # (sinstruction_IFID(17) & (\reg_file|registers[15][13]~q\)) ) ) ) # ( 
-- !\reg_file|registers[12][13]~q\ & ( sinstruction_IFID(16) & ( (!sinstruction_IFID(17) & ((\reg_file|registers[13][13]~q\))) # (sinstruction_IFID(17) & (\reg_file|registers[15][13]~q\)) ) ) ) # ( \reg_file|registers[12][13]~q\ & ( !sinstruction_IFID(16) & 
-- ( (!sinstruction_IFID(17)) # (\reg_file|registers[14][13]~q\) ) ) ) # ( !\reg_file|registers[12][13]~q\ & ( !sinstruction_IFID(16) & ( (\reg_file|registers[14][13]~q\ & sinstruction_IFID(17)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011111111110011001100001111010101010000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[15][13]~q\,
	datab => \reg_file|ALT_INV_registers[14][13]~q\,
	datac => \reg_file|ALT_INV_registers[13][13]~q\,
	datad => ALT_INV_sinstruction_IFID(17),
	datae => \reg_file|ALT_INV_registers[12][13]~q\,
	dataf => ALT_INV_sinstruction_IFID(16),
	combout => \sreaddata2_IDEX~150_combout\);

-- Location: FF_X60_Y7_N14
\reg_file|registers[8][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[8][13]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[8][13]~q\);

-- Location: LABCELL_X60_Y7_N3
\sreaddata2_IDEX~148\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~148_combout\ = ( sinstruction_IFID(17) & ( \reg_file|registers[11][13]~q\ & ( (\reg_file|registers[10][13]~q\) # (sinstruction_IFID(16)) ) ) ) # ( !sinstruction_IFID(17) & ( \reg_file|registers[11][13]~q\ & ( (!sinstruction_IFID(16) & 
-- (\reg_file|registers[8][13]~q\)) # (sinstruction_IFID(16) & ((\reg_file|registers[9][13]~q\))) ) ) ) # ( sinstruction_IFID(17) & ( !\reg_file|registers[11][13]~q\ & ( (!sinstruction_IFID(16) & \reg_file|registers[10][13]~q\) ) ) ) # ( 
-- !sinstruction_IFID(17) & ( !\reg_file|registers[11][13]~q\ & ( (!sinstruction_IFID(16) & (\reg_file|registers[8][13]~q\)) # (sinstruction_IFID(16) & ((\reg_file|registers[9][13]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111001000100010001000001010010111110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(16),
	datab => \reg_file|ALT_INV_registers[10][13]~q\,
	datac => \reg_file|ALT_INV_registers[8][13]~q\,
	datad => \reg_file|ALT_INV_registers[9][13]~q\,
	datae => ALT_INV_sinstruction_IFID(17),
	dataf => \reg_file|ALT_INV_registers[11][13]~q\,
	combout => \sreaddata2_IDEX~148_combout\);

-- Location: LABCELL_X64_Y10_N9
\sreaddata2_IDEX~149\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~149_combout\ = ( \reg_file|registers[3][13]~q\ & ( \reg_file|registers[1][13]~q\ & ( ((!sinstruction_IFID(17) & (\reg_file|registers[0][13]~q\)) # (sinstruction_IFID(17) & ((\reg_file|registers[2][13]~q\)))) # (sinstruction_IFID(16)) ) ) 
-- ) # ( !\reg_file|registers[3][13]~q\ & ( \reg_file|registers[1][13]~q\ & ( (!sinstruction_IFID(17) & (((sinstruction_IFID(16))) # (\reg_file|registers[0][13]~q\))) # (sinstruction_IFID(17) & (((\reg_file|registers[2][13]~q\ & !sinstruction_IFID(16))))) ) 
-- ) ) # ( \reg_file|registers[3][13]~q\ & ( !\reg_file|registers[1][13]~q\ & ( (!sinstruction_IFID(17) & (\reg_file|registers[0][13]~q\ & ((!sinstruction_IFID(16))))) # (sinstruction_IFID(17) & (((sinstruction_IFID(16)) # (\reg_file|registers[2][13]~q\)))) 
-- ) ) ) # ( !\reg_file|registers[3][13]~q\ & ( !\reg_file|registers[1][13]~q\ & ( (!sinstruction_IFID(16) & ((!sinstruction_IFID(17) & (\reg_file|registers[0][13]~q\)) # (sinstruction_IFID(17) & ((\reg_file|registers[2][13]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100000000001001110101010100100111101010100010011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(17),
	datab => \reg_file|ALT_INV_registers[0][13]~q\,
	datac => \reg_file|ALT_INV_registers[2][13]~q\,
	datad => ALT_INV_sinstruction_IFID(16),
	datae => \reg_file|ALT_INV_registers[3][13]~q\,
	dataf => \reg_file|ALT_INV_registers[1][13]~q\,
	combout => \sreaddata2_IDEX~149_combout\);

-- Location: LABCELL_X68_Y8_N45
\sreaddata2_IDEX~151\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~151_combout\ = ( \reg_file|registers[6][13]~q\ & ( \reg_file|registers[4][13]~q\ & ( (!sinstruction_IFID(16)) # ((!sinstruction_IFID(17) & (\reg_file|registers[5][13]~q\)) # (sinstruction_IFID(17) & ((\reg_file|registers[7][13]~q\)))) ) ) 
-- ) # ( !\reg_file|registers[6][13]~q\ & ( \reg_file|registers[4][13]~q\ & ( (!sinstruction_IFID(16) & (((!sinstruction_IFID(17))))) # (sinstruction_IFID(16) & ((!sinstruction_IFID(17) & (\reg_file|registers[5][13]~q\)) # (sinstruction_IFID(17) & 
-- ((\reg_file|registers[7][13]~q\))))) ) ) ) # ( \reg_file|registers[6][13]~q\ & ( !\reg_file|registers[4][13]~q\ & ( (!sinstruction_IFID(16) & (((sinstruction_IFID(17))))) # (sinstruction_IFID(16) & ((!sinstruction_IFID(17) & 
-- (\reg_file|registers[5][13]~q\)) # (sinstruction_IFID(17) & ((\reg_file|registers[7][13]~q\))))) ) ) ) # ( !\reg_file|registers[6][13]~q\ & ( !\reg_file|registers[4][13]~q\ & ( (sinstruction_IFID(16) & ((!sinstruction_IFID(17) & 
-- (\reg_file|registers[5][13]~q\)) # (sinstruction_IFID(17) & ((\reg_file|registers[7][13]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000101000100011010111110111011000001011011101110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(16),
	datab => \reg_file|ALT_INV_registers[5][13]~q\,
	datac => \reg_file|ALT_INV_registers[7][13]~q\,
	datad => ALT_INV_sinstruction_IFID(17),
	datae => \reg_file|ALT_INV_registers[6][13]~q\,
	dataf => \reg_file|ALT_INV_registers[4][13]~q\,
	combout => \sreaddata2_IDEX~151_combout\);

-- Location: LABCELL_X61_Y8_N30
\sreaddata2_IDEX~152\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~152_combout\ = ( \sreaddata2_IDEX~149_combout\ & ( \sreaddata2_IDEX~151_combout\ & ( (!sinstruction_IFID(19)) # ((!\sinstruction_IFID[18]~DUPLICATE_q\ & ((\sreaddata2_IDEX~148_combout\))) # (\sinstruction_IFID[18]~DUPLICATE_q\ & 
-- (\sreaddata2_IDEX~150_combout\))) ) ) ) # ( !\sreaddata2_IDEX~149_combout\ & ( \sreaddata2_IDEX~151_combout\ & ( (!\sinstruction_IFID[18]~DUPLICATE_q\ & (((\sreaddata2_IDEX~148_combout\ & sinstruction_IFID(19))))) # (\sinstruction_IFID[18]~DUPLICATE_q\ & 
-- (((!sinstruction_IFID(19))) # (\sreaddata2_IDEX~150_combout\))) ) ) ) # ( \sreaddata2_IDEX~149_combout\ & ( !\sreaddata2_IDEX~151_combout\ & ( (!\sinstruction_IFID[18]~DUPLICATE_q\ & (((!sinstruction_IFID(19)) # (\sreaddata2_IDEX~148_combout\)))) # 
-- (\sinstruction_IFID[18]~DUPLICATE_q\ & (\sreaddata2_IDEX~150_combout\ & ((sinstruction_IFID(19))))) ) ) ) # ( !\sreaddata2_IDEX~149_combout\ & ( !\sreaddata2_IDEX~151_combout\ & ( (sinstruction_IFID(19) & ((!\sinstruction_IFID[18]~DUPLICATE_q\ & 
-- ((\sreaddata2_IDEX~148_combout\))) # (\sinstruction_IFID[18]~DUPLICATE_q\ & (\sreaddata2_IDEX~150_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011011101010100001101101010101000110111111111100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IFID[18]~DUPLICATE_q\,
	datab => \ALT_INV_sreaddata2_IDEX~150_combout\,
	datac => \ALT_INV_sreaddata2_IDEX~148_combout\,
	datad => ALT_INV_sinstruction_IFID(19),
	datae => \ALT_INV_sreaddata2_IDEX~149_combout\,
	dataf => \ALT_INV_sreaddata2_IDEX~151_combout\,
	combout => \sreaddata2_IDEX~152_combout\);

-- Location: FF_X66_Y12_N22
\reg_file|registers[21][13]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[13]~13_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[21][13]~DUPLICATE_q\);

-- Location: LABCELL_X66_Y8_N3
\sreaddata2_IDEX~144\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~144_combout\ = ( \reg_file|registers[25][13]~q\ & ( \reg_file|registers[29][13]~q\ & ( ((!\sinstruction_IFID[18]~DUPLICATE_q\ & (\reg_file|registers[17][13]~q\)) # (\sinstruction_IFID[18]~DUPLICATE_q\ & 
-- ((\reg_file|registers[21][13]~DUPLICATE_q\)))) # (sinstruction_IFID(19)) ) ) ) # ( !\reg_file|registers[25][13]~q\ & ( \reg_file|registers[29][13]~q\ & ( (!\sinstruction_IFID[18]~DUPLICATE_q\ & (\reg_file|registers[17][13]~q\ & 
-- ((!sinstruction_IFID(19))))) # (\sinstruction_IFID[18]~DUPLICATE_q\ & (((sinstruction_IFID(19)) # (\reg_file|registers[21][13]~DUPLICATE_q\)))) ) ) ) # ( \reg_file|registers[25][13]~q\ & ( !\reg_file|registers[29][13]~q\ & ( 
-- (!\sinstruction_IFID[18]~DUPLICATE_q\ & (((sinstruction_IFID(19))) # (\reg_file|registers[17][13]~q\))) # (\sinstruction_IFID[18]~DUPLICATE_q\ & (((\reg_file|registers[21][13]~DUPLICATE_q\ & !sinstruction_IFID(19))))) ) ) ) # ( 
-- !\reg_file|registers[25][13]~q\ & ( !\reg_file|registers[29][13]~q\ & ( (!sinstruction_IFID(19) & ((!\sinstruction_IFID[18]~DUPLICATE_q\ & (\reg_file|registers[17][13]~q\)) # (\sinstruction_IFID[18]~DUPLICATE_q\ & 
-- ((\reg_file|registers[21][13]~DUPLICATE_q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001100000000010100111111000001010011000011110101001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[17][13]~q\,
	datab => \reg_file|ALT_INV_registers[21][13]~DUPLICATE_q\,
	datac => \ALT_INV_sinstruction_IFID[18]~DUPLICATE_q\,
	datad => ALT_INV_sinstruction_IFID(19),
	datae => \reg_file|ALT_INV_registers[25][13]~q\,
	dataf => \reg_file|ALT_INV_registers[29][13]~q\,
	combout => \sreaddata2_IDEX~144_combout\);

-- Location: LABCELL_X67_Y7_N36
\sreaddata2_IDEX~143\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~143_combout\ = ( \reg_file|registers[28][13]~q\ & ( \reg_file|registers[16][13]~q\ & ( (!sinstruction_IFID(19) & (((!sinstruction_IFID(18)) # (\reg_file|registers[20][13]~q\)))) # (sinstruction_IFID(19) & (((sinstruction_IFID(18))) # 
-- (\reg_file|registers[24][13]~q\))) ) ) ) # ( !\reg_file|registers[28][13]~q\ & ( \reg_file|registers[16][13]~q\ & ( (!sinstruction_IFID(19) & (((!sinstruction_IFID(18)) # (\reg_file|registers[20][13]~q\)))) # (sinstruction_IFID(19) & 
-- (\reg_file|registers[24][13]~q\ & ((!sinstruction_IFID(18))))) ) ) ) # ( \reg_file|registers[28][13]~q\ & ( !\reg_file|registers[16][13]~q\ & ( (!sinstruction_IFID(19) & (((\reg_file|registers[20][13]~q\ & sinstruction_IFID(18))))) # 
-- (sinstruction_IFID(19) & (((sinstruction_IFID(18))) # (\reg_file|registers[24][13]~q\))) ) ) ) # ( !\reg_file|registers[28][13]~q\ & ( !\reg_file|registers[16][13]~q\ & ( (!sinstruction_IFID(19) & (((\reg_file|registers[20][13]~q\ & 
-- sinstruction_IFID(18))))) # (sinstruction_IFID(19) & (\reg_file|registers[24][13]~q\ & ((!sinstruction_IFID(18))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001100000100010011111111011101000011001101110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[24][13]~q\,
	datab => ALT_INV_sinstruction_IFID(19),
	datac => \reg_file|ALT_INV_registers[20][13]~q\,
	datad => ALT_INV_sinstruction_IFID(18),
	datae => \reg_file|ALT_INV_registers[28][13]~q\,
	dataf => \reg_file|ALT_INV_registers[16][13]~q\,
	combout => \sreaddata2_IDEX~143_combout\);

-- Location: LABCELL_X68_Y13_N54
\sreaddata2_IDEX~145\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~145_combout\ = ( sinstruction_IFID(18) & ( sinstruction_IFID(19) & ( \reg_file|registers[30][13]~q\ ) ) ) # ( !sinstruction_IFID(18) & ( sinstruction_IFID(19) & ( \reg_file|registers[26][13]~q\ ) ) ) # ( sinstruction_IFID(18) & ( 
-- !sinstruction_IFID(19) & ( \reg_file|registers[22][13]~q\ ) ) ) # ( !sinstruction_IFID(18) & ( !sinstruction_IFID(19) & ( \reg_file|registers[18][13]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[30][13]~q\,
	datab => \reg_file|ALT_INV_registers[22][13]~q\,
	datac => \reg_file|ALT_INV_registers[18][13]~q\,
	datad => \reg_file|ALT_INV_registers[26][13]~q\,
	datae => ALT_INV_sinstruction_IFID(18),
	dataf => ALT_INV_sinstruction_IFID(19),
	combout => \sreaddata2_IDEX~145_combout\);

-- Location: LABCELL_X64_Y12_N48
\sreaddata2_IDEX~146\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~146_combout\ = ( sinstruction_IFID(19) & ( \reg_file|registers[23][13]~q\ & ( (!sinstruction_IFID(18) & (\reg_file|registers[27][13]~q\)) # (sinstruction_IFID(18) & ((\reg_file|registers[31][13]~q\))) ) ) ) # ( !sinstruction_IFID(19) & ( 
-- \reg_file|registers[23][13]~q\ & ( (sinstruction_IFID(18)) # (\reg_file|registers[19][13]~q\) ) ) ) # ( sinstruction_IFID(19) & ( !\reg_file|registers[23][13]~q\ & ( (!sinstruction_IFID(18) & (\reg_file|registers[27][13]~q\)) # (sinstruction_IFID(18) & 
-- ((\reg_file|registers[31][13]~q\))) ) ) ) # ( !sinstruction_IFID(19) & ( !\reg_file|registers[23][13]~q\ & ( (\reg_file|registers[19][13]~q\ & !sinstruction_IFID(18)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000010100000101111100111111001111110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[27][13]~q\,
	datab => \reg_file|ALT_INV_registers[19][13]~q\,
	datac => ALT_INV_sinstruction_IFID(18),
	datad => \reg_file|ALT_INV_registers[31][13]~q\,
	datae => ALT_INV_sinstruction_IFID(19),
	dataf => \reg_file|ALT_INV_registers[23][13]~q\,
	combout => \sreaddata2_IDEX~146_combout\);

-- Location: LABCELL_X66_Y8_N24
\sreaddata2_IDEX~147\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~147_combout\ = ( \sreaddata2_IDEX~145_combout\ & ( \sreaddata2_IDEX~146_combout\ & ( ((!sinstruction_IFID(16) & ((\sreaddata2_IDEX~143_combout\))) # (sinstruction_IFID(16) & (\sreaddata2_IDEX~144_combout\))) # (sinstruction_IFID(17)) ) ) 
-- ) # ( !\sreaddata2_IDEX~145_combout\ & ( \sreaddata2_IDEX~146_combout\ & ( (!sinstruction_IFID(16) & (((!sinstruction_IFID(17) & \sreaddata2_IDEX~143_combout\)))) # (sinstruction_IFID(16) & (((sinstruction_IFID(17))) # (\sreaddata2_IDEX~144_combout\))) ) 
-- ) ) # ( \sreaddata2_IDEX~145_combout\ & ( !\sreaddata2_IDEX~146_combout\ & ( (!sinstruction_IFID(16) & (((\sreaddata2_IDEX~143_combout\) # (sinstruction_IFID(17))))) # (sinstruction_IFID(16) & (\sreaddata2_IDEX~144_combout\ & (!sinstruction_IFID(17)))) ) 
-- ) ) # ( !\sreaddata2_IDEX~145_combout\ & ( !\sreaddata2_IDEX~146_combout\ & ( (!sinstruction_IFID(17) & ((!sinstruction_IFID(16) & ((\sreaddata2_IDEX~143_combout\))) # (sinstruction_IFID(16) & (\sreaddata2_IDEX~144_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000111001101110000010011110100110001111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sreaddata2_IDEX~144_combout\,
	datab => ALT_INV_sinstruction_IFID(16),
	datac => ALT_INV_sinstruction_IFID(17),
	datad => \ALT_INV_sreaddata2_IDEX~143_combout\,
	datae => \ALT_INV_sreaddata2_IDEX~145_combout\,
	dataf => \ALT_INV_sreaddata2_IDEX~146_combout\,
	combout => \sreaddata2_IDEX~147_combout\);

-- Location: LABCELL_X66_Y8_N36
\sreaddata2_IDEX~153\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~153_combout\ = ( \sreaddata2_IDEX~147_combout\ & ( (\sreaddata2_IDEX~152_combout\) # (\sinstruction_IFID[20]~DUPLICATE_q\) ) ) # ( !\sreaddata2_IDEX~147_combout\ & ( (!\sinstruction_IFID[20]~DUPLICATE_q\ & \sreaddata2_IDEX~152_combout\) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IFID[20]~DUPLICATE_q\,
	datac => \ALT_INV_sreaddata2_IDEX~152_combout\,
	dataf => \ALT_INV_sreaddata2_IDEX~147_combout\,
	combout => \sreaddata2_IDEX~153_combout\);

-- Location: FF_X66_Y8_N37
\sreaddata2_IDEX[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sreaddata2_IDEX~153_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata2_IDEX(13));

-- Location: FF_X67_Y6_N16
\sreaddata2_EXMEM[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => sreaddata2_IDEX(13),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata2_EXMEM(13));

-- Location: FF_X73_Y6_N5
\smemreaddata_MEMWB[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \mem|altsyncram_component|auto_generated|q_a\(28),
	sclr => \process_8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => smemreaddata_MEMWB(28));

-- Location: LABCELL_X73_Y6_N21
\forward|Mux3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux3~1_combout\ = ( \forward|rd1_out[0]~2_combout\ & ( \forward|Mux3~0_combout\ & ( sreaddata1_IDEX(28) ) ) ) # ( !\forward|rd1_out[0]~2_combout\ & ( \forward|Mux3~0_combout\ & ( sreaddata1_IDEX(28) ) ) ) # ( \forward|rd1_out[0]~2_combout\ & ( 
-- !\forward|Mux3~0_combout\ & ( \mux_jal|output[28]~28_combout\ ) ) ) # ( !\forward|rd1_out[0]~2_combout\ & ( !\forward|Mux3~0_combout\ & ( salumainresult_EXMEM(28) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mux_jal|ALT_INV_output[28]~28_combout\,
	datac => ALT_INV_sreaddata1_IDEX(28),
	datad => ALT_INV_salumainresult_EXMEM(28),
	datae => \forward|ALT_INV_rd1_out[0]~2_combout\,
	dataf => \forward|ALT_INV_Mux3~0_combout\,
	combout => \forward|Mux3~1_combout\);

-- Location: LABCELL_X81_Y7_N45
\alu_main|Result~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Result~12_combout\ = ( !\forward|Mux3~1_combout\ & ( !\mux_alu|output[28]~53_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mux_alu|ALT_INV_output[28]~53_combout\,
	dataf => \forward|ALT_INV_Mux3~1_combout\,
	combout => \alu_main|Result~12_combout\);

-- Location: LABCELL_X81_Y9_N39
\alu_main|Mux28~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux28~1_combout\ = ( !\alu_main|Result~12_combout\ & ( (!salucontrol_IDEX(1) & (salucontrol_IDEX(0) & !salucontrol_IDEX(3))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000000000010100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salucontrol_IDEX(1),
	datac => ALT_INV_salucontrol_IDEX(0),
	datad => ALT_INV_salucontrol_IDEX(3),
	dataf => \alu_main|ALT_INV_Result~12_combout\,
	combout => \alu_main|Mux28~1_combout\);

-- Location: LABCELL_X73_Y6_N15
\forward|Mux3~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux3~2_combout\ = ( \forward|rd1_out[0]~2_combout\ & ( \mux_jal|output[28]~28_combout\ ) ) # ( !\forward|rd1_out[0]~2_combout\ & ( salumainresult_EXMEM(28) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mux_jal|ALT_INV_output[28]~28_combout\,
	datad => ALT_INV_salumainresult_EXMEM(28),
	dataf => \forward|ALT_INV_rd1_out[0]~2_combout\,
	combout => \forward|Mux3~2_combout\);

-- Location: LABCELL_X77_Y7_N24
\alu_main|Add0~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Add0~109_sumout\ = SUM(( !salucontrol_IDEX(2) $ (!\mux_alu|output[27]~50_combout\) ) + ( (!\forward|Mux3~0_combout\ & ((\forward|Mux4~1_combout\))) # (\forward|Mux3~0_combout\ & (sreaddata1_IDEX(27))) ) + ( \alu_main|Add0~106\ ))
-- \alu_main|Add0~110\ = CARRY(( !salucontrol_IDEX(2) $ (!\mux_alu|output[27]~50_combout\) ) + ( (!\forward|Mux3~0_combout\ & ((\forward|Mux4~1_combout\))) # (\forward|Mux3~0_combout\ & (sreaddata1_IDEX(27))) ) + ( \alu_main|Add0~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux3~0_combout\,
	datab => ALT_INV_salucontrol_IDEX(2),
	datac => ALT_INV_sreaddata1_IDEX(27),
	datad => \mux_alu|ALT_INV_output[27]~50_combout\,
	dataf => \forward|ALT_INV_Mux4~1_combout\,
	cin => \alu_main|Add0~106\,
	sumout => \alu_main|Add0~109_sumout\,
	cout => \alu_main|Add0~110\);

-- Location: LABCELL_X77_Y7_N27
\alu_main|Add0~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Add0~113_sumout\ = SUM(( (!\forward|Mux3~0_combout\ & ((\forward|Mux3~2_combout\))) # (\forward|Mux3~0_combout\ & (sreaddata1_IDEX(28))) ) + ( !salucontrol_IDEX(2) $ (!\mux_alu|output[28]~53_combout\) ) + ( \alu_main|Add0~110\ ))
-- \alu_main|Add0~114\ = CARRY(( (!\forward|Mux3~0_combout\ & ((\forward|Mux3~2_combout\))) # (\forward|Mux3~0_combout\ & (sreaddata1_IDEX(28))) ) + ( !salucontrol_IDEX(2) $ (!\mux_alu|output[28]~53_combout\) ) + ( \alu_main|Add0~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011000011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux3~0_combout\,
	datab => ALT_INV_salucontrol_IDEX(2),
	datac => ALT_INV_sreaddata1_IDEX(28),
	datad => \forward|ALT_INV_Mux3~2_combout\,
	dataf => \mux_alu|ALT_INV_output[28]~53_combout\,
	cin => \alu_main|Add0~110\,
	sumout => \alu_main|Add0~113_sumout\,
	cout => \alu_main|Add0~114\);

-- Location: LABCELL_X81_Y7_N18
\alu_main|Mux28~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux28~16_combout\ = ( \alu_main|Add0~113_sumout\ & ( (\alu_main|Mux28~0_combout\ & (((\forward|Mux3~1_combout\ & \mux_alu|output[28]~53_combout\)) # (\alu_main|Mux26~13_combout\))) ) ) # ( !\alu_main|Add0~113_sumout\ & ( 
-- (\forward|Mux3~1_combout\ & (\alu_main|Mux28~0_combout\ & (!\alu_main|Mux26~13_combout\ & \mux_alu|output[28]~53_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000000000000001000000000011000100110000001100010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux3~1_combout\,
	datab => \alu_main|ALT_INV_Mux28~0_combout\,
	datac => \alu_main|ALT_INV_Mux26~13_combout\,
	datad => \mux_alu|ALT_INV_output[28]~53_combout\,
	dataf => \alu_main|ALT_INV_Add0~113_sumout\,
	combout => \alu_main|Mux28~16_combout\);

-- Location: MLABCELL_X82_Y6_N30
\alu_main|Mux28~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux28~5_combout\ = ( \mux_alu|output[25]~48_combout\ & ( (!\alu_main|Mux1~8_combout\ & (((\mux_alu|output[26]~49_combout\)))) # (\alu_main|Mux1~8_combout\ & (((\mux_alu|output[27]~50_combout\)) # (\alu_main|Mux1~7_combout\))) ) ) # ( 
-- !\mux_alu|output[25]~48_combout\ & ( (!\alu_main|Mux1~8_combout\ & (((\mux_alu|output[26]~49_combout\)))) # (\alu_main|Mux1~8_combout\ & (!\alu_main|Mux1~7_combout\ & (\mux_alu|output[27]~50_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001011110010000000101111001000000111111101110000011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux1~7_combout\,
	datab => \mux_alu|ALT_INV_output[27]~50_combout\,
	datac => \alu_main|ALT_INV_Mux1~8_combout\,
	datad => \mux_alu|ALT_INV_output[26]~49_combout\,
	dataf => \mux_alu|ALT_INV_output[25]~48_combout\,
	combout => \alu_main|Mux28~5_combout\);

-- Location: LABCELL_X81_Y10_N27
\alu_main|ShiftLeft0~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft0~42_combout\ = ( sinstruction_IDEX(7) & ( \mux_alu|output[22]~46_combout\ & ( (!\sinstruction_IDEX[6]~DUPLICATE_q\) # (\mux_alu|output[21]~45_combout\) ) ) ) # ( !sinstruction_IDEX(7) & ( \mux_alu|output[22]~46_combout\ & ( 
-- (!\sinstruction_IDEX[6]~DUPLICATE_q\ & ((\mux_alu|output[24]~61_combout\))) # (\sinstruction_IDEX[6]~DUPLICATE_q\ & (\mux_alu|output[23]~47_combout\)) ) ) ) # ( sinstruction_IDEX(7) & ( !\mux_alu|output[22]~46_combout\ & ( (\mux_alu|output[21]~45_combout\ 
-- & \sinstruction_IDEX[6]~DUPLICATE_q\) ) ) ) # ( !sinstruction_IDEX(7) & ( !\mux_alu|output[22]~46_combout\ & ( (!\sinstruction_IDEX[6]~DUPLICATE_q\ & ((\mux_alu|output[24]~61_combout\))) # (\sinstruction_IDEX[6]~DUPLICATE_q\ & 
-- (\mux_alu|output[23]~47_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000000000011001100001111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_alu|ALT_INV_output[23]~47_combout\,
	datab => \mux_alu|ALT_INV_output[21]~45_combout\,
	datac => \mux_alu|ALT_INV_output[24]~61_combout\,
	datad => \ALT_INV_sinstruction_IDEX[6]~DUPLICATE_q\,
	datae => ALT_INV_sinstruction_IDEX(7),
	dataf => \mux_alu|ALT_INV_output[22]~46_combout\,
	combout => \alu_main|ShiftLeft0~42_combout\);

-- Location: MLABCELL_X82_Y9_N42
\alu_main|Mux28~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux28~11_combout\ = ( \alu_main|ShiftLeft0~27_combout\ & ( \alu_main|ShiftLeft0~34_combout\ & ( (!\alu_main|Mux1~12_combout\ & (((!\alu_main|Mux1~13_combout\)) # (\alu_main|ShiftLeft0~42_combout\))) # (\alu_main|Mux1~12_combout\ & 
-- (((\alu_main|Mux1~13_combout\) # (\alu_main|ShiftLeft0~38_combout\)))) ) ) ) # ( !\alu_main|ShiftLeft0~27_combout\ & ( \alu_main|ShiftLeft0~34_combout\ & ( (!\alu_main|Mux1~12_combout\ & (\alu_main|ShiftLeft0~42_combout\ & ((\alu_main|Mux1~13_combout\)))) 
-- # (\alu_main|Mux1~12_combout\ & (((\alu_main|Mux1~13_combout\) # (\alu_main|ShiftLeft0~38_combout\)))) ) ) ) # ( \alu_main|ShiftLeft0~27_combout\ & ( !\alu_main|ShiftLeft0~34_combout\ & ( (!\alu_main|Mux1~12_combout\ & (((!\alu_main|Mux1~13_combout\)) # 
-- (\alu_main|ShiftLeft0~42_combout\))) # (\alu_main|Mux1~12_combout\ & (((\alu_main|ShiftLeft0~38_combout\ & !\alu_main|Mux1~13_combout\)))) ) ) ) # ( !\alu_main|ShiftLeft0~27_combout\ & ( !\alu_main|ShiftLeft0~34_combout\ & ( (!\alu_main|Mux1~12_combout\ & 
-- (\alu_main|ShiftLeft0~42_combout\ & ((\alu_main|Mux1~13_combout\)))) # (\alu_main|Mux1~12_combout\ & (((\alu_main|ShiftLeft0~38_combout\ & !\alu_main|Mux1~13_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100010101011110010001000000101011101111010111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux1~12_combout\,
	datab => \alu_main|ALT_INV_ShiftLeft0~42_combout\,
	datac => \alu_main|ALT_INV_ShiftLeft0~38_combout\,
	datad => \alu_main|ALT_INV_Mux1~13_combout\,
	datae => \alu_main|ALT_INV_ShiftLeft0~27_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft0~34_combout\,
	combout => \alu_main|Mux28~11_combout\);

-- Location: LABCELL_X74_Y9_N6
\alu_main|ShiftLeft1~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft1~43_combout\ = ( \mux_alu|output[23]~47_combout\ & ( \mux_alu|output[21]~45_combout\ & ( ((!\forward|Mux30~0_combout\ & ((\mux_alu|output[24]~61_combout\))) # (\forward|Mux30~0_combout\ & (\mux_alu|output[22]~46_combout\))) # 
-- (\forward|Mux31~0_combout\) ) ) ) # ( !\mux_alu|output[23]~47_combout\ & ( \mux_alu|output[21]~45_combout\ & ( (!\forward|Mux30~0_combout\ & (((!\forward|Mux31~0_combout\ & \mux_alu|output[24]~61_combout\)))) # (\forward|Mux30~0_combout\ & 
-- (((\forward|Mux31~0_combout\)) # (\mux_alu|output[22]~46_combout\))) ) ) ) # ( \mux_alu|output[23]~47_combout\ & ( !\mux_alu|output[21]~45_combout\ & ( (!\forward|Mux30~0_combout\ & (((\mux_alu|output[24]~61_combout\) # (\forward|Mux31~0_combout\)))) # 
-- (\forward|Mux30~0_combout\ & (\mux_alu|output[22]~46_combout\ & (!\forward|Mux31~0_combout\))) ) ) ) # ( !\mux_alu|output[23]~47_combout\ & ( !\mux_alu|output[21]~45_combout\ & ( (!\forward|Mux31~0_combout\ & ((!\forward|Mux30~0_combout\ & 
-- ((\mux_alu|output[24]~61_combout\))) # (\forward|Mux30~0_combout\ & (\mux_alu|output[22]~46_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000010110000000110101011101000010101101101010001111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux30~0_combout\,
	datab => \mux_alu|ALT_INV_output[22]~46_combout\,
	datac => \forward|ALT_INV_Mux31~0_combout\,
	datad => \mux_alu|ALT_INV_output[24]~61_combout\,
	datae => \mux_alu|ALT_INV_output[23]~47_combout\,
	dataf => \mux_alu|ALT_INV_output[21]~45_combout\,
	combout => \alu_main|ShiftLeft1~43_combout\);

-- Location: LABCELL_X80_Y9_N48
\alu_main|Mux28~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux28~6_combout\ = ( \alu_main|ShiftLeft1~28_combout\ & ( \alu_main|ShiftLeft1~35_combout\ & ( (!\alu_main|Mux1~16_combout\ & (((!\alu_main|Mux1~15_combout\) # (\alu_main|ShiftLeft1~39_combout\)))) # (\alu_main|Mux1~16_combout\ & 
-- (((\alu_main|Mux1~15_combout\)) # (\alu_main|ShiftLeft1~43_combout\))) ) ) ) # ( !\alu_main|ShiftLeft1~28_combout\ & ( \alu_main|ShiftLeft1~35_combout\ & ( (!\alu_main|Mux1~16_combout\ & (((\alu_main|ShiftLeft1~39_combout\ & \alu_main|Mux1~15_combout\)))) 
-- # (\alu_main|Mux1~16_combout\ & (((\alu_main|Mux1~15_combout\)) # (\alu_main|ShiftLeft1~43_combout\))) ) ) ) # ( \alu_main|ShiftLeft1~28_combout\ & ( !\alu_main|ShiftLeft1~35_combout\ & ( (!\alu_main|Mux1~16_combout\ & (((!\alu_main|Mux1~15_combout\) # 
-- (\alu_main|ShiftLeft1~39_combout\)))) # (\alu_main|Mux1~16_combout\ & (\alu_main|ShiftLeft1~43_combout\ & ((!\alu_main|Mux1~15_combout\)))) ) ) ) # ( !\alu_main|ShiftLeft1~28_combout\ & ( !\alu_main|ShiftLeft1~35_combout\ & ( (!\alu_main|Mux1~16_combout\ 
-- & (((\alu_main|ShiftLeft1~39_combout\ & \alu_main|Mux1~15_combout\)))) # (\alu_main|Mux1~16_combout\ & (\alu_main|ShiftLeft1~43_combout\ & ((!\alu_main|Mux1~15_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001010101110110000101000010001010111111011101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux1~16_combout\,
	datab => \alu_main|ALT_INV_ShiftLeft1~43_combout\,
	datac => \alu_main|ALT_INV_ShiftLeft1~39_combout\,
	datad => \alu_main|ALT_INV_Mux1~15_combout\,
	datae => \alu_main|ALT_INV_ShiftLeft1~28_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft1~35_combout\,
	combout => \alu_main|Mux28~6_combout\);

-- Location: LABCELL_X80_Y9_N30
\alu_main|Mux28~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux28~9_combout\ = ( \alu_main|Mux28~8_combout\ & ( ((\alu_main|Mux28~7_combout\ & \alu_main|ShiftRight0~3_combout\)) # (\alu_main|ShiftRight1~3_combout\) ) ) # ( !\alu_main|Mux28~8_combout\ & ( (\alu_main|Mux28~7_combout\ & 
-- \alu_main|ShiftRight0~3_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100001111001111110000111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \alu_main|ALT_INV_Mux28~7_combout\,
	datac => \alu_main|ALT_INV_ShiftRight1~3_combout\,
	datad => \alu_main|ALT_INV_ShiftRight0~3_combout\,
	dataf => \alu_main|ALT_INV_Mux28~8_combout\,
	combout => \alu_main|Mux28~9_combout\);

-- Location: LABCELL_X80_Y9_N24
\alu_main|Mux28~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux28~10_combout\ = ( \alu_main|Mux28~9_combout\ & ( (!\alu_main|Mux26~12_combout\ & (((!salucontrol_IDEX(1)) # (\alu_main|Mux28~6_combout\)) # (salucontrol_IDEX(0)))) ) ) # ( !\alu_main|Mux28~9_combout\ & ( (!salucontrol_IDEX(0) & 
-- (!\alu_main|Mux26~12_combout\ & (\alu_main|Mux28~6_combout\ & salucontrol_IDEX(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000000000000000100011001100010011001100110001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salucontrol_IDEX(0),
	datab => \alu_main|ALT_INV_Mux26~12_combout\,
	datac => \alu_main|ALT_INV_Mux28~6_combout\,
	datad => ALT_INV_salucontrol_IDEX(1),
	dataf => \alu_main|ALT_INV_Mux28~9_combout\,
	combout => \alu_main|Mux28~10_combout\);

-- Location: LABCELL_X81_Y9_N24
\alu_main|Mux28~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux28~14_combout\ = ( \alu_main|Mux28~11_combout\ & ( \alu_main|Mux28~10_combout\ & ( ((!\alu_main|Mux28~12_combout\ & (\alu_main|Result~12_combout\)) # (\alu_main|Mux28~12_combout\ & ((\alu_main|Mux28~5_combout\)))) # 
-- (\alu_main|Mux28~13_combout\) ) ) ) # ( !\alu_main|Mux28~11_combout\ & ( \alu_main|Mux28~10_combout\ & ( (!\alu_main|Mux28~13_combout\ & ((!\alu_main|Mux28~12_combout\ & (\alu_main|Result~12_combout\)) # (\alu_main|Mux28~12_combout\ & 
-- ((\alu_main|Mux28~5_combout\))))) # (\alu_main|Mux28~13_combout\ & (!\alu_main|Mux28~12_combout\)) ) ) ) # ( \alu_main|Mux28~11_combout\ & ( !\alu_main|Mux28~10_combout\ & ( (!\alu_main|Mux28~13_combout\ & ((!\alu_main|Mux28~12_combout\ & 
-- (\alu_main|Result~12_combout\)) # (\alu_main|Mux28~12_combout\ & ((\alu_main|Mux28~5_combout\))))) # (\alu_main|Mux28~13_combout\ & (\alu_main|Mux28~12_combout\)) ) ) ) # ( !\alu_main|Mux28~11_combout\ & ( !\alu_main|Mux28~10_combout\ & ( 
-- (!\alu_main|Mux28~13_combout\ & ((!\alu_main|Mux28~12_combout\ & (\alu_main|Result~12_combout\)) # (\alu_main|Mux28~12_combout\ & ((\alu_main|Mux28~5_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000110010011101101001100011011100101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux28~13_combout\,
	datab => \alu_main|ALT_INV_Mux28~12_combout\,
	datac => \alu_main|ALT_INV_Result~12_combout\,
	datad => \alu_main|ALT_INV_Mux28~5_combout\,
	datae => \alu_main|ALT_INV_Mux28~11_combout\,
	dataf => \alu_main|ALT_INV_Mux28~10_combout\,
	combout => \alu_main|Mux28~14_combout\);

-- Location: LABCELL_X81_Y9_N30
\alu_main|Mux28~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux28~17_combout\ = ( \alu_main|Mux28~15_combout\ & ( \alu_main|Mux28~14_combout\ ) ) # ( !\alu_main|Mux28~15_combout\ & ( \alu_main|Mux28~14_combout\ & ( (((\mux_alu|output[28]~53_combout\ & \alu_main|Mux28~4_combout\)) # 
-- (\alu_main|Mux28~16_combout\)) # (\alu_main|Mux28~1_combout\) ) ) ) # ( \alu_main|Mux28~15_combout\ & ( !\alu_main|Mux28~14_combout\ & ( (((\mux_alu|output[28]~53_combout\ & \alu_main|Mux28~4_combout\)) # (\alu_main|Mux28~16_combout\)) # 
-- (\alu_main|Mux28~1_combout\) ) ) ) # ( !\alu_main|Mux28~15_combout\ & ( !\alu_main|Mux28~14_combout\ & ( (((\mux_alu|output[28]~53_combout\ & \alu_main|Mux28~4_combout\)) # (\alu_main|Mux28~16_combout\)) # (\alu_main|Mux28~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011101111111011101110111111101110111011111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux28~1_combout\,
	datab => \alu_main|ALT_INV_Mux28~16_combout\,
	datac => \mux_alu|ALT_INV_output[28]~53_combout\,
	datad => \alu_main|ALT_INV_Mux28~4_combout\,
	datae => \alu_main|ALT_INV_Mux28~15_combout\,
	dataf => \alu_main|ALT_INV_Mux28~14_combout\,
	combout => \alu_main|Mux28~17_combout\);

-- Location: LABCELL_X81_Y9_N42
\alu_main|Result[28]\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Result\(28) = ( \alu_main|Mux32~0_combout\ & ( \alu_main|Mux28~17_combout\ & ( \alu_main|Result\(28) ) ) ) # ( !\alu_main|Mux32~0_combout\ & ( \alu_main|Mux28~17_combout\ ) ) # ( \alu_main|Mux32~0_combout\ & ( !\alu_main|Mux28~17_combout\ & ( 
-- \alu_main|Result\(28) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111111111111111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \alu_main|ALT_INV_Result\(28),
	datae => \alu_main|ALT_INV_Mux32~0_combout\,
	dataf => \alu_main|ALT_INV_Mux28~17_combout\,
	combout => \alu_main|Result\(28));

-- Location: FF_X74_Y5_N56
\salumainresult_EXMEM[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \alu_main|Result\(28),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => salumainresult_EXMEM(28));

-- Location: FF_X73_Y6_N17
\salumainresult_MEMWB[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => salumainresult_EXMEM(28),
	sclr => \process_8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => salumainresult_MEMWB(28));

-- Location: FF_X79_Y6_N22
\spc_EXMEM[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => sjumpaddress_EXMEM(28),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_EXMEM(28));

-- Location: FF_X73_Y6_N13
\spc_MEMWB[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_EXMEM(28),
	sclr => \process_8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_MEMWB(28));

-- Location: LABCELL_X73_Y6_N12
\mux_jal|output[28]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_jal|output[28]~28_combout\ = ( \sjal_MEMWB~q\ & ( spc_MEMWB(28) ) ) # ( !\sjal_MEMWB~q\ & ( (!\smemtoreg_MEMWB~DUPLICATE_q\ & ((salumainresult_MEMWB(28)))) # (\smemtoreg_MEMWB~DUPLICATE_q\ & (smemreaddata_MEMWB(28))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101001101010011010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_smemreaddata_MEMWB(28),
	datab => ALT_INV_salumainresult_MEMWB(28),
	datac => \ALT_INV_smemtoreg_MEMWB~DUPLICATE_q\,
	datad => ALT_INV_spc_MEMWB(28),
	dataf => \ALT_INV_sjal_MEMWB~q\,
	combout => \mux_jal|output[28]~28_combout\);

-- Location: LABCELL_X73_Y5_N18
\mux_alu|output[28]~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_alu|output[28]~52_combout\ = ( \mux_jal|output[28]~28_combout\ & ( \forward|rd2_out[0]~2_combout\ & ( (!\salusrc_IDEX~q\) # (sinstruction_IDEX(15)) ) ) ) # ( !\mux_jal|output[28]~28_combout\ & ( \forward|rd2_out[0]~2_combout\ & ( (\salusrc_IDEX~q\ & 
-- sinstruction_IDEX(15)) ) ) ) # ( \mux_jal|output[28]~28_combout\ & ( !\forward|rd2_out[0]~2_combout\ & ( (\salusrc_IDEX~q\ & sinstruction_IDEX(15)) ) ) ) # ( !\mux_jal|output[28]~28_combout\ & ( !\forward|rd2_out[0]~2_combout\ & ( (\salusrc_IDEX~q\ & 
-- sinstruction_IDEX(15)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000011111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_salusrc_IDEX~q\,
	datad => ALT_INV_sinstruction_IDEX(15),
	datae => \mux_jal|ALT_INV_output[28]~28_combout\,
	dataf => \forward|ALT_INV_rd2_out[0]~2_combout\,
	combout => \mux_alu|output[28]~52_combout\);

-- Location: LABCELL_X73_Y5_N15
\mux_alu|output[28]~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_alu|output[28]~51_combout\ = ( \mux_alu|output[17]~1_combout\ & ( (!\salusrc_IDEX~q\ & (sreaddata2_IDEX(28) & !\forward|rd2_out[0]~2_combout\)) ) ) # ( !\mux_alu|output[17]~1_combout\ & ( (!\salusrc_IDEX~q\ & (!\forward|rd2_out[0]~2_combout\ & 
-- salumainresult_EXMEM(28))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010100000000000001010000000100000001000000010000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_salusrc_IDEX~q\,
	datab => ALT_INV_sreaddata2_IDEX(28),
	datac => \forward|ALT_INV_rd2_out[0]~2_combout\,
	datad => ALT_INV_salumainresult_EXMEM(28),
	dataf => \mux_alu|ALT_INV_output[17]~1_combout\,
	combout => \mux_alu|output[28]~51_combout\);

-- Location: LABCELL_X73_Y5_N42
\mux_alu|output[28]~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_alu|output[28]~53_combout\ = ( \mux_alu|output[28]~51_combout\ ) # ( !\mux_alu|output[28]~51_combout\ & ( \mux_alu|output[28]~52_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mux_alu|ALT_INV_output[28]~52_combout\,
	dataf => \mux_alu|ALT_INV_output[28]~51_combout\,
	combout => \mux_alu|output[28]~53_combout\);

-- Location: LABCELL_X81_Y7_N57
\alu_main|Mux29~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux29~1_combout\ = ( \alu_main|Mux1~7_combout\ & ( (!\alu_main|Mux1~8_combout\ & (\mux_alu|output[27]~50_combout\)) # (\alu_main|Mux1~8_combout\ & ((\mux_alu|output[26]~49_combout\))) ) ) # ( !\alu_main|Mux1~7_combout\ & ( 
-- (!\alu_main|Mux1~8_combout\ & ((\mux_alu|output[27]~50_combout\))) # (\alu_main|Mux1~8_combout\ & (\mux_alu|output[28]~53_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_alu|ALT_INV_output[28]~53_combout\,
	datab => \alu_main|ALT_INV_Mux1~8_combout\,
	datac => \mux_alu|ALT_INV_output[27]~50_combout\,
	datad => \mux_alu|ALT_INV_output[26]~49_combout\,
	dataf => \alu_main|ALT_INV_Mux1~7_combout\,
	combout => \alu_main|Mux29~1_combout\);

-- Location: LABCELL_X83_Y7_N0
\alu_main|ShiftLeft0~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft0~43_combout\ = ( \mux_alu|output[25]~48_combout\ & ( \mux_alu|output[23]~47_combout\ & ( (!sinstruction_IDEX(6)) # ((!\sinstruction_IDEX[7]~DUPLICATE_q\ & (\mux_alu|output[24]~61_combout\)) # (\sinstruction_IDEX[7]~DUPLICATE_q\ & 
-- ((\mux_alu|output[22]~46_combout\)))) ) ) ) # ( !\mux_alu|output[25]~48_combout\ & ( \mux_alu|output[23]~47_combout\ & ( (!\sinstruction_IDEX[7]~DUPLICATE_q\ & (\mux_alu|output[24]~61_combout\ & (sinstruction_IDEX(6)))) # 
-- (\sinstruction_IDEX[7]~DUPLICATE_q\ & (((!sinstruction_IDEX(6)) # (\mux_alu|output[22]~46_combout\)))) ) ) ) # ( \mux_alu|output[25]~48_combout\ & ( !\mux_alu|output[23]~47_combout\ & ( (!\sinstruction_IDEX[7]~DUPLICATE_q\ & (((!sinstruction_IDEX(6))) # 
-- (\mux_alu|output[24]~61_combout\))) # (\sinstruction_IDEX[7]~DUPLICATE_q\ & (((sinstruction_IDEX(6) & \mux_alu|output[22]~46_combout\)))) ) ) ) # ( !\mux_alu|output[25]~48_combout\ & ( !\mux_alu|output[23]~47_combout\ & ( (sinstruction_IDEX(6) & 
-- ((!\sinstruction_IDEX[7]~DUPLICATE_q\ & (\mux_alu|output[24]~61_combout\)) # (\sinstruction_IDEX[7]~DUPLICATE_q\ & ((\mux_alu|output[22]~46_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000111101000101010011101010010010101111111001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IDEX[7]~DUPLICATE_q\,
	datab => \mux_alu|ALT_INV_output[24]~61_combout\,
	datac => ALT_INV_sinstruction_IDEX(6),
	datad => \mux_alu|ALT_INV_output[22]~46_combout\,
	datae => \mux_alu|ALT_INV_output[25]~48_combout\,
	dataf => \mux_alu|ALT_INV_output[23]~47_combout\,
	combout => \alu_main|ShiftLeft0~43_combout\);

-- Location: MLABCELL_X82_Y7_N48
\alu_main|Mux29~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux29~5_combout\ = ( \alu_main|Mux1~12_combout\ & ( \alu_main|ShiftLeft0~29_combout\ & ( (!\alu_main|Mux1~13_combout\ & ((\alu_main|ShiftLeft0~39_combout\))) # (\alu_main|Mux1~13_combout\ & (\alu_main|ShiftLeft0~35_combout\)) ) ) ) # ( 
-- !\alu_main|Mux1~12_combout\ & ( \alu_main|ShiftLeft0~29_combout\ & ( (!\alu_main|Mux1~13_combout\) # (\alu_main|ShiftLeft0~43_combout\) ) ) ) # ( \alu_main|Mux1~12_combout\ & ( !\alu_main|ShiftLeft0~29_combout\ & ( (!\alu_main|Mux1~13_combout\ & 
-- ((\alu_main|ShiftLeft0~39_combout\))) # (\alu_main|Mux1~13_combout\ & (\alu_main|ShiftLeft0~35_combout\)) ) ) ) # ( !\alu_main|Mux1~12_combout\ & ( !\alu_main|ShiftLeft0~29_combout\ & ( (\alu_main|ShiftLeft0~43_combout\ & \alu_main|Mux1~13_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000011110011001111111111010101010000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_ShiftLeft0~43_combout\,
	datab => \alu_main|ALT_INV_ShiftLeft0~35_combout\,
	datac => \alu_main|ALT_INV_ShiftLeft0~39_combout\,
	datad => \alu_main|ALT_INV_Mux1~13_combout\,
	datae => \alu_main|ALT_INV_Mux1~12_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft0~29_combout\,
	combout => \alu_main|Mux29~5_combout\);

-- Location: LABCELL_X75_Y6_N15
\alu_main|ShiftLeft1~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft1~44_combout\ = ( \forward|Mux31~0_combout\ & ( \forward|Mux30~0_combout\ & ( \mux_alu|output[22]~46_combout\ ) ) ) # ( !\forward|Mux31~0_combout\ & ( \forward|Mux30~0_combout\ & ( \mux_alu|output[23]~47_combout\ ) ) ) # ( 
-- \forward|Mux31~0_combout\ & ( !\forward|Mux30~0_combout\ & ( \mux_alu|output[24]~61_combout\ ) ) ) # ( !\forward|Mux31~0_combout\ & ( !\forward|Mux30~0_combout\ & ( \mux_alu|output[25]~48_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_alu|ALT_INV_output[23]~47_combout\,
	datab => \mux_alu|ALT_INV_output[22]~46_combout\,
	datac => \mux_alu|ALT_INV_output[24]~61_combout\,
	datad => \mux_alu|ALT_INV_output[25]~48_combout\,
	datae => \forward|ALT_INV_Mux31~0_combout\,
	dataf => \forward|ALT_INV_Mux30~0_combout\,
	combout => \alu_main|ShiftLeft1~44_combout\);

-- Location: MLABCELL_X78_Y9_N24
\alu_main|Mux29~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux29~2_combout\ = ( \alu_main|ShiftLeft1~40_combout\ & ( \alu_main|ShiftLeft1~30_combout\ & ( (!\alu_main|Mux1~16_combout\) # ((!\alu_main|Mux1~15_combout\ & (\alu_main|ShiftLeft1~44_combout\)) # (\alu_main|Mux1~15_combout\ & 
-- ((\alu_main|ShiftLeft1~36_combout\)))) ) ) ) # ( !\alu_main|ShiftLeft1~40_combout\ & ( \alu_main|ShiftLeft1~30_combout\ & ( (!\alu_main|Mux1~16_combout\ & (((!\alu_main|Mux1~15_combout\)))) # (\alu_main|Mux1~16_combout\ & ((!\alu_main|Mux1~15_combout\ & 
-- (\alu_main|ShiftLeft1~44_combout\)) # (\alu_main|Mux1~15_combout\ & ((\alu_main|ShiftLeft1~36_combout\))))) ) ) ) # ( \alu_main|ShiftLeft1~40_combout\ & ( !\alu_main|ShiftLeft1~30_combout\ & ( (!\alu_main|Mux1~16_combout\ & 
-- (((\alu_main|Mux1~15_combout\)))) # (\alu_main|Mux1~16_combout\ & ((!\alu_main|Mux1~15_combout\ & (\alu_main|ShiftLeft1~44_combout\)) # (\alu_main|Mux1~15_combout\ & ((\alu_main|ShiftLeft1~36_combout\))))) ) ) ) # ( !\alu_main|ShiftLeft1~40_combout\ & ( 
-- !\alu_main|ShiftLeft1~30_combout\ & ( (\alu_main|Mux1~16_combout\ & ((!\alu_main|Mux1~15_combout\ & (\alu_main|ShiftLeft1~44_combout\)) # (\alu_main|Mux1~15_combout\ & ((\alu_main|ShiftLeft1~36_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000011000100011100111111011101000000111101110111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_ShiftLeft1~44_combout\,
	datab => \alu_main|ALT_INV_Mux1~16_combout\,
	datac => \alu_main|ALT_INV_ShiftLeft1~36_combout\,
	datad => \alu_main|ALT_INV_Mux1~15_combout\,
	datae => \alu_main|ALT_INV_ShiftLeft1~40_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft1~30_combout\,
	combout => \alu_main|Mux29~2_combout\);

-- Location: LABCELL_X81_Y9_N21
\alu_main|Mux29~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux29~3_combout\ = ( \alu_main|Mux28~8_combout\ & ( ((\alu_main|Mux28~7_combout\ & \alu_main|ShiftRight0~13_combout\)) # (\alu_main|ShiftRight1~13_combout\) ) ) # ( !\alu_main|Mux28~8_combout\ & ( (\alu_main|Mux28~7_combout\ & 
-- \alu_main|ShiftRight0~13_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111101010101010111110101010101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_ShiftRight1~13_combout\,
	datac => \alu_main|ALT_INV_Mux28~7_combout\,
	datad => \alu_main|ALT_INV_ShiftRight0~13_combout\,
	dataf => \alu_main|ALT_INV_Mux28~8_combout\,
	combout => \alu_main|Mux29~3_combout\);

-- Location: LABCELL_X81_Y9_N36
\alu_main|Mux29~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux29~4_combout\ = ( \alu_main|Mux29~3_combout\ & ( (!\alu_main|Mux26~12_combout\ & ((!salucontrol_IDEX(1)) # ((\alu_main|Mux29~2_combout\) # (salucontrol_IDEX(0))))) ) ) # ( !\alu_main|Mux29~3_combout\ & ( (salucontrol_IDEX(1) & 
-- (!salucontrol_IDEX(0) & (\alu_main|Mux29~2_combout\ & !\alu_main|Mux26~12_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000000000001000000000010111111000000001011111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salucontrol_IDEX(1),
	datab => ALT_INV_salucontrol_IDEX(0),
	datac => \alu_main|ALT_INV_Mux29~2_combout\,
	datad => \alu_main|ALT_INV_Mux26~12_combout\,
	dataf => \alu_main|ALT_INV_Mux29~3_combout\,
	combout => \alu_main|Mux29~4_combout\);

-- Location: LABCELL_X81_Y9_N54
\alu_main|Mux29~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux29~6_combout\ = ( \alu_main|Mux29~5_combout\ & ( \alu_main|Mux29~4_combout\ & ( ((!\alu_main|Mux28~12_combout\ & (\alu_main|Result~13_combout\)) # (\alu_main|Mux28~12_combout\ & ((\alu_main|Mux29~1_combout\)))) # (\alu_main|Mux28~13_combout\) 
-- ) ) ) # ( !\alu_main|Mux29~5_combout\ & ( \alu_main|Mux29~4_combout\ & ( (!\alu_main|Mux28~12_combout\ & (((\alu_main|Mux28~13_combout\)) # (\alu_main|Result~13_combout\))) # (\alu_main|Mux28~12_combout\ & (((!\alu_main|Mux28~13_combout\ & 
-- \alu_main|Mux29~1_combout\)))) ) ) ) # ( \alu_main|Mux29~5_combout\ & ( !\alu_main|Mux29~4_combout\ & ( (!\alu_main|Mux28~12_combout\ & (\alu_main|Result~13_combout\ & (!\alu_main|Mux28~13_combout\))) # (\alu_main|Mux28~12_combout\ & 
-- (((\alu_main|Mux29~1_combout\) # (\alu_main|Mux28~13_combout\)))) ) ) ) # ( !\alu_main|Mux29~5_combout\ & ( !\alu_main|Mux29~4_combout\ & ( (!\alu_main|Mux28~13_combout\ & ((!\alu_main|Mux28~12_combout\ & (\alu_main|Result~13_combout\)) # 
-- (\alu_main|Mux28~12_combout\ & ((\alu_main|Mux29~1_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001001010111010100101010011110100010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux28~12_combout\,
	datab => \alu_main|ALT_INV_Result~13_combout\,
	datac => \alu_main|ALT_INV_Mux28~13_combout\,
	datad => \alu_main|ALT_INV_Mux29~1_combout\,
	datae => \alu_main|ALT_INV_Mux29~5_combout\,
	dataf => \alu_main|ALT_INV_Mux29~4_combout\,
	combout => \alu_main|Mux29~6_combout\);

-- Location: LABCELL_X80_Y5_N24
\alu_main|Mux29~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux29~0_combout\ = ( !\alu_main|Result~13_combout\ & ( (!salucontrol_IDEX(3) & (salucontrol_IDEX(0) & !salucontrol_IDEX(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000000000011000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_salucontrol_IDEX(3),
	datac => ALT_INV_salucontrol_IDEX(0),
	datad => ALT_INV_salucontrol_IDEX(1),
	dataf => \alu_main|ALT_INV_Result~13_combout\,
	combout => \alu_main|Mux29~0_combout\);

-- Location: LABCELL_X73_Y7_N0
\forward|Mux2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux2~1_combout\ = ( \mux_jal|output[29]~29_combout\ & ( (\forward|rd1_out[0]~2_combout\) # (salumainresult_EXMEM(29)) ) ) # ( !\mux_jal|output[29]~29_combout\ & ( (salumainresult_EXMEM(29) & !\forward|rd1_out[0]~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salumainresult_EXMEM(29),
	datad => \forward|ALT_INV_rd1_out[0]~2_combout\,
	dataf => \mux_jal|ALT_INV_output[29]~29_combout\,
	combout => \forward|Mux2~1_combout\);

-- Location: LABCELL_X77_Y7_N30
\alu_main|Add0~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Add0~117_sumout\ = SUM(( !salucontrol_IDEX(2) $ (!\mux_alu|output[29]~54_combout\) ) + ( (!\forward|Mux3~0_combout\ & ((\forward|Mux2~1_combout\))) # (\forward|Mux3~0_combout\ & (sreaddata1_IDEX(29))) ) + ( \alu_main|Add0~114\ ))
-- \alu_main|Add0~118\ = CARRY(( !salucontrol_IDEX(2) $ (!\mux_alu|output[29]~54_combout\) ) + ( (!\forward|Mux3~0_combout\ & ((\forward|Mux2~1_combout\))) # (\forward|Mux3~0_combout\ & (sreaddata1_IDEX(29))) ) + ( \alu_main|Add0~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux3~0_combout\,
	datab => ALT_INV_salucontrol_IDEX(2),
	datac => ALT_INV_sreaddata1_IDEX(29),
	datad => \mux_alu|ALT_INV_output[29]~54_combout\,
	dataf => \forward|ALT_INV_Mux2~1_combout\,
	cin => \alu_main|Add0~114\,
	sumout => \alu_main|Add0~117_sumout\,
	cout => \alu_main|Add0~118\);

-- Location: LABCELL_X81_Y7_N33
\alu_main|Mux29~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux29~7_combout\ = ( \alu_main|Add0~117_sumout\ & ( (\alu_main|Mux28~0_combout\ & (((\mux_alu|output[29]~54_combout\ & \forward|Mux2~0_combout\)) # (\alu_main|Mux26~13_combout\))) ) ) # ( !\alu_main|Add0~117_sumout\ & ( 
-- (!\alu_main|Mux26~13_combout\ & (\alu_main|Mux28~0_combout\ & (\mux_alu|output[29]~54_combout\ & \forward|Mux2~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010000000000000001000010001000100110001000100010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux26~13_combout\,
	datab => \alu_main|ALT_INV_Mux28~0_combout\,
	datac => \mux_alu|ALT_INV_output[29]~54_combout\,
	datad => \forward|ALT_INV_Mux2~0_combout\,
	dataf => \alu_main|ALT_INV_Add0~117_sumout\,
	combout => \alu_main|Mux29~7_combout\);

-- Location: LABCELL_X81_Y9_N12
\alu_main|Mux29~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux29~8_combout\ = ( \mux_alu|output[29]~54_combout\ & ( \alu_main|Mux29~7_combout\ ) ) # ( !\mux_alu|output[29]~54_combout\ & ( \alu_main|Mux29~7_combout\ ) ) # ( \mux_alu|output[29]~54_combout\ & ( !\alu_main|Mux29~7_combout\ & ( 
-- (((\alu_main|Mux29~6_combout\ & \alu_main|Mux28~15_combout\)) # (\alu_main|Mux29~0_combout\)) # (\alu_main|Mux28~4_combout\) ) ) ) # ( !\mux_alu|output[29]~54_combout\ & ( !\alu_main|Mux29~7_combout\ & ( ((\alu_main|Mux29~6_combout\ & 
-- \alu_main|Mux28~15_combout\)) # (\alu_main|Mux29~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111111111001101111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux29~6_combout\,
	datab => \alu_main|ALT_INV_Mux28~4_combout\,
	datac => \alu_main|ALT_INV_Mux28~15_combout\,
	datad => \alu_main|ALT_INV_Mux29~0_combout\,
	datae => \mux_alu|ALT_INV_output[29]~54_combout\,
	dataf => \alu_main|ALT_INV_Mux29~7_combout\,
	combout => \alu_main|Mux29~8_combout\);

-- Location: LABCELL_X81_Y9_N18
\alu_main|Result[29]\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Result\(29) = ( \alu_main|Mux32~0_combout\ & ( \alu_main|Result\(29) ) ) # ( !\alu_main|Mux32~0_combout\ & ( \alu_main|Mux29~8_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \alu_main|ALT_INV_Mux29~8_combout\,
	datac => \alu_main|ALT_INV_Result\(29),
	dataf => \alu_main|ALT_INV_Mux32~0_combout\,
	combout => \alu_main|Result\(29));

-- Location: FF_X79_Y8_N29
\salumainresult_EXMEM[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \alu_main|Result\(29),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => salumainresult_EXMEM(29));

-- Location: FF_X72_Y10_N26
\salumainresult_MEMWB[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => salumainresult_EXMEM(29),
	sclr => \process_8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => salumainresult_MEMWB(29));

-- Location: MLABCELL_X72_Y10_N15
\smemreaddata_MEMWB[29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \smemreaddata_MEMWB[29]~feeder_combout\ = ( \mem|altsyncram_component|auto_generated|q_a\(29) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mem|altsyncram_component|auto_generated|ALT_INV_q_a\(29),
	combout => \smemreaddata_MEMWB[29]~feeder_combout\);

-- Location: FF_X72_Y10_N17
\smemreaddata_MEMWB[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \smemreaddata_MEMWB[29]~feeder_combout\,
	sclr => \process_8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => smemreaddata_MEMWB(29));

-- Location: FF_X79_Y11_N19
\spc_EXMEM[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => sjumpaddress_EXMEM(29),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_EXMEM(29));

-- Location: FF_X72_Y10_N8
\spc_MEMWB[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_EXMEM(29),
	sclr => \process_8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_MEMWB(29));

-- Location: MLABCELL_X72_Y10_N51
\mux_jal|output[29]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_jal|output[29]~29_combout\ = ( \sjal_MEMWB~q\ & ( spc_MEMWB(29) ) ) # ( !\sjal_MEMWB~q\ & ( (!\smemtoreg_MEMWB~q\ & (salumainresult_MEMWB(29))) # (\smemtoreg_MEMWB~q\ & ((smemreaddata_MEMWB(29)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011010101010011001100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salumainresult_MEMWB(29),
	datab => ALT_INV_smemreaddata_MEMWB(29),
	datac => ALT_INV_spc_MEMWB(29),
	datad => \ALT_INV_smemtoreg_MEMWB~q\,
	dataf => \ALT_INV_sjal_MEMWB~q\,
	combout => \mux_jal|output[29]~29_combout\);

-- Location: FF_X66_Y12_N46
\reg_file|registers[29][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[29]~29_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[29][29]~q\);

-- Location: LABCELL_X68_Y9_N9
\sreaddata1_IDEX~320\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~320_combout\ = ( \reg_file|registers[25][29]~q\ & ( \reg_file|registers[21][29]~q\ & ( (!sinstruction_IFID(23) & (((\reg_file|registers[17][29]~q\)) # (\sinstruction_IFID[24]~DUPLICATE_q\))) # (sinstruction_IFID(23) & 
-- ((!\sinstruction_IFID[24]~DUPLICATE_q\) # ((\reg_file|registers[29][29]~q\)))) ) ) ) # ( !\reg_file|registers[25][29]~q\ & ( \reg_file|registers[21][29]~q\ & ( (!sinstruction_IFID(23) & (!\sinstruction_IFID[24]~DUPLICATE_q\ & 
-- ((\reg_file|registers[17][29]~q\)))) # (sinstruction_IFID(23) & ((!\sinstruction_IFID[24]~DUPLICATE_q\) # ((\reg_file|registers[29][29]~q\)))) ) ) ) # ( \reg_file|registers[25][29]~q\ & ( !\reg_file|registers[21][29]~q\ & ( (!sinstruction_IFID(23) & 
-- (((\reg_file|registers[17][29]~q\)) # (\sinstruction_IFID[24]~DUPLICATE_q\))) # (sinstruction_IFID(23) & (\sinstruction_IFID[24]~DUPLICATE_q\ & (\reg_file|registers[29][29]~q\))) ) ) ) # ( !\reg_file|registers[25][29]~q\ & ( 
-- !\reg_file|registers[21][29]~q\ & ( (!sinstruction_IFID(23) & (!\sinstruction_IFID[24]~DUPLICATE_q\ & ((\reg_file|registers[17][29]~q\)))) # (sinstruction_IFID(23) & (\sinstruction_IFID[24]~DUPLICATE_q\ & (\reg_file|registers[29][29]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001001000111010101101000101110011010110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(23),
	datab => \ALT_INV_sinstruction_IFID[24]~DUPLICATE_q\,
	datac => \reg_file|ALT_INV_registers[29][29]~q\,
	datad => \reg_file|ALT_INV_registers[17][29]~q\,
	datae => \reg_file|ALT_INV_registers[25][29]~q\,
	dataf => \reg_file|ALT_INV_registers[21][29]~q\,
	combout => \sreaddata1_IDEX~320_combout\);

-- Location: LABCELL_X66_Y5_N12
\sreaddata1_IDEX~319\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~319_combout\ = ( \reg_file|registers[28][29]~q\ & ( \sinstruction_IFID[24]~DUPLICATE_q\ & ( (sinstruction_IFID(23)) # (\reg_file|registers[24][29]~q\) ) ) ) # ( !\reg_file|registers[28][29]~q\ & ( \sinstruction_IFID[24]~DUPLICATE_q\ & ( 
-- (\reg_file|registers[24][29]~q\ & !sinstruction_IFID(23)) ) ) ) # ( \reg_file|registers[28][29]~q\ & ( !\sinstruction_IFID[24]~DUPLICATE_q\ & ( (!sinstruction_IFID(23) & ((\reg_file|registers[16][29]~q\))) # (sinstruction_IFID(23) & 
-- (\reg_file|registers[20][29]~q\)) ) ) ) # ( !\reg_file|registers[28][29]~q\ & ( !\sinstruction_IFID[24]~DUPLICATE_q\ & ( (!sinstruction_IFID(23) & ((\reg_file|registers[16][29]~q\))) # (sinstruction_IFID(23) & (\reg_file|registers[20][29]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000011110011001101010101000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[24][29]~q\,
	datab => \reg_file|ALT_INV_registers[20][29]~q\,
	datac => \reg_file|ALT_INV_registers[16][29]~q\,
	datad => ALT_INV_sinstruction_IFID(23),
	datae => \reg_file|ALT_INV_registers[28][29]~q\,
	dataf => \ALT_INV_sinstruction_IFID[24]~DUPLICATE_q\,
	combout => \sreaddata1_IDEX~319_combout\);

-- Location: LABCELL_X56_Y9_N9
\sreaddata1_IDEX~322\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~322_combout\ = ( \reg_file|registers[27][29]~q\ & ( \sinstruction_IFID[24]~DUPLICATE_q\ & ( (!sinstruction_IFID(23)) # (\reg_file|registers[31][29]~q\) ) ) ) # ( !\reg_file|registers[27][29]~q\ & ( \sinstruction_IFID[24]~DUPLICATE_q\ & ( 
-- (\reg_file|registers[31][29]~q\ & sinstruction_IFID(23)) ) ) ) # ( \reg_file|registers[27][29]~q\ & ( !\sinstruction_IFID[24]~DUPLICATE_q\ & ( (!sinstruction_IFID(23) & ((\reg_file|registers[19][29]~q\))) # (sinstruction_IFID(23) & 
-- (\reg_file|registers[23][29]~q\)) ) ) ) # ( !\reg_file|registers[27][29]~q\ & ( !\sinstruction_IFID[24]~DUPLICATE_q\ & ( (!sinstruction_IFID(23) & ((\reg_file|registers[19][29]~q\))) # (sinstruction_IFID(23) & (\reg_file|registers[23][29]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000011110011001100000000010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[31][29]~q\,
	datab => \reg_file|ALT_INV_registers[23][29]~q\,
	datac => \reg_file|ALT_INV_registers[19][29]~q\,
	datad => ALT_INV_sinstruction_IFID(23),
	datae => \reg_file|ALT_INV_registers[27][29]~q\,
	dataf => \ALT_INV_sinstruction_IFID[24]~DUPLICATE_q\,
	combout => \sreaddata1_IDEX~322_combout\);

-- Location: FF_X67_Y13_N31
\reg_file|registers[26][29]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[26][29]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[26][29]~DUPLICATE_q\);

-- Location: MLABCELL_X65_Y13_N48
\sreaddata1_IDEX~321\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~321_combout\ = ( \reg_file|registers[22][29]~q\ & ( sinstruction_IFID(23) & ( (!\sinstruction_IFID[24]~DUPLICATE_q\) # (\reg_file|registers[30][29]~q\) ) ) ) # ( !\reg_file|registers[22][29]~q\ & ( sinstruction_IFID(23) & ( 
-- (\sinstruction_IFID[24]~DUPLICATE_q\ & \reg_file|registers[30][29]~q\) ) ) ) # ( \reg_file|registers[22][29]~q\ & ( !sinstruction_IFID(23) & ( (!\sinstruction_IFID[24]~DUPLICATE_q\ & ((\reg_file|registers[18][29]~q\))) # 
-- (\sinstruction_IFID[24]~DUPLICATE_q\ & (\reg_file|registers[26][29]~DUPLICATE_q\)) ) ) ) # ( !\reg_file|registers[22][29]~q\ & ( !sinstruction_IFID(23) & ( (!\sinstruction_IFID[24]~DUPLICATE_q\ & ((\reg_file|registers[18][29]~q\))) # 
-- (\sinstruction_IFID[24]~DUPLICATE_q\ & (\reg_file|registers[26][29]~DUPLICATE_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100010001000100011011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IFID[24]~DUPLICATE_q\,
	datab => \reg_file|ALT_INV_registers[30][29]~q\,
	datac => \reg_file|ALT_INV_registers[26][29]~DUPLICATE_q\,
	datad => \reg_file|ALT_INV_registers[18][29]~q\,
	datae => \reg_file|ALT_INV_registers[22][29]~q\,
	dataf => ALT_INV_sinstruction_IFID(23),
	combout => \sreaddata1_IDEX~321_combout\);

-- Location: LABCELL_X67_Y9_N0
\sreaddata1_IDEX~323\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~323_combout\ = ( \sreaddata1_IDEX~322_combout\ & ( \sreaddata1_IDEX~321_combout\ & ( ((!\sinstruction_IFID[21]~DUPLICATE_q\ & ((\sreaddata1_IDEX~319_combout\))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & (\sreaddata1_IDEX~320_combout\))) # 
-- (sinstruction_IFID(22)) ) ) ) # ( !\sreaddata1_IDEX~322_combout\ & ( \sreaddata1_IDEX~321_combout\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & (((\sreaddata1_IDEX~319_combout\) # (sinstruction_IFID(22))))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & 
-- (\sreaddata1_IDEX~320_combout\ & (!sinstruction_IFID(22)))) ) ) ) # ( \sreaddata1_IDEX~322_combout\ & ( !\sreaddata1_IDEX~321_combout\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & (((!sinstruction_IFID(22) & \sreaddata1_IDEX~319_combout\)))) # 
-- (\sinstruction_IFID[21]~DUPLICATE_q\ & (((sinstruction_IFID(22))) # (\sreaddata1_IDEX~320_combout\))) ) ) ) # ( !\sreaddata1_IDEX~322_combout\ & ( !\sreaddata1_IDEX~321_combout\ & ( (!sinstruction_IFID(22) & ((!\sinstruction_IFID[21]~DUPLICATE_q\ & 
-- ((\sreaddata1_IDEX~319_combout\))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & (\sreaddata1_IDEX~320_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000100111101001100011100110111000001111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sreaddata1_IDEX~320_combout\,
	datab => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	datac => ALT_INV_sinstruction_IFID(22),
	datad => \ALT_INV_sreaddata1_IDEX~319_combout\,
	datae => \ALT_INV_sreaddata1_IDEX~322_combout\,
	dataf => \ALT_INV_sreaddata1_IDEX~321_combout\,
	combout => \sreaddata1_IDEX~323_combout\);

-- Location: LABCELL_X68_Y7_N27
\sreaddata1_IDEX~325\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~325_combout\ = ( \reg_file|registers[2][29]~q\ & ( \reg_file|registers[0][29]~q\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\) # ((!sinstruction_IFID(22) & (\reg_file|registers[1][29]~q\)) # (sinstruction_IFID(22) & 
-- ((\reg_file|registers[3][29]~q\)))) ) ) ) # ( !\reg_file|registers[2][29]~q\ & ( \reg_file|registers[0][29]~q\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & (((!sinstruction_IFID(22))))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & ((!sinstruction_IFID(22) & 
-- (\reg_file|registers[1][29]~q\)) # (sinstruction_IFID(22) & ((\reg_file|registers[3][29]~q\))))) ) ) ) # ( \reg_file|registers[2][29]~q\ & ( !\reg_file|registers[0][29]~q\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & (((sinstruction_IFID(22))))) # 
-- (\sinstruction_IFID[21]~DUPLICATE_q\ & ((!sinstruction_IFID(22) & (\reg_file|registers[1][29]~q\)) # (sinstruction_IFID(22) & ((\reg_file|registers[3][29]~q\))))) ) ) ) # ( !\reg_file|registers[2][29]~q\ & ( !\reg_file|registers[0][29]~q\ & ( 
-- (\sinstruction_IFID[21]~DUPLICATE_q\ & ((!sinstruction_IFID(22) & (\reg_file|registers[1][29]~q\)) # (sinstruction_IFID(22) & ((\reg_file|registers[3][29]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000101000100011010111110111011000001011011101110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	datab => \reg_file|ALT_INV_registers[1][29]~q\,
	datac => \reg_file|ALT_INV_registers[3][29]~q\,
	datad => ALT_INV_sinstruction_IFID(22),
	datae => \reg_file|ALT_INV_registers[2][29]~q\,
	dataf => \reg_file|ALT_INV_registers[0][29]~q\,
	combout => \sreaddata1_IDEX~325_combout\);

-- Location: FF_X62_Y11_N50
\reg_file|registers[15][29]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[15][29]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[15][29]~DUPLICATE_q\);

-- Location: LABCELL_X62_Y11_N39
\sreaddata1_IDEX~326\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~326_combout\ = ( \reg_file|registers[13][29]~q\ & ( sinstruction_IFID(22) & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & (\reg_file|registers[14][29]~q\)) # (\sinstruction_IFID[21]~DUPLICATE_q\ & ((\reg_file|registers[15][29]~DUPLICATE_q\))) 
-- ) ) ) # ( !\reg_file|registers[13][29]~q\ & ( sinstruction_IFID(22) & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & (\reg_file|registers[14][29]~q\)) # (\sinstruction_IFID[21]~DUPLICATE_q\ & ((\reg_file|registers[15][29]~DUPLICATE_q\))) ) ) ) # ( 
-- \reg_file|registers[13][29]~q\ & ( !sinstruction_IFID(22) & ( (\reg_file|registers[12][29]~q\) # (\sinstruction_IFID[21]~DUPLICATE_q\) ) ) ) # ( !\reg_file|registers[13][29]~q\ & ( !sinstruction_IFID(22) & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & 
-- \reg_file|registers[12][29]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010010111110101111100100010011101110010001001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	datab => \reg_file|ALT_INV_registers[14][29]~q\,
	datac => \reg_file|ALT_INV_registers[12][29]~q\,
	datad => \reg_file|ALT_INV_registers[15][29]~DUPLICATE_q\,
	datae => \reg_file|ALT_INV_registers[13][29]~q\,
	dataf => ALT_INV_sinstruction_IFID(22),
	combout => \sreaddata1_IDEX~326_combout\);

-- Location: LABCELL_X63_Y13_N24
\sreaddata1_IDEX~324\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~324_combout\ = ( sinstruction_IFID(22) & ( \reg_file|registers[9][29]~q\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & (\reg_file|registers[10][29]~q\)) # (\sinstruction_IFID[21]~DUPLICATE_q\ & ((\reg_file|registers[11][29]~q\))) ) ) ) # ( 
-- !sinstruction_IFID(22) & ( \reg_file|registers[9][29]~q\ & ( (\sinstruction_IFID[21]~DUPLICATE_q\) # (\reg_file|registers[8][29]~q\) ) ) ) # ( sinstruction_IFID(22) & ( !\reg_file|registers[9][29]~q\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & 
-- (\reg_file|registers[10][29]~q\)) # (\sinstruction_IFID[21]~DUPLICATE_q\ & ((\reg_file|registers[11][29]~q\))) ) ) ) # ( !sinstruction_IFID(22) & ( !\reg_file|registers[9][29]~q\ & ( (\reg_file|registers[8][29]~q\ & !\sinstruction_IFID[21]~DUPLICATE_q\) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000001100000011111101011111010111110011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[8][29]~q\,
	datab => \reg_file|ALT_INV_registers[10][29]~q\,
	datac => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	datad => \reg_file|ALT_INV_registers[11][29]~q\,
	datae => ALT_INV_sinstruction_IFID(22),
	dataf => \reg_file|ALT_INV_registers[9][29]~q\,
	combout => \sreaddata1_IDEX~324_combout\);

-- Location: LABCELL_X61_Y10_N42
\sreaddata1_IDEX~327\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~327_combout\ = ( \reg_file|registers[6][29]~q\ & ( \sinstruction_IFID[21]~DUPLICATE_q\ & ( (!sinstruction_IFID(22) & (\reg_file|registers[5][29]~q\)) # (sinstruction_IFID(22) & ((\reg_file|registers[7][29]~q\))) ) ) ) # ( 
-- !\reg_file|registers[6][29]~q\ & ( \sinstruction_IFID[21]~DUPLICATE_q\ & ( (!sinstruction_IFID(22) & (\reg_file|registers[5][29]~q\)) # (sinstruction_IFID(22) & ((\reg_file|registers[7][29]~q\))) ) ) ) # ( \reg_file|registers[6][29]~q\ & ( 
-- !\sinstruction_IFID[21]~DUPLICATE_q\ & ( (\reg_file|registers[4][29]~q\) # (sinstruction_IFID(22)) ) ) ) # ( !\reg_file|registers[6][29]~q\ & ( !\sinstruction_IFID[21]~DUPLICATE_q\ & ( (!sinstruction_IFID(22) & \reg_file|registers[4][29]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010010111110101111100100010011101110010001001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(22),
	datab => \reg_file|ALT_INV_registers[5][29]~q\,
	datac => \reg_file|ALT_INV_registers[4][29]~q\,
	datad => \reg_file|ALT_INV_registers[7][29]~q\,
	datae => \reg_file|ALT_INV_registers[6][29]~q\,
	dataf => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	combout => \sreaddata1_IDEX~327_combout\);

-- Location: LABCELL_X66_Y11_N0
\sreaddata1_IDEX~328\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~328_combout\ = ( \sreaddata1_IDEX~324_combout\ & ( \sreaddata1_IDEX~327_combout\ & ( (!sinstruction_IFID(24) & (((\sreaddata1_IDEX~325_combout\)) # (sinstruction_IFID(23)))) # (sinstruction_IFID(24) & ((!sinstruction_IFID(23)) # 
-- ((\sreaddata1_IDEX~326_combout\)))) ) ) ) # ( !\sreaddata1_IDEX~324_combout\ & ( \sreaddata1_IDEX~327_combout\ & ( (!sinstruction_IFID(24) & (((\sreaddata1_IDEX~325_combout\)) # (sinstruction_IFID(23)))) # (sinstruction_IFID(24) & (sinstruction_IFID(23) & 
-- ((\sreaddata1_IDEX~326_combout\)))) ) ) ) # ( \sreaddata1_IDEX~324_combout\ & ( !\sreaddata1_IDEX~327_combout\ & ( (!sinstruction_IFID(24) & (!sinstruction_IFID(23) & (\sreaddata1_IDEX~325_combout\))) # (sinstruction_IFID(24) & ((!sinstruction_IFID(23)) # 
-- ((\sreaddata1_IDEX~326_combout\)))) ) ) ) # ( !\sreaddata1_IDEX~324_combout\ & ( !\sreaddata1_IDEX~327_combout\ & ( (!sinstruction_IFID(24) & (!sinstruction_IFID(23) & (\sreaddata1_IDEX~325_combout\))) # (sinstruction_IFID(24) & (sinstruction_IFID(23) & 
-- ((\sreaddata1_IDEX~326_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001010011000101110100101010001110110110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(24),
	datab => ALT_INV_sinstruction_IFID(23),
	datac => \ALT_INV_sreaddata1_IDEX~325_combout\,
	datad => \ALT_INV_sreaddata1_IDEX~326_combout\,
	datae => \ALT_INV_sreaddata1_IDEX~324_combout\,
	dataf => \ALT_INV_sreaddata1_IDEX~327_combout\,
	combout => \sreaddata1_IDEX~328_combout\);

-- Location: LABCELL_X67_Y9_N45
\sreaddata1_IDEX~329\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~329_combout\ = ( \sreaddata1_IDEX~323_combout\ & ( \sreaddata1_IDEX~328_combout\ ) ) # ( !\sreaddata1_IDEX~323_combout\ & ( \sreaddata1_IDEX~328_combout\ & ( !sinstruction_IFID(25) ) ) ) # ( \sreaddata1_IDEX~323_combout\ & ( 
-- !\sreaddata1_IDEX~328_combout\ & ( sinstruction_IFID(25) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010110101010101010101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(25),
	datae => \ALT_INV_sreaddata1_IDEX~323_combout\,
	dataf => \ALT_INV_sreaddata1_IDEX~328_combout\,
	combout => \sreaddata1_IDEX~329_combout\);

-- Location: FF_X67_Y9_N46
\sreaddata1_IDEX[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sreaddata1_IDEX~329_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata1_IDEX(29));

-- Location: LABCELL_X81_Y7_N30
\alu_main|Mux30~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux30~7_combout\ = ( \alu_main|Add0~121_sumout\ & ( (\alu_main|Mux28~0_combout\ & (((\forward|Mux1~0_combout\ & \mux_alu|output[30]~55_combout\)) # (\alu_main|Mux26~13_combout\))) ) ) # ( !\alu_main|Add0~121_sumout\ & ( 
-- (!\alu_main|Mux26~13_combout\ & (\alu_main|Mux28~0_combout\ & (\forward|Mux1~0_combout\ & \mux_alu|output[30]~55_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010000000000000001000010001000100110001000100010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux26~13_combout\,
	datab => \alu_main|ALT_INV_Mux28~0_combout\,
	datac => \forward|ALT_INV_Mux1~0_combout\,
	datad => \mux_alu|ALT_INV_output[30]~55_combout\,
	dataf => \alu_main|ALT_INV_Add0~121_sumout\,
	combout => \alu_main|Mux30~7_combout\);

-- Location: LABCELL_X81_Y7_N21
\alu_main|Result~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Result~14_combout\ = ( !\forward|Mux1~0_combout\ & ( !\mux_alu|output[30]~55_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \mux_alu|ALT_INV_output[30]~55_combout\,
	dataf => \forward|ALT_INV_Mux1~0_combout\,
	combout => \alu_main|Result~14_combout\);

-- Location: MLABCELL_X82_Y7_N42
\alu_main|Mux30~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux30~0_combout\ = ( !\alu_main|Result~14_combout\ & ( salucontrol_IDEX(0) & ( (!salucontrol_IDEX(3) & !salucontrol_IDEX(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011000000110000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_salucontrol_IDEX(3),
	datac => ALT_INV_salucontrol_IDEX(1),
	datae => \alu_main|ALT_INV_Result~14_combout\,
	dataf => ALT_INV_salucontrol_IDEX(0),
	combout => \alu_main|Mux30~0_combout\);

-- Location: LABCELL_X75_Y6_N0
\alu_main|ShiftLeft0~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft0~44_combout\ = ( \mux_alu|output[24]~61_combout\ & ( \mux_alu|output[26]~49_combout\ & ( (!\sinstruction_IDEX[6]~DUPLICATE_q\) # ((!\sinstruction_IDEX[7]~DUPLICATE_q\ & ((\mux_alu|output[25]~48_combout\))) # 
-- (\sinstruction_IDEX[7]~DUPLICATE_q\ & (\mux_alu|output[23]~47_combout\))) ) ) ) # ( !\mux_alu|output[24]~61_combout\ & ( \mux_alu|output[26]~49_combout\ & ( (!\sinstruction_IDEX[7]~DUPLICATE_q\ & (((!\sinstruction_IDEX[6]~DUPLICATE_q\) # 
-- (\mux_alu|output[25]~48_combout\)))) # (\sinstruction_IDEX[7]~DUPLICATE_q\ & (\mux_alu|output[23]~47_combout\ & ((\sinstruction_IDEX[6]~DUPLICATE_q\)))) ) ) ) # ( \mux_alu|output[24]~61_combout\ & ( !\mux_alu|output[26]~49_combout\ & ( 
-- (!\sinstruction_IDEX[7]~DUPLICATE_q\ & (((\mux_alu|output[25]~48_combout\ & \sinstruction_IDEX[6]~DUPLICATE_q\)))) # (\sinstruction_IDEX[7]~DUPLICATE_q\ & (((!\sinstruction_IDEX[6]~DUPLICATE_q\)) # (\mux_alu|output[23]~47_combout\))) ) ) ) # ( 
-- !\mux_alu|output[24]~61_combout\ & ( !\mux_alu|output[26]~49_combout\ & ( (\sinstruction_IDEX[6]~DUPLICATE_q\ & ((!\sinstruction_IDEX[7]~DUPLICATE_q\ & ((\mux_alu|output[25]~48_combout\))) # (\sinstruction_IDEX[7]~DUPLICATE_q\ & 
-- (\mux_alu|output[23]~47_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101001100110001110111001100000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_alu|ALT_INV_output[23]~47_combout\,
	datab => \ALT_INV_sinstruction_IDEX[7]~DUPLICATE_q\,
	datac => \mux_alu|ALT_INV_output[25]~48_combout\,
	datad => \ALT_INV_sinstruction_IDEX[6]~DUPLICATE_q\,
	datae => \mux_alu|ALT_INV_output[24]~61_combout\,
	dataf => \mux_alu|ALT_INV_output[26]~49_combout\,
	combout => \alu_main|ShiftLeft0~44_combout\);

-- Location: LABCELL_X79_Y8_N6
\alu_main|Mux30~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux30~5_combout\ = ( \alu_main|ShiftLeft0~31_combout\ & ( \alu_main|ShiftLeft0~40_combout\ & ( (!\alu_main|Mux1~13_combout\) # ((!\alu_main|Mux1~12_combout\ & (\alu_main|ShiftLeft0~44_combout\)) # (\alu_main|Mux1~12_combout\ & 
-- ((\alu_main|ShiftLeft0~36_combout\)))) ) ) ) # ( !\alu_main|ShiftLeft0~31_combout\ & ( \alu_main|ShiftLeft0~40_combout\ & ( (!\alu_main|Mux1~12_combout\ & (\alu_main|ShiftLeft0~44_combout\ & (\alu_main|Mux1~13_combout\))) # (\alu_main|Mux1~12_combout\ & 
-- (((!\alu_main|Mux1~13_combout\) # (\alu_main|ShiftLeft0~36_combout\)))) ) ) ) # ( \alu_main|ShiftLeft0~31_combout\ & ( !\alu_main|ShiftLeft0~40_combout\ & ( (!\alu_main|Mux1~12_combout\ & (((!\alu_main|Mux1~13_combout\)) # 
-- (\alu_main|ShiftLeft0~44_combout\))) # (\alu_main|Mux1~12_combout\ & (((\alu_main|Mux1~13_combout\ & \alu_main|ShiftLeft0~36_combout\)))) ) ) ) # ( !\alu_main|ShiftLeft0~31_combout\ & ( !\alu_main|ShiftLeft0~40_combout\ & ( (\alu_main|Mux1~13_combout\ & 
-- ((!\alu_main|Mux1~12_combout\ & (\alu_main|ShiftLeft0~44_combout\)) # (\alu_main|Mux1~12_combout\ & ((\alu_main|ShiftLeft0~36_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000111101000101010011101010010010101111111001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux1~12_combout\,
	datab => \alu_main|ALT_INV_ShiftLeft0~44_combout\,
	datac => \alu_main|ALT_INV_Mux1~13_combout\,
	datad => \alu_main|ALT_INV_ShiftLeft0~36_combout\,
	datae => \alu_main|ALT_INV_ShiftLeft0~31_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft0~40_combout\,
	combout => \alu_main|Mux30~5_combout\);

-- Location: MLABCELL_X82_Y6_N33
\alu_main|Mux30~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux30~1_combout\ = ( \mux_alu|output[29]~54_combout\ & ( (!\alu_main|Mux1~8_combout\ & (((\mux_alu|output[28]~53_combout\)))) # (\alu_main|Mux1~8_combout\ & ((!\alu_main|Mux1~7_combout\) # ((\mux_alu|output[27]~50_combout\)))) ) ) # ( 
-- !\mux_alu|output[29]~54_combout\ & ( (!\alu_main|Mux1~8_combout\ & (((\mux_alu|output[28]~53_combout\)))) # (\alu_main|Mux1~8_combout\ & (\alu_main|Mux1~7_combout\ & (\mux_alu|output[27]~50_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100010001000011110001000100001111101110110000111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux1~7_combout\,
	datab => \mux_alu|ALT_INV_output[27]~50_combout\,
	datac => \mux_alu|ALT_INV_output[28]~53_combout\,
	datad => \alu_main|ALT_INV_Mux1~8_combout\,
	dataf => \mux_alu|ALT_INV_output[29]~54_combout\,
	combout => \alu_main|Mux30~1_combout\);

-- Location: LABCELL_X73_Y6_N48
\alu_main|ShiftLeft1~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft1~45_combout\ = ( \mux_alu|output[26]~49_combout\ & ( \forward|Mux30~0_combout\ & ( (!\forward|Mux31~0_combout\ & (\mux_alu|output[24]~61_combout\)) # (\forward|Mux31~0_combout\ & ((\mux_alu|output[23]~47_combout\))) ) ) ) # ( 
-- !\mux_alu|output[26]~49_combout\ & ( \forward|Mux30~0_combout\ & ( (!\forward|Mux31~0_combout\ & (\mux_alu|output[24]~61_combout\)) # (\forward|Mux31~0_combout\ & ((\mux_alu|output[23]~47_combout\))) ) ) ) # ( \mux_alu|output[26]~49_combout\ & ( 
-- !\forward|Mux30~0_combout\ & ( (!\forward|Mux31~0_combout\) # (\mux_alu|output[25]~48_combout\) ) ) ) # ( !\mux_alu|output[26]~49_combout\ & ( !\forward|Mux30~0_combout\ & ( (\mux_alu|output[25]~48_combout\ & \forward|Mux31~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011111100111111001101010000010111110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_alu|ALT_INV_output[24]~61_combout\,
	datab => \mux_alu|ALT_INV_output[25]~48_combout\,
	datac => \forward|ALT_INV_Mux31~0_combout\,
	datad => \mux_alu|ALT_INV_output[23]~47_combout\,
	datae => \mux_alu|ALT_INV_output[26]~49_combout\,
	dataf => \forward|ALT_INV_Mux30~0_combout\,
	combout => \alu_main|ShiftLeft1~45_combout\);

-- Location: LABCELL_X79_Y9_N36
\alu_main|Mux30~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux30~2_combout\ = ( \alu_main|ShiftLeft1~41_combout\ & ( \alu_main|ShiftLeft1~32_combout\ & ( (!\alu_main|Mux1~16_combout\) # ((!\alu_main|Mux1~15_combout\ & (\alu_main|ShiftLeft1~45_combout\)) # (\alu_main|Mux1~15_combout\ & 
-- ((\alu_main|ShiftLeft1~37_combout\)))) ) ) ) # ( !\alu_main|ShiftLeft1~41_combout\ & ( \alu_main|ShiftLeft1~32_combout\ & ( (!\alu_main|Mux1~15_combout\ & ((!\alu_main|Mux1~16_combout\) # ((\alu_main|ShiftLeft1~45_combout\)))) # 
-- (\alu_main|Mux1~15_combout\ & (\alu_main|Mux1~16_combout\ & ((\alu_main|ShiftLeft1~37_combout\)))) ) ) ) # ( \alu_main|ShiftLeft1~41_combout\ & ( !\alu_main|ShiftLeft1~32_combout\ & ( (!\alu_main|Mux1~15_combout\ & (\alu_main|Mux1~16_combout\ & 
-- (\alu_main|ShiftLeft1~45_combout\))) # (\alu_main|Mux1~15_combout\ & ((!\alu_main|Mux1~16_combout\) # ((\alu_main|ShiftLeft1~37_combout\)))) ) ) ) # ( !\alu_main|ShiftLeft1~41_combout\ & ( !\alu_main|ShiftLeft1~32_combout\ & ( (\alu_main|Mux1~16_combout\ 
-- & ((!\alu_main|Mux1~15_combout\ & (\alu_main|ShiftLeft1~45_combout\)) # (\alu_main|Mux1~15_combout\ & ((\alu_main|ShiftLeft1~37_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux1~15_combout\,
	datab => \alu_main|ALT_INV_Mux1~16_combout\,
	datac => \alu_main|ALT_INV_ShiftLeft1~45_combout\,
	datad => \alu_main|ALT_INV_ShiftLeft1~37_combout\,
	datae => \alu_main|ALT_INV_ShiftLeft1~41_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft1~32_combout\,
	combout => \alu_main|Mux30~2_combout\);

-- Location: LABCELL_X80_Y7_N9
\alu_main|Mux30~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux30~3_combout\ = ( \alu_main|Mux28~8_combout\ & ( ((\alu_main|Mux28~7_combout\ & \alu_main|ShiftRight0~21_combout\)) # (\alu_main|ShiftRight1~21_combout\) ) ) # ( !\alu_main|Mux28~8_combout\ & ( (\alu_main|Mux28~7_combout\ & 
-- \alu_main|ShiftRight0~21_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111101010101010111110101010101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_ShiftRight1~21_combout\,
	datac => \alu_main|ALT_INV_Mux28~7_combout\,
	datad => \alu_main|ALT_INV_ShiftRight0~21_combout\,
	dataf => \alu_main|ALT_INV_Mux28~8_combout\,
	combout => \alu_main|Mux30~3_combout\);

-- Location: LABCELL_X80_Y7_N42
\alu_main|Mux30~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux30~4_combout\ = ( \alu_main|Mux30~3_combout\ & ( (!\alu_main|Mux26~12_combout\ & (((!salucontrol_IDEX(1)) # (\alu_main|Mux30~2_combout\)) # (salucontrol_IDEX(0)))) ) ) # ( !\alu_main|Mux30~3_combout\ & ( (!salucontrol_IDEX(0) & 
-- (!\alu_main|Mux26~12_combout\ & (\alu_main|Mux30~2_combout\ & salucontrol_IDEX(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000000000000000100011001100010011001100110001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salucontrol_IDEX(0),
	datab => \alu_main|ALT_INV_Mux26~12_combout\,
	datac => \alu_main|ALT_INV_Mux30~2_combout\,
	datad => ALT_INV_salucontrol_IDEX(1),
	dataf => \alu_main|ALT_INV_Mux30~3_combout\,
	combout => \alu_main|Mux30~4_combout\);

-- Location: LABCELL_X80_Y7_N0
\alu_main|Mux30~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux30~6_combout\ = ( \alu_main|Mux28~13_combout\ & ( \alu_main|Mux30~4_combout\ & ( (!\alu_main|Mux28~12_combout\) # (\alu_main|Mux30~5_combout\) ) ) ) # ( !\alu_main|Mux28~13_combout\ & ( \alu_main|Mux30~4_combout\ & ( 
-- (!\alu_main|Mux28~12_combout\ & (\alu_main|Result~14_combout\)) # (\alu_main|Mux28~12_combout\ & ((\alu_main|Mux30~1_combout\))) ) ) ) # ( \alu_main|Mux28~13_combout\ & ( !\alu_main|Mux30~4_combout\ & ( (\alu_main|Mux28~12_combout\ & 
-- \alu_main|Mux30~5_combout\) ) ) ) # ( !\alu_main|Mux28~13_combout\ & ( !\alu_main|Mux30~4_combout\ & ( (!\alu_main|Mux28~12_combout\ & (\alu_main|Result~14_combout\)) # (\alu_main|Mux28~12_combout\ & ((\alu_main|Mux30~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000100010001000100001010010111111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux28~12_combout\,
	datab => \alu_main|ALT_INV_Mux30~5_combout\,
	datac => \alu_main|ALT_INV_Result~14_combout\,
	datad => \alu_main|ALT_INV_Mux30~1_combout\,
	datae => \alu_main|ALT_INV_Mux28~13_combout\,
	dataf => \alu_main|ALT_INV_Mux30~4_combout\,
	combout => \alu_main|Mux30~6_combout\);

-- Location: LABCELL_X80_Y7_N24
\alu_main|Mux30~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux30~8_combout\ = ( \alu_main|Mux30~0_combout\ & ( \alu_main|Mux30~6_combout\ ) ) # ( !\alu_main|Mux30~0_combout\ & ( \alu_main|Mux30~6_combout\ & ( (((\alu_main|Mux28~4_combout\ & \mux_alu|output[30]~55_combout\)) # 
-- (\alu_main|Mux28~15_combout\)) # (\alu_main|Mux30~7_combout\) ) ) ) # ( \alu_main|Mux30~0_combout\ & ( !\alu_main|Mux30~6_combout\ ) ) # ( !\alu_main|Mux30~0_combout\ & ( !\alu_main|Mux30~6_combout\ & ( ((\alu_main|Mux28~4_combout\ & 
-- \mux_alu|output[30]~55_combout\)) # (\alu_main|Mux30~7_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101110111111111111111111101011111011111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux30~7_combout\,
	datab => \alu_main|ALT_INV_Mux28~4_combout\,
	datac => \alu_main|ALT_INV_Mux28~15_combout\,
	datad => \mux_alu|ALT_INV_output[30]~55_combout\,
	datae => \alu_main|ALT_INV_Mux30~0_combout\,
	dataf => \alu_main|ALT_INV_Mux30~6_combout\,
	combout => \alu_main|Mux30~8_combout\);

-- Location: LABCELL_X80_Y7_N45
\alu_main|Result[30]\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Result\(30) = ( \alu_main|Mux30~8_combout\ & ( (!\alu_main|Mux32~0_combout\) # (\alu_main|Result\(30)) ) ) # ( !\alu_main|Mux30~8_combout\ & ( (\alu_main|Result\(30) & \alu_main|Mux32~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \alu_main|ALT_INV_Result\(30),
	datad => \alu_main|ALT_INV_Mux32~0_combout\,
	dataf => \alu_main|ALT_INV_Mux30~8_combout\,
	combout => \alu_main|Result\(30));

-- Location: FF_X72_Y7_N26
\salumainresult_EXMEM[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \alu_main|Result\(30),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => salumainresult_EXMEM(30));

-- Location: FF_X70_Y9_N35
\salumainresult_MEMWB[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => salumainresult_EXMEM(30),
	sclr => \process_8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => salumainresult_MEMWB(30));

-- Location: FF_X79_Y9_N29
\spc_EXMEM[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => sjumpaddress_EXMEM(30),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_EXMEM(30));

-- Location: FF_X70_Y9_N14
\spc_MEMWB[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_EXMEM(30),
	sclr => \process_8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_MEMWB(30));

-- Location: FF_X70_Y9_N50
\smemreaddata_MEMWB[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \mem|altsyncram_component|auto_generated|q_a\(30),
	sclr => \process_8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => smemreaddata_MEMWB(30));

-- Location: LABCELL_X70_Y9_N45
\mux_jal|output[30]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_jal|output[30]~30_combout\ = ( \smemtoreg_MEMWB~q\ & ( (!\sjal_MEMWB~q\ & ((smemreaddata_MEMWB(30)))) # (\sjal_MEMWB~q\ & (spc_MEMWB(30))) ) ) # ( !\smemtoreg_MEMWB~q\ & ( (!\sjal_MEMWB~q\ & (salumainresult_MEMWB(30))) # (\sjal_MEMWB~q\ & 
-- ((spc_MEMWB(30)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011010100110101001100000011111100110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salumainresult_MEMWB(30),
	datab => ALT_INV_spc_MEMWB(30),
	datac => \ALT_INV_sjal_MEMWB~q\,
	datad => ALT_INV_smemreaddata_MEMWB(30),
	dataf => \ALT_INV_smemtoreg_MEMWB~q\,
	combout => \mux_jal|output[30]~30_combout\);

-- Location: FF_X64_Y6_N56
\reg_file|registers[12][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[30]~30_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[12][30]~q\);

-- Location: LABCELL_X68_Y8_N57
\sreaddata2_IDEX~337\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~337_combout\ = ( \reg_file|registers[14][30]~q\ & ( \reg_file|registers[13][30]~q\ & ( (!sinstruction_IFID(17) & (((sinstruction_IFID(16))) # (\reg_file|registers[12][30]~q\))) # (sinstruction_IFID(17) & (((!sinstruction_IFID(16)) # 
-- (\reg_file|registers[15][30]~q\)))) ) ) ) # ( !\reg_file|registers[14][30]~q\ & ( \reg_file|registers[13][30]~q\ & ( (!sinstruction_IFID(17) & (((sinstruction_IFID(16))) # (\reg_file|registers[12][30]~q\))) # (sinstruction_IFID(17) & 
-- (((\reg_file|registers[15][30]~q\ & sinstruction_IFID(16))))) ) ) ) # ( \reg_file|registers[14][30]~q\ & ( !\reg_file|registers[13][30]~q\ & ( (!sinstruction_IFID(17) & (\reg_file|registers[12][30]~q\ & ((!sinstruction_IFID(16))))) # 
-- (sinstruction_IFID(17) & (((!sinstruction_IFID(16)) # (\reg_file|registers[15][30]~q\)))) ) ) ) # ( !\reg_file|registers[14][30]~q\ & ( !\reg_file|registers[13][30]~q\ & ( (!sinstruction_IFID(17) & (\reg_file|registers[12][30]~q\ & 
-- ((!sinstruction_IFID(16))))) # (sinstruction_IFID(17) & (((\reg_file|registers[15][30]~q\ & sinstruction_IFID(16))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000101011101110000010100100010101011110111011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(17),
	datab => \reg_file|ALT_INV_registers[12][30]~q\,
	datac => \reg_file|ALT_INV_registers[15][30]~q\,
	datad => ALT_INV_sinstruction_IFID(16),
	datae => \reg_file|ALT_INV_registers[14][30]~q\,
	dataf => \reg_file|ALT_INV_registers[13][30]~q\,
	combout => \sreaddata2_IDEX~337_combout\);

-- Location: FF_X65_Y10_N31
\reg_file|registers[2][30]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[30]~30_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[2][30]~DUPLICATE_q\);

-- Location: FF_X65_Y10_N49
\reg_file|registers[3][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[30]~30_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[3][30]~q\);

-- Location: LABCELL_X66_Y10_N57
\sreaddata2_IDEX~336\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~336_combout\ = ( sinstruction_IFID(16) & ( sinstruction_IFID(17) & ( \reg_file|registers[3][30]~q\ ) ) ) # ( !sinstruction_IFID(16) & ( sinstruction_IFID(17) & ( \reg_file|registers[2][30]~DUPLICATE_q\ ) ) ) # ( sinstruction_IFID(16) & ( 
-- !sinstruction_IFID(17) & ( \reg_file|registers[1][30]~q\ ) ) ) # ( !sinstruction_IFID(16) & ( !sinstruction_IFID(17) & ( \reg_file|registers[0][30]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[2][30]~DUPLICATE_q\,
	datab => \reg_file|ALT_INV_registers[3][30]~q\,
	datac => \reg_file|ALT_INV_registers[0][30]~q\,
	datad => \reg_file|ALT_INV_registers[1][30]~q\,
	datae => ALT_INV_sinstruction_IFID(16),
	dataf => ALT_INV_sinstruction_IFID(17),
	combout => \sreaddata2_IDEX~336_combout\);

-- Location: FF_X68_Y8_N25
\reg_file|registers[5][30]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[30]~30_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[5][30]~DUPLICATE_q\);

-- Location: LABCELL_X71_Y8_N51
\sreaddata2_IDEX~338\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~338_combout\ = ( \reg_file|registers[5][30]~DUPLICATE_q\ & ( \reg_file|registers[4][30]~q\ & ( (!sinstruction_IFID(17)) # ((!sinstruction_IFID(16) & ((\reg_file|registers[6][30]~q\))) # (sinstruction_IFID(16) & 
-- (\reg_file|registers[7][30]~q\))) ) ) ) # ( !\reg_file|registers[5][30]~DUPLICATE_q\ & ( \reg_file|registers[4][30]~q\ & ( (!sinstruction_IFID(16) & (((!sinstruction_IFID(17)) # (\reg_file|registers[6][30]~q\)))) # (sinstruction_IFID(16) & 
-- (\reg_file|registers[7][30]~q\ & ((sinstruction_IFID(17))))) ) ) ) # ( \reg_file|registers[5][30]~DUPLICATE_q\ & ( !\reg_file|registers[4][30]~q\ & ( (!sinstruction_IFID(16) & (((\reg_file|registers[6][30]~q\ & sinstruction_IFID(17))))) # 
-- (sinstruction_IFID(16) & (((!sinstruction_IFID(17))) # (\reg_file|registers[7][30]~q\))) ) ) ) # ( !\reg_file|registers[5][30]~DUPLICATE_q\ & ( !\reg_file|registers[4][30]~q\ & ( (sinstruction_IFID(17) & ((!sinstruction_IFID(16) & 
-- ((\reg_file|registers[6][30]~q\))) # (sinstruction_IFID(16) & (\reg_file|registers[7][30]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011011010101010001101110101010000110111111111100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(16),
	datab => \reg_file|ALT_INV_registers[7][30]~q\,
	datac => \reg_file|ALT_INV_registers[6][30]~q\,
	datad => ALT_INV_sinstruction_IFID(17),
	datae => \reg_file|ALT_INV_registers[5][30]~DUPLICATE_q\,
	dataf => \reg_file|ALT_INV_registers[4][30]~q\,
	combout => \sreaddata2_IDEX~338_combout\);

-- Location: FF_X64_Y8_N32
\reg_file|registers[9][30]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[30]~30_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[9][30]~DUPLICATE_q\);

-- Location: FF_X64_Y8_N5
\reg_file|registers[8][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[30]~30_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[8][30]~q\);

-- Location: FF_X65_Y10_N43
\reg_file|registers[11][30]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[30]~30_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[11][30]~DUPLICATE_q\);

-- Location: LABCELL_X64_Y8_N51
\sreaddata2_IDEX~335\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~335_combout\ = ( sinstruction_IFID(17) & ( \reg_file|registers[11][30]~DUPLICATE_q\ & ( (sinstruction_IFID(16)) # (\reg_file|registers[10][30]~q\) ) ) ) # ( !sinstruction_IFID(17) & ( \reg_file|registers[11][30]~DUPLICATE_q\ & ( 
-- (!sinstruction_IFID(16) & ((\reg_file|registers[8][30]~q\))) # (sinstruction_IFID(16) & (\reg_file|registers[9][30]~DUPLICATE_q\)) ) ) ) # ( sinstruction_IFID(17) & ( !\reg_file|registers[11][30]~DUPLICATE_q\ & ( (\reg_file|registers[10][30]~q\ & 
-- !sinstruction_IFID(16)) ) ) ) # ( !sinstruction_IFID(17) & ( !\reg_file|registers[11][30]~DUPLICATE_q\ & ( (!sinstruction_IFID(16) & ((\reg_file|registers[8][30]~q\))) # (sinstruction_IFID(16) & (\reg_file|registers[9][30]~DUPLICATE_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011010100000101000000000011111100110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[10][30]~q\,
	datab => \reg_file|ALT_INV_registers[9][30]~DUPLICATE_q\,
	datac => ALT_INV_sinstruction_IFID(16),
	datad => \reg_file|ALT_INV_registers[8][30]~q\,
	datae => ALT_INV_sinstruction_IFID(17),
	dataf => \reg_file|ALT_INV_registers[11][30]~DUPLICATE_q\,
	combout => \sreaddata2_IDEX~335_combout\);

-- Location: MLABCELL_X72_Y5_N6
\sreaddata2_IDEX~339\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~339_combout\ = ( \sreaddata2_IDEX~338_combout\ & ( \sreaddata2_IDEX~335_combout\ & ( (!sinstruction_IFID(19) & (((\sreaddata2_IDEX~336_combout\) # (sinstruction_IFID(18))))) # (sinstruction_IFID(19) & (((!sinstruction_IFID(18))) # 
-- (\sreaddata2_IDEX~337_combout\))) ) ) ) # ( !\sreaddata2_IDEX~338_combout\ & ( \sreaddata2_IDEX~335_combout\ & ( (!sinstruction_IFID(19) & (((!sinstruction_IFID(18) & \sreaddata2_IDEX~336_combout\)))) # (sinstruction_IFID(19) & (((!sinstruction_IFID(18))) 
-- # (\sreaddata2_IDEX~337_combout\))) ) ) ) # ( \sreaddata2_IDEX~338_combout\ & ( !\sreaddata2_IDEX~335_combout\ & ( (!sinstruction_IFID(19) & (((\sreaddata2_IDEX~336_combout\) # (sinstruction_IFID(18))))) # (sinstruction_IFID(19) & 
-- (\sreaddata2_IDEX~337_combout\ & (sinstruction_IFID(18)))) ) ) ) # ( !\sreaddata2_IDEX~338_combout\ & ( !\sreaddata2_IDEX~335_combout\ & ( (!sinstruction_IFID(19) & (((!sinstruction_IFID(18) & \sreaddata2_IDEX~336_combout\)))) # (sinstruction_IFID(19) & 
-- (\sreaddata2_IDEX~337_combout\ & (sinstruction_IFID(18)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111000001000011011100110100110001111100010011110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sreaddata2_IDEX~337_combout\,
	datab => ALT_INV_sinstruction_IFID(19),
	datac => ALT_INV_sinstruction_IFID(18),
	datad => \ALT_INV_sreaddata2_IDEX~336_combout\,
	datae => \ALT_INV_sreaddata2_IDEX~338_combout\,
	dataf => \ALT_INV_sreaddata2_IDEX~335_combout\,
	combout => \sreaddata2_IDEX~339_combout\);

-- Location: LABCELL_X67_Y4_N45
\sreaddata2_IDEX~330\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~330_combout\ = ( sinstruction_IFID(18) & ( \reg_file|registers[24][30]~q\ & ( (!sinstruction_IFID(19) & (\reg_file|registers[20][30]~q\)) # (sinstruction_IFID(19) & ((\reg_file|registers[28][30]~q\))) ) ) ) # ( !sinstruction_IFID(18) & ( 
-- \reg_file|registers[24][30]~q\ & ( (\reg_file|registers[16][30]~q\) # (sinstruction_IFID(19)) ) ) ) # ( sinstruction_IFID(18) & ( !\reg_file|registers[24][30]~q\ & ( (!sinstruction_IFID(19) & (\reg_file|registers[20][30]~q\)) # (sinstruction_IFID(19) & 
-- ((\reg_file|registers[28][30]~q\))) ) ) ) # ( !sinstruction_IFID(18) & ( !\reg_file|registers[24][30]~q\ & ( (!sinstruction_IFID(19) & \reg_file|registers[16][30]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100010001000111011100111111001111110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[20][30]~q\,
	datab => ALT_INV_sinstruction_IFID(19),
	datac => \reg_file|ALT_INV_registers[16][30]~q\,
	datad => \reg_file|ALT_INV_registers[28][30]~q\,
	datae => ALT_INV_sinstruction_IFID(18),
	dataf => \reg_file|ALT_INV_registers[24][30]~q\,
	combout => \sreaddata2_IDEX~330_combout\);

-- Location: FF_X70_Y7_N20
\reg_file|registers[21][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[30]~30_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[21][30]~q\);

-- Location: MLABCELL_X72_Y5_N0
\sreaddata2_IDEX~331\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~331_combout\ = ( \reg_file|registers[17][30]~q\ & ( \reg_file|registers[29][30]~q\ & ( (!sinstruction_IFID(18) & ((!sinstruction_IFID(19)) # ((\reg_file|registers[25][30]~q\)))) # (sinstruction_IFID(18) & 
-- (((\reg_file|registers[21][30]~q\)) # (sinstruction_IFID(19)))) ) ) ) # ( !\reg_file|registers[17][30]~q\ & ( \reg_file|registers[29][30]~q\ & ( (!sinstruction_IFID(18) & (sinstruction_IFID(19) & (\reg_file|registers[25][30]~q\))) # (sinstruction_IFID(18) 
-- & (((\reg_file|registers[21][30]~q\)) # (sinstruction_IFID(19)))) ) ) ) # ( \reg_file|registers[17][30]~q\ & ( !\reg_file|registers[29][30]~q\ & ( (!sinstruction_IFID(18) & ((!sinstruction_IFID(19)) # ((\reg_file|registers[25][30]~q\)))) # 
-- (sinstruction_IFID(18) & (!sinstruction_IFID(19) & ((\reg_file|registers[21][30]~q\)))) ) ) ) # ( !\reg_file|registers[17][30]~q\ & ( !\reg_file|registers[29][30]~q\ & ( (!sinstruction_IFID(18) & (sinstruction_IFID(19) & (\reg_file|registers[25][30]~q\))) 
-- # (sinstruction_IFID(18) & (!sinstruction_IFID(19) & ((\reg_file|registers[21][30]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110100010101100111000010011010101111001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(18),
	datab => ALT_INV_sinstruction_IFID(19),
	datac => \reg_file|ALT_INV_registers[25][30]~q\,
	datad => \reg_file|ALT_INV_registers[21][30]~q\,
	datae => \reg_file|ALT_INV_registers[17][30]~q\,
	dataf => \reg_file|ALT_INV_registers[29][30]~q\,
	combout => \sreaddata2_IDEX~331_combout\);

-- Location: MLABCELL_X65_Y6_N3
\sreaddata2_IDEX~333\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~333_combout\ = ( \reg_file|registers[27][30]~q\ & ( \reg_file|registers[23][30]~q\ & ( (!sinstruction_IFID(19) & (((sinstruction_IFID(18)) # (\reg_file|registers[19][30]~q\)))) # (sinstruction_IFID(19) & (((!sinstruction_IFID(18))) # 
-- (\reg_file|registers[31][30]~q\))) ) ) ) # ( !\reg_file|registers[27][30]~q\ & ( \reg_file|registers[23][30]~q\ & ( (!sinstruction_IFID(19) & (((sinstruction_IFID(18)) # (\reg_file|registers[19][30]~q\)))) # (sinstruction_IFID(19) & 
-- (\reg_file|registers[31][30]~q\ & ((sinstruction_IFID(18))))) ) ) ) # ( \reg_file|registers[27][30]~q\ & ( !\reg_file|registers[23][30]~q\ & ( (!sinstruction_IFID(19) & (((\reg_file|registers[19][30]~q\ & !sinstruction_IFID(18))))) # 
-- (sinstruction_IFID(19) & (((!sinstruction_IFID(18))) # (\reg_file|registers[31][30]~q\))) ) ) ) # ( !\reg_file|registers[27][30]~q\ & ( !\reg_file|registers[23][30]~q\ & ( (!sinstruction_IFID(19) & (((\reg_file|registers[19][30]~q\ & 
-- !sinstruction_IFID(18))))) # (sinstruction_IFID(19) & (\reg_file|registers[31][30]~q\ & ((sinstruction_IFID(18))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000010001010111110001000100001010101110110101111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(19),
	datab => \reg_file|ALT_INV_registers[31][30]~q\,
	datac => \reg_file|ALT_INV_registers[19][30]~q\,
	datad => ALT_INV_sinstruction_IFID(18),
	datae => \reg_file|ALT_INV_registers[27][30]~q\,
	dataf => \reg_file|ALT_INV_registers[23][30]~q\,
	combout => \sreaddata2_IDEX~333_combout\);

-- Location: LABCELL_X70_Y12_N21
\sreaddata2_IDEX~332\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~332_combout\ = ( \reg_file|registers[26][30]~q\ & ( \reg_file|registers[18][30]~q\ & ( (!\sinstruction_IFID[18]~DUPLICATE_q\) # ((!sinstruction_IFID(19) & ((\reg_file|registers[22][30]~q\))) # (sinstruction_IFID(19) & 
-- (\reg_file|registers[30][30]~q\))) ) ) ) # ( !\reg_file|registers[26][30]~q\ & ( \reg_file|registers[18][30]~q\ & ( (!sinstruction_IFID(19) & (((!\sinstruction_IFID[18]~DUPLICATE_q\) # (\reg_file|registers[22][30]~q\)))) # (sinstruction_IFID(19) & 
-- (\reg_file|registers[30][30]~q\ & (\sinstruction_IFID[18]~DUPLICATE_q\))) ) ) ) # ( \reg_file|registers[26][30]~q\ & ( !\reg_file|registers[18][30]~q\ & ( (!sinstruction_IFID(19) & (((\sinstruction_IFID[18]~DUPLICATE_q\ & 
-- \reg_file|registers[22][30]~q\)))) # (sinstruction_IFID(19) & (((!\sinstruction_IFID[18]~DUPLICATE_q\)) # (\reg_file|registers[30][30]~q\))) ) ) ) # ( !\reg_file|registers[26][30]~q\ & ( !\reg_file|registers[18][30]~q\ & ( 
-- (\sinstruction_IFID[18]~DUPLICATE_q\ & ((!sinstruction_IFID(19) & ((\reg_file|registers[22][30]~q\))) # (sinstruction_IFID(19) & (\reg_file|registers[30][30]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101001100010011110111000001110011011111000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[30][30]~q\,
	datab => ALT_INV_sinstruction_IFID(19),
	datac => \ALT_INV_sinstruction_IFID[18]~DUPLICATE_q\,
	datad => \reg_file|ALT_INV_registers[22][30]~q\,
	datae => \reg_file|ALT_INV_registers[26][30]~q\,
	dataf => \reg_file|ALT_INV_registers[18][30]~q\,
	combout => \sreaddata2_IDEX~332_combout\);

-- Location: LABCELL_X73_Y5_N0
\sreaddata2_IDEX~334\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~334_combout\ = ( \sreaddata2_IDEX~333_combout\ & ( \sreaddata2_IDEX~332_combout\ & ( ((!sinstruction_IFID(16) & (\sreaddata2_IDEX~330_combout\)) # (sinstruction_IFID(16) & ((\sreaddata2_IDEX~331_combout\)))) # (sinstruction_IFID(17)) ) ) 
-- ) # ( !\sreaddata2_IDEX~333_combout\ & ( \sreaddata2_IDEX~332_combout\ & ( (!sinstruction_IFID(17) & ((!sinstruction_IFID(16) & (\sreaddata2_IDEX~330_combout\)) # (sinstruction_IFID(16) & ((\sreaddata2_IDEX~331_combout\))))) # (sinstruction_IFID(17) & 
-- (((!sinstruction_IFID(16))))) ) ) ) # ( \sreaddata2_IDEX~333_combout\ & ( !\sreaddata2_IDEX~332_combout\ & ( (!sinstruction_IFID(17) & ((!sinstruction_IFID(16) & (\sreaddata2_IDEX~330_combout\)) # (sinstruction_IFID(16) & 
-- ((\sreaddata2_IDEX~331_combout\))))) # (sinstruction_IFID(17) & (((sinstruction_IFID(16))))) ) ) ) # ( !\sreaddata2_IDEX~333_combout\ & ( !\sreaddata2_IDEX~332_combout\ & ( (!sinstruction_IFID(17) & ((!sinstruction_IFID(16) & 
-- (\sreaddata2_IDEX~330_combout\)) # (sinstruction_IFID(16) & ((\sreaddata2_IDEX~331_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010001001010010111101110000011110100111010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(17),
	datab => \ALT_INV_sreaddata2_IDEX~330_combout\,
	datac => ALT_INV_sinstruction_IFID(16),
	datad => \ALT_INV_sreaddata2_IDEX~331_combout\,
	datae => \ALT_INV_sreaddata2_IDEX~333_combout\,
	dataf => \ALT_INV_sreaddata2_IDEX~332_combout\,
	combout => \sreaddata2_IDEX~334_combout\);

-- Location: MLABCELL_X72_Y5_N24
\sreaddata2_IDEX~340\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~340_combout\ = ( \sreaddata2_IDEX~334_combout\ & ( (\sreaddata2_IDEX~339_combout\) # (\sinstruction_IFID[20]~DUPLICATE_q\) ) ) # ( !\sreaddata2_IDEX~334_combout\ & ( (!\sinstruction_IFID[20]~DUPLICATE_q\ & \sreaddata2_IDEX~339_combout\) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000011111111111100000000111100000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_sinstruction_IFID[20]~DUPLICATE_q\,
	datad => \ALT_INV_sreaddata2_IDEX~339_combout\,
	datae => \ALT_INV_sreaddata2_IDEX~334_combout\,
	combout => \sreaddata2_IDEX~340_combout\);

-- Location: FF_X72_Y5_N26
\sreaddata2_IDEX[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sreaddata2_IDEX~340_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata2_IDEX(30));

-- Location: MLABCELL_X72_Y7_N9
\mux_alu|output[30]~55\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_alu|output[30]~55_combout\ = ( \forward|rd2_out[0]~2_combout\ & ( \mux_jal|output[30]~30_combout\ & ( (!\salusrc_IDEX~DUPLICATE_q\ & !\mux_alu|output[17]~1_combout\) ) ) ) # ( !\forward|rd2_out[0]~2_combout\ & ( \mux_jal|output[30]~30_combout\ & ( 
-- (!\salusrc_IDEX~DUPLICATE_q\ & ((!\mux_alu|output[17]~1_combout\ & ((salumainresult_EXMEM(30)))) # (\mux_alu|output[17]~1_combout\ & (sreaddata2_IDEX(30))))) ) ) ) # ( !\forward|rd2_out[0]~2_combout\ & ( !\mux_jal|output[30]~30_combout\ & ( 
-- (!\salusrc_IDEX~DUPLICATE_q\ & ((!\mux_alu|output[17]~1_combout\ & ((salumainresult_EXMEM(30)))) # (\mux_alu|output[17]~1_combout\ & (sreaddata2_IDEX(30))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010000000000000000000000010101000101010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_salusrc_IDEX~DUPLICATE_q\,
	datab => ALT_INV_sreaddata2_IDEX(30),
	datac => \mux_alu|ALT_INV_output[17]~1_combout\,
	datad => ALT_INV_salumainresult_EXMEM(30),
	datae => \forward|ALT_INV_rd2_out[0]~2_combout\,
	dataf => \mux_jal|ALT_INV_output[30]~30_combout\,
	combout => \mux_alu|output[30]~55_combout\);

-- Location: LABCELL_X79_Y10_N48
\alu_main|ShiftRight0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight0~3_combout\ = ( \mux_alu|output[31]~56_combout\ & ( \mux_alu|output[28]~53_combout\ & ( (!sinstruction_IDEX(7) & ((!\sinstruction_IDEX[6]~DUPLICATE_q\) # ((\mux_alu|output[29]~54_combout\)))) # (sinstruction_IDEX(7) & 
-- (((\mux_alu|output[30]~55_combout\)) # (\sinstruction_IDEX[6]~DUPLICATE_q\))) ) ) ) # ( !\mux_alu|output[31]~56_combout\ & ( \mux_alu|output[28]~53_combout\ & ( (!sinstruction_IDEX(7) & ((!\sinstruction_IDEX[6]~DUPLICATE_q\) # 
-- ((\mux_alu|output[29]~54_combout\)))) # (sinstruction_IDEX(7) & (!\sinstruction_IDEX[6]~DUPLICATE_q\ & (\mux_alu|output[30]~55_combout\))) ) ) ) # ( \mux_alu|output[31]~56_combout\ & ( !\mux_alu|output[28]~53_combout\ & ( (!sinstruction_IDEX(7) & 
-- (\sinstruction_IDEX[6]~DUPLICATE_q\ & ((\mux_alu|output[29]~54_combout\)))) # (sinstruction_IDEX(7) & (((\mux_alu|output[30]~55_combout\)) # (\sinstruction_IDEX[6]~DUPLICATE_q\))) ) ) ) # ( !\mux_alu|output[31]~56_combout\ & ( 
-- !\mux_alu|output[28]~53_combout\ & ( (!sinstruction_IDEX(7) & (\sinstruction_IDEX[6]~DUPLICATE_q\ & ((\mux_alu|output[29]~54_combout\)))) # (sinstruction_IDEX(7) & (!\sinstruction_IDEX[6]~DUPLICATE_q\ & (\mux_alu|output[30]~55_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000101010011011110001100101011101001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IDEX(7),
	datab => \ALT_INV_sinstruction_IDEX[6]~DUPLICATE_q\,
	datac => \mux_alu|ALT_INV_output[30]~55_combout\,
	datad => \mux_alu|ALT_INV_output[29]~54_combout\,
	datae => \mux_alu|ALT_INV_output[31]~56_combout\,
	dataf => \mux_alu|ALT_INV_output[28]~53_combout\,
	combout => \alu_main|ShiftRight0~3_combout\);

-- Location: LABCELL_X79_Y10_N0
\alu_main|ShiftRight0~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight0~38_combout\ = ( \alu_main|ShiftRight0~2_combout\ & ( \alu_main|ShiftRight0~3_combout\ & ( !\sinstruction_IDEX[9]~DUPLICATE_q\ ) ) ) # ( !\alu_main|ShiftRight0~2_combout\ & ( \alu_main|ShiftRight0~3_combout\ & ( 
-- (!\sinstruction_IDEX[9]~DUPLICATE_q\ & \sinstruction_IDEX[8]~DUPLICATE_q\) ) ) ) # ( \alu_main|ShiftRight0~2_combout\ & ( !\alu_main|ShiftRight0~3_combout\ & ( (!\sinstruction_IDEX[9]~DUPLICATE_q\ & !\sinstruction_IDEX[8]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100010001000100000100010001000101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IDEX[9]~DUPLICATE_q\,
	datab => \ALT_INV_sinstruction_IDEX[8]~DUPLICATE_q\,
	datae => \alu_main|ALT_INV_ShiftRight0~2_combout\,
	dataf => \alu_main|ALT_INV_ShiftRight0~3_combout\,
	combout => \alu_main|ShiftRight0~38_combout\);

-- Location: MLABCELL_X82_Y9_N33
\alu_main|ShiftLeft0~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft0~19_combout\ = ( \sinstruction_IDEX[9]~DUPLICATE_q\ & ( (\alu_main|ShiftLeft0~0_combout\ & !\sinstruction_IDEX[8]~DUPLICATE_q\) ) ) # ( !\sinstruction_IDEX[9]~DUPLICATE_q\ & ( (!\sinstruction_IDEX[8]~DUPLICATE_q\ & 
-- ((\alu_main|ShiftLeft0~18_combout\))) # (\sinstruction_IDEX[8]~DUPLICATE_q\ & (\alu_main|ShiftLeft0~9_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000001011111010100110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_ShiftLeft0~9_combout\,
	datab => \alu_main|ALT_INV_ShiftLeft0~0_combout\,
	datac => \ALT_INV_sinstruction_IDEX[8]~DUPLICATE_q\,
	datad => \alu_main|ALT_INV_ShiftLeft0~18_combout\,
	dataf => \ALT_INV_sinstruction_IDEX[9]~DUPLICATE_q\,
	combout => \alu_main|ShiftLeft0~19_combout\);

-- Location: LABCELL_X81_Y10_N18
\alu_main|Mux24~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux24~0_combout\ = ( \alu_main|ShiftLeft0~38_combout\ & ( \alu_main|ShiftLeft0~34_combout\ & ( (!\sinstruction_IDEX[8]~DUPLICATE_q\ & (((\sinstruction_IDEX[9]~DUPLICATE_q\)) # (\alu_main|ShiftLeft0~42_combout\))) # 
-- (\sinstruction_IDEX[8]~DUPLICATE_q\ & (((!\sinstruction_IDEX[9]~DUPLICATE_q\) # (\alu_main|ShiftLeft0~26_combout\)))) ) ) ) # ( !\alu_main|ShiftLeft0~38_combout\ & ( \alu_main|ShiftLeft0~34_combout\ & ( (!\sinstruction_IDEX[8]~DUPLICATE_q\ & 
-- (((\sinstruction_IDEX[9]~DUPLICATE_q\)) # (\alu_main|ShiftLeft0~42_combout\))) # (\sinstruction_IDEX[8]~DUPLICATE_q\ & (((\alu_main|ShiftLeft0~26_combout\ & \sinstruction_IDEX[9]~DUPLICATE_q\)))) ) ) ) # ( \alu_main|ShiftLeft0~38_combout\ & ( 
-- !\alu_main|ShiftLeft0~34_combout\ & ( (!\sinstruction_IDEX[8]~DUPLICATE_q\ & (\alu_main|ShiftLeft0~42_combout\ & ((!\sinstruction_IDEX[9]~DUPLICATE_q\)))) # (\sinstruction_IDEX[8]~DUPLICATE_q\ & (((!\sinstruction_IDEX[9]~DUPLICATE_q\) # 
-- (\alu_main|ShiftLeft0~26_combout\)))) ) ) ) # ( !\alu_main|ShiftLeft0~38_combout\ & ( !\alu_main|ShiftLeft0~34_combout\ & ( (!\sinstruction_IDEX[8]~DUPLICATE_q\ & (\alu_main|ShiftLeft0~42_combout\ & ((!\sinstruction_IDEX[9]~DUPLICATE_q\)))) # 
-- (\sinstruction_IDEX[8]~DUPLICATE_q\ & (((\alu_main|ShiftLeft0~26_combout\ & \sinstruction_IDEX[9]~DUPLICATE_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000000011011101110000001101000100110011110111011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_ShiftLeft0~42_combout\,
	datab => \ALT_INV_sinstruction_IDEX[8]~DUPLICATE_q\,
	datac => \alu_main|ALT_INV_ShiftLeft0~26_combout\,
	datad => \ALT_INV_sinstruction_IDEX[9]~DUPLICATE_q\,
	datae => \alu_main|ALT_INV_ShiftLeft0~38_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft0~34_combout\,
	combout => \alu_main|Mux24~0_combout\);

-- Location: LABCELL_X80_Y8_N21
\alu_main|ShiftRight1~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight1~38_combout\ = ( \alu_main|ShiftRight1~2_combout\ & ( (!\forward|Mux28~0_combout\ & ((!\forward|Mux29~0_combout\) # (\alu_main|ShiftRight1~3_combout\))) ) ) # ( !\alu_main|ShiftRight1~2_combout\ & ( (!\forward|Mux28~0_combout\ & 
-- (\alu_main|ShiftRight1~3_combout\ & \forward|Mux29~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000000101010101010000010101010101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux28~0_combout\,
	datac => \alu_main|ALT_INV_ShiftRight1~3_combout\,
	datad => \forward|ALT_INV_Mux29~0_combout\,
	dataf => \alu_main|ALT_INV_ShiftRight1~2_combout\,
	combout => \alu_main|ShiftRight1~38_combout\);

-- Location: LABCELL_X80_Y8_N3
\alu_main|ShiftLeft1~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft1~20_combout\ = ( \alu_main|ShiftLeft1~19_combout\ & ( (!\forward|Mux28~0_combout\ & (((!\forward|Mux29~0_combout\) # (\alu_main|ShiftLeft1~11_combout\)))) # (\forward|Mux28~0_combout\ & (\alu_main|ShiftLeft1~0_combout\ & 
-- ((!\forward|Mux29~0_combout\)))) ) ) # ( !\alu_main|ShiftLeft1~19_combout\ & ( (!\forward|Mux28~0_combout\ & (((\alu_main|ShiftLeft1~11_combout\ & \forward|Mux29~0_combout\)))) # (\forward|Mux28~0_combout\ & (\alu_main|ShiftLeft1~0_combout\ & 
-- ((!\forward|Mux29~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001010000100010000101010111011000010101011101100001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux28~0_combout\,
	datab => \alu_main|ALT_INV_ShiftLeft1~0_combout\,
	datac => \alu_main|ALT_INV_ShiftLeft1~11_combout\,
	datad => \forward|ALT_INV_Mux29~0_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft1~19_combout\,
	combout => \alu_main|ShiftLeft1~20_combout\);

-- Location: LABCELL_X80_Y8_N30
\alu_main|Mux24~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux24~1_combout\ = ( \alu_main|ShiftLeft1~39_combout\ & ( \alu_main|ShiftLeft1~35_combout\ & ( (!\forward|Mux29~0_combout\ & (((\forward|Mux28~0_combout\)) # (\alu_main|ShiftLeft1~43_combout\))) # (\forward|Mux29~0_combout\ & 
-- (((!\forward|Mux28~0_combout\) # (\alu_main|ShiftLeft1~27_combout\)))) ) ) ) # ( !\alu_main|ShiftLeft1~39_combout\ & ( \alu_main|ShiftLeft1~35_combout\ & ( (!\forward|Mux29~0_combout\ & (((\forward|Mux28~0_combout\)) # (\alu_main|ShiftLeft1~43_combout\))) 
-- # (\forward|Mux29~0_combout\ & (((\forward|Mux28~0_combout\ & \alu_main|ShiftLeft1~27_combout\)))) ) ) ) # ( \alu_main|ShiftLeft1~39_combout\ & ( !\alu_main|ShiftLeft1~35_combout\ & ( (!\forward|Mux29~0_combout\ & (\alu_main|ShiftLeft1~43_combout\ & 
-- (!\forward|Mux28~0_combout\))) # (\forward|Mux29~0_combout\ & (((!\forward|Mux28~0_combout\) # (\alu_main|ShiftLeft1~27_combout\)))) ) ) ) # ( !\alu_main|ShiftLeft1~39_combout\ & ( !\alu_main|ShiftLeft1~35_combout\ & ( (!\forward|Mux29~0_combout\ & 
-- (\alu_main|ShiftLeft1~43_combout\ & (!\forward|Mux28~0_combout\))) # (\forward|Mux29~0_combout\ & (((\forward|Mux28~0_combout\ & \alu_main|ShiftLeft1~27_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000011011100000111001101001100010011110111110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_ShiftLeft1~43_combout\,
	datab => \forward|ALT_INV_Mux29~0_combout\,
	datac => \forward|ALT_INV_Mux28~0_combout\,
	datad => \alu_main|ALT_INV_ShiftLeft1~27_combout\,
	datae => \alu_main|ALT_INV_ShiftLeft1~39_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft1~35_combout\,
	combout => \alu_main|Mux24~1_combout\);

-- Location: LABCELL_X80_Y8_N54
\alu_main|Mux24~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux24~2_combout\ = ( \alu_main|ShiftLeft1~20_combout\ & ( \alu_main|Mux24~1_combout\ & ( (!\alu_main|Mux26~3_combout\ & ((\alu_main|Mux26~2_combout\))) # (\alu_main|Mux26~3_combout\ & ((!\alu_main|Mux26~2_combout\) # 
-- (\alu_main|ShiftRight1~38_combout\))) ) ) ) # ( !\alu_main|ShiftLeft1~20_combout\ & ( \alu_main|Mux24~1_combout\ & ( (\alu_main|Mux26~3_combout\ & ((!\alu_main|Mux26~2_combout\) # (\alu_main|ShiftRight1~38_combout\))) ) ) ) # ( 
-- \alu_main|ShiftLeft1~20_combout\ & ( !\alu_main|Mux24~1_combout\ & ( (\alu_main|Mux26~2_combout\ & ((!\alu_main|Mux26~3_combout\) # (\alu_main|ShiftRight1~38_combout\))) ) ) ) # ( !\alu_main|ShiftLeft1~20_combout\ & ( !\alu_main|Mux24~1_combout\ & ( 
-- (\alu_main|ShiftRight1~38_combout\ & (\alu_main|Mux26~3_combout\ & \alu_main|Mux26~2_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000011010000110100110001001100010011110100111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_ShiftRight1~38_combout\,
	datab => \alu_main|ALT_INV_Mux26~3_combout\,
	datac => \alu_main|ALT_INV_Mux26~2_combout\,
	datae => \alu_main|ALT_INV_ShiftLeft1~20_combout\,
	dataf => \alu_main|ALT_INV_Mux24~1_combout\,
	combout => \alu_main|Mux24~2_combout\);

-- Location: LABCELL_X80_Y8_N45
\alu_main|Mux24~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux24~3_combout\ = ( \alu_main|Mux24~0_combout\ & ( \alu_main|Mux24~2_combout\ & ( (!\alu_main|Mux26~4_combout\) # ((!\alu_main|Mux26~5_combout\ & (\alu_main|ShiftRight0~38_combout\)) # (\alu_main|Mux26~5_combout\ & 
-- ((\alu_main|ShiftLeft0~19_combout\)))) ) ) ) # ( !\alu_main|Mux24~0_combout\ & ( \alu_main|Mux24~2_combout\ & ( (!\alu_main|Mux26~4_combout\ & (!\alu_main|Mux26~5_combout\)) # (\alu_main|Mux26~4_combout\ & ((!\alu_main|Mux26~5_combout\ & 
-- (\alu_main|ShiftRight0~38_combout\)) # (\alu_main|Mux26~5_combout\ & ((\alu_main|ShiftLeft0~19_combout\))))) ) ) ) # ( \alu_main|Mux24~0_combout\ & ( !\alu_main|Mux24~2_combout\ & ( (!\alu_main|Mux26~4_combout\ & (\alu_main|Mux26~5_combout\)) # 
-- (\alu_main|Mux26~4_combout\ & ((!\alu_main|Mux26~5_combout\ & (\alu_main|ShiftRight0~38_combout\)) # (\alu_main|Mux26~5_combout\ & ((\alu_main|ShiftLeft0~19_combout\))))) ) ) ) # ( !\alu_main|Mux24~0_combout\ & ( !\alu_main|Mux24~2_combout\ & ( 
-- (\alu_main|Mux26~4_combout\ & ((!\alu_main|Mux26~5_combout\ & (\alu_main|ShiftRight0~38_combout\)) # (\alu_main|Mux26~5_combout\ & ((\alu_main|ShiftLeft0~19_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101001001100011011110001100100111011010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux26~4_combout\,
	datab => \alu_main|ALT_INV_Mux26~5_combout\,
	datac => \alu_main|ALT_INV_ShiftRight0~38_combout\,
	datad => \alu_main|ALT_INV_ShiftLeft0~19_combout\,
	datae => \alu_main|ALT_INV_Mux24~0_combout\,
	dataf => \alu_main|ALT_INV_Mux24~2_combout\,
	combout => \alu_main|Mux24~3_combout\);

-- Location: LABCELL_X74_Y7_N51
\forward|Mux7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux7~0_combout\ = ( \forward|Mux3~0_combout\ & ( sreaddata1_IDEX(24) ) ) # ( !\forward|Mux3~0_combout\ & ( (!\forward|rd1_out[0]~2_combout\ & (salumainresult_EXMEM(24))) # (\forward|rd1_out[0]~2_combout\ & ((\mux_jal|output[24]~24_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001110111001000100111011100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_rd1_out[0]~2_combout\,
	datab => ALT_INV_salumainresult_EXMEM(24),
	datac => ALT_INV_sreaddata1_IDEX(24),
	datad => \mux_jal|ALT_INV_output[24]~24_combout\,
	dataf => \forward|ALT_INV_Mux3~0_combout\,
	combout => \forward|Mux7~0_combout\);

-- Location: LABCELL_X74_Y7_N45
\forward|Mux7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux7~1_combout\ = ( \forward|rd1_out[0]~2_combout\ & ( \mux_jal|output[24]~24_combout\ ) ) # ( !\forward|rd1_out[0]~2_combout\ & ( salumainresult_EXMEM(24) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_salumainresult_EXMEM(24),
	datad => \mux_jal|ALT_INV_output[24]~24_combout\,
	dataf => \forward|ALT_INV_rd1_out[0]~2_combout\,
	combout => \forward|Mux7~1_combout\);

-- Location: LABCELL_X77_Y7_N15
\alu_main|Add0~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Add0~97_sumout\ = SUM(( !salucontrol_IDEX(2) $ (!\mux_alu|output[24]~61_combout\) ) + ( (!\forward|Mux3~0_combout\ & ((\forward|Mux7~1_combout\))) # (\forward|Mux3~0_combout\ & (sreaddata1_IDEX(24))) ) + ( \alu_main|Add0~94\ ))
-- \alu_main|Add0~98\ = CARRY(( !salucontrol_IDEX(2) $ (!\mux_alu|output[24]~61_combout\) ) + ( (!\forward|Mux3~0_combout\ & ((\forward|Mux7~1_combout\))) # (\forward|Mux3~0_combout\ & (sreaddata1_IDEX(24))) ) + ( \alu_main|Add0~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux3~0_combout\,
	datab => ALT_INV_salucontrol_IDEX(2),
	datac => ALT_INV_sreaddata1_IDEX(24),
	datad => \mux_alu|ALT_INV_output[24]~61_combout\,
	dataf => \forward|ALT_INV_Mux7~1_combout\,
	cin => \alu_main|Add0~94\,
	sumout => \alu_main|Add0~97_sumout\,
	cout => \alu_main|Add0~98\);

-- Location: MLABCELL_X78_Y10_N54
\alu_main|Mux24~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux24~4_combout\ = ( \mux_alu|output[24]~61_combout\ & ( \alu_main|Add0~97_sumout\ & ( (!salucontrol_IDEX(0) & ((salucontrol_IDEX(1)) # (\forward|Mux7~0_combout\))) # (salucontrol_IDEX(0) & ((!salucontrol_IDEX(1)))) ) ) ) # ( 
-- !\mux_alu|output[24]~61_combout\ & ( \alu_main|Add0~97_sumout\ & ( (!salucontrol_IDEX(0) & ((salucontrol_IDEX(1)))) # (salucontrol_IDEX(0) & (\forward|Mux7~0_combout\ & !salucontrol_IDEX(1))) ) ) ) # ( \mux_alu|output[24]~61_combout\ & ( 
-- !\alu_main|Add0~97_sumout\ & ( (!salucontrol_IDEX(1) & ((salucontrol_IDEX(0)) # (\forward|Mux7~0_combout\))) ) ) ) # ( !\mux_alu|output[24]~61_combout\ & ( !\alu_main|Add0~97_sumout\ & ( (\forward|Mux7~0_combout\ & (salucontrol_IDEX(0) & 
-- !salucontrol_IDEX(1))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000011100000111000000011100000111000111110001111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux7~0_combout\,
	datab => ALT_INV_salucontrol_IDEX(0),
	datac => ALT_INV_salucontrol_IDEX(1),
	datae => \mux_alu|ALT_INV_output[24]~61_combout\,
	dataf => \alu_main|ALT_INV_Add0~97_sumout\,
	combout => \alu_main|Mux24~4_combout\);

-- Location: LABCELL_X79_Y8_N18
\alu_main|Mux24~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux24~5_combout\ = ( \mux_alu|output[24]~61_combout\ & ( \alu_main|Mux24~4_combout\ & ( (!\alu_main|Mux26~1_combout\ & ((!\alu_main|Mux26~0_combout\))) # (\alu_main|Mux26~1_combout\ & ((\alu_main|Mux26~0_combout\) # 
-- (\alu_main|Mux24~3_combout\))) ) ) ) # ( !\mux_alu|output[24]~61_combout\ & ( \alu_main|Mux24~4_combout\ & ( (!\alu_main|Mux26~1_combout\ & (((!\alu_main|Mux26~0_combout\) # (!\forward|Mux7~0_combout\)))) # (\alu_main|Mux26~1_combout\ & 
-- (\alu_main|Mux24~3_combout\ & (!\alu_main|Mux26~0_combout\))) ) ) ) # ( \mux_alu|output[24]~61_combout\ & ( !\alu_main|Mux24~4_combout\ & ( (\alu_main|Mux26~1_combout\ & ((\alu_main|Mux26~0_combout\) # (\alu_main|Mux24~3_combout\))) ) ) ) # ( 
-- !\mux_alu|output[24]~61_combout\ & ( !\alu_main|Mux24~4_combout\ & ( (!\alu_main|Mux26~1_combout\ & (((\alu_main|Mux26~0_combout\ & !\forward|Mux7~0_combout\)))) # (\alu_main|Mux26~1_combout\ & (\alu_main|Mux24~3_combout\ & (!\alu_main|Mux26~0_combout\))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110000010000000100110001001111011100110100001101001111010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux24~3_combout\,
	datab => \alu_main|ALT_INV_Mux26~1_combout\,
	datac => \alu_main|ALT_INV_Mux26~0_combout\,
	datad => \forward|ALT_INV_Mux7~0_combout\,
	datae => \mux_alu|ALT_INV_output[24]~61_combout\,
	dataf => \alu_main|ALT_INV_Mux24~4_combout\,
	combout => \alu_main|Mux24~5_combout\);

-- Location: LABCELL_X79_Y8_N48
\alu_main|Result[24]\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Result\(24) = ( \alu_main|Mux24~5_combout\ & ( (!\alu_main|Mux32~0_combout\) # (\alu_main|Result\(24)) ) ) # ( !\alu_main|Mux24~5_combout\ & ( (\alu_main|Result\(24) & \alu_main|Mux32~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \alu_main|ALT_INV_Result\(24),
	datad => \alu_main|ALT_INV_Mux32~0_combout\,
	dataf => \alu_main|ALT_INV_Mux24~5_combout\,
	combout => \alu_main|Result\(24));

-- Location: FF_X79_Y8_N23
\salumainresult_EXMEM[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \alu_main|Result\(24),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => salumainresult_EXMEM(24));

-- Location: LABCELL_X74_Y6_N42
\mux_alu|output[24]~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_alu|output[24]~61_combout\ = ( !\mux_alu|output[17]~1_combout\ & ( (!\salusrc_IDEX~DUPLICATE_q\ & (((!\forward|rd2_out[0]~2_combout\ & ((salumainresult_EXMEM(24)))) # (\forward|rd2_out[0]~2_combout\ & (\mux_jal|output[24]~24_combout\))))) # 
-- (\salusrc_IDEX~DUPLICATE_q\ & ((((\sinstruction_IDEX[15]~DUPLICATE_q\))))) ) ) # ( \mux_alu|output[17]~1_combout\ & ( (!\salusrc_IDEX~DUPLICATE_q\ & (((!\forward|rd2_out[0]~2_combout\ & ((sreaddata2_IDEX(24)))) # (\forward|rd2_out[0]~2_combout\ & 
-- (\mux_jal|output[24]~24_combout\))))) # (\salusrc_IDEX~DUPLICATE_q\ & ((((\sinstruction_IDEX[15]~DUPLICATE_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110000111111000011000011111101000100011101110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_jal|ALT_INV_output[24]~24_combout\,
	datab => \ALT_INV_salusrc_IDEX~DUPLICATE_q\,
	datac => ALT_INV_sreaddata2_IDEX(24),
	datad => \ALT_INV_sinstruction_IDEX[15]~DUPLICATE_q\,
	datae => \mux_alu|ALT_INV_output[17]~1_combout\,
	dataf => \forward|ALT_INV_rd2_out[0]~2_combout\,
	datag => ALT_INV_salumainresult_EXMEM(24),
	combout => \mux_alu|output[24]~61_combout\);

-- Location: LABCELL_X77_Y7_N18
\alu_main|Add0~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Add0~101_sumout\ = SUM(( !salucontrol_IDEX(2) $ (!\mux_alu|output[25]~48_combout\) ) + ( (!\forward|Mux3~0_combout\ & ((\forward|Mux6~1_combout\))) # (\forward|Mux3~0_combout\ & (sreaddata1_IDEX(25))) ) + ( \alu_main|Add0~98\ ))
-- \alu_main|Add0~102\ = CARRY(( !salucontrol_IDEX(2) $ (!\mux_alu|output[25]~48_combout\) ) + ( (!\forward|Mux3~0_combout\ & ((\forward|Mux6~1_combout\))) # (\forward|Mux3~0_combout\ & (sreaddata1_IDEX(25))) ) + ( \alu_main|Add0~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux3~0_combout\,
	datab => ALT_INV_salucontrol_IDEX(2),
	datac => ALT_INV_sreaddata1_IDEX(25),
	datad => \mux_alu|ALT_INV_output[25]~48_combout\,
	dataf => \forward|ALT_INV_Mux6~1_combout\,
	cin => \alu_main|Add0~98\,
	sumout => \alu_main|Add0~101_sumout\,
	cout => \alu_main|Add0~102\);

-- Location: LABCELL_X77_Y7_N21
\alu_main|Add0~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Add0~105_sumout\ = SUM(( (!\forward|Mux3~0_combout\ & ((\forward|Mux5~1_combout\))) # (\forward|Mux3~0_combout\ & (sreaddata1_IDEX(26))) ) + ( !salucontrol_IDEX(2) $ (!\mux_alu|output[26]~49_combout\) ) + ( \alu_main|Add0~102\ ))
-- \alu_main|Add0~106\ = CARRY(( (!\forward|Mux3~0_combout\ & ((\forward|Mux5~1_combout\))) # (\forward|Mux3~0_combout\ & (sreaddata1_IDEX(26))) ) + ( !salucontrol_IDEX(2) $ (!\mux_alu|output[26]~49_combout\) ) + ( \alu_main|Add0~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011000011001100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux3~0_combout\,
	datab => ALT_INV_salucontrol_IDEX(2),
	datac => ALT_INV_sreaddata1_IDEX(26),
	datad => \forward|ALT_INV_Mux5~1_combout\,
	dataf => \mux_alu|ALT_INV_output[26]~49_combout\,
	cin => \alu_main|Add0~102\,
	sumout => \alu_main|Add0~105_sumout\,
	cout => \alu_main|Add0~106\);

-- Location: MLABCELL_X78_Y6_N24
\alu_main|Mux26~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux26~10_combout\ = ( \forward|Mux5~0_combout\ & ( \alu_main|Add0~105_sumout\ & ( (!salucontrol_IDEX(0) & ((salucontrol_IDEX(1)) # (\mux_alu|output[26]~49_combout\))) # (salucontrol_IDEX(0) & ((!salucontrol_IDEX(1)))) ) ) ) # ( 
-- !\forward|Mux5~0_combout\ & ( \alu_main|Add0~105_sumout\ & ( (!salucontrol_IDEX(0) & ((salucontrol_IDEX(1)))) # (salucontrol_IDEX(0) & (\mux_alu|output[26]~49_combout\ & !salucontrol_IDEX(1))) ) ) ) # ( \forward|Mux5~0_combout\ & ( 
-- !\alu_main|Add0~105_sumout\ & ( (!salucontrol_IDEX(1) & ((salucontrol_IDEX(0)) # (\mux_alu|output[26]~49_combout\))) ) ) ) # ( !\forward|Mux5~0_combout\ & ( !\alu_main|Add0~105_sumout\ & ( (\mux_alu|output[26]~49_combout\ & (salucontrol_IDEX(0) & 
-- !salucontrol_IDEX(1))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000011100000111000000011100000111000111110001111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_alu|ALT_INV_output[26]~49_combout\,
	datab => ALT_INV_salucontrol_IDEX(0),
	datac => ALT_INV_salucontrol_IDEX(1),
	datae => \forward|ALT_INV_Mux5~0_combout\,
	dataf => \alu_main|ALT_INV_Add0~105_sumout\,
	combout => \alu_main|Mux26~10_combout\);

-- Location: LABCELL_X79_Y8_N36
\alu_main|Mux26~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux26~6_combout\ = ( sinstruction_IDEX(9) & ( \alu_main|ShiftLeft0~40_combout\ & ( (!\sinstruction_IDEX[8]~DUPLICATE_q\ & ((\alu_main|ShiftLeft0~36_combout\))) # (\sinstruction_IDEX[8]~DUPLICATE_q\ & (\alu_main|ShiftLeft0~30_combout\)) ) ) ) # ( 
-- !sinstruction_IDEX(9) & ( \alu_main|ShiftLeft0~40_combout\ & ( (\alu_main|ShiftLeft0~44_combout\) # (\sinstruction_IDEX[8]~DUPLICATE_q\) ) ) ) # ( sinstruction_IDEX(9) & ( !\alu_main|ShiftLeft0~40_combout\ & ( (!\sinstruction_IDEX[8]~DUPLICATE_q\ & 
-- ((\alu_main|ShiftLeft0~36_combout\))) # (\sinstruction_IDEX[8]~DUPLICATE_q\ & (\alu_main|ShiftLeft0~30_combout\)) ) ) ) # ( !sinstruction_IDEX(9) & ( !\alu_main|ShiftLeft0~40_combout\ & ( (!\sinstruction_IDEX[8]~DUPLICATE_q\ & 
-- \alu_main|ShiftLeft0~44_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000001101010011010100001111111111110011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_ShiftLeft0~30_combout\,
	datab => \alu_main|ALT_INV_ShiftLeft0~36_combout\,
	datac => \ALT_INV_sinstruction_IDEX[8]~DUPLICATE_q\,
	datad => \alu_main|ALT_INV_ShiftLeft0~44_combout\,
	datae => ALT_INV_sinstruction_IDEX(9),
	dataf => \alu_main|ALT_INV_ShiftLeft0~40_combout\,
	combout => \alu_main|Mux26~6_combout\);

-- Location: MLABCELL_X82_Y6_N24
\alu_main|ShiftRight0~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight0~40_combout\ = ( \alu_main|ShiftRight0~20_combout\ & ( (!\sinstruction_IDEX[9]~DUPLICATE_q\ & ((!\sinstruction_IDEX[8]~DUPLICATE_q\) # (\alu_main|ShiftRight0~21_combout\))) ) ) # ( !\alu_main|ShiftRight0~20_combout\ & ( 
-- (\sinstruction_IDEX[8]~DUPLICATE_q\ & (\alu_main|ShiftRight0~21_combout\ & !\sinstruction_IDEX[9]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000000000000110000000011001111000000001100111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_sinstruction_IDEX[8]~DUPLICATE_q\,
	datac => \alu_main|ALT_INV_ShiftRight0~21_combout\,
	datad => \ALT_INV_sinstruction_IDEX[9]~DUPLICATE_q\,
	dataf => \alu_main|ALT_INV_ShiftRight0~20_combout\,
	combout => \alu_main|ShiftRight0~40_combout\);

-- Location: LABCELL_X79_Y8_N57
\alu_main|ShiftLeft0~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft0~23_combout\ = ( \alu_main|ShiftLeft0~13_combout\ & ( (!\sinstruction_IDEX[8]~DUPLICATE_q\ & (((\alu_main|ShiftLeft0~22_combout\)) # (sinstruction_IDEX(9)))) # (\sinstruction_IDEX[8]~DUPLICATE_q\ & (!sinstruction_IDEX(9) & 
-- (\alu_main|ShiftLeft0~14_combout\))) ) ) # ( !\alu_main|ShiftLeft0~13_combout\ & ( (!sinstruction_IDEX(9) & ((!\sinstruction_IDEX[8]~DUPLICATE_q\ & ((\alu_main|ShiftLeft0~22_combout\))) # (\sinstruction_IDEX[8]~DUPLICATE_q\ & 
-- (\alu_main|ShiftLeft0~14_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000001001000110000100110101011100010011010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IDEX[8]~DUPLICATE_q\,
	datab => ALT_INV_sinstruction_IDEX(9),
	datac => \alu_main|ALT_INV_ShiftLeft0~14_combout\,
	datad => \alu_main|ALT_INV_ShiftLeft0~22_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft0~13_combout\,
	combout => \alu_main|ShiftLeft0~23_combout\);

-- Location: MLABCELL_X78_Y6_N39
\alu_main|ShiftRight1~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight1~40_combout\ = ( \forward|Mux29~0_combout\ & ( \alu_main|ShiftRight1~21_combout\ & ( !\forward|Mux28~0_combout\ ) ) ) # ( !\forward|Mux29~0_combout\ & ( \alu_main|ShiftRight1~21_combout\ & ( (\alu_main|ShiftRight1~20_combout\ & 
-- !\forward|Mux28~0_combout\) ) ) ) # ( !\forward|Mux29~0_combout\ & ( !\alu_main|ShiftRight1~21_combout\ & ( (\alu_main|ShiftRight1~20_combout\ & !\forward|Mux28~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000000000000000000001010000010100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_ShiftRight1~20_combout\,
	datac => \forward|ALT_INV_Mux28~0_combout\,
	datae => \forward|ALT_INV_Mux29~0_combout\,
	dataf => \alu_main|ALT_INV_ShiftRight1~21_combout\,
	combout => \alu_main|ShiftRight1~40_combout\);

-- Location: LABCELL_X79_Y9_N30
\alu_main|Mux26~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux26~7_combout\ = ( \alu_main|ShiftLeft1~45_combout\ & ( \alu_main|ShiftLeft1~31_combout\ & ( (!\forward|Mux28~0_combout\ & (((!\forward|Mux29~0_combout\) # (\alu_main|ShiftLeft1~41_combout\)))) # (\forward|Mux28~0_combout\ & 
-- (((\forward|Mux29~0_combout\)) # (\alu_main|ShiftLeft1~37_combout\))) ) ) ) # ( !\alu_main|ShiftLeft1~45_combout\ & ( \alu_main|ShiftLeft1~31_combout\ & ( (!\forward|Mux28~0_combout\ & (((\alu_main|ShiftLeft1~41_combout\ & \forward|Mux29~0_combout\)))) # 
-- (\forward|Mux28~0_combout\ & (((\forward|Mux29~0_combout\)) # (\alu_main|ShiftLeft1~37_combout\))) ) ) ) # ( \alu_main|ShiftLeft1~45_combout\ & ( !\alu_main|ShiftLeft1~31_combout\ & ( (!\forward|Mux28~0_combout\ & (((!\forward|Mux29~0_combout\) # 
-- (\alu_main|ShiftLeft1~41_combout\)))) # (\forward|Mux28~0_combout\ & (\alu_main|ShiftLeft1~37_combout\ & ((!\forward|Mux29~0_combout\)))) ) ) ) # ( !\alu_main|ShiftLeft1~45_combout\ & ( !\alu_main|ShiftLeft1~31_combout\ & ( (!\forward|Mux28~0_combout\ & 
-- (((\alu_main|ShiftLeft1~41_combout\ & \forward|Mux29~0_combout\)))) # (\forward|Mux28~0_combout\ & (\alu_main|ShiftLeft1~37_combout\ & ((!\forward|Mux29~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001010101110110000101000010001010111111011101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux28~0_combout\,
	datab => \alu_main|ALT_INV_ShiftLeft1~37_combout\,
	datac => \alu_main|ALT_INV_ShiftLeft1~41_combout\,
	datad => \forward|ALT_INV_Mux29~0_combout\,
	datae => \alu_main|ALT_INV_ShiftLeft1~45_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft1~31_combout\,
	combout => \alu_main|Mux26~7_combout\);

-- Location: LABCELL_X79_Y9_N42
\alu_main|Mux26~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux26~8_combout\ = ( \alu_main|Mux26~7_combout\ & ( (!\alu_main|Mux26~3_combout\ & (\alu_main|Mux26~2_combout\ & (\alu_main|ShiftLeft1~24_combout\))) # (\alu_main|Mux26~3_combout\ & ((!\alu_main|Mux26~2_combout\) # 
-- ((\alu_main|ShiftRight1~40_combout\)))) ) ) # ( !\alu_main|Mux26~7_combout\ & ( (\alu_main|Mux26~2_combout\ & ((!\alu_main|Mux26~3_combout\ & (\alu_main|ShiftLeft1~24_combout\)) # (\alu_main|Mux26~3_combout\ & ((\alu_main|ShiftRight1~40_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011000000100001001101000110010101110100011001010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux26~3_combout\,
	datab => \alu_main|ALT_INV_Mux26~2_combout\,
	datac => \alu_main|ALT_INV_ShiftLeft1~24_combout\,
	datad => \alu_main|ALT_INV_ShiftRight1~40_combout\,
	dataf => \alu_main|ALT_INV_Mux26~7_combout\,
	combout => \alu_main|Mux26~8_combout\);

-- Location: LABCELL_X79_Y8_N24
\alu_main|Mux26~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux26~9_combout\ = ( \alu_main|ShiftLeft0~23_combout\ & ( \alu_main|Mux26~8_combout\ & ( (!\alu_main|Mux26~5_combout\ & ((!\alu_main|Mux26~4_combout\) # ((\alu_main|ShiftRight0~40_combout\)))) # (\alu_main|Mux26~5_combout\ & 
-- (((\alu_main|Mux26~6_combout\)) # (\alu_main|Mux26~4_combout\))) ) ) ) # ( !\alu_main|ShiftLeft0~23_combout\ & ( \alu_main|Mux26~8_combout\ & ( (!\alu_main|Mux26~5_combout\ & ((!\alu_main|Mux26~4_combout\) # ((\alu_main|ShiftRight0~40_combout\)))) # 
-- (\alu_main|Mux26~5_combout\ & (!\alu_main|Mux26~4_combout\ & (\alu_main|Mux26~6_combout\))) ) ) ) # ( \alu_main|ShiftLeft0~23_combout\ & ( !\alu_main|Mux26~8_combout\ & ( (!\alu_main|Mux26~5_combout\ & (\alu_main|Mux26~4_combout\ & 
-- ((\alu_main|ShiftRight0~40_combout\)))) # (\alu_main|Mux26~5_combout\ & (((\alu_main|Mux26~6_combout\)) # (\alu_main|Mux26~4_combout\))) ) ) ) # ( !\alu_main|ShiftLeft0~23_combout\ & ( !\alu_main|Mux26~8_combout\ & ( (!\alu_main|Mux26~5_combout\ & 
-- (\alu_main|Mux26~4_combout\ & ((\alu_main|ShiftRight0~40_combout\)))) # (\alu_main|Mux26~5_combout\ & (!\alu_main|Mux26~4_combout\ & (\alu_main|Mux26~6_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000101010011011110001100101011101001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux26~5_combout\,
	datab => \alu_main|ALT_INV_Mux26~4_combout\,
	datac => \alu_main|ALT_INV_Mux26~6_combout\,
	datad => \alu_main|ALT_INV_ShiftRight0~40_combout\,
	datae => \alu_main|ALT_INV_ShiftLeft0~23_combout\,
	dataf => \alu_main|ALT_INV_Mux26~8_combout\,
	combout => \alu_main|Mux26~9_combout\);

-- Location: LABCELL_X79_Y8_N12
\alu_main|Mux26~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux26~11_combout\ = ( \forward|Mux5~0_combout\ & ( \alu_main|Mux26~9_combout\ & ( (!\alu_main|Mux26~0_combout\ & (((\alu_main|Mux26~1_combout\) # (\alu_main|Mux26~10_combout\)))) # (\alu_main|Mux26~0_combout\ & (\mux_alu|output[26]~49_combout\ & 
-- ((\alu_main|Mux26~1_combout\)))) ) ) ) # ( !\forward|Mux5~0_combout\ & ( \alu_main|Mux26~9_combout\ & ( (!\alu_main|Mux26~0_combout\ & (((\alu_main|Mux26~1_combout\) # (\alu_main|Mux26~10_combout\)))) # (\alu_main|Mux26~0_combout\ & 
-- (!\mux_alu|output[26]~49_combout\ $ (((\alu_main|Mux26~1_combout\))))) ) ) ) # ( \forward|Mux5~0_combout\ & ( !\alu_main|Mux26~9_combout\ & ( (!\alu_main|Mux26~0_combout\ & (((\alu_main|Mux26~10_combout\ & !\alu_main|Mux26~1_combout\)))) # 
-- (\alu_main|Mux26~0_combout\ & (\mux_alu|output[26]~49_combout\ & ((\alu_main|Mux26~1_combout\)))) ) ) ) # ( !\forward|Mux5~0_combout\ & ( !\alu_main|Mux26~9_combout\ & ( (!\alu_main|Mux26~0_combout\ & (((\alu_main|Mux26~10_combout\ & 
-- !\alu_main|Mux26~1_combout\)))) # (\alu_main|Mux26~0_combout\ & (!\mux_alu|output[26]~49_combout\ $ (((\alu_main|Mux26~1_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011101000000101001100000000010100111010111101010011000011110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_alu|ALT_INV_output[26]~49_combout\,
	datab => \alu_main|ALT_INV_Mux26~10_combout\,
	datac => \alu_main|ALT_INV_Mux26~0_combout\,
	datad => \alu_main|ALT_INV_Mux26~1_combout\,
	datae => \forward|ALT_INV_Mux5~0_combout\,
	dataf => \alu_main|ALT_INV_Mux26~9_combout\,
	combout => \alu_main|Mux26~11_combout\);

-- Location: LABCELL_X79_Y8_N54
\alu_main|Result[26]\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Result\(26) = ( \alu_main|Mux26~11_combout\ & ( (!\alu_main|Mux32~0_combout\) # (\alu_main|Result\(26)) ) ) # ( !\alu_main|Mux26~11_combout\ & ( (\alu_main|Mux32~0_combout\ & \alu_main|Result\(26)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \alu_main|ALT_INV_Mux32~0_combout\,
	datad => \alu_main|ALT_INV_Result\(26),
	dataf => \alu_main|ALT_INV_Mux26~11_combout\,
	combout => \alu_main|Result\(26));

-- Location: FF_X74_Y6_N11
\salumainresult_EXMEM[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \alu_main|Result\(26),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => salumainresult_EXMEM(26));

-- Location: LABCELL_X74_Y6_N15
\mux_alu|output[26]~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_alu|output[26]~49_combout\ = ( \mux_jal|output[26]~26_combout\ & ( \forward|rd2_out[0]~2_combout\ & ( (!\mux_alu|output[17]~1_combout\ & !\salusrc_IDEX~DUPLICATE_q\) ) ) ) # ( \mux_jal|output[26]~26_combout\ & ( !\forward|rd2_out[0]~2_combout\ & ( 
-- (!\salusrc_IDEX~DUPLICATE_q\ & ((!\mux_alu|output[17]~1_combout\ & ((salumainresult_EXMEM(26)))) # (\mux_alu|output[17]~1_combout\ & (\sreaddata2_IDEX[26]~DUPLICATE_q\)))) ) ) ) # ( !\mux_jal|output[26]~26_combout\ & ( !\forward|rd2_out[0]~2_combout\ & ( 
-- (!\salusrc_IDEX~DUPLICATE_q\ & ((!\mux_alu|output[17]~1_combout\ & ((salumainresult_EXMEM(26)))) # (\mux_alu|output[17]~1_combout\ & (\sreaddata2_IDEX[26]~DUPLICATE_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100000000001101010000000000000000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sreaddata2_IDEX[26]~DUPLICATE_q\,
	datab => ALT_INV_salumainresult_EXMEM(26),
	datac => \mux_alu|ALT_INV_output[17]~1_combout\,
	datad => \ALT_INV_salusrc_IDEX~DUPLICATE_q\,
	datae => \mux_jal|ALT_INV_output[26]~26_combout\,
	dataf => \forward|ALT_INV_rd2_out[0]~2_combout\,
	combout => \mux_alu|output[26]~49_combout\);

-- Location: LABCELL_X79_Y10_N42
\alu_main|ShiftRight1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight1~2_combout\ = ( \forward|Mux31~0_combout\ & ( \forward|Mux30~0_combout\ & ( \mux_alu|output[27]~50_combout\ ) ) ) # ( !\forward|Mux31~0_combout\ & ( \forward|Mux30~0_combout\ & ( \mux_alu|output[26]~49_combout\ ) ) ) # ( 
-- \forward|Mux31~0_combout\ & ( !\forward|Mux30~0_combout\ & ( \mux_alu|output[25]~48_combout\ ) ) ) # ( !\forward|Mux31~0_combout\ & ( !\forward|Mux30~0_combout\ & ( \mux_alu|output[24]~61_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_alu|ALT_INV_output[26]~49_combout\,
	datab => \mux_alu|ALT_INV_output[27]~50_combout\,
	datac => \mux_alu|ALT_INV_output[25]~48_combout\,
	datad => \mux_alu|ALT_INV_output[24]~61_combout\,
	datae => \forward|ALT_INV_Mux31~0_combout\,
	dataf => \forward|ALT_INV_Mux30~0_combout\,
	combout => \alu_main|ShiftRight1~2_combout\);

-- Location: LABCELL_X80_Y10_N42
\alu_main|ShiftRight1~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight1~4_combout\ = ( \alu_main|ShiftRight1~1_combout\ & ( \alu_main|ShiftRight1~0_combout\ & ( (!\forward|Mux28~0_combout\) # ((!\forward|Mux29~0_combout\ & (\alu_main|ShiftRight1~2_combout\)) # (\forward|Mux29~0_combout\ & 
-- ((\alu_main|ShiftRight1~3_combout\)))) ) ) ) # ( !\alu_main|ShiftRight1~1_combout\ & ( \alu_main|ShiftRight1~0_combout\ & ( (!\forward|Mux29~0_combout\ & (((!\forward|Mux28~0_combout\)) # (\alu_main|ShiftRight1~2_combout\))) # (\forward|Mux29~0_combout\ & 
-- (((\forward|Mux28~0_combout\ & \alu_main|ShiftRight1~3_combout\)))) ) ) ) # ( \alu_main|ShiftRight1~1_combout\ & ( !\alu_main|ShiftRight1~0_combout\ & ( (!\forward|Mux29~0_combout\ & (\alu_main|ShiftRight1~2_combout\ & (\forward|Mux28~0_combout\))) # 
-- (\forward|Mux29~0_combout\ & (((!\forward|Mux28~0_combout\) # (\alu_main|ShiftRight1~3_combout\)))) ) ) ) # ( !\alu_main|ShiftRight1~1_combout\ & ( !\alu_main|ShiftRight1~0_combout\ & ( (\forward|Mux28~0_combout\ & ((!\forward|Mux29~0_combout\ & 
-- (\alu_main|ShiftRight1~2_combout\)) # (\forward|Mux29~0_combout\ & ((\alu_main|ShiftRight1~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000111010100100101011110100010101001111111001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux29~0_combout\,
	datab => \alu_main|ALT_INV_ShiftRight1~2_combout\,
	datac => \forward|ALT_INV_Mux28~0_combout\,
	datad => \alu_main|ALT_INV_ShiftRight1~3_combout\,
	datae => \alu_main|ALT_INV_ShiftRight1~1_combout\,
	dataf => \alu_main|ALT_INV_ShiftRight1~0_combout\,
	combout => \alu_main|ShiftRight1~4_combout\);

-- Location: MLABCELL_X78_Y10_N30
\alu_main|ShiftRight0~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight0~7_combout\ = ( \mux_alu|output[9]~22_combout\ & ( \mux_alu|output[11]~26_combout\ & ( ((!\sinstruction_IDEX[7]~DUPLICATE_q\ & ((\mux_alu|output[8]~20_combout\))) # (\sinstruction_IDEX[7]~DUPLICATE_q\ & 
-- (\mux_alu|output[10]~24_combout\))) # (\sinstruction_IDEX[6]~DUPLICATE_q\) ) ) ) # ( !\mux_alu|output[9]~22_combout\ & ( \mux_alu|output[11]~26_combout\ & ( (!\sinstruction_IDEX[6]~DUPLICATE_q\ & ((!\sinstruction_IDEX[7]~DUPLICATE_q\ & 
-- ((\mux_alu|output[8]~20_combout\))) # (\sinstruction_IDEX[7]~DUPLICATE_q\ & (\mux_alu|output[10]~24_combout\)))) # (\sinstruction_IDEX[6]~DUPLICATE_q\ & (\sinstruction_IDEX[7]~DUPLICATE_q\)) ) ) ) # ( \mux_alu|output[9]~22_combout\ & ( 
-- !\mux_alu|output[11]~26_combout\ & ( (!\sinstruction_IDEX[6]~DUPLICATE_q\ & ((!\sinstruction_IDEX[7]~DUPLICATE_q\ & ((\mux_alu|output[8]~20_combout\))) # (\sinstruction_IDEX[7]~DUPLICATE_q\ & (\mux_alu|output[10]~24_combout\)))) # 
-- (\sinstruction_IDEX[6]~DUPLICATE_q\ & (!\sinstruction_IDEX[7]~DUPLICATE_q\)) ) ) ) # ( !\mux_alu|output[9]~22_combout\ & ( !\mux_alu|output[11]~26_combout\ & ( (!\sinstruction_IDEX[6]~DUPLICATE_q\ & ((!\sinstruction_IDEX[7]~DUPLICATE_q\ & 
-- ((\mux_alu|output[8]~20_combout\))) # (\sinstruction_IDEX[7]~DUPLICATE_q\ & (\mux_alu|output[10]~24_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010010001101100111000010011100110110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IDEX[6]~DUPLICATE_q\,
	datab => \ALT_INV_sinstruction_IDEX[7]~DUPLICATE_q\,
	datac => \mux_alu|ALT_INV_output[10]~24_combout\,
	datad => \mux_alu|ALT_INV_output[8]~20_combout\,
	datae => \mux_alu|ALT_INV_output[9]~22_combout\,
	dataf => \mux_alu|ALT_INV_output[11]~26_combout\,
	combout => \alu_main|ShiftRight0~7_combout\);

-- Location: LABCELL_X80_Y10_N0
\alu_main|ShiftRight0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight0~6_combout\ = ( \mux_alu|output[5]~14_combout\ & ( \mux_alu|output[4]~12_combout\ & ( (!sinstruction_IDEX(7)) # ((!\sinstruction_IDEX[6]~DUPLICATE_q\ & ((\mux_alu|output[6]~16_combout\))) # (\sinstruction_IDEX[6]~DUPLICATE_q\ & 
-- (\mux_alu|output[7]~18_combout\))) ) ) ) # ( !\mux_alu|output[5]~14_combout\ & ( \mux_alu|output[4]~12_combout\ & ( (!sinstruction_IDEX(7) & (!\sinstruction_IDEX[6]~DUPLICATE_q\)) # (sinstruction_IDEX(7) & ((!\sinstruction_IDEX[6]~DUPLICATE_q\ & 
-- ((\mux_alu|output[6]~16_combout\))) # (\sinstruction_IDEX[6]~DUPLICATE_q\ & (\mux_alu|output[7]~18_combout\)))) ) ) ) # ( \mux_alu|output[5]~14_combout\ & ( !\mux_alu|output[4]~12_combout\ & ( (!sinstruction_IDEX(7) & (\sinstruction_IDEX[6]~DUPLICATE_q\)) 
-- # (sinstruction_IDEX(7) & ((!\sinstruction_IDEX[6]~DUPLICATE_q\ & ((\mux_alu|output[6]~16_combout\))) # (\sinstruction_IDEX[6]~DUPLICATE_q\ & (\mux_alu|output[7]~18_combout\)))) ) ) ) # ( !\mux_alu|output[5]~14_combout\ & ( !\mux_alu|output[4]~12_combout\ 
-- & ( (sinstruction_IDEX(7) & ((!\sinstruction_IDEX[6]~DUPLICATE_q\ & ((\mux_alu|output[6]~16_combout\))) # (\sinstruction_IDEX[6]~DUPLICATE_q\ & (\mux_alu|output[7]~18_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101001000110110011110001001110011011010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IDEX(7),
	datab => \ALT_INV_sinstruction_IDEX[6]~DUPLICATE_q\,
	datac => \mux_alu|ALT_INV_output[7]~18_combout\,
	datad => \mux_alu|ALT_INV_output[6]~16_combout\,
	datae => \mux_alu|ALT_INV_output[5]~14_combout\,
	dataf => \mux_alu|ALT_INV_output[4]~12_combout\,
	combout => \alu_main|ShiftRight0~6_combout\);

-- Location: LABCELL_X79_Y5_N18
\alu_main|ShiftRight0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight0~5_combout\ = ( \mux_alu|output[1]~6_combout\ & ( \mux_alu|output[2]~8_combout\ & ( (!sinstruction_IDEX(6) & (((\mux_alu|output[0]~3_combout\) # (\sinstruction_IDEX[7]~DUPLICATE_q\)))) # (sinstruction_IDEX(6) & 
-- (((!\sinstruction_IDEX[7]~DUPLICATE_q\)) # (\mux_alu|output[3]~10_combout\))) ) ) ) # ( !\mux_alu|output[1]~6_combout\ & ( \mux_alu|output[2]~8_combout\ & ( (!sinstruction_IDEX(6) & (((\mux_alu|output[0]~3_combout\) # 
-- (\sinstruction_IDEX[7]~DUPLICATE_q\)))) # (sinstruction_IDEX(6) & (\mux_alu|output[3]~10_combout\ & (\sinstruction_IDEX[7]~DUPLICATE_q\))) ) ) ) # ( \mux_alu|output[1]~6_combout\ & ( !\mux_alu|output[2]~8_combout\ & ( (!sinstruction_IDEX(6) & 
-- (((!\sinstruction_IDEX[7]~DUPLICATE_q\ & \mux_alu|output[0]~3_combout\)))) # (sinstruction_IDEX(6) & (((!\sinstruction_IDEX[7]~DUPLICATE_q\)) # (\mux_alu|output[3]~10_combout\))) ) ) ) # ( !\mux_alu|output[1]~6_combout\ & ( !\mux_alu|output[2]~8_combout\ 
-- & ( (!sinstruction_IDEX(6) & (((!\sinstruction_IDEX[7]~DUPLICATE_q\ & \mux_alu|output[0]~3_combout\)))) # (sinstruction_IDEX(6) & (\mux_alu|output[3]~10_combout\ & (\sinstruction_IDEX[7]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110100001010100011111000100001011101010110101101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IDEX(6),
	datab => \mux_alu|ALT_INV_output[3]~10_combout\,
	datac => \ALT_INV_sinstruction_IDEX[7]~DUPLICATE_q\,
	datad => \mux_alu|ALT_INV_output[0]~3_combout\,
	datae => \mux_alu|ALT_INV_output[1]~6_combout\,
	dataf => \mux_alu|ALT_INV_output[2]~8_combout\,
	combout => \alu_main|ShiftRight0~5_combout\);

-- Location: LABCELL_X81_Y8_N54
\alu_main|ShiftRight0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight0~9_combout\ = ( \alu_main|ShiftRight0~8_combout\ & ( \alu_main|ShiftRight0~5_combout\ & ( (!\sinstruction_IDEX[8]~DUPLICATE_q\ & ((!sinstruction_IDEX(9)) # ((\alu_main|ShiftRight0~7_combout\)))) # (\sinstruction_IDEX[8]~DUPLICATE_q\ & 
-- (((\alu_main|ShiftRight0~6_combout\)) # (sinstruction_IDEX(9)))) ) ) ) # ( !\alu_main|ShiftRight0~8_combout\ & ( \alu_main|ShiftRight0~5_combout\ & ( (!\sinstruction_IDEX[8]~DUPLICATE_q\ & ((!sinstruction_IDEX(9)) # ((\alu_main|ShiftRight0~7_combout\)))) 
-- # (\sinstruction_IDEX[8]~DUPLICATE_q\ & (!sinstruction_IDEX(9) & ((\alu_main|ShiftRight0~6_combout\)))) ) ) ) # ( \alu_main|ShiftRight0~8_combout\ & ( !\alu_main|ShiftRight0~5_combout\ & ( (!\sinstruction_IDEX[8]~DUPLICATE_q\ & (sinstruction_IDEX(9) & 
-- (\alu_main|ShiftRight0~7_combout\))) # (\sinstruction_IDEX[8]~DUPLICATE_q\ & (((\alu_main|ShiftRight0~6_combout\)) # (sinstruction_IDEX(9)))) ) ) ) # ( !\alu_main|ShiftRight0~8_combout\ & ( !\alu_main|ShiftRight0~5_combout\ & ( 
-- (!\sinstruction_IDEX[8]~DUPLICATE_q\ & (sinstruction_IDEX(9) & (\alu_main|ShiftRight0~7_combout\))) # (\sinstruction_IDEX[8]~DUPLICATE_q\ & (!sinstruction_IDEX(9) & ((\alu_main|ShiftRight0~6_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000100110101011110001010110011101001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IDEX[8]~DUPLICATE_q\,
	datab => ALT_INV_sinstruction_IDEX(9),
	datac => \alu_main|ALT_INV_ShiftRight0~7_combout\,
	datad => \alu_main|ALT_INV_ShiftRight0~6_combout\,
	datae => \alu_main|ALT_INV_ShiftRight0~8_combout\,
	dataf => \alu_main|ALT_INV_ShiftRight0~5_combout\,
	combout => \alu_main|ShiftRight0~9_combout\);

-- Location: LABCELL_X81_Y8_N24
\alu_main|Mux0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux0~1_combout\ = ( \alu_main|ShiftRight0~9_combout\ & ( \alu_main|ShiftRight0~4_combout\ & ( (!salucontrol_IDEX(1) & ((!\alu_main|Mux0~0_combout\) # (salucontrol_IDEX(3)))) ) ) ) # ( !\alu_main|ShiftRight0~9_combout\ & ( 
-- \alu_main|ShiftRight0~4_combout\ & ( (!salucontrol_IDEX(1) & ((!salucontrol_IDEX(3) & ((!\alu_main|Mux0~0_combout\))) # (salucontrol_IDEX(3) & (\sinstruction_IDEX[10]~DUPLICATE_q\)))) ) ) ) # ( \alu_main|ShiftRight0~9_combout\ & ( 
-- !\alu_main|ShiftRight0~4_combout\ & ( (!salucontrol_IDEX(1) & ((!salucontrol_IDEX(3) & ((!\alu_main|Mux0~0_combout\))) # (salucontrol_IDEX(3) & (!\sinstruction_IDEX[10]~DUPLICATE_q\)))) ) ) ) # ( !\alu_main|ShiftRight0~9_combout\ & ( 
-- !\alu_main|ShiftRight0~4_combout\ & ( (!salucontrol_IDEX(3) & (!\alu_main|Mux0~0_combout\ & !salucontrol_IDEX(1))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000111001000000000010110001000000001111010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salucontrol_IDEX(3),
	datab => \ALT_INV_sinstruction_IDEX[10]~DUPLICATE_q\,
	datac => \alu_main|ALT_INV_Mux0~0_combout\,
	datad => ALT_INV_salucontrol_IDEX(1),
	datae => \alu_main|ALT_INV_ShiftRight0~9_combout\,
	dataf => \alu_main|ALT_INV_ShiftRight0~4_combout\,
	combout => \alu_main|Mux0~1_combout\);

-- Location: LABCELL_X80_Y10_N6
\alu_main|ShiftRight1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight1~5_combout\ = ( \forward|Mux30~0_combout\ & ( \mux_alu|output[1]~6_combout\ & ( (!\forward|Mux31~0_combout\ & ((\mux_alu|output[2]~8_combout\))) # (\forward|Mux31~0_combout\ & (\mux_alu|output[3]~10_combout\)) ) ) ) # ( 
-- !\forward|Mux30~0_combout\ & ( \mux_alu|output[1]~6_combout\ & ( (\mux_alu|output[0]~3_combout\) # (\forward|Mux31~0_combout\) ) ) ) # ( \forward|Mux30~0_combout\ & ( !\mux_alu|output[1]~6_combout\ & ( (!\forward|Mux31~0_combout\ & 
-- ((\mux_alu|output[2]~8_combout\))) # (\forward|Mux31~0_combout\ & (\mux_alu|output[3]~10_combout\)) ) ) ) # ( !\forward|Mux30~0_combout\ & ( !\mux_alu|output[1]~6_combout\ & ( (!\forward|Mux31~0_combout\ & \mux_alu|output[0]~3_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010000001011010111101110111011101110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux31~0_combout\,
	datab => \mux_alu|ALT_INV_output[0]~3_combout\,
	datac => \mux_alu|ALT_INV_output[3]~10_combout\,
	datad => \mux_alu|ALT_INV_output[2]~8_combout\,
	datae => \forward|ALT_INV_Mux30~0_combout\,
	dataf => \mux_alu|ALT_INV_output[1]~6_combout\,
	combout => \alu_main|ShiftRight1~5_combout\);

-- Location: LABCELL_X79_Y10_N21
\alu_main|ShiftRight1~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight1~7_combout\ = ( \mux_alu|output[8]~20_combout\ & ( \mux_alu|output[11]~26_combout\ & ( (!\forward|Mux30~0_combout\ & ((!\forward|Mux31~0_combout\) # ((\mux_alu|output[9]~22_combout\)))) # (\forward|Mux30~0_combout\ & 
-- (((\mux_alu|output[10]~24_combout\)) # (\forward|Mux31~0_combout\))) ) ) ) # ( !\mux_alu|output[8]~20_combout\ & ( \mux_alu|output[11]~26_combout\ & ( (!\forward|Mux30~0_combout\ & (\forward|Mux31~0_combout\ & (\mux_alu|output[9]~22_combout\))) # 
-- (\forward|Mux30~0_combout\ & (((\mux_alu|output[10]~24_combout\)) # (\forward|Mux31~0_combout\))) ) ) ) # ( \mux_alu|output[8]~20_combout\ & ( !\mux_alu|output[11]~26_combout\ & ( (!\forward|Mux30~0_combout\ & ((!\forward|Mux31~0_combout\) # 
-- ((\mux_alu|output[9]~22_combout\)))) # (\forward|Mux30~0_combout\ & (!\forward|Mux31~0_combout\ & ((\mux_alu|output[10]~24_combout\)))) ) ) ) # ( !\mux_alu|output[8]~20_combout\ & ( !\mux_alu|output[11]~26_combout\ & ( (!\forward|Mux30~0_combout\ & 
-- (\forward|Mux31~0_combout\ & (\mux_alu|output[9]~22_combout\))) # (\forward|Mux30~0_combout\ & (!\forward|Mux31~0_combout\ & ((\mux_alu|output[10]~24_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110100010101100111000010011010101111001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux30~0_combout\,
	datab => \forward|ALT_INV_Mux31~0_combout\,
	datac => \mux_alu|ALT_INV_output[9]~22_combout\,
	datad => \mux_alu|ALT_INV_output[10]~24_combout\,
	datae => \mux_alu|ALT_INV_output[8]~20_combout\,
	dataf => \mux_alu|ALT_INV_output[11]~26_combout\,
	combout => \alu_main|ShiftRight1~7_combout\);

-- Location: LABCELL_X80_Y10_N30
\alu_main|ShiftRight1~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight1~6_combout\ = ( \mux_alu|output[5]~14_combout\ & ( \mux_alu|output[4]~12_combout\ & ( (!\forward|Mux30~0_combout\) # ((!\forward|Mux31~0_combout\ & ((\mux_alu|output[6]~16_combout\))) # (\forward|Mux31~0_combout\ & 
-- (\mux_alu|output[7]~18_combout\))) ) ) ) # ( !\mux_alu|output[5]~14_combout\ & ( \mux_alu|output[4]~12_combout\ & ( (!\forward|Mux31~0_combout\ & ((!\forward|Mux30~0_combout\) # ((\mux_alu|output[6]~16_combout\)))) # (\forward|Mux31~0_combout\ & 
-- (\forward|Mux30~0_combout\ & (\mux_alu|output[7]~18_combout\))) ) ) ) # ( \mux_alu|output[5]~14_combout\ & ( !\mux_alu|output[4]~12_combout\ & ( (!\forward|Mux31~0_combout\ & (\forward|Mux30~0_combout\ & ((\mux_alu|output[6]~16_combout\)))) # 
-- (\forward|Mux31~0_combout\ & ((!\forward|Mux30~0_combout\) # ((\mux_alu|output[7]~18_combout\)))) ) ) ) # ( !\mux_alu|output[5]~14_combout\ & ( !\mux_alu|output[4]~12_combout\ & ( (\forward|Mux30~0_combout\ & ((!\forward|Mux31~0_combout\ & 
-- ((\mux_alu|output[6]~16_combout\))) # (\forward|Mux31~0_combout\ & (\mux_alu|output[7]~18_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011010001010110011110001001101010111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux31~0_combout\,
	datab => \forward|ALT_INV_Mux30~0_combout\,
	datac => \mux_alu|ALT_INV_output[7]~18_combout\,
	datad => \mux_alu|ALT_INV_output[6]~16_combout\,
	datae => \mux_alu|ALT_INV_output[5]~14_combout\,
	dataf => \mux_alu|ALT_INV_output[4]~12_combout\,
	combout => \alu_main|ShiftRight1~6_combout\);

-- Location: LABCELL_X80_Y10_N15
\alu_main|ShiftRight1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight1~9_combout\ = ( \alu_main|ShiftRight1~7_combout\ & ( \alu_main|ShiftRight1~6_combout\ & ( (!\forward|Mux29~0_combout\ & (((\forward|Mux28~0_combout\)) # (\alu_main|ShiftRight1~5_combout\))) # (\forward|Mux29~0_combout\ & 
-- (((!\forward|Mux28~0_combout\) # (\alu_main|ShiftRight1~8_combout\)))) ) ) ) # ( !\alu_main|ShiftRight1~7_combout\ & ( \alu_main|ShiftRight1~6_combout\ & ( (!\forward|Mux29~0_combout\ & (\alu_main|ShiftRight1~5_combout\ & (!\forward|Mux28~0_combout\))) # 
-- (\forward|Mux29~0_combout\ & (((!\forward|Mux28~0_combout\) # (\alu_main|ShiftRight1~8_combout\)))) ) ) ) # ( \alu_main|ShiftRight1~7_combout\ & ( !\alu_main|ShiftRight1~6_combout\ & ( (!\forward|Mux29~0_combout\ & (((\forward|Mux28~0_combout\)) # 
-- (\alu_main|ShiftRight1~5_combout\))) # (\forward|Mux29~0_combout\ & (((\forward|Mux28~0_combout\ & \alu_main|ShiftRight1~8_combout\)))) ) ) ) # ( !\alu_main|ShiftRight1~7_combout\ & ( !\alu_main|ShiftRight1~6_combout\ & ( (!\forward|Mux29~0_combout\ & 
-- (\alu_main|ShiftRight1~5_combout\ & (!\forward|Mux28~0_combout\))) # (\forward|Mux29~0_combout\ & (((\forward|Mux28~0_combout\ & \alu_main|ShiftRight1~8_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100101001010100010111101110000011101010111101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux29~0_combout\,
	datab => \alu_main|ALT_INV_ShiftRight1~5_combout\,
	datac => \forward|ALT_INV_Mux28~0_combout\,
	datad => \alu_main|ALT_INV_ShiftRight1~8_combout\,
	datae => \alu_main|ALT_INV_ShiftRight1~7_combout\,
	dataf => \alu_main|ALT_INV_ShiftRight1~6_combout\,
	combout => \alu_main|ShiftRight1~9_combout\);

-- Location: LABCELL_X81_Y8_N42
\alu_main|Mux0~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux0~7_combout\ = ( !\forward|Mux27~0_combout\ & ( ((salucontrol_IDEX(3) & (salucontrol_IDEX(1) & (\alu_main|ShiftRight1~9_combout\ & !\alu_main|ShiftLeft1~6_combout\)))) # (\alu_main|Mux0~1_combout\) ) ) # ( \forward|Mux27~0_combout\ & ( 
-- ((salucontrol_IDEX(3) & (salucontrol_IDEX(1) & (\alu_main|ShiftRight1~4_combout\ & !\alu_main|ShiftLeft1~6_combout\)))) # (\alu_main|Mux0~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000100000000000000010000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salucontrol_IDEX(3),
	datab => ALT_INV_salucontrol_IDEX(1),
	datac => \alu_main|ALT_INV_ShiftRight1~4_combout\,
	datad => \alu_main|ALT_INV_ShiftLeft1~6_combout\,
	datae => \forward|ALT_INV_Mux27~0_combout\,
	dataf => \alu_main|ALT_INV_Mux0~1_combout\,
	datag => \alu_main|ALT_INV_ShiftRight1~9_combout\,
	combout => \alu_main|Mux0~7_combout\);

-- Location: MLABCELL_X78_Y6_N0
\alu_main|Mux0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux0~3_combout\ = ( \mux_alu|output[31]~56_combout\ & ( \forward|Mux0~1_combout\ & ( (salucontrol_IDEX(1) & (!salucontrol_IDEX(3) & (!\forward|Mux1~0_combout\ $ (\mux_alu|output[30]~55_combout\)))) ) ) ) # ( !\mux_alu|output[31]~56_combout\ & ( 
-- !\forward|Mux0~1_combout\ & ( (salucontrol_IDEX(1) & (!salucontrol_IDEX(3) & (!\forward|Mux1~0_combout\ $ (\mux_alu|output[30]~55_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100100000000000000000000000000000000000000000000100100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux1~0_combout\,
	datab => \mux_alu|ALT_INV_output[30]~55_combout\,
	datac => ALT_INV_salucontrol_IDEX(1),
	datad => ALT_INV_salucontrol_IDEX(3),
	datae => \mux_alu|ALT_INV_output[31]~56_combout\,
	dataf => \forward|ALT_INV_Mux0~1_combout\,
	combout => \alu_main|Mux0~3_combout\);

-- Location: LABCELL_X74_Y7_N6
\forward|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux6~0_combout\ = ( \mux_jal|output[25]~25_combout\ & ( \forward|Mux3~0_combout\ & ( sreaddata1_IDEX(25) ) ) ) # ( !\mux_jal|output[25]~25_combout\ & ( \forward|Mux3~0_combout\ & ( sreaddata1_IDEX(25) ) ) ) # ( \mux_jal|output[25]~25_combout\ & ( 
-- !\forward|Mux3~0_combout\ & ( (\forward|rd1_out[0]~2_combout\) # (salumainresult_EXMEM(25)) ) ) ) # ( !\mux_jal|output[25]~25_combout\ & ( !\forward|Mux3~0_combout\ & ( (salumainresult_EXMEM(25) & !\forward|rd1_out[0]~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010111110101111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salumainresult_EXMEM(25),
	datac => \forward|ALT_INV_rd1_out[0]~2_combout\,
	datad => ALT_INV_sreaddata1_IDEX(25),
	datae => \mux_jal|ALT_INV_output[25]~25_combout\,
	dataf => \forward|ALT_INV_Mux3~0_combout\,
	combout => \forward|Mux6~0_combout\);

-- Location: LABCELL_X73_Y6_N45
\alu_main|LessThan0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|LessThan0~37_combout\ = ( \mux_alu|output[27]~50_combout\ & ( (!\forward|Mux4~0_combout\ & (((!\forward|Mux3~1_combout\) # (\mux_alu|output[28]~52_combout\)) # (\mux_alu|output[28]~51_combout\))) # (\forward|Mux4~0_combout\ & 
-- (!\forward|Mux3~1_combout\ & ((\mux_alu|output[28]~52_combout\) # (\mux_alu|output[28]~51_combout\)))) ) ) # ( !\mux_alu|output[27]~50_combout\ & ( (!\forward|Mux3~1_combout\ & ((\mux_alu|output[28]~52_combout\) # (\mux_alu|output[28]~51_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111100000000010111110000000011011111010011001101111101001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_alu|ALT_INV_output[28]~51_combout\,
	datab => \forward|ALT_INV_Mux4~0_combout\,
	datac => \mux_alu|ALT_INV_output[28]~52_combout\,
	datad => \forward|ALT_INV_Mux3~1_combout\,
	dataf => \mux_alu|ALT_INV_output[27]~50_combout\,
	combout => \alu_main|LessThan0~37_combout\);

-- Location: LABCELL_X73_Y6_N42
\alu_main|LessThan0~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|LessThan0~31_combout\ = ( \mux_alu|output[27]~50_combout\ & ( (\forward|Mux4~0_combout\ & (!\forward|Mux3~1_combout\ $ (((\mux_alu|output[28]~52_combout\) # (\mux_alu|output[28]~51_combout\))))) ) ) # ( !\mux_alu|output[27]~50_combout\ & ( 
-- (!\forward|Mux4~0_combout\ & (!\forward|Mux3~1_combout\ $ (((\mux_alu|output[28]~52_combout\) # (\mux_alu|output[28]~51_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000010000001100100001000000110000100001000000110010000100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_alu|ALT_INV_output[28]~51_combout\,
	datab => \forward|ALT_INV_Mux4~0_combout\,
	datac => \forward|ALT_INV_Mux3~1_combout\,
	datad => \mux_alu|ALT_INV_output[28]~52_combout\,
	dataf => \mux_alu|ALT_INV_output[27]~50_combout\,
	combout => \alu_main|LessThan0~31_combout\);

-- Location: LABCELL_X73_Y6_N57
\alu_main|LessThan0~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|LessThan0~38_combout\ = ( \mux_alu|output[26]~49_combout\ & ( \alu_main|LessThan0~31_combout\ & ( (!\alu_main|LessThan0~37_combout\ & (\forward|Mux5~0_combout\ & ((!\mux_alu|output[25]~48_combout\) # (\forward|Mux6~0_combout\)))) ) ) ) # ( 
-- !\mux_alu|output[26]~49_combout\ & ( \alu_main|LessThan0~31_combout\ & ( (!\alu_main|LessThan0~37_combout\ & (((!\mux_alu|output[25]~48_combout\) # (\forward|Mux5~0_combout\)) # (\forward|Mux6~0_combout\))) ) ) ) # ( \mux_alu|output[26]~49_combout\ & ( 
-- !\alu_main|LessThan0~31_combout\ & ( !\alu_main|LessThan0~37_combout\ ) ) ) # ( !\mux_alu|output[26]~49_combout\ & ( !\alu_main|LessThan0~31_combout\ & ( !\alu_main|LessThan0~37_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011010000111100000000000011010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux6~0_combout\,
	datab => \mux_alu|ALT_INV_output[25]~48_combout\,
	datac => \alu_main|ALT_INV_LessThan0~37_combout\,
	datad => \forward|ALT_INV_Mux5~0_combout\,
	datae => \mux_alu|ALT_INV_output[26]~49_combout\,
	dataf => \alu_main|ALT_INV_LessThan0~31_combout\,
	combout => \alu_main|LessThan0~38_combout\);

-- Location: LABCELL_X74_Y7_N48
\alu_main|LessThan0~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|LessThan0~36_combout\ = ( \mux_alu|output[22]~46_combout\ & ( !\forward|Mux9~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \forward|ALT_INV_Mux9~0_combout\,
	dataf => \mux_alu|ALT_INV_output[22]~46_combout\,
	combout => \alu_main|LessThan0~36_combout\);

-- Location: LABCELL_X73_Y6_N33
\alu_main|LessThan0~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|LessThan0~32_combout\ = ( \forward|Mux6~0_combout\ & ( !\mux_alu|output[25]~48_combout\ ) ) # ( !\forward|Mux6~0_combout\ & ( \mux_alu|output[25]~48_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mux_alu|ALT_INV_output[25]~48_combout\,
	dataf => \forward|ALT_INV_Mux6~0_combout\,
	combout => \alu_main|LessThan0~32_combout\);

-- Location: LABCELL_X74_Y6_N3
\alu_main|LessThan0~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|LessThan0~39_combout\ = ( !\alu_main|LessThan0~32_combout\ & ( \alu_main|LessThan0~31_combout\ & ( (\mux_alu|output[24]~61_combout\ & (!\forward|Mux7~0_combout\ & (!\forward|Mux5~0_combout\ $ (\mux_alu|output[26]~49_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001001000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux5~0_combout\,
	datab => \mux_alu|ALT_INV_output[26]~49_combout\,
	datac => \mux_alu|ALT_INV_output[24]~61_combout\,
	datad => \forward|ALT_INV_Mux7~0_combout\,
	datae => \alu_main|ALT_INV_LessThan0~32_combout\,
	dataf => \alu_main|ALT_INV_LessThan0~31_combout\,
	combout => \alu_main|LessThan0~39_combout\);

-- Location: LABCELL_X73_Y6_N0
\alu_main|LessThan0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|LessThan0~33_combout\ = ( \mux_alu|output[26]~49_combout\ & ( !\alu_main|LessThan0~32_combout\ & ( (\forward|Mux5~0_combout\ & (\alu_main|LessThan0~31_combout\ & (!\mux_alu|output[24]~61_combout\ $ (\forward|Mux7~0_combout\)))) ) ) ) # ( 
-- !\mux_alu|output[26]~49_combout\ & ( !\alu_main|LessThan0~32_combout\ & ( (!\forward|Mux5~0_combout\ & (\alu_main|LessThan0~31_combout\ & (!\mux_alu|output[24]~61_combout\ $ (\forward|Mux7~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010010000000000000000100100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_alu|ALT_INV_output[24]~61_combout\,
	datab => \forward|ALT_INV_Mux7~0_combout\,
	datac => \forward|ALT_INV_Mux5~0_combout\,
	datad => \alu_main|ALT_INV_LessThan0~31_combout\,
	datae => \mux_alu|ALT_INV_output[26]~49_combout\,
	dataf => \alu_main|ALT_INV_LessThan0~32_combout\,
	combout => \alu_main|LessThan0~33_combout\);

-- Location: LABCELL_X74_Y6_N6
\alu_main|LessThan0~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|LessThan0~40_combout\ = ( !\alu_main|LessThan0~39_combout\ & ( \alu_main|LessThan0~33_combout\ & ( (\alu_main|LessThan0~38_combout\ & ((!\mux_alu|output[23]~47_combout\ & ((!\alu_main|LessThan0~36_combout\) # (\forward|Mux8~0_combout\))) # 
-- (\mux_alu|output[23]~47_combout\ & (!\alu_main|LessThan0~36_combout\ & \forward|Mux8~0_combout\)))) ) ) ) # ( !\alu_main|LessThan0~39_combout\ & ( !\alu_main|LessThan0~33_combout\ & ( \alu_main|LessThan0~38_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000000000000000100000001100100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_alu|ALT_INV_output[23]~47_combout\,
	datab => \alu_main|ALT_INV_LessThan0~38_combout\,
	datac => \alu_main|ALT_INV_LessThan0~36_combout\,
	datad => \forward|ALT_INV_Mux8~0_combout\,
	datae => \alu_main|ALT_INV_LessThan0~39_combout\,
	dataf => \alu_main|ALT_INV_LessThan0~33_combout\,
	combout => \alu_main|LessThan0~40_combout\);

-- Location: LABCELL_X75_Y9_N48
\alu_main|LessThan0~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|LessThan0~12_combout\ = ( \mux_alu|output[8]~19_combout\ & ( (!\forward|Mux23~0_combout\ & ((!\salusrc_IDEX~DUPLICATE_q\) # (\sinstruction_IDEX[8]~DUPLICATE_q\))) ) ) # ( !\mux_alu|output[8]~19_combout\ & ( (!\forward|Mux23~0_combout\ & 
-- (\salusrc_IDEX~DUPLICATE_q\ & \sinstruction_IDEX[8]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100000000000000110011000000110011001100000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \forward|ALT_INV_Mux23~0_combout\,
	datac => \ALT_INV_salusrc_IDEX~DUPLICATE_q\,
	datad => \ALT_INV_sinstruction_IDEX[8]~DUPLICATE_q\,
	dataf => \mux_alu|ALT_INV_output[8]~19_combout\,
	combout => \alu_main|LessThan0~12_combout\);

-- Location: LABCELL_X73_Y8_N33
\alu_main|LessThan0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|LessThan0~6_combout\ = ( \mux_alu|output[11]~25_combout\ & ( \salusrc_IDEX~DUPLICATE_q\ & ( !sinstruction_IDEX(11) $ (!\forward|Mux20~0_combout\) ) ) ) # ( !\mux_alu|output[11]~25_combout\ & ( \salusrc_IDEX~DUPLICATE_q\ & ( 
-- !sinstruction_IDEX(11) $ (!\forward|Mux20~0_combout\) ) ) ) # ( \mux_alu|output[11]~25_combout\ & ( !\salusrc_IDEX~DUPLICATE_q\ & ( !\forward|Mux20~0_combout\ ) ) ) # ( !\mux_alu|output[11]~25_combout\ & ( !\salusrc_IDEX~DUPLICATE_q\ & ( 
-- \forward|Mux20~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111111100001111000000111100001111000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_sinstruction_IDEX(11),
	datac => \forward|ALT_INV_Mux20~0_combout\,
	datae => \mux_alu|ALT_INV_output[11]~25_combout\,
	dataf => \ALT_INV_salusrc_IDEX~DUPLICATE_q\,
	combout => \alu_main|LessThan0~6_combout\);

-- Location: LABCELL_X77_Y8_N24
\alu_main|LessThan0~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|LessThan0~7_combout\ = ( \forward|Mux21~0_combout\ & ( (!\salusrc_IDEX~DUPLICATE_q\ & ((!\mux_alu|output[10]~23_combout\))) # (\salusrc_IDEX~DUPLICATE_q\ & (!\sinstruction_IDEX[10]~DUPLICATE_q\)) ) ) # ( !\forward|Mux21~0_combout\ & ( 
-- (!\salusrc_IDEX~DUPLICATE_q\ & ((\mux_alu|output[10]~23_combout\))) # (\salusrc_IDEX~DUPLICATE_q\ & (\sinstruction_IDEX[10]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011111111000000110000000011111100111111110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_sinstruction_IDEX[10]~DUPLICATE_q\,
	datac => \ALT_INV_salusrc_IDEX~DUPLICATE_q\,
	datad => \mux_alu|ALT_INV_output[10]~23_combout\,
	datae => \forward|ALT_INV_Mux21~0_combout\,
	combout => \alu_main|LessThan0~7_combout\);

-- Location: LABCELL_X77_Y8_N12
\alu_main|LessThan0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|LessThan0~5_combout\ = ( \sinstruction_IDEX[12]~DUPLICATE_q\ & ( !\forward|Mux19~0_combout\ $ (((!\salusrc_IDEX~DUPLICATE_q\ & !\mux_alu|output[12]~27_combout\))) ) ) # ( !\sinstruction_IDEX[12]~DUPLICATE_q\ & ( !\forward|Mux19~0_combout\ $ 
-- (((!\mux_alu|output[12]~27_combout\) # (\salusrc_IDEX~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110011110011000011001111001100111111110000000011111111000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_salusrc_IDEX~DUPLICATE_q\,
	datac => \mux_alu|ALT_INV_output[12]~27_combout\,
	datad => \forward|ALT_INV_Mux19~0_combout\,
	dataf => \ALT_INV_sinstruction_IDEX[12]~DUPLICATE_q\,
	combout => \alu_main|LessThan0~5_combout\);

-- Location: LABCELL_X77_Y8_N21
\alu_main|LessThan0~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|LessThan0~8_combout\ = ( \forward|Mux22~0_combout\ & ( \mux_alu|output[9]~21_combout\ & ( (!\sinstruction_IDEX[9]~DUPLICATE_q\ & \salusrc_IDEX~DUPLICATE_q\) ) ) ) # ( !\forward|Mux22~0_combout\ & ( \mux_alu|output[9]~21_combout\ & ( 
-- (!\salusrc_IDEX~DUPLICATE_q\) # (\sinstruction_IDEX[9]~DUPLICATE_q\) ) ) ) # ( \forward|Mux22~0_combout\ & ( !\mux_alu|output[9]~21_combout\ & ( (!\sinstruction_IDEX[9]~DUPLICATE_q\) # (!\salusrc_IDEX~DUPLICATE_q\) ) ) ) # ( !\forward|Mux22~0_combout\ & ( 
-- !\mux_alu|output[9]~21_combout\ & ( (\sinstruction_IDEX[9]~DUPLICATE_q\ & \salusrc_IDEX~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101111110101111101011110101111101010000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IDEX[9]~DUPLICATE_q\,
	datac => \ALT_INV_salusrc_IDEX~DUPLICATE_q\,
	datae => \forward|ALT_INV_Mux22~0_combout\,
	dataf => \mux_alu|ALT_INV_output[9]~21_combout\,
	combout => \alu_main|LessThan0~8_combout\);

-- Location: LABCELL_X74_Y8_N48
\alu_main|LessThan0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|LessThan0~4_combout\ = ( \mux_alu|output[13]~30_combout\ & ( \forward|Mux17~0_combout\ & ( (\forward|Mux18~0_combout\ & ((\mux_alu|output[14]~33_combout\) # (\mux_alu|output[14]~32_combout\))) ) ) ) # ( !\mux_alu|output[13]~30_combout\ & ( 
-- \forward|Mux17~0_combout\ & ( (!\mux_alu|output[14]~32_combout\ & (\mux_alu|output[14]~33_combout\ & (!\forward|Mux18~0_combout\ $ (\mux_alu|output[13]~29_combout\)))) # (\mux_alu|output[14]~32_combout\ & ((!\forward|Mux18~0_combout\ $ 
-- (\mux_alu|output[13]~29_combout\)))) ) ) ) # ( \mux_alu|output[13]~30_combout\ & ( !\forward|Mux17~0_combout\ & ( (!\mux_alu|output[14]~32_combout\ & (!\mux_alu|output[14]~33_combout\ & \forward|Mux18~0_combout\)) ) ) ) # ( 
-- !\mux_alu|output[13]~30_combout\ & ( !\forward|Mux17~0_combout\ & ( (!\mux_alu|output[14]~32_combout\ & (!\mux_alu|output[14]~33_combout\ & (!\forward|Mux18~0_combout\ $ (\mux_alu|output[13]~29_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000001000000010000000100001110000000001110000011100000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_alu|ALT_INV_output[14]~32_combout\,
	datab => \mux_alu|ALT_INV_output[14]~33_combout\,
	datac => \forward|ALT_INV_Mux18~0_combout\,
	datad => \mux_alu|ALT_INV_output[13]~29_combout\,
	datae => \mux_alu|ALT_INV_output[13]~30_combout\,
	dataf => \forward|ALT_INV_Mux17~0_combout\,
	combout => \alu_main|LessThan0~4_combout\);

-- Location: LABCELL_X74_Y8_N36
\alu_main|LessThan0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|LessThan0~13_combout\ = ( !\alu_main|LessThan0~8_combout\ & ( \alu_main|LessThan0~4_combout\ & ( (\alu_main|LessThan0~12_combout\ & (!\alu_main|LessThan0~6_combout\ & (!\alu_main|LessThan0~7_combout\ & !\alu_main|LessThan0~5_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_LessThan0~12_combout\,
	datab => \alu_main|ALT_INV_LessThan0~6_combout\,
	datac => \alu_main|ALT_INV_LessThan0~7_combout\,
	datad => \alu_main|ALT_INV_LessThan0~5_combout\,
	datae => \alu_main|ALT_INV_LessThan0~8_combout\,
	dataf => \alu_main|ALT_INV_LessThan0~4_combout\,
	combout => \alu_main|LessThan0~13_combout\);

-- Location: LABCELL_X73_Y8_N9
\alu_main|LessThan0~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|LessThan0~15_combout\ = ( \forward|Mux17~0_combout\ & ( \mux_alu|output[14]~33_combout\ & ( ((!\mux_alu|output[13]~30_combout\ & !\mux_alu|output[13]~29_combout\)) # (\forward|Mux18~0_combout\) ) ) ) # ( \forward|Mux17~0_combout\ & ( 
-- !\mux_alu|output[14]~33_combout\ & ( ((!\mux_alu|output[14]~32_combout\) # ((!\mux_alu|output[13]~30_combout\ & !\mux_alu|output[13]~29_combout\))) # (\forward|Mux18~0_combout\) ) ) ) # ( !\forward|Mux17~0_combout\ & ( !\mux_alu|output[14]~33_combout\ & ( 
-- (!\mux_alu|output[14]~32_combout\ & (((!\mux_alu|output[13]~30_combout\ & !\mux_alu|output[13]~29_combout\)) # (\forward|Mux18~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101010100000000111111111101010100000000000000001101010111010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux18~0_combout\,
	datab => \mux_alu|ALT_INV_output[13]~30_combout\,
	datac => \mux_alu|ALT_INV_output[13]~29_combout\,
	datad => \mux_alu|ALT_INV_output[14]~32_combout\,
	datae => \forward|ALT_INV_Mux17~0_combout\,
	dataf => \mux_alu|ALT_INV_output[14]~33_combout\,
	combout => \alu_main|LessThan0~15_combout\);

-- Location: LABCELL_X74_Y8_N24
\alu_main|LessThan0~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|LessThan0~16_combout\ = ( \mux_alu|output[11]~26_combout\ & ( \mux_alu|output[12]~28_combout\ & ( (\alu_main|LessThan0~15_combout\ & ((!\alu_main|LessThan0~4_combout\) # ((\forward|Mux20~0_combout\ & \forward|Mux19~0_combout\)))) ) ) ) # ( 
-- !\mux_alu|output[11]~26_combout\ & ( \mux_alu|output[12]~28_combout\ & ( (\alu_main|LessThan0~15_combout\ & ((!\alu_main|LessThan0~4_combout\) # (\forward|Mux19~0_combout\))) ) ) ) # ( \mux_alu|output[11]~26_combout\ & ( !\mux_alu|output[12]~28_combout\ & 
-- ( (\alu_main|LessThan0~15_combout\ & (((!\alu_main|LessThan0~4_combout\) # (\forward|Mux19~0_combout\)) # (\forward|Mux20~0_combout\))) ) ) ) # ( !\mux_alu|output[11]~26_combout\ & ( !\mux_alu|output[12]~28_combout\ & ( \alu_main|LessThan0~15_combout\ ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111011100000000111100110000000011110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux20~0_combout\,
	datab => \forward|ALT_INV_Mux19~0_combout\,
	datac => \alu_main|ALT_INV_LessThan0~4_combout\,
	datad => \alu_main|ALT_INV_LessThan0~15_combout\,
	datae => \mux_alu|ALT_INV_output[11]~26_combout\,
	dataf => \mux_alu|ALT_INV_output[12]~28_combout\,
	combout => \alu_main|LessThan0~16_combout\);

-- Location: LABCELL_X74_Y8_N6
\alu_main|LessThan0~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|LessThan0~14_combout\ = ( !\alu_main|LessThan0~5_combout\ & ( (\alu_main|LessThan0~4_combout\ & !\alu_main|LessThan0~6_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \alu_main|ALT_INV_LessThan0~4_combout\,
	datad => \alu_main|ALT_INV_LessThan0~6_combout\,
	dataf => \alu_main|ALT_INV_LessThan0~5_combout\,
	combout => \alu_main|LessThan0~14_combout\);

-- Location: LABCELL_X74_Y8_N54
\alu_main|LessThan0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|LessThan0~17_combout\ = ( \mux_alu|output[9]~22_combout\ & ( \alu_main|LessThan0~14_combout\ & ( (\alu_main|LessThan0~16_combout\ & ((!\forward|Mux21~0_combout\ & (\forward|Mux22~0_combout\ & !\mux_alu|output[10]~24_combout\)) # 
-- (\forward|Mux21~0_combout\ & ((!\mux_alu|output[10]~24_combout\) # (\forward|Mux22~0_combout\))))) ) ) ) # ( !\mux_alu|output[9]~22_combout\ & ( \alu_main|LessThan0~14_combout\ & ( (\alu_main|LessThan0~16_combout\ & ((!\mux_alu|output[10]~24_combout\) # 
-- (\forward|Mux21~0_combout\))) ) ) ) # ( \mux_alu|output[9]~22_combout\ & ( !\alu_main|LessThan0~14_combout\ & ( \alu_main|LessThan0~16_combout\ ) ) ) # ( !\mux_alu|output[9]~22_combout\ & ( !\alu_main|LessThan0~14_combout\ & ( 
-- \alu_main|LessThan0~16_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000001010000011100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux21~0_combout\,
	datab => \forward|ALT_INV_Mux22~0_combout\,
	datac => \alu_main|ALT_INV_LessThan0~16_combout\,
	datad => \mux_alu|ALT_INV_output[10]~24_combout\,
	datae => \mux_alu|ALT_INV_output[9]~22_combout\,
	dataf => \alu_main|ALT_INV_LessThan0~14_combout\,
	combout => \alu_main|LessThan0~17_combout\);

-- Location: LABCELL_X74_Y11_N21
\alu_main|LessThan0~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|LessThan0~23_combout\ = ( \forward|Mux16~0_combout\ & ( \mux_alu|output[15]~35_combout\ & ( (\salusrc_IDEX~DUPLICATE_q\ & !\sinstruction_IDEX[15]~DUPLICATE_q\) ) ) ) # ( !\forward|Mux16~0_combout\ & ( \mux_alu|output[15]~35_combout\ & ( 
-- (!\salusrc_IDEX~DUPLICATE_q\) # (\sinstruction_IDEX[15]~DUPLICATE_q\) ) ) ) # ( \forward|Mux16~0_combout\ & ( !\mux_alu|output[15]~35_combout\ & ( (!\salusrc_IDEX~DUPLICATE_q\) # (!\sinstruction_IDEX[15]~DUPLICATE_q\) ) ) ) # ( !\forward|Mux16~0_combout\ 
-- & ( !\mux_alu|output[15]~35_combout\ & ( (\salusrc_IDEX~DUPLICATE_q\ & \sinstruction_IDEX[15]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101111111111010101010101010111111110101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_salusrc_IDEX~DUPLICATE_q\,
	datad => \ALT_INV_sinstruction_IDEX[15]~DUPLICATE_q\,
	datae => \forward|ALT_INV_Mux16~0_combout\,
	dataf => \mux_alu|ALT_INV_output[15]~35_combout\,
	combout => \alu_main|LessThan0~23_combout\);

-- Location: LABCELL_X74_Y10_N51
\alu_main|LessThan0~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|LessThan0~20_combout\ = ( \mux_alu|output[18]~40_combout\ & ( !\forward|Mux13~0_combout\ ) ) # ( !\mux_alu|output[18]~40_combout\ & ( \forward|Mux13~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \forward|ALT_INV_Mux13~0_combout\,
	dataf => \mux_alu|ALT_INV_output[18]~40_combout\,
	combout => \alu_main|LessThan0~20_combout\);

-- Location: LABCELL_X73_Y10_N39
\alu_main|LessThan0~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|LessThan0~19_combout\ = ( !\mux_alu|output[19]~41_combout\ & ( \forward|Mux12~0_combout\ ) ) # ( \mux_alu|output[19]~41_combout\ & ( !\forward|Mux12~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111111111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \mux_alu|ALT_INV_output[19]~41_combout\,
	dataf => \forward|ALT_INV_Mux12~0_combout\,
	combout => \alu_main|LessThan0~19_combout\);

-- Location: LABCELL_X74_Y10_N57
\alu_main|LessThan0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|LessThan0~21_combout\ = ( \mux_alu|output[17]~39_combout\ & ( !\forward|Mux14~0_combout\ ) ) # ( !\mux_alu|output[17]~39_combout\ & ( \forward|Mux14~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \forward|ALT_INV_Mux14~0_combout\,
	dataf => \mux_alu|ALT_INV_output[17]~39_combout\,
	combout => \alu_main|LessThan0~21_combout\);

-- Location: LABCELL_X74_Y10_N24
\alu_main|LessThan0~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|LessThan0~18_combout\ = ( \mux_alu|output[20]~43_combout\ & ( \mux_alu|output[20]~42_combout\ & ( (\forward|Mux11~0_combout\ & (!\mux_alu|output[21]~45_combout\ $ (\forward|Mux10~0_combout\))) ) ) ) # ( !\mux_alu|output[20]~43_combout\ & ( 
-- \mux_alu|output[20]~42_combout\ & ( (\forward|Mux11~0_combout\ & (!\mux_alu|output[21]~45_combout\ $ (\forward|Mux10~0_combout\))) ) ) ) # ( \mux_alu|output[20]~43_combout\ & ( !\mux_alu|output[20]~42_combout\ & ( (\forward|Mux11~0_combout\ & 
-- (!\mux_alu|output[21]~45_combout\ $ (\forward|Mux10~0_combout\))) ) ) ) # ( !\mux_alu|output[20]~43_combout\ & ( !\mux_alu|output[20]~42_combout\ & ( (!\forward|Mux11~0_combout\ & (!\mux_alu|output[21]~45_combout\ $ (\forward|Mux10~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000001010010100000000010101010000000001010101000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux11~0_combout\,
	datac => \mux_alu|ALT_INV_output[21]~45_combout\,
	datad => \forward|ALT_INV_Mux10~0_combout\,
	datae => \mux_alu|ALT_INV_output[20]~43_combout\,
	dataf => \mux_alu|ALT_INV_output[20]~42_combout\,
	combout => \alu_main|LessThan0~18_combout\);

-- Location: LABCELL_X74_Y11_N12
\alu_main|LessThan0~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|LessThan0~22_combout\ = ( \forward|Mux15~0_combout\ & ( \mux_alu|output[16]~37_combout\ & ( (\salusrc_IDEX~DUPLICATE_q\ & !\sinstruction_IDEX[15]~DUPLICATE_q\) ) ) ) # ( !\forward|Mux15~0_combout\ & ( \mux_alu|output[16]~37_combout\ & ( 
-- (!\salusrc_IDEX~DUPLICATE_q\) # (\sinstruction_IDEX[15]~DUPLICATE_q\) ) ) ) # ( \forward|Mux15~0_combout\ & ( !\mux_alu|output[16]~37_combout\ & ( (!\salusrc_IDEX~DUPLICATE_q\) # (!\sinstruction_IDEX[15]~DUPLICATE_q\) ) ) ) # ( !\forward|Mux15~0_combout\ 
-- & ( !\mux_alu|output[16]~37_combout\ & ( (\salusrc_IDEX~DUPLICATE_q\ & \sinstruction_IDEX[15]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101111110101111101010101111101011110101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_salusrc_IDEX~DUPLICATE_q\,
	datac => \ALT_INV_sinstruction_IDEX[15]~DUPLICATE_q\,
	datae => \forward|ALT_INV_Mux15~0_combout\,
	dataf => \mux_alu|ALT_INV_output[16]~37_combout\,
	combout => \alu_main|LessThan0~22_combout\);

-- Location: LABCELL_X74_Y11_N54
\alu_main|LessThan0~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|LessThan0~24_combout\ = ( \alu_main|LessThan0~18_combout\ & ( !\alu_main|LessThan0~22_combout\ & ( (!\alu_main|LessThan0~23_combout\ & (!\alu_main|LessThan0~20_combout\ & (!\alu_main|LessThan0~19_combout\ & !\alu_main|LessThan0~21_combout\))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_LessThan0~23_combout\,
	datab => \alu_main|ALT_INV_LessThan0~20_combout\,
	datac => \alu_main|ALT_INV_LessThan0~19_combout\,
	datad => \alu_main|ALT_INV_LessThan0~21_combout\,
	datae => \alu_main|ALT_INV_LessThan0~18_combout\,
	dataf => \alu_main|ALT_INV_LessThan0~22_combout\,
	combout => \alu_main|LessThan0~24_combout\);

-- Location: LABCELL_X74_Y6_N48
\alu_main|LessThan0~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|LessThan0~34_combout\ = ( \mux_alu|output[23]~47_combout\ & ( \alu_main|LessThan0~33_combout\ & ( (\forward|Mux8~0_combout\ & (!\mux_alu|output[22]~46_combout\ $ (\forward|Mux9~0_combout\))) ) ) ) # ( !\mux_alu|output[23]~47_combout\ & ( 
-- \alu_main|LessThan0~33_combout\ & ( (!\forward|Mux8~0_combout\ & (!\mux_alu|output[22]~46_combout\ $ (\forward|Mux9~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000100100001000010000100100001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_alu|ALT_INV_output[22]~46_combout\,
	datab => \forward|ALT_INV_Mux8~0_combout\,
	datac => \forward|ALT_INV_Mux9~0_combout\,
	datae => \mux_alu|ALT_INV_output[23]~47_combout\,
	dataf => \alu_main|ALT_INV_LessThan0~33_combout\,
	combout => \alu_main|LessThan0~34_combout\);

-- Location: LABCELL_X74_Y9_N0
\alu_main|LessThan0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|LessThan0~1_combout\ = ( \mux_alu|output[1]~4_combout\ & ( \mux_alu|output[1]~5_combout\ & ( (\forward|Mux30~0_combout\ & (((!\mux_alu|output[0]~0_combout\ & !\mux_alu|output[0]~2_combout\)) # (\forward|Mux31~0_combout\))) ) ) ) # ( 
-- !\mux_alu|output[1]~4_combout\ & ( \mux_alu|output[1]~5_combout\ & ( (\forward|Mux30~0_combout\ & (((!\mux_alu|output[0]~0_combout\ & !\mux_alu|output[0]~2_combout\)) # (\forward|Mux31~0_combout\))) ) ) ) # ( \mux_alu|output[1]~4_combout\ & ( 
-- !\mux_alu|output[1]~5_combout\ & ( (\forward|Mux30~0_combout\ & (((!\mux_alu|output[0]~0_combout\ & !\mux_alu|output[0]~2_combout\)) # (\forward|Mux31~0_combout\))) ) ) ) # ( !\mux_alu|output[1]~4_combout\ & ( !\mux_alu|output[1]~5_combout\ & ( 
-- (((!\mux_alu|output[0]~0_combout\ & !\mux_alu|output[0]~2_combout\)) # (\forward|Mux31~0_combout\)) # (\forward|Mux30~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101111101011111010001010000010101000101000001010100010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux30~0_combout\,
	datab => \mux_alu|ALT_INV_output[0]~0_combout\,
	datac => \forward|ALT_INV_Mux31~0_combout\,
	datad => \mux_alu|ALT_INV_output[0]~2_combout\,
	datae => \mux_alu|ALT_INV_output[1]~4_combout\,
	dataf => \mux_alu|ALT_INV_output[1]~5_combout\,
	combout => \alu_main|LessThan0~1_combout\);

-- Location: LABCELL_X79_Y9_N48
\alu_main|LessThan0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|LessThan0~2_combout\ = ( \alu_main|LessThan0~1_combout\ & ( (!\forward|Mux28~0_combout\ & (((!\forward|Mux29~0_combout\ & \mux_alu|output[2]~8_combout\)) # (\mux_alu|output[3]~10_combout\))) # (\forward|Mux28~0_combout\ & 
-- (!\forward|Mux29~0_combout\ & (\mux_alu|output[3]~10_combout\ & \mux_alu|output[2]~8_combout\))) ) ) # ( !\alu_main|LessThan0~1_combout\ & ( (!\forward|Mux28~0_combout\ & ((!\forward|Mux29~0_combout\) # ((\mux_alu|output[2]~8_combout\) # 
-- (\mux_alu|output[3]~10_combout\)))) # (\forward|Mux28~0_combout\ & (\mux_alu|output[3]~10_combout\ & ((!\forward|Mux29~0_combout\) # (\mux_alu|output[2]~8_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000111010101111100011101010111100001010100011100000101010001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux28~0_combout\,
	datab => \forward|ALT_INV_Mux29~0_combout\,
	datac => \mux_alu|ALT_INV_output[3]~10_combout\,
	datad => \mux_alu|ALT_INV_output[2]~8_combout\,
	dataf => \alu_main|ALT_INV_LessThan0~1_combout\,
	combout => \alu_main|LessThan0~2_combout\);

-- Location: LABCELL_X75_Y8_N42
\alu_main|LessThan0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|LessThan0~3_combout\ = ( \mux_alu|output[5]~14_combout\ & ( \mux_alu|output[7]~18_combout\ & ( (!\forward|Mux24~0_combout\) # ((!\mux_alu|output[6]~16_combout\ & (!\forward|Mux25~0_combout\ & !\forward|Mux26~0_combout\)) # 
-- (\mux_alu|output[6]~16_combout\ & ((!\forward|Mux25~0_combout\) # (!\forward|Mux26~0_combout\)))) ) ) ) # ( !\mux_alu|output[5]~14_combout\ & ( \mux_alu|output[7]~18_combout\ & ( (!\forward|Mux24~0_combout\) # ((\mux_alu|output[6]~16_combout\ & 
-- !\forward|Mux25~0_combout\)) ) ) ) # ( \mux_alu|output[5]~14_combout\ & ( !\mux_alu|output[7]~18_combout\ & ( (!\forward|Mux24~0_combout\ & ((!\mux_alu|output[6]~16_combout\ & (!\forward|Mux25~0_combout\ & !\forward|Mux26~0_combout\)) # 
-- (\mux_alu|output[6]~16_combout\ & ((!\forward|Mux25~0_combout\) # (!\forward|Mux26~0_combout\))))) ) ) ) # ( !\mux_alu|output[5]~14_combout\ & ( !\mux_alu|output[7]~18_combout\ & ( (\mux_alu|output[6]~16_combout\ & (!\forward|Mux25~0_combout\ & 
-- !\forward|Mux24~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000000000110101000000000011111111010001001111111111010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_alu|ALT_INV_output[6]~16_combout\,
	datab => \forward|ALT_INV_Mux25~0_combout\,
	datac => \forward|ALT_INV_Mux26~0_combout\,
	datad => \forward|ALT_INV_Mux24~0_combout\,
	datae => \mux_alu|ALT_INV_output[5]~14_combout\,
	dataf => \mux_alu|ALT_INV_output[7]~18_combout\,
	combout => \alu_main|LessThan0~3_combout\);

-- Location: LABCELL_X75_Y8_N21
\alu_main|LessThan0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|LessThan0~0_combout\ = ( \mux_alu|output[5]~14_combout\ & ( \mux_alu|output[7]~18_combout\ & ( (\forward|Mux26~0_combout\ & (\forward|Mux24~0_combout\ & (!\forward|Mux25~0_combout\ $ (\mux_alu|output[6]~16_combout\)))) ) ) ) # ( 
-- !\mux_alu|output[5]~14_combout\ & ( \mux_alu|output[7]~18_combout\ & ( (!\forward|Mux26~0_combout\ & (\forward|Mux24~0_combout\ & (!\forward|Mux25~0_combout\ $ (\mux_alu|output[6]~16_combout\)))) ) ) ) # ( \mux_alu|output[5]~14_combout\ & ( 
-- !\mux_alu|output[7]~18_combout\ & ( (\forward|Mux26~0_combout\ & (!\forward|Mux24~0_combout\ & (!\forward|Mux25~0_combout\ $ (\mux_alu|output[6]~16_combout\)))) ) ) ) # ( !\mux_alu|output[5]~14_combout\ & ( !\mux_alu|output[7]~18_combout\ & ( 
-- (!\forward|Mux26~0_combout\ & (!\forward|Mux24~0_combout\ & (!\forward|Mux25~0_combout\ $ (\mux_alu|output[6]~16_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000100000010000000001000000001000000000100000010000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux26~0_combout\,
	datab => \forward|ALT_INV_Mux25~0_combout\,
	datac => \forward|ALT_INV_Mux24~0_combout\,
	datad => \mux_alu|ALT_INV_output[6]~16_combout\,
	datae => \mux_alu|ALT_INV_output[5]~14_combout\,
	dataf => \mux_alu|ALT_INV_output[7]~18_combout\,
	combout => \alu_main|LessThan0~0_combout\);

-- Location: LABCELL_X77_Y9_N21
\alu_main|LessThan0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|LessThan0~9_combout\ = ( \mux_alu|output[8]~19_combout\ & ( !\forward|Mux23~0_combout\ $ (((\salusrc_IDEX~DUPLICATE_q\ & !\sinstruction_IDEX[8]~DUPLICATE_q\))) ) ) # ( !\mux_alu|output[8]~19_combout\ & ( !\forward|Mux23~0_combout\ $ 
-- (((!\salusrc_IDEX~DUPLICATE_q\) # (!\sinstruction_IDEX[8]~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111111100000000111111110011001111001100001100111100110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_salusrc_IDEX~DUPLICATE_q\,
	datac => \ALT_INV_sinstruction_IDEX[8]~DUPLICATE_q\,
	datad => \forward|ALT_INV_Mux23~0_combout\,
	dataf => \mux_alu|ALT_INV_output[8]~19_combout\,
	combout => \alu_main|LessThan0~9_combout\);

-- Location: LABCELL_X74_Y8_N18
\alu_main|LessThan0~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|LessThan0~10_combout\ = ( !\alu_main|LessThan0~5_combout\ & ( !\alu_main|LessThan0~8_combout\ & ( (\alu_main|LessThan0~4_combout\ & (!\alu_main|LessThan0~6_combout\ & (!\alu_main|LessThan0~7_combout\ & !\alu_main|LessThan0~9_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_LessThan0~4_combout\,
	datab => \alu_main|ALT_INV_LessThan0~6_combout\,
	datac => \alu_main|ALT_INV_LessThan0~7_combout\,
	datad => \alu_main|ALT_INV_LessThan0~9_combout\,
	datae => \alu_main|ALT_INV_LessThan0~5_combout\,
	dataf => \alu_main|ALT_INV_LessThan0~8_combout\,
	combout => \alu_main|LessThan0~10_combout\);

-- Location: LABCELL_X75_Y8_N54
\alu_main|LessThan0~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|LessThan0~11_combout\ = ( \alu_main|LessThan0~0_combout\ & ( \alu_main|LessThan0~10_combout\ & ( ((!\mux_alu|output[4]~12_combout\ & (!\forward|Mux27~0_combout\ & \alu_main|LessThan0~2_combout\)) # (\mux_alu|output[4]~12_combout\ & 
-- ((!\forward|Mux27~0_combout\) # (\alu_main|LessThan0~2_combout\)))) # (\alu_main|LessThan0~3_combout\) ) ) ) # ( !\alu_main|LessThan0~0_combout\ & ( \alu_main|LessThan0~10_combout\ & ( \alu_main|LessThan0~3_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110100110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_alu|ALT_INV_output[4]~12_combout\,
	datab => \forward|ALT_INV_Mux27~0_combout\,
	datac => \alu_main|ALT_INV_LessThan0~2_combout\,
	datad => \alu_main|ALT_INV_LessThan0~3_combout\,
	datae => \alu_main|ALT_INV_LessThan0~0_combout\,
	dataf => \alu_main|ALT_INV_LessThan0~10_combout\,
	combout => \alu_main|LessThan0~11_combout\);

-- Location: LABCELL_X74_Y11_N24
\alu_main|LessThan0~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|LessThan0~26_combout\ = ( !\forward|Mux16~0_combout\ & ( \mux_alu|output[15]~35_combout\ & ( (!\salusrc_IDEX~DUPLICATE_q\) # (\sinstruction_IDEX[15]~DUPLICATE_q\) ) ) ) # ( !\forward|Mux16~0_combout\ & ( !\mux_alu|output[15]~35_combout\ & ( 
-- (\salusrc_IDEX~DUPLICATE_q\ & \sinstruction_IDEX[15]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000000000000000010101111101011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_salusrc_IDEX~DUPLICATE_q\,
	datac => \ALT_INV_sinstruction_IDEX[15]~DUPLICATE_q\,
	datae => \forward|ALT_INV_Mux16~0_combout\,
	dataf => \mux_alu|ALT_INV_output[15]~35_combout\,
	combout => \alu_main|LessThan0~26_combout\);

-- Location: LABCELL_X74_Y10_N42
\alu_main|LessThan0~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|LessThan0~27_combout\ = ( \mux_alu|output[20]~42_combout\ & ( (!\forward|Mux11~0_combout\ & ((!\forward|Mux10~0_combout\) # (\mux_alu|output[21]~45_combout\))) # (\forward|Mux11~0_combout\ & (!\forward|Mux10~0_combout\ & 
-- \mux_alu|output[21]~45_combout\)) ) ) # ( !\mux_alu|output[20]~42_combout\ & ( (!\forward|Mux10~0_combout\ & (((!\forward|Mux11~0_combout\ & \mux_alu|output[20]~43_combout\)) # (\mux_alu|output[21]~45_combout\))) # (\forward|Mux10~0_combout\ & 
-- (!\forward|Mux11~0_combout\ & (\mux_alu|output[20]~43_combout\ & \mux_alu|output[21]~45_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100011001110000010001100111010001000111011101000100011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux11~0_combout\,
	datab => \forward|ALT_INV_Mux10~0_combout\,
	datac => \mux_alu|ALT_INV_output[20]~43_combout\,
	datad => \mux_alu|ALT_INV_output[21]~45_combout\,
	dataf => \mux_alu|ALT_INV_output[20]~42_combout\,
	combout => \alu_main|LessThan0~27_combout\);

-- Location: LABCELL_X74_Y10_N21
\alu_main|LessThan0~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|LessThan0~28_combout\ = ( \mux_alu|output[18]~40_combout\ & ( !\alu_main|LessThan0~27_combout\ & ( (!\alu_main|LessThan0~18_combout\) # ((!\mux_alu|output[19]~41_combout\ & ((\forward|Mux13~0_combout\) # (\forward|Mux12~0_combout\))) # 
-- (\mux_alu|output[19]~41_combout\ & (\forward|Mux12~0_combout\ & \forward|Mux13~0_combout\))) ) ) ) # ( !\mux_alu|output[18]~40_combout\ & ( !\alu_main|LessThan0~27_combout\ & ( (!\mux_alu|output[19]~41_combout\) # ((!\alu_main|LessThan0~18_combout\) # 
-- (\forward|Mux12~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111110111011111111110010101100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_alu|ALT_INV_output[19]~41_combout\,
	datab => \forward|ALT_INV_Mux12~0_combout\,
	datac => \forward|ALT_INV_Mux13~0_combout\,
	datad => \alu_main|ALT_INV_LessThan0~18_combout\,
	datae => \mux_alu|ALT_INV_output[18]~40_combout\,
	dataf => \alu_main|ALT_INV_LessThan0~27_combout\,
	combout => \alu_main|LessThan0~28_combout\);

-- Location: LABCELL_X74_Y10_N12
\alu_main|LessThan0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|LessThan0~29_combout\ = ( \alu_main|LessThan0~18_combout\ & ( (!\alu_main|LessThan0~20_combout\ & (!\alu_main|LessThan0~19_combout\ & (!\forward|Mux14~0_combout\ & \mux_alu|output[17]~39_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000100000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_LessThan0~20_combout\,
	datab => \alu_main|ALT_INV_LessThan0~19_combout\,
	datac => \forward|ALT_INV_Mux14~0_combout\,
	datad => \mux_alu|ALT_INV_output[17]~39_combout\,
	dataf => \alu_main|ALT_INV_LessThan0~18_combout\,
	combout => \alu_main|LessThan0~29_combout\);

-- Location: LABCELL_X74_Y10_N15
\alu_main|LessThan0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|LessThan0~25_combout\ = ( \alu_main|LessThan0~18_combout\ & ( (!\alu_main|LessThan0~20_combout\ & (!\alu_main|LessThan0~21_combout\ & !\alu_main|LessThan0~19_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010100000000000001010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_LessThan0~20_combout\,
	datac => \alu_main|ALT_INV_LessThan0~21_combout\,
	datad => \alu_main|ALT_INV_LessThan0~19_combout\,
	dataf => \alu_main|ALT_INV_LessThan0~18_combout\,
	combout => \alu_main|LessThan0~25_combout\);

-- Location: LABCELL_X75_Y8_N48
\alu_main|LessThan0~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|LessThan0~30_combout\ = ( !\alu_main|LessThan0~29_combout\ & ( \alu_main|LessThan0~25_combout\ & ( (\alu_main|LessThan0~28_combout\ & ((!\forward|Mux15~0_combout\ & (!\mux_alu|output[16]~38_combout\ & !\alu_main|LessThan0~26_combout\)) # 
-- (\forward|Mux15~0_combout\ & ((!\mux_alu|output[16]~38_combout\) # (!\alu_main|LessThan0~26_combout\))))) ) ) ) # ( !\alu_main|LessThan0~29_combout\ & ( !\alu_main|LessThan0~25_combout\ & ( \alu_main|LessThan0~28_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000000000000000000000110101000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux15~0_combout\,
	datab => \mux_alu|ALT_INV_output[16]~38_combout\,
	datac => \alu_main|ALT_INV_LessThan0~26_combout\,
	datad => \alu_main|ALT_INV_LessThan0~28_combout\,
	datae => \alu_main|ALT_INV_LessThan0~29_combout\,
	dataf => \alu_main|ALT_INV_LessThan0~25_combout\,
	combout => \alu_main|LessThan0~30_combout\);

-- Location: LABCELL_X75_Y8_N0
\alu_main|LessThan0~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|LessThan0~35_combout\ = ( \alu_main|LessThan0~11_combout\ & ( \alu_main|LessThan0~30_combout\ & ( (\alu_main|LessThan0~24_combout\ & \alu_main|LessThan0~34_combout\) ) ) ) # ( !\alu_main|LessThan0~11_combout\ & ( \alu_main|LessThan0~30_combout\ 
-- & ( (\alu_main|LessThan0~24_combout\ & (\alu_main|LessThan0~34_combout\ & ((!\alu_main|LessThan0~17_combout\) # (\alu_main|LessThan0~13_combout\)))) ) ) ) # ( \alu_main|LessThan0~11_combout\ & ( !\alu_main|LessThan0~30_combout\ & ( 
-- \alu_main|LessThan0~34_combout\ ) ) ) # ( !\alu_main|LessThan0~11_combout\ & ( !\alu_main|LessThan0~30_combout\ & ( \alu_main|LessThan0~34_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000011010000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_LessThan0~13_combout\,
	datab => \alu_main|ALT_INV_LessThan0~17_combout\,
	datac => \alu_main|ALT_INV_LessThan0~24_combout\,
	datad => \alu_main|ALT_INV_LessThan0~34_combout\,
	datae => \alu_main|ALT_INV_LessThan0~11_combout\,
	dataf => \alu_main|ALT_INV_LessThan0~30_combout\,
	combout => \alu_main|LessThan0~35_combout\);

-- Location: LABCELL_X77_Y6_N12
\alu_main|Mux0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux0~4_combout\ = ( \mux_alu|output[31]~56_combout\ & ( \forward|Mux0~1_combout\ & ( (!\forward|Mux1~0_combout\ & (\mux_alu|output[30]~55_combout\ & (salucontrol_IDEX(1) & !salucontrol_IDEX(3)))) ) ) ) # ( \mux_alu|output[31]~56_combout\ & ( 
-- !\forward|Mux0~1_combout\ & ( (salucontrol_IDEX(1) & !salucontrol_IDEX(3)) ) ) ) # ( !\mux_alu|output[31]~56_combout\ & ( !\forward|Mux0~1_combout\ & ( (!\forward|Mux1~0_combout\ & (\mux_alu|output[30]~55_combout\ & (salucontrol_IDEX(1) & 
-- !salucontrol_IDEX(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000000011110000000000000000000000000000001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux1~0_combout\,
	datab => \mux_alu|ALT_INV_output[30]~55_combout\,
	datac => ALT_INV_salucontrol_IDEX(1),
	datad => ALT_INV_salucontrol_IDEX(3),
	datae => \mux_alu|ALT_INV_output[31]~56_combout\,
	dataf => \forward|ALT_INV_Mux0~1_combout\,
	combout => \alu_main|Mux0~4_combout\);

-- Location: LABCELL_X75_Y8_N6
\alu_main|Mux0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux0~5_combout\ = ( \alu_main|LessThan0~35_combout\ & ( !\alu_main|Mux0~4_combout\ & ( (!\alu_main|Mux0~3_combout\) # ((!\mux_alu|output[29]~54_combout\ & \forward|Mux2~0_combout\)) ) ) ) # ( !\alu_main|LessThan0~35_combout\ & ( 
-- !\alu_main|Mux0~4_combout\ & ( (!\alu_main|Mux0~3_combout\) # ((!\mux_alu|output[29]~54_combout\ & ((\forward|Mux2~0_combout\) # (\alu_main|LessThan0~40_combout\))) # (\mux_alu|output[29]~54_combout\ & (\alu_main|LessThan0~40_combout\ & 
-- \forward|Mux2~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111011101111101010101110111000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux0~3_combout\,
	datab => \mux_alu|ALT_INV_output[29]~54_combout\,
	datac => \alu_main|ALT_INV_LessThan0~40_combout\,
	datad => \forward|ALT_INV_Mux2~0_combout\,
	datae => \alu_main|ALT_INV_LessThan0~35_combout\,
	dataf => \alu_main|ALT_INV_Mux0~4_combout\,
	combout => \alu_main|Mux0~5_combout\);

-- Location: LABCELL_X81_Y8_N0
\alu_main|Mux0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux0~6_combout\ = ( \alu_main|Mux0~7_combout\ & ( \alu_main|Mux0~5_combout\ & ( (!salucontrol_IDEX(0) & ((!salucontrol_IDEX(2) & (\alu_main|Mux0~11_combout\)) # (salucontrol_IDEX(2) & ((\alu_main|Mux0~2_combout\))))) # (salucontrol_IDEX(0) & 
-- (!salucontrol_IDEX(2))) ) ) ) # ( !\alu_main|Mux0~7_combout\ & ( \alu_main|Mux0~5_combout\ & ( (!salucontrol_IDEX(0) & ((!salucontrol_IDEX(2) & (\alu_main|Mux0~11_combout\)) # (salucontrol_IDEX(2) & ((\alu_main|Mux0~2_combout\))))) ) ) ) # ( 
-- \alu_main|Mux0~7_combout\ & ( !\alu_main|Mux0~5_combout\ & ( ((!salucontrol_IDEX(2) & (\alu_main|Mux0~11_combout\)) # (salucontrol_IDEX(2) & ((\alu_main|Mux0~2_combout\)))) # (salucontrol_IDEX(0)) ) ) ) # ( !\alu_main|Mux0~7_combout\ & ( 
-- !\alu_main|Mux0~5_combout\ & ( (!salucontrol_IDEX(0) & ((!salucontrol_IDEX(2) & (\alu_main|Mux0~11_combout\)) # (salucontrol_IDEX(2) & ((\alu_main|Mux0~2_combout\))))) # (salucontrol_IDEX(0) & (salucontrol_IDEX(2))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001100100111011010111010111111100001000001010100100110001101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salucontrol_IDEX(0),
	datab => ALT_INV_salucontrol_IDEX(2),
	datac => \alu_main|ALT_INV_Mux0~11_combout\,
	datad => \alu_main|ALT_INV_Mux0~2_combout\,
	datae => \alu_main|ALT_INV_Mux0~7_combout\,
	dataf => \alu_main|ALT_INV_Mux0~5_combout\,
	combout => \alu_main|Mux0~6_combout\);

-- Location: LABCELL_X81_Y8_N6
\alu_main|Result[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Result\(0) = ( \alu_main|Mux0~6_combout\ & ( (!\alu_main|Mux32~0_combout\) # (\alu_main|Result\(0)) ) ) # ( !\alu_main|Mux0~6_combout\ & ( (\alu_main|Result\(0) & \alu_main|Mux32~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111111111001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \alu_main|ALT_INV_Result\(0),
	datad => \alu_main|ALT_INV_Mux32~0_combout\,
	dataf => \alu_main|ALT_INV_Mux0~6_combout\,
	combout => \alu_main|Result\(0));

-- Location: FF_X77_Y9_N14
\salumainresult_EXMEM[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \alu_main|Result\(0),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => salumainresult_EXMEM(0));

-- Location: FF_X64_Y8_N50
\reg_file|registers[10][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[0]~0_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[10][0]~q\);

-- Location: FF_X64_Y8_N8
\reg_file|registers[9][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[0]~0_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[9][0]~q\);

-- Location: LABCELL_X63_Y8_N12
\reg_file|registers[11][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[11][0]~feeder_combout\ = ( \mux_jal|output[0]~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[0]~0_combout\,
	combout => \reg_file|registers[11][0]~feeder_combout\);

-- Location: FF_X63_Y8_N13
\reg_file|registers[11][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[11][0]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[11][0]~q\);

-- Location: FF_X64_Y8_N26
\reg_file|registers[8][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[0]~0_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[8][0]~q\);

-- Location: LABCELL_X64_Y8_N9
\sreaddata1_IDEX~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~5_combout\ = ( \reg_file|registers[11][0]~q\ & ( \reg_file|registers[8][0]~q\ & ( (!sinstruction_IFID(22) & (((!\sinstruction_IFID[21]~DUPLICATE_q\) # (\reg_file|registers[9][0]~q\)))) # (sinstruction_IFID(22) & 
-- (((\sinstruction_IFID[21]~DUPLICATE_q\)) # (\reg_file|registers[10][0]~q\))) ) ) ) # ( !\reg_file|registers[11][0]~q\ & ( \reg_file|registers[8][0]~q\ & ( (!sinstruction_IFID(22) & (((!\sinstruction_IFID[21]~DUPLICATE_q\) # 
-- (\reg_file|registers[9][0]~q\)))) # (sinstruction_IFID(22) & (\reg_file|registers[10][0]~q\ & ((!\sinstruction_IFID[21]~DUPLICATE_q\)))) ) ) ) # ( \reg_file|registers[11][0]~q\ & ( !\reg_file|registers[8][0]~q\ & ( (!sinstruction_IFID(22) & 
-- (((\reg_file|registers[9][0]~q\ & \sinstruction_IFID[21]~DUPLICATE_q\)))) # (sinstruction_IFID(22) & (((\sinstruction_IFID[21]~DUPLICATE_q\)) # (\reg_file|registers[10][0]~q\))) ) ) ) # ( !\reg_file|registers[11][0]~q\ & ( !\reg_file|registers[8][0]~q\ & 
-- ( (!sinstruction_IFID(22) & (((\reg_file|registers[9][0]~q\ & \sinstruction_IFID[21]~DUPLICATE_q\)))) # (sinstruction_IFID(22) & (\reg_file|registers[10][0]~q\ & ((!\sinstruction_IFID[21]~DUPLICATE_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110000000001010011111111110101001100001111010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[10][0]~q\,
	datab => \reg_file|ALT_INV_registers[9][0]~q\,
	datac => ALT_INV_sinstruction_IFID(22),
	datad => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	datae => \reg_file|ALT_INV_registers[11][0]~q\,
	dataf => \reg_file|ALT_INV_registers[8][0]~q\,
	combout => \sreaddata1_IDEX~5_combout\);

-- Location: FF_X72_Y7_N47
\reg_file|registers[7][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[0]~0_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[7][0]~q\);

-- Location: FF_X72_Y7_N50
\reg_file|registers[6][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[0]~0_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[6][0]~q\);

-- Location: LABCELL_X66_Y7_N39
\reg_file|registers[5][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[5][0]~feeder_combout\ = ( \mux_jal|output[0]~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[0]~0_combout\,
	combout => \reg_file|registers[5][0]~feeder_combout\);

-- Location: FF_X66_Y7_N40
\reg_file|registers[5][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[5][0]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[5][0]~q\);

-- Location: LABCELL_X71_Y7_N51
\reg_file|registers[4][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[4][0]~feeder_combout\ = ( \mux_jal|output[0]~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[0]~0_combout\,
	combout => \reg_file|registers[4][0]~feeder_combout\);

-- Location: FF_X71_Y7_N52
\reg_file|registers[4][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[4][0]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[4][0]~q\);

-- Location: MLABCELL_X72_Y7_N18
\sreaddata1_IDEX~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~8_combout\ = ( sinstruction_IFID(22) & ( \reg_file|registers[4][0]~q\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & ((\reg_file|registers[6][0]~q\))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & (\reg_file|registers[7][0]~q\)) ) ) ) # ( 
-- !sinstruction_IFID(22) & ( \reg_file|registers[4][0]~q\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\) # (\reg_file|registers[5][0]~q\) ) ) ) # ( sinstruction_IFID(22) & ( !\reg_file|registers[4][0]~q\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & 
-- ((\reg_file|registers[6][0]~q\))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & (\reg_file|registers[7][0]~q\)) ) ) ) # ( !sinstruction_IFID(22) & ( !\reg_file|registers[4][0]~q\ & ( (\sinstruction_IFID[21]~DUPLICATE_q\ & \reg_file|registers[5][0]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000110110001101110101010111111110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	datab => \reg_file|ALT_INV_registers[7][0]~q\,
	datac => \reg_file|ALT_INV_registers[6][0]~q\,
	datad => \reg_file|ALT_INV_registers[5][0]~q\,
	datae => ALT_INV_sinstruction_IFID(22),
	dataf => \reg_file|ALT_INV_registers[4][0]~q\,
	combout => \sreaddata1_IDEX~8_combout\);

-- Location: FF_X61_Y9_N31
\reg_file|registers[13][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[0]~0_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[13][0]~q\);

-- Location: FF_X62_Y9_N14
\reg_file|registers[14][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[0]~0_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[14][0]~q\);

-- Location: FF_X63_Y9_N38
\reg_file|registers[12][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[0]~0_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[12][0]~q\);

-- Location: FF_X62_Y9_N44
\reg_file|registers[15][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[0]~0_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[15][0]~q\);

-- Location: LABCELL_X62_Y9_N45
\sreaddata1_IDEX~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~7_combout\ = ( sinstruction_IFID(22) & ( \reg_file|registers[15][0]~q\ & ( (\sinstruction_IFID[21]~DUPLICATE_q\) # (\reg_file|registers[14][0]~q\) ) ) ) # ( !sinstruction_IFID(22) & ( \reg_file|registers[15][0]~q\ & ( 
-- (!\sinstruction_IFID[21]~DUPLICATE_q\ & ((\reg_file|registers[12][0]~q\))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & (\reg_file|registers[13][0]~q\)) ) ) ) # ( sinstruction_IFID(22) & ( !\reg_file|registers[15][0]~q\ & ( (\reg_file|registers[14][0]~q\ & 
-- !\sinstruction_IFID[21]~DUPLICATE_q\) ) ) ) # ( !sinstruction_IFID(22) & ( !\reg_file|registers[15][0]~q\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & ((\reg_file|registers[12][0]~q\))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & 
-- (\reg_file|registers[13][0]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101001100110000000000001111010101010011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[13][0]~q\,
	datab => \reg_file|ALT_INV_registers[14][0]~q\,
	datac => \reg_file|ALT_INV_registers[12][0]~q\,
	datad => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	datae => ALT_INV_sinstruction_IFID(22),
	dataf => \reg_file|ALT_INV_registers[15][0]~q\,
	combout => \sreaddata1_IDEX~7_combout\);

-- Location: FF_X65_Y11_N26
\reg_file|registers[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[0]~0_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[3][0]~q\);

-- Location: FF_X65_Y11_N44
\reg_file|registers[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[0]~0_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[2][0]~q\);

-- Location: MLABCELL_X65_Y9_N33
\reg_file|registers[0][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[0][0]~feeder_combout\ = ( \mux_jal|output[0]~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[0]~0_combout\,
	combout => \reg_file|registers[0][0]~feeder_combout\);

-- Location: FF_X65_Y9_N34
\reg_file|registers[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[0][0]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[0][0]~q\);

-- Location: MLABCELL_X65_Y11_N27
\sreaddata1_IDEX~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~6_combout\ = ( \reg_file|registers[0][0]~q\ & ( sinstruction_IFID(22) & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & ((\reg_file|registers[2][0]~q\))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & (\reg_file|registers[3][0]~q\)) ) ) ) # ( 
-- !\reg_file|registers[0][0]~q\ & ( sinstruction_IFID(22) & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & ((\reg_file|registers[2][0]~q\))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & (\reg_file|registers[3][0]~q\)) ) ) ) # ( \reg_file|registers[0][0]~q\ & ( 
-- !sinstruction_IFID(22) & ( (!\sinstruction_IFID[21]~DUPLICATE_q\) # (\reg_file|registers[1][0]~q\) ) ) ) # ( !\reg_file|registers[0][0]~q\ & ( !sinstruction_IFID(22) & ( (\reg_file|registers[1][0]~q\ & \sinstruction_IFID[21]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111111110000111100110011010101010011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[3][0]~q\,
	datab => \reg_file|ALT_INV_registers[2][0]~q\,
	datac => \reg_file|ALT_INV_registers[1][0]~q\,
	datad => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	datae => \reg_file|ALT_INV_registers[0][0]~q\,
	dataf => ALT_INV_sinstruction_IFID(22),
	combout => \sreaddata1_IDEX~6_combout\);

-- Location: LABCELL_X71_Y8_N6
\sreaddata1_IDEX~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~9_combout\ = ( \sreaddata1_IDEX~7_combout\ & ( \sreaddata1_IDEX~6_combout\ & ( (!sinstruction_IFID(24) & (((!sinstruction_IFID(23)) # (\sreaddata1_IDEX~8_combout\)))) # (sinstruction_IFID(24) & (((sinstruction_IFID(23))) # 
-- (\sreaddata1_IDEX~5_combout\))) ) ) ) # ( !\sreaddata1_IDEX~7_combout\ & ( \sreaddata1_IDEX~6_combout\ & ( (!sinstruction_IFID(24) & (((!sinstruction_IFID(23)) # (\sreaddata1_IDEX~8_combout\)))) # (sinstruction_IFID(24) & (\sreaddata1_IDEX~5_combout\ & 
-- (!sinstruction_IFID(23)))) ) ) ) # ( \sreaddata1_IDEX~7_combout\ & ( !\sreaddata1_IDEX~6_combout\ & ( (!sinstruction_IFID(24) & (((sinstruction_IFID(23) & \sreaddata1_IDEX~8_combout\)))) # (sinstruction_IFID(24) & (((sinstruction_IFID(23))) # 
-- (\sreaddata1_IDEX~5_combout\))) ) ) ) # ( !\sreaddata1_IDEX~7_combout\ & ( !\sreaddata1_IDEX~6_combout\ & ( (!sinstruction_IFID(24) & (((sinstruction_IFID(23) & \sreaddata1_IDEX~8_combout\)))) # (sinstruction_IFID(24) & (\sreaddata1_IDEX~5_combout\ & 
-- (!sinstruction_IFID(23)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100000100110001111111010000110111001101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sreaddata1_IDEX~5_combout\,
	datab => ALT_INV_sinstruction_IFID(24),
	datac => ALT_INV_sinstruction_IFID(23),
	datad => \ALT_INV_sreaddata1_IDEX~8_combout\,
	datae => \ALT_INV_sreaddata1_IDEX~7_combout\,
	dataf => \ALT_INV_sreaddata1_IDEX~6_combout\,
	combout => \sreaddata1_IDEX~9_combout\);

-- Location: FF_X68_Y4_N52
\reg_file|registers[21][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[0]~0_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[21][0]~q\);

-- Location: FF_X67_Y8_N23
\reg_file|registers[25][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[0]~0_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[25][0]~q\);

-- Location: LABCELL_X70_Y10_N24
\reg_file|registers[29][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[29][0]~feeder_combout\ = ( \mux_jal|output[0]~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[0]~0_combout\,
	combout => \reg_file|registers[29][0]~feeder_combout\);

-- Location: FF_X70_Y10_N26
\reg_file|registers[29][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[29][0]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[29][0]~q\);

-- Location: FF_X71_Y9_N25
\reg_file|registers[17][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[0]~0_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[17][0]~q\);

-- Location: LABCELL_X68_Y4_N48
\sreaddata1_IDEX~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~1_combout\ = ( \reg_file|registers[29][0]~q\ & ( \reg_file|registers[17][0]~q\ & ( (!\sinstruction_IFID[24]~DUPLICATE_q\ & (((!sinstruction_IFID(23))) # (\reg_file|registers[21][0]~q\))) # (\sinstruction_IFID[24]~DUPLICATE_q\ & 
-- (((sinstruction_IFID(23)) # (\reg_file|registers[25][0]~q\)))) ) ) ) # ( !\reg_file|registers[29][0]~q\ & ( \reg_file|registers[17][0]~q\ & ( (!\sinstruction_IFID[24]~DUPLICATE_q\ & (((!sinstruction_IFID(23))) # (\reg_file|registers[21][0]~q\))) # 
-- (\sinstruction_IFID[24]~DUPLICATE_q\ & (((\reg_file|registers[25][0]~q\ & !sinstruction_IFID(23))))) ) ) ) # ( \reg_file|registers[29][0]~q\ & ( !\reg_file|registers[17][0]~q\ & ( (!\sinstruction_IFID[24]~DUPLICATE_q\ & (\reg_file|registers[21][0]~q\ & 
-- ((sinstruction_IFID(23))))) # (\sinstruction_IFID[24]~DUPLICATE_q\ & (((sinstruction_IFID(23)) # (\reg_file|registers[25][0]~q\)))) ) ) ) # ( !\reg_file|registers[29][0]~q\ & ( !\reg_file|registers[17][0]~q\ & ( (!\sinstruction_IFID[24]~DUPLICATE_q\ & 
-- (\reg_file|registers[21][0]~q\ & ((sinstruction_IFID(23))))) # (\sinstruction_IFID[24]~DUPLICATE_q\ & (((\reg_file|registers[25][0]~q\ & !sinstruction_IFID(23))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100010000001010111011110101111001000101010111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IFID[24]~DUPLICATE_q\,
	datab => \reg_file|ALT_INV_registers[21][0]~q\,
	datac => \reg_file|ALT_INV_registers[25][0]~q\,
	datad => ALT_INV_sinstruction_IFID(23),
	datae => \reg_file|ALT_INV_registers[29][0]~q\,
	dataf => \reg_file|ALT_INV_registers[17][0]~q\,
	combout => \sreaddata1_IDEX~1_combout\);

-- Location: FF_X70_Y12_N11
\reg_file|registers[30][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[0]~0_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[30][0]~q\);

-- Location: FF_X70_Y12_N38
\reg_file|registers[26][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[0]~0_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[26][0]~q\);

-- Location: FF_X68_Y9_N49
\reg_file|registers[18][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[0]~0_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[18][0]~q\);

-- Location: LABCELL_X67_Y11_N36
\reg_file|registers[22][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[22][0]~feeder_combout\ = ( \mux_jal|output[0]~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[0]~0_combout\,
	combout => \reg_file|registers[22][0]~feeder_combout\);

-- Location: FF_X67_Y11_N38
\reg_file|registers[22][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[22][0]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[22][0]~q\);

-- Location: LABCELL_X70_Y12_N6
\sreaddata1_IDEX~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~2_combout\ = ( sinstruction_IFID(23) & ( \reg_file|registers[22][0]~q\ & ( (!\sinstruction_IFID[24]~DUPLICATE_q\) # (\reg_file|registers[30][0]~q\) ) ) ) # ( !sinstruction_IFID(23) & ( \reg_file|registers[22][0]~q\ & ( 
-- (!\sinstruction_IFID[24]~DUPLICATE_q\ & ((\reg_file|registers[18][0]~q\))) # (\sinstruction_IFID[24]~DUPLICATE_q\ & (\reg_file|registers[26][0]~q\)) ) ) ) # ( sinstruction_IFID(23) & ( !\reg_file|registers[22][0]~q\ & ( 
-- (\sinstruction_IFID[24]~DUPLICATE_q\ & \reg_file|registers[30][0]~q\) ) ) ) # ( !sinstruction_IFID(23) & ( !\reg_file|registers[22][0]~q\ & ( (!\sinstruction_IFID[24]~DUPLICATE_q\ & ((\reg_file|registers[18][0]~q\))) # (\sinstruction_IFID[24]~DUPLICATE_q\ 
-- & (\reg_file|registers[26][0]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000100010001000100000101101011111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IFID[24]~DUPLICATE_q\,
	datab => \reg_file|ALT_INV_registers[30][0]~q\,
	datac => \reg_file|ALT_INV_registers[26][0]~q\,
	datad => \reg_file|ALT_INV_registers[18][0]~q\,
	datae => ALT_INV_sinstruction_IFID(23),
	dataf => \reg_file|ALT_INV_registers[22][0]~q\,
	combout => \sreaddata1_IDEX~2_combout\);

-- Location: FF_X73_Y6_N35
\reg_file|registers[20][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[0]~0_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[20][0]~q\);

-- Location: LABCELL_X67_Y5_N51
\reg_file|registers[28][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[28][0]~feeder_combout\ = ( \mux_jal|output[0]~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[0]~0_combout\,
	combout => \reg_file|registers[28][0]~feeder_combout\);

-- Location: FF_X67_Y5_N52
\reg_file|registers[28][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[28][0]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[28][0]~q\);

-- Location: FF_X71_Y6_N29
\reg_file|registers[16][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[0]~0_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[16][0]~q\);

-- Location: LABCELL_X70_Y5_N36
\reg_file|registers[24][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[24][0]~feeder_combout\ = \mux_jal|output[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mux_jal|ALT_INV_output[0]~0_combout\,
	combout => \reg_file|registers[24][0]~feeder_combout\);

-- Location: FF_X70_Y5_N38
\reg_file|registers[24][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[24][0]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[24][0]~q\);

-- Location: LABCELL_X71_Y6_N42
\sreaddata1_IDEX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~0_combout\ = ( \reg_file|registers[16][0]~q\ & ( \reg_file|registers[24][0]~q\ & ( (!sinstruction_IFID(23)) # ((!\sinstruction_IFID[24]~DUPLICATE_q\ & (\reg_file|registers[20][0]~q\)) # (\sinstruction_IFID[24]~DUPLICATE_q\ & 
-- ((\reg_file|registers[28][0]~q\)))) ) ) ) # ( !\reg_file|registers[16][0]~q\ & ( \reg_file|registers[24][0]~q\ & ( (!\sinstruction_IFID[24]~DUPLICATE_q\ & (\reg_file|registers[20][0]~q\ & ((sinstruction_IFID(23))))) # (\sinstruction_IFID[24]~DUPLICATE_q\ 
-- & (((!sinstruction_IFID(23)) # (\reg_file|registers[28][0]~q\)))) ) ) ) # ( \reg_file|registers[16][0]~q\ & ( !\reg_file|registers[24][0]~q\ & ( (!\sinstruction_IFID[24]~DUPLICATE_q\ & (((!sinstruction_IFID(23))) # (\reg_file|registers[20][0]~q\))) # 
-- (\sinstruction_IFID[24]~DUPLICATE_q\ & (((\reg_file|registers[28][0]~q\ & sinstruction_IFID(23))))) ) ) ) # ( !\reg_file|registers[16][0]~q\ & ( !\reg_file|registers[24][0]~q\ & ( (sinstruction_IFID(23) & ((!\sinstruction_IFID[24]~DUPLICATE_q\ & 
-- (\reg_file|registers[20][0]~q\)) # (\sinstruction_IFID[24]~DUPLICATE_q\ & ((\reg_file|registers[28][0]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000111110011000100011100110011010001111111111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[20][0]~q\,
	datab => \ALT_INV_sinstruction_IFID[24]~DUPLICATE_q\,
	datac => \reg_file|ALT_INV_registers[28][0]~q\,
	datad => ALT_INV_sinstruction_IFID(23),
	datae => \reg_file|ALT_INV_registers[16][0]~q\,
	dataf => \reg_file|ALT_INV_registers[24][0]~q\,
	combout => \sreaddata1_IDEX~0_combout\);

-- Location: FF_X56_Y9_N26
\reg_file|registers[19][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[0]~0_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[19][0]~q\);

-- Location: MLABCELL_X59_Y9_N39
\reg_file|registers[23][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[23][0]~feeder_combout\ = ( \mux_jal|output[0]~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[0]~0_combout\,
	combout => \reg_file|registers[23][0]~feeder_combout\);

-- Location: FF_X59_Y9_N41
\reg_file|registers[23][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[23][0]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[23][0]~q\);

-- Location: FF_X56_Y9_N8
\reg_file|registers[27][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[0]~0_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[27][0]~q\);

-- Location: FF_X56_Y9_N2
\reg_file|registers[31][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[0]~0_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[31][0]~q\);

-- Location: LABCELL_X56_Y9_N3
\sreaddata1_IDEX~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~3_combout\ = ( \reg_file|registers[31][0]~q\ & ( \sinstruction_IFID[24]~DUPLICATE_q\ & ( (sinstruction_IFID(23)) # (\reg_file|registers[27][0]~q\) ) ) ) # ( !\reg_file|registers[31][0]~q\ & ( \sinstruction_IFID[24]~DUPLICATE_q\ & ( 
-- (\reg_file|registers[27][0]~q\ & !sinstruction_IFID(23)) ) ) ) # ( \reg_file|registers[31][0]~q\ & ( !\sinstruction_IFID[24]~DUPLICATE_q\ & ( (!sinstruction_IFID(23) & (\reg_file|registers[19][0]~q\)) # (sinstruction_IFID(23) & 
-- ((\reg_file|registers[23][0]~q\))) ) ) ) # ( !\reg_file|registers[31][0]~q\ & ( !\sinstruction_IFID[24]~DUPLICATE_q\ & ( (!sinstruction_IFID(23) & (\reg_file|registers[19][0]~q\)) # (sinstruction_IFID(23) & ((\reg_file|registers[23][0]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011010101010011001100001111000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[19][0]~q\,
	datab => \reg_file|ALT_INV_registers[23][0]~q\,
	datac => \reg_file|ALT_INV_registers[27][0]~q\,
	datad => ALT_INV_sinstruction_IFID(23),
	datae => \reg_file|ALT_INV_registers[31][0]~q\,
	dataf => \ALT_INV_sinstruction_IFID[24]~DUPLICATE_q\,
	combout => \sreaddata1_IDEX~3_combout\);

-- Location: LABCELL_X71_Y6_N12
\sreaddata1_IDEX~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~4_combout\ = ( \sinstruction_IFID[21]~DUPLICATE_q\ & ( \sreaddata1_IDEX~3_combout\ & ( (sinstruction_IFID(22)) # (\sreaddata1_IDEX~1_combout\) ) ) ) # ( !\sinstruction_IFID[21]~DUPLICATE_q\ & ( \sreaddata1_IDEX~3_combout\ & ( 
-- (!sinstruction_IFID(22) & ((\sreaddata1_IDEX~0_combout\))) # (sinstruction_IFID(22) & (\sreaddata1_IDEX~2_combout\)) ) ) ) # ( \sinstruction_IFID[21]~DUPLICATE_q\ & ( !\sreaddata1_IDEX~3_combout\ & ( (\sreaddata1_IDEX~1_combout\ & !sinstruction_IFID(22)) 
-- ) ) ) # ( !\sinstruction_IFID[21]~DUPLICATE_q\ & ( !\sreaddata1_IDEX~3_combout\ & ( (!sinstruction_IFID(22) & ((\sreaddata1_IDEX~0_combout\))) # (sinstruction_IFID(22) & (\sreaddata1_IDEX~2_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011010100000101000000000011111100110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sreaddata1_IDEX~1_combout\,
	datab => \ALT_INV_sreaddata1_IDEX~2_combout\,
	datac => ALT_INV_sinstruction_IFID(22),
	datad => \ALT_INV_sreaddata1_IDEX~0_combout\,
	datae => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	dataf => \ALT_INV_sreaddata1_IDEX~3_combout\,
	combout => \sreaddata1_IDEX~4_combout\);

-- Location: LABCELL_X71_Y6_N0
\sreaddata1_IDEX~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~10_combout\ = ( \sreaddata1_IDEX~9_combout\ & ( \sreaddata1_IDEX~4_combout\ ) ) # ( !\sreaddata1_IDEX~9_combout\ & ( \sreaddata1_IDEX~4_combout\ & ( sinstruction_IFID(25) ) ) ) # ( \sreaddata1_IDEX~9_combout\ & ( 
-- !\sreaddata1_IDEX~4_combout\ & ( !sinstruction_IFID(25) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_sinstruction_IFID(25),
	datae => \ALT_INV_sreaddata1_IDEX~9_combout\,
	dataf => \ALT_INV_sreaddata1_IDEX~4_combout\,
	combout => \sreaddata1_IDEX~10_combout\);

-- Location: FF_X71_Y6_N1
\sreaddata1_IDEX[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sreaddata1_IDEX~10_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata1_IDEX(0));

-- Location: LABCELL_X74_Y9_N54
\forward|Mux31~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux31~0_combout\ = ( sreaddata1_IDEX(0) & ( \forward|rd1_out[0]~2_combout\ & ( (\forward|Mux3~0_combout\) # (\mux_jal|output[0]~0_combout\) ) ) ) # ( !sreaddata1_IDEX(0) & ( \forward|rd1_out[0]~2_combout\ & ( (\mux_jal|output[0]~0_combout\ & 
-- !\forward|Mux3~0_combout\) ) ) ) # ( sreaddata1_IDEX(0) & ( !\forward|rd1_out[0]~2_combout\ & ( (salumainresult_EXMEM(0)) # (\forward|Mux3~0_combout\) ) ) ) # ( !sreaddata1_IDEX(0) & ( !\forward|rd1_out[0]~2_combout\ & ( (!\forward|Mux3~0_combout\ & 
-- salumainresult_EXMEM(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000011111111111101010000010100000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_jal|ALT_INV_output[0]~0_combout\,
	datac => \forward|ALT_INV_Mux3~0_combout\,
	datad => ALT_INV_salumainresult_EXMEM(0),
	datae => ALT_INV_sreaddata1_IDEX(0),
	dataf => \forward|ALT_INV_rd1_out[0]~2_combout\,
	combout => \forward|Mux31~0_combout\);

-- Location: LABCELL_X75_Y9_N36
\alu_main|ShiftLeft1~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft1~15_combout\ = ( \mux_alu|output[4]~12_combout\ & ( \mux_alu|output[5]~14_combout\ & ( (!\forward|Mux31~0_combout\ & (((\forward|Mux30~0_combout\) # (\mux_alu|output[6]~16_combout\)))) # (\forward|Mux31~0_combout\ & 
-- (((!\forward|Mux30~0_combout\)) # (\mux_alu|output[3]~10_combout\))) ) ) ) # ( !\mux_alu|output[4]~12_combout\ & ( \mux_alu|output[5]~14_combout\ & ( (!\forward|Mux31~0_combout\ & (((\mux_alu|output[6]~16_combout\ & !\forward|Mux30~0_combout\)))) # 
-- (\forward|Mux31~0_combout\ & (((!\forward|Mux30~0_combout\)) # (\mux_alu|output[3]~10_combout\))) ) ) ) # ( \mux_alu|output[4]~12_combout\ & ( !\mux_alu|output[5]~14_combout\ & ( (!\forward|Mux31~0_combout\ & (((\forward|Mux30~0_combout\) # 
-- (\mux_alu|output[6]~16_combout\)))) # (\forward|Mux31~0_combout\ & (\mux_alu|output[3]~10_combout\ & ((\forward|Mux30~0_combout\)))) ) ) ) # ( !\mux_alu|output[4]~12_combout\ & ( !\mux_alu|output[5]~14_combout\ & ( (!\forward|Mux31~0_combout\ & 
-- (((\mux_alu|output[6]~16_combout\ & !\forward|Mux30~0_combout\)))) # (\forward|Mux31~0_combout\ & (\mux_alu|output[3]~10_combout\ & ((\forward|Mux30~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000010001000010101011101101011111000100010101111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux31~0_combout\,
	datab => \mux_alu|ALT_INV_output[3]~10_combout\,
	datac => \mux_alu|ALT_INV_output[6]~16_combout\,
	datad => \forward|ALT_INV_Mux30~0_combout\,
	datae => \mux_alu|ALT_INV_output[4]~12_combout\,
	dataf => \mux_alu|ALT_INV_output[5]~14_combout\,
	combout => \alu_main|ShiftLeft1~15_combout\);

-- Location: LABCELL_X79_Y9_N3
\alu_main|ShiftLeft1~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft1~24_combout\ = ( \alu_main|ShiftLeft1~9_combout\ & ( (!\forward|Mux28~0_combout\ & ((!\forward|Mux29~0_combout\ & ((\alu_main|ShiftLeft1~23_combout\))) # (\forward|Mux29~0_combout\ & (\alu_main|ShiftLeft1~15_combout\)))) # 
-- (\forward|Mux28~0_combout\ & (((!\forward|Mux29~0_combout\)))) ) ) # ( !\alu_main|ShiftLeft1~9_combout\ & ( (!\forward|Mux28~0_combout\ & ((!\forward|Mux29~0_combout\ & ((\alu_main|ShiftLeft1~23_combout\))) # (\forward|Mux29~0_combout\ & 
-- (\alu_main|ShiftLeft1~15_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010000000101010001001010010111100100101001011110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux28~0_combout\,
	datab => \alu_main|ALT_INV_ShiftLeft1~15_combout\,
	datac => \forward|ALT_INV_Mux29~0_combout\,
	datad => \alu_main|ALT_INV_ShiftLeft1~23_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft1~9_combout\,
	combout => \alu_main|ShiftLeft1~24_combout\);

-- Location: MLABCELL_X78_Y5_N21
\alu_main|Mux10~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux10~6_combout\ = ( \alu_main|ShiftLeft1~24_combout\ & ( \alu_main|ShiftLeft0~23_combout\ & ( (!\alu_main|Mux1~0_combout\ & ((\alu_main|Mux1~1_combout\) # (\alu_main|Mux10~3_combout\))) # (\alu_main|Mux1~0_combout\ & 
-- ((!\alu_main|Mux1~1_combout\))) ) ) ) # ( !\alu_main|ShiftLeft1~24_combout\ & ( \alu_main|ShiftLeft0~23_combout\ & ( (!\alu_main|Mux1~0_combout\ & ((\alu_main|Mux1~1_combout\) # (\alu_main|Mux10~3_combout\))) ) ) ) # ( \alu_main|ShiftLeft1~24_combout\ & ( 
-- !\alu_main|ShiftLeft0~23_combout\ & ( (!\alu_main|Mux1~1_combout\ & ((\alu_main|Mux1~0_combout\) # (\alu_main|Mux10~3_combout\))) ) ) ) # ( !\alu_main|ShiftLeft1~24_combout\ & ( !\alu_main|ShiftLeft0~23_combout\ & ( (\alu_main|Mux10~3_combout\ & 
-- (!\alu_main|Mux1~0_combout\ & !\alu_main|Mux1~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000000001111110000000000110000111100000011111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \alu_main|ALT_INV_Mux10~3_combout\,
	datac => \alu_main|ALT_INV_Mux1~0_combout\,
	datad => \alu_main|ALT_INV_Mux1~1_combout\,
	datae => \alu_main|ALT_INV_ShiftLeft1~24_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft0~23_combout\,
	combout => \alu_main|Mux10~6_combout\);

-- Location: LABCELL_X77_Y6_N42
\alu_main|ShiftRight1~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight1~23_combout\ = ( \mux_alu|output[10]~24_combout\ & ( \mux_alu|output[11]~26_combout\ & ( (!\forward|Mux30~0_combout\) # ((!\forward|Mux31~0_combout\ & ((\mux_alu|output[12]~28_combout\))) # (\forward|Mux31~0_combout\ & 
-- (\mux_alu|output[13]~31_combout\))) ) ) ) # ( !\mux_alu|output[10]~24_combout\ & ( \mux_alu|output[11]~26_combout\ & ( (!\forward|Mux31~0_combout\ & (((\mux_alu|output[12]~28_combout\ & \forward|Mux30~0_combout\)))) # (\forward|Mux31~0_combout\ & 
-- (((!\forward|Mux30~0_combout\)) # (\mux_alu|output[13]~31_combout\))) ) ) ) # ( \mux_alu|output[10]~24_combout\ & ( !\mux_alu|output[11]~26_combout\ & ( (!\forward|Mux31~0_combout\ & (((!\forward|Mux30~0_combout\) # (\mux_alu|output[12]~28_combout\)))) # 
-- (\forward|Mux31~0_combout\ & (\mux_alu|output[13]~31_combout\ & ((\forward|Mux30~0_combout\)))) ) ) ) # ( !\mux_alu|output[10]~24_combout\ & ( !\mux_alu|output[11]~26_combout\ & ( (\forward|Mux30~0_combout\ & ((!\forward|Mux31~0_combout\ & 
-- ((\mux_alu|output[12]~28_combout\))) # (\forward|Mux31~0_combout\ & (\mux_alu|output[13]~31_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011011101010100001101101010101000110111111111100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux31~0_combout\,
	datab => \mux_alu|ALT_INV_output[13]~31_combout\,
	datac => \mux_alu|ALT_INV_output[12]~28_combout\,
	datad => \forward|ALT_INV_Mux30~0_combout\,
	datae => \mux_alu|ALT_INV_output[10]~24_combout\,
	dataf => \mux_alu|ALT_INV_output[11]~26_combout\,
	combout => \alu_main|ShiftRight1~23_combout\);

-- Location: LABCELL_X77_Y6_N24
\alu_main|Mux10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux10~0_combout\ = ( \alu_main|ShiftRight1~18_combout\ & ( \alu_main|ShiftRight1~19_combout\ & ( ((!\forward|Mux29~0_combout\ & (\alu_main|ShiftRight1~23_combout\)) # (\forward|Mux29~0_combout\ & ((\alu_main|ShiftRight1~25_combout\)))) # 
-- (\forward|Mux28~0_combout\) ) ) ) # ( !\alu_main|ShiftRight1~18_combout\ & ( \alu_main|ShiftRight1~19_combout\ & ( (!\forward|Mux28~0_combout\ & ((!\forward|Mux29~0_combout\ & (\alu_main|ShiftRight1~23_combout\)) # (\forward|Mux29~0_combout\ & 
-- ((\alu_main|ShiftRight1~25_combout\))))) # (\forward|Mux28~0_combout\ & (((\forward|Mux29~0_combout\)))) ) ) ) # ( \alu_main|ShiftRight1~18_combout\ & ( !\alu_main|ShiftRight1~19_combout\ & ( (!\forward|Mux28~0_combout\ & ((!\forward|Mux29~0_combout\ & 
-- (\alu_main|ShiftRight1~23_combout\)) # (\forward|Mux29~0_combout\ & ((\alu_main|ShiftRight1~25_combout\))))) # (\forward|Mux28~0_combout\ & (((!\forward|Mux29~0_combout\)))) ) ) ) # ( !\alu_main|ShiftRight1~18_combout\ & ( 
-- !\alu_main|ShiftRight1~19_combout\ & ( (!\forward|Mux28~0_combout\ & ((!\forward|Mux29~0_combout\ & (\alu_main|ShiftRight1~23_combout\)) # (\forward|Mux29~0_combout\ & ((\alu_main|ShiftRight1~25_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010011100000111101000100101001011110111010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux28~0_combout\,
	datab => \alu_main|ALT_INV_ShiftRight1~23_combout\,
	datac => \forward|ALT_INV_Mux29~0_combout\,
	datad => \alu_main|ALT_INV_ShiftRight1~25_combout\,
	datae => \alu_main|ALT_INV_ShiftRight1~18_combout\,
	dataf => \alu_main|ALT_INV_ShiftRight1~19_combout\,
	combout => \alu_main|Mux10~0_combout\);

-- Location: MLABCELL_X78_Y5_N54
\alu_main|Mux10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux10~1_combout\ = ( \alu_main|ShiftRight1~40_combout\ & ( \alu_main|ShiftRight0~40_combout\ ) ) # ( !\alu_main|ShiftRight1~40_combout\ & ( \alu_main|ShiftRight0~40_combout\ & ( (!salucontrol_IDEX(1)) # ((!\forward|Mux27~0_combout\ & 
-- !\alu_main|ShiftLeft1~6_combout\)) ) ) ) # ( \alu_main|ShiftRight1~40_combout\ & ( !\alu_main|ShiftRight0~40_combout\ & ( (salucontrol_IDEX(1) & ((\alu_main|ShiftLeft1~6_combout\) # (\forward|Mux27~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000011111111111111110000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \forward|ALT_INV_Mux27~0_combout\,
	datac => \alu_main|ALT_INV_ShiftLeft1~6_combout\,
	datad => ALT_INV_salucontrol_IDEX(1),
	datae => \alu_main|ALT_INV_ShiftRight1~40_combout\,
	dataf => \alu_main|ALT_INV_ShiftRight0~40_combout\,
	combout => \alu_main|Mux10~1_combout\);

-- Location: LABCELL_X83_Y7_N24
\alu_main|ShiftRight0~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight0~23_combout\ = ( \mux_alu|output[12]~28_combout\ & ( \mux_alu|output[11]~26_combout\ & ( (!\sinstruction_IDEX[7]~DUPLICATE_q\ & (((\mux_alu|output[10]~24_combout\)) # (\sinstruction_IDEX[6]~DUPLICATE_q\))) # 
-- (\sinstruction_IDEX[7]~DUPLICATE_q\ & ((!\sinstruction_IDEX[6]~DUPLICATE_q\) # ((\mux_alu|output[13]~31_combout\)))) ) ) ) # ( !\mux_alu|output[12]~28_combout\ & ( \mux_alu|output[11]~26_combout\ & ( (!\sinstruction_IDEX[7]~DUPLICATE_q\ & 
-- (((\mux_alu|output[10]~24_combout\)) # (\sinstruction_IDEX[6]~DUPLICATE_q\))) # (\sinstruction_IDEX[7]~DUPLICATE_q\ & (\sinstruction_IDEX[6]~DUPLICATE_q\ & ((\mux_alu|output[13]~31_combout\)))) ) ) ) # ( \mux_alu|output[12]~28_combout\ & ( 
-- !\mux_alu|output[11]~26_combout\ & ( (!\sinstruction_IDEX[7]~DUPLICATE_q\ & (!\sinstruction_IDEX[6]~DUPLICATE_q\ & (\mux_alu|output[10]~24_combout\))) # (\sinstruction_IDEX[7]~DUPLICATE_q\ & ((!\sinstruction_IDEX[6]~DUPLICATE_q\) # 
-- ((\mux_alu|output[13]~31_combout\)))) ) ) ) # ( !\mux_alu|output[12]~28_combout\ & ( !\mux_alu|output[11]~26_combout\ & ( (!\sinstruction_IDEX[7]~DUPLICATE_q\ & (!\sinstruction_IDEX[6]~DUPLICATE_q\ & (\mux_alu|output[10]~24_combout\))) # 
-- (\sinstruction_IDEX[7]~DUPLICATE_q\ & (\sinstruction_IDEX[6]~DUPLICATE_q\ & ((\mux_alu|output[13]~31_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001010011000101110100101010001110110110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IDEX[7]~DUPLICATE_q\,
	datab => \ALT_INV_sinstruction_IDEX[6]~DUPLICATE_q\,
	datac => \mux_alu|ALT_INV_output[10]~24_combout\,
	datad => \mux_alu|ALT_INV_output[13]~31_combout\,
	datae => \mux_alu|ALT_INV_output[12]~28_combout\,
	dataf => \mux_alu|ALT_INV_output[11]~26_combout\,
	combout => \alu_main|ShiftRight0~23_combout\);

-- Location: LABCELL_X83_Y7_N33
\alu_main|Mux10~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux10~2_combout\ = ( \alu_main|ShiftRight0~18_combout\ & ( \alu_main|ShiftRight0~23_combout\ & ( (!sinstruction_IDEX(8)) # ((!\sinstruction_IDEX[9]~DUPLICATE_q\ & (\alu_main|ShiftRight0~25_combout\)) # (\sinstruction_IDEX[9]~DUPLICATE_q\ & 
-- ((\alu_main|ShiftRight0~19_combout\)))) ) ) ) # ( !\alu_main|ShiftRight0~18_combout\ & ( \alu_main|ShiftRight0~23_combout\ & ( (!sinstruction_IDEX(8) & (!\sinstruction_IDEX[9]~DUPLICATE_q\)) # (sinstruction_IDEX(8) & ((!\sinstruction_IDEX[9]~DUPLICATE_q\ 
-- & (\alu_main|ShiftRight0~25_combout\)) # (\sinstruction_IDEX[9]~DUPLICATE_q\ & ((\alu_main|ShiftRight0~19_combout\))))) ) ) ) # ( \alu_main|ShiftRight0~18_combout\ & ( !\alu_main|ShiftRight0~23_combout\ & ( (!sinstruction_IDEX(8) & 
-- (\sinstruction_IDEX[9]~DUPLICATE_q\)) # (sinstruction_IDEX(8) & ((!\sinstruction_IDEX[9]~DUPLICATE_q\ & (\alu_main|ShiftRight0~25_combout\)) # (\sinstruction_IDEX[9]~DUPLICATE_q\ & ((\alu_main|ShiftRight0~19_combout\))))) ) ) ) # ( 
-- !\alu_main|ShiftRight0~18_combout\ & ( !\alu_main|ShiftRight0~23_combout\ & ( (sinstruction_IDEX(8) & ((!\sinstruction_IDEX[9]~DUPLICATE_q\ & (\alu_main|ShiftRight0~25_combout\)) # (\sinstruction_IDEX[9]~DUPLICATE_q\ & 
-- ((\alu_main|ShiftRight0~19_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101001001100011011110001100100111011010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IDEX(8),
	datab => \ALT_INV_sinstruction_IDEX[9]~DUPLICATE_q\,
	datac => \alu_main|ALT_INV_ShiftRight0~25_combout\,
	datad => \alu_main|ALT_INV_ShiftRight0~19_combout\,
	datae => \alu_main|ALT_INV_ShiftRight0~18_combout\,
	dataf => \alu_main|ALT_INV_ShiftRight0~23_combout\,
	combout => \alu_main|Mux10~2_combout\);

-- Location: LABCELL_X83_Y7_N36
\alu_main|Mux10~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux10~4_combout\ = ( \alu_main|Mux10~3_combout\ & ( \alu_main|Mux10~2_combout\ & ( (!salucontrol_IDEX(1) & (!\sinstruction_IDEX[10]~DUPLICATE_q\ & (!salucontrol_IDEX(2) & salucontrol_IDEX(3)))) ) ) ) # ( !\alu_main|Mux10~3_combout\ & ( 
-- \alu_main|Mux10~2_combout\ & ( (!salucontrol_IDEX(2) & ((!salucontrol_IDEX(3)) # ((!salucontrol_IDEX(1) & !\sinstruction_IDEX[10]~DUPLICATE_q\)))) ) ) ) # ( !\alu_main|Mux10~3_combout\ & ( !\alu_main|Mux10~2_combout\ & ( (!salucontrol_IDEX(2) & 
-- !salucontrol_IDEX(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000000000000000000011110000100000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salucontrol_IDEX(1),
	datab => \ALT_INV_sinstruction_IDEX[10]~DUPLICATE_q\,
	datac => ALT_INV_salucontrol_IDEX(2),
	datad => ALT_INV_salucontrol_IDEX(3),
	datae => \alu_main|ALT_INV_Mux10~3_combout\,
	dataf => \alu_main|ALT_INV_Mux10~2_combout\,
	combout => \alu_main|Mux10~4_combout\);

-- Location: MLABCELL_X78_Y5_N24
\alu_main|Mux10~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux10~5_combout\ = ( \alu_main|Mux10~1_combout\ & ( !\alu_main|Mux10~4_combout\ & ( (!\alu_main|Mux12~0_combout\) # ((!\alu_main|Mux8~3_combout\ & ((!\alu_main|Mux10~0_combout\) # (!\alu_main|Mux8~1_combout\)))) ) ) ) # ( 
-- !\alu_main|Mux10~1_combout\ & ( !\alu_main|Mux10~4_combout\ & ( (!\alu_main|Mux12~0_combout\) # ((!\alu_main|Mux10~0_combout\) # (!\alu_main|Mux8~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111101110111110101110101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux12~0_combout\,
	datab => \alu_main|ALT_INV_Mux10~0_combout\,
	datac => \alu_main|ALT_INV_Mux8~3_combout\,
	datad => \alu_main|ALT_INV_Mux8~1_combout\,
	datae => \alu_main|ALT_INV_Mux10~1_combout\,
	dataf => \alu_main|ALT_INV_Mux10~4_combout\,
	combout => \alu_main|Mux10~5_combout\);

-- Location: MLABCELL_X78_Y5_N12
\alu_main|Mux10~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux10~7_combout\ = ( \alu_main|Mux10~6_combout\ & ( \alu_main|Mux10~5_combout\ & ( (!\alu_main|Mux28~0_combout\ & (\alu_main|Mux12~2_combout\)) # (\alu_main|Mux28~0_combout\ & ((!\alu_main|Mux12~2_combout\ & ((\alu_main|Result~6_combout\))) # 
-- (\alu_main|Mux12~2_combout\ & (\alu_main|Add0~41_sumout\)))) ) ) ) # ( !\alu_main|Mux10~6_combout\ & ( \alu_main|Mux10~5_combout\ & ( (\alu_main|Mux28~0_combout\ & ((!\alu_main|Mux12~2_combout\ & ((\alu_main|Result~6_combout\))) # 
-- (\alu_main|Mux12~2_combout\ & (\alu_main|Add0~41_sumout\)))) ) ) ) # ( \alu_main|Mux10~6_combout\ & ( !\alu_main|Mux10~5_combout\ & ( (!\alu_main|Mux28~0_combout\) # ((!\alu_main|Mux12~2_combout\ & ((\alu_main|Result~6_combout\))) # 
-- (\alu_main|Mux12~2_combout\ & (\alu_main|Add0~41_sumout\))) ) ) ) # ( !\alu_main|Mux10~6_combout\ & ( !\alu_main|Mux10~5_combout\ & ( (!\alu_main|Mux28~0_combout\ & (!\alu_main|Mux12~2_combout\)) # (\alu_main|Mux28~0_combout\ & 
-- ((!\alu_main|Mux12~2_combout\ & ((\alu_main|Result~6_combout\))) # (\alu_main|Mux12~2_combout\ & (\alu_main|Add0~41_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100111001101101010111110111100000001010001010010001101100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux28~0_combout\,
	datab => \alu_main|ALT_INV_Mux12~2_combout\,
	datac => \alu_main|ALT_INV_Add0~41_sumout\,
	datad => \alu_main|ALT_INV_Result~6_combout\,
	datae => \alu_main|ALT_INV_Mux10~6_combout\,
	dataf => \alu_main|ALT_INV_Mux10~5_combout\,
	combout => \alu_main|Mux10~7_combout\);

-- Location: MLABCELL_X78_Y5_N45
\alu_main|Result[10]\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Result\(10) = ( \alu_main|Mux32~0_combout\ & ( \alu_main|Result\(10) ) ) # ( !\alu_main|Mux32~0_combout\ & ( \alu_main|Mux10~7_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \alu_main|ALT_INV_Mux10~7_combout\,
	datad => \alu_main|ALT_INV_Result\(10),
	dataf => \alu_main|ALT_INV_Mux32~0_combout\,
	combout => \alu_main|Result\(10));

-- Location: FF_X78_Y5_N50
\salumainresult_EXMEM[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \alu_main|Result\(10),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => salumainresult_EXMEM(10));

-- Location: FF_X74_Y9_N37
\salumainresult_MEMWB[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => salumainresult_EXMEM(10),
	sclr => \process_8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => salumainresult_MEMWB(10));

-- Location: LABCELL_X75_Y11_N3
\smemreaddata_MEMWB[10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \smemreaddata_MEMWB[10]~feeder_combout\ = ( \mem|altsyncram_component|auto_generated|q_a\(10) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mem|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	combout => \smemreaddata_MEMWB[10]~feeder_combout\);

-- Location: FF_X75_Y11_N4
\smemreaddata_MEMWB[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \smemreaddata_MEMWB[10]~feeder_combout\,
	sclr => \process_8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => smemreaddata_MEMWB(10));

-- Location: LABCELL_X81_Y12_N0
\spc_EXMEM[10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \spc_EXMEM[10]~feeder_combout\ = ( spc_IDEX(10) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_spc_IDEX(10),
	combout => \spc_EXMEM[10]~feeder_combout\);

-- Location: FF_X81_Y12_N1
\spc_EXMEM[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \spc_EXMEM[10]~feeder_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_EXMEM(10));

-- Location: FF_X78_Y11_N40
\spc_MEMWB[10]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_EXMEM(10),
	sclr => \process_8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spc_MEMWB[10]~DUPLICATE_q\);

-- Location: LABCELL_X75_Y9_N21
\mux_jal|output[10]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_jal|output[10]~10_combout\ = ( \smemtoreg_MEMWB~DUPLICATE_q\ & ( \spc_MEMWB[10]~DUPLICATE_q\ & ( (smemreaddata_MEMWB(10)) # (\sjal_MEMWB~q\) ) ) ) # ( !\smemtoreg_MEMWB~DUPLICATE_q\ & ( \spc_MEMWB[10]~DUPLICATE_q\ & ( (\sjal_MEMWB~q\) # 
-- (salumainresult_MEMWB(10)) ) ) ) # ( \smemtoreg_MEMWB~DUPLICATE_q\ & ( !\spc_MEMWB[10]~DUPLICATE_q\ & ( (!\sjal_MEMWB~q\ & smemreaddata_MEMWB(10)) ) ) ) # ( !\smemtoreg_MEMWB~DUPLICATE_q\ & ( !\spc_MEMWB[10]~DUPLICATE_q\ & ( (salumainresult_MEMWB(10) & 
-- !\sjal_MEMWB~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000000000001111000001011111010111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salumainresult_MEMWB(10),
	datac => \ALT_INV_sjal_MEMWB~q\,
	datad => ALT_INV_smemreaddata_MEMWB(10),
	datae => \ALT_INV_smemtoreg_MEMWB~DUPLICATE_q\,
	dataf => \ALT_INV_spc_MEMWB[10]~DUPLICATE_q\,
	combout => \mux_jal|output[10]~10_combout\);

-- Location: LABCELL_X68_Y9_N39
\reg_file|registers[18][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[18][10]~feeder_combout\ = \mux_jal|output[10]~10_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_jal|ALT_INV_output[10]~10_combout\,
	combout => \reg_file|registers[18][10]~feeder_combout\);

-- Location: FF_X68_Y9_N41
\reg_file|registers[18][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[18][10]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[18][10]~q\);

-- Location: FF_X68_Y10_N59
\reg_file|registers[30][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[10]~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[30][10]~q\);

-- Location: LABCELL_X68_Y10_N33
\sreaddata1_IDEX~112\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~112_combout\ = ( \sinstruction_IFID[24]~DUPLICATE_q\ & ( \reg_file|registers[26][10]~q\ & ( (!sinstruction_IFID(23)) # (\reg_file|registers[30][10]~q\) ) ) ) # ( !\sinstruction_IFID[24]~DUPLICATE_q\ & ( \reg_file|registers[26][10]~q\ & ( 
-- (!sinstruction_IFID(23) & (\reg_file|registers[18][10]~q\)) # (sinstruction_IFID(23) & ((\reg_file|registers[22][10]~q\))) ) ) ) # ( \sinstruction_IFID[24]~DUPLICATE_q\ & ( !\reg_file|registers[26][10]~q\ & ( (sinstruction_IFID(23) & 
-- \reg_file|registers[30][10]~q\) ) ) ) # ( !\sinstruction_IFID[24]~DUPLICATE_q\ & ( !\reg_file|registers[26][10]~q\ & ( (!sinstruction_IFID(23) & (\reg_file|registers[18][10]~q\)) # (sinstruction_IFID(23) & ((\reg_file|registers[22][10]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001110111000001010000010100100010011101111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(23),
	datab => \reg_file|ALT_INV_registers[18][10]~q\,
	datac => \reg_file|ALT_INV_registers[30][10]~q\,
	datad => \reg_file|ALT_INV_registers[22][10]~q\,
	datae => \ALT_INV_sinstruction_IFID[24]~DUPLICATE_q\,
	dataf => \reg_file|ALT_INV_registers[26][10]~q\,
	combout => \sreaddata1_IDEX~112_combout\);

-- Location: FF_X68_Y10_N14
\reg_file|registers[21][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[10]~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[21][10]~q\);

-- Location: LABCELL_X68_Y10_N15
\sreaddata1_IDEX~111\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~111_combout\ = ( sinstruction_IFID(23) & ( \reg_file|registers[17][10]~q\ & ( (!\sinstruction_IFID[24]~DUPLICATE_q\ & (\reg_file|registers[21][10]~q\)) # (\sinstruction_IFID[24]~DUPLICATE_q\ & ((\reg_file|registers[29][10]~q\))) ) ) ) # ( 
-- !sinstruction_IFID(23) & ( \reg_file|registers[17][10]~q\ & ( (!\sinstruction_IFID[24]~DUPLICATE_q\) # (\reg_file|registers[25][10]~q\) ) ) ) # ( sinstruction_IFID(23) & ( !\reg_file|registers[17][10]~q\ & ( (!\sinstruction_IFID[24]~DUPLICATE_q\ & 
-- (\reg_file|registers[21][10]~q\)) # (\sinstruction_IFID[24]~DUPLICATE_q\ & ((\reg_file|registers[29][10]~q\))) ) ) ) # ( !sinstruction_IFID(23) & ( !\reg_file|registers[17][10]~q\ & ( (\sinstruction_IFID[24]~DUPLICATE_q\ & \reg_file|registers[25][10]~q\) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000010100101111110111011101110110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IFID[24]~DUPLICATE_q\,
	datab => \reg_file|ALT_INV_registers[25][10]~q\,
	datac => \reg_file|ALT_INV_registers[21][10]~q\,
	datad => \reg_file|ALT_INV_registers[29][10]~q\,
	datae => ALT_INV_sinstruction_IFID(23),
	dataf => \reg_file|ALT_INV_registers[17][10]~q\,
	combout => \sreaddata1_IDEX~111_combout\);

-- Location: FF_X62_Y12_N56
\reg_file|registers[27][10]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[10]~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[27][10]~DUPLICATE_q\);

-- Location: LABCELL_X62_Y12_N51
\sreaddata1_IDEX~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~113_combout\ = ( \reg_file|registers[19][10]~q\ & ( \reg_file|registers[23][10]~q\ & ( (!\sinstruction_IFID[24]~DUPLICATE_q\) # ((!sinstruction_IFID(23) & ((\reg_file|registers[27][10]~DUPLICATE_q\))) # (sinstruction_IFID(23) & 
-- (\reg_file|registers[31][10]~q\))) ) ) ) # ( !\reg_file|registers[19][10]~q\ & ( \reg_file|registers[23][10]~q\ & ( (!sinstruction_IFID(23) & (((\sinstruction_IFID[24]~DUPLICATE_q\ & \reg_file|registers[27][10]~DUPLICATE_q\)))) # (sinstruction_IFID(23) & 
-- (((!\sinstruction_IFID[24]~DUPLICATE_q\)) # (\reg_file|registers[31][10]~q\))) ) ) ) # ( \reg_file|registers[19][10]~q\ & ( !\reg_file|registers[23][10]~q\ & ( (!sinstruction_IFID(23) & (((!\sinstruction_IFID[24]~DUPLICATE_q\) # 
-- (\reg_file|registers[27][10]~DUPLICATE_q\)))) # (sinstruction_IFID(23) & (\reg_file|registers[31][10]~q\ & (\sinstruction_IFID[24]~DUPLICATE_q\))) ) ) ) # ( !\reg_file|registers[19][10]~q\ & ( !\reg_file|registers[23][10]~q\ & ( 
-- (\sinstruction_IFID[24]~DUPLICATE_q\ & ((!sinstruction_IFID(23) & ((\reg_file|registers[27][10]~DUPLICATE_q\))) # (sinstruction_IFID(23) & (\reg_file|registers[31][10]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101110000011100110100110001001111011111000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[31][10]~q\,
	datab => ALT_INV_sinstruction_IFID(23),
	datac => \ALT_INV_sinstruction_IFID[24]~DUPLICATE_q\,
	datad => \reg_file|ALT_INV_registers[27][10]~DUPLICATE_q\,
	datae => \reg_file|ALT_INV_registers[19][10]~q\,
	dataf => \reg_file|ALT_INV_registers[23][10]~q\,
	combout => \sreaddata1_IDEX~113_combout\);

-- Location: FF_X62_Y12_N26
\reg_file|registers[20][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[10]~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[20][10]~q\);

-- Location: LABCELL_X62_Y12_N21
\sreaddata1_IDEX~110\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~110_combout\ = ( \reg_file|registers[28][10]~q\ & ( \reg_file|registers[24][10]~q\ & ( ((!sinstruction_IFID(23) & (\reg_file|registers[16][10]~q\)) # (sinstruction_IFID(23) & ((\reg_file|registers[20][10]~q\)))) # 
-- (\sinstruction_IFID[24]~DUPLICATE_q\) ) ) ) # ( !\reg_file|registers[28][10]~q\ & ( \reg_file|registers[24][10]~q\ & ( (!sinstruction_IFID(23) & (((\sinstruction_IFID[24]~DUPLICATE_q\)) # (\reg_file|registers[16][10]~q\))) # (sinstruction_IFID(23) & 
-- (((!\sinstruction_IFID[24]~DUPLICATE_q\ & \reg_file|registers[20][10]~q\)))) ) ) ) # ( \reg_file|registers[28][10]~q\ & ( !\reg_file|registers[24][10]~q\ & ( (!sinstruction_IFID(23) & (\reg_file|registers[16][10]~q\ & 
-- (!\sinstruction_IFID[24]~DUPLICATE_q\))) # (sinstruction_IFID(23) & (((\reg_file|registers[20][10]~q\) # (\sinstruction_IFID[24]~DUPLICATE_q\)))) ) ) ) # ( !\reg_file|registers[28][10]~q\ & ( !\reg_file|registers[24][10]~q\ & ( 
-- (!\sinstruction_IFID[24]~DUPLICATE_q\ & ((!sinstruction_IFID(23) & (\reg_file|registers[16][10]~q\)) # (sinstruction_IFID(23) & ((\reg_file|registers[20][10]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001001010111010100101010011110100010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(23),
	datab => \reg_file|ALT_INV_registers[16][10]~q\,
	datac => \ALT_INV_sinstruction_IFID[24]~DUPLICATE_q\,
	datad => \reg_file|ALT_INV_registers[20][10]~q\,
	datae => \reg_file|ALT_INV_registers[28][10]~q\,
	dataf => \reg_file|ALT_INV_registers[24][10]~q\,
	combout => \sreaddata1_IDEX~110_combout\);

-- Location: LABCELL_X68_Y10_N18
\sreaddata1_IDEX~114\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~114_combout\ = ( \sreaddata1_IDEX~113_combout\ & ( \sreaddata1_IDEX~110_combout\ & ( (!sinstruction_IFID(22) & ((!\sinstruction_IFID[21]~DUPLICATE_q\) # ((\sreaddata1_IDEX~111_combout\)))) # (sinstruction_IFID(22) & 
-- (((\sreaddata1_IDEX~112_combout\)) # (\sinstruction_IFID[21]~DUPLICATE_q\))) ) ) ) # ( !\sreaddata1_IDEX~113_combout\ & ( \sreaddata1_IDEX~110_combout\ & ( (!sinstruction_IFID(22) & ((!\sinstruction_IFID[21]~DUPLICATE_q\) # 
-- ((\sreaddata1_IDEX~111_combout\)))) # (sinstruction_IFID(22) & (!\sinstruction_IFID[21]~DUPLICATE_q\ & (\sreaddata1_IDEX~112_combout\))) ) ) ) # ( \sreaddata1_IDEX~113_combout\ & ( !\sreaddata1_IDEX~110_combout\ & ( (!sinstruction_IFID(22) & 
-- (\sinstruction_IFID[21]~DUPLICATE_q\ & ((\sreaddata1_IDEX~111_combout\)))) # (sinstruction_IFID(22) & (((\sreaddata1_IDEX~112_combout\)) # (\sinstruction_IFID[21]~DUPLICATE_q\))) ) ) ) # ( !\sreaddata1_IDEX~113_combout\ & ( !\sreaddata1_IDEX~110_combout\ 
-- & ( (!sinstruction_IFID(22) & (\sinstruction_IFID[21]~DUPLICATE_q\ & ((\sreaddata1_IDEX~111_combout\)))) # (sinstruction_IFID(22) & (!\sinstruction_IFID[21]~DUPLICATE_q\ & (\sreaddata1_IDEX~112_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000101010011011110001100101011101001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(22),
	datab => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	datac => \ALT_INV_sreaddata1_IDEX~112_combout\,
	datad => \ALT_INV_sreaddata1_IDEX~111_combout\,
	datae => \ALT_INV_sreaddata1_IDEX~113_combout\,
	dataf => \ALT_INV_sreaddata1_IDEX~110_combout\,
	combout => \sreaddata1_IDEX~114_combout\);

-- Location: LABCELL_X68_Y7_N51
\sreaddata1_IDEX~116\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~116_combout\ = ( \reg_file|registers[1][10]~q\ & ( \reg_file|registers[3][10]~q\ & ( ((!sinstruction_IFID(22) & (\reg_file|registers[0][10]~q\)) # (sinstruction_IFID(22) & ((\reg_file|registers[2][10]~q\)))) # 
-- (\sinstruction_IFID[21]~DUPLICATE_q\) ) ) ) # ( !\reg_file|registers[1][10]~q\ & ( \reg_file|registers[3][10]~q\ & ( (!sinstruction_IFID(22) & (\reg_file|registers[0][10]~q\ & ((!\sinstruction_IFID[21]~DUPLICATE_q\)))) # (sinstruction_IFID(22) & 
-- (((\sinstruction_IFID[21]~DUPLICATE_q\) # (\reg_file|registers[2][10]~q\)))) ) ) ) # ( \reg_file|registers[1][10]~q\ & ( !\reg_file|registers[3][10]~q\ & ( (!sinstruction_IFID(22) & (((\sinstruction_IFID[21]~DUPLICATE_q\)) # 
-- (\reg_file|registers[0][10]~q\))) # (sinstruction_IFID(22) & (((\reg_file|registers[2][10]~q\ & !\sinstruction_IFID[21]~DUPLICATE_q\)))) ) ) ) # ( !\reg_file|registers[1][10]~q\ & ( !\reg_file|registers[3][10]~q\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ 
-- & ((!sinstruction_IFID(22) & (\reg_file|registers[0][10]~q\)) # (sinstruction_IFID(22) & ((\reg_file|registers[2][10]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100000000001001111010101000100111010101010010011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(22),
	datab => \reg_file|ALT_INV_registers[0][10]~q\,
	datac => \reg_file|ALT_INV_registers[2][10]~q\,
	datad => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	datae => \reg_file|ALT_INV_registers[1][10]~q\,
	dataf => \reg_file|ALT_INV_registers[3][10]~q\,
	combout => \sreaddata1_IDEX~116_combout\);

-- Location: FF_X64_Y8_N58
\reg_file|registers[9][10]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[10]~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[9][10]~DUPLICATE_q\);

-- Location: MLABCELL_X72_Y10_N30
\sreaddata1_IDEX~115\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~115_combout\ = ( \reg_file|registers[11][10]~q\ & ( \reg_file|registers[10][10]~q\ & ( ((!\sinstruction_IFID[21]~DUPLICATE_q\ & ((\reg_file|registers[8][10]~q\))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & 
-- (\reg_file|registers[9][10]~DUPLICATE_q\))) # (sinstruction_IFID(22)) ) ) ) # ( !\reg_file|registers[11][10]~q\ & ( \reg_file|registers[10][10]~q\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & (((\reg_file|registers[8][10]~q\) # (sinstruction_IFID(22))))) # 
-- (\sinstruction_IFID[21]~DUPLICATE_q\ & (\reg_file|registers[9][10]~DUPLICATE_q\ & (!sinstruction_IFID(22)))) ) ) ) # ( \reg_file|registers[11][10]~q\ & ( !\reg_file|registers[10][10]~q\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & (((!sinstruction_IFID(22) 
-- & \reg_file|registers[8][10]~q\)))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & (((sinstruction_IFID(22))) # (\reg_file|registers[9][10]~DUPLICATE_q\))) ) ) ) # ( !\reg_file|registers[11][10]~q\ & ( !\reg_file|registers[10][10]~q\ & ( (!sinstruction_IFID(22) 
-- & ((!\sinstruction_IFID[21]~DUPLICATE_q\ & ((\reg_file|registers[8][10]~q\))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & (\reg_file|registers[9][10]~DUPLICATE_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000100111101001100011100110111000001111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[9][10]~DUPLICATE_q\,
	datab => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	datac => ALT_INV_sinstruction_IFID(22),
	datad => \reg_file|ALT_INV_registers[8][10]~q\,
	datae => \reg_file|ALT_INV_registers[11][10]~q\,
	dataf => \reg_file|ALT_INV_registers[10][10]~q\,
	combout => \sreaddata1_IDEX~115_combout\);

-- Location: LABCELL_X61_Y11_N30
\sreaddata1_IDEX~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~117_combout\ = ( sinstruction_IFID(22) & ( \reg_file|registers[13][10]~q\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & (\reg_file|registers[14][10]~q\)) # (\sinstruction_IFID[21]~DUPLICATE_q\ & ((\reg_file|registers[15][10]~q\))) ) ) ) # ( 
-- !sinstruction_IFID(22) & ( \reg_file|registers[13][10]~q\ & ( (\reg_file|registers[12][10]~q\) # (\sinstruction_IFID[21]~DUPLICATE_q\) ) ) ) # ( sinstruction_IFID(22) & ( !\reg_file|registers[13][10]~q\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & 
-- (\reg_file|registers[14][10]~q\)) # (\sinstruction_IFID[21]~DUPLICATE_q\ & ((\reg_file|registers[15][10]~q\))) ) ) ) # ( !sinstruction_IFID(22) & ( !\reg_file|registers[13][10]~q\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & \reg_file|registers[12][10]~q\) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010001000100111011101011111010111110010001001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	datab => \reg_file|ALT_INV_registers[14][10]~q\,
	datac => \reg_file|ALT_INV_registers[12][10]~q\,
	datad => \reg_file|ALT_INV_registers[15][10]~q\,
	datae => ALT_INV_sinstruction_IFID(22),
	dataf => \reg_file|ALT_INV_registers[13][10]~q\,
	combout => \sreaddata1_IDEX~117_combout\);

-- Location: FF_X77_Y5_N50
\sinstruction_IFID[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \rom|altsyncram_component|auto_generated|q_a\(21),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_IFID(21));

-- Location: LABCELL_X75_Y5_N45
\sreaddata1_IDEX~118\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~118_combout\ = ( \reg_file|registers[4][10]~q\ & ( \reg_file|registers[7][10]~q\ & ( (!sinstruction_IFID(21) & ((!sinstruction_IFID(22)) # ((\reg_file|registers[6][10]~q\)))) # (sinstruction_IFID(21) & (((\reg_file|registers[5][10]~q\)) # 
-- (sinstruction_IFID(22)))) ) ) ) # ( !\reg_file|registers[4][10]~q\ & ( \reg_file|registers[7][10]~q\ & ( (!sinstruction_IFID(21) & (sinstruction_IFID(22) & (\reg_file|registers[6][10]~q\))) # (sinstruction_IFID(21) & (((\reg_file|registers[5][10]~q\)) # 
-- (sinstruction_IFID(22)))) ) ) ) # ( \reg_file|registers[4][10]~q\ & ( !\reg_file|registers[7][10]~q\ & ( (!sinstruction_IFID(21) & ((!sinstruction_IFID(22)) # ((\reg_file|registers[6][10]~q\)))) # (sinstruction_IFID(21) & (!sinstruction_IFID(22) & 
-- ((\reg_file|registers[5][10]~q\)))) ) ) ) # ( !\reg_file|registers[4][10]~q\ & ( !\reg_file|registers[7][10]~q\ & ( (!sinstruction_IFID(21) & (sinstruction_IFID(22) & (\reg_file|registers[6][10]~q\))) # (sinstruction_IFID(21) & (!sinstruction_IFID(22) & 
-- ((\reg_file|registers[5][10]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110100010101100111000010011010101111001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(21),
	datab => ALT_INV_sinstruction_IFID(22),
	datac => \reg_file|ALT_INV_registers[6][10]~q\,
	datad => \reg_file|ALT_INV_registers[5][10]~q\,
	datae => \reg_file|ALT_INV_registers[4][10]~q\,
	dataf => \reg_file|ALT_INV_registers[7][10]~q\,
	combout => \sreaddata1_IDEX~118_combout\);

-- Location: LABCELL_X68_Y10_N6
\sreaddata1_IDEX~119\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~119_combout\ = ( \sreaddata1_IDEX~117_combout\ & ( \sreaddata1_IDEX~118_combout\ & ( ((!\sinstruction_IFID[24]~DUPLICATE_q\ & (\sreaddata1_IDEX~116_combout\)) # (\sinstruction_IFID[24]~DUPLICATE_q\ & ((\sreaddata1_IDEX~115_combout\)))) # 
-- (sinstruction_IFID(23)) ) ) ) # ( !\sreaddata1_IDEX~117_combout\ & ( \sreaddata1_IDEX~118_combout\ & ( (!\sinstruction_IFID[24]~DUPLICATE_q\ & (((sinstruction_IFID(23))) # (\sreaddata1_IDEX~116_combout\))) # (\sinstruction_IFID[24]~DUPLICATE_q\ & 
-- (((!sinstruction_IFID(23) & \sreaddata1_IDEX~115_combout\)))) ) ) ) # ( \sreaddata1_IDEX~117_combout\ & ( !\sreaddata1_IDEX~118_combout\ & ( (!\sinstruction_IFID[24]~DUPLICATE_q\ & (\sreaddata1_IDEX~116_combout\ & (!sinstruction_IFID(23)))) # 
-- (\sinstruction_IFID[24]~DUPLICATE_q\ & (((\sreaddata1_IDEX~115_combout\) # (sinstruction_IFID(23))))) ) ) ) # ( !\sreaddata1_IDEX~117_combout\ & ( !\sreaddata1_IDEX~118_combout\ & ( (!sinstruction_IFID(23) & ((!\sinstruction_IFID[24]~DUPLICATE_q\ & 
-- (\sreaddata1_IDEX~116_combout\)) # (\sinstruction_IFID[24]~DUPLICATE_q\ & ((\sreaddata1_IDEX~115_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001001010111010100101010011110100010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IFID[24]~DUPLICATE_q\,
	datab => \ALT_INV_sreaddata1_IDEX~116_combout\,
	datac => ALT_INV_sinstruction_IFID(23),
	datad => \ALT_INV_sreaddata1_IDEX~115_combout\,
	datae => \ALT_INV_sreaddata1_IDEX~117_combout\,
	dataf => \ALT_INV_sreaddata1_IDEX~118_combout\,
	combout => \sreaddata1_IDEX~119_combout\);

-- Location: LABCELL_X68_Y10_N0
\sreaddata1_IDEX~120\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~120_combout\ = ( \sreaddata1_IDEX~119_combout\ & ( (!sinstruction_IFID(25)) # (\sreaddata1_IDEX~114_combout\) ) ) # ( !\sreaddata1_IDEX~119_combout\ & ( (sinstruction_IFID(25) & \sreaddata1_IDEX~114_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(25),
	datac => \ALT_INV_sreaddata1_IDEX~114_combout\,
	dataf => \ALT_INV_sreaddata1_IDEX~119_combout\,
	combout => \sreaddata1_IDEX~120_combout\);

-- Location: FF_X68_Y10_N1
\sreaddata1_IDEX[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sreaddata1_IDEX~120_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata1_IDEX(10));

-- Location: LABCELL_X80_Y13_N15
\sreaddata1_EXMEM[10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_EXMEM[10]~feeder_combout\ = ( sreaddata1_IDEX(10) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_sreaddata1_IDEX(10),
	combout => \sreaddata1_EXMEM[10]~feeder_combout\);

-- Location: FF_X80_Y13_N16
\sreaddata1_EXMEM[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sreaddata1_EXMEM[10]~feeder_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata1_EXMEM(10));

-- Location: LABCELL_X80_Y13_N39
\mux_pc|output[10]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_pc|output[10]~20_combout\ = ( sreaddata1_EXMEM(10) & ( (((!\reset_stages~combout\ & \Add0~33_sumout\)) # (\mux_pc|output[10]~19_combout\)) # (\sjr_EXMEM~q\) ) ) # ( !sreaddata1_EXMEM(10) & ( (!\sjr_EXMEM~q\ & (((!\reset_stages~combout\ & 
-- \Add0~33_sumout\)) # (\mux_pc|output[10]~19_combout\))) # (\sjr_EXMEM~q\ & (((!\reset_stages~combout\ & \Add0~33_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001011110010001000101111001001110111111101110111011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sjr_EXMEM~q\,
	datab => \mux_pc|ALT_INV_output[10]~19_combout\,
	datac => \ALT_INV_reset_stages~combout\,
	datad => \ALT_INV_Add0~33_sumout\,
	dataf => ALT_INV_sreaddata1_EXMEM(10),
	combout => \mux_pc|output[10]~20_combout\);

-- Location: FF_X80_Y13_N40
\pc_mips|pc_output[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \mux_pc|output[10]~20_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc_mips|pc_output\(10));

-- Location: FF_X82_Y12_N26
\spc_IFID[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \Add0~33_sumout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_IFID(10));

-- Location: LABCELL_X81_Y12_N3
\spc_IDEX[10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \spc_IDEX[10]~feeder_combout\ = ( spc_IFID(10) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_spc_IFID(10),
	combout => \spc_IDEX[10]~feeder_combout\);

-- Location: FF_X81_Y12_N4
\spc_IDEX[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \spc_IDEX[10]~feeder_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_IDEX(10));

-- Location: LABCELL_X79_Y12_N27
\alu_branch|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_branch|Add0~37_sumout\ = SUM(( spc_IDEX(11) ) + ( \sinstruction_IDEX[9]~DUPLICATE_q\ ) + ( \alu_branch|Add0~34\ ))
-- \alu_branch|Add0~38\ = CARRY(( spc_IDEX(11) ) + ( \sinstruction_IDEX[9]~DUPLICATE_q\ ) + ( \alu_branch|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_sinstruction_IDEX[9]~DUPLICATE_q\,
	datad => ALT_INV_spc_IDEX(11),
	cin => \alu_branch|Add0~34\,
	sumout => \alu_branch|Add0~37_sumout\,
	cout => \alu_branch|Add0~38\);

-- Location: FF_X79_Y12_N28
\smux_branch_input1_EXMEM[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \alu_branch|Add0~37_sumout\,
	ena => \ALT_INV_reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => smux_branch_input1_EXMEM(11));

-- Location: LABCELL_X80_Y12_N51
\mux_pc|output[11]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_pc|output[11]~21_combout\ = ( sinstruction_EXMEM(9) & ( smux_branch_input1_EXMEM(11) & ( ((!\salu_zero_EXMEM~q\ & ((\sbne_EXMEM~q\))) # (\salu_zero_EXMEM~q\ & (\sbeq_EXMEM~DUPLICATE_q\))) # (\sjump_EXMEM~q\) ) ) ) # ( !sinstruction_EXMEM(9) & ( 
-- smux_branch_input1_EXMEM(11) & ( (!\sjump_EXMEM~q\ & ((!\salu_zero_EXMEM~q\ & ((\sbne_EXMEM~q\))) # (\salu_zero_EXMEM~q\ & (\sbeq_EXMEM~DUPLICATE_q\)))) ) ) ) # ( sinstruction_EXMEM(9) & ( !smux_branch_input1_EXMEM(11) & ( \sjump_EXMEM~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100011011000000000001101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_salu_zero_EXMEM~q\,
	datab => \ALT_INV_sbeq_EXMEM~DUPLICATE_q\,
	datac => \ALT_INV_sbne_EXMEM~q\,
	datad => \ALT_INV_sjump_EXMEM~q\,
	datae => ALT_INV_sinstruction_EXMEM(9),
	dataf => ALT_INV_smux_branch_input1_EXMEM(11),
	combout => \mux_pc|output[11]~21_combout\);

-- Location: FF_X68_Y10_N49
\sreaddata1_IDEX[11]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sreaddata1_IDEX~131_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sreaddata1_IDEX[11]~DUPLICATE_q\);

-- Location: FF_X68_Y10_N52
\sreaddata1_EXMEM[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \sreaddata1_IDEX[11]~DUPLICATE_q\,
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata1_EXMEM(11));

-- Location: LABCELL_X83_Y12_N45
\mux_pc|output[11]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_pc|output[11]~22_combout\ = ( \Add0~37_sumout\ & ( (!\reset_stages~combout\) # ((!\sjr_EXMEM~q\ & (\mux_pc|output[11]~21_combout\)) # (\sjr_EXMEM~q\ & ((sreaddata1_EXMEM(11))))) ) ) # ( !\Add0~37_sumout\ & ( (!\sjr_EXMEM~q\ & 
-- (\mux_pc|output[11]~21_combout\)) # (\sjr_EXMEM~q\ & ((sreaddata1_EXMEM(11)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111110101110101111111010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reset_stages~combout\,
	datab => \ALT_INV_sjr_EXMEM~q\,
	datac => \mux_pc|ALT_INV_output[11]~21_combout\,
	datad => ALT_INV_sreaddata1_EXMEM(11),
	dataf => \ALT_INV_Add0~37_sumout\,
	combout => \mux_pc|output[11]~22_combout\);

-- Location: FF_X83_Y12_N47
\pc_mips|pc_output[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \mux_pc|output[11]~22_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc_mips|pc_output\(11));

-- Location: FF_X82_Y12_N28
\spc_IFID[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \Add0~37_sumout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_IFID(11));

-- Location: FF_X83_Y12_N16
\spc_IDEX[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_IFID(11),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_IDEX(11));

-- Location: FF_X79_Y12_N31
\smux_branch_input1_EXMEM[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \alu_branch|Add0~41_sumout\,
	ena => \ALT_INV_reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => smux_branch_input1_EXMEM(12));

-- Location: FF_X80_Y12_N47
\sinstruction_EXMEM[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \sinstruction_IDEX[10]~DUPLICATE_q\,
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_EXMEM(10));

-- Location: LABCELL_X80_Y12_N45
\mux_pc|output[12]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_pc|output[12]~23_combout\ = ( sinstruction_EXMEM(10) & ( \salu_zero_EXMEM~q\ & ( ((smux_branch_input1_EXMEM(12) & \sbeq_EXMEM~DUPLICATE_q\)) # (\sjump_EXMEM~q\) ) ) ) # ( !sinstruction_EXMEM(10) & ( \salu_zero_EXMEM~q\ & ( 
-- (smux_branch_input1_EXMEM(12) & (\sbeq_EXMEM~DUPLICATE_q\ & !\sjump_EXMEM~q\)) ) ) ) # ( sinstruction_EXMEM(10) & ( !\salu_zero_EXMEM~q\ & ( ((smux_branch_input1_EXMEM(12) & \sbne_EXMEM~q\)) # (\sjump_EXMEM~q\) ) ) ) # ( !sinstruction_EXMEM(10) & ( 
-- !\salu_zero_EXMEM~q\ & ( (smux_branch_input1_EXMEM(12) & (\sbne_EXMEM~q\ & !\sjump_EXMEM~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000000000100011111111100000101000000000000010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_smux_branch_input1_EXMEM(12),
	datab => \ALT_INV_sbne_EXMEM~q\,
	datac => \ALT_INV_sbeq_EXMEM~DUPLICATE_q\,
	datad => \ALT_INV_sjump_EXMEM~q\,
	datae => ALT_INV_sinstruction_EXMEM(10),
	dataf => \ALT_INV_salu_zero_EXMEM~q\,
	combout => \mux_pc|output[12]~23_combout\);

-- Location: FF_X68_Y10_N5
\sreaddata1_IDEX[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sreaddata1_IDEX~142_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata1_IDEX(12));

-- Location: FF_X68_Y10_N22
\sreaddata1_EXMEM[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => sreaddata1_IDEX(12),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata1_EXMEM(12));

-- Location: LABCELL_X81_Y12_N18
\mux_pc|output[12]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_pc|output[12]~24_combout\ = ( \Add0~41_sumout\ & ( (!\reset_stages~combout\) # ((!\sjr_EXMEM~q\ & (\mux_pc|output[12]~23_combout\)) # (\sjr_EXMEM~q\ & ((sreaddata1_EXMEM(12))))) ) ) # ( !\Add0~41_sumout\ & ( (!\sjr_EXMEM~q\ & 
-- (\mux_pc|output[12]~23_combout\)) # (\sjr_EXMEM~q\ & ((sreaddata1_EXMEM(12)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111110101110101111111010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reset_stages~combout\,
	datab => \ALT_INV_sjr_EXMEM~q\,
	datac => \mux_pc|ALT_INV_output[12]~23_combout\,
	datad => ALT_INV_sreaddata1_EXMEM(12),
	dataf => \ALT_INV_Add0~41_sumout\,
	combout => \mux_pc|output[12]~24_combout\);

-- Location: FF_X81_Y12_N19
\pc_mips|pc_output[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \mux_pc|output[12]~24_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc_mips|pc_output\(12));

-- Location: FF_X82_Y12_N31
\spc_IFID[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \Add0~41_sumout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_IFID(12));

-- Location: FF_X81_Y12_N8
\spc_IDEX[12]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_IFID(12),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spc_IDEX[12]~DUPLICATE_q\);

-- Location: FF_X81_Y12_N11
\spc_EXMEM[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \spc_IDEX[12]~DUPLICATE_q\,
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_EXMEM(12));

-- Location: FF_X72_Y10_N35
\spc_MEMWB[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_EXMEM(12),
	sclr => \process_8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_MEMWB(12));

-- Location: MLABCELL_X72_Y10_N9
\salumainresult_MEMWB[12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \salumainresult_MEMWB[12]~feeder_combout\ = ( salumainresult_EXMEM(12) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_salumainresult_EXMEM(12),
	combout => \salumainresult_MEMWB[12]~feeder_combout\);

-- Location: FF_X72_Y10_N11
\salumainresult_MEMWB[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \salumainresult_MEMWB[12]~feeder_combout\,
	sclr => \process_8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => salumainresult_MEMWB(12));

-- Location: FF_X72_Y10_N5
\smemreaddata_MEMWB[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \mem|altsyncram_component|auto_generated|q_a\(12),
	sclr => \process_8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => smemreaddata_MEMWB(12));

-- Location: MLABCELL_X72_Y10_N0
\mux_jal|output[12]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_jal|output[12]~12_combout\ = ( smemreaddata_MEMWB(12) & ( \sjal_MEMWB~q\ & ( spc_MEMWB(12) ) ) ) # ( !smemreaddata_MEMWB(12) & ( \sjal_MEMWB~q\ & ( spc_MEMWB(12) ) ) ) # ( smemreaddata_MEMWB(12) & ( !\sjal_MEMWB~q\ & ( (salumainresult_MEMWB(12)) # 
-- (\smemtoreg_MEMWB~q\) ) ) ) # ( !smemreaddata_MEMWB(12) & ( !\sjal_MEMWB~q\ & ( (!\smemtoreg_MEMWB~q\ & salumainresult_MEMWB(12)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010010101011111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_smemtoreg_MEMWB~q\,
	datac => ALT_INV_spc_MEMWB(12),
	datad => ALT_INV_salumainresult_MEMWB(12),
	datae => ALT_INV_smemreaddata_MEMWB(12),
	dataf => \ALT_INV_sjal_MEMWB~q\,
	combout => \mux_jal|output[12]~12_combout\);

-- Location: FF_X68_Y7_N20
\reg_file|registers[2][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[12]~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[2][12]~q\);

-- Location: LABCELL_X68_Y7_N0
\sreaddata2_IDEX~138\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~138_combout\ = ( \reg_file|registers[0][12]~q\ & ( \reg_file|registers[3][12]~q\ & ( (!sinstruction_IFID(17) & (((!sinstruction_IFID(16)) # (\reg_file|registers[1][12]~q\)))) # (sinstruction_IFID(17) & (((sinstruction_IFID(16))) # 
-- (\reg_file|registers[2][12]~q\))) ) ) ) # ( !\reg_file|registers[0][12]~q\ & ( \reg_file|registers[3][12]~q\ & ( (!sinstruction_IFID(17) & (((\reg_file|registers[1][12]~q\ & sinstruction_IFID(16))))) # (sinstruction_IFID(17) & (((sinstruction_IFID(16))) # 
-- (\reg_file|registers[2][12]~q\))) ) ) ) # ( \reg_file|registers[0][12]~q\ & ( !\reg_file|registers[3][12]~q\ & ( (!sinstruction_IFID(17) & (((!sinstruction_IFID(16)) # (\reg_file|registers[1][12]~q\)))) # (sinstruction_IFID(17) & 
-- (\reg_file|registers[2][12]~q\ & ((!sinstruction_IFID(16))))) ) ) ) # ( !\reg_file|registers[0][12]~q\ & ( !\reg_file|registers[3][12]~q\ & ( (!sinstruction_IFID(17) & (((\reg_file|registers[1][12]~q\ & sinstruction_IFID(16))))) # (sinstruction_IFID(17) & 
-- (\reg_file|registers[2][12]~q\ & ((!sinstruction_IFID(16))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110000111101010011000000000101001111111111010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[2][12]~q\,
	datab => \reg_file|ALT_INV_registers[1][12]~q\,
	datac => ALT_INV_sinstruction_IFID(17),
	datad => ALT_INV_sinstruction_IFID(16),
	datae => \reg_file|ALT_INV_registers[0][12]~q\,
	dataf => \reg_file|ALT_INV_registers[3][12]~q\,
	combout => \sreaddata2_IDEX~138_combout\);

-- Location: LABCELL_X62_Y9_N3
\sreaddata2_IDEX~139\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~139_combout\ = ( \reg_file|registers[14][12]~q\ & ( \reg_file|registers[12][12]~q\ & ( (!sinstruction_IFID(16)) # ((!sinstruction_IFID(17) & ((\reg_file|registers[13][12]~q\))) # (sinstruction_IFID(17) & (\reg_file|registers[15][12]~q\))) 
-- ) ) ) # ( !\reg_file|registers[14][12]~q\ & ( \reg_file|registers[12][12]~q\ & ( (!sinstruction_IFID(16) & (((!sinstruction_IFID(17))))) # (sinstruction_IFID(16) & ((!sinstruction_IFID(17) & ((\reg_file|registers[13][12]~q\))) # (sinstruction_IFID(17) & 
-- (\reg_file|registers[15][12]~q\)))) ) ) ) # ( \reg_file|registers[14][12]~q\ & ( !\reg_file|registers[12][12]~q\ & ( (!sinstruction_IFID(16) & (((sinstruction_IFID(17))))) # (sinstruction_IFID(16) & ((!sinstruction_IFID(17) & 
-- ((\reg_file|registers[13][12]~q\))) # (sinstruction_IFID(17) & (\reg_file|registers[15][12]~q\)))) ) ) ) # ( !\reg_file|registers[14][12]~q\ & ( !\reg_file|registers[12][12]~q\ & ( (sinstruction_IFID(16) & ((!sinstruction_IFID(17) & 
-- ((\reg_file|registers[13][12]~q\))) # (sinstruction_IFID(17) & (\reg_file|registers[15][12]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000101000000111111010111110011000001011111001111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[15][12]~q\,
	datab => \reg_file|ALT_INV_registers[13][12]~q\,
	datac => ALT_INV_sinstruction_IFID(16),
	datad => ALT_INV_sinstruction_IFID(17),
	datae => \reg_file|ALT_INV_registers[14][12]~q\,
	dataf => \reg_file|ALT_INV_registers[12][12]~q\,
	combout => \sreaddata2_IDEX~139_combout\);

-- Location: LABCELL_X68_Y6_N54
\sreaddata2_IDEX~140\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~140_combout\ = ( sinstruction_IFID(17) & ( \reg_file|registers[7][12]~q\ & ( (sinstruction_IFID(16)) # (\reg_file|registers[6][12]~q\) ) ) ) # ( !sinstruction_IFID(17) & ( \reg_file|registers[7][12]~q\ & ( (!sinstruction_IFID(16) & 
-- ((\reg_file|registers[4][12]~q\))) # (sinstruction_IFID(16) & (\reg_file|registers[5][12]~q\)) ) ) ) # ( sinstruction_IFID(17) & ( !\reg_file|registers[7][12]~q\ & ( (\reg_file|registers[6][12]~q\ & !sinstruction_IFID(16)) ) ) ) # ( !sinstruction_IFID(17) 
-- & ( !\reg_file|registers[7][12]~q\ & ( (!sinstruction_IFID(16) & ((\reg_file|registers[4][12]~q\))) # (sinstruction_IFID(16) & (\reg_file|registers[5][12]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111010001000100010000000011110011110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[6][12]~q\,
	datab => ALT_INV_sinstruction_IFID(16),
	datac => \reg_file|ALT_INV_registers[5][12]~q\,
	datad => \reg_file|ALT_INV_registers[4][12]~q\,
	datae => ALT_INV_sinstruction_IFID(17),
	dataf => \reg_file|ALT_INV_registers[7][12]~q\,
	combout => \sreaddata2_IDEX~140_combout\);

-- Location: MLABCELL_X59_Y10_N36
\sreaddata2_IDEX~137\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~137_combout\ = ( sinstruction_IFID(16) & ( \reg_file|registers[8][12]~q\ & ( (!sinstruction_IFID(17) & ((\reg_file|registers[9][12]~q\))) # (sinstruction_IFID(17) & (\reg_file|registers[11][12]~q\)) ) ) ) # ( !sinstruction_IFID(16) & ( 
-- \reg_file|registers[8][12]~q\ & ( (!sinstruction_IFID(17)) # (\reg_file|registers[10][12]~q\) ) ) ) # ( sinstruction_IFID(16) & ( !\reg_file|registers[8][12]~q\ & ( (!sinstruction_IFID(17) & ((\reg_file|registers[9][12]~q\))) # (sinstruction_IFID(17) & 
-- (\reg_file|registers[11][12]~q\)) ) ) ) # ( !sinstruction_IFID(16) & ( !\reg_file|registers[8][12]~q\ & ( (\reg_file|registers[10][12]~q\ & sinstruction_IFID(17)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000011110011001111111111010101010000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[10][12]~q\,
	datab => \reg_file|ALT_INV_registers[11][12]~q\,
	datac => \reg_file|ALT_INV_registers[9][12]~q\,
	datad => ALT_INV_sinstruction_IFID(17),
	datae => ALT_INV_sinstruction_IFID(16),
	dataf => \reg_file|ALT_INV_registers[8][12]~q\,
	combout => \sreaddata2_IDEX~137_combout\);

-- Location: LABCELL_X67_Y6_N39
\sreaddata2_IDEX~141\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~141_combout\ = ( sinstruction_IFID(18) & ( \sreaddata2_IDEX~137_combout\ & ( (!sinstruction_IFID(19) & ((\sreaddata2_IDEX~140_combout\))) # (sinstruction_IFID(19) & (\sreaddata2_IDEX~139_combout\)) ) ) ) # ( !sinstruction_IFID(18) & ( 
-- \sreaddata2_IDEX~137_combout\ & ( (sinstruction_IFID(19)) # (\sreaddata2_IDEX~138_combout\) ) ) ) # ( sinstruction_IFID(18) & ( !\sreaddata2_IDEX~137_combout\ & ( (!sinstruction_IFID(19) & ((\sreaddata2_IDEX~140_combout\))) # (sinstruction_IFID(19) & 
-- (\sreaddata2_IDEX~139_combout\)) ) ) ) # ( !sinstruction_IFID(18) & ( !\sreaddata2_IDEX~137_combout\ & ( (\sreaddata2_IDEX~138_combout\ & !sinstruction_IFID(19)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000000011110011001101010101111111110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sreaddata2_IDEX~138_combout\,
	datab => \ALT_INV_sreaddata2_IDEX~139_combout\,
	datac => \ALT_INV_sreaddata2_IDEX~140_combout\,
	datad => ALT_INV_sinstruction_IFID(19),
	datae => ALT_INV_sinstruction_IFID(18),
	dataf => \ALT_INV_sreaddata2_IDEX~137_combout\,
	combout => \sreaddata2_IDEX~141_combout\);

-- Location: LABCELL_X70_Y11_N45
\sreaddata2_IDEX~134\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~134_combout\ = ( \reg_file|registers[22][12]~q\ & ( \reg_file|registers[18][12]~q\ & ( (!sinstruction_IFID(19)) # ((!\sinstruction_IFID[18]~DUPLICATE_q\ & (\reg_file|registers[26][12]~q\)) # (\sinstruction_IFID[18]~DUPLICATE_q\ & 
-- ((\reg_file|registers[30][12]~q\)))) ) ) ) # ( !\reg_file|registers[22][12]~q\ & ( \reg_file|registers[18][12]~q\ & ( (!sinstruction_IFID(19) & (((!\sinstruction_IFID[18]~DUPLICATE_q\)))) # (sinstruction_IFID(19) & ((!\sinstruction_IFID[18]~DUPLICATE_q\ & 
-- (\reg_file|registers[26][12]~q\)) # (\sinstruction_IFID[18]~DUPLICATE_q\ & ((\reg_file|registers[30][12]~q\))))) ) ) ) # ( \reg_file|registers[22][12]~q\ & ( !\reg_file|registers[18][12]~q\ & ( (!sinstruction_IFID(19) & 
-- (((\sinstruction_IFID[18]~DUPLICATE_q\)))) # (sinstruction_IFID(19) & ((!\sinstruction_IFID[18]~DUPLICATE_q\ & (\reg_file|registers[26][12]~q\)) # (\sinstruction_IFID[18]~DUPLICATE_q\ & ((\reg_file|registers[30][12]~q\))))) ) ) ) # ( 
-- !\reg_file|registers[22][12]~q\ & ( !\reg_file|registers[18][12]~q\ & ( (sinstruction_IFID(19) & ((!\sinstruction_IFID[18]~DUPLICATE_q\ & (\reg_file|registers[26][12]~q\)) # (\sinstruction_IFID[18]~DUPLICATE_q\ & ((\reg_file|registers[30][12]~q\))))) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010101000110100001111110110000101101011011101010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(19),
	datab => \reg_file|ALT_INV_registers[26][12]~q\,
	datac => \ALT_INV_sinstruction_IFID[18]~DUPLICATE_q\,
	datad => \reg_file|ALT_INV_registers[30][12]~q\,
	datae => \reg_file|ALT_INV_registers[22][12]~q\,
	dataf => \reg_file|ALT_INV_registers[18][12]~q\,
	combout => \sreaddata2_IDEX~134_combout\);

-- Location: LABCELL_X66_Y13_N51
\sreaddata2_IDEX~133\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~133_combout\ = ( sinstruction_IFID(19) & ( \reg_file|registers[25][12]~q\ & ( (!sinstruction_IFID(18)) # (\reg_file|registers[29][12]~q\) ) ) ) # ( !sinstruction_IFID(19) & ( \reg_file|registers[25][12]~q\ & ( (!sinstruction_IFID(18) & 
-- ((\reg_file|registers[17][12]~q\))) # (sinstruction_IFID(18) & (\reg_file|registers[21][12]~q\)) ) ) ) # ( sinstruction_IFID(19) & ( !\reg_file|registers[25][12]~q\ & ( (\reg_file|registers[29][12]~q\ & sinstruction_IFID(18)) ) ) ) # ( 
-- !sinstruction_IFID(19) & ( !\reg_file|registers[25][12]~q\ & ( (!sinstruction_IFID(18) & ((\reg_file|registers[17][12]~q\))) # (sinstruction_IFID(18) & (\reg_file|registers[21][12]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000000000011001100001111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[21][12]~q\,
	datab => \reg_file|ALT_INV_registers[29][12]~q\,
	datac => \reg_file|ALT_INV_registers[17][12]~q\,
	datad => ALT_INV_sinstruction_IFID(18),
	datae => ALT_INV_sinstruction_IFID(19),
	dataf => \reg_file|ALT_INV_registers[25][12]~q\,
	combout => \sreaddata2_IDEX~133_combout\);

-- Location: MLABCELL_X59_Y6_N15
\sreaddata2_IDEX~135\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~135_combout\ = ( \reg_file|registers[23][12]~q\ & ( \reg_file|registers[31][12]~q\ & ( ((!sinstruction_IFID(19) & ((\reg_file|registers[19][12]~q\))) # (sinstruction_IFID(19) & (\reg_file|registers[27][12]~q\))) # (sinstruction_IFID(18)) 
-- ) ) ) # ( !\reg_file|registers[23][12]~q\ & ( \reg_file|registers[31][12]~q\ & ( (!sinstruction_IFID(19) & (((!sinstruction_IFID(18) & \reg_file|registers[19][12]~q\)))) # (sinstruction_IFID(19) & (((sinstruction_IFID(18))) # 
-- (\reg_file|registers[27][12]~q\))) ) ) ) # ( \reg_file|registers[23][12]~q\ & ( !\reg_file|registers[31][12]~q\ & ( (!sinstruction_IFID(19) & (((\reg_file|registers[19][12]~q\) # (sinstruction_IFID(18))))) # (sinstruction_IFID(19) & 
-- (\reg_file|registers[27][12]~q\ & (!sinstruction_IFID(18)))) ) ) ) # ( !\reg_file|registers[23][12]~q\ & ( !\reg_file|registers[31][12]~q\ & ( (!sinstruction_IFID(18) & ((!sinstruction_IFID(19) & ((\reg_file|registers[19][12]~q\))) # 
-- (sinstruction_IFID(19) & (\reg_file|registers[27][12]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000010110000000110101011101000010101101101010001111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(19),
	datab => \reg_file|ALT_INV_registers[27][12]~q\,
	datac => ALT_INV_sinstruction_IFID(18),
	datad => \reg_file|ALT_INV_registers[19][12]~q\,
	datae => \reg_file|ALT_INV_registers[23][12]~q\,
	dataf => \reg_file|ALT_INV_registers[31][12]~q\,
	combout => \sreaddata2_IDEX~135_combout\);

-- Location: LABCELL_X71_Y12_N51
\sreaddata2_IDEX~132\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~132_combout\ = ( \reg_file|registers[20][12]~q\ & ( \reg_file|registers[24][12]~q\ & ( (!\sinstruction_IFID[18]~DUPLICATE_q\ & (((\reg_file|registers[16][12]~q\)) # (sinstruction_IFID(19)))) # (\sinstruction_IFID[18]~DUPLICATE_q\ & 
-- ((!sinstruction_IFID(19)) # ((\reg_file|registers[28][12]~q\)))) ) ) ) # ( !\reg_file|registers[20][12]~q\ & ( \reg_file|registers[24][12]~q\ & ( (!\sinstruction_IFID[18]~DUPLICATE_q\ & (((\reg_file|registers[16][12]~q\)) # (sinstruction_IFID(19)))) # 
-- (\sinstruction_IFID[18]~DUPLICATE_q\ & (sinstruction_IFID(19) & (\reg_file|registers[28][12]~q\))) ) ) ) # ( \reg_file|registers[20][12]~q\ & ( !\reg_file|registers[24][12]~q\ & ( (!\sinstruction_IFID[18]~DUPLICATE_q\ & (!sinstruction_IFID(19) & 
-- ((\reg_file|registers[16][12]~q\)))) # (\sinstruction_IFID[18]~DUPLICATE_q\ & ((!sinstruction_IFID(19)) # ((\reg_file|registers[28][12]~q\)))) ) ) ) # ( !\reg_file|registers[20][12]~q\ & ( !\reg_file|registers[24][12]~q\ & ( 
-- (!\sinstruction_IFID[18]~DUPLICATE_q\ & (!sinstruction_IFID(19) & ((\reg_file|registers[16][12]~q\)))) # (\sinstruction_IFID[18]~DUPLICATE_q\ & (sinstruction_IFID(19) & (\reg_file|registers[28][12]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001010001011100110100100011101010110110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IFID[18]~DUPLICATE_q\,
	datab => ALT_INV_sinstruction_IFID(19),
	datac => \reg_file|ALT_INV_registers[28][12]~q\,
	datad => \reg_file|ALT_INV_registers[16][12]~q\,
	datae => \reg_file|ALT_INV_registers[20][12]~q\,
	dataf => \reg_file|ALT_INV_registers[24][12]~q\,
	combout => \sreaddata2_IDEX~132_combout\);

-- Location: LABCELL_X67_Y10_N54
\sreaddata2_IDEX~136\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~136_combout\ = ( \sreaddata2_IDEX~135_combout\ & ( \sreaddata2_IDEX~132_combout\ & ( (!sinstruction_IFID(16) & ((!sinstruction_IFID(17)) # ((\sreaddata2_IDEX~134_combout\)))) # (sinstruction_IFID(16) & (((\sreaddata2_IDEX~133_combout\)) # 
-- (sinstruction_IFID(17)))) ) ) ) # ( !\sreaddata2_IDEX~135_combout\ & ( \sreaddata2_IDEX~132_combout\ & ( (!sinstruction_IFID(16) & ((!sinstruction_IFID(17)) # ((\sreaddata2_IDEX~134_combout\)))) # (sinstruction_IFID(16) & (!sinstruction_IFID(17) & 
-- ((\sreaddata2_IDEX~133_combout\)))) ) ) ) # ( \sreaddata2_IDEX~135_combout\ & ( !\sreaddata2_IDEX~132_combout\ & ( (!sinstruction_IFID(16) & (sinstruction_IFID(17) & (\sreaddata2_IDEX~134_combout\))) # (sinstruction_IFID(16) & 
-- (((\sreaddata2_IDEX~133_combout\)) # (sinstruction_IFID(17)))) ) ) ) # ( !\sreaddata2_IDEX~135_combout\ & ( !\sreaddata2_IDEX~132_combout\ & ( (!sinstruction_IFID(16) & (sinstruction_IFID(17) & (\sreaddata2_IDEX~134_combout\))) # (sinstruction_IFID(16) & 
-- (!sinstruction_IFID(17) & ((\sreaddata2_IDEX~133_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000100110101011110001010110011101001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(16),
	datab => ALT_INV_sinstruction_IFID(17),
	datac => \ALT_INV_sreaddata2_IDEX~134_combout\,
	datad => \ALT_INV_sreaddata2_IDEX~133_combout\,
	datae => \ALT_INV_sreaddata2_IDEX~135_combout\,
	dataf => \ALT_INV_sreaddata2_IDEX~132_combout\,
	combout => \sreaddata2_IDEX~136_combout\);

-- Location: LABCELL_X67_Y6_N18
\sreaddata2_IDEX~142\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~142_combout\ = ( \sinstruction_IFID[20]~DUPLICATE_q\ & ( \sreaddata2_IDEX~136_combout\ ) ) # ( !\sinstruction_IFID[20]~DUPLICATE_q\ & ( \sreaddata2_IDEX~136_combout\ & ( \sreaddata2_IDEX~141_combout\ ) ) ) # ( 
-- !\sinstruction_IFID[20]~DUPLICATE_q\ & ( !\sreaddata2_IDEX~136_combout\ & ( \sreaddata2_IDEX~141_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000000000000000000000111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_sreaddata2_IDEX~141_combout\,
	datae => \ALT_INV_sinstruction_IFID[20]~DUPLICATE_q\,
	dataf => \ALT_INV_sreaddata2_IDEX~136_combout\,
	combout => \sreaddata2_IDEX~142_combout\);

-- Location: FF_X67_Y6_N19
\sreaddata2_IDEX[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sreaddata2_IDEX~142_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata2_IDEX(12));

-- Location: FF_X79_Y8_N4
\sreaddata2_EXMEM[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => sreaddata2_IDEX(12),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata2_EXMEM(12));

-- Location: FF_X74_Y8_N40
\smemreaddata_MEMWB[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \mem|altsyncram_component|auto_generated|q_a\(24),
	sclr => \process_8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => smemreaddata_MEMWB(24));

-- Location: FF_X74_Y7_N11
\salumainresult_MEMWB[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => salumainresult_EXMEM(24),
	sclr => \process_8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => salumainresult_MEMWB(24));

-- Location: LABCELL_X73_Y11_N6
\mux_jal|output[24]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_jal|output[24]~24_combout\ = ( \sjal_MEMWB~q\ & ( salumainresult_MEMWB(24) & ( spc_MEMWB(24) ) ) ) # ( !\sjal_MEMWB~q\ & ( salumainresult_MEMWB(24) & ( (!\smemtoreg_MEMWB~DUPLICATE_q\) # (smemreaddata_MEMWB(24)) ) ) ) # ( \sjal_MEMWB~q\ & ( 
-- !salumainresult_MEMWB(24) & ( spc_MEMWB(24) ) ) ) # ( !\sjal_MEMWB~q\ & ( !salumainresult_MEMWB(24) & ( (\smemtoreg_MEMWB~DUPLICATE_q\ & smemreaddata_MEMWB(24)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000011110000111111001100111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_smemtoreg_MEMWB~DUPLICATE_q\,
	datac => ALT_INV_spc_MEMWB(24),
	datad => ALT_INV_smemreaddata_MEMWB(24),
	datae => \ALT_INV_sjal_MEMWB~q\,
	dataf => ALT_INV_salumainresult_MEMWB(24),
	combout => \mux_jal|output[24]~24_combout\);

-- Location: FF_X68_Y5_N32
\reg_file|registers[21][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[24]~24_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[21][24]~q\);

-- Location: LABCELL_X68_Y5_N33
\sreaddata1_IDEX~265\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~265_combout\ = ( \reg_file|registers[25][24]~q\ & ( \reg_file|registers[29][24]~q\ & ( ((!sinstruction_IFID(23) & ((\reg_file|registers[17][24]~q\))) # (sinstruction_IFID(23) & (\reg_file|registers[21][24]~q\))) # 
-- (\sinstruction_IFID[24]~DUPLICATE_q\) ) ) ) # ( !\reg_file|registers[25][24]~q\ & ( \reg_file|registers[29][24]~q\ & ( (!\sinstruction_IFID[24]~DUPLICATE_q\ & ((!sinstruction_IFID(23) & ((\reg_file|registers[17][24]~q\))) # (sinstruction_IFID(23) & 
-- (\reg_file|registers[21][24]~q\)))) # (\sinstruction_IFID[24]~DUPLICATE_q\ & (sinstruction_IFID(23))) ) ) ) # ( \reg_file|registers[25][24]~q\ & ( !\reg_file|registers[29][24]~q\ & ( (!\sinstruction_IFID[24]~DUPLICATE_q\ & ((!sinstruction_IFID(23) & 
-- ((\reg_file|registers[17][24]~q\))) # (sinstruction_IFID(23) & (\reg_file|registers[21][24]~q\)))) # (\sinstruction_IFID[24]~DUPLICATE_q\ & (!sinstruction_IFID(23))) ) ) ) # ( !\reg_file|registers[25][24]~q\ & ( !\reg_file|registers[29][24]~q\ & ( 
-- (!\sinstruction_IFID[24]~DUPLICATE_q\ & ((!sinstruction_IFID(23) & ((\reg_file|registers[17][24]~q\))) # (sinstruction_IFID(23) & (\reg_file|registers[21][24]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010010001101100111000010011100110110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IFID[24]~DUPLICATE_q\,
	datab => ALT_INV_sinstruction_IFID(23),
	datac => \reg_file|ALT_INV_registers[21][24]~q\,
	datad => \reg_file|ALT_INV_registers[17][24]~q\,
	datae => \reg_file|ALT_INV_registers[25][24]~q\,
	dataf => \reg_file|ALT_INV_registers[29][24]~q\,
	combout => \sreaddata1_IDEX~265_combout\);

-- Location: LABCELL_X67_Y5_N9
\sreaddata1_IDEX~264\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~264_combout\ = ( \reg_file|registers[24][24]~q\ & ( \sinstruction_IFID[24]~DUPLICATE_q\ & ( (!sinstruction_IFID(23)) # (\reg_file|registers[28][24]~q\) ) ) ) # ( !\reg_file|registers[24][24]~q\ & ( \sinstruction_IFID[24]~DUPLICATE_q\ & ( 
-- (sinstruction_IFID(23) & \reg_file|registers[28][24]~q\) ) ) ) # ( \reg_file|registers[24][24]~q\ & ( !\sinstruction_IFID[24]~DUPLICATE_q\ & ( (!sinstruction_IFID(23) & (\reg_file|registers[16][24]~q\)) # (sinstruction_IFID(23) & 
-- ((\reg_file|registers[20][24]~q\))) ) ) ) # ( !\reg_file|registers[24][24]~q\ & ( !\sinstruction_IFID[24]~DUPLICATE_q\ & ( (!sinstruction_IFID(23) & (\reg_file|registers[16][24]~q\)) # (sinstruction_IFID(23) & ((\reg_file|registers[20][24]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111100010001000100011011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(23),
	datab => \reg_file|ALT_INV_registers[28][24]~q\,
	datac => \reg_file|ALT_INV_registers[16][24]~q\,
	datad => \reg_file|ALT_INV_registers[20][24]~q\,
	datae => \reg_file|ALT_INV_registers[24][24]~q\,
	dataf => \ALT_INV_sinstruction_IFID[24]~DUPLICATE_q\,
	combout => \sreaddata1_IDEX~264_combout\);

-- Location: LABCELL_X64_Y13_N57
\sreaddata1_IDEX~267\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~267_combout\ = ( \reg_file|registers[19][24]~q\ & ( \reg_file|registers[23][24]~q\ & ( (!\sinstruction_IFID[24]~DUPLICATE_q\) # ((!sinstruction_IFID(23) & ((\reg_file|registers[27][24]~q\))) # (sinstruction_IFID(23) & 
-- (\reg_file|registers[31][24]~q\))) ) ) ) # ( !\reg_file|registers[19][24]~q\ & ( \reg_file|registers[23][24]~q\ & ( (!\sinstruction_IFID[24]~DUPLICATE_q\ & (((sinstruction_IFID(23))))) # (\sinstruction_IFID[24]~DUPLICATE_q\ & ((!sinstruction_IFID(23) & 
-- ((\reg_file|registers[27][24]~q\))) # (sinstruction_IFID(23) & (\reg_file|registers[31][24]~q\)))) ) ) ) # ( \reg_file|registers[19][24]~q\ & ( !\reg_file|registers[23][24]~q\ & ( (!\sinstruction_IFID[24]~DUPLICATE_q\ & (((!sinstruction_IFID(23))))) # 
-- (\sinstruction_IFID[24]~DUPLICATE_q\ & ((!sinstruction_IFID(23) & ((\reg_file|registers[27][24]~q\))) # (sinstruction_IFID(23) & (\reg_file|registers[31][24]~q\)))) ) ) ) # ( !\reg_file|registers[19][24]~q\ & ( !\reg_file|registers[23][24]~q\ & ( 
-- (\sinstruction_IFID[24]~DUPLICATE_q\ & ((!sinstruction_IFID(23) & ((\reg_file|registers[27][24]~q\))) # (sinstruction_IFID(23) & (\reg_file|registers[31][24]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000101111100110000010100000011111101011111001111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[31][24]~q\,
	datab => \reg_file|ALT_INV_registers[27][24]~q\,
	datac => \ALT_INV_sinstruction_IFID[24]~DUPLICATE_q\,
	datad => ALT_INV_sinstruction_IFID(23),
	datae => \reg_file|ALT_INV_registers[19][24]~q\,
	dataf => \reg_file|ALT_INV_registers[23][24]~q\,
	combout => \sreaddata1_IDEX~267_combout\);

-- Location: LABCELL_X70_Y11_N27
\sreaddata1_IDEX~266\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~266_combout\ = ( sinstruction_IFID(23) & ( \reg_file|registers[22][24]~q\ & ( (!\sinstruction_IFID[24]~DUPLICATE_q\) # (\reg_file|registers[30][24]~q\) ) ) ) # ( !sinstruction_IFID(23) & ( \reg_file|registers[22][24]~q\ & ( 
-- (!\sinstruction_IFID[24]~DUPLICATE_q\ & (\reg_file|registers[18][24]~q\)) # (\sinstruction_IFID[24]~DUPLICATE_q\ & ((\reg_file|registers[26][24]~q\))) ) ) ) # ( sinstruction_IFID(23) & ( !\reg_file|registers[22][24]~q\ & ( 
-- (\sinstruction_IFID[24]~DUPLICATE_q\ & \reg_file|registers[30][24]~q\) ) ) ) # ( !sinstruction_IFID(23) & ( !\reg_file|registers[22][24]~q\ & ( (!\sinstruction_IFID[24]~DUPLICATE_q\ & (\reg_file|registers[18][24]~q\)) # 
-- (\sinstruction_IFID[24]~DUPLICATE_q\ & ((\reg_file|registers[26][24]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111000000000101010100100111001001111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IFID[24]~DUPLICATE_q\,
	datab => \reg_file|ALT_INV_registers[18][24]~q\,
	datac => \reg_file|ALT_INV_registers[26][24]~q\,
	datad => \reg_file|ALT_INV_registers[30][24]~q\,
	datae => ALT_INV_sinstruction_IFID(23),
	dataf => \reg_file|ALT_INV_registers[22][24]~q\,
	combout => \sreaddata1_IDEX~266_combout\);

-- Location: LABCELL_X64_Y6_N18
\sreaddata1_IDEX~268\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~268_combout\ = ( \sreaddata1_IDEX~267_combout\ & ( \sreaddata1_IDEX~266_combout\ & ( ((!\sinstruction_IFID[21]~DUPLICATE_q\ & ((\sreaddata1_IDEX~264_combout\))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & (\sreaddata1_IDEX~265_combout\))) # 
-- (sinstruction_IFID(22)) ) ) ) # ( !\sreaddata1_IDEX~267_combout\ & ( \sreaddata1_IDEX~266_combout\ & ( (!sinstruction_IFID(22) & ((!\sinstruction_IFID[21]~DUPLICATE_q\ & ((\sreaddata1_IDEX~264_combout\))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & 
-- (\sreaddata1_IDEX~265_combout\)))) # (sinstruction_IFID(22) & (!\sinstruction_IFID[21]~DUPLICATE_q\)) ) ) ) # ( \sreaddata1_IDEX~267_combout\ & ( !\sreaddata1_IDEX~266_combout\ & ( (!sinstruction_IFID(22) & ((!\sinstruction_IFID[21]~DUPLICATE_q\ & 
-- ((\sreaddata1_IDEX~264_combout\))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & (\sreaddata1_IDEX~265_combout\)))) # (sinstruction_IFID(22) & (\sinstruction_IFID[21]~DUPLICATE_q\)) ) ) ) # ( !\sreaddata1_IDEX~267_combout\ & ( !\sreaddata1_IDEX~266_combout\ & 
-- ( (!sinstruction_IFID(22) & ((!\sinstruction_IFID[21]~DUPLICATE_q\ & ((\sreaddata1_IDEX~264_combout\))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & (\sreaddata1_IDEX~265_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000100111001101101000110110011100101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(22),
	datab => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	datac => \ALT_INV_sreaddata1_IDEX~265_combout\,
	datad => \ALT_INV_sreaddata1_IDEX~264_combout\,
	datae => \ALT_INV_sreaddata1_IDEX~267_combout\,
	dataf => \ALT_INV_sreaddata1_IDEX~266_combout\,
	combout => \sreaddata1_IDEX~268_combout\);

-- Location: FF_X73_Y11_N31
\reg_file|registers[5][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[24]~24_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[5][24]~q\);

-- Location: LABCELL_X73_Y11_N27
\sreaddata1_IDEX~272\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~272_combout\ = ( sinstruction_IFID(22) & ( \reg_file|registers[4][24]~q\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & (\reg_file|registers[6][24]~q\)) # (\sinstruction_IFID[21]~DUPLICATE_q\ & ((\reg_file|registers[7][24]~q\))) ) ) ) # ( 
-- !sinstruction_IFID(22) & ( \reg_file|registers[4][24]~q\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\) # (\reg_file|registers[5][24]~q\) ) ) ) # ( sinstruction_IFID(22) & ( !\reg_file|registers[4][24]~q\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & 
-- (\reg_file|registers[6][24]~q\)) # (\sinstruction_IFID[21]~DUPLICATE_q\ & ((\reg_file|registers[7][24]~q\))) ) ) ) # ( !sinstruction_IFID(22) & ( !\reg_file|registers[4][24]~q\ & ( (\sinstruction_IFID[21]~DUPLICATE_q\ & \reg_file|registers[5][24]~q\) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011010001110100011111001100111111110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[6][24]~q\,
	datab => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	datac => \reg_file|ALT_INV_registers[7][24]~q\,
	datad => \reg_file|ALT_INV_registers[5][24]~q\,
	datae => ALT_INV_sinstruction_IFID(22),
	dataf => \reg_file|ALT_INV_registers[4][24]~q\,
	combout => \sreaddata1_IDEX~272_combout\);

-- Location: FF_X67_Y12_N49
\reg_file|registers[10][24]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[24]~24_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[10][24]~DUPLICATE_q\);

-- Location: LABCELL_X63_Y10_N54
\sreaddata1_IDEX~269\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~269_combout\ = ( \reg_file|registers[11][24]~q\ & ( \reg_file|registers[9][24]~q\ & ( ((!sinstruction_IFID(22) & (\reg_file|registers[8][24]~q\)) # (sinstruction_IFID(22) & ((\reg_file|registers[10][24]~DUPLICATE_q\)))) # 
-- (\sinstruction_IFID[21]~DUPLICATE_q\) ) ) ) # ( !\reg_file|registers[11][24]~q\ & ( \reg_file|registers[9][24]~q\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & ((!sinstruction_IFID(22) & (\reg_file|registers[8][24]~q\)) # (sinstruction_IFID(22) & 
-- ((\reg_file|registers[10][24]~DUPLICATE_q\))))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & (((!sinstruction_IFID(22))))) ) ) ) # ( \reg_file|registers[11][24]~q\ & ( !\reg_file|registers[9][24]~q\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & 
-- ((!sinstruction_IFID(22) & (\reg_file|registers[8][24]~q\)) # (sinstruction_IFID(22) & ((\reg_file|registers[10][24]~DUPLICATE_q\))))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & (((sinstruction_IFID(22))))) ) ) ) # ( !\reg_file|registers[11][24]~q\ & ( 
-- !\reg_file|registers[9][24]~q\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & ((!sinstruction_IFID(22) & (\reg_file|registers[8][24]~q\)) # (sinstruction_IFID(22) & ((\reg_file|registers[10][24]~DUPLICATE_q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000110000010100000011111101011111001100000101111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[8][24]~q\,
	datab => \reg_file|ALT_INV_registers[10][24]~DUPLICATE_q\,
	datac => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	datad => ALT_INV_sinstruction_IFID(22),
	datae => \reg_file|ALT_INV_registers[11][24]~q\,
	dataf => \reg_file|ALT_INV_registers[9][24]~q\,
	combout => \sreaddata1_IDEX~269_combout\);

-- Location: LABCELL_X62_Y8_N51
\sreaddata1_IDEX~270\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~270_combout\ = ( \reg_file|registers[1][24]~q\ & ( \reg_file|registers[0][24]~q\ & ( (!sinstruction_IFID(22)) # ((!\sinstruction_IFID[21]~DUPLICATE_q\ & (\reg_file|registers[2][24]~q\)) # (\sinstruction_IFID[21]~DUPLICATE_q\ & 
-- ((\reg_file|registers[3][24]~q\)))) ) ) ) # ( !\reg_file|registers[1][24]~q\ & ( \reg_file|registers[0][24]~q\ & ( (!sinstruction_IFID(22) & (!\sinstruction_IFID[21]~DUPLICATE_q\)) # (sinstruction_IFID(22) & ((!\sinstruction_IFID[21]~DUPLICATE_q\ & 
-- (\reg_file|registers[2][24]~q\)) # (\sinstruction_IFID[21]~DUPLICATE_q\ & ((\reg_file|registers[3][24]~q\))))) ) ) ) # ( \reg_file|registers[1][24]~q\ & ( !\reg_file|registers[0][24]~q\ & ( (!sinstruction_IFID(22) & (\sinstruction_IFID[21]~DUPLICATE_q\)) 
-- # (sinstruction_IFID(22) & ((!\sinstruction_IFID[21]~DUPLICATE_q\ & (\reg_file|registers[2][24]~q\)) # (\sinstruction_IFID[21]~DUPLICATE_q\ & ((\reg_file|registers[3][24]~q\))))) ) ) ) # ( !\reg_file|registers[1][24]~q\ & ( !\reg_file|registers[0][24]~q\ 
-- & ( (sinstruction_IFID(22) & ((!\sinstruction_IFID[21]~DUPLICATE_q\ & (\reg_file|registers[2][24]~q\)) # (\sinstruction_IFID[21]~DUPLICATE_q\ & ((\reg_file|registers[3][24]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101001001100011011110001100100111011010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(22),
	datab => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	datac => \reg_file|ALT_INV_registers[2][24]~q\,
	datad => \reg_file|ALT_INV_registers[3][24]~q\,
	datae => \reg_file|ALT_INV_registers[1][24]~q\,
	dataf => \reg_file|ALT_INV_registers[0][24]~q\,
	combout => \sreaddata1_IDEX~270_combout\);

-- Location: FF_X57_Y9_N31
\reg_file|registers[14][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[24]~24_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[14][24]~q\);

-- Location: LABCELL_X57_Y9_N51
\sreaddata1_IDEX~271\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~271_combout\ = ( \reg_file|registers[13][24]~q\ & ( \reg_file|registers[12][24]~q\ & ( (!sinstruction_IFID(22)) # ((!\sinstruction_IFID[21]~DUPLICATE_q\ & ((\reg_file|registers[14][24]~q\))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & 
-- (\reg_file|registers[15][24]~q\))) ) ) ) # ( !\reg_file|registers[13][24]~q\ & ( \reg_file|registers[12][24]~q\ & ( (!sinstruction_IFID(22) & (((!\sinstruction_IFID[21]~DUPLICATE_q\)))) # (sinstruction_IFID(22) & ((!\sinstruction_IFID[21]~DUPLICATE_q\ & 
-- ((\reg_file|registers[14][24]~q\))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & (\reg_file|registers[15][24]~q\)))) ) ) ) # ( \reg_file|registers[13][24]~q\ & ( !\reg_file|registers[12][24]~q\ & ( (!sinstruction_IFID(22) & 
-- (((\sinstruction_IFID[21]~DUPLICATE_q\)))) # (sinstruction_IFID(22) & ((!\sinstruction_IFID[21]~DUPLICATE_q\ & ((\reg_file|registers[14][24]~q\))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & (\reg_file|registers[15][24]~q\)))) ) ) ) # ( 
-- !\reg_file|registers[13][24]~q\ & ( !\reg_file|registers[12][24]~q\ & ( (sinstruction_IFID(22) & ((!\sinstruction_IFID[21]~DUPLICATE_q\ & ((\reg_file|registers[14][24]~q\))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & (\reg_file|registers[15][24]~q\)))) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110001000011010011110111000001111100011100110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[15][24]~q\,
	datab => ALT_INV_sinstruction_IFID(22),
	datac => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	datad => \reg_file|ALT_INV_registers[14][24]~q\,
	datae => \reg_file|ALT_INV_registers[13][24]~q\,
	dataf => \reg_file|ALT_INV_registers[12][24]~q\,
	combout => \sreaddata1_IDEX~271_combout\);

-- Location: LABCELL_X63_Y10_N9
\sreaddata1_IDEX~273\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~273_combout\ = ( \sreaddata1_IDEX~270_combout\ & ( \sreaddata1_IDEX~271_combout\ & ( (!sinstruction_IFID(23) & ((!\sinstruction_IFID[24]~DUPLICATE_q\) # ((\sreaddata1_IDEX~269_combout\)))) # (sinstruction_IFID(23) & 
-- (((\sreaddata1_IDEX~272_combout\)) # (\sinstruction_IFID[24]~DUPLICATE_q\))) ) ) ) # ( !\sreaddata1_IDEX~270_combout\ & ( \sreaddata1_IDEX~271_combout\ & ( (!sinstruction_IFID(23) & (\sinstruction_IFID[24]~DUPLICATE_q\ & 
-- ((\sreaddata1_IDEX~269_combout\)))) # (sinstruction_IFID(23) & (((\sreaddata1_IDEX~272_combout\)) # (\sinstruction_IFID[24]~DUPLICATE_q\))) ) ) ) # ( \sreaddata1_IDEX~270_combout\ & ( !\sreaddata1_IDEX~271_combout\ & ( (!sinstruction_IFID(23) & 
-- ((!\sinstruction_IFID[24]~DUPLICATE_q\) # ((\sreaddata1_IDEX~269_combout\)))) # (sinstruction_IFID(23) & (!\sinstruction_IFID[24]~DUPLICATE_q\ & (\sreaddata1_IDEX~272_combout\))) ) ) ) # ( !\sreaddata1_IDEX~270_combout\ & ( !\sreaddata1_IDEX~271_combout\ 
-- & ( (!sinstruction_IFID(23) & (\sinstruction_IFID[24]~DUPLICATE_q\ & ((\sreaddata1_IDEX~269_combout\)))) # (sinstruction_IFID(23) & (!\sinstruction_IFID[24]~DUPLICATE_q\ & (\sreaddata1_IDEX~272_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110100011001010111000010101001101111001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(23),
	datab => \ALT_INV_sinstruction_IFID[24]~DUPLICATE_q\,
	datac => \ALT_INV_sreaddata1_IDEX~272_combout\,
	datad => \ALT_INV_sreaddata1_IDEX~269_combout\,
	datae => \ALT_INV_sreaddata1_IDEX~270_combout\,
	dataf => \ALT_INV_sreaddata1_IDEX~271_combout\,
	combout => \sreaddata1_IDEX~273_combout\);

-- Location: LABCELL_X64_Y6_N42
\sreaddata1_IDEX~274\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~274_combout\ = ( \sreaddata1_IDEX~273_combout\ & ( (!sinstruction_IFID(25)) # (\sreaddata1_IDEX~268_combout\) ) ) # ( !\sreaddata1_IDEX~273_combout\ & ( (sinstruction_IFID(25) & \sreaddata1_IDEX~268_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(25),
	datac => \ALT_INV_sreaddata1_IDEX~268_combout\,
	dataf => \ALT_INV_sreaddata1_IDEX~273_combout\,
	combout => \sreaddata1_IDEX~274_combout\);

-- Location: FF_X64_Y6_N43
\sreaddata1_IDEX[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sreaddata1_IDEX~274_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata1_IDEX(24));

-- Location: FF_X64_Y6_N37
\sreaddata1_EXMEM[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => sreaddata1_IDEX(24),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata1_EXMEM(24));

-- Location: FF_X79_Y11_N16
\sinstruction_EXMEM[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => sinstruction_IDEX(22),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_EXMEM(22));

-- Location: LABCELL_X79_Y11_N36
\alu_branch|Add0~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_branch|Add0~89_sumout\ = SUM(( spc_IDEX(24) ) + ( GND ) + ( \alu_branch|Add0~86\ ))
-- \alu_branch|Add0~90\ = CARRY(( spc_IDEX(24) ) + ( GND ) + ( \alu_branch|Add0~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_spc_IDEX(24),
	cin => \alu_branch|Add0~86\,
	sumout => \alu_branch|Add0~89_sumout\,
	cout => \alu_branch|Add0~90\);

-- Location: FF_X79_Y11_N37
\smux_branch_input1_EXMEM[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \alu_branch|Add0~89_sumout\,
	ena => \ALT_INV_reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => smux_branch_input1_EXMEM(24));

-- Location: LABCELL_X79_Y11_N15
\mux_pc|output[24]~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_pc|output[24]~47_combout\ = ( sinstruction_EXMEM(22) & ( smux_branch_input1_EXMEM(24) & ( ((!\salu_zero_EXMEM~q\ & (\sbne_EXMEM~q\)) # (\salu_zero_EXMEM~q\ & ((\sbeq_EXMEM~DUPLICATE_q\)))) # (\sjump_EXMEM~q\) ) ) ) # ( !sinstruction_EXMEM(22) & ( 
-- smux_branch_input1_EXMEM(24) & ( (!\sjump_EXMEM~q\ & ((!\salu_zero_EXMEM~q\ & (\sbne_EXMEM~q\)) # (\salu_zero_EXMEM~q\ & ((\sbeq_EXMEM~DUPLICATE_q\))))) ) ) ) # ( sinstruction_EXMEM(22) & ( !smux_branch_input1_EXMEM(24) & ( \sjump_EXMEM~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111101010000001100000101111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sbne_EXMEM~q\,
	datab => \ALT_INV_sbeq_EXMEM~DUPLICATE_q\,
	datac => \ALT_INV_sjump_EXMEM~q\,
	datad => \ALT_INV_salu_zero_EXMEM~q\,
	datae => ALT_INV_sinstruction_EXMEM(22),
	dataf => ALT_INV_smux_branch_input1_EXMEM(24),
	combout => \mux_pc|output[24]~47_combout\);

-- Location: MLABCELL_X82_Y11_N57
\mux_pc|output[24]~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_pc|output[24]~48_combout\ = ( \Add0~89_sumout\ & ( (!\reset_stages~combout\) # ((!\sjr_EXMEM~q\ & ((\mux_pc|output[24]~47_combout\))) # (\sjr_EXMEM~q\ & (sreaddata1_EXMEM(24)))) ) ) # ( !\Add0~89_sumout\ & ( (!\sjr_EXMEM~q\ & 
-- ((\mux_pc|output[24]~47_combout\))) # (\sjr_EXMEM~q\ & (sreaddata1_EXMEM(24))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111111001101111011111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sjr_EXMEM~q\,
	datab => \ALT_INV_reset_stages~combout\,
	datac => ALT_INV_sreaddata1_EXMEM(24),
	datad => \mux_pc|ALT_INV_output[24]~47_combout\,
	dataf => \ALT_INV_Add0~89_sumout\,
	combout => \mux_pc|output[24]~48_combout\);

-- Location: FF_X82_Y11_N59
\pc_mips|pc_output[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \mux_pc|output[24]~48_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc_mips|pc_output\(24));

-- Location: FF_X82_Y11_N7
\spc_IFID[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \Add0~89_sumout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_IFID(24));

-- Location: FF_X82_Y11_N17
\spc_IDEX[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_IFID(24),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_IDEX(24));

-- Location: LABCELL_X79_Y11_N39
\alu_branch|Add0~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_branch|Add0~93_sumout\ = SUM(( spc_IDEX(25) ) + ( GND ) + ( \alu_branch|Add0~90\ ))
-- \alu_branch|Add0~94\ = CARRY(( spc_IDEX(25) ) + ( GND ) + ( \alu_branch|Add0~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_spc_IDEX(25),
	cin => \alu_branch|Add0~90\,
	sumout => \alu_branch|Add0~93_sumout\,
	cout => \alu_branch|Add0~94\);

-- Location: FF_X79_Y11_N41
\smux_branch_input1_EXMEM[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \alu_branch|Add0~93_sumout\,
	ena => \ALT_INV_reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => smux_branch_input1_EXMEM(25));

-- Location: LABCELL_X79_Y11_N12
\mux_pc|output[25]~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_pc|output[25]~49_combout\ = ( sinstruction_EXMEM(23) & ( smux_branch_input1_EXMEM(25) & ( ((!\salu_zero_EXMEM~q\ & (\sbne_EXMEM~q\)) # (\salu_zero_EXMEM~q\ & ((\sbeq_EXMEM~DUPLICATE_q\)))) # (\sjump_EXMEM~q\) ) ) ) # ( !sinstruction_EXMEM(23) & ( 
-- smux_branch_input1_EXMEM(25) & ( (!\sjump_EXMEM~q\ & ((!\salu_zero_EXMEM~q\ & (\sbne_EXMEM~q\)) # (\salu_zero_EXMEM~q\ & ((\sbeq_EXMEM~DUPLICATE_q\))))) ) ) ) # ( sinstruction_EXMEM(23) & ( !smux_branch_input1_EXMEM(25) & ( \sjump_EXMEM~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111101010011000000000101001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sbne_EXMEM~q\,
	datab => \ALT_INV_sbeq_EXMEM~DUPLICATE_q\,
	datac => \ALT_INV_salu_zero_EXMEM~q\,
	datad => \ALT_INV_sjump_EXMEM~q\,
	datae => ALT_INV_sinstruction_EXMEM(23),
	dataf => ALT_INV_smux_branch_input1_EXMEM(25),
	combout => \mux_pc|output[25]~49_combout\);

-- Location: MLABCELL_X82_Y11_N54
\mux_pc|output[25]~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_pc|output[25]~50_combout\ = ( \Add0~93_sumout\ & ( (!\reset_stages~combout\) # ((!\sjr_EXMEM~q\ & ((\mux_pc|output[25]~49_combout\))) # (\sjr_EXMEM~q\ & (sreaddata1_EXMEM(25)))) ) ) # ( !\Add0~93_sumout\ & ( (!\sjr_EXMEM~q\ & 
-- ((\mux_pc|output[25]~49_combout\))) # (\sjr_EXMEM~q\ & (sreaddata1_EXMEM(25))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111111001101111011111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sjr_EXMEM~q\,
	datab => \ALT_INV_reset_stages~combout\,
	datac => ALT_INV_sreaddata1_EXMEM(25),
	datad => \mux_pc|ALT_INV_output[25]~49_combout\,
	dataf => \ALT_INV_Add0~93_sumout\,
	combout => \mux_pc|output[25]~50_combout\);

-- Location: FF_X82_Y11_N56
\pc_mips|pc_output[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \mux_pc|output[25]~50_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc_mips|pc_output\(25));

-- Location: FF_X82_Y11_N10
\spc_IFID[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \Add0~93_sumout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_IFID(25));

-- Location: FF_X79_Y11_N26
\spc_IDEX[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_IFID(25),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_IDEX(25));

-- Location: FF_X79_Y11_N43
\smux_branch_input1_EXMEM[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \alu_branch|Add0~97_sumout\,
	ena => \ALT_INV_reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => smux_branch_input1_EXMEM(26));

-- Location: LABCELL_X80_Y11_N33
\mux_pc|output[26]~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_pc|output[26]~51_combout\ = ( sinstruction_EXMEM(24) & ( smux_branch_input1_EXMEM(26) & ( ((!\salu_zero_EXMEM~q\ & ((\sbne_EXMEM~q\))) # (\salu_zero_EXMEM~q\ & (\sbeq_EXMEM~DUPLICATE_q\))) # (\sjump_EXMEM~q\) ) ) ) # ( !sinstruction_EXMEM(24) & ( 
-- smux_branch_input1_EXMEM(26) & ( (!\sjump_EXMEM~q\ & ((!\salu_zero_EXMEM~q\ & ((\sbne_EXMEM~q\))) # (\salu_zero_EXMEM~q\ & (\sbeq_EXMEM~DUPLICATE_q\)))) ) ) ) # ( sinstruction_EXMEM(24) & ( !smux_branch_input1_EXMEM(26) & ( \sjump_EXMEM~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100110000010100000011111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sbeq_EXMEM~DUPLICATE_q\,
	datab => \ALT_INV_sbne_EXMEM~q\,
	datac => \ALT_INV_sjump_EXMEM~q\,
	datad => \ALT_INV_salu_zero_EXMEM~q\,
	datae => ALT_INV_sinstruction_EXMEM(24),
	dataf => ALT_INV_smux_branch_input1_EXMEM(26),
	combout => \mux_pc|output[26]~51_combout\);

-- Location: LABCELL_X81_Y11_N57
\mux_pc|output[26]~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_pc|output[26]~52_combout\ = ( \mux_pc|output[26]~51_combout\ & ( \Add0~97_sumout\ & ( (!\sjr_EXMEM~q\) # ((!\reset_stages~combout\) # (sreaddata1_EXMEM(26))) ) ) ) # ( !\mux_pc|output[26]~51_combout\ & ( \Add0~97_sumout\ & ( (!\reset_stages~combout\) 
-- # ((\sjr_EXMEM~q\ & sreaddata1_EXMEM(26))) ) ) ) # ( \mux_pc|output[26]~51_combout\ & ( !\Add0~97_sumout\ & ( (!\sjr_EXMEM~q\) # (sreaddata1_EXMEM(26)) ) ) ) # ( !\mux_pc|output[26]~51_combout\ & ( !\Add0~97_sumout\ & ( (\sjr_EXMEM~q\ & 
-- sreaddata1_EXMEM(26)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101101010101111111111110000111101011111101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sjr_EXMEM~q\,
	datac => \ALT_INV_reset_stages~combout\,
	datad => ALT_INV_sreaddata1_EXMEM(26),
	datae => \mux_pc|ALT_INV_output[26]~51_combout\,
	dataf => \ALT_INV_Add0~97_sumout\,
	combout => \mux_pc|output[26]~52_combout\);

-- Location: FF_X81_Y11_N58
\pc_mips|pc_output[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \mux_pc|output[26]~52_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc_mips|pc_output\(26));

-- Location: FF_X82_Y11_N13
\spc_IFID[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \Add0~97_sumout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_IFID(26));

-- Location: FF_X80_Y11_N17
\spc_IDEX[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_IFID(26),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_IDEX(26));

-- Location: FF_X80_Y11_N58
\spc_EXMEM[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_IDEX(26),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_EXMEM(26));

-- Location: FF_X75_Y5_N35
\spc_MEMWB[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_EXMEM(26),
	sclr => \process_8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_MEMWB(26));

-- Location: FF_X75_Y5_N20
\salumainresult_MEMWB[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => salumainresult_EXMEM(26),
	sclr => \process_8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => salumainresult_MEMWB(26));

-- Location: FF_X75_Y5_N29
\smemreaddata_MEMWB[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \mem|altsyncram_component|auto_generated|q_a\(26),
	sclr => \process_8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => smemreaddata_MEMWB(26));

-- Location: LABCELL_X75_Y5_N21
\mux_jal|output[26]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_jal|output[26]~26_combout\ = ( smemreaddata_MEMWB(26) & ( \sjal_MEMWB~q\ & ( spc_MEMWB(26) ) ) ) # ( !smemreaddata_MEMWB(26) & ( \sjal_MEMWB~q\ & ( spc_MEMWB(26) ) ) ) # ( smemreaddata_MEMWB(26) & ( !\sjal_MEMWB~q\ & ( (salumainresult_MEMWB(26)) # 
-- (\smemtoreg_MEMWB~DUPLICATE_q\) ) ) ) # ( !smemreaddata_MEMWB(26) & ( !\sjal_MEMWB~q\ & ( (!\smemtoreg_MEMWB~DUPLICATE_q\ & salumainresult_MEMWB(26)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000011111111111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_spc_MEMWB(26),
	datac => \ALT_INV_smemtoreg_MEMWB~DUPLICATE_q\,
	datad => ALT_INV_salumainresult_MEMWB(26),
	datae => ALT_INV_smemreaddata_MEMWB(26),
	dataf => \ALT_INV_sjal_MEMWB~q\,
	combout => \mux_jal|output[26]~26_combout\);

-- Location: FF_X67_Y7_N7
\reg_file|registers[16][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[26]~26_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[16][26]~q\);

-- Location: MLABCELL_X65_Y7_N39
\sreaddata1_IDEX~286\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~286_combout\ = ( \reg_file|registers[24][26]~q\ & ( \reg_file|registers[28][26]~q\ & ( ((!sinstruction_IFID(23) & (\reg_file|registers[16][26]~q\)) # (sinstruction_IFID(23) & ((\reg_file|registers[20][26]~q\)))) # (sinstruction_IFID(24)) 
-- ) ) ) # ( !\reg_file|registers[24][26]~q\ & ( \reg_file|registers[28][26]~q\ & ( (!sinstruction_IFID(23) & (\reg_file|registers[16][26]~q\ & ((!sinstruction_IFID(24))))) # (sinstruction_IFID(23) & (((sinstruction_IFID(24)) # 
-- (\reg_file|registers[20][26]~q\)))) ) ) ) # ( \reg_file|registers[24][26]~q\ & ( !\reg_file|registers[28][26]~q\ & ( (!sinstruction_IFID(23) & (((sinstruction_IFID(24))) # (\reg_file|registers[16][26]~q\))) # (sinstruction_IFID(23) & 
-- (((\reg_file|registers[20][26]~q\ & !sinstruction_IFID(24))))) ) ) ) # ( !\reg_file|registers[24][26]~q\ & ( !\reg_file|registers[28][26]~q\ & ( (!sinstruction_IFID(24) & ((!sinstruction_IFID(23) & (\reg_file|registers[16][26]~q\)) # 
-- (sinstruction_IFID(23) & ((\reg_file|registers[20][26]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100000000001001111010101000100111010101010010011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(23),
	datab => \reg_file|ALT_INV_registers[16][26]~q\,
	datac => \reg_file|ALT_INV_registers[20][26]~q\,
	datad => ALT_INV_sinstruction_IFID(24),
	datae => \reg_file|ALT_INV_registers[24][26]~q\,
	dataf => \reg_file|ALT_INV_registers[28][26]~q\,
	combout => \sreaddata1_IDEX~286_combout\);

-- Location: LABCELL_X66_Y7_N45
\sreaddata1_IDEX~288\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~288_combout\ = ( \reg_file|registers[18][26]~q\ & ( \reg_file|registers[30][26]~q\ & ( (!sinstruction_IFID(23) & ((!\sinstruction_IFID[24]~DUPLICATE_q\) # ((\reg_file|registers[26][26]~q\)))) # (sinstruction_IFID(23) & 
-- (((\reg_file|registers[22][26]~q\)) # (\sinstruction_IFID[24]~DUPLICATE_q\))) ) ) ) # ( !\reg_file|registers[18][26]~q\ & ( \reg_file|registers[30][26]~q\ & ( (!sinstruction_IFID(23) & (\sinstruction_IFID[24]~DUPLICATE_q\ & 
-- ((\reg_file|registers[26][26]~q\)))) # (sinstruction_IFID(23) & (((\reg_file|registers[22][26]~q\)) # (\sinstruction_IFID[24]~DUPLICATE_q\))) ) ) ) # ( \reg_file|registers[18][26]~q\ & ( !\reg_file|registers[30][26]~q\ & ( (!sinstruction_IFID(23) & 
-- ((!\sinstruction_IFID[24]~DUPLICATE_q\) # ((\reg_file|registers[26][26]~q\)))) # (sinstruction_IFID(23) & (!\sinstruction_IFID[24]~DUPLICATE_q\ & (\reg_file|registers[22][26]~q\))) ) ) ) # ( !\reg_file|registers[18][26]~q\ & ( 
-- !\reg_file|registers[30][26]~q\ & ( (!sinstruction_IFID(23) & (\sinstruction_IFID[24]~DUPLICATE_q\ & ((\reg_file|registers[26][26]~q\)))) # (sinstruction_IFID(23) & (!\sinstruction_IFID[24]~DUPLICATE_q\ & (\reg_file|registers[22][26]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110100011001010111000010101001101111001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(23),
	datab => \ALT_INV_sinstruction_IFID[24]~DUPLICATE_q\,
	datac => \reg_file|ALT_INV_registers[22][26]~q\,
	datad => \reg_file|ALT_INV_registers[26][26]~q\,
	datae => \reg_file|ALT_INV_registers[18][26]~q\,
	dataf => \reg_file|ALT_INV_registers[30][26]~q\,
	combout => \sreaddata1_IDEX~288_combout\);

-- Location: MLABCELL_X65_Y7_N12
\sreaddata1_IDEX~289\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~289_combout\ = ( \reg_file|registers[31][26]~q\ & ( \reg_file|registers[19][26]~q\ & ( (!sinstruction_IFID(23) & (((!sinstruction_IFID(24))) # (\reg_file|registers[27][26]~q\))) # (sinstruction_IFID(23) & 
-- (((\reg_file|registers[23][26]~q\) # (sinstruction_IFID(24))))) ) ) ) # ( !\reg_file|registers[31][26]~q\ & ( \reg_file|registers[19][26]~q\ & ( (!sinstruction_IFID(23) & (((!sinstruction_IFID(24))) # (\reg_file|registers[27][26]~q\))) # 
-- (sinstruction_IFID(23) & (((!sinstruction_IFID(24) & \reg_file|registers[23][26]~q\)))) ) ) ) # ( \reg_file|registers[31][26]~q\ & ( !\reg_file|registers[19][26]~q\ & ( (!sinstruction_IFID(23) & (\reg_file|registers[27][26]~q\ & (sinstruction_IFID(24)))) 
-- # (sinstruction_IFID(23) & (((\reg_file|registers[23][26]~q\) # (sinstruction_IFID(24))))) ) ) ) # ( !\reg_file|registers[31][26]~q\ & ( !\reg_file|registers[19][26]~q\ & ( (!sinstruction_IFID(23) & (\reg_file|registers[27][26]~q\ & 
-- (sinstruction_IFID(24)))) # (sinstruction_IFID(23) & (((!sinstruction_IFID(24) & \reg_file|registers[23][26]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110100000001110011011111000100111101001100011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[27][26]~q\,
	datab => ALT_INV_sinstruction_IFID(23),
	datac => ALT_INV_sinstruction_IFID(24),
	datad => \reg_file|ALT_INV_registers[23][26]~q\,
	datae => \reg_file|ALT_INV_registers[31][26]~q\,
	dataf => \reg_file|ALT_INV_registers[19][26]~q\,
	combout => \sreaddata1_IDEX~289_combout\);

-- Location: FF_X65_Y7_N44
\reg_file|registers[21][26]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[26]~26_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[21][26]~DUPLICATE_q\);

-- Location: MLABCELL_X65_Y7_N24
\sreaddata1_IDEX~287\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~287_combout\ = ( \reg_file|registers[17][26]~q\ & ( \reg_file|registers[29][26]~q\ & ( (!sinstruction_IFID(24) & (((!sinstruction_IFID(23))) # (\reg_file|registers[21][26]~DUPLICATE_q\))) # (sinstruction_IFID(24) & 
-- (((\reg_file|registers[25][26]~q\) # (sinstruction_IFID(23))))) ) ) ) # ( !\reg_file|registers[17][26]~q\ & ( \reg_file|registers[29][26]~q\ & ( (!sinstruction_IFID(24) & (\reg_file|registers[21][26]~DUPLICATE_q\ & (sinstruction_IFID(23)))) # 
-- (sinstruction_IFID(24) & (((\reg_file|registers[25][26]~q\) # (sinstruction_IFID(23))))) ) ) ) # ( \reg_file|registers[17][26]~q\ & ( !\reg_file|registers[29][26]~q\ & ( (!sinstruction_IFID(24) & (((!sinstruction_IFID(23))) # 
-- (\reg_file|registers[21][26]~DUPLICATE_q\))) # (sinstruction_IFID(24) & (((!sinstruction_IFID(23) & \reg_file|registers[25][26]~q\)))) ) ) ) # ( !\reg_file|registers[17][26]~q\ & ( !\reg_file|registers[29][26]~q\ & ( (!sinstruction_IFID(24) & 
-- (\reg_file|registers[21][26]~DUPLICATE_q\ & (sinstruction_IFID(23)))) # (sinstruction_IFID(24) & (((!sinstruction_IFID(23) & \reg_file|registers[25][26]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010010101000101111001000000111010101111010011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(24),
	datab => \reg_file|ALT_INV_registers[21][26]~DUPLICATE_q\,
	datac => ALT_INV_sinstruction_IFID(23),
	datad => \reg_file|ALT_INV_registers[25][26]~q\,
	datae => \reg_file|ALT_INV_registers[17][26]~q\,
	dataf => \reg_file|ALT_INV_registers[29][26]~q\,
	combout => \sreaddata1_IDEX~287_combout\);

-- Location: MLABCELL_X65_Y7_N18
\sreaddata1_IDEX~290\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~290_combout\ = ( sinstruction_IFID(22) & ( \sreaddata1_IDEX~287_combout\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & (\sreaddata1_IDEX~288_combout\)) # (\sinstruction_IFID[21]~DUPLICATE_q\ & ((\sreaddata1_IDEX~289_combout\))) ) ) ) # ( 
-- !sinstruction_IFID(22) & ( \sreaddata1_IDEX~287_combout\ & ( (\sreaddata1_IDEX~286_combout\) # (\sinstruction_IFID[21]~DUPLICATE_q\) ) ) ) # ( sinstruction_IFID(22) & ( !\sreaddata1_IDEX~287_combout\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & 
-- (\sreaddata1_IDEX~288_combout\)) # (\sinstruction_IFID[21]~DUPLICATE_q\ & ((\sreaddata1_IDEX~289_combout\))) ) ) ) # ( !sinstruction_IFID(22) & ( !\sreaddata1_IDEX~287_combout\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & \sreaddata1_IDEX~286_combout\) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010000010100101111101110111011101110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	datab => \ALT_INV_sreaddata1_IDEX~286_combout\,
	datac => \ALT_INV_sreaddata1_IDEX~288_combout\,
	datad => \ALT_INV_sreaddata1_IDEX~289_combout\,
	datae => ALT_INV_sinstruction_IFID(22),
	dataf => \ALT_INV_sreaddata1_IDEX~287_combout\,
	combout => \sreaddata1_IDEX~290_combout\);

-- Location: LABCELL_X66_Y10_N3
\sreaddata1_IDEX~292\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~292_combout\ = ( \reg_file|registers[1][26]~q\ & ( \sinstruction_IFID[21]~DUPLICATE_q\ & ( (!sinstruction_IFID(22)) # (\reg_file|registers[3][26]~q\) ) ) ) # ( !\reg_file|registers[1][26]~q\ & ( \sinstruction_IFID[21]~DUPLICATE_q\ & ( 
-- (\reg_file|registers[3][26]~q\ & sinstruction_IFID(22)) ) ) ) # ( \reg_file|registers[1][26]~q\ & ( !\sinstruction_IFID[21]~DUPLICATE_q\ & ( (!sinstruction_IFID(22) & ((\reg_file|registers[0][26]~q\))) # (sinstruction_IFID(22) & 
-- (\reg_file|registers[2][26]~q\)) ) ) ) # ( !\reg_file|registers[1][26]~q\ & ( !\sinstruction_IFID[21]~DUPLICATE_q\ & ( (!sinstruction_IFID(22) & ((\reg_file|registers[0][26]~q\))) # (sinstruction_IFID(22) & (\reg_file|registers[2][26]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000111111001100000101000001011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[3][26]~q\,
	datab => \reg_file|ALT_INV_registers[2][26]~q\,
	datac => ALT_INV_sinstruction_IFID(22),
	datad => \reg_file|ALT_INV_registers[0][26]~q\,
	datae => \reg_file|ALT_INV_registers[1][26]~q\,
	dataf => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	combout => \sreaddata1_IDEX~292_combout\);

-- Location: LABCELL_X68_Y6_N21
\sreaddata1_IDEX~294\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~294_combout\ = ( \sinstruction_IFID[21]~DUPLICATE_q\ & ( \reg_file|registers[7][26]~q\ & ( (sinstruction_IFID(22)) # (\reg_file|registers[5][26]~q\) ) ) ) # ( !\sinstruction_IFID[21]~DUPLICATE_q\ & ( \reg_file|registers[7][26]~q\ & ( 
-- (!sinstruction_IFID(22) & (\reg_file|registers[4][26]~q\)) # (sinstruction_IFID(22) & ((\reg_file|registers[6][26]~q\))) ) ) ) # ( \sinstruction_IFID[21]~DUPLICATE_q\ & ( !\reg_file|registers[7][26]~q\ & ( (\reg_file|registers[5][26]~q\ & 
-- !sinstruction_IFID(22)) ) ) ) # ( !\sinstruction_IFID[21]~DUPLICATE_q\ & ( !\reg_file|registers[7][26]~q\ & ( (!sinstruction_IFID(22) & (\reg_file|registers[4][26]~q\)) # (sinstruction_IFID(22) & ((\reg_file|registers[6][26]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111010001000100010000001100001111110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[5][26]~q\,
	datab => ALT_INV_sinstruction_IFID(22),
	datac => \reg_file|ALT_INV_registers[4][26]~q\,
	datad => \reg_file|ALT_INV_registers[6][26]~q\,
	datae => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	dataf => \reg_file|ALT_INV_registers[7][26]~q\,
	combout => \sreaddata1_IDEX~294_combout\);

-- Location: LABCELL_X62_Y8_N45
\sreaddata1_IDEX~293\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~293_combout\ = ( \reg_file|registers[14][26]~q\ & ( \reg_file|registers[13][26]~q\ & ( (!sinstruction_IFID(22) & (((\reg_file|registers[12][26]~q\)) # (\sinstruction_IFID[21]~DUPLICATE_q\))) # (sinstruction_IFID(22) & 
-- ((!\sinstruction_IFID[21]~DUPLICATE_q\) # ((\reg_file|registers[15][26]~q\)))) ) ) ) # ( !\reg_file|registers[14][26]~q\ & ( \reg_file|registers[13][26]~q\ & ( (!sinstruction_IFID(22) & (((\reg_file|registers[12][26]~q\)) # 
-- (\sinstruction_IFID[21]~DUPLICATE_q\))) # (sinstruction_IFID(22) & (\sinstruction_IFID[21]~DUPLICATE_q\ & (\reg_file|registers[15][26]~q\))) ) ) ) # ( \reg_file|registers[14][26]~q\ & ( !\reg_file|registers[13][26]~q\ & ( (!sinstruction_IFID(22) & 
-- (!\sinstruction_IFID[21]~DUPLICATE_q\ & ((\reg_file|registers[12][26]~q\)))) # (sinstruction_IFID(22) & ((!\sinstruction_IFID[21]~DUPLICATE_q\) # ((\reg_file|registers[15][26]~q\)))) ) ) ) # ( !\reg_file|registers[14][26]~q\ & ( 
-- !\reg_file|registers[13][26]~q\ & ( (!sinstruction_IFID(22) & (!\sinstruction_IFID[21]~DUPLICATE_q\ & ((\reg_file|registers[12][26]~q\)))) # (sinstruction_IFID(22) & (\sinstruction_IFID[21]~DUPLICATE_q\ & (\reg_file|registers[15][26]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001010001011100110100100011101010110110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(22),
	datab => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	datac => \reg_file|ALT_INV_registers[15][26]~q\,
	datad => \reg_file|ALT_INV_registers[12][26]~q\,
	datae => \reg_file|ALT_INV_registers[14][26]~q\,
	dataf => \reg_file|ALT_INV_registers[13][26]~q\,
	combout => \sreaddata1_IDEX~293_combout\);

-- Location: LABCELL_X67_Y10_N45
\sreaddata1_IDEX~291\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~291_combout\ = ( \reg_file|registers[8][26]~q\ & ( \sinstruction_IFID[21]~DUPLICATE_q\ & ( (!sinstruction_IFID(22) & ((\reg_file|registers[9][26]~q\))) # (sinstruction_IFID(22) & (\reg_file|registers[11][26]~q\)) ) ) ) # ( 
-- !\reg_file|registers[8][26]~q\ & ( \sinstruction_IFID[21]~DUPLICATE_q\ & ( (!sinstruction_IFID(22) & ((\reg_file|registers[9][26]~q\))) # (sinstruction_IFID(22) & (\reg_file|registers[11][26]~q\)) ) ) ) # ( \reg_file|registers[8][26]~q\ & ( 
-- !\sinstruction_IFID[21]~DUPLICATE_q\ & ( (!sinstruction_IFID(22)) # (\reg_file|registers[10][26]~q\) ) ) ) # ( !\reg_file|registers[8][26]~q\ & ( !\sinstruction_IFID[21]~DUPLICATE_q\ & ( (sinstruction_IFID(22) & \reg_file|registers[10][26]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001101110111011101100000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(22),
	datab => \reg_file|ALT_INV_registers[10][26]~q\,
	datac => \reg_file|ALT_INV_registers[11][26]~q\,
	datad => \reg_file|ALT_INV_registers[9][26]~q\,
	datae => \reg_file|ALT_INV_registers[8][26]~q\,
	dataf => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	combout => \sreaddata1_IDEX~291_combout\);

-- Location: LABCELL_X68_Y7_N21
\sreaddata1_IDEX~295\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~295_combout\ = ( \sreaddata1_IDEX~293_combout\ & ( \sreaddata1_IDEX~291_combout\ & ( ((!sinstruction_IFID(23) & (\sreaddata1_IDEX~292_combout\)) # (sinstruction_IFID(23) & ((\sreaddata1_IDEX~294_combout\)))) # (sinstruction_IFID(24)) ) ) 
-- ) # ( !\sreaddata1_IDEX~293_combout\ & ( \sreaddata1_IDEX~291_combout\ & ( (!sinstruction_IFID(23) & (((sinstruction_IFID(24))) # (\sreaddata1_IDEX~292_combout\))) # (sinstruction_IFID(23) & (((\sreaddata1_IDEX~294_combout\ & !sinstruction_IFID(24))))) ) 
-- ) ) # ( \sreaddata1_IDEX~293_combout\ & ( !\sreaddata1_IDEX~291_combout\ & ( (!sinstruction_IFID(23) & (\sreaddata1_IDEX~292_combout\ & ((!sinstruction_IFID(24))))) # (sinstruction_IFID(23) & (((sinstruction_IFID(24)) # (\sreaddata1_IDEX~294_combout\)))) 
-- ) ) ) # ( !\sreaddata1_IDEX~293_combout\ & ( !\sreaddata1_IDEX~291_combout\ & ( (!sinstruction_IFID(24) & ((!sinstruction_IFID(23) & (\sreaddata1_IDEX~292_combout\)) # (sinstruction_IFID(23) & ((\sreaddata1_IDEX~294_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100000000001001110101010100100111101010100010011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(23),
	datab => \ALT_INV_sreaddata1_IDEX~292_combout\,
	datac => \ALT_INV_sreaddata1_IDEX~294_combout\,
	datad => ALT_INV_sinstruction_IFID(24),
	datae => \ALT_INV_sreaddata1_IDEX~293_combout\,
	dataf => \ALT_INV_sreaddata1_IDEX~291_combout\,
	combout => \sreaddata1_IDEX~295_combout\);

-- Location: LABCELL_X70_Y7_N6
\sreaddata1_IDEX~296\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~296_combout\ = ( \sreaddata1_IDEX~290_combout\ & ( \sreaddata1_IDEX~295_combout\ ) ) # ( !\sreaddata1_IDEX~290_combout\ & ( \sreaddata1_IDEX~295_combout\ & ( !sinstruction_IFID(25) ) ) ) # ( \sreaddata1_IDEX~290_combout\ & ( 
-- !\sreaddata1_IDEX~295_combout\ & ( sinstruction_IFID(25) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111110000111100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_sinstruction_IFID(25),
	datae => \ALT_INV_sreaddata1_IDEX~290_combout\,
	dataf => \ALT_INV_sreaddata1_IDEX~295_combout\,
	combout => \sreaddata1_IDEX~296_combout\);

-- Location: FF_X70_Y7_N7
\sreaddata1_IDEX[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sreaddata1_IDEX~296_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata1_IDEX(26));

-- Location: LABCELL_X75_Y4_N0
\alu_main|Mux27~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux27~4_combout\ = ( salucontrol_IDEX(0) & ( \alu_main|Add0~109_sumout\ & ( (!salucontrol_IDEX(1) & ((\mux_alu|output[27]~50_combout\) # (\forward|Mux4~0_combout\))) ) ) ) # ( !salucontrol_IDEX(0) & ( \alu_main|Add0~109_sumout\ & ( 
-- ((\forward|Mux4~0_combout\ & \mux_alu|output[27]~50_combout\)) # (salucontrol_IDEX(1)) ) ) ) # ( salucontrol_IDEX(0) & ( !\alu_main|Add0~109_sumout\ & ( (!salucontrol_IDEX(1) & ((\mux_alu|output[27]~50_combout\) # (\forward|Mux4~0_combout\))) ) ) ) # ( 
-- !salucontrol_IDEX(0) & ( !\alu_main|Add0~109_sumout\ & ( (!salucontrol_IDEX(1) & (\forward|Mux4~0_combout\ & \mux_alu|output[27]~50_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000010101010101001010101010111110000101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salucontrol_IDEX(1),
	datac => \forward|ALT_INV_Mux4~0_combout\,
	datad => \mux_alu|ALT_INV_output[27]~50_combout\,
	datae => ALT_INV_salucontrol_IDEX(0),
	dataf => \alu_main|ALT_INV_Add0~109_sumout\,
	combout => \alu_main|Mux27~4_combout\);

-- Location: LABCELL_X74_Y4_N6
\alu_main|Mux27~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux27~0_combout\ = ( \alu_main|ShiftLeft0~45_combout\ & ( \alu_main|ShiftLeft0~32_combout\ & ( (!sinstruction_IDEX(8) & (((!\sinstruction_IDEX[9]~DUPLICATE_q\) # (\alu_main|ShiftLeft0~37_combout\)))) # (sinstruction_IDEX(8) & 
-- (((\sinstruction_IDEX[9]~DUPLICATE_q\)) # (\alu_main|ShiftLeft0~41_combout\))) ) ) ) # ( !\alu_main|ShiftLeft0~45_combout\ & ( \alu_main|ShiftLeft0~32_combout\ & ( (!sinstruction_IDEX(8) & (((\alu_main|ShiftLeft0~37_combout\ & 
-- \sinstruction_IDEX[9]~DUPLICATE_q\)))) # (sinstruction_IDEX(8) & (((\sinstruction_IDEX[9]~DUPLICATE_q\)) # (\alu_main|ShiftLeft0~41_combout\))) ) ) ) # ( \alu_main|ShiftLeft0~45_combout\ & ( !\alu_main|ShiftLeft0~32_combout\ & ( (!sinstruction_IDEX(8) & 
-- (((!\sinstruction_IDEX[9]~DUPLICATE_q\) # (\alu_main|ShiftLeft0~37_combout\)))) # (sinstruction_IDEX(8) & (\alu_main|ShiftLeft0~41_combout\ & ((!\sinstruction_IDEX[9]~DUPLICATE_q\)))) ) ) ) # ( !\alu_main|ShiftLeft0~45_combout\ & ( 
-- !\alu_main|ShiftLeft0~32_combout\ & ( (!sinstruction_IDEX(8) & (((\alu_main|ShiftLeft0~37_combout\ & \sinstruction_IDEX[9]~DUPLICATE_q\)))) # (sinstruction_IDEX(8) & (\alu_main|ShiftLeft0~41_combout\ & ((!\sinstruction_IDEX[9]~DUPLICATE_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001100110111010000110000010001001111111101110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_ShiftLeft0~41_combout\,
	datab => ALT_INV_sinstruction_IDEX(8),
	datac => \alu_main|ALT_INV_ShiftLeft0~37_combout\,
	datad => \ALT_INV_sinstruction_IDEX[9]~DUPLICATE_q\,
	datae => \alu_main|ALT_INV_ShiftLeft0~45_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft0~32_combout\,
	combout => \alu_main|Mux27~0_combout\);

-- Location: LABCELL_X75_Y6_N6
\alu_main|Mux27~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux27~1_combout\ = ( \alu_main|ShiftLeft1~38_combout\ & ( \alu_main|ShiftLeft1~42_combout\ & ( (!\forward|Mux28~0_combout\ & (((\alu_main|ShiftLeft1~46_combout\) # (\forward|Mux29~0_combout\)))) # (\forward|Mux28~0_combout\ & 
-- (((!\forward|Mux29~0_combout\)) # (\alu_main|ShiftLeft1~33_combout\))) ) ) ) # ( !\alu_main|ShiftLeft1~38_combout\ & ( \alu_main|ShiftLeft1~42_combout\ & ( (!\forward|Mux28~0_combout\ & (((\alu_main|ShiftLeft1~46_combout\) # (\forward|Mux29~0_combout\)))) 
-- # (\forward|Mux28~0_combout\ & (\alu_main|ShiftLeft1~33_combout\ & (\forward|Mux29~0_combout\))) ) ) ) # ( \alu_main|ShiftLeft1~38_combout\ & ( !\alu_main|ShiftLeft1~42_combout\ & ( (!\forward|Mux28~0_combout\ & (((!\forward|Mux29~0_combout\ & 
-- \alu_main|ShiftLeft1~46_combout\)))) # (\forward|Mux28~0_combout\ & (((!\forward|Mux29~0_combout\)) # (\alu_main|ShiftLeft1~33_combout\))) ) ) ) # ( !\alu_main|ShiftLeft1~38_combout\ & ( !\alu_main|ShiftLeft1~42_combout\ & ( (!\forward|Mux28~0_combout\ & 
-- (((!\forward|Mux29~0_combout\ & \alu_main|ShiftLeft1~46_combout\)))) # (\forward|Mux28~0_combout\ & (\alu_main|ShiftLeft1~33_combout\ & (\forward|Mux29~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110100001010100011111000100001011101010110101101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux28~0_combout\,
	datab => \alu_main|ALT_INV_ShiftLeft1~33_combout\,
	datac => \forward|ALT_INV_Mux29~0_combout\,
	datad => \alu_main|ALT_INV_ShiftLeft1~46_combout\,
	datae => \alu_main|ALT_INV_ShiftLeft1~38_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft1~42_combout\,
	combout => \alu_main|Mux27~1_combout\);

-- Location: LABCELL_X75_Y4_N45
\alu_main|Mux27~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux27~2_combout\ = ( \alu_main|Mux27~1_combout\ & ( \alu_main|Mux26~2_combout\ & ( (!\alu_main|Mux26~3_combout\ & (\alu_main|ShiftLeft1~26_combout\)) # (\alu_main|Mux26~3_combout\ & ((\alu_main|ShiftRight1~41_combout\))) ) ) ) # ( 
-- !\alu_main|Mux27~1_combout\ & ( \alu_main|Mux26~2_combout\ & ( (!\alu_main|Mux26~3_combout\ & (\alu_main|ShiftLeft1~26_combout\)) # (\alu_main|Mux26~3_combout\ & ((\alu_main|ShiftRight1~41_combout\))) ) ) ) # ( \alu_main|Mux27~1_combout\ & ( 
-- !\alu_main|Mux26~2_combout\ & ( \alu_main|Mux26~3_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100110011000011110011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \alu_main|ALT_INV_ShiftLeft1~26_combout\,
	datac => \alu_main|ALT_INV_ShiftRight1~41_combout\,
	datad => \alu_main|ALT_INV_Mux26~3_combout\,
	datae => \alu_main|ALT_INV_Mux27~1_combout\,
	dataf => \alu_main|ALT_INV_Mux26~2_combout\,
	combout => \alu_main|Mux27~2_combout\);

-- Location: LABCELL_X75_Y4_N24
\alu_main|Mux27~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux27~3_combout\ = ( \alu_main|ShiftRight0~41_combout\ & ( \alu_main|Mux27~2_combout\ & ( (!\alu_main|Mux26~5_combout\) # ((!\alu_main|Mux26~4_combout\ & (\alu_main|Mux27~0_combout\)) # (\alu_main|Mux26~4_combout\ & 
-- ((\alu_main|ShiftLeft0~25_combout\)))) ) ) ) # ( !\alu_main|ShiftRight0~41_combout\ & ( \alu_main|Mux27~2_combout\ & ( (!\alu_main|Mux26~4_combout\ & (((!\alu_main|Mux26~5_combout\)) # (\alu_main|Mux27~0_combout\))) # (\alu_main|Mux26~4_combout\ & 
-- (((\alu_main|ShiftLeft0~25_combout\ & \alu_main|Mux26~5_combout\)))) ) ) ) # ( \alu_main|ShiftRight0~41_combout\ & ( !\alu_main|Mux27~2_combout\ & ( (!\alu_main|Mux26~4_combout\ & (\alu_main|Mux27~0_combout\ & ((\alu_main|Mux26~5_combout\)))) # 
-- (\alu_main|Mux26~4_combout\ & (((!\alu_main|Mux26~5_combout\) # (\alu_main|ShiftLeft0~25_combout\)))) ) ) ) # ( !\alu_main|ShiftRight0~41_combout\ & ( !\alu_main|Mux27~2_combout\ & ( (\alu_main|Mux26~5_combout\ & ((!\alu_main|Mux26~4_combout\ & 
-- (\alu_main|Mux27~0_combout\)) # (\alu_main|Mux26~4_combout\ & ((\alu_main|ShiftLeft0~25_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000111001100110100011111001100010001111111111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux27~0_combout\,
	datab => \alu_main|ALT_INV_Mux26~4_combout\,
	datac => \alu_main|ALT_INV_ShiftLeft0~25_combout\,
	datad => \alu_main|ALT_INV_Mux26~5_combout\,
	datae => \alu_main|ALT_INV_ShiftRight0~41_combout\,
	dataf => \alu_main|ALT_INV_Mux27~2_combout\,
	combout => \alu_main|Mux27~3_combout\);

-- Location: LABCELL_X75_Y4_N18
\alu_main|Mux27~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux27~5_combout\ = ( \alu_main|Mux26~0_combout\ & ( \alu_main|Mux27~3_combout\ & ( (!\alu_main|Mux26~1_combout\ & (!\forward|Mux4~0_combout\ & !\mux_alu|output[27]~50_combout\)) # (\alu_main|Mux26~1_combout\ & 
-- ((\mux_alu|output[27]~50_combout\))) ) ) ) # ( !\alu_main|Mux26~0_combout\ & ( \alu_main|Mux27~3_combout\ & ( (\alu_main|Mux27~4_combout\) # (\alu_main|Mux26~1_combout\) ) ) ) # ( \alu_main|Mux26~0_combout\ & ( !\alu_main|Mux27~3_combout\ & ( 
-- (!\alu_main|Mux26~1_combout\ & (!\forward|Mux4~0_combout\ & !\mux_alu|output[27]~50_combout\)) # (\alu_main|Mux26~1_combout\ & ((\mux_alu|output[27]~50_combout\))) ) ) ) # ( !\alu_main|Mux26~0_combout\ & ( !\alu_main|Mux27~3_combout\ & ( 
-- (!\alu_main|Mux26~1_combout\ & \alu_main|Mux27~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010101000000101010101110111011101111010000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux26~1_combout\,
	datab => \alu_main|ALT_INV_Mux27~4_combout\,
	datac => \forward|ALT_INV_Mux4~0_combout\,
	datad => \mux_alu|ALT_INV_output[27]~50_combout\,
	datae => \alu_main|ALT_INV_Mux26~0_combout\,
	dataf => \alu_main|ALT_INV_Mux27~3_combout\,
	combout => \alu_main|Mux27~5_combout\);

-- Location: LABCELL_X75_Y4_N33
\alu_main|Result[27]\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Result\(27) = ( \alu_main|Mux27~5_combout\ & ( (!\alu_main|Mux32~0_combout\) # (\alu_main|Result\(27)) ) ) # ( !\alu_main|Mux27~5_combout\ & ( (\alu_main|Mux32~0_combout\ & \alu_main|Result\(27)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \alu_main|ALT_INV_Mux32~0_combout\,
	datad => \alu_main|ALT_INV_Result\(27),
	dataf => \alu_main|ALT_INV_Mux27~5_combout\,
	combout => \alu_main|Result\(27));

-- Location: FF_X74_Y6_N2
\salumainresult_EXMEM[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \alu_main|Result\(27),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => salumainresult_EXMEM(27));

-- Location: FF_X73_Y6_N10
\salumainresult_MEMWB[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => salumainresult_EXMEM(27),
	sclr => \process_8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => salumainresult_MEMWB(27));

-- Location: FF_X73_Y6_N41
\smemreaddata_MEMWB[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \mem|altsyncram_component|auto_generated|q_a\(27),
	sclr => \process_8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => smemreaddata_MEMWB(27));

-- Location: FF_X77_Y10_N5
\spc_EXMEM[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_IDEX(27),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_EXMEM(27));

-- Location: FF_X73_Y6_N20
\spc_MEMWB[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_EXMEM(27),
	sclr => \process_8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_MEMWB(27));

-- Location: LABCELL_X73_Y6_N24
\mux_jal|output[27]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_jal|output[27]~27_combout\ = ( \sjal_MEMWB~q\ & ( spc_MEMWB(27) ) ) # ( !\sjal_MEMWB~q\ & ( (!\smemtoreg_MEMWB~DUPLICATE_q\ & (salumainresult_MEMWB(27))) # (\smemtoreg_MEMWB~DUPLICATE_q\ & ((smemreaddata_MEMWB(27)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011010101010011001100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salumainresult_MEMWB(27),
	datab => ALT_INV_smemreaddata_MEMWB(27),
	datac => ALT_INV_spc_MEMWB(27),
	datad => \ALT_INV_smemtoreg_MEMWB~DUPLICATE_q\,
	dataf => \ALT_INV_sjal_MEMWB~q\,
	combout => \mux_jal|output[27]~27_combout\);

-- Location: FF_X64_Y10_N29
\reg_file|registers[1][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[27]~27_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[1][27]~q\);

-- Location: MLABCELL_X65_Y10_N33
\sreaddata1_IDEX~303\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~303_combout\ = ( \sinstruction_IFID[21]~DUPLICATE_q\ & ( \reg_file|registers[0][27]~q\ & ( (!sinstruction_IFID(22) & (\reg_file|registers[1][27]~q\)) # (sinstruction_IFID(22) & ((\reg_file|registers[3][27]~q\))) ) ) ) # ( 
-- !\sinstruction_IFID[21]~DUPLICATE_q\ & ( \reg_file|registers[0][27]~q\ & ( (!sinstruction_IFID(22)) # (\reg_file|registers[2][27]~q\) ) ) ) # ( \sinstruction_IFID[21]~DUPLICATE_q\ & ( !\reg_file|registers[0][27]~q\ & ( (!sinstruction_IFID(22) & 
-- (\reg_file|registers[1][27]~q\)) # (sinstruction_IFID(22) & ((\reg_file|registers[3][27]~q\))) ) ) ) # ( !\sinstruction_IFID[21]~DUPLICATE_q\ & ( !\reg_file|registers[0][27]~q\ & ( (sinstruction_IFID(22) & \reg_file|registers[2][27]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101001000100111011110101111101011110010001001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(22),
	datab => \reg_file|ALT_INV_registers[1][27]~q\,
	datac => \reg_file|ALT_INV_registers[2][27]~q\,
	datad => \reg_file|ALT_INV_registers[3][27]~q\,
	datae => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	dataf => \reg_file|ALT_INV_registers[0][27]~q\,
	combout => \sreaddata1_IDEX~303_combout\);

-- Location: FF_X67_Y10_N10
\reg_file|registers[9][27]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[9][27]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[9][27]~DUPLICATE_q\);

-- Location: LABCELL_X66_Y10_N6
\sreaddata1_IDEX~302\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~302_combout\ = ( \reg_file|registers[9][27]~DUPLICATE_q\ & ( \reg_file|registers[8][27]~q\ & ( (!sinstruction_IFID(22)) # ((!\sinstruction_IFID[21]~DUPLICATE_q\ & (\reg_file|registers[10][27]~q\)) # (\sinstruction_IFID[21]~DUPLICATE_q\ & 
-- ((\reg_file|registers[11][27]~q\)))) ) ) ) # ( !\reg_file|registers[9][27]~DUPLICATE_q\ & ( \reg_file|registers[8][27]~q\ & ( (!sinstruction_IFID(22) & (((!\sinstruction_IFID[21]~DUPLICATE_q\)))) # (sinstruction_IFID(22) & 
-- ((!\sinstruction_IFID[21]~DUPLICATE_q\ & (\reg_file|registers[10][27]~q\)) # (\sinstruction_IFID[21]~DUPLICATE_q\ & ((\reg_file|registers[11][27]~q\))))) ) ) ) # ( \reg_file|registers[9][27]~DUPLICATE_q\ & ( !\reg_file|registers[8][27]~q\ & ( 
-- (!sinstruction_IFID(22) & (((\sinstruction_IFID[21]~DUPLICATE_q\)))) # (sinstruction_IFID(22) & ((!\sinstruction_IFID[21]~DUPLICATE_q\ & (\reg_file|registers[10][27]~q\)) # (\sinstruction_IFID[21]~DUPLICATE_q\ & ((\reg_file|registers[11][27]~q\))))) ) ) ) 
-- # ( !\reg_file|registers[9][27]~DUPLICATE_q\ & ( !\reg_file|registers[8][27]~q\ & ( (sinstruction_IFID(22) & ((!\sinstruction_IFID[21]~DUPLICATE_q\ & (\reg_file|registers[10][27]~q\)) # (\sinstruction_IFID[21]~DUPLICATE_q\ & 
-- ((\reg_file|registers[11][27]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010011000111000001111111010000110100111101110011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[10][27]~q\,
	datab => ALT_INV_sinstruction_IFID(22),
	datac => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	datad => \reg_file|ALT_INV_registers[11][27]~q\,
	datae => \reg_file|ALT_INV_registers[9][27]~DUPLICATE_q\,
	dataf => \reg_file|ALT_INV_registers[8][27]~q\,
	combout => \sreaddata1_IDEX~302_combout\);

-- Location: LABCELL_X62_Y10_N21
\sreaddata1_IDEX~304\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~304_combout\ = ( \reg_file|registers[14][27]~q\ & ( \reg_file|registers[13][27]~q\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & (((sinstruction_IFID(22)) # (\reg_file|registers[12][27]~q\)))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & 
-- (((!sinstruction_IFID(22))) # (\reg_file|registers[15][27]~q\))) ) ) ) # ( !\reg_file|registers[14][27]~q\ & ( \reg_file|registers[13][27]~q\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & (((\reg_file|registers[12][27]~q\ & !sinstruction_IFID(22))))) # 
-- (\sinstruction_IFID[21]~DUPLICATE_q\ & (((!sinstruction_IFID(22))) # (\reg_file|registers[15][27]~q\))) ) ) ) # ( \reg_file|registers[14][27]~q\ & ( !\reg_file|registers[13][27]~q\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & (((sinstruction_IFID(22)) # 
-- (\reg_file|registers[12][27]~q\)))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & (\reg_file|registers[15][27]~q\ & ((sinstruction_IFID(22))))) ) ) ) # ( !\reg_file|registers[14][27]~q\ & ( !\reg_file|registers[13][27]~q\ & ( 
-- (!\sinstruction_IFID[21]~DUPLICATE_q\ & (((\reg_file|registers[12][27]~q\ & !sinstruction_IFID(22))))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & (\reg_file|registers[15][27]~q\ & ((sinstruction_IFID(22))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000101001100001111010100111111000001010011111111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[15][27]~q\,
	datab => \reg_file|ALT_INV_registers[12][27]~q\,
	datac => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	datad => ALT_INV_sinstruction_IFID(22),
	datae => \reg_file|ALT_INV_registers[14][27]~q\,
	dataf => \reg_file|ALT_INV_registers[13][27]~q\,
	combout => \sreaddata1_IDEX~304_combout\);

-- Location: LABCELL_X70_Y6_N30
\sreaddata1_IDEX~305\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~305_combout\ = ( \reg_file|registers[4][27]~q\ & ( \sinstruction_IFID[21]~DUPLICATE_q\ & ( (!sinstruction_IFID(22) & ((\reg_file|registers[5][27]~q\))) # (sinstruction_IFID(22) & (\reg_file|registers[7][27]~q\)) ) ) ) # ( 
-- !\reg_file|registers[4][27]~q\ & ( \sinstruction_IFID[21]~DUPLICATE_q\ & ( (!sinstruction_IFID(22) & ((\reg_file|registers[5][27]~q\))) # (sinstruction_IFID(22) & (\reg_file|registers[7][27]~q\)) ) ) ) # ( \reg_file|registers[4][27]~q\ & ( 
-- !\sinstruction_IFID[21]~DUPLICATE_q\ & ( (!sinstruction_IFID(22)) # (\reg_file|registers[6][27]~q\) ) ) ) # ( !\reg_file|registers[4][27]~q\ & ( !\sinstruction_IFID[21]~DUPLICATE_q\ & ( (sinstruction_IFID(22) & \reg_file|registers[6][27]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011110011111100111100010001110111010001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[7][27]~q\,
	datab => ALT_INV_sinstruction_IFID(22),
	datac => \reg_file|ALT_INV_registers[6][27]~q\,
	datad => \reg_file|ALT_INV_registers[5][27]~q\,
	datae => \reg_file|ALT_INV_registers[4][27]~q\,
	dataf => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	combout => \sreaddata1_IDEX~305_combout\);

-- Location: MLABCELL_X65_Y10_N39
\sreaddata1_IDEX~306\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~306_combout\ = ( \sreaddata1_IDEX~304_combout\ & ( \sreaddata1_IDEX~305_combout\ & ( ((!\sinstruction_IFID[24]~DUPLICATE_q\ & (\sreaddata1_IDEX~303_combout\)) # (\sinstruction_IFID[24]~DUPLICATE_q\ & ((\sreaddata1_IDEX~302_combout\)))) # 
-- (sinstruction_IFID(23)) ) ) ) # ( !\sreaddata1_IDEX~304_combout\ & ( \sreaddata1_IDEX~305_combout\ & ( (!sinstruction_IFID(23) & ((!\sinstruction_IFID[24]~DUPLICATE_q\ & (\sreaddata1_IDEX~303_combout\)) # (\sinstruction_IFID[24]~DUPLICATE_q\ & 
-- ((\sreaddata1_IDEX~302_combout\))))) # (sinstruction_IFID(23) & (((!\sinstruction_IFID[24]~DUPLICATE_q\)))) ) ) ) # ( \sreaddata1_IDEX~304_combout\ & ( !\sreaddata1_IDEX~305_combout\ & ( (!sinstruction_IFID(23) & ((!\sinstruction_IFID[24]~DUPLICATE_q\ & 
-- (\sreaddata1_IDEX~303_combout\)) # (\sinstruction_IFID[24]~DUPLICATE_q\ & ((\sreaddata1_IDEX~302_combout\))))) # (sinstruction_IFID(23) & (((\sinstruction_IFID[24]~DUPLICATE_q\)))) ) ) ) # ( !\sreaddata1_IDEX~304_combout\ & ( 
-- !\sreaddata1_IDEX~305_combout\ & ( (!sinstruction_IFID(23) & ((!\sinstruction_IFID[24]~DUPLICATE_q\ & (\sreaddata1_IDEX~303_combout\)) # (\sinstruction_IFID[24]~DUPLICATE_q\ & ((\sreaddata1_IDEX~302_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100010000110100111101110000011111000111001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sreaddata1_IDEX~303_combout\,
	datab => ALT_INV_sinstruction_IFID(23),
	datac => \ALT_INV_sinstruction_IFID[24]~DUPLICATE_q\,
	datad => \ALT_INV_sreaddata1_IDEX~302_combout\,
	datae => \ALT_INV_sreaddata1_IDEX~304_combout\,
	dataf => \ALT_INV_sreaddata1_IDEX~305_combout\,
	combout => \sreaddata1_IDEX~306_combout\);

-- Location: FF_X68_Y12_N37
\reg_file|registers[16][27]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[27]~27_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[16][27]~DUPLICATE_q\);

-- Location: LABCELL_X71_Y10_N36
\sreaddata1_IDEX~297\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~297_combout\ = ( \reg_file|registers[20][27]~q\ & ( \reg_file|registers[24][27]~q\ & ( (!sinstruction_IFID(23) & (((\reg_file|registers[16][27]~DUPLICATE_q\) # (sinstruction_IFID(24))))) # (sinstruction_IFID(23) & 
-- (((!sinstruction_IFID(24))) # (\reg_file|registers[28][27]~q\))) ) ) ) # ( !\reg_file|registers[20][27]~q\ & ( \reg_file|registers[24][27]~q\ & ( (!sinstruction_IFID(23) & (((\reg_file|registers[16][27]~DUPLICATE_q\) # (sinstruction_IFID(24))))) # 
-- (sinstruction_IFID(23) & (\reg_file|registers[28][27]~q\ & (sinstruction_IFID(24)))) ) ) ) # ( \reg_file|registers[20][27]~q\ & ( !\reg_file|registers[24][27]~q\ & ( (!sinstruction_IFID(23) & (((!sinstruction_IFID(24) & 
-- \reg_file|registers[16][27]~DUPLICATE_q\)))) # (sinstruction_IFID(23) & (((!sinstruction_IFID(24))) # (\reg_file|registers[28][27]~q\))) ) ) ) # ( !\reg_file|registers[20][27]~q\ & ( !\reg_file|registers[24][27]~q\ & ( (!sinstruction_IFID(23) & 
-- (((!sinstruction_IFID(24) & \reg_file|registers[16][27]~DUPLICATE_q\)))) # (sinstruction_IFID(23) & (\reg_file|registers[28][27]~q\ & (sinstruction_IFID(24)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111000001001100011111000100001101110011010011110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[28][27]~q\,
	datab => ALT_INV_sinstruction_IFID(23),
	datac => ALT_INV_sinstruction_IFID(24),
	datad => \reg_file|ALT_INV_registers[16][27]~DUPLICATE_q\,
	datae => \reg_file|ALT_INV_registers[20][27]~q\,
	dataf => \reg_file|ALT_INV_registers[24][27]~q\,
	combout => \sreaddata1_IDEX~297_combout\);

-- Location: FF_X68_Y12_N25
\reg_file|registers[17][27]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[27]~27_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[17][27]~DUPLICATE_q\);

-- Location: FF_X70_Y13_N43
\reg_file|registers[29][27]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[29][27]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[29][27]~DUPLICATE_q\);

-- Location: LABCELL_X68_Y13_N48
\sreaddata1_IDEX~298\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~298_combout\ = ( \reg_file|registers[25][27]~q\ & ( \reg_file|registers[29][27]~DUPLICATE_q\ & ( ((!sinstruction_IFID(23) & ((\reg_file|registers[17][27]~DUPLICATE_q\))) # (sinstruction_IFID(23) & (\reg_file|registers[21][27]~q\))) # 
-- (sinstruction_IFID(24)) ) ) ) # ( !\reg_file|registers[25][27]~q\ & ( \reg_file|registers[29][27]~DUPLICATE_q\ & ( (!sinstruction_IFID(24) & ((!sinstruction_IFID(23) & ((\reg_file|registers[17][27]~DUPLICATE_q\))) # (sinstruction_IFID(23) & 
-- (\reg_file|registers[21][27]~q\)))) # (sinstruction_IFID(24) & (((sinstruction_IFID(23))))) ) ) ) # ( \reg_file|registers[25][27]~q\ & ( !\reg_file|registers[29][27]~DUPLICATE_q\ & ( (!sinstruction_IFID(24) & ((!sinstruction_IFID(23) & 
-- ((\reg_file|registers[17][27]~DUPLICATE_q\))) # (sinstruction_IFID(23) & (\reg_file|registers[21][27]~q\)))) # (sinstruction_IFID(24) & (((!sinstruction_IFID(23))))) ) ) ) # ( !\reg_file|registers[25][27]~q\ & ( !\reg_file|registers[29][27]~DUPLICATE_q\ & 
-- ( (!sinstruction_IFID(24) & ((!sinstruction_IFID(23) & ((\reg_file|registers[17][27]~DUPLICATE_q\))) # (sinstruction_IFID(23) & (\reg_file|registers[21][27]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001010000001111110101000000110000010111110011111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[21][27]~q\,
	datab => \reg_file|ALT_INV_registers[17][27]~DUPLICATE_q\,
	datac => ALT_INV_sinstruction_IFID(24),
	datad => ALT_INV_sinstruction_IFID(23),
	datae => \reg_file|ALT_INV_registers[25][27]~q\,
	dataf => \reg_file|ALT_INV_registers[29][27]~DUPLICATE_q\,
	combout => \sreaddata1_IDEX~298_combout\);

-- Location: FF_X68_Y12_N49
\reg_file|registers[26][27]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[27]~27_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[26][27]~DUPLICATE_q\);

-- Location: LABCELL_X70_Y12_N12
\sreaddata1_IDEX~299\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~299_combout\ = ( \reg_file|registers[18][27]~q\ & ( \reg_file|registers[22][27]~q\ & ( (!\sinstruction_IFID[24]~DUPLICATE_q\) # ((!sinstruction_IFID(23) & (\reg_file|registers[26][27]~DUPLICATE_q\)) # (sinstruction_IFID(23) & 
-- ((\reg_file|registers[30][27]~q\)))) ) ) ) # ( !\reg_file|registers[18][27]~q\ & ( \reg_file|registers[22][27]~q\ & ( (!\sinstruction_IFID[24]~DUPLICATE_q\ & (sinstruction_IFID(23))) # (\sinstruction_IFID[24]~DUPLICATE_q\ & ((!sinstruction_IFID(23) & 
-- (\reg_file|registers[26][27]~DUPLICATE_q\)) # (sinstruction_IFID(23) & ((\reg_file|registers[30][27]~q\))))) ) ) ) # ( \reg_file|registers[18][27]~q\ & ( !\reg_file|registers[22][27]~q\ & ( (!\sinstruction_IFID[24]~DUPLICATE_q\ & (!sinstruction_IFID(23))) 
-- # (\sinstruction_IFID[24]~DUPLICATE_q\ & ((!sinstruction_IFID(23) & (\reg_file|registers[26][27]~DUPLICATE_q\)) # (sinstruction_IFID(23) & ((\reg_file|registers[30][27]~q\))))) ) ) ) # ( !\reg_file|registers[18][27]~q\ & ( !\reg_file|registers[22][27]~q\ 
-- & ( (\sinstruction_IFID[24]~DUPLICATE_q\ & ((!sinstruction_IFID(23) & (\reg_file|registers[26][27]~DUPLICATE_q\)) # (sinstruction_IFID(23) & ((\reg_file|registers[30][27]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101100011001001110100100110001101111010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IFID[24]~DUPLICATE_q\,
	datab => ALT_INV_sinstruction_IFID(23),
	datac => \reg_file|ALT_INV_registers[26][27]~DUPLICATE_q\,
	datad => \reg_file|ALT_INV_registers[30][27]~q\,
	datae => \reg_file|ALT_INV_registers[18][27]~q\,
	dataf => \reg_file|ALT_INV_registers[22][27]~q\,
	combout => \sreaddata1_IDEX~299_combout\);

-- Location: LABCELL_X62_Y12_N3
\sreaddata1_IDEX~300\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~300_combout\ = ( \reg_file|registers[31][27]~q\ & ( \reg_file|registers[19][27]~q\ & ( (!sinstruction_IFID(23) & ((!\sinstruction_IFID[24]~DUPLICATE_q\) # ((\reg_file|registers[27][27]~q\)))) # (sinstruction_IFID(23) & 
-- (((\reg_file|registers[23][27]~q\)) # (\sinstruction_IFID[24]~DUPLICATE_q\))) ) ) ) # ( !\reg_file|registers[31][27]~q\ & ( \reg_file|registers[19][27]~q\ & ( (!sinstruction_IFID(23) & ((!\sinstruction_IFID[24]~DUPLICATE_q\) # 
-- ((\reg_file|registers[27][27]~q\)))) # (sinstruction_IFID(23) & (!\sinstruction_IFID[24]~DUPLICATE_q\ & (\reg_file|registers[23][27]~q\))) ) ) ) # ( \reg_file|registers[31][27]~q\ & ( !\reg_file|registers[19][27]~q\ & ( (!sinstruction_IFID(23) & 
-- (\sinstruction_IFID[24]~DUPLICATE_q\ & ((\reg_file|registers[27][27]~q\)))) # (sinstruction_IFID(23) & (((\reg_file|registers[23][27]~q\)) # (\sinstruction_IFID[24]~DUPLICATE_q\))) ) ) ) # ( !\reg_file|registers[31][27]~q\ & ( 
-- !\reg_file|registers[19][27]~q\ & ( (!sinstruction_IFID(23) & (\sinstruction_IFID[24]~DUPLICATE_q\ & ((\reg_file|registers[27][27]~q\)))) # (sinstruction_IFID(23) & (!\sinstruction_IFID[24]~DUPLICATE_q\ & (\reg_file|registers[23][27]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000101010011011110001100101011101001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(23),
	datab => \ALT_INV_sinstruction_IFID[24]~DUPLICATE_q\,
	datac => \reg_file|ALT_INV_registers[23][27]~q\,
	datad => \reg_file|ALT_INV_registers[27][27]~q\,
	datae => \reg_file|ALT_INV_registers[31][27]~q\,
	dataf => \reg_file|ALT_INV_registers[19][27]~q\,
	combout => \sreaddata1_IDEX~300_combout\);

-- Location: LABCELL_X71_Y10_N12
\sreaddata1_IDEX~301\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~301_combout\ = ( \sreaddata1_IDEX~300_combout\ & ( sinstruction_IFID(22) & ( (\sreaddata1_IDEX~299_combout\) # (\sinstruction_IFID[21]~DUPLICATE_q\) ) ) ) # ( !\sreaddata1_IDEX~300_combout\ & ( sinstruction_IFID(22) & ( 
-- (!\sinstruction_IFID[21]~DUPLICATE_q\ & \sreaddata1_IDEX~299_combout\) ) ) ) # ( \sreaddata1_IDEX~300_combout\ & ( !sinstruction_IFID(22) & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & (\sreaddata1_IDEX~297_combout\)) # (\sinstruction_IFID[21]~DUPLICATE_q\ & 
-- ((\sreaddata1_IDEX~298_combout\))) ) ) ) # ( !\sreaddata1_IDEX~300_combout\ & ( !sinstruction_IFID(22) & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & (\sreaddata1_IDEX~297_combout\)) # (\sinstruction_IFID[21]~DUPLICATE_q\ & ((\sreaddata1_IDEX~298_combout\))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011010100110101001100000000111100000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sreaddata1_IDEX~297_combout\,
	datab => \ALT_INV_sreaddata1_IDEX~298_combout\,
	datac => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	datad => \ALT_INV_sreaddata1_IDEX~299_combout\,
	datae => \ALT_INV_sreaddata1_IDEX~300_combout\,
	dataf => ALT_INV_sinstruction_IFID(22),
	combout => \sreaddata1_IDEX~301_combout\);

-- Location: LABCELL_X71_Y10_N51
\sreaddata1_IDEX~307\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~307_combout\ = ( \sreaddata1_IDEX~301_combout\ & ( (\sreaddata1_IDEX~306_combout\) # (sinstruction_IFID(25)) ) ) # ( !\sreaddata1_IDEX~301_combout\ & ( (!sinstruction_IFID(25) & \sreaddata1_IDEX~306_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(25),
	datad => \ALT_INV_sreaddata1_IDEX~306_combout\,
	dataf => \ALT_INV_sreaddata1_IDEX~301_combout\,
	combout => \sreaddata1_IDEX~307_combout\);

-- Location: FF_X71_Y10_N53
\sreaddata1_IDEX[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sreaddata1_IDEX~307_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata1_IDEX(27));

-- Location: LABCELL_X73_Y7_N12
\forward|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux4~0_combout\ = ( \forward|Mux3~0_combout\ & ( \forward|rd1_out[0]~2_combout\ & ( sreaddata1_IDEX(27) ) ) ) # ( !\forward|Mux3~0_combout\ & ( \forward|rd1_out[0]~2_combout\ & ( \mux_jal|output[27]~27_combout\ ) ) ) # ( \forward|Mux3~0_combout\ 
-- & ( !\forward|rd1_out[0]~2_combout\ & ( sreaddata1_IDEX(27) ) ) ) # ( !\forward|Mux3~0_combout\ & ( !\forward|rd1_out[0]~2_combout\ & ( salumainresult_EXMEM(27) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_sreaddata1_IDEX(27),
	datac => ALT_INV_salumainresult_EXMEM(27),
	datad => \mux_jal|ALT_INV_output[27]~27_combout\,
	datae => \forward|ALT_INV_Mux3~0_combout\,
	dataf => \forward|ALT_INV_rd1_out[0]~2_combout\,
	combout => \forward|Mux4~0_combout\);

-- Location: LABCELL_X74_Y7_N0
\alu_main|ShiftLeft1~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft1~4_combout\ = ( !\forward|Mux8~0_combout\ & ( !\forward|Mux5~0_combout\ & ( (!\forward|Mux4~0_combout\ & (!\forward|Mux3~1_combout\ & (!\forward|Mux7~0_combout\ & !\forward|Mux6~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux4~0_combout\,
	datab => \forward|ALT_INV_Mux3~1_combout\,
	datac => \forward|ALT_INV_Mux7~0_combout\,
	datad => \forward|ALT_INV_Mux6~0_combout\,
	datae => \forward|ALT_INV_Mux8~0_combout\,
	dataf => \forward|ALT_INV_Mux5~0_combout\,
	combout => \alu_main|ShiftLeft1~4_combout\);

-- Location: LABCELL_X74_Y7_N24
\alu_main|ShiftLeft1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft1~3_combout\ = ( !\forward|Mux1~0_combout\ & ( !\forward|Mux25~0_combout\ & ( (!\forward|Mux23~0_combout\ & (!\forward|Mux2~0_combout\ & (!\forward|Mux26~0_combout\ & !\forward|Mux24~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux23~0_combout\,
	datab => \forward|ALT_INV_Mux2~0_combout\,
	datac => \forward|ALT_INV_Mux26~0_combout\,
	datad => \forward|ALT_INV_Mux24~0_combout\,
	datae => \forward|ALT_INV_Mux1~0_combout\,
	dataf => \forward|ALT_INV_Mux25~0_combout\,
	combout => \alu_main|ShiftLeft1~3_combout\);

-- Location: LABCELL_X74_Y7_N54
\alu_main|ShiftLeft1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft1~5_combout\ = ( !\forward|Mux10~0_combout\ & ( !\forward|Mux14~0_combout\ & ( (!\forward|Mux9~0_combout\ & (!\forward|Mux11~0_combout\ & (!\forward|Mux13~0_combout\ & !\forward|Mux12~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux9~0_combout\,
	datab => \forward|ALT_INV_Mux11~0_combout\,
	datac => \forward|ALT_INV_Mux13~0_combout\,
	datad => \forward|ALT_INV_Mux12~0_combout\,
	datae => \forward|ALT_INV_Mux10~0_combout\,
	dataf => \forward|ALT_INV_Mux14~0_combout\,
	combout => \alu_main|ShiftLeft1~5_combout\);

-- Location: LABCELL_X73_Y7_N36
\alu_main|ShiftLeft1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft1~2_combout\ = ( !\forward|Mux18~0_combout\ & ( !\forward|Mux17~0_combout\ & ( (!\forward|Mux22~0_combout\ & (!\forward|Mux20~0_combout\ & (!\forward|Mux21~0_combout\ & !\forward|Mux19~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux22~0_combout\,
	datab => \forward|ALT_INV_Mux20~0_combout\,
	datac => \forward|ALT_INV_Mux21~0_combout\,
	datad => \forward|ALT_INV_Mux19~0_combout\,
	datae => \forward|ALT_INV_Mux18~0_combout\,
	dataf => \forward|ALT_INV_Mux17~0_combout\,
	combout => \alu_main|ShiftLeft1~2_combout\);

-- Location: LABCELL_X74_Y7_N12
\alu_main|ShiftLeft1~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft1~6_combout\ = ( \alu_main|ShiftLeft1~5_combout\ & ( \alu_main|ShiftLeft1~2_combout\ & ( (!\alu_main|ShiftLeft1~4_combout\) # (((!\alu_main|ShiftLeft1~3_combout\) # (\forward|Mux16~0_combout\)) # (\forward|Mux15~0_combout\)) ) ) ) # ( 
-- !\alu_main|ShiftLeft1~5_combout\ & ( \alu_main|ShiftLeft1~2_combout\ ) ) # ( \alu_main|ShiftLeft1~5_combout\ & ( !\alu_main|ShiftLeft1~2_combout\ ) ) # ( !\alu_main|ShiftLeft1~5_combout\ & ( !\alu_main|ShiftLeft1~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111111111101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_ShiftLeft1~4_combout\,
	datab => \forward|ALT_INV_Mux15~0_combout\,
	datac => \alu_main|ALT_INV_ShiftLeft1~3_combout\,
	datad => \forward|ALT_INV_Mux16~0_combout\,
	datae => \alu_main|ALT_INV_ShiftLeft1~5_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft1~2_combout\,
	combout => \alu_main|ShiftLeft1~6_combout\);

-- Location: LABCELL_X80_Y5_N15
\alu_main|Mux1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux1~1_combout\ = ( \alu_main|ShiftLeft1~6_combout\ & ( !salucontrol_IDEX(2) ) ) # ( !\alu_main|ShiftLeft1~6_combout\ & ( (!salucontrol_IDEX(2) & ((!salucontrol_IDEX(1)) # (\forward|Mux27~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000001010101010100000101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salucontrol_IDEX(2),
	datac => \forward|ALT_INV_Mux27~0_combout\,
	datad => ALT_INV_salucontrol_IDEX(1),
	dataf => \alu_main|ALT_INV_ShiftLeft1~6_combout\,
	combout => \alu_main|Mux1~1_combout\);

-- Location: MLABCELL_X82_Y8_N39
\alu_main|ShiftLeft0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft0~21_combout\ = ( \alu_main|ShiftLeft0~4_combout\ & ( (!\sinstruction_IDEX[8]~DUPLICATE_q\ & (((\sinstruction_IDEX[9]~DUPLICATE_q\) # (\alu_main|ShiftLeft0~20_combout\)))) # (\sinstruction_IDEX[8]~DUPLICATE_q\ & 
-- (\alu_main|ShiftLeft0~11_combout\ & ((!\sinstruction_IDEX[9]~DUPLICATE_q\)))) ) ) # ( !\alu_main|ShiftLeft0~4_combout\ & ( (!\sinstruction_IDEX[9]~DUPLICATE_q\ & ((!\sinstruction_IDEX[8]~DUPLICATE_q\ & ((\alu_main|ShiftLeft0~20_combout\))) # 
-- (\sinstruction_IDEX[8]~DUPLICATE_q\ & (\alu_main|ShiftLeft0~11_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100000000000110110000000000011011101010100001101110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IDEX[8]~DUPLICATE_q\,
	datab => \alu_main|ALT_INV_ShiftLeft0~11_combout\,
	datac => \alu_main|ALT_INV_ShiftLeft0~20_combout\,
	datad => \ALT_INV_sinstruction_IDEX[9]~DUPLICATE_q\,
	dataf => \alu_main|ALT_INV_ShiftLeft0~4_combout\,
	combout => \alu_main|ShiftLeft0~21_combout\);

-- Location: LABCELL_X73_Y7_N48
\alu_main|Mux9~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux9~3_combout\ = ( !\mux_alu|output[9]~22_combout\ & ( !\forward|Mux22~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \forward|ALT_INV_Mux22~0_combout\,
	dataf => \mux_alu|ALT_INV_output[9]~22_combout\,
	combout => \alu_main|Mux9~3_combout\);

-- Location: LABCELL_X79_Y7_N33
\alu_main|ShiftLeft1~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft1~22_combout\ = ( \alu_main|ShiftLeft1~8_combout\ & ( (!\forward|Mux28~0_combout\ & ((!\forward|Mux29~0_combout\ & ((\alu_main|ShiftLeft1~21_combout\))) # (\forward|Mux29~0_combout\ & (\alu_main|ShiftLeft1~13_combout\)))) # 
-- (\forward|Mux28~0_combout\ & (!\forward|Mux29~0_combout\)) ) ) # ( !\alu_main|ShiftLeft1~8_combout\ & ( (!\forward|Mux28~0_combout\ & ((!\forward|Mux29~0_combout\ & ((\alu_main|ShiftLeft1~21_combout\))) # (\forward|Mux29~0_combout\ & 
-- (\alu_main|ShiftLeft1~13_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000000101000101001000110110011100100011011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux28~0_combout\,
	datab => \forward|ALT_INV_Mux29~0_combout\,
	datac => \alu_main|ALT_INV_ShiftLeft1~13_combout\,
	datad => \alu_main|ALT_INV_ShiftLeft1~21_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft1~8_combout\,
	combout => \alu_main|ShiftLeft1~22_combout\);

-- Location: LABCELL_X79_Y7_N36
\alu_main|Mux9~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux9~6_combout\ = ( \alu_main|ShiftLeft1~22_combout\ & ( (!\alu_main|Mux1~1_combout\ & (((\alu_main|Mux9~3_combout\) # (\alu_main|Mux1~0_combout\)))) # (\alu_main|Mux1~1_combout\ & (\alu_main|ShiftLeft0~21_combout\ & 
-- (!\alu_main|Mux1~0_combout\))) ) ) # ( !\alu_main|ShiftLeft1~22_combout\ & ( (!\alu_main|Mux1~0_combout\ & ((!\alu_main|Mux1~1_combout\ & ((\alu_main|Mux9~3_combout\))) # (\alu_main|Mux1~1_combout\ & (\alu_main|ShiftLeft0~21_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000010110000000100001011000000011010101110100001101010111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux1~1_combout\,
	datab => \alu_main|ALT_INV_ShiftLeft0~21_combout\,
	datac => \alu_main|ALT_INV_Mux1~0_combout\,
	datad => \alu_main|ALT_INV_Mux9~3_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft1~22_combout\,
	combout => \alu_main|Mux9~6_combout\);

-- Location: LABCELL_X80_Y5_N18
\alu_main|Mux9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux9~0_combout\ = ( \alu_main|ShiftRight1~10_combout\ & ( \alu_main|ShiftRight1~15_combout\ & ( (!\forward|Mux29~0_combout\) # ((!\forward|Mux28~0_combout\ & ((\alu_main|ShiftRight1~17_combout\))) # (\forward|Mux28~0_combout\ & 
-- (\alu_main|ShiftRight1~11_combout\))) ) ) ) # ( !\alu_main|ShiftRight1~10_combout\ & ( \alu_main|ShiftRight1~15_combout\ & ( (!\forward|Mux28~0_combout\ & (((!\forward|Mux29~0_combout\) # (\alu_main|ShiftRight1~17_combout\)))) # (\forward|Mux28~0_combout\ 
-- & (\alu_main|ShiftRight1~11_combout\ & ((\forward|Mux29~0_combout\)))) ) ) ) # ( \alu_main|ShiftRight1~10_combout\ & ( !\alu_main|ShiftRight1~15_combout\ & ( (!\forward|Mux28~0_combout\ & (((\alu_main|ShiftRight1~17_combout\ & 
-- \forward|Mux29~0_combout\)))) # (\forward|Mux28~0_combout\ & (((!\forward|Mux29~0_combout\)) # (\alu_main|ShiftRight1~11_combout\))) ) ) ) # ( !\alu_main|ShiftRight1~10_combout\ & ( !\alu_main|ShiftRight1~15_combout\ & ( (\forward|Mux29~0_combout\ & 
-- ((!\forward|Mux28~0_combout\ & ((\alu_main|ShiftRight1~17_combout\))) # (\forward|Mux28~0_combout\ & (\alu_main|ShiftRight1~11_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011011010101010001101110101010000110111111111100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux28~0_combout\,
	datab => \alu_main|ALT_INV_ShiftRight1~11_combout\,
	datac => \alu_main|ALT_INV_ShiftRight1~17_combout\,
	datad => \forward|ALT_INV_Mux29~0_combout\,
	datae => \alu_main|ALT_INV_ShiftRight1~10_combout\,
	dataf => \alu_main|ALT_INV_ShiftRight1~15_combout\,
	combout => \alu_main|Mux9~0_combout\);

-- Location: LABCELL_X79_Y7_N30
\alu_main|ShiftRight1~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight1~39_combout\ = ( \alu_main|ShiftRight1~13_combout\ & ( (!\forward|Mux28~0_combout\ & ((\alu_main|ShiftRight1~12_combout\) # (\forward|Mux29~0_combout\))) ) ) # ( !\alu_main|ShiftRight1~13_combout\ & ( (!\forward|Mux28~0_combout\ & 
-- (!\forward|Mux29~0_combout\ & \alu_main|ShiftRight1~12_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010001000000000001000100000100010101010100010001010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux28~0_combout\,
	datab => \forward|ALT_INV_Mux29~0_combout\,
	datad => \alu_main|ALT_INV_ShiftRight1~12_combout\,
	dataf => \alu_main|ALT_INV_ShiftRight1~13_combout\,
	combout => \alu_main|ShiftRight1~39_combout\);

-- Location: LABCELL_X79_Y5_N12
\alu_main|ShiftRight0~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight0~39_combout\ = ( \alu_main|ShiftRight0~12_combout\ & ( \alu_main|ShiftRight0~13_combout\ & ( !\sinstruction_IDEX[9]~DUPLICATE_q\ ) ) ) # ( !\alu_main|ShiftRight0~12_combout\ & ( \alu_main|ShiftRight0~13_combout\ & ( 
-- (!\sinstruction_IDEX[9]~DUPLICATE_q\ & \sinstruction_IDEX[8]~DUPLICATE_q\) ) ) ) # ( \alu_main|ShiftRight0~12_combout\ & ( !\alu_main|ShiftRight0~13_combout\ & ( (!\sinstruction_IDEX[9]~DUPLICATE_q\ & !\sinstruction_IDEX[8]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110000001100000000001100000011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_sinstruction_IDEX[9]~DUPLICATE_q\,
	datac => \ALT_INV_sinstruction_IDEX[8]~DUPLICATE_q\,
	datae => \alu_main|ALT_INV_ShiftRight0~12_combout\,
	dataf => \alu_main|ALT_INV_ShiftRight0~13_combout\,
	combout => \alu_main|ShiftRight0~39_combout\);

-- Location: LABCELL_X79_Y7_N27
\alu_main|Mux9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux9~1_combout\ = ( \alu_main|ShiftRight0~39_combout\ & ( ((!salucontrol_IDEX(1)) # ((!\forward|Mux27~0_combout\ & !\alu_main|ShiftLeft1~6_combout\))) # (\alu_main|ShiftRight1~39_combout\) ) ) # ( !\alu_main|ShiftRight0~39_combout\ & ( 
-- (\alu_main|ShiftRight1~39_combout\ & (salucontrol_IDEX(1) & ((\alu_main|ShiftLeft1~6_combout\) # (\forward|Mux27~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000111000000000000011111111111100011111111111110001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux27~0_combout\,
	datab => \alu_main|ALT_INV_ShiftLeft1~6_combout\,
	datac => \alu_main|ALT_INV_ShiftRight1~39_combout\,
	datad => ALT_INV_salucontrol_IDEX(1),
	dataf => \alu_main|ALT_INV_ShiftRight0~39_combout\,
	combout => \alu_main|Mux9~1_combout\);

-- Location: LABCELL_X79_Y5_N0
\alu_main|Mux9~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux9~2_combout\ = ( \alu_main|ShiftRight0~11_combout\ & ( \alu_main|ShiftRight0~15_combout\ & ( (!\sinstruction_IDEX[8]~DUPLICATE_q\ & ((!\sinstruction_IDEX[9]~DUPLICATE_q\) # ((\alu_main|ShiftRight0~10_combout\)))) # 
-- (\sinstruction_IDEX[8]~DUPLICATE_q\ & (((\alu_main|ShiftRight0~17_combout\)) # (\sinstruction_IDEX[9]~DUPLICATE_q\))) ) ) ) # ( !\alu_main|ShiftRight0~11_combout\ & ( \alu_main|ShiftRight0~15_combout\ & ( (!\sinstruction_IDEX[8]~DUPLICATE_q\ & 
-- ((!\sinstruction_IDEX[9]~DUPLICATE_q\) # ((\alu_main|ShiftRight0~10_combout\)))) # (\sinstruction_IDEX[8]~DUPLICATE_q\ & (!\sinstruction_IDEX[9]~DUPLICATE_q\ & (\alu_main|ShiftRight0~17_combout\))) ) ) ) # ( \alu_main|ShiftRight0~11_combout\ & ( 
-- !\alu_main|ShiftRight0~15_combout\ & ( (!\sinstruction_IDEX[8]~DUPLICATE_q\ & (\sinstruction_IDEX[9]~DUPLICATE_q\ & ((\alu_main|ShiftRight0~10_combout\)))) # (\sinstruction_IDEX[8]~DUPLICATE_q\ & (((\alu_main|ShiftRight0~17_combout\)) # 
-- (\sinstruction_IDEX[9]~DUPLICATE_q\))) ) ) ) # ( !\alu_main|ShiftRight0~11_combout\ & ( !\alu_main|ShiftRight0~15_combout\ & ( (!\sinstruction_IDEX[8]~DUPLICATE_q\ & (\sinstruction_IDEX[9]~DUPLICATE_q\ & ((\alu_main|ShiftRight0~10_combout\)))) # 
-- (\sinstruction_IDEX[8]~DUPLICATE_q\ & (!\sinstruction_IDEX[9]~DUPLICATE_q\ & (\alu_main|ShiftRight0~17_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000101010011011110001100101011101001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IDEX[8]~DUPLICATE_q\,
	datab => \ALT_INV_sinstruction_IDEX[9]~DUPLICATE_q\,
	datac => \alu_main|ALT_INV_ShiftRight0~17_combout\,
	datad => \alu_main|ALT_INV_ShiftRight0~10_combout\,
	datae => \alu_main|ALT_INV_ShiftRight0~11_combout\,
	dataf => \alu_main|ALT_INV_ShiftRight0~15_combout\,
	combout => \alu_main|Mux9~2_combout\);

-- Location: LABCELL_X79_Y7_N42
\alu_main|Mux9~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux9~4_combout\ = ( salucontrol_IDEX(3) & ( \alu_main|Mux9~2_combout\ & ( (!salucontrol_IDEX(2) & (!salucontrol_IDEX(1) & !sinstruction_IDEX(10))) ) ) ) # ( !salucontrol_IDEX(3) & ( \alu_main|Mux9~2_combout\ & ( (!salucontrol_IDEX(2) & 
-- !\alu_main|Mux9~3_combout\) ) ) ) # ( !salucontrol_IDEX(3) & ( !\alu_main|Mux9~2_combout\ & ( (!salucontrol_IDEX(2) & !\alu_main|Mux9~3_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000000000000000000000000010101010000000001000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salucontrol_IDEX(2),
	datab => ALT_INV_salucontrol_IDEX(1),
	datac => ALT_INV_sinstruction_IDEX(10),
	datad => \alu_main|ALT_INV_Mux9~3_combout\,
	datae => ALT_INV_salucontrol_IDEX(3),
	dataf => \alu_main|ALT_INV_Mux9~2_combout\,
	combout => \alu_main|Mux9~4_combout\);

-- Location: LABCELL_X79_Y7_N48
\alu_main|Mux9~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux9~5_combout\ = ( \alu_main|Mux9~1_combout\ & ( !\alu_main|Mux9~4_combout\ & ( (!\alu_main|Mux12~0_combout\) # ((!\alu_main|Mux8~3_combout\ & ((!\alu_main|Mux8~1_combout\) # (!\alu_main|Mux9~0_combout\)))) ) ) ) # ( !\alu_main|Mux9~1_combout\ 
-- & ( !\alu_main|Mux9~4_combout\ & ( (!\alu_main|Mux8~1_combout\) # ((!\alu_main|Mux12~0_combout\) # (!\alu_main|Mux9~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111011111110111111101100110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux8~1_combout\,
	datab => \alu_main|ALT_INV_Mux12~0_combout\,
	datac => \alu_main|ALT_INV_Mux9~0_combout\,
	datad => \alu_main|ALT_INV_Mux8~3_combout\,
	datae => \alu_main|ALT_INV_Mux9~1_combout\,
	dataf => \alu_main|ALT_INV_Mux9~4_combout\,
	combout => \alu_main|Mux9~5_combout\);

-- Location: LABCELL_X79_Y7_N54
\alu_main|Mux9~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux9~7_combout\ = ( \alu_main|Mux9~6_combout\ & ( \alu_main|Mux9~5_combout\ & ( (!\alu_main|Mux12~2_combout\ & (\alu_main|Mux28~0_combout\ & (\alu_main|Result~5_combout\))) # (\alu_main|Mux12~2_combout\ & ((!\alu_main|Mux28~0_combout\) # 
-- ((\alu_main|Add0~37_sumout\)))) ) ) ) # ( !\alu_main|Mux9~6_combout\ & ( \alu_main|Mux9~5_combout\ & ( (\alu_main|Mux28~0_combout\ & ((!\alu_main|Mux12~2_combout\ & (\alu_main|Result~5_combout\)) # (\alu_main|Mux12~2_combout\ & 
-- ((\alu_main|Add0~37_sumout\))))) ) ) ) # ( \alu_main|Mux9~6_combout\ & ( !\alu_main|Mux9~5_combout\ & ( (!\alu_main|Mux28~0_combout\) # ((!\alu_main|Mux12~2_combout\ & (\alu_main|Result~5_combout\)) # (\alu_main|Mux12~2_combout\ & 
-- ((\alu_main|Add0~37_sumout\)))) ) ) ) # ( !\alu_main|Mux9~6_combout\ & ( !\alu_main|Mux9~5_combout\ & ( (!\alu_main|Mux12~2_combout\ & ((!\alu_main|Mux28~0_combout\) # ((\alu_main|Result~5_combout\)))) # (\alu_main|Mux12~2_combout\ & 
-- (\alu_main|Mux28~0_combout\ & ((\alu_main|Add0~37_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000101010011011110011101101111100000010000100110100011001010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux12~2_combout\,
	datab => \alu_main|ALT_INV_Mux28~0_combout\,
	datac => \alu_main|ALT_INV_Result~5_combout\,
	datad => \alu_main|ALT_INV_Add0~37_sumout\,
	datae => \alu_main|ALT_INV_Mux9~6_combout\,
	dataf => \alu_main|ALT_INV_Mux9~5_combout\,
	combout => \alu_main|Mux9~7_combout\);

-- Location: LABCELL_X79_Y7_N6
\alu_main|Result[9]\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Result\(9) = ( \alu_main|Mux9~7_combout\ & ( (!\alu_main|Mux32~0_combout\) # (\alu_main|Result\(9)) ) ) # ( !\alu_main|Mux9~7_combout\ & ( (\alu_main|Mux32~0_combout\ & \alu_main|Result\(9)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \alu_main|ALT_INV_Mux32~0_combout\,
	datad => \alu_main|ALT_INV_Result\(9),
	dataf => \alu_main|ALT_INV_Mux9~7_combout\,
	combout => \alu_main|Result\(9));

-- Location: FF_X79_Y7_N47
\salumainresult_EXMEM[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \alu_main|Result\(9),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => salumainresult_EXMEM(9));

-- Location: FF_X78_Y9_N10
\salumainresult_MEMWB[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => salumainresult_EXMEM(9),
	sclr => \process_8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => salumainresult_MEMWB(9));

-- Location: FF_X78_Y9_N47
\smemreaddata_MEMWB[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \mem|altsyncram_component|auto_generated|q_a\(9),
	sclr => \process_8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => smemreaddata_MEMWB(9));

-- Location: FF_X80_Y12_N40
\spc_EXMEM[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_IDEX(9),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_EXMEM(9));

-- Location: FF_X78_Y9_N58
\spc_MEMWB[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_EXMEM(9),
	sclr => \process_8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_MEMWB(9));

-- Location: MLABCELL_X78_Y9_N30
\mux_jal|output[9]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_jal|output[9]~9_combout\ = ( \smemtoreg_MEMWB~DUPLICATE_q\ & ( (!\sjal_MEMWB~q\ & (smemreaddata_MEMWB(9))) # (\sjal_MEMWB~q\ & ((spc_MEMWB(9)))) ) ) # ( !\smemtoreg_MEMWB~DUPLICATE_q\ & ( (!\sjal_MEMWB~q\ & (salumainresult_MEMWB(9))) # 
-- (\sjal_MEMWB~q\ & ((spc_MEMWB(9)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111010101010000111100110011000011110011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salumainresult_MEMWB(9),
	datab => ALT_INV_smemreaddata_MEMWB(9),
	datac => ALT_INV_spc_MEMWB(9),
	datad => \ALT_INV_sjal_MEMWB~q\,
	dataf => \ALT_INV_smemtoreg_MEMWB~DUPLICATE_q\,
	combout => \mux_jal|output[9]~9_combout\);

-- Location: FF_X67_Y11_N5
\reg_file|registers[22][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[9]~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[22][9]~q\);

-- Location: LABCELL_X61_Y7_N9
\sreaddata2_IDEX~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~101_combout\ = ( \reg_file|registers[30][9]~q\ & ( sinstruction_IFID(19) & ( (\reg_file|registers[26][9]~q\) # (sinstruction_IFID(18)) ) ) ) # ( !\reg_file|registers[30][9]~q\ & ( sinstruction_IFID(19) & ( (!sinstruction_IFID(18) & 
-- \reg_file|registers[26][9]~q\) ) ) ) # ( \reg_file|registers[30][9]~q\ & ( !sinstruction_IFID(19) & ( (!sinstruction_IFID(18) & ((\reg_file|registers[18][9]~q\))) # (sinstruction_IFID(18) & (\reg_file|registers[22][9]~q\)) ) ) ) # ( 
-- !\reg_file|registers[30][9]~q\ & ( !sinstruction_IFID(19) & ( (!sinstruction_IFID(18) & ((\reg_file|registers[18][9]~q\))) # (sinstruction_IFID(18) & (\reg_file|registers[22][9]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100000000110011000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[22][9]~q\,
	datab => ALT_INV_sinstruction_IFID(18),
	datac => \reg_file|ALT_INV_registers[18][9]~q\,
	datad => \reg_file|ALT_INV_registers[26][9]~q\,
	datae => \reg_file|ALT_INV_registers[30][9]~q\,
	dataf => ALT_INV_sinstruction_IFID(19),
	combout => \sreaddata2_IDEX~101_combout\);

-- Location: LABCELL_X64_Y12_N45
\sreaddata2_IDEX~102\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~102_combout\ = ( \reg_file|registers[31][9]~q\ & ( \reg_file|registers[19][9]~q\ & ( (!sinstruction_IFID(18) & (((!sinstruction_IFID(19)) # (\reg_file|registers[27][9]~q\)))) # (sinstruction_IFID(18) & (((sinstruction_IFID(19))) # 
-- (\reg_file|registers[23][9]~q\))) ) ) ) # ( !\reg_file|registers[31][9]~q\ & ( \reg_file|registers[19][9]~q\ & ( (!sinstruction_IFID(18) & (((!sinstruction_IFID(19)) # (\reg_file|registers[27][9]~q\)))) # (sinstruction_IFID(18) & 
-- (\reg_file|registers[23][9]~q\ & ((!sinstruction_IFID(19))))) ) ) ) # ( \reg_file|registers[31][9]~q\ & ( !\reg_file|registers[19][9]~q\ & ( (!sinstruction_IFID(18) & (((\reg_file|registers[27][9]~q\ & sinstruction_IFID(19))))) # (sinstruction_IFID(18) & 
-- (((sinstruction_IFID(19))) # (\reg_file|registers[23][9]~q\))) ) ) ) # ( !\reg_file|registers[31][9]~q\ & ( !\reg_file|registers[19][9]~q\ & ( (!sinstruction_IFID(18) & (((\reg_file|registers[27][9]~q\ & sinstruction_IFID(19))))) # (sinstruction_IFID(18) 
-- & (\reg_file|registers[23][9]~q\ & ((!sinstruction_IFID(19))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001010000100010101111110111011000010101011101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(18),
	datab => \reg_file|ALT_INV_registers[23][9]~q\,
	datac => \reg_file|ALT_INV_registers[27][9]~q\,
	datad => ALT_INV_sinstruction_IFID(19),
	datae => \reg_file|ALT_INV_registers[31][9]~q\,
	dataf => \reg_file|ALT_INV_registers[19][9]~q\,
	combout => \sreaddata2_IDEX~102_combout\);

-- Location: MLABCELL_X65_Y9_N21
\sreaddata2_IDEX~100\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~100_combout\ = ( \reg_file|registers[29][9]~q\ & ( \reg_file|registers[21][9]~q\ & ( ((!sinstruction_IFID(19) & (\reg_file|registers[17][9]~q\)) # (sinstruction_IFID(19) & ((\reg_file|registers[25][9]~q\)))) # (sinstruction_IFID(18)) ) ) 
-- ) # ( !\reg_file|registers[29][9]~q\ & ( \reg_file|registers[21][9]~q\ & ( (!sinstruction_IFID(18) & ((!sinstruction_IFID(19) & (\reg_file|registers[17][9]~q\)) # (sinstruction_IFID(19) & ((\reg_file|registers[25][9]~q\))))) # (sinstruction_IFID(18) & 
-- (((!sinstruction_IFID(19))))) ) ) ) # ( \reg_file|registers[29][9]~q\ & ( !\reg_file|registers[21][9]~q\ & ( (!sinstruction_IFID(18) & ((!sinstruction_IFID(19) & (\reg_file|registers[17][9]~q\)) # (sinstruction_IFID(19) & 
-- ((\reg_file|registers[25][9]~q\))))) # (sinstruction_IFID(18) & (((sinstruction_IFID(19))))) ) ) ) # ( !\reg_file|registers[29][9]~q\ & ( !\reg_file|registers[21][9]~q\ & ( (!sinstruction_IFID(18) & ((!sinstruction_IFID(19) & 
-- (\reg_file|registers[17][9]~q\)) # (sinstruction_IFID(19) & ((\reg_file|registers[25][9]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000001010001000100101111101110111000010100111011101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(18),
	datab => \reg_file|ALT_INV_registers[17][9]~q\,
	datac => \reg_file|ALT_INV_registers[25][9]~q\,
	datad => ALT_INV_sinstruction_IFID(19),
	datae => \reg_file|ALT_INV_registers[29][9]~q\,
	dataf => \reg_file|ALT_INV_registers[21][9]~q\,
	combout => \sreaddata2_IDEX~100_combout\);

-- Location: MLABCELL_X65_Y5_N9
\sreaddata2_IDEX~99\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~99_combout\ = ( \reg_file|registers[20][9]~q\ & ( \reg_file|registers[24][9]~q\ & ( (!sinstruction_IFID(19) & (((sinstruction_IFID(18)) # (\reg_file|registers[16][9]~q\)))) # (sinstruction_IFID(19) & (((!sinstruction_IFID(18))) # 
-- (\reg_file|registers[28][9]~q\))) ) ) ) # ( !\reg_file|registers[20][9]~q\ & ( \reg_file|registers[24][9]~q\ & ( (!sinstruction_IFID(19) & (((\reg_file|registers[16][9]~q\ & !sinstruction_IFID(18))))) # (sinstruction_IFID(19) & (((!sinstruction_IFID(18))) 
-- # (\reg_file|registers[28][9]~q\))) ) ) ) # ( \reg_file|registers[20][9]~q\ & ( !\reg_file|registers[24][9]~q\ & ( (!sinstruction_IFID(19) & (((sinstruction_IFID(18)) # (\reg_file|registers[16][9]~q\)))) # (sinstruction_IFID(19) & 
-- (\reg_file|registers[28][9]~q\ & ((sinstruction_IFID(18))))) ) ) ) # ( !\reg_file|registers[20][9]~q\ & ( !\reg_file|registers[24][9]~q\ & ( (!sinstruction_IFID(19) & (((\reg_file|registers[16][9]~q\ & !sinstruction_IFID(18))))) # (sinstruction_IFID(19) & 
-- (\reg_file|registers[28][9]~q\ & ((sinstruction_IFID(18))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000010001000011001101110100111111000100010011111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[28][9]~q\,
	datab => ALT_INV_sinstruction_IFID(19),
	datac => \reg_file|ALT_INV_registers[16][9]~q\,
	datad => ALT_INV_sinstruction_IFID(18),
	datae => \reg_file|ALT_INV_registers[20][9]~q\,
	dataf => \reg_file|ALT_INV_registers[24][9]~q\,
	combout => \sreaddata2_IDEX~99_combout\);

-- Location: MLABCELL_X65_Y9_N6
\sreaddata2_IDEX~103\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~103_combout\ = ( \sreaddata2_IDEX~100_combout\ & ( \sreaddata2_IDEX~99_combout\ & ( (!sinstruction_IFID(17)) # ((!sinstruction_IFID(16) & (\sreaddata2_IDEX~101_combout\)) # (sinstruction_IFID(16) & ((\sreaddata2_IDEX~102_combout\)))) ) ) 
-- ) # ( !\sreaddata2_IDEX~100_combout\ & ( \sreaddata2_IDEX~99_combout\ & ( (!sinstruction_IFID(17) & (!sinstruction_IFID(16))) # (sinstruction_IFID(17) & ((!sinstruction_IFID(16) & (\sreaddata2_IDEX~101_combout\)) # (sinstruction_IFID(16) & 
-- ((\sreaddata2_IDEX~102_combout\))))) ) ) ) # ( \sreaddata2_IDEX~100_combout\ & ( !\sreaddata2_IDEX~99_combout\ & ( (!sinstruction_IFID(17) & (sinstruction_IFID(16))) # (sinstruction_IFID(17) & ((!sinstruction_IFID(16) & (\sreaddata2_IDEX~101_combout\)) # 
-- (sinstruction_IFID(16) & ((\sreaddata2_IDEX~102_combout\))))) ) ) ) # ( !\sreaddata2_IDEX~100_combout\ & ( !\sreaddata2_IDEX~99_combout\ & ( (sinstruction_IFID(17) & ((!sinstruction_IFID(16) & (\sreaddata2_IDEX~101_combout\)) # (sinstruction_IFID(16) & 
-- ((\sreaddata2_IDEX~102_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101001001100011011110001100100111011010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(17),
	datab => ALT_INV_sinstruction_IFID(16),
	datac => \ALT_INV_sreaddata2_IDEX~101_combout\,
	datad => \ALT_INV_sreaddata2_IDEX~102_combout\,
	datae => \ALT_INV_sreaddata2_IDEX~100_combout\,
	dataf => \ALT_INV_sreaddata2_IDEX~99_combout\,
	combout => \sreaddata2_IDEX~103_combout\);

-- Location: FF_X60_Y10_N8
\reg_file|registers[15][9]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[15][9]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[15][9]~DUPLICATE_q\);

-- Location: LABCELL_X60_Y10_N27
\sreaddata2_IDEX~106\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~106_combout\ = ( \reg_file|registers[13][9]~q\ & ( \reg_file|registers[12][9]~q\ & ( (!sinstruction_IFID(17)) # ((!sinstruction_IFID(16) & ((\reg_file|registers[14][9]~q\))) # (sinstruction_IFID(16) & 
-- (\reg_file|registers[15][9]~DUPLICATE_q\))) ) ) ) # ( !\reg_file|registers[13][9]~q\ & ( \reg_file|registers[12][9]~q\ & ( (!sinstruction_IFID(17) & (((!sinstruction_IFID(16))))) # (sinstruction_IFID(17) & ((!sinstruction_IFID(16) & 
-- ((\reg_file|registers[14][9]~q\))) # (sinstruction_IFID(16) & (\reg_file|registers[15][9]~DUPLICATE_q\)))) ) ) ) # ( \reg_file|registers[13][9]~q\ & ( !\reg_file|registers[12][9]~q\ & ( (!sinstruction_IFID(17) & (((sinstruction_IFID(16))))) # 
-- (sinstruction_IFID(17) & ((!sinstruction_IFID(16) & ((\reg_file|registers[14][9]~q\))) # (sinstruction_IFID(16) & (\reg_file|registers[15][9]~DUPLICATE_q\)))) ) ) ) # ( !\reg_file|registers[13][9]~q\ & ( !\reg_file|registers[12][9]~q\ & ( 
-- (sinstruction_IFID(17) & ((!sinstruction_IFID(16) & ((\reg_file|registers[14][9]~q\))) # (sinstruction_IFID(16) & (\reg_file|registers[15][9]~DUPLICATE_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100010001000001011011101110101111000100011010111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(17),
	datab => \reg_file|ALT_INV_registers[15][9]~DUPLICATE_q\,
	datac => \reg_file|ALT_INV_registers[14][9]~q\,
	datad => ALT_INV_sinstruction_IFID(16),
	datae => \reg_file|ALT_INV_registers[13][9]~q\,
	dataf => \reg_file|ALT_INV_registers[12][9]~q\,
	combout => \sreaddata2_IDEX~106_combout\);

-- Location: LABCELL_X63_Y11_N51
\sreaddata2_IDEX~104\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~104_combout\ = ( sinstruction_IFID(16) & ( \reg_file|registers[9][9]~q\ & ( (!sinstruction_IFID(17)) # (\reg_file|registers[11][9]~q\) ) ) ) # ( !sinstruction_IFID(16) & ( \reg_file|registers[9][9]~q\ & ( (!sinstruction_IFID(17) & 
-- (\reg_file|registers[8][9]~q\)) # (sinstruction_IFID(17) & ((\reg_file|registers[10][9]~q\))) ) ) ) # ( sinstruction_IFID(16) & ( !\reg_file|registers[9][9]~q\ & ( (\reg_file|registers[11][9]~q\ & sinstruction_IFID(17)) ) ) ) # ( !sinstruction_IFID(16) & 
-- ( !\reg_file|registers[9][9]~q\ & ( (!sinstruction_IFID(17) & (\reg_file|registers[8][9]~q\)) # (sinstruction_IFID(17) & ((\reg_file|registers[10][9]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111000000110000001101010000010111111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[8][9]~q\,
	datab => \reg_file|ALT_INV_registers[11][9]~q\,
	datac => ALT_INV_sinstruction_IFID(17),
	datad => \reg_file|ALT_INV_registers[10][9]~q\,
	datae => ALT_INV_sinstruction_IFID(16),
	dataf => \reg_file|ALT_INV_registers[9][9]~q\,
	combout => \sreaddata2_IDEX~104_combout\);

-- Location: LABCELL_X64_Y10_N48
\sreaddata2_IDEX~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~105_combout\ = ( \reg_file|registers[2][9]~q\ & ( \reg_file|registers[1][9]~q\ & ( (!sinstruction_IFID(17) & (((sinstruction_IFID(16))) # (\reg_file|registers[0][9]~q\))) # (sinstruction_IFID(17) & (((!sinstruction_IFID(16)) # 
-- (\reg_file|registers[3][9]~q\)))) ) ) ) # ( !\reg_file|registers[2][9]~q\ & ( \reg_file|registers[1][9]~q\ & ( (!sinstruction_IFID(17) & (((sinstruction_IFID(16))) # (\reg_file|registers[0][9]~q\))) # (sinstruction_IFID(17) & 
-- (((\reg_file|registers[3][9]~q\ & sinstruction_IFID(16))))) ) ) ) # ( \reg_file|registers[2][9]~q\ & ( !\reg_file|registers[1][9]~q\ & ( (!sinstruction_IFID(17) & (\reg_file|registers[0][9]~q\ & ((!sinstruction_IFID(16))))) # (sinstruction_IFID(17) & 
-- (((!sinstruction_IFID(16)) # (\reg_file|registers[3][9]~q\)))) ) ) ) # ( !\reg_file|registers[2][9]~q\ & ( !\reg_file|registers[1][9]~q\ & ( (!sinstruction_IFID(17) & (\reg_file|registers[0][9]~q\ & ((!sinstruction_IFID(16))))) # (sinstruction_IFID(17) & 
-- (((\reg_file|registers[3][9]~q\ & sinstruction_IFID(16))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000000011011101110000001101000100110011110111011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[0][9]~q\,
	datab => ALT_INV_sinstruction_IFID(17),
	datac => \reg_file|ALT_INV_registers[3][9]~q\,
	datad => ALT_INV_sinstruction_IFID(16),
	datae => \reg_file|ALT_INV_registers[2][9]~q\,
	dataf => \reg_file|ALT_INV_registers[1][9]~q\,
	combout => \sreaddata2_IDEX~105_combout\);

-- Location: FF_X73_Y7_N28
\reg_file|registers[4][9]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[9]~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[4][9]~DUPLICATE_q\);

-- Location: FF_X73_Y7_N31
\reg_file|registers[6][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[9]~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[6][9]~q\);

-- Location: MLABCELL_X72_Y11_N42
\sreaddata2_IDEX~107\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~107_combout\ = ( \reg_file|registers[5][9]~q\ & ( \reg_file|registers[6][9]~q\ & ( (!sinstruction_IFID(16) & (((\reg_file|registers[4][9]~DUPLICATE_q\) # (sinstruction_IFID(17))))) # (sinstruction_IFID(16) & (((!sinstruction_IFID(17))) # 
-- (\reg_file|registers[7][9]~q\))) ) ) ) # ( !\reg_file|registers[5][9]~q\ & ( \reg_file|registers[6][9]~q\ & ( (!sinstruction_IFID(16) & (((\reg_file|registers[4][9]~DUPLICATE_q\) # (sinstruction_IFID(17))))) # (sinstruction_IFID(16) & 
-- (\reg_file|registers[7][9]~q\ & (sinstruction_IFID(17)))) ) ) ) # ( \reg_file|registers[5][9]~q\ & ( !\reg_file|registers[6][9]~q\ & ( (!sinstruction_IFID(16) & (((!sinstruction_IFID(17) & \reg_file|registers[4][9]~DUPLICATE_q\)))) # 
-- (sinstruction_IFID(16) & (((!sinstruction_IFID(17))) # (\reg_file|registers[7][9]~q\))) ) ) ) # ( !\reg_file|registers[5][9]~q\ & ( !\reg_file|registers[6][9]~q\ & ( (!sinstruction_IFID(16) & (((!sinstruction_IFID(17) & 
-- \reg_file|registers[4][9]~DUPLICATE_q\)))) # (sinstruction_IFID(16) & (\reg_file|registers[7][9]~q\ & (sinstruction_IFID(17)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110100001010100011111000100001011101010110101101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(16),
	datab => \reg_file|ALT_INV_registers[7][9]~q\,
	datac => ALT_INV_sinstruction_IFID(17),
	datad => \reg_file|ALT_INV_registers[4][9]~DUPLICATE_q\,
	datae => \reg_file|ALT_INV_registers[5][9]~q\,
	dataf => \reg_file|ALT_INV_registers[6][9]~q\,
	combout => \sreaddata2_IDEX~107_combout\);

-- Location: MLABCELL_X65_Y9_N39
\sreaddata2_IDEX~108\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~108_combout\ = ( \sreaddata2_IDEX~105_combout\ & ( \sreaddata2_IDEX~107_combout\ & ( (!sinstruction_IFID(19)) # ((!sinstruction_IFID(18) & ((\sreaddata2_IDEX~104_combout\))) # (sinstruction_IFID(18) & (\sreaddata2_IDEX~106_combout\))) ) ) 
-- ) # ( !\sreaddata2_IDEX~105_combout\ & ( \sreaddata2_IDEX~107_combout\ & ( (!sinstruction_IFID(18) & (((\sreaddata2_IDEX~104_combout\ & sinstruction_IFID(19))))) # (sinstruction_IFID(18) & (((!sinstruction_IFID(19))) # (\sreaddata2_IDEX~106_combout\))) ) 
-- ) ) # ( \sreaddata2_IDEX~105_combout\ & ( !\sreaddata2_IDEX~107_combout\ & ( (!sinstruction_IFID(18) & (((!sinstruction_IFID(19)) # (\sreaddata2_IDEX~104_combout\)))) # (sinstruction_IFID(18) & (\sreaddata2_IDEX~106_combout\ & ((sinstruction_IFID(19))))) 
-- ) ) ) # ( !\sreaddata2_IDEX~105_combout\ & ( !\sreaddata2_IDEX~107_combout\ & ( (sinstruction_IFID(19) & ((!sinstruction_IFID(18) & ((\sreaddata2_IDEX~104_combout\))) # (sinstruction_IFID(18) & (\sreaddata2_IDEX~106_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011011101010100001101101010101000110111111111100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(18),
	datab => \ALT_INV_sreaddata2_IDEX~106_combout\,
	datac => \ALT_INV_sreaddata2_IDEX~104_combout\,
	datad => ALT_INV_sinstruction_IFID(19),
	datae => \ALT_INV_sreaddata2_IDEX~105_combout\,
	dataf => \ALT_INV_sreaddata2_IDEX~107_combout\,
	combout => \sreaddata2_IDEX~108_combout\);

-- Location: MLABCELL_X65_Y9_N48
\sreaddata2_IDEX~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~109_combout\ = ( \sreaddata2_IDEX~108_combout\ & ( (!sinstruction_IFID(20)) # (\sreaddata2_IDEX~103_combout\) ) ) # ( !\sreaddata2_IDEX~108_combout\ & ( (\sreaddata2_IDEX~103_combout\ & sinstruction_IFID(20)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111111111001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_sreaddata2_IDEX~103_combout\,
	datad => ALT_INV_sinstruction_IFID(20),
	dataf => \ALT_INV_sreaddata2_IDEX~108_combout\,
	combout => \sreaddata2_IDEX~109_combout\);

-- Location: FF_X65_Y9_N49
\sreaddata2_IDEX[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sreaddata2_IDEX~109_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata2_IDEX(9));

-- Location: LABCELL_X62_Y13_N57
\sreaddata2_EXMEM[9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_EXMEM[9]~feeder_combout\ = ( sreaddata2_IDEX(9) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_sreaddata2_IDEX(9),
	combout => \sreaddata2_EXMEM[9]~feeder_combout\);

-- Location: FF_X62_Y13_N58
\sreaddata2_EXMEM[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sreaddata2_EXMEM[9]~feeder_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata2_EXMEM(9));

-- Location: LABCELL_X75_Y11_N30
\smemreaddata_MEMWB[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \smemreaddata_MEMWB[2]~feeder_combout\ = ( \mem|altsyncram_component|auto_generated|q_a\(2) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mem|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	combout => \smemreaddata_MEMWB[2]~feeder_combout\);

-- Location: FF_X75_Y11_N31
\smemreaddata_MEMWB[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \smemreaddata_MEMWB[2]~feeder_combout\,
	sclr => \process_8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => smemreaddata_MEMWB(2));

-- Location: FF_X74_Y11_N19
\salumainresult_MEMWB[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => salumainresult_EXMEM(2),
	sclr => \process_8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => salumainresult_MEMWB(2));

-- Location: MLABCELL_X72_Y11_N48
\mux_jal|output[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_jal|output[2]~2_combout\ = ( \smemtoreg_MEMWB~DUPLICATE_q\ & ( \sjal_MEMWB~q\ & ( \spc_MEMWB[2]~DUPLICATE_q\ ) ) ) # ( !\smemtoreg_MEMWB~DUPLICATE_q\ & ( \sjal_MEMWB~q\ & ( \spc_MEMWB[2]~DUPLICATE_q\ ) ) ) # ( \smemtoreg_MEMWB~DUPLICATE_q\ & ( 
-- !\sjal_MEMWB~q\ & ( smemreaddata_MEMWB(2) ) ) ) # ( !\smemtoreg_MEMWB~DUPLICATE_q\ & ( !\sjal_MEMWB~q\ & ( salumainresult_MEMWB(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_spc_MEMWB[2]~DUPLICATE_q\,
	datac => ALT_INV_smemreaddata_MEMWB(2),
	datad => ALT_INV_salumainresult_MEMWB(2),
	datae => \ALT_INV_smemtoreg_MEMWB~DUPLICATE_q\,
	dataf => \ALT_INV_sjal_MEMWB~q\,
	combout => \mux_jal|output[2]~2_combout\);

-- Location: FF_X66_Y4_N28
\reg_file|registers[20][2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[2]~2_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[20][2]~DUPLICATE_q\);

-- Location: LABCELL_X64_Y4_N6
\sreaddata2_IDEX~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~22_combout\ = ( sinstruction_IFID(18) & ( \reg_file|registers[24][2]~q\ & ( (!sinstruction_IFID(19) & (\reg_file|registers[20][2]~DUPLICATE_q\)) # (sinstruction_IFID(19) & ((\reg_file|registers[28][2]~q\))) ) ) ) # ( 
-- !sinstruction_IFID(18) & ( \reg_file|registers[24][2]~q\ & ( (\reg_file|registers[16][2]~q\) # (sinstruction_IFID(19)) ) ) ) # ( sinstruction_IFID(18) & ( !\reg_file|registers[24][2]~q\ & ( (!sinstruction_IFID(19) & 
-- (\reg_file|registers[20][2]~DUPLICATE_q\)) # (sinstruction_IFID(19) & ((\reg_file|registers[28][2]~q\))) ) ) ) # ( !sinstruction_IFID(18) & ( !\reg_file|registers[24][2]~q\ & ( (!sinstruction_IFID(19) & \reg_file|registers[16][2]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000010100110101001100001111111111110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[20][2]~DUPLICATE_q\,
	datab => \reg_file|ALT_INV_registers[28][2]~q\,
	datac => ALT_INV_sinstruction_IFID(19),
	datad => \reg_file|ALT_INV_registers[16][2]~q\,
	datae => ALT_INV_sinstruction_IFID(18),
	dataf => \reg_file|ALT_INV_registers[24][2]~q\,
	combout => \sreaddata2_IDEX~22_combout\);

-- Location: FF_X57_Y7_N13
\reg_file|registers[19][2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[2]~2_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[19][2]~DUPLICATE_q\);

-- Location: MLABCELL_X59_Y7_N9
\sreaddata2_IDEX~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~25_combout\ = ( \reg_file|registers[31][2]~q\ & ( sinstruction_IFID(18) & ( (sinstruction_IFID(19)) # (\reg_file|registers[23][2]~q\) ) ) ) # ( !\reg_file|registers[31][2]~q\ & ( sinstruction_IFID(18) & ( (\reg_file|registers[23][2]~q\ & 
-- !sinstruction_IFID(19)) ) ) ) # ( \reg_file|registers[31][2]~q\ & ( !sinstruction_IFID(18) & ( (!sinstruction_IFID(19) & ((\reg_file|registers[19][2]~DUPLICATE_q\))) # (sinstruction_IFID(19) & (\reg_file|registers[27][2]~q\)) ) ) ) # ( 
-- !\reg_file|registers[31][2]~q\ & ( !sinstruction_IFID(18) & ( (!sinstruction_IFID(19) & ((\reg_file|registers[19][2]~DUPLICATE_q\))) # (sinstruction_IFID(19) & (\reg_file|registers[27][2]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000011110011001101010101000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[23][2]~q\,
	datab => \reg_file|ALT_INV_registers[27][2]~q\,
	datac => \reg_file|ALT_INV_registers[19][2]~DUPLICATE_q\,
	datad => ALT_INV_sinstruction_IFID(19),
	datae => \reg_file|ALT_INV_registers[31][2]~q\,
	dataf => ALT_INV_sinstruction_IFID(18),
	combout => \sreaddata2_IDEX~25_combout\);

-- Location: LABCELL_X68_Y5_N54
\sreaddata2_IDEX~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~23_combout\ = ( \reg_file|registers[17][2]~q\ & ( \reg_file|registers[29][2]~q\ & ( (!sinstruction_IFID(19) & (((!sinstruction_IFID(18))) # (\reg_file|registers[21][2]~q\))) # (sinstruction_IFID(19) & (((sinstruction_IFID(18)) # 
-- (\reg_file|registers[25][2]~q\)))) ) ) ) # ( !\reg_file|registers[17][2]~q\ & ( \reg_file|registers[29][2]~q\ & ( (!sinstruction_IFID(19) & (\reg_file|registers[21][2]~q\ & ((sinstruction_IFID(18))))) # (sinstruction_IFID(19) & (((sinstruction_IFID(18)) # 
-- (\reg_file|registers[25][2]~q\)))) ) ) ) # ( \reg_file|registers[17][2]~q\ & ( !\reg_file|registers[29][2]~q\ & ( (!sinstruction_IFID(19) & (((!sinstruction_IFID(18))) # (\reg_file|registers[21][2]~q\))) # (sinstruction_IFID(19) & 
-- (((\reg_file|registers[25][2]~q\ & !sinstruction_IFID(18))))) ) ) ) # ( !\reg_file|registers[17][2]~q\ & ( !\reg_file|registers[29][2]~q\ & ( (!sinstruction_IFID(19) & (\reg_file|registers[21][2]~q\ & ((sinstruction_IFID(18))))) # (sinstruction_IFID(19) & 
-- (((\reg_file|registers[25][2]~q\ & !sinstruction_IFID(18))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010000111100110101000000000011010111111111001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[21][2]~q\,
	datab => \reg_file|ALT_INV_registers[25][2]~q\,
	datac => ALT_INV_sinstruction_IFID(19),
	datad => ALT_INV_sinstruction_IFID(18),
	datae => \reg_file|ALT_INV_registers[17][2]~q\,
	dataf => \reg_file|ALT_INV_registers[29][2]~q\,
	combout => \sreaddata2_IDEX~23_combout\);

-- Location: FF_X67_Y4_N13
\reg_file|registers[30][2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[2]~2_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[30][2]~DUPLICATE_q\);

-- Location: LABCELL_X70_Y8_N39
\sreaddata2_IDEX~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~24_combout\ = ( \reg_file|registers[18][2]~q\ & ( \reg_file|registers[22][2]~q\ & ( (!sinstruction_IFID(19)) # ((!sinstruction_IFID(18) & (\reg_file|registers[26][2]~q\)) # (sinstruction_IFID(18) & 
-- ((\reg_file|registers[30][2]~DUPLICATE_q\)))) ) ) ) # ( !\reg_file|registers[18][2]~q\ & ( \reg_file|registers[22][2]~q\ & ( (!sinstruction_IFID(19) & (((sinstruction_IFID(18))))) # (sinstruction_IFID(19) & ((!sinstruction_IFID(18) & 
-- (\reg_file|registers[26][2]~q\)) # (sinstruction_IFID(18) & ((\reg_file|registers[30][2]~DUPLICATE_q\))))) ) ) ) # ( \reg_file|registers[18][2]~q\ & ( !\reg_file|registers[22][2]~q\ & ( (!sinstruction_IFID(19) & (((!sinstruction_IFID(18))))) # 
-- (sinstruction_IFID(19) & ((!sinstruction_IFID(18) & (\reg_file|registers[26][2]~q\)) # (sinstruction_IFID(18) & ((\reg_file|registers[30][2]~DUPLICATE_q\))))) ) ) ) # ( !\reg_file|registers[18][2]~q\ & ( !\reg_file|registers[22][2]~q\ & ( 
-- (sinstruction_IFID(19) & ((!sinstruction_IFID(18) & (\reg_file|registers[26][2]~q\)) # (sinstruction_IFID(18) & ((\reg_file|registers[30][2]~DUPLICATE_q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010101101100001011010100011010000111111011101010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(19),
	datab => \reg_file|ALT_INV_registers[26][2]~q\,
	datac => ALT_INV_sinstruction_IFID(18),
	datad => \reg_file|ALT_INV_registers[30][2]~DUPLICATE_q\,
	datae => \reg_file|ALT_INV_registers[18][2]~q\,
	dataf => \reg_file|ALT_INV_registers[22][2]~q\,
	combout => \sreaddata2_IDEX~24_combout\);

-- Location: LABCELL_X67_Y6_N12
\sreaddata2_IDEX~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~26_combout\ = ( \sreaddata2_IDEX~23_combout\ & ( \sreaddata2_IDEX~24_combout\ & ( (!sinstruction_IFID(17) & (((sinstruction_IFID(16))) # (\sreaddata2_IDEX~22_combout\))) # (sinstruction_IFID(17) & (((!sinstruction_IFID(16)) # 
-- (\sreaddata2_IDEX~25_combout\)))) ) ) ) # ( !\sreaddata2_IDEX~23_combout\ & ( \sreaddata2_IDEX~24_combout\ & ( (!sinstruction_IFID(17) & (\sreaddata2_IDEX~22_combout\ & (!sinstruction_IFID(16)))) # (sinstruction_IFID(17) & (((!sinstruction_IFID(16)) # 
-- (\sreaddata2_IDEX~25_combout\)))) ) ) ) # ( \sreaddata2_IDEX~23_combout\ & ( !\sreaddata2_IDEX~24_combout\ & ( (!sinstruction_IFID(17) & (((sinstruction_IFID(16))) # (\sreaddata2_IDEX~22_combout\))) # (sinstruction_IFID(17) & (((sinstruction_IFID(16) & 
-- \sreaddata2_IDEX~25_combout\)))) ) ) ) # ( !\sreaddata2_IDEX~23_combout\ & ( !\sreaddata2_IDEX~24_combout\ & ( (!sinstruction_IFID(17) & (\sreaddata2_IDEX~22_combout\ & (!sinstruction_IFID(16)))) # (sinstruction_IFID(17) & (((sinstruction_IFID(16) & 
-- \sreaddata2_IDEX~25_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100101001010100010111101110000011101010111101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(17),
	datab => \ALT_INV_sreaddata2_IDEX~22_combout\,
	datac => ALT_INV_sinstruction_IFID(16),
	datad => \ALT_INV_sreaddata2_IDEX~25_combout\,
	datae => \ALT_INV_sreaddata2_IDEX~23_combout\,
	dataf => \ALT_INV_sreaddata2_IDEX~24_combout\,
	combout => \sreaddata2_IDEX~26_combout\);

-- Location: LABCELL_X66_Y7_N0
\sreaddata2_IDEX~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~30_combout\ = ( \reg_file|registers[5][2]~q\ & ( \reg_file|registers[7][2]~q\ & ( ((!sinstruction_IFID(17) & ((\reg_file|registers[4][2]~q\))) # (sinstruction_IFID(17) & (\reg_file|registers[6][2]~q\))) # (sinstruction_IFID(16)) ) ) ) # ( 
-- !\reg_file|registers[5][2]~q\ & ( \reg_file|registers[7][2]~q\ & ( (!sinstruction_IFID(16) & ((!sinstruction_IFID(17) & ((\reg_file|registers[4][2]~q\))) # (sinstruction_IFID(17) & (\reg_file|registers[6][2]~q\)))) # (sinstruction_IFID(16) & 
-- (((sinstruction_IFID(17))))) ) ) ) # ( \reg_file|registers[5][2]~q\ & ( !\reg_file|registers[7][2]~q\ & ( (!sinstruction_IFID(16) & ((!sinstruction_IFID(17) & ((\reg_file|registers[4][2]~q\))) # (sinstruction_IFID(17) & (\reg_file|registers[6][2]~q\)))) # 
-- (sinstruction_IFID(16) & (((!sinstruction_IFID(17))))) ) ) ) # ( !\reg_file|registers[5][2]~q\ & ( !\reg_file|registers[7][2]~q\ & ( (!sinstruction_IFID(16) & ((!sinstruction_IFID(17) & ((\reg_file|registers[4][2]~q\))) # (sinstruction_IFID(17) & 
-- (\reg_file|registers[6][2]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010010100101111001000000111101001110101011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(16),
	datab => \reg_file|ALT_INV_registers[6][2]~q\,
	datac => ALT_INV_sinstruction_IFID(17),
	datad => \reg_file|ALT_INV_registers[4][2]~q\,
	datae => \reg_file|ALT_INV_registers[5][2]~q\,
	dataf => \reg_file|ALT_INV_registers[7][2]~q\,
	combout => \sreaddata2_IDEX~30_combout\);

-- Location: FF_X62_Y7_N26
\reg_file|registers[15][2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[2]~2_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[15][2]~DUPLICATE_q\);

-- Location: LABCELL_X62_Y7_N9
\sreaddata2_IDEX~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~29_combout\ = ( \reg_file|registers[14][2]~q\ & ( \reg_file|registers[15][2]~DUPLICATE_q\ & ( ((!sinstruction_IFID(16) & ((\reg_file|registers[12][2]~q\))) # (sinstruction_IFID(16) & (\reg_file|registers[13][2]~q\))) # 
-- (sinstruction_IFID(17)) ) ) ) # ( !\reg_file|registers[14][2]~q\ & ( \reg_file|registers[15][2]~DUPLICATE_q\ & ( (!sinstruction_IFID(16) & (((!sinstruction_IFID(17) & \reg_file|registers[12][2]~q\)))) # (sinstruction_IFID(16) & (((sinstruction_IFID(17))) 
-- # (\reg_file|registers[13][2]~q\))) ) ) ) # ( \reg_file|registers[14][2]~q\ & ( !\reg_file|registers[15][2]~DUPLICATE_q\ & ( (!sinstruction_IFID(16) & (((\reg_file|registers[12][2]~q\) # (sinstruction_IFID(17))))) # (sinstruction_IFID(16) & 
-- (\reg_file|registers[13][2]~q\ & (!sinstruction_IFID(17)))) ) ) ) # ( !\reg_file|registers[14][2]~q\ & ( !\reg_file|registers[15][2]~DUPLICATE_q\ & ( (!sinstruction_IFID(17) & ((!sinstruction_IFID(16) & ((\reg_file|registers[12][2]~q\))) # 
-- (sinstruction_IFID(16) & (\reg_file|registers[13][2]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000111001101110000010011110100110001111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[13][2]~q\,
	datab => ALT_INV_sinstruction_IFID(16),
	datac => ALT_INV_sinstruction_IFID(17),
	datad => \reg_file|ALT_INV_registers[12][2]~q\,
	datae => \reg_file|ALT_INV_registers[14][2]~q\,
	dataf => \reg_file|ALT_INV_registers[15][2]~DUPLICATE_q\,
	combout => \sreaddata2_IDEX~29_combout\);

-- Location: MLABCELL_X65_Y10_N9
\sreaddata2_IDEX~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~28_combout\ = ( sinstruction_IFID(17) & ( \reg_file|registers[0][2]~q\ & ( (!sinstruction_IFID(16) & ((\reg_file|registers[2][2]~q\))) # (sinstruction_IFID(16) & (\reg_file|registers[3][2]~q\)) ) ) ) # ( !sinstruction_IFID(17) & ( 
-- \reg_file|registers[0][2]~q\ & ( (!sinstruction_IFID(16)) # (\reg_file|registers[1][2]~q\) ) ) ) # ( sinstruction_IFID(17) & ( !\reg_file|registers[0][2]~q\ & ( (!sinstruction_IFID(16) & ((\reg_file|registers[2][2]~q\))) # (sinstruction_IFID(16) & 
-- (\reg_file|registers[3][2]~q\)) ) ) ) # ( !sinstruction_IFID(17) & ( !\reg_file|registers[0][2]~q\ & ( (sinstruction_IFID(16) & \reg_file|registers[1][2]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000100011011101110101111101011110001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(16),
	datab => \reg_file|ALT_INV_registers[3][2]~q\,
	datac => \reg_file|ALT_INV_registers[1][2]~q\,
	datad => \reg_file|ALT_INV_registers[2][2]~q\,
	datae => ALT_INV_sinstruction_IFID(17),
	dataf => \reg_file|ALT_INV_registers[0][2]~q\,
	combout => \sreaddata2_IDEX~28_combout\);

-- Location: FF_X63_Y12_N31
\reg_file|registers[10][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[10][2]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[10][2]~q\);

-- Location: LABCELL_X63_Y12_N21
\sreaddata2_IDEX~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~27_combout\ = ( sinstruction_IFID(17) & ( \reg_file|registers[9][2]~q\ & ( (!sinstruction_IFID(16) & (\reg_file|registers[10][2]~q\)) # (sinstruction_IFID(16) & ((\reg_file|registers[11][2]~q\))) ) ) ) # ( !sinstruction_IFID(17) & ( 
-- \reg_file|registers[9][2]~q\ & ( (\reg_file|registers[8][2]~q\) # (sinstruction_IFID(16)) ) ) ) # ( sinstruction_IFID(17) & ( !\reg_file|registers[9][2]~q\ & ( (!sinstruction_IFID(16) & (\reg_file|registers[10][2]~q\)) # (sinstruction_IFID(16) & 
-- ((\reg_file|registers[11][2]~q\))) ) ) ) # ( !sinstruction_IFID(17) & ( !\reg_file|registers[9][2]~q\ & ( (!sinstruction_IFID(16) & \reg_file|registers[8][2]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100010001000111011100111111001111110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[10][2]~q\,
	datab => ALT_INV_sinstruction_IFID(16),
	datac => \reg_file|ALT_INV_registers[8][2]~q\,
	datad => \reg_file|ALT_INV_registers[11][2]~q\,
	datae => ALT_INV_sinstruction_IFID(17),
	dataf => \reg_file|ALT_INV_registers[9][2]~q\,
	combout => \sreaddata2_IDEX~27_combout\);

-- Location: LABCELL_X66_Y7_N6
\sreaddata2_IDEX~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~31_combout\ = ( \sreaddata2_IDEX~28_combout\ & ( \sreaddata2_IDEX~27_combout\ & ( (!sinstruction_IFID(18)) # ((!sinstruction_IFID(19) & (\sreaddata2_IDEX~30_combout\)) # (sinstruction_IFID(19) & ((\sreaddata2_IDEX~29_combout\)))) ) ) ) # 
-- ( !\sreaddata2_IDEX~28_combout\ & ( \sreaddata2_IDEX~27_combout\ & ( (!sinstruction_IFID(19) & (\sreaddata2_IDEX~30_combout\ & ((sinstruction_IFID(18))))) # (sinstruction_IFID(19) & (((!sinstruction_IFID(18)) # (\sreaddata2_IDEX~29_combout\)))) ) ) ) # ( 
-- \sreaddata2_IDEX~28_combout\ & ( !\sreaddata2_IDEX~27_combout\ & ( (!sinstruction_IFID(19) & (((!sinstruction_IFID(18))) # (\sreaddata2_IDEX~30_combout\))) # (sinstruction_IFID(19) & (((\sreaddata2_IDEX~29_combout\ & sinstruction_IFID(18))))) ) ) ) # ( 
-- !\sreaddata2_IDEX~28_combout\ & ( !\sreaddata2_IDEX~27_combout\ & ( (sinstruction_IFID(18) & ((!sinstruction_IFID(19) & (\sreaddata2_IDEX~30_combout\)) # (sinstruction_IFID(19) & ((\sreaddata2_IDEX~29_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000111110011000100011100110011010001111111111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sreaddata2_IDEX~30_combout\,
	datab => ALT_INV_sinstruction_IFID(19),
	datac => \ALT_INV_sreaddata2_IDEX~29_combout\,
	datad => ALT_INV_sinstruction_IFID(18),
	datae => \ALT_INV_sreaddata2_IDEX~28_combout\,
	dataf => \ALT_INV_sreaddata2_IDEX~27_combout\,
	combout => \sreaddata2_IDEX~31_combout\);

-- Location: LABCELL_X67_Y6_N3
\sreaddata2_IDEX~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~32_combout\ = ( \sinstruction_IFID[20]~DUPLICATE_q\ & ( \sreaddata2_IDEX~31_combout\ & ( \sreaddata2_IDEX~26_combout\ ) ) ) # ( !\sinstruction_IFID[20]~DUPLICATE_q\ & ( \sreaddata2_IDEX~31_combout\ ) ) # ( 
-- \sinstruction_IFID[20]~DUPLICATE_q\ & ( !\sreaddata2_IDEX~31_combout\ & ( \sreaddata2_IDEX~26_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111111111111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_sreaddata2_IDEX~26_combout\,
	datae => \ALT_INV_sinstruction_IFID[20]~DUPLICATE_q\,
	dataf => \ALT_INV_sreaddata2_IDEX~31_combout\,
	combout => \sreaddata2_IDEX~32_combout\);

-- Location: FF_X67_Y6_N4
\sreaddata2_IDEX[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sreaddata2_IDEX~32_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata2_IDEX(2));

-- Location: FF_X77_Y9_N28
\sreaddata2_EXMEM[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => sreaddata2_IDEX(2),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata2_EXMEM(2));

-- Location: FF_X75_Y8_N20
\smemreaddata_MEMWB[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \mem|altsyncram_component|auto_generated|q_a\(7),
	sclr => \process_8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => smemreaddata_MEMWB(7));

-- Location: FF_X75_Y8_N41
\salumainresult_MEMWB[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => salumainresult_EXMEM(7),
	sclr => \process_8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => salumainresult_MEMWB(7));

-- Location: LABCELL_X75_Y8_N36
\mux_jal|output[7]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_jal|output[7]~7_combout\ = ( \sjal_MEMWB~q\ & ( \smemtoreg_MEMWB~DUPLICATE_q\ & ( spc_MEMWB(7) ) ) ) # ( !\sjal_MEMWB~q\ & ( \smemtoreg_MEMWB~DUPLICATE_q\ & ( smemreaddata_MEMWB(7) ) ) ) # ( \sjal_MEMWB~q\ & ( !\smemtoreg_MEMWB~DUPLICATE_q\ & ( 
-- spc_MEMWB(7) ) ) ) # ( !\sjal_MEMWB~q\ & ( !\smemtoreg_MEMWB~DUPLICATE_q\ & ( salumainresult_MEMWB(7) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_spc_MEMWB(7),
	datac => ALT_INV_smemreaddata_MEMWB(7),
	datad => ALT_INV_salumainresult_MEMWB(7),
	datae => \ALT_INV_sjal_MEMWB~q\,
	dataf => \ALT_INV_smemtoreg_MEMWB~DUPLICATE_q\,
	combout => \mux_jal|output[7]~7_combout\);

-- Location: LABCELL_X75_Y8_N33
\mux_alu|output[7]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_alu|output[7]~17_combout\ = ( \mux_alu|output[17]~1_combout\ & ( \forward|rd2_out[0]~2_combout\ & ( \mux_jal|output[7]~7_combout\ ) ) ) # ( !\mux_alu|output[17]~1_combout\ & ( \forward|rd2_out[0]~2_combout\ & ( \mux_jal|output[7]~7_combout\ ) ) ) # ( 
-- \mux_alu|output[17]~1_combout\ & ( !\forward|rd2_out[0]~2_combout\ & ( sreaddata2_IDEX(7) ) ) ) # ( !\mux_alu|output[17]~1_combout\ & ( !\forward|rd2_out[0]~2_combout\ & ( salumainresult_EXMEM(7) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_jal|ALT_INV_output[7]~7_combout\,
	datac => ALT_INV_sreaddata2_IDEX(7),
	datad => ALT_INV_salumainresult_EXMEM(7),
	datae => \mux_alu|ALT_INV_output[17]~1_combout\,
	dataf => \forward|ALT_INV_rd2_out[0]~2_combout\,
	combout => \mux_alu|output[7]~17_combout\);

-- Location: LABCELL_X77_Y5_N0
\alu_main|Result~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Result~3_combout\ = ( \forward|Mux24~0_combout\ & ( \mux_alu|output[7]~18_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \forward|ALT_INV_Mux24~0_combout\,
	dataf => \mux_alu|ALT_INV_output[7]~18_combout\,
	combout => \alu_main|Result~3_combout\);

-- Location: LABCELL_X77_Y5_N39
\alu_main|ShiftRight0~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight0~32_combout\ = ( sinstruction_IDEX(6) & ( \mux_alu|output[7]~18_combout\ & ( (!\sinstruction_IDEX[7]~DUPLICATE_q\ & ((\mux_alu|output[8]~20_combout\))) # (\sinstruction_IDEX[7]~DUPLICATE_q\ & (\mux_alu|output[10]~24_combout\)) ) ) ) # 
-- ( !sinstruction_IDEX(6) & ( \mux_alu|output[7]~18_combout\ & ( (!\sinstruction_IDEX[7]~DUPLICATE_q\) # (\mux_alu|output[9]~22_combout\) ) ) ) # ( sinstruction_IDEX(6) & ( !\mux_alu|output[7]~18_combout\ & ( (!\sinstruction_IDEX[7]~DUPLICATE_q\ & 
-- ((\mux_alu|output[8]~20_combout\))) # (\sinstruction_IDEX[7]~DUPLICATE_q\ & (\mux_alu|output[10]~24_combout\)) ) ) ) # ( !sinstruction_IDEX(6) & ( !\mux_alu|output[7]~18_combout\ & ( (\sinstruction_IDEX[7]~DUPLICATE_q\ & \mux_alu|output[9]~22_combout\) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000111010001110111001100111111110001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_alu|ALT_INV_output[10]~24_combout\,
	datab => \ALT_INV_sinstruction_IDEX[7]~DUPLICATE_q\,
	datac => \mux_alu|ALT_INV_output[8]~20_combout\,
	datad => \mux_alu|ALT_INV_output[9]~22_combout\,
	datae => ALT_INV_sinstruction_IDEX(6),
	dataf => \mux_alu|ALT_INV_output[7]~18_combout\,
	combout => \alu_main|ShiftRight0~32_combout\);

-- Location: MLABCELL_X78_Y5_N6
\alu_main|Mux7~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux7~2_combout\ = ( \alu_main|ShiftRight0~31_combout\ & ( \alu_main|ShiftRight0~32_combout\ & ( (!\sinstruction_IDEX[9]~DUPLICATE_q\) # ((!\sinstruction_IDEX[8]~DUPLICATE_q\ & ((\alu_main|ShiftRight0~33_combout\))) # 
-- (\sinstruction_IDEX[8]~DUPLICATE_q\ & (\alu_main|ShiftRight0~26_combout\))) ) ) ) # ( !\alu_main|ShiftRight0~31_combout\ & ( \alu_main|ShiftRight0~32_combout\ & ( (!\sinstruction_IDEX[8]~DUPLICATE_q\ & (((!\sinstruction_IDEX[9]~DUPLICATE_q\) # 
-- (\alu_main|ShiftRight0~33_combout\)))) # (\sinstruction_IDEX[8]~DUPLICATE_q\ & (\alu_main|ShiftRight0~26_combout\ & (\sinstruction_IDEX[9]~DUPLICATE_q\))) ) ) ) # ( \alu_main|ShiftRight0~31_combout\ & ( !\alu_main|ShiftRight0~32_combout\ & ( 
-- (!\sinstruction_IDEX[8]~DUPLICATE_q\ & (((\sinstruction_IDEX[9]~DUPLICATE_q\ & \alu_main|ShiftRight0~33_combout\)))) # (\sinstruction_IDEX[8]~DUPLICATE_q\ & (((!\sinstruction_IDEX[9]~DUPLICATE_q\)) # (\alu_main|ShiftRight0~26_combout\))) ) ) ) # ( 
-- !\alu_main|ShiftRight0~31_combout\ & ( !\alu_main|ShiftRight0~32_combout\ & ( (\sinstruction_IDEX[9]~DUPLICATE_q\ & ((!\sinstruction_IDEX[8]~DUPLICATE_q\ & ((\alu_main|ShiftRight0~33_combout\))) # (\sinstruction_IDEX[8]~DUPLICATE_q\ & 
-- (\alu_main|ShiftRight0~26_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101001100010011110111000001110011011111000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_ShiftRight0~26_combout\,
	datab => \ALT_INV_sinstruction_IDEX[8]~DUPLICATE_q\,
	datac => \ALT_INV_sinstruction_IDEX[9]~DUPLICATE_q\,
	datad => \alu_main|ALT_INV_ShiftRight0~33_combout\,
	datae => \alu_main|ALT_INV_ShiftRight0~31_combout\,
	dataf => \alu_main|ALT_INV_ShiftRight0~32_combout\,
	combout => \alu_main|Mux7~2_combout\);

-- Location: MLABCELL_X78_Y5_N3
\alu_main|Mux7~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux7~3_combout\ = ( !\forward|Mux24~0_combout\ & ( !\mux_alu|output[7]~18_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mux_alu|ALT_INV_output[7]~18_combout\,
	dataf => \forward|ALT_INV_Mux24~0_combout\,
	combout => \alu_main|Mux7~3_combout\);

-- Location: MLABCELL_X78_Y9_N21
\alu_main|ShiftRight1~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight1~32_combout\ = ( \mux_alu|output[10]~24_combout\ & ( \mux_alu|output[7]~18_combout\ & ( (!\forward|Mux31~0_combout\ & (((!\forward|Mux30~0_combout\)) # (\mux_alu|output[9]~22_combout\))) # (\forward|Mux31~0_combout\ & 
-- (((\mux_alu|output[8]~20_combout\) # (\forward|Mux30~0_combout\)))) ) ) ) # ( !\mux_alu|output[10]~24_combout\ & ( \mux_alu|output[7]~18_combout\ & ( (!\forward|Mux31~0_combout\ & (((!\forward|Mux30~0_combout\)) # (\mux_alu|output[9]~22_combout\))) # 
-- (\forward|Mux31~0_combout\ & (((!\forward|Mux30~0_combout\ & \mux_alu|output[8]~20_combout\)))) ) ) ) # ( \mux_alu|output[10]~24_combout\ & ( !\mux_alu|output[7]~18_combout\ & ( (!\forward|Mux31~0_combout\ & (\mux_alu|output[9]~22_combout\ & 
-- (\forward|Mux30~0_combout\))) # (\forward|Mux31~0_combout\ & (((\mux_alu|output[8]~20_combout\) # (\forward|Mux30~0_combout\)))) ) ) ) # ( !\mux_alu|output[10]~24_combout\ & ( !\mux_alu|output[7]~18_combout\ & ( (!\forward|Mux31~0_combout\ & 
-- (\mux_alu|output[9]~22_combout\ & (\forward|Mux30~0_combout\))) # (\forward|Mux31~0_combout\ & (((!\forward|Mux30~0_combout\ & \mux_alu|output[8]~20_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010010000001110101011110100010111100101010011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux31~0_combout\,
	datab => \mux_alu|ALT_INV_output[9]~22_combout\,
	datac => \forward|ALT_INV_Mux30~0_combout\,
	datad => \mux_alu|ALT_INV_output[8]~20_combout\,
	datae => \mux_alu|ALT_INV_output[10]~24_combout\,
	dataf => \mux_alu|ALT_INV_output[7]~18_combout\,
	combout => \alu_main|ShiftRight1~32_combout\);

-- Location: LABCELL_X77_Y5_N18
\alu_main|Mux7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux7~0_combout\ = ( \alu_main|ShiftRight1~32_combout\ & ( \alu_main|ShiftRight1~31_combout\ & ( (!\forward|Mux28~0_combout\) # ((!\forward|Mux29~0_combout\ & (\alu_main|ShiftRight1~33_combout\)) # (\forward|Mux29~0_combout\ & 
-- ((\alu_main|ShiftRight1~26_combout\)))) ) ) ) # ( !\alu_main|ShiftRight1~32_combout\ & ( \alu_main|ShiftRight1~31_combout\ & ( (!\forward|Mux29~0_combout\ & (\forward|Mux28~0_combout\ & (\alu_main|ShiftRight1~33_combout\))) # (\forward|Mux29~0_combout\ & 
-- ((!\forward|Mux28~0_combout\) # ((\alu_main|ShiftRight1~26_combout\)))) ) ) ) # ( \alu_main|ShiftRight1~32_combout\ & ( !\alu_main|ShiftRight1~31_combout\ & ( (!\forward|Mux29~0_combout\ & ((!\forward|Mux28~0_combout\) # 
-- ((\alu_main|ShiftRight1~33_combout\)))) # (\forward|Mux29~0_combout\ & (\forward|Mux28~0_combout\ & ((\alu_main|ShiftRight1~26_combout\)))) ) ) ) # ( !\alu_main|ShiftRight1~32_combout\ & ( !\alu_main|ShiftRight1~31_combout\ & ( (\forward|Mux28~0_combout\ 
-- & ((!\forward|Mux29~0_combout\ & (\alu_main|ShiftRight1~33_combout\)) # (\forward|Mux29~0_combout\ & ((\alu_main|ShiftRight1~26_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux29~0_combout\,
	datab => \forward|ALT_INV_Mux28~0_combout\,
	datac => \alu_main|ALT_INV_ShiftRight1~33_combout\,
	datad => \alu_main|ALT_INV_ShiftRight1~26_combout\,
	datae => \alu_main|ALT_INV_ShiftRight1~32_combout\,
	dataf => \alu_main|ALT_INV_ShiftRight1~31_combout\,
	combout => \alu_main|Mux7~0_combout\);

-- Location: MLABCELL_X78_Y5_N51
\alu_main|Mux7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux7~1_combout\ = ( \forward|Mux27~0_combout\ & ( \alu_main|Mux7~0_combout\ & ( (!salucontrol_IDEX(1) & (((\alu_main|ShiftRight0~37_combout\)))) # (salucontrol_IDEX(1) & (!\alu_main|ShiftLeft1~6_combout\ & (\alu_main|ShiftRight1~37_combout\))) ) 
-- ) ) # ( !\forward|Mux27~0_combout\ & ( \alu_main|Mux7~0_combout\ & ( (!salucontrol_IDEX(1) & ((\alu_main|ShiftRight0~37_combout\))) # (salucontrol_IDEX(1) & (!\alu_main|ShiftLeft1~6_combout\)) ) ) ) # ( \forward|Mux27~0_combout\ & ( 
-- !\alu_main|Mux7~0_combout\ & ( (!salucontrol_IDEX(1) & (((\alu_main|ShiftRight0~37_combout\)))) # (salucontrol_IDEX(1) & (!\alu_main|ShiftLeft1~6_combout\ & (\alu_main|ShiftRight1~37_combout\))) ) ) ) # ( !\forward|Mux27~0_combout\ & ( 
-- !\alu_main|Mux7~0_combout\ & ( (!salucontrol_IDEX(1) & \alu_main|ShiftRight0~37_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000101100111000100010111011100000001011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_ShiftLeft1~6_combout\,
	datab => ALT_INV_salucontrol_IDEX(1),
	datac => \alu_main|ALT_INV_ShiftRight1~37_combout\,
	datad => \alu_main|ALT_INV_ShiftRight0~37_combout\,
	datae => \forward|ALT_INV_Mux27~0_combout\,
	dataf => \alu_main|ALT_INV_Mux7~0_combout\,
	combout => \alu_main|Mux7~1_combout\);

-- Location: MLABCELL_X78_Y5_N0
\alu_main|Mux7~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux7~4_combout\ = ( \alu_main|Mux7~1_combout\ & ( (!\alu_main|Mux12~1_combout\ & (((\alu_main|Mux12~0_combout\)))) # (\alu_main|Mux12~1_combout\ & ((!\alu_main|Mux12~0_combout\ & (\alu_main|Mux7~2_combout\)) # (\alu_main|Mux12~0_combout\ & 
-- ((!\alu_main|Mux7~3_combout\))))) ) ) # ( !\alu_main|Mux7~1_combout\ & ( (\alu_main|Mux12~1_combout\ & ((!\alu_main|Mux12~0_combout\ & (\alu_main|Mux7~2_combout\)) # (\alu_main|Mux12~0_combout\ & ((!\alu_main|Mux7~3_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010100010000000101010001000000011111000110100001111100011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux12~1_combout\,
	datab => \alu_main|ALT_INV_Mux7~2_combout\,
	datac => \alu_main|ALT_INV_Mux12~0_combout\,
	datad => \alu_main|ALT_INV_Mux7~3_combout\,
	dataf => \alu_main|ALT_INV_Mux7~1_combout\,
	combout => \alu_main|Mux7~4_combout\);

-- Location: MLABCELL_X78_Y5_N33
\alu_main|Mux7~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux7~5_combout\ = ( \alu_main|ShiftLeft1~18_combout\ & ( \alu_main|ShiftLeft0~17_combout\ & ( (!\alu_main|Mux1~0_combout\ & ((\alu_main|Mux1~1_combout\) # (\alu_main|Mux7~3_combout\))) # (\alu_main|Mux1~0_combout\ & 
-- ((!\alu_main|Mux1~1_combout\))) ) ) ) # ( !\alu_main|ShiftLeft1~18_combout\ & ( \alu_main|ShiftLeft0~17_combout\ & ( (!\alu_main|Mux1~0_combout\ & ((\alu_main|Mux1~1_combout\) # (\alu_main|Mux7~3_combout\))) ) ) ) # ( \alu_main|ShiftLeft1~18_combout\ & ( 
-- !\alu_main|ShiftLeft0~17_combout\ & ( (!\alu_main|Mux1~1_combout\ & ((\alu_main|Mux1~0_combout\) # (\alu_main|Mux7~3_combout\))) ) ) ) # ( !\alu_main|ShiftLeft1~18_combout\ & ( !\alu_main|ShiftLeft0~17_combout\ & ( (\alu_main|Mux7~3_combout\ & 
-- (!\alu_main|Mux1~0_combout\ & !\alu_main|Mux1~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000000010111110000000001010000111100000101111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux7~3_combout\,
	datac => \alu_main|ALT_INV_Mux1~0_combout\,
	datad => \alu_main|ALT_INV_Mux1~1_combout\,
	datae => \alu_main|ALT_INV_ShiftLeft1~18_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft0~17_combout\,
	combout => \alu_main|Mux7~5_combout\);

-- Location: MLABCELL_X78_Y5_N36
\alu_main|Mux7~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux7~6_combout\ = ( \alu_main|Mux7~4_combout\ & ( \alu_main|Mux7~5_combout\ & ( (!\alu_main|Mux28~0_combout\) # ((!\alu_main|Mux12~2_combout\ & ((\alu_main|Result~3_combout\))) # (\alu_main|Mux12~2_combout\ & (\alu_main|Add0~29_sumout\))) ) ) ) 
-- # ( !\alu_main|Mux7~4_combout\ & ( \alu_main|Mux7~5_combout\ & ( (!\alu_main|Mux28~0_combout\ & (\alu_main|Mux12~2_combout\)) # (\alu_main|Mux28~0_combout\ & ((!\alu_main|Mux12~2_combout\ & ((\alu_main|Result~3_combout\))) # (\alu_main|Mux12~2_combout\ & 
-- (\alu_main|Add0~29_sumout\)))) ) ) ) # ( \alu_main|Mux7~4_combout\ & ( !\alu_main|Mux7~5_combout\ & ( (!\alu_main|Mux28~0_combout\ & (!\alu_main|Mux12~2_combout\)) # (\alu_main|Mux28~0_combout\ & ((!\alu_main|Mux12~2_combout\ & 
-- ((\alu_main|Result~3_combout\))) # (\alu_main|Mux12~2_combout\ & (\alu_main|Add0~29_sumout\)))) ) ) ) # ( !\alu_main|Mux7~4_combout\ & ( !\alu_main|Mux7~5_combout\ & ( (\alu_main|Mux28~0_combout\ & ((!\alu_main|Mux12~2_combout\ & 
-- ((\alu_main|Result~3_combout\))) # (\alu_main|Mux12~2_combout\ & (\alu_main|Add0~29_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101100010011100110100100011011001111010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux28~0_combout\,
	datab => \alu_main|ALT_INV_Mux12~2_combout\,
	datac => \alu_main|ALT_INV_Add0~29_sumout\,
	datad => \alu_main|ALT_INV_Result~3_combout\,
	datae => \alu_main|ALT_INV_Mux7~4_combout\,
	dataf => \alu_main|ALT_INV_Mux7~5_combout\,
	combout => \alu_main|Mux7~6_combout\);

-- Location: MLABCELL_X78_Y5_N42
\alu_main|Result[7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Result\(7) = ( \alu_main|Mux32~0_combout\ & ( \alu_main|Result\(7) ) ) # ( !\alu_main|Mux32~0_combout\ & ( \alu_main|Mux7~6_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \alu_main|ALT_INV_Result\(7),
	datac => \alu_main|ALT_INV_Mux7~6_combout\,
	dataf => \alu_main|ALT_INV_Mux32~0_combout\,
	combout => \alu_main|Result\(7));

-- Location: FF_X75_Y6_N29
\salumainresult_EXMEM[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \alu_main|Result\(7),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => salumainresult_EXMEM(7));

-- Location: FF_X73_Y8_N7
\smemreaddata_MEMWB[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \mem|altsyncram_component|auto_generated|q_a\(4),
	sclr => \process_8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => smemreaddata_MEMWB(4));

-- Location: LABCELL_X70_Y9_N15
\mux_jal|output[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_jal|output[4]~4_combout\ = ( \smemtoreg_MEMWB~q\ & ( smemreaddata_MEMWB(4) & ( (!\sjal_MEMWB~q\) # (spc_MEMWB(4)) ) ) ) # ( !\smemtoreg_MEMWB~q\ & ( smemreaddata_MEMWB(4) & ( (!\sjal_MEMWB~q\ & ((salumainresult_MEMWB(4)))) # (\sjal_MEMWB~q\ & 
-- (spc_MEMWB(4))) ) ) ) # ( \smemtoreg_MEMWB~q\ & ( !smemreaddata_MEMWB(4) & ( (spc_MEMWB(4) & \sjal_MEMWB~q\) ) ) ) # ( !\smemtoreg_MEMWB~q\ & ( !smemreaddata_MEMWB(4) & ( (!\sjal_MEMWB~q\ & ((salumainresult_MEMWB(4)))) # (\sjal_MEMWB~q\ & (spc_MEMWB(4))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000001010000010100000101111101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_spc_MEMWB(4),
	datac => \ALT_INV_sjal_MEMWB~q\,
	datad => ALT_INV_salumainresult_MEMWB(4),
	datae => \ALT_INV_smemtoreg_MEMWB~q\,
	dataf => ALT_INV_smemreaddata_MEMWB(4),
	combout => \mux_jal|output[4]~4_combout\);

-- Location: FF_X61_Y11_N20
\reg_file|registers[15][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[4]~4_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[15][4]~q\);

-- Location: LABCELL_X61_Y9_N12
\reg_file|registers[13][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[13][4]~feeder_combout\ = ( \mux_jal|output[4]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[4]~4_combout\,
	combout => \reg_file|registers[13][4]~feeder_combout\);

-- Location: FF_X61_Y9_N13
\reg_file|registers[13][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[13][4]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[13][4]~q\);

-- Location: FF_X61_Y11_N50
\reg_file|registers[14][4]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[4]~4_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[14][4]~DUPLICATE_q\);

-- Location: LABCELL_X63_Y9_N21
\reg_file|registers[12][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[12][4]~feeder_combout\ = \mux_jal|output[4]~4_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_jal|ALT_INV_output[4]~4_combout\,
	combout => \reg_file|registers[12][4]~feeder_combout\);

-- Location: FF_X63_Y9_N22
\reg_file|registers[12][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[12][4]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[12][4]~q\);

-- Location: LABCELL_X61_Y11_N51
\sreaddata2_IDEX~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~51_combout\ = ( \reg_file|registers[12][4]~q\ & ( sinstruction_IFID(16) & ( (!sinstruction_IFID(17) & ((\reg_file|registers[13][4]~q\))) # (sinstruction_IFID(17) & (\reg_file|registers[15][4]~q\)) ) ) ) # ( !\reg_file|registers[12][4]~q\ 
-- & ( sinstruction_IFID(16) & ( (!sinstruction_IFID(17) & ((\reg_file|registers[13][4]~q\))) # (sinstruction_IFID(17) & (\reg_file|registers[15][4]~q\)) ) ) ) # ( \reg_file|registers[12][4]~q\ & ( !sinstruction_IFID(16) & ( (!sinstruction_IFID(17)) # 
-- (\reg_file|registers[14][4]~DUPLICATE_q\) ) ) ) # ( !\reg_file|registers[12][4]~q\ & ( !sinstruction_IFID(16) & ( (sinstruction_IFID(17) & \reg_file|registers[14][4]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111100001111111100110101001101010011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[15][4]~q\,
	datab => \reg_file|ALT_INV_registers[13][4]~q\,
	datac => ALT_INV_sinstruction_IFID(17),
	datad => \reg_file|ALT_INV_registers[14][4]~DUPLICATE_q\,
	datae => \reg_file|ALT_INV_registers[12][4]~q\,
	dataf => ALT_INV_sinstruction_IFID(16),
	combout => \sreaddata2_IDEX~51_combout\);

-- Location: FF_X64_Y5_N56
\reg_file|registers[11][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[4]~4_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[11][4]~q\);

-- Location: FF_X64_Y5_N49
\reg_file|registers[10][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[4]~4_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[10][4]~q\);

-- Location: FF_X64_Y9_N46
\reg_file|registers[9][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[4]~4_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[9][4]~q\);

-- Location: FF_X64_Y9_N40
\reg_file|registers[8][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[4]~4_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[8][4]~q\);

-- Location: LABCELL_X64_Y5_N12
\sreaddata2_IDEX~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~49_combout\ = ( \reg_file|registers[9][4]~q\ & ( \reg_file|registers[8][4]~q\ & ( (!sinstruction_IFID(17)) # ((!sinstruction_IFID(16) & ((\reg_file|registers[10][4]~q\))) # (sinstruction_IFID(16) & (\reg_file|registers[11][4]~q\))) ) ) ) 
-- # ( !\reg_file|registers[9][4]~q\ & ( \reg_file|registers[8][4]~q\ & ( (!sinstruction_IFID(17) & (!sinstruction_IFID(16))) # (sinstruction_IFID(17) & ((!sinstruction_IFID(16) & ((\reg_file|registers[10][4]~q\))) # (sinstruction_IFID(16) & 
-- (\reg_file|registers[11][4]~q\)))) ) ) ) # ( \reg_file|registers[9][4]~q\ & ( !\reg_file|registers[8][4]~q\ & ( (!sinstruction_IFID(17) & (sinstruction_IFID(16))) # (sinstruction_IFID(17) & ((!sinstruction_IFID(16) & ((\reg_file|registers[10][4]~q\))) # 
-- (sinstruction_IFID(16) & (\reg_file|registers[11][4]~q\)))) ) ) ) # ( !\reg_file|registers[9][4]~q\ & ( !\reg_file|registers[8][4]~q\ & ( (sinstruction_IFID(17) & ((!sinstruction_IFID(16) & ((\reg_file|registers[10][4]~q\))) # (sinstruction_IFID(16) & 
-- (\reg_file|registers[11][4]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101001000110110011110001001110011011010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(17),
	datab => ALT_INV_sinstruction_IFID(16),
	datac => \reg_file|ALT_INV_registers[11][4]~q\,
	datad => \reg_file|ALT_INV_registers[10][4]~q\,
	datae => \reg_file|ALT_INV_registers[9][4]~q\,
	dataf => \reg_file|ALT_INV_registers[8][4]~q\,
	combout => \sreaddata2_IDEX~49_combout\);

-- Location: FF_X68_Y6_N23
\reg_file|registers[6][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[4]~4_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[6][4]~q\);

-- Location: LABCELL_X70_Y8_N48
\reg_file|registers[4][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[4][4]~feeder_combout\ = ( \mux_jal|output[4]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[4]~4_combout\,
	combout => \reg_file|registers[4][4]~feeder_combout\);

-- Location: FF_X70_Y8_N49
\reg_file|registers[4][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[4][4]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[4][4]~q\);

-- Location: FF_X70_Y6_N38
\reg_file|registers[7][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[4]~4_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[7][4]~q\);

-- Location: FF_X68_Y6_N14
\reg_file|registers[5][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[4]~4_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[5][4]~q\);

-- Location: LABCELL_X68_Y6_N24
\sreaddata2_IDEX~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~52_combout\ = ( \reg_file|registers[7][4]~q\ & ( \reg_file|registers[5][4]~q\ & ( ((!sinstruction_IFID(17) & ((\reg_file|registers[4][4]~q\))) # (sinstruction_IFID(17) & (\reg_file|registers[6][4]~q\))) # (sinstruction_IFID(16)) ) ) ) # ( 
-- !\reg_file|registers[7][4]~q\ & ( \reg_file|registers[5][4]~q\ & ( (!sinstruction_IFID(17) & (((\reg_file|registers[4][4]~q\)) # (sinstruction_IFID(16)))) # (sinstruction_IFID(17) & (!sinstruction_IFID(16) & (\reg_file|registers[6][4]~q\))) ) ) ) # ( 
-- \reg_file|registers[7][4]~q\ & ( !\reg_file|registers[5][4]~q\ & ( (!sinstruction_IFID(17) & (!sinstruction_IFID(16) & ((\reg_file|registers[4][4]~q\)))) # (sinstruction_IFID(17) & (((\reg_file|registers[6][4]~q\)) # (sinstruction_IFID(16)))) ) ) ) # ( 
-- !\reg_file|registers[7][4]~q\ & ( !\reg_file|registers[5][4]~q\ & ( (!sinstruction_IFID(16) & ((!sinstruction_IFID(17) & ((\reg_file|registers[4][4]~q\))) # (sinstruction_IFID(17) & (\reg_file|registers[6][4]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000101011001110100100110101011100011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(17),
	datab => ALT_INV_sinstruction_IFID(16),
	datac => \reg_file|ALT_INV_registers[6][4]~q\,
	datad => \reg_file|ALT_INV_registers[4][4]~q\,
	datae => \reg_file|ALT_INV_registers[7][4]~q\,
	dataf => \reg_file|ALT_INV_registers[5][4]~q\,
	combout => \sreaddata2_IDEX~52_combout\);

-- Location: MLABCELL_X65_Y9_N30
\reg_file|registers[0][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[0][4]~feeder_combout\ = ( \mux_jal|output[4]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[4]~4_combout\,
	combout => \reg_file|registers[0][4]~feeder_combout\);

-- Location: FF_X65_Y9_N31
\reg_file|registers[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[0][4]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[0][4]~q\);

-- Location: FF_X65_Y12_N55
\reg_file|registers[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[4]~4_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[2][4]~q\);

-- Location: FF_X65_Y12_N37
\reg_file|registers[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[4]~4_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[3][4]~q\);

-- Location: FF_X65_Y12_N5
\reg_file|registers[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[4]~4_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[1][4]~q\);

-- Location: MLABCELL_X65_Y12_N57
\sreaddata2_IDEX~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~50_combout\ = ( sinstruction_IFID(16) & ( sinstruction_IFID(17) & ( \reg_file|registers[3][4]~q\ ) ) ) # ( !sinstruction_IFID(16) & ( sinstruction_IFID(17) & ( \reg_file|registers[2][4]~q\ ) ) ) # ( sinstruction_IFID(16) & ( 
-- !sinstruction_IFID(17) & ( \reg_file|registers[1][4]~q\ ) ) ) # ( !sinstruction_IFID(16) & ( !sinstruction_IFID(17) & ( \reg_file|registers[0][4]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[0][4]~q\,
	datab => \reg_file|ALT_INV_registers[2][4]~q\,
	datac => \reg_file|ALT_INV_registers[3][4]~q\,
	datad => \reg_file|ALT_INV_registers[1][4]~q\,
	datae => ALT_INV_sinstruction_IFID(16),
	dataf => ALT_INV_sinstruction_IFID(17),
	combout => \sreaddata2_IDEX~50_combout\);

-- Location: LABCELL_X63_Y7_N54
\sreaddata2_IDEX~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~53_combout\ = ( \sreaddata2_IDEX~52_combout\ & ( \sreaddata2_IDEX~50_combout\ & ( (!sinstruction_IFID(19)) # ((!sinstruction_IFID(18) & ((\sreaddata2_IDEX~49_combout\))) # (sinstruction_IFID(18) & (\sreaddata2_IDEX~51_combout\))) ) ) ) # 
-- ( !\sreaddata2_IDEX~52_combout\ & ( \sreaddata2_IDEX~50_combout\ & ( (!sinstruction_IFID(18) & (((!sinstruction_IFID(19)) # (\sreaddata2_IDEX~49_combout\)))) # (sinstruction_IFID(18) & (\sreaddata2_IDEX~51_combout\ & (sinstruction_IFID(19)))) ) ) ) # ( 
-- \sreaddata2_IDEX~52_combout\ & ( !\sreaddata2_IDEX~50_combout\ & ( (!sinstruction_IFID(18) & (((sinstruction_IFID(19) & \sreaddata2_IDEX~49_combout\)))) # (sinstruction_IFID(18) & (((!sinstruction_IFID(19))) # (\sreaddata2_IDEX~51_combout\))) ) ) ) # ( 
-- !\sreaddata2_IDEX~52_combout\ & ( !\sreaddata2_IDEX~50_combout\ & ( (sinstruction_IFID(19) & ((!sinstruction_IFID(18) & ((\sreaddata2_IDEX~49_combout\))) # (sinstruction_IFID(18) & (\sreaddata2_IDEX~51_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001011010100010101101110100001101010111111000111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(18),
	datab => \ALT_INV_sreaddata2_IDEX~51_combout\,
	datac => ALT_INV_sinstruction_IFID(19),
	datad => \ALT_INV_sreaddata2_IDEX~49_combout\,
	datae => \ALT_INV_sreaddata2_IDEX~52_combout\,
	dataf => \ALT_INV_sreaddata2_IDEX~50_combout\,
	combout => \sreaddata2_IDEX~53_combout\);

-- Location: LABCELL_X63_Y7_N30
\reg_file|registers[17][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[17][4]~feeder_combout\ = ( \mux_jal|output[4]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[4]~4_combout\,
	combout => \reg_file|registers[17][4]~feeder_combout\);

-- Location: FF_X63_Y7_N31
\reg_file|registers[17][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[17][4]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[17][4]~q\);

-- Location: LABCELL_X67_Y8_N45
\reg_file|registers[25][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[25][4]~feeder_combout\ = ( \mux_jal|output[4]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[4]~4_combout\,
	combout => \reg_file|registers[25][4]~feeder_combout\);

-- Location: FF_X67_Y8_N47
\reg_file|registers[25][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[25][4]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[25][4]~q\);

-- Location: LABCELL_X66_Y12_N3
\reg_file|registers[29][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[29][4]~feeder_combout\ = ( \mux_jal|output[4]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[4]~4_combout\,
	combout => \reg_file|registers[29][4]~feeder_combout\);

-- Location: FF_X66_Y12_N4
\reg_file|registers[29][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[29][4]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[29][4]~q\);

-- Location: FF_X67_Y9_N53
\reg_file|registers[21][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[4]~4_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[21][4]~q\);

-- Location: LABCELL_X64_Y7_N57
\sreaddata2_IDEX~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~45_combout\ = ( \reg_file|registers[29][4]~q\ & ( \reg_file|registers[21][4]~q\ & ( ((!sinstruction_IFID(19) & (\reg_file|registers[17][4]~q\)) # (sinstruction_IFID(19) & ((\reg_file|registers[25][4]~q\)))) # (sinstruction_IFID(18)) ) ) ) 
-- # ( !\reg_file|registers[29][4]~q\ & ( \reg_file|registers[21][4]~q\ & ( (!sinstruction_IFID(18) & ((!sinstruction_IFID(19) & (\reg_file|registers[17][4]~q\)) # (sinstruction_IFID(19) & ((\reg_file|registers[25][4]~q\))))) # (sinstruction_IFID(18) & 
-- (!sinstruction_IFID(19))) ) ) ) # ( \reg_file|registers[29][4]~q\ & ( !\reg_file|registers[21][4]~q\ & ( (!sinstruction_IFID(18) & ((!sinstruction_IFID(19) & (\reg_file|registers[17][4]~q\)) # (sinstruction_IFID(19) & ((\reg_file|registers[25][4]~q\))))) 
-- # (sinstruction_IFID(18) & (sinstruction_IFID(19))) ) ) ) # ( !\reg_file|registers[29][4]~q\ & ( !\reg_file|registers[21][4]~q\ & ( (!sinstruction_IFID(18) & ((!sinstruction_IFID(19) & (\reg_file|registers[17][4]~q\)) # (sinstruction_IFID(19) & 
-- ((\reg_file|registers[25][4]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000110010011101101001100011011100101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(18),
	datab => ALT_INV_sinstruction_IFID(19),
	datac => \reg_file|ALT_INV_registers[17][4]~q\,
	datad => \reg_file|ALT_INV_registers[25][4]~q\,
	datae => \reg_file|ALT_INV_registers[29][4]~q\,
	dataf => \reg_file|ALT_INV_registers[21][4]~q\,
	combout => \sreaddata2_IDEX~45_combout\);

-- Location: LABCELL_X70_Y5_N18
\reg_file|registers[24][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[24][4]~feeder_combout\ = ( \mux_jal|output[4]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[4]~4_combout\,
	combout => \reg_file|registers[24][4]~feeder_combout\);

-- Location: FF_X70_Y5_N19
\reg_file|registers[24][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[24][4]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[24][4]~q\);

-- Location: FF_X65_Y7_N1
\reg_file|registers[20][4]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[4]~4_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[20][4]~DUPLICATE_q\);

-- Location: LABCELL_X67_Y7_N3
\reg_file|registers[28][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[28][4]~feeder_combout\ = ( \mux_jal|output[4]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[4]~4_combout\,
	combout => \reg_file|registers[28][4]~feeder_combout\);

-- Location: FF_X67_Y7_N5
\reg_file|registers[28][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[28][4]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[28][4]~q\);

-- Location: FF_X67_Y7_N38
\reg_file|registers[16][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[4]~4_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[16][4]~q\);

-- Location: LABCELL_X67_Y7_N51
\sreaddata2_IDEX~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~44_combout\ = ( \reg_file|registers[16][4]~q\ & ( sinstruction_IFID(18) & ( (!sinstruction_IFID(19) & (\reg_file|registers[20][4]~DUPLICATE_q\)) # (sinstruction_IFID(19) & ((\reg_file|registers[28][4]~q\))) ) ) ) # ( 
-- !\reg_file|registers[16][4]~q\ & ( sinstruction_IFID(18) & ( (!sinstruction_IFID(19) & (\reg_file|registers[20][4]~DUPLICATE_q\)) # (sinstruction_IFID(19) & ((\reg_file|registers[28][4]~q\))) ) ) ) # ( \reg_file|registers[16][4]~q\ & ( 
-- !sinstruction_IFID(18) & ( (!sinstruction_IFID(19)) # (\reg_file|registers[24][4]~q\) ) ) ) # ( !\reg_file|registers[16][4]~q\ & ( !sinstruction_IFID(18) & ( (\reg_file|registers[24][4]~q\ & sinstruction_IFID(19)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101111101011111010100110000001111110011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[24][4]~q\,
	datab => \reg_file|ALT_INV_registers[20][4]~DUPLICATE_q\,
	datac => ALT_INV_sinstruction_IFID(19),
	datad => \reg_file|ALT_INV_registers[28][4]~q\,
	datae => \reg_file|ALT_INV_registers[16][4]~q\,
	dataf => ALT_INV_sinstruction_IFID(18),
	combout => \sreaddata2_IDEX~44_combout\);

-- Location: MLABCELL_X59_Y9_N6
\reg_file|registers[23][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[23][4]~feeder_combout\ = ( \mux_jal|output[4]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[4]~4_combout\,
	combout => \reg_file|registers[23][4]~feeder_combout\);

-- Location: FF_X59_Y9_N7
\reg_file|registers[23][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[23][4]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[23][4]~q\);

-- Location: FF_X56_Y9_N43
\reg_file|registers[27][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[4]~4_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[27][4]~q\);

-- Location: LABCELL_X56_Y9_N15
\reg_file|registers[19][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[19][4]~feeder_combout\ = \mux_jal|output[4]~4_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_jal|ALT_INV_output[4]~4_combout\,
	combout => \reg_file|registers[19][4]~feeder_combout\);

-- Location: FF_X56_Y9_N16
\reg_file|registers[19][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[19][4]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[19][4]~q\);

-- Location: FF_X65_Y7_N32
\reg_file|registers[31][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[4]~4_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[31][4]~q\);

-- Location: LABCELL_X56_Y9_N39
\sreaddata2_IDEX~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~47_combout\ = ( sinstruction_IFID(18) & ( \reg_file|registers[31][4]~q\ & ( (sinstruction_IFID(19)) # (\reg_file|registers[23][4]~q\) ) ) ) # ( !sinstruction_IFID(18) & ( \reg_file|registers[31][4]~q\ & ( (!sinstruction_IFID(19) & 
-- ((\reg_file|registers[19][4]~q\))) # (sinstruction_IFID(19) & (\reg_file|registers[27][4]~q\)) ) ) ) # ( sinstruction_IFID(18) & ( !\reg_file|registers[31][4]~q\ & ( (\reg_file|registers[23][4]~q\ & !sinstruction_IFID(19)) ) ) ) # ( !sinstruction_IFID(18) 
-- & ( !\reg_file|registers[31][4]~q\ & ( (!sinstruction_IFID(19) & ((\reg_file|registers[19][4]~q\))) # (sinstruction_IFID(19) & (\reg_file|registers[27][4]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011010101010000000000001111001100110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[23][4]~q\,
	datab => \reg_file|ALT_INV_registers[27][4]~q\,
	datac => \reg_file|ALT_INV_registers[19][4]~q\,
	datad => ALT_INV_sinstruction_IFID(19),
	datae => ALT_INV_sinstruction_IFID(18),
	dataf => \reg_file|ALT_INV_registers[31][4]~q\,
	combout => \sreaddata2_IDEX~47_combout\);

-- Location: LABCELL_X68_Y13_N9
\reg_file|registers[30][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[30][4]~feeder_combout\ = ( \mux_jal|output[4]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[4]~4_combout\,
	combout => \reg_file|registers[30][4]~feeder_combout\);

-- Location: FF_X68_Y13_N10
\reg_file|registers[30][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[30][4]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[30][4]~q\);

-- Location: LABCELL_X68_Y13_N15
\reg_file|registers[26][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[26][4]~feeder_combout\ = ( \mux_jal|output[4]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[4]~4_combout\,
	combout => \reg_file|registers[26][4]~feeder_combout\);

-- Location: FF_X68_Y13_N17
\reg_file|registers[26][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[26][4]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[26][4]~q\);

-- Location: LABCELL_X67_Y11_N30
\reg_file|registers[22][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[22][4]~feeder_combout\ = ( \mux_jal|output[4]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[4]~4_combout\,
	combout => \reg_file|registers[22][4]~feeder_combout\);

-- Location: FF_X67_Y11_N31
\reg_file|registers[22][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[22][4]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[22][4]~q\);

-- Location: FF_X68_Y9_N37
\reg_file|registers[18][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[4]~4_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[18][4]~q\);

-- Location: LABCELL_X68_Y13_N36
\sreaddata2_IDEX~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~46_combout\ = ( sinstruction_IFID(18) & ( sinstruction_IFID(19) & ( \reg_file|registers[30][4]~q\ ) ) ) # ( !sinstruction_IFID(18) & ( sinstruction_IFID(19) & ( \reg_file|registers[26][4]~q\ ) ) ) # ( sinstruction_IFID(18) & ( 
-- !sinstruction_IFID(19) & ( \reg_file|registers[22][4]~q\ ) ) ) # ( !sinstruction_IFID(18) & ( !sinstruction_IFID(19) & ( \reg_file|registers[18][4]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[30][4]~q\,
	datab => \reg_file|ALT_INV_registers[26][4]~q\,
	datac => \reg_file|ALT_INV_registers[22][4]~q\,
	datad => \reg_file|ALT_INV_registers[18][4]~q\,
	datae => ALT_INV_sinstruction_IFID(18),
	dataf => ALT_INV_sinstruction_IFID(19),
	combout => \sreaddata2_IDEX~46_combout\);

-- Location: LABCELL_X63_Y7_N12
\sreaddata2_IDEX~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~48_combout\ = ( \sreaddata2_IDEX~47_combout\ & ( \sreaddata2_IDEX~46_combout\ & ( ((!sinstruction_IFID(16) & ((\sreaddata2_IDEX~44_combout\))) # (sinstruction_IFID(16) & (\sreaddata2_IDEX~45_combout\))) # (sinstruction_IFID(17)) ) ) ) # ( 
-- !\sreaddata2_IDEX~47_combout\ & ( \sreaddata2_IDEX~46_combout\ & ( (!sinstruction_IFID(17) & ((!sinstruction_IFID(16) & ((\sreaddata2_IDEX~44_combout\))) # (sinstruction_IFID(16) & (\sreaddata2_IDEX~45_combout\)))) # (sinstruction_IFID(17) & 
-- (((!sinstruction_IFID(16))))) ) ) ) # ( \sreaddata2_IDEX~47_combout\ & ( !\sreaddata2_IDEX~46_combout\ & ( (!sinstruction_IFID(17) & ((!sinstruction_IFID(16) & ((\sreaddata2_IDEX~44_combout\))) # (sinstruction_IFID(16) & (\sreaddata2_IDEX~45_combout\)))) 
-- # (sinstruction_IFID(17) & (((sinstruction_IFID(16))))) ) ) ) # ( !\sreaddata2_IDEX~47_combout\ & ( !\sreaddata2_IDEX~46_combout\ & ( (!sinstruction_IFID(17) & ((!sinstruction_IFID(16) & ((\sreaddata2_IDEX~44_combout\))) # (sinstruction_IFID(16) & 
-- (\sreaddata2_IDEX~45_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010000001111010011101010010111100100101011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(17),
	datab => \ALT_INV_sreaddata2_IDEX~45_combout\,
	datac => ALT_INV_sinstruction_IFID(16),
	datad => \ALT_INV_sreaddata2_IDEX~44_combout\,
	datae => \ALT_INV_sreaddata2_IDEX~47_combout\,
	dataf => \ALT_INV_sreaddata2_IDEX~46_combout\,
	combout => \sreaddata2_IDEX~48_combout\);

-- Location: LABCELL_X63_Y7_N24
\sreaddata2_IDEX~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~54_combout\ = ( \sreaddata2_IDEX~53_combout\ & ( \sreaddata2_IDEX~48_combout\ ) ) # ( !\sreaddata2_IDEX~53_combout\ & ( \sreaddata2_IDEX~48_combout\ & ( \sinstruction_IFID[20]~DUPLICATE_q\ ) ) ) # ( \sreaddata2_IDEX~53_combout\ & ( 
-- !\sreaddata2_IDEX~48_combout\ & ( !\sinstruction_IFID[20]~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_sinstruction_IFID[20]~DUPLICATE_q\,
	datae => \ALT_INV_sreaddata2_IDEX~53_combout\,
	dataf => \ALT_INV_sreaddata2_IDEX~48_combout\,
	combout => \sreaddata2_IDEX~54_combout\);

-- Location: FF_X63_Y7_N26
\sreaddata2_IDEX[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sreaddata2_IDEX~54_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata2_IDEX(4));

-- Location: LABCELL_X71_Y9_N12
\mux_alu|output[4]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_alu|output[4]~11_combout\ = ( \forward|rd2_out[0]~2_combout\ & ( \mux_alu|output[17]~1_combout\ & ( \mux_jal|output[4]~4_combout\ ) ) ) # ( !\forward|rd2_out[0]~2_combout\ & ( \mux_alu|output[17]~1_combout\ & ( sreaddata2_IDEX(4) ) ) ) # ( 
-- \forward|rd2_out[0]~2_combout\ & ( !\mux_alu|output[17]~1_combout\ & ( \mux_jal|output[4]~4_combout\ ) ) ) # ( !\forward|rd2_out[0]~2_combout\ & ( !\mux_alu|output[17]~1_combout\ & ( salumainresult_EXMEM(4) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_salumainresult_EXMEM(4),
	datac => ALT_INV_sreaddata2_IDEX(4),
	datad => \mux_jal|ALT_INV_output[4]~4_combout\,
	datae => \forward|ALT_INV_rd2_out[0]~2_combout\,
	dataf => \mux_alu|ALT_INV_output[17]~1_combout\,
	combout => \mux_alu|output[4]~11_combout\);

-- Location: LABCELL_X77_Y9_N39
\alu_main|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Add0~9_sumout\ = SUM(( \forward|Mux29~0_combout\ ) + ( !salucontrol_IDEX(2) $ (((!\salusrc_IDEX~DUPLICATE_q\ & ((!\mux_alu|output[2]~7_combout\))) # (\salusrc_IDEX~DUPLICATE_q\ & (!sinstruction_IDEX(2))))) ) + ( \alu_main|Add0~6\ ))
-- \alu_main|Add0~10\ = CARRY(( \forward|Mux29~0_combout\ ) + ( !salucontrol_IDEX(2) $ (((!\salusrc_IDEX~DUPLICATE_q\ & ((!\mux_alu|output[2]~7_combout\))) # (\salusrc_IDEX~DUPLICATE_q\ & (!sinstruction_IDEX(2))))) ) + ( \alu_main|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010010110010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salucontrol_IDEX(2),
	datab => \ALT_INV_salusrc_IDEX~DUPLICATE_q\,
	datac => ALT_INV_sinstruction_IDEX(2),
	datad => \forward|ALT_INV_Mux29~0_combout\,
	dataf => \mux_alu|ALT_INV_output[2]~7_combout\,
	cin => \alu_main|Add0~6\,
	sumout => \alu_main|Add0~9_sumout\,
	cout => \alu_main|Add0~10\);

-- Location: LABCELL_X77_Y9_N42
\alu_main|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Add0~13_sumout\ = SUM(( !salucontrol_IDEX(2) $ (((!\salusrc_IDEX~DUPLICATE_q\ & ((!\mux_alu|output[3]~9_combout\))) # (\salusrc_IDEX~DUPLICATE_q\ & (!sinstruction_IDEX(3))))) ) + ( \forward|Mux28~0_combout\ ) + ( \alu_main|Add0~10\ ))
-- \alu_main|Add0~14\ = CARRY(( !salucontrol_IDEX(2) $ (((!\salusrc_IDEX~DUPLICATE_q\ & ((!\mux_alu|output[3]~9_combout\))) # (\salusrc_IDEX~DUPLICATE_q\ & (!sinstruction_IDEX(3))))) ) + ( \forward|Mux28~0_combout\ ) + ( \alu_main|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000101011010011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salucontrol_IDEX(2),
	datab => \ALT_INV_salusrc_IDEX~DUPLICATE_q\,
	datac => ALT_INV_sinstruction_IDEX(3),
	datad => \mux_alu|ALT_INV_output[3]~9_combout\,
	dataf => \forward|ALT_INV_Mux28~0_combout\,
	cin => \alu_main|Add0~10\,
	sumout => \alu_main|Add0~13_sumout\,
	cout => \alu_main|Add0~14\);

-- Location: LABCELL_X77_Y9_N45
\alu_main|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Add0~17_sumout\ = SUM(( \forward|Mux27~0_combout\ ) + ( !salucontrol_IDEX(2) $ (((!\salusrc_IDEX~DUPLICATE_q\ & ((!\mux_alu|output[4]~11_combout\))) # (\salusrc_IDEX~DUPLICATE_q\ & (!\sinstruction_IDEX[4]~DUPLICATE_q\)))) ) + ( 
-- \alu_main|Add0~14\ ))
-- \alu_main|Add0~18\ = CARRY(( \forward|Mux27~0_combout\ ) + ( !salucontrol_IDEX(2) $ (((!\salusrc_IDEX~DUPLICATE_q\ & ((!\mux_alu|output[4]~11_combout\))) # (\salusrc_IDEX~DUPLICATE_q\ & (!\sinstruction_IDEX[4]~DUPLICATE_q\)))) ) + ( \alu_main|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010010110010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salucontrol_IDEX(2),
	datab => \ALT_INV_salusrc_IDEX~DUPLICATE_q\,
	datac => \ALT_INV_sinstruction_IDEX[4]~DUPLICATE_q\,
	datad => \forward|ALT_INV_Mux27~0_combout\,
	dataf => \mux_alu|ALT_INV_output[4]~11_combout\,
	cin => \alu_main|Add0~14\,
	sumout => \alu_main|Add0~17_sumout\,
	cout => \alu_main|Add0~18\);

-- Location: LABCELL_X77_Y9_N48
\alu_main|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Add0~21_sumout\ = SUM(( !salucontrol_IDEX(2) $ (((!\salusrc_IDEX~DUPLICATE_q\ & ((!\mux_alu|output[5]~13_combout\))) # (\salusrc_IDEX~DUPLICATE_q\ & (!sinstruction_IDEX(5))))) ) + ( \forward|Mux26~0_combout\ ) + ( \alu_main|Add0~18\ ))
-- \alu_main|Add0~22\ = CARRY(( !salucontrol_IDEX(2) $ (((!\salusrc_IDEX~DUPLICATE_q\ & ((!\mux_alu|output[5]~13_combout\))) # (\salusrc_IDEX~DUPLICATE_q\ & (!sinstruction_IDEX(5))))) ) + ( \forward|Mux26~0_combout\ ) + ( \alu_main|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000101011010011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salucontrol_IDEX(2),
	datab => \ALT_INV_salusrc_IDEX~DUPLICATE_q\,
	datac => ALT_INV_sinstruction_IDEX(5),
	datad => \mux_alu|ALT_INV_output[5]~13_combout\,
	dataf => \forward|ALT_INV_Mux26~0_combout\,
	cin => \alu_main|Add0~18\,
	sumout => \alu_main|Add0~21_sumout\,
	cout => \alu_main|Add0~22\);

-- Location: LABCELL_X83_Y8_N9
\alu_main|Mux6~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux6~3_combout\ = ( !\forward|Mux25~0_combout\ & ( !\mux_alu|output[6]~16_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \forward|ALT_INV_Mux25~0_combout\,
	dataf => \mux_alu|ALT_INV_output[6]~16_combout\,
	combout => \alu_main|Mux6~3_combout\);

-- Location: LABCELL_X81_Y6_N45
\alu_main|Mux6~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux6~5_combout\ = ( \alu_main|ShiftLeft1~16_combout\ & ( (!\alu_main|Mux1~0_combout\ & ((!\alu_main|Mux1~1_combout\ & (\alu_main|Mux6~3_combout\)) # (\alu_main|Mux1~1_combout\ & ((\alu_main|ShiftLeft0~15_combout\))))) # 
-- (\alu_main|Mux1~0_combout\ & (((!\alu_main|Mux1~1_combout\)))) ) ) # ( !\alu_main|ShiftLeft1~16_combout\ & ( (!\alu_main|Mux1~0_combout\ & ((!\alu_main|Mux1~1_combout\ & (\alu_main|Mux6~3_combout\)) # (\alu_main|Mux1~1_combout\ & 
-- ((\alu_main|ShiftLeft0~15_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000001010001000100000101001110111000010100111011100001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux1~0_combout\,
	datab => \alu_main|ALT_INV_Mux6~3_combout\,
	datac => \alu_main|ALT_INV_ShiftLeft0~15_combout\,
	datad => \alu_main|ALT_INV_Mux1~1_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft1~16_combout\,
	combout => \alu_main|Mux6~5_combout\);

-- Location: LABCELL_X83_Y7_N6
\alu_main|ShiftRight0~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight0~24_combout\ = ( \mux_alu|output[6]~16_combout\ & ( \mux_alu|output[7]~18_combout\ & ( (!\sinstruction_IDEX[7]~DUPLICATE_q\) # ((!\sinstruction_IDEX[6]~DUPLICATE_q\ & (\mux_alu|output[8]~20_combout\)) # 
-- (\sinstruction_IDEX[6]~DUPLICATE_q\ & ((\mux_alu|output[9]~22_combout\)))) ) ) ) # ( !\mux_alu|output[6]~16_combout\ & ( \mux_alu|output[7]~18_combout\ & ( (!\sinstruction_IDEX[7]~DUPLICATE_q\ & (\sinstruction_IDEX[6]~DUPLICATE_q\)) # 
-- (\sinstruction_IDEX[7]~DUPLICATE_q\ & ((!\sinstruction_IDEX[6]~DUPLICATE_q\ & (\mux_alu|output[8]~20_combout\)) # (\sinstruction_IDEX[6]~DUPLICATE_q\ & ((\mux_alu|output[9]~22_combout\))))) ) ) ) # ( \mux_alu|output[6]~16_combout\ & ( 
-- !\mux_alu|output[7]~18_combout\ & ( (!\sinstruction_IDEX[7]~DUPLICATE_q\ & (!\sinstruction_IDEX[6]~DUPLICATE_q\)) # (\sinstruction_IDEX[7]~DUPLICATE_q\ & ((!\sinstruction_IDEX[6]~DUPLICATE_q\ & (\mux_alu|output[8]~20_combout\)) # 
-- (\sinstruction_IDEX[6]~DUPLICATE_q\ & ((\mux_alu|output[9]~22_combout\))))) ) ) ) # ( !\mux_alu|output[6]~16_combout\ & ( !\mux_alu|output[7]~18_combout\ & ( (\sinstruction_IDEX[7]~DUPLICATE_q\ & ((!\sinstruction_IDEX[6]~DUPLICATE_q\ & 
-- (\mux_alu|output[8]~20_combout\)) # (\sinstruction_IDEX[6]~DUPLICATE_q\ & ((\mux_alu|output[9]~22_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101100011001001110100100110001101111010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IDEX[7]~DUPLICATE_q\,
	datab => \ALT_INV_sinstruction_IDEX[6]~DUPLICATE_q\,
	datac => \mux_alu|ALT_INV_output[8]~20_combout\,
	datad => \mux_alu|ALT_INV_output[9]~22_combout\,
	datae => \mux_alu|ALT_INV_output[6]~16_combout\,
	dataf => \mux_alu|ALT_INV_output[7]~18_combout\,
	combout => \alu_main|ShiftRight0~24_combout\);

-- Location: MLABCELL_X82_Y6_N42
\alu_main|Mux6~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux6~2_combout\ = ( \alu_main|ShiftRight0~23_combout\ & ( \alu_main|ShiftRight0~25_combout\ & ( (!\sinstruction_IDEX[9]~DUPLICATE_q\ & (((\sinstruction_IDEX[8]~DUPLICATE_q\) # (\alu_main|ShiftRight0~24_combout\)))) # 
-- (\sinstruction_IDEX[9]~DUPLICATE_q\ & (((!\sinstruction_IDEX[8]~DUPLICATE_q\)) # (\alu_main|ShiftRight0~18_combout\))) ) ) ) # ( !\alu_main|ShiftRight0~23_combout\ & ( \alu_main|ShiftRight0~25_combout\ & ( (!\sinstruction_IDEX[9]~DUPLICATE_q\ & 
-- (((\alu_main|ShiftRight0~24_combout\ & !\sinstruction_IDEX[8]~DUPLICATE_q\)))) # (\sinstruction_IDEX[9]~DUPLICATE_q\ & (((!\sinstruction_IDEX[8]~DUPLICATE_q\)) # (\alu_main|ShiftRight0~18_combout\))) ) ) ) # ( \alu_main|ShiftRight0~23_combout\ & ( 
-- !\alu_main|ShiftRight0~25_combout\ & ( (!\sinstruction_IDEX[9]~DUPLICATE_q\ & (((\sinstruction_IDEX[8]~DUPLICATE_q\) # (\alu_main|ShiftRight0~24_combout\)))) # (\sinstruction_IDEX[9]~DUPLICATE_q\ & (\alu_main|ShiftRight0~18_combout\ & 
-- ((\sinstruction_IDEX[8]~DUPLICATE_q\)))) ) ) ) # ( !\alu_main|ShiftRight0~23_combout\ & ( !\alu_main|ShiftRight0~25_combout\ & ( (!\sinstruction_IDEX[9]~DUPLICATE_q\ & (((\alu_main|ShiftRight0~24_combout\ & !\sinstruction_IDEX[8]~DUPLICATE_q\)))) # 
-- (\sinstruction_IDEX[9]~DUPLICATE_q\ & (\alu_main|ShiftRight0~18_combout\ & ((\sinstruction_IDEX[8]~DUPLICATE_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000010001000010101011101101011111000100010101111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IDEX[9]~DUPLICATE_q\,
	datab => \alu_main|ALT_INV_ShiftRight0~18_combout\,
	datac => \alu_main|ALT_INV_ShiftRight0~24_combout\,
	datad => \ALT_INV_sinstruction_IDEX[8]~DUPLICATE_q\,
	datae => \alu_main|ALT_INV_ShiftRight0~23_combout\,
	dataf => \alu_main|ALT_INV_ShiftRight0~25_combout\,
	combout => \alu_main|Mux6~2_combout\);

-- Location: LABCELL_X77_Y6_N0
\alu_main|ShiftRight1~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight1~24_combout\ = ( \mux_alu|output[9]~22_combout\ & ( \mux_alu|output[7]~18_combout\ & ( ((!\forward|Mux30~0_combout\ & (\mux_alu|output[6]~16_combout\)) # (\forward|Mux30~0_combout\ & ((\mux_alu|output[8]~20_combout\)))) # 
-- (\forward|Mux31~0_combout\) ) ) ) # ( !\mux_alu|output[9]~22_combout\ & ( \mux_alu|output[7]~18_combout\ & ( (!\forward|Mux31~0_combout\ & ((!\forward|Mux30~0_combout\ & (\mux_alu|output[6]~16_combout\)) # (\forward|Mux30~0_combout\ & 
-- ((\mux_alu|output[8]~20_combout\))))) # (\forward|Mux31~0_combout\ & (!\forward|Mux30~0_combout\)) ) ) ) # ( \mux_alu|output[9]~22_combout\ & ( !\mux_alu|output[7]~18_combout\ & ( (!\forward|Mux31~0_combout\ & ((!\forward|Mux30~0_combout\ & 
-- (\mux_alu|output[6]~16_combout\)) # (\forward|Mux30~0_combout\ & ((\mux_alu|output[8]~20_combout\))))) # (\forward|Mux31~0_combout\ & (\forward|Mux30~0_combout\)) ) ) ) # ( !\mux_alu|output[9]~22_combout\ & ( !\mux_alu|output[7]~18_combout\ & ( 
-- (!\forward|Mux31~0_combout\ & ((!\forward|Mux30~0_combout\ & (\mux_alu|output[6]~16_combout\)) # (\forward|Mux30~0_combout\ & ((\mux_alu|output[8]~20_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000110010011101101001100011011100101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux31~0_combout\,
	datab => \forward|ALT_INV_Mux30~0_combout\,
	datac => \mux_alu|ALT_INV_output[6]~16_combout\,
	datad => \mux_alu|ALT_INV_output[8]~20_combout\,
	datae => \mux_alu|ALT_INV_output[9]~22_combout\,
	dataf => \mux_alu|ALT_INV_output[7]~18_combout\,
	combout => \alu_main|ShiftRight1~24_combout\);

-- Location: LABCELL_X77_Y6_N54
\alu_main|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux6~0_combout\ = ( \alu_main|ShiftRight1~24_combout\ & ( \alu_main|ShiftRight1~23_combout\ & ( (!\forward|Mux28~0_combout\) # ((!\forward|Mux29~0_combout\ & ((\alu_main|ShiftRight1~25_combout\))) # (\forward|Mux29~0_combout\ & 
-- (\alu_main|ShiftRight1~18_combout\))) ) ) ) # ( !\alu_main|ShiftRight1~24_combout\ & ( \alu_main|ShiftRight1~23_combout\ & ( (!\forward|Mux29~0_combout\ & (((\forward|Mux28~0_combout\ & \alu_main|ShiftRight1~25_combout\)))) # (\forward|Mux29~0_combout\ & 
-- (((!\forward|Mux28~0_combout\)) # (\alu_main|ShiftRight1~18_combout\))) ) ) ) # ( \alu_main|ShiftRight1~24_combout\ & ( !\alu_main|ShiftRight1~23_combout\ & ( (!\forward|Mux29~0_combout\ & (((!\forward|Mux28~0_combout\) # 
-- (\alu_main|ShiftRight1~25_combout\)))) # (\forward|Mux29~0_combout\ & (\alu_main|ShiftRight1~18_combout\ & (\forward|Mux28~0_combout\))) ) ) ) # ( !\alu_main|ShiftRight1~24_combout\ & ( !\alu_main|ShiftRight1~23_combout\ & ( (\forward|Mux28~0_combout\ & 
-- ((!\forward|Mux29~0_combout\ & ((\alu_main|ShiftRight1~25_combout\))) # (\forward|Mux29~0_combout\ & (\alu_main|ShiftRight1~18_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001011101000011010101101010001010110111111000111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux29~0_combout\,
	datab => \alu_main|ALT_INV_ShiftRight1~18_combout\,
	datac => \forward|ALT_INV_Mux28~0_combout\,
	datad => \alu_main|ALT_INV_ShiftRight1~25_combout\,
	datae => \alu_main|ALT_INV_ShiftRight1~24_combout\,
	dataf => \alu_main|ALT_INV_ShiftRight1~23_combout\,
	combout => \alu_main|Mux6~0_combout\);

-- Location: LABCELL_X81_Y6_N12
\alu_main|Mux6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux6~1_combout\ = ( \alu_main|ShiftRight0~36_combout\ & ( \alu_main|Mux6~0_combout\ & ( (!salucontrol_IDEX(1)) # ((!\alu_main|ShiftLeft1~6_combout\ & ((!\forward|Mux27~0_combout\) # (\alu_main|ShiftRight1~36_combout\)))) ) ) ) # ( 
-- !\alu_main|ShiftRight0~36_combout\ & ( \alu_main|Mux6~0_combout\ & ( (salucontrol_IDEX(1) & (!\alu_main|ShiftLeft1~6_combout\ & ((!\forward|Mux27~0_combout\) # (\alu_main|ShiftRight1~36_combout\)))) ) ) ) # ( \alu_main|ShiftRight0~36_combout\ & ( 
-- !\alu_main|Mux6~0_combout\ & ( (!salucontrol_IDEX(1)) # ((\forward|Mux27~0_combout\ & (!\alu_main|ShiftLeft1~6_combout\ & \alu_main|ShiftRight1~36_combout\))) ) ) ) # ( !\alu_main|ShiftRight0~36_combout\ & ( !\alu_main|Mux6~0_combout\ & ( 
-- (\forward|Mux27~0_combout\ & (salucontrol_IDEX(1) & (!\alu_main|ShiftLeft1~6_combout\ & \alu_main|ShiftRight1~36_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000110011001101110000100000001100001110110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux27~0_combout\,
	datab => ALT_INV_salucontrol_IDEX(1),
	datac => \alu_main|ALT_INV_ShiftLeft1~6_combout\,
	datad => \alu_main|ALT_INV_ShiftRight1~36_combout\,
	datae => \alu_main|ALT_INV_ShiftRight0~36_combout\,
	dataf => \alu_main|ALT_INV_Mux6~0_combout\,
	combout => \alu_main|Mux6~1_combout\);

-- Location: LABCELL_X81_Y6_N39
\alu_main|Mux6~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux6~4_combout\ = ( \alu_main|Mux6~1_combout\ & ( (!\alu_main|Mux12~0_combout\ & (((\alu_main|Mux12~1_combout\ & \alu_main|Mux6~2_combout\)))) # (\alu_main|Mux12~0_combout\ & ((!\alu_main|Mux6~3_combout\) # ((!\alu_main|Mux12~1_combout\)))) ) ) 
-- # ( !\alu_main|Mux6~1_combout\ & ( (\alu_main|Mux12~1_combout\ & ((!\alu_main|Mux12~0_combout\ & ((\alu_main|Mux6~2_combout\))) # (\alu_main|Mux12~0_combout\ & (!\alu_main|Mux6~3_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000001110000001000000111001010100010111100101010001011110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux12~0_combout\,
	datab => \alu_main|ALT_INV_Mux6~3_combout\,
	datac => \alu_main|ALT_INV_Mux12~1_combout\,
	datad => \alu_main|ALT_INV_Mux6~2_combout\,
	dataf => \alu_main|ALT_INV_Mux6~1_combout\,
	combout => \alu_main|Mux6~4_combout\);

-- Location: LABCELL_X81_Y6_N48
\alu_main|Mux6~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux6~6_combout\ = ( \alu_main|Mux6~5_combout\ & ( \alu_main|Mux6~4_combout\ & ( (!\alu_main|Mux28~0_combout\) # ((!\alu_main|Mux12~2_combout\ & (\alu_main|Result~2_combout\)) # (\alu_main|Mux12~2_combout\ & ((\alu_main|Add0~25_sumout\)))) ) ) ) 
-- # ( !\alu_main|Mux6~5_combout\ & ( \alu_main|Mux6~4_combout\ & ( (!\alu_main|Mux12~2_combout\ & (((!\alu_main|Mux28~0_combout\)) # (\alu_main|Result~2_combout\))) # (\alu_main|Mux12~2_combout\ & (((\alu_main|Add0~25_sumout\ & 
-- \alu_main|Mux28~0_combout\)))) ) ) ) # ( \alu_main|Mux6~5_combout\ & ( !\alu_main|Mux6~4_combout\ & ( (!\alu_main|Mux12~2_combout\ & (\alu_main|Result~2_combout\ & ((\alu_main|Mux28~0_combout\)))) # (\alu_main|Mux12~2_combout\ & 
-- (((!\alu_main|Mux28~0_combout\) # (\alu_main|Add0~25_sumout\)))) ) ) ) # ( !\alu_main|Mux6~5_combout\ & ( !\alu_main|Mux6~4_combout\ & ( (\alu_main|Mux28~0_combout\ & ((!\alu_main|Mux12~2_combout\ & (\alu_main|Result~2_combout\)) # 
-- (\alu_main|Mux12~2_combout\ & ((\alu_main|Add0~25_sumout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010011000011110101001111110000010100111111111101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Result~2_combout\,
	datab => \alu_main|ALT_INV_Add0~25_sumout\,
	datac => \alu_main|ALT_INV_Mux12~2_combout\,
	datad => \alu_main|ALT_INV_Mux28~0_combout\,
	datae => \alu_main|ALT_INV_Mux6~5_combout\,
	dataf => \alu_main|ALT_INV_Mux6~4_combout\,
	combout => \alu_main|Mux6~6_combout\);

-- Location: LABCELL_X81_Y6_N9
\alu_main|Result[6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Result\(6) = ( \alu_main|Mux6~6_combout\ & ( (!\alu_main|Mux32~0_combout\) # (\alu_main|Result\(6)) ) ) # ( !\alu_main|Mux6~6_combout\ & ( (\alu_main|Result\(6) & \alu_main|Mux32~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \alu_main|ALT_INV_Result\(6),
	datad => \alu_main|ALT_INV_Mux32~0_combout\,
	dataf => \alu_main|ALT_INV_Mux6~6_combout\,
	combout => \alu_main|Result\(6));

-- Location: FF_X79_Y8_N11
\salumainresult_EXMEM[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \alu_main|Result\(6),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => salumainresult_EXMEM(6));

-- Location: FF_X75_Y7_N4
\smemreaddata_MEMWB[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \mem|altsyncram_component|auto_generated|q_a\(5),
	sclr => \process_8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => smemreaddata_MEMWB(5));

-- Location: LABCELL_X74_Y7_N36
\mux_jal|output[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_jal|output[5]~5_combout\ = ( \smemtoreg_MEMWB~DUPLICATE_q\ & ( (!\sjal_MEMWB~q\ & ((smemreaddata_MEMWB(5)))) # (\sjal_MEMWB~q\ & (spc_MEMWB(5))) ) ) # ( !\smemtoreg_MEMWB~DUPLICATE_q\ & ( (!\sjal_MEMWB~q\ & (salumainresult_MEMWB(5))) # 
-- (\sjal_MEMWB~q\ & ((spc_MEMWB(5)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011010101010011001100001111001100110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salumainresult_MEMWB(5),
	datab => ALT_INV_spc_MEMWB(5),
	datac => ALT_INV_smemreaddata_MEMWB(5),
	datad => \ALT_INV_sjal_MEMWB~q\,
	dataf => \ALT_INV_smemtoreg_MEMWB~DUPLICATE_q\,
	combout => \mux_jal|output[5]~5_combout\);

-- Location: FF_X61_Y9_N14
\reg_file|registers[13][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[5]~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[13][5]~q\);

-- Location: LABCELL_X62_Y7_N48
\reg_file|registers[12][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[12][5]~feeder_combout\ = ( \mux_jal|output[5]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[5]~5_combout\,
	combout => \reg_file|registers[12][5]~feeder_combout\);

-- Location: FF_X62_Y7_N49
\reg_file|registers[12][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[12][5]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[12][5]~q\);

-- Location: FF_X66_Y9_N55
\reg_file|registers[14][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[5]~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[14][5]~q\);

-- Location: FF_X63_Y6_N37
\reg_file|registers[15][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[5]~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[15][5]~q\);

-- Location: LABCELL_X66_Y9_N54
\sreaddata2_IDEX~62\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~62_combout\ = ( \reg_file|registers[14][5]~q\ & ( \reg_file|registers[15][5]~q\ & ( ((!sinstruction_IFID(16) & ((\reg_file|registers[12][5]~q\))) # (sinstruction_IFID(16) & (\reg_file|registers[13][5]~q\))) # (sinstruction_IFID(17)) ) ) ) 
-- # ( !\reg_file|registers[14][5]~q\ & ( \reg_file|registers[15][5]~q\ & ( (!sinstruction_IFID(16) & (((\reg_file|registers[12][5]~q\ & !sinstruction_IFID(17))))) # (sinstruction_IFID(16) & (((sinstruction_IFID(17))) # (\reg_file|registers[13][5]~q\))) ) ) 
-- ) # ( \reg_file|registers[14][5]~q\ & ( !\reg_file|registers[15][5]~q\ & ( (!sinstruction_IFID(16) & (((sinstruction_IFID(17)) # (\reg_file|registers[12][5]~q\)))) # (sinstruction_IFID(16) & (\reg_file|registers[13][5]~q\ & ((!sinstruction_IFID(17))))) ) 
-- ) ) # ( !\reg_file|registers[14][5]~q\ & ( !\reg_file|registers[15][5]~q\ & ( (!sinstruction_IFID(17) & ((!sinstruction_IFID(16) & ((\reg_file|registers[12][5]~q\))) # (sinstruction_IFID(16) & (\reg_file|registers[13][5]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100000000000110111010101000011011010101010001101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(16),
	datab => \reg_file|ALT_INV_registers[13][5]~q\,
	datac => \reg_file|ALT_INV_registers[12][5]~q\,
	datad => ALT_INV_sinstruction_IFID(17),
	datae => \reg_file|ALT_INV_registers[14][5]~q\,
	dataf => \reg_file|ALT_INV_registers[15][5]~q\,
	combout => \sreaddata2_IDEX~62_combout\);

-- Location: FF_X63_Y12_N56
\reg_file|registers[10][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[5]~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[10][5]~q\);

-- Location: LABCELL_X63_Y12_N0
\reg_file|registers[9][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[9][5]~feeder_combout\ = ( \mux_jal|output[5]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[5]~5_combout\,
	combout => \reg_file|registers[9][5]~feeder_combout\);

-- Location: FF_X63_Y12_N2
\reg_file|registers[9][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[9][5]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[9][5]~q\);

-- Location: LABCELL_X63_Y10_N3
\reg_file|registers[8][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[8][5]~feeder_combout\ = ( \mux_jal|output[5]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[5]~5_combout\,
	combout => \reg_file|registers[8][5]~feeder_combout\);

-- Location: FF_X63_Y10_N5
\reg_file|registers[8][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[8][5]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[8][5]~q\);

-- Location: FF_X65_Y10_N37
\reg_file|registers[11][5]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[5]~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[11][5]~DUPLICATE_q\);

-- Location: LABCELL_X63_Y12_N36
\sreaddata2_IDEX~60\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~60_combout\ = ( \reg_file|registers[8][5]~q\ & ( \reg_file|registers[11][5]~DUPLICATE_q\ & ( (!sinstruction_IFID(17) & (((!sinstruction_IFID(16)) # (\reg_file|registers[9][5]~q\)))) # (sinstruction_IFID(17) & (((sinstruction_IFID(16))) # 
-- (\reg_file|registers[10][5]~q\))) ) ) ) # ( !\reg_file|registers[8][5]~q\ & ( \reg_file|registers[11][5]~DUPLICATE_q\ & ( (!sinstruction_IFID(17) & (((\reg_file|registers[9][5]~q\ & sinstruction_IFID(16))))) # (sinstruction_IFID(17) & 
-- (((sinstruction_IFID(16))) # (\reg_file|registers[10][5]~q\))) ) ) ) # ( \reg_file|registers[8][5]~q\ & ( !\reg_file|registers[11][5]~DUPLICATE_q\ & ( (!sinstruction_IFID(17) & (((!sinstruction_IFID(16)) # (\reg_file|registers[9][5]~q\)))) # 
-- (sinstruction_IFID(17) & (\reg_file|registers[10][5]~q\ & ((!sinstruction_IFID(16))))) ) ) ) # ( !\reg_file|registers[8][5]~q\ & ( !\reg_file|registers[11][5]~DUPLICATE_q\ & ( (!sinstruction_IFID(17) & (((\reg_file|registers[9][5]~q\ & 
-- sinstruction_IFID(16))))) # (sinstruction_IFID(17) & (\reg_file|registers[10][5]~q\ & ((!sinstruction_IFID(16))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001100110111010000110000010001001111111101110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[10][5]~q\,
	datab => ALT_INV_sinstruction_IFID(17),
	datac => \reg_file|ALT_INV_registers[9][5]~q\,
	datad => ALT_INV_sinstruction_IFID(16),
	datae => \reg_file|ALT_INV_registers[8][5]~q\,
	dataf => \reg_file|ALT_INV_registers[11][5]~DUPLICATE_q\,
	combout => \sreaddata2_IDEX~60_combout\);

-- Location: FF_X70_Y6_N23
\reg_file|registers[5][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[5]~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[5][5]~q\);

-- Location: LABCELL_X71_Y5_N9
\reg_file|registers[4][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[4][5]~feeder_combout\ = ( \mux_jal|output[5]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[5]~5_combout\,
	combout => \reg_file|registers[4][5]~feeder_combout\);

-- Location: FF_X71_Y5_N10
\reg_file|registers[4][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[4][5]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[4][5]~q\);

-- Location: FF_X70_Y6_N2
\reg_file|registers[6][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[5]~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[6][5]~q\);

-- Location: FF_X72_Y9_N2
\reg_file|registers[7][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[5]~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[7][5]~q\);

-- Location: LABCELL_X70_Y6_N36
\sreaddata2_IDEX~63\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~63_combout\ = ( \reg_file|registers[6][5]~q\ & ( \reg_file|registers[7][5]~q\ & ( ((!sinstruction_IFID(16) & ((\reg_file|registers[4][5]~q\))) # (sinstruction_IFID(16) & (\reg_file|registers[5][5]~q\))) # (sinstruction_IFID(17)) ) ) ) # ( 
-- !\reg_file|registers[6][5]~q\ & ( \reg_file|registers[7][5]~q\ & ( (!sinstruction_IFID(16) & (((!sinstruction_IFID(17) & \reg_file|registers[4][5]~q\)))) # (sinstruction_IFID(16) & (((sinstruction_IFID(17))) # (\reg_file|registers[5][5]~q\))) ) ) ) # ( 
-- \reg_file|registers[6][5]~q\ & ( !\reg_file|registers[7][5]~q\ & ( (!sinstruction_IFID(16) & (((\reg_file|registers[4][5]~q\) # (sinstruction_IFID(17))))) # (sinstruction_IFID(16) & (\reg_file|registers[5][5]~q\ & (!sinstruction_IFID(17)))) ) ) ) # ( 
-- !\reg_file|registers[6][5]~q\ & ( !\reg_file|registers[7][5]~q\ & ( (!sinstruction_IFID(17) & ((!sinstruction_IFID(16) & ((\reg_file|registers[4][5]~q\))) # (sinstruction_IFID(16) & (\reg_file|registers[5][5]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000111001101110000010011110100110001111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[5][5]~q\,
	datab => ALT_INV_sinstruction_IFID(16),
	datac => ALT_INV_sinstruction_IFID(17),
	datad => \reg_file|ALT_INV_registers[4][5]~q\,
	datae => \reg_file|ALT_INV_registers[6][5]~q\,
	dataf => \reg_file|ALT_INV_registers[7][5]~q\,
	combout => \sreaddata2_IDEX~63_combout\);

-- Location: LABCELL_X63_Y6_N48
\reg_file|registers[0][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[0][5]~feeder_combout\ = ( \mux_jal|output[5]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[5]~5_combout\,
	combout => \reg_file|registers[0][5]~feeder_combout\);

-- Location: FF_X63_Y6_N49
\reg_file|registers[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[0][5]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[0][5]~q\);

-- Location: FF_X65_Y10_N35
\reg_file|registers[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[5]~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[2][5]~q\);

-- Location: MLABCELL_X65_Y11_N54
\reg_file|registers[1][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[1][5]~feeder_combout\ = ( \mux_jal|output[5]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[5]~5_combout\,
	combout => \reg_file|registers[1][5]~feeder_combout\);

-- Location: FF_X65_Y11_N56
\reg_file|registers[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[1][5]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[1][5]~q\);

-- Location: FF_X63_Y6_N31
\reg_file|registers[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[5]~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[3][5]~q\);

-- Location: MLABCELL_X65_Y11_N39
\sreaddata2_IDEX~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~61_combout\ = ( \reg_file|registers[1][5]~q\ & ( \reg_file|registers[3][5]~q\ & ( ((!sinstruction_IFID(17) & (\reg_file|registers[0][5]~q\)) # (sinstruction_IFID(17) & ((\reg_file|registers[2][5]~q\)))) # (sinstruction_IFID(16)) ) ) ) # ( 
-- !\reg_file|registers[1][5]~q\ & ( \reg_file|registers[3][5]~q\ & ( (!sinstruction_IFID(16) & ((!sinstruction_IFID(17) & (\reg_file|registers[0][5]~q\)) # (sinstruction_IFID(17) & ((\reg_file|registers[2][5]~q\))))) # (sinstruction_IFID(16) & 
-- (((sinstruction_IFID(17))))) ) ) ) # ( \reg_file|registers[1][5]~q\ & ( !\reg_file|registers[3][5]~q\ & ( (!sinstruction_IFID(16) & ((!sinstruction_IFID(17) & (\reg_file|registers[0][5]~q\)) # (sinstruction_IFID(17) & ((\reg_file|registers[2][5]~q\))))) # 
-- (sinstruction_IFID(16) & (((!sinstruction_IFID(17))))) ) ) ) # ( !\reg_file|registers[1][5]~q\ & ( !\reg_file|registers[3][5]~q\ & ( (!sinstruction_IFID(16) & ((!sinstruction_IFID(17) & (\reg_file|registers[0][5]~q\)) # (sinstruction_IFID(17) & 
-- ((\reg_file|registers[2][5]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000001010011101110000101000100010010111110111011101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(16),
	datab => \reg_file|ALT_INV_registers[0][5]~q\,
	datac => \reg_file|ALT_INV_registers[2][5]~q\,
	datad => ALT_INV_sinstruction_IFID(17),
	datae => \reg_file|ALT_INV_registers[1][5]~q\,
	dataf => \reg_file|ALT_INV_registers[3][5]~q\,
	combout => \sreaddata2_IDEX~61_combout\);

-- Location: LABCELL_X71_Y11_N48
\sreaddata2_IDEX~64\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~64_combout\ = ( \sinstruction_IFID[18]~DUPLICATE_q\ & ( \sreaddata2_IDEX~61_combout\ & ( (!sinstruction_IFID(19) & ((\sreaddata2_IDEX~63_combout\))) # (sinstruction_IFID(19) & (\sreaddata2_IDEX~62_combout\)) ) ) ) # ( 
-- !\sinstruction_IFID[18]~DUPLICATE_q\ & ( \sreaddata2_IDEX~61_combout\ & ( (!sinstruction_IFID(19)) # (\sreaddata2_IDEX~60_combout\) ) ) ) # ( \sinstruction_IFID[18]~DUPLICATE_q\ & ( !\sreaddata2_IDEX~61_combout\ & ( (!sinstruction_IFID(19) & 
-- ((\sreaddata2_IDEX~63_combout\))) # (sinstruction_IFID(19) & (\sreaddata2_IDEX~62_combout\)) ) ) ) # ( !\sinstruction_IFID[18]~DUPLICATE_q\ & ( !\sreaddata2_IDEX~61_combout\ & ( (sinstruction_IFID(19) & \sreaddata2_IDEX~60_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000100011101110111001111110011110001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sreaddata2_IDEX~62_combout\,
	datab => ALT_INV_sinstruction_IFID(19),
	datac => \ALT_INV_sreaddata2_IDEX~60_combout\,
	datad => \ALT_INV_sreaddata2_IDEX~63_combout\,
	datae => \ALT_INV_sinstruction_IFID[18]~DUPLICATE_q\,
	dataf => \ALT_INV_sreaddata2_IDEX~61_combout\,
	combout => \sreaddata2_IDEX~64_combout\);

-- Location: FF_X66_Y5_N16
\reg_file|registers[28][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[5]~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[28][5]~q\);

-- Location: FF_X65_Y5_N32
\reg_file|registers[20][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[5]~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[20][5]~q\);

-- Location: FF_X65_Y5_N14
\reg_file|registers[16][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[5]~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[16][5]~q\);

-- Location: FF_X65_Y5_N49
\reg_file|registers[24][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[5]~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[24][5]~q\);

-- Location: MLABCELL_X65_Y5_N42
\sreaddata2_IDEX~55\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~55_combout\ = ( \reg_file|registers[24][5]~q\ & ( sinstruction_IFID(19) & ( (!sinstruction_IFID(18)) # (\reg_file|registers[28][5]~q\) ) ) ) # ( !\reg_file|registers[24][5]~q\ & ( sinstruction_IFID(19) & ( (\reg_file|registers[28][5]~q\ & 
-- sinstruction_IFID(18)) ) ) ) # ( \reg_file|registers[24][5]~q\ & ( !sinstruction_IFID(19) & ( (!sinstruction_IFID(18) & ((\reg_file|registers[16][5]~q\))) # (sinstruction_IFID(18) & (\reg_file|registers[20][5]~q\)) ) ) ) # ( !\reg_file|registers[24][5]~q\ 
-- & ( !sinstruction_IFID(19) & ( (!sinstruction_IFID(18) & ((\reg_file|registers[16][5]~q\))) # (sinstruction_IFID(18) & (\reg_file|registers[20][5]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000111111001100000101000001011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[28][5]~q\,
	datab => \reg_file|ALT_INV_registers[20][5]~q\,
	datac => ALT_INV_sinstruction_IFID(18),
	datad => \reg_file|ALT_INV_registers[16][5]~q\,
	datae => \reg_file|ALT_INV_registers[24][5]~q\,
	dataf => ALT_INV_sinstruction_IFID(19),
	combout => \sreaddata2_IDEX~55_combout\);

-- Location: FF_X60_Y11_N25
\reg_file|registers[30][5]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[5]~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[30][5]~DUPLICATE_q\);

-- Location: FF_X66_Y11_N29
\reg_file|registers[18][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[5]~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[18][5]~q\);

-- Location: LABCELL_X66_Y11_N48
\reg_file|registers[26][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[26][5]~feeder_combout\ = ( \mux_jal|output[5]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[5]~5_combout\,
	combout => \reg_file|registers[26][5]~feeder_combout\);

-- Location: FF_X66_Y11_N49
\reg_file|registers[26][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[26][5]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[26][5]~q\);

-- Location: LABCELL_X66_Y11_N33
\reg_file|registers[22][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[22][5]~feeder_combout\ = ( \mux_jal|output[5]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[5]~5_combout\,
	combout => \reg_file|registers[22][5]~feeder_combout\);

-- Location: FF_X66_Y11_N35
\reg_file|registers[22][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[22][5]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[22][5]~q\);

-- Location: LABCELL_X66_Y11_N24
\sreaddata2_IDEX~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~57_combout\ = ( \sinstruction_IFID[18]~DUPLICATE_q\ & ( \reg_file|registers[22][5]~q\ & ( (!sinstruction_IFID(19)) # (\reg_file|registers[30][5]~DUPLICATE_q\) ) ) ) # ( !\sinstruction_IFID[18]~DUPLICATE_q\ & ( 
-- \reg_file|registers[22][5]~q\ & ( (!sinstruction_IFID(19) & (\reg_file|registers[18][5]~q\)) # (sinstruction_IFID(19) & ((\reg_file|registers[26][5]~q\))) ) ) ) # ( \sinstruction_IFID[18]~DUPLICATE_q\ & ( !\reg_file|registers[22][5]~q\ & ( 
-- (\reg_file|registers[30][5]~DUPLICATE_q\ & sinstruction_IFID(19)) ) ) ) # ( !\sinstruction_IFID[18]~DUPLICATE_q\ & ( !\reg_file|registers[22][5]~q\ & ( (!sinstruction_IFID(19) & (\reg_file|registers[18][5]~q\)) # (sinstruction_IFID(19) & 
-- ((\reg_file|registers[26][5]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000100010001000100001100001111111101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[30][5]~DUPLICATE_q\,
	datab => ALT_INV_sinstruction_IFID(19),
	datac => \reg_file|ALT_INV_registers[18][5]~q\,
	datad => \reg_file|ALT_INV_registers[26][5]~q\,
	datae => \ALT_INV_sinstruction_IFID[18]~DUPLICATE_q\,
	dataf => \reg_file|ALT_INV_registers[22][5]~q\,
	combout => \sreaddata2_IDEX~57_combout\);

-- Location: MLABCELL_X59_Y11_N33
\reg_file|registers[23][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[23][5]~feeder_combout\ = ( \mux_jal|output[5]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[5]~5_combout\,
	combout => \reg_file|registers[23][5]~feeder_combout\);

-- Location: FF_X59_Y11_N35
\reg_file|registers[23][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[23][5]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[23][5]~q\);

-- Location: MLABCELL_X59_Y11_N27
\reg_file|registers[19][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[19][5]~feeder_combout\ = ( \mux_jal|output[5]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[5]~5_combout\,
	combout => \reg_file|registers[19][5]~feeder_combout\);

-- Location: FF_X59_Y11_N28
\reg_file|registers[19][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[19][5]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[19][5]~q\);

-- Location: LABCELL_X57_Y11_N36
\reg_file|registers[31][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[31][5]~feeder_combout\ = ( \mux_jal|output[5]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[5]~5_combout\,
	combout => \reg_file|registers[31][5]~feeder_combout\);

-- Location: FF_X57_Y11_N37
\reg_file|registers[31][5]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[31][5]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[31][5]~DUPLICATE_q\);

-- Location: MLABCELL_X59_Y11_N51
\reg_file|registers[27][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[27][5]~feeder_combout\ = ( \mux_jal|output[5]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[5]~5_combout\,
	combout => \reg_file|registers[27][5]~feeder_combout\);

-- Location: FF_X59_Y11_N52
\reg_file|registers[27][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[27][5]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[27][5]~q\);

-- Location: MLABCELL_X59_Y11_N42
\sreaddata2_IDEX~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~58_combout\ = ( sinstruction_IFID(19) & ( sinstruction_IFID(18) & ( \reg_file|registers[31][5]~DUPLICATE_q\ ) ) ) # ( !sinstruction_IFID(19) & ( sinstruction_IFID(18) & ( \reg_file|registers[23][5]~q\ ) ) ) # ( sinstruction_IFID(19) & ( 
-- !sinstruction_IFID(18) & ( \reg_file|registers[27][5]~q\ ) ) ) # ( !sinstruction_IFID(19) & ( !sinstruction_IFID(18) & ( \reg_file|registers[19][5]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[23][5]~q\,
	datab => \reg_file|ALT_INV_registers[19][5]~q\,
	datac => \reg_file|ALT_INV_registers[31][5]~DUPLICATE_q\,
	datad => \reg_file|ALT_INV_registers[27][5]~q\,
	datae => ALT_INV_sinstruction_IFID(19),
	dataf => ALT_INV_sinstruction_IFID(18),
	combout => \sreaddata2_IDEX~58_combout\);

-- Location: LABCELL_X66_Y12_N30
\reg_file|registers[29][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[29][5]~feeder_combout\ = ( \mux_jal|output[5]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[5]~5_combout\,
	combout => \reg_file|registers[29][5]~feeder_combout\);

-- Location: FF_X66_Y12_N32
\reg_file|registers[29][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[29][5]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[29][5]~q\);

-- Location: LABCELL_X71_Y12_N0
\reg_file|registers[17][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[17][5]~feeder_combout\ = ( \mux_jal|output[5]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[5]~5_combout\,
	combout => \reg_file|registers[17][5]~feeder_combout\);

-- Location: FF_X71_Y12_N2
\reg_file|registers[17][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[17][5]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[17][5]~q\);

-- Location: LABCELL_X67_Y8_N30
\reg_file|registers[25][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[25][5]~feeder_combout\ = ( \mux_jal|output[5]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[5]~5_combout\,
	combout => \reg_file|registers[25][5]~feeder_combout\);

-- Location: FF_X67_Y8_N32
\reg_file|registers[25][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[25][5]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[25][5]~q\);

-- Location: LABCELL_X61_Y7_N51
\reg_file|registers[21][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[21][5]~feeder_combout\ = ( \mux_jal|output[5]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[5]~5_combout\,
	combout => \reg_file|registers[21][5]~feeder_combout\);

-- Location: FF_X61_Y7_N52
\reg_file|registers[21][5]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[21][5]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[21][5]~DUPLICATE_q\);

-- Location: LABCELL_X71_Y12_N33
\sreaddata2_IDEX~56\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~56_combout\ = ( \reg_file|registers[25][5]~q\ & ( \reg_file|registers[21][5]~DUPLICATE_q\ & ( (!\sinstruction_IFID[18]~DUPLICATE_q\ & (((\reg_file|registers[17][5]~q\) # (sinstruction_IFID(19))))) # (\sinstruction_IFID[18]~DUPLICATE_q\ & 
-- (((!sinstruction_IFID(19))) # (\reg_file|registers[29][5]~q\))) ) ) ) # ( !\reg_file|registers[25][5]~q\ & ( \reg_file|registers[21][5]~DUPLICATE_q\ & ( (!\sinstruction_IFID[18]~DUPLICATE_q\ & (((!sinstruction_IFID(19) & \reg_file|registers[17][5]~q\)))) 
-- # (\sinstruction_IFID[18]~DUPLICATE_q\ & (((!sinstruction_IFID(19))) # (\reg_file|registers[29][5]~q\))) ) ) ) # ( \reg_file|registers[25][5]~q\ & ( !\reg_file|registers[21][5]~DUPLICATE_q\ & ( (!\sinstruction_IFID[18]~DUPLICATE_q\ & 
-- (((\reg_file|registers[17][5]~q\) # (sinstruction_IFID(19))))) # (\sinstruction_IFID[18]~DUPLICATE_q\ & (\reg_file|registers[29][5]~q\ & (sinstruction_IFID(19)))) ) ) ) # ( !\reg_file|registers[25][5]~q\ & ( !\reg_file|registers[21][5]~DUPLICATE_q\ & ( 
-- (!\sinstruction_IFID[18]~DUPLICATE_q\ & (((!sinstruction_IFID(19) & \reg_file|registers[17][5]~q\)))) # (\sinstruction_IFID[18]~DUPLICATE_q\ & (\reg_file|registers[29][5]~q\ & (sinstruction_IFID(19)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110100001000010111010101101010001111100010101101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IFID[18]~DUPLICATE_q\,
	datab => \reg_file|ALT_INV_registers[29][5]~q\,
	datac => ALT_INV_sinstruction_IFID(19),
	datad => \reg_file|ALT_INV_registers[17][5]~q\,
	datae => \reg_file|ALT_INV_registers[25][5]~q\,
	dataf => \reg_file|ALT_INV_registers[21][5]~DUPLICATE_q\,
	combout => \sreaddata2_IDEX~56_combout\);

-- Location: LABCELL_X71_Y11_N42
\sreaddata2_IDEX~59\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~59_combout\ = ( \sreaddata2_IDEX~58_combout\ & ( \sreaddata2_IDEX~56_combout\ & ( ((!sinstruction_IFID(17) & (\sreaddata2_IDEX~55_combout\)) # (sinstruction_IFID(17) & ((\sreaddata2_IDEX~57_combout\)))) # (sinstruction_IFID(16)) ) ) ) # ( 
-- !\sreaddata2_IDEX~58_combout\ & ( \sreaddata2_IDEX~56_combout\ & ( (!sinstruction_IFID(16) & ((!sinstruction_IFID(17) & (\sreaddata2_IDEX~55_combout\)) # (sinstruction_IFID(17) & ((\sreaddata2_IDEX~57_combout\))))) # (sinstruction_IFID(16) & 
-- (!sinstruction_IFID(17))) ) ) ) # ( \sreaddata2_IDEX~58_combout\ & ( !\sreaddata2_IDEX~56_combout\ & ( (!sinstruction_IFID(16) & ((!sinstruction_IFID(17) & (\sreaddata2_IDEX~55_combout\)) # (sinstruction_IFID(17) & ((\sreaddata2_IDEX~57_combout\))))) # 
-- (sinstruction_IFID(16) & (sinstruction_IFID(17))) ) ) ) # ( !\sreaddata2_IDEX~58_combout\ & ( !\sreaddata2_IDEX~56_combout\ & ( (!sinstruction_IFID(16) & ((!sinstruction_IFID(17) & (\sreaddata2_IDEX~55_combout\)) # (sinstruction_IFID(17) & 
-- ((\sreaddata2_IDEX~57_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000110010011101101001100011011100101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(16),
	datab => ALT_INV_sinstruction_IFID(17),
	datac => \ALT_INV_sreaddata2_IDEX~55_combout\,
	datad => \ALT_INV_sreaddata2_IDEX~57_combout\,
	datae => \ALT_INV_sreaddata2_IDEX~58_combout\,
	dataf => \ALT_INV_sreaddata2_IDEX~56_combout\,
	combout => \sreaddata2_IDEX~59_combout\);

-- Location: LABCELL_X71_Y11_N0
\sreaddata2_IDEX~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~65_combout\ = ( \sreaddata2_IDEX~59_combout\ & ( (\sreaddata2_IDEX~64_combout\) # (sinstruction_IFID(20)) ) ) # ( !\sreaddata2_IDEX~59_combout\ & ( (!sinstruction_IFID(20) & \sreaddata2_IDEX~64_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(20),
	datac => \ALT_INV_sreaddata2_IDEX~64_combout\,
	dataf => \ALT_INV_sreaddata2_IDEX~59_combout\,
	combout => \sreaddata2_IDEX~65_combout\);

-- Location: FF_X71_Y11_N1
\sreaddata2_IDEX[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sreaddata2_IDEX~65_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata2_IDEX(5));

-- Location: LABCELL_X74_Y7_N42
\mux_alu|output[5]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_alu|output[5]~13_combout\ = ( \forward|rd2_out[0]~2_combout\ & ( \mux_jal|output[5]~5_combout\ ) ) # ( !\forward|rd2_out[0]~2_combout\ & ( (!\mux_alu|output[17]~1_combout\ & (salumainresult_EXMEM(5))) # (\mux_alu|output[17]~1_combout\ & 
-- ((sreaddata2_IDEX(5)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011010101010011001100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salumainresult_EXMEM(5),
	datab => ALT_INV_sreaddata2_IDEX(5),
	datac => \mux_jal|ALT_INV_output[5]~5_combout\,
	datad => \mux_alu|ALT_INV_output[17]~1_combout\,
	dataf => \forward|ALT_INV_rd2_out[0]~2_combout\,
	combout => \mux_alu|output[5]~13_combout\);

-- Location: LABCELL_X81_Y5_N9
\alu_main|Result~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Result~1_combout\ = ( \mux_alu|output[5]~14_combout\ & ( \forward|Mux26~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \forward|ALT_INV_Mux26~0_combout\,
	dataf => \mux_alu|ALT_INV_output[5]~14_combout\,
	combout => \alu_main|Result~1_combout\);

-- Location: LABCELL_X81_Y5_N57
\alu_main|Mux5~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux5~3_combout\ = ( !\mux_alu|output[5]~14_combout\ & ( !\forward|Mux26~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \forward|ALT_INV_Mux26~0_combout\,
	dataf => \mux_alu|ALT_INV_output[5]~14_combout\,
	combout => \alu_main|Mux5~3_combout\);

-- Location: LABCELL_X81_Y5_N54
\alu_main|Mux5~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux5~5_combout\ = ( \alu_main|ShiftLeft0~12_combout\ & ( (!\alu_main|Mux1~0_combout\ & (((\alu_main|Mux1~1_combout\)) # (\alu_main|Mux5~3_combout\))) # (\alu_main|Mux1~0_combout\ & (((!\alu_main|Mux1~1_combout\ & 
-- \alu_main|ShiftLeft1~14_combout\)))) ) ) # ( !\alu_main|ShiftLeft0~12_combout\ & ( (!\alu_main|Mux1~1_combout\ & ((!\alu_main|Mux1~0_combout\ & (\alu_main|Mux5~3_combout\)) # (\alu_main|Mux1~0_combout\ & ((\alu_main|ShiftLeft1~14_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001000000111000000101010011110100010101001111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux1~0_combout\,
	datab => \alu_main|ALT_INV_Mux5~3_combout\,
	datac => \alu_main|ALT_INV_Mux1~1_combout\,
	datad => \alu_main|ALT_INV_ShiftLeft1~14_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft0~12_combout\,
	combout => \alu_main|Mux5~5_combout\);

-- Location: LABCELL_X81_Y5_N48
\alu_main|Mux5~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux5~2_combout\ = ( \alu_main|ShiftRight0~16_combout\ & ( \alu_main|ShiftRight0~17_combout\ & ( (!\sinstruction_IDEX[8]~DUPLICATE_q\) # ((!\sinstruction_IDEX[9]~DUPLICATE_q\ & ((\alu_main|ShiftRight0~15_combout\))) # 
-- (\sinstruction_IDEX[9]~DUPLICATE_q\ & (\alu_main|ShiftRight0~10_combout\))) ) ) ) # ( !\alu_main|ShiftRight0~16_combout\ & ( \alu_main|ShiftRight0~17_combout\ & ( (!\sinstruction_IDEX[8]~DUPLICATE_q\ & (((\sinstruction_IDEX[9]~DUPLICATE_q\)))) # 
-- (\sinstruction_IDEX[8]~DUPLICATE_q\ & ((!\sinstruction_IDEX[9]~DUPLICATE_q\ & ((\alu_main|ShiftRight0~15_combout\))) # (\sinstruction_IDEX[9]~DUPLICATE_q\ & (\alu_main|ShiftRight0~10_combout\)))) ) ) ) # ( \alu_main|ShiftRight0~16_combout\ & ( 
-- !\alu_main|ShiftRight0~17_combout\ & ( (!\sinstruction_IDEX[8]~DUPLICATE_q\ & (((!\sinstruction_IDEX[9]~DUPLICATE_q\)))) # (\sinstruction_IDEX[8]~DUPLICATE_q\ & ((!\sinstruction_IDEX[9]~DUPLICATE_q\ & ((\alu_main|ShiftRight0~15_combout\))) # 
-- (\sinstruction_IDEX[9]~DUPLICATE_q\ & (\alu_main|ShiftRight0~10_combout\)))) ) ) ) # ( !\alu_main|ShiftRight0~16_combout\ & ( !\alu_main|ShiftRight0~17_combout\ & ( (\sinstruction_IDEX[8]~DUPLICATE_q\ & ((!\sinstruction_IDEX[9]~DUPLICATE_q\ & 
-- ((\alu_main|ShiftRight0~15_combout\))) # (\sinstruction_IDEX[9]~DUPLICATE_q\ & (\alu_main|ShiftRight0~10_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100010001101011110001000100000101101110111010111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IDEX[8]~DUPLICATE_q\,
	datab => \alu_main|ALT_INV_ShiftRight0~10_combout\,
	datac => \alu_main|ALT_INV_ShiftRight0~15_combout\,
	datad => \ALT_INV_sinstruction_IDEX[9]~DUPLICATE_q\,
	datae => \alu_main|ALT_INV_ShiftRight0~16_combout\,
	dataf => \alu_main|ALT_INV_ShiftRight0~17_combout\,
	combout => \alu_main|Mux5~2_combout\);

-- Location: LABCELL_X80_Y5_N36
\alu_main|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux5~0_combout\ = ( \alu_main|ShiftRight1~16_combout\ & ( \alu_main|ShiftRight1~15_combout\ & ( (!\forward|Mux28~0_combout\) # ((!\forward|Mux29~0_combout\ & ((\alu_main|ShiftRight1~17_combout\))) # (\forward|Mux29~0_combout\ & 
-- (\alu_main|ShiftRight1~10_combout\))) ) ) ) # ( !\alu_main|ShiftRight1~16_combout\ & ( \alu_main|ShiftRight1~15_combout\ & ( (!\forward|Mux28~0_combout\ & (((\forward|Mux29~0_combout\)))) # (\forward|Mux28~0_combout\ & ((!\forward|Mux29~0_combout\ & 
-- ((\alu_main|ShiftRight1~17_combout\))) # (\forward|Mux29~0_combout\ & (\alu_main|ShiftRight1~10_combout\)))) ) ) ) # ( \alu_main|ShiftRight1~16_combout\ & ( !\alu_main|ShiftRight1~15_combout\ & ( (!\forward|Mux28~0_combout\ & 
-- (((!\forward|Mux29~0_combout\)))) # (\forward|Mux28~0_combout\ & ((!\forward|Mux29~0_combout\ & ((\alu_main|ShiftRight1~17_combout\))) # (\forward|Mux29~0_combout\ & (\alu_main|ShiftRight1~10_combout\)))) ) ) ) # ( !\alu_main|ShiftRight1~16_combout\ & ( 
-- !\alu_main|ShiftRight1~15_combout\ & ( (\forward|Mux28~0_combout\ & ((!\forward|Mux29~0_combout\ & ((\alu_main|ShiftRight1~17_combout\))) # (\forward|Mux29~0_combout\ & (\alu_main|ShiftRight1~10_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100010001101011110001000100000101101110111010111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux28~0_combout\,
	datab => \alu_main|ALT_INV_ShiftRight1~10_combout\,
	datac => \alu_main|ALT_INV_ShiftRight1~17_combout\,
	datad => \forward|ALT_INV_Mux29~0_combout\,
	datae => \alu_main|ALT_INV_ShiftRight1~16_combout\,
	dataf => \alu_main|ALT_INV_ShiftRight1~15_combout\,
	combout => \alu_main|Mux5~0_combout\);

-- Location: LABCELL_X81_Y5_N30
\alu_main|Mux5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux5~1_combout\ = ( \alu_main|ShiftRight1~35_combout\ & ( \alu_main|Mux5~0_combout\ & ( (!salucontrol_IDEX(1) & ((\alu_main|ShiftRight0~35_combout\))) # (salucontrol_IDEX(1) & (!\alu_main|ShiftLeft1~6_combout\)) ) ) ) # ( 
-- !\alu_main|ShiftRight1~35_combout\ & ( \alu_main|Mux5~0_combout\ & ( (!salucontrol_IDEX(1) & (((\alu_main|ShiftRight0~35_combout\)))) # (salucontrol_IDEX(1) & (!\forward|Mux27~0_combout\ & (!\alu_main|ShiftLeft1~6_combout\))) ) ) ) # ( 
-- \alu_main|ShiftRight1~35_combout\ & ( !\alu_main|Mux5~0_combout\ & ( (!salucontrol_IDEX(1) & (((\alu_main|ShiftRight0~35_combout\)))) # (salucontrol_IDEX(1) & (\forward|Mux27~0_combout\ & (!\alu_main|ShiftLeft1~6_combout\))) ) ) ) # ( 
-- !\alu_main|ShiftRight1~35_combout\ & ( !\alu_main|Mux5~0_combout\ & ( (!salucontrol_IDEX(1) & \alu_main|ShiftRight0~35_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000100001011101001000000111010100101000011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salucontrol_IDEX(1),
	datab => \forward|ALT_INV_Mux27~0_combout\,
	datac => \alu_main|ALT_INV_ShiftLeft1~6_combout\,
	datad => \alu_main|ALT_INV_ShiftRight0~35_combout\,
	datae => \alu_main|ALT_INV_ShiftRight1~35_combout\,
	dataf => \alu_main|ALT_INV_Mux5~0_combout\,
	combout => \alu_main|Mux5~1_combout\);

-- Location: LABCELL_X81_Y5_N6
\alu_main|Mux5~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux5~4_combout\ = ( \alu_main|Mux5~1_combout\ & ( (!\alu_main|Mux12~1_combout\ & (((\alu_main|Mux12~0_combout\)))) # (\alu_main|Mux12~1_combout\ & ((!\alu_main|Mux12~0_combout\ & ((\alu_main|Mux5~2_combout\))) # (\alu_main|Mux12~0_combout\ & 
-- (!\alu_main|Mux5~3_combout\)))) ) ) # ( !\alu_main|Mux5~1_combout\ & ( (\alu_main|Mux12~1_combout\ & ((!\alu_main|Mux12~0_combout\ & ((\alu_main|Mux5~2_combout\))) # (\alu_main|Mux12~0_combout\ & (!\alu_main|Mux5~3_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101000100000001010100010000000101111011100000010111101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux12~1_combout\,
	datab => \alu_main|ALT_INV_Mux5~3_combout\,
	datac => \alu_main|ALT_INV_Mux5~2_combout\,
	datad => \alu_main|ALT_INV_Mux12~0_combout\,
	dataf => \alu_main|ALT_INV_Mux5~1_combout\,
	combout => \alu_main|Mux5~4_combout\);

-- Location: LABCELL_X81_Y5_N0
\alu_main|Mux5~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux5~6_combout\ = ( \alu_main|Mux5~5_combout\ & ( \alu_main|Mux5~4_combout\ & ( (!\alu_main|Mux28~0_combout\) # ((!\alu_main|Mux12~2_combout\ & ((\alu_main|Result~1_combout\))) # (\alu_main|Mux12~2_combout\ & (\alu_main|Add0~21_sumout\))) ) ) ) 
-- # ( !\alu_main|Mux5~5_combout\ & ( \alu_main|Mux5~4_combout\ & ( (!\alu_main|Mux12~2_combout\ & (((!\alu_main|Mux28~0_combout\) # (\alu_main|Result~1_combout\)))) # (\alu_main|Mux12~2_combout\ & (\alu_main|Add0~21_sumout\ & 
-- ((\alu_main|Mux28~0_combout\)))) ) ) ) # ( \alu_main|Mux5~5_combout\ & ( !\alu_main|Mux5~4_combout\ & ( (!\alu_main|Mux12~2_combout\ & (((\alu_main|Result~1_combout\ & \alu_main|Mux28~0_combout\)))) # (\alu_main|Mux12~2_combout\ & 
-- (((!\alu_main|Mux28~0_combout\)) # (\alu_main|Add0~21_sumout\))) ) ) ) # ( !\alu_main|Mux5~5_combout\ & ( !\alu_main|Mux5~4_combout\ & ( (\alu_main|Mux28~0_combout\ & ((!\alu_main|Mux12~2_combout\ & ((\alu_main|Result~1_combout\))) # 
-- (\alu_main|Mux12~2_combout\ & (\alu_main|Add0~21_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101001100110001110111001100000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Add0~21_sumout\,
	datab => \alu_main|ALT_INV_Mux12~2_combout\,
	datac => \alu_main|ALT_INV_Result~1_combout\,
	datad => \alu_main|ALT_INV_Mux28~0_combout\,
	datae => \alu_main|ALT_INV_Mux5~5_combout\,
	dataf => \alu_main|ALT_INV_Mux5~4_combout\,
	combout => \alu_main|Mux5~6_combout\);

-- Location: LABCELL_X81_Y5_N15
\alu_main|Result[5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Result\(5) = ( \alu_main|Mux32~0_combout\ & ( \alu_main|Result\(5) ) ) # ( !\alu_main|Mux32~0_combout\ & ( \alu_main|Mux5~6_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \alu_main|ALT_INV_Mux5~6_combout\,
	datad => \alu_main|ALT_INV_Result\(5),
	dataf => \alu_main|ALT_INV_Mux32~0_combout\,
	combout => \alu_main|Result\(5));

-- Location: FF_X74_Y6_N59
\salumainresult_EXMEM[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \alu_main|Result\(5),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => salumainresult_EXMEM(5));

-- Location: FF_X74_Y9_N13
\smemreaddata_MEMWB[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \mem|altsyncram_component|auto_generated|q_a\(3),
	sclr => \process_8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => smemreaddata_MEMWB(3));

-- Location: FF_X74_Y9_N50
\salumainresult_MEMWB[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => salumainresult_EXMEM(3),
	sclr => \process_8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => salumainresult_MEMWB(3));

-- Location: LABCELL_X74_Y9_N45
\mux_jal|output[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_jal|output[3]~3_combout\ = ( \sjal_MEMWB~q\ & ( \smemtoreg_MEMWB~DUPLICATE_q\ & ( \spc_MEMWB[3]~DUPLICATE_q\ ) ) ) # ( !\sjal_MEMWB~q\ & ( \smemtoreg_MEMWB~DUPLICATE_q\ & ( smemreaddata_MEMWB(3) ) ) ) # ( \sjal_MEMWB~q\ & ( 
-- !\smemtoreg_MEMWB~DUPLICATE_q\ & ( \spc_MEMWB[3]~DUPLICATE_q\ ) ) ) # ( !\sjal_MEMWB~q\ & ( !\smemtoreg_MEMWB~DUPLICATE_q\ & ( salumainresult_MEMWB(3) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_spc_MEMWB[3]~DUPLICATE_q\,
	datac => ALT_INV_smemreaddata_MEMWB(3),
	datad => ALT_INV_salumainresult_MEMWB(3),
	datae => \ALT_INV_sjal_MEMWB~q\,
	dataf => \ALT_INV_smemtoreg_MEMWB~DUPLICATE_q\,
	combout => \mux_jal|output[3]~3_combout\);

-- Location: FF_X64_Y9_N34
\reg_file|registers[8][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[3]~3_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[8][3]~q\);

-- Location: LABCELL_X63_Y12_N9
\sreaddata1_IDEX~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~38_combout\ = ( sinstruction_IFID(22) & ( \reg_file|registers[9][3]~q\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & (\reg_file|registers[10][3]~q\)) # (\sinstruction_IFID[21]~DUPLICATE_q\ & ((\reg_file|registers[11][3]~q\))) ) ) ) # ( 
-- !sinstruction_IFID(22) & ( \reg_file|registers[9][3]~q\ & ( (\sinstruction_IFID[21]~DUPLICATE_q\) # (\reg_file|registers[8][3]~q\) ) ) ) # ( sinstruction_IFID(22) & ( !\reg_file|registers[9][3]~q\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & 
-- (\reg_file|registers[10][3]~q\)) # (\sinstruction_IFID[21]~DUPLICATE_q\ & ((\reg_file|registers[11][3]~q\))) ) ) ) # ( !sinstruction_IFID(22) & ( !\reg_file|registers[9][3]~q\ & ( (\reg_file|registers[8][3]~q\ & !\sinstruction_IFID[21]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000001100110000111101010101111111110011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[8][3]~q\,
	datab => \reg_file|ALT_INV_registers[10][3]~q\,
	datac => \reg_file|ALT_INV_registers[11][3]~q\,
	datad => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	datae => ALT_INV_sinstruction_IFID(22),
	dataf => \reg_file|ALT_INV_registers[9][3]~q\,
	combout => \sreaddata1_IDEX~38_combout\);

-- Location: LABCELL_X62_Y7_N39
\sreaddata1_IDEX~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~40_combout\ = ( \reg_file|registers[15][3]~q\ & ( \reg_file|registers[13][3]~q\ & ( ((!sinstruction_IFID(22) & (\reg_file|registers[12][3]~q\)) # (sinstruction_IFID(22) & ((\reg_file|registers[14][3]~q\)))) # 
-- (\sinstruction_IFID[21]~DUPLICATE_q\) ) ) ) # ( !\reg_file|registers[15][3]~q\ & ( \reg_file|registers[13][3]~q\ & ( (!sinstruction_IFID(22) & (((\sinstruction_IFID[21]~DUPLICATE_q\)) # (\reg_file|registers[12][3]~q\))) # (sinstruction_IFID(22) & 
-- (((\reg_file|registers[14][3]~q\ & !\sinstruction_IFID[21]~DUPLICATE_q\)))) ) ) ) # ( \reg_file|registers[15][3]~q\ & ( !\reg_file|registers[13][3]~q\ & ( (!sinstruction_IFID(22) & (\reg_file|registers[12][3]~q\ & 
-- ((!\sinstruction_IFID[21]~DUPLICATE_q\)))) # (sinstruction_IFID(22) & (((\sinstruction_IFID[21]~DUPLICATE_q\) # (\reg_file|registers[14][3]~q\)))) ) ) ) # ( !\reg_file|registers[15][3]~q\ & ( !\reg_file|registers[13][3]~q\ & ( 
-- (!\sinstruction_IFID[21]~DUPLICATE_q\ & ((!sinstruction_IFID(22) & (\reg_file|registers[12][3]~q\)) # (sinstruction_IFID(22) & ((\reg_file|registers[14][3]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001100000000010100110000111101010011111100000101001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[12][3]~q\,
	datab => \reg_file|ALT_INV_registers[14][3]~q\,
	datac => ALT_INV_sinstruction_IFID(22),
	datad => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	datae => \reg_file|ALT_INV_registers[15][3]~q\,
	dataf => \reg_file|ALT_INV_registers[13][3]~q\,
	combout => \sreaddata1_IDEX~40_combout\);

-- Location: LABCELL_X61_Y8_N36
\sreaddata1_IDEX~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~39_combout\ = ( \reg_file|registers[1][3]~q\ & ( \reg_file|registers[3][3]~q\ & ( ((!sinstruction_IFID(22) & (\reg_file|registers[0][3]~q\)) # (sinstruction_IFID(22) & ((\reg_file|registers[2][3]~q\)))) # 
-- (\sinstruction_IFID[21]~DUPLICATE_q\) ) ) ) # ( !\reg_file|registers[1][3]~q\ & ( \reg_file|registers[3][3]~q\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & ((!sinstruction_IFID(22) & (\reg_file|registers[0][3]~q\)) # (sinstruction_IFID(22) & 
-- ((\reg_file|registers[2][3]~q\))))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & (((sinstruction_IFID(22))))) ) ) ) # ( \reg_file|registers[1][3]~q\ & ( !\reg_file|registers[3][3]~q\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & ((!sinstruction_IFID(22) & 
-- (\reg_file|registers[0][3]~q\)) # (sinstruction_IFID(22) & ((\reg_file|registers[2][3]~q\))))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & (((!sinstruction_IFID(22))))) ) ) ) # ( !\reg_file|registers[1][3]~q\ & ( !\reg_file|registers[3][3]~q\ & ( 
-- (!\sinstruction_IFID[21]~DUPLICATE_q\ & ((!sinstruction_IFID(22) & (\reg_file|registers[0][3]~q\)) # (sinstruction_IFID(22) & ((\reg_file|registers[2][3]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100011100000111110001000011010011110111001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[0][3]~q\,
	datab => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	datac => ALT_INV_sinstruction_IFID(22),
	datad => \reg_file|ALT_INV_registers[2][3]~q\,
	datae => \reg_file|ALT_INV_registers[1][3]~q\,
	dataf => \reg_file|ALT_INV_registers[3][3]~q\,
	combout => \sreaddata1_IDEX~39_combout\);

-- Location: LABCELL_X60_Y9_N30
\sreaddata1_IDEX~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~41_combout\ = ( \reg_file|registers[6][3]~q\ & ( \reg_file|registers[7][3]~q\ & ( ((!\sinstruction_IFID[21]~DUPLICATE_q\ & (\reg_file|registers[4][3]~q\)) # (\sinstruction_IFID[21]~DUPLICATE_q\ & ((\reg_file|registers[5][3]~q\)))) # 
-- (sinstruction_IFID(22)) ) ) ) # ( !\reg_file|registers[6][3]~q\ & ( \reg_file|registers[7][3]~q\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & (\reg_file|registers[4][3]~q\ & (!sinstruction_IFID(22)))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & 
-- (((\reg_file|registers[5][3]~q\) # (sinstruction_IFID(22))))) ) ) ) # ( \reg_file|registers[6][3]~q\ & ( !\reg_file|registers[7][3]~q\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & (((sinstruction_IFID(22))) # (\reg_file|registers[4][3]~q\))) # 
-- (\sinstruction_IFID[21]~DUPLICATE_q\ & (((!sinstruction_IFID(22) & \reg_file|registers[5][3]~q\)))) ) ) ) # ( !\reg_file|registers[6][3]~q\ & ( !\reg_file|registers[7][3]~q\ & ( (!sinstruction_IFID(22) & ((!\sinstruction_IFID[21]~DUPLICATE_q\ & 
-- (\reg_file|registers[4][3]~q\)) # (\sinstruction_IFID[21]~DUPLICATE_q\ & ((\reg_file|registers[5][3]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110000010011000111110001000011011100110100111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[4][3]~q\,
	datab => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	datac => ALT_INV_sinstruction_IFID(22),
	datad => \reg_file|ALT_INV_registers[5][3]~q\,
	datae => \reg_file|ALT_INV_registers[6][3]~q\,
	dataf => \reg_file|ALT_INV_registers[7][3]~q\,
	combout => \sreaddata1_IDEX~41_combout\);

-- Location: LABCELL_X62_Y13_N21
\sreaddata1_IDEX~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~42_combout\ = ( sinstruction_IFID(23) & ( \sreaddata1_IDEX~41_combout\ & ( (!\sinstruction_IFID[24]~DUPLICATE_q\) # (\sreaddata1_IDEX~40_combout\) ) ) ) # ( !sinstruction_IFID(23) & ( \sreaddata1_IDEX~41_combout\ & ( 
-- (!\sinstruction_IFID[24]~DUPLICATE_q\ & ((\sreaddata1_IDEX~39_combout\))) # (\sinstruction_IFID[24]~DUPLICATE_q\ & (\sreaddata1_IDEX~38_combout\)) ) ) ) # ( sinstruction_IFID(23) & ( !\sreaddata1_IDEX~41_combout\ & ( (\sreaddata1_IDEX~40_combout\ & 
-- \sinstruction_IFID[24]~DUPLICATE_q\) ) ) ) # ( !sinstruction_IFID(23) & ( !\sreaddata1_IDEX~41_combout\ & ( (!\sinstruction_IFID[24]~DUPLICATE_q\ & ((\sreaddata1_IDEX~39_combout\))) # (\sinstruction_IFID[24]~DUPLICATE_q\ & (\sreaddata1_IDEX~38_combout\)) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000000110000001100000101111101011111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sreaddata1_IDEX~38_combout\,
	datab => \ALT_INV_sreaddata1_IDEX~40_combout\,
	datac => \ALT_INV_sinstruction_IFID[24]~DUPLICATE_q\,
	datad => \ALT_INV_sreaddata1_IDEX~39_combout\,
	datae => ALT_INV_sinstruction_IFID(23),
	dataf => \ALT_INV_sreaddata1_IDEX~41_combout\,
	combout => \sreaddata1_IDEX~42_combout\);

-- Location: MLABCELL_X59_Y7_N45
\sreaddata1_IDEX~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~36_combout\ = ( sinstruction_IFID(23) & ( sinstruction_IFID(24) & ( \reg_file|registers[31][3]~q\ ) ) ) # ( !sinstruction_IFID(23) & ( sinstruction_IFID(24) & ( \reg_file|registers[27][3]~q\ ) ) ) # ( sinstruction_IFID(23) & ( 
-- !sinstruction_IFID(24) & ( \reg_file|registers[23][3]~q\ ) ) ) # ( !sinstruction_IFID(23) & ( !sinstruction_IFID(24) & ( \reg_file|registers[19][3]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[23][3]~q\,
	datab => \reg_file|ALT_INV_registers[31][3]~q\,
	datac => \reg_file|ALT_INV_registers[19][3]~q\,
	datad => \reg_file|ALT_INV_registers[27][3]~q\,
	datae => ALT_INV_sinstruction_IFID(23),
	dataf => ALT_INV_sinstruction_IFID(24),
	combout => \sreaddata1_IDEX~36_combout\);

-- Location: LABCELL_X62_Y13_N45
\sreaddata1_IDEX~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~35_combout\ = ( \reg_file|registers[30][3]~q\ & ( \reg_file|registers[18][3]~q\ & ( (!\sinstruction_IFID[24]~DUPLICATE_q\ & (((!sinstruction_IFID(23)) # (\reg_file|registers[22][3]~q\)))) # (\sinstruction_IFID[24]~DUPLICATE_q\ & 
-- (((sinstruction_IFID(23))) # (\reg_file|registers[26][3]~q\))) ) ) ) # ( !\reg_file|registers[30][3]~q\ & ( \reg_file|registers[18][3]~q\ & ( (!\sinstruction_IFID[24]~DUPLICATE_q\ & (((!sinstruction_IFID(23)) # (\reg_file|registers[22][3]~q\)))) # 
-- (\sinstruction_IFID[24]~DUPLICATE_q\ & (\reg_file|registers[26][3]~q\ & ((!sinstruction_IFID(23))))) ) ) ) # ( \reg_file|registers[30][3]~q\ & ( !\reg_file|registers[18][3]~q\ & ( (!\sinstruction_IFID[24]~DUPLICATE_q\ & (((\reg_file|registers[22][3]~q\ & 
-- sinstruction_IFID(23))))) # (\sinstruction_IFID[24]~DUPLICATE_q\ & (((sinstruction_IFID(23))) # (\reg_file|registers[26][3]~q\))) ) ) ) # ( !\reg_file|registers[30][3]~q\ & ( !\reg_file|registers[18][3]~q\ & ( (!\sinstruction_IFID[24]~DUPLICATE_q\ & 
-- (((\reg_file|registers[22][3]~q\ & sinstruction_IFID(23))))) # (\sinstruction_IFID[24]~DUPLICATE_q\ & (\reg_file|registers[26][3]~q\ & ((!sinstruction_IFID(23))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001100000100010011111111011101000011001101110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[26][3]~q\,
	datab => \ALT_INV_sinstruction_IFID[24]~DUPLICATE_q\,
	datac => \reg_file|ALT_INV_registers[22][3]~q\,
	datad => ALT_INV_sinstruction_IFID(23),
	datae => \reg_file|ALT_INV_registers[30][3]~q\,
	dataf => \reg_file|ALT_INV_registers[18][3]~q\,
	combout => \sreaddata1_IDEX~35_combout\);

-- Location: LABCELL_X63_Y5_N9
\sreaddata1_IDEX~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~33_combout\ = ( \reg_file|registers[20][3]~q\ & ( \reg_file|registers[24][3]~q\ & ( (!sinstruction_IFID(23) & (((\sinstruction_IFID[24]~DUPLICATE_q\)) # (\reg_file|registers[16][3]~q\))) # (sinstruction_IFID(23) & 
-- (((!\sinstruction_IFID[24]~DUPLICATE_q\) # (\reg_file|registers[28][3]~q\)))) ) ) ) # ( !\reg_file|registers[20][3]~q\ & ( \reg_file|registers[24][3]~q\ & ( (!sinstruction_IFID(23) & (((\sinstruction_IFID[24]~DUPLICATE_q\)) # 
-- (\reg_file|registers[16][3]~q\))) # (sinstruction_IFID(23) & (((\reg_file|registers[28][3]~q\ & \sinstruction_IFID[24]~DUPLICATE_q\)))) ) ) ) # ( \reg_file|registers[20][3]~q\ & ( !\reg_file|registers[24][3]~q\ & ( (!sinstruction_IFID(23) & 
-- (\reg_file|registers[16][3]~q\ & ((!\sinstruction_IFID[24]~DUPLICATE_q\)))) # (sinstruction_IFID(23) & (((!\sinstruction_IFID[24]~DUPLICATE_q\) # (\reg_file|registers[28][3]~q\)))) ) ) ) # ( !\reg_file|registers[20][3]~q\ & ( 
-- !\reg_file|registers[24][3]~q\ & ( (!sinstruction_IFID(23) & (\reg_file|registers[16][3]~q\ & ((!\sinstruction_IFID[24]~DUPLICATE_q\)))) # (sinstruction_IFID(23) & (((\reg_file|registers[28][3]~q\ & \sinstruction_IFID[24]~DUPLICATE_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000000011011101110000001101000100110011110111011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[16][3]~q\,
	datab => ALT_INV_sinstruction_IFID(23),
	datac => \reg_file|ALT_INV_registers[28][3]~q\,
	datad => \ALT_INV_sinstruction_IFID[24]~DUPLICATE_q\,
	datae => \reg_file|ALT_INV_registers[20][3]~q\,
	dataf => \reg_file|ALT_INV_registers[24][3]~q\,
	combout => \sreaddata1_IDEX~33_combout\);

-- Location: LABCELL_X67_Y8_N15
\sreaddata1_IDEX~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~34_combout\ = ( \reg_file|registers[25][3]~q\ & ( \reg_file|registers[21][3]~q\ & ( (!sinstruction_IFID(24) & (((sinstruction_IFID(23))) # (\reg_file|registers[17][3]~q\))) # (sinstruction_IFID(24) & (((!sinstruction_IFID(23)) # 
-- (\reg_file|registers[29][3]~q\)))) ) ) ) # ( !\reg_file|registers[25][3]~q\ & ( \reg_file|registers[21][3]~q\ & ( (!sinstruction_IFID(24) & (((sinstruction_IFID(23))) # (\reg_file|registers[17][3]~q\))) # (sinstruction_IFID(24) & 
-- (((\reg_file|registers[29][3]~q\ & sinstruction_IFID(23))))) ) ) ) # ( \reg_file|registers[25][3]~q\ & ( !\reg_file|registers[21][3]~q\ & ( (!sinstruction_IFID(24) & (\reg_file|registers[17][3]~q\ & ((!sinstruction_IFID(23))))) # (sinstruction_IFID(24) & 
-- (((!sinstruction_IFID(23)) # (\reg_file|registers[29][3]~q\)))) ) ) ) # ( !\reg_file|registers[25][3]~q\ & ( !\reg_file|registers[21][3]~q\ & ( (!sinstruction_IFID(24) & (\reg_file|registers[17][3]~q\ & ((!sinstruction_IFID(23))))) # 
-- (sinstruction_IFID(24) & (((\reg_file|registers[29][3]~q\ & sinstruction_IFID(23))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000101011101110000010100100010101011110111011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(24),
	datab => \reg_file|ALT_INV_registers[17][3]~q\,
	datac => \reg_file|ALT_INV_registers[29][3]~q\,
	datad => ALT_INV_sinstruction_IFID(23),
	datae => \reg_file|ALT_INV_registers[25][3]~q\,
	dataf => \reg_file|ALT_INV_registers[21][3]~q\,
	combout => \sreaddata1_IDEX~34_combout\);

-- Location: LABCELL_X62_Y13_N39
\sreaddata1_IDEX~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~37_combout\ = ( \sreaddata1_IDEX~33_combout\ & ( \sreaddata1_IDEX~34_combout\ & ( (!sinstruction_IFID(22)) # ((!\sinstruction_IFID[21]~DUPLICATE_q\ & ((\sreaddata1_IDEX~35_combout\))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & 
-- (\sreaddata1_IDEX~36_combout\))) ) ) ) # ( !\sreaddata1_IDEX~33_combout\ & ( \sreaddata1_IDEX~34_combout\ & ( (!sinstruction_IFID(22) & (((\sinstruction_IFID[21]~DUPLICATE_q\)))) # (sinstruction_IFID(22) & ((!\sinstruction_IFID[21]~DUPLICATE_q\ & 
-- ((\sreaddata1_IDEX~35_combout\))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & (\sreaddata1_IDEX~36_combout\)))) ) ) ) # ( \sreaddata1_IDEX~33_combout\ & ( !\sreaddata1_IDEX~34_combout\ & ( (!sinstruction_IFID(22) & (((!\sinstruction_IFID[21]~DUPLICATE_q\)))) 
-- # (sinstruction_IFID(22) & ((!\sinstruction_IFID[21]~DUPLICATE_q\ & ((\sreaddata1_IDEX~35_combout\))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & (\sreaddata1_IDEX~36_combout\)))) ) ) ) # ( !\sreaddata1_IDEX~33_combout\ & ( !\sreaddata1_IDEX~34_combout\ & ( 
-- (sinstruction_IFID(22) & ((!\sinstruction_IFID[21]~DUPLICATE_q\ & ((\sreaddata1_IDEX~35_combout\))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & (\sreaddata1_IDEX~36_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100010001101011110001000100000101101110111010111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(22),
	datab => \ALT_INV_sreaddata1_IDEX~36_combout\,
	datac => \ALT_INV_sreaddata1_IDEX~35_combout\,
	datad => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	datae => \ALT_INV_sreaddata1_IDEX~33_combout\,
	dataf => \ALT_INV_sreaddata1_IDEX~34_combout\,
	combout => \sreaddata1_IDEX~37_combout\);

-- Location: LABCELL_X62_Y13_N48
\sreaddata1_IDEX~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~43_combout\ = ( \sreaddata1_IDEX~42_combout\ & ( \sreaddata1_IDEX~37_combout\ ) ) # ( !\sreaddata1_IDEX~42_combout\ & ( \sreaddata1_IDEX~37_combout\ & ( sinstruction_IFID(25) ) ) ) # ( \sreaddata1_IDEX~42_combout\ & ( 
-- !\sreaddata1_IDEX~37_combout\ & ( !sinstruction_IFID(25) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_sinstruction_IFID(25),
	datae => \ALT_INV_sreaddata1_IDEX~42_combout\,
	dataf => \ALT_INV_sreaddata1_IDEX~37_combout\,
	combout => \sreaddata1_IDEX~43_combout\);

-- Location: FF_X62_Y13_N49
\sreaddata1_IDEX[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sreaddata1_IDEX~43_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata1_IDEX(3));

-- Location: LABCELL_X74_Y9_N39
\forward|Mux28~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux28~0_combout\ = ( \mux_jal|output[3]~3_combout\ & ( \forward|rd1_out[0]~2_combout\ & ( (!\forward|Mux3~0_combout\) # (sreaddata1_IDEX(3)) ) ) ) # ( !\mux_jal|output[3]~3_combout\ & ( \forward|rd1_out[0]~2_combout\ & ( (sreaddata1_IDEX(3) & 
-- \forward|Mux3~0_combout\) ) ) ) # ( \mux_jal|output[3]~3_combout\ & ( !\forward|rd1_out[0]~2_combout\ & ( (!\forward|Mux3~0_combout\ & ((salumainresult_EXMEM(3)))) # (\forward|Mux3~0_combout\ & (sreaddata1_IDEX(3))) ) ) ) # ( 
-- !\mux_jal|output[3]~3_combout\ & ( !\forward|rd1_out[0]~2_combout\ & ( (!\forward|Mux3~0_combout\ & ((salumainresult_EXMEM(3)))) # (\forward|Mux3~0_combout\ & (sreaddata1_IDEX(3))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000011110011001100000000001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_sreaddata1_IDEX(3),
	datac => ALT_INV_salumainresult_EXMEM(3),
	datad => \forward|ALT_INV_Mux3~0_combout\,
	datae => \mux_jal|ALT_INV_output[3]~3_combout\,
	dataf => \forward|ALT_INV_rd1_out[0]~2_combout\,
	combout => \forward|Mux28~0_combout\);

-- Location: LABCELL_X80_Y9_N33
\alu_main|ShiftLeft1~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft1~12_combout\ = ( \alu_main|ShiftLeft1~11_combout\ & ( (!\forward|Mux28~0_combout\ & ((!\forward|Mux29~0_combout\) # (\alu_main|ShiftLeft1~0_combout\))) ) ) # ( !\alu_main|ShiftLeft1~11_combout\ & ( (!\forward|Mux28~0_combout\ & 
-- (\forward|Mux29~0_combout\ & \alu_main|ShiftLeft1~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000000101010100000101010101010000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux28~0_combout\,
	datac => \forward|ALT_INV_Mux29~0_combout\,
	datad => \alu_main|ALT_INV_ShiftLeft1~0_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft1~11_combout\,
	combout => \alu_main|ShiftLeft1~12_combout\);

-- Location: LABCELL_X81_Y10_N36
\alu_main|Mux4~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux4~3_combout\ = ( !\forward|Mux27~0_combout\ & ( !\mux_alu|output[4]~12_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \forward|ALT_INV_Mux27~0_combout\,
	dataf => \mux_alu|ALT_INV_output[4]~12_combout\,
	combout => \alu_main|Mux4~3_combout\);

-- Location: LABCELL_X81_Y10_N6
\alu_main|Mux4~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux4~5_combout\ = ( \alu_main|Mux4~3_combout\ & ( \alu_main|Mux1~1_combout\ & ( (!\alu_main|Mux1~0_combout\ & \alu_main|ShiftLeft0~10_combout\) ) ) ) # ( !\alu_main|Mux4~3_combout\ & ( \alu_main|Mux1~1_combout\ & ( (!\alu_main|Mux1~0_combout\ & 
-- \alu_main|ShiftLeft0~10_combout\) ) ) ) # ( \alu_main|Mux4~3_combout\ & ( !\alu_main|Mux1~1_combout\ & ( (!\alu_main|Mux1~0_combout\) # (\alu_main|ShiftLeft1~12_combout\) ) ) ) # ( !\alu_main|Mux4~3_combout\ & ( !\alu_main|Mux1~1_combout\ & ( 
-- (\alu_main|Mux1~0_combout\ & \alu_main|ShiftLeft1~12_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011110011111100111100000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \alu_main|ALT_INV_Mux1~0_combout\,
	datac => \alu_main|ALT_INV_ShiftLeft1~12_combout\,
	datad => \alu_main|ALT_INV_ShiftLeft0~10_combout\,
	datae => \alu_main|ALT_INV_Mux4~3_combout\,
	dataf => \alu_main|ALT_INV_Mux1~1_combout\,
	combout => \alu_main|Mux4~5_combout\);

-- Location: LABCELL_X81_Y10_N33
\alu_main|Result~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Result~0_combout\ = ( \mux_alu|output[4]~12_combout\ & ( \forward|Mux27~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \forward|ALT_INV_Mux27~0_combout\,
	dataf => \mux_alu|ALT_INV_output[4]~12_combout\,
	combout => \alu_main|Result~0_combout\);

-- Location: LABCELL_X80_Y10_N36
\alu_main|Mux4~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux4~2_combout\ = ( \alu_main|ShiftRight0~0_combout\ & ( \alu_main|ShiftRight0~8_combout\ & ( ((!\sinstruction_IDEX[8]~DUPLICATE_q\ & (\alu_main|ShiftRight0~6_combout\)) # (\sinstruction_IDEX[8]~DUPLICATE_q\ & 
-- ((\alu_main|ShiftRight0~7_combout\)))) # (sinstruction_IDEX(9)) ) ) ) # ( !\alu_main|ShiftRight0~0_combout\ & ( \alu_main|ShiftRight0~8_combout\ & ( (!\sinstruction_IDEX[8]~DUPLICATE_q\ & (((sinstruction_IDEX(9))) # (\alu_main|ShiftRight0~6_combout\))) # 
-- (\sinstruction_IDEX[8]~DUPLICATE_q\ & (((\alu_main|ShiftRight0~7_combout\ & !sinstruction_IDEX(9))))) ) ) ) # ( \alu_main|ShiftRight0~0_combout\ & ( !\alu_main|ShiftRight0~8_combout\ & ( (!\sinstruction_IDEX[8]~DUPLICATE_q\ & 
-- (\alu_main|ShiftRight0~6_combout\ & ((!sinstruction_IDEX(9))))) # (\sinstruction_IDEX[8]~DUPLICATE_q\ & (((sinstruction_IDEX(9)) # (\alu_main|ShiftRight0~7_combout\)))) ) ) ) # ( !\alu_main|ShiftRight0~0_combout\ & ( !\alu_main|ShiftRight0~8_combout\ & ( 
-- (!sinstruction_IDEX(9) & ((!\sinstruction_IDEX[8]~DUPLICATE_q\ & (\alu_main|ShiftRight0~6_combout\)) # (\sinstruction_IDEX[8]~DUPLICATE_q\ & ((\alu_main|ShiftRight0~7_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100000000010001110011001101000111110011000100011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_ShiftRight0~6_combout\,
	datab => \ALT_INV_sinstruction_IDEX[8]~DUPLICATE_q\,
	datac => \alu_main|ALT_INV_ShiftRight0~7_combout\,
	datad => ALT_INV_sinstruction_IDEX(9),
	datae => \alu_main|ALT_INV_ShiftRight0~0_combout\,
	dataf => \alu_main|ALT_INV_ShiftRight0~8_combout\,
	combout => \alu_main|Mux4~2_combout\);

-- Location: LABCELL_X80_Y10_N54
\alu_main|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux4~0_combout\ = ( \alu_main|ShiftRight1~7_combout\ & ( \alu_main|ShiftRight1~0_combout\ & ( ((!\forward|Mux28~0_combout\ & (\alu_main|ShiftRight1~6_combout\)) # (\forward|Mux28~0_combout\ & ((\alu_main|ShiftRight1~8_combout\)))) # 
-- (\forward|Mux29~0_combout\) ) ) ) # ( !\alu_main|ShiftRight1~7_combout\ & ( \alu_main|ShiftRight1~0_combout\ & ( (!\forward|Mux29~0_combout\ & ((!\forward|Mux28~0_combout\ & (\alu_main|ShiftRight1~6_combout\)) # (\forward|Mux28~0_combout\ & 
-- ((\alu_main|ShiftRight1~8_combout\))))) # (\forward|Mux29~0_combout\ & (((\forward|Mux28~0_combout\)))) ) ) ) # ( \alu_main|ShiftRight1~7_combout\ & ( !\alu_main|ShiftRight1~0_combout\ & ( (!\forward|Mux29~0_combout\ & ((!\forward|Mux28~0_combout\ & 
-- (\alu_main|ShiftRight1~6_combout\)) # (\forward|Mux28~0_combout\ & ((\alu_main|ShiftRight1~8_combout\))))) # (\forward|Mux29~0_combout\ & (((!\forward|Mux28~0_combout\)))) ) ) ) # ( !\alu_main|ShiftRight1~7_combout\ & ( !\alu_main|ShiftRight1~0_combout\ & 
-- ( (!\forward|Mux29~0_combout\ & ((!\forward|Mux28~0_combout\ & (\alu_main|ShiftRight1~6_combout\)) # (\forward|Mux28~0_combout\ & ((\alu_main|ShiftRight1~8_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000001010011101110000101000100010010111110111011101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux29~0_combout\,
	datab => \alu_main|ALT_INV_ShiftRight1~6_combout\,
	datac => \alu_main|ALT_INV_ShiftRight1~8_combout\,
	datad => \forward|ALT_INV_Mux28~0_combout\,
	datae => \alu_main|ALT_INV_ShiftRight1~7_combout\,
	dataf => \alu_main|ALT_INV_ShiftRight1~0_combout\,
	combout => \alu_main|Mux4~0_combout\);

-- Location: LABCELL_X80_Y10_N18
\alu_main|Mux4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux4~1_combout\ = ( \alu_main|Mux4~0_combout\ & ( \alu_main|ShiftRight1~34_combout\ & ( (!salucontrol_IDEX(1) & ((\alu_main|ShiftRight0~34_combout\))) # (salucontrol_IDEX(1) & (!\alu_main|ShiftLeft1~6_combout\)) ) ) ) # ( 
-- !\alu_main|Mux4~0_combout\ & ( \alu_main|ShiftRight1~34_combout\ & ( (!salucontrol_IDEX(1) & (((\alu_main|ShiftRight0~34_combout\)))) # (salucontrol_IDEX(1) & (!\alu_main|ShiftLeft1~6_combout\ & ((\forward|Mux27~0_combout\)))) ) ) ) # ( 
-- \alu_main|Mux4~0_combout\ & ( !\alu_main|ShiftRight1~34_combout\ & ( (!salucontrol_IDEX(1) & (((\alu_main|ShiftRight0~34_combout\)))) # (salucontrol_IDEX(1) & (!\alu_main|ShiftLeft1~6_combout\ & ((!\forward|Mux27~0_combout\)))) ) ) ) # ( 
-- !\alu_main|Mux4~0_combout\ & ( !\alu_main|ShiftRight1~34_combout\ & ( (!salucontrol_IDEX(1) & \alu_main|ShiftRight0~34_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100001011100000110000001100001011100010111000101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_ShiftLeft1~6_combout\,
	datab => ALT_INV_salucontrol_IDEX(1),
	datac => \alu_main|ALT_INV_ShiftRight0~34_combout\,
	datad => \forward|ALT_INV_Mux27~0_combout\,
	datae => \alu_main|ALT_INV_Mux4~0_combout\,
	dataf => \alu_main|ALT_INV_ShiftRight1~34_combout\,
	combout => \alu_main|Mux4~1_combout\);

-- Location: LABCELL_X81_Y10_N30
\alu_main|Mux4~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux4~4_combout\ = ( \alu_main|Mux4~1_combout\ & ( (!\alu_main|Mux12~0_combout\ & (\alu_main|Mux12~1_combout\ & (\alu_main|Mux4~2_combout\))) # (\alu_main|Mux12~0_combout\ & ((!\alu_main|Mux12~1_combout\) # ((!\alu_main|Mux4~3_combout\)))) ) ) # 
-- ( !\alu_main|Mux4~1_combout\ & ( (\alu_main|Mux12~1_combout\ & ((!\alu_main|Mux12~0_combout\ & (\alu_main|Mux4~2_combout\)) # (\alu_main|Mux12~0_combout\ & ((!\alu_main|Mux4~3_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001100000010000100110000001001010111010001100101011101000110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux12~0_combout\,
	datab => \alu_main|ALT_INV_Mux12~1_combout\,
	datac => \alu_main|ALT_INV_Mux4~2_combout\,
	datad => \alu_main|ALT_INV_Mux4~3_combout\,
	dataf => \alu_main|ALT_INV_Mux4~1_combout\,
	combout => \alu_main|Mux4~4_combout\);

-- Location: LABCELL_X81_Y10_N57
\alu_main|Mux4~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux4~6_combout\ = ( \alu_main|Add0~17_sumout\ & ( \alu_main|Mux4~4_combout\ & ( (!\alu_main|Mux28~0_combout\ & ((!\alu_main|Mux12~2_combout\) # ((\alu_main|Mux4~5_combout\)))) # (\alu_main|Mux28~0_combout\ & (((\alu_main|Result~0_combout\)) # 
-- (\alu_main|Mux12~2_combout\))) ) ) ) # ( !\alu_main|Add0~17_sumout\ & ( \alu_main|Mux4~4_combout\ & ( (!\alu_main|Mux28~0_combout\ & ((!\alu_main|Mux12~2_combout\) # ((\alu_main|Mux4~5_combout\)))) # (\alu_main|Mux28~0_combout\ & 
-- (!\alu_main|Mux12~2_combout\ & ((\alu_main|Result~0_combout\)))) ) ) ) # ( \alu_main|Add0~17_sumout\ & ( !\alu_main|Mux4~4_combout\ & ( (!\alu_main|Mux28~0_combout\ & (\alu_main|Mux12~2_combout\ & (\alu_main|Mux4~5_combout\))) # 
-- (\alu_main|Mux28~0_combout\ & (((\alu_main|Result~0_combout\)) # (\alu_main|Mux12~2_combout\))) ) ) ) # ( !\alu_main|Add0~17_sumout\ & ( !\alu_main|Mux4~4_combout\ & ( (!\alu_main|Mux28~0_combout\ & (\alu_main|Mux12~2_combout\ & 
-- (\alu_main|Mux4~5_combout\))) # (\alu_main|Mux28~0_combout\ & (!\alu_main|Mux12~2_combout\ & ((\alu_main|Result~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000100110101011110001010110011101001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux28~0_combout\,
	datab => \alu_main|ALT_INV_Mux12~2_combout\,
	datac => \alu_main|ALT_INV_Mux4~5_combout\,
	datad => \alu_main|ALT_INV_Result~0_combout\,
	datae => \alu_main|ALT_INV_Add0~17_sumout\,
	dataf => \alu_main|ALT_INV_Mux4~4_combout\,
	combout => \alu_main|Mux4~6_combout\);

-- Location: LABCELL_X81_Y10_N51
\alu_main|Result[4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Result\(4) = ( \alu_main|Mux32~0_combout\ & ( \alu_main|Result\(4) ) ) # ( !\alu_main|Mux32~0_combout\ & ( \alu_main|Result\(4) & ( \alu_main|Mux4~6_combout\ ) ) ) # ( !\alu_main|Mux32~0_combout\ & ( !\alu_main|Result\(4) & ( 
-- \alu_main|Mux4~6_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000000000000000110011001100111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \alu_main|ALT_INV_Mux4~6_combout\,
	datae => \alu_main|ALT_INV_Mux32~0_combout\,
	dataf => \alu_main|ALT_INV_Result\(4),
	combout => \alu_main|Result\(4));

-- Location: FF_X79_Y9_N59
\salumainresult_EXMEM[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \alu_main|Result\(4),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => salumainresult_EXMEM(4));

-- Location: LABCELL_X68_Y6_N42
\sreaddata1_IDEX~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~45_combout\ = ( \reg_file|registers[29][4]~q\ & ( \reg_file|registers[21][4]~q\ & ( ((!\sinstruction_IFID[24]~DUPLICATE_q\ & ((\reg_file|registers[17][4]~q\))) # (\sinstruction_IFID[24]~DUPLICATE_q\ & (\reg_file|registers[25][4]~q\))) # 
-- (sinstruction_IFID(23)) ) ) ) # ( !\reg_file|registers[29][4]~q\ & ( \reg_file|registers[21][4]~q\ & ( (!\sinstruction_IFID[24]~DUPLICATE_q\ & (((\reg_file|registers[17][4]~q\) # (sinstruction_IFID(23))))) # (\sinstruction_IFID[24]~DUPLICATE_q\ & 
-- (\reg_file|registers[25][4]~q\ & (!sinstruction_IFID(23)))) ) ) ) # ( \reg_file|registers[29][4]~q\ & ( !\reg_file|registers[21][4]~q\ & ( (!\sinstruction_IFID[24]~DUPLICATE_q\ & (((!sinstruction_IFID(23) & \reg_file|registers[17][4]~q\)))) # 
-- (\sinstruction_IFID[24]~DUPLICATE_q\ & (((sinstruction_IFID(23))) # (\reg_file|registers[25][4]~q\))) ) ) ) # ( !\reg_file|registers[29][4]~q\ & ( !\reg_file|registers[21][4]~q\ & ( (!sinstruction_IFID(23) & ((!\sinstruction_IFID[24]~DUPLICATE_q\ & 
-- ((\reg_file|registers[17][4]~q\))) # (\sinstruction_IFID[24]~DUPLICATE_q\ & (\reg_file|registers[25][4]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000010110000000101011011010100011010101110100001111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IFID[24]~DUPLICATE_q\,
	datab => \reg_file|ALT_INV_registers[25][4]~q\,
	datac => ALT_INV_sinstruction_IFID(23),
	datad => \reg_file|ALT_INV_registers[17][4]~q\,
	datae => \reg_file|ALT_INV_registers[29][4]~q\,
	dataf => \reg_file|ALT_INV_registers[21][4]~q\,
	combout => \sreaddata1_IDEX~45_combout\);

-- Location: FF_X65_Y7_N2
\reg_file|registers[20][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[4]~4_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[20][4]~q\);

-- Location: MLABCELL_X65_Y7_N3
\sreaddata1_IDEX~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~44_combout\ = ( \reg_file|registers[20][4]~q\ & ( \reg_file|registers[16][4]~q\ & ( (!sinstruction_IFID(24)) # ((!sinstruction_IFID(23) & (\reg_file|registers[24][4]~q\)) # (sinstruction_IFID(23) & ((\reg_file|registers[28][4]~q\)))) ) ) 
-- ) # ( !\reg_file|registers[20][4]~q\ & ( \reg_file|registers[16][4]~q\ & ( (!sinstruction_IFID(24) & (((!sinstruction_IFID(23))))) # (sinstruction_IFID(24) & ((!sinstruction_IFID(23) & (\reg_file|registers[24][4]~q\)) # (sinstruction_IFID(23) & 
-- ((\reg_file|registers[28][4]~q\))))) ) ) ) # ( \reg_file|registers[20][4]~q\ & ( !\reg_file|registers[16][4]~q\ & ( (!sinstruction_IFID(24) & (((sinstruction_IFID(23))))) # (sinstruction_IFID(24) & ((!sinstruction_IFID(23) & 
-- (\reg_file|registers[24][4]~q\)) # (sinstruction_IFID(23) & ((\reg_file|registers[28][4]~q\))))) ) ) ) # ( !\reg_file|registers[20][4]~q\ & ( !\reg_file|registers[16][4]~q\ & ( (sinstruction_IFID(24) & ((!sinstruction_IFID(23) & 
-- (\reg_file|registers[24][4]~q\)) # (sinstruction_IFID(23) & ((\reg_file|registers[28][4]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000101000100011010111110111011000001011011101110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(24),
	datab => \reg_file|ALT_INV_registers[24][4]~q\,
	datac => \reg_file|ALT_INV_registers[28][4]~q\,
	datad => ALT_INV_sinstruction_IFID(23),
	datae => \reg_file|ALT_INV_registers[20][4]~q\,
	dataf => \reg_file|ALT_INV_registers[16][4]~q\,
	combout => \sreaddata1_IDEX~44_combout\);

-- Location: MLABCELL_X65_Y7_N33
\sreaddata1_IDEX~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~47_combout\ = ( \reg_file|registers[27][4]~q\ & ( \reg_file|registers[23][4]~q\ & ( (!sinstruction_IFID(23) & (((sinstruction_IFID(24)) # (\reg_file|registers[19][4]~q\)))) # (sinstruction_IFID(23) & (((!sinstruction_IFID(24))) # 
-- (\reg_file|registers[31][4]~q\))) ) ) ) # ( !\reg_file|registers[27][4]~q\ & ( \reg_file|registers[23][4]~q\ & ( (!sinstruction_IFID(23) & (((\reg_file|registers[19][4]~q\ & !sinstruction_IFID(24))))) # (sinstruction_IFID(23) & (((!sinstruction_IFID(24))) 
-- # (\reg_file|registers[31][4]~q\))) ) ) ) # ( \reg_file|registers[27][4]~q\ & ( !\reg_file|registers[23][4]~q\ & ( (!sinstruction_IFID(23) & (((sinstruction_IFID(24)) # (\reg_file|registers[19][4]~q\)))) # (sinstruction_IFID(23) & 
-- (\reg_file|registers[31][4]~q\ & ((sinstruction_IFID(24))))) ) ) ) # ( !\reg_file|registers[27][4]~q\ & ( !\reg_file|registers[23][4]~q\ & ( (!sinstruction_IFID(23) & (((\reg_file|registers[19][4]~q\ & !sinstruction_IFID(24))))) # (sinstruction_IFID(23) & 
-- (\reg_file|registers[31][4]~q\ & ((sinstruction_IFID(24))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000010001000010101011101101011111000100010101111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(23),
	datab => \reg_file|ALT_INV_registers[31][4]~q\,
	datac => \reg_file|ALT_INV_registers[19][4]~q\,
	datad => ALT_INV_sinstruction_IFID(24),
	datae => \reg_file|ALT_INV_registers[27][4]~q\,
	dataf => \reg_file|ALT_INV_registers[23][4]~q\,
	combout => \sreaddata1_IDEX~47_combout\);

-- Location: FF_X68_Y13_N11
\reg_file|registers[30][4]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[30][4]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[30][4]~DUPLICATE_q\);

-- Location: LABCELL_X68_Y13_N18
\sreaddata1_IDEX~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~46_combout\ = ( \reg_file|registers[18][4]~q\ & ( sinstruction_IFID(23) & ( (!sinstruction_IFID(24) & (\reg_file|registers[22][4]~q\)) # (sinstruction_IFID(24) & ((\reg_file|registers[30][4]~DUPLICATE_q\))) ) ) ) # ( 
-- !\reg_file|registers[18][4]~q\ & ( sinstruction_IFID(23) & ( (!sinstruction_IFID(24) & (\reg_file|registers[22][4]~q\)) # (sinstruction_IFID(24) & ((\reg_file|registers[30][4]~DUPLICATE_q\))) ) ) ) # ( \reg_file|registers[18][4]~q\ & ( 
-- !sinstruction_IFID(23) & ( (!sinstruction_IFID(24)) # (\reg_file|registers[26][4]~q\) ) ) ) # ( !\reg_file|registers[18][4]~q\ & ( !sinstruction_IFID(23) & ( (\reg_file|registers[26][4]~q\ & sinstruction_IFID(24)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011111100111111001101010000010111110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[22][4]~q\,
	datab => \reg_file|ALT_INV_registers[26][4]~q\,
	datac => ALT_INV_sinstruction_IFID(24),
	datad => \reg_file|ALT_INV_registers[30][4]~DUPLICATE_q\,
	datae => \reg_file|ALT_INV_registers[18][4]~q\,
	dataf => ALT_INV_sinstruction_IFID(23),
	combout => \sreaddata1_IDEX~46_combout\);

-- Location: LABCELL_X71_Y6_N6
\sreaddata1_IDEX~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~48_combout\ = ( \sreaddata1_IDEX~47_combout\ & ( \sreaddata1_IDEX~46_combout\ & ( ((!\sinstruction_IFID[21]~DUPLICATE_q\ & ((\sreaddata1_IDEX~44_combout\))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & (\sreaddata1_IDEX~45_combout\))) # 
-- (sinstruction_IFID(22)) ) ) ) # ( !\sreaddata1_IDEX~47_combout\ & ( \sreaddata1_IDEX~46_combout\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & (((\sreaddata1_IDEX~44_combout\) # (sinstruction_IFID(22))))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & 
-- (\sreaddata1_IDEX~45_combout\ & (!sinstruction_IFID(22)))) ) ) ) # ( \sreaddata1_IDEX~47_combout\ & ( !\sreaddata1_IDEX~46_combout\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & (((!sinstruction_IFID(22) & \sreaddata1_IDEX~44_combout\)))) # 
-- (\sinstruction_IFID[21]~DUPLICATE_q\ & (((sinstruction_IFID(22))) # (\sreaddata1_IDEX~45_combout\))) ) ) ) # ( !\sreaddata1_IDEX~47_combout\ & ( !\sreaddata1_IDEX~46_combout\ & ( (!sinstruction_IFID(22) & ((!\sinstruction_IFID[21]~DUPLICATE_q\ & 
-- ((\sreaddata1_IDEX~44_combout\))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & (\sreaddata1_IDEX~45_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000010110000000101011011010100011010101110100001111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	datab => \ALT_INV_sreaddata1_IDEX~45_combout\,
	datac => ALT_INV_sinstruction_IFID(22),
	datad => \ALT_INV_sreaddata1_IDEX~44_combout\,
	datae => \ALT_INV_sreaddata1_IDEX~47_combout\,
	dataf => \ALT_INV_sreaddata1_IDEX~46_combout\,
	combout => \sreaddata1_IDEX~48_combout\);

-- Location: LABCELL_X68_Y6_N30
\sreaddata1_IDEX~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~52_combout\ = ( \reg_file|registers[4][4]~q\ & ( sinstruction_IFID(22) & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & (\reg_file|registers[6][4]~q\)) # (\sinstruction_IFID[21]~DUPLICATE_q\ & ((\reg_file|registers[7][4]~q\))) ) ) ) # ( 
-- !\reg_file|registers[4][4]~q\ & ( sinstruction_IFID(22) & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & (\reg_file|registers[6][4]~q\)) # (\sinstruction_IFID[21]~DUPLICATE_q\ & ((\reg_file|registers[7][4]~q\))) ) ) ) # ( \reg_file|registers[4][4]~q\ & ( 
-- !sinstruction_IFID(22) & ( (!\sinstruction_IFID[21]~DUPLICATE_q\) # (\reg_file|registers[5][4]~q\) ) ) ) # ( !\reg_file|registers[4][4]~q\ & ( !sinstruction_IFID(22) & ( (\reg_file|registers[5][4]~q\ & \sinstruction_IFID[21]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011111100111111001101010000010111110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[6][4]~q\,
	datab => \reg_file|ALT_INV_registers[5][4]~q\,
	datac => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	datad => \reg_file|ALT_INV_registers[7][4]~q\,
	datae => \reg_file|ALT_INV_registers[4][4]~q\,
	dataf => ALT_INV_sinstruction_IFID(22),
	combout => \sreaddata1_IDEX~52_combout\);

-- Location: FF_X64_Y5_N50
\reg_file|registers[10][4]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[4]~4_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[10][4]~DUPLICATE_q\);

-- Location: LABCELL_X64_Y5_N3
\sreaddata1_IDEX~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~49_combout\ = ( \reg_file|registers[9][4]~q\ & ( \reg_file|registers[8][4]~q\ & ( (!sinstruction_IFID(22)) # ((!\sinstruction_IFID[21]~DUPLICATE_q\ & ((\reg_file|registers[10][4]~DUPLICATE_q\))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & 
-- (\reg_file|registers[11][4]~q\))) ) ) ) # ( !\reg_file|registers[9][4]~q\ & ( \reg_file|registers[8][4]~q\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & (((!sinstruction_IFID(22)) # (\reg_file|registers[10][4]~DUPLICATE_q\)))) # 
-- (\sinstruction_IFID[21]~DUPLICATE_q\ & (\reg_file|registers[11][4]~q\ & (sinstruction_IFID(22)))) ) ) ) # ( \reg_file|registers[9][4]~q\ & ( !\reg_file|registers[8][4]~q\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & (((sinstruction_IFID(22) & 
-- \reg_file|registers[10][4]~DUPLICATE_q\)))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & (((!sinstruction_IFID(22))) # (\reg_file|registers[11][4]~q\))) ) ) ) # ( !\reg_file|registers[9][4]~q\ & ( !\reg_file|registers[8][4]~q\ & ( (sinstruction_IFID(22) & 
-- ((!\sinstruction_IFID[21]~DUPLICATE_q\ & ((\reg_file|registers[10][4]~DUPLICATE_q\))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & (\reg_file|registers[11][4]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101001100010011110111000001110011011111000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[11][4]~q\,
	datab => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	datac => ALT_INV_sinstruction_IFID(22),
	datad => \reg_file|ALT_INV_registers[10][4]~DUPLICATE_q\,
	datae => \reg_file|ALT_INV_registers[9][4]~q\,
	dataf => \reg_file|ALT_INV_registers[8][4]~q\,
	combout => \sreaddata1_IDEX~49_combout\);

-- Location: MLABCELL_X65_Y12_N39
\sreaddata1_IDEX~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~50_combout\ = ( \reg_file|registers[0][4]~q\ & ( \sinstruction_IFID[21]~DUPLICATE_q\ & ( (!sinstruction_IFID(22) & (\reg_file|registers[1][4]~q\)) # (sinstruction_IFID(22) & ((\reg_file|registers[3][4]~q\))) ) ) ) # ( 
-- !\reg_file|registers[0][4]~q\ & ( \sinstruction_IFID[21]~DUPLICATE_q\ & ( (!sinstruction_IFID(22) & (\reg_file|registers[1][4]~q\)) # (sinstruction_IFID(22) & ((\reg_file|registers[3][4]~q\))) ) ) ) # ( \reg_file|registers[0][4]~q\ & ( 
-- !\sinstruction_IFID[21]~DUPLICATE_q\ & ( (!sinstruction_IFID(22)) # (\reg_file|registers[2][4]~q\) ) ) ) # ( !\reg_file|registers[0][4]~q\ & ( !\sinstruction_IFID[21]~DUPLICATE_q\ & ( (\reg_file|registers[2][4]~q\ & sinstruction_IFID(22)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111111110000111101010101001100110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[1][4]~q\,
	datab => \reg_file|ALT_INV_registers[3][4]~q\,
	datac => \reg_file|ALT_INV_registers[2][4]~q\,
	datad => ALT_INV_sinstruction_IFID(22),
	datae => \reg_file|ALT_INV_registers[0][4]~q\,
	dataf => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	combout => \sreaddata1_IDEX~50_combout\);

-- Location: FF_X61_Y11_N49
\reg_file|registers[14][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[4]~4_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[14][4]~q\);

-- Location: LABCELL_X61_Y11_N0
\sreaddata1_IDEX~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~51_combout\ = ( \reg_file|registers[12][4]~q\ & ( sinstruction_IFID(22) & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & ((\reg_file|registers[14][4]~q\))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & (\reg_file|registers[15][4]~q\)) ) ) ) # ( 
-- !\reg_file|registers[12][4]~q\ & ( sinstruction_IFID(22) & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & ((\reg_file|registers[14][4]~q\))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & (\reg_file|registers[15][4]~q\)) ) ) ) # ( \reg_file|registers[12][4]~q\ & ( 
-- !sinstruction_IFID(22) & ( (!\sinstruction_IFID[21]~DUPLICATE_q\) # (\reg_file|registers[13][4]~q\) ) ) ) # ( !\reg_file|registers[12][4]~q\ & ( !sinstruction_IFID(22) & ( (\sinstruction_IFID[21]~DUPLICATE_q\ & \reg_file|registers[13][4]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111100001111111100110101001101010011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[15][4]~q\,
	datab => \reg_file|ALT_INV_registers[14][4]~q\,
	datac => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	datad => \reg_file|ALT_INV_registers[13][4]~q\,
	datae => \reg_file|ALT_INV_registers[12][4]~q\,
	dataf => ALT_INV_sinstruction_IFID(22),
	combout => \sreaddata1_IDEX~51_combout\);

-- Location: LABCELL_X71_Y6_N33
\sreaddata1_IDEX~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~53_combout\ = ( \sreaddata1_IDEX~51_combout\ & ( sinstruction_IFID(23) & ( (\sinstruction_IFID[24]~DUPLICATE_q\) # (\sreaddata1_IDEX~52_combout\) ) ) ) # ( !\sreaddata1_IDEX~51_combout\ & ( sinstruction_IFID(23) & ( 
-- (\sreaddata1_IDEX~52_combout\ & !\sinstruction_IFID[24]~DUPLICATE_q\) ) ) ) # ( \sreaddata1_IDEX~51_combout\ & ( !sinstruction_IFID(23) & ( (!\sinstruction_IFID[24]~DUPLICATE_q\ & ((\sreaddata1_IDEX~50_combout\))) # (\sinstruction_IFID[24]~DUPLICATE_q\ & 
-- (\sreaddata1_IDEX~49_combout\)) ) ) ) # ( !\sreaddata1_IDEX~51_combout\ & ( !sinstruction_IFID(23) & ( (!\sinstruction_IFID[24]~DUPLICATE_q\ & ((\sreaddata1_IDEX~50_combout\))) # (\sinstruction_IFID[24]~DUPLICATE_q\ & (\sreaddata1_IDEX~49_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111101000100010001000111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sreaddata1_IDEX~52_combout\,
	datab => \ALT_INV_sinstruction_IFID[24]~DUPLICATE_q\,
	datac => \ALT_INV_sreaddata1_IDEX~49_combout\,
	datad => \ALT_INV_sreaddata1_IDEX~50_combout\,
	datae => \ALT_INV_sreaddata1_IDEX~51_combout\,
	dataf => ALT_INV_sinstruction_IFID(23),
	combout => \sreaddata1_IDEX~53_combout\);

-- Location: LABCELL_X71_Y6_N57
\sreaddata1_IDEX~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~54_combout\ = ( sinstruction_IFID(25) & ( \sreaddata1_IDEX~53_combout\ & ( \sreaddata1_IDEX~48_combout\ ) ) ) # ( !sinstruction_IFID(25) & ( \sreaddata1_IDEX~53_combout\ ) ) # ( sinstruction_IFID(25) & ( !\sreaddata1_IDEX~53_combout\ & ( 
-- \sreaddata1_IDEX~48_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111111111111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_sreaddata1_IDEX~48_combout\,
	datae => ALT_INV_sinstruction_IFID(25),
	dataf => \ALT_INV_sreaddata1_IDEX~53_combout\,
	combout => \sreaddata1_IDEX~54_combout\);

-- Location: FF_X71_Y6_N59
\sreaddata1_IDEX[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sreaddata1_IDEX~54_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata1_IDEX(4));

-- Location: LABCELL_X74_Y8_N33
\forward|Mux27~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux27~0_combout\ = ( \forward|rd1_out[0]~2_combout\ & ( (!\forward|Mux3~0_combout\ & ((\mux_jal|output[4]~4_combout\))) # (\forward|Mux3~0_combout\ & (sreaddata1_IDEX(4))) ) ) # ( !\forward|rd1_out[0]~2_combout\ & ( (!\forward|Mux3~0_combout\ & 
-- (salumainresult_EXMEM(4))) # (\forward|Mux3~0_combout\ & ((sreaddata1_IDEX(4)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux3~0_combout\,
	datab => ALT_INV_salumainresult_EXMEM(4),
	datac => ALT_INV_sreaddata1_IDEX(4),
	datad => \mux_jal|ALT_INV_output[4]~4_combout\,
	dataf => \forward|ALT_INV_rd1_out[0]~2_combout\,
	combout => \forward|Mux27~0_combout\);

-- Location: LABCELL_X79_Y7_N24
\alu_main|Mux26~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux26~3_combout\ = ( sinstruction_IDEX(10) & ( (!\forward|Mux27~0_combout\ & ((!salucontrol_IDEX(1) & ((!salucontrol_IDEX(0)))) # (salucontrol_IDEX(1) & (!\alu_main|ShiftLeft1~6_combout\)))) ) ) # ( !sinstruction_IDEX(10) & ( 
-- (!\forward|Mux27~0_combout\ & ((!\alu_main|ShiftLeft1~6_combout\) # ((!salucontrol_IDEX(1))))) # (\forward|Mux27~0_combout\ & (((salucontrol_IDEX(0) & !salucontrol_IDEX(1))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111110001000101011111000100010100000100010001010000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux27~0_combout\,
	datab => \alu_main|ALT_INV_ShiftLeft1~6_combout\,
	datac => ALT_INV_salucontrol_IDEX(0),
	datad => ALT_INV_salucontrol_IDEX(1),
	dataf => ALT_INV_sinstruction_IDEX(10),
	combout => \alu_main|Mux26~3_combout\);

-- Location: LABCELL_X83_Y7_N54
\alu_main|Mux25~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux25~1_combout\ = ( \alu_main|ShiftLeft1~40_combout\ & ( \alu_main|ShiftLeft1~29_combout\ & ( ((!\forward|Mux28~0_combout\ & (\alu_main|ShiftLeft1~44_combout\)) # (\forward|Mux28~0_combout\ & ((\alu_main|ShiftLeft1~36_combout\)))) # 
-- (\forward|Mux29~0_combout\) ) ) ) # ( !\alu_main|ShiftLeft1~40_combout\ & ( \alu_main|ShiftLeft1~29_combout\ & ( (!\forward|Mux29~0_combout\ & ((!\forward|Mux28~0_combout\ & (\alu_main|ShiftLeft1~44_combout\)) # (\forward|Mux28~0_combout\ & 
-- ((\alu_main|ShiftLeft1~36_combout\))))) # (\forward|Mux29~0_combout\ & (((\forward|Mux28~0_combout\)))) ) ) ) # ( \alu_main|ShiftLeft1~40_combout\ & ( !\alu_main|ShiftLeft1~29_combout\ & ( (!\forward|Mux29~0_combout\ & ((!\forward|Mux28~0_combout\ & 
-- (\alu_main|ShiftLeft1~44_combout\)) # (\forward|Mux28~0_combout\ & ((\alu_main|ShiftLeft1~36_combout\))))) # (\forward|Mux29~0_combout\ & (((!\forward|Mux28~0_combout\)))) ) ) ) # ( !\alu_main|ShiftLeft1~40_combout\ & ( !\alu_main|ShiftLeft1~29_combout\ & 
-- ( (!\forward|Mux29~0_combout\ & ((!\forward|Mux28~0_combout\ & (\alu_main|ShiftLeft1~44_combout\)) # (\forward|Mux28~0_combout\ & ((\alu_main|ShiftLeft1~36_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100011100000111110001000011010011110111001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_ShiftLeft1~44_combout\,
	datab => \forward|ALT_INV_Mux29~0_combout\,
	datac => \forward|ALT_INV_Mux28~0_combout\,
	datad => \alu_main|ALT_INV_ShiftLeft1~36_combout\,
	datae => \alu_main|ALT_INV_ShiftLeft1~40_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft1~29_combout\,
	combout => \alu_main|Mux25~1_combout\);

-- Location: LABCELL_X79_Y7_N12
\alu_main|Mux25~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux25~2_combout\ = ( \alu_main|ShiftRight1~39_combout\ & ( (!\alu_main|Mux26~3_combout\ & (\alu_main|Mux26~2_combout\ & (\alu_main|ShiftLeft1~22_combout\))) # (\alu_main|Mux26~3_combout\ & (((\alu_main|Mux25~1_combout\)) # 
-- (\alu_main|Mux26~2_combout\))) ) ) # ( !\alu_main|ShiftRight1~39_combout\ & ( (!\alu_main|Mux26~3_combout\ & (\alu_main|Mux26~2_combout\ & (\alu_main|ShiftLeft1~22_combout\))) # (\alu_main|Mux26~3_combout\ & (!\alu_main|Mux26~2_combout\ & 
-- ((\alu_main|Mux25~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000000100100011000010011010101110001001101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux26~3_combout\,
	datab => \alu_main|ALT_INV_Mux26~2_combout\,
	datac => \alu_main|ALT_INV_ShiftLeft1~22_combout\,
	datad => \alu_main|ALT_INV_Mux25~1_combout\,
	dataf => \alu_main|ALT_INV_ShiftRight1~39_combout\,
	combout => \alu_main|Mux25~2_combout\);

-- Location: MLABCELL_X82_Y7_N6
\alu_main|Mux25~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux25~0_combout\ = ( \alu_main|ShiftLeft0~28_combout\ & ( \alu_main|ShiftLeft0~39_combout\ & ( ((!\sinstruction_IDEX[9]~DUPLICATE_q\ & (\alu_main|ShiftLeft0~43_combout\)) # (\sinstruction_IDEX[9]~DUPLICATE_q\ & 
-- ((\alu_main|ShiftLeft0~35_combout\)))) # (sinstruction_IDEX(8)) ) ) ) # ( !\alu_main|ShiftLeft0~28_combout\ & ( \alu_main|ShiftLeft0~39_combout\ & ( (!sinstruction_IDEX(8) & ((!\sinstruction_IDEX[9]~DUPLICATE_q\ & (\alu_main|ShiftLeft0~43_combout\)) # 
-- (\sinstruction_IDEX[9]~DUPLICATE_q\ & ((\alu_main|ShiftLeft0~35_combout\))))) # (sinstruction_IDEX(8) & (!\sinstruction_IDEX[9]~DUPLICATE_q\)) ) ) ) # ( \alu_main|ShiftLeft0~28_combout\ & ( !\alu_main|ShiftLeft0~39_combout\ & ( (!sinstruction_IDEX(8) & 
-- ((!\sinstruction_IDEX[9]~DUPLICATE_q\ & (\alu_main|ShiftLeft0~43_combout\)) # (\sinstruction_IDEX[9]~DUPLICATE_q\ & ((\alu_main|ShiftLeft0~35_combout\))))) # (sinstruction_IDEX(8) & (\sinstruction_IDEX[9]~DUPLICATE_q\)) ) ) ) # ( 
-- !\alu_main|ShiftLeft0~28_combout\ & ( !\alu_main|ShiftLeft0~39_combout\ & ( (!sinstruction_IDEX(8) & ((!\sinstruction_IDEX[9]~DUPLICATE_q\ & (\alu_main|ShiftLeft0~43_combout\)) # (\sinstruction_IDEX[9]~DUPLICATE_q\ & 
-- ((\alu_main|ShiftLeft0~35_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000110010011101101001100011011100101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IDEX(8),
	datab => \ALT_INV_sinstruction_IDEX[9]~DUPLICATE_q\,
	datac => \alu_main|ALT_INV_ShiftLeft0~43_combout\,
	datad => \alu_main|ALT_INV_ShiftLeft0~35_combout\,
	datae => \alu_main|ALT_INV_ShiftLeft0~28_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft0~39_combout\,
	combout => \alu_main|Mux25~0_combout\);

-- Location: LABCELL_X79_Y7_N0
\alu_main|Mux25~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux25~3_combout\ = ( \alu_main|ShiftLeft0~21_combout\ & ( \alu_main|Mux25~0_combout\ & ( ((!\alu_main|Mux26~4_combout\ & (\alu_main|Mux25~2_combout\)) # (\alu_main|Mux26~4_combout\ & ((\alu_main|ShiftRight0~39_combout\)))) # 
-- (\alu_main|Mux26~5_combout\) ) ) ) # ( !\alu_main|ShiftLeft0~21_combout\ & ( \alu_main|Mux25~0_combout\ & ( (!\alu_main|Mux26~5_combout\ & ((!\alu_main|Mux26~4_combout\ & (\alu_main|Mux25~2_combout\)) # (\alu_main|Mux26~4_combout\ & 
-- ((\alu_main|ShiftRight0~39_combout\))))) # (\alu_main|Mux26~5_combout\ & (((!\alu_main|Mux26~4_combout\)))) ) ) ) # ( \alu_main|ShiftLeft0~21_combout\ & ( !\alu_main|Mux25~0_combout\ & ( (!\alu_main|Mux26~5_combout\ & ((!\alu_main|Mux26~4_combout\ & 
-- (\alu_main|Mux25~2_combout\)) # (\alu_main|Mux26~4_combout\ & ((\alu_main|ShiftRight0~39_combout\))))) # (\alu_main|Mux26~5_combout\ & (((\alu_main|Mux26~4_combout\)))) ) ) ) # ( !\alu_main|ShiftLeft0~21_combout\ & ( !\alu_main|Mux25~0_combout\ & ( 
-- (!\alu_main|Mux26~5_combout\ & ((!\alu_main|Mux26~4_combout\ & (\alu_main|Mux25~2_combout\)) # (\alu_main|Mux26~4_combout\ & ((\alu_main|ShiftRight0~39_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000001010001000100101111101110111000010100111011101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux26~5_combout\,
	datab => \alu_main|ALT_INV_Mux25~2_combout\,
	datac => \alu_main|ALT_INV_ShiftRight0~39_combout\,
	datad => \alu_main|ALT_INV_Mux26~4_combout\,
	datae => \alu_main|ALT_INV_ShiftLeft0~21_combout\,
	dataf => \alu_main|ALT_INV_Mux25~0_combout\,
	combout => \alu_main|Mux25~3_combout\);

-- Location: MLABCELL_X78_Y9_N48
\alu_main|Mux25~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux25~4_combout\ = ( \alu_main|Add0~101_sumout\ & ( (!salucontrol_IDEX(0) & (((\mux_alu|output[25]~48_combout\ & \forward|Mux6~0_combout\)) # (salucontrol_IDEX(1)))) # (salucontrol_IDEX(0) & (!salucontrol_IDEX(1) & ((\forward|Mux6~0_combout\) # 
-- (\mux_alu|output[25]~48_combout\)))) ) ) # ( !\alu_main|Add0~101_sumout\ & ( (!salucontrol_IDEX(1) & ((!salucontrol_IDEX(0) & (\mux_alu|output[25]~48_combout\ & \forward|Mux6~0_combout\)) # (salucontrol_IDEX(0) & ((\forward|Mux6~0_combout\) # 
-- (\mux_alu|output[25]~48_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010001001100000001000100110000100110011011100010011001101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salucontrol_IDEX(0),
	datab => ALT_INV_salucontrol_IDEX(1),
	datac => \mux_alu|ALT_INV_output[25]~48_combout\,
	datad => \forward|ALT_INV_Mux6~0_combout\,
	dataf => \alu_main|ALT_INV_Add0~101_sumout\,
	combout => \alu_main|Mux25~4_combout\);

-- Location: LABCELL_X79_Y7_N18
\alu_main|Mux25~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux25~5_combout\ = ( \alu_main|Mux26~1_combout\ & ( \mux_alu|output[25]~48_combout\ & ( (\alu_main|Mux26~0_combout\) # (\alu_main|Mux25~3_combout\) ) ) ) # ( !\alu_main|Mux26~1_combout\ & ( \mux_alu|output[25]~48_combout\ & ( 
-- (\alu_main|Mux25~4_combout\ & !\alu_main|Mux26~0_combout\) ) ) ) # ( \alu_main|Mux26~1_combout\ & ( !\mux_alu|output[25]~48_combout\ & ( (\alu_main|Mux25~3_combout\ & !\alu_main|Mux26~0_combout\) ) ) ) # ( !\alu_main|Mux26~1_combout\ & ( 
-- !\mux_alu|output[25]~48_combout\ & ( (!\alu_main|Mux26~0_combout\ & (\alu_main|Mux25~4_combout\)) # (\alu_main|Mux26~0_combout\ & ((!\forward|Mux6~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111110000010101010000000000110011000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux25~3_combout\,
	datab => \alu_main|ALT_INV_Mux25~4_combout\,
	datac => \forward|ALT_INV_Mux6~0_combout\,
	datad => \alu_main|ALT_INV_Mux26~0_combout\,
	datae => \alu_main|ALT_INV_Mux26~1_combout\,
	dataf => \mux_alu|ALT_INV_output[25]~48_combout\,
	combout => \alu_main|Mux25~5_combout\);

-- Location: LABCELL_X79_Y7_N39
\alu_main|Result[25]\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Result\(25) = ( \alu_main|Mux25~5_combout\ & ( (!\alu_main|Mux32~0_combout\) # (\alu_main|Result\(25)) ) ) # ( !\alu_main|Mux25~5_combout\ & ( (\alu_main|Result\(25) & \alu_main|Mux32~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \alu_main|ALT_INV_Result\(25),
	datad => \alu_main|ALT_INV_Mux32~0_combout\,
	dataf => \alu_main|ALT_INV_Mux25~5_combout\,
	combout => \alu_main|Result\(25));

-- Location: FF_X79_Y7_N5
\salumainresult_EXMEM[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \alu_main|Result\(25),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => salumainresult_EXMEM(25));

-- Location: LABCELL_X77_Y6_N21
\salumainresult_MEMWB[25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \salumainresult_MEMWB[25]~feeder_combout\ = ( salumainresult_EXMEM(25) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_salumainresult_EXMEM(25),
	combout => \salumainresult_MEMWB[25]~feeder_combout\);

-- Location: FF_X77_Y6_N23
\salumainresult_MEMWB[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \salumainresult_MEMWB[25]~feeder_combout\,
	sclr => \process_8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => salumainresult_MEMWB(25));

-- Location: FF_X78_Y8_N28
\smemreaddata_MEMWB[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \mem|altsyncram_component|auto_generated|q_a\(25),
	sclr => \process_8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => smemreaddata_MEMWB(25));

-- Location: MLABCELL_X82_Y10_N33
\spc_EXMEM[25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \spc_EXMEM[25]~feeder_combout\ = ( spc_IDEX(25) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_spc_IDEX(25),
	combout => \spc_EXMEM[25]~feeder_combout\);

-- Location: FF_X82_Y10_N34
\spc_EXMEM[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \spc_EXMEM[25]~feeder_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_EXMEM(25));

-- Location: MLABCELL_X84_Y6_N39
\spc_MEMWB[25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \spc_MEMWB[25]~feeder_combout\ = ( spc_EXMEM(25) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_spc_EXMEM(25),
	combout => \spc_MEMWB[25]~feeder_combout\);

-- Location: FF_X84_Y6_N40
\spc_MEMWB[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \spc_MEMWB[25]~feeder_combout\,
	sclr => \process_8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_MEMWB(25));

-- Location: MLABCELL_X72_Y6_N9
\mux_jal|output[25]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_jal|output[25]~25_combout\ = ( \sjal_MEMWB~q\ & ( spc_MEMWB(25) ) ) # ( !\sjal_MEMWB~q\ & ( spc_MEMWB(25) & ( (!\smemtoreg_MEMWB~DUPLICATE_q\ & (salumainresult_MEMWB(25))) # (\smemtoreg_MEMWB~DUPLICATE_q\ & ((smemreaddata_MEMWB(25)))) ) ) ) # ( 
-- !\sjal_MEMWB~q\ & ( !spc_MEMWB(25) & ( (!\smemtoreg_MEMWB~DUPLICATE_q\ & (salumainresult_MEMWB(25))) # (\smemtoreg_MEMWB~DUPLICATE_q\ & ((smemreaddata_MEMWB(25)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111000000000000000001010000010111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salumainresult_MEMWB(25),
	datac => \ALT_INV_smemtoreg_MEMWB~DUPLICATE_q\,
	datad => ALT_INV_smemreaddata_MEMWB(25),
	datae => \ALT_INV_sjal_MEMWB~q\,
	dataf => ALT_INV_spc_MEMWB(25),
	combout => \mux_jal|output[25]~25_combout\);

-- Location: LABCELL_X60_Y8_N18
\reg_file|registers[15][25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[15][25]~feeder_combout\ = ( \mux_jal|output[25]~25_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[25]~25_combout\,
	combout => \reg_file|registers[15][25]~feeder_combout\);

-- Location: FF_X60_Y8_N20
\reg_file|registers[15][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[15][25]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[15][25]~q\);

-- Location: LABCELL_X60_Y8_N54
\sreaddata2_IDEX~282\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~282_combout\ = ( \reg_file|registers[14][25]~q\ & ( \reg_file|registers[12][25]~q\ & ( (!sinstruction_IFID(16)) # ((!sinstruction_IFID(17) & ((\reg_file|registers[13][25]~q\))) # (sinstruction_IFID(17) & (\reg_file|registers[15][25]~q\))) 
-- ) ) ) # ( !\reg_file|registers[14][25]~q\ & ( \reg_file|registers[12][25]~q\ & ( (!sinstruction_IFID(17) & (((!sinstruction_IFID(16)) # (\reg_file|registers[13][25]~q\)))) # (sinstruction_IFID(17) & (\reg_file|registers[15][25]~q\ & 
-- ((sinstruction_IFID(16))))) ) ) ) # ( \reg_file|registers[14][25]~q\ & ( !\reg_file|registers[12][25]~q\ & ( (!sinstruction_IFID(17) & (((\reg_file|registers[13][25]~q\ & sinstruction_IFID(16))))) # (sinstruction_IFID(17) & (((!sinstruction_IFID(16))) # 
-- (\reg_file|registers[15][25]~q\))) ) ) ) # ( !\reg_file|registers[14][25]~q\ & ( !\reg_file|registers[12][25]~q\ & ( (sinstruction_IFID(16) & ((!sinstruction_IFID(17) & ((\reg_file|registers[13][25]~q\))) # (sinstruction_IFID(17) & 
-- (\reg_file|registers[15][25]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110101000011110011010111110000001101011111111100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[15][25]~q\,
	datab => \reg_file|ALT_INV_registers[13][25]~q\,
	datac => ALT_INV_sinstruction_IFID(17),
	datad => ALT_INV_sinstruction_IFID(16),
	datae => \reg_file|ALT_INV_registers[14][25]~q\,
	dataf => \reg_file|ALT_INV_registers[12][25]~q\,
	combout => \sreaddata2_IDEX~282_combout\);

-- Location: LABCELL_X64_Y7_N45
\sreaddata2_IDEX~280\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~280_combout\ = ( sinstruction_IFID(16) & ( \reg_file|registers[8][25]~q\ & ( (!sinstruction_IFID(17) & ((\reg_file|registers[9][25]~q\))) # (sinstruction_IFID(17) & (\reg_file|registers[11][25]~q\)) ) ) ) # ( !sinstruction_IFID(16) & ( 
-- \reg_file|registers[8][25]~q\ & ( (!sinstruction_IFID(17)) # (\reg_file|registers[10][25]~q\) ) ) ) # ( sinstruction_IFID(16) & ( !\reg_file|registers[8][25]~q\ & ( (!sinstruction_IFID(17) & ((\reg_file|registers[9][25]~q\))) # (sinstruction_IFID(17) & 
-- (\reg_file|registers[11][25]~q\)) ) ) ) # ( !sinstruction_IFID(16) & ( !\reg_file|registers[8][25]~q\ & ( (\reg_file|registers[10][25]~q\ & sinstruction_IFID(17)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111001100110101010111111111000011110011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[11][25]~q\,
	datab => \reg_file|ALT_INV_registers[9][25]~q\,
	datac => \reg_file|ALT_INV_registers[10][25]~q\,
	datad => ALT_INV_sinstruction_IFID(17),
	datae => ALT_INV_sinstruction_IFID(16),
	dataf => \reg_file|ALT_INV_registers[8][25]~q\,
	combout => \sreaddata2_IDEX~280_combout\);

-- Location: FF_X72_Y6_N37
\reg_file|registers[7][25]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[7][25]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[7][25]~DUPLICATE_q\);

-- Location: LABCELL_X70_Y6_N27
\sreaddata2_IDEX~283\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~283_combout\ = ( sinstruction_IFID(17) & ( \reg_file|registers[4][25]~q\ & ( (!sinstruction_IFID(16) & (\reg_file|registers[6][25]~q\)) # (sinstruction_IFID(16) & ((\reg_file|registers[7][25]~DUPLICATE_q\))) ) ) ) # ( 
-- !sinstruction_IFID(17) & ( \reg_file|registers[4][25]~q\ & ( (!sinstruction_IFID(16)) # (\reg_file|registers[5][25]~q\) ) ) ) # ( sinstruction_IFID(17) & ( !\reg_file|registers[4][25]~q\ & ( (!sinstruction_IFID(16) & (\reg_file|registers[6][25]~q\)) # 
-- (sinstruction_IFID(16) & ((\reg_file|registers[7][25]~DUPLICATE_q\))) ) ) ) # ( !sinstruction_IFID(17) & ( !\reg_file|registers[4][25]~q\ & ( (sinstruction_IFID(16) & \reg_file|registers[5][25]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101001000100111011110101111101011110010001001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(16),
	datab => \reg_file|ALT_INV_registers[6][25]~q\,
	datac => \reg_file|ALT_INV_registers[5][25]~q\,
	datad => \reg_file|ALT_INV_registers[7][25]~DUPLICATE_q\,
	datae => ALT_INV_sinstruction_IFID(17),
	dataf => \reg_file|ALT_INV_registers[4][25]~q\,
	combout => \sreaddata2_IDEX~283_combout\);

-- Location: MLABCELL_X65_Y11_N33
\sreaddata2_IDEX~281\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~281_combout\ = ( \reg_file|registers[2][25]~q\ & ( sinstruction_IFID(16) & ( (!sinstruction_IFID(17) & (\reg_file|registers[1][25]~q\)) # (sinstruction_IFID(17) & ((\reg_file|registers[3][25]~q\))) ) ) ) # ( !\reg_file|registers[2][25]~q\ 
-- & ( sinstruction_IFID(16) & ( (!sinstruction_IFID(17) & (\reg_file|registers[1][25]~q\)) # (sinstruction_IFID(17) & ((\reg_file|registers[3][25]~q\))) ) ) ) # ( \reg_file|registers[2][25]~q\ & ( !sinstruction_IFID(16) & ( (sinstruction_IFID(17)) # 
-- (\reg_file|registers[0][25]~q\) ) ) ) # ( !\reg_file|registers[2][25]~q\ & ( !sinstruction_IFID(16) & ( (\reg_file|registers[0][25]~q\ & !sinstruction_IFID(17)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011111111111101010101001100110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[1][25]~q\,
	datab => \reg_file|ALT_INV_registers[3][25]~q\,
	datac => \reg_file|ALT_INV_registers[0][25]~q\,
	datad => ALT_INV_sinstruction_IFID(17),
	datae => \reg_file|ALT_INV_registers[2][25]~q\,
	dataf => ALT_INV_sinstruction_IFID(16),
	combout => \sreaddata2_IDEX~281_combout\);

-- Location: LABCELL_X71_Y6_N51
\sreaddata2_IDEX~284\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~284_combout\ = ( sinstruction_IFID(19) & ( \sreaddata2_IDEX~281_combout\ & ( (!sinstruction_IFID(18) & ((\sreaddata2_IDEX~280_combout\))) # (sinstruction_IFID(18) & (\sreaddata2_IDEX~282_combout\)) ) ) ) # ( !sinstruction_IFID(19) & ( 
-- \sreaddata2_IDEX~281_combout\ & ( (!sinstruction_IFID(18)) # (\sreaddata2_IDEX~283_combout\) ) ) ) # ( sinstruction_IFID(19) & ( !\sreaddata2_IDEX~281_combout\ & ( (!sinstruction_IFID(18) & ((\sreaddata2_IDEX~280_combout\))) # (sinstruction_IFID(18) & 
-- (\sreaddata2_IDEX~282_combout\)) ) ) ) # ( !sinstruction_IFID(19) & ( !\sreaddata2_IDEX~281_combout\ & ( (sinstruction_IFID(18) & \sreaddata2_IDEX~283_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000111010001110111001100111111110001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sreaddata2_IDEX~282_combout\,
	datab => ALT_INV_sinstruction_IFID(18),
	datac => \ALT_INV_sreaddata2_IDEX~280_combout\,
	datad => \ALT_INV_sreaddata2_IDEX~283_combout\,
	datae => ALT_INV_sinstruction_IFID(19),
	dataf => \ALT_INV_sreaddata2_IDEX~281_combout\,
	combout => \sreaddata2_IDEX~284_combout\);

-- Location: LABCELL_X66_Y6_N15
\sreaddata2_IDEX~275\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~275_combout\ = ( \reg_file|registers[28][25]~q\ & ( \reg_file|registers[20][25]~q\ & ( ((!sinstruction_IFID(19) & (\reg_file|registers[16][25]~q\)) # (sinstruction_IFID(19) & ((\reg_file|registers[24][25]~q\)))) # (sinstruction_IFID(18)) 
-- ) ) ) # ( !\reg_file|registers[28][25]~q\ & ( \reg_file|registers[20][25]~q\ & ( (!sinstruction_IFID(19) & (((\reg_file|registers[16][25]~q\)) # (sinstruction_IFID(18)))) # (sinstruction_IFID(19) & (!sinstruction_IFID(18) & 
-- ((\reg_file|registers[24][25]~q\)))) ) ) ) # ( \reg_file|registers[28][25]~q\ & ( !\reg_file|registers[20][25]~q\ & ( (!sinstruction_IFID(19) & (!sinstruction_IFID(18) & (\reg_file|registers[16][25]~q\))) # (sinstruction_IFID(19) & 
-- (((\reg_file|registers[24][25]~q\)) # (sinstruction_IFID(18)))) ) ) ) # ( !\reg_file|registers[28][25]~q\ & ( !\reg_file|registers[20][25]~q\ & ( (!sinstruction_IFID(18) & ((!sinstruction_IFID(19) & (\reg_file|registers[16][25]~q\)) # 
-- (sinstruction_IFID(19) & ((\reg_file|registers[24][25]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000110010101110100101010011011100011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(19),
	datab => ALT_INV_sinstruction_IFID(18),
	datac => \reg_file|ALT_INV_registers[16][25]~q\,
	datad => \reg_file|ALT_INV_registers[24][25]~q\,
	datae => \reg_file|ALT_INV_registers[28][25]~q\,
	dataf => \reg_file|ALT_INV_registers[20][25]~q\,
	combout => \sreaddata2_IDEX~275_combout\);

-- Location: LABCELL_X67_Y8_N3
\sreaddata2_IDEX~276\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~276_combout\ = ( \reg_file|registers[29][25]~q\ & ( \reg_file|registers[25][25]~q\ & ( ((!\sinstruction_IFID[18]~DUPLICATE_q\ & ((\reg_file|registers[17][25]~q\))) # (\sinstruction_IFID[18]~DUPLICATE_q\ & 
-- (\reg_file|registers[21][25]~q\))) # (sinstruction_IFID(19)) ) ) ) # ( !\reg_file|registers[29][25]~q\ & ( \reg_file|registers[25][25]~q\ & ( (!sinstruction_IFID(19) & ((!\sinstruction_IFID[18]~DUPLICATE_q\ & ((\reg_file|registers[17][25]~q\))) # 
-- (\sinstruction_IFID[18]~DUPLICATE_q\ & (\reg_file|registers[21][25]~q\)))) # (sinstruction_IFID(19) & (!\sinstruction_IFID[18]~DUPLICATE_q\)) ) ) ) # ( \reg_file|registers[29][25]~q\ & ( !\reg_file|registers[25][25]~q\ & ( (!sinstruction_IFID(19) & 
-- ((!\sinstruction_IFID[18]~DUPLICATE_q\ & ((\reg_file|registers[17][25]~q\))) # (\sinstruction_IFID[18]~DUPLICATE_q\ & (\reg_file|registers[21][25]~q\)))) # (sinstruction_IFID(19) & (\sinstruction_IFID[18]~DUPLICATE_q\)) ) ) ) # ( 
-- !\reg_file|registers[29][25]~q\ & ( !\reg_file|registers[25][25]~q\ & ( (!sinstruction_IFID(19) & ((!\sinstruction_IFID[18]~DUPLICATE_q\ & ((\reg_file|registers[17][25]~q\))) # (\sinstruction_IFID[18]~DUPLICATE_q\ & (\reg_file|registers[21][25]~q\)))) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000100111001101101000110110011100101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(19),
	datab => \ALT_INV_sinstruction_IFID[18]~DUPLICATE_q\,
	datac => \reg_file|ALT_INV_registers[21][25]~q\,
	datad => \reg_file|ALT_INV_registers[17][25]~q\,
	datae => \reg_file|ALT_INV_registers[29][25]~q\,
	dataf => \reg_file|ALT_INV_registers[25][25]~q\,
	combout => \sreaddata2_IDEX~276_combout\);

-- Location: FF_X70_Y11_N20
\reg_file|registers[18][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[25]~25_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[18][25]~q\);

-- Location: LABCELL_X71_Y11_N21
\sreaddata2_IDEX~277\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~277_combout\ = ( \reg_file|registers[18][25]~q\ & ( \reg_file|registers[26][25]~q\ & ( (!\sinstruction_IFID[18]~DUPLICATE_q\) # ((!sinstruction_IFID(19) & (\reg_file|registers[22][25]~q\)) # (sinstruction_IFID(19) & 
-- ((\reg_file|registers[30][25]~q\)))) ) ) ) # ( !\reg_file|registers[18][25]~q\ & ( \reg_file|registers[26][25]~q\ & ( (!sinstruction_IFID(19) & (\reg_file|registers[22][25]~q\ & ((\sinstruction_IFID[18]~DUPLICATE_q\)))) # (sinstruction_IFID(19) & 
-- (((!\sinstruction_IFID[18]~DUPLICATE_q\) # (\reg_file|registers[30][25]~q\)))) ) ) ) # ( \reg_file|registers[18][25]~q\ & ( !\reg_file|registers[26][25]~q\ & ( (!sinstruction_IFID(19) & (((!\sinstruction_IFID[18]~DUPLICATE_q\)) # 
-- (\reg_file|registers[22][25]~q\))) # (sinstruction_IFID(19) & (((\reg_file|registers[30][25]~q\ & \sinstruction_IFID[18]~DUPLICATE_q\)))) ) ) ) # ( !\reg_file|registers[18][25]~q\ & ( !\reg_file|registers[26][25]~q\ & ( 
-- (\sinstruction_IFID[18]~DUPLICATE_q\ & ((!sinstruction_IFID(19) & (\reg_file|registers[22][25]~q\)) # (sinstruction_IFID(19) & ((\reg_file|registers[30][25]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010011111100000101001100001111010100111111111101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[22][25]~q\,
	datab => \reg_file|ALT_INV_registers[30][25]~q\,
	datac => ALT_INV_sinstruction_IFID(19),
	datad => \ALT_INV_sinstruction_IFID[18]~DUPLICATE_q\,
	datae => \reg_file|ALT_INV_registers[18][25]~q\,
	dataf => \reg_file|ALT_INV_registers[26][25]~q\,
	combout => \sreaddata2_IDEX~277_combout\);

-- Location: LABCELL_X64_Y13_N9
\sreaddata2_IDEX~278\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~278_combout\ = ( sinstruction_IFID(18) & ( \reg_file|registers[23][25]~q\ & ( (!sinstruction_IFID(19)) # (\reg_file|registers[31][25]~q\) ) ) ) # ( !sinstruction_IFID(18) & ( \reg_file|registers[23][25]~q\ & ( (!sinstruction_IFID(19) & 
-- ((\reg_file|registers[19][25]~q\))) # (sinstruction_IFID(19) & (\reg_file|registers[27][25]~q\)) ) ) ) # ( sinstruction_IFID(18) & ( !\reg_file|registers[23][25]~q\ & ( (\reg_file|registers[31][25]~q\ & sinstruction_IFID(19)) ) ) ) # ( 
-- !sinstruction_IFID(18) & ( !\reg_file|registers[23][25]~q\ & ( (!sinstruction_IFID(19) & ((\reg_file|registers[19][25]~q\))) # (sinstruction_IFID(19) & (\reg_file|registers[27][25]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000000000101010100001111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[31][25]~q\,
	datab => \reg_file|ALT_INV_registers[27][25]~q\,
	datac => \reg_file|ALT_INV_registers[19][25]~q\,
	datad => ALT_INV_sinstruction_IFID(19),
	datae => ALT_INV_sinstruction_IFID(18),
	dataf => \reg_file|ALT_INV_registers[23][25]~q\,
	combout => \sreaddata2_IDEX~278_combout\);

-- Location: MLABCELL_X72_Y6_N54
\sreaddata2_IDEX~279\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~279_combout\ = ( \sreaddata2_IDEX~277_combout\ & ( \sreaddata2_IDEX~278_combout\ & ( ((!sinstruction_IFID(16) & (\sreaddata2_IDEX~275_combout\)) # (sinstruction_IFID(16) & ((\sreaddata2_IDEX~276_combout\)))) # (sinstruction_IFID(17)) ) ) 
-- ) # ( !\sreaddata2_IDEX~277_combout\ & ( \sreaddata2_IDEX~278_combout\ & ( (!sinstruction_IFID(17) & ((!sinstruction_IFID(16) & (\sreaddata2_IDEX~275_combout\)) # (sinstruction_IFID(16) & ((\sreaddata2_IDEX~276_combout\))))) # (sinstruction_IFID(17) & 
-- (sinstruction_IFID(16))) ) ) ) # ( \sreaddata2_IDEX~277_combout\ & ( !\sreaddata2_IDEX~278_combout\ & ( (!sinstruction_IFID(17) & ((!sinstruction_IFID(16) & (\sreaddata2_IDEX~275_combout\)) # (sinstruction_IFID(16) & ((\sreaddata2_IDEX~276_combout\))))) # 
-- (sinstruction_IFID(17) & (!sinstruction_IFID(16))) ) ) ) # ( !\sreaddata2_IDEX~277_combout\ & ( !\sreaddata2_IDEX~278_combout\ & ( (!sinstruction_IFID(17) & ((!sinstruction_IFID(16) & (\sreaddata2_IDEX~275_combout\)) # (sinstruction_IFID(16) & 
-- ((\sreaddata2_IDEX~276_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010010011000110111000011001001110110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(17),
	datab => ALT_INV_sinstruction_IFID(16),
	datac => \ALT_INV_sreaddata2_IDEX~275_combout\,
	datad => \ALT_INV_sreaddata2_IDEX~276_combout\,
	datae => \ALT_INV_sreaddata2_IDEX~277_combout\,
	dataf => \ALT_INV_sreaddata2_IDEX~278_combout\,
	combout => \sreaddata2_IDEX~279_combout\);

-- Location: MLABCELL_X72_Y6_N12
\sreaddata2_IDEX~285\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~285_combout\ = ( \sreaddata2_IDEX~279_combout\ & ( sinstruction_IFID(20) ) ) # ( \sreaddata2_IDEX~279_combout\ & ( !sinstruction_IFID(20) & ( \sreaddata2_IDEX~284_combout\ ) ) ) # ( !\sreaddata2_IDEX~279_combout\ & ( 
-- !sinstruction_IFID(20) & ( \sreaddata2_IDEX~284_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_sreaddata2_IDEX~284_combout\,
	datae => \ALT_INV_sreaddata2_IDEX~279_combout\,
	dataf => ALT_INV_sinstruction_IFID(20),
	combout => \sreaddata2_IDEX~285_combout\);

-- Location: FF_X72_Y6_N14
\sreaddata2_IDEX[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sreaddata2_IDEX~285_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata2_IDEX(25));

-- Location: LABCELL_X74_Y6_N36
\mux_alu|output[25]~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_alu|output[25]~48_combout\ = ( !\mux_alu|output[17]~1_combout\ & ( \forward|rd2_out[0]~2_combout\ & ( (!\salusrc_IDEX~DUPLICATE_q\ & \mux_jal|output[25]~25_combout\) ) ) ) # ( \mux_alu|output[17]~1_combout\ & ( !\forward|rd2_out[0]~2_combout\ & ( 
-- (!\salusrc_IDEX~DUPLICATE_q\ & sreaddata2_IDEX(25)) ) ) ) # ( !\mux_alu|output[17]~1_combout\ & ( !\forward|rd2_out[0]~2_combout\ & ( (!\salusrc_IDEX~DUPLICATE_q\ & salumainresult_EXMEM(25)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010001000100010001000001010000010100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_salusrc_IDEX~DUPLICATE_q\,
	datab => ALT_INV_sreaddata2_IDEX(25),
	datac => \mux_jal|ALT_INV_output[25]~25_combout\,
	datad => ALT_INV_salumainresult_EXMEM(25),
	datae => \mux_alu|ALT_INV_output[17]~1_combout\,
	dataf => \forward|ALT_INV_rd2_out[0]~2_combout\,
	combout => \mux_alu|output[25]~48_combout\);

-- Location: LABCELL_X74_Y6_N30
\alu_main|ShiftRight0~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight0~27_combout\ = ( \sinstruction_IDEX[6]~DUPLICATE_q\ & ( \sinstruction_IDEX[7]~DUPLICATE_q\ & ( \mux_alu|output[26]~49_combout\ ) ) ) # ( !\sinstruction_IDEX[6]~DUPLICATE_q\ & ( \sinstruction_IDEX[7]~DUPLICATE_q\ & ( 
-- \mux_alu|output[25]~48_combout\ ) ) ) # ( \sinstruction_IDEX[6]~DUPLICATE_q\ & ( !\sinstruction_IDEX[7]~DUPLICATE_q\ & ( \mux_alu|output[24]~61_combout\ ) ) ) # ( !\sinstruction_IDEX[6]~DUPLICATE_q\ & ( !\sinstruction_IDEX[7]~DUPLICATE_q\ & ( 
-- \mux_alu|output[23]~47_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_alu|ALT_INV_output[25]~48_combout\,
	datab => \mux_alu|ALT_INV_output[24]~61_combout\,
	datac => \mux_alu|ALT_INV_output[23]~47_combout\,
	datad => \mux_alu|ALT_INV_output[26]~49_combout\,
	datae => \ALT_INV_sinstruction_IDEX[6]~DUPLICATE_q\,
	dataf => \ALT_INV_sinstruction_IDEX[7]~DUPLICATE_q\,
	combout => \alu_main|ShiftRight0~27_combout\);

-- Location: LABCELL_X77_Y4_N12
\alu_main|ShiftRight0~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight0~30_combout\ = ( \alu_main|ShiftRight0~29_combout\ & ( \alu_main|ShiftRight0~26_combout\ & ( (!\sinstruction_IDEX[9]~DUPLICATE_q\ & ((!sinstruction_IDEX(8)) # ((\alu_main|ShiftRight0~27_combout\)))) # 
-- (\sinstruction_IDEX[9]~DUPLICATE_q\ & (((\alu_main|ShiftRight0~28_combout\)) # (sinstruction_IDEX(8)))) ) ) ) # ( !\alu_main|ShiftRight0~29_combout\ & ( \alu_main|ShiftRight0~26_combout\ & ( (!\sinstruction_IDEX[9]~DUPLICATE_q\ & ((!sinstruction_IDEX(8)) 
-- # ((\alu_main|ShiftRight0~27_combout\)))) # (\sinstruction_IDEX[9]~DUPLICATE_q\ & (!sinstruction_IDEX(8) & ((\alu_main|ShiftRight0~28_combout\)))) ) ) ) # ( \alu_main|ShiftRight0~29_combout\ & ( !\alu_main|ShiftRight0~26_combout\ & ( 
-- (!\sinstruction_IDEX[9]~DUPLICATE_q\ & (sinstruction_IDEX(8) & (\alu_main|ShiftRight0~27_combout\))) # (\sinstruction_IDEX[9]~DUPLICATE_q\ & (((\alu_main|ShiftRight0~28_combout\)) # (sinstruction_IDEX(8)))) ) ) ) # ( !\alu_main|ShiftRight0~29_combout\ & ( 
-- !\alu_main|ShiftRight0~26_combout\ & ( (!\sinstruction_IDEX[9]~DUPLICATE_q\ & (sinstruction_IDEX(8) & (\alu_main|ShiftRight0~27_combout\))) # (\sinstruction_IDEX[9]~DUPLICATE_q\ & (!sinstruction_IDEX(8) & ((\alu_main|ShiftRight0~28_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000100110101011110001010110011101001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IDEX[9]~DUPLICATE_q\,
	datab => ALT_INV_sinstruction_IDEX(8),
	datac => \alu_main|ALT_INV_ShiftRight0~27_combout\,
	datad => \alu_main|ALT_INV_ShiftRight0~28_combout\,
	datae => \alu_main|ALT_INV_ShiftRight0~29_combout\,
	dataf => \alu_main|ALT_INV_ShiftRight0~26_combout\,
	combout => \alu_main|ShiftRight0~30_combout\);

-- Location: LABCELL_X77_Y4_N33
\alu_main|Mux3~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux3~2_combout\ = ( \alu_main|ShiftRight0~33_combout\ & ( \alu_main|ShiftRight0~32_combout\ & ( ((!\alu_main|Mux1~12_combout\ & (\alu_main|ShiftRight0~30_combout\)) # (\alu_main|Mux1~12_combout\ & ((\alu_main|ShiftRight0~31_combout\)))) # 
-- (\alu_main|Mux1~13_combout\) ) ) ) # ( !\alu_main|ShiftRight0~33_combout\ & ( \alu_main|ShiftRight0~32_combout\ & ( (!\alu_main|Mux1~12_combout\ & (((\alu_main|ShiftRight0~30_combout\)) # (\alu_main|Mux1~13_combout\))) # (\alu_main|Mux1~12_combout\ & 
-- (!\alu_main|Mux1~13_combout\ & ((\alu_main|ShiftRight0~31_combout\)))) ) ) ) # ( \alu_main|ShiftRight0~33_combout\ & ( !\alu_main|ShiftRight0~32_combout\ & ( (!\alu_main|Mux1~12_combout\ & (!\alu_main|Mux1~13_combout\ & 
-- (\alu_main|ShiftRight0~30_combout\))) # (\alu_main|Mux1~12_combout\ & (((\alu_main|ShiftRight0~31_combout\)) # (\alu_main|Mux1~13_combout\))) ) ) ) # ( !\alu_main|ShiftRight0~33_combout\ & ( !\alu_main|ShiftRight0~32_combout\ & ( 
-- (!\alu_main|Mux1~13_combout\ & ((!\alu_main|Mux1~12_combout\ & (\alu_main|ShiftRight0~30_combout\)) # (\alu_main|Mux1~12_combout\ & ((\alu_main|ShiftRight0~31_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000110010101110100101010011011100011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux1~12_combout\,
	datab => \alu_main|ALT_INV_Mux1~13_combout\,
	datac => \alu_main|ALT_INV_ShiftRight0~30_combout\,
	datad => \alu_main|ALT_INV_ShiftRight0~31_combout\,
	datae => \alu_main|ALT_INV_ShiftRight0~33_combout\,
	dataf => \alu_main|ALT_INV_ShiftRight0~32_combout\,
	combout => \alu_main|Mux3~2_combout\);

-- Location: MLABCELL_X82_Y6_N6
\alu_main|Mux3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux3~1_combout\ = ( \mux_alu|output[6]~16_combout\ & ( \mux_alu|output[5]~14_combout\ & ( ((!\alu_main|Mux1~8_combout\ & (\mux_alu|output[3]~10_combout\)) # (\alu_main|Mux1~8_combout\ & ((\mux_alu|output[4]~12_combout\)))) # 
-- (\alu_main|Mux1~7_combout\) ) ) ) # ( !\mux_alu|output[6]~16_combout\ & ( \mux_alu|output[5]~14_combout\ & ( (!\alu_main|Mux1~7_combout\ & ((!\alu_main|Mux1~8_combout\ & (\mux_alu|output[3]~10_combout\)) # (\alu_main|Mux1~8_combout\ & 
-- ((\mux_alu|output[4]~12_combout\))))) # (\alu_main|Mux1~7_combout\ & (((!\alu_main|Mux1~8_combout\)))) ) ) ) # ( \mux_alu|output[6]~16_combout\ & ( !\mux_alu|output[5]~14_combout\ & ( (!\alu_main|Mux1~7_combout\ & ((!\alu_main|Mux1~8_combout\ & 
-- (\mux_alu|output[3]~10_combout\)) # (\alu_main|Mux1~8_combout\ & ((\mux_alu|output[4]~12_combout\))))) # (\alu_main|Mux1~7_combout\ & (((\alu_main|Mux1~8_combout\)))) ) ) ) # ( !\mux_alu|output[6]~16_combout\ & ( !\mux_alu|output[5]~14_combout\ & ( 
-- (!\alu_main|Mux1~7_combout\ & ((!\alu_main|Mux1~8_combout\ & (\mux_alu|output[3]~10_combout\)) # (\alu_main|Mux1~8_combout\ & ((\mux_alu|output[4]~12_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010001001010010111101110000011110100111010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux1~7_combout\,
	datab => \mux_alu|ALT_INV_output[3]~10_combout\,
	datac => \alu_main|ALT_INV_Mux1~8_combout\,
	datad => \mux_alu|ALT_INV_output[4]~12_combout\,
	datae => \mux_alu|ALT_INV_output[6]~16_combout\,
	dataf => \mux_alu|ALT_INV_output[5]~14_combout\,
	combout => \alu_main|Mux3~1_combout\);

-- Location: LABCELL_X75_Y5_N36
\alu_main|Mux3~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux3~3_combout\ = ( \alu_main|ShiftRight1~32_combout\ & ( \alu_main|ShiftRight1~31_combout\ & ( (!\alu_main|Mux1~15_combout\ & (((\alu_main|ShiftRight1~30_combout\)) # (\alu_main|Mux1~16_combout\))) # (\alu_main|Mux1~15_combout\ & 
-- ((!\alu_main|Mux1~16_combout\) # ((\alu_main|ShiftRight1~33_combout\)))) ) ) ) # ( !\alu_main|ShiftRight1~32_combout\ & ( \alu_main|ShiftRight1~31_combout\ & ( (!\alu_main|Mux1~15_combout\ & (!\alu_main|Mux1~16_combout\ & 
-- (\alu_main|ShiftRight1~30_combout\))) # (\alu_main|Mux1~15_combout\ & ((!\alu_main|Mux1~16_combout\) # ((\alu_main|ShiftRight1~33_combout\)))) ) ) ) # ( \alu_main|ShiftRight1~32_combout\ & ( !\alu_main|ShiftRight1~31_combout\ & ( 
-- (!\alu_main|Mux1~15_combout\ & (((\alu_main|ShiftRight1~30_combout\)) # (\alu_main|Mux1~16_combout\))) # (\alu_main|Mux1~15_combout\ & (\alu_main|Mux1~16_combout\ & ((\alu_main|ShiftRight1~33_combout\)))) ) ) ) # ( !\alu_main|ShiftRight1~32_combout\ & ( 
-- !\alu_main|ShiftRight1~31_combout\ & ( (!\alu_main|Mux1~15_combout\ & (!\alu_main|Mux1~16_combout\ & (\alu_main|ShiftRight1~30_combout\))) # (\alu_main|Mux1~15_combout\ & (\alu_main|Mux1~16_combout\ & ((\alu_main|ShiftRight1~33_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001001010100011101101001100010111010110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux1~15_combout\,
	datab => \alu_main|ALT_INV_Mux1~16_combout\,
	datac => \alu_main|ALT_INV_ShiftRight1~30_combout\,
	datad => \alu_main|ALT_INV_ShiftRight1~33_combout\,
	datae => \alu_main|ALT_INV_ShiftRight1~32_combout\,
	dataf => \alu_main|ALT_INV_ShiftRight1~31_combout\,
	combout => \alu_main|Mux3~3_combout\);

-- Location: LABCELL_X77_Y4_N18
\alu_main|Mux3~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux3~4_combout\ = ( \alu_main|Mux1~11_combout\ & ( \alu_main|Mux3~3_combout\ & ( !\alu_main|Mux1~10_combout\ ) ) ) # ( !\alu_main|Mux1~11_combout\ & ( \alu_main|Mux3~3_combout\ & ( (!\alu_main|Mux1~10_combout\ & ((\alu_main|Mux3~1_combout\))) # 
-- (\alu_main|Mux1~10_combout\ & (\alu_main|Mux3~2_combout\)) ) ) ) # ( !\alu_main|Mux1~11_combout\ & ( !\alu_main|Mux3~3_combout\ & ( (!\alu_main|Mux1~10_combout\ & ((\alu_main|Mux3~1_combout\))) # (\alu_main|Mux1~10_combout\ & (\alu_main|Mux3~2_combout\)) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000000000000000000000101111101011111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux3~2_combout\,
	datac => \alu_main|ALT_INV_Mux1~10_combout\,
	datad => \alu_main|ALT_INV_Mux3~1_combout\,
	datae => \alu_main|ALT_INV_Mux1~11_combout\,
	dataf => \alu_main|ALT_INV_Mux3~3_combout\,
	combout => \alu_main|Mux3~4_combout\);

-- Location: LABCELL_X77_Y4_N0
\alu_main|Mux3~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux3~6_combout\ = ( !\alu_main|Mux1~1_combout\ & ( (!\forward|Mux28~0_combout\ & ((!\alu_main|Mux1~0_combout\ & (((!\mux_alu|output[3]~10_combout\)))) # (\alu_main|Mux1~0_combout\ & (\alu_main|ShiftLeft1~10_combout\ & 
-- (!\forward|Mux29~0_combout\))))) ) ) # ( \alu_main|Mux1~1_combout\ & ( ((!\alu_main|Mux1~0_combout\ & (\alu_main|ShiftLeft0~8_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "1000101010001000000011000000110000000010000000000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux28~0_combout\,
	datab => \alu_main|ALT_INV_Mux1~0_combout\,
	datac => \alu_main|ALT_INV_ShiftLeft0~8_combout\,
	datad => \forward|ALT_INV_Mux29~0_combout\,
	datae => \alu_main|ALT_INV_Mux1~1_combout\,
	dataf => \mux_alu|ALT_INV_output[3]~10_combout\,
	datag => \alu_main|ALT_INV_ShiftLeft1~10_combout\,
	combout => \alu_main|Mux3~6_combout\);

-- Location: LABCELL_X77_Y4_N54
\alu_main|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux3~0_combout\ = ( salucontrol_IDEX(3) & ( \alu_main|Add0~13_sumout\ & ( (\alu_main|Mux1~3_combout\ & ((\mux_alu|output[3]~10_combout\) # (\forward|Mux28~0_combout\))) ) ) ) # ( !salucontrol_IDEX(3) & ( \alu_main|Add0~13_sumout\ & ( 
-- (!\alu_main|Mux1~3_combout\ & (((\forward|Mux28~0_combout\ & \mux_alu|output[3]~10_combout\)) # (salucontrol_IDEX(1)))) # (\alu_main|Mux1~3_combout\ & (((\mux_alu|output[3]~10_combout\)) # (\forward|Mux28~0_combout\))) ) ) ) # ( salucontrol_IDEX(3) & ( 
-- !\alu_main|Add0~13_sumout\ & ( (\alu_main|Mux1~3_combout\ & ((\mux_alu|output[3]~10_combout\) # (\forward|Mux28~0_combout\))) ) ) ) # ( !salucontrol_IDEX(3) & ( !\alu_main|Add0~13_sumout\ & ( (!\forward|Mux28~0_combout\ & (((\mux_alu|output[3]~10_combout\ 
-- & \alu_main|Mux1~3_combout\)))) # (\forward|Mux28~0_combout\ & (((!salucontrol_IDEX(1) & \mux_alu|output[3]~10_combout\)) # (\alu_main|Mux1~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010001011111000000000101111100110111010111110000000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux28~0_combout\,
	datab => ALT_INV_salucontrol_IDEX(1),
	datac => \mux_alu|ALT_INV_output[3]~10_combout\,
	datad => \alu_main|ALT_INV_Mux1~3_combout\,
	datae => ALT_INV_salucontrol_IDEX(3),
	dataf => \alu_main|ALT_INV_Add0~13_sumout\,
	combout => \alu_main|Mux3~0_combout\);

-- Location: LABCELL_X77_Y4_N36
\alu_main|Mux3~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux3~5_combout\ = ( \alu_main|Mux3~6_combout\ & ( \alu_main|Mux3~0_combout\ & ( (!salucontrol_IDEX(0)) # ((!salucontrol_IDEX(2) & ((!salucontrol_IDEX(3)) # (\alu_main|Mux3~4_combout\)))) ) ) ) # ( !\alu_main|Mux3~6_combout\ & ( 
-- \alu_main|Mux3~0_combout\ & ( (!salucontrol_IDEX(0)) # ((!salucontrol_IDEX(2) & ((!salucontrol_IDEX(3)) # (\alu_main|Mux3~4_combout\)))) ) ) ) # ( \alu_main|Mux3~6_combout\ & ( !\alu_main|Mux3~0_combout\ & ( (salucontrol_IDEX(3) & ((!salucontrol_IDEX(0)) 
-- # ((\alu_main|Mux3~4_combout\ & !salucontrol_IDEX(2))))) ) ) ) # ( !\alu_main|Mux3~6_combout\ & ( !\alu_main|Mux3~0_combout\ & ( (salucontrol_IDEX(3) & (salucontrol_IDEX(0) & (\alu_main|Mux3~4_combout\ & !salucontrol_IDEX(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000010001010100010011101111110011001110111111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salucontrol_IDEX(3),
	datab => ALT_INV_salucontrol_IDEX(0),
	datac => \alu_main|ALT_INV_Mux3~4_combout\,
	datad => ALT_INV_salucontrol_IDEX(2),
	datae => \alu_main|ALT_INV_Mux3~6_combout\,
	dataf => \alu_main|ALT_INV_Mux3~0_combout\,
	combout => \alu_main|Mux3~5_combout\);

-- Location: LABCELL_X77_Y4_N27
\alu_main|Result[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Result\(3) = ( \alu_main|Result\(3) & ( \alu_main|Mux32~0_combout\ ) ) # ( \alu_main|Result\(3) & ( !\alu_main|Mux32~0_combout\ & ( \alu_main|Mux3~5_combout\ ) ) ) # ( !\alu_main|Result\(3) & ( !\alu_main|Mux32~0_combout\ & ( 
-- \alu_main|Mux3~5_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \alu_main|ALT_INV_Mux3~5_combout\,
	datae => \alu_main|ALT_INV_Result\(3),
	dataf => \alu_main|ALT_INV_Mux32~0_combout\,
	combout => \alu_main|Result\(3));

-- Location: FF_X74_Y6_N41
\salumainresult_EXMEM[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \alu_main|Result\(3),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => salumainresult_EXMEM(3));

-- Location: MLABCELL_X72_Y10_N12
\smemreaddata_MEMWB[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \smemreaddata_MEMWB[1]~feeder_combout\ = ( \mem|altsyncram_component|auto_generated|q_a\(1) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mem|altsyncram_component|auto_generated|ALT_INV_q_a\(1),
	combout => \smemreaddata_MEMWB[1]~feeder_combout\);

-- Location: FF_X72_Y10_N14
\smemreaddata_MEMWB[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \smemreaddata_MEMWB[1]~feeder_combout\,
	sclr => \process_8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => smemreaddata_MEMWB(1));

-- Location: FF_X79_Y13_N38
\smux_branch_input1_EXMEM[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_IDEX(1),
	sload => VCC,
	ena => \ALT_INV_reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => smux_branch_input1_EXMEM(1));

-- Location: FF_X79_Y13_N20
\sreaddata1_EXMEM[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => sreaddata1_IDEX(1),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata1_EXMEM(1));

-- Location: LABCELL_X79_Y13_N39
\mux_pc|output[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_pc|output[0]~0_combout\ = ( \sbne_EXMEM~q\ & ( (!\sjump_EXMEM~q\ & ((!\salu_zero_EXMEM~q\) # (\sbeq_EXMEM~DUPLICATE_q\))) ) ) # ( !\sbne_EXMEM~q\ & ( (!\sjump_EXMEM~q\ & (\sbeq_EXMEM~DUPLICATE_q\ & \salu_zero_EXMEM~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001010100010101000101010001010100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sjump_EXMEM~q\,
	datab => \ALT_INV_sbeq_EXMEM~DUPLICATE_q\,
	datac => \ALT_INV_salu_zero_EXMEM~q\,
	dataf => \ALT_INV_sbne_EXMEM~q\,
	combout => \mux_pc|output[0]~0_combout\);

-- Location: LABCELL_X79_Y13_N30
\mux_pc|output[1]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_pc|output[1]~2_combout\ = ( \pc_mips|pc_output\(1) & ( \sjr_EXMEM~q\ & ( (!\reset_stages~combout\) # (sreaddata1_EXMEM(1)) ) ) ) # ( !\pc_mips|pc_output\(1) & ( \sjr_EXMEM~q\ & ( sreaddata1_EXMEM(1) ) ) ) # ( \pc_mips|pc_output\(1) & ( !\sjr_EXMEM~q\ 
-- & ( (!\reset_stages~combout\) # ((smux_branch_input1_EXMEM(1) & \mux_pc|output[0]~0_combout\)) ) ) ) # ( !\pc_mips|pc_output\(1) & ( !\sjr_EXMEM~q\ & ( (smux_branch_input1_EXMEM(1) & \mux_pc|output[0]~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101110011001101110100001111000011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_smux_branch_input1_EXMEM(1),
	datab => \ALT_INV_reset_stages~combout\,
	datac => ALT_INV_sreaddata1_EXMEM(1),
	datad => \mux_pc|ALT_INV_output[0]~0_combout\,
	datae => \pc_mips|ALT_INV_pc_output\(1),
	dataf => \ALT_INV_sjr_EXMEM~q\,
	combout => \mux_pc|output[1]~2_combout\);

-- Location: FF_X79_Y13_N32
\pc_mips|pc_output[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \mux_pc|output[1]~2_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc_mips|pc_output\(1));

-- Location: FF_X79_Y13_N22
\spc_IFID[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \pc_mips|pc_output\(1),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_IFID(1));

-- Location: FF_X79_Y13_N56
\spc_IDEX[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_IFID(1),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_IDEX(1));

-- Location: FF_X79_Y13_N50
\spc_EXMEM[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_IDEX(1),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_EXMEM(1));

-- Location: MLABCELL_X72_Y11_N30
\spc_MEMWB[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \spc_MEMWB[1]~feeder_combout\ = ( spc_EXMEM(1) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_spc_EXMEM(1),
	combout => \spc_MEMWB[1]~feeder_combout\);

-- Location: FF_X72_Y11_N31
\spc_MEMWB[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \spc_MEMWB[1]~feeder_combout\,
	sclr => \process_8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_MEMWB(1));

-- Location: FF_X73_Y9_N32
\salumainresult_MEMWB[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => salumainresult_EXMEM(1),
	sclr => \process_8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => salumainresult_MEMWB(1));

-- Location: MLABCELL_X72_Y10_N39
\mux_jal|output[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_jal|output[1]~1_combout\ = ( salumainresult_MEMWB(1) & ( \sjal_MEMWB~q\ & ( spc_MEMWB(1) ) ) ) # ( !salumainresult_MEMWB(1) & ( \sjal_MEMWB~q\ & ( spc_MEMWB(1) ) ) ) # ( salumainresult_MEMWB(1) & ( !\sjal_MEMWB~q\ & ( (!\smemtoreg_MEMWB~q\) # 
-- (smemreaddata_MEMWB(1)) ) ) ) # ( !salumainresult_MEMWB(1) & ( !\sjal_MEMWB~q\ & ( (smemreaddata_MEMWB(1) & \smemtoreg_MEMWB~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011111111110011001100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_smemreaddata_MEMWB(1),
	datac => ALT_INV_spc_MEMWB(1),
	datad => \ALT_INV_smemtoreg_MEMWB~q\,
	datae => ALT_INV_salumainresult_MEMWB(1),
	dataf => \ALT_INV_sjal_MEMWB~q\,
	combout => \mux_jal|output[1]~1_combout\);

-- Location: FF_X59_Y7_N16
\reg_file|registers[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[1]~1_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[3][1]~q\);

-- Location: FF_X65_Y9_N16
\reg_file|registers[0][1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[0][1]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[0][1]~DUPLICATE_q\);

-- Location: LABCELL_X60_Y9_N39
\sreaddata1_IDEX~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~17_combout\ = ( \reg_file|registers[2][1]~q\ & ( sinstruction_IFID(22) & ( (!\sinstruction_IFID[21]~DUPLICATE_q\) # (\reg_file|registers[3][1]~q\) ) ) ) # ( !\reg_file|registers[2][1]~q\ & ( sinstruction_IFID(22) & ( 
-- (\sinstruction_IFID[21]~DUPLICATE_q\ & \reg_file|registers[3][1]~q\) ) ) ) # ( \reg_file|registers[2][1]~q\ & ( !sinstruction_IFID(22) & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & ((\reg_file|registers[0][1]~DUPLICATE_q\))) # 
-- (\sinstruction_IFID[21]~DUPLICATE_q\ & (\reg_file|registers[1][1]~q\)) ) ) ) # ( !\reg_file|registers[2][1]~q\ & ( !sinstruction_IFID(22) & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & ((\reg_file|registers[0][1]~DUPLICATE_q\))) # 
-- (\sinstruction_IFID[21]~DUPLICATE_q\ & (\reg_file|registers[1][1]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100010001000100011011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	datab => \reg_file|ALT_INV_registers[3][1]~q\,
	datac => \reg_file|ALT_INV_registers[1][1]~q\,
	datad => \reg_file|ALT_INV_registers[0][1]~DUPLICATE_q\,
	datae => \reg_file|ALT_INV_registers[2][1]~q\,
	dataf => ALT_INV_sinstruction_IFID(22),
	combout => \sreaddata1_IDEX~17_combout\);

-- Location: FF_X71_Y5_N40
\reg_file|registers[5][1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[1]~1_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[5][1]~DUPLICATE_q\);

-- Location: FF_X72_Y7_N8
\reg_file|registers[6][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[1]~1_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[6][1]~q\);

-- Location: MLABCELL_X72_Y7_N42
\sreaddata1_IDEX~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~19_combout\ = ( \reg_file|registers[7][1]~q\ & ( \reg_file|registers[4][1]~q\ & ( (!sinstruction_IFID(22) & (((!\sinstruction_IFID[21]~DUPLICATE_q\)) # (\reg_file|registers[5][1]~DUPLICATE_q\))) # (sinstruction_IFID(22) & 
-- (((\reg_file|registers[6][1]~q\) # (\sinstruction_IFID[21]~DUPLICATE_q\)))) ) ) ) # ( !\reg_file|registers[7][1]~q\ & ( \reg_file|registers[4][1]~q\ & ( (!sinstruction_IFID(22) & (((!\sinstruction_IFID[21]~DUPLICATE_q\)) # 
-- (\reg_file|registers[5][1]~DUPLICATE_q\))) # (sinstruction_IFID(22) & (((!\sinstruction_IFID[21]~DUPLICATE_q\ & \reg_file|registers[6][1]~q\)))) ) ) ) # ( \reg_file|registers[7][1]~q\ & ( !\reg_file|registers[4][1]~q\ & ( (!sinstruction_IFID(22) & 
-- (\reg_file|registers[5][1]~DUPLICATE_q\ & (\sinstruction_IFID[21]~DUPLICATE_q\))) # (sinstruction_IFID(22) & (((\reg_file|registers[6][1]~q\) # (\sinstruction_IFID[21]~DUPLICATE_q\)))) ) ) ) # ( !\reg_file|registers[7][1]~q\ & ( 
-- !\reg_file|registers[4][1]~q\ & ( (!sinstruction_IFID(22) & (\reg_file|registers[5][1]~DUPLICATE_q\ & (\sinstruction_IFID[21]~DUPLICATE_q\))) # (sinstruction_IFID(22) & (((!\sinstruction_IFID[21]~DUPLICATE_q\ & \reg_file|registers[6][1]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010010000001110101011110100010111100101010011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(22),
	datab => \reg_file|ALT_INV_registers[5][1]~DUPLICATE_q\,
	datac => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	datad => \reg_file|ALT_INV_registers[6][1]~q\,
	datae => \reg_file|ALT_INV_registers[7][1]~q\,
	dataf => \reg_file|ALT_INV_registers[4][1]~q\,
	combout => \sreaddata1_IDEX~19_combout\);

-- Location: FF_X63_Y10_N7
\reg_file|registers[9][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[1]~1_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[9][1]~q\);

-- Location: LABCELL_X63_Y10_N42
\sreaddata1_IDEX~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~16_combout\ = ( \sinstruction_IFID[21]~DUPLICATE_q\ & ( \reg_file|registers[10][1]~q\ & ( (!sinstruction_IFID(22) & (\reg_file|registers[9][1]~q\)) # (sinstruction_IFID(22) & ((\reg_file|registers[11][1]~q\))) ) ) ) # ( 
-- !\sinstruction_IFID[21]~DUPLICATE_q\ & ( \reg_file|registers[10][1]~q\ & ( (sinstruction_IFID(22)) # (\reg_file|registers[8][1]~q\) ) ) ) # ( \sinstruction_IFID[21]~DUPLICATE_q\ & ( !\reg_file|registers[10][1]~q\ & ( (!sinstruction_IFID(22) & 
-- (\reg_file|registers[9][1]~q\)) # (sinstruction_IFID(22) & ((\reg_file|registers[11][1]~q\))) ) ) ) # ( !\sinstruction_IFID[21]~DUPLICATE_q\ & ( !\reg_file|registers[10][1]~q\ & ( (\reg_file|registers[8][1]~q\ & !sinstruction_IFID(22)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000010101010011001100001111111111110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[9][1]~q\,
	datab => \reg_file|ALT_INV_registers[11][1]~q\,
	datac => \reg_file|ALT_INV_registers[8][1]~q\,
	datad => ALT_INV_sinstruction_IFID(22),
	datae => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	dataf => \reg_file|ALT_INV_registers[10][1]~q\,
	combout => \sreaddata1_IDEX~16_combout\);

-- Location: LABCELL_X62_Y9_N48
\sreaddata1_IDEX~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~18_combout\ = ( sinstruction_IFID(22) & ( \reg_file|registers[15][1]~q\ & ( (\reg_file|registers[14][1]~q\) # (\sinstruction_IFID[21]~DUPLICATE_q\) ) ) ) # ( !sinstruction_IFID(22) & ( \reg_file|registers[15][1]~q\ & ( 
-- (!\sinstruction_IFID[21]~DUPLICATE_q\ & (\reg_file|registers[12][1]~q\)) # (\sinstruction_IFID[21]~DUPLICATE_q\ & ((\reg_file|registers[13][1]~q\))) ) ) ) # ( sinstruction_IFID(22) & ( !\reg_file|registers[15][1]~q\ & ( 
-- (!\sinstruction_IFID[21]~DUPLICATE_q\ & \reg_file|registers[14][1]~q\) ) ) ) # ( !sinstruction_IFID(22) & ( !\reg_file|registers[15][1]~q\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & (\reg_file|registers[12][1]~q\)) # (\sinstruction_IFID[21]~DUPLICATE_q\ 
-- & ((\reg_file|registers[13][1]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111001000100010001000001010010111110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	datab => \reg_file|ALT_INV_registers[14][1]~q\,
	datac => \reg_file|ALT_INV_registers[12][1]~q\,
	datad => \reg_file|ALT_INV_registers[13][1]~q\,
	datae => ALT_INV_sinstruction_IFID(22),
	dataf => \reg_file|ALT_INV_registers[15][1]~q\,
	combout => \sreaddata1_IDEX~18_combout\);

-- Location: LABCELL_X64_Y6_N12
\sreaddata1_IDEX~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~20_combout\ = ( \sreaddata1_IDEX~16_combout\ & ( \sreaddata1_IDEX~18_combout\ & ( ((!sinstruction_IFID(23) & (\sreaddata1_IDEX~17_combout\)) # (sinstruction_IFID(23) & ((\sreaddata1_IDEX~19_combout\)))) # 
-- (\sinstruction_IFID[24]~DUPLICATE_q\) ) ) ) # ( !\sreaddata1_IDEX~16_combout\ & ( \sreaddata1_IDEX~18_combout\ & ( (!sinstruction_IFID(23) & (\sreaddata1_IDEX~17_combout\ & (!\sinstruction_IFID[24]~DUPLICATE_q\))) # (sinstruction_IFID(23) & 
-- (((\sreaddata1_IDEX~19_combout\) # (\sinstruction_IFID[24]~DUPLICATE_q\)))) ) ) ) # ( \sreaddata1_IDEX~16_combout\ & ( !\sreaddata1_IDEX~18_combout\ & ( (!sinstruction_IFID(23) & (((\sinstruction_IFID[24]~DUPLICATE_q\)) # (\sreaddata1_IDEX~17_combout\))) 
-- # (sinstruction_IFID(23) & (((!\sinstruction_IFID[24]~DUPLICATE_q\ & \sreaddata1_IDEX~19_combout\)))) ) ) ) # ( !\sreaddata1_IDEX~16_combout\ & ( !\sreaddata1_IDEX~18_combout\ & ( (!\sinstruction_IFID[24]~DUPLICATE_q\ & ((!sinstruction_IFID(23) & 
-- (\sreaddata1_IDEX~17_combout\)) # (sinstruction_IFID(23) & ((\sreaddata1_IDEX~19_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001010100111101000100101011101010010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(23),
	datab => \ALT_INV_sreaddata1_IDEX~17_combout\,
	datac => \ALT_INV_sinstruction_IFID[24]~DUPLICATE_q\,
	datad => \ALT_INV_sreaddata1_IDEX~19_combout\,
	datae => \ALT_INV_sreaddata1_IDEX~16_combout\,
	dataf => \ALT_INV_sreaddata1_IDEX~18_combout\,
	combout => \sreaddata1_IDEX~20_combout\);

-- Location: LABCELL_X68_Y9_N45
\sreaddata1_IDEX~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~13_combout\ = ( \reg_file|registers[18][1]~q\ & ( \reg_file|registers[22][1]~q\ & ( (!\sinstruction_IFID[24]~DUPLICATE_q\) # ((!sinstruction_IFID(23) & (\reg_file|registers[26][1]~q\)) # (sinstruction_IFID(23) & 
-- ((\reg_file|registers[30][1]~q\)))) ) ) ) # ( !\reg_file|registers[18][1]~q\ & ( \reg_file|registers[22][1]~q\ & ( (!\sinstruction_IFID[24]~DUPLICATE_q\ & (((sinstruction_IFID(23))))) # (\sinstruction_IFID[24]~DUPLICATE_q\ & ((!sinstruction_IFID(23) & 
-- (\reg_file|registers[26][1]~q\)) # (sinstruction_IFID(23) & ((\reg_file|registers[30][1]~q\))))) ) ) ) # ( \reg_file|registers[18][1]~q\ & ( !\reg_file|registers[22][1]~q\ & ( (!\sinstruction_IFID[24]~DUPLICATE_q\ & (((!sinstruction_IFID(23))))) # 
-- (\sinstruction_IFID[24]~DUPLICATE_q\ & ((!sinstruction_IFID(23) & (\reg_file|registers[26][1]~q\)) # (sinstruction_IFID(23) & ((\reg_file|registers[30][1]~q\))))) ) ) ) # ( !\reg_file|registers[18][1]~q\ & ( !\reg_file|registers[22][1]~q\ & ( 
-- (\sinstruction_IFID[24]~DUPLICATE_q\ & ((!sinstruction_IFID(23) & (\reg_file|registers[26][1]~q\)) # (sinstruction_IFID(23) & ((\reg_file|registers[30][1]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000011111101010000001100000101111100111111010111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[26][1]~q\,
	datab => \reg_file|ALT_INV_registers[30][1]~q\,
	datac => \ALT_INV_sinstruction_IFID[24]~DUPLICATE_q\,
	datad => ALT_INV_sinstruction_IFID(23),
	datae => \reg_file|ALT_INV_registers[18][1]~q\,
	dataf => \reg_file|ALT_INV_registers[22][1]~q\,
	combout => \sreaddata1_IDEX~13_combout\);

-- Location: FF_X66_Y5_N47
\reg_file|registers[28][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[1]~1_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[28][1]~q\);

-- Location: LABCELL_X66_Y5_N42
\sreaddata1_IDEX~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~11_combout\ = ( \reg_file|registers[28][1]~q\ & ( \sinstruction_IFID[24]~DUPLICATE_q\ & ( (sinstruction_IFID(23)) # (\reg_file|registers[24][1]~q\) ) ) ) # ( !\reg_file|registers[28][1]~q\ & ( \sinstruction_IFID[24]~DUPLICATE_q\ & ( 
-- (\reg_file|registers[24][1]~q\ & !sinstruction_IFID(23)) ) ) ) # ( \reg_file|registers[28][1]~q\ & ( !\sinstruction_IFID[24]~DUPLICATE_q\ & ( (!sinstruction_IFID(23) & (\reg_file|registers[16][1]~q\)) # (sinstruction_IFID(23) & 
-- ((\reg_file|registers[20][1]~q\))) ) ) ) # ( !\reg_file|registers[28][1]~q\ & ( !\sinstruction_IFID[24]~DUPLICATE_q\ & ( (!sinstruction_IFID(23) & (\reg_file|registers[16][1]~q\)) # (sinstruction_IFID(23) & ((\reg_file|registers[20][1]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111101000100010001000111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[24][1]~q\,
	datab => ALT_INV_sinstruction_IFID(23),
	datac => \reg_file|ALT_INV_registers[16][1]~q\,
	datad => \reg_file|ALT_INV_registers[20][1]~q\,
	datae => \reg_file|ALT_INV_registers[28][1]~q\,
	dataf => \ALT_INV_sinstruction_IFID[24]~DUPLICATE_q\,
	combout => \sreaddata1_IDEX~11_combout\);

-- Location: FF_X64_Y5_N37
\reg_file|registers[17][1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[17][1]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[17][1]~DUPLICATE_q\);

-- Location: MLABCELL_X65_Y7_N54
\sreaddata1_IDEX~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~12_combout\ = ( \reg_file|registers[21][1]~q\ & ( \reg_file|registers[29][1]~q\ & ( ((!sinstruction_IFID(24) & (\reg_file|registers[17][1]~DUPLICATE_q\)) # (sinstruction_IFID(24) & ((\reg_file|registers[25][1]~q\)))) # 
-- (sinstruction_IFID(23)) ) ) ) # ( !\reg_file|registers[21][1]~q\ & ( \reg_file|registers[29][1]~q\ & ( (!sinstruction_IFID(24) & (\reg_file|registers[17][1]~DUPLICATE_q\ & (!sinstruction_IFID(23)))) # (sinstruction_IFID(24) & 
-- (((\reg_file|registers[25][1]~q\) # (sinstruction_IFID(23))))) ) ) ) # ( \reg_file|registers[21][1]~q\ & ( !\reg_file|registers[29][1]~q\ & ( (!sinstruction_IFID(24) & (((sinstruction_IFID(23))) # (\reg_file|registers[17][1]~DUPLICATE_q\))) # 
-- (sinstruction_IFID(24) & (((!sinstruction_IFID(23) & \reg_file|registers[25][1]~q\)))) ) ) ) # ( !\reg_file|registers[21][1]~q\ & ( !\reg_file|registers[29][1]~q\ & ( (!sinstruction_IFID(23) & ((!sinstruction_IFID(24) & 
-- (\reg_file|registers[17][1]~DUPLICATE_q\)) # (sinstruction_IFID(24) & ((\reg_file|registers[25][1]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001010100111101000100101011101010010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(24),
	datab => \reg_file|ALT_INV_registers[17][1]~DUPLICATE_q\,
	datac => ALT_INV_sinstruction_IFID(23),
	datad => \reg_file|ALT_INV_registers[25][1]~q\,
	datae => \reg_file|ALT_INV_registers[21][1]~q\,
	dataf => \reg_file|ALT_INV_registers[29][1]~q\,
	combout => \sreaddata1_IDEX~12_combout\);

-- Location: LABCELL_X64_Y13_N15
\sreaddata1_IDEX~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~14_combout\ = ( \reg_file|registers[23][1]~q\ & ( sinstruction_IFID(23) & ( (!\sinstruction_IFID[24]~DUPLICATE_q\) # (\reg_file|registers[31][1]~q\) ) ) ) # ( !\reg_file|registers[23][1]~q\ & ( sinstruction_IFID(23) & ( 
-- (\reg_file|registers[31][1]~q\ & \sinstruction_IFID[24]~DUPLICATE_q\) ) ) ) # ( \reg_file|registers[23][1]~q\ & ( !sinstruction_IFID(23) & ( (!\sinstruction_IFID[24]~DUPLICATE_q\ & (\reg_file|registers[19][1]~q\)) # (\sinstruction_IFID[24]~DUPLICATE_q\ & 
-- ((\reg_file|registers[27][1]~q\))) ) ) ) # ( !\reg_file|registers[23][1]~q\ & ( !sinstruction_IFID(23) & ( (!\sinstruction_IFID[24]~DUPLICATE_q\ & (\reg_file|registers[19][1]~q\)) # (\sinstruction_IFID[24]~DUPLICATE_q\ & ((\reg_file|registers[27][1]~q\))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111010100000101111100000011000000111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[19][1]~q\,
	datab => \reg_file|ALT_INV_registers[31][1]~q\,
	datac => \ALT_INV_sinstruction_IFID[24]~DUPLICATE_q\,
	datad => \reg_file|ALT_INV_registers[27][1]~q\,
	datae => \reg_file|ALT_INV_registers[23][1]~q\,
	dataf => ALT_INV_sinstruction_IFID(23),
	combout => \sreaddata1_IDEX~14_combout\);

-- Location: MLABCELL_X65_Y7_N48
\sreaddata1_IDEX~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~15_combout\ = ( \sreaddata1_IDEX~12_combout\ & ( \sreaddata1_IDEX~14_combout\ & ( ((!sinstruction_IFID(22) & ((\sreaddata1_IDEX~11_combout\))) # (sinstruction_IFID(22) & (\sreaddata1_IDEX~13_combout\))) # 
-- (\sinstruction_IFID[21]~DUPLICATE_q\) ) ) ) # ( !\sreaddata1_IDEX~12_combout\ & ( \sreaddata1_IDEX~14_combout\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & ((!sinstruction_IFID(22) & ((\sreaddata1_IDEX~11_combout\))) # (sinstruction_IFID(22) & 
-- (\sreaddata1_IDEX~13_combout\)))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & (((sinstruction_IFID(22))))) ) ) ) # ( \sreaddata1_IDEX~12_combout\ & ( !\sreaddata1_IDEX~14_combout\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & ((!sinstruction_IFID(22) & 
-- ((\sreaddata1_IDEX~11_combout\))) # (sinstruction_IFID(22) & (\sreaddata1_IDEX~13_combout\)))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & (((!sinstruction_IFID(22))))) ) ) ) # ( !\sreaddata1_IDEX~12_combout\ & ( !\sreaddata1_IDEX~14_combout\ & ( 
-- (!\sinstruction_IFID[21]~DUPLICATE_q\ & ((!sinstruction_IFID(22) & ((\sreaddata1_IDEX~11_combout\))) # (sinstruction_IFID(22) & (\sreaddata1_IDEX~13_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000100010010111110010001000001010011101110101111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	datab => \ALT_INV_sreaddata1_IDEX~13_combout\,
	datac => \ALT_INV_sreaddata1_IDEX~11_combout\,
	datad => ALT_INV_sinstruction_IFID(22),
	datae => \ALT_INV_sreaddata1_IDEX~12_combout\,
	dataf => \ALT_INV_sreaddata1_IDEX~14_combout\,
	combout => \sreaddata1_IDEX~15_combout\);

-- Location: LABCELL_X64_Y6_N45
\sreaddata1_IDEX~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~21_combout\ = ( \sreaddata1_IDEX~15_combout\ & ( (\sreaddata1_IDEX~20_combout\) # (sinstruction_IFID(25)) ) ) # ( !\sreaddata1_IDEX~15_combout\ & ( (!sinstruction_IFID(25) & \sreaddata1_IDEX~20_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(25),
	datac => \ALT_INV_sreaddata1_IDEX~20_combout\,
	dataf => \ALT_INV_sreaddata1_IDEX~15_combout\,
	combout => \sreaddata1_IDEX~21_combout\);

-- Location: FF_X64_Y6_N46
\sreaddata1_IDEX[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sreaddata1_IDEX~21_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata1_IDEX(1));

-- Location: LABCELL_X73_Y9_N39
\forward|Mux30~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux30~0_combout\ = ( \mux_jal|output[1]~1_combout\ & ( (!\forward|Mux3~0_combout\ & (((salumainresult_EXMEM(1)) # (\forward|rd1_out[0]~2_combout\)))) # (\forward|Mux3~0_combout\ & (sreaddata1_IDEX(1))) ) ) # ( !\mux_jal|output[1]~1_combout\ & ( 
-- (!\forward|Mux3~0_combout\ & (((!\forward|rd1_out[0]~2_combout\ & salumainresult_EXMEM(1))))) # (\forward|Mux3~0_combout\ & (sreaddata1_IDEX(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001010101000011000101010100111111010101010011111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sreaddata1_IDEX(1),
	datab => \forward|ALT_INV_rd1_out[0]~2_combout\,
	datac => ALT_INV_salumainresult_EXMEM(1),
	datad => \forward|ALT_INV_Mux3~0_combout\,
	dataf => \mux_jal|ALT_INV_output[1]~1_combout\,
	combout => \forward|Mux30~0_combout\);

-- Location: LABCELL_X74_Y9_N18
\alu_main|ShiftLeft1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft1~9_combout\ = ( \mux_alu|output[1]~6_combout\ & ( (!\forward|Mux30~0_combout\ & (((\mux_alu|output[2]~8_combout\)) # (\forward|Mux31~0_combout\))) # (\forward|Mux30~0_combout\ & (!\forward|Mux31~0_combout\ & 
-- (\mux_alu|output[0]~3_combout\))) ) ) # ( !\mux_alu|output[1]~6_combout\ & ( (!\forward|Mux31~0_combout\ & ((!\forward|Mux30~0_combout\ & ((\mux_alu|output[2]~8_combout\))) # (\forward|Mux30~0_combout\ & (\mux_alu|output[0]~3_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000001001000110000100110101011100010011010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux30~0_combout\,
	datab => \forward|ALT_INV_Mux31~0_combout\,
	datac => \mux_alu|ALT_INV_output[0]~3_combout\,
	datad => \mux_alu|ALT_INV_output[2]~8_combout\,
	dataf => \mux_alu|ALT_INV_output[1]~6_combout\,
	combout => \alu_main|ShiftLeft1~9_combout\);

-- Location: LABCELL_X83_Y8_N15
\alu_main|Mux2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux2~1_combout\ = ( !\forward|Mux29~0_combout\ & ( !\mux_alu|output[2]~8_combout\ & ( !\alu_main|Mux1~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux1~0_combout\,
	datae => \forward|ALT_INV_Mux29~0_combout\,
	dataf => \mux_alu|ALT_INV_output[2]~8_combout\,
	combout => \alu_main|Mux2~1_combout\);

-- Location: LABCELL_X83_Y8_N54
\alu_main|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux2~0_combout\ = ( \alu_main|ShiftLeft0~6_combout\ & ( (!salucontrol_IDEX(2) & (!\sinstruction_IDEX[10]~DUPLICATE_q\ & !salucontrol_IDEX(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010100000000000001010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salucontrol_IDEX(2),
	datac => \ALT_INV_sinstruction_IDEX[10]~DUPLICATE_q\,
	datad => ALT_INV_salucontrol_IDEX(1),
	dataf => \alu_main|ALT_INV_ShiftLeft0~6_combout\,
	combout => \alu_main|Mux2~0_combout\);

-- Location: LABCELL_X83_Y8_N45
\alu_main|Mux1~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux1~20_combout\ = ( \alu_main|ShiftLeft1~1_combout\ & ( \alu_main|Mux1~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux1~0_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft1~1_combout\,
	combout => \alu_main|Mux1~20_combout\);

-- Location: LABCELL_X83_Y8_N18
\alu_main|Mux2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux2~2_combout\ = ( \alu_main|Mux1~1_combout\ & ( \alu_main|Mux1~4_combout\ & ( \alu_main|Mux2~0_combout\ ) ) ) # ( !\alu_main|Mux1~1_combout\ & ( \alu_main|Mux1~4_combout\ & ( (((\alu_main|ShiftLeft1~9_combout\ & \alu_main|Mux1~20_combout\)) # 
-- (\alu_main|Mux2~0_combout\)) # (\alu_main|Mux2~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000111111011111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_ShiftLeft1~9_combout\,
	datab => \alu_main|ALT_INV_Mux2~1_combout\,
	datac => \alu_main|ALT_INV_Mux2~0_combout\,
	datad => \alu_main|ALT_INV_Mux1~20_combout\,
	datae => \alu_main|ALT_INV_Mux1~1_combout\,
	dataf => \alu_main|ALT_INV_Mux1~4_combout\,
	combout => \alu_main|Mux2~2_combout\);

-- Location: MLABCELL_X82_Y7_N0
\alu_main|Mux2~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux2~4_combout\ = ( \alu_main|Mux1~8_combout\ & ( \mux_alu|output[5]~14_combout\ & ( (\mux_alu|output[3]~10_combout\) # (\alu_main|Mux1~7_combout\) ) ) ) # ( !\alu_main|Mux1~8_combout\ & ( \mux_alu|output[5]~14_combout\ & ( 
-- (!\alu_main|Mux1~7_combout\ & (\mux_alu|output[2]~8_combout\)) # (\alu_main|Mux1~7_combout\ & ((\mux_alu|output[4]~12_combout\))) ) ) ) # ( \alu_main|Mux1~8_combout\ & ( !\mux_alu|output[5]~14_combout\ & ( (!\alu_main|Mux1~7_combout\ & 
-- \mux_alu|output[3]~10_combout\) ) ) ) # ( !\alu_main|Mux1~8_combout\ & ( !\mux_alu|output[5]~14_combout\ & ( (!\alu_main|Mux1~7_combout\ & (\mux_alu|output[2]~8_combout\)) # (\alu_main|Mux1~7_combout\ & ((\mux_alu|output[4]~12_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111000011000000110001000100011101110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_alu|ALT_INV_output[2]~8_combout\,
	datab => \alu_main|ALT_INV_Mux1~7_combout\,
	datac => \mux_alu|ALT_INV_output[3]~10_combout\,
	datad => \mux_alu|ALT_INV_output[4]~12_combout\,
	datae => \alu_main|ALT_INV_Mux1~8_combout\,
	dataf => \mux_alu|ALT_INV_output[5]~14_combout\,
	combout => \alu_main|Mux2~4_combout\);

-- Location: MLABCELL_X82_Y7_N54
\alu_main|Mux2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux2~5_combout\ = ( \alu_main|Mux1~12_combout\ & ( \alu_main|ShiftRight0~22_combout\ & ( (!\alu_main|Mux1~13_combout\ & (\alu_main|ShiftRight0~23_combout\)) # (\alu_main|Mux1~13_combout\ & ((\alu_main|ShiftRight0~25_combout\))) ) ) ) # ( 
-- !\alu_main|Mux1~12_combout\ & ( \alu_main|ShiftRight0~22_combout\ & ( (!\alu_main|Mux1~13_combout\) # (\alu_main|ShiftRight0~24_combout\) ) ) ) # ( \alu_main|Mux1~12_combout\ & ( !\alu_main|ShiftRight0~22_combout\ & ( (!\alu_main|Mux1~13_combout\ & 
-- (\alu_main|ShiftRight0~23_combout\)) # (\alu_main|Mux1~13_combout\ & ((\alu_main|ShiftRight0~25_combout\))) ) ) ) # ( !\alu_main|Mux1~12_combout\ & ( !\alu_main|ShiftRight0~22_combout\ & ( (\alu_main|ShiftRight0~24_combout\ & \alu_main|Mux1~13_combout\) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000011000011111111011101110111010000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_ShiftRight0~24_combout\,
	datab => \alu_main|ALT_INV_Mux1~13_combout\,
	datac => \alu_main|ALT_INV_ShiftRight0~23_combout\,
	datad => \alu_main|ALT_INV_ShiftRight0~25_combout\,
	datae => \alu_main|ALT_INV_Mux1~12_combout\,
	dataf => \alu_main|ALT_INV_ShiftRight0~22_combout\,
	combout => \alu_main|Mux2~5_combout\);

-- Location: LABCELL_X75_Y7_N36
\alu_main|Mux2~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux2~6_combout\ = ( \alu_main|ShiftRight1~23_combout\ & ( \alu_main|ShiftRight1~24_combout\ & ( (!\alu_main|Mux1~15_combout\ & (((\alu_main|ShiftRight1~22_combout\) # (\alu_main|Mux1~16_combout\)))) # (\alu_main|Mux1~15_combout\ & 
-- (((!\alu_main|Mux1~16_combout\)) # (\alu_main|ShiftRight1~25_combout\))) ) ) ) # ( !\alu_main|ShiftRight1~23_combout\ & ( \alu_main|ShiftRight1~24_combout\ & ( (!\alu_main|Mux1~15_combout\ & (((\alu_main|ShiftRight1~22_combout\) # 
-- (\alu_main|Mux1~16_combout\)))) # (\alu_main|Mux1~15_combout\ & (\alu_main|ShiftRight1~25_combout\ & (\alu_main|Mux1~16_combout\))) ) ) ) # ( \alu_main|ShiftRight1~23_combout\ & ( !\alu_main|ShiftRight1~24_combout\ & ( (!\alu_main|Mux1~15_combout\ & 
-- (((!\alu_main|Mux1~16_combout\ & \alu_main|ShiftRight1~22_combout\)))) # (\alu_main|Mux1~15_combout\ & (((!\alu_main|Mux1~16_combout\)) # (\alu_main|ShiftRight1~25_combout\))) ) ) ) # ( !\alu_main|ShiftRight1~23_combout\ & ( 
-- !\alu_main|ShiftRight1~24_combout\ & ( (!\alu_main|Mux1~15_combout\ & (((!\alu_main|Mux1~16_combout\ & \alu_main|ShiftRight1~22_combout\)))) # (\alu_main|Mux1~15_combout\ & (\alu_main|ShiftRight1~25_combout\ & (\alu_main|Mux1~16_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110100001010100011111000100001011101010110101101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux1~15_combout\,
	datab => \alu_main|ALT_INV_ShiftRight1~25_combout\,
	datac => \alu_main|ALT_INV_Mux1~16_combout\,
	datad => \alu_main|ALT_INV_ShiftRight1~22_combout\,
	datae => \alu_main|ALT_INV_ShiftRight1~23_combout\,
	dataf => \alu_main|ALT_INV_ShiftRight1~24_combout\,
	combout => \alu_main|Mux2~6_combout\);

-- Location: MLABCELL_X82_Y7_N18
\alu_main|Mux2~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux2~7_combout\ = ( \alu_main|Mux2~6_combout\ & ( (!\alu_main|Mux1~10_combout\ & (((\alu_main|Mux2~4_combout\)) # (\alu_main|Mux1~11_combout\))) # (\alu_main|Mux1~10_combout\ & (!\alu_main|Mux1~11_combout\ & ((\alu_main|Mux2~5_combout\)))) ) ) # 
-- ( !\alu_main|Mux2~6_combout\ & ( (!\alu_main|Mux1~11_combout\ & ((!\alu_main|Mux1~10_combout\ & (\alu_main|Mux2~4_combout\)) # (\alu_main|Mux1~10_combout\ & ((\alu_main|Mux2~5_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000010000100110000101010011011100010101001101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux1~10_combout\,
	datab => \alu_main|ALT_INV_Mux1~11_combout\,
	datac => \alu_main|ALT_INV_Mux2~4_combout\,
	datad => \alu_main|ALT_INV_Mux2~5_combout\,
	dataf => \alu_main|ALT_INV_Mux2~6_combout\,
	combout => \alu_main|Mux2~7_combout\);

-- Location: LABCELL_X81_Y8_N30
\alu_main|Mux2~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux2~3_combout\ = ( \mux_alu|output[2]~8_combout\ & ( \alu_main|Add0~9_sumout\ & ( ((!salucontrol_IDEX(3) & ((salucontrol_IDEX(1)) # (\forward|Mux29~0_combout\)))) # (\alu_main|Mux1~3_combout\) ) ) ) # ( !\mux_alu|output[2]~8_combout\ & ( 
-- \alu_main|Add0~9_sumout\ & ( (!\alu_main|Mux1~3_combout\ & (((!salucontrol_IDEX(3) & salucontrol_IDEX(1))))) # (\alu_main|Mux1~3_combout\ & (\forward|Mux29~0_combout\)) ) ) ) # ( \mux_alu|output[2]~8_combout\ & ( !\alu_main|Add0~9_sumout\ & ( 
-- ((\forward|Mux29~0_combout\ & (!salucontrol_IDEX(3) & !salucontrol_IDEX(1)))) # (\alu_main|Mux1~3_combout\) ) ) ) # ( !\mux_alu|output[2]~8_combout\ & ( !\alu_main|Add0~9_sumout\ & ( (\alu_main|Mux1~3_combout\ & \forward|Mux29~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001011101010101010100010001101100010111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux1~3_combout\,
	datab => \forward|ALT_INV_Mux29~0_combout\,
	datac => ALT_INV_salucontrol_IDEX(3),
	datad => ALT_INV_salucontrol_IDEX(1),
	datae => \mux_alu|ALT_INV_output[2]~8_combout\,
	dataf => \alu_main|ALT_INV_Add0~9_sumout\,
	combout => \alu_main|Mux2~3_combout\);

-- Location: LABCELL_X81_Y8_N36
\alu_main|Mux2~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux2~8_combout\ = ( \alu_main|Mux2~7_combout\ & ( \alu_main|Mux2~3_combout\ & ( (!salucontrol_IDEX(0)) # (!salucontrol_IDEX(2)) ) ) ) # ( !\alu_main|Mux2~7_combout\ & ( \alu_main|Mux2~3_combout\ & ( (!salucontrol_IDEX(0)) # 
-- ((!salucontrol_IDEX(3) & !salucontrol_IDEX(2))) ) ) ) # ( \alu_main|Mux2~7_combout\ & ( !\alu_main|Mux2~3_combout\ & ( (!salucontrol_IDEX(0) & (((\alu_main|Mux2~2_combout\)))) # (salucontrol_IDEX(0) & (!salucontrol_IDEX(2) & ((\alu_main|Mux2~2_combout\) # 
-- (salucontrol_IDEX(3))))) ) ) ) # ( !\alu_main|Mux2~7_combout\ & ( !\alu_main|Mux2~3_combout\ & ( (\alu_main|Mux2~2_combout\ & ((!salucontrol_IDEX(0)) # ((!salucontrol_IDEX(3) & !salucontrol_IDEX(2))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111000001100000111110000110011101110110011001111111111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salucontrol_IDEX(3),
	datab => ALT_INV_salucontrol_IDEX(0),
	datac => \alu_main|ALT_INV_Mux2~2_combout\,
	datad => ALT_INV_salucontrol_IDEX(2),
	datae => \alu_main|ALT_INV_Mux2~7_combout\,
	dataf => \alu_main|ALT_INV_Mux2~3_combout\,
	combout => \alu_main|Mux2~8_combout\);

-- Location: LABCELL_X81_Y8_N12
\alu_main|Result[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Result\(2) = ( \alu_main|Mux32~0_combout\ & ( \alu_main|Mux2~8_combout\ & ( \alu_main|Result\(2) ) ) ) # ( !\alu_main|Mux32~0_combout\ & ( \alu_main|Mux2~8_combout\ ) ) # ( \alu_main|Mux32~0_combout\ & ( !\alu_main|Mux2~8_combout\ & ( 
-- \alu_main|Result\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111111111111111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \alu_main|ALT_INV_Result\(2),
	datae => \alu_main|ALT_INV_Mux32~0_combout\,
	dataf => \alu_main|ALT_INV_Mux2~8_combout\,
	combout => \alu_main|Result\(2));

-- Location: FF_X77_Y9_N2
\salumainresult_EXMEM[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \alu_main|Result\(2),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => salumainresult_EXMEM(2));

-- Location: FF_X74_Y9_N11
\smemreaddata_MEMWB[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \mem|altsyncram_component|auto_generated|q_a\(0),
	sclr => \process_8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => smemreaddata_MEMWB(0));

-- Location: FF_X74_Y9_N53
\salumainresult_MEMWB[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => salumainresult_EXMEM(0),
	sclr => \process_8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => salumainresult_MEMWB(0));

-- Location: LABCELL_X74_Y9_N33
\mux_jal|output[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_jal|output[0]~0_combout\ = ( \sjal_MEMWB~q\ & ( \smemtoreg_MEMWB~DUPLICATE_q\ & ( \spc_MEMWB[0]~DUPLICATE_q\ ) ) ) # ( !\sjal_MEMWB~q\ & ( \smemtoreg_MEMWB~DUPLICATE_q\ & ( smemreaddata_MEMWB(0) ) ) ) # ( \sjal_MEMWB~q\ & ( 
-- !\smemtoreg_MEMWB~DUPLICATE_q\ & ( \spc_MEMWB[0]~DUPLICATE_q\ ) ) ) # ( !\sjal_MEMWB~q\ & ( !\smemtoreg_MEMWB~DUPLICATE_q\ & ( salumainresult_MEMWB(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_spc_MEMWB[0]~DUPLICATE_q\,
	datac => ALT_INV_smemreaddata_MEMWB(0),
	datad => ALT_INV_salumainresult_MEMWB(0),
	datae => \ALT_INV_sjal_MEMWB~q\,
	dataf => \ALT_INV_smemtoreg_MEMWB~DUPLICATE_q\,
	combout => \mux_jal|output[0]~0_combout\);

-- Location: MLABCELL_X65_Y11_N12
\reg_file|registers[1][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[1][0]~feeder_combout\ = ( \mux_jal|output[0]~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[0]~0_combout\,
	combout => \reg_file|registers[1][0]~feeder_combout\);

-- Location: FF_X65_Y11_N14
\reg_file|registers[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[1][0]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[1][0]~q\);

-- Location: MLABCELL_X65_Y11_N45
\sreaddata2_IDEX~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~6_combout\ = ( \reg_file|registers[0][0]~q\ & ( \reg_file|registers[3][0]~q\ & ( (!sinstruction_IFID(16) & (((!sinstruction_IFID(17)) # (\reg_file|registers[2][0]~q\)))) # (sinstruction_IFID(16) & (((sinstruction_IFID(17))) # 
-- (\reg_file|registers[1][0]~q\))) ) ) ) # ( !\reg_file|registers[0][0]~q\ & ( \reg_file|registers[3][0]~q\ & ( (!sinstruction_IFID(16) & (((\reg_file|registers[2][0]~q\ & sinstruction_IFID(17))))) # (sinstruction_IFID(16) & (((sinstruction_IFID(17))) # 
-- (\reg_file|registers[1][0]~q\))) ) ) ) # ( \reg_file|registers[0][0]~q\ & ( !\reg_file|registers[3][0]~q\ & ( (!sinstruction_IFID(16) & (((!sinstruction_IFID(17)) # (\reg_file|registers[2][0]~q\)))) # (sinstruction_IFID(16) & (\reg_file|registers[1][0]~q\ 
-- & ((!sinstruction_IFID(17))))) ) ) ) # ( !\reg_file|registers[0][0]~q\ & ( !\reg_file|registers[3][0]~q\ & ( (!sinstruction_IFID(16) & (((\reg_file|registers[2][0]~q\ & sinstruction_IFID(17))))) # (sinstruction_IFID(16) & (\reg_file|registers[1][0]~q\ & 
-- ((!sinstruction_IFID(17))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001010101110110000101000010001010111111011101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(16),
	datab => \reg_file|ALT_INV_registers[1][0]~q\,
	datac => \reg_file|ALT_INV_registers[2][0]~q\,
	datad => ALT_INV_sinstruction_IFID(17),
	datae => \reg_file|ALT_INV_registers[0][0]~q\,
	dataf => \reg_file|ALT_INV_registers[3][0]~q\,
	combout => \sreaddata2_IDEX~6_combout\);

-- Location: MLABCELL_X72_Y7_N12
\sreaddata2_IDEX~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~8_combout\ = ( \reg_file|registers[5][0]~q\ & ( \reg_file|registers[4][0]~q\ & ( (!sinstruction_IFID(17)) # ((!sinstruction_IFID(16) & ((\reg_file|registers[6][0]~q\))) # (sinstruction_IFID(16) & (\reg_file|registers[7][0]~q\))) ) ) ) # ( 
-- !\reg_file|registers[5][0]~q\ & ( \reg_file|registers[4][0]~q\ & ( (!sinstruction_IFID(16) & (((!sinstruction_IFID(17)) # (\reg_file|registers[6][0]~q\)))) # (sinstruction_IFID(16) & (\reg_file|registers[7][0]~q\ & ((sinstruction_IFID(17))))) ) ) ) # ( 
-- \reg_file|registers[5][0]~q\ & ( !\reg_file|registers[4][0]~q\ & ( (!sinstruction_IFID(16) & (((\reg_file|registers[6][0]~q\ & sinstruction_IFID(17))))) # (sinstruction_IFID(16) & (((!sinstruction_IFID(17))) # (\reg_file|registers[7][0]~q\))) ) ) ) # ( 
-- !\reg_file|registers[5][0]~q\ & ( !\reg_file|registers[4][0]~q\ & ( (sinstruction_IFID(17) & ((!sinstruction_IFID(16) & ((\reg_file|registers[6][0]~q\))) # (sinstruction_IFID(16) & (\reg_file|registers[7][0]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011011010101010001101110101010000110111111111100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(16),
	datab => \reg_file|ALT_INV_registers[7][0]~q\,
	datac => \reg_file|ALT_INV_registers[6][0]~q\,
	datad => ALT_INV_sinstruction_IFID(17),
	datae => \reg_file|ALT_INV_registers[5][0]~q\,
	dataf => \reg_file|ALT_INV_registers[4][0]~q\,
	combout => \sreaddata2_IDEX~8_combout\);

-- Location: LABCELL_X62_Y9_N15
\sreaddata2_IDEX~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~7_combout\ = ( \reg_file|registers[12][0]~q\ & ( sinstruction_IFID(16) & ( (!sinstruction_IFID(17) & (\reg_file|registers[13][0]~q\)) # (sinstruction_IFID(17) & ((\reg_file|registers[15][0]~q\))) ) ) ) # ( !\reg_file|registers[12][0]~q\ & 
-- ( sinstruction_IFID(16) & ( (!sinstruction_IFID(17) & (\reg_file|registers[13][0]~q\)) # (sinstruction_IFID(17) & ((\reg_file|registers[15][0]~q\))) ) ) ) # ( \reg_file|registers[12][0]~q\ & ( !sinstruction_IFID(16) & ( (!sinstruction_IFID(17)) # 
-- (\reg_file|registers[14][0]~q\) ) ) ) # ( !\reg_file|registers[12][0]~q\ & ( !sinstruction_IFID(16) & ( (\reg_file|registers[14][0]~q\ & sinstruction_IFID(17)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111111110000111101010101001100110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[13][0]~q\,
	datab => \reg_file|ALT_INV_registers[15][0]~q\,
	datac => \reg_file|ALT_INV_registers[14][0]~q\,
	datad => ALT_INV_sinstruction_IFID(17),
	datae => \reg_file|ALT_INV_registers[12][0]~q\,
	dataf => ALT_INV_sinstruction_IFID(16),
	combout => \sreaddata2_IDEX~7_combout\);

-- Location: LABCELL_X64_Y8_N45
\sreaddata2_IDEX~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~5_combout\ = ( \reg_file|registers[11][0]~q\ & ( \reg_file|registers[9][0]~q\ & ( ((!sinstruction_IFID(17) & (\reg_file|registers[8][0]~q\)) # (sinstruction_IFID(17) & ((\reg_file|registers[10][0]~q\)))) # (sinstruction_IFID(16)) ) ) ) # 
-- ( !\reg_file|registers[11][0]~q\ & ( \reg_file|registers[9][0]~q\ & ( (!sinstruction_IFID(16) & ((!sinstruction_IFID(17) & (\reg_file|registers[8][0]~q\)) # (sinstruction_IFID(17) & ((\reg_file|registers[10][0]~q\))))) # (sinstruction_IFID(16) & 
-- (((!sinstruction_IFID(17))))) ) ) ) # ( \reg_file|registers[11][0]~q\ & ( !\reg_file|registers[9][0]~q\ & ( (!sinstruction_IFID(16) & ((!sinstruction_IFID(17) & (\reg_file|registers[8][0]~q\)) # (sinstruction_IFID(17) & 
-- ((\reg_file|registers[10][0]~q\))))) # (sinstruction_IFID(16) & (((sinstruction_IFID(17))))) ) ) ) # ( !\reg_file|registers[11][0]~q\ & ( !\reg_file|registers[9][0]~q\ & ( (!sinstruction_IFID(16) & ((!sinstruction_IFID(17) & 
-- (\reg_file|registers[8][0]~q\)) # (sinstruction_IFID(17) & ((\reg_file|registers[10][0]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100010000110100111101110000011111000111001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[8][0]~q\,
	datab => ALT_INV_sinstruction_IFID(16),
	datac => ALT_INV_sinstruction_IFID(17),
	datad => \reg_file|ALT_INV_registers[10][0]~q\,
	datae => \reg_file|ALT_INV_registers[11][0]~q\,
	dataf => \reg_file|ALT_INV_registers[9][0]~q\,
	combout => \sreaddata2_IDEX~5_combout\);

-- Location: LABCELL_X67_Y11_N45
\sreaddata2_IDEX~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~9_combout\ = ( \sreaddata2_IDEX~7_combout\ & ( \sreaddata2_IDEX~5_combout\ & ( ((!\sinstruction_IFID[18]~DUPLICATE_q\ & (\sreaddata2_IDEX~6_combout\)) # (\sinstruction_IFID[18]~DUPLICATE_q\ & ((\sreaddata2_IDEX~8_combout\)))) # 
-- (sinstruction_IFID(19)) ) ) ) # ( !\sreaddata2_IDEX~7_combout\ & ( \sreaddata2_IDEX~5_combout\ & ( (!sinstruction_IFID(19) & ((!\sinstruction_IFID[18]~DUPLICATE_q\ & (\sreaddata2_IDEX~6_combout\)) # (\sinstruction_IFID[18]~DUPLICATE_q\ & 
-- ((\sreaddata2_IDEX~8_combout\))))) # (sinstruction_IFID(19) & (((!\sinstruction_IFID[18]~DUPLICATE_q\)))) ) ) ) # ( \sreaddata2_IDEX~7_combout\ & ( !\sreaddata2_IDEX~5_combout\ & ( (!sinstruction_IFID(19) & ((!\sinstruction_IFID[18]~DUPLICATE_q\ & 
-- (\sreaddata2_IDEX~6_combout\)) # (\sinstruction_IFID[18]~DUPLICATE_q\ & ((\sreaddata2_IDEX~8_combout\))))) # (sinstruction_IFID(19) & (((\sinstruction_IFID[18]~DUPLICATE_q\)))) ) ) ) # ( !\sreaddata2_IDEX~7_combout\ & ( !\sreaddata2_IDEX~5_combout\ & ( 
-- (!sinstruction_IFID(19) & ((!\sinstruction_IFID[18]~DUPLICATE_q\ & (\sreaddata2_IDEX~6_combout\)) # (\sinstruction_IFID[18]~DUPLICATE_q\ & ((\sreaddata2_IDEX~8_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100010000110100111101110000011111000111001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sreaddata2_IDEX~6_combout\,
	datab => ALT_INV_sinstruction_IFID(19),
	datac => \ALT_INV_sinstruction_IFID[18]~DUPLICATE_q\,
	datad => \ALT_INV_sreaddata2_IDEX~8_combout\,
	datae => \ALT_INV_sreaddata2_IDEX~7_combout\,
	dataf => \ALT_INV_sreaddata2_IDEX~5_combout\,
	combout => \sreaddata2_IDEX~9_combout\);

-- Location: LABCELL_X71_Y9_N27
\sreaddata2_IDEX~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~1_combout\ = ( \reg_file|registers[21][0]~q\ & ( \reg_file|registers[25][0]~q\ & ( (!\sinstruction_IFID[18]~DUPLICATE_q\ & (((\reg_file|registers[17][0]~q\)) # (sinstruction_IFID(19)))) # (\sinstruction_IFID[18]~DUPLICATE_q\ & 
-- ((!sinstruction_IFID(19)) # ((\reg_file|registers[29][0]~q\)))) ) ) ) # ( !\reg_file|registers[21][0]~q\ & ( \reg_file|registers[25][0]~q\ & ( (!\sinstruction_IFID[18]~DUPLICATE_q\ & (((\reg_file|registers[17][0]~q\)) # (sinstruction_IFID(19)))) # 
-- (\sinstruction_IFID[18]~DUPLICATE_q\ & (sinstruction_IFID(19) & ((\reg_file|registers[29][0]~q\)))) ) ) ) # ( \reg_file|registers[21][0]~q\ & ( !\reg_file|registers[25][0]~q\ & ( (!\sinstruction_IFID[18]~DUPLICATE_q\ & (!sinstruction_IFID(19) & 
-- (\reg_file|registers[17][0]~q\))) # (\sinstruction_IFID[18]~DUPLICATE_q\ & ((!sinstruction_IFID(19)) # ((\reg_file|registers[29][0]~q\)))) ) ) ) # ( !\reg_file|registers[21][0]~q\ & ( !\reg_file|registers[25][0]~q\ & ( 
-- (!\sinstruction_IFID[18]~DUPLICATE_q\ & (!sinstruction_IFID(19) & (\reg_file|registers[17][0]~q\))) # (\sinstruction_IFID[18]~DUPLICATE_q\ & (sinstruction_IFID(19) & ((\reg_file|registers[29][0]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001010011000101110100101010001110110110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IFID[18]~DUPLICATE_q\,
	datab => ALT_INV_sinstruction_IFID(19),
	datac => \reg_file|ALT_INV_registers[17][0]~q\,
	datad => \reg_file|ALT_INV_registers[29][0]~q\,
	datae => \reg_file|ALT_INV_registers[21][0]~q\,
	dataf => \reg_file|ALT_INV_registers[25][0]~q\,
	combout => \sreaddata2_IDEX~1_combout\);

-- Location: LABCELL_X70_Y12_N39
\sreaddata2_IDEX~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~2_combout\ = ( sinstruction_IFID(19) & ( \reg_file|registers[18][0]~q\ & ( (!\sinstruction_IFID[18]~DUPLICATE_q\ & ((\reg_file|registers[26][0]~q\))) # (\sinstruction_IFID[18]~DUPLICATE_q\ & (\reg_file|registers[30][0]~q\)) ) ) ) # ( 
-- !sinstruction_IFID(19) & ( \reg_file|registers[18][0]~q\ & ( (!\sinstruction_IFID[18]~DUPLICATE_q\) # (\reg_file|registers[22][0]~q\) ) ) ) # ( sinstruction_IFID(19) & ( !\reg_file|registers[18][0]~q\ & ( (!\sinstruction_IFID[18]~DUPLICATE_q\ & 
-- ((\reg_file|registers[26][0]~q\))) # (\sinstruction_IFID[18]~DUPLICATE_q\ & (\reg_file|registers[30][0]~q\)) ) ) ) # ( !sinstruction_IFID(19) & ( !\reg_file|registers[18][0]~q\ & ( (\sinstruction_IFID[18]~DUPLICATE_q\ & \reg_file|registers[22][0]~q\) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000001011010111110111011101110110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IFID[18]~DUPLICATE_q\,
	datab => \reg_file|ALT_INV_registers[22][0]~q\,
	datac => \reg_file|ALT_INV_registers[30][0]~q\,
	datad => \reg_file|ALT_INV_registers[26][0]~q\,
	datae => ALT_INV_sinstruction_IFID(19),
	dataf => \reg_file|ALT_INV_registers[18][0]~q\,
	combout => \sreaddata2_IDEX~2_combout\);

-- Location: LABCELL_X71_Y6_N24
\sreaddata2_IDEX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~0_combout\ = ( \reg_file|registers[16][0]~q\ & ( \reg_file|registers[28][0]~q\ & ( (!sinstruction_IFID(19) & (((!sinstruction_IFID(18))) # (\reg_file|registers[20][0]~q\))) # (sinstruction_IFID(19) & (((sinstruction_IFID(18)) # 
-- (\reg_file|registers[24][0]~q\)))) ) ) ) # ( !\reg_file|registers[16][0]~q\ & ( \reg_file|registers[28][0]~q\ & ( (!sinstruction_IFID(19) & (\reg_file|registers[20][0]~q\ & ((sinstruction_IFID(18))))) # (sinstruction_IFID(19) & (((sinstruction_IFID(18)) # 
-- (\reg_file|registers[24][0]~q\)))) ) ) ) # ( \reg_file|registers[16][0]~q\ & ( !\reg_file|registers[28][0]~q\ & ( (!sinstruction_IFID(19) & (((!sinstruction_IFID(18))) # (\reg_file|registers[20][0]~q\))) # (sinstruction_IFID(19) & 
-- (((\reg_file|registers[24][0]~q\ & !sinstruction_IFID(18))))) ) ) ) # ( !\reg_file|registers[16][0]~q\ & ( !\reg_file|registers[28][0]~q\ & ( (!sinstruction_IFID(19) & (\reg_file|registers[20][0]~q\ & ((sinstruction_IFID(18))))) # (sinstruction_IFID(19) & 
-- (((\reg_file|registers[24][0]~q\ & !sinstruction_IFID(18))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000100110011110100010000000011011101111100111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[20][0]~q\,
	datab => ALT_INV_sinstruction_IFID(19),
	datac => \reg_file|ALT_INV_registers[24][0]~q\,
	datad => ALT_INV_sinstruction_IFID(18),
	datae => \reg_file|ALT_INV_registers[16][0]~q\,
	dataf => \reg_file|ALT_INV_registers[28][0]~q\,
	combout => \sreaddata2_IDEX~0_combout\);

-- Location: LABCELL_X56_Y9_N21
\sreaddata2_IDEX~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~3_combout\ = ( \reg_file|registers[31][0]~q\ & ( \sinstruction_IFID[18]~DUPLICATE_q\ & ( (\reg_file|registers[23][0]~q\) # (sinstruction_IFID(19)) ) ) ) # ( !\reg_file|registers[31][0]~q\ & ( \sinstruction_IFID[18]~DUPLICATE_q\ & ( 
-- (!sinstruction_IFID(19) & \reg_file|registers[23][0]~q\) ) ) ) # ( \reg_file|registers[31][0]~q\ & ( !\sinstruction_IFID[18]~DUPLICATE_q\ & ( (!sinstruction_IFID(19) & ((\reg_file|registers[19][0]~q\))) # (sinstruction_IFID(19) & 
-- (\reg_file|registers[27][0]~q\)) ) ) ) # ( !\reg_file|registers[31][0]~q\ & ( !\sinstruction_IFID[18]~DUPLICATE_q\ & ( (!sinstruction_IFID(19) & ((\reg_file|registers[19][0]~q\))) # (sinstruction_IFID(19) & (\reg_file|registers[27][0]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100100010001000100111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(19),
	datab => \reg_file|ALT_INV_registers[23][0]~q\,
	datac => \reg_file|ALT_INV_registers[27][0]~q\,
	datad => \reg_file|ALT_INV_registers[19][0]~q\,
	datae => \reg_file|ALT_INV_registers[31][0]~q\,
	dataf => \ALT_INV_sinstruction_IFID[18]~DUPLICATE_q\,
	combout => \sreaddata2_IDEX~3_combout\);

-- Location: LABCELL_X68_Y11_N42
\sreaddata2_IDEX~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~4_combout\ = ( \sreaddata2_IDEX~0_combout\ & ( \sreaddata2_IDEX~3_combout\ & ( (!sinstruction_IFID(17) & (((!sinstruction_IFID(16))) # (\sreaddata2_IDEX~1_combout\))) # (sinstruction_IFID(17) & (((sinstruction_IFID(16)) # 
-- (\sreaddata2_IDEX~2_combout\)))) ) ) ) # ( !\sreaddata2_IDEX~0_combout\ & ( \sreaddata2_IDEX~3_combout\ & ( (!sinstruction_IFID(17) & (\sreaddata2_IDEX~1_combout\ & ((sinstruction_IFID(16))))) # (sinstruction_IFID(17) & (((sinstruction_IFID(16)) # 
-- (\sreaddata2_IDEX~2_combout\)))) ) ) ) # ( \sreaddata2_IDEX~0_combout\ & ( !\sreaddata2_IDEX~3_combout\ & ( (!sinstruction_IFID(17) & (((!sinstruction_IFID(16))) # (\sreaddata2_IDEX~1_combout\))) # (sinstruction_IFID(17) & (((\sreaddata2_IDEX~2_combout\ & 
-- !sinstruction_IFID(16))))) ) ) ) # ( !\sreaddata2_IDEX~0_combout\ & ( !\sreaddata2_IDEX~3_combout\ & ( (!sinstruction_IFID(17) & (\sreaddata2_IDEX~1_combout\ & ((sinstruction_IFID(16))))) # (sinstruction_IFID(17) & (((\sreaddata2_IDEX~2_combout\ & 
-- !sinstruction_IFID(16))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000100110011110100010000000011011101111100111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sreaddata2_IDEX~1_combout\,
	datab => ALT_INV_sinstruction_IFID(17),
	datac => \ALT_INV_sreaddata2_IDEX~2_combout\,
	datad => ALT_INV_sinstruction_IFID(16),
	datae => \ALT_INV_sreaddata2_IDEX~0_combout\,
	dataf => \ALT_INV_sreaddata2_IDEX~3_combout\,
	combout => \sreaddata2_IDEX~4_combout\);

-- Location: LABCELL_X68_Y11_N0
\sreaddata2_IDEX~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX~10_combout\ = ( \sreaddata2_IDEX~4_combout\ & ( (sinstruction_IFID(20)) # (\sreaddata2_IDEX~9_combout\) ) ) # ( !\sreaddata2_IDEX~4_combout\ & ( (\sreaddata2_IDEX~9_combout\ & !sinstruction_IFID(20)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sreaddata2_IDEX~9_combout\,
	datab => ALT_INV_sinstruction_IFID(20),
	dataf => \ALT_INV_sreaddata2_IDEX~4_combout\,
	combout => \sreaddata2_IDEX~10_combout\);

-- Location: FF_X68_Y11_N2
\sreaddata2_IDEX[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sreaddata2_IDEX~10_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata2_IDEX(0));

-- Location: FF_X68_Y11_N34
\sreaddata2_EXMEM[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => sreaddata2_IDEX(0),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata2_EXMEM(0));

-- Location: FF_X74_Y9_N58
\smemreaddata_MEMWB[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \mem|altsyncram_component|auto_generated|q_a\(8),
	sclr => \process_8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => smemreaddata_MEMWB(8));

-- Location: FF_X81_Y12_N14
\spc_IDEX[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \spc_IDEX[8]~feeder_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_IDEX(8));

-- Location: LABCELL_X81_Y12_N9
\spc_EXMEM[8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \spc_EXMEM[8]~feeder_combout\ = spc_IDEX(8)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_spc_IDEX(8),
	combout => \spc_EXMEM[8]~feeder_combout\);

-- Location: FF_X81_Y12_N10
\spc_EXMEM[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \spc_EXMEM[8]~feeder_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_EXMEM(8));

-- Location: FF_X74_Y9_N4
\spc_MEMWB[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_EXMEM(8),
	sclr => \process_8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_MEMWB(8));

-- Location: LABCELL_X75_Y9_N24
\mux_jal|output[8]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_jal|output[8]~8_combout\ = ( spc_MEMWB(8) & ( ((!\smemtoreg_MEMWB~DUPLICATE_q\ & (salumainresult_MEMWB(8))) # (\smemtoreg_MEMWB~DUPLICATE_q\ & ((smemreaddata_MEMWB(8))))) # (\sjal_MEMWB~q\) ) ) # ( !spc_MEMWB(8) & ( (!\sjal_MEMWB~q\ & 
-- ((!\smemtoreg_MEMWB~DUPLICATE_q\ & (salumainresult_MEMWB(8))) # (\smemtoreg_MEMWB~DUPLICATE_q\ & ((smemreaddata_MEMWB(8)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001100000000010100110000000001010011111111110101001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salumainresult_MEMWB(8),
	datab => ALT_INV_smemreaddata_MEMWB(8),
	datac => \ALT_INV_smemtoreg_MEMWB~DUPLICATE_q\,
	datad => \ALT_INV_sjal_MEMWB~q\,
	dataf => ALT_INV_spc_MEMWB(8),
	combout => \mux_jal|output[8]~8_combout\);

-- Location: LABCELL_X75_Y9_N9
\forward|Mux23~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux23~0_combout\ = ( \forward|Mux3~0_combout\ & ( \forward|rd1_out[0]~2_combout\ & ( sreaddata1_IDEX(8) ) ) ) # ( !\forward|Mux3~0_combout\ & ( \forward|rd1_out[0]~2_combout\ & ( \mux_jal|output[8]~8_combout\ ) ) ) # ( \forward|Mux3~0_combout\ & 
-- ( !\forward|rd1_out[0]~2_combout\ & ( sreaddata1_IDEX(8) ) ) ) # ( !\forward|Mux3~0_combout\ & ( !\forward|rd1_out[0]~2_combout\ & ( salumainresult_EXMEM(8) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_jal|ALT_INV_output[8]~8_combout\,
	datab => ALT_INV_salumainresult_EXMEM(8),
	datac => ALT_INV_sreaddata1_IDEX(8),
	datae => \forward|ALT_INV_Mux3~0_combout\,
	dataf => \forward|ALT_INV_rd1_out[0]~2_combout\,
	combout => \forward|Mux23~0_combout\);

-- Location: LABCELL_X79_Y6_N57
\alu_main|Result~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Result~4_combout\ = ( \mux_alu|output[8]~20_combout\ & ( \forward|Mux23~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \forward|ALT_INV_Mux23~0_combout\,
	dataf => \mux_alu|ALT_INV_output[8]~20_combout\,
	combout => \alu_main|Result~4_combout\);

-- Location: LABCELL_X79_Y6_N45
\alu_main|Mux8~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux8~5_combout\ = ( !\mux_alu|output[8]~20_combout\ & ( !\forward|Mux23~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \forward|ALT_INV_Mux23~0_combout\,
	dataf => \mux_alu|ALT_INV_output[8]~20_combout\,
	combout => \alu_main|Mux8~5_combout\);

-- Location: LABCELL_X79_Y6_N6
\alu_main|Mux8~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux8~8_combout\ = ( \alu_main|ShiftLeft1~20_combout\ & ( (!\alu_main|Mux1~0_combout\ & ((!\alu_main|Mux1~1_combout\ & (\alu_main|Mux8~5_combout\)) # (\alu_main|Mux1~1_combout\ & ((\alu_main|ShiftLeft0~19_combout\))))) # 
-- (\alu_main|Mux1~0_combout\ & (((!\alu_main|Mux1~1_combout\)))) ) ) # ( !\alu_main|ShiftLeft1~20_combout\ & ( (!\alu_main|Mux1~0_combout\ & ((!\alu_main|Mux1~1_combout\ & (\alu_main|Mux8~5_combout\)) # (\alu_main|Mux1~1_combout\ & 
-- ((\alu_main|ShiftLeft0~19_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000001010001000100000101001110111000010100111011100001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux1~0_combout\,
	datab => \alu_main|ALT_INV_Mux8~5_combout\,
	datac => \alu_main|ALT_INV_ShiftLeft0~19_combout\,
	datad => \alu_main|ALT_INV_Mux1~1_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft1~20_combout\,
	combout => \alu_main|Mux8~8_combout\);

-- Location: LABCELL_X79_Y6_N15
\alu_main|Mux8~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux8~2_combout\ = ( \alu_main|ShiftRight1~38_combout\ & ( ((salucontrol_IDEX(1) & ((\forward|Mux27~0_combout\) # (\alu_main|ShiftLeft1~6_combout\)))) # (\alu_main|ShiftRight0~38_combout\) ) ) # ( !\alu_main|ShiftRight1~38_combout\ & ( 
-- (\alu_main|ShiftRight0~38_combout\ & ((!salucontrol_IDEX(1)) # ((!\alu_main|ShiftLeft1~6_combout\ & !\forward|Mux27~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111000000000001111100000000111111111110000011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_ShiftLeft1~6_combout\,
	datab => \forward|ALT_INV_Mux27~0_combout\,
	datac => ALT_INV_salucontrol_IDEX(1),
	datad => \alu_main|ALT_INV_ShiftRight0~38_combout\,
	dataf => \alu_main|ALT_INV_ShiftRight1~38_combout\,
	combout => \alu_main|Mux8~2_combout\);

-- Location: LABCELL_X79_Y10_N6
\alu_main|Mux8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux8~0_combout\ = ( \alu_main|ShiftRight1~7_combout\ & ( \alu_main|ShiftRight1~0_combout\ & ( (!\forward|Mux29~0_combout\) # ((!\forward|Mux28~0_combout\ & (\alu_main|ShiftRight1~8_combout\)) # (\forward|Mux28~0_combout\ & 
-- ((\alu_main|ShiftRight1~1_combout\)))) ) ) ) # ( !\alu_main|ShiftRight1~7_combout\ & ( \alu_main|ShiftRight1~0_combout\ & ( (!\forward|Mux29~0_combout\ & (((\forward|Mux28~0_combout\)))) # (\forward|Mux29~0_combout\ & ((!\forward|Mux28~0_combout\ & 
-- (\alu_main|ShiftRight1~8_combout\)) # (\forward|Mux28~0_combout\ & ((\alu_main|ShiftRight1~1_combout\))))) ) ) ) # ( \alu_main|ShiftRight1~7_combout\ & ( !\alu_main|ShiftRight1~0_combout\ & ( (!\forward|Mux29~0_combout\ & (((!\forward|Mux28~0_combout\)))) 
-- # (\forward|Mux29~0_combout\ & ((!\forward|Mux28~0_combout\ & (\alu_main|ShiftRight1~8_combout\)) # (\forward|Mux28~0_combout\ & ((\alu_main|ShiftRight1~1_combout\))))) ) ) ) # ( !\alu_main|ShiftRight1~7_combout\ & ( !\alu_main|ShiftRight1~0_combout\ & ( 
-- (\forward|Mux29~0_combout\ & ((!\forward|Mux28~0_combout\ & (\alu_main|ShiftRight1~8_combout\)) # (\forward|Mux28~0_combout\ & ((\alu_main|ShiftRight1~1_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000101101110110000010100010001101011111011101110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux29~0_combout\,
	datab => \alu_main|ALT_INV_ShiftRight1~8_combout\,
	datac => \alu_main|ALT_INV_ShiftRight1~1_combout\,
	datad => \forward|ALT_INV_Mux28~0_combout\,
	datae => \alu_main|ALT_INV_ShiftRight1~7_combout\,
	dataf => \alu_main|ALT_INV_ShiftRight1~0_combout\,
	combout => \alu_main|Mux8~0_combout\);

-- Location: MLABCELL_X78_Y6_N6
\alu_main|Mux8~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux8~4_combout\ = ( \alu_main|ShiftRight0~7_combout\ & ( \alu_main|ShiftRight0~0_combout\ & ( (!sinstruction_IDEX(8)) # ((!\sinstruction_IDEX[9]~DUPLICATE_q\ & (\alu_main|ShiftRight0~8_combout\)) # (\sinstruction_IDEX[9]~DUPLICATE_q\ & 
-- ((\alu_main|ShiftRight0~1_combout\)))) ) ) ) # ( !\alu_main|ShiftRight0~7_combout\ & ( \alu_main|ShiftRight0~0_combout\ & ( (!sinstruction_IDEX(8) & (\sinstruction_IDEX[9]~DUPLICATE_q\)) # (sinstruction_IDEX(8) & ((!\sinstruction_IDEX[9]~DUPLICATE_q\ & 
-- (\alu_main|ShiftRight0~8_combout\)) # (\sinstruction_IDEX[9]~DUPLICATE_q\ & ((\alu_main|ShiftRight0~1_combout\))))) ) ) ) # ( \alu_main|ShiftRight0~7_combout\ & ( !\alu_main|ShiftRight0~0_combout\ & ( (!sinstruction_IDEX(8) & 
-- (!\sinstruction_IDEX[9]~DUPLICATE_q\)) # (sinstruction_IDEX(8) & ((!\sinstruction_IDEX[9]~DUPLICATE_q\ & (\alu_main|ShiftRight0~8_combout\)) # (\sinstruction_IDEX[9]~DUPLICATE_q\ & ((\alu_main|ShiftRight0~1_combout\))))) ) ) ) # ( 
-- !\alu_main|ShiftRight0~7_combout\ & ( !\alu_main|ShiftRight0~0_combout\ & ( (sinstruction_IDEX(8) & ((!\sinstruction_IDEX[9]~DUPLICATE_q\ & (\alu_main|ShiftRight0~8_combout\)) # (\sinstruction_IDEX[9]~DUPLICATE_q\ & ((\alu_main|ShiftRight0~1_combout\))))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101100011001001110100100110001101111010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IDEX(8),
	datab => \ALT_INV_sinstruction_IDEX[9]~DUPLICATE_q\,
	datac => \alu_main|ALT_INV_ShiftRight0~8_combout\,
	datad => \alu_main|ALT_INV_ShiftRight0~1_combout\,
	datae => \alu_main|ALT_INV_ShiftRight0~7_combout\,
	dataf => \alu_main|ALT_INV_ShiftRight0~0_combout\,
	combout => \alu_main|Mux8~4_combout\);

-- Location: MLABCELL_X78_Y6_N18
\alu_main|Mux8~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux8~6_combout\ = ( \sinstruction_IDEX[10]~DUPLICATE_q\ & ( \alu_main|Mux8~4_combout\ & ( (!salucontrol_IDEX(2) & (!\alu_main|Mux8~5_combout\ & !salucontrol_IDEX(3))) ) ) ) # ( !\sinstruction_IDEX[10]~DUPLICATE_q\ & ( \alu_main|Mux8~4_combout\ & 
-- ( (!salucontrol_IDEX(2) & ((!salucontrol_IDEX(3) & ((!\alu_main|Mux8~5_combout\))) # (salucontrol_IDEX(3) & (!salucontrol_IDEX(1))))) ) ) ) # ( \sinstruction_IDEX[10]~DUPLICATE_q\ & ( !\alu_main|Mux8~4_combout\ & ( (!salucontrol_IDEX(2) & 
-- (!\alu_main|Mux8~5_combout\ & !salucontrol_IDEX(3))) ) ) ) # ( !\sinstruction_IDEX[10]~DUPLICATE_q\ & ( !\alu_main|Mux8~4_combout\ & ( (!salucontrol_IDEX(2) & (!\alu_main|Mux8~5_combout\ & !salucontrol_IDEX(3))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000110000000000000011000000100010001100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salucontrol_IDEX(1),
	datab => ALT_INV_salucontrol_IDEX(2),
	datac => \alu_main|ALT_INV_Mux8~5_combout\,
	datad => ALT_INV_salucontrol_IDEX(3),
	datae => \ALT_INV_sinstruction_IDEX[10]~DUPLICATE_q\,
	dataf => \alu_main|ALT_INV_Mux8~4_combout\,
	combout => \alu_main|Mux8~6_combout\);

-- Location: LABCELL_X79_Y6_N48
\alu_main|Mux8~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux8~7_combout\ = ( \alu_main|Mux8~0_combout\ & ( !\alu_main|Mux8~6_combout\ & ( (!\alu_main|Mux12~0_combout\) # ((!\alu_main|Mux8~1_combout\ & ((!\alu_main|Mux8~3_combout\) # (!\alu_main|Mux8~2_combout\)))) ) ) ) # ( !\alu_main|Mux8~0_combout\ 
-- & ( !\alu_main|Mux8~6_combout\ & ( (!\alu_main|Mux12~0_combout\) # ((!\alu_main|Mux8~3_combout\) # (!\alu_main|Mux8~2_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111101110111110101110101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux12~0_combout\,
	datab => \alu_main|ALT_INV_Mux8~3_combout\,
	datac => \alu_main|ALT_INV_Mux8~1_combout\,
	datad => \alu_main|ALT_INV_Mux8~2_combout\,
	datae => \alu_main|ALT_INV_Mux8~0_combout\,
	dataf => \alu_main|ALT_INV_Mux8~6_combout\,
	combout => \alu_main|Mux8~7_combout\);

-- Location: LABCELL_X79_Y6_N36
\alu_main|Mux8~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux8~9_combout\ = ( \alu_main|Mux28~0_combout\ & ( \alu_main|Mux8~7_combout\ & ( (!\alu_main|Mux12~2_combout\ & (\alu_main|Result~4_combout\)) # (\alu_main|Mux12~2_combout\ & ((\alu_main|Add0~33_sumout\))) ) ) ) # ( !\alu_main|Mux28~0_combout\ & 
-- ( \alu_main|Mux8~7_combout\ & ( (\alu_main|Mux12~2_combout\ & \alu_main|Mux8~8_combout\) ) ) ) # ( \alu_main|Mux28~0_combout\ & ( !\alu_main|Mux8~7_combout\ & ( (!\alu_main|Mux12~2_combout\ & (\alu_main|Result~4_combout\)) # (\alu_main|Mux12~2_combout\ & 
-- ((\alu_main|Add0~33_sumout\))) ) ) ) # ( !\alu_main|Mux28~0_combout\ & ( !\alu_main|Mux8~7_combout\ & ( (!\alu_main|Mux12~2_combout\) # (\alu_main|Mux8~8_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101011111111001001110010011100000000010101010010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux12~2_combout\,
	datab => \alu_main|ALT_INV_Result~4_combout\,
	datac => \alu_main|ALT_INV_Add0~33_sumout\,
	datad => \alu_main|ALT_INV_Mux8~8_combout\,
	datae => \alu_main|ALT_INV_Mux28~0_combout\,
	dataf => \alu_main|ALT_INV_Mux8~7_combout\,
	combout => \alu_main|Mux8~9_combout\);

-- Location: LABCELL_X79_Y6_N12
\alu_main|Result[8]\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Result\(8) = ( \alu_main|Mux8~9_combout\ & ( (!\alu_main|Mux32~0_combout\) # (\alu_main|Result\(8)) ) ) # ( !\alu_main|Mux8~9_combout\ & ( (\alu_main|Result\(8) & \alu_main|Mux32~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \alu_main|ALT_INV_Result\(8),
	datad => \alu_main|ALT_INV_Mux32~0_combout\,
	dataf => \alu_main|ALT_INV_Mux8~9_combout\,
	combout => \alu_main|Result\(8));

-- Location: LABCELL_X79_Y5_N9
\alu_main|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Equal0~1_combout\ = ( !\alu_main|Result\(10) & ( !\alu_main|Result\(7) & ( (!\alu_main|Result\(8) & (!\alu_main|Result\(11) & (!\alu_main|Result\(9) & !\alu_main|Result\(6)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Result\(8),
	datab => \alu_main|ALT_INV_Result\(11),
	datac => \alu_main|ALT_INV_Result\(9),
	datad => \alu_main|ALT_INV_Result\(6),
	datae => \alu_main|ALT_INV_Result\(10),
	dataf => \alu_main|ALT_INV_Result\(7),
	combout => \alu_main|Equal0~1_combout\);

-- Location: MLABCELL_X78_Y7_N0
\alu_main|Equal0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Equal0~3_combout\ = ( !\alu_main|Result\(23) & ( !\alu_main|Result\(21) & ( (!\alu_main|Result\(18) & (!\alu_main|Result\(19) & (!\alu_main|Result\(22) & !\alu_main|Result\(20)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Result\(18),
	datab => \alu_main|ALT_INV_Result\(19),
	datac => \alu_main|ALT_INV_Result\(22),
	datad => \alu_main|ALT_INV_Result\(20),
	datae => \alu_main|ALT_INV_Result\(23),
	dataf => \alu_main|ALT_INV_Result\(21),
	combout => \alu_main|Equal0~3_combout\);

-- Location: LABCELL_X80_Y8_N27
\alu_main|Equal0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Equal0~5_combout\ = ( !\alu_main|Result\(31) & ( !\alu_main|Result\(30) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \alu_main|ALT_INV_Result\(30),
	dataf => \alu_main|ALT_INV_Result\(31),
	combout => \alu_main|Equal0~5_combout\);

-- Location: LABCELL_X81_Y6_N30
\alu_main|Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Equal0~2_combout\ = ( !\alu_main|Result\(14) & ( !\alu_main|Result\(12) & ( (!\alu_main|Result\(16) & (!\alu_main|Result\(13) & (!\alu_main|Result\(15) & !\alu_main|Result\(17)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Result\(16),
	datab => \alu_main|ALT_INV_Result\(13),
	datac => \alu_main|ALT_INV_Result\(15),
	datad => \alu_main|ALT_INV_Result\(17),
	datae => \alu_main|ALT_INV_Result\(14),
	dataf => \alu_main|ALT_INV_Result\(12),
	combout => \alu_main|Equal0~2_combout\);

-- Location: LABCELL_X79_Y8_N42
\alu_main|Equal0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Equal0~4_combout\ = ( !\alu_main|Result\(28) & ( !\alu_main|Result\(24) & ( (!\alu_main|Result\(29) & (!\alu_main|Result\(26) & (!\alu_main|Result\(27) & !\alu_main|Result\(25)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Result\(29),
	datab => \alu_main|ALT_INV_Result\(26),
	datac => \alu_main|ALT_INV_Result\(27),
	datad => \alu_main|ALT_INV_Result\(25),
	datae => \alu_main|ALT_INV_Result\(28),
	dataf => \alu_main|ALT_INV_Result\(24),
	combout => \alu_main|Equal0~4_combout\);

-- Location: LABCELL_X81_Y8_N48
\alu_main|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Equal0~0_combout\ = ( !\alu_main|Result\(2) & ( !\alu_main|Result\(0) & ( (!\alu_main|Result\(1) & (!\alu_main|Result\(4) & (!\alu_main|Result\(5) & !\alu_main|Result\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Result\(1),
	datab => \alu_main|ALT_INV_Result\(4),
	datac => \alu_main|ALT_INV_Result\(5),
	datad => \alu_main|ALT_INV_Result\(3),
	datae => \alu_main|ALT_INV_Result\(2),
	dataf => \alu_main|ALT_INV_Result\(0),
	combout => \alu_main|Equal0~0_combout\);

-- Location: LABCELL_X80_Y8_N36
\alu_main|Equal0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Equal0~6_combout\ = ( \alu_main|Equal0~4_combout\ & ( \alu_main|Equal0~0_combout\ & ( (\alu_main|Equal0~1_combout\ & (\alu_main|Equal0~3_combout\ & (\alu_main|Equal0~5_combout\ & \alu_main|Equal0~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Equal0~1_combout\,
	datab => \alu_main|ALT_INV_Equal0~3_combout\,
	datac => \alu_main|ALT_INV_Equal0~5_combout\,
	datad => \alu_main|ALT_INV_Equal0~2_combout\,
	datae => \alu_main|ALT_INV_Equal0~4_combout\,
	dataf => \alu_main|ALT_INV_Equal0~0_combout\,
	combout => \alu_main|Equal0~6_combout\);

-- Location: FF_X80_Y8_N38
salu_zero_EXMEM : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \alu_main|Equal0~6_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \salu_zero_EXMEM~q\);

-- Location: FF_X80_Y12_N1
\sinstruction_EXMEM[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => sinstruction_IDEX(5),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_EXMEM(5));

-- Location: FF_X79_Y12_N16
\smux_branch_input1_EXMEM[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \alu_branch|Add0~21_sumout\,
	ena => \ALT_INV_reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => smux_branch_input1_EXMEM(7));

-- Location: LABCELL_X80_Y12_N0
\mux_pc|output[7]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_pc|output[7]~13_combout\ = ( sinstruction_EXMEM(5) & ( smux_branch_input1_EXMEM(7) & ( ((!\salu_zero_EXMEM~q\ & ((\sbne_EXMEM~q\))) # (\salu_zero_EXMEM~q\ & (\sbeq_EXMEM~DUPLICATE_q\))) # (\sjump_EXMEM~q\) ) ) ) # ( !sinstruction_EXMEM(5) & ( 
-- smux_branch_input1_EXMEM(7) & ( (!\sjump_EXMEM~q\ & ((!\salu_zero_EXMEM~q\ & ((\sbne_EXMEM~q\))) # (\salu_zero_EXMEM~q\ & (\sbeq_EXMEM~DUPLICATE_q\)))) ) ) ) # ( sinstruction_EXMEM(5) & ( !smux_branch_input1_EXMEM(7) & ( \sjump_EXMEM~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100010000101100000001111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_salu_zero_EXMEM~q\,
	datab => \ALT_INV_sbeq_EXMEM~DUPLICATE_q\,
	datac => \ALT_INV_sjump_EXMEM~q\,
	datad => \ALT_INV_sbne_EXMEM~q\,
	datae => ALT_INV_sinstruction_EXMEM(5),
	dataf => ALT_INV_smux_branch_input1_EXMEM(7),
	combout => \mux_pc|output[7]~13_combout\);

-- Location: FF_X83_Y12_N13
\sreaddata1_EXMEM[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => sreaddata1_IDEX(7),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata1_EXMEM(7));

-- Location: LABCELL_X83_Y12_N3
\mux_pc|output[7]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_pc|output[7]~14_combout\ = ( \mux_pc|output[7]~13_combout\ & ( sreaddata1_EXMEM(7) ) ) # ( !\mux_pc|output[7]~13_combout\ & ( sreaddata1_EXMEM(7) & ( ((!\reset_stages~combout\ & \Add0~21_sumout\)) # (\sjr_EXMEM~q\) ) ) ) # ( 
-- \mux_pc|output[7]~13_combout\ & ( !sreaddata1_EXMEM(7) & ( (!\sjr_EXMEM~q\) # ((!\reset_stages~combout\ & \Add0~21_sumout\)) ) ) ) # ( !\mux_pc|output[7]~13_combout\ & ( !sreaddata1_EXMEM(7) & ( (!\reset_stages~combout\ & \Add0~21_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010110011101100111000111011001110111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reset_stages~combout\,
	datab => \ALT_INV_sjr_EXMEM~q\,
	datac => \ALT_INV_Add0~21_sumout\,
	datae => \mux_pc|ALT_INV_output[7]~13_combout\,
	dataf => ALT_INV_sreaddata1_EXMEM(7),
	combout => \mux_pc|output[7]~14_combout\);

-- Location: FF_X83_Y12_N5
\pc_mips|pc_output[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \mux_pc|output[7]~14_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc_mips|pc_output\(7));

-- Location: LABCELL_X77_Y10_N36
\sinstruction_IFID[28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sinstruction_IFID[28]~feeder_combout\ = ( \rom|altsyncram_component|auto_generated|q_a\(28) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \rom|altsyncram_component|auto_generated|ALT_INV_q_a\(28),
	combout => \sinstruction_IFID[28]~feeder_combout\);

-- Location: FF_X77_Y10_N38
\sinstruction_IFID[28]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sinstruction_IFID[28]~feeder_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sinstruction_IFID[28]~DUPLICATE_q\);

-- Location: LABCELL_X75_Y10_N42
\control|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Mux5~0_combout\ = ( sinstruction_IFID(27) & ( !sinstruction_IFID(31) & ( (!\sinstruction_IFID[28]~DUPLICATE_q\ & (!sinstruction_IFID(30) & (!sinstruction_IFID(29) & \sinstruction_IFID[26]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IFID[28]~DUPLICATE_q\,
	datab => ALT_INV_sinstruction_IFID(30),
	datac => ALT_INV_sinstruction_IFID(29),
	datad => \ALT_INV_sinstruction_IFID[26]~DUPLICATE_q\,
	datae => ALT_INV_sinstruction_IFID(27),
	dataf => ALT_INV_sinstruction_IFID(31),
	combout => \control|Mux5~0_combout\);

-- Location: FF_X75_Y10_N43
sjal_IDEX : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \control|Mux5~0_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sjal_IDEX~q\);

-- Location: FF_X75_Y10_N46
sjal_EXMEM : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \sjal_IDEX~q\,
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sjal_EXMEM~q\);

-- Location: FF_X73_Y9_N23
sjal_MEMWB : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \sjal_EXMEM~q\,
	sclr => \process_8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sjal_MEMWB~q\);

-- Location: FF_X78_Y8_N23
\smemreaddata_MEMWB[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \mem|altsyncram_component|auto_generated|q_a\(6),
	sclr => \process_8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => smemreaddata_MEMWB(6));

-- Location: FF_X78_Y8_N47
\salumainresult_MEMWB[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => salumainresult_EXMEM(6),
	sclr => \process_8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => salumainresult_MEMWB(6));

-- Location: FF_X81_Y12_N17
\spc_EXMEM[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_IDEX(6),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_EXMEM(6));

-- Location: FF_X78_Y8_N53
\spc_MEMWB[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_EXMEM(6),
	sclr => \process_8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_MEMWB(6));

-- Location: MLABCELL_X78_Y8_N12
\mux_jal|output[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_jal|output[6]~6_combout\ = ( spc_MEMWB(6) & ( ((!\smemtoreg_MEMWB~DUPLICATE_q\ & ((salumainresult_MEMWB(6)))) # (\smemtoreg_MEMWB~DUPLICATE_q\ & (smemreaddata_MEMWB(6)))) # (\sjal_MEMWB~q\) ) ) # ( !spc_MEMWB(6) & ( (!\sjal_MEMWB~q\ & 
-- ((!\smemtoreg_MEMWB~DUPLICATE_q\ & ((salumainresult_MEMWB(6)))) # (\smemtoreg_MEMWB~DUPLICATE_q\ & (smemreaddata_MEMWB(6))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000000101000101001010111110111110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sjal_MEMWB~q\,
	datab => \ALT_INV_smemtoreg_MEMWB~DUPLICATE_q\,
	datac => ALT_INV_smemreaddata_MEMWB(6),
	datad => ALT_INV_salumainresult_MEMWB(6),
	dataf => ALT_INV_spc_MEMWB(6),
	combout => \mux_jal|output[6]~6_combout\);

-- Location: LABCELL_X70_Y5_N48
\reg_file|registers[24][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[24][6]~feeder_combout\ = ( \mux_jal|output[6]~6_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[6]~6_combout\,
	combout => \reg_file|registers[24][6]~feeder_combout\);

-- Location: FF_X70_Y5_N50
\reg_file|registers[24][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[24][6]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[24][6]~q\);

-- Location: FF_X66_Y5_N20
\reg_file|registers[20][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[6]~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[20][6]~q\);

-- Location: LABCELL_X66_Y5_N57
\sreaddata1_IDEX~66\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~66_combout\ = ( \reg_file|registers[16][6]~q\ & ( \sinstruction_IFID[24]~DUPLICATE_q\ & ( (!sinstruction_IFID(23) & (\reg_file|registers[24][6]~q\)) # (sinstruction_IFID(23) & ((\reg_file|registers[28][6]~q\))) ) ) ) # ( 
-- !\reg_file|registers[16][6]~q\ & ( \sinstruction_IFID[24]~DUPLICATE_q\ & ( (!sinstruction_IFID(23) & (\reg_file|registers[24][6]~q\)) # (sinstruction_IFID(23) & ((\reg_file|registers[28][6]~q\))) ) ) ) # ( \reg_file|registers[16][6]~q\ & ( 
-- !\sinstruction_IFID[24]~DUPLICATE_q\ & ( (!sinstruction_IFID(23)) # (\reg_file|registers[20][6]~q\) ) ) ) # ( !\reg_file|registers[16][6]~q\ & ( !\sinstruction_IFID[24]~DUPLICATE_q\ & ( (sinstruction_IFID(23) & \reg_file|registers[20][6]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011110011001111111101000111010001110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[24][6]~q\,
	datab => ALT_INV_sinstruction_IFID(23),
	datac => \reg_file|ALT_INV_registers[28][6]~q\,
	datad => \reg_file|ALT_INV_registers[20][6]~q\,
	datae => \reg_file|ALT_INV_registers[16][6]~q\,
	dataf => \ALT_INV_sinstruction_IFID[24]~DUPLICATE_q\,
	combout => \sreaddata1_IDEX~66_combout\);

-- Location: LABCELL_X61_Y5_N42
\sreaddata1_IDEX~67\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~67_combout\ = ( \reg_file|registers[29][6]~q\ & ( \reg_file|registers[25][6]~q\ & ( ((!sinstruction_IFID(23) & (\reg_file|registers[17][6]~q\)) # (sinstruction_IFID(23) & ((\reg_file|registers[21][6]~q\)))) # 
-- (\sinstruction_IFID[24]~DUPLICATE_q\) ) ) ) # ( !\reg_file|registers[29][6]~q\ & ( \reg_file|registers[25][6]~q\ & ( (!\sinstruction_IFID[24]~DUPLICATE_q\ & ((!sinstruction_IFID(23) & (\reg_file|registers[17][6]~q\)) # (sinstruction_IFID(23) & 
-- ((\reg_file|registers[21][6]~q\))))) # (\sinstruction_IFID[24]~DUPLICATE_q\ & (!sinstruction_IFID(23))) ) ) ) # ( \reg_file|registers[29][6]~q\ & ( !\reg_file|registers[25][6]~q\ & ( (!\sinstruction_IFID[24]~DUPLICATE_q\ & ((!sinstruction_IFID(23) & 
-- (\reg_file|registers[17][6]~q\)) # (sinstruction_IFID(23) & ((\reg_file|registers[21][6]~q\))))) # (\sinstruction_IFID[24]~DUPLICATE_q\ & (sinstruction_IFID(23))) ) ) ) # ( !\reg_file|registers[29][6]~q\ & ( !\reg_file|registers[25][6]~q\ & ( 
-- (!\sinstruction_IFID[24]~DUPLICATE_q\ & ((!sinstruction_IFID(23) & (\reg_file|registers[17][6]~q\)) # (sinstruction_IFID(23) & ((\reg_file|registers[21][6]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000110010011101101001100011011100101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IFID[24]~DUPLICATE_q\,
	datab => ALT_INV_sinstruction_IFID(23),
	datac => \reg_file|ALT_INV_registers[17][6]~q\,
	datad => \reg_file|ALT_INV_registers[21][6]~q\,
	datae => \reg_file|ALT_INV_registers[29][6]~q\,
	dataf => \reg_file|ALT_INV_registers[25][6]~q\,
	combout => \sreaddata1_IDEX~67_combout\);

-- Location: LABCELL_X70_Y11_N3
\sreaddata1_IDEX~68\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~68_combout\ = ( sinstruction_IFID(23) & ( \reg_file|registers[26][6]~q\ & ( (!\sinstruction_IFID[24]~DUPLICATE_q\ & (\reg_file|registers[22][6]~q\)) # (\sinstruction_IFID[24]~DUPLICATE_q\ & ((\reg_file|registers[30][6]~q\))) ) ) ) # ( 
-- !sinstruction_IFID(23) & ( \reg_file|registers[26][6]~q\ & ( (\reg_file|registers[18][6]~q\) # (\sinstruction_IFID[24]~DUPLICATE_q\) ) ) ) # ( sinstruction_IFID(23) & ( !\reg_file|registers[26][6]~q\ & ( (!\sinstruction_IFID[24]~DUPLICATE_q\ & 
-- (\reg_file|registers[22][6]~q\)) # (\sinstruction_IFID[24]~DUPLICATE_q\ & ((\reg_file|registers[30][6]~q\))) ) ) ) # ( !sinstruction_IFID(23) & ( !\reg_file|registers[26][6]~q\ & ( (!\sinstruction_IFID[24]~DUPLICATE_q\ & \reg_file|registers[18][6]~q\) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010000010100101111101110111011101110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IFID[24]~DUPLICATE_q\,
	datab => \reg_file|ALT_INV_registers[18][6]~q\,
	datac => \reg_file|ALT_INV_registers[22][6]~q\,
	datad => \reg_file|ALT_INV_registers[30][6]~q\,
	datae => ALT_INV_sinstruction_IFID(23),
	dataf => \reg_file|ALT_INV_registers[26][6]~q\,
	combout => \sreaddata1_IDEX~68_combout\);

-- Location: FF_X71_Y8_N26
\reg_file|registers[19][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[6]~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[19][6]~q\);

-- Location: LABCELL_X71_Y8_N54
\sreaddata1_IDEX~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~69_combout\ = ( \reg_file|registers[31][6]~q\ & ( \reg_file|registers[23][6]~q\ & ( ((!sinstruction_IFID(24) & (\reg_file|registers[19][6]~q\)) # (sinstruction_IFID(24) & ((\reg_file|registers[27][6]~q\)))) # (sinstruction_IFID(23)) ) ) ) 
-- # ( !\reg_file|registers[31][6]~q\ & ( \reg_file|registers[23][6]~q\ & ( (!sinstruction_IFID(23) & ((!sinstruction_IFID(24) & (\reg_file|registers[19][6]~q\)) # (sinstruction_IFID(24) & ((\reg_file|registers[27][6]~q\))))) # (sinstruction_IFID(23) & 
-- (((!sinstruction_IFID(24))))) ) ) ) # ( \reg_file|registers[31][6]~q\ & ( !\reg_file|registers[23][6]~q\ & ( (!sinstruction_IFID(23) & ((!sinstruction_IFID(24) & (\reg_file|registers[19][6]~q\)) # (sinstruction_IFID(24) & 
-- ((\reg_file|registers[27][6]~q\))))) # (sinstruction_IFID(23) & (((sinstruction_IFID(24))))) ) ) ) # ( !\reg_file|registers[31][6]~q\ & ( !\reg_file|registers[23][6]~q\ & ( (!sinstruction_IFID(23) & ((!sinstruction_IFID(24) & 
-- (\reg_file|registers[19][6]~q\)) # (sinstruction_IFID(24) & ((\reg_file|registers[27][6]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000110000010100000011111101011111001100000101111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[19][6]~q\,
	datab => \reg_file|ALT_INV_registers[27][6]~q\,
	datac => ALT_INV_sinstruction_IFID(23),
	datad => ALT_INV_sinstruction_IFID(24),
	datae => \reg_file|ALT_INV_registers[31][6]~q\,
	dataf => \reg_file|ALT_INV_registers[23][6]~q\,
	combout => \sreaddata1_IDEX~69_combout\);

-- Location: LABCELL_X62_Y5_N12
\sreaddata1_IDEX~70\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~70_combout\ = ( \sreaddata1_IDEX~68_combout\ & ( \sreaddata1_IDEX~69_combout\ & ( ((!\sinstruction_IFID[21]~DUPLICATE_q\ & (\sreaddata1_IDEX~66_combout\)) # (\sinstruction_IFID[21]~DUPLICATE_q\ & ((\sreaddata1_IDEX~67_combout\)))) # 
-- (sinstruction_IFID(22)) ) ) ) # ( !\sreaddata1_IDEX~68_combout\ & ( \sreaddata1_IDEX~69_combout\ & ( (!sinstruction_IFID(22) & ((!\sinstruction_IFID[21]~DUPLICATE_q\ & (\sreaddata1_IDEX~66_combout\)) # (\sinstruction_IFID[21]~DUPLICATE_q\ & 
-- ((\sreaddata1_IDEX~67_combout\))))) # (sinstruction_IFID(22) & (((\sinstruction_IFID[21]~DUPLICATE_q\)))) ) ) ) # ( \sreaddata1_IDEX~68_combout\ & ( !\sreaddata1_IDEX~69_combout\ & ( (!sinstruction_IFID(22) & ((!\sinstruction_IFID[21]~DUPLICATE_q\ & 
-- (\sreaddata1_IDEX~66_combout\)) # (\sinstruction_IFID[21]~DUPLICATE_q\ & ((\sreaddata1_IDEX~67_combout\))))) # (sinstruction_IFID(22) & (((!\sinstruction_IFID[21]~DUPLICATE_q\)))) ) ) ) # ( !\sreaddata1_IDEX~68_combout\ & ( !\sreaddata1_IDEX~69_combout\ & 
-- ( (!sinstruction_IFID(22) & ((!\sinstruction_IFID[21]~DUPLICATE_q\ & (\sreaddata1_IDEX~66_combout\)) # (\sinstruction_IFID[21]~DUPLICATE_q\ & ((\sreaddata1_IDEX~67_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100011100000111110001000011010011110111001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sreaddata1_IDEX~66_combout\,
	datab => ALT_INV_sinstruction_IFID(22),
	datac => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	datad => \ALT_INV_sreaddata1_IDEX~67_combout\,
	datae => \ALT_INV_sreaddata1_IDEX~68_combout\,
	dataf => \ALT_INV_sreaddata1_IDEX~69_combout\,
	combout => \sreaddata1_IDEX~70_combout\);

-- Location: LABCELL_X66_Y7_N15
\sreaddata1_IDEX~74\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~74_combout\ = ( \reg_file|registers[5][6]~q\ & ( \reg_file|registers[7][6]~q\ & ( ((!sinstruction_IFID(22) & (\reg_file|registers[4][6]~q\)) # (sinstruction_IFID(22) & ((\reg_file|registers[6][6]~q\)))) # 
-- (\sinstruction_IFID[21]~DUPLICATE_q\) ) ) ) # ( !\reg_file|registers[5][6]~q\ & ( \reg_file|registers[7][6]~q\ & ( (!sinstruction_IFID(22) & (\reg_file|registers[4][6]~q\ & ((!\sinstruction_IFID[21]~DUPLICATE_q\)))) # (sinstruction_IFID(22) & 
-- (((\sinstruction_IFID[21]~DUPLICATE_q\) # (\reg_file|registers[6][6]~q\)))) ) ) ) # ( \reg_file|registers[5][6]~q\ & ( !\reg_file|registers[7][6]~q\ & ( (!sinstruction_IFID(22) & (((\sinstruction_IFID[21]~DUPLICATE_q\)) # (\reg_file|registers[4][6]~q\))) 
-- # (sinstruction_IFID(22) & (((\reg_file|registers[6][6]~q\ & !\sinstruction_IFID[21]~DUPLICATE_q\)))) ) ) ) # ( !\reg_file|registers[5][6]~q\ & ( !\reg_file|registers[7][6]~q\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & ((!sinstruction_IFID(22) & 
-- (\reg_file|registers[4][6]~q\)) # (sinstruction_IFID(22) & ((\reg_file|registers[6][6]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001100000000010100111111000001010011000011110101001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[4][6]~q\,
	datab => \reg_file|ALT_INV_registers[6][6]~q\,
	datac => ALT_INV_sinstruction_IFID(22),
	datad => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	datae => \reg_file|ALT_INV_registers[5][6]~q\,
	dataf => \reg_file|ALT_INV_registers[7][6]~q\,
	combout => \sreaddata1_IDEX~74_combout\);

-- Location: FF_X62_Y7_N19
\reg_file|registers[12][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[6]~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[12][6]~q\);

-- Location: LABCELL_X62_Y7_N21
\sreaddata1_IDEX~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~73_combout\ = ( \reg_file|registers[14][6]~q\ & ( \reg_file|registers[15][6]~q\ & ( ((!\sinstruction_IFID[21]~DUPLICATE_q\ & ((\reg_file|registers[12][6]~q\))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & (\reg_file|registers[13][6]~q\))) # 
-- (sinstruction_IFID(22)) ) ) ) # ( !\reg_file|registers[14][6]~q\ & ( \reg_file|registers[15][6]~q\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & (((\reg_file|registers[12][6]~q\ & !sinstruction_IFID(22))))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & 
-- (((sinstruction_IFID(22))) # (\reg_file|registers[13][6]~q\))) ) ) ) # ( \reg_file|registers[14][6]~q\ & ( !\reg_file|registers[15][6]~q\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & (((sinstruction_IFID(22)) # (\reg_file|registers[12][6]~q\)))) # 
-- (\sinstruction_IFID[21]~DUPLICATE_q\ & (\reg_file|registers[13][6]~q\ & ((!sinstruction_IFID(22))))) ) ) ) # ( !\reg_file|registers[14][6]~q\ & ( !\reg_file|registers[15][6]~q\ & ( (!sinstruction_IFID(22) & ((!\sinstruction_IFID[21]~DUPLICATE_q\ & 
-- ((\reg_file|registers[12][6]~q\))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & (\reg_file|registers[13][6]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100000000000110111010101000011011010101010001101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	datab => \reg_file|ALT_INV_registers[13][6]~q\,
	datac => \reg_file|ALT_INV_registers[12][6]~q\,
	datad => ALT_INV_sinstruction_IFID(22),
	datae => \reg_file|ALT_INV_registers[14][6]~q\,
	dataf => \reg_file|ALT_INV_registers[15][6]~q\,
	combout => \sreaddata1_IDEX~73_combout\);

-- Location: FF_X63_Y9_N29
\reg_file|registers[11][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[6]~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[11][6]~q\);

-- Location: LABCELL_X63_Y9_N9
\sreaddata1_IDEX~71\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~71_combout\ = ( \sinstruction_IFID[21]~DUPLICATE_q\ & ( \reg_file|registers[9][6]~q\ & ( (!sinstruction_IFID(22)) # (\reg_file|registers[11][6]~q\) ) ) ) # ( !\sinstruction_IFID[21]~DUPLICATE_q\ & ( \reg_file|registers[9][6]~q\ & ( 
-- (!sinstruction_IFID(22) & (\reg_file|registers[8][6]~q\)) # (sinstruction_IFID(22) & ((\reg_file|registers[10][6]~q\))) ) ) ) # ( \sinstruction_IFID[21]~DUPLICATE_q\ & ( !\reg_file|registers[9][6]~q\ & ( (\reg_file|registers[11][6]~q\ & 
-- sinstruction_IFID(22)) ) ) ) # ( !\sinstruction_IFID[21]~DUPLICATE_q\ & ( !\reg_file|registers[9][6]~q\ & ( (!sinstruction_IFID(22) & (\reg_file|registers[8][6]~q\)) # (sinstruction_IFID(22) & ((\reg_file|registers[10][6]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111000000000101010100110011000011111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[11][6]~q\,
	datab => \reg_file|ALT_INV_registers[8][6]~q\,
	datac => \reg_file|ALT_INV_registers[10][6]~q\,
	datad => ALT_INV_sinstruction_IFID(22),
	datae => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	dataf => \reg_file|ALT_INV_registers[9][6]~q\,
	combout => \sreaddata1_IDEX~71_combout\);

-- Location: LABCELL_X64_Y11_N0
\sreaddata1_IDEX~72\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~72_combout\ = ( sinstruction_IFID(22) & ( \sinstruction_IFID[21]~DUPLICATE_q\ & ( \reg_file|registers[3][6]~q\ ) ) ) # ( !sinstruction_IFID(22) & ( \sinstruction_IFID[21]~DUPLICATE_q\ & ( \reg_file|registers[1][6]~q\ ) ) ) # ( 
-- sinstruction_IFID(22) & ( !\sinstruction_IFID[21]~DUPLICATE_q\ & ( \reg_file|registers[2][6]~q\ ) ) ) # ( !sinstruction_IFID(22) & ( !\sinstruction_IFID[21]~DUPLICATE_q\ & ( \reg_file|registers[0][6]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[3][6]~q\,
	datab => \reg_file|ALT_INV_registers[1][6]~q\,
	datac => \reg_file|ALT_INV_registers[2][6]~q\,
	datad => \reg_file|ALT_INV_registers[0][6]~q\,
	datae => ALT_INV_sinstruction_IFID(22),
	dataf => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	combout => \sreaddata1_IDEX~72_combout\);

-- Location: LABCELL_X63_Y7_N42
\sreaddata1_IDEX~75\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~75_combout\ = ( \sreaddata1_IDEX~71_combout\ & ( \sreaddata1_IDEX~72_combout\ & ( (!sinstruction_IFID(23)) # ((!\sinstruction_IFID[24]~DUPLICATE_q\ & (\sreaddata1_IDEX~74_combout\)) # (\sinstruction_IFID[24]~DUPLICATE_q\ & 
-- ((\sreaddata1_IDEX~73_combout\)))) ) ) ) # ( !\sreaddata1_IDEX~71_combout\ & ( \sreaddata1_IDEX~72_combout\ & ( (!\sinstruction_IFID[24]~DUPLICATE_q\ & (((!sinstruction_IFID(23))) # (\sreaddata1_IDEX~74_combout\))) # (\sinstruction_IFID[24]~DUPLICATE_q\ & 
-- (((\sreaddata1_IDEX~73_combout\ & sinstruction_IFID(23))))) ) ) ) # ( \sreaddata1_IDEX~71_combout\ & ( !\sreaddata1_IDEX~72_combout\ & ( (!\sinstruction_IFID[24]~DUPLICATE_q\ & (\sreaddata1_IDEX~74_combout\ & ((sinstruction_IFID(23))))) # 
-- (\sinstruction_IFID[24]~DUPLICATE_q\ & (((!sinstruction_IFID(23)) # (\sreaddata1_IDEX~73_combout\)))) ) ) ) # ( !\sreaddata1_IDEX~71_combout\ & ( !\sreaddata1_IDEX~72_combout\ & ( (sinstruction_IFID(23) & ((!\sinstruction_IFID[24]~DUPLICATE_q\ & 
-- (\sreaddata1_IDEX~74_combout\)) # (\sinstruction_IFID[24]~DUPLICATE_q\ & ((\sreaddata1_IDEX~73_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000111001100110100011111001100010001111111111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sreaddata1_IDEX~74_combout\,
	datab => \ALT_INV_sinstruction_IFID[24]~DUPLICATE_q\,
	datac => \ALT_INV_sreaddata1_IDEX~73_combout\,
	datad => ALT_INV_sinstruction_IFID(23),
	datae => \ALT_INV_sreaddata1_IDEX~71_combout\,
	dataf => \ALT_INV_sreaddata1_IDEX~72_combout\,
	combout => \sreaddata1_IDEX~75_combout\);

-- Location: LABCELL_X62_Y5_N54
\sreaddata1_IDEX~76\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~76_combout\ = ( \sreaddata1_IDEX~75_combout\ & ( (!sinstruction_IFID(25)) # (\sreaddata1_IDEX~70_combout\) ) ) # ( !\sreaddata1_IDEX~75_combout\ & ( (sinstruction_IFID(25) & \sreaddata1_IDEX~70_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_sinstruction_IFID(25),
	datad => \ALT_INV_sreaddata1_IDEX~70_combout\,
	dataf => \ALT_INV_sreaddata1_IDEX~75_combout\,
	combout => \sreaddata1_IDEX~76_combout\);

-- Location: FF_X62_Y5_N55
\sreaddata1_IDEX[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sreaddata1_IDEX~76_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata1_IDEX(6));

-- Location: FF_X80_Y8_N53
\sreaddata1_EXMEM[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => sreaddata1_IDEX(6),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata1_EXMEM(6));

-- Location: FF_X79_Y12_N13
\smux_branch_input1_EXMEM[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \alu_branch|Add0~17_sumout\,
	ena => \ALT_INV_reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => smux_branch_input1_EXMEM(6));

-- Location: FF_X80_Y12_N32
\sinstruction_EXMEM[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \sinstruction_IDEX[4]~DUPLICATE_q\,
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_EXMEM(4));

-- Location: LABCELL_X80_Y12_N30
\mux_pc|output[6]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_pc|output[6]~11_combout\ = ( sinstruction_EXMEM(4) & ( \salu_zero_EXMEM~q\ & ( ((smux_branch_input1_EXMEM(6) & \sbeq_EXMEM~DUPLICATE_q\)) # (\sjump_EXMEM~q\) ) ) ) # ( !sinstruction_EXMEM(4) & ( \salu_zero_EXMEM~q\ & ( (smux_branch_input1_EXMEM(6) & 
-- (!\sjump_EXMEM~q\ & \sbeq_EXMEM~DUPLICATE_q\)) ) ) ) # ( sinstruction_EXMEM(4) & ( !\salu_zero_EXMEM~q\ & ( ((smux_branch_input1_EXMEM(6) & \sbne_EXMEM~q\)) # (\sjump_EXMEM~q\) ) ) ) # ( !sinstruction_EXMEM(4) & ( !\salu_zero_EXMEM~q\ & ( 
-- (smux_branch_input1_EXMEM(6) & (\sbne_EXMEM~q\ & !\sjump_EXMEM~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000000111110001111100000000010100000000111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_smux_branch_input1_EXMEM(6),
	datab => \ALT_INV_sbne_EXMEM~q\,
	datac => \ALT_INV_sjump_EXMEM~q\,
	datad => \ALT_INV_sbeq_EXMEM~DUPLICATE_q\,
	datae => ALT_INV_sinstruction_EXMEM(4),
	dataf => \ALT_INV_salu_zero_EXMEM~q\,
	combout => \mux_pc|output[6]~11_combout\);

-- Location: LABCELL_X80_Y12_N6
\mux_pc|output[6]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_pc|output[6]~12_combout\ = ( \sjr_EXMEM~q\ & ( \mux_pc|output[6]~11_combout\ & ( ((\Add0~17_sumout\ & !\reset_stages~combout\)) # (sreaddata1_EXMEM(6)) ) ) ) # ( !\sjr_EXMEM~q\ & ( \mux_pc|output[6]~11_combout\ ) ) # ( \sjr_EXMEM~q\ & ( 
-- !\mux_pc|output[6]~11_combout\ & ( ((\Add0~17_sumout\ & !\reset_stages~combout\)) # (sreaddata1_EXMEM(6)) ) ) ) # ( !\sjr_EXMEM~q\ & ( !\mux_pc|output[6]~11_combout\ & ( (\Add0~17_sumout\ & !\reset_stages~combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000011101110101010111111111111111110111011101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sreaddata1_EXMEM(6),
	datab => \ALT_INV_Add0~17_sumout\,
	datad => \ALT_INV_reset_stages~combout\,
	datae => \ALT_INV_sjr_EXMEM~q\,
	dataf => \mux_pc|ALT_INV_output[6]~11_combout\,
	combout => \mux_pc|output[6]~12_combout\);

-- Location: FF_X80_Y12_N8
\pc_mips|pc_output[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \mux_pc|output[6]~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc_mips|pc_output\(6));

-- Location: FF_X75_Y6_N10
\sinstruction_IFID[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \rom|altsyncram_component|auto_generated|q_a\(25),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_IFID(25));

-- Location: FF_X61_Y7_N53
\reg_file|registers[21][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[21][5]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[21][5]~q\);

-- Location: FF_X71_Y12_N1
\reg_file|registers[17][5]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[17][5]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[17][5]~DUPLICATE_q\);

-- Location: LABCELL_X61_Y7_N21
\sreaddata1_IDEX~56\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~56_combout\ = ( \reg_file|registers[17][5]~DUPLICATE_q\ & ( \reg_file|registers[29][5]~q\ & ( (!sinstruction_IFID(23) & (((!sinstruction_IFID(24)) # (\reg_file|registers[25][5]~q\)))) # (sinstruction_IFID(23) & (((sinstruction_IFID(24))) 
-- # (\reg_file|registers[21][5]~q\))) ) ) ) # ( !\reg_file|registers[17][5]~DUPLICATE_q\ & ( \reg_file|registers[29][5]~q\ & ( (!sinstruction_IFID(23) & (((sinstruction_IFID(24) & \reg_file|registers[25][5]~q\)))) # (sinstruction_IFID(23) & 
-- (((sinstruction_IFID(24))) # (\reg_file|registers[21][5]~q\))) ) ) ) # ( \reg_file|registers[17][5]~DUPLICATE_q\ & ( !\reg_file|registers[29][5]~q\ & ( (!sinstruction_IFID(23) & (((!sinstruction_IFID(24)) # (\reg_file|registers[25][5]~q\)))) # 
-- (sinstruction_IFID(23) & (\reg_file|registers[21][5]~q\ & (!sinstruction_IFID(24)))) ) ) ) # ( !\reg_file|registers[17][5]~DUPLICATE_q\ & ( !\reg_file|registers[29][5]~q\ & ( (!sinstruction_IFID(23) & (((sinstruction_IFID(24) & 
-- \reg_file|registers[25][5]~q\)))) # (sinstruction_IFID(23) & (\reg_file|registers[21][5]~q\ & (!sinstruction_IFID(24)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100110100001101110000010011000111111101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[21][5]~q\,
	datab => ALT_INV_sinstruction_IFID(23),
	datac => ALT_INV_sinstruction_IFID(24),
	datad => \reg_file|ALT_INV_registers[25][5]~q\,
	datae => \reg_file|ALT_INV_registers[17][5]~DUPLICATE_q\,
	dataf => \reg_file|ALT_INV_registers[29][5]~q\,
	combout => \sreaddata1_IDEX~56_combout\);

-- Location: MLABCELL_X65_Y5_N33
\sreaddata1_IDEX~55\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~55_combout\ = ( \reg_file|registers[24][5]~q\ & ( \reg_file|registers[20][5]~q\ & ( (!\sinstruction_IFID[24]~DUPLICATE_q\ & (((\reg_file|registers[16][5]~q\)) # (sinstruction_IFID(23)))) # (\sinstruction_IFID[24]~DUPLICATE_q\ & 
-- ((!sinstruction_IFID(23)) # ((\reg_file|registers[28][5]~q\)))) ) ) ) # ( !\reg_file|registers[24][5]~q\ & ( \reg_file|registers[20][5]~q\ & ( (!\sinstruction_IFID[24]~DUPLICATE_q\ & (((\reg_file|registers[16][5]~q\)) # (sinstruction_IFID(23)))) # 
-- (\sinstruction_IFID[24]~DUPLICATE_q\ & (sinstruction_IFID(23) & ((\reg_file|registers[28][5]~q\)))) ) ) ) # ( \reg_file|registers[24][5]~q\ & ( !\reg_file|registers[20][5]~q\ & ( (!\sinstruction_IFID[24]~DUPLICATE_q\ & (!sinstruction_IFID(23) & 
-- (\reg_file|registers[16][5]~q\))) # (\sinstruction_IFID[24]~DUPLICATE_q\ & ((!sinstruction_IFID(23)) # ((\reg_file|registers[28][5]~q\)))) ) ) ) # ( !\reg_file|registers[24][5]~q\ & ( !\reg_file|registers[20][5]~q\ & ( 
-- (!\sinstruction_IFID[24]~DUPLICATE_q\ & (!sinstruction_IFID(23) & (\reg_file|registers[16][5]~q\))) # (\sinstruction_IFID[24]~DUPLICATE_q\ & (sinstruction_IFID(23) & ((\reg_file|registers[28][5]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001010011000101110100101010001110110110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IFID[24]~DUPLICATE_q\,
	datab => ALT_INV_sinstruction_IFID(23),
	datac => \reg_file|ALT_INV_registers[16][5]~q\,
	datad => \reg_file|ALT_INV_registers[28][5]~q\,
	datae => \reg_file|ALT_INV_registers[24][5]~q\,
	dataf => \reg_file|ALT_INV_registers[20][5]~q\,
	combout => \sreaddata1_IDEX~55_combout\);

-- Location: FF_X59_Y11_N34
\reg_file|registers[23][5]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[23][5]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[23][5]~DUPLICATE_q\);

-- Location: FF_X57_Y11_N38
\reg_file|registers[31][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[31][5]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[31][5]~q\);

-- Location: LABCELL_X57_Y11_N54
\sreaddata1_IDEX~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~58_combout\ = ( \reg_file|registers[31][5]~q\ & ( \reg_file|registers[27][5]~q\ & ( ((!sinstruction_IFID(23) & ((\reg_file|registers[19][5]~q\))) # (sinstruction_IFID(23) & (\reg_file|registers[23][5]~DUPLICATE_q\))) # 
-- (sinstruction_IFID(24)) ) ) ) # ( !\reg_file|registers[31][5]~q\ & ( \reg_file|registers[27][5]~q\ & ( (!sinstruction_IFID(23) & (((sinstruction_IFID(24)) # (\reg_file|registers[19][5]~q\)))) # (sinstruction_IFID(23) & 
-- (\reg_file|registers[23][5]~DUPLICATE_q\ & ((!sinstruction_IFID(24))))) ) ) ) # ( \reg_file|registers[31][5]~q\ & ( !\reg_file|registers[27][5]~q\ & ( (!sinstruction_IFID(23) & (((\reg_file|registers[19][5]~q\ & !sinstruction_IFID(24))))) # 
-- (sinstruction_IFID(23) & (((sinstruction_IFID(24))) # (\reg_file|registers[23][5]~DUPLICATE_q\))) ) ) ) # ( !\reg_file|registers[31][5]~q\ & ( !\reg_file|registers[27][5]~q\ & ( (!sinstruction_IFID(24) & ((!sinstruction_IFID(23) & 
-- ((\reg_file|registers[19][5]~q\))) # (sinstruction_IFID(23) & (\reg_file|registers[23][5]~DUPLICATE_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100000000001101010000111100110101111100000011010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[23][5]~DUPLICATE_q\,
	datab => \reg_file|ALT_INV_registers[19][5]~q\,
	datac => ALT_INV_sinstruction_IFID(23),
	datad => ALT_INV_sinstruction_IFID(24),
	datae => \reg_file|ALT_INV_registers[31][5]~q\,
	dataf => \reg_file|ALT_INV_registers[27][5]~q\,
	combout => \sreaddata1_IDEX~58_combout\);

-- Location: FF_X60_Y11_N26
\reg_file|registers[30][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[5]~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[30][5]~q\);

-- Location: FF_X66_Y11_N34
\reg_file|registers[22][5]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[22][5]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[22][5]~DUPLICATE_q\);

-- Location: LABCELL_X60_Y11_N27
\sreaddata1_IDEX~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~57_combout\ = ( sinstruction_IFID(23) & ( \reg_file|registers[26][5]~q\ & ( (!sinstruction_IFID(24) & ((\reg_file|registers[22][5]~DUPLICATE_q\))) # (sinstruction_IFID(24) & (\reg_file|registers[30][5]~q\)) ) ) ) # ( 
-- !sinstruction_IFID(23) & ( \reg_file|registers[26][5]~q\ & ( (\reg_file|registers[18][5]~q\) # (sinstruction_IFID(24)) ) ) ) # ( sinstruction_IFID(23) & ( !\reg_file|registers[26][5]~q\ & ( (!sinstruction_IFID(24) & 
-- ((\reg_file|registers[22][5]~DUPLICATE_q\))) # (sinstruction_IFID(24) & (\reg_file|registers[30][5]~q\)) ) ) ) # ( !sinstruction_IFID(23) & ( !\reg_file|registers[26][5]~q\ & ( (!sinstruction_IFID(24) & \reg_file|registers[18][5]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000100011101110100111111001111110001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[30][5]~q\,
	datab => ALT_INV_sinstruction_IFID(24),
	datac => \reg_file|ALT_INV_registers[18][5]~q\,
	datad => \reg_file|ALT_INV_registers[22][5]~DUPLICATE_q\,
	datae => ALT_INV_sinstruction_IFID(23),
	dataf => \reg_file|ALT_INV_registers[26][5]~q\,
	combout => \sreaddata1_IDEX~57_combout\);

-- Location: LABCELL_X62_Y4_N27
\sreaddata1_IDEX~59\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~59_combout\ = ( \sreaddata1_IDEX~58_combout\ & ( \sreaddata1_IDEX~57_combout\ & ( ((!\sinstruction_IFID[21]~DUPLICATE_q\ & ((\sreaddata1_IDEX~55_combout\))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & (\sreaddata1_IDEX~56_combout\))) # 
-- (sinstruction_IFID(22)) ) ) ) # ( !\sreaddata1_IDEX~58_combout\ & ( \sreaddata1_IDEX~57_combout\ & ( (!sinstruction_IFID(22) & ((!\sinstruction_IFID[21]~DUPLICATE_q\ & ((\sreaddata1_IDEX~55_combout\))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & 
-- (\sreaddata1_IDEX~56_combout\)))) # (sinstruction_IFID(22) & (!\sinstruction_IFID[21]~DUPLICATE_q\)) ) ) ) # ( \sreaddata1_IDEX~58_combout\ & ( !\sreaddata1_IDEX~57_combout\ & ( (!sinstruction_IFID(22) & ((!\sinstruction_IFID[21]~DUPLICATE_q\ & 
-- ((\sreaddata1_IDEX~55_combout\))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & (\sreaddata1_IDEX~56_combout\)))) # (sinstruction_IFID(22) & (\sinstruction_IFID[21]~DUPLICATE_q\)) ) ) ) # ( !\sreaddata1_IDEX~58_combout\ & ( !\sreaddata1_IDEX~57_combout\ & ( 
-- (!sinstruction_IFID(22) & ((!\sinstruction_IFID[21]~DUPLICATE_q\ & ((\sreaddata1_IDEX~55_combout\))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & (\sreaddata1_IDEX~56_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000100111001101101000110110011100101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(22),
	datab => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	datac => \ALT_INV_sreaddata1_IDEX~56_combout\,
	datad => \ALT_INV_sreaddata1_IDEX~55_combout\,
	datae => \ALT_INV_sreaddata1_IDEX~58_combout\,
	dataf => \ALT_INV_sreaddata1_IDEX~57_combout\,
	combout => \sreaddata1_IDEX~59_combout\);

-- Location: FF_X65_Y10_N38
\reg_file|registers[11][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[5]~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[11][5]~q\);

-- Location: FF_X63_Y12_N55
\reg_file|registers[10][5]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[5]~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[10][5]~DUPLICATE_q\);

-- Location: LABCELL_X63_Y10_N27
\sreaddata1_IDEX~60\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~60_combout\ = ( \sinstruction_IFID[21]~DUPLICATE_q\ & ( sinstruction_IFID(22) & ( \reg_file|registers[11][5]~q\ ) ) ) # ( !\sinstruction_IFID[21]~DUPLICATE_q\ & ( sinstruction_IFID(22) & ( \reg_file|registers[10][5]~DUPLICATE_q\ ) ) ) # ( 
-- \sinstruction_IFID[21]~DUPLICATE_q\ & ( !sinstruction_IFID(22) & ( \reg_file|registers[9][5]~q\ ) ) ) # ( !\sinstruction_IFID[21]~DUPLICATE_q\ & ( !sinstruction_IFID(22) & ( \reg_file|registers[8][5]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[11][5]~q\,
	datab => \reg_file|ALT_INV_registers[9][5]~q\,
	datac => \reg_file|ALT_INV_registers[10][5]~DUPLICATE_q\,
	datad => \reg_file|ALT_INV_registers[8][5]~q\,
	datae => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	dataf => ALT_INV_sinstruction_IFID(22),
	combout => \sreaddata1_IDEX~60_combout\);

-- Location: LABCELL_X63_Y6_N39
\sreaddata1_IDEX~62\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~62_combout\ = ( \reg_file|registers[14][5]~q\ & ( \reg_file|registers[12][5]~q\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\) # ((!sinstruction_IFID(22) & ((\reg_file|registers[13][5]~q\))) # (sinstruction_IFID(22) & 
-- (\reg_file|registers[15][5]~q\))) ) ) ) # ( !\reg_file|registers[14][5]~q\ & ( \reg_file|registers[12][5]~q\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & (!sinstruction_IFID(22))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & ((!sinstruction_IFID(22) & 
-- ((\reg_file|registers[13][5]~q\))) # (sinstruction_IFID(22) & (\reg_file|registers[15][5]~q\)))) ) ) ) # ( \reg_file|registers[14][5]~q\ & ( !\reg_file|registers[12][5]~q\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & (sinstruction_IFID(22))) # 
-- (\sinstruction_IFID[21]~DUPLICATE_q\ & ((!sinstruction_IFID(22) & ((\reg_file|registers[13][5]~q\))) # (sinstruction_IFID(22) & (\reg_file|registers[15][5]~q\)))) ) ) ) # ( !\reg_file|registers[14][5]~q\ & ( !\reg_file|registers[12][5]~q\ & ( 
-- (\sinstruction_IFID[21]~DUPLICATE_q\ & ((!sinstruction_IFID(22) & ((\reg_file|registers[13][5]~q\))) # (sinstruction_IFID(22) & (\reg_file|registers[15][5]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101001000110110011110001001110011011010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	datab => ALT_INV_sinstruction_IFID(22),
	datac => \reg_file|ALT_INV_registers[15][5]~q\,
	datad => \reg_file|ALT_INV_registers[13][5]~q\,
	datae => \reg_file|ALT_INV_registers[14][5]~q\,
	dataf => \reg_file|ALT_INV_registers[12][5]~q\,
	combout => \sreaddata1_IDEX~62_combout\);

-- Location: LABCELL_X70_Y6_N3
\sreaddata1_IDEX~63\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~63_combout\ = ( \reg_file|registers[6][5]~q\ & ( \reg_file|registers[7][5]~q\ & ( ((!\sinstruction_IFID[21]~DUPLICATE_q\ & ((\reg_file|registers[4][5]~q\))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & (\reg_file|registers[5][5]~q\))) # 
-- (sinstruction_IFID(22)) ) ) ) # ( !\reg_file|registers[6][5]~q\ & ( \reg_file|registers[7][5]~q\ & ( (!sinstruction_IFID(22) & ((!\sinstruction_IFID[21]~DUPLICATE_q\ & ((\reg_file|registers[4][5]~q\))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & 
-- (\reg_file|registers[5][5]~q\)))) # (sinstruction_IFID(22) & (((\sinstruction_IFID[21]~DUPLICATE_q\)))) ) ) ) # ( \reg_file|registers[6][5]~q\ & ( !\reg_file|registers[7][5]~q\ & ( (!sinstruction_IFID(22) & ((!\sinstruction_IFID[21]~DUPLICATE_q\ & 
-- ((\reg_file|registers[4][5]~q\))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & (\reg_file|registers[5][5]~q\)))) # (sinstruction_IFID(22) & (((!\sinstruction_IFID[21]~DUPLICATE_q\)))) ) ) ) # ( !\reg_file|registers[6][5]~q\ & ( !\reg_file|registers[7][5]~q\ & 
-- ( (!sinstruction_IFID(22) & ((!\sinstruction_IFID[21]~DUPLICATE_q\ & ((\reg_file|registers[4][5]~q\))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & (\reg_file|registers[5][5]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001010000001111110101000000110000010111110011111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[5][5]~q\,
	datab => \reg_file|ALT_INV_registers[4][5]~q\,
	datac => ALT_INV_sinstruction_IFID(22),
	datad => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	datae => \reg_file|ALT_INV_registers[6][5]~q\,
	dataf => \reg_file|ALT_INV_registers[7][5]~q\,
	combout => \sreaddata1_IDEX~63_combout\);

-- Location: FF_X65_Y11_N55
\reg_file|registers[1][5]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[1][5]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[1][5]~DUPLICATE_q\);

-- Location: LABCELL_X63_Y6_N33
\sreaddata1_IDEX~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~61_combout\ = ( sinstruction_IFID(22) & ( \reg_file|registers[3][5]~q\ & ( (\reg_file|registers[2][5]~q\) # (\sinstruction_IFID[21]~DUPLICATE_q\) ) ) ) # ( !sinstruction_IFID(22) & ( \reg_file|registers[3][5]~q\ & ( 
-- (!\sinstruction_IFID[21]~DUPLICATE_q\ & ((\reg_file|registers[0][5]~q\))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & (\reg_file|registers[1][5]~DUPLICATE_q\)) ) ) ) # ( sinstruction_IFID(22) & ( !\reg_file|registers[3][5]~q\ & ( 
-- (!\sinstruction_IFID[21]~DUPLICATE_q\ & \reg_file|registers[2][5]~q\) ) ) ) # ( !sinstruction_IFID(22) & ( !\reg_file|registers[3][5]~q\ & ( (!\sinstruction_IFID[21]~DUPLICATE_q\ & ((\reg_file|registers[0][5]~q\))) # (\sinstruction_IFID[21]~DUPLICATE_q\ & 
-- (\reg_file|registers[1][5]~DUPLICATE_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000000001010101000011011000110110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IFID[21]~DUPLICATE_q\,
	datab => \reg_file|ALT_INV_registers[1][5]~DUPLICATE_q\,
	datac => \reg_file|ALT_INV_registers[0][5]~q\,
	datad => \reg_file|ALT_INV_registers[2][5]~q\,
	datae => ALT_INV_sinstruction_IFID(22),
	dataf => \reg_file|ALT_INV_registers[3][5]~q\,
	combout => \sreaddata1_IDEX~61_combout\);

-- Location: LABCELL_X63_Y6_N21
\sreaddata1_IDEX~64\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~64_combout\ = ( \sreaddata1_IDEX~63_combout\ & ( \sreaddata1_IDEX~61_combout\ & ( (!sinstruction_IFID(24)) # ((!sinstruction_IFID(23) & (\sreaddata1_IDEX~60_combout\)) # (sinstruction_IFID(23) & ((\sreaddata1_IDEX~62_combout\)))) ) ) ) # 
-- ( !\sreaddata1_IDEX~63_combout\ & ( \sreaddata1_IDEX~61_combout\ & ( (!sinstruction_IFID(23) & (((!sinstruction_IFID(24))) # (\sreaddata1_IDEX~60_combout\))) # (sinstruction_IFID(23) & (((\sreaddata1_IDEX~62_combout\ & sinstruction_IFID(24))))) ) ) ) # ( 
-- \sreaddata1_IDEX~63_combout\ & ( !\sreaddata1_IDEX~61_combout\ & ( (!sinstruction_IFID(23) & (\sreaddata1_IDEX~60_combout\ & ((sinstruction_IFID(24))))) # (sinstruction_IFID(23) & (((!sinstruction_IFID(24)) # (\sreaddata1_IDEX~62_combout\)))) ) ) ) # ( 
-- !\sreaddata1_IDEX~63_combout\ & ( !\sreaddata1_IDEX~61_combout\ & ( (sinstruction_IFID(24) & ((!sinstruction_IFID(23) & (\sreaddata1_IDEX~60_combout\)) # (sinstruction_IFID(23) & ((\sreaddata1_IDEX~62_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100111010101010010011110101010001001111111111100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(23),
	datab => \ALT_INV_sreaddata1_IDEX~60_combout\,
	datac => \ALT_INV_sreaddata1_IDEX~62_combout\,
	datad => ALT_INV_sinstruction_IFID(24),
	datae => \ALT_INV_sreaddata1_IDEX~63_combout\,
	dataf => \ALT_INV_sreaddata1_IDEX~61_combout\,
	combout => \sreaddata1_IDEX~64_combout\);

-- Location: LABCELL_X62_Y4_N36
\sreaddata1_IDEX~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX~65_combout\ = ( \sreaddata1_IDEX~59_combout\ & ( \sreaddata1_IDEX~64_combout\ ) ) # ( !\sreaddata1_IDEX~59_combout\ & ( \sreaddata1_IDEX~64_combout\ & ( !sinstruction_IFID(25) ) ) ) # ( \sreaddata1_IDEX~59_combout\ & ( 
-- !\sreaddata1_IDEX~64_combout\ & ( sinstruction_IFID(25) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001111001100110011001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_sinstruction_IFID(25),
	datae => \ALT_INV_sreaddata1_IDEX~59_combout\,
	dataf => \ALT_INV_sreaddata1_IDEX~64_combout\,
	combout => \sreaddata1_IDEX~65_combout\);

-- Location: FF_X62_Y4_N37
\sreaddata1_IDEX[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sreaddata1_IDEX~65_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata1_IDEX(5));

-- Location: FF_X81_Y8_N16
\sreaddata1_EXMEM[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => sreaddata1_IDEX(5),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata1_EXMEM(5));

-- Location: FF_X78_Y12_N25
\sinstruction_EXMEM[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => sinstruction_IDEX(3),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_EXMEM(3));

-- Location: FF_X79_Y12_N10
\smux_branch_input1_EXMEM[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \alu_branch|Add0~13_sumout\,
	ena => \ALT_INV_reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => smux_branch_input1_EXMEM(5));

-- Location: MLABCELL_X78_Y12_N24
\mux_pc|output[5]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_pc|output[5]~9_combout\ = ( sinstruction_EXMEM(3) & ( smux_branch_input1_EXMEM(5) & ( ((!\salu_zero_EXMEM~q\ & ((\sbne_EXMEM~q\))) # (\salu_zero_EXMEM~q\ & (\sbeq_EXMEM~DUPLICATE_q\))) # (\sjump_EXMEM~q\) ) ) ) # ( !sinstruction_EXMEM(3) & ( 
-- smux_branch_input1_EXMEM(5) & ( (!\sjump_EXMEM~q\ & ((!\salu_zero_EXMEM~q\ & ((\sbne_EXMEM~q\))) # (\salu_zero_EXMEM~q\ & (\sbeq_EXMEM~DUPLICATE_q\)))) ) ) ) # ( sinstruction_EXMEM(3) & ( !smux_branch_input1_EXMEM(5) & ( \sjump_EXMEM~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100110000010100000011111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sbeq_EXMEM~DUPLICATE_q\,
	datab => \ALT_INV_sbne_EXMEM~q\,
	datac => \ALT_INV_sjump_EXMEM~q\,
	datad => \ALT_INV_salu_zero_EXMEM~q\,
	datae => ALT_INV_sinstruction_EXMEM(3),
	dataf => ALT_INV_smux_branch_input1_EXMEM(5),
	combout => \mux_pc|output[5]~9_combout\);

-- Location: LABCELL_X83_Y12_N30
\mux_pc|output[5]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_pc|output[5]~10_combout\ = ( \Add0~13_sumout\ & ( (!\reset_stages~combout\) # ((!\sjr_EXMEM~q\ & ((\mux_pc|output[5]~9_combout\))) # (\sjr_EXMEM~q\ & (sreaddata1_EXMEM(5)))) ) ) # ( !\Add0~13_sumout\ & ( (!\sjr_EXMEM~q\ & 
-- ((\mux_pc|output[5]~9_combout\))) # (\sjr_EXMEM~q\ & (sreaddata1_EXMEM(5))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111110101011111011111010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reset_stages~combout\,
	datab => \ALT_INV_sjr_EXMEM~q\,
	datac => ALT_INV_sreaddata1_EXMEM(5),
	datad => \mux_pc|ALT_INV_output[5]~9_combout\,
	dataf => \ALT_INV_Add0~13_sumout\,
	combout => \mux_pc|output[5]~10_combout\);

-- Location: FF_X83_Y12_N32
\pc_mips|pc_output[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \mux_pc|output[5]~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc_mips|pc_output\(5));

-- Location: FF_X82_Y6_N52
\sinstruction_IFID[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \rom|altsyncram_component|auto_generated|q_a\(2),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_IFID(2));

-- Location: FF_X77_Y9_N8
\sinstruction_IDEX[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => sinstruction_IFID(2),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_IDEX(2));

-- Location: FF_X79_Y12_N8
\smux_branch_input1_EXMEM[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \alu_branch|Add0~9_sumout\,
	ena => \ALT_INV_reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => smux_branch_input1_EXMEM(4));

-- Location: FF_X80_Y12_N38
\sinstruction_EXMEM[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => sinstruction_IDEX(2),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_EXMEM(2));

-- Location: LABCELL_X80_Y12_N36
\mux_pc|output[4]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_pc|output[4]~7_combout\ = ( sinstruction_EXMEM(2) & ( \salu_zero_EXMEM~q\ & ( ((smux_branch_input1_EXMEM(4) & \sbeq_EXMEM~DUPLICATE_q\)) # (\sjump_EXMEM~q\) ) ) ) # ( !sinstruction_EXMEM(2) & ( \salu_zero_EXMEM~q\ & ( (smux_branch_input1_EXMEM(4) & 
-- (!\sjump_EXMEM~q\ & \sbeq_EXMEM~DUPLICATE_q\)) ) ) ) # ( sinstruction_EXMEM(2) & ( !\salu_zero_EXMEM~q\ & ( ((smux_branch_input1_EXMEM(4) & \sbne_EXMEM~q\)) # (\sjump_EXMEM~q\) ) ) ) # ( !sinstruction_EXMEM(2) & ( !\salu_zero_EXMEM~q\ & ( 
-- (smux_branch_input1_EXMEM(4) & (\sbne_EXMEM~q\ & !\sjump_EXMEM~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000000111110001111100000000010100000000111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_smux_branch_input1_EXMEM(4),
	datab => \ALT_INV_sbne_EXMEM~q\,
	datac => \ALT_INV_sjump_EXMEM~q\,
	datad => \ALT_INV_sbeq_EXMEM~DUPLICATE_q\,
	datae => ALT_INV_sinstruction_EXMEM(2),
	dataf => \ALT_INV_salu_zero_EXMEM~q\,
	combout => \mux_pc|output[4]~7_combout\);

-- Location: LABCELL_X81_Y12_N27
\sreaddata1_EXMEM[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_EXMEM[4]~feeder_combout\ = ( sreaddata1_IDEX(4) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_sreaddata1_IDEX(4),
	combout => \sreaddata1_EXMEM[4]~feeder_combout\);

-- Location: FF_X81_Y12_N28
\sreaddata1_EXMEM[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sreaddata1_EXMEM[4]~feeder_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata1_EXMEM(4));

-- Location: LABCELL_X81_Y12_N30
\mux_pc|output[4]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_pc|output[4]~8_combout\ = ( sreaddata1_EXMEM(4) & ( (((!\reset_stages~combout\ & \Add0~9_sumout\)) # (\mux_pc|output[4]~7_combout\)) # (\sjr_EXMEM~q\) ) ) # ( !sreaddata1_EXMEM(4) & ( (!\reset_stages~combout\ & (((!\sjr_EXMEM~q\ & 
-- \mux_pc|output[4]~7_combout\)) # (\Add0~9_sumout\))) # (\reset_stages~combout\ & (!\sjr_EXMEM~q\ & (\mux_pc|output[4]~7_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110010101110000011001010111000111111101111110011111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reset_stages~combout\,
	datab => \ALT_INV_sjr_EXMEM~q\,
	datac => \mux_pc|ALT_INV_output[4]~7_combout\,
	datad => \ALT_INV_Add0~9_sumout\,
	dataf => ALT_INV_sreaddata1_EXMEM(4),
	combout => \mux_pc|output[4]~8_combout\);

-- Location: FF_X81_Y12_N32
\pc_mips|pc_output[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \mux_pc|output[4]~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc_mips|pc_output\(4));

-- Location: FF_X75_Y6_N14
\sinstruction_IFID[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \rom|altsyncram_component|auto_generated|q_a\(29),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_IFID(29));

-- Location: MLABCELL_X82_Y10_N45
\control|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Mux3~0_combout\ = ( !sinstruction_IFID(28) & ( (!sinstruction_IFID(29) & (sinstruction_IFID(27) & (!sinstruction_IFID(30) & !sinstruction_IFID(31)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000000000000000000000000000100000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(29),
	datab => ALT_INV_sinstruction_IFID(27),
	datac => ALT_INV_sinstruction_IFID(30),
	datad => ALT_INV_sinstruction_IFID(31),
	datae => ALT_INV_sinstruction_IFID(28),
	combout => \control|Mux3~0_combout\);

-- Location: FF_X82_Y10_N47
sjump_IDEX : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \control|Mux3~0_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sjump_IDEX~q\);

-- Location: LABCELL_X81_Y10_N15
\sjump_EXMEM~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sjump_EXMEM~feeder_combout\ = ( \sjump_IDEX~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_sjump_IDEX~q\,
	combout => \sjump_EXMEM~feeder_combout\);

-- Location: FF_X81_Y10_N16
sjump_EXMEM : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sjump_EXMEM~feeder_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sjump_EXMEM~q\);

-- Location: FF_X78_Y12_N8
\sinstruction_EXMEM[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => sinstruction_IDEX(1),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_EXMEM(1));

-- Location: FF_X79_Y12_N4
\smux_branch_input1_EXMEM[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \alu_branch|Add0~5_sumout\,
	ena => \ALT_INV_reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => smux_branch_input1_EXMEM(3));

-- Location: MLABCELL_X78_Y12_N6
\mux_pc|output[3]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_pc|output[3]~5_combout\ = ( sinstruction_EXMEM(1) & ( smux_branch_input1_EXMEM(3) & ( ((!\salu_zero_EXMEM~q\ & ((\sbne_EXMEM~q\))) # (\salu_zero_EXMEM~q\ & (\sbeq_EXMEM~DUPLICATE_q\))) # (\sjump_EXMEM~q\) ) ) ) # ( !sinstruction_EXMEM(1) & ( 
-- smux_branch_input1_EXMEM(3) & ( (!\sjump_EXMEM~q\ & ((!\salu_zero_EXMEM~q\ & ((\sbne_EXMEM~q\))) # (\salu_zero_EXMEM~q\ & (\sbeq_EXMEM~DUPLICATE_q\)))) ) ) ) # ( sinstruction_EXMEM(1) & ( !smux_branch_input1_EXMEM(3) & ( \sjump_EXMEM~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000010100010100101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sjump_EXMEM~q\,
	datab => \ALT_INV_salu_zero_EXMEM~q\,
	datac => \ALT_INV_sbeq_EXMEM~DUPLICATE_q\,
	datad => \ALT_INV_sbne_EXMEM~q\,
	datae => ALT_INV_sinstruction_EXMEM(1),
	dataf => ALT_INV_smux_branch_input1_EXMEM(3),
	combout => \mux_pc|output[3]~5_combout\);

-- Location: FF_X78_Y12_N13
\sreaddata1_EXMEM[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => sreaddata1_IDEX(3),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata1_EXMEM(3));

-- Location: MLABCELL_X78_Y12_N48
\mux_pc|output[3]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_pc|output[3]~6_combout\ = ( sreaddata1_EXMEM(3) & ( (((!\reset_stages~combout\ & \Add0~5_sumout\)) # (\mux_pc|output[3]~5_combout\)) # (\sjr_EXMEM~q\) ) ) # ( !sreaddata1_EXMEM(3) & ( (!\sjr_EXMEM~q\ & (((!\reset_stages~combout\ & \Add0~5_sumout\)) # 
-- (\mux_pc|output[3]~5_combout\))) # (\sjr_EXMEM~q\ & (!\reset_stages~combout\ & ((\Add0~5_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101011001110000010101100111001011111110111110101111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sjr_EXMEM~q\,
	datab => \ALT_INV_reset_stages~combout\,
	datac => \mux_pc|ALT_INV_output[3]~5_combout\,
	datad => \ALT_INV_Add0~5_sumout\,
	dataf => ALT_INV_sreaddata1_EXMEM(3),
	combout => \mux_pc|output[3]~6_combout\);

-- Location: FF_X78_Y12_N50
\pc_mips|pc_output[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \mux_pc|output[3]~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc_mips|pc_output\(3));

-- Location: FF_X75_Y6_N22
\sinstruction_IFID[26]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \rom|altsyncram_component|auto_generated|q_a\(26),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sinstruction_IFID[26]~DUPLICATE_q\);

-- Location: MLABCELL_X82_Y10_N9
\control|Mux10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Mux10~0_combout\ = ( sinstruction_IFID(28) & ( !sinstruction_IFID(29) & ( (\sinstruction_IFID[26]~DUPLICATE_q\ & (!sinstruction_IFID(30) & (!sinstruction_IFID(27) & !sinstruction_IFID(31)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sinstruction_IFID[26]~DUPLICATE_q\,
	datab => ALT_INV_sinstruction_IFID(30),
	datac => ALT_INV_sinstruction_IFID(27),
	datad => ALT_INV_sinstruction_IFID(31),
	datae => ALT_INV_sinstruction_IFID(28),
	dataf => ALT_INV_sinstruction_IFID(29),
	combout => \control|Mux10~0_combout\);

-- Location: FF_X82_Y10_N10
sbne_IDEX : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \control|Mux10~0_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sbne_IDEX~q\);

-- Location: FF_X81_Y10_N10
sbne_EXMEM : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \sbne_IDEX~q\,
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sbne_EXMEM~q\);

-- Location: LABCELL_X80_Y11_N45
reset_stages : cyclonev_lcell_comb
-- Equation(s):
-- \reset_stages~combout\ = ( \salu_zero_EXMEM~q\ & ( \sjump_EXMEM~q\ ) ) # ( !\salu_zero_EXMEM~q\ & ( \sjump_EXMEM~q\ ) ) # ( \salu_zero_EXMEM~q\ & ( !\sjump_EXMEM~q\ & ( (\sbeq_EXMEM~DUPLICATE_q\) # (\sjr_EXMEM~q\) ) ) ) # ( !\salu_zero_EXMEM~q\ & ( 
-- !\sjump_EXMEM~q\ & ( (\sjr_EXMEM~q\) # (\sbne_EXMEM~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100111111000011111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_sbne_EXMEM~q\,
	datac => \ALT_INV_sjr_EXMEM~q\,
	datad => \ALT_INV_sbeq_EXMEM~DUPLICATE_q\,
	datae => \ALT_INV_salu_zero_EXMEM~q\,
	dataf => \ALT_INV_sjump_EXMEM~q\,
	combout => \reset_stages~combout\);

-- Location: FF_X80_Y12_N29
sbeq_EXMEM : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \sbeq_IDEX~q\,
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sbeq_EXMEM~q\);

-- Location: FF_X79_Y12_N1
\smux_branch_input1_EXMEM[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \alu_branch|Add0~1_sumout\,
	ena => \ALT_INV_reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => smux_branch_input1_EXMEM(2));

-- Location: FF_X80_Y12_N19
\sinstruction_EXMEM[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => sinstruction_IDEX(0),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_EXMEM(0));

-- Location: LABCELL_X80_Y12_N18
\mux_pc|output[2]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_pc|output[2]~3_combout\ = ( sinstruction_EXMEM(0) & ( \salu_zero_EXMEM~q\ & ( ((\sbeq_EXMEM~q\ & smux_branch_input1_EXMEM(2))) # (\sjump_EXMEM~q\) ) ) ) # ( !sinstruction_EXMEM(0) & ( \salu_zero_EXMEM~q\ & ( (\sbeq_EXMEM~q\ & 
-- (smux_branch_input1_EXMEM(2) & !\sjump_EXMEM~q\)) ) ) ) # ( sinstruction_EXMEM(0) & ( !\salu_zero_EXMEM~q\ & ( ((smux_branch_input1_EXMEM(2) & \sbne_EXMEM~q\)) # (\sjump_EXMEM~q\) ) ) ) # ( !sinstruction_EXMEM(0) & ( !\salu_zero_EXMEM~q\ & ( 
-- (smux_branch_input1_EXMEM(2) & (!\sjump_EXMEM~q\ & \sbne_EXMEM~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000000011110011111100010000000100000001111100011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sbeq_EXMEM~q\,
	datab => ALT_INV_smux_branch_input1_EXMEM(2),
	datac => \ALT_INV_sjump_EXMEM~q\,
	datad => \ALT_INV_sbne_EXMEM~q\,
	datae => ALT_INV_sinstruction_EXMEM(0),
	dataf => \ALT_INV_salu_zero_EXMEM~q\,
	combout => \mux_pc|output[2]~3_combout\);

-- Location: FF_X84_Y12_N26
\sreaddata1_EXMEM[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => sreaddata1_IDEX(2),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata1_EXMEM(2));

-- Location: LABCELL_X83_Y12_N27
\mux_pc|output[2]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_pc|output[2]~4_combout\ = ( \mux_pc|output[2]~3_combout\ & ( sreaddata1_EXMEM(2) ) ) # ( !\mux_pc|output[2]~3_combout\ & ( sreaddata1_EXMEM(2) & ( ((!\reset_stages~combout\ & \Add0~1_sumout\)) # (\sjr_EXMEM~q\) ) ) ) # ( \mux_pc|output[2]~3_combout\ 
-- & ( !sreaddata1_EXMEM(2) & ( (!\sjr_EXMEM~q\) # ((!\reset_stages~combout\ & \Add0~1_sumout\)) ) ) ) # ( !\mux_pc|output[2]~3_combout\ & ( !sreaddata1_EXMEM(2) & ( (!\reset_stages~combout\ & \Add0~1_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010110011101100111000111011001110111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reset_stages~combout\,
	datab => \ALT_INV_sjr_EXMEM~q\,
	datac => \ALT_INV_Add0~1_sumout\,
	datae => \mux_pc|ALT_INV_output[2]~3_combout\,
	dataf => ALT_INV_sreaddata1_EXMEM(2),
	combout => \mux_pc|output[2]~4_combout\);

-- Location: FF_X83_Y12_N29
\pc_mips|pc_output[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \mux_pc|output[2]~4_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc_mips|pc_output\(2));

-- Location: FF_X75_Y10_N11
\sinstruction_IFID[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \rom|altsyncram_component|auto_generated|q_a\(30),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_IFID(30));

-- Location: MLABCELL_X82_Y10_N12
\control|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Mux2~0_combout\ = ( !sinstruction_IFID(26) & ( !sinstruction_IFID(29) & ( (!sinstruction_IFID(30) & (!sinstruction_IFID(28) & (!sinstruction_IFID(31) & !sinstruction_IFID(27)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(30),
	datab => ALT_INV_sinstruction_IFID(28),
	datac => ALT_INV_sinstruction_IFID(31),
	datad => ALT_INV_sinstruction_IFID(27),
	datae => ALT_INV_sinstruction_IFID(26),
	dataf => ALT_INV_sinstruction_IFID(29),
	combout => \control|Mux2~0_combout\);

-- Location: LABCELL_X83_Y6_N36
\control|Jr~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Jr~1_combout\ = ( \control|Mux2~0_combout\ & ( \control|Jr~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \control|ALT_INV_Mux2~0_combout\,
	dataf => \control|ALT_INV_Jr~0_combout\,
	combout => \control|Jr~1_combout\);

-- Location: FF_X83_Y6_N37
sjr_IDEX : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \control|Jr~1_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sjr_IDEX~q\);

-- Location: LABCELL_X83_Y11_N39
\sjr_EXMEM~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sjr_EXMEM~feeder_combout\ = ( \sjr_IDEX~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_sjr_IDEX~q\,
	combout => \sjr_EXMEM~feeder_combout\);

-- Location: FF_X83_Y11_N40
sjr_EXMEM : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sjr_EXMEM~feeder_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sjr_EXMEM~q\);

-- Location: FF_X79_Y13_N40
\smux_branch_input1_EXMEM[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_IDEX(0),
	sload => VCC,
	ena => \ALT_INV_reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => smux_branch_input1_EXMEM(0));

-- Location: LABCELL_X79_Y13_N12
\sreaddata1_EXMEM[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_EXMEM[0]~feeder_combout\ = ( sreaddata1_IDEX(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_sreaddata1_IDEX(0),
	combout => \sreaddata1_EXMEM[0]~feeder_combout\);

-- Location: FF_X79_Y13_N13
\sreaddata1_EXMEM[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sreaddata1_EXMEM[0]~feeder_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata1_EXMEM(0));

-- Location: LABCELL_X79_Y13_N42
\mux_pc|output[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_pc|output[0]~1_combout\ = ( \pc_mips|pc_output\(0) & ( sreaddata1_EXMEM(0) & ( ((!\reset_stages~combout\) # ((smux_branch_input1_EXMEM(0) & \mux_pc|output[0]~0_combout\))) # (\sjr_EXMEM~q\) ) ) ) # ( !\pc_mips|pc_output\(0) & ( sreaddata1_EXMEM(0) & 
-- ( ((smux_branch_input1_EXMEM(0) & \mux_pc|output[0]~0_combout\)) # (\sjr_EXMEM~q\) ) ) ) # ( \pc_mips|pc_output\(0) & ( !sreaddata1_EXMEM(0) & ( (!\reset_stages~combout\) # ((!\sjr_EXMEM~q\ & (smux_branch_input1_EXMEM(0) & \mux_pc|output[0]~0_combout\))) 
-- ) ) ) # ( !\pc_mips|pc_output\(0) & ( !sreaddata1_EXMEM(0) & ( (!\sjr_EXMEM~q\ & (smux_branch_input1_EXMEM(0) & \mux_pc|output[0]~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010110011001100111001010101010111111101110111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sjr_EXMEM~q\,
	datab => \ALT_INV_reset_stages~combout\,
	datac => ALT_INV_smux_branch_input1_EXMEM(0),
	datad => \mux_pc|ALT_INV_output[0]~0_combout\,
	datae => \pc_mips|ALT_INV_pc_output\(0),
	dataf => ALT_INV_sreaddata1_EXMEM(0),
	combout => \mux_pc|output[0]~1_combout\);

-- Location: FF_X79_Y13_N44
\pc_mips|pc_output[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \mux_pc|output[0]~1_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc_mips|pc_output\(0));

-- Location: FF_X79_Y13_N59
\spc_IFID[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \pc_mips|pc_output\(0),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_IFID(0));

-- Location: LABCELL_X79_Y13_N21
\spc_IDEX[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \spc_IDEX[0]~feeder_combout\ = spc_IFID(0)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_spc_IFID(0),
	combout => \spc_IDEX[0]~feeder_combout\);

-- Location: FF_X79_Y13_N23
\spc_IDEX[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \spc_IDEX[0]~feeder_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_IDEX(0));

-- Location: LABCELL_X79_Y13_N54
\spc_EXMEM[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \spc_EXMEM[0]~feeder_combout\ = spc_IDEX(0)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_spc_IDEX(0),
	combout => \spc_EXMEM[0]~feeder_combout\);

-- Location: FF_X79_Y13_N55
\spc_EXMEM[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \spc_EXMEM[0]~feeder_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_EXMEM(0));

-- Location: FF_X74_Y9_N16
\spc_MEMWB[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_EXMEM(0),
	sclr => \process_8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_MEMWB(0));

-- Location: FF_X72_Y11_N25
\spc_MEMWB[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_EXMEM(2),
	sclr => \process_8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_MEMWB(2));

-- Location: FF_X74_Y9_N43
\spc_MEMWB[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_EXMEM(3),
	sclr => \process_8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_MEMWB(3));

-- Location: FF_X70_Y9_N55
\spc_MEMWB[4]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_EXMEM(4),
	sclr => \process_8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spc_MEMWB[4]~DUPLICATE_q\);

-- Location: FF_X74_Y7_N58
\spc_MEMWB[5]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_EXMEM(5),
	sclr => \process_8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spc_MEMWB[5]~DUPLICATE_q\);

-- Location: FF_X78_Y9_N59
\spc_MEMWB[9]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_EXMEM(9),
	sclr => \process_8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spc_MEMWB[9]~DUPLICATE_q\);

-- Location: FF_X78_Y11_N41
\spc_MEMWB[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_EXMEM(10),
	sclr => \process_8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_MEMWB(10));

-- Location: FF_X73_Y8_N25
\spc_MEMWB[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_EXMEM(13),
	sclr => \process_8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_MEMWB(13));

-- Location: FF_X78_Y8_N34
\spc_MEMWB[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_EXMEM(14),
	sclr => \process_8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_MEMWB(14));

-- Location: FF_X74_Y12_N37
\spc_MEMWB[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_EXMEM(17),
	sclr => \process_8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_MEMWB(17));

-- Location: FF_X74_Y13_N25
\spc_MEMWB[22]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \spc_MEMWB[22]~feeder_combout\,
	sclr => \process_8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spc_MEMWB[22]~DUPLICATE_q\);

-- Location: FF_X73_Y6_N53
\spc_MEMWB[23]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_EXMEM(23),
	sclr => \process_8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spc_MEMWB[23]~DUPLICATE_q\);

-- Location: FF_X73_Y12_N13
\spc_MEMWB[31]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \spc_MEMWB[31]~feeder_combout\,
	sclr => \process_8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spc_MEMWB[31]~DUPLICATE_q\);

-- Location: LABCELL_X79_Y16_N27
\sinstruction_MEMWB[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sinstruction_MEMWB[0]~feeder_combout\ = ( sinstruction_EXMEM(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_sinstruction_EXMEM(0),
	combout => \sinstruction_MEMWB[0]~feeder_combout\);

-- Location: FF_X79_Y16_N28
\sinstruction_MEMWB[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sinstruction_MEMWB[0]~feeder_combout\,
	sclr => \process_8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_MEMWB(0));

-- Location: FF_X78_Y14_N53
\sinstruction_MEMWB[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => sinstruction_EXMEM(1),
	sclr => \process_8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_MEMWB(1));

-- Location: LABCELL_X79_Y16_N42
\sinstruction_MEMWB[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sinstruction_MEMWB[2]~feeder_combout\ = ( sinstruction_EXMEM(2) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_sinstruction_EXMEM(2),
	combout => \sinstruction_MEMWB[2]~feeder_combout\);

-- Location: FF_X79_Y16_N44
\sinstruction_MEMWB[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sinstruction_MEMWB[2]~feeder_combout\,
	sclr => \process_8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_MEMWB(2));

-- Location: LABCELL_X79_Y16_N15
\sinstruction_MEMWB[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sinstruction_MEMWB[3]~feeder_combout\ = ( sinstruction_EXMEM(3) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_sinstruction_EXMEM(3),
	combout => \sinstruction_MEMWB[3]~feeder_combout\);

-- Location: FF_X79_Y16_N17
\sinstruction_MEMWB[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sinstruction_MEMWB[3]~feeder_combout\,
	sclr => \process_8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_MEMWB(3));

-- Location: MLABCELL_X78_Y14_N33
\sinstruction_MEMWB[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sinstruction_MEMWB[4]~feeder_combout\ = ( sinstruction_EXMEM(4) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_sinstruction_EXMEM(4),
	combout => \sinstruction_MEMWB[4]~feeder_combout\);

-- Location: FF_X78_Y14_N34
\sinstruction_MEMWB[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sinstruction_MEMWB[4]~feeder_combout\,
	sclr => \process_8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_MEMWB(4));

-- Location: MLABCELL_X72_Y16_N51
\sinstruction_MEMWB[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sinstruction_MEMWB[5]~feeder_combout\ = ( sinstruction_EXMEM(5) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_sinstruction_EXMEM(5),
	combout => \sinstruction_MEMWB[5]~feeder_combout\);

-- Location: FF_X72_Y16_N53
\sinstruction_MEMWB[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sinstruction_MEMWB[5]~feeder_combout\,
	sclr => \process_8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_MEMWB(5));

-- Location: LABCELL_X79_Y16_N9
\sinstruction_MEMWB[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sinstruction_MEMWB[6]~feeder_combout\ = ( sinstruction_EXMEM(6) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_sinstruction_EXMEM(6),
	combout => \sinstruction_MEMWB[6]~feeder_combout\);

-- Location: FF_X79_Y16_N10
\sinstruction_MEMWB[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sinstruction_MEMWB[6]~feeder_combout\,
	sclr => \process_8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_MEMWB(6));

-- Location: FF_X78_Y14_N13
\sinstruction_MEMWB[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => sinstruction_EXMEM(7),
	sclr => \process_8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_MEMWB(7));

-- Location: LABCELL_X79_Y16_N36
\sinstruction_MEMWB[8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sinstruction_MEMWB[8]~feeder_combout\ = ( sinstruction_EXMEM(8) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_sinstruction_EXMEM(8),
	combout => \sinstruction_MEMWB[8]~feeder_combout\);

-- Location: FF_X79_Y16_N37
\sinstruction_MEMWB[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sinstruction_MEMWB[8]~feeder_combout\,
	sclr => \process_8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_MEMWB(8));

-- Location: MLABCELL_X78_Y14_N45
\sinstruction_MEMWB[9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sinstruction_MEMWB[9]~feeder_combout\ = ( sinstruction_EXMEM(9) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_sinstruction_EXMEM(9),
	combout => \sinstruction_MEMWB[9]~feeder_combout\);

-- Location: FF_X78_Y14_N46
\sinstruction_MEMWB[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sinstruction_MEMWB[9]~feeder_combout\,
	sclr => \process_8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_MEMWB(9));

-- Location: MLABCELL_X78_Y14_N36
\sinstruction_MEMWB[10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sinstruction_MEMWB[10]~feeder_combout\ = ( sinstruction_EXMEM(10) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_sinstruction_EXMEM(10),
	combout => \sinstruction_MEMWB[10]~feeder_combout\);

-- Location: FF_X78_Y14_N37
\sinstruction_MEMWB[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sinstruction_MEMWB[10]~feeder_combout\,
	sclr => \process_8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_MEMWB(10));

-- Location: FF_X79_Y16_N20
\sinstruction_MEMWB[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => sinstruction_EXMEM(11),
	sclr => \process_8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_MEMWB(11));

-- Location: LABCELL_X79_Y16_N0
\sinstruction_MEMWB[12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sinstruction_MEMWB[12]~feeder_combout\ = ( sinstruction_EXMEM(12) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_sinstruction_EXMEM(12),
	combout => \sinstruction_MEMWB[12]~feeder_combout\);

-- Location: FF_X79_Y16_N2
\sinstruction_MEMWB[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sinstruction_MEMWB[12]~feeder_combout\,
	sclr => \process_8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_MEMWB(12));

-- Location: LABCELL_X79_Y16_N33
\sinstruction_MEMWB[13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sinstruction_MEMWB[13]~feeder_combout\ = ( sinstruction_EXMEM(13) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_sinstruction_EXMEM(13),
	combout => \sinstruction_MEMWB[13]~feeder_combout\);

-- Location: FF_X79_Y16_N35
\sinstruction_MEMWB[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sinstruction_MEMWB[13]~feeder_combout\,
	sclr => \process_8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_MEMWB(13));

-- Location: MLABCELL_X72_Y16_N9
\sinstruction_MEMWB[14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sinstruction_MEMWB[14]~feeder_combout\ = ( sinstruction_EXMEM(14) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_sinstruction_EXMEM(14),
	combout => \sinstruction_MEMWB[14]~feeder_combout\);

-- Location: FF_X72_Y16_N11
\sinstruction_MEMWB[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sinstruction_MEMWB[14]~feeder_combout\,
	sclr => \process_8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_MEMWB(14));

-- Location: LABCELL_X79_Y16_N48
\sinstruction_MEMWB[15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sinstruction_MEMWB[15]~feeder_combout\ = ( sinstruction_EXMEM(15) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_sinstruction_EXMEM(15),
	combout => \sinstruction_MEMWB[15]~feeder_combout\);

-- Location: FF_X79_Y16_N49
\sinstruction_MEMWB[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sinstruction_MEMWB[15]~feeder_combout\,
	sclr => \process_8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_MEMWB(15));

-- Location: MLABCELL_X72_Y16_N15
\sinstruction_MEMWB[16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sinstruction_MEMWB[16]~feeder_combout\ = ( sinstruction_EXMEM(16) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_sinstruction_EXMEM(16),
	combout => \sinstruction_MEMWB[16]~feeder_combout\);

-- Location: FF_X72_Y16_N16
\sinstruction_MEMWB[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sinstruction_MEMWB[16]~feeder_combout\,
	sclr => \process_8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_MEMWB(16));

-- Location: FF_X74_Y12_N56
\sinstruction_MEMWB[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => sinstruction_EXMEM(17),
	sclr => \process_8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_MEMWB(17));

-- Location: LABCELL_X79_Y16_N51
\sinstruction_MEMWB[18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sinstruction_MEMWB[18]~feeder_combout\ = ( sinstruction_EXMEM(18) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_sinstruction_EXMEM(18),
	combout => \sinstruction_MEMWB[18]~feeder_combout\);

-- Location: FF_X79_Y16_N53
\sinstruction_MEMWB[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sinstruction_MEMWB[18]~feeder_combout\,
	sclr => \process_8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_MEMWB(18));

-- Location: FF_X72_Y16_N31
\sinstruction_MEMWB[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => sinstruction_EXMEM(19),
	sclr => \process_8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_MEMWB(19));

-- Location: FF_X72_Y10_N41
\sinstruction_MEMWB[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => sinstruction_EXMEM(20),
	sclr => \process_8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_MEMWB(20));

-- Location: LABCELL_X80_Y14_N12
\sinstruction_MEMWB[21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sinstruction_MEMWB[21]~feeder_combout\ = ( sinstruction_EXMEM(21) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_sinstruction_EXMEM(21),
	combout => \sinstruction_MEMWB[21]~feeder_combout\);

-- Location: FF_X80_Y14_N13
\sinstruction_MEMWB[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sinstruction_MEMWB[21]~feeder_combout\,
	sclr => \process_8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_MEMWB(21));

-- Location: MLABCELL_X78_Y11_N12
\sinstruction_MEMWB[22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sinstruction_MEMWB[22]~feeder_combout\ = ( sinstruction_EXMEM(22) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_sinstruction_EXMEM(22),
	combout => \sinstruction_MEMWB[22]~feeder_combout\);

-- Location: FF_X78_Y11_N13
\sinstruction_MEMWB[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sinstruction_MEMWB[22]~feeder_combout\,
	sclr => \process_8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_MEMWB(22));

-- Location: LABCELL_X79_Y15_N12
\sinstruction_MEMWB[23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sinstruction_MEMWB[23]~feeder_combout\ = ( sinstruction_EXMEM(23) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_sinstruction_EXMEM(23),
	combout => \sinstruction_MEMWB[23]~feeder_combout\);

-- Location: FF_X79_Y15_N13
\sinstruction_MEMWB[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sinstruction_MEMWB[23]~feeder_combout\,
	sclr => \process_8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_MEMWB(23));

-- Location: LABCELL_X83_Y13_N36
\sinstruction_MEMWB[24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sinstruction_MEMWB[24]~feeder_combout\ = ( sinstruction_EXMEM(24) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_sinstruction_EXMEM(24),
	combout => \sinstruction_MEMWB[24]~feeder_combout\);

-- Location: FF_X83_Y13_N37
\sinstruction_MEMWB[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sinstruction_MEMWB[24]~feeder_combout\,
	sclr => \process_8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_MEMWB(24));

-- Location: LABCELL_X79_Y16_N54
\sinstruction_MEMWB[25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sinstruction_MEMWB[25]~feeder_combout\ = ( sinstruction_EXMEM(25) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_sinstruction_EXMEM(25),
	combout => \sinstruction_MEMWB[25]~feeder_combout\);

-- Location: FF_X79_Y16_N55
\sinstruction_MEMWB[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sinstruction_MEMWB[25]~feeder_combout\,
	sclr => \process_8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_MEMWB(25));

-- Location: FF_X79_Y6_N40
\sinstruction_IDEX[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \sinstruction_IFID[26]~DUPLICATE_q\,
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_IDEX(26));

-- Location: FF_X78_Y6_N2
\sinstruction_EXMEM[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => sinstruction_IDEX(26),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_EXMEM(26));

-- Location: FF_X77_Y6_N16
\sinstruction_MEMWB[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => sinstruction_EXMEM(26),
	sclr => \process_8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_MEMWB(26));

-- Location: FF_X82_Y9_N23
\sinstruction_IDEX[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => sinstruction_IFID(27),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_IDEX(27));

-- Location: FF_X82_Y9_N4
\sinstruction_EXMEM[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => sinstruction_IDEX(27),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_EXMEM(27));

-- Location: FF_X85_Y4_N49
\sinstruction_MEMWB[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => sinstruction_EXMEM(27),
	sclr => \process_8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_MEMWB(27));

-- Location: FF_X80_Y10_N40
\sinstruction_IDEX[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => sinstruction_IFID(28),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_IDEX(28));

-- Location: FF_X80_Y10_N10
\sinstruction_EXMEM[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => sinstruction_IDEX(28),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_EXMEM(28));

-- Location: MLABCELL_X78_Y14_N9
\sinstruction_MEMWB[28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sinstruction_MEMWB[28]~feeder_combout\ = ( sinstruction_EXMEM(28) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_sinstruction_EXMEM(28),
	combout => \sinstruction_MEMWB[28]~feeder_combout\);

-- Location: FF_X78_Y14_N10
\sinstruction_MEMWB[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sinstruction_MEMWB[28]~feeder_combout\,
	sclr => \process_8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_MEMWB(28));

-- Location: FF_X77_Y4_N23
\sinstruction_IDEX[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => sinstruction_IFID(29),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_IDEX(29));

-- Location: FF_X77_Y4_N26
\sinstruction_EXMEM[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => sinstruction_IDEX(29),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_EXMEM(29));

-- Location: FF_X72_Y16_N37
\sinstruction_MEMWB[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => sinstruction_EXMEM(29),
	sclr => \process_8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_MEMWB(29));

-- Location: LABCELL_X77_Y10_N33
\sinstruction_IDEX[30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sinstruction_IDEX[30]~feeder_combout\ = ( sinstruction_IFID(30) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_sinstruction_IFID(30),
	combout => \sinstruction_IDEX[30]~feeder_combout\);

-- Location: FF_X77_Y10_N35
\sinstruction_IDEX[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sinstruction_IDEX[30]~feeder_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_IDEX(30));

-- Location: LABCELL_X77_Y10_N30
\sinstruction_EXMEM[30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sinstruction_EXMEM[30]~feeder_combout\ = sinstruction_IDEX(30)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_sinstruction_IDEX(30),
	combout => \sinstruction_EXMEM[30]~feeder_combout\);

-- Location: FF_X77_Y10_N31
\sinstruction_EXMEM[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sinstruction_EXMEM[30]~feeder_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_EXMEM(30));

-- Location: FF_X77_Y6_N58
\sinstruction_MEMWB[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => sinstruction_EXMEM(30),
	sclr => \process_8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_MEMWB(30));

-- Location: FF_X82_Y6_N2
\sinstruction_IDEX[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => sinstruction_IFID(31),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_IDEX(31));

-- Location: FF_X82_Y6_N59
\sinstruction_EXMEM[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => sinstruction_IDEX(31),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_EXMEM(31));

-- Location: LABCELL_X74_Y12_N0
\sinstruction_MEMWB[31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sinstruction_MEMWB[31]~feeder_combout\ = ( sinstruction_EXMEM(31) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_sinstruction_EXMEM(31),
	combout => \sinstruction_MEMWB[31]~feeder_combout\);

-- Location: FF_X74_Y12_N1
\sinstruction_MEMWB[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sinstruction_MEMWB[31]~feeder_combout\,
	sclr => \process_8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_MEMWB(31));

-- Location: FF_X73_Y9_N34
\swriteregister_MEMWB[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => swriteregister_EXMEM(0),
	sclr => \process_8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \swriteregister_MEMWB[0]~DUPLICATE_q\);

-- Location: FF_X73_Y9_N1
\swriteregister_MEMWB[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \swriteregister_EXMEM[3]~DUPLICATE_q\,
	sclr => \process_8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => swriteregister_MEMWB(3));

-- Location: FF_X73_Y9_N58
\swriteregister_MEMWB[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => swriteregister_EXMEM(4),
	sclr => \process_8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => swriteregister_MEMWB(4));

-- Location: FF_X83_Y8_N29
sregdest_EXMEM : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \sregdest_IDEX~q\,
	sload => VCC,
	ena => \ALT_INV_reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sregdest_EXMEM~q\);

-- Location: FF_X83_Y8_N34
sregdest_MEMWB : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \sregdest_EXMEM~q\,
	sload => VCC,
	ena => \ALT_INV_process_8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sregdest_MEMWB~q\);

-- Location: LABCELL_X71_Y10_N30
\forward|rd1_out[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|rd1_out\(1) = ( \forward|process_0~0_combout\ & ( (\forward|rd1_out[1]~1_combout\ & \forward|rd1_out[1]~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \forward|ALT_INV_rd1_out[1]~1_combout\,
	datad => \forward|ALT_INV_rd1_out[1]~0_combout\,
	dataf => \forward|ALT_INV_process_0~0_combout\,
	combout => \forward|rd1_out\(1));

-- Location: MLABCELL_X72_Y9_N6
\forward|rd2_out[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|rd2_out\(1) = ( \forward|rd2_out[1]~0_combout\ & ( (\forward|process_0~0_combout\ & \forward|rd2_out[1]~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_process_0~0_combout\,
	datac => \forward|ALT_INV_rd2_out[1]~1_combout\,
	dataf => \forward|ALT_INV_rd2_out[1]~0_combout\,
	combout => \forward|rd2_out\(1));

-- Location: LABCELL_X2_Y51_N3
\~QUARTUS_CREATED_GND~I\ : cyclonev_lcell_comb
-- Equation(s):

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
;
END structure;


