<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="A macro to test at runtime whether instruction sets are available on RISC-V platforms."><title>is_riscv_feature_detected in std::arch - Rust</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Italic-81dc35de.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-MediumItalic-ccf7e434.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2" crossorigin href="https://doc.rust-lang.org/static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../../static.files/rustdoc-1a91846b.css"><meta name="rustdoc-vars" data-root-path="../../" data-static-root-path="../../static.files/" data-current-crate="std" data-themes="" data-resource-suffix="1.88.0" data-rustdoc-version="1.88.0 (6b00bc388 2025-06-23)" data-channel="1.88.0" data-search-js="search-f7877310.js" data-settings-js="settings-5514c975.js" ><script src="../../static.files/storage-4e99c027.js"></script><script defer src="sidebar-items1.88.0.js"></script><script defer src="../../static.files/main-7ef8a74a.js"></script><noscript><link rel="stylesheet" href="../../static.files/noscript-893ab5e7.css"></noscript><link rel="alternate icon" type="image/png" href="https://doc.rust-lang.org/static.files/favicon-32x32-6580c154.png"><link rel="icon" type="image/svg+xml" href="../../static.files/favicon-044be391.svg"></head><body class="rustdoc macro"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle" title="show sidebar"></button><a class="logo-container" href="../index.html"><img class="rust-logo" src="../../static.files/rust-logo-9a9549ea.svg" alt=""></a></nav><nav class="sidebar"><div class="sidebar-crate"><a class="logo-container" href="../index.html"><img class="rust-logo" src="../../static.files/rust-logo-9a9549ea.svg" alt="logo"></a><h2><a href="../index.html">std</a><span class="version">1.88.0</span></h2></div><div class="version">(6b00bc388	2025-06-23)</div><div class="sidebar-elems"><section id="rustdoc-toc"><h2 class="location"><a href="macro.is_riscv_feature_detected.html#">is_<wbr>riscv_<wbr>feature_<wbr>detected</a></h2><h3><a href="macro.is_riscv_feature_detected.html#">Sections</a></h3><ul class="block top-toc"><li><a href="macro.is_riscv_feature_detected.html#unprivileged-specification" title="Unprivileged Specification">Unprivileged Specification</a></li><li><a href="macro.is_riscv_feature_detected.html#performance-hints" title="Performance Hints">Performance Hints</a></li></ul></section><div id="rustdoc-modnav"><h2><a href="index.html">In std::<wbr>arch</a></h2></div></div></nav><div class="sidebar-resizer"></div><main><div class="width-limiter"><rustdoc-search></rustdoc-search><section id="main-content" class="content"><div class="main-heading"><div class="rustdoc-breadcrumbs"><a href="../index.html">std</a>::<wbr><a href="index.html">arch</a></div><h1>Macro <span class="macro">is_riscv_feature_detected</span><button id="copy-path" title="Copy item path to clipboard">Copy item path</button></h1><rustdoc-toolbar></rustdoc-toolbar><span class="sub-heading"><span class="since" title="Stable since Rust version 1.78.0">1.78.0</span> · <a class="src" href="https://docs.rs/std_detect/latest/src/std_detect/detect/arch/riscv.rs.html#3-332">Source</a> </span></div><pre class="rust item-decl"><code>macro_rules! is_riscv_feature_detected {
    (&quot;rv32i&quot;) =&gt; { ... };
    (&quot;rv32e&quot;) =&gt; { ... };
    (&quot;rv64i&quot;) =&gt; { ... };
    (&quot;rv128i&quot;) =&gt; { ... };
    (&quot;unaligned-scalar-mem&quot;) =&gt; { ... };
    (&quot;unaligned-vector-mem&quot;) =&gt; { ... };
    (&quot;zicsr&quot;) =&gt; { ... };
    (&quot;zicntr&quot;) =&gt; { ... };
    (&quot;zihpm&quot;) =&gt; { ... };
    (&quot;zifencei&quot;) =&gt; { ... };
    (&quot;zihintntl&quot;) =&gt; { ... };
    (&quot;zihintpause&quot;) =&gt; { ... };
    (&quot;zimop&quot;) =&gt; { ... };
    (&quot;zicboz&quot;) =&gt; { ... };
    (&quot;zicond&quot;) =&gt; { ... };
    (&quot;m&quot;) =&gt; { ... };
    (&quot;a&quot;) =&gt; { ... };
    (&quot;zalrsc&quot;) =&gt; { ... };
    (&quot;zaamo&quot;) =&gt; { ... };
    (&quot;zawrs&quot;) =&gt; { ... };
    (&quot;zacas&quot;) =&gt; { ... };
    (&quot;zam&quot;) =&gt; { ... };
    (&quot;ztso&quot;) =&gt; { ... };
    (&quot;f&quot;) =&gt; { ... };
    (&quot;d&quot;) =&gt; { ... };
    (&quot;q&quot;) =&gt; { ... };
    (&quot;zfh&quot;) =&gt; { ... };
    (&quot;zfhmin&quot;) =&gt; { ... };
    (&quot;zfa&quot;) =&gt; { ... };
    (&quot;zfinx&quot;) =&gt; { ... };
    (&quot;zdinx&quot;) =&gt; { ... };
    (&quot;zhinx&quot;) =&gt; { ... };
    (&quot;zhinxmin&quot;) =&gt; { ... };
    (&quot;c&quot;) =&gt; { ... };
    (&quot;zca&quot;) =&gt; { ... };
    (&quot;zcf&quot;) =&gt; { ... };
    (&quot;zcd&quot;) =&gt; { ... };
    (&quot;zcb&quot;) =&gt; { ... };
    (&quot;zcmop&quot;) =&gt; { ... };
    (&quot;b&quot;) =&gt; { ... };
    (&quot;zba&quot;) =&gt; { ... };
    (&quot;zbb&quot;) =&gt; { ... };
    (&quot;zbc&quot;) =&gt; { ... };
    (&quot;zbs&quot;) =&gt; { ... };
    (&quot;zbkb&quot;) =&gt; { ... };
    (&quot;zbkc&quot;) =&gt; { ... };
    (&quot;zbkx&quot;) =&gt; { ... };
    (&quot;zknd&quot;) =&gt; { ... };
    (&quot;zkne&quot;) =&gt; { ... };
    (&quot;zknh&quot;) =&gt; { ... };
    (&quot;zksed&quot;) =&gt; { ... };
    (&quot;zksh&quot;) =&gt; { ... };
    (&quot;zkr&quot;) =&gt; { ... };
    (&quot;zkn&quot;) =&gt; { ... };
    (&quot;zks&quot;) =&gt; { ... };
    (&quot;zk&quot;) =&gt; { ... };
    (&quot;zkt&quot;) =&gt; { ... };
    (&quot;v&quot;) =&gt; { ... };
    (&quot;zve32x&quot;) =&gt; { ... };
    (&quot;zve32f&quot;) =&gt; { ... };
    (&quot;zve64x&quot;) =&gt; { ... };
    (&quot;zve64f&quot;) =&gt; { ... };
    (&quot;zve64d&quot;) =&gt; { ... };
    (&quot;zvfh&quot;) =&gt; { ... };
    (&quot;zvfhmin&quot;) =&gt; { ... };
    (&quot;zvbb&quot;) =&gt; { ... };
    (&quot;zvbc&quot;) =&gt; { ... };
    (&quot;zvkb&quot;) =&gt; { ... };
    (&quot;zvkg&quot;) =&gt; { ... };
    (&quot;zvkned&quot;) =&gt; { ... };
    (&quot;zvknha&quot;) =&gt; { ... };
    (&quot;zvknhb&quot;) =&gt; { ... };
    (&quot;zvksed&quot;) =&gt; { ... };
    (&quot;zvksh&quot;) =&gt; { ... };
    (&quot;zvkn&quot;) =&gt; { ... };
    (&quot;zvknc&quot;) =&gt; { ... };
    (&quot;zvkng&quot;) =&gt; { ... };
    (&quot;zvks&quot;) =&gt; { ... };
    (&quot;zvksc&quot;) =&gt; { ... };
    (&quot;zvksg&quot;) =&gt; { ... };
    (&quot;zvkt&quot;) =&gt; { ... };
    (&quot;j&quot;) =&gt; { ... };
    (&quot;p&quot;) =&gt; { ... };
    ($t:tt,) =&gt; { ... };
    ($t:tt) =&gt; { ... };
}</code></pre><details class="toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><p>A macro to test at <em>runtime</em> whether instruction sets are available on
RISC-V platforms.</p>
<p>RISC-V standard defined the base sets and the extension sets.
The base sets are RV32I, RV64I, RV32E or RV128I. Any RISC-V platform
must support one base set and/or multiple extension sets.</p>
<p>Any RISC-V standard instruction sets can be in state of either ratified,
frozen or draft. The version and status of current standard instruction
sets can be checked out from preface section of the <a href="https://riscv.org/specifications/ratified/">ISA manual</a>.</p>
<p>Platform may define and support their own custom instruction sets with
ISA prefix X. These sets are highly platform specific and should be
detected with their own platform support crates.</p>
<h2 id="unprivileged-specification"><a class="doc-anchor" href="macro.is_riscv_feature_detected.html#unprivileged-specification">§</a>Unprivileged Specification</h2>
<p>The supported ratified RISC-V instruction sets are as follows:</p>
<ul>
<li>RV32E: <code>"rv32e"</code></li>
<li>RV32I: <code>"rv32i"</code></li>
<li>RV64I: <code>"rv64i"</code></li>
<li>A: <code>"a"</code>
<ul>
<li>Zaamo: <code>"zaamo"</code></li>
<li>Zalrsc: <code>"zalrsc"</code></li>
</ul>
</li>
<li>B: <code>"b"</code>
<ul>
<li>Zba: <code>"zba"</code></li>
<li>Zbb: <code>"zbb"</code></li>
<li>Zbs: <code>"zbs"</code></li>
</ul>
</li>
<li>C: <code>"c"</code>
<ul>
<li>Zca: <code>"zca"</code></li>
<li>Zcd: <code>"zcd"</code> (if D is enabled)</li>
<li>Zcf: <code>"zcf"</code> (if F is enabled on RV32)</li>
</ul>
</li>
<li>D: <code>"d"</code></li>
<li>F: <code>"f"</code></li>
<li>M: <code>"m"</code></li>
<li>Q: <code>"q"</code></li>
<li>V: <code>"v"</code>
<ul>
<li>Zve32x: <code>"zve32x"</code></li>
<li>Zve32f: <code>"zve32f"</code></li>
<li>Zve64x: <code>"zve64x"</code></li>
<li>Zve64f: <code>"zve64f"</code></li>
<li>Zve64d: <code>"zve64d"</code></li>
</ul>
</li>
<li>Zicboz: <code>"zicboz"</code></li>
<li>Zicntr: <code>"zicntr"</code></li>
<li>Zicond: <code>"zicond"</code></li>
<li>Zicsr: <code>"zicsr"</code></li>
<li>Zifencei: <code>"zifencei"</code></li>
<li>Zihintntl: <code>"zihintntl"</code></li>
<li>Zihintpause: <code>"zihintpause"</code></li>
<li>Zihpm: <code>"zihpm"</code></li>
<li>Zimop: <code>"zimop"</code></li>
<li>Zacas: <code>"zacas"</code></li>
<li>Zawrs: <code>"zawrs"</code></li>
<li>Zfa: <code>"zfa"</code></li>
<li>Zfh: <code>"zfh"</code>
<ul>
<li>Zfhmin: <code>"zfhmin"</code></li>
</ul>
</li>
<li>Zfinx: <code>"zfinx"</code></li>
<li>Zdinx: <code>"zdinx"</code></li>
<li>Zhinx: <code>"zhinx"</code>
<ul>
<li>Zhinxmin: <code>"zhinxmin"</code></li>
</ul>
</li>
<li>Zcb: <code>"zcb"</code></li>
<li>Zcmop: <code>"zcmop"</code></li>
<li>Zbc: <code>"zbc"</code></li>
<li>Zbkb: <code>"zbkb"</code></li>
<li>Zbkc: <code>"zbkc"</code></li>
<li>Zbkx: <code>"zbkx"</code></li>
<li>Zk: <code>"zk"</code></li>
<li>Zkn: <code>"zkn"</code>
<ul>
<li>Zknd: <code>"zknd"</code></li>
<li>Zkne: <code>"zkne"</code></li>
<li>Zknh: <code>"zknh"</code></li>
</ul>
</li>
<li>Zkr: <code>"zkr"</code></li>
<li>Zks: <code>"zks"</code>
<ul>
<li>Zksed: <code>"zksed"</code></li>
<li>Zksh: <code>"zksh"</code></li>
</ul>
</li>
<li>Zkt: <code>"zkt"</code></li>
<li>Zvbb: <code>"zvbb"</code></li>
<li>Zvbc: <code>"zvbc"</code></li>
<li>Zvfh: <code>"zvfh"</code>
<ul>
<li>Zvfhmin: <code>"zvfhmin"</code></li>
</ul>
</li>
<li>Zvkb: <code>"zvkb"</code></li>
<li>Zvkg: <code>"zvkg"</code></li>
<li>Zvkn: <code>"zvkn"</code>
<ul>
<li>Zvkned: <code>"zvkned"</code></li>
<li>Zvknha: <code>"zvknha"</code></li>
<li>Zvknhb: <code>"zvknhb"</code></li>
</ul>
</li>
<li>Zvknc: <code>"zvknc"</code></li>
<li>Zvkng: <code>"zvkng"</code></li>
<li>Zvks: <code>"zvks"</code>
<ul>
<li>Zvksed: <code>"zvksed"</code></li>
<li>Zvksh: <code>"zvksh"</code></li>
</ul>
</li>
<li>Zvksc: <code>"zvksc"</code></li>
<li>Zvksg: <code>"zvksg"</code></li>
<li>Zvkt: <code>"zvkt"</code></li>
<li>Ztso: <code>"ztso"</code></li>
</ul>
<p>There’s also bases and extensions marked as standard instruction set,
but they are in frozen or draft state. These instruction sets are also
reserved by this macro and can be detected in the future platforms.</p>
<p>Draft RISC-V instruction sets:</p>
<ul>
<li>RV128I: <code>"rv128i"</code></li>
<li>J: <code>"j"</code></li>
<li>P: <code>"p"</code></li>
<li>Zam: <code>"zam"</code></li>
</ul>
<h2 id="performance-hints"><a class="doc-anchor" href="macro.is_riscv_feature_detected.html#performance-hints">§</a>Performance Hints</h2>
<p>The two features below define performance hints for unaligned
scalar/vector memory accesses, respectively.  If enabled, it denotes that
corresponding unaligned memory access is reasonably fast.</p>
<ul>
<li><code>"unaligned-scalar-mem"</code></li>
<li><code>"unaligned-vector-mem"</code></li>
</ul>
</div></details></section></div></main></body></html>