module gatesTestbench(
    );
	 reg [3:0] a,b;
	 wire [3:0] y1,y2,y3,y4,y5;
	 gates dut (a, b,y1,y2,y3,y4,y5);
	 
	 initial begin
        a = 4'b0000;
        b = 4'b0000;
        #10 a = 4'b0001;
        #10 a = 4'b0010;
        #10 a = 4'b0011;
        #10 a = 4'b0100;
        #10 a = 4'b0101;
        #10 a = 4'b0110;
        #10 a = 4'b0111;
        #10 a = 4'b1000;
        

	 
	 
	 
	 end
	 


endmodule