// Seed: 1281959122
module module_0 (
    input logic id_0
);
  reg id_1, id_2;
  assign id_2 = 1;
  reg id_3, id_4, id_5;
  always begin
    id_3 <= id_4;
  end
  always #1
    if (1)
      if (1) id_2 = id_4;
      else begin
        begin
          id_4 <= 1;
        end : id_6
      end
    else if (&id_5) SystemTFIdentifier(1, id_2);
    else SystemTFIdentifier;
  logic id_7, id_8, id_9, id_10;
endmodule
`resetall `default_nettype id_1
