[{"DBLP title": "Logarithmic-Time FPGA Bitstream Analysis: A Step Towards JIT Hardware Compilation.", "DBLP authors": ["Etienne Bergeron", "Louis-David Perron", "Marc Feeley", "Jean-Pierre David"], "year": 2011, "MAG papers": [{"PaperId": 2009741039, "PaperTitle": "logarithmic time fpga bitstream analysis a step towards jit hardware compilation", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"universite de montreal": 3.0, "ecole polytechnique de montreal": 1.0}}], "source": "ES"}, {"DBLP title": "A Novel Multicontext Coarse-Grained Reconfigurable Architecture (CGRA) For Accelerating Column-Oriented Databases.", "DBLP authors": ["Pranav Vaidya", "Jaehwan John Lee"], "year": 2011, "MAG papers": [{"PaperId": 1970076885, "PaperTitle": "a novel multicontext coarse grained reconfigurable architecture cgra for accelerating column oriented databases", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"indiana university purdue university indianapolis": 2.0}}], "source": "ES"}, {"DBLP title": "A Scalable and Programmable Modular Traffic Manager Architecture.", "DBLP authors": ["Shane O&aposNeill", "Roger F. Woods", "Alan Marshall", "Qi Zhang"], "year": 2011, "MAG papers": [{"PaperId": 1971597759, "PaperTitle": "a scalable and programmable modular traffic manager architecture", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"queen s university belfast": 4.0}}], "source": "ES"}, {"DBLP title": "Fast Optical Reconfiguration of a Nine-Context DORGA Using a Speed Adjustment Control.", "DBLP authors": ["Mao Nakajima", "Minoru Watanabe"], "year": 2011, "MAG papers": [{"PaperId": 2171030356, "PaperTitle": "fast optical reconfiguration of a nine context dorga using a speed adjustment control", "Year": 2011, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"shizuoka university": 2.0}}], "source": "ES"}, {"DBLP title": "A Performance-Oriented Algorithm with Consideration on Communication Cost for Dynamically Reconfigurable FPGA Partitioning.", "DBLP authors": ["Tzu-Chiang Tai", "Yen-Tai Lai"], "year": 2011, "MAG papers": [{"PaperId": 2105811127, "PaperTitle": "a performance oriented algorithm with consideration on communication cost for dynamically reconfigurable fpga partitioning", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national cheng kung university": 2.0}}], "source": "ES"}, {"DBLP title": "Domain-Specific Optimization of Signal Recognition Targeting FPGAs.", "DBLP authors": ["Melina Demertzi", "Pedro C. Diniz", "Mary W. Hall", "Anna C. Gilbert", "Yi Wang"], "year": 2011, "MAG papers": [{"PaperId": 2128025471, "PaperTitle": "domain specific optimization of signal recognition targeting fpgas", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of utah": 1.0, "university of michigan": 2.0, "inesc id": 1.0, "university of southern california": 1.0}}], "source": "ES"}, {"DBLP title": "The Instruction-Set Extension Problem: A Survey.", "DBLP authors": ["Carlo Galuzzi", "Koen Bertels"], "year": 2011, "MAG papers": [{"PaperId": 2153798176, "PaperTitle": "the instruction set extension problem a survey", "Year": 2011, "CitationCount": 84, "EstimatedCitation": 92, "Affiliations": {"delft university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Scientific Application Demands on a Reconfigurable Functional Unit Interface.", "DBLP authors": ["Kyle Rupnow", "Keith D. Underwood", "Katherine Compton"], "year": 2011, "MAG papers": [{"PaperId": 1999617969, "PaperTitle": "scientific application demands on a reconfigurable functional unit interface", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of wisconsin madison": 2.0, "intel": 1.0}}], "source": "ES"}, {"DBLP title": "FPGA Acceleration of MultiFactor CDO Pricing.", "DBLP authors": ["Alexander Kaganov", "Asif Lakhany", "Paul Chow"], "year": 2011, "MAG papers": [{"PaperId": 1983637205, "PaperTitle": "fpga acceleration of multifactor cdo pricing", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"algorithmics inc": 1.0, "university of toronto": 2.0}}], "source": "ES"}, {"DBLP title": "Application-specific signatures for transactional memory in soft processors.", "DBLP authors": ["Martin Labrecque", "Mark C. Jeffrey", "J. Gregory Steffan"], "year": 2011, "MAG papers": [{"PaperId": 2000625430, "PaperTitle": "application specific signatures for transactional memory in soft processors", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of toronto": 3.0}}], "source": "ES"}, {"DBLP title": "Optimizing memory bandwidth use and performance for matrix-vector multiplication in iterative methods.", "DBLP authors": ["David Boland", "George A. Constantinides"], "year": 2011, "MAG papers": [{"PaperId": 2091059698, "PaperTitle": "optimizing memory bandwidth use and performance for matrix vector multiplication in iterative methods", "Year": 2011, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"imperial college london": 2.0}}], "source": "ES"}, {"DBLP title": "TR-FSM: Transition-Based reconfigurable finite state machine.", "DBLP authors": ["Johann Glaser", "Markus Damm", "Jan Haase", "Christoph Grimm"], "year": 2011, "MAG papers": [{"PaperId": 1970426991, "PaperTitle": "tr fsm transition based reconfigurable finite state machine", "Year": 2011, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"vienna university of technology": 4.0}}], "source": "ES"}, {"DBLP title": "Application-Specific FPGA using heterogeneous logic blocks.", "DBLP authors": ["Husain Parvez", "Zied Marrakchi", "Alp Kili\u00e7", "Habib Mehrez"], "year": 2011, "MAG papers": [{"PaperId": 2021255422, "PaperTitle": "application specific fpga using heterogeneous logic blocks", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"pierre and marie curie university": 3.0}}], "source": "ES"}, {"DBLP title": "An FPGA-based accelerator for LambdaRank in Web search engines.", "DBLP authors": ["Jing Yan", "Ning-Yi Xu", "Xiongfei Cai", "Rui Gao", "Yu Wang", "Rong Luo", "Feng-Hsiung Hsu"], "year": 2011, "MAG papers": [{"PaperId": 2081584581, "PaperTitle": "an fpga based accelerator for lambdarank in web search engines", "Year": 2011, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"microsoft": 5.0, "tsinghua university": 2.0}}], "source": "ES"}, {"DBLP title": "SHMEM+: A multilevel-PGAS programming model for reconfigurable supercomputing.", "DBLP authors": ["Vikas Aggarwal", "Alan D. George", "Changil Yoon", "Kishore Yalamanchili", "Herman Lam"], "year": 2011, "MAG papers": [{"PaperId": 2019957762, "PaperTitle": "shmem a multilevel pgas programming model for reconfigurable supercomputing", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of florida": 5.0}}], "source": "ES"}, {"DBLP title": "An analytical model for multilevel performance prediction of Multi-FPGA systems.", "DBLP authors": ["Brian Holland", "Alan D. George", "Herman Lam", "Melissa C. Smith"], "year": 2011, "MAG papers": [{"PaperId": 2031423893, "PaperTitle": "an analytical model for multilevel performance prediction of multi fpga systems", "Year": 2011, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"university of florida": 3.0, "clemson university": 1.0}}], "source": "ES"}, {"DBLP title": "Leveraging reconfigurability in the hardware/software codesign process.", "DBLP authors": ["Lesley Shannon", "Paul Chow"], "year": 2011, "MAG papers": [{"PaperId": 1996426321, "PaperTitle": "leveraging reconfigurability in the hardware software codesign process", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of toronto": 1.0, "simon fraser university": 1.0}}], "source": "ES"}, {"DBLP title": "Applying dynamic reconfiguration in the mobile robotics domain: A case study on computer vision algorithms.", "DBLP authors": ["Federico Nava", "Donatella Sciuto", "Marco D. Santambrogio", "Stefan Herbrechtsmeier", "Mario Porrmann", "Ulf Witkowski", "Ulrich R\u00fcckert"], "year": 2011, "MAG papers": [{"PaperId": 2048578917, "PaperTitle": "applying dynamic reconfiguration in the mobile robotics domain a case study on computer vision algorithms", "Year": 2011, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"university of paderborn": 2.0, "polytechnic university of milan": 2.0, "massachusetts institute of technology": 1.0, "bielefeld university": 1.0}}], "source": "ES"}, {"DBLP title": "Platform-aware bottleneck detection for reconfigurable computing applications.", "DBLP authors": ["Seth Koehler", "Greg Stitt", "Alan D. George"], "year": 2011, "MAG papers": [{"PaperId": 2059536715, "PaperTitle": "platform aware bottleneck detection for reconfigurable computing applications", "Year": 2011, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"university of florida": 3.0}}], "source": "ES"}, {"DBLP title": "Introduction to special section FPGA 2009.", "DBLP authors": ["Peter Y. K. Cheung"], "year": 2011, "MAG papers": [{"PaperId": 1976447725, "PaperTitle": "introduction to special section fpga 2009", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "VPR 5.0: FPGA CAD and architecture exploration tools with single-driver routing, heterogeneity and process scaling.", "DBLP authors": ["Jason Luu", "Ian Kuon", "Peter Jamieson", "Ted Campbell", "Andy Ye", "Wei Mark Fang", "Kenneth B. Kent", "Jonathan Rose"], "year": 2011, "MAG papers": [{"PaperId": 2014316444, "PaperTitle": "vpr 5 0 fpga cad and architecture exploration tools with single driver routing heterogeneity and process scaling", "Year": 2011, "CitationCount": 41, "EstimatedCitation": 312, "Affiliations": {"university of new brunswick": 1.0, "university of toronto": 7.0}}], "source": "ES"}, {"DBLP title": "Choose-your-own-adventure routing: Lightweight load-time defect avoidance.", "DBLP authors": ["Raphael Rubin", "Andr\u00e9 DeHon"], "year": 2011, "MAG papers": [{"PaperId": 2090396933, "PaperTitle": "choose your own adventure routing lightweight load time defect avoidance", "Year": 2011, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"university of pennsylvania": 2.0}}], "source": "ES"}, {"DBLP title": "Scalable don't-care-based logic optimization and resynthesis.", "DBLP authors": ["Alan Mishchenko", "Robert K. Brayton", "Jie-Hong R. Jiang", "Stephen Jang"], "year": 2011, "MAG papers": [{"PaperId": 1993932586, "PaperTitle": "scalable don t care based logic optimization and resynthesis", "Year": 2011, "CitationCount": 47, "EstimatedCitation": 84, "Affiliations": {"university of california berkeley": 2.0, "national taiwan university": 1.0, "xilinx": 1.0}}], "source": "ES"}, {"DBLP title": "FPGA technology mapping with encoded libraries and staged priority cuts.", "DBLP authors": ["Andrew A. Kennings", "Kristofer Vorwerk", "Arun Kundu", "Val Pevzner", "Andy Fox"], "year": 2011, "MAG papers": [{"PaperId": 2083030004, "PaperTitle": "fpga technology mapping with encoded libraries and staged priority cuts", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"actel": 5.0}}], "source": "ES"}, {"DBLP title": "Performance of partial reconfiguration in FPGA systems: A survey and a cost model.", "DBLP authors": ["Kyprianos Papadimitriou", "Apostolos Dollas", "Scott Hauck"], "year": 2011, "MAG papers": [{"PaperId": 2081381252, "PaperTitle": "performance of partial reconfiguration in fpga systems a survey and a cost model", "Year": 2011, "CitationCount": 104, "EstimatedCitation": 138, "Affiliations": {"technical university of crete": 2.0, "university of washington": 1.0}}], "source": "ES"}, {"DBLP title": "Exploiting data-level parallelism for energy-efficient implementation of LDPC decoders and DCT on an FPGA.", "DBLP authors": ["Xiaoheng Chen", "Venkatesh Akella"], "year": 2011, "MAG papers": [{"PaperId": 2084671567, "PaperTitle": "exploiting data level parallelism for energy efficient implementation of ldpc decoders and dct on an fpga", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of california davis": 2.0}}], "source": "ES"}, {"DBLP title": "Net-length-based routability-driven power-aware clustering.", "DBLP authors": ["Lakshmi Easwaran", "Ali Akoglu"], "year": 2011, "MAG papers": [{"PaperId": 1967624322, "PaperTitle": "net length based routability driven power aware clustering", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of arizona": 2.0}}], "source": "ES"}, {"DBLP title": "Compressor tree synthesis on commercial high-performance FPGAs.", "DBLP authors": ["Hadi Parandeh-Afshar", "Arkosnato Neogy", "Philip Brisk", "Paolo Ienne"], "year": 2011, "MAG papers": [{"PaperId": 2120474114, "PaperTitle": "compressor tree synthesis on commercial high performance fpgas", "Year": 2011, "CitationCount": 34, "EstimatedCitation": 34, "Affiliations": {"ecole polytechnique federale de lausanne": 2.0, "university of california riverside": 1.0, "indian institute of technology kharagpur": 1.0}}], "source": "ES"}, {"DBLP title": "Test compression for dynamically reconfigurable processors.", "DBLP authors": ["Hiroaki Inoue", "Junya Yamada", "Hideyuki Yoneda", "Katsumi Togawa", "Masato Motomura", "Koichiro Furuta"], "year": 2011, "MAG papers": [{"PaperId": 2146164522, "PaperTitle": "test compression for dynamically reconfigurable processors", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"nec": 2.0, "renesas electronics": 4.0}}], "source": "ES"}]