// Seed: 2811898064
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  output logic [7:0] id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_5[(-1)] = -1;
endmodule
module module_1 #(
    parameter id_11 = 32'd54,
    parameter id_9  = 32'd99
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    _id_9
);
  inout wire _id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  logic [7:0] id_10;
  ;
  wire [1 : -1] _id_11, id_12, id_13, id_14;
  assign id_10[id_11==1*id_9] = -1'h0;
  module_0 modCall_1 (
      id_12,
      id_3,
      id_7,
      id_4,
      id_10,
      id_4,
      id_4,
      id_14,
      id_13,
      id_1,
      id_1
  );
  wire id_15;
endmodule
