0.7
2020.1
May 27 2020
20:09:33
E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/ipstatic/IPSRC/I2C_OV7670_RGB565_Config.v,1604372318,verilog,,E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/ipstatic/IPSRC/hdmi_ddr_output.v,,I2C_OV7670_RGB565_Config,,,../../../../hdmi.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/ipstatic/IPSRC/colour_space_conversion.v,1604372318,verilog,,E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/ipstatic/IPSRC/sccb.v,,colour_space_conversion,,,../../../../hdmi.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/ipstatic/IPSRC/convert_444_422.v,1604372318,verilog,,E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/ipstatic/IPSRC/colour_space_conversion.v,,convert_444_422,,,../../../../hdmi.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/ipstatic/IPSRC/hdmi_ddr_output.v,1604372318,verilog,,E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/ipstatic/IPSRC/convert_444_422.v,,hdmi_ddr_output,,,../../../../hdmi.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/ipstatic/IPSRC/hdmi_display.v,1604372318,verilog,,E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.srcs/sources_1/ip/hdmi_display_0/sim/hdmi_display_0.v,,hdmi_display,,,../../../../hdmi.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/ipstatic/IPSRC/sccb.v,1604372318,verilog,,E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/ipstatic/IPSRC/hdmi_display.v,,sccb,,,../../../../hdmi.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/ipstatic/IPSRC/sccb_control.v,1604372318,verilog,,E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/ipstatic/IPSRC/I2C_OV7670_RGB565_Config.v,,sccb_control,,,../../../../hdmi.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.srcs/sim_1/new/tb_top.v,1604395181,verilog,,,,tb_top,,,../../../../hdmi.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,1604372904,verilog,,E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.srcs/sources_1/new/create_color.v,,clk_wiz_0,,,../../../../hdmi.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,1604372904,verilog,,E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,,../../../../hdmi.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.srcs/sources_1/ip/hdmi_display_0/sim/hdmi_display_0.v,1604372316,verilog,,E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,,hdmi_display_0,,,../../../../hdmi.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.srcs/sources_1/new/create_color.v,1604394103,verilog,,E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.srcs/sources_1/new/top.v,,create_color,,,../../../../hdmi.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.srcs/sources_1/new/top.v,1604394911,verilog,,E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.srcs/sim_1/new/tb_top.v,,top,,,../../../../hdmi.srcs/sources_1/ip/clk_wiz_0,,,,,
