{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1576033980901 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1576033980904 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "eBike EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"eBike\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1576033981063 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1576033981260 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1576033981260 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1576033981740 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1576033981855 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1576033984760 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1576033984760 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1576033984760 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1576033984760 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/programdata/app-v/dbd8b448-0126-4550-8b60-5d304a14a105/f3a51872-7ea8-4c5f-934e-6559638392ba/root/vfs/appvpackagedrive/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/app-v/dbd8b448-0126-4550-8b60-5d304a14a105/f3a51872-7ea8-4c5f-934e-6559638392ba/root/vfs/appvpackagedrive/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "I:/ece551/FinalProjectNEWINERTZipCopy/" { { 0 { 0 ""} 0 2675 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1576033984881 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/programdata/app-v/dbd8b448-0126-4550-8b60-5d304a14a105/f3a51872-7ea8-4c5f-934e-6559638392ba/root/vfs/appvpackagedrive/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/app-v/dbd8b448-0126-4550-8b60-5d304a14a105/f3a51872-7ea8-4c5f-934e-6559638392ba/root/vfs/appvpackagedrive/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "I:/ece551/FinalProjectNEWINERTZipCopy/" { { 0 { 0 ""} 0 2677 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1576033984881 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/programdata/app-v/dbd8b448-0126-4550-8b60-5d304a14a105/f3a51872-7ea8-4c5f-934e-6559638392ba/root/vfs/appvpackagedrive/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/app-v/dbd8b448-0126-4550-8b60-5d304a14a105/f3a51872-7ea8-4c5f-934e-6559638392ba/root/vfs/appvpackagedrive/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "I:/ece551/FinalProjectNEWINERTZipCopy/" { { 0 { 0 ""} 0 2679 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1576033984881 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/programdata/app-v/dbd8b448-0126-4550-8b60-5d304a14a105/f3a51872-7ea8-4c5f-934e-6559638392ba/root/vfs/appvpackagedrive/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/app-v/dbd8b448-0126-4550-8b60-5d304a14a105/f3a51872-7ea8-4c5f-934e-6559638392ba/root/vfs/appvpackagedrive/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "I:/ece551/FinalProjectNEWINERTZipCopy/" { { 0 { 0 ""} 0 2681 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1576033984881 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1576033984881 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1576033984943 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1576033985060 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "eBike.SDC " "Synopsys Design Constraints File file not found: 'eBike.SDC'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1576033986305 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1576033986341 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1576033986354 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1576033986356 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1576033986356 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node clk~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1576033986479 ""}  } { { "eBike.sv" "" { Text "I:/ece551/FinalProjectNEWINERTZipCopy/eBike.sv" 7 0 0 } } { "temporary_test_loc" "" { Generic "I:/ece551/FinalProjectNEWINERTZipCopy/" { { 0 { 0 ""} 0 2663 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1576033986479 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_synch:iRst_synch\|rst_n  " "Automatically promoted node rst_synch:iRst_synch\|rst_n " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1576033986479 ""}  } { { "rst_synch.sv" "" { Text "I:/ece551/FinalProjectNEWINERTZipCopy/rst_synch.sv" 4 -1 0 } } { "temporary_test_loc" "" { Generic "I:/ece551/FinalProjectNEWINERTZipCopy/" { { 0 { 0 ""} 0 744 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1576033986479 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1576033987164 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1576033987166 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1576033987166 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1576033987168 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1576033987171 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1576033987173 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1576033987246 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "14 Embedded multiplier block " "Packed 14 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1576033987249 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "15 Embedded multiplier output " "Packed 15 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1576033987249 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1576033987249 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1576033987363 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1576033987542 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1576033988730 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1576033989087 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1576033989194 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1576033991808 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1576033991808 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1576033992305 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "I:/ece551/FinalProjectNEWINERTZipCopy/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 12 { 0 ""} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1576033993446 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1576033993446 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1576033994918 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1576033994918 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1576033994924 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.98 " "Total time spent on timing analysis during the Fitter is 0.98 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1576033995372 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1576033995434 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1576033995702 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1576033995703 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1576033995927 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1576033996401 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "9 Cyclone IV E " "9 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVTTL R8 " "Pin clk uses I/O standard 3.3-V LVTTL at R8" {  } { { "c:/programdata/app-v/dbd8b448-0126-4550-8b60-5d304a14a105/f3a51872-7ea8-4c5f-934e-6559638392ba/root/vfs/appvpackagedrive/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/app-v/dbd8b448-0126-4550-8b60-5d304a14a105/f3a51872-7ea8-4c5f-934e-6559638392ba/root/vfs/appvpackagedrive/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/programdata/app-v/dbd8b448-0126-4550-8b60-5d304a14a105/f3a51872-7ea8-4c5f-934e-6559638392ba/root/vfs/appvpackagedrive/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programdata/app-v/dbd8b448-0126-4550-8b60-5d304a14a105/f3a51872-7ea8-4c5f-934e-6559638392ba/root/vfs/appvpackagedrive/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "eBike.sv" "" { Text "I:/ece551/FinalProjectNEWINERTZipCopy/eBike.sv" 7 0 0 } } { "temporary_test_loc" "" { Generic "I:/ece551/FinalProjectNEWINERTZipCopy/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576033996761 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RST_n 3.3-V LVTTL J15 " "Pin RST_n uses I/O standard 3.3-V LVTTL at J15" {  } { { "c:/programdata/app-v/dbd8b448-0126-4550-8b60-5d304a14a105/f3a51872-7ea8-4c5f-934e-6559638392ba/root/vfs/appvpackagedrive/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/app-v/dbd8b448-0126-4550-8b60-5d304a14a105/f3a51872-7ea8-4c5f-934e-6559638392ba/root/vfs/appvpackagedrive/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { RST_n } } } { "c:/programdata/app-v/dbd8b448-0126-4550-8b60-5d304a14a105/f3a51872-7ea8-4c5f-934e-6559638392ba/root/vfs/appvpackagedrive/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programdata/app-v/dbd8b448-0126-4550-8b60-5d304a14a105/f3a51872-7ea8-4c5f-934e-6559638392ba/root/vfs/appvpackagedrive/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RST_n" } } } } { "eBike.sv" "" { Text "I:/ece551/FinalProjectNEWINERTZipCopy/eBike.sv" 8 0 0 } } { "temporary_test_loc" "" { Generic "I:/ece551/FinalProjectNEWINERTZipCopy/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576033996761 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "hallGrn 3.3-V LVTTL E15 " "Pin hallGrn uses I/O standard 3.3-V LVTTL at E15" {  } { { "c:/programdata/app-v/dbd8b448-0126-4550-8b60-5d304a14a105/f3a51872-7ea8-4c5f-934e-6559638392ba/root/vfs/appvpackagedrive/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/app-v/dbd8b448-0126-4550-8b60-5d304a14a105/f3a51872-7ea8-4c5f-934e-6559638392ba/root/vfs/appvpackagedrive/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { hallGrn } } } { "c:/programdata/app-v/dbd8b448-0126-4550-8b60-5d304a14a105/f3a51872-7ea8-4c5f-934e-6559638392ba/root/vfs/appvpackagedrive/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programdata/app-v/dbd8b448-0126-4550-8b60-5d304a14a105/f3a51872-7ea8-4c5f-934e-6559638392ba/root/vfs/appvpackagedrive/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hallGrn" } } } } { "eBike.sv" "" { Text "I:/ece551/FinalProjectNEWINERTZipCopy/eBike.sv" 13 0 0 } } { "temporary_test_loc" "" { Generic "I:/ece551/FinalProjectNEWINERTZipCopy/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576033996761 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "hallYlw 3.3-V LVTTL E16 " "Pin hallYlw uses I/O standard 3.3-V LVTTL at E16" {  } { { "c:/programdata/app-v/dbd8b448-0126-4550-8b60-5d304a14a105/f3a51872-7ea8-4c5f-934e-6559638392ba/root/vfs/appvpackagedrive/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/app-v/dbd8b448-0126-4550-8b60-5d304a14a105/f3a51872-7ea8-4c5f-934e-6559638392ba/root/vfs/appvpackagedrive/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { hallYlw } } } { "c:/programdata/app-v/dbd8b448-0126-4550-8b60-5d304a14a105/f3a51872-7ea8-4c5f-934e-6559638392ba/root/vfs/appvpackagedrive/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programdata/app-v/dbd8b448-0126-4550-8b60-5d304a14a105/f3a51872-7ea8-4c5f-934e-6559638392ba/root/vfs/appvpackagedrive/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hallYlw" } } } } { "eBike.sv" "" { Text "I:/ece551/FinalProjectNEWINERTZipCopy/eBike.sv" 14 0 0 } } { "temporary_test_loc" "" { Generic "I:/ece551/FinalProjectNEWINERTZipCopy/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576033996761 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "hallBlu 3.3-V LVTTL M16 " "Pin hallBlu uses I/O standard 3.3-V LVTTL at M16" {  } { { "c:/programdata/app-v/dbd8b448-0126-4550-8b60-5d304a14a105/f3a51872-7ea8-4c5f-934e-6559638392ba/root/vfs/appvpackagedrive/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/app-v/dbd8b448-0126-4550-8b60-5d304a14a105/f3a51872-7ea8-4c5f-934e-6559638392ba/root/vfs/appvpackagedrive/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { hallBlu } } } { "c:/programdata/app-v/dbd8b448-0126-4550-8b60-5d304a14a105/f3a51872-7ea8-4c5f-934e-6559638392ba/root/vfs/appvpackagedrive/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programdata/app-v/dbd8b448-0126-4550-8b60-5d304a14a105/f3a51872-7ea8-4c5f-934e-6559638392ba/root/vfs/appvpackagedrive/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hallBlu" } } } } { "eBike.sv" "" { Text "I:/ece551/FinalProjectNEWINERTZipCopy/eBike.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "I:/ece551/FinalProjectNEWINERTZipCopy/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576033996761 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "inertINT 3.3-V LVTTL F14 " "Pin inertINT uses I/O standard 3.3-V LVTTL at F14" {  } { { "c:/programdata/app-v/dbd8b448-0126-4550-8b60-5d304a14a105/f3a51872-7ea8-4c5f-934e-6559638392ba/root/vfs/appvpackagedrive/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/app-v/dbd8b448-0126-4550-8b60-5d304a14a105/f3a51872-7ea8-4c5f-934e-6559638392ba/root/vfs/appvpackagedrive/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { inertINT } } } { "c:/programdata/app-v/dbd8b448-0126-4550-8b60-5d304a14a105/f3a51872-7ea8-4c5f-934e-6559638392ba/root/vfs/appvpackagedrive/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programdata/app-v/dbd8b448-0126-4550-8b60-5d304a14a105/f3a51872-7ea8-4c5f-934e-6559638392ba/root/vfs/appvpackagedrive/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inertINT" } } } } { "eBike.sv" "" { Text "I:/ece551/FinalProjectNEWINERTZipCopy/eBike.sv" 26 0 0 } } { "temporary_test_loc" "" { Generic "I:/ece551/FinalProjectNEWINERTZipCopy/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576033996761 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A2D_MISO 3.3-V LVTTL A9 " "Pin A2D_MISO uses I/O standard 3.3-V LVTTL at A9" {  } { { "c:/programdata/app-v/dbd8b448-0126-4550-8b60-5d304a14a105/f3a51872-7ea8-4c5f-934e-6559638392ba/root/vfs/appvpackagedrive/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/app-v/dbd8b448-0126-4550-8b60-5d304a14a105/f3a51872-7ea8-4c5f-934e-6559638392ba/root/vfs/appvpackagedrive/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { A2D_MISO } } } { "c:/programdata/app-v/dbd8b448-0126-4550-8b60-5d304a14a105/f3a51872-7ea8-4c5f-934e-6559638392ba/root/vfs/appvpackagedrive/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programdata/app-v/dbd8b448-0126-4550-8b60-5d304a14a105/f3a51872-7ea8-4c5f-934e-6559638392ba/root/vfs/appvpackagedrive/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A2D_MISO" } } } } { "eBike.sv" "" { Text "I:/ece551/FinalProjectNEWINERTZipCopy/eBike.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "I:/ece551/FinalProjectNEWINERTZipCopy/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576033996761 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cadence 3.3-V LVTTL G16 " "Pin cadence uses I/O standard 3.3-V LVTTL at G16" {  } { { "c:/programdata/app-v/dbd8b448-0126-4550-8b60-5d304a14a105/f3a51872-7ea8-4c5f-934e-6559638392ba/root/vfs/appvpackagedrive/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/app-v/dbd8b448-0126-4550-8b60-5d304a14a105/f3a51872-7ea8-4c5f-934e-6559638392ba/root/vfs/appvpackagedrive/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { cadence } } } { "c:/programdata/app-v/dbd8b448-0126-4550-8b60-5d304a14a105/f3a51872-7ea8-4c5f-934e-6559638392ba/root/vfs/appvpackagedrive/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programdata/app-v/dbd8b448-0126-4550-8b60-5d304a14a105/f3a51872-7ea8-4c5f-934e-6559638392ba/root/vfs/appvpackagedrive/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cadence" } } } } { "eBike.sv" "" { Text "I:/ece551/FinalProjectNEWINERTZipCopy/eBike.sv" 27 0 0 } } { "temporary_test_loc" "" { Generic "I:/ece551/FinalProjectNEWINERTZipCopy/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576033996761 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "inertMISO 3.3-V LVTTL F16 " "Pin inertMISO uses I/O standard 3.3-V LVTTL at F16" {  } { { "c:/programdata/app-v/dbd8b448-0126-4550-8b60-5d304a14a105/f3a51872-7ea8-4c5f-934e-6559638392ba/root/vfs/appvpackagedrive/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/app-v/dbd8b448-0126-4550-8b60-5d304a14a105/f3a51872-7ea8-4c5f-934e-6559638392ba/root/vfs/appvpackagedrive/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { inertMISO } } } { "c:/programdata/app-v/dbd8b448-0126-4550-8b60-5d304a14a105/f3a51872-7ea8-4c5f-934e-6559638392ba/root/vfs/appvpackagedrive/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programdata/app-v/dbd8b448-0126-4550-8b60-5d304a14a105/f3a51872-7ea8-4c5f-934e-6559638392ba/root/vfs/appvpackagedrive/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inertMISO" } } } } { "eBike.sv" "" { Text "I:/ece551/FinalProjectNEWINERTZipCopy/eBike.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "I:/ece551/FinalProjectNEWINERTZipCopy/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576033996761 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1576033996761 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "I:/ece551/FinalProjectNEWINERTZipCopy/eBike.fit.smsg " "Generated suppressed messages file I:/ece551/FinalProjectNEWINERTZipCopy/eBike.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1576033997057 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6010 " "Peak virtual memory: 6010 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1576033999339 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 10 21:13:19 2019 " "Processing ended: Tue Dec 10 21:13:19 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1576033999339 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1576033999339 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1576033999339 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1576033999339 ""}
