{
  "name": "core_arch::x86::sse2::_mm_maskmoveu_si128",
  "safe": false,
  "callees": {
    "core_arch::x86::__m128i::as_i8x16": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {
        "core_arch::simd::i8x16": "Constructor"
      }
    },
    "core_arch::x86::sse2::maskmovdqu": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {}
    }
  },
  "adts": {
    "core_arch::x86::__m128i": [
      "Plain"
    ],
    "core_arch::simd::i8x16": [
      "Plain"
    ]
  },
  "path": 11762,
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86/sse2.rs:1302:1: 1304:2",
  "src": "pub unsafe fn _mm_maskmoveu_si128(a: __m128i, mask: __m128i, mem_addr: *mut i8) {\n    maskmovdqu(a.as_i8x16(), mask.as_i8x16(), mem_addr)\n}",
  "mir": "fn core_arch::x86::sse2::_mm_maskmoveu_si128(_1: core_arch::x86::__m128i, _2: core_arch::x86::__m128i, _3: *mut i8) -> () {\n    let mut _0: ();\n    let mut _4: core_arch::simd::i8x16;\n    let mut _5: core_arch::simd::i8x16;\n    debug a => _1;\n    debug mask => _2;\n    debug mem_addr => _3;\n    bb0: {\n        StorageLive(_4);\n        _4 = core_arch::x86::__m128i::as_i8x16(_1) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        StorageLive(_5);\n        _5 = core_arch::x86::__m128i::as_i8x16(_2) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        _0 = core_arch::x86::sse2::maskmovdqu(move _4, move _5, _3) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        StorageDead(_5);\n        StorageDead(_4);\n        return;\n    }\n}\n",
  "doc": " Conditionally store 8-bit integer elements from `a` into memory using\n `mask` flagged as non-temporal (unlikely to be used again soon).\n\n Elements are not stored when the highest bit is not set in the\n corresponding element.\n\n `mem_addr` should correspond to a 128-bit memory location and does not need\n to be aligned on any particular boundary.\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm_maskmoveu_si128)\n\n # Safety of non-temporal stores\n\n After using this intrinsic, but before any other access to the memory that this intrinsic\n mutates, a call to [`_mm_sfence`] must be performed by the thread that used the intrinsic. In\n particular, functions that call this intrinsic should generally call `_mm_sfence` before they\n return.\n\n See [`_mm_sfence`] for details.\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}