// LARC conservative cache configuration


// Common params.
num_cores 	12
line_size 	256

C0L1I {                        // P0 L1 instruction cache
  type            instruction
  core            0
  size            64k
  assoc           4
  parent          L2
  replace_policy  LRU
}

C0L1D {                        // P0 L1 data cache
  type            data
  core            0
  size            64k
  assoc           4
  parent          L2
  replace_policy  LRU
}

C1L1I {                        // P1 L1 instruction cache
  type            instruction
  core            1
  size            64k
  assoc           4
  parent          L2
  replace_policy  LRU
}

C1L1D {                        // P1 L1 data cache
  type            data
  core            1
  size            64k
  assoc           4
  parent          L2
  replace_policy  LRU
}

C2L1I {                        // P2 L1 instruction cache
  type            instruction
  core            2
  size            64k
  assoc           4
  parent          L2
  replace_policy  LRU
}

C2L1D {                        // P2 L1 data cache
  type            data
  core            2
  size            64k
  assoc           4
  parent          L2
  replace_policy  LRU
}

C3L1I {                        // P3 L1 instruction cache
  type            instruction
  core            3
  size            64k
  assoc           4
  parent          L2
  replace_policy  LRU
}

C3L1D {                        // P3 L1 data cache
  type            data
  core            3
  size            64k
  assoc           4
  parent          L2
  replace_policy  LRU
}

C4L1I {                        // P4 L1 instruction cache
  type            instruction
  core            4
  size            64k
  assoc           4
  parent          L2
  replace_policy  LRU
}

C4L1D {                        // P4 L1 data cache
  type            data
  core            4
  size            64k
  assoc           4
  parent          L2
  replace_policy  LRU
}

C5L1I {                        // P5 L1 instruction cache
  type            instruction
  core            5
  size            64k
  assoc           4
  parent          L2
  replace_policy  LRU
}

C5L1D {                        // P5 L1 data cache
  type            data
  core            5
  size            64k
  assoc           4
  parent          L2
  replace_policy  LRU
}

C6L1I {                        // P6 L1 instruction cache
  type            instruction
  core            6
  size            64k
  assoc           4
  parent          L2
  replace_policy  LRU
}

C6L1D {                        // P6 L1 data cache
  type            data
  core            6
  size            64k
  assoc           4
  parent          L2
  replace_policy  LRU
}

C7L1I {                        // P7 L1 instruction cache
  type            instruction
  core            7
  size            64k
  assoc           4
  parent          L2
  replace_policy  LRU
}

C7L1D {                        // P7 L1 data cache
  type            data
  core            7
  size            64k
  assoc           4
  parent          L2
  replace_policy  LRU
}

C8L1I {                        // P8 L1 instruction cache
  type            instruction
  core            8
  size            64k
  assoc           4
  parent          L2
  replace_policy  LRU
}

C8L1D {                        // P8 L1 data cache
  type            data
  core            8
  size            64k
  assoc           4
  parent          L2
  replace_policy  LRU
}

C9L1I {                        // P9 L1 instruction cache
  type            instruction
  core            9
  size            64k
  assoc           4
  parent          L2
  replace_policy  LRU
}

C9L1D {                        // P9 L1 data cache
  type            data
  core            9
  size            64k
  assoc           4
  parent          L2
  replace_policy  LRU
}

C10L1I {                        // P10 L1 instruction cache
  type            instruction
  core            10
  size            64k
  assoc           4
  parent          L2
  replace_policy  LRU
}

C10L1D {                        // P10 L1 data cache
  type            data
  core            10
  size            64k
  assoc           4
  parent          L2
  replace_policy  LRU
}

C11L1I {                        // P11 L1 instruction cache
  type            instruction
  core            11
  size            64k
  assoc           4
  parent          L2
  replace_policy  LRU
}

C11L1D {                        // P11 L1 data cache
  type            data
  core            11
  size            64k
  assoc           4
  parent          L2
  replace_policy  LRU
}

L2 {                        // L2 cache
  size            8M
  assoc           16
  inclusive 	  true
  replace_policy  LRU
  parent          memory
}
