m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/user/Projects/max10/sdram/avalon/testbench_ip
valtera_avalon_mm_master_bfm
Z1 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z2 DXx4 work 13 verbosity_pkg 0 22 AR]=bcJ][li7K@[C7f7TQ0
Z3 DXx4 work 13 avalon_mm_pkg 0 22 `Qog3FP6bTjhlDOfGTflg2
DXx4 work 20 avalon_utilities_pkg 0 22 i2bVbHl8IQ2ROFdJob3D?3
Z4 !s110 1699382110
!i10b 1
!s100 C;nYGhmj:`KQ0O`J^Y4`o2
I<RO7PG_JgTPlU4DTfllV82
Z5 VDg1SIo80bB@j0V0VzS_@n1
!s105 altera_avalon_mm_master_bfm_sv_unit
S1
R0
Z6 w1699382089
8/home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/submodules/altera_avalon_mm_master_bfm.sv
F/home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/submodules/altera_avalon_mm_master_bfm.sv
L0 78
Z7 OV;L;10.5b;63
r1
!s85 0
31
Z8 !s108 1699382110.000000
Z9 !s107 /home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/submodules/verbosity_pkg.sv|/home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/submodules/sdram_qsys_mm_interconnect_0_rsp_mux.sv|/home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/submodules/sdram_qsys_mm_interconnect_0_router_001.sv|/home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/submodules/sdram_qsys_mm_interconnect_0_router.sv|/home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/submodules/sdram_qsys_mm_interconnect_0_cmd_mux.sv|/home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/submodules/sdram_qsys_mm_interconnect_0_cmd_demux.sv|/home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/submodules/sdram_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv|/home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/submodules/sdram.sv|/home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/submodules/avalon_utilities_pkg.sv|/home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/submodules/avalon_mm_pkg.sv|/home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/submodules/altera_wrap_burst_converter.sv|/home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/submodules/altera_merlin_width_adapter.sv|/home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/submodules/altera_merlin_slave_translator.sv|/home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/submodules/altera_merlin_slave_agent.sv|/home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/submodules/altera_merlin_master_translator.sv|/home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/submodules/altera_merlin_master_agent.sv|/home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv|/home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv|/home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv|/home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv|/home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv|/home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/submodules/altera_merlin_arbitrator.sv|/home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/submodules/altera_merlin_address_alignment.sv|/home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/submodules/altera_incr_burst_converter.sv|/home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/submodules/altera_default_burst_converter.sv|/home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv|/home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/submodules/altera_avalon_mm_master_bfm.sv|
Z10 !s90 -##implicit##push_minusfile_path##|/home/user/Projects/TB_IP/sopc_builder/tutorial_master_bfm/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|-work|work|/home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/submodules/altera_avalon_mm_master_bfm.sv|/home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv|/home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/submodules/altera_default_burst_converter.sv|/home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/submodules/altera_incr_burst_converter.sv|/home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/submodules/altera_merlin_address_alignment.sv|/home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/submodules/altera_merlin_arbitrator.sv|/home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv|/home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv|/home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv|/home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv|/home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv|/home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/submodules/altera_merlin_master_agent.sv|/home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/submodules/altera_merlin_master_translator.sv|/home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/submodules/altera_merlin_slave_agent.sv|/home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/submodules/altera_merlin_slave_translator.sv|/home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/submodules/altera_merlin_width_adapter.sv|/home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/submodules/altera_wrap_burst_converter.sv|/home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/submodules/avalon_mm_pkg.sv|/home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/submodules/avalon_utilities_pkg.sv|/home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/submodules/sdram.sv|/home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/submodules/sdram_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv|/home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/submodules/sdram_qsys_mm_interconnect_0_cmd_demux.sv|/home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/submodules/sdram_qsys_mm_interconnect_0_cmd_mux.sv|/home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/submodules/sdram_qsys_mm_interconnect_0_router.sv|/home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/submodules/sdram_qsys_mm_interconnect_0_router_001.sv|/home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/submodules/sdram_qsys_mm_interconnect_0_rsp_mux.sv|/home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/submodules/verbosity_pkg.sv|
!i113 1
Z11 o-work work
Z12 tSvlog 1 CvgOpt 0
valtera_avalon_sc_fifo
R1
R4
!i10b 1
!s100 AmIg@HKgzRdiLX?Qo8hRz3
In6kGVXmQ[jl5Y<4UW0GHa3
R5
!s105 altera_avalon_sc_fifo_v_unit
S1
R0
R6
8/home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/submodules/altera_avalon_sc_fifo.v
F/home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/submodules/altera_avalon_sc_fifo.v
Z13 L0 21
R7
r1
!s85 0
31
R8
Z14 !s107 /home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/submodules/sdram_qsys_mm_interconnect_0_avalon_st_adapter.v|/home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/submodules/sdram_qsys_mm_interconnect_0.v|/home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/submodules/altera_reset_synchronizer.v|/home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/submodules/altera_reset_controller.v|/home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v|/home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/submodules/altera_avalon_sc_fifo.v|
Z15 !s90 -##implicit##push_minusfile_path##|/home/user/Projects/TB_IP/sopc_builder/tutorial_master_bfm/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|-work|work|/home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/submodules/altera_avalon_sc_fifo.v|/home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v|/home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/submodules/altera_reset_controller.v|/home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/submodules/altera_reset_synchronizer.v|/home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/submodules/sdram_qsys_mm_interconnect_0.v|/home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/submodules/sdram_qsys_mm_interconnect_0_avalon_st_adapter.v|
!i113 1
R11
R12
valtera_avalon_st_pipeline_base
R1
R4
!i10b 1
!s100 IZ246NSd;dW2a7WAUFMLa1
IQOlfX3I;>EBCi1z3K6aQh3
R5
!s105 altera_avalon_st_pipeline_base_v_unit
S1
R0
Z16 w1699012433
8/home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v
F/home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v
Z17 L0 22
R7
r1
!s85 0
31
R8
R14
R15
!i113 1
R11
R12
valtera_avalon_st_pipeline_stage
R1
R4
!i10b 1
!s100 0[eR^H<[LF9R7ZA?d`HaW2
Ih:TlnOGiA@MFdL8g_ESm[0
R5
!s105 altera_avalon_st_pipeline_stage_sv_unit
S1
R0
R16
8/home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
F/home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
R17
R7
r1
!s85 0
31
R8
R9
R10
!i113 1
R11
R12
valtera_default_burst_converter
R1
R4
!i10b 1
!s100 EmN7^KGFmnmba?3NNCWgU0
IdZ<Z2;T;J84U3goFWi`432
R5
!s105 altera_default_burst_converter_sv_unit
S1
R0
R16
8/home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/submodules/altera_default_burst_converter.sv
F/home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/submodules/altera_default_burst_converter.sv
L0 30
R7
r1
!s85 0
31
R8
R9
R10
!i113 1
R11
R12
valtera_incr_burst_converter
R1
R4
!i10b 1
!s100 9gP0R0To835oQO4JK^zb<3
IkkGfmW@lW``nzf[IGJz052
R5
!s105 altera_incr_burst_converter_sv_unit
S1
R0
R16
8/home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/submodules/altera_incr_burst_converter.sv
F/home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/submodules/altera_incr_burst_converter.sv
Z18 L0 28
R7
r1
!s85 0
31
R8
R9
R10
!i113 1
R11
R12
valtera_merlin_address_alignment
R1
R4
!i10b 1
!s100 ;A9^i^d]cR@BAQXEG>h_<3
I_:i6RcWdO_<@FlL_z8UdQ1
R5
!s105 altera_merlin_address_alignment_sv_unit
S1
R0
R16
8/home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/submodules/altera_merlin_address_alignment.sv
F/home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/submodules/altera_merlin_address_alignment.sv
L0 26
R7
r1
!s85 0
31
R8
R9
R10
!i113 1
R11
R12
valtera_merlin_arb_adder
R1
R4
!i10b 1
!s100 1Jn[a;@5nZmTN?DFKQNzj2
IYPdzB<K861;j>`dDeU=^O2
R5
Z19 !s105 altera_merlin_arbitrator_sv_unit
S1
R0
R6
Z20 8/home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Z21 F/home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
L0 228
R7
r1
!s85 0
31
R8
R9
R10
!i113 1
R11
R12
valtera_merlin_arbitrator
R1
R4
!i10b 1
!s100 NQTehjm2fNQROUMUzShGa1
IMMM=4_Y:FiL;<DLRk_FlS0
R5
R19
S1
R0
R6
R20
R21
L0 103
R7
r1
!s85 0
31
R8
R9
R10
!i113 1
R11
R12
valtera_merlin_burst_adapter
R1
R4
!i10b 1
!s100 OCc70X^k:B?GW6i71n`L_3
IcHVA?V8a?EeAS?FH@[JOB3
R5
!s105 altera_merlin_burst_adapter_sv_unit
S1
R0
R16
8/home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv
F/home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv
R13
R7
r1
!s85 0
31
R8
R9
R10
!i113 1
R11
R12
valtera_merlin_burst_adapter_13_1
R1
R4
!i10b 1
!s100 iQDJAL[b9z>XeokOb35D]1
IOO`boJ]R3lYLEJ9M197Z91
R5
Z22 !s105 altera_merlin_burst_adapter_13_1_sv_unit
S1
R0
R16
Z23 8/home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
Z24 F/home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
L0 264
R7
r1
!s85 0
31
R8
R9
R10
!i113 1
R11
R12
valtera_merlin_burst_adapter_adder
R1
R4
!i10b 1
!s100 cJB8e]Mn>T^mE[9iEE1jk1
IE^c=C^Woj4=iFbDEEf54d1
R5
R22
S1
R0
R16
R23
R24
L0 55
R7
r1
!s85 0
31
R8
R9
R10
!i113 1
R11
R12
valtera_merlin_burst_adapter_burstwrap_increment
R1
R4
!i10b 1
!s100 ILP^RoOQ^]Ef]XAJeF<SX0
I?DUecIAzLJP^dWnTMa7B>1
R5
R22
S1
R0
R16
R23
R24
Z25 L0 40
R7
r1
!s85 0
31
R8
R9
R10
!i113 1
R11
R12
valtera_merlin_burst_adapter_min
R1
R4
!i10b 1
!s100 5OK?oF?>S0i7IYQi<IKhS1
IccJ>n<GikOP3_E6MaSWOS3
R5
R22
S1
R0
R16
R23
R24
L0 98
R7
r1
!s85 0
31
R8
R9
R10
!i113 1
R11
R12
valtera_merlin_burst_adapter_new
R1
R4
!i10b 1
!s100 eY?@Ti=8ZUfaj_BZGBf:M0
IOdKWH`<lS^_`86Cl@LA?M3
R5
!s105 altera_merlin_burst_adapter_new_sv_unit
S1
R0
R16
8/home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv
F/home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv
Z26 L0 25
R7
r1
!s85 0
31
R8
R9
R10
!i113 1
R11
R12
valtera_merlin_burst_adapter_subtractor
R1
R4
!i10b 1
!s100 3nMfY`gC_:azzfSULAX8f2
I;Z0h7oFk@m<fgfRb<nCeZ3
R5
R22
S1
R0
R16
R23
R24
L0 77
R7
r1
!s85 0
31
R8
R9
R10
!i113 1
R11
R12
valtera_merlin_burst_adapter_uncompressed_only
R1
R4
!i10b 1
!s100 STH]BdUM[JDMJZNJGXCd>0
IXm<@cUna=ilHZmhi8f`B;0
R5
!s105 altera_merlin_burst_adapter_uncmpr_sv_unit
S1
R0
R16
8/home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
F/home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
L0 39
R7
r1
!s85 0
31
R8
R9
R10
!i113 1
R11
R12
valtera_merlin_burst_uncompressor
R1
R4
!i10b 1
!s100 f1?Rb<=9U?R9LJoHl;7>T3
IWekcTk03F>i3aV7be^UVK0
R5
!s105 altera_merlin_burst_uncompressor_sv_unit
S1
R0
R6
8/home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv
F/home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv
R25
R7
r1
!s85 0
31
R8
R9
R10
!i113 1
R11
R12
valtera_merlin_master_agent
R1
R4
!i10b 1
!s100 _CJm:YX=>U2LQKH;8=@cb0
I[7if3z>oYXS:FiFYUgB^22
R5
!s105 altera_merlin_master_agent_sv_unit
S1
R0
R6
8/home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/submodules/altera_merlin_master_agent.sv
F/home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/submodules/altera_merlin_master_agent.sv
R18
R7
r1
!s85 0
31
R8
R9
R10
!i113 1
R11
R12
valtera_merlin_master_translator
R1
R4
!i10b 1
!s100 NdRk@]3fC2C@V7Rm;dQM31
I_XE3MzDLV`;Cl:gnMZe0z2
R5
!s105 altera_merlin_master_translator_sv_unit
S1
R0
R6
8/home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/submodules/altera_merlin_master_translator.sv
F/home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/submodules/altera_merlin_master_translator.sv
L0 32
R7
r1
!s85 0
31
R8
R9
R10
!i113 1
R11
R12
valtera_merlin_slave_agent
R1
R4
!i10b 1
!s100 ePZN1d?B062J`OBb?blff3
IdMaS55KUlbY23`NkX_GS22
R5
!s105 altera_merlin_slave_agent_sv_unit
S1
R0
R6
8/home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/submodules/altera_merlin_slave_agent.sv
F/home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/submodules/altera_merlin_slave_agent.sv
L0 34
R7
r1
!s85 0
31
R8
R9
R10
!i113 1
R11
R12
valtera_merlin_slave_translator
R1
R4
!i10b 1
!s100 k`9[YAn_dLTkg;GE`mOb61
IPRB0m_z7=:m4NQ^=0O7_^2
R5
!s105 altera_merlin_slave_translator_sv_unit
S1
R0
R6
8/home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/submodules/altera_merlin_slave_translator.sv
F/home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/submodules/altera_merlin_slave_translator.sv
L0 35
R7
r1
!s85 0
31
R8
R9
R10
!i113 1
R11
R12
valtera_merlin_width_adapter
R1
R4
!i10b 1
!s100 QzdA5DP6CReOTH<9QzODa3
I5Zoi`6EkFFGE8Wb1;K29?3
R5
!s105 altera_merlin_width_adapter_sv_unit
S1
R0
R16
8/home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/submodules/altera_merlin_width_adapter.sv
F/home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/submodules/altera_merlin_width_adapter.sv
R26
R7
r1
!s85 0
31
R8
R9
R10
!i113 1
R11
R12
valtera_reset_controller
R1
R4
!i10b 1
!s100 BY0`7TD<QPSCOO[`H0GM11
IXm?6N9^6YocLX@nM1H@]00
R5
!s105 altera_reset_controller_v_unit
S1
R0
R6
8/home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/submodules/altera_reset_controller.v
F/home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/submodules/altera_reset_controller.v
Z27 L0 42
R7
r1
!s85 0
31
R8
R14
R15
!i113 1
R11
R12
valtera_reset_synchronizer
R1
R4
!i10b 1
!s100 jGF0G[N3WmCeE44bVz8Kc3
I4?3mH>QzEXYo_D=4A5:]o1
R5
!s105 altera_reset_synchronizer_v_unit
S1
R0
R6
8/home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/submodules/altera_reset_synchronizer.v
F/home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/submodules/altera_reset_synchronizer.v
L0 24
R7
r1
!s85 0
31
R8
R14
R15
!i113 1
R11
R12
valtera_wrap_burst_converter
R1
R4
!i10b 1
!s100 NPBYN=]<L:km?aGk_2fQE3
If3P>Uil9_E0hS[57FmGjC3
R5
!s105 altera_wrap_burst_converter_sv_unit
S1
R0
R16
8/home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/submodules/altera_wrap_burst_converter.sv
F/home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/submodules/altera_wrap_burst_converter.sv
L0 27
R7
r1
!s85 0
31
R8
R9
R10
!i113 1
R11
R12
Xavalon_mm_pkg
R1
R2
R4
!i10b 1
!s100 b7iU1h5jjgJgXBW]O0>eP3
I`Qog3FP6bTjhlDOfGTflg2
V`Qog3FP6bTjhlDOfGTflg2
S1
R0
R6
8/home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/submodules/avalon_mm_pkg.sv
F/home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/submodules/avalon_mm_pkg.sv
R25
R7
r1
!s85 0
31
R8
R9
R10
!i113 1
R11
R12
Xavalon_utilities_pkg
R1
R4
!i10b 1
!s100 7Z6I@>cG<^^zXcl1Q`88O0
Ii2bVbHl8IQ2ROFdJob3D?3
Vi2bVbHl8IQ2ROFdJob3D?3
S1
R0
R6
8/home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/submodules/avalon_utilities_pkg.sv
F/home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/submodules/avalon_utilities_pkg.sv
R25
R7
r1
!s85 0
31
R8
R9
R10
!i113 1
R11
R12
vmaster_bfm_tb
R1
R2
R3
R4
!i10b 1
!s100 S6LgPI<2n>JIf301g5Z_F1
I`F^WC0CgzCO;U>Y[3PN<P3
R5
!s105 master_bfm_tb_sv_unit
S1
R0
w1699382023
8./master_bfm_tb.sv
F./master_bfm_tb.sv
L0 7
R7
r1
!s85 0
31
R8
!s107 ./master_bfm_tb.sv|
!s90 -##implicit##push_minusfile_path##|/home/user/Projects/TB_IP/sopc_builder/tutorial_master_bfm/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|-work|work|./master_bfm_tb.sv|
!i113 1
R11
R12
vmt48lc4m16a2
R1
R4
!i10b 1
!s100 ^?5EaXB2TWLnJg78@QzZ[0
Ib<IDYnd_UZz2oKl1MSKaZ2
R5
!s105 mt48lc4m16a2_v_unit
S1
R0
w1689065506
8./mt48lc4m16a2.v
F./mt48lc4m16a2.v
R27
R7
r1
!s85 0
31
R8
!s107 ./mt48lc4m16a2.v|
!s90 -##implicit##push_minusfile_path##|/home/user/Projects/TB_IP/sopc_builder/tutorial_master_bfm/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|-work|work|./mt48lc4m16a2.v|
!i113 1
R11
R12
vsdram
R1
R4
!i10b 1
!s100 j_f6dDeV^2>73gWPKHPAS0
IGTU0^QKBA<AYnD558<nl?3
R5
!s105 sdram_sv_unit
S1
R0
R6
8/home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/submodules/sdram.sv
F/home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/submodules/sdram.sv
L0 4
R7
r1
!s85 0
31
R8
R9
R10
!i113 1
R11
R12
vsdram_qsys
R1
R4
!i10b 1
!s100 WVY^8]=;>IhTAfl;z1Zjz3
IWHz8BA4Z]^2b5aRlbaZ`F3
R5
!s105 sdram_qsys_v_unit
S1
R0
R6
8/home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/sdram_qsys.v
F/home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/sdram_qsys.v
L0 6
R7
r1
!s85 0
31
R8
!s107 /home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/sdram_qsys.v|
!s90 -##implicit##push_minusfile_path##|/home/user/Projects/TB_IP/sopc_builder/tutorial_master_bfm/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|-work|work|/home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/sdram_qsys.v|
!i113 1
R11
R12
vsdram_qsys_mm_interconnect_0
R1
R4
!i10b 1
!s100 7`hN3Gec_hN673o_`?8kM0
IC`EEce<]AWoMT=MCULJ7<2
R5
!s105 sdram_qsys_mm_interconnect_0_v_unit
S1
R0
R6
8/home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/submodules/sdram_qsys_mm_interconnect_0.v
F/home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/submodules/sdram_qsys_mm_interconnect_0.v
L0 9
R7
r1
!s85 0
31
R8
R14
R15
!i113 1
R11
R12
vsdram_qsys_mm_interconnect_0_avalon_st_adapter
R1
R4
!i10b 1
!s100 1l52fd6=]7oMPU:21Y2N30
IB[BJePb2bQ@h]e51T2n2]0
R5
!s105 sdram_qsys_mm_interconnect_0_avalon_st_adapter_v_unit
S1
R0
R6
8/home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/submodules/sdram_qsys_mm_interconnect_0_avalon_st_adapter.v
F/home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/submodules/sdram_qsys_mm_interconnect_0_avalon_st_adapter.v
L0 9
R7
r1
!s85 0
31
R8
R14
R15
!i113 1
R11
R12
vsdram_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
R1
R4
!i10b 1
!s100 TFGZSlR^=aUeFgbnBLAmP0
I_>AVhHWUofmPiWe6;@BJE1
R5
!s105 sdram_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0_sv_unit
S1
R0
R6
8/home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/submodules/sdram_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
F/home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/submodules/sdram_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
L0 66
R7
r1
!s85 0
31
R8
R9
R10
!i113 1
R11
R12
vsdram_qsys_mm_interconnect_0_cmd_demux
R1
R4
!i10b 1
!s100 ji0`RDVTbjDOOj?eo@30A0
I`CPU66e0=3Sk_T9CO6]e_3
R5
!s105 sdram_qsys_mm_interconnect_0_cmd_demux_sv_unit
S1
R0
R6
8/home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/submodules/sdram_qsys_mm_interconnect_0_cmd_demux.sv
F/home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/submodules/sdram_qsys_mm_interconnect_0_cmd_demux.sv
L0 43
R7
r1
!s85 0
31
R8
R9
R10
!i113 1
R11
R12
vsdram_qsys_mm_interconnect_0_cmd_mux
R1
R4
!i10b 1
!s100 1;L`7eIY0J<PDLNIe_l4l1
IaW_FVHB4dfVfe6=3h2cNE2
R5
!s105 sdram_qsys_mm_interconnect_0_cmd_mux_sv_unit
S1
R0
R6
8/home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/submodules/sdram_qsys_mm_interconnect_0_cmd_mux.sv
F/home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/submodules/sdram_qsys_mm_interconnect_0_cmd_mux.sv
Z28 L0 51
R7
r1
!s85 0
31
R8
R9
R10
!i113 1
R11
R12
vsdram_qsys_mm_interconnect_0_router
R1
R4
!i10b 1
!s100 LQHJe;mWbHnN[?J_m_E@S2
I09>Md9[RF`31j1]X?FD[C3
R5
Z29 !s105 sdram_qsys_mm_interconnect_0_router_sv_unit
S1
R0
R6
Z30 8/home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/submodules/sdram_qsys_mm_interconnect_0_router.sv
Z31 F/home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/submodules/sdram_qsys_mm_interconnect_0_router.sv
Z32 L0 84
R7
r1
!s85 0
31
R8
R9
R10
!i113 1
R11
R12
vsdram_qsys_mm_interconnect_0_router_001
R1
R4
!i10b 1
!s100 6E=8bO]NPe>O<TI^d7AD`2
I?iQoVm::gW6WLSC8KU_]R0
R5
Z33 !s105 sdram_qsys_mm_interconnect_0_router_001_sv_unit
S1
R0
R6
Z34 8/home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/submodules/sdram_qsys_mm_interconnect_0_router_001.sv
Z35 F/home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/submodules/sdram_qsys_mm_interconnect_0_router_001.sv
R32
R7
r1
!s85 0
31
R8
R9
R10
!i113 1
R11
R12
vsdram_qsys_mm_interconnect_0_router_001_default_decode
R1
R4
!i10b 1
!s100 jH5kkn>=29L7[3@CFU@OP0
IV:KaC:=oJeIKU5C=dYR;<0
R5
R33
S1
R0
R6
R34
R35
Z36 L0 45
R7
r1
!s85 0
31
R8
R9
R10
!i113 1
R11
R12
vsdram_qsys_mm_interconnect_0_router_default_decode
R1
R4
!i10b 1
!s100 NA=5IYOZX?W:2?88nYC`53
IGBinWX_Q_B[Sgo^PcL[1^0
R5
R29
S1
R0
R6
R30
R31
R36
R7
r1
!s85 0
31
R8
R9
R10
!i113 1
R11
R12
vsdram_qsys_mm_interconnect_0_rsp_mux
R1
R4
!i10b 1
!s100 FCD2?H:zaNQ]PBL?YJBmO2
IK_3fEoFK@X[Ug0o`N7Ddc0
R5
!s105 sdram_qsys_mm_interconnect_0_rsp_mux_sv_unit
S1
R0
R6
8/home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/submodules/sdram_qsys_mm_interconnect_0_rsp_mux.sv
F/home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/submodules/sdram_qsys_mm_interconnect_0_rsp_mux.sv
R28
R7
r1
!s85 0
31
R8
R9
R10
!i113 1
R11
R12
Xverbosity_pkg
R1
R4
!i10b 1
!s100 1LKXk98oFzia^4f:_THR]1
IAR]=bcJ][li7K@[C7f7TQ0
VAR]=bcJ][li7K@[C7f7TQ0
S1
R0
R6
8/home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/submodules/verbosity_pkg.sv
F/home/user/Projects/max10/sdram/avalon/testbench_ip/sdram_qsys/synthesis/submodules/verbosity_pkg.sv
L0 61
R7
r1
!s85 0
31
R8
R9
R10
!i113 1
R11
R12
