// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module rocev2_top_handle_read_requests_0_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        rx_readRequestFifo_dout,
        rx_readRequestFifo_num_data_valid,
        rx_readRequestFifo_fifo_cap,
        rx_readRequestFifo_empty_n,
        rx_readRequestFifo_read,
        rx_remoteMemCmd_din,
        rx_remoteMemCmd_num_data_valid,
        rx_remoteMemCmd_fifo_cap,
        rx_remoteMemCmd_full_n,
        rx_remoteMemCmd_write,
        rx_readEvenFifo_din,
        rx_readEvenFifo_num_data_valid,
        rx_readEvenFifo_fifo_cap,
        rx_readEvenFifo_full_n,
        rx_readEvenFifo_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [144:0] rx_readRequestFifo_dout;
input  [3:0] rx_readRequestFifo_num_data_valid;
input  [3:0] rx_readRequestFifo_fifo_cap;
input   rx_readRequestFifo_empty_n;
output   rx_readRequestFifo_read;
output  [122:0] rx_remoteMemCmd_din;
input  [9:0] rx_remoteMemCmd_num_data_valid;
input  [9:0] rx_remoteMemCmd_fifo_cap;
input   rx_remoteMemCmd_full_n;
output   rx_remoteMemCmd_write;
output  [150:0] rx_readEvenFifo_din;
input  [9:0] rx_readEvenFifo_num_data_valid;
input  [9:0] rx_readEvenFifo_fifo_cap;
input   rx_readEvenFifo_full_n;
output   rx_readEvenFifo_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg rx_readRequestFifo_read;
reg[122:0] rx_remoteMemCmd_din;
reg rx_remoteMemCmd_write;
reg[150:0] rx_readEvenFifo_din;
reg rx_readEvenFifo_write;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire   [0:0] hrr_fsmState_load_load_fu_186_p1;
wire   [0:0] tmp_i_nbreadreq_fu_158_p3;
reg    ap_predicate_op8_read_state1;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg   [0:0] hrr_fsmState_load_reg_892;
reg   [0:0] tmp_i_reg_896;
reg   [0:0] icmp_ln1035_1_reg_924;
reg    ap_predicate_op56_write_state2;
reg    ap_predicate_op64_write_state2;
reg    ap_predicate_op73_write_state2;
reg    ap_predicate_op81_write_state2;
reg   [0:0] icmp_ln1035_reg_944;
reg    ap_predicate_op96_write_state2;
reg    ap_predicate_op104_write_state2;
reg    ap_predicate_op113_write_state2;
reg    ap_predicate_op121_write_state2;
reg    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_subdone;
reg   [0:0] hrr_fsmState;
reg   [31:0] readLength_V;
reg   [23:0] dmaPsn_V;
reg   [23:0] request_qpn_V;
reg   [0:0] request_host_V;
reg   [63:0] readAddr_V;
reg    rx_readRequestFifo_blk_n;
wire    ap_block_pp0_stage0;
reg    rx_remoteMemCmd_blk_n;
reg    rx_readEvenFifo_blk_n;
reg    ap_block_pp0_stage0_11001;
wire   [23:0] trunc_ln978_fu_194_p1;
reg   [23:0] trunc_ln978_reg_900;
reg   [23:0] trunc_ln978_4_reg_906;
reg   [0:0] tmp_171_reg_913;
wire   [63:0] trunc_ln978_6_fu_216_p4;
reg   [63:0] trunc_ln978_6_reg_919;
wire   [0:0] icmp_ln1035_1_fu_248_p2;
wire   [15:0] trunc_ln981_fu_254_p1;
reg   [15:0] trunc_ln981_reg_928;
reg   [76:0] tmp_82_reg_934;
reg   [12:0] tmp_85_reg_939;
wire   [0:0] icmp_ln1035_fu_308_p2;
wire   [12:0] trunc_ln1009_fu_314_p1;
reg   [12:0] trunc_ln1009_reg_948;
wire   [31:0] add_ln186_fu_278_p2;
wire   [31:0] add_ln841_fu_324_p2;
wire   [23:0] add_ln186_17_fu_585_p2;
wire   [23:0] add_ln840_10_fu_880_p2;
wire   [63:0] add_ln840_fu_868_p2;
wire   [63:0] add_ln186_16_fu_290_p2;
wire   [122:0] zext_ln990_fu_397_p1;
reg    ap_block_pp0_stage0_01001;
wire   [122:0] zext_ln981_fu_521_p1;
wire   [122:0] zext_ln1009_fu_673_p1;
wire   [122:0] zext_ln1000_fu_802_p1;
wire   [150:0] zext_ln991_fu_459_p1;
wire   [150:0] zext_ln982_fu_580_p1;
wire   [150:0] zext_ln1010_fu_737_p1;
wire   [150:0] zext_ln1001_fu_863_p1;
wire   [31:0] tmp_303_i_fu_226_p4;
wire   [160:0] or_ln990_2_fu_340_p7;
wire   [160:0] or_ln990_fu_353_p2;
wire   [96:0] tmp_84_fu_369_p4;
wire   [15:0] tmp_83_fu_359_p4;
wire   [118:0] or_ln990_8_fu_379_p5;
wire   [118:0] or_ln990_1_fu_391_p2;
wire   [183:0] or_ln991_1_fu_402_p7;
wire   [183:0] or_ln991_fu_415_p2;
wire   [119:0] tmp_87_fu_431_p4;
wire   [23:0] tmp_86_fu_421_p4;
wire   [149:0] or_ln991_7_fu_441_p5;
wire   [149:0] or_ln991_2_fu_453_p2;
wire   [160:0] or_ln981_1_fu_464_p7;
wire   [160:0] or_ln981_fu_477_p2;
wire   [96:0] tmp_79_fu_493_p4;
wire   [15:0] tmp_78_fu_483_p4;
wire   [118:0] or_ln981_7_fu_503_p5;
wire   [118:0] or_ln981_2_fu_515_p2;
wire   [183:0] or_ln2_fu_526_p5;
wire   [183:0] or_ln982_fu_536_p2;
wire   [119:0] tmp_81_fu_552_p4;
wire   [23:0] tmp_80_fu_542_p4;
wire   [149:0] or_ln982_6_fu_562_p5;
wire   [149:0] or_ln982_1_fu_574_p2;
wire   [15:0] trunc_ln1000_fu_608_p1;
wire   [160:0] or_ln1009_2_fu_612_p8;
wire   [160:0] or_ln1009_fu_629_p2;
wire   [96:0] tmp_75_fu_645_p4;
wire   [15:0] tmp_74_fu_635_p4;
wire   [118:0] or_ln1009_8_fu_655_p5;
wire   [118:0] or_ln1009_1_fu_667_p2;
wire   [183:0] or_ln1010_1_fu_678_p7;
wire   [183:0] or_ln1010_fu_693_p2;
wire   [119:0] tmp_77_fu_709_p4;
wire   [23:0] tmp_76_fu_699_p4;
wire   [149:0] or_ln1010_7_fu_719_p5;
wire   [149:0] or_ln1010_2_fu_731_p2;
wire   [160:0] or_ln1000_1_fu_742_p7;
wire   [160:0] or_ln1000_fu_758_p2;
wire   [96:0] tmp_fu_774_p4;
wire   [15:0] tmp_72_fu_764_p4;
wire   [118:0] or_ln1000_7_fu_784_p5;
wire   [118:0] or_ln1000_2_fu_796_p2;
wire   [183:0] or_ln_fu_807_p5;
wire   [183:0] or_ln1001_fu_819_p2;
wire   [119:0] tmp_s_fu_835_p4;
wire   [23:0] tmp_73_fu_825_p4;
wire   [149:0] or_ln1001_6_fu_845_p5;
wire   [149:0] or_ln1001_1_fu_857_p2;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to0;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_83;
reg    ap_condition_207;
reg    ap_condition_194;
reg    ap_condition_192;
reg    ap_condition_702;
reg    ap_condition_706;
reg    ap_condition_229;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_done_reg = 1'b0;
#0 hrr_fsmState = 1'd0;
#0 readLength_V = 32'd0;
#0 dmaPsn_V = 24'd0;
#0 request_qpn_V = 24'd0;
#0 request_host_V = 1'd0;
#0 readAddr_V = 64'd0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_207)) begin
        if (((icmp_ln1035_reg_944 == 1'd1) & (hrr_fsmState_load_reg_892 == 1'd1))) begin
            dmaPsn_V <= add_ln840_10_fu_880_p2;
        end else if ((1'b1 == ap_condition_83)) begin
            dmaPsn_V <= add_ln186_17_fu_585_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_192)) begin
        if (((hrr_fsmState_load_load_fu_186_p1 == 1'd1) & (icmp_ln1035_fu_308_p2 == 1'd0))) begin
            hrr_fsmState <= 1'd0;
        end else if ((1'b1 == ap_condition_194)) begin
            hrr_fsmState <= 1'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_706)) begin
            readAddr_V <= add_ln186_16_fu_290_p2;
        end else if ((1'b1 == ap_condition_702)) begin
            readAddr_V <= add_ln840_fu_868_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_192)) begin
        if (((hrr_fsmState_load_load_fu_186_p1 == 1'd1) & (icmp_ln1035_fu_308_p2 == 1'd1))) begin
            readLength_V <= add_ln841_fu_324_p2;
        end else if ((1'b1 == ap_condition_194)) begin
            readLength_V <= add_ln186_fu_278_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        hrr_fsmState_load_reg_892 <= hrr_fsmState;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_nbreadreq_fu_158_p3 == 1'd1) & (hrr_fsmState == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln1035_1_reg_924 <= icmp_ln1035_1_fu_248_p2;
        tmp_171_reg_913 <= rx_readRequestFifo_dout[32'd144];
        trunc_ln978_4_reg_906 <= {{rx_readRequestFifo_dout[143:120]}};
        trunc_ln978_6_reg_919 <= {{rx_readRequestFifo_dout[87:24]}};
        trunc_ln978_reg_900 <= trunc_ln978_fu_194_p1;
        trunc_ln981_reg_928 <= trunc_ln981_fu_254_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((hrr_fsmState_load_load_fu_186_p1 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln1035_reg_944 <= icmp_ln1035_fu_308_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_nbreadreq_fu_158_p3 == 1'd1) & (hrr_fsmState == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        request_host_V <= rx_readRequestFifo_dout[32'd144];
        request_qpn_V <= trunc_ln978_fu_194_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_nbreadreq_fu_158_p3 == 1'd1) & (hrr_fsmState == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1035_1_fu_248_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_82_reg_934 <= {{rx_readRequestFifo_dout[100:24]}};
        tmp_85_reg_939 <= {{rx_readRequestFifo_dout[100:88]}};
    end
end

always @ (posedge ap_clk) begin
    if (((hrr_fsmState == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_i_reg_896 <= tmp_i_nbreadreq_fu_158_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((hrr_fsmState_load_load_fu_186_p1 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1035_fu_308_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        trunc_ln1009_reg_948 <= trunc_ln1009_fu_314_p1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_predicate_op81_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_predicate_op64_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op121_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op104_write_state2 == 1'b1)))) begin
        rx_readEvenFifo_blk_n = rx_readEvenFifo_full_n;
    end else begin
        rx_readEvenFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_229)) begin
        if ((ap_predicate_op121_write_state2 == 1'b1)) begin
            rx_readEvenFifo_din = zext_ln1001_fu_863_p1;
        end else if ((ap_predicate_op104_write_state2 == 1'b1)) begin
            rx_readEvenFifo_din = zext_ln1010_fu_737_p1;
        end else if ((ap_predicate_op81_write_state2 == 1'b1)) begin
            rx_readEvenFifo_din = zext_ln982_fu_580_p1;
        end else if ((ap_predicate_op64_write_state2 == 1'b1)) begin
            rx_readEvenFifo_din = zext_ln991_fu_459_p1;
        end else begin
            rx_readEvenFifo_din = 'bx;
        end
    end else begin
        rx_readEvenFifo_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_predicate_op81_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op64_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op121_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op104_write_state2 == 1'b1)))) begin
        rx_readEvenFifo_write = 1'b1;
    end else begin
        rx_readEvenFifo_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_done_reg == 1'b0) & (ap_predicate_op8_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        rx_readRequestFifo_blk_n = rx_readRequestFifo_empty_n;
    end else begin
        rx_readRequestFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op8_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rx_readRequestFifo_read = 1'b1;
    end else begin
        rx_readRequestFifo_read = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_predicate_op96_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_predicate_op73_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_predicate_op56_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op113_write_state2 == 1'b1)))) begin
        rx_remoteMemCmd_blk_n = rx_remoteMemCmd_full_n;
    end else begin
        rx_remoteMemCmd_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_229)) begin
        if ((ap_predicate_op113_write_state2 == 1'b1)) begin
            rx_remoteMemCmd_din = zext_ln1000_fu_802_p1;
        end else if ((ap_predicate_op96_write_state2 == 1'b1)) begin
            rx_remoteMemCmd_din = zext_ln1009_fu_673_p1;
        end else if ((ap_predicate_op73_write_state2 == 1'b1)) begin
            rx_remoteMemCmd_din = zext_ln981_fu_521_p1;
        end else if ((ap_predicate_op56_write_state2 == 1'b1)) begin
            rx_remoteMemCmd_din = zext_ln990_fu_397_p1;
        end else begin
            rx_remoteMemCmd_din = 'bx;
        end
    end else begin
        rx_remoteMemCmd_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_predicate_op96_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op73_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op56_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op113_write_state2 == 1'b1)))) begin
        rx_remoteMemCmd_write = 1'b1;
    end else begin
        rx_remoteMemCmd_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln186_16_fu_290_p2 = (trunc_ln978_6_fu_216_p4 + 64'd4096);

assign add_ln186_17_fu_585_p2 = (trunc_ln978_4_reg_906 + 24'd1);

assign add_ln186_fu_278_p2 = ($signed(tmp_303_i_fu_226_p4) + $signed(32'd4294963200));

assign add_ln840_10_fu_880_p2 = (dmaPsn_V + 24'd1);

assign add_ln840_fu_868_p2 = (readAddr_V + 64'd4096);

assign add_ln841_fu_324_p2 = ($signed(readLength_V) + $signed(32'd4294963200));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((ap_predicate_op8_read_state1 == 1'b1) & (rx_readRequestFifo_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((ap_predicate_op96_write_state2 == 1'b1) & (rx_remoteMemCmd_full_n == 1'b0)) | ((ap_predicate_op81_write_state2 == 1'b1) & (rx_readEvenFifo_full_n == 1'b0)) | ((ap_predicate_op73_write_state2 == 1'b1) & (rx_remoteMemCmd_full_n == 1'b0)) | ((ap_predicate_op64_write_state2 == 1'b1) & (rx_readEvenFifo_full_n == 1'b0)) | ((rx_readEvenFifo_full_n == 1'b0) & (ap_predicate_op121_write_state2 == 1'b1)) | ((rx_readEvenFifo_full_n == 1'b0) & (ap_predicate_op104_write_state2 == 1'b1)) | ((ap_predicate_op56_write_state2 == 1'b1) & (rx_remoteMemCmd_full_n == 1'b0)) | ((rx_remoteMemCmd_full_n == 1'b0) & (ap_predicate_op113_write_state2 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((ap_predicate_op8_read_state1 == 1'b1) & (rx_readRequestFifo_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((ap_predicate_op96_write_state2 == 1'b1) & (rx_remoteMemCmd_full_n == 1'b0)) | ((ap_predicate_op81_write_state2 == 1'b1) & (rx_readEvenFifo_full_n == 1'b0)) | ((ap_predicate_op73_write_state2 == 1'b1) & (rx_remoteMemCmd_full_n == 1'b0)) | ((ap_predicate_op64_write_state2 == 1'b1) & (rx_readEvenFifo_full_n == 1'b0)) | ((rx_readEvenFifo_full_n == 1'b0) & (ap_predicate_op121_write_state2 == 1'b1)) | ((rx_readEvenFifo_full_n == 1'b0) & (ap_predicate_op104_write_state2 == 1'b1)) | ((ap_predicate_op56_write_state2 == 1'b1) & (rx_remoteMemCmd_full_n == 1'b0)) | ((rx_remoteMemCmd_full_n == 1'b0) & (ap_predicate_op113_write_state2 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((ap_predicate_op8_read_state1 == 1'b1) & (rx_readRequestFifo_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((ap_predicate_op96_write_state2 == 1'b1) & (rx_remoteMemCmd_full_n == 1'b0)) | ((ap_predicate_op81_write_state2 == 1'b1) & (rx_readEvenFifo_full_n == 1'b0)) | ((ap_predicate_op73_write_state2 == 1'b1) & (rx_remoteMemCmd_full_n == 1'b0)) | ((ap_predicate_op64_write_state2 == 1'b1) & (rx_readEvenFifo_full_n == 1'b0)) | ((rx_readEvenFifo_full_n == 1'b0) & (ap_predicate_op121_write_state2 == 1'b1)) | ((rx_readEvenFifo_full_n == 1'b0) & (ap_predicate_op104_write_state2 == 1'b1)) | ((ap_predicate_op56_write_state2 == 1'b1) & (rx_remoteMemCmd_full_n == 1'b0)) | ((rx_remoteMemCmd_full_n == 1'b0) & (ap_predicate_op113_write_state2 == 1'b1)))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_done_reg == 1'b1) | ((ap_predicate_op8_read_state1 == 1'b1) & (rx_readRequestFifo_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = (((ap_predicate_op96_write_state2 == 1'b1) & (rx_remoteMemCmd_full_n == 1'b0)) | ((ap_predicate_op81_write_state2 == 1'b1) & (rx_readEvenFifo_full_n == 1'b0)) | ((ap_predicate_op73_write_state2 == 1'b1) & (rx_remoteMemCmd_full_n == 1'b0)) | ((ap_predicate_op64_write_state2 == 1'b1) & (rx_readEvenFifo_full_n == 1'b0)) | ((rx_readEvenFifo_full_n == 1'b0) & (ap_predicate_op121_write_state2 == 1'b1)) | ((rx_readEvenFifo_full_n == 1'b0) & (ap_predicate_op104_write_state2 == 1'b1)) | ((ap_predicate_op56_write_state2 == 1'b1) & (rx_remoteMemCmd_full_n == 1'b0)) | ((rx_remoteMemCmd_full_n == 1'b0) & (ap_predicate_op113_write_state2 == 1'b1)));
end

always @ (*) begin
    ap_condition_192 = ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_194 = ((tmp_i_nbreadreq_fu_158_p3 == 1'd1) & (hrr_fsmState == 1'd0) & (icmp_ln1035_1_fu_248_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_207 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_229 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001));
end

always @ (*) begin
    ap_condition_702 = ((icmp_ln1035_reg_944 == 1'd1) & (hrr_fsmState_load_reg_892 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_706 = ((tmp_i_nbreadreq_fu_158_p3 == 1'd1) & (hrr_fsmState == 1'd0) & (ap_start == 1'b1) & (icmp_ln1035_1_fu_248_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_83 = ((icmp_ln1035_1_reg_924 == 1'd1) & (tmp_i_reg_896 == 1'd1) & (hrr_fsmState_load_reg_892 == 1'd0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

always @ (*) begin
    ap_predicate_op104_write_state2 = ((icmp_ln1035_reg_944 == 1'd0) & (hrr_fsmState_load_reg_892 == 1'd1));
end

always @ (*) begin
    ap_predicate_op113_write_state2 = ((icmp_ln1035_reg_944 == 1'd1) & (hrr_fsmState_load_reg_892 == 1'd1));
end

always @ (*) begin
    ap_predicate_op121_write_state2 = ((icmp_ln1035_reg_944 == 1'd1) & (hrr_fsmState_load_reg_892 == 1'd1));
end

always @ (*) begin
    ap_predicate_op56_write_state2 = ((icmp_ln1035_1_reg_924 == 1'd0) & (tmp_i_reg_896 == 1'd1) & (hrr_fsmState_load_reg_892 == 1'd0));
end

always @ (*) begin
    ap_predicate_op64_write_state2 = ((icmp_ln1035_1_reg_924 == 1'd0) & (tmp_i_reg_896 == 1'd1) & (hrr_fsmState_load_reg_892 == 1'd0));
end

always @ (*) begin
    ap_predicate_op73_write_state2 = ((icmp_ln1035_1_reg_924 == 1'd1) & (tmp_i_reg_896 == 1'd1) & (hrr_fsmState_load_reg_892 == 1'd0));
end

always @ (*) begin
    ap_predicate_op81_write_state2 = ((icmp_ln1035_1_reg_924 == 1'd1) & (tmp_i_reg_896 == 1'd1) & (hrr_fsmState_load_reg_892 == 1'd0));
end

always @ (*) begin
    ap_predicate_op8_read_state1 = ((tmp_i_nbreadreq_fu_158_p3 == 1'd1) & (hrr_fsmState == 1'd0));
end

always @ (*) begin
    ap_predicate_op96_write_state2 = ((icmp_ln1035_reg_944 == 1'd0) & (hrr_fsmState_load_reg_892 == 1'd1));
end

assign hrr_fsmState_load_load_fu_186_p1 = hrr_fsmState;

assign icmp_ln1035_1_fu_248_p2 = ((tmp_303_i_fu_226_p4 > 32'd4096) ? 1'b1 : 1'b0);

assign icmp_ln1035_fu_308_p2 = ((readLength_V > 32'd4096) ? 1'b1 : 1'b0);

assign or_ln1000_1_fu_742_p7 = {{{{{{request_host_V}, {32'd0}}, {readAddr_V}}, {32'd0}}, {trunc_ln1000_fu_608_p1}}, {16'd0}};

assign or_ln1000_2_fu_796_p2 = (or_ln1000_7_fu_784_p5 | 119'd14);

assign or_ln1000_7_fu_784_p5 = {{{{{{1'd0}, {tmp_fu_774_p4}}}, {tmp_72_fu_764_p4}}}, {5'd0}};

assign or_ln1000_fu_758_p2 = (or_ln1000_1_fu_742_p7 | 161'd1393796574908163946345982392040522594123790);

assign or_ln1001_1_fu_857_p2 = (or_ln1001_6_fu_845_p5 | 150'd14);

assign or_ln1001_6_fu_845_p5 = {{{{{{1'd1}, {tmp_s_fu_835_p4}}}, {tmp_73_fu_825_p4}}}, {5'd0}};

assign or_ln1001_fu_819_p2 = (or_ln_fu_807_p5 | 184'd1393796574908163946345982392040522594123790);

assign or_ln1009_1_fu_667_p2 = (or_ln1009_8_fu_655_p5 | 119'd15);

assign or_ln1009_2_fu_612_p8 = {{{{{{{request_host_V}, {19'd0}}, {trunc_ln1009_reg_948}}, {readAddr_V}}, {32'd0}}, {trunc_ln1000_fu_608_p1}}, {16'd0}};

assign or_ln1009_8_fu_655_p5 = {{{{{{1'd0}, {tmp_75_fu_645_p4}}}, {tmp_74_fu_635_p4}}}, {5'd0}};

assign or_ln1009_fu_629_p2 = (or_ln1009_2_fu_612_p8 | 161'd15);

assign or_ln1010_1_fu_678_p7 = {{{{{{dmaPsn_V}, {19'd0}}, {trunc_ln1009_reg_948}}, {72'd0}}, {request_qpn_V}}, {32'd0}};

assign or_ln1010_2_fu_731_p2 = (or_ln1010_7_fu_719_p5 | 150'd15);

assign or_ln1010_7_fu_719_p5 = {{{{{{1'd1}, {tmp_77_fu_709_p4}}}, {tmp_76_fu_699_p4}}}, {5'd0}};

assign or_ln1010_fu_693_p2 = (or_ln1010_1_fu_678_p7 | 184'd15);

assign or_ln2_fu_526_p5 = {{{{trunc_ln978_4_reg_906}, {104'd0}}, {trunc_ln978_reg_900}}, {32'd0}};

assign or_ln981_1_fu_464_p7 = {{{{{{tmp_171_reg_913}, {32'd0}}, {trunc_ln978_6_reg_919}}, {32'd0}}, {trunc_ln981_reg_928}}, {16'd0}};

assign or_ln981_2_fu_515_p2 = (or_ln981_7_fu_503_p5 | 119'd13);

assign or_ln981_7_fu_503_p5 = {{{{{{1'd0}, {tmp_79_fu_493_p4}}}, {tmp_78_fu_483_p4}}}, {5'd0}};

assign or_ln981_fu_477_p2 = (or_ln981_1_fu_464_p7 | 161'd1393796574908163946345982392040522594123789);

assign or_ln982_1_fu_574_p2 = (or_ln982_6_fu_562_p5 | 150'd13);

assign or_ln982_6_fu_562_p5 = {{{{{{1'd1}, {tmp_81_fu_552_p4}}}, {tmp_80_fu_542_p4}}}, {5'd0}};

assign or_ln982_fu_536_p2 = (or_ln2_fu_526_p5 | 184'd1393796574908163946345982392040522594123789);

assign or_ln990_1_fu_391_p2 = (or_ln990_8_fu_379_p5 | 119'd16);

assign or_ln990_2_fu_340_p7 = {{{{{{tmp_171_reg_913}, {19'd0}}, {tmp_82_reg_934}}, {32'd0}}, {trunc_ln981_reg_928}}, {16'd0}};

assign or_ln990_8_fu_379_p5 = {{{{{{1'd0}, {tmp_84_fu_369_p4}}}, {tmp_83_fu_359_p4}}}, {5'd0}};

assign or_ln990_fu_353_p2 = (or_ln990_2_fu_340_p7 | 161'd16);

assign or_ln991_1_fu_402_p7 = {{{{{{trunc_ln978_4_reg_906}, {19'd0}}, {tmp_85_reg_939}}, {72'd0}}, {trunc_ln978_reg_900}}, {32'd0}};

assign or_ln991_2_fu_453_p2 = (or_ln991_7_fu_441_p5 | 150'd16);

assign or_ln991_7_fu_441_p5 = {{{{{{1'd1}, {tmp_87_fu_431_p4}}}, {tmp_86_fu_421_p4}}}, {5'd0}};

assign or_ln991_fu_415_p2 = (or_ln991_1_fu_402_p7 | 184'd16);

assign or_ln_fu_807_p5 = {{{{dmaPsn_V}, {104'd0}}, {request_qpn_V}}, {32'd0}};

assign tmp_303_i_fu_226_p4 = {{rx_readRequestFifo_dout[119:88]}};

assign tmp_72_fu_764_p4 = {{or_ln1000_fu_758_p2[31:16]}};

assign tmp_73_fu_825_p4 = {{or_ln1001_fu_819_p2[55:32]}};

assign tmp_74_fu_635_p4 = {{or_ln1009_fu_629_p2[31:16]}};

assign tmp_75_fu_645_p4 = {{or_ln1009_fu_629_p2[160:64]}};

assign tmp_76_fu_699_p4 = {{or_ln1010_fu_693_p2[55:32]}};

assign tmp_77_fu_709_p4 = {{or_ln1010_fu_693_p2[183:64]}};

assign tmp_78_fu_483_p4 = {{or_ln981_fu_477_p2[31:16]}};

assign tmp_79_fu_493_p4 = {{or_ln981_fu_477_p2[160:64]}};

assign tmp_80_fu_542_p4 = {{or_ln982_fu_536_p2[55:32]}};

assign tmp_81_fu_552_p4 = {{or_ln982_fu_536_p2[183:64]}};

assign tmp_83_fu_359_p4 = {{or_ln990_fu_353_p2[31:16]}};

assign tmp_84_fu_369_p4 = {{or_ln990_fu_353_p2[160:64]}};

assign tmp_86_fu_421_p4 = {{or_ln991_fu_415_p2[55:32]}};

assign tmp_87_fu_431_p4 = {{or_ln991_fu_415_p2[183:64]}};

assign tmp_fu_774_p4 = {{or_ln1000_fu_758_p2[160:64]}};

assign tmp_i_nbreadreq_fu_158_p3 = rx_readRequestFifo_empty_n;

assign tmp_s_fu_835_p4 = {{or_ln1001_fu_819_p2[183:64]}};

assign trunc_ln1000_fu_608_p1 = request_qpn_V[15:0];

assign trunc_ln1009_fu_314_p1 = readLength_V[12:0];

assign trunc_ln978_6_fu_216_p4 = {{rx_readRequestFifo_dout[87:24]}};

assign trunc_ln978_fu_194_p1 = rx_readRequestFifo_dout[23:0];

assign trunc_ln981_fu_254_p1 = rx_readRequestFifo_dout[15:0];

assign zext_ln1000_fu_802_p1 = or_ln1000_2_fu_796_p2;

assign zext_ln1001_fu_863_p1 = or_ln1001_1_fu_857_p2;

assign zext_ln1009_fu_673_p1 = or_ln1009_1_fu_667_p2;

assign zext_ln1010_fu_737_p1 = or_ln1010_2_fu_731_p2;

assign zext_ln981_fu_521_p1 = or_ln981_2_fu_515_p2;

assign zext_ln982_fu_580_p1 = or_ln982_1_fu_574_p2;

assign zext_ln990_fu_397_p1 = or_ln990_1_fu_391_p2;

assign zext_ln991_fu_459_p1 = or_ln991_2_fu_453_p2;

endmodule //rocev2_top_handle_read_requests_0_s
