

================================================================
== Vitis HLS Report for 'lzBooster_255_16384_64_s'
================================================================
* Date:           Fri Oct 31 14:48:59 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        lz4CompressEngineRun
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  7.00 ns|  6.300 ns|     0.70 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- lz_booster_left_bytes  |       64|       64|         1|          -|          -|    64|        no|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 7 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 7 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.30>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%outValue_loc = alloca i64 1"   --->   Operation 8 'alloca' 'outValue_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_loc = alloca i64 1"   --->   Operation 9 'alloca' 'p_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_size, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] ( I:3.15ns O:3.15ns )   --->   "%input_size_1 = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %input_size"   --->   Operation 11 'read' 'input_size_1' <Predicate = true> <Delay = 3.15> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_size_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] ( I:3.15ns O:3.15ns )   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %input_size_c, i32 %input_size_1"   --->   Operation 13 'write' 'write_ln0' <Predicate = true> <Delay = 3.15> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %boosterStream, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %boosterStream, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %bestMatchStream, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%local_mem = alloca i64 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:602]   --->   Operation 17 'alloca' 'local_mem' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_1 : Operation 18 [1/1] (2.55ns)   --->   "%icmp_ln601 = icmp_eq  i32 %input_size_1, i32 0" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:601]   --->   Operation 18 'icmp' 'icmp_ln601' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln601 = br i1 %icmp_ln601, void %if.end, void %return" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:601]   --->   Operation 19 'br' 'br_ln601' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln603 = specmemcore void @_ssdm_op_SpecMemCore, i8 %local_mem, i64 666, i64 22, i64 18446744073709551615" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:603]   --->   Operation 20 'specmemcore' 'specmemcore_ln603' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%guard_variable_for_void_lzBooster_stream_stream_unsigned_int_nextMatchCh_load = load i1 %guard_variable_for_void_lzBooster_stream_stream_unsigned_int_nextMatchCh" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:614]   --->   Operation 21 'load' 'guard_variable_for_void_lzBooster_stream_stream_unsigned_int_nextMatchCh_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%nextMatchCh_load = load i8 %nextMatchCh" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:662]   --->   Operation 22 'load' 'nextMatchCh_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.58ns)   --->   "%br_ln614 = br i1 %guard_variable_for_void_lzBooster_stream_stream_unsigned_int_nextMatchCh_load, void %init.check11, void %lz_booster" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:614]   --->   Operation 23 'br' 'br_ln614' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%match_loc_reg_load = load i32 %match_loc_reg" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:614]   --->   Operation 24 'load' 'match_loc_reg_load' <Predicate = (!guard_variable_for_void_lzBooster_stream_stream_unsigned_int_nextMatchCh_load)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln614 = trunc i32 %match_loc_reg_load" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:614]   --->   Operation 25 'trunc' 'trunc_ln614' <Predicate = (!guard_variable_for_void_lzBooster_stream_stream_unsigned_int_nextMatchCh_load)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln614 = zext i14 %trunc_ln614" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:614]   --->   Operation 26 'zext' 'zext_ln614' <Predicate = (!guard_variable_for_void_lzBooster_stream_stream_unsigned_int_nextMatchCh_load)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%local_mem_addr = getelementptr i8 %local_mem, i64 0, i64 %zext_ln614" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:614]   --->   Operation 27 'getelementptr' 'local_mem_addr' <Predicate = (!guard_variable_for_void_lzBooster_stream_stream_unsigned_int_nextMatchCh_load)> <Delay = 0.00>
ST_2 : Operation 28 [2/2] (3.25ns)   --->   "%local_mem_load = load i14 %local_mem_addr" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:614]   --->   Operation 28 'load' 'local_mem_load' <Predicate = (!guard_variable_for_void_lzBooster_stream_stream_unsigned_int_nextMatchCh_load)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 29 [1/2] ( I:3.25ns O:3.25ns )   --->   "%local_mem_load = load i14 %local_mem_addr" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:614]   --->   Operation 29 'load' 'local_mem_load' <Predicate = (!guard_variable_for_void_lzBooster_stream_stream_unsigned_int_nextMatchCh_load)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%store_ln614 = store i1 1, i1 %guard_variable_for_void_lzBooster_stream_stream_unsigned_int_nextMatchCh" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:614]   --->   Operation 30 'store' 'store_ln614' <Predicate = (!guard_variable_for_void_lzBooster_stream_stream_unsigned_int_nextMatchCh_load)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (1.58ns)   --->   "%br_ln614 = br void %lz_booster" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:614]   --->   Operation 31 'br' 'br_ln614' <Predicate = (!guard_variable_for_void_lzBooster_stream_stream_unsigned_int_nextMatchCh_load)> <Delay = 1.58>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%fence_ln617 = fence void @_ssdm_op_Fence, i32 %input_size, i32 %input_size_c, i32 4294967295, i32 %bestMatchStream, i32 %boosterStream" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:617]   --->   Operation 32 'fence' 'fence_ln617' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.10>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%nextMatchCh_loc_0 = phi i8 %local_mem_load, void %init.check11, i8 %nextMatchCh_load, void %if.end" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:614]   --->   Operation 33 'phi' 'nextMatchCh_loc_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (2.55ns)   --->   "%sub = add i32 %input_size_1, i32 4294967232"   --->   Operation 34 'add' 'sub' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (2.55ns)   --->   "%icmp_ln617 = icmp_eq  i32 %sub, i32 0" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:617]   --->   Operation 35 'icmp' 'icmp_ln617' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 36 [2/2] (2.55ns)   --->   "%call_ln614 = call void @lzBooster<255, 16384, 64>_Pipeline_lz_booster, i8 %nextMatchCh_loc_0, i32 %sub, i8 %local_mem, i32 %bestMatchStream, i32 %boosterStream, i8 %p_loc, i32 %outValue_loc, i16 %skip_len_reg, i32 %match_loc_reg, i1 %matchFlag_reg, i8 %match_len_reg" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:614]   --->   Operation 36 'call' 'call_ln614' <Predicate = true> <Delay = 2.55> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 37 [1/2] (0.00ns)   --->   "%call_ln614 = call void @lzBooster<255, 16384, 64>_Pipeline_lz_booster, i8 %nextMatchCh_loc_0, i32 %sub, i8 %local_mem, i32 %bestMatchStream, i32 %boosterStream, i8 %p_loc, i32 %outValue_loc, i16 %skip_len_reg, i32 %match_loc_reg, i1 %matchFlag_reg, i8 %match_len_reg" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:614]   --->   Operation 37 'call' 'call_ln614' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 6 <SV = 5> <Delay = 3.15>
ST_6 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node or_ln617)   --->   "%nextMatchCh_flag_0 = phi i1 1, void %init.check11, i1 0, void %if.end"   --->   Operation 38 'phi' 'nextMatchCh_flag_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "%p_loc_load = load i8 %p_loc"   --->   Operation 39 'load' 'p_loc_load' <Predicate = (!icmp_ln617)> <Delay = 0.00>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "%outValue_loc_load = load i32 %outValue_loc"   --->   Operation 40 'load' 'outValue_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node or_ln617)   --->   "%xor_ln617 = xor i1 %icmp_ln617, i1 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:617]   --->   Operation 41 'xor' 'xor_ln617' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 42 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln617 = or i1 %nextMatchCh_flag_0, i1 %xor_ln617" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:617]   --->   Operation 42 'or' 'or_ln617' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 43 [1/1] (1.24ns)   --->   "%select_ln617 = select i1 %icmp_ln617, i8 %nextMatchCh_loc_0, i8 %p_loc_load" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:617]   --->   Operation 43 'select' 'select_ln617' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 44 [1/1] ( I:3.15ns O:3.15ns )   --->   "%write_ln667 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %boosterStream, i32 %outValue_loc_load" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:667]   --->   Operation 44 'write' 'write_ln667' <Predicate = true> <Delay = 3.15> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.54> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 8> <FIFO>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln617 = br i1 %or_ln617, void %for.end.new, void %mergeST" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:617]   --->   Operation 45 'br' 'br_ln617' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%store_ln614 = store i8 %select_ln617, i8 %nextMatchCh" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:614]   --->   Operation 46 'store' 'store_ln614' <Predicate = (or_ln617)> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.end.new"   --->   Operation 47 'br' 'br_ln0' <Predicate = (or_ln617)> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%i_4 = alloca i32 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:669]   --->   Operation 48 'alloca' 'i_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (1.58ns)   --->   "%store_ln669 = store i7 0, i7 %i_4" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:669]   --->   Operation 49 'store' 'store_ln669' <Predicate = true> <Delay = 1.58>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln669 = br void %for.inc73" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:669]   --->   Operation 50 'br' 'br_ln669' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 6.30>
ST_7 : Operation 51 [1/1] (0.00ns)   --->   "%i = load i7 %i_4" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:669]   --->   Operation 51 'load' 'i' <Predicate = (!icmp_ln601)> <Delay = 0.00>
ST_7 : Operation 52 [1/1] (1.87ns)   --->   "%icmp_ln669 = icmp_eq  i7 %i, i7 64" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:669]   --->   Operation 52 'icmp' 'icmp_ln669' <Predicate = (!icmp_ln601)> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 53 [1/1] (1.87ns)   --->   "%i_6 = add i7 %i, i7 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:669]   --->   Operation 53 'add' 'i_6' <Predicate = (!icmp_ln601)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln669 = br i1 %icmp_ln669, void %for.inc73.split, void %return.loopexit" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:669]   --->   Operation 54 'br' 'br_ln669' <Predicate = (!icmp_ln601)> <Delay = 0.00>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%specpipeline_ln670 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_4" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:670]   --->   Operation 55 'specpipeline' 'specpipeline_ln670' <Predicate = (!icmp_ln601 & !icmp_ln669)> <Delay = 0.00>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "%speclooptripcount_ln669 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:669]   --->   Operation 56 'speclooptripcount' 'speclooptripcount_ln669' <Predicate = (!icmp_ln601 & !icmp_ln669)> <Delay = 0.00>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "%specloopname_ln669 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:669]   --->   Operation 57 'specloopname' 'specloopname_ln669' <Predicate = (!icmp_ln601 & !icmp_ln669)> <Delay = 0.00>
ST_7 : Operation 58 [1/1] ( I:3.15ns O:3.15ns )   --->   "%bestMatchStream_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %bestMatchStream" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:671]   --->   Operation 58 'read' 'bestMatchStream_read' <Predicate = (!icmp_ln601 & !icmp_ln669)> <Delay = 3.15> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.54> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 8> <FIFO>
ST_7 : Operation 59 [1/1] ( I:3.15ns O:3.15ns )   --->   "%write_ln671 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %boosterStream, i32 %bestMatchStream_read" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:671]   --->   Operation 59 'write' 'write_ln671' <Predicate = (!icmp_ln601 & !icmp_ln669)> <Delay = 3.15> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.54> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 8> <FIFO>
ST_7 : Operation 60 [1/1] (1.58ns)   --->   "%store_ln669 = store i7 %i_6, i7 %i_4" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:669]   --->   Operation 60 'store' 'store_ln669' <Predicate = (!icmp_ln601 & !icmp_ln669)> <Delay = 1.58>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln669 = br void %for.inc73" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:669]   --->   Operation 61 'br' 'br_ln669' <Predicate = (!icmp_ln601 & !icmp_ln669)> <Delay = 0.00>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln0 = br void %return"   --->   Operation 62 'br' 'br_ln0' <Predicate = (!icmp_ln601 & icmp_ln669)> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%ret_ln673 = ret" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:673]   --->   Operation 63 'ret' 'ret_ln673' <Predicate = (icmp_ln669) | (icmp_ln601)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 7.000ns, clock uncertainty: 0.700ns.

 <State 1>: 6.300ns
The critical path consists of the following:
	fifo read operation ('input_size') on port 'input_size' [14]  (3.150 ns)
	fifo write operation ('write_ln0') on port 'input_size_c' [16]  (3.150 ns)

 <State 2>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('match_loc_reg_load', D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:614) on static variable 'match_loc_reg' [29]  (0.000 ns)
	'getelementptr' operation 14 bit ('local_mem_addr', D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:614) [32]  (0.000 ns)
	'load' operation 8 bit ('local_mem_load', D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:614) on array 'local_mem', D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:602 [33]  (3.254 ns)

 <State 3>: 3.254ns
The critical path consists of the following:
	'load' operation 8 bit ('local_mem_load', D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:614) on array 'local_mem', D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:602 [33]  (3.254 ns)

 <State 4>: 5.104ns
The critical path consists of the following:
	'add' operation 32 bit ('sub') [39]  (2.552 ns)
	'icmp' operation 1 bit ('icmp_ln617', D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:617) [40]  (2.552 ns)

 <State 5>: 0.000ns
The critical path consists of the following:

 <State 6>: 3.150ns
The critical path consists of the following:
	'load' operation 32 bit ('outValue_loc_load') on local variable 'outValue_loc' [44]  (0.000 ns)
	fifo write operation ('write_ln667', D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:667) on port 'boosterStream' (D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:667) [48]  (3.150 ns)

 <State 7>: 6.300ns
The critical path consists of the following:
	'load' operation 7 bit ('i', D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:669) on local variable 'i', D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:669 [58]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln669', D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:669) [59]  (1.870 ns)
	fifo read operation ('bestMatchStream_read', D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:671) on port 'bestMatchStream' (D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:671) [66]  (3.150 ns)
	fifo write operation ('write_ln671', D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:671) on port 'boosterStream' (D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:671) [67]  (3.150 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
