;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 10/5/2016 9:30:53 PM
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xFFFC2001  	537001980
0x0004	0x0F450000  	3909
0x0008	0x13B50000  	5045
0x000C	0x13B50000  	5045
0x0010	0x13B50000  	5045
0x0014	0x13B50000  	5045
0x0018	0x13B50000  	5045
0x001C	0x13B50000  	5045
0x0020	0x13B50000  	5045
0x0024	0x13B50000  	5045
0x0028	0x13B50000  	5045
0x002C	0x13B50000  	5045
0x0030	0x13B50000  	5045
0x0034	0x13B50000  	5045
0x0038	0x13B50000  	5045
0x003C	0x13B50000  	5045
0x0040	0x13B50000  	5045
0x0044	0x13B50000  	5045
0x0048	0x13B50000  	5045
0x004C	0x13B50000  	5045
0x0050	0x13B50000  	5045
0x0054	0x13B50000  	5045
0x0058	0x13B50000  	5045
0x005C	0x13B50000  	5045
0x0060	0x13B50000  	5045
0x0064	0x13B50000  	5045
0x0068	0x13B50000  	5045
0x006C	0x13B50000  	5045
0x0070	0x13B50000  	5045
0x0074	0x13B50000  	5045
0x0078	0x13B50000  	5045
0x007C	0x13B50000  	5045
0x0080	0x13B50000  	5045
0x0084	0x13B50000  	5045
0x0088	0x13B50000  	5045
0x008C	0x13B50000  	5045
0x0090	0x13B50000  	5045
0x0094	0x13B50000  	5045
0x0098	0x13B50000  	5045
0x009C	0x13B50000  	5045
0x00A0	0x13B50000  	5045
0x00A4	0x13B50000  	5045
0x00A8	0x13B50000  	5045
0x00AC	0x13B50000  	5045
0x00B0	0x0E990000  	3737
0x00B4	0x13B50000  	5045
0x00B8	0x13B50000  	5045
0x00BC	0x13B50000  	5045
0x00C0	0x13B50000  	5045
0x00C4	0x13B50000  	5045
0x00C8	0x13B50000  	5045
0x00CC	0x13B50000  	5045
0x00D0	0x13B50000  	5045
0x00D4	0x13B50000  	5045
0x00D8	0x13B50000  	5045
0x00DC	0x13B50000  	5045
0x00E0	0x0E810000  	3713
0x00E4	0x13B50000  	5045
0x00E8	0x13B50000  	5045
0x00EC	0x13B50000  	5045
0x00F0	0x13B50000  	5045
0x00F4	0x13B50000  	5045
0x00F8	0x13B50000  	5045
0x00FC	0x13B50000  	5045
0x0100	0x13B50000  	5045
0x0104	0x13B50000  	5045
0x0108	0x13B50000  	5045
0x010C	0x13B50000  	5045
0x0110	0x13B50000  	5045
0x0114	0x13B50000  	5045
0x0118	0x13B50000  	5045
0x011C	0x13B50000  	5045
0x0120	0x13B50000  	5045
0x0124	0x13B50000  	5045
0x0128	0x13B50000  	5045
0x012C	0x13B50000  	5045
0x0130	0x13B50000  	5045
0x0134	0x13B50000  	5045
0x0138	0x13B50000  	5045
0x013C	0x13B50000  	5045
0x0140	0x13B50000  	5045
0x0144	0x13B50000  	5045
0x0148	0x13B50000  	5045
0x014C	0x13B50000  	5045
0x0150	0x13B50000  	5045
0x0154	0x13B50000  	5045
0x0158	0x13B50000  	5045
0x015C	0x13B50000  	5045
0x0160	0x13B50000  	5045
0x0164	0x13B50000  	5045
0x0168	0x13B50000  	5045
0x016C	0x13B50000  	5045
0x0170	0x13B50000  	5045
0x0174	0x13B50000  	5045
0x0178	0x13B50000  	5045
0x017C	0x13B50000  	5045
0x0180	0x13B50000  	5045
0x0184	0x13B50000  	5045
; end of ____SysVT
_main:
;input_capture_demo.c, 46 :: 		void main() {
0x0F44	0xF000F874  BL	4144
0x0F48	0xF000F85C  BL	4100
0x0F4C	0xF000FB0A  BL	5476
0x0F50	0xF000FA1E  BL	5008
0x0F54	0xF000FAB8  BL	5320
;input_capture_demo.c, 49 :: 		init_hardware();                                                           // Initialize GPIO hardware
0x0F58	0xF7FFFF2C  BL	_init_hardware+0
;input_capture_demo.c, 50 :: 		init_tim2_input_capture();                                                 // Initialize input capture
0x0F5C	0xF7FFFEA6  BL	_init_tim2_input_capture+0
;input_capture_demo.c, 51 :: 		init_serial_comm();                                                        // Initialize UART1 (Wired)
0x0F60	0xF7FFFE8E  BL	_init_serial_comm+0
;input_capture_demo.c, 54 :: 		testOutput = "this is a test\n\r";
0x0F64	0x21AC    MOVS	R1, #lo_addr(?lstr_1_input_capture_demo+0)
0x0F66	0x481C    LDR	R0, [PC, #112]
0x0F68	0x7001    STRB	R1, [R0, #0]
;input_capture_demo.c, 55 :: 		UART1_Write_Text(testOutput);
0x0F6A	0x7800    LDRB	R0, [R0, #0]
0x0F6C	0xF7FFFD1E  BL	_UART1_Write_Text+0
;input_capture_demo.c, 57 :: 		while(1) {
L_main0:
;input_capture_demo.c, 58 :: 		if (poll_flag) {
0x0F70	0x481A    LDR	R0, [PC, #104]
0x0F72	0x8800    LDRH	R0, [R0, #0]
0x0F74	0x2800    CMP	R0, #0
0x0F76	0xD02C    BEQ	L_main2
;input_capture_demo.c, 59 :: 		poll_flag = 0;                                                       // Clear state entry flag
0x0F78	0x2100    MOVS	R1, #0
0x0F7A	0x4818    LDR	R0, [PC, #96]
0x0F7C	0x8001    STRH	R1, [R0, #0]
;input_capture_demo.c, 61 :: 		inputPeriod = (totalTicks * 1000) / TIMER_RELOAD_VALUE;              // Calculate period in ms
0x0F7E	0x4818    LDR	R0, [PC, #96]
0x0F80	0x6801    LDR	R1, [R0, #0]
0x0F82	0xF24030E8  MOVW	R0, #1000
0x0F86	0x4341    MULS	R1, R0, R1
0x0F88	0xF64F10FF  MOVW	R0, #63999
0x0F8C	0xFBB1F0F0  UDIV	R0, R1, R0
0x0F90	0xEE000A90  VMOV	S1, R0
0x0F94	0xEEF80A60  VCVT.F32.U32	S1, S1
0x0F98	0x4812    LDR	R0, [PC, #72]
0x0F9A	0xED400A00  VSTR.32	S1, [R0, #0]
;input_capture_demo.c, 62 :: 		inputFrequency = 1000 / inputPeriod;                                 // Calculate frequency in Hz
0x0F9E	0x4812    LDR	R0, [PC, #72]
0x0FA0	0xEE000A10  VMOV	S0, R0
0x0FA4	0xEE800A20  VDIV.F32	S0, S0, S1
0x0FA8	0x4810    LDR	R0, [PC, #64]
0x0FAA	0xED000A00  VSTR.32	S0, [R0, #0]
;input_capture_demo.c, 64 :: 		UART1_Write_Text("Period of incoming signal: ");
0x0FAE	0x4810    LDR	R0, [PC, #64]
0x0FB0	0xF7FFFCFC  BL	_UART1_Write_Text+0
;input_capture_demo.c, 65 :: 		FloatToStr(inputPeriod, periodInText);
0x0FB4	0x480B    LDR	R0, [PC, #44]
0x0FB6	0xED100A00  VLDR.32	S0, [R0, #0]
0x0FBA	0x480E    LDR	R0, [PC, #56]
0x0FBC	0xF7FFFD6A  BL	_FloatToStr+0
;input_capture_demo.c, 68 :: 		UART1_Write_Text("Frequency of incoming signal: ");
0x0FC0	0x480D    LDR	R0, [PC, #52]
0x0FC2	0xF7FFFCF3  BL	_UART1_Write_Text+0
;input_capture_demo.c, 70 :: 		UART1_Write_Text("Total number of events: ");
0x0FC6	0x480D    LDR	R0, [PC, #52]
0x0FC8	0xF7FFFCF0  BL	_UART1_Write_Text+0
;input_capture_demo.c, 73 :: 		inputEventCounter = 0;                                               // Reset input event counter for next
0x0FCC	0x2100    MOVS	R1, #0
0x0FCE	0x480C    LDR	R0, [PC, #48]
0x0FD0	0x6001    STR	R1, [R0, #0]
;input_capture_demo.c, 74 :: 		}
L_main2:
;input_capture_demo.c, 75 :: 		}
0x0FD2	0xE7CD    B	L_main0
;input_capture_demo.c, 76 :: 		}
L_end_main:
L__main_end_loop:
0x0FD4	0xE7FE    B	L__main_end_loop
0x0FD6	0xBF00    NOP
0x0FD8	0x00822000  	_testOutput+0
0x0FDC	0x00002000  	_poll_flag+0
0x0FE0	0x00082000  	_totalTicks+0
0x0FE4	0x00042000  	_inputPeriod+0
0x0FE8	0x0000447A  	#1148846080
0x0FEC	0x000C2000  	_inputFrequency+0
0x0FF0	0x00102000  	?lstr2_input_capture_demo+0
0x0FF4	0x008C2000  	_periodInText+0
0x0FF8	0x002C2000  	?lstr3_input_capture_demo+0
0x0FFC	0x004B2000  	?lstr4_input_capture_demo+0
0x1000	0x00642000  	_inputEventCounter+0
; end of _main
___CC2DW:
;__Lib_System_4XX.c, 43 :: 		
0x0E6C	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 45 :: 		
L_loopDW:
;__Lib_System_4XX.c, 46 :: 		
0x0E6E	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_4XX.c, 47 :: 		
0x0E72	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_4XX.c, 48 :: 		
0x0E76	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_4XX.c, 49 :: 		
0x0E7A	0xD1F8    BNE	L_loopDW
;__Lib_System_4XX.c, 51 :: 		
L_end___CC2DW:
0x0E7C	0xB001    ADD	SP, SP, #4
0x0E7E	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System_4XX.c, 85 :: 		
0x0E30	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 87 :: 		
0x0E32	0xF04F0900  MOV	R9, #0
;__Lib_System_4XX.c, 88 :: 		
0x0E36	0xF04F0C00  MOV	R12, #0
;__Lib_System_4XX.c, 89 :: 		
0x0E3A	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_4XX.c, 90 :: 		
0x0E3E	0xDC04    BGT	L_loopFZs
;__Lib_System_4XX.c, 91 :: 		
0x0E40	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_4XX.c, 92 :: 		
0x0E44	0xDB01    BLT	L_loopFZs
;__Lib_System_4XX.c, 93 :: 		
0x0E46	0x46D4    MOV	R12, R10
;__Lib_System_4XX.c, 94 :: 		
0x0E48	0x46EA    MOV	R10, SP
;__Lib_System_4XX.c, 95 :: 		
L_loopFZs:
;__Lib_System_4XX.c, 96 :: 		
0x0E4A	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_4XX.c, 97 :: 		
0x0E4E	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_4XX.c, 98 :: 		
0x0E52	0xD1FA    BNE	L_loopFZs
;__Lib_System_4XX.c, 99 :: 		
0x0E54	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_4XX.c, 100 :: 		
0x0E58	0xDD05    BLE	L_norep
;__Lib_System_4XX.c, 101 :: 		
0x0E5A	0x46E2    MOV	R10, R12
;__Lib_System_4XX.c, 102 :: 		
0x0E5C	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_4XX.c, 103 :: 		
0x0E60	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_4XX.c, 104 :: 		
0x0E64	0xE7F1    B	L_loopFZs
;__Lib_System_4XX.c, 105 :: 		
L_norep:
;__Lib_System_4XX.c, 107 :: 		
L_end___FillZeros:
0x0E66	0xB001    ADD	SP, SP, #4
0x0E68	0x4770    BX	LR
; end of ___FillZeros
_init_hardware:
;input_capture_demo.c, 134 :: 		void init_hardware() {
0x0DB4	0xB081    SUB	SP, SP, #4
0x0DB6	0xF8CDE000  STR	LR, [SP, #0]
;input_capture_demo.c, 137 :: 		GPIO_Digital_Output(&GPIOE_BASE, _GPIO_PINMASK_10);                        // Enable digital output on E10
0x0DBA	0xF2404100  MOVW	R1, #1024
0x0DBE	0x4814    LDR	R0, [PC, #80]
0x0DC0	0xF7FFFDDA  BL	_GPIO_Digital_Output+0
;input_capture_demo.c, 138 :: 		GPIOE_ODR.B10 = 0;                                                         // Set pin E10 low
0x0DC4	0x2100    MOVS	R1, #0
0x0DC6	0xB249    SXTB	R1, R1
0x0DC8	0x4812    LDR	R0, [PC, #72]
0x0DCA	0x6001    STR	R1, [R0, #0]
;input_capture_demo.c, 141 :: 		GPIO_Digital_Input(&GPIOD_BASE, _GPIO_PINMASK_10);                         // Enable digital output D10
0x0DCC	0xF2404100  MOVW	R1, #1024
0x0DD0	0x4811    LDR	R0, [PC, #68]
0x0DD2	0xF7FFFDDF  BL	_GPIO_Digital_Input+0
;input_capture_demo.c, 142 :: 		SYSCFGEN_bit = 1;                                                          // Enable clock for alternate pin functions
0x0DD6	0x2101    MOVS	R1, #1
0x0DD8	0xB249    SXTB	R1, R1
0x0DDA	0x4810    LDR	R0, [PC, #64]
0x0DDC	0x6001    STR	R1, [R0, #0]
;input_capture_demo.c, 143 :: 		SYSCFG_EXTICR3 = 0x00000300;                                               // Map external interrupt on PD10
0x0DDE	0xF2403100  MOVW	R1, #768
0x0DE2	0x480F    LDR	R0, [PC, #60]
0x0DE4	0x6001    STR	R1, [R0, #0]
;input_capture_demo.c, 144 :: 		EXTI_RTSR = 0x00000000;                                                    // Set interrupt on Rising edge (none)
0x0DE6	0x2100    MOVS	R1, #0
0x0DE8	0x480E    LDR	R0, [PC, #56]
0x0DEA	0x6001    STR	R1, [R0, #0]
;input_capture_demo.c, 145 :: 		EXTI_FTSR = 0x00000400;                                                    // Set Interrupt on Falling edge (PD10)
0x0DEC	0xF2404100  MOVW	R1, #1024
0x0DF0	0x480D    LDR	R0, [PC, #52]
0x0DF2	0x6001    STR	R1, [R0, #0]
;input_capture_demo.c, 146 :: 		EXTI_IMR |= 0x00000400;                                                    // Set mask to interrupt on bit 10
0x0DF4	0x480D    LDR	R0, [PC, #52]
0x0DF6	0x6800    LDR	R0, [R0, #0]
0x0DF8	0xF4406180  ORR	R1, R0, #1024
0x0DFC	0x480B    LDR	R0, [PC, #44]
0x0DFE	0x6001    STR	R1, [R0, #0]
;input_capture_demo.c, 147 :: 		NVIC_IntEnable(IVT_INT_EXTI1);                                             // Enable External interrupt
0x0E00	0xF2400017  MOVW	R0, #23
0x0E04	0xF7FFFF9A  BL	_NVIC_IntEnable+0
;input_capture_demo.c, 148 :: 		}
L_end_init_hardware:
0x0E08	0xF8DDE000  LDR	LR, [SP, #0]
0x0E0C	0xB001    ADD	SP, SP, #4
0x0E0E	0x4770    BX	LR
0x0E10	0x10004002  	GPIOE_BASE+0
0x0E14	0x02A84242  	GPIOE_ODR+0
0x0E18	0x0C004002  	GPIOD_BASE+0
0x0E1C	0x08B84247  	SYSCFGEN_bit+0
0x0E20	0x38104001  	SYSCFG_EXTICR3+0
0x0E24	0x3C084001  	EXTI_RTSR+0
0x0E28	0x3C0C4001  	EXTI_FTSR+0
0x0E2C	0x3C004001  	EXTI_IMR+0
; end of _init_hardware
_NVIC_IntEnable:
;__Lib_System_4XX.c, 171 :: 		
; ivt start address is: 0 (R0)
0x0D3C	0xB081    SUB	SP, SP, #4
; ivt end address is: 0 (R0)
; ivt start address is: 0 (R0)
;__Lib_System_4XX.c, 183 :: 		
0x0D3E	0x2804    CMP	R0, #4
0x0D40	0xD106    BNE	L_NVIC_IntEnable6
; ivt end address is: 0 (R0)
;__Lib_System_4XX.c, 188 :: 		
0x0D42	0x4919    LDR	R1, [PC, #100]
0x0D44	0x6809    LDR	R1, [R1, #0]
0x0D46	0xF4413280  ORR	R2, R1, #65536
0x0D4A	0x4917    LDR	R1, [PC, #92]
0x0D4C	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 189 :: 		
0x0D4E	0xE028    B	L_NVIC_IntEnable7
L_NVIC_IntEnable6:
;__Lib_System_4XX.c, 190 :: 		
; ivt start address is: 0 (R0)
0x0D50	0x2805    CMP	R0, #5
0x0D52	0xD106    BNE	L_NVIC_IntEnable8
; ivt end address is: 0 (R0)
;__Lib_System_4XX.c, 195 :: 		
0x0D54	0x4914    LDR	R1, [PC, #80]
0x0D56	0x6809    LDR	R1, [R1, #0]
0x0D58	0xF4413200  ORR	R2, R1, #131072
0x0D5C	0x4912    LDR	R1, [PC, #72]
0x0D5E	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 196 :: 		
0x0D60	0xE01F    B	L_NVIC_IntEnable9
L_NVIC_IntEnable8:
;__Lib_System_4XX.c, 197 :: 		
; ivt start address is: 0 (R0)
0x0D62	0x2806    CMP	R0, #6
0x0D64	0xD106    BNE	L_NVIC_IntEnable10
; ivt end address is: 0 (R0)
;__Lib_System_4XX.c, 202 :: 		
0x0D66	0x4910    LDR	R1, [PC, #64]
0x0D68	0x6809    LDR	R1, [R1, #0]
0x0D6A	0xF4412280  ORR	R2, R1, #262144
0x0D6E	0x490E    LDR	R1, [PC, #56]
0x0D70	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 203 :: 		
0x0D72	0xE016    B	L_NVIC_IntEnable11
L_NVIC_IntEnable10:
;__Lib_System_4XX.c, 204 :: 		
; ivt start address is: 0 (R0)
0x0D74	0x280F    CMP	R0, #15
0x0D76	0xD106    BNE	L_NVIC_IntEnable12
; ivt end address is: 0 (R0)
;__Lib_System_4XX.c, 209 :: 		
0x0D78	0x490C    LDR	R1, [PC, #48]
0x0D7A	0x6809    LDR	R1, [R1, #0]
0x0D7C	0xF0410202  ORR	R2, R1, #2
0x0D80	0x490A    LDR	R1, [PC, #40]
0x0D82	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 210 :: 		
0x0D84	0xE00D    B	L_NVIC_IntEnable13
L_NVIC_IntEnable12:
;__Lib_System_4XX.c, 211 :: 		
; ivt start address is: 0 (R0)
0x0D86	0x2810    CMP	R0, #16
0x0D88	0xD30B    BCC	L_NVIC_IntEnable14
;__Lib_System_4XX.c, 216 :: 		
0x0D8A	0xF2A00410  SUBW	R4, R0, #16
; ivt end address is: 0 (R0)
0x0D8E	0x0961    LSRS	R1, R4, #5
0x0D90	0x008A    LSLS	R2, R1, #2
0x0D92	0x4907    LDR	R1, [PC, #28]
0x0D94	0x188B    ADDS	R3, R1, R2
;__Lib_System_4XX.c, 217 :: 		
0x0D96	0xF004021F  AND	R2, R4, #31
0x0D9A	0xF04F0101  MOV	R1, #1
0x0D9E	0x4091    LSLS	R1, R2
0x0DA0	0x6019    STR	R1, [R3, #0]
;__Lib_System_4XX.c, 218 :: 		
L_NVIC_IntEnable14:
L_NVIC_IntEnable13:
L_NVIC_IntEnable11:
L_NVIC_IntEnable9:
L_NVIC_IntEnable7:
;__Lib_System_4XX.c, 219 :: 		
L_end_NVIC_IntEnable:
0x0DA2	0xB001    ADD	SP, SP, #4
0x0DA4	0x4770    BX	LR
0x0DA6	0xBF00    NOP
0x0DA8	0xED24E000  	SCB_SHCRS+0
0x0DAC	0xE010E000  	STK_CTRL+0
0x0DB0	0xE100E000  	NVIC_ISER0+0
; end of _NVIC_IntEnable
_GPIO_Digital_Output:
;__Lib_GPIO_32F4xx.c, 233 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x0978	0xB081    SUB	SP, SP, #4
0x097A	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 234 :: 		
0x097E	0x4A04    LDR	R2, [PC, #16]
0x0980	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x0982	0xF7FFFE99  BL	_GPIO_Config+0
;__Lib_GPIO_32F4xx.c, 235 :: 		
L_end_GPIO_Digital_Output:
0x0986	0xF8DDE000  LDR	LR, [SP, #0]
0x098A	0xB001    ADD	SP, SP, #4
0x098C	0x4770    BX	LR
0x098E	0xBF00    NOP
0x0990	0x00140008  	#524308
; end of _GPIO_Digital_Output
_GPIO_Config:
;__Lib_GPIO_32F4xx.c, 74 :: 		
; config start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x06B8	0xB084    SUB	SP, SP, #16
0x06BA	0xF8CDE000  STR	LR, [SP, #0]
0x06BE	0xB28D    UXTH	R5, R1
0x06C0	0x4616    MOV	R6, R2
; config end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 20 (R5)
; config start address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 75 :: 		
;__Lib_GPIO_32F4xx.c, 76 :: 		
;__Lib_GPIO_32F4xx.c, 80 :: 		
0x06C2	0x4B86    LDR	R3, [PC, #536]
0x06C4	0xEA000303  AND	R3, R0, R3, LSL #0
; port end address is: 0 (R0)
; port start address is: 28 (R7)
0x06C8	0x461F    MOV	R7, R3
;__Lib_GPIO_32F4xx.c, 82 :: 		
0x06CA	0x4618    MOV	R0, R3
0x06CC	0xF7FFFDE0  BL	_GPIO_Clk_Enable+0
;__Lib_GPIO_32F4xx.c, 85 :: 		
0x06D0	0xF1B50FFF  CMP	R5, #255
0x06D4	0xD120    BNE	L_GPIO_Config22
;__Lib_GPIO_32F4xx.c, 86 :: 		
0x06D6	0x683C    LDR	R4, [R7, #0]
;__Lib_GPIO_32F4xx.c, 87 :: 		
0x06D8	0x4B81    LDR	R3, [PC, #516]
0x06DA	0xEA040303  AND	R3, R4, R3, LSL #0
; tmp start address is: 0 (R0)
0x06DE	0x4618    MOV	R0, R3
;__Lib_GPIO_32F4xx.c, 88 :: 		
0x06E0	0x4B80    LDR	R3, [PC, #512]
0x06E2	0x429E    CMP	R6, R3
0x06E4	0xD114    BNE	L_GPIO_Config23
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 89 :: 		
0x06E6	0xF2455355  MOVW	R3, #21845
0x06EA	0xEA400303  ORR	R3, R0, R3, LSL #0
; tmp end address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 90 :: 		
0x06EE	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 91 :: 		
0x06F0	0x1D3D    ADDS	R5, R7, #4
0x06F2	0x682C    LDR	R4, [R5, #0]
0x06F4	0xF06F03FF  MVN	R3, #255
0x06F8	0xEA040303  AND	R3, R4, R3, LSL #0
0x06FC	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 92 :: 		
0x06FE	0xF2070508  ADDW	R5, R7, #8
; port end address is: 28 (R7)
0x0702	0x682C    LDR	R4, [R5, #0]
0x0704	0xF64F73FF  MOVW	R3, #65535
0x0708	0xEA440303  ORR	R3, R4, R3, LSL #0
0x070C	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 93 :: 		
0x070E	0xE0E1    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 94 :: 		
L_GPIO_Config23:
;__Lib_GPIO_32F4xx.c, 95 :: 		
; port start address is: 28 (R7)
; tmp start address is: 0 (R0)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
0x0710	0x2E42    CMP	R6, #66
0x0712	0xD101    BNE	L_GPIO_Config24
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 96 :: 		
0x0714	0x6038    STR	R0, [R7, #0]
; tmp end address is: 0 (R0)
; port end address is: 28 (R7)
;__Lib_GPIO_32F4xx.c, 97 :: 		
0x0716	0xE0DD    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 98 :: 		
L_GPIO_Config24:
;__Lib_GPIO_32F4xx.c, 99 :: 		
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
L_GPIO_Config22:
;__Lib_GPIO_32F4xx.c, 101 :: 		
0x0718	0xF64F73FF  MOVW	R3, #65535
0x071C	0x429D    CMP	R5, R3
0x071E	0xD113    BNE	L_GPIO_Config25
;__Lib_GPIO_32F4xx.c, 102 :: 		
0x0720	0x4B70    LDR	R3, [PC, #448]
0x0722	0x429E    CMP	R6, R3
0x0724	0xD10B    BNE	L_GPIO_Config26
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 103 :: 		
0x0726	0xF04F3355  MOV	R3, #1431655765
0x072A	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 104 :: 		
0x072C	0x1D3C    ADDS	R4, R7, #4
0x072E	0x2300    MOVS	R3, #0
0x0730	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F4xx.c, 105 :: 		
0x0732	0xF2070408  ADDW	R4, R7, #8
; port end address is: 28 (R7)
0x0736	0xF04F33FF  MOV	R3, #-1
0x073A	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F4xx.c, 106 :: 		
0x073C	0xE0CA    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 107 :: 		
L_GPIO_Config26:
;__Lib_GPIO_32F4xx.c, 108 :: 		
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
0x073E	0x2E42    CMP	R6, #66
0x0740	0xD102    BNE	L_GPIO_Config27
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 109 :: 		
0x0742	0x2300    MOVS	R3, #0
0x0744	0x603B    STR	R3, [R7, #0]
; port end address is: 28 (R7)
;__Lib_GPIO_32F4xx.c, 110 :: 		
0x0746	0xE0C5    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 111 :: 		
L_GPIO_Config27:
;__Lib_GPIO_32F4xx.c, 112 :: 		
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
L_GPIO_Config25:
;__Lib_GPIO_32F4xx.c, 114 :: 		
0x0748	0xF0060301  AND	R3, R6, #1
0x074C	0xB10B    CBZ	R3, L_GPIO_Config28
;__Lib_GPIO_32F4xx.c, 115 :: 		
; mode start address is: 0 (R0)
0x074E	0x2003    MOVS	R0, #3
; mode end address is: 0 (R0)
0x0750	0xE00A    B	L_GPIO_Config29
L_GPIO_Config28:
;__Lib_GPIO_32F4xx.c, 116 :: 		
0x0752	0xF0060308  AND	R3, R6, #8
0x0756	0xB10B    CBZ	R3, L_GPIO_Config30
;__Lib_GPIO_32F4xx.c, 117 :: 		
; mode start address is: 0 (R0)
0x0758	0x2002    MOVS	R0, #2
; mode end address is: 0 (R0)
0x075A	0xE005    B	L_GPIO_Config31
L_GPIO_Config30:
;__Lib_GPIO_32F4xx.c, 118 :: 		
0x075C	0xF0060304  AND	R3, R6, #4
0x0760	0xB10B    CBZ	R3, L_GPIO_Config32
;__Lib_GPIO_32F4xx.c, 119 :: 		
; mode start address is: 0 (R0)
0x0762	0x2001    MOVS	R0, #1
; mode end address is: 0 (R0)
0x0764	0xE000    B	L_GPIO_Config33
L_GPIO_Config32:
;__Lib_GPIO_32F4xx.c, 121 :: 		
; mode start address is: 0 (R0)
0x0766	0x2000    MOVS	R0, #0
; mode end address is: 0 (R0)
L_GPIO_Config33:
; mode start address is: 0 (R0)
; mode end address is: 0 (R0)
L_GPIO_Config31:
; mode start address is: 0 (R0)
; mode end address is: 0 (R0)
L_GPIO_Config29:
;__Lib_GPIO_32F4xx.c, 123 :: 		
; mode start address is: 0 (R0)
0x0768	0xF4062301  AND	R3, R6, #528384
0x076C	0xB10B    CBZ	R3, L_GPIO_Config34
;__Lib_GPIO_32F4xx.c, 124 :: 		
; speed start address is: 4 (R1)
0x076E	0x2103    MOVS	R1, #3
; speed end address is: 4 (R1)
0x0770	0xE00A    B	L_GPIO_Config35
L_GPIO_Config34:
;__Lib_GPIO_32F4xx.c, 125 :: 		
0x0772	0xF4066300  AND	R3, R6, #2048
0x0776	0xB10B    CBZ	R3, L_GPIO_Config36
;__Lib_GPIO_32F4xx.c, 126 :: 		
; speed start address is: 4 (R1)
0x0778	0x2102    MOVS	R1, #2
; speed end address is: 4 (R1)
0x077A	0xE005    B	L_GPIO_Config37
L_GPIO_Config36:
;__Lib_GPIO_32F4xx.c, 127 :: 		
0x077C	0xF4066380  AND	R3, R6, #1024
0x0780	0xB10B    CBZ	R3, L_GPIO_Config38
;__Lib_GPIO_32F4xx.c, 128 :: 		
; speed start address is: 4 (R1)
0x0782	0x2101    MOVS	R1, #1
; speed end address is: 4 (R1)
0x0784	0xE000    B	L_GPIO_Config39
L_GPIO_Config38:
;__Lib_GPIO_32F4xx.c, 130 :: 		
; speed start address is: 4 (R1)
0x0786	0x2100    MOVS	R1, #0
; speed end address is: 4 (R1)
L_GPIO_Config39:
; speed start address is: 4 (R1)
; speed end address is: 4 (R1)
L_GPIO_Config37:
; speed start address is: 4 (R1)
; speed end address is: 4 (R1)
L_GPIO_Config35:
;__Lib_GPIO_32F4xx.c, 132 :: 		
; speed start address is: 4 (R1)
0x0788	0xF0060320  AND	R3, R6, #32
0x078C	0xB10B    CBZ	R3, L_GPIO_Config40
;__Lib_GPIO_32F4xx.c, 133 :: 		
; otype start address is: 8 (R2)
0x078E	0x2201    MOVS	R2, #1
; otype end address is: 8 (R2)
0x0790	0xE000    B	L_GPIO_Config41
L_GPIO_Config40:
;__Lib_GPIO_32F4xx.c, 135 :: 		
; otype start address is: 8 (R2)
0x0792	0x2200    MOVS	R2, #0
; otype end address is: 8 (R2)
L_GPIO_Config41:
;__Lib_GPIO_32F4xx.c, 137 :: 		
; otype start address is: 8 (R2)
0x0794	0xF4067380  AND	R3, R6, #256
0x0798	0xB10B    CBZ	R3, L_GPIO_Config42
;__Lib_GPIO_32F4xx.c, 138 :: 		
; pull start address is: 12 (R3)
0x079A	0x2302    MOVS	R3, #2
; pull end address is: 12 (R3)
0x079C	0xE005    B	L_GPIO_Config43
L_GPIO_Config42:
;__Lib_GPIO_32F4xx.c, 139 :: 		
0x079E	0xF0060380  AND	R3, R6, #128
0x07A2	0xB10B    CBZ	R3, L_GPIO_Config44
;__Lib_GPIO_32F4xx.c, 140 :: 		
; pull start address is: 12 (R3)
0x07A4	0x2301    MOVS	R3, #1
; pull end address is: 12 (R3)
0x07A6	0xE000    B	L_GPIO_Config45
L_GPIO_Config44:
;__Lib_GPIO_32F4xx.c, 142 :: 		
; pull start address is: 12 (R3)
0x07A8	0x2300    MOVS	R3, #0
; pull end address is: 12 (R3)
L_GPIO_Config45:
; pull start address is: 12 (R3)
; pull end address is: 12 (R3)
L_GPIO_Config43:
;__Lib_GPIO_32F4xx.c, 146 :: 		
; pull start address is: 12 (R3)
; pinpos start address is: 40 (R10)
0x07AA	0xF2400A00  MOVW	R10, #0
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
; mode end address is: 0 (R0)
; speed end address is: 4 (R1)
; otype end address is: 8 (R2)
; pull end address is: 12 (R3)
; pinpos end address is: 40 (R10)
0x07AE	0x9201    STR	R2, [SP, #4]
0x07B0	0xFA1FF985  UXTH	R9, R5
0x07B4	0x46B0    MOV	R8, R6
0x07B6	0x4606    MOV	R6, R0
0x07B8	0x4618    MOV	R0, R3
0x07BA	0x460A    MOV	R2, R1
0x07BC	0x9901    LDR	R1, [SP, #4]
L_GPIO_Config46:
; pinpos start address is: 40 (R10)
; pin_mask start address is: 36 (R9)
; config start address is: 32 (R8)
; mode start address is: 24 (R6)
; speed start address is: 8 (R2)
; otype start address is: 4 (R1)
; pull start address is: 0 (R0)
; pull start address is: 0 (R0)
; pull end address is: 0 (R0)
; otype start address is: 4 (R1)
; otype end address is: 4 (R1)
; speed start address is: 8 (R2)
; speed end address is: 8 (R2)
; mode start address is: 24 (R6)
; mode end address is: 24 (R6)
; port start address is: 28 (R7)
; port end address is: 28 (R7)
; config start address is: 32 (R8)
; config end address is: 32 (R8)
; pin_mask start address is: 36 (R9)
; pin_mask end address is: 36 (R9)
0x07BE	0xF1BA0F10  CMP	R10, #16
0x07C2	0xF0808087  BCS	L_GPIO_Config47
; pull end address is: 0 (R0)
; otype end address is: 4 (R1)
; speed end address is: 8 (R2)
; mode end address is: 24 (R6)
; port end address is: 28 (R7)
; config end address is: 32 (R8)
; pin_mask end address is: 36 (R9)
;__Lib_GPIO_32F4xx.c, 148 :: 		
; pin_mask start address is: 36 (R9)
; config start address is: 32 (R8)
; port start address is: 28 (R7)
; mode start address is: 24 (R6)
; speed start address is: 8 (R2)
; otype start address is: 4 (R1)
; pull start address is: 0 (R0)
0x07C6	0xF04F0301  MOV	R3, #1
0x07CA	0xFA03F40A  LSL	R4, R3, R10
;__Lib_GPIO_32F4xx.c, 150 :: 		
0x07CE	0xEA090304  AND	R3, R9, R4, LSL #0
;__Lib_GPIO_32F4xx.c, 152 :: 		
0x07D2	0x42A3    CMP	R3, R4
0x07D4	0xF040807B  BNE	L_GPIO_Config49
;__Lib_GPIO_32F4xx.c, 154 :: 		
0x07D8	0xEA4F044A  LSL	R4, R10, #1
0x07DC	0xF04F0303  MOV	R3, #3
0x07E0	0x40A3    LSLS	R3, R4
0x07E2	0x43DC    MVN	R4, R3
0x07E4	0x683B    LDR	R3, [R7, #0]
0x07E6	0x4023    ANDS	R3, R4
0x07E8	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 155 :: 		
0x07EA	0xEA4F034A  LSL	R3, R10, #1
0x07EE	0xFA06F403  LSL	R4, R6, R3
0x07F2	0x683B    LDR	R3, [R7, #0]
0x07F4	0x4323    ORRS	R3, R4
0x07F6	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 157 :: 		
0x07F8	0xF008030C  AND	R3, R8, #12
0x07FC	0xB33B    CBZ	R3, L_GPIO_Config50
;__Lib_GPIO_32F4xx.c, 160 :: 		
0x07FE	0xF2070508  ADDW	R5, R7, #8
0x0802	0xEA4F044A  LSL	R4, R10, #1
0x0806	0xF04F0303  MOV	R3, #3
0x080A	0x40A3    LSLS	R3, R4
0x080C	0x43DC    MVN	R4, R3
0x080E	0x682B    LDR	R3, [R5, #0]
0x0810	0x4023    ANDS	R3, R4
0x0812	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 161 :: 		
0x0814	0xF2070508  ADDW	R5, R7, #8
0x0818	0xEA4F034A  LSL	R3, R10, #1
0x081C	0xFA02F403  LSL	R4, R2, R3
0x0820	0x682B    LDR	R3, [R5, #0]
0x0822	0x4323    ORRS	R3, R4
0x0824	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 164 :: 		
0x0826	0x1D3D    ADDS	R5, R7, #4
0x0828	0xFA1FF48A  UXTH	R4, R10
0x082C	0xF04F0301  MOV	R3, #1
0x0830	0x40A3    LSLS	R3, R4
0x0832	0x43DC    MVN	R4, R3
0x0834	0x682B    LDR	R3, [R5, #0]
0x0836	0x4023    ANDS	R3, R4
0x0838	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 165 :: 		
0x083A	0x1D3D    ADDS	R5, R7, #4
0x083C	0xFA1FF48A  UXTH	R4, R10
0x0840	0xB28B    UXTH	R3, R1
0x0842	0xFA03F404  LSL	R4, R3, R4
0x0846	0xB2A4    UXTH	R4, R4
0x0848	0x682B    LDR	R3, [R5, #0]
0x084A	0x4323    ORRS	R3, R4
0x084C	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 166 :: 		
L_GPIO_Config50:
;__Lib_GPIO_32F4xx.c, 169 :: 		
0x084E	0xF207050C  ADDW	R5, R7, #12
0x0852	0xFA1FF38A  UXTH	R3, R10
0x0856	0x005C    LSLS	R4, R3, #1
0x0858	0xB2A4    UXTH	R4, R4
0x085A	0xF04F0303  MOV	R3, #3
0x085E	0x40A3    LSLS	R3, R4
0x0860	0x43DC    MVN	R4, R3
0x0862	0x682B    LDR	R3, [R5, #0]
0x0864	0x4023    ANDS	R3, R4
0x0866	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 170 :: 		
0x0868	0xF207050C  ADDW	R5, R7, #12
0x086C	0xEA4F034A  LSL	R3, R10, #1
0x0870	0xFA00F403  LSL	R4, R0, R3
0x0874	0x682B    LDR	R3, [R5, #0]
0x0876	0x4323    ORRS	R3, R4
0x0878	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 172 :: 		
0x087A	0xF0080308  AND	R3, R8, #8
0x087E	0xB333    CBZ	R3, L_GPIO_Config51
;__Lib_GPIO_32F4xx.c, 173 :: 		
0x0880	0xF4080370  AND	R3, R8, #15728640
0x0884	0x0D1B    LSRS	R3, R3, #20
0x0886	0xF88D300C  STRB	R3, [SP, #12]
;__Lib_GPIO_32F4xx.c, 174 :: 		
0x088A	0xF1BA0F07  CMP	R10, #7
0x088E	0xD905    BLS	L_GPIO_Config52
;__Lib_GPIO_32F4xx.c, 175 :: 		
0x0890	0xF2070324  ADDW	R3, R7, #36
0x0894	0x9302    STR	R3, [SP, #8]
;__Lib_GPIO_32F4xx.c, 176 :: 		
0x0896	0xF1AA0508  SUB	R5, R10, #8
; pos start address is: 20 (R5)
;__Lib_GPIO_32F4xx.c, 177 :: 		
; pos end address is: 20 (R5)
0x089A	0xE003    B	L_GPIO_Config53
L_GPIO_Config52:
;__Lib_GPIO_32F4xx.c, 178 :: 		
0x089C	0xF2070320  ADDW	R3, R7, #32
0x08A0	0x9302    STR	R3, [SP, #8]
;__Lib_GPIO_32F4xx.c, 179 :: 		
; pos start address is: 20 (R5)
0x08A2	0x4655    MOV	R5, R10
; pos end address is: 20 (R5)
;__Lib_GPIO_32F4xx.c, 180 :: 		
L_GPIO_Config53:
;__Lib_GPIO_32F4xx.c, 181 :: 		
; pos start address is: 20 (R5)
0x08A4	0x00AC    LSLS	R4, R5, #2
0x08A6	0xF04F030F  MOV	R3, #15
0x08AA	0x40A3    LSLS	R3, R4
0x08AC	0x43DC    MVN	R4, R3
0x08AE	0x9B02    LDR	R3, [SP, #8]
0x08B0	0x681B    LDR	R3, [R3, #0]
0x08B2	0xEA030404  AND	R4, R3, R4, LSL #0
0x08B6	0x9B02    LDR	R3, [SP, #8]
0x08B8	0x601C    STR	R4, [R3, #0]
;__Lib_GPIO_32F4xx.c, 182 :: 		
0x08BA	0xF89D400C  LDRB	R4, [SP, #12]
0x08BE	0x00AB    LSLS	R3, R5, #2
; pos end address is: 20 (R5)
0x08C0	0x409C    LSLS	R4, R3
0x08C2	0x9B02    LDR	R3, [SP, #8]
0x08C4	0x681B    LDR	R3, [R3, #0]
0x08C6	0xEA430404  ORR	R4, R3, R4, LSL #0
0x08CA	0x9B02    LDR	R3, [SP, #8]
0x08CC	0x601C    STR	R4, [R3, #0]
;__Lib_GPIO_32F4xx.c, 183 :: 		
L_GPIO_Config51:
;__Lib_GPIO_32F4xx.c, 185 :: 		
L_GPIO_Config49:
;__Lib_GPIO_32F4xx.c, 146 :: 		
0x08CE	0xF10A0A01  ADD	R10, R10, #1
;__Lib_GPIO_32F4xx.c, 186 :: 		
; pull end address is: 0 (R0)
; otype end address is: 4 (R1)
; speed end address is: 8 (R2)
; mode end address is: 24 (R6)
; port end address is: 28 (R7)
; config end address is: 32 (R8)
; pin_mask end address is: 36 (R9)
; pinpos end address is: 40 (R10)
0x08D2	0xE774    B	L_GPIO_Config46
L_GPIO_Config47:
;__Lib_GPIO_32F4xx.c, 187 :: 		
L_end_GPIO_Config:
0x08D4	0xF8DDE000  LDR	LR, [SP, #0]
0x08D8	0xB004    ADD	SP, SP, #16
0x08DA	0x4770    BX	LR
0x08DC	0xFC00FFFF  	#-1024
0x08E0	0x0000FFFF  	#-65536
0x08E4	0x00140008  	#524308
; end of _GPIO_Config
_GPIO_Clk_Enable:
;__Lib_GPIO_32F4xx.c, 26 :: 		
; gpio_port start address is: 0 (R0)
0x0290	0xB081    SUB	SP, SP, #4
; gpio_port end address is: 0 (R0)
; gpio_port start address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 28 :: 		
0x0292	0x491E    LDR	R1, [PC, #120]
0x0294	0xEA000101  AND	R1, R0, R1, LSL #0
; gpio_port end address is: 0 (R0)
; prt start address is: 0 (R0)
0x0298	0x4608    MOV	R0, R1
;__Lib_GPIO_32F4xx.c, 29 :: 		
; pos start address is: 8 (R2)
0x029A	0x2200    MOVS	R2, #0
;__Lib_GPIO_32F4xx.c, 30 :: 		
0x029C	0xE012    B	L_GPIO_Clk_Enable0
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
;__Lib_GPIO_32F4xx.c, 31 :: 		
L_GPIO_Clk_Enable2:
; pos start address is: 0 (R0)
0x029E	0x2001    MOVS	R0, #1
; pos end address is: 0 (R0)
0x02A0	0xE02C    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 32 :: 		
L_GPIO_Clk_Enable3:
; pos start address is: 0 (R0)
0x02A2	0x2002    MOVS	R0, #2
; pos end address is: 0 (R0)
0x02A4	0xE02A    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 33 :: 		
L_GPIO_Clk_Enable4:
; pos start address is: 0 (R0)
0x02A6	0x2004    MOVS	R0, #4
; pos end address is: 0 (R0)
0x02A8	0xE028    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 34 :: 		
L_GPIO_Clk_Enable5:
; pos start address is: 0 (R0)
0x02AA	0x2008    MOVS	R0, #8
; pos end address is: 0 (R0)
0x02AC	0xE026    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 35 :: 		
L_GPIO_Clk_Enable6:
; pos start address is: 0 (R0)
0x02AE	0x2010    MOVS	R0, #16
; pos end address is: 0 (R0)
0x02B0	0xE024    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 36 :: 		
L_GPIO_Clk_Enable7:
; pos start address is: 0 (R0)
0x02B2	0x2020    MOVS	R0, #32
; pos end address is: 0 (R0)
0x02B4	0xE022    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 37 :: 		
L_GPIO_Clk_Enable8:
; pos start address is: 0 (R0)
0x02B6	0x2040    MOVS	R0, #64
; pos end address is: 0 (R0)
0x02B8	0xE020    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 38 :: 		
L_GPIO_Clk_Enable9:
; pos start address is: 0 (R0)
0x02BA	0x2080    MOVS	R0, #128
; pos end address is: 0 (R0)
0x02BC	0xE01E    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 39 :: 		
L_GPIO_Clk_Enable10:
; pos start address is: 0 (R0)
0x02BE	0xF2401000  MOVW	R0, #256
; pos end address is: 0 (R0)
0x02C2	0xE01B    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 40 :: 		
L_GPIO_Clk_Enable0:
; pos start address is: 8 (R2)
; prt start address is: 0 (R0)
0x02C4	0x4912    LDR	R1, [PC, #72]
0x02C6	0x4288    CMP	R0, R1
0x02C8	0xD0E9    BEQ	L_GPIO_Clk_Enable2
0x02CA	0x4912    LDR	R1, [PC, #72]
0x02CC	0x4288    CMP	R0, R1
0x02CE	0xD0E8    BEQ	L_GPIO_Clk_Enable3
0x02D0	0x4911    LDR	R1, [PC, #68]
0x02D2	0x4288    CMP	R0, R1
0x02D4	0xD0E7    BEQ	L_GPIO_Clk_Enable4
0x02D6	0x4911    LDR	R1, [PC, #68]
0x02D8	0x4288    CMP	R0, R1
0x02DA	0xD0E6    BEQ	L_GPIO_Clk_Enable5
0x02DC	0x4910    LDR	R1, [PC, #64]
0x02DE	0x4288    CMP	R0, R1
0x02E0	0xD0E5    BEQ	L_GPIO_Clk_Enable6
0x02E2	0x4910    LDR	R1, [PC, #64]
0x02E4	0x4288    CMP	R0, R1
0x02E6	0xD0E4    BEQ	L_GPIO_Clk_Enable7
0x02E8	0x490F    LDR	R1, [PC, #60]
0x02EA	0x4288    CMP	R0, R1
0x02EC	0xD0E3    BEQ	L_GPIO_Clk_Enable8
0x02EE	0x490F    LDR	R1, [PC, #60]
0x02F0	0x4288    CMP	R0, R1
0x02F2	0xD0E2    BEQ	L_GPIO_Clk_Enable9
0x02F4	0x490E    LDR	R1, [PC, #56]
0x02F6	0x4288    CMP	R0, R1
0x02F8	0xD0E1    BEQ	L_GPIO_Clk_Enable10
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
0x02FA	0x4610    MOV	R0, R2
L_GPIO_Clk_Enable1:
;__Lib_GPIO_32F4xx.c, 42 :: 		
; pos start address is: 0 (R0)
0x02FC	0x490D    LDR	R1, [PC, #52]
0x02FE	0x6809    LDR	R1, [R1, #0]
0x0300	0xEA410200  ORR	R2, R1, R0, LSL #0
; pos end address is: 0 (R0)
0x0304	0x490B    LDR	R1, [PC, #44]
0x0306	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F4xx.c, 43 :: 		
L_end_GPIO_Clk_Enable:
0x0308	0xB001    ADD	SP, SP, #4
0x030A	0x4770    BX	LR
0x030C	0xFC00FFFF  	#-1024
0x0310	0x00004002  	#1073872896
0x0314	0x04004002  	#1073873920
0x0318	0x08004002  	#1073874944
0x031C	0x0C004002  	#1073875968
0x0320	0x10004002  	#1073876992
0x0324	0x14004002  	#1073878016
0x0328	0x18004002  	#1073879040
0x032C	0x1C004002  	#1073880064
0x0330	0x20004002  	#1073881088
0x0334	0x38304002  	RCC_AHB1ENR+0
; end of _GPIO_Clk_Enable
_GPIO_Digital_Input:
;__Lib_GPIO_32F4xx.c, 237 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x0994	0xB081    SUB	SP, SP, #4
0x0996	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 238 :: 		
0x099A	0xF04F0242  MOV	R2, #66
0x099E	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x09A0	0xF7FFFE8A  BL	_GPIO_Config+0
;__Lib_GPIO_32F4xx.c, 239 :: 		
L_end_GPIO_Digital_Input:
0x09A4	0xF8DDE000  LDR	LR, [SP, #0]
0x09A8	0xB001    ADD	SP, SP, #4
0x09AA	0x4770    BX	LR
; end of _GPIO_Digital_Input
_init_tim2_input_capture:
;input_capture_demo.c, 80 :: 		void init_tim2_input_capture() {
0x0CAC	0xB081    SUB	SP, SP, #4
0x0CAE	0xF8CDE000  STR	LR, [SP, #0]
;input_capture_demo.c, 82 :: 		RCC_APB1ENR.TIM2EN = 1;                                                    // Enable clock gating for timer module 2
0x0CB2	0x2201    MOVS	R2, #1
0x0CB4	0xB252    SXTB	R2, R2
0x0CB6	0x4817    LDR	R0, [PC, #92]
0x0CB8	0x6002    STR	R2, [R0, #0]
;input_capture_demo.c, 83 :: 		TIM2_CR1.CEN = 0;                                                          // Disable timer/counter
0x0CBA	0x2100    MOVS	R1, #0
0x0CBC	0xB249    SXTB	R1, R1
0x0CBE	0x4816    LDR	R0, [PC, #88]
0x0CC0	0x6001    STR	R1, [R0, #0]
;input_capture_demo.c, 84 :: 		TIM2_PSC = TIMER_PRESCALER;                                                // Set timer 2 prescaler (need to determine value)
0x0CC2	0xF6402140  MOVW	R1, #2624
0x0CC6	0x4815    LDR	R0, [PC, #84]
0x0CC8	0x6001    STR	R1, [R0, #0]
;input_capture_demo.c, 85 :: 		TIM2_ARR = TIMER_RELOAD_VALUE;                                             // Set timer 2 overflow value at max
0x0CCA	0xF64F11FF  MOVW	R1, #63999
0x0CCE	0x4814    LDR	R0, [PC, #80]
0x0CD0	0x6001    STR	R1, [R0, #0]
;input_capture_demo.c, 86 :: 		TIM2_CR1 |= 0x10;                                                          // Set counter direction as upcounting (DIR bit)
0x0CD2	0x4814    LDR	R0, [PC, #80]
0x0CD4	0x6800    LDR	R0, [R0, #0]
0x0CD6	0xF0400110  ORR	R1, R0, #16
0x0CDA	0x4812    LDR	R0, [PC, #72]
0x0CDC	0x6001    STR	R1, [R0, #0]
;input_capture_demo.c, 87 :: 		TIM2_CCMR1_Input |= 0x01;                                                  // Set capture channel 1 as input (CC1S = 01)
0x0CDE	0x4812    LDR	R0, [PC, #72]
0x0CE0	0x6800    LDR	R0, [R0, #0]
0x0CE2	0xF0400101  ORR	R1, R0, #1
0x0CE6	0x4810    LDR	R0, [PC, #64]
0x0CE8	0x6001    STR	R1, [R0, #0]
;input_capture_demo.c, 88 :: 		TIM2_CCER.CC1P = 1;                                                        // Set capture on rising edge event
0x0CEA	0x4810    LDR	R0, [PC, #64]
0x0CEC	0x6002    STR	R2, [R0, #0]
;input_capture_demo.c, 89 :: 		TIM2_CCER.CC1E = 1;                                                        // Enable capture on channel 1
0x0CEE	0x4810    LDR	R0, [PC, #64]
0x0CF0	0x6002    STR	R2, [R0, #0]
;input_capture_demo.c, 90 :: 		TIM2_DIER.CC1IE = 1;                                                       // Enable capture 1 interrupt
0x0CF2	0x4810    LDR	R0, [PC, #64]
0x0CF4	0x6002    STR	R2, [R0, #0]
;input_capture_demo.c, 91 :: 		TIM2_DIER.UIE = 1;                                                         // CC1 Update Interrupt Enable
0x0CF6	0x4810    LDR	R0, [PC, #64]
0x0CF8	0x6002    STR	R2, [R0, #0]
;input_capture_demo.c, 92 :: 		NVIC_IntEnable(IVT_INT_TIM2);                                              // Enable timer 2 interrupt
0x0CFA	0xF240002C  MOVW	R0, #44
0x0CFE	0xF000F81D  BL	_NVIC_IntEnable+0
;input_capture_demo.c, 94 :: 		TIM2_CR1.CEN = 1;                                                          // Enable timer/counter
0x0D02	0x2101    MOVS	R1, #1
0x0D04	0xB249    SXTB	R1, R1
0x0D06	0x4804    LDR	R0, [PC, #16]
0x0D08	0x6001    STR	R1, [R0, #0]
;input_capture_demo.c, 95 :: 		}
L_end_init_tim2_input_capture:
0x0D0A	0xF8DDE000  LDR	LR, [SP, #0]
0x0D0E	0xB001    ADD	SP, SP, #4
0x0D10	0x4770    BX	LR
0x0D12	0xBF00    NOP
0x0D14	0x08004247  	RCC_APB1ENR+0
0x0D18	0x00004200  	TIM2_CR1+0
0x0D1C	0x00284000  	TIM2_PSC+0
0x0D20	0x002C4000  	TIM2_ARR+0
0x0D24	0x00004000  	TIM2_CR1+0
0x0D28	0x00184000  	TIM2_CCMR1_Input+0
0x0D2C	0x04044200  	TIM2_CCER+0
0x0D30	0x04004200  	TIM2_CCER+0
0x0D34	0x01844200  	TIM2_DIER+0
0x0D38	0x01804200  	TIM2_DIER+0
; end of _init_tim2_input_capture
_init_serial_comm:
;input_capture_demo.c, 152 :: 		void init_serial_comm() {
0x0C80	0xB081    SUB	SP, SP, #4
0x0C82	0xF8CDE000  STR	LR, [SP, #0]
;input_capture_demo.c, 154 :: 		UART1_Init(UART_BAUD_RATE);                                                // Configure UART 1
0x0C86	0xF44F30E1  MOV	R0, #115200
0x0C8A	0xF7FFFE2D  BL	_UART1_Init+0
;input_capture_demo.c, 155 :: 		Delay_ms(200);                                                             // Wait for UART to stabilize
0x0C8E	0xF24E57FE  MOVW	R7, #58878
0x0C92	0xF2C007AA  MOVT	R7, #170
0x0C96	0xBF00    NOP
0x0C98	0xBF00    NOP
L_init_serial_comm5:
0x0C9A	0x1E7F    SUBS	R7, R7, #1
0x0C9C	0xD1FD    BNE	L_init_serial_comm5
0x0C9E	0xBF00    NOP
0x0CA0	0xBF00    NOP
0x0CA2	0xBF00    NOP
;input_capture_demo.c, 156 :: 		}
L_end_init_serial_comm:
0x0CA4	0xF8DDE000  LDR	LR, [SP, #0]
0x0CA8	0xB001    ADD	SP, SP, #4
0x0CAA	0x4770    BX	LR
; end of _init_serial_comm
_UART1_Init:
;__Lib_UART_123_45_6.c, 439 :: 		
; baud_rate start address is: 0 (R0)
0x08E8	0xB081    SUB	SP, SP, #4
0x08EA	0xF8CDE000  STR	LR, [SP, #0]
; baud_rate end address is: 0 (R0)
; baud_rate start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 440 :: 		
0x08EE	0x4A09    LDR	R2, [PC, #36]
0x08F0	0xF2400100  MOVW	R1, #0
0x08F4	0xB404    PUSH	(R2)
0x08F6	0xB402    PUSH	(R1)
0x08F8	0xF2400300  MOVW	R3, #0
0x08FC	0xF2400200  MOVW	R2, #0
0x0900	0x4601    MOV	R1, R0
; baud_rate end address is: 0 (R0)
0x0902	0x4805    LDR	R0, [PC, #20]
0x0904	0xF7FFFD8E  BL	__Lib_UART_123_45_6_UARTx_Init_Advanced+0
0x0908	0xB002    ADD	SP, SP, #8
;__Lib_UART_123_45_6.c, 441 :: 		
L_end_UART1_Init:
0x090A	0xF8DDE000  LDR	LR, [SP, #0]
0x090E	0xB001    ADD	SP, SP, #4
0x0910	0x4770    BX	LR
0x0912	0xBF00    NOP
0x0914	0x14400000  	__GPIO_MODULE_USART1_PA9_10+0
0x0918	0x10004001  	USART1_SR+0
; end of _UART1_Init
__Lib_UART_123_45_6_UARTx_Init_Advanced:
;__Lib_UART_123_45_6.c, 319 :: 		
; parity start address is: 12 (R3)
; baud_rate start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x0424	0xB08B    SUB	SP, SP, #44
0x0426	0xF8CDE000  STR	LR, [SP, #0]
0x042A	0xB29A    UXTH	R2, R3
; parity end address is: 12 (R3)
; baud_rate end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; baud_rate start address is: 4 (R1)
; parity start address is: 8 (R2)
; stop_bits start address is: 12 (R3)
0x042C	0xF8BD302C  LDRH	R3, [SP, #44]
; module start address is: 24 (R6)
0x0430	0x9E0C    LDR	R6, [SP, #48]
;__Lib_UART_123_45_6.c, 323 :: 		
0x0432	0xAC06    ADD	R4, SP, #24
0x0434	0xF8AD3004  STRH	R3, [SP, #4]
0x0438	0xF8AD2008  STRH	R2, [SP, #8]
0x043C	0x9103    STR	R1, [SP, #12]
0x043E	0x9004    STR	R0, [SP, #16]
0x0440	0x4620    MOV	R0, R4
0x0442	0xF7FFFF79  BL	_RCC_GetClocksFrequency+0
0x0446	0x9804    LDR	R0, [SP, #16]
0x0448	0x9903    LDR	R1, [SP, #12]
0x044A	0xF8BD2008  LDRH	R2, [SP, #8]
0x044E	0xF8BD3004  LDRH	R3, [SP, #4]
;__Lib_UART_123_45_6.c, 325 :: 		
0x0452	0x4C71    LDR	R4, [PC, #452]
0x0454	0x42A0    CMP	R0, R4
0x0456	0xD112    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced15
;__Lib_UART_123_45_6.c, 326 :: 		
0x0458	0x2501    MOVS	R5, #1
0x045A	0xB26D    SXTB	R5, R5
0x045C	0x4C6F    LDR	R4, [PC, #444]
0x045E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 327 :: 		
0x0460	0x4D6F    LDR	R5, [PC, #444]
0x0462	0x4C70    LDR	R4, [PC, #448]
0x0464	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 328 :: 		
0x0466	0x4D70    LDR	R5, [PC, #448]
0x0468	0x4C70    LDR	R4, [PC, #448]
0x046A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 329 :: 		
0x046C	0x4D70    LDR	R5, [PC, #448]
0x046E	0x4C71    LDR	R4, [PC, #452]
0x0470	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 330 :: 		
0x0472	0x4D71    LDR	R5, [PC, #452]
0x0474	0x4C71    LDR	R4, [PC, #452]
0x0476	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 331 :: 		
0x0478	0x9C09    LDR	R4, [SP, #36]
0x047A	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 332 :: 		
0x047C	0xE06C    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced16
L___Lib_UART_123_45_6_UARTx_Init_Advanced15:
;__Lib_UART_123_45_6.c, 333 :: 		
0x047E	0x4C70    LDR	R4, [PC, #448]
0x0480	0x42A0    CMP	R0, R4
0x0482	0xD112    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced17
;__Lib_UART_123_45_6.c, 334 :: 		
0x0484	0x2501    MOVS	R5, #1
0x0486	0xB26D    SXTB	R5, R5
0x0488	0x4C6E    LDR	R4, [PC, #440]
0x048A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 335 :: 		
0x048C	0x4D6E    LDR	R5, [PC, #440]
0x048E	0x4C65    LDR	R4, [PC, #404]
0x0490	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 336 :: 		
0x0492	0x4D6E    LDR	R5, [PC, #440]
0x0494	0x4C65    LDR	R4, [PC, #404]
0x0496	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 337 :: 		
0x0498	0x4D6D    LDR	R5, [PC, #436]
0x049A	0x4C66    LDR	R4, [PC, #408]
0x049C	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 338 :: 		
0x049E	0x4D6D    LDR	R5, [PC, #436]
0x04A0	0x4C66    LDR	R4, [PC, #408]
0x04A2	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 339 :: 		
0x04A4	0x9C08    LDR	R4, [SP, #32]
0x04A6	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 340 :: 		
0x04A8	0xE056    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced18
L___Lib_UART_123_45_6_UARTx_Init_Advanced17:
;__Lib_UART_123_45_6.c, 341 :: 		
0x04AA	0x4C6B    LDR	R4, [PC, #428]
0x04AC	0x42A0    CMP	R0, R4
0x04AE	0xD112    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced19
;__Lib_UART_123_45_6.c, 342 :: 		
0x04B0	0x2501    MOVS	R5, #1
0x04B2	0xB26D    SXTB	R5, R5
0x04B4	0x4C69    LDR	R4, [PC, #420]
0x04B6	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 343 :: 		
0x04B8	0x4D69    LDR	R5, [PC, #420]
0x04BA	0x4C5A    LDR	R4, [PC, #360]
0x04BC	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 344 :: 		
0x04BE	0x4D69    LDR	R5, [PC, #420]
0x04C0	0x4C5A    LDR	R4, [PC, #360]
0x04C2	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 345 :: 		
0x04C4	0x4D68    LDR	R5, [PC, #416]
0x04C6	0x4C5B    LDR	R4, [PC, #364]
0x04C8	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 346 :: 		
0x04CA	0x4D68    LDR	R5, [PC, #416]
0x04CC	0x4C5B    LDR	R4, [PC, #364]
0x04CE	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 347 :: 		
0x04D0	0x9C08    LDR	R4, [SP, #32]
0x04D2	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 348 :: 		
0x04D4	0xE040    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced20
L___Lib_UART_123_45_6_UARTx_Init_Advanced19:
;__Lib_UART_123_45_6.c, 349 :: 		
0x04D6	0x4C66    LDR	R4, [PC, #408]
0x04D8	0x42A0    CMP	R0, R4
0x04DA	0xD112    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced21
;__Lib_UART_123_45_6.c, 350 :: 		
0x04DC	0x2501    MOVS	R5, #1
0x04DE	0xB26D    SXTB	R5, R5
0x04E0	0x4C64    LDR	R4, [PC, #400]
0x04E2	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 351 :: 		
0x04E4	0x4D64    LDR	R5, [PC, #400]
0x04E6	0x4C4F    LDR	R4, [PC, #316]
0x04E8	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 352 :: 		
0x04EA	0x4D64    LDR	R5, [PC, #400]
0x04EC	0x4C4F    LDR	R4, [PC, #316]
0x04EE	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 353 :: 		
0x04F0	0x4D63    LDR	R5, [PC, #396]
0x04F2	0x4C50    LDR	R4, [PC, #320]
0x04F4	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 354 :: 		
0x04F6	0x4D63    LDR	R5, [PC, #396]
0x04F8	0x4C50    LDR	R4, [PC, #320]
0x04FA	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 355 :: 		
0x04FC	0x9C08    LDR	R4, [SP, #32]
0x04FE	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 356 :: 		
0x0500	0xE02A    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced22
L___Lib_UART_123_45_6_UARTx_Init_Advanced21:
;__Lib_UART_123_45_6.c, 357 :: 		
0x0502	0x4C61    LDR	R4, [PC, #388]
0x0504	0x42A0    CMP	R0, R4
0x0506	0xD112    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced23
;__Lib_UART_123_45_6.c, 358 :: 		
0x0508	0x2501    MOVS	R5, #1
0x050A	0xB26D    SXTB	R5, R5
0x050C	0x4C5F    LDR	R4, [PC, #380]
0x050E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 359 :: 		
0x0510	0x4D5F    LDR	R5, [PC, #380]
0x0512	0x4C44    LDR	R4, [PC, #272]
0x0514	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 360 :: 		
0x0516	0x4D5F    LDR	R5, [PC, #380]
0x0518	0x4C44    LDR	R4, [PC, #272]
0x051A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 361 :: 		
0x051C	0x4D5E    LDR	R5, [PC, #376]
0x051E	0x4C45    LDR	R4, [PC, #276]
0x0520	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 362 :: 		
0x0522	0x4D5E    LDR	R5, [PC, #376]
0x0524	0x4C45    LDR	R4, [PC, #276]
0x0526	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 363 :: 		
0x0528	0x9C08    LDR	R4, [SP, #32]
0x052A	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 364 :: 		
0x052C	0xE014    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced24
L___Lib_UART_123_45_6_UARTx_Init_Advanced23:
;__Lib_UART_123_45_6.c, 365 :: 		
0x052E	0x4C5C    LDR	R4, [PC, #368]
0x0530	0x42A0    CMP	R0, R4
0x0532	0xD111    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced25
;__Lib_UART_123_45_6.c, 366 :: 		
0x0534	0x2501    MOVS	R5, #1
0x0536	0xB26D    SXTB	R5, R5
0x0538	0x4C5A    LDR	R4, [PC, #360]
0x053A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 367 :: 		
0x053C	0x4D5A    LDR	R5, [PC, #360]
0x053E	0x4C39    LDR	R4, [PC, #228]
0x0540	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 368 :: 		
0x0542	0x4D5A    LDR	R5, [PC, #360]
0x0544	0x4C39    LDR	R4, [PC, #228]
0x0546	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 369 :: 		
0x0548	0x4D59    LDR	R5, [PC, #356]
0x054A	0x4C3A    LDR	R4, [PC, #232]
0x054C	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 370 :: 		
0x054E	0x4D59    LDR	R5, [PC, #356]
0x0550	0x4C3A    LDR	R4, [PC, #232]
0x0552	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 371 :: 		
0x0554	0x9C09    LDR	R4, [SP, #36]
0x0556	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 372 :: 		
L___Lib_UART_123_45_6_UARTx_Init_Advanced25:
L___Lib_UART_123_45_6_UARTx_Init_Advanced24:
L___Lib_UART_123_45_6_UARTx_Init_Advanced22:
L___Lib_UART_123_45_6_UARTx_Init_Advanced20:
L___Lib_UART_123_45_6_UARTx_Init_Advanced18:
L___Lib_UART_123_45_6_UARTx_Init_Advanced16:
;__Lib_UART_123_45_6.c, 374 :: 		
0x0558	0xF8AD3004  STRH	R3, [SP, #4]
; module end address is: 24 (R6)
0x055C	0xF8AD2008  STRH	R2, [SP, #8]
0x0560	0x9103    STR	R1, [SP, #12]
0x0562	0x9004    STR	R0, [SP, #16]
0x0564	0x4630    MOV	R0, R6
0x0566	0xF7FFFF29  BL	_GPIO_Alternate_Function_Enable+0
0x056A	0x9804    LDR	R0, [SP, #16]
0x056C	0x9903    LDR	R1, [SP, #12]
0x056E	0xF8BD2008  LDRH	R2, [SP, #8]
0x0572	0xF8BD3004  LDRH	R3, [SP, #4]
;__Lib_UART_123_45_6.c, 376 :: 		
0x0576	0xF2000510  ADDW	R5, R0, #16
0x057A	0x2400    MOVS	R4, #0
0x057C	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 377 :: 		
0x057E	0xF2000510  ADDW	R5, R0, #16
0x0582	0x682C    LDR	R4, [R5, #0]
0x0584	0x431C    ORRS	R4, R3
; stop_bits end address is: 12 (R3)
0x0586	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 378 :: 		
0x0588	0xF200050C  ADDW	R5, R0, #12
0x058C	0x2400    MOVS	R4, #0
0x058E	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 380 :: 		
0x0590	0xB11A    CBZ	R2, L___Lib_UART_123_45_6_UARTx_Init_Advanced40
;__Lib_UART_123_45_6.c, 381 :: 		
0x0592	0xF4426280  ORR	R2, R2, #1024
0x0596	0xB292    UXTH	R2, R2
; parity end address is: 8 (R2)
;__Lib_UART_123_45_6.c, 382 :: 		
0x0598	0xE7FF    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced26
L___Lib_UART_123_45_6_UARTx_Init_Advanced40:
;__Lib_UART_123_45_6.c, 380 :: 		
;__Lib_UART_123_45_6.c, 382 :: 		
L___Lib_UART_123_45_6_UARTx_Init_Advanced26:
;__Lib_UART_123_45_6.c, 384 :: 		
; parity start address is: 8 (R2)
0x059A	0xF200050C  ADDW	R5, R0, #12
0x059E	0x682C    LDR	R4, [R5, #0]
0x05A0	0x4314    ORRS	R4, R2
; parity end address is: 8 (R2)
0x05A2	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 386 :: 		
0x05A4	0xF200060C  ADDW	R6, R0, #12
0x05A8	0x2501    MOVS	R5, #1
0x05AA	0x6834    LDR	R4, [R6, #0]
0x05AC	0xF365344D  BFI	R4, R5, #13, #1
0x05B0	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45_6.c, 387 :: 		
0x05B2	0xF200060C  ADDW	R6, R0, #12
0x05B6	0x2501    MOVS	R5, #1
0x05B8	0x6834    LDR	R4, [R6, #0]
0x05BA	0xF36504C3  BFI	R4, R5, #3, #1
0x05BE	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45_6.c, 388 :: 		
0x05C0	0xF200060C  ADDW	R6, R0, #12
0x05C4	0x2501    MOVS	R5, #1
0x05C6	0x6834    LDR	R4, [R6, #0]
0x05C8	0xF3650482  BFI	R4, R5, #2, #1
0x05CC	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45_6.c, 389 :: 		
0x05CE	0xF2000514  ADDW	R5, R0, #20
0x05D2	0x2400    MOVS	R4, #0
0x05D4	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 394 :: 		
0x05D6	0x9D05    LDR	R5, [SP, #20]
0x05D8	0x2419    MOVS	R4, #25
0x05DA	0x4365    MULS	R5, R4, R5
0x05DC	0x008C    LSLS	R4, R1, #2
; baud_rate end address is: 4 (R1)
0x05DE	0xFBB5F7F4  UDIV	R7, R5, R4
;__Lib_UART_123_45_6.c, 395 :: 		
0x05E2	0x2464    MOVS	R4, #100
0x05E4	0xFBB7F4F4  UDIV	R4, R7, R4
0x05E8	0x0126    LSLS	R6, R4, #4
;__Lib_UART_123_45_6.c, 397 :: 		
0x05EA	0x0935    LSRS	R5, R6, #4
0x05EC	0x2464    MOVS	R4, #100
0x05EE	0x436C    MULS	R4, R5, R4
0x05F0	0x1B3C    SUB	R4, R7, R4
;__Lib_UART_123_45_6.c, 398 :: 		
0x05F2	0x0124    LSLS	R4, R4, #4
0x05F4	0xF2040532  ADDW	R5, R4, #50
0x05F8	0x2464    MOVS	R4, #100
0x05FA	0xFBB5F4F4  UDIV	R4, R5, R4
0x05FE	0xF004040F  AND	R4, R4, #15
0x0602	0xEA460404  ORR	R4, R6, R4, LSL #0
;__Lib_UART_123_45_6.c, 400 :: 		
0x0606	0xF2000508  ADDW	R5, R0, #8
; UART_Base end address is: 0 (R0)
0x060A	0xB2A4    UXTH	R4, R4
0x060C	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 401 :: 		
L_end_UARTx_Init_Advanced:
0x060E	0xF8DDE000  LDR	LR, [SP, #0]
0x0612	0xB00B    ADD	SP, SP, #44
0x0614	0x4770    BX	LR
0x0616	0xBF00    NOP
0x0618	0x10004001  	USART1_SR+0
0x061C	0x08904247  	RCC_APB2ENR+0
0x0620	0xFFFFFFFF  	_UART1_Write+0
0x0624	0x00A42000  	_UART_Wr_Ptr+0
0x0628	0xFFFFFFFF  	_UART1_Read+0
0x062C	0x00A82000  	_UART_Rd_Ptr+0
0x0630	0xFFFFFFFF  	_UART1_Data_Ready+0
0x0634	0x00AC2000  	_UART_Rdy_Ptr+0
0x0638	0xFFFFFFFF  	_UART1_Tx_Idle+0
0x063C	0x00B02000  	_UART_Tx_Idle_Ptr+0
0x0640	0x44004000  	USART2_SR+0
0x0644	0x08444247  	RCC_APB1ENR+0
0x0648	0xFFFFFFFF  	_UART2_Write+0
0x064C	0xFFFFFFFF  	_UART2_Read+0
0x0650	0xFFFFFFFF  	_UART2_Data_Ready+0
0x0654	0xFFFFFFFF  	_UART2_Tx_Idle+0
0x0658	0x48004000  	USART3_SR+0
0x065C	0x08484247  	RCC_APB1ENR+0
0x0660	0xFFFFFFFF  	_UART3_Write+0
0x0664	0xFFFFFFFF  	_UART3_Read+0
0x0668	0xFFFFFFFF  	_UART3_Data_Ready+0
0x066C	0xFFFFFFFF  	_UART3_Tx_Idle+0
0x0670	0x4C004000  	UART4_SR+0
0x0674	0x084C4247  	RCC_APB1ENR+0
0x0678	0xFFFFFFFF  	_UART4_Write+0
0x067C	0xFFFFFFFF  	_UART4_Read+0
0x0680	0xFFFFFFFF  	_UART4_Data_Ready+0
0x0684	0xFFFFFFFF  	_UART4_Tx_Idle+0
0x0688	0x50004000  	UART5_SR+0
0x068C	0x08504247  	RCC_APB1ENR+0
0x0690	0xFFFFFFFF  	_UART5_Write+0
0x0694	0xFFFFFFFF  	_UART5_Read+0
0x0698	0xFFFFFFFF  	_UART5_Data_Ready+0
0x069C	0xFFFFFFFF  	_UART5_Tx_Idle+0
0x06A0	0x14004001  	USART6_SR+0
0x06A4	0x08944247  	RCC_APB2ENR+0
0x06A8	0xFFFFFFFF  	_UART6_Write+0
0x06AC	0xFFFFFFFF  	_UART6_Read+0
0x06B0	0xFFFFFFFF  	_UART6_Data_Ready+0
0x06B4	0xFFFFFFFF  	_UART6_Tx_Idle+0
; end of __Lib_UART_123_45_6_UARTx_Init_Advanced
_RCC_GetClocksFrequency:
;__Lib_System_4XX.c, 389 :: 		
; RCC_Clocks start address is: 0 (R0)
0x0338	0xB082    SUB	SP, SP, #8
0x033A	0xF8CDE000  STR	LR, [SP, #0]
0x033E	0x4603    MOV	R3, R0
; RCC_Clocks end address is: 0 (R0)
; RCC_Clocks start address is: 12 (R3)
;__Lib_System_4XX.c, 391 :: 		
;__Lib_System_4XX.c, 393 :: 		
0x0340	0x4619    MOV	R1, R3
0x0342	0x9101    STR	R1, [SP, #4]
0x0344	0xF7FFFF20  BL	_Get_Fosc_kHz+0
0x0348	0xF24031E8  MOVW	R1, #1000
0x034C	0xFB00F201  MUL	R2, R0, R1
0x0350	0x9901    LDR	R1, [SP, #4]
0x0352	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 396 :: 		
0x0354	0x4917    LDR	R1, [PC, #92]
0x0356	0x6809    LDR	R1, [R1, #0]
0x0358	0xF00101F0  AND	R1, R1, #240
;__Lib_System_4XX.c, 397 :: 		
0x035C	0x090A    LSRS	R2, R1, #4
;__Lib_System_4XX.c, 398 :: 		
0x035E	0x4916    LDR	R1, [PC, #88]
0x0360	0x1889    ADDS	R1, R1, R2
0x0362	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x0364	0xB2C0    UXTB	R0, R0
;__Lib_System_4XX.c, 400 :: 		
0x0366	0x1D1A    ADDS	R2, R3, #4
0x0368	0x6819    LDR	R1, [R3, #0]
0x036A	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x036C	0x6011    STR	R1, [R2, #0]
;__Lib_System_4XX.c, 403 :: 		
0x036E	0x4911    LDR	R1, [PC, #68]
0x0370	0x6809    LDR	R1, [R1, #0]
0x0372	0xF40151E0  AND	R1, R1, #7168
;__Lib_System_4XX.c, 404 :: 		
0x0376	0x0A8A    LSRS	R2, R1, #10
;__Lib_System_4XX.c, 405 :: 		
0x0378	0x490F    LDR	R1, [PC, #60]
0x037A	0x1889    ADDS	R1, R1, R2
0x037C	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x037E	0xB2C0    UXTB	R0, R0
;__Lib_System_4XX.c, 407 :: 		
0x0380	0xF2030208  ADDW	R2, R3, #8
0x0384	0x1D19    ADDS	R1, R3, #4
0x0386	0x6809    LDR	R1, [R1, #0]
0x0388	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x038A	0x6011    STR	R1, [R2, #0]
;__Lib_System_4XX.c, 410 :: 		
0x038C	0x4909    LDR	R1, [PC, #36]
0x038E	0x6809    LDR	R1, [R1, #0]
0x0390	0xF4014160  AND	R1, R1, #57344
;__Lib_System_4XX.c, 411 :: 		
0x0394	0x0B4A    LSRS	R2, R1, #13
;__Lib_System_4XX.c, 412 :: 		
0x0396	0x4908    LDR	R1, [PC, #32]
0x0398	0x1889    ADDS	R1, R1, R2
0x039A	0x7809    LDRB	R1, [R1, #0]
; presc start address is: 0 (R0)
0x039C	0xB2C8    UXTB	R0, R1
;__Lib_System_4XX.c, 414 :: 		
0x039E	0xF203020C  ADDW	R2, R3, #12
0x03A2	0x1D19    ADDS	R1, R3, #4
; RCC_Clocks end address is: 12 (R3)
0x03A4	0x6809    LDR	R1, [R1, #0]
0x03A6	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x03A8	0x6011    STR	R1, [R2, #0]
;__Lib_System_4XX.c, 415 :: 		
L_end_RCC_GetClocksFrequency:
0x03AA	0xF8DDE000  LDR	LR, [SP, #0]
0x03AE	0xB002    ADD	SP, SP, #8
0x03B0	0x4770    BX	LR
0x03B2	0xBF00    NOP
0x03B4	0x38084002  	RCC_CFGR+0
0x03B8	0x00702000  	__Lib_System_4XX_APBAHBPrescTable+0
; end of _RCC_GetClocksFrequency
_Get_Fosc_kHz:
;__Lib_Delays.c, 9 :: 		unsigned long Get_Fosc_kHz(){
;__Lib_Delays.c, 10 :: 		return __System_CLOCK_IN_KHZ;
0x0188	0x4801    LDR	R0, [PC, #4]
0x018A	0x6800    LDR	R0, [R0, #0]
;__Lib_Delays.c, 11 :: 		}
L_end_Get_Fosc_kHz:
0x018C	0x4770    BX	LR
0x018E	0xBF00    NOP
0x0190	0x009C2000  	___System_CLOCK_IN_KHZ+0
; end of _Get_Fosc_kHz
_GPIO_Alternate_Function_Enable:
;__Lib_GPIO_32F4xx.c, 223 :: 		
; module start address is: 0 (R0)
0x03BC	0xB083    SUB	SP, SP, #12
0x03BE	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 0 (R0)
; module start address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 226 :: 		
; i start address is: 16 (R4)
0x03C2	0x2400    MOVS	R4, #0
; module end address is: 0 (R0)
; i end address is: 16 (R4)
;__Lib_GPIO_32F4xx.c, 227 :: 		
L_GPIO_Alternate_Function_Enable66:
; i start address is: 16 (R4)
; module start address is: 0 (R0)
0x03C4	0x00A1    LSLS	R1, R4, #2
0x03C6	0x1841    ADDS	R1, R0, R1
0x03C8	0x6809    LDR	R1, [R1, #0]
0x03CA	0xF1B13FFF  CMP	R1, #-1
0x03CE	0xD014    BEQ	L_GPIO_Alternate_Function_Enable67
;__Lib_GPIO_32F4xx.c, 228 :: 		
0x03D0	0xF2000134  ADDW	R1, R0, #52
0x03D4	0x00A3    LSLS	R3, R4, #2
0x03D6	0x18C9    ADDS	R1, R1, R3
0x03D8	0x6809    LDR	R1, [R1, #0]
0x03DA	0x460A    MOV	R2, R1
0x03DC	0x18C1    ADDS	R1, R0, R3
0x03DE	0x6809    LDR	R1, [R1, #0]
0x03E0	0x9001    STR	R0, [SP, #4]
0x03E2	0xF8AD4008  STRH	R4, [SP, #8]
0x03E6	0x4608    MOV	R0, R1
0x03E8	0x4611    MOV	R1, R2
0x03EA	0xF7FFFED3  BL	__Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function+0
0x03EE	0xF8BD4008  LDRH	R4, [SP, #8]
0x03F2	0x9801    LDR	R0, [SP, #4]
;__Lib_GPIO_32F4xx.c, 229 :: 		
0x03F4	0x1C64    ADDS	R4, R4, #1
0x03F6	0xB2A4    UXTH	R4, R4
;__Lib_GPIO_32F4xx.c, 230 :: 		
; module end address is: 0 (R0)
; i end address is: 16 (R4)
0x03F8	0xE7E4    B	L_GPIO_Alternate_Function_Enable66
L_GPIO_Alternate_Function_Enable67:
;__Lib_GPIO_32F4xx.c, 231 :: 		
L_end_GPIO_Alternate_Function_Enable:
0x03FA	0xF8DDE000  LDR	LR, [SP, #0]
0x03FE	0xB003    ADD	SP, SP, #12
0x0400	0x4770    BX	LR
; end of _GPIO_Alternate_Function_Enable
__Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function:
;__Lib_GPIO_32F4xx.c, 190 :: 		
; configs start address is: 4 (R1)
; af_pin start address is: 0 (R0)
0x0194	0xB083    SUB	SP, SP, #12
0x0196	0xF8CDE000  STR	LR, [SP, #0]
0x019A	0x4604    MOV	R4, R0
; configs end address is: 4 (R1)
; af_pin end address is: 0 (R0)
; af_pin start address is: 16 (R4)
; configs start address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 195 :: 		
0x019C	0xF00403FF  AND	R3, R4, #255
0x01A0	0x091A    LSRS	R2, R3, #4
; port start address is: 0 (R0)
0x01A2	0x4610    MOV	R0, R2
;__Lib_GPIO_32F4xx.c, 196 :: 		
0x01A4	0xF003020F  AND	R2, R3, #15
; pin start address is: 48 (R12)
0x01A8	0x4694    MOV	R12, R2
;__Lib_GPIO_32F4xx.c, 197 :: 		
0x01AA	0x0A22    LSRS	R2, R4, #8
; af_pin end address is: 16 (R4)
0x01AC	0xF002020F  AND	R2, R2, #15
; af start address is: 44 (R11)
0x01B0	0x4693    MOV	R11, R2
;__Lib_GPIO_32F4xx.c, 199 :: 		
0x01B2	0xE01A    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function54
; port end address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 200 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function56:
0x01B4	0x4A2D    LDR	R2, [PC, #180]
0x01B6	0x9202    STR	R2, [SP, #8]
0x01B8	0xE029    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 201 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function57:
0x01BA	0x4A2D    LDR	R2, [PC, #180]
0x01BC	0x9202    STR	R2, [SP, #8]
0x01BE	0xE026    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 202 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function58:
0x01C0	0x4A2C    LDR	R2, [PC, #176]
0x01C2	0x9202    STR	R2, [SP, #8]
0x01C4	0xE023    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 203 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function59:
0x01C6	0x4A2C    LDR	R2, [PC, #176]
0x01C8	0x9202    STR	R2, [SP, #8]
0x01CA	0xE020    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 204 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function60:
0x01CC	0x4A2B    LDR	R2, [PC, #172]
0x01CE	0x9202    STR	R2, [SP, #8]
0x01D0	0xE01D    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 205 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function61:
0x01D2	0x4A2B    LDR	R2, [PC, #172]
0x01D4	0x9202    STR	R2, [SP, #8]
0x01D6	0xE01A    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 206 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function62:
0x01D8	0x4A2A    LDR	R2, [PC, #168]
0x01DA	0x9202    STR	R2, [SP, #8]
0x01DC	0xE017    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 207 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function63:
0x01DE	0x4A2A    LDR	R2, [PC, #168]
0x01E0	0x9202    STR	R2, [SP, #8]
0x01E2	0xE014    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 208 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function64:
0x01E4	0x4A29    LDR	R2, [PC, #164]
0x01E6	0x9202    STR	R2, [SP, #8]
0x01E8	0xE011    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 209 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function54:
; port start address is: 0 (R0)
0x01EA	0x2800    CMP	R0, #0
0x01EC	0xD0E2    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function56
0x01EE	0x2801    CMP	R0, #1
0x01F0	0xD0E3    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function57
0x01F2	0x2802    CMP	R0, #2
0x01F4	0xD0E4    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function58
0x01F6	0x2803    CMP	R0, #3
0x01F8	0xD0E5    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function59
0x01FA	0x2804    CMP	R0, #4
0x01FC	0xD0E6    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function60
0x01FE	0x2805    CMP	R0, #5
0x0200	0xD0E7    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function61
0x0202	0x2806    CMP	R0, #6
0x0204	0xD0E8    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function62
0x0206	0x2807    CMP	R0, #7
0x0208	0xD0E9    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function63
0x020A	0x2808    CMP	R0, #8
0x020C	0xD0EA    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function64
; port end address is: 0 (R0)
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55:
;__Lib_GPIO_32F4xx.c, 211 :: 		
0x020E	0x2201    MOVS	R2, #1
0x0210	0xB212    SXTH	R2, R2
0x0212	0xFA02F20C  LSL	R2, R2, R12
0x0216	0xF8AD2004  STRH	R2, [SP, #4]
; configs end address is: 4 (R1)
0x021A	0x9802    LDR	R0, [SP, #8]
0x021C	0x460A    MOV	R2, R1
0x021E	0xF8BD1004  LDRH	R1, [SP, #4]
0x0222	0xF000FA49  BL	_GPIO_Config+0
;__Lib_GPIO_32F4xx.c, 213 :: 		
0x0226	0x9A02    LDR	R2, [SP, #8]
0x0228	0xF2020120  ADDW	R1, R2, #32
; tmp_ptr start address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 214 :: 		
0x022C	0xF1BC0F07  CMP	R12, #7
0x0230	0xD908    BLS	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function90
;__Lib_GPIO_32F4xx.c, 215 :: 		
0x0232	0x1D0A    ADDS	R2, R1, #4
; tmp_ptr end address is: 4 (R1)
; tmp_ptr start address is: 0 (R0)
0x0234	0x4610    MOV	R0, R2
;__Lib_GPIO_32F4xx.c, 216 :: 		
0x0236	0xF1AC0208  SUB	R2, R12, #8
; pin end address is: 48 (R12)
; pin start address is: 4 (R1)
0x023A	0x4611    MOV	R1, R2
; tmp_ptr end address is: 0 (R0)
; pin end address is: 4 (R1)
0x023C	0x9101    STR	R1, [SP, #4]
0x023E	0x4601    MOV	R1, R0
0x0240	0x9801    LDR	R0, [SP, #4]
;__Lib_GPIO_32F4xx.c, 217 :: 		
0x0242	0xE000    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function65
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function90:
;__Lib_GPIO_32F4xx.c, 214 :: 		
0x0244	0x4660    MOV	R0, R12
;__Lib_GPIO_32F4xx.c, 217 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function65:
;__Lib_GPIO_32F4xx.c, 218 :: 		
; pin start address is: 0 (R0)
; tmp_ptr start address is: 4 (R1)
0x0246	0x0083    LSLS	R3, R0, #2
0x0248	0xF04F020F  MOV	R2, #15
0x024C	0x409A    LSLS	R2, R3
0x024E	0x43D3    MVN	R3, R2
0x0250	0x680A    LDR	R2, [R1, #0]
0x0252	0x401A    ANDS	R2, R3
0x0254	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F4xx.c, 219 :: 		
0x0256	0x0082    LSLS	R2, R0, #2
; pin end address is: 0 (R0)
0x0258	0xFA0BF302  LSL	R3, R11, R2
; af end address is: 44 (R11)
0x025C	0x680A    LDR	R2, [R1, #0]
0x025E	0x431A    ORRS	R2, R3
0x0260	0x600A    STR	R2, [R1, #0]
; tmp_ptr end address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 220 :: 		
L_end_GPIO_Config_Pin_Alternate_Function:
0x0262	0xF8DDE000  LDR	LR, [SP, #0]
0x0266	0xB003    ADD	SP, SP, #12
0x0268	0x4770    BX	LR
0x026A	0xBF00    NOP
0x026C	0x00004002  	#1073872896
0x0270	0x04004002  	#1073873920
0x0274	0x08004002  	#1073874944
0x0278	0x0C004002  	#1073875968
0x027C	0x10004002  	#1073876992
0x0280	0x14004002  	#1073878016
0x0284	0x18004002  	#1073879040
0x0288	0x1C004002  	#1073880064
0x028C	0x20004002  	#1073881088
; end of __Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function
_UART1_Write_Text:
;__Lib_UART_123_45_6.c, 78 :: 		
; uart_text start address is: 0 (R0)
0x09AC	0xB081    SUB	SP, SP, #4
0x09AE	0xF8CDE000  STR	LR, [SP, #0]
; uart_text end address is: 0 (R0)
; uart_text start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 79 :: 		
0x09B2	0x4601    MOV	R1, R0
; uart_text end address is: 0 (R0)
0x09B4	0x4803    LDR	R0, [PC, #12]
0x09B6	0xF7FFFFB1  BL	__Lib_UART_123_45_6_UARTx_Write_Text+0
;__Lib_UART_123_45_6.c, 80 :: 		
L_end_UART1_Write_Text:
0x09BA	0xF8DDE000  LDR	LR, [SP, #0]
0x09BE	0xB001    ADD	SP, SP, #4
0x09C0	0x4770    BX	LR
0x09C2	0xBF00    NOP
0x09C4	0x10004001  	USART1_SR+0
; end of _UART1_Write_Text
__Lib_UART_123_45_6_UARTx_Write_Text:
;__Lib_UART_123_45_6.c, 67 :: 		
; uart_text start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x091C	0xB081    SUB	SP, SP, #4
0x091E	0xF8CDE000  STR	LR, [SP, #0]
; uart_text end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; uart_text start address is: 4 (R1)
;__Lib_UART_123_45_6.c, 68 :: 		
; counter start address is: 24 (R6)
0x0922	0x2600    MOVS	R6, #0
;__Lib_UART_123_45_6.c, 70 :: 		
0x0924	0x780A    LDRB	R2, [R1, #0]
; data_ start address is: 12 (R3)
0x0926	0xB2D3    UXTB	R3, R2
; UART_Base end address is: 0 (R0)
; uart_text end address is: 4 (R1)
; data_ end address is: 12 (R3)
; counter end address is: 24 (R6)
0x0928	0x4605    MOV	R5, R0
0x092A	0xB2D8    UXTB	R0, R3
0x092C	0x460C    MOV	R4, R1
;__Lib_UART_123_45_6.c, 71 :: 		
L___Lib_UART_123_45_6_UARTx_Write_Text2:
; data_ start address is: 0 (R0)
; UART_Base start address is: 20 (R5)
; uart_text start address is: 16 (R4)
; counter start address is: 24 (R6)
; uart_text start address is: 16 (R4)
; uart_text end address is: 16 (R4)
; UART_Base start address is: 20 (R5)
; UART_Base end address is: 20 (R5)
0x092E	0xB150    CBZ	R0, L___Lib_UART_123_45_6_UARTx_Write_Text3
; uart_text end address is: 16 (R4)
; UART_Base end address is: 20 (R5)
;__Lib_UART_123_45_6.c, 72 :: 		
; UART_Base start address is: 20 (R5)
; uart_text start address is: 16 (R4)
0x0930	0xB2C1    UXTB	R1, R0
; data_ end address is: 0 (R0)
0x0932	0x4628    MOV	R0, R5
0x0934	0xF7FFFD66  BL	__Lib_UART_123_45_6_UARTx_Write+0
;__Lib_UART_123_45_6.c, 73 :: 		
0x0938	0x1C72    ADDS	R2, R6, #1
0x093A	0xB2D2    UXTB	R2, R2
0x093C	0xB2D6    UXTB	R6, R2
;__Lib_UART_123_45_6.c, 74 :: 		
0x093E	0x18A2    ADDS	R2, R4, R2
0x0940	0x7812    LDRB	R2, [R2, #0]
; data_ start address is: 0 (R0)
0x0942	0xB2D0    UXTB	R0, R2
;__Lib_UART_123_45_6.c, 75 :: 		
; uart_text end address is: 16 (R4)
; UART_Base end address is: 20 (R5)
; counter end address is: 24 (R6)
; data_ end address is: 0 (R0)
0x0944	0xE7F3    B	L___Lib_UART_123_45_6_UARTx_Write_Text2
L___Lib_UART_123_45_6_UARTx_Write_Text3:
;__Lib_UART_123_45_6.c, 76 :: 		
L_end_UARTx_Write_Text:
0x0946	0xF8DDE000  LDR	LR, [SP, #0]
0x094A	0xB001    ADD	SP, SP, #4
0x094C	0x4770    BX	LR
; end of __Lib_UART_123_45_6_UARTx_Write_Text
__Lib_UART_123_45_6_UARTx_Write:
;__Lib_UART_123_45_6.c, 35 :: 		
; _data start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x0404	0xB081    SUB	SP, SP, #4
; _data end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; _data start address is: 4 (R1)
0x0406	0xF8AD1000  STRH	R1, [SP, #0]
; UART_Base end address is: 0 (R0)
; _data end address is: 4 (R1)
0x040A	0x4601    MOV	R1, R0
0x040C	0xF8BD0000  LDRH	R0, [SP, #0]
;__Lib_UART_123_45_6.c, 36 :: 		
L___Lib_UART_123_45_6_UARTx_Write0:
; _data start address is: 0 (R0)
; UART_Base start address is: 4 (R1)
0x0410	0x680B    LDR	R3, [R1, #0]
0x0412	0xF3C312C0  UBFX	R2, R3, #7, #1
0x0416	0xB902    CBNZ	R2, L___Lib_UART_123_45_6_UARTx_Write1
;__Lib_UART_123_45_6.c, 37 :: 		
0x0418	0xE7FA    B	L___Lib_UART_123_45_6_UARTx_Write0
L___Lib_UART_123_45_6_UARTx_Write1:
;__Lib_UART_123_45_6.c, 38 :: 		
0x041A	0x1D0A    ADDS	R2, R1, #4
; UART_Base end address is: 4 (R1)
0x041C	0x6010    STR	R0, [R2, #0]
; _data end address is: 0 (R0)
;__Lib_UART_123_45_6.c, 39 :: 		
L_end_UARTx_Write:
0x041E	0xB001    ADD	SP, SP, #4
0x0420	0x4770    BX	LR
; end of __Lib_UART_123_45_6_UARTx_Write
_FloatToStr:
;__Lib_Conversions.c, 631 :: 		
; str start address is: 0 (R0)
0x0A94	0xB083    SUB	SP, SP, #12
0x0A96	0xF8CDE000  STR	LR, [SP, #0]
; fnum start address is: 0 (S0)
0x0A9A	0x4604    MOV	R4, R0
; str end address is: 0 (R0)
; fnum end address is: 0 (S0)
; fnum start address is: 0 (S0)
; str start address is: 16 (R4)
;__Lib_Conversions.c, 633 :: 		
; bpoint start address is: 0 (R0)
0x0A9C	0x2000    MOVS	R0, #0
;__Lib_Conversions.c, 635 :: 		
; dexpon start address is: 12 (R3)
0x0A9E	0x2300    MOVS	R3, #0
0x0AA0	0xB25B    SXTB	R3, R3
;__Lib_Conversions.c, 638 :: 		
0x0AA2	0xED8D0A02  VSTR.32	S0, [SP, #8]
; fnum end address is: 0 (S0)
;__Lib_Conversions.c, 639 :: 		
0x0AA6	0x9902    LDR	R1, [SP, #8]
0x0AA8	0xF1B13FFF  CMP	R1, #-1
0x0AAC	0xD105    BNE	L_FloatToStr117
; bpoint end address is: 0 (R0)
; dexpon end address is: 12 (R3)
;__Lib_Conversions.c, 640 :: 		
0x0AAE	0x4970    LDR	R1, [PC, #448]
0x0AB0	0x4620    MOV	R0, R4
; str end address is: 16 (R4)
0x0AB2	0xF7FFFF4D  BL	_strcpy+0
;__Lib_Conversions.c, 641 :: 		
0x0AB6	0x2003    MOVS	R0, #3
0x0AB8	0xE0D5    B	L_end_FloatToStr
;__Lib_Conversions.c, 642 :: 		
L_FloatToStr117:
;__Lib_Conversions.c, 643 :: 		
; dexpon start address is: 12 (R3)
; str start address is: 16 (R4)
; i start address is: 20 (R5)
; bpoint start address is: 0 (R0)
0x0ABA	0x2501    MOVS	R5, #1
;__Lib_Conversions.c, 644 :: 		
0x0ABC	0xA902    ADD	R1, SP, #8
0x0ABE	0x1CC9    ADDS	R1, R1, #3
0x0AC0	0x7809    LDRB	R1, [R1, #0]
0x0AC2	0xF0010180  AND	R1, R1, #128
0x0AC6	0xB2C9    UXTB	R1, R1
0x0AC8	0xB169    CBZ	R1, L__FloatToStr179
;__Lib_Conversions.c, 645 :: 		
0x0ACA	0xA902    ADD	R1, SP, #8
0x0ACC	0x1CCA    ADDS	R2, R1, #3
0x0ACE	0x7811    LDRB	R1, [R2, #0]
0x0AD0	0xF0810180  EOR	R1, R1, #128
0x0AD4	0x7011    STRB	R1, [R2, #0]
;__Lib_Conversions.c, 646 :: 		
0x0AD6	0x1C69    ADDS	R1, R5, #1
; i end address is: 20 (R5)
; i start address is: 8 (R2)
0x0AD8	0xB2CA    UXTB	R2, R1
;__Lib_Conversions.c, 647 :: 		
0x0ADA	0x212D    MOVS	R1, #45
0x0ADC	0x7021    STRB	R1, [R4, #0]
0x0ADE	0x1C64    ADDS	R4, R4, #1
; i end address is: 8 (R2)
; str end address is: 16 (R4)
0x0AE0	0xB2D7    UXTB	R7, R2
0x0AE2	0x4626    MOV	R6, R4
;__Lib_Conversions.c, 648 :: 		
0x0AE4	0xE001    B	L_FloatToStr118
L__FloatToStr179:
;__Lib_Conversions.c, 644 :: 		
0x0AE6	0x4626    MOV	R6, R4
0x0AE8	0xB2EF    UXTB	R7, R5
;__Lib_Conversions.c, 648 :: 		
L_FloatToStr118:
;__Lib_Conversions.c, 649 :: 		
; str start address is: 24 (R6)
; i start address is: 28 (R7)
0x0AEA	0x9902    LDR	R1, [SP, #8]
0x0AEC	0xB929    CBNZ	R1, L_FloatToStr119
; bpoint end address is: 0 (R0)
; i end address is: 28 (R7)
; dexpon end address is: 12 (R3)
;__Lib_Conversions.c, 650 :: 		
0x0AEE	0x4961    LDR	R1, [PC, #388]
0x0AF0	0x4630    MOV	R0, R6
; str end address is: 24 (R6)
0x0AF2	0xF7FFFF2D  BL	_strcpy+0
;__Lib_Conversions.c, 651 :: 		
0x0AF6	0x2000    MOVS	R0, #0
0x0AF8	0xE0B5    B	L_end_FloatToStr
;__Lib_Conversions.c, 652 :: 		
L_FloatToStr119:
;__Lib_Conversions.c, 653 :: 		
; dexpon start address is: 12 (R3)
; i start address is: 28 (R7)
; str start address is: 24 (R6)
; bpoint start address is: 0 (R0)
0x0AFA	0x9902    LDR	R1, [SP, #8]
0x0AFC	0xF1B14FFF  CMP	R1, #2139095040
0x0B00	0xD105    BNE	L_FloatToStr120
; bpoint end address is: 0 (R0)
; dexpon end address is: 12 (R3)
;__Lib_Conversions.c, 654 :: 		
0x0B02	0x495D    LDR	R1, [PC, #372]
0x0B04	0x4630    MOV	R0, R6
; str end address is: 24 (R6)
0x0B06	0xF7FFFF23  BL	_strcpy+0
;__Lib_Conversions.c, 655 :: 		
0x0B0A	0xB2F8    UXTB	R0, R7
; i end address is: 28 (R7)
0x0B0C	0xE0AB    B	L_end_FloatToStr
;__Lib_Conversions.c, 656 :: 		
L_FloatToStr120:
;__Lib_Conversions.c, 664 :: 		
; dexpon start address is: 12 (R3)
; str start address is: 24 (R6)
; bpoint start address is: 0 (R0)
0x0B0E	0xF88D3004  STRB	R3, [SP, #4]
; str end address is: 24 (R6)
; dexpon end address is: 12 (R3)
0x0B12	0xB2C3    UXTB	R3, R0
0x0B14	0x4634    MOV	R4, R6
0x0B16	0xF99D0004  LDRSB	R0, [SP, #4]
L_FloatToStr121:
; bpoint end address is: 0 (R0)
; str start address is: 16 (R4)
; dexpon start address is: 0 (R0)
; bpoint start address is: 12 (R3)
0x0B1A	0xEDDD0A02  VLDR.32	S1, [SP, #8]
0x0B1E	0xEEB70A00  VMOV.F32	S0, #1
0x0B22	0xEEF40AC0  VCMPE.F32	S1, S0
0x0B26	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x0B2A	0xDA0A    BGE	L_FloatToStr122
;__Lib_Conversions.c, 665 :: 		
0x0B2C	0xEDDD0A02  VLDR.32	S1, [SP, #8]
0x0B30	0xEEB20A04  VMOV.F32	S0, #10
0x0B34	0xEE200A80  VMUL.F32	S0, S1, S0
0x0B38	0xED8D0A02  VSTR.32	S0, [SP, #8]
;__Lib_Conversions.c, 666 :: 		
0x0B3C	0x1E40    SUBS	R0, R0, #1
0x0B3E	0xB240    SXTB	R0, R0
;__Lib_Conversions.c, 667 :: 		
0x0B40	0xE7EB    B	L_FloatToStr121
L_FloatToStr122:
;__Lib_Conversions.c, 672 :: 		
; bpoint end address is: 12 (R3)
; dexpon end address is: 0 (R0)
L_FloatToStr123:
; str end address is: 16 (R4)
; bpoint start address is: 12 (R3)
; dexpon start address is: 0 (R0)
; str start address is: 16 (R4)
0x0B42	0xEDDD0A02  VLDR.32	S1, [SP, #8]
0x0B46	0xEEB20A04  VMOV.F32	S0, #10
0x0B4A	0xEEF40AC0  VCMPE.F32	S1, S0
0x0B4E	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x0B52	0xDB0B    BLT	L_FloatToStr124
;__Lib_Conversions.c, 673 :: 		
0x0B54	0xEDDD0A02  VLDR.32	S1, [SP, #8]
0x0B58	0x4948    LDR	R1, [PC, #288]
0x0B5A	0xEE001A10  VMOV	S0, R1
0x0B5E	0xEE200A80  VMUL.F32	S0, S1, S0
0x0B62	0xED8D0A02  VSTR.32	S0, [SP, #8]
;__Lib_Conversions.c, 674 :: 		
0x0B66	0x1C40    ADDS	R0, R0, #1
0x0B68	0xB240    SXTB	R0, R0
;__Lib_Conversions.c, 675 :: 		
0x0B6A	0xE7EA    B	L_FloatToStr123
L_FloatToStr124:
;__Lib_Conversions.c, 680 :: 		
0x0B6C	0x9902    LDR	R1, [SP, #8]
0x0B6E	0x0049    LSLS	R1, R1, #1
0x0B70	0x9102    STR	R1, [SP, #8]
;__Lib_Conversions.c, 689 :: 		
0x0B72	0xA902    ADD	R1, SP, #8
0x0B74	0x1CC9    ADDS	R1, R1, #3
0x0B76	0x7809    LDRB	R1, [R1, #0]
0x0B78	0x397F    SUBS	R1, #127
; d start address is: 20 (R5)
0x0B7A	0xB2CD    UXTB	R5, R1
;__Lib_Conversions.c, 692 :: 		
0x0B7C	0xA902    ADD	R1, SP, #8
0x0B7E	0x1CCA    ADDS	R2, R1, #3
0x0B80	0x2101    MOVS	R1, #1
0x0B82	0x7011    STRB	R1, [R2, #0]
;__Lib_Conversions.c, 693 :: 		
0x0B84	0x9902    LDR	R1, [SP, #8]
0x0B86	0x40A9    LSLS	R1, R5
; d end address is: 20 (R5)
0x0B88	0x9102    STR	R1, [SP, #8]
;__Lib_Conversions.c, 694 :: 		
0x0B8A	0xA902    ADD	R1, SP, #8
0x0B8C	0x1CC9    ADDS	R1, R1, #3
0x0B8E	0x7809    LDRB	R1, [R1, #0]
0x0B90	0x3130    ADDS	R1, #48
0x0B92	0x7021    STRB	R1, [R4, #0]
0x0B94	0x1C62    ADDS	R2, R4, #1
; str end address is: 16 (R4)
; str start address is: 8 (R2)
;__Lib_Conversions.c, 695 :: 		
0x0B96	0x2801    CMP	R0, #1
0x0B98	0xDB03    BLT	L__FloatToStr178
0x0B9A	0x2806    CMP	R0, #6
0x0B9C	0xDC01    BGT	L__FloatToStr177
0x0B9E	0x4615    MOV	R5, R2
; bpoint end address is: 12 (R3)
0x0BA0	0xE003    B	L_FloatToStr127
L__FloatToStr178:
L__FloatToStr177:
;__Lib_Conversions.c, 696 :: 		
0x0BA2	0x212E    MOVS	R1, #46
0x0BA4	0x7011    STRB	R1, [R2, #0]
0x0BA6	0x1C55    ADDS	R5, R2, #1
; str end address is: 8 (R2)
; str start address is: 20 (R5)
;__Lib_Conversions.c, 697 :: 		
; bpoint start address is: 12 (R3)
0x0BA8	0x2301    MOVS	R3, #1
; str end address is: 20 (R5)
; bpoint end address is: 12 (R3)
;__Lib_Conversions.c, 698 :: 		
L_FloatToStr127:
;__Lib_Conversions.c, 699 :: 		
; bpoint start address is: 12 (R3)
; str start address is: 20 (R5)
; d start address is: 4 (R1)
0x0BAA	0x2106    MOVS	R1, #6
; d end address is: 4 (R1)
; str end address is: 20 (R5)
; bpoint end address is: 12 (R3)
; dexpon end address is: 0 (R0)
0x0BAC	0xB244    SXTB	R4, R0
0x0BAE	0xB2C8    UXTB	R0, R1
L_FloatToStr128:
; d start address is: 0 (R0)
; str start address is: 20 (R5)
; bpoint start address is: 12 (R3)
; dexpon start address is: 16 (R4)
0x0BB0	0xB310    CBZ	R0, L_FloatToStr129
;__Lib_Conversions.c, 700 :: 		
0x0BB2	0xA902    ADD	R1, SP, #8
0x0BB4	0x1CCA    ADDS	R2, R1, #3
0x0BB6	0x2100    MOVS	R1, #0
0x0BB8	0x7011    STRB	R1, [R2, #0]
;__Lib_Conversions.c, 701 :: 		
0x0BBA	0x9902    LDR	R1, [SP, #8]
0x0BBC	0x008A    LSLS	R2, R1, #2
0x0BBE	0x9902    LDR	R1, [SP, #8]
0x0BC0	0x1889    ADDS	R1, R1, R2
0x0BC2	0x9102    STR	R1, [SP, #8]
;__Lib_Conversions.c, 702 :: 		
0x0BC4	0x9902    LDR	R1, [SP, #8]
0x0BC6	0x0049    LSLS	R1, R1, #1
0x0BC8	0x9102    STR	R1, [SP, #8]
;__Lib_Conversions.c, 703 :: 		
0x0BCA	0xA902    ADD	R1, SP, #8
0x0BCC	0x1CC9    ADDS	R1, R1, #3
0x0BCE	0x7809    LDRB	R1, [R1, #0]
0x0BD0	0x3130    ADDS	R1, #48
0x0BD2	0x7029    STRB	R1, [R5, #0]
0x0BD4	0x1C6D    ADDS	R5, R5, #1
;__Lib_Conversions.c, 704 :: 		
0x0BD6	0xB963    CBNZ	R3, L__FloatToStr181
;__Lib_Conversions.c, 705 :: 		
0x0BD8	0x1E61    SUBS	R1, R4, #1
0x0BDA	0xB249    SXTB	R1, R1
; dexpon end address is: 16 (R4)
; dexpon start address is: 8 (R2)
0x0BDC	0xB24A    SXTB	R2, R1
0x0BDE	0xB921    CBNZ	R1, L__FloatToStr180
; bpoint end address is: 12 (R3)
;__Lib_Conversions.c, 706 :: 		
0x0BE0	0x212E    MOVS	R1, #46
0x0BE2	0x7029    STRB	R1, [R5, #0]
0x0BE4	0x1C6D    ADDS	R5, R5, #1
;__Lib_Conversions.c, 707 :: 		
; bpoint start address is: 4 (R1)
0x0BE6	0x2101    MOVS	R1, #1
; bpoint end address is: 4 (R1)
; str end address is: 20 (R5)
;__Lib_Conversions.c, 708 :: 		
0x0BE8	0xE000    B	L_FloatToStr132
L__FloatToStr180:
;__Lib_Conversions.c, 705 :: 		
0x0BEA	0xB2D9    UXTB	R1, R3
;__Lib_Conversions.c, 708 :: 		
L_FloatToStr132:
; bpoint start address is: 4 (R1)
; str start address is: 20 (R5)
0x0BEC	0xB254    SXTB	R4, R2
; dexpon end address is: 8 (R2)
; bpoint end address is: 4 (R1)
; str end address is: 20 (R5)
0x0BEE	0xB2CB    UXTB	R3, R1
0x0BF0	0xE7FF    B	L_FloatToStr131
L__FloatToStr181:
;__Lib_Conversions.c, 704 :: 		
;__Lib_Conversions.c, 708 :: 		
L_FloatToStr131:
;__Lib_Conversions.c, 699 :: 		
; str start address is: 20 (R5)
; bpoint start address is: 12 (R3)
; dexpon start address is: 16 (R4)
0x0BF2	0x1E40    SUBS	R0, R0, #1
0x0BF4	0xB2C0    UXTB	R0, R0
;__Lib_Conversions.c, 709 :: 		
; bpoint end address is: 12 (R3)
; d end address is: 0 (R0)
0x0BF6	0xE7DB    B	L_FloatToStr128
L_FloatToStr129:
;__Lib_Conversions.c, 710 :: 		
0x0BF8	0x462A    MOV	R2, R5
; dexpon end address is: 16 (R4)
0x0BFA	0xB260    SXTB	R0, R4
L_FloatToStr133:
; str end address is: 20 (R5)
; dexpon start address is: 0 (R0)
; str start address is: 8 (R2)
0x0BFC	0x1E51    SUBS	R1, R2, #1
0x0BFE	0x7809    LDRB	R1, [R1, #0]
0x0C00	0x2930    CMP	R1, #48
0x0C02	0xD101    BNE	L_FloatToStr134
;__Lib_Conversions.c, 711 :: 		
0x0C04	0x1E52    SUBS	R2, R2, #1
0x0C06	0xE7F9    B	L_FloatToStr133
L_FloatToStr134:
;__Lib_Conversions.c, 712 :: 		
0x0C08	0x1E51    SUBS	R1, R2, #1
0x0C0A	0x7809    LDRB	R1, [R1, #0]
0x0C0C	0x292E    CMP	R1, #46
0x0C0E	0xD101    BNE	L__FloatToStr182
;__Lib_Conversions.c, 713 :: 		
0x0C10	0x1E52    SUBS	R2, R2, #1
; str end address is: 8 (R2)
0x0C12	0xE7FF    B	L_FloatToStr135
L__FloatToStr182:
;__Lib_Conversions.c, 712 :: 		
;__Lib_Conversions.c, 713 :: 		
L_FloatToStr135:
;__Lib_Conversions.c, 714 :: 		
; str start address is: 8 (R2)
0x0C14	0xB318    CBZ	R0, L__FloatToStr185
;__Lib_Conversions.c, 715 :: 		
0x0C16	0x2165    MOVS	R1, #101
0x0C18	0x7011    STRB	R1, [R2, #0]
0x0C1A	0x1C52    ADDS	R2, R2, #1
;__Lib_Conversions.c, 716 :: 		
0x0C1C	0x2800    CMP	R0, #0
0x0C1E	0xDA06    BGE	L__FloatToStr183
;__Lib_Conversions.c, 717 :: 		
0x0C20	0x212D    MOVS	R1, #45
0x0C22	0x7011    STRB	R1, [R2, #0]
0x0C24	0x1C52    ADDS	R2, R2, #1
;__Lib_Conversions.c, 718 :: 		
0x0C26	0x4241    RSBS	R1, R0, #0
0x0C28	0xB248    SXTB	R0, R1
; dexpon end address is: 0 (R0)
; str end address is: 8 (R2)
0x0C2A	0xB243    SXTB	R3, R0
;__Lib_Conversions.c, 719 :: 		
0x0C2C	0xE000    B	L_FloatToStr137
L__FloatToStr183:
;__Lib_Conversions.c, 716 :: 		
0x0C2E	0xB243    SXTB	R3, R0
;__Lib_Conversions.c, 719 :: 		
L_FloatToStr137:
;__Lib_Conversions.c, 720 :: 		
; dexpon start address is: 12 (R3)
; str start address is: 8 (R2)
; d start address is: 0 (R0)
0x0C30	0xB2D8    UXTB	R0, R3
;__Lib_Conversions.c, 721 :: 		
0x0C32	0xB2D9    UXTB	R1, R3
; dexpon end address is: 12 (R3)
0x0C34	0x2909    CMP	R1, #9
0x0C36	0xD907    BLS	L__FloatToStr184
;__Lib_Conversions.c, 722 :: 		
0x0C38	0x210A    MOVS	R1, #10
0x0C3A	0xFBB0F1F1  UDIV	R1, R0, R1
0x0C3E	0xB2C9    UXTB	R1, R1
0x0C40	0x3130    ADDS	R1, #48
0x0C42	0x7011    STRB	R1, [R2, #0]
0x0C44	0x1C53    ADDS	R3, R2, #1
; str end address is: 8 (R2)
; str start address is: 12 (R3)
; str end address is: 12 (R3)
0x0C46	0xE000    B	L_FloatToStr138
L__FloatToStr184:
;__Lib_Conversions.c, 721 :: 		
0x0C48	0x4613    MOV	R3, R2
;__Lib_Conversions.c, 722 :: 		
L_FloatToStr138:
;__Lib_Conversions.c, 723 :: 		
; str start address is: 12 (R3)
0x0C4A	0x220A    MOVS	R2, #10
0x0C4C	0xFBB0F1F2  UDIV	R1, R0, R2
0x0C50	0xFB020111  MLS	R1, R2, R1, R0
0x0C54	0xB2C9    UXTB	R1, R1
; d end address is: 0 (R0)
0x0C56	0x3130    ADDS	R1, #48
0x0C58	0x7019    STRB	R1, [R3, #0]
0x0C5A	0x1C58    ADDS	R0, R3, #1
; str end address is: 12 (R3)
; str start address is: 0 (R0)
; str end address is: 0 (R0)
;__Lib_Conversions.c, 724 :: 		
0x0C5C	0xE000    B	L_FloatToStr136
L__FloatToStr185:
;__Lib_Conversions.c, 714 :: 		
0x0C5E	0x4610    MOV	R0, R2
;__Lib_Conversions.c, 724 :: 		
L_FloatToStr136:
;__Lib_Conversions.c, 725 :: 		
; str start address is: 0 (R0)
0x0C60	0x2100    MOVS	R1, #0
0x0C62	0x7001    STRB	R1, [R0, #0]
; str end address is: 0 (R0)
;__Lib_Conversions.c, 726 :: 		
0x0C64	0x2000    MOVS	R0, #0
;__Lib_Conversions.c, 727 :: 		
L_end_FloatToStr:
0x0C66	0xF8DDE000  LDR	LR, [SP, #0]
0x0C6A	0xB003    ADD	SP, SP, #12
0x0C6C	0x4770    BX	LR
0x0C6E	0xBF00    NOP
0x0C70	0x00682000  	?lstr1___Lib_Conversions+0
0x0C74	0x00022000  	?lstr2___Lib_Conversions+0
0x0C78	0x006C2000  	?lstr3___Lib_Conversions+0
0x0C7C	0xCCCD3DCC  	#1036831949
; end of _FloatToStr
_strcpy:
;__Lib_CString.c, 133 :: 		
; from start address is: 4 (R1)
; to start address is: 0 (R0)
0x0950	0xB081    SUB	SP, SP, #4
0x0952	0x9100    STR	R1, [SP, #0]
0x0954	0x4601    MOV	R1, R0
0x0956	0x9800    LDR	R0, [SP, #0]
; from end address is: 4 (R1)
; to end address is: 0 (R0)
; to start address is: 4 (R1)
; from start address is: 0 (R0)
;__Lib_CString.c, 136 :: 		
; cp start address is: 12 (R3)
0x0958	0x460B    MOV	R3, R1
; cp end address is: 12 (R3)
; to end address is: 4 (R1)
;__Lib_CString.c, 137 :: 		
L_strcpy34:
; cp start address is: 20 (R5)
; cp start address is: 12 (R3)
; from start address is: 0 (R0)
; to start address is: 4 (R1)
0x095A	0x461C    MOV	R4, R3
0x095C	0x1C5A    ADDS	R2, R3, #1
; cp end address is: 12 (R3)
; cp start address is: 20 (R5)
0x095E	0x4615    MOV	R5, R2
; cp end address is: 20 (R5)
0x0960	0x4603    MOV	R3, R0
0x0962	0x1C42    ADDS	R2, R0, #1
0x0964	0x4610    MOV	R0, R2
; from end address is: 0 (R0)
0x0966	0x781A    LDRB	R2, [R3, #0]
0x0968	0x7022    STRB	R2, [R4, #0]
0x096A	0x7822    LDRB	R2, [R4, #0]
0x096C	0xB10A    CBZ	R2, L_strcpy35
; cp end address is: 20 (R5)
; from end address is: 0 (R0)
;__Lib_CString.c, 138 :: 		
; from start address is: 0 (R0)
; cp start address is: 20 (R5)
; cp end address is: 20 (R5)
; from end address is: 0 (R0)
0x096E	0x462B    MOV	R3, R5
0x0970	0xE7F3    B	L_strcpy34
L_strcpy35:
;__Lib_CString.c, 139 :: 		
0x0972	0x4608    MOV	R0, R1
; to end address is: 4 (R1)
;__Lib_CString.c, 140 :: 		
L_end_strcpy:
0x0974	0xB001    ADD	SP, SP, #4
0x0976	0x4770    BX	LR
; end of _strcpy
__Lib_System_4XX_InitialSetUpRCCRCC2:
;__Lib_System_4XX.c, 452 :: 		
0x1030	0xB082    SUB	SP, SP, #8
0x1032	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_4XX.c, 455 :: 		
; ulRCC_CR start address is: 8 (R2)
0x1036	0x4A92    LDR	R2, [PC, #584]
;__Lib_System_4XX.c, 456 :: 		
; ulRCC_PLLCFGR start address is: 12 (R3)
0x1038	0x4B92    LDR	R3, [PC, #584]
;__Lib_System_4XX.c, 457 :: 		
; ulRCC_CFGR start address is: 16 (R4)
0x103A	0x4C93    LDR	R4, [PC, #588]
;__Lib_System_4XX.c, 458 :: 		
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x103C	0x4893    LDR	R0, [PC, #588]
;__Lib_System_4XX.c, 459 :: 		
; Fosc_kHz start address is: 4 (R1)
0x103E	0x4994    LDR	R1, [PC, #592]
;__Lib_System_4XX.c, 461 :: 		
0x1040	0x2803    CMP	R0, #3
0x1042	0xF040803C  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC231
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 462 :: 		
0x1046	0x4893    LDR	R0, [PC, #588]
0x1048	0x4281    CMP	R1, R0
0x104A	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC232
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 463 :: 		
0x104C	0x4892    LDR	R0, [PC, #584]
0x104E	0x6800    LDR	R0, [R0, #0]
0x1050	0xF0400105  ORR	R1, R0, #5
0x1054	0x4890    LDR	R0, [PC, #576]
0x1056	0x6001    STR	R1, [R0, #0]
0x1058	0xE030    B	L___Lib_System_4XX_InitialSetUpRCCRCC233
L___Lib_System_4XX_InitialSetUpRCCRCC232:
;__Lib_System_4XX.c, 464 :: 		
; Fosc_kHz start address is: 4 (R1)
0x105A	0x4890    LDR	R0, [PC, #576]
0x105C	0x4281    CMP	R1, R0
0x105E	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC234
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 465 :: 		
0x1060	0x488D    LDR	R0, [PC, #564]
0x1062	0x6800    LDR	R0, [R0, #0]
0x1064	0xF0400104  ORR	R1, R0, #4
0x1068	0x488B    LDR	R0, [PC, #556]
0x106A	0x6001    STR	R1, [R0, #0]
0x106C	0xE026    B	L___Lib_System_4XX_InitialSetUpRCCRCC235
L___Lib_System_4XX_InitialSetUpRCCRCC234:
;__Lib_System_4XX.c, 466 :: 		
; Fosc_kHz start address is: 4 (R1)
0x106E	0x488C    LDR	R0, [PC, #560]
0x1070	0x4281    CMP	R1, R0
0x1072	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC236
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 467 :: 		
0x1074	0x4888    LDR	R0, [PC, #544]
0x1076	0x6800    LDR	R0, [R0, #0]
0x1078	0xF0400103  ORR	R1, R0, #3
0x107C	0x4886    LDR	R0, [PC, #536]
0x107E	0x6001    STR	R1, [R0, #0]
0x1080	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC237
L___Lib_System_4XX_InitialSetUpRCCRCC236:
;__Lib_System_4XX.c, 468 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1082	0xF64E2060  MOVW	R0, #60000
0x1086	0x4281    CMP	R1, R0
0x1088	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC238
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 469 :: 		
0x108A	0x4883    LDR	R0, [PC, #524]
0x108C	0x6800    LDR	R0, [R0, #0]
0x108E	0xF0400102  ORR	R1, R0, #2
0x1092	0x4881    LDR	R0, [PC, #516]
0x1094	0x6001    STR	R1, [R0, #0]
0x1096	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC239
L___Lib_System_4XX_InitialSetUpRCCRCC238:
;__Lib_System_4XX.c, 470 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1098	0xF2475030  MOVW	R0, #30000
0x109C	0x4281    CMP	R1, R0
0x109E	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC240
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 471 :: 		
0x10A0	0x487D    LDR	R0, [PC, #500]
0x10A2	0x6800    LDR	R0, [R0, #0]
0x10A4	0xF0400101  ORR	R1, R0, #1
0x10A8	0x487B    LDR	R0, [PC, #492]
0x10AA	0x6001    STR	R1, [R0, #0]
0x10AC	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC241
L___Lib_System_4XX_InitialSetUpRCCRCC240:
;__Lib_System_4XX.c, 473 :: 		
0x10AE	0x487A    LDR	R0, [PC, #488]
0x10B0	0x6801    LDR	R1, [R0, #0]
0x10B2	0xF06F0007  MVN	R0, #7
0x10B6	0x4001    ANDS	R1, R0
0x10B8	0x4877    LDR	R0, [PC, #476]
0x10BA	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC241:
L___Lib_System_4XX_InitialSetUpRCCRCC239:
L___Lib_System_4XX_InitialSetUpRCCRCC237:
L___Lib_System_4XX_InitialSetUpRCCRCC235:
L___Lib_System_4XX_InitialSetUpRCCRCC233:
;__Lib_System_4XX.c, 474 :: 		
0x10BC	0xE10C    B	L___Lib_System_4XX_InitialSetUpRCCRCC242
L___Lib_System_4XX_InitialSetUpRCCRCC231:
;__Lib_System_4XX.c, 475 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x10BE	0x2802    CMP	R0, #2
0x10C0	0xF0408046  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC243
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 476 :: 		
0x10C4	0x4877    LDR	R0, [PC, #476]
0x10C6	0x4281    CMP	R1, R0
0x10C8	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC244
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 477 :: 		
0x10CA	0x4873    LDR	R0, [PC, #460]
0x10CC	0x6800    LDR	R0, [R0, #0]
0x10CE	0xF0400106  ORR	R1, R0, #6
0x10D2	0x4871    LDR	R0, [PC, #452]
0x10D4	0x6001    STR	R1, [R0, #0]
0x10D6	0xE03A    B	L___Lib_System_4XX_InitialSetUpRCCRCC245
L___Lib_System_4XX_InitialSetUpRCCRCC244:
;__Lib_System_4XX.c, 478 :: 		
; Fosc_kHz start address is: 4 (R1)
0x10D8	0x4870    LDR	R0, [PC, #448]
0x10DA	0x4281    CMP	R1, R0
0x10DC	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC246
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 479 :: 		
0x10DE	0x486E    LDR	R0, [PC, #440]
0x10E0	0x6800    LDR	R0, [R0, #0]
0x10E2	0xF0400105  ORR	R1, R0, #5
0x10E6	0x486C    LDR	R0, [PC, #432]
0x10E8	0x6001    STR	R1, [R0, #0]
0x10EA	0xE030    B	L___Lib_System_4XX_InitialSetUpRCCRCC247
L___Lib_System_4XX_InitialSetUpRCCRCC246:
;__Lib_System_4XX.c, 480 :: 		
; Fosc_kHz start address is: 4 (R1)
0x10EC	0x486E    LDR	R0, [PC, #440]
0x10EE	0x4281    CMP	R1, R0
0x10F0	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC248
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 481 :: 		
0x10F2	0x4869    LDR	R0, [PC, #420]
0x10F4	0x6800    LDR	R0, [R0, #0]
0x10F6	0xF0400104  ORR	R1, R0, #4
0x10FA	0x4867    LDR	R0, [PC, #412]
0x10FC	0x6001    STR	R1, [R0, #0]
0x10FE	0xE026    B	L___Lib_System_4XX_InitialSetUpRCCRCC249
L___Lib_System_4XX_InitialSetUpRCCRCC248:
;__Lib_System_4XX.c, 482 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1100	0x486A    LDR	R0, [PC, #424]
0x1102	0x4281    CMP	R1, R0
0x1104	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC250
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 483 :: 		
0x1106	0x4864    LDR	R0, [PC, #400]
0x1108	0x6800    LDR	R0, [R0, #0]
0x110A	0xF0400103  ORR	R1, R0, #3
0x110E	0x4862    LDR	R0, [PC, #392]
0x1110	0x6001    STR	R1, [R0, #0]
0x1112	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC251
L___Lib_System_4XX_InitialSetUpRCCRCC250:
;__Lib_System_4XX.c, 484 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1114	0xF64B3080  MOVW	R0, #48000
0x1118	0x4281    CMP	R1, R0
0x111A	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC252
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 485 :: 		
0x111C	0x485E    LDR	R0, [PC, #376]
0x111E	0x6800    LDR	R0, [R0, #0]
0x1120	0xF0400102  ORR	R1, R0, #2
0x1124	0x485C    LDR	R0, [PC, #368]
0x1126	0x6001    STR	R1, [R0, #0]
0x1128	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC253
L___Lib_System_4XX_InitialSetUpRCCRCC252:
;__Lib_System_4XX.c, 486 :: 		
; Fosc_kHz start address is: 4 (R1)
0x112A	0xF64550C0  MOVW	R0, #24000
0x112E	0x4281    CMP	R1, R0
0x1130	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC254
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 487 :: 		
0x1132	0x4859    LDR	R0, [PC, #356]
0x1134	0x6800    LDR	R0, [R0, #0]
0x1136	0xF0400101  ORR	R1, R0, #1
0x113A	0x4857    LDR	R0, [PC, #348]
0x113C	0x6001    STR	R1, [R0, #0]
0x113E	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC255
L___Lib_System_4XX_InitialSetUpRCCRCC254:
;__Lib_System_4XX.c, 489 :: 		
0x1140	0x4855    LDR	R0, [PC, #340]
0x1142	0x6801    LDR	R1, [R0, #0]
0x1144	0xF06F0007  MVN	R0, #7
0x1148	0x4001    ANDS	R1, R0
0x114A	0x4853    LDR	R0, [PC, #332]
0x114C	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC255:
L___Lib_System_4XX_InitialSetUpRCCRCC253:
L___Lib_System_4XX_InitialSetUpRCCRCC251:
L___Lib_System_4XX_InitialSetUpRCCRCC249:
L___Lib_System_4XX_InitialSetUpRCCRCC247:
L___Lib_System_4XX_InitialSetUpRCCRCC245:
;__Lib_System_4XX.c, 490 :: 		
0x114E	0xE0C3    B	L___Lib_System_4XX_InitialSetUpRCCRCC256
L___Lib_System_4XX_InitialSetUpRCCRCC243:
;__Lib_System_4XX.c, 491 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x1150	0x2801    CMP	R0, #1
0x1152	0xF0408051  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC257
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 492 :: 		
0x1156	0x4851    LDR	R0, [PC, #324]
0x1158	0x4281    CMP	R1, R0
0x115A	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC258
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 493 :: 		
0x115C	0x484E    LDR	R0, [PC, #312]
0x115E	0x6800    LDR	R0, [R0, #0]
0x1160	0xF0400107  ORR	R1, R0, #7
0x1164	0x484C    LDR	R0, [PC, #304]
0x1166	0x6001    STR	R1, [R0, #0]
0x1168	0xE045    B	L___Lib_System_4XX_InitialSetUpRCCRCC259
L___Lib_System_4XX_InitialSetUpRCCRCC258:
;__Lib_System_4XX.c, 494 :: 		
; Fosc_kHz start address is: 4 (R1)
0x116A	0x4851    LDR	R0, [PC, #324]
0x116C	0x4281    CMP	R1, R0
0x116E	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC260
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 495 :: 		
0x1170	0x4849    LDR	R0, [PC, #292]
0x1172	0x6800    LDR	R0, [R0, #0]
0x1174	0xF0400106  ORR	R1, R0, #6
0x1178	0x4847    LDR	R0, [PC, #284]
0x117A	0x6001    STR	R1, [R0, #0]
0x117C	0xE03B    B	L___Lib_System_4XX_InitialSetUpRCCRCC261
L___Lib_System_4XX_InitialSetUpRCCRCC260:
;__Lib_System_4XX.c, 496 :: 		
; Fosc_kHz start address is: 4 (R1)
0x117E	0x4848    LDR	R0, [PC, #288]
0x1180	0x4281    CMP	R1, R0
0x1182	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC262
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 497 :: 		
0x1184	0x4844    LDR	R0, [PC, #272]
0x1186	0x6800    LDR	R0, [R0, #0]
0x1188	0xF0400105  ORR	R1, R0, #5
0x118C	0x4842    LDR	R0, [PC, #264]
0x118E	0x6001    STR	R1, [R0, #0]
0x1190	0xE031    B	L___Lib_System_4XX_InitialSetUpRCCRCC263
L___Lib_System_4XX_InitialSetUpRCCRCC262:
;__Lib_System_4XX.c, 498 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1192	0x4846    LDR	R0, [PC, #280]
0x1194	0x4281    CMP	R1, R0
0x1196	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC264
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 499 :: 		
0x1198	0x483F    LDR	R0, [PC, #252]
0x119A	0x6800    LDR	R0, [R0, #0]
0x119C	0xF0400104  ORR	R1, R0, #4
0x11A0	0x483D    LDR	R0, [PC, #244]
0x11A2	0x6001    STR	R1, [R0, #0]
0x11A4	0xE027    B	L___Lib_System_4XX_InitialSetUpRCCRCC265
L___Lib_System_4XX_InitialSetUpRCCRCC264:
;__Lib_System_4XX.c, 500 :: 		
; Fosc_kHz start address is: 4 (R1)
0x11A6	0xF24D20F0  MOVW	R0, #54000
0x11AA	0x4281    CMP	R1, R0
0x11AC	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC266
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 501 :: 		
0x11AE	0x483A    LDR	R0, [PC, #232]
0x11B0	0x6800    LDR	R0, [R0, #0]
0x11B2	0xF0400103  ORR	R1, R0, #3
0x11B6	0x4838    LDR	R0, [PC, #224]
0x11B8	0x6001    STR	R1, [R0, #0]
0x11BA	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC267
L___Lib_System_4XX_InitialSetUpRCCRCC266:
;__Lib_System_4XX.c, 502 :: 		
; Fosc_kHz start address is: 4 (R1)
0x11BC	0xF64840A0  MOVW	R0, #36000
0x11C0	0x4281    CMP	R1, R0
0x11C2	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC268
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 503 :: 		
0x11C4	0x4834    LDR	R0, [PC, #208]
0x11C6	0x6800    LDR	R0, [R0, #0]
0x11C8	0xF0400102  ORR	R1, R0, #2
0x11CC	0x4832    LDR	R0, [PC, #200]
0x11CE	0x6001    STR	R1, [R0, #0]
0x11D0	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC269
L___Lib_System_4XX_InitialSetUpRCCRCC268:
;__Lib_System_4XX.c, 504 :: 		
; Fosc_kHz start address is: 4 (R1)
0x11D2	0xF2446050  MOVW	R0, #18000
0x11D6	0x4281    CMP	R1, R0
0x11D8	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC270
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 505 :: 		
0x11DA	0x482F    LDR	R0, [PC, #188]
0x11DC	0x6800    LDR	R0, [R0, #0]
0x11DE	0xF0400101  ORR	R1, R0, #1
0x11E2	0x482D    LDR	R0, [PC, #180]
0x11E4	0x6001    STR	R1, [R0, #0]
0x11E6	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC271
L___Lib_System_4XX_InitialSetUpRCCRCC270:
;__Lib_System_4XX.c, 507 :: 		
0x11E8	0x482B    LDR	R0, [PC, #172]
0x11EA	0x6801    LDR	R1, [R0, #0]
0x11EC	0xF06F0007  MVN	R0, #7
0x11F0	0x4001    ANDS	R1, R0
0x11F2	0x4829    LDR	R0, [PC, #164]
0x11F4	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC271:
L___Lib_System_4XX_InitialSetUpRCCRCC269:
L___Lib_System_4XX_InitialSetUpRCCRCC267:
L___Lib_System_4XX_InitialSetUpRCCRCC265:
L___Lib_System_4XX_InitialSetUpRCCRCC263:
L___Lib_System_4XX_InitialSetUpRCCRCC261:
L___Lib_System_4XX_InitialSetUpRCCRCC259:
;__Lib_System_4XX.c, 508 :: 		
0x11F6	0xE06F    B	L___Lib_System_4XX_InitialSetUpRCCRCC272
L___Lib_System_4XX_InitialSetUpRCCRCC257:
;__Lib_System_4XX.c, 509 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x11F8	0x2800    CMP	R0, #0
0x11FA	0xF040806D  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC273
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 510 :: 		
0x11FE	0x482D    LDR	R0, [PC, #180]
0x1200	0x4281    CMP	R1, R0
0x1202	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC274
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 511 :: 		
0x1204	0x4824    LDR	R0, [PC, #144]
0x1206	0x6800    LDR	R0, [R0, #0]
0x1208	0xF0400107  ORR	R1, R0, #7
0x120C	0x4822    LDR	R0, [PC, #136]
0x120E	0x6001    STR	R1, [R0, #0]
0x1210	0xE062    B	L___Lib_System_4XX_InitialSetUpRCCRCC275
L___Lib_System_4XX_InitialSetUpRCCRCC274:
;__Lib_System_4XX.c, 512 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1212	0x4825    LDR	R0, [PC, #148]
0x1214	0x4281    CMP	R1, R0
0x1216	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC276
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 513 :: 		
0x1218	0x481F    LDR	R0, [PC, #124]
0x121A	0x6800    LDR	R0, [R0, #0]
0x121C	0xF0400106  ORR	R1, R0, #6
0x1220	0x481D    LDR	R0, [PC, #116]
0x1222	0x6001    STR	R1, [R0, #0]
0x1224	0xE058    B	L___Lib_System_4XX_InitialSetUpRCCRCC277
L___Lib_System_4XX_InitialSetUpRCCRCC276:
;__Lib_System_4XX.c, 514 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1226	0x4824    LDR	R0, [PC, #144]
0x1228	0x4281    CMP	R1, R0
0x122A	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC278
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 515 :: 		
0x122C	0x481A    LDR	R0, [PC, #104]
0x122E	0x6800    LDR	R0, [R0, #0]
0x1230	0xF0400105  ORR	R1, R0, #5
0x1234	0x4818    LDR	R0, [PC, #96]
0x1236	0x6001    STR	R1, [R0, #0]
0x1238	0xE04E    B	L___Lib_System_4XX_InitialSetUpRCCRCC279
L___Lib_System_4XX_InitialSetUpRCCRCC278:
;__Lib_System_4XX.c, 516 :: 		
; Fosc_kHz start address is: 4 (R1)
0x123A	0xF5B14F7A  CMP	R1, #64000
0x123E	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC280
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 517 :: 		
0x1240	0x4815    LDR	R0, [PC, #84]
0x1242	0x6800    LDR	R0, [R0, #0]
0x1244	0xF0400104  ORR	R1, R0, #4
0x1248	0x4813    LDR	R0, [PC, #76]
0x124A	0x6001    STR	R1, [R0, #0]
0x124C	0xE044    B	L___Lib_System_4XX_InitialSetUpRCCRCC281
L___Lib_System_4XX_InitialSetUpRCCRCC280:
;__Lib_System_4XX.c, 518 :: 		
; Fosc_kHz start address is: 4 (R1)
0x124E	0xF64B3080  MOVW	R0, #48000
0x1252	0x4281    CMP	R1, R0
0x1254	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC282
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 519 :: 		
0x1256	0x4810    LDR	R0, [PC, #64]
0x1258	0x6800    LDR	R0, [R0, #0]
0x125A	0xF0400103  ORR	R1, R0, #3
0x125E	0x480E    LDR	R0, [PC, #56]
0x1260	0x6001    STR	R1, [R0, #0]
0x1262	0xE039    B	L___Lib_System_4XX_InitialSetUpRCCRCC283
L___Lib_System_4XX_InitialSetUpRCCRCC282:
;__Lib_System_4XX.c, 520 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1264	0xF5B14FFA  CMP	R1, #32000
0x1268	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC284
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 521 :: 		
0x126A	0x480B    LDR	R0, [PC, #44]
0x126C	0x6800    LDR	R0, [R0, #0]
0x126E	0xF0400102  ORR	R1, R0, #2
0x1272	0x4809    LDR	R0, [PC, #36]
0x1274	0x6001    STR	R1, [R0, #0]
0x1276	0xE02F    B	L___Lib_System_4XX_InitialSetUpRCCRCC285
L___Lib_System_4XX_InitialSetUpRCCRCC284:
;__Lib_System_4XX.c, 522 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1278	0xF5B15F7A  CMP	R1, #16000
0x127C	0xD925    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC286
0x127E	0xE01D    B	#58
0x1280	0x00800101  	#16842880
0x1284	0x54190440  	#71324697
0x1288	0x00023D60  	#1029701634
0x128C	0x00030000  	#3
0x1290	0x90400002  	#168000
0x1294	0x49F00002  	#150000
0x1298	0x3C004002  	FLASH_ACR+0
0x129C	0xD4C00001  	#120000
0x12A0	0x5F900001  	#90000
0x12A4	0x32800002  	#144000
0x12A8	0x77000001  	#96000
0x12AC	0x19400001  	#72000
0x12B0	0xA5E00001  	#108000
0x12B4	0xB5800001  	#112000
0x12B8	0x38800001  	#80000
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 523 :: 		
0x12BC	0x482D    LDR	R0, [PC, #180]
0x12BE	0x6800    LDR	R0, [R0, #0]
0x12C0	0xF0400101  ORR	R1, R0, #1
0x12C4	0x482B    LDR	R0, [PC, #172]
0x12C6	0x6001    STR	R1, [R0, #0]
0x12C8	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC287
L___Lib_System_4XX_InitialSetUpRCCRCC286:
;__Lib_System_4XX.c, 525 :: 		
0x12CA	0x482A    LDR	R0, [PC, #168]
0x12CC	0x6801    LDR	R1, [R0, #0]
0x12CE	0xF06F0007  MVN	R0, #7
0x12D2	0x4001    ANDS	R1, R0
0x12D4	0x4827    LDR	R0, [PC, #156]
0x12D6	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC287:
L___Lib_System_4XX_InitialSetUpRCCRCC285:
L___Lib_System_4XX_InitialSetUpRCCRCC283:
L___Lib_System_4XX_InitialSetUpRCCRCC281:
L___Lib_System_4XX_InitialSetUpRCCRCC279:
L___Lib_System_4XX_InitialSetUpRCCRCC277:
L___Lib_System_4XX_InitialSetUpRCCRCC275:
;__Lib_System_4XX.c, 526 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC273:
L___Lib_System_4XX_InitialSetUpRCCRCC272:
L___Lib_System_4XX_InitialSetUpRCCRCC256:
L___Lib_System_4XX_InitialSetUpRCCRCC242:
;__Lib_System_4XX.c, 528 :: 		
0x12D8	0x2101    MOVS	R1, #1
0x12DA	0xB249    SXTB	R1, R1
0x12DC	0x4826    LDR	R0, [PC, #152]
0x12DE	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 529 :: 		
0x12E0	0x4826    LDR	R0, [PC, #152]
0x12E2	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 531 :: 		
0x12E4	0xF7FFFBB0  BL	__Lib_System_4XX_SystemClockSetDefault+0
;__Lib_System_4XX.c, 533 :: 		
0x12E8	0x4825    LDR	R0, [PC, #148]
0x12EA	0x6003    STR	R3, [R0, #0]
; ulRCC_PLLCFGR end address is: 12 (R3)
;__Lib_System_4XX.c, 534 :: 		
0x12EC	0x4825    LDR	R0, [PC, #148]
0x12EE	0x6004    STR	R4, [R0, #0]
;__Lib_System_4XX.c, 535 :: 		
0x12F0	0x4825    LDR	R0, [PC, #148]
0x12F2	0xEA020100  AND	R1, R2, R0, LSL #0
0x12F6	0x4825    LDR	R0, [PC, #148]
0x12F8	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 537 :: 		
0x12FA	0xF0020001  AND	R0, R2, #1
0x12FE	0xB140    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC299
; ulRCC_CFGR end address is: 16 (R4)
; ulRCC_CR end address is: 8 (R2)
0x1300	0x4621    MOV	R1, R4
;__Lib_System_4XX.c, 538 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC289:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x1302	0x4822    LDR	R0, [PC, #136]
0x1304	0x6800    LDR	R0, [R0, #0]
0x1306	0xF0000002  AND	R0, R0, #2
0x130A	0x2800    CMP	R0, #0
0x130C	0xD100    BNE	L___Lib_System_4XX_InitialSetUpRCCRCC290
;__Lib_System_4XX.c, 539 :: 		
0x130E	0xE7F8    B	L___Lib_System_4XX_InitialSetUpRCCRCC289
L___Lib_System_4XX_InitialSetUpRCCRCC290:
;__Lib_System_4XX.c, 540 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x1310	0xE000    B	L___Lib_System_4XX_InitialSetUpRCCRCC288
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC299:
;__Lib_System_4XX.c, 537 :: 		
0x1312	0x4621    MOV	R1, R4
;__Lib_System_4XX.c, 540 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC288:
;__Lib_System_4XX.c, 542 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x1314	0xF4023080  AND	R0, R2, #65536
0x1318	0xB148    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC2100
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
;__Lib_System_4XX.c, 543 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC292:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 4 (R1)
0x131A	0x481C    LDR	R0, [PC, #112]
0x131C	0x6800    LDR	R0, [R0, #0]
0x131E	0xF4003000  AND	R0, R0, #131072
0x1322	0xB900    CBNZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC293
;__Lib_System_4XX.c, 544 :: 		
0x1324	0xE7F9    B	L___Lib_System_4XX_InitialSetUpRCCRCC292
L___Lib_System_4XX_InitialSetUpRCCRCC293:
;__Lib_System_4XX.c, 545 :: 		
0x1326	0x9201    STR	R2, [SP, #4]
; ulRCC_CFGR end address is: 4 (R1)
0x1328	0x460A    MOV	R2, R1
0x132A	0x9901    LDR	R1, [SP, #4]
0x132C	0xE002    B	L___Lib_System_4XX_InitialSetUpRCCRCC291
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC2100:
;__Lib_System_4XX.c, 542 :: 		
0x132E	0x9101    STR	R1, [SP, #4]
0x1330	0x4611    MOV	R1, R2
0x1332	0x9A01    LDR	R2, [SP, #4]
;__Lib_System_4XX.c, 545 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC291:
;__Lib_System_4XX.c, 547 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x1334	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x1338	0xB170    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC2101
;__Lib_System_4XX.c, 548 :: 		
0x133A	0x4814    LDR	R0, [PC, #80]
0x133C	0x6800    LDR	R0, [R0, #0]
0x133E	0xF0407180  ORR	R1, R0, #16777216
0x1342	0x4812    LDR	R0, [PC, #72]
0x1344	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x1346	0x4611    MOV	R1, R2
;__Lib_System_4XX.c, 549 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC295:
; ulRCC_CFGR start address is: 4 (R1)
0x1348	0x4810    LDR	R0, [PC, #64]
0x134A	0x6800    LDR	R0, [R0, #0]
0x134C	0xF0007000  AND	R0, R0, #33554432
0x1350	0xB900    CBNZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC296
;__Lib_System_4XX.c, 550 :: 		
0x1352	0xE7F9    B	L___Lib_System_4XX_InitialSetUpRCCRCC295
L___Lib_System_4XX_InitialSetUpRCCRCC296:
;__Lib_System_4XX.c, 551 :: 		
0x1354	0x460A    MOV	R2, R1
0x1356	0xE7FF    B	L___Lib_System_4XX_InitialSetUpRCCRCC294
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_4XX_InitialSetUpRCCRCC2101:
;__Lib_System_4XX.c, 547 :: 		
;__Lib_System_4XX.c, 551 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC294:
;__Lib_System_4XX.c, 554 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC297:
; ulRCC_CFGR start address is: 8 (R2)
0x1358	0x480A    LDR	R0, [PC, #40]
0x135A	0x6800    LDR	R0, [R0, #0]
0x135C	0xF000010C  AND	R1, R0, #12
0x1360	0x0090    LSLS	R0, R2, #2
0x1362	0xF000000C  AND	R0, R0, #12
0x1366	0x4281    CMP	R1, R0
0x1368	0xD000    BEQ	L___Lib_System_4XX_InitialSetUpRCCRCC298
;__Lib_System_4XX.c, 555 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x136A	0xE7F5    B	L___Lib_System_4XX_InitialSetUpRCCRCC297
L___Lib_System_4XX_InitialSetUpRCCRCC298:
;__Lib_System_4XX.c, 557 :: 		
L_end_InitialSetUpRCCRCC2:
0x136C	0xF8DDE000  LDR	LR, [SP, #0]
0x1370	0xB002    ADD	SP, SP, #8
0x1372	0x4770    BX	LR
0x1374	0x3C004002  	FLASH_ACR+0
0x1378	0x80204247  	FLASH_ACR+0
0x137C	0x80244247  	FLASH_ACR+0
0x1380	0x38044002  	RCC_PLLCFGR+0
0x1384	0x38084002  	RCC_CFGR+0
0x1388	0xFFFF000F  	#1048575
0x138C	0x38004002  	RCC_CR+0
; end of __Lib_System_4XX_InitialSetUpRCCRCC2
__Lib_System_4XX_SystemClockSetDefault:
;__Lib_System_4XX.c, 431 :: 		
0x0A48	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 434 :: 		
0x0A4A	0x480D    LDR	R0, [PC, #52]
0x0A4C	0x6800    LDR	R0, [R0, #0]
0x0A4E	0xF0400101  ORR	R1, R0, #1
0x0A52	0x480B    LDR	R0, [PC, #44]
0x0A54	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 437 :: 		
0x0A56	0x2100    MOVS	R1, #0
0x0A58	0x480A    LDR	R0, [PC, #40]
0x0A5A	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 440 :: 		
0x0A5C	0x4808    LDR	R0, [PC, #32]
0x0A5E	0x6801    LDR	R1, [R0, #0]
0x0A60	0x4809    LDR	R0, [PC, #36]
0x0A62	0x4001    ANDS	R1, R0
0x0A64	0x4806    LDR	R0, [PC, #24]
0x0A66	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 443 :: 		
0x0A68	0x4908    LDR	R1, [PC, #32]
0x0A6A	0x4809    LDR	R0, [PC, #36]
0x0A6C	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 446 :: 		
0x0A6E	0x4804    LDR	R0, [PC, #16]
0x0A70	0x6801    LDR	R1, [R0, #0]
0x0A72	0xF46F2080  MVN	R0, #262144
0x0A76	0x4001    ANDS	R1, R0
0x0A78	0x4801    LDR	R0, [PC, #4]
0x0A7A	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 450 :: 		
L_end_SystemClockSetDefault:
0x0A7C	0xB001    ADD	SP, SP, #4
0x0A7E	0x4770    BX	LR
0x0A80	0x38004002  	RCC_CR+0
0x0A84	0x38084002  	RCC_CFGR+0
0x0A88	0xFFFFFEF6  	#-17367041
0x0A8C	0x30102400  	#603992080
0x0A90	0x38044002  	RCC_PLLCFGR+0
; end of __Lib_System_4XX_SystemClockSetDefault
__Lib_System_4XX_InitialSetUpFosc:
;__Lib_System_4XX.c, 369 :: 		
0x1390	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 370 :: 		
0x1392	0x4904    LDR	R1, [PC, #16]
0x1394	0x4804    LDR	R0, [PC, #16]
0x1396	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 371 :: 		
0x1398	0x4904    LDR	R1, [PC, #16]
0x139A	0x4805    LDR	R0, [PC, #20]
0x139C	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 372 :: 		
L_end_InitialSetUpFosc:
0x139E	0xB001    ADD	SP, SP, #4
0x13A0	0x4770    BX	LR
0x13A2	0xBF00    NOP
0x13A4	0x90400002  	#168000
0x13A8	0x009C2000  	___System_CLOCK_IN_KHZ+0
0x13AC	0x00030000  	#3
0x13B0	0x00A02000  	__VOLTAGE_RANGE+0
; end of __Lib_System_4XX_InitialSetUpFosc
___GenExcept:
;__Lib_System_4XX.c, 314 :: 		
0x13B4	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 315 :: 		
L___GenExcept27:
0x13B6	0xE7FE    B	L___GenExcept27
;__Lib_System_4XX.c, 316 :: 		
L_end___GenExcept:
0x13B8	0xB001    ADD	SP, SP, #4
0x13BA	0x4770    BX	LR
; end of ___GenExcept
___EnableFPU:
;__Lib_System_4XX.c, 347 :: 		
0x1004	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 350 :: 		
0x1006	0xF64E5088  MOVW	R0, #60808
;__Lib_System_4XX.c, 351 :: 		
0x100A	0xF2CE0000  MOVT	R0, #57344
;__Lib_System_4XX.c, 353 :: 		
0x100E	0x6801    LDR	R1, [R0, #0]
;__Lib_System_4XX.c, 355 :: 		
0x1010	0xF4410170  ORR	R1, R1, #15728640
;__Lib_System_4XX.c, 357 :: 		
0x1014	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 359 :: 		
0x1016	0xBF00    NOP
;__Lib_System_4XX.c, 360 :: 		
0x1018	0xBF00    NOP
;__Lib_System_4XX.c, 361 :: 		
0x101A	0xBF00    NOP
;__Lib_System_4XX.c, 362 :: 		
0x101C	0xBF00    NOP
;__Lib_System_4XX.c, 364 :: 		
0x101E	0xEEF10A10  VMRS	R0, FPSCR
;__Lib_System_4XX.c, 365 :: 		
0x1022	0xF4400040  ORR	R0, R0, #12582912
;__Lib_System_4XX.c, 366 :: 		
0x1026	0xEEE10A10  VMSR	FPSCR, R0
;__Lib_System_4XX.c, 367 :: 		
L_end___EnableFPU:
0x102A	0xB001    ADD	SP, SP, #4
0x102C	0x4770    BX	LR
; end of ___EnableFPU
0x14C8	0xB500    PUSH	(R14)
0x14CA	0xF8DFB024  LDR	R11, [PC, #36]
0x14CE	0xF8DFA024  LDR	R10, [PC, #36]
0x14D2	0xF8DFC024  LDR	R12, [PC, #36]
0x14D6	0xF7FFFCC9  BL	3692
0x14DA	0xF8DFB020  LDR	R11, [PC, #32]
0x14DE	0xF8DFA020  LDR	R10, [PC, #32]
0x14E2	0xF8DFC020  LDR	R12, [PC, #32]
0x14E6	0xF7FFFCC1  BL	3692
0x14EA	0xBD00    POP	(R15)
0x14EC	0x4770    BX	LR
0x14EE	0xBF00    NOP
0x14F0	0x00002000  	#536870912
0x14F4	0x00822000  	#536871042
0x14F8	0x13BC0000  	#5052
0x14FC	0x00842000  	#536871044
0x1500	0x008C2000  	#536871052
0x1504	0x14C00000  	#5312
0x1564	0xB500    PUSH	(R14)
0x1566	0xF8DFB010  LDR	R11, [PC, #16]
0x156A	0xF8DFA010  LDR	R10, [PC, #16]
0x156E	0xF7FFFC5F  BL	3632
0x1572	0xBD00    POP	(R15)
0x1574	0x4770    BX	LR
0x1576	0xBF00    NOP
0x1578	0x00002000  	#536870912
0x157C	0x00B42000  	#536871092
_external_interrupt:
;input_capture_demo.c, 126 :: 		void external_interrupt() iv IVT_INT_EXTI15_10 ics ICS_AUTO {
;input_capture_demo.c, 128 :: 		EXTI_PR.B10 = 1;                                                           // Clear external interrupt bit
0x0E80	0x2101    MOVS	R1, #1
0x0E82	0xB249    SXTB	R1, R1
0x0E84	0x4802    LDR	R0, [PC, #8]
0x0E86	0x6001    STR	R1, [R0, #0]
;input_capture_demo.c, 129 :: 		poll_flag = 1;                                                             // Set poll flag for main
0x0E88	0x2101    MOVS	R1, #1
0x0E8A	0x4802    LDR	R0, [PC, #8]
0x0E8C	0x8001    STRH	R1, [R0, #0]
;input_capture_demo.c, 130 :: 		}
L_end_external_interrupt:
0x0E8E	0x4770    BX	LR
0x0E90	0x82A84227  	EXTI_PR+0
0x0E94	0x00002000  	_poll_flag+0
; end of _external_interrupt
_timer2_interrupt:
;input_capture_demo.c, 99 :: 		void timer2_interrupt() iv IVT_INT_TIM2 {
0x0E98	0xF84D4D04  PUSH	(R4)
0x0E9C	0xB081    SUB	SP, SP, #4
0x0E9E	0xF8CDE000  STR	LR, [SP, #0]
;input_capture_demo.c, 101 :: 		NVIC_IntDisable(IVT_INT_TIM2);                                             // Disable timer 2 interrupts
0x0EA2	0xF240002C  MOVW	R0, #44
0x0EA6	0xF7FFFD8F  BL	_NVIC_IntDisable+0
;input_capture_demo.c, 102 :: 		GPIOE_ODR.B10 = 1;                                                         // Set handler timing pin high
0x0EAA	0x2101    MOVS	R1, #1
0x0EAC	0xB249    SXTB	R1, R1
0x0EAE	0x481C    LDR	R0, [PC, #112]
0x0EB0	0x6001    STR	R1, [R0, #0]
;input_capture_demo.c, 104 :: 		if(TIM2_SR.UIF == 1) {                                                     // If timer 2 overflow event occured
0x0EB2	0x491C    LDR	R1, [PC, #112]
0x0EB4	0x6808    LDR	R0, [R1, #0]
0x0EB6	0xB138    CBZ	R0, L_timer2_interrupt3
;input_capture_demo.c, 105 :: 		TIM2_SR.UIF = 0;                                                        // Clear timer 2 interrupt bit
0x0EB8	0x2100    MOVS	R1, #0
0x0EBA	0xB249    SXTB	R1, R1
0x0EBC	0x4819    LDR	R0, [PC, #100]
0x0EBE	0x6001    STR	R1, [R0, #0]
;input_capture_demo.c, 106 :: 		overflowCount++;                                                        // Increment overflow counter
0x0EC0	0x4919    LDR	R1, [PC, #100]
0x0EC2	0x8808    LDRH	R0, [R1, #0]
0x0EC4	0x1C40    ADDS	R0, R0, #1
0x0EC6	0x8008    STRH	R0, [R1, #0]
;input_capture_demo.c, 107 :: 		}
L_timer2_interrupt3:
;input_capture_demo.c, 109 :: 		if (TIM2_SR.CC1IF == 1) {                                                  // If Input Capture event occured
0x0EC8	0x4918    LDR	R1, [PC, #96]
0x0ECA	0x6808    LDR	R0, [R1, #0]
0x0ECC	0xB1C8    CBZ	R0, L_timer2_interrupt4
;input_capture_demo.c, 110 :: 		TIM2_SR.CC1IF = 0;                                                      // Clear input capture event bit
0x0ECE	0x2100    MOVS	R1, #0
0x0ED0	0xB249    SXTB	R1, R1
0x0ED2	0x4816    LDR	R0, [PC, #88]
0x0ED4	0x6001    STR	R1, [R0, #0]
;input_capture_demo.c, 111 :: 		presentTime = TIM2_CCR1;                                                // Read stored input capture time
0x0ED6	0x4816    LDR	R0, [PC, #88]
0x0ED8	0x6800    LDR	R0, [R0, #0]
0x0EDA	0x4B16    LDR	R3, [PC, #88]
0x0EDC	0x6018    STR	R0, [R3, #0]
;input_capture_demo.c, 112 :: 		totalTicks = (overflowCount << 16) - previousTime + presentTime;        // Calculate total ticks between input capture events
0x0EDE	0x4A16    LDR	R2, [PC, #88]
0x0EE0	0x6810    LDR	R0, [R2, #0]
0x0EE2	0x4241    RSBS	R1, R0, #0
0x0EE4	0x4618    MOV	R0, R3
0x0EE6	0x6800    LDR	R0, [R0, #0]
0x0EE8	0x1809    ADDS	R1, R1, R0
0x0EEA	0x4814    LDR	R0, [PC, #80]
0x0EEC	0x6001    STR	R1, [R0, #0]
;input_capture_demo.c, 113 :: 		previousTime = presentTime;                                             // Store time of latest input capture event for use in next instance
0x0EEE	0x4618    MOV	R0, R3
0x0EF0	0x6800    LDR	R0, [R0, #0]
0x0EF2	0x6010    STR	R0, [R2, #0]
;input_capture_demo.c, 114 :: 		overflowCount = 0;                                                      // Reset the overflow counter to 0
0x0EF4	0x2100    MOVS	R1, #0
0x0EF6	0x480C    LDR	R0, [PC, #48]
0x0EF8	0x8001    STRH	R1, [R0, #0]
;input_capture_demo.c, 115 :: 		inputEventCounter++;                                                    // Increment total input capture event counter
0x0EFA	0x4911    LDR	R1, [PC, #68]
0x0EFC	0x6808    LDR	R0, [R1, #0]
0x0EFE	0x1C40    ADDS	R0, R0, #1
0x0F00	0x6008    STR	R0, [R1, #0]
;input_capture_demo.c, 116 :: 		}
L_timer2_interrupt4:
;input_capture_demo.c, 120 :: 		NVIC_IntEnable(IVT_INT_TIM2);                                              // Re-enable timer 2 interrupt
0x0F02	0xF240002C  MOVW	R0, #44
0x0F06	0xF7FFFF19  BL	_NVIC_IntEnable+0
;input_capture_demo.c, 121 :: 		GPIOE_ODR.B10 = 0;                                                         // Set handler timing pin low
0x0F0A	0x2100    MOVS	R1, #0
0x0F0C	0xB249    SXTB	R1, R1
0x0F0E	0x4804    LDR	R0, [PC, #16]
0x0F10	0x6001    STR	R1, [R0, #0]
;input_capture_demo.c, 122 :: 		}
L_end_timer2_interrupt:
0x0F12	0xF8DDE000  LDR	LR, [SP, #0]
0x0F16	0xB001    ADD	SP, SP, #4
0x0F18	0xF85D4B04  POP	(R4)
0x0F1C	0x4770    BX	LR
0x0F1E	0xBF00    NOP
0x0F20	0x02A84242  	GPIOE_ODR+0
0x0F24	0x02004200  	TIM2_SR+0
0x0F28	0x00802000  	_overflowCount+0
0x0F2C	0x02044200  	TIM2_SR+0
0x0F30	0x00344000  	TIM2_CCR1+0
0x0F34	0x00842000  	_presentTime+0
0x0F38	0x00882000  	_previousTime+0
0x0F3C	0x00082000  	_totalTicks+0
0x0F40	0x00642000  	_inputEventCounter+0
; end of _timer2_interrupt
_NVIC_IntDisable:
;__Lib_System_4XX.c, 264 :: 		
; ivt start address is: 0 (R0)
0x09C8	0xB081    SUB	SP, SP, #4
; ivt end address is: 0 (R0)
; ivt start address is: 0 (R0)
;__Lib_System_4XX.c, 276 :: 		
0x09CA	0x2804    CMP	R0, #4
0x09CC	0xD107    BNE	L_NVIC_IntDisable18
; ivt end address is: 0 (R0)
;__Lib_System_4XX.c, 281 :: 		
0x09CE	0x491B    LDR	R1, [PC, #108]
0x09D0	0x680A    LDR	R2, [R1, #0]
0x09D2	0xF46F3180  MVN	R1, #65536
0x09D6	0x400A    ANDS	R2, R1
0x09D8	0x4918    LDR	R1, [PC, #96]
0x09DA	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 282 :: 		
0x09DC	0xE02B    B	L_NVIC_IntDisable19
L_NVIC_IntDisable18:
;__Lib_System_4XX.c, 283 :: 		
; ivt start address is: 0 (R0)
0x09DE	0x2805    CMP	R0, #5
0x09E0	0xD107    BNE	L_NVIC_IntDisable20
; ivt end address is: 0 (R0)
;__Lib_System_4XX.c, 288 :: 		
0x09E2	0x4916    LDR	R1, [PC, #88]
0x09E4	0x680A    LDR	R2, [R1, #0]
0x09E6	0xF46F3100  MVN	R1, #131072
0x09EA	0x400A    ANDS	R2, R1
0x09EC	0x4913    LDR	R1, [PC, #76]
0x09EE	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 289 :: 		
0x09F0	0xE021    B	L_NVIC_IntDisable21
L_NVIC_IntDisable20:
;__Lib_System_4XX.c, 290 :: 		
; ivt start address is: 0 (R0)
0x09F2	0x2806    CMP	R0, #6
0x09F4	0xD107    BNE	L_NVIC_IntDisable22
; ivt end address is: 0 (R0)
;__Lib_System_4XX.c, 295 :: 		
0x09F6	0x4911    LDR	R1, [PC, #68]
0x09F8	0x680A    LDR	R2, [R1, #0]
0x09FA	0xF46F2180  MVN	R1, #262144
0x09FE	0x400A    ANDS	R2, R1
0x0A00	0x490E    LDR	R1, [PC, #56]
0x0A02	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 296 :: 		
0x0A04	0xE017    B	L_NVIC_IntDisable23
L_NVIC_IntDisable22:
;__Lib_System_4XX.c, 297 :: 		
; ivt start address is: 0 (R0)
0x0A06	0x280F    CMP	R0, #15
0x0A08	0xD107    BNE	L_NVIC_IntDisable24
; ivt end address is: 0 (R0)
;__Lib_System_4XX.c, 302 :: 		
0x0A0A	0x490D    LDR	R1, [PC, #52]
0x0A0C	0x680A    LDR	R2, [R1, #0]
0x0A0E	0xF06F0102  MVN	R1, #2
0x0A12	0x400A    ANDS	R2, R1
0x0A14	0x490A    LDR	R1, [PC, #40]
0x0A16	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 303 :: 		
0x0A18	0xE00D    B	L_NVIC_IntDisable25
L_NVIC_IntDisable24:
;__Lib_System_4XX.c, 304 :: 		
; ivt start address is: 0 (R0)
0x0A1A	0x2810    CMP	R0, #16
0x0A1C	0xD30B    BCC	L_NVIC_IntDisable26
;__Lib_System_4XX.c, 309 :: 		
0x0A1E	0xF2A00410  SUBW	R4, R0, #16
; ivt end address is: 0 (R0)
0x0A22	0x0961    LSRS	R1, R4, #5
0x0A24	0x008A    LSLS	R2, R1, #2
0x0A26	0x4907    LDR	R1, [PC, #28]
0x0A28	0x188B    ADDS	R3, R1, R2
;__Lib_System_4XX.c, 310 :: 		
0x0A2A	0xF004021F  AND	R2, R4, #31
0x0A2E	0xF04F0101  MOV	R1, #1
0x0A32	0x4091    LSLS	R1, R2
0x0A34	0x6019    STR	R1, [R3, #0]
;__Lib_System_4XX.c, 311 :: 		
L_NVIC_IntDisable26:
L_NVIC_IntDisable25:
L_NVIC_IntDisable23:
L_NVIC_IntDisable21:
L_NVIC_IntDisable19:
;__Lib_System_4XX.c, 312 :: 		
L_end_NVIC_IntDisable:
0x0A36	0xB001    ADD	SP, SP, #4
0x0A38	0x4770    BX	LR
0x0A3A	0xBF00    NOP
0x0A3C	0xED24E000  	SCB_SHCRS+0
0x0A40	0xE010E000  	STK_CTRL+0
0x0A44	0xE180E000  	NVIC_ICER0+0
; end of _NVIC_IntDisable
;input_capture_demo.c,0 :: ?ICS_poll_flag [2]
0x13BC	0x0000 ;?ICS_poll_flag+0
; end of ?ICS_poll_flag
;__Lib_Conversions.c,0 :: ?ICS?lstr2___Lib_Conversions [2]
0x13BE	0x0030 ;?ICS?lstr2___Lib_Conversions+0
; end of ?ICS?lstr2___Lib_Conversions
;input_capture_demo.c,0 :: ?ICS_inputPeriod [4]
0x13C0	0x00000000 ;?ICS_inputPeriod+0
; end of ?ICS_inputPeriod
;input_capture_demo.c,0 :: ?ICS_totalTicks [4]
0x13C4	0x00000000 ;?ICS_totalTicks+0
; end of ?ICS_totalTicks
;input_capture_demo.c,0 :: ?ICS_inputFrequency [4]
0x13C8	0x00000000 ;?ICS_inputFrequency+0
; end of ?ICS_inputFrequency
;input_capture_demo.c,0 :: ?ICS?lstr2_input_capture_demo [28]
0x13CC	0x69726550 ;?ICS?lstr2_input_capture_demo+0
0x13D0	0x6F20646F ;?ICS?lstr2_input_capture_demo+4
0x13D4	0x6E692066 ;?ICS?lstr2_input_capture_demo+8
0x13D8	0x696D6F63 ;?ICS?lstr2_input_capture_demo+12
0x13DC	0x7320676E ;?ICS?lstr2_input_capture_demo+16
0x13E0	0x616E6769 ;?ICS?lstr2_input_capture_demo+20
0x13E4	0x00203A6C ;?ICS?lstr2_input_capture_demo+24
; end of ?ICS?lstr2_input_capture_demo
;,0 :: _initBlock_6 [56]
; Containing: ?ICS?lstr3_input_capture_demo [31]
;             ?ICS?lstr4_input_capture_demo [25]
0x13E8	0x71657246 ;_initBlock_6+0 : ?ICS?lstr3_input_capture_demo at 0x13E8
0x13EC	0x636E6575 ;_initBlock_6+4
0x13F0	0x666F2079 ;_initBlock_6+8
0x13F4	0x636E6920 ;_initBlock_6+12
0x13F8	0x6E696D6F ;_initBlock_6+16
0x13FC	0x69732067 ;_initBlock_6+20
0x1400	0x6C616E67 ;_initBlock_6+24
0x1404	0x5400203A ;_initBlock_6+28 : ?ICS?lstr4_input_capture_demo at 0x1407
0x1408	0x6C61746F ;_initBlock_6+32
0x140C	0x6D756E20 ;_initBlock_6+36
0x1410	0x20726562 ;_initBlock_6+40
0x1414	0x6520666F ;_initBlock_6+44
0x1418	0x746E6576 ;_initBlock_6+48
0x141C	0x00203A73 ;_initBlock_6+52
; end of _initBlock_6
;input_capture_demo.c,0 :: ?ICS_inputEventCounter [4]
0x1420	0x00000000 ;?ICS_inputEventCounter+0
; end of ?ICS_inputEventCounter
;__Lib_Conversions.c,0 :: ?ICS?lstr1___Lib_Conversions [4]
0x1424	0x004E614E ;?ICS?lstr1___Lib_Conversions+0
; end of ?ICS?lstr1___Lib_Conversions
;__Lib_Conversions.c,0 :: ?ICS?lstr3___Lib_Conversions [4]
0x1428	0x00464E49 ;?ICS?lstr3___Lib_Conversions+0
; end of ?ICS?lstr3___Lib_Conversions
;__Lib_System_4XX.c,0 :: ?ICS__Lib_System_4XX_APBAHBPrescTable [16]
0x142C	0x00000000 ;?ICS__Lib_System_4XX_APBAHBPrescTable+0
0x1430	0x04030201 ;?ICS__Lib_System_4XX_APBAHBPrescTable+4
0x1434	0x04030201 ;?ICS__Lib_System_4XX_APBAHBPrescTable+8
0x1438	0x09080706 ;?ICS__Lib_System_4XX_APBAHBPrescTable+12
; end of ?ICS__Lib_System_4XX_APBAHBPrescTable
;input_capture_demo.c,0 :: ?ICS_overflowCount [2]
0x143C	0x0000 ;?ICS_overflowCount+0
; end of ?ICS_overflowCount
;__Lib_GPIO_32F4xx_Defs.c,789 :: __GPIO_MODULE_USART1_PA9_10 [108]
0x1440	0x00000709 ;__GPIO_MODULE_USART1_PA9_10+0
0x1444	0x0000070A ;__GPIO_MODULE_USART1_PA9_10+4
0x1448	0xFFFFFFFF ;__GPIO_MODULE_USART1_PA9_10+8
0x144C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+12
0x1450	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+16
0x1454	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+20
0x1458	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+24
0x145C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+28
0x1460	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+32
0x1464	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+36
0x1468	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+40
0x146C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+44
0x1470	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+48
0x1474	0x00001018 ;__GPIO_MODULE_USART1_PA9_10+52
0x1478	0x00001018 ;__GPIO_MODULE_USART1_PA9_10+56
0x147C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+60
0x1480	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+64
0x1484	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+68
0x1488	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+72
0x148C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+76
0x1490	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+80
0x1494	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+84
0x1498	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+88
0x149C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+92
0x14A0	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+96
0x14A4	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+100
0x14A8	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+104
; end of __GPIO_MODULE_USART1_PA9_10
;input_capture_demo.c,0 :: ?lstr_1_input_capture_demo [17]
0x14AC	0x73696874 ;?lstr_1_input_capture_demo+0
0x14B0	0x20736920 ;?lstr_1_input_capture_demo+4
0x14B4	0x65742061 ;?lstr_1_input_capture_demo+8
0x14B8	0x0D0A7473 ;?lstr_1_input_capture_demo+12
0x14BC	0x00 ;?lstr_1_input_capture_demo+16
; end of ?lstr_1_input_capture_demo
;input_capture_demo.c,0 :: ?ICS_presentTime [4]
0x14C0	0x00000000 ;?ICS_presentTime+0
; end of ?ICS_presentTime
;input_capture_demo.c,0 :: ?ICS_previousTime [4]
0x14C4	0x00000000 ;?ICS_previousTime+0
; end of ?ICS_previousTime
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0188      [12]    _Get_Fosc_kHz
0x0194     [252]    __Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function
0x0290     [168]    _GPIO_Clk_Enable
0x0338     [132]    _RCC_GetClocksFrequency
0x03BC      [70]    _GPIO_Alternate_Function_Enable
0x0404      [30]    __Lib_UART_123_45_6_UARTx_Write
0x0424     [660]    __Lib_UART_123_45_6_UARTx_Init_Advanced
0x06B8     [560]    _GPIO_Config
0x08E8      [52]    _UART1_Init
0x091C      [50]    __Lib_UART_123_45_6_UARTx_Write_Text
0x0950      [40]    _strcpy
0x0978      [28]    _GPIO_Digital_Output
0x0994      [24]    _GPIO_Digital_Input
0x09AC      [28]    _UART1_Write_Text
0x09C8     [128]    _NVIC_IntDisable
0x0A48      [76]    __Lib_System_4XX_SystemClockSetDefault
0x0A94     [492]    _FloatToStr
0x0C80      [44]    _init_serial_comm
0x0CAC     [144]    _init_tim2_input_capture
0x0D3C     [120]    _NVIC_IntEnable
0x0DB4     [124]    _init_hardware
0x0E30      [58]    ___FillZeros
0x0E6C      [20]    ___CC2DW
0x0E80      [24]    _external_interrupt
0x0E98     [172]    _timer2_interrupt
0x0F44     [192]    _main
0x1004      [42]    ___EnableFPU
0x1030     [864]    __Lib_System_4XX_InitialSetUpRCCRCC2
0x1390      [36]    __Lib_System_4XX_InitialSetUpFosc
0x13B4       [8]    ___GenExcept
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x0000       [4]    FARG_FloatToStr_fnum
0x0000       [8]    FARG_LongDoubleToStr_dnum
0x20000000       [2]    _poll_flag
0x20000002       [2]    ?lstr2___Lib_Conversions
0x20000004       [4]    _inputPeriod
0x20000008       [4]    _totalTicks
0x2000000C       [4]    _inputFrequency
0x20000010      [28]    ?lstr2_input_capture_demo
0x2000002C      [31]    ?lstr3_input_capture_demo
0x2000004B      [25]    ?lstr4_input_capture_demo
0x20000064       [4]    _inputEventCounter
0x20000068       [4]    ?lstr1___Lib_Conversions
0x2000006C       [4]    ?lstr3___Lib_Conversions
0x20000070      [16]    __Lib_System_4XX_APBAHBPrescTable
0x20000080       [2]    _overflowCount
0x20000082       [1]    _testOutput
0x20000084       [4]    _presentTime
0x20000088       [4]    _previousTime
0x2000008C      [15]    _periodInText
0x2000009C       [4]    ___System_CLOCK_IN_KHZ
0x200000A0       [4]    __VOLTAGE_RANGE
0x200000A4       [4]    _UART_Wr_Ptr
0x200000A8       [4]    _UART_Rd_Ptr
0x200000AC       [4]    _UART_Rdy_Ptr
0x200000B0       [4]    _UART_Tx_Idle_Ptr
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x13BC       [2]    ?ICS_poll_flag
0x13BE       [2]    ?ICS?lstr2___Lib_Conversions
0x13C0       [4]    ?ICS_inputPeriod
0x13C4       [4]    ?ICS_totalTicks
0x13C8       [4]    ?ICS_inputFrequency
0x13CC      [28]    ?ICS?lstr2_input_capture_demo
0x13E8      [31]    ?ICS?lstr3_input_capture_demo
0x1407      [25]    ?ICS?lstr4_input_capture_demo
0x1420       [4]    ?ICS_inputEventCounter
0x1424       [4]    ?ICS?lstr1___Lib_Conversions
0x1428       [4]    ?ICS?lstr3___Lib_Conversions
0x142C      [16]    ?ICS__Lib_System_4XX_APBAHBPrescTable
0x143C       [2]    ?ICS_overflowCount
0x1440     [108]    __GPIO_MODULE_USART1_PA9_10
0x14AC      [17]    ?lstr_1_input_capture_demo
0x14C0       [4]    ?ICS_presentTime
0x14C4       [4]    ?ICS_previousTime
