{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar  7 19:58:47 2012 " "Info: Processing started: Wed Mar  7 19:58:47 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lab3 -c lab3 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab3 -c lab3 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_50 " "Info: Assuming node \"CLOCK_50\" is an undefined clock" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 20 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~TCKUTAP " "Info: Assuming node \"altera_internal_jtag~TCKUTAP\" is an undefined clock" {  } { { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~TCKUTAP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clk25 " "Info: Detected ripple clock \"clk25\" as buffer" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 177 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "clk25" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "CLOCK_50 register nios_system:V1\|cpu:the_cpu\|F_pc\[11\] register nios_system:V1\|cpu:the_cpu\|av_ld_byte1_data\[3\] 9.659 ns " "Info: Slack time is 9.659 ns for clock \"CLOCK_50\" between source register \"nios_system:V1\|cpu:the_cpu\|F_pc\[11\]\" and destination register \"nios_system:V1\|cpu:the_cpu\|av_ld_byte1_data\[3\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "96.7 MHz 10.341 ns " "Info: Fmax is 96.7 MHz (period= 10.341 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "19.789 ns + Largest register register " "Info: + Largest register to register requirement is 19.789 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "20.000 ns + " "Info: + Setup relationship between source and destination is 20.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 20.000 ns " "Info: + Latch edge is 20.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.003 ns + Largest " "Info: + Largest clock skew is 0.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.677 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 2.677 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 921 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 921; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.023 ns) + CELL(0.537 ns) 2.677 ns nios_system:V1\|cpu:the_cpu\|av_ld_byte1_data\[3\] 3 REG LCFF_X47_Y15_N5 2 " "Info: 3: + IC(1.023 ns) + CELL(0.537 ns) = 2.677 ns; Loc. = LCFF_X47_Y15_N5; Fanout = 2; REG Node = 'nios_system:V1\|cpu:the_cpu\|av_ld_byte1_data\[3\]'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.560 ns" { CLOCK_50~clkctrl nios_system:V1|cpu:the_cpu|av_ld_byte1_data[3] } "NODE_NAME" } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 5416 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.38 % ) " "Info: Total cell delay = 1.536 ns ( 57.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.141 ns ( 42.62 % ) " "Info: Total interconnect delay = 1.141 ns ( 42.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.677 ns" { CLOCK_50 CLOCK_50~clkctrl nios_system:V1|cpu:the_cpu|av_ld_byte1_data[3] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "2.677 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} nios_system:V1|cpu:the_cpu|av_ld_byte1_data[3] {} } { 0.000ns 0.000ns 0.118ns 1.023ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.674 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 2.674 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 921 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 921; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.020 ns) + CELL(0.537 ns) 2.674 ns nios_system:V1\|cpu:the_cpu\|F_pc\[11\] 3 REG LCFF_X37_Y17_N29 4 " "Info: 3: + IC(1.020 ns) + CELL(0.537 ns) = 2.674 ns; Loc. = LCFF_X37_Y17_N29; Fanout = 4; REG Node = 'nios_system:V1\|cpu:the_cpu\|F_pc\[11\]'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.557 ns" { CLOCK_50~clkctrl nios_system:V1|cpu:the_cpu|F_pc[11] } "NODE_NAME" } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 5003 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.44 % ) " "Info: Total cell delay = 1.536 ns ( 57.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.138 ns ( 42.56 % ) " "Info: Total interconnect delay = 1.138 ns ( 42.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.674 ns" { CLOCK_50 CLOCK_50~clkctrl nios_system:V1|cpu:the_cpu|F_pc[11] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "2.674 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} nios_system:V1|cpu:the_cpu|F_pc[11] {} } { 0.000ns 0.000ns 0.118ns 1.020ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.677 ns" { CLOCK_50 CLOCK_50~clkctrl nios_system:V1|cpu:the_cpu|av_ld_byte1_data[3] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "2.677 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} nios_system:V1|cpu:the_cpu|av_ld_byte1_data[3] {} } { 0.000ns 0.000ns 0.118ns 1.023ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.674 ns" { CLOCK_50 CLOCK_50~clkctrl nios_system:V1|cpu:the_cpu|F_pc[11] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "2.674 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} nios_system:V1|cpu:the_cpu|F_pc[11] {} } { 0.000ns 0.000ns 0.118ns 1.020ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 5003 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 5416 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.677 ns" { CLOCK_50 CLOCK_50~clkctrl nios_system:V1|cpu:the_cpu|av_ld_byte1_data[3] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "2.677 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} nios_system:V1|cpu:the_cpu|av_ld_byte1_data[3] {} } { 0.000ns 0.000ns 0.118ns 1.023ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.674 ns" { CLOCK_50 CLOCK_50~clkctrl nios_system:V1|cpu:the_cpu|F_pc[11] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "2.674 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} nios_system:V1|cpu:the_cpu|F_pc[11] {} } { 0.000ns 0.000ns 0.118ns 1.020ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.130 ns - Longest register register " "Info: - Longest register to register delay is 10.130 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns nios_system:V1\|cpu:the_cpu\|F_pc\[11\] 1 REG LCFF_X37_Y17_N29 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X37_Y17_N29; Fanout = 4; REG Node = 'nios_system:V1\|cpu:the_cpu\|F_pc\[11\]'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios_system:V1|cpu:the_cpu|F_pc[11] } "NODE_NAME" } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 5003 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.549 ns) + CELL(0.371 ns) 1.920 ns nios_system:V1\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_instruction_master_requests_cpu_jtag_debug_module~254 2 COMB LCCOMB_X41_Y17_N14 1 " "Info: 2: + IC(1.549 ns) + CELL(0.371 ns) = 1.920 ns; Loc. = LCCOMB_X41_Y17_N14; Fanout = 1; COMB Node = 'nios_system:V1\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_instruction_master_requests_cpu_jtag_debug_module~254'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.920 ns" { nios_system:V1|cpu:the_cpu|F_pc[11] nios_system:V1|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_instruction_master_requests_cpu_jtag_debug_module~254 } "NODE_NAME" } } { "nios_system.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/nios_system.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.275 ns) 2.459 ns nios_system:V1\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_instruction_master_requests_cpu_jtag_debug_module~256 3 COMB LCCOMB_X41_Y17_N2 38 " "Info: 3: + IC(0.264 ns) + CELL(0.275 ns) = 2.459 ns; Loc. = LCCOMB_X41_Y17_N2; Fanout = 38; COMB Node = 'nios_system:V1\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_instruction_master_requests_cpu_jtag_debug_module~256'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.539 ns" { nios_system:V1|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_instruction_master_requests_cpu_jtag_debug_module~254 nios_system:V1|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_instruction_master_requests_cpu_jtag_debug_module~256 } "NODE_NAME" } } { "nios_system.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/nios_system.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.150 ns) 2.874 ns nios_system:V1\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_data_master_granted_cpu_jtag_debug_module~60 4 COMB LCCOMB_X41_Y17_N0 18 " "Info: 4: + IC(0.265 ns) + CELL(0.150 ns) = 2.874 ns; Loc. = LCCOMB_X41_Y17_N0; Fanout = 18; COMB Node = 'nios_system:V1\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_data_master_granted_cpu_jtag_debug_module~60'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.415 ns" { nios_system:V1|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_instruction_master_requests_cpu_jtag_debug_module~256 nios_system:V1|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_granted_cpu_jtag_debug_module~60 } "NODE_NAME" } } { "nios_system.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/nios_system.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.689 ns) + CELL(0.150 ns) 3.713 ns nios_system:V1\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_jtag_debug_module_address\[1\]~110 5 COMB LCCOMB_X37_Y18_N12 3 " "Info: 5: + IC(0.689 ns) + CELL(0.150 ns) = 3.713 ns; Loc. = LCCOMB_X37_Y18_N12; Fanout = 3; COMB Node = 'nios_system:V1\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_jtag_debug_module_address\[1\]~110'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.839 ns" { nios_system:V1|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_granted_cpu_jtag_debug_module~60 nios_system:V1|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_address[1]~110 } "NODE_NAME" } } { "nios_system.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/nios_system.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.530 ns) + CELL(0.275 ns) 5.518 ns nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|Equal0~97 6 COMB LCCOMB_X41_Y17_N22 4 " "Info: 6: + IC(1.530 ns) + CELL(0.275 ns) = 5.518 ns; Loc. = LCCOMB_X41_Y17_N22; Fanout = 4; COMB Node = 'nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|Equal0~97'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.805 ns" { nios_system:V1|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_address[1]~110 nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|Equal0~97 } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "/opt/altera/altera7.2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.209 ns) + CELL(0.150 ns) 6.877 ns nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|Equal1~32 7 COMB LCCOMB_X46_Y14_N16 34 " "Info: 7: + IC(1.209 ns) + CELL(0.150 ns) = 6.877 ns; Loc. = LCCOMB_X46_Y14_N16; Fanout = 34; COMB Node = 'nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|Equal1~32'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.359 ns" { nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|Equal0~97 nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|Equal1~32 } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "/opt/altera/altera7.2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.696 ns) + CELL(0.275 ns) 7.848 ns nios_system:V1\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\[11\]~1474 8 COMB LCCOMB_X44_Y13_N14 1 " "Info: 8: + IC(0.696 ns) + CELL(0.275 ns) = 7.848 ns; Loc. = LCCOMB_X44_Y13_N14; Fanout = 1; COMB Node = 'nios_system:V1\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\[11\]~1474'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.971 ns" { nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|Equal1~32 nios_system:V1|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[11]~1474 } "NODE_NAME" } } { "nios_system.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/nios_system.vhd" 477 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.723 ns) + CELL(0.150 ns) 8.721 ns nios_system:V1\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\[11\]~1475 9 COMB LCCOMB_X42_Y13_N20 1 " "Info: 9: + IC(0.723 ns) + CELL(0.150 ns) = 8.721 ns; Loc. = LCCOMB_X42_Y13_N20; Fanout = 1; COMB Node = 'nios_system:V1\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\[11\]~1475'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.873 ns" { nios_system:V1|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[11]~1474 nios_system:V1|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[11]~1475 } "NODE_NAME" } } { "nios_system.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/nios_system.vhd" 477 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.175 ns) + CELL(0.150 ns) 10.046 ns nios_system:V1\|cpu:the_cpu\|av_ld_byte1_data\[3\]~643 10 COMB LCCOMB_X47_Y15_N4 1 " "Info: 10: + IC(1.175 ns) + CELL(0.150 ns) = 10.046 ns; Loc. = LCCOMB_X47_Y15_N4; Fanout = 1; COMB Node = 'nios_system:V1\|cpu:the_cpu\|av_ld_byte1_data\[3\]~643'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.325 ns" { nios_system:V1|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[11]~1475 nios_system:V1|cpu:the_cpu|av_ld_byte1_data[3]~643 } "NODE_NAME" } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 5416 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 10.130 ns nios_system:V1\|cpu:the_cpu\|av_ld_byte1_data\[3\] 11 REG LCFF_X47_Y15_N5 2 " "Info: 11: + IC(0.000 ns) + CELL(0.084 ns) = 10.130 ns; Loc. = LCFF_X47_Y15_N5; Fanout = 2; REG Node = 'nios_system:V1\|cpu:the_cpu\|av_ld_byte1_data\[3\]'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.084 ns" { nios_system:V1|cpu:the_cpu|av_ld_byte1_data[3]~643 nios_system:V1|cpu:the_cpu|av_ld_byte1_data[3] } "NODE_NAME" } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 5416 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.030 ns ( 20.04 % ) " "Info: Total cell delay = 2.030 ns ( 20.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.100 ns ( 79.96 % ) " "Info: Total interconnect delay = 8.100 ns ( 79.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "10.130 ns" { nios_system:V1|cpu:the_cpu|F_pc[11] nios_system:V1|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_instruction_master_requests_cpu_jtag_debug_module~254 nios_system:V1|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_instruction_master_requests_cpu_jtag_debug_module~256 nios_system:V1|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_granted_cpu_jtag_debug_module~60 nios_system:V1|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_address[1]~110 nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|Equal0~97 nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|Equal1~32 nios_system:V1|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[11]~1474 nios_system:V1|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[11]~1475 nios_system:V1|cpu:the_cpu|av_ld_byte1_data[3]~643 nios_system:V1|cpu:the_cpu|av_ld_byte1_data[3] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "10.130 ns" { nios_system:V1|cpu:the_cpu|F_pc[11] {} nios_system:V1|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_instruction_master_requests_cpu_jtag_debug_module~254 {} nios_system:V1|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_instruction_master_requests_cpu_jtag_debug_module~256 {} nios_system:V1|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_granted_cpu_jtag_debug_module~60 {} nios_system:V1|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_address[1]~110 {} nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|Equal0~97 {} nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|Equal1~32 {} nios_system:V1|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[11]~1474 {} nios_system:V1|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[11]~1475 {} nios_system:V1|cpu:the_cpu|av_ld_byte1_data[3]~643 {} nios_system:V1|cpu:the_cpu|av_ld_byte1_data[3] {} } { 0.000ns 1.549ns 0.264ns 0.265ns 0.689ns 1.530ns 1.209ns 0.696ns 0.723ns 1.175ns 0.000ns } { 0.000ns 0.371ns 0.275ns 0.150ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.677 ns" { CLOCK_50 CLOCK_50~clkctrl nios_system:V1|cpu:the_cpu|av_ld_byte1_data[3] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "2.677 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} nios_system:V1|cpu:the_cpu|av_ld_byte1_data[3] {} } { 0.000ns 0.000ns 0.118ns 1.023ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.674 ns" { CLOCK_50 CLOCK_50~clkctrl nios_system:V1|cpu:the_cpu|F_pc[11] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "2.674 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} nios_system:V1|cpu:the_cpu|F_pc[11] {} } { 0.000ns 0.000ns 0.118ns 1.020ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "10.130 ns" { nios_system:V1|cpu:the_cpu|F_pc[11] nios_system:V1|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_instruction_master_requests_cpu_jtag_debug_module~254 nios_system:V1|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_instruction_master_requests_cpu_jtag_debug_module~256 nios_system:V1|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_granted_cpu_jtag_debug_module~60 nios_system:V1|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_address[1]~110 nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|Equal0~97 nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|Equal1~32 nios_system:V1|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[11]~1474 nios_system:V1|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[11]~1475 nios_system:V1|cpu:the_cpu|av_ld_byte1_data[3]~643 nios_system:V1|cpu:the_cpu|av_ld_byte1_data[3] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "10.130 ns" { nios_system:V1|cpu:the_cpu|F_pc[11] {} nios_system:V1|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_instruction_master_requests_cpu_jtag_debug_module~254 {} nios_system:V1|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_instruction_master_requests_cpu_jtag_debug_module~256 {} nios_system:V1|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_granted_cpu_jtag_debug_module~60 {} nios_system:V1|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_address[1]~110 {} nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|Equal0~97 {} nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|Equal1~32 {} nios_system:V1|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[11]~1474 {} nios_system:V1|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[11]~1475 {} nios_system:V1|cpu:the_cpu|av_ld_byte1_data[3]~643 {} nios_system:V1|cpu:the_cpu|av_ld_byte1_data[3] {} } { 0.000ns 1.549ns 0.264ns 0.265ns 0.689ns 1.530ns 1.209ns 0.696ns 0.723ns 1.175ns 0.000ns } { 0.000ns 0.371ns 0.275ns 0.150ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altera_internal_jtag~TCKUTAP register sld_hub:sld_hub_inst\|sld_dffex:IRF_ENA_0\|Q\[0\] register sld_hub:sld_hub_inst\|hub_tdo_reg 5.806 ns " "Info: Slack time is 5.806 ns for clock \"altera_internal_jtag~TCKUTAP\" between source register \"sld_hub:sld_hub_inst\|sld_dffex:IRF_ENA_0\|Q\[0\]\" and destination register \"sld_hub:sld_hub_inst\|hub_tdo_reg\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "119.22 MHz 8.388 ns " "Info: Fmax is 119.22 MHz (period= 8.388 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "9.751 ns + Largest register register " "Info: + Largest register to register requirement is 9.751 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "10.000 ns + " "Info: + Setup relationship between source and destination is 10.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 10.000 ns " "Info: + Latch edge is 10.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altera_internal_jtag~TCKUTAP 20.000 ns 10.000 ns inverted 50 " "Info: Clock period of Destination clock \"altera_internal_jtag~TCKUTAP\" is 20.000 ns with inverted offset of 10.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altera_internal_jtag~TCKUTAP 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altera_internal_jtag~TCKUTAP\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.035 ns + Largest " "Info: + Largest clock skew is -0.035 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.417 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.417 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.888 ns) + CELL(0.000 ns) 2.888 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G3 198 " "Info: 2: + IC(2.888 ns) + CELL(0.000 ns) = 2.888 ns; Loc. = CLKCTRL_G3; Fanout = 198; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.888 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.992 ns) + CELL(0.537 ns) 4.417 ns sld_hub:sld_hub_inst\|hub_tdo_reg 3 REG LCFF_X34_Y12_N23 2 " "Info: 3: + IC(0.992 ns) + CELL(0.537 ns) = 4.417 ns; Loc. = LCFF_X34_Y12_N23; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.529 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.16 % ) " "Info: Total cell delay = 0.537 ns ( 12.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.880 ns ( 87.84 % ) " "Info: Total interconnect delay = 3.880 ns ( 87.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.417 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.417 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 2.888ns 0.992ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 4.452 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 4.452 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.888 ns) + CELL(0.000 ns) 2.888 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G3 198 " "Info: 2: + IC(2.888 ns) + CELL(0.000 ns) = 2.888 ns; Loc. = CLKCTRL_G3; Fanout = 198; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.888 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(0.537 ns) 4.452 ns sld_hub:sld_hub_inst\|sld_dffex:IRF_ENA_0\|Q\[0\] 3 REG LCFF_X30_Y13_N1 3 " "Info: 3: + IC(1.027 ns) + CELL(0.537 ns) = 4.452 ns; Loc. = LCFF_X30_Y13_N1; Fanout = 3; REG Node = 'sld_hub:sld_hub_inst\|sld_dffex:IRF_ENA_0\|Q\[0\]'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.564 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_dffex.vhd" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_dffex.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.06 % ) " "Info: Total cell delay = 0.537 ns ( 12.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.915 ns ( 87.94 % ) " "Info: Total interconnect delay = 3.915 ns ( 87.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.452 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.452 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0] {} } { 0.000ns 2.888ns 1.027ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.417 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.417 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 2.888ns 0.992ns } { 0.000ns 0.000ns 0.537ns } "" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.452 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.452 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0] {} } { 0.000ns 2.888ns 1.027ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_dffex.vhd" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_dffex.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.417 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.417 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 2.888ns 0.992ns } { 0.000ns 0.000ns 0.537ns } "" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.452 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.452 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0] {} } { 0.000ns 2.888ns 1.027ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.945 ns - Longest register register " "Info: - Longest register to register delay is 3.945 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:sld_hub_inst\|sld_dffex:IRF_ENA_0\|Q\[0\] 1 REG LCFF_X30_Y13_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y13_N1; Fanout = 3; REG Node = 'sld_hub:sld_hub_inst\|sld_dffex:IRF_ENA_0\|Q\[0\]'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_dffex.vhd" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_dffex.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.809 ns) + CELL(0.415 ns) 1.224 ns sld_hub:sld_hub_inst\|hub_tdo_reg~323 2 COMB LCCOMB_X31_Y14_N20 1 " "Info: 2: + IC(0.809 ns) + CELL(0.415 ns) = 1.224 ns; Loc. = LCCOMB_X31_Y14_N20; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg~323'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.224 ns" { sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0] sld_hub:sld_hub_inst|hub_tdo_reg~323 } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.433 ns) + CELL(0.150 ns) 2.807 ns sld_hub:sld_hub_inst\|hub_tdo_reg~325 3 COMB LCCOMB_X40_Y12_N24 1 " "Info: 3: + IC(1.433 ns) + CELL(0.150 ns) = 2.807 ns; Loc. = LCCOMB_X40_Y12_N24; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg~325'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.583 ns" { sld_hub:sld_hub_inst|hub_tdo_reg~323 sld_hub:sld_hub_inst|hub_tdo_reg~325 } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.904 ns) + CELL(0.150 ns) 3.861 ns sld_hub:sld_hub_inst\|hub_tdo_reg~326 4 COMB LCCOMB_X34_Y12_N22 1 " "Info: 4: + IC(0.904 ns) + CELL(0.150 ns) = 3.861 ns; Loc. = LCCOMB_X34_Y12_N22; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg~326'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.054 ns" { sld_hub:sld_hub_inst|hub_tdo_reg~325 sld_hub:sld_hub_inst|hub_tdo_reg~326 } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.945 ns sld_hub:sld_hub_inst\|hub_tdo_reg 5 REG LCFF_X34_Y12_N23 2 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 3.945 ns; Loc. = LCFF_X34_Y12_N23; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.084 ns" { sld_hub:sld_hub_inst|hub_tdo_reg~326 sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.799 ns ( 20.25 % ) " "Info: Total cell delay = 0.799 ns ( 20.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.146 ns ( 79.75 % ) " "Info: Total interconnect delay = 3.146 ns ( 79.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "3.945 ns" { sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0] sld_hub:sld_hub_inst|hub_tdo_reg~323 sld_hub:sld_hub_inst|hub_tdo_reg~325 sld_hub:sld_hub_inst|hub_tdo_reg~326 sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "3.945 ns" { sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0] {} sld_hub:sld_hub_inst|hub_tdo_reg~323 {} sld_hub:sld_hub_inst|hub_tdo_reg~325 {} sld_hub:sld_hub_inst|hub_tdo_reg~326 {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 0.809ns 1.433ns 0.904ns 0.000ns } { 0.000ns 0.415ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.417 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.417 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 2.888ns 0.992ns } { 0.000ns 0.000ns 0.537ns } "" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.452 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.452 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0] {} } { 0.000ns 2.888ns 1.027ns } { 0.000ns 0.000ns 0.537ns } "" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "3.945 ns" { sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0] sld_hub:sld_hub_inst|hub_tdo_reg~323 sld_hub:sld_hub_inst|hub_tdo_reg~325 sld_hub:sld_hub_inst|hub_tdo_reg~326 sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "3.945 ns" { sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0] {} sld_hub:sld_hub_inst|hub_tdo_reg~323 {} sld_hub:sld_hub_inst|hub_tdo_reg~325 {} sld_hub:sld_hub_inst|hub_tdo_reg~326 {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 0.809ns 1.433ns 0.904ns 0.000ns } { 0.000ns 0.415ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "CLOCK_50 register de2_vga_raster:V2\|vga_vblank register de2_vga_raster:V2\|vga_vblank 391 ps " "Info: Minimum slack time is 391 ps for clock \"CLOCK_50\" between source register \"de2_vga_raster:V2\|vga_vblank\" and destination register \"de2_vga_raster:V2\|vga_vblank\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns de2_vga_raster:V2\|vga_vblank 1 REG LCFF_X37_Y24_N17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X37_Y24_N17; Fanout = 2; REG Node = 'de2_vga_raster:V2\|vga_vblank'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { de2_vga_raster:V2|vga_vblank } "NODE_NAME" } } { "de2_vga_raster.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/de2_vga_raster.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns de2_vga_raster:V2\|vga_vblank~117 2 COMB LCCOMB_X37_Y24_N16 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X37_Y24_N16; Fanout = 1; COMB Node = 'de2_vga_raster:V2\|vga_vblank~117'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.323 ns" { de2_vga_raster:V2|vga_vblank de2_vga_raster:V2|vga_vblank~117 } "NODE_NAME" } } { "de2_vga_raster.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/de2_vga_raster.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns de2_vga_raster:V2\|vga_vblank 3 REG LCFF_X37_Y24_N17 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X37_Y24_N17; Fanout = 2; REG Node = 'de2_vga_raster:V2\|vga_vblank'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.084 ns" { de2_vga_raster:V2|vga_vblank~117 de2_vga_raster:V2|vga_vblank } "NODE_NAME" } } { "de2_vga_raster.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/de2_vga_raster.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.407 ns" { de2_vga_raster:V2|vga_vblank de2_vga_raster:V2|vga_vblank~117 de2_vga_raster:V2|vga_vblank } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "0.407 ns" { de2_vga_raster:V2|vga_vblank {} de2_vga_raster:V2|vga_vblank~117 {} de2_vga_raster:V2|vga_vblank {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 4.293 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 4.293 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.787 ns) 2.117 ns clk25 2 REG LCFF_X1_Y18_N21 3 " "Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 3; REG Node = 'clk25'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.118 ns" { CLOCK_50 clk25 } "NODE_NAME" } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 177 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.633 ns) + CELL(0.000 ns) 2.750 ns clk25~clkctrl 3 COMB CLKCTRL_G0 28 " "Info: 3: + IC(0.633 ns) + CELL(0.000 ns) = 2.750 ns; Loc. = CLKCTRL_G0; Fanout = 28; COMB Node = 'clk25~clkctrl'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.633 ns" { clk25 clk25~clkctrl } "NODE_NAME" } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 177 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.537 ns) 4.293 ns de2_vga_raster:V2\|vga_vblank 4 REG LCFF_X37_Y24_N17 2 " "Info: 4: + IC(1.006 ns) + CELL(0.537 ns) = 4.293 ns; Loc. = LCFF_X37_Y24_N17; Fanout = 2; REG Node = 'de2_vga_raster:V2\|vga_vblank'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.543 ns" { clk25~clkctrl de2_vga_raster:V2|vga_vblank } "NODE_NAME" } } { "de2_vga_raster.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/de2_vga_raster.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 54.11 % ) " "Info: Total cell delay = 2.323 ns ( 54.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.970 ns ( 45.89 % ) " "Info: Total interconnect delay = 1.970 ns ( 45.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.293 ns" { CLOCK_50 clk25 clk25~clkctrl de2_vga_raster:V2|vga_vblank } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.293 ns" { CLOCK_50 {} CLOCK_50~combout {} clk25 {} clk25~clkctrl {} de2_vga_raster:V2|vga_vblank {} } { 0.000ns 0.000ns 0.331ns 0.633ns 1.006ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 4.293 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to source register is 4.293 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.787 ns) 2.117 ns clk25 2 REG LCFF_X1_Y18_N21 3 " "Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 3; REG Node = 'clk25'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.118 ns" { CLOCK_50 clk25 } "NODE_NAME" } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 177 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.633 ns) + CELL(0.000 ns) 2.750 ns clk25~clkctrl 3 COMB CLKCTRL_G0 28 " "Info: 3: + IC(0.633 ns) + CELL(0.000 ns) = 2.750 ns; Loc. = CLKCTRL_G0; Fanout = 28; COMB Node = 'clk25~clkctrl'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.633 ns" { clk25 clk25~clkctrl } "NODE_NAME" } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 177 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.537 ns) 4.293 ns de2_vga_raster:V2\|vga_vblank 4 REG LCFF_X37_Y24_N17 2 " "Info: 4: + IC(1.006 ns) + CELL(0.537 ns) = 4.293 ns; Loc. = LCFF_X37_Y24_N17; Fanout = 2; REG Node = 'de2_vga_raster:V2\|vga_vblank'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.543 ns" { clk25~clkctrl de2_vga_raster:V2|vga_vblank } "NODE_NAME" } } { "de2_vga_raster.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/de2_vga_raster.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 54.11 % ) " "Info: Total cell delay = 2.323 ns ( 54.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.970 ns ( 45.89 % ) " "Info: Total interconnect delay = 1.970 ns ( 45.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.293 ns" { CLOCK_50 clk25 clk25~clkctrl de2_vga_raster:V2|vga_vblank } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.293 ns" { CLOCK_50 {} CLOCK_50~combout {} clk25 {} clk25~clkctrl {} de2_vga_raster:V2|vga_vblank {} } { 0.000ns 0.000ns 0.331ns 0.633ns 1.006ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.293 ns" { CLOCK_50 clk25 clk25~clkctrl de2_vga_raster:V2|vga_vblank } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.293 ns" { CLOCK_50 {} CLOCK_50~combout {} clk25 {} clk25~clkctrl {} de2_vga_raster:V2|vga_vblank {} } { 0.000ns 0.000ns 0.331ns 0.633ns 1.006ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.293 ns" { CLOCK_50 clk25 clk25~clkctrl de2_vga_raster:V2|vga_vblank } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.293 ns" { CLOCK_50 {} CLOCK_50~combout {} clk25 {} clk25~clkctrl {} de2_vga_raster:V2|vga_vblank {} } { 0.000ns 0.000ns 0.331ns 0.633ns 1.006ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "de2_vga_raster.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/de2_vga_raster.vhd" 61 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "de2_vga_raster.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/de2_vga_raster.vhd" 61 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.293 ns" { CLOCK_50 clk25 clk25~clkctrl de2_vga_raster:V2|vga_vblank } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.293 ns" { CLOCK_50 {} CLOCK_50~combout {} clk25 {} clk25~clkctrl {} de2_vga_raster:V2|vga_vblank {} } { 0.000ns 0.000ns 0.331ns 0.633ns 1.006ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.293 ns" { CLOCK_50 clk25 clk25~clkctrl de2_vga_raster:V2|vga_vblank } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.293 ns" { CLOCK_50 {} CLOCK_50~combout {} clk25 {} clk25~clkctrl {} de2_vga_raster:V2|vga_vblank {} } { 0.000ns 0.000ns 0.331ns 0.633ns 1.006ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.407 ns" { de2_vga_raster:V2|vga_vblank de2_vga_raster:V2|vga_vblank~117 de2_vga_raster:V2|vga_vblank } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "0.407 ns" { de2_vga_raster:V2|vga_vblank {} de2_vga_raster:V2|vga_vblank~117 {} de2_vga_raster:V2|vga_vblank {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.293 ns" { CLOCK_50 clk25 clk25~clkctrl de2_vga_raster:V2|vga_vblank } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.293 ns" { CLOCK_50 {} CLOCK_50~combout {} clk25 {} clk25~clkctrl {} de2_vga_raster:V2|vga_vblank {} } { 0.000ns 0.000ns 0.331ns 0.633ns 1.006ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.293 ns" { CLOCK_50 clk25 clk25~clkctrl de2_vga_raster:V2|vga_vblank } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.293 ns" { CLOCK_50 {} CLOCK_50~combout {} clk25 {} clk25~clkctrl {} de2_vga_raster:V2|vga_vblank {} } { 0.000ns 0.000ns 0.331ns 0.633ns 1.006ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altera_internal_jtag~TCKUTAP register sld_hub:sld_hub_inst\|hub_tdo_reg register sld_hub:sld_hub_inst\|hub_tdo_reg 391 ps " "Info: Minimum slack time is 391 ps for clock \"altera_internal_jtag~TCKUTAP\" between source register \"sld_hub:sld_hub_inst\|hub_tdo_reg\" and destination register \"sld_hub:sld_hub_inst\|hub_tdo_reg\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:sld_hub_inst\|hub_tdo_reg 1 REG LCFF_X34_Y12_N23 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y12_N23; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns sld_hub:sld_hub_inst\|hub_tdo_reg~326 2 COMB LCCOMB_X34_Y12_N22 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X34_Y12_N22; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg~326'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.323 ns" { sld_hub:sld_hub_inst|hub_tdo_reg sld_hub:sld_hub_inst|hub_tdo_reg~326 } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns sld_hub:sld_hub_inst\|hub_tdo_reg 3 REG LCFF_X34_Y12_N23 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X34_Y12_N23; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.084 ns" { sld_hub:sld_hub_inst|hub_tdo_reg~326 sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.407 ns" { sld_hub:sld_hub_inst|hub_tdo_reg sld_hub:sld_hub_inst|hub_tdo_reg~326 sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "0.407 ns" { sld_hub:sld_hub_inst|hub_tdo_reg {} sld_hub:sld_hub_inst|hub_tdo_reg~326 {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 10.000 ns " "Info: + Latch edge is 10.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altera_internal_jtag~TCKUTAP 20.000 ns 10.000 ns inverted 50 " "Info: Clock period of Destination clock \"altera_internal_jtag~TCKUTAP\" is 20.000 ns with inverted offset of 10.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 10.000 ns " "Info: - Launch edge is 10.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altera_internal_jtag~TCKUTAP 20.000 ns 10.000 ns inverted 50 " "Info: Clock period of Source clock \"altera_internal_jtag~TCKUTAP\" is 20.000 ns with inverted offset of 10.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.417 ns + Longest register " "Info: + Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.417 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.888 ns) + CELL(0.000 ns) 2.888 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G3 198 " "Info: 2: + IC(2.888 ns) + CELL(0.000 ns) = 2.888 ns; Loc. = CLKCTRL_G3; Fanout = 198; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.888 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.992 ns) + CELL(0.537 ns) 4.417 ns sld_hub:sld_hub_inst\|hub_tdo_reg 3 REG LCFF_X34_Y12_N23 2 " "Info: 3: + IC(0.992 ns) + CELL(0.537 ns) = 4.417 ns; Loc. = LCFF_X34_Y12_N23; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.529 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.16 % ) " "Info: Total cell delay = 0.537 ns ( 12.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.880 ns ( 87.84 % ) " "Info: Total interconnect delay = 3.880 ns ( 87.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.417 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.417 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 2.888ns 0.992ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 4.417 ns - Shortest register " "Info: - Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 4.417 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.888 ns) + CELL(0.000 ns) 2.888 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G3 198 " "Info: 2: + IC(2.888 ns) + CELL(0.000 ns) = 2.888 ns; Loc. = CLKCTRL_G3; Fanout = 198; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.888 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.992 ns) + CELL(0.537 ns) 4.417 ns sld_hub:sld_hub_inst\|hub_tdo_reg 3 REG LCFF_X34_Y12_N23 2 " "Info: 3: + IC(0.992 ns) + CELL(0.537 ns) = 4.417 ns; Loc. = LCFF_X34_Y12_N23; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.529 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.16 % ) " "Info: Total cell delay = 0.537 ns ( 12.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.880 ns ( 87.84 % ) " "Info: Total interconnect delay = 3.880 ns ( 87.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.417 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.417 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 2.888ns 0.992ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.417 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.417 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 2.888ns 0.992ns } { 0.000ns 0.000ns 0.537ns } "" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.417 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.417 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 2.888ns 0.992ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.417 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.417 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 2.888ns 0.992ns } { 0.000ns 0.000ns 0.537ns } "" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.417 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.417 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 2.888ns 0.992ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.407 ns" { sld_hub:sld_hub_inst|hub_tdo_reg sld_hub:sld_hub_inst|hub_tdo_reg~326 sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "0.407 ns" { sld_hub:sld_hub_inst|hub_tdo_reg {} sld_hub:sld_hub_inst|hub_tdo_reg~326 {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.417 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.417 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 2.888ns 0.992ns } { 0.000ns 0.000ns 0.537ns } "" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.417 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.417 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 2.888ns 0.992ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "nios_system:V1\|cpu:the_cpu\|av_ld_byte2_data\[2\] SRAM_DQ\[2\] CLOCK_50 7.463 ns register " "Info: tsu for register \"nios_system:V1\|cpu:the_cpu\|av_ld_byte2_data\[2\]\" (data pin = \"SRAM_DQ\[2\]\", clock pin = \"CLOCK_50\") is 7.463 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.178 ns + Longest pin register " "Info: + Longest pin to register delay is 10.178 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SRAM_DQ\[2\] 1 PIN PIN_AF6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_AF6; Fanout = 1; PIN Node = 'SRAM_DQ\[2\]'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[2] } "NODE_NAME" } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.860 ns) 0.860 ns SRAM_DQ\[2\]~29 2 COMB IOC_X11_Y0_N1 4 " "Info: 2: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = IOC_X11_Y0_N1; Fanout = 4; COMB Node = 'SRAM_DQ\[2\]~29'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.860 ns" { SRAM_DQ[2] SRAM_DQ[2]~29 } "NODE_NAME" } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(6.849 ns) + CELL(0.271 ns) 7.980 ns nios_system:V1\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\[18\]~1460 3 COMB LCCOMB_X42_Y15_N4 1 " "Info: 3: + IC(6.849 ns) + CELL(0.271 ns) = 7.980 ns; Loc. = LCCOMB_X42_Y15_N4; Fanout = 1; COMB Node = 'nios_system:V1\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\[18\]~1460'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "7.120 ns" { SRAM_DQ[2]~29 nios_system:V1|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[18]~1460 } "NODE_NAME" } } { "nios_system.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/nios_system.vhd" 477 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.953 ns) + CELL(0.271 ns) 9.204 ns nios_system:V1\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\[18\]~1461 4 COMB LCCOMB_X45_Y14_N24 1 " "Info: 4: + IC(0.953 ns) + CELL(0.271 ns) = 9.204 ns; Loc. = LCCOMB_X45_Y14_N24; Fanout = 1; COMB Node = 'nios_system:V1\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\[18\]~1461'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.224 ns" { nios_system:V1|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[18]~1460 nios_system:V1|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[18]~1461 } "NODE_NAME" } } { "nios_system.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/nios_system.vhd" 477 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.740 ns) + CELL(0.150 ns) 10.094 ns nios_system:V1\|cpu:the_cpu\|av_ld_byte2_data\[2\]~20 5 COMB LCCOMB_X45_Y16_N30 1 " "Info: 5: + IC(0.740 ns) + CELL(0.150 ns) = 10.094 ns; Loc. = LCCOMB_X45_Y16_N30; Fanout = 1; COMB Node = 'nios_system:V1\|cpu:the_cpu\|av_ld_byte2_data\[2\]~20'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.890 ns" { nios_system:V1|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[18]~1461 nios_system:V1|cpu:the_cpu|av_ld_byte2_data[2]~20 } "NODE_NAME" } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 5428 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 10.178 ns nios_system:V1\|cpu:the_cpu\|av_ld_byte2_data\[2\] 6 REG LCFF_X45_Y16_N31 2 " "Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 10.178 ns; Loc. = LCFF_X45_Y16_N31; Fanout = 2; REG Node = 'nios_system:V1\|cpu:the_cpu\|av_ld_byte2_data\[2\]'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.084 ns" { nios_system:V1|cpu:the_cpu|av_ld_byte2_data[2]~20 nios_system:V1|cpu:the_cpu|av_ld_byte2_data[2] } "NODE_NAME" } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 5428 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.636 ns ( 16.07 % ) " "Info: Total cell delay = 1.636 ns ( 16.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.542 ns ( 83.93 % ) " "Info: Total interconnect delay = 8.542 ns ( 83.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "10.178 ns" { SRAM_DQ[2] SRAM_DQ[2]~29 nios_system:V1|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[18]~1460 nios_system:V1|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[18]~1461 nios_system:V1|cpu:the_cpu|av_ld_byte2_data[2]~20 nios_system:V1|cpu:the_cpu|av_ld_byte2_data[2] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "10.178 ns" { SRAM_DQ[2] {} SRAM_DQ[2]~29 {} nios_system:V1|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[18]~1460 {} nios_system:V1|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[18]~1461 {} nios_system:V1|cpu:the_cpu|av_ld_byte2_data[2]~20 {} nios_system:V1|cpu:the_cpu|av_ld_byte2_data[2] {} } { 0.000ns 0.000ns 6.849ns 0.953ns 0.740ns 0.000ns } { 0.000ns 0.860ns 0.271ns 0.271ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 5428 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.679 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to destination register is 2.679 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 921 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 921; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.537 ns) 2.679 ns nios_system:V1\|cpu:the_cpu\|av_ld_byte2_data\[2\] 3 REG LCFF_X45_Y16_N31 2 " "Info: 3: + IC(1.025 ns) + CELL(0.537 ns) = 2.679 ns; Loc. = LCFF_X45_Y16_N31; Fanout = 2; REG Node = 'nios_system:V1\|cpu:the_cpu\|av_ld_byte2_data\[2\]'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.562 ns" { CLOCK_50~clkctrl nios_system:V1|cpu:the_cpu|av_ld_byte2_data[2] } "NODE_NAME" } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 5428 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.33 % ) " "Info: Total cell delay = 1.536 ns ( 57.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.143 ns ( 42.67 % ) " "Info: Total interconnect delay = 1.143 ns ( 42.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.679 ns" { CLOCK_50 CLOCK_50~clkctrl nios_system:V1|cpu:the_cpu|av_ld_byte2_data[2] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "2.679 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} nios_system:V1|cpu:the_cpu|av_ld_byte2_data[2] {} } { 0.000ns 0.000ns 0.118ns 1.025ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "10.178 ns" { SRAM_DQ[2] SRAM_DQ[2]~29 nios_system:V1|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[18]~1460 nios_system:V1|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[18]~1461 nios_system:V1|cpu:the_cpu|av_ld_byte2_data[2]~20 nios_system:V1|cpu:the_cpu|av_ld_byte2_data[2] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "10.178 ns" { SRAM_DQ[2] {} SRAM_DQ[2]~29 {} nios_system:V1|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[18]~1460 {} nios_system:V1|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[18]~1461 {} nios_system:V1|cpu:the_cpu|av_ld_byte2_data[2]~20 {} nios_system:V1|cpu:the_cpu|av_ld_byte2_data[2] {} } { 0.000ns 0.000ns 6.849ns 0.953ns 0.740ns 0.000ns } { 0.000ns 0.860ns 0.271ns 0.271ns 0.150ns 0.084ns } "" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.679 ns" { CLOCK_50 CLOCK_50~clkctrl nios_system:V1|cpu:the_cpu|av_ld_byte2_data[2] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "2.679 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} nios_system:V1|cpu:the_cpu|av_ld_byte2_data[2] {} } { 0.000ns 0.000ns 0.118ns 1.025ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 SRAM_ADDR\[2\] nios_system:V1\|cpu:the_cpu\|internal_d_read 16.678 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"SRAM_ADDR\[2\]\" through register \"nios_system:V1\|cpu:the_cpu\|internal_d_read\" is 16.678 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.676 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to source register is 2.676 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 921 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 921; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.022 ns) + CELL(0.537 ns) 2.676 ns nios_system:V1\|cpu:the_cpu\|internal_d_read 3 REG LCFF_X41_Y15_N15 13 " "Info: 3: + IC(1.022 ns) + CELL(0.537 ns) = 2.676 ns; Loc. = LCFF_X41_Y15_N15; Fanout = 13; REG Node = 'nios_system:V1\|cpu:the_cpu\|internal_d_read'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.559 ns" { CLOCK_50~clkctrl nios_system:V1|cpu:the_cpu|internal_d_read } "NODE_NAME" } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 4612 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.40 % ) " "Info: Total cell delay = 1.536 ns ( 57.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.140 ns ( 42.60 % ) " "Info: Total interconnect delay = 1.140 ns ( 42.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.676 ns" { CLOCK_50 CLOCK_50~clkctrl nios_system:V1|cpu:the_cpu|internal_d_read } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "2.676 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} nios_system:V1|cpu:the_cpu|internal_d_read {} } { 0.000ns 0.000ns 0.118ns 1.022ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 4612 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.752 ns + Longest register pin " "Info: + Longest register to pin delay is 13.752 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns nios_system:V1\|cpu:the_cpu\|internal_d_read 1 REG LCFF_X41_Y15_N15 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X41_Y15_N15; Fanout = 13; REG Node = 'nios_system:V1\|cpu:the_cpu\|internal_d_read'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios_system:V1|cpu:the_cpu|internal_d_read } "NODE_NAME" } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 4612 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.121 ns) + CELL(0.437 ns) 1.558 ns nios_system:V1\|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0\|cpu_data_master_requests_sram_avalon_slave_0~201 2 COMB LCCOMB_X40_Y18_N28 42 " "Info: 2: + IC(1.121 ns) + CELL(0.437 ns) = 1.558 ns; Loc. = LCCOMB_X40_Y18_N28; Fanout = 42; COMB Node = 'nios_system:V1\|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0\|cpu_data_master_requests_sram_avalon_slave_0~201'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.558 ns" { nios_system:V1|cpu:the_cpu|internal_d_read nios_system:V1|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0|cpu_data_master_requests_sram_avalon_slave_0~201 } "NODE_NAME" } } { "nios_system.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/nios_system.vhd" 1109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.306 ns) + CELL(0.420 ns) 3.284 ns nios_system:V1\|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0\|cpu_data_master_qualified_request_sram_avalon_slave_0~89 3 COMB LCCOMB_X44_Y13_N20 10 " "Info: 3: + IC(1.306 ns) + CELL(0.420 ns) = 3.284 ns; Loc. = LCCOMB_X44_Y13_N20; Fanout = 10; COMB Node = 'nios_system:V1\|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0\|cpu_data_master_qualified_request_sram_avalon_slave_0~89'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.726 ns" { nios_system:V1|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0|cpu_data_master_requests_sram_avalon_slave_0~201 nios_system:V1|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0|cpu_data_master_qualified_request_sram_avalon_slave_0~89 } "NODE_NAME" } } { "nios_system.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/nios_system.vhd" 1107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.731 ns) + CELL(0.271 ns) 4.286 ns nios_system:V1\|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0\|cpu_data_master_granted_sram_avalon_slave_0~44 4 COMB LCCOMB_X42_Y13_N22 29 " "Info: 4: + IC(0.731 ns) + CELL(0.271 ns) = 4.286 ns; Loc. = LCCOMB_X42_Y13_N22; Fanout = 29; COMB Node = 'nios_system:V1\|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0\|cpu_data_master_granted_sram_avalon_slave_0~44'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.002 ns" { nios_system:V1|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0|cpu_data_master_qualified_request_sram_avalon_slave_0~89 nios_system:V1|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0|cpu_data_master_granted_sram_avalon_slave_0~44 } "NODE_NAME" } } { "nios_system.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/nios_system.vhd" 1106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.521 ns) + CELL(0.275 ns) 6.082 ns nios_system:V1\|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0\|sram_avalon_slave_0_address\[2\]~164 5 COMB LCCOMB_X37_Y18_N2 1 " "Info: 5: + IC(1.521 ns) + CELL(0.275 ns) = 6.082 ns; Loc. = LCCOMB_X37_Y18_N2; Fanout = 1; COMB Node = 'nios_system:V1\|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0\|sram_avalon_slave_0_address\[2\]~164'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.796 ns" { nios_system:V1|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0|cpu_data_master_granted_sram_avalon_slave_0~44 nios_system:V1|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0|sram_avalon_slave_0_address[2]~164 } "NODE_NAME" } } { "nios_system.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/nios_system.vhd" 1115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.872 ns) + CELL(2.798 ns) 13.752 ns SRAM_ADDR\[2\] 6 PIN PIN_AC5 0 " "Info: 6: + IC(4.872 ns) + CELL(2.798 ns) = 13.752 ns; Loc. = PIN_AC5; Fanout = 0; PIN Node = 'SRAM_ADDR\[2\]'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "7.670 ns" { nios_system:V1|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0|sram_avalon_slave_0_address[2]~164 SRAM_ADDR[2] } "NODE_NAME" } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.201 ns ( 30.55 % ) " "Info: Total cell delay = 4.201 ns ( 30.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.551 ns ( 69.45 % ) " "Info: Total interconnect delay = 9.551 ns ( 69.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "13.752 ns" { nios_system:V1|cpu:the_cpu|internal_d_read nios_system:V1|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0|cpu_data_master_requests_sram_avalon_slave_0~201 nios_system:V1|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0|cpu_data_master_qualified_request_sram_avalon_slave_0~89 nios_system:V1|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0|cpu_data_master_granted_sram_avalon_slave_0~44 nios_system:V1|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0|sram_avalon_slave_0_address[2]~164 SRAM_ADDR[2] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "13.752 ns" { nios_system:V1|cpu:the_cpu|internal_d_read {} nios_system:V1|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0|cpu_data_master_requests_sram_avalon_slave_0~201 {} nios_system:V1|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0|cpu_data_master_qualified_request_sram_avalon_slave_0~89 {} nios_system:V1|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0|cpu_data_master_granted_sram_avalon_slave_0~44 {} nios_system:V1|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0|sram_avalon_slave_0_address[2]~164 {} SRAM_ADDR[2] {} } { 0.000ns 1.121ns 1.306ns 0.731ns 1.521ns 4.872ns } { 0.000ns 0.437ns 0.420ns 0.271ns 0.275ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.676 ns" { CLOCK_50 CLOCK_50~clkctrl nios_system:V1|cpu:the_cpu|internal_d_read } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "2.676 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} nios_system:V1|cpu:the_cpu|internal_d_read {} } { 0.000ns 0.000ns 0.118ns 1.022ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "13.752 ns" { nios_system:V1|cpu:the_cpu|internal_d_read nios_system:V1|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0|cpu_data_master_requests_sram_avalon_slave_0~201 nios_system:V1|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0|cpu_data_master_qualified_request_sram_avalon_slave_0~89 nios_system:V1|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0|cpu_data_master_granted_sram_avalon_slave_0~44 nios_system:V1|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0|sram_avalon_slave_0_address[2]~164 SRAM_ADDR[2] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "13.752 ns" { nios_system:V1|cpu:the_cpu|internal_d_read {} nios_system:V1|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0|cpu_data_master_requests_sram_avalon_slave_0~201 {} nios_system:V1|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0|cpu_data_master_qualified_request_sram_avalon_slave_0~89 {} nios_system:V1|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0|cpu_data_master_granted_sram_avalon_slave_0~44 {} nios_system:V1|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0|sram_avalon_slave_0_address[2]~164 {} SRAM_ADDR[2] {} } { 0.000ns 1.121ns 1.306ns 0.731ns 1.521ns 4.872ns } { 0.000ns 0.437ns 0.420ns 0.271ns 0.275ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "altera_internal_jtag~TDO altera_reserved_tdo 2.612 ns Longest " "Info: Longest tpd from source pin \"altera_internal_jtag~TDO\" to destination pin \"altera_reserved_tdo\" is 2.612 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDO 1 PIN JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.612 ns) 2.612 ns altera_reserved_tdo 2 PIN PIN_M7 0 " "Info: 2: + IC(0.000 ns) + CELL(2.612 ns) = 2.612 ns; Loc. = PIN_M7; Fanout = 0; PIN Node = 'altera_reserved_tdo'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.612 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.612 ns ( 100.00 % ) " "Info: Total cell delay = 2.612 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.612 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "2.612 ns" { altera_internal_jtag~TDO {} altera_reserved_tdo {} } { 0.000ns 0.000ns } { 0.000ns 2.612ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "sld_hub:sld_hub_inst\|sld_dffex:IRF_ENA\|Q\[1\] altera_internal_jtag~TDIUTAP altera_internal_jtag~TCKUTAP 1.180 ns register " "Info: th for register \"sld_hub:sld_hub_inst\|sld_dffex:IRF_ENA\|Q\[1\]\" (data pin = \"altera_internal_jtag~TDIUTAP\", clock pin = \"altera_internal_jtag~TCKUTAP\") is 1.180 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.429 ns + Longest register " "Info: + Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.429 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.888 ns) + CELL(0.000 ns) 2.888 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G3 198 " "Info: 2: + IC(2.888 ns) + CELL(0.000 ns) = 2.888 ns; Loc. = CLKCTRL_G3; Fanout = 198; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.888 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.537 ns) 4.429 ns sld_hub:sld_hub_inst\|sld_dffex:IRF_ENA\|Q\[1\] 3 REG LCFF_X40_Y12_N13 4 " "Info: 3: + IC(1.004 ns) + CELL(0.537 ns) = 4.429 ns; Loc. = LCFF_X40_Y12_N13; Fanout = 4; REG Node = 'sld_hub:sld_hub_inst\|sld_dffex:IRF_ENA\|Q\[1\]'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.541 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[1] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_dffex.vhd" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_dffex.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.12 % ) " "Info: Total cell delay = 0.537 ns ( 12.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.892 ns ( 87.88 % ) " "Info: Total interconnect delay = 3.892 ns ( 87.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.429 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[1] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.429 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[1] {} } { 0.000ns 2.888ns 1.004ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_dffex.vhd" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_dffex.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.515 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.515 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDIUTAP 1 PIN JTAG_X1_Y19_N0 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 19; PIN Node = 'altera_internal_jtag~TDIUTAP'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDIUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.156 ns) + CELL(0.275 ns) 3.431 ns sld_hub:sld_hub_inst\|Equal5~13 2 COMB LCCOMB_X40_Y12_N12 1 " "Info: 2: + IC(3.156 ns) + CELL(0.275 ns) = 3.431 ns; Loc. = LCCOMB_X40_Y12_N12; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|Equal5~13'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "3.431 ns" { altera_internal_jtag~TDIUTAP sld_hub:sld_hub_inst|Equal5~13 } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "/opt/altera/altera7.2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1813 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.515 ns sld_hub:sld_hub_inst\|sld_dffex:IRF_ENA\|Q\[1\] 3 REG LCFF_X40_Y12_N13 4 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 3.515 ns; Loc. = LCFF_X40_Y12_N13; Fanout = 4; REG Node = 'sld_hub:sld_hub_inst\|sld_dffex:IRF_ENA\|Q\[1\]'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.084 ns" { sld_hub:sld_hub_inst|Equal5~13 sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[1] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_dffex.vhd" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_dffex.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.359 ns ( 10.21 % ) " "Info: Total cell delay = 0.359 ns ( 10.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.156 ns ( 89.79 % ) " "Info: Total interconnect delay = 3.156 ns ( 89.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "3.515 ns" { altera_internal_jtag~TDIUTAP sld_hub:sld_hub_inst|Equal5~13 sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[1] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "3.515 ns" { altera_internal_jtag~TDIUTAP {} sld_hub:sld_hub_inst|Equal5~13 {} sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[1] {} } { 0.000ns 3.156ns 0.000ns } { 0.000ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.429 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[1] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.429 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[1] {} } { 0.000ns 2.888ns 1.004ns } { 0.000ns 0.000ns 0.537ns } "" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "3.515 ns" { altera_internal_jtag~TDIUTAP sld_hub:sld_hub_inst|Equal5~13 sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[1] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "3.515 ns" { altera_internal_jtag~TDIUTAP {} sld_hub:sld_hub_inst|Equal5~13 {} sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[1] {} } { 0.000ns 3.156ns 0.000ns } { 0.000ns 0.275ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0}
{ "Warning" "WTAN_INVALID_ASSIGNMENTS_FOUND" "" "Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details" {  } {  } 0 0 "Found invalid timing assignments -- see Ignored Timing Assignments report for details" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar  7 19:58:49 2012 " "Info: Processing ended: Wed Mar  7 19:58:49 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
