--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml test_usart.twx test_usart.ncd -o test_usart.twr
test_usart.pcf -ucf test_usart.ucf

Design file:              test_usart.ncd
Physical constraint file: test_usart.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.22 2012-07-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
CLR         |    0.322(R)|      FAST  |    0.572(R)|      SLOW  |CLK_BUFGP         |   0.000|
CLR_Rec     |    3.691(R)|      SLOW  |   -0.175(R)|      SLOW  |CLK_BUFGP         |   0.000|
Data_Tx<0>  |    1.129(R)|      SLOW  |    0.046(R)|      SLOW  |CLK_BUFGP         |   0.000|
Data_Tx<1>  |    0.864(R)|      SLOW  |    0.180(R)|      SLOW  |CLK_BUFGP         |   0.000|
Data_Tx<2>  |    1.152(R)|      SLOW  |    0.151(R)|      SLOW  |CLK_BUFGP         |   0.000|
Data_Tx<3>  |    1.115(R)|      SLOW  |    0.112(R)|      SLOW  |CLK_BUFGP         |   0.000|
Data_Tx<4>  |    1.007(R)|      SLOW  |    0.280(R)|      SLOW  |CLK_BUFGP         |   0.000|
Data_Tx<5>  |    1.189(R)|      SLOW  |   -0.013(R)|      SLOW  |CLK_BUFGP         |   0.000|
Data_Tx<6>  |    0.987(R)|      SLOW  |    0.011(R)|      SLOW  |CLK_BUFGP         |   0.000|
Data_Tx<7>  |    0.546(R)|      SLOW  |    0.317(R)|      SLOW  |CLK_BUFGP         |   0.000|
Rx          |    2.689(R)|      SLOW  |   -1.302(R)|      FAST  |CLK_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
CLK_B       |         8.069(R)|      SLOW  |         4.291(R)|      FAST  |CLK_BUFGP         |   0.000|
Data_Ready  |         7.997(R)|      SLOW  |         4.280(R)|      FAST  |CLK_BUFGP         |   0.000|
Data_Rx<0>  |         7.586(R)|      SLOW  |         3.998(R)|      FAST  |CLK_BUFGP         |   0.000|
Data_Rx<1>  |         7.594(R)|      SLOW  |         4.006(R)|      FAST  |CLK_BUFGP         |   0.000|
Data_Rx<2>  |         7.517(R)|      SLOW  |         3.951(R)|      FAST  |CLK_BUFGP         |   0.000|
Data_Rx<3>  |         7.783(R)|      SLOW  |         4.147(R)|      FAST  |CLK_BUFGP         |   0.000|
Data_Rx<4>  |         7.908(R)|      SLOW  |         4.201(R)|      FAST  |CLK_BUFGP         |   0.000|
Data_Rx<5>  |         7.267(R)|      SLOW  |         3.787(R)|      FAST  |CLK_BUFGP         |   0.000|
Data_Rx<6>  |         7.467(R)|      SLOW  |         3.913(R)|      FAST  |CLK_BUFGP         |   0.000|
Data_Rx<7>  |         7.456(R)|      SLOW  |         3.946(R)|      FAST  |CLK_BUFGP         |   0.000|
Tx          |         9.677(R)|      SLOW  |         5.189(R)|      FAST  |CLK_BUFGP         |   0.000|
parity_err  |         8.998(R)|      SLOW  |         4.092(R)|      FAST  |CLK_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    4.872|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed May 24 01:48:38 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 241 MB



