INFO: [HLS 200-10] Running '/home/sokrat/tools/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'sokrat' on host 'Lenovo-V110' (Linux_x86_64 version 5.4.0-59-generic) on Tue Nov 30 11:54:54 MSK 2021
INFO: [HLS 200-10] On os Ubuntu 20.04.1 LTS
INFO: [HLS 200-10] In directory '/home/sokrat/project/learn/Hybridsystem/KP_01502_10'
Sourcing Tcl script '/home/sokrat/project/learn/Hybridsystem/KP_01502_10/course_prj/sol8/csynth.tcl'
INFO: [HLS 200-10] Opening project '/home/sokrat/project/learn/Hybridsystem/KP_01502_10/course_prj'.
INFO: [HLS 200-10] Adding design file './source/course_prj.c' to the project
INFO: [HLS 200-10] Adding test bench file 'source/course_prj_test.c' to the project
INFO: [HLS 200-10] Adding test bench file 'source/testdata' to the project
INFO: [HLS 200-10] Opening solution '/home/sokrat/project/learn/Hybridsystem/KP_01502_10/course_prj/sol8'.
INFO: [SYN 201-201] Setting up clock 'clk' with a period of 6ns.
INFO: [SYN 201-201] Setting up clock 'clk' with an uncertainty of 0.1ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12t-csg325-1Q'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file './source/course_prj.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1635.301 ; gain = 1230.723 ; free physical = 1361 ; free virtual = 6362
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1635.301 ; gain = 1230.723 ; free physical = 1361 ; free virtual = 6362
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1635.301 ; gain = 1230.723 ; free physical = 1358 ; free virtual = 6361
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'filter' into 'gauss_blur' (./source/course_prj.c:76) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1635.301 ; gain = 1230.723 ; free physical = 1358 ; free virtual = 6361
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'L1' (./source/course_prj.c:47) in function 'gauss_blur' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'filter' (./source/course_prj.c:10).
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (./source/course_prj.c:55) in function 'gauss_blur' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'row_loop' (./source/course_prj.c:14) in function 'filter' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'col_loop' (./source/course_prj.c:15) in function 'filter' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'part_buffer' (./source/course_prj.c:44) in dimension 1 automatically.
INFO: [XFORM 203-101] Partitioning array 'window' (./source/course_prj.c:34) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel' (./source/course_prj.c:35) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'window.0' (./source/course_prj.c:34) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'window.1' (./source/course_prj.c:34) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'window.2' (./source/course_prj.c:34) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'kernel.0' (./source/course_prj.c:35) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'kernel.1' (./source/course_prj.c:35) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'kernel.2' (./source/course_prj.c:35) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'window.0' (./source/course_prj.c:34) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window.1' (./source/course_prj.c:34) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window.2' (./source/course_prj.c:34) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel.0' (./source/course_prj.c:35) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel.1' (./source/course_prj.c:35) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel.2' (./source/course_prj.c:35) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'filter' into 'gauss_blur' (./source/course_prj.c:76) automatically.
WARNING: [XFORM 203-124] Array  'inImage': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'outImage': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [XFORM 203-11] Balancing expressions in function 'gauss_blur' (./source/course_prj.c:31)...18 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1635.301 ; gain = 1230.723 ; free physical = 1338 ; free virtual = 6342
INFO: [XFORM 203-541] Flattening a loop nest 'L2' (./source/course_prj.c:46:47) in function 'gauss_blur'.
INFO: [HLS 200-472] Inferring partial write operation for 'part_buffer[0]' (./source/course_prj.c:63:5)
INFO: [HLS 200-472] Inferring partial write operation for 'part_buffer[1]' (./source/course_prj.c:64:5)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1635.301 ; gain = 1230.723 ; free physical = 1338 ; free virtual = 6342
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'gauss_blur' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gauss_blur' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L2_L1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
WARNING: [SCHED 204-21] Estimated clock period (6.875ns) exceeds the target (target clock period: 6ns, clock uncertainty: 0.1ns, effective delay budget: 5.9ns).
WARNING: [SCHED 204-21] The critical path in module 'gauss_blur' consists of the following:
	'add' operation ('outcol', ./source/course_prj.c:70) [178]  (2.13 ns)
	'icmp' operation ('icmp_ln73_2', ./source/course_prj.c:73) [179]  (1.81 ns)
	'or' operation ('or_ln73', ./source/course_prj.c:73) [181]  (0 ns)
	'or' operation ('or_ln73_2', ./source/course_prj.c:73) [183]  (0.978 ns)
	blocking operation 1.96 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.87 seconds; current allocated memory: 93.261 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 94.087 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gauss_blur' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'gauss_blur/inImage' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gauss_blur/gauss_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gauss_blur/outImage' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'gauss_blur' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'gauss_blur_part_buffer_0' to 'gauss_blur_part_bbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'gauss_blur_part_buffer_1' to 'gauss_blur_part_bcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'gauss_blur_mac_muladd_8ns_8ns_16ns_17_3_1' to 'gauss_blur_mac_mudEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'gauss_blur_mac_muladd_8ns_8ns_17ns_18_3_1' to 'gauss_blur_mac_mueOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'gauss_blur_mac_mudEe': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gauss_blur_mac_mueOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'gauss_blur'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 95.626 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 145.45 MHz
INFO: [RTMG 210-278] Implementing memory 'gauss_blur_part_bbkb_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1635.301 ; gain = 1230.723 ; free physical = 1329 ; free virtual = 6335
INFO: [VHDL 208-304] Generating VHDL RTL for gauss_blur.
INFO: [VLOG 209-307] Generating Verilog RTL for gauss_blur.
INFO: [HLS 200-112] Total elapsed time: 12.29 seconds; peak allocated memory: 95.626 MB.
