
Projet_Eve_servo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005704  080002b0  080002b0  000102b0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000028c  080059b4  080059b4  000159b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08005c40  08005c40  00015c40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08005c48  08005c48  00015c48  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08005c4c  08005c4c  00015c4c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000010  24000000  08005c50  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000148  24000010  08005c60  00020010  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  24000158  08005c60  00020158  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 10 .comment      00000043  00000000  00000000  0002003e  2**0
                  CONTENTS, READONLY
 11 .debug_info   0000fa6b  00000000  00000000  00020081  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_abbrev 000020b8  00000000  00000000  0002faec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_aranges 00000ae0  00000000  00000000  00031ba8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0002f979  00000000  00000000  00032688  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00011598  00000000  00000000  00062001  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00132bf0  00000000  00000000  00073599  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000840  00000000  00000000  001a6189  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_frame  00002b74  00000000  00000000  001a69cc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 0000007a  00000000  00000000  001a9540  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002b0 <__do_global_dtors_aux>:
 80002b0:	b510      	push	{r4, lr}
 80002b2:	4c05      	ldr	r4, [pc, #20]	; (80002c8 <__do_global_dtors_aux+0x18>)
 80002b4:	7823      	ldrb	r3, [r4, #0]
 80002b6:	b933      	cbnz	r3, 80002c6 <__do_global_dtors_aux+0x16>
 80002b8:	4b04      	ldr	r3, [pc, #16]	; (80002cc <__do_global_dtors_aux+0x1c>)
 80002ba:	b113      	cbz	r3, 80002c2 <__do_global_dtors_aux+0x12>
 80002bc:	4804      	ldr	r0, [pc, #16]	; (80002d0 <__do_global_dtors_aux+0x20>)
 80002be:	f3af 8000 	nop.w
 80002c2:	2301      	movs	r3, #1
 80002c4:	7023      	strb	r3, [r4, #0]
 80002c6:	bd10      	pop	{r4, pc}
 80002c8:	24000010 	.word	0x24000010
 80002cc:	00000000 	.word	0x00000000
 80002d0:	0800599c 	.word	0x0800599c

080002d4 <frame_dummy>:
 80002d4:	b508      	push	{r3, lr}
 80002d6:	4b03      	ldr	r3, [pc, #12]	; (80002e4 <frame_dummy+0x10>)
 80002d8:	b11b      	cbz	r3, 80002e2 <frame_dummy+0xe>
 80002da:	4903      	ldr	r1, [pc, #12]	; (80002e8 <frame_dummy+0x14>)
 80002dc:	4803      	ldr	r0, [pc, #12]	; (80002ec <frame_dummy+0x18>)
 80002de:	f3af 8000 	nop.w
 80002e2:	bd08      	pop	{r3, pc}
 80002e4:	00000000 	.word	0x00000000
 80002e8:	24000014 	.word	0x24000014
 80002ec:	0800599c 	.word	0x0800599c

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000300:	f04f 30ff 	movne.w	r0, #4294967295
 8000304:	f000 b970 	b.w	80005e8 <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9e08      	ldr	r6, [sp, #32]
 8000326:	460d      	mov	r5, r1
 8000328:	4604      	mov	r4, r0
 800032a:	460f      	mov	r7, r1
 800032c:	2b00      	cmp	r3, #0
 800032e:	d14a      	bne.n	80003c6 <__udivmoddi4+0xa6>
 8000330:	428a      	cmp	r2, r1
 8000332:	4694      	mov	ip, r2
 8000334:	d965      	bls.n	8000402 <__udivmoddi4+0xe2>
 8000336:	fab2 f382 	clz	r3, r2
 800033a:	b143      	cbz	r3, 800034e <__udivmoddi4+0x2e>
 800033c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000340:	f1c3 0220 	rsb	r2, r3, #32
 8000344:	409f      	lsls	r7, r3
 8000346:	fa20 f202 	lsr.w	r2, r0, r2
 800034a:	4317      	orrs	r7, r2
 800034c:	409c      	lsls	r4, r3
 800034e:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000352:	fa1f f58c 	uxth.w	r5, ip
 8000356:	fbb7 f1fe 	udiv	r1, r7, lr
 800035a:	0c22      	lsrs	r2, r4, #16
 800035c:	fb0e 7711 	mls	r7, lr, r1, r7
 8000360:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000364:	fb01 f005 	mul.w	r0, r1, r5
 8000368:	4290      	cmp	r0, r2
 800036a:	d90a      	bls.n	8000382 <__udivmoddi4+0x62>
 800036c:	eb1c 0202 	adds.w	r2, ip, r2
 8000370:	f101 37ff 	add.w	r7, r1, #4294967295
 8000374:	f080 811c 	bcs.w	80005b0 <__udivmoddi4+0x290>
 8000378:	4290      	cmp	r0, r2
 800037a:	f240 8119 	bls.w	80005b0 <__udivmoddi4+0x290>
 800037e:	3902      	subs	r1, #2
 8000380:	4462      	add	r2, ip
 8000382:	1a12      	subs	r2, r2, r0
 8000384:	b2a4      	uxth	r4, r4
 8000386:	fbb2 f0fe 	udiv	r0, r2, lr
 800038a:	fb0e 2210 	mls	r2, lr, r0, r2
 800038e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000392:	fb00 f505 	mul.w	r5, r0, r5
 8000396:	42a5      	cmp	r5, r4
 8000398:	d90a      	bls.n	80003b0 <__udivmoddi4+0x90>
 800039a:	eb1c 0404 	adds.w	r4, ip, r4
 800039e:	f100 32ff 	add.w	r2, r0, #4294967295
 80003a2:	f080 8107 	bcs.w	80005b4 <__udivmoddi4+0x294>
 80003a6:	42a5      	cmp	r5, r4
 80003a8:	f240 8104 	bls.w	80005b4 <__udivmoddi4+0x294>
 80003ac:	4464      	add	r4, ip
 80003ae:	3802      	subs	r0, #2
 80003b0:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003b4:	1b64      	subs	r4, r4, r5
 80003b6:	2100      	movs	r1, #0
 80003b8:	b11e      	cbz	r6, 80003c2 <__udivmoddi4+0xa2>
 80003ba:	40dc      	lsrs	r4, r3
 80003bc:	2300      	movs	r3, #0
 80003be:	e9c6 4300 	strd	r4, r3, [r6]
 80003c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0xbc>
 80003ca:	2e00      	cmp	r6, #0
 80003cc:	f000 80ed 	beq.w	80005aa <__udivmoddi4+0x28a>
 80003d0:	2100      	movs	r1, #0
 80003d2:	e9c6 0500 	strd	r0, r5, [r6]
 80003d6:	4608      	mov	r0, r1
 80003d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003dc:	fab3 f183 	clz	r1, r3
 80003e0:	2900      	cmp	r1, #0
 80003e2:	d149      	bne.n	8000478 <__udivmoddi4+0x158>
 80003e4:	42ab      	cmp	r3, r5
 80003e6:	d302      	bcc.n	80003ee <__udivmoddi4+0xce>
 80003e8:	4282      	cmp	r2, r0
 80003ea:	f200 80f8 	bhi.w	80005de <__udivmoddi4+0x2be>
 80003ee:	1a84      	subs	r4, r0, r2
 80003f0:	eb65 0203 	sbc.w	r2, r5, r3
 80003f4:	2001      	movs	r0, #1
 80003f6:	4617      	mov	r7, r2
 80003f8:	2e00      	cmp	r6, #0
 80003fa:	d0e2      	beq.n	80003c2 <__udivmoddi4+0xa2>
 80003fc:	e9c6 4700 	strd	r4, r7, [r6]
 8000400:	e7df      	b.n	80003c2 <__udivmoddi4+0xa2>
 8000402:	b902      	cbnz	r2, 8000406 <__udivmoddi4+0xe6>
 8000404:	deff      	udf	#255	; 0xff
 8000406:	fab2 f382 	clz	r3, r2
 800040a:	2b00      	cmp	r3, #0
 800040c:	f040 8090 	bne.w	8000530 <__udivmoddi4+0x210>
 8000410:	1a8a      	subs	r2, r1, r2
 8000412:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000416:	fa1f fe8c 	uxth.w	lr, ip
 800041a:	2101      	movs	r1, #1
 800041c:	fbb2 f5f7 	udiv	r5, r2, r7
 8000420:	fb07 2015 	mls	r0, r7, r5, r2
 8000424:	0c22      	lsrs	r2, r4, #16
 8000426:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 800042a:	fb0e f005 	mul.w	r0, lr, r5
 800042e:	4290      	cmp	r0, r2
 8000430:	d908      	bls.n	8000444 <__udivmoddi4+0x124>
 8000432:	eb1c 0202 	adds.w	r2, ip, r2
 8000436:	f105 38ff 	add.w	r8, r5, #4294967295
 800043a:	d202      	bcs.n	8000442 <__udivmoddi4+0x122>
 800043c:	4290      	cmp	r0, r2
 800043e:	f200 80cb 	bhi.w	80005d8 <__udivmoddi4+0x2b8>
 8000442:	4645      	mov	r5, r8
 8000444:	1a12      	subs	r2, r2, r0
 8000446:	b2a4      	uxth	r4, r4
 8000448:	fbb2 f0f7 	udiv	r0, r2, r7
 800044c:	fb07 2210 	mls	r2, r7, r0, r2
 8000450:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000454:	fb0e fe00 	mul.w	lr, lr, r0
 8000458:	45a6      	cmp	lr, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x14e>
 800045c:	eb1c 0404 	adds.w	r4, ip, r4
 8000460:	f100 32ff 	add.w	r2, r0, #4294967295
 8000464:	d202      	bcs.n	800046c <__udivmoddi4+0x14c>
 8000466:	45a6      	cmp	lr, r4
 8000468:	f200 80bb 	bhi.w	80005e2 <__udivmoddi4+0x2c2>
 800046c:	4610      	mov	r0, r2
 800046e:	eba4 040e 	sub.w	r4, r4, lr
 8000472:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000476:	e79f      	b.n	80003b8 <__udivmoddi4+0x98>
 8000478:	f1c1 0720 	rsb	r7, r1, #32
 800047c:	408b      	lsls	r3, r1
 800047e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000482:	ea4c 0c03 	orr.w	ip, ip, r3
 8000486:	fa05 f401 	lsl.w	r4, r5, r1
 800048a:	fa20 f307 	lsr.w	r3, r0, r7
 800048e:	40fd      	lsrs	r5, r7
 8000490:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000494:	4323      	orrs	r3, r4
 8000496:	fbb5 f8f9 	udiv	r8, r5, r9
 800049a:	fa1f fe8c 	uxth.w	lr, ip
 800049e:	fb09 5518 	mls	r5, r9, r8, r5
 80004a2:	0c1c      	lsrs	r4, r3, #16
 80004a4:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80004a8:	fb08 f50e 	mul.w	r5, r8, lr
 80004ac:	42a5      	cmp	r5, r4
 80004ae:	fa02 f201 	lsl.w	r2, r2, r1
 80004b2:	fa00 f001 	lsl.w	r0, r0, r1
 80004b6:	d90b      	bls.n	80004d0 <__udivmoddi4+0x1b0>
 80004b8:	eb1c 0404 	adds.w	r4, ip, r4
 80004bc:	f108 3aff 	add.w	sl, r8, #4294967295
 80004c0:	f080 8088 	bcs.w	80005d4 <__udivmoddi4+0x2b4>
 80004c4:	42a5      	cmp	r5, r4
 80004c6:	f240 8085 	bls.w	80005d4 <__udivmoddi4+0x2b4>
 80004ca:	f1a8 0802 	sub.w	r8, r8, #2
 80004ce:	4464      	add	r4, ip
 80004d0:	1b64      	subs	r4, r4, r5
 80004d2:	b29d      	uxth	r5, r3
 80004d4:	fbb4 f3f9 	udiv	r3, r4, r9
 80004d8:	fb09 4413 	mls	r4, r9, r3, r4
 80004dc:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80004e0:	fb03 fe0e 	mul.w	lr, r3, lr
 80004e4:	45a6      	cmp	lr, r4
 80004e6:	d908      	bls.n	80004fa <__udivmoddi4+0x1da>
 80004e8:	eb1c 0404 	adds.w	r4, ip, r4
 80004ec:	f103 35ff 	add.w	r5, r3, #4294967295
 80004f0:	d26c      	bcs.n	80005cc <__udivmoddi4+0x2ac>
 80004f2:	45a6      	cmp	lr, r4
 80004f4:	d96a      	bls.n	80005cc <__udivmoddi4+0x2ac>
 80004f6:	3b02      	subs	r3, #2
 80004f8:	4464      	add	r4, ip
 80004fa:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80004fe:	fba3 9502 	umull	r9, r5, r3, r2
 8000502:	eba4 040e 	sub.w	r4, r4, lr
 8000506:	42ac      	cmp	r4, r5
 8000508:	46c8      	mov	r8, r9
 800050a:	46ae      	mov	lr, r5
 800050c:	d356      	bcc.n	80005bc <__udivmoddi4+0x29c>
 800050e:	d053      	beq.n	80005b8 <__udivmoddi4+0x298>
 8000510:	b156      	cbz	r6, 8000528 <__udivmoddi4+0x208>
 8000512:	ebb0 0208 	subs.w	r2, r0, r8
 8000516:	eb64 040e 	sbc.w	r4, r4, lr
 800051a:	fa04 f707 	lsl.w	r7, r4, r7
 800051e:	40ca      	lsrs	r2, r1
 8000520:	40cc      	lsrs	r4, r1
 8000522:	4317      	orrs	r7, r2
 8000524:	e9c6 7400 	strd	r7, r4, [r6]
 8000528:	4618      	mov	r0, r3
 800052a:	2100      	movs	r1, #0
 800052c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000530:	f1c3 0120 	rsb	r1, r3, #32
 8000534:	fa02 fc03 	lsl.w	ip, r2, r3
 8000538:	fa20 f201 	lsr.w	r2, r0, r1
 800053c:	fa25 f101 	lsr.w	r1, r5, r1
 8000540:	409d      	lsls	r5, r3
 8000542:	432a      	orrs	r2, r5
 8000544:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000548:	fa1f fe8c 	uxth.w	lr, ip
 800054c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000550:	fb07 1510 	mls	r5, r7, r0, r1
 8000554:	0c11      	lsrs	r1, r2, #16
 8000556:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800055a:	fb00 f50e 	mul.w	r5, r0, lr
 800055e:	428d      	cmp	r5, r1
 8000560:	fa04 f403 	lsl.w	r4, r4, r3
 8000564:	d908      	bls.n	8000578 <__udivmoddi4+0x258>
 8000566:	eb1c 0101 	adds.w	r1, ip, r1
 800056a:	f100 38ff 	add.w	r8, r0, #4294967295
 800056e:	d22f      	bcs.n	80005d0 <__udivmoddi4+0x2b0>
 8000570:	428d      	cmp	r5, r1
 8000572:	d92d      	bls.n	80005d0 <__udivmoddi4+0x2b0>
 8000574:	3802      	subs	r0, #2
 8000576:	4461      	add	r1, ip
 8000578:	1b49      	subs	r1, r1, r5
 800057a:	b292      	uxth	r2, r2
 800057c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000580:	fb07 1115 	mls	r1, r7, r5, r1
 8000584:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000588:	fb05 f10e 	mul.w	r1, r5, lr
 800058c:	4291      	cmp	r1, r2
 800058e:	d908      	bls.n	80005a2 <__udivmoddi4+0x282>
 8000590:	eb1c 0202 	adds.w	r2, ip, r2
 8000594:	f105 38ff 	add.w	r8, r5, #4294967295
 8000598:	d216      	bcs.n	80005c8 <__udivmoddi4+0x2a8>
 800059a:	4291      	cmp	r1, r2
 800059c:	d914      	bls.n	80005c8 <__udivmoddi4+0x2a8>
 800059e:	3d02      	subs	r5, #2
 80005a0:	4462      	add	r2, ip
 80005a2:	1a52      	subs	r2, r2, r1
 80005a4:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 80005a8:	e738      	b.n	800041c <__udivmoddi4+0xfc>
 80005aa:	4631      	mov	r1, r6
 80005ac:	4630      	mov	r0, r6
 80005ae:	e708      	b.n	80003c2 <__udivmoddi4+0xa2>
 80005b0:	4639      	mov	r1, r7
 80005b2:	e6e6      	b.n	8000382 <__udivmoddi4+0x62>
 80005b4:	4610      	mov	r0, r2
 80005b6:	e6fb      	b.n	80003b0 <__udivmoddi4+0x90>
 80005b8:	4548      	cmp	r0, r9
 80005ba:	d2a9      	bcs.n	8000510 <__udivmoddi4+0x1f0>
 80005bc:	ebb9 0802 	subs.w	r8, r9, r2
 80005c0:	eb65 0e0c 	sbc.w	lr, r5, ip
 80005c4:	3b01      	subs	r3, #1
 80005c6:	e7a3      	b.n	8000510 <__udivmoddi4+0x1f0>
 80005c8:	4645      	mov	r5, r8
 80005ca:	e7ea      	b.n	80005a2 <__udivmoddi4+0x282>
 80005cc:	462b      	mov	r3, r5
 80005ce:	e794      	b.n	80004fa <__udivmoddi4+0x1da>
 80005d0:	4640      	mov	r0, r8
 80005d2:	e7d1      	b.n	8000578 <__udivmoddi4+0x258>
 80005d4:	46d0      	mov	r8, sl
 80005d6:	e77b      	b.n	80004d0 <__udivmoddi4+0x1b0>
 80005d8:	3d02      	subs	r5, #2
 80005da:	4462      	add	r2, ip
 80005dc:	e732      	b.n	8000444 <__udivmoddi4+0x124>
 80005de:	4608      	mov	r0, r1
 80005e0:	e70a      	b.n	80003f8 <__udivmoddi4+0xd8>
 80005e2:	4464      	add	r4, ip
 80005e4:	3802      	subs	r0, #2
 80005e6:	e742      	b.n	800046e <__udivmoddi4+0x14e>

080005e8 <__aeabi_idiv0>:
 80005e8:	4770      	bx	lr
 80005ea:	bf00      	nop

080005ec <dyn2_crc>:




unsigned short dyn2_crc(unsigned short crc_accum, unsigned char *data_blk_ptr, size_t data_blk_size)
{
 80005ec:	b580      	push	{r7, lr}
 80005ee:	f5ad 7d06 	sub.w	sp, sp, #536	; 0x218
 80005f2:	af00      	add	r7, sp, #0
 80005f4:	f507 7306 	add.w	r3, r7, #536	; 0x218
 80005f8:	f5a3 7304 	sub.w	r3, r3, #528	; 0x210
 80005fc:	6019      	str	r1, [r3, #0]
 80005fe:	f507 7306 	add.w	r3, r7, #536	; 0x218
 8000602:	f5a3 7305 	sub.w	r3, r3, #532	; 0x214
 8000606:	601a      	str	r2, [r3, #0]
 8000608:	f507 7306 	add.w	r3, r7, #536	; 0x218
 800060c:	f2a3 230a 	subw	r3, r3, #522	; 0x20a
 8000610:	4602      	mov	r2, r0
 8000612:	801a      	strh	r2, [r3, #0]
	unsigned short i, j;
	unsigned short crc_table[256] = {
 8000614:	f507 7306 	add.w	r3, r7, #536	; 0x218
 8000618:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800061c:	4a28      	ldr	r2, [pc, #160]	; (80006c0 <dyn2_crc+0xd4>)
 800061e:	4618      	mov	r0, r3
 8000620:	4611      	mov	r1, r2
 8000622:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000626:	461a      	mov	r2, r3
 8000628:	f005 f9aa 	bl	8005980 <memcpy>
			0x0270, 0x8275, 0x827F, 0x027A, 0x826B, 0x026E, 0x0264, 0x8261,
			0x0220, 0x8225, 0x822F, 0x022A, 0x823B, 0x023E, 0x0234, 0x8231,
			0x8213, 0x0216, 0x021C, 0x8219, 0x0208, 0x820D, 0x8207, 0x0202
	};

	for(j = 0; j < data_blk_size; j++)
 800062c:	2300      	movs	r3, #0
 800062e:	f8a7 3216 	strh.w	r3, [r7, #534]	; 0x216
 8000632:	e031      	b.n	8000698 <dyn2_crc+0xac>
	{
		i = ((unsigned short)(crc_accum >> 8) ^ data_blk_ptr[j]) & 0xFF;
 8000634:	f507 7306 	add.w	r3, r7, #536	; 0x218
 8000638:	f2a3 230a 	subw	r3, r3, #522	; 0x20a
 800063c:	881b      	ldrh	r3, [r3, #0]
 800063e:	0a1b      	lsrs	r3, r3, #8
 8000640:	b29a      	uxth	r2, r3
 8000642:	f8b7 3216 	ldrh.w	r3, [r7, #534]	; 0x216
 8000646:	f507 7106 	add.w	r1, r7, #536	; 0x218
 800064a:	f5a1 7104 	sub.w	r1, r1, #528	; 0x210
 800064e:	6809      	ldr	r1, [r1, #0]
 8000650:	440b      	add	r3, r1
 8000652:	781b      	ldrb	r3, [r3, #0]
 8000654:	b29b      	uxth	r3, r3
 8000656:	4053      	eors	r3, r2
 8000658:	b29b      	uxth	r3, r3
 800065a:	b2db      	uxtb	r3, r3
 800065c:	f8a7 3214 	strh.w	r3, [r7, #532]	; 0x214
		crc_accum = (crc_accum << 8) ^ crc_table[i];
 8000660:	f507 7306 	add.w	r3, r7, #536	; 0x218
 8000664:	f2a3 230a 	subw	r3, r3, #522	; 0x20a
 8000668:	881b      	ldrh	r3, [r3, #0]
 800066a:	021b      	lsls	r3, r3, #8
 800066c:	b21a      	sxth	r2, r3
 800066e:	f8b7 1214 	ldrh.w	r1, [r7, #532]	; 0x214
 8000672:	f507 7306 	add.w	r3, r7, #536	; 0x218
 8000676:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800067a:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 800067e:	b21b      	sxth	r3, r3
 8000680:	4053      	eors	r3, r2
 8000682:	b21a      	sxth	r2, r3
 8000684:	f507 7306 	add.w	r3, r7, #536	; 0x218
 8000688:	f2a3 230a 	subw	r3, r3, #522	; 0x20a
 800068c:	801a      	strh	r2, [r3, #0]
	for(j = 0; j < data_blk_size; j++)
 800068e:	f8b7 3216 	ldrh.w	r3, [r7, #534]	; 0x216
 8000692:	3301      	adds	r3, #1
 8000694:	f8a7 3216 	strh.w	r3, [r7, #534]	; 0x216
 8000698:	f8b7 3216 	ldrh.w	r3, [r7, #534]	; 0x216
 800069c:	f507 7206 	add.w	r2, r7, #536	; 0x218
 80006a0:	f5a2 7205 	sub.w	r2, r2, #532	; 0x214
 80006a4:	6812      	ldr	r2, [r2, #0]
 80006a6:	429a      	cmp	r2, r3
 80006a8:	d8c4      	bhi.n	8000634 <dyn2_crc+0x48>
	}
	return crc_accum;
 80006aa:	f507 7306 	add.w	r3, r7, #536	; 0x218
 80006ae:	f2a3 230a 	subw	r3, r3, #522	; 0x20a
 80006b2:	881b      	ldrh	r3, [r3, #0]
}
 80006b4:	4618      	mov	r0, r3
 80006b6:	f507 7706 	add.w	r7, r7, #536	; 0x218
 80006ba:	46bd      	mov	sp, r7
 80006bc:	bd80      	pop	{r7, pc}
 80006be:	bf00      	nop
 80006c0:	080059b4 	.word	0x080059b4

080006c4 <dyn2_append_crc>:
uint8_t* dyn2_append_crc(uint8_t* instruction,uint16_t bufferSize){
 80006c4:	b580      	push	{r7, lr}
 80006c6:	b084      	sub	sp, #16
 80006c8:	af00      	add	r7, sp, #0
 80006ca:	6078      	str	r0, [r7, #4]
 80006cc:	460b      	mov	r3, r1
 80006ce:	807b      	strh	r3, [r7, #2]
		return NULL;
	}

	memcpy(instruction_sent, instruction, bufferSize);
	*/
	unsigned short crc = dyn2_crc(0, instruction, bufferSize - 2);
 80006d0:	887b      	ldrh	r3, [r7, #2]
 80006d2:	3b02      	subs	r3, #2
 80006d4:	461a      	mov	r2, r3
 80006d6:	6879      	ldr	r1, [r7, #4]
 80006d8:	2000      	movs	r0, #0
 80006da:	f7ff ff87 	bl	80005ec <dyn2_crc>
 80006de:	4603      	mov	r3, r0
 80006e0:	81fb      	strh	r3, [r7, #14]
	unsigned char crc_l = crc & 0x00FF;
 80006e2:	89fb      	ldrh	r3, [r7, #14]
 80006e4:	737b      	strb	r3, [r7, #13]
	unsigned char crc_h = (crc >> 8) & 0x00FF;
 80006e6:	89fb      	ldrh	r3, [r7, #14]
 80006e8:	0a1b      	lsrs	r3, r3, #8
 80006ea:	b29b      	uxth	r3, r3
 80006ec:	733b      	strb	r3, [r7, #12]

	instruction[bufferSize - 2] = crc_l;
 80006ee:	887b      	ldrh	r3, [r7, #2]
 80006f0:	3b02      	subs	r3, #2
 80006f2:	687a      	ldr	r2, [r7, #4]
 80006f4:	4413      	add	r3, r2
 80006f6:	7b7a      	ldrb	r2, [r7, #13]
 80006f8:	701a      	strb	r2, [r3, #0]
	instruction[bufferSize - 1] = crc_h;
 80006fa:	887b      	ldrh	r3, [r7, #2]
 80006fc:	3b01      	subs	r3, #1
 80006fe:	687a      	ldr	r2, [r7, #4]
 8000700:	4413      	add	r3, r2
 8000702:	7b3a      	ldrb	r2, [r7, #12]
 8000704:	701a      	strb	r2, [r3, #0]

	return instruction;
 8000706:	687b      	ldr	r3, [r7, #4]
}
 8000708:	4618      	mov	r0, r3
 800070a:	3710      	adds	r7, #16
 800070c:	46bd      	mov	sp, r7
 800070e:	bd80      	pop	{r7, pc}

08000710 <dyn2_send>:
	// Send the string through UART
	HAL_UART_Transmit(&huart3, (uint8_t*)arrayString, strlen(arrayString), HAL_MAX_DELAY);
}

// int dyn2_send(..., uint8_t * buffer, uint16_t size)
int dyn2_send(uint8_t* buffer,uint16_t size){
 8000710:	b580      	push	{r7, lr}
 8000712:	b082      	sub	sp, #8
 8000714:	af00      	add	r7, sp, #0
 8000716:	6078      	str	r0, [r7, #4]
 8000718:	460b      	mov	r3, r1
 800071a:	807b      	strh	r3, [r7, #2]

	//dyn2_debug_sendArrayAsString(buffer_crc, size); // for debuging purposes

	HAL_HalfDuplex_EnableTransmitter(&huart4);
 800071c:	480b      	ldr	r0, [pc, #44]	; (800074c <dyn2_send+0x3c>)
 800071e:	f003 febb 	bl	8004498 <HAL_HalfDuplex_EnableTransmitter>

	HAL_UART_Transmit(&huart4, buffer, size, TIMEOUT);
 8000722:	887a      	ldrh	r2, [r7, #2]
 8000724:	2364      	movs	r3, #100	; 0x64
 8000726:	6879      	ldr	r1, [r7, #4]
 8000728:	4808      	ldr	r0, [pc, #32]	; (800074c <dyn2_send+0x3c>)
 800072a:	f003 fe27 	bl	800437c <HAL_UART_Transmit>
	// Wait until UART transmission is complete
	while (HAL_UART_GetState(&huart4) != HAL_UART_STATE_READY);
 800072e:	bf00      	nop
 8000730:	4806      	ldr	r0, [pc, #24]	; (800074c <dyn2_send+0x3c>)
 8000732:	f003 ff59 	bl	80045e8 <HAL_UART_GetState>
 8000736:	4603      	mov	r3, r0
 8000738:	2b20      	cmp	r3, #32
 800073a:	d1f9      	bne.n	8000730 <dyn2_send+0x20>
	HAL_HalfDuplex_EnableReceiver(&huart4);
 800073c:	4803      	ldr	r0, [pc, #12]	; (800074c <dyn2_send+0x3c>)
 800073e:	f003 feff 	bl	8004540 <HAL_HalfDuplex_EnableReceiver>

	return 0;
 8000742:	2300      	movs	r3, #0
}
 8000744:	4618      	mov	r0, r3
 8000746:	3708      	adds	r7, #8
 8000748:	46bd      	mov	sp, r7
 800074a:	bd80      	pop	{r7, pc}
 800074c:	2400002c 	.word	0x2400002c

08000750 <dyn2_led>:
	uint16_t size = (uint16_t) NbOfElements(Dynamixel_PING);

	dyn2_send(Dynamixel_PING,size);
}
// Status 1 : Led ON, status 0 : Led OFF
void dyn2_led(uint8_t id,int status){
 8000750:	b580      	push	{r7, lr}
 8000752:	b088      	sub	sp, #32
 8000754:	af00      	add	r7, sp, #0
 8000756:	4603      	mov	r3, r0
 8000758:	6039      	str	r1, [r7, #0]
 800075a:	71fb      	strb	r3, [r7, #7]
//			/*débutparam, address 65:*/ ,0x41,0x00
//			/*value in the address*/,0x01
//			/*on calcule le CRC après */,0x00,0x00};
	uint8_t DYN2_LED[13];
	// HEADER
	DYN2_LED[0] = HEADER_1;
 800075c:	4b1d      	ldr	r3, [pc, #116]	; (80007d4 <dyn2_led+0x84>)
 800075e:	781b      	ldrb	r3, [r3, #0]
 8000760:	723b      	strb	r3, [r7, #8]
	DYN2_LED[1] = HEADER_2;
 8000762:	4b1d      	ldr	r3, [pc, #116]	; (80007d8 <dyn2_led+0x88>)
 8000764:	781b      	ldrb	r3, [r3, #0]
 8000766:	727b      	strb	r3, [r7, #9]
	DYN2_LED[2] = HEADER_3;
 8000768:	4b1c      	ldr	r3, [pc, #112]	; (80007dc <dyn2_led+0x8c>)
 800076a:	781b      	ldrb	r3, [r3, #0]
 800076c:	72bb      	strb	r3, [r7, #10]
	DYN2_LED[3] = HEADER_4;
 800076e:	4b1c      	ldr	r3, [pc, #112]	; (80007e0 <dyn2_led+0x90>)
 8000770:	781b      	ldrb	r3, [r3, #0]
 8000772:	72fb      	strb	r3, [r7, #11]
	// ID
	DYN2_LED[4]= id;
 8000774:	79fb      	ldrb	r3, [r7, #7]
 8000776:	733b      	strb	r3, [r7, #12]
	// LENGTH
	DYN2_LED[5]= NbOfElements(DYN2_LED)- 7; // tkt ca marche
 8000778:	2306      	movs	r3, #6
 800077a:	737b      	strb	r3, [r7, #13]
	DYN2_LED[6]= 0x00;
 800077c:	2300      	movs	r3, #0
 800077e:	73bb      	strb	r3, [r7, #14]
	// INSTRUCTION
	DYN2_LED[7]= WRITE;
 8000780:	4b18      	ldr	r3, [pc, #96]	; (80007e4 <dyn2_led+0x94>)
 8000782:	781b      	ldrb	r3, [r3, #0]
 8000784:	73fb      	strb	r3, [r7, #15]
	// PARAMETERS
	// ADDRRESS
	DYN2_LED[8]= ADDRESS_LED;
 8000786:	4b18      	ldr	r3, [pc, #96]	; (80007e8 <dyn2_led+0x98>)
 8000788:	781b      	ldrb	r3, [r3, #0]
 800078a:	743b      	strb	r3, [r7, #16]
	DYN2_LED[9]= 0x00;
 800078c:	2300      	movs	r3, #0
 800078e:	747b      	strb	r3, [r7, #17]
	// VALUE
	switch(status){
 8000790:	683b      	ldr	r3, [r7, #0]
 8000792:	2b00      	cmp	r3, #0
 8000794:	d003      	beq.n	800079e <dyn2_led+0x4e>
 8000796:	683b      	ldr	r3, [r7, #0]
 8000798:	2b01      	cmp	r3, #1
 800079a:	d004      	beq.n	80007a6 <dyn2_led+0x56>
		break;
	case 1:
		DYN2_LED[10]=LED_ON;
		break;
	default :
		return ERROR_LED_VALUE;
 800079c:	e016      	b.n	80007cc <dyn2_led+0x7c>
		DYN2_LED[10]=LED_OFF;
 800079e:	4b13      	ldr	r3, [pc, #76]	; (80007ec <dyn2_led+0x9c>)
 80007a0:	781b      	ldrb	r3, [r3, #0]
 80007a2:	74bb      	strb	r3, [r7, #18]
		break;
 80007a4:	e003      	b.n	80007ae <dyn2_led+0x5e>
		DYN2_LED[10]=LED_ON;
 80007a6:	4b12      	ldr	r3, [pc, #72]	; (80007f0 <dyn2_led+0xa0>)
 80007a8:	781b      	ldrb	r3, [r3, #0]
 80007aa:	74bb      	strb	r3, [r7, #18]
		break;
 80007ac:	bf00      	nop
	}
	// SENDING
	uint16_t size = (uint16_t) NbOfElements(DYN2_LED);
 80007ae:	230d      	movs	r3, #13
 80007b0:	83fb      	strh	r3, [r7, #30]
	uint8_t* DYN2_LED_CRC = dyn2_append_crc(DYN2_LED,size);
 80007b2:	8bfa      	ldrh	r2, [r7, #30]
 80007b4:	f107 0308 	add.w	r3, r7, #8
 80007b8:	4611      	mov	r1, r2
 80007ba:	4618      	mov	r0, r3
 80007bc:	f7ff ff82 	bl	80006c4 <dyn2_append_crc>
 80007c0:	61b8      	str	r0, [r7, #24]

	dyn2_send(DYN2_LED_CRC,size);
 80007c2:	8bfb      	ldrh	r3, [r7, #30]
 80007c4:	4619      	mov	r1, r3
 80007c6:	69b8      	ldr	r0, [r7, #24]
 80007c8:	f7ff ffa2 	bl	8000710 <dyn2_send>
}
 80007cc:	3720      	adds	r7, #32
 80007ce:	46bd      	mov	sp, r7
 80007d0:	bd80      	pop	{r7, pc}
 80007d2:	bf00      	nop
 80007d4:	08005bf6 	.word	0x08005bf6
 80007d8:	08005bf7 	.word	0x08005bf7
 80007dc:	08005bf8 	.word	0x08005bf8
 80007e0:	08005bf9 	.word	0x08005bf9
 80007e4:	08005bf5 	.word	0x08005bf5
 80007e8:	08005bfb 	.word	0x08005bfb
 80007ec:	08005c07 	.word	0x08005c07
 80007f0:	08005c05 	.word	0x08005c05

080007f4 <dyn2_torque>:

// TORQUE_ON => writing in EEPROM is IMPOSSIBLE and the motor can rotate, TORQUE_OFF =>
int dyn2_torque(uint8_t ID,int mode){
 80007f4:	b580      	push	{r7, lr}
 80007f6:	b088      	sub	sp, #32
 80007f8:	af00      	add	r7, sp, #0
 80007fa:	4603      	mov	r3, r0
 80007fc:	6039      	str	r1, [r7, #0]
 80007fe:	71fb      	strb	r3, [r7, #7]
	uint8_t DYN2_TORQUE[13];
	// HEADER
	DYN2_TORQUE[0] = HEADER_1;
 8000800:	4b1f      	ldr	r3, [pc, #124]	; (8000880 <dyn2_torque+0x8c>)
 8000802:	781b      	ldrb	r3, [r3, #0]
 8000804:	723b      	strb	r3, [r7, #8]
	DYN2_TORQUE[1] = HEADER_2;
 8000806:	4b1f      	ldr	r3, [pc, #124]	; (8000884 <dyn2_torque+0x90>)
 8000808:	781b      	ldrb	r3, [r3, #0]
 800080a:	727b      	strb	r3, [r7, #9]
	DYN2_TORQUE[2] = HEADER_3;
 800080c:	4b1e      	ldr	r3, [pc, #120]	; (8000888 <dyn2_torque+0x94>)
 800080e:	781b      	ldrb	r3, [r3, #0]
 8000810:	72bb      	strb	r3, [r7, #10]
	DYN2_TORQUE[3] = HEADER_4;
 8000812:	4b1e      	ldr	r3, [pc, #120]	; (800088c <dyn2_torque+0x98>)
 8000814:	781b      	ldrb	r3, [r3, #0]
 8000816:	72fb      	strb	r3, [r7, #11]
	// ID
	DYN2_TORQUE[4]= ID;
 8000818:	79fb      	ldrb	r3, [r7, #7]
 800081a:	733b      	strb	r3, [r7, #12]
	// LENGTH
	DYN2_TORQUE[5]= NbOfElements(DYN2_TORQUE)- 7; // tkt ca marche
 800081c:	2306      	movs	r3, #6
 800081e:	737b      	strb	r3, [r7, #13]
	DYN2_TORQUE[6]= 0x00;
 8000820:	2300      	movs	r3, #0
 8000822:	73bb      	strb	r3, [r7, #14]
	// INSTRUCTION
	DYN2_TORQUE[7]= WRITE;
 8000824:	4b1a      	ldr	r3, [pc, #104]	; (8000890 <dyn2_torque+0x9c>)
 8000826:	781b      	ldrb	r3, [r3, #0]
 8000828:	73fb      	strb	r3, [r7, #15]
	// PARAMETERS
	// ADDRRESS
	DYN2_TORQUE[8]= ADDRESS_TORQUE;
 800082a:	4b1a      	ldr	r3, [pc, #104]	; (8000894 <dyn2_torque+0xa0>)
 800082c:	781b      	ldrb	r3, [r3, #0]
 800082e:	743b      	strb	r3, [r7, #16]
	DYN2_TORQUE[9]= 0x00;
 8000830:	2300      	movs	r3, #0
 8000832:	747b      	strb	r3, [r7, #17]
	// VALUE
	switch(mode){
 8000834:	683b      	ldr	r3, [r7, #0]
 8000836:	2b00      	cmp	r3, #0
 8000838:	d003      	beq.n	8000842 <dyn2_torque+0x4e>
 800083a:	683b      	ldr	r3, [r7, #0]
 800083c:	2b01      	cmp	r3, #1
 800083e:	d004      	beq.n	800084a <dyn2_torque+0x56>
 8000840:	e007      	b.n	8000852 <dyn2_torque+0x5e>
	case 0:
		DYN2_TORQUE[10]=TORQUE_OFF;
 8000842:	4b15      	ldr	r3, [pc, #84]	; (8000898 <dyn2_torque+0xa4>)
 8000844:	781b      	ldrb	r3, [r3, #0]
 8000846:	74bb      	strb	r3, [r7, #18]
		break;
 8000848:	e006      	b.n	8000858 <dyn2_torque+0x64>
	case 1:
		DYN2_TORQUE[10]=TORQUE_ON;
 800084a:	4b14      	ldr	r3, [pc, #80]	; (800089c <dyn2_torque+0xa8>)
 800084c:	781b      	ldrb	r3, [r3, #0]
 800084e:	74bb      	strb	r3, [r7, #18]
		break;
 8000850:	e002      	b.n	8000858 <dyn2_torque+0x64>
	default :
		return ERROR_TORQUE_VALUE;
 8000852:	4b13      	ldr	r3, [pc, #76]	; (80008a0 <dyn2_torque+0xac>)
 8000854:	681b      	ldr	r3, [r3, #0]
 8000856:	e00f      	b.n	8000878 <dyn2_torque+0x84>
	}

	// SENDING
	uint16_t size = (uint16_t) NbOfElements(DYN2_TORQUE);
 8000858:	230d      	movs	r3, #13
 800085a:	83fb      	strh	r3, [r7, #30]
	uint8_t* DYN2_TORQUE_CRC = dyn2_append_crc(DYN2_TORQUE,size);
 800085c:	8bfa      	ldrh	r2, [r7, #30]
 800085e:	f107 0308 	add.w	r3, r7, #8
 8000862:	4611      	mov	r1, r2
 8000864:	4618      	mov	r0, r3
 8000866:	f7ff ff2d 	bl	80006c4 <dyn2_append_crc>
 800086a:	61b8      	str	r0, [r7, #24]

	dyn2_send(DYN2_TORQUE_CRC,size);
 800086c:	8bfb      	ldrh	r3, [r7, #30]
 800086e:	4619      	mov	r1, r3
 8000870:	69b8      	ldr	r0, [r7, #24]
 8000872:	f7ff ff4d 	bl	8000710 <dyn2_send>
	return 0;
 8000876:	2300      	movs	r3, #0

}
 8000878:	4618      	mov	r0, r3
 800087a:	3720      	adds	r7, #32
 800087c:	46bd      	mov	sp, r7
 800087e:	bd80      	pop	{r7, pc}
 8000880:	08005bf6 	.word	0x08005bf6
 8000884:	08005bf7 	.word	0x08005bf7
 8000888:	08005bf8 	.word	0x08005bf8
 800088c:	08005bf9 	.word	0x08005bf9
 8000890:	08005bf5 	.word	0x08005bf5
 8000894:	08005bfa 	.word	0x08005bfa
 8000898:	08005c06 	.word	0x08005c06
 800089c:	08005c04 	.word	0x08005c04
 80008a0:	08005c00 	.word	0x08005c00
 80008a4:	00000000 	.word	0x00000000

080008a8 <dyn2_position>:

void dyn2_position(uint8_t ID,float angleInDeg) {
 80008a8:	b580      	push	{r7, lr}
 80008aa:	b08a      	sub	sp, #40	; 0x28
 80008ac:	af00      	add	r7, sp, #0
 80008ae:	4603      	mov	r3, r0
 80008b0:	ed87 0a00 	vstr	s0, [r7]
 80008b4:	71fb      	strb	r3, [r7, #7]
	// Value range: 0 to 4095
	uint8_t DYN2_POSITION[16];
	// HEADER
	DYN2_POSITION[0] = HEADER_1;
 80008b6:	4b26      	ldr	r3, [pc, #152]	; (8000950 <dyn2_position+0xa8>)
 80008b8:	781b      	ldrb	r3, [r3, #0]
 80008ba:	733b      	strb	r3, [r7, #12]
	DYN2_POSITION[1] = HEADER_2;
 80008bc:	4b25      	ldr	r3, [pc, #148]	; (8000954 <dyn2_position+0xac>)
 80008be:	781b      	ldrb	r3, [r3, #0]
 80008c0:	737b      	strb	r3, [r7, #13]
	DYN2_POSITION[2] = HEADER_3;
 80008c2:	4b25      	ldr	r3, [pc, #148]	; (8000958 <dyn2_position+0xb0>)
 80008c4:	781b      	ldrb	r3, [r3, #0]
 80008c6:	73bb      	strb	r3, [r7, #14]
	DYN2_POSITION[3] = HEADER_4;
 80008c8:	4b24      	ldr	r3, [pc, #144]	; (800095c <dyn2_position+0xb4>)
 80008ca:	781b      	ldrb	r3, [r3, #0]
 80008cc:	73fb      	strb	r3, [r7, #15]
	// ID
	DYN2_POSITION[4]= ID;
 80008ce:	79fb      	ldrb	r3, [r7, #7]
 80008d0:	743b      	strb	r3, [r7, #16]
	// LENGTH
	DYN2_POSITION[5]= NbOfElements(DYN2_POSITION)- 7; // tkt ca marche
 80008d2:	2309      	movs	r3, #9
 80008d4:	747b      	strb	r3, [r7, #17]
	DYN2_POSITION[6]= 0x00;
 80008d6:	2300      	movs	r3, #0
 80008d8:	74bb      	strb	r3, [r7, #18]
	// INSTRUCTION
	DYN2_POSITION[7]= WRITE;
 80008da:	4b21      	ldr	r3, [pc, #132]	; (8000960 <dyn2_position+0xb8>)
 80008dc:	781b      	ldrb	r3, [r3, #0]
 80008de:	74fb      	strb	r3, [r7, #19]
	// PARAMETERS
	// ADDRRESS
	DYN2_POSITION[8]= ADDRESS_POSITION;
 80008e0:	4b20      	ldr	r3, [pc, #128]	; (8000964 <dyn2_position+0xbc>)
 80008e2:	781b      	ldrb	r3, [r3, #0]
 80008e4:	753b      	strb	r3, [r7, #20]
	DYN2_POSITION[9]= 0x00;
 80008e6:	2300      	movs	r3, #0
 80008e8:	757b      	strb	r3, [r7, #21]
	// VALUE
	if(angleInDeg>360){
 80008ea:	edd7 7a00 	vldr	s15, [r7]
 80008ee:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 8000968 <dyn2_position+0xc0>
 80008f2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80008f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80008fa:	dd01      	ble.n	8000900 <dyn2_position+0x58>
		angleInDeg = 360;
 80008fc:	4b1b      	ldr	r3, [pc, #108]	; (800096c <dyn2_position+0xc4>)
 80008fe:	603b      	str	r3, [r7, #0]
	}
	int Angle_Value =(int) (angleInDeg/0.088);
 8000900:	edd7 7a00 	vldr	s15, [r7]
 8000904:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8000908:	ed9f 5b0f 	vldr	d5, [pc, #60]	; 8000948 <dyn2_position+0xa0>
 800090c:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000910:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 8000914:	ee17 3a90 	vmov	r3, s15
 8000918:	627b      	str	r3, [r7, #36]	; 0x24

	DYN2_POSITION[10]=TORQUE_OFF;
 800091a:	4b15      	ldr	r3, [pc, #84]	; (8000970 <dyn2_position+0xc8>)
 800091c:	781b      	ldrb	r3, [r3, #0]
 800091e:	75bb      	strb	r3, [r7, #22]


	// SENDING
	uint16_t size = (uint16_t) NbOfElements(DYN2_POSITION);
 8000920:	2310      	movs	r3, #16
 8000922:	847b      	strh	r3, [r7, #34]	; 0x22
	uint8_t* DYN2_POSITION_CRC = dyn2_append_crc(DYN2_POSITION,size);
 8000924:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8000926:	f107 030c 	add.w	r3, r7, #12
 800092a:	4611      	mov	r1, r2
 800092c:	4618      	mov	r0, r3
 800092e:	f7ff fec9 	bl	80006c4 <dyn2_append_crc>
 8000932:	61f8      	str	r0, [r7, #28]

	dyn2_send(DYN2_POSITION_CRC,size);
 8000934:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8000936:	4619      	mov	r1, r3
 8000938:	69f8      	ldr	r0, [r7, #28]
 800093a:	f7ff fee9 	bl	8000710 <dyn2_send>

//	uint8_t Dynamixel_ChangePosition_XL430[] = {0xFF, 0xFF, 0xFD, 0x00,/*id*/ 0x01, /*length*/0x09, 0x00,/*type instruction, ici write*/0x03
//			/*débutparam, address 116:*/ ,0x74,0x00
//			/*value in the address :2048*/,0x00,0x08,0x00,0x00
//			/*CRC*/				,0xCA,0x89};
}
 800093e:	bf00      	nop
 8000940:	3728      	adds	r7, #40	; 0x28
 8000942:	46bd      	mov	sp, r7
 8000944:	bd80      	pop	{r7, pc}
 8000946:	bf00      	nop
 8000948:	020c49ba 	.word	0x020c49ba
 800094c:	3fb6872b 	.word	0x3fb6872b
 8000950:	08005bf6 	.word	0x08005bf6
 8000954:	08005bf7 	.word	0x08005bf7
 8000958:	08005bf8 	.word	0x08005bf8
 800095c:	08005bf9 	.word	0x08005bf9
 8000960:	08005bf5 	.word	0x08005bf5
 8000964:	08005bfc 	.word	0x08005bfc
 8000968:	43b40000 	.word	0x43b40000
 800096c:	43b40000 	.word	0x43b40000
 8000970:	08005c06 	.word	0x08005c06

08000974 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000974:	b480      	push	{r7}
 8000976:	b085      	sub	sp, #20
 8000978:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800097a:	4b19      	ldr	r3, [pc, #100]	; (80009e0 <MX_GPIO_Init+0x6c>)
 800097c:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000980:	4a17      	ldr	r2, [pc, #92]	; (80009e0 <MX_GPIO_Init+0x6c>)
 8000982:	f043 0304 	orr.w	r3, r3, #4
 8000986:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 800098a:	4b15      	ldr	r3, [pc, #84]	; (80009e0 <MX_GPIO_Init+0x6c>)
 800098c:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000990:	f003 0304 	and.w	r3, r3, #4
 8000994:	60fb      	str	r3, [r7, #12]
 8000996:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000998:	4b11      	ldr	r3, [pc, #68]	; (80009e0 <MX_GPIO_Init+0x6c>)
 800099a:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 800099e:	4a10      	ldr	r2, [pc, #64]	; (80009e0 <MX_GPIO_Init+0x6c>)
 80009a0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80009a4:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 80009a8:	4b0d      	ldr	r3, [pc, #52]	; (80009e0 <MX_GPIO_Init+0x6c>)
 80009aa:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 80009ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80009b2:	60bb      	str	r3, [r7, #8]
 80009b4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80009b6:	4b0a      	ldr	r3, [pc, #40]	; (80009e0 <MX_GPIO_Init+0x6c>)
 80009b8:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 80009bc:	4a08      	ldr	r2, [pc, #32]	; (80009e0 <MX_GPIO_Init+0x6c>)
 80009be:	f043 0308 	orr.w	r3, r3, #8
 80009c2:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 80009c6:	4b06      	ldr	r3, [pc, #24]	; (80009e0 <MX_GPIO_Init+0x6c>)
 80009c8:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 80009cc:	f003 0308 	and.w	r3, r3, #8
 80009d0:	607b      	str	r3, [r7, #4]
 80009d2:	687b      	ldr	r3, [r7, #4]

}
 80009d4:	bf00      	nop
 80009d6:	3714      	adds	r7, #20
 80009d8:	46bd      	mov	sp, r7
 80009da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009de:	4770      	bx	lr
 80009e0:	58024400 	.word	0x58024400

080009e4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80009e4:	b590      	push	{r4, r7, lr}
 80009e6:	b08d      	sub	sp, #52	; 0x34
 80009e8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80009ea:	f000 fb2d 	bl	8001048 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80009ee:	f000 f865 	bl	8000abc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80009f2:	f7ff ffbf 	bl	8000974 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 80009f6:	f000 f9e3 	bl	8000dc0 <MX_USART3_UART_Init>
  MX_UART4_Init();
 80009fa:	f000 f995 	bl	8000d28 <MX_UART4_Init>
  /* USER CODE BEGIN 2 */
  uint8_t Dynamixel_LED_XL430_ON[] = {0xFF, 0xFF, 0xFD, 0x00,/*id*/ 0x01, /*length*/0x06, 0x00,/*type instruction, ici write*/0x03
 80009fe:	4b28      	ldr	r3, [pc, #160]	; (8000aa0 <main+0xbc>)
 8000a00:	f107 0414 	add.w	r4, r7, #20
 8000a04:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000a06:	c407      	stmia	r4!, {r0, r1, r2}
 8000a08:	7023      	strb	r3, [r4, #0]
  			/*débutparam, address 65:*/ ,0x41,0x00
  			/*value in the address*/,0x01
  			/*on calcule le CRC après */,0x00,0x00};
  uint8_t Dynamixel_LED_XL430_OFF[] = {0xFF, 0xFF, 0xFD, 0x00,/*id*/ 0x01, /*length*/0x06, 0x00,/*type instruction, ici write*/0x03
 8000a0a:	4b26      	ldr	r3, [pc, #152]	; (8000aa4 <main+0xc0>)
 8000a0c:	1d3c      	adds	r4, r7, #4
 8000a0e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000a10:	c407      	stmia	r4!, {r0, r1, r2}
 8000a12:	7023      	strb	r3, [r4, #0]
  			/*débutparam, address 65:*/ ,0x41,0x00
  			/*value in the address*/,0x00
  			/*on calcule le CRC après */,0x00,0x00};
  uint16_t size = sizeof(Dynamixel_LED_XL430_ON)/sizeof(Dynamixel_LED_XL430_ON[0]);
 8000a14:	230d      	movs	r3, #13
 8000a16:	85fb      	strh	r3, [r7, #46]	; 0x2e

  uint8_t* Dynamixel_LED_ON_CRC = dyn2_append_crc(Dynamixel_LED_XL430_ON,size);
 8000a18:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8000a1a:	f107 0314 	add.w	r3, r7, #20
 8000a1e:	4611      	mov	r1, r2
 8000a20:	4618      	mov	r0, r3
 8000a22:	f7ff fe4f 	bl	80006c4 <dyn2_append_crc>
 8000a26:	62b8      	str	r0, [r7, #40]	; 0x28
  uint8_t* Dynamixel_LED_OFF_CRC = dyn2_append_crc(Dynamixel_LED_XL430_OFF,size);
 8000a28:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8000a2a:	1d3b      	adds	r3, r7, #4
 8000a2c:	4611      	mov	r1, r2
 8000a2e:	4618      	mov	r0, r3
 8000a30:	f7ff fe48 	bl	80006c4 <dyn2_append_crc>
 8000a34:	6278      	str	r0, [r7, #36]	; 0x24
  uint8_t ID = 0x01;
 8000a36:	2301      	movs	r3, #1
 8000a38:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1){

	  dyn2_led(ID,LED_ON);
 8000a3c:	4b1a      	ldr	r3, [pc, #104]	; (8000aa8 <main+0xc4>)
 8000a3e:	781b      	ldrb	r3, [r3, #0]
 8000a40:	461a      	mov	r2, r3
 8000a42:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8000a46:	4611      	mov	r1, r2
 8000a48:	4618      	mov	r0, r3
 8000a4a:	f7ff fe81 	bl	8000750 <dyn2_led>
	  dyn2_torque(ID,TORQUE_ON);
 8000a4e:	4b17      	ldr	r3, [pc, #92]	; (8000aac <main+0xc8>)
 8000a50:	781b      	ldrb	r3, [r3, #0]
 8000a52:	461a      	mov	r2, r3
 8000a54:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8000a58:	4611      	mov	r1, r2
 8000a5a:	4618      	mov	r0, r3
 8000a5c:	f7ff feca 	bl	80007f4 <dyn2_torque>
	  dyn2_position(ID,180);
 8000a60:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8000a64:	ed9f 0a12 	vldr	s0, [pc, #72]	; 8000ab0 <main+0xcc>
 8000a68:	4618      	mov	r0, r3
 8000a6a:	f7ff ff1d 	bl	80008a8 <dyn2_position>
	  HAL_Delay(1000);
 8000a6e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000a72:	f000 fb7b 	bl	800116c <HAL_Delay>
	  dyn2_led(ID,LED_OFF);
 8000a76:	4b0f      	ldr	r3, [pc, #60]	; (8000ab4 <main+0xd0>)
 8000a78:	781b      	ldrb	r3, [r3, #0]
 8000a7a:	461a      	mov	r2, r3
 8000a7c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8000a80:	4611      	mov	r1, r2
 8000a82:	4618      	mov	r0, r3
 8000a84:	f7ff fe64 	bl	8000750 <dyn2_led>
	  dyn2_position(ID,0);
 8000a88:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8000a8c:	ed9f 0a0a 	vldr	s0, [pc, #40]	; 8000ab8 <main+0xd4>
 8000a90:	4618      	mov	r0, r3
 8000a92:	f7ff ff09 	bl	80008a8 <dyn2_position>

	  HAL_Delay(1000);
 8000a96:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000a9a:	f000 fb67 	bl	800116c <HAL_Delay>
	  dyn2_led(ID,LED_ON);
 8000a9e:	e7cd      	b.n	8000a3c <main+0x58>
 8000aa0:	08005bd8 	.word	0x08005bd8
 8000aa4:	08005be8 	.word	0x08005be8
 8000aa8:	08005c05 	.word	0x08005c05
 8000aac:	08005c04 	.word	0x08005c04
 8000ab0:	43340000 	.word	0x43340000
 8000ab4:	08005c07 	.word	0x08005c07
 8000ab8:	00000000 	.word	0x00000000

08000abc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000abc:	b580      	push	{r7, lr}
 8000abe:	b09c      	sub	sp, #112	; 0x70
 8000ac0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ac2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ac6:	224c      	movs	r2, #76	; 0x4c
 8000ac8:	2100      	movs	r1, #0
 8000aca:	4618      	mov	r0, r3
 8000acc:	f004 ff2c 	bl	8005928 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ad0:	1d3b      	adds	r3, r7, #4
 8000ad2:	2220      	movs	r2, #32
 8000ad4:	2100      	movs	r1, #0
 8000ad6:	4618      	mov	r0, r3
 8000ad8:	f004 ff26 	bl	8005928 <memset>

  /*AXI clock gating */
  RCC->CKGAENR = 0xFFFFFFFF;
 8000adc:	4b2f      	ldr	r3, [pc, #188]	; (8000b9c <SystemClock_Config+0xe0>)
 8000ade:	f04f 32ff 	mov.w	r2, #4294967295
 8000ae2:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 8000ae6:	2004      	movs	r0, #4
 8000ae8:	f000 fdf8 	bl	80016dc <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8000aec:	2300      	movs	r3, #0
 8000aee:	603b      	str	r3, [r7, #0]
 8000af0:	4b2b      	ldr	r3, [pc, #172]	; (8000ba0 <SystemClock_Config+0xe4>)
 8000af2:	699b      	ldr	r3, [r3, #24]
 8000af4:	4a2a      	ldr	r2, [pc, #168]	; (8000ba0 <SystemClock_Config+0xe4>)
 8000af6:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000afa:	6193      	str	r3, [r2, #24]
 8000afc:	4b28      	ldr	r3, [pc, #160]	; (8000ba0 <SystemClock_Config+0xe4>)
 8000afe:	699b      	ldr	r3, [r3, #24]
 8000b00:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000b04:	603b      	str	r3, [r7, #0]
 8000b06:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000b08:	bf00      	nop
 8000b0a:	4b25      	ldr	r3, [pc, #148]	; (8000ba0 <SystemClock_Config+0xe4>)
 8000b0c:	699b      	ldr	r3, [r3, #24]
 8000b0e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000b12:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000b16:	d1f8      	bne.n	8000b0a <SystemClock_Config+0x4e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000b18:	2301      	movs	r3, #1
 8000b1a:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000b1c:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8000b20:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b22:	2302      	movs	r3, #2
 8000b24:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000b26:	2302      	movs	r3, #2
 8000b28:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000b2a:	2301      	movs	r3, #1
 8000b2c:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 24;
 8000b2e:	2318      	movs	r3, #24
 8000b30:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000b32:	2302      	movs	r3, #2
 8000b34:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000b36:	2304      	movs	r3, #4
 8000b38:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000b3a:	2302      	movs	r3, #2
 8000b3c:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000b3e:	230c      	movs	r3, #12
 8000b40:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000b42:	2300      	movs	r3, #0
 8000b44:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000b46:	2300      	movs	r3, #0
 8000b48:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b4a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b4e:	4618      	mov	r0, r3
 8000b50:	f000 fe1e 	bl	8001790 <HAL_RCC_OscConfig>
 8000b54:	4603      	mov	r3, r0
 8000b56:	2b00      	cmp	r3, #0
 8000b58:	d001      	beq.n	8000b5e <SystemClock_Config+0xa2>
  {
    Error_Handler();
 8000b5a:	f000 f823 	bl	8000ba4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b5e:	233f      	movs	r3, #63	; 0x3f
 8000b60:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000b62:	2303      	movs	r3, #3
 8000b64:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000b66:	2300      	movs	r3, #0
 8000b68:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000b6a:	2300      	movs	r3, #0
 8000b6c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 8000b6e:	2300      	movs	r3, #0
 8000b70:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 8000b72:	2300      	movs	r3, #0
 8000b74:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 8000b76:	2300      	movs	r3, #0
 8000b78:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 8000b7a:	2300      	movs	r3, #0
 8000b7c:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000b7e:	1d3b      	adds	r3, r7, #4
 8000b80:	2102      	movs	r1, #2
 8000b82:	4618      	mov	r0, r3
 8000b84:	f001 fa36 	bl	8001ff4 <HAL_RCC_ClockConfig>
 8000b88:	4603      	mov	r3, r0
 8000b8a:	2b00      	cmp	r3, #0
 8000b8c:	d001      	beq.n	8000b92 <SystemClock_Config+0xd6>
  {
    Error_Handler();
 8000b8e:	f000 f809 	bl	8000ba4 <Error_Handler>
  }
}
 8000b92:	bf00      	nop
 8000b94:	3770      	adds	r7, #112	; 0x70
 8000b96:	46bd      	mov	sp, r7
 8000b98:	bd80      	pop	{r7, pc}
 8000b9a:	bf00      	nop
 8000b9c:	58024400 	.word	0x58024400
 8000ba0:	58024800 	.word	0x58024800

08000ba4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ba4:	b480      	push	{r7}
 8000ba6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ba8:	b672      	cpsid	i
}
 8000baa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000bac:	e7fe      	b.n	8000bac <Error_Handler+0x8>
	...

08000bb0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000bb0:	b480      	push	{r7}
 8000bb2:	b083      	sub	sp, #12
 8000bb4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000bb6:	4b0a      	ldr	r3, [pc, #40]	; (8000be0 <HAL_MspInit+0x30>)
 8000bb8:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 8000bbc:	4a08      	ldr	r2, [pc, #32]	; (8000be0 <HAL_MspInit+0x30>)
 8000bbe:	f043 0302 	orr.w	r3, r3, #2
 8000bc2:	f8c2 3154 	str.w	r3, [r2, #340]	; 0x154
 8000bc6:	4b06      	ldr	r3, [pc, #24]	; (8000be0 <HAL_MspInit+0x30>)
 8000bc8:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 8000bcc:	f003 0302 	and.w	r3, r3, #2
 8000bd0:	607b      	str	r3, [r7, #4]
 8000bd2:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000bd4:	bf00      	nop
 8000bd6:	370c      	adds	r7, #12
 8000bd8:	46bd      	mov	sp, r7
 8000bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bde:	4770      	bx	lr
 8000be0:	58024400 	.word	0x58024400

08000be4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000be4:	b480      	push	{r7}
 8000be6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000be8:	e7fe      	b.n	8000be8 <NMI_Handler+0x4>

08000bea <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000bea:	b480      	push	{r7}
 8000bec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000bee:	e7fe      	b.n	8000bee <HardFault_Handler+0x4>

08000bf0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000bf0:	b480      	push	{r7}
 8000bf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000bf4:	e7fe      	b.n	8000bf4 <MemManage_Handler+0x4>

08000bf6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000bf6:	b480      	push	{r7}
 8000bf8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000bfa:	e7fe      	b.n	8000bfa <BusFault_Handler+0x4>

08000bfc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000bfc:	b480      	push	{r7}
 8000bfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c00:	e7fe      	b.n	8000c00 <UsageFault_Handler+0x4>

08000c02 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c02:	b480      	push	{r7}
 8000c04:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000c06:	bf00      	nop
 8000c08:	46bd      	mov	sp, r7
 8000c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c0e:	4770      	bx	lr

08000c10 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c10:	b480      	push	{r7}
 8000c12:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c14:	bf00      	nop
 8000c16:	46bd      	mov	sp, r7
 8000c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c1c:	4770      	bx	lr

08000c1e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c1e:	b480      	push	{r7}
 8000c20:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c22:	bf00      	nop
 8000c24:	46bd      	mov	sp, r7
 8000c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c2a:	4770      	bx	lr

08000c2c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c2c:	b580      	push	{r7, lr}
 8000c2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c30:	f000 fa7c 	bl	800112c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c34:	bf00      	nop
 8000c36:	bd80      	pop	{r7, pc}

08000c38 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000c38:	b480      	push	{r7}
 8000c3a:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000c3c:	4b32      	ldr	r3, [pc, #200]	; (8000d08 <SystemInit+0xd0>)
 8000c3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000c42:	4a31      	ldr	r2, [pc, #196]	; (8000d08 <SystemInit+0xd0>)
 8000c44:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000c48:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000c4c:	4b2f      	ldr	r3, [pc, #188]	; (8000d0c <SystemInit+0xd4>)
 8000c4e:	681b      	ldr	r3, [r3, #0]
 8000c50:	f003 030f 	and.w	r3, r3, #15
 8000c54:	2b02      	cmp	r3, #2
 8000c56:	d807      	bhi.n	8000c68 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000c58:	4b2c      	ldr	r3, [pc, #176]	; (8000d0c <SystemInit+0xd4>)
 8000c5a:	681b      	ldr	r3, [r3, #0]
 8000c5c:	f023 030f 	bic.w	r3, r3, #15
 8000c60:	4a2a      	ldr	r2, [pc, #168]	; (8000d0c <SystemInit+0xd4>)
 8000c62:	f043 0303 	orr.w	r3, r3, #3
 8000c66:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000c68:	4b29      	ldr	r3, [pc, #164]	; (8000d10 <SystemInit+0xd8>)
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	4a28      	ldr	r2, [pc, #160]	; (8000d10 <SystemInit+0xd8>)
 8000c6e:	f043 0301 	orr.w	r3, r3, #1
 8000c72:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000c74:	4b26      	ldr	r3, [pc, #152]	; (8000d10 <SystemInit+0xd8>)
 8000c76:	2200      	movs	r2, #0
 8000c78:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000c7a:	4b25      	ldr	r3, [pc, #148]	; (8000d10 <SystemInit+0xd8>)
 8000c7c:	681a      	ldr	r2, [r3, #0]
 8000c7e:	4924      	ldr	r1, [pc, #144]	; (8000d10 <SystemInit+0xd8>)
 8000c80:	4b24      	ldr	r3, [pc, #144]	; (8000d14 <SystemInit+0xdc>)
 8000c82:	4013      	ands	r3, r2
 8000c84:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000c86:	4b21      	ldr	r3, [pc, #132]	; (8000d0c <SystemInit+0xd4>)
 8000c88:	681b      	ldr	r3, [r3, #0]
 8000c8a:	f003 030c 	and.w	r3, r3, #12
 8000c8e:	2b00      	cmp	r3, #0
 8000c90:	d007      	beq.n	8000ca2 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000c92:	4b1e      	ldr	r3, [pc, #120]	; (8000d0c <SystemInit+0xd4>)
 8000c94:	681b      	ldr	r3, [r3, #0]
 8000c96:	f023 030f 	bic.w	r3, r3, #15
 8000c9a:	4a1c      	ldr	r2, [pc, #112]	; (8000d0c <SystemInit+0xd4>)
 8000c9c:	f043 0303 	orr.w	r3, r3, #3
 8000ca0:	6013      	str	r3, [r2, #0]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
#else
  /* Reset CDCFGR1 register */
  RCC->CDCFGR1 = 0x00000000;
 8000ca2:	4b1b      	ldr	r3, [pc, #108]	; (8000d10 <SystemInit+0xd8>)
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	619a      	str	r2, [r3, #24]

  /* Reset CDCFGR2 register */
  RCC->CDCFGR2 = 0x00000000;
 8000ca8:	4b19      	ldr	r3, [pc, #100]	; (8000d10 <SystemInit+0xd8>)
 8000caa:	2200      	movs	r2, #0
 8000cac:	61da      	str	r2, [r3, #28]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
 8000cae:	4b18      	ldr	r3, [pc, #96]	; (8000d10 <SystemInit+0xd8>)
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	621a      	str	r2, [r3, #32]
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000cb4:	4b16      	ldr	r3, [pc, #88]	; (8000d10 <SystemInit+0xd8>)
 8000cb6:	4a18      	ldr	r2, [pc, #96]	; (8000d18 <SystemInit+0xe0>)
 8000cb8:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000cba:	4b15      	ldr	r3, [pc, #84]	; (8000d10 <SystemInit+0xd8>)
 8000cbc:	4a17      	ldr	r2, [pc, #92]	; (8000d1c <SystemInit+0xe4>)
 8000cbe:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000cc0:	4b13      	ldr	r3, [pc, #76]	; (8000d10 <SystemInit+0xd8>)
 8000cc2:	4a17      	ldr	r2, [pc, #92]	; (8000d20 <SystemInit+0xe8>)
 8000cc4:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000cc6:	4b12      	ldr	r3, [pc, #72]	; (8000d10 <SystemInit+0xd8>)
 8000cc8:	2200      	movs	r2, #0
 8000cca:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000ccc:	4b10      	ldr	r3, [pc, #64]	; (8000d10 <SystemInit+0xd8>)
 8000cce:	4a14      	ldr	r2, [pc, #80]	; (8000d20 <SystemInit+0xe8>)
 8000cd0:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000cd2:	4b0f      	ldr	r3, [pc, #60]	; (8000d10 <SystemInit+0xd8>)
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000cd8:	4b0d      	ldr	r3, [pc, #52]	; (8000d10 <SystemInit+0xd8>)
 8000cda:	4a11      	ldr	r2, [pc, #68]	; (8000d20 <SystemInit+0xe8>)
 8000cdc:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000cde:	4b0c      	ldr	r3, [pc, #48]	; (8000d10 <SystemInit+0xd8>)
 8000ce0:	2200      	movs	r2, #0
 8000ce2:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000ce4:	4b0a      	ldr	r3, [pc, #40]	; (8000d10 <SystemInit+0xd8>)
 8000ce6:	681b      	ldr	r3, [r3, #0]
 8000ce8:	4a09      	ldr	r2, [pc, #36]	; (8000d10 <SystemInit+0xd8>)
 8000cea:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000cee:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000cf0:	4b07      	ldr	r3, [pc, #28]	; (8000d10 <SystemInit+0xd8>)
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	661a      	str	r2, [r3, #96]	; 0x60
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8000cf6:	4b0b      	ldr	r3, [pc, #44]	; (8000d24 <SystemInit+0xec>)
 8000cf8:	f243 02d2 	movw	r2, #12498	; 0x30d2
 8000cfc:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8000cfe:	bf00      	nop
 8000d00:	46bd      	mov	sp, r7
 8000d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d06:	4770      	bx	lr
 8000d08:	e000ed00 	.word	0xe000ed00
 8000d0c:	52002000 	.word	0x52002000
 8000d10:	58024400 	.word	0x58024400
 8000d14:	eaf6ed7f 	.word	0xeaf6ed7f
 8000d18:	02020200 	.word	0x02020200
 8000d1c:	01ff0000 	.word	0x01ff0000
 8000d20:	01010280 	.word	0x01010280
 8000d24:	52004000 	.word	0x52004000

08000d28 <MX_UART4_Init>:
UART_HandleTypeDef huart4;
UART_HandleTypeDef huart3;

/* UART4 init function */
void MX_UART4_Init(void)
{
 8000d28:	b580      	push	{r7, lr}
 8000d2a:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8000d2c:	4b22      	ldr	r3, [pc, #136]	; (8000db8 <MX_UART4_Init+0x90>)
 8000d2e:	4a23      	ldr	r2, [pc, #140]	; (8000dbc <MX_UART4_Init+0x94>)
 8000d30:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 57600;
 8000d32:	4b21      	ldr	r3, [pc, #132]	; (8000db8 <MX_UART4_Init+0x90>)
 8000d34:	f44f 4261 	mov.w	r2, #57600	; 0xe100
 8000d38:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8000d3a:	4b1f      	ldr	r3, [pc, #124]	; (8000db8 <MX_UART4_Init+0x90>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8000d40:	4b1d      	ldr	r3, [pc, #116]	; (8000db8 <MX_UART4_Init+0x90>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8000d46:	4b1c      	ldr	r3, [pc, #112]	; (8000db8 <MX_UART4_Init+0x90>)
 8000d48:	2200      	movs	r2, #0
 8000d4a:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX;
 8000d4c:	4b1a      	ldr	r3, [pc, #104]	; (8000db8 <MX_UART4_Init+0x90>)
 8000d4e:	2208      	movs	r2, #8
 8000d50:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000d52:	4b19      	ldr	r3, [pc, #100]	; (8000db8 <MX_UART4_Init+0x90>)
 8000d54:	2200      	movs	r2, #0
 8000d56:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8000d58:	4b17      	ldr	r3, [pc, #92]	; (8000db8 <MX_UART4_Init+0x90>)
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000d5e:	4b16      	ldr	r3, [pc, #88]	; (8000db8 <MX_UART4_Init+0x90>)
 8000d60:	2200      	movs	r2, #0
 8000d62:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000d64:	4b14      	ldr	r3, [pc, #80]	; (8000db8 <MX_UART4_Init+0x90>)
 8000d66:	2200      	movs	r2, #0
 8000d68:	625a      	str	r2, [r3, #36]	; 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000d6a:	4b13      	ldr	r3, [pc, #76]	; (8000db8 <MX_UART4_Init+0x90>)
 8000d6c:	2200      	movs	r2, #0
 8000d6e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_HalfDuplex_Init(&huart4) != HAL_OK)
 8000d70:	4811      	ldr	r0, [pc, #68]	; (8000db8 <MX_UART4_Init+0x90>)
 8000d72:	f003 faab 	bl	80042cc <HAL_HalfDuplex_Init>
 8000d76:	4603      	mov	r3, r0
 8000d78:	2b00      	cmp	r3, #0
 8000d7a:	d001      	beq.n	8000d80 <MX_UART4_Init+0x58>
  {
    Error_Handler();
 8000d7c:	f7ff ff12 	bl	8000ba4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000d80:	2100      	movs	r1, #0
 8000d82:	480d      	ldr	r0, [pc, #52]	; (8000db8 <MX_UART4_Init+0x90>)
 8000d84:	f004 fd05 	bl	8005792 <HAL_UARTEx_SetTxFifoThreshold>
 8000d88:	4603      	mov	r3, r0
 8000d8a:	2b00      	cmp	r3, #0
 8000d8c:	d001      	beq.n	8000d92 <MX_UART4_Init+0x6a>
  {
    Error_Handler();
 8000d8e:	f7ff ff09 	bl	8000ba4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000d92:	2100      	movs	r1, #0
 8000d94:	4808      	ldr	r0, [pc, #32]	; (8000db8 <MX_UART4_Init+0x90>)
 8000d96:	f004 fd3a 	bl	800580e <HAL_UARTEx_SetRxFifoThreshold>
 8000d9a:	4603      	mov	r3, r0
 8000d9c:	2b00      	cmp	r3, #0
 8000d9e:	d001      	beq.n	8000da4 <MX_UART4_Init+0x7c>
  {
    Error_Handler();
 8000da0:	f7ff ff00 	bl	8000ba4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 8000da4:	4804      	ldr	r0, [pc, #16]	; (8000db8 <MX_UART4_Init+0x90>)
 8000da6:	f004 fcbb 	bl	8005720 <HAL_UARTEx_DisableFifoMode>
 8000daa:	4603      	mov	r3, r0
 8000dac:	2b00      	cmp	r3, #0
 8000dae:	d001      	beq.n	8000db4 <MX_UART4_Init+0x8c>
  {
    Error_Handler();
 8000db0:	f7ff fef8 	bl	8000ba4 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8000db4:	bf00      	nop
 8000db6:	bd80      	pop	{r7, pc}
 8000db8:	2400002c 	.word	0x2400002c
 8000dbc:	40004c00 	.word	0x40004c00

08000dc0 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000dc4:	4b22      	ldr	r3, [pc, #136]	; (8000e50 <MX_USART3_UART_Init+0x90>)
 8000dc6:	4a23      	ldr	r2, [pc, #140]	; (8000e54 <MX_USART3_UART_Init+0x94>)
 8000dc8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000dca:	4b21      	ldr	r3, [pc, #132]	; (8000e50 <MX_USART3_UART_Init+0x90>)
 8000dcc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000dd0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000dd2:	4b1f      	ldr	r3, [pc, #124]	; (8000e50 <MX_USART3_UART_Init+0x90>)
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000dd8:	4b1d      	ldr	r3, [pc, #116]	; (8000e50 <MX_USART3_UART_Init+0x90>)
 8000dda:	2200      	movs	r2, #0
 8000ddc:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000dde:	4b1c      	ldr	r3, [pc, #112]	; (8000e50 <MX_USART3_UART_Init+0x90>)
 8000de0:	2200      	movs	r2, #0
 8000de2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000de4:	4b1a      	ldr	r3, [pc, #104]	; (8000e50 <MX_USART3_UART_Init+0x90>)
 8000de6:	220c      	movs	r2, #12
 8000de8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000dea:	4b19      	ldr	r3, [pc, #100]	; (8000e50 <MX_USART3_UART_Init+0x90>)
 8000dec:	2200      	movs	r2, #0
 8000dee:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000df0:	4b17      	ldr	r3, [pc, #92]	; (8000e50 <MX_USART3_UART_Init+0x90>)
 8000df2:	2200      	movs	r2, #0
 8000df4:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000df6:	4b16      	ldr	r3, [pc, #88]	; (8000e50 <MX_USART3_UART_Init+0x90>)
 8000df8:	2200      	movs	r2, #0
 8000dfa:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000dfc:	4b14      	ldr	r3, [pc, #80]	; (8000e50 <MX_USART3_UART_Init+0x90>)
 8000dfe:	2200      	movs	r2, #0
 8000e00:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000e02:	4b13      	ldr	r3, [pc, #76]	; (8000e50 <MX_USART3_UART_Init+0x90>)
 8000e04:	2200      	movs	r2, #0
 8000e06:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_HalfDuplex_Init(&huart3) != HAL_OK)
 8000e08:	4811      	ldr	r0, [pc, #68]	; (8000e50 <MX_USART3_UART_Init+0x90>)
 8000e0a:	f003 fa5f 	bl	80042cc <HAL_HalfDuplex_Init>
 8000e0e:	4603      	mov	r3, r0
 8000e10:	2b00      	cmp	r3, #0
 8000e12:	d001      	beq.n	8000e18 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8000e14:	f7ff fec6 	bl	8000ba4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000e18:	2100      	movs	r1, #0
 8000e1a:	480d      	ldr	r0, [pc, #52]	; (8000e50 <MX_USART3_UART_Init+0x90>)
 8000e1c:	f004 fcb9 	bl	8005792 <HAL_UARTEx_SetTxFifoThreshold>
 8000e20:	4603      	mov	r3, r0
 8000e22:	2b00      	cmp	r3, #0
 8000e24:	d001      	beq.n	8000e2a <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8000e26:	f7ff febd 	bl	8000ba4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000e2a:	2100      	movs	r1, #0
 8000e2c:	4808      	ldr	r0, [pc, #32]	; (8000e50 <MX_USART3_UART_Init+0x90>)
 8000e2e:	f004 fcee 	bl	800580e <HAL_UARTEx_SetRxFifoThreshold>
 8000e32:	4603      	mov	r3, r0
 8000e34:	2b00      	cmp	r3, #0
 8000e36:	d001      	beq.n	8000e3c <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8000e38:	f7ff feb4 	bl	8000ba4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8000e3c:	4804      	ldr	r0, [pc, #16]	; (8000e50 <MX_USART3_UART_Init+0x90>)
 8000e3e:	f004 fc6f 	bl	8005720 <HAL_UARTEx_DisableFifoMode>
 8000e42:	4603      	mov	r3, r0
 8000e44:	2b00      	cmp	r3, #0
 8000e46:	d001      	beq.n	8000e4c <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8000e48:	f7ff feac 	bl	8000ba4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000e4c:	bf00      	nop
 8000e4e:	bd80      	pop	{r7, pc}
 8000e50:	240000c0 	.word	0x240000c0
 8000e54:	40004800 	.word	0x40004800

08000e58 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000e58:	b580      	push	{r7, lr}
 8000e5a:	b0bc      	sub	sp, #240	; 0xf0
 8000e5c:	af00      	add	r7, sp, #0
 8000e5e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e60:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8000e64:	2200      	movs	r2, #0
 8000e66:	601a      	str	r2, [r3, #0]
 8000e68:	605a      	str	r2, [r3, #4]
 8000e6a:	609a      	str	r2, [r3, #8]
 8000e6c:	60da      	str	r2, [r3, #12]
 8000e6e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000e70:	f107 0318 	add.w	r3, r7, #24
 8000e74:	22c0      	movs	r2, #192	; 0xc0
 8000e76:	2100      	movs	r1, #0
 8000e78:	4618      	mov	r0, r3
 8000e7a:	f004 fd55 	bl	8005928 <memset>
  if(uartHandle->Instance==UART4)
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	681b      	ldr	r3, [r3, #0]
 8000e82:	4a58      	ldr	r2, [pc, #352]	; (8000fe4 <HAL_UART_MspInit+0x18c>)
 8000e84:	4293      	cmp	r3, r2
 8000e86:	d146      	bne.n	8000f16 <HAL_UART_MspInit+0xbe>

  /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8000e88:	f04f 0202 	mov.w	r2, #2
 8000e8c:	f04f 0300 	mov.w	r3, #0
 8000e90:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8000e94:	2300      	movs	r3, #0
 8000e96:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000e9a:	f107 0318 	add.w	r3, r7, #24
 8000e9e:	4618      	mov	r0, r3
 8000ea0:	f001 fc34 	bl	800270c <HAL_RCCEx_PeriphCLKConfig>
 8000ea4:	4603      	mov	r3, r0
 8000ea6:	2b00      	cmp	r3, #0
 8000ea8:	d001      	beq.n	8000eae <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8000eaa:	f7ff fe7b 	bl	8000ba4 <Error_Handler>
    }

    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8000eae:	4b4e      	ldr	r3, [pc, #312]	; (8000fe8 <HAL_UART_MspInit+0x190>)
 8000eb0:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 8000eb4:	4a4c      	ldr	r2, [pc, #304]	; (8000fe8 <HAL_UART_MspInit+0x190>)
 8000eb6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000eba:	f8c2 3148 	str.w	r3, [r2, #328]	; 0x148
 8000ebe:	4b4a      	ldr	r3, [pc, #296]	; (8000fe8 <HAL_UART_MspInit+0x190>)
 8000ec0:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 8000ec4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8000ec8:	617b      	str	r3, [r7, #20]
 8000eca:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000ecc:	4b46      	ldr	r3, [pc, #280]	; (8000fe8 <HAL_UART_MspInit+0x190>)
 8000ece:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000ed2:	4a45      	ldr	r2, [pc, #276]	; (8000fe8 <HAL_UART_MspInit+0x190>)
 8000ed4:	f043 0308 	orr.w	r3, r3, #8
 8000ed8:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8000edc:	4b42      	ldr	r3, [pc, #264]	; (8000fe8 <HAL_UART_MspInit+0x190>)
 8000ede:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000ee2:	f003 0308 	and.w	r3, r3, #8
 8000ee6:	613b      	str	r3, [r7, #16]
 8000ee8:	693b      	ldr	r3, [r7, #16]
    /**UART4 GPIO Configuration
    PD1     ------> UART4_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000eea:	2302      	movs	r3, #2
 8000eec:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ef0:	2302      	movs	r3, #2
 8000ef2:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000ef6:	2301      	movs	r3, #1
 8000ef8:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000efc:	2303      	movs	r3, #3
 8000efe:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8000f02:	2308      	movs	r3, #8
 8000f04:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000f08:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8000f0c:	4619      	mov	r1, r3
 8000f0e:	4837      	ldr	r0, [pc, #220]	; (8000fec <HAL_UART_MspInit+0x194>)
 8000f10:	f000 fa34 	bl	800137c <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8000f14:	e061      	b.n	8000fda <HAL_UART_MspInit+0x182>
  else if(uartHandle->Instance==USART3)
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	681b      	ldr	r3, [r3, #0]
 8000f1a:	4a35      	ldr	r2, [pc, #212]	; (8000ff0 <HAL_UART_MspInit+0x198>)
 8000f1c:	4293      	cmp	r3, r2
 8000f1e:	d15c      	bne.n	8000fda <HAL_UART_MspInit+0x182>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8000f20:	f04f 0202 	mov.w	r2, #2
 8000f24:	f04f 0300 	mov.w	r3, #0
 8000f28:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8000f2c:	2300      	movs	r3, #0
 8000f2e:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000f32:	f107 0318 	add.w	r3, r7, #24
 8000f36:	4618      	mov	r0, r3
 8000f38:	f001 fbe8 	bl	800270c <HAL_RCCEx_PeriphCLKConfig>
 8000f3c:	4603      	mov	r3, r0
 8000f3e:	2b00      	cmp	r3, #0
 8000f40:	d001      	beq.n	8000f46 <HAL_UART_MspInit+0xee>
      Error_Handler();
 8000f42:	f7ff fe2f 	bl	8000ba4 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8000f46:	4b28      	ldr	r3, [pc, #160]	; (8000fe8 <HAL_UART_MspInit+0x190>)
 8000f48:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 8000f4c:	4a26      	ldr	r2, [pc, #152]	; (8000fe8 <HAL_UART_MspInit+0x190>)
 8000f4e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000f52:	f8c2 3148 	str.w	r3, [r2, #328]	; 0x148
 8000f56:	4b24      	ldr	r3, [pc, #144]	; (8000fe8 <HAL_UART_MspInit+0x190>)
 8000f58:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 8000f5c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000f60:	60fb      	str	r3, [r7, #12]
 8000f62:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000f64:	4b20      	ldr	r3, [pc, #128]	; (8000fe8 <HAL_UART_MspInit+0x190>)
 8000f66:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000f6a:	4a1f      	ldr	r2, [pc, #124]	; (8000fe8 <HAL_UART_MspInit+0x190>)
 8000f6c:	f043 0308 	orr.w	r3, r3, #8
 8000f70:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8000f74:	4b1c      	ldr	r3, [pc, #112]	; (8000fe8 <HAL_UART_MspInit+0x190>)
 8000f76:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000f7a:	f003 0308 	and.w	r3, r3, #8
 8000f7e:	60bb      	str	r3, [r7, #8]
 8000f80:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = STLINK_RX_Pin;
 8000f82:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000f86:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000f8a:	2312      	movs	r3, #18
 8000f8c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000f90:	2301      	movs	r3, #1
 8000f92:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f96:	2303      	movs	r3, #3
 8000f98:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000f9c:	2307      	movs	r3, #7
 8000f9e:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(STLINK_RX_GPIO_Port, &GPIO_InitStruct);
 8000fa2:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8000fa6:	4619      	mov	r1, r3
 8000fa8:	4810      	ldr	r0, [pc, #64]	; (8000fec <HAL_UART_MspInit+0x194>)
 8000faa:	f000 f9e7 	bl	800137c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = STLINK_TX_Pin;
 8000fae:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000fb2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fb6:	2302      	movs	r3, #2
 8000fb8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fbc:	2300      	movs	r3, #0
 8000fbe:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000fc8:	2307      	movs	r3, #7
 8000fca:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(STLINK_TX_GPIO_Port, &GPIO_InitStruct);
 8000fce:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8000fd2:	4619      	mov	r1, r3
 8000fd4:	4805      	ldr	r0, [pc, #20]	; (8000fec <HAL_UART_MspInit+0x194>)
 8000fd6:	f000 f9d1 	bl	800137c <HAL_GPIO_Init>
}
 8000fda:	bf00      	nop
 8000fdc:	37f0      	adds	r7, #240	; 0xf0
 8000fde:	46bd      	mov	sp, r7
 8000fe0:	bd80      	pop	{r7, pc}
 8000fe2:	bf00      	nop
 8000fe4:	40004c00 	.word	0x40004c00
 8000fe8:	58024400 	.word	0x58024400
 8000fec:	58020c00 	.word	0x58020c00
 8000ff0:	40004800 	.word	0x40004800

08000ff4 <Reset_Handler>:
    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  

  ldr   sp, =_estack      /* set stack pointer */
 8000ff4:	f8df d034 	ldr.w	sp, [pc, #52]	; 800102c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000ff8:	f7ff fe1e 	bl	8000c38 <SystemInit>
  
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000ffc:	480c      	ldr	r0, [pc, #48]	; (8001030 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000ffe:	490d      	ldr	r1, [pc, #52]	; (8001034 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001000:	4a0d      	ldr	r2, [pc, #52]	; (8001038 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001002:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001004:	e002      	b.n	800100c <LoopCopyDataInit>

08001006 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001006:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001008:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800100a:	3304      	adds	r3, #4

0800100c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  adds r4, r0, r3
 800100c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800100e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001010:	d3f9      	bcc.n	8001006 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001012:	4a0a      	ldr	r2, [pc, #40]	; (800103c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001014:	4c0a      	ldr	r4, [pc, #40]	; (8001040 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001016:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001018:	e001      	b.n	800101e <LoopFillZerobss>

0800101a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800101a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800101c:	3204      	adds	r2, #4

0800101e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800101e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001020:	d3fb      	bcc.n	800101a <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001022:	f004 fc89 	bl	8005938 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001026:	f7ff fcdd 	bl	80009e4 <main>
  bx  lr
 800102a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800102c:	24100000 	.word	0x24100000
  ldr r0, =_sdata
 8001030:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001034:	24000010 	.word	0x24000010
  ldr r2, =_sidata
 8001038:	08005c50 	.word	0x08005c50
  ldr r2, =_sbss
 800103c:	24000010 	.word	0x24000010
  ldr r4, =_ebss
 8001040:	24000158 	.word	0x24000158

08001044 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001044:	e7fe      	b.n	8001044 <ADC_IRQHandler>
	...

08001048 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001048:	b580      	push	{r7, lr}
 800104a:	b082      	sub	sp, #8
 800104c:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800104e:	2003      	movs	r0, #3
 8001050:	f000 f962 	bl	8001318 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
 8001054:	f001 f984 	bl	8002360 <HAL_RCC_GetSysClockFreq>
 8001058:	4602      	mov	r2, r0
 800105a:	4b15      	ldr	r3, [pc, #84]	; (80010b0 <HAL_Init+0x68>)
 800105c:	699b      	ldr	r3, [r3, #24]
 800105e:	0a1b      	lsrs	r3, r3, #8
 8001060:	f003 030f 	and.w	r3, r3, #15
 8001064:	4913      	ldr	r1, [pc, #76]	; (80010b4 <HAL_Init+0x6c>)
 8001066:	5ccb      	ldrb	r3, [r1, r3]
 8001068:	f003 031f 	and.w	r3, r3, #31
 800106c:	fa22 f303 	lsr.w	r3, r2, r3
 8001070:	607b      	str	r3, [r7, #4]

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 8001072:	4b0f      	ldr	r3, [pc, #60]	; (80010b0 <HAL_Init+0x68>)
 8001074:	699b      	ldr	r3, [r3, #24]
 8001076:	f003 030f 	and.w	r3, r3, #15
 800107a:	4a0e      	ldr	r2, [pc, #56]	; (80010b4 <HAL_Init+0x6c>)
 800107c:	5cd3      	ldrb	r3, [r2, r3]
 800107e:	f003 031f 	and.w	r3, r3, #31
 8001082:	687a      	ldr	r2, [r7, #4]
 8001084:	fa22 f303 	lsr.w	r3, r2, r3
 8001088:	4a0b      	ldr	r2, [pc, #44]	; (80010b8 <HAL_Init+0x70>)
 800108a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800108c:	4a0b      	ldr	r2, [pc, #44]	; (80010bc <HAL_Init+0x74>)
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001092:	2000      	movs	r0, #0
 8001094:	f000 f814 	bl	80010c0 <HAL_InitTick>
 8001098:	4603      	mov	r3, r0
 800109a:	2b00      	cmp	r3, #0
 800109c:	d001      	beq.n	80010a2 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800109e:	2301      	movs	r3, #1
 80010a0:	e002      	b.n	80010a8 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80010a2:	f7ff fd85 	bl	8000bb0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80010a6:	2300      	movs	r3, #0
}
 80010a8:	4618      	mov	r0, r3
 80010aa:	3708      	adds	r7, #8
 80010ac:	46bd      	mov	sp, r7
 80010ae:	bd80      	pop	{r7, pc}
 80010b0:	58024400 	.word	0x58024400
 80010b4:	08005c08 	.word	0x08005c08
 80010b8:	24000004 	.word	0x24000004
 80010bc:	24000000 	.word	0x24000000

080010c0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b082      	sub	sp, #8
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 80010c8:	4b15      	ldr	r3, [pc, #84]	; (8001120 <HAL_InitTick+0x60>)
 80010ca:	781b      	ldrb	r3, [r3, #0]
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d101      	bne.n	80010d4 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 80010d0:	2301      	movs	r3, #1
 80010d2:	e021      	b.n	8001118 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80010d4:	4b13      	ldr	r3, [pc, #76]	; (8001124 <HAL_InitTick+0x64>)
 80010d6:	681a      	ldr	r2, [r3, #0]
 80010d8:	4b11      	ldr	r3, [pc, #68]	; (8001120 <HAL_InitTick+0x60>)
 80010da:	781b      	ldrb	r3, [r3, #0]
 80010dc:	4619      	mov	r1, r3
 80010de:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80010e2:	fbb3 f3f1 	udiv	r3, r3, r1
 80010e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80010ea:	4618      	mov	r0, r3
 80010ec:	f000 f939 	bl	8001362 <HAL_SYSTICK_Config>
 80010f0:	4603      	mov	r3, r0
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d001      	beq.n	80010fa <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 80010f6:	2301      	movs	r3, #1
 80010f8:	e00e      	b.n	8001118 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	2b0f      	cmp	r3, #15
 80010fe:	d80a      	bhi.n	8001116 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001100:	2200      	movs	r2, #0
 8001102:	6879      	ldr	r1, [r7, #4]
 8001104:	f04f 30ff 	mov.w	r0, #4294967295
 8001108:	f000 f911 	bl	800132e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800110c:	4a06      	ldr	r2, [pc, #24]	; (8001128 <HAL_InitTick+0x68>)
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001112:	2300      	movs	r3, #0
 8001114:	e000      	b.n	8001118 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8001116:	2301      	movs	r3, #1
}
 8001118:	4618      	mov	r0, r3
 800111a:	3708      	adds	r7, #8
 800111c:	46bd      	mov	sp, r7
 800111e:	bd80      	pop	{r7, pc}
 8001120:	2400000c 	.word	0x2400000c
 8001124:	24000000 	.word	0x24000000
 8001128:	24000008 	.word	0x24000008

0800112c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800112c:	b480      	push	{r7}
 800112e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001130:	4b06      	ldr	r3, [pc, #24]	; (800114c <HAL_IncTick+0x20>)
 8001132:	781b      	ldrb	r3, [r3, #0]
 8001134:	461a      	mov	r2, r3
 8001136:	4b06      	ldr	r3, [pc, #24]	; (8001150 <HAL_IncTick+0x24>)
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	4413      	add	r3, r2
 800113c:	4a04      	ldr	r2, [pc, #16]	; (8001150 <HAL_IncTick+0x24>)
 800113e:	6013      	str	r3, [r2, #0]
}
 8001140:	bf00      	nop
 8001142:	46bd      	mov	sp, r7
 8001144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001148:	4770      	bx	lr
 800114a:	bf00      	nop
 800114c:	2400000c 	.word	0x2400000c
 8001150:	24000154 	.word	0x24000154

08001154 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001154:	b480      	push	{r7}
 8001156:	af00      	add	r7, sp, #0
  return uwTick;
 8001158:	4b03      	ldr	r3, [pc, #12]	; (8001168 <HAL_GetTick+0x14>)
 800115a:	681b      	ldr	r3, [r3, #0]
}
 800115c:	4618      	mov	r0, r3
 800115e:	46bd      	mov	sp, r7
 8001160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001164:	4770      	bx	lr
 8001166:	bf00      	nop
 8001168:	24000154 	.word	0x24000154

0800116c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800116c:	b580      	push	{r7, lr}
 800116e:	b084      	sub	sp, #16
 8001170:	af00      	add	r7, sp, #0
 8001172:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001174:	f7ff ffee 	bl	8001154 <HAL_GetTick>
 8001178:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800117e:	68fb      	ldr	r3, [r7, #12]
 8001180:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001184:	d005      	beq.n	8001192 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001186:	4b0a      	ldr	r3, [pc, #40]	; (80011b0 <HAL_Delay+0x44>)
 8001188:	781b      	ldrb	r3, [r3, #0]
 800118a:	461a      	mov	r2, r3
 800118c:	68fb      	ldr	r3, [r7, #12]
 800118e:	4413      	add	r3, r2
 8001190:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001192:	bf00      	nop
 8001194:	f7ff ffde 	bl	8001154 <HAL_GetTick>
 8001198:	4602      	mov	r2, r0
 800119a:	68bb      	ldr	r3, [r7, #8]
 800119c:	1ad3      	subs	r3, r2, r3
 800119e:	68fa      	ldr	r2, [r7, #12]
 80011a0:	429a      	cmp	r2, r3
 80011a2:	d8f7      	bhi.n	8001194 <HAL_Delay+0x28>
  {
  }
}
 80011a4:	bf00      	nop
 80011a6:	bf00      	nop
 80011a8:	3710      	adds	r7, #16
 80011aa:	46bd      	mov	sp, r7
 80011ac:	bd80      	pop	{r7, pc}
 80011ae:	bf00      	nop
 80011b0:	2400000c 	.word	0x2400000c

080011b4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80011b4:	b480      	push	{r7}
 80011b6:	b085      	sub	sp, #20
 80011b8:	af00      	add	r7, sp, #0
 80011ba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	f003 0307 	and.w	r3, r3, #7
 80011c2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80011c4:	4b0b      	ldr	r3, [pc, #44]	; (80011f4 <__NVIC_SetPriorityGrouping+0x40>)
 80011c6:	68db      	ldr	r3, [r3, #12]
 80011c8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80011ca:	68ba      	ldr	r2, [r7, #8]
 80011cc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80011d0:	4013      	ands	r3, r2
 80011d2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80011d4:	68fb      	ldr	r3, [r7, #12]
 80011d6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80011d8:	68bb      	ldr	r3, [r7, #8]
 80011da:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80011dc:	4b06      	ldr	r3, [pc, #24]	; (80011f8 <__NVIC_SetPriorityGrouping+0x44>)
 80011de:	4313      	orrs	r3, r2
 80011e0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80011e2:	4a04      	ldr	r2, [pc, #16]	; (80011f4 <__NVIC_SetPriorityGrouping+0x40>)
 80011e4:	68bb      	ldr	r3, [r7, #8]
 80011e6:	60d3      	str	r3, [r2, #12]
}
 80011e8:	bf00      	nop
 80011ea:	3714      	adds	r7, #20
 80011ec:	46bd      	mov	sp, r7
 80011ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f2:	4770      	bx	lr
 80011f4:	e000ed00 	.word	0xe000ed00
 80011f8:	05fa0000 	.word	0x05fa0000

080011fc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80011fc:	b480      	push	{r7}
 80011fe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001200:	4b04      	ldr	r3, [pc, #16]	; (8001214 <__NVIC_GetPriorityGrouping+0x18>)
 8001202:	68db      	ldr	r3, [r3, #12]
 8001204:	0a1b      	lsrs	r3, r3, #8
 8001206:	f003 0307 	and.w	r3, r3, #7
}
 800120a:	4618      	mov	r0, r3
 800120c:	46bd      	mov	sp, r7
 800120e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001212:	4770      	bx	lr
 8001214:	e000ed00 	.word	0xe000ed00

08001218 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001218:	b480      	push	{r7}
 800121a:	b083      	sub	sp, #12
 800121c:	af00      	add	r7, sp, #0
 800121e:	4603      	mov	r3, r0
 8001220:	6039      	str	r1, [r7, #0]
 8001222:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001224:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001228:	2b00      	cmp	r3, #0
 800122a:	db0a      	blt.n	8001242 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800122c:	683b      	ldr	r3, [r7, #0]
 800122e:	b2da      	uxtb	r2, r3
 8001230:	490c      	ldr	r1, [pc, #48]	; (8001264 <__NVIC_SetPriority+0x4c>)
 8001232:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001236:	0112      	lsls	r2, r2, #4
 8001238:	b2d2      	uxtb	r2, r2
 800123a:	440b      	add	r3, r1
 800123c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001240:	e00a      	b.n	8001258 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001242:	683b      	ldr	r3, [r7, #0]
 8001244:	b2da      	uxtb	r2, r3
 8001246:	4908      	ldr	r1, [pc, #32]	; (8001268 <__NVIC_SetPriority+0x50>)
 8001248:	88fb      	ldrh	r3, [r7, #6]
 800124a:	f003 030f 	and.w	r3, r3, #15
 800124e:	3b04      	subs	r3, #4
 8001250:	0112      	lsls	r2, r2, #4
 8001252:	b2d2      	uxtb	r2, r2
 8001254:	440b      	add	r3, r1
 8001256:	761a      	strb	r2, [r3, #24]
}
 8001258:	bf00      	nop
 800125a:	370c      	adds	r7, #12
 800125c:	46bd      	mov	sp, r7
 800125e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001262:	4770      	bx	lr
 8001264:	e000e100 	.word	0xe000e100
 8001268:	e000ed00 	.word	0xe000ed00

0800126c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800126c:	b480      	push	{r7}
 800126e:	b089      	sub	sp, #36	; 0x24
 8001270:	af00      	add	r7, sp, #0
 8001272:	60f8      	str	r0, [r7, #12]
 8001274:	60b9      	str	r1, [r7, #8]
 8001276:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001278:	68fb      	ldr	r3, [r7, #12]
 800127a:	f003 0307 	and.w	r3, r3, #7
 800127e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001280:	69fb      	ldr	r3, [r7, #28]
 8001282:	f1c3 0307 	rsb	r3, r3, #7
 8001286:	2b04      	cmp	r3, #4
 8001288:	bf28      	it	cs
 800128a:	2304      	movcs	r3, #4
 800128c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800128e:	69fb      	ldr	r3, [r7, #28]
 8001290:	3304      	adds	r3, #4
 8001292:	2b06      	cmp	r3, #6
 8001294:	d902      	bls.n	800129c <NVIC_EncodePriority+0x30>
 8001296:	69fb      	ldr	r3, [r7, #28]
 8001298:	3b03      	subs	r3, #3
 800129a:	e000      	b.n	800129e <NVIC_EncodePriority+0x32>
 800129c:	2300      	movs	r3, #0
 800129e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012a0:	f04f 32ff 	mov.w	r2, #4294967295
 80012a4:	69bb      	ldr	r3, [r7, #24]
 80012a6:	fa02 f303 	lsl.w	r3, r2, r3
 80012aa:	43da      	mvns	r2, r3
 80012ac:	68bb      	ldr	r3, [r7, #8]
 80012ae:	401a      	ands	r2, r3
 80012b0:	697b      	ldr	r3, [r7, #20]
 80012b2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80012b4:	f04f 31ff 	mov.w	r1, #4294967295
 80012b8:	697b      	ldr	r3, [r7, #20]
 80012ba:	fa01 f303 	lsl.w	r3, r1, r3
 80012be:	43d9      	mvns	r1, r3
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012c4:	4313      	orrs	r3, r2
         );
}
 80012c6:	4618      	mov	r0, r3
 80012c8:	3724      	adds	r7, #36	; 0x24
 80012ca:	46bd      	mov	sp, r7
 80012cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d0:	4770      	bx	lr
	...

080012d4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80012d4:	b580      	push	{r7, lr}
 80012d6:	b082      	sub	sp, #8
 80012d8:	af00      	add	r7, sp, #0
 80012da:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	3b01      	subs	r3, #1
 80012e0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80012e4:	d301      	bcc.n	80012ea <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80012e6:	2301      	movs	r3, #1
 80012e8:	e00f      	b.n	800130a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80012ea:	4a0a      	ldr	r2, [pc, #40]	; (8001314 <SysTick_Config+0x40>)
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	3b01      	subs	r3, #1
 80012f0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80012f2:	210f      	movs	r1, #15
 80012f4:	f04f 30ff 	mov.w	r0, #4294967295
 80012f8:	f7ff ff8e 	bl	8001218 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80012fc:	4b05      	ldr	r3, [pc, #20]	; (8001314 <SysTick_Config+0x40>)
 80012fe:	2200      	movs	r2, #0
 8001300:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001302:	4b04      	ldr	r3, [pc, #16]	; (8001314 <SysTick_Config+0x40>)
 8001304:	2207      	movs	r2, #7
 8001306:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001308:	2300      	movs	r3, #0
}
 800130a:	4618      	mov	r0, r3
 800130c:	3708      	adds	r7, #8
 800130e:	46bd      	mov	sp, r7
 8001310:	bd80      	pop	{r7, pc}
 8001312:	bf00      	nop
 8001314:	e000e010 	.word	0xe000e010

08001318 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001318:	b580      	push	{r7, lr}
 800131a:	b082      	sub	sp, #8
 800131c:	af00      	add	r7, sp, #0
 800131e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001320:	6878      	ldr	r0, [r7, #4]
 8001322:	f7ff ff47 	bl	80011b4 <__NVIC_SetPriorityGrouping>
}
 8001326:	bf00      	nop
 8001328:	3708      	adds	r7, #8
 800132a:	46bd      	mov	sp, r7
 800132c:	bd80      	pop	{r7, pc}

0800132e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800132e:	b580      	push	{r7, lr}
 8001330:	b086      	sub	sp, #24
 8001332:	af00      	add	r7, sp, #0
 8001334:	4603      	mov	r3, r0
 8001336:	60b9      	str	r1, [r7, #8]
 8001338:	607a      	str	r2, [r7, #4]
 800133a:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800133c:	f7ff ff5e 	bl	80011fc <__NVIC_GetPriorityGrouping>
 8001340:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001342:	687a      	ldr	r2, [r7, #4]
 8001344:	68b9      	ldr	r1, [r7, #8]
 8001346:	6978      	ldr	r0, [r7, #20]
 8001348:	f7ff ff90 	bl	800126c <NVIC_EncodePriority>
 800134c:	4602      	mov	r2, r0
 800134e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001352:	4611      	mov	r1, r2
 8001354:	4618      	mov	r0, r3
 8001356:	f7ff ff5f 	bl	8001218 <__NVIC_SetPriority>
}
 800135a:	bf00      	nop
 800135c:	3718      	adds	r7, #24
 800135e:	46bd      	mov	sp, r7
 8001360:	bd80      	pop	{r7, pc}

08001362 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001362:	b580      	push	{r7, lr}
 8001364:	b082      	sub	sp, #8
 8001366:	af00      	add	r7, sp, #0
 8001368:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800136a:	6878      	ldr	r0, [r7, #4]
 800136c:	f7ff ffb2 	bl	80012d4 <SysTick_Config>
 8001370:	4603      	mov	r3, r0
}
 8001372:	4618      	mov	r0, r3
 8001374:	3708      	adds	r7, #8
 8001376:	46bd      	mov	sp, r7
 8001378:	bd80      	pop	{r7, pc}
	...

0800137c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800137c:	b480      	push	{r7}
 800137e:	b089      	sub	sp, #36	; 0x24
 8001380:	af00      	add	r7, sp, #0
 8001382:	6078      	str	r0, [r7, #4]
 8001384:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001386:	2300      	movs	r3, #0
 8001388:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800138a:	4b89      	ldr	r3, [pc, #548]	; (80015b0 <HAL_GPIO_Init+0x234>)
 800138c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800138e:	e194      	b.n	80016ba <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001390:	683b      	ldr	r3, [r7, #0]
 8001392:	681a      	ldr	r2, [r3, #0]
 8001394:	2101      	movs	r1, #1
 8001396:	69fb      	ldr	r3, [r7, #28]
 8001398:	fa01 f303 	lsl.w	r3, r1, r3
 800139c:	4013      	ands	r3, r2
 800139e:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 80013a0:	693b      	ldr	r3, [r7, #16]
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	f000 8186 	beq.w	80016b4 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80013a8:	683b      	ldr	r3, [r7, #0]
 80013aa:	685b      	ldr	r3, [r3, #4]
 80013ac:	f003 0303 	and.w	r3, r3, #3
 80013b0:	2b01      	cmp	r3, #1
 80013b2:	d005      	beq.n	80013c0 <HAL_GPIO_Init+0x44>
 80013b4:	683b      	ldr	r3, [r7, #0]
 80013b6:	685b      	ldr	r3, [r3, #4]
 80013b8:	f003 0303 	and.w	r3, r3, #3
 80013bc:	2b02      	cmp	r3, #2
 80013be:	d130      	bne.n	8001422 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	689b      	ldr	r3, [r3, #8]
 80013c4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80013c6:	69fb      	ldr	r3, [r7, #28]
 80013c8:	005b      	lsls	r3, r3, #1
 80013ca:	2203      	movs	r2, #3
 80013cc:	fa02 f303 	lsl.w	r3, r2, r3
 80013d0:	43db      	mvns	r3, r3
 80013d2:	69ba      	ldr	r2, [r7, #24]
 80013d4:	4013      	ands	r3, r2
 80013d6:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80013d8:	683b      	ldr	r3, [r7, #0]
 80013da:	68da      	ldr	r2, [r3, #12]
 80013dc:	69fb      	ldr	r3, [r7, #28]
 80013de:	005b      	lsls	r3, r3, #1
 80013e0:	fa02 f303 	lsl.w	r3, r2, r3
 80013e4:	69ba      	ldr	r2, [r7, #24]
 80013e6:	4313      	orrs	r3, r2
 80013e8:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	69ba      	ldr	r2, [r7, #24]
 80013ee:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	685b      	ldr	r3, [r3, #4]
 80013f4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80013f6:	2201      	movs	r2, #1
 80013f8:	69fb      	ldr	r3, [r7, #28]
 80013fa:	fa02 f303 	lsl.w	r3, r2, r3
 80013fe:	43db      	mvns	r3, r3
 8001400:	69ba      	ldr	r2, [r7, #24]
 8001402:	4013      	ands	r3, r2
 8001404:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001406:	683b      	ldr	r3, [r7, #0]
 8001408:	685b      	ldr	r3, [r3, #4]
 800140a:	091b      	lsrs	r3, r3, #4
 800140c:	f003 0201 	and.w	r2, r3, #1
 8001410:	69fb      	ldr	r3, [r7, #28]
 8001412:	fa02 f303 	lsl.w	r3, r2, r3
 8001416:	69ba      	ldr	r2, [r7, #24]
 8001418:	4313      	orrs	r3, r2
 800141a:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	69ba      	ldr	r2, [r7, #24]
 8001420:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001422:	683b      	ldr	r3, [r7, #0]
 8001424:	685b      	ldr	r3, [r3, #4]
 8001426:	f003 0303 	and.w	r3, r3, #3
 800142a:	2b03      	cmp	r3, #3
 800142c:	d017      	beq.n	800145e <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	68db      	ldr	r3, [r3, #12]
 8001432:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001434:	69fb      	ldr	r3, [r7, #28]
 8001436:	005b      	lsls	r3, r3, #1
 8001438:	2203      	movs	r2, #3
 800143a:	fa02 f303 	lsl.w	r3, r2, r3
 800143e:	43db      	mvns	r3, r3
 8001440:	69ba      	ldr	r2, [r7, #24]
 8001442:	4013      	ands	r3, r2
 8001444:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001446:	683b      	ldr	r3, [r7, #0]
 8001448:	689a      	ldr	r2, [r3, #8]
 800144a:	69fb      	ldr	r3, [r7, #28]
 800144c:	005b      	lsls	r3, r3, #1
 800144e:	fa02 f303 	lsl.w	r3, r2, r3
 8001452:	69ba      	ldr	r2, [r7, #24]
 8001454:	4313      	orrs	r3, r2
 8001456:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	69ba      	ldr	r2, [r7, #24]
 800145c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800145e:	683b      	ldr	r3, [r7, #0]
 8001460:	685b      	ldr	r3, [r3, #4]
 8001462:	f003 0303 	and.w	r3, r3, #3
 8001466:	2b02      	cmp	r3, #2
 8001468:	d123      	bne.n	80014b2 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800146a:	69fb      	ldr	r3, [r7, #28]
 800146c:	08da      	lsrs	r2, r3, #3
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	3208      	adds	r2, #8
 8001472:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001476:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001478:	69fb      	ldr	r3, [r7, #28]
 800147a:	f003 0307 	and.w	r3, r3, #7
 800147e:	009b      	lsls	r3, r3, #2
 8001480:	220f      	movs	r2, #15
 8001482:	fa02 f303 	lsl.w	r3, r2, r3
 8001486:	43db      	mvns	r3, r3
 8001488:	69ba      	ldr	r2, [r7, #24]
 800148a:	4013      	ands	r3, r2
 800148c:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800148e:	683b      	ldr	r3, [r7, #0]
 8001490:	691a      	ldr	r2, [r3, #16]
 8001492:	69fb      	ldr	r3, [r7, #28]
 8001494:	f003 0307 	and.w	r3, r3, #7
 8001498:	009b      	lsls	r3, r3, #2
 800149a:	fa02 f303 	lsl.w	r3, r2, r3
 800149e:	69ba      	ldr	r2, [r7, #24]
 80014a0:	4313      	orrs	r3, r2
 80014a2:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80014a4:	69fb      	ldr	r3, [r7, #28]
 80014a6:	08da      	lsrs	r2, r3, #3
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	3208      	adds	r2, #8
 80014ac:	69b9      	ldr	r1, [r7, #24]
 80014ae:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80014b8:	69fb      	ldr	r3, [r7, #28]
 80014ba:	005b      	lsls	r3, r3, #1
 80014bc:	2203      	movs	r2, #3
 80014be:	fa02 f303 	lsl.w	r3, r2, r3
 80014c2:	43db      	mvns	r3, r3
 80014c4:	69ba      	ldr	r2, [r7, #24]
 80014c6:	4013      	ands	r3, r2
 80014c8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80014ca:	683b      	ldr	r3, [r7, #0]
 80014cc:	685b      	ldr	r3, [r3, #4]
 80014ce:	f003 0203 	and.w	r2, r3, #3
 80014d2:	69fb      	ldr	r3, [r7, #28]
 80014d4:	005b      	lsls	r3, r3, #1
 80014d6:	fa02 f303 	lsl.w	r3, r2, r3
 80014da:	69ba      	ldr	r2, [r7, #24]
 80014dc:	4313      	orrs	r3, r2
 80014de:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	69ba      	ldr	r2, [r7, #24]
 80014e4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80014e6:	683b      	ldr	r3, [r7, #0]
 80014e8:	685b      	ldr	r3, [r3, #4]
 80014ea:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	f000 80e0 	beq.w	80016b4 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80014f4:	4b2f      	ldr	r3, [pc, #188]	; (80015b4 <HAL_GPIO_Init+0x238>)
 80014f6:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 80014fa:	4a2e      	ldr	r2, [pc, #184]	; (80015b4 <HAL_GPIO_Init+0x238>)
 80014fc:	f043 0302 	orr.w	r3, r3, #2
 8001500:	f8c2 3154 	str.w	r3, [r2, #340]	; 0x154
 8001504:	4b2b      	ldr	r3, [pc, #172]	; (80015b4 <HAL_GPIO_Init+0x238>)
 8001506:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 800150a:	f003 0302 	and.w	r3, r3, #2
 800150e:	60fb      	str	r3, [r7, #12]
 8001510:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001512:	4a29      	ldr	r2, [pc, #164]	; (80015b8 <HAL_GPIO_Init+0x23c>)
 8001514:	69fb      	ldr	r3, [r7, #28]
 8001516:	089b      	lsrs	r3, r3, #2
 8001518:	3302      	adds	r3, #2
 800151a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800151e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001520:	69fb      	ldr	r3, [r7, #28]
 8001522:	f003 0303 	and.w	r3, r3, #3
 8001526:	009b      	lsls	r3, r3, #2
 8001528:	220f      	movs	r2, #15
 800152a:	fa02 f303 	lsl.w	r3, r2, r3
 800152e:	43db      	mvns	r3, r3
 8001530:	69ba      	ldr	r2, [r7, #24]
 8001532:	4013      	ands	r3, r2
 8001534:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	4a20      	ldr	r2, [pc, #128]	; (80015bc <HAL_GPIO_Init+0x240>)
 800153a:	4293      	cmp	r3, r2
 800153c:	d052      	beq.n	80015e4 <HAL_GPIO_Init+0x268>
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	4a1f      	ldr	r2, [pc, #124]	; (80015c0 <HAL_GPIO_Init+0x244>)
 8001542:	4293      	cmp	r3, r2
 8001544:	d031      	beq.n	80015aa <HAL_GPIO_Init+0x22e>
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	4a1e      	ldr	r2, [pc, #120]	; (80015c4 <HAL_GPIO_Init+0x248>)
 800154a:	4293      	cmp	r3, r2
 800154c:	d02b      	beq.n	80015a6 <HAL_GPIO_Init+0x22a>
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	4a1d      	ldr	r2, [pc, #116]	; (80015c8 <HAL_GPIO_Init+0x24c>)
 8001552:	4293      	cmp	r3, r2
 8001554:	d025      	beq.n	80015a2 <HAL_GPIO_Init+0x226>
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	4a1c      	ldr	r2, [pc, #112]	; (80015cc <HAL_GPIO_Init+0x250>)
 800155a:	4293      	cmp	r3, r2
 800155c:	d01f      	beq.n	800159e <HAL_GPIO_Init+0x222>
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	4a1b      	ldr	r2, [pc, #108]	; (80015d0 <HAL_GPIO_Init+0x254>)
 8001562:	4293      	cmp	r3, r2
 8001564:	d019      	beq.n	800159a <HAL_GPIO_Init+0x21e>
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	4a1a      	ldr	r2, [pc, #104]	; (80015d4 <HAL_GPIO_Init+0x258>)
 800156a:	4293      	cmp	r3, r2
 800156c:	d013      	beq.n	8001596 <HAL_GPIO_Init+0x21a>
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	4a19      	ldr	r2, [pc, #100]	; (80015d8 <HAL_GPIO_Init+0x25c>)
 8001572:	4293      	cmp	r3, r2
 8001574:	d00d      	beq.n	8001592 <HAL_GPIO_Init+0x216>
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	4a18      	ldr	r2, [pc, #96]	; (80015dc <HAL_GPIO_Init+0x260>)
 800157a:	4293      	cmp	r3, r2
 800157c:	d007      	beq.n	800158e <HAL_GPIO_Init+0x212>
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	4a17      	ldr	r2, [pc, #92]	; (80015e0 <HAL_GPIO_Init+0x264>)
 8001582:	4293      	cmp	r3, r2
 8001584:	d101      	bne.n	800158a <HAL_GPIO_Init+0x20e>
 8001586:	2309      	movs	r3, #9
 8001588:	e02d      	b.n	80015e6 <HAL_GPIO_Init+0x26a>
 800158a:	230a      	movs	r3, #10
 800158c:	e02b      	b.n	80015e6 <HAL_GPIO_Init+0x26a>
 800158e:	2308      	movs	r3, #8
 8001590:	e029      	b.n	80015e6 <HAL_GPIO_Init+0x26a>
 8001592:	2307      	movs	r3, #7
 8001594:	e027      	b.n	80015e6 <HAL_GPIO_Init+0x26a>
 8001596:	2306      	movs	r3, #6
 8001598:	e025      	b.n	80015e6 <HAL_GPIO_Init+0x26a>
 800159a:	2305      	movs	r3, #5
 800159c:	e023      	b.n	80015e6 <HAL_GPIO_Init+0x26a>
 800159e:	2304      	movs	r3, #4
 80015a0:	e021      	b.n	80015e6 <HAL_GPIO_Init+0x26a>
 80015a2:	2303      	movs	r3, #3
 80015a4:	e01f      	b.n	80015e6 <HAL_GPIO_Init+0x26a>
 80015a6:	2302      	movs	r3, #2
 80015a8:	e01d      	b.n	80015e6 <HAL_GPIO_Init+0x26a>
 80015aa:	2301      	movs	r3, #1
 80015ac:	e01b      	b.n	80015e6 <HAL_GPIO_Init+0x26a>
 80015ae:	bf00      	nop
 80015b0:	58000080 	.word	0x58000080
 80015b4:	58024400 	.word	0x58024400
 80015b8:	58000400 	.word	0x58000400
 80015bc:	58020000 	.word	0x58020000
 80015c0:	58020400 	.word	0x58020400
 80015c4:	58020800 	.word	0x58020800
 80015c8:	58020c00 	.word	0x58020c00
 80015cc:	58021000 	.word	0x58021000
 80015d0:	58021400 	.word	0x58021400
 80015d4:	58021800 	.word	0x58021800
 80015d8:	58021c00 	.word	0x58021c00
 80015dc:	58022000 	.word	0x58022000
 80015e0:	58022400 	.word	0x58022400
 80015e4:	2300      	movs	r3, #0
 80015e6:	69fa      	ldr	r2, [r7, #28]
 80015e8:	f002 0203 	and.w	r2, r2, #3
 80015ec:	0092      	lsls	r2, r2, #2
 80015ee:	4093      	lsls	r3, r2
 80015f0:	69ba      	ldr	r2, [r7, #24]
 80015f2:	4313      	orrs	r3, r2
 80015f4:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80015f6:	4938      	ldr	r1, [pc, #224]	; (80016d8 <HAL_GPIO_Init+0x35c>)
 80015f8:	69fb      	ldr	r3, [r7, #28]
 80015fa:	089b      	lsrs	r3, r3, #2
 80015fc:	3302      	adds	r3, #2
 80015fe:	69ba      	ldr	r2, [r7, #24]
 8001600:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001604:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800160c:	693b      	ldr	r3, [r7, #16]
 800160e:	43db      	mvns	r3, r3
 8001610:	69ba      	ldr	r2, [r7, #24]
 8001612:	4013      	ands	r3, r2
 8001614:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001616:	683b      	ldr	r3, [r7, #0]
 8001618:	685b      	ldr	r3, [r3, #4]
 800161a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800161e:	2b00      	cmp	r3, #0
 8001620:	d003      	beq.n	800162a <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8001622:	69ba      	ldr	r2, [r7, #24]
 8001624:	693b      	ldr	r3, [r7, #16]
 8001626:	4313      	orrs	r3, r2
 8001628:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800162a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800162e:	69bb      	ldr	r3, [r7, #24]
 8001630:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8001632:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001636:	685b      	ldr	r3, [r3, #4]
 8001638:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800163a:	693b      	ldr	r3, [r7, #16]
 800163c:	43db      	mvns	r3, r3
 800163e:	69ba      	ldr	r2, [r7, #24]
 8001640:	4013      	ands	r3, r2
 8001642:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001644:	683b      	ldr	r3, [r7, #0]
 8001646:	685b      	ldr	r3, [r3, #4]
 8001648:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800164c:	2b00      	cmp	r3, #0
 800164e:	d003      	beq.n	8001658 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001650:	69ba      	ldr	r2, [r7, #24]
 8001652:	693b      	ldr	r3, [r7, #16]
 8001654:	4313      	orrs	r3, r2
 8001656:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8001658:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800165c:	69bb      	ldr	r3, [r7, #24]
 800165e:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8001660:	697b      	ldr	r3, [r7, #20]
 8001662:	685b      	ldr	r3, [r3, #4]
 8001664:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001666:	693b      	ldr	r3, [r7, #16]
 8001668:	43db      	mvns	r3, r3
 800166a:	69ba      	ldr	r2, [r7, #24]
 800166c:	4013      	ands	r3, r2
 800166e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001670:	683b      	ldr	r3, [r7, #0]
 8001672:	685b      	ldr	r3, [r3, #4]
 8001674:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001678:	2b00      	cmp	r3, #0
 800167a:	d003      	beq.n	8001684 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 800167c:	69ba      	ldr	r2, [r7, #24]
 800167e:	693b      	ldr	r3, [r7, #16]
 8001680:	4313      	orrs	r3, r2
 8001682:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8001684:	697b      	ldr	r3, [r7, #20]
 8001686:	69ba      	ldr	r2, [r7, #24]
 8001688:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800168a:	697b      	ldr	r3, [r7, #20]
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001690:	693b      	ldr	r3, [r7, #16]
 8001692:	43db      	mvns	r3, r3
 8001694:	69ba      	ldr	r2, [r7, #24]
 8001696:	4013      	ands	r3, r2
 8001698:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800169a:	683b      	ldr	r3, [r7, #0]
 800169c:	685b      	ldr	r3, [r3, #4]
 800169e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d003      	beq.n	80016ae <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 80016a6:	69ba      	ldr	r2, [r7, #24]
 80016a8:	693b      	ldr	r3, [r7, #16]
 80016aa:	4313      	orrs	r3, r2
 80016ac:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80016ae:	697b      	ldr	r3, [r7, #20]
 80016b0:	69ba      	ldr	r2, [r7, #24]
 80016b2:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80016b4:	69fb      	ldr	r3, [r7, #28]
 80016b6:	3301      	adds	r3, #1
 80016b8:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80016ba:	683b      	ldr	r3, [r7, #0]
 80016bc:	681a      	ldr	r2, [r3, #0]
 80016be:	69fb      	ldr	r3, [r7, #28]
 80016c0:	fa22 f303 	lsr.w	r3, r2, r3
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	f47f ae63 	bne.w	8001390 <HAL_GPIO_Init+0x14>
  }
}
 80016ca:	bf00      	nop
 80016cc:	bf00      	nop
 80016ce:	3724      	adds	r7, #36	; 0x24
 80016d0:	46bd      	mov	sp, r7
 80016d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d6:	4770      	bx	lr
 80016d8:	58000400 	.word	0x58000400

080016dc <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 80016dc:	b580      	push	{r7, lr}
 80016de:	b084      	sub	sp, #16
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 80016e4:	4b29      	ldr	r3, [pc, #164]	; (800178c <HAL_PWREx_ConfigSupply+0xb0>)
 80016e6:	68db      	ldr	r3, [r3, #12]
 80016e8:	f003 0307 	and.w	r3, r3, #7
 80016ec:	2b06      	cmp	r3, #6
 80016ee:	d00a      	beq.n	8001706 <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80016f0:	4b26      	ldr	r3, [pc, #152]	; (800178c <HAL_PWREx_ConfigSupply+0xb0>)
 80016f2:	68db      	ldr	r3, [r3, #12]
 80016f4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80016f8:	687a      	ldr	r2, [r7, #4]
 80016fa:	429a      	cmp	r2, r3
 80016fc:	d001      	beq.n	8001702 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 80016fe:	2301      	movs	r3, #1
 8001700:	e040      	b.n	8001784 <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8001702:	2300      	movs	r3, #0
 8001704:	e03e      	b.n	8001784 <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8001706:	4b21      	ldr	r3, [pc, #132]	; (800178c <HAL_PWREx_ConfigSupply+0xb0>)
 8001708:	68db      	ldr	r3, [r3, #12]
 800170a:	f023 023f 	bic.w	r2, r3, #63	; 0x3f
 800170e:	491f      	ldr	r1, [pc, #124]	; (800178c <HAL_PWREx_ConfigSupply+0xb0>)
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	4313      	orrs	r3, r2
 8001714:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8001716:	f7ff fd1d 	bl	8001154 <HAL_GetTick>
 800171a:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800171c:	e009      	b.n	8001732 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800171e:	f7ff fd19 	bl	8001154 <HAL_GetTick>
 8001722:	4602      	mov	r2, r0
 8001724:	68fb      	ldr	r3, [r7, #12]
 8001726:	1ad3      	subs	r3, r2, r3
 8001728:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800172c:	d901      	bls.n	8001732 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800172e:	2301      	movs	r3, #1
 8001730:	e028      	b.n	8001784 <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8001732:	4b16      	ldr	r3, [pc, #88]	; (800178c <HAL_PWREx_ConfigSupply+0xb0>)
 8001734:	685b      	ldr	r3, [r3, #4]
 8001736:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800173a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800173e:	d1ee      	bne.n	800171e <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	2b1e      	cmp	r3, #30
 8001744:	d008      	beq.n	8001758 <HAL_PWREx_ConfigSupply+0x7c>
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	2b2e      	cmp	r3, #46	; 0x2e
 800174a:	d005      	beq.n	8001758 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	2b1d      	cmp	r3, #29
 8001750:	d002      	beq.n	8001758 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	2b2d      	cmp	r3, #45	; 0x2d
 8001756:	d114      	bne.n	8001782 <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 8001758:	f7ff fcfc 	bl	8001154 <HAL_GetTick>
 800175c:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 800175e:	e009      	b.n	8001774 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8001760:	f7ff fcf8 	bl	8001154 <HAL_GetTick>
 8001764:	4602      	mov	r2, r0
 8001766:	68fb      	ldr	r3, [r7, #12]
 8001768:	1ad3      	subs	r3, r2, r3
 800176a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800176e:	d901      	bls.n	8001774 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 8001770:	2301      	movs	r3, #1
 8001772:	e007      	b.n	8001784 <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8001774:	4b05      	ldr	r3, [pc, #20]	; (800178c <HAL_PWREx_ConfigSupply+0xb0>)
 8001776:	68db      	ldr	r3, [r3, #12]
 8001778:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800177c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001780:	d1ee      	bne.n	8001760 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8001782:	2300      	movs	r3, #0
}
 8001784:	4618      	mov	r0, r3
 8001786:	3710      	adds	r7, #16
 8001788:	46bd      	mov	sp, r7
 800178a:	bd80      	pop	{r7, pc}
 800178c:	58024800 	.word	0x58024800

08001790 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001790:	b580      	push	{r7, lr}
 8001792:	b08c      	sub	sp, #48	; 0x30
 8001794:	af00      	add	r7, sp, #0
 8001796:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	2b00      	cmp	r3, #0
 800179c:	d102      	bne.n	80017a4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800179e:	2301      	movs	r3, #1
 80017a0:	f000 bc1f 	b.w	8001fe2 <HAL_RCC_OscConfig+0x852>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	f003 0301 	and.w	r3, r3, #1
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	f000 80b3 	beq.w	8001918 <HAL_RCC_OscConfig+0x188>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80017b2:	4b95      	ldr	r3, [pc, #596]	; (8001a08 <HAL_RCC_OscConfig+0x278>)
 80017b4:	691b      	ldr	r3, [r3, #16]
 80017b6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80017ba:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80017bc:	4b92      	ldr	r3, [pc, #584]	; (8001a08 <HAL_RCC_OscConfig+0x278>)
 80017be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017c0:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80017c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80017c4:	2b10      	cmp	r3, #16
 80017c6:	d007      	beq.n	80017d8 <HAL_RCC_OscConfig+0x48>
 80017c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80017ca:	2b18      	cmp	r3, #24
 80017cc:	d112      	bne.n	80017f4 <HAL_RCC_OscConfig+0x64>
 80017ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80017d0:	f003 0303 	and.w	r3, r3, #3
 80017d4:	2b02      	cmp	r3, #2
 80017d6:	d10d      	bne.n	80017f4 <HAL_RCC_OscConfig+0x64>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80017d8:	4b8b      	ldr	r3, [pc, #556]	; (8001a08 <HAL_RCC_OscConfig+0x278>)
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	f000 8098 	beq.w	8001916 <HAL_RCC_OscConfig+0x186>
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	685b      	ldr	r3, [r3, #4]
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	f040 8093 	bne.w	8001916 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80017f0:	2301      	movs	r3, #1
 80017f2:	e3f6      	b.n	8001fe2 <HAL_RCC_OscConfig+0x852>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	685b      	ldr	r3, [r3, #4]
 80017f8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80017fc:	d106      	bne.n	800180c <HAL_RCC_OscConfig+0x7c>
 80017fe:	4b82      	ldr	r3, [pc, #520]	; (8001a08 <HAL_RCC_OscConfig+0x278>)
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	4a81      	ldr	r2, [pc, #516]	; (8001a08 <HAL_RCC_OscConfig+0x278>)
 8001804:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001808:	6013      	str	r3, [r2, #0]
 800180a:	e058      	b.n	80018be <HAL_RCC_OscConfig+0x12e>
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	685b      	ldr	r3, [r3, #4]
 8001810:	2b00      	cmp	r3, #0
 8001812:	d112      	bne.n	800183a <HAL_RCC_OscConfig+0xaa>
 8001814:	4b7c      	ldr	r3, [pc, #496]	; (8001a08 <HAL_RCC_OscConfig+0x278>)
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	4a7b      	ldr	r2, [pc, #492]	; (8001a08 <HAL_RCC_OscConfig+0x278>)
 800181a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800181e:	6013      	str	r3, [r2, #0]
 8001820:	4b79      	ldr	r3, [pc, #484]	; (8001a08 <HAL_RCC_OscConfig+0x278>)
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	4a78      	ldr	r2, [pc, #480]	; (8001a08 <HAL_RCC_OscConfig+0x278>)
 8001826:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800182a:	6013      	str	r3, [r2, #0]
 800182c:	4b76      	ldr	r3, [pc, #472]	; (8001a08 <HAL_RCC_OscConfig+0x278>)
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	4a75      	ldr	r2, [pc, #468]	; (8001a08 <HAL_RCC_OscConfig+0x278>)
 8001832:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001836:	6013      	str	r3, [r2, #0]
 8001838:	e041      	b.n	80018be <HAL_RCC_OscConfig+0x12e>
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	685b      	ldr	r3, [r3, #4]
 800183e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001842:	d112      	bne.n	800186a <HAL_RCC_OscConfig+0xda>
 8001844:	4b70      	ldr	r3, [pc, #448]	; (8001a08 <HAL_RCC_OscConfig+0x278>)
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	4a6f      	ldr	r2, [pc, #444]	; (8001a08 <HAL_RCC_OscConfig+0x278>)
 800184a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800184e:	6013      	str	r3, [r2, #0]
 8001850:	4b6d      	ldr	r3, [pc, #436]	; (8001a08 <HAL_RCC_OscConfig+0x278>)
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	4a6c      	ldr	r2, [pc, #432]	; (8001a08 <HAL_RCC_OscConfig+0x278>)
 8001856:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800185a:	6013      	str	r3, [r2, #0]
 800185c:	4b6a      	ldr	r3, [pc, #424]	; (8001a08 <HAL_RCC_OscConfig+0x278>)
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	4a69      	ldr	r2, [pc, #420]	; (8001a08 <HAL_RCC_OscConfig+0x278>)
 8001862:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001866:	6013      	str	r3, [r2, #0]
 8001868:	e029      	b.n	80018be <HAL_RCC_OscConfig+0x12e>
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	685b      	ldr	r3, [r3, #4]
 800186e:	f5b3 1fa8 	cmp.w	r3, #1376256	; 0x150000
 8001872:	d112      	bne.n	800189a <HAL_RCC_OscConfig+0x10a>
 8001874:	4b64      	ldr	r3, [pc, #400]	; (8001a08 <HAL_RCC_OscConfig+0x278>)
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	4a63      	ldr	r2, [pc, #396]	; (8001a08 <HAL_RCC_OscConfig+0x278>)
 800187a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800187e:	6013      	str	r3, [r2, #0]
 8001880:	4b61      	ldr	r3, [pc, #388]	; (8001a08 <HAL_RCC_OscConfig+0x278>)
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	4a60      	ldr	r2, [pc, #384]	; (8001a08 <HAL_RCC_OscConfig+0x278>)
 8001886:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800188a:	6013      	str	r3, [r2, #0]
 800188c:	4b5e      	ldr	r3, [pc, #376]	; (8001a08 <HAL_RCC_OscConfig+0x278>)
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	4a5d      	ldr	r2, [pc, #372]	; (8001a08 <HAL_RCC_OscConfig+0x278>)
 8001892:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001896:	6013      	str	r3, [r2, #0]
 8001898:	e011      	b.n	80018be <HAL_RCC_OscConfig+0x12e>
 800189a:	4b5b      	ldr	r3, [pc, #364]	; (8001a08 <HAL_RCC_OscConfig+0x278>)
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	4a5a      	ldr	r2, [pc, #360]	; (8001a08 <HAL_RCC_OscConfig+0x278>)
 80018a0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80018a4:	6013      	str	r3, [r2, #0]
 80018a6:	4b58      	ldr	r3, [pc, #352]	; (8001a08 <HAL_RCC_OscConfig+0x278>)
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	4a57      	ldr	r2, [pc, #348]	; (8001a08 <HAL_RCC_OscConfig+0x278>)
 80018ac:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80018b0:	6013      	str	r3, [r2, #0]
 80018b2:	4b55      	ldr	r3, [pc, #340]	; (8001a08 <HAL_RCC_OscConfig+0x278>)
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	4a54      	ldr	r2, [pc, #336]	; (8001a08 <HAL_RCC_OscConfig+0x278>)
 80018b8:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80018bc:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	685b      	ldr	r3, [r3, #4]
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d013      	beq.n	80018ee <HAL_RCC_OscConfig+0x15e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018c6:	f7ff fc45 	bl	8001154 <HAL_GetTick>
 80018ca:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80018cc:	e008      	b.n	80018e0 <HAL_RCC_OscConfig+0x150>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80018ce:	f7ff fc41 	bl	8001154 <HAL_GetTick>
 80018d2:	4602      	mov	r2, r0
 80018d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018d6:	1ad3      	subs	r3, r2, r3
 80018d8:	2b64      	cmp	r3, #100	; 0x64
 80018da:	d901      	bls.n	80018e0 <HAL_RCC_OscConfig+0x150>
          {
            return HAL_TIMEOUT;
 80018dc:	2303      	movs	r3, #3
 80018de:	e380      	b.n	8001fe2 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80018e0:	4b49      	ldr	r3, [pc, #292]	; (8001a08 <HAL_RCC_OscConfig+0x278>)
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d0f0      	beq.n	80018ce <HAL_RCC_OscConfig+0x13e>
 80018ec:	e014      	b.n	8001918 <HAL_RCC_OscConfig+0x188>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018ee:	f7ff fc31 	bl	8001154 <HAL_GetTick>
 80018f2:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80018f4:	e008      	b.n	8001908 <HAL_RCC_OscConfig+0x178>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80018f6:	f7ff fc2d 	bl	8001154 <HAL_GetTick>
 80018fa:	4602      	mov	r2, r0
 80018fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018fe:	1ad3      	subs	r3, r2, r3
 8001900:	2b64      	cmp	r3, #100	; 0x64
 8001902:	d901      	bls.n	8001908 <HAL_RCC_OscConfig+0x178>
          {
            return HAL_TIMEOUT;
 8001904:	2303      	movs	r3, #3
 8001906:	e36c      	b.n	8001fe2 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001908:	4b3f      	ldr	r3, [pc, #252]	; (8001a08 <HAL_RCC_OscConfig+0x278>)
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001910:	2b00      	cmp	r3, #0
 8001912:	d1f0      	bne.n	80018f6 <HAL_RCC_OscConfig+0x166>
 8001914:	e000      	b.n	8001918 <HAL_RCC_OscConfig+0x188>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001916:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	f003 0302 	and.w	r3, r3, #2
 8001920:	2b00      	cmp	r3, #0
 8001922:	f000 808c 	beq.w	8001a3e <HAL_RCC_OscConfig+0x2ae>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001926:	4b38      	ldr	r3, [pc, #224]	; (8001a08 <HAL_RCC_OscConfig+0x278>)
 8001928:	691b      	ldr	r3, [r3, #16]
 800192a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800192e:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001930:	4b35      	ldr	r3, [pc, #212]	; (8001a08 <HAL_RCC_OscConfig+0x278>)
 8001932:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001934:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8001936:	6a3b      	ldr	r3, [r7, #32]
 8001938:	2b00      	cmp	r3, #0
 800193a:	d007      	beq.n	800194c <HAL_RCC_OscConfig+0x1bc>
 800193c:	6a3b      	ldr	r3, [r7, #32]
 800193e:	2b18      	cmp	r3, #24
 8001940:	d137      	bne.n	80019b2 <HAL_RCC_OscConfig+0x222>
 8001942:	69fb      	ldr	r3, [r7, #28]
 8001944:	f003 0303 	and.w	r3, r3, #3
 8001948:	2b00      	cmp	r3, #0
 800194a:	d132      	bne.n	80019b2 <HAL_RCC_OscConfig+0x222>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800194c:	4b2e      	ldr	r3, [pc, #184]	; (8001a08 <HAL_RCC_OscConfig+0x278>)
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	f003 0304 	and.w	r3, r3, #4
 8001954:	2b00      	cmp	r3, #0
 8001956:	d005      	beq.n	8001964 <HAL_RCC_OscConfig+0x1d4>
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	68db      	ldr	r3, [r3, #12]
 800195c:	2b00      	cmp	r3, #0
 800195e:	d101      	bne.n	8001964 <HAL_RCC_OscConfig+0x1d4>
      {
        return HAL_ERROR;
 8001960:	2301      	movs	r3, #1
 8001962:	e33e      	b.n	8001fe2 <HAL_RCC_OscConfig+0x852>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8001964:	4b28      	ldr	r3, [pc, #160]	; (8001a08 <HAL_RCC_OscConfig+0x278>)
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	f023 0219 	bic.w	r2, r3, #25
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	68db      	ldr	r3, [r3, #12]
 8001970:	4925      	ldr	r1, [pc, #148]	; (8001a08 <HAL_RCC_OscConfig+0x278>)
 8001972:	4313      	orrs	r3, r2
 8001974:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001976:	f7ff fbed 	bl	8001154 <HAL_GetTick>
 800197a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800197c:	e008      	b.n	8001990 <HAL_RCC_OscConfig+0x200>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800197e:	f7ff fbe9 	bl	8001154 <HAL_GetTick>
 8001982:	4602      	mov	r2, r0
 8001984:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001986:	1ad3      	subs	r3, r2, r3
 8001988:	2b02      	cmp	r3, #2
 800198a:	d901      	bls.n	8001990 <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 800198c:	2303      	movs	r3, #3
 800198e:	e328      	b.n	8001fe2 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001990:	4b1d      	ldr	r3, [pc, #116]	; (8001a08 <HAL_RCC_OscConfig+0x278>)
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	f003 0304 	and.w	r3, r3, #4
 8001998:	2b00      	cmp	r3, #0
 800199a:	d0f0      	beq.n	800197e <HAL_RCC_OscConfig+0x1ee>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800199c:	4b1a      	ldr	r3, [pc, #104]	; (8001a08 <HAL_RCC_OscConfig+0x278>)
 800199e:	685b      	ldr	r3, [r3, #4]
 80019a0:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	691b      	ldr	r3, [r3, #16]
 80019a8:	061b      	lsls	r3, r3, #24
 80019aa:	4917      	ldr	r1, [pc, #92]	; (8001a08 <HAL_RCC_OscConfig+0x278>)
 80019ac:	4313      	orrs	r3, r2
 80019ae:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80019b0:	e045      	b.n	8001a3e <HAL_RCC_OscConfig+0x2ae>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	68db      	ldr	r3, [r3, #12]
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d028      	beq.n	8001a0c <HAL_RCC_OscConfig+0x27c>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80019ba:	4b13      	ldr	r3, [pc, #76]	; (8001a08 <HAL_RCC_OscConfig+0x278>)
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	f023 0219 	bic.w	r2, r3, #25
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	68db      	ldr	r3, [r3, #12]
 80019c6:	4910      	ldr	r1, [pc, #64]	; (8001a08 <HAL_RCC_OscConfig+0x278>)
 80019c8:	4313      	orrs	r3, r2
 80019ca:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019cc:	f7ff fbc2 	bl	8001154 <HAL_GetTick>
 80019d0:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80019d2:	e008      	b.n	80019e6 <HAL_RCC_OscConfig+0x256>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80019d4:	f7ff fbbe 	bl	8001154 <HAL_GetTick>
 80019d8:	4602      	mov	r2, r0
 80019da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019dc:	1ad3      	subs	r3, r2, r3
 80019de:	2b02      	cmp	r3, #2
 80019e0:	d901      	bls.n	80019e6 <HAL_RCC_OscConfig+0x256>
          {
            return HAL_TIMEOUT;
 80019e2:	2303      	movs	r3, #3
 80019e4:	e2fd      	b.n	8001fe2 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80019e6:	4b08      	ldr	r3, [pc, #32]	; (8001a08 <HAL_RCC_OscConfig+0x278>)
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	f003 0304 	and.w	r3, r3, #4
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d0f0      	beq.n	80019d4 <HAL_RCC_OscConfig+0x244>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80019f2:	4b05      	ldr	r3, [pc, #20]	; (8001a08 <HAL_RCC_OscConfig+0x278>)
 80019f4:	685b      	ldr	r3, [r3, #4]
 80019f6:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	691b      	ldr	r3, [r3, #16]
 80019fe:	061b      	lsls	r3, r3, #24
 8001a00:	4901      	ldr	r1, [pc, #4]	; (8001a08 <HAL_RCC_OscConfig+0x278>)
 8001a02:	4313      	orrs	r3, r2
 8001a04:	604b      	str	r3, [r1, #4]
 8001a06:	e01a      	b.n	8001a3e <HAL_RCC_OscConfig+0x2ae>
 8001a08:	58024400 	.word	0x58024400
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001a0c:	4b97      	ldr	r3, [pc, #604]	; (8001c6c <HAL_RCC_OscConfig+0x4dc>)
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	4a96      	ldr	r2, [pc, #600]	; (8001c6c <HAL_RCC_OscConfig+0x4dc>)
 8001a12:	f023 0301 	bic.w	r3, r3, #1
 8001a16:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a18:	f7ff fb9c 	bl	8001154 <HAL_GetTick>
 8001a1c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001a1e:	e008      	b.n	8001a32 <HAL_RCC_OscConfig+0x2a2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001a20:	f7ff fb98 	bl	8001154 <HAL_GetTick>
 8001a24:	4602      	mov	r2, r0
 8001a26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a28:	1ad3      	subs	r3, r2, r3
 8001a2a:	2b02      	cmp	r3, #2
 8001a2c:	d901      	bls.n	8001a32 <HAL_RCC_OscConfig+0x2a2>
          {
            return HAL_TIMEOUT;
 8001a2e:	2303      	movs	r3, #3
 8001a30:	e2d7      	b.n	8001fe2 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001a32:	4b8e      	ldr	r3, [pc, #568]	; (8001c6c <HAL_RCC_OscConfig+0x4dc>)
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	f003 0304 	and.w	r3, r3, #4
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d1f0      	bne.n	8001a20 <HAL_RCC_OscConfig+0x290>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	f003 0310 	and.w	r3, r3, #16
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d06a      	beq.n	8001b20 <HAL_RCC_OscConfig+0x390>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001a4a:	4b88      	ldr	r3, [pc, #544]	; (8001c6c <HAL_RCC_OscConfig+0x4dc>)
 8001a4c:	691b      	ldr	r3, [r3, #16]
 8001a4e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001a52:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001a54:	4b85      	ldr	r3, [pc, #532]	; (8001c6c <HAL_RCC_OscConfig+0x4dc>)
 8001a56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a58:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8001a5a:	69bb      	ldr	r3, [r7, #24]
 8001a5c:	2b08      	cmp	r3, #8
 8001a5e:	d007      	beq.n	8001a70 <HAL_RCC_OscConfig+0x2e0>
 8001a60:	69bb      	ldr	r3, [r7, #24]
 8001a62:	2b18      	cmp	r3, #24
 8001a64:	d11b      	bne.n	8001a9e <HAL_RCC_OscConfig+0x30e>
 8001a66:	697b      	ldr	r3, [r7, #20]
 8001a68:	f003 0303 	and.w	r3, r3, #3
 8001a6c:	2b01      	cmp	r3, #1
 8001a6e:	d116      	bne.n	8001a9e <HAL_RCC_OscConfig+0x30e>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001a70:	4b7e      	ldr	r3, [pc, #504]	; (8001c6c <HAL_RCC_OscConfig+0x4dc>)
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d005      	beq.n	8001a88 <HAL_RCC_OscConfig+0x2f8>
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	69db      	ldr	r3, [r3, #28]
 8001a80:	2b80      	cmp	r3, #128	; 0x80
 8001a82:	d001      	beq.n	8001a88 <HAL_RCC_OscConfig+0x2f8>
      {
        return HAL_ERROR;
 8001a84:	2301      	movs	r3, #1
 8001a86:	e2ac      	b.n	8001fe2 <HAL_RCC_OscConfig+0x852>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001a88:	4b78      	ldr	r3, [pc, #480]	; (8001c6c <HAL_RCC_OscConfig+0x4dc>)
 8001a8a:	68db      	ldr	r3, [r3, #12]
 8001a8c:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	6a1b      	ldr	r3, [r3, #32]
 8001a94:	061b      	lsls	r3, r3, #24
 8001a96:	4975      	ldr	r1, [pc, #468]	; (8001c6c <HAL_RCC_OscConfig+0x4dc>)
 8001a98:	4313      	orrs	r3, r2
 8001a9a:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001a9c:	e040      	b.n	8001b20 <HAL_RCC_OscConfig+0x390>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	69db      	ldr	r3, [r3, #28]
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d023      	beq.n	8001aee <HAL_RCC_OscConfig+0x35e>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8001aa6:	4b71      	ldr	r3, [pc, #452]	; (8001c6c <HAL_RCC_OscConfig+0x4dc>)
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	4a70      	ldr	r2, [pc, #448]	; (8001c6c <HAL_RCC_OscConfig+0x4dc>)
 8001aac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001ab0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ab2:	f7ff fb4f 	bl	8001154 <HAL_GetTick>
 8001ab6:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8001ab8:	e008      	b.n	8001acc <HAL_RCC_OscConfig+0x33c>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8001aba:	f7ff fb4b 	bl	8001154 <HAL_GetTick>
 8001abe:	4602      	mov	r2, r0
 8001ac0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ac2:	1ad3      	subs	r3, r2, r3
 8001ac4:	2b02      	cmp	r3, #2
 8001ac6:	d901      	bls.n	8001acc <HAL_RCC_OscConfig+0x33c>
          {
            return HAL_TIMEOUT;
 8001ac8:	2303      	movs	r3, #3
 8001aca:	e28a      	b.n	8001fe2 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8001acc:	4b67      	ldr	r3, [pc, #412]	; (8001c6c <HAL_RCC_OscConfig+0x4dc>)
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d0f0      	beq.n	8001aba <HAL_RCC_OscConfig+0x32a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001ad8:	4b64      	ldr	r3, [pc, #400]	; (8001c6c <HAL_RCC_OscConfig+0x4dc>)
 8001ada:	68db      	ldr	r3, [r3, #12]
 8001adc:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	6a1b      	ldr	r3, [r3, #32]
 8001ae4:	061b      	lsls	r3, r3, #24
 8001ae6:	4961      	ldr	r1, [pc, #388]	; (8001c6c <HAL_RCC_OscConfig+0x4dc>)
 8001ae8:	4313      	orrs	r3, r2
 8001aea:	60cb      	str	r3, [r1, #12]
 8001aec:	e018      	b.n	8001b20 <HAL_RCC_OscConfig+0x390>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8001aee:	4b5f      	ldr	r3, [pc, #380]	; (8001c6c <HAL_RCC_OscConfig+0x4dc>)
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	4a5e      	ldr	r2, [pc, #376]	; (8001c6c <HAL_RCC_OscConfig+0x4dc>)
 8001af4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001af8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001afa:	f7ff fb2b 	bl	8001154 <HAL_GetTick>
 8001afe:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8001b00:	e008      	b.n	8001b14 <HAL_RCC_OscConfig+0x384>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8001b02:	f7ff fb27 	bl	8001154 <HAL_GetTick>
 8001b06:	4602      	mov	r2, r0
 8001b08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b0a:	1ad3      	subs	r3, r2, r3
 8001b0c:	2b02      	cmp	r3, #2
 8001b0e:	d901      	bls.n	8001b14 <HAL_RCC_OscConfig+0x384>
          {
            return HAL_TIMEOUT;
 8001b10:	2303      	movs	r3, #3
 8001b12:	e266      	b.n	8001fe2 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8001b14:	4b55      	ldr	r3, [pc, #340]	; (8001c6c <HAL_RCC_OscConfig+0x4dc>)
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d1f0      	bne.n	8001b02 <HAL_RCC_OscConfig+0x372>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	f003 0308 	and.w	r3, r3, #8
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d036      	beq.n	8001b9a <HAL_RCC_OscConfig+0x40a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	695b      	ldr	r3, [r3, #20]
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d019      	beq.n	8001b68 <HAL_RCC_OscConfig+0x3d8>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001b34:	4b4d      	ldr	r3, [pc, #308]	; (8001c6c <HAL_RCC_OscConfig+0x4dc>)
 8001b36:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001b38:	4a4c      	ldr	r2, [pc, #304]	; (8001c6c <HAL_RCC_OscConfig+0x4dc>)
 8001b3a:	f043 0301 	orr.w	r3, r3, #1
 8001b3e:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b40:	f7ff fb08 	bl	8001154 <HAL_GetTick>
 8001b44:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001b46:	e008      	b.n	8001b5a <HAL_RCC_OscConfig+0x3ca>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001b48:	f7ff fb04 	bl	8001154 <HAL_GetTick>
 8001b4c:	4602      	mov	r2, r0
 8001b4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b50:	1ad3      	subs	r3, r2, r3
 8001b52:	2b02      	cmp	r3, #2
 8001b54:	d901      	bls.n	8001b5a <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 8001b56:	2303      	movs	r3, #3
 8001b58:	e243      	b.n	8001fe2 <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001b5a:	4b44      	ldr	r3, [pc, #272]	; (8001c6c <HAL_RCC_OscConfig+0x4dc>)
 8001b5c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001b5e:	f003 0302 	and.w	r3, r3, #2
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d0f0      	beq.n	8001b48 <HAL_RCC_OscConfig+0x3b8>
 8001b66:	e018      	b.n	8001b9a <HAL_RCC_OscConfig+0x40a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001b68:	4b40      	ldr	r3, [pc, #256]	; (8001c6c <HAL_RCC_OscConfig+0x4dc>)
 8001b6a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001b6c:	4a3f      	ldr	r2, [pc, #252]	; (8001c6c <HAL_RCC_OscConfig+0x4dc>)
 8001b6e:	f023 0301 	bic.w	r3, r3, #1
 8001b72:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b74:	f7ff faee 	bl	8001154 <HAL_GetTick>
 8001b78:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001b7a:	e008      	b.n	8001b8e <HAL_RCC_OscConfig+0x3fe>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001b7c:	f7ff faea 	bl	8001154 <HAL_GetTick>
 8001b80:	4602      	mov	r2, r0
 8001b82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b84:	1ad3      	subs	r3, r2, r3
 8001b86:	2b02      	cmp	r3, #2
 8001b88:	d901      	bls.n	8001b8e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8001b8a:	2303      	movs	r3, #3
 8001b8c:	e229      	b.n	8001fe2 <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001b8e:	4b37      	ldr	r3, [pc, #220]	; (8001c6c <HAL_RCC_OscConfig+0x4dc>)
 8001b90:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001b92:	f003 0302 	and.w	r3, r3, #2
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d1f0      	bne.n	8001b7c <HAL_RCC_OscConfig+0x3ec>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	f003 0320 	and.w	r3, r3, #32
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d036      	beq.n	8001c14 <HAL_RCC_OscConfig+0x484>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	699b      	ldr	r3, [r3, #24]
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d019      	beq.n	8001be2 <HAL_RCC_OscConfig+0x452>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001bae:	4b2f      	ldr	r3, [pc, #188]	; (8001c6c <HAL_RCC_OscConfig+0x4dc>)
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	4a2e      	ldr	r2, [pc, #184]	; (8001c6c <HAL_RCC_OscConfig+0x4dc>)
 8001bb4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001bb8:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8001bba:	f7ff facb 	bl	8001154 <HAL_GetTick>
 8001bbe:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001bc0:	e008      	b.n	8001bd4 <HAL_RCC_OscConfig+0x444>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001bc2:	f7ff fac7 	bl	8001154 <HAL_GetTick>
 8001bc6:	4602      	mov	r2, r0
 8001bc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bca:	1ad3      	subs	r3, r2, r3
 8001bcc:	2b02      	cmp	r3, #2
 8001bce:	d901      	bls.n	8001bd4 <HAL_RCC_OscConfig+0x444>
        {
          return HAL_TIMEOUT;
 8001bd0:	2303      	movs	r3, #3
 8001bd2:	e206      	b.n	8001fe2 <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001bd4:	4b25      	ldr	r3, [pc, #148]	; (8001c6c <HAL_RCC_OscConfig+0x4dc>)
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d0f0      	beq.n	8001bc2 <HAL_RCC_OscConfig+0x432>
 8001be0:	e018      	b.n	8001c14 <HAL_RCC_OscConfig+0x484>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001be2:	4b22      	ldr	r3, [pc, #136]	; (8001c6c <HAL_RCC_OscConfig+0x4dc>)
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	4a21      	ldr	r2, [pc, #132]	; (8001c6c <HAL_RCC_OscConfig+0x4dc>)
 8001be8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001bec:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8001bee:	f7ff fab1 	bl	8001154 <HAL_GetTick>
 8001bf2:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001bf4:	e008      	b.n	8001c08 <HAL_RCC_OscConfig+0x478>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001bf6:	f7ff faad 	bl	8001154 <HAL_GetTick>
 8001bfa:	4602      	mov	r2, r0
 8001bfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bfe:	1ad3      	subs	r3, r2, r3
 8001c00:	2b02      	cmp	r3, #2
 8001c02:	d901      	bls.n	8001c08 <HAL_RCC_OscConfig+0x478>
        {
          return HAL_TIMEOUT;
 8001c04:	2303      	movs	r3, #3
 8001c06:	e1ec      	b.n	8001fe2 <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001c08:	4b18      	ldr	r3, [pc, #96]	; (8001c6c <HAL_RCC_OscConfig+0x4dc>)
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d1f0      	bne.n	8001bf6 <HAL_RCC_OscConfig+0x466>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	f003 0304 	and.w	r3, r3, #4
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	f000 80af 	beq.w	8001d80 <HAL_RCC_OscConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8001c22:	4b13      	ldr	r3, [pc, #76]	; (8001c70 <HAL_RCC_OscConfig+0x4e0>)
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	4a12      	ldr	r2, [pc, #72]	; (8001c70 <HAL_RCC_OscConfig+0x4e0>)
 8001c28:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c2c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001c2e:	f7ff fa91 	bl	8001154 <HAL_GetTick>
 8001c32:	6278      	str	r0, [r7, #36]	; 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001c34:	e008      	b.n	8001c48 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001c36:	f7ff fa8d 	bl	8001154 <HAL_GetTick>
 8001c3a:	4602      	mov	r2, r0
 8001c3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c3e:	1ad3      	subs	r3, r2, r3
 8001c40:	2b64      	cmp	r3, #100	; 0x64
 8001c42:	d901      	bls.n	8001c48 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_TIMEOUT;
 8001c44:	2303      	movs	r3, #3
 8001c46:	e1cc      	b.n	8001fe2 <HAL_RCC_OscConfig+0x852>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001c48:	4b09      	ldr	r3, [pc, #36]	; (8001c70 <HAL_RCC_OscConfig+0x4e0>)
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d0f0      	beq.n	8001c36 <HAL_RCC_OscConfig+0x4a6>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	689b      	ldr	r3, [r3, #8]
 8001c58:	2b01      	cmp	r3, #1
 8001c5a:	d10b      	bne.n	8001c74 <HAL_RCC_OscConfig+0x4e4>
 8001c5c:	4b03      	ldr	r3, [pc, #12]	; (8001c6c <HAL_RCC_OscConfig+0x4dc>)
 8001c5e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001c60:	4a02      	ldr	r2, [pc, #8]	; (8001c6c <HAL_RCC_OscConfig+0x4dc>)
 8001c62:	f043 0301 	orr.w	r3, r3, #1
 8001c66:	6713      	str	r3, [r2, #112]	; 0x70
 8001c68:	e05b      	b.n	8001d22 <HAL_RCC_OscConfig+0x592>
 8001c6a:	bf00      	nop
 8001c6c:	58024400 	.word	0x58024400
 8001c70:	58024800 	.word	0x58024800
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	689b      	ldr	r3, [r3, #8]
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d112      	bne.n	8001ca2 <HAL_RCC_OscConfig+0x512>
 8001c7c:	4b9d      	ldr	r3, [pc, #628]	; (8001ef4 <HAL_RCC_OscConfig+0x764>)
 8001c7e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001c80:	4a9c      	ldr	r2, [pc, #624]	; (8001ef4 <HAL_RCC_OscConfig+0x764>)
 8001c82:	f023 0301 	bic.w	r3, r3, #1
 8001c86:	6713      	str	r3, [r2, #112]	; 0x70
 8001c88:	4b9a      	ldr	r3, [pc, #616]	; (8001ef4 <HAL_RCC_OscConfig+0x764>)
 8001c8a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001c8c:	4a99      	ldr	r2, [pc, #612]	; (8001ef4 <HAL_RCC_OscConfig+0x764>)
 8001c8e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001c92:	6713      	str	r3, [r2, #112]	; 0x70
 8001c94:	4b97      	ldr	r3, [pc, #604]	; (8001ef4 <HAL_RCC_OscConfig+0x764>)
 8001c96:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001c98:	4a96      	ldr	r2, [pc, #600]	; (8001ef4 <HAL_RCC_OscConfig+0x764>)
 8001c9a:	f023 0304 	bic.w	r3, r3, #4
 8001c9e:	6713      	str	r3, [r2, #112]	; 0x70
 8001ca0:	e03f      	b.n	8001d22 <HAL_RCC_OscConfig+0x592>
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	689b      	ldr	r3, [r3, #8]
 8001ca6:	2b05      	cmp	r3, #5
 8001ca8:	d112      	bne.n	8001cd0 <HAL_RCC_OscConfig+0x540>
 8001caa:	4b92      	ldr	r3, [pc, #584]	; (8001ef4 <HAL_RCC_OscConfig+0x764>)
 8001cac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001cae:	4a91      	ldr	r2, [pc, #580]	; (8001ef4 <HAL_RCC_OscConfig+0x764>)
 8001cb0:	f043 0304 	orr.w	r3, r3, #4
 8001cb4:	6713      	str	r3, [r2, #112]	; 0x70
 8001cb6:	4b8f      	ldr	r3, [pc, #572]	; (8001ef4 <HAL_RCC_OscConfig+0x764>)
 8001cb8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001cba:	4a8e      	ldr	r2, [pc, #568]	; (8001ef4 <HAL_RCC_OscConfig+0x764>)
 8001cbc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001cc0:	6713      	str	r3, [r2, #112]	; 0x70
 8001cc2:	4b8c      	ldr	r3, [pc, #560]	; (8001ef4 <HAL_RCC_OscConfig+0x764>)
 8001cc4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001cc6:	4a8b      	ldr	r2, [pc, #556]	; (8001ef4 <HAL_RCC_OscConfig+0x764>)
 8001cc8:	f043 0301 	orr.w	r3, r3, #1
 8001ccc:	6713      	str	r3, [r2, #112]	; 0x70
 8001cce:	e028      	b.n	8001d22 <HAL_RCC_OscConfig+0x592>
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	689b      	ldr	r3, [r3, #8]
 8001cd4:	2b85      	cmp	r3, #133	; 0x85
 8001cd6:	d112      	bne.n	8001cfe <HAL_RCC_OscConfig+0x56e>
 8001cd8:	4b86      	ldr	r3, [pc, #536]	; (8001ef4 <HAL_RCC_OscConfig+0x764>)
 8001cda:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001cdc:	4a85      	ldr	r2, [pc, #532]	; (8001ef4 <HAL_RCC_OscConfig+0x764>)
 8001cde:	f043 0304 	orr.w	r3, r3, #4
 8001ce2:	6713      	str	r3, [r2, #112]	; 0x70
 8001ce4:	4b83      	ldr	r3, [pc, #524]	; (8001ef4 <HAL_RCC_OscConfig+0x764>)
 8001ce6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001ce8:	4a82      	ldr	r2, [pc, #520]	; (8001ef4 <HAL_RCC_OscConfig+0x764>)
 8001cea:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001cee:	6713      	str	r3, [r2, #112]	; 0x70
 8001cf0:	4b80      	ldr	r3, [pc, #512]	; (8001ef4 <HAL_RCC_OscConfig+0x764>)
 8001cf2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001cf4:	4a7f      	ldr	r2, [pc, #508]	; (8001ef4 <HAL_RCC_OscConfig+0x764>)
 8001cf6:	f043 0301 	orr.w	r3, r3, #1
 8001cfa:	6713      	str	r3, [r2, #112]	; 0x70
 8001cfc:	e011      	b.n	8001d22 <HAL_RCC_OscConfig+0x592>
 8001cfe:	4b7d      	ldr	r3, [pc, #500]	; (8001ef4 <HAL_RCC_OscConfig+0x764>)
 8001d00:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001d02:	4a7c      	ldr	r2, [pc, #496]	; (8001ef4 <HAL_RCC_OscConfig+0x764>)
 8001d04:	f023 0301 	bic.w	r3, r3, #1
 8001d08:	6713      	str	r3, [r2, #112]	; 0x70
 8001d0a:	4b7a      	ldr	r3, [pc, #488]	; (8001ef4 <HAL_RCC_OscConfig+0x764>)
 8001d0c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001d0e:	4a79      	ldr	r2, [pc, #484]	; (8001ef4 <HAL_RCC_OscConfig+0x764>)
 8001d10:	f023 0304 	bic.w	r3, r3, #4
 8001d14:	6713      	str	r3, [r2, #112]	; 0x70
 8001d16:	4b77      	ldr	r3, [pc, #476]	; (8001ef4 <HAL_RCC_OscConfig+0x764>)
 8001d18:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001d1a:	4a76      	ldr	r2, [pc, #472]	; (8001ef4 <HAL_RCC_OscConfig+0x764>)
 8001d1c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001d20:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	689b      	ldr	r3, [r3, #8]
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d015      	beq.n	8001d56 <HAL_RCC_OscConfig+0x5c6>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d2a:	f7ff fa13 	bl	8001154 <HAL_GetTick>
 8001d2e:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001d30:	e00a      	b.n	8001d48 <HAL_RCC_OscConfig+0x5b8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d32:	f7ff fa0f 	bl	8001154 <HAL_GetTick>
 8001d36:	4602      	mov	r2, r0
 8001d38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d3a:	1ad3      	subs	r3, r2, r3
 8001d3c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d40:	4293      	cmp	r3, r2
 8001d42:	d901      	bls.n	8001d48 <HAL_RCC_OscConfig+0x5b8>
        {
          return HAL_TIMEOUT;
 8001d44:	2303      	movs	r3, #3
 8001d46:	e14c      	b.n	8001fe2 <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001d48:	4b6a      	ldr	r3, [pc, #424]	; (8001ef4 <HAL_RCC_OscConfig+0x764>)
 8001d4a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001d4c:	f003 0302 	and.w	r3, r3, #2
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d0ee      	beq.n	8001d32 <HAL_RCC_OscConfig+0x5a2>
 8001d54:	e014      	b.n	8001d80 <HAL_RCC_OscConfig+0x5f0>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d56:	f7ff f9fd 	bl	8001154 <HAL_GetTick>
 8001d5a:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001d5c:	e00a      	b.n	8001d74 <HAL_RCC_OscConfig+0x5e4>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d5e:	f7ff f9f9 	bl	8001154 <HAL_GetTick>
 8001d62:	4602      	mov	r2, r0
 8001d64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d66:	1ad3      	subs	r3, r2, r3
 8001d68:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d6c:	4293      	cmp	r3, r2
 8001d6e:	d901      	bls.n	8001d74 <HAL_RCC_OscConfig+0x5e4>
        {
          return HAL_TIMEOUT;
 8001d70:	2303      	movs	r3, #3
 8001d72:	e136      	b.n	8001fe2 <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001d74:	4b5f      	ldr	r3, [pc, #380]	; (8001ef4 <HAL_RCC_OscConfig+0x764>)
 8001d76:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001d78:	f003 0302 	and.w	r3, r3, #2
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d1ee      	bne.n	8001d5e <HAL_RCC_OscConfig+0x5ce>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	f000 812b 	beq.w	8001fe0 <HAL_RCC_OscConfig+0x850>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8001d8a:	4b5a      	ldr	r3, [pc, #360]	; (8001ef4 <HAL_RCC_OscConfig+0x764>)
 8001d8c:	691b      	ldr	r3, [r3, #16]
 8001d8e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001d92:	2b18      	cmp	r3, #24
 8001d94:	f000 80bb 	beq.w	8001f0e <HAL_RCC_OscConfig+0x77e>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d9c:	2b02      	cmp	r3, #2
 8001d9e:	f040 8095 	bne.w	8001ecc <HAL_RCC_OscConfig+0x73c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001da2:	4b54      	ldr	r3, [pc, #336]	; (8001ef4 <HAL_RCC_OscConfig+0x764>)
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	4a53      	ldr	r2, [pc, #332]	; (8001ef4 <HAL_RCC_OscConfig+0x764>)
 8001da8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001dac:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001dae:	f7ff f9d1 	bl	8001154 <HAL_GetTick>
 8001db2:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001db4:	e008      	b.n	8001dc8 <HAL_RCC_OscConfig+0x638>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001db6:	f7ff f9cd 	bl	8001154 <HAL_GetTick>
 8001dba:	4602      	mov	r2, r0
 8001dbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dbe:	1ad3      	subs	r3, r2, r3
 8001dc0:	2b02      	cmp	r3, #2
 8001dc2:	d901      	bls.n	8001dc8 <HAL_RCC_OscConfig+0x638>
          {
            return HAL_TIMEOUT;
 8001dc4:	2303      	movs	r3, #3
 8001dc6:	e10c      	b.n	8001fe2 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001dc8:	4b4a      	ldr	r3, [pc, #296]	; (8001ef4 <HAL_RCC_OscConfig+0x764>)
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d1f0      	bne.n	8001db6 <HAL_RCC_OscConfig+0x626>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001dd4:	4b47      	ldr	r3, [pc, #284]	; (8001ef4 <HAL_RCC_OscConfig+0x764>)
 8001dd6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001dd8:	4b47      	ldr	r3, [pc, #284]	; (8001ef8 <HAL_RCC_OscConfig+0x768>)
 8001dda:	4013      	ands	r3, r2
 8001ddc:	687a      	ldr	r2, [r7, #4]
 8001dde:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8001de0:	687a      	ldr	r2, [r7, #4]
 8001de2:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8001de4:	0112      	lsls	r2, r2, #4
 8001de6:	430a      	orrs	r2, r1
 8001de8:	4942      	ldr	r1, [pc, #264]	; (8001ef4 <HAL_RCC_OscConfig+0x764>)
 8001dea:	4313      	orrs	r3, r2
 8001dec:	628b      	str	r3, [r1, #40]	; 0x28
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001df2:	3b01      	subs	r3, #1
 8001df4:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001dfc:	3b01      	subs	r3, #1
 8001dfe:	025b      	lsls	r3, r3, #9
 8001e00:	b29b      	uxth	r3, r3
 8001e02:	431a      	orrs	r2, r3
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001e08:	3b01      	subs	r3, #1
 8001e0a:	041b      	lsls	r3, r3, #16
 8001e0c:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8001e10:	431a      	orrs	r2, r3
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e16:	3b01      	subs	r3, #1
 8001e18:	061b      	lsls	r3, r3, #24
 8001e1a:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8001e1e:	4935      	ldr	r1, [pc, #212]	; (8001ef4 <HAL_RCC_OscConfig+0x764>)
 8001e20:	4313      	orrs	r3, r2
 8001e22:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8001e24:	4b33      	ldr	r3, [pc, #204]	; (8001ef4 <HAL_RCC_OscConfig+0x764>)
 8001e26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e28:	4a32      	ldr	r2, [pc, #200]	; (8001ef4 <HAL_RCC_OscConfig+0x764>)
 8001e2a:	f023 0301 	bic.w	r3, r3, #1
 8001e2e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8001e30:	4b30      	ldr	r3, [pc, #192]	; (8001ef4 <HAL_RCC_OscConfig+0x764>)
 8001e32:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001e34:	4b31      	ldr	r3, [pc, #196]	; (8001efc <HAL_RCC_OscConfig+0x76c>)
 8001e36:	4013      	ands	r3, r2
 8001e38:	687a      	ldr	r2, [r7, #4]
 8001e3a:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8001e3c:	00d2      	lsls	r2, r2, #3
 8001e3e:	492d      	ldr	r1, [pc, #180]	; (8001ef4 <HAL_RCC_OscConfig+0x764>)
 8001e40:	4313      	orrs	r3, r2
 8001e42:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8001e44:	4b2b      	ldr	r3, [pc, #172]	; (8001ef4 <HAL_RCC_OscConfig+0x764>)
 8001e46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e48:	f023 020c 	bic.w	r2, r3, #12
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e50:	4928      	ldr	r1, [pc, #160]	; (8001ef4 <HAL_RCC_OscConfig+0x764>)
 8001e52:	4313      	orrs	r3, r2
 8001e54:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8001e56:	4b27      	ldr	r3, [pc, #156]	; (8001ef4 <HAL_RCC_OscConfig+0x764>)
 8001e58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e5a:	f023 0202 	bic.w	r2, r3, #2
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e62:	4924      	ldr	r1, [pc, #144]	; (8001ef4 <HAL_RCC_OscConfig+0x764>)
 8001e64:	4313      	orrs	r3, r2
 8001e66:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8001e68:	4b22      	ldr	r3, [pc, #136]	; (8001ef4 <HAL_RCC_OscConfig+0x764>)
 8001e6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e6c:	4a21      	ldr	r2, [pc, #132]	; (8001ef4 <HAL_RCC_OscConfig+0x764>)
 8001e6e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001e72:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8001e74:	4b1f      	ldr	r3, [pc, #124]	; (8001ef4 <HAL_RCC_OscConfig+0x764>)
 8001e76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e78:	4a1e      	ldr	r2, [pc, #120]	; (8001ef4 <HAL_RCC_OscConfig+0x764>)
 8001e7a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001e7e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8001e80:	4b1c      	ldr	r3, [pc, #112]	; (8001ef4 <HAL_RCC_OscConfig+0x764>)
 8001e82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e84:	4a1b      	ldr	r2, [pc, #108]	; (8001ef4 <HAL_RCC_OscConfig+0x764>)
 8001e86:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001e8a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8001e8c:	4b19      	ldr	r3, [pc, #100]	; (8001ef4 <HAL_RCC_OscConfig+0x764>)
 8001e8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e90:	4a18      	ldr	r2, [pc, #96]	; (8001ef4 <HAL_RCC_OscConfig+0x764>)
 8001e92:	f043 0301 	orr.w	r3, r3, #1
 8001e96:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001e98:	4b16      	ldr	r3, [pc, #88]	; (8001ef4 <HAL_RCC_OscConfig+0x764>)
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	4a15      	ldr	r2, [pc, #84]	; (8001ef4 <HAL_RCC_OscConfig+0x764>)
 8001e9e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001ea2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ea4:	f7ff f956 	bl	8001154 <HAL_GetTick>
 8001ea8:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001eaa:	e008      	b.n	8001ebe <HAL_RCC_OscConfig+0x72e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001eac:	f7ff f952 	bl	8001154 <HAL_GetTick>
 8001eb0:	4602      	mov	r2, r0
 8001eb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001eb4:	1ad3      	subs	r3, r2, r3
 8001eb6:	2b02      	cmp	r3, #2
 8001eb8:	d901      	bls.n	8001ebe <HAL_RCC_OscConfig+0x72e>
          {
            return HAL_TIMEOUT;
 8001eba:	2303      	movs	r3, #3
 8001ebc:	e091      	b.n	8001fe2 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001ebe:	4b0d      	ldr	r3, [pc, #52]	; (8001ef4 <HAL_RCC_OscConfig+0x764>)
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d0f0      	beq.n	8001eac <HAL_RCC_OscConfig+0x71c>
 8001eca:	e089      	b.n	8001fe0 <HAL_RCC_OscConfig+0x850>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ecc:	4b09      	ldr	r3, [pc, #36]	; (8001ef4 <HAL_RCC_OscConfig+0x764>)
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	4a08      	ldr	r2, [pc, #32]	; (8001ef4 <HAL_RCC_OscConfig+0x764>)
 8001ed2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001ed6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ed8:	f7ff f93c 	bl	8001154 <HAL_GetTick>
 8001edc:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001ede:	e00f      	b.n	8001f00 <HAL_RCC_OscConfig+0x770>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ee0:	f7ff f938 	bl	8001154 <HAL_GetTick>
 8001ee4:	4602      	mov	r2, r0
 8001ee6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ee8:	1ad3      	subs	r3, r2, r3
 8001eea:	2b02      	cmp	r3, #2
 8001eec:	d908      	bls.n	8001f00 <HAL_RCC_OscConfig+0x770>
          {
            return HAL_TIMEOUT;
 8001eee:	2303      	movs	r3, #3
 8001ef0:	e077      	b.n	8001fe2 <HAL_RCC_OscConfig+0x852>
 8001ef2:	bf00      	nop
 8001ef4:	58024400 	.word	0x58024400
 8001ef8:	fffffc0c 	.word	0xfffffc0c
 8001efc:	ffff0007 	.word	0xffff0007
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001f00:	4b3a      	ldr	r3, [pc, #232]	; (8001fec <HAL_RCC_OscConfig+0x85c>)
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d1e9      	bne.n	8001ee0 <HAL_RCC_OscConfig+0x750>
 8001f0c:	e068      	b.n	8001fe0 <HAL_RCC_OscConfig+0x850>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8001f0e:	4b37      	ldr	r3, [pc, #220]	; (8001fec <HAL_RCC_OscConfig+0x85c>)
 8001f10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f12:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8001f14:	4b35      	ldr	r3, [pc, #212]	; (8001fec <HAL_RCC_OscConfig+0x85c>)
 8001f16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f18:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f1e:	2b01      	cmp	r3, #1
 8001f20:	d031      	beq.n	8001f86 <HAL_RCC_OscConfig+0x7f6>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f22:	693b      	ldr	r3, [r7, #16]
 8001f24:	f003 0203 	and.w	r2, r3, #3
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001f2c:	429a      	cmp	r2, r3
 8001f2e:	d12a      	bne.n	8001f86 <HAL_RCC_OscConfig+0x7f6>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8001f30:	693b      	ldr	r3, [r7, #16]
 8001f32:	091b      	lsrs	r3, r3, #4
 8001f34:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f3c:	429a      	cmp	r2, r3
 8001f3e:	d122      	bne.n	8001f86 <HAL_RCC_OscConfig+0x7f6>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f4a:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8001f4c:	429a      	cmp	r2, r3
 8001f4e:	d11a      	bne.n	8001f86 <HAL_RCC_OscConfig+0x7f6>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	0a5b      	lsrs	r3, r3, #9
 8001f54:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001f5c:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8001f5e:	429a      	cmp	r2, r3
 8001f60:	d111      	bne.n	8001f86 <HAL_RCC_OscConfig+0x7f6>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	0c1b      	lsrs	r3, r3, #16
 8001f66:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001f6e:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8001f70:	429a      	cmp	r2, r3
 8001f72:	d108      	bne.n	8001f86 <HAL_RCC_OscConfig+0x7f6>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	0e1b      	lsrs	r3, r3, #24
 8001f78:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001f80:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8001f82:	429a      	cmp	r2, r3
 8001f84:	d001      	beq.n	8001f8a <HAL_RCC_OscConfig+0x7fa>
      {
        return HAL_ERROR;
 8001f86:	2301      	movs	r3, #1
 8001f88:	e02b      	b.n	8001fe2 <HAL_RCC_OscConfig+0x852>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8001f8a:	4b18      	ldr	r3, [pc, #96]	; (8001fec <HAL_RCC_OscConfig+0x85c>)
 8001f8c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001f8e:	08db      	lsrs	r3, r3, #3
 8001f90:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8001f94:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001f9a:	693a      	ldr	r2, [r7, #16]
 8001f9c:	429a      	cmp	r2, r3
 8001f9e:	d01f      	beq.n	8001fe0 <HAL_RCC_OscConfig+0x850>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8001fa0:	4b12      	ldr	r3, [pc, #72]	; (8001fec <HAL_RCC_OscConfig+0x85c>)
 8001fa2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fa4:	4a11      	ldr	r2, [pc, #68]	; (8001fec <HAL_RCC_OscConfig+0x85c>)
 8001fa6:	f023 0301 	bic.w	r3, r3, #1
 8001faa:	62d3      	str	r3, [r2, #44]	; 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001fac:	f7ff f8d2 	bl	8001154 <HAL_GetTick>
 8001fb0:	6278      	str	r0, [r7, #36]	; 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8001fb2:	bf00      	nop
 8001fb4:	f7ff f8ce 	bl	8001154 <HAL_GetTick>
 8001fb8:	4602      	mov	r2, r0
 8001fba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fbc:	4293      	cmp	r3, r2
 8001fbe:	d0f9      	beq.n	8001fb4 <HAL_RCC_OscConfig+0x824>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8001fc0:	4b0a      	ldr	r3, [pc, #40]	; (8001fec <HAL_RCC_OscConfig+0x85c>)
 8001fc2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001fc4:	4b0a      	ldr	r3, [pc, #40]	; (8001ff0 <HAL_RCC_OscConfig+0x860>)
 8001fc6:	4013      	ands	r3, r2
 8001fc8:	687a      	ldr	r2, [r7, #4]
 8001fca:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8001fcc:	00d2      	lsls	r2, r2, #3
 8001fce:	4907      	ldr	r1, [pc, #28]	; (8001fec <HAL_RCC_OscConfig+0x85c>)
 8001fd0:	4313      	orrs	r3, r2
 8001fd2:	634b      	str	r3, [r1, #52]	; 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8001fd4:	4b05      	ldr	r3, [pc, #20]	; (8001fec <HAL_RCC_OscConfig+0x85c>)
 8001fd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fd8:	4a04      	ldr	r2, [pc, #16]	; (8001fec <HAL_RCC_OscConfig+0x85c>)
 8001fda:	f043 0301 	orr.w	r3, r3, #1
 8001fde:	62d3      	str	r3, [r2, #44]	; 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8001fe0:	2300      	movs	r3, #0
}
 8001fe2:	4618      	mov	r0, r3
 8001fe4:	3730      	adds	r7, #48	; 0x30
 8001fe6:	46bd      	mov	sp, r7
 8001fe8:	bd80      	pop	{r7, pc}
 8001fea:	bf00      	nop
 8001fec:	58024400 	.word	0x58024400
 8001ff0:	ffff0007 	.word	0xffff0007

08001ff4 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	b086      	sub	sp, #24
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	6078      	str	r0, [r7, #4]
 8001ffc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	2b00      	cmp	r3, #0
 8002002:	d101      	bne.n	8002008 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002004:	2301      	movs	r3, #1
 8002006:	e19c      	b.n	8002342 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002008:	4b8a      	ldr	r3, [pc, #552]	; (8002234 <HAL_RCC_ClockConfig+0x240>)
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	f003 030f 	and.w	r3, r3, #15
 8002010:	683a      	ldr	r2, [r7, #0]
 8002012:	429a      	cmp	r2, r3
 8002014:	d910      	bls.n	8002038 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002016:	4b87      	ldr	r3, [pc, #540]	; (8002234 <HAL_RCC_ClockConfig+0x240>)
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	f023 020f 	bic.w	r2, r3, #15
 800201e:	4985      	ldr	r1, [pc, #532]	; (8002234 <HAL_RCC_ClockConfig+0x240>)
 8002020:	683b      	ldr	r3, [r7, #0]
 8002022:	4313      	orrs	r3, r2
 8002024:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002026:	4b83      	ldr	r3, [pc, #524]	; (8002234 <HAL_RCC_ClockConfig+0x240>)
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	f003 030f 	and.w	r3, r3, #15
 800202e:	683a      	ldr	r2, [r7, #0]
 8002030:	429a      	cmp	r2, r3
 8002032:	d001      	beq.n	8002038 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002034:	2301      	movs	r3, #1
 8002036:	e184      	b.n	8002342 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	f003 0304 	and.w	r3, r3, #4
 8002040:	2b00      	cmp	r3, #0
 8002042:	d010      	beq.n	8002066 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
    }
#else
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->CDCFGR1 & RCC_CDCFGR1_CDPPRE))
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	691a      	ldr	r2, [r3, #16]
 8002048:	4b7b      	ldr	r3, [pc, #492]	; (8002238 <HAL_RCC_ClockConfig+0x244>)
 800204a:	699b      	ldr	r3, [r3, #24]
 800204c:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002050:	429a      	cmp	r2, r3
 8002052:	d908      	bls.n	8002066 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_CDPCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDPPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002054:	4b78      	ldr	r3, [pc, #480]	; (8002238 <HAL_RCC_ClockConfig+0x244>)
 8002056:	699b      	ldr	r3, [r3, #24]
 8002058:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	691b      	ldr	r3, [r3, #16]
 8002060:	4975      	ldr	r1, [pc, #468]	; (8002238 <HAL_RCC_ClockConfig+0x244>)
 8002062:	4313      	orrs	r3, r2
 8002064:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	f003 0308 	and.w	r3, r3, #8
 800206e:	2b00      	cmp	r3, #0
 8002070:	d010      	beq.n	8002094 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1))
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	695a      	ldr	r2, [r3, #20]
 8002076:	4b70      	ldr	r3, [pc, #448]	; (8002238 <HAL_RCC_ClockConfig+0x244>)
 8002078:	69db      	ldr	r3, [r3, #28]
 800207a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800207e:	429a      	cmp	r2, r3
 8002080:	d908      	bls.n	8002094 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002082:	4b6d      	ldr	r3, [pc, #436]	; (8002238 <HAL_RCC_ClockConfig+0x244>)
 8002084:	69db      	ldr	r3, [r3, #28]
 8002086:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	695b      	ldr	r3, [r3, #20]
 800208e:	496a      	ldr	r1, [pc, #424]	; (8002238 <HAL_RCC_ClockConfig+0x244>)
 8002090:	4313      	orrs	r3, r2
 8002092:	61cb      	str	r3, [r1, #28]
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	f003 0310 	and.w	r3, r3, #16
 800209c:	2b00      	cmp	r3, #0
 800209e:	d010      	beq.n	80020c2 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2))
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	699a      	ldr	r2, [r3, #24]
 80020a4:	4b64      	ldr	r3, [pc, #400]	; (8002238 <HAL_RCC_ClockConfig+0x244>)
 80020a6:	69db      	ldr	r3, [r3, #28]
 80020a8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80020ac:	429a      	cmp	r2, r3
 80020ae:	d908      	bls.n	80020c2 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80020b0:	4b61      	ldr	r3, [pc, #388]	; (8002238 <HAL_RCC_ClockConfig+0x244>)
 80020b2:	69db      	ldr	r3, [r3, #28]
 80020b4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	699b      	ldr	r3, [r3, #24]
 80020bc:	495e      	ldr	r1, [pc, #376]	; (8002238 <HAL_RCC_ClockConfig+0x244>)
 80020be:	4313      	orrs	r3, r2
 80020c0:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	f003 0320 	and.w	r3, r3, #32
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d010      	beq.n	80020f0 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE))
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	69da      	ldr	r2, [r3, #28]
 80020d2:	4b59      	ldr	r3, [pc, #356]	; (8002238 <HAL_RCC_ClockConfig+0x244>)
 80020d4:	6a1b      	ldr	r3, [r3, #32]
 80020d6:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80020da:	429a      	cmp	r2, r3
 80020dc:	d908      	bls.n	80020f0 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->SRDCFGR, RCC_SRDCFGR_SRDPPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80020de:	4b56      	ldr	r3, [pc, #344]	; (8002238 <HAL_RCC_ClockConfig+0x244>)
 80020e0:	6a1b      	ldr	r3, [r3, #32]
 80020e2:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	69db      	ldr	r3, [r3, #28]
 80020ea:	4953      	ldr	r1, [pc, #332]	; (8002238 <HAL_RCC_ClockConfig+0x244>)
 80020ec:	4313      	orrs	r3, r2
 80020ee:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	f003 0302 	and.w	r3, r3, #2
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d010      	beq.n	800211e <HAL_RCC_ClockConfig+0x12a>
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
    }
#else
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->CDCFGR1 & RCC_CDCFGR1_HPRE))
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	68da      	ldr	r2, [r3, #12]
 8002100:	4b4d      	ldr	r3, [pc, #308]	; (8002238 <HAL_RCC_ClockConfig+0x244>)
 8002102:	699b      	ldr	r3, [r3, #24]
 8002104:	f003 030f 	and.w	r3, r3, #15
 8002108:	429a      	cmp	r2, r3
 800210a:	d908      	bls.n	800211e <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800210c:	4b4a      	ldr	r3, [pc, #296]	; (8002238 <HAL_RCC_ClockConfig+0x244>)
 800210e:	699b      	ldr	r3, [r3, #24]
 8002110:	f023 020f 	bic.w	r2, r3, #15
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	68db      	ldr	r3, [r3, #12]
 8002118:	4947      	ldr	r1, [pc, #284]	; (8002238 <HAL_RCC_ClockConfig+0x244>)
 800211a:	4313      	orrs	r3, r2
 800211c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	f003 0301 	and.w	r3, r3, #1
 8002126:	2b00      	cmp	r3, #0
 8002128:	d055      	beq.n	80021d6 <HAL_RCC_ClockConfig+0x1e2>
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800212a:	4b43      	ldr	r3, [pc, #268]	; (8002238 <HAL_RCC_ClockConfig+0x244>)
 800212c:	699b      	ldr	r3, [r3, #24]
 800212e:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	689b      	ldr	r3, [r3, #8]
 8002136:	4940      	ldr	r1, [pc, #256]	; (8002238 <HAL_RCC_ClockConfig+0x244>)
 8002138:	4313      	orrs	r3, r2
 800213a:	618b      	str	r3, [r1, #24]
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	685b      	ldr	r3, [r3, #4]
 8002140:	2b02      	cmp	r3, #2
 8002142:	d107      	bne.n	8002154 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002144:	4b3c      	ldr	r3, [pc, #240]	; (8002238 <HAL_RCC_ClockConfig+0x244>)
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800214c:	2b00      	cmp	r3, #0
 800214e:	d121      	bne.n	8002194 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002150:	2301      	movs	r3, #1
 8002152:	e0f6      	b.n	8002342 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	685b      	ldr	r3, [r3, #4]
 8002158:	2b03      	cmp	r3, #3
 800215a:	d107      	bne.n	800216c <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800215c:	4b36      	ldr	r3, [pc, #216]	; (8002238 <HAL_RCC_ClockConfig+0x244>)
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002164:	2b00      	cmp	r3, #0
 8002166:	d115      	bne.n	8002194 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002168:	2301      	movs	r3, #1
 800216a:	e0ea      	b.n	8002342 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	685b      	ldr	r3, [r3, #4]
 8002170:	2b01      	cmp	r3, #1
 8002172:	d107      	bne.n	8002184 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002174:	4b30      	ldr	r3, [pc, #192]	; (8002238 <HAL_RCC_ClockConfig+0x244>)
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800217c:	2b00      	cmp	r3, #0
 800217e:	d109      	bne.n	8002194 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002180:	2301      	movs	r3, #1
 8002182:	e0de      	b.n	8002342 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002184:	4b2c      	ldr	r3, [pc, #176]	; (8002238 <HAL_RCC_ClockConfig+0x244>)
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	f003 0304 	and.w	r3, r3, #4
 800218c:	2b00      	cmp	r3, #0
 800218e:	d101      	bne.n	8002194 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002190:	2301      	movs	r3, #1
 8002192:	e0d6      	b.n	8002342 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002194:	4b28      	ldr	r3, [pc, #160]	; (8002238 <HAL_RCC_ClockConfig+0x244>)
 8002196:	691b      	ldr	r3, [r3, #16]
 8002198:	f023 0207 	bic.w	r2, r3, #7
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	685b      	ldr	r3, [r3, #4]
 80021a0:	4925      	ldr	r1, [pc, #148]	; (8002238 <HAL_RCC_ClockConfig+0x244>)
 80021a2:	4313      	orrs	r3, r2
 80021a4:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80021a6:	f7fe ffd5 	bl	8001154 <HAL_GetTick>
 80021aa:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80021ac:	e00a      	b.n	80021c4 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80021ae:	f7fe ffd1 	bl	8001154 <HAL_GetTick>
 80021b2:	4602      	mov	r2, r0
 80021b4:	697b      	ldr	r3, [r7, #20]
 80021b6:	1ad3      	subs	r3, r2, r3
 80021b8:	f241 3288 	movw	r2, #5000	; 0x1388
 80021bc:	4293      	cmp	r3, r2
 80021be:	d901      	bls.n	80021c4 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 80021c0:	2303      	movs	r3, #3
 80021c2:	e0be      	b.n	8002342 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80021c4:	4b1c      	ldr	r3, [pc, #112]	; (8002238 <HAL_RCC_ClockConfig+0x244>)
 80021c6:	691b      	ldr	r3, [r3, #16]
 80021c8:	f003 0238 	and.w	r2, r3, #56	; 0x38
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	685b      	ldr	r3, [r3, #4]
 80021d0:	00db      	lsls	r3, r3, #3
 80021d2:	429a      	cmp	r2, r3
 80021d4:	d1eb      	bne.n	80021ae <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	f003 0302 	and.w	r3, r3, #2
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d010      	beq.n	8002204 <HAL_RCC_ClockConfig+0x210>
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
    }
#else
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->CDCFGR1 & RCC_CDCFGR1_HPRE))
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	68da      	ldr	r2, [r3, #12]
 80021e6:	4b14      	ldr	r3, [pc, #80]	; (8002238 <HAL_RCC_ClockConfig+0x244>)
 80021e8:	699b      	ldr	r3, [r3, #24]
 80021ea:	f003 030f 	and.w	r3, r3, #15
 80021ee:	429a      	cmp	r2, r3
 80021f0:	d208      	bcs.n	8002204 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80021f2:	4b11      	ldr	r3, [pc, #68]	; (8002238 <HAL_RCC_ClockConfig+0x244>)
 80021f4:	699b      	ldr	r3, [r3, #24]
 80021f6:	f023 020f 	bic.w	r2, r3, #15
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	68db      	ldr	r3, [r3, #12]
 80021fe:	490e      	ldr	r1, [pc, #56]	; (8002238 <HAL_RCC_ClockConfig+0x244>)
 8002200:	4313      	orrs	r3, r2
 8002202:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002204:	4b0b      	ldr	r3, [pc, #44]	; (8002234 <HAL_RCC_ClockConfig+0x240>)
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	f003 030f 	and.w	r3, r3, #15
 800220c:	683a      	ldr	r2, [r7, #0]
 800220e:	429a      	cmp	r2, r3
 8002210:	d214      	bcs.n	800223c <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002212:	4b08      	ldr	r3, [pc, #32]	; (8002234 <HAL_RCC_ClockConfig+0x240>)
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	f023 020f 	bic.w	r2, r3, #15
 800221a:	4906      	ldr	r1, [pc, #24]	; (8002234 <HAL_RCC_ClockConfig+0x240>)
 800221c:	683b      	ldr	r3, [r7, #0]
 800221e:	4313      	orrs	r3, r2
 8002220:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002222:	4b04      	ldr	r3, [pc, #16]	; (8002234 <HAL_RCC_ClockConfig+0x240>)
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	f003 030f 	and.w	r3, r3, #15
 800222a:	683a      	ldr	r2, [r7, #0]
 800222c:	429a      	cmp	r2, r3
 800222e:	d005      	beq.n	800223c <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8002230:	2301      	movs	r3, #1
 8002232:	e086      	b.n	8002342 <HAL_RCC_ClockConfig+0x34e>
 8002234:	52002000 	.word	0x52002000
 8002238:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	f003 0304 	and.w	r3, r3, #4
 8002244:	2b00      	cmp	r3, #0
 8002246:	d010      	beq.n	800226a <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
    }
#else
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->CDCFGR1 & RCC_CDCFGR1_CDPPRE))
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	691a      	ldr	r2, [r3, #16]
 800224c:	4b3f      	ldr	r3, [pc, #252]	; (800234c <HAL_RCC_ClockConfig+0x358>)
 800224e:	699b      	ldr	r3, [r3, #24]
 8002250:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002254:	429a      	cmp	r2, r3
 8002256:	d208      	bcs.n	800226a <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_CDPCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDPPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002258:	4b3c      	ldr	r3, [pc, #240]	; (800234c <HAL_RCC_ClockConfig+0x358>)
 800225a:	699b      	ldr	r3, [r3, #24]
 800225c:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	691b      	ldr	r3, [r3, #16]
 8002264:	4939      	ldr	r1, [pc, #228]	; (800234c <HAL_RCC_ClockConfig+0x358>)
 8002266:	4313      	orrs	r3, r2
 8002268:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	f003 0308 	and.w	r3, r3, #8
 8002272:	2b00      	cmp	r3, #0
 8002274:	d010      	beq.n	8002298 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1))
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	695a      	ldr	r2, [r3, #20]
 800227a:	4b34      	ldr	r3, [pc, #208]	; (800234c <HAL_RCC_ClockConfig+0x358>)
 800227c:	69db      	ldr	r3, [r3, #28]
 800227e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002282:	429a      	cmp	r2, r3
 8002284:	d208      	bcs.n	8002298 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002286:	4b31      	ldr	r3, [pc, #196]	; (800234c <HAL_RCC_ClockConfig+0x358>)
 8002288:	69db      	ldr	r3, [r3, #28]
 800228a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	695b      	ldr	r3, [r3, #20]
 8002292:	492e      	ldr	r1, [pc, #184]	; (800234c <HAL_RCC_ClockConfig+0x358>)
 8002294:	4313      	orrs	r3, r2
 8002296:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	f003 0310 	and.w	r3, r3, #16
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d010      	beq.n	80022c6 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2))
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	699a      	ldr	r2, [r3, #24]
 80022a8:	4b28      	ldr	r3, [pc, #160]	; (800234c <HAL_RCC_ClockConfig+0x358>)
 80022aa:	69db      	ldr	r3, [r3, #28]
 80022ac:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80022b0:	429a      	cmp	r2, r3
 80022b2:	d208      	bcs.n	80022c6 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80022b4:	4b25      	ldr	r3, [pc, #148]	; (800234c <HAL_RCC_ClockConfig+0x358>)
 80022b6:	69db      	ldr	r3, [r3, #28]
 80022b8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	699b      	ldr	r3, [r3, #24]
 80022c0:	4922      	ldr	r1, [pc, #136]	; (800234c <HAL_RCC_ClockConfig+0x358>)
 80022c2:	4313      	orrs	r3, r2
 80022c4:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	f003 0320 	and.w	r3, r3, #32
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d010      	beq.n	80022f4 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE))
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	69da      	ldr	r2, [r3, #28]
 80022d6:	4b1d      	ldr	r3, [pc, #116]	; (800234c <HAL_RCC_ClockConfig+0x358>)
 80022d8:	6a1b      	ldr	r3, [r3, #32]
 80022da:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80022de:	429a      	cmp	r2, r3
 80022e0:	d208      	bcs.n	80022f4 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_SRDPCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->SRDCFGR, RCC_SRDCFGR_SRDPPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80022e2:	4b1a      	ldr	r3, [pc, #104]	; (800234c <HAL_RCC_ClockConfig+0x358>)
 80022e4:	6a1b      	ldr	r3, [r3, #32]
 80022e6:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	69db      	ldr	r3, [r3, #28]
 80022ee:	4917      	ldr	r1, [pc, #92]	; (800234c <HAL_RCC_ClockConfig+0x358>)
 80022f0:	4313      	orrs	r3, r2
 80022f2:	620b      	str	r3, [r1, #32]

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
 80022f4:	f000 f834 	bl	8002360 <HAL_RCC_GetSysClockFreq>
 80022f8:	4602      	mov	r2, r0
 80022fa:	4b14      	ldr	r3, [pc, #80]	; (800234c <HAL_RCC_ClockConfig+0x358>)
 80022fc:	699b      	ldr	r3, [r3, #24]
 80022fe:	0a1b      	lsrs	r3, r3, #8
 8002300:	f003 030f 	and.w	r3, r3, #15
 8002304:	4912      	ldr	r1, [pc, #72]	; (8002350 <HAL_RCC_ClockConfig+0x35c>)
 8002306:	5ccb      	ldrb	r3, [r1, r3]
 8002308:	f003 031f 	and.w	r3, r3, #31
 800230c:	fa22 f303 	lsr.w	r3, r2, r3
 8002310:	613b      	str	r3, [r7, #16]
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE) >> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 8002312:	4b0e      	ldr	r3, [pc, #56]	; (800234c <HAL_RCC_ClockConfig+0x358>)
 8002314:	699b      	ldr	r3, [r3, #24]
 8002316:	f003 030f 	and.w	r3, r3, #15
 800231a:	4a0d      	ldr	r2, [pc, #52]	; (8002350 <HAL_RCC_ClockConfig+0x35c>)
 800231c:	5cd3      	ldrb	r3, [r2, r3]
 800231e:	f003 031f 	and.w	r3, r3, #31
 8002322:	693a      	ldr	r2, [r7, #16]
 8002324:	fa22 f303 	lsr.w	r3, r2, r3
 8002328:	4a0a      	ldr	r2, [pc, #40]	; (8002354 <HAL_RCC_ClockConfig+0x360>)
 800232a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800232c:	4a0a      	ldr	r2, [pc, #40]	; (8002358 <HAL_RCC_ClockConfig+0x364>)
 800232e:	693b      	ldr	r3, [r7, #16]
 8002330:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8002332:	4b0a      	ldr	r3, [pc, #40]	; (800235c <HAL_RCC_ClockConfig+0x368>)
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	4618      	mov	r0, r3
 8002338:	f7fe fec2 	bl	80010c0 <HAL_InitTick>
 800233c:	4603      	mov	r3, r0
 800233e:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8002340:	7bfb      	ldrb	r3, [r7, #15]
}
 8002342:	4618      	mov	r0, r3
 8002344:	3718      	adds	r7, #24
 8002346:	46bd      	mov	sp, r7
 8002348:	bd80      	pop	{r7, pc}
 800234a:	bf00      	nop
 800234c:	58024400 	.word	0x58024400
 8002350:	08005c08 	.word	0x08005c08
 8002354:	24000004 	.word	0x24000004
 8002358:	24000000 	.word	0x24000000
 800235c:	24000008 	.word	0x24000008

08002360 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002360:	b480      	push	{r7}
 8002362:	b089      	sub	sp, #36	; 0x24
 8002364:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002366:	4bb3      	ldr	r3, [pc, #716]	; (8002634 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002368:	691b      	ldr	r3, [r3, #16]
 800236a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800236e:	2b18      	cmp	r3, #24
 8002370:	f200 8155 	bhi.w	800261e <HAL_RCC_GetSysClockFreq+0x2be>
 8002374:	a201      	add	r2, pc, #4	; (adr r2, 800237c <HAL_RCC_GetSysClockFreq+0x1c>)
 8002376:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800237a:	bf00      	nop
 800237c:	080023e1 	.word	0x080023e1
 8002380:	0800261f 	.word	0x0800261f
 8002384:	0800261f 	.word	0x0800261f
 8002388:	0800261f 	.word	0x0800261f
 800238c:	0800261f 	.word	0x0800261f
 8002390:	0800261f 	.word	0x0800261f
 8002394:	0800261f 	.word	0x0800261f
 8002398:	0800261f 	.word	0x0800261f
 800239c:	08002407 	.word	0x08002407
 80023a0:	0800261f 	.word	0x0800261f
 80023a4:	0800261f 	.word	0x0800261f
 80023a8:	0800261f 	.word	0x0800261f
 80023ac:	0800261f 	.word	0x0800261f
 80023b0:	0800261f 	.word	0x0800261f
 80023b4:	0800261f 	.word	0x0800261f
 80023b8:	0800261f 	.word	0x0800261f
 80023bc:	0800240d 	.word	0x0800240d
 80023c0:	0800261f 	.word	0x0800261f
 80023c4:	0800261f 	.word	0x0800261f
 80023c8:	0800261f 	.word	0x0800261f
 80023cc:	0800261f 	.word	0x0800261f
 80023d0:	0800261f 	.word	0x0800261f
 80023d4:	0800261f 	.word	0x0800261f
 80023d8:	0800261f 	.word	0x0800261f
 80023dc:	08002413 	.word	0x08002413
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80023e0:	4b94      	ldr	r3, [pc, #592]	; (8002634 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	f003 0320 	and.w	r3, r3, #32
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d009      	beq.n	8002400 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80023ec:	4b91      	ldr	r3, [pc, #580]	; (8002634 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	08db      	lsrs	r3, r3, #3
 80023f2:	f003 0303 	and.w	r3, r3, #3
 80023f6:	4a90      	ldr	r2, [pc, #576]	; (8002638 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80023f8:	fa22 f303 	lsr.w	r3, r2, r3
 80023fc:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 80023fe:	e111      	b.n	8002624 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8002400:	4b8d      	ldr	r3, [pc, #564]	; (8002638 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002402:	61bb      	str	r3, [r7, #24]
      break;
 8002404:	e10e      	b.n	8002624 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8002406:	4b8d      	ldr	r3, [pc, #564]	; (800263c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8002408:	61bb      	str	r3, [r7, #24]
      break;
 800240a:	e10b      	b.n	8002624 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 800240c:	4b8c      	ldr	r3, [pc, #560]	; (8002640 <HAL_RCC_GetSysClockFreq+0x2e0>)
 800240e:	61bb      	str	r3, [r7, #24]
      break;
 8002410:	e108      	b.n	8002624 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8002412:	4b88      	ldr	r3, [pc, #544]	; (8002634 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002414:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002416:	f003 0303 	and.w	r3, r3, #3
 800241a:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800241c:	4b85      	ldr	r3, [pc, #532]	; (8002634 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800241e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002420:	091b      	lsrs	r3, r3, #4
 8002422:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002426:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8002428:	4b82      	ldr	r3, [pc, #520]	; (8002634 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800242a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800242c:	f003 0301 	and.w	r3, r3, #1
 8002430:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8002432:	4b80      	ldr	r3, [pc, #512]	; (8002634 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002434:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002436:	08db      	lsrs	r3, r3, #3
 8002438:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800243c:	68fa      	ldr	r2, [r7, #12]
 800243e:	fb02 f303 	mul.w	r3, r2, r3
 8002442:	ee07 3a90 	vmov	s15, r3
 8002446:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800244a:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800244e:	693b      	ldr	r3, [r7, #16]
 8002450:	2b00      	cmp	r3, #0
 8002452:	f000 80e1 	beq.w	8002618 <HAL_RCC_GetSysClockFreq+0x2b8>
 8002456:	697b      	ldr	r3, [r7, #20]
 8002458:	2b02      	cmp	r3, #2
 800245a:	f000 8083 	beq.w	8002564 <HAL_RCC_GetSysClockFreq+0x204>
 800245e:	697b      	ldr	r3, [r7, #20]
 8002460:	2b02      	cmp	r3, #2
 8002462:	f200 80a1 	bhi.w	80025a8 <HAL_RCC_GetSysClockFreq+0x248>
 8002466:	697b      	ldr	r3, [r7, #20]
 8002468:	2b00      	cmp	r3, #0
 800246a:	d003      	beq.n	8002474 <HAL_RCC_GetSysClockFreq+0x114>
 800246c:	697b      	ldr	r3, [r7, #20]
 800246e:	2b01      	cmp	r3, #1
 8002470:	d056      	beq.n	8002520 <HAL_RCC_GetSysClockFreq+0x1c0>
 8002472:	e099      	b.n	80025a8 <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002474:	4b6f      	ldr	r3, [pc, #444]	; (8002634 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	f003 0320 	and.w	r3, r3, #32
 800247c:	2b00      	cmp	r3, #0
 800247e:	d02d      	beq.n	80024dc <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8002480:	4b6c      	ldr	r3, [pc, #432]	; (8002634 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	08db      	lsrs	r3, r3, #3
 8002486:	f003 0303 	and.w	r3, r3, #3
 800248a:	4a6b      	ldr	r2, [pc, #428]	; (8002638 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800248c:	fa22 f303 	lsr.w	r3, r2, r3
 8002490:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	ee07 3a90 	vmov	s15, r3
 8002498:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800249c:	693b      	ldr	r3, [r7, #16]
 800249e:	ee07 3a90 	vmov	s15, r3
 80024a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80024a6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80024aa:	4b62      	ldr	r3, [pc, #392]	; (8002634 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80024ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80024b2:	ee07 3a90 	vmov	s15, r3
 80024b6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80024ba:	ed97 6a02 	vldr	s12, [r7, #8]
 80024be:	eddf 5a61 	vldr	s11, [pc, #388]	; 8002644 <HAL_RCC_GetSysClockFreq+0x2e4>
 80024c2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80024c6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80024ca:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80024ce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80024d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80024d6:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 80024da:	e087      	b.n	80025ec <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80024dc:	693b      	ldr	r3, [r7, #16]
 80024de:	ee07 3a90 	vmov	s15, r3
 80024e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80024e6:	eddf 6a58 	vldr	s13, [pc, #352]	; 8002648 <HAL_RCC_GetSysClockFreq+0x2e8>
 80024ea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80024ee:	4b51      	ldr	r3, [pc, #324]	; (8002634 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80024f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80024f6:	ee07 3a90 	vmov	s15, r3
 80024fa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80024fe:	ed97 6a02 	vldr	s12, [r7, #8]
 8002502:	eddf 5a50 	vldr	s11, [pc, #320]	; 8002644 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002506:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800250a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800250e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002512:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002516:	ee67 7a27 	vmul.f32	s15, s14, s15
 800251a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800251e:	e065      	b.n	80025ec <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002520:	693b      	ldr	r3, [r7, #16]
 8002522:	ee07 3a90 	vmov	s15, r3
 8002526:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800252a:	eddf 6a48 	vldr	s13, [pc, #288]	; 800264c <HAL_RCC_GetSysClockFreq+0x2ec>
 800252e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002532:	4b40      	ldr	r3, [pc, #256]	; (8002634 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002534:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002536:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800253a:	ee07 3a90 	vmov	s15, r3
 800253e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002542:	ed97 6a02 	vldr	s12, [r7, #8]
 8002546:	eddf 5a3f 	vldr	s11, [pc, #252]	; 8002644 <HAL_RCC_GetSysClockFreq+0x2e4>
 800254a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800254e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002552:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002556:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800255a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800255e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002562:	e043      	b.n	80025ec <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002564:	693b      	ldr	r3, [r7, #16]
 8002566:	ee07 3a90 	vmov	s15, r3
 800256a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800256e:	eddf 6a38 	vldr	s13, [pc, #224]	; 8002650 <HAL_RCC_GetSysClockFreq+0x2f0>
 8002572:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002576:	4b2f      	ldr	r3, [pc, #188]	; (8002634 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002578:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800257a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800257e:	ee07 3a90 	vmov	s15, r3
 8002582:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002586:	ed97 6a02 	vldr	s12, [r7, #8]
 800258a:	eddf 5a2e 	vldr	s11, [pc, #184]	; 8002644 <HAL_RCC_GetSysClockFreq+0x2e4>
 800258e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002592:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002596:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800259a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800259e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80025a2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80025a6:	e021      	b.n	80025ec <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80025a8:	693b      	ldr	r3, [r7, #16]
 80025aa:	ee07 3a90 	vmov	s15, r3
 80025ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80025b2:	eddf 6a26 	vldr	s13, [pc, #152]	; 800264c <HAL_RCC_GetSysClockFreq+0x2ec>
 80025b6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80025ba:	4b1e      	ldr	r3, [pc, #120]	; (8002634 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80025bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80025c2:	ee07 3a90 	vmov	s15, r3
 80025c6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80025ca:	ed97 6a02 	vldr	s12, [r7, #8]
 80025ce:	eddf 5a1d 	vldr	s11, [pc, #116]	; 8002644 <HAL_RCC_GetSysClockFreq+0x2e4>
 80025d2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80025d6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80025da:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80025de:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80025e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80025e6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80025ea:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 80025ec:	4b11      	ldr	r3, [pc, #68]	; (8002634 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80025ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025f0:	0a5b      	lsrs	r3, r3, #9
 80025f2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80025f6:	3301      	adds	r3, #1
 80025f8:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 80025fa:	683b      	ldr	r3, [r7, #0]
 80025fc:	ee07 3a90 	vmov	s15, r3
 8002600:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002604:	edd7 6a07 	vldr	s13, [r7, #28]
 8002608:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800260c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002610:	ee17 3a90 	vmov	r3, s15
 8002614:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8002616:	e005      	b.n	8002624 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8002618:	2300      	movs	r3, #0
 800261a:	61bb      	str	r3, [r7, #24]
      break;
 800261c:	e002      	b.n	8002624 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800261e:	4b07      	ldr	r3, [pc, #28]	; (800263c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8002620:	61bb      	str	r3, [r7, #24]
      break;
 8002622:	bf00      	nop
  }

  return sysclockfreq;
 8002624:	69bb      	ldr	r3, [r7, #24]
}
 8002626:	4618      	mov	r0, r3
 8002628:	3724      	adds	r7, #36	; 0x24
 800262a:	46bd      	mov	sp, r7
 800262c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002630:	4770      	bx	lr
 8002632:	bf00      	nop
 8002634:	58024400 	.word	0x58024400
 8002638:	03d09000 	.word	0x03d09000
 800263c:	003d0900 	.word	0x003d0900
 8002640:	007a1200 	.word	0x007a1200
 8002644:	46000000 	.word	0x46000000
 8002648:	4c742400 	.word	0x4c742400
 800264c:	4a742400 	.word	0x4a742400
 8002650:	4af42400 	.word	0x4af42400

08002654 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002654:	b580      	push	{r7, lr}
 8002656:	b082      	sub	sp, #8
 8002658:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
 800265a:	f7ff fe81 	bl	8002360 <HAL_RCC_GetSysClockFreq>
 800265e:	4602      	mov	r2, r0
 8002660:	4b10      	ldr	r3, [pc, #64]	; (80026a4 <HAL_RCC_GetHCLKFreq+0x50>)
 8002662:	699b      	ldr	r3, [r3, #24]
 8002664:	0a1b      	lsrs	r3, r3, #8
 8002666:	f003 030f 	and.w	r3, r3, #15
 800266a:	490f      	ldr	r1, [pc, #60]	; (80026a8 <HAL_RCC_GetHCLKFreq+0x54>)
 800266c:	5ccb      	ldrb	r3, [r1, r3]
 800266e:	f003 031f 	and.w	r3, r3, #31
 8002672:	fa22 f303 	lsr.w	r3, r2, r3
 8002676:	607b      	str	r3, [r7, #4]
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE) >> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 8002678:	4b0a      	ldr	r3, [pc, #40]	; (80026a4 <HAL_RCC_GetHCLKFreq+0x50>)
 800267a:	699b      	ldr	r3, [r3, #24]
 800267c:	f003 030f 	and.w	r3, r3, #15
 8002680:	4a09      	ldr	r2, [pc, #36]	; (80026a8 <HAL_RCC_GetHCLKFreq+0x54>)
 8002682:	5cd3      	ldrb	r3, [r2, r3]
 8002684:	f003 031f 	and.w	r3, r3, #31
 8002688:	687a      	ldr	r2, [r7, #4]
 800268a:	fa22 f303 	lsr.w	r3, r2, r3
 800268e:	4a07      	ldr	r2, [pc, #28]	; (80026ac <HAL_RCC_GetHCLKFreq+0x58>)
 8002690:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002692:	4a07      	ldr	r2, [pc, #28]	; (80026b0 <HAL_RCC_GetHCLKFreq+0x5c>)
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8002698:	4b04      	ldr	r3, [pc, #16]	; (80026ac <HAL_RCC_GetHCLKFreq+0x58>)
 800269a:	681b      	ldr	r3, [r3, #0]
}
 800269c:	4618      	mov	r0, r3
 800269e:	3708      	adds	r7, #8
 80026a0:	46bd      	mov	sp, r7
 80026a2:	bd80      	pop	{r7, pc}
 80026a4:	58024400 	.word	0x58024400
 80026a8:	08005c08 	.word	0x08005c08
 80026ac:	24000004 	.word	0x24000004
 80026b0:	24000000 	.word	0x24000000

080026b4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80026b4:	b580      	push	{r7, lr}
 80026b6:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
 80026b8:	f7ff ffcc 	bl	8002654 <HAL_RCC_GetHCLKFreq>
 80026bc:	4602      	mov	r2, r0
 80026be:	4b06      	ldr	r3, [pc, #24]	; (80026d8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80026c0:	69db      	ldr	r3, [r3, #28]
 80026c2:	091b      	lsrs	r3, r3, #4
 80026c4:	f003 0307 	and.w	r3, r3, #7
 80026c8:	4904      	ldr	r1, [pc, #16]	; (80026dc <HAL_RCC_GetPCLK1Freq+0x28>)
 80026ca:	5ccb      	ldrb	r3, [r1, r3]
 80026cc:	f003 031f 	and.w	r3, r3, #31
 80026d0:	fa22 f303 	lsr.w	r3, r2, r3
#endif
}
 80026d4:	4618      	mov	r0, r3
 80026d6:	bd80      	pop	{r7, pc}
 80026d8:	58024400 	.word	0x58024400
 80026dc:	08005c08 	.word	0x08005c08

080026e0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80026e0:	b580      	push	{r7, lr}
 80026e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
 80026e4:	f7ff ffb6 	bl	8002654 <HAL_RCC_GetHCLKFreq>
 80026e8:	4602      	mov	r2, r0
 80026ea:	4b06      	ldr	r3, [pc, #24]	; (8002704 <HAL_RCC_GetPCLK2Freq+0x24>)
 80026ec:	69db      	ldr	r3, [r3, #28]
 80026ee:	0a1b      	lsrs	r3, r3, #8
 80026f0:	f003 0307 	and.w	r3, r3, #7
 80026f4:	4904      	ldr	r1, [pc, #16]	; (8002708 <HAL_RCC_GetPCLK2Freq+0x28>)
 80026f6:	5ccb      	ldrb	r3, [r1, r3]
 80026f8:	f003 031f 	and.w	r3, r3, #31
 80026fc:	fa22 f303 	lsr.w	r3, r2, r3
#endif
}
 8002700:	4618      	mov	r0, r3
 8002702:	bd80      	pop	{r7, pc}
 8002704:	58024400 	.word	0x58024400
 8002708:	08005c08 	.word	0x08005c08

0800270c <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800270c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002710:	b0c8      	sub	sp, #288	; 0x120
 8002712:	af00      	add	r7, sp, #0
 8002714:	f8c7 010c 	str.w	r0, [r7, #268]	; 0x10c
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002718:	2300      	movs	r3, #0
 800271a:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800271e:	2300      	movs	r3, #0
 8002720:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002724:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002728:	e9d3 2300 	ldrd	r2, r3, [r3]
 800272c:	f002 6400 	and.w	r4, r2, #134217728	; 0x8000000
 8002730:	2500      	movs	r5, #0
 8002732:	ea54 0305 	orrs.w	r3, r4, r5
 8002736:	d049      	beq.n	80027cc <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8002738:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800273c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800273e:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8002742:	d02f      	beq.n	80027a4 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8002744:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8002748:	d828      	bhi.n	800279c <HAL_RCCEx_PeriphCLKConfig+0x90>
 800274a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800274e:	d01a      	beq.n	8002786 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8002750:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002754:	d822      	bhi.n	800279c <HAL_RCCEx_PeriphCLKConfig+0x90>
 8002756:	2b00      	cmp	r3, #0
 8002758:	d003      	beq.n	8002762 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800275a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800275e:	d007      	beq.n	8002770 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002760:	e01c      	b.n	800279c <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002762:	4ba7      	ldr	r3, [pc, #668]	; (8002a00 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8002764:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002766:	4aa6      	ldr	r2, [pc, #664]	; (8002a00 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8002768:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800276c:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800276e:	e01a      	b.n	80027a6 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8002770:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002774:	3308      	adds	r3, #8
 8002776:	2102      	movs	r1, #2
 8002778:	4618      	mov	r0, r3
 800277a:	f001 fc43 	bl	8004004 <RCCEx_PLL2_Config>
 800277e:	4603      	mov	r3, r0
 8002780:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8002784:	e00f      	b.n	80027a6 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8002786:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800278a:	3328      	adds	r3, #40	; 0x28
 800278c:	2102      	movs	r1, #2
 800278e:	4618      	mov	r0, r3
 8002790:	f001 fcea 	bl	8004168 <RCCEx_PLL3_Config>
 8002794:	4603      	mov	r3, r0
 8002796:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800279a:	e004      	b.n	80027a6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800279c:	2301      	movs	r3, #1
 800279e:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 80027a2:	e000      	b.n	80027a6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 80027a4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80027a6:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d10a      	bne.n	80027c4 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80027ae:	4b94      	ldr	r3, [pc, #592]	; (8002a00 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80027b0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80027b2:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 80027b6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80027ba:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80027bc:	4a90      	ldr	r2, [pc, #576]	; (8002a00 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80027be:	430b      	orrs	r3, r1
 80027c0:	6513      	str	r3, [r2, #80]	; 0x50
 80027c2:	e003      	b.n	80027cc <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80027c4:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 80027c8:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80027cc:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80027d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027d4:	f402 7880 	and.w	r8, r2, #256	; 0x100
 80027d8:	f04f 0900 	mov.w	r9, #0
 80027dc:	ea58 0309 	orrs.w	r3, r8, r9
 80027e0:	d047      	beq.n	8002872 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 80027e2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80027e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80027e8:	2b04      	cmp	r3, #4
 80027ea:	d82a      	bhi.n	8002842 <HAL_RCCEx_PeriphCLKConfig+0x136>
 80027ec:	a201      	add	r2, pc, #4	; (adr r2, 80027f4 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 80027ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80027f2:	bf00      	nop
 80027f4:	08002809 	.word	0x08002809
 80027f8:	08002817 	.word	0x08002817
 80027fc:	0800282d 	.word	0x0800282d
 8002800:	0800284b 	.word	0x0800284b
 8002804:	0800284b 	.word	0x0800284b
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002808:	4b7d      	ldr	r3, [pc, #500]	; (8002a00 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800280a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800280c:	4a7c      	ldr	r2, [pc, #496]	; (8002a00 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800280e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002812:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002814:	e01a      	b.n	800284c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8002816:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800281a:	3308      	adds	r3, #8
 800281c:	2100      	movs	r1, #0
 800281e:	4618      	mov	r0, r3
 8002820:	f001 fbf0 	bl	8004004 <RCCEx_PLL2_Config>
 8002824:	4603      	mov	r3, r0
 8002826:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800282a:	e00f      	b.n	800284c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800282c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002830:	3328      	adds	r3, #40	; 0x28
 8002832:	2100      	movs	r1, #0
 8002834:	4618      	mov	r0, r3
 8002836:	f001 fc97 	bl	8004168 <RCCEx_PLL3_Config>
 800283a:	4603      	mov	r3, r0
 800283c:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002840:	e004      	b.n	800284c <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002842:	2301      	movs	r3, #1
 8002844:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 8002848:	e000      	b.n	800284c <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800284a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800284c:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8002850:	2b00      	cmp	r3, #0
 8002852:	d10a      	bne.n	800286a <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002854:	4b6a      	ldr	r3, [pc, #424]	; (8002a00 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8002856:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002858:	f023 0107 	bic.w	r1, r3, #7
 800285c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002860:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002862:	4a67      	ldr	r2, [pc, #412]	; (8002a00 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8002864:	430b      	orrs	r3, r1
 8002866:	6513      	str	r3, [r2, #80]	; 0x50
 8002868:	e003      	b.n	8002872 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800286a:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800286e:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e

#endif /* SAI3 */

#if defined(RCC_CDCCIP1R_SAI2ASEL)
  /*---------------------------- SAI2A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2A) == RCC_PERIPHCLK_SAI2A)
 8002872:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002876:	e9d3 2300 	ldrd	r2, r3, [r3]
 800287a:	f402 7a00 	and.w	sl, r2, #512	; 0x200
 800287e:	f04f 0b00 	mov.w	fp, #0
 8002882:	ea5a 030b 	orrs.w	r3, sl, fp
 8002886:	d054      	beq.n	8002932 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    switch (PeriphClkInit->Sai2AClockSelection)
 8002888:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800288c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800288e:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8002892:	d036      	beq.n	8002902 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
 8002894:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8002898:	d82f      	bhi.n	80028fa <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800289a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800289e:	d032      	beq.n	8002906 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 80028a0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80028a4:	d829      	bhi.n	80028fa <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 80028a6:	2bc0      	cmp	r3, #192	; 0xc0
 80028a8:	d02f      	beq.n	800290a <HAL_RCCEx_PeriphCLKConfig+0x1fe>
 80028aa:	2bc0      	cmp	r3, #192	; 0xc0
 80028ac:	d825      	bhi.n	80028fa <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 80028ae:	2b80      	cmp	r3, #128	; 0x80
 80028b0:	d018      	beq.n	80028e4 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
 80028b2:	2b80      	cmp	r3, #128	; 0x80
 80028b4:	d821      	bhi.n	80028fa <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d002      	beq.n	80028c0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
 80028ba:	2b40      	cmp	r3, #64	; 0x40
 80028bc:	d007      	beq.n	80028ce <HAL_RCCEx_PeriphCLKConfig+0x1c2>
 80028be:	e01c      	b.n	80028fa <HAL_RCCEx_PeriphCLKConfig+0x1ee>
    {
      case RCC_SAI2ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2A */
        /* Enable SAI2A Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80028c0:	4b4f      	ldr	r3, [pc, #316]	; (8002a00 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80028c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028c4:	4a4e      	ldr	r2, [pc, #312]	; (8002a00 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80028c6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80028ca:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI2A clock source configuration done later after clock selection check */
        break;
 80028cc:	e01e      	b.n	800290c <HAL_RCCEx_PeriphCLKConfig+0x200>

      case RCC_SAI2ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2A */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80028ce:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80028d2:	3308      	adds	r3, #8
 80028d4:	2100      	movs	r1, #0
 80028d6:	4618      	mov	r0, r3
 80028d8:	f001 fb94 	bl	8004004 <RCCEx_PLL2_Config>
 80028dc:	4603      	mov	r3, r0
 80028de:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* SAI2A clock source configuration done later after clock selection check */
        break;
 80028e2:	e013      	b.n	800290c <HAL_RCCEx_PeriphCLKConfig+0x200>

      case RCC_SAI2ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2A */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80028e4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80028e8:	3328      	adds	r3, #40	; 0x28
 80028ea:	2100      	movs	r1, #0
 80028ec:	4618      	mov	r0, r3
 80028ee:	f001 fc3b 	bl	8004168 <RCCEx_PLL3_Config>
 80028f2:	4603      	mov	r3, r0
 80028f4:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* SAI2A clock source configuration done later after clock selection check */
        break;
 80028f8:	e008      	b.n	800290c <HAL_RCCEx_PeriphCLKConfig+0x200>
        /* SPDIF clock is used as source of SAI2A clock */
        /* SAI2A clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80028fa:	2301      	movs	r3, #1
 80028fc:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 8002900:	e004      	b.n	800290c <HAL_RCCEx_PeriphCLKConfig+0x200>
        break;
 8002902:	bf00      	nop
 8002904:	e002      	b.n	800290c <HAL_RCCEx_PeriphCLKConfig+0x200>
        break;
 8002906:	bf00      	nop
 8002908:	e000      	b.n	800290c <HAL_RCCEx_PeriphCLKConfig+0x200>
        break;
 800290a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800290c:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8002910:	2b00      	cmp	r3, #0
 8002912:	d10a      	bne.n	800292a <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      /* Set the source of SAI2A clock*/
      __HAL_RCC_SAI2A_CONFIG(PeriphClkInit->Sai2AClockSelection);
 8002914:	4b3a      	ldr	r3, [pc, #232]	; (8002a00 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8002916:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002918:	f423 71e0 	bic.w	r1, r3, #448	; 0x1c0
 800291c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002920:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002922:	4a37      	ldr	r2, [pc, #220]	; (8002a00 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8002924:	430b      	orrs	r3, r1
 8002926:	6513      	str	r3, [r2, #80]	; 0x50
 8002928:	e003      	b.n	8002932 <HAL_RCCEx_PeriphCLKConfig+0x226>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800292a:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800292e:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
#endif  /*SAI2A*/

#if defined(RCC_CDCCIP1R_SAI2BSEL)

  /*---------------------------- SAI2B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2B) == RCC_PERIPHCLK_SAI2B)
 8002932:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002936:	e9d3 2300 	ldrd	r2, r3, [r3]
 800293a:	f402 6380 	and.w	r3, r2, #1024	; 0x400
 800293e:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8002942:	2300      	movs	r3, #0
 8002944:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8002948:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	; 0x100
 800294c:	460b      	mov	r3, r1
 800294e:	4313      	orrs	r3, r2
 8002950:	d05c      	beq.n	8002a0c <HAL_RCCEx_PeriphCLKConfig+0x300>
  {
    switch (PeriphClkInit->Sai2BClockSelection)
 8002952:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002956:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002958:	f5b3 6f20 	cmp.w	r3, #2560	; 0xa00
 800295c:	d03b      	beq.n	80029d6 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 800295e:	f5b3 6f20 	cmp.w	r3, #2560	; 0xa00
 8002962:	d834      	bhi.n	80029ce <HAL_RCCEx_PeriphCLKConfig+0x2c2>
 8002964:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002968:	d037      	beq.n	80029da <HAL_RCCEx_PeriphCLKConfig+0x2ce>
 800296a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800296e:	d82e      	bhi.n	80029ce <HAL_RCCEx_PeriphCLKConfig+0x2c2>
 8002970:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8002974:	d033      	beq.n	80029de <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8002976:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800297a:	d828      	bhi.n	80029ce <HAL_RCCEx_PeriphCLKConfig+0x2c2>
 800297c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002980:	d01a      	beq.n	80029b8 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
 8002982:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002986:	d822      	bhi.n	80029ce <HAL_RCCEx_PeriphCLKConfig+0x2c2>
 8002988:	2b00      	cmp	r3, #0
 800298a:	d003      	beq.n	8002994 <HAL_RCCEx_PeriphCLKConfig+0x288>
 800298c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002990:	d007      	beq.n	80029a2 <HAL_RCCEx_PeriphCLKConfig+0x296>
 8002992:	e01c      	b.n	80029ce <HAL_RCCEx_PeriphCLKConfig+0x2c2>
    {
      case RCC_SAI2BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2B */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002994:	4b1a      	ldr	r3, [pc, #104]	; (8002a00 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8002996:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002998:	4a19      	ldr	r2, [pc, #100]	; (8002a00 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800299a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800299e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI2B clock source configuration done later after clock selection check */
        break;
 80029a0:	e01e      	b.n	80029e0 <HAL_RCCEx_PeriphCLKConfig+0x2d4>

      case RCC_SAI2BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2B */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80029a2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80029a6:	3308      	adds	r3, #8
 80029a8:	2100      	movs	r1, #0
 80029aa:	4618      	mov	r0, r3
 80029ac:	f001 fb2a 	bl	8004004 <RCCEx_PLL2_Config>
 80029b0:	4603      	mov	r3, r0
 80029b2:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* SAI2B clock source configuration done later after clock selection check */
        break;
 80029b6:	e013      	b.n	80029e0 <HAL_RCCEx_PeriphCLKConfig+0x2d4>

      case RCC_SAI2BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2B */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80029b8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80029bc:	3328      	adds	r3, #40	; 0x28
 80029be:	2100      	movs	r1, #0
 80029c0:	4618      	mov	r0, r3
 80029c2:	f001 fbd1 	bl	8004168 <RCCEx_PLL3_Config>
 80029c6:	4603      	mov	r3, r0
 80029c8:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* SAI2B clock source configuration done later after clock selection check */
        break;
 80029cc:	e008      	b.n	80029e0 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
        /* SPDIF clock is used as source of SAI2B clock */
        /* SAI2B clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80029ce:	2301      	movs	r3, #1
 80029d0:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 80029d4:	e004      	b.n	80029e0 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
        break;
 80029d6:	bf00      	nop
 80029d8:	e002      	b.n	80029e0 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
        break;
 80029da:	bf00      	nop
 80029dc:	e000      	b.n	80029e0 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
        break;
 80029de:	bf00      	nop
    }

    if (ret == HAL_OK)
 80029e0:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d10d      	bne.n	8002a04 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
    {
      /* Set the source of SAI2B clock*/
      __HAL_RCC_SAI2B_CONFIG(PeriphClkInit->Sai2BClockSelection);
 80029e8:	4b05      	ldr	r3, [pc, #20]	; (8002a00 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80029ea:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80029ec:	f423 6160 	bic.w	r1, r3, #3584	; 0xe00
 80029f0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80029f4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80029f6:	4a02      	ldr	r2, [pc, #8]	; (8002a00 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80029f8:	430b      	orrs	r3, r1
 80029fa:	6513      	str	r3, [r2, #80]	; 0x50
 80029fc:	e006      	b.n	8002a0c <HAL_RCCEx_PeriphCLKConfig+0x300>
 80029fe:	bf00      	nop
 8002a00:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002a04:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8002a08:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8002a0c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002a10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a14:	f002 7300 	and.w	r3, r2, #33554432	; 0x2000000
 8002a18:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8002a1c:	2300      	movs	r3, #0
 8002a1e:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8002a22:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	; 0xf8
 8002a26:	460b      	mov	r3, r1
 8002a28:	4313      	orrs	r3, r2
 8002a2a:	d03a      	beq.n	8002aa2 <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    switch (PeriphClkInit->OspiClockSelection)
 8002a2c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002a30:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a32:	2b30      	cmp	r3, #48	; 0x30
 8002a34:	d01f      	beq.n	8002a76 <HAL_RCCEx_PeriphCLKConfig+0x36a>
 8002a36:	2b30      	cmp	r3, #48	; 0x30
 8002a38:	d819      	bhi.n	8002a6e <HAL_RCCEx_PeriphCLKConfig+0x362>
 8002a3a:	2b20      	cmp	r3, #32
 8002a3c:	d00c      	beq.n	8002a58 <HAL_RCCEx_PeriphCLKConfig+0x34c>
 8002a3e:	2b20      	cmp	r3, #32
 8002a40:	d815      	bhi.n	8002a6e <HAL_RCCEx_PeriphCLKConfig+0x362>
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d019      	beq.n	8002a7a <HAL_RCCEx_PeriphCLKConfig+0x36e>
 8002a46:	2b10      	cmp	r3, #16
 8002a48:	d111      	bne.n	8002a6e <HAL_RCCEx_PeriphCLKConfig+0x362>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002a4a:	4bae      	ldr	r3, [pc, #696]	; (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8002a4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a4e:	4aad      	ldr	r2, [pc, #692]	; (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8002a50:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002a54:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8002a56:	e011      	b.n	8002a7c <HAL_RCCEx_PeriphCLKConfig+0x370>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8002a58:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002a5c:	3308      	adds	r3, #8
 8002a5e:	2102      	movs	r1, #2
 8002a60:	4618      	mov	r0, r3
 8002a62:	f001 facf 	bl	8004004 <RCCEx_PLL2_Config>
 8002a66:	4603      	mov	r3, r0
 8002a68:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8002a6c:	e006      	b.n	8002a7c <HAL_RCCEx_PeriphCLKConfig+0x370>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8002a6e:	2301      	movs	r3, #1
 8002a70:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 8002a74:	e002      	b.n	8002a7c <HAL_RCCEx_PeriphCLKConfig+0x370>
        break;
 8002a76:	bf00      	nop
 8002a78:	e000      	b.n	8002a7c <HAL_RCCEx_PeriphCLKConfig+0x370>
        break;
 8002a7a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002a7c:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d10a      	bne.n	8002a9a <HAL_RCCEx_PeriphCLKConfig+0x38e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8002a84:	4b9f      	ldr	r3, [pc, #636]	; (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8002a86:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a88:	f023 0130 	bic.w	r1, r3, #48	; 0x30
 8002a8c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002a90:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a92:	4a9c      	ldr	r2, [pc, #624]	; (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8002a94:	430b      	orrs	r3, r1
 8002a96:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002a98:	e003      	b.n	8002aa2 <HAL_RCCEx_PeriphCLKConfig+0x396>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002a9a:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8002a9e:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8002aa2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002aa6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002aaa:	f402 5380 	and.w	r3, r2, #4096	; 0x1000
 8002aae:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8002ab2:	2300      	movs	r3, #0
 8002ab4:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8002ab8:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	; 0xf0
 8002abc:	460b      	mov	r3, r1
 8002abe:	4313      	orrs	r3, r2
 8002ac0:	d051      	beq.n	8002b66 <HAL_RCCEx_PeriphCLKConfig+0x45a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8002ac2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002ac6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002ac8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002acc:	d035      	beq.n	8002b3a <HAL_RCCEx_PeriphCLKConfig+0x42e>
 8002ace:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002ad2:	d82e      	bhi.n	8002b32 <HAL_RCCEx_PeriphCLKConfig+0x426>
 8002ad4:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8002ad8:	d031      	beq.n	8002b3e <HAL_RCCEx_PeriphCLKConfig+0x432>
 8002ada:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8002ade:	d828      	bhi.n	8002b32 <HAL_RCCEx_PeriphCLKConfig+0x426>
 8002ae0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002ae4:	d01a      	beq.n	8002b1c <HAL_RCCEx_PeriphCLKConfig+0x410>
 8002ae6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002aea:	d822      	bhi.n	8002b32 <HAL_RCCEx_PeriphCLKConfig+0x426>
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d003      	beq.n	8002af8 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
 8002af0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002af4:	d007      	beq.n	8002b06 <HAL_RCCEx_PeriphCLKConfig+0x3fa>
 8002af6:	e01c      	b.n	8002b32 <HAL_RCCEx_PeriphCLKConfig+0x426>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002af8:	4b82      	ldr	r3, [pc, #520]	; (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8002afa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002afc:	4a81      	ldr	r2, [pc, #516]	; (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8002afe:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002b02:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8002b04:	e01c      	b.n	8002b40 <HAL_RCCEx_PeriphCLKConfig+0x434>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8002b06:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002b0a:	3308      	adds	r3, #8
 8002b0c:	2100      	movs	r1, #0
 8002b0e:	4618      	mov	r0, r3
 8002b10:	f001 fa78 	bl	8004004 <RCCEx_PLL2_Config>
 8002b14:	4603      	mov	r3, r0
 8002b16:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8002b1a:	e011      	b.n	8002b40 <HAL_RCCEx_PeriphCLKConfig+0x434>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002b1c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002b20:	3328      	adds	r3, #40	; 0x28
 8002b22:	2100      	movs	r1, #0
 8002b24:	4618      	mov	r0, r3
 8002b26:	f001 fb1f 	bl	8004168 <RCCEx_PLL3_Config>
 8002b2a:	4603      	mov	r3, r0
 8002b2c:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8002b30:	e006      	b.n	8002b40 <HAL_RCCEx_PeriphCLKConfig+0x434>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002b32:	2301      	movs	r3, #1
 8002b34:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 8002b38:	e002      	b.n	8002b40 <HAL_RCCEx_PeriphCLKConfig+0x434>
        break;
 8002b3a:	bf00      	nop
 8002b3c:	e000      	b.n	8002b40 <HAL_RCCEx_PeriphCLKConfig+0x434>
        break;
 8002b3e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002b40:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d10a      	bne.n	8002b5e <HAL_RCCEx_PeriphCLKConfig+0x452>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8002b48:	4b6e      	ldr	r3, [pc, #440]	; (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8002b4a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002b4c:	f423 41e0 	bic.w	r1, r3, #28672	; 0x7000
 8002b50:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002b54:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002b56:	4a6b      	ldr	r2, [pc, #428]	; (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8002b58:	430b      	orrs	r3, r1
 8002b5a:	6513      	str	r3, [r2, #80]	; 0x50
 8002b5c:	e003      	b.n	8002b66 <HAL_RCCEx_PeriphCLKConfig+0x45a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002b5e:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8002b62:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8002b66:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002b6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b6e:	f402 5300 	and.w	r3, r2, #8192	; 0x2000
 8002b72:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8002b76:	2300      	movs	r3, #0
 8002b78:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8002b7c:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	; 0xe8
 8002b80:	460b      	mov	r3, r1
 8002b82:	4313      	orrs	r3, r2
 8002b84:	d053      	beq.n	8002c2e <HAL_RCCEx_PeriphCLKConfig+0x522>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8002b86:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002b8a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002b8c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002b90:	d033      	beq.n	8002bfa <HAL_RCCEx_PeriphCLKConfig+0x4ee>
 8002b92:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002b96:	d82c      	bhi.n	8002bf2 <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 8002b98:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002b9c:	d02f      	beq.n	8002bfe <HAL_RCCEx_PeriphCLKConfig+0x4f2>
 8002b9e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002ba2:	d826      	bhi.n	8002bf2 <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 8002ba4:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8002ba8:	d02b      	beq.n	8002c02 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8002baa:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8002bae:	d820      	bhi.n	8002bf2 <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 8002bb0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002bb4:	d012      	beq.n	8002bdc <HAL_RCCEx_PeriphCLKConfig+0x4d0>
 8002bb6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002bba:	d81a      	bhi.n	8002bf2 <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d022      	beq.n	8002c06 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
 8002bc0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002bc4:	d115      	bne.n	8002bf2 <HAL_RCCEx_PeriphCLKConfig+0x4e6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8002bc6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002bca:	3308      	adds	r3, #8
 8002bcc:	2101      	movs	r1, #1
 8002bce:	4618      	mov	r0, r3
 8002bd0:	f001 fa18 	bl	8004004 <RCCEx_PLL2_Config>
 8002bd4:	4603      	mov	r3, r0
 8002bd6:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8002bda:	e015      	b.n	8002c08 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8002bdc:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002be0:	3328      	adds	r3, #40	; 0x28
 8002be2:	2101      	movs	r1, #1
 8002be4:	4618      	mov	r0, r3
 8002be6:	f001 fabf 	bl	8004168 <RCCEx_PLL3_Config>
 8002bea:	4603      	mov	r3, r0
 8002bec:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8002bf0:	e00a      	b.n	8002c08 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002bf2:	2301      	movs	r3, #1
 8002bf4:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 8002bf8:	e006      	b.n	8002c08 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        break;
 8002bfa:	bf00      	nop
 8002bfc:	e004      	b.n	8002c08 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        break;
 8002bfe:	bf00      	nop
 8002c00:	e002      	b.n	8002c08 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        break;
 8002c02:	bf00      	nop
 8002c04:	e000      	b.n	8002c08 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        break;
 8002c06:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002c08:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d10a      	bne.n	8002c26 <HAL_RCCEx_PeriphCLKConfig+0x51a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8002c10:	4b3c      	ldr	r3, [pc, #240]	; (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8002c12:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002c14:	f423 21e0 	bic.w	r1, r3, #458752	; 0x70000
 8002c18:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002c1c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002c1e:	4a39      	ldr	r2, [pc, #228]	; (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8002c20:	430b      	orrs	r3, r1
 8002c22:	6513      	str	r3, [r2, #80]	; 0x50
 8002c24:	e003      	b.n	8002c2e <HAL_RCCEx_PeriphCLKConfig+0x522>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002c26:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8002c2a:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8002c2e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002c32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c36:	f402 4380 	and.w	r3, r2, #16384	; 0x4000
 8002c3a:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8002c3e:	2300      	movs	r3, #0
 8002c40:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8002c44:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	; 0xe0
 8002c48:	460b      	mov	r3, r1
 8002c4a:	4313      	orrs	r3, r2
 8002c4c:	d060      	beq.n	8002d10 <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8002c4e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002c52:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8002c56:	f1b3 4fc0 	cmp.w	r3, #1610612736	; 0x60000000
 8002c5a:	d039      	beq.n	8002cd0 <HAL_RCCEx_PeriphCLKConfig+0x5c4>
 8002c5c:	f1b3 4fc0 	cmp.w	r3, #1610612736	; 0x60000000
 8002c60:	d832      	bhi.n	8002cc8 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 8002c62:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002c66:	d035      	beq.n	8002cd4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 8002c68:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002c6c:	d82c      	bhi.n	8002cc8 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 8002c6e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002c72:	d031      	beq.n	8002cd8 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 8002c74:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002c78:	d826      	bhi.n	8002cc8 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 8002c7a:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8002c7e:	d02d      	beq.n	8002cdc <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 8002c80:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8002c84:	d820      	bhi.n	8002cc8 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 8002c86:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002c8a:	d012      	beq.n	8002cb2 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8002c8c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002c90:	d81a      	bhi.n	8002cc8 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d024      	beq.n	8002ce0 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8002c96:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002c9a:	d115      	bne.n	8002cc8 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8002c9c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002ca0:	3308      	adds	r3, #8
 8002ca2:	2101      	movs	r1, #1
 8002ca4:	4618      	mov	r0, r3
 8002ca6:	f001 f9ad 	bl	8004004 <RCCEx_PLL2_Config>
 8002caa:	4603      	mov	r3, r0
 8002cac:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8002cb0:	e017      	b.n	8002ce2 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8002cb2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002cb6:	3328      	adds	r3, #40	; 0x28
 8002cb8:	2101      	movs	r1, #1
 8002cba:	4618      	mov	r0, r3
 8002cbc:	f001 fa54 	bl	8004168 <RCCEx_PLL3_Config>
 8002cc0:	4603      	mov	r3, r0
 8002cc2:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8002cc6:	e00c      	b.n	8002ce2 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8002cc8:	2301      	movs	r3, #1
 8002cca:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 8002cce:	e008      	b.n	8002ce2 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8002cd0:	bf00      	nop
 8002cd2:	e006      	b.n	8002ce2 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8002cd4:	bf00      	nop
 8002cd6:	e004      	b.n	8002ce2 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8002cd8:	bf00      	nop
 8002cda:	e002      	b.n	8002ce2 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8002cdc:	bf00      	nop
 8002cde:	e000      	b.n	8002ce2 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8002ce0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002ce2:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d10e      	bne.n	8002d08 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8002cea:	4b06      	ldr	r3, [pc, #24]	; (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8002cec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002cee:	f023 41e0 	bic.w	r1, r3, #1879048192	; 0x70000000
 8002cf2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002cf6:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8002cfa:	4a02      	ldr	r2, [pc, #8]	; (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8002cfc:	430b      	orrs	r3, r1
 8002cfe:	6593      	str	r3, [r2, #88]	; 0x58
 8002d00:	e006      	b.n	8002d10 <HAL_RCCEx_PeriphCLKConfig+0x604>
 8002d02:	bf00      	nop
 8002d04:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002d08:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8002d0c:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8002d10:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002d14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d18:	f402 4300 	and.w	r3, r2, #32768	; 0x8000
 8002d1c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8002d20:	2300      	movs	r3, #0
 8002d22:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8002d26:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8002d2a:	460b      	mov	r3, r1
 8002d2c:	4313      	orrs	r3, r2
 8002d2e:	d037      	beq.n	8002da0 <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8002d30:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002d34:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002d36:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002d3a:	d00e      	beq.n	8002d5a <HAL_RCCEx_PeriphCLKConfig+0x64e>
 8002d3c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002d40:	d816      	bhi.n	8002d70 <HAL_RCCEx_PeriphCLKConfig+0x664>
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d018      	beq.n	8002d78 <HAL_RCCEx_PeriphCLKConfig+0x66c>
 8002d46:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002d4a:	d111      	bne.n	8002d70 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002d4c:	4bc4      	ldr	r3, [pc, #784]	; (8003060 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8002d4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d50:	4ac3      	ldr	r2, [pc, #780]	; (8003060 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8002d52:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002d56:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8002d58:	e00f      	b.n	8002d7a <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8002d5a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002d5e:	3308      	adds	r3, #8
 8002d60:	2101      	movs	r1, #1
 8002d62:	4618      	mov	r0, r3
 8002d64:	f001 f94e 	bl	8004004 <RCCEx_PLL2_Config>
 8002d68:	4603      	mov	r3, r0
 8002d6a:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8002d6e:	e004      	b.n	8002d7a <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002d70:	2301      	movs	r3, #1
 8002d72:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 8002d76:	e000      	b.n	8002d7a <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 8002d78:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002d7a:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d10a      	bne.n	8002d98 <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8002d82:	4bb7      	ldr	r3, [pc, #732]	; (8003060 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8002d84:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002d86:	f023 5140 	bic.w	r1, r3, #805306368	; 0x30000000
 8002d8a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002d8e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002d90:	4ab3      	ldr	r2, [pc, #716]	; (8003060 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8002d92:	430b      	orrs	r3, r1
 8002d94:	6513      	str	r3, [r2, #80]	; 0x50
 8002d96:	e003      	b.n	8002da0 <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002d98:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8002d9c:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8002da0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002da4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002da8:	f002 7380 	and.w	r3, r2, #16777216	; 0x1000000
 8002dac:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8002db0:	2300      	movs	r3, #0
 8002db2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8002db6:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	; 0xd0
 8002dba:	460b      	mov	r3, r1
 8002dbc:	4313      	orrs	r3, r2
 8002dbe:	d039      	beq.n	8002e34 <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8002dc0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002dc4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002dc6:	2b03      	cmp	r3, #3
 8002dc8:	d81c      	bhi.n	8002e04 <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 8002dca:	a201      	add	r2, pc, #4	; (adr r2, 8002dd0 <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 8002dcc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002dd0:	08002e0d 	.word	0x08002e0d
 8002dd4:	08002de1 	.word	0x08002de1
 8002dd8:	08002def 	.word	0x08002def
 8002ddc:	08002e0d 	.word	0x08002e0d
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002de0:	4b9f      	ldr	r3, [pc, #636]	; (8003060 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8002de2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002de4:	4a9e      	ldr	r2, [pc, #632]	; (8003060 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8002de6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002dea:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8002dec:	e00f      	b.n	8002e0e <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8002dee:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002df2:	3308      	adds	r3, #8
 8002df4:	2102      	movs	r1, #2
 8002df6:	4618      	mov	r0, r3
 8002df8:	f001 f904 	bl	8004004 <RCCEx_PLL2_Config>
 8002dfc:	4603      	mov	r3, r0
 8002dfe:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* FMC clock source configuration done later after clock selection check */
        break;
 8002e02:	e004      	b.n	8002e0e <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8002e04:	2301      	movs	r3, #1
 8002e06:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 8002e0a:	e000      	b.n	8002e0e <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 8002e0c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002e0e:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d10a      	bne.n	8002e2c <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8002e16:	4b92      	ldr	r3, [pc, #584]	; (8003060 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8002e18:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002e1a:	f023 0103 	bic.w	r1, r3, #3
 8002e1e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002e22:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002e24:	4a8e      	ldr	r2, [pc, #568]	; (8003060 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8002e26:	430b      	orrs	r3, r1
 8002e28:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002e2a:	e003      	b.n	8002e34 <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002e2c:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8002e30:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002e34:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002e38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e3c:	f402 0380 	and.w	r3, r2, #4194304	; 0x400000
 8002e40:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002e44:	2300      	movs	r3, #0
 8002e46:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8002e4a:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	; 0xc8
 8002e4e:	460b      	mov	r3, r1
 8002e50:	4313      	orrs	r3, r2
 8002e52:	f000 8099 	beq.w	8002f88 <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002e56:	4b83      	ldr	r3, [pc, #524]	; (8003064 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	4a82      	ldr	r2, [pc, #520]	; (8003064 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8002e5c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002e60:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002e62:	f7fe f977 	bl	8001154 <HAL_GetTick>
 8002e66:	f8c7 0118 	str.w	r0, [r7, #280]	; 0x118

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002e6a:	e00b      	b.n	8002e84 <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002e6c:	f7fe f972 	bl	8001154 <HAL_GetTick>
 8002e70:	4602      	mov	r2, r0
 8002e72:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 8002e76:	1ad3      	subs	r3, r2, r3
 8002e78:	2b64      	cmp	r3, #100	; 0x64
 8002e7a:	d903      	bls.n	8002e84 <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 8002e7c:	2303      	movs	r3, #3
 8002e7e:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 8002e82:	e005      	b.n	8002e90 <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002e84:	4b77      	ldr	r3, [pc, #476]	; (8003064 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d0ed      	beq.n	8002e6c <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 8002e90:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d173      	bne.n	8002f80 <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8002e98:	4b71      	ldr	r3, [pc, #452]	; (8003060 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8002e9a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8002e9c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002ea0:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8002ea4:	4053      	eors	r3, r2
 8002ea6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d015      	beq.n	8002eda <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002eae:	4b6c      	ldr	r3, [pc, #432]	; (8003060 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8002eb0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002eb2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002eb6:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002eba:	4b69      	ldr	r3, [pc, #420]	; (8003060 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8002ebc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002ebe:	4a68      	ldr	r2, [pc, #416]	; (8003060 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8002ec0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002ec4:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002ec6:	4b66      	ldr	r3, [pc, #408]	; (8003060 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8002ec8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002eca:	4a65      	ldr	r2, [pc, #404]	; (8003060 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8002ecc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002ed0:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8002ed2:	4a63      	ldr	r2, [pc, #396]	; (8003060 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8002ed4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002ed8:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8002eda:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002ede:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8002ee2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002ee6:	d118      	bne.n	8002f1a <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ee8:	f7fe f934 	bl	8001154 <HAL_GetTick>
 8002eec:	f8c7 0118 	str.w	r0, [r7, #280]	; 0x118

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002ef0:	e00d      	b.n	8002f0e <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ef2:	f7fe f92f 	bl	8001154 <HAL_GetTick>
 8002ef6:	4602      	mov	r2, r0
 8002ef8:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 8002efc:	1ad2      	subs	r2, r2, r3
 8002efe:	f241 3388 	movw	r3, #5000	; 0x1388
 8002f02:	429a      	cmp	r2, r3
 8002f04:	d903      	bls.n	8002f0e <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 8002f06:	2303      	movs	r3, #3
 8002f08:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
            break;
 8002f0c:	e005      	b.n	8002f1a <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002f0e:	4b54      	ldr	r3, [pc, #336]	; (8003060 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8002f10:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f12:	f003 0302 	and.w	r3, r3, #2
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d0eb      	beq.n	8002ef2 <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 8002f1a:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d129      	bne.n	8002f76 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002f22:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002f26:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8002f2a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002f2e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002f32:	d10e      	bne.n	8002f52 <HAL_RCCEx_PeriphCLKConfig+0x846>
 8002f34:	4b4a      	ldr	r3, [pc, #296]	; (8003060 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8002f36:	691b      	ldr	r3, [r3, #16]
 8002f38:	f423 517c 	bic.w	r1, r3, #16128	; 0x3f00
 8002f3c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002f40:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8002f44:	091a      	lsrs	r2, r3, #4
 8002f46:	4b48      	ldr	r3, [pc, #288]	; (8003068 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8002f48:	4013      	ands	r3, r2
 8002f4a:	4a45      	ldr	r2, [pc, #276]	; (8003060 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8002f4c:	430b      	orrs	r3, r1
 8002f4e:	6113      	str	r3, [r2, #16]
 8002f50:	e005      	b.n	8002f5e <HAL_RCCEx_PeriphCLKConfig+0x852>
 8002f52:	4b43      	ldr	r3, [pc, #268]	; (8003060 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8002f54:	691b      	ldr	r3, [r3, #16]
 8002f56:	4a42      	ldr	r2, [pc, #264]	; (8003060 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8002f58:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8002f5c:	6113      	str	r3, [r2, #16]
 8002f5e:	4b40      	ldr	r3, [pc, #256]	; (8003060 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8002f60:	6f19      	ldr	r1, [r3, #112]	; 0x70
 8002f62:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002f66:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8002f6a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f6e:	4a3c      	ldr	r2, [pc, #240]	; (8003060 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8002f70:	430b      	orrs	r3, r1
 8002f72:	6713      	str	r3, [r2, #112]	; 0x70
 8002f74:	e008      	b.n	8002f88 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002f76:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8002f7a:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
 8002f7e:	e003      	b.n	8002f88 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002f80:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8002f84:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8002f88:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002f8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f90:	f002 0301 	and.w	r3, r2, #1
 8002f94:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8002f98:	2300      	movs	r3, #0
 8002f9a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8002f9e:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8002fa2:	460b      	mov	r3, r1
 8002fa4:	4313      	orrs	r3, r2
 8002fa6:	f000 8090 	beq.w	80030ca <HAL_RCCEx_PeriphCLKConfig+0x9be>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8002faa:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002fae:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002fb2:	2b28      	cmp	r3, #40	; 0x28
 8002fb4:	d870      	bhi.n	8003098 <HAL_RCCEx_PeriphCLKConfig+0x98c>
 8002fb6:	a201      	add	r2, pc, #4	; (adr r2, 8002fbc <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 8002fb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002fbc:	080030a1 	.word	0x080030a1
 8002fc0:	08003099 	.word	0x08003099
 8002fc4:	08003099 	.word	0x08003099
 8002fc8:	08003099 	.word	0x08003099
 8002fcc:	08003099 	.word	0x08003099
 8002fd0:	08003099 	.word	0x08003099
 8002fd4:	08003099 	.word	0x08003099
 8002fd8:	08003099 	.word	0x08003099
 8002fdc:	0800306d 	.word	0x0800306d
 8002fe0:	08003099 	.word	0x08003099
 8002fe4:	08003099 	.word	0x08003099
 8002fe8:	08003099 	.word	0x08003099
 8002fec:	08003099 	.word	0x08003099
 8002ff0:	08003099 	.word	0x08003099
 8002ff4:	08003099 	.word	0x08003099
 8002ff8:	08003099 	.word	0x08003099
 8002ffc:	08003083 	.word	0x08003083
 8003000:	08003099 	.word	0x08003099
 8003004:	08003099 	.word	0x08003099
 8003008:	08003099 	.word	0x08003099
 800300c:	08003099 	.word	0x08003099
 8003010:	08003099 	.word	0x08003099
 8003014:	08003099 	.word	0x08003099
 8003018:	08003099 	.word	0x08003099
 800301c:	080030a1 	.word	0x080030a1
 8003020:	08003099 	.word	0x08003099
 8003024:	08003099 	.word	0x08003099
 8003028:	08003099 	.word	0x08003099
 800302c:	08003099 	.word	0x08003099
 8003030:	08003099 	.word	0x08003099
 8003034:	08003099 	.word	0x08003099
 8003038:	08003099 	.word	0x08003099
 800303c:	080030a1 	.word	0x080030a1
 8003040:	08003099 	.word	0x08003099
 8003044:	08003099 	.word	0x08003099
 8003048:	08003099 	.word	0x08003099
 800304c:	08003099 	.word	0x08003099
 8003050:	08003099 	.word	0x08003099
 8003054:	08003099 	.word	0x08003099
 8003058:	08003099 	.word	0x08003099
 800305c:	080030a1 	.word	0x080030a1
 8003060:	58024400 	.word	0x58024400
 8003064:	58024800 	.word	0x58024800
 8003068:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800306c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003070:	3308      	adds	r3, #8
 8003072:	2101      	movs	r1, #1
 8003074:	4618      	mov	r0, r3
 8003076:	f000 ffc5 	bl	8004004 <RCCEx_PLL2_Config>
 800307a:	4603      	mov	r3, r0
 800307c:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8003080:	e00f      	b.n	80030a2 <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003082:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003086:	3328      	adds	r3, #40	; 0x28
 8003088:	2101      	movs	r1, #1
 800308a:	4618      	mov	r0, r3
 800308c:	f001 f86c 	bl	8004168 <RCCEx_PLL3_Config>
 8003090:	4603      	mov	r3, r0
 8003092:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8003096:	e004      	b.n	80030a2 <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003098:	2301      	movs	r3, #1
 800309a:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 800309e:	e000      	b.n	80030a2 <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 80030a0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80030a2:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d10b      	bne.n	80030c2 <HAL_RCCEx_PeriphCLKConfig+0x9b6>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 80030aa:	4bc0      	ldr	r3, [pc, #768]	; (80033ac <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 80030ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80030ae:	f023 0138 	bic.w	r1, r3, #56	; 0x38
 80030b2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80030b6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80030ba:	4abc      	ldr	r2, [pc, #752]	; (80033ac <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 80030bc:	430b      	orrs	r3, r1
 80030be:	6553      	str	r3, [r2, #84]	; 0x54
 80030c0:	e003      	b.n	80030ca <HAL_RCCEx_PeriphCLKConfig+0x9be>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80030c2:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 80030c6:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 80030ca:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80030ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030d2:	f002 0302 	and.w	r3, r2, #2
 80030d6:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80030da:	2300      	movs	r3, #0
 80030dc:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 80030e0:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	; 0xb8
 80030e4:	460b      	mov	r3, r1
 80030e6:	4313      	orrs	r3, r2
 80030e8:	d043      	beq.n	8003172 <HAL_RCCEx_PeriphCLKConfig+0xa66>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 80030ea:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80030ee:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80030f2:	2b05      	cmp	r3, #5
 80030f4:	d824      	bhi.n	8003140 <HAL_RCCEx_PeriphCLKConfig+0xa34>
 80030f6:	a201      	add	r2, pc, #4	; (adr r2, 80030fc <HAL_RCCEx_PeriphCLKConfig+0x9f0>)
 80030f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030fc:	08003149 	.word	0x08003149
 8003100:	08003115 	.word	0x08003115
 8003104:	0800312b 	.word	0x0800312b
 8003108:	08003149 	.word	0x08003149
 800310c:	08003149 	.word	0x08003149
 8003110:	08003149 	.word	0x08003149
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003114:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003118:	3308      	adds	r3, #8
 800311a:	2101      	movs	r1, #1
 800311c:	4618      	mov	r0, r3
 800311e:	f000 ff71 	bl	8004004 <RCCEx_PLL2_Config>
 8003122:	4603      	mov	r3, r0
 8003124:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8003128:	e00f      	b.n	800314a <HAL_RCCEx_PeriphCLKConfig+0xa3e>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800312a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800312e:	3328      	adds	r3, #40	; 0x28
 8003130:	2101      	movs	r1, #1
 8003132:	4618      	mov	r0, r3
 8003134:	f001 f818 	bl	8004168 <RCCEx_PLL3_Config>
 8003138:	4603      	mov	r3, r0
 800313a:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800313e:	e004      	b.n	800314a <HAL_RCCEx_PeriphCLKConfig+0xa3e>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003140:	2301      	movs	r3, #1
 8003142:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 8003146:	e000      	b.n	800314a <HAL_RCCEx_PeriphCLKConfig+0xa3e>
        break;
 8003148:	bf00      	nop
    }

    if (ret == HAL_OK)
 800314a:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800314e:	2b00      	cmp	r3, #0
 8003150:	d10b      	bne.n	800316a <HAL_RCCEx_PeriphCLKConfig+0xa5e>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8003152:	4b96      	ldr	r3, [pc, #600]	; (80033ac <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8003154:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003156:	f023 0107 	bic.w	r1, r3, #7
 800315a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800315e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003162:	4a92      	ldr	r2, [pc, #584]	; (80033ac <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8003164:	430b      	orrs	r3, r1
 8003166:	6553      	str	r3, [r2, #84]	; 0x54
 8003168:	e003      	b.n	8003172 <HAL_RCCEx_PeriphCLKConfig+0xa66>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800316a:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800316e:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003172:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003176:	e9d3 2300 	ldrd	r2, r3, [r3]
 800317a:	f002 0304 	and.w	r3, r2, #4
 800317e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8003182:	2300      	movs	r3, #0
 8003184:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003188:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	; 0xb0
 800318c:	460b      	mov	r3, r1
 800318e:	4313      	orrs	r3, r2
 8003190:	d043      	beq.n	800321a <HAL_RCCEx_PeriphCLKConfig+0xb0e>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8003192:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003196:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800319a:	2b05      	cmp	r3, #5
 800319c:	d824      	bhi.n	80031e8 <HAL_RCCEx_PeriphCLKConfig+0xadc>
 800319e:	a201      	add	r2, pc, #4	; (adr r2, 80031a4 <HAL_RCCEx_PeriphCLKConfig+0xa98>)
 80031a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031a4:	080031f1 	.word	0x080031f1
 80031a8:	080031bd 	.word	0x080031bd
 80031ac:	080031d3 	.word	0x080031d3
 80031b0:	080031f1 	.word	0x080031f1
 80031b4:	080031f1 	.word	0x080031f1
 80031b8:	080031f1 	.word	0x080031f1
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80031bc:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80031c0:	3308      	adds	r3, #8
 80031c2:	2101      	movs	r1, #1
 80031c4:	4618      	mov	r0, r3
 80031c6:	f000 ff1d 	bl	8004004 <RCCEx_PLL2_Config>
 80031ca:	4603      	mov	r3, r0
 80031cc:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80031d0:	e00f      	b.n	80031f2 <HAL_RCCEx_PeriphCLKConfig+0xae6>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80031d2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80031d6:	3328      	adds	r3, #40	; 0x28
 80031d8:	2101      	movs	r1, #1
 80031da:	4618      	mov	r0, r3
 80031dc:	f000 ffc4 	bl	8004168 <RCCEx_PLL3_Config>
 80031e0:	4603      	mov	r3, r0
 80031e2:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80031e6:	e004      	b.n	80031f2 <HAL_RCCEx_PeriphCLKConfig+0xae6>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80031e8:	2301      	movs	r3, #1
 80031ea:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 80031ee:	e000      	b.n	80031f2 <HAL_RCCEx_PeriphCLKConfig+0xae6>
        break;
 80031f0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80031f2:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d10b      	bne.n	8003212 <HAL_RCCEx_PeriphCLKConfig+0xb06>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80031fa:	4b6c      	ldr	r3, [pc, #432]	; (80033ac <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 80031fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80031fe:	f023 0107 	bic.w	r1, r3, #7
 8003202:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003206:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800320a:	4a68      	ldr	r2, [pc, #416]	; (80033ac <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 800320c:	430b      	orrs	r3, r1
 800320e:	6593      	str	r3, [r2, #88]	; 0x58
 8003210:	e003      	b.n	800321a <HAL_RCCEx_PeriphCLKConfig+0xb0e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003212:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8003216:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800321a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800321e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003222:	f002 0320 	and.w	r3, r2, #32
 8003226:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800322a:	2300      	movs	r3, #0
 800322c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8003230:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8003234:	460b      	mov	r3, r1
 8003236:	4313      	orrs	r3, r2
 8003238:	d055      	beq.n	80032e6 <HAL_RCCEx_PeriphCLKConfig+0xbda>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800323a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800323e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003242:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003246:	d033      	beq.n	80032b0 <HAL_RCCEx_PeriphCLKConfig+0xba4>
 8003248:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800324c:	d82c      	bhi.n	80032a8 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
 800324e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003252:	d02f      	beq.n	80032b4 <HAL_RCCEx_PeriphCLKConfig+0xba8>
 8003254:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003258:	d826      	bhi.n	80032a8 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
 800325a:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800325e:	d02b      	beq.n	80032b8 <HAL_RCCEx_PeriphCLKConfig+0xbac>
 8003260:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8003264:	d820      	bhi.n	80032a8 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
 8003266:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800326a:	d012      	beq.n	8003292 <HAL_RCCEx_PeriphCLKConfig+0xb86>
 800326c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003270:	d81a      	bhi.n	80032a8 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
 8003272:	2b00      	cmp	r3, #0
 8003274:	d022      	beq.n	80032bc <HAL_RCCEx_PeriphCLKConfig+0xbb0>
 8003276:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800327a:	d115      	bne.n	80032a8 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800327c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003280:	3308      	adds	r3, #8
 8003282:	2100      	movs	r1, #0
 8003284:	4618      	mov	r0, r3
 8003286:	f000 febd 	bl	8004004 <RCCEx_PLL2_Config>
 800328a:	4603      	mov	r3, r0
 800328c:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8003290:	e015      	b.n	80032be <HAL_RCCEx_PeriphCLKConfig+0xbb2>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003292:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003296:	3328      	adds	r3, #40	; 0x28
 8003298:	2102      	movs	r1, #2
 800329a:	4618      	mov	r0, r3
 800329c:	f000 ff64 	bl	8004168 <RCCEx_PLL3_Config>
 80032a0:	4603      	mov	r3, r0
 80032a2:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80032a6:	e00a      	b.n	80032be <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80032a8:	2301      	movs	r3, #1
 80032aa:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 80032ae:	e006      	b.n	80032be <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        break;
 80032b0:	bf00      	nop
 80032b2:	e004      	b.n	80032be <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        break;
 80032b4:	bf00      	nop
 80032b6:	e002      	b.n	80032be <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        break;
 80032b8:	bf00      	nop
 80032ba:	e000      	b.n	80032be <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        break;
 80032bc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80032be:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d10b      	bne.n	80032de <HAL_RCCEx_PeriphCLKConfig+0xbd2>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80032c6:	4b39      	ldr	r3, [pc, #228]	; (80033ac <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 80032c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80032ca:	f023 41e0 	bic.w	r1, r3, #1879048192	; 0x70000000
 80032ce:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80032d2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80032d6:	4a35      	ldr	r2, [pc, #212]	; (80033ac <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 80032d8:	430b      	orrs	r3, r1
 80032da:	6553      	str	r3, [r2, #84]	; 0x54
 80032dc:	e003      	b.n	80032e6 <HAL_RCCEx_PeriphCLKConfig+0xbda>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80032de:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 80032e2:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80032e6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80032ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032ee:	f002 0340 	and.w	r3, r2, #64	; 0x40
 80032f2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80032f6:	2300      	movs	r3, #0
 80032f8:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 80032fc:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	; 0xa0
 8003300:	460b      	mov	r3, r1
 8003302:	4313      	orrs	r3, r2
 8003304:	d058      	beq.n	80033b8 <HAL_RCCEx_PeriphCLKConfig+0xcac>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8003306:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800330a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800330e:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8003312:	d033      	beq.n	800337c <HAL_RCCEx_PeriphCLKConfig+0xc70>
 8003314:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8003318:	d82c      	bhi.n	8003374 <HAL_RCCEx_PeriphCLKConfig+0xc68>
 800331a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800331e:	d02f      	beq.n	8003380 <HAL_RCCEx_PeriphCLKConfig+0xc74>
 8003320:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003324:	d826      	bhi.n	8003374 <HAL_RCCEx_PeriphCLKConfig+0xc68>
 8003326:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800332a:	d02b      	beq.n	8003384 <HAL_RCCEx_PeriphCLKConfig+0xc78>
 800332c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003330:	d820      	bhi.n	8003374 <HAL_RCCEx_PeriphCLKConfig+0xc68>
 8003332:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003336:	d012      	beq.n	800335e <HAL_RCCEx_PeriphCLKConfig+0xc52>
 8003338:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800333c:	d81a      	bhi.n	8003374 <HAL_RCCEx_PeriphCLKConfig+0xc68>
 800333e:	2b00      	cmp	r3, #0
 8003340:	d022      	beq.n	8003388 <HAL_RCCEx_PeriphCLKConfig+0xc7c>
 8003342:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003346:	d115      	bne.n	8003374 <HAL_RCCEx_PeriphCLKConfig+0xc68>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003348:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800334c:	3308      	adds	r3, #8
 800334e:	2100      	movs	r1, #0
 8003350:	4618      	mov	r0, r3
 8003352:	f000 fe57 	bl	8004004 <RCCEx_PLL2_Config>
 8003356:	4603      	mov	r3, r0
 8003358:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800335c:	e015      	b.n	800338a <HAL_RCCEx_PeriphCLKConfig+0xc7e>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800335e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003362:	3328      	adds	r3, #40	; 0x28
 8003364:	2102      	movs	r1, #2
 8003366:	4618      	mov	r0, r3
 8003368:	f000 fefe 	bl	8004168 <RCCEx_PLL3_Config>
 800336c:	4603      	mov	r3, r0
 800336e:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8003372:	e00a      	b.n	800338a <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003374:	2301      	movs	r3, #1
 8003376:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 800337a:	e006      	b.n	800338a <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        break;
 800337c:	bf00      	nop
 800337e:	e004      	b.n	800338a <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        break;
 8003380:	bf00      	nop
 8003382:	e002      	b.n	800338a <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        break;
 8003384:	bf00      	nop
 8003386:	e000      	b.n	800338a <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        break;
 8003388:	bf00      	nop
    }

    if (ret == HAL_OK)
 800338a:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800338e:	2b00      	cmp	r3, #0
 8003390:	d10e      	bne.n	80033b0 <HAL_RCCEx_PeriphCLKConfig+0xca4>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003392:	4b06      	ldr	r3, [pc, #24]	; (80033ac <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8003394:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003396:	f423 51e0 	bic.w	r1, r3, #7168	; 0x1c00
 800339a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800339e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80033a2:	4a02      	ldr	r2, [pc, #8]	; (80033ac <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 80033a4:	430b      	orrs	r3, r1
 80033a6:	6593      	str	r3, [r2, #88]	; 0x58
 80033a8:	e006      	b.n	80033b8 <HAL_RCCEx_PeriphCLKConfig+0xcac>
 80033aa:	bf00      	nop
 80033ac:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80033b0:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 80033b4:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80033b8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80033bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033c0:	f002 0380 	and.w	r3, r2, #128	; 0x80
 80033c4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80033c8:	2300      	movs	r3, #0
 80033ca:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80033ce:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	; 0x98
 80033d2:	460b      	mov	r3, r1
 80033d4:	4313      	orrs	r3, r2
 80033d6:	d055      	beq.n	8003484 <HAL_RCCEx_PeriphCLKConfig+0xd78>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 80033d8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80033dc:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80033e0:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 80033e4:	d033      	beq.n	800344e <HAL_RCCEx_PeriphCLKConfig+0xd42>
 80033e6:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 80033ea:	d82c      	bhi.n	8003446 <HAL_RCCEx_PeriphCLKConfig+0xd3a>
 80033ec:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80033f0:	d02f      	beq.n	8003452 <HAL_RCCEx_PeriphCLKConfig+0xd46>
 80033f2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80033f6:	d826      	bhi.n	8003446 <HAL_RCCEx_PeriphCLKConfig+0xd3a>
 80033f8:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 80033fc:	d02b      	beq.n	8003456 <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 80033fe:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8003402:	d820      	bhi.n	8003446 <HAL_RCCEx_PeriphCLKConfig+0xd3a>
 8003404:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003408:	d012      	beq.n	8003430 <HAL_RCCEx_PeriphCLKConfig+0xd24>
 800340a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800340e:	d81a      	bhi.n	8003446 <HAL_RCCEx_PeriphCLKConfig+0xd3a>
 8003410:	2b00      	cmp	r3, #0
 8003412:	d022      	beq.n	800345a <HAL_RCCEx_PeriphCLKConfig+0xd4e>
 8003414:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003418:	d115      	bne.n	8003446 <HAL_RCCEx_PeriphCLKConfig+0xd3a>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800341a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800341e:	3308      	adds	r3, #8
 8003420:	2100      	movs	r1, #0
 8003422:	4618      	mov	r0, r3
 8003424:	f000 fdee 	bl	8004004 <RCCEx_PLL2_Config>
 8003428:	4603      	mov	r3, r0
 800342a:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800342e:	e015      	b.n	800345c <HAL_RCCEx_PeriphCLKConfig+0xd50>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003430:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003434:	3328      	adds	r3, #40	; 0x28
 8003436:	2102      	movs	r1, #2
 8003438:	4618      	mov	r0, r3
 800343a:	f000 fe95 	bl	8004168 <RCCEx_PLL3_Config>
 800343e:	4603      	mov	r3, r0
 8003440:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8003444:	e00a      	b.n	800345c <HAL_RCCEx_PeriphCLKConfig+0xd50>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003446:	2301      	movs	r3, #1
 8003448:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 800344c:	e006      	b.n	800345c <HAL_RCCEx_PeriphCLKConfig+0xd50>
        break;
 800344e:	bf00      	nop
 8003450:	e004      	b.n	800345c <HAL_RCCEx_PeriphCLKConfig+0xd50>
        break;
 8003452:	bf00      	nop
 8003454:	e002      	b.n	800345c <HAL_RCCEx_PeriphCLKConfig+0xd50>
        break;
 8003456:	bf00      	nop
 8003458:	e000      	b.n	800345c <HAL_RCCEx_PeriphCLKConfig+0xd50>
        break;
 800345a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800345c:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8003460:	2b00      	cmp	r3, #0
 8003462:	d10b      	bne.n	800347c <HAL_RCCEx_PeriphCLKConfig+0xd70>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8003464:	4ba1      	ldr	r3, [pc, #644]	; (80036ec <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8003466:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003468:	f423 4160 	bic.w	r1, r3, #57344	; 0xe000
 800346c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003470:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8003474:	4a9d      	ldr	r2, [pc, #628]	; (80036ec <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8003476:	430b      	orrs	r3, r1
 8003478:	6593      	str	r3, [r2, #88]	; 0x58
 800347a:	e003      	b.n	8003484 <HAL_RCCEx_PeriphCLKConfig+0xd78>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800347c:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8003480:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8003484:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003488:	e9d3 2300 	ldrd	r2, r3, [r3]
 800348c:	f002 0308 	and.w	r3, r2, #8
 8003490:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8003494:	2300      	movs	r3, #0
 8003496:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800349a:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	; 0x90
 800349e:	460b      	mov	r3, r1
 80034a0:	4313      	orrs	r3, r2
 80034a2:	d01e      	beq.n	80034e2 <HAL_RCCEx_PeriphCLKConfig+0xdd6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 80034a4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80034a8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80034ac:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80034b0:	d10c      	bne.n	80034cc <HAL_RCCEx_PeriphCLKConfig+0xdc0>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80034b2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80034b6:	3328      	adds	r3, #40	; 0x28
 80034b8:	2102      	movs	r1, #2
 80034ba:	4618      	mov	r0, r3
 80034bc:	f000 fe54 	bl	8004168 <RCCEx_PLL3_Config>
 80034c0:	4603      	mov	r3, r0
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d002      	beq.n	80034cc <HAL_RCCEx_PeriphCLKConfig+0xdc0>
      {
        status = HAL_ERROR;
 80034c6:	2301      	movs	r3, #1
 80034c8:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 80034cc:	4b87      	ldr	r3, [pc, #540]	; (80036ec <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 80034ce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80034d0:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80034d4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80034d8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80034dc:	4a83      	ldr	r2, [pc, #524]	; (80036ec <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 80034de:	430b      	orrs	r3, r1
 80034e0:	6553      	str	r3, [r2, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80034e2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80034e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034ea:	f002 0310 	and.w	r3, r2, #16
 80034ee:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80034f2:	2300      	movs	r3, #0
 80034f4:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 80034f8:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	; 0x88
 80034fc:	460b      	mov	r3, r1
 80034fe:	4313      	orrs	r3, r2
 8003500:	d01e      	beq.n	8003540 <HAL_RCCEx_PeriphCLKConfig+0xe34>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8003502:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003506:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800350a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800350e:	d10c      	bne.n	800352a <HAL_RCCEx_PeriphCLKConfig+0xe1e>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8003510:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003514:	3328      	adds	r3, #40	; 0x28
 8003516:	2102      	movs	r1, #2
 8003518:	4618      	mov	r0, r3
 800351a:	f000 fe25 	bl	8004168 <RCCEx_PLL3_Config>
 800351e:	4603      	mov	r3, r0
 8003520:	2b00      	cmp	r3, #0
 8003522:	d002      	beq.n	800352a <HAL_RCCEx_PeriphCLKConfig+0xe1e>
      {
        status = HAL_ERROR;
 8003524:	2301      	movs	r3, #1
 8003526:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800352a:	4b70      	ldr	r3, [pc, #448]	; (80036ec <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 800352c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800352e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8003532:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003536:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800353a:	4a6c      	ldr	r2, [pc, #432]	; (80036ec <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 800353c:	430b      	orrs	r3, r1
 800353e:	6593      	str	r3, [r2, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003540:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003544:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003548:	f402 2300 	and.w	r3, r2, #524288	; 0x80000
 800354c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8003550:	2300      	movs	r3, #0
 8003552:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8003556:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	; 0x80
 800355a:	460b      	mov	r3, r1
 800355c:	4313      	orrs	r3, r2
 800355e:	d03e      	beq.n	80035de <HAL_RCCEx_PeriphCLKConfig+0xed2>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8003560:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003564:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8003568:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800356c:	d022      	beq.n	80035b4 <HAL_RCCEx_PeriphCLKConfig+0xea8>
 800356e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003572:	d81b      	bhi.n	80035ac <HAL_RCCEx_PeriphCLKConfig+0xea0>
 8003574:	2b00      	cmp	r3, #0
 8003576:	d003      	beq.n	8003580 <HAL_RCCEx_PeriphCLKConfig+0xe74>
 8003578:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800357c:	d00b      	beq.n	8003596 <HAL_RCCEx_PeriphCLKConfig+0xe8a>
 800357e:	e015      	b.n	80035ac <HAL_RCCEx_PeriphCLKConfig+0xea0>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003580:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003584:	3308      	adds	r3, #8
 8003586:	2100      	movs	r1, #0
 8003588:	4618      	mov	r0, r3
 800358a:	f000 fd3b 	bl	8004004 <RCCEx_PLL2_Config>
 800358e:	4603      	mov	r3, r0
 8003590:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* ADC clock source configuration done later after clock selection check */
        break;
 8003594:	e00f      	b.n	80035b6 <HAL_RCCEx_PeriphCLKConfig+0xeaa>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003596:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800359a:	3328      	adds	r3, #40	; 0x28
 800359c:	2102      	movs	r1, #2
 800359e:	4618      	mov	r0, r3
 80035a0:	f000 fde2 	bl	8004168 <RCCEx_PLL3_Config>
 80035a4:	4603      	mov	r3, r0
 80035a6:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* ADC clock source configuration done later after clock selection check */
        break;
 80035aa:	e004      	b.n	80035b6 <HAL_RCCEx_PeriphCLKConfig+0xeaa>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80035ac:	2301      	movs	r3, #1
 80035ae:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 80035b2:	e000      	b.n	80035b6 <HAL_RCCEx_PeriphCLKConfig+0xeaa>
        break;
 80035b4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80035b6:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d10b      	bne.n	80035d6 <HAL_RCCEx_PeriphCLKConfig+0xeca>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80035be:	4b4b      	ldr	r3, [pc, #300]	; (80036ec <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 80035c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80035c2:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 80035c6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80035ca:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80035ce:	4a47      	ldr	r2, [pc, #284]	; (80036ec <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 80035d0:	430b      	orrs	r3, r1
 80035d2:	6593      	str	r3, [r2, #88]	; 0x58
 80035d4:	e003      	b.n	80035de <HAL_RCCEx_PeriphCLKConfig+0xed2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80035d6:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 80035da:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80035de:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80035e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035e6:	f402 2380 	and.w	r3, r2, #262144	; 0x40000
 80035ea:	67bb      	str	r3, [r7, #120]	; 0x78
 80035ec:	2300      	movs	r3, #0
 80035ee:	67fb      	str	r3, [r7, #124]	; 0x7c
 80035f0:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	; 0x78
 80035f4:	460b      	mov	r3, r1
 80035f6:	4313      	orrs	r3, r2
 80035f8:	d03b      	beq.n	8003672 <HAL_RCCEx_PeriphCLKConfig+0xf66>
  {

    switch (PeriphClkInit->UsbClockSelection)
 80035fa:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80035fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003602:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8003606:	d01f      	beq.n	8003648 <HAL_RCCEx_PeriphCLKConfig+0xf3c>
 8003608:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800360c:	d818      	bhi.n	8003640 <HAL_RCCEx_PeriphCLKConfig+0xf34>
 800360e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003612:	d003      	beq.n	800361c <HAL_RCCEx_PeriphCLKConfig+0xf10>
 8003614:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003618:	d007      	beq.n	800362a <HAL_RCCEx_PeriphCLKConfig+0xf1e>
 800361a:	e011      	b.n	8003640 <HAL_RCCEx_PeriphCLKConfig+0xf34>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800361c:	4b33      	ldr	r3, [pc, #204]	; (80036ec <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 800361e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003620:	4a32      	ldr	r2, [pc, #200]	; (80036ec <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8003622:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003626:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8003628:	e00f      	b.n	800364a <HAL_RCCEx_PeriphCLKConfig+0xf3e>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800362a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800362e:	3328      	adds	r3, #40	; 0x28
 8003630:	2101      	movs	r1, #1
 8003632:	4618      	mov	r0, r3
 8003634:	f000 fd98 	bl	8004168 <RCCEx_PLL3_Config>
 8003638:	4603      	mov	r3, r0
 800363a:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* USB clock source configuration done later after clock selection check */
        break;
 800363e:	e004      	b.n	800364a <HAL_RCCEx_PeriphCLKConfig+0xf3e>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003640:	2301      	movs	r3, #1
 8003642:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 8003646:	e000      	b.n	800364a <HAL_RCCEx_PeriphCLKConfig+0xf3e>
        break;
 8003648:	bf00      	nop
    }

    if (ret == HAL_OK)
 800364a:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800364e:	2b00      	cmp	r3, #0
 8003650:	d10b      	bne.n	800366a <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003652:	4b26      	ldr	r3, [pc, #152]	; (80036ec <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8003654:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003656:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 800365a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800365e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003662:	4a22      	ldr	r2, [pc, #136]	; (80036ec <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8003664:	430b      	orrs	r3, r1
 8003666:	6553      	str	r3, [r2, #84]	; 0x54
 8003668:	e003      	b.n	8003672 <HAL_RCCEx_PeriphCLKConfig+0xf66>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800366a:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800366e:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8003672:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003676:	e9d3 2300 	ldrd	r2, r3, [r3]
 800367a:	f402 3380 	and.w	r3, r2, #65536	; 0x10000
 800367e:	673b      	str	r3, [r7, #112]	; 0x70
 8003680:	2300      	movs	r3, #0
 8003682:	677b      	str	r3, [r7, #116]	; 0x74
 8003684:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	; 0x70
 8003688:	460b      	mov	r3, r1
 800368a:	4313      	orrs	r3, r2
 800368c:	d034      	beq.n	80036f8 <HAL_RCCEx_PeriphCLKConfig+0xfec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800368e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003692:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003694:	2b00      	cmp	r3, #0
 8003696:	d003      	beq.n	80036a0 <HAL_RCCEx_PeriphCLKConfig+0xf94>
 8003698:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800369c:	d007      	beq.n	80036ae <HAL_RCCEx_PeriphCLKConfig+0xfa2>
 800369e:	e011      	b.n	80036c4 <HAL_RCCEx_PeriphCLKConfig+0xfb8>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80036a0:	4b12      	ldr	r3, [pc, #72]	; (80036ec <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 80036a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036a4:	4a11      	ldr	r2, [pc, #68]	; (80036ec <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 80036a6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80036aa:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80036ac:	e00e      	b.n	80036cc <HAL_RCCEx_PeriphCLKConfig+0xfc0>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80036ae:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80036b2:	3308      	adds	r3, #8
 80036b4:	2102      	movs	r1, #2
 80036b6:	4618      	mov	r0, r3
 80036b8:	f000 fca4 	bl	8004004 <RCCEx_PLL2_Config>
 80036bc:	4603      	mov	r3, r0
 80036be:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80036c2:	e003      	b.n	80036cc <HAL_RCCEx_PeriphCLKConfig+0xfc0>

      default:
        ret = HAL_ERROR;
 80036c4:	2301      	movs	r3, #1
 80036c6:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 80036ca:	bf00      	nop
    }

    if (ret == HAL_OK)
 80036cc:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d10d      	bne.n	80036f0 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80036d4:	4b05      	ldr	r3, [pc, #20]	; (80036ec <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 80036d6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80036d8:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80036dc:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80036e0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80036e2:	4a02      	ldr	r2, [pc, #8]	; (80036ec <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 80036e4:	430b      	orrs	r3, r1
 80036e6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80036e8:	e006      	b.n	80036f8 <HAL_RCCEx_PeriphCLKConfig+0xfec>
 80036ea:	bf00      	nop
 80036ec:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80036f0:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 80036f4:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80036f8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80036fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003700:	f002 5300 	and.w	r3, r2, #536870912	; 0x20000000
 8003704:	66bb      	str	r3, [r7, #104]	; 0x68
 8003706:	2300      	movs	r3, #0
 8003708:	66fb      	str	r3, [r7, #108]	; 0x6c
 800370a:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	; 0x68
 800370e:	460b      	mov	r3, r1
 8003710:	4313      	orrs	r3, r2
 8003712:	d00c      	beq.n	800372e <HAL_RCCEx_PeriphCLKConfig+0x1022>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8003714:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003718:	3328      	adds	r3, #40	; 0x28
 800371a:	2102      	movs	r1, #2
 800371c:	4618      	mov	r0, r3
 800371e:	f000 fd23 	bl	8004168 <RCCEx_PLL3_Config>
 8003722:	4603      	mov	r3, r0
 8003724:	2b00      	cmp	r3, #0
 8003726:	d002      	beq.n	800372e <HAL_RCCEx_PeriphCLKConfig+0x1022>
    {
      status = HAL_ERROR;
 8003728:	2301      	movs	r3, #1
 800372a:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800372e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003732:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003736:	f402 3300 	and.w	r3, r2, #131072	; 0x20000
 800373a:	663b      	str	r3, [r7, #96]	; 0x60
 800373c:	2300      	movs	r3, #0
 800373e:	667b      	str	r3, [r7, #100]	; 0x64
 8003740:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	; 0x60
 8003744:	460b      	mov	r3, r1
 8003746:	4313      	orrs	r3, r2
 8003748:	d038      	beq.n	80037bc <HAL_RCCEx_PeriphCLKConfig+0x10b0>
  {

    switch (PeriphClkInit->RngClockSelection)
 800374a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800374e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003752:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003756:	d018      	beq.n	800378a <HAL_RCCEx_PeriphCLKConfig+0x107e>
 8003758:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800375c:	d811      	bhi.n	8003782 <HAL_RCCEx_PeriphCLKConfig+0x1076>
 800375e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003762:	d014      	beq.n	800378e <HAL_RCCEx_PeriphCLKConfig+0x1082>
 8003764:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003768:	d80b      	bhi.n	8003782 <HAL_RCCEx_PeriphCLKConfig+0x1076>
 800376a:	2b00      	cmp	r3, #0
 800376c:	d011      	beq.n	8003792 <HAL_RCCEx_PeriphCLKConfig+0x1086>
 800376e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003772:	d106      	bne.n	8003782 <HAL_RCCEx_PeriphCLKConfig+0x1076>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003774:	4bc3      	ldr	r3, [pc, #780]	; (8003a84 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8003776:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003778:	4ac2      	ldr	r2, [pc, #776]	; (8003a84 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800377a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800377e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8003780:	e008      	b.n	8003794 <HAL_RCCEx_PeriphCLKConfig+0x1088>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003782:	2301      	movs	r3, #1
 8003784:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 8003788:	e004      	b.n	8003794 <HAL_RCCEx_PeriphCLKConfig+0x1088>
        break;
 800378a:	bf00      	nop
 800378c:	e002      	b.n	8003794 <HAL_RCCEx_PeriphCLKConfig+0x1088>
        break;
 800378e:	bf00      	nop
 8003790:	e000      	b.n	8003794 <HAL_RCCEx_PeriphCLKConfig+0x1088>
        break;
 8003792:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003794:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8003798:	2b00      	cmp	r3, #0
 800379a:	d10b      	bne.n	80037b4 <HAL_RCCEx_PeriphCLKConfig+0x10a8>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800379c:	4bb9      	ldr	r3, [pc, #740]	; (8003a84 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800379e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80037a0:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80037a4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80037a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80037ac:	4ab5      	ldr	r2, [pc, #724]	; (8003a84 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 80037ae:	430b      	orrs	r3, r1
 80037b0:	6553      	str	r3, [r2, #84]	; 0x54
 80037b2:	e003      	b.n	80037bc <HAL_RCCEx_PeriphCLKConfig+0x10b0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80037b4:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 80037b8:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80037bc:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80037c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037c4:	f402 1380 	and.w	r3, r2, #1048576	; 0x100000
 80037c8:	65bb      	str	r3, [r7, #88]	; 0x58
 80037ca:	2300      	movs	r3, #0
 80037cc:	65fb      	str	r3, [r7, #92]	; 0x5c
 80037ce:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	; 0x58
 80037d2:	460b      	mov	r3, r1
 80037d4:	4313      	orrs	r3, r2
 80037d6:	d009      	beq.n	80037ec <HAL_RCCEx_PeriphCLKConfig+0x10e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80037d8:	4baa      	ldr	r3, [pc, #680]	; (8003a84 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 80037da:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80037dc:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 80037e0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80037e4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80037e6:	4aa7      	ldr	r2, [pc, #668]	; (8003a84 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 80037e8:	430b      	orrs	r3, r1
 80037ea:	6513      	str	r3, [r2, #80]	; 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80037ec:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80037f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037f4:	f402 1300 	and.w	r3, r2, #2097152	; 0x200000
 80037f8:	653b      	str	r3, [r7, #80]	; 0x50
 80037fa:	2300      	movs	r3, #0
 80037fc:	657b      	str	r3, [r7, #84]	; 0x54
 80037fe:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	; 0x50
 8003802:	460b      	mov	r3, r1
 8003804:	4313      	orrs	r3, r2
 8003806:	d009      	beq.n	800381c <HAL_RCCEx_PeriphCLKConfig+0x1110>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003808:	4b9e      	ldr	r3, [pc, #632]	; (8003a84 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800380a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800380c:	f023 7180 	bic.w	r1, r3, #16777216	; 0x1000000
 8003810:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003814:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003816:	4a9b      	ldr	r2, [pc, #620]	; (8003a84 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8003818:	430b      	orrs	r3, r1
 800381a:	6513      	str	r3, [r2, #80]	; 0x50
  }

#if defined(DFSDM2_BASE)
  /*------------------------------ DFSDM2 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM2) == RCC_PERIPHCLK_DFSDM2)
 800381c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003820:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003824:	f402 6300 	and.w	r3, r2, #2048	; 0x800
 8003828:	64bb      	str	r3, [r7, #72]	; 0x48
 800382a:	2300      	movs	r3, #0
 800382c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800382e:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	; 0x48
 8003832:	460b      	mov	r3, r1
 8003834:	4313      	orrs	r3, r2
 8003836:	d009      	beq.n	800384c <HAL_RCCEx_PeriphCLKConfig+0x1140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM2CLKSOURCE(PeriphClkInit->Dfsdm2ClockSelection));

    /* Configure the DFSDM2 interface clock source */
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
 8003838:	4b92      	ldr	r3, [pc, #584]	; (8003a84 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800383a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800383c:	f023 6100 	bic.w	r1, r3, #134217728	; 0x8000000
 8003840:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003844:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003846:	4a8f      	ldr	r2, [pc, #572]	; (8003a84 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8003848:	430b      	orrs	r3, r1
 800384a:	6593      	str	r3, [r2, #88]	; 0x58
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800384c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003850:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003854:	f002 4380 	and.w	r3, r2, #1073741824	; 0x40000000
 8003858:	643b      	str	r3, [r7, #64]	; 0x40
 800385a:	2300      	movs	r3, #0
 800385c:	647b      	str	r3, [r7, #68]	; 0x44
 800385e:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	; 0x40
 8003862:	460b      	mov	r3, r1
 8003864:	4313      	orrs	r3, r2
 8003866:	d00e      	beq.n	8003886 <HAL_RCCEx_PeriphCLKConfig+0x117a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003868:	4b86      	ldr	r3, [pc, #536]	; (8003a84 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800386a:	691b      	ldr	r3, [r3, #16]
 800386c:	4a85      	ldr	r2, [pc, #532]	; (8003a84 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800386e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8003872:	6113      	str	r3, [r2, #16]
 8003874:	4b83      	ldr	r3, [pc, #524]	; (8003a84 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8003876:	6919      	ldr	r1, [r3, #16]
 8003878:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800387c:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8003880:	4a80      	ldr	r2, [pc, #512]	; (8003a84 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8003882:	430b      	orrs	r3, r1
 8003884:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8003886:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800388a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800388e:	f002 4300 	and.w	r3, r2, #2147483648	; 0x80000000
 8003892:	63bb      	str	r3, [r7, #56]	; 0x38
 8003894:	2300      	movs	r3, #0
 8003896:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003898:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	; 0x38
 800389c:	460b      	mov	r3, r1
 800389e:	4313      	orrs	r3, r2
 80038a0:	d009      	beq.n	80038b6 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 80038a2:	4b78      	ldr	r3, [pc, #480]	; (8003a84 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 80038a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80038a6:	f023 5140 	bic.w	r1, r3, #805306368	; 0x30000000
 80038aa:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80038ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80038b0:	4a74      	ldr	r2, [pc, #464]	; (8003a84 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 80038b2:	430b      	orrs	r3, r1
 80038b4:	64d3      	str	r3, [r2, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80038b6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80038ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038be:	f402 0300 	and.w	r3, r2, #8388608	; 0x800000
 80038c2:	633b      	str	r3, [r7, #48]	; 0x30
 80038c4:	2300      	movs	r3, #0
 80038c6:	637b      	str	r3, [r7, #52]	; 0x34
 80038c8:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	; 0x30
 80038cc:	460b      	mov	r3, r1
 80038ce:	4313      	orrs	r3, r2
 80038d0:	d00a      	beq.n	80038e8 <HAL_RCCEx_PeriphCLKConfig+0x11dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80038d2:	4b6c      	ldr	r3, [pc, #432]	; (8003a84 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 80038d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80038d6:	f423 0140 	bic.w	r1, r3, #12582912	; 0xc00000
 80038da:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80038de:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80038e2:	4a68      	ldr	r2, [pc, #416]	; (8003a84 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 80038e4:	430b      	orrs	r3, r1
 80038e6:	6553      	str	r3, [r2, #84]	; 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 80038e8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80038ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038f0:	2100      	movs	r1, #0
 80038f2:	62b9      	str	r1, [r7, #40]	; 0x28
 80038f4:	f003 0301 	and.w	r3, r3, #1
 80038f8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80038fa:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	; 0x28
 80038fe:	460b      	mov	r3, r1
 8003900:	4313      	orrs	r3, r2
 8003902:	d011      	beq.n	8003928 <HAL_RCCEx_PeriphCLKConfig+0x121c>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003904:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003908:	3308      	adds	r3, #8
 800390a:	2100      	movs	r1, #0
 800390c:	4618      	mov	r0, r3
 800390e:	f000 fb79 	bl	8004004 <RCCEx_PLL2_Config>
 8003912:	4603      	mov	r3, r0
 8003914:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
    
    if (ret == HAL_OK)
 8003918:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800391c:	2b00      	cmp	r3, #0
 800391e:	d003      	beq.n	8003928 <HAL_RCCEx_PeriphCLKConfig+0x121c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003920:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8003924:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8003928:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800392c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003930:	2100      	movs	r1, #0
 8003932:	6239      	str	r1, [r7, #32]
 8003934:	f003 0302 	and.w	r3, r3, #2
 8003938:	627b      	str	r3, [r7, #36]	; 0x24
 800393a:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800393e:	460b      	mov	r3, r1
 8003940:	4313      	orrs	r3, r2
 8003942:	d011      	beq.n	8003968 <HAL_RCCEx_PeriphCLKConfig+0x125c>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003944:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003948:	3308      	adds	r3, #8
 800394a:	2101      	movs	r1, #1
 800394c:	4618      	mov	r0, r3
 800394e:	f000 fb59 	bl	8004004 <RCCEx_PLL2_Config>
 8003952:	4603      	mov	r3, r0
 8003954:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
    
    if (ret == HAL_OK)
 8003958:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800395c:	2b00      	cmp	r3, #0
 800395e:	d003      	beq.n	8003968 <HAL_RCCEx_PeriphCLKConfig+0x125c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003960:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8003964:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8003968:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800396c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003970:	2100      	movs	r1, #0
 8003972:	61b9      	str	r1, [r7, #24]
 8003974:	f003 0304 	and.w	r3, r3, #4
 8003978:	61fb      	str	r3, [r7, #28]
 800397a:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800397e:	460b      	mov	r3, r1
 8003980:	4313      	orrs	r3, r2
 8003982:	d011      	beq.n	80039a8 <HAL_RCCEx_PeriphCLKConfig+0x129c>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003984:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003988:	3308      	adds	r3, #8
 800398a:	2102      	movs	r1, #2
 800398c:	4618      	mov	r0, r3
 800398e:	f000 fb39 	bl	8004004 <RCCEx_PLL2_Config>
 8003992:	4603      	mov	r3, r0
 8003994:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
    
    if (ret == HAL_OK)
 8003998:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800399c:	2b00      	cmp	r3, #0
 800399e:	d003      	beq.n	80039a8 <HAL_RCCEx_PeriphCLKConfig+0x129c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80039a0:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 80039a4:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 80039a8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80039ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039b0:	2100      	movs	r1, #0
 80039b2:	6139      	str	r1, [r7, #16]
 80039b4:	f003 0308 	and.w	r3, r3, #8
 80039b8:	617b      	str	r3, [r7, #20]
 80039ba:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80039be:	460b      	mov	r3, r1
 80039c0:	4313      	orrs	r3, r2
 80039c2:	d011      	beq.n	80039e8 <HAL_RCCEx_PeriphCLKConfig+0x12dc>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80039c4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80039c8:	3328      	adds	r3, #40	; 0x28
 80039ca:	2100      	movs	r1, #0
 80039cc:	4618      	mov	r0, r3
 80039ce:	f000 fbcb 	bl	8004168 <RCCEx_PLL3_Config>
 80039d2:	4603      	mov	r3, r0
 80039d4:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
  
    if (ret == HAL_OK)
 80039d8:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d003      	beq.n	80039e8 <HAL_RCCEx_PeriphCLKConfig+0x12dc>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80039e0:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 80039e4:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 80039e8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80039ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039f0:	2100      	movs	r1, #0
 80039f2:	60b9      	str	r1, [r7, #8]
 80039f4:	f003 0310 	and.w	r3, r3, #16
 80039f8:	60fb      	str	r3, [r7, #12]
 80039fa:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80039fe:	460b      	mov	r3, r1
 8003a00:	4313      	orrs	r3, r2
 8003a02:	d011      	beq.n	8003a28 <HAL_RCCEx_PeriphCLKConfig+0x131c>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003a04:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003a08:	3328      	adds	r3, #40	; 0x28
 8003a0a:	2101      	movs	r1, #1
 8003a0c:	4618      	mov	r0, r3
 8003a0e:	f000 fbab 	bl	8004168 <RCCEx_PLL3_Config>
 8003a12:	4603      	mov	r3, r0
 8003a14:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
    
    if (ret == HAL_OK)
 8003a18:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d003      	beq.n	8003a28 <HAL_RCCEx_PeriphCLKConfig+0x131c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a20:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8003a24:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8003a28:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003a2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a30:	2100      	movs	r1, #0
 8003a32:	6039      	str	r1, [r7, #0]
 8003a34:	f003 0320 	and.w	r3, r3, #32
 8003a38:	607b      	str	r3, [r7, #4]
 8003a3a:	e9d7 1200 	ldrd	r1, r2, [r7]
 8003a3e:	460b      	mov	r3, r1
 8003a40:	4313      	orrs	r3, r2
 8003a42:	d011      	beq.n	8003a68 <HAL_RCCEx_PeriphCLKConfig+0x135c>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003a44:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003a48:	3328      	adds	r3, #40	; 0x28
 8003a4a:	2102      	movs	r1, #2
 8003a4c:	4618      	mov	r0, r3
 8003a4e:	f000 fb8b 	bl	8004168 <RCCEx_PLL3_Config>
 8003a52:	4603      	mov	r3, r0
 8003a54:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
    
    if (ret == HAL_OK)
 8003a58:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d003      	beq.n	8003a68 <HAL_RCCEx_PeriphCLKConfig+0x135c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a60:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8003a64:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    } 
  }

  if (status == HAL_OK)
 8003a68:	f897 311e 	ldrb.w	r3, [r7, #286]	; 0x11e
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d101      	bne.n	8003a74 <HAL_RCCEx_PeriphCLKConfig+0x1368>
  {
    return HAL_OK;
 8003a70:	2300      	movs	r3, #0
 8003a72:	e000      	b.n	8003a76 <HAL_RCCEx_PeriphCLKConfig+0x136a>
  }
  return HAL_ERROR;
 8003a74:	2301      	movs	r3, #1
}
 8003a76:	4618      	mov	r0, r3
 8003a78:	f507 7790 	add.w	r7, r7, #288	; 0x120
 8003a7c:	46bd      	mov	sp, r7
 8003a7e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003a82:	bf00      	nop
 8003a84:	58024400 	.word	0x58024400

08003a88 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8003a88:	b580      	push	{r7, lr}
 8003a8a:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
 8003a8c:	f7fe fde2 	bl	8002654 <HAL_RCC_GetHCLKFreq>
 8003a90:	4602      	mov	r2, r0
 8003a92:	4b06      	ldr	r3, [pc, #24]	; (8003aac <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8003a94:	6a1b      	ldr	r3, [r3, #32]
 8003a96:	091b      	lsrs	r3, r3, #4
 8003a98:	f003 0307 	and.w	r3, r3, #7
 8003a9c:	4904      	ldr	r1, [pc, #16]	; (8003ab0 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8003a9e:	5ccb      	ldrb	r3, [r1, r3]
 8003aa0:	f003 031f 	and.w	r3, r3, #31
 8003aa4:	fa22 f303 	lsr.w	r3, r2, r3
#endif
}
 8003aa8:	4618      	mov	r0, r3
 8003aaa:	bd80      	pop	{r7, pc}
 8003aac:	58024400 	.word	0x58024400
 8003ab0:	08005c08 	.word	0x08005c08

08003ab4 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8003ab4:	b480      	push	{r7}
 8003ab6:	b089      	sub	sp, #36	; 0x24
 8003ab8:	af00      	add	r7, sp, #0
 8003aba:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003abc:	4ba1      	ldr	r3, [pc, #644]	; (8003d44 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003abe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ac0:	f003 0303 	and.w	r3, r3, #3
 8003ac4:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8003ac6:	4b9f      	ldr	r3, [pc, #636]	; (8003d44 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003ac8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003aca:	0b1b      	lsrs	r3, r3, #12
 8003acc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003ad0:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8003ad2:	4b9c      	ldr	r3, [pc, #624]	; (8003d44 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003ad4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ad6:	091b      	lsrs	r3, r3, #4
 8003ad8:	f003 0301 	and.w	r3, r3, #1
 8003adc:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8003ade:	4b99      	ldr	r3, [pc, #612]	; (8003d44 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003ae0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ae2:	08db      	lsrs	r3, r3, #3
 8003ae4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003ae8:	693a      	ldr	r2, [r7, #16]
 8003aea:	fb02 f303 	mul.w	r3, r2, r3
 8003aee:	ee07 3a90 	vmov	s15, r3
 8003af2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003af6:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8003afa:	697b      	ldr	r3, [r7, #20]
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	f000 8111 	beq.w	8003d24 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8003b02:	69bb      	ldr	r3, [r7, #24]
 8003b04:	2b02      	cmp	r3, #2
 8003b06:	f000 8083 	beq.w	8003c10 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8003b0a:	69bb      	ldr	r3, [r7, #24]
 8003b0c:	2b02      	cmp	r3, #2
 8003b0e:	f200 80a1 	bhi.w	8003c54 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8003b12:	69bb      	ldr	r3, [r7, #24]
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d003      	beq.n	8003b20 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8003b18:	69bb      	ldr	r3, [r7, #24]
 8003b1a:	2b01      	cmp	r3, #1
 8003b1c:	d056      	beq.n	8003bcc <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8003b1e:	e099      	b.n	8003c54 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003b20:	4b88      	ldr	r3, [pc, #544]	; (8003d44 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	f003 0320 	and.w	r3, r3, #32
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d02d      	beq.n	8003b88 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003b2c:	4b85      	ldr	r3, [pc, #532]	; (8003d44 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	08db      	lsrs	r3, r3, #3
 8003b32:	f003 0303 	and.w	r3, r3, #3
 8003b36:	4a84      	ldr	r2, [pc, #528]	; (8003d48 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8003b38:	fa22 f303 	lsr.w	r3, r2, r3
 8003b3c:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8003b3e:	68bb      	ldr	r3, [r7, #8]
 8003b40:	ee07 3a90 	vmov	s15, r3
 8003b44:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003b48:	697b      	ldr	r3, [r7, #20]
 8003b4a:	ee07 3a90 	vmov	s15, r3
 8003b4e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003b52:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003b56:	4b7b      	ldr	r3, [pc, #492]	; (8003d44 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003b58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b5a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003b5e:	ee07 3a90 	vmov	s15, r3
 8003b62:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003b66:	ed97 6a03 	vldr	s12, [r7, #12]
 8003b6a:	eddf 5a78 	vldr	s11, [pc, #480]	; 8003d4c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8003b6e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003b72:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003b76:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003b7a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003b7e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003b82:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8003b86:	e087      	b.n	8003c98 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8003b88:	697b      	ldr	r3, [r7, #20]
 8003b8a:	ee07 3a90 	vmov	s15, r3
 8003b8e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003b92:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8003d50 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8003b96:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003b9a:	4b6a      	ldr	r3, [pc, #424]	; (8003d44 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003b9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b9e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003ba2:	ee07 3a90 	vmov	s15, r3
 8003ba6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003baa:	ed97 6a03 	vldr	s12, [r7, #12]
 8003bae:	eddf 5a67 	vldr	s11, [pc, #412]	; 8003d4c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8003bb2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003bb6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003bba:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003bbe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003bc2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003bc6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003bca:	e065      	b.n	8003c98 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8003bcc:	697b      	ldr	r3, [r7, #20]
 8003bce:	ee07 3a90 	vmov	s15, r3
 8003bd2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003bd6:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8003d54 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8003bda:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003bde:	4b59      	ldr	r3, [pc, #356]	; (8003d44 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003be0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003be2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003be6:	ee07 3a90 	vmov	s15, r3
 8003bea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003bee:	ed97 6a03 	vldr	s12, [r7, #12]
 8003bf2:	eddf 5a56 	vldr	s11, [pc, #344]	; 8003d4c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8003bf6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003bfa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003bfe:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003c02:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003c06:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003c0a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003c0e:	e043      	b.n	8003c98 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8003c10:	697b      	ldr	r3, [r7, #20]
 8003c12:	ee07 3a90 	vmov	s15, r3
 8003c16:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003c1a:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8003d58 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8003c1e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003c22:	4b48      	ldr	r3, [pc, #288]	; (8003d44 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003c24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c26:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003c2a:	ee07 3a90 	vmov	s15, r3
 8003c2e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003c32:	ed97 6a03 	vldr	s12, [r7, #12]
 8003c36:	eddf 5a45 	vldr	s11, [pc, #276]	; 8003d4c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8003c3a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003c3e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003c42:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003c46:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003c4a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003c4e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003c52:	e021      	b.n	8003c98 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8003c54:	697b      	ldr	r3, [r7, #20]
 8003c56:	ee07 3a90 	vmov	s15, r3
 8003c5a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003c5e:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8003d54 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8003c62:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003c66:	4b37      	ldr	r3, [pc, #220]	; (8003d44 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003c68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c6a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003c6e:	ee07 3a90 	vmov	s15, r3
 8003c72:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003c76:	ed97 6a03 	vldr	s12, [r7, #12]
 8003c7a:	eddf 5a34 	vldr	s11, [pc, #208]	; 8003d4c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8003c7e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003c82:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003c86:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003c8a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003c8e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003c92:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003c96:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8003c98:	4b2a      	ldr	r3, [pc, #168]	; (8003d44 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003c9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c9c:	0a5b      	lsrs	r3, r3, #9
 8003c9e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003ca2:	ee07 3a90 	vmov	s15, r3
 8003ca6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003caa:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003cae:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003cb2:	edd7 6a07 	vldr	s13, [r7, #28]
 8003cb6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003cba:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003cbe:	ee17 2a90 	vmov	r2, s15
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8003cc6:	4b1f      	ldr	r3, [pc, #124]	; (8003d44 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003cc8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003cca:	0c1b      	lsrs	r3, r3, #16
 8003ccc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003cd0:	ee07 3a90 	vmov	s15, r3
 8003cd4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003cd8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003cdc:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003ce0:	edd7 6a07 	vldr	s13, [r7, #28]
 8003ce4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003ce8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003cec:	ee17 2a90 	vmov	r2, s15
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8003cf4:	4b13      	ldr	r3, [pc, #76]	; (8003d44 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003cf6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003cf8:	0e1b      	lsrs	r3, r3, #24
 8003cfa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003cfe:	ee07 3a90 	vmov	s15, r3
 8003d02:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003d06:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003d0a:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003d0e:	edd7 6a07 	vldr	s13, [r7, #28]
 8003d12:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003d16:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003d1a:	ee17 2a90 	vmov	r2, s15
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8003d22:	e008      	b.n	8003d36 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	2200      	movs	r2, #0
 8003d28:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	2200      	movs	r2, #0
 8003d2e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	2200      	movs	r2, #0
 8003d34:	609a      	str	r2, [r3, #8]
}
 8003d36:	bf00      	nop
 8003d38:	3724      	adds	r7, #36	; 0x24
 8003d3a:	46bd      	mov	sp, r7
 8003d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d40:	4770      	bx	lr
 8003d42:	bf00      	nop
 8003d44:	58024400 	.word	0x58024400
 8003d48:	03d09000 	.word	0x03d09000
 8003d4c:	46000000 	.word	0x46000000
 8003d50:	4c742400 	.word	0x4c742400
 8003d54:	4a742400 	.word	0x4a742400
 8003d58:	4af42400 	.word	0x4af42400

08003d5c <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8003d5c:	b480      	push	{r7}
 8003d5e:	b089      	sub	sp, #36	; 0x24
 8003d60:	af00      	add	r7, sp, #0
 8003d62:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003d64:	4ba1      	ldr	r3, [pc, #644]	; (8003fec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003d66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d68:	f003 0303 	and.w	r3, r3, #3
 8003d6c:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8003d6e:	4b9f      	ldr	r3, [pc, #636]	; (8003fec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003d70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d72:	0d1b      	lsrs	r3, r3, #20
 8003d74:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003d78:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8003d7a:	4b9c      	ldr	r3, [pc, #624]	; (8003fec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003d7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d7e:	0a1b      	lsrs	r3, r3, #8
 8003d80:	f003 0301 	and.w	r3, r3, #1
 8003d84:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8003d86:	4b99      	ldr	r3, [pc, #612]	; (8003fec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003d88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d8a:	08db      	lsrs	r3, r3, #3
 8003d8c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003d90:	693a      	ldr	r2, [r7, #16]
 8003d92:	fb02 f303 	mul.w	r3, r2, r3
 8003d96:	ee07 3a90 	vmov	s15, r3
 8003d9a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003d9e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8003da2:	697b      	ldr	r3, [r7, #20]
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	f000 8111 	beq.w	8003fcc <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8003daa:	69bb      	ldr	r3, [r7, #24]
 8003dac:	2b02      	cmp	r3, #2
 8003dae:	f000 8083 	beq.w	8003eb8 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8003db2:	69bb      	ldr	r3, [r7, #24]
 8003db4:	2b02      	cmp	r3, #2
 8003db6:	f200 80a1 	bhi.w	8003efc <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8003dba:	69bb      	ldr	r3, [r7, #24]
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d003      	beq.n	8003dc8 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8003dc0:	69bb      	ldr	r3, [r7, #24]
 8003dc2:	2b01      	cmp	r3, #1
 8003dc4:	d056      	beq.n	8003e74 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8003dc6:	e099      	b.n	8003efc <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003dc8:	4b88      	ldr	r3, [pc, #544]	; (8003fec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	f003 0320 	and.w	r3, r3, #32
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d02d      	beq.n	8003e30 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003dd4:	4b85      	ldr	r3, [pc, #532]	; (8003fec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	08db      	lsrs	r3, r3, #3
 8003dda:	f003 0303 	and.w	r3, r3, #3
 8003dde:	4a84      	ldr	r2, [pc, #528]	; (8003ff0 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8003de0:	fa22 f303 	lsr.w	r3, r2, r3
 8003de4:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8003de6:	68bb      	ldr	r3, [r7, #8]
 8003de8:	ee07 3a90 	vmov	s15, r3
 8003dec:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003df0:	697b      	ldr	r3, [r7, #20]
 8003df2:	ee07 3a90 	vmov	s15, r3
 8003df6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003dfa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003dfe:	4b7b      	ldr	r3, [pc, #492]	; (8003fec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003e00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e02:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003e06:	ee07 3a90 	vmov	s15, r3
 8003e0a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003e0e:	ed97 6a03 	vldr	s12, [r7, #12]
 8003e12:	eddf 5a78 	vldr	s11, [pc, #480]	; 8003ff4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8003e16:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003e1a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003e1e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003e22:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003e26:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003e2a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8003e2e:	e087      	b.n	8003f40 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8003e30:	697b      	ldr	r3, [r7, #20]
 8003e32:	ee07 3a90 	vmov	s15, r3
 8003e36:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003e3a:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8003ff8 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8003e3e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003e42:	4b6a      	ldr	r3, [pc, #424]	; (8003fec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003e44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e46:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003e4a:	ee07 3a90 	vmov	s15, r3
 8003e4e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003e52:	ed97 6a03 	vldr	s12, [r7, #12]
 8003e56:	eddf 5a67 	vldr	s11, [pc, #412]	; 8003ff4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8003e5a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003e5e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003e62:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003e66:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003e6a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003e6e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003e72:	e065      	b.n	8003f40 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8003e74:	697b      	ldr	r3, [r7, #20]
 8003e76:	ee07 3a90 	vmov	s15, r3
 8003e7a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003e7e:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8003ffc <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8003e82:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003e86:	4b59      	ldr	r3, [pc, #356]	; (8003fec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003e88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e8a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003e8e:	ee07 3a90 	vmov	s15, r3
 8003e92:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003e96:	ed97 6a03 	vldr	s12, [r7, #12]
 8003e9a:	eddf 5a56 	vldr	s11, [pc, #344]	; 8003ff4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8003e9e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003ea2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003ea6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003eaa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003eae:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003eb2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003eb6:	e043      	b.n	8003f40 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8003eb8:	697b      	ldr	r3, [r7, #20]
 8003eba:	ee07 3a90 	vmov	s15, r3
 8003ebe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003ec2:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8004000 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8003ec6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003eca:	4b48      	ldr	r3, [pc, #288]	; (8003fec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003ecc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ece:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003ed2:	ee07 3a90 	vmov	s15, r3
 8003ed6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003eda:	ed97 6a03 	vldr	s12, [r7, #12]
 8003ede:	eddf 5a45 	vldr	s11, [pc, #276]	; 8003ff4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8003ee2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003ee6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003eea:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003eee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003ef2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003ef6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003efa:	e021      	b.n	8003f40 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8003efc:	697b      	ldr	r3, [r7, #20]
 8003efe:	ee07 3a90 	vmov	s15, r3
 8003f02:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003f06:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8003ffc <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8003f0a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003f0e:	4b37      	ldr	r3, [pc, #220]	; (8003fec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003f10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f12:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003f16:	ee07 3a90 	vmov	s15, r3
 8003f1a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003f1e:	ed97 6a03 	vldr	s12, [r7, #12]
 8003f22:	eddf 5a34 	vldr	s11, [pc, #208]	; 8003ff4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8003f26:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003f2a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003f2e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003f32:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003f36:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003f3a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003f3e:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8003f40:	4b2a      	ldr	r3, [pc, #168]	; (8003fec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003f42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f44:	0a5b      	lsrs	r3, r3, #9
 8003f46:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003f4a:	ee07 3a90 	vmov	s15, r3
 8003f4e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003f52:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003f56:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003f5a:	edd7 6a07 	vldr	s13, [r7, #28]
 8003f5e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003f62:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003f66:	ee17 2a90 	vmov	r2, s15
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8003f6e:	4b1f      	ldr	r3, [pc, #124]	; (8003fec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003f70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f72:	0c1b      	lsrs	r3, r3, #16
 8003f74:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003f78:	ee07 3a90 	vmov	s15, r3
 8003f7c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003f80:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003f84:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003f88:	edd7 6a07 	vldr	s13, [r7, #28]
 8003f8c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003f90:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003f94:	ee17 2a90 	vmov	r2, s15
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8003f9c:	4b13      	ldr	r3, [pc, #76]	; (8003fec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003f9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fa0:	0e1b      	lsrs	r3, r3, #24
 8003fa2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003fa6:	ee07 3a90 	vmov	s15, r3
 8003faa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003fae:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003fb2:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003fb6:	edd7 6a07 	vldr	s13, [r7, #28]
 8003fba:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003fbe:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003fc2:	ee17 2a90 	vmov	r2, s15
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8003fca:	e008      	b.n	8003fde <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	2200      	movs	r2, #0
 8003fd0:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	2200      	movs	r2, #0
 8003fd6:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	2200      	movs	r2, #0
 8003fdc:	609a      	str	r2, [r3, #8]
}
 8003fde:	bf00      	nop
 8003fe0:	3724      	adds	r7, #36	; 0x24
 8003fe2:	46bd      	mov	sp, r7
 8003fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fe8:	4770      	bx	lr
 8003fea:	bf00      	nop
 8003fec:	58024400 	.word	0x58024400
 8003ff0:	03d09000 	.word	0x03d09000
 8003ff4:	46000000 	.word	0x46000000
 8003ff8:	4c742400 	.word	0x4c742400
 8003ffc:	4a742400 	.word	0x4a742400
 8004000:	4af42400 	.word	0x4af42400

08004004 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8004004:	b580      	push	{r7, lr}
 8004006:	b084      	sub	sp, #16
 8004008:	af00      	add	r7, sp, #0
 800400a:	6078      	str	r0, [r7, #4]
 800400c:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800400e:	2300      	movs	r3, #0
 8004010:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004012:	4b53      	ldr	r3, [pc, #332]	; (8004160 <RCCEx_PLL2_Config+0x15c>)
 8004014:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004016:	f003 0303 	and.w	r3, r3, #3
 800401a:	2b03      	cmp	r3, #3
 800401c:	d101      	bne.n	8004022 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800401e:	2301      	movs	r3, #1
 8004020:	e099      	b.n	8004156 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8004022:	4b4f      	ldr	r3, [pc, #316]	; (8004160 <RCCEx_PLL2_Config+0x15c>)
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	4a4e      	ldr	r2, [pc, #312]	; (8004160 <RCCEx_PLL2_Config+0x15c>)
 8004028:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800402c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800402e:	f7fd f891 	bl	8001154 <HAL_GetTick>
 8004032:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004034:	e008      	b.n	8004048 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004036:	f7fd f88d 	bl	8001154 <HAL_GetTick>
 800403a:	4602      	mov	r2, r0
 800403c:	68bb      	ldr	r3, [r7, #8]
 800403e:	1ad3      	subs	r3, r2, r3
 8004040:	2b02      	cmp	r3, #2
 8004042:	d901      	bls.n	8004048 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8004044:	2303      	movs	r3, #3
 8004046:	e086      	b.n	8004156 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004048:	4b45      	ldr	r3, [pc, #276]	; (8004160 <RCCEx_PLL2_Config+0x15c>)
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004050:	2b00      	cmp	r3, #0
 8004052:	d1f0      	bne.n	8004036 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8004054:	4b42      	ldr	r3, [pc, #264]	; (8004160 <RCCEx_PLL2_Config+0x15c>)
 8004056:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004058:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	031b      	lsls	r3, r3, #12
 8004062:	493f      	ldr	r1, [pc, #252]	; (8004160 <RCCEx_PLL2_Config+0x15c>)
 8004064:	4313      	orrs	r3, r2
 8004066:	628b      	str	r3, [r1, #40]	; 0x28
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	685b      	ldr	r3, [r3, #4]
 800406c:	3b01      	subs	r3, #1
 800406e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	689b      	ldr	r3, [r3, #8]
 8004076:	3b01      	subs	r3, #1
 8004078:	025b      	lsls	r3, r3, #9
 800407a:	b29b      	uxth	r3, r3
 800407c:	431a      	orrs	r2, r3
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	68db      	ldr	r3, [r3, #12]
 8004082:	3b01      	subs	r3, #1
 8004084:	041b      	lsls	r3, r3, #16
 8004086:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800408a:	431a      	orrs	r2, r3
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	691b      	ldr	r3, [r3, #16]
 8004090:	3b01      	subs	r3, #1
 8004092:	061b      	lsls	r3, r3, #24
 8004094:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8004098:	4931      	ldr	r1, [pc, #196]	; (8004160 <RCCEx_PLL2_Config+0x15c>)
 800409a:	4313      	orrs	r3, r2
 800409c:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800409e:	4b30      	ldr	r3, [pc, #192]	; (8004160 <RCCEx_PLL2_Config+0x15c>)
 80040a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040a2:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	695b      	ldr	r3, [r3, #20]
 80040aa:	492d      	ldr	r1, [pc, #180]	; (8004160 <RCCEx_PLL2_Config+0x15c>)
 80040ac:	4313      	orrs	r3, r2
 80040ae:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 80040b0:	4b2b      	ldr	r3, [pc, #172]	; (8004160 <RCCEx_PLL2_Config+0x15c>)
 80040b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040b4:	f023 0220 	bic.w	r2, r3, #32
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	699b      	ldr	r3, [r3, #24]
 80040bc:	4928      	ldr	r1, [pc, #160]	; (8004160 <RCCEx_PLL2_Config+0x15c>)
 80040be:	4313      	orrs	r3, r2
 80040c0:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 80040c2:	4b27      	ldr	r3, [pc, #156]	; (8004160 <RCCEx_PLL2_Config+0x15c>)
 80040c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040c6:	4a26      	ldr	r2, [pc, #152]	; (8004160 <RCCEx_PLL2_Config+0x15c>)
 80040c8:	f023 0310 	bic.w	r3, r3, #16
 80040cc:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 80040ce:	4b24      	ldr	r3, [pc, #144]	; (8004160 <RCCEx_PLL2_Config+0x15c>)
 80040d0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80040d2:	4b24      	ldr	r3, [pc, #144]	; (8004164 <RCCEx_PLL2_Config+0x160>)
 80040d4:	4013      	ands	r3, r2
 80040d6:	687a      	ldr	r2, [r7, #4]
 80040d8:	69d2      	ldr	r2, [r2, #28]
 80040da:	00d2      	lsls	r2, r2, #3
 80040dc:	4920      	ldr	r1, [pc, #128]	; (8004160 <RCCEx_PLL2_Config+0x15c>)
 80040de:	4313      	orrs	r3, r2
 80040e0:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 80040e2:	4b1f      	ldr	r3, [pc, #124]	; (8004160 <RCCEx_PLL2_Config+0x15c>)
 80040e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040e6:	4a1e      	ldr	r2, [pc, #120]	; (8004160 <RCCEx_PLL2_Config+0x15c>)
 80040e8:	f043 0310 	orr.w	r3, r3, #16
 80040ec:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80040ee:	683b      	ldr	r3, [r7, #0]
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d106      	bne.n	8004102 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 80040f4:	4b1a      	ldr	r3, [pc, #104]	; (8004160 <RCCEx_PLL2_Config+0x15c>)
 80040f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040f8:	4a19      	ldr	r2, [pc, #100]	; (8004160 <RCCEx_PLL2_Config+0x15c>)
 80040fa:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80040fe:	62d3      	str	r3, [r2, #44]	; 0x2c
 8004100:	e00f      	b.n	8004122 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8004102:	683b      	ldr	r3, [r7, #0]
 8004104:	2b01      	cmp	r3, #1
 8004106:	d106      	bne.n	8004116 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8004108:	4b15      	ldr	r3, [pc, #84]	; (8004160 <RCCEx_PLL2_Config+0x15c>)
 800410a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800410c:	4a14      	ldr	r2, [pc, #80]	; (8004160 <RCCEx_PLL2_Config+0x15c>)
 800410e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004112:	62d3      	str	r3, [r2, #44]	; 0x2c
 8004114:	e005      	b.n	8004122 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8004116:	4b12      	ldr	r3, [pc, #72]	; (8004160 <RCCEx_PLL2_Config+0x15c>)
 8004118:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800411a:	4a11      	ldr	r2, [pc, #68]	; (8004160 <RCCEx_PLL2_Config+0x15c>)
 800411c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004120:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8004122:	4b0f      	ldr	r3, [pc, #60]	; (8004160 <RCCEx_PLL2_Config+0x15c>)
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	4a0e      	ldr	r2, [pc, #56]	; (8004160 <RCCEx_PLL2_Config+0x15c>)
 8004128:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800412c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800412e:	f7fd f811 	bl	8001154 <HAL_GetTick>
 8004132:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004134:	e008      	b.n	8004148 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004136:	f7fd f80d 	bl	8001154 <HAL_GetTick>
 800413a:	4602      	mov	r2, r0
 800413c:	68bb      	ldr	r3, [r7, #8]
 800413e:	1ad3      	subs	r3, r2, r3
 8004140:	2b02      	cmp	r3, #2
 8004142:	d901      	bls.n	8004148 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8004144:	2303      	movs	r3, #3
 8004146:	e006      	b.n	8004156 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004148:	4b05      	ldr	r3, [pc, #20]	; (8004160 <RCCEx_PLL2_Config+0x15c>)
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004150:	2b00      	cmp	r3, #0
 8004152:	d0f0      	beq.n	8004136 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8004154:	7bfb      	ldrb	r3, [r7, #15]
}
 8004156:	4618      	mov	r0, r3
 8004158:	3710      	adds	r7, #16
 800415a:	46bd      	mov	sp, r7
 800415c:	bd80      	pop	{r7, pc}
 800415e:	bf00      	nop
 8004160:	58024400 	.word	0x58024400
 8004164:	ffff0007 	.word	0xffff0007

08004168 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8004168:	b580      	push	{r7, lr}
 800416a:	b084      	sub	sp, #16
 800416c:	af00      	add	r7, sp, #0
 800416e:	6078      	str	r0, [r7, #4]
 8004170:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004172:	2300      	movs	r3, #0
 8004174:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004176:	4b53      	ldr	r3, [pc, #332]	; (80042c4 <RCCEx_PLL3_Config+0x15c>)
 8004178:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800417a:	f003 0303 	and.w	r3, r3, #3
 800417e:	2b03      	cmp	r3, #3
 8004180:	d101      	bne.n	8004186 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8004182:	2301      	movs	r3, #1
 8004184:	e099      	b.n	80042ba <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8004186:	4b4f      	ldr	r3, [pc, #316]	; (80042c4 <RCCEx_PLL3_Config+0x15c>)
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	4a4e      	ldr	r2, [pc, #312]	; (80042c4 <RCCEx_PLL3_Config+0x15c>)
 800418c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004190:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004192:	f7fc ffdf 	bl	8001154 <HAL_GetTick>
 8004196:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004198:	e008      	b.n	80041ac <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800419a:	f7fc ffdb 	bl	8001154 <HAL_GetTick>
 800419e:	4602      	mov	r2, r0
 80041a0:	68bb      	ldr	r3, [r7, #8]
 80041a2:	1ad3      	subs	r3, r2, r3
 80041a4:	2b02      	cmp	r3, #2
 80041a6:	d901      	bls.n	80041ac <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 80041a8:	2303      	movs	r3, #3
 80041aa:	e086      	b.n	80042ba <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80041ac:	4b45      	ldr	r3, [pc, #276]	; (80042c4 <RCCEx_PLL3_Config+0x15c>)
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d1f0      	bne.n	800419a <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 80041b8:	4b42      	ldr	r3, [pc, #264]	; (80042c4 <RCCEx_PLL3_Config+0x15c>)
 80041ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041bc:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	051b      	lsls	r3, r3, #20
 80041c6:	493f      	ldr	r1, [pc, #252]	; (80042c4 <RCCEx_PLL3_Config+0x15c>)
 80041c8:	4313      	orrs	r3, r2
 80041ca:	628b      	str	r3, [r1, #40]	; 0x28
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	685b      	ldr	r3, [r3, #4]
 80041d0:	3b01      	subs	r3, #1
 80041d2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	689b      	ldr	r3, [r3, #8]
 80041da:	3b01      	subs	r3, #1
 80041dc:	025b      	lsls	r3, r3, #9
 80041de:	b29b      	uxth	r3, r3
 80041e0:	431a      	orrs	r2, r3
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	68db      	ldr	r3, [r3, #12]
 80041e6:	3b01      	subs	r3, #1
 80041e8:	041b      	lsls	r3, r3, #16
 80041ea:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 80041ee:	431a      	orrs	r2, r3
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	691b      	ldr	r3, [r3, #16]
 80041f4:	3b01      	subs	r3, #1
 80041f6:	061b      	lsls	r3, r3, #24
 80041f8:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 80041fc:	4931      	ldr	r1, [pc, #196]	; (80042c4 <RCCEx_PLL3_Config+0x15c>)
 80041fe:	4313      	orrs	r3, r2
 8004200:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8004202:	4b30      	ldr	r3, [pc, #192]	; (80042c4 <RCCEx_PLL3_Config+0x15c>)
 8004204:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004206:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	695b      	ldr	r3, [r3, #20]
 800420e:	492d      	ldr	r1, [pc, #180]	; (80042c4 <RCCEx_PLL3_Config+0x15c>)
 8004210:	4313      	orrs	r3, r2
 8004212:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8004214:	4b2b      	ldr	r3, [pc, #172]	; (80042c4 <RCCEx_PLL3_Config+0x15c>)
 8004216:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004218:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	699b      	ldr	r3, [r3, #24]
 8004220:	4928      	ldr	r1, [pc, #160]	; (80042c4 <RCCEx_PLL3_Config+0x15c>)
 8004222:	4313      	orrs	r3, r2
 8004224:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8004226:	4b27      	ldr	r3, [pc, #156]	; (80042c4 <RCCEx_PLL3_Config+0x15c>)
 8004228:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800422a:	4a26      	ldr	r2, [pc, #152]	; (80042c4 <RCCEx_PLL3_Config+0x15c>)
 800422c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004230:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8004232:	4b24      	ldr	r3, [pc, #144]	; (80042c4 <RCCEx_PLL3_Config+0x15c>)
 8004234:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004236:	4b24      	ldr	r3, [pc, #144]	; (80042c8 <RCCEx_PLL3_Config+0x160>)
 8004238:	4013      	ands	r3, r2
 800423a:	687a      	ldr	r2, [r7, #4]
 800423c:	69d2      	ldr	r2, [r2, #28]
 800423e:	00d2      	lsls	r2, r2, #3
 8004240:	4920      	ldr	r1, [pc, #128]	; (80042c4 <RCCEx_PLL3_Config+0x15c>)
 8004242:	4313      	orrs	r3, r2
 8004244:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8004246:	4b1f      	ldr	r3, [pc, #124]	; (80042c4 <RCCEx_PLL3_Config+0x15c>)
 8004248:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800424a:	4a1e      	ldr	r2, [pc, #120]	; (80042c4 <RCCEx_PLL3_Config+0x15c>)
 800424c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004250:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8004252:	683b      	ldr	r3, [r7, #0]
 8004254:	2b00      	cmp	r3, #0
 8004256:	d106      	bne.n	8004266 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8004258:	4b1a      	ldr	r3, [pc, #104]	; (80042c4 <RCCEx_PLL3_Config+0x15c>)
 800425a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800425c:	4a19      	ldr	r2, [pc, #100]	; (80042c4 <RCCEx_PLL3_Config+0x15c>)
 800425e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004262:	62d3      	str	r3, [r2, #44]	; 0x2c
 8004264:	e00f      	b.n	8004286 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8004266:	683b      	ldr	r3, [r7, #0]
 8004268:	2b01      	cmp	r3, #1
 800426a:	d106      	bne.n	800427a <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800426c:	4b15      	ldr	r3, [pc, #84]	; (80042c4 <RCCEx_PLL3_Config+0x15c>)
 800426e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004270:	4a14      	ldr	r2, [pc, #80]	; (80042c4 <RCCEx_PLL3_Config+0x15c>)
 8004272:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8004276:	62d3      	str	r3, [r2, #44]	; 0x2c
 8004278:	e005      	b.n	8004286 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800427a:	4b12      	ldr	r3, [pc, #72]	; (80042c4 <RCCEx_PLL3_Config+0x15c>)
 800427c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800427e:	4a11      	ldr	r2, [pc, #68]	; (80042c4 <RCCEx_PLL3_Config+0x15c>)
 8004280:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004284:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8004286:	4b0f      	ldr	r3, [pc, #60]	; (80042c4 <RCCEx_PLL3_Config+0x15c>)
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	4a0e      	ldr	r2, [pc, #56]	; (80042c4 <RCCEx_PLL3_Config+0x15c>)
 800428c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004290:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004292:	f7fc ff5f 	bl	8001154 <HAL_GetTick>
 8004296:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004298:	e008      	b.n	80042ac <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800429a:	f7fc ff5b 	bl	8001154 <HAL_GetTick>
 800429e:	4602      	mov	r2, r0
 80042a0:	68bb      	ldr	r3, [r7, #8]
 80042a2:	1ad3      	subs	r3, r2, r3
 80042a4:	2b02      	cmp	r3, #2
 80042a6:	d901      	bls.n	80042ac <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 80042a8:	2303      	movs	r3, #3
 80042aa:	e006      	b.n	80042ba <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80042ac:	4b05      	ldr	r3, [pc, #20]	; (80042c4 <RCCEx_PLL3_Config+0x15c>)
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d0f0      	beq.n	800429a <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 80042b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80042ba:	4618      	mov	r0, r3
 80042bc:	3710      	adds	r7, #16
 80042be:	46bd      	mov	sp, r7
 80042c0:	bd80      	pop	{r7, pc}
 80042c2:	bf00      	nop
 80042c4:	58024400 	.word	0x58024400
 80042c8:	ffff0007 	.word	0xffff0007

080042cc <HAL_HalfDuplex_Init>:
  *        parameters in the UART_InitTypeDef and creates the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_Init(UART_HandleTypeDef *huart)
{
 80042cc:	b580      	push	{r7, lr}
 80042ce:	b082      	sub	sp, #8
 80042d0:	af00      	add	r7, sp, #0
 80042d2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d101      	bne.n	80042de <HAL_HalfDuplex_Init+0x12>
  {
    return HAL_ERROR;
 80042da:	2301      	movs	r3, #1
 80042dc:	e04a      	b.n	8004374 <HAL_HalfDuplex_Init+0xa8>
  }

  /* Check UART instance */
  assert_param(IS_UART_HALFDUPLEX_INSTANCE(huart->Instance));

  if (huart->gState == HAL_UART_STATE_RESET)
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d106      	bne.n	80042f6 <HAL_HalfDuplex_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	2200      	movs	r2, #0
 80042ec:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80042f0:	6878      	ldr	r0, [r7, #4]
 80042f2:	f7fc fdb1 	bl	8000e58 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	2224      	movs	r2, #36	; 0x24
 80042fa:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	681a      	ldr	r2, [r3, #0]
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	f022 0201 	bic.w	r2, r2, #1
 800430c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800430e:	6878      	ldr	r0, [r7, #4]
 8004310:	f000 f980 	bl	8004614 <UART_SetConfig>
 8004314:	4603      	mov	r3, r0
 8004316:	2b01      	cmp	r3, #1
 8004318:	d101      	bne.n	800431e <HAL_HalfDuplex_Init+0x52>
  {
    return HAL_ERROR;
 800431a:	2301      	movs	r3, #1
 800431c:	e02a      	b.n	8004374 <HAL_HalfDuplex_Init+0xa8>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004322:	2b00      	cmp	r3, #0
 8004324:	d002      	beq.n	800432c <HAL_HalfDuplex_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8004326:	6878      	ldr	r0, [r7, #4]
 8004328:	f000 ffe0 	bl	80052ec <UART_AdvFeatureConfig>
  }

  /* In half-duplex mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN and IREN bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	685a      	ldr	r2, [r3, #4]
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800433a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_IREN | USART_CR3_SCEN));
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	689a      	ldr	r2, [r3, #8]
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	f022 0222 	bic.w	r2, r2, #34	; 0x22
 800434a:	609a      	str	r2, [r3, #8]

  /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	689a      	ldr	r2, [r3, #8]
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	f042 0208 	orr.w	r2, r2, #8
 800435a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	681a      	ldr	r2, [r3, #0]
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	f042 0201 	orr.w	r2, r2, #1
 800436a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800436c:	6878      	ldr	r0, [r7, #4]
 800436e:	f001 f85f 	bl	8005430 <UART_CheckIdleState>
 8004372:	4603      	mov	r3, r0
}
 8004374:	4618      	mov	r0, r3
 8004376:	3708      	adds	r7, #8
 8004378:	46bd      	mov	sp, r7
 800437a:	bd80      	pop	{r7, pc}

0800437c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800437c:	b580      	push	{r7, lr}
 800437e:	b08a      	sub	sp, #40	; 0x28
 8004380:	af02      	add	r7, sp, #8
 8004382:	60f8      	str	r0, [r7, #12]
 8004384:	60b9      	str	r1, [r7, #8]
 8004386:	603b      	str	r3, [r7, #0]
 8004388:	4613      	mov	r3, r2
 800438a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004392:	2b20      	cmp	r3, #32
 8004394:	d17b      	bne.n	800448e <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8004396:	68bb      	ldr	r3, [r7, #8]
 8004398:	2b00      	cmp	r3, #0
 800439a:	d002      	beq.n	80043a2 <HAL_UART_Transmit+0x26>
 800439c:	88fb      	ldrh	r3, [r7, #6]
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d101      	bne.n	80043a6 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80043a2:	2301      	movs	r3, #1
 80043a4:	e074      	b.n	8004490 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	2200      	movs	r2, #0
 80043aa:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	2221      	movs	r2, #33	; 0x21
 80043b2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80043b6:	f7fc fecd 	bl	8001154 <HAL_GetTick>
 80043ba:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	88fa      	ldrh	r2, [r7, #6]
 80043c0:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	88fa      	ldrh	r2, [r7, #6]
 80043c8:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	689b      	ldr	r3, [r3, #8]
 80043d0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80043d4:	d108      	bne.n	80043e8 <HAL_UART_Transmit+0x6c>
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	691b      	ldr	r3, [r3, #16]
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d104      	bne.n	80043e8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80043de:	2300      	movs	r3, #0
 80043e0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80043e2:	68bb      	ldr	r3, [r7, #8]
 80043e4:	61bb      	str	r3, [r7, #24]
 80043e6:	e003      	b.n	80043f0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80043e8:	68bb      	ldr	r3, [r7, #8]
 80043ea:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80043ec:	2300      	movs	r3, #0
 80043ee:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80043f0:	e030      	b.n	8004454 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80043f2:	683b      	ldr	r3, [r7, #0]
 80043f4:	9300      	str	r3, [sp, #0]
 80043f6:	697b      	ldr	r3, [r7, #20]
 80043f8:	2200      	movs	r2, #0
 80043fa:	2180      	movs	r1, #128	; 0x80
 80043fc:	68f8      	ldr	r0, [r7, #12]
 80043fe:	f001 f8c1 	bl	8005584 <UART_WaitOnFlagUntilTimeout>
 8004402:	4603      	mov	r3, r0
 8004404:	2b00      	cmp	r3, #0
 8004406:	d005      	beq.n	8004414 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	2220      	movs	r2, #32
 800440c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        return HAL_TIMEOUT;
 8004410:	2303      	movs	r3, #3
 8004412:	e03d      	b.n	8004490 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8004414:	69fb      	ldr	r3, [r7, #28]
 8004416:	2b00      	cmp	r3, #0
 8004418:	d10b      	bne.n	8004432 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800441a:	69bb      	ldr	r3, [r7, #24]
 800441c:	881b      	ldrh	r3, [r3, #0]
 800441e:	461a      	mov	r2, r3
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004428:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800442a:	69bb      	ldr	r3, [r7, #24]
 800442c:	3302      	adds	r3, #2
 800442e:	61bb      	str	r3, [r7, #24]
 8004430:	e007      	b.n	8004442 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004432:	69fb      	ldr	r3, [r7, #28]
 8004434:	781a      	ldrb	r2, [r3, #0]
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800443c:	69fb      	ldr	r3, [r7, #28]
 800443e:	3301      	adds	r3, #1
 8004440:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8004448:	b29b      	uxth	r3, r3
 800444a:	3b01      	subs	r3, #1
 800444c:	b29a      	uxth	r2, r3
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800445a:	b29b      	uxth	r3, r3
 800445c:	2b00      	cmp	r3, #0
 800445e:	d1c8      	bne.n	80043f2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004460:	683b      	ldr	r3, [r7, #0]
 8004462:	9300      	str	r3, [sp, #0]
 8004464:	697b      	ldr	r3, [r7, #20]
 8004466:	2200      	movs	r2, #0
 8004468:	2140      	movs	r1, #64	; 0x40
 800446a:	68f8      	ldr	r0, [r7, #12]
 800446c:	f001 f88a 	bl	8005584 <UART_WaitOnFlagUntilTimeout>
 8004470:	4603      	mov	r3, r0
 8004472:	2b00      	cmp	r3, #0
 8004474:	d005      	beq.n	8004482 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	2220      	movs	r2, #32
 800447a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      return HAL_TIMEOUT;
 800447e:	2303      	movs	r3, #3
 8004480:	e006      	b.n	8004490 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	2220      	movs	r2, #32
 8004486:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    return HAL_OK;
 800448a:	2300      	movs	r3, #0
 800448c:	e000      	b.n	8004490 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800448e:	2302      	movs	r3, #2
  }
}
 8004490:	4618      	mov	r0, r3
 8004492:	3720      	adds	r7, #32
 8004494:	46bd      	mov	sp, r7
 8004496:	bd80      	pop	{r7, pc}

08004498 <HAL_HalfDuplex_EnableTransmitter>:
  * @brief  Enable the UART transmitter and disable the UART receiver.
  * @param  huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_EnableTransmitter(UART_HandleTypeDef *huart)
{
 8004498:	b480      	push	{r7}
 800449a:	b08f      	sub	sp, #60	; 0x3c
 800449c:	af00      	add	r7, sp, #0
 800449e:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(huart);
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80044a6:	2b01      	cmp	r3, #1
 80044a8:	d101      	bne.n	80044ae <HAL_HalfDuplex_EnableTransmitter+0x16>
 80044aa:	2302      	movs	r3, #2
 80044ac:	e042      	b.n	8004534 <HAL_HalfDuplex_EnableTransmitter+0x9c>
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	2201      	movs	r2, #1
 80044b2:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	2224      	movs	r2, #36	; 0x24
 80044ba:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Clear TE and RE bits */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TE | USART_CR1_RE));
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044c4:	6a3b      	ldr	r3, [r7, #32]
 80044c6:	e853 3f00 	ldrex	r3, [r3]
 80044ca:	61fb      	str	r3, [r7, #28]
   return(result);
 80044cc:	69fb      	ldr	r3, [r7, #28]
 80044ce:	f023 030c 	bic.w	r3, r3, #12
 80044d2:	637b      	str	r3, [r7, #52]	; 0x34
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	461a      	mov	r2, r3
 80044da:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80044dc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80044de:	62ba      	str	r2, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044e0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80044e2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80044e4:	e841 2300 	strex	r3, r2, [r1]
 80044e8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80044ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d1e6      	bne.n	80044be <HAL_HalfDuplex_EnableTransmitter+0x26>

  /* Enable the USART's transmit interface by setting the TE bit in the USART CR1 register */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TE);
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	e853 3f00 	ldrex	r3, [r3]
 80044fc:	60bb      	str	r3, [r7, #8]
   return(result);
 80044fe:	68bb      	ldr	r3, [r7, #8]
 8004500:	f043 0308 	orr.w	r3, r3, #8
 8004504:	633b      	str	r3, [r7, #48]	; 0x30
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	461a      	mov	r2, r3
 800450c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800450e:	61bb      	str	r3, [r7, #24]
 8004510:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004512:	6979      	ldr	r1, [r7, #20]
 8004514:	69ba      	ldr	r2, [r7, #24]
 8004516:	e841 2300 	strex	r3, r2, [r1]
 800451a:	613b      	str	r3, [r7, #16]
   return(result);
 800451c:	693b      	ldr	r3, [r7, #16]
 800451e:	2b00      	cmp	r3, #0
 8004520:	d1e6      	bne.n	80044f0 <HAL_HalfDuplex_EnableTransmitter+0x58>

  huart->gState = HAL_UART_STATE_READY;
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	2220      	movs	r2, #32
 8004526:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UNLOCK(huart);
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	2200      	movs	r2, #0
 800452e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8004532:	2300      	movs	r3, #0
}
 8004534:	4618      	mov	r0, r3
 8004536:	373c      	adds	r7, #60	; 0x3c
 8004538:	46bd      	mov	sp, r7
 800453a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800453e:	4770      	bx	lr

08004540 <HAL_HalfDuplex_EnableReceiver>:
  * @brief  Enable the UART receiver and disable the UART transmitter.
  * @param  huart UART handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_HalfDuplex_EnableReceiver(UART_HandleTypeDef *huart)
{
 8004540:	b480      	push	{r7}
 8004542:	b08f      	sub	sp, #60	; 0x3c
 8004544:	af00      	add	r7, sp, #0
 8004546:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(huart);
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800454e:	2b01      	cmp	r3, #1
 8004550:	d101      	bne.n	8004556 <HAL_HalfDuplex_EnableReceiver+0x16>
 8004552:	2302      	movs	r3, #2
 8004554:	e042      	b.n	80045dc <HAL_HalfDuplex_EnableReceiver+0x9c>
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	2201      	movs	r2, #1
 800455a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	2224      	movs	r2, #36	; 0x24
 8004562:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Clear TE and RE bits */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TE | USART_CR1_RE));
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800456c:	6a3b      	ldr	r3, [r7, #32]
 800456e:	e853 3f00 	ldrex	r3, [r3]
 8004572:	61fb      	str	r3, [r7, #28]
   return(result);
 8004574:	69fb      	ldr	r3, [r7, #28]
 8004576:	f023 030c 	bic.w	r3, r3, #12
 800457a:	637b      	str	r3, [r7, #52]	; 0x34
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	461a      	mov	r2, r3
 8004582:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004584:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004586:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004588:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800458a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800458c:	e841 2300 	strex	r3, r2, [r1]
 8004590:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004592:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004594:	2b00      	cmp	r3, #0
 8004596:	d1e6      	bne.n	8004566 <HAL_HalfDuplex_EnableReceiver+0x26>

  /* Enable the USART's receive interface by setting the RE bit in the USART CR1 register */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RE);
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	e853 3f00 	ldrex	r3, [r3]
 80045a4:	60bb      	str	r3, [r7, #8]
   return(result);
 80045a6:	68bb      	ldr	r3, [r7, #8]
 80045a8:	f043 0304 	orr.w	r3, r3, #4
 80045ac:	633b      	str	r3, [r7, #48]	; 0x30
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	461a      	mov	r2, r3
 80045b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045b6:	61bb      	str	r3, [r7, #24]
 80045b8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045ba:	6979      	ldr	r1, [r7, #20]
 80045bc:	69ba      	ldr	r2, [r7, #24]
 80045be:	e841 2300 	strex	r3, r2, [r1]
 80045c2:	613b      	str	r3, [r7, #16]
   return(result);
 80045c4:	693b      	ldr	r3, [r7, #16]
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d1e6      	bne.n	8004598 <HAL_HalfDuplex_EnableReceiver+0x58>

  huart->gState = HAL_UART_STATE_READY;
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	2220      	movs	r2, #32
 80045ce:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UNLOCK(huart);
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	2200      	movs	r2, #0
 80045d6:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 80045da:	2300      	movs	r3, #0
}
 80045dc:	4618      	mov	r0, r3
 80045de:	373c      	adds	r7, #60	; 0x3c
 80045e0:	46bd      	mov	sp, r7
 80045e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045e6:	4770      	bx	lr

080045e8 <HAL_UART_GetState>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *               the configuration information for the specified UART.
  * @retval HAL state
  */
HAL_UART_StateTypeDef HAL_UART_GetState(const UART_HandleTypeDef *huart)
{
 80045e8:	b480      	push	{r7}
 80045ea:	b085      	sub	sp, #20
 80045ec:	af00      	add	r7, sp, #0
 80045ee:	6078      	str	r0, [r7, #4]
  uint32_t temp1;
  uint32_t temp2;
  temp1 = huart->gState;
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80045f6:	60fb      	str	r3, [r7, #12]
  temp2 = huart->RxState;
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80045fe:	60bb      	str	r3, [r7, #8]

  return (HAL_UART_StateTypeDef)(temp1 | temp2);
 8004600:	68fa      	ldr	r2, [r7, #12]
 8004602:	68bb      	ldr	r3, [r7, #8]
 8004604:	4313      	orrs	r3, r2
}
 8004606:	4618      	mov	r0, r3
 8004608:	3714      	adds	r7, #20
 800460a:	46bd      	mov	sp, r7
 800460c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004610:	4770      	bx	lr
	...

08004614 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004614:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004618:	b092      	sub	sp, #72	; 0x48
 800461a:	af00      	add	r7, sp, #0
 800461c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800461e:	2300      	movs	r3, #0
 8004620:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004624:	697b      	ldr	r3, [r7, #20]
 8004626:	689a      	ldr	r2, [r3, #8]
 8004628:	697b      	ldr	r3, [r7, #20]
 800462a:	691b      	ldr	r3, [r3, #16]
 800462c:	431a      	orrs	r2, r3
 800462e:	697b      	ldr	r3, [r7, #20]
 8004630:	695b      	ldr	r3, [r3, #20]
 8004632:	431a      	orrs	r2, r3
 8004634:	697b      	ldr	r3, [r7, #20]
 8004636:	69db      	ldr	r3, [r3, #28]
 8004638:	4313      	orrs	r3, r2
 800463a:	647b      	str	r3, [r7, #68]	; 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800463c:	697b      	ldr	r3, [r7, #20]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	681a      	ldr	r2, [r3, #0]
 8004642:	4bbe      	ldr	r3, [pc, #760]	; (800493c <UART_SetConfig+0x328>)
 8004644:	4013      	ands	r3, r2
 8004646:	697a      	ldr	r2, [r7, #20]
 8004648:	6812      	ldr	r2, [r2, #0]
 800464a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800464c:	430b      	orrs	r3, r1
 800464e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004650:	697b      	ldr	r3, [r7, #20]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	685b      	ldr	r3, [r3, #4]
 8004656:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800465a:	697b      	ldr	r3, [r7, #20]
 800465c:	68da      	ldr	r2, [r3, #12]
 800465e:	697b      	ldr	r3, [r7, #20]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	430a      	orrs	r2, r1
 8004664:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004666:	697b      	ldr	r3, [r7, #20]
 8004668:	699b      	ldr	r3, [r3, #24]
 800466a:	647b      	str	r3, [r7, #68]	; 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800466c:	697b      	ldr	r3, [r7, #20]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	4ab3      	ldr	r2, [pc, #716]	; (8004940 <UART_SetConfig+0x32c>)
 8004672:	4293      	cmp	r3, r2
 8004674:	d004      	beq.n	8004680 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004676:	697b      	ldr	r3, [r7, #20]
 8004678:	6a1b      	ldr	r3, [r3, #32]
 800467a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800467c:	4313      	orrs	r3, r2
 800467e:	647b      	str	r3, [r7, #68]	; 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004680:	697b      	ldr	r3, [r7, #20]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	689a      	ldr	r2, [r3, #8]
 8004686:	4baf      	ldr	r3, [pc, #700]	; (8004944 <UART_SetConfig+0x330>)
 8004688:	4013      	ands	r3, r2
 800468a:	697a      	ldr	r2, [r7, #20]
 800468c:	6812      	ldr	r2, [r2, #0]
 800468e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8004690:	430b      	orrs	r3, r1
 8004692:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004694:	697b      	ldr	r3, [r7, #20]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800469a:	f023 010f 	bic.w	r1, r3, #15
 800469e:	697b      	ldr	r3, [r7, #20]
 80046a0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80046a2:	697b      	ldr	r3, [r7, #20]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	430a      	orrs	r2, r1
 80046a8:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80046aa:	697b      	ldr	r3, [r7, #20]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	4aa6      	ldr	r2, [pc, #664]	; (8004948 <UART_SetConfig+0x334>)
 80046b0:	4293      	cmp	r3, r2
 80046b2:	d177      	bne.n	80047a4 <UART_SetConfig+0x190>
 80046b4:	4ba5      	ldr	r3, [pc, #660]	; (800494c <UART_SetConfig+0x338>)
 80046b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80046b8:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80046bc:	2b28      	cmp	r3, #40	; 0x28
 80046be:	d86d      	bhi.n	800479c <UART_SetConfig+0x188>
 80046c0:	a201      	add	r2, pc, #4	; (adr r2, 80046c8 <UART_SetConfig+0xb4>)
 80046c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046c6:	bf00      	nop
 80046c8:	0800476d 	.word	0x0800476d
 80046cc:	0800479d 	.word	0x0800479d
 80046d0:	0800479d 	.word	0x0800479d
 80046d4:	0800479d 	.word	0x0800479d
 80046d8:	0800479d 	.word	0x0800479d
 80046dc:	0800479d 	.word	0x0800479d
 80046e0:	0800479d 	.word	0x0800479d
 80046e4:	0800479d 	.word	0x0800479d
 80046e8:	08004775 	.word	0x08004775
 80046ec:	0800479d 	.word	0x0800479d
 80046f0:	0800479d 	.word	0x0800479d
 80046f4:	0800479d 	.word	0x0800479d
 80046f8:	0800479d 	.word	0x0800479d
 80046fc:	0800479d 	.word	0x0800479d
 8004700:	0800479d 	.word	0x0800479d
 8004704:	0800479d 	.word	0x0800479d
 8004708:	0800477d 	.word	0x0800477d
 800470c:	0800479d 	.word	0x0800479d
 8004710:	0800479d 	.word	0x0800479d
 8004714:	0800479d 	.word	0x0800479d
 8004718:	0800479d 	.word	0x0800479d
 800471c:	0800479d 	.word	0x0800479d
 8004720:	0800479d 	.word	0x0800479d
 8004724:	0800479d 	.word	0x0800479d
 8004728:	08004785 	.word	0x08004785
 800472c:	0800479d 	.word	0x0800479d
 8004730:	0800479d 	.word	0x0800479d
 8004734:	0800479d 	.word	0x0800479d
 8004738:	0800479d 	.word	0x0800479d
 800473c:	0800479d 	.word	0x0800479d
 8004740:	0800479d 	.word	0x0800479d
 8004744:	0800479d 	.word	0x0800479d
 8004748:	0800478d 	.word	0x0800478d
 800474c:	0800479d 	.word	0x0800479d
 8004750:	0800479d 	.word	0x0800479d
 8004754:	0800479d 	.word	0x0800479d
 8004758:	0800479d 	.word	0x0800479d
 800475c:	0800479d 	.word	0x0800479d
 8004760:	0800479d 	.word	0x0800479d
 8004764:	0800479d 	.word	0x0800479d
 8004768:	08004795 	.word	0x08004795
 800476c:	2301      	movs	r3, #1
 800476e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004772:	e326      	b.n	8004dc2 <UART_SetConfig+0x7ae>
 8004774:	2304      	movs	r3, #4
 8004776:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800477a:	e322      	b.n	8004dc2 <UART_SetConfig+0x7ae>
 800477c:	2308      	movs	r3, #8
 800477e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004782:	e31e      	b.n	8004dc2 <UART_SetConfig+0x7ae>
 8004784:	2310      	movs	r3, #16
 8004786:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800478a:	e31a      	b.n	8004dc2 <UART_SetConfig+0x7ae>
 800478c:	2320      	movs	r3, #32
 800478e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004792:	e316      	b.n	8004dc2 <UART_SetConfig+0x7ae>
 8004794:	2340      	movs	r3, #64	; 0x40
 8004796:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800479a:	e312      	b.n	8004dc2 <UART_SetConfig+0x7ae>
 800479c:	2380      	movs	r3, #128	; 0x80
 800479e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80047a2:	e30e      	b.n	8004dc2 <UART_SetConfig+0x7ae>
 80047a4:	697b      	ldr	r3, [r7, #20]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	4a69      	ldr	r2, [pc, #420]	; (8004950 <UART_SetConfig+0x33c>)
 80047aa:	4293      	cmp	r3, r2
 80047ac:	d130      	bne.n	8004810 <UART_SetConfig+0x1fc>
 80047ae:	4b67      	ldr	r3, [pc, #412]	; (800494c <UART_SetConfig+0x338>)
 80047b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80047b2:	f003 0307 	and.w	r3, r3, #7
 80047b6:	2b05      	cmp	r3, #5
 80047b8:	d826      	bhi.n	8004808 <UART_SetConfig+0x1f4>
 80047ba:	a201      	add	r2, pc, #4	; (adr r2, 80047c0 <UART_SetConfig+0x1ac>)
 80047bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047c0:	080047d9 	.word	0x080047d9
 80047c4:	080047e1 	.word	0x080047e1
 80047c8:	080047e9 	.word	0x080047e9
 80047cc:	080047f1 	.word	0x080047f1
 80047d0:	080047f9 	.word	0x080047f9
 80047d4:	08004801 	.word	0x08004801
 80047d8:	2300      	movs	r3, #0
 80047da:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80047de:	e2f0      	b.n	8004dc2 <UART_SetConfig+0x7ae>
 80047e0:	2304      	movs	r3, #4
 80047e2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80047e6:	e2ec      	b.n	8004dc2 <UART_SetConfig+0x7ae>
 80047e8:	2308      	movs	r3, #8
 80047ea:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80047ee:	e2e8      	b.n	8004dc2 <UART_SetConfig+0x7ae>
 80047f0:	2310      	movs	r3, #16
 80047f2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80047f6:	e2e4      	b.n	8004dc2 <UART_SetConfig+0x7ae>
 80047f8:	2320      	movs	r3, #32
 80047fa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80047fe:	e2e0      	b.n	8004dc2 <UART_SetConfig+0x7ae>
 8004800:	2340      	movs	r3, #64	; 0x40
 8004802:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004806:	e2dc      	b.n	8004dc2 <UART_SetConfig+0x7ae>
 8004808:	2380      	movs	r3, #128	; 0x80
 800480a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800480e:	e2d8      	b.n	8004dc2 <UART_SetConfig+0x7ae>
 8004810:	697b      	ldr	r3, [r7, #20]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	4a4f      	ldr	r2, [pc, #316]	; (8004954 <UART_SetConfig+0x340>)
 8004816:	4293      	cmp	r3, r2
 8004818:	d130      	bne.n	800487c <UART_SetConfig+0x268>
 800481a:	4b4c      	ldr	r3, [pc, #304]	; (800494c <UART_SetConfig+0x338>)
 800481c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800481e:	f003 0307 	and.w	r3, r3, #7
 8004822:	2b05      	cmp	r3, #5
 8004824:	d826      	bhi.n	8004874 <UART_SetConfig+0x260>
 8004826:	a201      	add	r2, pc, #4	; (adr r2, 800482c <UART_SetConfig+0x218>)
 8004828:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800482c:	08004845 	.word	0x08004845
 8004830:	0800484d 	.word	0x0800484d
 8004834:	08004855 	.word	0x08004855
 8004838:	0800485d 	.word	0x0800485d
 800483c:	08004865 	.word	0x08004865
 8004840:	0800486d 	.word	0x0800486d
 8004844:	2300      	movs	r3, #0
 8004846:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800484a:	e2ba      	b.n	8004dc2 <UART_SetConfig+0x7ae>
 800484c:	2304      	movs	r3, #4
 800484e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004852:	e2b6      	b.n	8004dc2 <UART_SetConfig+0x7ae>
 8004854:	2308      	movs	r3, #8
 8004856:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800485a:	e2b2      	b.n	8004dc2 <UART_SetConfig+0x7ae>
 800485c:	2310      	movs	r3, #16
 800485e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004862:	e2ae      	b.n	8004dc2 <UART_SetConfig+0x7ae>
 8004864:	2320      	movs	r3, #32
 8004866:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800486a:	e2aa      	b.n	8004dc2 <UART_SetConfig+0x7ae>
 800486c:	2340      	movs	r3, #64	; 0x40
 800486e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004872:	e2a6      	b.n	8004dc2 <UART_SetConfig+0x7ae>
 8004874:	2380      	movs	r3, #128	; 0x80
 8004876:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800487a:	e2a2      	b.n	8004dc2 <UART_SetConfig+0x7ae>
 800487c:	697b      	ldr	r3, [r7, #20]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	4a35      	ldr	r2, [pc, #212]	; (8004958 <UART_SetConfig+0x344>)
 8004882:	4293      	cmp	r3, r2
 8004884:	d130      	bne.n	80048e8 <UART_SetConfig+0x2d4>
 8004886:	4b31      	ldr	r3, [pc, #196]	; (800494c <UART_SetConfig+0x338>)
 8004888:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800488a:	f003 0307 	and.w	r3, r3, #7
 800488e:	2b05      	cmp	r3, #5
 8004890:	d826      	bhi.n	80048e0 <UART_SetConfig+0x2cc>
 8004892:	a201      	add	r2, pc, #4	; (adr r2, 8004898 <UART_SetConfig+0x284>)
 8004894:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004898:	080048b1 	.word	0x080048b1
 800489c:	080048b9 	.word	0x080048b9
 80048a0:	080048c1 	.word	0x080048c1
 80048a4:	080048c9 	.word	0x080048c9
 80048a8:	080048d1 	.word	0x080048d1
 80048ac:	080048d9 	.word	0x080048d9
 80048b0:	2300      	movs	r3, #0
 80048b2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80048b6:	e284      	b.n	8004dc2 <UART_SetConfig+0x7ae>
 80048b8:	2304      	movs	r3, #4
 80048ba:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80048be:	e280      	b.n	8004dc2 <UART_SetConfig+0x7ae>
 80048c0:	2308      	movs	r3, #8
 80048c2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80048c6:	e27c      	b.n	8004dc2 <UART_SetConfig+0x7ae>
 80048c8:	2310      	movs	r3, #16
 80048ca:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80048ce:	e278      	b.n	8004dc2 <UART_SetConfig+0x7ae>
 80048d0:	2320      	movs	r3, #32
 80048d2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80048d6:	e274      	b.n	8004dc2 <UART_SetConfig+0x7ae>
 80048d8:	2340      	movs	r3, #64	; 0x40
 80048da:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80048de:	e270      	b.n	8004dc2 <UART_SetConfig+0x7ae>
 80048e0:	2380      	movs	r3, #128	; 0x80
 80048e2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80048e6:	e26c      	b.n	8004dc2 <UART_SetConfig+0x7ae>
 80048e8:	697b      	ldr	r3, [r7, #20]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	4a1b      	ldr	r2, [pc, #108]	; (800495c <UART_SetConfig+0x348>)
 80048ee:	4293      	cmp	r3, r2
 80048f0:	d142      	bne.n	8004978 <UART_SetConfig+0x364>
 80048f2:	4b16      	ldr	r3, [pc, #88]	; (800494c <UART_SetConfig+0x338>)
 80048f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80048f6:	f003 0307 	and.w	r3, r3, #7
 80048fa:	2b05      	cmp	r3, #5
 80048fc:	d838      	bhi.n	8004970 <UART_SetConfig+0x35c>
 80048fe:	a201      	add	r2, pc, #4	; (adr r2, 8004904 <UART_SetConfig+0x2f0>)
 8004900:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004904:	0800491d 	.word	0x0800491d
 8004908:	08004925 	.word	0x08004925
 800490c:	0800492d 	.word	0x0800492d
 8004910:	08004935 	.word	0x08004935
 8004914:	08004961 	.word	0x08004961
 8004918:	08004969 	.word	0x08004969
 800491c:	2300      	movs	r3, #0
 800491e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004922:	e24e      	b.n	8004dc2 <UART_SetConfig+0x7ae>
 8004924:	2304      	movs	r3, #4
 8004926:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800492a:	e24a      	b.n	8004dc2 <UART_SetConfig+0x7ae>
 800492c:	2308      	movs	r3, #8
 800492e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004932:	e246      	b.n	8004dc2 <UART_SetConfig+0x7ae>
 8004934:	2310      	movs	r3, #16
 8004936:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800493a:	e242      	b.n	8004dc2 <UART_SetConfig+0x7ae>
 800493c:	cfff69f3 	.word	0xcfff69f3
 8004940:	58000c00 	.word	0x58000c00
 8004944:	11fff4ff 	.word	0x11fff4ff
 8004948:	40011000 	.word	0x40011000
 800494c:	58024400 	.word	0x58024400
 8004950:	40004400 	.word	0x40004400
 8004954:	40004800 	.word	0x40004800
 8004958:	40004c00 	.word	0x40004c00
 800495c:	40005000 	.word	0x40005000
 8004960:	2320      	movs	r3, #32
 8004962:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004966:	e22c      	b.n	8004dc2 <UART_SetConfig+0x7ae>
 8004968:	2340      	movs	r3, #64	; 0x40
 800496a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800496e:	e228      	b.n	8004dc2 <UART_SetConfig+0x7ae>
 8004970:	2380      	movs	r3, #128	; 0x80
 8004972:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004976:	e224      	b.n	8004dc2 <UART_SetConfig+0x7ae>
 8004978:	697b      	ldr	r3, [r7, #20]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	4ab1      	ldr	r2, [pc, #708]	; (8004c44 <UART_SetConfig+0x630>)
 800497e:	4293      	cmp	r3, r2
 8004980:	d176      	bne.n	8004a70 <UART_SetConfig+0x45c>
 8004982:	4bb1      	ldr	r3, [pc, #708]	; (8004c48 <UART_SetConfig+0x634>)
 8004984:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004986:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800498a:	2b28      	cmp	r3, #40	; 0x28
 800498c:	d86c      	bhi.n	8004a68 <UART_SetConfig+0x454>
 800498e:	a201      	add	r2, pc, #4	; (adr r2, 8004994 <UART_SetConfig+0x380>)
 8004990:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004994:	08004a39 	.word	0x08004a39
 8004998:	08004a69 	.word	0x08004a69
 800499c:	08004a69 	.word	0x08004a69
 80049a0:	08004a69 	.word	0x08004a69
 80049a4:	08004a69 	.word	0x08004a69
 80049a8:	08004a69 	.word	0x08004a69
 80049ac:	08004a69 	.word	0x08004a69
 80049b0:	08004a69 	.word	0x08004a69
 80049b4:	08004a41 	.word	0x08004a41
 80049b8:	08004a69 	.word	0x08004a69
 80049bc:	08004a69 	.word	0x08004a69
 80049c0:	08004a69 	.word	0x08004a69
 80049c4:	08004a69 	.word	0x08004a69
 80049c8:	08004a69 	.word	0x08004a69
 80049cc:	08004a69 	.word	0x08004a69
 80049d0:	08004a69 	.word	0x08004a69
 80049d4:	08004a49 	.word	0x08004a49
 80049d8:	08004a69 	.word	0x08004a69
 80049dc:	08004a69 	.word	0x08004a69
 80049e0:	08004a69 	.word	0x08004a69
 80049e4:	08004a69 	.word	0x08004a69
 80049e8:	08004a69 	.word	0x08004a69
 80049ec:	08004a69 	.word	0x08004a69
 80049f0:	08004a69 	.word	0x08004a69
 80049f4:	08004a51 	.word	0x08004a51
 80049f8:	08004a69 	.word	0x08004a69
 80049fc:	08004a69 	.word	0x08004a69
 8004a00:	08004a69 	.word	0x08004a69
 8004a04:	08004a69 	.word	0x08004a69
 8004a08:	08004a69 	.word	0x08004a69
 8004a0c:	08004a69 	.word	0x08004a69
 8004a10:	08004a69 	.word	0x08004a69
 8004a14:	08004a59 	.word	0x08004a59
 8004a18:	08004a69 	.word	0x08004a69
 8004a1c:	08004a69 	.word	0x08004a69
 8004a20:	08004a69 	.word	0x08004a69
 8004a24:	08004a69 	.word	0x08004a69
 8004a28:	08004a69 	.word	0x08004a69
 8004a2c:	08004a69 	.word	0x08004a69
 8004a30:	08004a69 	.word	0x08004a69
 8004a34:	08004a61 	.word	0x08004a61
 8004a38:	2301      	movs	r3, #1
 8004a3a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004a3e:	e1c0      	b.n	8004dc2 <UART_SetConfig+0x7ae>
 8004a40:	2304      	movs	r3, #4
 8004a42:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004a46:	e1bc      	b.n	8004dc2 <UART_SetConfig+0x7ae>
 8004a48:	2308      	movs	r3, #8
 8004a4a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004a4e:	e1b8      	b.n	8004dc2 <UART_SetConfig+0x7ae>
 8004a50:	2310      	movs	r3, #16
 8004a52:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004a56:	e1b4      	b.n	8004dc2 <UART_SetConfig+0x7ae>
 8004a58:	2320      	movs	r3, #32
 8004a5a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004a5e:	e1b0      	b.n	8004dc2 <UART_SetConfig+0x7ae>
 8004a60:	2340      	movs	r3, #64	; 0x40
 8004a62:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004a66:	e1ac      	b.n	8004dc2 <UART_SetConfig+0x7ae>
 8004a68:	2380      	movs	r3, #128	; 0x80
 8004a6a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004a6e:	e1a8      	b.n	8004dc2 <UART_SetConfig+0x7ae>
 8004a70:	697b      	ldr	r3, [r7, #20]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	4a75      	ldr	r2, [pc, #468]	; (8004c4c <UART_SetConfig+0x638>)
 8004a76:	4293      	cmp	r3, r2
 8004a78:	d130      	bne.n	8004adc <UART_SetConfig+0x4c8>
 8004a7a:	4b73      	ldr	r3, [pc, #460]	; (8004c48 <UART_SetConfig+0x634>)
 8004a7c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a7e:	f003 0307 	and.w	r3, r3, #7
 8004a82:	2b05      	cmp	r3, #5
 8004a84:	d826      	bhi.n	8004ad4 <UART_SetConfig+0x4c0>
 8004a86:	a201      	add	r2, pc, #4	; (adr r2, 8004a8c <UART_SetConfig+0x478>)
 8004a88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a8c:	08004aa5 	.word	0x08004aa5
 8004a90:	08004aad 	.word	0x08004aad
 8004a94:	08004ab5 	.word	0x08004ab5
 8004a98:	08004abd 	.word	0x08004abd
 8004a9c:	08004ac5 	.word	0x08004ac5
 8004aa0:	08004acd 	.word	0x08004acd
 8004aa4:	2300      	movs	r3, #0
 8004aa6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004aaa:	e18a      	b.n	8004dc2 <UART_SetConfig+0x7ae>
 8004aac:	2304      	movs	r3, #4
 8004aae:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004ab2:	e186      	b.n	8004dc2 <UART_SetConfig+0x7ae>
 8004ab4:	2308      	movs	r3, #8
 8004ab6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004aba:	e182      	b.n	8004dc2 <UART_SetConfig+0x7ae>
 8004abc:	2310      	movs	r3, #16
 8004abe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004ac2:	e17e      	b.n	8004dc2 <UART_SetConfig+0x7ae>
 8004ac4:	2320      	movs	r3, #32
 8004ac6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004aca:	e17a      	b.n	8004dc2 <UART_SetConfig+0x7ae>
 8004acc:	2340      	movs	r3, #64	; 0x40
 8004ace:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004ad2:	e176      	b.n	8004dc2 <UART_SetConfig+0x7ae>
 8004ad4:	2380      	movs	r3, #128	; 0x80
 8004ad6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004ada:	e172      	b.n	8004dc2 <UART_SetConfig+0x7ae>
 8004adc:	697b      	ldr	r3, [r7, #20]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	4a5b      	ldr	r2, [pc, #364]	; (8004c50 <UART_SetConfig+0x63c>)
 8004ae2:	4293      	cmp	r3, r2
 8004ae4:	d130      	bne.n	8004b48 <UART_SetConfig+0x534>
 8004ae6:	4b58      	ldr	r3, [pc, #352]	; (8004c48 <UART_SetConfig+0x634>)
 8004ae8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004aea:	f003 0307 	and.w	r3, r3, #7
 8004aee:	2b05      	cmp	r3, #5
 8004af0:	d826      	bhi.n	8004b40 <UART_SetConfig+0x52c>
 8004af2:	a201      	add	r2, pc, #4	; (adr r2, 8004af8 <UART_SetConfig+0x4e4>)
 8004af4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004af8:	08004b11 	.word	0x08004b11
 8004afc:	08004b19 	.word	0x08004b19
 8004b00:	08004b21 	.word	0x08004b21
 8004b04:	08004b29 	.word	0x08004b29
 8004b08:	08004b31 	.word	0x08004b31
 8004b0c:	08004b39 	.word	0x08004b39
 8004b10:	2300      	movs	r3, #0
 8004b12:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004b16:	e154      	b.n	8004dc2 <UART_SetConfig+0x7ae>
 8004b18:	2304      	movs	r3, #4
 8004b1a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004b1e:	e150      	b.n	8004dc2 <UART_SetConfig+0x7ae>
 8004b20:	2308      	movs	r3, #8
 8004b22:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004b26:	e14c      	b.n	8004dc2 <UART_SetConfig+0x7ae>
 8004b28:	2310      	movs	r3, #16
 8004b2a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004b2e:	e148      	b.n	8004dc2 <UART_SetConfig+0x7ae>
 8004b30:	2320      	movs	r3, #32
 8004b32:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004b36:	e144      	b.n	8004dc2 <UART_SetConfig+0x7ae>
 8004b38:	2340      	movs	r3, #64	; 0x40
 8004b3a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004b3e:	e140      	b.n	8004dc2 <UART_SetConfig+0x7ae>
 8004b40:	2380      	movs	r3, #128	; 0x80
 8004b42:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004b46:	e13c      	b.n	8004dc2 <UART_SetConfig+0x7ae>
 8004b48:	697b      	ldr	r3, [r7, #20]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	4a41      	ldr	r2, [pc, #260]	; (8004c54 <UART_SetConfig+0x640>)
 8004b4e:	4293      	cmp	r3, r2
 8004b50:	f040 8082 	bne.w	8004c58 <UART_SetConfig+0x644>
 8004b54:	4b3c      	ldr	r3, [pc, #240]	; (8004c48 <UART_SetConfig+0x634>)
 8004b56:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b58:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004b5c:	2b28      	cmp	r3, #40	; 0x28
 8004b5e:	d86d      	bhi.n	8004c3c <UART_SetConfig+0x628>
 8004b60:	a201      	add	r2, pc, #4	; (adr r2, 8004b68 <UART_SetConfig+0x554>)
 8004b62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b66:	bf00      	nop
 8004b68:	08004c0d 	.word	0x08004c0d
 8004b6c:	08004c3d 	.word	0x08004c3d
 8004b70:	08004c3d 	.word	0x08004c3d
 8004b74:	08004c3d 	.word	0x08004c3d
 8004b78:	08004c3d 	.word	0x08004c3d
 8004b7c:	08004c3d 	.word	0x08004c3d
 8004b80:	08004c3d 	.word	0x08004c3d
 8004b84:	08004c3d 	.word	0x08004c3d
 8004b88:	08004c15 	.word	0x08004c15
 8004b8c:	08004c3d 	.word	0x08004c3d
 8004b90:	08004c3d 	.word	0x08004c3d
 8004b94:	08004c3d 	.word	0x08004c3d
 8004b98:	08004c3d 	.word	0x08004c3d
 8004b9c:	08004c3d 	.word	0x08004c3d
 8004ba0:	08004c3d 	.word	0x08004c3d
 8004ba4:	08004c3d 	.word	0x08004c3d
 8004ba8:	08004c1d 	.word	0x08004c1d
 8004bac:	08004c3d 	.word	0x08004c3d
 8004bb0:	08004c3d 	.word	0x08004c3d
 8004bb4:	08004c3d 	.word	0x08004c3d
 8004bb8:	08004c3d 	.word	0x08004c3d
 8004bbc:	08004c3d 	.word	0x08004c3d
 8004bc0:	08004c3d 	.word	0x08004c3d
 8004bc4:	08004c3d 	.word	0x08004c3d
 8004bc8:	08004c25 	.word	0x08004c25
 8004bcc:	08004c3d 	.word	0x08004c3d
 8004bd0:	08004c3d 	.word	0x08004c3d
 8004bd4:	08004c3d 	.word	0x08004c3d
 8004bd8:	08004c3d 	.word	0x08004c3d
 8004bdc:	08004c3d 	.word	0x08004c3d
 8004be0:	08004c3d 	.word	0x08004c3d
 8004be4:	08004c3d 	.word	0x08004c3d
 8004be8:	08004c2d 	.word	0x08004c2d
 8004bec:	08004c3d 	.word	0x08004c3d
 8004bf0:	08004c3d 	.word	0x08004c3d
 8004bf4:	08004c3d 	.word	0x08004c3d
 8004bf8:	08004c3d 	.word	0x08004c3d
 8004bfc:	08004c3d 	.word	0x08004c3d
 8004c00:	08004c3d 	.word	0x08004c3d
 8004c04:	08004c3d 	.word	0x08004c3d
 8004c08:	08004c35 	.word	0x08004c35
 8004c0c:	2301      	movs	r3, #1
 8004c0e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004c12:	e0d6      	b.n	8004dc2 <UART_SetConfig+0x7ae>
 8004c14:	2304      	movs	r3, #4
 8004c16:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004c1a:	e0d2      	b.n	8004dc2 <UART_SetConfig+0x7ae>
 8004c1c:	2308      	movs	r3, #8
 8004c1e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004c22:	e0ce      	b.n	8004dc2 <UART_SetConfig+0x7ae>
 8004c24:	2310      	movs	r3, #16
 8004c26:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004c2a:	e0ca      	b.n	8004dc2 <UART_SetConfig+0x7ae>
 8004c2c:	2320      	movs	r3, #32
 8004c2e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004c32:	e0c6      	b.n	8004dc2 <UART_SetConfig+0x7ae>
 8004c34:	2340      	movs	r3, #64	; 0x40
 8004c36:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004c3a:	e0c2      	b.n	8004dc2 <UART_SetConfig+0x7ae>
 8004c3c:	2380      	movs	r3, #128	; 0x80
 8004c3e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004c42:	e0be      	b.n	8004dc2 <UART_SetConfig+0x7ae>
 8004c44:	40011400 	.word	0x40011400
 8004c48:	58024400 	.word	0x58024400
 8004c4c:	40007800 	.word	0x40007800
 8004c50:	40007c00 	.word	0x40007c00
 8004c54:	40011800 	.word	0x40011800
 8004c58:	697b      	ldr	r3, [r7, #20]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	4aad      	ldr	r2, [pc, #692]	; (8004f14 <UART_SetConfig+0x900>)
 8004c5e:	4293      	cmp	r3, r2
 8004c60:	d176      	bne.n	8004d50 <UART_SetConfig+0x73c>
 8004c62:	4bad      	ldr	r3, [pc, #692]	; (8004f18 <UART_SetConfig+0x904>)
 8004c64:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c66:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004c6a:	2b28      	cmp	r3, #40	; 0x28
 8004c6c:	d86c      	bhi.n	8004d48 <UART_SetConfig+0x734>
 8004c6e:	a201      	add	r2, pc, #4	; (adr r2, 8004c74 <UART_SetConfig+0x660>)
 8004c70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c74:	08004d19 	.word	0x08004d19
 8004c78:	08004d49 	.word	0x08004d49
 8004c7c:	08004d49 	.word	0x08004d49
 8004c80:	08004d49 	.word	0x08004d49
 8004c84:	08004d49 	.word	0x08004d49
 8004c88:	08004d49 	.word	0x08004d49
 8004c8c:	08004d49 	.word	0x08004d49
 8004c90:	08004d49 	.word	0x08004d49
 8004c94:	08004d21 	.word	0x08004d21
 8004c98:	08004d49 	.word	0x08004d49
 8004c9c:	08004d49 	.word	0x08004d49
 8004ca0:	08004d49 	.word	0x08004d49
 8004ca4:	08004d49 	.word	0x08004d49
 8004ca8:	08004d49 	.word	0x08004d49
 8004cac:	08004d49 	.word	0x08004d49
 8004cb0:	08004d49 	.word	0x08004d49
 8004cb4:	08004d29 	.word	0x08004d29
 8004cb8:	08004d49 	.word	0x08004d49
 8004cbc:	08004d49 	.word	0x08004d49
 8004cc0:	08004d49 	.word	0x08004d49
 8004cc4:	08004d49 	.word	0x08004d49
 8004cc8:	08004d49 	.word	0x08004d49
 8004ccc:	08004d49 	.word	0x08004d49
 8004cd0:	08004d49 	.word	0x08004d49
 8004cd4:	08004d31 	.word	0x08004d31
 8004cd8:	08004d49 	.word	0x08004d49
 8004cdc:	08004d49 	.word	0x08004d49
 8004ce0:	08004d49 	.word	0x08004d49
 8004ce4:	08004d49 	.word	0x08004d49
 8004ce8:	08004d49 	.word	0x08004d49
 8004cec:	08004d49 	.word	0x08004d49
 8004cf0:	08004d49 	.word	0x08004d49
 8004cf4:	08004d39 	.word	0x08004d39
 8004cf8:	08004d49 	.word	0x08004d49
 8004cfc:	08004d49 	.word	0x08004d49
 8004d00:	08004d49 	.word	0x08004d49
 8004d04:	08004d49 	.word	0x08004d49
 8004d08:	08004d49 	.word	0x08004d49
 8004d0c:	08004d49 	.word	0x08004d49
 8004d10:	08004d49 	.word	0x08004d49
 8004d14:	08004d41 	.word	0x08004d41
 8004d18:	2301      	movs	r3, #1
 8004d1a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004d1e:	e050      	b.n	8004dc2 <UART_SetConfig+0x7ae>
 8004d20:	2304      	movs	r3, #4
 8004d22:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004d26:	e04c      	b.n	8004dc2 <UART_SetConfig+0x7ae>
 8004d28:	2308      	movs	r3, #8
 8004d2a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004d2e:	e048      	b.n	8004dc2 <UART_SetConfig+0x7ae>
 8004d30:	2310      	movs	r3, #16
 8004d32:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004d36:	e044      	b.n	8004dc2 <UART_SetConfig+0x7ae>
 8004d38:	2320      	movs	r3, #32
 8004d3a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004d3e:	e040      	b.n	8004dc2 <UART_SetConfig+0x7ae>
 8004d40:	2340      	movs	r3, #64	; 0x40
 8004d42:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004d46:	e03c      	b.n	8004dc2 <UART_SetConfig+0x7ae>
 8004d48:	2380      	movs	r3, #128	; 0x80
 8004d4a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004d4e:	e038      	b.n	8004dc2 <UART_SetConfig+0x7ae>
 8004d50:	697b      	ldr	r3, [r7, #20]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	4a71      	ldr	r2, [pc, #452]	; (8004f1c <UART_SetConfig+0x908>)
 8004d56:	4293      	cmp	r3, r2
 8004d58:	d130      	bne.n	8004dbc <UART_SetConfig+0x7a8>
 8004d5a:	4b6f      	ldr	r3, [pc, #444]	; (8004f18 <UART_SetConfig+0x904>)
 8004d5c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d5e:	f003 0307 	and.w	r3, r3, #7
 8004d62:	2b05      	cmp	r3, #5
 8004d64:	d826      	bhi.n	8004db4 <UART_SetConfig+0x7a0>
 8004d66:	a201      	add	r2, pc, #4	; (adr r2, 8004d6c <UART_SetConfig+0x758>)
 8004d68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d6c:	08004d85 	.word	0x08004d85
 8004d70:	08004d8d 	.word	0x08004d8d
 8004d74:	08004d95 	.word	0x08004d95
 8004d78:	08004d9d 	.word	0x08004d9d
 8004d7c:	08004da5 	.word	0x08004da5
 8004d80:	08004dad 	.word	0x08004dad
 8004d84:	2302      	movs	r3, #2
 8004d86:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004d8a:	e01a      	b.n	8004dc2 <UART_SetConfig+0x7ae>
 8004d8c:	2304      	movs	r3, #4
 8004d8e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004d92:	e016      	b.n	8004dc2 <UART_SetConfig+0x7ae>
 8004d94:	2308      	movs	r3, #8
 8004d96:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004d9a:	e012      	b.n	8004dc2 <UART_SetConfig+0x7ae>
 8004d9c:	2310      	movs	r3, #16
 8004d9e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004da2:	e00e      	b.n	8004dc2 <UART_SetConfig+0x7ae>
 8004da4:	2320      	movs	r3, #32
 8004da6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004daa:	e00a      	b.n	8004dc2 <UART_SetConfig+0x7ae>
 8004dac:	2340      	movs	r3, #64	; 0x40
 8004dae:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004db2:	e006      	b.n	8004dc2 <UART_SetConfig+0x7ae>
 8004db4:	2380      	movs	r3, #128	; 0x80
 8004db6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004dba:	e002      	b.n	8004dc2 <UART_SetConfig+0x7ae>
 8004dbc:	2380      	movs	r3, #128	; 0x80
 8004dbe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004dc2:	697b      	ldr	r3, [r7, #20]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	4a55      	ldr	r2, [pc, #340]	; (8004f1c <UART_SetConfig+0x908>)
 8004dc8:	4293      	cmp	r3, r2
 8004dca:	f040 80f8 	bne.w	8004fbe <UART_SetConfig+0x9aa>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004dce:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8004dd2:	2b20      	cmp	r3, #32
 8004dd4:	dc46      	bgt.n	8004e64 <UART_SetConfig+0x850>
 8004dd6:	2b02      	cmp	r3, #2
 8004dd8:	db75      	blt.n	8004ec6 <UART_SetConfig+0x8b2>
 8004dda:	3b02      	subs	r3, #2
 8004ddc:	2b1e      	cmp	r3, #30
 8004dde:	d872      	bhi.n	8004ec6 <UART_SetConfig+0x8b2>
 8004de0:	a201      	add	r2, pc, #4	; (adr r2, 8004de8 <UART_SetConfig+0x7d4>)
 8004de2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004de6:	bf00      	nop
 8004de8:	08004e6b 	.word	0x08004e6b
 8004dec:	08004ec7 	.word	0x08004ec7
 8004df0:	08004e73 	.word	0x08004e73
 8004df4:	08004ec7 	.word	0x08004ec7
 8004df8:	08004ec7 	.word	0x08004ec7
 8004dfc:	08004ec7 	.word	0x08004ec7
 8004e00:	08004e83 	.word	0x08004e83
 8004e04:	08004ec7 	.word	0x08004ec7
 8004e08:	08004ec7 	.word	0x08004ec7
 8004e0c:	08004ec7 	.word	0x08004ec7
 8004e10:	08004ec7 	.word	0x08004ec7
 8004e14:	08004ec7 	.word	0x08004ec7
 8004e18:	08004ec7 	.word	0x08004ec7
 8004e1c:	08004ec7 	.word	0x08004ec7
 8004e20:	08004e93 	.word	0x08004e93
 8004e24:	08004ec7 	.word	0x08004ec7
 8004e28:	08004ec7 	.word	0x08004ec7
 8004e2c:	08004ec7 	.word	0x08004ec7
 8004e30:	08004ec7 	.word	0x08004ec7
 8004e34:	08004ec7 	.word	0x08004ec7
 8004e38:	08004ec7 	.word	0x08004ec7
 8004e3c:	08004ec7 	.word	0x08004ec7
 8004e40:	08004ec7 	.word	0x08004ec7
 8004e44:	08004ec7 	.word	0x08004ec7
 8004e48:	08004ec7 	.word	0x08004ec7
 8004e4c:	08004ec7 	.word	0x08004ec7
 8004e50:	08004ec7 	.word	0x08004ec7
 8004e54:	08004ec7 	.word	0x08004ec7
 8004e58:	08004ec7 	.word	0x08004ec7
 8004e5c:	08004ec7 	.word	0x08004ec7
 8004e60:	08004eb9 	.word	0x08004eb9
 8004e64:	2b40      	cmp	r3, #64	; 0x40
 8004e66:	d02a      	beq.n	8004ebe <UART_SetConfig+0x8aa>
 8004e68:	e02d      	b.n	8004ec6 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8004e6a:	f7fe fe0d 	bl	8003a88 <HAL_RCCEx_GetD3PCLK1Freq>
 8004e6e:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8004e70:	e02f      	b.n	8004ed2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004e72:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004e76:	4618      	mov	r0, r3
 8004e78:	f7fe fe1c 	bl	8003ab4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8004e7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e7e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8004e80:	e027      	b.n	8004ed2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8004e82:	f107 0318 	add.w	r3, r7, #24
 8004e86:	4618      	mov	r0, r3
 8004e88:	f7fe ff68 	bl	8003d5c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8004e8c:	69fb      	ldr	r3, [r7, #28]
 8004e8e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8004e90:	e01f      	b.n	8004ed2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004e92:	4b21      	ldr	r3, [pc, #132]	; (8004f18 <UART_SetConfig+0x904>)
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	f003 0320 	and.w	r3, r3, #32
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d009      	beq.n	8004eb2 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8004e9e:	4b1e      	ldr	r3, [pc, #120]	; (8004f18 <UART_SetConfig+0x904>)
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	08db      	lsrs	r3, r3, #3
 8004ea4:	f003 0303 	and.w	r3, r3, #3
 8004ea8:	4a1d      	ldr	r2, [pc, #116]	; (8004f20 <UART_SetConfig+0x90c>)
 8004eaa:	fa22 f303 	lsr.w	r3, r2, r3
 8004eae:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8004eb0:	e00f      	b.n	8004ed2 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8004eb2:	4b1b      	ldr	r3, [pc, #108]	; (8004f20 <UART_SetConfig+0x90c>)
 8004eb4:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8004eb6:	e00c      	b.n	8004ed2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8004eb8:	4b1a      	ldr	r3, [pc, #104]	; (8004f24 <UART_SetConfig+0x910>)
 8004eba:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8004ebc:	e009      	b.n	8004ed2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004ebe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004ec2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8004ec4:	e005      	b.n	8004ed2 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8004ec6:	2300      	movs	r3, #0
 8004ec8:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 8004eca:	2301      	movs	r3, #1
 8004ecc:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 8004ed0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004ed2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	f000 81ee 	beq.w	80052b6 <UART_SetConfig+0xca2>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8004eda:	697b      	ldr	r3, [r7, #20]
 8004edc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ede:	4a12      	ldr	r2, [pc, #72]	; (8004f28 <UART_SetConfig+0x914>)
 8004ee0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004ee4:	461a      	mov	r2, r3
 8004ee6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004ee8:	fbb3 f3f2 	udiv	r3, r3, r2
 8004eec:	633b      	str	r3, [r7, #48]	; 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004eee:	697b      	ldr	r3, [r7, #20]
 8004ef0:	685a      	ldr	r2, [r3, #4]
 8004ef2:	4613      	mov	r3, r2
 8004ef4:	005b      	lsls	r3, r3, #1
 8004ef6:	4413      	add	r3, r2
 8004ef8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004efa:	429a      	cmp	r2, r3
 8004efc:	d305      	bcc.n	8004f0a <UART_SetConfig+0x8f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8004efe:	697b      	ldr	r3, [r7, #20]
 8004f00:	685b      	ldr	r3, [r3, #4]
 8004f02:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004f04:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004f06:	429a      	cmp	r2, r3
 8004f08:	d910      	bls.n	8004f2c <UART_SetConfig+0x918>
      {
        ret = HAL_ERROR;
 8004f0a:	2301      	movs	r3, #1
 8004f0c:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8004f10:	e1d1      	b.n	80052b6 <UART_SetConfig+0xca2>
 8004f12:	bf00      	nop
 8004f14:	40011c00 	.word	0x40011c00
 8004f18:	58024400 	.word	0x58024400
 8004f1c:	58000c00 	.word	0x58000c00
 8004f20:	03d09000 	.word	0x03d09000
 8004f24:	003d0900 	.word	0x003d0900
 8004f28:	08005c18 	.word	0x08005c18
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004f2c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004f2e:	2200      	movs	r2, #0
 8004f30:	60bb      	str	r3, [r7, #8]
 8004f32:	60fa      	str	r2, [r7, #12]
 8004f34:	697b      	ldr	r3, [r7, #20]
 8004f36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f38:	4ac0      	ldr	r2, [pc, #768]	; (800523c <UART_SetConfig+0xc28>)
 8004f3a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004f3e:	b29b      	uxth	r3, r3
 8004f40:	2200      	movs	r2, #0
 8004f42:	603b      	str	r3, [r7, #0]
 8004f44:	607a      	str	r2, [r7, #4]
 8004f46:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004f4a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004f4e:	f7fb f9cf 	bl	80002f0 <__aeabi_uldivmod>
 8004f52:	4602      	mov	r2, r0
 8004f54:	460b      	mov	r3, r1
 8004f56:	4610      	mov	r0, r2
 8004f58:	4619      	mov	r1, r3
 8004f5a:	f04f 0200 	mov.w	r2, #0
 8004f5e:	f04f 0300 	mov.w	r3, #0
 8004f62:	020b      	lsls	r3, r1, #8
 8004f64:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8004f68:	0202      	lsls	r2, r0, #8
 8004f6a:	6979      	ldr	r1, [r7, #20]
 8004f6c:	6849      	ldr	r1, [r1, #4]
 8004f6e:	0849      	lsrs	r1, r1, #1
 8004f70:	2000      	movs	r0, #0
 8004f72:	460c      	mov	r4, r1
 8004f74:	4605      	mov	r5, r0
 8004f76:	eb12 0804 	adds.w	r8, r2, r4
 8004f7a:	eb43 0905 	adc.w	r9, r3, r5
 8004f7e:	697b      	ldr	r3, [r7, #20]
 8004f80:	685b      	ldr	r3, [r3, #4]
 8004f82:	2200      	movs	r2, #0
 8004f84:	469a      	mov	sl, r3
 8004f86:	4693      	mov	fp, r2
 8004f88:	4652      	mov	r2, sl
 8004f8a:	465b      	mov	r3, fp
 8004f8c:	4640      	mov	r0, r8
 8004f8e:	4649      	mov	r1, r9
 8004f90:	f7fb f9ae 	bl	80002f0 <__aeabi_uldivmod>
 8004f94:	4602      	mov	r2, r0
 8004f96:	460b      	mov	r3, r1
 8004f98:	4613      	mov	r3, r2
 8004f9a:	63bb      	str	r3, [r7, #56]	; 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004f9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004f9e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004fa2:	d308      	bcc.n	8004fb6 <UART_SetConfig+0x9a2>
 8004fa4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004fa6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004faa:	d204      	bcs.n	8004fb6 <UART_SetConfig+0x9a2>
        {
          huart->Instance->BRR = usartdiv;
 8004fac:	697b      	ldr	r3, [r7, #20]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004fb2:	60da      	str	r2, [r3, #12]
 8004fb4:	e17f      	b.n	80052b6 <UART_SetConfig+0xca2>
        }
        else
        {
          ret = HAL_ERROR;
 8004fb6:	2301      	movs	r3, #1
 8004fb8:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8004fbc:	e17b      	b.n	80052b6 <UART_SetConfig+0xca2>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004fbe:	697b      	ldr	r3, [r7, #20]
 8004fc0:	69db      	ldr	r3, [r3, #28]
 8004fc2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004fc6:	f040 80bd 	bne.w	8005144 <UART_SetConfig+0xb30>
  {
    switch (clocksource)
 8004fca:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8004fce:	2b20      	cmp	r3, #32
 8004fd0:	dc48      	bgt.n	8005064 <UART_SetConfig+0xa50>
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	db7b      	blt.n	80050ce <UART_SetConfig+0xaba>
 8004fd6:	2b20      	cmp	r3, #32
 8004fd8:	d879      	bhi.n	80050ce <UART_SetConfig+0xaba>
 8004fda:	a201      	add	r2, pc, #4	; (adr r2, 8004fe0 <UART_SetConfig+0x9cc>)
 8004fdc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004fe0:	0800506b 	.word	0x0800506b
 8004fe4:	08005073 	.word	0x08005073
 8004fe8:	080050cf 	.word	0x080050cf
 8004fec:	080050cf 	.word	0x080050cf
 8004ff0:	0800507b 	.word	0x0800507b
 8004ff4:	080050cf 	.word	0x080050cf
 8004ff8:	080050cf 	.word	0x080050cf
 8004ffc:	080050cf 	.word	0x080050cf
 8005000:	0800508b 	.word	0x0800508b
 8005004:	080050cf 	.word	0x080050cf
 8005008:	080050cf 	.word	0x080050cf
 800500c:	080050cf 	.word	0x080050cf
 8005010:	080050cf 	.word	0x080050cf
 8005014:	080050cf 	.word	0x080050cf
 8005018:	080050cf 	.word	0x080050cf
 800501c:	080050cf 	.word	0x080050cf
 8005020:	0800509b 	.word	0x0800509b
 8005024:	080050cf 	.word	0x080050cf
 8005028:	080050cf 	.word	0x080050cf
 800502c:	080050cf 	.word	0x080050cf
 8005030:	080050cf 	.word	0x080050cf
 8005034:	080050cf 	.word	0x080050cf
 8005038:	080050cf 	.word	0x080050cf
 800503c:	080050cf 	.word	0x080050cf
 8005040:	080050cf 	.word	0x080050cf
 8005044:	080050cf 	.word	0x080050cf
 8005048:	080050cf 	.word	0x080050cf
 800504c:	080050cf 	.word	0x080050cf
 8005050:	080050cf 	.word	0x080050cf
 8005054:	080050cf 	.word	0x080050cf
 8005058:	080050cf 	.word	0x080050cf
 800505c:	080050cf 	.word	0x080050cf
 8005060:	080050c1 	.word	0x080050c1
 8005064:	2b40      	cmp	r3, #64	; 0x40
 8005066:	d02e      	beq.n	80050c6 <UART_SetConfig+0xab2>
 8005068:	e031      	b.n	80050ce <UART_SetConfig+0xaba>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800506a:	f7fd fb23 	bl	80026b4 <HAL_RCC_GetPCLK1Freq>
 800506e:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8005070:	e033      	b.n	80050da <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005072:	f7fd fb35 	bl	80026e0 <HAL_RCC_GetPCLK2Freq>
 8005076:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8005078:	e02f      	b.n	80050da <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800507a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800507e:	4618      	mov	r0, r3
 8005080:	f7fe fd18 	bl	8003ab4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8005084:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005086:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8005088:	e027      	b.n	80050da <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800508a:	f107 0318 	add.w	r3, r7, #24
 800508e:	4618      	mov	r0, r3
 8005090:	f7fe fe64 	bl	8003d5c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8005094:	69fb      	ldr	r3, [r7, #28]
 8005096:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8005098:	e01f      	b.n	80050da <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800509a:	4b69      	ldr	r3, [pc, #420]	; (8005240 <UART_SetConfig+0xc2c>)
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	f003 0320 	and.w	r3, r3, #32
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d009      	beq.n	80050ba <UART_SetConfig+0xaa6>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80050a6:	4b66      	ldr	r3, [pc, #408]	; (8005240 <UART_SetConfig+0xc2c>)
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	08db      	lsrs	r3, r3, #3
 80050ac:	f003 0303 	and.w	r3, r3, #3
 80050b0:	4a64      	ldr	r2, [pc, #400]	; (8005244 <UART_SetConfig+0xc30>)
 80050b2:	fa22 f303 	lsr.w	r3, r2, r3
 80050b6:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80050b8:	e00f      	b.n	80050da <UART_SetConfig+0xac6>
          pclk = (uint32_t) HSI_VALUE;
 80050ba:	4b62      	ldr	r3, [pc, #392]	; (8005244 <UART_SetConfig+0xc30>)
 80050bc:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80050be:	e00c      	b.n	80050da <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80050c0:	4b61      	ldr	r3, [pc, #388]	; (8005248 <UART_SetConfig+0xc34>)
 80050c2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80050c4:	e009      	b.n	80050da <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80050c6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80050ca:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80050cc:	e005      	b.n	80050da <UART_SetConfig+0xac6>
      default:
        pclk = 0U;
 80050ce:	2300      	movs	r3, #0
 80050d0:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 80050d2:	2301      	movs	r3, #1
 80050d4:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 80050d8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80050da:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80050dc:	2b00      	cmp	r3, #0
 80050de:	f000 80ea 	beq.w	80052b6 <UART_SetConfig+0xca2>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80050e2:	697b      	ldr	r3, [r7, #20]
 80050e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050e6:	4a55      	ldr	r2, [pc, #340]	; (800523c <UART_SetConfig+0xc28>)
 80050e8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80050ec:	461a      	mov	r2, r3
 80050ee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80050f0:	fbb3 f3f2 	udiv	r3, r3, r2
 80050f4:	005a      	lsls	r2, r3, #1
 80050f6:	697b      	ldr	r3, [r7, #20]
 80050f8:	685b      	ldr	r3, [r3, #4]
 80050fa:	085b      	lsrs	r3, r3, #1
 80050fc:	441a      	add	r2, r3
 80050fe:	697b      	ldr	r3, [r7, #20]
 8005100:	685b      	ldr	r3, [r3, #4]
 8005102:	fbb2 f3f3 	udiv	r3, r2, r3
 8005106:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005108:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800510a:	2b0f      	cmp	r3, #15
 800510c:	d916      	bls.n	800513c <UART_SetConfig+0xb28>
 800510e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005110:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005114:	d212      	bcs.n	800513c <UART_SetConfig+0xb28>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005116:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005118:	b29b      	uxth	r3, r3
 800511a:	f023 030f 	bic.w	r3, r3, #15
 800511e:	86fb      	strh	r3, [r7, #54]	; 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005120:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005122:	085b      	lsrs	r3, r3, #1
 8005124:	b29b      	uxth	r3, r3
 8005126:	f003 0307 	and.w	r3, r3, #7
 800512a:	b29a      	uxth	r2, r3
 800512c:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800512e:	4313      	orrs	r3, r2
 8005130:	86fb      	strh	r3, [r7, #54]	; 0x36
        huart->Instance->BRR = brrtemp;
 8005132:	697b      	ldr	r3, [r7, #20]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8005138:	60da      	str	r2, [r3, #12]
 800513a:	e0bc      	b.n	80052b6 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 800513c:	2301      	movs	r3, #1
 800513e:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8005142:	e0b8      	b.n	80052b6 <UART_SetConfig+0xca2>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005144:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8005148:	2b20      	cmp	r3, #32
 800514a:	dc4b      	bgt.n	80051e4 <UART_SetConfig+0xbd0>
 800514c:	2b00      	cmp	r3, #0
 800514e:	f2c0 8087 	blt.w	8005260 <UART_SetConfig+0xc4c>
 8005152:	2b20      	cmp	r3, #32
 8005154:	f200 8084 	bhi.w	8005260 <UART_SetConfig+0xc4c>
 8005158:	a201      	add	r2, pc, #4	; (adr r2, 8005160 <UART_SetConfig+0xb4c>)
 800515a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800515e:	bf00      	nop
 8005160:	080051eb 	.word	0x080051eb
 8005164:	080051f3 	.word	0x080051f3
 8005168:	08005261 	.word	0x08005261
 800516c:	08005261 	.word	0x08005261
 8005170:	080051fb 	.word	0x080051fb
 8005174:	08005261 	.word	0x08005261
 8005178:	08005261 	.word	0x08005261
 800517c:	08005261 	.word	0x08005261
 8005180:	0800520b 	.word	0x0800520b
 8005184:	08005261 	.word	0x08005261
 8005188:	08005261 	.word	0x08005261
 800518c:	08005261 	.word	0x08005261
 8005190:	08005261 	.word	0x08005261
 8005194:	08005261 	.word	0x08005261
 8005198:	08005261 	.word	0x08005261
 800519c:	08005261 	.word	0x08005261
 80051a0:	0800521b 	.word	0x0800521b
 80051a4:	08005261 	.word	0x08005261
 80051a8:	08005261 	.word	0x08005261
 80051ac:	08005261 	.word	0x08005261
 80051b0:	08005261 	.word	0x08005261
 80051b4:	08005261 	.word	0x08005261
 80051b8:	08005261 	.word	0x08005261
 80051bc:	08005261 	.word	0x08005261
 80051c0:	08005261 	.word	0x08005261
 80051c4:	08005261 	.word	0x08005261
 80051c8:	08005261 	.word	0x08005261
 80051cc:	08005261 	.word	0x08005261
 80051d0:	08005261 	.word	0x08005261
 80051d4:	08005261 	.word	0x08005261
 80051d8:	08005261 	.word	0x08005261
 80051dc:	08005261 	.word	0x08005261
 80051e0:	08005253 	.word	0x08005253
 80051e4:	2b40      	cmp	r3, #64	; 0x40
 80051e6:	d037      	beq.n	8005258 <UART_SetConfig+0xc44>
 80051e8:	e03a      	b.n	8005260 <UART_SetConfig+0xc4c>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80051ea:	f7fd fa63 	bl	80026b4 <HAL_RCC_GetPCLK1Freq>
 80051ee:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 80051f0:	e03c      	b.n	800526c <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80051f2:	f7fd fa75 	bl	80026e0 <HAL_RCC_GetPCLK2Freq>
 80051f6:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 80051f8:	e038      	b.n	800526c <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80051fa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80051fe:	4618      	mov	r0, r3
 8005200:	f7fe fc58 	bl	8003ab4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8005204:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005206:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8005208:	e030      	b.n	800526c <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800520a:	f107 0318 	add.w	r3, r7, #24
 800520e:	4618      	mov	r0, r3
 8005210:	f7fe fda4 	bl	8003d5c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8005214:	69fb      	ldr	r3, [r7, #28]
 8005216:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8005218:	e028      	b.n	800526c <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800521a:	4b09      	ldr	r3, [pc, #36]	; (8005240 <UART_SetConfig+0xc2c>)
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	f003 0320 	and.w	r3, r3, #32
 8005222:	2b00      	cmp	r3, #0
 8005224:	d012      	beq.n	800524c <UART_SetConfig+0xc38>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8005226:	4b06      	ldr	r3, [pc, #24]	; (8005240 <UART_SetConfig+0xc2c>)
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	08db      	lsrs	r3, r3, #3
 800522c:	f003 0303 	and.w	r3, r3, #3
 8005230:	4a04      	ldr	r2, [pc, #16]	; (8005244 <UART_SetConfig+0xc30>)
 8005232:	fa22 f303 	lsr.w	r3, r2, r3
 8005236:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005238:	e018      	b.n	800526c <UART_SetConfig+0xc58>
 800523a:	bf00      	nop
 800523c:	08005c18 	.word	0x08005c18
 8005240:	58024400 	.word	0x58024400
 8005244:	03d09000 	.word	0x03d09000
 8005248:	003d0900 	.word	0x003d0900
          pclk = (uint32_t) HSI_VALUE;
 800524c:	4b24      	ldr	r3, [pc, #144]	; (80052e0 <UART_SetConfig+0xccc>)
 800524e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8005250:	e00c      	b.n	800526c <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8005252:	4b24      	ldr	r3, [pc, #144]	; (80052e4 <UART_SetConfig+0xcd0>)
 8005254:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8005256:	e009      	b.n	800526c <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005258:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800525c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800525e:	e005      	b.n	800526c <UART_SetConfig+0xc58>
      default:
        pclk = 0U;
 8005260:	2300      	movs	r3, #0
 8005262:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 8005264:	2301      	movs	r3, #1
 8005266:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 800526a:	bf00      	nop
    }

    if (pclk != 0U)
 800526c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800526e:	2b00      	cmp	r3, #0
 8005270:	d021      	beq.n	80052b6 <UART_SetConfig+0xca2>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005272:	697b      	ldr	r3, [r7, #20]
 8005274:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005276:	4a1c      	ldr	r2, [pc, #112]	; (80052e8 <UART_SetConfig+0xcd4>)
 8005278:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800527c:	461a      	mov	r2, r3
 800527e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005280:	fbb3 f2f2 	udiv	r2, r3, r2
 8005284:	697b      	ldr	r3, [r7, #20]
 8005286:	685b      	ldr	r3, [r3, #4]
 8005288:	085b      	lsrs	r3, r3, #1
 800528a:	441a      	add	r2, r3
 800528c:	697b      	ldr	r3, [r7, #20]
 800528e:	685b      	ldr	r3, [r3, #4]
 8005290:	fbb2 f3f3 	udiv	r3, r2, r3
 8005294:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005296:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005298:	2b0f      	cmp	r3, #15
 800529a:	d909      	bls.n	80052b0 <UART_SetConfig+0xc9c>
 800529c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800529e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80052a2:	d205      	bcs.n	80052b0 <UART_SetConfig+0xc9c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80052a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80052a6:	b29a      	uxth	r2, r3
 80052a8:	697b      	ldr	r3, [r7, #20]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	60da      	str	r2, [r3, #12]
 80052ae:	e002      	b.n	80052b6 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 80052b0:	2301      	movs	r3, #1
 80052b2:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80052b6:	697b      	ldr	r3, [r7, #20]
 80052b8:	2201      	movs	r2, #1
 80052ba:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 80052be:	697b      	ldr	r3, [r7, #20]
 80052c0:	2201      	movs	r2, #1
 80052c2:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80052c6:	697b      	ldr	r3, [r7, #20]
 80052c8:	2200      	movs	r2, #0
 80052ca:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 80052cc:	697b      	ldr	r3, [r7, #20]
 80052ce:	2200      	movs	r2, #0
 80052d0:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 80052d2:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
}
 80052d6:	4618      	mov	r0, r3
 80052d8:	3748      	adds	r7, #72	; 0x48
 80052da:	46bd      	mov	sp, r7
 80052dc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80052e0:	03d09000 	.word	0x03d09000
 80052e4:	003d0900 	.word	0x003d0900
 80052e8:	08005c18 	.word	0x08005c18

080052ec <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80052ec:	b480      	push	{r7}
 80052ee:	b083      	sub	sp, #12
 80052f0:	af00      	add	r7, sp, #0
 80052f2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80052f8:	f003 0301 	and.w	r3, r3, #1
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d00a      	beq.n	8005316 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	685b      	ldr	r3, [r3, #4]
 8005306:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	430a      	orrs	r2, r1
 8005314:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800531a:	f003 0302 	and.w	r3, r3, #2
 800531e:	2b00      	cmp	r3, #0
 8005320:	d00a      	beq.n	8005338 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	685b      	ldr	r3, [r3, #4]
 8005328:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	430a      	orrs	r2, r1
 8005336:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800533c:	f003 0304 	and.w	r3, r3, #4
 8005340:	2b00      	cmp	r3, #0
 8005342:	d00a      	beq.n	800535a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	685b      	ldr	r3, [r3, #4]
 800534a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	430a      	orrs	r2, r1
 8005358:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800535e:	f003 0308 	and.w	r3, r3, #8
 8005362:	2b00      	cmp	r3, #0
 8005364:	d00a      	beq.n	800537c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	685b      	ldr	r3, [r3, #4]
 800536c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	430a      	orrs	r2, r1
 800537a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005380:	f003 0310 	and.w	r3, r3, #16
 8005384:	2b00      	cmp	r3, #0
 8005386:	d00a      	beq.n	800539e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	689b      	ldr	r3, [r3, #8]
 800538e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	430a      	orrs	r2, r1
 800539c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80053a2:	f003 0320 	and.w	r3, r3, #32
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d00a      	beq.n	80053c0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	689b      	ldr	r3, [r3, #8]
 80053b0:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	430a      	orrs	r2, r1
 80053be:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80053c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d01a      	beq.n	8005402 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	685b      	ldr	r3, [r3, #4]
 80053d2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	430a      	orrs	r2, r1
 80053e0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80053e6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80053ea:	d10a      	bne.n	8005402 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	685b      	ldr	r3, [r3, #4]
 80053f2:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	430a      	orrs	r2, r1
 8005400:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005406:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800540a:	2b00      	cmp	r3, #0
 800540c:	d00a      	beq.n	8005424 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	685b      	ldr	r3, [r3, #4]
 8005414:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	430a      	orrs	r2, r1
 8005422:	605a      	str	r2, [r3, #4]
  }
}
 8005424:	bf00      	nop
 8005426:	370c      	adds	r7, #12
 8005428:	46bd      	mov	sp, r7
 800542a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800542e:	4770      	bx	lr

08005430 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005430:	b580      	push	{r7, lr}
 8005432:	b098      	sub	sp, #96	; 0x60
 8005434:	af02      	add	r7, sp, #8
 8005436:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	2200      	movs	r2, #0
 800543c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005440:	f7fb fe88 	bl	8001154 <HAL_GetTick>
 8005444:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	f003 0308 	and.w	r3, r3, #8
 8005450:	2b08      	cmp	r3, #8
 8005452:	d12f      	bne.n	80054b4 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005454:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005458:	9300      	str	r3, [sp, #0]
 800545a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800545c:	2200      	movs	r2, #0
 800545e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8005462:	6878      	ldr	r0, [r7, #4]
 8005464:	f000 f88e 	bl	8005584 <UART_WaitOnFlagUntilTimeout>
 8005468:	4603      	mov	r3, r0
 800546a:	2b00      	cmp	r3, #0
 800546c:	d022      	beq.n	80054b4 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005474:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005476:	e853 3f00 	ldrex	r3, [r3]
 800547a:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800547c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800547e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005482:	653b      	str	r3, [r7, #80]	; 0x50
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	461a      	mov	r2, r3
 800548a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800548c:	647b      	str	r3, [r7, #68]	; 0x44
 800548e:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005490:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005492:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005494:	e841 2300 	strex	r3, r2, [r1]
 8005498:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800549a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800549c:	2b00      	cmp	r3, #0
 800549e:	d1e6      	bne.n	800546e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	2220      	movs	r2, #32
 80054a4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	2200      	movs	r2, #0
 80054ac:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80054b0:	2303      	movs	r3, #3
 80054b2:	e063      	b.n	800557c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	f003 0304 	and.w	r3, r3, #4
 80054be:	2b04      	cmp	r3, #4
 80054c0:	d149      	bne.n	8005556 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80054c2:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80054c6:	9300      	str	r3, [sp, #0]
 80054c8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80054ca:	2200      	movs	r2, #0
 80054cc:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80054d0:	6878      	ldr	r0, [r7, #4]
 80054d2:	f000 f857 	bl	8005584 <UART_WaitOnFlagUntilTimeout>
 80054d6:	4603      	mov	r3, r0
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d03c      	beq.n	8005556 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054e4:	e853 3f00 	ldrex	r3, [r3]
 80054e8:	623b      	str	r3, [r7, #32]
   return(result);
 80054ea:	6a3b      	ldr	r3, [r7, #32]
 80054ec:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80054f0:	64fb      	str	r3, [r7, #76]	; 0x4c
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	461a      	mov	r2, r3
 80054f8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80054fa:	633b      	str	r3, [r7, #48]	; 0x30
 80054fc:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054fe:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005500:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005502:	e841 2300 	strex	r3, r2, [r1]
 8005506:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005508:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800550a:	2b00      	cmp	r3, #0
 800550c:	d1e6      	bne.n	80054dc <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	3308      	adds	r3, #8
 8005514:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005516:	693b      	ldr	r3, [r7, #16]
 8005518:	e853 3f00 	ldrex	r3, [r3]
 800551c:	60fb      	str	r3, [r7, #12]
   return(result);
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	f023 0301 	bic.w	r3, r3, #1
 8005524:	64bb      	str	r3, [r7, #72]	; 0x48
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	3308      	adds	r3, #8
 800552c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800552e:	61fa      	str	r2, [r7, #28]
 8005530:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005532:	69b9      	ldr	r1, [r7, #24]
 8005534:	69fa      	ldr	r2, [r7, #28]
 8005536:	e841 2300 	strex	r3, r2, [r1]
 800553a:	617b      	str	r3, [r7, #20]
   return(result);
 800553c:	697b      	ldr	r3, [r7, #20]
 800553e:	2b00      	cmp	r3, #0
 8005540:	d1e5      	bne.n	800550e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	2220      	movs	r2, #32
 8005546:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	2200      	movs	r2, #0
 800554e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005552:	2303      	movs	r3, #3
 8005554:	e012      	b.n	800557c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	2220      	movs	r2, #32
 800555a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	2220      	movs	r2, #32
 8005562:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	2200      	movs	r2, #0
 800556a:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	2200      	movs	r2, #0
 8005570:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	2200      	movs	r2, #0
 8005576:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800557a:	2300      	movs	r3, #0
}
 800557c:	4618      	mov	r0, r3
 800557e:	3758      	adds	r7, #88	; 0x58
 8005580:	46bd      	mov	sp, r7
 8005582:	bd80      	pop	{r7, pc}

08005584 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005584:	b580      	push	{r7, lr}
 8005586:	b084      	sub	sp, #16
 8005588:	af00      	add	r7, sp, #0
 800558a:	60f8      	str	r0, [r7, #12]
 800558c:	60b9      	str	r1, [r7, #8]
 800558e:	603b      	str	r3, [r7, #0]
 8005590:	4613      	mov	r3, r2
 8005592:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005594:	e049      	b.n	800562a <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005596:	69bb      	ldr	r3, [r7, #24]
 8005598:	f1b3 3fff 	cmp.w	r3, #4294967295
 800559c:	d045      	beq.n	800562a <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800559e:	f7fb fdd9 	bl	8001154 <HAL_GetTick>
 80055a2:	4602      	mov	r2, r0
 80055a4:	683b      	ldr	r3, [r7, #0]
 80055a6:	1ad3      	subs	r3, r2, r3
 80055a8:	69ba      	ldr	r2, [r7, #24]
 80055aa:	429a      	cmp	r2, r3
 80055ac:	d302      	bcc.n	80055b4 <UART_WaitOnFlagUntilTimeout+0x30>
 80055ae:	69bb      	ldr	r3, [r7, #24]
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d101      	bne.n	80055b8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80055b4:	2303      	movs	r3, #3
 80055b6:	e048      	b.n	800564a <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	f003 0304 	and.w	r3, r3, #4
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d031      	beq.n	800562a <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	69db      	ldr	r3, [r3, #28]
 80055cc:	f003 0308 	and.w	r3, r3, #8
 80055d0:	2b08      	cmp	r3, #8
 80055d2:	d110      	bne.n	80055f6 <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	2208      	movs	r2, #8
 80055da:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 80055dc:	68f8      	ldr	r0, [r7, #12]
 80055de:	f000 f839 	bl	8005654 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	2208      	movs	r2, #8
 80055e6:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	2200      	movs	r2, #0
 80055ee:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

           return HAL_ERROR;
 80055f2:	2301      	movs	r3, #1
 80055f4:	e029      	b.n	800564a <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	69db      	ldr	r3, [r3, #28]
 80055fc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005600:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005604:	d111      	bne.n	800562a <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800560e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005610:	68f8      	ldr	r0, [r7, #12]
 8005612:	f000 f81f 	bl	8005654 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	2220      	movs	r2, #32
 800561a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	2200      	movs	r2, #0
 8005622:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 8005626:	2303      	movs	r3, #3
 8005628:	e00f      	b.n	800564a <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	69da      	ldr	r2, [r3, #28]
 8005630:	68bb      	ldr	r3, [r7, #8]
 8005632:	4013      	ands	r3, r2
 8005634:	68ba      	ldr	r2, [r7, #8]
 8005636:	429a      	cmp	r2, r3
 8005638:	bf0c      	ite	eq
 800563a:	2301      	moveq	r3, #1
 800563c:	2300      	movne	r3, #0
 800563e:	b2db      	uxtb	r3, r3
 8005640:	461a      	mov	r2, r3
 8005642:	79fb      	ldrb	r3, [r7, #7]
 8005644:	429a      	cmp	r2, r3
 8005646:	d0a6      	beq.n	8005596 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005648:	2300      	movs	r3, #0
}
 800564a:	4618      	mov	r0, r3
 800564c:	3710      	adds	r7, #16
 800564e:	46bd      	mov	sp, r7
 8005650:	bd80      	pop	{r7, pc}
	...

08005654 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005654:	b480      	push	{r7}
 8005656:	b095      	sub	sp, #84	; 0x54
 8005658:	af00      	add	r7, sp, #0
 800565a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005662:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005664:	e853 3f00 	ldrex	r3, [r3]
 8005668:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800566a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800566c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005670:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	461a      	mov	r2, r3
 8005678:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800567a:	643b      	str	r3, [r7, #64]	; 0x40
 800567c:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800567e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005680:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005682:	e841 2300 	strex	r3, r2, [r1]
 8005686:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005688:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800568a:	2b00      	cmp	r3, #0
 800568c:	d1e6      	bne.n	800565c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	3308      	adds	r3, #8
 8005694:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005696:	6a3b      	ldr	r3, [r7, #32]
 8005698:	e853 3f00 	ldrex	r3, [r3]
 800569c:	61fb      	str	r3, [r7, #28]
   return(result);
 800569e:	69fa      	ldr	r2, [r7, #28]
 80056a0:	4b1e      	ldr	r3, [pc, #120]	; (800571c <UART_EndRxTransfer+0xc8>)
 80056a2:	4013      	ands	r3, r2
 80056a4:	64bb      	str	r3, [r7, #72]	; 0x48
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	3308      	adds	r3, #8
 80056ac:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80056ae:	62fa      	str	r2, [r7, #44]	; 0x2c
 80056b0:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056b2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80056b4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80056b6:	e841 2300 	strex	r3, r2, [r1]
 80056ba:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80056bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d1e5      	bne.n	800568e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80056c6:	2b01      	cmp	r3, #1
 80056c8:	d118      	bne.n	80056fc <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	e853 3f00 	ldrex	r3, [r3]
 80056d6:	60bb      	str	r3, [r7, #8]
   return(result);
 80056d8:	68bb      	ldr	r3, [r7, #8]
 80056da:	f023 0310 	bic.w	r3, r3, #16
 80056de:	647b      	str	r3, [r7, #68]	; 0x44
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	461a      	mov	r2, r3
 80056e6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80056e8:	61bb      	str	r3, [r7, #24]
 80056ea:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056ec:	6979      	ldr	r1, [r7, #20]
 80056ee:	69ba      	ldr	r2, [r7, #24]
 80056f0:	e841 2300 	strex	r3, r2, [r1]
 80056f4:	613b      	str	r3, [r7, #16]
   return(result);
 80056f6:	693b      	ldr	r3, [r7, #16]
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d1e6      	bne.n	80056ca <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	2220      	movs	r2, #32
 8005700:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	2200      	movs	r2, #0
 8005708:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	2200      	movs	r2, #0
 800570e:	675a      	str	r2, [r3, #116]	; 0x74
}
 8005710:	bf00      	nop
 8005712:	3754      	adds	r7, #84	; 0x54
 8005714:	46bd      	mov	sp, r7
 8005716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800571a:	4770      	bx	lr
 800571c:	effffffe 	.word	0xeffffffe

08005720 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8005720:	b480      	push	{r7}
 8005722:	b085      	sub	sp, #20
 8005724:	af00      	add	r7, sp, #0
 8005726:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800572e:	2b01      	cmp	r3, #1
 8005730:	d101      	bne.n	8005736 <HAL_UARTEx_DisableFifoMode+0x16>
 8005732:	2302      	movs	r3, #2
 8005734:	e027      	b.n	8005786 <HAL_UARTEx_DisableFifoMode+0x66>
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	2201      	movs	r2, #1
 800573a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	2224      	movs	r2, #36	; 0x24
 8005742:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	681a      	ldr	r2, [r3, #0]
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	f022 0201 	bic.w	r2, r2, #1
 800575c:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8005764:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	2200      	movs	r2, #0
 800576a:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	68fa      	ldr	r2, [r7, #12]
 8005772:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	2220      	movs	r2, #32
 8005778:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	2200      	movs	r2, #0
 8005780:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8005784:	2300      	movs	r3, #0
}
 8005786:	4618      	mov	r0, r3
 8005788:	3714      	adds	r7, #20
 800578a:	46bd      	mov	sp, r7
 800578c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005790:	4770      	bx	lr

08005792 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005792:	b580      	push	{r7, lr}
 8005794:	b084      	sub	sp, #16
 8005796:	af00      	add	r7, sp, #0
 8005798:	6078      	str	r0, [r7, #4]
 800579a:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80057a2:	2b01      	cmp	r3, #1
 80057a4:	d101      	bne.n	80057aa <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80057a6:	2302      	movs	r3, #2
 80057a8:	e02d      	b.n	8005806 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	2201      	movs	r2, #1
 80057ae:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	2224      	movs	r2, #36	; 0x24
 80057b6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	681a      	ldr	r2, [r3, #0]
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	f022 0201 	bic.w	r2, r2, #1
 80057d0:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	689b      	ldr	r3, [r3, #8]
 80057d8:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	683a      	ldr	r2, [r7, #0]
 80057e2:	430a      	orrs	r2, r1
 80057e4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80057e6:	6878      	ldr	r0, [r7, #4]
 80057e8:	f000 f850 	bl	800588c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	68fa      	ldr	r2, [r7, #12]
 80057f2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	2220      	movs	r2, #32
 80057f8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	2200      	movs	r2, #0
 8005800:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8005804:	2300      	movs	r3, #0
}
 8005806:	4618      	mov	r0, r3
 8005808:	3710      	adds	r7, #16
 800580a:	46bd      	mov	sp, r7
 800580c:	bd80      	pop	{r7, pc}

0800580e <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800580e:	b580      	push	{r7, lr}
 8005810:	b084      	sub	sp, #16
 8005812:	af00      	add	r7, sp, #0
 8005814:	6078      	str	r0, [r7, #4]
 8005816:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800581e:	2b01      	cmp	r3, #1
 8005820:	d101      	bne.n	8005826 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8005822:	2302      	movs	r3, #2
 8005824:	e02d      	b.n	8005882 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	2201      	movs	r2, #1
 800582a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	2224      	movs	r2, #36	; 0x24
 8005832:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	681a      	ldr	r2, [r3, #0]
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	f022 0201 	bic.w	r2, r2, #1
 800584c:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	689b      	ldr	r3, [r3, #8]
 8005854:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	683a      	ldr	r2, [r7, #0]
 800585e:	430a      	orrs	r2, r1
 8005860:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005862:	6878      	ldr	r0, [r7, #4]
 8005864:	f000 f812 	bl	800588c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	68fa      	ldr	r2, [r7, #12]
 800586e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	2220      	movs	r2, #32
 8005874:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	2200      	movs	r2, #0
 800587c:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8005880:	2300      	movs	r3, #0
}
 8005882:	4618      	mov	r0, r3
 8005884:	3710      	adds	r7, #16
 8005886:	46bd      	mov	sp, r7
 8005888:	bd80      	pop	{r7, pc}
	...

0800588c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800588c:	b480      	push	{r7}
 800588e:	b085      	sub	sp, #20
 8005890:	af00      	add	r7, sp, #0
 8005892:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005898:	2b00      	cmp	r3, #0
 800589a:	d108      	bne.n	80058ae <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	2201      	movs	r2, #1
 80058a0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	2201      	movs	r2, #1
 80058a8:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80058ac:	e031      	b.n	8005912 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80058ae:	2310      	movs	r3, #16
 80058b0:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80058b2:	2310      	movs	r3, #16
 80058b4:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	689b      	ldr	r3, [r3, #8]
 80058bc:	0e5b      	lsrs	r3, r3, #25
 80058be:	b2db      	uxtb	r3, r3
 80058c0:	f003 0307 	and.w	r3, r3, #7
 80058c4:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	689b      	ldr	r3, [r3, #8]
 80058cc:	0f5b      	lsrs	r3, r3, #29
 80058ce:	b2db      	uxtb	r3, r3
 80058d0:	f003 0307 	and.w	r3, r3, #7
 80058d4:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80058d6:	7bbb      	ldrb	r3, [r7, #14]
 80058d8:	7b3a      	ldrb	r2, [r7, #12]
 80058da:	4911      	ldr	r1, [pc, #68]	; (8005920 <UARTEx_SetNbDataToProcess+0x94>)
 80058dc:	5c8a      	ldrb	r2, [r1, r2]
 80058de:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80058e2:	7b3a      	ldrb	r2, [r7, #12]
 80058e4:	490f      	ldr	r1, [pc, #60]	; (8005924 <UARTEx_SetNbDataToProcess+0x98>)
 80058e6:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80058e8:	fb93 f3f2 	sdiv	r3, r3, r2
 80058ec:	b29a      	uxth	r2, r3
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80058f4:	7bfb      	ldrb	r3, [r7, #15]
 80058f6:	7b7a      	ldrb	r2, [r7, #13]
 80058f8:	4909      	ldr	r1, [pc, #36]	; (8005920 <UARTEx_SetNbDataToProcess+0x94>)
 80058fa:	5c8a      	ldrb	r2, [r1, r2]
 80058fc:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8005900:	7b7a      	ldrb	r2, [r7, #13]
 8005902:	4908      	ldr	r1, [pc, #32]	; (8005924 <UARTEx_SetNbDataToProcess+0x98>)
 8005904:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005906:	fb93 f3f2 	sdiv	r3, r3, r2
 800590a:	b29a      	uxth	r2, r3
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8005912:	bf00      	nop
 8005914:	3714      	adds	r7, #20
 8005916:	46bd      	mov	sp, r7
 8005918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800591c:	4770      	bx	lr
 800591e:	bf00      	nop
 8005920:	08005c30 	.word	0x08005c30
 8005924:	08005c38 	.word	0x08005c38

08005928 <memset>:
 8005928:	4402      	add	r2, r0
 800592a:	4603      	mov	r3, r0
 800592c:	4293      	cmp	r3, r2
 800592e:	d100      	bne.n	8005932 <memset+0xa>
 8005930:	4770      	bx	lr
 8005932:	f803 1b01 	strb.w	r1, [r3], #1
 8005936:	e7f9      	b.n	800592c <memset+0x4>

08005938 <__libc_init_array>:
 8005938:	b570      	push	{r4, r5, r6, lr}
 800593a:	4d0d      	ldr	r5, [pc, #52]	; (8005970 <__libc_init_array+0x38>)
 800593c:	4c0d      	ldr	r4, [pc, #52]	; (8005974 <__libc_init_array+0x3c>)
 800593e:	1b64      	subs	r4, r4, r5
 8005940:	10a4      	asrs	r4, r4, #2
 8005942:	2600      	movs	r6, #0
 8005944:	42a6      	cmp	r6, r4
 8005946:	d109      	bne.n	800595c <__libc_init_array+0x24>
 8005948:	4d0b      	ldr	r5, [pc, #44]	; (8005978 <__libc_init_array+0x40>)
 800594a:	4c0c      	ldr	r4, [pc, #48]	; (800597c <__libc_init_array+0x44>)
 800594c:	f000 f826 	bl	800599c <_init>
 8005950:	1b64      	subs	r4, r4, r5
 8005952:	10a4      	asrs	r4, r4, #2
 8005954:	2600      	movs	r6, #0
 8005956:	42a6      	cmp	r6, r4
 8005958:	d105      	bne.n	8005966 <__libc_init_array+0x2e>
 800595a:	bd70      	pop	{r4, r5, r6, pc}
 800595c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005960:	4798      	blx	r3
 8005962:	3601      	adds	r6, #1
 8005964:	e7ee      	b.n	8005944 <__libc_init_array+0xc>
 8005966:	f855 3b04 	ldr.w	r3, [r5], #4
 800596a:	4798      	blx	r3
 800596c:	3601      	adds	r6, #1
 800596e:	e7f2      	b.n	8005956 <__libc_init_array+0x1e>
 8005970:	08005c48 	.word	0x08005c48
 8005974:	08005c48 	.word	0x08005c48
 8005978:	08005c48 	.word	0x08005c48
 800597c:	08005c4c 	.word	0x08005c4c

08005980 <memcpy>:
 8005980:	440a      	add	r2, r1
 8005982:	4291      	cmp	r1, r2
 8005984:	f100 33ff 	add.w	r3, r0, #4294967295
 8005988:	d100      	bne.n	800598c <memcpy+0xc>
 800598a:	4770      	bx	lr
 800598c:	b510      	push	{r4, lr}
 800598e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005992:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005996:	4291      	cmp	r1, r2
 8005998:	d1f9      	bne.n	800598e <memcpy+0xe>
 800599a:	bd10      	pop	{r4, pc}

0800599c <_init>:
 800599c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800599e:	bf00      	nop
 80059a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80059a2:	bc08      	pop	{r3}
 80059a4:	469e      	mov	lr, r3
 80059a6:	4770      	bx	lr

080059a8 <_fini>:
 80059a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80059aa:	bf00      	nop
 80059ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80059ae:	bc08      	pop	{r3}
 80059b0:	469e      	mov	lr, r3
 80059b2:	4770      	bx	lr
