GowinSynthesis start
Running parser ...
Analyzing VHDL file '/home/sonny/Documents/GitHub/FPGA/Tang Nano 20k/UART/UART/src/UART_RX.vhd'
Analyzing entity 'uart_rx'("/home/sonny/Documents/GitHub/FPGA/Tang Nano 20k/UART/UART/src/UART_RX.vhd":18)
Analyzing architecture 'rtl'("/home/sonny/Documents/GitHub/FPGA/Tang Nano 20k/UART/UART/src/UART_RX.vhd":31)
Analyzing VHDL file '/home/sonny/Documents/GitHub/FPGA/Tang Nano 20k/UART/UART/src/UART_TX.vhd'
Analyzing entity 'uart_tx'("/home/sonny/Documents/GitHub/FPGA/Tang Nano 20k/UART/UART/src/UART_TX.vhd":18)
Analyzing architecture 'rtl'("/home/sonny/Documents/GitHub/FPGA/Tang Nano 20k/UART/UART/src/UART_TX.vhd":33)
Processing 'UART_TX(RTL)'("/home/sonny/Documents/GitHub/FPGA/Tang Nano 20k/UART/UART/src/UART_TX.vhd":18)
'others' clause is never selected("/home/sonny/Documents/GitHub/FPGA/Tang Nano 20k/UART/UART/src/UART_TX.vhd":122)
NOTE  (EX0101) : Current top module is "UART_TX"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "/home/sonny/Documents/GitHub/FPGA/Tang Nano 20k/UART/UART/impl/gwsynthesis/UART.vg" completed
[100%] Generate report file "/home/sonny/Documents/GitHub/FPGA/Tang Nano 20k/UART/UART/impl/gwsynthesis/UART_syn.rpt.html" completed
GowinSynthesis finish
