module top_module (
    input clk,
    input areset,   // active high asynchronous reset
    input [7:0] d,
    output reg [7:0] q
);
    always @(posedge clk or posedge areset) begin
        if (areset) begin
            q <= {8{1'b0}};
        end else begin
            q <= d;
        end
    end

endmodule
