// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module master_fix_dense1_fix_Pipeline_Dense1_Loop214 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_0_address0,
        m_0_ce0,
        m_0_q0,
        m_0_address1,
        m_0_ce1,
        m_0_q1,
        num_V_864_out,
        num_V_864_out_ap_vld,
        grp_fu_1868_p_din0,
        grp_fu_1868_p_din1,
        grp_fu_1868_p_dout0,
        grp_fu_1868_p_ce,
        grp_fu_1872_p_din0,
        grp_fu_1872_p_din1,
        grp_fu_1872_p_dout0,
        grp_fu_1872_p_ce,
        grp_fu_1876_p_din0,
        grp_fu_1876_p_din1,
        grp_fu_1876_p_dout0,
        grp_fu_1876_p_ce,
        grp_fu_1896_p_din0,
        grp_fu_1896_p_din1,
        grp_fu_1896_p_dout0,
        grp_fu_1896_p_ce,
        grp_fu_1904_p_din0,
        grp_fu_1904_p_din1,
        grp_fu_1904_p_dout0,
        grp_fu_1904_p_ce,
        grp_fu_1880_p_din0,
        grp_fu_1880_p_din1,
        grp_fu_1880_p_dout0,
        grp_fu_1880_p_ce,
        grp_fu_1892_p_din0,
        grp_fu_1892_p_din1,
        grp_fu_1892_p_dout0,
        grp_fu_1892_p_ce,
        grp_fu_1884_p_din0,
        grp_fu_1884_p_din1,
        grp_fu_1884_p_dout0,
        grp_fu_1884_p_ce,
        grp_fu_1900_p_din0,
        grp_fu_1900_p_din1,
        grp_fu_1900_p_dout0,
        grp_fu_1900_p_ce,
        grp_fu_1908_p_din0,
        grp_fu_1908_p_din1,
        grp_fu_1908_p_dout0,
        grp_fu_1908_p_ce,
        grp_fu_1912_p_din0,
        grp_fu_1912_p_din1,
        grp_fu_1912_p_dout0,
        grp_fu_1912_p_ce,
        grp_fu_1888_p_din0,
        grp_fu_1888_p_din1,
        grp_fu_1888_p_dout0,
        grp_fu_1888_p_ce,
        grp_fu_1916_p_din0,
        grp_fu_1916_p_din1,
        grp_fu_1916_p_dout0,
        grp_fu_1916_p_ce,
        grp_fu_1972_p_din0,
        grp_fu_1972_p_din1,
        grp_fu_1972_p_dout0,
        grp_fu_1972_p_ce,
        grp_fu_1920_p_din0,
        grp_fu_1920_p_din1,
        grp_fu_1920_p_dout0,
        grp_fu_1920_p_ce,
        grp_fu_1980_p_din0,
        grp_fu_1980_p_din1,
        grp_fu_1980_p_dout0,
        grp_fu_1980_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 15'd1;
parameter    ap_ST_fsm_pp0_stage1 = 15'd2;
parameter    ap_ST_fsm_pp0_stage2 = 15'd4;
parameter    ap_ST_fsm_pp0_stage3 = 15'd8;
parameter    ap_ST_fsm_pp0_stage4 = 15'd16;
parameter    ap_ST_fsm_pp0_stage5 = 15'd32;
parameter    ap_ST_fsm_pp0_stage6 = 15'd64;
parameter    ap_ST_fsm_pp0_stage7 = 15'd128;
parameter    ap_ST_fsm_pp0_stage8 = 15'd256;
parameter    ap_ST_fsm_pp0_stage9 = 15'd512;
parameter    ap_ST_fsm_pp0_stage10 = 15'd1024;
parameter    ap_ST_fsm_pp0_stage11 = 15'd2048;
parameter    ap_ST_fsm_pp0_stage12 = 15'd4096;
parameter    ap_ST_fsm_pp0_stage13 = 15'd8192;
parameter    ap_ST_fsm_pp0_stage14 = 15'd16384;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [7:0] m_0_address0;
output   m_0_ce0;
input  [34:0] m_0_q0;
output  [7:0] m_0_address1;
output   m_0_ce1;
input  [34:0] m_0_q1;
output  [35:0] num_V_864_out;
output   num_V_864_out_ap_vld;
output  [19:0] grp_fu_1868_p_din0;
output  [34:0] grp_fu_1868_p_din1;
input  [53:0] grp_fu_1868_p_dout0;
output   grp_fu_1868_p_ce;
output  [17:0] grp_fu_1872_p_din0;
output  [34:0] grp_fu_1872_p_din1;
input  [52:0] grp_fu_1872_p_dout0;
output   grp_fu_1872_p_ce;
output  [18:0] grp_fu_1876_p_din0;
output  [34:0] grp_fu_1876_p_din1;
input  [53:0] grp_fu_1876_p_dout0;
output   grp_fu_1876_p_ce;
output  [19:0] grp_fu_1896_p_din0;
output  [34:0] grp_fu_1896_p_din1;
input  [54:0] grp_fu_1896_p_dout0;
output   grp_fu_1896_p_ce;
output  [19:0] grp_fu_1904_p_din0;
output  [34:0] grp_fu_1904_p_din1;
input  [54:0] grp_fu_1904_p_dout0;
output   grp_fu_1904_p_ce;
output  [18:0] grp_fu_1880_p_din0;
output  [34:0] grp_fu_1880_p_din1;
input  [53:0] grp_fu_1880_p_dout0;
output   grp_fu_1880_p_ce;
output  [17:0] grp_fu_1892_p_din0;
output  [34:0] grp_fu_1892_p_din1;
input  [52:0] grp_fu_1892_p_dout0;
output   grp_fu_1892_p_ce;
output  [18:0] grp_fu_1884_p_din0;
output  [34:0] grp_fu_1884_p_din1;
input  [53:0] grp_fu_1884_p_dout0;
output   grp_fu_1884_p_ce;
output  [17:0] grp_fu_1900_p_din0;
output  [34:0] grp_fu_1900_p_din1;
input  [52:0] grp_fu_1900_p_dout0;
output   grp_fu_1900_p_ce;
output  [17:0] grp_fu_1908_p_din0;
output  [34:0] grp_fu_1908_p_din1;
input  [52:0] grp_fu_1908_p_dout0;
output   grp_fu_1908_p_ce;
output  [19:0] grp_fu_1912_p_din0;
output  [34:0] grp_fu_1912_p_din1;
input  [54:0] grp_fu_1912_p_dout0;
output   grp_fu_1912_p_ce;
output  [18:0] grp_fu_1888_p_din0;
output  [34:0] grp_fu_1888_p_din1;
input  [53:0] grp_fu_1888_p_dout0;
output   grp_fu_1888_p_ce;
output  [18:0] grp_fu_1916_p_din0;
output  [34:0] grp_fu_1916_p_din1;
input  [53:0] grp_fu_1916_p_dout0;
output   grp_fu_1916_p_ce;
output  [18:0] grp_fu_1972_p_din0;
output  [34:0] grp_fu_1972_p_din1;
input  [53:0] grp_fu_1972_p_dout0;
output   grp_fu_1972_p_ce;
output  [18:0] grp_fu_1920_p_din0;
output  [34:0] grp_fu_1920_p_din1;
input  [52:0] grp_fu_1920_p_dout0;
output   grp_fu_1920_p_ce;
output  [19:0] grp_fu_1980_p_din0;
output  [34:0] grp_fu_1980_p_din1;
input  [54:0] grp_fu_1980_p_dout0;
output   grp_fu_1980_p_ce;

reg ap_idle;
reg[7:0] m_0_address0;
reg m_0_ce0;
reg[7:0] m_0_address1;
reg m_0_ce1;
reg num_V_864_out_ap_vld;

(* fsm_encoding = "none" *) reg   [14:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state5_pp0_stage4_iter0;
wire    ap_block_state20_pp0_stage4_iter1;
wire    ap_block_pp0_stage4_subdone;
reg   [0:0] icmp_ln285_reg_2125;
reg    ap_condition_exit_pp0_iter0_stage4;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_CS_fsm_pp0_stage14;
wire    ap_block_state15_pp0_stage14_iter0;
wire    ap_block_pp0_stage14_subdone;
wire   [3:0] firstDense_f_V_10_0_address0;
reg    firstDense_f_V_10_0_ce0;
wire   [18:0] firstDense_f_V_10_0_q0;
wire   [3:0] firstDense_f_V_10_1_address0;
reg    firstDense_f_V_10_1_ce0;
wire   [17:0] firstDense_f_V_10_1_q0;
wire   [3:0] firstDense_f_V_10_2_address0;
reg    firstDense_f_V_10_2_ce0;
wire   [18:0] firstDense_f_V_10_2_q0;
wire   [3:0] firstDense_f_V_10_3_address0;
reg    firstDense_f_V_10_3_ce0;
wire   [19:0] firstDense_f_V_10_3_q0;
wire   [3:0] firstDense_f_V_10_4_address0;
reg    firstDense_f_V_10_4_ce0;
wire   [19:0] firstDense_f_V_10_4_q0;
wire   [3:0] firstDense_f_V_10_5_address0;
reg    firstDense_f_V_10_5_ce0;
wire   [18:0] firstDense_f_V_10_5_q0;
wire   [3:0] firstDense_f_V_10_6_address0;
reg    firstDense_f_V_10_6_ce0;
wire   [17:0] firstDense_f_V_10_6_q0;
wire   [3:0] firstDense_f_V_10_7_address0;
reg    firstDense_f_V_10_7_ce0;
wire   [18:0] firstDense_f_V_10_7_q0;
wire   [3:0] firstDense_f_V_10_8_address0;
reg    firstDense_f_V_10_8_ce0;
wire   [17:0] firstDense_f_V_10_8_q0;
wire   [3:0] firstDense_f_V_10_9_address0;
reg    firstDense_f_V_10_9_ce0;
wire   [17:0] firstDense_f_V_10_9_q0;
wire   [3:0] firstDense_f_V_10_10_address0;
reg    firstDense_f_V_10_10_ce0;
wire   [19:0] firstDense_f_V_10_10_q0;
wire   [3:0] firstDense_f_V_10_11_address0;
reg    firstDense_f_V_10_11_ce0;
wire   [18:0] firstDense_f_V_10_11_q0;
wire   [3:0] firstDense_f_V_10_12_address0;
reg    firstDense_f_V_10_12_ce0;
wire   [18:0] firstDense_f_V_10_12_q0;
wire   [3:0] firstDense_f_V_10_13_address0;
reg    firstDense_f_V_10_13_ce0;
wire   [18:0] firstDense_f_V_10_13_q0;
wire   [3:0] firstDense_f_V_10_14_address0;
reg    firstDense_f_V_10_14_ce0;
wire   [17:0] firstDense_f_V_10_14_q0;
wire   [3:0] firstDense_f_V_10_15_address0;
reg    firstDense_f_V_10_15_ce0;
wire   [19:0] firstDense_f_V_10_15_q0;
reg   [34:0] reg_482;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state17_pp0_stage1_iter1;
wire    ap_block_pp0_stage1_11001;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state18_pp0_stage2_iter1;
wire    ap_block_pp0_stage2_11001;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_state19_pp0_stage3_iter1;
wire    ap_block_pp0_stage3_11001;
wire    ap_block_pp0_stage4_11001;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_state6_pp0_stage5_iter0;
wire    ap_block_pp0_stage5_11001;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_state7_pp0_stage6_iter0;
wire    ap_block_pp0_stage6_11001;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_state8_pp0_stage7_iter0;
wire    ap_block_pp0_stage7_11001;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_state9_pp0_stage8_iter0;
wire    ap_block_pp0_stage8_11001;
reg   [34:0] reg_486;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state16_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln285_fu_503_p2;
wire   [7:0] tmp_s_fu_535_p3;
reg   [7:0] tmp_s_reg_2129;
reg   [18:0] aux2_V_reg_2247;
reg   [17:0] aux2_V_153_reg_2252;
reg   [18:0] aux2_V_154_reg_2257;
reg   [19:0] aux2_V_155_reg_2262;
reg   [19:0] aux2_V_156_reg_2267;
reg   [18:0] aux2_V_157_reg_2272;
reg   [17:0] aux2_V_158_reg_2277;
reg   [18:0] aux2_V_159_reg_2282;
reg   [17:0] aux2_V_160_reg_2287;
reg   [17:0] aux2_V_161_reg_2292;
reg   [19:0] aux2_V_162_reg_2297;
reg   [18:0] aux2_V_163_reg_2302;
reg   [18:0] aux2_V_164_reg_2307;
reg   [18:0] aux2_V_165_reg_2312;
reg   [17:0] aux2_V_166_reg_2317;
reg   [19:0] aux2_V_167_reg_2322;
wire   [53:0] zext_ln1168_fu_624_p1;
wire  signed [53:0] sext_ln1171_fu_628_p1;
wire   [52:0] zext_ln1168_123_fu_637_p1;
wire  signed [52:0] sext_ln1171_136_fu_641_p1;
reg  signed [53:0] r_V_reg_2367;
wire   [17:0] trunc_ln727_fu_678_p1;
reg   [17:0] trunc_ln727_reg_2373;
reg  signed [52:0] r_V_492_reg_2378;
wire   [17:0] trunc_ln727_164_fu_682_p1;
reg   [17:0] trunc_ln727_164_reg_2384;
wire   [53:0] zext_ln1168_124_fu_686_p1;
wire  signed [53:0] sext_ln1171_137_fu_690_p1;
wire   [54:0] zext_ln1168_125_fu_699_p1;
wire  signed [54:0] sext_ln1171_138_fu_703_p1;
wire   [35:0] num_V_312_fu_806_p2;
reg   [35:0] num_V_312_reg_2419;
wire   [0:0] r_153_fu_812_p2;
reg   [0:0] r_153_reg_2424;
reg  signed [53:0] r_V_493_reg_2429;
wire   [17:0] trunc_ln727_165_fu_817_p1;
reg   [17:0] trunc_ln727_165_reg_2435;
reg   [54:0] r_V_494_reg_2440;
wire   [17:0] trunc_ln727_166_fu_821_p1;
reg   [17:0] trunc_ln727_166_reg_2445;
wire   [54:0] zext_ln1168_126_fu_825_p1;
wire  signed [54:0] sext_ln1171_139_fu_829_p1;
wire   [53:0] zext_ln1168_127_fu_838_p1;
wire  signed [53:0] sext_ln1171_140_fu_842_p1;
wire   [35:0] num_V_314_fu_935_p2;
reg   [35:0] num_V_314_reg_2480;
wire   [0:0] r_154_fu_941_p2;
reg   [0:0] r_154_reg_2485;
wire   [0:0] r_155_fu_946_p2;
reg   [0:0] r_155_reg_2490;
reg   [54:0] r_V_495_reg_2495;
wire   [17:0] trunc_ln727_167_fu_951_p1;
reg   [17:0] trunc_ln727_167_reg_2500;
reg  signed [53:0] r_V_496_reg_2505;
wire   [17:0] trunc_ln727_168_fu_955_p1;
reg   [17:0] trunc_ln727_168_reg_2511;
wire   [52:0] zext_ln1168_128_fu_959_p1;
wire  signed [52:0] sext_ln1171_141_fu_963_p1;
wire   [53:0] zext_ln1168_129_fu_972_p1;
wire  signed [53:0] sext_ln1171_142_fu_976_p1;
wire   [35:0] num_V_316_fu_1069_p2;
reg   [35:0] num_V_316_reg_2546;
wire   [0:0] r_156_fu_1075_p2;
reg   [0:0] r_156_reg_2551;
wire   [0:0] r_157_fu_1080_p2;
reg   [0:0] r_157_reg_2556;
reg  signed [52:0] r_V_497_reg_2561;
wire   [17:0] trunc_ln727_169_fu_1085_p1;
reg   [17:0] trunc_ln727_169_reg_2567;
reg  signed [53:0] r_V_498_reg_2572;
wire   [17:0] trunc_ln727_170_fu_1089_p1;
reg   [17:0] trunc_ln727_170_reg_2578;
wire   [52:0] zext_ln1168_130_fu_1093_p1;
wire  signed [52:0] sext_ln1171_143_fu_1097_p1;
wire   [52:0] zext_ln1168_131_fu_1106_p1;
wire  signed [52:0] sext_ln1171_144_fu_1110_p1;
wire   [35:0] num_V_318_fu_1200_p2;
reg   [35:0] num_V_318_reg_2613;
wire   [0:0] r_158_fu_1206_p2;
reg   [0:0] r_158_reg_2618;
wire   [0:0] r_159_fu_1211_p2;
reg   [0:0] r_159_reg_2623;
reg  signed [52:0] r_V_499_reg_2628;
wire   [17:0] trunc_ln727_171_fu_1216_p1;
reg   [17:0] trunc_ln727_171_reg_2634;
reg  signed [52:0] r_V_500_reg_2639;
wire   [17:0] trunc_ln727_172_fu_1220_p1;
reg   [17:0] trunc_ln727_172_reg_2645;
wire   [54:0] zext_ln1168_132_fu_1224_p1;
wire  signed [54:0] sext_ln1171_145_fu_1228_p1;
wire   [53:0] zext_ln1168_133_fu_1237_p1;
wire  signed [53:0] sext_ln1171_146_fu_1241_p1;
wire   [35:0] num_V_320_fu_1303_p2;
reg   [35:0] num_V_320_reg_2670;
wire   [0:0] r_160_fu_1309_p2;
reg   [0:0] r_160_reg_2675;
wire   [0:0] r_161_fu_1314_p2;
reg   [0:0] r_161_reg_2680;
reg   [54:0] r_V_501_reg_2685;
wire   [17:0] trunc_ln727_173_fu_1319_p1;
reg   [17:0] trunc_ln727_173_reg_2690;
reg  signed [53:0] r_V_502_reg_2695;
wire   [17:0] trunc_ln727_174_fu_1323_p1;
reg   [17:0] trunc_ln727_174_reg_2701;
wire   [53:0] zext_ln1168_134_fu_1327_p1;
wire  signed [53:0] sext_ln1171_147_fu_1331_p1;
wire   [53:0] zext_ln1168_135_fu_1340_p1;
wire  signed [53:0] sext_ln1171_148_fu_1344_p1;
wire   [35:0] num_V_322_fu_1409_p2;
reg   [35:0] num_V_322_reg_2726;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_state10_pp0_stage9_iter0;
wire    ap_block_pp0_stage9_11001;
wire   [0:0] r_162_fu_1415_p2;
reg   [0:0] r_162_reg_2731;
wire   [0:0] r_163_fu_1420_p2;
reg   [0:0] r_163_reg_2736;
reg  signed [53:0] r_V_503_reg_2741;
wire   [17:0] trunc_ln727_175_fu_1425_p1;
reg   [17:0] trunc_ln727_175_reg_2747;
reg  signed [53:0] r_V_504_reg_2752;
wire   [17:0] trunc_ln727_176_fu_1429_p1;
reg   [17:0] trunc_ln727_176_reg_2758;
wire   [52:0] zext_ln1168_136_fu_1433_p1;
wire  signed [52:0] sext_ln1171_149_fu_1437_p1;
wire   [54:0] zext_ln1168_137_fu_1446_p1;
wire  signed [54:0] sext_ln1171_150_fu_1450_p1;
wire   [35:0] num_V_324_fu_1515_p2;
reg   [35:0] num_V_324_reg_2783;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_state11_pp0_stage10_iter0;
wire    ap_block_pp0_stage10_11001;
wire   [0:0] r_164_fu_1521_p2;
reg   [0:0] r_164_reg_2788;
wire   [0:0] r_165_fu_1526_p2;
reg   [0:0] r_165_reg_2793;
reg  signed [52:0] r_V_505_reg_2798;
wire   [17:0] trunc_ln727_177_fu_1531_p1;
reg   [17:0] trunc_ln727_177_reg_2804;
reg   [54:0] r_V_506_reg_2809;
wire   [17:0] trunc_ln727_178_fu_1535_p1;
reg   [17:0] trunc_ln727_178_reg_2814;
wire   [35:0] num_V_326_fu_1595_p2;
reg   [35:0] num_V_326_reg_2819;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_block_state12_pp0_stage11_iter0;
wire    ap_block_pp0_stage11_11001;
wire   [0:0] r_166_fu_1601_p2;
reg   [0:0] r_166_reg_2824;
wire   [0:0] r_167_fu_1606_p2;
reg   [0:0] r_167_reg_2829;
wire   [35:0] num_V_328_fu_1667_p2;
reg   [35:0] num_V_328_reg_2834;
wire    ap_CS_fsm_pp0_stage12;
wire    ap_block_state13_pp0_stage12_iter0;
wire    ap_block_pp0_stage12_11001;
wire   [35:0] num_V_330_fu_1729_p2;
reg   [35:0] num_V_330_reg_2839;
wire    ap_CS_fsm_pp0_stage13;
wire    ap_block_state14_pp0_stage13_iter0;
wire    ap_block_pp0_stage13_11001;
wire   [35:0] num_V_332_fu_1788_p2;
reg   [35:0] num_V_332_reg_2844;
wire    ap_block_pp0_stage14_11001;
wire   [35:0] num_V_334_fu_1850_p2;
reg   [35:0] num_V_334_reg_2849;
wire   [35:0] num_V_336_fu_1912_p2;
reg   [35:0] num_V_336_reg_2854;
wire   [35:0] num_V_338_fu_1974_p2;
reg   [35:0] num_V_338_reg_2859;
wire   [35:0] num_V_340_fu_2036_p2;
reg   [35:0] num_V_340_reg_2864;
reg    ap_enable_reg_pp0_iter0_reg;
wire   [63:0] zext_ln289_fu_543_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] tmp_149_fu_554_p3;
wire   [63:0] i_14_cast_fu_515_p1;
wire   [63:0] tmp_150_fu_573_p3;
wire    ap_block_pp0_stage1;
wire   [63:0] tmp_151_fu_587_p3;
wire   [63:0] tmp_152_fu_601_p3;
wire    ap_block_pp0_stage2;
wire   [63:0] tmp_153_fu_615_p3;
wire   [63:0] tmp_154_fu_655_p3;
wire    ap_block_pp0_stage3;
wire   [63:0] tmp_155_fu_669_p3;
wire   [63:0] tmp_156_fu_720_p3;
wire    ap_block_pp0_stage4;
wire   [63:0] tmp_157_fu_734_p3;
wire   [63:0] tmp_158_fu_856_p3;
wire    ap_block_pp0_stage5;
wire   [63:0] tmp_159_fu_870_p3;
wire   [63:0] tmp_160_fu_990_p3;
wire    ap_block_pp0_stage6;
wire   [63:0] tmp_161_fu_1004_p3;
wire   [63:0] tmp_162_fu_1124_p3;
wire    ap_block_pp0_stage7;
wire   [63:0] tmp_163_fu_1138_p3;
reg   [35:0] lhs_fu_122;
wire   [35:0] num_V_fu_2095_p2;
reg   [35:0] ap_sig_allocacmp_lhs_load_11;
wire    ap_loop_init;
reg   [3:0] i_fu_126;
reg   [3:0] ap_sig_allocacmp_i_12;
wire   [3:0] add_ln285_fu_509_p2;
wire    ap_block_pp0_stage4_01001;
wire   [7:0] or_ln289_fu_548_p2;
wire   [7:0] or_ln289_114_fu_568_p2;
wire   [7:0] or_ln289_115_fu_582_p2;
wire   [7:0] or_ln289_116_fu_596_p2;
wire   [7:0] or_ln289_117_fu_610_p2;
wire   [7:0] or_ln289_118_fu_650_p2;
wire   [7:0] or_ln289_119_fu_664_p2;
wire   [7:0] or_ln289_120_fu_715_p2;
wire   [7:0] or_ln289_121_fu_729_p2;
wire   [54:0] lhs_312_fu_743_p3;
wire  signed [54:0] sext_ln1245_fu_751_p1;
wire   [54:0] ret_V_fu_754_p2;
wire   [0:0] p_Result_s_fu_770_p3;
wire   [0:0] r_fu_785_p2;
wire   [0:0] or_ln412_fu_790_p2;
wire   [0:0] p_Result_499_fu_778_p3;
wire   [0:0] and_ln412_fu_796_p2;
wire   [35:0] num_V_311_fu_760_p4;
wire   [35:0] zext_ln415_fu_802_p1;
wire   [7:0] or_ln289_122_fu_851_p2;
wire   [7:0] or_ln289_123_fu_865_p2;
wire   [54:0] lhs_314_fu_879_p3;
wire  signed [54:0] sext_ln1245_99_fu_886_p1;
wire   [54:0] ret_V_151_fu_889_p2;
wire   [0:0] p_Result_470_fu_905_p3;
wire   [0:0] or_ln412_136_fu_920_p2;
wire   [0:0] p_Result_500_fu_913_p3;
wire   [0:0] and_ln412_137_fu_925_p2;
wire   [35:0] num_V_313_fu_895_p4;
wire   [35:0] zext_ln415_136_fu_931_p1;
wire   [7:0] or_ln289_124_fu_985_p2;
wire   [7:0] or_ln289_125_fu_999_p2;
wire   [54:0] lhs_316_fu_1013_p3;
wire  signed [54:0] sext_ln1245_100_fu_1020_p1;
wire   [54:0] ret_V_152_fu_1023_p2;
wire   [0:0] p_Result_472_fu_1039_p3;
wire   [0:0] or_ln412_137_fu_1054_p2;
wire   [0:0] p_Result_501_fu_1047_p3;
wire   [0:0] and_ln412_138_fu_1059_p2;
wire   [35:0] num_V_315_fu_1029_p4;
wire   [35:0] zext_ln415_137_fu_1065_p1;
wire   [7:0] or_ln289_126_fu_1119_p2;
wire   [7:0] or_ln289_127_fu_1133_p2;
wire   [54:0] lhs_318_fu_1147_p3;
wire   [54:0] ret_V_153_fu_1154_p2;
wire   [0:0] p_Result_474_fu_1169_p3;
wire   [0:0] or_ln412_138_fu_1185_p2;
wire   [0:0] p_Result_502_fu_1177_p3;
wire   [0:0] and_ln412_139_fu_1190_p2;
wire   [35:0] num_V_317_fu_1159_p4;
wire   [35:0] zext_ln415_138_fu_1196_p1;
wire    ap_block_pp0_stage8;
wire   [54:0] lhs_320_fu_1250_p3;
wire   [54:0] ret_V_154_fu_1257_p2;
wire   [0:0] p_Result_476_fu_1272_p3;
wire   [0:0] or_ln412_139_fu_1288_p2;
wire   [0:0] p_Result_503_fu_1280_p3;
wire   [0:0] and_ln412_140_fu_1293_p2;
wire   [35:0] num_V_319_fu_1262_p4;
wire   [35:0] zext_ln415_139_fu_1299_p1;
wire    ap_block_pp0_stage9;
wire   [54:0] lhs_322_fu_1353_p3;
wire  signed [54:0] sext_ln1245_101_fu_1360_p1;
wire   [54:0] ret_V_155_fu_1363_p2;
wire   [0:0] p_Result_478_fu_1379_p3;
wire   [0:0] or_ln412_140_fu_1394_p2;
wire   [0:0] p_Result_504_fu_1387_p3;
wire   [0:0] and_ln412_141_fu_1399_p2;
wire   [35:0] num_V_321_fu_1369_p4;
wire   [35:0] zext_ln415_140_fu_1405_p1;
wire    ap_block_pp0_stage10;
wire   [54:0] lhs_324_fu_1459_p3;
wire  signed [54:0] sext_ln1245_102_fu_1466_p1;
wire   [54:0] ret_V_156_fu_1469_p2;
wire   [0:0] p_Result_480_fu_1485_p3;
wire   [0:0] or_ln412_141_fu_1500_p2;
wire   [0:0] p_Result_505_fu_1493_p3;
wire   [0:0] and_ln412_142_fu_1505_p2;
wire   [35:0] num_V_323_fu_1475_p4;
wire   [35:0] zext_ln415_141_fu_1511_p1;
wire    ap_block_pp0_stage11;
wire   [54:0] lhs_326_fu_1539_p3;
wire  signed [54:0] sext_ln1245_103_fu_1546_p1;
wire   [54:0] ret_V_157_fu_1549_p2;
wire   [0:0] p_Result_482_fu_1565_p3;
wire   [0:0] or_ln412_142_fu_1580_p2;
wire   [0:0] p_Result_506_fu_1573_p3;
wire   [0:0] and_ln412_143_fu_1585_p2;
wire   [35:0] num_V_325_fu_1555_p4;
wire   [35:0] zext_ln415_142_fu_1591_p1;
wire    ap_block_pp0_stage12;
wire   [54:0] lhs_328_fu_1611_p3;
wire  signed [54:0] sext_ln1245_104_fu_1618_p1;
wire   [54:0] ret_V_158_fu_1621_p2;
wire   [0:0] p_Result_484_fu_1637_p3;
wire   [0:0] or_ln412_143_fu_1652_p2;
wire   [0:0] p_Result_507_fu_1645_p3;
wire   [0:0] and_ln412_144_fu_1657_p2;
wire   [35:0] num_V_327_fu_1627_p4;
wire   [35:0] zext_ln415_143_fu_1663_p1;
wire    ap_block_pp0_stage13;
wire   [54:0] lhs_330_fu_1673_p3;
wire  signed [54:0] sext_ln1245_105_fu_1680_p1;
wire   [54:0] ret_V_159_fu_1683_p2;
wire   [0:0] p_Result_486_fu_1699_p3;
wire   [0:0] or_ln412_144_fu_1714_p2;
wire   [0:0] p_Result_508_fu_1707_p3;
wire   [0:0] and_ln412_145_fu_1719_p2;
wire   [35:0] num_V_329_fu_1689_p4;
wire   [35:0] zext_ln415_144_fu_1725_p1;
wire    ap_block_pp0_stage14;
wire   [54:0] lhs_332_fu_1735_p3;
wire   [54:0] ret_V_160_fu_1742_p2;
wire   [0:0] p_Result_488_fu_1757_p3;
wire   [0:0] or_ln412_145_fu_1773_p2;
wire   [0:0] p_Result_509_fu_1765_p3;
wire   [0:0] and_ln412_146_fu_1778_p2;
wire   [35:0] num_V_331_fu_1747_p4;
wire   [35:0] zext_ln415_145_fu_1784_p1;
wire   [54:0] lhs_334_fu_1794_p3;
wire  signed [54:0] sext_ln1245_106_fu_1801_p1;
wire   [54:0] ret_V_161_fu_1804_p2;
wire   [0:0] p_Result_490_fu_1820_p3;
wire   [0:0] or_ln412_146_fu_1835_p2;
wire   [0:0] p_Result_510_fu_1828_p3;
wire   [0:0] and_ln412_147_fu_1840_p2;
wire   [35:0] num_V_333_fu_1810_p4;
wire   [35:0] zext_ln415_146_fu_1846_p1;
wire   [54:0] lhs_336_fu_1856_p3;
wire  signed [54:0] sext_ln1245_107_fu_1863_p1;
wire   [54:0] ret_V_162_fu_1866_p2;
wire   [0:0] p_Result_492_fu_1882_p3;
wire   [0:0] or_ln412_147_fu_1897_p2;
wire   [0:0] p_Result_511_fu_1890_p3;
wire   [0:0] and_ln412_148_fu_1902_p2;
wire   [35:0] num_V_335_fu_1872_p4;
wire   [35:0] zext_ln415_147_fu_1908_p1;
wire   [54:0] lhs_338_fu_1918_p3;
wire  signed [54:0] sext_ln1245_108_fu_1925_p1;
wire   [54:0] ret_V_163_fu_1928_p2;
wire   [0:0] p_Result_494_fu_1944_p3;
wire   [0:0] or_ln412_148_fu_1959_p2;
wire   [0:0] p_Result_512_fu_1952_p3;
wire   [0:0] and_ln412_149_fu_1964_p2;
wire   [35:0] num_V_337_fu_1934_p4;
wire   [35:0] zext_ln415_148_fu_1970_p1;
wire   [54:0] lhs_340_fu_1980_p3;
wire  signed [54:0] sext_ln1245_109_fu_1987_p1;
wire   [54:0] ret_V_164_fu_1990_p2;
wire   [0:0] p_Result_496_fu_2006_p3;
wire   [0:0] or_ln412_149_fu_2021_p2;
wire   [0:0] p_Result_513_fu_2014_p3;
wire   [0:0] and_ln412_150_fu_2026_p2;
wire   [35:0] num_V_339_fu_1996_p4;
wire   [35:0] zext_ln415_149_fu_2032_p1;
wire   [54:0] lhs_342_fu_2042_p3;
wire   [54:0] ret_V_165_fu_2049_p2;
wire   [0:0] p_Result_498_fu_2064_p3;
wire   [0:0] or_ln412_150_fu_2080_p2;
wire   [0:0] p_Result_514_fu_2072_p3;
wire   [0:0] and_ln412_151_fu_2085_p2;
wire   [35:0] num_V_341_fu_2054_p4;
wire   [35:0] zext_ln415_150_fu_2091_p1;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [14:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to1;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage5_subdone;
wire    ap_block_pp0_stage6_subdone;
wire    ap_block_pp0_stage7_subdone;
wire    ap_block_pp0_stage8_subdone;
wire    ap_block_pp0_stage9_subdone;
wire    ap_block_pp0_stage10_subdone;
wire    ap_block_pp0_stage11_subdone;
wire    ap_block_pp0_stage12_subdone;
wire    ap_block_pp0_stage13_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 15'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

master_fix_dense1_fix_Pipeline_Dense1_Loop214_firstDense_f_V_10_0 #(
    .DataWidth( 19 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_10_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_10_0_address0),
    .ce0(firstDense_f_V_10_0_ce0),
    .q0(firstDense_f_V_10_0_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop214_firstDense_f_V_10_1 #(
    .DataWidth( 18 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_10_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_10_1_address0),
    .ce0(firstDense_f_V_10_1_ce0),
    .q0(firstDense_f_V_10_1_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop214_firstDense_f_V_10_2 #(
    .DataWidth( 19 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_10_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_10_2_address0),
    .ce0(firstDense_f_V_10_2_ce0),
    .q0(firstDense_f_V_10_2_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop214_firstDense_f_V_10_3 #(
    .DataWidth( 20 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_10_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_10_3_address0),
    .ce0(firstDense_f_V_10_3_ce0),
    .q0(firstDense_f_V_10_3_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop214_firstDense_f_V_10_4 #(
    .DataWidth( 20 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_10_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_10_4_address0),
    .ce0(firstDense_f_V_10_4_ce0),
    .q0(firstDense_f_V_10_4_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop214_firstDense_f_V_10_5 #(
    .DataWidth( 19 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_10_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_10_5_address0),
    .ce0(firstDense_f_V_10_5_ce0),
    .q0(firstDense_f_V_10_5_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop214_firstDense_f_V_10_6 #(
    .DataWidth( 18 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_10_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_10_6_address0),
    .ce0(firstDense_f_V_10_6_ce0),
    .q0(firstDense_f_V_10_6_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop214_firstDense_f_V_10_7 #(
    .DataWidth( 19 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_10_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_10_7_address0),
    .ce0(firstDense_f_V_10_7_ce0),
    .q0(firstDense_f_V_10_7_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop214_firstDense_f_V_10_8 #(
    .DataWidth( 18 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_10_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_10_8_address0),
    .ce0(firstDense_f_V_10_8_ce0),
    .q0(firstDense_f_V_10_8_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop214_firstDense_f_V_10_9 #(
    .DataWidth( 18 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_10_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_10_9_address0),
    .ce0(firstDense_f_V_10_9_ce0),
    .q0(firstDense_f_V_10_9_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop214_firstDense_f_V_10_10 #(
    .DataWidth( 20 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_10_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_10_10_address0),
    .ce0(firstDense_f_V_10_10_ce0),
    .q0(firstDense_f_V_10_10_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop214_firstDense_f_V_10_11 #(
    .DataWidth( 19 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_10_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_10_11_address0),
    .ce0(firstDense_f_V_10_11_ce0),
    .q0(firstDense_f_V_10_11_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop214_firstDense_f_V_10_12 #(
    .DataWidth( 19 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_10_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_10_12_address0),
    .ce0(firstDense_f_V_10_12_ce0),
    .q0(firstDense_f_V_10_12_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop214_firstDense_f_V_10_13 #(
    .DataWidth( 19 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_10_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_10_13_address0),
    .ce0(firstDense_f_V_10_13_ce0),
    .q0(firstDense_f_V_10_13_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop214_firstDense_f_V_10_14 #(
    .DataWidth( 18 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_10_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_10_14_address0),
    .ce0(firstDense_f_V_10_14_ce0),
    .q0(firstDense_f_V_10_14_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop214_firstDense_f_V_10_15 #(
    .DataWidth( 20 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_10_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_10_15_address0),
    .ce0(firstDense_f_V_10_15_ce0),
    .q0(firstDense_f_V_10_15_q0)
);

master_fix_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage4),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage4)) begin
            ap_enable_reg_pp0_iter0_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage4_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage14_subdone) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln285_fu_503_p2 == 1'd0))) begin
            i_fu_126 <= add_ln285_fu_509_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_126 <= 4'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lhs_fu_122 <= 36'd328502;
    end else if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        lhs_fu_122 <= num_V_fu_2095_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2125 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        aux2_V_153_reg_2252 <= firstDense_f_V_10_1_q0;
        aux2_V_154_reg_2257 <= firstDense_f_V_10_2_q0;
        aux2_V_155_reg_2262 <= firstDense_f_V_10_3_q0;
        aux2_V_156_reg_2267 <= firstDense_f_V_10_4_q0;
        aux2_V_157_reg_2272 <= firstDense_f_V_10_5_q0;
        aux2_V_158_reg_2277 <= firstDense_f_V_10_6_q0;
        aux2_V_159_reg_2282 <= firstDense_f_V_10_7_q0;
        aux2_V_160_reg_2287 <= firstDense_f_V_10_8_q0;
        aux2_V_161_reg_2292 <= firstDense_f_V_10_9_q0;
        aux2_V_162_reg_2297 <= firstDense_f_V_10_10_q0;
        aux2_V_163_reg_2302 <= firstDense_f_V_10_11_q0;
        aux2_V_164_reg_2307 <= firstDense_f_V_10_12_q0;
        aux2_V_165_reg_2312 <= firstDense_f_V_10_13_q0;
        aux2_V_166_reg_2317 <= firstDense_f_V_10_14_q0;
        aux2_V_167_reg_2322 <= firstDense_f_V_10_15_q0;
        aux2_V_reg_2247 <= firstDense_f_V_10_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln285_reg_2125 <= icmp_ln285_fu_503_p2;
        num_V_334_reg_2849 <= num_V_334_fu_1850_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2125 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        num_V_312_reg_2419 <= num_V_312_fu_806_p2;
        r_153_reg_2424 <= r_153_fu_812_p2;
        r_V_493_reg_2429 <= grp_fu_1876_p_dout0;
        r_V_494_reg_2440 <= grp_fu_1896_p_dout0;
        trunc_ln727_165_reg_2435 <= trunc_ln727_165_fu_817_p1;
        trunc_ln727_166_reg_2445 <= trunc_ln727_166_fu_821_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2125 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        num_V_314_reg_2480 <= num_V_314_fu_935_p2;
        r_154_reg_2485 <= r_154_fu_941_p2;
        r_155_reg_2490 <= r_155_fu_946_p2;
        r_V_495_reg_2495 <= grp_fu_1904_p_dout0;
        r_V_496_reg_2505 <= grp_fu_1880_p_dout0;
        trunc_ln727_167_reg_2500 <= trunc_ln727_167_fu_951_p1;
        trunc_ln727_168_reg_2511 <= trunc_ln727_168_fu_955_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2125 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        num_V_316_reg_2546 <= num_V_316_fu_1069_p2;
        r_156_reg_2551 <= r_156_fu_1075_p2;
        r_157_reg_2556 <= r_157_fu_1080_p2;
        r_V_497_reg_2561 <= grp_fu_1892_p_dout0;
        r_V_498_reg_2572 <= grp_fu_1884_p_dout0;
        trunc_ln727_169_reg_2567 <= trunc_ln727_169_fu_1085_p1;
        trunc_ln727_170_reg_2578 <= trunc_ln727_170_fu_1089_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2125 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        num_V_318_reg_2613 <= num_V_318_fu_1200_p2;
        r_158_reg_2618 <= r_158_fu_1206_p2;
        r_159_reg_2623 <= r_159_fu_1211_p2;
        r_V_499_reg_2628 <= grp_fu_1900_p_dout0;
        r_V_500_reg_2639 <= grp_fu_1908_p_dout0;
        trunc_ln727_171_reg_2634 <= trunc_ln727_171_fu_1216_p1;
        trunc_ln727_172_reg_2645 <= trunc_ln727_172_fu_1220_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2125 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        num_V_320_reg_2670 <= num_V_320_fu_1303_p2;
        r_160_reg_2675 <= r_160_fu_1309_p2;
        r_161_reg_2680 <= r_161_fu_1314_p2;
        r_V_501_reg_2685 <= grp_fu_1912_p_dout0;
        r_V_502_reg_2695 <= grp_fu_1888_p_dout0;
        trunc_ln727_173_reg_2690 <= trunc_ln727_173_fu_1319_p1;
        trunc_ln727_174_reg_2701 <= trunc_ln727_174_fu_1323_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2125 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        num_V_322_reg_2726 <= num_V_322_fu_1409_p2;
        r_162_reg_2731 <= r_162_fu_1415_p2;
        r_163_reg_2736 <= r_163_fu_1420_p2;
        r_V_503_reg_2741 <= grp_fu_1916_p_dout0;
        r_V_504_reg_2752 <= grp_fu_1972_p_dout0;
        trunc_ln727_175_reg_2747 <= trunc_ln727_175_fu_1425_p1;
        trunc_ln727_176_reg_2758 <= trunc_ln727_176_fu_1429_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2125 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        num_V_324_reg_2783 <= num_V_324_fu_1515_p2;
        r_164_reg_2788 <= r_164_fu_1521_p2;
        r_165_reg_2793 <= r_165_fu_1526_p2;
        r_V_505_reg_2798 <= grp_fu_1920_p_dout0;
        r_V_506_reg_2809 <= grp_fu_1980_p_dout0;
        trunc_ln727_177_reg_2804 <= trunc_ln727_177_fu_1531_p1;
        trunc_ln727_178_reg_2814 <= trunc_ln727_178_fu_1535_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2125 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        num_V_326_reg_2819 <= num_V_326_fu_1595_p2;
        r_166_reg_2824 <= r_166_fu_1601_p2;
        r_167_reg_2829 <= r_167_fu_1606_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2125 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        num_V_328_reg_2834 <= num_V_328_fu_1667_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2125 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        num_V_330_reg_2839 <= num_V_330_fu_1729_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2125 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        num_V_332_reg_2844 <= num_V_332_fu_1788_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        num_V_336_reg_2854 <= num_V_336_fu_1912_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        num_V_338_reg_2859 <= num_V_338_fu_1974_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        num_V_340_reg_2864 <= num_V_340_fu_2036_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2125 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        r_V_492_reg_2378 <= grp_fu_1872_p_dout0;
        r_V_reg_2367 <= grp_fu_1868_p_dout0;
        trunc_ln727_164_reg_2384 <= trunc_ln727_164_fu_682_p1;
        trunc_ln727_reg_2373 <= trunc_ln727_fu_678_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln285_reg_2125 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((icmp_ln285_reg_2125 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((icmp_ln285_reg_2125 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((icmp_ln285_reg_2125 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((icmp_ln285_reg_2125 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((icmp_ln285_reg_2125 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln285_reg_2125 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln285_reg_2125 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_482 <= m_0_q1;
        reg_486 <= m_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln285_fu_503_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_s_reg_2129[7 : 4] <= tmp_s_fu_535_p3[7 : 4];
    end
end

always @ (*) begin
    if (((icmp_ln285_reg_2125 == 1'd1) & (1'b0 == ap_block_pp0_stage4_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_condition_exit_pp0_iter0_stage4 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage4 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage14_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i_12 = 4'd0;
    end else begin
        ap_sig_allocacmp_i_12 = i_fu_126;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_sig_allocacmp_lhs_load_11 = num_V_fu_2095_p2;
    end else begin
        ap_sig_allocacmp_lhs_load_11 = lhs_fu_122;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_10_0_ce0 = 1'b1;
    end else begin
        firstDense_f_V_10_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_10_10_ce0 = 1'b1;
    end else begin
        firstDense_f_V_10_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_10_11_ce0 = 1'b1;
    end else begin
        firstDense_f_V_10_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_10_12_ce0 = 1'b1;
    end else begin
        firstDense_f_V_10_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_10_13_ce0 = 1'b1;
    end else begin
        firstDense_f_V_10_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_10_14_ce0 = 1'b1;
    end else begin
        firstDense_f_V_10_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_10_15_ce0 = 1'b1;
    end else begin
        firstDense_f_V_10_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_10_1_ce0 = 1'b1;
    end else begin
        firstDense_f_V_10_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_10_2_ce0 = 1'b1;
    end else begin
        firstDense_f_V_10_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_10_3_ce0 = 1'b1;
    end else begin
        firstDense_f_V_10_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_10_4_ce0 = 1'b1;
    end else begin
        firstDense_f_V_10_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_10_5_ce0 = 1'b1;
    end else begin
        firstDense_f_V_10_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_10_6_ce0 = 1'b1;
    end else begin
        firstDense_f_V_10_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_10_7_ce0 = 1'b1;
    end else begin
        firstDense_f_V_10_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_10_8_ce0 = 1'b1;
    end else begin
        firstDense_f_V_10_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_10_9_ce0 = 1'b1;
    end else begin
        firstDense_f_V_10_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            m_0_address0 = tmp_163_fu_1138_p3;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            m_0_address0 = tmp_161_fu_1004_p3;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            m_0_address0 = tmp_159_fu_870_p3;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            m_0_address0 = tmp_157_fu_734_p3;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            m_0_address0 = tmp_155_fu_669_p3;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            m_0_address0 = tmp_153_fu_615_p3;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            m_0_address0 = tmp_151_fu_587_p3;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            m_0_address0 = tmp_149_fu_554_p3;
        end else begin
            m_0_address0 = 'bx;
        end
    end else begin
        m_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            m_0_address1 = tmp_162_fu_1124_p3;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            m_0_address1 = tmp_160_fu_990_p3;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            m_0_address1 = tmp_158_fu_856_p3;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            m_0_address1 = tmp_156_fu_720_p3;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            m_0_address1 = tmp_154_fu_655_p3;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            m_0_address1 = tmp_152_fu_601_p3;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            m_0_address1 = tmp_150_fu_573_p3;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            m_0_address1 = zext_ln289_fu_543_p1;
        end else begin
            m_0_address1 = 'bx;
        end
    end else begin
        m_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        m_0_ce0 = 1'b1;
    end else begin
        m_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        m_0_ce1 = 1'b1;
    end else begin
        m_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln285_reg_2125 == 1'd1) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        num_V_864_out_ap_vld = 1'b1;
    end else begin
        num_V_864_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to1 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b1 == ap_condition_exit_pp0_iter0_stage4)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        ap_ST_fsm_pp0_stage13 : begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end
        end
        ap_ST_fsm_pp0_stage14 : begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln285_fu_509_p2 = (ap_sig_allocacmp_i_12 + 4'd1);

assign and_ln412_137_fu_925_p2 = (p_Result_500_fu_913_p3 & or_ln412_136_fu_920_p2);

assign and_ln412_138_fu_1059_p2 = (p_Result_501_fu_1047_p3 & or_ln412_137_fu_1054_p2);

assign and_ln412_139_fu_1190_p2 = (p_Result_502_fu_1177_p3 & or_ln412_138_fu_1185_p2);

assign and_ln412_140_fu_1293_p2 = (p_Result_503_fu_1280_p3 & or_ln412_139_fu_1288_p2);

assign and_ln412_141_fu_1399_p2 = (p_Result_504_fu_1387_p3 & or_ln412_140_fu_1394_p2);

assign and_ln412_142_fu_1505_p2 = (p_Result_505_fu_1493_p3 & or_ln412_141_fu_1500_p2);

assign and_ln412_143_fu_1585_p2 = (p_Result_506_fu_1573_p3 & or_ln412_142_fu_1580_p2);

assign and_ln412_144_fu_1657_p2 = (p_Result_507_fu_1645_p3 & or_ln412_143_fu_1652_p2);

assign and_ln412_145_fu_1719_p2 = (p_Result_508_fu_1707_p3 & or_ln412_144_fu_1714_p2);

assign and_ln412_146_fu_1778_p2 = (p_Result_509_fu_1765_p3 & or_ln412_145_fu_1773_p2);

assign and_ln412_147_fu_1840_p2 = (p_Result_510_fu_1828_p3 & or_ln412_146_fu_1835_p2);

assign and_ln412_148_fu_1902_p2 = (p_Result_511_fu_1890_p3 & or_ln412_147_fu_1897_p2);

assign and_ln412_149_fu_1964_p2 = (p_Result_512_fu_1952_p3 & or_ln412_148_fu_1959_p2);

assign and_ln412_150_fu_2026_p2 = (p_Result_513_fu_2014_p3 & or_ln412_149_fu_2021_p2);

assign and_ln412_151_fu_2085_p2 = (p_Result_514_fu_2072_p3 & or_ln412_150_fu_2080_p2);

assign and_ln412_fu_796_p2 = (p_Result_499_fu_778_p3 & or_ln412_fu_790_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd9];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage9_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage10_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage11_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage12_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage13_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage14_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage8_iter0 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage4;

assign firstDense_f_V_10_0_address0 = i_14_cast_fu_515_p1;

assign firstDense_f_V_10_10_address0 = i_14_cast_fu_515_p1;

assign firstDense_f_V_10_11_address0 = i_14_cast_fu_515_p1;

assign firstDense_f_V_10_12_address0 = i_14_cast_fu_515_p1;

assign firstDense_f_V_10_13_address0 = i_14_cast_fu_515_p1;

assign firstDense_f_V_10_14_address0 = i_14_cast_fu_515_p1;

assign firstDense_f_V_10_15_address0 = i_14_cast_fu_515_p1;

assign firstDense_f_V_10_1_address0 = i_14_cast_fu_515_p1;

assign firstDense_f_V_10_2_address0 = i_14_cast_fu_515_p1;

assign firstDense_f_V_10_3_address0 = i_14_cast_fu_515_p1;

assign firstDense_f_V_10_4_address0 = i_14_cast_fu_515_p1;

assign firstDense_f_V_10_5_address0 = i_14_cast_fu_515_p1;

assign firstDense_f_V_10_6_address0 = i_14_cast_fu_515_p1;

assign firstDense_f_V_10_7_address0 = i_14_cast_fu_515_p1;

assign firstDense_f_V_10_8_address0 = i_14_cast_fu_515_p1;

assign firstDense_f_V_10_9_address0 = i_14_cast_fu_515_p1;

assign grp_fu_1868_p_ce = 1'b1;

assign grp_fu_1868_p_din0 = sext_ln1171_fu_628_p1;

assign grp_fu_1868_p_din1 = zext_ln1168_fu_624_p1;

assign grp_fu_1872_p_ce = 1'b1;

assign grp_fu_1872_p_din0 = sext_ln1171_136_fu_641_p1;

assign grp_fu_1872_p_din1 = zext_ln1168_123_fu_637_p1;

assign grp_fu_1876_p_ce = 1'b1;

assign grp_fu_1876_p_din0 = sext_ln1171_137_fu_690_p1;

assign grp_fu_1876_p_din1 = zext_ln1168_124_fu_686_p1;

assign grp_fu_1880_p_ce = 1'b1;

assign grp_fu_1880_p_din0 = sext_ln1171_140_fu_842_p1;

assign grp_fu_1880_p_din1 = zext_ln1168_127_fu_838_p1;

assign grp_fu_1884_p_ce = 1'b1;

assign grp_fu_1884_p_din0 = sext_ln1171_142_fu_976_p1;

assign grp_fu_1884_p_din1 = zext_ln1168_129_fu_972_p1;

assign grp_fu_1888_p_ce = 1'b1;

assign grp_fu_1888_p_din0 = sext_ln1171_146_fu_1241_p1;

assign grp_fu_1888_p_din1 = zext_ln1168_133_fu_1237_p1;

assign grp_fu_1892_p_ce = 1'b1;

assign grp_fu_1892_p_din0 = sext_ln1171_141_fu_963_p1;

assign grp_fu_1892_p_din1 = zext_ln1168_128_fu_959_p1;

assign grp_fu_1896_p_ce = 1'b1;

assign grp_fu_1896_p_din0 = sext_ln1171_138_fu_703_p1;

assign grp_fu_1896_p_din1 = zext_ln1168_125_fu_699_p1;

assign grp_fu_1900_p_ce = 1'b1;

assign grp_fu_1900_p_din0 = sext_ln1171_143_fu_1097_p1;

assign grp_fu_1900_p_din1 = zext_ln1168_130_fu_1093_p1;

assign grp_fu_1904_p_ce = 1'b1;

assign grp_fu_1904_p_din0 = sext_ln1171_139_fu_829_p1;

assign grp_fu_1904_p_din1 = zext_ln1168_126_fu_825_p1;

assign grp_fu_1908_p_ce = 1'b1;

assign grp_fu_1908_p_din0 = sext_ln1171_144_fu_1110_p1;

assign grp_fu_1908_p_din1 = zext_ln1168_131_fu_1106_p1;

assign grp_fu_1912_p_ce = 1'b1;

assign grp_fu_1912_p_din0 = sext_ln1171_145_fu_1228_p1;

assign grp_fu_1912_p_din1 = zext_ln1168_132_fu_1224_p1;

assign grp_fu_1916_p_ce = 1'b1;

assign grp_fu_1916_p_din0 = sext_ln1171_147_fu_1331_p1;

assign grp_fu_1916_p_din1 = zext_ln1168_134_fu_1327_p1;

assign grp_fu_1920_p_ce = 1'b1;

assign grp_fu_1920_p_din0 = sext_ln1171_149_fu_1437_p1;

assign grp_fu_1920_p_din1 = zext_ln1168_136_fu_1433_p1;

assign grp_fu_1972_p_ce = 1'b1;

assign grp_fu_1972_p_din0 = sext_ln1171_148_fu_1344_p1;

assign grp_fu_1972_p_din1 = zext_ln1168_135_fu_1340_p1;

assign grp_fu_1980_p_ce = 1'b1;

assign grp_fu_1980_p_din0 = sext_ln1171_150_fu_1450_p1;

assign grp_fu_1980_p_din1 = zext_ln1168_137_fu_1446_p1;

assign i_14_cast_fu_515_p1 = ap_sig_allocacmp_i_12;

assign icmp_ln285_fu_503_p2 = ((ap_sig_allocacmp_i_12 == 4'd14) ? 1'b1 : 1'b0);

assign lhs_312_fu_743_p3 = {{ap_sig_allocacmp_lhs_load_11}, {19'd0}};

assign lhs_314_fu_879_p3 = {{num_V_312_reg_2419}, {19'd0}};

assign lhs_316_fu_1013_p3 = {{num_V_314_reg_2480}, {19'd0}};

assign lhs_318_fu_1147_p3 = {{num_V_316_reg_2546}, {19'd0}};

assign lhs_320_fu_1250_p3 = {{num_V_318_reg_2613}, {19'd0}};

assign lhs_322_fu_1353_p3 = {{num_V_320_reg_2670}, {19'd0}};

assign lhs_324_fu_1459_p3 = {{num_V_322_reg_2726}, {19'd0}};

assign lhs_326_fu_1539_p3 = {{num_V_324_reg_2783}, {19'd0}};

assign lhs_328_fu_1611_p3 = {{num_V_326_reg_2819}, {19'd0}};

assign lhs_330_fu_1673_p3 = {{num_V_328_reg_2834}, {19'd0}};

assign lhs_332_fu_1735_p3 = {{num_V_330_reg_2839}, {19'd0}};

assign lhs_334_fu_1794_p3 = {{num_V_332_reg_2844}, {19'd0}};

assign lhs_336_fu_1856_p3 = {{num_V_334_reg_2849}, {19'd0}};

assign lhs_338_fu_1918_p3 = {{num_V_336_reg_2854}, {19'd0}};

assign lhs_340_fu_1980_p3 = {{num_V_338_reg_2859}, {19'd0}};

assign lhs_342_fu_2042_p3 = {{num_V_340_reg_2864}, {19'd0}};

assign num_V_311_fu_760_p4 = {{ret_V_fu_754_p2[54:19]}};

assign num_V_312_fu_806_p2 = (num_V_311_fu_760_p4 + zext_ln415_fu_802_p1);

assign num_V_313_fu_895_p4 = {{ret_V_151_fu_889_p2[54:19]}};

assign num_V_314_fu_935_p2 = (num_V_313_fu_895_p4 + zext_ln415_136_fu_931_p1);

assign num_V_315_fu_1029_p4 = {{ret_V_152_fu_1023_p2[54:19]}};

assign num_V_316_fu_1069_p2 = (num_V_315_fu_1029_p4 + zext_ln415_137_fu_1065_p1);

assign num_V_317_fu_1159_p4 = {{ret_V_153_fu_1154_p2[54:19]}};

assign num_V_318_fu_1200_p2 = (num_V_317_fu_1159_p4 + zext_ln415_138_fu_1196_p1);

assign num_V_319_fu_1262_p4 = {{ret_V_154_fu_1257_p2[54:19]}};

assign num_V_320_fu_1303_p2 = (num_V_319_fu_1262_p4 + zext_ln415_139_fu_1299_p1);

assign num_V_321_fu_1369_p4 = {{ret_V_155_fu_1363_p2[54:19]}};

assign num_V_322_fu_1409_p2 = (num_V_321_fu_1369_p4 + zext_ln415_140_fu_1405_p1);

assign num_V_323_fu_1475_p4 = {{ret_V_156_fu_1469_p2[54:19]}};

assign num_V_324_fu_1515_p2 = (num_V_323_fu_1475_p4 + zext_ln415_141_fu_1511_p1);

assign num_V_325_fu_1555_p4 = {{ret_V_157_fu_1549_p2[54:19]}};

assign num_V_326_fu_1595_p2 = (num_V_325_fu_1555_p4 + zext_ln415_142_fu_1591_p1);

assign num_V_327_fu_1627_p4 = {{ret_V_158_fu_1621_p2[54:19]}};

assign num_V_328_fu_1667_p2 = (num_V_327_fu_1627_p4 + zext_ln415_143_fu_1663_p1);

assign num_V_329_fu_1689_p4 = {{ret_V_159_fu_1683_p2[54:19]}};

assign num_V_330_fu_1729_p2 = (num_V_329_fu_1689_p4 + zext_ln415_144_fu_1725_p1);

assign num_V_331_fu_1747_p4 = {{ret_V_160_fu_1742_p2[54:19]}};

assign num_V_332_fu_1788_p2 = (num_V_331_fu_1747_p4 + zext_ln415_145_fu_1784_p1);

assign num_V_333_fu_1810_p4 = {{ret_V_161_fu_1804_p2[54:19]}};

assign num_V_334_fu_1850_p2 = (num_V_333_fu_1810_p4 + zext_ln415_146_fu_1846_p1);

assign num_V_335_fu_1872_p4 = {{ret_V_162_fu_1866_p2[54:19]}};

assign num_V_336_fu_1912_p2 = (num_V_335_fu_1872_p4 + zext_ln415_147_fu_1908_p1);

assign num_V_337_fu_1934_p4 = {{ret_V_163_fu_1928_p2[54:19]}};

assign num_V_338_fu_1974_p2 = (num_V_337_fu_1934_p4 + zext_ln415_148_fu_1970_p1);

assign num_V_339_fu_1996_p4 = {{ret_V_164_fu_1990_p2[54:19]}};

assign num_V_340_fu_2036_p2 = (num_V_339_fu_1996_p4 + zext_ln415_149_fu_2032_p1);

assign num_V_341_fu_2054_p4 = {{ret_V_165_fu_2049_p2[54:19]}};

assign num_V_864_out = lhs_fu_122;

assign num_V_fu_2095_p2 = (num_V_341_fu_2054_p4 + zext_ln415_150_fu_2091_p1);

assign or_ln289_114_fu_568_p2 = (tmp_s_reg_2129 | 8'd2);

assign or_ln289_115_fu_582_p2 = (tmp_s_reg_2129 | 8'd3);

assign or_ln289_116_fu_596_p2 = (tmp_s_reg_2129 | 8'd4);

assign or_ln289_117_fu_610_p2 = (tmp_s_reg_2129 | 8'd5);

assign or_ln289_118_fu_650_p2 = (tmp_s_reg_2129 | 8'd6);

assign or_ln289_119_fu_664_p2 = (tmp_s_reg_2129 | 8'd7);

assign or_ln289_120_fu_715_p2 = (tmp_s_reg_2129 | 8'd8);

assign or_ln289_121_fu_729_p2 = (tmp_s_reg_2129 | 8'd9);

assign or_ln289_122_fu_851_p2 = (tmp_s_reg_2129 | 8'd10);

assign or_ln289_123_fu_865_p2 = (tmp_s_reg_2129 | 8'd11);

assign or_ln289_124_fu_985_p2 = (tmp_s_reg_2129 | 8'd12);

assign or_ln289_125_fu_999_p2 = (tmp_s_reg_2129 | 8'd13);

assign or_ln289_126_fu_1119_p2 = (tmp_s_reg_2129 | 8'd14);

assign or_ln289_127_fu_1133_p2 = (tmp_s_reg_2129 | 8'd15);

assign or_ln289_fu_548_p2 = (tmp_s_fu_535_p3 | 8'd1);

assign or_ln412_136_fu_920_p2 = (r_153_reg_2424 | p_Result_470_fu_905_p3);

assign or_ln412_137_fu_1054_p2 = (r_154_reg_2485 | p_Result_472_fu_1039_p3);

assign or_ln412_138_fu_1185_p2 = (r_155_reg_2490 | p_Result_474_fu_1169_p3);

assign or_ln412_139_fu_1288_p2 = (r_156_reg_2551 | p_Result_476_fu_1272_p3);

assign or_ln412_140_fu_1394_p2 = (r_157_reg_2556 | p_Result_478_fu_1379_p3);

assign or_ln412_141_fu_1500_p2 = (r_158_reg_2618 | p_Result_480_fu_1485_p3);

assign or_ln412_142_fu_1580_p2 = (r_159_reg_2623 | p_Result_482_fu_1565_p3);

assign or_ln412_143_fu_1652_p2 = (r_160_reg_2675 | p_Result_484_fu_1637_p3);

assign or_ln412_144_fu_1714_p2 = (r_161_reg_2680 | p_Result_486_fu_1699_p3);

assign or_ln412_145_fu_1773_p2 = (r_162_reg_2731 | p_Result_488_fu_1757_p3);

assign or_ln412_146_fu_1835_p2 = (r_163_reg_2736 | p_Result_490_fu_1820_p3);

assign or_ln412_147_fu_1897_p2 = (r_164_reg_2788 | p_Result_492_fu_1882_p3);

assign or_ln412_148_fu_1959_p2 = (r_165_reg_2793 | p_Result_494_fu_1944_p3);

assign or_ln412_149_fu_2021_p2 = (r_166_reg_2824 | p_Result_496_fu_2006_p3);

assign or_ln412_150_fu_2080_p2 = (r_167_reg_2829 | p_Result_498_fu_2064_p3);

assign or_ln412_fu_790_p2 = (r_fu_785_p2 | p_Result_s_fu_770_p3);

assign p_Result_470_fu_905_p3 = ret_V_151_fu_889_p2[32'd19];

assign p_Result_472_fu_1039_p3 = ret_V_152_fu_1023_p2[32'd19];

assign p_Result_474_fu_1169_p3 = ret_V_153_fu_1154_p2[32'd19];

assign p_Result_476_fu_1272_p3 = ret_V_154_fu_1257_p2[32'd19];

assign p_Result_478_fu_1379_p3 = ret_V_155_fu_1363_p2[32'd19];

assign p_Result_480_fu_1485_p3 = ret_V_156_fu_1469_p2[32'd19];

assign p_Result_482_fu_1565_p3 = ret_V_157_fu_1549_p2[32'd19];

assign p_Result_484_fu_1637_p3 = ret_V_158_fu_1621_p2[32'd19];

assign p_Result_486_fu_1699_p3 = ret_V_159_fu_1683_p2[32'd19];

assign p_Result_488_fu_1757_p3 = ret_V_160_fu_1742_p2[32'd19];

assign p_Result_490_fu_1820_p3 = ret_V_161_fu_1804_p2[32'd19];

assign p_Result_492_fu_1882_p3 = ret_V_162_fu_1866_p2[32'd19];

assign p_Result_494_fu_1944_p3 = ret_V_163_fu_1928_p2[32'd19];

assign p_Result_496_fu_2006_p3 = ret_V_164_fu_1990_p2[32'd19];

assign p_Result_498_fu_2064_p3 = ret_V_165_fu_2049_p2[32'd19];

assign p_Result_499_fu_778_p3 = r_V_reg_2367[32'd18];

assign p_Result_500_fu_913_p3 = r_V_492_reg_2378[32'd18];

assign p_Result_501_fu_1047_p3 = r_V_493_reg_2429[32'd18];

assign p_Result_502_fu_1177_p3 = ret_V_153_fu_1154_p2[32'd18];

assign p_Result_503_fu_1280_p3 = ret_V_154_fu_1257_p2[32'd18];

assign p_Result_504_fu_1387_p3 = r_V_496_reg_2505[32'd18];

assign p_Result_505_fu_1493_p3 = r_V_497_reg_2561[32'd18];

assign p_Result_506_fu_1573_p3 = r_V_498_reg_2572[32'd18];

assign p_Result_507_fu_1645_p3 = r_V_499_reg_2628[32'd18];

assign p_Result_508_fu_1707_p3 = r_V_500_reg_2639[32'd18];

assign p_Result_509_fu_1765_p3 = ret_V_160_fu_1742_p2[32'd18];

assign p_Result_510_fu_1828_p3 = r_V_502_reg_2695[32'd18];

assign p_Result_511_fu_1890_p3 = r_V_503_reg_2741[32'd18];

assign p_Result_512_fu_1952_p3 = r_V_504_reg_2752[32'd18];

assign p_Result_513_fu_2014_p3 = r_V_505_reg_2798[32'd18];

assign p_Result_514_fu_2072_p3 = ret_V_165_fu_2049_p2[32'd18];

assign p_Result_s_fu_770_p3 = ret_V_fu_754_p2[32'd19];

assign r_153_fu_812_p2 = ((trunc_ln727_164_reg_2384 != 18'd0) ? 1'b1 : 1'b0);

assign r_154_fu_941_p2 = ((trunc_ln727_165_reg_2435 != 18'd0) ? 1'b1 : 1'b0);

assign r_155_fu_946_p2 = ((trunc_ln727_166_reg_2445 != 18'd0) ? 1'b1 : 1'b0);

assign r_156_fu_1075_p2 = ((trunc_ln727_167_reg_2500 != 18'd0) ? 1'b1 : 1'b0);

assign r_157_fu_1080_p2 = ((trunc_ln727_168_reg_2511 != 18'd0) ? 1'b1 : 1'b0);

assign r_158_fu_1206_p2 = ((trunc_ln727_169_reg_2567 != 18'd0) ? 1'b1 : 1'b0);

assign r_159_fu_1211_p2 = ((trunc_ln727_170_reg_2578 != 18'd0) ? 1'b1 : 1'b0);

assign r_160_fu_1309_p2 = ((trunc_ln727_171_reg_2634 != 18'd0) ? 1'b1 : 1'b0);

assign r_161_fu_1314_p2 = ((trunc_ln727_172_reg_2645 != 18'd0) ? 1'b1 : 1'b0);

assign r_162_fu_1415_p2 = ((trunc_ln727_173_reg_2690 != 18'd0) ? 1'b1 : 1'b0);

assign r_163_fu_1420_p2 = ((trunc_ln727_174_reg_2701 != 18'd0) ? 1'b1 : 1'b0);

assign r_164_fu_1521_p2 = ((trunc_ln727_175_reg_2747 != 18'd0) ? 1'b1 : 1'b0);

assign r_165_fu_1526_p2 = ((trunc_ln727_176_reg_2758 != 18'd0) ? 1'b1 : 1'b0);

assign r_166_fu_1601_p2 = ((trunc_ln727_177_reg_2804 != 18'd0) ? 1'b1 : 1'b0);

assign r_167_fu_1606_p2 = ((trunc_ln727_178_reg_2814 != 18'd0) ? 1'b1 : 1'b0);

assign r_fu_785_p2 = ((trunc_ln727_reg_2373 != 18'd0) ? 1'b1 : 1'b0);

assign ret_V_151_fu_889_p2 = ($signed(lhs_314_fu_879_p3) + $signed(sext_ln1245_99_fu_886_p1));

assign ret_V_152_fu_1023_p2 = ($signed(lhs_316_fu_1013_p3) + $signed(sext_ln1245_100_fu_1020_p1));

assign ret_V_153_fu_1154_p2 = (lhs_318_fu_1147_p3 + r_V_494_reg_2440);

assign ret_V_154_fu_1257_p2 = (lhs_320_fu_1250_p3 + r_V_495_reg_2495);

assign ret_V_155_fu_1363_p2 = ($signed(lhs_322_fu_1353_p3) + $signed(sext_ln1245_101_fu_1360_p1));

assign ret_V_156_fu_1469_p2 = ($signed(lhs_324_fu_1459_p3) + $signed(sext_ln1245_102_fu_1466_p1));

assign ret_V_157_fu_1549_p2 = ($signed(lhs_326_fu_1539_p3) + $signed(sext_ln1245_103_fu_1546_p1));

assign ret_V_158_fu_1621_p2 = ($signed(lhs_328_fu_1611_p3) + $signed(sext_ln1245_104_fu_1618_p1));

assign ret_V_159_fu_1683_p2 = ($signed(lhs_330_fu_1673_p3) + $signed(sext_ln1245_105_fu_1680_p1));

assign ret_V_160_fu_1742_p2 = (lhs_332_fu_1735_p3 + r_V_501_reg_2685);

assign ret_V_161_fu_1804_p2 = ($signed(lhs_334_fu_1794_p3) + $signed(sext_ln1245_106_fu_1801_p1));

assign ret_V_162_fu_1866_p2 = ($signed(lhs_336_fu_1856_p3) + $signed(sext_ln1245_107_fu_1863_p1));

assign ret_V_163_fu_1928_p2 = ($signed(lhs_338_fu_1918_p3) + $signed(sext_ln1245_108_fu_1925_p1));

assign ret_V_164_fu_1990_p2 = ($signed(lhs_340_fu_1980_p3) + $signed(sext_ln1245_109_fu_1987_p1));

assign ret_V_165_fu_2049_p2 = (lhs_342_fu_2042_p3 + r_V_506_reg_2809);

assign ret_V_fu_754_p2 = ($signed(lhs_312_fu_743_p3) + $signed(sext_ln1245_fu_751_p1));

assign sext_ln1171_136_fu_641_p1 = $signed(aux2_V_153_reg_2252);

assign sext_ln1171_137_fu_690_p1 = $signed(aux2_V_154_reg_2257);

assign sext_ln1171_138_fu_703_p1 = $signed(aux2_V_155_reg_2262);

assign sext_ln1171_139_fu_829_p1 = $signed(aux2_V_156_reg_2267);

assign sext_ln1171_140_fu_842_p1 = $signed(aux2_V_157_reg_2272);

assign sext_ln1171_141_fu_963_p1 = $signed(aux2_V_158_reg_2277);

assign sext_ln1171_142_fu_976_p1 = $signed(aux2_V_159_reg_2282);

assign sext_ln1171_143_fu_1097_p1 = $signed(aux2_V_160_reg_2287);

assign sext_ln1171_144_fu_1110_p1 = $signed(aux2_V_161_reg_2292);

assign sext_ln1171_145_fu_1228_p1 = $signed(aux2_V_162_reg_2297);

assign sext_ln1171_146_fu_1241_p1 = $signed(aux2_V_163_reg_2302);

assign sext_ln1171_147_fu_1331_p1 = $signed(aux2_V_164_reg_2307);

assign sext_ln1171_148_fu_1344_p1 = $signed(aux2_V_165_reg_2312);

assign sext_ln1171_149_fu_1437_p1 = $signed(aux2_V_166_reg_2317);

assign sext_ln1171_150_fu_1450_p1 = $signed(aux2_V_167_reg_2322);

assign sext_ln1171_fu_628_p1 = $signed(aux2_V_reg_2247);

assign sext_ln1245_100_fu_1020_p1 = r_V_493_reg_2429;

assign sext_ln1245_101_fu_1360_p1 = r_V_496_reg_2505;

assign sext_ln1245_102_fu_1466_p1 = r_V_497_reg_2561;

assign sext_ln1245_103_fu_1546_p1 = r_V_498_reg_2572;

assign sext_ln1245_104_fu_1618_p1 = r_V_499_reg_2628;

assign sext_ln1245_105_fu_1680_p1 = r_V_500_reg_2639;

assign sext_ln1245_106_fu_1801_p1 = r_V_502_reg_2695;

assign sext_ln1245_107_fu_1863_p1 = r_V_503_reg_2741;

assign sext_ln1245_108_fu_1925_p1 = r_V_504_reg_2752;

assign sext_ln1245_109_fu_1987_p1 = r_V_505_reg_2798;

assign sext_ln1245_99_fu_886_p1 = r_V_492_reg_2378;

assign sext_ln1245_fu_751_p1 = r_V_reg_2367;

assign tmp_149_fu_554_p3 = {{56'd0}, {or_ln289_fu_548_p2}};

assign tmp_150_fu_573_p3 = {{56'd0}, {or_ln289_114_fu_568_p2}};

assign tmp_151_fu_587_p3 = {{56'd0}, {or_ln289_115_fu_582_p2}};

assign tmp_152_fu_601_p3 = {{56'd0}, {or_ln289_116_fu_596_p2}};

assign tmp_153_fu_615_p3 = {{56'd0}, {or_ln289_117_fu_610_p2}};

assign tmp_154_fu_655_p3 = {{56'd0}, {or_ln289_118_fu_650_p2}};

assign tmp_155_fu_669_p3 = {{56'd0}, {or_ln289_119_fu_664_p2}};

assign tmp_156_fu_720_p3 = {{56'd0}, {or_ln289_120_fu_715_p2}};

assign tmp_157_fu_734_p3 = {{56'd0}, {or_ln289_121_fu_729_p2}};

assign tmp_158_fu_856_p3 = {{56'd0}, {or_ln289_122_fu_851_p2}};

assign tmp_159_fu_870_p3 = {{56'd0}, {or_ln289_123_fu_865_p2}};

assign tmp_160_fu_990_p3 = {{56'd0}, {or_ln289_124_fu_985_p2}};

assign tmp_161_fu_1004_p3 = {{56'd0}, {or_ln289_125_fu_999_p2}};

assign tmp_162_fu_1124_p3 = {{56'd0}, {or_ln289_126_fu_1119_p2}};

assign tmp_163_fu_1138_p3 = {{56'd0}, {or_ln289_127_fu_1133_p2}};

assign tmp_s_fu_535_p3 = {{ap_sig_allocacmp_i_12}, {4'd0}};

assign trunc_ln727_164_fu_682_p1 = grp_fu_1872_p_dout0[17:0];

assign trunc_ln727_165_fu_817_p1 = grp_fu_1876_p_dout0[17:0];

assign trunc_ln727_166_fu_821_p1 = grp_fu_1896_p_dout0[17:0];

assign trunc_ln727_167_fu_951_p1 = grp_fu_1904_p_dout0[17:0];

assign trunc_ln727_168_fu_955_p1 = grp_fu_1880_p_dout0[17:0];

assign trunc_ln727_169_fu_1085_p1 = grp_fu_1892_p_dout0[17:0];

assign trunc_ln727_170_fu_1089_p1 = grp_fu_1884_p_dout0[17:0];

assign trunc_ln727_171_fu_1216_p1 = grp_fu_1900_p_dout0[17:0];

assign trunc_ln727_172_fu_1220_p1 = grp_fu_1908_p_dout0[17:0];

assign trunc_ln727_173_fu_1319_p1 = grp_fu_1912_p_dout0[17:0];

assign trunc_ln727_174_fu_1323_p1 = grp_fu_1888_p_dout0[17:0];

assign trunc_ln727_175_fu_1425_p1 = grp_fu_1916_p_dout0[17:0];

assign trunc_ln727_176_fu_1429_p1 = grp_fu_1972_p_dout0[17:0];

assign trunc_ln727_177_fu_1531_p1 = grp_fu_1920_p_dout0[17:0];

assign trunc_ln727_178_fu_1535_p1 = grp_fu_1980_p_dout0[17:0];

assign trunc_ln727_fu_678_p1 = grp_fu_1868_p_dout0[17:0];

assign zext_ln1168_123_fu_637_p1 = reg_486;

assign zext_ln1168_124_fu_686_p1 = reg_482;

assign zext_ln1168_125_fu_699_p1 = reg_486;

assign zext_ln1168_126_fu_825_p1 = reg_482;

assign zext_ln1168_127_fu_838_p1 = reg_486;

assign zext_ln1168_128_fu_959_p1 = reg_482;

assign zext_ln1168_129_fu_972_p1 = reg_486;

assign zext_ln1168_130_fu_1093_p1 = reg_482;

assign zext_ln1168_131_fu_1106_p1 = reg_486;

assign zext_ln1168_132_fu_1224_p1 = reg_482;

assign zext_ln1168_133_fu_1237_p1 = reg_486;

assign zext_ln1168_134_fu_1327_p1 = reg_482;

assign zext_ln1168_135_fu_1340_p1 = reg_486;

assign zext_ln1168_136_fu_1433_p1 = reg_482;

assign zext_ln1168_137_fu_1446_p1 = reg_486;

assign zext_ln1168_fu_624_p1 = reg_482;

assign zext_ln289_fu_543_p1 = tmp_s_fu_535_p3;

assign zext_ln415_136_fu_931_p1 = and_ln412_137_fu_925_p2;

assign zext_ln415_137_fu_1065_p1 = and_ln412_138_fu_1059_p2;

assign zext_ln415_138_fu_1196_p1 = and_ln412_139_fu_1190_p2;

assign zext_ln415_139_fu_1299_p1 = and_ln412_140_fu_1293_p2;

assign zext_ln415_140_fu_1405_p1 = and_ln412_141_fu_1399_p2;

assign zext_ln415_141_fu_1511_p1 = and_ln412_142_fu_1505_p2;

assign zext_ln415_142_fu_1591_p1 = and_ln412_143_fu_1585_p2;

assign zext_ln415_143_fu_1663_p1 = and_ln412_144_fu_1657_p2;

assign zext_ln415_144_fu_1725_p1 = and_ln412_145_fu_1719_p2;

assign zext_ln415_145_fu_1784_p1 = and_ln412_146_fu_1778_p2;

assign zext_ln415_146_fu_1846_p1 = and_ln412_147_fu_1840_p2;

assign zext_ln415_147_fu_1908_p1 = and_ln412_148_fu_1902_p2;

assign zext_ln415_148_fu_1970_p1 = and_ln412_149_fu_1964_p2;

assign zext_ln415_149_fu_2032_p1 = and_ln412_150_fu_2026_p2;

assign zext_ln415_150_fu_2091_p1 = and_ln412_151_fu_2085_p2;

assign zext_ln415_fu_802_p1 = and_ln412_fu_796_p2;

always @ (posedge ap_clk) begin
    tmp_s_reg_2129[3:0] <= 4'b0000;
end

endmodule //master_fix_dense1_fix_Pipeline_Dense1_Loop214
