

================================================================
== Vitis HLS Report for 'xfrgb2gray_720_1280_s'
================================================================
* Date:           Tue Jan 24 22:05:18 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        edge_canny_detector
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.221 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   921607|   921607|  9.216 ms|  9.216 ms|  921607|  921607|     none|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------+--------------+---------+---------+----------+----------+-----+-----+---------+
        |                             |              |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |           Instance          |    Module    |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------+--------------+---------+---------+----------+----------+-----+-----+---------+
        |call_ret_ExtractPixel_fu_74  |ExtractPixel  |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        +-----------------------------+--------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_23_1_VITIS_LOOP_25_2  |   921605|   921605|         7|          1|          1|  921600|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    3|       -|      -|    -|
|Expression       |        -|    -|       0|     36|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     80|    -|
|Register         |        -|    -|     121|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    3|     121|    148|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    1|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+--------------+---------+----+---+----+-----+
    |           Instance          |    Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------------+--------------+---------+----+---+----+-----+
    |call_ret_ExtractPixel_fu_74  |ExtractPixel  |        0|   0|  0|   0|    0|
    +-----------------------------+--------------+---------+----+---+----+-----+
    |Total                        |              |        0|   0|  0|   0|    0|
    +-----------------------------+--------------+---------+----+---+----+-----+

    * DSP: 
    +-------------------------------------+---------------------------------+--------------+
    |               Instance              |              Module             |  Expression  |
    +-------------------------------------+---------------------------------+--------------+
    |mac_muladd_8ns_13ns_22ns_22_4_1_U22  |mac_muladd_8ns_13ns_22ns_22_4_1  |  i0 + i1 * i2|
    |mac_muladd_8ns_16ns_22ns_23_4_1_U23  |mac_muladd_8ns_16ns_22ns_23_4_1  |  i0 + i1 * i2|
    |mul_mul_8ns_15ns_22_4_1_U21          |mul_mul_8ns_15ns_22_4_1          |       i0 * i1|
    +-------------------------------------+---------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln23_fu_80_p2                 |         +|   0|  0|  20|          20|           1|
    |ap_block_state3_pp0_stage0_iter1  |       and|   0|  0|   1|           1|           1|
    |ap_block_state8_pp0_stage0_iter6  |       and|   0|  0|   1|           1|           1|
    |icmp_ln23_fu_86_p2                |      icmp|   0|  0|   8|          20|          18|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   1|           1|           1|
    |ap_block_state1                   |        or|   0|  0|   1|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |       xor|   0|  0|   2|           2|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  36|          47|          26|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  17|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter6  |   9|          2|    1|          2|
    |gray_img_src_4207_blk_n  |   9|          2|    1|          2|
    |indvar_flatten_reg_63    |   9|          2|   20|         40|
    |real_start               |   9|          2|    1|          2|
    |rgb_img_src_4206_blk_n   |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  80|         18|   27|         56|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                      |   3|   0|    3|          0|
    |ap_done_reg                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6        |   1|   0|    1|          0|
    |icmp_ln23_reg_156              |   1|   0|    1|          0|
    |indvar_flatten_reg_63          |  20|   0|   20|          0|
    |rgb_V_1_reg_160                |   8|   0|    8|          0|
    |rgb_V_1_reg_160_pp0_iter2_reg  |   8|   0|    8|          0|
    |rgb_V_2_reg_165                |   8|   0|    8|          0|
    |start_once_reg                 |   1|   0|    1|          0|
    |icmp_ln23_reg_156              |  64|  32|    1|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 121|  32|   58|          0|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-----------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+--------------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  xfrgb2gray<720, 1280>|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  xfrgb2gray<720, 1280>|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  xfrgb2gray<720, 1280>|  return value|
|start_full_n              |   in|    1|  ap_ctrl_hs|  xfrgb2gray<720, 1280>|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  xfrgb2gray<720, 1280>|  return value|
|ap_continue               |   in|    1|  ap_ctrl_hs|  xfrgb2gray<720, 1280>|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  xfrgb2gray<720, 1280>|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  xfrgb2gray<720, 1280>|  return value|
|start_out                 |  out|    1|  ap_ctrl_hs|  xfrgb2gray<720, 1280>|  return value|
|start_write               |  out|    1|  ap_ctrl_hs|  xfrgb2gray<720, 1280>|  return value|
|rgb_img_src_4206_dout     |   in|   24|     ap_fifo|       rgb_img_src_4206|       pointer|
|rgb_img_src_4206_empty_n  |   in|    1|     ap_fifo|       rgb_img_src_4206|       pointer|
|rgb_img_src_4206_read     |  out|    1|     ap_fifo|       rgb_img_src_4206|       pointer|
|gray_img_src_4207_din     |  out|    8|     ap_fifo|      gray_img_src_4207|       pointer|
|gray_img_src_4207_full_n  |   in|    1|     ap_fifo|      gray_img_src_4207|       pointer|
|gray_img_src_4207_write   |  out|    1|     ap_fifo|      gray_img_src_4207|       pointer|
+--------------------------+-----+-----+------------+-----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 9 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 2 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.29>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gray_img_src_4207, void @empty_17, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %rgb_img_src_4206, void @empty_17, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.29ns)   --->   "%br_ln23 = br void" [source/edge_canny_detector.cpp:23]   --->   Operation 12 'br' 'br_ln23' <Predicate = true> <Delay = 1.29>

State 2 <SV = 1> <Delay = 2.02>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i20 0, void, i20 %add_ln23, void %.split2" [source/edge_canny_detector.cpp:23]   --->   Operation 13 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.58ns)   --->   "%add_ln23 = add i20 %indvar_flatten, i20 1" [source/edge_canny_detector.cpp:23]   --->   Operation 14 'add' 'add_ln23' <Predicate = true> <Delay = 1.58> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (2.02ns)   --->   "%icmp_ln23 = icmp_eq  i20 %indvar_flatten, i20 921600" [source/edge_canny_detector.cpp:23]   --->   Operation 15 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 2.02> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %icmp_ln23, void %.split2, void" [source/edge_canny_detector.cpp:23]   --->   Operation 16 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.22>
ST_3 : Operation 17 [1/1] (3.40ns)   --->   "%tmp_V = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %rgb_img_src_4206" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 17 'read' 'tmp_V' <Predicate = (!icmp_ln23)> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%call_ret = call i24 @ExtractPixel, i24 %tmp_V" [source/edge_canny_detector.cpp:29]   --->   Operation 18 'call' 'call_ret' <Predicate = (!icmp_ln23)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%rgb_V_0 = extractvalue i24 %call_ret" [source/edge_canny_detector.cpp:29]   --->   Operation 19 'extractvalue' 'rgb_V_0' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%rgb_V_1 = extractvalue i24 %call_ret" [source/edge_canny_detector.cpp:29]   --->   Operation 20 'extractvalue' 'rgb_V_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%rgb_V_2 = extractvalue i24 %call_ret" [source/edge_canny_detector.cpp:29]   --->   Operation 21 'extractvalue' 'rgb_V_2' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln852 = zext i8 %rgb_V_0" [source/imgproc/xf_cvt_color_utils.hpp:852]   --->   Operation 22 'zext' 'zext_ln852' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 23 [4/4] (1.82ns) (root node of the DSP)   --->   "%mul_ln852 = mul i22 %zext_ln852, i22 9798" [source/imgproc/xf_cvt_color_utils.hpp:852]   --->   Operation 23 'mul' 'mul_ln852' <Predicate = (!icmp_ln23)> <Delay = 1.82> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 1.82>
ST_4 : Operation 24 [3/4] (1.82ns) (root node of the DSP)   --->   "%mul_ln852 = mul i22 %zext_ln852, i22 9798" [source/imgproc/xf_cvt_color_utils.hpp:852]   --->   Operation 24 'mul' 'mul_ln852' <Predicate = (!icmp_ln23)> <Delay = 1.82> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln852_2 = zext i8 %rgb_V_2" [source/imgproc/xf_cvt_color_utils.hpp:852]   --->   Operation 25 'zext' 'zext_ln852_2' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 26 [3/3] (0.98ns) (grouped into DSP with root node add_ln852)   --->   "%mul_ln852_2 = mul i20 %zext_ln852_2, i20 3736" [source/imgproc/xf_cvt_color_utils.hpp:852]   --->   Operation 26 'mul' 'mul_ln852_2' <Predicate = (!icmp_ln23)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 1.82>
ST_5 : Operation 27 [2/4] (1.82ns) (root node of the DSP)   --->   "%mul_ln852 = mul i22 %zext_ln852, i22 9798" [source/imgproc/xf_cvt_color_utils.hpp:852]   --->   Operation 27 'mul' 'mul_ln852' <Predicate = (!icmp_ln23)> <Delay = 1.82> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln852_1 = zext i8 %rgb_V_1" [source/imgproc/xf_cvt_color_utils.hpp:852]   --->   Operation 28 'zext' 'zext_ln852_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 29 [3/3] (0.98ns) (grouped into DSP with root node GRAY)   --->   "%mul_ln852_1 = mul i23 %zext_ln852_1, i23 19235" [source/imgproc/xf_cvt_color_utils.hpp:852]   --->   Operation 29 'mul' 'mul_ln852_1' <Predicate = (!icmp_ln23)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 30 [2/3] (0.98ns) (grouped into DSP with root node add_ln852)   --->   "%mul_ln852_2 = mul i20 %zext_ln852_2, i20 3736" [source/imgproc/xf_cvt_color_utils.hpp:852]   --->   Operation 30 'mul' 'mul_ln852_2' <Predicate = (!icmp_ln23)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 1.76>
ST_6 : Operation 31 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln852 = mul i22 %zext_ln852, i22 9798" [source/imgproc/xf_cvt_color_utils.hpp:852]   --->   Operation 31 'mul' 'mul_ln852' <Predicate = (!icmp_ln23)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 32 [2/3] (0.98ns) (grouped into DSP with root node GRAY)   --->   "%mul_ln852_1 = mul i23 %zext_ln852_1, i23 19235" [source/imgproc/xf_cvt_color_utils.hpp:852]   --->   Operation 32 'mul' 'mul_ln852_1' <Predicate = (!icmp_ln23)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 33 [1/3] (0.00ns) (grouped into DSP with root node add_ln852)   --->   "%mul_ln852_2 = mul i20 %zext_ln852_2, i20 3736" [source/imgproc/xf_cvt_color_utils.hpp:852]   --->   Operation 33 'mul' 'mul_ln852_2' <Predicate = (!icmp_ln23)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 34 [1/1] (0.00ns) (grouped into DSP with root node add_ln852)   --->   "%zext_ln852_3 = zext i20 %mul_ln852_2" [source/imgproc/xf_cvt_color_utils.hpp:852]   --->   Operation 34 'zext' 'zext_ln852_3' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 35 [2/2] (1.76ns) (root node of the DSP)   --->   "%add_ln852 = add i22 %mul_ln852, i22 %zext_ln852_3" [source/imgproc/xf_cvt_color_utils.hpp:852]   --->   Operation 35 'add' 'add_ln852' <Predicate = (!icmp_ln23)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 3.52>
ST_7 : Operation 36 [1/3] (0.00ns) (grouped into DSP with root node GRAY)   --->   "%mul_ln852_1 = mul i23 %zext_ln852_1, i23 19235" [source/imgproc/xf_cvt_color_utils.hpp:852]   --->   Operation 36 'mul' 'mul_ln852_1' <Predicate = (!icmp_ln23)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 37 [1/2] (1.76ns) (root node of the DSP)   --->   "%add_ln852 = add i22 %mul_ln852, i22 %zext_ln852_3" [source/imgproc/xf_cvt_color_utils.hpp:852]   --->   Operation 37 'add' 'add_ln852' <Predicate = (!icmp_ln23)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln852_4 = zext i22 %add_ln852" [source/imgproc/xf_cvt_color_utils.hpp:852]   --->   Operation 38 'zext' 'zext_ln852_4' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_7 : Operation 39 [2/2] (1.76ns) (root node of the DSP)   --->   "%GRAY = add i23 %zext_ln852_4, i23 %mul_ln852_1" [source/imgproc/xf_cvt_color_utils.hpp:852]   --->   Operation 39 'add' 'GRAY' <Predicate = (!icmp_ln23)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 5.16>
ST_8 : Operation 40 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_23_1_VITIS_LOOP_25_2_str"   --->   Operation 40 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 41 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 921600, i64 921600, i64 921600"   --->   Operation 41 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 42 [1/1] (0.00ns)   --->   "%specpipeline_ln19 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_5" [source/edge_canny_detector.cpp:19]   --->   Operation 42 'specpipeline' 'specpipeline_ln19' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 43 [1/1] (0.00ns)   --->   "%specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [source/edge_canny_detector.cpp:19]   --->   Operation 43 'specloopname' 'specloopname_ln19' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 44 [1/2] (1.76ns) (root node of the DSP)   --->   "%GRAY = add i23 %zext_ln852_4, i23 %mul_ln852_1" [source/imgproc/xf_cvt_color_utils.hpp:852]   --->   Operation 44 'add' 'GRAY' <Predicate = (!icmp_ln23)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 45 [1/1] (0.00ns)   --->   "%gray_packed_V = partselect i8 @_ssdm_op_PartSelect.i8.i23.i32.i32, i23 %GRAY, i32 15, i32 22" [source/imgproc/xf_cvt_color_utils.hpp:745]   --->   Operation 45 'partselect' 'gray_packed_V' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 46 [1/1] (3.40ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %gray_img_src_4207, i8 %gray_packed_V" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 46 'write' 'write_ln174' <Predicate = (!icmp_ln23)> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_8 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 47 'br' 'br_ln0' <Predicate = (!icmp_ln23)> <Delay = 0.00>

State 9 <SV = 2> <Delay = 0.00>
ST_9 : Operation 48 [1/1] (0.00ns)   --->   "%ret_ln35 = ret" [source/edge_canny_detector.cpp:35]   --->   Operation 48 'ret' 'ret_ln35' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ rgb_img_src_4206]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ gray_img_src_4207]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0     (specinterface    ) [ 0000000000]
specinterface_ln0     (specinterface    ) [ 0000000000]
br_ln23               (br               ) [ 0111111110]
indvar_flatten        (phi              ) [ 0010000000]
add_ln23              (add              ) [ 0111111110]
icmp_ln23             (icmp             ) [ 0011111110]
br_ln23               (br               ) [ 0000000000]
tmp_V                 (read             ) [ 0000000000]
call_ret              (call             ) [ 0000000000]
rgb_V_0               (extractvalue     ) [ 0000000000]
rgb_V_1               (extractvalue     ) [ 0010110000]
rgb_V_2               (extractvalue     ) [ 0010100000]
zext_ln852            (zext             ) [ 0010111000]
zext_ln852_2          (zext             ) [ 0010011000]
zext_ln852_1          (zext             ) [ 0010001100]
mul_ln852             (mul              ) [ 0010000100]
mul_ln852_2           (mul              ) [ 0000000000]
zext_ln852_3          (zext             ) [ 0010000100]
mul_ln852_1           (mul              ) [ 0010000010]
add_ln852             (add              ) [ 0000000000]
zext_ln852_4          (zext             ) [ 0010000010]
specloopname_ln0      (specloopname     ) [ 0000000000]
speclooptripcount_ln0 (speclooptripcount) [ 0000000000]
specpipeline_ln19     (specpipeline     ) [ 0000000000]
specloopname_ln19     (specloopname     ) [ 0000000000]
GRAY                  (add              ) [ 0000000000]
gray_packed_V         (partselect       ) [ 0000000000]
write_ln174           (write            ) [ 0000000000]
br_ln0                (br               ) [ 0111111110]
ret_ln35              (ret              ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="rgb_img_src_4206">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rgb_img_src_4206"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gray_img_src_4207">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gray_img_src_4207"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i24P0A"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ExtractPixel"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_23_1_VITIS_LOOP_25_2_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i23.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="tmp_V_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="24" slack="0"/>
<pin id="52" dir="0" index="1" bw="24" slack="0"/>
<pin id="53" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/3 "/>
</bind>
</comp>

<comp id="56" class="1004" name="write_ln174_write_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="0" slack="0"/>
<pin id="58" dir="0" index="1" bw="8" slack="0"/>
<pin id="59" dir="0" index="2" bw="8" slack="0"/>
<pin id="60" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/8 "/>
</bind>
</comp>

<comp id="63" class="1005" name="indvar_flatten_reg_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="20" slack="1"/>
<pin id="65" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="67" class="1004" name="indvar_flatten_phi_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="1" slack="1"/>
<pin id="69" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="70" dir="0" index="2" bw="20" slack="0"/>
<pin id="71" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="72" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="74" class="1004" name="call_ret_ExtractPixel_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="24" slack="0"/>
<pin id="76" dir="0" index="1" bw="24" slack="0"/>
<pin id="77" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/3 "/>
</bind>
</comp>

<comp id="80" class="1004" name="add_ln23_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="20" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="icmp_ln23_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="20" slack="0"/>
<pin id="88" dir="0" index="1" bw="20" slack="0"/>
<pin id="89" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="rgb_V_0_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="24" slack="0"/>
<pin id="94" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="rgb_V_0/3 "/>
</bind>
</comp>

<comp id="96" class="1004" name="rgb_V_1_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="24" slack="0"/>
<pin id="98" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="rgb_V_1/3 "/>
</bind>
</comp>

<comp id="100" class="1004" name="rgb_V_2_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="24" slack="0"/>
<pin id="102" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="rgb_V_2/3 "/>
</bind>
</comp>

<comp id="104" class="1004" name="zext_ln852_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="8" slack="0"/>
<pin id="106" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln852/3 "/>
</bind>
</comp>

<comp id="108" class="1004" name="zext_ln852_2_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="8" slack="1"/>
<pin id="110" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln852_2/4 "/>
</bind>
</comp>

<comp id="111" class="1004" name="zext_ln852_1_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="8" slack="2"/>
<pin id="113" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln852_1/5 "/>
</bind>
</comp>

<comp id="114" class="1004" name="zext_ln852_4_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="22" slack="0"/>
<pin id="116" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln852_4/7 "/>
</bind>
</comp>

<comp id="117" class="1004" name="gray_packed_V_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="8" slack="0"/>
<pin id="119" dir="0" index="1" bw="23" slack="0"/>
<pin id="120" dir="0" index="2" bw="5" slack="0"/>
<pin id="121" dir="0" index="3" bw="6" slack="0"/>
<pin id="122" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="gray_packed_V/8 "/>
</bind>
</comp>

<comp id="127" class="1007" name="grp_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="8" slack="0"/>
<pin id="129" dir="0" index="1" bw="22" slack="0"/>
<pin id="130" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln852/3 "/>
</bind>
</comp>

<comp id="133" class="1007" name="grp_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="8" slack="0"/>
<pin id="135" dir="0" index="1" bw="20" slack="0"/>
<pin id="136" dir="0" index="2" bw="22" slack="0"/>
<pin id="137" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln852_2/4 zext_ln852_3/6 add_ln852/6 "/>
</bind>
</comp>

<comp id="142" class="1007" name="grp_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="8" slack="0"/>
<pin id="144" dir="0" index="1" bw="23" slack="0"/>
<pin id="145" dir="0" index="2" bw="22" slack="0"/>
<pin id="146" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln852_1/5 GRAY/7 "/>
</bind>
</comp>

<comp id="151" class="1005" name="add_ln23_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="20" slack="0"/>
<pin id="153" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opset="add_ln23 "/>
</bind>
</comp>

<comp id="156" class="1005" name="icmp_ln23_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="1"/>
<pin id="158" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln23 "/>
</bind>
</comp>

<comp id="160" class="1005" name="rgb_V_1_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="8" slack="2"/>
<pin id="162" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="rgb_V_1 "/>
</bind>
</comp>

<comp id="165" class="1005" name="rgb_V_2_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="8" slack="1"/>
<pin id="167" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="rgb_V_2 "/>
</bind>
</comp>

<comp id="170" class="1005" name="zext_ln852_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="22" slack="1"/>
<pin id="172" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln852 "/>
</bind>
</comp>

<comp id="175" class="1005" name="zext_ln852_2_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="20" slack="1"/>
<pin id="177" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln852_2 "/>
</bind>
</comp>

<comp id="180" class="1005" name="zext_ln852_1_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="23" slack="1"/>
<pin id="182" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln852_1 "/>
</bind>
</comp>

<comp id="185" class="1005" name="mul_ln852_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="22" slack="1"/>
<pin id="187" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln852 "/>
</bind>
</comp>

<comp id="190" class="1005" name="zext_ln852_4_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="23" slack="1"/>
<pin id="192" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln852_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="54"><net_src comp="18" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="0" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="61"><net_src comp="48" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="2" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="12" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="73"><net_src comp="63" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="78"><net_src comp="20" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="50" pin="2"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="67" pin="4"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="14" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="67" pin="4"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="16" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="95"><net_src comp="74" pin="2"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="74" pin="2"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="74" pin="2"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="92" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="123"><net_src comp="42" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="124"><net_src comp="44" pin="0"/><net_sink comp="117" pin=2"/></net>

<net id="125"><net_src comp="46" pin="0"/><net_sink comp="117" pin=3"/></net>

<net id="126"><net_src comp="117" pin="4"/><net_sink comp="56" pin=2"/></net>

<net id="131"><net_src comp="104" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="132"><net_src comp="22" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="138"><net_src comp="108" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="24" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="140"><net_src comp="127" pin="2"/><net_sink comp="133" pin=2"/></net>

<net id="141"><net_src comp="133" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="147"><net_src comp="111" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="26" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="149"><net_src comp="114" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="150"><net_src comp="142" pin="3"/><net_sink comp="117" pin=1"/></net>

<net id="154"><net_src comp="80" pin="2"/><net_sink comp="151" pin=0"/></net>

<net id="155"><net_src comp="151" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="159"><net_src comp="86" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="96" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="164"><net_src comp="160" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="168"><net_src comp="100" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="169"><net_src comp="165" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="173"><net_src comp="104" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="178"><net_src comp="108" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="179"><net_src comp="175" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="183"><net_src comp="111" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="188"><net_src comp="127" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="193"><net_src comp="114" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="142" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gray_img_src_4207 | {8 }
 - Input state : 
	Port: xfrgb2gray<720, 1280> : rgb_img_src_4206 | {3 }
  - Chain level:
	State 1
	State 2
		add_ln23 : 1
		icmp_ln23 : 1
		br_ln23 : 2
	State 3
		rgb_V_0 : 1
		rgb_V_1 : 1
		rgb_V_2 : 1
		zext_ln852 : 2
		mul_ln852 : 3
	State 4
		mul_ln852_2 : 1
	State 5
		mul_ln852_1 : 1
	State 6
		zext_ln852_3 : 1
		add_ln852 : 2
	State 7
		zext_ln852_4 : 1
		GRAY : 2
	State 8
		gray_packed_V : 1
		write_ln174 : 2
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|    add   |        add_ln23_fu_80       |    0    |    0    |    20   |
|----------|-----------------------------|---------|---------|---------|
|   icmp   |       icmp_ln23_fu_86       |    0    |    0    |    8    |
|----------|-----------------------------|---------|---------|---------|
|  muladd  |          grp_fu_133         |    1    |    0    |    0    |
|          |          grp_fu_142         |    1    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|    mul   |          grp_fu_127         |    1    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   read   |       tmp_V_read_fu_50      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   write  |   write_ln174_write_fu_56   |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   call   | call_ret_ExtractPixel_fu_74 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        rgb_V_0_fu_92        |    0    |    0    |    0    |
|extractvalue|        rgb_V_1_fu_96        |    0    |    0    |    0    |
|          |        rgb_V_2_fu_100       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      zext_ln852_fu_104      |    0    |    0    |    0    |
|   zext   |     zext_ln852_2_fu_108     |    0    |    0    |    0    |
|          |     zext_ln852_1_fu_111     |    0    |    0    |    0    |
|          |     zext_ln852_4_fu_114     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|partselect|     gray_packed_V_fu_117    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    3    |    0    |    28   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|   add_ln23_reg_151  |   20   |
|  icmp_ln23_reg_156  |    1   |
|indvar_flatten_reg_63|   20   |
|  mul_ln852_reg_185  |   22   |
|   rgb_V_1_reg_160   |    8   |
|   rgb_V_2_reg_165   |    8   |
| zext_ln852_1_reg_180|   23   |
| zext_ln852_2_reg_175|   20   |
| zext_ln852_4_reg_190|   23   |
|  zext_ln852_reg_170 |   22   |
+---------------------+--------+
|        Total        |   167  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_127 |  p0  |   2  |   8  |   16   ||    9    |
| grp_fu_133 |  p0  |   3  |   8  |   24   ||    13   |
| grp_fu_142 |  p0  |   3  |   8  |   24   ||    13   |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   64   || 3.94814 ||    35   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |    0   |   28   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   35   |
|  Register |    -   |    -   |   167  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    3   |   167  |   63   |
+-----------+--------+--------+--------+--------+
