<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>DesignWare USB 2.0 OTG Controller (DWC_otg) Device Driver: dwc_otg_dev_if Struct Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.4.7 -->
<div class="tabs">
  <ul>
    <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
    <li id="current"><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
    <li><a href="files.html"><span>Files</span></a></li>
    <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
  </ul></div>
<div class="tabs">
  <ul>
    <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
    <li><a href="functions.html"><span>Data&nbsp;Fields</span></a></li>
  </ul></div>
<h1>dwc_otg_dev_if Struct Reference</h1><!-- doxytag: class="dwc_otg_dev_if" -->The <a class="el" href="structdwc__otg__dev__if.html">dwc_otg_dev_if</a> structure contains information needed to manage the DWC_otg controller acting in device mode.  
<a href="#_details">More...</a>
<p>
<code>#include &lt;<a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>&gt;</code>
<p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Data Fields</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="structdwc__otg__dev__global__regs.html">dwc_otg_device_global_regs_t</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__dev__if.html#e261921bab2e67ccc69007fc485d7f82">dev_global_regs</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Pointer to device Global registers.  <a href="#e261921bab2e67ccc69007fc485d7f82"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="7329ead96344810d718f63738b54a4ca"></a><!-- doxytag: member="dwc_otg_dev_if::in_ep_regs" ref="7329ead96344810d718f63738b54a4ca" args="[MAX_EPS_CHANNELS]" -->
<a class="el" href="structdwc__otg__dev__in__ep__regs.html">dwc_otg_dev_in_ep_regs_t</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__dev__if.html#7329ead96344810d718f63738b54a4ca">in_ep_regs</a> [MAX_EPS_CHANNELS]</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Device Logical IN Endpoint-Specific Registers 900h-AFCh. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="9cc0e6b18b00e44c5d4b46a8ff460384"></a><!-- doxytag: member="dwc_otg_dev_if::out_ep_regs" ref="9cc0e6b18b00e44c5d4b46a8ff460384" args="[MAX_EPS_CHANNELS]" -->
<a class="el" href="structdwc__otg__dev__out__ep__regs.html">dwc_otg_dev_out_ep_regs_t</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__dev__if.html#9cc0e6b18b00e44c5d4b46a8ff460384">out_ep_regs</a> [MAX_EPS_CHANNELS]</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Device Logical OUT Endpoint-Specific Registers B00h-CFCh. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="8a602da4cbdc4fc88c785471426ed63c"></a><!-- doxytag: member="dwc_otg_dev_if::speed" ref="8a602da4cbdc4fc88c785471426ed63c" args="" -->
uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__dev__if.html#8a602da4cbdc4fc88c785471426ed63c">speed</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Device Speed 0: Unknown, 1: LS, 2:FS, 3: HS. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="4fae9bc1293bf2e58966c38fa5b98822"></a><!-- doxytag: member="dwc_otg_dev_if::num_in_eps" ref="4fae9bc1293bf2e58966c38fa5b98822" args="" -->
uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__dev__if.html#4fae9bc1293bf2e58966c38fa5b98822">num_in_eps</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Number # of Tx EP range: 0-15 exept ep0. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="2f0e01cdc605623f591963fc83c8dc73"></a><!-- doxytag: member="dwc_otg_dev_if::num_out_eps" ref="2f0e01cdc605623f591963fc83c8dc73" args="" -->
uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__dev__if.html#2f0e01cdc605623f591963fc83c8dc73">num_out_eps</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Number # of Rx EP range: 0-15 exept ep 0. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="817a953b04c45cf346d7a7d6fc274150"></a><!-- doxytag: member="dwc_otg_dev_if::perio_tx_fifo_size" ref="817a953b04c45cf346d7a7d6fc274150" args="[MAX_PERIO_FIFOS]" -->
uint16_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__dev__if.html#817a953b04c45cf346d7a7d6fc274150">perio_tx_fifo_size</a> [MAX_PERIO_FIFOS]</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Size of periodic FIFOs (Bytes). <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="ea32a81a3c0a752e6d6274f8fd6faef9"></a><!-- doxytag: member="dwc_otg_dev_if::tx_fifo_size" ref="ea32a81a3c0a752e6d6274f8fd6faef9" args="[MAX_TX_FIFOS]" -->
uint16_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__dev__if.html#ea32a81a3c0a752e6d6274f8fd6faef9">tx_fifo_size</a> [MAX_TX_FIFOS]</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Size of Tx FIFOs (Bytes). <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="839ada1cbeff50af91f5db00f4b36ec4"></a><!-- doxytag: member="dwc_otg_dev_if::rx_thr_en" ref="839ada1cbeff50af91f5db00f4b36ec4" args="" -->
uint16_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__dev__if.html#839ada1cbeff50af91f5db00f4b36ec4">rx_thr_en</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Thresholding enable flags and length varaiables. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="76af117a05ad95e5e5c534a1afcdae22"></a><!-- doxytag: member="dwc_otg_dev_if::iso_tx_thr_en" ref="76af117a05ad95e5e5c534a1afcdae22" args="" -->
uint16_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__dev__if.html#76af117a05ad95e5e5c534a1afcdae22">iso_tx_thr_en</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="c4c1cdbb40f37e3403d62ae00b4819eb"></a><!-- doxytag: member="dwc_otg_dev_if::non_iso_tx_thr_en" ref="c4c1cdbb40f37e3403d62ae00b4819eb" args="" -->
uint16_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__dev__if.html#c4c1cdbb40f37e3403d62ae00b4819eb">non_iso_tx_thr_en</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="e1ec98fc03446d7e172572a973107d62"></a><!-- doxytag: member="dwc_otg_dev_if::rx_thr_length" ref="e1ec98fc03446d7e172572a973107d62" args="" -->
uint16_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__dev__if.html#e1ec98fc03446d7e172572a973107d62">rx_thr_length</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="55206f9ce7b0c2614e2c534d01acd6c4"></a><!-- doxytag: member="dwc_otg_dev_if::tx_thr_length" ref="55206f9ce7b0c2614e2c534d01acd6c4" args="" -->
uint16_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__dev__if.html#55206f9ce7b0c2614e2c534d01acd6c4">tx_thr_length</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="fb3d3353afd5f9d08a8e49c48158cfb7"></a><!-- doxytag: member="dwc_otg_dev_if::dma_setup_desc_addr" ref="fb3d3353afd5f9d08a8e49c48158cfb7" args="[2]" -->
dwc_dma_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__dev__if.html#fb3d3353afd5f9d08a8e49c48158cfb7">dma_setup_desc_addr</a> [2]</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">2 descriptors for SETUP packets <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="f149a6cbedd5f180ff033caeee6f527e"></a><!-- doxytag: member="dwc_otg_dev_if::setup_desc_addr" ref="f149a6cbedd5f180ff033caeee6f527e" args="[2]" -->
<a class="el" href="structdwc__otg__dev__dma__desc.html">dwc_otg_dev_dma_desc_t</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__dev__if.html#f149a6cbedd5f180ff033caeee6f527e">setup_desc_addr</a> [2]</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="ade28f08143342505c705db1fc0865a9"></a><!-- doxytag: member="dwc_otg_dev_if::psetup" ref="ade28f08143342505c705db1fc0865a9" args="" -->
<a class="el" href="structdwc__otg__dev__dma__desc.html">dwc_otg_dev_dma_desc_t</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__dev__if.html#ade28f08143342505c705db1fc0865a9">psetup</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Pointer to Descriptor with latest SETUP packet. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="dd45f3935b2ebb171de8da70cddd6935"></a><!-- doxytag: member="dwc_otg_dev_if::setup_desc_index" ref="dd45f3935b2ebb171de8da70cddd6935" args="" -->
uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__dev__if.html#dd45f3935b2ebb171de8da70cddd6935">setup_desc_index</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Index of current SETUP handler descriptor. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="ba2f5eede8b3deaaec8882baeea6a35b"></a><!-- doxytag: member="dwc_otg_dev_if::dma_in_desc_addr" ref="ba2f5eede8b3deaaec8882baeea6a35b" args="" -->
dwc_dma_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__dev__if.html#ba2f5eede8b3deaaec8882baeea6a35b">dma_in_desc_addr</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Descriptor for Data In or Status In phases. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="99f44e328bbb4401aabd8e2708853238"></a><!-- doxytag: member="dwc_otg_dev_if::in_desc_addr" ref="99f44e328bbb4401aabd8e2708853238" args="" -->
<a class="el" href="structdwc__otg__dev__dma__desc.html">dwc_otg_dev_dma_desc_t</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__dev__if.html#99f44e328bbb4401aabd8e2708853238">in_desc_addr</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="3829a415bbaf0f5c3e29b1a9f3cf546b"></a><!-- doxytag: member="dwc_otg_dev_if::dma_out_desc_addr" ref="3829a415bbaf0f5c3e29b1a9f3cf546b" args="" -->
dwc_dma_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__dev__if.html#3829a415bbaf0f5c3e29b1a9f3cf546b">dma_out_desc_addr</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Descriptor for Data Out or Status Out phases. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="8cc9be8ccaba2ef93b02b34ba7b26bad"></a><!-- doxytag: member="dwc_otg_dev_if::out_desc_addr" ref="8cc9be8ccaba2ef93b02b34ba7b26bad" args="" -->
<a class="el" href="structdwc__otg__dev__dma__desc.html">dwc_otg_dev_dma_desc_t</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__dev__if.html#8cc9be8ccaba2ef93b02b34ba7b26bad">out_desc_addr</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="aaabcd21be1be15804b0cf49119ce883"></a><!-- doxytag: member="dwc_otg_dev_if::spd" ref="aaabcd21be1be15804b0cf49119ce883" args="" -->
uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__dev__if.html#aaabcd21be1be15804b0cf49119ce883">spd</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Setup Packet Detected - if set clear NAK when queueing. <br></td></tr>
</table>
<hr><a name="_details"></a><h2>Detailed Description</h2>
The <a class="el" href="structdwc__otg__dev__if.html">dwc_otg_dev_if</a> structure contains information needed to manage the DWC_otg controller acting in device mode. 
<p>
It represents the programming view of the device-specific aspects of the controller. 
<p>

<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l01554">1554</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.<hr><h2>Field Documentation</h2>
<a class="anchor" name="e261921bab2e67ccc69007fc485d7f82"></a><!-- doxytag: member="dwc_otg_dev_if::dev_global_regs" ref="e261921bab2e67ccc69007fc485d7f82" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structdwc__otg__dev__global__regs.html">dwc_otg_device_global_regs_t</a>* <a class="el" href="structdwc__otg__dev__if.html#e261921bab2e67ccc69007fc485d7f82">dwc_otg_dev_if::dev_global_regs</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Pointer to device Global registers. 
<p>
Device Global Registers starting at offset 800h 
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l01558">1558</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.
</div>
</div><p>
<hr>The documentation for this struct was generated from the following file:<ul>
<li><a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a></ul>
<hr size="1"><address style="align: right;"><small>Generated on Tue May 5 02:22:49 2009 for DesignWare USB 2.0 OTG Controller (DWC_otg) Device Driver by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.4.7 </small></address>
</body>
</html>
