// Seed: 103209455
`timescale 1ps / 1 ps
module module_0 (
    input logic id_0,
    input logic id_1,
    input id_2,
    output id_3,
    inout logic id_4,
    inout logic id_5,
    input id_6,
    output id_7,
    input id_8,
    input id_9,
    input logic id_10,
    input logic id_11,
    input id_12,
    input id_13,
    output real id_14,
    input id_15,
    input id_16,
    input logic id_17,
    input id_18,
    input logic id_19,
    input id_20,
    input id_21,
    output logic id_22
);
  assign id_5 = id_12;
  always @(*) id_4 = id_10;
  logic id_23;
  type_37(
      1, 1
  );
  logic id_24;
  logic id_25, id_26;
  type_40(
      1'b0, id_3
  );
endmodule
