{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1646496114438 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646496114438 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar  6 01:01:54 2022 " "Processing started: Sun Mar  6 01:01:54 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1646496114438 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496114438 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bus_test -c bus_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off bus_test -c bus_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496114438 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1646496114987 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "12 " "Parallel compilation is enabled and will use up to 12 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1646496114987 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "bus_test.qsys " "Elaborating Platform Designer system entity \"bus_test.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646496121012 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.06.01:02:03 Progress: Loading bus_test/bus_test.qsys " "2022.03.06.01:02:03 Progress: Loading bus_test/bus_test.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496123398 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.06.01:02:04 Progress: Reading input file " "2022.03.06.01:02:04 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496124073 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.06.01:02:04 Progress: Adding clk_0 \[clock_source 21.1\] " "2022.03.06.01:02:04 Progress: Adding clk_0 \[clock_source 21.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496124121 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.06.01:02:04 Progress: Parameterizing module clk_0 " "2022.03.06.01:02:04 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496124451 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.06.01:02:04 Progress: Adding simple_soma_0 \[simple_soma 1.0.1\] " "2022.03.06.01:02:04 Progress: Adding simple_soma_0 \[simple_soma 1.0.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496124452 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.06.01:02:04 Progress: Parameterizing module simple_soma_0 " "2022.03.06.01:02:04 Progress: Parameterizing module simple_soma_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496124527 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.06.01:02:04 Progress: Adding simple_synapse_0 \[simple_synapse 1.0.1\] " "2022.03.06.01:02:04 Progress: Adding simple_synapse_0 \[simple_synapse 1.0.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496124528 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.06.01:02:04 Progress: Parameterizing module simple_synapse_0 " "2022.03.06.01:02:04 Progress: Parameterizing module simple_synapse_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496124693 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.06.01:02:04 Progress: Building connections " "2022.03.06.01:02:04 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496124693 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.06.01:02:04 Progress: Parameterizing connections " "2022.03.06.01:02:04 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496124707 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.06.01:02:04 Progress: Validating " "2022.03.06.01:02:04 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496124708 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.06.01:02:04 Progress: Done reading input file " "2022.03.06.01:02:04 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496124745 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Bus_test: Generating bus_test \"bus_test\" for QUARTUS_SYNTH " "Bus_test: Generating bus_test \"bus_test\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496125786 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master simple_soma_0.m_spike and slave simple_synapse_0.s_spike because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide. " "Interconnect is inserted between master simple_soma_0.m_spike and slave simple_synapse_0.s_spike because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496126892 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master simple_soma_0.m_synapse and slave simple_synapse_0.s_synapse because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide. " "Interconnect is inserted between master simple_soma_0.m_synapse and slave simple_synapse_0.s_synapse because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496128168 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master simple_soma_0.m_time and slave simple_synapse_0.s_time because the master has address signal 1 bit wide, but the slave is 8 bit wide. " "Interconnect is inserted between master simple_soma_0.m_time and slave simple_synapse_0.s_time because the master has address signal 1 bit wide, but the slave is 8 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496129284 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master simple_soma_0.m_time and slave simple_synapse_0.s_time because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide. " "Interconnect is inserted between master simple_soma_0.m_time and slave simple_synapse_0.s_time because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496129284 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Simple_soma_0: \"bus_test\" instantiated simple_soma \"simple_soma_0\" " "Simple_soma_0: \"bus_test\" instantiated simple_soma \"simple_soma_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496132136 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Simple_synapse_0: \"bus_test\" instantiated simple_synapse \"simple_synapse_0\" " "Simple_synapse_0: \"bus_test\" instantiated simple_synapse \"simple_synapse_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496132138 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"bus_test\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"bus_test\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496133743 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_1: \"bus_test\" instantiated altera_mm_interconnect \"mm_interconnect_1\" " "Mm_interconnect_1: \"bus_test\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496135367 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_2: \"bus_test\" instantiated altera_mm_interconnect \"mm_interconnect_2\" " "Mm_interconnect_2: \"bus_test\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496136987 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"bus_test\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"bus_test\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496136992 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Simple_soma_0_m_spike_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"simple_soma_0_m_spike_translator\" " "Simple_soma_0_m_spike_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"simple_soma_0_m_spike_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496136995 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Simple_synapse_0_s_spike_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"simple_synapse_0_s_spike_translator\" " "Simple_synapse_0_s_spike_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"simple_synapse_0_s_spike_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496136997 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Bus_test: Done \"bus_test\" with 9 modules, 11 files " "Bus_test: Done \"bus_test\" with 9 modules, 11 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496136997 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "bus_test.qsys " "Finished elaborating Platform Designer system entity \"bus_test.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646496137734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/simple_sdc_sm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/simple_sdc_sm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 simple_SDC_sm-behavior " "Found design unit 1: simple_SDC_sm-behavior" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646496138056 ""} { "Info" "ISGN_ENTITY_NAME" "1 simple_SDC_sm " "Found entity 1: simple_SDC_sm" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646496138056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/simple_up_server_sm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/simple_up_server_sm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 simple_up_server_sm-behavioral " "Found design unit 1: simple_up_server_sm-behavioral" {  } { { "src/simple_up_server_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_up_server_sm.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646496138059 ""} { "Info" "ISGN_ENTITY_NAME" "1 simple_up_server_sm " "Found entity 1: simple_up_server_sm" {  } { { "src/simple_up_server_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_up_server_sm.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646496138059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/simple_soma_sm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/simple_soma_sm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 simple_soma_sm-behavioral " "Found design unit 1: simple_soma_sm-behavioral" {  } { { "src/simple_soma_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_soma_sm.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646496138062 ""} { "Info" "ISGN_ENTITY_NAME" "1 simple_soma_sm " "Found entity 1: simple_soma_sm" {  } { { "src/simple_soma_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_soma_sm.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646496138062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bus_test/bus_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/bus_test/bus_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_test-rtl " "Found design unit 1: bus_test-rtl" {  } { { "db/ip/bus_test/bus_test.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/db/ip/bus_test/bus_test.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646496138069 ""} { "Info" "ISGN_ENTITY_NAME" "1 bus_test " "Found entity 1: bus_test" {  } { { "db/ip/bus_test/bus_test.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/db/ip/bus_test/bus_test.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646496138069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bus_test/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bus_test/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/bus_test/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/db/ip/bus_test/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646496138077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bus_test/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bus_test/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/bus_test/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/db/ip/bus_test/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646496138084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bus_test/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bus_test/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/bus_test/submodules/altera_reset_controller.v" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/db/ip/bus_test/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646496138091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bus_test/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bus_test/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/bus_test/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/db/ip/bus_test/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646496138094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bus_test/submodules/bus_test_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bus_test/submodules/bus_test_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_test_mm_interconnect_0 " "Found entity 1: bus_test_mm_interconnect_0" {  } { { "db/ip/bus_test/submodules/bus_test_mm_interconnect_0.v" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/db/ip/bus_test/submodules/bus_test_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646496138101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bus_test/submodules/bus_test_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bus_test/submodules/bus_test_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_test_mm_interconnect_1 " "Found entity 1: bus_test_mm_interconnect_1" {  } { { "db/ip/bus_test/submodules/bus_test_mm_interconnect_1.v" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/db/ip/bus_test/submodules/bus_test_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646496138110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bus_test/submodules/bus_test_mm_interconnect_2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bus_test/submodules/bus_test_mm_interconnect_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_test_mm_interconnect_2 " "Found entity 1: bus_test_mm_interconnect_2" {  } { { "db/ip/bus_test/submodules/bus_test_mm_interconnect_2.v" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/db/ip/bus_test/submodules/bus_test_mm_interconnect_2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646496138117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bus_test/submodules/simple_soma.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/bus_test/submodules/simple_soma.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 simple_soma-behavioral " "Found design unit 1: simple_soma-behavioral" {  } { { "db/ip/bus_test/submodules/simple_soma.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/db/ip/bus_test/submodules/simple_soma.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646496138119 ""} { "Info" "ISGN_ENTITY_NAME" "1 simple_soma " "Found entity 1: simple_soma" {  } { { "db/ip/bus_test/submodules/simple_soma.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/db/ip/bus_test/submodules/simple_soma.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646496138119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bus_test/submodules/simple_synapse.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/bus_test/submodules/simple_synapse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 simple_synapse-behavioral " "Found design unit 1: simple_synapse-behavioral" {  } { { "db/ip/bus_test/submodules/simple_synapse.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/db/ip/bus_test/submodules/simple_synapse.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646496138122 ""} { "Info" "ISGN_ENTITY_NAME" "1 simple_synapse " "Found entity 1: simple_synapse" {  } { { "db/ip/bus_test/submodules/simple_synapse.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/db/ip/bus_test/submodules/simple_synapse.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646496138122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138122 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "simple_SDC_sm " "Elaborating entity \"simple_SDC_sm\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1646496138153 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "internal_ram simple_SDC_sm.vhd(33) " "VHDL Process Statement warning at simple_SDC_sm.vhd(33): inferring latch(es) for signal or variable \"internal_ram\", which holds its previous value in one or more paths through the process" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1646496138155 "|simple_SDC_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ram\[15\]\[0\] simple_SDC_sm.vhd(33) " "Inferred latch for \"internal_ram\[15\]\[0\]\" at simple_SDC_sm.vhd(33)" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138156 "|simple_SDC_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ram\[15\]\[1\] simple_SDC_sm.vhd(33) " "Inferred latch for \"internal_ram\[15\]\[1\]\" at simple_SDC_sm.vhd(33)" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138157 "|simple_SDC_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ram\[15\]\[2\] simple_SDC_sm.vhd(33) " "Inferred latch for \"internal_ram\[15\]\[2\]\" at simple_SDC_sm.vhd(33)" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138157 "|simple_SDC_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ram\[15\]\[3\] simple_SDC_sm.vhd(33) " "Inferred latch for \"internal_ram\[15\]\[3\]\" at simple_SDC_sm.vhd(33)" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138157 "|simple_SDC_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ram\[15\]\[4\] simple_SDC_sm.vhd(33) " "Inferred latch for \"internal_ram\[15\]\[4\]\" at simple_SDC_sm.vhd(33)" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138157 "|simple_SDC_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ram\[15\]\[5\] simple_SDC_sm.vhd(33) " "Inferred latch for \"internal_ram\[15\]\[5\]\" at simple_SDC_sm.vhd(33)" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138157 "|simple_SDC_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ram\[15\]\[6\] simple_SDC_sm.vhd(33) " "Inferred latch for \"internal_ram\[15\]\[6\]\" at simple_SDC_sm.vhd(33)" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138157 "|simple_SDC_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ram\[15\]\[7\] simple_SDC_sm.vhd(33) " "Inferred latch for \"internal_ram\[15\]\[7\]\" at simple_SDC_sm.vhd(33)" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138157 "|simple_SDC_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ram\[14\]\[0\] simple_SDC_sm.vhd(33) " "Inferred latch for \"internal_ram\[14\]\[0\]\" at simple_SDC_sm.vhd(33)" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138157 "|simple_SDC_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ram\[14\]\[1\] simple_SDC_sm.vhd(33) " "Inferred latch for \"internal_ram\[14\]\[1\]\" at simple_SDC_sm.vhd(33)" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138157 "|simple_SDC_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ram\[14\]\[2\] simple_SDC_sm.vhd(33) " "Inferred latch for \"internal_ram\[14\]\[2\]\" at simple_SDC_sm.vhd(33)" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138157 "|simple_SDC_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ram\[14\]\[3\] simple_SDC_sm.vhd(33) " "Inferred latch for \"internal_ram\[14\]\[3\]\" at simple_SDC_sm.vhd(33)" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138157 "|simple_SDC_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ram\[14\]\[4\] simple_SDC_sm.vhd(33) " "Inferred latch for \"internal_ram\[14\]\[4\]\" at simple_SDC_sm.vhd(33)" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138157 "|simple_SDC_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ram\[14\]\[5\] simple_SDC_sm.vhd(33) " "Inferred latch for \"internal_ram\[14\]\[5\]\" at simple_SDC_sm.vhd(33)" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138157 "|simple_SDC_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ram\[14\]\[6\] simple_SDC_sm.vhd(33) " "Inferred latch for \"internal_ram\[14\]\[6\]\" at simple_SDC_sm.vhd(33)" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138157 "|simple_SDC_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ram\[14\]\[7\] simple_SDC_sm.vhd(33) " "Inferred latch for \"internal_ram\[14\]\[7\]\" at simple_SDC_sm.vhd(33)" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138157 "|simple_SDC_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ram\[13\]\[0\] simple_SDC_sm.vhd(33) " "Inferred latch for \"internal_ram\[13\]\[0\]\" at simple_SDC_sm.vhd(33)" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138157 "|simple_SDC_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ram\[13\]\[1\] simple_SDC_sm.vhd(33) " "Inferred latch for \"internal_ram\[13\]\[1\]\" at simple_SDC_sm.vhd(33)" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138157 "|simple_SDC_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ram\[13\]\[2\] simple_SDC_sm.vhd(33) " "Inferred latch for \"internal_ram\[13\]\[2\]\" at simple_SDC_sm.vhd(33)" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138157 "|simple_SDC_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ram\[13\]\[3\] simple_SDC_sm.vhd(33) " "Inferred latch for \"internal_ram\[13\]\[3\]\" at simple_SDC_sm.vhd(33)" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138157 "|simple_SDC_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ram\[13\]\[4\] simple_SDC_sm.vhd(33) " "Inferred latch for \"internal_ram\[13\]\[4\]\" at simple_SDC_sm.vhd(33)" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138157 "|simple_SDC_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ram\[13\]\[5\] simple_SDC_sm.vhd(33) " "Inferred latch for \"internal_ram\[13\]\[5\]\" at simple_SDC_sm.vhd(33)" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138157 "|simple_SDC_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ram\[13\]\[6\] simple_SDC_sm.vhd(33) " "Inferred latch for \"internal_ram\[13\]\[6\]\" at simple_SDC_sm.vhd(33)" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138157 "|simple_SDC_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ram\[13\]\[7\] simple_SDC_sm.vhd(33) " "Inferred latch for \"internal_ram\[13\]\[7\]\" at simple_SDC_sm.vhd(33)" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138157 "|simple_SDC_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ram\[12\]\[0\] simple_SDC_sm.vhd(33) " "Inferred latch for \"internal_ram\[12\]\[0\]\" at simple_SDC_sm.vhd(33)" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138157 "|simple_SDC_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ram\[12\]\[1\] simple_SDC_sm.vhd(33) " "Inferred latch for \"internal_ram\[12\]\[1\]\" at simple_SDC_sm.vhd(33)" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138157 "|simple_SDC_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ram\[12\]\[2\] simple_SDC_sm.vhd(33) " "Inferred latch for \"internal_ram\[12\]\[2\]\" at simple_SDC_sm.vhd(33)" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138157 "|simple_SDC_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ram\[12\]\[3\] simple_SDC_sm.vhd(33) " "Inferred latch for \"internal_ram\[12\]\[3\]\" at simple_SDC_sm.vhd(33)" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138157 "|simple_SDC_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ram\[12\]\[4\] simple_SDC_sm.vhd(33) " "Inferred latch for \"internal_ram\[12\]\[4\]\" at simple_SDC_sm.vhd(33)" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138157 "|simple_SDC_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ram\[12\]\[5\] simple_SDC_sm.vhd(33) " "Inferred latch for \"internal_ram\[12\]\[5\]\" at simple_SDC_sm.vhd(33)" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138157 "|simple_SDC_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ram\[12\]\[6\] simple_SDC_sm.vhd(33) " "Inferred latch for \"internal_ram\[12\]\[6\]\" at simple_SDC_sm.vhd(33)" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138157 "|simple_SDC_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ram\[12\]\[7\] simple_SDC_sm.vhd(33) " "Inferred latch for \"internal_ram\[12\]\[7\]\" at simple_SDC_sm.vhd(33)" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138157 "|simple_SDC_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ram\[11\]\[0\] simple_SDC_sm.vhd(33) " "Inferred latch for \"internal_ram\[11\]\[0\]\" at simple_SDC_sm.vhd(33)" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138158 "|simple_SDC_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ram\[11\]\[1\] simple_SDC_sm.vhd(33) " "Inferred latch for \"internal_ram\[11\]\[1\]\" at simple_SDC_sm.vhd(33)" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138158 "|simple_SDC_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ram\[11\]\[2\] simple_SDC_sm.vhd(33) " "Inferred latch for \"internal_ram\[11\]\[2\]\" at simple_SDC_sm.vhd(33)" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138158 "|simple_SDC_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ram\[11\]\[3\] simple_SDC_sm.vhd(33) " "Inferred latch for \"internal_ram\[11\]\[3\]\" at simple_SDC_sm.vhd(33)" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138158 "|simple_SDC_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ram\[11\]\[4\] simple_SDC_sm.vhd(33) " "Inferred latch for \"internal_ram\[11\]\[4\]\" at simple_SDC_sm.vhd(33)" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138158 "|simple_SDC_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ram\[11\]\[5\] simple_SDC_sm.vhd(33) " "Inferred latch for \"internal_ram\[11\]\[5\]\" at simple_SDC_sm.vhd(33)" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138158 "|simple_SDC_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ram\[11\]\[6\] simple_SDC_sm.vhd(33) " "Inferred latch for \"internal_ram\[11\]\[6\]\" at simple_SDC_sm.vhd(33)" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138158 "|simple_SDC_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ram\[11\]\[7\] simple_SDC_sm.vhd(33) " "Inferred latch for \"internal_ram\[11\]\[7\]\" at simple_SDC_sm.vhd(33)" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138158 "|simple_SDC_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ram\[10\]\[0\] simple_SDC_sm.vhd(33) " "Inferred latch for \"internal_ram\[10\]\[0\]\" at simple_SDC_sm.vhd(33)" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138158 "|simple_SDC_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ram\[10\]\[1\] simple_SDC_sm.vhd(33) " "Inferred latch for \"internal_ram\[10\]\[1\]\" at simple_SDC_sm.vhd(33)" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138158 "|simple_SDC_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ram\[10\]\[2\] simple_SDC_sm.vhd(33) " "Inferred latch for \"internal_ram\[10\]\[2\]\" at simple_SDC_sm.vhd(33)" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138158 "|simple_SDC_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ram\[10\]\[3\] simple_SDC_sm.vhd(33) " "Inferred latch for \"internal_ram\[10\]\[3\]\" at simple_SDC_sm.vhd(33)" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138158 "|simple_SDC_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ram\[10\]\[4\] simple_SDC_sm.vhd(33) " "Inferred latch for \"internal_ram\[10\]\[4\]\" at simple_SDC_sm.vhd(33)" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138158 "|simple_SDC_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ram\[10\]\[5\] simple_SDC_sm.vhd(33) " "Inferred latch for \"internal_ram\[10\]\[5\]\" at simple_SDC_sm.vhd(33)" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138158 "|simple_SDC_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ram\[10\]\[6\] simple_SDC_sm.vhd(33) " "Inferred latch for \"internal_ram\[10\]\[6\]\" at simple_SDC_sm.vhd(33)" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138158 "|simple_SDC_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ram\[10\]\[7\] simple_SDC_sm.vhd(33) " "Inferred latch for \"internal_ram\[10\]\[7\]\" at simple_SDC_sm.vhd(33)" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138158 "|simple_SDC_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ram\[9\]\[0\] simple_SDC_sm.vhd(33) " "Inferred latch for \"internal_ram\[9\]\[0\]\" at simple_SDC_sm.vhd(33)" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138158 "|simple_SDC_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ram\[9\]\[1\] simple_SDC_sm.vhd(33) " "Inferred latch for \"internal_ram\[9\]\[1\]\" at simple_SDC_sm.vhd(33)" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138158 "|simple_SDC_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ram\[9\]\[2\] simple_SDC_sm.vhd(33) " "Inferred latch for \"internal_ram\[9\]\[2\]\" at simple_SDC_sm.vhd(33)" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138158 "|simple_SDC_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ram\[9\]\[3\] simple_SDC_sm.vhd(33) " "Inferred latch for \"internal_ram\[9\]\[3\]\" at simple_SDC_sm.vhd(33)" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138158 "|simple_SDC_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ram\[9\]\[4\] simple_SDC_sm.vhd(33) " "Inferred latch for \"internal_ram\[9\]\[4\]\" at simple_SDC_sm.vhd(33)" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138158 "|simple_SDC_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ram\[9\]\[5\] simple_SDC_sm.vhd(33) " "Inferred latch for \"internal_ram\[9\]\[5\]\" at simple_SDC_sm.vhd(33)" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138158 "|simple_SDC_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ram\[9\]\[6\] simple_SDC_sm.vhd(33) " "Inferred latch for \"internal_ram\[9\]\[6\]\" at simple_SDC_sm.vhd(33)" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138158 "|simple_SDC_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ram\[9\]\[7\] simple_SDC_sm.vhd(33) " "Inferred latch for \"internal_ram\[9\]\[7\]\" at simple_SDC_sm.vhd(33)" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138158 "|simple_SDC_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ram\[8\]\[0\] simple_SDC_sm.vhd(33) " "Inferred latch for \"internal_ram\[8\]\[0\]\" at simple_SDC_sm.vhd(33)" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138158 "|simple_SDC_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ram\[8\]\[1\] simple_SDC_sm.vhd(33) " "Inferred latch for \"internal_ram\[8\]\[1\]\" at simple_SDC_sm.vhd(33)" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138158 "|simple_SDC_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ram\[8\]\[2\] simple_SDC_sm.vhd(33) " "Inferred latch for \"internal_ram\[8\]\[2\]\" at simple_SDC_sm.vhd(33)" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138158 "|simple_SDC_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ram\[8\]\[3\] simple_SDC_sm.vhd(33) " "Inferred latch for \"internal_ram\[8\]\[3\]\" at simple_SDC_sm.vhd(33)" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138158 "|simple_SDC_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ram\[8\]\[4\] simple_SDC_sm.vhd(33) " "Inferred latch for \"internal_ram\[8\]\[4\]\" at simple_SDC_sm.vhd(33)" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138158 "|simple_SDC_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ram\[8\]\[5\] simple_SDC_sm.vhd(33) " "Inferred latch for \"internal_ram\[8\]\[5\]\" at simple_SDC_sm.vhd(33)" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138158 "|simple_SDC_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ram\[8\]\[6\] simple_SDC_sm.vhd(33) " "Inferred latch for \"internal_ram\[8\]\[6\]\" at simple_SDC_sm.vhd(33)" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138158 "|simple_SDC_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ram\[8\]\[7\] simple_SDC_sm.vhd(33) " "Inferred latch for \"internal_ram\[8\]\[7\]\" at simple_SDC_sm.vhd(33)" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138158 "|simple_SDC_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ram\[7\]\[0\] simple_SDC_sm.vhd(33) " "Inferred latch for \"internal_ram\[7\]\[0\]\" at simple_SDC_sm.vhd(33)" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138158 "|simple_SDC_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ram\[7\]\[1\] simple_SDC_sm.vhd(33) " "Inferred latch for \"internal_ram\[7\]\[1\]\" at simple_SDC_sm.vhd(33)" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138159 "|simple_SDC_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ram\[7\]\[2\] simple_SDC_sm.vhd(33) " "Inferred latch for \"internal_ram\[7\]\[2\]\" at simple_SDC_sm.vhd(33)" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138159 "|simple_SDC_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ram\[7\]\[3\] simple_SDC_sm.vhd(33) " "Inferred latch for \"internal_ram\[7\]\[3\]\" at simple_SDC_sm.vhd(33)" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138159 "|simple_SDC_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ram\[7\]\[4\] simple_SDC_sm.vhd(33) " "Inferred latch for \"internal_ram\[7\]\[4\]\" at simple_SDC_sm.vhd(33)" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138159 "|simple_SDC_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ram\[7\]\[5\] simple_SDC_sm.vhd(33) " "Inferred latch for \"internal_ram\[7\]\[5\]\" at simple_SDC_sm.vhd(33)" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138159 "|simple_SDC_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ram\[7\]\[6\] simple_SDC_sm.vhd(33) " "Inferred latch for \"internal_ram\[7\]\[6\]\" at simple_SDC_sm.vhd(33)" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138159 "|simple_SDC_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ram\[7\]\[7\] simple_SDC_sm.vhd(33) " "Inferred latch for \"internal_ram\[7\]\[7\]\" at simple_SDC_sm.vhd(33)" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138159 "|simple_SDC_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ram\[6\]\[0\] simple_SDC_sm.vhd(33) " "Inferred latch for \"internal_ram\[6\]\[0\]\" at simple_SDC_sm.vhd(33)" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138159 "|simple_SDC_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ram\[6\]\[1\] simple_SDC_sm.vhd(33) " "Inferred latch for \"internal_ram\[6\]\[1\]\" at simple_SDC_sm.vhd(33)" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138159 "|simple_SDC_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ram\[6\]\[2\] simple_SDC_sm.vhd(33) " "Inferred latch for \"internal_ram\[6\]\[2\]\" at simple_SDC_sm.vhd(33)" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138159 "|simple_SDC_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ram\[6\]\[3\] simple_SDC_sm.vhd(33) " "Inferred latch for \"internal_ram\[6\]\[3\]\" at simple_SDC_sm.vhd(33)" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138159 "|simple_SDC_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ram\[6\]\[4\] simple_SDC_sm.vhd(33) " "Inferred latch for \"internal_ram\[6\]\[4\]\" at simple_SDC_sm.vhd(33)" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138159 "|simple_SDC_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ram\[6\]\[5\] simple_SDC_sm.vhd(33) " "Inferred latch for \"internal_ram\[6\]\[5\]\" at simple_SDC_sm.vhd(33)" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138159 "|simple_SDC_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ram\[6\]\[6\] simple_SDC_sm.vhd(33) " "Inferred latch for \"internal_ram\[6\]\[6\]\" at simple_SDC_sm.vhd(33)" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138159 "|simple_SDC_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ram\[6\]\[7\] simple_SDC_sm.vhd(33) " "Inferred latch for \"internal_ram\[6\]\[7\]\" at simple_SDC_sm.vhd(33)" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138159 "|simple_SDC_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ram\[5\]\[0\] simple_SDC_sm.vhd(33) " "Inferred latch for \"internal_ram\[5\]\[0\]\" at simple_SDC_sm.vhd(33)" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138159 "|simple_SDC_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ram\[5\]\[1\] simple_SDC_sm.vhd(33) " "Inferred latch for \"internal_ram\[5\]\[1\]\" at simple_SDC_sm.vhd(33)" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138159 "|simple_SDC_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ram\[5\]\[2\] simple_SDC_sm.vhd(33) " "Inferred latch for \"internal_ram\[5\]\[2\]\" at simple_SDC_sm.vhd(33)" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138159 "|simple_SDC_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ram\[5\]\[3\] simple_SDC_sm.vhd(33) " "Inferred latch for \"internal_ram\[5\]\[3\]\" at simple_SDC_sm.vhd(33)" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138159 "|simple_SDC_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ram\[5\]\[4\] simple_SDC_sm.vhd(33) " "Inferred latch for \"internal_ram\[5\]\[4\]\" at simple_SDC_sm.vhd(33)" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138159 "|simple_SDC_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ram\[5\]\[5\] simple_SDC_sm.vhd(33) " "Inferred latch for \"internal_ram\[5\]\[5\]\" at simple_SDC_sm.vhd(33)" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138159 "|simple_SDC_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ram\[5\]\[6\] simple_SDC_sm.vhd(33) " "Inferred latch for \"internal_ram\[5\]\[6\]\" at simple_SDC_sm.vhd(33)" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138159 "|simple_SDC_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ram\[5\]\[7\] simple_SDC_sm.vhd(33) " "Inferred latch for \"internal_ram\[5\]\[7\]\" at simple_SDC_sm.vhd(33)" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138159 "|simple_SDC_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ram\[4\]\[0\] simple_SDC_sm.vhd(33) " "Inferred latch for \"internal_ram\[4\]\[0\]\" at simple_SDC_sm.vhd(33)" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138159 "|simple_SDC_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ram\[4\]\[1\] simple_SDC_sm.vhd(33) " "Inferred latch for \"internal_ram\[4\]\[1\]\" at simple_SDC_sm.vhd(33)" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138159 "|simple_SDC_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ram\[4\]\[2\] simple_SDC_sm.vhd(33) " "Inferred latch for \"internal_ram\[4\]\[2\]\" at simple_SDC_sm.vhd(33)" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138159 "|simple_SDC_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ram\[4\]\[3\] simple_SDC_sm.vhd(33) " "Inferred latch for \"internal_ram\[4\]\[3\]\" at simple_SDC_sm.vhd(33)" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138159 "|simple_SDC_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ram\[4\]\[4\] simple_SDC_sm.vhd(33) " "Inferred latch for \"internal_ram\[4\]\[4\]\" at simple_SDC_sm.vhd(33)" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138159 "|simple_SDC_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ram\[4\]\[5\] simple_SDC_sm.vhd(33) " "Inferred latch for \"internal_ram\[4\]\[5\]\" at simple_SDC_sm.vhd(33)" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138159 "|simple_SDC_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ram\[4\]\[6\] simple_SDC_sm.vhd(33) " "Inferred latch for \"internal_ram\[4\]\[6\]\" at simple_SDC_sm.vhd(33)" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138159 "|simple_SDC_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ram\[4\]\[7\] simple_SDC_sm.vhd(33) " "Inferred latch for \"internal_ram\[4\]\[7\]\" at simple_SDC_sm.vhd(33)" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138159 "|simple_SDC_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ram\[3\]\[0\] simple_SDC_sm.vhd(33) " "Inferred latch for \"internal_ram\[3\]\[0\]\" at simple_SDC_sm.vhd(33)" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138159 "|simple_SDC_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ram\[3\]\[1\] simple_SDC_sm.vhd(33) " "Inferred latch for \"internal_ram\[3\]\[1\]\" at simple_SDC_sm.vhd(33)" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138159 "|simple_SDC_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ram\[3\]\[2\] simple_SDC_sm.vhd(33) " "Inferred latch for \"internal_ram\[3\]\[2\]\" at simple_SDC_sm.vhd(33)" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138160 "|simple_SDC_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ram\[3\]\[3\] simple_SDC_sm.vhd(33) " "Inferred latch for \"internal_ram\[3\]\[3\]\" at simple_SDC_sm.vhd(33)" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138160 "|simple_SDC_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ram\[3\]\[4\] simple_SDC_sm.vhd(33) " "Inferred latch for \"internal_ram\[3\]\[4\]\" at simple_SDC_sm.vhd(33)" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138160 "|simple_SDC_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ram\[3\]\[5\] simple_SDC_sm.vhd(33) " "Inferred latch for \"internal_ram\[3\]\[5\]\" at simple_SDC_sm.vhd(33)" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138160 "|simple_SDC_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ram\[3\]\[6\] simple_SDC_sm.vhd(33) " "Inferred latch for \"internal_ram\[3\]\[6\]\" at simple_SDC_sm.vhd(33)" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138160 "|simple_SDC_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ram\[3\]\[7\] simple_SDC_sm.vhd(33) " "Inferred latch for \"internal_ram\[3\]\[7\]\" at simple_SDC_sm.vhd(33)" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138160 "|simple_SDC_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ram\[2\]\[0\] simple_SDC_sm.vhd(33) " "Inferred latch for \"internal_ram\[2\]\[0\]\" at simple_SDC_sm.vhd(33)" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138160 "|simple_SDC_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ram\[2\]\[1\] simple_SDC_sm.vhd(33) " "Inferred latch for \"internal_ram\[2\]\[1\]\" at simple_SDC_sm.vhd(33)" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138160 "|simple_SDC_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ram\[2\]\[2\] simple_SDC_sm.vhd(33) " "Inferred latch for \"internal_ram\[2\]\[2\]\" at simple_SDC_sm.vhd(33)" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138160 "|simple_SDC_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ram\[2\]\[3\] simple_SDC_sm.vhd(33) " "Inferred latch for \"internal_ram\[2\]\[3\]\" at simple_SDC_sm.vhd(33)" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138160 "|simple_SDC_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ram\[2\]\[4\] simple_SDC_sm.vhd(33) " "Inferred latch for \"internal_ram\[2\]\[4\]\" at simple_SDC_sm.vhd(33)" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138160 "|simple_SDC_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ram\[2\]\[5\] simple_SDC_sm.vhd(33) " "Inferred latch for \"internal_ram\[2\]\[5\]\" at simple_SDC_sm.vhd(33)" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138160 "|simple_SDC_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ram\[2\]\[6\] simple_SDC_sm.vhd(33) " "Inferred latch for \"internal_ram\[2\]\[6\]\" at simple_SDC_sm.vhd(33)" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138160 "|simple_SDC_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ram\[2\]\[7\] simple_SDC_sm.vhd(33) " "Inferred latch for \"internal_ram\[2\]\[7\]\" at simple_SDC_sm.vhd(33)" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138160 "|simple_SDC_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ram\[1\]\[0\] simple_SDC_sm.vhd(33) " "Inferred latch for \"internal_ram\[1\]\[0\]\" at simple_SDC_sm.vhd(33)" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138160 "|simple_SDC_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ram\[1\]\[1\] simple_SDC_sm.vhd(33) " "Inferred latch for \"internal_ram\[1\]\[1\]\" at simple_SDC_sm.vhd(33)" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138160 "|simple_SDC_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ram\[1\]\[2\] simple_SDC_sm.vhd(33) " "Inferred latch for \"internal_ram\[1\]\[2\]\" at simple_SDC_sm.vhd(33)" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138160 "|simple_SDC_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ram\[1\]\[3\] simple_SDC_sm.vhd(33) " "Inferred latch for \"internal_ram\[1\]\[3\]\" at simple_SDC_sm.vhd(33)" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138160 "|simple_SDC_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ram\[1\]\[4\] simple_SDC_sm.vhd(33) " "Inferred latch for \"internal_ram\[1\]\[4\]\" at simple_SDC_sm.vhd(33)" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138160 "|simple_SDC_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ram\[1\]\[5\] simple_SDC_sm.vhd(33) " "Inferred latch for \"internal_ram\[1\]\[5\]\" at simple_SDC_sm.vhd(33)" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138160 "|simple_SDC_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ram\[1\]\[6\] simple_SDC_sm.vhd(33) " "Inferred latch for \"internal_ram\[1\]\[6\]\" at simple_SDC_sm.vhd(33)" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138160 "|simple_SDC_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ram\[1\]\[7\] simple_SDC_sm.vhd(33) " "Inferred latch for \"internal_ram\[1\]\[7\]\" at simple_SDC_sm.vhd(33)" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138160 "|simple_SDC_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ram\[0\]\[0\] simple_SDC_sm.vhd(33) " "Inferred latch for \"internal_ram\[0\]\[0\]\" at simple_SDC_sm.vhd(33)" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138160 "|simple_SDC_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ram\[0\]\[1\] simple_SDC_sm.vhd(33) " "Inferred latch for \"internal_ram\[0\]\[1\]\" at simple_SDC_sm.vhd(33)" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138160 "|simple_SDC_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ram\[0\]\[2\] simple_SDC_sm.vhd(33) " "Inferred latch for \"internal_ram\[0\]\[2\]\" at simple_SDC_sm.vhd(33)" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138160 "|simple_SDC_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ram\[0\]\[3\] simple_SDC_sm.vhd(33) " "Inferred latch for \"internal_ram\[0\]\[3\]\" at simple_SDC_sm.vhd(33)" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138160 "|simple_SDC_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ram\[0\]\[4\] simple_SDC_sm.vhd(33) " "Inferred latch for \"internal_ram\[0\]\[4\]\" at simple_SDC_sm.vhd(33)" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138160 "|simple_SDC_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ram\[0\]\[5\] simple_SDC_sm.vhd(33) " "Inferred latch for \"internal_ram\[0\]\[5\]\" at simple_SDC_sm.vhd(33)" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138160 "|simple_SDC_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ram\[0\]\[6\] simple_SDC_sm.vhd(33) " "Inferred latch for \"internal_ram\[0\]\[6\]\" at simple_SDC_sm.vhd(33)" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138160 "|simple_SDC_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ram\[0\]\[7\] simple_SDC_sm.vhd(33) " "Inferred latch for \"internal_ram\[0\]\[7\]\" at simple_SDC_sm.vhd(33)" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138160 "|simple_SDC_sm"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "avs_s0_readdata_target_synapse_addr\[0\] GND " "Pin \"avs_s0_readdata_target_synapse_addr\[0\]\" is stuck at GND" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646496138471 "|simple_SDC_sm|avs_s0_readdata_target_synapse_addr[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "avs_s0_readdata_target_synapse_addr\[1\] GND " "Pin \"avs_s0_readdata_target_synapse_addr\[1\]\" is stuck at GND" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646496138471 "|simple_SDC_sm|avs_s0_readdata_target_synapse_addr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "avs_s0_readdata_target_synapse_addr\[2\] GND " "Pin \"avs_s0_readdata_target_synapse_addr\[2\]\" is stuck at GND" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646496138471 "|simple_SDC_sm|avs_s0_readdata_target_synapse_addr[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "avs_s0_readdata_target_synapse_addr\[3\] GND " "Pin \"avs_s0_readdata_target_synapse_addr\[3\]\" is stuck at GND" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646496138471 "|simple_SDC_sm|avs_s0_readdata_target_synapse_addr[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "avs_s0_readdata_target_synapse_addr\[4\] GND " "Pin \"avs_s0_readdata_target_synapse_addr\[4\]\" is stuck at GND" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646496138471 "|simple_SDC_sm|avs_s0_readdata_target_synapse_addr[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "avs_s0_readdata_target_synapse_addr\[5\] GND " "Pin \"avs_s0_readdata_target_synapse_addr\[5\]\" is stuck at GND" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646496138471 "|simple_SDC_sm|avs_s0_readdata_target_synapse_addr[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "avs_s0_readdata_target_synapse_addr\[6\] GND " "Pin \"avs_s0_readdata_target_synapse_addr\[6\]\" is stuck at GND" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646496138471 "|simple_SDC_sm|avs_s0_readdata_target_synapse_addr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "avs_s0_readdata_target_synapse_addr\[7\] GND " "Pin \"avs_s0_readdata_target_synapse_addr\[7\]\" is stuck at GND" {  } { { "src/simple_SDC_sm.vhd" "" { Text "C:/Users/Xynus_Main/np_con/bus_test/src/simple_SDC_sm.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646496138471 "|simple_SDC_sm|avs_s0_readdata_target_synapse_addr[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1646496138471 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1646496138518 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_master_translator 55 " "Ignored 55 assignments for entity \"altera_merlin_master_translator\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1646496138628 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_slave_translator 68 " "Ignored 68 assignments for entity \"altera_merlin_slave_translator\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1646496138628 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_reset_controller 35 " "Ignored 35 assignments for entity \"altera_reset_controller\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1646496138628 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "bus_test 19 " "Ignored 19 assignments for entity \"bus_test\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1646496138629 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "bus_test_mm_interconnect_0 12 " "Ignored 12 assignments for entity \"bus_test_mm_interconnect_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1646496138629 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "bus_test_mm_interconnect_1 12 " "Ignored 12 assignments for entity \"bus_test_mm_interconnect_1\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1646496138629 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "bus_test_mm_interconnect_2 12 " "Ignored 12 assignments for entity \"bus_test_mm_interconnect_2\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1646496138629 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1646496138730 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646496138730 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "68 " "Implemented 68 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1646496138757 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1646496138757 ""} { "Info" "ICUT_CUT_TM_LCELLS" "48 " "Implemented 48 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1646496138757 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1646496138757 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4908 " "Peak virtual memory: 4908 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1646496138770 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar  6 01:02:18 2022 " "Processing ended: Sun Mar  6 01:02:18 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1646496138770 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1646496138770 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1646496138770 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1646496138770 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1646496139959 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646496139960 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar  6 01:02:19 2022 " "Processing started: Sun Mar  6 01:02:19 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1646496139960 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1646496139960 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off bus_test -c bus_test " "Command: quartus_fit --read_settings_files=off --write_settings_files=off bus_test -c bus_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1646496139960 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1646496140119 ""}
{ "Info" "0" "" "Project  = bus_test" {  } {  } 0 0 "Project  = bus_test" 0 0 "Fitter" 0 0 1646496140119 ""}
{ "Info" "0" "" "Revision = bus_test" {  } {  } 0 0 "Revision = bus_test" 0 0 "Fitter" 0 0 1646496140119 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1646496140205 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "12 " "Parallel compilation is enabled and will use up to 12 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1646496140206 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "bus_test 5CSEBA6U23I7 " "Selected device 5CSEBA6U23I7 for design \"bus_test\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1646496140214 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1646496140245 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1646496140245 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1646496140482 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1646496140503 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1646496140734 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "20 20 " "No exact pin location assignment(s) for 20 pins of 20 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1646496140906 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1646496146658 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 34 global CLKCTRL_G10 " "clk~inputCLKENA0 with 34 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1646496146722 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1646496146722 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1646496146722 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1646496146724 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1646496146724 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1646496146725 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1646496146725 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1646496146725 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1646496146725 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/xynus_main/np_con/bus_test/db/ip/bus_test/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/users/xynus_main/np_con/bus_test/db/ip/bus_test/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1646496147120 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1646496147122 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1646496147123 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1646496147124 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1646496147124 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1646496147126 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1646496147126 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1646496147126 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1646496147141 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1646496150581 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1646496150682 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1646496152533 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1646496153046 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1646496155080 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1646496155080 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1646496155728 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X10_Y10 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10" {  } { { "loc" "" { Generic "C:/Users/Xynus_Main/np_con/bus_test/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10"} { { 12 { 0 ""} 0 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1646496157883 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1646496157883 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1646496158067 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1646496158067 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1646496158071 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.34 " "Total time spent on timing analysis during the Fitter is 0.34 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1646496158925 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1646496158955 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1646496159160 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1646496159160 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1646496159993 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1646496162203 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Xynus_Main/np_con/bus_test/output_files/bus_test.fit.smsg " "Generated suppressed messages file C:/Users/Xynus_Main/np_con/bus_test/output_files/bus_test.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1646496162463 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7346 " "Peak virtual memory: 7346 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1646496162918 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar  6 01:02:42 2022 " "Processing ended: Sun Mar  6 01:02:42 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1646496162918 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1646496162918 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:10 " "Total CPU time (on all processors): 00:01:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1646496162918 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1646496162918 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1646496163982 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646496163983 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar  6 01:02:43 2022 " "Processing started: Sun Mar  6 01:02:43 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1646496163983 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1646496163983 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off bus_test -c bus_test " "Command: quartus_asm --read_settings_files=off --write_settings_files=off bus_test -c bus_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1646496163983 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1646496164630 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1646496167829 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4882 " "Peak virtual memory: 4882 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1646496168145 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar  6 01:02:48 2022 " "Processing ended: Sun Mar  6 01:02:48 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1646496168145 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1646496168145 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1646496168145 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1646496168145 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1646496168731 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1646496169332 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646496169333 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar  6 01:02:49 2022 " "Processing started: Sun Mar  6 01:02:49 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1646496169333 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1646496169333 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta bus_test -c bus_test " "Command: quartus_sta bus_test -c bus_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1646496169333 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1646496169499 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1646496170093 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "12 " "Parallel compilation is enabled and will use up to 12 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Timing Analyzer" 0 -1 1646496170093 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1646496170123 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1646496170123 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/xynus_main/np_con/bus_test/db/ip/bus_test/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/users/xynus_main/np_con/bus_test/db/ip/bus_test/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1646496170430 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1646496170433 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1646496170433 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1646496170433 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1646496170434 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1646496170434 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1646496170434 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 100C Model" 0 0 "Timing Analyzer" 0 0 1646496170442 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1646496170451 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1646496170451 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.305 " "Worst-case setup slack is -2.305" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646496170453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646496170453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.305             -55.204 clk  " "   -2.305             -55.204 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646496170453 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1646496170453 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.416 " "Worst-case hold slack is 0.416" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646496170455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646496170455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 clk  " "    0.416               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646496170455 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1646496170455 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1646496170458 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1646496170459 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646496170463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646496170463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -27.312 clk  " "   -0.538             -27.312 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646496170463 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1646496170463 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1646496170470 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1646496170491 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1646496171567 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1646496171625 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1646496171629 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1646496171629 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.510 " "Worst-case setup slack is -2.510" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646496171631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646496171631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.510             -60.978 clk  " "   -2.510             -60.978 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646496171631 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1646496171631 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.437 " "Worst-case hold slack is 0.437" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646496171634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646496171634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.437               0.000 clk  " "    0.437               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646496171634 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1646496171634 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1646496171636 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1646496171638 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646496171640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646496171640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -28.237 clk  " "   -0.538             -28.237 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646496171640 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1646496171640 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 100C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 100C Model" 0 0 "Timing Analyzer" 0 0 1646496171646 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1646496171820 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1646496172224 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1646496172261 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1646496172262 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1646496172262 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.635 " "Worst-case setup slack is -0.635" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646496172264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646496172264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.635              -9.144 clk  " "   -0.635              -9.144 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646496172264 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1646496172264 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.201 " "Worst-case hold slack is 0.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646496172268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646496172268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 clk  " "    0.201               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646496172268 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1646496172268 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1646496172270 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1646496172272 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.082 " "Worst-case minimum pulse width slack is -0.082" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646496172275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646496172275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.082              -2.737 clk  " "   -0.082              -2.737 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646496172275 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1646496172275 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1646496172281 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1646496172398 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1646496172399 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1646496172399 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.582 " "Worst-case setup slack is -0.582" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646496172401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646496172401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.582              -6.776 clk  " "   -0.582              -6.776 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646496172401 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1646496172401 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.183 " "Worst-case hold slack is 0.183" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646496172406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646496172406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 clk  " "    0.183               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646496172406 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1646496172406 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1646496172409 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1646496172411 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.084 " "Worst-case minimum pulse width slack is -0.084" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646496172415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646496172415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.084              -2.810 clk  " "   -0.084              -2.810 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646496172415 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1646496172415 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1646496173326 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1646496173326 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5254 " "Peak virtual memory: 5254 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1646496173371 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar  6 01:02:53 2022 " "Processing ended: Sun Mar  6 01:02:53 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1646496173371 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1646496173371 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1646496173371 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1646496173371 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1646496174388 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646496174388 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar  6 01:02:54 2022 " "Processing started: Sun Mar  6 01:02:54 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1646496174388 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1646496174388 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off bus_test -c bus_test " "Command: quartus_eda --read_settings_files=off --write_settings_files=off bus_test -c bus_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1646496174388 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1646496175294 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "bus_test.vho C:/Users/Xynus_Main/np_con/bus_test/simulation/modelsim/ simulation " "Generated file bus_test.vho in folder \"C:/Users/Xynus_Main/np_con/bus_test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1646496175323 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4726 " "Peak virtual memory: 4726 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1646496175351 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar  6 01:02:55 2022 " "Processing ended: Sun Mar  6 01:02:55 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1646496175351 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1646496175351 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1646496175351 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1646496175351 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 29 s " "Quartus Prime Full Compilation was successful. 0 errors, 29 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1646496176041 ""}
