# Mod-12-UP-DOWN-COUNTER

Implemented a Modulo-12 Up-Down Counter in Verilog with load, count-up, and count-down functionality, synthesized using Xilinx ISE.
Developed a manual class based testbench in System Verilog with randomized testing, achieving full functional verification using Synopsys VCS.
Validated design through waveform analysis in Verdi, achieving 87% functional coverage for reliable system integration.
