{"vcs1":{"timestamp_begin":1751174258.353887900, "rt":0.38, "ut":0.26, "st":0.09}}
{"vcselab":{"timestamp_begin":1751174258.841064445, "rt":0.29, "ut":0.17, "st":0.09}}
{"link":{"timestamp_begin":1751174259.210333059, "rt":0.13, "ut":0.07, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1751174257.860044234}
{"VCS_COMP_START_TIME": 1751174257.860044234}
{"VCS_COMP_END_TIME": 1751174259.748543776}
{"VCS_USER_OPTIONS": "-full64 -sverilog -debug_all -f filelist.f -l compile.log -timescale=1ns/10ps"}
{"vcs1": {"peak_mem": 3199274}}
{"stitch_vcselab": {"peak_mem": 3199314}}
