INFO: [VRFC 10-2263] Analyzing Verilog file "G:/my_project_reader/fsm_single_clk/fsm_single_clk.srcs/sources_1/imports/source_code/single_clk_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_clk_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/my_project_reader/fsm_single_clk/fsm_single_clk.srcs/sim_1/imports/source_code/test_bech_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bech_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/my_project_reader/fsm_single_clk/fsm_single_clk.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
