// Seed: 3606027576
module module_0 (
    id_1
);
  output wire id_1;
  wire id_2, id_3, id_4;
  tri1 id_5, id_6, id_7;
  assign id_5 = 1'b0;
  id_8(
      1'b0
  );
  wire id_9;
  int  id_10;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_6;
  assign id_4 = -1;
  generate
    wire id_7;
    wire id_8;
  endgenerate
  logic [7:0][1] id_9;
  module_0 modCall_1 (id_4);
  assign modCall_1.type_12 = 0;
  wire id_10;
endmodule
