0.7
2020.2
May  7 2023
15:10:42
/home/lucas/Desktop/fpga/FullAdder/FullAdder.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,uvm,,,,,,
/home/lucas/Desktop/fpga/FullAdder/FullAdder.srcs/sources_1/new/fulladder.sv,1693888278,systemVerilog,,/home/lucas/Desktop/fpga/FullAdder/FullAdder.srcs/sources_1/new/fulladder_tb.sv,,fulladder,,uvm,,,,,,
/home/lucas/Desktop/fpga/FullAdder/FullAdder.srcs/sources_1/new/fulladder_tb.sv,1693889975,systemVerilog,,,,fulladder_tb,,uvm,,,,,,
