0.6
2019.2
Nov  6 2019
21:57:16
C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/8_20_PL_PS.ip_user_files/bd/design_3/ip/design_3_blk_mem_gen_0_0/sim/design_3_blk_mem_gen_0_0.v,1727397064,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/8_20_PL_PS.ip_user_files/bd/design_3/ip/design_3_delay_module_0_0/sim/design_3_delay_module_0_0.v,,design_3_blk_mem_gen_0_0,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../8_20_PL_PS.srcs/sources_1/bd/design_1/ipshared/2d50/hdl;../../../../8_20_PL_PS.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../8_20_PL_PS.srcs/sources_1/bd/design_2/ipshared/2d50/hdl;../../../../8_20_PL_PS.srcs/sources_1/bd/design_2/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/8_20_PL_PS.ip_user_files/bd/design_3/ip/design_3_delay_module_0_0/sim/design_3_delay_module_0_0.v,1727756541,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/8_20_PL_PS.ip_user_files/bd/design_3/sim/design_3.v,,design_3_delay_module_0_0,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../8_20_PL_PS.srcs/sources_1/bd/design_1/ipshared/2d50/hdl;../../../../8_20_PL_PS.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../8_20_PL_PS.srcs/sources_1/bd/design_2/ipshared/2d50/hdl;../../../../8_20_PL_PS.srcs/sources_1/bd/design_2/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/8_20_PL_PS.ip_user_files/bd/design_3/sim/design_3.v,1727757413,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/8_20_PL_PS.srcs/sources_1/bd/design_3/hdl/design_3_wrapper.v,,design_3,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../8_20_PL_PS.srcs/sources_1/bd/design_1/ipshared/2d50/hdl;../../../../8_20_PL_PS.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../8_20_PL_PS.srcs/sources_1/bd/design_2/ipshared/2d50/hdl;../../../../8_20_PL_PS.srcs/sources_1/bd/design_2/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/8_20_PL_PS.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/8_20_PL_PS.srcs/sim_1/new/delay_module_tb.v,1727393480,verilog,,,,delay_module_tb,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../8_20_PL_PS.srcs/sources_1/bd/design_1/ipshared/2d50/hdl;../../../../8_20_PL_PS.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../8_20_PL_PS.srcs/sources_1/bd/design_2/ipshared/2d50/hdl;../../../../8_20_PL_PS.srcs/sources_1/bd/design_2/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/8_20_PL_PS.srcs/sim_1/new/design_3_tb.v,1727757738,verilog,,,,design_3_tb,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../8_20_PL_PS.srcs/sources_1/bd/design_1/ipshared/2d50/hdl;../../../../8_20_PL_PS.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../8_20_PL_PS.srcs/sources_1/bd/design_2/ipshared/2d50/hdl;../../../../8_20_PL_PS.srcs/sources_1/bd/design_2/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/8_20_PL_PS.srcs/sources_1/bd/design_3/hdl/design_3_wrapper.v,1727757413,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/8_20_PL_PS.srcs/sim_1/new/design_3_tb.v,,design_3_wrapper,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../8_20_PL_PS.srcs/sources_1/bd/design_1/ipshared/2d50/hdl;../../../../8_20_PL_PS.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../8_20_PL_PS.srcs/sources_1/bd/design_2/ipshared/2d50/hdl;../../../../8_20_PL_PS.srcs/sources_1/bd/design_2/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/8_20_PL_PS.srcs/sources_1/new/delay_module.v,1727758278,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/8_20_PL_PS.ip_user_files/bd/design_3/ip/design_3_blk_mem_gen_0_0/sim/design_3_blk_mem_gen_0_0.v,,delay_module,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../8_20_PL_PS.srcs/sources_1/bd/design_1/ipshared/2d50/hdl;../../../../8_20_PL_PS.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../8_20_PL_PS.srcs/sources_1/bd/design_2/ipshared/2d50/hdl;../../../../8_20_PL_PS.srcs/sources_1/bd/design_2/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
