Warning (10273): Verilog HDL warning at vga_controller.v(116): extended using "x" or "z" File: C:/altera_lite/16.0/ECE350/ProjectFolder/final_project/final-project-s18-nat-mar-stef/vga_controller.v Line: 116
Warning (10273): Verilog HDL warning at vga_controller.v(118): extended using "x" or "z" File: C:/altera_lite/16.0/ECE350/ProjectFolder/final_project/final-project-s18-nat-mar-stef/vga_controller.v Line: 118
Warning (10273): Verilog HDL warning at vga_controller.v(120): extended using "x" or "z" File: C:/altera_lite/16.0/ECE350/ProjectFolder/final_project/final-project-s18-nat-mar-stef/vga_controller.v Line: 120
Warning (10273): Verilog HDL warning at vga_controller.v(122): extended using "x" or "z" File: C:/altera_lite/16.0/ECE350/ProjectFolder/final_project/final-project-s18-nat-mar-stef/vga_controller.v Line: 122
Warning (10273): Verilog HDL warning at vga_controller.v(124): extended using "x" or "z" File: C:/altera_lite/16.0/ECE350/ProjectFolder/final_project/final-project-s18-nat-mar-stef/vga_controller.v Line: 124
Info (10281): Verilog HDL Declaration information at checkOrder.v(7): object "order" differs only in case from object "Order" in the same scope File: C:/altera_lite/16.0/ECE350/ProjectFolder/final_project/final-project-s18-nat-mar-stef/checkOrder.v Line: 7
Info (10281): Verilog HDL Declaration information at checkOrder.v(5): object "current" differs only in case from object "Current" in the same scope File: C:/altera_lite/16.0/ECE350/ProjectFolder/final_project/final-project-s18-nat-mar-stef/checkOrder.v Line: 5
Info (10281): Verilog HDL Declaration information at checkOrder.v(7): object "next" differs only in case from object "Next" in the same scope File: C:/altera_lite/16.0/ECE350/ProjectFolder/final_project/final-project-s18-nat-mar-stef/checkOrder.v Line: 7
Info (10281): Verilog HDL Declaration information at checkOrder.v(5): object "index" differs only in case from object "Index" in the same scope File: C:/altera_lite/16.0/ECE350/ProjectFolder/final_project/final-project-s18-nat-mar-stef/checkOrder.v Line: 5
Info (10281): Verilog HDL Declaration information at checkOrder.v(20): object "counter" differs only in case from object "Counter" in the same scope File: C:/altera_lite/16.0/ECE350/ProjectFolder/final_project/final-project-s18-nat-mar-stef/checkOrder.v Line: 20
Info (10281): Verilog HDL Declaration information at checkRight.v(8): object "order" differs only in case from object "Order" in the same scope File: C:/altera_lite/16.0/ECE350/ProjectFolder/final_project/final-project-s18-nat-mar-stef/checkRight.v Line: 8
Info (10281): Verilog HDL Declaration information at checkRight.v(6): object "current" differs only in case from object "Current" in the same scope File: C:/altera_lite/16.0/ECE350/ProjectFolder/final_project/final-project-s18-nat-mar-stef/checkRight.v Line: 6
Info (10281): Verilog HDL Declaration information at checkRight.v(8): object "next" differs only in case from object "Next" in the same scope File: C:/altera_lite/16.0/ECE350/ProjectFolder/final_project/final-project-s18-nat-mar-stef/checkRight.v Line: 8
Info (10281): Verilog HDL Declaration information at checkRight.v(6): object "index" differs only in case from object "Index" in the same scope File: C:/altera_lite/16.0/ECE350/ProjectFolder/final_project/final-project-s18-nat-mar-stef/checkRight.v Line: 6
Info (10281): Verilog HDL Declaration information at checkRight.v(20): object "counter" differs only in case from object "Counter" in the same scope File: C:/altera_lite/16.0/ECE350/ProjectFolder/final_project/final-project-s18-nat-mar-stef/checkRight.v Line: 20
Info (10281): Verilog HDL Declaration information at checkLeft.v(8): object "order" differs only in case from object "Order" in the same scope File: C:/altera_lite/16.0/ECE350/ProjectFolder/final_project/final-project-s18-nat-mar-stef/checkLeft.v Line: 8
Info (10281): Verilog HDL Declaration information at checkLeft.v(6): object "current" differs only in case from object "Current" in the same scope File: C:/altera_lite/16.0/ECE350/ProjectFolder/final_project/final-project-s18-nat-mar-stef/checkLeft.v Line: 6
Info (10281): Verilog HDL Declaration information at checkLeft.v(8): object "next" differs only in case from object "Next" in the same scope File: C:/altera_lite/16.0/ECE350/ProjectFolder/final_project/final-project-s18-nat-mar-stef/checkLeft.v Line: 8
Info (10281): Verilog HDL Declaration information at checkLeft.v(6): object "index" differs only in case from object "Index" in the same scope File: C:/altera_lite/16.0/ECE350/ProjectFolder/final_project/final-project-s18-nat-mar-stef/checkLeft.v Line: 6
Info (10281): Verilog HDL Declaration information at checkLeft.v(20): object "counter" differs only in case from object "Counter" in the same scope File: C:/altera_lite/16.0/ECE350/ProjectFolder/final_project/final-project-s18-nat-mar-stef/checkLeft.v Line: 20
Info (10281): Verilog HDL Declaration information at checkDown.v(7): object "order" differs only in case from object "Order" in the same scope File: C:/altera_lite/16.0/ECE350/ProjectFolder/final_project/final-project-s18-nat-mar-stef/checkDown.v Line: 7
Info (10281): Verilog HDL Declaration information at checkDown.v(5): object "current" differs only in case from object "Current" in the same scope File: C:/altera_lite/16.0/ECE350/ProjectFolder/final_project/final-project-s18-nat-mar-stef/checkDown.v Line: 5
Info (10281): Verilog HDL Declaration information at checkDown.v(7): object "next" differs only in case from object "Next" in the same scope File: C:/altera_lite/16.0/ECE350/ProjectFolder/final_project/final-project-s18-nat-mar-stef/checkDown.v Line: 7
Info (10281): Verilog HDL Declaration information at checkDown.v(5): object "index" differs only in case from object "Index" in the same scope File: C:/altera_lite/16.0/ECE350/ProjectFolder/final_project/final-project-s18-nat-mar-stef/checkDown.v Line: 5
Info (10281): Verilog HDL Declaration information at checkDown.v(20): object "counter" differs only in case from object "Counter" in the same scope File: C:/altera_lite/16.0/ECE350/ProjectFolder/final_project/final-project-s18-nat-mar-stef/checkDown.v Line: 20
