
STM32H7_CM7_ADC_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .ram_d2_noload 00001800  30000000  30000000  0000f000  2**5
                  ALLOC
  1 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .text         0000bff8  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       00000108  0800c298  0800c298  0000d298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM.extab    00000000  0800c3a0  0800c3a0  0000e088  2**0
                  CONTENTS, READONLY
  5 .ARM          00000008  0800c3a0  0800c3a0  0000d3a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .preinit_array 00000000  0800c3a8  0800c3a8  0000e088  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  7 .init_array   00000004  0800c3a8  0800c3a8  0000d3a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .fini_array   00000004  0800c3ac  0800c3ac  0000d3ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  9 .data         00000088  24000000  0800c3b0  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .bss          0000049c  24000088  0800c438  0000e088  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  24000524  0800c438  0000e524  2**0
                  ALLOC
 12 .ARM.attributes 0000002e  00000000  00000000  0000e088  2**0
                  CONTENTS, READONLY
 13 .debug_info   000182b4  00000000  00000000  0000e0b6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002d68  00000000  00000000  0002636a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001198  00000000  00000000  000290d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000d8a  00000000  00000000  0002a270  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0003cdb9  00000000  00000000  0002affa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000187df  00000000  00000000  00067db3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00193d62  00000000  00000000  00080592  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  002142f4  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000053c8  00000000  00000000  00214338  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000073  00000000  00000000  00219700  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000088 	.word	0x24000088
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0800c280 	.word	0x0800c280

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	2400008c 	.word	0x2400008c
 80002dc:	0800c280 	.word	0x0800c280

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <__aeabi_uldivmod>:
 8000380:	b953      	cbnz	r3, 8000398 <__aeabi_uldivmod+0x18>
 8000382:	b94a      	cbnz	r2, 8000398 <__aeabi_uldivmod+0x18>
 8000384:	2900      	cmp	r1, #0
 8000386:	bf08      	it	eq
 8000388:	2800      	cmpeq	r0, #0
 800038a:	bf1c      	itt	ne
 800038c:	f04f 31ff 	movne.w	r1, #4294967295
 8000390:	f04f 30ff 	movne.w	r0, #4294967295
 8000394:	f000 b988 	b.w	80006a8 <__aeabi_idiv0>
 8000398:	f1ad 0c08 	sub.w	ip, sp, #8
 800039c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003a0:	f000 f806 	bl	80003b0 <__udivmoddi4>
 80003a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003ac:	b004      	add	sp, #16
 80003ae:	4770      	bx	lr

080003b0 <__udivmoddi4>:
 80003b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003b4:	9d08      	ldr	r5, [sp, #32]
 80003b6:	468e      	mov	lr, r1
 80003b8:	4604      	mov	r4, r0
 80003ba:	4688      	mov	r8, r1
 80003bc:	2b00      	cmp	r3, #0
 80003be:	d14a      	bne.n	8000456 <__udivmoddi4+0xa6>
 80003c0:	428a      	cmp	r2, r1
 80003c2:	4617      	mov	r7, r2
 80003c4:	d962      	bls.n	800048c <__udivmoddi4+0xdc>
 80003c6:	fab2 f682 	clz	r6, r2
 80003ca:	b14e      	cbz	r6, 80003e0 <__udivmoddi4+0x30>
 80003cc:	f1c6 0320 	rsb	r3, r6, #32
 80003d0:	fa01 f806 	lsl.w	r8, r1, r6
 80003d4:	fa20 f303 	lsr.w	r3, r0, r3
 80003d8:	40b7      	lsls	r7, r6
 80003da:	ea43 0808 	orr.w	r8, r3, r8
 80003de:	40b4      	lsls	r4, r6
 80003e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003e4:	fa1f fc87 	uxth.w	ip, r7
 80003e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80003ec:	0c23      	lsrs	r3, r4, #16
 80003ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80003f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80003f6:	fb01 f20c 	mul.w	r2, r1, ip
 80003fa:	429a      	cmp	r2, r3
 80003fc:	d909      	bls.n	8000412 <__udivmoddi4+0x62>
 80003fe:	18fb      	adds	r3, r7, r3
 8000400:	f101 30ff 	add.w	r0, r1, #4294967295
 8000404:	f080 80ea 	bcs.w	80005dc <__udivmoddi4+0x22c>
 8000408:	429a      	cmp	r2, r3
 800040a:	f240 80e7 	bls.w	80005dc <__udivmoddi4+0x22c>
 800040e:	3902      	subs	r1, #2
 8000410:	443b      	add	r3, r7
 8000412:	1a9a      	subs	r2, r3, r2
 8000414:	b2a3      	uxth	r3, r4
 8000416:	fbb2 f0fe 	udiv	r0, r2, lr
 800041a:	fb0e 2210 	mls	r2, lr, r0, r2
 800041e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000422:	fb00 fc0c 	mul.w	ip, r0, ip
 8000426:	459c      	cmp	ip, r3
 8000428:	d909      	bls.n	800043e <__udivmoddi4+0x8e>
 800042a:	18fb      	adds	r3, r7, r3
 800042c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000430:	f080 80d6 	bcs.w	80005e0 <__udivmoddi4+0x230>
 8000434:	459c      	cmp	ip, r3
 8000436:	f240 80d3 	bls.w	80005e0 <__udivmoddi4+0x230>
 800043a:	443b      	add	r3, r7
 800043c:	3802      	subs	r0, #2
 800043e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000442:	eba3 030c 	sub.w	r3, r3, ip
 8000446:	2100      	movs	r1, #0
 8000448:	b11d      	cbz	r5, 8000452 <__udivmoddi4+0xa2>
 800044a:	40f3      	lsrs	r3, r6
 800044c:	2200      	movs	r2, #0
 800044e:	e9c5 3200 	strd	r3, r2, [r5]
 8000452:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000456:	428b      	cmp	r3, r1
 8000458:	d905      	bls.n	8000466 <__udivmoddi4+0xb6>
 800045a:	b10d      	cbz	r5, 8000460 <__udivmoddi4+0xb0>
 800045c:	e9c5 0100 	strd	r0, r1, [r5]
 8000460:	2100      	movs	r1, #0
 8000462:	4608      	mov	r0, r1
 8000464:	e7f5      	b.n	8000452 <__udivmoddi4+0xa2>
 8000466:	fab3 f183 	clz	r1, r3
 800046a:	2900      	cmp	r1, #0
 800046c:	d146      	bne.n	80004fc <__udivmoddi4+0x14c>
 800046e:	4573      	cmp	r3, lr
 8000470:	d302      	bcc.n	8000478 <__udivmoddi4+0xc8>
 8000472:	4282      	cmp	r2, r0
 8000474:	f200 8105 	bhi.w	8000682 <__udivmoddi4+0x2d2>
 8000478:	1a84      	subs	r4, r0, r2
 800047a:	eb6e 0203 	sbc.w	r2, lr, r3
 800047e:	2001      	movs	r0, #1
 8000480:	4690      	mov	r8, r2
 8000482:	2d00      	cmp	r5, #0
 8000484:	d0e5      	beq.n	8000452 <__udivmoddi4+0xa2>
 8000486:	e9c5 4800 	strd	r4, r8, [r5]
 800048a:	e7e2      	b.n	8000452 <__udivmoddi4+0xa2>
 800048c:	2a00      	cmp	r2, #0
 800048e:	f000 8090 	beq.w	80005b2 <__udivmoddi4+0x202>
 8000492:	fab2 f682 	clz	r6, r2
 8000496:	2e00      	cmp	r6, #0
 8000498:	f040 80a4 	bne.w	80005e4 <__udivmoddi4+0x234>
 800049c:	1a8a      	subs	r2, r1, r2
 800049e:	0c03      	lsrs	r3, r0, #16
 80004a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004a4:	b280      	uxth	r0, r0
 80004a6:	b2bc      	uxth	r4, r7
 80004a8:	2101      	movs	r1, #1
 80004aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80004ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80004b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004b6:	fb04 f20c 	mul.w	r2, r4, ip
 80004ba:	429a      	cmp	r2, r3
 80004bc:	d907      	bls.n	80004ce <__udivmoddi4+0x11e>
 80004be:	18fb      	adds	r3, r7, r3
 80004c0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80004c4:	d202      	bcs.n	80004cc <__udivmoddi4+0x11c>
 80004c6:	429a      	cmp	r2, r3
 80004c8:	f200 80e0 	bhi.w	800068c <__udivmoddi4+0x2dc>
 80004cc:	46c4      	mov	ip, r8
 80004ce:	1a9b      	subs	r3, r3, r2
 80004d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80004d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80004d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80004dc:	fb02 f404 	mul.w	r4, r2, r4
 80004e0:	429c      	cmp	r4, r3
 80004e2:	d907      	bls.n	80004f4 <__udivmoddi4+0x144>
 80004e4:	18fb      	adds	r3, r7, r3
 80004e6:	f102 30ff 	add.w	r0, r2, #4294967295
 80004ea:	d202      	bcs.n	80004f2 <__udivmoddi4+0x142>
 80004ec:	429c      	cmp	r4, r3
 80004ee:	f200 80ca 	bhi.w	8000686 <__udivmoddi4+0x2d6>
 80004f2:	4602      	mov	r2, r0
 80004f4:	1b1b      	subs	r3, r3, r4
 80004f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80004fa:	e7a5      	b.n	8000448 <__udivmoddi4+0x98>
 80004fc:	f1c1 0620 	rsb	r6, r1, #32
 8000500:	408b      	lsls	r3, r1
 8000502:	fa22 f706 	lsr.w	r7, r2, r6
 8000506:	431f      	orrs	r7, r3
 8000508:	fa0e f401 	lsl.w	r4, lr, r1
 800050c:	fa20 f306 	lsr.w	r3, r0, r6
 8000510:	fa2e fe06 	lsr.w	lr, lr, r6
 8000514:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000518:	4323      	orrs	r3, r4
 800051a:	fa00 f801 	lsl.w	r8, r0, r1
 800051e:	fa1f fc87 	uxth.w	ip, r7
 8000522:	fbbe f0f9 	udiv	r0, lr, r9
 8000526:	0c1c      	lsrs	r4, r3, #16
 8000528:	fb09 ee10 	mls	lr, r9, r0, lr
 800052c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000530:	fb00 fe0c 	mul.w	lr, r0, ip
 8000534:	45a6      	cmp	lr, r4
 8000536:	fa02 f201 	lsl.w	r2, r2, r1
 800053a:	d909      	bls.n	8000550 <__udivmoddi4+0x1a0>
 800053c:	193c      	adds	r4, r7, r4
 800053e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000542:	f080 809c 	bcs.w	800067e <__udivmoddi4+0x2ce>
 8000546:	45a6      	cmp	lr, r4
 8000548:	f240 8099 	bls.w	800067e <__udivmoddi4+0x2ce>
 800054c:	3802      	subs	r0, #2
 800054e:	443c      	add	r4, r7
 8000550:	eba4 040e 	sub.w	r4, r4, lr
 8000554:	fa1f fe83 	uxth.w	lr, r3
 8000558:	fbb4 f3f9 	udiv	r3, r4, r9
 800055c:	fb09 4413 	mls	r4, r9, r3, r4
 8000560:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000564:	fb03 fc0c 	mul.w	ip, r3, ip
 8000568:	45a4      	cmp	ip, r4
 800056a:	d908      	bls.n	800057e <__udivmoddi4+0x1ce>
 800056c:	193c      	adds	r4, r7, r4
 800056e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000572:	f080 8082 	bcs.w	800067a <__udivmoddi4+0x2ca>
 8000576:	45a4      	cmp	ip, r4
 8000578:	d97f      	bls.n	800067a <__udivmoddi4+0x2ca>
 800057a:	3b02      	subs	r3, #2
 800057c:	443c      	add	r4, r7
 800057e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000582:	eba4 040c 	sub.w	r4, r4, ip
 8000586:	fba0 ec02 	umull	lr, ip, r0, r2
 800058a:	4564      	cmp	r4, ip
 800058c:	4673      	mov	r3, lr
 800058e:	46e1      	mov	r9, ip
 8000590:	d362      	bcc.n	8000658 <__udivmoddi4+0x2a8>
 8000592:	d05f      	beq.n	8000654 <__udivmoddi4+0x2a4>
 8000594:	b15d      	cbz	r5, 80005ae <__udivmoddi4+0x1fe>
 8000596:	ebb8 0203 	subs.w	r2, r8, r3
 800059a:	eb64 0409 	sbc.w	r4, r4, r9
 800059e:	fa04 f606 	lsl.w	r6, r4, r6
 80005a2:	fa22 f301 	lsr.w	r3, r2, r1
 80005a6:	431e      	orrs	r6, r3
 80005a8:	40cc      	lsrs	r4, r1
 80005aa:	e9c5 6400 	strd	r6, r4, [r5]
 80005ae:	2100      	movs	r1, #0
 80005b0:	e74f      	b.n	8000452 <__udivmoddi4+0xa2>
 80005b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005b6:	0c01      	lsrs	r1, r0, #16
 80005b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005bc:	b280      	uxth	r0, r0
 80005be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80005c2:	463b      	mov	r3, r7
 80005c4:	4638      	mov	r0, r7
 80005c6:	463c      	mov	r4, r7
 80005c8:	46b8      	mov	r8, r7
 80005ca:	46be      	mov	lr, r7
 80005cc:	2620      	movs	r6, #32
 80005ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80005d2:	eba2 0208 	sub.w	r2, r2, r8
 80005d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80005da:	e766      	b.n	80004aa <__udivmoddi4+0xfa>
 80005dc:	4601      	mov	r1, r0
 80005de:	e718      	b.n	8000412 <__udivmoddi4+0x62>
 80005e0:	4610      	mov	r0, r2
 80005e2:	e72c      	b.n	800043e <__udivmoddi4+0x8e>
 80005e4:	f1c6 0220 	rsb	r2, r6, #32
 80005e8:	fa2e f302 	lsr.w	r3, lr, r2
 80005ec:	40b7      	lsls	r7, r6
 80005ee:	40b1      	lsls	r1, r6
 80005f0:	fa20 f202 	lsr.w	r2, r0, r2
 80005f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80005f8:	430a      	orrs	r2, r1
 80005fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80005fe:	b2bc      	uxth	r4, r7
 8000600:	fb0e 3318 	mls	r3, lr, r8, r3
 8000604:	0c11      	lsrs	r1, r2, #16
 8000606:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800060a:	fb08 f904 	mul.w	r9, r8, r4
 800060e:	40b0      	lsls	r0, r6
 8000610:	4589      	cmp	r9, r1
 8000612:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000616:	b280      	uxth	r0, r0
 8000618:	d93e      	bls.n	8000698 <__udivmoddi4+0x2e8>
 800061a:	1879      	adds	r1, r7, r1
 800061c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000620:	d201      	bcs.n	8000626 <__udivmoddi4+0x276>
 8000622:	4589      	cmp	r9, r1
 8000624:	d81f      	bhi.n	8000666 <__udivmoddi4+0x2b6>
 8000626:	eba1 0109 	sub.w	r1, r1, r9
 800062a:	fbb1 f9fe 	udiv	r9, r1, lr
 800062e:	fb09 f804 	mul.w	r8, r9, r4
 8000632:	fb0e 1119 	mls	r1, lr, r9, r1
 8000636:	b292      	uxth	r2, r2
 8000638:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800063c:	4542      	cmp	r2, r8
 800063e:	d229      	bcs.n	8000694 <__udivmoddi4+0x2e4>
 8000640:	18ba      	adds	r2, r7, r2
 8000642:	f109 31ff 	add.w	r1, r9, #4294967295
 8000646:	d2c4      	bcs.n	80005d2 <__udivmoddi4+0x222>
 8000648:	4542      	cmp	r2, r8
 800064a:	d2c2      	bcs.n	80005d2 <__udivmoddi4+0x222>
 800064c:	f1a9 0102 	sub.w	r1, r9, #2
 8000650:	443a      	add	r2, r7
 8000652:	e7be      	b.n	80005d2 <__udivmoddi4+0x222>
 8000654:	45f0      	cmp	r8, lr
 8000656:	d29d      	bcs.n	8000594 <__udivmoddi4+0x1e4>
 8000658:	ebbe 0302 	subs.w	r3, lr, r2
 800065c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000660:	3801      	subs	r0, #1
 8000662:	46e1      	mov	r9, ip
 8000664:	e796      	b.n	8000594 <__udivmoddi4+0x1e4>
 8000666:	eba7 0909 	sub.w	r9, r7, r9
 800066a:	4449      	add	r1, r9
 800066c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000670:	fbb1 f9fe 	udiv	r9, r1, lr
 8000674:	fb09 f804 	mul.w	r8, r9, r4
 8000678:	e7db      	b.n	8000632 <__udivmoddi4+0x282>
 800067a:	4673      	mov	r3, lr
 800067c:	e77f      	b.n	800057e <__udivmoddi4+0x1ce>
 800067e:	4650      	mov	r0, sl
 8000680:	e766      	b.n	8000550 <__udivmoddi4+0x1a0>
 8000682:	4608      	mov	r0, r1
 8000684:	e6fd      	b.n	8000482 <__udivmoddi4+0xd2>
 8000686:	443b      	add	r3, r7
 8000688:	3a02      	subs	r2, #2
 800068a:	e733      	b.n	80004f4 <__udivmoddi4+0x144>
 800068c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000690:	443b      	add	r3, r7
 8000692:	e71c      	b.n	80004ce <__udivmoddi4+0x11e>
 8000694:	4649      	mov	r1, r9
 8000696:	e79c      	b.n	80005d2 <__udivmoddi4+0x222>
 8000698:	eba1 0109 	sub.w	r1, r1, r9
 800069c:	46c4      	mov	ip, r8
 800069e:	fbb1 f9fe 	udiv	r9, r1, lr
 80006a2:	fb09 f804 	mul.w	r8, r9, r4
 80006a6:	e7c4      	b.n	8000632 <__udivmoddi4+0x282>

080006a8 <__aeabi_idiv0>:
 80006a8:	4770      	bx	lr
 80006aa:	bf00      	nop

080006ac <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80006ac:	b480      	push	{r7}
 80006ae:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80006b0:	4b49      	ldr	r3, [pc, #292]	@ (80007d8 <SystemInit+0x12c>)
 80006b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80006b6:	4a48      	ldr	r2, [pc, #288]	@ (80007d8 <SystemInit+0x12c>)
 80006b8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80006bc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 80006c0:	4b45      	ldr	r3, [pc, #276]	@ (80007d8 <SystemInit+0x12c>)
 80006c2:	691b      	ldr	r3, [r3, #16]
 80006c4:	4a44      	ldr	r2, [pc, #272]	@ (80007d8 <SystemInit+0x12c>)
 80006c6:	f043 0310 	orr.w	r3, r3, #16
 80006ca:	6113      	str	r3, [r2, #16]

#if defined(CORE_CM7)
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80006cc:	4b43      	ldr	r3, [pc, #268]	@ (80007dc <SystemInit+0x130>)
 80006ce:	681b      	ldr	r3, [r3, #0]
 80006d0:	f003 030f 	and.w	r3, r3, #15
 80006d4:	2b06      	cmp	r3, #6
 80006d6:	d807      	bhi.n	80006e8 <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80006d8:	4b40      	ldr	r3, [pc, #256]	@ (80007dc <SystemInit+0x130>)
 80006da:	681b      	ldr	r3, [r3, #0]
 80006dc:	f023 030f 	bic.w	r3, r3, #15
 80006e0:	4a3e      	ldr	r2, [pc, #248]	@ (80007dc <SystemInit+0x130>)
 80006e2:	f043 0307 	orr.w	r3, r3, #7
 80006e6:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80006e8:	4b3d      	ldr	r3, [pc, #244]	@ (80007e0 <SystemInit+0x134>)
 80006ea:	681b      	ldr	r3, [r3, #0]
 80006ec:	4a3c      	ldr	r2, [pc, #240]	@ (80007e0 <SystemInit+0x134>)
 80006ee:	f043 0301 	orr.w	r3, r3, #1
 80006f2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80006f4:	4b3a      	ldr	r3, [pc, #232]	@ (80007e0 <SystemInit+0x134>)
 80006f6:	2200      	movs	r2, #0
 80006f8:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80006fa:	4b39      	ldr	r3, [pc, #228]	@ (80007e0 <SystemInit+0x134>)
 80006fc:	681a      	ldr	r2, [r3, #0]
 80006fe:	4938      	ldr	r1, [pc, #224]	@ (80007e0 <SystemInit+0x134>)
 8000700:	4b38      	ldr	r3, [pc, #224]	@ (80007e4 <SystemInit+0x138>)
 8000702:	4013      	ands	r3, r2
 8000704:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000706:	4b35      	ldr	r3, [pc, #212]	@ (80007dc <SystemInit+0x130>)
 8000708:	681b      	ldr	r3, [r3, #0]
 800070a:	f003 0308 	and.w	r3, r3, #8
 800070e:	2b00      	cmp	r3, #0
 8000710:	d007      	beq.n	8000722 <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000712:	4b32      	ldr	r3, [pc, #200]	@ (80007dc <SystemInit+0x130>)
 8000714:	681b      	ldr	r3, [r3, #0]
 8000716:	f023 030f 	bic.w	r3, r3, #15
 800071a:	4a30      	ldr	r2, [pc, #192]	@ (80007dc <SystemInit+0x130>)
 800071c:	f043 0307 	orr.w	r3, r3, #7
 8000720:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8000722:	4b2f      	ldr	r3, [pc, #188]	@ (80007e0 <SystemInit+0x134>)
 8000724:	2200      	movs	r2, #0
 8000726:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000728:	4b2d      	ldr	r3, [pc, #180]	@ (80007e0 <SystemInit+0x134>)
 800072a:	2200      	movs	r2, #0
 800072c:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800072e:	4b2c      	ldr	r3, [pc, #176]	@ (80007e0 <SystemInit+0x134>)
 8000730:	2200      	movs	r2, #0
 8000732:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000734:	4b2a      	ldr	r3, [pc, #168]	@ (80007e0 <SystemInit+0x134>)
 8000736:	4a2c      	ldr	r2, [pc, #176]	@ (80007e8 <SystemInit+0x13c>)
 8000738:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800073a:	4b29      	ldr	r3, [pc, #164]	@ (80007e0 <SystemInit+0x134>)
 800073c:	4a2b      	ldr	r2, [pc, #172]	@ (80007ec <SystemInit+0x140>)
 800073e:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000740:	4b27      	ldr	r3, [pc, #156]	@ (80007e0 <SystemInit+0x134>)
 8000742:	4a2b      	ldr	r2, [pc, #172]	@ (80007f0 <SystemInit+0x144>)
 8000744:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000746:	4b26      	ldr	r3, [pc, #152]	@ (80007e0 <SystemInit+0x134>)
 8000748:	2200      	movs	r2, #0
 800074a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 800074c:	4b24      	ldr	r3, [pc, #144]	@ (80007e0 <SystemInit+0x134>)
 800074e:	4a28      	ldr	r2, [pc, #160]	@ (80007f0 <SystemInit+0x144>)
 8000750:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000752:	4b23      	ldr	r3, [pc, #140]	@ (80007e0 <SystemInit+0x134>)
 8000754:	2200      	movs	r2, #0
 8000756:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000758:	4b21      	ldr	r3, [pc, #132]	@ (80007e0 <SystemInit+0x134>)
 800075a:	4a25      	ldr	r2, [pc, #148]	@ (80007f0 <SystemInit+0x144>)
 800075c:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800075e:	4b20      	ldr	r3, [pc, #128]	@ (80007e0 <SystemInit+0x134>)
 8000760:	2200      	movs	r2, #0
 8000762:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000764:	4b1e      	ldr	r3, [pc, #120]	@ (80007e0 <SystemInit+0x134>)
 8000766:	681b      	ldr	r3, [r3, #0]
 8000768:	4a1d      	ldr	r2, [pc, #116]	@ (80007e0 <SystemInit+0x134>)
 800076a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800076e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000770:	4b1b      	ldr	r3, [pc, #108]	@ (80007e0 <SystemInit+0x134>)
 8000772:	2200      	movs	r2, #0
 8000774:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 8000776:	4b1f      	ldr	r3, [pc, #124]	@ (80007f4 <SystemInit+0x148>)
 8000778:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800077a:	4a1e      	ldr	r2, [pc, #120]	@ (80007f4 <SystemInit+0x148>)
 800077c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000780:	6253      	str	r3, [r2, #36]	@ 0x24

  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8000782:	4b1d      	ldr	r3, [pc, #116]	@ (80007f8 <SystemInit+0x14c>)
 8000784:	681a      	ldr	r2, [r3, #0]
 8000786:	4b1d      	ldr	r3, [pc, #116]	@ (80007fc <SystemInit+0x150>)
 8000788:	4013      	ands	r3, r2
 800078a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800078e:	d202      	bcs.n	8000796 <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8000790:	4b1b      	ldr	r3, [pc, #108]	@ (8000800 <SystemInit+0x154>)
 8000792:	2201      	movs	r2, #1
 8000794:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#elif defined(CORE_CM7)
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8000796:	4b12      	ldr	r3, [pc, #72]	@ (80007e0 <SystemInit+0x134>)
 8000798:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800079c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80007a0:	2b00      	cmp	r3, #0
 80007a2:	d113      	bne.n	80007cc <SystemInit+0x120>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80007a4:	4b0e      	ldr	r3, [pc, #56]	@ (80007e0 <SystemInit+0x134>)
 80007a6:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80007aa:	4a0d      	ldr	r2, [pc, #52]	@ (80007e0 <SystemInit+0x134>)
 80007ac:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80007b0:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80007b4:	4b13      	ldr	r3, [pc, #76]	@ (8000804 <SystemInit+0x158>)
 80007b6:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 80007ba:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80007bc:	4b08      	ldr	r3, [pc, #32]	@ (80007e0 <SystemInit+0x134>)
 80007be:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80007c2:	4a07      	ldr	r2, [pc, #28]	@ (80007e0 <SystemInit+0x134>)
 80007c4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80007c8:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 80007cc:	bf00      	nop
 80007ce:	46bd      	mov	sp, r7
 80007d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007d4:	4770      	bx	lr
 80007d6:	bf00      	nop
 80007d8:	e000ed00 	.word	0xe000ed00
 80007dc:	52002000 	.word	0x52002000
 80007e0:	58024400 	.word	0x58024400
 80007e4:	eaf6ed7f 	.word	0xeaf6ed7f
 80007e8:	02020200 	.word	0x02020200
 80007ec:	01ff0000 	.word	0x01ff0000
 80007f0:	01010280 	.word	0x01010280
 80007f4:	580000c0 	.word	0x580000c0
 80007f8:	5c001000 	.word	0x5c001000
 80007fc:	ffff0000 	.word	0xffff0000
 8000800:	51008108 	.word	0x51008108
 8000804:	52004000 	.word	0x52004000

08000808 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8000808:	b480      	push	{r7}
 800080a:	af00      	add	r7, sp, #0
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#elif defined(USE_PWR_DIRECT_SMPS_SUPPLY) && defined(SMPS)
  /* Exit Run* mode */
  PWR->CR3 &= ~(PWR_CR3_LDOEN);
 800080c:	4b09      	ldr	r3, [pc, #36]	@ (8000834 <ExitRun0Mode+0x2c>)
 800080e:	68db      	ldr	r3, [r3, #12]
 8000810:	4a08      	ldr	r2, [pc, #32]	@ (8000834 <ExitRun0Mode+0x2c>)
 8000812:	f023 0302 	bic.w	r3, r3, #2
 8000816:	60d3      	str	r3, [r2, #12]
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8000818:	bf00      	nop
 800081a:	4b06      	ldr	r3, [pc, #24]	@ (8000834 <ExitRun0Mode+0x2c>)
 800081c:	685b      	ldr	r3, [r3, #4]
 800081e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000822:	2b00      	cmp	r3, #0
 8000824:	d0f9      	beq.n	800081a <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8000826:	bf00      	nop
 8000828:	bf00      	nop
 800082a:	46bd      	mov	sp, r7
 800082c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000830:	4770      	bx	lr
 8000832:	bf00      	nop
 8000834:	58024800 	.word	0x58024800

08000838 <avg_interleaved_block>:
// Helper: average one interleaved block: [CH6,CH5,CH6,CH5,...]
// base  : pointer to first sample in the block
// count : number of half-words in the block (must be even)
static inline void avg_interleaved_block(volatile  uint16_t *base, uint32_t count,
                                         uint16_t *avg_ch5, uint16_t *avg_ch6)
{
 8000838:	b480      	push	{r7}
 800083a:	b089      	sub	sp, #36	@ 0x24
 800083c:	af00      	add	r7, sp, #0
 800083e:	60f8      	str	r0, [r7, #12]
 8000840:	60b9      	str	r1, [r7, #8]
 8000842:	607a      	str	r2, [r7, #4]
 8000844:	603b      	str	r3, [r7, #0]
    uint32_t sum5 = 0, sum6 = 0;
 8000846:	2300      	movs	r3, #0
 8000848:	61fb      	str	r3, [r7, #28]
 800084a:	2300      	movs	r3, #0
 800084c:	61bb      	str	r3, [r7, #24]
    // even = CH6, odd = CH5  (because Rank1=CH6, Rank2=CH5)
    for (uint32_t i = 0; i < count; i += 2) {
 800084e:	2300      	movs	r3, #0
 8000850:	617b      	str	r3, [r7, #20]
 8000852:	e017      	b.n	8000884 <avg_interleaved_block+0x4c>
        sum6 += base[i + 0];
 8000854:	697b      	ldr	r3, [r7, #20]
 8000856:	005b      	lsls	r3, r3, #1
 8000858:	68fa      	ldr	r2, [r7, #12]
 800085a:	4413      	add	r3, r2
 800085c:	881b      	ldrh	r3, [r3, #0]
 800085e:	b29b      	uxth	r3, r3
 8000860:	461a      	mov	r2, r3
 8000862:	69bb      	ldr	r3, [r7, #24]
 8000864:	4413      	add	r3, r2
 8000866:	61bb      	str	r3, [r7, #24]
        sum5 += base[i + 1];
 8000868:	697b      	ldr	r3, [r7, #20]
 800086a:	3301      	adds	r3, #1
 800086c:	005b      	lsls	r3, r3, #1
 800086e:	68fa      	ldr	r2, [r7, #12]
 8000870:	4413      	add	r3, r2
 8000872:	881b      	ldrh	r3, [r3, #0]
 8000874:	b29b      	uxth	r3, r3
 8000876:	461a      	mov	r2, r3
 8000878:	69fb      	ldr	r3, [r7, #28]
 800087a:	4413      	add	r3, r2
 800087c:	61fb      	str	r3, [r7, #28]
    for (uint32_t i = 0; i < count; i += 2) {
 800087e:	697b      	ldr	r3, [r7, #20]
 8000880:	3302      	adds	r3, #2
 8000882:	617b      	str	r3, [r7, #20]
 8000884:	697a      	ldr	r2, [r7, #20]
 8000886:	68bb      	ldr	r3, [r7, #8]
 8000888:	429a      	cmp	r2, r3
 800088a:	d3e3      	bcc.n	8000854 <avg_interleaved_block+0x1c>
    }
    uint32_t pairs = count >> 1;      // count/2 samples per channel
 800088c:	68bb      	ldr	r3, [r7, #8]
 800088e:	085b      	lsrs	r3, r3, #1
 8000890:	613b      	str	r3, [r7, #16]
    *avg_ch5 = (uint16_t)(sum5 / pairs);
 8000892:	69fa      	ldr	r2, [r7, #28]
 8000894:	693b      	ldr	r3, [r7, #16]
 8000896:	fbb2 f3f3 	udiv	r3, r2, r3
 800089a:	b29a      	uxth	r2, r3
 800089c:	687b      	ldr	r3, [r7, #4]
 800089e:	801a      	strh	r2, [r3, #0]
    *avg_ch6 = (uint16_t)(sum6 / pairs);
 80008a0:	69ba      	ldr	r2, [r7, #24]
 80008a2:	693b      	ldr	r3, [r7, #16]
 80008a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80008a8:	b29a      	uxth	r2, r3
 80008aa:	683b      	ldr	r3, [r7, #0]
 80008ac:	801a      	strh	r2, [r3, #0]
}
 80008ae:	bf00      	nop
 80008b0:	3724      	adds	r7, #36	@ 0x24
 80008b2:	46bd      	mov	sp, r7
 80008b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008b8:	4770      	bx	lr
	...

080008bc <HAL_ADC_ConvCpltCallback>:
}

int ADC_DMA_Half_Flag = 0;
int ADC_DMA_Full_Flag, MDMA_Block_Flag, MDMA_Buffer_Flag = 0;

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc) {
 80008bc:	b480      	push	{r7}
 80008be:	b083      	sub	sp, #12
 80008c0:	af00      	add	r7, sp, #0
 80008c2:	6078      	str	r0, [r7, #4]

	  if (hadc->Instance == ADC1) {
 80008c4:	687b      	ldr	r3, [r7, #4]
 80008c6:	681b      	ldr	r3, [r3, #0]
 80008c8:	4a09      	ldr	r2, [pc, #36]	@ (80008f0 <HAL_ADC_ConvCpltCallback+0x34>)
 80008ca:	4293      	cmp	r3, r2
 80008cc:	d10a      	bne.n	80008e4 <HAL_ADC_ConvCpltCallback+0x28>

		//  SCB_InvalidateDCache_by_Addr((uint32_t*)adc_buf, sizeof(adc_buf));
		  ADC_DMA_Full_Flag += 1;
 80008ce:	4b09      	ldr	r3, [pc, #36]	@ (80008f4 <HAL_ADC_ConvCpltCallback+0x38>)
 80008d0:	681b      	ldr	r3, [r3, #0]
 80008d2:	3301      	adds	r3, #1
 80008d4:	4a07      	ldr	r2, [pc, #28]	@ (80008f4 <HAL_ADC_ConvCpltCallback+0x38>)
 80008d6:	6013      	str	r3, [r2, #0]
		      ch_pair_full_ready = 1;   // full 512 samples/channel now ready
 80008d8:	4b07      	ldr	r3, [pc, #28]	@ (80008f8 <HAL_ADC_ConvCpltCallback+0x3c>)
 80008da:	2201      	movs	r2, #1
 80008dc:	701a      	strb	r2, [r3, #0]
		      full_ready = 1;
 80008de:	4b07      	ldr	r3, [pc, #28]	@ (80008fc <HAL_ADC_ConvCpltCallback+0x40>)
 80008e0:	2201      	movs	r2, #1
 80008e2:	701a      	strb	r2, [r3, #0]
	    }

}
 80008e4:	bf00      	nop
 80008e6:	370c      	adds	r7, #12
 80008e8:	46bd      	mov	sp, r7
 80008ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ee:	4770      	bx	lr
 80008f0:	40022000 	.word	0x40022000
 80008f4:	24000318 	.word	0x24000318
 80008f8:	2400030d 	.word	0x2400030d
 80008fc:	24000313 	.word	0x24000313

08000900 <HAL_ADC_ConvHalfCpltCallback>:

void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc) {
 8000900:	b480      	push	{r7}
 8000902:	b083      	sub	sp, #12
 8000904:	af00      	add	r7, sp, #0
 8000906:	6078      	str	r0, [r7, #4]

	  if (hadc->Instance == ADC1) {
 8000908:	687b      	ldr	r3, [r7, #4]
 800090a:	681b      	ldr	r3, [r3, #0]
 800090c:	4a09      	ldr	r2, [pc, #36]	@ (8000934 <HAL_ADC_ConvHalfCpltCallback+0x34>)
 800090e:	4293      	cmp	r3, r2
 8000910:	d10a      	bne.n	8000928 <HAL_ADC_ConvHalfCpltCallback+0x28>

		//  SCB_InvalidateDCache_by_Addr((uint32_t*)adc_buf, sizeof(adc_buf));

		  ADC_DMA_Half_Flag += 1;
 8000912:	4b09      	ldr	r3, [pc, #36]	@ (8000938 <HAL_ADC_ConvHalfCpltCallback+0x38>)
 8000914:	681b      	ldr	r3, [r3, #0]
 8000916:	3301      	adds	r3, #1
 8000918:	4a07      	ldr	r2, [pc, #28]	@ (8000938 <HAL_ADC_ConvHalfCpltCallback+0x38>)
 800091a:	6013      	str	r3, [r2, #0]
		    ch_pair_half_ready = 1;   // you now have the first 256 samples/channel
 800091c:	4b07      	ldr	r3, [pc, #28]	@ (800093c <HAL_ADC_ConvHalfCpltCallback+0x3c>)
 800091e:	2201      	movs	r2, #1
 8000920:	701a      	strb	r2, [r3, #0]
		 		     half_ready = 1;
 8000922:	4b07      	ldr	r3, [pc, #28]	@ (8000940 <HAL_ADC_ConvHalfCpltCallback+0x40>)
 8000924:	2201      	movs	r2, #1
 8000926:	701a      	strb	r2, [r3, #0]

	    }

}
 8000928:	bf00      	nop
 800092a:	370c      	adds	r7, #12
 800092c:	46bd      	mov	sp, r7
 800092e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000932:	4770      	bx	lr
 8000934:	40022000 	.word	0x40022000
 8000938:	24000314 	.word	0x24000314
 800093c:	2400030c 	.word	0x2400030c
 8000940:	24000312 	.word	0x24000312

08000944 <HAL_MDMA_BufferCpltCallback>:

uint32_t mdma_blocks, mdma_buffers = 0;

void HAL_MDMA_BufferCpltCallback(MDMA_HandleTypeDef *hdma) // “buffer done” (BFTCIF)
{
 8000944:	b480      	push	{r7}
 8000946:	b083      	sub	sp, #12
 8000948:	af00      	add	r7, sp, #0
 800094a:	6078      	str	r0, [r7, #4]
	 // MDMA wrote the destinations: make CPU see the data
	MDMA_Buffer_Flag +=1;
 800094c:	4b07      	ldr	r3, [pc, #28]	@ (800096c <HAL_MDMA_BufferCpltCallback+0x28>)
 800094e:	681b      	ldr	r3, [r3, #0]
 8000950:	3301      	adds	r3, #1
 8000952:	4a06      	ldr	r2, [pc, #24]	@ (800096c <HAL_MDMA_BufferCpltCallback+0x28>)
 8000954:	6013      	str	r3, [r2, #0]
	    mdma_buffers++;
 8000956:	4b06      	ldr	r3, [pc, #24]	@ (8000970 <HAL_MDMA_BufferCpltCallback+0x2c>)
 8000958:	681b      	ldr	r3, [r3, #0]
 800095a:	3301      	adds	r3, #1
 800095c:	4a04      	ldr	r2, [pc, #16]	@ (8000970 <HAL_MDMA_BufferCpltCallback+0x2c>)
 800095e:	6013      	str	r3, [r2, #0]
}
 8000960:	bf00      	nop
 8000962:	370c      	adds	r7, #12
 8000964:	46bd      	mov	sp, r7
 8000966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800096a:	4770      	bx	lr
 800096c:	24000320 	.word	0x24000320
 8000970:	24000328 	.word	0x24000328

08000974 <HAL_MDMA_BlockCpltCallback>:
void HAL_MDMA_BlockCpltCallback(MDMA_HandleTypeDef *hdma) // “block done”  (BTIF)
{
 8000974:	b480      	push	{r7}
 8000976:	b083      	sub	sp, #12
 8000978:	af00      	add	r7, sp, #0
 800097a:	6078      	str	r0, [r7, #4]
	MDMA_Block_Flag += 1;
 800097c:	4b07      	ldr	r3, [pc, #28]	@ (800099c <HAL_MDMA_BlockCpltCallback+0x28>)
 800097e:	681b      	ldr	r3, [r3, #0]
 8000980:	3301      	adds	r3, #1
 8000982:	4a06      	ldr	r2, [pc, #24]	@ (800099c <HAL_MDMA_BlockCpltCallback+0x28>)
 8000984:	6013      	str	r3, [r2, #0]
	 mdma_blocks++;
 8000986:	4b06      	ldr	r3, [pc, #24]	@ (80009a0 <HAL_MDMA_BlockCpltCallback+0x2c>)
 8000988:	681b      	ldr	r3, [r3, #0]
 800098a:	3301      	adds	r3, #1
 800098c:	4a04      	ldr	r2, [pc, #16]	@ (80009a0 <HAL_MDMA_BlockCpltCallback+0x2c>)
 800098e:	6013      	str	r3, [r2, #0]

}
 8000990:	bf00      	nop
 8000992:	370c      	adds	r7, #12
 8000994:	46bd      	mov	sp, r7
 8000996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800099a:	4770      	bx	lr
 800099c:	2400031c 	.word	0x2400031c
 80009a0:	24000324 	.word	0x24000324

080009a4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80009a4:	b580      	push	{r7, lr}
 80009a6:	b084      	sub	sp, #16
 80009a8:	af02      	add	r7, sp, #8
#endif /* DUAL_CORE_BOOT_SYNC_SEQUENCE */
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80009aa:	f001 f8a9 	bl	8001b00 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80009ae:	f000 f8bb 	bl	8000b28 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_DMA_Init();
 80009b2:	f000 f9b7 	bl	8000d24 <MX_DMA_Init>
  MX_GPIO_Init();
 80009b6:	f000 fbbb 	bl	8001130 <MX_GPIO_Init>
  MX_MDMA_Init();
 80009ba:	f000 f9d3 	bl	8000d64 <MX_MDMA_Init>
  MX_ADC1_Init();
 80009be:	f000 f925 	bl	8000c0c <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */


  assert(hdma_adc1.Instance == DMA1_Stream0);   // <— must be true
 80009c2:	4b48      	ldr	r3, [pc, #288]	@ (8000ae4 <main+0x140>)
 80009c4:	681b      	ldr	r3, [r3, #0]
 80009c6:	4a48      	ldr	r2, [pc, #288]	@ (8000ae8 <main+0x144>)
 80009c8:	4293      	cmp	r3, r2
 80009ca:	d006      	beq.n	80009da <main+0x36>
 80009cc:	4b47      	ldr	r3, [pc, #284]	@ (8000aec <main+0x148>)
 80009ce:	4a48      	ldr	r2, [pc, #288]	@ (8000af0 <main+0x14c>)
 80009d0:	f44f 718a 	mov.w	r1, #276	@ 0x114
 80009d4:	4847      	ldr	r0, [pc, #284]	@ (8000af4 <main+0x150>)
 80009d6:	f00a fcab 	bl	800b330 <__assert_func>


  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009da:	4b47      	ldr	r3, [pc, #284]	@ (8000af8 <main+0x154>)
 80009dc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80009e0:	4a45      	ldr	r2, [pc, #276]	@ (8000af8 <main+0x154>)
 80009e2:	f043 0302 	orr.w	r3, r3, #2
 80009e6:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80009ea:	4b43      	ldr	r3, [pc, #268]	@ (8000af8 <main+0x154>)
 80009ec:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80009f0:	f003 0302 	and.w	r3, r3, #2
 80009f4:	607b      	str	r3, [r7, #4]
 80009f6:	687b      	ldr	r3, [r7, #4]
  HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PA0, SYSCFG_SWITCH_PA0_OPEN);
 80009f8:	f04f 7180 	mov.w	r1, #16777216	@ 0x1000000
 80009fc:	f04f 7080 	mov.w	r0, #16777216	@ 0x1000000
 8000a00:	f001 f940 	bl	8001c84 <HAL_SYSCFG_AnalogSwitchConfig>

  ADC1_Status = HAL_ADCEx_Calibration_Start(&hadc1, ADC_CALIB_OFFSET, ADC_SINGLE_ENDED);
 8000a04:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8000a08:	2100      	movs	r1, #0
 8000a0a:	483c      	ldr	r0, [pc, #240]	@ (8000afc <main+0x158>)
 8000a0c:	f002 fbd4 	bl	80031b8 <HAL_ADCEx_Calibration_Start>
 8000a10:	4603      	mov	r3, r0
 8000a12:	461a      	mov	r2, r3
 8000a14:	4b3a      	ldr	r3, [pc, #232]	@ (8000b00 <main+0x15c>)
 8000a16:	701a      	strb	r2, [r3, #0]

  if (HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_buf, 1024) != HAL_OK) {
 8000a18:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000a1c:	4939      	ldr	r1, [pc, #228]	@ (8000b04 <main+0x160>)
 8000a1e:	4837      	ldr	r0, [pc, #220]	@ (8000afc <main+0x158>)
 8000a20:	f001 fd28 	bl	8002474 <HAL_ADC_Start_DMA>
 8000a24:	4603      	mov	r3, r0
 8000a26:	2b00      	cmp	r3, #0
 8000a28:	d001      	beq.n	8000a2e <main+0x8a>
      Error_Handler();
 8000a2a:	f000 fc3d 	bl	80012a8 <Error_Handler>
  }

  HAL_MDMA_Start_IT(&hmdma_mdma_channel1_sw_0,
 8000a2e:	4935      	ldr	r1, [pc, #212]	@ (8000b04 <main+0x160>)
 8000a30:	4a35      	ldr	r2, [pc, #212]	@ (8000b08 <main+0x164>)
 8000a32:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000a36:	9300      	str	r3, [sp, #0]
 8000a38:	2302      	movs	r3, #2
 8000a3a:	4834      	ldr	r0, [pc, #208]	@ (8000b0c <main+0x168>)
 8000a3c:	f005 fbb2 	bl	80061a4 <HAL_MDMA_Start_IT>
 // HAL_MDMA_GenerateSWRequest(&hmdma_mdma_channel0_dma1_stream0_tc_0);  // <— should fire your MDMA IRQ

  /* USER CODE END 2 */

  /* Initialize leds */
  BSP_LED_Init(LED_GREEN);
 8000a40:	2000      	movs	r0, #0
 8000a42:	f000 fe5b 	bl	80016fc <BSP_LED_Init>
  BSP_LED_Init(LED_YELLOW);
 8000a46:	2001      	movs	r0, #1
 8000a48:	f000 fe58 	bl	80016fc <BSP_LED_Init>
  BSP_LED_Init(LED_RED);
 8000a4c:	2002      	movs	r0, #2
 8000a4e:	f000 fe55 	bl	80016fc <BSP_LED_Init>

  /* Initialize USER push-button, will be used to trigger an interrupt each time it's pressed.*/
  BSP_PB_Init(BUTTON_USER, BUTTON_MODE_EXTI);
 8000a52:	2101      	movs	r1, #1
 8000a54:	2000      	movs	r0, #0
 8000a56:	f000 fef1 	bl	800183c <BSP_PB_Init>

  /* Initialize COM1 port (115200, 8 bits (7-bit data + 1 stop bit), no parity */
  BspCOMInit.BaudRate   = 115200;
 8000a5a:	4b2d      	ldr	r3, [pc, #180]	@ (8000b10 <main+0x16c>)
 8000a5c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000a60:	601a      	str	r2, [r3, #0]
  BspCOMInit.WordLength = COM_WORDLENGTH_8B;
 8000a62:	4b2b      	ldr	r3, [pc, #172]	@ (8000b10 <main+0x16c>)
 8000a64:	2200      	movs	r2, #0
 8000a66:	605a      	str	r2, [r3, #4]
  BspCOMInit.StopBits   = COM_STOPBITS_1;
 8000a68:	4b29      	ldr	r3, [pc, #164]	@ (8000b10 <main+0x16c>)
 8000a6a:	2200      	movs	r2, #0
 8000a6c:	811a      	strh	r2, [r3, #8]
  BspCOMInit.Parity     = COM_PARITY_NONE;
 8000a6e:	4b28      	ldr	r3, [pc, #160]	@ (8000b10 <main+0x16c>)
 8000a70:	2200      	movs	r2, #0
 8000a72:	815a      	strh	r2, [r3, #10]
  BspCOMInit.HwFlowCtl  = COM_HWCONTROL_NONE;
 8000a74:	4b26      	ldr	r3, [pc, #152]	@ (8000b10 <main+0x16c>)
 8000a76:	2200      	movs	r2, #0
 8000a78:	819a      	strh	r2, [r3, #12]
  if (BSP_COM_Init(COM1, &BspCOMInit) != BSP_ERROR_NONE)
 8000a7a:	4925      	ldr	r1, [pc, #148]	@ (8000b10 <main+0x16c>)
 8000a7c:	2000      	movs	r0, #0
 8000a7e:	f000 ff61 	bl	8001944 <BSP_COM_Init>
 8000a82:	4603      	mov	r3, r0
 8000a84:	2b00      	cmp	r3, #0
 8000a86:	d001      	beq.n	8000a8c <main+0xe8>
  {
    Error_Handler();
 8000a88:	f000 fc0e 	bl	80012a8 <Error_Handler>
  }

  /* USER CODE BEGIN BSP */
  /* -- Sample board code to send message over COM1 port ---- */
  printf("Welcome to STM32 world !\n\r");
 8000a8c:	4821      	ldr	r0, [pc, #132]	@ (8000b14 <main+0x170>)
 8000a8e:	f00a fd41 	bl	800b514 <iprintf>
  /* -- Sample board code to switch on leds ---- */
  BSP_LED_On(LED_GREEN);
 8000a92:	2000      	movs	r0, #0
 8000a94:	f000 fea8 	bl	80017e8 <BSP_LED_On>
  BSP_LED_On(LED_YELLOW);
 8000a98:	2001      	movs	r0, #1
 8000a9a:	f000 fea5 	bl	80017e8 <BSP_LED_On>
  BSP_LED_On(LED_RED);
 8000a9e:	2002      	movs	r0, #2
 8000aa0:	f000 fea2 	bl	80017e8 <BSP_LED_On>

    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  HAL_MDMA_GenerateSWRequest(&hmdma_mdma_channel1_sw_0);
 8000aa4:	4819      	ldr	r0, [pc, #100]	@ (8000b0c <main+0x168>)
 8000aa6:	f005 fbfe 	bl	80062a6 <HAL_MDMA_GenerateSWRequest>
	  HAL_Delay(1000);
 8000aaa:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000aae:	f001 f8b9 	bl	8001c24 <HAL_Delay>

	   if (half_ready) {
 8000ab2:	4b19      	ldr	r3, [pc, #100]	@ (8000b18 <main+0x174>)
 8000ab4:	781b      	ldrb	r3, [r3, #0]
 8000ab6:	b2db      	uxtb	r3, r3
 8000ab8:	2b00      	cmp	r3, #0
 8000aba:	d009      	beq.n	8000ad0 <main+0x12c>
			  // First half: adc_buf[0 .. (ADC_BUF_LEN/2 - 1)]
				 		     avg_interleaved_block(&adc_buf[0], ADC_BUF_LEN/2,
 8000abc:	4b17      	ldr	r3, [pc, #92]	@ (8000b1c <main+0x178>)
 8000abe:	4a18      	ldr	r2, [pc, #96]	@ (8000b20 <main+0x17c>)
 8000ac0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000ac4:	480f      	ldr	r0, [pc, #60]	@ (8000b04 <main+0x160>)
 8000ac6:	f7ff feb7 	bl	8000838 <avg_interleaved_block>
				 		                           (uint16_t*)&ch5_avg_half, (uint16_t*)&ch6_avg_half);
	       half_ready = 0;
 8000aca:	4b13      	ldr	r3, [pc, #76]	@ (8000b18 <main+0x174>)
 8000acc:	2200      	movs	r2, #0
 8000ace:	701a      	strb	r2, [r3, #0]
	       // ch5_avg_half / ch6_avg_half contain averages of the last half-buffer
	       // ...use or print them...
	   }

	   if (full_ready) {
 8000ad0:	4b14      	ldr	r3, [pc, #80]	@ (8000b24 <main+0x180>)
 8000ad2:	781b      	ldrb	r3, [r3, #0]
 8000ad4:	b2db      	uxtb	r3, r3
 8000ad6:	2b00      	cmp	r3, #0
 8000ad8:	d0e4      	beq.n	8000aa4 <main+0x100>
//			     	     avg_interleaved_block(&adc_buf[ADC_BUF_LEN/2], ADC_BUF_LEN/2, &b5, &b6);
//			     	     ch5_avg_full = (uint16_t)(((uint32_t)a5 + b5) / 2u);
//			     	     ch6_avg_full = (uint16_t)(((uint32_t)a6 + b6) / 2u);


	       full_ready = 0;
 8000ada:	4b12      	ldr	r3, [pc, #72]	@ (8000b24 <main+0x180>)
 8000adc:	2200      	movs	r2, #0
 8000ade:	701a      	strb	r2, [r3, #0]
	  HAL_MDMA_GenerateSWRequest(&hmdma_mdma_channel1_sw_0);
 8000ae0:	e7e0      	b.n	8000aa4 <main+0x100>
 8000ae2:	bf00      	nop
 8000ae4:	2400011c 	.word	0x2400011c
 8000ae8:	40020010 	.word	0x40020010
 8000aec:	0800c298 	.word	0x0800c298
 8000af0:	0800c2fc 	.word	0x0800c2fc
 8000af4:	0800c2bc 	.word	0x0800c2bc
 8000af8:	58024400 	.word	0x58024400
 8000afc:	240000b8 	.word	0x240000b8
 8000b00:	2400032c 	.word	0x2400032c
 8000b04:	30001000 	.word	0x30001000
 8000b08:	30000400 	.word	0x30000400
 8000b0c:	24000250 	.word	0x24000250
 8000b10:	240000a4 	.word	0x240000a4
 8000b14:	0800c2d0 	.word	0x0800c2d0
 8000b18:	24000312 	.word	0x24000312
 8000b1c:	24000310 	.word	0x24000310
 8000b20:	2400030e 	.word	0x2400030e
 8000b24:	24000313 	.word	0x24000313

08000b28 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	b09c      	sub	sp, #112	@ 0x70
 8000b2c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b2e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b32:	224c      	movs	r2, #76	@ 0x4c
 8000b34:	2100      	movs	r1, #0
 8000b36:	4618      	mov	r0, r3
 8000b38:	f00a fd41 	bl	800b5be <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b3c:	1d3b      	adds	r3, r7, #4
 8000b3e:	2220      	movs	r2, #32
 8000b40:	2100      	movs	r1, #0
 8000b42:	4618      	mov	r0, r3
 8000b44:	f00a fd3b 	bl	800b5be <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 8000b48:	2004      	movs	r0, #4
 8000b4a:	f005 fe43 	bl	80067d4 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000b4e:	2300      	movs	r3, #0
 8000b50:	603b      	str	r3, [r7, #0]
 8000b52:	4b2b      	ldr	r3, [pc, #172]	@ (8000c00 <SystemClock_Config+0xd8>)
 8000b54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000b56:	4a2a      	ldr	r2, [pc, #168]	@ (8000c00 <SystemClock_Config+0xd8>)
 8000b58:	f023 0301 	bic.w	r3, r3, #1
 8000b5c:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8000b5e:	4b28      	ldr	r3, [pc, #160]	@ (8000c00 <SystemClock_Config+0xd8>)
 8000b60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000b62:	f003 0301 	and.w	r3, r3, #1
 8000b66:	603b      	str	r3, [r7, #0]
 8000b68:	4b26      	ldr	r3, [pc, #152]	@ (8000c04 <SystemClock_Config+0xdc>)
 8000b6a:	699b      	ldr	r3, [r3, #24]
 8000b6c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000b70:	4a24      	ldr	r2, [pc, #144]	@ (8000c04 <SystemClock_Config+0xdc>)
 8000b72:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000b76:	6193      	str	r3, [r2, #24]
 8000b78:	4b22      	ldr	r3, [pc, #136]	@ (8000c04 <SystemClock_Config+0xdc>)
 8000b7a:	699b      	ldr	r3, [r3, #24]
 8000b7c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000b80:	603b      	str	r3, [r7, #0]
 8000b82:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000b84:	bf00      	nop
 8000b86:	4b1f      	ldr	r3, [pc, #124]	@ (8000c04 <SystemClock_Config+0xdc>)
 8000b88:	699b      	ldr	r3, [r3, #24]
 8000b8a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000b8e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000b92:	d1f8      	bne.n	8000b86 <SystemClock_Config+0x5e>

  /** Macro to configure the PLL clock source
  */
  __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSI);
 8000b94:	4b1c      	ldr	r3, [pc, #112]	@ (8000c08 <SystemClock_Config+0xe0>)
 8000b96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000b98:	4a1b      	ldr	r2, [pc, #108]	@ (8000c08 <SystemClock_Config+0xe0>)
 8000b9a:	f023 0303 	bic.w	r3, r3, #3
 8000b9e:	6293      	str	r3, [r2, #40]	@ 0x28

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000ba0:	2302      	movs	r3, #2
 8000ba2:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8000ba4:	2301      	movs	r3, #1
 8000ba6:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000ba8:	2340      	movs	r3, #64	@ 0x40
 8000baa:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000bac:	2300      	movs	r3, #0
 8000bae:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000bb0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000bb4:	4618      	mov	r0, r3
 8000bb6:	f005 fe67 	bl	8006888 <HAL_RCC_OscConfig>
 8000bba:	4603      	mov	r3, r0
 8000bbc:	2b00      	cmp	r3, #0
 8000bbe:	d001      	beq.n	8000bc4 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8000bc0:	f000 fb72 	bl	80012a8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000bc4:	233f      	movs	r3, #63	@ 0x3f
 8000bc6:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000bc8:	2300      	movs	r3, #0
 8000bca:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000bcc:	2300      	movs	r3, #0
 8000bce:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000bd0:	2300      	movs	r3, #0
 8000bd2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 8000bd4:	2300      	movs	r3, #0
 8000bd6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 8000bd8:	2300      	movs	r3, #0
 8000bda:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 8000bdc:	2300      	movs	r3, #0
 8000bde:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 8000be0:	2300      	movs	r3, #0
 8000be2:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000be4:	1d3b      	adds	r3, r7, #4
 8000be6:	2101      	movs	r1, #1
 8000be8:	4618      	mov	r0, r3
 8000bea:	f006 faa7 	bl	800713c <HAL_RCC_ClockConfig>
 8000bee:	4603      	mov	r3, r0
 8000bf0:	2b00      	cmp	r3, #0
 8000bf2:	d001      	beq.n	8000bf8 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 8000bf4:	f000 fb58 	bl	80012a8 <Error_Handler>
  }
}
 8000bf8:	bf00      	nop
 8000bfa:	3770      	adds	r7, #112	@ 0x70
 8000bfc:	46bd      	mov	sp, r7
 8000bfe:	bd80      	pop	{r7, pc}
 8000c00:	58000400 	.word	0x58000400
 8000c04:	58024800 	.word	0x58024800
 8000c08:	58024400 	.word	0x58024400

08000c0c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000c0c:	b580      	push	{r7, lr}
 8000c0e:	b08a      	sub	sp, #40	@ 0x28
 8000c10:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000c12:	f107 031c 	add.w	r3, r7, #28
 8000c16:	2200      	movs	r2, #0
 8000c18:	601a      	str	r2, [r3, #0]
 8000c1a:	605a      	str	r2, [r3, #4]
 8000c1c:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000c1e:	463b      	mov	r3, r7
 8000c20:	2200      	movs	r2, #0
 8000c22:	601a      	str	r2, [r3, #0]
 8000c24:	605a      	str	r2, [r3, #4]
 8000c26:	609a      	str	r2, [r3, #8]
 8000c28:	60da      	str	r2, [r3, #12]
 8000c2a:	611a      	str	r2, [r3, #16]
 8000c2c:	615a      	str	r2, [r3, #20]
 8000c2e:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000c30:	4b38      	ldr	r3, [pc, #224]	@ (8000d14 <MX_ADC1_Init+0x108>)
 8000c32:	4a39      	ldr	r2, [pc, #228]	@ (8000d18 <MX_ADC1_Init+0x10c>)
 8000c34:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV16;
 8000c36:	4b37      	ldr	r3, [pc, #220]	@ (8000d14 <MX_ADC1_Init+0x108>)
 8000c38:	f44f 12e0 	mov.w	r2, #1835008	@ 0x1c0000
 8000c3c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 8000c3e:	4b35      	ldr	r3, [pc, #212]	@ (8000d14 <MX_ADC1_Init+0x108>)
 8000c40:	2200      	movs	r2, #0
 8000c42:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000c44:	4b33      	ldr	r3, [pc, #204]	@ (8000d14 <MX_ADC1_Init+0x108>)
 8000c46:	2201      	movs	r2, #1
 8000c48:	60da      	str	r2, [r3, #12]
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8000c4a:	4b32      	ldr	r3, [pc, #200]	@ (8000d14 <MX_ADC1_Init+0x108>)
 8000c4c:	2208      	movs	r2, #8
 8000c4e:	611a      	str	r2, [r3, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000c50:	4b30      	ldr	r3, [pc, #192]	@ (8000d14 <MX_ADC1_Init+0x108>)
 8000c52:	2200      	movs	r2, #0
 8000c54:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000c56:	4b2f      	ldr	r3, [pc, #188]	@ (8000d14 <MX_ADC1_Init+0x108>)
 8000c58:	2201      	movs	r2, #1
 8000c5a:	755a      	strb	r2, [r3, #21]
  hadc1.Init.NbrOfConversion = 2;
 8000c5c:	4b2d      	ldr	r3, [pc, #180]	@ (8000d14 <MX_ADC1_Init+0x108>)
 8000c5e:	2202      	movs	r2, #2
 8000c60:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000c62:	4b2c      	ldr	r3, [pc, #176]	@ (8000d14 <MX_ADC1_Init+0x108>)
 8000c64:	2200      	movs	r2, #0
 8000c66:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000c68:	4b2a      	ldr	r3, [pc, #168]	@ (8000d14 <MX_ADC1_Init+0x108>)
 8000c6a:	2200      	movs	r2, #0
 8000c6c:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000c6e:	4b29      	ldr	r3, [pc, #164]	@ (8000d14 <MX_ADC1_Init+0x108>)
 8000c70:	2200      	movs	r2, #0
 8000c72:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 8000c74:	4b27      	ldr	r3, [pc, #156]	@ (8000d14 <MX_ADC1_Init+0x108>)
 8000c76:	2203      	movs	r2, #3
 8000c78:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000c7a:	4b26      	ldr	r3, [pc, #152]	@ (8000d14 <MX_ADC1_Init+0x108>)
 8000c7c:	2200      	movs	r2, #0
 8000c7e:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8000c80:	4b24      	ldr	r3, [pc, #144]	@ (8000d14 <MX_ADC1_Init+0x108>)
 8000c82:	2200      	movs	r2, #0
 8000c84:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000c86:	4b23      	ldr	r3, [pc, #140]	@ (8000d14 <MX_ADC1_Init+0x108>)
 8000c88:	2200      	movs	r2, #0
 8000c8a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Oversampling.Ratio = 1;
 8000c8e:	4b21      	ldr	r3, [pc, #132]	@ (8000d14 <MX_ADC1_Init+0x108>)
 8000c90:	2201      	movs	r2, #1
 8000c92:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000c94:	481f      	ldr	r0, [pc, #124]	@ (8000d14 <MX_ADC1_Init+0x108>)
 8000c96:	f001 fa4b 	bl	8002130 <HAL_ADC_Init>
 8000c9a:	4603      	mov	r3, r0
 8000c9c:	2b00      	cmp	r3, #0
 8000c9e:	d001      	beq.n	8000ca4 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8000ca0:	f000 fb02 	bl	80012a8 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000ca4:	2300      	movs	r3, #0
 8000ca6:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000ca8:	f107 031c 	add.w	r3, r7, #28
 8000cac:	4619      	mov	r1, r3
 8000cae:	4819      	ldr	r0, [pc, #100]	@ (8000d14 <MX_ADC1_Init+0x108>)
 8000cb0:	f002 fae6 	bl	8003280 <HAL_ADCEx_MultiModeConfigChannel>
 8000cb4:	4603      	mov	r3, r0
 8000cb6:	2b00      	cmp	r3, #0
 8000cb8:	d001      	beq.n	8000cbe <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8000cba:	f000 faf5 	bl	80012a8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8000cbe:	4b17      	ldr	r3, [pc, #92]	@ (8000d1c <MX_ADC1_Init+0x110>)
 8000cc0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000cc2:	2306      	movs	r3, #6
 8000cc4:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_64CYCLES_5;
 8000cc6:	2305      	movs	r3, #5
 8000cc8:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000cca:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8000cce:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000cd0:	2304      	movs	r3, #4
 8000cd2:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000cd4:	2300      	movs	r3, #0
 8000cd6:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 8000cd8:	2300      	movs	r3, #0
 8000cda:	767b      	strb	r3, [r7, #25]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000cdc:	463b      	mov	r3, r7
 8000cde:	4619      	mov	r1, r3
 8000ce0:	480c      	ldr	r0, [pc, #48]	@ (8000d14 <MX_ADC1_Init+0x108>)
 8000ce2:	f001 fc95 	bl	8002610 <HAL_ADC_ConfigChannel>
 8000ce6:	4603      	mov	r3, r0
 8000ce8:	2b00      	cmp	r3, #0
 8000cea:	d001      	beq.n	8000cf0 <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 8000cec:	f000 fadc 	bl	80012a8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_16;
 8000cf0:	4b0b      	ldr	r3, [pc, #44]	@ (8000d20 <MX_ADC1_Init+0x114>)
 8000cf2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000cf4:	230c      	movs	r3, #12
 8000cf6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000cf8:	463b      	mov	r3, r7
 8000cfa:	4619      	mov	r1, r3
 8000cfc:	4805      	ldr	r0, [pc, #20]	@ (8000d14 <MX_ADC1_Init+0x108>)
 8000cfe:	f001 fc87 	bl	8002610 <HAL_ADC_ConfigChannel>
 8000d02:	4603      	mov	r3, r0
 8000d04:	2b00      	cmp	r3, #0
 8000d06:	d001      	beq.n	8000d0c <MX_ADC1_Init+0x100>
  {
    Error_Handler();
 8000d08:	f000 face 	bl	80012a8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000d0c:	bf00      	nop
 8000d0e:	3728      	adds	r7, #40	@ 0x28
 8000d10:	46bd      	mov	sp, r7
 8000d12:	bd80      	pop	{r7, pc}
 8000d14:	240000b8 	.word	0x240000b8
 8000d18:	40022000 	.word	0x40022000
 8000d1c:	2a000400 	.word	0x2a000400
 8000d20:	43210000 	.word	0x43210000

08000d24 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000d24:	b580      	push	{r7, lr}
 8000d26:	b082      	sub	sp, #8
 8000d28:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000d2a:	4b0d      	ldr	r3, [pc, #52]	@ (8000d60 <MX_DMA_Init+0x3c>)
 8000d2c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000d30:	4a0b      	ldr	r2, [pc, #44]	@ (8000d60 <MX_DMA_Init+0x3c>)
 8000d32:	f043 0301 	orr.w	r3, r3, #1
 8000d36:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8000d3a:	4b09      	ldr	r3, [pc, #36]	@ (8000d60 <MX_DMA_Init+0x3c>)
 8000d3c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000d40:	f003 0301 	and.w	r3, r3, #1
 8000d44:	607b      	str	r3, [r7, #4]
 8000d46:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8000d48:	2200      	movs	r2, #0
 8000d4a:	2100      	movs	r1, #0
 8000d4c:	200b      	movs	r0, #11
 8000d4e:	f002 fc50 	bl	80035f2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8000d52:	200b      	movs	r0, #11
 8000d54:	f002 fc67 	bl	8003626 <HAL_NVIC_EnableIRQ>

}
 8000d58:	bf00      	nop
 8000d5a:	3708      	adds	r7, #8
 8000d5c:	46bd      	mov	sp, r7
 8000d5e:	bd80      	pop	{r7, pc}
 8000d60:	58024400 	.word	0x58024400

08000d64 <MX_MDMA_Init>:
  *   hmdma_mdma_channel1_sw_0
  *   node_mdma_channel1_sw_1
  *   node_mdma_channel1_sw_2
  */
static void MX_MDMA_Init(void)
{
 8000d64:	b580      	push	{r7, lr}
 8000d66:	b096      	sub	sp, #88	@ 0x58
 8000d68:	af00      	add	r7, sp, #0

  /* MDMA controller clock enable */
  __HAL_RCC_MDMA_CLK_ENABLE();
 8000d6a:	4ba9      	ldr	r3, [pc, #676]	@ (8001010 <MX_MDMA_Init+0x2ac>)
 8000d6c:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000d70:	4aa7      	ldr	r2, [pc, #668]	@ (8001010 <MX_MDMA_Init+0x2ac>)
 8000d72:	f043 0301 	orr.w	r3, r3, #1
 8000d76:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
 8000d7a:	4ba5      	ldr	r3, [pc, #660]	@ (8001010 <MX_MDMA_Init+0x2ac>)
 8000d7c:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000d80:	f003 0301 	and.w	r3, r3, #1
 8000d84:	607b      	str	r3, [r7, #4]
 8000d86:	687b      	ldr	r3, [r7, #4]
  /* Local variables */
  MDMA_LinkNodeConfTypeDef nodeConfig;

  /* Configure MDMA channel MDMA_Channel0 */
  /* Configure MDMA request hmdma_mdma_channel0_dma1_stream0_tc_0 on MDMA_Channel0 */
  hmdma_mdma_channel0_dma1_stream0_tc_0.Instance = MDMA_Channel0;
 8000d88:	4ba2      	ldr	r3, [pc, #648]	@ (8001014 <MX_MDMA_Init+0x2b0>)
 8000d8a:	4aa3      	ldr	r2, [pc, #652]	@ (8001018 <MX_MDMA_Init+0x2b4>)
 8000d8c:	601a      	str	r2, [r3, #0]
  hmdma_mdma_channel0_dma1_stream0_tc_0.Init.Request = MDMA_REQUEST_DMA1_Stream0_TC;
 8000d8e:	4ba1      	ldr	r3, [pc, #644]	@ (8001014 <MX_MDMA_Init+0x2b0>)
 8000d90:	2200      	movs	r2, #0
 8000d92:	605a      	str	r2, [r3, #4]
  hmdma_mdma_channel0_dma1_stream0_tc_0.Init.TransferTriggerMode = MDMA_FULL_TRANSFER;
 8000d94:	4b9f      	ldr	r3, [pc, #636]	@ (8001014 <MX_MDMA_Init+0x2b0>)
 8000d96:	f04f 5240 	mov.w	r2, #805306368	@ 0x30000000
 8000d9a:	609a      	str	r2, [r3, #8]
  hmdma_mdma_channel0_dma1_stream0_tc_0.Init.Priority = MDMA_PRIORITY_LOW;
 8000d9c:	4b9d      	ldr	r3, [pc, #628]	@ (8001014 <MX_MDMA_Init+0x2b0>)
 8000d9e:	2200      	movs	r2, #0
 8000da0:	60da      	str	r2, [r3, #12]
  hmdma_mdma_channel0_dma1_stream0_tc_0.Init.Endianness = MDMA_LITTLE_ENDIANNESS_PRESERVE;
 8000da2:	4b9c      	ldr	r3, [pc, #624]	@ (8001014 <MX_MDMA_Init+0x2b0>)
 8000da4:	2200      	movs	r2, #0
 8000da6:	611a      	str	r2, [r3, #16]
  hmdma_mdma_channel0_dma1_stream0_tc_0.Init.SourceInc = MDMA_SRC_INC_HALFWORD;
 8000da8:	4b9a      	ldr	r3, [pc, #616]	@ (8001014 <MX_MDMA_Init+0x2b0>)
 8000daa:	f44f 7281 	mov.w	r2, #258	@ 0x102
 8000dae:	615a      	str	r2, [r3, #20]
  hmdma_mdma_channel0_dma1_stream0_tc_0.Init.DestinationInc = MDMA_DEST_INC_HALFWORD;
 8000db0:	4b98      	ldr	r3, [pc, #608]	@ (8001014 <MX_MDMA_Init+0x2b0>)
 8000db2:	f44f 6281 	mov.w	r2, #1032	@ 0x408
 8000db6:	619a      	str	r2, [r3, #24]
  hmdma_mdma_channel0_dma1_stream0_tc_0.Init.SourceDataSize = MDMA_SRC_DATASIZE_HALFWORD;
 8000db8:	4b96      	ldr	r3, [pc, #600]	@ (8001014 <MX_MDMA_Init+0x2b0>)
 8000dba:	2210      	movs	r2, #16
 8000dbc:	61da      	str	r2, [r3, #28]
  hmdma_mdma_channel0_dma1_stream0_tc_0.Init.DestDataSize = MDMA_DEST_DATASIZE_HALFWORD;
 8000dbe:	4b95      	ldr	r3, [pc, #596]	@ (8001014 <MX_MDMA_Init+0x2b0>)
 8000dc0:	2240      	movs	r2, #64	@ 0x40
 8000dc2:	621a      	str	r2, [r3, #32]
  hmdma_mdma_channel0_dma1_stream0_tc_0.Init.DataAlignment = MDMA_DATAALIGN_RIGHT;
 8000dc4:	4b93      	ldr	r3, [pc, #588]	@ (8001014 <MX_MDMA_Init+0x2b0>)
 8000dc6:	2200      	movs	r2, #0
 8000dc8:	625a      	str	r2, [r3, #36]	@ 0x24
  hmdma_mdma_channel0_dma1_stream0_tc_0.Init.BufferTransferLength = 512;
 8000dca:	4b92      	ldr	r3, [pc, #584]	@ (8001014 <MX_MDMA_Init+0x2b0>)
 8000dcc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000dd0:	629a      	str	r2, [r3, #40]	@ 0x28
  hmdma_mdma_channel0_dma1_stream0_tc_0.Init.SourceBurst = MDMA_SOURCE_BURST_SINGLE;
 8000dd2:	4b90      	ldr	r3, [pc, #576]	@ (8001014 <MX_MDMA_Init+0x2b0>)
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hmdma_mdma_channel0_dma1_stream0_tc_0.Init.DestBurst = MDMA_DEST_BURST_SINGLE;
 8000dd8:	4b8e      	ldr	r3, [pc, #568]	@ (8001014 <MX_MDMA_Init+0x2b0>)
 8000dda:	2200      	movs	r2, #0
 8000ddc:	631a      	str	r2, [r3, #48]	@ 0x30
  hmdma_mdma_channel0_dma1_stream0_tc_0.Init.SourceBlockAddressOffset = 2;
 8000dde:	4b8d      	ldr	r3, [pc, #564]	@ (8001014 <MX_MDMA_Init+0x2b0>)
 8000de0:	2202      	movs	r2, #2
 8000de2:	635a      	str	r2, [r3, #52]	@ 0x34
  hmdma_mdma_channel0_dma1_stream0_tc_0.Init.DestBlockAddressOffset = 0;
 8000de4:	4b8b      	ldr	r3, [pc, #556]	@ (8001014 <MX_MDMA_Init+0x2b0>)
 8000de6:	2200      	movs	r2, #0
 8000de8:	639a      	str	r2, [r3, #56]	@ 0x38

  hmdma_mdma_channel0_dma1_stream0_tc_0.XferBlockCpltCallback =  HAL_MDMA_BlockCpltCallback;
 8000dea:	4b8a      	ldr	r3, [pc, #552]	@ (8001014 <MX_MDMA_Init+0x2b0>)
 8000dec:	4a8b      	ldr	r2, [pc, #556]	@ (800101c <MX_MDMA_Init+0x2b8>)
 8000dee:	64da      	str	r2, [r3, #76]	@ 0x4c
  hmdma_mdma_channel0_dma1_stream0_tc_0.XferBufferCpltCallback =  HAL_MDMA_BufferCpltCallback;
 8000df0:	4b88      	ldr	r3, [pc, #544]	@ (8001014 <MX_MDMA_Init+0x2b0>)
 8000df2:	4a8b      	ldr	r2, [pc, #556]	@ (8001020 <MX_MDMA_Init+0x2bc>)
 8000df4:	649a      	str	r2, [r3, #72]	@ 0x48

  if (HAL_MDMA_Init(&hmdma_mdma_channel0_dma1_stream0_tc_0) != HAL_OK)
 8000df6:	4887      	ldr	r0, [pc, #540]	@ (8001014 <MX_MDMA_Init+0x2b0>)
 8000df8:	f004 ff53 	bl	8005ca2 <HAL_MDMA_Init>
 8000dfc:	4603      	mov	r3, r0
 8000dfe:	2b00      	cmp	r3, #0
 8000e00:	d001      	beq.n	8000e06 <MX_MDMA_Init+0xa2>
  {
    Error_Handler();
 8000e02:	f000 fa51 	bl	80012a8 <Error_Handler>
  }

  /* Configure post request address and data masks */
  if (HAL_MDMA_ConfigPostRequestMask(&hmdma_mdma_channel0_dma1_stream0_tc_0, 0, 0) != HAL_OK)
 8000e06:	2200      	movs	r2, #0
 8000e08:	2100      	movs	r1, #0
 8000e0a:	4882      	ldr	r0, [pc, #520]	@ (8001014 <MX_MDMA_Init+0x2b0>)
 8000e0c:	f004 ff95 	bl	8005d3a <HAL_MDMA_ConfigPostRequestMask>
 8000e10:	4603      	mov	r3, r0
 8000e12:	2b00      	cmp	r3, #0
 8000e14:	d001      	beq.n	8000e1a <MX_MDMA_Init+0xb6>
  {
    Error_Handler();
 8000e16:	f000 fa47 	bl	80012a8 <Error_Handler>
  }

  /* Initialize MDMA link node according to specified parameters */
  nodeConfig.Init.Request = MDMA_REQUEST_DMA1_Stream0_TC;
 8000e1a:	2300      	movs	r3, #0
 8000e1c:	60bb      	str	r3, [r7, #8]
  nodeConfig.Init.TransferTriggerMode = MDMA_FULL_TRANSFER;
 8000e1e:	f04f 5340 	mov.w	r3, #805306368	@ 0x30000000
 8000e22:	60fb      	str	r3, [r7, #12]
  nodeConfig.Init.Priority = MDMA_PRIORITY_LOW;
 8000e24:	2300      	movs	r3, #0
 8000e26:	613b      	str	r3, [r7, #16]
  nodeConfig.Init.Endianness = MDMA_LITTLE_ENDIANNESS_PRESERVE;
 8000e28:	2300      	movs	r3, #0
 8000e2a:	617b      	str	r3, [r7, #20]
  nodeConfig.Init.SourceInc = MDMA_SRC_INC_HALFWORD;
 8000e2c:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8000e30:	61bb      	str	r3, [r7, #24]
  nodeConfig.Init.DestinationInc = MDMA_DEST_INC_HALFWORD;
 8000e32:	f44f 6381 	mov.w	r3, #1032	@ 0x408
 8000e36:	61fb      	str	r3, [r7, #28]
  nodeConfig.Init.SourceDataSize = MDMA_SRC_DATASIZE_HALFWORD;
 8000e38:	2310      	movs	r3, #16
 8000e3a:	623b      	str	r3, [r7, #32]
  nodeConfig.Init.DestDataSize = MDMA_DEST_DATASIZE_HALFWORD;
 8000e3c:	2340      	movs	r3, #64	@ 0x40
 8000e3e:	627b      	str	r3, [r7, #36]	@ 0x24
  nodeConfig.Init.DataAlignment = MDMA_DATAALIGN_RIGHT;
 8000e40:	2300      	movs	r3, #0
 8000e42:	62bb      	str	r3, [r7, #40]	@ 0x28
  nodeConfig.Init.BufferTransferLength = 512;
 8000e44:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000e48:	62fb      	str	r3, [r7, #44]	@ 0x2c
  nodeConfig.Init.SourceBurst = MDMA_SOURCE_BURST_SINGLE;
 8000e4a:	2300      	movs	r3, #0
 8000e4c:	633b      	str	r3, [r7, #48]	@ 0x30
  nodeConfig.Init.DestBurst = MDMA_DEST_BURST_SINGLE;
 8000e4e:	2300      	movs	r3, #0
 8000e50:	637b      	str	r3, [r7, #52]	@ 0x34
  nodeConfig.Init.SourceBlockAddressOffset = 2;
 8000e52:	2302      	movs	r3, #2
 8000e54:	63bb      	str	r3, [r7, #56]	@ 0x38
  nodeConfig.Init.DestBlockAddressOffset = 0;
 8000e56:	2300      	movs	r3, #0
 8000e58:	63fb      	str	r3, [r7, #60]	@ 0x3c
  nodeConfig.PostRequestMaskAddress = 0;
 8000e5a:	2300      	movs	r3, #0
 8000e5c:	653b      	str	r3, [r7, #80]	@ 0x50
  nodeConfig.PostRequestMaskData = 0;
 8000e5e:	2300      	movs	r3, #0
 8000e60:	657b      	str	r3, [r7, #84]	@ 0x54
  nodeConfig.SrcAddress = (uint32_t)&adc_buf[0];
 8000e62:	4b70      	ldr	r3, [pc, #448]	@ (8001024 <MX_MDMA_Init+0x2c0>)
 8000e64:	643b      	str	r3, [r7, #64]	@ 0x40
  nodeConfig.DstAddress = (uint32_t)&ch6_buf[0];
 8000e66:	4b70      	ldr	r3, [pc, #448]	@ (8001028 <MX_MDMA_Init+0x2c4>)
 8000e68:	647b      	str	r3, [r7, #68]	@ 0x44
  nodeConfig.BlockDataLength = 2;
 8000e6a:	2302      	movs	r3, #2
 8000e6c:	64bb      	str	r3, [r7, #72]	@ 0x48
  nodeConfig.BlockCount = 512;
 8000e6e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000e72:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_MDMA_LinkedList_CreateNode(&node_mdma_channel0_dma1_stream0_tc_1, &nodeConfig) != HAL_OK)
 8000e74:	f107 0308 	add.w	r3, r7, #8
 8000e78:	4619      	mov	r1, r3
 8000e7a:	486c      	ldr	r0, [pc, #432]	@ (800102c <MX_MDMA_Init+0x2c8>)
 8000e7c:	f004 ffaf 	bl	8005dde <HAL_MDMA_LinkedList_CreateNode>
 8000e80:	4603      	mov	r3, r0
 8000e82:	2b00      	cmp	r3, #0
 8000e84:	d001      	beq.n	8000e8a <MX_MDMA_Init+0x126>
  {
    Error_Handler();
 8000e86:	f000 fa0f 	bl	80012a8 <Error_Handler>
  /* USER CODE BEGIN mdma_channel0_dma1_stream0_tc_1 */

  /* USER CODE END mdma_channel0_dma1_stream0_tc_1 */

  /* Connect a node to the linked list */
  if (HAL_MDMA_LinkedList_AddNode(&hmdma_mdma_channel0_dma1_stream0_tc_0, &node_mdma_channel0_dma1_stream0_tc_1, 0) != HAL_OK)
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	4967      	ldr	r1, [pc, #412]	@ (800102c <MX_MDMA_Init+0x2c8>)
 8000e8e:	4861      	ldr	r0, [pc, #388]	@ (8001014 <MX_MDMA_Init+0x2b0>)
 8000e90:	f005 f881 	bl	8005f96 <HAL_MDMA_LinkedList_AddNode>
 8000e94:	4603      	mov	r3, r0
 8000e96:	2b00      	cmp	r3, #0
 8000e98:	d001      	beq.n	8000e9e <MX_MDMA_Init+0x13a>
  {
    Error_Handler();
 8000e9a:	f000 fa05 	bl	80012a8 <Error_Handler>
  }

  /* Initialize MDMA link node according to specified parameters */
  nodeConfig.Init.Request = MDMA_REQUEST_DMA1_Stream0_TC;
 8000e9e:	2300      	movs	r3, #0
 8000ea0:	60bb      	str	r3, [r7, #8]
  nodeConfig.Init.TransferTriggerMode = MDMA_FULL_TRANSFER;
 8000ea2:	f04f 5340 	mov.w	r3, #805306368	@ 0x30000000
 8000ea6:	60fb      	str	r3, [r7, #12]
  nodeConfig.Init.Priority = MDMA_PRIORITY_LOW;
 8000ea8:	2300      	movs	r3, #0
 8000eaa:	613b      	str	r3, [r7, #16]
  nodeConfig.Init.Endianness = MDMA_LITTLE_ENDIANNESS_PRESERVE;
 8000eac:	2300      	movs	r3, #0
 8000eae:	617b      	str	r3, [r7, #20]
  nodeConfig.Init.SourceInc = MDMA_SRC_INC_HALFWORD;
 8000eb0:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8000eb4:	61bb      	str	r3, [r7, #24]
  nodeConfig.Init.DestinationInc = MDMA_DEST_INC_HALFWORD;
 8000eb6:	f44f 6381 	mov.w	r3, #1032	@ 0x408
 8000eba:	61fb      	str	r3, [r7, #28]
  nodeConfig.Init.SourceDataSize = MDMA_SRC_DATASIZE_HALFWORD;
 8000ebc:	2310      	movs	r3, #16
 8000ebe:	623b      	str	r3, [r7, #32]
  nodeConfig.Init.DestDataSize = MDMA_DEST_DATASIZE_HALFWORD;
 8000ec0:	2340      	movs	r3, #64	@ 0x40
 8000ec2:	627b      	str	r3, [r7, #36]	@ 0x24
  nodeConfig.Init.DataAlignment = MDMA_DATAALIGN_RIGHT;
 8000ec4:	2300      	movs	r3, #0
 8000ec6:	62bb      	str	r3, [r7, #40]	@ 0x28
  nodeConfig.Init.BufferTransferLength = 512;
 8000ec8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000ecc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  nodeConfig.Init.SourceBurst = MDMA_SOURCE_BURST_SINGLE;
 8000ece:	2300      	movs	r3, #0
 8000ed0:	633b      	str	r3, [r7, #48]	@ 0x30
  nodeConfig.Init.DestBurst = MDMA_DEST_BURST_SINGLE;
 8000ed2:	2300      	movs	r3, #0
 8000ed4:	637b      	str	r3, [r7, #52]	@ 0x34
  nodeConfig.Init.SourceBlockAddressOffset = 2;
 8000ed6:	2302      	movs	r3, #2
 8000ed8:	63bb      	str	r3, [r7, #56]	@ 0x38
  nodeConfig.Init.DestBlockAddressOffset = 0;
 8000eda:	2300      	movs	r3, #0
 8000edc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  nodeConfig.PostRequestMaskAddress = 0;
 8000ede:	2300      	movs	r3, #0
 8000ee0:	653b      	str	r3, [r7, #80]	@ 0x50
  nodeConfig.PostRequestMaskData = 0;
 8000ee2:	2300      	movs	r3, #0
 8000ee4:	657b      	str	r3, [r7, #84]	@ 0x54
  nodeConfig.SrcAddress = (uint32_t)&adc_buf[1];
 8000ee6:	4b52      	ldr	r3, [pc, #328]	@ (8001030 <MX_MDMA_Init+0x2cc>)
 8000ee8:	643b      	str	r3, [r7, #64]	@ 0x40
  nodeConfig.DstAddress = (uint32_t)&ch5_buf[0];
 8000eea:	4b52      	ldr	r3, [pc, #328]	@ (8001034 <MX_MDMA_Init+0x2d0>)
 8000eec:	647b      	str	r3, [r7, #68]	@ 0x44
  nodeConfig.BlockDataLength = 2;
 8000eee:	2302      	movs	r3, #2
 8000ef0:	64bb      	str	r3, [r7, #72]	@ 0x48
  nodeConfig.BlockCount = 512;
 8000ef2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000ef6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_MDMA_LinkedList_CreateNode(&node_mdma_channel0_dma1_stream0_tc_2, &nodeConfig) != HAL_OK)
 8000ef8:	f107 0308 	add.w	r3, r7, #8
 8000efc:	4619      	mov	r1, r3
 8000efe:	484e      	ldr	r0, [pc, #312]	@ (8001038 <MX_MDMA_Init+0x2d4>)
 8000f00:	f004 ff6d 	bl	8005dde <HAL_MDMA_LinkedList_CreateNode>
 8000f04:	4603      	mov	r3, r0
 8000f06:	2b00      	cmp	r3, #0
 8000f08:	d001      	beq.n	8000f0e <MX_MDMA_Init+0x1aa>
  {
    Error_Handler();
 8000f0a:	f000 f9cd 	bl	80012a8 <Error_Handler>
  /* USER CODE BEGIN mdma_channel0_dma1_stream0_tc_2 */

  /* USER CODE END mdma_channel0_dma1_stream0_tc_2 */

  /* Connect a node to the linked list */
  if (HAL_MDMA_LinkedList_AddNode(&hmdma_mdma_channel0_dma1_stream0_tc_0, &node_mdma_channel0_dma1_stream0_tc_2, 0) != HAL_OK)
 8000f0e:	2200      	movs	r2, #0
 8000f10:	4949      	ldr	r1, [pc, #292]	@ (8001038 <MX_MDMA_Init+0x2d4>)
 8000f12:	4840      	ldr	r0, [pc, #256]	@ (8001014 <MX_MDMA_Init+0x2b0>)
 8000f14:	f005 f83f 	bl	8005f96 <HAL_MDMA_LinkedList_AddNode>
 8000f18:	4603      	mov	r3, r0
 8000f1a:	2b00      	cmp	r3, #0
 8000f1c:	d001      	beq.n	8000f22 <MX_MDMA_Init+0x1be>
  {
    Error_Handler();
 8000f1e:	f000 f9c3 	bl	80012a8 <Error_Handler>
  }

  /* Make the linked list circular by connecting the last node to the first */
  if (HAL_MDMA_LinkedList_EnableCircularMode(&hmdma_mdma_channel0_dma1_stream0_tc_0) != HAL_OK)
 8000f22:	483c      	ldr	r0, [pc, #240]	@ (8001014 <MX_MDMA_Init+0x2b0>)
 8000f24:	f005 f8fb 	bl	800611e <HAL_MDMA_LinkedList_EnableCircularMode>
 8000f28:	4603      	mov	r3, r0
 8000f2a:	2b00      	cmp	r3, #0
 8000f2c:	d001      	beq.n	8000f32 <MX_MDMA_Init+0x1ce>
  {
    Error_Handler();
 8000f2e:	f000 f9bb 	bl	80012a8 <Error_Handler>
  }

  /* Configure MDMA channel MDMA_Channel1 */
  /* Configure MDMA request hmdma_mdma_channel1_sw_0 on MDMA_Channel1 */
  hmdma_mdma_channel1_sw_0.Instance = MDMA_Channel1;
 8000f32:	4b42      	ldr	r3, [pc, #264]	@ (800103c <MX_MDMA_Init+0x2d8>)
 8000f34:	4a42      	ldr	r2, [pc, #264]	@ (8001040 <MX_MDMA_Init+0x2dc>)
 8000f36:	601a      	str	r2, [r3, #0]
  hmdma_mdma_channel1_sw_0.Init.Request = MDMA_REQUEST_SW;
 8000f38:	4b40      	ldr	r3, [pc, #256]	@ (800103c <MX_MDMA_Init+0x2d8>)
 8000f3a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000f3e:	605a      	str	r2, [r3, #4]
  hmdma_mdma_channel1_sw_0.Init.TransferTriggerMode = MDMA_BLOCK_TRANSFER;
 8000f40:	4b3e      	ldr	r3, [pc, #248]	@ (800103c <MX_MDMA_Init+0x2d8>)
 8000f42:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000f46:	609a      	str	r2, [r3, #8]
  hmdma_mdma_channel1_sw_0.Init.Priority = MDMA_PRIORITY_LOW;
 8000f48:	4b3c      	ldr	r3, [pc, #240]	@ (800103c <MX_MDMA_Init+0x2d8>)
 8000f4a:	2200      	movs	r2, #0
 8000f4c:	60da      	str	r2, [r3, #12]
  hmdma_mdma_channel1_sw_0.Init.Endianness = MDMA_LITTLE_ENDIANNESS_PRESERVE;
 8000f4e:	4b3b      	ldr	r3, [pc, #236]	@ (800103c <MX_MDMA_Init+0x2d8>)
 8000f50:	2200      	movs	r2, #0
 8000f52:	611a      	str	r2, [r3, #16]
  hmdma_mdma_channel1_sw_0.Init.SourceInc = MDMA_SRC_INC_HALFWORD;
 8000f54:	4b39      	ldr	r3, [pc, #228]	@ (800103c <MX_MDMA_Init+0x2d8>)
 8000f56:	f44f 7281 	mov.w	r2, #258	@ 0x102
 8000f5a:	615a      	str	r2, [r3, #20]
  hmdma_mdma_channel1_sw_0.Init.DestinationInc = MDMA_DEST_INC_HALFWORD;
 8000f5c:	4b37      	ldr	r3, [pc, #220]	@ (800103c <MX_MDMA_Init+0x2d8>)
 8000f5e:	f44f 6281 	mov.w	r2, #1032	@ 0x408
 8000f62:	619a      	str	r2, [r3, #24]
  hmdma_mdma_channel1_sw_0.Init.SourceDataSize = MDMA_SRC_DATASIZE_HALFWORD;
 8000f64:	4b35      	ldr	r3, [pc, #212]	@ (800103c <MX_MDMA_Init+0x2d8>)
 8000f66:	2210      	movs	r2, #16
 8000f68:	61da      	str	r2, [r3, #28]
  hmdma_mdma_channel1_sw_0.Init.DestDataSize = MDMA_DEST_DATASIZE_HALFWORD;
 8000f6a:	4b34      	ldr	r3, [pc, #208]	@ (800103c <MX_MDMA_Init+0x2d8>)
 8000f6c:	2240      	movs	r2, #64	@ 0x40
 8000f6e:	621a      	str	r2, [r3, #32]
  hmdma_mdma_channel1_sw_0.Init.DataAlignment = MDMA_DATAALIGN_RIGHT;
 8000f70:	4b32      	ldr	r3, [pc, #200]	@ (800103c <MX_MDMA_Init+0x2d8>)
 8000f72:	2200      	movs	r2, #0
 8000f74:	625a      	str	r2, [r3, #36]	@ 0x24
  hmdma_mdma_channel1_sw_0.Init.BufferTransferLength = 512;
 8000f76:	4b31      	ldr	r3, [pc, #196]	@ (800103c <MX_MDMA_Init+0x2d8>)
 8000f78:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000f7c:	629a      	str	r2, [r3, #40]	@ 0x28
  hmdma_mdma_channel1_sw_0.Init.SourceBurst = MDMA_SOURCE_BURST_SINGLE;
 8000f7e:	4b2f      	ldr	r3, [pc, #188]	@ (800103c <MX_MDMA_Init+0x2d8>)
 8000f80:	2200      	movs	r2, #0
 8000f82:	62da      	str	r2, [r3, #44]	@ 0x2c
  hmdma_mdma_channel1_sw_0.Init.DestBurst = MDMA_DEST_BURST_SINGLE;
 8000f84:	4b2d      	ldr	r3, [pc, #180]	@ (800103c <MX_MDMA_Init+0x2d8>)
 8000f86:	2200      	movs	r2, #0
 8000f88:	631a      	str	r2, [r3, #48]	@ 0x30
  hmdma_mdma_channel1_sw_0.Init.SourceBlockAddressOffset = 0;
 8000f8a:	4b2c      	ldr	r3, [pc, #176]	@ (800103c <MX_MDMA_Init+0x2d8>)
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	635a      	str	r2, [r3, #52]	@ 0x34
  hmdma_mdma_channel1_sw_0.Init.DestBlockAddressOffset = 0;
 8000f90:	4b2a      	ldr	r3, [pc, #168]	@ (800103c <MX_MDMA_Init+0x2d8>)
 8000f92:	2200      	movs	r2, #0
 8000f94:	639a      	str	r2, [r3, #56]	@ 0x38


  hmdma_mdma_channel1_sw_0.XferBlockCpltCallback =  HAL_MDMA_BlockCpltCallback;
 8000f96:	4b29      	ldr	r3, [pc, #164]	@ (800103c <MX_MDMA_Init+0x2d8>)
 8000f98:	4a20      	ldr	r2, [pc, #128]	@ (800101c <MX_MDMA_Init+0x2b8>)
 8000f9a:	64da      	str	r2, [r3, #76]	@ 0x4c
  hmdma_mdma_channel1_sw_0.XferBufferCpltCallback =  HAL_MDMA_BufferCpltCallback;
 8000f9c:	4b27      	ldr	r3, [pc, #156]	@ (800103c <MX_MDMA_Init+0x2d8>)
 8000f9e:	4a20      	ldr	r2, [pc, #128]	@ (8001020 <MX_MDMA_Init+0x2bc>)
 8000fa0:	649a      	str	r2, [r3, #72]	@ 0x48

  if (HAL_MDMA_Init(&hmdma_mdma_channel1_sw_0) != HAL_OK)
 8000fa2:	4826      	ldr	r0, [pc, #152]	@ (800103c <MX_MDMA_Init+0x2d8>)
 8000fa4:	f004 fe7d 	bl	8005ca2 <HAL_MDMA_Init>
 8000fa8:	4603      	mov	r3, r0
 8000faa:	2b00      	cmp	r3, #0
 8000fac:	d001      	beq.n	8000fb2 <MX_MDMA_Init+0x24e>
  {
    Error_Handler();
 8000fae:	f000 f97b 	bl	80012a8 <Error_Handler>
  }

  /* Initialize MDMA link node according to specified parameters */
  nodeConfig.Init.Request = MDMA_REQUEST_SW;
 8000fb2:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000fb6:	60bb      	str	r3, [r7, #8]
  nodeConfig.Init.TransferTriggerMode = MDMA_BUFFER_TRANSFER;
 8000fb8:	2300      	movs	r3, #0
 8000fba:	60fb      	str	r3, [r7, #12]
  nodeConfig.Init.Priority = MDMA_PRIORITY_LOW;
 8000fbc:	2300      	movs	r3, #0
 8000fbe:	613b      	str	r3, [r7, #16]
  nodeConfig.Init.Endianness = MDMA_LITTLE_ENDIANNESS_PRESERVE;
 8000fc0:	2300      	movs	r3, #0
 8000fc2:	617b      	str	r3, [r7, #20]
  nodeConfig.Init.SourceInc = MDMA_SRC_INC_HALFWORD;
 8000fc4:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8000fc8:	61bb      	str	r3, [r7, #24]
  nodeConfig.Init.DestinationInc = MDMA_DEST_INC_HALFWORD;
 8000fca:	f44f 6381 	mov.w	r3, #1032	@ 0x408
 8000fce:	61fb      	str	r3, [r7, #28]
  nodeConfig.Init.SourceDataSize = MDMA_SRC_DATASIZE_HALFWORD;
 8000fd0:	2310      	movs	r3, #16
 8000fd2:	623b      	str	r3, [r7, #32]
  nodeConfig.Init.DestDataSize = MDMA_DEST_DATASIZE_HALFWORD;
 8000fd4:	2340      	movs	r3, #64	@ 0x40
 8000fd6:	627b      	str	r3, [r7, #36]	@ 0x24
  nodeConfig.Init.DataAlignment = MDMA_DATAALIGN_RIGHT;
 8000fd8:	2300      	movs	r3, #0
 8000fda:	62bb      	str	r3, [r7, #40]	@ 0x28
  nodeConfig.Init.BufferTransferLength = 512;
 8000fdc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000fe0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  nodeConfig.Init.SourceBurst = MDMA_SOURCE_BURST_SINGLE;
 8000fe2:	2300      	movs	r3, #0
 8000fe4:	633b      	str	r3, [r7, #48]	@ 0x30
  nodeConfig.Init.DestBurst = MDMA_DEST_BURST_SINGLE;
 8000fe6:	2300      	movs	r3, #0
 8000fe8:	637b      	str	r3, [r7, #52]	@ 0x34
  nodeConfig.Init.SourceBlockAddressOffset = 0;
 8000fea:	2300      	movs	r3, #0
 8000fec:	63bb      	str	r3, [r7, #56]	@ 0x38
  nodeConfig.Init.DestBlockAddressOffset = 0;
 8000fee:	2300      	movs	r3, #0
 8000ff0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  nodeConfig.PostRequestMaskAddress = 0;
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	653b      	str	r3, [r7, #80]	@ 0x50
  nodeConfig.PostRequestMaskData = 0;
 8000ff6:	2300      	movs	r3, #0
 8000ff8:	657b      	str	r3, [r7, #84]	@ 0x54
  nodeConfig.SrcAddress = (uint32_t)&adc_buf[0];
 8000ffa:	4b0a      	ldr	r3, [pc, #40]	@ (8001024 <MX_MDMA_Init+0x2c0>)
 8000ffc:	643b      	str	r3, [r7, #64]	@ 0x40
  nodeConfig.DstAddress = (uint32_t)&ch6_buf[0];
 8000ffe:	4b0a      	ldr	r3, [pc, #40]	@ (8001028 <MX_MDMA_Init+0x2c4>)
 8001000:	647b      	str	r3, [r7, #68]	@ 0x44
  nodeConfig.BlockDataLength = 2;
 8001002:	2302      	movs	r3, #2
 8001004:	64bb      	str	r3, [r7, #72]	@ 0x48
  nodeConfig.BlockCount = 512;
 8001006:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800100a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800100c:	e01a      	b.n	8001044 <MX_MDMA_Init+0x2e0>
 800100e:	bf00      	nop
 8001010:	58024400 	.word	0x58024400
 8001014:	24000194 	.word	0x24000194
 8001018:	52000040 	.word	0x52000040
 800101c:	08000975 	.word	0x08000975
 8001020:	08000945 	.word	0x08000945
 8001024:	30001000 	.word	0x30001000
 8001028:	30000400 	.word	0x30000400
 800102c:	24000200 	.word	0x24000200
 8001030:	30001002 	.word	0x30001002
 8001034:	30000000 	.word	0x30000000
 8001038:	24000228 	.word	0x24000228
 800103c:	24000250 	.word	0x24000250
 8001040:	52000080 	.word	0x52000080
  if (HAL_MDMA_LinkedList_CreateNode(&node_mdma_channel1_sw_1, &nodeConfig) != HAL_OK)
 8001044:	f107 0308 	add.w	r3, r7, #8
 8001048:	4619      	mov	r1, r3
 800104a:	4834      	ldr	r0, [pc, #208]	@ (800111c <MX_MDMA_Init+0x3b8>)
 800104c:	f004 fec7 	bl	8005dde <HAL_MDMA_LinkedList_CreateNode>
 8001050:	4603      	mov	r3, r0
 8001052:	2b00      	cmp	r3, #0
 8001054:	d001      	beq.n	800105a <MX_MDMA_Init+0x2f6>
  {
    Error_Handler();
 8001056:	f000 f927 	bl	80012a8 <Error_Handler>
  /* USER CODE BEGIN mdma_channel1_sw_1 */

  /* USER CODE END mdma_channel1_sw_1 */

  /* Connect a node to the linked list */
  if (HAL_MDMA_LinkedList_AddNode(&hmdma_mdma_channel1_sw_0, &node_mdma_channel1_sw_1, 0) != HAL_OK)
 800105a:	2200      	movs	r2, #0
 800105c:	492f      	ldr	r1, [pc, #188]	@ (800111c <MX_MDMA_Init+0x3b8>)
 800105e:	4830      	ldr	r0, [pc, #192]	@ (8001120 <MX_MDMA_Init+0x3bc>)
 8001060:	f004 ff99 	bl	8005f96 <HAL_MDMA_LinkedList_AddNode>
 8001064:	4603      	mov	r3, r0
 8001066:	2b00      	cmp	r3, #0
 8001068:	d001      	beq.n	800106e <MX_MDMA_Init+0x30a>
  {
    Error_Handler();
 800106a:	f000 f91d 	bl	80012a8 <Error_Handler>
  }

  /* Initialize MDMA link node according to specified parameters */
  nodeConfig.Init.Request = MDMA_REQUEST_SW;
 800106e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001072:	60bb      	str	r3, [r7, #8]
  nodeConfig.Init.TransferTriggerMode = MDMA_BLOCK_TRANSFER;
 8001074:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8001078:	60fb      	str	r3, [r7, #12]
  nodeConfig.Init.Priority = MDMA_PRIORITY_LOW;
 800107a:	2300      	movs	r3, #0
 800107c:	613b      	str	r3, [r7, #16]
  nodeConfig.Init.Endianness = MDMA_LITTLE_ENDIANNESS_PRESERVE;
 800107e:	2300      	movs	r3, #0
 8001080:	617b      	str	r3, [r7, #20]
  nodeConfig.Init.SourceInc = MDMA_SRC_INC_HALFWORD;
 8001082:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8001086:	61bb      	str	r3, [r7, #24]
  nodeConfig.Init.DestinationInc = MDMA_DEST_INC_HALFWORD;
 8001088:	f44f 6381 	mov.w	r3, #1032	@ 0x408
 800108c:	61fb      	str	r3, [r7, #28]
  nodeConfig.Init.SourceDataSize = MDMA_SRC_DATASIZE_HALFWORD;
 800108e:	2310      	movs	r3, #16
 8001090:	623b      	str	r3, [r7, #32]
  nodeConfig.Init.DestDataSize = MDMA_DEST_DATASIZE_HALFWORD;
 8001092:	2340      	movs	r3, #64	@ 0x40
 8001094:	627b      	str	r3, [r7, #36]	@ 0x24
  nodeConfig.Init.DataAlignment = MDMA_DATAALIGN_RIGHT;
 8001096:	2300      	movs	r3, #0
 8001098:	62bb      	str	r3, [r7, #40]	@ 0x28
  nodeConfig.Init.BufferTransferLength = 512;
 800109a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800109e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  nodeConfig.Init.SourceBurst = MDMA_SOURCE_BURST_SINGLE;
 80010a0:	2300      	movs	r3, #0
 80010a2:	633b      	str	r3, [r7, #48]	@ 0x30
  nodeConfig.Init.DestBurst = MDMA_DEST_BURST_SINGLE;
 80010a4:	2300      	movs	r3, #0
 80010a6:	637b      	str	r3, [r7, #52]	@ 0x34
  nodeConfig.Init.SourceBlockAddressOffset = 0;
 80010a8:	2300      	movs	r3, #0
 80010aa:	63bb      	str	r3, [r7, #56]	@ 0x38
  nodeConfig.Init.DestBlockAddressOffset = 0;
 80010ac:	2300      	movs	r3, #0
 80010ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
  nodeConfig.PostRequestMaskAddress = 0;
 80010b0:	2300      	movs	r3, #0
 80010b2:	653b      	str	r3, [r7, #80]	@ 0x50
  nodeConfig.PostRequestMaskData = 0;
 80010b4:	2300      	movs	r3, #0
 80010b6:	657b      	str	r3, [r7, #84]	@ 0x54
  nodeConfig.SrcAddress = (uint32_t)&adc_buf[1];
 80010b8:	4b1a      	ldr	r3, [pc, #104]	@ (8001124 <MX_MDMA_Init+0x3c0>)
 80010ba:	643b      	str	r3, [r7, #64]	@ 0x40
  nodeConfig.DstAddress = (uint32_t)&ch5_buf[0];
 80010bc:	4b1a      	ldr	r3, [pc, #104]	@ (8001128 <MX_MDMA_Init+0x3c4>)
 80010be:	647b      	str	r3, [r7, #68]	@ 0x44
  nodeConfig.BlockDataLength = 2;
 80010c0:	2302      	movs	r3, #2
 80010c2:	64bb      	str	r3, [r7, #72]	@ 0x48
  nodeConfig.BlockCount = 512;
 80010c4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80010c8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_MDMA_LinkedList_CreateNode(&node_mdma_channel1_sw_2, &nodeConfig) != HAL_OK)
 80010ca:	f107 0308 	add.w	r3, r7, #8
 80010ce:	4619      	mov	r1, r3
 80010d0:	4816      	ldr	r0, [pc, #88]	@ (800112c <MX_MDMA_Init+0x3c8>)
 80010d2:	f004 fe84 	bl	8005dde <HAL_MDMA_LinkedList_CreateNode>
 80010d6:	4603      	mov	r3, r0
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d001      	beq.n	80010e0 <MX_MDMA_Init+0x37c>
  {
    Error_Handler();
 80010dc:	f000 f8e4 	bl	80012a8 <Error_Handler>
  /* USER CODE BEGIN mdma_channel1_sw_2 */

  /* USER CODE END mdma_channel1_sw_2 */

  /* Connect a node to the linked list */
  if (HAL_MDMA_LinkedList_AddNode(&hmdma_mdma_channel1_sw_0, &node_mdma_channel1_sw_2, 0) != HAL_OK)
 80010e0:	2200      	movs	r2, #0
 80010e2:	4912      	ldr	r1, [pc, #72]	@ (800112c <MX_MDMA_Init+0x3c8>)
 80010e4:	480e      	ldr	r0, [pc, #56]	@ (8001120 <MX_MDMA_Init+0x3bc>)
 80010e6:	f004 ff56 	bl	8005f96 <HAL_MDMA_LinkedList_AddNode>
 80010ea:	4603      	mov	r3, r0
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	d001      	beq.n	80010f4 <MX_MDMA_Init+0x390>
  {
    Error_Handler();
 80010f0:	f000 f8da 	bl	80012a8 <Error_Handler>
  }

  /* Make the linked list circular by connecting the last node to the first */
  if (HAL_MDMA_LinkedList_EnableCircularMode(&hmdma_mdma_channel1_sw_0) != HAL_OK)
 80010f4:	480a      	ldr	r0, [pc, #40]	@ (8001120 <MX_MDMA_Init+0x3bc>)
 80010f6:	f005 f812 	bl	800611e <HAL_MDMA_LinkedList_EnableCircularMode>
 80010fa:	4603      	mov	r3, r0
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d001      	beq.n	8001104 <MX_MDMA_Init+0x3a0>
  {
    Error_Handler();
 8001100:	f000 f8d2 	bl	80012a8 <Error_Handler>
  }

  /* MDMA interrupt initialization */
  /* MDMA_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MDMA_IRQn, 0, 0);
 8001104:	2200      	movs	r2, #0
 8001106:	2100      	movs	r1, #0
 8001108:	207a      	movs	r0, #122	@ 0x7a
 800110a:	f002 fa72 	bl	80035f2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(MDMA_IRQn);
 800110e:	207a      	movs	r0, #122	@ 0x7a
 8001110:	f002 fa89 	bl	8003626 <HAL_NVIC_EnableIRQ>

}
 8001114:	bf00      	nop
 8001116:	3758      	adds	r7, #88	@ 0x58
 8001118:	46bd      	mov	sp, r7
 800111a:	bd80      	pop	{r7, pc}
 800111c:	240002bc 	.word	0x240002bc
 8001120:	24000250 	.word	0x24000250
 8001124:	30001002 	.word	0x30001002
 8001128:	30000000 	.word	0x30000000
 800112c:	240002e4 	.word	0x240002e4

08001130 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001130:	b580      	push	{r7, lr}
 8001132:	b08a      	sub	sp, #40	@ 0x28
 8001134:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001136:	f107 0314 	add.w	r3, r7, #20
 800113a:	2200      	movs	r2, #0
 800113c:	601a      	str	r2, [r3, #0]
 800113e:	605a      	str	r2, [r3, #4]
 8001140:	609a      	str	r2, [r3, #8]
 8001142:	60da      	str	r2, [r3, #12]
 8001144:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001146:	4b49      	ldr	r3, [pc, #292]	@ (800126c <MX_GPIO_Init+0x13c>)
 8001148:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800114c:	4a47      	ldr	r2, [pc, #284]	@ (800126c <MX_GPIO_Init+0x13c>)
 800114e:	f043 0304 	orr.w	r3, r3, #4
 8001152:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001156:	4b45      	ldr	r3, [pc, #276]	@ (800126c <MX_GPIO_Init+0x13c>)
 8001158:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800115c:	f003 0304 	and.w	r3, r3, #4
 8001160:	613b      	str	r3, [r7, #16]
 8001162:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001164:	4b41      	ldr	r3, [pc, #260]	@ (800126c <MX_GPIO_Init+0x13c>)
 8001166:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800116a:	4a40      	ldr	r2, [pc, #256]	@ (800126c <MX_GPIO_Init+0x13c>)
 800116c:	f043 0301 	orr.w	r3, r3, #1
 8001170:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001174:	4b3d      	ldr	r3, [pc, #244]	@ (800126c <MX_GPIO_Init+0x13c>)
 8001176:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800117a:	f003 0301 	and.w	r3, r3, #1
 800117e:	60fb      	str	r3, [r7, #12]
 8001180:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001182:	4b3a      	ldr	r3, [pc, #232]	@ (800126c <MX_GPIO_Init+0x13c>)
 8001184:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001188:	4a38      	ldr	r2, [pc, #224]	@ (800126c <MX_GPIO_Init+0x13c>)
 800118a:	f043 0302 	orr.w	r3, r3, #2
 800118e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001192:	4b36      	ldr	r3, [pc, #216]	@ (800126c <MX_GPIO_Init+0x13c>)
 8001194:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001198:	f003 0302 	and.w	r3, r3, #2
 800119c:	60bb      	str	r3, [r7, #8]
 800119e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80011a0:	4b32      	ldr	r3, [pc, #200]	@ (800126c <MX_GPIO_Init+0x13c>)
 80011a2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80011a6:	4a31      	ldr	r2, [pc, #196]	@ (800126c <MX_GPIO_Init+0x13c>)
 80011a8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80011ac:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80011b0:	4b2e      	ldr	r3, [pc, #184]	@ (800126c <MX_GPIO_Init+0x13c>)
 80011b2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80011b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80011ba:	607b      	str	r3, [r7, #4]
 80011bc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pins : PC1 PC4 PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 80011be:	2332      	movs	r3, #50	@ 0x32
 80011c0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011c2:	2302      	movs	r3, #2
 80011c4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011c6:	2300      	movs	r3, #0
 80011c8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011ca:	2300      	movs	r3, #0
 80011cc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80011ce:	230b      	movs	r3, #11
 80011d0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80011d2:	f107 0314 	add.w	r3, r7, #20
 80011d6:	4619      	mov	r1, r3
 80011d8:	4825      	ldr	r0, [pc, #148]	@ (8001270 <MX_GPIO_Init+0x140>)
 80011da:	f004 fb99 	bl	8005910 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA2 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 80011de:	2386      	movs	r3, #134	@ 0x86
 80011e0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011e2:	2302      	movs	r3, #2
 80011e4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011e6:	2300      	movs	r3, #0
 80011e8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011ea:	2300      	movs	r3, #0
 80011ec:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80011ee:	230b      	movs	r3, #11
 80011f0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011f2:	f107 0314 	add.w	r3, r7, #20
 80011f6:	4619      	mov	r1, r3
 80011f8:	481e      	ldr	r0, [pc, #120]	@ (8001274 <MX_GPIO_Init+0x144>)
 80011fa:	f004 fb89 	bl	8005910 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80011fe:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001202:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001204:	2302      	movs	r3, #2
 8001206:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001208:	2300      	movs	r3, #0
 800120a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800120c:	2300      	movs	r3, #0
 800120e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001210:	230b      	movs	r3, #11
 8001212:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001214:	f107 0314 	add.w	r3, r7, #20
 8001218:	4619      	mov	r1, r3
 800121a:	4817      	ldr	r0, [pc, #92]	@ (8001278 <MX_GPIO_Init+0x148>)
 800121c:	f004 fb78 	bl	8005910 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA11 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_12;
 8001220:	f44f 53c8 	mov.w	r3, #6400	@ 0x1900
 8001224:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001226:	2302      	movs	r3, #2
 8001228:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800122a:	2300      	movs	r3, #0
 800122c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800122e:	2300      	movs	r3, #0
 8001230:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 8001232:	230a      	movs	r3, #10
 8001234:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001236:	f107 0314 	add.w	r3, r7, #20
 800123a:	4619      	mov	r1, r3
 800123c:	480d      	ldr	r0, [pc, #52]	@ (8001274 <MX_GPIO_Init+0x144>)
 800123e:	f004 fb67 	bl	8005910 <HAL_GPIO_Init>

  /*Configure GPIO pins : PG11 PG13 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_13;
 8001242:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8001246:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001248:	2302      	movs	r3, #2
 800124a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800124c:	2300      	movs	r3, #0
 800124e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001250:	2300      	movs	r3, #0
 8001252:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001254:	230b      	movs	r3, #11
 8001256:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001258:	f107 0314 	add.w	r3, r7, #20
 800125c:	4619      	mov	r1, r3
 800125e:	4807      	ldr	r0, [pc, #28]	@ (800127c <MX_GPIO_Init+0x14c>)
 8001260:	f004 fb56 	bl	8005910 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001264:	bf00      	nop
 8001266:	3728      	adds	r7, #40	@ 0x28
 8001268:	46bd      	mov	sp, r7
 800126a:	bd80      	pop	{r7, pc}
 800126c:	58024400 	.word	0x58024400
 8001270:	58020800 	.word	0x58020800
 8001274:	58020000 	.word	0x58020000
 8001278:	58020400 	.word	0x58020400
 800127c:	58021800 	.word	0x58021800

08001280 <BSP_PB_Callback>:
  * @brief  BSP Push Button callback
  * @param  Button Specifies the pressed button
  * @retval None
  */
void BSP_PB_Callback(Button_TypeDef Button)
{
 8001280:	b480      	push	{r7}
 8001282:	b083      	sub	sp, #12
 8001284:	af00      	add	r7, sp, #0
 8001286:	4603      	mov	r3, r0
 8001288:	71fb      	strb	r3, [r7, #7]
  if (Button == BUTTON_USER)
 800128a:	79fb      	ldrb	r3, [r7, #7]
 800128c:	2b00      	cmp	r3, #0
 800128e:	d102      	bne.n	8001296 <BSP_PB_Callback+0x16>
  {
    BspButtonState = BUTTON_PRESSED;
 8001290:	4b04      	ldr	r3, [pc, #16]	@ (80012a4 <BSP_PB_Callback+0x24>)
 8001292:	2201      	movs	r2, #1
 8001294:	601a      	str	r2, [r3, #0]
  }
}
 8001296:	bf00      	nop
 8001298:	370c      	adds	r7, #12
 800129a:	46bd      	mov	sp, r7
 800129c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a0:	4770      	bx	lr
 80012a2:	bf00      	nop
 80012a4:	240000b4 	.word	0x240000b4

080012a8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80012a8:	b480      	push	{r7}
 80012aa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80012ac:	b672      	cpsid	i
}
 80012ae:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80012b0:	bf00      	nop
 80012b2:	e7fd      	b.n	80012b0 <Error_Handler+0x8>

080012b4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80012b4:	b480      	push	{r7}
 80012b6:	b083      	sub	sp, #12
 80012b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80012ba:	4b0a      	ldr	r3, [pc, #40]	@ (80012e4 <HAL_MspInit+0x30>)
 80012bc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80012c0:	4a08      	ldr	r2, [pc, #32]	@ (80012e4 <HAL_MspInit+0x30>)
 80012c2:	f043 0302 	orr.w	r3, r3, #2
 80012c6:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80012ca:	4b06      	ldr	r3, [pc, #24]	@ (80012e4 <HAL_MspInit+0x30>)
 80012cc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80012d0:	f003 0302 	and.w	r3, r3, #2
 80012d4:	607b      	str	r3, [r7, #4]
 80012d6:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80012d8:	bf00      	nop
 80012da:	370c      	adds	r7, #12
 80012dc:	46bd      	mov	sp, r7
 80012de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e2:	4770      	bx	lr
 80012e4:	58024400 	.word	0x58024400

080012e8 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	b0bc      	sub	sp, #240	@ 0xf0
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012f0:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80012f4:	2200      	movs	r2, #0
 80012f6:	601a      	str	r2, [r3, #0]
 80012f8:	605a      	str	r2, [r3, #4]
 80012fa:	609a      	str	r2, [r3, #8]
 80012fc:	60da      	str	r2, [r3, #12]
 80012fe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001300:	f107 0318 	add.w	r3, r7, #24
 8001304:	22c0      	movs	r2, #192	@ 0xc0
 8001306:	2100      	movs	r1, #0
 8001308:	4618      	mov	r0, r3
 800130a:	f00a f958 	bl	800b5be <memset>
  if(hadc->Instance==ADC1)
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	4a53      	ldr	r2, [pc, #332]	@ (8001460 <HAL_ADC_MspInit+0x178>)
 8001314:	4293      	cmp	r3, r2
 8001316:	f040 809e 	bne.w	8001456 <HAL_ADC_MspInit+0x16e>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800131a:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 800131e:	f04f 0300 	mov.w	r3, #0
 8001322:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.PLL2.PLL2M = 4;
 8001326:	2304      	movs	r3, #4
 8001328:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLL2.PLL2N = 10;
 800132a:	230a      	movs	r3, #10
 800132c:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLL2.PLL2P = 2;
 800132e:	2302      	movs	r3, #2
 8001330:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8001332:	2302      	movs	r3, #2
 8001334:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInitStruct.PLL2.PLL2R = 2;
 8001336:	2302      	movs	r3, #2
 8001338:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 800133a:	23c0      	movs	r3, #192	@ 0xc0
 800133c:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 800133e:	2320      	movs	r3, #32
 8001340:	63bb      	str	r3, [r7, #56]	@ 0x38
    PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 8001342:	2300      	movs	r3, #0
 8001344:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 8001346:	2300      	movs	r3, #0
 8001348:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800134c:	f107 0318 	add.w	r3, r7, #24
 8001350:	4618      	mov	r0, r3
 8001352:	f006 fa7f 	bl	8007854 <HAL_RCCEx_PeriphCLKConfig>
 8001356:	4603      	mov	r3, r0
 8001358:	2b00      	cmp	r3, #0
 800135a:	d001      	beq.n	8001360 <HAL_ADC_MspInit+0x78>
    {
      Error_Handler();
 800135c:	f7ff ffa4 	bl	80012a8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8001360:	4b40      	ldr	r3, [pc, #256]	@ (8001464 <HAL_ADC_MspInit+0x17c>)
 8001362:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001366:	4a3f      	ldr	r2, [pc, #252]	@ (8001464 <HAL_ADC_MspInit+0x17c>)
 8001368:	f043 0320 	orr.w	r3, r3, #32
 800136c:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8001370:	4b3c      	ldr	r3, [pc, #240]	@ (8001464 <HAL_ADC_MspInit+0x17c>)
 8001372:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001376:	f003 0320 	and.w	r3, r3, #32
 800137a:	617b      	str	r3, [r7, #20]
 800137c:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800137e:	4b39      	ldr	r3, [pc, #228]	@ (8001464 <HAL_ADC_MspInit+0x17c>)
 8001380:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001384:	4a37      	ldr	r2, [pc, #220]	@ (8001464 <HAL_ADC_MspInit+0x17c>)
 8001386:	f043 0304 	orr.w	r3, r3, #4
 800138a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800138e:	4b35      	ldr	r3, [pc, #212]	@ (8001464 <HAL_ADC_MspInit+0x17c>)
 8001390:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001394:	f003 0304 	and.w	r3, r3, #4
 8001398:	613b      	str	r3, [r7, #16]
 800139a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800139c:	4b31      	ldr	r3, [pc, #196]	@ (8001464 <HAL_ADC_MspInit+0x17c>)
 800139e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80013a2:	4a30      	ldr	r2, [pc, #192]	@ (8001464 <HAL_ADC_MspInit+0x17c>)
 80013a4:	f043 0301 	orr.w	r3, r3, #1
 80013a8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80013ac:	4b2d      	ldr	r3, [pc, #180]	@ (8001464 <HAL_ADC_MspInit+0x17c>)
 80013ae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80013b2:	f003 0301 	and.w	r3, r3, #1
 80013b6:	60fb      	str	r3, [r7, #12]
 80013b8:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_INP10
    PA0     ------> ADC1_INP16
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80013ba:	2301      	movs	r3, #1
 80013bc:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80013c0:	2303      	movs	r3, #3
 80013c2:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013c6:	2300      	movs	r3, #0
 80013c8:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80013cc:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80013d0:	4619      	mov	r1, r3
 80013d2:	4825      	ldr	r0, [pc, #148]	@ (8001468 <HAL_ADC_MspInit+0x180>)
 80013d4:	f004 fa9c 	bl	8005910 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80013d8:	2301      	movs	r3, #1
 80013da:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80013de:	2303      	movs	r3, #3
 80013e0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013e4:	2300      	movs	r3, #0
 80013e6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013ea:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80013ee:	4619      	mov	r1, r3
 80013f0:	481e      	ldr	r0, [pc, #120]	@ (800146c <HAL_ADC_MspInit+0x184>)
 80013f2:	f004 fa8d 	bl	8005910 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Stream0;
 80013f6:	4b1e      	ldr	r3, [pc, #120]	@ (8001470 <HAL_ADC_MspInit+0x188>)
 80013f8:	4a1e      	ldr	r2, [pc, #120]	@ (8001474 <HAL_ADC_MspInit+0x18c>)
 80013fa:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 80013fc:	4b1c      	ldr	r3, [pc, #112]	@ (8001470 <HAL_ADC_MspInit+0x188>)
 80013fe:	2209      	movs	r2, #9
 8001400:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001402:	4b1b      	ldr	r3, [pc, #108]	@ (8001470 <HAL_ADC_MspInit+0x188>)
 8001404:	2200      	movs	r2, #0
 8001406:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001408:	4b19      	ldr	r3, [pc, #100]	@ (8001470 <HAL_ADC_MspInit+0x188>)
 800140a:	2200      	movs	r2, #0
 800140c:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800140e:	4b18      	ldr	r3, [pc, #96]	@ (8001470 <HAL_ADC_MspInit+0x188>)
 8001410:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001414:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001416:	4b16      	ldr	r3, [pc, #88]	@ (8001470 <HAL_ADC_MspInit+0x188>)
 8001418:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800141c:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800141e:	4b14      	ldr	r3, [pc, #80]	@ (8001470 <HAL_ADC_MspInit+0x188>)
 8001420:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001424:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001426:	4b12      	ldr	r3, [pc, #72]	@ (8001470 <HAL_ADC_MspInit+0x188>)
 8001428:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800142c:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800142e:	4b10      	ldr	r3, [pc, #64]	@ (8001470 <HAL_ADC_MspInit+0x188>)
 8001430:	2200      	movs	r2, #0
 8001432:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001434:	4b0e      	ldr	r3, [pc, #56]	@ (8001470 <HAL_ADC_MspInit+0x188>)
 8001436:	2200      	movs	r2, #0
 8001438:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800143a:	480d      	ldr	r0, [pc, #52]	@ (8001470 <HAL_ADC_MspInit+0x188>)
 800143c:	f002 f920 	bl	8003680 <HAL_DMA_Init>
 8001440:	4603      	mov	r3, r0
 8001442:	2b00      	cmp	r3, #0
 8001444:	d001      	beq.n	800144a <HAL_ADC_MspInit+0x162>
    {
      Error_Handler();
 8001446:	f7ff ff2f 	bl	80012a8 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	4a08      	ldr	r2, [pc, #32]	@ (8001470 <HAL_ADC_MspInit+0x188>)
 800144e:	64da      	str	r2, [r3, #76]	@ 0x4c
 8001450:	4a07      	ldr	r2, [pc, #28]	@ (8001470 <HAL_ADC_MspInit+0x188>)
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001456:	bf00      	nop
 8001458:	37f0      	adds	r7, #240	@ 0xf0
 800145a:	46bd      	mov	sp, r7
 800145c:	bd80      	pop	{r7, pc}
 800145e:	bf00      	nop
 8001460:	40022000 	.word	0x40022000
 8001464:	58024400 	.word	0x58024400
 8001468:	58020800 	.word	0x58020800
 800146c:	58020000 	.word	0x58020000
 8001470:	2400011c 	.word	0x2400011c
 8001474:	40020010 	.word	0x40020010

08001478 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001478:	b480      	push	{r7}
 800147a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800147c:	bf00      	nop
 800147e:	e7fd      	b.n	800147c <NMI_Handler+0x4>

08001480 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001480:	b480      	push	{r7}
 8001482:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001484:	bf00      	nop
 8001486:	e7fd      	b.n	8001484 <HardFault_Handler+0x4>

08001488 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001488:	b480      	push	{r7}
 800148a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800148c:	bf00      	nop
 800148e:	e7fd      	b.n	800148c <MemManage_Handler+0x4>

08001490 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001490:	b480      	push	{r7}
 8001492:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001494:	bf00      	nop
 8001496:	e7fd      	b.n	8001494 <BusFault_Handler+0x4>

08001498 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001498:	b480      	push	{r7}
 800149a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800149c:	bf00      	nop
 800149e:	e7fd      	b.n	800149c <UsageFault_Handler+0x4>

080014a0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80014a0:	b480      	push	{r7}
 80014a2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80014a4:	bf00      	nop
 80014a6:	46bd      	mov	sp, r7
 80014a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ac:	4770      	bx	lr

080014ae <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80014ae:	b480      	push	{r7}
 80014b0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80014b2:	bf00      	nop
 80014b4:	46bd      	mov	sp, r7
 80014b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ba:	4770      	bx	lr

080014bc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80014bc:	b480      	push	{r7}
 80014be:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80014c0:	bf00      	nop
 80014c2:	46bd      	mov	sp, r7
 80014c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c8:	4770      	bx	lr

080014ca <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80014ca:	b580      	push	{r7, lr}
 80014cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80014ce:	f000 fb89 	bl	8001be4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80014d2:	bf00      	nop
 80014d4:	bd80      	pop	{r7, pc}
	...

080014d8 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 80014d8:	b580      	push	{r7, lr}
 80014da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80014dc:	4802      	ldr	r0, [pc, #8]	@ (80014e8 <DMA1_Stream0_IRQHandler+0x10>)
 80014de:	f002 fe95 	bl	800420c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 80014e2:	bf00      	nop
 80014e4:	bd80      	pop	{r7, pc}
 80014e6:	bf00      	nop
 80014e8:	2400011c 	.word	0x2400011c

080014ec <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80014ec:	b580      	push	{r7, lr}
 80014ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  BSP_PB_IRQHandler(BUTTON_USER);
 80014f0:	2000      	movs	r0, #0
 80014f2:	f000 fa15 	bl	8001920 <BSP_PB_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80014f6:	bf00      	nop
 80014f8:	bd80      	pop	{r7, pc}
	...

080014fc <MDMA_IRQHandler>:

/**
  * @brief This function handles MDMA global interrupt.
  */
void MDMA_IRQHandler(void)
{
 80014fc:	b580      	push	{r7, lr}
 80014fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MDMA_IRQn 0 */

  /* USER CODE END MDMA_IRQn 0 */
  HAL_MDMA_IRQHandler(&hmdma_mdma_channel0_dma1_stream0_tc_0);
 8001500:	4803      	ldr	r0, [pc, #12]	@ (8001510 <MDMA_IRQHandler+0x14>)
 8001502:	f004 ff0b 	bl	800631c <HAL_MDMA_IRQHandler>
  HAL_MDMA_IRQHandler(&hmdma_mdma_channel1_sw_0);
 8001506:	4803      	ldr	r0, [pc, #12]	@ (8001514 <MDMA_IRQHandler+0x18>)
 8001508:	f004 ff08 	bl	800631c <HAL_MDMA_IRQHandler>
  /* USER CODE BEGIN MDMA_IRQn 1 */

  /* USER CODE END MDMA_IRQn 1 */
}
 800150c:	bf00      	nop
 800150e:	bd80      	pop	{r7, pc}
 8001510:	24000194 	.word	0x24000194
 8001514:	24000250 	.word	0x24000250

08001518 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001518:	b480      	push	{r7}
 800151a:	af00      	add	r7, sp, #0
  return 1;
 800151c:	2301      	movs	r3, #1
}
 800151e:	4618      	mov	r0, r3
 8001520:	46bd      	mov	sp, r7
 8001522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001526:	4770      	bx	lr

08001528 <_kill>:

int _kill(int pid, int sig)
{
 8001528:	b580      	push	{r7, lr}
 800152a:	b082      	sub	sp, #8
 800152c:	af00      	add	r7, sp, #0
 800152e:	6078      	str	r0, [r7, #4]
 8001530:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001532:	f00a f893 	bl	800b65c <__errno>
 8001536:	4603      	mov	r3, r0
 8001538:	2216      	movs	r2, #22
 800153a:	601a      	str	r2, [r3, #0]
  return -1;
 800153c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001540:	4618      	mov	r0, r3
 8001542:	3708      	adds	r7, #8
 8001544:	46bd      	mov	sp, r7
 8001546:	bd80      	pop	{r7, pc}

08001548 <_exit>:

void _exit (int status)
{
 8001548:	b580      	push	{r7, lr}
 800154a:	b082      	sub	sp, #8
 800154c:	af00      	add	r7, sp, #0
 800154e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001550:	f04f 31ff 	mov.w	r1, #4294967295
 8001554:	6878      	ldr	r0, [r7, #4]
 8001556:	f7ff ffe7 	bl	8001528 <_kill>
  while (1) {}    /* Make sure we hang here */
 800155a:	bf00      	nop
 800155c:	e7fd      	b.n	800155a <_exit+0x12>

0800155e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800155e:	b580      	push	{r7, lr}
 8001560:	b086      	sub	sp, #24
 8001562:	af00      	add	r7, sp, #0
 8001564:	60f8      	str	r0, [r7, #12]
 8001566:	60b9      	str	r1, [r7, #8]
 8001568:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800156a:	2300      	movs	r3, #0
 800156c:	617b      	str	r3, [r7, #20]
 800156e:	e00a      	b.n	8001586 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001570:	f3af 8000 	nop.w
 8001574:	4601      	mov	r1, r0
 8001576:	68bb      	ldr	r3, [r7, #8]
 8001578:	1c5a      	adds	r2, r3, #1
 800157a:	60ba      	str	r2, [r7, #8]
 800157c:	b2ca      	uxtb	r2, r1
 800157e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001580:	697b      	ldr	r3, [r7, #20]
 8001582:	3301      	adds	r3, #1
 8001584:	617b      	str	r3, [r7, #20]
 8001586:	697a      	ldr	r2, [r7, #20]
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	429a      	cmp	r2, r3
 800158c:	dbf0      	blt.n	8001570 <_read+0x12>
  }

  return len;
 800158e:	687b      	ldr	r3, [r7, #4]
}
 8001590:	4618      	mov	r0, r3
 8001592:	3718      	adds	r7, #24
 8001594:	46bd      	mov	sp, r7
 8001596:	bd80      	pop	{r7, pc}

08001598 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001598:	b580      	push	{r7, lr}
 800159a:	b086      	sub	sp, #24
 800159c:	af00      	add	r7, sp, #0
 800159e:	60f8      	str	r0, [r7, #12]
 80015a0:	60b9      	str	r1, [r7, #8]
 80015a2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015a4:	2300      	movs	r3, #0
 80015a6:	617b      	str	r3, [r7, #20]
 80015a8:	e009      	b.n	80015be <_write+0x26>
  {
    __io_putchar(*ptr++);
 80015aa:	68bb      	ldr	r3, [r7, #8]
 80015ac:	1c5a      	adds	r2, r3, #1
 80015ae:	60ba      	str	r2, [r7, #8]
 80015b0:	781b      	ldrb	r3, [r3, #0]
 80015b2:	4618      	mov	r0, r3
 80015b4:	f000 fa28 	bl	8001a08 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015b8:	697b      	ldr	r3, [r7, #20]
 80015ba:	3301      	adds	r3, #1
 80015bc:	617b      	str	r3, [r7, #20]
 80015be:	697a      	ldr	r2, [r7, #20]
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	429a      	cmp	r2, r3
 80015c4:	dbf1      	blt.n	80015aa <_write+0x12>
  }
  return len;
 80015c6:	687b      	ldr	r3, [r7, #4]
}
 80015c8:	4618      	mov	r0, r3
 80015ca:	3718      	adds	r7, #24
 80015cc:	46bd      	mov	sp, r7
 80015ce:	bd80      	pop	{r7, pc}

080015d0 <_close>:

int _close(int file)
{
 80015d0:	b480      	push	{r7}
 80015d2:	b083      	sub	sp, #12
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80015d8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80015dc:	4618      	mov	r0, r3
 80015de:	370c      	adds	r7, #12
 80015e0:	46bd      	mov	sp, r7
 80015e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e6:	4770      	bx	lr

080015e8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80015e8:	b480      	push	{r7}
 80015ea:	b083      	sub	sp, #12
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	6078      	str	r0, [r7, #4]
 80015f0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80015f2:	683b      	ldr	r3, [r7, #0]
 80015f4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80015f8:	605a      	str	r2, [r3, #4]
  return 0;
 80015fa:	2300      	movs	r3, #0
}
 80015fc:	4618      	mov	r0, r3
 80015fe:	370c      	adds	r7, #12
 8001600:	46bd      	mov	sp, r7
 8001602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001606:	4770      	bx	lr

08001608 <_isatty>:

int _isatty(int file)
{
 8001608:	b480      	push	{r7}
 800160a:	b083      	sub	sp, #12
 800160c:	af00      	add	r7, sp, #0
 800160e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001610:	2301      	movs	r3, #1
}
 8001612:	4618      	mov	r0, r3
 8001614:	370c      	adds	r7, #12
 8001616:	46bd      	mov	sp, r7
 8001618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800161c:	4770      	bx	lr

0800161e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800161e:	b480      	push	{r7}
 8001620:	b085      	sub	sp, #20
 8001622:	af00      	add	r7, sp, #0
 8001624:	60f8      	str	r0, [r7, #12]
 8001626:	60b9      	str	r1, [r7, #8]
 8001628:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800162a:	2300      	movs	r3, #0
}
 800162c:	4618      	mov	r0, r3
 800162e:	3714      	adds	r7, #20
 8001630:	46bd      	mov	sp, r7
 8001632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001636:	4770      	bx	lr

08001638 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001638:	b580      	push	{r7, lr}
 800163a:	b086      	sub	sp, #24
 800163c:	af00      	add	r7, sp, #0
 800163e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001640:	4a14      	ldr	r2, [pc, #80]	@ (8001694 <_sbrk+0x5c>)
 8001642:	4b15      	ldr	r3, [pc, #84]	@ (8001698 <_sbrk+0x60>)
 8001644:	1ad3      	subs	r3, r2, r3
 8001646:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001648:	697b      	ldr	r3, [r7, #20]
 800164a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800164c:	4b13      	ldr	r3, [pc, #76]	@ (800169c <_sbrk+0x64>)
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	2b00      	cmp	r3, #0
 8001652:	d102      	bne.n	800165a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001654:	4b11      	ldr	r3, [pc, #68]	@ (800169c <_sbrk+0x64>)
 8001656:	4a12      	ldr	r2, [pc, #72]	@ (80016a0 <_sbrk+0x68>)
 8001658:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800165a:	4b10      	ldr	r3, [pc, #64]	@ (800169c <_sbrk+0x64>)
 800165c:	681a      	ldr	r2, [r3, #0]
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	4413      	add	r3, r2
 8001662:	693a      	ldr	r2, [r7, #16]
 8001664:	429a      	cmp	r2, r3
 8001666:	d207      	bcs.n	8001678 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001668:	f009 fff8 	bl	800b65c <__errno>
 800166c:	4603      	mov	r3, r0
 800166e:	220c      	movs	r2, #12
 8001670:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001672:	f04f 33ff 	mov.w	r3, #4294967295
 8001676:	e009      	b.n	800168c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001678:	4b08      	ldr	r3, [pc, #32]	@ (800169c <_sbrk+0x64>)
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800167e:	4b07      	ldr	r3, [pc, #28]	@ (800169c <_sbrk+0x64>)
 8001680:	681a      	ldr	r2, [r3, #0]
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	4413      	add	r3, r2
 8001686:	4a05      	ldr	r2, [pc, #20]	@ (800169c <_sbrk+0x64>)
 8001688:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800168a:	68fb      	ldr	r3, [r7, #12]
}
 800168c:	4618      	mov	r0, r3
 800168e:	3718      	adds	r7, #24
 8001690:	46bd      	mov	sp, r7
 8001692:	bd80      	pop	{r7, pc}
 8001694:	24080000 	.word	0x24080000
 8001698:	00000400 	.word	0x00000400
 800169c:	24000330 	.word	0x24000330
 80016a0:	24000528 	.word	0x24000528

080016a4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80016a4:	f8df d038 	ldr.w	sp, [pc, #56]	@ 80016e0 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 80016a8:	f7ff f8ae 	bl	8000808 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 80016ac:	f7fe fffe 	bl	80006ac <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80016b0:	480c      	ldr	r0, [pc, #48]	@ (80016e4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80016b2:	490d      	ldr	r1, [pc, #52]	@ (80016e8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80016b4:	4a0d      	ldr	r2, [pc, #52]	@ (80016ec <LoopFillZerobss+0x1a>)
  movs r3, #0
 80016b6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80016b8:	e002      	b.n	80016c0 <LoopCopyDataInit>

080016ba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80016ba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80016bc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80016be:	3304      	adds	r3, #4

080016c0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80016c0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80016c2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80016c4:	d3f9      	bcc.n	80016ba <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80016c6:	4a0a      	ldr	r2, [pc, #40]	@ (80016f0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80016c8:	4c0a      	ldr	r4, [pc, #40]	@ (80016f4 <LoopFillZerobss+0x22>)
  movs r3, #0
 80016ca:	2300      	movs	r3, #0
  b LoopFillZerobss
 80016cc:	e001      	b.n	80016d2 <LoopFillZerobss>

080016ce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80016ce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80016d0:	3204      	adds	r2, #4

080016d2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80016d2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80016d4:	d3fb      	bcc.n	80016ce <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80016d6:	f009 ffc7 	bl	800b668 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80016da:	f7ff f963 	bl	80009a4 <main>
  bx  lr
 80016de:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80016e0:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 80016e4:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80016e8:	24000088 	.word	0x24000088
  ldr r2, =_sidata
 80016ec:	0800c3b0 	.word	0x0800c3b0
  ldr r2, =_sbss
 80016f0:	24000088 	.word	0x24000088
  ldr r4, =_ebss
 80016f4:	24000524 	.word	0x24000524

080016f8 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80016f8:	e7fe      	b.n	80016f8 <ADC3_IRQHandler>
	...

080016fc <BSP_LED_Init>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 80016fc:	b580      	push	{r7, lr}
 80016fe:	b08c      	sub	sp, #48	@ 0x30
 8001700:	af00      	add	r7, sp, #0
 8001702:	4603      	mov	r3, r0
 8001704:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8001706:	2300      	movs	r3, #0
 8001708:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitTypeDef  gpio_init_structure;

  if((Led != LED1) && (Led != LED2) && (Led != LED3))
 800170a:	79fb      	ldrb	r3, [r7, #7]
 800170c:	2b00      	cmp	r3, #0
 800170e:	d009      	beq.n	8001724 <BSP_LED_Init+0x28>
 8001710:	79fb      	ldrb	r3, [r7, #7]
 8001712:	2b01      	cmp	r3, #1
 8001714:	d006      	beq.n	8001724 <BSP_LED_Init+0x28>
 8001716:	79fb      	ldrb	r3, [r7, #7]
 8001718:	2b02      	cmp	r3, #2
 800171a:	d003      	beq.n	8001724 <BSP_LED_Init+0x28>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 800171c:	f06f 0301 	mvn.w	r3, #1
 8001720:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001722:	e055      	b.n	80017d0 <BSP_LED_Init+0xd4>
  }
  else
  {
    /* Enable the GPIO LED Clock */
    if(Led == LED1)
 8001724:	79fb      	ldrb	r3, [r7, #7]
 8001726:	2b00      	cmp	r3, #0
 8001728:	d10f      	bne.n	800174a <BSP_LED_Init+0x4e>
    {
      LED1_GPIO_CLK_ENABLE();
 800172a:	4b2c      	ldr	r3, [pc, #176]	@ (80017dc <BSP_LED_Init+0xe0>)
 800172c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001730:	4a2a      	ldr	r2, [pc, #168]	@ (80017dc <BSP_LED_Init+0xe0>)
 8001732:	f043 0302 	orr.w	r3, r3, #2
 8001736:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800173a:	4b28      	ldr	r3, [pc, #160]	@ (80017dc <BSP_LED_Init+0xe0>)
 800173c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001740:	f003 0302 	and.w	r3, r3, #2
 8001744:	617b      	str	r3, [r7, #20]
 8001746:	697b      	ldr	r3, [r7, #20]
 8001748:	e021      	b.n	800178e <BSP_LED_Init+0x92>
    }
    else if(Led == LED2)
 800174a:	79fb      	ldrb	r3, [r7, #7]
 800174c:	2b01      	cmp	r3, #1
 800174e:	d10f      	bne.n	8001770 <BSP_LED_Init+0x74>
    {
      LED2_GPIO_CLK_ENABLE();
 8001750:	4b22      	ldr	r3, [pc, #136]	@ (80017dc <BSP_LED_Init+0xe0>)
 8001752:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001756:	4a21      	ldr	r2, [pc, #132]	@ (80017dc <BSP_LED_Init+0xe0>)
 8001758:	f043 0310 	orr.w	r3, r3, #16
 800175c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001760:	4b1e      	ldr	r3, [pc, #120]	@ (80017dc <BSP_LED_Init+0xe0>)
 8001762:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001766:	f003 0310 	and.w	r3, r3, #16
 800176a:	613b      	str	r3, [r7, #16]
 800176c:	693b      	ldr	r3, [r7, #16]
 800176e:	e00e      	b.n	800178e <BSP_LED_Init+0x92>
    }
    else
    {
      LED3_GPIO_CLK_ENABLE();
 8001770:	4b1a      	ldr	r3, [pc, #104]	@ (80017dc <BSP_LED_Init+0xe0>)
 8001772:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001776:	4a19      	ldr	r2, [pc, #100]	@ (80017dc <BSP_LED_Init+0xe0>)
 8001778:	f043 0302 	orr.w	r3, r3, #2
 800177c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001780:	4b16      	ldr	r3, [pc, #88]	@ (80017dc <BSP_LED_Init+0xe0>)
 8001782:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001786:	f003 0302 	and.w	r3, r3, #2
 800178a:	60fb      	str	r3, [r7, #12]
 800178c:	68fb      	ldr	r3, [r7, #12]
    }
    /* Configure the GPIO_LED pin */
    gpio_init_structure.Pin   = LED_PIN[Led];
 800178e:	79fb      	ldrb	r3, [r7, #7]
 8001790:	4a13      	ldr	r2, [pc, #76]	@ (80017e0 <BSP_LED_Init+0xe4>)
 8001792:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001796:	61bb      	str	r3, [r7, #24]
    gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8001798:	2301      	movs	r3, #1
 800179a:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Pull  = GPIO_NOPULL;
 800179c:	2300      	movs	r3, #0
 800179e:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017a0:	2303      	movs	r3, #3
 80017a2:	627b      	str	r3, [r7, #36]	@ 0x24

    HAL_GPIO_Init(LED_PORT[Led], &gpio_init_structure);
 80017a4:	79fb      	ldrb	r3, [r7, #7]
 80017a6:	4a0f      	ldr	r2, [pc, #60]	@ (80017e4 <BSP_LED_Init+0xe8>)
 80017a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80017ac:	f107 0218 	add.w	r2, r7, #24
 80017b0:	4611      	mov	r1, r2
 80017b2:	4618      	mov	r0, r3
 80017b4:	f004 f8ac 	bl	8005910 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 80017b8:	79fb      	ldrb	r3, [r7, #7]
 80017ba:	4a0a      	ldr	r2, [pc, #40]	@ (80017e4 <BSP_LED_Init+0xe8>)
 80017bc:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80017c0:	79fb      	ldrb	r3, [r7, #7]
 80017c2:	4a07      	ldr	r2, [pc, #28]	@ (80017e0 <BSP_LED_Init+0xe4>)
 80017c4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80017c8:	2200      	movs	r2, #0
 80017ca:	4619      	mov	r1, r3
 80017cc:	f004 fa50 	bl	8005c70 <HAL_GPIO_WritePin>
  }

  return ret;
 80017d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 80017d2:	4618      	mov	r0, r3
 80017d4:	3730      	adds	r7, #48	@ 0x30
 80017d6:	46bd      	mov	sp, r7
 80017d8:	bd80      	pop	{r7, pc}
 80017da:	bf00      	nop
 80017dc:	58024400 	.word	0x58024400
 80017e0:	0800c304 	.word	0x0800c304
 80017e4:	2400000c 	.word	0x2400000c

080017e8 <BSP_LED_On>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_On(Led_TypeDef Led)
{
 80017e8:	b580      	push	{r7, lr}
 80017ea:	b084      	sub	sp, #16
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	4603      	mov	r3, r0
 80017f0:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 80017f2:	2300      	movs	r3, #0
 80017f4:	60fb      	str	r3, [r7, #12]

  if((Led != LED1) && (Led != LED2) && (Led != LED3))
 80017f6:	79fb      	ldrb	r3, [r7, #7]
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d009      	beq.n	8001810 <BSP_LED_On+0x28>
 80017fc:	79fb      	ldrb	r3, [r7, #7]
 80017fe:	2b01      	cmp	r3, #1
 8001800:	d006      	beq.n	8001810 <BSP_LED_On+0x28>
 8001802:	79fb      	ldrb	r3, [r7, #7]
 8001804:	2b02      	cmp	r3, #2
 8001806:	d003      	beq.n	8001810 <BSP_LED_On+0x28>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8001808:	f06f 0301 	mvn.w	r3, #1
 800180c:	60fb      	str	r3, [r7, #12]
 800180e:	e00b      	b.n	8001828 <BSP_LED_On+0x40>
  }
  else
  {
    HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_SET);
 8001810:	79fb      	ldrb	r3, [r7, #7]
 8001812:	4a08      	ldr	r2, [pc, #32]	@ (8001834 <BSP_LED_On+0x4c>)
 8001814:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001818:	79fb      	ldrb	r3, [r7, #7]
 800181a:	4a07      	ldr	r2, [pc, #28]	@ (8001838 <BSP_LED_On+0x50>)
 800181c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001820:	2201      	movs	r2, #1
 8001822:	4619      	mov	r1, r3
 8001824:	f004 fa24 	bl	8005c70 <HAL_GPIO_WritePin>
  }

  return ret;
 8001828:	68fb      	ldr	r3, [r7, #12]
}
 800182a:	4618      	mov	r0, r3
 800182c:	3710      	adds	r7, #16
 800182e:	46bd      	mov	sp, r7
 8001830:	bd80      	pop	{r7, pc}
 8001832:	bf00      	nop
 8001834:	2400000c 	.word	0x2400000c
 8001838:	0800c304 	.word	0x0800c304

0800183c <BSP_PB_Init>:
  *            @arg  BUTTON_MODE_GPIO: Button will be used as simple IO
  *            @arg  BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                    with interrupt generation capability
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 800183c:	b580      	push	{r7, lr}
 800183e:	b088      	sub	sp, #32
 8001840:	af00      	add	r7, sp, #0
 8001842:	4603      	mov	r3, r0
 8001844:	460a      	mov	r2, r1
 8001846:	71fb      	strb	r3, [r7, #7]
 8001848:	4613      	mov	r3, r2
 800184a:	71bb      	strb	r3, [r7, #6]
  static BSP_EXTI_LineCallback ButtonCallback[BUTTONn] = {BUTTON_USER_EXTI_Callback};
  static uint32_t  BSP_BUTTON_PRIO [BUTTONn] = {BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTONn] = {BUTTON_USER_EXTI_LINE};

  /* Enable the BUTTON clock */
  BUTTON_USER_GPIO_CLK_ENABLE();
 800184c:	4b2e      	ldr	r3, [pc, #184]	@ (8001908 <BSP_PB_Init+0xcc>)
 800184e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001852:	4a2d      	ldr	r2, [pc, #180]	@ (8001908 <BSP_PB_Init+0xcc>)
 8001854:	f043 0304 	orr.w	r3, r3, #4
 8001858:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800185c:	4b2a      	ldr	r3, [pc, #168]	@ (8001908 <BSP_PB_Init+0xcc>)
 800185e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001862:	f003 0304 	and.w	r3, r3, #4
 8001866:	60bb      	str	r3, [r7, #8]
 8001868:	68bb      	ldr	r3, [r7, #8]

  gpio_init_structure.Pin = BUTTON_PIN [Button];
 800186a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800186e:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull = GPIO_PULLDOWN;
 8001870:	2302      	movs	r3, #2
 8001872:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8001874:	2302      	movs	r3, #2
 8001876:	61bb      	str	r3, [r7, #24]

  if(ButtonMode == BUTTON_MODE_GPIO)
 8001878:	79bb      	ldrb	r3, [r7, #6]
 800187a:	2b00      	cmp	r3, #0
 800187c:	d10c      	bne.n	8001898 <BSP_PB_Init+0x5c>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 800187e:	2300      	movs	r3, #0
 8001880:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(BUTTON_PORT [Button], &gpio_init_structure);
 8001882:	79fb      	ldrb	r3, [r7, #7]
 8001884:	4a21      	ldr	r2, [pc, #132]	@ (800190c <BSP_PB_Init+0xd0>)
 8001886:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800188a:	f107 020c 	add.w	r2, r7, #12
 800188e:	4611      	mov	r1, r2
 8001890:	4618      	mov	r0, r3
 8001892:	f004 f83d 	bl	8005910 <HAL_GPIO_Init>
 8001896:	e031      	b.n	80018fc <BSP_PB_Init+0xc0>
  }
  else /* (ButtonMode == BUTTON_MODE_EXTI) */
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Mode = GPIO_MODE_IT_RISING;
 8001898:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800189c:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 800189e:	79fb      	ldrb	r3, [r7, #7]
 80018a0:	4a1a      	ldr	r2, [pc, #104]	@ (800190c <BSP_PB_Init+0xd0>)
 80018a2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80018a6:	f107 020c 	add.w	r2, r7, #12
 80018aa:	4611      	mov	r1, r2
 80018ac:	4618      	mov	r0, r3
 80018ae:	f004 f82f 	bl	8005910 <HAL_GPIO_Init>

    (void)HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]);
 80018b2:	79fb      	ldrb	r3, [r7, #7]
 80018b4:	00db      	lsls	r3, r3, #3
 80018b6:	4a16      	ldr	r2, [pc, #88]	@ (8001910 <BSP_PB_Init+0xd4>)
 80018b8:	441a      	add	r2, r3
 80018ba:	79fb      	ldrb	r3, [r7, #7]
 80018bc:	4915      	ldr	r1, [pc, #84]	@ (8001914 <BSP_PB_Init+0xd8>)
 80018be:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80018c2:	4619      	mov	r1, r3
 80018c4:	4610      	mov	r0, r2
 80018c6:	f003 ffd2 	bl	800586e <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]);
 80018ca:	79fb      	ldrb	r3, [r7, #7]
 80018cc:	00db      	lsls	r3, r3, #3
 80018ce:	4a10      	ldr	r2, [pc, #64]	@ (8001910 <BSP_PB_Init+0xd4>)
 80018d0:	1898      	adds	r0, r3, r2
 80018d2:	79fb      	ldrb	r3, [r7, #7]
 80018d4:	4a10      	ldr	r2, [pc, #64]	@ (8001918 <BSP_PB_Init+0xdc>)
 80018d6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80018da:	461a      	mov	r2, r3
 80018dc:	2100      	movs	r1, #0
 80018de:	f003 ffa7 	bl	8005830 <HAL_EXTI_RegisterCallback>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 80018e2:	2028      	movs	r0, #40	@ 0x28
 80018e4:	79fb      	ldrb	r3, [r7, #7]
 80018e6:	4a0d      	ldr	r2, [pc, #52]	@ (800191c <BSP_PB_Init+0xe0>)
 80018e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80018ec:	2200      	movs	r2, #0
 80018ee:	4619      	mov	r1, r3
 80018f0:	f001 fe7f 	bl	80035f2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 80018f4:	2328      	movs	r3, #40	@ 0x28
 80018f6:	4618      	mov	r0, r3
 80018f8:	f001 fe95 	bl	8003626 <HAL_NVIC_EnableIRQ>
  }

  return BSP_ERROR_NONE;
 80018fc:	2300      	movs	r3, #0
}
 80018fe:	4618      	mov	r0, r3
 8001900:	3720      	adds	r7, #32
 8001902:	46bd      	mov	sp, r7
 8001904:	bd80      	pop	{r7, pc}
 8001906:	bf00      	nop
 8001908:	58024400 	.word	0x58024400
 800190c:	24000018 	.word	0x24000018
 8001910:	24000334 	.word	0x24000334
 8001914:	0800c30c 	.word	0x0800c30c
 8001918:	2400001c 	.word	0x2400001c
 800191c:	24000020 	.word	0x24000020

08001920 <BSP_PB_IRQHandler>:
  * @brief  BSP Button IRQ handler
  * @param  Button Can only be BUTTON_USER
  * @retval None
  */
void BSP_PB_IRQHandler(Button_TypeDef Button)
{
 8001920:	b580      	push	{r7, lr}
 8001922:	b082      	sub	sp, #8
 8001924:	af00      	add	r7, sp, #0
 8001926:	4603      	mov	r3, r0
 8001928:	71fb      	strb	r3, [r7, #7]
  HAL_EXTI_IRQHandler(&hpb_exti[Button]);
 800192a:	79fb      	ldrb	r3, [r7, #7]
 800192c:	00db      	lsls	r3, r3, #3
 800192e:	4a04      	ldr	r2, [pc, #16]	@ (8001940 <BSP_PB_IRQHandler+0x20>)
 8001930:	4413      	add	r3, r2
 8001932:	4618      	mov	r0, r3
 8001934:	f003 ffb0 	bl	8005898 <HAL_EXTI_IRQHandler>
}
 8001938:	bf00      	nop
 800193a:	3708      	adds	r7, #8
 800193c:	46bd      	mov	sp, r7
 800193e:	bd80      	pop	{r7, pc}
 8001940:	24000334 	.word	0x24000334

08001944 <BSP_COM_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval BSP error code
  */
int32_t BSP_COM_Init(COM_TypeDef COM, COM_InitTypeDef *COM_Init)
{
 8001944:	b580      	push	{r7, lr}
 8001946:	b084      	sub	sp, #16
 8001948:	af00      	add	r7, sp, #0
 800194a:	4603      	mov	r3, r0
 800194c:	6039      	str	r1, [r7, #0]
 800194e:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8001950:	2300      	movs	r3, #0
 8001952:	60fb      	str	r3, [r7, #12]

  if(COM >= COMn)
 8001954:	79fb      	ldrb	r3, [r7, #7]
 8001956:	2b00      	cmp	r3, #0
 8001958:	d003      	beq.n	8001962 <BSP_COM_Init+0x1e>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 800195a:	f06f 0301 	mvn.w	r3, #1
 800195e:	60fb      	str	r3, [r7, #12]
 8001960:	e018      	b.n	8001994 <BSP_COM_Init+0x50>
  }
  else
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 0)
    /* Init the UART Msp */
    COM1_MspInit(&hcom_uart[COM]);
 8001962:	79fb      	ldrb	r3, [r7, #7]
 8001964:	2294      	movs	r2, #148	@ 0x94
 8001966:	fb02 f303 	mul.w	r3, r2, r3
 800196a:	4a0d      	ldr	r2, [pc, #52]	@ (80019a0 <BSP_COM_Init+0x5c>)
 800196c:	4413      	add	r3, r2
 800196e:	4618      	mov	r0, r3
 8001970:	f000 f86e 	bl	8001a50 <COM1_MspInit>
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif

    if(MX_USART3_Init(&hcom_uart[COM], COM_Init) != HAL_OK)
 8001974:	79fb      	ldrb	r3, [r7, #7]
 8001976:	2294      	movs	r2, #148	@ 0x94
 8001978:	fb02 f303 	mul.w	r3, r2, r3
 800197c:	4a08      	ldr	r2, [pc, #32]	@ (80019a0 <BSP_COM_Init+0x5c>)
 800197e:	4413      	add	r3, r2
 8001980:	6839      	ldr	r1, [r7, #0]
 8001982:	4618      	mov	r0, r3
 8001984:	f000 f80e 	bl	80019a4 <MX_USART3_Init>
 8001988:	4603      	mov	r3, r0
 800198a:	2b00      	cmp	r3, #0
 800198c:	d002      	beq.n	8001994 <BSP_COM_Init+0x50>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 800198e:	f06f 0303 	mvn.w	r3, #3
 8001992:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 8001994:	68fb      	ldr	r3, [r7, #12]
}
 8001996:	4618      	mov	r0, r3
 8001998:	3710      	adds	r7, #16
 800199a:	46bd      	mov	sp, r7
 800199c:	bd80      	pop	{r7, pc}
 800199e:	bf00      	nop
 80019a0:	2400033c 	.word	0x2400033c

080019a4 <MX_USART3_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval HAL error code
  */
__weak HAL_StatusTypeDef MX_USART3_Init(UART_HandleTypeDef *huart, MX_UART_InitTypeDef *COM_Init)
{
 80019a4:	b580      	push	{r7, lr}
 80019a6:	b082      	sub	sp, #8
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	6078      	str	r0, [r7, #4]
 80019ac:	6039      	str	r1, [r7, #0]
  /* USART configuration */
 huart->Instance          = COM_USART[COM1];
 80019ae:	4b15      	ldr	r3, [pc, #84]	@ (8001a04 <MX_USART3_Init+0x60>)
 80019b0:	681a      	ldr	r2, [r3, #0]
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	601a      	str	r2, [r3, #0]
 huart->Init.BaudRate     = COM_Init->BaudRate;
 80019b6:	683b      	ldr	r3, [r7, #0]
 80019b8:	681a      	ldr	r2, [r3, #0]
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	605a      	str	r2, [r3, #4]
 huart->Init.Mode         = UART_MODE_TX_RX;
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	220c      	movs	r2, #12
 80019c2:	615a      	str	r2, [r3, #20]
 huart->Init.Parity       = (uint32_t)COM_Init->Parity;
 80019c4:	683b      	ldr	r3, [r7, #0]
 80019c6:	895b      	ldrh	r3, [r3, #10]
 80019c8:	461a      	mov	r2, r3
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	611a      	str	r2, [r3, #16]
 huart->Init.WordLength   = (uint32_t)COM_Init->WordLength;
 80019ce:	683b      	ldr	r3, [r7, #0]
 80019d0:	685a      	ldr	r2, [r3, #4]
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	609a      	str	r2, [r3, #8]
 huart->Init.StopBits     = (uint32_t)COM_Init->StopBits;
 80019d6:	683b      	ldr	r3, [r7, #0]
 80019d8:	891b      	ldrh	r3, [r3, #8]
 80019da:	461a      	mov	r2, r3
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	60da      	str	r2, [r3, #12]
 huart->Init.HwFlowCtl    = (uint32_t)COM_Init->HwFlowCtl;
 80019e0:	683b      	ldr	r3, [r7, #0]
 80019e2:	899b      	ldrh	r3, [r3, #12]
 80019e4:	461a      	mov	r2, r3
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	619a      	str	r2, [r3, #24]
 huart->Init.OverSampling = UART_OVERSAMPLING_8;
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80019f0:	61da      	str	r2, [r3, #28]

 return HAL_UART_Init(huart);
 80019f2:	6878      	ldr	r0, [r7, #4]
 80019f4:	f008 fc2c 	bl	800a250 <HAL_UART_Init>
 80019f8:	4603      	mov	r3, r0
}
 80019fa:	4618      	mov	r0, r3
 80019fc:	3708      	adds	r7, #8
 80019fe:	46bd      	mov	sp, r7
 8001a00:	bd80      	pop	{r7, pc}
 8001a02:	bf00      	nop
 8001a04:	24000008 	.word	0x24000008

08001a08 <__io_putchar>:
 #ifdef __GNUC__
 int __io_putchar (int ch)
 #else
 int fputc (int ch, FILE *f)
 #endif /* __GNUC__ */
{
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	b082      	sub	sp, #8
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit (&hcom_uart [COM_ActiveLogPort], (uint8_t *) &ch, 1, COM_POLL_TIMEOUT);
 8001a10:	4b09      	ldr	r3, [pc, #36]	@ (8001a38 <__io_putchar+0x30>)
 8001a12:	781b      	ldrb	r3, [r3, #0]
 8001a14:	461a      	mov	r2, r3
 8001a16:	2394      	movs	r3, #148	@ 0x94
 8001a18:	fb02 f303 	mul.w	r3, r2, r3
 8001a1c:	4a07      	ldr	r2, [pc, #28]	@ (8001a3c <__io_putchar+0x34>)
 8001a1e:	1898      	adds	r0, r3, r2
 8001a20:	1d39      	adds	r1, r7, #4
 8001a22:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001a26:	2201      	movs	r2, #1
 8001a28:	f008 fc6c 	bl	800a304 <HAL_UART_Transmit>
  return ch;
 8001a2c:	687b      	ldr	r3, [r7, #4]
}
 8001a2e:	4618      	mov	r0, r3
 8001a30:	3708      	adds	r7, #8
 8001a32:	46bd      	mov	sp, r7
 8001a34:	bd80      	pop	{r7, pc}
 8001a36:	bf00      	nop
 8001a38:	240003d0 	.word	0x240003d0
 8001a3c:	2400033c 	.word	0x2400033c

08001a40 <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  Key EXTI line detection callbacks.
  * @retval BSP status
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 8001a40:	b580      	push	{r7, lr}
 8001a42:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 8001a44:	2000      	movs	r0, #0
 8001a46:	f7ff fc1b 	bl	8001280 <BSP_PB_Callback>
}
 8001a4a:	bf00      	nop
 8001a4c:	bd80      	pop	{r7, pc}
	...

08001a50 <COM1_MspInit>:
  * @brief  Initializes UART MSP.
  * @param  huart UART handle
  * @retval BSP status
  */
static void COM1_MspInit(UART_HandleTypeDef *huart)
{
 8001a50:	b580      	push	{r7, lr}
 8001a52:	b08a      	sub	sp, #40	@ 0x28
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	6078      	str	r0, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);

  /* Enable GPIO clock */
  COM1_TX_GPIO_CLK_ENABLE();
 8001a58:	4b27      	ldr	r3, [pc, #156]	@ (8001af8 <COM1_MspInit+0xa8>)
 8001a5a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001a5e:	4a26      	ldr	r2, [pc, #152]	@ (8001af8 <COM1_MspInit+0xa8>)
 8001a60:	f043 0308 	orr.w	r3, r3, #8
 8001a64:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001a68:	4b23      	ldr	r3, [pc, #140]	@ (8001af8 <COM1_MspInit+0xa8>)
 8001a6a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001a6e:	f003 0308 	and.w	r3, r3, #8
 8001a72:	613b      	str	r3, [r7, #16]
 8001a74:	693b      	ldr	r3, [r7, #16]
  COM1_RX_GPIO_CLK_ENABLE();
 8001a76:	4b20      	ldr	r3, [pc, #128]	@ (8001af8 <COM1_MspInit+0xa8>)
 8001a78:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001a7c:	4a1e      	ldr	r2, [pc, #120]	@ (8001af8 <COM1_MspInit+0xa8>)
 8001a7e:	f043 0308 	orr.w	r3, r3, #8
 8001a82:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001a86:	4b1c      	ldr	r3, [pc, #112]	@ (8001af8 <COM1_MspInit+0xa8>)
 8001a88:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001a8c:	f003 0308 	and.w	r3, r3, #8
 8001a90:	60fb      	str	r3, [r7, #12]
 8001a92:	68fb      	ldr	r3, [r7, #12]

  /* Enable USART clock */
  COM1_CLK_ENABLE();
 8001a94:	4b18      	ldr	r3, [pc, #96]	@ (8001af8 <COM1_MspInit+0xa8>)
 8001a96:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001a9a:	4a17      	ldr	r2, [pc, #92]	@ (8001af8 <COM1_MspInit+0xa8>)
 8001a9c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001aa0:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001aa4:	4b14      	ldr	r3, [pc, #80]	@ (8001af8 <COM1_MspInit+0xa8>)
 8001aa6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001aaa:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001aae:	60bb      	str	r3, [r7, #8]
 8001ab0:	68bb      	ldr	r3, [r7, #8]

  /* Configure USART Tx as alternate function */
  gpio_init_structure.Pin = COM1_TX_PIN;
 8001ab2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001ab6:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8001ab8:	2302      	movs	r3, #2
 8001aba:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8001abc:	2302      	movs	r3, #2
 8001abe:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_PULLUP;
 8001ac0:	2301      	movs	r3, #1
 8001ac2:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Alternate = COM1_TX_AF;
 8001ac4:	2307      	movs	r3, #7
 8001ac6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_TX_GPIO_PORT, &gpio_init_structure);
 8001ac8:	f107 0314 	add.w	r3, r7, #20
 8001acc:	4619      	mov	r1, r3
 8001ace:	480b      	ldr	r0, [pc, #44]	@ (8001afc <COM1_MspInit+0xac>)
 8001ad0:	f003 ff1e 	bl	8005910 <HAL_GPIO_Init>

  /* Configure USART Rx as alternate function */
  gpio_init_structure.Pin = COM1_RX_PIN;
 8001ad4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001ad8:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8001ada:	2302      	movs	r3, #2
 8001adc:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Alternate = COM1_RX_AF;
 8001ade:	2307      	movs	r3, #7
 8001ae0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_RX_GPIO_PORT, &gpio_init_structure);
 8001ae2:	f107 0314 	add.w	r3, r7, #20
 8001ae6:	4619      	mov	r1, r3
 8001ae8:	4804      	ldr	r0, [pc, #16]	@ (8001afc <COM1_MspInit+0xac>)
 8001aea:	f003 ff11 	bl	8005910 <HAL_GPIO_Init>
}
 8001aee:	bf00      	nop
 8001af0:	3728      	adds	r7, #40	@ 0x28
 8001af2:	46bd      	mov	sp, r7
 8001af4:	bd80      	pop	{r7, pc}
 8001af6:	bf00      	nop
 8001af8:	58024400 	.word	0x58024400
 8001afc:	58020c00 	.word	0x58020c00

08001b00 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	b082      	sub	sp, #8
 8001b04:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b06:	2003      	movs	r0, #3
 8001b08:	f001 fd68 	bl	80035dc <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001b0c:	f005 fccc 	bl	80074a8 <HAL_RCC_GetSysClockFreq>
 8001b10:	4602      	mov	r2, r0
 8001b12:	4b15      	ldr	r3, [pc, #84]	@ (8001b68 <HAL_Init+0x68>)
 8001b14:	699b      	ldr	r3, [r3, #24]
 8001b16:	0a1b      	lsrs	r3, r3, #8
 8001b18:	f003 030f 	and.w	r3, r3, #15
 8001b1c:	4913      	ldr	r1, [pc, #76]	@ (8001b6c <HAL_Init+0x6c>)
 8001b1e:	5ccb      	ldrb	r3, [r1, r3]
 8001b20:	f003 031f 	and.w	r3, r3, #31
 8001b24:	fa22 f303 	lsr.w	r3, r2, r3
 8001b28:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001b2a:	4b0f      	ldr	r3, [pc, #60]	@ (8001b68 <HAL_Init+0x68>)
 8001b2c:	699b      	ldr	r3, [r3, #24]
 8001b2e:	f003 030f 	and.w	r3, r3, #15
 8001b32:	4a0e      	ldr	r2, [pc, #56]	@ (8001b6c <HAL_Init+0x6c>)
 8001b34:	5cd3      	ldrb	r3, [r2, r3]
 8001b36:	f003 031f 	and.w	r3, r3, #31
 8001b3a:	687a      	ldr	r2, [r7, #4]
 8001b3c:	fa22 f303 	lsr.w	r3, r2, r3
 8001b40:	4a0b      	ldr	r2, [pc, #44]	@ (8001b70 <HAL_Init+0x70>)
 8001b42:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001b44:	4a0b      	ldr	r2, [pc, #44]	@ (8001b74 <HAL_Init+0x74>)
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001b4a:	2000      	movs	r0, #0
 8001b4c:	f000 f814 	bl	8001b78 <HAL_InitTick>
 8001b50:	4603      	mov	r3, r0
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d001      	beq.n	8001b5a <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8001b56:	2301      	movs	r3, #1
 8001b58:	e002      	b.n	8001b60 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001b5a:	f7ff fbab 	bl	80012b4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001b5e:	2300      	movs	r3, #0
}
 8001b60:	4618      	mov	r0, r3
 8001b62:	3708      	adds	r7, #8
 8001b64:	46bd      	mov	sp, r7
 8001b66:	bd80      	pop	{r7, pc}
 8001b68:	58024400 	.word	0x58024400
 8001b6c:	0800c2ec 	.word	0x0800c2ec
 8001b70:	24000004 	.word	0x24000004
 8001b74:	24000000 	.word	0x24000000

08001b78 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	b082      	sub	sp, #8
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8001b80:	4b15      	ldr	r3, [pc, #84]	@ (8001bd8 <HAL_InitTick+0x60>)
 8001b82:	781b      	ldrb	r3, [r3, #0]
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	d101      	bne.n	8001b8c <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8001b88:	2301      	movs	r3, #1
 8001b8a:	e021      	b.n	8001bd0 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8001b8c:	4b13      	ldr	r3, [pc, #76]	@ (8001bdc <HAL_InitTick+0x64>)
 8001b8e:	681a      	ldr	r2, [r3, #0]
 8001b90:	4b11      	ldr	r3, [pc, #68]	@ (8001bd8 <HAL_InitTick+0x60>)
 8001b92:	781b      	ldrb	r3, [r3, #0]
 8001b94:	4619      	mov	r1, r3
 8001b96:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001b9a:	fbb3 f3f1 	udiv	r3, r3, r1
 8001b9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ba2:	4618      	mov	r0, r3
 8001ba4:	f001 fd4d 	bl	8003642 <HAL_SYSTICK_Config>
 8001ba8:	4603      	mov	r3, r0
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d001      	beq.n	8001bb2 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8001bae:	2301      	movs	r3, #1
 8001bb0:	e00e      	b.n	8001bd0 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	2b0f      	cmp	r3, #15
 8001bb6:	d80a      	bhi.n	8001bce <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001bb8:	2200      	movs	r2, #0
 8001bba:	6879      	ldr	r1, [r7, #4]
 8001bbc:	f04f 30ff 	mov.w	r0, #4294967295
 8001bc0:	f001 fd17 	bl	80035f2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001bc4:	4a06      	ldr	r2, [pc, #24]	@ (8001be0 <HAL_InitTick+0x68>)
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001bca:	2300      	movs	r3, #0
 8001bcc:	e000      	b.n	8001bd0 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8001bce:	2301      	movs	r3, #1
}
 8001bd0:	4618      	mov	r0, r3
 8001bd2:	3708      	adds	r7, #8
 8001bd4:	46bd      	mov	sp, r7
 8001bd6:	bd80      	pop	{r7, pc}
 8001bd8:	24000028 	.word	0x24000028
 8001bdc:	24000000 	.word	0x24000000
 8001be0:	24000024 	.word	0x24000024

08001be4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001be4:	b480      	push	{r7}
 8001be6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001be8:	4b06      	ldr	r3, [pc, #24]	@ (8001c04 <HAL_IncTick+0x20>)
 8001bea:	781b      	ldrb	r3, [r3, #0]
 8001bec:	461a      	mov	r2, r3
 8001bee:	4b06      	ldr	r3, [pc, #24]	@ (8001c08 <HAL_IncTick+0x24>)
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	4413      	add	r3, r2
 8001bf4:	4a04      	ldr	r2, [pc, #16]	@ (8001c08 <HAL_IncTick+0x24>)
 8001bf6:	6013      	str	r3, [r2, #0]
}
 8001bf8:	bf00      	nop
 8001bfa:	46bd      	mov	sp, r7
 8001bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c00:	4770      	bx	lr
 8001c02:	bf00      	nop
 8001c04:	24000028 	.word	0x24000028
 8001c08:	240003d4 	.word	0x240003d4

08001c0c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c0c:	b480      	push	{r7}
 8001c0e:	af00      	add	r7, sp, #0
  return uwTick;
 8001c10:	4b03      	ldr	r3, [pc, #12]	@ (8001c20 <HAL_GetTick+0x14>)
 8001c12:	681b      	ldr	r3, [r3, #0]
}
 8001c14:	4618      	mov	r0, r3
 8001c16:	46bd      	mov	sp, r7
 8001c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c1c:	4770      	bx	lr
 8001c1e:	bf00      	nop
 8001c20:	240003d4 	.word	0x240003d4

08001c24 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001c24:	b580      	push	{r7, lr}
 8001c26:	b084      	sub	sp, #16
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001c2c:	f7ff ffee 	bl	8001c0c <HAL_GetTick>
 8001c30:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001c36:	68fb      	ldr	r3, [r7, #12]
 8001c38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c3c:	d005      	beq.n	8001c4a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001c3e:	4b0a      	ldr	r3, [pc, #40]	@ (8001c68 <HAL_Delay+0x44>)
 8001c40:	781b      	ldrb	r3, [r3, #0]
 8001c42:	461a      	mov	r2, r3
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	4413      	add	r3, r2
 8001c48:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001c4a:	bf00      	nop
 8001c4c:	f7ff ffde 	bl	8001c0c <HAL_GetTick>
 8001c50:	4602      	mov	r2, r0
 8001c52:	68bb      	ldr	r3, [r7, #8]
 8001c54:	1ad3      	subs	r3, r2, r3
 8001c56:	68fa      	ldr	r2, [r7, #12]
 8001c58:	429a      	cmp	r2, r3
 8001c5a:	d8f7      	bhi.n	8001c4c <HAL_Delay+0x28>
  {
  }
}
 8001c5c:	bf00      	nop
 8001c5e:	bf00      	nop
 8001c60:	3710      	adds	r7, #16
 8001c62:	46bd      	mov	sp, r7
 8001c64:	bd80      	pop	{r7, pc}
 8001c66:	bf00      	nop
 8001c68:	24000028 	.word	0x24000028

08001c6c <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8001c6c:	b480      	push	{r7}
 8001c6e:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8001c70:	4b03      	ldr	r3, [pc, #12]	@ (8001c80 <HAL_GetREVID+0x14>)
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	0c1b      	lsrs	r3, r3, #16
}
 8001c76:	4618      	mov	r0, r3
 8001c78:	46bd      	mov	sp, r7
 8001c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c7e:	4770      	bx	lr
 8001c80:	5c001000 	.word	0x5c001000

08001c84 <HAL_SYSCFG_AnalogSwitchConfig>:
  *   @arg SYSCFG_SWITCH_PC3_CLOSE
  * @retval None
  */

void HAL_SYSCFG_AnalogSwitchConfig(uint32_t SYSCFG_AnalogSwitch , uint32_t SYSCFG_SwitchState )
{
 8001c84:	b480      	push	{r7}
 8001c86:	b083      	sub	sp, #12
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	6078      	str	r0, [r7, #4]
 8001c8c:	6039      	str	r1, [r7, #0]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ANALOG_SWITCH(SYSCFG_AnalogSwitch));
  assert_param(IS_SYSCFG_SWITCH_STATE(SYSCFG_SwitchState));

  MODIFY_REG(SYSCFG->PMCR, (uint32_t) SYSCFG_AnalogSwitch, (uint32_t)(SYSCFG_SwitchState));
 8001c8e:	4b07      	ldr	r3, [pc, #28]	@ (8001cac <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 8001c90:	685a      	ldr	r2, [r3, #4]
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	43db      	mvns	r3, r3
 8001c96:	401a      	ands	r2, r3
 8001c98:	4904      	ldr	r1, [pc, #16]	@ (8001cac <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 8001c9a:	683b      	ldr	r3, [r7, #0]
 8001c9c:	4313      	orrs	r3, r2
 8001c9e:	604b      	str	r3, [r1, #4]
}
 8001ca0:	bf00      	nop
 8001ca2:	370c      	adds	r7, #12
 8001ca4:	46bd      	mov	sp, r7
 8001ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001caa:	4770      	bx	lr
 8001cac:	58000400 	.word	0x58000400

08001cb0 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001cb0:	b480      	push	{r7}
 8001cb2:	b083      	sub	sp, #12
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	6078      	str	r0, [r7, #4]
 8001cb8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	689b      	ldr	r3, [r3, #8]
 8001cbe:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8001cc2:	683b      	ldr	r3, [r7, #0]
 8001cc4:	431a      	orrs	r2, r3
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	609a      	str	r2, [r3, #8]
}
 8001cca:	bf00      	nop
 8001ccc:	370c      	adds	r7, #12
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd4:	4770      	bx	lr

08001cd6 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001cd6:	b480      	push	{r7}
 8001cd8:	b083      	sub	sp, #12
 8001cda:	af00      	add	r7, sp, #0
 8001cdc:	6078      	str	r0, [r7, #4]
 8001cde:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	689b      	ldr	r3, [r3, #8]
 8001ce4:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8001ce8:	683b      	ldr	r3, [r7, #0]
 8001cea:	431a      	orrs	r2, r3
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	609a      	str	r2, [r3, #8]
}
 8001cf0:	bf00      	nop
 8001cf2:	370c      	adds	r7, #12
 8001cf4:	46bd      	mov	sp, r7
 8001cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cfa:	4770      	bx	lr

08001cfc <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001cfc:	b480      	push	{r7}
 8001cfe:	b083      	sub	sp, #12
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	689b      	ldr	r3, [r3, #8]
 8001d08:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8001d0c:	4618      	mov	r0, r3
 8001d0e:	370c      	adds	r7, #12
 8001d10:	46bd      	mov	sp, r7
 8001d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d16:	4770      	bx	lr

08001d18 <LL_ADC_SetChannelPreselection>:
  *         @arg @ref LL_ADC_CHANNEL_18
  *         @arg @ref LL_ADC_CHANNEL_19
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelPreselection(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8001d18:	b480      	push	{r7}
 8001d1a:	b087      	sub	sp, #28
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	6078      	str	r0, [r7, #4]
 8001d20:	6039      	str	r1, [r7, #0]
      /* ADC channels preselection */
      ADCx->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
    }
#else
    /* ADC channels preselection */
    ADCx->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
 8001d22:	683b      	ldr	r3, [r7, #0]
 8001d24:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d107      	bne.n	8001d3c <LL_ADC_SetChannelPreselection+0x24>
 8001d2c:	683b      	ldr	r3, [r7, #0]
 8001d2e:	0e9b      	lsrs	r3, r3, #26
 8001d30:	f003 031f 	and.w	r3, r3, #31
 8001d34:	2201      	movs	r2, #1
 8001d36:	fa02 f303 	lsl.w	r3, r2, r3
 8001d3a:	e015      	b.n	8001d68 <LL_ADC_SetChannelPreselection+0x50>
 8001d3c:	683b      	ldr	r3, [r7, #0]
 8001d3e:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d40:	693b      	ldr	r3, [r7, #16]
 8001d42:	fa93 f3a3 	rbit	r3, r3
 8001d46:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8001d4c:	697b      	ldr	r3, [r7, #20]
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d101      	bne.n	8001d56 <LL_ADC_SetChannelPreselection+0x3e>
  {
    return 32U;
 8001d52:	2320      	movs	r3, #32
 8001d54:	e003      	b.n	8001d5e <LL_ADC_SetChannelPreselection+0x46>
  }
  return __builtin_clz(value);
 8001d56:	697b      	ldr	r3, [r7, #20]
 8001d58:	fab3 f383 	clz	r3, r3
 8001d5c:	b2db      	uxtb	r3, r3
 8001d5e:	f003 031f 	and.w	r3, r3, #31
 8001d62:	2201      	movs	r2, #1
 8001d64:	fa02 f303 	lsl.w	r3, r2, r3
 8001d68:	687a      	ldr	r2, [r7, #4]
 8001d6a:	69d2      	ldr	r2, [r2, #28]
 8001d6c:	431a      	orrs	r2, r3
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	61da      	str	r2, [r3, #28]
#endif /* ADC_VER_V5_V90 */
}
 8001d72:	bf00      	nop
 8001d74:	371c      	adds	r7, #28
 8001d76:	46bd      	mov	sp, r7
 8001d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d7c:	4770      	bx	lr

08001d7e <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001d7e:	b480      	push	{r7}
 8001d80:	b087      	sub	sp, #28
 8001d82:	af00      	add	r7, sp, #0
 8001d84:	60f8      	str	r0, [r7, #12]
 8001d86:	60b9      	str	r1, [r7, #8]
 8001d88:	607a      	str	r2, [r7, #4]
 8001d8a:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001d8c:	68fb      	ldr	r3, [r7, #12]
 8001d8e:	3360      	adds	r3, #96	@ 0x60
 8001d90:	461a      	mov	r2, r3
 8001d92:	68bb      	ldr	r3, [r7, #8]
 8001d94:	009b      	lsls	r3, r3, #2
 8001d96:	4413      	add	r3, r2
 8001d98:	617b      	str	r3, [r7, #20]
               ADC3_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
  else
#endif /* ADC_VER_V5_V90 */
  {
    MODIFY_REG(*preg,
 8001d9a:	697b      	ldr	r3, [r7, #20]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	f003 41f8 	and.w	r1, r3, #2080374784	@ 0x7c000000
 8001da8:	683b      	ldr	r3, [r7, #0]
 8001daa:	430b      	orrs	r3, r1
 8001dac:	431a      	orrs	r2, r3
 8001dae:	697b      	ldr	r3, [r7, #20]
 8001db0:	601a      	str	r2, [r3, #0]
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 8001db2:	bf00      	nop
 8001db4:	371c      	adds	r7, #28
 8001db6:	46bd      	mov	sp, r7
 8001db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dbc:	4770      	bx	lr

08001dbe <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8001dbe:	b480      	push	{r7}
 8001dc0:	b085      	sub	sp, #20
 8001dc2:	af00      	add	r7, sp, #0
 8001dc4:	60f8      	str	r0, [r7, #12]
 8001dc6:	60b9      	str	r1, [r7, #8]
 8001dc8:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8001dca:	68fb      	ldr	r3, [r7, #12]
 8001dcc:	691b      	ldr	r3, [r3, #16]
 8001dce:	f423 42f0 	bic.w	r2, r3, #30720	@ 0x7800
 8001dd2:	68bb      	ldr	r3, [r7, #8]
 8001dd4:	f003 031f 	and.w	r3, r3, #31
 8001dd8:	6879      	ldr	r1, [r7, #4]
 8001dda:	fa01 f303 	lsl.w	r3, r1, r3
 8001dde:	431a      	orrs	r2, r3
 8001de0:	68fb      	ldr	r3, [r7, #12]
 8001de2:	611a      	str	r2, [r3, #16]
}
 8001de4:	bf00      	nop
 8001de6:	3714      	adds	r7, #20
 8001de8:	46bd      	mov	sp, r7
 8001dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dee:	4770      	bx	lr

08001df0 <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 8001df0:	b480      	push	{r7}
 8001df2:	b087      	sub	sp, #28
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	60f8      	str	r0, [r7, #12]
 8001df8:	60b9      	str	r1, [r7, #8]
 8001dfa:	607a      	str	r2, [r7, #4]
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001dfc:	68fb      	ldr	r3, [r7, #12]
 8001dfe:	3360      	adds	r3, #96	@ 0x60
 8001e00:	461a      	mov	r2, r3
 8001e02:	68bb      	ldr	r3, [r7, #8]
 8001e04:	009b      	lsls	r3, r3, #2
 8001e06:	4413      	add	r3, r2
 8001e08:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8001e0a:	697b      	ldr	r3, [r7, #20]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	431a      	orrs	r2, r3
 8001e16:	697b      	ldr	r3, [r7, #20]
 8001e18:	601a      	str	r2, [r3, #0]
  }
}
 8001e1a:	bf00      	nop
 8001e1c:	371c      	adds	r7, #28
 8001e1e:	46bd      	mov	sp, r7
 8001e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e24:	4770      	bx	lr

08001e26 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8001e26:	b480      	push	{r7}
 8001e28:	b083      	sub	sp, #12
 8001e2a:	af00      	add	r7, sp, #0
 8001e2c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	68db      	ldr	r3, [r3, #12]
 8001e32:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d101      	bne.n	8001e3e <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8001e3a:	2301      	movs	r3, #1
 8001e3c:	e000      	b.n	8001e40 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8001e3e:	2300      	movs	r3, #0
}
 8001e40:	4618      	mov	r0, r3
 8001e42:	370c      	adds	r7, #12
 8001e44:	46bd      	mov	sp, r7
 8001e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4a:	4770      	bx	lr

08001e4c <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001e4c:	b480      	push	{r7}
 8001e4e:	b087      	sub	sp, #28
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	60f8      	str	r0, [r7, #12]
 8001e54:	60b9      	str	r1, [r7, #8]
 8001e56:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	3330      	adds	r3, #48	@ 0x30
 8001e5c:	461a      	mov	r2, r3
 8001e5e:	68bb      	ldr	r3, [r7, #8]
 8001e60:	0a1b      	lsrs	r3, r3, #8
 8001e62:	009b      	lsls	r3, r3, #2
 8001e64:	f003 030c 	and.w	r3, r3, #12
 8001e68:	4413      	add	r3, r2
 8001e6a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001e6c:	697b      	ldr	r3, [r7, #20]
 8001e6e:	681a      	ldr	r2, [r3, #0]
 8001e70:	68bb      	ldr	r3, [r7, #8]
 8001e72:	f003 031f 	and.w	r3, r3, #31
 8001e76:	211f      	movs	r1, #31
 8001e78:	fa01 f303 	lsl.w	r3, r1, r3
 8001e7c:	43db      	mvns	r3, r3
 8001e7e:	401a      	ands	r2, r3
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	0e9b      	lsrs	r3, r3, #26
 8001e84:	f003 011f 	and.w	r1, r3, #31
 8001e88:	68bb      	ldr	r3, [r7, #8]
 8001e8a:	f003 031f 	and.w	r3, r3, #31
 8001e8e:	fa01 f303 	lsl.w	r3, r1, r3
 8001e92:	431a      	orrs	r2, r3
 8001e94:	697b      	ldr	r3, [r7, #20]
 8001e96:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001e98:	bf00      	nop
 8001e9a:	371c      	adds	r7, #28
 8001e9c:	46bd      	mov	sp, r7
 8001e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea2:	4770      	bx	lr

08001ea4 <LL_ADC_REG_SetDataTransferMode>:
  * @param  ADCx ADC instance
  * @param  DataTransferMode Select Data Management configuration
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetDataTransferMode(ADC_TypeDef *ADCx, uint32_t DataTransferMode)
{
 8001ea4:	b480      	push	{r7}
 8001ea6:	b083      	sub	sp, #12
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	6078      	str	r0, [r7, #4]
 8001eac:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_DMNGT, DataTransferMode);
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	68db      	ldr	r3, [r3, #12]
 8001eb2:	f023 0203 	bic.w	r2, r3, #3
 8001eb6:	683b      	ldr	r3, [r7, #0]
 8001eb8:	431a      	orrs	r2, r3
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	60da      	str	r2, [r3, #12]
}
 8001ebe:	bf00      	nop
 8001ec0:	370c      	adds	r7, #12
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec8:	4770      	bx	lr

08001eca <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001eca:	b480      	push	{r7}
 8001ecc:	b087      	sub	sp, #28
 8001ece:	af00      	add	r7, sp, #0
 8001ed0:	60f8      	str	r0, [r7, #12]
 8001ed2:	60b9      	str	r1, [r7, #8]
 8001ed4:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	3314      	adds	r3, #20
 8001eda:	461a      	mov	r2, r3
 8001edc:	68bb      	ldr	r3, [r7, #8]
 8001ede:	0e5b      	lsrs	r3, r3, #25
 8001ee0:	009b      	lsls	r3, r3, #2
 8001ee2:	f003 0304 	and.w	r3, r3, #4
 8001ee6:	4413      	add	r3, r2
 8001ee8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001eea:	697b      	ldr	r3, [r7, #20]
 8001eec:	681a      	ldr	r2, [r3, #0]
 8001eee:	68bb      	ldr	r3, [r7, #8]
 8001ef0:	0d1b      	lsrs	r3, r3, #20
 8001ef2:	f003 031f 	and.w	r3, r3, #31
 8001ef6:	2107      	movs	r1, #7
 8001ef8:	fa01 f303 	lsl.w	r3, r1, r3
 8001efc:	43db      	mvns	r3, r3
 8001efe:	401a      	ands	r2, r3
 8001f00:	68bb      	ldr	r3, [r7, #8]
 8001f02:	0d1b      	lsrs	r3, r3, #20
 8001f04:	f003 031f 	and.w	r3, r3, #31
 8001f08:	6879      	ldr	r1, [r7, #4]
 8001f0a:	fa01 f303 	lsl.w	r3, r1, r3
 8001f0e:	431a      	orrs	r2, r3
 8001f10:	697b      	ldr	r3, [r7, #20]
 8001f12:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001f14:	bf00      	nop
 8001f16:	371c      	adds	r7, #28
 8001f18:	46bd      	mov	sp, r7
 8001f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f1e:	4770      	bx	lr

08001f20 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001f20:	b480      	push	{r7}
 8001f22:	b085      	sub	sp, #20
 8001f24:	af00      	add	r7, sp, #0
 8001f26:	60f8      	str	r0, [r7, #12]
 8001f28:	60b9      	str	r1, [r7, #8]
 8001f2a:	607a      	str	r2, [r7, #4]
  }
#else  /* ADC_VER_V5_V90 */
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8001f32:	68bb      	ldr	r3, [r7, #8]
 8001f34:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001f38:	43db      	mvns	r3, r3
 8001f3a:	401a      	ands	r2, r3
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	f003 0318 	and.w	r3, r3, #24
 8001f42:	4908      	ldr	r1, [pc, #32]	@ (8001f64 <LL_ADC_SetChannelSingleDiff+0x44>)
 8001f44:	40d9      	lsrs	r1, r3
 8001f46:	68bb      	ldr	r3, [r7, #8]
 8001f48:	400b      	ands	r3, r1
 8001f4a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001f4e:	431a      	orrs	r2, r3
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 8001f56:	bf00      	nop
 8001f58:	3714      	adds	r7, #20
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f60:	4770      	bx	lr
 8001f62:	bf00      	nop
 8001f64:	000fffff 	.word	0x000fffff

08001f68 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001f68:	b480      	push	{r7}
 8001f6a:	b083      	sub	sp, #12
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	689b      	ldr	r3, [r3, #8]
 8001f74:	f003 031f 	and.w	r3, r3, #31
}
 8001f78:	4618      	mov	r0, r3
 8001f7a:	370c      	adds	r7, #12
 8001f7c:	46bd      	mov	sp, r7
 8001f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f82:	4770      	bx	lr

08001f84 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001f84:	b480      	push	{r7}
 8001f86:	b083      	sub	sp, #12
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	689a      	ldr	r2, [r3, #8]
 8001f90:	4b04      	ldr	r3, [pc, #16]	@ (8001fa4 <LL_ADC_DisableDeepPowerDown+0x20>)
 8001f92:	4013      	ands	r3, r2
 8001f94:	687a      	ldr	r2, [r7, #4]
 8001f96:	6093      	str	r3, [r2, #8]
}
 8001f98:	bf00      	nop
 8001f9a:	370c      	adds	r7, #12
 8001f9c:	46bd      	mov	sp, r7
 8001f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa2:	4770      	bx	lr
 8001fa4:	5fffffc0 	.word	0x5fffffc0

08001fa8 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8001fa8:	b480      	push	{r7}
 8001faa:	b083      	sub	sp, #12
 8001fac:	af00      	add	r7, sp, #0
 8001fae:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	689b      	ldr	r3, [r3, #8]
 8001fb4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001fb8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001fbc:	d101      	bne.n	8001fc2 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001fbe:	2301      	movs	r3, #1
 8001fc0:	e000      	b.n	8001fc4 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8001fc2:	2300      	movs	r3, #0
}
 8001fc4:	4618      	mov	r0, r3
 8001fc6:	370c      	adds	r7, #12
 8001fc8:	46bd      	mov	sp, r7
 8001fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fce:	4770      	bx	lr

08001fd0 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001fd0:	b480      	push	{r7}
 8001fd2:	b083      	sub	sp, #12
 8001fd4:	af00      	add	r7, sp, #0
 8001fd6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	689a      	ldr	r2, [r3, #8]
 8001fdc:	4b05      	ldr	r3, [pc, #20]	@ (8001ff4 <LL_ADC_EnableInternalRegulator+0x24>)
 8001fde:	4013      	ands	r3, r2
 8001fe0:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001fe8:	bf00      	nop
 8001fea:	370c      	adds	r7, #12
 8001fec:	46bd      	mov	sp, r7
 8001fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff2:	4770      	bx	lr
 8001ff4:	6fffffc0 	.word	0x6fffffc0

08001ff8 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8001ff8:	b480      	push	{r7}
 8001ffa:	b083      	sub	sp, #12
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	689b      	ldr	r3, [r3, #8]
 8002004:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002008:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800200c:	d101      	bne.n	8002012 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800200e:	2301      	movs	r3, #1
 8002010:	e000      	b.n	8002014 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002012:	2300      	movs	r3, #0
}
 8002014:	4618      	mov	r0, r3
 8002016:	370c      	adds	r7, #12
 8002018:	46bd      	mov	sp, r7
 800201a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800201e:	4770      	bx	lr

08002020 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002020:	b480      	push	{r7}
 8002022:	b083      	sub	sp, #12
 8002024:	af00      	add	r7, sp, #0
 8002026:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	689a      	ldr	r2, [r3, #8]
 800202c:	4b05      	ldr	r3, [pc, #20]	@ (8002044 <LL_ADC_Enable+0x24>)
 800202e:	4013      	ands	r3, r2
 8002030:	f043 0201 	orr.w	r2, r3, #1
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002038:	bf00      	nop
 800203a:	370c      	adds	r7, #12
 800203c:	46bd      	mov	sp, r7
 800203e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002042:	4770      	bx	lr
 8002044:	7fffffc0 	.word	0x7fffffc0

08002048 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8002048:	b480      	push	{r7}
 800204a:	b083      	sub	sp, #12
 800204c:	af00      	add	r7, sp, #0
 800204e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	689a      	ldr	r2, [r3, #8]
 8002054:	4b05      	ldr	r3, [pc, #20]	@ (800206c <LL_ADC_Disable+0x24>)
 8002056:	4013      	ands	r3, r2
 8002058:	f043 0202 	orr.w	r2, r3, #2
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8002060:	bf00      	nop
 8002062:	370c      	adds	r7, #12
 8002064:	46bd      	mov	sp, r7
 8002066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800206a:	4770      	bx	lr
 800206c:	7fffffc0 	.word	0x7fffffc0

08002070 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8002070:	b480      	push	{r7}
 8002072:	b083      	sub	sp, #12
 8002074:	af00      	add	r7, sp, #0
 8002076:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	689b      	ldr	r3, [r3, #8]
 800207c:	f003 0301 	and.w	r3, r3, #1
 8002080:	2b01      	cmp	r3, #1
 8002082:	d101      	bne.n	8002088 <LL_ADC_IsEnabled+0x18>
 8002084:	2301      	movs	r3, #1
 8002086:	e000      	b.n	800208a <LL_ADC_IsEnabled+0x1a>
 8002088:	2300      	movs	r3, #0
}
 800208a:	4618      	mov	r0, r3
 800208c:	370c      	adds	r7, #12
 800208e:	46bd      	mov	sp, r7
 8002090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002094:	4770      	bx	lr

08002096 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8002096:	b480      	push	{r7}
 8002098:	b083      	sub	sp, #12
 800209a:	af00      	add	r7, sp, #0
 800209c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	689b      	ldr	r3, [r3, #8]
 80020a2:	f003 0302 	and.w	r3, r3, #2
 80020a6:	2b02      	cmp	r3, #2
 80020a8:	d101      	bne.n	80020ae <LL_ADC_IsDisableOngoing+0x18>
 80020aa:	2301      	movs	r3, #1
 80020ac:	e000      	b.n	80020b0 <LL_ADC_IsDisableOngoing+0x1a>
 80020ae:	2300      	movs	r3, #0
}
 80020b0:	4618      	mov	r0, r3
 80020b2:	370c      	adds	r7, #12
 80020b4:	46bd      	mov	sp, r7
 80020b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ba:	4770      	bx	lr

080020bc <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80020bc:	b480      	push	{r7}
 80020be:	b083      	sub	sp, #12
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	689a      	ldr	r2, [r3, #8]
 80020c8:	4b05      	ldr	r3, [pc, #20]	@ (80020e0 <LL_ADC_REG_StartConversion+0x24>)
 80020ca:	4013      	ands	r3, r2
 80020cc:	f043 0204 	orr.w	r2, r3, #4
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80020d4:	bf00      	nop
 80020d6:	370c      	adds	r7, #12
 80020d8:	46bd      	mov	sp, r7
 80020da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020de:	4770      	bx	lr
 80020e0:	7fffffc0 	.word	0x7fffffc0

080020e4 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80020e4:	b480      	push	{r7}
 80020e6:	b083      	sub	sp, #12
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	689b      	ldr	r3, [r3, #8]
 80020f0:	f003 0304 	and.w	r3, r3, #4
 80020f4:	2b04      	cmp	r3, #4
 80020f6:	d101      	bne.n	80020fc <LL_ADC_REG_IsConversionOngoing+0x18>
 80020f8:	2301      	movs	r3, #1
 80020fa:	e000      	b.n	80020fe <LL_ADC_REG_IsConversionOngoing+0x1a>
 80020fc:	2300      	movs	r3, #0
}
 80020fe:	4618      	mov	r0, r3
 8002100:	370c      	adds	r7, #12
 8002102:	46bd      	mov	sp, r7
 8002104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002108:	4770      	bx	lr

0800210a <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800210a:	b480      	push	{r7}
 800210c:	b083      	sub	sp, #12
 800210e:	af00      	add	r7, sp, #0
 8002110:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	689b      	ldr	r3, [r3, #8]
 8002116:	f003 0308 	and.w	r3, r3, #8
 800211a:	2b08      	cmp	r3, #8
 800211c:	d101      	bne.n	8002122 <LL_ADC_INJ_IsConversionOngoing+0x18>
 800211e:	2301      	movs	r3, #1
 8002120:	e000      	b.n	8002124 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002122:	2300      	movs	r3, #0
}
 8002124:	4618      	mov	r0, r3
 8002126:	370c      	adds	r7, #12
 8002128:	46bd      	mov	sp, r7
 800212a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800212e:	4770      	bx	lr

08002130 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002130:	b590      	push	{r4, r7, lr}
 8002132:	b089      	sub	sp, #36	@ 0x24
 8002134:	af00      	add	r7, sp, #0
 8002136:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002138:	2300      	movs	r3, #0
 800213a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 800213c:	2300      	movs	r3, #0
 800213e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	2b00      	cmp	r3, #0
 8002144:	d101      	bne.n	800214a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002146:	2301      	movs	r3, #1
 8002148:	e18f      	b.n	800246a <HAL_ADC_Init+0x33a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	68db      	ldr	r3, [r3, #12]
 800214e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002154:	2b00      	cmp	r3, #0
 8002156:	d109      	bne.n	800216c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002158:	6878      	ldr	r0, [r7, #4]
 800215a:	f7ff f8c5 	bl	80012e8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	2200      	movs	r2, #0
 8002162:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	2200      	movs	r2, #0
 8002168:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	4618      	mov	r0, r3
 8002172:	f7ff ff19 	bl	8001fa8 <LL_ADC_IsDeepPowerDownEnabled>
 8002176:	4603      	mov	r3, r0
 8002178:	2b00      	cmp	r3, #0
 800217a:	d004      	beq.n	8002186 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	4618      	mov	r0, r3
 8002182:	f7ff feff 	bl	8001f84 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	4618      	mov	r0, r3
 800218c:	f7ff ff34 	bl	8001ff8 <LL_ADC_IsInternalRegulatorEnabled>
 8002190:	4603      	mov	r3, r0
 8002192:	2b00      	cmp	r3, #0
 8002194:	d114      	bne.n	80021c0 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	4618      	mov	r0, r3
 800219c:	f7ff ff18 	bl	8001fd0 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80021a0:	4b87      	ldr	r3, [pc, #540]	@ (80023c0 <HAL_ADC_Init+0x290>)
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	099b      	lsrs	r3, r3, #6
 80021a6:	4a87      	ldr	r2, [pc, #540]	@ (80023c4 <HAL_ADC_Init+0x294>)
 80021a8:	fba2 2303 	umull	r2, r3, r2, r3
 80021ac:	099b      	lsrs	r3, r3, #6
 80021ae:	3301      	adds	r3, #1
 80021b0:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80021b2:	e002      	b.n	80021ba <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 80021b4:	68bb      	ldr	r3, [r7, #8]
 80021b6:	3b01      	subs	r3, #1
 80021b8:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80021ba:	68bb      	ldr	r3, [r7, #8]
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d1f9      	bne.n	80021b4 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	4618      	mov	r0, r3
 80021c6:	f7ff ff17 	bl	8001ff8 <LL_ADC_IsInternalRegulatorEnabled>
 80021ca:	4603      	mov	r3, r0
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d10d      	bne.n	80021ec <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80021d4:	f043 0210 	orr.w	r2, r3, #16
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021e0:	f043 0201 	orr.w	r2, r3, #1
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 80021e8:	2301      	movs	r3, #1
 80021ea:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	4618      	mov	r0, r3
 80021f2:	f7ff ff77 	bl	80020e4 <LL_ADC_REG_IsConversionOngoing>
 80021f6:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80021fc:	f003 0310 	and.w	r3, r3, #16
 8002200:	2b00      	cmp	r3, #0
 8002202:	f040 8129 	bne.w	8002458 <HAL_ADC_Init+0x328>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8002206:	697b      	ldr	r3, [r7, #20]
 8002208:	2b00      	cmp	r3, #0
 800220a:	f040 8125 	bne.w	8002458 <HAL_ADC_Init+0x328>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002212:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8002216:	f043 0202 	orr.w	r2, r3, #2
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	4618      	mov	r0, r3
 8002224:	f7ff ff24 	bl	8002070 <LL_ADC_IsEnabled>
 8002228:	4603      	mov	r3, r0
 800222a:	2b00      	cmp	r3, #0
 800222c:	d136      	bne.n	800229c <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	4a65      	ldr	r2, [pc, #404]	@ (80023c8 <HAL_ADC_Init+0x298>)
 8002234:	4293      	cmp	r3, r2
 8002236:	d004      	beq.n	8002242 <HAL_ADC_Init+0x112>
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	4a63      	ldr	r2, [pc, #396]	@ (80023cc <HAL_ADC_Init+0x29c>)
 800223e:	4293      	cmp	r3, r2
 8002240:	d10e      	bne.n	8002260 <HAL_ADC_Init+0x130>
 8002242:	4861      	ldr	r0, [pc, #388]	@ (80023c8 <HAL_ADC_Init+0x298>)
 8002244:	f7ff ff14 	bl	8002070 <LL_ADC_IsEnabled>
 8002248:	4604      	mov	r4, r0
 800224a:	4860      	ldr	r0, [pc, #384]	@ (80023cc <HAL_ADC_Init+0x29c>)
 800224c:	f7ff ff10 	bl	8002070 <LL_ADC_IsEnabled>
 8002250:	4603      	mov	r3, r0
 8002252:	4323      	orrs	r3, r4
 8002254:	2b00      	cmp	r3, #0
 8002256:	bf0c      	ite	eq
 8002258:	2301      	moveq	r3, #1
 800225a:	2300      	movne	r3, #0
 800225c:	b2db      	uxtb	r3, r3
 800225e:	e008      	b.n	8002272 <HAL_ADC_Init+0x142>
 8002260:	485b      	ldr	r0, [pc, #364]	@ (80023d0 <HAL_ADC_Init+0x2a0>)
 8002262:	f7ff ff05 	bl	8002070 <LL_ADC_IsEnabled>
 8002266:	4603      	mov	r3, r0
 8002268:	2b00      	cmp	r3, #0
 800226a:	bf0c      	ite	eq
 800226c:	2301      	moveq	r3, #1
 800226e:	2300      	movne	r3, #0
 8002270:	b2db      	uxtb	r3, r3
 8002272:	2b00      	cmp	r3, #0
 8002274:	d012      	beq.n	800229c <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	4a53      	ldr	r2, [pc, #332]	@ (80023c8 <HAL_ADC_Init+0x298>)
 800227c:	4293      	cmp	r3, r2
 800227e:	d004      	beq.n	800228a <HAL_ADC_Init+0x15a>
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	4a51      	ldr	r2, [pc, #324]	@ (80023cc <HAL_ADC_Init+0x29c>)
 8002286:	4293      	cmp	r3, r2
 8002288:	d101      	bne.n	800228e <HAL_ADC_Init+0x15e>
 800228a:	4a52      	ldr	r2, [pc, #328]	@ (80023d4 <HAL_ADC_Init+0x2a4>)
 800228c:	e000      	b.n	8002290 <HAL_ADC_Init+0x160>
 800228e:	4a52      	ldr	r2, [pc, #328]	@ (80023d8 <HAL_ADC_Init+0x2a8>)
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	685b      	ldr	r3, [r3, #4]
 8002294:	4619      	mov	r1, r3
 8002296:	4610      	mov	r0, r2
 8002298:	f7ff fd0a 	bl	8001cb0 <LL_ADC_SetCommonClock>
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#else

    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 800229c:	f7ff fce6 	bl	8001c6c <HAL_GetREVID>
 80022a0:	4603      	mov	r3, r0
 80022a2:	f241 0203 	movw	r2, #4099	@ 0x1003
 80022a6:	4293      	cmp	r3, r2
 80022a8:	d914      	bls.n	80022d4 <HAL_ADC_Init+0x1a4>
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	689b      	ldr	r3, [r3, #8]
 80022ae:	2b10      	cmp	r3, #16
 80022b0:	d110      	bne.n	80022d4 <HAL_ADC_Init+0x1a4>
    {
      /* for STM32H7 silicon rev.B and above , ADC_CFGR_RES value for 8bits resolution is : b111 */
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	7d5b      	ldrb	r3, [r3, #21]
 80022b6:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80022bc:	431a      	orrs	r2, r3
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 80022c2:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	7f1b      	ldrb	r3, [r3, #28]
 80022c8:	041b      	lsls	r3, r3, #16
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 80022ca:	4313      	orrs	r3, r2
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80022cc:	f043 030c 	orr.w	r3, r3, #12
 80022d0:	61bb      	str	r3, [r7, #24]
 80022d2:	e00d      	b.n	80022f0 <HAL_ADC_Init+0x1c0>
    }
    else
    {

      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	7d5b      	ldrb	r3, [r3, #21]
 80022d8:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80022de:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 80022e4:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	7f1b      	ldrb	r3, [r3, #28]
 80022ea:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80022ec:	4313      	orrs	r3, r2
 80022ee:	61bb      	str	r3, [r7, #24]
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	7f1b      	ldrb	r3, [r3, #28]
 80022f4:	2b01      	cmp	r3, #1
 80022f6:	d106      	bne.n	8002306 <HAL_ADC_Init+0x1d6>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	6a1b      	ldr	r3, [r3, #32]
 80022fc:	3b01      	subs	r3, #1
 80022fe:	045b      	lsls	r3, r3, #17
 8002300:	69ba      	ldr	r2, [r7, #24]
 8002302:	4313      	orrs	r3, r2
 8002304:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800230a:	2b00      	cmp	r3, #0
 800230c:	d009      	beq.n	8002322 <HAL_ADC_Init+0x1f2>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002312:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800231a:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800231c:	69ba      	ldr	r2, [r7, #24]
 800231e:	4313      	orrs	r3, r2
 8002320:	61bb      	str	r3, [r7, #24]
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
    }
#else
    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	68da      	ldr	r2, [r3, #12]
 8002328:	4b2c      	ldr	r3, [pc, #176]	@ (80023dc <HAL_ADC_Init+0x2ac>)
 800232a:	4013      	ands	r3, r2
 800232c:	687a      	ldr	r2, [r7, #4]
 800232e:	6812      	ldr	r2, [r2, #0]
 8002330:	69b9      	ldr	r1, [r7, #24]
 8002332:	430b      	orrs	r3, r1
 8002334:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	4618      	mov	r0, r3
 800233c:	f7ff fed2 	bl	80020e4 <LL_ADC_REG_IsConversionOngoing>
 8002340:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	4618      	mov	r0, r3
 8002348:	f7ff fedf 	bl	800210a <LL_ADC_INJ_IsConversionOngoing>
 800234c:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800234e:	693b      	ldr	r3, [r7, #16]
 8002350:	2b00      	cmp	r3, #0
 8002352:	d15f      	bne.n	8002414 <HAL_ADC_Init+0x2e4>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	2b00      	cmp	r3, #0
 8002358:	d15c      	bne.n	8002414 <HAL_ADC_Init+0x2e4>
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
      }
#else
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	7d1b      	ldrb	r3, [r3, #20]
 800235e:	039a      	lsls	r2, r3, #14
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      tmpCFGR = (
 8002364:	4313      	orrs	r3, r2
 8002366:	61bb      	str	r3, [r7, #24]
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	68da      	ldr	r2, [r3, #12]
 800236e:	4b1c      	ldr	r3, [pc, #112]	@ (80023e0 <HAL_ADC_Init+0x2b0>)
 8002370:	4013      	ands	r3, r2
 8002372:	687a      	ldr	r2, [r7, #4]
 8002374:	6812      	ldr	r2, [r2, #0]
 8002376:	69b9      	ldr	r1, [r7, #24]
 8002378:	430b      	orrs	r3, r1
 800237a:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002382:	2b01      	cmp	r3, #1
 8002384:	d130      	bne.n	80023e8 <HAL_ADC_Init+0x2b8>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800238a:	2b00      	cmp	r3, #0
        /*  - Oversampling Ratio                                               */
        /*  - Right bit shift                                                  */
        /*  - Left bit shift                                                   */
        /*  - Triggered mode                                                   */
        /*  - Oversampling mode (continued/resumed)                            */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	691a      	ldr	r2, [r3, #16]
 8002392:	4b14      	ldr	r3, [pc, #80]	@ (80023e4 <HAL_ADC_Init+0x2b4>)
 8002394:	4013      	ands	r3, r2
 8002396:	687a      	ldr	r2, [r7, #4]
 8002398:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800239a:	3a01      	subs	r2, #1
 800239c:	0411      	lsls	r1, r2, #16
 800239e:	687a      	ldr	r2, [r7, #4]
 80023a0:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80023a2:	4311      	orrs	r1, r2
 80023a4:	687a      	ldr	r2, [r7, #4]
 80023a6:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 80023a8:	4311      	orrs	r1, r2
 80023aa:	687a      	ldr	r2, [r7, #4]
 80023ac:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80023ae:	430a      	orrs	r2, r1
 80023b0:	431a      	orrs	r2, r3
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	f042 0201 	orr.w	r2, r2, #1
 80023ba:	611a      	str	r2, [r3, #16]
 80023bc:	e01c      	b.n	80023f8 <HAL_ADC_Init+0x2c8>
 80023be:	bf00      	nop
 80023c0:	24000000 	.word	0x24000000
 80023c4:	053e2d63 	.word	0x053e2d63
 80023c8:	40022000 	.word	0x40022000
 80023cc:	40022100 	.word	0x40022100
 80023d0:	58026000 	.word	0x58026000
 80023d4:	40022300 	.word	0x40022300
 80023d8:	58026300 	.word	0x58026300
 80023dc:	fff0c003 	.word	0xfff0c003
 80023e0:	ffffbffc 	.word	0xffffbffc
 80023e4:	fc00f81e 	.word	0xfc00f81e

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	691a      	ldr	r2, [r3, #16]
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	f022 0201 	bic.w	r2, r2, #1
 80023f6:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	691b      	ldr	r3, [r3, #16]
 80023fe:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	430a      	orrs	r2, r1
 800240c:	611a      	str	r2, [r3, #16]
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
      }
#else
      /* Configure the BOOST Mode */
      ADC_ConfigureBoostMode(hadc);
 800240e:	6878      	ldr	r0, [r7, #4]
 8002410:	f000 fd6c 	bl	8002eec <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	68db      	ldr	r3, [r3, #12]
 8002418:	2b01      	cmp	r3, #1
 800241a:	d10c      	bne.n	8002436 <HAL_ADC_Init+0x306>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002422:	f023 010f 	bic.w	r1, r3, #15
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	699b      	ldr	r3, [r3, #24]
 800242a:	1e5a      	subs	r2, r3, #1
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	430a      	orrs	r2, r1
 8002432:	631a      	str	r2, [r3, #48]	@ 0x30
 8002434:	e007      	b.n	8002446 <HAL_ADC_Init+0x316>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	f022 020f 	bic.w	r2, r2, #15
 8002444:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800244a:	f023 0303 	bic.w	r3, r3, #3
 800244e:	f043 0201 	orr.w	r2, r3, #1
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	655a      	str	r2, [r3, #84]	@ 0x54
 8002456:	e007      	b.n	8002468 <HAL_ADC_Init+0x338>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800245c:	f043 0210 	orr.w	r2, r3, #16
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8002464:	2301      	movs	r3, #1
 8002466:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002468:	7ffb      	ldrb	r3, [r7, #31]
}
 800246a:	4618      	mov	r0, r3
 800246c:	3724      	adds	r7, #36	@ 0x24
 800246e:	46bd      	mov	sp, r7
 8002470:	bd90      	pop	{r4, r7, pc}
 8002472:	bf00      	nop

08002474 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8002474:	b580      	push	{r7, lr}
 8002476:	b086      	sub	sp, #24
 8002478:	af00      	add	r7, sp, #0
 800247a:	60f8      	str	r0, [r7, #12]
 800247c:	60b9      	str	r1, [r7, #8]
 800247e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	4a55      	ldr	r2, [pc, #340]	@ (80025dc <HAL_ADC_Start_DMA+0x168>)
 8002486:	4293      	cmp	r3, r2
 8002488:	d004      	beq.n	8002494 <HAL_ADC_Start_DMA+0x20>
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	4a54      	ldr	r2, [pc, #336]	@ (80025e0 <HAL_ADC_Start_DMA+0x16c>)
 8002490:	4293      	cmp	r3, r2
 8002492:	d101      	bne.n	8002498 <HAL_ADC_Start_DMA+0x24>
 8002494:	4b53      	ldr	r3, [pc, #332]	@ (80025e4 <HAL_ADC_Start_DMA+0x170>)
 8002496:	e000      	b.n	800249a <HAL_ADC_Start_DMA+0x26>
 8002498:	4b53      	ldr	r3, [pc, #332]	@ (80025e8 <HAL_ADC_Start_DMA+0x174>)
 800249a:	4618      	mov	r0, r3
 800249c:	f7ff fd64 	bl	8001f68 <LL_ADC_GetMultimode>
 80024a0:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	4618      	mov	r0, r3
 80024a8:	f7ff fe1c 	bl	80020e4 <LL_ADC_REG_IsConversionOngoing>
 80024ac:	4603      	mov	r3, r0
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	f040 808c 	bne.w	80025cc <HAL_ADC_Start_DMA+0x158>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80024ba:	2b01      	cmp	r3, #1
 80024bc:	d101      	bne.n	80024c2 <HAL_ADC_Start_DMA+0x4e>
 80024be:	2302      	movs	r3, #2
 80024c0:	e087      	b.n	80025d2 <HAL_ADC_Start_DMA+0x15e>
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	2201      	movs	r2, #1
 80024c6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80024ca:	693b      	ldr	r3, [r7, #16]
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d005      	beq.n	80024dc <HAL_ADC_Start_DMA+0x68>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80024d0:	693b      	ldr	r3, [r7, #16]
 80024d2:	2b05      	cmp	r3, #5
 80024d4:	d002      	beq.n	80024dc <HAL_ADC_Start_DMA+0x68>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80024d6:	693b      	ldr	r3, [r7, #16]
 80024d8:	2b09      	cmp	r3, #9
 80024da:	d170      	bne.n	80025be <HAL_ADC_Start_DMA+0x14a>
       )
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 80024dc:	68f8      	ldr	r0, [r7, #12]
 80024de:	f000 fb87 	bl	8002bf0 <ADC_Enable>
 80024e2:	4603      	mov	r3, r0
 80024e4:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 80024e6:	7dfb      	ldrb	r3, [r7, #23]
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d163      	bne.n	80025b4 <HAL_ADC_Start_DMA+0x140>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80024f0:	4b3e      	ldr	r3, [pc, #248]	@ (80025ec <HAL_ADC_Start_DMA+0x178>)
 80024f2:	4013      	ands	r3, r2
 80024f4:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	655a      	str	r2, [r3, #84]	@ 0x54
                          HAL_ADC_STATE_REG_BUSY);

        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	4a37      	ldr	r2, [pc, #220]	@ (80025e0 <HAL_ADC_Start_DMA+0x16c>)
 8002502:	4293      	cmp	r3, r2
 8002504:	d002      	beq.n	800250c <HAL_ADC_Start_DMA+0x98>
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	e000      	b.n	800250e <HAL_ADC_Start_DMA+0x9a>
 800250c:	4b33      	ldr	r3, [pc, #204]	@ (80025dc <HAL_ADC_Start_DMA+0x168>)
 800250e:	68fa      	ldr	r2, [r7, #12]
 8002510:	6812      	ldr	r2, [r2, #0]
 8002512:	4293      	cmp	r3, r2
 8002514:	d002      	beq.n	800251c <HAL_ADC_Start_DMA+0xa8>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002516:	693b      	ldr	r3, [r7, #16]
 8002518:	2b00      	cmp	r3, #0
 800251a:	d105      	bne.n	8002528 <HAL_ADC_Start_DMA+0xb4>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002520:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	655a      	str	r2, [r3, #84]	@ 0x54
        }

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800252c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002530:	2b00      	cmp	r3, #0
 8002532:	d006      	beq.n	8002542 <HAL_ADC_Start_DMA+0xce>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002538:	f023 0206 	bic.w	r2, r3, #6
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	659a      	str	r2, [r3, #88]	@ 0x58
 8002540:	e002      	b.n	8002548 <HAL_ADC_Start_DMA+0xd4>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	2200      	movs	r2, #0
 8002546:	659a      	str	r2, [r3, #88]	@ 0x58
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800254c:	4a28      	ldr	r2, [pc, #160]	@ (80025f0 <HAL_ADC_Start_DMA+0x17c>)
 800254e:	63da      	str	r2, [r3, #60]	@ 0x3c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002554:	4a27      	ldr	r2, [pc, #156]	@ (80025f4 <HAL_ADC_Start_DMA+0x180>)
 8002556:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800255c:	4a26      	ldr	r2, [pc, #152]	@ (80025f8 <HAL_ADC_Start_DMA+0x184>)
 800255e:	64da      	str	r2, [r3, #76]	@ 0x4c
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	221c      	movs	r2, #28
 8002566:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	2200      	movs	r2, #0
 800256c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	685a      	ldr	r2, [r3, #4]
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	f042 0210 	orr.w	r2, r2, #16
 800257e:	605a      	str	r2, [r3, #4]
        {
          LL_ADC_REG_SetDataTransferMode(hadc->Instance, ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
        }

#else
        LL_ADC_REG_SetDataTransferMode(hadc->Instance, (uint32_t)hadc->Init.ConversionDataManagement);
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	681a      	ldr	r2, [r3, #0]
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002588:	4619      	mov	r1, r3
 800258a:	4610      	mov	r0, r2
 800258c:	f7ff fc8a 	bl	8001ea4 <LL_ADC_REG_SetDataTransferMode>
#endif


        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	3340      	adds	r3, #64	@ 0x40
 800259a:	4619      	mov	r1, r3
 800259c:	68ba      	ldr	r2, [r7, #8]
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	f001 fbca 	bl	8003d38 <HAL_DMA_Start_IT>
 80025a4:	4603      	mov	r3, r0
 80025a6:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	4618      	mov	r0, r3
 80025ae:	f7ff fd85 	bl	80020bc <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 80025b2:	e00d      	b.n	80025d0 <HAL_ADC_Start_DMA+0x15c>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	2200      	movs	r2, #0
 80025b8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      if (tmp_hal_status == HAL_OK)
 80025bc:	e008      	b.n	80025d0 <HAL_ADC_Start_DMA+0x15c>
      }

    }
    else
    {
      tmp_hal_status = HAL_ERROR;
 80025be:	2301      	movs	r3, #1
 80025c0:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	2200      	movs	r2, #0
 80025c6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 80025ca:	e001      	b.n	80025d0 <HAL_ADC_Start_DMA+0x15c>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80025cc:	2302      	movs	r3, #2
 80025ce:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80025d0:	7dfb      	ldrb	r3, [r7, #23]
}
 80025d2:	4618      	mov	r0, r3
 80025d4:	3718      	adds	r7, #24
 80025d6:	46bd      	mov	sp, r7
 80025d8:	bd80      	pop	{r7, pc}
 80025da:	bf00      	nop
 80025dc:	40022000 	.word	0x40022000
 80025e0:	40022100 	.word	0x40022100
 80025e4:	40022300 	.word	0x40022300
 80025e8:	58026300 	.word	0x58026300
 80025ec:	fffff0fe 	.word	0xfffff0fe
 80025f0:	08002dc3 	.word	0x08002dc3
 80025f4:	08002e9b 	.word	0x08002e9b
 80025f8:	08002eb7 	.word	0x08002eb7

080025fc <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80025fc:	b480      	push	{r7}
 80025fe:	b083      	sub	sp, #12
 8002600:	af00      	add	r7, sp, #0
 8002602:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002604:	bf00      	nop
 8002606:	370c      	adds	r7, #12
 8002608:	46bd      	mov	sp, r7
 800260a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800260e:	4770      	bx	lr

08002610 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002610:	b590      	push	{r4, r7, lr}
 8002612:	b08d      	sub	sp, #52	@ 0x34
 8002614:	af00      	add	r7, sp, #0
 8002616:	6078      	str	r0, [r7, #4]
 8002618:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800261a:	2300      	movs	r3, #0
 800261c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8002620:	2300      	movs	r3, #0
 8002622:	60fb      	str	r3, [r7, #12]
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8002624:	683b      	ldr	r3, [r7, #0]
 8002626:	68db      	ldr	r3, [r3, #12]
 8002628:	4a65      	ldr	r2, [pc, #404]	@ (80027c0 <HAL_ADC_ConfigChannel+0x1b0>)
 800262a:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002632:	2b01      	cmp	r3, #1
 8002634:	d101      	bne.n	800263a <HAL_ADC_ConfigChannel+0x2a>
 8002636:	2302      	movs	r3, #2
 8002638:	e2c7      	b.n	8002bca <HAL_ADC_ConfigChannel+0x5ba>
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	2201      	movs	r2, #1
 800263e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	4618      	mov	r0, r3
 8002648:	f7ff fd4c 	bl	80020e4 <LL_ADC_REG_IsConversionOngoing>
 800264c:	4603      	mov	r3, r0
 800264e:	2b00      	cmp	r3, #0
 8002650:	f040 82ac 	bne.w	8002bac <HAL_ADC_ConfigChannel+0x59c>
  {
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 8002654:	683b      	ldr	r3, [r7, #0]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	2b00      	cmp	r3, #0
 800265a:	db2c      	blt.n	80026b6 <HAL_ADC_ConfigChannel+0xa6>
        /* ADC channels preselection */
        hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
      }
#else
      /* ADC channels preselection */
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 800265c:	683b      	ldr	r3, [r7, #0]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002664:	2b00      	cmp	r3, #0
 8002666:	d108      	bne.n	800267a <HAL_ADC_ConfigChannel+0x6a>
 8002668:	683b      	ldr	r3, [r7, #0]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	0e9b      	lsrs	r3, r3, #26
 800266e:	f003 031f 	and.w	r3, r3, #31
 8002672:	2201      	movs	r2, #1
 8002674:	fa02 f303 	lsl.w	r3, r2, r3
 8002678:	e016      	b.n	80026a8 <HAL_ADC_ConfigChannel+0x98>
 800267a:	683b      	ldr	r3, [r7, #0]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002680:	697b      	ldr	r3, [r7, #20]
 8002682:	fa93 f3a3 	rbit	r3, r3
 8002686:	613b      	str	r3, [r7, #16]
  return result;
 8002688:	693b      	ldr	r3, [r7, #16]
 800268a:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800268c:	69bb      	ldr	r3, [r7, #24]
 800268e:	2b00      	cmp	r3, #0
 8002690:	d101      	bne.n	8002696 <HAL_ADC_ConfigChannel+0x86>
    return 32U;
 8002692:	2320      	movs	r3, #32
 8002694:	e003      	b.n	800269e <HAL_ADC_ConfigChannel+0x8e>
  return __builtin_clz(value);
 8002696:	69bb      	ldr	r3, [r7, #24]
 8002698:	fab3 f383 	clz	r3, r3
 800269c:	b2db      	uxtb	r3, r3
 800269e:	f003 031f 	and.w	r3, r3, #31
 80026a2:	2201      	movs	r2, #1
 80026a4:	fa02 f303 	lsl.w	r3, r2, r3
 80026a8:	687a      	ldr	r2, [r7, #4]
 80026aa:	6812      	ldr	r2, [r2, #0]
 80026ac:	69d1      	ldr	r1, [r2, #28]
 80026ae:	687a      	ldr	r2, [r7, #4]
 80026b0:	6812      	ldr	r2, [r2, #0]
 80026b2:	430b      	orrs	r3, r1
 80026b4:	61d3      	str	r3, [r2, #28]
#endif /* ADC_VER_V5_V90 */
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	6818      	ldr	r0, [r3, #0]
 80026ba:	683b      	ldr	r3, [r7, #0]
 80026bc:	6859      	ldr	r1, [r3, #4]
 80026be:	683b      	ldr	r3, [r7, #0]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	461a      	mov	r2, r3
 80026c4:	f7ff fbc2 	bl	8001e4c <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	4618      	mov	r0, r3
 80026ce:	f7ff fd09 	bl	80020e4 <LL_ADC_REG_IsConversionOngoing>
 80026d2:	62b8      	str	r0, [r7, #40]	@ 0x28
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	4618      	mov	r0, r3
 80026da:	f7ff fd16 	bl	800210a <LL_ADC_INJ_IsConversionOngoing>
 80026de:	6278      	str	r0, [r7, #36]	@ 0x24
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80026e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	f040 80b8 	bne.w	8002858 <HAL_ADC_ConfigChannel+0x248>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80026e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	f040 80b4 	bne.w	8002858 <HAL_ADC_ConfigChannel+0x248>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	6818      	ldr	r0, [r3, #0]
 80026f4:	683b      	ldr	r3, [r7, #0]
 80026f6:	6819      	ldr	r1, [r3, #0]
 80026f8:	683b      	ldr	r3, [r7, #0]
 80026fa:	689b      	ldr	r3, [r3, #8]
 80026fc:	461a      	mov	r2, r3
 80026fe:	f7ff fbe4 	bl	8001eca <LL_ADC_SetChannelSamplingTime>
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8002702:	4b30      	ldr	r3, [pc, #192]	@ (80027c4 <HAL_ADC_ConfigChannel+0x1b4>)
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 800270a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800270e:	d10b      	bne.n	8002728 <HAL_ADC_ConfigChannel+0x118>
 8002710:	683b      	ldr	r3, [r7, #0]
 8002712:	695a      	ldr	r2, [r3, #20]
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	68db      	ldr	r3, [r3, #12]
 800271a:	089b      	lsrs	r3, r3, #2
 800271c:	f003 0307 	and.w	r3, r3, #7
 8002720:	005b      	lsls	r3, r3, #1
 8002722:	fa02 f303 	lsl.w	r3, r2, r3
 8002726:	e01d      	b.n	8002764 <HAL_ADC_ConfigChannel+0x154>
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	68db      	ldr	r3, [r3, #12]
 800272e:	f003 0310 	and.w	r3, r3, #16
 8002732:	2b00      	cmp	r3, #0
 8002734:	d10b      	bne.n	800274e <HAL_ADC_ConfigChannel+0x13e>
 8002736:	683b      	ldr	r3, [r7, #0]
 8002738:	695a      	ldr	r2, [r3, #20]
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	68db      	ldr	r3, [r3, #12]
 8002740:	089b      	lsrs	r3, r3, #2
 8002742:	f003 0307 	and.w	r3, r3, #7
 8002746:	005b      	lsls	r3, r3, #1
 8002748:	fa02 f303 	lsl.w	r3, r2, r3
 800274c:	e00a      	b.n	8002764 <HAL_ADC_ConfigChannel+0x154>
 800274e:	683b      	ldr	r3, [r7, #0]
 8002750:	695a      	ldr	r2, [r3, #20]
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	68db      	ldr	r3, [r3, #12]
 8002758:	089b      	lsrs	r3, r3, #2
 800275a:	f003 0304 	and.w	r3, r3, #4
 800275e:	005b      	lsls	r3, r3, #1
 8002760:	fa02 f303 	lsl.w	r3, r2, r3
 8002764:	623b      	str	r3, [r7, #32]
      }

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002766:	683b      	ldr	r3, [r7, #0]
 8002768:	691b      	ldr	r3, [r3, #16]
 800276a:	2b04      	cmp	r3, #4
 800276c:	d02c      	beq.n	80027c8 <HAL_ADC_ConfigChannel+0x1b8>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	6818      	ldr	r0, [r3, #0]
 8002772:	683b      	ldr	r3, [r7, #0]
 8002774:	6919      	ldr	r1, [r3, #16]
 8002776:	683b      	ldr	r3, [r7, #0]
 8002778:	681a      	ldr	r2, [r3, #0]
 800277a:	6a3b      	ldr	r3, [r7, #32]
 800277c:	f7ff faff 	bl	8001d7e <LL_ADC_SetOffset>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	6818      	ldr	r0, [r3, #0]
 8002784:	683b      	ldr	r3, [r7, #0]
 8002786:	6919      	ldr	r1, [r3, #16]
 8002788:	683b      	ldr	r3, [r7, #0]
 800278a:	7e5b      	ldrb	r3, [r3, #25]
 800278c:	2b01      	cmp	r3, #1
 800278e:	d102      	bne.n	8002796 <HAL_ADC_ConfigChannel+0x186>
 8002790:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8002794:	e000      	b.n	8002798 <HAL_ADC_ConfigChannel+0x188>
 8002796:	2300      	movs	r3, #0
 8002798:	461a      	mov	r2, r3
 800279a:	f7ff fb29 	bl	8001df0 <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	6818      	ldr	r0, [r3, #0]
 80027a2:	683b      	ldr	r3, [r7, #0]
 80027a4:	6919      	ldr	r1, [r3, #16]
 80027a6:	683b      	ldr	r3, [r7, #0]
 80027a8:	7e1b      	ldrb	r3, [r3, #24]
 80027aa:	2b01      	cmp	r3, #1
 80027ac:	d102      	bne.n	80027b4 <HAL_ADC_ConfigChannel+0x1a4>
 80027ae:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80027b2:	e000      	b.n	80027b6 <HAL_ADC_ConfigChannel+0x1a6>
 80027b4:	2300      	movs	r3, #0
 80027b6:	461a      	mov	r2, r3
 80027b8:	f7ff fb01 	bl	8001dbe <LL_ADC_SetDataRightShift>
 80027bc:	e04c      	b.n	8002858 <HAL_ADC_ConfigChannel+0x248>
 80027be:	bf00      	nop
 80027c0:	47ff0000 	.word	0x47ff0000
 80027c4:	5c001000 	.word	0x5c001000
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80027ce:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80027d2:	683b      	ldr	r3, [r7, #0]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	069b      	lsls	r3, r3, #26
 80027d8:	429a      	cmp	r2, r3
 80027da:	d107      	bne.n	80027ec <HAL_ADC_ConfigChannel+0x1dc>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80027ea:	661a      	str	r2, [r3, #96]	@ 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80027f2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80027f6:	683b      	ldr	r3, [r7, #0]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	069b      	lsls	r3, r3, #26
 80027fc:	429a      	cmp	r2, r3
 80027fe:	d107      	bne.n	8002810 <HAL_ADC_ConfigChannel+0x200>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800280e:	665a      	str	r2, [r3, #100]	@ 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002816:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800281a:	683b      	ldr	r3, [r7, #0]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	069b      	lsls	r3, r3, #26
 8002820:	429a      	cmp	r2, r3
 8002822:	d107      	bne.n	8002834 <HAL_ADC_ConfigChannel+0x224>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002832:	669a      	str	r2, [r3, #104]	@ 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800283a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800283e:	683b      	ldr	r3, [r7, #0]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	069b      	lsls	r3, r3, #26
 8002844:	429a      	cmp	r2, r3
 8002846:	d107      	bne.n	8002858 <HAL_ADC_ConfigChannel+0x248>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002856:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	4618      	mov	r0, r3
 800285e:	f7ff fc07 	bl	8002070 <LL_ADC_IsEnabled>
 8002862:	4603      	mov	r3, r0
 8002864:	2b00      	cmp	r3, #0
 8002866:	f040 81aa 	bne.w	8002bbe <HAL_ADC_ConfigChannel+0x5ae>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	6818      	ldr	r0, [r3, #0]
 800286e:	683b      	ldr	r3, [r7, #0]
 8002870:	6819      	ldr	r1, [r3, #0]
 8002872:	683b      	ldr	r3, [r7, #0]
 8002874:	68db      	ldr	r3, [r3, #12]
 8002876:	461a      	mov	r2, r3
 8002878:	f7ff fb52 	bl	8001f20 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800287c:	683b      	ldr	r3, [r7, #0]
 800287e:	68db      	ldr	r3, [r3, #12]
 8002880:	4a87      	ldr	r2, [pc, #540]	@ (8002aa0 <HAL_ADC_ConfigChannel+0x490>)
 8002882:	4293      	cmp	r3, r2
 8002884:	f040 809a 	bne.w	80029bc <HAL_ADC_ConfigChannel+0x3ac>
      {
        /* Set ADC channel preselection of corresponding negative channel */
        LL_ADC_SetChannelPreselection(hadc->Instance, ADC_CHANNEL_DIFF_NEG_INPUT(hadc, sConfig->Channel));
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681a      	ldr	r2, [r3, #0]
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	4984      	ldr	r1, [pc, #528]	@ (8002aa4 <HAL_ADC_ConfigChannel+0x494>)
 8002892:	428b      	cmp	r3, r1
 8002894:	d147      	bne.n	8002926 <HAL_ADC_ConfigChannel+0x316>
 8002896:	683b      	ldr	r3, [r7, #0]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	4983      	ldr	r1, [pc, #524]	@ (8002aa8 <HAL_ADC_ConfigChannel+0x498>)
 800289c:	428b      	cmp	r3, r1
 800289e:	d040      	beq.n	8002922 <HAL_ADC_ConfigChannel+0x312>
 80028a0:	683b      	ldr	r3, [r7, #0]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	4981      	ldr	r1, [pc, #516]	@ (8002aac <HAL_ADC_ConfigChannel+0x49c>)
 80028a6:	428b      	cmp	r3, r1
 80028a8:	d039      	beq.n	800291e <HAL_ADC_ConfigChannel+0x30e>
 80028aa:	683b      	ldr	r3, [r7, #0]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	4980      	ldr	r1, [pc, #512]	@ (8002ab0 <HAL_ADC_ConfigChannel+0x4a0>)
 80028b0:	428b      	cmp	r3, r1
 80028b2:	d032      	beq.n	800291a <HAL_ADC_ConfigChannel+0x30a>
 80028b4:	683b      	ldr	r3, [r7, #0]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	497e      	ldr	r1, [pc, #504]	@ (8002ab4 <HAL_ADC_ConfigChannel+0x4a4>)
 80028ba:	428b      	cmp	r3, r1
 80028bc:	d02b      	beq.n	8002916 <HAL_ADC_ConfigChannel+0x306>
 80028be:	683b      	ldr	r3, [r7, #0]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	497d      	ldr	r1, [pc, #500]	@ (8002ab8 <HAL_ADC_ConfigChannel+0x4a8>)
 80028c4:	428b      	cmp	r3, r1
 80028c6:	d024      	beq.n	8002912 <HAL_ADC_ConfigChannel+0x302>
 80028c8:	683b      	ldr	r3, [r7, #0]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	497b      	ldr	r1, [pc, #492]	@ (8002abc <HAL_ADC_ConfigChannel+0x4ac>)
 80028ce:	428b      	cmp	r3, r1
 80028d0:	d01d      	beq.n	800290e <HAL_ADC_ConfigChannel+0x2fe>
 80028d2:	683b      	ldr	r3, [r7, #0]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	497a      	ldr	r1, [pc, #488]	@ (8002ac0 <HAL_ADC_ConfigChannel+0x4b0>)
 80028d8:	428b      	cmp	r3, r1
 80028da:	d016      	beq.n	800290a <HAL_ADC_ConfigChannel+0x2fa>
 80028dc:	683b      	ldr	r3, [r7, #0]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	4978      	ldr	r1, [pc, #480]	@ (8002ac4 <HAL_ADC_ConfigChannel+0x4b4>)
 80028e2:	428b      	cmp	r3, r1
 80028e4:	d00f      	beq.n	8002906 <HAL_ADC_ConfigChannel+0x2f6>
 80028e6:	683b      	ldr	r3, [r7, #0]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	4977      	ldr	r1, [pc, #476]	@ (8002ac8 <HAL_ADC_ConfigChannel+0x4b8>)
 80028ec:	428b      	cmp	r3, r1
 80028ee:	d008      	beq.n	8002902 <HAL_ADC_ConfigChannel+0x2f2>
 80028f0:	683b      	ldr	r3, [r7, #0]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	4975      	ldr	r1, [pc, #468]	@ (8002acc <HAL_ADC_ConfigChannel+0x4bc>)
 80028f6:	428b      	cmp	r3, r1
 80028f8:	d101      	bne.n	80028fe <HAL_ADC_ConfigChannel+0x2ee>
 80028fa:	4b75      	ldr	r3, [pc, #468]	@ (8002ad0 <HAL_ADC_ConfigChannel+0x4c0>)
 80028fc:	e05a      	b.n	80029b4 <HAL_ADC_ConfigChannel+0x3a4>
 80028fe:	2300      	movs	r3, #0
 8002900:	e058      	b.n	80029b4 <HAL_ADC_ConfigChannel+0x3a4>
 8002902:	4b74      	ldr	r3, [pc, #464]	@ (8002ad4 <HAL_ADC_ConfigChannel+0x4c4>)
 8002904:	e056      	b.n	80029b4 <HAL_ADC_ConfigChannel+0x3a4>
 8002906:	4b74      	ldr	r3, [pc, #464]	@ (8002ad8 <HAL_ADC_ConfigChannel+0x4c8>)
 8002908:	e054      	b.n	80029b4 <HAL_ADC_ConfigChannel+0x3a4>
 800290a:	4b6e      	ldr	r3, [pc, #440]	@ (8002ac4 <HAL_ADC_ConfigChannel+0x4b4>)
 800290c:	e052      	b.n	80029b4 <HAL_ADC_ConfigChannel+0x3a4>
 800290e:	4b6c      	ldr	r3, [pc, #432]	@ (8002ac0 <HAL_ADC_ConfigChannel+0x4b0>)
 8002910:	e050      	b.n	80029b4 <HAL_ADC_ConfigChannel+0x3a4>
 8002912:	4b72      	ldr	r3, [pc, #456]	@ (8002adc <HAL_ADC_ConfigChannel+0x4cc>)
 8002914:	e04e      	b.n	80029b4 <HAL_ADC_ConfigChannel+0x3a4>
 8002916:	4b72      	ldr	r3, [pc, #456]	@ (8002ae0 <HAL_ADC_ConfigChannel+0x4d0>)
 8002918:	e04c      	b.n	80029b4 <HAL_ADC_ConfigChannel+0x3a4>
 800291a:	4b72      	ldr	r3, [pc, #456]	@ (8002ae4 <HAL_ADC_ConfigChannel+0x4d4>)
 800291c:	e04a      	b.n	80029b4 <HAL_ADC_ConfigChannel+0x3a4>
 800291e:	4b72      	ldr	r3, [pc, #456]	@ (8002ae8 <HAL_ADC_ConfigChannel+0x4d8>)
 8002920:	e048      	b.n	80029b4 <HAL_ADC_ConfigChannel+0x3a4>
 8002922:	2301      	movs	r3, #1
 8002924:	e046      	b.n	80029b4 <HAL_ADC_ConfigChannel+0x3a4>
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	4970      	ldr	r1, [pc, #448]	@ (8002aec <HAL_ADC_ConfigChannel+0x4dc>)
 800292c:	428b      	cmp	r3, r1
 800292e:	d140      	bne.n	80029b2 <HAL_ADC_ConfigChannel+0x3a2>
 8002930:	683b      	ldr	r3, [r7, #0]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	495c      	ldr	r1, [pc, #368]	@ (8002aa8 <HAL_ADC_ConfigChannel+0x498>)
 8002936:	428b      	cmp	r3, r1
 8002938:	d039      	beq.n	80029ae <HAL_ADC_ConfigChannel+0x39e>
 800293a:	683b      	ldr	r3, [r7, #0]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	495b      	ldr	r1, [pc, #364]	@ (8002aac <HAL_ADC_ConfigChannel+0x49c>)
 8002940:	428b      	cmp	r3, r1
 8002942:	d032      	beq.n	80029aa <HAL_ADC_ConfigChannel+0x39a>
 8002944:	683b      	ldr	r3, [r7, #0]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	4959      	ldr	r1, [pc, #356]	@ (8002ab0 <HAL_ADC_ConfigChannel+0x4a0>)
 800294a:	428b      	cmp	r3, r1
 800294c:	d02b      	beq.n	80029a6 <HAL_ADC_ConfigChannel+0x396>
 800294e:	683b      	ldr	r3, [r7, #0]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	4958      	ldr	r1, [pc, #352]	@ (8002ab4 <HAL_ADC_ConfigChannel+0x4a4>)
 8002954:	428b      	cmp	r3, r1
 8002956:	d024      	beq.n	80029a2 <HAL_ADC_ConfigChannel+0x392>
 8002958:	683b      	ldr	r3, [r7, #0]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	4956      	ldr	r1, [pc, #344]	@ (8002ab8 <HAL_ADC_ConfigChannel+0x4a8>)
 800295e:	428b      	cmp	r3, r1
 8002960:	d01d      	beq.n	800299e <HAL_ADC_ConfigChannel+0x38e>
 8002962:	683b      	ldr	r3, [r7, #0]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	4955      	ldr	r1, [pc, #340]	@ (8002abc <HAL_ADC_ConfigChannel+0x4ac>)
 8002968:	428b      	cmp	r3, r1
 800296a:	d016      	beq.n	800299a <HAL_ADC_ConfigChannel+0x38a>
 800296c:	683b      	ldr	r3, [r7, #0]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	4953      	ldr	r1, [pc, #332]	@ (8002ac0 <HAL_ADC_ConfigChannel+0x4b0>)
 8002972:	428b      	cmp	r3, r1
 8002974:	d00f      	beq.n	8002996 <HAL_ADC_ConfigChannel+0x386>
 8002976:	683b      	ldr	r3, [r7, #0]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	4952      	ldr	r1, [pc, #328]	@ (8002ac4 <HAL_ADC_ConfigChannel+0x4b4>)
 800297c:	428b      	cmp	r3, r1
 800297e:	d008      	beq.n	8002992 <HAL_ADC_ConfigChannel+0x382>
 8002980:	683b      	ldr	r3, [r7, #0]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	4951      	ldr	r1, [pc, #324]	@ (8002acc <HAL_ADC_ConfigChannel+0x4bc>)
 8002986:	428b      	cmp	r3, r1
 8002988:	d101      	bne.n	800298e <HAL_ADC_ConfigChannel+0x37e>
 800298a:	4b51      	ldr	r3, [pc, #324]	@ (8002ad0 <HAL_ADC_ConfigChannel+0x4c0>)
 800298c:	e012      	b.n	80029b4 <HAL_ADC_ConfigChannel+0x3a4>
 800298e:	2300      	movs	r3, #0
 8002990:	e010      	b.n	80029b4 <HAL_ADC_ConfigChannel+0x3a4>
 8002992:	4b51      	ldr	r3, [pc, #324]	@ (8002ad8 <HAL_ADC_ConfigChannel+0x4c8>)
 8002994:	e00e      	b.n	80029b4 <HAL_ADC_ConfigChannel+0x3a4>
 8002996:	4b4b      	ldr	r3, [pc, #300]	@ (8002ac4 <HAL_ADC_ConfigChannel+0x4b4>)
 8002998:	e00c      	b.n	80029b4 <HAL_ADC_ConfigChannel+0x3a4>
 800299a:	4b49      	ldr	r3, [pc, #292]	@ (8002ac0 <HAL_ADC_ConfigChannel+0x4b0>)
 800299c:	e00a      	b.n	80029b4 <HAL_ADC_ConfigChannel+0x3a4>
 800299e:	4b4f      	ldr	r3, [pc, #316]	@ (8002adc <HAL_ADC_ConfigChannel+0x4cc>)
 80029a0:	e008      	b.n	80029b4 <HAL_ADC_ConfigChannel+0x3a4>
 80029a2:	4b4f      	ldr	r3, [pc, #316]	@ (8002ae0 <HAL_ADC_ConfigChannel+0x4d0>)
 80029a4:	e006      	b.n	80029b4 <HAL_ADC_ConfigChannel+0x3a4>
 80029a6:	4b4f      	ldr	r3, [pc, #316]	@ (8002ae4 <HAL_ADC_ConfigChannel+0x4d4>)
 80029a8:	e004      	b.n	80029b4 <HAL_ADC_ConfigChannel+0x3a4>
 80029aa:	4b4f      	ldr	r3, [pc, #316]	@ (8002ae8 <HAL_ADC_ConfigChannel+0x4d8>)
 80029ac:	e002      	b.n	80029b4 <HAL_ADC_ConfigChannel+0x3a4>
 80029ae:	2301      	movs	r3, #1
 80029b0:	e000      	b.n	80029b4 <HAL_ADC_ConfigChannel+0x3a4>
 80029b2:	2300      	movs	r3, #0
 80029b4:	4619      	mov	r1, r3
 80029b6:	4610      	mov	r0, r2
 80029b8:	f7ff f9ae 	bl	8001d18 <LL_ADC_SetChannelPreselection>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80029bc:	683b      	ldr	r3, [r7, #0]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	f280 80fc 	bge.w	8002bbe <HAL_ADC_ConfigChannel+0x5ae>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	4a36      	ldr	r2, [pc, #216]	@ (8002aa4 <HAL_ADC_ConfigChannel+0x494>)
 80029cc:	4293      	cmp	r3, r2
 80029ce:	d004      	beq.n	80029da <HAL_ADC_ConfigChannel+0x3ca>
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	4a45      	ldr	r2, [pc, #276]	@ (8002aec <HAL_ADC_ConfigChannel+0x4dc>)
 80029d6:	4293      	cmp	r3, r2
 80029d8:	d101      	bne.n	80029de <HAL_ADC_ConfigChannel+0x3ce>
 80029da:	4b45      	ldr	r3, [pc, #276]	@ (8002af0 <HAL_ADC_ConfigChannel+0x4e0>)
 80029dc:	e000      	b.n	80029e0 <HAL_ADC_ConfigChannel+0x3d0>
 80029de:	4b45      	ldr	r3, [pc, #276]	@ (8002af4 <HAL_ADC_ConfigChannel+0x4e4>)
 80029e0:	4618      	mov	r0, r3
 80029e2:	f7ff f98b 	bl	8001cfc <LL_ADC_GetCommonPathInternalCh>
 80029e6:	61f8      	str	r0, [r7, #28]

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	4a2d      	ldr	r2, [pc, #180]	@ (8002aa4 <HAL_ADC_ConfigChannel+0x494>)
 80029ee:	4293      	cmp	r3, r2
 80029f0:	d004      	beq.n	80029fc <HAL_ADC_ConfigChannel+0x3ec>
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	4a3d      	ldr	r2, [pc, #244]	@ (8002aec <HAL_ADC_ConfigChannel+0x4dc>)
 80029f8:	4293      	cmp	r3, r2
 80029fa:	d10e      	bne.n	8002a1a <HAL_ADC_ConfigChannel+0x40a>
 80029fc:	4829      	ldr	r0, [pc, #164]	@ (8002aa4 <HAL_ADC_ConfigChannel+0x494>)
 80029fe:	f7ff fb37 	bl	8002070 <LL_ADC_IsEnabled>
 8002a02:	4604      	mov	r4, r0
 8002a04:	4839      	ldr	r0, [pc, #228]	@ (8002aec <HAL_ADC_ConfigChannel+0x4dc>)
 8002a06:	f7ff fb33 	bl	8002070 <LL_ADC_IsEnabled>
 8002a0a:	4603      	mov	r3, r0
 8002a0c:	4323      	orrs	r3, r4
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	bf0c      	ite	eq
 8002a12:	2301      	moveq	r3, #1
 8002a14:	2300      	movne	r3, #0
 8002a16:	b2db      	uxtb	r3, r3
 8002a18:	e008      	b.n	8002a2c <HAL_ADC_ConfigChannel+0x41c>
 8002a1a:	4837      	ldr	r0, [pc, #220]	@ (8002af8 <HAL_ADC_ConfigChannel+0x4e8>)
 8002a1c:	f7ff fb28 	bl	8002070 <LL_ADC_IsEnabled>
 8002a20:	4603      	mov	r3, r0
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	bf0c      	ite	eq
 8002a26:	2301      	moveq	r3, #1
 8002a28:	2300      	movne	r3, #0
 8002a2a:	b2db      	uxtb	r3, r3
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	f000 80b3 	beq.w	8002b98 <HAL_ADC_ConfigChannel+0x588>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002a32:	683b      	ldr	r3, [r7, #0]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	4a31      	ldr	r2, [pc, #196]	@ (8002afc <HAL_ADC_ConfigChannel+0x4ec>)
 8002a38:	4293      	cmp	r3, r2
 8002a3a:	d165      	bne.n	8002b08 <HAL_ADC_ConfigChannel+0x4f8>
 8002a3c:	69fb      	ldr	r3, [r7, #28]
 8002a3e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d160      	bne.n	8002b08 <HAL_ADC_ConfigChannel+0x4f8>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	4a2b      	ldr	r2, [pc, #172]	@ (8002af8 <HAL_ADC_ConfigChannel+0x4e8>)
 8002a4c:	4293      	cmp	r3, r2
 8002a4e:	f040 80b6 	bne.w	8002bbe <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	4a13      	ldr	r2, [pc, #76]	@ (8002aa4 <HAL_ADC_ConfigChannel+0x494>)
 8002a58:	4293      	cmp	r3, r2
 8002a5a:	d004      	beq.n	8002a66 <HAL_ADC_ConfigChannel+0x456>
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	4a22      	ldr	r2, [pc, #136]	@ (8002aec <HAL_ADC_ConfigChannel+0x4dc>)
 8002a62:	4293      	cmp	r3, r2
 8002a64:	d101      	bne.n	8002a6a <HAL_ADC_ConfigChannel+0x45a>
 8002a66:	4a22      	ldr	r2, [pc, #136]	@ (8002af0 <HAL_ADC_ConfigChannel+0x4e0>)
 8002a68:	e000      	b.n	8002a6c <HAL_ADC_ConfigChannel+0x45c>
 8002a6a:	4a22      	ldr	r2, [pc, #136]	@ (8002af4 <HAL_ADC_ConfigChannel+0x4e4>)
 8002a6c:	69fb      	ldr	r3, [r7, #28]
 8002a6e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002a72:	4619      	mov	r1, r3
 8002a74:	4610      	mov	r0, r2
 8002a76:	f7ff f92e 	bl	8001cd6 <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002a7a:	4b21      	ldr	r3, [pc, #132]	@ (8002b00 <HAL_ADC_ConfigChannel+0x4f0>)
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	099b      	lsrs	r3, r3, #6
 8002a80:	4a20      	ldr	r2, [pc, #128]	@ (8002b04 <HAL_ADC_ConfigChannel+0x4f4>)
 8002a82:	fba2 2303 	umull	r2, r3, r2, r3
 8002a86:	099b      	lsrs	r3, r3, #6
 8002a88:	3301      	adds	r3, #1
 8002a8a:	005b      	lsls	r3, r3, #1
 8002a8c:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 8002a8e:	e002      	b.n	8002a96 <HAL_ADC_ConfigChannel+0x486>
              {
                wait_loop_index--;
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	3b01      	subs	r3, #1
 8002a94:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d1f9      	bne.n	8002a90 <HAL_ADC_ConfigChannel+0x480>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002a9c:	e08f      	b.n	8002bbe <HAL_ADC_ConfigChannel+0x5ae>
 8002a9e:	bf00      	nop
 8002aa0:	47ff0000 	.word	0x47ff0000
 8002aa4:	40022000 	.word	0x40022000
 8002aa8:	04300002 	.word	0x04300002
 8002aac:	08600004 	.word	0x08600004
 8002ab0:	0c900008 	.word	0x0c900008
 8002ab4:	10c00010 	.word	0x10c00010
 8002ab8:	14f00020 	.word	0x14f00020
 8002abc:	2a000400 	.word	0x2a000400
 8002ac0:	2e300800 	.word	0x2e300800
 8002ac4:	32601000 	.word	0x32601000
 8002ac8:	43210000 	.word	0x43210000
 8002acc:	4b840000 	.word	0x4b840000
 8002ad0:	4fb80000 	.word	0x4fb80000
 8002ad4:	47520000 	.word	0x47520000
 8002ad8:	36902000 	.word	0x36902000
 8002adc:	25b00200 	.word	0x25b00200
 8002ae0:	21800100 	.word	0x21800100
 8002ae4:	1d500080 	.word	0x1d500080
 8002ae8:	19200040 	.word	0x19200040
 8002aec:	40022100 	.word	0x40022100
 8002af0:	40022300 	.word	0x40022300
 8002af4:	58026300 	.word	0x58026300
 8002af8:	58026000 	.word	0x58026000
 8002afc:	cb840000 	.word	0xcb840000
 8002b00:	24000000 	.word	0x24000000
 8002b04:	053e2d63 	.word	0x053e2d63
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002b08:	683b      	ldr	r3, [r7, #0]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	4a31      	ldr	r2, [pc, #196]	@ (8002bd4 <HAL_ADC_ConfigChannel+0x5c4>)
 8002b0e:	4293      	cmp	r3, r2
 8002b10:	d11e      	bne.n	8002b50 <HAL_ADC_ConfigChannel+0x540>
 8002b12:	69fb      	ldr	r3, [r7, #28]
 8002b14:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d119      	bne.n	8002b50 <HAL_ADC_ConfigChannel+0x540>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	4a2d      	ldr	r2, [pc, #180]	@ (8002bd8 <HAL_ADC_ConfigChannel+0x5c8>)
 8002b22:	4293      	cmp	r3, r2
 8002b24:	d14b      	bne.n	8002bbe <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	4a2c      	ldr	r2, [pc, #176]	@ (8002bdc <HAL_ADC_ConfigChannel+0x5cc>)
 8002b2c:	4293      	cmp	r3, r2
 8002b2e:	d004      	beq.n	8002b3a <HAL_ADC_ConfigChannel+0x52a>
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	4a2a      	ldr	r2, [pc, #168]	@ (8002be0 <HAL_ADC_ConfigChannel+0x5d0>)
 8002b36:	4293      	cmp	r3, r2
 8002b38:	d101      	bne.n	8002b3e <HAL_ADC_ConfigChannel+0x52e>
 8002b3a:	4a2a      	ldr	r2, [pc, #168]	@ (8002be4 <HAL_ADC_ConfigChannel+0x5d4>)
 8002b3c:	e000      	b.n	8002b40 <HAL_ADC_ConfigChannel+0x530>
 8002b3e:	4a2a      	ldr	r2, [pc, #168]	@ (8002be8 <HAL_ADC_ConfigChannel+0x5d8>)
 8002b40:	69fb      	ldr	r3, [r7, #28]
 8002b42:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002b46:	4619      	mov	r1, r3
 8002b48:	4610      	mov	r0, r2
 8002b4a:	f7ff f8c4 	bl	8001cd6 <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002b4e:	e036      	b.n	8002bbe <HAL_ADC_ConfigChannel+0x5ae>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002b50:	683b      	ldr	r3, [r7, #0]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	4a25      	ldr	r2, [pc, #148]	@ (8002bec <HAL_ADC_ConfigChannel+0x5dc>)
 8002b56:	4293      	cmp	r3, r2
 8002b58:	d131      	bne.n	8002bbe <HAL_ADC_ConfigChannel+0x5ae>
 8002b5a:	69fb      	ldr	r3, [r7, #28]
 8002b5c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d12c      	bne.n	8002bbe <HAL_ADC_ConfigChannel+0x5ae>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	4a1b      	ldr	r2, [pc, #108]	@ (8002bd8 <HAL_ADC_ConfigChannel+0x5c8>)
 8002b6a:	4293      	cmp	r3, r2
 8002b6c:	d127      	bne.n	8002bbe <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	4a1a      	ldr	r2, [pc, #104]	@ (8002bdc <HAL_ADC_ConfigChannel+0x5cc>)
 8002b74:	4293      	cmp	r3, r2
 8002b76:	d004      	beq.n	8002b82 <HAL_ADC_ConfigChannel+0x572>
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	4a18      	ldr	r2, [pc, #96]	@ (8002be0 <HAL_ADC_ConfigChannel+0x5d0>)
 8002b7e:	4293      	cmp	r3, r2
 8002b80:	d101      	bne.n	8002b86 <HAL_ADC_ConfigChannel+0x576>
 8002b82:	4a18      	ldr	r2, [pc, #96]	@ (8002be4 <HAL_ADC_ConfigChannel+0x5d4>)
 8002b84:	e000      	b.n	8002b88 <HAL_ADC_ConfigChannel+0x578>
 8002b86:	4a18      	ldr	r2, [pc, #96]	@ (8002be8 <HAL_ADC_ConfigChannel+0x5d8>)
 8002b88:	69fb      	ldr	r3, [r7, #28]
 8002b8a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002b8e:	4619      	mov	r1, r3
 8002b90:	4610      	mov	r0, r2
 8002b92:	f7ff f8a0 	bl	8001cd6 <LL_ADC_SetCommonPathInternalCh>
 8002b96:	e012      	b.n	8002bbe <HAL_ADC_ConfigChannel+0x5ae>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b9c:	f043 0220 	orr.w	r2, r3, #32
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	655a      	str	r2, [r3, #84]	@ 0x54

          tmp_hal_status = HAL_ERROR;
 8002ba4:	2301      	movs	r3, #1
 8002ba6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8002baa:	e008      	b.n	8002bbe <HAL_ADC_ConfigChannel+0x5ae>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002bb0:	f043 0220 	orr.w	r2, r3, #32
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8002bb8:	2301      	movs	r3, #1
 8002bba:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	2200      	movs	r2, #0
 8002bc2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8002bc6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8002bca:	4618      	mov	r0, r3
 8002bcc:	3734      	adds	r7, #52	@ 0x34
 8002bce:	46bd      	mov	sp, r7
 8002bd0:	bd90      	pop	{r4, r7, pc}
 8002bd2:	bf00      	nop
 8002bd4:	c7520000 	.word	0xc7520000
 8002bd8:	58026000 	.word	0x58026000
 8002bdc:	40022000 	.word	0x40022000
 8002be0:	40022100 	.word	0x40022100
 8002be4:	40022300 	.word	0x40022300
 8002be8:	58026300 	.word	0x58026300
 8002bec:	cfb80000 	.word	0xcfb80000

08002bf0 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002bf0:	b580      	push	{r7, lr}
 8002bf2:	b084      	sub	sp, #16
 8002bf4:	af00      	add	r7, sp, #0
 8002bf6:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	4618      	mov	r0, r3
 8002bfe:	f7ff fa37 	bl	8002070 <LL_ADC_IsEnabled>
 8002c02:	4603      	mov	r3, r0
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d16e      	bne.n	8002ce6 <ADC_Enable+0xf6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	689a      	ldr	r2, [r3, #8]
 8002c0e:	4b38      	ldr	r3, [pc, #224]	@ (8002cf0 <ADC_Enable+0x100>)
 8002c10:	4013      	ands	r3, r2
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d00d      	beq.n	8002c32 <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c1a:	f043 0210 	orr.w	r2, r3, #16
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c26:	f043 0201 	orr.w	r2, r3, #1
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 8002c2e:	2301      	movs	r3, #1
 8002c30:	e05a      	b.n	8002ce8 <ADC_Enable+0xf8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	4618      	mov	r0, r3
 8002c38:	f7ff f9f2 	bl	8002020 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8002c3c:	f7fe ffe6 	bl	8001c0c <HAL_GetTick>
 8002c40:	60f8      	str	r0, [r7, #12]

    /* Poll for ADC ready flag raised except case of multimode enabled
       and ADC slave selected. */
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	4a2b      	ldr	r2, [pc, #172]	@ (8002cf4 <ADC_Enable+0x104>)
 8002c48:	4293      	cmp	r3, r2
 8002c4a:	d004      	beq.n	8002c56 <ADC_Enable+0x66>
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	4a29      	ldr	r2, [pc, #164]	@ (8002cf8 <ADC_Enable+0x108>)
 8002c52:	4293      	cmp	r3, r2
 8002c54:	d101      	bne.n	8002c5a <ADC_Enable+0x6a>
 8002c56:	4b29      	ldr	r3, [pc, #164]	@ (8002cfc <ADC_Enable+0x10c>)
 8002c58:	e000      	b.n	8002c5c <ADC_Enable+0x6c>
 8002c5a:	4b29      	ldr	r3, [pc, #164]	@ (8002d00 <ADC_Enable+0x110>)
 8002c5c:	4618      	mov	r0, r3
 8002c5e:	f7ff f983 	bl	8001f68 <LL_ADC_GetMultimode>
 8002c62:	60b8      	str	r0, [r7, #8]
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	4a23      	ldr	r2, [pc, #140]	@ (8002cf8 <ADC_Enable+0x108>)
 8002c6a:	4293      	cmp	r3, r2
 8002c6c:	d002      	beq.n	8002c74 <ADC_Enable+0x84>
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	e000      	b.n	8002c76 <ADC_Enable+0x86>
 8002c74:	4b1f      	ldr	r3, [pc, #124]	@ (8002cf4 <ADC_Enable+0x104>)
 8002c76:	687a      	ldr	r2, [r7, #4]
 8002c78:	6812      	ldr	r2, [r2, #0]
 8002c7a:	4293      	cmp	r3, r2
 8002c7c:	d02c      	beq.n	8002cd8 <ADC_Enable+0xe8>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002c7e:	68bb      	ldr	r3, [r7, #8]
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d130      	bne.n	8002ce6 <ADC_Enable+0xf6>
       )
    {
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002c84:	e028      	b.n	8002cd8 <ADC_Enable+0xe8>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	4618      	mov	r0, r3
 8002c8c:	f7ff f9f0 	bl	8002070 <LL_ADC_IsEnabled>
 8002c90:	4603      	mov	r3, r0
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d104      	bne.n	8002ca0 <ADC_Enable+0xb0>
        {
          LL_ADC_Enable(hadc->Instance);
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	4618      	mov	r0, r3
 8002c9c:	f7ff f9c0 	bl	8002020 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002ca0:	f7fe ffb4 	bl	8001c0c <HAL_GetTick>
 8002ca4:	4602      	mov	r2, r0
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	1ad3      	subs	r3, r2, r3
 8002caa:	2b02      	cmp	r3, #2
 8002cac:	d914      	bls.n	8002cd8 <ADC_Enable+0xe8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	f003 0301 	and.w	r3, r3, #1
 8002cb8:	2b01      	cmp	r3, #1
 8002cba:	d00d      	beq.n	8002cd8 <ADC_Enable+0xe8>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002cc0:	f043 0210 	orr.w	r2, r3, #16
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	655a      	str	r2, [r3, #84]	@ 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ccc:	f043 0201 	orr.w	r2, r3, #1
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	659a      	str	r2, [r3, #88]	@ 0x58

            return HAL_ERROR;
 8002cd4:	2301      	movs	r3, #1
 8002cd6:	e007      	b.n	8002ce8 <ADC_Enable+0xf8>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	f003 0301 	and.w	r3, r3, #1
 8002ce2:	2b01      	cmp	r3, #1
 8002ce4:	d1cf      	bne.n	8002c86 <ADC_Enable+0x96>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002ce6:	2300      	movs	r3, #0
}
 8002ce8:	4618      	mov	r0, r3
 8002cea:	3710      	adds	r7, #16
 8002cec:	46bd      	mov	sp, r7
 8002cee:	bd80      	pop	{r7, pc}
 8002cf0:	8000003f 	.word	0x8000003f
 8002cf4:	40022000 	.word	0x40022000
 8002cf8:	40022100 	.word	0x40022100
 8002cfc:	40022300 	.word	0x40022300
 8002d00:	58026300 	.word	0x58026300

08002d04 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8002d04:	b580      	push	{r7, lr}
 8002d06:	b084      	sub	sp, #16
 8002d08:	af00      	add	r7, sp, #0
 8002d0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	4618      	mov	r0, r3
 8002d12:	f7ff f9c0 	bl	8002096 <LL_ADC_IsDisableOngoing>
 8002d16:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	4618      	mov	r0, r3
 8002d1e:	f7ff f9a7 	bl	8002070 <LL_ADC_IsEnabled>
 8002d22:	4603      	mov	r3, r0
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d047      	beq.n	8002db8 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d144      	bne.n	8002db8 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	689b      	ldr	r3, [r3, #8]
 8002d34:	f003 030d 	and.w	r3, r3, #13
 8002d38:	2b01      	cmp	r3, #1
 8002d3a:	d10c      	bne.n	8002d56 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	4618      	mov	r0, r3
 8002d42:	f7ff f981 	bl	8002048 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	2203      	movs	r2, #3
 8002d4c:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002d4e:	f7fe ff5d 	bl	8001c0c <HAL_GetTick>
 8002d52:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002d54:	e029      	b.n	8002daa <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d5a:	f043 0210 	orr.w	r2, r3, #16
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	655a      	str	r2, [r3, #84]	@ 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d66:	f043 0201 	orr.w	r2, r3, #1
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	659a      	str	r2, [r3, #88]	@ 0x58
      return HAL_ERROR;
 8002d6e:	2301      	movs	r3, #1
 8002d70:	e023      	b.n	8002dba <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002d72:	f7fe ff4b 	bl	8001c0c <HAL_GetTick>
 8002d76:	4602      	mov	r2, r0
 8002d78:	68bb      	ldr	r3, [r7, #8]
 8002d7a:	1ad3      	subs	r3, r2, r3
 8002d7c:	2b02      	cmp	r3, #2
 8002d7e:	d914      	bls.n	8002daa <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	689b      	ldr	r3, [r3, #8]
 8002d86:	f003 0301 	and.w	r3, r3, #1
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d00d      	beq.n	8002daa <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d92:	f043 0210 	orr.w	r2, r3, #16
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d9e:	f043 0201 	orr.w	r2, r3, #1
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8002da6:	2301      	movs	r3, #1
 8002da8:	e007      	b.n	8002dba <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	689b      	ldr	r3, [r3, #8]
 8002db0:	f003 0301 	and.w	r3, r3, #1
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d1dc      	bne.n	8002d72 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002db8:	2300      	movs	r3, #0
}
 8002dba:	4618      	mov	r0, r3
 8002dbc:	3710      	adds	r7, #16
 8002dbe:	46bd      	mov	sp, r7
 8002dc0:	bd80      	pop	{r7, pc}

08002dc2 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002dc2:	b580      	push	{r7, lr}
 8002dc4:	b084      	sub	sp, #16
 8002dc6:	af00      	add	r7, sp, #0
 8002dc8:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002dce:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002dd4:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d14b      	bne.n	8002e74 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002de0:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	f003 0308 	and.w	r3, r3, #8
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d021      	beq.n	8002e3a <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	4618      	mov	r0, r3
 8002dfc:	f7ff f813 	bl	8001e26 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002e00:	4603      	mov	r3, r0
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d032      	beq.n	8002e6c <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	68db      	ldr	r3, [r3, #12]
 8002e0c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d12b      	bne.n	8002e6c <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e18:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	655a      	str	r2, [r3, #84]	@ 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e24:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d11f      	bne.n	8002e6c <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e30:	f043 0201 	orr.w	r2, r3, #1
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	655a      	str	r2, [r3, #84]	@ 0x54
 8002e38:	e018      	b.n	8002e6c <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT) == 0UL)
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	68db      	ldr	r3, [r3, #12]
 8002e40:	f003 0303 	and.w	r3, r3, #3
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d111      	bne.n	8002e6c <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e4c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	655a      	str	r2, [r3, #84]	@ 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e58:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d105      	bne.n	8002e6c <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e64:	f043 0201 	orr.w	r2, r3, #1
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002e6c:	68f8      	ldr	r0, [r7, #12]
 8002e6e:	f7fd fd25 	bl	80008bc <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8002e72:	e00e      	b.n	8002e92 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e78:	f003 0310 	and.w	r3, r3, #16
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d003      	beq.n	8002e88 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8002e80:	68f8      	ldr	r0, [r7, #12]
 8002e82:	f7ff fbbb 	bl	80025fc <HAL_ADC_ErrorCallback>
}
 8002e86:	e004      	b.n	8002e92 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e8e:	6878      	ldr	r0, [r7, #4]
 8002e90:	4798      	blx	r3
}
 8002e92:	bf00      	nop
 8002e94:	3710      	adds	r7, #16
 8002e96:	46bd      	mov	sp, r7
 8002e98:	bd80      	pop	{r7, pc}

08002e9a <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8002e9a:	b580      	push	{r7, lr}
 8002e9c:	b084      	sub	sp, #16
 8002e9e:	af00      	add	r7, sp, #0
 8002ea0:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ea6:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002ea8:	68f8      	ldr	r0, [r7, #12]
 8002eaa:	f7fd fd29 	bl	8000900 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002eae:	bf00      	nop
 8002eb0:	3710      	adds	r7, #16
 8002eb2:	46bd      	mov	sp, r7
 8002eb4:	bd80      	pop	{r7, pc}

08002eb6 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8002eb6:	b580      	push	{r7, lr}
 8002eb8:	b084      	sub	sp, #16
 8002eba:	af00      	add	r7, sp, #0
 8002ebc:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ec2:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ec8:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ed4:	f043 0204 	orr.w	r2, r3, #4
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002edc:	68f8      	ldr	r0, [r7, #12]
 8002ede:	f7ff fb8d 	bl	80025fc <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002ee2:	bf00      	nop
 8002ee4:	3710      	adds	r7, #16
 8002ee6:	46bd      	mov	sp, r7
 8002ee8:	bd80      	pop	{r7, pc}
	...

08002eec <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8002eec:	b580      	push	{r7, lr}
 8002eee:	b084      	sub	sp, #16
 8002ef0:	af00      	add	r7, sp, #0
 8002ef2:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	4a7a      	ldr	r2, [pc, #488]	@ (80030e4 <ADC_ConfigureBoostMode+0x1f8>)
 8002efa:	4293      	cmp	r3, r2
 8002efc:	d004      	beq.n	8002f08 <ADC_ConfigureBoostMode+0x1c>
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	4a79      	ldr	r2, [pc, #484]	@ (80030e8 <ADC_ConfigureBoostMode+0x1fc>)
 8002f04:	4293      	cmp	r3, r2
 8002f06:	d109      	bne.n	8002f1c <ADC_ConfigureBoostMode+0x30>
 8002f08:	4b78      	ldr	r3, [pc, #480]	@ (80030ec <ADC_ConfigureBoostMode+0x200>)
 8002f0a:	689b      	ldr	r3, [r3, #8]
 8002f0c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	bf14      	ite	ne
 8002f14:	2301      	movne	r3, #1
 8002f16:	2300      	moveq	r3, #0
 8002f18:	b2db      	uxtb	r3, r3
 8002f1a:	e008      	b.n	8002f2e <ADC_ConfigureBoostMode+0x42>
 8002f1c:	4b74      	ldr	r3, [pc, #464]	@ (80030f0 <ADC_ConfigureBoostMode+0x204>)
 8002f1e:	689b      	ldr	r3, [r3, #8]
 8002f20:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	bf14      	ite	ne
 8002f28:	2301      	movne	r3, #1
 8002f2a:	2300      	moveq	r3, #0
 8002f2c:	b2db      	uxtb	r3, r3
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d01c      	beq.n	8002f6c <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 8002f32:	f004 fc33 	bl	800779c <HAL_RCC_GetHCLKFreq>
 8002f36:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	685b      	ldr	r3, [r3, #4]
 8002f3c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8002f40:	d010      	beq.n	8002f64 <ADC_ConfigureBoostMode+0x78>
 8002f42:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8002f46:	d873      	bhi.n	8003030 <ADC_ConfigureBoostMode+0x144>
 8002f48:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002f4c:	d002      	beq.n	8002f54 <ADC_ConfigureBoostMode+0x68>
 8002f4e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002f52:	d16d      	bne.n	8003030 <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	685b      	ldr	r3, [r3, #4]
 8002f58:	0c1b      	lsrs	r3, r3, #16
 8002f5a:	68fa      	ldr	r2, [r7, #12]
 8002f5c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f60:	60fb      	str	r3, [r7, #12]
        break;
 8002f62:	e068      	b.n	8003036 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	089b      	lsrs	r3, r3, #2
 8002f68:	60fb      	str	r3, [r7, #12]
        break;
 8002f6a:	e064      	b.n	8003036 <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8002f6c:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8002f70:	f04f 0100 	mov.w	r1, #0
 8002f74:	f005 fe78 	bl	8008c68 <HAL_RCCEx_GetPeriphCLKFreq>
 8002f78:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	685b      	ldr	r3, [r3, #4]
 8002f7e:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8002f82:	d051      	beq.n	8003028 <ADC_ConfigureBoostMode+0x13c>
 8002f84:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8002f88:	d854      	bhi.n	8003034 <ADC_ConfigureBoostMode+0x148>
 8002f8a:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8002f8e:	d047      	beq.n	8003020 <ADC_ConfigureBoostMode+0x134>
 8002f90:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8002f94:	d84e      	bhi.n	8003034 <ADC_ConfigureBoostMode+0x148>
 8002f96:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8002f9a:	d03d      	beq.n	8003018 <ADC_ConfigureBoostMode+0x12c>
 8002f9c:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8002fa0:	d848      	bhi.n	8003034 <ADC_ConfigureBoostMode+0x148>
 8002fa2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002fa6:	d033      	beq.n	8003010 <ADC_ConfigureBoostMode+0x124>
 8002fa8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002fac:	d842      	bhi.n	8003034 <ADC_ConfigureBoostMode+0x148>
 8002fae:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8002fb2:	d029      	beq.n	8003008 <ADC_ConfigureBoostMode+0x11c>
 8002fb4:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8002fb8:	d83c      	bhi.n	8003034 <ADC_ConfigureBoostMode+0x148>
 8002fba:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8002fbe:	d01a      	beq.n	8002ff6 <ADC_ConfigureBoostMode+0x10a>
 8002fc0:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8002fc4:	d836      	bhi.n	8003034 <ADC_ConfigureBoostMode+0x148>
 8002fc6:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8002fca:	d014      	beq.n	8002ff6 <ADC_ConfigureBoostMode+0x10a>
 8002fcc:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8002fd0:	d830      	bhi.n	8003034 <ADC_ConfigureBoostMode+0x148>
 8002fd2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002fd6:	d00e      	beq.n	8002ff6 <ADC_ConfigureBoostMode+0x10a>
 8002fd8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002fdc:	d82a      	bhi.n	8003034 <ADC_ConfigureBoostMode+0x148>
 8002fde:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8002fe2:	d008      	beq.n	8002ff6 <ADC_ConfigureBoostMode+0x10a>
 8002fe4:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8002fe8:	d824      	bhi.n	8003034 <ADC_ConfigureBoostMode+0x148>
 8002fea:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002fee:	d002      	beq.n	8002ff6 <ADC_ConfigureBoostMode+0x10a>
 8002ff0:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8002ff4:	d11e      	bne.n	8003034 <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	685b      	ldr	r3, [r3, #4]
 8002ffa:	0c9b      	lsrs	r3, r3, #18
 8002ffc:	005b      	lsls	r3, r3, #1
 8002ffe:	68fa      	ldr	r2, [r7, #12]
 8003000:	fbb2 f3f3 	udiv	r3, r2, r3
 8003004:	60fb      	str	r3, [r7, #12]
        break;
 8003006:	e016      	b.n	8003036 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	091b      	lsrs	r3, r3, #4
 800300c:	60fb      	str	r3, [r7, #12]
        break;
 800300e:	e012      	b.n	8003036 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	095b      	lsrs	r3, r3, #5
 8003014:	60fb      	str	r3, [r7, #12]
        break;
 8003016:	e00e      	b.n	8003036 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	099b      	lsrs	r3, r3, #6
 800301c:	60fb      	str	r3, [r7, #12]
        break;
 800301e:	e00a      	b.n	8003036 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	09db      	lsrs	r3, r3, #7
 8003024:	60fb      	str	r3, [r7, #12]
        break;
 8003026:	e006      	b.n	8003036 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	0a1b      	lsrs	r3, r3, #8
 800302c:	60fb      	str	r3, [r7, #12]
        break;
 800302e:	e002      	b.n	8003036 <ADC_ConfigureBoostMode+0x14a>
        break;
 8003030:	bf00      	nop
 8003032:	e000      	b.n	8003036 <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 8003034:	bf00      	nop
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 8003036:	f7fe fe19 	bl	8001c6c <HAL_GetREVID>
 800303a:	4603      	mov	r3, r0
 800303c:	f241 0203 	movw	r2, #4099	@ 0x1003
 8003040:	4293      	cmp	r3, r2
 8003042:	d815      	bhi.n	8003070 <ADC_ConfigureBoostMode+0x184>
  {
    if (freq > 20000000UL)
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	4a2b      	ldr	r2, [pc, #172]	@ (80030f4 <ADC_ConfigureBoostMode+0x208>)
 8003048:	4293      	cmp	r3, r2
 800304a:	d908      	bls.n	800305e <ADC_ConfigureBoostMode+0x172>
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	689a      	ldr	r2, [r3, #8]
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800305a:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 800305c:	e03e      	b.n	80030dc <ADC_ConfigureBoostMode+0x1f0>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	689a      	ldr	r2, [r3, #8]
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800306c:	609a      	str	r2, [r3, #8]
}
 800306e:	e035      	b.n	80030dc <ADC_ConfigureBoostMode+0x1f0>
    freq /= 2U; /* divider by 2 for Rev.V */
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	085b      	lsrs	r3, r3, #1
 8003074:	60fb      	str	r3, [r7, #12]
    if (freq <= 6250000UL)
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	4a1f      	ldr	r2, [pc, #124]	@ (80030f8 <ADC_ConfigureBoostMode+0x20c>)
 800307a:	4293      	cmp	r3, r2
 800307c:	d808      	bhi.n	8003090 <ADC_ConfigureBoostMode+0x1a4>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	689a      	ldr	r2, [r3, #8]
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 800308c:	609a      	str	r2, [r3, #8]
}
 800308e:	e025      	b.n	80030dc <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 12500000UL)
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	4a1a      	ldr	r2, [pc, #104]	@ (80030fc <ADC_ConfigureBoostMode+0x210>)
 8003094:	4293      	cmp	r3, r2
 8003096:	d80a      	bhi.n	80030ae <ADC_ConfigureBoostMode+0x1c2>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	689b      	ldr	r3, [r3, #8]
 800309e:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80030aa:	609a      	str	r2, [r3, #8]
}
 80030ac:	e016      	b.n	80030dc <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 25000000UL)
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	4a13      	ldr	r2, [pc, #76]	@ (8003100 <ADC_ConfigureBoostMode+0x214>)
 80030b2:	4293      	cmp	r3, r2
 80030b4:	d80a      	bhi.n	80030cc <ADC_ConfigureBoostMode+0x1e0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	689b      	ldr	r3, [r3, #8]
 80030bc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80030c8:	609a      	str	r2, [r3, #8]
}
 80030ca:	e007      	b.n	80030dc <ADC_ConfigureBoostMode+0x1f0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	689a      	ldr	r2, [r3, #8]
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 80030da:	609a      	str	r2, [r3, #8]
}
 80030dc:	bf00      	nop
 80030de:	3710      	adds	r7, #16
 80030e0:	46bd      	mov	sp, r7
 80030e2:	bd80      	pop	{r7, pc}
 80030e4:	40022000 	.word	0x40022000
 80030e8:	40022100 	.word	0x40022100
 80030ec:	40022300 	.word	0x40022300
 80030f0:	58026300 	.word	0x58026300
 80030f4:	01312d00 	.word	0x01312d00
 80030f8:	005f5e10 	.word	0x005f5e10
 80030fc:	00bebc20 	.word	0x00bebc20
 8003100:	017d7840 	.word	0x017d7840

08003104 <LL_ADC_IsEnabled>:
{
 8003104:	b480      	push	{r7}
 8003106:	b083      	sub	sp, #12
 8003108:	af00      	add	r7, sp, #0
 800310a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	689b      	ldr	r3, [r3, #8]
 8003110:	f003 0301 	and.w	r3, r3, #1
 8003114:	2b01      	cmp	r3, #1
 8003116:	d101      	bne.n	800311c <LL_ADC_IsEnabled+0x18>
 8003118:	2301      	movs	r3, #1
 800311a:	e000      	b.n	800311e <LL_ADC_IsEnabled+0x1a>
 800311c:	2300      	movs	r3, #0
}
 800311e:	4618      	mov	r0, r3
 8003120:	370c      	adds	r7, #12
 8003122:	46bd      	mov	sp, r7
 8003124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003128:	4770      	bx	lr
	...

0800312c <LL_ADC_StartCalibration>:
{
 800312c:	b480      	push	{r7}
 800312e:	b085      	sub	sp, #20
 8003130:	af00      	add	r7, sp, #0
 8003132:	60f8      	str	r0, [r7, #12]
 8003134:	60b9      	str	r1, [r7, #8]
 8003136:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	689a      	ldr	r2, [r3, #8]
 800313c:	4b09      	ldr	r3, [pc, #36]	@ (8003164 <LL_ADC_StartCalibration+0x38>)
 800313e:	4013      	ands	r3, r2
 8003140:	68ba      	ldr	r2, [r7, #8]
 8003142:	f402 3180 	and.w	r1, r2, #65536	@ 0x10000
 8003146:	687a      	ldr	r2, [r7, #4]
 8003148:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 800314c:	430a      	orrs	r2, r1
 800314e:	4313      	orrs	r3, r2
 8003150:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	609a      	str	r2, [r3, #8]
}
 8003158:	bf00      	nop
 800315a:	3714      	adds	r7, #20
 800315c:	46bd      	mov	sp, r7
 800315e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003162:	4770      	bx	lr
 8003164:	3ffeffc0 	.word	0x3ffeffc0

08003168 <LL_ADC_IsCalibrationOnGoing>:
{
 8003168:	b480      	push	{r7}
 800316a:	b083      	sub	sp, #12
 800316c:	af00      	add	r7, sp, #0
 800316e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	689b      	ldr	r3, [r3, #8]
 8003174:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003178:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800317c:	d101      	bne.n	8003182 <LL_ADC_IsCalibrationOnGoing+0x1a>
 800317e:	2301      	movs	r3, #1
 8003180:	e000      	b.n	8003184 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8003182:	2300      	movs	r3, #0
}
 8003184:	4618      	mov	r0, r3
 8003186:	370c      	adds	r7, #12
 8003188:	46bd      	mov	sp, r7
 800318a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800318e:	4770      	bx	lr

08003190 <LL_ADC_REG_IsConversionOngoing>:
{
 8003190:	b480      	push	{r7}
 8003192:	b083      	sub	sp, #12
 8003194:	af00      	add	r7, sp, #0
 8003196:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	689b      	ldr	r3, [r3, #8]
 800319c:	f003 0304 	and.w	r3, r3, #4
 80031a0:	2b04      	cmp	r3, #4
 80031a2:	d101      	bne.n	80031a8 <LL_ADC_REG_IsConversionOngoing+0x18>
 80031a4:	2301      	movs	r3, #1
 80031a6:	e000      	b.n	80031aa <LL_ADC_REG_IsConversionOngoing+0x1a>
 80031a8:	2300      	movs	r3, #0
}
 80031aa:	4618      	mov	r0, r3
 80031ac:	370c      	adds	r7, #12
 80031ae:	46bd      	mov	sp, r7
 80031b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b4:	4770      	bx	lr
	...

080031b8 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t CalibrationMode, uint32_t SingleDiff)
{
 80031b8:	b580      	push	{r7, lr}
 80031ba:	b086      	sub	sp, #24
 80031bc:	af00      	add	r7, sp, #0
 80031be:	60f8      	str	r0, [r7, #12]
 80031c0:	60b9      	str	r1, [r7, #8]
 80031c2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 80031c4:	2300      	movs	r3, #0
 80031c6:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80031ce:	2b01      	cmp	r3, #1
 80031d0:	d101      	bne.n	80031d6 <HAL_ADCEx_Calibration_Start+0x1e>
 80031d2:	2302      	movs	r3, #2
 80031d4:	e04c      	b.n	8003270 <HAL_ADCEx_Calibration_Start+0xb8>
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	2201      	movs	r2, #1
 80031da:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 80031de:	68f8      	ldr	r0, [r7, #12]
 80031e0:	f7ff fd90 	bl	8002d04 <ADC_Disable>
 80031e4:	4603      	mov	r3, r0
 80031e6:	75fb      	strb	r3, [r7, #23]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 80031e8:	7dfb      	ldrb	r3, [r7, #23]
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d135      	bne.n	800325a <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80031f2:	4b21      	ldr	r3, [pc, #132]	@ (8003278 <HAL_ADCEx_Calibration_Start+0xc0>)
 80031f4:	4013      	ands	r3, r2
 80031f6:	f043 0202 	orr.w	r2, r3, #2
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	655a      	str	r2, [r3, #84]	@ 0x54
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, CalibrationMode, SingleDiff);
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	687a      	ldr	r2, [r7, #4]
 8003204:	68b9      	ldr	r1, [r7, #8]
 8003206:	4618      	mov	r0, r3
 8003208:	f7ff ff90 	bl	800312c <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 800320c:	e014      	b.n	8003238 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 800320e:	693b      	ldr	r3, [r7, #16]
 8003210:	3301      	adds	r3, #1
 8003212:	613b      	str	r3, [r7, #16]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8003214:	693b      	ldr	r3, [r7, #16]
 8003216:	4a19      	ldr	r2, [pc, #100]	@ (800327c <HAL_ADCEx_Calibration_Start+0xc4>)
 8003218:	4293      	cmp	r3, r2
 800321a:	d30d      	bcc.n	8003238 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003220:	f023 0312 	bic.w	r3, r3, #18
 8003224:	f043 0210 	orr.w	r2, r3, #16
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	655a      	str	r2, [r3, #84]	@ 0x54
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	2200      	movs	r2, #0
 8003230:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_ERROR;
 8003234:	2301      	movs	r3, #1
 8003236:	e01b      	b.n	8003270 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	4618      	mov	r0, r3
 800323e:	f7ff ff93 	bl	8003168 <LL_ADC_IsCalibrationOnGoing>
 8003242:	4603      	mov	r3, r0
 8003244:	2b00      	cmp	r3, #0
 8003246:	d1e2      	bne.n	800320e <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800324c:	f023 0303 	bic.w	r3, r3, #3
 8003250:	f043 0201 	orr.w	r2, r3, #1
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	655a      	str	r2, [r3, #84]	@ 0x54
 8003258:	e005      	b.n	8003266 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800325e:	f043 0210 	orr.w	r2, r3, #16
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	2200      	movs	r2, #0
 800326a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 800326e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003270:	4618      	mov	r0, r3
 8003272:	3718      	adds	r7, #24
 8003274:	46bd      	mov	sp, r7
 8003276:	bd80      	pop	{r7, pc}
 8003278:	ffffeefd 	.word	0xffffeefd
 800327c:	25c3f800 	.word	0x25c3f800

08003280 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8003280:	b590      	push	{r4, r7, lr}
 8003282:	b09f      	sub	sp, #124	@ 0x7c
 8003284:	af00      	add	r7, sp, #0
 8003286:	6078      	str	r0, [r7, #4]
 8003288:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800328a:	2300      	movs	r3, #0
 800328c:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003296:	2b01      	cmp	r3, #1
 8003298:	d101      	bne.n	800329e <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800329a:	2302      	movs	r3, #2
 800329c:	e0be      	b.n	800341c <HAL_ADCEx_MultiModeConfigChannel+0x19c>
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	2201      	movs	r2, #1
 80032a2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 80032a6:	2300      	movs	r3, #0
 80032a8:	65fb      	str	r3, [r7, #92]	@ 0x5c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 80032aa:	2300      	movs	r3, #0
 80032ac:	663b      	str	r3, [r7, #96]	@ 0x60

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	4a5c      	ldr	r2, [pc, #368]	@ (8003424 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 80032b4:	4293      	cmp	r3, r2
 80032b6:	d102      	bne.n	80032be <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80032b8:	4b5b      	ldr	r3, [pc, #364]	@ (8003428 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 80032ba:	60bb      	str	r3, [r7, #8]
 80032bc:	e001      	b.n	80032c2 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 80032be:	2300      	movs	r3, #0
 80032c0:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 80032c2:	68bb      	ldr	r3, [r7, #8]
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d10b      	bne.n	80032e0 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80032cc:	f043 0220 	orr.w	r2, r3, #32
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	2200      	movs	r2, #0
 80032d8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    return HAL_ERROR;
 80032dc:	2301      	movs	r3, #1
 80032de:	e09d      	b.n	800341c <HAL_ADCEx_MultiModeConfigChannel+0x19c>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 80032e0:	68bb      	ldr	r3, [r7, #8]
 80032e2:	4618      	mov	r0, r3
 80032e4:	f7ff ff54 	bl	8003190 <LL_ADC_REG_IsConversionOngoing>
 80032e8:	6738      	str	r0, [r7, #112]	@ 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	4618      	mov	r0, r3
 80032f0:	f7ff ff4e 	bl	8003190 <LL_ADC_REG_IsConversionOngoing>
 80032f4:	4603      	mov	r3, r0
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d17f      	bne.n	80033fa <HAL_ADCEx_MultiModeConfigChannel+0x17a>
      && (tmphadcSlave_conversion_on_going == 0UL))
 80032fa:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d17c      	bne.n	80033fa <HAL_ADCEx_MultiModeConfigChannel+0x17a>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	4a47      	ldr	r2, [pc, #284]	@ (8003424 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8003306:	4293      	cmp	r3, r2
 8003308:	d004      	beq.n	8003314 <HAL_ADCEx_MultiModeConfigChannel+0x94>
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	4a46      	ldr	r2, [pc, #280]	@ (8003428 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8003310:	4293      	cmp	r3, r2
 8003312:	d101      	bne.n	8003318 <HAL_ADCEx_MultiModeConfigChannel+0x98>
 8003314:	4b45      	ldr	r3, [pc, #276]	@ (800342c <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8003316:	e000      	b.n	800331a <HAL_ADCEx_MultiModeConfigChannel+0x9a>
 8003318:	4b45      	ldr	r3, [pc, #276]	@ (8003430 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 800331a:	66fb      	str	r3, [r7, #108]	@ 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800331c:	683b      	ldr	r3, [r7, #0]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	2b00      	cmp	r3, #0
 8003322:	d039      	beq.n	8003398 <HAL_ADCEx_MultiModeConfigChannel+0x118>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 8003324:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003326:	689b      	ldr	r3, [r3, #8]
 8003328:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800332c:	683b      	ldr	r3, [r7, #0]
 800332e:	685b      	ldr	r3, [r3, #4]
 8003330:	431a      	orrs	r2, r3
 8003332:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003334:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	4a3a      	ldr	r2, [pc, #232]	@ (8003424 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 800333c:	4293      	cmp	r3, r2
 800333e:	d004      	beq.n	800334a <HAL_ADCEx_MultiModeConfigChannel+0xca>
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	4a38      	ldr	r2, [pc, #224]	@ (8003428 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8003346:	4293      	cmp	r3, r2
 8003348:	d10e      	bne.n	8003368 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 800334a:	4836      	ldr	r0, [pc, #216]	@ (8003424 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 800334c:	f7ff feda 	bl	8003104 <LL_ADC_IsEnabled>
 8003350:	4604      	mov	r4, r0
 8003352:	4835      	ldr	r0, [pc, #212]	@ (8003428 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8003354:	f7ff fed6 	bl	8003104 <LL_ADC_IsEnabled>
 8003358:	4603      	mov	r3, r0
 800335a:	4323      	orrs	r3, r4
 800335c:	2b00      	cmp	r3, #0
 800335e:	bf0c      	ite	eq
 8003360:	2301      	moveq	r3, #1
 8003362:	2300      	movne	r3, #0
 8003364:	b2db      	uxtb	r3, r3
 8003366:	e008      	b.n	800337a <HAL_ADCEx_MultiModeConfigChannel+0xfa>
 8003368:	4832      	ldr	r0, [pc, #200]	@ (8003434 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 800336a:	f7ff fecb 	bl	8003104 <LL_ADC_IsEnabled>
 800336e:	4603      	mov	r3, r0
 8003370:	2b00      	cmp	r3, #0
 8003372:	bf0c      	ite	eq
 8003374:	2301      	moveq	r3, #1
 8003376:	2300      	movne	r3, #0
 8003378:	b2db      	uxtb	r3, r3
 800337a:	2b00      	cmp	r3, #0
 800337c:	d047      	beq.n	800340e <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 800337e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003380:	689a      	ldr	r2, [r3, #8]
 8003382:	4b2d      	ldr	r3, [pc, #180]	@ (8003438 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8003384:	4013      	ands	r3, r2
 8003386:	683a      	ldr	r2, [r7, #0]
 8003388:	6811      	ldr	r1, [r2, #0]
 800338a:	683a      	ldr	r2, [r7, #0]
 800338c:	6892      	ldr	r2, [r2, #8]
 800338e:	430a      	orrs	r2, r1
 8003390:	431a      	orrs	r2, r3
 8003392:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003394:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003396:	e03a      	b.n	800340e <HAL_ADCEx_MultiModeConfigChannel+0x18e>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 8003398:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800339a:	689b      	ldr	r3, [r3, #8]
 800339c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80033a0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80033a2:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	4a1e      	ldr	r2, [pc, #120]	@ (8003424 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 80033aa:	4293      	cmp	r3, r2
 80033ac:	d004      	beq.n	80033b8 <HAL_ADCEx_MultiModeConfigChannel+0x138>
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	4a1d      	ldr	r2, [pc, #116]	@ (8003428 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 80033b4:	4293      	cmp	r3, r2
 80033b6:	d10e      	bne.n	80033d6 <HAL_ADCEx_MultiModeConfigChannel+0x156>
 80033b8:	481a      	ldr	r0, [pc, #104]	@ (8003424 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 80033ba:	f7ff fea3 	bl	8003104 <LL_ADC_IsEnabled>
 80033be:	4604      	mov	r4, r0
 80033c0:	4819      	ldr	r0, [pc, #100]	@ (8003428 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 80033c2:	f7ff fe9f 	bl	8003104 <LL_ADC_IsEnabled>
 80033c6:	4603      	mov	r3, r0
 80033c8:	4323      	orrs	r3, r4
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	bf0c      	ite	eq
 80033ce:	2301      	moveq	r3, #1
 80033d0:	2300      	movne	r3, #0
 80033d2:	b2db      	uxtb	r3, r3
 80033d4:	e008      	b.n	80033e8 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 80033d6:	4817      	ldr	r0, [pc, #92]	@ (8003434 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 80033d8:	f7ff fe94 	bl	8003104 <LL_ADC_IsEnabled>
 80033dc:	4603      	mov	r3, r0
 80033de:	2b00      	cmp	r3, #0
 80033e0:	bf0c      	ite	eq
 80033e2:	2301      	moveq	r3, #1
 80033e4:	2300      	movne	r3, #0
 80033e6:	b2db      	uxtb	r3, r3
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d010      	beq.n	800340e <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80033ec:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80033ee:	689a      	ldr	r2, [r3, #8]
 80033f0:	4b11      	ldr	r3, [pc, #68]	@ (8003438 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 80033f2:	4013      	ands	r3, r2
 80033f4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80033f6:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80033f8:	e009      	b.n	800340e <HAL_ADCEx_MultiModeConfigChannel+0x18e>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80033fe:	f043 0220 	orr.w	r2, r3, #32
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8003406:	2301      	movs	r3, #1
 8003408:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 800340c:	e000      	b.n	8003410 <HAL_ADCEx_MultiModeConfigChannel+0x190>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800340e:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	2200      	movs	r2, #0
 8003414:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8003418:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
}
 800341c:	4618      	mov	r0, r3
 800341e:	377c      	adds	r7, #124	@ 0x7c
 8003420:	46bd      	mov	sp, r7
 8003422:	bd90      	pop	{r4, r7, pc}
 8003424:	40022000 	.word	0x40022000
 8003428:	40022100 	.word	0x40022100
 800342c:	40022300 	.word	0x40022300
 8003430:	58026300 	.word	0x58026300
 8003434:	58026000 	.word	0x58026000
 8003438:	fffff0e0 	.word	0xfffff0e0

0800343c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800343c:	b480      	push	{r7}
 800343e:	b085      	sub	sp, #20
 8003440:	af00      	add	r7, sp, #0
 8003442:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	f003 0307 	and.w	r3, r3, #7
 800344a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800344c:	4b0b      	ldr	r3, [pc, #44]	@ (800347c <__NVIC_SetPriorityGrouping+0x40>)
 800344e:	68db      	ldr	r3, [r3, #12]
 8003450:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003452:	68ba      	ldr	r2, [r7, #8]
 8003454:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003458:	4013      	ands	r3, r2
 800345a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003460:	68bb      	ldr	r3, [r7, #8]
 8003462:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8003464:	4b06      	ldr	r3, [pc, #24]	@ (8003480 <__NVIC_SetPriorityGrouping+0x44>)
 8003466:	4313      	orrs	r3, r2
 8003468:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800346a:	4a04      	ldr	r2, [pc, #16]	@ (800347c <__NVIC_SetPriorityGrouping+0x40>)
 800346c:	68bb      	ldr	r3, [r7, #8]
 800346e:	60d3      	str	r3, [r2, #12]
}
 8003470:	bf00      	nop
 8003472:	3714      	adds	r7, #20
 8003474:	46bd      	mov	sp, r7
 8003476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800347a:	4770      	bx	lr
 800347c:	e000ed00 	.word	0xe000ed00
 8003480:	05fa0000 	.word	0x05fa0000

08003484 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003484:	b480      	push	{r7}
 8003486:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003488:	4b04      	ldr	r3, [pc, #16]	@ (800349c <__NVIC_GetPriorityGrouping+0x18>)
 800348a:	68db      	ldr	r3, [r3, #12]
 800348c:	0a1b      	lsrs	r3, r3, #8
 800348e:	f003 0307 	and.w	r3, r3, #7
}
 8003492:	4618      	mov	r0, r3
 8003494:	46bd      	mov	sp, r7
 8003496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800349a:	4770      	bx	lr
 800349c:	e000ed00 	.word	0xe000ed00

080034a0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80034a0:	b480      	push	{r7}
 80034a2:	b083      	sub	sp, #12
 80034a4:	af00      	add	r7, sp, #0
 80034a6:	4603      	mov	r3, r0
 80034a8:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80034aa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	db0b      	blt.n	80034ca <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80034b2:	88fb      	ldrh	r3, [r7, #6]
 80034b4:	f003 021f 	and.w	r2, r3, #31
 80034b8:	4907      	ldr	r1, [pc, #28]	@ (80034d8 <__NVIC_EnableIRQ+0x38>)
 80034ba:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80034be:	095b      	lsrs	r3, r3, #5
 80034c0:	2001      	movs	r0, #1
 80034c2:	fa00 f202 	lsl.w	r2, r0, r2
 80034c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80034ca:	bf00      	nop
 80034cc:	370c      	adds	r7, #12
 80034ce:	46bd      	mov	sp, r7
 80034d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d4:	4770      	bx	lr
 80034d6:	bf00      	nop
 80034d8:	e000e100 	.word	0xe000e100

080034dc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80034dc:	b480      	push	{r7}
 80034de:	b083      	sub	sp, #12
 80034e0:	af00      	add	r7, sp, #0
 80034e2:	4603      	mov	r3, r0
 80034e4:	6039      	str	r1, [r7, #0]
 80034e6:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80034e8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	db0a      	blt.n	8003506 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80034f0:	683b      	ldr	r3, [r7, #0]
 80034f2:	b2da      	uxtb	r2, r3
 80034f4:	490c      	ldr	r1, [pc, #48]	@ (8003528 <__NVIC_SetPriority+0x4c>)
 80034f6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80034fa:	0112      	lsls	r2, r2, #4
 80034fc:	b2d2      	uxtb	r2, r2
 80034fe:	440b      	add	r3, r1
 8003500:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003504:	e00a      	b.n	800351c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003506:	683b      	ldr	r3, [r7, #0]
 8003508:	b2da      	uxtb	r2, r3
 800350a:	4908      	ldr	r1, [pc, #32]	@ (800352c <__NVIC_SetPriority+0x50>)
 800350c:	88fb      	ldrh	r3, [r7, #6]
 800350e:	f003 030f 	and.w	r3, r3, #15
 8003512:	3b04      	subs	r3, #4
 8003514:	0112      	lsls	r2, r2, #4
 8003516:	b2d2      	uxtb	r2, r2
 8003518:	440b      	add	r3, r1
 800351a:	761a      	strb	r2, [r3, #24]
}
 800351c:	bf00      	nop
 800351e:	370c      	adds	r7, #12
 8003520:	46bd      	mov	sp, r7
 8003522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003526:	4770      	bx	lr
 8003528:	e000e100 	.word	0xe000e100
 800352c:	e000ed00 	.word	0xe000ed00

08003530 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003530:	b480      	push	{r7}
 8003532:	b089      	sub	sp, #36	@ 0x24
 8003534:	af00      	add	r7, sp, #0
 8003536:	60f8      	str	r0, [r7, #12]
 8003538:	60b9      	str	r1, [r7, #8]
 800353a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	f003 0307 	and.w	r3, r3, #7
 8003542:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003544:	69fb      	ldr	r3, [r7, #28]
 8003546:	f1c3 0307 	rsb	r3, r3, #7
 800354a:	2b04      	cmp	r3, #4
 800354c:	bf28      	it	cs
 800354e:	2304      	movcs	r3, #4
 8003550:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003552:	69fb      	ldr	r3, [r7, #28]
 8003554:	3304      	adds	r3, #4
 8003556:	2b06      	cmp	r3, #6
 8003558:	d902      	bls.n	8003560 <NVIC_EncodePriority+0x30>
 800355a:	69fb      	ldr	r3, [r7, #28]
 800355c:	3b03      	subs	r3, #3
 800355e:	e000      	b.n	8003562 <NVIC_EncodePriority+0x32>
 8003560:	2300      	movs	r3, #0
 8003562:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003564:	f04f 32ff 	mov.w	r2, #4294967295
 8003568:	69bb      	ldr	r3, [r7, #24]
 800356a:	fa02 f303 	lsl.w	r3, r2, r3
 800356e:	43da      	mvns	r2, r3
 8003570:	68bb      	ldr	r3, [r7, #8]
 8003572:	401a      	ands	r2, r3
 8003574:	697b      	ldr	r3, [r7, #20]
 8003576:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003578:	f04f 31ff 	mov.w	r1, #4294967295
 800357c:	697b      	ldr	r3, [r7, #20]
 800357e:	fa01 f303 	lsl.w	r3, r1, r3
 8003582:	43d9      	mvns	r1, r3
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003588:	4313      	orrs	r3, r2
         );
}
 800358a:	4618      	mov	r0, r3
 800358c:	3724      	adds	r7, #36	@ 0x24
 800358e:	46bd      	mov	sp, r7
 8003590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003594:	4770      	bx	lr
	...

08003598 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003598:	b580      	push	{r7, lr}
 800359a:	b082      	sub	sp, #8
 800359c:	af00      	add	r7, sp, #0
 800359e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	3b01      	subs	r3, #1
 80035a4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80035a8:	d301      	bcc.n	80035ae <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80035aa:	2301      	movs	r3, #1
 80035ac:	e00f      	b.n	80035ce <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80035ae:	4a0a      	ldr	r2, [pc, #40]	@ (80035d8 <SysTick_Config+0x40>)
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	3b01      	subs	r3, #1
 80035b4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80035b6:	210f      	movs	r1, #15
 80035b8:	f04f 30ff 	mov.w	r0, #4294967295
 80035bc:	f7ff ff8e 	bl	80034dc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80035c0:	4b05      	ldr	r3, [pc, #20]	@ (80035d8 <SysTick_Config+0x40>)
 80035c2:	2200      	movs	r2, #0
 80035c4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80035c6:	4b04      	ldr	r3, [pc, #16]	@ (80035d8 <SysTick_Config+0x40>)
 80035c8:	2207      	movs	r2, #7
 80035ca:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80035cc:	2300      	movs	r3, #0
}
 80035ce:	4618      	mov	r0, r3
 80035d0:	3708      	adds	r7, #8
 80035d2:	46bd      	mov	sp, r7
 80035d4:	bd80      	pop	{r7, pc}
 80035d6:	bf00      	nop
 80035d8:	e000e010 	.word	0xe000e010

080035dc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80035dc:	b580      	push	{r7, lr}
 80035de:	b082      	sub	sp, #8
 80035e0:	af00      	add	r7, sp, #0
 80035e2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80035e4:	6878      	ldr	r0, [r7, #4]
 80035e6:	f7ff ff29 	bl	800343c <__NVIC_SetPriorityGrouping>
}
 80035ea:	bf00      	nop
 80035ec:	3708      	adds	r7, #8
 80035ee:	46bd      	mov	sp, r7
 80035f0:	bd80      	pop	{r7, pc}

080035f2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80035f2:	b580      	push	{r7, lr}
 80035f4:	b086      	sub	sp, #24
 80035f6:	af00      	add	r7, sp, #0
 80035f8:	4603      	mov	r3, r0
 80035fa:	60b9      	str	r1, [r7, #8]
 80035fc:	607a      	str	r2, [r7, #4]
 80035fe:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003600:	f7ff ff40 	bl	8003484 <__NVIC_GetPriorityGrouping>
 8003604:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003606:	687a      	ldr	r2, [r7, #4]
 8003608:	68b9      	ldr	r1, [r7, #8]
 800360a:	6978      	ldr	r0, [r7, #20]
 800360c:	f7ff ff90 	bl	8003530 <NVIC_EncodePriority>
 8003610:	4602      	mov	r2, r0
 8003612:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003616:	4611      	mov	r1, r2
 8003618:	4618      	mov	r0, r3
 800361a:	f7ff ff5f 	bl	80034dc <__NVIC_SetPriority>
}
 800361e:	bf00      	nop
 8003620:	3718      	adds	r7, #24
 8003622:	46bd      	mov	sp, r7
 8003624:	bd80      	pop	{r7, pc}

08003626 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003626:	b580      	push	{r7, lr}
 8003628:	b082      	sub	sp, #8
 800362a:	af00      	add	r7, sp, #0
 800362c:	4603      	mov	r3, r0
 800362e:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003630:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003634:	4618      	mov	r0, r3
 8003636:	f7ff ff33 	bl	80034a0 <__NVIC_EnableIRQ>
}
 800363a:	bf00      	nop
 800363c:	3708      	adds	r7, #8
 800363e:	46bd      	mov	sp, r7
 8003640:	bd80      	pop	{r7, pc}

08003642 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003642:	b580      	push	{r7, lr}
 8003644:	b082      	sub	sp, #8
 8003646:	af00      	add	r7, sp, #0
 8003648:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800364a:	6878      	ldr	r0, [r7, #4]
 800364c:	f7ff ffa4 	bl	8003598 <SysTick_Config>
 8003650:	4603      	mov	r3, r0
}
 8003652:	4618      	mov	r0, r3
 8003654:	3708      	adds	r7, #8
 8003656:	46bd      	mov	sp, r7
 8003658:	bd80      	pop	{r7, pc}
	...

0800365c <HAL_GetCurrentCPUID>:
/**
  * @brief  Returns the current CPU ID.
  * @retval CPU identifier
  */
uint32_t HAL_GetCurrentCPUID(void)
{
 800365c:	b480      	push	{r7}
 800365e:	af00      	add	r7, sp, #0
  if (((SCB->CPUID & 0x000000F0U) >> 4 )== 0x7U)
 8003660:	4b06      	ldr	r3, [pc, #24]	@ (800367c <HAL_GetCurrentCPUID+0x20>)
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003668:	2b70      	cmp	r3, #112	@ 0x70
 800366a:	d101      	bne.n	8003670 <HAL_GetCurrentCPUID+0x14>
  {
    return  CM7_CPUID;
 800366c:	2303      	movs	r3, #3
 800366e:	e000      	b.n	8003672 <HAL_GetCurrentCPUID+0x16>
  }
  else
  {
    return CM4_CPUID;
 8003670:	2301      	movs	r3, #1
  }
}
 8003672:	4618      	mov	r0, r3
 8003674:	46bd      	mov	sp, r7
 8003676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800367a:	4770      	bx	lr
 800367c:	e000ed00 	.word	0xe000ed00

08003680 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003680:	b580      	push	{r7, lr}
 8003682:	b086      	sub	sp, #24
 8003684:	af00      	add	r7, sp, #0
 8003686:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8003688:	f7fe fac0 	bl	8001c0c <HAL_GetTick>
 800368c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	2b00      	cmp	r3, #0
 8003692:	d101      	bne.n	8003698 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8003694:	2301      	movs	r3, #1
 8003696:	e316      	b.n	8003cc6 <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	4a66      	ldr	r2, [pc, #408]	@ (8003838 <HAL_DMA_Init+0x1b8>)
 800369e:	4293      	cmp	r3, r2
 80036a0:	d04a      	beq.n	8003738 <HAL_DMA_Init+0xb8>
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	4a65      	ldr	r2, [pc, #404]	@ (800383c <HAL_DMA_Init+0x1bc>)
 80036a8:	4293      	cmp	r3, r2
 80036aa:	d045      	beq.n	8003738 <HAL_DMA_Init+0xb8>
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	4a63      	ldr	r2, [pc, #396]	@ (8003840 <HAL_DMA_Init+0x1c0>)
 80036b2:	4293      	cmp	r3, r2
 80036b4:	d040      	beq.n	8003738 <HAL_DMA_Init+0xb8>
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	4a62      	ldr	r2, [pc, #392]	@ (8003844 <HAL_DMA_Init+0x1c4>)
 80036bc:	4293      	cmp	r3, r2
 80036be:	d03b      	beq.n	8003738 <HAL_DMA_Init+0xb8>
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	4a60      	ldr	r2, [pc, #384]	@ (8003848 <HAL_DMA_Init+0x1c8>)
 80036c6:	4293      	cmp	r3, r2
 80036c8:	d036      	beq.n	8003738 <HAL_DMA_Init+0xb8>
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	4a5f      	ldr	r2, [pc, #380]	@ (800384c <HAL_DMA_Init+0x1cc>)
 80036d0:	4293      	cmp	r3, r2
 80036d2:	d031      	beq.n	8003738 <HAL_DMA_Init+0xb8>
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	4a5d      	ldr	r2, [pc, #372]	@ (8003850 <HAL_DMA_Init+0x1d0>)
 80036da:	4293      	cmp	r3, r2
 80036dc:	d02c      	beq.n	8003738 <HAL_DMA_Init+0xb8>
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	4a5c      	ldr	r2, [pc, #368]	@ (8003854 <HAL_DMA_Init+0x1d4>)
 80036e4:	4293      	cmp	r3, r2
 80036e6:	d027      	beq.n	8003738 <HAL_DMA_Init+0xb8>
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	4a5a      	ldr	r2, [pc, #360]	@ (8003858 <HAL_DMA_Init+0x1d8>)
 80036ee:	4293      	cmp	r3, r2
 80036f0:	d022      	beq.n	8003738 <HAL_DMA_Init+0xb8>
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	4a59      	ldr	r2, [pc, #356]	@ (800385c <HAL_DMA_Init+0x1dc>)
 80036f8:	4293      	cmp	r3, r2
 80036fa:	d01d      	beq.n	8003738 <HAL_DMA_Init+0xb8>
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	4a57      	ldr	r2, [pc, #348]	@ (8003860 <HAL_DMA_Init+0x1e0>)
 8003702:	4293      	cmp	r3, r2
 8003704:	d018      	beq.n	8003738 <HAL_DMA_Init+0xb8>
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	4a56      	ldr	r2, [pc, #344]	@ (8003864 <HAL_DMA_Init+0x1e4>)
 800370c:	4293      	cmp	r3, r2
 800370e:	d013      	beq.n	8003738 <HAL_DMA_Init+0xb8>
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	4a54      	ldr	r2, [pc, #336]	@ (8003868 <HAL_DMA_Init+0x1e8>)
 8003716:	4293      	cmp	r3, r2
 8003718:	d00e      	beq.n	8003738 <HAL_DMA_Init+0xb8>
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	4a53      	ldr	r2, [pc, #332]	@ (800386c <HAL_DMA_Init+0x1ec>)
 8003720:	4293      	cmp	r3, r2
 8003722:	d009      	beq.n	8003738 <HAL_DMA_Init+0xb8>
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	4a51      	ldr	r2, [pc, #324]	@ (8003870 <HAL_DMA_Init+0x1f0>)
 800372a:	4293      	cmp	r3, r2
 800372c:	d004      	beq.n	8003738 <HAL_DMA_Init+0xb8>
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	4a50      	ldr	r2, [pc, #320]	@ (8003874 <HAL_DMA_Init+0x1f4>)
 8003734:	4293      	cmp	r3, r2
 8003736:	d101      	bne.n	800373c <HAL_DMA_Init+0xbc>
 8003738:	2301      	movs	r3, #1
 800373a:	e000      	b.n	800373e <HAL_DMA_Init+0xbe>
 800373c:	2300      	movs	r3, #0
 800373e:	2b00      	cmp	r3, #0
 8003740:	f000 813b 	beq.w	80039ba <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	2202      	movs	r2, #2
 8003748:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	2200      	movs	r2, #0
 8003750:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	4a37      	ldr	r2, [pc, #220]	@ (8003838 <HAL_DMA_Init+0x1b8>)
 800375a:	4293      	cmp	r3, r2
 800375c:	d04a      	beq.n	80037f4 <HAL_DMA_Init+0x174>
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	4a36      	ldr	r2, [pc, #216]	@ (800383c <HAL_DMA_Init+0x1bc>)
 8003764:	4293      	cmp	r3, r2
 8003766:	d045      	beq.n	80037f4 <HAL_DMA_Init+0x174>
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	4a34      	ldr	r2, [pc, #208]	@ (8003840 <HAL_DMA_Init+0x1c0>)
 800376e:	4293      	cmp	r3, r2
 8003770:	d040      	beq.n	80037f4 <HAL_DMA_Init+0x174>
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	4a33      	ldr	r2, [pc, #204]	@ (8003844 <HAL_DMA_Init+0x1c4>)
 8003778:	4293      	cmp	r3, r2
 800377a:	d03b      	beq.n	80037f4 <HAL_DMA_Init+0x174>
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	4a31      	ldr	r2, [pc, #196]	@ (8003848 <HAL_DMA_Init+0x1c8>)
 8003782:	4293      	cmp	r3, r2
 8003784:	d036      	beq.n	80037f4 <HAL_DMA_Init+0x174>
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	4a30      	ldr	r2, [pc, #192]	@ (800384c <HAL_DMA_Init+0x1cc>)
 800378c:	4293      	cmp	r3, r2
 800378e:	d031      	beq.n	80037f4 <HAL_DMA_Init+0x174>
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	4a2e      	ldr	r2, [pc, #184]	@ (8003850 <HAL_DMA_Init+0x1d0>)
 8003796:	4293      	cmp	r3, r2
 8003798:	d02c      	beq.n	80037f4 <HAL_DMA_Init+0x174>
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	4a2d      	ldr	r2, [pc, #180]	@ (8003854 <HAL_DMA_Init+0x1d4>)
 80037a0:	4293      	cmp	r3, r2
 80037a2:	d027      	beq.n	80037f4 <HAL_DMA_Init+0x174>
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	4a2b      	ldr	r2, [pc, #172]	@ (8003858 <HAL_DMA_Init+0x1d8>)
 80037aa:	4293      	cmp	r3, r2
 80037ac:	d022      	beq.n	80037f4 <HAL_DMA_Init+0x174>
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	4a2a      	ldr	r2, [pc, #168]	@ (800385c <HAL_DMA_Init+0x1dc>)
 80037b4:	4293      	cmp	r3, r2
 80037b6:	d01d      	beq.n	80037f4 <HAL_DMA_Init+0x174>
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	4a28      	ldr	r2, [pc, #160]	@ (8003860 <HAL_DMA_Init+0x1e0>)
 80037be:	4293      	cmp	r3, r2
 80037c0:	d018      	beq.n	80037f4 <HAL_DMA_Init+0x174>
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	4a27      	ldr	r2, [pc, #156]	@ (8003864 <HAL_DMA_Init+0x1e4>)
 80037c8:	4293      	cmp	r3, r2
 80037ca:	d013      	beq.n	80037f4 <HAL_DMA_Init+0x174>
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	4a25      	ldr	r2, [pc, #148]	@ (8003868 <HAL_DMA_Init+0x1e8>)
 80037d2:	4293      	cmp	r3, r2
 80037d4:	d00e      	beq.n	80037f4 <HAL_DMA_Init+0x174>
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	4a24      	ldr	r2, [pc, #144]	@ (800386c <HAL_DMA_Init+0x1ec>)
 80037dc:	4293      	cmp	r3, r2
 80037de:	d009      	beq.n	80037f4 <HAL_DMA_Init+0x174>
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	4a22      	ldr	r2, [pc, #136]	@ (8003870 <HAL_DMA_Init+0x1f0>)
 80037e6:	4293      	cmp	r3, r2
 80037e8:	d004      	beq.n	80037f4 <HAL_DMA_Init+0x174>
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	4a21      	ldr	r2, [pc, #132]	@ (8003874 <HAL_DMA_Init+0x1f4>)
 80037f0:	4293      	cmp	r3, r2
 80037f2:	d108      	bne.n	8003806 <HAL_DMA_Init+0x186>
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	681a      	ldr	r2, [r3, #0]
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	f022 0201 	bic.w	r2, r2, #1
 8003802:	601a      	str	r2, [r3, #0]
 8003804:	e007      	b.n	8003816 <HAL_DMA_Init+0x196>
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	681a      	ldr	r2, [r3, #0]
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	f022 0201 	bic.w	r2, r2, #1
 8003814:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8003816:	e02f      	b.n	8003878 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003818:	f7fe f9f8 	bl	8001c0c <HAL_GetTick>
 800381c:	4602      	mov	r2, r0
 800381e:	693b      	ldr	r3, [r7, #16]
 8003820:	1ad3      	subs	r3, r2, r3
 8003822:	2b05      	cmp	r3, #5
 8003824:	d928      	bls.n	8003878 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	2220      	movs	r2, #32
 800382a:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	2203      	movs	r2, #3
 8003830:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 8003834:	2301      	movs	r3, #1
 8003836:	e246      	b.n	8003cc6 <HAL_DMA_Init+0x646>
 8003838:	40020010 	.word	0x40020010
 800383c:	40020028 	.word	0x40020028
 8003840:	40020040 	.word	0x40020040
 8003844:	40020058 	.word	0x40020058
 8003848:	40020070 	.word	0x40020070
 800384c:	40020088 	.word	0x40020088
 8003850:	400200a0 	.word	0x400200a0
 8003854:	400200b8 	.word	0x400200b8
 8003858:	40020410 	.word	0x40020410
 800385c:	40020428 	.word	0x40020428
 8003860:	40020440 	.word	0x40020440
 8003864:	40020458 	.word	0x40020458
 8003868:	40020470 	.word	0x40020470
 800386c:	40020488 	.word	0x40020488
 8003870:	400204a0 	.word	0x400204a0
 8003874:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	f003 0301 	and.w	r3, r3, #1
 8003882:	2b00      	cmp	r3, #0
 8003884:	d1c8      	bne.n	8003818 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800388e:	697a      	ldr	r2, [r7, #20]
 8003890:	4b83      	ldr	r3, [pc, #524]	@ (8003aa0 <HAL_DMA_Init+0x420>)
 8003892:	4013      	ands	r3, r2
 8003894:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 800389e:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	691b      	ldr	r3, [r3, #16]
 80038a4:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80038aa:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	699b      	ldr	r3, [r3, #24]
 80038b0:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80038b6:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	6a1b      	ldr	r3, [r3, #32]
 80038bc:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 80038be:	697a      	ldr	r2, [r7, #20]
 80038c0:	4313      	orrs	r3, r2
 80038c2:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038c8:	2b04      	cmp	r3, #4
 80038ca:	d107      	bne.n	80038dc <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038d4:	4313      	orrs	r3, r2
 80038d6:	697a      	ldr	r2, [r7, #20]
 80038d8:	4313      	orrs	r3, r2
 80038da:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 80038dc:	4b71      	ldr	r3, [pc, #452]	@ (8003aa4 <HAL_DMA_Init+0x424>)
 80038de:	681a      	ldr	r2, [r3, #0]
 80038e0:	4b71      	ldr	r3, [pc, #452]	@ (8003aa8 <HAL_DMA_Init+0x428>)
 80038e2:	4013      	ands	r3, r2
 80038e4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80038e8:	d328      	bcc.n	800393c <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	685b      	ldr	r3, [r3, #4]
 80038ee:	2b28      	cmp	r3, #40	@ 0x28
 80038f0:	d903      	bls.n	80038fa <HAL_DMA_Init+0x27a>
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	685b      	ldr	r3, [r3, #4]
 80038f6:	2b2e      	cmp	r3, #46	@ 0x2e
 80038f8:	d917      	bls.n	800392a <HAL_DMA_Init+0x2aa>
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	685b      	ldr	r3, [r3, #4]
 80038fe:	2b3e      	cmp	r3, #62	@ 0x3e
 8003900:	d903      	bls.n	800390a <HAL_DMA_Init+0x28a>
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	685b      	ldr	r3, [r3, #4]
 8003906:	2b42      	cmp	r3, #66	@ 0x42
 8003908:	d90f      	bls.n	800392a <HAL_DMA_Init+0x2aa>
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	685b      	ldr	r3, [r3, #4]
 800390e:	2b46      	cmp	r3, #70	@ 0x46
 8003910:	d903      	bls.n	800391a <HAL_DMA_Init+0x29a>
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	685b      	ldr	r3, [r3, #4]
 8003916:	2b48      	cmp	r3, #72	@ 0x48
 8003918:	d907      	bls.n	800392a <HAL_DMA_Init+0x2aa>
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	685b      	ldr	r3, [r3, #4]
 800391e:	2b4e      	cmp	r3, #78	@ 0x4e
 8003920:	d905      	bls.n	800392e <HAL_DMA_Init+0x2ae>
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	685b      	ldr	r3, [r3, #4]
 8003926:	2b52      	cmp	r3, #82	@ 0x52
 8003928:	d801      	bhi.n	800392e <HAL_DMA_Init+0x2ae>
 800392a:	2301      	movs	r3, #1
 800392c:	e000      	b.n	8003930 <HAL_DMA_Init+0x2b0>
 800392e:	2300      	movs	r3, #0
 8003930:	2b00      	cmp	r3, #0
 8003932:	d003      	beq.n	800393c <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8003934:	697b      	ldr	r3, [r7, #20]
 8003936:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800393a:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	697a      	ldr	r2, [r7, #20]
 8003942:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	695b      	ldr	r3, [r3, #20]
 800394a:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800394c:	697b      	ldr	r3, [r7, #20]
 800394e:	f023 0307 	bic.w	r3, r3, #7
 8003952:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003958:	697a      	ldr	r2, [r7, #20]
 800395a:	4313      	orrs	r3, r2
 800395c:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003962:	2b04      	cmp	r3, #4
 8003964:	d117      	bne.n	8003996 <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800396a:	697a      	ldr	r2, [r7, #20]
 800396c:	4313      	orrs	r3, r2
 800396e:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003974:	2b00      	cmp	r3, #0
 8003976:	d00e      	beq.n	8003996 <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003978:	6878      	ldr	r0, [r7, #4]
 800397a:	f001 fdcf 	bl	800551c <DMA_CheckFifoParam>
 800397e:	4603      	mov	r3, r0
 8003980:	2b00      	cmp	r3, #0
 8003982:	d008      	beq.n	8003996 <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	2240      	movs	r2, #64	@ 0x40
 8003988:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	2201      	movs	r2, #1
 800398e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 8003992:	2301      	movs	r3, #1
 8003994:	e197      	b.n	8003cc6 <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	697a      	ldr	r2, [r7, #20]
 800399c:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800399e:	6878      	ldr	r0, [r7, #4]
 80039a0:	f001 fd0a 	bl	80053b8 <DMA_CalcBaseAndBitshift>
 80039a4:	4603      	mov	r3, r0
 80039a6:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039ac:	f003 031f 	and.w	r3, r3, #31
 80039b0:	223f      	movs	r2, #63	@ 0x3f
 80039b2:	409a      	lsls	r2, r3
 80039b4:	68bb      	ldr	r3, [r7, #8]
 80039b6:	609a      	str	r2, [r3, #8]
 80039b8:	e0cd      	b.n	8003b56 <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	4a3b      	ldr	r2, [pc, #236]	@ (8003aac <HAL_DMA_Init+0x42c>)
 80039c0:	4293      	cmp	r3, r2
 80039c2:	d022      	beq.n	8003a0a <HAL_DMA_Init+0x38a>
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	4a39      	ldr	r2, [pc, #228]	@ (8003ab0 <HAL_DMA_Init+0x430>)
 80039ca:	4293      	cmp	r3, r2
 80039cc:	d01d      	beq.n	8003a0a <HAL_DMA_Init+0x38a>
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	4a38      	ldr	r2, [pc, #224]	@ (8003ab4 <HAL_DMA_Init+0x434>)
 80039d4:	4293      	cmp	r3, r2
 80039d6:	d018      	beq.n	8003a0a <HAL_DMA_Init+0x38a>
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	4a36      	ldr	r2, [pc, #216]	@ (8003ab8 <HAL_DMA_Init+0x438>)
 80039de:	4293      	cmp	r3, r2
 80039e0:	d013      	beq.n	8003a0a <HAL_DMA_Init+0x38a>
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	4a35      	ldr	r2, [pc, #212]	@ (8003abc <HAL_DMA_Init+0x43c>)
 80039e8:	4293      	cmp	r3, r2
 80039ea:	d00e      	beq.n	8003a0a <HAL_DMA_Init+0x38a>
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	4a33      	ldr	r2, [pc, #204]	@ (8003ac0 <HAL_DMA_Init+0x440>)
 80039f2:	4293      	cmp	r3, r2
 80039f4:	d009      	beq.n	8003a0a <HAL_DMA_Init+0x38a>
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	4a32      	ldr	r2, [pc, #200]	@ (8003ac4 <HAL_DMA_Init+0x444>)
 80039fc:	4293      	cmp	r3, r2
 80039fe:	d004      	beq.n	8003a0a <HAL_DMA_Init+0x38a>
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	4a30      	ldr	r2, [pc, #192]	@ (8003ac8 <HAL_DMA_Init+0x448>)
 8003a06:	4293      	cmp	r3, r2
 8003a08:	d101      	bne.n	8003a0e <HAL_DMA_Init+0x38e>
 8003a0a:	2301      	movs	r3, #1
 8003a0c:	e000      	b.n	8003a10 <HAL_DMA_Init+0x390>
 8003a0e:	2300      	movs	r3, #0
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	f000 8097 	beq.w	8003b44 <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	4a24      	ldr	r2, [pc, #144]	@ (8003aac <HAL_DMA_Init+0x42c>)
 8003a1c:	4293      	cmp	r3, r2
 8003a1e:	d021      	beq.n	8003a64 <HAL_DMA_Init+0x3e4>
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	4a22      	ldr	r2, [pc, #136]	@ (8003ab0 <HAL_DMA_Init+0x430>)
 8003a26:	4293      	cmp	r3, r2
 8003a28:	d01c      	beq.n	8003a64 <HAL_DMA_Init+0x3e4>
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	4a21      	ldr	r2, [pc, #132]	@ (8003ab4 <HAL_DMA_Init+0x434>)
 8003a30:	4293      	cmp	r3, r2
 8003a32:	d017      	beq.n	8003a64 <HAL_DMA_Init+0x3e4>
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	4a1f      	ldr	r2, [pc, #124]	@ (8003ab8 <HAL_DMA_Init+0x438>)
 8003a3a:	4293      	cmp	r3, r2
 8003a3c:	d012      	beq.n	8003a64 <HAL_DMA_Init+0x3e4>
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	4a1e      	ldr	r2, [pc, #120]	@ (8003abc <HAL_DMA_Init+0x43c>)
 8003a44:	4293      	cmp	r3, r2
 8003a46:	d00d      	beq.n	8003a64 <HAL_DMA_Init+0x3e4>
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	4a1c      	ldr	r2, [pc, #112]	@ (8003ac0 <HAL_DMA_Init+0x440>)
 8003a4e:	4293      	cmp	r3, r2
 8003a50:	d008      	beq.n	8003a64 <HAL_DMA_Init+0x3e4>
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	4a1b      	ldr	r2, [pc, #108]	@ (8003ac4 <HAL_DMA_Init+0x444>)
 8003a58:	4293      	cmp	r3, r2
 8003a5a:	d003      	beq.n	8003a64 <HAL_DMA_Init+0x3e4>
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	4a19      	ldr	r2, [pc, #100]	@ (8003ac8 <HAL_DMA_Init+0x448>)
 8003a62:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	2202      	movs	r2, #2
 8003a68:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	2200      	movs	r2, #0
 8003a70:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8003a7c:	697a      	ldr	r2, [r7, #20]
 8003a7e:	4b13      	ldr	r3, [pc, #76]	@ (8003acc <HAL_DMA_Init+0x44c>)
 8003a80:	4013      	ands	r3, r2
 8003a82:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	689b      	ldr	r3, [r3, #8]
 8003a88:	2b40      	cmp	r3, #64	@ 0x40
 8003a8a:	d021      	beq.n	8003ad0 <HAL_DMA_Init+0x450>
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	689b      	ldr	r3, [r3, #8]
 8003a90:	2b80      	cmp	r3, #128	@ 0x80
 8003a92:	d102      	bne.n	8003a9a <HAL_DMA_Init+0x41a>
 8003a94:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8003a98:	e01b      	b.n	8003ad2 <HAL_DMA_Init+0x452>
 8003a9a:	2300      	movs	r3, #0
 8003a9c:	e019      	b.n	8003ad2 <HAL_DMA_Init+0x452>
 8003a9e:	bf00      	nop
 8003aa0:	fe10803f 	.word	0xfe10803f
 8003aa4:	5c001000 	.word	0x5c001000
 8003aa8:	ffff0000 	.word	0xffff0000
 8003aac:	58025408 	.word	0x58025408
 8003ab0:	5802541c 	.word	0x5802541c
 8003ab4:	58025430 	.word	0x58025430
 8003ab8:	58025444 	.word	0x58025444
 8003abc:	58025458 	.word	0x58025458
 8003ac0:	5802546c 	.word	0x5802546c
 8003ac4:	58025480 	.word	0x58025480
 8003ac8:	58025494 	.word	0x58025494
 8003acc:	fffe000f 	.word	0xfffe000f
 8003ad0:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8003ad2:	687a      	ldr	r2, [r7, #4]
 8003ad4:	68d2      	ldr	r2, [r2, #12]
 8003ad6:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8003ad8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	691b      	ldr	r3, [r3, #16]
 8003ade:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8003ae0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	695b      	ldr	r3, [r3, #20]
 8003ae6:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8003ae8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	699b      	ldr	r3, [r3, #24]
 8003aee:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8003af0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	69db      	ldr	r3, [r3, #28]
 8003af6:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8003af8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	6a1b      	ldr	r3, [r3, #32]
 8003afe:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8003b00:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8003b02:	697a      	ldr	r2, [r7, #20]
 8003b04:	4313      	orrs	r3, r2
 8003b06:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	697a      	ldr	r2, [r7, #20]
 8003b0e:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	461a      	mov	r2, r3
 8003b16:	4b6e      	ldr	r3, [pc, #440]	@ (8003cd0 <HAL_DMA_Init+0x650>)
 8003b18:	4413      	add	r3, r2
 8003b1a:	4a6e      	ldr	r2, [pc, #440]	@ (8003cd4 <HAL_DMA_Init+0x654>)
 8003b1c:	fba2 2303 	umull	r2, r3, r2, r3
 8003b20:	091b      	lsrs	r3, r3, #4
 8003b22:	009a      	lsls	r2, r3, #2
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003b28:	6878      	ldr	r0, [r7, #4]
 8003b2a:	f001 fc45 	bl	80053b8 <DMA_CalcBaseAndBitshift>
 8003b2e:	4603      	mov	r3, r0
 8003b30:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b36:	f003 031f 	and.w	r3, r3, #31
 8003b3a:	2201      	movs	r2, #1
 8003b3c:	409a      	lsls	r2, r3
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	605a      	str	r2, [r3, #4]
 8003b42:	e008      	b.n	8003b56 <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	2240      	movs	r2, #64	@ 0x40
 8003b48:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	2203      	movs	r2, #3
 8003b4e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 8003b52:	2301      	movs	r3, #1
 8003b54:	e0b7      	b.n	8003cc6 <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	4a5f      	ldr	r2, [pc, #380]	@ (8003cd8 <HAL_DMA_Init+0x658>)
 8003b5c:	4293      	cmp	r3, r2
 8003b5e:	d072      	beq.n	8003c46 <HAL_DMA_Init+0x5c6>
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	4a5d      	ldr	r2, [pc, #372]	@ (8003cdc <HAL_DMA_Init+0x65c>)
 8003b66:	4293      	cmp	r3, r2
 8003b68:	d06d      	beq.n	8003c46 <HAL_DMA_Init+0x5c6>
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	4a5c      	ldr	r2, [pc, #368]	@ (8003ce0 <HAL_DMA_Init+0x660>)
 8003b70:	4293      	cmp	r3, r2
 8003b72:	d068      	beq.n	8003c46 <HAL_DMA_Init+0x5c6>
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	4a5a      	ldr	r2, [pc, #360]	@ (8003ce4 <HAL_DMA_Init+0x664>)
 8003b7a:	4293      	cmp	r3, r2
 8003b7c:	d063      	beq.n	8003c46 <HAL_DMA_Init+0x5c6>
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	4a59      	ldr	r2, [pc, #356]	@ (8003ce8 <HAL_DMA_Init+0x668>)
 8003b84:	4293      	cmp	r3, r2
 8003b86:	d05e      	beq.n	8003c46 <HAL_DMA_Init+0x5c6>
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	4a57      	ldr	r2, [pc, #348]	@ (8003cec <HAL_DMA_Init+0x66c>)
 8003b8e:	4293      	cmp	r3, r2
 8003b90:	d059      	beq.n	8003c46 <HAL_DMA_Init+0x5c6>
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	4a56      	ldr	r2, [pc, #344]	@ (8003cf0 <HAL_DMA_Init+0x670>)
 8003b98:	4293      	cmp	r3, r2
 8003b9a:	d054      	beq.n	8003c46 <HAL_DMA_Init+0x5c6>
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	4a54      	ldr	r2, [pc, #336]	@ (8003cf4 <HAL_DMA_Init+0x674>)
 8003ba2:	4293      	cmp	r3, r2
 8003ba4:	d04f      	beq.n	8003c46 <HAL_DMA_Init+0x5c6>
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	4a53      	ldr	r2, [pc, #332]	@ (8003cf8 <HAL_DMA_Init+0x678>)
 8003bac:	4293      	cmp	r3, r2
 8003bae:	d04a      	beq.n	8003c46 <HAL_DMA_Init+0x5c6>
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	4a51      	ldr	r2, [pc, #324]	@ (8003cfc <HAL_DMA_Init+0x67c>)
 8003bb6:	4293      	cmp	r3, r2
 8003bb8:	d045      	beq.n	8003c46 <HAL_DMA_Init+0x5c6>
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	4a50      	ldr	r2, [pc, #320]	@ (8003d00 <HAL_DMA_Init+0x680>)
 8003bc0:	4293      	cmp	r3, r2
 8003bc2:	d040      	beq.n	8003c46 <HAL_DMA_Init+0x5c6>
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	4a4e      	ldr	r2, [pc, #312]	@ (8003d04 <HAL_DMA_Init+0x684>)
 8003bca:	4293      	cmp	r3, r2
 8003bcc:	d03b      	beq.n	8003c46 <HAL_DMA_Init+0x5c6>
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	4a4d      	ldr	r2, [pc, #308]	@ (8003d08 <HAL_DMA_Init+0x688>)
 8003bd4:	4293      	cmp	r3, r2
 8003bd6:	d036      	beq.n	8003c46 <HAL_DMA_Init+0x5c6>
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	4a4b      	ldr	r2, [pc, #300]	@ (8003d0c <HAL_DMA_Init+0x68c>)
 8003bde:	4293      	cmp	r3, r2
 8003be0:	d031      	beq.n	8003c46 <HAL_DMA_Init+0x5c6>
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	4a4a      	ldr	r2, [pc, #296]	@ (8003d10 <HAL_DMA_Init+0x690>)
 8003be8:	4293      	cmp	r3, r2
 8003bea:	d02c      	beq.n	8003c46 <HAL_DMA_Init+0x5c6>
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	4a48      	ldr	r2, [pc, #288]	@ (8003d14 <HAL_DMA_Init+0x694>)
 8003bf2:	4293      	cmp	r3, r2
 8003bf4:	d027      	beq.n	8003c46 <HAL_DMA_Init+0x5c6>
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	4a47      	ldr	r2, [pc, #284]	@ (8003d18 <HAL_DMA_Init+0x698>)
 8003bfc:	4293      	cmp	r3, r2
 8003bfe:	d022      	beq.n	8003c46 <HAL_DMA_Init+0x5c6>
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	4a45      	ldr	r2, [pc, #276]	@ (8003d1c <HAL_DMA_Init+0x69c>)
 8003c06:	4293      	cmp	r3, r2
 8003c08:	d01d      	beq.n	8003c46 <HAL_DMA_Init+0x5c6>
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	4a44      	ldr	r2, [pc, #272]	@ (8003d20 <HAL_DMA_Init+0x6a0>)
 8003c10:	4293      	cmp	r3, r2
 8003c12:	d018      	beq.n	8003c46 <HAL_DMA_Init+0x5c6>
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	4a42      	ldr	r2, [pc, #264]	@ (8003d24 <HAL_DMA_Init+0x6a4>)
 8003c1a:	4293      	cmp	r3, r2
 8003c1c:	d013      	beq.n	8003c46 <HAL_DMA_Init+0x5c6>
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	4a41      	ldr	r2, [pc, #260]	@ (8003d28 <HAL_DMA_Init+0x6a8>)
 8003c24:	4293      	cmp	r3, r2
 8003c26:	d00e      	beq.n	8003c46 <HAL_DMA_Init+0x5c6>
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	4a3f      	ldr	r2, [pc, #252]	@ (8003d2c <HAL_DMA_Init+0x6ac>)
 8003c2e:	4293      	cmp	r3, r2
 8003c30:	d009      	beq.n	8003c46 <HAL_DMA_Init+0x5c6>
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	4a3e      	ldr	r2, [pc, #248]	@ (8003d30 <HAL_DMA_Init+0x6b0>)
 8003c38:	4293      	cmp	r3, r2
 8003c3a:	d004      	beq.n	8003c46 <HAL_DMA_Init+0x5c6>
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	4a3c      	ldr	r2, [pc, #240]	@ (8003d34 <HAL_DMA_Init+0x6b4>)
 8003c42:	4293      	cmp	r3, r2
 8003c44:	d101      	bne.n	8003c4a <HAL_DMA_Init+0x5ca>
 8003c46:	2301      	movs	r3, #1
 8003c48:	e000      	b.n	8003c4c <HAL_DMA_Init+0x5cc>
 8003c4a:	2300      	movs	r3, #0
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d032      	beq.n	8003cb6 <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8003c50:	6878      	ldr	r0, [r7, #4]
 8003c52:	f001 fcdf 	bl	8005614 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	689b      	ldr	r3, [r3, #8]
 8003c5a:	2b80      	cmp	r3, #128	@ 0x80
 8003c5c:	d102      	bne.n	8003c64 <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	2200      	movs	r2, #0
 8003c62:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	685a      	ldr	r2, [r3, #4]
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c6c:	b2d2      	uxtb	r2, r2
 8003c6e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003c74:	687a      	ldr	r2, [r7, #4]
 8003c76:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8003c78:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	685b      	ldr	r3, [r3, #4]
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d010      	beq.n	8003ca4 <HAL_DMA_Init+0x624>
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	685b      	ldr	r3, [r3, #4]
 8003c86:	2b08      	cmp	r3, #8
 8003c88:	d80c      	bhi.n	8003ca4 <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8003c8a:	6878      	ldr	r0, [r7, #4]
 8003c8c:	f001 fd5c 	bl	8005748 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003c94:	2200      	movs	r2, #0
 8003c96:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c9c:	687a      	ldr	r2, [r7, #4]
 8003c9e:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8003ca0:	605a      	str	r2, [r3, #4]
 8003ca2:	e008      	b.n	8003cb6 <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	2200      	movs	r2, #0
 8003ca8:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	2200      	movs	r2, #0
 8003cae:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	2200      	movs	r2, #0
 8003cb4:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	2200      	movs	r2, #0
 8003cba:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	2201      	movs	r2, #1
 8003cc0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8003cc4:	2300      	movs	r3, #0
}
 8003cc6:	4618      	mov	r0, r3
 8003cc8:	3718      	adds	r7, #24
 8003cca:	46bd      	mov	sp, r7
 8003ccc:	bd80      	pop	{r7, pc}
 8003cce:	bf00      	nop
 8003cd0:	a7fdabf8 	.word	0xa7fdabf8
 8003cd4:	cccccccd 	.word	0xcccccccd
 8003cd8:	40020010 	.word	0x40020010
 8003cdc:	40020028 	.word	0x40020028
 8003ce0:	40020040 	.word	0x40020040
 8003ce4:	40020058 	.word	0x40020058
 8003ce8:	40020070 	.word	0x40020070
 8003cec:	40020088 	.word	0x40020088
 8003cf0:	400200a0 	.word	0x400200a0
 8003cf4:	400200b8 	.word	0x400200b8
 8003cf8:	40020410 	.word	0x40020410
 8003cfc:	40020428 	.word	0x40020428
 8003d00:	40020440 	.word	0x40020440
 8003d04:	40020458 	.word	0x40020458
 8003d08:	40020470 	.word	0x40020470
 8003d0c:	40020488 	.word	0x40020488
 8003d10:	400204a0 	.word	0x400204a0
 8003d14:	400204b8 	.word	0x400204b8
 8003d18:	58025408 	.word	0x58025408
 8003d1c:	5802541c 	.word	0x5802541c
 8003d20:	58025430 	.word	0x58025430
 8003d24:	58025444 	.word	0x58025444
 8003d28:	58025458 	.word	0x58025458
 8003d2c:	5802546c 	.word	0x5802546c
 8003d30:	58025480 	.word	0x58025480
 8003d34:	58025494 	.word	0x58025494

08003d38 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003d38:	b580      	push	{r7, lr}
 8003d3a:	b086      	sub	sp, #24
 8003d3c:	af00      	add	r7, sp, #0
 8003d3e:	60f8      	str	r0, [r7, #12]
 8003d40:	60b9      	str	r1, [r7, #8]
 8003d42:	607a      	str	r2, [r7, #4]
 8003d44:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003d46:	2300      	movs	r3, #0
 8003d48:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d101      	bne.n	8003d54 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8003d50:	2301      	movs	r3, #1
 8003d52:	e226      	b.n	80041a2 <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8003d5a:	2b01      	cmp	r3, #1
 8003d5c:	d101      	bne.n	8003d62 <HAL_DMA_Start_IT+0x2a>
 8003d5e:	2302      	movs	r3, #2
 8003d60:	e21f      	b.n	80041a2 <HAL_DMA_Start_IT+0x46a>
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	2201      	movs	r2, #1
 8003d66:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003d70:	b2db      	uxtb	r3, r3
 8003d72:	2b01      	cmp	r3, #1
 8003d74:	f040 820a 	bne.w	800418c <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	2202      	movs	r2, #2
 8003d7c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	2200      	movs	r2, #0
 8003d84:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	4a68      	ldr	r2, [pc, #416]	@ (8003f2c <HAL_DMA_Start_IT+0x1f4>)
 8003d8c:	4293      	cmp	r3, r2
 8003d8e:	d04a      	beq.n	8003e26 <HAL_DMA_Start_IT+0xee>
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	4a66      	ldr	r2, [pc, #408]	@ (8003f30 <HAL_DMA_Start_IT+0x1f8>)
 8003d96:	4293      	cmp	r3, r2
 8003d98:	d045      	beq.n	8003e26 <HAL_DMA_Start_IT+0xee>
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	4a65      	ldr	r2, [pc, #404]	@ (8003f34 <HAL_DMA_Start_IT+0x1fc>)
 8003da0:	4293      	cmp	r3, r2
 8003da2:	d040      	beq.n	8003e26 <HAL_DMA_Start_IT+0xee>
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	4a63      	ldr	r2, [pc, #396]	@ (8003f38 <HAL_DMA_Start_IT+0x200>)
 8003daa:	4293      	cmp	r3, r2
 8003dac:	d03b      	beq.n	8003e26 <HAL_DMA_Start_IT+0xee>
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	4a62      	ldr	r2, [pc, #392]	@ (8003f3c <HAL_DMA_Start_IT+0x204>)
 8003db4:	4293      	cmp	r3, r2
 8003db6:	d036      	beq.n	8003e26 <HAL_DMA_Start_IT+0xee>
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	4a60      	ldr	r2, [pc, #384]	@ (8003f40 <HAL_DMA_Start_IT+0x208>)
 8003dbe:	4293      	cmp	r3, r2
 8003dc0:	d031      	beq.n	8003e26 <HAL_DMA_Start_IT+0xee>
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	4a5f      	ldr	r2, [pc, #380]	@ (8003f44 <HAL_DMA_Start_IT+0x20c>)
 8003dc8:	4293      	cmp	r3, r2
 8003dca:	d02c      	beq.n	8003e26 <HAL_DMA_Start_IT+0xee>
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	4a5d      	ldr	r2, [pc, #372]	@ (8003f48 <HAL_DMA_Start_IT+0x210>)
 8003dd2:	4293      	cmp	r3, r2
 8003dd4:	d027      	beq.n	8003e26 <HAL_DMA_Start_IT+0xee>
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	4a5c      	ldr	r2, [pc, #368]	@ (8003f4c <HAL_DMA_Start_IT+0x214>)
 8003ddc:	4293      	cmp	r3, r2
 8003dde:	d022      	beq.n	8003e26 <HAL_DMA_Start_IT+0xee>
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	4a5a      	ldr	r2, [pc, #360]	@ (8003f50 <HAL_DMA_Start_IT+0x218>)
 8003de6:	4293      	cmp	r3, r2
 8003de8:	d01d      	beq.n	8003e26 <HAL_DMA_Start_IT+0xee>
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	4a59      	ldr	r2, [pc, #356]	@ (8003f54 <HAL_DMA_Start_IT+0x21c>)
 8003df0:	4293      	cmp	r3, r2
 8003df2:	d018      	beq.n	8003e26 <HAL_DMA_Start_IT+0xee>
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	4a57      	ldr	r2, [pc, #348]	@ (8003f58 <HAL_DMA_Start_IT+0x220>)
 8003dfa:	4293      	cmp	r3, r2
 8003dfc:	d013      	beq.n	8003e26 <HAL_DMA_Start_IT+0xee>
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	4a56      	ldr	r2, [pc, #344]	@ (8003f5c <HAL_DMA_Start_IT+0x224>)
 8003e04:	4293      	cmp	r3, r2
 8003e06:	d00e      	beq.n	8003e26 <HAL_DMA_Start_IT+0xee>
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	4a54      	ldr	r2, [pc, #336]	@ (8003f60 <HAL_DMA_Start_IT+0x228>)
 8003e0e:	4293      	cmp	r3, r2
 8003e10:	d009      	beq.n	8003e26 <HAL_DMA_Start_IT+0xee>
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	4a53      	ldr	r2, [pc, #332]	@ (8003f64 <HAL_DMA_Start_IT+0x22c>)
 8003e18:	4293      	cmp	r3, r2
 8003e1a:	d004      	beq.n	8003e26 <HAL_DMA_Start_IT+0xee>
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	4a51      	ldr	r2, [pc, #324]	@ (8003f68 <HAL_DMA_Start_IT+0x230>)
 8003e22:	4293      	cmp	r3, r2
 8003e24:	d108      	bne.n	8003e38 <HAL_DMA_Start_IT+0x100>
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	681a      	ldr	r2, [r3, #0]
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	f022 0201 	bic.w	r2, r2, #1
 8003e34:	601a      	str	r2, [r3, #0]
 8003e36:	e007      	b.n	8003e48 <HAL_DMA_Start_IT+0x110>
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	681a      	ldr	r2, [r3, #0]
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	f022 0201 	bic.w	r2, r2, #1
 8003e46:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003e48:	683b      	ldr	r3, [r7, #0]
 8003e4a:	687a      	ldr	r2, [r7, #4]
 8003e4c:	68b9      	ldr	r1, [r7, #8]
 8003e4e:	68f8      	ldr	r0, [r7, #12]
 8003e50:	f001 f906 	bl	8005060 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	4a34      	ldr	r2, [pc, #208]	@ (8003f2c <HAL_DMA_Start_IT+0x1f4>)
 8003e5a:	4293      	cmp	r3, r2
 8003e5c:	d04a      	beq.n	8003ef4 <HAL_DMA_Start_IT+0x1bc>
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	4a33      	ldr	r2, [pc, #204]	@ (8003f30 <HAL_DMA_Start_IT+0x1f8>)
 8003e64:	4293      	cmp	r3, r2
 8003e66:	d045      	beq.n	8003ef4 <HAL_DMA_Start_IT+0x1bc>
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	4a31      	ldr	r2, [pc, #196]	@ (8003f34 <HAL_DMA_Start_IT+0x1fc>)
 8003e6e:	4293      	cmp	r3, r2
 8003e70:	d040      	beq.n	8003ef4 <HAL_DMA_Start_IT+0x1bc>
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	4a30      	ldr	r2, [pc, #192]	@ (8003f38 <HAL_DMA_Start_IT+0x200>)
 8003e78:	4293      	cmp	r3, r2
 8003e7a:	d03b      	beq.n	8003ef4 <HAL_DMA_Start_IT+0x1bc>
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	4a2e      	ldr	r2, [pc, #184]	@ (8003f3c <HAL_DMA_Start_IT+0x204>)
 8003e82:	4293      	cmp	r3, r2
 8003e84:	d036      	beq.n	8003ef4 <HAL_DMA_Start_IT+0x1bc>
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	4a2d      	ldr	r2, [pc, #180]	@ (8003f40 <HAL_DMA_Start_IT+0x208>)
 8003e8c:	4293      	cmp	r3, r2
 8003e8e:	d031      	beq.n	8003ef4 <HAL_DMA_Start_IT+0x1bc>
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	4a2b      	ldr	r2, [pc, #172]	@ (8003f44 <HAL_DMA_Start_IT+0x20c>)
 8003e96:	4293      	cmp	r3, r2
 8003e98:	d02c      	beq.n	8003ef4 <HAL_DMA_Start_IT+0x1bc>
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	4a2a      	ldr	r2, [pc, #168]	@ (8003f48 <HAL_DMA_Start_IT+0x210>)
 8003ea0:	4293      	cmp	r3, r2
 8003ea2:	d027      	beq.n	8003ef4 <HAL_DMA_Start_IT+0x1bc>
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	4a28      	ldr	r2, [pc, #160]	@ (8003f4c <HAL_DMA_Start_IT+0x214>)
 8003eaa:	4293      	cmp	r3, r2
 8003eac:	d022      	beq.n	8003ef4 <HAL_DMA_Start_IT+0x1bc>
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	4a27      	ldr	r2, [pc, #156]	@ (8003f50 <HAL_DMA_Start_IT+0x218>)
 8003eb4:	4293      	cmp	r3, r2
 8003eb6:	d01d      	beq.n	8003ef4 <HAL_DMA_Start_IT+0x1bc>
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	4a25      	ldr	r2, [pc, #148]	@ (8003f54 <HAL_DMA_Start_IT+0x21c>)
 8003ebe:	4293      	cmp	r3, r2
 8003ec0:	d018      	beq.n	8003ef4 <HAL_DMA_Start_IT+0x1bc>
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	4a24      	ldr	r2, [pc, #144]	@ (8003f58 <HAL_DMA_Start_IT+0x220>)
 8003ec8:	4293      	cmp	r3, r2
 8003eca:	d013      	beq.n	8003ef4 <HAL_DMA_Start_IT+0x1bc>
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	4a22      	ldr	r2, [pc, #136]	@ (8003f5c <HAL_DMA_Start_IT+0x224>)
 8003ed2:	4293      	cmp	r3, r2
 8003ed4:	d00e      	beq.n	8003ef4 <HAL_DMA_Start_IT+0x1bc>
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	4a21      	ldr	r2, [pc, #132]	@ (8003f60 <HAL_DMA_Start_IT+0x228>)
 8003edc:	4293      	cmp	r3, r2
 8003ede:	d009      	beq.n	8003ef4 <HAL_DMA_Start_IT+0x1bc>
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	4a1f      	ldr	r2, [pc, #124]	@ (8003f64 <HAL_DMA_Start_IT+0x22c>)
 8003ee6:	4293      	cmp	r3, r2
 8003ee8:	d004      	beq.n	8003ef4 <HAL_DMA_Start_IT+0x1bc>
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	4a1e      	ldr	r2, [pc, #120]	@ (8003f68 <HAL_DMA_Start_IT+0x230>)
 8003ef0:	4293      	cmp	r3, r2
 8003ef2:	d101      	bne.n	8003ef8 <HAL_DMA_Start_IT+0x1c0>
 8003ef4:	2301      	movs	r3, #1
 8003ef6:	e000      	b.n	8003efa <HAL_DMA_Start_IT+0x1c2>
 8003ef8:	2300      	movs	r3, #0
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d036      	beq.n	8003f6c <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	f023 021e 	bic.w	r2, r3, #30
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	f042 0216 	orr.w	r2, r2, #22
 8003f10:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d03e      	beq.n	8003f98 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	681a      	ldr	r2, [r3, #0]
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	f042 0208 	orr.w	r2, r2, #8
 8003f28:	601a      	str	r2, [r3, #0]
 8003f2a:	e035      	b.n	8003f98 <HAL_DMA_Start_IT+0x260>
 8003f2c:	40020010 	.word	0x40020010
 8003f30:	40020028 	.word	0x40020028
 8003f34:	40020040 	.word	0x40020040
 8003f38:	40020058 	.word	0x40020058
 8003f3c:	40020070 	.word	0x40020070
 8003f40:	40020088 	.word	0x40020088
 8003f44:	400200a0 	.word	0x400200a0
 8003f48:	400200b8 	.word	0x400200b8
 8003f4c:	40020410 	.word	0x40020410
 8003f50:	40020428 	.word	0x40020428
 8003f54:	40020440 	.word	0x40020440
 8003f58:	40020458 	.word	0x40020458
 8003f5c:	40020470 	.word	0x40020470
 8003f60:	40020488 	.word	0x40020488
 8003f64:	400204a0 	.word	0x400204a0
 8003f68:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	f023 020e 	bic.w	r2, r3, #14
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	f042 020a 	orr.w	r2, r2, #10
 8003f7e:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d007      	beq.n	8003f98 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	681a      	ldr	r2, [r3, #0]
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	f042 0204 	orr.w	r2, r2, #4
 8003f96:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	4a83      	ldr	r2, [pc, #524]	@ (80041ac <HAL_DMA_Start_IT+0x474>)
 8003f9e:	4293      	cmp	r3, r2
 8003fa0:	d072      	beq.n	8004088 <HAL_DMA_Start_IT+0x350>
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	4a82      	ldr	r2, [pc, #520]	@ (80041b0 <HAL_DMA_Start_IT+0x478>)
 8003fa8:	4293      	cmp	r3, r2
 8003faa:	d06d      	beq.n	8004088 <HAL_DMA_Start_IT+0x350>
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	4a80      	ldr	r2, [pc, #512]	@ (80041b4 <HAL_DMA_Start_IT+0x47c>)
 8003fb2:	4293      	cmp	r3, r2
 8003fb4:	d068      	beq.n	8004088 <HAL_DMA_Start_IT+0x350>
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	4a7f      	ldr	r2, [pc, #508]	@ (80041b8 <HAL_DMA_Start_IT+0x480>)
 8003fbc:	4293      	cmp	r3, r2
 8003fbe:	d063      	beq.n	8004088 <HAL_DMA_Start_IT+0x350>
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	4a7d      	ldr	r2, [pc, #500]	@ (80041bc <HAL_DMA_Start_IT+0x484>)
 8003fc6:	4293      	cmp	r3, r2
 8003fc8:	d05e      	beq.n	8004088 <HAL_DMA_Start_IT+0x350>
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	4a7c      	ldr	r2, [pc, #496]	@ (80041c0 <HAL_DMA_Start_IT+0x488>)
 8003fd0:	4293      	cmp	r3, r2
 8003fd2:	d059      	beq.n	8004088 <HAL_DMA_Start_IT+0x350>
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	4a7a      	ldr	r2, [pc, #488]	@ (80041c4 <HAL_DMA_Start_IT+0x48c>)
 8003fda:	4293      	cmp	r3, r2
 8003fdc:	d054      	beq.n	8004088 <HAL_DMA_Start_IT+0x350>
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	4a79      	ldr	r2, [pc, #484]	@ (80041c8 <HAL_DMA_Start_IT+0x490>)
 8003fe4:	4293      	cmp	r3, r2
 8003fe6:	d04f      	beq.n	8004088 <HAL_DMA_Start_IT+0x350>
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	4a77      	ldr	r2, [pc, #476]	@ (80041cc <HAL_DMA_Start_IT+0x494>)
 8003fee:	4293      	cmp	r3, r2
 8003ff0:	d04a      	beq.n	8004088 <HAL_DMA_Start_IT+0x350>
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	4a76      	ldr	r2, [pc, #472]	@ (80041d0 <HAL_DMA_Start_IT+0x498>)
 8003ff8:	4293      	cmp	r3, r2
 8003ffa:	d045      	beq.n	8004088 <HAL_DMA_Start_IT+0x350>
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	4a74      	ldr	r2, [pc, #464]	@ (80041d4 <HAL_DMA_Start_IT+0x49c>)
 8004002:	4293      	cmp	r3, r2
 8004004:	d040      	beq.n	8004088 <HAL_DMA_Start_IT+0x350>
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	4a73      	ldr	r2, [pc, #460]	@ (80041d8 <HAL_DMA_Start_IT+0x4a0>)
 800400c:	4293      	cmp	r3, r2
 800400e:	d03b      	beq.n	8004088 <HAL_DMA_Start_IT+0x350>
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	4a71      	ldr	r2, [pc, #452]	@ (80041dc <HAL_DMA_Start_IT+0x4a4>)
 8004016:	4293      	cmp	r3, r2
 8004018:	d036      	beq.n	8004088 <HAL_DMA_Start_IT+0x350>
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	4a70      	ldr	r2, [pc, #448]	@ (80041e0 <HAL_DMA_Start_IT+0x4a8>)
 8004020:	4293      	cmp	r3, r2
 8004022:	d031      	beq.n	8004088 <HAL_DMA_Start_IT+0x350>
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	4a6e      	ldr	r2, [pc, #440]	@ (80041e4 <HAL_DMA_Start_IT+0x4ac>)
 800402a:	4293      	cmp	r3, r2
 800402c:	d02c      	beq.n	8004088 <HAL_DMA_Start_IT+0x350>
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	4a6d      	ldr	r2, [pc, #436]	@ (80041e8 <HAL_DMA_Start_IT+0x4b0>)
 8004034:	4293      	cmp	r3, r2
 8004036:	d027      	beq.n	8004088 <HAL_DMA_Start_IT+0x350>
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	4a6b      	ldr	r2, [pc, #428]	@ (80041ec <HAL_DMA_Start_IT+0x4b4>)
 800403e:	4293      	cmp	r3, r2
 8004040:	d022      	beq.n	8004088 <HAL_DMA_Start_IT+0x350>
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	4a6a      	ldr	r2, [pc, #424]	@ (80041f0 <HAL_DMA_Start_IT+0x4b8>)
 8004048:	4293      	cmp	r3, r2
 800404a:	d01d      	beq.n	8004088 <HAL_DMA_Start_IT+0x350>
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	4a68      	ldr	r2, [pc, #416]	@ (80041f4 <HAL_DMA_Start_IT+0x4bc>)
 8004052:	4293      	cmp	r3, r2
 8004054:	d018      	beq.n	8004088 <HAL_DMA_Start_IT+0x350>
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	4a67      	ldr	r2, [pc, #412]	@ (80041f8 <HAL_DMA_Start_IT+0x4c0>)
 800405c:	4293      	cmp	r3, r2
 800405e:	d013      	beq.n	8004088 <HAL_DMA_Start_IT+0x350>
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	4a65      	ldr	r2, [pc, #404]	@ (80041fc <HAL_DMA_Start_IT+0x4c4>)
 8004066:	4293      	cmp	r3, r2
 8004068:	d00e      	beq.n	8004088 <HAL_DMA_Start_IT+0x350>
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	4a64      	ldr	r2, [pc, #400]	@ (8004200 <HAL_DMA_Start_IT+0x4c8>)
 8004070:	4293      	cmp	r3, r2
 8004072:	d009      	beq.n	8004088 <HAL_DMA_Start_IT+0x350>
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	4a62      	ldr	r2, [pc, #392]	@ (8004204 <HAL_DMA_Start_IT+0x4cc>)
 800407a:	4293      	cmp	r3, r2
 800407c:	d004      	beq.n	8004088 <HAL_DMA_Start_IT+0x350>
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	4a61      	ldr	r2, [pc, #388]	@ (8004208 <HAL_DMA_Start_IT+0x4d0>)
 8004084:	4293      	cmp	r3, r2
 8004086:	d101      	bne.n	800408c <HAL_DMA_Start_IT+0x354>
 8004088:	2301      	movs	r3, #1
 800408a:	e000      	b.n	800408e <HAL_DMA_Start_IT+0x356>
 800408c:	2300      	movs	r3, #0
 800408e:	2b00      	cmp	r3, #0
 8004090:	d01a      	beq.n	80040c8 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800409c:	2b00      	cmp	r3, #0
 800409e:	d007      	beq.n	80040b0 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80040a4:	681a      	ldr	r2, [r3, #0]
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80040aa:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80040ae:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d007      	beq.n	80040c8 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80040bc:	681a      	ldr	r2, [r3, #0]
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80040c2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80040c6:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	4a37      	ldr	r2, [pc, #220]	@ (80041ac <HAL_DMA_Start_IT+0x474>)
 80040ce:	4293      	cmp	r3, r2
 80040d0:	d04a      	beq.n	8004168 <HAL_DMA_Start_IT+0x430>
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	4a36      	ldr	r2, [pc, #216]	@ (80041b0 <HAL_DMA_Start_IT+0x478>)
 80040d8:	4293      	cmp	r3, r2
 80040da:	d045      	beq.n	8004168 <HAL_DMA_Start_IT+0x430>
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	4a34      	ldr	r2, [pc, #208]	@ (80041b4 <HAL_DMA_Start_IT+0x47c>)
 80040e2:	4293      	cmp	r3, r2
 80040e4:	d040      	beq.n	8004168 <HAL_DMA_Start_IT+0x430>
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	4a33      	ldr	r2, [pc, #204]	@ (80041b8 <HAL_DMA_Start_IT+0x480>)
 80040ec:	4293      	cmp	r3, r2
 80040ee:	d03b      	beq.n	8004168 <HAL_DMA_Start_IT+0x430>
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	4a31      	ldr	r2, [pc, #196]	@ (80041bc <HAL_DMA_Start_IT+0x484>)
 80040f6:	4293      	cmp	r3, r2
 80040f8:	d036      	beq.n	8004168 <HAL_DMA_Start_IT+0x430>
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	4a30      	ldr	r2, [pc, #192]	@ (80041c0 <HAL_DMA_Start_IT+0x488>)
 8004100:	4293      	cmp	r3, r2
 8004102:	d031      	beq.n	8004168 <HAL_DMA_Start_IT+0x430>
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	4a2e      	ldr	r2, [pc, #184]	@ (80041c4 <HAL_DMA_Start_IT+0x48c>)
 800410a:	4293      	cmp	r3, r2
 800410c:	d02c      	beq.n	8004168 <HAL_DMA_Start_IT+0x430>
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	4a2d      	ldr	r2, [pc, #180]	@ (80041c8 <HAL_DMA_Start_IT+0x490>)
 8004114:	4293      	cmp	r3, r2
 8004116:	d027      	beq.n	8004168 <HAL_DMA_Start_IT+0x430>
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	4a2b      	ldr	r2, [pc, #172]	@ (80041cc <HAL_DMA_Start_IT+0x494>)
 800411e:	4293      	cmp	r3, r2
 8004120:	d022      	beq.n	8004168 <HAL_DMA_Start_IT+0x430>
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	4a2a      	ldr	r2, [pc, #168]	@ (80041d0 <HAL_DMA_Start_IT+0x498>)
 8004128:	4293      	cmp	r3, r2
 800412a:	d01d      	beq.n	8004168 <HAL_DMA_Start_IT+0x430>
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	4a28      	ldr	r2, [pc, #160]	@ (80041d4 <HAL_DMA_Start_IT+0x49c>)
 8004132:	4293      	cmp	r3, r2
 8004134:	d018      	beq.n	8004168 <HAL_DMA_Start_IT+0x430>
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	4a27      	ldr	r2, [pc, #156]	@ (80041d8 <HAL_DMA_Start_IT+0x4a0>)
 800413c:	4293      	cmp	r3, r2
 800413e:	d013      	beq.n	8004168 <HAL_DMA_Start_IT+0x430>
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	4a25      	ldr	r2, [pc, #148]	@ (80041dc <HAL_DMA_Start_IT+0x4a4>)
 8004146:	4293      	cmp	r3, r2
 8004148:	d00e      	beq.n	8004168 <HAL_DMA_Start_IT+0x430>
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	4a24      	ldr	r2, [pc, #144]	@ (80041e0 <HAL_DMA_Start_IT+0x4a8>)
 8004150:	4293      	cmp	r3, r2
 8004152:	d009      	beq.n	8004168 <HAL_DMA_Start_IT+0x430>
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	4a22      	ldr	r2, [pc, #136]	@ (80041e4 <HAL_DMA_Start_IT+0x4ac>)
 800415a:	4293      	cmp	r3, r2
 800415c:	d004      	beq.n	8004168 <HAL_DMA_Start_IT+0x430>
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	4a21      	ldr	r2, [pc, #132]	@ (80041e8 <HAL_DMA_Start_IT+0x4b0>)
 8004164:	4293      	cmp	r3, r2
 8004166:	d108      	bne.n	800417a <HAL_DMA_Start_IT+0x442>
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	681a      	ldr	r2, [r3, #0]
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	f042 0201 	orr.w	r2, r2, #1
 8004176:	601a      	str	r2, [r3, #0]
 8004178:	e012      	b.n	80041a0 <HAL_DMA_Start_IT+0x468>
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	681a      	ldr	r2, [r3, #0]
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	f042 0201 	orr.w	r2, r2, #1
 8004188:	601a      	str	r2, [r3, #0]
 800418a:	e009      	b.n	80041a0 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004192:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	2200      	movs	r2, #0
 8004198:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Return error status */
    status = HAL_ERROR;
 800419c:	2301      	movs	r3, #1
 800419e:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 80041a0:	7dfb      	ldrb	r3, [r7, #23]
}
 80041a2:	4618      	mov	r0, r3
 80041a4:	3718      	adds	r7, #24
 80041a6:	46bd      	mov	sp, r7
 80041a8:	bd80      	pop	{r7, pc}
 80041aa:	bf00      	nop
 80041ac:	40020010 	.word	0x40020010
 80041b0:	40020028 	.word	0x40020028
 80041b4:	40020040 	.word	0x40020040
 80041b8:	40020058 	.word	0x40020058
 80041bc:	40020070 	.word	0x40020070
 80041c0:	40020088 	.word	0x40020088
 80041c4:	400200a0 	.word	0x400200a0
 80041c8:	400200b8 	.word	0x400200b8
 80041cc:	40020410 	.word	0x40020410
 80041d0:	40020428 	.word	0x40020428
 80041d4:	40020440 	.word	0x40020440
 80041d8:	40020458 	.word	0x40020458
 80041dc:	40020470 	.word	0x40020470
 80041e0:	40020488 	.word	0x40020488
 80041e4:	400204a0 	.word	0x400204a0
 80041e8:	400204b8 	.word	0x400204b8
 80041ec:	58025408 	.word	0x58025408
 80041f0:	5802541c 	.word	0x5802541c
 80041f4:	58025430 	.word	0x58025430
 80041f8:	58025444 	.word	0x58025444
 80041fc:	58025458 	.word	0x58025458
 8004200:	5802546c 	.word	0x5802546c
 8004204:	58025480 	.word	0x58025480
 8004208:	58025494 	.word	0x58025494

0800420c <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800420c:	b580      	push	{r7, lr}
 800420e:	b08a      	sub	sp, #40	@ 0x28
 8004210:	af00      	add	r7, sp, #0
 8004212:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8004214:	2300      	movs	r3, #0
 8004216:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004218:	4b67      	ldr	r3, [pc, #412]	@ (80043b8 <HAL_DMA_IRQHandler+0x1ac>)
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	4a67      	ldr	r2, [pc, #412]	@ (80043bc <HAL_DMA_IRQHandler+0x1b0>)
 800421e:	fba2 2303 	umull	r2, r3, r2, r3
 8004222:	0a9b      	lsrs	r3, r3, #10
 8004224:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800422a:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004230:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8004232:	6a3b      	ldr	r3, [r7, #32]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8004238:	69fb      	ldr	r3, [r7, #28]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	4a5f      	ldr	r2, [pc, #380]	@ (80043c0 <HAL_DMA_IRQHandler+0x1b4>)
 8004244:	4293      	cmp	r3, r2
 8004246:	d04a      	beq.n	80042de <HAL_DMA_IRQHandler+0xd2>
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	4a5d      	ldr	r2, [pc, #372]	@ (80043c4 <HAL_DMA_IRQHandler+0x1b8>)
 800424e:	4293      	cmp	r3, r2
 8004250:	d045      	beq.n	80042de <HAL_DMA_IRQHandler+0xd2>
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	4a5c      	ldr	r2, [pc, #368]	@ (80043c8 <HAL_DMA_IRQHandler+0x1bc>)
 8004258:	4293      	cmp	r3, r2
 800425a:	d040      	beq.n	80042de <HAL_DMA_IRQHandler+0xd2>
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	4a5a      	ldr	r2, [pc, #360]	@ (80043cc <HAL_DMA_IRQHandler+0x1c0>)
 8004262:	4293      	cmp	r3, r2
 8004264:	d03b      	beq.n	80042de <HAL_DMA_IRQHandler+0xd2>
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	4a59      	ldr	r2, [pc, #356]	@ (80043d0 <HAL_DMA_IRQHandler+0x1c4>)
 800426c:	4293      	cmp	r3, r2
 800426e:	d036      	beq.n	80042de <HAL_DMA_IRQHandler+0xd2>
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	4a57      	ldr	r2, [pc, #348]	@ (80043d4 <HAL_DMA_IRQHandler+0x1c8>)
 8004276:	4293      	cmp	r3, r2
 8004278:	d031      	beq.n	80042de <HAL_DMA_IRQHandler+0xd2>
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	4a56      	ldr	r2, [pc, #344]	@ (80043d8 <HAL_DMA_IRQHandler+0x1cc>)
 8004280:	4293      	cmp	r3, r2
 8004282:	d02c      	beq.n	80042de <HAL_DMA_IRQHandler+0xd2>
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	4a54      	ldr	r2, [pc, #336]	@ (80043dc <HAL_DMA_IRQHandler+0x1d0>)
 800428a:	4293      	cmp	r3, r2
 800428c:	d027      	beq.n	80042de <HAL_DMA_IRQHandler+0xd2>
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	4a53      	ldr	r2, [pc, #332]	@ (80043e0 <HAL_DMA_IRQHandler+0x1d4>)
 8004294:	4293      	cmp	r3, r2
 8004296:	d022      	beq.n	80042de <HAL_DMA_IRQHandler+0xd2>
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	4a51      	ldr	r2, [pc, #324]	@ (80043e4 <HAL_DMA_IRQHandler+0x1d8>)
 800429e:	4293      	cmp	r3, r2
 80042a0:	d01d      	beq.n	80042de <HAL_DMA_IRQHandler+0xd2>
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	4a50      	ldr	r2, [pc, #320]	@ (80043e8 <HAL_DMA_IRQHandler+0x1dc>)
 80042a8:	4293      	cmp	r3, r2
 80042aa:	d018      	beq.n	80042de <HAL_DMA_IRQHandler+0xd2>
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	4a4e      	ldr	r2, [pc, #312]	@ (80043ec <HAL_DMA_IRQHandler+0x1e0>)
 80042b2:	4293      	cmp	r3, r2
 80042b4:	d013      	beq.n	80042de <HAL_DMA_IRQHandler+0xd2>
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	4a4d      	ldr	r2, [pc, #308]	@ (80043f0 <HAL_DMA_IRQHandler+0x1e4>)
 80042bc:	4293      	cmp	r3, r2
 80042be:	d00e      	beq.n	80042de <HAL_DMA_IRQHandler+0xd2>
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	4a4b      	ldr	r2, [pc, #300]	@ (80043f4 <HAL_DMA_IRQHandler+0x1e8>)
 80042c6:	4293      	cmp	r3, r2
 80042c8:	d009      	beq.n	80042de <HAL_DMA_IRQHandler+0xd2>
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	4a4a      	ldr	r2, [pc, #296]	@ (80043f8 <HAL_DMA_IRQHandler+0x1ec>)
 80042d0:	4293      	cmp	r3, r2
 80042d2:	d004      	beq.n	80042de <HAL_DMA_IRQHandler+0xd2>
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	4a48      	ldr	r2, [pc, #288]	@ (80043fc <HAL_DMA_IRQHandler+0x1f0>)
 80042da:	4293      	cmp	r3, r2
 80042dc:	d101      	bne.n	80042e2 <HAL_DMA_IRQHandler+0xd6>
 80042de:	2301      	movs	r3, #1
 80042e0:	e000      	b.n	80042e4 <HAL_DMA_IRQHandler+0xd8>
 80042e2:	2300      	movs	r3, #0
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	f000 842b 	beq.w	8004b40 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80042ee:	f003 031f 	and.w	r3, r3, #31
 80042f2:	2208      	movs	r2, #8
 80042f4:	409a      	lsls	r2, r3
 80042f6:	69bb      	ldr	r3, [r7, #24]
 80042f8:	4013      	ands	r3, r2
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	f000 80a2 	beq.w	8004444 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	4a2e      	ldr	r2, [pc, #184]	@ (80043c0 <HAL_DMA_IRQHandler+0x1b4>)
 8004306:	4293      	cmp	r3, r2
 8004308:	d04a      	beq.n	80043a0 <HAL_DMA_IRQHandler+0x194>
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	4a2d      	ldr	r2, [pc, #180]	@ (80043c4 <HAL_DMA_IRQHandler+0x1b8>)
 8004310:	4293      	cmp	r3, r2
 8004312:	d045      	beq.n	80043a0 <HAL_DMA_IRQHandler+0x194>
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	4a2b      	ldr	r2, [pc, #172]	@ (80043c8 <HAL_DMA_IRQHandler+0x1bc>)
 800431a:	4293      	cmp	r3, r2
 800431c:	d040      	beq.n	80043a0 <HAL_DMA_IRQHandler+0x194>
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	4a2a      	ldr	r2, [pc, #168]	@ (80043cc <HAL_DMA_IRQHandler+0x1c0>)
 8004324:	4293      	cmp	r3, r2
 8004326:	d03b      	beq.n	80043a0 <HAL_DMA_IRQHandler+0x194>
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	4a28      	ldr	r2, [pc, #160]	@ (80043d0 <HAL_DMA_IRQHandler+0x1c4>)
 800432e:	4293      	cmp	r3, r2
 8004330:	d036      	beq.n	80043a0 <HAL_DMA_IRQHandler+0x194>
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	4a27      	ldr	r2, [pc, #156]	@ (80043d4 <HAL_DMA_IRQHandler+0x1c8>)
 8004338:	4293      	cmp	r3, r2
 800433a:	d031      	beq.n	80043a0 <HAL_DMA_IRQHandler+0x194>
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	4a25      	ldr	r2, [pc, #148]	@ (80043d8 <HAL_DMA_IRQHandler+0x1cc>)
 8004342:	4293      	cmp	r3, r2
 8004344:	d02c      	beq.n	80043a0 <HAL_DMA_IRQHandler+0x194>
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	4a24      	ldr	r2, [pc, #144]	@ (80043dc <HAL_DMA_IRQHandler+0x1d0>)
 800434c:	4293      	cmp	r3, r2
 800434e:	d027      	beq.n	80043a0 <HAL_DMA_IRQHandler+0x194>
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	4a22      	ldr	r2, [pc, #136]	@ (80043e0 <HAL_DMA_IRQHandler+0x1d4>)
 8004356:	4293      	cmp	r3, r2
 8004358:	d022      	beq.n	80043a0 <HAL_DMA_IRQHandler+0x194>
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	4a21      	ldr	r2, [pc, #132]	@ (80043e4 <HAL_DMA_IRQHandler+0x1d8>)
 8004360:	4293      	cmp	r3, r2
 8004362:	d01d      	beq.n	80043a0 <HAL_DMA_IRQHandler+0x194>
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	4a1f      	ldr	r2, [pc, #124]	@ (80043e8 <HAL_DMA_IRQHandler+0x1dc>)
 800436a:	4293      	cmp	r3, r2
 800436c:	d018      	beq.n	80043a0 <HAL_DMA_IRQHandler+0x194>
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	4a1e      	ldr	r2, [pc, #120]	@ (80043ec <HAL_DMA_IRQHandler+0x1e0>)
 8004374:	4293      	cmp	r3, r2
 8004376:	d013      	beq.n	80043a0 <HAL_DMA_IRQHandler+0x194>
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	4a1c      	ldr	r2, [pc, #112]	@ (80043f0 <HAL_DMA_IRQHandler+0x1e4>)
 800437e:	4293      	cmp	r3, r2
 8004380:	d00e      	beq.n	80043a0 <HAL_DMA_IRQHandler+0x194>
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	4a1b      	ldr	r2, [pc, #108]	@ (80043f4 <HAL_DMA_IRQHandler+0x1e8>)
 8004388:	4293      	cmp	r3, r2
 800438a:	d009      	beq.n	80043a0 <HAL_DMA_IRQHandler+0x194>
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	4a19      	ldr	r2, [pc, #100]	@ (80043f8 <HAL_DMA_IRQHandler+0x1ec>)
 8004392:	4293      	cmp	r3, r2
 8004394:	d004      	beq.n	80043a0 <HAL_DMA_IRQHandler+0x194>
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	4a18      	ldr	r2, [pc, #96]	@ (80043fc <HAL_DMA_IRQHandler+0x1f0>)
 800439c:	4293      	cmp	r3, r2
 800439e:	d12f      	bne.n	8004400 <HAL_DMA_IRQHandler+0x1f4>
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	f003 0304 	and.w	r3, r3, #4
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	bf14      	ite	ne
 80043ae:	2301      	movne	r3, #1
 80043b0:	2300      	moveq	r3, #0
 80043b2:	b2db      	uxtb	r3, r3
 80043b4:	e02e      	b.n	8004414 <HAL_DMA_IRQHandler+0x208>
 80043b6:	bf00      	nop
 80043b8:	24000000 	.word	0x24000000
 80043bc:	1b4e81b5 	.word	0x1b4e81b5
 80043c0:	40020010 	.word	0x40020010
 80043c4:	40020028 	.word	0x40020028
 80043c8:	40020040 	.word	0x40020040
 80043cc:	40020058 	.word	0x40020058
 80043d0:	40020070 	.word	0x40020070
 80043d4:	40020088 	.word	0x40020088
 80043d8:	400200a0 	.word	0x400200a0
 80043dc:	400200b8 	.word	0x400200b8
 80043e0:	40020410 	.word	0x40020410
 80043e4:	40020428 	.word	0x40020428
 80043e8:	40020440 	.word	0x40020440
 80043ec:	40020458 	.word	0x40020458
 80043f0:	40020470 	.word	0x40020470
 80043f4:	40020488 	.word	0x40020488
 80043f8:	400204a0 	.word	0x400204a0
 80043fc:	400204b8 	.word	0x400204b8
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	f003 0308 	and.w	r3, r3, #8
 800440a:	2b00      	cmp	r3, #0
 800440c:	bf14      	ite	ne
 800440e:	2301      	movne	r3, #1
 8004410:	2300      	moveq	r3, #0
 8004412:	b2db      	uxtb	r3, r3
 8004414:	2b00      	cmp	r3, #0
 8004416:	d015      	beq.n	8004444 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	681a      	ldr	r2, [r3, #0]
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	f022 0204 	bic.w	r2, r2, #4
 8004426:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800442c:	f003 031f 	and.w	r3, r3, #31
 8004430:	2208      	movs	r2, #8
 8004432:	409a      	lsls	r2, r3
 8004434:	6a3b      	ldr	r3, [r7, #32]
 8004436:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800443c:	f043 0201 	orr.w	r2, r3, #1
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004448:	f003 031f 	and.w	r3, r3, #31
 800444c:	69ba      	ldr	r2, [r7, #24]
 800444e:	fa22 f303 	lsr.w	r3, r2, r3
 8004452:	f003 0301 	and.w	r3, r3, #1
 8004456:	2b00      	cmp	r3, #0
 8004458:	d06e      	beq.n	8004538 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	4a69      	ldr	r2, [pc, #420]	@ (8004604 <HAL_DMA_IRQHandler+0x3f8>)
 8004460:	4293      	cmp	r3, r2
 8004462:	d04a      	beq.n	80044fa <HAL_DMA_IRQHandler+0x2ee>
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	4a67      	ldr	r2, [pc, #412]	@ (8004608 <HAL_DMA_IRQHandler+0x3fc>)
 800446a:	4293      	cmp	r3, r2
 800446c:	d045      	beq.n	80044fa <HAL_DMA_IRQHandler+0x2ee>
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	4a66      	ldr	r2, [pc, #408]	@ (800460c <HAL_DMA_IRQHandler+0x400>)
 8004474:	4293      	cmp	r3, r2
 8004476:	d040      	beq.n	80044fa <HAL_DMA_IRQHandler+0x2ee>
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	4a64      	ldr	r2, [pc, #400]	@ (8004610 <HAL_DMA_IRQHandler+0x404>)
 800447e:	4293      	cmp	r3, r2
 8004480:	d03b      	beq.n	80044fa <HAL_DMA_IRQHandler+0x2ee>
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	4a63      	ldr	r2, [pc, #396]	@ (8004614 <HAL_DMA_IRQHandler+0x408>)
 8004488:	4293      	cmp	r3, r2
 800448a:	d036      	beq.n	80044fa <HAL_DMA_IRQHandler+0x2ee>
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	4a61      	ldr	r2, [pc, #388]	@ (8004618 <HAL_DMA_IRQHandler+0x40c>)
 8004492:	4293      	cmp	r3, r2
 8004494:	d031      	beq.n	80044fa <HAL_DMA_IRQHandler+0x2ee>
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	4a60      	ldr	r2, [pc, #384]	@ (800461c <HAL_DMA_IRQHandler+0x410>)
 800449c:	4293      	cmp	r3, r2
 800449e:	d02c      	beq.n	80044fa <HAL_DMA_IRQHandler+0x2ee>
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	4a5e      	ldr	r2, [pc, #376]	@ (8004620 <HAL_DMA_IRQHandler+0x414>)
 80044a6:	4293      	cmp	r3, r2
 80044a8:	d027      	beq.n	80044fa <HAL_DMA_IRQHandler+0x2ee>
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	4a5d      	ldr	r2, [pc, #372]	@ (8004624 <HAL_DMA_IRQHandler+0x418>)
 80044b0:	4293      	cmp	r3, r2
 80044b2:	d022      	beq.n	80044fa <HAL_DMA_IRQHandler+0x2ee>
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	4a5b      	ldr	r2, [pc, #364]	@ (8004628 <HAL_DMA_IRQHandler+0x41c>)
 80044ba:	4293      	cmp	r3, r2
 80044bc:	d01d      	beq.n	80044fa <HAL_DMA_IRQHandler+0x2ee>
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	4a5a      	ldr	r2, [pc, #360]	@ (800462c <HAL_DMA_IRQHandler+0x420>)
 80044c4:	4293      	cmp	r3, r2
 80044c6:	d018      	beq.n	80044fa <HAL_DMA_IRQHandler+0x2ee>
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	4a58      	ldr	r2, [pc, #352]	@ (8004630 <HAL_DMA_IRQHandler+0x424>)
 80044ce:	4293      	cmp	r3, r2
 80044d0:	d013      	beq.n	80044fa <HAL_DMA_IRQHandler+0x2ee>
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	4a57      	ldr	r2, [pc, #348]	@ (8004634 <HAL_DMA_IRQHandler+0x428>)
 80044d8:	4293      	cmp	r3, r2
 80044da:	d00e      	beq.n	80044fa <HAL_DMA_IRQHandler+0x2ee>
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	4a55      	ldr	r2, [pc, #340]	@ (8004638 <HAL_DMA_IRQHandler+0x42c>)
 80044e2:	4293      	cmp	r3, r2
 80044e4:	d009      	beq.n	80044fa <HAL_DMA_IRQHandler+0x2ee>
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	4a54      	ldr	r2, [pc, #336]	@ (800463c <HAL_DMA_IRQHandler+0x430>)
 80044ec:	4293      	cmp	r3, r2
 80044ee:	d004      	beq.n	80044fa <HAL_DMA_IRQHandler+0x2ee>
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	4a52      	ldr	r2, [pc, #328]	@ (8004640 <HAL_DMA_IRQHandler+0x434>)
 80044f6:	4293      	cmp	r3, r2
 80044f8:	d10a      	bne.n	8004510 <HAL_DMA_IRQHandler+0x304>
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	695b      	ldr	r3, [r3, #20]
 8004500:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004504:	2b00      	cmp	r3, #0
 8004506:	bf14      	ite	ne
 8004508:	2301      	movne	r3, #1
 800450a:	2300      	moveq	r3, #0
 800450c:	b2db      	uxtb	r3, r3
 800450e:	e003      	b.n	8004518 <HAL_DMA_IRQHandler+0x30c>
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	2300      	movs	r3, #0
 8004518:	2b00      	cmp	r3, #0
 800451a:	d00d      	beq.n	8004538 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004520:	f003 031f 	and.w	r3, r3, #31
 8004524:	2201      	movs	r2, #1
 8004526:	409a      	lsls	r2, r3
 8004528:	6a3b      	ldr	r3, [r7, #32]
 800452a:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004530:	f043 0202 	orr.w	r2, r3, #2
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800453c:	f003 031f 	and.w	r3, r3, #31
 8004540:	2204      	movs	r2, #4
 8004542:	409a      	lsls	r2, r3
 8004544:	69bb      	ldr	r3, [r7, #24]
 8004546:	4013      	ands	r3, r2
 8004548:	2b00      	cmp	r3, #0
 800454a:	f000 808f 	beq.w	800466c <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	4a2c      	ldr	r2, [pc, #176]	@ (8004604 <HAL_DMA_IRQHandler+0x3f8>)
 8004554:	4293      	cmp	r3, r2
 8004556:	d04a      	beq.n	80045ee <HAL_DMA_IRQHandler+0x3e2>
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	4a2a      	ldr	r2, [pc, #168]	@ (8004608 <HAL_DMA_IRQHandler+0x3fc>)
 800455e:	4293      	cmp	r3, r2
 8004560:	d045      	beq.n	80045ee <HAL_DMA_IRQHandler+0x3e2>
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	4a29      	ldr	r2, [pc, #164]	@ (800460c <HAL_DMA_IRQHandler+0x400>)
 8004568:	4293      	cmp	r3, r2
 800456a:	d040      	beq.n	80045ee <HAL_DMA_IRQHandler+0x3e2>
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	4a27      	ldr	r2, [pc, #156]	@ (8004610 <HAL_DMA_IRQHandler+0x404>)
 8004572:	4293      	cmp	r3, r2
 8004574:	d03b      	beq.n	80045ee <HAL_DMA_IRQHandler+0x3e2>
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	4a26      	ldr	r2, [pc, #152]	@ (8004614 <HAL_DMA_IRQHandler+0x408>)
 800457c:	4293      	cmp	r3, r2
 800457e:	d036      	beq.n	80045ee <HAL_DMA_IRQHandler+0x3e2>
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	4a24      	ldr	r2, [pc, #144]	@ (8004618 <HAL_DMA_IRQHandler+0x40c>)
 8004586:	4293      	cmp	r3, r2
 8004588:	d031      	beq.n	80045ee <HAL_DMA_IRQHandler+0x3e2>
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	4a23      	ldr	r2, [pc, #140]	@ (800461c <HAL_DMA_IRQHandler+0x410>)
 8004590:	4293      	cmp	r3, r2
 8004592:	d02c      	beq.n	80045ee <HAL_DMA_IRQHandler+0x3e2>
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	4a21      	ldr	r2, [pc, #132]	@ (8004620 <HAL_DMA_IRQHandler+0x414>)
 800459a:	4293      	cmp	r3, r2
 800459c:	d027      	beq.n	80045ee <HAL_DMA_IRQHandler+0x3e2>
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	4a20      	ldr	r2, [pc, #128]	@ (8004624 <HAL_DMA_IRQHandler+0x418>)
 80045a4:	4293      	cmp	r3, r2
 80045a6:	d022      	beq.n	80045ee <HAL_DMA_IRQHandler+0x3e2>
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	4a1e      	ldr	r2, [pc, #120]	@ (8004628 <HAL_DMA_IRQHandler+0x41c>)
 80045ae:	4293      	cmp	r3, r2
 80045b0:	d01d      	beq.n	80045ee <HAL_DMA_IRQHandler+0x3e2>
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	4a1d      	ldr	r2, [pc, #116]	@ (800462c <HAL_DMA_IRQHandler+0x420>)
 80045b8:	4293      	cmp	r3, r2
 80045ba:	d018      	beq.n	80045ee <HAL_DMA_IRQHandler+0x3e2>
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	4a1b      	ldr	r2, [pc, #108]	@ (8004630 <HAL_DMA_IRQHandler+0x424>)
 80045c2:	4293      	cmp	r3, r2
 80045c4:	d013      	beq.n	80045ee <HAL_DMA_IRQHandler+0x3e2>
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	4a1a      	ldr	r2, [pc, #104]	@ (8004634 <HAL_DMA_IRQHandler+0x428>)
 80045cc:	4293      	cmp	r3, r2
 80045ce:	d00e      	beq.n	80045ee <HAL_DMA_IRQHandler+0x3e2>
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	4a18      	ldr	r2, [pc, #96]	@ (8004638 <HAL_DMA_IRQHandler+0x42c>)
 80045d6:	4293      	cmp	r3, r2
 80045d8:	d009      	beq.n	80045ee <HAL_DMA_IRQHandler+0x3e2>
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	4a17      	ldr	r2, [pc, #92]	@ (800463c <HAL_DMA_IRQHandler+0x430>)
 80045e0:	4293      	cmp	r3, r2
 80045e2:	d004      	beq.n	80045ee <HAL_DMA_IRQHandler+0x3e2>
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	4a15      	ldr	r2, [pc, #84]	@ (8004640 <HAL_DMA_IRQHandler+0x434>)
 80045ea:	4293      	cmp	r3, r2
 80045ec:	d12a      	bne.n	8004644 <HAL_DMA_IRQHandler+0x438>
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	f003 0302 	and.w	r3, r3, #2
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	bf14      	ite	ne
 80045fc:	2301      	movne	r3, #1
 80045fe:	2300      	moveq	r3, #0
 8004600:	b2db      	uxtb	r3, r3
 8004602:	e023      	b.n	800464c <HAL_DMA_IRQHandler+0x440>
 8004604:	40020010 	.word	0x40020010
 8004608:	40020028 	.word	0x40020028
 800460c:	40020040 	.word	0x40020040
 8004610:	40020058 	.word	0x40020058
 8004614:	40020070 	.word	0x40020070
 8004618:	40020088 	.word	0x40020088
 800461c:	400200a0 	.word	0x400200a0
 8004620:	400200b8 	.word	0x400200b8
 8004624:	40020410 	.word	0x40020410
 8004628:	40020428 	.word	0x40020428
 800462c:	40020440 	.word	0x40020440
 8004630:	40020458 	.word	0x40020458
 8004634:	40020470 	.word	0x40020470
 8004638:	40020488 	.word	0x40020488
 800463c:	400204a0 	.word	0x400204a0
 8004640:	400204b8 	.word	0x400204b8
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	2300      	movs	r3, #0
 800464c:	2b00      	cmp	r3, #0
 800464e:	d00d      	beq.n	800466c <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004654:	f003 031f 	and.w	r3, r3, #31
 8004658:	2204      	movs	r2, #4
 800465a:	409a      	lsls	r2, r3
 800465c:	6a3b      	ldr	r3, [r7, #32]
 800465e:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004664:	f043 0204 	orr.w	r2, r3, #4
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004670:	f003 031f 	and.w	r3, r3, #31
 8004674:	2210      	movs	r2, #16
 8004676:	409a      	lsls	r2, r3
 8004678:	69bb      	ldr	r3, [r7, #24]
 800467a:	4013      	ands	r3, r2
 800467c:	2b00      	cmp	r3, #0
 800467e:	f000 80a6 	beq.w	80047ce <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	4a85      	ldr	r2, [pc, #532]	@ (800489c <HAL_DMA_IRQHandler+0x690>)
 8004688:	4293      	cmp	r3, r2
 800468a:	d04a      	beq.n	8004722 <HAL_DMA_IRQHandler+0x516>
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	4a83      	ldr	r2, [pc, #524]	@ (80048a0 <HAL_DMA_IRQHandler+0x694>)
 8004692:	4293      	cmp	r3, r2
 8004694:	d045      	beq.n	8004722 <HAL_DMA_IRQHandler+0x516>
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	4a82      	ldr	r2, [pc, #520]	@ (80048a4 <HAL_DMA_IRQHandler+0x698>)
 800469c:	4293      	cmp	r3, r2
 800469e:	d040      	beq.n	8004722 <HAL_DMA_IRQHandler+0x516>
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	4a80      	ldr	r2, [pc, #512]	@ (80048a8 <HAL_DMA_IRQHandler+0x69c>)
 80046a6:	4293      	cmp	r3, r2
 80046a8:	d03b      	beq.n	8004722 <HAL_DMA_IRQHandler+0x516>
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	4a7f      	ldr	r2, [pc, #508]	@ (80048ac <HAL_DMA_IRQHandler+0x6a0>)
 80046b0:	4293      	cmp	r3, r2
 80046b2:	d036      	beq.n	8004722 <HAL_DMA_IRQHandler+0x516>
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	4a7d      	ldr	r2, [pc, #500]	@ (80048b0 <HAL_DMA_IRQHandler+0x6a4>)
 80046ba:	4293      	cmp	r3, r2
 80046bc:	d031      	beq.n	8004722 <HAL_DMA_IRQHandler+0x516>
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	4a7c      	ldr	r2, [pc, #496]	@ (80048b4 <HAL_DMA_IRQHandler+0x6a8>)
 80046c4:	4293      	cmp	r3, r2
 80046c6:	d02c      	beq.n	8004722 <HAL_DMA_IRQHandler+0x516>
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	4a7a      	ldr	r2, [pc, #488]	@ (80048b8 <HAL_DMA_IRQHandler+0x6ac>)
 80046ce:	4293      	cmp	r3, r2
 80046d0:	d027      	beq.n	8004722 <HAL_DMA_IRQHandler+0x516>
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	4a79      	ldr	r2, [pc, #484]	@ (80048bc <HAL_DMA_IRQHandler+0x6b0>)
 80046d8:	4293      	cmp	r3, r2
 80046da:	d022      	beq.n	8004722 <HAL_DMA_IRQHandler+0x516>
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	4a77      	ldr	r2, [pc, #476]	@ (80048c0 <HAL_DMA_IRQHandler+0x6b4>)
 80046e2:	4293      	cmp	r3, r2
 80046e4:	d01d      	beq.n	8004722 <HAL_DMA_IRQHandler+0x516>
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	4a76      	ldr	r2, [pc, #472]	@ (80048c4 <HAL_DMA_IRQHandler+0x6b8>)
 80046ec:	4293      	cmp	r3, r2
 80046ee:	d018      	beq.n	8004722 <HAL_DMA_IRQHandler+0x516>
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	4a74      	ldr	r2, [pc, #464]	@ (80048c8 <HAL_DMA_IRQHandler+0x6bc>)
 80046f6:	4293      	cmp	r3, r2
 80046f8:	d013      	beq.n	8004722 <HAL_DMA_IRQHandler+0x516>
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	4a73      	ldr	r2, [pc, #460]	@ (80048cc <HAL_DMA_IRQHandler+0x6c0>)
 8004700:	4293      	cmp	r3, r2
 8004702:	d00e      	beq.n	8004722 <HAL_DMA_IRQHandler+0x516>
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	4a71      	ldr	r2, [pc, #452]	@ (80048d0 <HAL_DMA_IRQHandler+0x6c4>)
 800470a:	4293      	cmp	r3, r2
 800470c:	d009      	beq.n	8004722 <HAL_DMA_IRQHandler+0x516>
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	4a70      	ldr	r2, [pc, #448]	@ (80048d4 <HAL_DMA_IRQHandler+0x6c8>)
 8004714:	4293      	cmp	r3, r2
 8004716:	d004      	beq.n	8004722 <HAL_DMA_IRQHandler+0x516>
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	4a6e      	ldr	r2, [pc, #440]	@ (80048d8 <HAL_DMA_IRQHandler+0x6cc>)
 800471e:	4293      	cmp	r3, r2
 8004720:	d10a      	bne.n	8004738 <HAL_DMA_IRQHandler+0x52c>
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	f003 0308 	and.w	r3, r3, #8
 800472c:	2b00      	cmp	r3, #0
 800472e:	bf14      	ite	ne
 8004730:	2301      	movne	r3, #1
 8004732:	2300      	moveq	r3, #0
 8004734:	b2db      	uxtb	r3, r3
 8004736:	e009      	b.n	800474c <HAL_DMA_IRQHandler+0x540>
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	f003 0304 	and.w	r3, r3, #4
 8004742:	2b00      	cmp	r3, #0
 8004744:	bf14      	ite	ne
 8004746:	2301      	movne	r3, #1
 8004748:	2300      	moveq	r3, #0
 800474a:	b2db      	uxtb	r3, r3
 800474c:	2b00      	cmp	r3, #0
 800474e:	d03e      	beq.n	80047ce <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004754:	f003 031f 	and.w	r3, r3, #31
 8004758:	2210      	movs	r2, #16
 800475a:	409a      	lsls	r2, r3
 800475c:	6a3b      	ldr	r3, [r7, #32]
 800475e:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800476a:	2b00      	cmp	r3, #0
 800476c:	d018      	beq.n	80047a0 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004778:	2b00      	cmp	r3, #0
 800477a:	d108      	bne.n	800478e <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004780:	2b00      	cmp	r3, #0
 8004782:	d024      	beq.n	80047ce <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004788:	6878      	ldr	r0, [r7, #4]
 800478a:	4798      	blx	r3
 800478c:	e01f      	b.n	80047ce <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004792:	2b00      	cmp	r3, #0
 8004794:	d01b      	beq.n	80047ce <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800479a:	6878      	ldr	r0, [r7, #4]
 800479c:	4798      	blx	r3
 800479e:	e016      	b.n	80047ce <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d107      	bne.n	80047be <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	681a      	ldr	r2, [r3, #0]
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	f022 0208 	bic.w	r2, r2, #8
 80047bc:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d003      	beq.n	80047ce <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047ca:	6878      	ldr	r0, [r7, #4]
 80047cc:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80047d2:	f003 031f 	and.w	r3, r3, #31
 80047d6:	2220      	movs	r2, #32
 80047d8:	409a      	lsls	r2, r3
 80047da:	69bb      	ldr	r3, [r7, #24]
 80047dc:	4013      	ands	r3, r2
 80047de:	2b00      	cmp	r3, #0
 80047e0:	f000 8110 	beq.w	8004a04 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	4a2c      	ldr	r2, [pc, #176]	@ (800489c <HAL_DMA_IRQHandler+0x690>)
 80047ea:	4293      	cmp	r3, r2
 80047ec:	d04a      	beq.n	8004884 <HAL_DMA_IRQHandler+0x678>
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	4a2b      	ldr	r2, [pc, #172]	@ (80048a0 <HAL_DMA_IRQHandler+0x694>)
 80047f4:	4293      	cmp	r3, r2
 80047f6:	d045      	beq.n	8004884 <HAL_DMA_IRQHandler+0x678>
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	4a29      	ldr	r2, [pc, #164]	@ (80048a4 <HAL_DMA_IRQHandler+0x698>)
 80047fe:	4293      	cmp	r3, r2
 8004800:	d040      	beq.n	8004884 <HAL_DMA_IRQHandler+0x678>
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	4a28      	ldr	r2, [pc, #160]	@ (80048a8 <HAL_DMA_IRQHandler+0x69c>)
 8004808:	4293      	cmp	r3, r2
 800480a:	d03b      	beq.n	8004884 <HAL_DMA_IRQHandler+0x678>
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	4a26      	ldr	r2, [pc, #152]	@ (80048ac <HAL_DMA_IRQHandler+0x6a0>)
 8004812:	4293      	cmp	r3, r2
 8004814:	d036      	beq.n	8004884 <HAL_DMA_IRQHandler+0x678>
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	4a25      	ldr	r2, [pc, #148]	@ (80048b0 <HAL_DMA_IRQHandler+0x6a4>)
 800481c:	4293      	cmp	r3, r2
 800481e:	d031      	beq.n	8004884 <HAL_DMA_IRQHandler+0x678>
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	4a23      	ldr	r2, [pc, #140]	@ (80048b4 <HAL_DMA_IRQHandler+0x6a8>)
 8004826:	4293      	cmp	r3, r2
 8004828:	d02c      	beq.n	8004884 <HAL_DMA_IRQHandler+0x678>
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	4a22      	ldr	r2, [pc, #136]	@ (80048b8 <HAL_DMA_IRQHandler+0x6ac>)
 8004830:	4293      	cmp	r3, r2
 8004832:	d027      	beq.n	8004884 <HAL_DMA_IRQHandler+0x678>
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	4a20      	ldr	r2, [pc, #128]	@ (80048bc <HAL_DMA_IRQHandler+0x6b0>)
 800483a:	4293      	cmp	r3, r2
 800483c:	d022      	beq.n	8004884 <HAL_DMA_IRQHandler+0x678>
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	4a1f      	ldr	r2, [pc, #124]	@ (80048c0 <HAL_DMA_IRQHandler+0x6b4>)
 8004844:	4293      	cmp	r3, r2
 8004846:	d01d      	beq.n	8004884 <HAL_DMA_IRQHandler+0x678>
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	4a1d      	ldr	r2, [pc, #116]	@ (80048c4 <HAL_DMA_IRQHandler+0x6b8>)
 800484e:	4293      	cmp	r3, r2
 8004850:	d018      	beq.n	8004884 <HAL_DMA_IRQHandler+0x678>
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	4a1c      	ldr	r2, [pc, #112]	@ (80048c8 <HAL_DMA_IRQHandler+0x6bc>)
 8004858:	4293      	cmp	r3, r2
 800485a:	d013      	beq.n	8004884 <HAL_DMA_IRQHandler+0x678>
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	4a1a      	ldr	r2, [pc, #104]	@ (80048cc <HAL_DMA_IRQHandler+0x6c0>)
 8004862:	4293      	cmp	r3, r2
 8004864:	d00e      	beq.n	8004884 <HAL_DMA_IRQHandler+0x678>
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	4a19      	ldr	r2, [pc, #100]	@ (80048d0 <HAL_DMA_IRQHandler+0x6c4>)
 800486c:	4293      	cmp	r3, r2
 800486e:	d009      	beq.n	8004884 <HAL_DMA_IRQHandler+0x678>
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	4a17      	ldr	r2, [pc, #92]	@ (80048d4 <HAL_DMA_IRQHandler+0x6c8>)
 8004876:	4293      	cmp	r3, r2
 8004878:	d004      	beq.n	8004884 <HAL_DMA_IRQHandler+0x678>
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	4a16      	ldr	r2, [pc, #88]	@ (80048d8 <HAL_DMA_IRQHandler+0x6cc>)
 8004880:	4293      	cmp	r3, r2
 8004882:	d12b      	bne.n	80048dc <HAL_DMA_IRQHandler+0x6d0>
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	f003 0310 	and.w	r3, r3, #16
 800488e:	2b00      	cmp	r3, #0
 8004890:	bf14      	ite	ne
 8004892:	2301      	movne	r3, #1
 8004894:	2300      	moveq	r3, #0
 8004896:	b2db      	uxtb	r3, r3
 8004898:	e02a      	b.n	80048f0 <HAL_DMA_IRQHandler+0x6e4>
 800489a:	bf00      	nop
 800489c:	40020010 	.word	0x40020010
 80048a0:	40020028 	.word	0x40020028
 80048a4:	40020040 	.word	0x40020040
 80048a8:	40020058 	.word	0x40020058
 80048ac:	40020070 	.word	0x40020070
 80048b0:	40020088 	.word	0x40020088
 80048b4:	400200a0 	.word	0x400200a0
 80048b8:	400200b8 	.word	0x400200b8
 80048bc:	40020410 	.word	0x40020410
 80048c0:	40020428 	.word	0x40020428
 80048c4:	40020440 	.word	0x40020440
 80048c8:	40020458 	.word	0x40020458
 80048cc:	40020470 	.word	0x40020470
 80048d0:	40020488 	.word	0x40020488
 80048d4:	400204a0 	.word	0x400204a0
 80048d8:	400204b8 	.word	0x400204b8
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	f003 0302 	and.w	r3, r3, #2
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	bf14      	ite	ne
 80048ea:	2301      	movne	r3, #1
 80048ec:	2300      	moveq	r3, #0
 80048ee:	b2db      	uxtb	r3, r3
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	f000 8087 	beq.w	8004a04 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80048fa:	f003 031f 	and.w	r3, r3, #31
 80048fe:	2220      	movs	r2, #32
 8004900:	409a      	lsls	r2, r3
 8004902:	6a3b      	ldr	r3, [r7, #32]
 8004904:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800490c:	b2db      	uxtb	r3, r3
 800490e:	2b04      	cmp	r3, #4
 8004910:	d139      	bne.n	8004986 <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	681a      	ldr	r2, [r3, #0]
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	f022 0216 	bic.w	r2, r2, #22
 8004920:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	695a      	ldr	r2, [r3, #20]
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004930:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004936:	2b00      	cmp	r3, #0
 8004938:	d103      	bne.n	8004942 <HAL_DMA_IRQHandler+0x736>
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800493e:	2b00      	cmp	r3, #0
 8004940:	d007      	beq.n	8004952 <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	681a      	ldr	r2, [r3, #0]
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	f022 0208 	bic.w	r2, r2, #8
 8004950:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004956:	f003 031f 	and.w	r3, r3, #31
 800495a:	223f      	movs	r2, #63	@ 0x3f
 800495c:	409a      	lsls	r2, r3
 800495e:	6a3b      	ldr	r3, [r7, #32]
 8004960:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	2201      	movs	r2, #1
 8004966:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	2200      	movs	r2, #0
 800496e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004976:	2b00      	cmp	r3, #0
 8004978:	f000 834a 	beq.w	8005010 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004980:	6878      	ldr	r0, [r7, #4]
 8004982:	4798      	blx	r3
          }
          return;
 8004984:	e344      	b.n	8005010 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004990:	2b00      	cmp	r3, #0
 8004992:	d018      	beq.n	80049c6 <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d108      	bne.n	80049b4 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d02c      	beq.n	8004a04 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049ae:	6878      	ldr	r0, [r7, #4]
 80049b0:	4798      	blx	r3
 80049b2:	e027      	b.n	8004a04 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d023      	beq.n	8004a04 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80049c0:	6878      	ldr	r0, [r7, #4]
 80049c2:	4798      	blx	r3
 80049c4:	e01e      	b.n	8004a04 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d10f      	bne.n	80049f4 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	681a      	ldr	r2, [r3, #0]
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	f022 0210 	bic.w	r2, r2, #16
 80049e2:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	2201      	movs	r2, #1
 80049e8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	2200      	movs	r2, #0
 80049f0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d003      	beq.n	8004a04 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a00:	6878      	ldr	r0, [r7, #4]
 8004a02:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	f000 8306 	beq.w	800501a <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a12:	f003 0301 	and.w	r3, r3, #1
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	f000 8088 	beq.w	8004b2c <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	2204      	movs	r2, #4
 8004a20:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	4a7a      	ldr	r2, [pc, #488]	@ (8004c14 <HAL_DMA_IRQHandler+0xa08>)
 8004a2a:	4293      	cmp	r3, r2
 8004a2c:	d04a      	beq.n	8004ac4 <HAL_DMA_IRQHandler+0x8b8>
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	4a79      	ldr	r2, [pc, #484]	@ (8004c18 <HAL_DMA_IRQHandler+0xa0c>)
 8004a34:	4293      	cmp	r3, r2
 8004a36:	d045      	beq.n	8004ac4 <HAL_DMA_IRQHandler+0x8b8>
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	4a77      	ldr	r2, [pc, #476]	@ (8004c1c <HAL_DMA_IRQHandler+0xa10>)
 8004a3e:	4293      	cmp	r3, r2
 8004a40:	d040      	beq.n	8004ac4 <HAL_DMA_IRQHandler+0x8b8>
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	4a76      	ldr	r2, [pc, #472]	@ (8004c20 <HAL_DMA_IRQHandler+0xa14>)
 8004a48:	4293      	cmp	r3, r2
 8004a4a:	d03b      	beq.n	8004ac4 <HAL_DMA_IRQHandler+0x8b8>
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	4a74      	ldr	r2, [pc, #464]	@ (8004c24 <HAL_DMA_IRQHandler+0xa18>)
 8004a52:	4293      	cmp	r3, r2
 8004a54:	d036      	beq.n	8004ac4 <HAL_DMA_IRQHandler+0x8b8>
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	4a73      	ldr	r2, [pc, #460]	@ (8004c28 <HAL_DMA_IRQHandler+0xa1c>)
 8004a5c:	4293      	cmp	r3, r2
 8004a5e:	d031      	beq.n	8004ac4 <HAL_DMA_IRQHandler+0x8b8>
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	4a71      	ldr	r2, [pc, #452]	@ (8004c2c <HAL_DMA_IRQHandler+0xa20>)
 8004a66:	4293      	cmp	r3, r2
 8004a68:	d02c      	beq.n	8004ac4 <HAL_DMA_IRQHandler+0x8b8>
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	4a70      	ldr	r2, [pc, #448]	@ (8004c30 <HAL_DMA_IRQHandler+0xa24>)
 8004a70:	4293      	cmp	r3, r2
 8004a72:	d027      	beq.n	8004ac4 <HAL_DMA_IRQHandler+0x8b8>
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	4a6e      	ldr	r2, [pc, #440]	@ (8004c34 <HAL_DMA_IRQHandler+0xa28>)
 8004a7a:	4293      	cmp	r3, r2
 8004a7c:	d022      	beq.n	8004ac4 <HAL_DMA_IRQHandler+0x8b8>
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	4a6d      	ldr	r2, [pc, #436]	@ (8004c38 <HAL_DMA_IRQHandler+0xa2c>)
 8004a84:	4293      	cmp	r3, r2
 8004a86:	d01d      	beq.n	8004ac4 <HAL_DMA_IRQHandler+0x8b8>
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	4a6b      	ldr	r2, [pc, #428]	@ (8004c3c <HAL_DMA_IRQHandler+0xa30>)
 8004a8e:	4293      	cmp	r3, r2
 8004a90:	d018      	beq.n	8004ac4 <HAL_DMA_IRQHandler+0x8b8>
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	4a6a      	ldr	r2, [pc, #424]	@ (8004c40 <HAL_DMA_IRQHandler+0xa34>)
 8004a98:	4293      	cmp	r3, r2
 8004a9a:	d013      	beq.n	8004ac4 <HAL_DMA_IRQHandler+0x8b8>
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	4a68      	ldr	r2, [pc, #416]	@ (8004c44 <HAL_DMA_IRQHandler+0xa38>)
 8004aa2:	4293      	cmp	r3, r2
 8004aa4:	d00e      	beq.n	8004ac4 <HAL_DMA_IRQHandler+0x8b8>
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	4a67      	ldr	r2, [pc, #412]	@ (8004c48 <HAL_DMA_IRQHandler+0xa3c>)
 8004aac:	4293      	cmp	r3, r2
 8004aae:	d009      	beq.n	8004ac4 <HAL_DMA_IRQHandler+0x8b8>
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	4a65      	ldr	r2, [pc, #404]	@ (8004c4c <HAL_DMA_IRQHandler+0xa40>)
 8004ab6:	4293      	cmp	r3, r2
 8004ab8:	d004      	beq.n	8004ac4 <HAL_DMA_IRQHandler+0x8b8>
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	4a64      	ldr	r2, [pc, #400]	@ (8004c50 <HAL_DMA_IRQHandler+0xa44>)
 8004ac0:	4293      	cmp	r3, r2
 8004ac2:	d108      	bne.n	8004ad6 <HAL_DMA_IRQHandler+0x8ca>
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	681a      	ldr	r2, [r3, #0]
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	f022 0201 	bic.w	r2, r2, #1
 8004ad2:	601a      	str	r2, [r3, #0]
 8004ad4:	e007      	b.n	8004ae6 <HAL_DMA_IRQHandler+0x8da>
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	681a      	ldr	r2, [r3, #0]
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	f022 0201 	bic.w	r2, r2, #1
 8004ae4:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	3301      	adds	r3, #1
 8004aea:	60fb      	str	r3, [r7, #12]
 8004aec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004aee:	429a      	cmp	r2, r3
 8004af0:	d307      	bcc.n	8004b02 <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	f003 0301 	and.w	r3, r3, #1
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d1f2      	bne.n	8004ae6 <HAL_DMA_IRQHandler+0x8da>
 8004b00:	e000      	b.n	8004b04 <HAL_DMA_IRQHandler+0x8f8>
            break;
 8004b02:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	f003 0301 	and.w	r3, r3, #1
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d004      	beq.n	8004b1c <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	2203      	movs	r2, #3
 8004b16:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 8004b1a:	e003      	b.n	8004b24 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	2201      	movs	r2, #1
 8004b20:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	2200      	movs	r2, #0
 8004b28:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	f000 8272 	beq.w	800501a <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004b3a:	6878      	ldr	r0, [r7, #4]
 8004b3c:	4798      	blx	r3
 8004b3e:	e26c      	b.n	800501a <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	4a43      	ldr	r2, [pc, #268]	@ (8004c54 <HAL_DMA_IRQHandler+0xa48>)
 8004b46:	4293      	cmp	r3, r2
 8004b48:	d022      	beq.n	8004b90 <HAL_DMA_IRQHandler+0x984>
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	4a42      	ldr	r2, [pc, #264]	@ (8004c58 <HAL_DMA_IRQHandler+0xa4c>)
 8004b50:	4293      	cmp	r3, r2
 8004b52:	d01d      	beq.n	8004b90 <HAL_DMA_IRQHandler+0x984>
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	4a40      	ldr	r2, [pc, #256]	@ (8004c5c <HAL_DMA_IRQHandler+0xa50>)
 8004b5a:	4293      	cmp	r3, r2
 8004b5c:	d018      	beq.n	8004b90 <HAL_DMA_IRQHandler+0x984>
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	4a3f      	ldr	r2, [pc, #252]	@ (8004c60 <HAL_DMA_IRQHandler+0xa54>)
 8004b64:	4293      	cmp	r3, r2
 8004b66:	d013      	beq.n	8004b90 <HAL_DMA_IRQHandler+0x984>
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	4a3d      	ldr	r2, [pc, #244]	@ (8004c64 <HAL_DMA_IRQHandler+0xa58>)
 8004b6e:	4293      	cmp	r3, r2
 8004b70:	d00e      	beq.n	8004b90 <HAL_DMA_IRQHandler+0x984>
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	4a3c      	ldr	r2, [pc, #240]	@ (8004c68 <HAL_DMA_IRQHandler+0xa5c>)
 8004b78:	4293      	cmp	r3, r2
 8004b7a:	d009      	beq.n	8004b90 <HAL_DMA_IRQHandler+0x984>
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	4a3a      	ldr	r2, [pc, #232]	@ (8004c6c <HAL_DMA_IRQHandler+0xa60>)
 8004b82:	4293      	cmp	r3, r2
 8004b84:	d004      	beq.n	8004b90 <HAL_DMA_IRQHandler+0x984>
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	4a39      	ldr	r2, [pc, #228]	@ (8004c70 <HAL_DMA_IRQHandler+0xa64>)
 8004b8c:	4293      	cmp	r3, r2
 8004b8e:	d101      	bne.n	8004b94 <HAL_DMA_IRQHandler+0x988>
 8004b90:	2301      	movs	r3, #1
 8004b92:	e000      	b.n	8004b96 <HAL_DMA_IRQHandler+0x98a>
 8004b94:	2300      	movs	r3, #0
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	f000 823f 	beq.w	800501a <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004ba8:	f003 031f 	and.w	r3, r3, #31
 8004bac:	2204      	movs	r2, #4
 8004bae:	409a      	lsls	r2, r3
 8004bb0:	697b      	ldr	r3, [r7, #20]
 8004bb2:	4013      	ands	r3, r2
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	f000 80cd 	beq.w	8004d54 <HAL_DMA_IRQHandler+0xb48>
 8004bba:	693b      	ldr	r3, [r7, #16]
 8004bbc:	f003 0304 	and.w	r3, r3, #4
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	f000 80c7 	beq.w	8004d54 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004bca:	f003 031f 	and.w	r3, r3, #31
 8004bce:	2204      	movs	r2, #4
 8004bd0:	409a      	lsls	r2, r3
 8004bd2:	69fb      	ldr	r3, [r7, #28]
 8004bd4:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004bd6:	693b      	ldr	r3, [r7, #16]
 8004bd8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d049      	beq.n	8004c74 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8004be0:	693b      	ldr	r3, [r7, #16]
 8004be2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d109      	bne.n	8004bfe <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	f000 8210 	beq.w	8005014 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004bf8:	6878      	ldr	r0, [r7, #4]
 8004bfa:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004bfc:	e20a      	b.n	8005014 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	f000 8206 	beq.w	8005014 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c0c:	6878      	ldr	r0, [r7, #4]
 8004c0e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004c10:	e200      	b.n	8005014 <HAL_DMA_IRQHandler+0xe08>
 8004c12:	bf00      	nop
 8004c14:	40020010 	.word	0x40020010
 8004c18:	40020028 	.word	0x40020028
 8004c1c:	40020040 	.word	0x40020040
 8004c20:	40020058 	.word	0x40020058
 8004c24:	40020070 	.word	0x40020070
 8004c28:	40020088 	.word	0x40020088
 8004c2c:	400200a0 	.word	0x400200a0
 8004c30:	400200b8 	.word	0x400200b8
 8004c34:	40020410 	.word	0x40020410
 8004c38:	40020428 	.word	0x40020428
 8004c3c:	40020440 	.word	0x40020440
 8004c40:	40020458 	.word	0x40020458
 8004c44:	40020470 	.word	0x40020470
 8004c48:	40020488 	.word	0x40020488
 8004c4c:	400204a0 	.word	0x400204a0
 8004c50:	400204b8 	.word	0x400204b8
 8004c54:	58025408 	.word	0x58025408
 8004c58:	5802541c 	.word	0x5802541c
 8004c5c:	58025430 	.word	0x58025430
 8004c60:	58025444 	.word	0x58025444
 8004c64:	58025458 	.word	0x58025458
 8004c68:	5802546c 	.word	0x5802546c
 8004c6c:	58025480 	.word	0x58025480
 8004c70:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8004c74:	693b      	ldr	r3, [r7, #16]
 8004c76:	f003 0320 	and.w	r3, r3, #32
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d160      	bne.n	8004d40 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	4a7f      	ldr	r2, [pc, #508]	@ (8004e80 <HAL_DMA_IRQHandler+0xc74>)
 8004c84:	4293      	cmp	r3, r2
 8004c86:	d04a      	beq.n	8004d1e <HAL_DMA_IRQHandler+0xb12>
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	4a7d      	ldr	r2, [pc, #500]	@ (8004e84 <HAL_DMA_IRQHandler+0xc78>)
 8004c8e:	4293      	cmp	r3, r2
 8004c90:	d045      	beq.n	8004d1e <HAL_DMA_IRQHandler+0xb12>
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	4a7c      	ldr	r2, [pc, #496]	@ (8004e88 <HAL_DMA_IRQHandler+0xc7c>)
 8004c98:	4293      	cmp	r3, r2
 8004c9a:	d040      	beq.n	8004d1e <HAL_DMA_IRQHandler+0xb12>
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	4a7a      	ldr	r2, [pc, #488]	@ (8004e8c <HAL_DMA_IRQHandler+0xc80>)
 8004ca2:	4293      	cmp	r3, r2
 8004ca4:	d03b      	beq.n	8004d1e <HAL_DMA_IRQHandler+0xb12>
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	4a79      	ldr	r2, [pc, #484]	@ (8004e90 <HAL_DMA_IRQHandler+0xc84>)
 8004cac:	4293      	cmp	r3, r2
 8004cae:	d036      	beq.n	8004d1e <HAL_DMA_IRQHandler+0xb12>
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	4a77      	ldr	r2, [pc, #476]	@ (8004e94 <HAL_DMA_IRQHandler+0xc88>)
 8004cb6:	4293      	cmp	r3, r2
 8004cb8:	d031      	beq.n	8004d1e <HAL_DMA_IRQHandler+0xb12>
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	4a76      	ldr	r2, [pc, #472]	@ (8004e98 <HAL_DMA_IRQHandler+0xc8c>)
 8004cc0:	4293      	cmp	r3, r2
 8004cc2:	d02c      	beq.n	8004d1e <HAL_DMA_IRQHandler+0xb12>
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	4a74      	ldr	r2, [pc, #464]	@ (8004e9c <HAL_DMA_IRQHandler+0xc90>)
 8004cca:	4293      	cmp	r3, r2
 8004ccc:	d027      	beq.n	8004d1e <HAL_DMA_IRQHandler+0xb12>
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	4a73      	ldr	r2, [pc, #460]	@ (8004ea0 <HAL_DMA_IRQHandler+0xc94>)
 8004cd4:	4293      	cmp	r3, r2
 8004cd6:	d022      	beq.n	8004d1e <HAL_DMA_IRQHandler+0xb12>
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	4a71      	ldr	r2, [pc, #452]	@ (8004ea4 <HAL_DMA_IRQHandler+0xc98>)
 8004cde:	4293      	cmp	r3, r2
 8004ce0:	d01d      	beq.n	8004d1e <HAL_DMA_IRQHandler+0xb12>
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	4a70      	ldr	r2, [pc, #448]	@ (8004ea8 <HAL_DMA_IRQHandler+0xc9c>)
 8004ce8:	4293      	cmp	r3, r2
 8004cea:	d018      	beq.n	8004d1e <HAL_DMA_IRQHandler+0xb12>
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	4a6e      	ldr	r2, [pc, #440]	@ (8004eac <HAL_DMA_IRQHandler+0xca0>)
 8004cf2:	4293      	cmp	r3, r2
 8004cf4:	d013      	beq.n	8004d1e <HAL_DMA_IRQHandler+0xb12>
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	4a6d      	ldr	r2, [pc, #436]	@ (8004eb0 <HAL_DMA_IRQHandler+0xca4>)
 8004cfc:	4293      	cmp	r3, r2
 8004cfe:	d00e      	beq.n	8004d1e <HAL_DMA_IRQHandler+0xb12>
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	4a6b      	ldr	r2, [pc, #428]	@ (8004eb4 <HAL_DMA_IRQHandler+0xca8>)
 8004d06:	4293      	cmp	r3, r2
 8004d08:	d009      	beq.n	8004d1e <HAL_DMA_IRQHandler+0xb12>
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	4a6a      	ldr	r2, [pc, #424]	@ (8004eb8 <HAL_DMA_IRQHandler+0xcac>)
 8004d10:	4293      	cmp	r3, r2
 8004d12:	d004      	beq.n	8004d1e <HAL_DMA_IRQHandler+0xb12>
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	4a68      	ldr	r2, [pc, #416]	@ (8004ebc <HAL_DMA_IRQHandler+0xcb0>)
 8004d1a:	4293      	cmp	r3, r2
 8004d1c:	d108      	bne.n	8004d30 <HAL_DMA_IRQHandler+0xb24>
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	681a      	ldr	r2, [r3, #0]
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	f022 0208 	bic.w	r2, r2, #8
 8004d2c:	601a      	str	r2, [r3, #0]
 8004d2e:	e007      	b.n	8004d40 <HAL_DMA_IRQHandler+0xb34>
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	681a      	ldr	r2, [r3, #0]
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	f022 0204 	bic.w	r2, r2, #4
 8004d3e:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	f000 8165 	beq.w	8005014 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d4e:	6878      	ldr	r0, [r7, #4]
 8004d50:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004d52:	e15f      	b.n	8005014 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004d58:	f003 031f 	and.w	r3, r3, #31
 8004d5c:	2202      	movs	r2, #2
 8004d5e:	409a      	lsls	r2, r3
 8004d60:	697b      	ldr	r3, [r7, #20]
 8004d62:	4013      	ands	r3, r2
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	f000 80c5 	beq.w	8004ef4 <HAL_DMA_IRQHandler+0xce8>
 8004d6a:	693b      	ldr	r3, [r7, #16]
 8004d6c:	f003 0302 	and.w	r3, r3, #2
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	f000 80bf 	beq.w	8004ef4 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004d7a:	f003 031f 	and.w	r3, r3, #31
 8004d7e:	2202      	movs	r2, #2
 8004d80:	409a      	lsls	r2, r3
 8004d82:	69fb      	ldr	r3, [r7, #28]
 8004d84:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004d86:	693b      	ldr	r3, [r7, #16]
 8004d88:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d018      	beq.n	8004dc2 <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8004d90:	693b      	ldr	r3, [r7, #16]
 8004d92:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d109      	bne.n	8004dae <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	f000 813a 	beq.w	8005018 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004da8:	6878      	ldr	r0, [r7, #4]
 8004daa:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004dac:	e134      	b.n	8005018 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	f000 8130 	beq.w	8005018 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004dbc:	6878      	ldr	r0, [r7, #4]
 8004dbe:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004dc0:	e12a      	b.n	8005018 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8004dc2:	693b      	ldr	r3, [r7, #16]
 8004dc4:	f003 0320 	and.w	r3, r3, #32
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	f040 8089 	bne.w	8004ee0 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	4a2b      	ldr	r2, [pc, #172]	@ (8004e80 <HAL_DMA_IRQHandler+0xc74>)
 8004dd4:	4293      	cmp	r3, r2
 8004dd6:	d04a      	beq.n	8004e6e <HAL_DMA_IRQHandler+0xc62>
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	4a29      	ldr	r2, [pc, #164]	@ (8004e84 <HAL_DMA_IRQHandler+0xc78>)
 8004dde:	4293      	cmp	r3, r2
 8004de0:	d045      	beq.n	8004e6e <HAL_DMA_IRQHandler+0xc62>
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	4a28      	ldr	r2, [pc, #160]	@ (8004e88 <HAL_DMA_IRQHandler+0xc7c>)
 8004de8:	4293      	cmp	r3, r2
 8004dea:	d040      	beq.n	8004e6e <HAL_DMA_IRQHandler+0xc62>
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	4a26      	ldr	r2, [pc, #152]	@ (8004e8c <HAL_DMA_IRQHandler+0xc80>)
 8004df2:	4293      	cmp	r3, r2
 8004df4:	d03b      	beq.n	8004e6e <HAL_DMA_IRQHandler+0xc62>
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	4a25      	ldr	r2, [pc, #148]	@ (8004e90 <HAL_DMA_IRQHandler+0xc84>)
 8004dfc:	4293      	cmp	r3, r2
 8004dfe:	d036      	beq.n	8004e6e <HAL_DMA_IRQHandler+0xc62>
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	4a23      	ldr	r2, [pc, #140]	@ (8004e94 <HAL_DMA_IRQHandler+0xc88>)
 8004e06:	4293      	cmp	r3, r2
 8004e08:	d031      	beq.n	8004e6e <HAL_DMA_IRQHandler+0xc62>
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	4a22      	ldr	r2, [pc, #136]	@ (8004e98 <HAL_DMA_IRQHandler+0xc8c>)
 8004e10:	4293      	cmp	r3, r2
 8004e12:	d02c      	beq.n	8004e6e <HAL_DMA_IRQHandler+0xc62>
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	4a20      	ldr	r2, [pc, #128]	@ (8004e9c <HAL_DMA_IRQHandler+0xc90>)
 8004e1a:	4293      	cmp	r3, r2
 8004e1c:	d027      	beq.n	8004e6e <HAL_DMA_IRQHandler+0xc62>
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	4a1f      	ldr	r2, [pc, #124]	@ (8004ea0 <HAL_DMA_IRQHandler+0xc94>)
 8004e24:	4293      	cmp	r3, r2
 8004e26:	d022      	beq.n	8004e6e <HAL_DMA_IRQHandler+0xc62>
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	4a1d      	ldr	r2, [pc, #116]	@ (8004ea4 <HAL_DMA_IRQHandler+0xc98>)
 8004e2e:	4293      	cmp	r3, r2
 8004e30:	d01d      	beq.n	8004e6e <HAL_DMA_IRQHandler+0xc62>
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	4a1c      	ldr	r2, [pc, #112]	@ (8004ea8 <HAL_DMA_IRQHandler+0xc9c>)
 8004e38:	4293      	cmp	r3, r2
 8004e3a:	d018      	beq.n	8004e6e <HAL_DMA_IRQHandler+0xc62>
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	4a1a      	ldr	r2, [pc, #104]	@ (8004eac <HAL_DMA_IRQHandler+0xca0>)
 8004e42:	4293      	cmp	r3, r2
 8004e44:	d013      	beq.n	8004e6e <HAL_DMA_IRQHandler+0xc62>
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	4a19      	ldr	r2, [pc, #100]	@ (8004eb0 <HAL_DMA_IRQHandler+0xca4>)
 8004e4c:	4293      	cmp	r3, r2
 8004e4e:	d00e      	beq.n	8004e6e <HAL_DMA_IRQHandler+0xc62>
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	4a17      	ldr	r2, [pc, #92]	@ (8004eb4 <HAL_DMA_IRQHandler+0xca8>)
 8004e56:	4293      	cmp	r3, r2
 8004e58:	d009      	beq.n	8004e6e <HAL_DMA_IRQHandler+0xc62>
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	4a16      	ldr	r2, [pc, #88]	@ (8004eb8 <HAL_DMA_IRQHandler+0xcac>)
 8004e60:	4293      	cmp	r3, r2
 8004e62:	d004      	beq.n	8004e6e <HAL_DMA_IRQHandler+0xc62>
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	4a14      	ldr	r2, [pc, #80]	@ (8004ebc <HAL_DMA_IRQHandler+0xcb0>)
 8004e6a:	4293      	cmp	r3, r2
 8004e6c:	d128      	bne.n	8004ec0 <HAL_DMA_IRQHandler+0xcb4>
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	681a      	ldr	r2, [r3, #0]
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	f022 0214 	bic.w	r2, r2, #20
 8004e7c:	601a      	str	r2, [r3, #0]
 8004e7e:	e027      	b.n	8004ed0 <HAL_DMA_IRQHandler+0xcc4>
 8004e80:	40020010 	.word	0x40020010
 8004e84:	40020028 	.word	0x40020028
 8004e88:	40020040 	.word	0x40020040
 8004e8c:	40020058 	.word	0x40020058
 8004e90:	40020070 	.word	0x40020070
 8004e94:	40020088 	.word	0x40020088
 8004e98:	400200a0 	.word	0x400200a0
 8004e9c:	400200b8 	.word	0x400200b8
 8004ea0:	40020410 	.word	0x40020410
 8004ea4:	40020428 	.word	0x40020428
 8004ea8:	40020440 	.word	0x40020440
 8004eac:	40020458 	.word	0x40020458
 8004eb0:	40020470 	.word	0x40020470
 8004eb4:	40020488 	.word	0x40020488
 8004eb8:	400204a0 	.word	0x400204a0
 8004ebc:	400204b8 	.word	0x400204b8
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	681a      	ldr	r2, [r3, #0]
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	f022 020a 	bic.w	r2, r2, #10
 8004ece:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	2201      	movs	r2, #1
 8004ed4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	2200      	movs	r2, #0
 8004edc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	f000 8097 	beq.w	8005018 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004eee:	6878      	ldr	r0, [r7, #4]
 8004ef0:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004ef2:	e091      	b.n	8005018 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004ef8:	f003 031f 	and.w	r3, r3, #31
 8004efc:	2208      	movs	r2, #8
 8004efe:	409a      	lsls	r2, r3
 8004f00:	697b      	ldr	r3, [r7, #20]
 8004f02:	4013      	ands	r3, r2
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	f000 8088 	beq.w	800501a <HAL_DMA_IRQHandler+0xe0e>
 8004f0a:	693b      	ldr	r3, [r7, #16]
 8004f0c:	f003 0308 	and.w	r3, r3, #8
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	f000 8082 	beq.w	800501a <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	4a41      	ldr	r2, [pc, #260]	@ (8005020 <HAL_DMA_IRQHandler+0xe14>)
 8004f1c:	4293      	cmp	r3, r2
 8004f1e:	d04a      	beq.n	8004fb6 <HAL_DMA_IRQHandler+0xdaa>
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	4a3f      	ldr	r2, [pc, #252]	@ (8005024 <HAL_DMA_IRQHandler+0xe18>)
 8004f26:	4293      	cmp	r3, r2
 8004f28:	d045      	beq.n	8004fb6 <HAL_DMA_IRQHandler+0xdaa>
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	4a3e      	ldr	r2, [pc, #248]	@ (8005028 <HAL_DMA_IRQHandler+0xe1c>)
 8004f30:	4293      	cmp	r3, r2
 8004f32:	d040      	beq.n	8004fb6 <HAL_DMA_IRQHandler+0xdaa>
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	4a3c      	ldr	r2, [pc, #240]	@ (800502c <HAL_DMA_IRQHandler+0xe20>)
 8004f3a:	4293      	cmp	r3, r2
 8004f3c:	d03b      	beq.n	8004fb6 <HAL_DMA_IRQHandler+0xdaa>
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	4a3b      	ldr	r2, [pc, #236]	@ (8005030 <HAL_DMA_IRQHandler+0xe24>)
 8004f44:	4293      	cmp	r3, r2
 8004f46:	d036      	beq.n	8004fb6 <HAL_DMA_IRQHandler+0xdaa>
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	4a39      	ldr	r2, [pc, #228]	@ (8005034 <HAL_DMA_IRQHandler+0xe28>)
 8004f4e:	4293      	cmp	r3, r2
 8004f50:	d031      	beq.n	8004fb6 <HAL_DMA_IRQHandler+0xdaa>
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	4a38      	ldr	r2, [pc, #224]	@ (8005038 <HAL_DMA_IRQHandler+0xe2c>)
 8004f58:	4293      	cmp	r3, r2
 8004f5a:	d02c      	beq.n	8004fb6 <HAL_DMA_IRQHandler+0xdaa>
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	4a36      	ldr	r2, [pc, #216]	@ (800503c <HAL_DMA_IRQHandler+0xe30>)
 8004f62:	4293      	cmp	r3, r2
 8004f64:	d027      	beq.n	8004fb6 <HAL_DMA_IRQHandler+0xdaa>
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	4a35      	ldr	r2, [pc, #212]	@ (8005040 <HAL_DMA_IRQHandler+0xe34>)
 8004f6c:	4293      	cmp	r3, r2
 8004f6e:	d022      	beq.n	8004fb6 <HAL_DMA_IRQHandler+0xdaa>
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	4a33      	ldr	r2, [pc, #204]	@ (8005044 <HAL_DMA_IRQHandler+0xe38>)
 8004f76:	4293      	cmp	r3, r2
 8004f78:	d01d      	beq.n	8004fb6 <HAL_DMA_IRQHandler+0xdaa>
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	4a32      	ldr	r2, [pc, #200]	@ (8005048 <HAL_DMA_IRQHandler+0xe3c>)
 8004f80:	4293      	cmp	r3, r2
 8004f82:	d018      	beq.n	8004fb6 <HAL_DMA_IRQHandler+0xdaa>
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	4a30      	ldr	r2, [pc, #192]	@ (800504c <HAL_DMA_IRQHandler+0xe40>)
 8004f8a:	4293      	cmp	r3, r2
 8004f8c:	d013      	beq.n	8004fb6 <HAL_DMA_IRQHandler+0xdaa>
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	4a2f      	ldr	r2, [pc, #188]	@ (8005050 <HAL_DMA_IRQHandler+0xe44>)
 8004f94:	4293      	cmp	r3, r2
 8004f96:	d00e      	beq.n	8004fb6 <HAL_DMA_IRQHandler+0xdaa>
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	4a2d      	ldr	r2, [pc, #180]	@ (8005054 <HAL_DMA_IRQHandler+0xe48>)
 8004f9e:	4293      	cmp	r3, r2
 8004fa0:	d009      	beq.n	8004fb6 <HAL_DMA_IRQHandler+0xdaa>
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	4a2c      	ldr	r2, [pc, #176]	@ (8005058 <HAL_DMA_IRQHandler+0xe4c>)
 8004fa8:	4293      	cmp	r3, r2
 8004faa:	d004      	beq.n	8004fb6 <HAL_DMA_IRQHandler+0xdaa>
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	4a2a      	ldr	r2, [pc, #168]	@ (800505c <HAL_DMA_IRQHandler+0xe50>)
 8004fb2:	4293      	cmp	r3, r2
 8004fb4:	d108      	bne.n	8004fc8 <HAL_DMA_IRQHandler+0xdbc>
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	681a      	ldr	r2, [r3, #0]
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	f022 021c 	bic.w	r2, r2, #28
 8004fc4:	601a      	str	r2, [r3, #0]
 8004fc6:	e007      	b.n	8004fd8 <HAL_DMA_IRQHandler+0xdcc>
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	681a      	ldr	r2, [r3, #0]
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	f022 020e 	bic.w	r2, r2, #14
 8004fd6:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004fdc:	f003 031f 	and.w	r3, r3, #31
 8004fe0:	2201      	movs	r2, #1
 8004fe2:	409a      	lsls	r2, r3
 8004fe4:	69fb      	ldr	r3, [r7, #28]
 8004fe6:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	2201      	movs	r2, #1
 8004fec:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	2201      	movs	r2, #1
 8004ff2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	2200      	movs	r2, #0
 8004ffa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005002:	2b00      	cmp	r3, #0
 8005004:	d009      	beq.n	800501a <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800500a:	6878      	ldr	r0, [r7, #4]
 800500c:	4798      	blx	r3
 800500e:	e004      	b.n	800501a <HAL_DMA_IRQHandler+0xe0e>
          return;
 8005010:	bf00      	nop
 8005012:	e002      	b.n	800501a <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005014:	bf00      	nop
 8005016:	e000      	b.n	800501a <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005018:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 800501a:	3728      	adds	r7, #40	@ 0x28
 800501c:	46bd      	mov	sp, r7
 800501e:	bd80      	pop	{r7, pc}
 8005020:	40020010 	.word	0x40020010
 8005024:	40020028 	.word	0x40020028
 8005028:	40020040 	.word	0x40020040
 800502c:	40020058 	.word	0x40020058
 8005030:	40020070 	.word	0x40020070
 8005034:	40020088 	.word	0x40020088
 8005038:	400200a0 	.word	0x400200a0
 800503c:	400200b8 	.word	0x400200b8
 8005040:	40020410 	.word	0x40020410
 8005044:	40020428 	.word	0x40020428
 8005048:	40020440 	.word	0x40020440
 800504c:	40020458 	.word	0x40020458
 8005050:	40020470 	.word	0x40020470
 8005054:	40020488 	.word	0x40020488
 8005058:	400204a0 	.word	0x400204a0
 800505c:	400204b8 	.word	0x400204b8

08005060 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005060:	b480      	push	{r7}
 8005062:	b087      	sub	sp, #28
 8005064:	af00      	add	r7, sp, #0
 8005066:	60f8      	str	r0, [r7, #12]
 8005068:	60b9      	str	r1, [r7, #8]
 800506a:	607a      	str	r2, [r7, #4]
 800506c:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005072:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005078:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	4a7f      	ldr	r2, [pc, #508]	@ (800527c <DMA_SetConfig+0x21c>)
 8005080:	4293      	cmp	r3, r2
 8005082:	d072      	beq.n	800516a <DMA_SetConfig+0x10a>
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	4a7d      	ldr	r2, [pc, #500]	@ (8005280 <DMA_SetConfig+0x220>)
 800508a:	4293      	cmp	r3, r2
 800508c:	d06d      	beq.n	800516a <DMA_SetConfig+0x10a>
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	4a7c      	ldr	r2, [pc, #496]	@ (8005284 <DMA_SetConfig+0x224>)
 8005094:	4293      	cmp	r3, r2
 8005096:	d068      	beq.n	800516a <DMA_SetConfig+0x10a>
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	4a7a      	ldr	r2, [pc, #488]	@ (8005288 <DMA_SetConfig+0x228>)
 800509e:	4293      	cmp	r3, r2
 80050a0:	d063      	beq.n	800516a <DMA_SetConfig+0x10a>
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	4a79      	ldr	r2, [pc, #484]	@ (800528c <DMA_SetConfig+0x22c>)
 80050a8:	4293      	cmp	r3, r2
 80050aa:	d05e      	beq.n	800516a <DMA_SetConfig+0x10a>
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	4a77      	ldr	r2, [pc, #476]	@ (8005290 <DMA_SetConfig+0x230>)
 80050b2:	4293      	cmp	r3, r2
 80050b4:	d059      	beq.n	800516a <DMA_SetConfig+0x10a>
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	4a76      	ldr	r2, [pc, #472]	@ (8005294 <DMA_SetConfig+0x234>)
 80050bc:	4293      	cmp	r3, r2
 80050be:	d054      	beq.n	800516a <DMA_SetConfig+0x10a>
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	4a74      	ldr	r2, [pc, #464]	@ (8005298 <DMA_SetConfig+0x238>)
 80050c6:	4293      	cmp	r3, r2
 80050c8:	d04f      	beq.n	800516a <DMA_SetConfig+0x10a>
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	4a73      	ldr	r2, [pc, #460]	@ (800529c <DMA_SetConfig+0x23c>)
 80050d0:	4293      	cmp	r3, r2
 80050d2:	d04a      	beq.n	800516a <DMA_SetConfig+0x10a>
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	4a71      	ldr	r2, [pc, #452]	@ (80052a0 <DMA_SetConfig+0x240>)
 80050da:	4293      	cmp	r3, r2
 80050dc:	d045      	beq.n	800516a <DMA_SetConfig+0x10a>
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	4a70      	ldr	r2, [pc, #448]	@ (80052a4 <DMA_SetConfig+0x244>)
 80050e4:	4293      	cmp	r3, r2
 80050e6:	d040      	beq.n	800516a <DMA_SetConfig+0x10a>
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	4a6e      	ldr	r2, [pc, #440]	@ (80052a8 <DMA_SetConfig+0x248>)
 80050ee:	4293      	cmp	r3, r2
 80050f0:	d03b      	beq.n	800516a <DMA_SetConfig+0x10a>
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	4a6d      	ldr	r2, [pc, #436]	@ (80052ac <DMA_SetConfig+0x24c>)
 80050f8:	4293      	cmp	r3, r2
 80050fa:	d036      	beq.n	800516a <DMA_SetConfig+0x10a>
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	4a6b      	ldr	r2, [pc, #428]	@ (80052b0 <DMA_SetConfig+0x250>)
 8005102:	4293      	cmp	r3, r2
 8005104:	d031      	beq.n	800516a <DMA_SetConfig+0x10a>
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	4a6a      	ldr	r2, [pc, #424]	@ (80052b4 <DMA_SetConfig+0x254>)
 800510c:	4293      	cmp	r3, r2
 800510e:	d02c      	beq.n	800516a <DMA_SetConfig+0x10a>
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	4a68      	ldr	r2, [pc, #416]	@ (80052b8 <DMA_SetConfig+0x258>)
 8005116:	4293      	cmp	r3, r2
 8005118:	d027      	beq.n	800516a <DMA_SetConfig+0x10a>
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	4a67      	ldr	r2, [pc, #412]	@ (80052bc <DMA_SetConfig+0x25c>)
 8005120:	4293      	cmp	r3, r2
 8005122:	d022      	beq.n	800516a <DMA_SetConfig+0x10a>
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	4a65      	ldr	r2, [pc, #404]	@ (80052c0 <DMA_SetConfig+0x260>)
 800512a:	4293      	cmp	r3, r2
 800512c:	d01d      	beq.n	800516a <DMA_SetConfig+0x10a>
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	4a64      	ldr	r2, [pc, #400]	@ (80052c4 <DMA_SetConfig+0x264>)
 8005134:	4293      	cmp	r3, r2
 8005136:	d018      	beq.n	800516a <DMA_SetConfig+0x10a>
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	4a62      	ldr	r2, [pc, #392]	@ (80052c8 <DMA_SetConfig+0x268>)
 800513e:	4293      	cmp	r3, r2
 8005140:	d013      	beq.n	800516a <DMA_SetConfig+0x10a>
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	4a61      	ldr	r2, [pc, #388]	@ (80052cc <DMA_SetConfig+0x26c>)
 8005148:	4293      	cmp	r3, r2
 800514a:	d00e      	beq.n	800516a <DMA_SetConfig+0x10a>
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	4a5f      	ldr	r2, [pc, #380]	@ (80052d0 <DMA_SetConfig+0x270>)
 8005152:	4293      	cmp	r3, r2
 8005154:	d009      	beq.n	800516a <DMA_SetConfig+0x10a>
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	4a5e      	ldr	r2, [pc, #376]	@ (80052d4 <DMA_SetConfig+0x274>)
 800515c:	4293      	cmp	r3, r2
 800515e:	d004      	beq.n	800516a <DMA_SetConfig+0x10a>
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	4a5c      	ldr	r2, [pc, #368]	@ (80052d8 <DMA_SetConfig+0x278>)
 8005166:	4293      	cmp	r3, r2
 8005168:	d101      	bne.n	800516e <DMA_SetConfig+0x10e>
 800516a:	2301      	movs	r3, #1
 800516c:	e000      	b.n	8005170 <DMA_SetConfig+0x110>
 800516e:	2300      	movs	r3, #0
 8005170:	2b00      	cmp	r3, #0
 8005172:	d00d      	beq.n	8005190 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005178:	68fa      	ldr	r2, [r7, #12]
 800517a:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 800517c:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005182:	2b00      	cmp	r3, #0
 8005184:	d004      	beq.n	8005190 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800518a:	68fa      	ldr	r2, [r7, #12]
 800518c:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800518e:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	4a39      	ldr	r2, [pc, #228]	@ (800527c <DMA_SetConfig+0x21c>)
 8005196:	4293      	cmp	r3, r2
 8005198:	d04a      	beq.n	8005230 <DMA_SetConfig+0x1d0>
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	4a38      	ldr	r2, [pc, #224]	@ (8005280 <DMA_SetConfig+0x220>)
 80051a0:	4293      	cmp	r3, r2
 80051a2:	d045      	beq.n	8005230 <DMA_SetConfig+0x1d0>
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	4a36      	ldr	r2, [pc, #216]	@ (8005284 <DMA_SetConfig+0x224>)
 80051aa:	4293      	cmp	r3, r2
 80051ac:	d040      	beq.n	8005230 <DMA_SetConfig+0x1d0>
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	4a35      	ldr	r2, [pc, #212]	@ (8005288 <DMA_SetConfig+0x228>)
 80051b4:	4293      	cmp	r3, r2
 80051b6:	d03b      	beq.n	8005230 <DMA_SetConfig+0x1d0>
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	4a33      	ldr	r2, [pc, #204]	@ (800528c <DMA_SetConfig+0x22c>)
 80051be:	4293      	cmp	r3, r2
 80051c0:	d036      	beq.n	8005230 <DMA_SetConfig+0x1d0>
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	4a32      	ldr	r2, [pc, #200]	@ (8005290 <DMA_SetConfig+0x230>)
 80051c8:	4293      	cmp	r3, r2
 80051ca:	d031      	beq.n	8005230 <DMA_SetConfig+0x1d0>
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	4a30      	ldr	r2, [pc, #192]	@ (8005294 <DMA_SetConfig+0x234>)
 80051d2:	4293      	cmp	r3, r2
 80051d4:	d02c      	beq.n	8005230 <DMA_SetConfig+0x1d0>
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	4a2f      	ldr	r2, [pc, #188]	@ (8005298 <DMA_SetConfig+0x238>)
 80051dc:	4293      	cmp	r3, r2
 80051de:	d027      	beq.n	8005230 <DMA_SetConfig+0x1d0>
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	4a2d      	ldr	r2, [pc, #180]	@ (800529c <DMA_SetConfig+0x23c>)
 80051e6:	4293      	cmp	r3, r2
 80051e8:	d022      	beq.n	8005230 <DMA_SetConfig+0x1d0>
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	4a2c      	ldr	r2, [pc, #176]	@ (80052a0 <DMA_SetConfig+0x240>)
 80051f0:	4293      	cmp	r3, r2
 80051f2:	d01d      	beq.n	8005230 <DMA_SetConfig+0x1d0>
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	4a2a      	ldr	r2, [pc, #168]	@ (80052a4 <DMA_SetConfig+0x244>)
 80051fa:	4293      	cmp	r3, r2
 80051fc:	d018      	beq.n	8005230 <DMA_SetConfig+0x1d0>
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	4a29      	ldr	r2, [pc, #164]	@ (80052a8 <DMA_SetConfig+0x248>)
 8005204:	4293      	cmp	r3, r2
 8005206:	d013      	beq.n	8005230 <DMA_SetConfig+0x1d0>
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	4a27      	ldr	r2, [pc, #156]	@ (80052ac <DMA_SetConfig+0x24c>)
 800520e:	4293      	cmp	r3, r2
 8005210:	d00e      	beq.n	8005230 <DMA_SetConfig+0x1d0>
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	4a26      	ldr	r2, [pc, #152]	@ (80052b0 <DMA_SetConfig+0x250>)
 8005218:	4293      	cmp	r3, r2
 800521a:	d009      	beq.n	8005230 <DMA_SetConfig+0x1d0>
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	4a24      	ldr	r2, [pc, #144]	@ (80052b4 <DMA_SetConfig+0x254>)
 8005222:	4293      	cmp	r3, r2
 8005224:	d004      	beq.n	8005230 <DMA_SetConfig+0x1d0>
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	4a23      	ldr	r2, [pc, #140]	@ (80052b8 <DMA_SetConfig+0x258>)
 800522c:	4293      	cmp	r3, r2
 800522e:	d101      	bne.n	8005234 <DMA_SetConfig+0x1d4>
 8005230:	2301      	movs	r3, #1
 8005232:	e000      	b.n	8005236 <DMA_SetConfig+0x1d6>
 8005234:	2300      	movs	r3, #0
 8005236:	2b00      	cmp	r3, #0
 8005238:	d059      	beq.n	80052ee <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800523e:	f003 031f 	and.w	r3, r3, #31
 8005242:	223f      	movs	r2, #63	@ 0x3f
 8005244:	409a      	lsls	r2, r3
 8005246:	697b      	ldr	r3, [r7, #20]
 8005248:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	681a      	ldr	r2, [r3, #0]
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8005258:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	683a      	ldr	r2, [r7, #0]
 8005260:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	689b      	ldr	r3, [r3, #8]
 8005266:	2b40      	cmp	r3, #64	@ 0x40
 8005268:	d138      	bne.n	80052dc <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	687a      	ldr	r2, [r7, #4]
 8005270:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	68ba      	ldr	r2, [r7, #8]
 8005278:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 800527a:	e086      	b.n	800538a <DMA_SetConfig+0x32a>
 800527c:	40020010 	.word	0x40020010
 8005280:	40020028 	.word	0x40020028
 8005284:	40020040 	.word	0x40020040
 8005288:	40020058 	.word	0x40020058
 800528c:	40020070 	.word	0x40020070
 8005290:	40020088 	.word	0x40020088
 8005294:	400200a0 	.word	0x400200a0
 8005298:	400200b8 	.word	0x400200b8
 800529c:	40020410 	.word	0x40020410
 80052a0:	40020428 	.word	0x40020428
 80052a4:	40020440 	.word	0x40020440
 80052a8:	40020458 	.word	0x40020458
 80052ac:	40020470 	.word	0x40020470
 80052b0:	40020488 	.word	0x40020488
 80052b4:	400204a0 	.word	0x400204a0
 80052b8:	400204b8 	.word	0x400204b8
 80052bc:	58025408 	.word	0x58025408
 80052c0:	5802541c 	.word	0x5802541c
 80052c4:	58025430 	.word	0x58025430
 80052c8:	58025444 	.word	0x58025444
 80052cc:	58025458 	.word	0x58025458
 80052d0:	5802546c 	.word	0x5802546c
 80052d4:	58025480 	.word	0x58025480
 80052d8:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	68ba      	ldr	r2, [r7, #8]
 80052e2:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	687a      	ldr	r2, [r7, #4]
 80052ea:	60da      	str	r2, [r3, #12]
}
 80052ec:	e04d      	b.n	800538a <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	4a29      	ldr	r2, [pc, #164]	@ (8005398 <DMA_SetConfig+0x338>)
 80052f4:	4293      	cmp	r3, r2
 80052f6:	d022      	beq.n	800533e <DMA_SetConfig+0x2de>
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	4a27      	ldr	r2, [pc, #156]	@ (800539c <DMA_SetConfig+0x33c>)
 80052fe:	4293      	cmp	r3, r2
 8005300:	d01d      	beq.n	800533e <DMA_SetConfig+0x2de>
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	4a26      	ldr	r2, [pc, #152]	@ (80053a0 <DMA_SetConfig+0x340>)
 8005308:	4293      	cmp	r3, r2
 800530a:	d018      	beq.n	800533e <DMA_SetConfig+0x2de>
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	4a24      	ldr	r2, [pc, #144]	@ (80053a4 <DMA_SetConfig+0x344>)
 8005312:	4293      	cmp	r3, r2
 8005314:	d013      	beq.n	800533e <DMA_SetConfig+0x2de>
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	4a23      	ldr	r2, [pc, #140]	@ (80053a8 <DMA_SetConfig+0x348>)
 800531c:	4293      	cmp	r3, r2
 800531e:	d00e      	beq.n	800533e <DMA_SetConfig+0x2de>
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	4a21      	ldr	r2, [pc, #132]	@ (80053ac <DMA_SetConfig+0x34c>)
 8005326:	4293      	cmp	r3, r2
 8005328:	d009      	beq.n	800533e <DMA_SetConfig+0x2de>
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	4a20      	ldr	r2, [pc, #128]	@ (80053b0 <DMA_SetConfig+0x350>)
 8005330:	4293      	cmp	r3, r2
 8005332:	d004      	beq.n	800533e <DMA_SetConfig+0x2de>
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	4a1e      	ldr	r2, [pc, #120]	@ (80053b4 <DMA_SetConfig+0x354>)
 800533a:	4293      	cmp	r3, r2
 800533c:	d101      	bne.n	8005342 <DMA_SetConfig+0x2e2>
 800533e:	2301      	movs	r3, #1
 8005340:	e000      	b.n	8005344 <DMA_SetConfig+0x2e4>
 8005342:	2300      	movs	r3, #0
 8005344:	2b00      	cmp	r3, #0
 8005346:	d020      	beq.n	800538a <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800534c:	f003 031f 	and.w	r3, r3, #31
 8005350:	2201      	movs	r2, #1
 8005352:	409a      	lsls	r2, r3
 8005354:	693b      	ldr	r3, [r7, #16]
 8005356:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	683a      	ldr	r2, [r7, #0]
 800535e:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	689b      	ldr	r3, [r3, #8]
 8005364:	2b40      	cmp	r3, #64	@ 0x40
 8005366:	d108      	bne.n	800537a <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	687a      	ldr	r2, [r7, #4]
 800536e:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	68ba      	ldr	r2, [r7, #8]
 8005376:	60da      	str	r2, [r3, #12]
}
 8005378:	e007      	b.n	800538a <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	68ba      	ldr	r2, [r7, #8]
 8005380:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	687a      	ldr	r2, [r7, #4]
 8005388:	60da      	str	r2, [r3, #12]
}
 800538a:	bf00      	nop
 800538c:	371c      	adds	r7, #28
 800538e:	46bd      	mov	sp, r7
 8005390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005394:	4770      	bx	lr
 8005396:	bf00      	nop
 8005398:	58025408 	.word	0x58025408
 800539c:	5802541c 	.word	0x5802541c
 80053a0:	58025430 	.word	0x58025430
 80053a4:	58025444 	.word	0x58025444
 80053a8:	58025458 	.word	0x58025458
 80053ac:	5802546c 	.word	0x5802546c
 80053b0:	58025480 	.word	0x58025480
 80053b4:	58025494 	.word	0x58025494

080053b8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80053b8:	b480      	push	{r7}
 80053ba:	b085      	sub	sp, #20
 80053bc:	af00      	add	r7, sp, #0
 80053be:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	4a42      	ldr	r2, [pc, #264]	@ (80054d0 <DMA_CalcBaseAndBitshift+0x118>)
 80053c6:	4293      	cmp	r3, r2
 80053c8:	d04a      	beq.n	8005460 <DMA_CalcBaseAndBitshift+0xa8>
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	4a41      	ldr	r2, [pc, #260]	@ (80054d4 <DMA_CalcBaseAndBitshift+0x11c>)
 80053d0:	4293      	cmp	r3, r2
 80053d2:	d045      	beq.n	8005460 <DMA_CalcBaseAndBitshift+0xa8>
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	4a3f      	ldr	r2, [pc, #252]	@ (80054d8 <DMA_CalcBaseAndBitshift+0x120>)
 80053da:	4293      	cmp	r3, r2
 80053dc:	d040      	beq.n	8005460 <DMA_CalcBaseAndBitshift+0xa8>
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	4a3e      	ldr	r2, [pc, #248]	@ (80054dc <DMA_CalcBaseAndBitshift+0x124>)
 80053e4:	4293      	cmp	r3, r2
 80053e6:	d03b      	beq.n	8005460 <DMA_CalcBaseAndBitshift+0xa8>
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	4a3c      	ldr	r2, [pc, #240]	@ (80054e0 <DMA_CalcBaseAndBitshift+0x128>)
 80053ee:	4293      	cmp	r3, r2
 80053f0:	d036      	beq.n	8005460 <DMA_CalcBaseAndBitshift+0xa8>
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	4a3b      	ldr	r2, [pc, #236]	@ (80054e4 <DMA_CalcBaseAndBitshift+0x12c>)
 80053f8:	4293      	cmp	r3, r2
 80053fa:	d031      	beq.n	8005460 <DMA_CalcBaseAndBitshift+0xa8>
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	4a39      	ldr	r2, [pc, #228]	@ (80054e8 <DMA_CalcBaseAndBitshift+0x130>)
 8005402:	4293      	cmp	r3, r2
 8005404:	d02c      	beq.n	8005460 <DMA_CalcBaseAndBitshift+0xa8>
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	4a38      	ldr	r2, [pc, #224]	@ (80054ec <DMA_CalcBaseAndBitshift+0x134>)
 800540c:	4293      	cmp	r3, r2
 800540e:	d027      	beq.n	8005460 <DMA_CalcBaseAndBitshift+0xa8>
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	4a36      	ldr	r2, [pc, #216]	@ (80054f0 <DMA_CalcBaseAndBitshift+0x138>)
 8005416:	4293      	cmp	r3, r2
 8005418:	d022      	beq.n	8005460 <DMA_CalcBaseAndBitshift+0xa8>
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	4a35      	ldr	r2, [pc, #212]	@ (80054f4 <DMA_CalcBaseAndBitshift+0x13c>)
 8005420:	4293      	cmp	r3, r2
 8005422:	d01d      	beq.n	8005460 <DMA_CalcBaseAndBitshift+0xa8>
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	4a33      	ldr	r2, [pc, #204]	@ (80054f8 <DMA_CalcBaseAndBitshift+0x140>)
 800542a:	4293      	cmp	r3, r2
 800542c:	d018      	beq.n	8005460 <DMA_CalcBaseAndBitshift+0xa8>
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	4a32      	ldr	r2, [pc, #200]	@ (80054fc <DMA_CalcBaseAndBitshift+0x144>)
 8005434:	4293      	cmp	r3, r2
 8005436:	d013      	beq.n	8005460 <DMA_CalcBaseAndBitshift+0xa8>
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	4a30      	ldr	r2, [pc, #192]	@ (8005500 <DMA_CalcBaseAndBitshift+0x148>)
 800543e:	4293      	cmp	r3, r2
 8005440:	d00e      	beq.n	8005460 <DMA_CalcBaseAndBitshift+0xa8>
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	4a2f      	ldr	r2, [pc, #188]	@ (8005504 <DMA_CalcBaseAndBitshift+0x14c>)
 8005448:	4293      	cmp	r3, r2
 800544a:	d009      	beq.n	8005460 <DMA_CalcBaseAndBitshift+0xa8>
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	4a2d      	ldr	r2, [pc, #180]	@ (8005508 <DMA_CalcBaseAndBitshift+0x150>)
 8005452:	4293      	cmp	r3, r2
 8005454:	d004      	beq.n	8005460 <DMA_CalcBaseAndBitshift+0xa8>
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	4a2c      	ldr	r2, [pc, #176]	@ (800550c <DMA_CalcBaseAndBitshift+0x154>)
 800545c:	4293      	cmp	r3, r2
 800545e:	d101      	bne.n	8005464 <DMA_CalcBaseAndBitshift+0xac>
 8005460:	2301      	movs	r3, #1
 8005462:	e000      	b.n	8005466 <DMA_CalcBaseAndBitshift+0xae>
 8005464:	2300      	movs	r3, #0
 8005466:	2b00      	cmp	r3, #0
 8005468:	d024      	beq.n	80054b4 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	b2db      	uxtb	r3, r3
 8005470:	3b10      	subs	r3, #16
 8005472:	4a27      	ldr	r2, [pc, #156]	@ (8005510 <DMA_CalcBaseAndBitshift+0x158>)
 8005474:	fba2 2303 	umull	r2, r3, r2, r3
 8005478:	091b      	lsrs	r3, r3, #4
 800547a:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	f003 0307 	and.w	r3, r3, #7
 8005482:	4a24      	ldr	r2, [pc, #144]	@ (8005514 <DMA_CalcBaseAndBitshift+0x15c>)
 8005484:	5cd3      	ldrb	r3, [r2, r3]
 8005486:	461a      	mov	r2, r3
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	2b03      	cmp	r3, #3
 8005490:	d908      	bls.n	80054a4 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	461a      	mov	r2, r3
 8005498:	4b1f      	ldr	r3, [pc, #124]	@ (8005518 <DMA_CalcBaseAndBitshift+0x160>)
 800549a:	4013      	ands	r3, r2
 800549c:	1d1a      	adds	r2, r3, #4
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	659a      	str	r2, [r3, #88]	@ 0x58
 80054a2:	e00d      	b.n	80054c0 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	461a      	mov	r2, r3
 80054aa:	4b1b      	ldr	r3, [pc, #108]	@ (8005518 <DMA_CalcBaseAndBitshift+0x160>)
 80054ac:	4013      	ands	r3, r2
 80054ae:	687a      	ldr	r2, [r7, #4]
 80054b0:	6593      	str	r3, [r2, #88]	@ 0x58
 80054b2:	e005      	b.n	80054c0 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80054c4:	4618      	mov	r0, r3
 80054c6:	3714      	adds	r7, #20
 80054c8:	46bd      	mov	sp, r7
 80054ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ce:	4770      	bx	lr
 80054d0:	40020010 	.word	0x40020010
 80054d4:	40020028 	.word	0x40020028
 80054d8:	40020040 	.word	0x40020040
 80054dc:	40020058 	.word	0x40020058
 80054e0:	40020070 	.word	0x40020070
 80054e4:	40020088 	.word	0x40020088
 80054e8:	400200a0 	.word	0x400200a0
 80054ec:	400200b8 	.word	0x400200b8
 80054f0:	40020410 	.word	0x40020410
 80054f4:	40020428 	.word	0x40020428
 80054f8:	40020440 	.word	0x40020440
 80054fc:	40020458 	.word	0x40020458
 8005500:	40020470 	.word	0x40020470
 8005504:	40020488 	.word	0x40020488
 8005508:	400204a0 	.word	0x400204a0
 800550c:	400204b8 	.word	0x400204b8
 8005510:	aaaaaaab 	.word	0xaaaaaaab
 8005514:	0800c310 	.word	0x0800c310
 8005518:	fffffc00 	.word	0xfffffc00

0800551c <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(const DMA_HandleTypeDef *hdma)
{
 800551c:	b480      	push	{r7}
 800551e:	b085      	sub	sp, #20
 8005520:	af00      	add	r7, sp, #0
 8005522:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005524:	2300      	movs	r3, #0
 8005526:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	699b      	ldr	r3, [r3, #24]
 800552c:	2b00      	cmp	r3, #0
 800552e:	d120      	bne.n	8005572 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005534:	2b03      	cmp	r3, #3
 8005536:	d858      	bhi.n	80055ea <DMA_CheckFifoParam+0xce>
 8005538:	a201      	add	r2, pc, #4	@ (adr r2, 8005540 <DMA_CheckFifoParam+0x24>)
 800553a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800553e:	bf00      	nop
 8005540:	08005551 	.word	0x08005551
 8005544:	08005563 	.word	0x08005563
 8005548:	08005551 	.word	0x08005551
 800554c:	080055eb 	.word	0x080055eb
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005554:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005558:	2b00      	cmp	r3, #0
 800555a:	d048      	beq.n	80055ee <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 800555c:	2301      	movs	r3, #1
 800555e:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8005560:	e045      	b.n	80055ee <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005566:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800556a:	d142      	bne.n	80055f2 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 800556c:	2301      	movs	r3, #1
 800556e:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8005570:	e03f      	b.n	80055f2 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	699b      	ldr	r3, [r3, #24]
 8005576:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800557a:	d123      	bne.n	80055c4 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005580:	2b03      	cmp	r3, #3
 8005582:	d838      	bhi.n	80055f6 <DMA_CheckFifoParam+0xda>
 8005584:	a201      	add	r2, pc, #4	@ (adr r2, 800558c <DMA_CheckFifoParam+0x70>)
 8005586:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800558a:	bf00      	nop
 800558c:	0800559d 	.word	0x0800559d
 8005590:	080055a3 	.word	0x080055a3
 8005594:	0800559d 	.word	0x0800559d
 8005598:	080055b5 	.word	0x080055b5
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 800559c:	2301      	movs	r3, #1
 800559e:	73fb      	strb	r3, [r7, #15]
        break;
 80055a0:	e030      	b.n	8005604 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80055a6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	d025      	beq.n	80055fa <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 80055ae:	2301      	movs	r3, #1
 80055b0:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80055b2:	e022      	b.n	80055fa <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80055b8:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80055bc:	d11f      	bne.n	80055fe <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 80055be:	2301      	movs	r3, #1
 80055c0:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80055c2:	e01c      	b.n	80055fe <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055c8:	2b02      	cmp	r3, #2
 80055ca:	d902      	bls.n	80055d2 <DMA_CheckFifoParam+0xb6>
 80055cc:	2b03      	cmp	r3, #3
 80055ce:	d003      	beq.n	80055d8 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 80055d0:	e018      	b.n	8005604 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 80055d2:	2301      	movs	r3, #1
 80055d4:	73fb      	strb	r3, [r7, #15]
        break;
 80055d6:	e015      	b.n	8005604 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80055dc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d00e      	beq.n	8005602 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 80055e4:	2301      	movs	r3, #1
 80055e6:	73fb      	strb	r3, [r7, #15]
    break;
 80055e8:	e00b      	b.n	8005602 <DMA_CheckFifoParam+0xe6>
        break;
 80055ea:	bf00      	nop
 80055ec:	e00a      	b.n	8005604 <DMA_CheckFifoParam+0xe8>
        break;
 80055ee:	bf00      	nop
 80055f0:	e008      	b.n	8005604 <DMA_CheckFifoParam+0xe8>
        break;
 80055f2:	bf00      	nop
 80055f4:	e006      	b.n	8005604 <DMA_CheckFifoParam+0xe8>
        break;
 80055f6:	bf00      	nop
 80055f8:	e004      	b.n	8005604 <DMA_CheckFifoParam+0xe8>
        break;
 80055fa:	bf00      	nop
 80055fc:	e002      	b.n	8005604 <DMA_CheckFifoParam+0xe8>
        break;
 80055fe:	bf00      	nop
 8005600:	e000      	b.n	8005604 <DMA_CheckFifoParam+0xe8>
    break;
 8005602:	bf00      	nop
    }
  }

  return status;
 8005604:	7bfb      	ldrb	r3, [r7, #15]
}
 8005606:	4618      	mov	r0, r3
 8005608:	3714      	adds	r7, #20
 800560a:	46bd      	mov	sp, r7
 800560c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005610:	4770      	bx	lr
 8005612:	bf00      	nop

08005614 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005614:	b480      	push	{r7}
 8005616:	b085      	sub	sp, #20
 8005618:	af00      	add	r7, sp, #0
 800561a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	4a38      	ldr	r2, [pc, #224]	@ (8005708 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8005628:	4293      	cmp	r3, r2
 800562a:	d022      	beq.n	8005672 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	4a36      	ldr	r2, [pc, #216]	@ (800570c <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 8005632:	4293      	cmp	r3, r2
 8005634:	d01d      	beq.n	8005672 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	4a35      	ldr	r2, [pc, #212]	@ (8005710 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 800563c:	4293      	cmp	r3, r2
 800563e:	d018      	beq.n	8005672 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	4a33      	ldr	r2, [pc, #204]	@ (8005714 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8005646:	4293      	cmp	r3, r2
 8005648:	d013      	beq.n	8005672 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	4a32      	ldr	r2, [pc, #200]	@ (8005718 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8005650:	4293      	cmp	r3, r2
 8005652:	d00e      	beq.n	8005672 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	4a30      	ldr	r2, [pc, #192]	@ (800571c <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 800565a:	4293      	cmp	r3, r2
 800565c:	d009      	beq.n	8005672 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	4a2f      	ldr	r2, [pc, #188]	@ (8005720 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8005664:	4293      	cmp	r3, r2
 8005666:	d004      	beq.n	8005672 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	4a2d      	ldr	r2, [pc, #180]	@ (8005724 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 800566e:	4293      	cmp	r3, r2
 8005670:	d101      	bne.n	8005676 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8005672:	2301      	movs	r3, #1
 8005674:	e000      	b.n	8005678 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8005676:	2300      	movs	r3, #0
 8005678:	2b00      	cmp	r3, #0
 800567a:	d01a      	beq.n	80056b2 <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	b2db      	uxtb	r3, r3
 8005682:	3b08      	subs	r3, #8
 8005684:	4a28      	ldr	r2, [pc, #160]	@ (8005728 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8005686:	fba2 2303 	umull	r2, r3, r2, r3
 800568a:	091b      	lsrs	r3, r3, #4
 800568c:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 800568e:	68fa      	ldr	r2, [r7, #12]
 8005690:	4b26      	ldr	r3, [pc, #152]	@ (800572c <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8005692:	4413      	add	r3, r2
 8005694:	009b      	lsls	r3, r3, #2
 8005696:	461a      	mov	r2, r3
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	4a24      	ldr	r2, [pc, #144]	@ (8005730 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 80056a0:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	f003 031f 	and.w	r3, r3, #31
 80056a8:	2201      	movs	r2, #1
 80056aa:	409a      	lsls	r2, r3
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 80056b0:	e024      	b.n	80056fc <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	b2db      	uxtb	r3, r3
 80056b8:	3b10      	subs	r3, #16
 80056ba:	4a1e      	ldr	r2, [pc, #120]	@ (8005734 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 80056bc:	fba2 2303 	umull	r2, r3, r2, r3
 80056c0:	091b      	lsrs	r3, r3, #4
 80056c2:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 80056c4:	68bb      	ldr	r3, [r7, #8]
 80056c6:	4a1c      	ldr	r2, [pc, #112]	@ (8005738 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 80056c8:	4293      	cmp	r3, r2
 80056ca:	d806      	bhi.n	80056da <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 80056cc:	68bb      	ldr	r3, [r7, #8]
 80056ce:	4a1b      	ldr	r2, [pc, #108]	@ (800573c <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 80056d0:	4293      	cmp	r3, r2
 80056d2:	d902      	bls.n	80056da <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	3308      	adds	r3, #8
 80056d8:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 80056da:	68fa      	ldr	r2, [r7, #12]
 80056dc:	4b18      	ldr	r3, [pc, #96]	@ (8005740 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 80056de:	4413      	add	r3, r2
 80056e0:	009b      	lsls	r3, r3, #2
 80056e2:	461a      	mov	r2, r3
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	4a16      	ldr	r2, [pc, #88]	@ (8005744 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 80056ec:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	f003 031f 	and.w	r3, r3, #31
 80056f4:	2201      	movs	r2, #1
 80056f6:	409a      	lsls	r2, r3
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80056fc:	bf00      	nop
 80056fe:	3714      	adds	r7, #20
 8005700:	46bd      	mov	sp, r7
 8005702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005706:	4770      	bx	lr
 8005708:	58025408 	.word	0x58025408
 800570c:	5802541c 	.word	0x5802541c
 8005710:	58025430 	.word	0x58025430
 8005714:	58025444 	.word	0x58025444
 8005718:	58025458 	.word	0x58025458
 800571c:	5802546c 	.word	0x5802546c
 8005720:	58025480 	.word	0x58025480
 8005724:	58025494 	.word	0x58025494
 8005728:	cccccccd 	.word	0xcccccccd
 800572c:	16009600 	.word	0x16009600
 8005730:	58025880 	.word	0x58025880
 8005734:	aaaaaaab 	.word	0xaaaaaaab
 8005738:	400204b8 	.word	0x400204b8
 800573c:	4002040f 	.word	0x4002040f
 8005740:	10008200 	.word	0x10008200
 8005744:	40020880 	.word	0x40020880

08005748 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005748:	b480      	push	{r7}
 800574a:	b085      	sub	sp, #20
 800574c:	af00      	add	r7, sp, #0
 800574e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	685b      	ldr	r3, [r3, #4]
 8005754:	b2db      	uxtb	r3, r3
 8005756:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	2b00      	cmp	r3, #0
 800575c:	d04a      	beq.n	80057f4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	2b08      	cmp	r3, #8
 8005762:	d847      	bhi.n	80057f4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	4a25      	ldr	r2, [pc, #148]	@ (8005800 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 800576a:	4293      	cmp	r3, r2
 800576c:	d022      	beq.n	80057b4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	4a24      	ldr	r2, [pc, #144]	@ (8005804 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8005774:	4293      	cmp	r3, r2
 8005776:	d01d      	beq.n	80057b4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	4a22      	ldr	r2, [pc, #136]	@ (8005808 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 800577e:	4293      	cmp	r3, r2
 8005780:	d018      	beq.n	80057b4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	4a21      	ldr	r2, [pc, #132]	@ (800580c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8005788:	4293      	cmp	r3, r2
 800578a:	d013      	beq.n	80057b4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	4a1f      	ldr	r2, [pc, #124]	@ (8005810 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8005792:	4293      	cmp	r3, r2
 8005794:	d00e      	beq.n	80057b4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	4a1e      	ldr	r2, [pc, #120]	@ (8005814 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 800579c:	4293      	cmp	r3, r2
 800579e:	d009      	beq.n	80057b4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	4a1c      	ldr	r2, [pc, #112]	@ (8005818 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 80057a6:	4293      	cmp	r3, r2
 80057a8:	d004      	beq.n	80057b4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	4a1b      	ldr	r2, [pc, #108]	@ (800581c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 80057b0:	4293      	cmp	r3, r2
 80057b2:	d101      	bne.n	80057b8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 80057b4:	2301      	movs	r3, #1
 80057b6:	e000      	b.n	80057ba <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 80057b8:	2300      	movs	r3, #0
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d00a      	beq.n	80057d4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 80057be:	68fa      	ldr	r2, [r7, #12]
 80057c0:	4b17      	ldr	r3, [pc, #92]	@ (8005820 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 80057c2:	4413      	add	r3, r2
 80057c4:	009b      	lsls	r3, r3, #2
 80057c6:	461a      	mov	r2, r3
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	4a15      	ldr	r2, [pc, #84]	@ (8005824 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 80057d0:	671a      	str	r2, [r3, #112]	@ 0x70
 80057d2:	e009      	b.n	80057e8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80057d4:	68fa      	ldr	r2, [r7, #12]
 80057d6:	4b14      	ldr	r3, [pc, #80]	@ (8005828 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 80057d8:	4413      	add	r3, r2
 80057da:	009b      	lsls	r3, r3, #2
 80057dc:	461a      	mov	r2, r3
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	4a11      	ldr	r2, [pc, #68]	@ (800582c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 80057e6:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	3b01      	subs	r3, #1
 80057ec:	2201      	movs	r2, #1
 80057ee:	409a      	lsls	r2, r3
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 80057f4:	bf00      	nop
 80057f6:	3714      	adds	r7, #20
 80057f8:	46bd      	mov	sp, r7
 80057fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057fe:	4770      	bx	lr
 8005800:	58025408 	.word	0x58025408
 8005804:	5802541c 	.word	0x5802541c
 8005808:	58025430 	.word	0x58025430
 800580c:	58025444 	.word	0x58025444
 8005810:	58025458 	.word	0x58025458
 8005814:	5802546c 	.word	0x5802546c
 8005818:	58025480 	.word	0x58025480
 800581c:	58025494 	.word	0x58025494
 8005820:	1600963f 	.word	0x1600963f
 8005824:	58025940 	.word	0x58025940
 8005828:	1000823f 	.word	0x1000823f
 800582c:	40020940 	.word	0x40020940

08005830 <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 8005830:	b480      	push	{r7}
 8005832:	b087      	sub	sp, #28
 8005834:	af00      	add	r7, sp, #0
 8005836:	60f8      	str	r0, [r7, #12]
 8005838:	460b      	mov	r3, r1
 800583a:	607a      	str	r2, [r7, #4]
 800583c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 800583e:	2300      	movs	r3, #0
 8005840:	75fb      	strb	r3, [r7, #23]

  /* Check null pointer */
  if (hexti == NULL)
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	2b00      	cmp	r3, #0
 8005846:	d101      	bne.n	800584c <HAL_EXTI_RegisterCallback+0x1c>
  {
    return HAL_ERROR;
 8005848:	2301      	movs	r3, #1
 800584a:	e00a      	b.n	8005862 <HAL_EXTI_RegisterCallback+0x32>
  }

  switch (CallbackID)
 800584c:	7afb      	ldrb	r3, [r7, #11]
 800584e:	2b00      	cmp	r3, #0
 8005850:	d103      	bne.n	800585a <HAL_EXTI_RegisterCallback+0x2a>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	687a      	ldr	r2, [r7, #4]
 8005856:	605a      	str	r2, [r3, #4]
      break;
 8005858:	e002      	b.n	8005860 <HAL_EXTI_RegisterCallback+0x30>

    default:
      status = HAL_ERROR;
 800585a:	2301      	movs	r3, #1
 800585c:	75fb      	strb	r3, [r7, #23]
      break;
 800585e:	bf00      	nop
  }

  return status;
 8005860:	7dfb      	ldrb	r3, [r7, #23]
}
 8005862:	4618      	mov	r0, r3
 8005864:	371c      	adds	r7, #28
 8005866:	46bd      	mov	sp, r7
 8005868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800586c:	4770      	bx	lr

0800586e <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 800586e:	b480      	push	{r7}
 8005870:	b083      	sub	sp, #12
 8005872:	af00      	add	r7, sp, #0
 8005874:	6078      	str	r0, [r7, #4]
 8005876:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	2b00      	cmp	r3, #0
 800587c:	d101      	bne.n	8005882 <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 800587e:	2301      	movs	r3, #1
 8005880:	e003      	b.n	800588a <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	683a      	ldr	r2, [r7, #0]
 8005886:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8005888:	2300      	movs	r3, #0
  }
}
 800588a:	4618      	mov	r0, r3
 800588c:	370c      	adds	r7, #12
 800588e:	46bd      	mov	sp, r7
 8005890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005894:	4770      	bx	lr
	...

08005898 <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(const EXTI_HandleTypeDef *hexti)
{
 8005898:	b580      	push	{r7, lr}
 800589a:	b086      	sub	sp, #24
 800589c:	af00      	add	r7, sp, #0
 800589e:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	0c1b      	lsrs	r3, r3, #16
 80058a6:	f003 0303 	and.w	r3, r3, #3
 80058aa:	613b      	str	r3, [r7, #16]
  maskline = (1UL << (hexti->Line & EXTI_PIN_MASK));
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	f003 031f 	and.w	r3, r3, #31
 80058b4:	2201      	movs	r2, #1
 80058b6:	fa02 f303 	lsl.w	r3, r2, r3
 80058ba:	60fb      	str	r3, [r7, #12]

#if defined(DUAL_CORE)
  if (HAL_GetCurrentCPUID() == CM7_CPUID)
 80058bc:	f7fd fece 	bl	800365c <HAL_GetCurrentCPUID>
 80058c0:	4603      	mov	r3, r0
 80058c2:	2b03      	cmp	r3, #3
 80058c4:	d105      	bne.n	80058d2 <HAL_EXTI_IRQHandler+0x3a>
  {
    /* Get pending register address */
    regaddr = (__IO uint32_t *)(&EXTI->PR1 + (EXTI_MODE_OFFSET * offset));
 80058c6:	693b      	ldr	r3, [r7, #16]
 80058c8:	011a      	lsls	r2, r3, #4
 80058ca:	4b0f      	ldr	r3, [pc, #60]	@ (8005908 <HAL_EXTI_IRQHandler+0x70>)
 80058cc:	4413      	add	r3, r2
 80058ce:	617b      	str	r3, [r7, #20]
 80058d0:	e004      	b.n	80058dc <HAL_EXTI_IRQHandler+0x44>
  }
  else /* Cortex-M4*/
  {
    /* Get pending register address */
    regaddr = (__IO uint32_t *)(&EXTI->C2PR1 + (EXTI_MODE_OFFSET * offset));
 80058d2:	693b      	ldr	r3, [r7, #16]
 80058d4:	011a      	lsls	r2, r3, #4
 80058d6:	4b0d      	ldr	r3, [pc, #52]	@ (800590c <HAL_EXTI_IRQHandler+0x74>)
 80058d8:	4413      	add	r3, r2
 80058da:	617b      	str	r3, [r7, #20]
#else
  regaddr = (__IO uint32_t *)(&EXTI->PR1 + (EXTI_MODE_OFFSET * offset));
#endif /* DUAL_CORE */

  /* Get pending bit  */
  regval = (*regaddr & maskline);
 80058dc:	697b      	ldr	r3, [r7, #20]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	68fa      	ldr	r2, [r7, #12]
 80058e2:	4013      	ands	r3, r2
 80058e4:	60bb      	str	r3, [r7, #8]

  if (regval != 0x00U)
 80058e6:	68bb      	ldr	r3, [r7, #8]
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	d009      	beq.n	8005900 <HAL_EXTI_IRQHandler+0x68>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 80058ec:	697b      	ldr	r3, [r7, #20]
 80058ee:	68fa      	ldr	r2, [r7, #12]
 80058f0:	601a      	str	r2, [r3, #0]

    /* Call callback */
    if (hexti->PendingCallback != NULL)
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	685b      	ldr	r3, [r3, #4]
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d002      	beq.n	8005900 <HAL_EXTI_IRQHandler+0x68>
    {
      hexti->PendingCallback();
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	685b      	ldr	r3, [r3, #4]
 80058fe:	4798      	blx	r3
    }
  }
}
 8005900:	bf00      	nop
 8005902:	3718      	adds	r7, #24
 8005904:	46bd      	mov	sp, r7
 8005906:	bd80      	pop	{r7, pc}
 8005908:	58000088 	.word	0x58000088
 800590c:	580000c8 	.word	0x580000c8

08005910 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8005910:	b480      	push	{r7}
 8005912:	b089      	sub	sp, #36	@ 0x24
 8005914:	af00      	add	r7, sp, #0
 8005916:	6078      	str	r0, [r7, #4]
 8005918:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800591a:	2300      	movs	r3, #0
 800591c:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800591e:	4b89      	ldr	r3, [pc, #548]	@ (8005b44 <HAL_GPIO_Init+0x234>)
 8005920:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8005922:	e194      	b.n	8005c4e <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8005924:	683b      	ldr	r3, [r7, #0]
 8005926:	681a      	ldr	r2, [r3, #0]
 8005928:	2101      	movs	r1, #1
 800592a:	69fb      	ldr	r3, [r7, #28]
 800592c:	fa01 f303 	lsl.w	r3, r1, r3
 8005930:	4013      	ands	r3, r2
 8005932:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8005934:	693b      	ldr	r3, [r7, #16]
 8005936:	2b00      	cmp	r3, #0
 8005938:	f000 8186 	beq.w	8005c48 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800593c:	683b      	ldr	r3, [r7, #0]
 800593e:	685b      	ldr	r3, [r3, #4]
 8005940:	f003 0303 	and.w	r3, r3, #3
 8005944:	2b01      	cmp	r3, #1
 8005946:	d005      	beq.n	8005954 <HAL_GPIO_Init+0x44>
 8005948:	683b      	ldr	r3, [r7, #0]
 800594a:	685b      	ldr	r3, [r3, #4]
 800594c:	f003 0303 	and.w	r3, r3, #3
 8005950:	2b02      	cmp	r3, #2
 8005952:	d130      	bne.n	80059b6 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	689b      	ldr	r3, [r3, #8]
 8005958:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800595a:	69fb      	ldr	r3, [r7, #28]
 800595c:	005b      	lsls	r3, r3, #1
 800595e:	2203      	movs	r2, #3
 8005960:	fa02 f303 	lsl.w	r3, r2, r3
 8005964:	43db      	mvns	r3, r3
 8005966:	69ba      	ldr	r2, [r7, #24]
 8005968:	4013      	ands	r3, r2
 800596a:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800596c:	683b      	ldr	r3, [r7, #0]
 800596e:	68da      	ldr	r2, [r3, #12]
 8005970:	69fb      	ldr	r3, [r7, #28]
 8005972:	005b      	lsls	r3, r3, #1
 8005974:	fa02 f303 	lsl.w	r3, r2, r3
 8005978:	69ba      	ldr	r2, [r7, #24]
 800597a:	4313      	orrs	r3, r2
 800597c:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	69ba      	ldr	r2, [r7, #24]
 8005982:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	685b      	ldr	r3, [r3, #4]
 8005988:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800598a:	2201      	movs	r2, #1
 800598c:	69fb      	ldr	r3, [r7, #28]
 800598e:	fa02 f303 	lsl.w	r3, r2, r3
 8005992:	43db      	mvns	r3, r3
 8005994:	69ba      	ldr	r2, [r7, #24]
 8005996:	4013      	ands	r3, r2
 8005998:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800599a:	683b      	ldr	r3, [r7, #0]
 800599c:	685b      	ldr	r3, [r3, #4]
 800599e:	091b      	lsrs	r3, r3, #4
 80059a0:	f003 0201 	and.w	r2, r3, #1
 80059a4:	69fb      	ldr	r3, [r7, #28]
 80059a6:	fa02 f303 	lsl.w	r3, r2, r3
 80059aa:	69ba      	ldr	r2, [r7, #24]
 80059ac:	4313      	orrs	r3, r2
 80059ae:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	69ba      	ldr	r2, [r7, #24]
 80059b4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80059b6:	683b      	ldr	r3, [r7, #0]
 80059b8:	685b      	ldr	r3, [r3, #4]
 80059ba:	f003 0303 	and.w	r3, r3, #3
 80059be:	2b03      	cmp	r3, #3
 80059c0:	d017      	beq.n	80059f2 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	68db      	ldr	r3, [r3, #12]
 80059c6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80059c8:	69fb      	ldr	r3, [r7, #28]
 80059ca:	005b      	lsls	r3, r3, #1
 80059cc:	2203      	movs	r2, #3
 80059ce:	fa02 f303 	lsl.w	r3, r2, r3
 80059d2:	43db      	mvns	r3, r3
 80059d4:	69ba      	ldr	r2, [r7, #24]
 80059d6:	4013      	ands	r3, r2
 80059d8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80059da:	683b      	ldr	r3, [r7, #0]
 80059dc:	689a      	ldr	r2, [r3, #8]
 80059de:	69fb      	ldr	r3, [r7, #28]
 80059e0:	005b      	lsls	r3, r3, #1
 80059e2:	fa02 f303 	lsl.w	r3, r2, r3
 80059e6:	69ba      	ldr	r2, [r7, #24]
 80059e8:	4313      	orrs	r3, r2
 80059ea:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	69ba      	ldr	r2, [r7, #24]
 80059f0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80059f2:	683b      	ldr	r3, [r7, #0]
 80059f4:	685b      	ldr	r3, [r3, #4]
 80059f6:	f003 0303 	and.w	r3, r3, #3
 80059fa:	2b02      	cmp	r3, #2
 80059fc:	d123      	bne.n	8005a46 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80059fe:	69fb      	ldr	r3, [r7, #28]
 8005a00:	08da      	lsrs	r2, r3, #3
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	3208      	adds	r2, #8
 8005a06:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005a0a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005a0c:	69fb      	ldr	r3, [r7, #28]
 8005a0e:	f003 0307 	and.w	r3, r3, #7
 8005a12:	009b      	lsls	r3, r3, #2
 8005a14:	220f      	movs	r2, #15
 8005a16:	fa02 f303 	lsl.w	r3, r2, r3
 8005a1a:	43db      	mvns	r3, r3
 8005a1c:	69ba      	ldr	r2, [r7, #24]
 8005a1e:	4013      	ands	r3, r2
 8005a20:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8005a22:	683b      	ldr	r3, [r7, #0]
 8005a24:	691a      	ldr	r2, [r3, #16]
 8005a26:	69fb      	ldr	r3, [r7, #28]
 8005a28:	f003 0307 	and.w	r3, r3, #7
 8005a2c:	009b      	lsls	r3, r3, #2
 8005a2e:	fa02 f303 	lsl.w	r3, r2, r3
 8005a32:	69ba      	ldr	r2, [r7, #24]
 8005a34:	4313      	orrs	r3, r2
 8005a36:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005a38:	69fb      	ldr	r3, [r7, #28]
 8005a3a:	08da      	lsrs	r2, r3, #3
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	3208      	adds	r2, #8
 8005a40:	69b9      	ldr	r1, [r7, #24]
 8005a42:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8005a4c:	69fb      	ldr	r3, [r7, #28]
 8005a4e:	005b      	lsls	r3, r3, #1
 8005a50:	2203      	movs	r2, #3
 8005a52:	fa02 f303 	lsl.w	r3, r2, r3
 8005a56:	43db      	mvns	r3, r3
 8005a58:	69ba      	ldr	r2, [r7, #24]
 8005a5a:	4013      	ands	r3, r2
 8005a5c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005a5e:	683b      	ldr	r3, [r7, #0]
 8005a60:	685b      	ldr	r3, [r3, #4]
 8005a62:	f003 0203 	and.w	r2, r3, #3
 8005a66:	69fb      	ldr	r3, [r7, #28]
 8005a68:	005b      	lsls	r3, r3, #1
 8005a6a:	fa02 f303 	lsl.w	r3, r2, r3
 8005a6e:	69ba      	ldr	r2, [r7, #24]
 8005a70:	4313      	orrs	r3, r2
 8005a72:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	69ba      	ldr	r2, [r7, #24]
 8005a78:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005a7a:	683b      	ldr	r3, [r7, #0]
 8005a7c:	685b      	ldr	r3, [r3, #4]
 8005a7e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	f000 80e0 	beq.w	8005c48 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005a88:	4b2f      	ldr	r3, [pc, #188]	@ (8005b48 <HAL_GPIO_Init+0x238>)
 8005a8a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8005a8e:	4a2e      	ldr	r2, [pc, #184]	@ (8005b48 <HAL_GPIO_Init+0x238>)
 8005a90:	f043 0302 	orr.w	r3, r3, #2
 8005a94:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8005a98:	4b2b      	ldr	r3, [pc, #172]	@ (8005b48 <HAL_GPIO_Init+0x238>)
 8005a9a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8005a9e:	f003 0302 	and.w	r3, r3, #2
 8005aa2:	60fb      	str	r3, [r7, #12]
 8005aa4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005aa6:	4a29      	ldr	r2, [pc, #164]	@ (8005b4c <HAL_GPIO_Init+0x23c>)
 8005aa8:	69fb      	ldr	r3, [r7, #28]
 8005aaa:	089b      	lsrs	r3, r3, #2
 8005aac:	3302      	adds	r3, #2
 8005aae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005ab2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8005ab4:	69fb      	ldr	r3, [r7, #28]
 8005ab6:	f003 0303 	and.w	r3, r3, #3
 8005aba:	009b      	lsls	r3, r3, #2
 8005abc:	220f      	movs	r2, #15
 8005abe:	fa02 f303 	lsl.w	r3, r2, r3
 8005ac2:	43db      	mvns	r3, r3
 8005ac4:	69ba      	ldr	r2, [r7, #24]
 8005ac6:	4013      	ands	r3, r2
 8005ac8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	4a20      	ldr	r2, [pc, #128]	@ (8005b50 <HAL_GPIO_Init+0x240>)
 8005ace:	4293      	cmp	r3, r2
 8005ad0:	d052      	beq.n	8005b78 <HAL_GPIO_Init+0x268>
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	4a1f      	ldr	r2, [pc, #124]	@ (8005b54 <HAL_GPIO_Init+0x244>)
 8005ad6:	4293      	cmp	r3, r2
 8005ad8:	d031      	beq.n	8005b3e <HAL_GPIO_Init+0x22e>
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	4a1e      	ldr	r2, [pc, #120]	@ (8005b58 <HAL_GPIO_Init+0x248>)
 8005ade:	4293      	cmp	r3, r2
 8005ae0:	d02b      	beq.n	8005b3a <HAL_GPIO_Init+0x22a>
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	4a1d      	ldr	r2, [pc, #116]	@ (8005b5c <HAL_GPIO_Init+0x24c>)
 8005ae6:	4293      	cmp	r3, r2
 8005ae8:	d025      	beq.n	8005b36 <HAL_GPIO_Init+0x226>
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	4a1c      	ldr	r2, [pc, #112]	@ (8005b60 <HAL_GPIO_Init+0x250>)
 8005aee:	4293      	cmp	r3, r2
 8005af0:	d01f      	beq.n	8005b32 <HAL_GPIO_Init+0x222>
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	4a1b      	ldr	r2, [pc, #108]	@ (8005b64 <HAL_GPIO_Init+0x254>)
 8005af6:	4293      	cmp	r3, r2
 8005af8:	d019      	beq.n	8005b2e <HAL_GPIO_Init+0x21e>
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	4a1a      	ldr	r2, [pc, #104]	@ (8005b68 <HAL_GPIO_Init+0x258>)
 8005afe:	4293      	cmp	r3, r2
 8005b00:	d013      	beq.n	8005b2a <HAL_GPIO_Init+0x21a>
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	4a19      	ldr	r2, [pc, #100]	@ (8005b6c <HAL_GPIO_Init+0x25c>)
 8005b06:	4293      	cmp	r3, r2
 8005b08:	d00d      	beq.n	8005b26 <HAL_GPIO_Init+0x216>
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	4a18      	ldr	r2, [pc, #96]	@ (8005b70 <HAL_GPIO_Init+0x260>)
 8005b0e:	4293      	cmp	r3, r2
 8005b10:	d007      	beq.n	8005b22 <HAL_GPIO_Init+0x212>
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	4a17      	ldr	r2, [pc, #92]	@ (8005b74 <HAL_GPIO_Init+0x264>)
 8005b16:	4293      	cmp	r3, r2
 8005b18:	d101      	bne.n	8005b1e <HAL_GPIO_Init+0x20e>
 8005b1a:	2309      	movs	r3, #9
 8005b1c:	e02d      	b.n	8005b7a <HAL_GPIO_Init+0x26a>
 8005b1e:	230a      	movs	r3, #10
 8005b20:	e02b      	b.n	8005b7a <HAL_GPIO_Init+0x26a>
 8005b22:	2308      	movs	r3, #8
 8005b24:	e029      	b.n	8005b7a <HAL_GPIO_Init+0x26a>
 8005b26:	2307      	movs	r3, #7
 8005b28:	e027      	b.n	8005b7a <HAL_GPIO_Init+0x26a>
 8005b2a:	2306      	movs	r3, #6
 8005b2c:	e025      	b.n	8005b7a <HAL_GPIO_Init+0x26a>
 8005b2e:	2305      	movs	r3, #5
 8005b30:	e023      	b.n	8005b7a <HAL_GPIO_Init+0x26a>
 8005b32:	2304      	movs	r3, #4
 8005b34:	e021      	b.n	8005b7a <HAL_GPIO_Init+0x26a>
 8005b36:	2303      	movs	r3, #3
 8005b38:	e01f      	b.n	8005b7a <HAL_GPIO_Init+0x26a>
 8005b3a:	2302      	movs	r3, #2
 8005b3c:	e01d      	b.n	8005b7a <HAL_GPIO_Init+0x26a>
 8005b3e:	2301      	movs	r3, #1
 8005b40:	e01b      	b.n	8005b7a <HAL_GPIO_Init+0x26a>
 8005b42:	bf00      	nop
 8005b44:	58000080 	.word	0x58000080
 8005b48:	58024400 	.word	0x58024400
 8005b4c:	58000400 	.word	0x58000400
 8005b50:	58020000 	.word	0x58020000
 8005b54:	58020400 	.word	0x58020400
 8005b58:	58020800 	.word	0x58020800
 8005b5c:	58020c00 	.word	0x58020c00
 8005b60:	58021000 	.word	0x58021000
 8005b64:	58021400 	.word	0x58021400
 8005b68:	58021800 	.word	0x58021800
 8005b6c:	58021c00 	.word	0x58021c00
 8005b70:	58022000 	.word	0x58022000
 8005b74:	58022400 	.word	0x58022400
 8005b78:	2300      	movs	r3, #0
 8005b7a:	69fa      	ldr	r2, [r7, #28]
 8005b7c:	f002 0203 	and.w	r2, r2, #3
 8005b80:	0092      	lsls	r2, r2, #2
 8005b82:	4093      	lsls	r3, r2
 8005b84:	69ba      	ldr	r2, [r7, #24]
 8005b86:	4313      	orrs	r3, r2
 8005b88:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005b8a:	4938      	ldr	r1, [pc, #224]	@ (8005c6c <HAL_GPIO_Init+0x35c>)
 8005b8c:	69fb      	ldr	r3, [r7, #28]
 8005b8e:	089b      	lsrs	r3, r3, #2
 8005b90:	3302      	adds	r3, #2
 8005b92:	69ba      	ldr	r2, [r7, #24]
 8005b94:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005b98:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005ba0:	693b      	ldr	r3, [r7, #16]
 8005ba2:	43db      	mvns	r3, r3
 8005ba4:	69ba      	ldr	r2, [r7, #24]
 8005ba6:	4013      	ands	r3, r2
 8005ba8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005baa:	683b      	ldr	r3, [r7, #0]
 8005bac:	685b      	ldr	r3, [r3, #4]
 8005bae:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d003      	beq.n	8005bbe <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8005bb6:	69ba      	ldr	r2, [r7, #24]
 8005bb8:	693b      	ldr	r3, [r7, #16]
 8005bba:	4313      	orrs	r3, r2
 8005bbc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8005bbe:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005bc2:	69bb      	ldr	r3, [r7, #24]
 8005bc4:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8005bc6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005bca:	685b      	ldr	r3, [r3, #4]
 8005bcc:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005bce:	693b      	ldr	r3, [r7, #16]
 8005bd0:	43db      	mvns	r3, r3
 8005bd2:	69ba      	ldr	r2, [r7, #24]
 8005bd4:	4013      	ands	r3, r2
 8005bd6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005bd8:	683b      	ldr	r3, [r7, #0]
 8005bda:	685b      	ldr	r3, [r3, #4]
 8005bdc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	d003      	beq.n	8005bec <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8005be4:	69ba      	ldr	r2, [r7, #24]
 8005be6:	693b      	ldr	r3, [r7, #16]
 8005be8:	4313      	orrs	r3, r2
 8005bea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8005bec:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005bf0:	69bb      	ldr	r3, [r7, #24]
 8005bf2:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8005bf4:	697b      	ldr	r3, [r7, #20]
 8005bf6:	685b      	ldr	r3, [r3, #4]
 8005bf8:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005bfa:	693b      	ldr	r3, [r7, #16]
 8005bfc:	43db      	mvns	r3, r3
 8005bfe:	69ba      	ldr	r2, [r7, #24]
 8005c00:	4013      	ands	r3, r2
 8005c02:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005c04:	683b      	ldr	r3, [r7, #0]
 8005c06:	685b      	ldr	r3, [r3, #4]
 8005c08:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d003      	beq.n	8005c18 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8005c10:	69ba      	ldr	r2, [r7, #24]
 8005c12:	693b      	ldr	r3, [r7, #16]
 8005c14:	4313      	orrs	r3, r2
 8005c16:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8005c18:	697b      	ldr	r3, [r7, #20]
 8005c1a:	69ba      	ldr	r2, [r7, #24]
 8005c1c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8005c1e:	697b      	ldr	r3, [r7, #20]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005c24:	693b      	ldr	r3, [r7, #16]
 8005c26:	43db      	mvns	r3, r3
 8005c28:	69ba      	ldr	r2, [r7, #24]
 8005c2a:	4013      	ands	r3, r2
 8005c2c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005c2e:	683b      	ldr	r3, [r7, #0]
 8005c30:	685b      	ldr	r3, [r3, #4]
 8005c32:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d003      	beq.n	8005c42 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8005c3a:	69ba      	ldr	r2, [r7, #24]
 8005c3c:	693b      	ldr	r3, [r7, #16]
 8005c3e:	4313      	orrs	r3, r2
 8005c40:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8005c42:	697b      	ldr	r3, [r7, #20]
 8005c44:	69ba      	ldr	r2, [r7, #24]
 8005c46:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8005c48:	69fb      	ldr	r3, [r7, #28]
 8005c4a:	3301      	adds	r3, #1
 8005c4c:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8005c4e:	683b      	ldr	r3, [r7, #0]
 8005c50:	681a      	ldr	r2, [r3, #0]
 8005c52:	69fb      	ldr	r3, [r7, #28]
 8005c54:	fa22 f303 	lsr.w	r3, r2, r3
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	f47f ae63 	bne.w	8005924 <HAL_GPIO_Init+0x14>
  }
}
 8005c5e:	bf00      	nop
 8005c60:	bf00      	nop
 8005c62:	3724      	adds	r7, #36	@ 0x24
 8005c64:	46bd      	mov	sp, r7
 8005c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c6a:	4770      	bx	lr
 8005c6c:	58000400 	.word	0x58000400

08005c70 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005c70:	b480      	push	{r7}
 8005c72:	b083      	sub	sp, #12
 8005c74:	af00      	add	r7, sp, #0
 8005c76:	6078      	str	r0, [r7, #4]
 8005c78:	460b      	mov	r3, r1
 8005c7a:	807b      	strh	r3, [r7, #2]
 8005c7c:	4613      	mov	r3, r2
 8005c7e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005c80:	787b      	ldrb	r3, [r7, #1]
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d003      	beq.n	8005c8e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005c86:	887a      	ldrh	r2, [r7, #2]
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8005c8c:	e003      	b.n	8005c96 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8005c8e:	887b      	ldrh	r3, [r7, #2]
 8005c90:	041a      	lsls	r2, r3, #16
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	619a      	str	r2, [r3, #24]
}
 8005c96:	bf00      	nop
 8005c98:	370c      	adds	r7, #12
 8005c9a:	46bd      	mov	sp, r7
 8005c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ca0:	4770      	bx	lr

08005ca2 <HAL_MDMA_Init>:
  * @param  hmdma: Pointer to a MDMA_HandleTypeDef structure that contains
  *               the configuration information for the specified MDMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MDMA_Init(MDMA_HandleTypeDef *hmdma)
{
 8005ca2:	b580      	push	{r7, lr}
 8005ca4:	b084      	sub	sp, #16
 8005ca6:	af00      	add	r7, sp, #0
 8005ca8:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005caa:	f7fb ffaf 	bl	8001c0c <HAL_GetTick>
 8005cae:	60f8      	str	r0, [r7, #12]

  /* Check the MDMA peripheral handle */
  if(hmdma == NULL)
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	d101      	bne.n	8005cba <HAL_MDMA_Init+0x18>
  {
    return HAL_ERROR;
 8005cb6:	2301      	movs	r3, #1
 8005cb8:	e03b      	b.n	8005d32 <HAL_MDMA_Init+0x90>
  assert_param(IS_MDMA_BLOCK_ADDR_OFFSET(hmdma->Init.SourceBlockAddressOffset));
  assert_param(IS_MDMA_BLOCK_ADDR_OFFSET(hmdma->Init.DestBlockAddressOffset));


  /* Allocate lock resource */
  __HAL_UNLOCK(hmdma);
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	2200      	movs	r2, #0
 8005cbe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change MDMA peripheral state */
  hmdma->State = HAL_MDMA_STATE_BUSY;
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	2202      	movs	r2, #2
 8005cc6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the MDMA channel */
  __HAL_MDMA_DISABLE(hmdma);
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	68da      	ldr	r2, [r3, #12]
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	f022 0201 	bic.w	r2, r2, #1
 8005cd8:	60da      	str	r2, [r3, #12]

  /* Check if the MDMA channel is effectively disabled */
  while((hmdma->Instance->CCR & MDMA_CCR_EN) != 0U)
 8005cda:	e00f      	b.n	8005cfc <HAL_MDMA_Init+0x5a>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_MDMA_ABORT)
 8005cdc:	f7fb ff96 	bl	8001c0c <HAL_GetTick>
 8005ce0:	4602      	mov	r2, r0
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	1ad3      	subs	r3, r2, r3
 8005ce6:	2b05      	cmp	r3, #5
 8005ce8:	d908      	bls.n	8005cfc <HAL_MDMA_Init+0x5a>
    {
      /* Update error code */
      hmdma->ErrorCode = HAL_MDMA_ERROR_TIMEOUT;
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	2240      	movs	r2, #64	@ 0x40
 8005cee:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Change the MDMA state */
      hmdma->State = HAL_MDMA_STATE_ERROR;
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	2203      	movs	r2, #3
 8005cf4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      return HAL_ERROR;
 8005cf8:	2301      	movs	r3, #1
 8005cfa:	e01a      	b.n	8005d32 <HAL_MDMA_Init+0x90>
  while((hmdma->Instance->CCR & MDMA_CCR_EN) != 0U)
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	68db      	ldr	r3, [r3, #12]
 8005d02:	f003 0301 	and.w	r3, r3, #1
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d1e8      	bne.n	8005cdc <HAL_MDMA_Init+0x3a>
    }
  }

  /* Initialize the MDMA channel registers */
  MDMA_Init(hmdma);
 8005d0a:	6878      	ldr	r0, [r7, #4]
 8005d0c:	f000 fcca 	bl	80066a4 <MDMA_Init>

  /* Reset the MDMA first/last linkedlist node addresses and node counter */
  hmdma->FirstLinkedListNodeAddress  = 0;
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	2200      	movs	r2, #0
 8005d14:	65da      	str	r2, [r3, #92]	@ 0x5c
  hmdma->LastLinkedListNodeAddress   = 0;
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	2200      	movs	r2, #0
 8005d1a:	661a      	str	r2, [r3, #96]	@ 0x60
  hmdma->LinkedListNodeCounter  = 0;
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	2200      	movs	r2, #0
 8005d20:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Initialize the error code */
  hmdma->ErrorCode = HAL_MDMA_ERROR_NONE;
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	2200      	movs	r2, #0
 8005d26:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Initialize the MDMA state */
  hmdma->State = HAL_MDMA_STATE_READY;
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	2201      	movs	r2, #1
 8005d2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005d30:	2300      	movs	r3, #0
}
 8005d32:	4618      	mov	r0, r3
 8005d34:	3710      	adds	r7, #16
 8005d36:	46bd      	mov	sp, r7
 8005d38:	bd80      	pop	{r7, pc}

08005d3a <HAL_MDMA_ConfigPostRequestMask>:
  * @param  MaskData:    specifies the value to be written to MaskAddress after a request is served.
  *                      MaskAddress and MaskData could be used to automatically clear a peripheral flag when the request is served.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MDMA_ConfigPostRequestMask(MDMA_HandleTypeDef *hmdma, uint32_t MaskAddress, uint32_t MaskData)
{
 8005d3a:	b480      	push	{r7}
 8005d3c:	b087      	sub	sp, #28
 8005d3e:	af00      	add	r7, sp, #0
 8005d40:	60f8      	str	r0, [r7, #12]
 8005d42:	60b9      	str	r1, [r7, #8]
 8005d44:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8005d46:	2300      	movs	r3, #0
 8005d48:	75fb      	strb	r3, [r7, #23]

  /* Check the MDMA peripheral handle */
  if(hmdma == NULL)
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	d101      	bne.n	8005d54 <HAL_MDMA_ConfigPostRequestMask+0x1a>
  {
    return HAL_ERROR;
 8005d50:	2301      	movs	r3, #1
 8005d52:	e03e      	b.n	8005dd2 <HAL_MDMA_ConfigPostRequestMask+0x98>
  }

  /* Process locked */
  __HAL_LOCK(hmdma);
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005d5a:	2b01      	cmp	r3, #1
 8005d5c:	d101      	bne.n	8005d62 <HAL_MDMA_ConfigPostRequestMask+0x28>
 8005d5e:	2302      	movs	r3, #2
 8005d60:	e037      	b.n	8005dd2 <HAL_MDMA_ConfigPostRequestMask+0x98>
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	2201      	movs	r2, #1
 8005d66:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if(HAL_MDMA_STATE_READY == hmdma->State)
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005d70:	b2db      	uxtb	r3, r3
 8005d72:	2b01      	cmp	r3, #1
 8005d74:	d126      	bne.n	8005dc4 <HAL_MDMA_ConfigPostRequestMask+0x8a>
  {
    /* if HW request set Post Request MaskAddress and MaskData,  */
    if((hmdma->Instance->CTCR & MDMA_CTCR_SWRM) == 0U)
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	691b      	ldr	r3, [r3, #16]
 8005d7c:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	d11c      	bne.n	8005dbe <HAL_MDMA_ConfigPostRequestMask+0x84>
    {
      /* Set the HW request clear Mask and Data */
      hmdma->Instance->CMAR = MaskAddress;
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	68ba      	ldr	r2, [r7, #8]
 8005d8a:	631a      	str	r2, [r3, #48]	@ 0x30
      hmdma->Instance->CMDR = MaskData;
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	687a      	ldr	r2, [r7, #4]
 8005d92:	635a      	str	r2, [r3, #52]	@ 0x34
      -If the request is done by SW : BWM could be set to 1 or 0.
      -If the request is done by a peripheral :
         If mask address not set (0) => BWM must be set to 0
         If mask address set (different than 0) => BWM could be set to 1 or 0
      */
      if(MaskAddress == 0U)
 8005d94:	68bb      	ldr	r3, [r7, #8]
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	d108      	bne.n	8005dac <HAL_MDMA_ConfigPostRequestMask+0x72>
      {
        hmdma->Instance->CTCR &=  ~MDMA_CTCR_BWM;
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	691a      	ldr	r2, [r3, #16]
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8005da8:	611a      	str	r2, [r3, #16]
 8005daa:	e00d      	b.n	8005dc8 <HAL_MDMA_ConfigPostRequestMask+0x8e>
      }
      else
      {
        hmdma->Instance->CTCR |=  MDMA_CTCR_BWM;
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	691a      	ldr	r2, [r3, #16]
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8005dba:	611a      	str	r2, [r3, #16]
 8005dbc:	e004      	b.n	8005dc8 <HAL_MDMA_ConfigPostRequestMask+0x8e>
      }
    }
    else
    {
      /* Return error status */
      status =  HAL_ERROR;
 8005dbe:	2301      	movs	r3, #1
 8005dc0:	75fb      	strb	r3, [r7, #23]
 8005dc2:	e001      	b.n	8005dc8 <HAL_MDMA_ConfigPostRequestMask+0x8e>
    }
  }
  else
  {
    /* Return error status */
    status =  HAL_ERROR;
 8005dc4:	2301      	movs	r3, #1
 8005dc6:	75fb      	strb	r3, [r7, #23]
  }
  /* Release Lock */
  __HAL_UNLOCK(hmdma);
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	2200      	movs	r2, #0
 8005dcc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005dd0:	7dfb      	ldrb	r3, [r7, #23]
}
 8005dd2:	4618      	mov	r0, r3
 8005dd4:	371c      	adds	r7, #28
 8005dd6:	46bd      	mov	sp, r7
 8005dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ddc:	4770      	bx	lr

08005dde <HAL_MDMA_LinkedList_CreateNode>:
  * @param  pNodeConfig: Pointer to a MDMA_LinkNodeConfTypeDef structure that contains
  *               the configuration information for the specified MDMA Linked List Node.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MDMA_LinkedList_CreateNode(MDMA_LinkNodeTypeDef *pNode, MDMA_LinkNodeConfTypeDef *pNodeConfig)
{
 8005dde:	b480      	push	{r7}
 8005de0:	b085      	sub	sp, #20
 8005de2:	af00      	add	r7, sp, #0
 8005de4:	6078      	str	r0, [r7, #4]
 8005de6:	6039      	str	r1, [r7, #0]
  uint32_t addressMask;
  uint32_t blockoffset;

  /* Check the MDMA peripheral state */
  if((pNode == NULL) || (pNodeConfig == NULL))
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	d002      	beq.n	8005df4 <HAL_MDMA_LinkedList_CreateNode+0x16>
 8005dee:	683b      	ldr	r3, [r7, #0]
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	d101      	bne.n	8005df8 <HAL_MDMA_LinkedList_CreateNode+0x1a>
  {
    return HAL_ERROR;
 8005df4:	2301      	movs	r3, #1
 8005df6:	e0c8      	b.n	8005f8a <HAL_MDMA_LinkedList_CreateNode+0x1ac>
  assert_param(IS_MDMA_TRANSFER_LENGTH(pNodeConfig->BlockDataLength));
  assert_param(IS_MDMA_BLOCK_COUNT(pNodeConfig->BlockCount));


  /* Configure next Link node Address Register to zero */
  pNode->CLAR =  0;
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	2200      	movs	r2, #0
 8005dfc:	615a      	str	r2, [r3, #20]

  /* Configure the Link Node registers*/
  pNode->CTBR   = 0;
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	2200      	movs	r2, #0
 8005e02:	619a      	str	r2, [r3, #24]
  pNode->CMAR   = 0;
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	2200      	movs	r2, #0
 8005e08:	621a      	str	r2, [r3, #32]
  pNode->CMDR   = 0;
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	2200      	movs	r2, #0
 8005e0e:	625a      	str	r2, [r3, #36]	@ 0x24
  pNode->Reserved = 0;
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	2200      	movs	r2, #0
 8005e14:	61da      	str	r2, [r3, #28]

  /* Write new CTCR Register value */
  pNode->CTCR =  pNodeConfig->Init.SourceInc | pNodeConfig->Init.DestinationInc | \
 8005e16:	683b      	ldr	r3, [r7, #0]
 8005e18:	691a      	ldr	r2, [r3, #16]
 8005e1a:	683b      	ldr	r3, [r7, #0]
 8005e1c:	695b      	ldr	r3, [r3, #20]
 8005e1e:	431a      	orrs	r2, r3
    pNodeConfig->Init.SourceDataSize | pNodeConfig->Init.DestDataSize           | \
 8005e20:	683b      	ldr	r3, [r7, #0]
 8005e22:	699b      	ldr	r3, [r3, #24]
  pNode->CTCR =  pNodeConfig->Init.SourceInc | pNodeConfig->Init.DestinationInc | \
 8005e24:	431a      	orrs	r2, r3
    pNodeConfig->Init.SourceDataSize | pNodeConfig->Init.DestDataSize           | \
 8005e26:	683b      	ldr	r3, [r7, #0]
 8005e28:	69db      	ldr	r3, [r3, #28]
 8005e2a:	431a      	orrs	r2, r3
      pNodeConfig->Init.DataAlignment| pNodeConfig->Init.SourceBurst            | \
 8005e2c:	683b      	ldr	r3, [r7, #0]
 8005e2e:	6a1b      	ldr	r3, [r3, #32]
    pNodeConfig->Init.SourceDataSize | pNodeConfig->Init.DestDataSize           | \
 8005e30:	431a      	orrs	r2, r3
      pNodeConfig->Init.DataAlignment| pNodeConfig->Init.SourceBurst            | \
 8005e32:	683b      	ldr	r3, [r7, #0]
 8005e34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e36:	431a      	orrs	r2, r3
        pNodeConfig->Init.DestBurst                                             | \
 8005e38:	683b      	ldr	r3, [r7, #0]
 8005e3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      pNodeConfig->Init.DataAlignment| pNodeConfig->Init.SourceBurst            | \
 8005e3c:	431a      	orrs	r2, r3
          ((pNodeConfig->Init.BufferTransferLength - 1U) << MDMA_CTCR_TLEN_Pos) | \
 8005e3e:	683b      	ldr	r3, [r7, #0]
 8005e40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e42:	3b01      	subs	r3, #1
 8005e44:	049b      	lsls	r3, r3, #18
        pNodeConfig->Init.DestBurst                                             | \
 8005e46:	431a      	orrs	r2, r3
            pNodeConfig->Init.TransferTriggerMode;
 8005e48:	683b      	ldr	r3, [r7, #0]
 8005e4a:	685b      	ldr	r3, [r3, #4]
          ((pNodeConfig->Init.BufferTransferLength - 1U) << MDMA_CTCR_TLEN_Pos) | \
 8005e4c:	431a      	orrs	r2, r3
  pNode->CTCR =  pNodeConfig->Init.SourceInc | pNodeConfig->Init.DestinationInc | \
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	601a      	str	r2, [r3, #0]

  /* If SW request set the CTCR register to SW Request Mode*/
  if(pNodeConfig->Init.Request == MDMA_REQUEST_SW)
 8005e52:	683b      	ldr	r3, [r7, #0]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005e5a:	d105      	bne.n	8005e68 <HAL_MDMA_LinkedList_CreateNode+0x8a>
  {
    pNode->CTCR |= MDMA_CTCR_SWRM;
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	601a      	str	r2, [r3, #0]
  -If the request is done by SW : BWM could be set to 1 or 0.
  -If the request is done by a peripheral :
     If mask address not set (0) => BWM must be set to 0
     If mask address set (different than 0) => BWM could be set to 1 or 0
  */
  if((pNodeConfig->Init.Request == MDMA_REQUEST_SW) || (pNodeConfig->PostRequestMaskAddress != 0U))
 8005e68:	683b      	ldr	r3, [r7, #0]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005e70:	d003      	beq.n	8005e7a <HAL_MDMA_LinkedList_CreateNode+0x9c>
 8005e72:	683b      	ldr	r3, [r7, #0]
 8005e74:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d005      	beq.n	8005e86 <HAL_MDMA_LinkedList_CreateNode+0xa8>
  {
    pNode->CTCR |=  MDMA_CTCR_BWM;
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	601a      	str	r2, [r3, #0]
  }

  /* Set the new CBNDTR Register value */
  pNode->CBNDTR = ((pNodeConfig->BlockCount - 1U) << MDMA_CBNDTR_BRC_Pos) & MDMA_CBNDTR_BRC;
 8005e86:	683b      	ldr	r3, [r7, #0]
 8005e88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005e8a:	3b01      	subs	r3, #1
 8005e8c:	051a      	lsls	r2, r3, #20
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	605a      	str	r2, [r3, #4]

  /* if block source address offset is negative set the Block Repeat Source address Update Mode to decrement */
  if(pNodeConfig->Init.SourceBlockAddressOffset < 0)
 8005e92:	683b      	ldr	r3, [r7, #0]
 8005e94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	da0e      	bge.n	8005eb8 <HAL_MDMA_LinkedList_CreateNode+0xda>
  {
    pNode->CBNDTR |= MDMA_CBNDTR_BRSUM;
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	685b      	ldr	r3, [r3, #4]
 8005e9e:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	605a      	str	r2, [r3, #4]
    /*write new CBRUR Register value : source repeat block offset */
    blockoffset = (uint32_t)(- pNodeConfig->Init.SourceBlockAddressOffset);
 8005ea6:	683b      	ldr	r3, [r7, #0]
 8005ea8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005eaa:	425b      	negs	r3, r3
 8005eac:	60fb      	str	r3, [r7, #12]
    pNode->CBRUR = blockoffset & 0x0000FFFFU;
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	b29a      	uxth	r2, r3
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	611a      	str	r2, [r3, #16]
 8005eb6:	e004      	b.n	8005ec2 <HAL_MDMA_LinkedList_CreateNode+0xe4>
  }
  else
  {
    /*write new CBRUR Register value : source repeat block offset */
    pNode->CBRUR = (((uint32_t) pNodeConfig->Init.SourceBlockAddressOffset) & 0x0000FFFFU);
 8005eb8:	683b      	ldr	r3, [r7, #0]
 8005eba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ebc:	b29a      	uxth	r2, r3
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	611a      	str	r2, [r3, #16]
  }

  /* if block destination address offset is negative set the Block Repeat destination address Update Mode to decrement */
  if(pNodeConfig->Init.DestBlockAddressOffset < 0)
 8005ec2:	683b      	ldr	r3, [r7, #0]
 8005ec4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	da11      	bge.n	8005eee <HAL_MDMA_LinkedList_CreateNode+0x110>
  {
    pNode->CBNDTR |= MDMA_CBNDTR_BRDUM;
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	685b      	ldr	r3, [r3, #4]
 8005ece:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	605a      	str	r2, [r3, #4]
    /*write new CBRUR Register value : destination repeat block offset */
    blockoffset = (uint32_t)(- pNodeConfig->Init.DestBlockAddressOffset);
 8005ed6:	683b      	ldr	r3, [r7, #0]
 8005ed8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005eda:	425b      	negs	r3, r3
 8005edc:	60fb      	str	r3, [r7, #12]
    pNode->CBRUR |= ((blockoffset & 0x0000FFFFU) << MDMA_CBRUR_DUV_Pos);
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	691a      	ldr	r2, [r3, #16]
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	041b      	lsls	r3, r3, #16
 8005ee6:	431a      	orrs	r2, r3
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	611a      	str	r2, [r3, #16]
 8005eec:	e007      	b.n	8005efe <HAL_MDMA_LinkedList_CreateNode+0x120>
  }
  else
  {
    /*write new CBRUR Register value : destination repeat block offset */
    pNode->CBRUR |= ((((uint32_t)pNodeConfig->Init.DestBlockAddressOffset) & 0x0000FFFFU) << MDMA_CBRUR_DUV_Pos);
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	691a      	ldr	r2, [r3, #16]
 8005ef2:	683b      	ldr	r3, [r7, #0]
 8005ef4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005ef6:	041b      	lsls	r3, r3, #16
 8005ef8:	431a      	orrs	r2, r3
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	611a      	str	r2, [r3, #16]
  }

  /* Configure MDMA Link Node data length */
  pNode->CBNDTR |=  pNodeConfig->BlockDataLength;
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	685a      	ldr	r2, [r3, #4]
 8005f02:	683b      	ldr	r3, [r7, #0]
 8005f04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f06:	431a      	orrs	r2, r3
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	605a      	str	r2, [r3, #4]

  /* Configure MDMA Link Node destination address */
  pNode->CDAR = pNodeConfig->DstAddress;
 8005f0c:	683b      	ldr	r3, [r7, #0]
 8005f0e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	60da      	str	r2, [r3, #12]

  /* Configure MDMA Link Node Source address */
  pNode->CSAR = pNodeConfig->SrcAddress;
 8005f14:	683b      	ldr	r3, [r7, #0]
 8005f16:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	609a      	str	r2, [r3, #8]

  /* if HW request set the HW request and the requet CleraMask and ClearData MaskData,  */
  if(pNodeConfig->Init.Request != MDMA_REQUEST_SW)
 8005f1c:	683b      	ldr	r3, [r7, #0]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005f24:	d00c      	beq.n	8005f40 <HAL_MDMA_LinkedList_CreateNode+0x162>
  {
    /* Set the HW request in CTBR register  */
    pNode->CTBR = pNodeConfig->Init.Request & MDMA_CTBR_TSEL;
 8005f26:	683b      	ldr	r3, [r7, #0]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	b2da      	uxtb	r2, r3
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	619a      	str	r2, [r3, #24]
    /* Set the HW request clear Mask and Data */
    pNode->CMAR = pNodeConfig->PostRequestMaskAddress;
 8005f30:	683b      	ldr	r3, [r7, #0]
 8005f32:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	621a      	str	r2, [r3, #32]
    pNode->CMDR = pNodeConfig->PostRequestMaskData;
 8005f38:	683b      	ldr	r3, [r7, #0]
 8005f3a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	625a      	str	r2, [r3, #36]	@ 0x24
  }

  addressMask = pNodeConfig->SrcAddress & 0xFF000000U;
 8005f40:	683b      	ldr	r3, [r7, #0]
 8005f42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f44:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 8005f48:	60bb      	str	r3, [r7, #8]
  if((addressMask == 0x20000000U) || (addressMask == 0x00000000U))
 8005f4a:	68bb      	ldr	r3, [r7, #8]
 8005f4c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005f50:	d002      	beq.n	8005f58 <HAL_MDMA_LinkedList_CreateNode+0x17a>
 8005f52:	68bb      	ldr	r3, [r7, #8]
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	d105      	bne.n	8005f64 <HAL_MDMA_LinkedList_CreateNode+0x186>
  {
    /*The AHBSbus is used as source (read operation) on channel x */
    pNode->CTBR |= MDMA_CTBR_SBUS;
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	699b      	ldr	r3, [r3, #24]
 8005f5c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	619a      	str	r2, [r3, #24]
  }

  addressMask = pNodeConfig->DstAddress & 0xFF000000U;
 8005f64:	683b      	ldr	r3, [r7, #0]
 8005f66:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005f68:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 8005f6c:	60bb      	str	r3, [r7, #8]
  if((addressMask == 0x20000000U) || (addressMask == 0x00000000U))
 8005f6e:	68bb      	ldr	r3, [r7, #8]
 8005f70:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005f74:	d002      	beq.n	8005f7c <HAL_MDMA_LinkedList_CreateNode+0x19e>
 8005f76:	68bb      	ldr	r3, [r7, #8]
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d105      	bne.n	8005f88 <HAL_MDMA_LinkedList_CreateNode+0x1aa>
  {
    /*The AHB bus is used as destination (write operation) on channel x */
    pNode->CTBR |= MDMA_CTBR_DBUS;
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	699b      	ldr	r3, [r3, #24]
 8005f80:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	619a      	str	r2, [r3, #24]
  }

  return HAL_OK;
 8005f88:	2300      	movs	r3, #0
}
 8005f8a:	4618      	mov	r0, r3
 8005f8c:	3714      	adds	r7, #20
 8005f8e:	46bd      	mov	sp, r7
 8005f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f94:	4770      	bx	lr

08005f96 <HAL_MDMA_LinkedList_AddNode>:
  *                    at the end of the list
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MDMA_LinkedList_AddNode(MDMA_HandleTypeDef *hmdma, MDMA_LinkNodeTypeDef *pNewNode, const MDMA_LinkNodeTypeDef *pPrevNode)
{
 8005f96:	b480      	push	{r7}
 8005f98:	b089      	sub	sp, #36	@ 0x24
 8005f9a:	af00      	add	r7, sp, #0
 8005f9c:	60f8      	str	r0, [r7, #12]
 8005f9e:	60b9      	str	r1, [r7, #8]
 8005fa0:	607a      	str	r2, [r7, #4]
  MDMA_LinkNodeTypeDef *pNode;
  uint32_t counter = 0, nodeInserted = 0;
 8005fa2:	2300      	movs	r3, #0
 8005fa4:	61bb      	str	r3, [r7, #24]
 8005fa6:	2300      	movs	r3, #0
 8005fa8:	617b      	str	r3, [r7, #20]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8005faa:	2300      	movs	r3, #0
 8005fac:	74fb      	strb	r3, [r7, #19]

  /* Check the MDMA peripheral handle */
  if((hmdma == NULL) || (pNewNode == NULL))
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	2b00      	cmp	r3, #0
 8005fb2:	d002      	beq.n	8005fba <HAL_MDMA_LinkedList_AddNode+0x24>
 8005fb4:	68bb      	ldr	r3, [r7, #8]
 8005fb6:	2b00      	cmp	r3, #0
 8005fb8:	d101      	bne.n	8005fbe <HAL_MDMA_LinkedList_AddNode+0x28>
  {
    return HAL_ERROR;
 8005fba:	2301      	movs	r3, #1
 8005fbc:	e0a9      	b.n	8006112 <HAL_MDMA_LinkedList_AddNode+0x17c>
  }

  /* Process locked */
  __HAL_LOCK(hmdma);
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005fc4:	2b01      	cmp	r3, #1
 8005fc6:	d101      	bne.n	8005fcc <HAL_MDMA_LinkedList_AddNode+0x36>
 8005fc8:	2302      	movs	r3, #2
 8005fca:	e0a2      	b.n	8006112 <HAL_MDMA_LinkedList_AddNode+0x17c>
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	2201      	movs	r2, #1
 8005fd0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if(HAL_MDMA_STATE_READY == hmdma->State)
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005fda:	b2db      	uxtb	r3, r3
 8005fdc:	2b01      	cmp	r3, #1
 8005fde:	f040 8093 	bne.w	8006108 <HAL_MDMA_LinkedList_AddNode+0x172>
  {
    /* Change MDMA peripheral state */
    hmdma->State = HAL_MDMA_STATE_BUSY;
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	2202      	movs	r2, #2
 8005fe6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Check if this is the first node (after the Inititlization node) */
    if((uint32_t)hmdma->FirstLinkedListNodeAddress == 0U)
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	d116      	bne.n	8006020 <HAL_MDMA_LinkedList_AddNode+0x8a>
    {
      if(pPrevNode == NULL)
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	d110      	bne.n	800601a <HAL_MDMA_LinkedList_AddNode+0x84>
      {
        /* if this is the first node after the initialization
        connect this node to the node 0 by updating
        the MDMA channel CLAR register to this node address */
        hmdma->Instance->CLAR = (uint32_t)pNewNode;
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	68ba      	ldr	r2, [r7, #8]
 8005ffe:	625a      	str	r2, [r3, #36]	@ 0x24
        /* Set the MDMA handle First linked List node*/
        hmdma->FirstLinkedListNodeAddress = pNewNode;
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	68ba      	ldr	r2, [r7, #8]
 8006004:	65da      	str	r2, [r3, #92]	@ 0x5c

        /*reset New node link */
        pNewNode->CLAR = 0;
 8006006:	68bb      	ldr	r3, [r7, #8]
 8006008:	2200      	movs	r2, #0
 800600a:	615a      	str	r2, [r3, #20]

        /* Update the Handle last node address */
        hmdma->LastLinkedListNodeAddress = pNewNode;
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	68ba      	ldr	r2, [r7, #8]
 8006010:	661a      	str	r2, [r3, #96]	@ 0x60

        hmdma->LinkedListNodeCounter = 1;
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	2201      	movs	r2, #1
 8006016:	665a      	str	r2, [r3, #100]	@ 0x64
 8006018:	e06c      	b.n	80060f4 <HAL_MDMA_LinkedList_AddNode+0x15e>
      }
      else
      {
        hal_status = HAL_ERROR;
 800601a:	2301      	movs	r3, #1
 800601c:	74fb      	strb	r3, [r7, #19]
 800601e:	e069      	b.n	80060f4 <HAL_MDMA_LinkedList_AddNode+0x15e>
      }
    }
    else if(hmdma->FirstLinkedListNodeAddress != pNewNode)
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006024:	68ba      	ldr	r2, [r7, #8]
 8006026:	429a      	cmp	r2, r3
 8006028:	d062      	beq.n	80060f0 <HAL_MDMA_LinkedList_AddNode+0x15a>
    {
      /* Check if the node to insert already exists*/
      pNode = hmdma->FirstLinkedListNodeAddress;
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800602e:	61fb      	str	r3, [r7, #28]
      while((counter < hmdma->LinkedListNodeCounter) && (hal_status == HAL_OK))
 8006030:	e00c      	b.n	800604c <HAL_MDMA_LinkedList_AddNode+0xb6>
      {
        if(pNode->CLAR == (uint32_t)pNewNode)
 8006032:	69fb      	ldr	r3, [r7, #28]
 8006034:	695a      	ldr	r2, [r3, #20]
 8006036:	68bb      	ldr	r3, [r7, #8]
 8006038:	429a      	cmp	r2, r3
 800603a:	d101      	bne.n	8006040 <HAL_MDMA_LinkedList_AddNode+0xaa>
        {
          hal_status = HAL_ERROR; /* error this node already exist in the linked list and it is not first node */
 800603c:	2301      	movs	r3, #1
 800603e:	74fb      	strb	r3, [r7, #19]
        }
        pNode = (MDMA_LinkNodeTypeDef *)pNode->CLAR;
 8006040:	69fb      	ldr	r3, [r7, #28]
 8006042:	695b      	ldr	r3, [r3, #20]
 8006044:	61fb      	str	r3, [r7, #28]
        counter++;
 8006046:	69bb      	ldr	r3, [r7, #24]
 8006048:	3301      	adds	r3, #1
 800604a:	61bb      	str	r3, [r7, #24]
      while((counter < hmdma->LinkedListNodeCounter) && (hal_status == HAL_OK))
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006050:	69ba      	ldr	r2, [r7, #24]
 8006052:	429a      	cmp	r2, r3
 8006054:	d202      	bcs.n	800605c <HAL_MDMA_LinkedList_AddNode+0xc6>
 8006056:	7cfb      	ldrb	r3, [r7, #19]
 8006058:	2b00      	cmp	r3, #0
 800605a:	d0ea      	beq.n	8006032 <HAL_MDMA_LinkedList_AddNode+0x9c>
      }

      if(hal_status == HAL_OK)
 800605c:	7cfb      	ldrb	r3, [r7, #19]
 800605e:	2b00      	cmp	r3, #0
 8006060:	d148      	bne.n	80060f4 <HAL_MDMA_LinkedList_AddNode+0x15e>
      {
        /* Check if the previous node is the last one in the current list or zero */
        if((pPrevNode == hmdma->LastLinkedListNodeAddress) || (pPrevNode == NULL))
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006066:	687a      	ldr	r2, [r7, #4]
 8006068:	429a      	cmp	r2, r3
 800606a:	d002      	beq.n	8006072 <HAL_MDMA_LinkedList_AddNode+0xdc>
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	2b00      	cmp	r3, #0
 8006070:	d111      	bne.n	8006096 <HAL_MDMA_LinkedList_AddNode+0x100>
        {
          /* insert the new node at the end of the list */
          pNewNode->CLAR = hmdma->LastLinkedListNodeAddress->CLAR;
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006076:	695a      	ldr	r2, [r3, #20]
 8006078:	68bb      	ldr	r3, [r7, #8]
 800607a:	615a      	str	r2, [r3, #20]
          hmdma->LastLinkedListNodeAddress->CLAR = (uint32_t)pNewNode;
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006080:	68ba      	ldr	r2, [r7, #8]
 8006082:	615a      	str	r2, [r3, #20]
          /* Update the Handle last node address */
          hmdma->LastLinkedListNodeAddress = pNewNode;
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	68ba      	ldr	r2, [r7, #8]
 8006088:	661a      	str	r2, [r3, #96]	@ 0x60
          /* Increment the linked list node counter */
          hmdma->LinkedListNodeCounter++;
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800608e:	1c5a      	adds	r2, r3, #1
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	665a      	str	r2, [r3, #100]	@ 0x64
 8006094:	e02e      	b.n	80060f4 <HAL_MDMA_LinkedList_AddNode+0x15e>
        }
        else
        {
          /*insert the new node after the pPreviousNode node */
          pNode = hmdma->FirstLinkedListNodeAddress;
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800609a:	61fb      	str	r3, [r7, #28]
          counter = 0;
 800609c:	2300      	movs	r3, #0
 800609e:	61bb      	str	r3, [r7, #24]
          while((counter < hmdma->LinkedListNodeCounter) && (nodeInserted == 0U))
 80060a0:	e018      	b.n	80060d4 <HAL_MDMA_LinkedList_AddNode+0x13e>
          {
            counter++;
 80060a2:	69bb      	ldr	r3, [r7, #24]
 80060a4:	3301      	adds	r3, #1
 80060a6:	61bb      	str	r3, [r7, #24]
            if(pNode == pPrevNode)
 80060a8:	69fa      	ldr	r2, [r7, #28]
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	429a      	cmp	r2, r3
 80060ae:	d10e      	bne.n	80060ce <HAL_MDMA_LinkedList_AddNode+0x138>
            {
              /*Insert the new node after the previous one */
              pNewNode->CLAR = pNode->CLAR;
 80060b0:	69fb      	ldr	r3, [r7, #28]
 80060b2:	695a      	ldr	r2, [r3, #20]
 80060b4:	68bb      	ldr	r3, [r7, #8]
 80060b6:	615a      	str	r2, [r3, #20]
              pNode->CLAR = (uint32_t)pNewNode;
 80060b8:	68ba      	ldr	r2, [r7, #8]
 80060ba:	69fb      	ldr	r3, [r7, #28]
 80060bc:	615a      	str	r2, [r3, #20]
              /* Increment the linked list node counter */
              hmdma->LinkedListNodeCounter++;
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80060c2:	1c5a      	adds	r2, r3, #1
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	665a      	str	r2, [r3, #100]	@ 0x64
              nodeInserted = 1;
 80060c8:	2301      	movs	r3, #1
 80060ca:	617b      	str	r3, [r7, #20]
 80060cc:	e002      	b.n	80060d4 <HAL_MDMA_LinkedList_AddNode+0x13e>
            }
            else
            {
              pNode = (MDMA_LinkNodeTypeDef *)pNode->CLAR;
 80060ce:	69fb      	ldr	r3, [r7, #28]
 80060d0:	695b      	ldr	r3, [r3, #20]
 80060d2:	61fb      	str	r3, [r7, #28]
          while((counter < hmdma->LinkedListNodeCounter) && (nodeInserted == 0U))
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80060d8:	69ba      	ldr	r2, [r7, #24]
 80060da:	429a      	cmp	r2, r3
 80060dc:	d202      	bcs.n	80060e4 <HAL_MDMA_LinkedList_AddNode+0x14e>
 80060de:	697b      	ldr	r3, [r7, #20]
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	d0de      	beq.n	80060a2 <HAL_MDMA_LinkedList_AddNode+0x10c>
            }
          }

          if(nodeInserted == 0U)
 80060e4:	697b      	ldr	r3, [r7, #20]
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d104      	bne.n	80060f4 <HAL_MDMA_LinkedList_AddNode+0x15e>
          {
            hal_status = HAL_ERROR;
 80060ea:	2301      	movs	r3, #1
 80060ec:	74fb      	strb	r3, [r7, #19]
 80060ee:	e001      	b.n	80060f4 <HAL_MDMA_LinkedList_AddNode+0x15e>
        }
      }
    }
    else
    {
      hal_status = HAL_ERROR;
 80060f0:	2301      	movs	r3, #1
 80060f2:	74fb      	strb	r3, [r7, #19]
    }

    /* Process unlocked */
    __HAL_UNLOCK(hmdma);
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	2200      	movs	r2, #0
 80060f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    hmdma->State = HAL_MDMA_STATE_READY;
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	2201      	movs	r2, #1
 8006100:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return hal_status;
 8006104:	7cfb      	ldrb	r3, [r7, #19]
 8006106:	e004      	b.n	8006112 <HAL_MDMA_LinkedList_AddNode+0x17c>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hmdma);
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	2200      	movs	r2, #0
 800610c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Return error status */
    return HAL_BUSY;
 8006110:	2302      	movs	r3, #2
  }
}
 8006112:	4618      	mov	r0, r3
 8006114:	3724      	adds	r7, #36	@ 0x24
 8006116:	46bd      	mov	sp, r7
 8006118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800611c:	4770      	bx	lr

0800611e <HAL_MDMA_LinkedList_EnableCircularMode>:
  * @param  hmdma : Pointer to a MDMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified MDMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MDMA_LinkedList_EnableCircularMode(MDMA_HandleTypeDef *hmdma)
{
 800611e:	b480      	push	{r7}
 8006120:	b085      	sub	sp, #20
 8006122:	af00      	add	r7, sp, #0
 8006124:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8006126:	2300      	movs	r3, #0
 8006128:	73fb      	strb	r3, [r7, #15]

  /* Check the MDMA peripheral handle */
  if(hmdma == NULL)
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	2b00      	cmp	r3, #0
 800612e:	d101      	bne.n	8006134 <HAL_MDMA_LinkedList_EnableCircularMode+0x16>
  {
    return HAL_ERROR;
 8006130:	2301      	movs	r3, #1
 8006132:	e031      	b.n	8006198 <HAL_MDMA_LinkedList_EnableCircularMode+0x7a>
  }

  /* Process locked */
  __HAL_LOCK(hmdma);
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800613a:	2b01      	cmp	r3, #1
 800613c:	d101      	bne.n	8006142 <HAL_MDMA_LinkedList_EnableCircularMode+0x24>
 800613e:	2302      	movs	r3, #2
 8006140:	e02a      	b.n	8006198 <HAL_MDMA_LinkedList_EnableCircularMode+0x7a>
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	2201      	movs	r2, #1
 8006146:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if(HAL_MDMA_STATE_READY == hmdma->State)
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006150:	b2db      	uxtb	r3, r3
 8006152:	2b01      	cmp	r3, #1
 8006154:	d117      	bne.n	8006186 <HAL_MDMA_LinkedList_EnableCircularMode+0x68>
  {
    /* Change MDMA peripheral state */
    hmdma->State = HAL_MDMA_STATE_BUSY;
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	2202      	movs	r2, #2
 800615a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* If first and last node are null (no nodes in the list) : return error*/
    if(((uint32_t)hmdma->FirstLinkedListNodeAddress == 0U) || ((uint32_t)hmdma->LastLinkedListNodeAddress == 0U) || (hmdma->LinkedListNodeCounter == 0U))
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006162:	2b00      	cmp	r3, #0
 8006164:	d007      	beq.n	8006176 <HAL_MDMA_LinkedList_EnableCircularMode+0x58>
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800616a:	2b00      	cmp	r3, #0
 800616c:	d003      	beq.n	8006176 <HAL_MDMA_LinkedList_EnableCircularMode+0x58>
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006172:	2b00      	cmp	r3, #0
 8006174:	d102      	bne.n	800617c <HAL_MDMA_LinkedList_EnableCircularMode+0x5e>
    {
      hal_status = HAL_ERROR;
 8006176:	2301      	movs	r3, #1
 8006178:	73fb      	strb	r3, [r7, #15]
 800617a:	e004      	b.n	8006186 <HAL_MDMA_LinkedList_EnableCircularMode+0x68>
    }
    else
    {
      /* to enable circular mode Last Node should be connected to first node */
      hmdma->LastLinkedListNodeAddress->CLAR = (uint32_t)hmdma->FirstLinkedListNodeAddress;
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006184:	615a      	str	r2, [r3, #20]
    }

  }
  /* Process unlocked */
  __HAL_UNLOCK(hmdma);
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	2200      	movs	r2, #0
 800618a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  hmdma->State = HAL_MDMA_STATE_READY;
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	2201      	movs	r2, #1
 8006192:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return hal_status;
 8006196:	7bfb      	ldrb	r3, [r7, #15]
}
 8006198:	4618      	mov	r0, r3
 800619a:	3714      	adds	r7, #20
 800619c:	46bd      	mov	sp, r7
 800619e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061a2:	4770      	bx	lr

080061a4 <HAL_MDMA_Start_IT>:
  * @param  BlockDataLength : The length of a block transfer in bytes
  * @param  BlockCount      : The number of a blocks to be transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MDMA_Start_IT(MDMA_HandleTypeDef *hmdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t BlockDataLength, uint32_t BlockCount)
{
 80061a4:	b580      	push	{r7, lr}
 80061a6:	b086      	sub	sp, #24
 80061a8:	af02      	add	r7, sp, #8
 80061aa:	60f8      	str	r0, [r7, #12]
 80061ac:	60b9      	str	r1, [r7, #8]
 80061ae:	607a      	str	r2, [r7, #4]
 80061b0:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_MDMA_TRANSFER_LENGTH(BlockDataLength));
  assert_param(IS_MDMA_BLOCK_COUNT(BlockCount));

  /* Check the MDMA peripheral handle */
  if(hmdma == NULL)
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d101      	bne.n	80061bc <HAL_MDMA_Start_IT+0x18>
  {
    return HAL_ERROR;
 80061b8:	2301      	movs	r3, #1
 80061ba:	e070      	b.n	800629e <HAL_MDMA_Start_IT+0xfa>
  }

  /* Process locked */
  __HAL_LOCK(hmdma);
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80061c2:	2b01      	cmp	r3, #1
 80061c4:	d101      	bne.n	80061ca <HAL_MDMA_Start_IT+0x26>
 80061c6:	2302      	movs	r3, #2
 80061c8:	e069      	b.n	800629e <HAL_MDMA_Start_IT+0xfa>
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	2201      	movs	r2, #1
 80061ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if(HAL_MDMA_STATE_READY == hmdma->State)
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80061d8:	b2db      	uxtb	r3, r3
 80061da:	2b01      	cmp	r3, #1
 80061dc:	d158      	bne.n	8006290 <HAL_MDMA_Start_IT+0xec>
  {
    /* Change MDMA peripheral state */
    hmdma->State = HAL_MDMA_STATE_BUSY;
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	2202      	movs	r2, #2
 80061e2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Initialize the error code */
    hmdma->ErrorCode = HAL_MDMA_ERROR_NONE;
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	2200      	movs	r2, #0
 80061ea:	669a      	str	r2, [r3, #104]	@ 0x68

    /* Disable the peripheral */
    __HAL_MDMA_DISABLE(hmdma);
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	68da      	ldr	r2, [r3, #12]
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	f022 0201 	bic.w	r2, r2, #1
 80061fa:	60da      	str	r2, [r3, #12]

    /* Configure the source, destination address and the data length */
    MDMA_SetConfig(hmdma, SrcAddress, DstAddress, BlockDataLength, BlockCount);
 80061fc:	69bb      	ldr	r3, [r7, #24]
 80061fe:	9300      	str	r3, [sp, #0]
 8006200:	683b      	ldr	r3, [r7, #0]
 8006202:	687a      	ldr	r2, [r7, #4]
 8006204:	68b9      	ldr	r1, [r7, #8]
 8006206:	68f8      	ldr	r0, [r7, #12]
 8006208:	f000 f9dc 	bl	80065c4 <MDMA_SetConfig>

    /* Enable Common interrupts i.e Transfer Error IT and Channel Transfer Complete IT*/
    __HAL_MDMA_ENABLE_IT(hmdma, (MDMA_IT_TE | MDMA_IT_CTC));
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	68da      	ldr	r2, [r3, #12]
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	f042 0206 	orr.w	r2, r2, #6
 800621a:	60da      	str	r2, [r3, #12]

    if(hmdma->XferBlockCpltCallback != NULL)
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006220:	2b00      	cmp	r3, #0
 8006222:	d007      	beq.n	8006234 <HAL_MDMA_Start_IT+0x90>
    {
      /* if Block transfer complete Callback is set enable the corresponding IT*/
      __HAL_MDMA_ENABLE_IT(hmdma, MDMA_IT_BT);
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	68da      	ldr	r2, [r3, #12]
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	f042 0210 	orr.w	r2, r2, #16
 8006232:	60da      	str	r2, [r3, #12]
    }

    if(hmdma->XferRepeatBlockCpltCallback != NULL)
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006238:	2b00      	cmp	r3, #0
 800623a:	d007      	beq.n	800624c <HAL_MDMA_Start_IT+0xa8>
    {
      /* if Repeated Block transfer complete Callback is set enable the corresponding IT*/
      __HAL_MDMA_ENABLE_IT(hmdma, MDMA_IT_BRT);
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	68da      	ldr	r2, [r3, #12]
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	f042 0208 	orr.w	r2, r2, #8
 800624a:	60da      	str	r2, [r3, #12]
    }

    if(hmdma->XferBufferCpltCallback != NULL)
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006250:	2b00      	cmp	r3, #0
 8006252:	d007      	beq.n	8006264 <HAL_MDMA_Start_IT+0xc0>
    {
      /* if buffer transfer complete Callback is set enable the corresponding IT*/
      __HAL_MDMA_ENABLE_IT(hmdma, MDMA_IT_BFTC);
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	68da      	ldr	r2, [r3, #12]
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	f042 0220 	orr.w	r2, r2, #32
 8006262:	60da      	str	r2, [r3, #12]
    }

    /* Enable the Peripheral */
    __HAL_MDMA_ENABLE(hmdma);
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	68da      	ldr	r2, [r3, #12]
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	f042 0201 	orr.w	r2, r2, #1
 8006272:	60da      	str	r2, [r3, #12]

    if(hmdma->Init.Request == MDMA_REQUEST_SW)
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	685b      	ldr	r3, [r3, #4]
 8006278:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800627c:	d10e      	bne.n	800629c <HAL_MDMA_Start_IT+0xf8>
    {
      /* activate If SW request mode*/
      hmdma->Instance->CCR |=  MDMA_CCR_SWRQ;
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	68da      	ldr	r2, [r3, #12]
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800628c:	60da      	str	r2, [r3, #12]
 800628e:	e005      	b.n	800629c <HAL_MDMA_Start_IT+0xf8>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hmdma);
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	2200      	movs	r2, #0
 8006294:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Return error status */
    return HAL_BUSY;
 8006298:	2302      	movs	r3, #2
 800629a:	e000      	b.n	800629e <HAL_MDMA_Start_IT+0xfa>
  }

  return HAL_OK;
 800629c:	2300      	movs	r3, #0
}
 800629e:	4618      	mov	r0, r3
 80062a0:	3710      	adds	r7, #16
 80062a2:	46bd      	mov	sp, r7
 80062a4:	bd80      	pop	{r7, pc}

080062a6 <HAL_MDMA_GenerateSWRequest>:
  * @param  hmdma:       pointer to a MDMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified MDMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MDMA_GenerateSWRequest(MDMA_HandleTypeDef *hmdma)
{
 80062a6:	b480      	push	{r7}
 80062a8:	b085      	sub	sp, #20
 80062aa:	af00      	add	r7, sp, #0
 80062ac:	6078      	str	r0, [r7, #4]
  uint32_t request_mode;

  /* Check the MDMA peripheral handle */
  if(hmdma == NULL)
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	d101      	bne.n	80062b8 <HAL_MDMA_GenerateSWRequest+0x12>
  {
    return HAL_ERROR;
 80062b4:	2301      	movs	r3, #1
 80062b6:	e02a      	b.n	800630e <HAL_MDMA_GenerateSWRequest+0x68>
  }

  /* Get the softawre request mode */
  request_mode = hmdma->Instance->CTCR & MDMA_CTCR_SWRM;
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	691b      	ldr	r3, [r3, #16]
 80062be:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80062c2:	60fb      	str	r3, [r7, #12]

  if((hmdma->Instance->CCR &  MDMA_CCR_EN) == 0U)
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	68db      	ldr	r3, [r3, #12]
 80062ca:	f003 0301 	and.w	r3, r3, #1
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	d104      	bne.n	80062dc <HAL_MDMA_GenerateSWRequest+0x36>
  {
    /* if no Transfer on going (MDMA enable bit not set) return error */
    hmdma->ErrorCode = HAL_MDMA_ERROR_NO_XFER;
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	2280      	movs	r2, #128	@ 0x80
 80062d6:	669a      	str	r2, [r3, #104]	@ 0x68

    return HAL_ERROR;
 80062d8:	2301      	movs	r3, #1
 80062da:	e018      	b.n	800630e <HAL_MDMA_GenerateSWRequest+0x68>
  }
  else if(((hmdma->Instance->CISR &  MDMA_CISR_CRQA) != 0U) || (request_mode == 0U))
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	d102      	bne.n	80062f0 <HAL_MDMA_GenerateSWRequest+0x4a>
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	d105      	bne.n	80062fc <HAL_MDMA_GenerateSWRequest+0x56>
  {
    /* if an MDMA ongoing request has not yet end or if request mode is not SW request return error */
    hmdma->ErrorCode = HAL_MDMA_ERROR_BUSY;
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80062f6:	669a      	str	r2, [r3, #104]	@ 0x68

    return HAL_ERROR;
 80062f8:	2301      	movs	r3, #1
 80062fa:	e008      	b.n	800630e <HAL_MDMA_GenerateSWRequest+0x68>
  }
  else
  {
    /* Set the SW request bit to activate the request on the Channel */
    hmdma->Instance->CCR |= MDMA_CCR_SWRQ;
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	68da      	ldr	r2, [r3, #12]
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800630a:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 800630c:	2300      	movs	r3, #0
  }
}
 800630e:	4618      	mov	r0, r3
 8006310:	3714      	adds	r7, #20
 8006312:	46bd      	mov	sp, r7
 8006314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006318:	4770      	bx	lr
	...

0800631c <HAL_MDMA_IRQHandler>:
  * @param  hmdma: pointer to a MDMA_HandleTypeDef structure that contains
  *               the configuration information for the specified MDMA Channel.
  * @retval None
  */
void HAL_MDMA_IRQHandler(MDMA_HandleTypeDef *hmdma)
{
 800631c:	b580      	push	{r7, lr}
 800631e:	b086      	sub	sp, #24
 8006320:	af00      	add	r7, sp, #0
 8006322:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0;
 8006324:	2300      	movs	r3, #0
 8006326:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8006328:	4b91      	ldr	r3, [pc, #580]	@ (8006570 <HAL_MDMA_IRQHandler+0x254>)
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	4a91      	ldr	r2, [pc, #580]	@ (8006574 <HAL_MDMA_IRQHandler+0x258>)
 800632e:	fba2 2303 	umull	r2, r3, r2, r3
 8006332:	0a9b      	lsrs	r3, r3, #10
 8006334:	617b      	str	r3, [r7, #20]

  uint32_t generalIntFlag, errorFlag;

  /* General Interrupt Flag management ****************************************/
  generalIntFlag =  1UL << ((((uint32_t)hmdma->Instance - (uint32_t)(MDMA_Channel0))/HAL_MDMA_CHANNEL_SIZE) & 0x1FU);
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	461a      	mov	r2, r3
 800633c:	4b8e      	ldr	r3, [pc, #568]	@ (8006578 <HAL_MDMA_IRQHandler+0x25c>)
 800633e:	4413      	add	r3, r2
 8006340:	099b      	lsrs	r3, r3, #6
 8006342:	f003 031f 	and.w	r3, r3, #31
 8006346:	2201      	movs	r2, #1
 8006348:	fa02 f303 	lsl.w	r3, r2, r3
 800634c:	613b      	str	r3, [r7, #16]
  if((MDMA->GISR0 & generalIntFlag) == 0U)
 800634e:	f04f 43a4 	mov.w	r3, #1375731712	@ 0x52000000
 8006352:	681a      	ldr	r2, [r3, #0]
 8006354:	693b      	ldr	r3, [r7, #16]
 8006356:	4013      	ands	r3, r2
 8006358:	2b00      	cmp	r3, #0
 800635a:	f000 812d 	beq.w	80065b8 <HAL_MDMA_IRQHandler+0x29c>
  {
    return; /* the  General interrupt flag for the current channel is down , nothing to do */
  }

  /* Transfer Error Interrupt management ***************************************/
  if((__HAL_MDMA_GET_FLAG(hmdma, MDMA_FLAG_TE) != 0U))
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	f003 0301 	and.w	r3, r3, #1
 8006368:	2b00      	cmp	r3, #0
 800636a:	d054      	beq.n	8006416 <HAL_MDMA_IRQHandler+0xfa>
  {
    if(__HAL_MDMA_GET_IT_SOURCE(hmdma, MDMA_IT_TE) != 0U)
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	68db      	ldr	r3, [r3, #12]
 8006372:	f003 0302 	and.w	r3, r3, #2
 8006376:	2b00      	cmp	r3, #0
 8006378:	d04d      	beq.n	8006416 <HAL_MDMA_IRQHandler+0xfa>
    {
      /* Disable the transfer error interrupt */
      __HAL_MDMA_DISABLE_IT(hmdma, MDMA_IT_TE);
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	68da      	ldr	r2, [r3, #12]
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	f022 0202 	bic.w	r2, r2, #2
 8006388:	60da      	str	r2, [r3, #12]

      /* Get the transfer error source flag */
      errorFlag = hmdma->Instance->CESR;
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	689b      	ldr	r3, [r3, #8]
 8006390:	60fb      	str	r3, [r7, #12]

      if((errorFlag & MDMA_CESR_TED) == 0U)
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006398:	2b00      	cmp	r3, #0
 800639a:	d106      	bne.n	80063aa <HAL_MDMA_IRQHandler+0x8e>
      {
        /* Update error code : Read Transfer error  */
        hmdma->ErrorCode |= HAL_MDMA_ERROR_READ_XFER;
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80063a0:	f043 0201 	orr.w	r2, r3, #1
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	669a      	str	r2, [r3, #104]	@ 0x68
 80063a8:	e005      	b.n	80063b6 <HAL_MDMA_IRQHandler+0x9a>
      }
      else
      {
        /* Update error code : Write Transfer error */
        hmdma->ErrorCode |= HAL_MDMA_ERROR_WRITE_XFER;
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80063ae:	f043 0202 	orr.w	r2, r3, #2
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	669a      	str	r2, [r3, #104]	@ 0x68
      }

      if((errorFlag & MDMA_CESR_TEMD) != 0U)
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80063bc:	2b00      	cmp	r3, #0
 80063be:	d005      	beq.n	80063cc <HAL_MDMA_IRQHandler+0xb0>
      {
        /* Update error code : Error Mask Data */
        hmdma->ErrorCode |= HAL_MDMA_ERROR_MASK_DATA;
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80063c4:	f043 0204 	orr.w	r2, r3, #4
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	669a      	str	r2, [r3, #104]	@ 0x68
      }

      if((errorFlag & MDMA_CESR_TELD) != 0U)
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	d005      	beq.n	80063e2 <HAL_MDMA_IRQHandler+0xc6>
      {
        /* Update error code : Error Linked list */
        hmdma->ErrorCode |= HAL_MDMA_ERROR_LINKED_LIST;
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80063da:	f043 0208 	orr.w	r2, r3, #8
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	669a      	str	r2, [r3, #104]	@ 0x68
      }

      if((errorFlag & MDMA_CESR_ASE) != 0U)
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80063e8:	2b00      	cmp	r3, #0
 80063ea:	d005      	beq.n	80063f8 <HAL_MDMA_IRQHandler+0xdc>
      {
        /* Update error code : Address/Size alignment error */
        hmdma->ErrorCode |= HAL_MDMA_ERROR_ALIGNMENT;
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80063f0:	f043 0210 	orr.w	r2, r3, #16
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	669a      	str	r2, [r3, #104]	@ 0x68
      }

      if((errorFlag & MDMA_CESR_BSE) != 0U)
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80063fe:	2b00      	cmp	r3, #0
 8006400:	d005      	beq.n	800640e <HAL_MDMA_IRQHandler+0xf2>
      {
        /* Update error code : Block Size error error */
        hmdma->ErrorCode |= HAL_MDMA_ERROR_BLOCK_SIZE;
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006406:	f043 0220 	orr.w	r2, r3, #32
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	669a      	str	r2, [r3, #104]	@ 0x68
      }

      /* Clear the transfer error flags */
      __HAL_MDMA_CLEAR_FLAG(hmdma, MDMA_FLAG_TE);
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	2201      	movs	r2, #1
 8006414:	605a      	str	r2, [r3, #4]
    }
  }

  /* Buffer Transfer Complete Interrupt management ******************************/
  if((__HAL_MDMA_GET_FLAG(hmdma, MDMA_FLAG_BFTC) != 0U))
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	f003 0310 	and.w	r3, r3, #16
 8006420:	2b00      	cmp	r3, #0
 8006422:	d012      	beq.n	800644a <HAL_MDMA_IRQHandler+0x12e>
  {
    if(__HAL_MDMA_GET_IT_SOURCE(hmdma, MDMA_IT_BFTC) != 0U)
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	68db      	ldr	r3, [r3, #12]
 800642a:	f003 0320 	and.w	r3, r3, #32
 800642e:	2b00      	cmp	r3, #0
 8006430:	d00b      	beq.n	800644a <HAL_MDMA_IRQHandler+0x12e>
    {
      /* Clear the buffer transfer complete flag */
      __HAL_MDMA_CLEAR_FLAG(hmdma, MDMA_FLAG_BFTC);
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	2210      	movs	r2, #16
 8006438:	605a      	str	r2, [r3, #4]

      if(hmdma->XferBufferCpltCallback != NULL)
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800643e:	2b00      	cmp	r3, #0
 8006440:	d003      	beq.n	800644a <HAL_MDMA_IRQHandler+0x12e>
      {
        /* Buffer transfer callback */
        hmdma->XferBufferCpltCallback(hmdma);
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006446:	6878      	ldr	r0, [r7, #4]
 8006448:	4798      	blx	r3
      }
    }
  }

  /* Block Transfer Complete Interrupt management ******************************/
  if((__HAL_MDMA_GET_FLAG(hmdma, MDMA_FLAG_BT) != 0U))
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	f003 0308 	and.w	r3, r3, #8
 8006454:	2b00      	cmp	r3, #0
 8006456:	d012      	beq.n	800647e <HAL_MDMA_IRQHandler+0x162>
  {
    if(__HAL_MDMA_GET_IT_SOURCE(hmdma, MDMA_IT_BT) != 0U)
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	68db      	ldr	r3, [r3, #12]
 800645e:	f003 0310 	and.w	r3, r3, #16
 8006462:	2b00      	cmp	r3, #0
 8006464:	d00b      	beq.n	800647e <HAL_MDMA_IRQHandler+0x162>
    {
      /* Clear the block transfer complete flag */
      __HAL_MDMA_CLEAR_FLAG(hmdma, MDMA_FLAG_BT);
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	2208      	movs	r2, #8
 800646c:	605a      	str	r2, [r3, #4]

      if(hmdma->XferBlockCpltCallback != NULL)
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006472:	2b00      	cmp	r3, #0
 8006474:	d003      	beq.n	800647e <HAL_MDMA_IRQHandler+0x162>
      {
        /* Block transfer callback */
        hmdma->XferBlockCpltCallback(hmdma);
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800647a:	6878      	ldr	r0, [r7, #4]
 800647c:	4798      	blx	r3
      }
    }
  }

  /* Repeated Block Transfer Complete Interrupt management ******************************/
  if((__HAL_MDMA_GET_FLAG(hmdma, MDMA_FLAG_BRT) != 0U))
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	f003 0304 	and.w	r3, r3, #4
 8006488:	2b00      	cmp	r3, #0
 800648a:	d012      	beq.n	80064b2 <HAL_MDMA_IRQHandler+0x196>
  {
    if(__HAL_MDMA_GET_IT_SOURCE(hmdma, MDMA_IT_BRT) != 0U)
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	68db      	ldr	r3, [r3, #12]
 8006492:	f003 0308 	and.w	r3, r3, #8
 8006496:	2b00      	cmp	r3, #0
 8006498:	d00b      	beq.n	80064b2 <HAL_MDMA_IRQHandler+0x196>
    {
      /* Clear the repeat block transfer complete flag */
      __HAL_MDMA_CLEAR_FLAG(hmdma, MDMA_FLAG_BRT);
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	2204      	movs	r2, #4
 80064a0:	605a      	str	r2, [r3, #4]

      if(hmdma->XferRepeatBlockCpltCallback != NULL)
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d003      	beq.n	80064b2 <HAL_MDMA_IRQHandler+0x196>
      {
        /* Repeated Block transfer callback */
        hmdma->XferRepeatBlockCpltCallback(hmdma);
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80064ae:	6878      	ldr	r0, [r7, #4]
 80064b0:	4798      	blx	r3
      }
    }
  }

  /* Channel Transfer Complete Interrupt management ***********************************/
  if((__HAL_MDMA_GET_FLAG(hmdma, MDMA_FLAG_CTC) != 0U))
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	f003 0302 	and.w	r3, r3, #2
 80064bc:	2b00      	cmp	r3, #0
 80064be:	d039      	beq.n	8006534 <HAL_MDMA_IRQHandler+0x218>
  {
    if(__HAL_MDMA_GET_IT_SOURCE(hmdma, MDMA_IT_CTC) != 0U)
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	68db      	ldr	r3, [r3, #12]
 80064c6:	f003 0304 	and.w	r3, r3, #4
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d032      	beq.n	8006534 <HAL_MDMA_IRQHandler+0x218>
    {
      /* Disable all the transfer interrupts */
      __HAL_MDMA_DISABLE_IT(hmdma, (MDMA_IT_TE | MDMA_IT_CTC | MDMA_IT_BT | MDMA_IT_BRT | MDMA_IT_BFTC));
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	68da      	ldr	r2, [r3, #12]
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	f022 023e 	bic.w	r2, r2, #62	@ 0x3e
 80064dc:	60da      	str	r2, [r3, #12]

      if(HAL_MDMA_STATE_ABORT == hmdma->State)
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80064e4:	b2db      	uxtb	r3, r3
 80064e6:	2b04      	cmp	r3, #4
 80064e8:	d110      	bne.n	800650c <HAL_MDMA_IRQHandler+0x1f0>
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hmdma);
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	2200      	movs	r2, #0
 80064ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        /* Change the DMA state */
        hmdma->State = HAL_MDMA_STATE_READY;
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	2201      	movs	r2, #1
 80064f6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        if(hmdma->XferAbortCallback != NULL)
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80064fe:	2b00      	cmp	r3, #0
 8006500:	d05c      	beq.n	80065bc <HAL_MDMA_IRQHandler+0x2a0>
        {
          hmdma->XferAbortCallback(hmdma);
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006506:	6878      	ldr	r0, [r7, #4]
 8006508:	4798      	blx	r3
        }
        return;
 800650a:	e057      	b.n	80065bc <HAL_MDMA_IRQHandler+0x2a0>
      }

      /* Clear the Channel Transfer Complete flag */
      __HAL_MDMA_CLEAR_FLAG(hmdma, MDMA_FLAG_CTC);
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	2202      	movs	r2, #2
 8006512:	605a      	str	r2, [r3, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hmdma);
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	2200      	movs	r2, #0
 8006518:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      /* Change MDMA peripheral state */
      hmdma->State = HAL_MDMA_STATE_READY;
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	2201      	movs	r2, #1
 8006520:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      if(hmdma->XferCpltCallback != NULL)
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006528:	2b00      	cmp	r3, #0
 800652a:	d003      	beq.n	8006534 <HAL_MDMA_IRQHandler+0x218>
      {
        /* Channel Transfer Complete callback */
        hmdma->XferCpltCallback(hmdma);
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006530:	6878      	ldr	r0, [r7, #4]
 8006532:	4798      	blx	r3
      }
    }
  }

  /* manage error case */
  if(hmdma->ErrorCode != HAL_MDMA_ERROR_NONE)
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006538:	2b00      	cmp	r3, #0
 800653a:	d040      	beq.n	80065be <HAL_MDMA_IRQHandler+0x2a2>
  {
    hmdma->State = HAL_MDMA_STATE_ABORT;
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	2204      	movs	r2, #4
 8006540:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the channel */
    __HAL_MDMA_DISABLE(hmdma);
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	68da      	ldr	r2, [r3, #12]
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	f022 0201 	bic.w	r2, r2, #1
 8006552:	60da      	str	r2, [r3, #12]

    do
    {
      if (++count > timeout)
 8006554:	68bb      	ldr	r3, [r7, #8]
 8006556:	3301      	adds	r3, #1
 8006558:	60bb      	str	r3, [r7, #8]
 800655a:	697a      	ldr	r2, [r7, #20]
 800655c:	429a      	cmp	r2, r3
 800655e:	d30d      	bcc.n	800657c <HAL_MDMA_IRQHandler+0x260>
      {
        break;
      }
    }
    while((hmdma->Instance->CCR & MDMA_CCR_EN) != 0U);
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	68db      	ldr	r3, [r3, #12]
 8006566:	f003 0301 	and.w	r3, r3, #1
 800656a:	2b00      	cmp	r3, #0
 800656c:	d1f2      	bne.n	8006554 <HAL_MDMA_IRQHandler+0x238>
 800656e:	e006      	b.n	800657e <HAL_MDMA_IRQHandler+0x262>
 8006570:	24000000 	.word	0x24000000
 8006574:	1b4e81b5 	.word	0x1b4e81b5
 8006578:	adffffc0 	.word	0xadffffc0
        break;
 800657c:	bf00      	nop

    /* Process Unlocked */
    __HAL_UNLOCK(hmdma);
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	2200      	movs	r2, #0
 8006582:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    if((hmdma->Instance->CCR & MDMA_CCR_EN) != 0U)
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	68db      	ldr	r3, [r3, #12]
 800658c:	f003 0301 	and.w	r3, r3, #1
 8006590:	2b00      	cmp	r3, #0
 8006592:	d004      	beq.n	800659e <HAL_MDMA_IRQHandler+0x282>
    {
      /* Change the MDMA state to error if MDMA disable fails */
      hmdma->State = HAL_MDMA_STATE_ERROR;
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	2203      	movs	r2, #3
 8006598:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 800659c:	e003      	b.n	80065a6 <HAL_MDMA_IRQHandler+0x28a>
    }
    else
    {
      /* Change the MDMA state to Ready if MDMA disable success */
      hmdma->State = HAL_MDMA_STATE_READY;
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	2201      	movs	r2, #1
 80065a2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    }


    if (hmdma->XferErrorCallback != NULL)
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	d007      	beq.n	80065be <HAL_MDMA_IRQHandler+0x2a2>
    {
      /* Transfer error callback */
      hmdma->XferErrorCallback(hmdma);
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80065b2:	6878      	ldr	r0, [r7, #4]
 80065b4:	4798      	blx	r3
 80065b6:	e002      	b.n	80065be <HAL_MDMA_IRQHandler+0x2a2>
    return; /* the  General interrupt flag for the current channel is down , nothing to do */
 80065b8:	bf00      	nop
 80065ba:	e000      	b.n	80065be <HAL_MDMA_IRQHandler+0x2a2>
        return;
 80065bc:	bf00      	nop
    }
  }
}
 80065be:	3718      	adds	r7, #24
 80065c0:	46bd      	mov	sp, r7
 80065c2:	bd80      	pop	{r7, pc}

080065c4 <MDMA_SetConfig>:
  * @param  BlockDataLength : The length of a block transfer in bytes
  * @param  BlockCount: The number of blocks to be transferred
  * @retval HAL status
  */
static void MDMA_SetConfig(MDMA_HandleTypeDef *hmdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t BlockDataLength, uint32_t BlockCount)
{
 80065c4:	b480      	push	{r7}
 80065c6:	b087      	sub	sp, #28
 80065c8:	af00      	add	r7, sp, #0
 80065ca:	60f8      	str	r0, [r7, #12]
 80065cc:	60b9      	str	r1, [r7, #8]
 80065ce:	607a      	str	r2, [r7, #4]
 80065d0:	603b      	str	r3, [r7, #0]
  uint32_t addressMask;

  /* Configure the MDMA Channel data length */
  MODIFY_REG(hmdma->Instance->CBNDTR ,MDMA_CBNDTR_BNDT, (BlockDataLength & MDMA_CBNDTR_BNDT));
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	695a      	ldr	r2, [r3, #20]
 80065d8:	4b31      	ldr	r3, [pc, #196]	@ (80066a0 <MDMA_SetConfig+0xdc>)
 80065da:	4013      	ands	r3, r2
 80065dc:	683a      	ldr	r2, [r7, #0]
 80065de:	f3c2 0110 	ubfx	r1, r2, #0, #17
 80065e2:	68fa      	ldr	r2, [r7, #12]
 80065e4:	6812      	ldr	r2, [r2, #0]
 80065e6:	430b      	orrs	r3, r1
 80065e8:	6153      	str	r3, [r2, #20]

  /* Configure the MDMA block repeat count */
  MODIFY_REG(hmdma->Instance->CBNDTR , MDMA_CBNDTR_BRC , ((BlockCount - 1U) << MDMA_CBNDTR_BRC_Pos) & MDMA_CBNDTR_BRC);
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	695b      	ldr	r3, [r3, #20]
 80065f0:	f3c3 0113 	ubfx	r1, r3, #0, #20
 80065f4:	6a3b      	ldr	r3, [r7, #32]
 80065f6:	3b01      	subs	r3, #1
 80065f8:	051a      	lsls	r2, r3, #20
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	430a      	orrs	r2, r1
 8006600:	615a      	str	r2, [r3, #20]

  /* Clear all interrupt flags */
  __HAL_MDMA_CLEAR_FLAG(hmdma, MDMA_FLAG_TE | MDMA_FLAG_CTC | MDMA_CISR_BRTIF | MDMA_CISR_BTIF | MDMA_CISR_TCIF);
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	221f      	movs	r2, #31
 8006608:	605a      	str	r2, [r3, #4]

  /* Configure MDMA Channel destination address */
  hmdma->Instance->CDAR = DstAddress;
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	687a      	ldr	r2, [r7, #4]
 8006610:	61da      	str	r2, [r3, #28]

  /* Configure MDMA Channel Source address */
  hmdma->Instance->CSAR = SrcAddress;
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	68ba      	ldr	r2, [r7, #8]
 8006618:	619a      	str	r2, [r3, #24]

  addressMask = SrcAddress & 0xFF000000U;
 800661a:	68bb      	ldr	r3, [r7, #8]
 800661c:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 8006620:	617b      	str	r3, [r7, #20]
  if((addressMask == 0x20000000U) || (addressMask == 0x00000000U))
 8006622:	697b      	ldr	r3, [r7, #20]
 8006624:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006628:	d002      	beq.n	8006630 <MDMA_SetConfig+0x6c>
 800662a:	697b      	ldr	r3, [r7, #20]
 800662c:	2b00      	cmp	r3, #0
 800662e:	d108      	bne.n	8006642 <MDMA_SetConfig+0x7e>
  {
    /*The AHBSbus is used as source (read operation) on channel x */
    hmdma->Instance->CTBR |= MDMA_CTBR_SBUS;
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800663e:	629a      	str	r2, [r3, #40]	@ 0x28
 8006640:	e007      	b.n	8006652 <MDMA_SetConfig+0x8e>
  }
  else
  {
    /*The AXI bus is used as source (read operation) on channel x */
    hmdma->Instance->CTBR &= (~MDMA_CTBR_SBUS);
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8006650:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  addressMask = DstAddress & 0xFF000000U;
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 8006658:	617b      	str	r3, [r7, #20]
  if((addressMask == 0x20000000U) || (addressMask == 0x00000000U))
 800665a:	697b      	ldr	r3, [r7, #20]
 800665c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006660:	d002      	beq.n	8006668 <MDMA_SetConfig+0xa4>
 8006662:	697b      	ldr	r3, [r7, #20]
 8006664:	2b00      	cmp	r3, #0
 8006666:	d108      	bne.n	800667a <MDMA_SetConfig+0xb6>
  {
    /*The AHB bus is used as destination (write operation) on channel x */
    hmdma->Instance->CTBR |= MDMA_CTBR_DBUS;
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8006676:	629a      	str	r2, [r3, #40]	@ 0x28
 8006678:	e007      	b.n	800668a <MDMA_SetConfig+0xc6>
  }
  else
  {
    /*The AXI bus is used as destination (write operation) on channel x */
    hmdma->Instance->CTBR &= (~MDMA_CTBR_DBUS);
 800667a:	68fb      	ldr	r3, [r7, #12]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8006688:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Set the linked list register to the first node of the list */
  hmdma->Instance->CLAR = (uint32_t)hmdma->FirstLinkedListNodeAddress;
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8006694:	bf00      	nop
 8006696:	371c      	adds	r7, #28
 8006698:	46bd      	mov	sp, r7
 800669a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800669e:	4770      	bx	lr
 80066a0:	fffe0000 	.word	0xfffe0000

080066a4 <MDMA_Init>:
  * @param  hmdma:       pointer to a MDMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified MDMA Channel.
  * @retval None
  */
static void MDMA_Init(MDMA_HandleTypeDef *hmdma)
{
 80066a4:	b480      	push	{r7}
 80066a6:	b085      	sub	sp, #20
 80066a8:	af00      	add	r7, sp, #0
 80066aa:	6078      	str	r0, [r7, #4]
  uint32_t blockoffset;

  /* Prepare the MDMA Channel configuration */
  hmdma->Instance->CCR = hmdma->Init.Priority  | hmdma->Init.Endianness;
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	68d9      	ldr	r1, [r3, #12]
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	691a      	ldr	r2, [r3, #16]
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	430a      	orrs	r2, r1
 80066ba:	60da      	str	r2, [r3, #12]

  /* Write new CTCR Register value */
  hmdma->Instance->CTCR =  hmdma->Init.SourceInc      | hmdma->Init.DestinationInc | \
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	695a      	ldr	r2, [r3, #20]
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	699b      	ldr	r3, [r3, #24]
 80066c4:	431a      	orrs	r2, r3
                           hmdma->Init.SourceDataSize | hmdma->Init.DestDataSize   | \
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	69db      	ldr	r3, [r3, #28]
  hmdma->Instance->CTCR =  hmdma->Init.SourceInc      | hmdma->Init.DestinationInc | \
 80066ca:	431a      	orrs	r2, r3
                           hmdma->Init.SourceDataSize | hmdma->Init.DestDataSize   | \
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	6a1b      	ldr	r3, [r3, #32]
 80066d0:	431a      	orrs	r2, r3
                           hmdma->Init.DataAlignment  | hmdma->Init.SourceBurst    | \
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                           hmdma->Init.SourceDataSize | hmdma->Init.DestDataSize   | \
 80066d6:	431a      	orrs	r2, r3
                           hmdma->Init.DataAlignment  | hmdma->Init.SourceBurst    | \
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066dc:	431a      	orrs	r2, r3
                           hmdma->Init.DestBurst                                   | \
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
                           hmdma->Init.DataAlignment  | hmdma->Init.SourceBurst    | \
 80066e2:	431a      	orrs	r2, r3
                           ((hmdma->Init.BufferTransferLength - 1U) << MDMA_CTCR_TLEN_Pos) | \
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066e8:	3b01      	subs	r3, #1
 80066ea:	049b      	lsls	r3, r3, #18
                           hmdma->Init.DestBurst                                   | \
 80066ec:	ea42 0103 	orr.w	r1, r2, r3
                           hmdma->Init.TransferTriggerMode;
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	689a      	ldr	r2, [r3, #8]
  hmdma->Instance->CTCR =  hmdma->Init.SourceInc      | hmdma->Init.DestinationInc | \
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	681b      	ldr	r3, [r3, #0]
                           ((hmdma->Init.BufferTransferLength - 1U) << MDMA_CTCR_TLEN_Pos) | \
 80066f8:	430a      	orrs	r2, r1
  hmdma->Instance->CTCR =  hmdma->Init.SourceInc      | hmdma->Init.DestinationInc | \
 80066fa:	611a      	str	r2, [r3, #16]

  /* If SW request set the CTCR register to SW Request Mode */
  if(hmdma->Init.Request == MDMA_REQUEST_SW)
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	685b      	ldr	r3, [r3, #4]
 8006700:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006704:	d107      	bne.n	8006716 <MDMA_Init+0x72>
    -If the request is done by SW : BWM could be set to 1 or 0.
    -If the request is done by a peripheral :
    If mask address not set (0) => BWM must be set to 0
    If mask address set (different than 0) => BWM could be set to 1 or 0
    */
    hmdma->Instance->CTCR |= (MDMA_CTCR_SWRM | MDMA_CTCR_BWM);
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	691a      	ldr	r2, [r3, #16]
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	f042 4240 	orr.w	r2, r2, #3221225472	@ 0xc0000000
 8006714:	611a      	str	r2, [r3, #16]
  }

  /* Reset CBNDTR Register */
  hmdma->Instance->CBNDTR = 0;
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	2200      	movs	r2, #0
 800671c:	615a      	str	r2, [r3, #20]

  /* if block source address offset is negative set the Block Repeat Source address Update Mode to decrement */
  if(hmdma->Init.SourceBlockAddressOffset < 0)
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006722:	2b00      	cmp	r3, #0
 8006724:	da11      	bge.n	800674a <MDMA_Init+0xa6>
  {
    hmdma->Instance->CBNDTR |= MDMA_CBNDTR_BRSUM;
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	695a      	ldr	r2, [r3, #20]
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8006734:	615a      	str	r2, [r3, #20]
    /* Write new CBRUR Register value : source repeat block offset */
    blockoffset = (uint32_t)(- hmdma->Init.SourceBlockAddressOffset);
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800673a:	425b      	negs	r3, r3
 800673c:	60fb      	str	r3, [r7, #12]
    hmdma->Instance->CBRUR = (blockoffset & 0x0000FFFFU);
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	68fa      	ldr	r2, [r7, #12]
 8006744:	b292      	uxth	r2, r2
 8006746:	621a      	str	r2, [r3, #32]
 8006748:	e006      	b.n	8006758 <MDMA_Init+0xb4>
  }
  else
  {
    /* Write new CBRUR Register value : source repeat block offset */
    hmdma->Instance->CBRUR = (((uint32_t)hmdma->Init.SourceBlockAddressOffset) & 0x0000FFFFU);
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800674e:	461a      	mov	r2, r3
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	b292      	uxth	r2, r2
 8006756:	621a      	str	r2, [r3, #32]
  }

  /* If block destination address offset is negative set the Block Repeat destination address Update Mode to decrement */
  if(hmdma->Init.DestBlockAddressOffset < 0)
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800675c:	2b00      	cmp	r3, #0
 800675e:	da15      	bge.n	800678c <MDMA_Init+0xe8>
  {
    hmdma->Instance->CBNDTR |= MDMA_CBNDTR_BRDUM;
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	695a      	ldr	r2, [r3, #20]
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	f442 2200 	orr.w	r2, r2, #524288	@ 0x80000
 800676e:	615a      	str	r2, [r3, #20]
    /* Write new CBRUR Register value : destination repeat block offset */
    blockoffset = (uint32_t)(- hmdma->Init.DestBlockAddressOffset);
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006774:	425b      	negs	r3, r3
 8006776:	60fb      	str	r3, [r7, #12]
    hmdma->Instance->CBRUR |= ((blockoffset & 0x0000FFFFU) << MDMA_CBRUR_DUV_Pos);
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	6a19      	ldr	r1, [r3, #32]
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	041a      	lsls	r2, r3, #16
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	430a      	orrs	r2, r1
 8006788:	621a      	str	r2, [r3, #32]
 800678a:	e009      	b.n	80067a0 <MDMA_Init+0xfc>
  }
  else
  {
    /*write new CBRUR Register value : destination repeat block offset */
    hmdma->Instance->CBRUR |= ((((uint32_t)hmdma->Init.DestBlockAddressOffset) & 0x0000FFFFU) << MDMA_CBRUR_DUV_Pos);
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	6a19      	ldr	r1, [r3, #32]
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006796:	041a      	lsls	r2, r3, #16
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	430a      	orrs	r2, r1
 800679e:	621a      	str	r2, [r3, #32]
  }

  /* if HW request set the HW request and the requet CleraMask and ClearData MaskData, */
  if(hmdma->Init.Request != MDMA_REQUEST_SW)
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	685b      	ldr	r3, [r3, #4]
 80067a4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80067a8:	d006      	beq.n	80067b8 <MDMA_Init+0x114>
  {
    /* Set the HW request in CTRB register  */
    hmdma->Instance->CTBR = hmdma->Init.Request & MDMA_CTBR_TSEL;
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	685a      	ldr	r2, [r3, #4]
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	b2d2      	uxtb	r2, r2
 80067b4:	629a      	str	r2, [r3, #40]	@ 0x28
 80067b6:	e003      	b.n	80067c0 <MDMA_Init+0x11c>
  }
  else /* SW request : reset the CTBR register */
  {
    hmdma->Instance->CTBR = 0;
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	2200      	movs	r2, #0
 80067be:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Write Link Address Register */
  hmdma->Instance->CLAR =  0;
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	2200      	movs	r2, #0
 80067c6:	625a      	str	r2, [r3, #36]	@ 0x24
}
 80067c8:	bf00      	nop
 80067ca:	3714      	adds	r7, #20
 80067cc:	46bd      	mov	sp, r7
 80067ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067d2:	4770      	bx	lr

080067d4 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 80067d4:	b580      	push	{r7, lr}
 80067d6:	b084      	sub	sp, #16
 80067d8:	af00      	add	r7, sp, #0
 80067da:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 80067dc:	4b29      	ldr	r3, [pc, #164]	@ (8006884 <HAL_PWREx_ConfigSupply+0xb0>)
 80067de:	68db      	ldr	r3, [r3, #12]
 80067e0:	f003 0307 	and.w	r3, r3, #7
 80067e4:	2b06      	cmp	r3, #6
 80067e6:	d00a      	beq.n	80067fe <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80067e8:	4b26      	ldr	r3, [pc, #152]	@ (8006884 <HAL_PWREx_ConfigSupply+0xb0>)
 80067ea:	68db      	ldr	r3, [r3, #12]
 80067ec:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80067f0:	687a      	ldr	r2, [r7, #4]
 80067f2:	429a      	cmp	r2, r3
 80067f4:	d001      	beq.n	80067fa <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 80067f6:	2301      	movs	r3, #1
 80067f8:	e040      	b.n	800687c <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 80067fa:	2300      	movs	r3, #0
 80067fc:	e03e      	b.n	800687c <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 80067fe:	4b21      	ldr	r3, [pc, #132]	@ (8006884 <HAL_PWREx_ConfigSupply+0xb0>)
 8006800:	68db      	ldr	r3, [r3, #12]
 8006802:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 8006806:	491f      	ldr	r1, [pc, #124]	@ (8006884 <HAL_PWREx_ConfigSupply+0xb0>)
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	4313      	orrs	r3, r2
 800680c:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800680e:	f7fb f9fd 	bl	8001c0c <HAL_GetTick>
 8006812:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8006814:	e009      	b.n	800682a <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8006816:	f7fb f9f9 	bl	8001c0c <HAL_GetTick>
 800681a:	4602      	mov	r2, r0
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	1ad3      	subs	r3, r2, r3
 8006820:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8006824:	d901      	bls.n	800682a <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8006826:	2301      	movs	r3, #1
 8006828:	e028      	b.n	800687c <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800682a:	4b16      	ldr	r3, [pc, #88]	@ (8006884 <HAL_PWREx_ConfigSupply+0xb0>)
 800682c:	685b      	ldr	r3, [r3, #4]
 800682e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006832:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006836:	d1ee      	bne.n	8006816 <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	2b1e      	cmp	r3, #30
 800683c:	d008      	beq.n	8006850 <HAL_PWREx_ConfigSupply+0x7c>
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	2b2e      	cmp	r3, #46	@ 0x2e
 8006842:	d005      	beq.n	8006850 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	2b1d      	cmp	r3, #29
 8006848:	d002      	beq.n	8006850 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	2b2d      	cmp	r3, #45	@ 0x2d
 800684e:	d114      	bne.n	800687a <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 8006850:	f7fb f9dc 	bl	8001c0c <HAL_GetTick>
 8006854:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8006856:	e009      	b.n	800686c <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8006858:	f7fb f9d8 	bl	8001c0c <HAL_GetTick>
 800685c:	4602      	mov	r2, r0
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	1ad3      	subs	r3, r2, r3
 8006862:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8006866:	d901      	bls.n	800686c <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 8006868:	2301      	movs	r3, #1
 800686a:	e007      	b.n	800687c <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 800686c:	4b05      	ldr	r3, [pc, #20]	@ (8006884 <HAL_PWREx_ConfigSupply+0xb0>)
 800686e:	68db      	ldr	r3, [r3, #12]
 8006870:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006874:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006878:	d1ee      	bne.n	8006858 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 800687a:	2300      	movs	r3, #0
}
 800687c:	4618      	mov	r0, r3
 800687e:	3710      	adds	r7, #16
 8006880:	46bd      	mov	sp, r7
 8006882:	bd80      	pop	{r7, pc}
 8006884:	58024800 	.word	0x58024800

08006888 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006888:	b580      	push	{r7, lr}
 800688a:	b08c      	sub	sp, #48	@ 0x30
 800688c:	af00      	add	r7, sp, #0
 800688e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	2b00      	cmp	r3, #0
 8006894:	d102      	bne.n	800689c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8006896:	2301      	movs	r3, #1
 8006898:	f000 bc48 	b.w	800712c <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	f003 0301 	and.w	r3, r3, #1
 80068a4:	2b00      	cmp	r3, #0
 80068a6:	f000 8088 	beq.w	80069ba <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80068aa:	4b99      	ldr	r3, [pc, #612]	@ (8006b10 <HAL_RCC_OscConfig+0x288>)
 80068ac:	691b      	ldr	r3, [r3, #16]
 80068ae:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80068b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80068b4:	4b96      	ldr	r3, [pc, #600]	@ (8006b10 <HAL_RCC_OscConfig+0x288>)
 80068b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80068b8:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80068ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80068bc:	2b10      	cmp	r3, #16
 80068be:	d007      	beq.n	80068d0 <HAL_RCC_OscConfig+0x48>
 80068c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80068c2:	2b18      	cmp	r3, #24
 80068c4:	d111      	bne.n	80068ea <HAL_RCC_OscConfig+0x62>
 80068c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068c8:	f003 0303 	and.w	r3, r3, #3
 80068cc:	2b02      	cmp	r3, #2
 80068ce:	d10c      	bne.n	80068ea <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80068d0:	4b8f      	ldr	r3, [pc, #572]	@ (8006b10 <HAL_RCC_OscConfig+0x288>)
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80068d8:	2b00      	cmp	r3, #0
 80068da:	d06d      	beq.n	80069b8 <HAL_RCC_OscConfig+0x130>
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	685b      	ldr	r3, [r3, #4]
 80068e0:	2b00      	cmp	r3, #0
 80068e2:	d169      	bne.n	80069b8 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80068e4:	2301      	movs	r3, #1
 80068e6:	f000 bc21 	b.w	800712c <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	685b      	ldr	r3, [r3, #4]
 80068ee:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80068f2:	d106      	bne.n	8006902 <HAL_RCC_OscConfig+0x7a>
 80068f4:	4b86      	ldr	r3, [pc, #536]	@ (8006b10 <HAL_RCC_OscConfig+0x288>)
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	4a85      	ldr	r2, [pc, #532]	@ (8006b10 <HAL_RCC_OscConfig+0x288>)
 80068fa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80068fe:	6013      	str	r3, [r2, #0]
 8006900:	e02e      	b.n	8006960 <HAL_RCC_OscConfig+0xd8>
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	685b      	ldr	r3, [r3, #4]
 8006906:	2b00      	cmp	r3, #0
 8006908:	d10c      	bne.n	8006924 <HAL_RCC_OscConfig+0x9c>
 800690a:	4b81      	ldr	r3, [pc, #516]	@ (8006b10 <HAL_RCC_OscConfig+0x288>)
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	4a80      	ldr	r2, [pc, #512]	@ (8006b10 <HAL_RCC_OscConfig+0x288>)
 8006910:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006914:	6013      	str	r3, [r2, #0]
 8006916:	4b7e      	ldr	r3, [pc, #504]	@ (8006b10 <HAL_RCC_OscConfig+0x288>)
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	4a7d      	ldr	r2, [pc, #500]	@ (8006b10 <HAL_RCC_OscConfig+0x288>)
 800691c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006920:	6013      	str	r3, [r2, #0]
 8006922:	e01d      	b.n	8006960 <HAL_RCC_OscConfig+0xd8>
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	685b      	ldr	r3, [r3, #4]
 8006928:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800692c:	d10c      	bne.n	8006948 <HAL_RCC_OscConfig+0xc0>
 800692e:	4b78      	ldr	r3, [pc, #480]	@ (8006b10 <HAL_RCC_OscConfig+0x288>)
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	4a77      	ldr	r2, [pc, #476]	@ (8006b10 <HAL_RCC_OscConfig+0x288>)
 8006934:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006938:	6013      	str	r3, [r2, #0]
 800693a:	4b75      	ldr	r3, [pc, #468]	@ (8006b10 <HAL_RCC_OscConfig+0x288>)
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	4a74      	ldr	r2, [pc, #464]	@ (8006b10 <HAL_RCC_OscConfig+0x288>)
 8006940:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006944:	6013      	str	r3, [r2, #0]
 8006946:	e00b      	b.n	8006960 <HAL_RCC_OscConfig+0xd8>
 8006948:	4b71      	ldr	r3, [pc, #452]	@ (8006b10 <HAL_RCC_OscConfig+0x288>)
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	4a70      	ldr	r2, [pc, #448]	@ (8006b10 <HAL_RCC_OscConfig+0x288>)
 800694e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006952:	6013      	str	r3, [r2, #0]
 8006954:	4b6e      	ldr	r3, [pc, #440]	@ (8006b10 <HAL_RCC_OscConfig+0x288>)
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	4a6d      	ldr	r2, [pc, #436]	@ (8006b10 <HAL_RCC_OscConfig+0x288>)
 800695a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800695e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	685b      	ldr	r3, [r3, #4]
 8006964:	2b00      	cmp	r3, #0
 8006966:	d013      	beq.n	8006990 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006968:	f7fb f950 	bl	8001c0c <HAL_GetTick>
 800696c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800696e:	e008      	b.n	8006982 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006970:	f7fb f94c 	bl	8001c0c <HAL_GetTick>
 8006974:	4602      	mov	r2, r0
 8006976:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006978:	1ad3      	subs	r3, r2, r3
 800697a:	2b64      	cmp	r3, #100	@ 0x64
 800697c:	d901      	bls.n	8006982 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800697e:	2303      	movs	r3, #3
 8006980:	e3d4      	b.n	800712c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8006982:	4b63      	ldr	r3, [pc, #396]	@ (8006b10 <HAL_RCC_OscConfig+0x288>)
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800698a:	2b00      	cmp	r3, #0
 800698c:	d0f0      	beq.n	8006970 <HAL_RCC_OscConfig+0xe8>
 800698e:	e014      	b.n	80069ba <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006990:	f7fb f93c 	bl	8001c0c <HAL_GetTick>
 8006994:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8006996:	e008      	b.n	80069aa <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006998:	f7fb f938 	bl	8001c0c <HAL_GetTick>
 800699c:	4602      	mov	r2, r0
 800699e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069a0:	1ad3      	subs	r3, r2, r3
 80069a2:	2b64      	cmp	r3, #100	@ 0x64
 80069a4:	d901      	bls.n	80069aa <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80069a6:	2303      	movs	r3, #3
 80069a8:	e3c0      	b.n	800712c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80069aa:	4b59      	ldr	r3, [pc, #356]	@ (8006b10 <HAL_RCC_OscConfig+0x288>)
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	d1f0      	bne.n	8006998 <HAL_RCC_OscConfig+0x110>
 80069b6:	e000      	b.n	80069ba <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80069b8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	f003 0302 	and.w	r3, r3, #2
 80069c2:	2b00      	cmp	r3, #0
 80069c4:	f000 80ca 	beq.w	8006b5c <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80069c8:	4b51      	ldr	r3, [pc, #324]	@ (8006b10 <HAL_RCC_OscConfig+0x288>)
 80069ca:	691b      	ldr	r3, [r3, #16]
 80069cc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80069d0:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80069d2:	4b4f      	ldr	r3, [pc, #316]	@ (8006b10 <HAL_RCC_OscConfig+0x288>)
 80069d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80069d6:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80069d8:	6a3b      	ldr	r3, [r7, #32]
 80069da:	2b00      	cmp	r3, #0
 80069dc:	d007      	beq.n	80069ee <HAL_RCC_OscConfig+0x166>
 80069de:	6a3b      	ldr	r3, [r7, #32]
 80069e0:	2b18      	cmp	r3, #24
 80069e2:	d156      	bne.n	8006a92 <HAL_RCC_OscConfig+0x20a>
 80069e4:	69fb      	ldr	r3, [r7, #28]
 80069e6:	f003 0303 	and.w	r3, r3, #3
 80069ea:	2b00      	cmp	r3, #0
 80069ec:	d151      	bne.n	8006a92 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80069ee:	4b48      	ldr	r3, [pc, #288]	@ (8006b10 <HAL_RCC_OscConfig+0x288>)
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	f003 0304 	and.w	r3, r3, #4
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	d005      	beq.n	8006a06 <HAL_RCC_OscConfig+0x17e>
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	68db      	ldr	r3, [r3, #12]
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	d101      	bne.n	8006a06 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8006a02:	2301      	movs	r3, #1
 8006a04:	e392      	b.n	800712c <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8006a06:	4b42      	ldr	r3, [pc, #264]	@ (8006b10 <HAL_RCC_OscConfig+0x288>)
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	f023 0219 	bic.w	r2, r3, #25
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	68db      	ldr	r3, [r3, #12]
 8006a12:	493f      	ldr	r1, [pc, #252]	@ (8006b10 <HAL_RCC_OscConfig+0x288>)
 8006a14:	4313      	orrs	r3, r2
 8006a16:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006a18:	f7fb f8f8 	bl	8001c0c <HAL_GetTick>
 8006a1c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006a1e:	e008      	b.n	8006a32 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006a20:	f7fb f8f4 	bl	8001c0c <HAL_GetTick>
 8006a24:	4602      	mov	r2, r0
 8006a26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a28:	1ad3      	subs	r3, r2, r3
 8006a2a:	2b02      	cmp	r3, #2
 8006a2c:	d901      	bls.n	8006a32 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8006a2e:	2303      	movs	r3, #3
 8006a30:	e37c      	b.n	800712c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006a32:	4b37      	ldr	r3, [pc, #220]	@ (8006b10 <HAL_RCC_OscConfig+0x288>)
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	f003 0304 	and.w	r3, r3, #4
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	d0f0      	beq.n	8006a20 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006a3e:	f7fb f915 	bl	8001c6c <HAL_GetREVID>
 8006a42:	4603      	mov	r3, r0
 8006a44:	f241 0203 	movw	r2, #4099	@ 0x1003
 8006a48:	4293      	cmp	r3, r2
 8006a4a:	d817      	bhi.n	8006a7c <HAL_RCC_OscConfig+0x1f4>
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	691b      	ldr	r3, [r3, #16]
 8006a50:	2b40      	cmp	r3, #64	@ 0x40
 8006a52:	d108      	bne.n	8006a66 <HAL_RCC_OscConfig+0x1de>
 8006a54:	4b2e      	ldr	r3, [pc, #184]	@ (8006b10 <HAL_RCC_OscConfig+0x288>)
 8006a56:	685b      	ldr	r3, [r3, #4]
 8006a58:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8006a5c:	4a2c      	ldr	r2, [pc, #176]	@ (8006b10 <HAL_RCC_OscConfig+0x288>)
 8006a5e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006a62:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006a64:	e07a      	b.n	8006b5c <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006a66:	4b2a      	ldr	r3, [pc, #168]	@ (8006b10 <HAL_RCC_OscConfig+0x288>)
 8006a68:	685b      	ldr	r3, [r3, #4]
 8006a6a:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	691b      	ldr	r3, [r3, #16]
 8006a72:	031b      	lsls	r3, r3, #12
 8006a74:	4926      	ldr	r1, [pc, #152]	@ (8006b10 <HAL_RCC_OscConfig+0x288>)
 8006a76:	4313      	orrs	r3, r2
 8006a78:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006a7a:	e06f      	b.n	8006b5c <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006a7c:	4b24      	ldr	r3, [pc, #144]	@ (8006b10 <HAL_RCC_OscConfig+0x288>)
 8006a7e:	685b      	ldr	r3, [r3, #4]
 8006a80:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	691b      	ldr	r3, [r3, #16]
 8006a88:	061b      	lsls	r3, r3, #24
 8006a8a:	4921      	ldr	r1, [pc, #132]	@ (8006b10 <HAL_RCC_OscConfig+0x288>)
 8006a8c:	4313      	orrs	r3, r2
 8006a8e:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006a90:	e064      	b.n	8006b5c <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	68db      	ldr	r3, [r3, #12]
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	d047      	beq.n	8006b2a <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8006a9a:	4b1d      	ldr	r3, [pc, #116]	@ (8006b10 <HAL_RCC_OscConfig+0x288>)
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	f023 0219 	bic.w	r2, r3, #25
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	68db      	ldr	r3, [r3, #12]
 8006aa6:	491a      	ldr	r1, [pc, #104]	@ (8006b10 <HAL_RCC_OscConfig+0x288>)
 8006aa8:	4313      	orrs	r3, r2
 8006aaa:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006aac:	f7fb f8ae 	bl	8001c0c <HAL_GetTick>
 8006ab0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006ab2:	e008      	b.n	8006ac6 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006ab4:	f7fb f8aa 	bl	8001c0c <HAL_GetTick>
 8006ab8:	4602      	mov	r2, r0
 8006aba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006abc:	1ad3      	subs	r3, r2, r3
 8006abe:	2b02      	cmp	r3, #2
 8006ac0:	d901      	bls.n	8006ac6 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8006ac2:	2303      	movs	r3, #3
 8006ac4:	e332      	b.n	800712c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006ac6:	4b12      	ldr	r3, [pc, #72]	@ (8006b10 <HAL_RCC_OscConfig+0x288>)
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	f003 0304 	and.w	r3, r3, #4
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	d0f0      	beq.n	8006ab4 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006ad2:	f7fb f8cb 	bl	8001c6c <HAL_GetREVID>
 8006ad6:	4603      	mov	r3, r0
 8006ad8:	f241 0203 	movw	r2, #4099	@ 0x1003
 8006adc:	4293      	cmp	r3, r2
 8006ade:	d819      	bhi.n	8006b14 <HAL_RCC_OscConfig+0x28c>
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	691b      	ldr	r3, [r3, #16]
 8006ae4:	2b40      	cmp	r3, #64	@ 0x40
 8006ae6:	d108      	bne.n	8006afa <HAL_RCC_OscConfig+0x272>
 8006ae8:	4b09      	ldr	r3, [pc, #36]	@ (8006b10 <HAL_RCC_OscConfig+0x288>)
 8006aea:	685b      	ldr	r3, [r3, #4]
 8006aec:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8006af0:	4a07      	ldr	r2, [pc, #28]	@ (8006b10 <HAL_RCC_OscConfig+0x288>)
 8006af2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006af6:	6053      	str	r3, [r2, #4]
 8006af8:	e030      	b.n	8006b5c <HAL_RCC_OscConfig+0x2d4>
 8006afa:	4b05      	ldr	r3, [pc, #20]	@ (8006b10 <HAL_RCC_OscConfig+0x288>)
 8006afc:	685b      	ldr	r3, [r3, #4]
 8006afe:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	691b      	ldr	r3, [r3, #16]
 8006b06:	031b      	lsls	r3, r3, #12
 8006b08:	4901      	ldr	r1, [pc, #4]	@ (8006b10 <HAL_RCC_OscConfig+0x288>)
 8006b0a:	4313      	orrs	r3, r2
 8006b0c:	604b      	str	r3, [r1, #4]
 8006b0e:	e025      	b.n	8006b5c <HAL_RCC_OscConfig+0x2d4>
 8006b10:	58024400 	.word	0x58024400
 8006b14:	4b9a      	ldr	r3, [pc, #616]	@ (8006d80 <HAL_RCC_OscConfig+0x4f8>)
 8006b16:	685b      	ldr	r3, [r3, #4]
 8006b18:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	691b      	ldr	r3, [r3, #16]
 8006b20:	061b      	lsls	r3, r3, #24
 8006b22:	4997      	ldr	r1, [pc, #604]	@ (8006d80 <HAL_RCC_OscConfig+0x4f8>)
 8006b24:	4313      	orrs	r3, r2
 8006b26:	604b      	str	r3, [r1, #4]
 8006b28:	e018      	b.n	8006b5c <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006b2a:	4b95      	ldr	r3, [pc, #596]	@ (8006d80 <HAL_RCC_OscConfig+0x4f8>)
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	4a94      	ldr	r2, [pc, #592]	@ (8006d80 <HAL_RCC_OscConfig+0x4f8>)
 8006b30:	f023 0301 	bic.w	r3, r3, #1
 8006b34:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006b36:	f7fb f869 	bl	8001c0c <HAL_GetTick>
 8006b3a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8006b3c:	e008      	b.n	8006b50 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006b3e:	f7fb f865 	bl	8001c0c <HAL_GetTick>
 8006b42:	4602      	mov	r2, r0
 8006b44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b46:	1ad3      	subs	r3, r2, r3
 8006b48:	2b02      	cmp	r3, #2
 8006b4a:	d901      	bls.n	8006b50 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8006b4c:	2303      	movs	r3, #3
 8006b4e:	e2ed      	b.n	800712c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8006b50:	4b8b      	ldr	r3, [pc, #556]	@ (8006d80 <HAL_RCC_OscConfig+0x4f8>)
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	f003 0304 	and.w	r3, r3, #4
 8006b58:	2b00      	cmp	r3, #0
 8006b5a:	d1f0      	bne.n	8006b3e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	f003 0310 	and.w	r3, r3, #16
 8006b64:	2b00      	cmp	r3, #0
 8006b66:	f000 80a9 	beq.w	8006cbc <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006b6a:	4b85      	ldr	r3, [pc, #532]	@ (8006d80 <HAL_RCC_OscConfig+0x4f8>)
 8006b6c:	691b      	ldr	r3, [r3, #16]
 8006b6e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006b72:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8006b74:	4b82      	ldr	r3, [pc, #520]	@ (8006d80 <HAL_RCC_OscConfig+0x4f8>)
 8006b76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b78:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8006b7a:	69bb      	ldr	r3, [r7, #24]
 8006b7c:	2b08      	cmp	r3, #8
 8006b7e:	d007      	beq.n	8006b90 <HAL_RCC_OscConfig+0x308>
 8006b80:	69bb      	ldr	r3, [r7, #24]
 8006b82:	2b18      	cmp	r3, #24
 8006b84:	d13a      	bne.n	8006bfc <HAL_RCC_OscConfig+0x374>
 8006b86:	697b      	ldr	r3, [r7, #20]
 8006b88:	f003 0303 	and.w	r3, r3, #3
 8006b8c:	2b01      	cmp	r3, #1
 8006b8e:	d135      	bne.n	8006bfc <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8006b90:	4b7b      	ldr	r3, [pc, #492]	@ (8006d80 <HAL_RCC_OscConfig+0x4f8>)
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006b98:	2b00      	cmp	r3, #0
 8006b9a:	d005      	beq.n	8006ba8 <HAL_RCC_OscConfig+0x320>
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	69db      	ldr	r3, [r3, #28]
 8006ba0:	2b80      	cmp	r3, #128	@ 0x80
 8006ba2:	d001      	beq.n	8006ba8 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8006ba4:	2301      	movs	r3, #1
 8006ba6:	e2c1      	b.n	800712c <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8006ba8:	f7fb f860 	bl	8001c6c <HAL_GetREVID>
 8006bac:	4603      	mov	r3, r0
 8006bae:	f241 0203 	movw	r2, #4099	@ 0x1003
 8006bb2:	4293      	cmp	r3, r2
 8006bb4:	d817      	bhi.n	8006be6 <HAL_RCC_OscConfig+0x35e>
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	6a1b      	ldr	r3, [r3, #32]
 8006bba:	2b20      	cmp	r3, #32
 8006bbc:	d108      	bne.n	8006bd0 <HAL_RCC_OscConfig+0x348>
 8006bbe:	4b70      	ldr	r3, [pc, #448]	@ (8006d80 <HAL_RCC_OscConfig+0x4f8>)
 8006bc0:	685b      	ldr	r3, [r3, #4]
 8006bc2:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8006bc6:	4a6e      	ldr	r2, [pc, #440]	@ (8006d80 <HAL_RCC_OscConfig+0x4f8>)
 8006bc8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006bcc:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8006bce:	e075      	b.n	8006cbc <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8006bd0:	4b6b      	ldr	r3, [pc, #428]	@ (8006d80 <HAL_RCC_OscConfig+0x4f8>)
 8006bd2:	685b      	ldr	r3, [r3, #4]
 8006bd4:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	6a1b      	ldr	r3, [r3, #32]
 8006bdc:	069b      	lsls	r3, r3, #26
 8006bde:	4968      	ldr	r1, [pc, #416]	@ (8006d80 <HAL_RCC_OscConfig+0x4f8>)
 8006be0:	4313      	orrs	r3, r2
 8006be2:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8006be4:	e06a      	b.n	8006cbc <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8006be6:	4b66      	ldr	r3, [pc, #408]	@ (8006d80 <HAL_RCC_OscConfig+0x4f8>)
 8006be8:	68db      	ldr	r3, [r3, #12]
 8006bea:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	6a1b      	ldr	r3, [r3, #32]
 8006bf2:	061b      	lsls	r3, r3, #24
 8006bf4:	4962      	ldr	r1, [pc, #392]	@ (8006d80 <HAL_RCC_OscConfig+0x4f8>)
 8006bf6:	4313      	orrs	r3, r2
 8006bf8:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8006bfa:	e05f      	b.n	8006cbc <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	69db      	ldr	r3, [r3, #28]
 8006c00:	2b00      	cmp	r3, #0
 8006c02:	d042      	beq.n	8006c8a <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8006c04:	4b5e      	ldr	r3, [pc, #376]	@ (8006d80 <HAL_RCC_OscConfig+0x4f8>)
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	4a5d      	ldr	r2, [pc, #372]	@ (8006d80 <HAL_RCC_OscConfig+0x4f8>)
 8006c0a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006c0e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006c10:	f7fa fffc 	bl	8001c0c <HAL_GetTick>
 8006c14:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8006c16:	e008      	b.n	8006c2a <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8006c18:	f7fa fff8 	bl	8001c0c <HAL_GetTick>
 8006c1c:	4602      	mov	r2, r0
 8006c1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c20:	1ad3      	subs	r3, r2, r3
 8006c22:	2b02      	cmp	r3, #2
 8006c24:	d901      	bls.n	8006c2a <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8006c26:	2303      	movs	r3, #3
 8006c28:	e280      	b.n	800712c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8006c2a:	4b55      	ldr	r3, [pc, #340]	@ (8006d80 <HAL_RCC_OscConfig+0x4f8>)
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006c32:	2b00      	cmp	r3, #0
 8006c34:	d0f0      	beq.n	8006c18 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8006c36:	f7fb f819 	bl	8001c6c <HAL_GetREVID>
 8006c3a:	4603      	mov	r3, r0
 8006c3c:	f241 0203 	movw	r2, #4099	@ 0x1003
 8006c40:	4293      	cmp	r3, r2
 8006c42:	d817      	bhi.n	8006c74 <HAL_RCC_OscConfig+0x3ec>
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	6a1b      	ldr	r3, [r3, #32]
 8006c48:	2b20      	cmp	r3, #32
 8006c4a:	d108      	bne.n	8006c5e <HAL_RCC_OscConfig+0x3d6>
 8006c4c:	4b4c      	ldr	r3, [pc, #304]	@ (8006d80 <HAL_RCC_OscConfig+0x4f8>)
 8006c4e:	685b      	ldr	r3, [r3, #4]
 8006c50:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8006c54:	4a4a      	ldr	r2, [pc, #296]	@ (8006d80 <HAL_RCC_OscConfig+0x4f8>)
 8006c56:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006c5a:	6053      	str	r3, [r2, #4]
 8006c5c:	e02e      	b.n	8006cbc <HAL_RCC_OscConfig+0x434>
 8006c5e:	4b48      	ldr	r3, [pc, #288]	@ (8006d80 <HAL_RCC_OscConfig+0x4f8>)
 8006c60:	685b      	ldr	r3, [r3, #4]
 8006c62:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	6a1b      	ldr	r3, [r3, #32]
 8006c6a:	069b      	lsls	r3, r3, #26
 8006c6c:	4944      	ldr	r1, [pc, #272]	@ (8006d80 <HAL_RCC_OscConfig+0x4f8>)
 8006c6e:	4313      	orrs	r3, r2
 8006c70:	604b      	str	r3, [r1, #4]
 8006c72:	e023      	b.n	8006cbc <HAL_RCC_OscConfig+0x434>
 8006c74:	4b42      	ldr	r3, [pc, #264]	@ (8006d80 <HAL_RCC_OscConfig+0x4f8>)
 8006c76:	68db      	ldr	r3, [r3, #12]
 8006c78:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	6a1b      	ldr	r3, [r3, #32]
 8006c80:	061b      	lsls	r3, r3, #24
 8006c82:	493f      	ldr	r1, [pc, #252]	@ (8006d80 <HAL_RCC_OscConfig+0x4f8>)
 8006c84:	4313      	orrs	r3, r2
 8006c86:	60cb      	str	r3, [r1, #12]
 8006c88:	e018      	b.n	8006cbc <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8006c8a:	4b3d      	ldr	r3, [pc, #244]	@ (8006d80 <HAL_RCC_OscConfig+0x4f8>)
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	4a3c      	ldr	r2, [pc, #240]	@ (8006d80 <HAL_RCC_OscConfig+0x4f8>)
 8006c90:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006c94:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006c96:	f7fa ffb9 	bl	8001c0c <HAL_GetTick>
 8006c9a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8006c9c:	e008      	b.n	8006cb0 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8006c9e:	f7fa ffb5 	bl	8001c0c <HAL_GetTick>
 8006ca2:	4602      	mov	r2, r0
 8006ca4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ca6:	1ad3      	subs	r3, r2, r3
 8006ca8:	2b02      	cmp	r3, #2
 8006caa:	d901      	bls.n	8006cb0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8006cac:	2303      	movs	r3, #3
 8006cae:	e23d      	b.n	800712c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8006cb0:	4b33      	ldr	r3, [pc, #204]	@ (8006d80 <HAL_RCC_OscConfig+0x4f8>)
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006cb8:	2b00      	cmp	r3, #0
 8006cba:	d1f0      	bne.n	8006c9e <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	f003 0308 	and.w	r3, r3, #8
 8006cc4:	2b00      	cmp	r3, #0
 8006cc6:	d036      	beq.n	8006d36 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	695b      	ldr	r3, [r3, #20]
 8006ccc:	2b00      	cmp	r3, #0
 8006cce:	d019      	beq.n	8006d04 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006cd0:	4b2b      	ldr	r3, [pc, #172]	@ (8006d80 <HAL_RCC_OscConfig+0x4f8>)
 8006cd2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006cd4:	4a2a      	ldr	r2, [pc, #168]	@ (8006d80 <HAL_RCC_OscConfig+0x4f8>)
 8006cd6:	f043 0301 	orr.w	r3, r3, #1
 8006cda:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006cdc:	f7fa ff96 	bl	8001c0c <HAL_GetTick>
 8006ce0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8006ce2:	e008      	b.n	8006cf6 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006ce4:	f7fa ff92 	bl	8001c0c <HAL_GetTick>
 8006ce8:	4602      	mov	r2, r0
 8006cea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cec:	1ad3      	subs	r3, r2, r3
 8006cee:	2b02      	cmp	r3, #2
 8006cf0:	d901      	bls.n	8006cf6 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8006cf2:	2303      	movs	r3, #3
 8006cf4:	e21a      	b.n	800712c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8006cf6:	4b22      	ldr	r3, [pc, #136]	@ (8006d80 <HAL_RCC_OscConfig+0x4f8>)
 8006cf8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006cfa:	f003 0302 	and.w	r3, r3, #2
 8006cfe:	2b00      	cmp	r3, #0
 8006d00:	d0f0      	beq.n	8006ce4 <HAL_RCC_OscConfig+0x45c>
 8006d02:	e018      	b.n	8006d36 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006d04:	4b1e      	ldr	r3, [pc, #120]	@ (8006d80 <HAL_RCC_OscConfig+0x4f8>)
 8006d06:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006d08:	4a1d      	ldr	r2, [pc, #116]	@ (8006d80 <HAL_RCC_OscConfig+0x4f8>)
 8006d0a:	f023 0301 	bic.w	r3, r3, #1
 8006d0e:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006d10:	f7fa ff7c 	bl	8001c0c <HAL_GetTick>
 8006d14:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8006d16:	e008      	b.n	8006d2a <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006d18:	f7fa ff78 	bl	8001c0c <HAL_GetTick>
 8006d1c:	4602      	mov	r2, r0
 8006d1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d20:	1ad3      	subs	r3, r2, r3
 8006d22:	2b02      	cmp	r3, #2
 8006d24:	d901      	bls.n	8006d2a <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8006d26:	2303      	movs	r3, #3
 8006d28:	e200      	b.n	800712c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8006d2a:	4b15      	ldr	r3, [pc, #84]	@ (8006d80 <HAL_RCC_OscConfig+0x4f8>)
 8006d2c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006d2e:	f003 0302 	and.w	r3, r3, #2
 8006d32:	2b00      	cmp	r3, #0
 8006d34:	d1f0      	bne.n	8006d18 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	f003 0320 	and.w	r3, r3, #32
 8006d3e:	2b00      	cmp	r3, #0
 8006d40:	d039      	beq.n	8006db6 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	699b      	ldr	r3, [r3, #24]
 8006d46:	2b00      	cmp	r3, #0
 8006d48:	d01c      	beq.n	8006d84 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8006d4a:	4b0d      	ldr	r3, [pc, #52]	@ (8006d80 <HAL_RCC_OscConfig+0x4f8>)
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	4a0c      	ldr	r2, [pc, #48]	@ (8006d80 <HAL_RCC_OscConfig+0x4f8>)
 8006d50:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8006d54:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8006d56:	f7fa ff59 	bl	8001c0c <HAL_GetTick>
 8006d5a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8006d5c:	e008      	b.n	8006d70 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006d5e:	f7fa ff55 	bl	8001c0c <HAL_GetTick>
 8006d62:	4602      	mov	r2, r0
 8006d64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d66:	1ad3      	subs	r3, r2, r3
 8006d68:	2b02      	cmp	r3, #2
 8006d6a:	d901      	bls.n	8006d70 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8006d6c:	2303      	movs	r3, #3
 8006d6e:	e1dd      	b.n	800712c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8006d70:	4b03      	ldr	r3, [pc, #12]	@ (8006d80 <HAL_RCC_OscConfig+0x4f8>)
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006d78:	2b00      	cmp	r3, #0
 8006d7a:	d0f0      	beq.n	8006d5e <HAL_RCC_OscConfig+0x4d6>
 8006d7c:	e01b      	b.n	8006db6 <HAL_RCC_OscConfig+0x52e>
 8006d7e:	bf00      	nop
 8006d80:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8006d84:	4b9b      	ldr	r3, [pc, #620]	@ (8006ff4 <HAL_RCC_OscConfig+0x76c>)
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	4a9a      	ldr	r2, [pc, #616]	@ (8006ff4 <HAL_RCC_OscConfig+0x76c>)
 8006d8a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006d8e:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8006d90:	f7fa ff3c 	bl	8001c0c <HAL_GetTick>
 8006d94:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8006d96:	e008      	b.n	8006daa <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006d98:	f7fa ff38 	bl	8001c0c <HAL_GetTick>
 8006d9c:	4602      	mov	r2, r0
 8006d9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006da0:	1ad3      	subs	r3, r2, r3
 8006da2:	2b02      	cmp	r3, #2
 8006da4:	d901      	bls.n	8006daa <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8006da6:	2303      	movs	r3, #3
 8006da8:	e1c0      	b.n	800712c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8006daa:	4b92      	ldr	r3, [pc, #584]	@ (8006ff4 <HAL_RCC_OscConfig+0x76c>)
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	d1f0      	bne.n	8006d98 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	f003 0304 	and.w	r3, r3, #4
 8006dbe:	2b00      	cmp	r3, #0
 8006dc0:	f000 8081 	beq.w	8006ec6 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8006dc4:	4b8c      	ldr	r3, [pc, #560]	@ (8006ff8 <HAL_RCC_OscConfig+0x770>)
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	4a8b      	ldr	r2, [pc, #556]	@ (8006ff8 <HAL_RCC_OscConfig+0x770>)
 8006dca:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006dce:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006dd0:	f7fa ff1c 	bl	8001c0c <HAL_GetTick>
 8006dd4:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006dd6:	e008      	b.n	8006dea <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006dd8:	f7fa ff18 	bl	8001c0c <HAL_GetTick>
 8006ddc:	4602      	mov	r2, r0
 8006dde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006de0:	1ad3      	subs	r3, r2, r3
 8006de2:	2b64      	cmp	r3, #100	@ 0x64
 8006de4:	d901      	bls.n	8006dea <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8006de6:	2303      	movs	r3, #3
 8006de8:	e1a0      	b.n	800712c <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006dea:	4b83      	ldr	r3, [pc, #524]	@ (8006ff8 <HAL_RCC_OscConfig+0x770>)
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006df2:	2b00      	cmp	r3, #0
 8006df4:	d0f0      	beq.n	8006dd8 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	689b      	ldr	r3, [r3, #8]
 8006dfa:	2b01      	cmp	r3, #1
 8006dfc:	d106      	bne.n	8006e0c <HAL_RCC_OscConfig+0x584>
 8006dfe:	4b7d      	ldr	r3, [pc, #500]	@ (8006ff4 <HAL_RCC_OscConfig+0x76c>)
 8006e00:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006e02:	4a7c      	ldr	r2, [pc, #496]	@ (8006ff4 <HAL_RCC_OscConfig+0x76c>)
 8006e04:	f043 0301 	orr.w	r3, r3, #1
 8006e08:	6713      	str	r3, [r2, #112]	@ 0x70
 8006e0a:	e02d      	b.n	8006e68 <HAL_RCC_OscConfig+0x5e0>
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	689b      	ldr	r3, [r3, #8]
 8006e10:	2b00      	cmp	r3, #0
 8006e12:	d10c      	bne.n	8006e2e <HAL_RCC_OscConfig+0x5a6>
 8006e14:	4b77      	ldr	r3, [pc, #476]	@ (8006ff4 <HAL_RCC_OscConfig+0x76c>)
 8006e16:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006e18:	4a76      	ldr	r2, [pc, #472]	@ (8006ff4 <HAL_RCC_OscConfig+0x76c>)
 8006e1a:	f023 0301 	bic.w	r3, r3, #1
 8006e1e:	6713      	str	r3, [r2, #112]	@ 0x70
 8006e20:	4b74      	ldr	r3, [pc, #464]	@ (8006ff4 <HAL_RCC_OscConfig+0x76c>)
 8006e22:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006e24:	4a73      	ldr	r2, [pc, #460]	@ (8006ff4 <HAL_RCC_OscConfig+0x76c>)
 8006e26:	f023 0304 	bic.w	r3, r3, #4
 8006e2a:	6713      	str	r3, [r2, #112]	@ 0x70
 8006e2c:	e01c      	b.n	8006e68 <HAL_RCC_OscConfig+0x5e0>
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	689b      	ldr	r3, [r3, #8]
 8006e32:	2b05      	cmp	r3, #5
 8006e34:	d10c      	bne.n	8006e50 <HAL_RCC_OscConfig+0x5c8>
 8006e36:	4b6f      	ldr	r3, [pc, #444]	@ (8006ff4 <HAL_RCC_OscConfig+0x76c>)
 8006e38:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006e3a:	4a6e      	ldr	r2, [pc, #440]	@ (8006ff4 <HAL_RCC_OscConfig+0x76c>)
 8006e3c:	f043 0304 	orr.w	r3, r3, #4
 8006e40:	6713      	str	r3, [r2, #112]	@ 0x70
 8006e42:	4b6c      	ldr	r3, [pc, #432]	@ (8006ff4 <HAL_RCC_OscConfig+0x76c>)
 8006e44:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006e46:	4a6b      	ldr	r2, [pc, #428]	@ (8006ff4 <HAL_RCC_OscConfig+0x76c>)
 8006e48:	f043 0301 	orr.w	r3, r3, #1
 8006e4c:	6713      	str	r3, [r2, #112]	@ 0x70
 8006e4e:	e00b      	b.n	8006e68 <HAL_RCC_OscConfig+0x5e0>
 8006e50:	4b68      	ldr	r3, [pc, #416]	@ (8006ff4 <HAL_RCC_OscConfig+0x76c>)
 8006e52:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006e54:	4a67      	ldr	r2, [pc, #412]	@ (8006ff4 <HAL_RCC_OscConfig+0x76c>)
 8006e56:	f023 0301 	bic.w	r3, r3, #1
 8006e5a:	6713      	str	r3, [r2, #112]	@ 0x70
 8006e5c:	4b65      	ldr	r3, [pc, #404]	@ (8006ff4 <HAL_RCC_OscConfig+0x76c>)
 8006e5e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006e60:	4a64      	ldr	r2, [pc, #400]	@ (8006ff4 <HAL_RCC_OscConfig+0x76c>)
 8006e62:	f023 0304 	bic.w	r3, r3, #4
 8006e66:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	689b      	ldr	r3, [r3, #8]
 8006e6c:	2b00      	cmp	r3, #0
 8006e6e:	d015      	beq.n	8006e9c <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006e70:	f7fa fecc 	bl	8001c0c <HAL_GetTick>
 8006e74:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006e76:	e00a      	b.n	8006e8e <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006e78:	f7fa fec8 	bl	8001c0c <HAL_GetTick>
 8006e7c:	4602      	mov	r2, r0
 8006e7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e80:	1ad3      	subs	r3, r2, r3
 8006e82:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006e86:	4293      	cmp	r3, r2
 8006e88:	d901      	bls.n	8006e8e <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8006e8a:	2303      	movs	r3, #3
 8006e8c:	e14e      	b.n	800712c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006e8e:	4b59      	ldr	r3, [pc, #356]	@ (8006ff4 <HAL_RCC_OscConfig+0x76c>)
 8006e90:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006e92:	f003 0302 	and.w	r3, r3, #2
 8006e96:	2b00      	cmp	r3, #0
 8006e98:	d0ee      	beq.n	8006e78 <HAL_RCC_OscConfig+0x5f0>
 8006e9a:	e014      	b.n	8006ec6 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006e9c:	f7fa feb6 	bl	8001c0c <HAL_GetTick>
 8006ea0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8006ea2:	e00a      	b.n	8006eba <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006ea4:	f7fa feb2 	bl	8001c0c <HAL_GetTick>
 8006ea8:	4602      	mov	r2, r0
 8006eaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006eac:	1ad3      	subs	r3, r2, r3
 8006eae:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006eb2:	4293      	cmp	r3, r2
 8006eb4:	d901      	bls.n	8006eba <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8006eb6:	2303      	movs	r3, #3
 8006eb8:	e138      	b.n	800712c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8006eba:	4b4e      	ldr	r3, [pc, #312]	@ (8006ff4 <HAL_RCC_OscConfig+0x76c>)
 8006ebc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006ebe:	f003 0302 	and.w	r3, r3, #2
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	d1ee      	bne.n	8006ea4 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	f000 812d 	beq.w	800712a <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8006ed0:	4b48      	ldr	r3, [pc, #288]	@ (8006ff4 <HAL_RCC_OscConfig+0x76c>)
 8006ed2:	691b      	ldr	r3, [r3, #16]
 8006ed4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006ed8:	2b18      	cmp	r3, #24
 8006eda:	f000 80bd 	beq.w	8007058 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ee2:	2b02      	cmp	r3, #2
 8006ee4:	f040 809e 	bne.w	8007024 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006ee8:	4b42      	ldr	r3, [pc, #264]	@ (8006ff4 <HAL_RCC_OscConfig+0x76c>)
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	4a41      	ldr	r2, [pc, #260]	@ (8006ff4 <HAL_RCC_OscConfig+0x76c>)
 8006eee:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006ef2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006ef4:	f7fa fe8a 	bl	8001c0c <HAL_GetTick>
 8006ef8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006efa:	e008      	b.n	8006f0e <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006efc:	f7fa fe86 	bl	8001c0c <HAL_GetTick>
 8006f00:	4602      	mov	r2, r0
 8006f02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f04:	1ad3      	subs	r3, r2, r3
 8006f06:	2b02      	cmp	r3, #2
 8006f08:	d901      	bls.n	8006f0e <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8006f0a:	2303      	movs	r3, #3
 8006f0c:	e10e      	b.n	800712c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006f0e:	4b39      	ldr	r3, [pc, #228]	@ (8006ff4 <HAL_RCC_OscConfig+0x76c>)
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006f16:	2b00      	cmp	r3, #0
 8006f18:	d1f0      	bne.n	8006efc <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006f1a:	4b36      	ldr	r3, [pc, #216]	@ (8006ff4 <HAL_RCC_OscConfig+0x76c>)
 8006f1c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006f1e:	4b37      	ldr	r3, [pc, #220]	@ (8006ffc <HAL_RCC_OscConfig+0x774>)
 8006f20:	4013      	ands	r3, r2
 8006f22:	687a      	ldr	r2, [r7, #4]
 8006f24:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8006f26:	687a      	ldr	r2, [r7, #4]
 8006f28:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8006f2a:	0112      	lsls	r2, r2, #4
 8006f2c:	430a      	orrs	r2, r1
 8006f2e:	4931      	ldr	r1, [pc, #196]	@ (8006ff4 <HAL_RCC_OscConfig+0x76c>)
 8006f30:	4313      	orrs	r3, r2
 8006f32:	628b      	str	r3, [r1, #40]	@ 0x28
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f38:	3b01      	subs	r3, #1
 8006f3a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006f42:	3b01      	subs	r3, #1
 8006f44:	025b      	lsls	r3, r3, #9
 8006f46:	b29b      	uxth	r3, r3
 8006f48:	431a      	orrs	r2, r3
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f4e:	3b01      	subs	r3, #1
 8006f50:	041b      	lsls	r3, r3, #16
 8006f52:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8006f56:	431a      	orrs	r2, r3
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006f5c:	3b01      	subs	r3, #1
 8006f5e:	061b      	lsls	r3, r3, #24
 8006f60:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8006f64:	4923      	ldr	r1, [pc, #140]	@ (8006ff4 <HAL_RCC_OscConfig+0x76c>)
 8006f66:	4313      	orrs	r3, r2
 8006f68:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8006f6a:	4b22      	ldr	r3, [pc, #136]	@ (8006ff4 <HAL_RCC_OscConfig+0x76c>)
 8006f6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f6e:	4a21      	ldr	r2, [pc, #132]	@ (8006ff4 <HAL_RCC_OscConfig+0x76c>)
 8006f70:	f023 0301 	bic.w	r3, r3, #1
 8006f74:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8006f76:	4b1f      	ldr	r3, [pc, #124]	@ (8006ff4 <HAL_RCC_OscConfig+0x76c>)
 8006f78:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006f7a:	4b21      	ldr	r3, [pc, #132]	@ (8007000 <HAL_RCC_OscConfig+0x778>)
 8006f7c:	4013      	ands	r3, r2
 8006f7e:	687a      	ldr	r2, [r7, #4]
 8006f80:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8006f82:	00d2      	lsls	r2, r2, #3
 8006f84:	491b      	ldr	r1, [pc, #108]	@ (8006ff4 <HAL_RCC_OscConfig+0x76c>)
 8006f86:	4313      	orrs	r3, r2
 8006f88:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8006f8a:	4b1a      	ldr	r3, [pc, #104]	@ (8006ff4 <HAL_RCC_OscConfig+0x76c>)
 8006f8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f8e:	f023 020c 	bic.w	r2, r3, #12
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f96:	4917      	ldr	r1, [pc, #92]	@ (8006ff4 <HAL_RCC_OscConfig+0x76c>)
 8006f98:	4313      	orrs	r3, r2
 8006f9a:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8006f9c:	4b15      	ldr	r3, [pc, #84]	@ (8006ff4 <HAL_RCC_OscConfig+0x76c>)
 8006f9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006fa0:	f023 0202 	bic.w	r2, r3, #2
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006fa8:	4912      	ldr	r1, [pc, #72]	@ (8006ff4 <HAL_RCC_OscConfig+0x76c>)
 8006faa:	4313      	orrs	r3, r2
 8006fac:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8006fae:	4b11      	ldr	r3, [pc, #68]	@ (8006ff4 <HAL_RCC_OscConfig+0x76c>)
 8006fb0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006fb2:	4a10      	ldr	r2, [pc, #64]	@ (8006ff4 <HAL_RCC_OscConfig+0x76c>)
 8006fb4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006fb8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006fba:	4b0e      	ldr	r3, [pc, #56]	@ (8006ff4 <HAL_RCC_OscConfig+0x76c>)
 8006fbc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006fbe:	4a0d      	ldr	r2, [pc, #52]	@ (8006ff4 <HAL_RCC_OscConfig+0x76c>)
 8006fc0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006fc4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8006fc6:	4b0b      	ldr	r3, [pc, #44]	@ (8006ff4 <HAL_RCC_OscConfig+0x76c>)
 8006fc8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006fca:	4a0a      	ldr	r2, [pc, #40]	@ (8006ff4 <HAL_RCC_OscConfig+0x76c>)
 8006fcc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006fd0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8006fd2:	4b08      	ldr	r3, [pc, #32]	@ (8006ff4 <HAL_RCC_OscConfig+0x76c>)
 8006fd4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006fd6:	4a07      	ldr	r2, [pc, #28]	@ (8006ff4 <HAL_RCC_OscConfig+0x76c>)
 8006fd8:	f043 0301 	orr.w	r3, r3, #1
 8006fdc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006fde:	4b05      	ldr	r3, [pc, #20]	@ (8006ff4 <HAL_RCC_OscConfig+0x76c>)
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	4a04      	ldr	r2, [pc, #16]	@ (8006ff4 <HAL_RCC_OscConfig+0x76c>)
 8006fe4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006fe8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006fea:	f7fa fe0f 	bl	8001c0c <HAL_GetTick>
 8006fee:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006ff0:	e011      	b.n	8007016 <HAL_RCC_OscConfig+0x78e>
 8006ff2:	bf00      	nop
 8006ff4:	58024400 	.word	0x58024400
 8006ff8:	58024800 	.word	0x58024800
 8006ffc:	fffffc0c 	.word	0xfffffc0c
 8007000:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007004:	f7fa fe02 	bl	8001c0c <HAL_GetTick>
 8007008:	4602      	mov	r2, r0
 800700a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800700c:	1ad3      	subs	r3, r2, r3
 800700e:	2b02      	cmp	r3, #2
 8007010:	d901      	bls.n	8007016 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8007012:	2303      	movs	r3, #3
 8007014:	e08a      	b.n	800712c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8007016:	4b47      	ldr	r3, [pc, #284]	@ (8007134 <HAL_RCC_OscConfig+0x8ac>)
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800701e:	2b00      	cmp	r3, #0
 8007020:	d0f0      	beq.n	8007004 <HAL_RCC_OscConfig+0x77c>
 8007022:	e082      	b.n	800712a <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007024:	4b43      	ldr	r3, [pc, #268]	@ (8007134 <HAL_RCC_OscConfig+0x8ac>)
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	4a42      	ldr	r2, [pc, #264]	@ (8007134 <HAL_RCC_OscConfig+0x8ac>)
 800702a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800702e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007030:	f7fa fdec 	bl	8001c0c <HAL_GetTick>
 8007034:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8007036:	e008      	b.n	800704a <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007038:	f7fa fde8 	bl	8001c0c <HAL_GetTick>
 800703c:	4602      	mov	r2, r0
 800703e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007040:	1ad3      	subs	r3, r2, r3
 8007042:	2b02      	cmp	r3, #2
 8007044:	d901      	bls.n	800704a <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8007046:	2303      	movs	r3, #3
 8007048:	e070      	b.n	800712c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800704a:	4b3a      	ldr	r3, [pc, #232]	@ (8007134 <HAL_RCC_OscConfig+0x8ac>)
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007052:	2b00      	cmp	r3, #0
 8007054:	d1f0      	bne.n	8007038 <HAL_RCC_OscConfig+0x7b0>
 8007056:	e068      	b.n	800712a <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8007058:	4b36      	ldr	r3, [pc, #216]	@ (8007134 <HAL_RCC_OscConfig+0x8ac>)
 800705a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800705c:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800705e:	4b35      	ldr	r3, [pc, #212]	@ (8007134 <HAL_RCC_OscConfig+0x8ac>)
 8007060:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007062:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007068:	2b01      	cmp	r3, #1
 800706a:	d031      	beq.n	80070d0 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800706c:	693b      	ldr	r3, [r7, #16]
 800706e:	f003 0203 	and.w	r2, r3, #3
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007076:	429a      	cmp	r2, r3
 8007078:	d12a      	bne.n	80070d0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800707a:	693b      	ldr	r3, [r7, #16]
 800707c:	091b      	lsrs	r3, r3, #4
 800707e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007086:	429a      	cmp	r2, r3
 8007088:	d122      	bne.n	80070d0 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800708a:	68fb      	ldr	r3, [r7, #12]
 800708c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007094:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8007096:	429a      	cmp	r2, r3
 8007098:	d11a      	bne.n	80070d0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	0a5b      	lsrs	r3, r3, #9
 800709e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80070a6:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80070a8:	429a      	cmp	r2, r3
 80070aa:	d111      	bne.n	80070d0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	0c1b      	lsrs	r3, r3, #16
 80070b0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80070b8:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80070ba:	429a      	cmp	r2, r3
 80070bc:	d108      	bne.n	80070d0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	0e1b      	lsrs	r3, r3, #24
 80070c2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80070ca:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80070cc:	429a      	cmp	r2, r3
 80070ce:	d001      	beq.n	80070d4 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 80070d0:	2301      	movs	r3, #1
 80070d2:	e02b      	b.n	800712c <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 80070d4:	4b17      	ldr	r3, [pc, #92]	@ (8007134 <HAL_RCC_OscConfig+0x8ac>)
 80070d6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80070d8:	08db      	lsrs	r3, r3, #3
 80070da:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80070de:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80070e4:	693a      	ldr	r2, [r7, #16]
 80070e6:	429a      	cmp	r2, r3
 80070e8:	d01f      	beq.n	800712a <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 80070ea:	4b12      	ldr	r3, [pc, #72]	@ (8007134 <HAL_RCC_OscConfig+0x8ac>)
 80070ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80070ee:	4a11      	ldr	r2, [pc, #68]	@ (8007134 <HAL_RCC_OscConfig+0x8ac>)
 80070f0:	f023 0301 	bic.w	r3, r3, #1
 80070f4:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80070f6:	f7fa fd89 	bl	8001c0c <HAL_GetTick>
 80070fa:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 80070fc:	bf00      	nop
 80070fe:	f7fa fd85 	bl	8001c0c <HAL_GetTick>
 8007102:	4602      	mov	r2, r0
 8007104:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007106:	4293      	cmp	r3, r2
 8007108:	d0f9      	beq.n	80070fe <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800710a:	4b0a      	ldr	r3, [pc, #40]	@ (8007134 <HAL_RCC_OscConfig+0x8ac>)
 800710c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800710e:	4b0a      	ldr	r3, [pc, #40]	@ (8007138 <HAL_RCC_OscConfig+0x8b0>)
 8007110:	4013      	ands	r3, r2
 8007112:	687a      	ldr	r2, [r7, #4]
 8007114:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8007116:	00d2      	lsls	r2, r2, #3
 8007118:	4906      	ldr	r1, [pc, #24]	@ (8007134 <HAL_RCC_OscConfig+0x8ac>)
 800711a:	4313      	orrs	r3, r2
 800711c:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800711e:	4b05      	ldr	r3, [pc, #20]	@ (8007134 <HAL_RCC_OscConfig+0x8ac>)
 8007120:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007122:	4a04      	ldr	r2, [pc, #16]	@ (8007134 <HAL_RCC_OscConfig+0x8ac>)
 8007124:	f043 0301 	orr.w	r3, r3, #1
 8007128:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 800712a:	2300      	movs	r3, #0
}
 800712c:	4618      	mov	r0, r3
 800712e:	3730      	adds	r7, #48	@ 0x30
 8007130:	46bd      	mov	sp, r7
 8007132:	bd80      	pop	{r7, pc}
 8007134:	58024400 	.word	0x58024400
 8007138:	ffff0007 	.word	0xffff0007

0800713c <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800713c:	b580      	push	{r7, lr}
 800713e:	b086      	sub	sp, #24
 8007140:	af00      	add	r7, sp, #0
 8007142:	6078      	str	r0, [r7, #4]
 8007144:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	2b00      	cmp	r3, #0
 800714a:	d101      	bne.n	8007150 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800714c:	2301      	movs	r3, #1
 800714e:	e19c      	b.n	800748a <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007150:	4b8a      	ldr	r3, [pc, #552]	@ (800737c <HAL_RCC_ClockConfig+0x240>)
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	f003 030f 	and.w	r3, r3, #15
 8007158:	683a      	ldr	r2, [r7, #0]
 800715a:	429a      	cmp	r2, r3
 800715c:	d910      	bls.n	8007180 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800715e:	4b87      	ldr	r3, [pc, #540]	@ (800737c <HAL_RCC_ClockConfig+0x240>)
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	f023 020f 	bic.w	r2, r3, #15
 8007166:	4985      	ldr	r1, [pc, #532]	@ (800737c <HAL_RCC_ClockConfig+0x240>)
 8007168:	683b      	ldr	r3, [r7, #0]
 800716a:	4313      	orrs	r3, r2
 800716c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800716e:	4b83      	ldr	r3, [pc, #524]	@ (800737c <HAL_RCC_ClockConfig+0x240>)
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	f003 030f 	and.w	r3, r3, #15
 8007176:	683a      	ldr	r2, [r7, #0]
 8007178:	429a      	cmp	r2, r3
 800717a:	d001      	beq.n	8007180 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800717c:	2301      	movs	r3, #1
 800717e:	e184      	b.n	800748a <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	f003 0304 	and.w	r3, r3, #4
 8007188:	2b00      	cmp	r3, #0
 800718a:	d010      	beq.n	80071ae <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	691a      	ldr	r2, [r3, #16]
 8007190:	4b7b      	ldr	r3, [pc, #492]	@ (8007380 <HAL_RCC_ClockConfig+0x244>)
 8007192:	699b      	ldr	r3, [r3, #24]
 8007194:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8007198:	429a      	cmp	r2, r3
 800719a:	d908      	bls.n	80071ae <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800719c:	4b78      	ldr	r3, [pc, #480]	@ (8007380 <HAL_RCC_ClockConfig+0x244>)
 800719e:	699b      	ldr	r3, [r3, #24]
 80071a0:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	691b      	ldr	r3, [r3, #16]
 80071a8:	4975      	ldr	r1, [pc, #468]	@ (8007380 <HAL_RCC_ClockConfig+0x244>)
 80071aa:	4313      	orrs	r3, r2
 80071ac:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	f003 0308 	and.w	r3, r3, #8
 80071b6:	2b00      	cmp	r3, #0
 80071b8:	d010      	beq.n	80071dc <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	695a      	ldr	r2, [r3, #20]
 80071be:	4b70      	ldr	r3, [pc, #448]	@ (8007380 <HAL_RCC_ClockConfig+0x244>)
 80071c0:	69db      	ldr	r3, [r3, #28]
 80071c2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80071c6:	429a      	cmp	r2, r3
 80071c8:	d908      	bls.n	80071dc <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80071ca:	4b6d      	ldr	r3, [pc, #436]	@ (8007380 <HAL_RCC_ClockConfig+0x244>)
 80071cc:	69db      	ldr	r3, [r3, #28]
 80071ce:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	695b      	ldr	r3, [r3, #20]
 80071d6:	496a      	ldr	r1, [pc, #424]	@ (8007380 <HAL_RCC_ClockConfig+0x244>)
 80071d8:	4313      	orrs	r3, r2
 80071da:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	f003 0310 	and.w	r3, r3, #16
 80071e4:	2b00      	cmp	r3, #0
 80071e6:	d010      	beq.n	800720a <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	699a      	ldr	r2, [r3, #24]
 80071ec:	4b64      	ldr	r3, [pc, #400]	@ (8007380 <HAL_RCC_ClockConfig+0x244>)
 80071ee:	69db      	ldr	r3, [r3, #28]
 80071f0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80071f4:	429a      	cmp	r2, r3
 80071f6:	d908      	bls.n	800720a <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80071f8:	4b61      	ldr	r3, [pc, #388]	@ (8007380 <HAL_RCC_ClockConfig+0x244>)
 80071fa:	69db      	ldr	r3, [r3, #28]
 80071fc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	699b      	ldr	r3, [r3, #24]
 8007204:	495e      	ldr	r1, [pc, #376]	@ (8007380 <HAL_RCC_ClockConfig+0x244>)
 8007206:	4313      	orrs	r3, r2
 8007208:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	f003 0320 	and.w	r3, r3, #32
 8007212:	2b00      	cmp	r3, #0
 8007214:	d010      	beq.n	8007238 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	69da      	ldr	r2, [r3, #28]
 800721a:	4b59      	ldr	r3, [pc, #356]	@ (8007380 <HAL_RCC_ClockConfig+0x244>)
 800721c:	6a1b      	ldr	r3, [r3, #32]
 800721e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8007222:	429a      	cmp	r2, r3
 8007224:	d908      	bls.n	8007238 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8007226:	4b56      	ldr	r3, [pc, #344]	@ (8007380 <HAL_RCC_ClockConfig+0x244>)
 8007228:	6a1b      	ldr	r3, [r3, #32]
 800722a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	69db      	ldr	r3, [r3, #28]
 8007232:	4953      	ldr	r1, [pc, #332]	@ (8007380 <HAL_RCC_ClockConfig+0x244>)
 8007234:	4313      	orrs	r3, r2
 8007236:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	f003 0302 	and.w	r3, r3, #2
 8007240:	2b00      	cmp	r3, #0
 8007242:	d010      	beq.n	8007266 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	68da      	ldr	r2, [r3, #12]
 8007248:	4b4d      	ldr	r3, [pc, #308]	@ (8007380 <HAL_RCC_ClockConfig+0x244>)
 800724a:	699b      	ldr	r3, [r3, #24]
 800724c:	f003 030f 	and.w	r3, r3, #15
 8007250:	429a      	cmp	r2, r3
 8007252:	d908      	bls.n	8007266 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007254:	4b4a      	ldr	r3, [pc, #296]	@ (8007380 <HAL_RCC_ClockConfig+0x244>)
 8007256:	699b      	ldr	r3, [r3, #24]
 8007258:	f023 020f 	bic.w	r2, r3, #15
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	68db      	ldr	r3, [r3, #12]
 8007260:	4947      	ldr	r1, [pc, #284]	@ (8007380 <HAL_RCC_ClockConfig+0x244>)
 8007262:	4313      	orrs	r3, r2
 8007264:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	f003 0301 	and.w	r3, r3, #1
 800726e:	2b00      	cmp	r3, #0
 8007270:	d055      	beq.n	800731e <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8007272:	4b43      	ldr	r3, [pc, #268]	@ (8007380 <HAL_RCC_ClockConfig+0x244>)
 8007274:	699b      	ldr	r3, [r3, #24]
 8007276:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	689b      	ldr	r3, [r3, #8]
 800727e:	4940      	ldr	r1, [pc, #256]	@ (8007380 <HAL_RCC_ClockConfig+0x244>)
 8007280:	4313      	orrs	r3, r2
 8007282:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	685b      	ldr	r3, [r3, #4]
 8007288:	2b02      	cmp	r3, #2
 800728a:	d107      	bne.n	800729c <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800728c:	4b3c      	ldr	r3, [pc, #240]	@ (8007380 <HAL_RCC_ClockConfig+0x244>)
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007294:	2b00      	cmp	r3, #0
 8007296:	d121      	bne.n	80072dc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8007298:	2301      	movs	r3, #1
 800729a:	e0f6      	b.n	800748a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	685b      	ldr	r3, [r3, #4]
 80072a0:	2b03      	cmp	r3, #3
 80072a2:	d107      	bne.n	80072b4 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80072a4:	4b36      	ldr	r3, [pc, #216]	@ (8007380 <HAL_RCC_ClockConfig+0x244>)
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80072ac:	2b00      	cmp	r3, #0
 80072ae:	d115      	bne.n	80072dc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80072b0:	2301      	movs	r3, #1
 80072b2:	e0ea      	b.n	800748a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	685b      	ldr	r3, [r3, #4]
 80072b8:	2b01      	cmp	r3, #1
 80072ba:	d107      	bne.n	80072cc <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80072bc:	4b30      	ldr	r3, [pc, #192]	@ (8007380 <HAL_RCC_ClockConfig+0x244>)
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80072c4:	2b00      	cmp	r3, #0
 80072c6:	d109      	bne.n	80072dc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80072c8:	2301      	movs	r3, #1
 80072ca:	e0de      	b.n	800748a <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80072cc:	4b2c      	ldr	r3, [pc, #176]	@ (8007380 <HAL_RCC_ClockConfig+0x244>)
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	f003 0304 	and.w	r3, r3, #4
 80072d4:	2b00      	cmp	r3, #0
 80072d6:	d101      	bne.n	80072dc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80072d8:	2301      	movs	r3, #1
 80072da:	e0d6      	b.n	800748a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80072dc:	4b28      	ldr	r3, [pc, #160]	@ (8007380 <HAL_RCC_ClockConfig+0x244>)
 80072de:	691b      	ldr	r3, [r3, #16]
 80072e0:	f023 0207 	bic.w	r2, r3, #7
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	685b      	ldr	r3, [r3, #4]
 80072e8:	4925      	ldr	r1, [pc, #148]	@ (8007380 <HAL_RCC_ClockConfig+0x244>)
 80072ea:	4313      	orrs	r3, r2
 80072ec:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80072ee:	f7fa fc8d 	bl	8001c0c <HAL_GetTick>
 80072f2:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80072f4:	e00a      	b.n	800730c <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80072f6:	f7fa fc89 	bl	8001c0c <HAL_GetTick>
 80072fa:	4602      	mov	r2, r0
 80072fc:	697b      	ldr	r3, [r7, #20]
 80072fe:	1ad3      	subs	r3, r2, r3
 8007300:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007304:	4293      	cmp	r3, r2
 8007306:	d901      	bls.n	800730c <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8007308:	2303      	movs	r3, #3
 800730a:	e0be      	b.n	800748a <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800730c:	4b1c      	ldr	r3, [pc, #112]	@ (8007380 <HAL_RCC_ClockConfig+0x244>)
 800730e:	691b      	ldr	r3, [r3, #16]
 8007310:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	685b      	ldr	r3, [r3, #4]
 8007318:	00db      	lsls	r3, r3, #3
 800731a:	429a      	cmp	r2, r3
 800731c:	d1eb      	bne.n	80072f6 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	f003 0302 	and.w	r3, r3, #2
 8007326:	2b00      	cmp	r3, #0
 8007328:	d010      	beq.n	800734c <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	68da      	ldr	r2, [r3, #12]
 800732e:	4b14      	ldr	r3, [pc, #80]	@ (8007380 <HAL_RCC_ClockConfig+0x244>)
 8007330:	699b      	ldr	r3, [r3, #24]
 8007332:	f003 030f 	and.w	r3, r3, #15
 8007336:	429a      	cmp	r2, r3
 8007338:	d208      	bcs.n	800734c <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800733a:	4b11      	ldr	r3, [pc, #68]	@ (8007380 <HAL_RCC_ClockConfig+0x244>)
 800733c:	699b      	ldr	r3, [r3, #24]
 800733e:	f023 020f 	bic.w	r2, r3, #15
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	68db      	ldr	r3, [r3, #12]
 8007346:	490e      	ldr	r1, [pc, #56]	@ (8007380 <HAL_RCC_ClockConfig+0x244>)
 8007348:	4313      	orrs	r3, r2
 800734a:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800734c:	4b0b      	ldr	r3, [pc, #44]	@ (800737c <HAL_RCC_ClockConfig+0x240>)
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	f003 030f 	and.w	r3, r3, #15
 8007354:	683a      	ldr	r2, [r7, #0]
 8007356:	429a      	cmp	r2, r3
 8007358:	d214      	bcs.n	8007384 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800735a:	4b08      	ldr	r3, [pc, #32]	@ (800737c <HAL_RCC_ClockConfig+0x240>)
 800735c:	681b      	ldr	r3, [r3, #0]
 800735e:	f023 020f 	bic.w	r2, r3, #15
 8007362:	4906      	ldr	r1, [pc, #24]	@ (800737c <HAL_RCC_ClockConfig+0x240>)
 8007364:	683b      	ldr	r3, [r7, #0]
 8007366:	4313      	orrs	r3, r2
 8007368:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800736a:	4b04      	ldr	r3, [pc, #16]	@ (800737c <HAL_RCC_ClockConfig+0x240>)
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	f003 030f 	and.w	r3, r3, #15
 8007372:	683a      	ldr	r2, [r7, #0]
 8007374:	429a      	cmp	r2, r3
 8007376:	d005      	beq.n	8007384 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8007378:	2301      	movs	r3, #1
 800737a:	e086      	b.n	800748a <HAL_RCC_ClockConfig+0x34e>
 800737c:	52002000 	.word	0x52002000
 8007380:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	f003 0304 	and.w	r3, r3, #4
 800738c:	2b00      	cmp	r3, #0
 800738e:	d010      	beq.n	80073b2 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	691a      	ldr	r2, [r3, #16]
 8007394:	4b3f      	ldr	r3, [pc, #252]	@ (8007494 <HAL_RCC_ClockConfig+0x358>)
 8007396:	699b      	ldr	r3, [r3, #24]
 8007398:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800739c:	429a      	cmp	r2, r3
 800739e:	d208      	bcs.n	80073b2 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80073a0:	4b3c      	ldr	r3, [pc, #240]	@ (8007494 <HAL_RCC_ClockConfig+0x358>)
 80073a2:	699b      	ldr	r3, [r3, #24]
 80073a4:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	691b      	ldr	r3, [r3, #16]
 80073ac:	4939      	ldr	r1, [pc, #228]	@ (8007494 <HAL_RCC_ClockConfig+0x358>)
 80073ae:	4313      	orrs	r3, r2
 80073b0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	f003 0308 	and.w	r3, r3, #8
 80073ba:	2b00      	cmp	r3, #0
 80073bc:	d010      	beq.n	80073e0 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	695a      	ldr	r2, [r3, #20]
 80073c2:	4b34      	ldr	r3, [pc, #208]	@ (8007494 <HAL_RCC_ClockConfig+0x358>)
 80073c4:	69db      	ldr	r3, [r3, #28]
 80073c6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80073ca:	429a      	cmp	r2, r3
 80073cc:	d208      	bcs.n	80073e0 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80073ce:	4b31      	ldr	r3, [pc, #196]	@ (8007494 <HAL_RCC_ClockConfig+0x358>)
 80073d0:	69db      	ldr	r3, [r3, #28]
 80073d2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	695b      	ldr	r3, [r3, #20]
 80073da:	492e      	ldr	r1, [pc, #184]	@ (8007494 <HAL_RCC_ClockConfig+0x358>)
 80073dc:	4313      	orrs	r3, r2
 80073de:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	f003 0310 	and.w	r3, r3, #16
 80073e8:	2b00      	cmp	r3, #0
 80073ea:	d010      	beq.n	800740e <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	699a      	ldr	r2, [r3, #24]
 80073f0:	4b28      	ldr	r3, [pc, #160]	@ (8007494 <HAL_RCC_ClockConfig+0x358>)
 80073f2:	69db      	ldr	r3, [r3, #28]
 80073f4:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80073f8:	429a      	cmp	r2, r3
 80073fa:	d208      	bcs.n	800740e <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80073fc:	4b25      	ldr	r3, [pc, #148]	@ (8007494 <HAL_RCC_ClockConfig+0x358>)
 80073fe:	69db      	ldr	r3, [r3, #28]
 8007400:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	699b      	ldr	r3, [r3, #24]
 8007408:	4922      	ldr	r1, [pc, #136]	@ (8007494 <HAL_RCC_ClockConfig+0x358>)
 800740a:	4313      	orrs	r3, r2
 800740c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	f003 0320 	and.w	r3, r3, #32
 8007416:	2b00      	cmp	r3, #0
 8007418:	d010      	beq.n	800743c <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	69da      	ldr	r2, [r3, #28]
 800741e:	4b1d      	ldr	r3, [pc, #116]	@ (8007494 <HAL_RCC_ClockConfig+0x358>)
 8007420:	6a1b      	ldr	r3, [r3, #32]
 8007422:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8007426:	429a      	cmp	r2, r3
 8007428:	d208      	bcs.n	800743c <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800742a:	4b1a      	ldr	r3, [pc, #104]	@ (8007494 <HAL_RCC_ClockConfig+0x358>)
 800742c:	6a1b      	ldr	r3, [r3, #32]
 800742e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	69db      	ldr	r3, [r3, #28]
 8007436:	4917      	ldr	r1, [pc, #92]	@ (8007494 <HAL_RCC_ClockConfig+0x358>)
 8007438:	4313      	orrs	r3, r2
 800743a:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800743c:	f000 f834 	bl	80074a8 <HAL_RCC_GetSysClockFreq>
 8007440:	4602      	mov	r2, r0
 8007442:	4b14      	ldr	r3, [pc, #80]	@ (8007494 <HAL_RCC_ClockConfig+0x358>)
 8007444:	699b      	ldr	r3, [r3, #24]
 8007446:	0a1b      	lsrs	r3, r3, #8
 8007448:	f003 030f 	and.w	r3, r3, #15
 800744c:	4912      	ldr	r1, [pc, #72]	@ (8007498 <HAL_RCC_ClockConfig+0x35c>)
 800744e:	5ccb      	ldrb	r3, [r1, r3]
 8007450:	f003 031f 	and.w	r3, r3, #31
 8007454:	fa22 f303 	lsr.w	r3, r2, r3
 8007458:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800745a:	4b0e      	ldr	r3, [pc, #56]	@ (8007494 <HAL_RCC_ClockConfig+0x358>)
 800745c:	699b      	ldr	r3, [r3, #24]
 800745e:	f003 030f 	and.w	r3, r3, #15
 8007462:	4a0d      	ldr	r2, [pc, #52]	@ (8007498 <HAL_RCC_ClockConfig+0x35c>)
 8007464:	5cd3      	ldrb	r3, [r2, r3]
 8007466:	f003 031f 	and.w	r3, r3, #31
 800746a:	693a      	ldr	r2, [r7, #16]
 800746c:	fa22 f303 	lsr.w	r3, r2, r3
 8007470:	4a0a      	ldr	r2, [pc, #40]	@ (800749c <HAL_RCC_ClockConfig+0x360>)
 8007472:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8007474:	4a0a      	ldr	r2, [pc, #40]	@ (80074a0 <HAL_RCC_ClockConfig+0x364>)
 8007476:	693b      	ldr	r3, [r7, #16]
 8007478:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800747a:	4b0a      	ldr	r3, [pc, #40]	@ (80074a4 <HAL_RCC_ClockConfig+0x368>)
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	4618      	mov	r0, r3
 8007480:	f7fa fb7a 	bl	8001b78 <HAL_InitTick>
 8007484:	4603      	mov	r3, r0
 8007486:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8007488:	7bfb      	ldrb	r3, [r7, #15]
}
 800748a:	4618      	mov	r0, r3
 800748c:	3718      	adds	r7, #24
 800748e:	46bd      	mov	sp, r7
 8007490:	bd80      	pop	{r7, pc}
 8007492:	bf00      	nop
 8007494:	58024400 	.word	0x58024400
 8007498:	0800c2ec 	.word	0x0800c2ec
 800749c:	24000004 	.word	0x24000004
 80074a0:	24000000 	.word	0x24000000
 80074a4:	24000024 	.word	0x24000024

080074a8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80074a8:	b480      	push	{r7}
 80074aa:	b089      	sub	sp, #36	@ 0x24
 80074ac:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 80074ae:	4bb3      	ldr	r3, [pc, #716]	@ (800777c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80074b0:	691b      	ldr	r3, [r3, #16]
 80074b2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80074b6:	2b18      	cmp	r3, #24
 80074b8:	f200 8155 	bhi.w	8007766 <HAL_RCC_GetSysClockFreq+0x2be>
 80074bc:	a201      	add	r2, pc, #4	@ (adr r2, 80074c4 <HAL_RCC_GetSysClockFreq+0x1c>)
 80074be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80074c2:	bf00      	nop
 80074c4:	08007529 	.word	0x08007529
 80074c8:	08007767 	.word	0x08007767
 80074cc:	08007767 	.word	0x08007767
 80074d0:	08007767 	.word	0x08007767
 80074d4:	08007767 	.word	0x08007767
 80074d8:	08007767 	.word	0x08007767
 80074dc:	08007767 	.word	0x08007767
 80074e0:	08007767 	.word	0x08007767
 80074e4:	0800754f 	.word	0x0800754f
 80074e8:	08007767 	.word	0x08007767
 80074ec:	08007767 	.word	0x08007767
 80074f0:	08007767 	.word	0x08007767
 80074f4:	08007767 	.word	0x08007767
 80074f8:	08007767 	.word	0x08007767
 80074fc:	08007767 	.word	0x08007767
 8007500:	08007767 	.word	0x08007767
 8007504:	08007555 	.word	0x08007555
 8007508:	08007767 	.word	0x08007767
 800750c:	08007767 	.word	0x08007767
 8007510:	08007767 	.word	0x08007767
 8007514:	08007767 	.word	0x08007767
 8007518:	08007767 	.word	0x08007767
 800751c:	08007767 	.word	0x08007767
 8007520:	08007767 	.word	0x08007767
 8007524:	0800755b 	.word	0x0800755b
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007528:	4b94      	ldr	r3, [pc, #592]	@ (800777c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	f003 0320 	and.w	r3, r3, #32
 8007530:	2b00      	cmp	r3, #0
 8007532:	d009      	beq.n	8007548 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007534:	4b91      	ldr	r3, [pc, #580]	@ (800777c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	08db      	lsrs	r3, r3, #3
 800753a:	f003 0303 	and.w	r3, r3, #3
 800753e:	4a90      	ldr	r2, [pc, #576]	@ (8007780 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8007540:	fa22 f303 	lsr.w	r3, r2, r3
 8007544:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8007546:	e111      	b.n	800776c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8007548:	4b8d      	ldr	r3, [pc, #564]	@ (8007780 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800754a:	61bb      	str	r3, [r7, #24]
      break;
 800754c:	e10e      	b.n	800776c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800754e:	4b8d      	ldr	r3, [pc, #564]	@ (8007784 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8007550:	61bb      	str	r3, [r7, #24]
      break;
 8007552:	e10b      	b.n	800776c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8007554:	4b8c      	ldr	r3, [pc, #560]	@ (8007788 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8007556:	61bb      	str	r3, [r7, #24]
      break;
 8007558:	e108      	b.n	800776c <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800755a:	4b88      	ldr	r3, [pc, #544]	@ (800777c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800755c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800755e:	f003 0303 	and.w	r3, r3, #3
 8007562:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8007564:	4b85      	ldr	r3, [pc, #532]	@ (800777c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007566:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007568:	091b      	lsrs	r3, r3, #4
 800756a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800756e:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8007570:	4b82      	ldr	r3, [pc, #520]	@ (800777c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007572:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007574:	f003 0301 	and.w	r3, r3, #1
 8007578:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800757a:	4b80      	ldr	r3, [pc, #512]	@ (800777c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800757c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800757e:	08db      	lsrs	r3, r3, #3
 8007580:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007584:	68fa      	ldr	r2, [r7, #12]
 8007586:	fb02 f303 	mul.w	r3, r2, r3
 800758a:	ee07 3a90 	vmov	s15, r3
 800758e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007592:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8007596:	693b      	ldr	r3, [r7, #16]
 8007598:	2b00      	cmp	r3, #0
 800759a:	f000 80e1 	beq.w	8007760 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 800759e:	697b      	ldr	r3, [r7, #20]
 80075a0:	2b02      	cmp	r3, #2
 80075a2:	f000 8083 	beq.w	80076ac <HAL_RCC_GetSysClockFreq+0x204>
 80075a6:	697b      	ldr	r3, [r7, #20]
 80075a8:	2b02      	cmp	r3, #2
 80075aa:	f200 80a1 	bhi.w	80076f0 <HAL_RCC_GetSysClockFreq+0x248>
 80075ae:	697b      	ldr	r3, [r7, #20]
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	d003      	beq.n	80075bc <HAL_RCC_GetSysClockFreq+0x114>
 80075b4:	697b      	ldr	r3, [r7, #20]
 80075b6:	2b01      	cmp	r3, #1
 80075b8:	d056      	beq.n	8007668 <HAL_RCC_GetSysClockFreq+0x1c0>
 80075ba:	e099      	b.n	80076f0 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80075bc:	4b6f      	ldr	r3, [pc, #444]	@ (800777c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	f003 0320 	and.w	r3, r3, #32
 80075c4:	2b00      	cmp	r3, #0
 80075c6:	d02d      	beq.n	8007624 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80075c8:	4b6c      	ldr	r3, [pc, #432]	@ (800777c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	08db      	lsrs	r3, r3, #3
 80075ce:	f003 0303 	and.w	r3, r3, #3
 80075d2:	4a6b      	ldr	r2, [pc, #428]	@ (8007780 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80075d4:	fa22 f303 	lsr.w	r3, r2, r3
 80075d8:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	ee07 3a90 	vmov	s15, r3
 80075e0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80075e4:	693b      	ldr	r3, [r7, #16]
 80075e6:	ee07 3a90 	vmov	s15, r3
 80075ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80075ee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80075f2:	4b62      	ldr	r3, [pc, #392]	@ (800777c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80075f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80075f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80075fa:	ee07 3a90 	vmov	s15, r3
 80075fe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007602:	ed97 6a02 	vldr	s12, [r7, #8]
 8007606:	eddf 5a61 	vldr	s11, [pc, #388]	@ 800778c <HAL_RCC_GetSysClockFreq+0x2e4>
 800760a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800760e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007612:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007616:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800761a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800761e:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8007622:	e087      	b.n	8007734 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007624:	693b      	ldr	r3, [r7, #16]
 8007626:	ee07 3a90 	vmov	s15, r3
 800762a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800762e:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8007790 <HAL_RCC_GetSysClockFreq+0x2e8>
 8007632:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007636:	4b51      	ldr	r3, [pc, #324]	@ (800777c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007638:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800763a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800763e:	ee07 3a90 	vmov	s15, r3
 8007642:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007646:	ed97 6a02 	vldr	s12, [r7, #8]
 800764a:	eddf 5a50 	vldr	s11, [pc, #320]	@ 800778c <HAL_RCC_GetSysClockFreq+0x2e4>
 800764e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007652:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007656:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800765a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800765e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007662:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8007666:	e065      	b.n	8007734 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007668:	693b      	ldr	r3, [r7, #16]
 800766a:	ee07 3a90 	vmov	s15, r3
 800766e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007672:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8007794 <HAL_RCC_GetSysClockFreq+0x2ec>
 8007676:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800767a:	4b40      	ldr	r3, [pc, #256]	@ (800777c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800767c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800767e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007682:	ee07 3a90 	vmov	s15, r3
 8007686:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800768a:	ed97 6a02 	vldr	s12, [r7, #8]
 800768e:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800778c <HAL_RCC_GetSysClockFreq+0x2e4>
 8007692:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007696:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800769a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800769e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80076a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80076a6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80076aa:	e043      	b.n	8007734 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80076ac:	693b      	ldr	r3, [r7, #16]
 80076ae:	ee07 3a90 	vmov	s15, r3
 80076b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80076b6:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8007798 <HAL_RCC_GetSysClockFreq+0x2f0>
 80076ba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80076be:	4b2f      	ldr	r3, [pc, #188]	@ (800777c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80076c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80076c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80076c6:	ee07 3a90 	vmov	s15, r3
 80076ca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80076ce:	ed97 6a02 	vldr	s12, [r7, #8]
 80076d2:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 800778c <HAL_RCC_GetSysClockFreq+0x2e4>
 80076d6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80076da:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80076de:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80076e2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80076e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80076ea:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80076ee:	e021      	b.n	8007734 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80076f0:	693b      	ldr	r3, [r7, #16]
 80076f2:	ee07 3a90 	vmov	s15, r3
 80076f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80076fa:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8007794 <HAL_RCC_GetSysClockFreq+0x2ec>
 80076fe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007702:	4b1e      	ldr	r3, [pc, #120]	@ (800777c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007704:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007706:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800770a:	ee07 3a90 	vmov	s15, r3
 800770e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007712:	ed97 6a02 	vldr	s12, [r7, #8]
 8007716:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 800778c <HAL_RCC_GetSysClockFreq+0x2e4>
 800771a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800771e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007722:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007726:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800772a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800772e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8007732:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8007734:	4b11      	ldr	r3, [pc, #68]	@ (800777c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007736:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007738:	0a5b      	lsrs	r3, r3, #9
 800773a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800773e:	3301      	adds	r3, #1
 8007740:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8007742:	683b      	ldr	r3, [r7, #0]
 8007744:	ee07 3a90 	vmov	s15, r3
 8007748:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800774c:	edd7 6a07 	vldr	s13, [r7, #28]
 8007750:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007754:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007758:	ee17 3a90 	vmov	r3, s15
 800775c:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800775e:	e005      	b.n	800776c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8007760:	2300      	movs	r3, #0
 8007762:	61bb      	str	r3, [r7, #24]
      break;
 8007764:	e002      	b.n	800776c <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8007766:	4b07      	ldr	r3, [pc, #28]	@ (8007784 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8007768:	61bb      	str	r3, [r7, #24]
      break;
 800776a:	bf00      	nop
  }

  return sysclockfreq;
 800776c:	69bb      	ldr	r3, [r7, #24]
}
 800776e:	4618      	mov	r0, r3
 8007770:	3724      	adds	r7, #36	@ 0x24
 8007772:	46bd      	mov	sp, r7
 8007774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007778:	4770      	bx	lr
 800777a:	bf00      	nop
 800777c:	58024400 	.word	0x58024400
 8007780:	03d09000 	.word	0x03d09000
 8007784:	003d0900 	.word	0x003d0900
 8007788:	017d7840 	.word	0x017d7840
 800778c:	46000000 	.word	0x46000000
 8007790:	4c742400 	.word	0x4c742400
 8007794:	4a742400 	.word	0x4a742400
 8007798:	4bbebc20 	.word	0x4bbebc20

0800779c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800779c:	b580      	push	{r7, lr}
 800779e:	b082      	sub	sp, #8
 80077a0:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80077a2:	f7ff fe81 	bl	80074a8 <HAL_RCC_GetSysClockFreq>
 80077a6:	4602      	mov	r2, r0
 80077a8:	4b10      	ldr	r3, [pc, #64]	@ (80077ec <HAL_RCC_GetHCLKFreq+0x50>)
 80077aa:	699b      	ldr	r3, [r3, #24]
 80077ac:	0a1b      	lsrs	r3, r3, #8
 80077ae:	f003 030f 	and.w	r3, r3, #15
 80077b2:	490f      	ldr	r1, [pc, #60]	@ (80077f0 <HAL_RCC_GetHCLKFreq+0x54>)
 80077b4:	5ccb      	ldrb	r3, [r1, r3]
 80077b6:	f003 031f 	and.w	r3, r3, #31
 80077ba:	fa22 f303 	lsr.w	r3, r2, r3
 80077be:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80077c0:	4b0a      	ldr	r3, [pc, #40]	@ (80077ec <HAL_RCC_GetHCLKFreq+0x50>)
 80077c2:	699b      	ldr	r3, [r3, #24]
 80077c4:	f003 030f 	and.w	r3, r3, #15
 80077c8:	4a09      	ldr	r2, [pc, #36]	@ (80077f0 <HAL_RCC_GetHCLKFreq+0x54>)
 80077ca:	5cd3      	ldrb	r3, [r2, r3]
 80077cc:	f003 031f 	and.w	r3, r3, #31
 80077d0:	687a      	ldr	r2, [r7, #4]
 80077d2:	fa22 f303 	lsr.w	r3, r2, r3
 80077d6:	4a07      	ldr	r2, [pc, #28]	@ (80077f4 <HAL_RCC_GetHCLKFreq+0x58>)
 80077d8:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80077da:	4a07      	ldr	r2, [pc, #28]	@ (80077f8 <HAL_RCC_GetHCLKFreq+0x5c>)
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 80077e0:	4b04      	ldr	r3, [pc, #16]	@ (80077f4 <HAL_RCC_GetHCLKFreq+0x58>)
 80077e2:	681b      	ldr	r3, [r3, #0]
}
 80077e4:	4618      	mov	r0, r3
 80077e6:	3708      	adds	r7, #8
 80077e8:	46bd      	mov	sp, r7
 80077ea:	bd80      	pop	{r7, pc}
 80077ec:	58024400 	.word	0x58024400
 80077f0:	0800c2ec 	.word	0x0800c2ec
 80077f4:	24000004 	.word	0x24000004
 80077f8:	24000000 	.word	0x24000000

080077fc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80077fc:	b580      	push	{r7, lr}
 80077fe:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8007800:	f7ff ffcc 	bl	800779c <HAL_RCC_GetHCLKFreq>
 8007804:	4602      	mov	r2, r0
 8007806:	4b06      	ldr	r3, [pc, #24]	@ (8007820 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007808:	69db      	ldr	r3, [r3, #28]
 800780a:	091b      	lsrs	r3, r3, #4
 800780c:	f003 0307 	and.w	r3, r3, #7
 8007810:	4904      	ldr	r1, [pc, #16]	@ (8007824 <HAL_RCC_GetPCLK1Freq+0x28>)
 8007812:	5ccb      	ldrb	r3, [r1, r3]
 8007814:	f003 031f 	and.w	r3, r3, #31
 8007818:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800781c:	4618      	mov	r0, r3
 800781e:	bd80      	pop	{r7, pc}
 8007820:	58024400 	.word	0x58024400
 8007824:	0800c2ec 	.word	0x0800c2ec

08007828 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007828:	b580      	push	{r7, lr}
 800782a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 800782c:	f7ff ffb6 	bl	800779c <HAL_RCC_GetHCLKFreq>
 8007830:	4602      	mov	r2, r0
 8007832:	4b06      	ldr	r3, [pc, #24]	@ (800784c <HAL_RCC_GetPCLK2Freq+0x24>)
 8007834:	69db      	ldr	r3, [r3, #28]
 8007836:	0a1b      	lsrs	r3, r3, #8
 8007838:	f003 0307 	and.w	r3, r3, #7
 800783c:	4904      	ldr	r1, [pc, #16]	@ (8007850 <HAL_RCC_GetPCLK2Freq+0x28>)
 800783e:	5ccb      	ldrb	r3, [r1, r3]
 8007840:	f003 031f 	and.w	r3, r3, #31
 8007844:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8007848:	4618      	mov	r0, r3
 800784a:	bd80      	pop	{r7, pc}
 800784c:	58024400 	.word	0x58024400
 8007850:	0800c2ec 	.word	0x0800c2ec

08007854 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007854:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007858:	b0ca      	sub	sp, #296	@ 0x128
 800785a:	af00      	add	r7, sp, #0
 800785c:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8007860:	2300      	movs	r3, #0
 8007862:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8007866:	2300      	movs	r3, #0
 8007868:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800786c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007870:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007874:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8007878:	2500      	movs	r5, #0
 800787a:	ea54 0305 	orrs.w	r3, r4, r5
 800787e:	d049      	beq.n	8007914 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8007880:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007884:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007886:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800788a:	d02f      	beq.n	80078ec <HAL_RCCEx_PeriphCLKConfig+0x98>
 800788c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007890:	d828      	bhi.n	80078e4 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8007892:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007896:	d01a      	beq.n	80078ce <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8007898:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800789c:	d822      	bhi.n	80078e4 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800789e:	2b00      	cmp	r3, #0
 80078a0:	d003      	beq.n	80078aa <HAL_RCCEx_PeriphCLKConfig+0x56>
 80078a2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80078a6:	d007      	beq.n	80078b8 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80078a8:	e01c      	b.n	80078e4 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80078aa:	4bb8      	ldr	r3, [pc, #736]	@ (8007b8c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80078ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80078ae:	4ab7      	ldr	r2, [pc, #732]	@ (8007b8c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80078b0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80078b4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80078b6:	e01a      	b.n	80078ee <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80078b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80078bc:	3308      	adds	r3, #8
 80078be:	2102      	movs	r1, #2
 80078c0:	4618      	mov	r0, r3
 80078c2:	f002 fb61 	bl	8009f88 <RCCEx_PLL2_Config>
 80078c6:	4603      	mov	r3, r0
 80078c8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80078cc:	e00f      	b.n	80078ee <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80078ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80078d2:	3328      	adds	r3, #40	@ 0x28
 80078d4:	2102      	movs	r1, #2
 80078d6:	4618      	mov	r0, r3
 80078d8:	f002 fc08 	bl	800a0ec <RCCEx_PLL3_Config>
 80078dc:	4603      	mov	r3, r0
 80078de:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80078e2:	e004      	b.n	80078ee <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80078e4:	2301      	movs	r3, #1
 80078e6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80078ea:	e000      	b.n	80078ee <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 80078ec:	bf00      	nop
    }

    if (ret == HAL_OK)
 80078ee:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80078f2:	2b00      	cmp	r3, #0
 80078f4:	d10a      	bne.n	800790c <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80078f6:	4ba5      	ldr	r3, [pc, #660]	@ (8007b8c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80078f8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80078fa:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80078fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007902:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007904:	4aa1      	ldr	r2, [pc, #644]	@ (8007b8c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007906:	430b      	orrs	r3, r1
 8007908:	6513      	str	r3, [r2, #80]	@ 0x50
 800790a:	e003      	b.n	8007914 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800790c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007910:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8007914:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007918:	e9d3 2300 	ldrd	r2, r3, [r3]
 800791c:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8007920:	f04f 0900 	mov.w	r9, #0
 8007924:	ea58 0309 	orrs.w	r3, r8, r9
 8007928:	d047      	beq.n	80079ba <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800792a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800792e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007930:	2b04      	cmp	r3, #4
 8007932:	d82a      	bhi.n	800798a <HAL_RCCEx_PeriphCLKConfig+0x136>
 8007934:	a201      	add	r2, pc, #4	@ (adr r2, 800793c <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8007936:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800793a:	bf00      	nop
 800793c:	08007951 	.word	0x08007951
 8007940:	0800795f 	.word	0x0800795f
 8007944:	08007975 	.word	0x08007975
 8007948:	08007993 	.word	0x08007993
 800794c:	08007993 	.word	0x08007993
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007950:	4b8e      	ldr	r3, [pc, #568]	@ (8007b8c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007952:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007954:	4a8d      	ldr	r2, [pc, #564]	@ (8007b8c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007956:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800795a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800795c:	e01a      	b.n	8007994 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800795e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007962:	3308      	adds	r3, #8
 8007964:	2100      	movs	r1, #0
 8007966:	4618      	mov	r0, r3
 8007968:	f002 fb0e 	bl	8009f88 <RCCEx_PLL2_Config>
 800796c:	4603      	mov	r3, r0
 800796e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007972:	e00f      	b.n	8007994 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007974:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007978:	3328      	adds	r3, #40	@ 0x28
 800797a:	2100      	movs	r1, #0
 800797c:	4618      	mov	r0, r3
 800797e:	f002 fbb5 	bl	800a0ec <RCCEx_PLL3_Config>
 8007982:	4603      	mov	r3, r0
 8007984:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007988:	e004      	b.n	8007994 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800798a:	2301      	movs	r3, #1
 800798c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007990:	e000      	b.n	8007994 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8007992:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007994:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007998:	2b00      	cmp	r3, #0
 800799a:	d10a      	bne.n	80079b2 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800799c:	4b7b      	ldr	r3, [pc, #492]	@ (8007b8c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800799e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80079a0:	f023 0107 	bic.w	r1, r3, #7
 80079a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80079a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80079aa:	4a78      	ldr	r2, [pc, #480]	@ (8007b8c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80079ac:	430b      	orrs	r3, r1
 80079ae:	6513      	str	r3, [r2, #80]	@ 0x50
 80079b0:	e003      	b.n	80079ba <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80079b2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80079b6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 80079ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80079be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079c2:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 80079c6:	f04f 0b00 	mov.w	fp, #0
 80079ca:	ea5a 030b 	orrs.w	r3, sl, fp
 80079ce:	d04c      	beq.n	8007a6a <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 80079d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80079d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80079d6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80079da:	d030      	beq.n	8007a3e <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 80079dc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80079e0:	d829      	bhi.n	8007a36 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80079e2:	2bc0      	cmp	r3, #192	@ 0xc0
 80079e4:	d02d      	beq.n	8007a42 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 80079e6:	2bc0      	cmp	r3, #192	@ 0xc0
 80079e8:	d825      	bhi.n	8007a36 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80079ea:	2b80      	cmp	r3, #128	@ 0x80
 80079ec:	d018      	beq.n	8007a20 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 80079ee:	2b80      	cmp	r3, #128	@ 0x80
 80079f0:	d821      	bhi.n	8007a36 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	d002      	beq.n	80079fc <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 80079f6:	2b40      	cmp	r3, #64	@ 0x40
 80079f8:	d007      	beq.n	8007a0a <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 80079fa:	e01c      	b.n	8007a36 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80079fc:	4b63      	ldr	r3, [pc, #396]	@ (8007b8c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80079fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a00:	4a62      	ldr	r2, [pc, #392]	@ (8007b8c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007a02:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007a06:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8007a08:	e01c      	b.n	8007a44 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007a0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a0e:	3308      	adds	r3, #8
 8007a10:	2100      	movs	r1, #0
 8007a12:	4618      	mov	r0, r3
 8007a14:	f002 fab8 	bl	8009f88 <RCCEx_PLL2_Config>
 8007a18:	4603      	mov	r3, r0
 8007a1a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8007a1e:	e011      	b.n	8007a44 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007a20:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a24:	3328      	adds	r3, #40	@ 0x28
 8007a26:	2100      	movs	r1, #0
 8007a28:	4618      	mov	r0, r3
 8007a2a:	f002 fb5f 	bl	800a0ec <RCCEx_PLL3_Config>
 8007a2e:	4603      	mov	r3, r0
 8007a30:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8007a34:	e006      	b.n	8007a44 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007a36:	2301      	movs	r3, #1
 8007a38:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007a3c:	e002      	b.n	8007a44 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8007a3e:	bf00      	nop
 8007a40:	e000      	b.n	8007a44 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8007a42:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007a44:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007a48:	2b00      	cmp	r3, #0
 8007a4a:	d10a      	bne.n	8007a62 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8007a4c:	4b4f      	ldr	r3, [pc, #316]	@ (8007b8c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007a4e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007a50:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8007a54:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a58:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007a5a:	4a4c      	ldr	r2, [pc, #304]	@ (8007b8c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007a5c:	430b      	orrs	r3, r1
 8007a5e:	6513      	str	r3, [r2, #80]	@ 0x50
 8007a60:	e003      	b.n	8007a6a <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007a62:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007a66:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8007a6a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a72:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8007a76:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8007a7a:	2300      	movs	r3, #0
 8007a7c:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8007a80:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8007a84:	460b      	mov	r3, r1
 8007a86:	4313      	orrs	r3, r2
 8007a88:	d053      	beq.n	8007b32 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8007a8a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a8e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8007a92:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007a96:	d035      	beq.n	8007b04 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8007a98:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007a9c:	d82e      	bhi.n	8007afc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8007a9e:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8007aa2:	d031      	beq.n	8007b08 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8007aa4:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8007aa8:	d828      	bhi.n	8007afc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8007aaa:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007aae:	d01a      	beq.n	8007ae6 <HAL_RCCEx_PeriphCLKConfig+0x292>
 8007ab0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007ab4:	d822      	bhi.n	8007afc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8007ab6:	2b00      	cmp	r3, #0
 8007ab8:	d003      	beq.n	8007ac2 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8007aba:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007abe:	d007      	beq.n	8007ad0 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8007ac0:	e01c      	b.n	8007afc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007ac2:	4b32      	ldr	r3, [pc, #200]	@ (8007b8c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007ac4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ac6:	4a31      	ldr	r2, [pc, #196]	@ (8007b8c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007ac8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007acc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007ace:	e01c      	b.n	8007b0a <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007ad0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007ad4:	3308      	adds	r3, #8
 8007ad6:	2100      	movs	r1, #0
 8007ad8:	4618      	mov	r0, r3
 8007ada:	f002 fa55 	bl	8009f88 <RCCEx_PLL2_Config>
 8007ade:	4603      	mov	r3, r0
 8007ae0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8007ae4:	e011      	b.n	8007b0a <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007ae6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007aea:	3328      	adds	r3, #40	@ 0x28
 8007aec:	2100      	movs	r1, #0
 8007aee:	4618      	mov	r0, r3
 8007af0:	f002 fafc 	bl	800a0ec <RCCEx_PLL3_Config>
 8007af4:	4603      	mov	r3, r0
 8007af6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007afa:	e006      	b.n	8007b0a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8007afc:	2301      	movs	r3, #1
 8007afe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007b02:	e002      	b.n	8007b0a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8007b04:	bf00      	nop
 8007b06:	e000      	b.n	8007b0a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8007b08:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007b0a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007b0e:	2b00      	cmp	r3, #0
 8007b10:	d10b      	bne.n	8007b2a <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8007b12:	4b1e      	ldr	r3, [pc, #120]	@ (8007b8c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007b14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007b16:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8007b1a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007b1e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8007b22:	4a1a      	ldr	r2, [pc, #104]	@ (8007b8c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007b24:	430b      	orrs	r3, r1
 8007b26:	6593      	str	r3, [r2, #88]	@ 0x58
 8007b28:	e003      	b.n	8007b32 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007b2a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007b2e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8007b32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007b36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b3a:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8007b3e:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8007b42:	2300      	movs	r3, #0
 8007b44:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8007b48:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8007b4c:	460b      	mov	r3, r1
 8007b4e:	4313      	orrs	r3, r2
 8007b50:	d056      	beq.n	8007c00 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8007b52:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007b56:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8007b5a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007b5e:	d038      	beq.n	8007bd2 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8007b60:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007b64:	d831      	bhi.n	8007bca <HAL_RCCEx_PeriphCLKConfig+0x376>
 8007b66:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8007b6a:	d034      	beq.n	8007bd6 <HAL_RCCEx_PeriphCLKConfig+0x382>
 8007b6c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8007b70:	d82b      	bhi.n	8007bca <HAL_RCCEx_PeriphCLKConfig+0x376>
 8007b72:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007b76:	d01d      	beq.n	8007bb4 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8007b78:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007b7c:	d825      	bhi.n	8007bca <HAL_RCCEx_PeriphCLKConfig+0x376>
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	d006      	beq.n	8007b90 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8007b82:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007b86:	d00a      	beq.n	8007b9e <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8007b88:	e01f      	b.n	8007bca <HAL_RCCEx_PeriphCLKConfig+0x376>
 8007b8a:	bf00      	nop
 8007b8c:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007b90:	4ba2      	ldr	r3, [pc, #648]	@ (8007e1c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007b92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007b94:	4aa1      	ldr	r2, [pc, #644]	@ (8007e1c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007b96:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007b9a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007b9c:	e01c      	b.n	8007bd8 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007b9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007ba2:	3308      	adds	r3, #8
 8007ba4:	2100      	movs	r1, #0
 8007ba6:	4618      	mov	r0, r3
 8007ba8:	f002 f9ee 	bl	8009f88 <RCCEx_PLL2_Config>
 8007bac:	4603      	mov	r3, r0
 8007bae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8007bb2:	e011      	b.n	8007bd8 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007bb4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007bb8:	3328      	adds	r3, #40	@ 0x28
 8007bba:	2100      	movs	r1, #0
 8007bbc:	4618      	mov	r0, r3
 8007bbe:	f002 fa95 	bl	800a0ec <RCCEx_PLL3_Config>
 8007bc2:	4603      	mov	r3, r0
 8007bc4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007bc8:	e006      	b.n	8007bd8 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8007bca:	2301      	movs	r3, #1
 8007bcc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007bd0:	e002      	b.n	8007bd8 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8007bd2:	bf00      	nop
 8007bd4:	e000      	b.n	8007bd8 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8007bd6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007bd8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007bdc:	2b00      	cmp	r3, #0
 8007bde:	d10b      	bne.n	8007bf8 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8007be0:	4b8e      	ldr	r3, [pc, #568]	@ (8007e1c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007be2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007be4:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8007be8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007bec:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8007bf0:	4a8a      	ldr	r2, [pc, #552]	@ (8007e1c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007bf2:	430b      	orrs	r3, r1
 8007bf4:	6593      	str	r3, [r2, #88]	@ 0x58
 8007bf6:	e003      	b.n	8007c00 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007bf8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007bfc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8007c00:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007c04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c08:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8007c0c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8007c10:	2300      	movs	r3, #0
 8007c12:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8007c16:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8007c1a:	460b      	mov	r3, r1
 8007c1c:	4313      	orrs	r3, r2
 8007c1e:	d03a      	beq.n	8007c96 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8007c20:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007c24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007c26:	2b30      	cmp	r3, #48	@ 0x30
 8007c28:	d01f      	beq.n	8007c6a <HAL_RCCEx_PeriphCLKConfig+0x416>
 8007c2a:	2b30      	cmp	r3, #48	@ 0x30
 8007c2c:	d819      	bhi.n	8007c62 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8007c2e:	2b20      	cmp	r3, #32
 8007c30:	d00c      	beq.n	8007c4c <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8007c32:	2b20      	cmp	r3, #32
 8007c34:	d815      	bhi.n	8007c62 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8007c36:	2b00      	cmp	r3, #0
 8007c38:	d019      	beq.n	8007c6e <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8007c3a:	2b10      	cmp	r3, #16
 8007c3c:	d111      	bne.n	8007c62 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007c3e:	4b77      	ldr	r3, [pc, #476]	@ (8007e1c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007c40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c42:	4a76      	ldr	r2, [pc, #472]	@ (8007e1c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007c44:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007c48:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8007c4a:	e011      	b.n	8007c70 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8007c4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007c50:	3308      	adds	r3, #8
 8007c52:	2102      	movs	r1, #2
 8007c54:	4618      	mov	r0, r3
 8007c56:	f002 f997 	bl	8009f88 <RCCEx_PLL2_Config>
 8007c5a:	4603      	mov	r3, r0
 8007c5c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8007c60:	e006      	b.n	8007c70 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8007c62:	2301      	movs	r3, #1
 8007c64:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007c68:	e002      	b.n	8007c70 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8007c6a:	bf00      	nop
 8007c6c:	e000      	b.n	8007c70 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8007c6e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007c70:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007c74:	2b00      	cmp	r3, #0
 8007c76:	d10a      	bne.n	8007c8e <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8007c78:	4b68      	ldr	r3, [pc, #416]	@ (8007e1c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007c7a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007c7c:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8007c80:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007c84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007c86:	4a65      	ldr	r2, [pc, #404]	@ (8007e1c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007c88:	430b      	orrs	r3, r1
 8007c8a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007c8c:	e003      	b.n	8007c96 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007c8e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007c92:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8007c96:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007c9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c9e:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8007ca2:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8007ca6:	2300      	movs	r3, #0
 8007ca8:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8007cac:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8007cb0:	460b      	mov	r3, r1
 8007cb2:	4313      	orrs	r3, r2
 8007cb4:	d051      	beq.n	8007d5a <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8007cb6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007cba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007cbc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007cc0:	d035      	beq.n	8007d2e <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8007cc2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007cc6:	d82e      	bhi.n	8007d26 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8007cc8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007ccc:	d031      	beq.n	8007d32 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8007cce:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007cd2:	d828      	bhi.n	8007d26 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8007cd4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007cd8:	d01a      	beq.n	8007d10 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8007cda:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007cde:	d822      	bhi.n	8007d26 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8007ce0:	2b00      	cmp	r3, #0
 8007ce2:	d003      	beq.n	8007cec <HAL_RCCEx_PeriphCLKConfig+0x498>
 8007ce4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007ce8:	d007      	beq.n	8007cfa <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8007cea:	e01c      	b.n	8007d26 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007cec:	4b4b      	ldr	r3, [pc, #300]	@ (8007e1c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007cee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007cf0:	4a4a      	ldr	r2, [pc, #296]	@ (8007e1c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007cf2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007cf6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8007cf8:	e01c      	b.n	8007d34 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007cfa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007cfe:	3308      	adds	r3, #8
 8007d00:	2100      	movs	r1, #0
 8007d02:	4618      	mov	r0, r3
 8007d04:	f002 f940 	bl	8009f88 <RCCEx_PLL2_Config>
 8007d08:	4603      	mov	r3, r0
 8007d0a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8007d0e:	e011      	b.n	8007d34 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007d10:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007d14:	3328      	adds	r3, #40	@ 0x28
 8007d16:	2100      	movs	r1, #0
 8007d18:	4618      	mov	r0, r3
 8007d1a:	f002 f9e7 	bl	800a0ec <RCCEx_PLL3_Config>
 8007d1e:	4603      	mov	r3, r0
 8007d20:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8007d24:	e006      	b.n	8007d34 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007d26:	2301      	movs	r3, #1
 8007d28:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007d2c:	e002      	b.n	8007d34 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8007d2e:	bf00      	nop
 8007d30:	e000      	b.n	8007d34 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8007d32:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007d34:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007d38:	2b00      	cmp	r3, #0
 8007d3a:	d10a      	bne.n	8007d52 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8007d3c:	4b37      	ldr	r3, [pc, #220]	@ (8007e1c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007d3e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007d40:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8007d44:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007d48:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007d4a:	4a34      	ldr	r2, [pc, #208]	@ (8007e1c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007d4c:	430b      	orrs	r3, r1
 8007d4e:	6513      	str	r3, [r2, #80]	@ 0x50
 8007d50:	e003      	b.n	8007d5a <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007d52:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007d56:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8007d5a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007d5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d62:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8007d66:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8007d6a:	2300      	movs	r3, #0
 8007d6c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8007d70:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8007d74:	460b      	mov	r3, r1
 8007d76:	4313      	orrs	r3, r2
 8007d78:	d056      	beq.n	8007e28 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8007d7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007d7e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007d80:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007d84:	d033      	beq.n	8007dee <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8007d86:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007d8a:	d82c      	bhi.n	8007de6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8007d8c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007d90:	d02f      	beq.n	8007df2 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8007d92:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007d96:	d826      	bhi.n	8007de6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8007d98:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007d9c:	d02b      	beq.n	8007df6 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8007d9e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007da2:	d820      	bhi.n	8007de6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8007da4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007da8:	d012      	beq.n	8007dd0 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8007daa:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007dae:	d81a      	bhi.n	8007de6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8007db0:	2b00      	cmp	r3, #0
 8007db2:	d022      	beq.n	8007dfa <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8007db4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007db8:	d115      	bne.n	8007de6 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007dba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007dbe:	3308      	adds	r3, #8
 8007dc0:	2101      	movs	r1, #1
 8007dc2:	4618      	mov	r0, r3
 8007dc4:	f002 f8e0 	bl	8009f88 <RCCEx_PLL2_Config>
 8007dc8:	4603      	mov	r3, r0
 8007dca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8007dce:	e015      	b.n	8007dfc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007dd0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007dd4:	3328      	adds	r3, #40	@ 0x28
 8007dd6:	2101      	movs	r1, #1
 8007dd8:	4618      	mov	r0, r3
 8007dda:	f002 f987 	bl	800a0ec <RCCEx_PLL3_Config>
 8007dde:	4603      	mov	r3, r0
 8007de0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8007de4:	e00a      	b.n	8007dfc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007de6:	2301      	movs	r3, #1
 8007de8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007dec:	e006      	b.n	8007dfc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8007dee:	bf00      	nop
 8007df0:	e004      	b.n	8007dfc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8007df2:	bf00      	nop
 8007df4:	e002      	b.n	8007dfc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8007df6:	bf00      	nop
 8007df8:	e000      	b.n	8007dfc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8007dfa:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007dfc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007e00:	2b00      	cmp	r3, #0
 8007e02:	d10d      	bne.n	8007e20 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8007e04:	4b05      	ldr	r3, [pc, #20]	@ (8007e1c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007e06:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007e08:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8007e0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007e10:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007e12:	4a02      	ldr	r2, [pc, #8]	@ (8007e1c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007e14:	430b      	orrs	r3, r1
 8007e16:	6513      	str	r3, [r2, #80]	@ 0x50
 8007e18:	e006      	b.n	8007e28 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8007e1a:	bf00      	nop
 8007e1c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007e20:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007e24:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8007e28:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007e2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e30:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8007e34:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8007e38:	2300      	movs	r3, #0
 8007e3a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8007e3e:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8007e42:	460b      	mov	r3, r1
 8007e44:	4313      	orrs	r3, r2
 8007e46:	d055      	beq.n	8007ef4 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8007e48:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007e4c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8007e50:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007e54:	d033      	beq.n	8007ebe <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8007e56:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007e5a:	d82c      	bhi.n	8007eb6 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8007e5c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007e60:	d02f      	beq.n	8007ec2 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8007e62:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007e66:	d826      	bhi.n	8007eb6 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8007e68:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007e6c:	d02b      	beq.n	8007ec6 <HAL_RCCEx_PeriphCLKConfig+0x672>
 8007e6e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007e72:	d820      	bhi.n	8007eb6 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8007e74:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007e78:	d012      	beq.n	8007ea0 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8007e7a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007e7e:	d81a      	bhi.n	8007eb6 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8007e80:	2b00      	cmp	r3, #0
 8007e82:	d022      	beq.n	8007eca <HAL_RCCEx_PeriphCLKConfig+0x676>
 8007e84:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007e88:	d115      	bne.n	8007eb6 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007e8a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007e8e:	3308      	adds	r3, #8
 8007e90:	2101      	movs	r1, #1
 8007e92:	4618      	mov	r0, r3
 8007e94:	f002 f878 	bl	8009f88 <RCCEx_PLL2_Config>
 8007e98:	4603      	mov	r3, r0
 8007e9a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8007e9e:	e015      	b.n	8007ecc <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007ea0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007ea4:	3328      	adds	r3, #40	@ 0x28
 8007ea6:	2101      	movs	r1, #1
 8007ea8:	4618      	mov	r0, r3
 8007eaa:	f002 f91f 	bl	800a0ec <RCCEx_PLL3_Config>
 8007eae:	4603      	mov	r3, r0
 8007eb0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8007eb4:	e00a      	b.n	8007ecc <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8007eb6:	2301      	movs	r3, #1
 8007eb8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007ebc:	e006      	b.n	8007ecc <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8007ebe:	bf00      	nop
 8007ec0:	e004      	b.n	8007ecc <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8007ec2:	bf00      	nop
 8007ec4:	e002      	b.n	8007ecc <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8007ec6:	bf00      	nop
 8007ec8:	e000      	b.n	8007ecc <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8007eca:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007ecc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007ed0:	2b00      	cmp	r3, #0
 8007ed2:	d10b      	bne.n	8007eec <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8007ed4:	4ba3      	ldr	r3, [pc, #652]	@ (8008164 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007ed6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007ed8:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8007edc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007ee0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8007ee4:	4a9f      	ldr	r2, [pc, #636]	@ (8008164 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007ee6:	430b      	orrs	r3, r1
 8007ee8:	6593      	str	r3, [r2, #88]	@ 0x58
 8007eea:	e003      	b.n	8007ef4 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007eec:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007ef0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8007ef4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007ef8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007efc:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8007f00:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8007f04:	2300      	movs	r3, #0
 8007f06:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8007f0a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8007f0e:	460b      	mov	r3, r1
 8007f10:	4313      	orrs	r3, r2
 8007f12:	d037      	beq.n	8007f84 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8007f14:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007f18:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007f1a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007f1e:	d00e      	beq.n	8007f3e <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8007f20:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007f24:	d816      	bhi.n	8007f54 <HAL_RCCEx_PeriphCLKConfig+0x700>
 8007f26:	2b00      	cmp	r3, #0
 8007f28:	d018      	beq.n	8007f5c <HAL_RCCEx_PeriphCLKConfig+0x708>
 8007f2a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007f2e:	d111      	bne.n	8007f54 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007f30:	4b8c      	ldr	r3, [pc, #560]	@ (8008164 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007f32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f34:	4a8b      	ldr	r2, [pc, #556]	@ (8008164 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007f36:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007f3a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8007f3c:	e00f      	b.n	8007f5e <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007f3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007f42:	3308      	adds	r3, #8
 8007f44:	2101      	movs	r1, #1
 8007f46:	4618      	mov	r0, r3
 8007f48:	f002 f81e 	bl	8009f88 <RCCEx_PLL2_Config>
 8007f4c:	4603      	mov	r3, r0
 8007f4e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8007f52:	e004      	b.n	8007f5e <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007f54:	2301      	movs	r3, #1
 8007f56:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007f5a:	e000      	b.n	8007f5e <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8007f5c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007f5e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007f62:	2b00      	cmp	r3, #0
 8007f64:	d10a      	bne.n	8007f7c <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8007f66:	4b7f      	ldr	r3, [pc, #508]	@ (8008164 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007f68:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007f6a:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8007f6e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007f72:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007f74:	4a7b      	ldr	r2, [pc, #492]	@ (8008164 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007f76:	430b      	orrs	r3, r1
 8007f78:	6513      	str	r3, [r2, #80]	@ 0x50
 8007f7a:	e003      	b.n	8007f84 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007f7c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007f80:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8007f84:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007f88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f8c:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8007f90:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007f94:	2300      	movs	r3, #0
 8007f96:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8007f9a:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8007f9e:	460b      	mov	r3, r1
 8007fa0:	4313      	orrs	r3, r2
 8007fa2:	d039      	beq.n	8008018 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8007fa4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007fa8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007faa:	2b03      	cmp	r3, #3
 8007fac:	d81c      	bhi.n	8007fe8 <HAL_RCCEx_PeriphCLKConfig+0x794>
 8007fae:	a201      	add	r2, pc, #4	@ (adr r2, 8007fb4 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8007fb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007fb4:	08007ff1 	.word	0x08007ff1
 8007fb8:	08007fc5 	.word	0x08007fc5
 8007fbc:	08007fd3 	.word	0x08007fd3
 8007fc0:	08007ff1 	.word	0x08007ff1
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007fc4:	4b67      	ldr	r3, [pc, #412]	@ (8008164 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007fc6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007fc8:	4a66      	ldr	r2, [pc, #408]	@ (8008164 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007fca:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007fce:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8007fd0:	e00f      	b.n	8007ff2 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8007fd2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007fd6:	3308      	adds	r3, #8
 8007fd8:	2102      	movs	r1, #2
 8007fda:	4618      	mov	r0, r3
 8007fdc:	f001 ffd4 	bl	8009f88 <RCCEx_PLL2_Config>
 8007fe0:	4603      	mov	r3, r0
 8007fe2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8007fe6:	e004      	b.n	8007ff2 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8007fe8:	2301      	movs	r3, #1
 8007fea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007fee:	e000      	b.n	8007ff2 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8007ff0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007ff2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007ff6:	2b00      	cmp	r3, #0
 8007ff8:	d10a      	bne.n	8008010 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8007ffa:	4b5a      	ldr	r3, [pc, #360]	@ (8008164 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007ffc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007ffe:	f023 0103 	bic.w	r1, r3, #3
 8008002:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008006:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008008:	4a56      	ldr	r2, [pc, #344]	@ (8008164 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800800a:	430b      	orrs	r3, r1
 800800c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800800e:	e003      	b.n	8008018 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008010:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008014:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8008018:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800801c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008020:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8008024:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008028:	2300      	movs	r3, #0
 800802a:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800802e:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8008032:	460b      	mov	r3, r1
 8008034:	4313      	orrs	r3, r2
 8008036:	f000 809f 	beq.w	8008178 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800803a:	4b4b      	ldr	r3, [pc, #300]	@ (8008168 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800803c:	681b      	ldr	r3, [r3, #0]
 800803e:	4a4a      	ldr	r2, [pc, #296]	@ (8008168 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8008040:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008044:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8008046:	f7f9 fde1 	bl	8001c0c <HAL_GetTick>
 800804a:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800804e:	e00b      	b.n	8008068 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008050:	f7f9 fddc 	bl	8001c0c <HAL_GetTick>
 8008054:	4602      	mov	r2, r0
 8008056:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800805a:	1ad3      	subs	r3, r2, r3
 800805c:	2b64      	cmp	r3, #100	@ 0x64
 800805e:	d903      	bls.n	8008068 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8008060:	2303      	movs	r3, #3
 8008062:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008066:	e005      	b.n	8008074 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008068:	4b3f      	ldr	r3, [pc, #252]	@ (8008168 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800806a:	681b      	ldr	r3, [r3, #0]
 800806c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008070:	2b00      	cmp	r3, #0
 8008072:	d0ed      	beq.n	8008050 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8008074:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008078:	2b00      	cmp	r3, #0
 800807a:	d179      	bne.n	8008170 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800807c:	4b39      	ldr	r3, [pc, #228]	@ (8008164 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800807e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8008080:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008084:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8008088:	4053      	eors	r3, r2
 800808a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800808e:	2b00      	cmp	r3, #0
 8008090:	d015      	beq.n	80080be <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8008092:	4b34      	ldr	r3, [pc, #208]	@ (8008164 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008094:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008096:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800809a:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800809e:	4b31      	ldr	r3, [pc, #196]	@ (8008164 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80080a0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80080a2:	4a30      	ldr	r2, [pc, #192]	@ (8008164 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80080a4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80080a8:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80080aa:	4b2e      	ldr	r3, [pc, #184]	@ (8008164 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80080ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80080ae:	4a2d      	ldr	r2, [pc, #180]	@ (8008164 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80080b0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80080b4:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 80080b6:	4a2b      	ldr	r2, [pc, #172]	@ (8008164 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80080b8:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80080bc:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 80080be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80080c2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80080c6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80080ca:	d118      	bne.n	80080fe <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80080cc:	f7f9 fd9e 	bl	8001c0c <HAL_GetTick>
 80080d0:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80080d4:	e00d      	b.n	80080f2 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80080d6:	f7f9 fd99 	bl	8001c0c <HAL_GetTick>
 80080da:	4602      	mov	r2, r0
 80080dc:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80080e0:	1ad2      	subs	r2, r2, r3
 80080e2:	f241 3388 	movw	r3, #5000	@ 0x1388
 80080e6:	429a      	cmp	r2, r3
 80080e8:	d903      	bls.n	80080f2 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 80080ea:	2303      	movs	r3, #3
 80080ec:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 80080f0:	e005      	b.n	80080fe <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80080f2:	4b1c      	ldr	r3, [pc, #112]	@ (8008164 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80080f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80080f6:	f003 0302 	and.w	r3, r3, #2
 80080fa:	2b00      	cmp	r3, #0
 80080fc:	d0eb      	beq.n	80080d6 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 80080fe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008102:	2b00      	cmp	r3, #0
 8008104:	d129      	bne.n	800815a <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8008106:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800810a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800810e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008112:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008116:	d10e      	bne.n	8008136 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8008118:	4b12      	ldr	r3, [pc, #72]	@ (8008164 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800811a:	691b      	ldr	r3, [r3, #16]
 800811c:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8008120:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008124:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8008128:	091a      	lsrs	r2, r3, #4
 800812a:	4b10      	ldr	r3, [pc, #64]	@ (800816c <HAL_RCCEx_PeriphCLKConfig+0x918>)
 800812c:	4013      	ands	r3, r2
 800812e:	4a0d      	ldr	r2, [pc, #52]	@ (8008164 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008130:	430b      	orrs	r3, r1
 8008132:	6113      	str	r3, [r2, #16]
 8008134:	e005      	b.n	8008142 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8008136:	4b0b      	ldr	r3, [pc, #44]	@ (8008164 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008138:	691b      	ldr	r3, [r3, #16]
 800813a:	4a0a      	ldr	r2, [pc, #40]	@ (8008164 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800813c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8008140:	6113      	str	r3, [r2, #16]
 8008142:	4b08      	ldr	r3, [pc, #32]	@ (8008164 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008144:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8008146:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800814a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800814e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008152:	4a04      	ldr	r2, [pc, #16]	@ (8008164 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008154:	430b      	orrs	r3, r1
 8008156:	6713      	str	r3, [r2, #112]	@ 0x70
 8008158:	e00e      	b.n	8008178 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800815a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800815e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8008162:	e009      	b.n	8008178 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8008164:	58024400 	.word	0x58024400
 8008168:	58024800 	.word	0x58024800
 800816c:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008170:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008174:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8008178:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800817c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008180:	f002 0301 	and.w	r3, r2, #1
 8008184:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008188:	2300      	movs	r3, #0
 800818a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800818e:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8008192:	460b      	mov	r3, r1
 8008194:	4313      	orrs	r3, r2
 8008196:	f000 8089 	beq.w	80082ac <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800819a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800819e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80081a0:	2b28      	cmp	r3, #40	@ 0x28
 80081a2:	d86b      	bhi.n	800827c <HAL_RCCEx_PeriphCLKConfig+0xa28>
 80081a4:	a201      	add	r2, pc, #4	@ (adr r2, 80081ac <HAL_RCCEx_PeriphCLKConfig+0x958>)
 80081a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80081aa:	bf00      	nop
 80081ac:	08008285 	.word	0x08008285
 80081b0:	0800827d 	.word	0x0800827d
 80081b4:	0800827d 	.word	0x0800827d
 80081b8:	0800827d 	.word	0x0800827d
 80081bc:	0800827d 	.word	0x0800827d
 80081c0:	0800827d 	.word	0x0800827d
 80081c4:	0800827d 	.word	0x0800827d
 80081c8:	0800827d 	.word	0x0800827d
 80081cc:	08008251 	.word	0x08008251
 80081d0:	0800827d 	.word	0x0800827d
 80081d4:	0800827d 	.word	0x0800827d
 80081d8:	0800827d 	.word	0x0800827d
 80081dc:	0800827d 	.word	0x0800827d
 80081e0:	0800827d 	.word	0x0800827d
 80081e4:	0800827d 	.word	0x0800827d
 80081e8:	0800827d 	.word	0x0800827d
 80081ec:	08008267 	.word	0x08008267
 80081f0:	0800827d 	.word	0x0800827d
 80081f4:	0800827d 	.word	0x0800827d
 80081f8:	0800827d 	.word	0x0800827d
 80081fc:	0800827d 	.word	0x0800827d
 8008200:	0800827d 	.word	0x0800827d
 8008204:	0800827d 	.word	0x0800827d
 8008208:	0800827d 	.word	0x0800827d
 800820c:	08008285 	.word	0x08008285
 8008210:	0800827d 	.word	0x0800827d
 8008214:	0800827d 	.word	0x0800827d
 8008218:	0800827d 	.word	0x0800827d
 800821c:	0800827d 	.word	0x0800827d
 8008220:	0800827d 	.word	0x0800827d
 8008224:	0800827d 	.word	0x0800827d
 8008228:	0800827d 	.word	0x0800827d
 800822c:	08008285 	.word	0x08008285
 8008230:	0800827d 	.word	0x0800827d
 8008234:	0800827d 	.word	0x0800827d
 8008238:	0800827d 	.word	0x0800827d
 800823c:	0800827d 	.word	0x0800827d
 8008240:	0800827d 	.word	0x0800827d
 8008244:	0800827d 	.word	0x0800827d
 8008248:	0800827d 	.word	0x0800827d
 800824c:	08008285 	.word	0x08008285
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8008250:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008254:	3308      	adds	r3, #8
 8008256:	2101      	movs	r1, #1
 8008258:	4618      	mov	r0, r3
 800825a:	f001 fe95 	bl	8009f88 <RCCEx_PLL2_Config>
 800825e:	4603      	mov	r3, r0
 8008260:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8008264:	e00f      	b.n	8008286 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8008266:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800826a:	3328      	adds	r3, #40	@ 0x28
 800826c:	2101      	movs	r1, #1
 800826e:	4618      	mov	r0, r3
 8008270:	f001 ff3c 	bl	800a0ec <RCCEx_PLL3_Config>
 8008274:	4603      	mov	r3, r0
 8008276:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800827a:	e004      	b.n	8008286 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800827c:	2301      	movs	r3, #1
 800827e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008282:	e000      	b.n	8008286 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8008284:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008286:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800828a:	2b00      	cmp	r3, #0
 800828c:	d10a      	bne.n	80082a4 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800828e:	4bbf      	ldr	r3, [pc, #764]	@ (800858c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8008290:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008292:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8008296:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800829a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800829c:	4abb      	ldr	r2, [pc, #748]	@ (800858c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800829e:	430b      	orrs	r3, r1
 80082a0:	6553      	str	r3, [r2, #84]	@ 0x54
 80082a2:	e003      	b.n	80082ac <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80082a4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80082a8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 80082ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80082b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082b4:	f002 0302 	and.w	r3, r2, #2
 80082b8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80082bc:	2300      	movs	r3, #0
 80082be:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80082c2:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 80082c6:	460b      	mov	r3, r1
 80082c8:	4313      	orrs	r3, r2
 80082ca:	d041      	beq.n	8008350 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 80082cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80082d0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80082d2:	2b05      	cmp	r3, #5
 80082d4:	d824      	bhi.n	8008320 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 80082d6:	a201      	add	r2, pc, #4	@ (adr r2, 80082dc <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 80082d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80082dc:	08008329 	.word	0x08008329
 80082e0:	080082f5 	.word	0x080082f5
 80082e4:	0800830b 	.word	0x0800830b
 80082e8:	08008329 	.word	0x08008329
 80082ec:	08008329 	.word	0x08008329
 80082f0:	08008329 	.word	0x08008329
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80082f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80082f8:	3308      	adds	r3, #8
 80082fa:	2101      	movs	r1, #1
 80082fc:	4618      	mov	r0, r3
 80082fe:	f001 fe43 	bl	8009f88 <RCCEx_PLL2_Config>
 8008302:	4603      	mov	r3, r0
 8008304:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8008308:	e00f      	b.n	800832a <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800830a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800830e:	3328      	adds	r3, #40	@ 0x28
 8008310:	2101      	movs	r1, #1
 8008312:	4618      	mov	r0, r3
 8008314:	f001 feea 	bl	800a0ec <RCCEx_PLL3_Config>
 8008318:	4603      	mov	r3, r0
 800831a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800831e:	e004      	b.n	800832a <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008320:	2301      	movs	r3, #1
 8008322:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008326:	e000      	b.n	800832a <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8008328:	bf00      	nop
    }

    if (ret == HAL_OK)
 800832a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800832e:	2b00      	cmp	r3, #0
 8008330:	d10a      	bne.n	8008348 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8008332:	4b96      	ldr	r3, [pc, #600]	@ (800858c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8008334:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008336:	f023 0107 	bic.w	r1, r3, #7
 800833a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800833e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008340:	4a92      	ldr	r2, [pc, #584]	@ (800858c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8008342:	430b      	orrs	r3, r1
 8008344:	6553      	str	r3, [r2, #84]	@ 0x54
 8008346:	e003      	b.n	8008350 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008348:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800834c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8008350:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008354:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008358:	f002 0304 	and.w	r3, r2, #4
 800835c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008360:	2300      	movs	r3, #0
 8008362:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008366:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800836a:	460b      	mov	r3, r1
 800836c:	4313      	orrs	r3, r2
 800836e:	d044      	beq.n	80083fa <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8008370:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008374:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008378:	2b05      	cmp	r3, #5
 800837a:	d825      	bhi.n	80083c8 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 800837c:	a201      	add	r2, pc, #4	@ (adr r2, 8008384 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 800837e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008382:	bf00      	nop
 8008384:	080083d1 	.word	0x080083d1
 8008388:	0800839d 	.word	0x0800839d
 800838c:	080083b3 	.word	0x080083b3
 8008390:	080083d1 	.word	0x080083d1
 8008394:	080083d1 	.word	0x080083d1
 8008398:	080083d1 	.word	0x080083d1
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800839c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80083a0:	3308      	adds	r3, #8
 80083a2:	2101      	movs	r1, #1
 80083a4:	4618      	mov	r0, r3
 80083a6:	f001 fdef 	bl	8009f88 <RCCEx_PLL2_Config>
 80083aa:	4603      	mov	r3, r0
 80083ac:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80083b0:	e00f      	b.n	80083d2 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80083b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80083b6:	3328      	adds	r3, #40	@ 0x28
 80083b8:	2101      	movs	r1, #1
 80083ba:	4618      	mov	r0, r3
 80083bc:	f001 fe96 	bl	800a0ec <RCCEx_PLL3_Config>
 80083c0:	4603      	mov	r3, r0
 80083c2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80083c6:	e004      	b.n	80083d2 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80083c8:	2301      	movs	r3, #1
 80083ca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80083ce:	e000      	b.n	80083d2 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 80083d0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80083d2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80083d6:	2b00      	cmp	r3, #0
 80083d8:	d10b      	bne.n	80083f2 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80083da:	4b6c      	ldr	r3, [pc, #432]	@ (800858c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80083dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80083de:	f023 0107 	bic.w	r1, r3, #7
 80083e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80083e6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80083ea:	4a68      	ldr	r2, [pc, #416]	@ (800858c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80083ec:	430b      	orrs	r3, r1
 80083ee:	6593      	str	r3, [r2, #88]	@ 0x58
 80083f0:	e003      	b.n	80083fa <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80083f2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80083f6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80083fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80083fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008402:	f002 0320 	and.w	r3, r2, #32
 8008406:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800840a:	2300      	movs	r3, #0
 800840c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008410:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8008414:	460b      	mov	r3, r1
 8008416:	4313      	orrs	r3, r2
 8008418:	d055      	beq.n	80084c6 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800841a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800841e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008422:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008426:	d033      	beq.n	8008490 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8008428:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800842c:	d82c      	bhi.n	8008488 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800842e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008432:	d02f      	beq.n	8008494 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8008434:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008438:	d826      	bhi.n	8008488 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800843a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800843e:	d02b      	beq.n	8008498 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8008440:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8008444:	d820      	bhi.n	8008488 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8008446:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800844a:	d012      	beq.n	8008472 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 800844c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008450:	d81a      	bhi.n	8008488 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8008452:	2b00      	cmp	r3, #0
 8008454:	d022      	beq.n	800849c <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8008456:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800845a:	d115      	bne.n	8008488 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800845c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008460:	3308      	adds	r3, #8
 8008462:	2100      	movs	r1, #0
 8008464:	4618      	mov	r0, r3
 8008466:	f001 fd8f 	bl	8009f88 <RCCEx_PLL2_Config>
 800846a:	4603      	mov	r3, r0
 800846c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8008470:	e015      	b.n	800849e <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8008472:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008476:	3328      	adds	r3, #40	@ 0x28
 8008478:	2102      	movs	r1, #2
 800847a:	4618      	mov	r0, r3
 800847c:	f001 fe36 	bl	800a0ec <RCCEx_PLL3_Config>
 8008480:	4603      	mov	r3, r0
 8008482:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8008486:	e00a      	b.n	800849e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008488:	2301      	movs	r3, #1
 800848a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800848e:	e006      	b.n	800849e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8008490:	bf00      	nop
 8008492:	e004      	b.n	800849e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8008494:	bf00      	nop
 8008496:	e002      	b.n	800849e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8008498:	bf00      	nop
 800849a:	e000      	b.n	800849e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800849c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800849e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80084a2:	2b00      	cmp	r3, #0
 80084a4:	d10b      	bne.n	80084be <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80084a6:	4b39      	ldr	r3, [pc, #228]	@ (800858c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80084a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80084aa:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80084ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80084b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80084b6:	4a35      	ldr	r2, [pc, #212]	@ (800858c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80084b8:	430b      	orrs	r3, r1
 80084ba:	6553      	str	r3, [r2, #84]	@ 0x54
 80084bc:	e003      	b.n	80084c6 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80084be:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80084c2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80084c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80084ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084ce:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 80084d2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80084d6:	2300      	movs	r3, #0
 80084d8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80084dc:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 80084e0:	460b      	mov	r3, r1
 80084e2:	4313      	orrs	r3, r2
 80084e4:	d058      	beq.n	8008598 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 80084e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80084ea:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80084ee:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80084f2:	d033      	beq.n	800855c <HAL_RCCEx_PeriphCLKConfig+0xd08>
 80084f4:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80084f8:	d82c      	bhi.n	8008554 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80084fa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80084fe:	d02f      	beq.n	8008560 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8008500:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008504:	d826      	bhi.n	8008554 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8008506:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800850a:	d02b      	beq.n	8008564 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 800850c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008510:	d820      	bhi.n	8008554 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8008512:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008516:	d012      	beq.n	800853e <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8008518:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800851c:	d81a      	bhi.n	8008554 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800851e:	2b00      	cmp	r3, #0
 8008520:	d022      	beq.n	8008568 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8008522:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008526:	d115      	bne.n	8008554 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008528:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800852c:	3308      	adds	r3, #8
 800852e:	2100      	movs	r1, #0
 8008530:	4618      	mov	r0, r3
 8008532:	f001 fd29 	bl	8009f88 <RCCEx_PLL2_Config>
 8008536:	4603      	mov	r3, r0
 8008538:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800853c:	e015      	b.n	800856a <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800853e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008542:	3328      	adds	r3, #40	@ 0x28
 8008544:	2102      	movs	r1, #2
 8008546:	4618      	mov	r0, r3
 8008548:	f001 fdd0 	bl	800a0ec <RCCEx_PLL3_Config>
 800854c:	4603      	mov	r3, r0
 800854e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8008552:	e00a      	b.n	800856a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008554:	2301      	movs	r3, #1
 8008556:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800855a:	e006      	b.n	800856a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800855c:	bf00      	nop
 800855e:	e004      	b.n	800856a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8008560:	bf00      	nop
 8008562:	e002      	b.n	800856a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8008564:	bf00      	nop
 8008566:	e000      	b.n	800856a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8008568:	bf00      	nop
    }

    if (ret == HAL_OK)
 800856a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800856e:	2b00      	cmp	r3, #0
 8008570:	d10e      	bne.n	8008590 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8008572:	4b06      	ldr	r3, [pc, #24]	@ (800858c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8008574:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008576:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 800857a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800857e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8008582:	4a02      	ldr	r2, [pc, #8]	@ (800858c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8008584:	430b      	orrs	r3, r1
 8008586:	6593      	str	r3, [r2, #88]	@ 0x58
 8008588:	e006      	b.n	8008598 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 800858a:	bf00      	nop
 800858c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008590:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008594:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8008598:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800859c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085a0:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 80085a4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80085a8:	2300      	movs	r3, #0
 80085aa:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80085ae:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 80085b2:	460b      	mov	r3, r1
 80085b4:	4313      	orrs	r3, r2
 80085b6:	d055      	beq.n	8008664 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 80085b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80085bc:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80085c0:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80085c4:	d033      	beq.n	800862e <HAL_RCCEx_PeriphCLKConfig+0xdda>
 80085c6:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80085ca:	d82c      	bhi.n	8008626 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80085cc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80085d0:	d02f      	beq.n	8008632 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 80085d2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80085d6:	d826      	bhi.n	8008626 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80085d8:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80085dc:	d02b      	beq.n	8008636 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 80085de:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80085e2:	d820      	bhi.n	8008626 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80085e4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80085e8:	d012      	beq.n	8008610 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 80085ea:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80085ee:	d81a      	bhi.n	8008626 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80085f0:	2b00      	cmp	r3, #0
 80085f2:	d022      	beq.n	800863a <HAL_RCCEx_PeriphCLKConfig+0xde6>
 80085f4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80085f8:	d115      	bne.n	8008626 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80085fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80085fe:	3308      	adds	r3, #8
 8008600:	2100      	movs	r1, #0
 8008602:	4618      	mov	r0, r3
 8008604:	f001 fcc0 	bl	8009f88 <RCCEx_PLL2_Config>
 8008608:	4603      	mov	r3, r0
 800860a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800860e:	e015      	b.n	800863c <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8008610:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008614:	3328      	adds	r3, #40	@ 0x28
 8008616:	2102      	movs	r1, #2
 8008618:	4618      	mov	r0, r3
 800861a:	f001 fd67 	bl	800a0ec <RCCEx_PLL3_Config>
 800861e:	4603      	mov	r3, r0
 8008620:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8008624:	e00a      	b.n	800863c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008626:	2301      	movs	r3, #1
 8008628:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800862c:	e006      	b.n	800863c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800862e:	bf00      	nop
 8008630:	e004      	b.n	800863c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8008632:	bf00      	nop
 8008634:	e002      	b.n	800863c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8008636:	bf00      	nop
 8008638:	e000      	b.n	800863c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800863a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800863c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008640:	2b00      	cmp	r3, #0
 8008642:	d10b      	bne.n	800865c <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8008644:	4ba1      	ldr	r3, [pc, #644]	@ (80088cc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008646:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008648:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 800864c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008650:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8008654:	4a9d      	ldr	r2, [pc, #628]	@ (80088cc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008656:	430b      	orrs	r3, r1
 8008658:	6593      	str	r3, [r2, #88]	@ 0x58
 800865a:	e003      	b.n	8008664 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800865c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008660:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8008664:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008668:	e9d3 2300 	ldrd	r2, r3, [r3]
 800866c:	f002 0308 	and.w	r3, r2, #8
 8008670:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8008674:	2300      	movs	r3, #0
 8008676:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800867a:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800867e:	460b      	mov	r3, r1
 8008680:	4313      	orrs	r3, r2
 8008682:	d01e      	beq.n	80086c2 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8008684:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008688:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800868c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008690:	d10c      	bne.n	80086ac <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8008692:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008696:	3328      	adds	r3, #40	@ 0x28
 8008698:	2102      	movs	r1, #2
 800869a:	4618      	mov	r0, r3
 800869c:	f001 fd26 	bl	800a0ec <RCCEx_PLL3_Config>
 80086a0:	4603      	mov	r3, r0
 80086a2:	2b00      	cmp	r3, #0
 80086a4:	d002      	beq.n	80086ac <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 80086a6:	2301      	movs	r3, #1
 80086a8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 80086ac:	4b87      	ldr	r3, [pc, #540]	@ (80088cc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80086ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80086b0:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80086b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80086b8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80086bc:	4a83      	ldr	r2, [pc, #524]	@ (80088cc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80086be:	430b      	orrs	r3, r1
 80086c0:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80086c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80086c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086ca:	f002 0310 	and.w	r3, r2, #16
 80086ce:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80086d2:	2300      	movs	r3, #0
 80086d4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80086d8:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 80086dc:	460b      	mov	r3, r1
 80086de:	4313      	orrs	r3, r2
 80086e0:	d01e      	beq.n	8008720 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 80086e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80086e6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80086ea:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80086ee:	d10c      	bne.n	800870a <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80086f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80086f4:	3328      	adds	r3, #40	@ 0x28
 80086f6:	2102      	movs	r1, #2
 80086f8:	4618      	mov	r0, r3
 80086fa:	f001 fcf7 	bl	800a0ec <RCCEx_PLL3_Config>
 80086fe:	4603      	mov	r3, r0
 8008700:	2b00      	cmp	r3, #0
 8008702:	d002      	beq.n	800870a <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8008704:	2301      	movs	r3, #1
 8008706:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800870a:	4b70      	ldr	r3, [pc, #448]	@ (80088cc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800870c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800870e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8008712:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008716:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800871a:	4a6c      	ldr	r2, [pc, #432]	@ (80088cc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800871c:	430b      	orrs	r3, r1
 800871e:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8008720:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008724:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008728:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 800872c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008730:	2300      	movs	r3, #0
 8008732:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008736:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800873a:	460b      	mov	r3, r1
 800873c:	4313      	orrs	r3, r2
 800873e:	d03e      	beq.n	80087be <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8008740:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008744:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8008748:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800874c:	d022      	beq.n	8008794 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 800874e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008752:	d81b      	bhi.n	800878c <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8008754:	2b00      	cmp	r3, #0
 8008756:	d003      	beq.n	8008760 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8008758:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800875c:	d00b      	beq.n	8008776 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 800875e:	e015      	b.n	800878c <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008760:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008764:	3308      	adds	r3, #8
 8008766:	2100      	movs	r1, #0
 8008768:	4618      	mov	r0, r3
 800876a:	f001 fc0d 	bl	8009f88 <RCCEx_PLL2_Config>
 800876e:	4603      	mov	r3, r0
 8008770:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8008774:	e00f      	b.n	8008796 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8008776:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800877a:	3328      	adds	r3, #40	@ 0x28
 800877c:	2102      	movs	r1, #2
 800877e:	4618      	mov	r0, r3
 8008780:	f001 fcb4 	bl	800a0ec <RCCEx_PLL3_Config>
 8008784:	4603      	mov	r3, r0
 8008786:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800878a:	e004      	b.n	8008796 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800878c:	2301      	movs	r3, #1
 800878e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008792:	e000      	b.n	8008796 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8008794:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008796:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800879a:	2b00      	cmp	r3, #0
 800879c:	d10b      	bne.n	80087b6 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800879e:	4b4b      	ldr	r3, [pc, #300]	@ (80088cc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80087a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80087a2:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 80087a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80087aa:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80087ae:	4a47      	ldr	r2, [pc, #284]	@ (80088cc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80087b0:	430b      	orrs	r3, r1
 80087b2:	6593      	str	r3, [r2, #88]	@ 0x58
 80087b4:	e003      	b.n	80087be <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80087b6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80087ba:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80087be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80087c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80087c6:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 80087ca:	67bb      	str	r3, [r7, #120]	@ 0x78
 80087cc:	2300      	movs	r3, #0
 80087ce:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80087d0:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 80087d4:	460b      	mov	r3, r1
 80087d6:	4313      	orrs	r3, r2
 80087d8:	d03b      	beq.n	8008852 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 80087da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80087de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80087e2:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80087e6:	d01f      	beq.n	8008828 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 80087e8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80087ec:	d818      	bhi.n	8008820 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 80087ee:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80087f2:	d003      	beq.n	80087fc <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 80087f4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80087f8:	d007      	beq.n	800880a <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 80087fa:	e011      	b.n	8008820 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80087fc:	4b33      	ldr	r3, [pc, #204]	@ (80088cc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80087fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008800:	4a32      	ldr	r2, [pc, #200]	@ (80088cc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008802:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008806:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8008808:	e00f      	b.n	800882a <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800880a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800880e:	3328      	adds	r3, #40	@ 0x28
 8008810:	2101      	movs	r1, #1
 8008812:	4618      	mov	r0, r3
 8008814:	f001 fc6a 	bl	800a0ec <RCCEx_PLL3_Config>
 8008818:	4603      	mov	r3, r0
 800881a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 800881e:	e004      	b.n	800882a <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008820:	2301      	movs	r3, #1
 8008822:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008826:	e000      	b.n	800882a <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8008828:	bf00      	nop
    }

    if (ret == HAL_OK)
 800882a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800882e:	2b00      	cmp	r3, #0
 8008830:	d10b      	bne.n	800884a <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8008832:	4b26      	ldr	r3, [pc, #152]	@ (80088cc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008834:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008836:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800883a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800883e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008842:	4a22      	ldr	r2, [pc, #136]	@ (80088cc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008844:	430b      	orrs	r3, r1
 8008846:	6553      	str	r3, [r2, #84]	@ 0x54
 8008848:	e003      	b.n	8008852 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800884a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800884e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8008852:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008856:	e9d3 2300 	ldrd	r2, r3, [r3]
 800885a:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800885e:	673b      	str	r3, [r7, #112]	@ 0x70
 8008860:	2300      	movs	r3, #0
 8008862:	677b      	str	r3, [r7, #116]	@ 0x74
 8008864:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8008868:	460b      	mov	r3, r1
 800886a:	4313      	orrs	r3, r2
 800886c:	d034      	beq.n	80088d8 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800886e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008872:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008874:	2b00      	cmp	r3, #0
 8008876:	d003      	beq.n	8008880 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8008878:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800887c:	d007      	beq.n	800888e <HAL_RCCEx_PeriphCLKConfig+0x103a>
 800887e:	e011      	b.n	80088a4 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008880:	4b12      	ldr	r3, [pc, #72]	@ (80088cc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008882:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008884:	4a11      	ldr	r2, [pc, #68]	@ (80088cc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008886:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800888a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800888c:	e00e      	b.n	80088ac <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800888e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008892:	3308      	adds	r3, #8
 8008894:	2102      	movs	r1, #2
 8008896:	4618      	mov	r0, r3
 8008898:	f001 fb76 	bl	8009f88 <RCCEx_PLL2_Config>
 800889c:	4603      	mov	r3, r0
 800889e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80088a2:	e003      	b.n	80088ac <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 80088a4:	2301      	movs	r3, #1
 80088a6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80088aa:	bf00      	nop
    }

    if (ret == HAL_OK)
 80088ac:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80088b0:	2b00      	cmp	r3, #0
 80088b2:	d10d      	bne.n	80088d0 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80088b4:	4b05      	ldr	r3, [pc, #20]	@ (80088cc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80088b6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80088b8:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80088bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80088c0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80088c2:	4a02      	ldr	r2, [pc, #8]	@ (80088cc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80088c4:	430b      	orrs	r3, r1
 80088c6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80088c8:	e006      	b.n	80088d8 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 80088ca:	bf00      	nop
 80088cc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80088d0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80088d4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80088d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80088dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80088e0:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 80088e4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80088e6:	2300      	movs	r3, #0
 80088e8:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80088ea:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 80088ee:	460b      	mov	r3, r1
 80088f0:	4313      	orrs	r3, r2
 80088f2:	d00c      	beq.n	800890e <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80088f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80088f8:	3328      	adds	r3, #40	@ 0x28
 80088fa:	2102      	movs	r1, #2
 80088fc:	4618      	mov	r0, r3
 80088fe:	f001 fbf5 	bl	800a0ec <RCCEx_PLL3_Config>
 8008902:	4603      	mov	r3, r0
 8008904:	2b00      	cmp	r3, #0
 8008906:	d002      	beq.n	800890e <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8008908:	2301      	movs	r3, #1
 800890a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800890e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008912:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008916:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800891a:	663b      	str	r3, [r7, #96]	@ 0x60
 800891c:	2300      	movs	r3, #0
 800891e:	667b      	str	r3, [r7, #100]	@ 0x64
 8008920:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8008924:	460b      	mov	r3, r1
 8008926:	4313      	orrs	r3, r2
 8008928:	d038      	beq.n	800899c <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 800892a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800892e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008932:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008936:	d018      	beq.n	800896a <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8008938:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800893c:	d811      	bhi.n	8008962 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800893e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008942:	d014      	beq.n	800896e <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8008944:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008948:	d80b      	bhi.n	8008962 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800894a:	2b00      	cmp	r3, #0
 800894c:	d011      	beq.n	8008972 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 800894e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008952:	d106      	bne.n	8008962 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008954:	4bc3      	ldr	r3, [pc, #780]	@ (8008c64 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008956:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008958:	4ac2      	ldr	r2, [pc, #776]	@ (8008c64 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800895a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800895e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8008960:	e008      	b.n	8008974 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008962:	2301      	movs	r3, #1
 8008964:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008968:	e004      	b.n	8008974 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800896a:	bf00      	nop
 800896c:	e002      	b.n	8008974 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800896e:	bf00      	nop
 8008970:	e000      	b.n	8008974 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8008972:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008974:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008978:	2b00      	cmp	r3, #0
 800897a:	d10b      	bne.n	8008994 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800897c:	4bb9      	ldr	r3, [pc, #740]	@ (8008c64 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800897e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008980:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8008984:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008988:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800898c:	4ab5      	ldr	r2, [pc, #724]	@ (8008c64 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800898e:	430b      	orrs	r3, r1
 8008990:	6553      	str	r3, [r2, #84]	@ 0x54
 8008992:	e003      	b.n	800899c <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008994:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008998:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800899c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80089a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089a4:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 80089a8:	65bb      	str	r3, [r7, #88]	@ 0x58
 80089aa:	2300      	movs	r3, #0
 80089ac:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80089ae:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 80089b2:	460b      	mov	r3, r1
 80089b4:	4313      	orrs	r3, r2
 80089b6:	d009      	beq.n	80089cc <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80089b8:	4baa      	ldr	r3, [pc, #680]	@ (8008c64 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80089ba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80089bc:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80089c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80089c4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80089c6:	4aa7      	ldr	r2, [pc, #668]	@ (8008c64 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80089c8:	430b      	orrs	r3, r1
 80089ca:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 80089cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80089d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089d4:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 80089d8:	653b      	str	r3, [r7, #80]	@ 0x50
 80089da:	2300      	movs	r3, #0
 80089dc:	657b      	str	r3, [r7, #84]	@ 0x54
 80089de:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 80089e2:	460b      	mov	r3, r1
 80089e4:	4313      	orrs	r3, r2
 80089e6:	d00a      	beq.n	80089fe <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 80089e8:	4b9e      	ldr	r3, [pc, #632]	@ (8008c64 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80089ea:	691b      	ldr	r3, [r3, #16]
 80089ec:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 80089f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80089f4:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 80089f8:	4a9a      	ldr	r2, [pc, #616]	@ (8008c64 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80089fa:	430b      	orrs	r3, r1
 80089fc:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80089fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008a02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a06:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8008a0a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008a0c:	2300      	movs	r3, #0
 8008a0e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008a10:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8008a14:	460b      	mov	r3, r1
 8008a16:	4313      	orrs	r3, r2
 8008a18:	d009      	beq.n	8008a2e <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8008a1a:	4b92      	ldr	r3, [pc, #584]	@ (8008c64 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008a1c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008a1e:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8008a22:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008a26:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008a28:	4a8e      	ldr	r2, [pc, #568]	@ (8008c64 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008a2a:	430b      	orrs	r3, r1
 8008a2c:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8008a2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008a32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a36:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8008a3a:	643b      	str	r3, [r7, #64]	@ 0x40
 8008a3c:	2300      	movs	r3, #0
 8008a3e:	647b      	str	r3, [r7, #68]	@ 0x44
 8008a40:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8008a44:	460b      	mov	r3, r1
 8008a46:	4313      	orrs	r3, r2
 8008a48:	d00e      	beq.n	8008a68 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8008a4a:	4b86      	ldr	r3, [pc, #536]	@ (8008c64 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008a4c:	691b      	ldr	r3, [r3, #16]
 8008a4e:	4a85      	ldr	r2, [pc, #532]	@ (8008c64 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008a50:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8008a54:	6113      	str	r3, [r2, #16]
 8008a56:	4b83      	ldr	r3, [pc, #524]	@ (8008c64 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008a58:	6919      	ldr	r1, [r3, #16]
 8008a5a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008a5e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8008a62:	4a80      	ldr	r2, [pc, #512]	@ (8008c64 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008a64:	430b      	orrs	r3, r1
 8008a66:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8008a68:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008a6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a70:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8008a74:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008a76:	2300      	movs	r3, #0
 8008a78:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008a7a:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8008a7e:	460b      	mov	r3, r1
 8008a80:	4313      	orrs	r3, r2
 8008a82:	d009      	beq.n	8008a98 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8008a84:	4b77      	ldr	r3, [pc, #476]	@ (8008c64 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008a86:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008a88:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8008a8c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008a90:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008a92:	4a74      	ldr	r2, [pc, #464]	@ (8008c64 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008a94:	430b      	orrs	r3, r1
 8008a96:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8008a98:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008a9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008aa0:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8008aa4:	633b      	str	r3, [r7, #48]	@ 0x30
 8008aa6:	2300      	movs	r3, #0
 8008aa8:	637b      	str	r3, [r7, #52]	@ 0x34
 8008aaa:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8008aae:	460b      	mov	r3, r1
 8008ab0:	4313      	orrs	r3, r2
 8008ab2:	d00a      	beq.n	8008aca <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8008ab4:	4b6b      	ldr	r3, [pc, #428]	@ (8008c64 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008ab6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008ab8:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8008abc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008ac0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008ac4:	4a67      	ldr	r2, [pc, #412]	@ (8008c64 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008ac6:	430b      	orrs	r3, r1
 8008ac8:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8008aca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008ace:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ad2:	2100      	movs	r1, #0
 8008ad4:	62b9      	str	r1, [r7, #40]	@ 0x28
 8008ad6:	f003 0301 	and.w	r3, r3, #1
 8008ada:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008adc:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8008ae0:	460b      	mov	r3, r1
 8008ae2:	4313      	orrs	r3, r2
 8008ae4:	d011      	beq.n	8008b0a <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008ae6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008aea:	3308      	adds	r3, #8
 8008aec:	2100      	movs	r1, #0
 8008aee:	4618      	mov	r0, r3
 8008af0:	f001 fa4a 	bl	8009f88 <RCCEx_PLL2_Config>
 8008af4:	4603      	mov	r3, r0
 8008af6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8008afa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008afe:	2b00      	cmp	r3, #0
 8008b00:	d003      	beq.n	8008b0a <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008b02:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008b06:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8008b0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008b0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b12:	2100      	movs	r1, #0
 8008b14:	6239      	str	r1, [r7, #32]
 8008b16:	f003 0302 	and.w	r3, r3, #2
 8008b1a:	627b      	str	r3, [r7, #36]	@ 0x24
 8008b1c:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8008b20:	460b      	mov	r3, r1
 8008b22:	4313      	orrs	r3, r2
 8008b24:	d011      	beq.n	8008b4a <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8008b26:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008b2a:	3308      	adds	r3, #8
 8008b2c:	2101      	movs	r1, #1
 8008b2e:	4618      	mov	r0, r3
 8008b30:	f001 fa2a 	bl	8009f88 <RCCEx_PLL2_Config>
 8008b34:	4603      	mov	r3, r0
 8008b36:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8008b3a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008b3e:	2b00      	cmp	r3, #0
 8008b40:	d003      	beq.n	8008b4a <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008b42:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008b46:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8008b4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008b4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b52:	2100      	movs	r1, #0
 8008b54:	61b9      	str	r1, [r7, #24]
 8008b56:	f003 0304 	and.w	r3, r3, #4
 8008b5a:	61fb      	str	r3, [r7, #28]
 8008b5c:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8008b60:	460b      	mov	r3, r1
 8008b62:	4313      	orrs	r3, r2
 8008b64:	d011      	beq.n	8008b8a <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8008b66:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008b6a:	3308      	adds	r3, #8
 8008b6c:	2102      	movs	r1, #2
 8008b6e:	4618      	mov	r0, r3
 8008b70:	f001 fa0a 	bl	8009f88 <RCCEx_PLL2_Config>
 8008b74:	4603      	mov	r3, r0
 8008b76:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8008b7a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008b7e:	2b00      	cmp	r3, #0
 8008b80:	d003      	beq.n	8008b8a <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008b82:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008b86:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8008b8a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008b8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b92:	2100      	movs	r1, #0
 8008b94:	6139      	str	r1, [r7, #16]
 8008b96:	f003 0308 	and.w	r3, r3, #8
 8008b9a:	617b      	str	r3, [r7, #20]
 8008b9c:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8008ba0:	460b      	mov	r3, r1
 8008ba2:	4313      	orrs	r3, r2
 8008ba4:	d011      	beq.n	8008bca <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8008ba6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008baa:	3328      	adds	r3, #40	@ 0x28
 8008bac:	2100      	movs	r1, #0
 8008bae:	4618      	mov	r0, r3
 8008bb0:	f001 fa9c 	bl	800a0ec <RCCEx_PLL3_Config>
 8008bb4:	4603      	mov	r3, r0
 8008bb6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 8008bba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008bbe:	2b00      	cmp	r3, #0
 8008bc0:	d003      	beq.n	8008bca <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008bc2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008bc6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8008bca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008bce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008bd2:	2100      	movs	r1, #0
 8008bd4:	60b9      	str	r1, [r7, #8]
 8008bd6:	f003 0310 	and.w	r3, r3, #16
 8008bda:	60fb      	str	r3, [r7, #12]
 8008bdc:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8008be0:	460b      	mov	r3, r1
 8008be2:	4313      	orrs	r3, r2
 8008be4:	d011      	beq.n	8008c0a <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8008be6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008bea:	3328      	adds	r3, #40	@ 0x28
 8008bec:	2101      	movs	r1, #1
 8008bee:	4618      	mov	r0, r3
 8008bf0:	f001 fa7c 	bl	800a0ec <RCCEx_PLL3_Config>
 8008bf4:	4603      	mov	r3, r0
 8008bf6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8008bfa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008bfe:	2b00      	cmp	r3, #0
 8008c00:	d003      	beq.n	8008c0a <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008c02:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008c06:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8008c0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008c0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c12:	2100      	movs	r1, #0
 8008c14:	6039      	str	r1, [r7, #0]
 8008c16:	f003 0320 	and.w	r3, r3, #32
 8008c1a:	607b      	str	r3, [r7, #4]
 8008c1c:	e9d7 1200 	ldrd	r1, r2, [r7]
 8008c20:	460b      	mov	r3, r1
 8008c22:	4313      	orrs	r3, r2
 8008c24:	d011      	beq.n	8008c4a <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8008c26:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008c2a:	3328      	adds	r3, #40	@ 0x28
 8008c2c:	2102      	movs	r1, #2
 8008c2e:	4618      	mov	r0, r3
 8008c30:	f001 fa5c 	bl	800a0ec <RCCEx_PLL3_Config>
 8008c34:	4603      	mov	r3, r0
 8008c36:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8008c3a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008c3e:	2b00      	cmp	r3, #0
 8008c40:	d003      	beq.n	8008c4a <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008c42:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008c46:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8008c4a:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8008c4e:	2b00      	cmp	r3, #0
 8008c50:	d101      	bne.n	8008c56 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8008c52:	2300      	movs	r3, #0
 8008c54:	e000      	b.n	8008c58 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8008c56:	2301      	movs	r3, #1
}
 8008c58:	4618      	mov	r0, r3
 8008c5a:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8008c5e:	46bd      	mov	sp, r7
 8008c60:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008c64:	58024400 	.word	0x58024400

08008c68 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8008c68:	b580      	push	{r7, lr}
 8008c6a:	b090      	sub	sp, #64	@ 0x40
 8008c6c:	af00      	add	r7, sp, #0
 8008c6e:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8008c72:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008c76:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 8008c7a:	430b      	orrs	r3, r1
 8008c7c:	f040 8094 	bne.w	8008da8 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 8008c80:	4b9e      	ldr	r3, [pc, #632]	@ (8008efc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008c82:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008c84:	f003 0307 	and.w	r3, r3, #7
 8008c88:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8008c8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c8c:	2b04      	cmp	r3, #4
 8008c8e:	f200 8087 	bhi.w	8008da0 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 8008c92:	a201      	add	r2, pc, #4	@ (adr r2, 8008c98 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 8008c94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008c98:	08008cad 	.word	0x08008cad
 8008c9c:	08008cd5 	.word	0x08008cd5
 8008ca0:	08008cfd 	.word	0x08008cfd
 8008ca4:	08008d99 	.word	0x08008d99
 8008ca8:	08008d25 	.word	0x08008d25
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8008cac:	4b93      	ldr	r3, [pc, #588]	@ (8008efc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008cae:	681b      	ldr	r3, [r3, #0]
 8008cb0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008cb4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008cb8:	d108      	bne.n	8008ccc <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008cba:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008cbe:	4618      	mov	r0, r3
 8008cc0:	f001 f810 	bl	8009ce4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008cc4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008cc6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008cc8:	f000 bd45 	b.w	8009756 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008ccc:	2300      	movs	r3, #0
 8008cce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008cd0:	f000 bd41 	b.w	8009756 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008cd4:	4b89      	ldr	r3, [pc, #548]	@ (8008efc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008cd6:	681b      	ldr	r3, [r3, #0]
 8008cd8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008cdc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008ce0:	d108      	bne.n	8008cf4 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008ce2:	f107 0318 	add.w	r3, r7, #24
 8008ce6:	4618      	mov	r0, r3
 8008ce8:	f000 fd54 	bl	8009794 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8008cec:	69bb      	ldr	r3, [r7, #24]
 8008cee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008cf0:	f000 bd31 	b.w	8009756 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008cf4:	2300      	movs	r3, #0
 8008cf6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008cf8:	f000 bd2d 	b.w	8009756 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008cfc:	4b7f      	ldr	r3, [pc, #508]	@ (8008efc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008cfe:	681b      	ldr	r3, [r3, #0]
 8008d00:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008d04:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008d08:	d108      	bne.n	8008d1c <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008d0a:	f107 030c 	add.w	r3, r7, #12
 8008d0e:	4618      	mov	r0, r3
 8008d10:	f000 fe94 	bl	8009a3c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8008d14:	68fb      	ldr	r3, [r7, #12]
 8008d16:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008d18:	f000 bd1d 	b.w	8009756 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008d1c:	2300      	movs	r3, #0
 8008d1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008d20:	f000 bd19 	b.w	8009756 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008d24:	4b75      	ldr	r3, [pc, #468]	@ (8008efc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008d26:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008d28:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8008d2c:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008d2e:	4b73      	ldr	r3, [pc, #460]	@ (8008efc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008d30:	681b      	ldr	r3, [r3, #0]
 8008d32:	f003 0304 	and.w	r3, r3, #4
 8008d36:	2b04      	cmp	r3, #4
 8008d38:	d10c      	bne.n	8008d54 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 8008d3a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008d3c:	2b00      	cmp	r3, #0
 8008d3e:	d109      	bne.n	8008d54 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008d40:	4b6e      	ldr	r3, [pc, #440]	@ (8008efc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008d42:	681b      	ldr	r3, [r3, #0]
 8008d44:	08db      	lsrs	r3, r3, #3
 8008d46:	f003 0303 	and.w	r3, r3, #3
 8008d4a:	4a6d      	ldr	r2, [pc, #436]	@ (8008f00 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8008d4c:	fa22 f303 	lsr.w	r3, r2, r3
 8008d50:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008d52:	e01f      	b.n	8008d94 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008d54:	4b69      	ldr	r3, [pc, #420]	@ (8008efc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008d56:	681b      	ldr	r3, [r3, #0]
 8008d58:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008d5c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008d60:	d106      	bne.n	8008d70 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 8008d62:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008d64:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008d68:	d102      	bne.n	8008d70 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8008d6a:	4b66      	ldr	r3, [pc, #408]	@ (8008f04 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8008d6c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008d6e:	e011      	b.n	8008d94 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008d70:	4b62      	ldr	r3, [pc, #392]	@ (8008efc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008d72:	681b      	ldr	r3, [r3, #0]
 8008d74:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008d78:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008d7c:	d106      	bne.n	8008d8c <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 8008d7e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008d80:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008d84:	d102      	bne.n	8008d8c <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8008d86:	4b60      	ldr	r3, [pc, #384]	@ (8008f08 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8008d88:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008d8a:	e003      	b.n	8008d94 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8008d8c:	2300      	movs	r3, #0
 8008d8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8008d90:	f000 bce1 	b.w	8009756 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8008d94:	f000 bcdf 	b.w	8009756 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8008d98:	4b5c      	ldr	r3, [pc, #368]	@ (8008f0c <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 8008d9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008d9c:	f000 bcdb 	b.w	8009756 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8008da0:	2300      	movs	r3, #0
 8008da2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008da4:	f000 bcd7 	b.w	8009756 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 8008da8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008dac:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 8008db0:	430b      	orrs	r3, r1
 8008db2:	f040 80ad 	bne.w	8008f10 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 8008db6:	4b51      	ldr	r3, [pc, #324]	@ (8008efc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008db8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008dba:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 8008dbe:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8008dc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008dc2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008dc6:	d056      	beq.n	8008e76 <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 8008dc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008dca:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008dce:	f200 8090 	bhi.w	8008ef2 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8008dd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008dd4:	2bc0      	cmp	r3, #192	@ 0xc0
 8008dd6:	f000 8088 	beq.w	8008eea <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 8008dda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ddc:	2bc0      	cmp	r3, #192	@ 0xc0
 8008dde:	f200 8088 	bhi.w	8008ef2 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8008de2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008de4:	2b80      	cmp	r3, #128	@ 0x80
 8008de6:	d032      	beq.n	8008e4e <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 8008de8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008dea:	2b80      	cmp	r3, #128	@ 0x80
 8008dec:	f200 8081 	bhi.w	8008ef2 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8008df0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008df2:	2b00      	cmp	r3, #0
 8008df4:	d003      	beq.n	8008dfe <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 8008df6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008df8:	2b40      	cmp	r3, #64	@ 0x40
 8008dfa:	d014      	beq.n	8008e26 <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 8008dfc:	e079      	b.n	8008ef2 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8008dfe:	4b3f      	ldr	r3, [pc, #252]	@ (8008efc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008e00:	681b      	ldr	r3, [r3, #0]
 8008e02:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008e06:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008e0a:	d108      	bne.n	8008e1e <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008e0c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008e10:	4618      	mov	r0, r3
 8008e12:	f000 ff67 	bl	8009ce4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008e16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e18:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008e1a:	f000 bc9c 	b.w	8009756 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008e1e:	2300      	movs	r3, #0
 8008e20:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008e22:	f000 bc98 	b.w	8009756 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008e26:	4b35      	ldr	r3, [pc, #212]	@ (8008efc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008e28:	681b      	ldr	r3, [r3, #0]
 8008e2a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008e2e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008e32:	d108      	bne.n	8008e46 <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008e34:	f107 0318 	add.w	r3, r7, #24
 8008e38:	4618      	mov	r0, r3
 8008e3a:	f000 fcab 	bl	8009794 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8008e3e:	69bb      	ldr	r3, [r7, #24]
 8008e40:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008e42:	f000 bc88 	b.w	8009756 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008e46:	2300      	movs	r3, #0
 8008e48:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008e4a:	f000 bc84 	b.w	8009756 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008e4e:	4b2b      	ldr	r3, [pc, #172]	@ (8008efc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008e50:	681b      	ldr	r3, [r3, #0]
 8008e52:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008e56:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008e5a:	d108      	bne.n	8008e6e <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008e5c:	f107 030c 	add.w	r3, r7, #12
 8008e60:	4618      	mov	r0, r3
 8008e62:	f000 fdeb 	bl	8009a3c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8008e66:	68fb      	ldr	r3, [r7, #12]
 8008e68:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008e6a:	f000 bc74 	b.w	8009756 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008e6e:	2300      	movs	r3, #0
 8008e70:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008e72:	f000 bc70 	b.w	8009756 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008e76:	4b21      	ldr	r3, [pc, #132]	@ (8008efc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008e78:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008e7a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8008e7e:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008e80:	4b1e      	ldr	r3, [pc, #120]	@ (8008efc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008e82:	681b      	ldr	r3, [r3, #0]
 8008e84:	f003 0304 	and.w	r3, r3, #4
 8008e88:	2b04      	cmp	r3, #4
 8008e8a:	d10c      	bne.n	8008ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 8008e8c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008e8e:	2b00      	cmp	r3, #0
 8008e90:	d109      	bne.n	8008ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008e92:	4b1a      	ldr	r3, [pc, #104]	@ (8008efc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008e94:	681b      	ldr	r3, [r3, #0]
 8008e96:	08db      	lsrs	r3, r3, #3
 8008e98:	f003 0303 	and.w	r3, r3, #3
 8008e9c:	4a18      	ldr	r2, [pc, #96]	@ (8008f00 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8008e9e:	fa22 f303 	lsr.w	r3, r2, r3
 8008ea2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008ea4:	e01f      	b.n	8008ee6 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008ea6:	4b15      	ldr	r3, [pc, #84]	@ (8008efc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008ea8:	681b      	ldr	r3, [r3, #0]
 8008eaa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008eae:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008eb2:	d106      	bne.n	8008ec2 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 8008eb4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008eb6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008eba:	d102      	bne.n	8008ec2 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8008ebc:	4b11      	ldr	r3, [pc, #68]	@ (8008f04 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8008ebe:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008ec0:	e011      	b.n	8008ee6 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008ec2:	4b0e      	ldr	r3, [pc, #56]	@ (8008efc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008ec4:	681b      	ldr	r3, [r3, #0]
 8008ec6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008eca:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008ece:	d106      	bne.n	8008ede <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 8008ed0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008ed2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008ed6:	d102      	bne.n	8008ede <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8008ed8:	4b0b      	ldr	r3, [pc, #44]	@ (8008f08 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8008eda:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008edc:	e003      	b.n	8008ee6 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8008ede:	2300      	movs	r3, #0
 8008ee0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8008ee2:	f000 bc38 	b.w	8009756 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8008ee6:	f000 bc36 	b.w	8009756 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8008eea:	4b08      	ldr	r3, [pc, #32]	@ (8008f0c <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 8008eec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008eee:	f000 bc32 	b.w	8009756 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8008ef2:	2300      	movs	r3, #0
 8008ef4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008ef6:	f000 bc2e 	b.w	8009756 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8008efa:	bf00      	nop
 8008efc:	58024400 	.word	0x58024400
 8008f00:	03d09000 	.word	0x03d09000
 8008f04:	003d0900 	.word	0x003d0900
 8008f08:	017d7840 	.word	0x017d7840
 8008f0c:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 8008f10:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008f14:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 8008f18:	430b      	orrs	r3, r1
 8008f1a:	f040 809c 	bne.w	8009056 <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 8008f1e:	4b9e      	ldr	r3, [pc, #632]	@ (8009198 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008f20:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008f22:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 8008f26:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8008f28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f2a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8008f2e:	d054      	beq.n	8008fda <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 8008f30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f32:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8008f36:	f200 808b 	bhi.w	8009050 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8008f3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f3c:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8008f40:	f000 8083 	beq.w	800904a <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 8008f44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f46:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8008f4a:	f200 8081 	bhi.w	8009050 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8008f4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f50:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008f54:	d02f      	beq.n	8008fb6 <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 8008f56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f58:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008f5c:	d878      	bhi.n	8009050 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8008f5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f60:	2b00      	cmp	r3, #0
 8008f62:	d004      	beq.n	8008f6e <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 8008f64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f66:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008f6a:	d012      	beq.n	8008f92 <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 8008f6c:	e070      	b.n	8009050 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8008f6e:	4b8a      	ldr	r3, [pc, #552]	@ (8009198 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008f70:	681b      	ldr	r3, [r3, #0]
 8008f72:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008f76:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008f7a:	d107      	bne.n	8008f8c <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008f7c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008f80:	4618      	mov	r0, r3
 8008f82:	f000 feaf 	bl	8009ce4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008f86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f88:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008f8a:	e3e4      	b.n	8009756 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008f8c:	2300      	movs	r3, #0
 8008f8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008f90:	e3e1      	b.n	8009756 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008f92:	4b81      	ldr	r3, [pc, #516]	@ (8009198 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008f94:	681b      	ldr	r3, [r3, #0]
 8008f96:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008f9a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008f9e:	d107      	bne.n	8008fb0 <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008fa0:	f107 0318 	add.w	r3, r7, #24
 8008fa4:	4618      	mov	r0, r3
 8008fa6:	f000 fbf5 	bl	8009794 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8008faa:	69bb      	ldr	r3, [r7, #24]
 8008fac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008fae:	e3d2      	b.n	8009756 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008fb0:	2300      	movs	r3, #0
 8008fb2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008fb4:	e3cf      	b.n	8009756 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008fb6:	4b78      	ldr	r3, [pc, #480]	@ (8009198 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008fb8:	681b      	ldr	r3, [r3, #0]
 8008fba:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008fbe:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008fc2:	d107      	bne.n	8008fd4 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008fc4:	f107 030c 	add.w	r3, r7, #12
 8008fc8:	4618      	mov	r0, r3
 8008fca:	f000 fd37 	bl	8009a3c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8008fce:	68fb      	ldr	r3, [r7, #12]
 8008fd0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008fd2:	e3c0      	b.n	8009756 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008fd4:	2300      	movs	r3, #0
 8008fd6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008fd8:	e3bd      	b.n	8009756 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008fda:	4b6f      	ldr	r3, [pc, #444]	@ (8009198 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008fdc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008fde:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8008fe2:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008fe4:	4b6c      	ldr	r3, [pc, #432]	@ (8009198 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008fe6:	681b      	ldr	r3, [r3, #0]
 8008fe8:	f003 0304 	and.w	r3, r3, #4
 8008fec:	2b04      	cmp	r3, #4
 8008fee:	d10c      	bne.n	800900a <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 8008ff0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008ff2:	2b00      	cmp	r3, #0
 8008ff4:	d109      	bne.n	800900a <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008ff6:	4b68      	ldr	r3, [pc, #416]	@ (8009198 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008ff8:	681b      	ldr	r3, [r3, #0]
 8008ffa:	08db      	lsrs	r3, r3, #3
 8008ffc:	f003 0303 	and.w	r3, r3, #3
 8009000:	4a66      	ldr	r2, [pc, #408]	@ (800919c <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 8009002:	fa22 f303 	lsr.w	r3, r2, r3
 8009006:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009008:	e01e      	b.n	8009048 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800900a:	4b63      	ldr	r3, [pc, #396]	@ (8009198 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800900c:	681b      	ldr	r3, [r3, #0]
 800900e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009012:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009016:	d106      	bne.n	8009026 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 8009018:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800901a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800901e:	d102      	bne.n	8009026 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8009020:	4b5f      	ldr	r3, [pc, #380]	@ (80091a0 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8009022:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009024:	e010      	b.n	8009048 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8009026:	4b5c      	ldr	r3, [pc, #368]	@ (8009198 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8009028:	681b      	ldr	r3, [r3, #0]
 800902a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800902e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009032:	d106      	bne.n	8009042 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 8009034:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009036:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800903a:	d102      	bne.n	8009042 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800903c:	4b59      	ldr	r3, [pc, #356]	@ (80091a4 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 800903e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009040:	e002      	b.n	8009048 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8009042:	2300      	movs	r3, #0
 8009044:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8009046:	e386      	b.n	8009756 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8009048:	e385      	b.n	8009756 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800904a:	4b57      	ldr	r3, [pc, #348]	@ (80091a8 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 800904c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800904e:	e382      	b.n	8009756 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8009050:	2300      	movs	r3, #0
 8009052:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009054:	e37f      	b.n	8009756 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 8009056:	e9d7 2300 	ldrd	r2, r3, [r7]
 800905a:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 800905e:	430b      	orrs	r3, r1
 8009060:	f040 80a7 	bne.w	80091b2 <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 8009064:	4b4c      	ldr	r3, [pc, #304]	@ (8009198 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8009066:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009068:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 800906c:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800906e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009070:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8009074:	d055      	beq.n	8009122 <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 8009076:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009078:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800907c:	f200 8096 	bhi.w	80091ac <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8009080:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009082:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8009086:	f000 8084 	beq.w	8009192 <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 800908a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800908c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8009090:	f200 808c 	bhi.w	80091ac <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8009094:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009096:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800909a:	d030      	beq.n	80090fe <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 800909c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800909e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80090a2:	f200 8083 	bhi.w	80091ac <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 80090a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090a8:	2b00      	cmp	r3, #0
 80090aa:	d004      	beq.n	80090b6 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 80090ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090ae:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80090b2:	d012      	beq.n	80090da <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 80090b4:	e07a      	b.n	80091ac <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80090b6:	4b38      	ldr	r3, [pc, #224]	@ (8009198 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80090b8:	681b      	ldr	r3, [r3, #0]
 80090ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80090be:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80090c2:	d107      	bne.n	80090d4 <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80090c4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80090c8:	4618      	mov	r0, r3
 80090ca:	f000 fe0b 	bl	8009ce4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80090ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80090d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80090d2:	e340      	b.n	8009756 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80090d4:	2300      	movs	r3, #0
 80090d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80090d8:	e33d      	b.n	8009756 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80090da:	4b2f      	ldr	r3, [pc, #188]	@ (8009198 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80090dc:	681b      	ldr	r3, [r3, #0]
 80090de:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80090e2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80090e6:	d107      	bne.n	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80090e8:	f107 0318 	add.w	r3, r7, #24
 80090ec:	4618      	mov	r0, r3
 80090ee:	f000 fb51 	bl	8009794 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80090f2:	69bb      	ldr	r3, [r7, #24]
 80090f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80090f6:	e32e      	b.n	8009756 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80090f8:	2300      	movs	r3, #0
 80090fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80090fc:	e32b      	b.n	8009756 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80090fe:	4b26      	ldr	r3, [pc, #152]	@ (8009198 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8009100:	681b      	ldr	r3, [r3, #0]
 8009102:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009106:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800910a:	d107      	bne.n	800911c <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800910c:	f107 030c 	add.w	r3, r7, #12
 8009110:	4618      	mov	r0, r3
 8009112:	f000 fc93 	bl	8009a3c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8009116:	68fb      	ldr	r3, [r7, #12]
 8009118:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800911a:	e31c      	b.n	8009756 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800911c:	2300      	movs	r3, #0
 800911e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009120:	e319      	b.n	8009756 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8009122:	4b1d      	ldr	r3, [pc, #116]	@ (8009198 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8009124:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009126:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800912a:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800912c:	4b1a      	ldr	r3, [pc, #104]	@ (8009198 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800912e:	681b      	ldr	r3, [r3, #0]
 8009130:	f003 0304 	and.w	r3, r3, #4
 8009134:	2b04      	cmp	r3, #4
 8009136:	d10c      	bne.n	8009152 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 8009138:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800913a:	2b00      	cmp	r3, #0
 800913c:	d109      	bne.n	8009152 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800913e:	4b16      	ldr	r3, [pc, #88]	@ (8009198 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8009140:	681b      	ldr	r3, [r3, #0]
 8009142:	08db      	lsrs	r3, r3, #3
 8009144:	f003 0303 	and.w	r3, r3, #3
 8009148:	4a14      	ldr	r2, [pc, #80]	@ (800919c <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800914a:	fa22 f303 	lsr.w	r3, r2, r3
 800914e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009150:	e01e      	b.n	8009190 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8009152:	4b11      	ldr	r3, [pc, #68]	@ (8009198 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8009154:	681b      	ldr	r3, [r3, #0]
 8009156:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800915a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800915e:	d106      	bne.n	800916e <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 8009160:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009162:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009166:	d102      	bne.n	800916e <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8009168:	4b0d      	ldr	r3, [pc, #52]	@ (80091a0 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 800916a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800916c:	e010      	b.n	8009190 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800916e:	4b0a      	ldr	r3, [pc, #40]	@ (8009198 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8009170:	681b      	ldr	r3, [r3, #0]
 8009172:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009176:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800917a:	d106      	bne.n	800918a <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 800917c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800917e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009182:	d102      	bne.n	800918a <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8009184:	4b07      	ldr	r3, [pc, #28]	@ (80091a4 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 8009186:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009188:	e002      	b.n	8009190 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800918a:	2300      	movs	r3, #0
 800918c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800918e:	e2e2      	b.n	8009756 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8009190:	e2e1      	b.n	8009756 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8009192:	4b05      	ldr	r3, [pc, #20]	@ (80091a8 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8009194:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009196:	e2de      	b.n	8009756 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8009198:	58024400 	.word	0x58024400
 800919c:	03d09000 	.word	0x03d09000
 80091a0:	003d0900 	.word	0x003d0900
 80091a4:	017d7840 	.word	0x017d7840
 80091a8:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 80091ac:	2300      	movs	r3, #0
 80091ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80091b0:	e2d1      	b.n	8009756 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 80091b2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80091b6:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 80091ba:	430b      	orrs	r3, r1
 80091bc:	f040 809c 	bne.w	80092f8 <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 80091c0:	4b93      	ldr	r3, [pc, #588]	@ (8009410 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80091c2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80091c4:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 80091c8:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 80091ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80091cc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80091d0:	d054      	beq.n	800927c <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 80091d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80091d4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80091d8:	f200 808b 	bhi.w	80092f2 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 80091dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80091de:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80091e2:	f000 8083 	beq.w	80092ec <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 80091e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80091e8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80091ec:	f200 8081 	bhi.w	80092f2 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 80091f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80091f2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80091f6:	d02f      	beq.n	8009258 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 80091f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80091fa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80091fe:	d878      	bhi.n	80092f2 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8009200:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009202:	2b00      	cmp	r3, #0
 8009204:	d004      	beq.n	8009210 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 8009206:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009208:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800920c:	d012      	beq.n	8009234 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 800920e:	e070      	b.n	80092f2 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8009210:	4b7f      	ldr	r3, [pc, #508]	@ (8009410 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8009212:	681b      	ldr	r3, [r3, #0]
 8009214:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009218:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800921c:	d107      	bne.n	800922e <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800921e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009222:	4618      	mov	r0, r3
 8009224:	f000 fd5e 	bl	8009ce4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8009228:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800922a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800922c:	e293      	b.n	8009756 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800922e:	2300      	movs	r3, #0
 8009230:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009232:	e290      	b.n	8009756 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8009234:	4b76      	ldr	r3, [pc, #472]	@ (8009410 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8009236:	681b      	ldr	r3, [r3, #0]
 8009238:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800923c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009240:	d107      	bne.n	8009252 <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009242:	f107 0318 	add.w	r3, r7, #24
 8009246:	4618      	mov	r0, r3
 8009248:	f000 faa4 	bl	8009794 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800924c:	69bb      	ldr	r3, [r7, #24]
 800924e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009250:	e281      	b.n	8009756 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009252:	2300      	movs	r3, #0
 8009254:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009256:	e27e      	b.n	8009756 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8009258:	4b6d      	ldr	r3, [pc, #436]	@ (8009410 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800925a:	681b      	ldr	r3, [r3, #0]
 800925c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009260:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009264:	d107      	bne.n	8009276 <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009266:	f107 030c 	add.w	r3, r7, #12
 800926a:	4618      	mov	r0, r3
 800926c:	f000 fbe6 	bl	8009a3c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8009270:	68fb      	ldr	r3, [r7, #12]
 8009272:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009274:	e26f      	b.n	8009756 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009276:	2300      	movs	r3, #0
 8009278:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800927a:	e26c      	b.n	8009756 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800927c:	4b64      	ldr	r3, [pc, #400]	@ (8009410 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800927e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009280:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8009284:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8009286:	4b62      	ldr	r3, [pc, #392]	@ (8009410 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8009288:	681b      	ldr	r3, [r3, #0]
 800928a:	f003 0304 	and.w	r3, r3, #4
 800928e:	2b04      	cmp	r3, #4
 8009290:	d10c      	bne.n	80092ac <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 8009292:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009294:	2b00      	cmp	r3, #0
 8009296:	d109      	bne.n	80092ac <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009298:	4b5d      	ldr	r3, [pc, #372]	@ (8009410 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800929a:	681b      	ldr	r3, [r3, #0]
 800929c:	08db      	lsrs	r3, r3, #3
 800929e:	f003 0303 	and.w	r3, r3, #3
 80092a2:	4a5c      	ldr	r2, [pc, #368]	@ (8009414 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 80092a4:	fa22 f303 	lsr.w	r3, r2, r3
 80092a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80092aa:	e01e      	b.n	80092ea <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80092ac:	4b58      	ldr	r3, [pc, #352]	@ (8009410 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80092ae:	681b      	ldr	r3, [r3, #0]
 80092b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80092b4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80092b8:	d106      	bne.n	80092c8 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 80092ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80092bc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80092c0:	d102      	bne.n	80092c8 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80092c2:	4b55      	ldr	r3, [pc, #340]	@ (8009418 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 80092c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80092c6:	e010      	b.n	80092ea <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80092c8:	4b51      	ldr	r3, [pc, #324]	@ (8009410 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80092ca:	681b      	ldr	r3, [r3, #0]
 80092cc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80092d0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80092d4:	d106      	bne.n	80092e4 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 80092d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80092d8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80092dc:	d102      	bne.n	80092e4 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80092de:	4b4f      	ldr	r3, [pc, #316]	@ (800941c <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 80092e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80092e2:	e002      	b.n	80092ea <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80092e4:	2300      	movs	r3, #0
 80092e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 80092e8:	e235      	b.n	8009756 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80092ea:	e234      	b.n	8009756 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 80092ec:	4b4c      	ldr	r3, [pc, #304]	@ (8009420 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 80092ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80092f0:	e231      	b.n	8009756 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 80092f2:	2300      	movs	r3, #0
 80092f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80092f6:	e22e      	b.n	8009756 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 80092f8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80092fc:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 8009300:	430b      	orrs	r3, r1
 8009302:	f040 808f 	bne.w	8009424 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 8009306:	4b42      	ldr	r3, [pc, #264]	@ (8009410 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8009308:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800930a:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 800930e:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 8009310:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009312:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8009316:	d06b      	beq.n	80093f0 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 8009318:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800931a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800931e:	d874      	bhi.n	800940a <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8009320:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009322:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8009326:	d056      	beq.n	80093d6 <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 8009328:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800932a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800932e:	d86c      	bhi.n	800940a <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8009330:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009332:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8009336:	d03b      	beq.n	80093b0 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 8009338:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800933a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800933e:	d864      	bhi.n	800940a <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8009340:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009342:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009346:	d021      	beq.n	800938c <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 8009348:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800934a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800934e:	d85c      	bhi.n	800940a <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8009350:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009352:	2b00      	cmp	r3, #0
 8009354:	d004      	beq.n	8009360 <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 8009356:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009358:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800935c:	d004      	beq.n	8009368 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 800935e:	e054      	b.n	800940a <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 8009360:	f7fe fa4c 	bl	80077fc <HAL_RCC_GetPCLK1Freq>
 8009364:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8009366:	e1f6      	b.n	8009756 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8009368:	4b29      	ldr	r3, [pc, #164]	@ (8009410 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800936a:	681b      	ldr	r3, [r3, #0]
 800936c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009370:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009374:	d107      	bne.n	8009386 <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009376:	f107 0318 	add.w	r3, r7, #24
 800937a:	4618      	mov	r0, r3
 800937c:	f000 fa0a 	bl	8009794 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8009380:	69fb      	ldr	r3, [r7, #28]
 8009382:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009384:	e1e7      	b.n	8009756 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009386:	2300      	movs	r3, #0
 8009388:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800938a:	e1e4      	b.n	8009756 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800938c:	4b20      	ldr	r3, [pc, #128]	@ (8009410 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800938e:	681b      	ldr	r3, [r3, #0]
 8009390:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009394:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009398:	d107      	bne.n	80093aa <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800939a:	f107 030c 	add.w	r3, r7, #12
 800939e:	4618      	mov	r0, r3
 80093a0:	f000 fb4c 	bl	8009a3c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80093a4:	693b      	ldr	r3, [r7, #16]
 80093a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80093a8:	e1d5      	b.n	8009756 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80093aa:	2300      	movs	r3, #0
 80093ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80093ae:	e1d2      	b.n	8009756 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80093b0:	4b17      	ldr	r3, [pc, #92]	@ (8009410 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80093b2:	681b      	ldr	r3, [r3, #0]
 80093b4:	f003 0304 	and.w	r3, r3, #4
 80093b8:	2b04      	cmp	r3, #4
 80093ba:	d109      	bne.n	80093d0 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80093bc:	4b14      	ldr	r3, [pc, #80]	@ (8009410 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80093be:	681b      	ldr	r3, [r3, #0]
 80093c0:	08db      	lsrs	r3, r3, #3
 80093c2:	f003 0303 	and.w	r3, r3, #3
 80093c6:	4a13      	ldr	r2, [pc, #76]	@ (8009414 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 80093c8:	fa22 f303 	lsr.w	r3, r2, r3
 80093cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80093ce:	e1c2      	b.n	8009756 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80093d0:	2300      	movs	r3, #0
 80093d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80093d4:	e1bf      	b.n	8009756 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 80093d6:	4b0e      	ldr	r3, [pc, #56]	@ (8009410 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80093d8:	681b      	ldr	r3, [r3, #0]
 80093da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80093de:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80093e2:	d102      	bne.n	80093ea <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 80093e4:	4b0c      	ldr	r3, [pc, #48]	@ (8009418 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 80093e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80093e8:	e1b5      	b.n	8009756 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80093ea:	2300      	movs	r3, #0
 80093ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80093ee:	e1b2      	b.n	8009756 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80093f0:	4b07      	ldr	r3, [pc, #28]	@ (8009410 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80093f2:	681b      	ldr	r3, [r3, #0]
 80093f4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80093f8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80093fc:	d102      	bne.n	8009404 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 80093fe:	4b07      	ldr	r3, [pc, #28]	@ (800941c <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 8009400:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009402:	e1a8      	b.n	8009756 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009404:	2300      	movs	r3, #0
 8009406:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009408:	e1a5      	b.n	8009756 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800940a:	2300      	movs	r3, #0
 800940c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800940e:	e1a2      	b.n	8009756 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8009410:	58024400 	.word	0x58024400
 8009414:	03d09000 	.word	0x03d09000
 8009418:	003d0900 	.word	0x003d0900
 800941c:	017d7840 	.word	0x017d7840
 8009420:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 8009424:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009428:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 800942c:	430b      	orrs	r3, r1
 800942e:	d173      	bne.n	8009518 <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8009430:	4b9c      	ldr	r3, [pc, #624]	@ (80096a4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8009432:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009434:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8009438:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800943a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800943c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009440:	d02f      	beq.n	80094a2 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 8009442:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009444:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009448:	d863      	bhi.n	8009512 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 800944a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800944c:	2b00      	cmp	r3, #0
 800944e:	d004      	beq.n	800945a <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 8009450:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009452:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009456:	d012      	beq.n	800947e <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 8009458:	e05b      	b.n	8009512 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800945a:	4b92      	ldr	r3, [pc, #584]	@ (80096a4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800945c:	681b      	ldr	r3, [r3, #0]
 800945e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009462:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009466:	d107      	bne.n	8009478 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009468:	f107 0318 	add.w	r3, r7, #24
 800946c:	4618      	mov	r0, r3
 800946e:	f000 f991 	bl	8009794 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8009472:	69bb      	ldr	r3, [r7, #24]
 8009474:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009476:	e16e      	b.n	8009756 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009478:	2300      	movs	r3, #0
 800947a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800947c:	e16b      	b.n	8009756 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800947e:	4b89      	ldr	r3, [pc, #548]	@ (80096a4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8009480:	681b      	ldr	r3, [r3, #0]
 8009482:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009486:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800948a:	d107      	bne.n	800949c <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800948c:	f107 030c 	add.w	r3, r7, #12
 8009490:	4618      	mov	r0, r3
 8009492:	f000 fad3 	bl	8009a3c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8009496:	697b      	ldr	r3, [r7, #20]
 8009498:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800949a:	e15c      	b.n	8009756 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800949c:	2300      	movs	r3, #0
 800949e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80094a0:	e159      	b.n	8009756 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80094a2:	4b80      	ldr	r3, [pc, #512]	@ (80096a4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80094a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80094a6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80094aa:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80094ac:	4b7d      	ldr	r3, [pc, #500]	@ (80096a4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80094ae:	681b      	ldr	r3, [r3, #0]
 80094b0:	f003 0304 	and.w	r3, r3, #4
 80094b4:	2b04      	cmp	r3, #4
 80094b6:	d10c      	bne.n	80094d2 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 80094b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80094ba:	2b00      	cmp	r3, #0
 80094bc:	d109      	bne.n	80094d2 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80094be:	4b79      	ldr	r3, [pc, #484]	@ (80096a4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80094c0:	681b      	ldr	r3, [r3, #0]
 80094c2:	08db      	lsrs	r3, r3, #3
 80094c4:	f003 0303 	and.w	r3, r3, #3
 80094c8:	4a77      	ldr	r2, [pc, #476]	@ (80096a8 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 80094ca:	fa22 f303 	lsr.w	r3, r2, r3
 80094ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80094d0:	e01e      	b.n	8009510 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80094d2:	4b74      	ldr	r3, [pc, #464]	@ (80096a4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80094d4:	681b      	ldr	r3, [r3, #0]
 80094d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80094da:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80094de:	d106      	bne.n	80094ee <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 80094e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80094e2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80094e6:	d102      	bne.n	80094ee <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80094e8:	4b70      	ldr	r3, [pc, #448]	@ (80096ac <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 80094ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80094ec:	e010      	b.n	8009510 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80094ee:	4b6d      	ldr	r3, [pc, #436]	@ (80096a4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80094f0:	681b      	ldr	r3, [r3, #0]
 80094f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80094f6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80094fa:	d106      	bne.n	800950a <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 80094fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80094fe:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009502:	d102      	bne.n	800950a <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8009504:	4b6a      	ldr	r3, [pc, #424]	@ (80096b0 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 8009506:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009508:	e002      	b.n	8009510 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800950a:	2300      	movs	r3, #0
 800950c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800950e:	e122      	b.n	8009756 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8009510:	e121      	b.n	8009756 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8009512:	2300      	movs	r3, #0
 8009514:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009516:	e11e      	b.n	8009756 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8009518:	e9d7 2300 	ldrd	r2, r3, [r7]
 800951c:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 8009520:	430b      	orrs	r3, r1
 8009522:	d133      	bne.n	800958c <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 8009524:	4b5f      	ldr	r3, [pc, #380]	@ (80096a4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8009526:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009528:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800952c:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800952e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009530:	2b00      	cmp	r3, #0
 8009532:	d004      	beq.n	800953e <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 8009534:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009536:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800953a:	d012      	beq.n	8009562 <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 800953c:	e023      	b.n	8009586 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800953e:	4b59      	ldr	r3, [pc, #356]	@ (80096a4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8009540:	681b      	ldr	r3, [r3, #0]
 8009542:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009546:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800954a:	d107      	bne.n	800955c <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800954c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009550:	4618      	mov	r0, r3
 8009552:	f000 fbc7 	bl	8009ce4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8009556:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009558:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800955a:	e0fc      	b.n	8009756 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800955c:	2300      	movs	r3, #0
 800955e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009560:	e0f9      	b.n	8009756 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8009562:	4b50      	ldr	r3, [pc, #320]	@ (80096a4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8009564:	681b      	ldr	r3, [r3, #0]
 8009566:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800956a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800956e:	d107      	bne.n	8009580 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009570:	f107 0318 	add.w	r3, r7, #24
 8009574:	4618      	mov	r0, r3
 8009576:	f000 f90d 	bl	8009794 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800957a:	6a3b      	ldr	r3, [r7, #32]
 800957c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800957e:	e0ea      	b.n	8009756 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009580:	2300      	movs	r3, #0
 8009582:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009584:	e0e7      	b.n	8009756 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8009586:	2300      	movs	r3, #0
 8009588:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800958a:	e0e4      	b.n	8009756 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 800958c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009590:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 8009594:	430b      	orrs	r3, r1
 8009596:	f040 808d 	bne.w	80096b4 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 800959a:	4b42      	ldr	r3, [pc, #264]	@ (80096a4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800959c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800959e:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 80095a2:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 80095a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80095a6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80095aa:	d06b      	beq.n	8009684 <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 80095ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80095ae:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80095b2:	d874      	bhi.n	800969e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 80095b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80095b6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80095ba:	d056      	beq.n	800966a <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 80095bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80095be:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80095c2:	d86c      	bhi.n	800969e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 80095c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80095c6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80095ca:	d03b      	beq.n	8009644 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 80095cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80095ce:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80095d2:	d864      	bhi.n	800969e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 80095d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80095d6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80095da:	d021      	beq.n	8009620 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 80095dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80095de:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80095e2:	d85c      	bhi.n	800969e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 80095e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80095e6:	2b00      	cmp	r3, #0
 80095e8:	d004      	beq.n	80095f4 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 80095ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80095ec:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80095f0:	d004      	beq.n	80095fc <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 80095f2:	e054      	b.n	800969e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 80095f4:	f000 f8b8 	bl	8009768 <HAL_RCCEx_GetD3PCLK1Freq>
 80095f8:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80095fa:	e0ac      	b.n	8009756 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80095fc:	4b29      	ldr	r3, [pc, #164]	@ (80096a4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80095fe:	681b      	ldr	r3, [r3, #0]
 8009600:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009604:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009608:	d107      	bne.n	800961a <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800960a:	f107 0318 	add.w	r3, r7, #24
 800960e:	4618      	mov	r0, r3
 8009610:	f000 f8c0 	bl	8009794 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8009614:	69fb      	ldr	r3, [r7, #28]
 8009616:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009618:	e09d      	b.n	8009756 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800961a:	2300      	movs	r3, #0
 800961c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800961e:	e09a      	b.n	8009756 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8009620:	4b20      	ldr	r3, [pc, #128]	@ (80096a4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8009622:	681b      	ldr	r3, [r3, #0]
 8009624:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009628:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800962c:	d107      	bne.n	800963e <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800962e:	f107 030c 	add.w	r3, r7, #12
 8009632:	4618      	mov	r0, r3
 8009634:	f000 fa02 	bl	8009a3c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8009638:	693b      	ldr	r3, [r7, #16]
 800963a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800963c:	e08b      	b.n	8009756 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800963e:	2300      	movs	r3, #0
 8009640:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009642:	e088      	b.n	8009756 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8009644:	4b17      	ldr	r3, [pc, #92]	@ (80096a4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8009646:	681b      	ldr	r3, [r3, #0]
 8009648:	f003 0304 	and.w	r3, r3, #4
 800964c:	2b04      	cmp	r3, #4
 800964e:	d109      	bne.n	8009664 <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009650:	4b14      	ldr	r3, [pc, #80]	@ (80096a4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8009652:	681b      	ldr	r3, [r3, #0]
 8009654:	08db      	lsrs	r3, r3, #3
 8009656:	f003 0303 	and.w	r3, r3, #3
 800965a:	4a13      	ldr	r2, [pc, #76]	@ (80096a8 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 800965c:	fa22 f303 	lsr.w	r3, r2, r3
 8009660:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009662:	e078      	b.n	8009756 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009664:	2300      	movs	r3, #0
 8009666:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009668:	e075      	b.n	8009756 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800966a:	4b0e      	ldr	r3, [pc, #56]	@ (80096a4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800966c:	681b      	ldr	r3, [r3, #0]
 800966e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009672:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009676:	d102      	bne.n	800967e <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 8009678:	4b0c      	ldr	r3, [pc, #48]	@ (80096ac <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 800967a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800967c:	e06b      	b.n	8009756 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800967e:	2300      	movs	r3, #0
 8009680:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009682:	e068      	b.n	8009756 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8009684:	4b07      	ldr	r3, [pc, #28]	@ (80096a4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8009686:	681b      	ldr	r3, [r3, #0]
 8009688:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800968c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009690:	d102      	bne.n	8009698 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 8009692:	4b07      	ldr	r3, [pc, #28]	@ (80096b0 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 8009694:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009696:	e05e      	b.n	8009756 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009698:	2300      	movs	r3, #0
 800969a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800969c:	e05b      	b.n	8009756 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 800969e:	2300      	movs	r3, #0
 80096a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80096a2:	e058      	b.n	8009756 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80096a4:	58024400 	.word	0x58024400
 80096a8:	03d09000 	.word	0x03d09000
 80096ac:	003d0900 	.word	0x003d0900
 80096b0:	017d7840 	.word	0x017d7840
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 80096b4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80096b8:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 80096bc:	430b      	orrs	r3, r1
 80096be:	d148      	bne.n	8009752 <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 80096c0:	4b27      	ldr	r3, [pc, #156]	@ (8009760 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 80096c2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80096c4:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80096c8:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 80096ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80096cc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80096d0:	d02a      	beq.n	8009728 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 80096d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80096d4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80096d8:	d838      	bhi.n	800974c <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 80096da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80096dc:	2b00      	cmp	r3, #0
 80096de:	d004      	beq.n	80096ea <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 80096e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80096e2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80096e6:	d00d      	beq.n	8009704 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 80096e8:	e030      	b.n	800974c <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80096ea:	4b1d      	ldr	r3, [pc, #116]	@ (8009760 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 80096ec:	681b      	ldr	r3, [r3, #0]
 80096ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80096f2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80096f6:	d102      	bne.n	80096fe <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 80096f8:	4b1a      	ldr	r3, [pc, #104]	@ (8009764 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 80096fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80096fc:	e02b      	b.n	8009756 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80096fe:	2300      	movs	r3, #0
 8009700:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009702:	e028      	b.n	8009756 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8009704:	4b16      	ldr	r3, [pc, #88]	@ (8009760 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8009706:	681b      	ldr	r3, [r3, #0]
 8009708:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800970c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009710:	d107      	bne.n	8009722 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009712:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009716:	4618      	mov	r0, r3
 8009718:	f000 fae4 	bl	8009ce4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800971c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800971e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009720:	e019      	b.n	8009756 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009722:	2300      	movs	r3, #0
 8009724:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009726:	e016      	b.n	8009756 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8009728:	4b0d      	ldr	r3, [pc, #52]	@ (8009760 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800972a:	681b      	ldr	r3, [r3, #0]
 800972c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009730:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009734:	d107      	bne.n	8009746 <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009736:	f107 0318 	add.w	r3, r7, #24
 800973a:	4618      	mov	r0, r3
 800973c:	f000 f82a 	bl	8009794 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8009740:	69fb      	ldr	r3, [r7, #28]
 8009742:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009744:	e007      	b.n	8009756 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009746:	2300      	movs	r3, #0
 8009748:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800974a:	e004      	b.n	8009756 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800974c:	2300      	movs	r3, #0
 800974e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009750:	e001      	b.n	8009756 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 8009752:	2300      	movs	r3, #0
 8009754:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 8009756:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8009758:	4618      	mov	r0, r3
 800975a:	3740      	adds	r7, #64	@ 0x40
 800975c:	46bd      	mov	sp, r7
 800975e:	bd80      	pop	{r7, pc}
 8009760:	58024400 	.word	0x58024400
 8009764:	017d7840 	.word	0x017d7840

08009768 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8009768:	b580      	push	{r7, lr}
 800976a:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800976c:	f7fe f816 	bl	800779c <HAL_RCC_GetHCLKFreq>
 8009770:	4602      	mov	r2, r0
 8009772:	4b06      	ldr	r3, [pc, #24]	@ (800978c <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8009774:	6a1b      	ldr	r3, [r3, #32]
 8009776:	091b      	lsrs	r3, r3, #4
 8009778:	f003 0307 	and.w	r3, r3, #7
 800977c:	4904      	ldr	r1, [pc, #16]	@ (8009790 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800977e:	5ccb      	ldrb	r3, [r1, r3]
 8009780:	f003 031f 	and.w	r3, r3, #31
 8009784:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8009788:	4618      	mov	r0, r3
 800978a:	bd80      	pop	{r7, pc}
 800978c:	58024400 	.word	0x58024400
 8009790:	0800c2ec 	.word	0x0800c2ec

08009794 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8009794:	b480      	push	{r7}
 8009796:	b089      	sub	sp, #36	@ 0x24
 8009798:	af00      	add	r7, sp, #0
 800979a:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800979c:	4ba1      	ldr	r3, [pc, #644]	@ (8009a24 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800979e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80097a0:	f003 0303 	and.w	r3, r3, #3
 80097a4:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 80097a6:	4b9f      	ldr	r3, [pc, #636]	@ (8009a24 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80097a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80097aa:	0b1b      	lsrs	r3, r3, #12
 80097ac:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80097b0:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 80097b2:	4b9c      	ldr	r3, [pc, #624]	@ (8009a24 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80097b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80097b6:	091b      	lsrs	r3, r3, #4
 80097b8:	f003 0301 	and.w	r3, r3, #1
 80097bc:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 80097be:	4b99      	ldr	r3, [pc, #612]	@ (8009a24 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80097c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80097c2:	08db      	lsrs	r3, r3, #3
 80097c4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80097c8:	693a      	ldr	r2, [r7, #16]
 80097ca:	fb02 f303 	mul.w	r3, r2, r3
 80097ce:	ee07 3a90 	vmov	s15, r3
 80097d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80097d6:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 80097da:	697b      	ldr	r3, [r7, #20]
 80097dc:	2b00      	cmp	r3, #0
 80097de:	f000 8111 	beq.w	8009a04 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 80097e2:	69bb      	ldr	r3, [r7, #24]
 80097e4:	2b02      	cmp	r3, #2
 80097e6:	f000 8083 	beq.w	80098f0 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 80097ea:	69bb      	ldr	r3, [r7, #24]
 80097ec:	2b02      	cmp	r3, #2
 80097ee:	f200 80a1 	bhi.w	8009934 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 80097f2:	69bb      	ldr	r3, [r7, #24]
 80097f4:	2b00      	cmp	r3, #0
 80097f6:	d003      	beq.n	8009800 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 80097f8:	69bb      	ldr	r3, [r7, #24]
 80097fa:	2b01      	cmp	r3, #1
 80097fc:	d056      	beq.n	80098ac <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 80097fe:	e099      	b.n	8009934 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009800:	4b88      	ldr	r3, [pc, #544]	@ (8009a24 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009802:	681b      	ldr	r3, [r3, #0]
 8009804:	f003 0320 	and.w	r3, r3, #32
 8009808:	2b00      	cmp	r3, #0
 800980a:	d02d      	beq.n	8009868 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800980c:	4b85      	ldr	r3, [pc, #532]	@ (8009a24 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800980e:	681b      	ldr	r3, [r3, #0]
 8009810:	08db      	lsrs	r3, r3, #3
 8009812:	f003 0303 	and.w	r3, r3, #3
 8009816:	4a84      	ldr	r2, [pc, #528]	@ (8009a28 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8009818:	fa22 f303 	lsr.w	r3, r2, r3
 800981c:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800981e:	68bb      	ldr	r3, [r7, #8]
 8009820:	ee07 3a90 	vmov	s15, r3
 8009824:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009828:	697b      	ldr	r3, [r7, #20]
 800982a:	ee07 3a90 	vmov	s15, r3
 800982e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009832:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009836:	4b7b      	ldr	r3, [pc, #492]	@ (8009a24 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009838:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800983a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800983e:	ee07 3a90 	vmov	s15, r3
 8009842:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009846:	ed97 6a03 	vldr	s12, [r7, #12]
 800984a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8009a2c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800984e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009852:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009856:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800985a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800985e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009862:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8009866:	e087      	b.n	8009978 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8009868:	697b      	ldr	r3, [r7, #20]
 800986a:	ee07 3a90 	vmov	s15, r3
 800986e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009872:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8009a30 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8009876:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800987a:	4b6a      	ldr	r3, [pc, #424]	@ (8009a24 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800987c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800987e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009882:	ee07 3a90 	vmov	s15, r3
 8009886:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800988a:	ed97 6a03 	vldr	s12, [r7, #12]
 800988e:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8009a2c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8009892:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009896:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800989a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800989e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80098a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80098a6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80098aa:	e065      	b.n	8009978 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80098ac:	697b      	ldr	r3, [r7, #20]
 80098ae:	ee07 3a90 	vmov	s15, r3
 80098b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80098b6:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8009a34 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80098ba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80098be:	4b59      	ldr	r3, [pc, #356]	@ (8009a24 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80098c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80098c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80098c6:	ee07 3a90 	vmov	s15, r3
 80098ca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80098ce:	ed97 6a03 	vldr	s12, [r7, #12]
 80098d2:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8009a2c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80098d6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80098da:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80098de:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80098e2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80098e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80098ea:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80098ee:	e043      	b.n	8009978 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80098f0:	697b      	ldr	r3, [r7, #20]
 80098f2:	ee07 3a90 	vmov	s15, r3
 80098f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80098fa:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8009a38 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 80098fe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009902:	4b48      	ldr	r3, [pc, #288]	@ (8009a24 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009904:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009906:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800990a:	ee07 3a90 	vmov	s15, r3
 800990e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009912:	ed97 6a03 	vldr	s12, [r7, #12]
 8009916:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8009a2c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800991a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800991e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009922:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009926:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800992a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800992e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009932:	e021      	b.n	8009978 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8009934:	697b      	ldr	r3, [r7, #20]
 8009936:	ee07 3a90 	vmov	s15, r3
 800993a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800993e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8009a34 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8009942:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009946:	4b37      	ldr	r3, [pc, #220]	@ (8009a24 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009948:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800994a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800994e:	ee07 3a90 	vmov	s15, r3
 8009952:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009956:	ed97 6a03 	vldr	s12, [r7, #12]
 800995a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8009a2c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800995e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009962:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009966:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800996a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800996e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009972:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009976:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8009978:	4b2a      	ldr	r3, [pc, #168]	@ (8009a24 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800997a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800997c:	0a5b      	lsrs	r3, r3, #9
 800997e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009982:	ee07 3a90 	vmov	s15, r3
 8009986:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800998a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800998e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009992:	edd7 6a07 	vldr	s13, [r7, #28]
 8009996:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800999a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800999e:	ee17 2a90 	vmov	r2, s15
 80099a2:	687b      	ldr	r3, [r7, #4]
 80099a4:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 80099a6:	4b1f      	ldr	r3, [pc, #124]	@ (8009a24 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80099a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80099aa:	0c1b      	lsrs	r3, r3, #16
 80099ac:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80099b0:	ee07 3a90 	vmov	s15, r3
 80099b4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80099b8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80099bc:	ee37 7a87 	vadd.f32	s14, s15, s14
 80099c0:	edd7 6a07 	vldr	s13, [r7, #28]
 80099c4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80099c8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80099cc:	ee17 2a90 	vmov	r2, s15
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 80099d4:	4b13      	ldr	r3, [pc, #76]	@ (8009a24 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80099d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80099d8:	0e1b      	lsrs	r3, r3, #24
 80099da:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80099de:	ee07 3a90 	vmov	s15, r3
 80099e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80099e6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80099ea:	ee37 7a87 	vadd.f32	s14, s15, s14
 80099ee:	edd7 6a07 	vldr	s13, [r7, #28]
 80099f2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80099f6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80099fa:	ee17 2a90 	vmov	r2, s15
 80099fe:	687b      	ldr	r3, [r7, #4]
 8009a00:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8009a02:	e008      	b.n	8009a16 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	2200      	movs	r2, #0
 8009a08:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	2200      	movs	r2, #0
 8009a0e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	2200      	movs	r2, #0
 8009a14:	609a      	str	r2, [r3, #8]
}
 8009a16:	bf00      	nop
 8009a18:	3724      	adds	r7, #36	@ 0x24
 8009a1a:	46bd      	mov	sp, r7
 8009a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a20:	4770      	bx	lr
 8009a22:	bf00      	nop
 8009a24:	58024400 	.word	0x58024400
 8009a28:	03d09000 	.word	0x03d09000
 8009a2c:	46000000 	.word	0x46000000
 8009a30:	4c742400 	.word	0x4c742400
 8009a34:	4a742400 	.word	0x4a742400
 8009a38:	4bbebc20 	.word	0x4bbebc20

08009a3c <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8009a3c:	b480      	push	{r7}
 8009a3e:	b089      	sub	sp, #36	@ 0x24
 8009a40:	af00      	add	r7, sp, #0
 8009a42:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8009a44:	4ba1      	ldr	r3, [pc, #644]	@ (8009ccc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009a46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009a48:	f003 0303 	and.w	r3, r3, #3
 8009a4c:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8009a4e:	4b9f      	ldr	r3, [pc, #636]	@ (8009ccc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009a50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009a52:	0d1b      	lsrs	r3, r3, #20
 8009a54:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009a58:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8009a5a:	4b9c      	ldr	r3, [pc, #624]	@ (8009ccc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009a5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a5e:	0a1b      	lsrs	r3, r3, #8
 8009a60:	f003 0301 	and.w	r3, r3, #1
 8009a64:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8009a66:	4b99      	ldr	r3, [pc, #612]	@ (8009ccc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009a68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009a6a:	08db      	lsrs	r3, r3, #3
 8009a6c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8009a70:	693a      	ldr	r2, [r7, #16]
 8009a72:	fb02 f303 	mul.w	r3, r2, r3
 8009a76:	ee07 3a90 	vmov	s15, r3
 8009a7a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009a7e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8009a82:	697b      	ldr	r3, [r7, #20]
 8009a84:	2b00      	cmp	r3, #0
 8009a86:	f000 8111 	beq.w	8009cac <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8009a8a:	69bb      	ldr	r3, [r7, #24]
 8009a8c:	2b02      	cmp	r3, #2
 8009a8e:	f000 8083 	beq.w	8009b98 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8009a92:	69bb      	ldr	r3, [r7, #24]
 8009a94:	2b02      	cmp	r3, #2
 8009a96:	f200 80a1 	bhi.w	8009bdc <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8009a9a:	69bb      	ldr	r3, [r7, #24]
 8009a9c:	2b00      	cmp	r3, #0
 8009a9e:	d003      	beq.n	8009aa8 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8009aa0:	69bb      	ldr	r3, [r7, #24]
 8009aa2:	2b01      	cmp	r3, #1
 8009aa4:	d056      	beq.n	8009b54 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8009aa6:	e099      	b.n	8009bdc <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009aa8:	4b88      	ldr	r3, [pc, #544]	@ (8009ccc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009aaa:	681b      	ldr	r3, [r3, #0]
 8009aac:	f003 0320 	and.w	r3, r3, #32
 8009ab0:	2b00      	cmp	r3, #0
 8009ab2:	d02d      	beq.n	8009b10 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009ab4:	4b85      	ldr	r3, [pc, #532]	@ (8009ccc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009ab6:	681b      	ldr	r3, [r3, #0]
 8009ab8:	08db      	lsrs	r3, r3, #3
 8009aba:	f003 0303 	and.w	r3, r3, #3
 8009abe:	4a84      	ldr	r2, [pc, #528]	@ (8009cd0 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8009ac0:	fa22 f303 	lsr.w	r3, r2, r3
 8009ac4:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8009ac6:	68bb      	ldr	r3, [r7, #8]
 8009ac8:	ee07 3a90 	vmov	s15, r3
 8009acc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009ad0:	697b      	ldr	r3, [r7, #20]
 8009ad2:	ee07 3a90 	vmov	s15, r3
 8009ad6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009ada:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009ade:	4b7b      	ldr	r3, [pc, #492]	@ (8009ccc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009ae0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009ae2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009ae6:	ee07 3a90 	vmov	s15, r3
 8009aea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009aee:	ed97 6a03 	vldr	s12, [r7, #12]
 8009af2:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8009cd4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8009af6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009afa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009afe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009b02:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009b06:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009b0a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8009b0e:	e087      	b.n	8009c20 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8009b10:	697b      	ldr	r3, [r7, #20]
 8009b12:	ee07 3a90 	vmov	s15, r3
 8009b16:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009b1a:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8009cd8 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8009b1e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009b22:	4b6a      	ldr	r3, [pc, #424]	@ (8009ccc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009b24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009b26:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009b2a:	ee07 3a90 	vmov	s15, r3
 8009b2e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009b32:	ed97 6a03 	vldr	s12, [r7, #12]
 8009b36:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8009cd4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8009b3a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009b3e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009b42:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009b46:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009b4a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009b4e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009b52:	e065      	b.n	8009c20 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8009b54:	697b      	ldr	r3, [r7, #20]
 8009b56:	ee07 3a90 	vmov	s15, r3
 8009b5a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009b5e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8009cdc <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8009b62:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009b66:	4b59      	ldr	r3, [pc, #356]	@ (8009ccc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009b68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009b6a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009b6e:	ee07 3a90 	vmov	s15, r3
 8009b72:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009b76:	ed97 6a03 	vldr	s12, [r7, #12]
 8009b7a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8009cd4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8009b7e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009b82:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009b86:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009b8a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009b8e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009b92:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009b96:	e043      	b.n	8009c20 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8009b98:	697b      	ldr	r3, [r7, #20]
 8009b9a:	ee07 3a90 	vmov	s15, r3
 8009b9e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009ba2:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8009ce0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8009ba6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009baa:	4b48      	ldr	r3, [pc, #288]	@ (8009ccc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009bac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009bae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009bb2:	ee07 3a90 	vmov	s15, r3
 8009bb6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009bba:	ed97 6a03 	vldr	s12, [r7, #12]
 8009bbe:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8009cd4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8009bc2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009bc6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009bca:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009bce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009bd2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009bd6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009bda:	e021      	b.n	8009c20 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8009bdc:	697b      	ldr	r3, [r7, #20]
 8009bde:	ee07 3a90 	vmov	s15, r3
 8009be2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009be6:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8009cdc <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8009bea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009bee:	4b37      	ldr	r3, [pc, #220]	@ (8009ccc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009bf0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009bf2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009bf6:	ee07 3a90 	vmov	s15, r3
 8009bfa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009bfe:	ed97 6a03 	vldr	s12, [r7, #12]
 8009c02:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8009cd4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8009c06:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009c0a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009c0e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009c12:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009c16:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009c1a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009c1e:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8009c20:	4b2a      	ldr	r3, [pc, #168]	@ (8009ccc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009c22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009c24:	0a5b      	lsrs	r3, r3, #9
 8009c26:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009c2a:	ee07 3a90 	vmov	s15, r3
 8009c2e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009c32:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009c36:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009c3a:	edd7 6a07 	vldr	s13, [r7, #28]
 8009c3e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009c42:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009c46:	ee17 2a90 	vmov	r2, s15
 8009c4a:	687b      	ldr	r3, [r7, #4]
 8009c4c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8009c4e:	4b1f      	ldr	r3, [pc, #124]	@ (8009ccc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009c50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009c52:	0c1b      	lsrs	r3, r3, #16
 8009c54:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009c58:	ee07 3a90 	vmov	s15, r3
 8009c5c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009c60:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009c64:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009c68:	edd7 6a07 	vldr	s13, [r7, #28]
 8009c6c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009c70:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009c74:	ee17 2a90 	vmov	r2, s15
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8009c7c:	4b13      	ldr	r3, [pc, #76]	@ (8009ccc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009c7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009c80:	0e1b      	lsrs	r3, r3, #24
 8009c82:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009c86:	ee07 3a90 	vmov	s15, r3
 8009c8a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009c8e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009c92:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009c96:	edd7 6a07 	vldr	s13, [r7, #28]
 8009c9a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009c9e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009ca2:	ee17 2a90 	vmov	r2, s15
 8009ca6:	687b      	ldr	r3, [r7, #4]
 8009ca8:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8009caa:	e008      	b.n	8009cbe <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8009cac:	687b      	ldr	r3, [r7, #4]
 8009cae:	2200      	movs	r2, #0
 8009cb0:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8009cb2:	687b      	ldr	r3, [r7, #4]
 8009cb4:	2200      	movs	r2, #0
 8009cb6:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8009cb8:	687b      	ldr	r3, [r7, #4]
 8009cba:	2200      	movs	r2, #0
 8009cbc:	609a      	str	r2, [r3, #8]
}
 8009cbe:	bf00      	nop
 8009cc0:	3724      	adds	r7, #36	@ 0x24
 8009cc2:	46bd      	mov	sp, r7
 8009cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cc8:	4770      	bx	lr
 8009cca:	bf00      	nop
 8009ccc:	58024400 	.word	0x58024400
 8009cd0:	03d09000 	.word	0x03d09000
 8009cd4:	46000000 	.word	0x46000000
 8009cd8:	4c742400 	.word	0x4c742400
 8009cdc:	4a742400 	.word	0x4a742400
 8009ce0:	4bbebc20 	.word	0x4bbebc20

08009ce4 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 8009ce4:	b480      	push	{r7}
 8009ce6:	b089      	sub	sp, #36	@ 0x24
 8009ce8:	af00      	add	r7, sp, #0
 8009cea:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8009cec:	4ba0      	ldr	r3, [pc, #640]	@ (8009f70 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009cee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009cf0:	f003 0303 	and.w	r3, r3, #3
 8009cf4:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 8009cf6:	4b9e      	ldr	r3, [pc, #632]	@ (8009f70 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009cf8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009cfa:	091b      	lsrs	r3, r3, #4
 8009cfc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009d00:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8009d02:	4b9b      	ldr	r3, [pc, #620]	@ (8009f70 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009d04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009d06:	f003 0301 	and.w	r3, r3, #1
 8009d0a:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8009d0c:	4b98      	ldr	r3, [pc, #608]	@ (8009f70 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009d0e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009d10:	08db      	lsrs	r3, r3, #3
 8009d12:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8009d16:	693a      	ldr	r2, [r7, #16]
 8009d18:	fb02 f303 	mul.w	r3, r2, r3
 8009d1c:	ee07 3a90 	vmov	s15, r3
 8009d20:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009d24:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 8009d28:	697b      	ldr	r3, [r7, #20]
 8009d2a:	2b00      	cmp	r3, #0
 8009d2c:	f000 8111 	beq.w	8009f52 <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 8009d30:	69bb      	ldr	r3, [r7, #24]
 8009d32:	2b02      	cmp	r3, #2
 8009d34:	f000 8083 	beq.w	8009e3e <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 8009d38:	69bb      	ldr	r3, [r7, #24]
 8009d3a:	2b02      	cmp	r3, #2
 8009d3c:	f200 80a1 	bhi.w	8009e82 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 8009d40:	69bb      	ldr	r3, [r7, #24]
 8009d42:	2b00      	cmp	r3, #0
 8009d44:	d003      	beq.n	8009d4e <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 8009d46:	69bb      	ldr	r3, [r7, #24]
 8009d48:	2b01      	cmp	r3, #1
 8009d4a:	d056      	beq.n	8009dfa <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 8009d4c:	e099      	b.n	8009e82 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009d4e:	4b88      	ldr	r3, [pc, #544]	@ (8009f70 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009d50:	681b      	ldr	r3, [r3, #0]
 8009d52:	f003 0320 	and.w	r3, r3, #32
 8009d56:	2b00      	cmp	r3, #0
 8009d58:	d02d      	beq.n	8009db6 <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009d5a:	4b85      	ldr	r3, [pc, #532]	@ (8009f70 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009d5c:	681b      	ldr	r3, [r3, #0]
 8009d5e:	08db      	lsrs	r3, r3, #3
 8009d60:	f003 0303 	and.w	r3, r3, #3
 8009d64:	4a83      	ldr	r2, [pc, #524]	@ (8009f74 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 8009d66:	fa22 f303 	lsr.w	r3, r2, r3
 8009d6a:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8009d6c:	68bb      	ldr	r3, [r7, #8]
 8009d6e:	ee07 3a90 	vmov	s15, r3
 8009d72:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009d76:	697b      	ldr	r3, [r7, #20]
 8009d78:	ee07 3a90 	vmov	s15, r3
 8009d7c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009d80:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009d84:	4b7a      	ldr	r3, [pc, #488]	@ (8009f70 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009d86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009d88:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009d8c:	ee07 3a90 	vmov	s15, r3
 8009d90:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009d94:	ed97 6a03 	vldr	s12, [r7, #12]
 8009d98:	eddf 5a77 	vldr	s11, [pc, #476]	@ 8009f78 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8009d9c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009da0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009da4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009da8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009dac:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009db0:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8009db4:	e087      	b.n	8009ec6 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8009db6:	697b      	ldr	r3, [r7, #20]
 8009db8:	ee07 3a90 	vmov	s15, r3
 8009dbc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009dc0:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 8009f7c <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8009dc4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009dc8:	4b69      	ldr	r3, [pc, #420]	@ (8009f70 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009dca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009dcc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009dd0:	ee07 3a90 	vmov	s15, r3
 8009dd4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009dd8:	ed97 6a03 	vldr	s12, [r7, #12]
 8009ddc:	eddf 5a66 	vldr	s11, [pc, #408]	@ 8009f78 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8009de0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009de4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009de8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009dec:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009df0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009df4:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009df8:	e065      	b.n	8009ec6 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8009dfa:	697b      	ldr	r3, [r7, #20]
 8009dfc:	ee07 3a90 	vmov	s15, r3
 8009e00:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009e04:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 8009f80 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 8009e08:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009e0c:	4b58      	ldr	r3, [pc, #352]	@ (8009f70 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009e0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009e10:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009e14:	ee07 3a90 	vmov	s15, r3
 8009e18:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009e1c:	ed97 6a03 	vldr	s12, [r7, #12]
 8009e20:	eddf 5a55 	vldr	s11, [pc, #340]	@ 8009f78 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8009e24:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009e28:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009e2c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009e30:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009e34:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009e38:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009e3c:	e043      	b.n	8009ec6 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8009e3e:	697b      	ldr	r3, [r7, #20]
 8009e40:	ee07 3a90 	vmov	s15, r3
 8009e44:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009e48:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 8009f84 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 8009e4c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009e50:	4b47      	ldr	r3, [pc, #284]	@ (8009f70 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009e52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009e54:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009e58:	ee07 3a90 	vmov	s15, r3
 8009e5c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009e60:	ed97 6a03 	vldr	s12, [r7, #12]
 8009e64:	eddf 5a44 	vldr	s11, [pc, #272]	@ 8009f78 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8009e68:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009e6c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009e70:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009e74:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009e78:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009e7c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009e80:	e021      	b.n	8009ec6 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8009e82:	697b      	ldr	r3, [r7, #20]
 8009e84:	ee07 3a90 	vmov	s15, r3
 8009e88:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009e8c:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 8009f7c <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8009e90:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009e94:	4b36      	ldr	r3, [pc, #216]	@ (8009f70 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009e96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009e98:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009e9c:	ee07 3a90 	vmov	s15, r3
 8009ea0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009ea4:	ed97 6a03 	vldr	s12, [r7, #12]
 8009ea8:	eddf 5a33 	vldr	s11, [pc, #204]	@ 8009f78 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8009eac:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009eb0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009eb4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009eb8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009ebc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009ec0:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009ec4:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 8009ec6:	4b2a      	ldr	r3, [pc, #168]	@ (8009f70 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009ec8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009eca:	0a5b      	lsrs	r3, r3, #9
 8009ecc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009ed0:	ee07 3a90 	vmov	s15, r3
 8009ed4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009ed8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009edc:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009ee0:	edd7 6a07 	vldr	s13, [r7, #28]
 8009ee4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009ee8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009eec:	ee17 2a90 	vmov	r2, s15
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 8009ef4:	4b1e      	ldr	r3, [pc, #120]	@ (8009f70 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009ef6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009ef8:	0c1b      	lsrs	r3, r3, #16
 8009efa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009efe:	ee07 3a90 	vmov	s15, r3
 8009f02:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009f06:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009f0a:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009f0e:	edd7 6a07 	vldr	s13, [r7, #28]
 8009f12:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009f16:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009f1a:	ee17 2a90 	vmov	r2, s15
 8009f1e:	687b      	ldr	r3, [r7, #4]
 8009f20:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 8009f22:	4b13      	ldr	r3, [pc, #76]	@ (8009f70 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009f24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009f26:	0e1b      	lsrs	r3, r3, #24
 8009f28:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009f2c:	ee07 3a90 	vmov	s15, r3
 8009f30:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009f34:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009f38:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009f3c:	edd7 6a07 	vldr	s13, [r7, #28]
 8009f40:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009f44:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009f48:	ee17 2a90 	vmov	r2, s15
 8009f4c:	687b      	ldr	r3, [r7, #4]
 8009f4e:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8009f50:	e008      	b.n	8009f64 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 8009f52:	687b      	ldr	r3, [r7, #4]
 8009f54:	2200      	movs	r2, #0
 8009f56:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	2200      	movs	r2, #0
 8009f5c:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	2200      	movs	r2, #0
 8009f62:	609a      	str	r2, [r3, #8]
}
 8009f64:	bf00      	nop
 8009f66:	3724      	adds	r7, #36	@ 0x24
 8009f68:	46bd      	mov	sp, r7
 8009f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f6e:	4770      	bx	lr
 8009f70:	58024400 	.word	0x58024400
 8009f74:	03d09000 	.word	0x03d09000
 8009f78:	46000000 	.word	0x46000000
 8009f7c:	4c742400 	.word	0x4c742400
 8009f80:	4a742400 	.word	0x4a742400
 8009f84:	4bbebc20 	.word	0x4bbebc20

08009f88 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8009f88:	b580      	push	{r7, lr}
 8009f8a:	b084      	sub	sp, #16
 8009f8c:	af00      	add	r7, sp, #0
 8009f8e:	6078      	str	r0, [r7, #4]
 8009f90:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8009f92:	2300      	movs	r3, #0
 8009f94:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8009f96:	4b53      	ldr	r3, [pc, #332]	@ (800a0e4 <RCCEx_PLL2_Config+0x15c>)
 8009f98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009f9a:	f003 0303 	and.w	r3, r3, #3
 8009f9e:	2b03      	cmp	r3, #3
 8009fa0:	d101      	bne.n	8009fa6 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8009fa2:	2301      	movs	r3, #1
 8009fa4:	e099      	b.n	800a0da <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8009fa6:	4b4f      	ldr	r3, [pc, #316]	@ (800a0e4 <RCCEx_PLL2_Config+0x15c>)
 8009fa8:	681b      	ldr	r3, [r3, #0]
 8009faa:	4a4e      	ldr	r2, [pc, #312]	@ (800a0e4 <RCCEx_PLL2_Config+0x15c>)
 8009fac:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8009fb0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009fb2:	f7f7 fe2b 	bl	8001c0c <HAL_GetTick>
 8009fb6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8009fb8:	e008      	b.n	8009fcc <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8009fba:	f7f7 fe27 	bl	8001c0c <HAL_GetTick>
 8009fbe:	4602      	mov	r2, r0
 8009fc0:	68bb      	ldr	r3, [r7, #8]
 8009fc2:	1ad3      	subs	r3, r2, r3
 8009fc4:	2b02      	cmp	r3, #2
 8009fc6:	d901      	bls.n	8009fcc <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8009fc8:	2303      	movs	r3, #3
 8009fca:	e086      	b.n	800a0da <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8009fcc:	4b45      	ldr	r3, [pc, #276]	@ (800a0e4 <RCCEx_PLL2_Config+0x15c>)
 8009fce:	681b      	ldr	r3, [r3, #0]
 8009fd0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009fd4:	2b00      	cmp	r3, #0
 8009fd6:	d1f0      	bne.n	8009fba <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8009fd8:	4b42      	ldr	r3, [pc, #264]	@ (800a0e4 <RCCEx_PLL2_Config+0x15c>)
 8009fda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009fdc:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	681b      	ldr	r3, [r3, #0]
 8009fe4:	031b      	lsls	r3, r3, #12
 8009fe6:	493f      	ldr	r1, [pc, #252]	@ (800a0e4 <RCCEx_PLL2_Config+0x15c>)
 8009fe8:	4313      	orrs	r3, r2
 8009fea:	628b      	str	r3, [r1, #40]	@ 0x28
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	685b      	ldr	r3, [r3, #4]
 8009ff0:	3b01      	subs	r3, #1
 8009ff2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8009ff6:	687b      	ldr	r3, [r7, #4]
 8009ff8:	689b      	ldr	r3, [r3, #8]
 8009ffa:	3b01      	subs	r3, #1
 8009ffc:	025b      	lsls	r3, r3, #9
 8009ffe:	b29b      	uxth	r3, r3
 800a000:	431a      	orrs	r2, r3
 800a002:	687b      	ldr	r3, [r7, #4]
 800a004:	68db      	ldr	r3, [r3, #12]
 800a006:	3b01      	subs	r3, #1
 800a008:	041b      	lsls	r3, r3, #16
 800a00a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800a00e:	431a      	orrs	r2, r3
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	691b      	ldr	r3, [r3, #16]
 800a014:	3b01      	subs	r3, #1
 800a016:	061b      	lsls	r3, r3, #24
 800a018:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800a01c:	4931      	ldr	r1, [pc, #196]	@ (800a0e4 <RCCEx_PLL2_Config+0x15c>)
 800a01e:	4313      	orrs	r3, r2
 800a020:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800a022:	4b30      	ldr	r3, [pc, #192]	@ (800a0e4 <RCCEx_PLL2_Config+0x15c>)
 800a024:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a026:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800a02a:	687b      	ldr	r3, [r7, #4]
 800a02c:	695b      	ldr	r3, [r3, #20]
 800a02e:	492d      	ldr	r1, [pc, #180]	@ (800a0e4 <RCCEx_PLL2_Config+0x15c>)
 800a030:	4313      	orrs	r3, r2
 800a032:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800a034:	4b2b      	ldr	r3, [pc, #172]	@ (800a0e4 <RCCEx_PLL2_Config+0x15c>)
 800a036:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a038:	f023 0220 	bic.w	r2, r3, #32
 800a03c:	687b      	ldr	r3, [r7, #4]
 800a03e:	699b      	ldr	r3, [r3, #24]
 800a040:	4928      	ldr	r1, [pc, #160]	@ (800a0e4 <RCCEx_PLL2_Config+0x15c>)
 800a042:	4313      	orrs	r3, r2
 800a044:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800a046:	4b27      	ldr	r3, [pc, #156]	@ (800a0e4 <RCCEx_PLL2_Config+0x15c>)
 800a048:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a04a:	4a26      	ldr	r2, [pc, #152]	@ (800a0e4 <RCCEx_PLL2_Config+0x15c>)
 800a04c:	f023 0310 	bic.w	r3, r3, #16
 800a050:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800a052:	4b24      	ldr	r3, [pc, #144]	@ (800a0e4 <RCCEx_PLL2_Config+0x15c>)
 800a054:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a056:	4b24      	ldr	r3, [pc, #144]	@ (800a0e8 <RCCEx_PLL2_Config+0x160>)
 800a058:	4013      	ands	r3, r2
 800a05a:	687a      	ldr	r2, [r7, #4]
 800a05c:	69d2      	ldr	r2, [r2, #28]
 800a05e:	00d2      	lsls	r2, r2, #3
 800a060:	4920      	ldr	r1, [pc, #128]	@ (800a0e4 <RCCEx_PLL2_Config+0x15c>)
 800a062:	4313      	orrs	r3, r2
 800a064:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800a066:	4b1f      	ldr	r3, [pc, #124]	@ (800a0e4 <RCCEx_PLL2_Config+0x15c>)
 800a068:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a06a:	4a1e      	ldr	r2, [pc, #120]	@ (800a0e4 <RCCEx_PLL2_Config+0x15c>)
 800a06c:	f043 0310 	orr.w	r3, r3, #16
 800a070:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800a072:	683b      	ldr	r3, [r7, #0]
 800a074:	2b00      	cmp	r3, #0
 800a076:	d106      	bne.n	800a086 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800a078:	4b1a      	ldr	r3, [pc, #104]	@ (800a0e4 <RCCEx_PLL2_Config+0x15c>)
 800a07a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a07c:	4a19      	ldr	r2, [pc, #100]	@ (800a0e4 <RCCEx_PLL2_Config+0x15c>)
 800a07e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800a082:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800a084:	e00f      	b.n	800a0a6 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800a086:	683b      	ldr	r3, [r7, #0]
 800a088:	2b01      	cmp	r3, #1
 800a08a:	d106      	bne.n	800a09a <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800a08c:	4b15      	ldr	r3, [pc, #84]	@ (800a0e4 <RCCEx_PLL2_Config+0x15c>)
 800a08e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a090:	4a14      	ldr	r2, [pc, #80]	@ (800a0e4 <RCCEx_PLL2_Config+0x15c>)
 800a092:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a096:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800a098:	e005      	b.n	800a0a6 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800a09a:	4b12      	ldr	r3, [pc, #72]	@ (800a0e4 <RCCEx_PLL2_Config+0x15c>)
 800a09c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a09e:	4a11      	ldr	r2, [pc, #68]	@ (800a0e4 <RCCEx_PLL2_Config+0x15c>)
 800a0a0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800a0a4:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800a0a6:	4b0f      	ldr	r3, [pc, #60]	@ (800a0e4 <RCCEx_PLL2_Config+0x15c>)
 800a0a8:	681b      	ldr	r3, [r3, #0]
 800a0aa:	4a0e      	ldr	r2, [pc, #56]	@ (800a0e4 <RCCEx_PLL2_Config+0x15c>)
 800a0ac:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800a0b0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a0b2:	f7f7 fdab 	bl	8001c0c <HAL_GetTick>
 800a0b6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800a0b8:	e008      	b.n	800a0cc <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800a0ba:	f7f7 fda7 	bl	8001c0c <HAL_GetTick>
 800a0be:	4602      	mov	r2, r0
 800a0c0:	68bb      	ldr	r3, [r7, #8]
 800a0c2:	1ad3      	subs	r3, r2, r3
 800a0c4:	2b02      	cmp	r3, #2
 800a0c6:	d901      	bls.n	800a0cc <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800a0c8:	2303      	movs	r3, #3
 800a0ca:	e006      	b.n	800a0da <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800a0cc:	4b05      	ldr	r3, [pc, #20]	@ (800a0e4 <RCCEx_PLL2_Config+0x15c>)
 800a0ce:	681b      	ldr	r3, [r3, #0]
 800a0d0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a0d4:	2b00      	cmp	r3, #0
 800a0d6:	d0f0      	beq.n	800a0ba <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800a0d8:	7bfb      	ldrb	r3, [r7, #15]
}
 800a0da:	4618      	mov	r0, r3
 800a0dc:	3710      	adds	r7, #16
 800a0de:	46bd      	mov	sp, r7
 800a0e0:	bd80      	pop	{r7, pc}
 800a0e2:	bf00      	nop
 800a0e4:	58024400 	.word	0x58024400
 800a0e8:	ffff0007 	.word	0xffff0007

0800a0ec <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800a0ec:	b580      	push	{r7, lr}
 800a0ee:	b084      	sub	sp, #16
 800a0f0:	af00      	add	r7, sp, #0
 800a0f2:	6078      	str	r0, [r7, #4]
 800a0f4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800a0f6:	2300      	movs	r3, #0
 800a0f8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800a0fa:	4b53      	ldr	r3, [pc, #332]	@ (800a248 <RCCEx_PLL3_Config+0x15c>)
 800a0fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a0fe:	f003 0303 	and.w	r3, r3, #3
 800a102:	2b03      	cmp	r3, #3
 800a104:	d101      	bne.n	800a10a <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800a106:	2301      	movs	r3, #1
 800a108:	e099      	b.n	800a23e <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800a10a:	4b4f      	ldr	r3, [pc, #316]	@ (800a248 <RCCEx_PLL3_Config+0x15c>)
 800a10c:	681b      	ldr	r3, [r3, #0]
 800a10e:	4a4e      	ldr	r2, [pc, #312]	@ (800a248 <RCCEx_PLL3_Config+0x15c>)
 800a110:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a114:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a116:	f7f7 fd79 	bl	8001c0c <HAL_GetTick>
 800a11a:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800a11c:	e008      	b.n	800a130 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800a11e:	f7f7 fd75 	bl	8001c0c <HAL_GetTick>
 800a122:	4602      	mov	r2, r0
 800a124:	68bb      	ldr	r3, [r7, #8]
 800a126:	1ad3      	subs	r3, r2, r3
 800a128:	2b02      	cmp	r3, #2
 800a12a:	d901      	bls.n	800a130 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800a12c:	2303      	movs	r3, #3
 800a12e:	e086      	b.n	800a23e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800a130:	4b45      	ldr	r3, [pc, #276]	@ (800a248 <RCCEx_PLL3_Config+0x15c>)
 800a132:	681b      	ldr	r3, [r3, #0]
 800a134:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a138:	2b00      	cmp	r3, #0
 800a13a:	d1f0      	bne.n	800a11e <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800a13c:	4b42      	ldr	r3, [pc, #264]	@ (800a248 <RCCEx_PLL3_Config+0x15c>)
 800a13e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a140:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 800a144:	687b      	ldr	r3, [r7, #4]
 800a146:	681b      	ldr	r3, [r3, #0]
 800a148:	051b      	lsls	r3, r3, #20
 800a14a:	493f      	ldr	r1, [pc, #252]	@ (800a248 <RCCEx_PLL3_Config+0x15c>)
 800a14c:	4313      	orrs	r3, r2
 800a14e:	628b      	str	r3, [r1, #40]	@ 0x28
 800a150:	687b      	ldr	r3, [r7, #4]
 800a152:	685b      	ldr	r3, [r3, #4]
 800a154:	3b01      	subs	r3, #1
 800a156:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800a15a:	687b      	ldr	r3, [r7, #4]
 800a15c:	689b      	ldr	r3, [r3, #8]
 800a15e:	3b01      	subs	r3, #1
 800a160:	025b      	lsls	r3, r3, #9
 800a162:	b29b      	uxth	r3, r3
 800a164:	431a      	orrs	r2, r3
 800a166:	687b      	ldr	r3, [r7, #4]
 800a168:	68db      	ldr	r3, [r3, #12]
 800a16a:	3b01      	subs	r3, #1
 800a16c:	041b      	lsls	r3, r3, #16
 800a16e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800a172:	431a      	orrs	r2, r3
 800a174:	687b      	ldr	r3, [r7, #4]
 800a176:	691b      	ldr	r3, [r3, #16]
 800a178:	3b01      	subs	r3, #1
 800a17a:	061b      	lsls	r3, r3, #24
 800a17c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800a180:	4931      	ldr	r1, [pc, #196]	@ (800a248 <RCCEx_PLL3_Config+0x15c>)
 800a182:	4313      	orrs	r3, r2
 800a184:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800a186:	4b30      	ldr	r3, [pc, #192]	@ (800a248 <RCCEx_PLL3_Config+0x15c>)
 800a188:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a18a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800a18e:	687b      	ldr	r3, [r7, #4]
 800a190:	695b      	ldr	r3, [r3, #20]
 800a192:	492d      	ldr	r1, [pc, #180]	@ (800a248 <RCCEx_PLL3_Config+0x15c>)
 800a194:	4313      	orrs	r3, r2
 800a196:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800a198:	4b2b      	ldr	r3, [pc, #172]	@ (800a248 <RCCEx_PLL3_Config+0x15c>)
 800a19a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a19c:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800a1a0:	687b      	ldr	r3, [r7, #4]
 800a1a2:	699b      	ldr	r3, [r3, #24]
 800a1a4:	4928      	ldr	r1, [pc, #160]	@ (800a248 <RCCEx_PLL3_Config+0x15c>)
 800a1a6:	4313      	orrs	r3, r2
 800a1a8:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800a1aa:	4b27      	ldr	r3, [pc, #156]	@ (800a248 <RCCEx_PLL3_Config+0x15c>)
 800a1ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a1ae:	4a26      	ldr	r2, [pc, #152]	@ (800a248 <RCCEx_PLL3_Config+0x15c>)
 800a1b0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a1b4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800a1b6:	4b24      	ldr	r3, [pc, #144]	@ (800a248 <RCCEx_PLL3_Config+0x15c>)
 800a1b8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a1ba:	4b24      	ldr	r3, [pc, #144]	@ (800a24c <RCCEx_PLL3_Config+0x160>)
 800a1bc:	4013      	ands	r3, r2
 800a1be:	687a      	ldr	r2, [r7, #4]
 800a1c0:	69d2      	ldr	r2, [r2, #28]
 800a1c2:	00d2      	lsls	r2, r2, #3
 800a1c4:	4920      	ldr	r1, [pc, #128]	@ (800a248 <RCCEx_PLL3_Config+0x15c>)
 800a1c6:	4313      	orrs	r3, r2
 800a1c8:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800a1ca:	4b1f      	ldr	r3, [pc, #124]	@ (800a248 <RCCEx_PLL3_Config+0x15c>)
 800a1cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a1ce:	4a1e      	ldr	r2, [pc, #120]	@ (800a248 <RCCEx_PLL3_Config+0x15c>)
 800a1d0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a1d4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800a1d6:	683b      	ldr	r3, [r7, #0]
 800a1d8:	2b00      	cmp	r3, #0
 800a1da:	d106      	bne.n	800a1ea <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800a1dc:	4b1a      	ldr	r3, [pc, #104]	@ (800a248 <RCCEx_PLL3_Config+0x15c>)
 800a1de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a1e0:	4a19      	ldr	r2, [pc, #100]	@ (800a248 <RCCEx_PLL3_Config+0x15c>)
 800a1e2:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800a1e6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800a1e8:	e00f      	b.n	800a20a <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800a1ea:	683b      	ldr	r3, [r7, #0]
 800a1ec:	2b01      	cmp	r3, #1
 800a1ee:	d106      	bne.n	800a1fe <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800a1f0:	4b15      	ldr	r3, [pc, #84]	@ (800a248 <RCCEx_PLL3_Config+0x15c>)
 800a1f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a1f4:	4a14      	ldr	r2, [pc, #80]	@ (800a248 <RCCEx_PLL3_Config+0x15c>)
 800a1f6:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800a1fa:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800a1fc:	e005      	b.n	800a20a <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800a1fe:	4b12      	ldr	r3, [pc, #72]	@ (800a248 <RCCEx_PLL3_Config+0x15c>)
 800a200:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a202:	4a11      	ldr	r2, [pc, #68]	@ (800a248 <RCCEx_PLL3_Config+0x15c>)
 800a204:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800a208:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800a20a:	4b0f      	ldr	r3, [pc, #60]	@ (800a248 <RCCEx_PLL3_Config+0x15c>)
 800a20c:	681b      	ldr	r3, [r3, #0]
 800a20e:	4a0e      	ldr	r2, [pc, #56]	@ (800a248 <RCCEx_PLL3_Config+0x15c>)
 800a210:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a214:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a216:	f7f7 fcf9 	bl	8001c0c <HAL_GetTick>
 800a21a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800a21c:	e008      	b.n	800a230 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800a21e:	f7f7 fcf5 	bl	8001c0c <HAL_GetTick>
 800a222:	4602      	mov	r2, r0
 800a224:	68bb      	ldr	r3, [r7, #8]
 800a226:	1ad3      	subs	r3, r2, r3
 800a228:	2b02      	cmp	r3, #2
 800a22a:	d901      	bls.n	800a230 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800a22c:	2303      	movs	r3, #3
 800a22e:	e006      	b.n	800a23e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800a230:	4b05      	ldr	r3, [pc, #20]	@ (800a248 <RCCEx_PLL3_Config+0x15c>)
 800a232:	681b      	ldr	r3, [r3, #0]
 800a234:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a238:	2b00      	cmp	r3, #0
 800a23a:	d0f0      	beq.n	800a21e <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800a23c:	7bfb      	ldrb	r3, [r7, #15]
}
 800a23e:	4618      	mov	r0, r3
 800a240:	3710      	adds	r7, #16
 800a242:	46bd      	mov	sp, r7
 800a244:	bd80      	pop	{r7, pc}
 800a246:	bf00      	nop
 800a248:	58024400 	.word	0x58024400
 800a24c:	ffff0007 	.word	0xffff0007

0800a250 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a250:	b580      	push	{r7, lr}
 800a252:	b082      	sub	sp, #8
 800a254:	af00      	add	r7, sp, #0
 800a256:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a258:	687b      	ldr	r3, [r7, #4]
 800a25a:	2b00      	cmp	r3, #0
 800a25c:	d101      	bne.n	800a262 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a25e:	2301      	movs	r3, #1
 800a260:	e042      	b.n	800a2e8 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800a262:	687b      	ldr	r3, [r7, #4]
 800a264:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a268:	2b00      	cmp	r3, #0
 800a26a:	d106      	bne.n	800a27a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a26c:	687b      	ldr	r3, [r7, #4]
 800a26e:	2200      	movs	r2, #0
 800a270:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a274:	6878      	ldr	r0, [r7, #4]
 800a276:	f000 f83b 	bl	800a2f0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a27a:	687b      	ldr	r3, [r7, #4]
 800a27c:	2224      	movs	r2, #36	@ 0x24
 800a27e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800a282:	687b      	ldr	r3, [r7, #4]
 800a284:	681b      	ldr	r3, [r3, #0]
 800a286:	681a      	ldr	r2, [r3, #0]
 800a288:	687b      	ldr	r3, [r7, #4]
 800a28a:	681b      	ldr	r3, [r3, #0]
 800a28c:	f022 0201 	bic.w	r2, r2, #1
 800a290:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800a292:	687b      	ldr	r3, [r7, #4]
 800a294:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a296:	2b00      	cmp	r3, #0
 800a298:	d002      	beq.n	800a2a0 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800a29a:	6878      	ldr	r0, [r7, #4]
 800a29c:	f000 fe28 	bl	800aef0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800a2a0:	6878      	ldr	r0, [r7, #4]
 800a2a2:	f000 f8bd 	bl	800a420 <UART_SetConfig>
 800a2a6:	4603      	mov	r3, r0
 800a2a8:	2b01      	cmp	r3, #1
 800a2aa:	d101      	bne.n	800a2b0 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800a2ac:	2301      	movs	r3, #1
 800a2ae:	e01b      	b.n	800a2e8 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a2b0:	687b      	ldr	r3, [r7, #4]
 800a2b2:	681b      	ldr	r3, [r3, #0]
 800a2b4:	685a      	ldr	r2, [r3, #4]
 800a2b6:	687b      	ldr	r3, [r7, #4]
 800a2b8:	681b      	ldr	r3, [r3, #0]
 800a2ba:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800a2be:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a2c0:	687b      	ldr	r3, [r7, #4]
 800a2c2:	681b      	ldr	r3, [r3, #0]
 800a2c4:	689a      	ldr	r2, [r3, #8]
 800a2c6:	687b      	ldr	r3, [r7, #4]
 800a2c8:	681b      	ldr	r3, [r3, #0]
 800a2ca:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800a2ce:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	681b      	ldr	r3, [r3, #0]
 800a2d4:	681a      	ldr	r2, [r3, #0]
 800a2d6:	687b      	ldr	r3, [r7, #4]
 800a2d8:	681b      	ldr	r3, [r3, #0]
 800a2da:	f042 0201 	orr.w	r2, r2, #1
 800a2de:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800a2e0:	6878      	ldr	r0, [r7, #4]
 800a2e2:	f000 fea7 	bl	800b034 <UART_CheckIdleState>
 800a2e6:	4603      	mov	r3, r0
}
 800a2e8:	4618      	mov	r0, r3
 800a2ea:	3708      	adds	r7, #8
 800a2ec:	46bd      	mov	sp, r7
 800a2ee:	bd80      	pop	{r7, pc}

0800a2f0 <HAL_UART_MspInit>:
  * @brief Initialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 800a2f0:	b480      	push	{r7}
 800a2f2:	b083      	sub	sp, #12
 800a2f4:	af00      	add	r7, sp, #0
 800a2f6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspInit can be implemented in the user file
   */
}
 800a2f8:	bf00      	nop
 800a2fa:	370c      	adds	r7, #12
 800a2fc:	46bd      	mov	sp, r7
 800a2fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a302:	4770      	bx	lr

0800a304 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a304:	b580      	push	{r7, lr}
 800a306:	b08a      	sub	sp, #40	@ 0x28
 800a308:	af02      	add	r7, sp, #8
 800a30a:	60f8      	str	r0, [r7, #12]
 800a30c:	60b9      	str	r1, [r7, #8]
 800a30e:	603b      	str	r3, [r7, #0]
 800a310:	4613      	mov	r3, r2
 800a312:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800a314:	68fb      	ldr	r3, [r7, #12]
 800a316:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a31a:	2b20      	cmp	r3, #32
 800a31c:	d17b      	bne.n	800a416 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800a31e:	68bb      	ldr	r3, [r7, #8]
 800a320:	2b00      	cmp	r3, #0
 800a322:	d002      	beq.n	800a32a <HAL_UART_Transmit+0x26>
 800a324:	88fb      	ldrh	r3, [r7, #6]
 800a326:	2b00      	cmp	r3, #0
 800a328:	d101      	bne.n	800a32e <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800a32a:	2301      	movs	r3, #1
 800a32c:	e074      	b.n	800a418 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a32e:	68fb      	ldr	r3, [r7, #12]
 800a330:	2200      	movs	r2, #0
 800a332:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a336:	68fb      	ldr	r3, [r7, #12]
 800a338:	2221      	movs	r2, #33	@ 0x21
 800a33a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800a33e:	f7f7 fc65 	bl	8001c0c <HAL_GetTick>
 800a342:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800a344:	68fb      	ldr	r3, [r7, #12]
 800a346:	88fa      	ldrh	r2, [r7, #6]
 800a348:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800a34c:	68fb      	ldr	r3, [r7, #12]
 800a34e:	88fa      	ldrh	r2, [r7, #6]
 800a350:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a354:	68fb      	ldr	r3, [r7, #12]
 800a356:	689b      	ldr	r3, [r3, #8]
 800a358:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a35c:	d108      	bne.n	800a370 <HAL_UART_Transmit+0x6c>
 800a35e:	68fb      	ldr	r3, [r7, #12]
 800a360:	691b      	ldr	r3, [r3, #16]
 800a362:	2b00      	cmp	r3, #0
 800a364:	d104      	bne.n	800a370 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800a366:	2300      	movs	r3, #0
 800a368:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800a36a:	68bb      	ldr	r3, [r7, #8]
 800a36c:	61bb      	str	r3, [r7, #24]
 800a36e:	e003      	b.n	800a378 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800a370:	68bb      	ldr	r3, [r7, #8]
 800a372:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800a374:	2300      	movs	r3, #0
 800a376:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800a378:	e030      	b.n	800a3dc <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800a37a:	683b      	ldr	r3, [r7, #0]
 800a37c:	9300      	str	r3, [sp, #0]
 800a37e:	697b      	ldr	r3, [r7, #20]
 800a380:	2200      	movs	r2, #0
 800a382:	2180      	movs	r1, #128	@ 0x80
 800a384:	68f8      	ldr	r0, [r7, #12]
 800a386:	f000 feff 	bl	800b188 <UART_WaitOnFlagUntilTimeout>
 800a38a:	4603      	mov	r3, r0
 800a38c:	2b00      	cmp	r3, #0
 800a38e:	d005      	beq.n	800a39c <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800a390:	68fb      	ldr	r3, [r7, #12]
 800a392:	2220      	movs	r2, #32
 800a394:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800a398:	2303      	movs	r3, #3
 800a39a:	e03d      	b.n	800a418 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800a39c:	69fb      	ldr	r3, [r7, #28]
 800a39e:	2b00      	cmp	r3, #0
 800a3a0:	d10b      	bne.n	800a3ba <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800a3a2:	69bb      	ldr	r3, [r7, #24]
 800a3a4:	881b      	ldrh	r3, [r3, #0]
 800a3a6:	461a      	mov	r2, r3
 800a3a8:	68fb      	ldr	r3, [r7, #12]
 800a3aa:	681b      	ldr	r3, [r3, #0]
 800a3ac:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a3b0:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800a3b2:	69bb      	ldr	r3, [r7, #24]
 800a3b4:	3302      	adds	r3, #2
 800a3b6:	61bb      	str	r3, [r7, #24]
 800a3b8:	e007      	b.n	800a3ca <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800a3ba:	69fb      	ldr	r3, [r7, #28]
 800a3bc:	781a      	ldrb	r2, [r3, #0]
 800a3be:	68fb      	ldr	r3, [r7, #12]
 800a3c0:	681b      	ldr	r3, [r3, #0]
 800a3c2:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800a3c4:	69fb      	ldr	r3, [r7, #28]
 800a3c6:	3301      	adds	r3, #1
 800a3c8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800a3ca:	68fb      	ldr	r3, [r7, #12]
 800a3cc:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800a3d0:	b29b      	uxth	r3, r3
 800a3d2:	3b01      	subs	r3, #1
 800a3d4:	b29a      	uxth	r2, r3
 800a3d6:	68fb      	ldr	r3, [r7, #12]
 800a3d8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800a3dc:	68fb      	ldr	r3, [r7, #12]
 800a3de:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800a3e2:	b29b      	uxth	r3, r3
 800a3e4:	2b00      	cmp	r3, #0
 800a3e6:	d1c8      	bne.n	800a37a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800a3e8:	683b      	ldr	r3, [r7, #0]
 800a3ea:	9300      	str	r3, [sp, #0]
 800a3ec:	697b      	ldr	r3, [r7, #20]
 800a3ee:	2200      	movs	r2, #0
 800a3f0:	2140      	movs	r1, #64	@ 0x40
 800a3f2:	68f8      	ldr	r0, [r7, #12]
 800a3f4:	f000 fec8 	bl	800b188 <UART_WaitOnFlagUntilTimeout>
 800a3f8:	4603      	mov	r3, r0
 800a3fa:	2b00      	cmp	r3, #0
 800a3fc:	d005      	beq.n	800a40a <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800a3fe:	68fb      	ldr	r3, [r7, #12]
 800a400:	2220      	movs	r2, #32
 800a402:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800a406:	2303      	movs	r3, #3
 800a408:	e006      	b.n	800a418 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800a40a:	68fb      	ldr	r3, [r7, #12]
 800a40c:	2220      	movs	r2, #32
 800a40e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800a412:	2300      	movs	r3, #0
 800a414:	e000      	b.n	800a418 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800a416:	2302      	movs	r3, #2
  }
}
 800a418:	4618      	mov	r0, r3
 800a41a:	3720      	adds	r7, #32
 800a41c:	46bd      	mov	sp, r7
 800a41e:	bd80      	pop	{r7, pc}

0800a420 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a420:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a424:	b092      	sub	sp, #72	@ 0x48
 800a426:	af00      	add	r7, sp, #0
 800a428:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800a42a:	2300      	movs	r3, #0
 800a42c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a430:	697b      	ldr	r3, [r7, #20]
 800a432:	689a      	ldr	r2, [r3, #8]
 800a434:	697b      	ldr	r3, [r7, #20]
 800a436:	691b      	ldr	r3, [r3, #16]
 800a438:	431a      	orrs	r2, r3
 800a43a:	697b      	ldr	r3, [r7, #20]
 800a43c:	695b      	ldr	r3, [r3, #20]
 800a43e:	431a      	orrs	r2, r3
 800a440:	697b      	ldr	r3, [r7, #20]
 800a442:	69db      	ldr	r3, [r3, #28]
 800a444:	4313      	orrs	r3, r2
 800a446:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a448:	697b      	ldr	r3, [r7, #20]
 800a44a:	681b      	ldr	r3, [r3, #0]
 800a44c:	681a      	ldr	r2, [r3, #0]
 800a44e:	4bbe      	ldr	r3, [pc, #760]	@ (800a748 <UART_SetConfig+0x328>)
 800a450:	4013      	ands	r3, r2
 800a452:	697a      	ldr	r2, [r7, #20]
 800a454:	6812      	ldr	r2, [r2, #0]
 800a456:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800a458:	430b      	orrs	r3, r1
 800a45a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a45c:	697b      	ldr	r3, [r7, #20]
 800a45e:	681b      	ldr	r3, [r3, #0]
 800a460:	685b      	ldr	r3, [r3, #4]
 800a462:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800a466:	697b      	ldr	r3, [r7, #20]
 800a468:	68da      	ldr	r2, [r3, #12]
 800a46a:	697b      	ldr	r3, [r7, #20]
 800a46c:	681b      	ldr	r3, [r3, #0]
 800a46e:	430a      	orrs	r2, r1
 800a470:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800a472:	697b      	ldr	r3, [r7, #20]
 800a474:	699b      	ldr	r3, [r3, #24]
 800a476:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800a478:	697b      	ldr	r3, [r7, #20]
 800a47a:	681b      	ldr	r3, [r3, #0]
 800a47c:	4ab3      	ldr	r2, [pc, #716]	@ (800a74c <UART_SetConfig+0x32c>)
 800a47e:	4293      	cmp	r3, r2
 800a480:	d004      	beq.n	800a48c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800a482:	697b      	ldr	r3, [r7, #20]
 800a484:	6a1b      	ldr	r3, [r3, #32]
 800a486:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a488:	4313      	orrs	r3, r2
 800a48a:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a48c:	697b      	ldr	r3, [r7, #20]
 800a48e:	681b      	ldr	r3, [r3, #0]
 800a490:	689a      	ldr	r2, [r3, #8]
 800a492:	4baf      	ldr	r3, [pc, #700]	@ (800a750 <UART_SetConfig+0x330>)
 800a494:	4013      	ands	r3, r2
 800a496:	697a      	ldr	r2, [r7, #20]
 800a498:	6812      	ldr	r2, [r2, #0]
 800a49a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800a49c:	430b      	orrs	r3, r1
 800a49e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800a4a0:	697b      	ldr	r3, [r7, #20]
 800a4a2:	681b      	ldr	r3, [r3, #0]
 800a4a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a4a6:	f023 010f 	bic.w	r1, r3, #15
 800a4aa:	697b      	ldr	r3, [r7, #20]
 800a4ac:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800a4ae:	697b      	ldr	r3, [r7, #20]
 800a4b0:	681b      	ldr	r3, [r3, #0]
 800a4b2:	430a      	orrs	r2, r1
 800a4b4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a4b6:	697b      	ldr	r3, [r7, #20]
 800a4b8:	681b      	ldr	r3, [r3, #0]
 800a4ba:	4aa6      	ldr	r2, [pc, #664]	@ (800a754 <UART_SetConfig+0x334>)
 800a4bc:	4293      	cmp	r3, r2
 800a4be:	d177      	bne.n	800a5b0 <UART_SetConfig+0x190>
 800a4c0:	4ba5      	ldr	r3, [pc, #660]	@ (800a758 <UART_SetConfig+0x338>)
 800a4c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a4c4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800a4c8:	2b28      	cmp	r3, #40	@ 0x28
 800a4ca:	d86d      	bhi.n	800a5a8 <UART_SetConfig+0x188>
 800a4cc:	a201      	add	r2, pc, #4	@ (adr r2, 800a4d4 <UART_SetConfig+0xb4>)
 800a4ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a4d2:	bf00      	nop
 800a4d4:	0800a579 	.word	0x0800a579
 800a4d8:	0800a5a9 	.word	0x0800a5a9
 800a4dc:	0800a5a9 	.word	0x0800a5a9
 800a4e0:	0800a5a9 	.word	0x0800a5a9
 800a4e4:	0800a5a9 	.word	0x0800a5a9
 800a4e8:	0800a5a9 	.word	0x0800a5a9
 800a4ec:	0800a5a9 	.word	0x0800a5a9
 800a4f0:	0800a5a9 	.word	0x0800a5a9
 800a4f4:	0800a581 	.word	0x0800a581
 800a4f8:	0800a5a9 	.word	0x0800a5a9
 800a4fc:	0800a5a9 	.word	0x0800a5a9
 800a500:	0800a5a9 	.word	0x0800a5a9
 800a504:	0800a5a9 	.word	0x0800a5a9
 800a508:	0800a5a9 	.word	0x0800a5a9
 800a50c:	0800a5a9 	.word	0x0800a5a9
 800a510:	0800a5a9 	.word	0x0800a5a9
 800a514:	0800a589 	.word	0x0800a589
 800a518:	0800a5a9 	.word	0x0800a5a9
 800a51c:	0800a5a9 	.word	0x0800a5a9
 800a520:	0800a5a9 	.word	0x0800a5a9
 800a524:	0800a5a9 	.word	0x0800a5a9
 800a528:	0800a5a9 	.word	0x0800a5a9
 800a52c:	0800a5a9 	.word	0x0800a5a9
 800a530:	0800a5a9 	.word	0x0800a5a9
 800a534:	0800a591 	.word	0x0800a591
 800a538:	0800a5a9 	.word	0x0800a5a9
 800a53c:	0800a5a9 	.word	0x0800a5a9
 800a540:	0800a5a9 	.word	0x0800a5a9
 800a544:	0800a5a9 	.word	0x0800a5a9
 800a548:	0800a5a9 	.word	0x0800a5a9
 800a54c:	0800a5a9 	.word	0x0800a5a9
 800a550:	0800a5a9 	.word	0x0800a5a9
 800a554:	0800a599 	.word	0x0800a599
 800a558:	0800a5a9 	.word	0x0800a5a9
 800a55c:	0800a5a9 	.word	0x0800a5a9
 800a560:	0800a5a9 	.word	0x0800a5a9
 800a564:	0800a5a9 	.word	0x0800a5a9
 800a568:	0800a5a9 	.word	0x0800a5a9
 800a56c:	0800a5a9 	.word	0x0800a5a9
 800a570:	0800a5a9 	.word	0x0800a5a9
 800a574:	0800a5a1 	.word	0x0800a5a1
 800a578:	2301      	movs	r3, #1
 800a57a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a57e:	e222      	b.n	800a9c6 <UART_SetConfig+0x5a6>
 800a580:	2304      	movs	r3, #4
 800a582:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a586:	e21e      	b.n	800a9c6 <UART_SetConfig+0x5a6>
 800a588:	2308      	movs	r3, #8
 800a58a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a58e:	e21a      	b.n	800a9c6 <UART_SetConfig+0x5a6>
 800a590:	2310      	movs	r3, #16
 800a592:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a596:	e216      	b.n	800a9c6 <UART_SetConfig+0x5a6>
 800a598:	2320      	movs	r3, #32
 800a59a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a59e:	e212      	b.n	800a9c6 <UART_SetConfig+0x5a6>
 800a5a0:	2340      	movs	r3, #64	@ 0x40
 800a5a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a5a6:	e20e      	b.n	800a9c6 <UART_SetConfig+0x5a6>
 800a5a8:	2380      	movs	r3, #128	@ 0x80
 800a5aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a5ae:	e20a      	b.n	800a9c6 <UART_SetConfig+0x5a6>
 800a5b0:	697b      	ldr	r3, [r7, #20]
 800a5b2:	681b      	ldr	r3, [r3, #0]
 800a5b4:	4a69      	ldr	r2, [pc, #420]	@ (800a75c <UART_SetConfig+0x33c>)
 800a5b6:	4293      	cmp	r3, r2
 800a5b8:	d130      	bne.n	800a61c <UART_SetConfig+0x1fc>
 800a5ba:	4b67      	ldr	r3, [pc, #412]	@ (800a758 <UART_SetConfig+0x338>)
 800a5bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a5be:	f003 0307 	and.w	r3, r3, #7
 800a5c2:	2b05      	cmp	r3, #5
 800a5c4:	d826      	bhi.n	800a614 <UART_SetConfig+0x1f4>
 800a5c6:	a201      	add	r2, pc, #4	@ (adr r2, 800a5cc <UART_SetConfig+0x1ac>)
 800a5c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a5cc:	0800a5e5 	.word	0x0800a5e5
 800a5d0:	0800a5ed 	.word	0x0800a5ed
 800a5d4:	0800a5f5 	.word	0x0800a5f5
 800a5d8:	0800a5fd 	.word	0x0800a5fd
 800a5dc:	0800a605 	.word	0x0800a605
 800a5e0:	0800a60d 	.word	0x0800a60d
 800a5e4:	2300      	movs	r3, #0
 800a5e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a5ea:	e1ec      	b.n	800a9c6 <UART_SetConfig+0x5a6>
 800a5ec:	2304      	movs	r3, #4
 800a5ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a5f2:	e1e8      	b.n	800a9c6 <UART_SetConfig+0x5a6>
 800a5f4:	2308      	movs	r3, #8
 800a5f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a5fa:	e1e4      	b.n	800a9c6 <UART_SetConfig+0x5a6>
 800a5fc:	2310      	movs	r3, #16
 800a5fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a602:	e1e0      	b.n	800a9c6 <UART_SetConfig+0x5a6>
 800a604:	2320      	movs	r3, #32
 800a606:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a60a:	e1dc      	b.n	800a9c6 <UART_SetConfig+0x5a6>
 800a60c:	2340      	movs	r3, #64	@ 0x40
 800a60e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a612:	e1d8      	b.n	800a9c6 <UART_SetConfig+0x5a6>
 800a614:	2380      	movs	r3, #128	@ 0x80
 800a616:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a61a:	e1d4      	b.n	800a9c6 <UART_SetConfig+0x5a6>
 800a61c:	697b      	ldr	r3, [r7, #20]
 800a61e:	681b      	ldr	r3, [r3, #0]
 800a620:	4a4f      	ldr	r2, [pc, #316]	@ (800a760 <UART_SetConfig+0x340>)
 800a622:	4293      	cmp	r3, r2
 800a624:	d130      	bne.n	800a688 <UART_SetConfig+0x268>
 800a626:	4b4c      	ldr	r3, [pc, #304]	@ (800a758 <UART_SetConfig+0x338>)
 800a628:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a62a:	f003 0307 	and.w	r3, r3, #7
 800a62e:	2b05      	cmp	r3, #5
 800a630:	d826      	bhi.n	800a680 <UART_SetConfig+0x260>
 800a632:	a201      	add	r2, pc, #4	@ (adr r2, 800a638 <UART_SetConfig+0x218>)
 800a634:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a638:	0800a651 	.word	0x0800a651
 800a63c:	0800a659 	.word	0x0800a659
 800a640:	0800a661 	.word	0x0800a661
 800a644:	0800a669 	.word	0x0800a669
 800a648:	0800a671 	.word	0x0800a671
 800a64c:	0800a679 	.word	0x0800a679
 800a650:	2300      	movs	r3, #0
 800a652:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a656:	e1b6      	b.n	800a9c6 <UART_SetConfig+0x5a6>
 800a658:	2304      	movs	r3, #4
 800a65a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a65e:	e1b2      	b.n	800a9c6 <UART_SetConfig+0x5a6>
 800a660:	2308      	movs	r3, #8
 800a662:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a666:	e1ae      	b.n	800a9c6 <UART_SetConfig+0x5a6>
 800a668:	2310      	movs	r3, #16
 800a66a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a66e:	e1aa      	b.n	800a9c6 <UART_SetConfig+0x5a6>
 800a670:	2320      	movs	r3, #32
 800a672:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a676:	e1a6      	b.n	800a9c6 <UART_SetConfig+0x5a6>
 800a678:	2340      	movs	r3, #64	@ 0x40
 800a67a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a67e:	e1a2      	b.n	800a9c6 <UART_SetConfig+0x5a6>
 800a680:	2380      	movs	r3, #128	@ 0x80
 800a682:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a686:	e19e      	b.n	800a9c6 <UART_SetConfig+0x5a6>
 800a688:	697b      	ldr	r3, [r7, #20]
 800a68a:	681b      	ldr	r3, [r3, #0]
 800a68c:	4a35      	ldr	r2, [pc, #212]	@ (800a764 <UART_SetConfig+0x344>)
 800a68e:	4293      	cmp	r3, r2
 800a690:	d130      	bne.n	800a6f4 <UART_SetConfig+0x2d4>
 800a692:	4b31      	ldr	r3, [pc, #196]	@ (800a758 <UART_SetConfig+0x338>)
 800a694:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a696:	f003 0307 	and.w	r3, r3, #7
 800a69a:	2b05      	cmp	r3, #5
 800a69c:	d826      	bhi.n	800a6ec <UART_SetConfig+0x2cc>
 800a69e:	a201      	add	r2, pc, #4	@ (adr r2, 800a6a4 <UART_SetConfig+0x284>)
 800a6a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a6a4:	0800a6bd 	.word	0x0800a6bd
 800a6a8:	0800a6c5 	.word	0x0800a6c5
 800a6ac:	0800a6cd 	.word	0x0800a6cd
 800a6b0:	0800a6d5 	.word	0x0800a6d5
 800a6b4:	0800a6dd 	.word	0x0800a6dd
 800a6b8:	0800a6e5 	.word	0x0800a6e5
 800a6bc:	2300      	movs	r3, #0
 800a6be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a6c2:	e180      	b.n	800a9c6 <UART_SetConfig+0x5a6>
 800a6c4:	2304      	movs	r3, #4
 800a6c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a6ca:	e17c      	b.n	800a9c6 <UART_SetConfig+0x5a6>
 800a6cc:	2308      	movs	r3, #8
 800a6ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a6d2:	e178      	b.n	800a9c6 <UART_SetConfig+0x5a6>
 800a6d4:	2310      	movs	r3, #16
 800a6d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a6da:	e174      	b.n	800a9c6 <UART_SetConfig+0x5a6>
 800a6dc:	2320      	movs	r3, #32
 800a6de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a6e2:	e170      	b.n	800a9c6 <UART_SetConfig+0x5a6>
 800a6e4:	2340      	movs	r3, #64	@ 0x40
 800a6e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a6ea:	e16c      	b.n	800a9c6 <UART_SetConfig+0x5a6>
 800a6ec:	2380      	movs	r3, #128	@ 0x80
 800a6ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a6f2:	e168      	b.n	800a9c6 <UART_SetConfig+0x5a6>
 800a6f4:	697b      	ldr	r3, [r7, #20]
 800a6f6:	681b      	ldr	r3, [r3, #0]
 800a6f8:	4a1b      	ldr	r2, [pc, #108]	@ (800a768 <UART_SetConfig+0x348>)
 800a6fa:	4293      	cmp	r3, r2
 800a6fc:	d142      	bne.n	800a784 <UART_SetConfig+0x364>
 800a6fe:	4b16      	ldr	r3, [pc, #88]	@ (800a758 <UART_SetConfig+0x338>)
 800a700:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a702:	f003 0307 	and.w	r3, r3, #7
 800a706:	2b05      	cmp	r3, #5
 800a708:	d838      	bhi.n	800a77c <UART_SetConfig+0x35c>
 800a70a:	a201      	add	r2, pc, #4	@ (adr r2, 800a710 <UART_SetConfig+0x2f0>)
 800a70c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a710:	0800a729 	.word	0x0800a729
 800a714:	0800a731 	.word	0x0800a731
 800a718:	0800a739 	.word	0x0800a739
 800a71c:	0800a741 	.word	0x0800a741
 800a720:	0800a76d 	.word	0x0800a76d
 800a724:	0800a775 	.word	0x0800a775
 800a728:	2300      	movs	r3, #0
 800a72a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a72e:	e14a      	b.n	800a9c6 <UART_SetConfig+0x5a6>
 800a730:	2304      	movs	r3, #4
 800a732:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a736:	e146      	b.n	800a9c6 <UART_SetConfig+0x5a6>
 800a738:	2308      	movs	r3, #8
 800a73a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a73e:	e142      	b.n	800a9c6 <UART_SetConfig+0x5a6>
 800a740:	2310      	movs	r3, #16
 800a742:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a746:	e13e      	b.n	800a9c6 <UART_SetConfig+0x5a6>
 800a748:	cfff69f3 	.word	0xcfff69f3
 800a74c:	58000c00 	.word	0x58000c00
 800a750:	11fff4ff 	.word	0x11fff4ff
 800a754:	40011000 	.word	0x40011000
 800a758:	58024400 	.word	0x58024400
 800a75c:	40004400 	.word	0x40004400
 800a760:	40004800 	.word	0x40004800
 800a764:	40004c00 	.word	0x40004c00
 800a768:	40005000 	.word	0x40005000
 800a76c:	2320      	movs	r3, #32
 800a76e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a772:	e128      	b.n	800a9c6 <UART_SetConfig+0x5a6>
 800a774:	2340      	movs	r3, #64	@ 0x40
 800a776:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a77a:	e124      	b.n	800a9c6 <UART_SetConfig+0x5a6>
 800a77c:	2380      	movs	r3, #128	@ 0x80
 800a77e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a782:	e120      	b.n	800a9c6 <UART_SetConfig+0x5a6>
 800a784:	697b      	ldr	r3, [r7, #20]
 800a786:	681b      	ldr	r3, [r3, #0]
 800a788:	4acb      	ldr	r2, [pc, #812]	@ (800aab8 <UART_SetConfig+0x698>)
 800a78a:	4293      	cmp	r3, r2
 800a78c:	d176      	bne.n	800a87c <UART_SetConfig+0x45c>
 800a78e:	4bcb      	ldr	r3, [pc, #812]	@ (800aabc <UART_SetConfig+0x69c>)
 800a790:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a792:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800a796:	2b28      	cmp	r3, #40	@ 0x28
 800a798:	d86c      	bhi.n	800a874 <UART_SetConfig+0x454>
 800a79a:	a201      	add	r2, pc, #4	@ (adr r2, 800a7a0 <UART_SetConfig+0x380>)
 800a79c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a7a0:	0800a845 	.word	0x0800a845
 800a7a4:	0800a875 	.word	0x0800a875
 800a7a8:	0800a875 	.word	0x0800a875
 800a7ac:	0800a875 	.word	0x0800a875
 800a7b0:	0800a875 	.word	0x0800a875
 800a7b4:	0800a875 	.word	0x0800a875
 800a7b8:	0800a875 	.word	0x0800a875
 800a7bc:	0800a875 	.word	0x0800a875
 800a7c0:	0800a84d 	.word	0x0800a84d
 800a7c4:	0800a875 	.word	0x0800a875
 800a7c8:	0800a875 	.word	0x0800a875
 800a7cc:	0800a875 	.word	0x0800a875
 800a7d0:	0800a875 	.word	0x0800a875
 800a7d4:	0800a875 	.word	0x0800a875
 800a7d8:	0800a875 	.word	0x0800a875
 800a7dc:	0800a875 	.word	0x0800a875
 800a7e0:	0800a855 	.word	0x0800a855
 800a7e4:	0800a875 	.word	0x0800a875
 800a7e8:	0800a875 	.word	0x0800a875
 800a7ec:	0800a875 	.word	0x0800a875
 800a7f0:	0800a875 	.word	0x0800a875
 800a7f4:	0800a875 	.word	0x0800a875
 800a7f8:	0800a875 	.word	0x0800a875
 800a7fc:	0800a875 	.word	0x0800a875
 800a800:	0800a85d 	.word	0x0800a85d
 800a804:	0800a875 	.word	0x0800a875
 800a808:	0800a875 	.word	0x0800a875
 800a80c:	0800a875 	.word	0x0800a875
 800a810:	0800a875 	.word	0x0800a875
 800a814:	0800a875 	.word	0x0800a875
 800a818:	0800a875 	.word	0x0800a875
 800a81c:	0800a875 	.word	0x0800a875
 800a820:	0800a865 	.word	0x0800a865
 800a824:	0800a875 	.word	0x0800a875
 800a828:	0800a875 	.word	0x0800a875
 800a82c:	0800a875 	.word	0x0800a875
 800a830:	0800a875 	.word	0x0800a875
 800a834:	0800a875 	.word	0x0800a875
 800a838:	0800a875 	.word	0x0800a875
 800a83c:	0800a875 	.word	0x0800a875
 800a840:	0800a86d 	.word	0x0800a86d
 800a844:	2301      	movs	r3, #1
 800a846:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a84a:	e0bc      	b.n	800a9c6 <UART_SetConfig+0x5a6>
 800a84c:	2304      	movs	r3, #4
 800a84e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a852:	e0b8      	b.n	800a9c6 <UART_SetConfig+0x5a6>
 800a854:	2308      	movs	r3, #8
 800a856:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a85a:	e0b4      	b.n	800a9c6 <UART_SetConfig+0x5a6>
 800a85c:	2310      	movs	r3, #16
 800a85e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a862:	e0b0      	b.n	800a9c6 <UART_SetConfig+0x5a6>
 800a864:	2320      	movs	r3, #32
 800a866:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a86a:	e0ac      	b.n	800a9c6 <UART_SetConfig+0x5a6>
 800a86c:	2340      	movs	r3, #64	@ 0x40
 800a86e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a872:	e0a8      	b.n	800a9c6 <UART_SetConfig+0x5a6>
 800a874:	2380      	movs	r3, #128	@ 0x80
 800a876:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a87a:	e0a4      	b.n	800a9c6 <UART_SetConfig+0x5a6>
 800a87c:	697b      	ldr	r3, [r7, #20]
 800a87e:	681b      	ldr	r3, [r3, #0]
 800a880:	4a8f      	ldr	r2, [pc, #572]	@ (800aac0 <UART_SetConfig+0x6a0>)
 800a882:	4293      	cmp	r3, r2
 800a884:	d130      	bne.n	800a8e8 <UART_SetConfig+0x4c8>
 800a886:	4b8d      	ldr	r3, [pc, #564]	@ (800aabc <UART_SetConfig+0x69c>)
 800a888:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a88a:	f003 0307 	and.w	r3, r3, #7
 800a88e:	2b05      	cmp	r3, #5
 800a890:	d826      	bhi.n	800a8e0 <UART_SetConfig+0x4c0>
 800a892:	a201      	add	r2, pc, #4	@ (adr r2, 800a898 <UART_SetConfig+0x478>)
 800a894:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a898:	0800a8b1 	.word	0x0800a8b1
 800a89c:	0800a8b9 	.word	0x0800a8b9
 800a8a0:	0800a8c1 	.word	0x0800a8c1
 800a8a4:	0800a8c9 	.word	0x0800a8c9
 800a8a8:	0800a8d1 	.word	0x0800a8d1
 800a8ac:	0800a8d9 	.word	0x0800a8d9
 800a8b0:	2300      	movs	r3, #0
 800a8b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a8b6:	e086      	b.n	800a9c6 <UART_SetConfig+0x5a6>
 800a8b8:	2304      	movs	r3, #4
 800a8ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a8be:	e082      	b.n	800a9c6 <UART_SetConfig+0x5a6>
 800a8c0:	2308      	movs	r3, #8
 800a8c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a8c6:	e07e      	b.n	800a9c6 <UART_SetConfig+0x5a6>
 800a8c8:	2310      	movs	r3, #16
 800a8ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a8ce:	e07a      	b.n	800a9c6 <UART_SetConfig+0x5a6>
 800a8d0:	2320      	movs	r3, #32
 800a8d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a8d6:	e076      	b.n	800a9c6 <UART_SetConfig+0x5a6>
 800a8d8:	2340      	movs	r3, #64	@ 0x40
 800a8da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a8de:	e072      	b.n	800a9c6 <UART_SetConfig+0x5a6>
 800a8e0:	2380      	movs	r3, #128	@ 0x80
 800a8e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a8e6:	e06e      	b.n	800a9c6 <UART_SetConfig+0x5a6>
 800a8e8:	697b      	ldr	r3, [r7, #20]
 800a8ea:	681b      	ldr	r3, [r3, #0]
 800a8ec:	4a75      	ldr	r2, [pc, #468]	@ (800aac4 <UART_SetConfig+0x6a4>)
 800a8ee:	4293      	cmp	r3, r2
 800a8f0:	d130      	bne.n	800a954 <UART_SetConfig+0x534>
 800a8f2:	4b72      	ldr	r3, [pc, #456]	@ (800aabc <UART_SetConfig+0x69c>)
 800a8f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a8f6:	f003 0307 	and.w	r3, r3, #7
 800a8fa:	2b05      	cmp	r3, #5
 800a8fc:	d826      	bhi.n	800a94c <UART_SetConfig+0x52c>
 800a8fe:	a201      	add	r2, pc, #4	@ (adr r2, 800a904 <UART_SetConfig+0x4e4>)
 800a900:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a904:	0800a91d 	.word	0x0800a91d
 800a908:	0800a925 	.word	0x0800a925
 800a90c:	0800a92d 	.word	0x0800a92d
 800a910:	0800a935 	.word	0x0800a935
 800a914:	0800a93d 	.word	0x0800a93d
 800a918:	0800a945 	.word	0x0800a945
 800a91c:	2300      	movs	r3, #0
 800a91e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a922:	e050      	b.n	800a9c6 <UART_SetConfig+0x5a6>
 800a924:	2304      	movs	r3, #4
 800a926:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a92a:	e04c      	b.n	800a9c6 <UART_SetConfig+0x5a6>
 800a92c:	2308      	movs	r3, #8
 800a92e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a932:	e048      	b.n	800a9c6 <UART_SetConfig+0x5a6>
 800a934:	2310      	movs	r3, #16
 800a936:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a93a:	e044      	b.n	800a9c6 <UART_SetConfig+0x5a6>
 800a93c:	2320      	movs	r3, #32
 800a93e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a942:	e040      	b.n	800a9c6 <UART_SetConfig+0x5a6>
 800a944:	2340      	movs	r3, #64	@ 0x40
 800a946:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a94a:	e03c      	b.n	800a9c6 <UART_SetConfig+0x5a6>
 800a94c:	2380      	movs	r3, #128	@ 0x80
 800a94e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a952:	e038      	b.n	800a9c6 <UART_SetConfig+0x5a6>
 800a954:	697b      	ldr	r3, [r7, #20]
 800a956:	681b      	ldr	r3, [r3, #0]
 800a958:	4a5b      	ldr	r2, [pc, #364]	@ (800aac8 <UART_SetConfig+0x6a8>)
 800a95a:	4293      	cmp	r3, r2
 800a95c:	d130      	bne.n	800a9c0 <UART_SetConfig+0x5a0>
 800a95e:	4b57      	ldr	r3, [pc, #348]	@ (800aabc <UART_SetConfig+0x69c>)
 800a960:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a962:	f003 0307 	and.w	r3, r3, #7
 800a966:	2b05      	cmp	r3, #5
 800a968:	d826      	bhi.n	800a9b8 <UART_SetConfig+0x598>
 800a96a:	a201      	add	r2, pc, #4	@ (adr r2, 800a970 <UART_SetConfig+0x550>)
 800a96c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a970:	0800a989 	.word	0x0800a989
 800a974:	0800a991 	.word	0x0800a991
 800a978:	0800a999 	.word	0x0800a999
 800a97c:	0800a9a1 	.word	0x0800a9a1
 800a980:	0800a9a9 	.word	0x0800a9a9
 800a984:	0800a9b1 	.word	0x0800a9b1
 800a988:	2302      	movs	r3, #2
 800a98a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a98e:	e01a      	b.n	800a9c6 <UART_SetConfig+0x5a6>
 800a990:	2304      	movs	r3, #4
 800a992:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a996:	e016      	b.n	800a9c6 <UART_SetConfig+0x5a6>
 800a998:	2308      	movs	r3, #8
 800a99a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a99e:	e012      	b.n	800a9c6 <UART_SetConfig+0x5a6>
 800a9a0:	2310      	movs	r3, #16
 800a9a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a9a6:	e00e      	b.n	800a9c6 <UART_SetConfig+0x5a6>
 800a9a8:	2320      	movs	r3, #32
 800a9aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a9ae:	e00a      	b.n	800a9c6 <UART_SetConfig+0x5a6>
 800a9b0:	2340      	movs	r3, #64	@ 0x40
 800a9b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a9b6:	e006      	b.n	800a9c6 <UART_SetConfig+0x5a6>
 800a9b8:	2380      	movs	r3, #128	@ 0x80
 800a9ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a9be:	e002      	b.n	800a9c6 <UART_SetConfig+0x5a6>
 800a9c0:	2380      	movs	r3, #128	@ 0x80
 800a9c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800a9c6:	697b      	ldr	r3, [r7, #20]
 800a9c8:	681b      	ldr	r3, [r3, #0]
 800a9ca:	4a3f      	ldr	r2, [pc, #252]	@ (800aac8 <UART_SetConfig+0x6a8>)
 800a9cc:	4293      	cmp	r3, r2
 800a9ce:	f040 80f8 	bne.w	800abc2 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800a9d2:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800a9d6:	2b20      	cmp	r3, #32
 800a9d8:	dc46      	bgt.n	800aa68 <UART_SetConfig+0x648>
 800a9da:	2b02      	cmp	r3, #2
 800a9dc:	f2c0 8082 	blt.w	800aae4 <UART_SetConfig+0x6c4>
 800a9e0:	3b02      	subs	r3, #2
 800a9e2:	2b1e      	cmp	r3, #30
 800a9e4:	d87e      	bhi.n	800aae4 <UART_SetConfig+0x6c4>
 800a9e6:	a201      	add	r2, pc, #4	@ (adr r2, 800a9ec <UART_SetConfig+0x5cc>)
 800a9e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a9ec:	0800aa6f 	.word	0x0800aa6f
 800a9f0:	0800aae5 	.word	0x0800aae5
 800a9f4:	0800aa77 	.word	0x0800aa77
 800a9f8:	0800aae5 	.word	0x0800aae5
 800a9fc:	0800aae5 	.word	0x0800aae5
 800aa00:	0800aae5 	.word	0x0800aae5
 800aa04:	0800aa87 	.word	0x0800aa87
 800aa08:	0800aae5 	.word	0x0800aae5
 800aa0c:	0800aae5 	.word	0x0800aae5
 800aa10:	0800aae5 	.word	0x0800aae5
 800aa14:	0800aae5 	.word	0x0800aae5
 800aa18:	0800aae5 	.word	0x0800aae5
 800aa1c:	0800aae5 	.word	0x0800aae5
 800aa20:	0800aae5 	.word	0x0800aae5
 800aa24:	0800aa97 	.word	0x0800aa97
 800aa28:	0800aae5 	.word	0x0800aae5
 800aa2c:	0800aae5 	.word	0x0800aae5
 800aa30:	0800aae5 	.word	0x0800aae5
 800aa34:	0800aae5 	.word	0x0800aae5
 800aa38:	0800aae5 	.word	0x0800aae5
 800aa3c:	0800aae5 	.word	0x0800aae5
 800aa40:	0800aae5 	.word	0x0800aae5
 800aa44:	0800aae5 	.word	0x0800aae5
 800aa48:	0800aae5 	.word	0x0800aae5
 800aa4c:	0800aae5 	.word	0x0800aae5
 800aa50:	0800aae5 	.word	0x0800aae5
 800aa54:	0800aae5 	.word	0x0800aae5
 800aa58:	0800aae5 	.word	0x0800aae5
 800aa5c:	0800aae5 	.word	0x0800aae5
 800aa60:	0800aae5 	.word	0x0800aae5
 800aa64:	0800aad7 	.word	0x0800aad7
 800aa68:	2b40      	cmp	r3, #64	@ 0x40
 800aa6a:	d037      	beq.n	800aadc <UART_SetConfig+0x6bc>
 800aa6c:	e03a      	b.n	800aae4 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800aa6e:	f7fe fe7b 	bl	8009768 <HAL_RCCEx_GetD3PCLK1Freq>
 800aa72:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800aa74:	e03c      	b.n	800aaf0 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800aa76:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800aa7a:	4618      	mov	r0, r3
 800aa7c:	f7fe fe8a 	bl	8009794 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800aa80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aa82:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aa84:	e034      	b.n	800aaf0 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800aa86:	f107 0318 	add.w	r3, r7, #24
 800aa8a:	4618      	mov	r0, r3
 800aa8c:	f7fe ffd6 	bl	8009a3c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800aa90:	69fb      	ldr	r3, [r7, #28]
 800aa92:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aa94:	e02c      	b.n	800aaf0 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800aa96:	4b09      	ldr	r3, [pc, #36]	@ (800aabc <UART_SetConfig+0x69c>)
 800aa98:	681b      	ldr	r3, [r3, #0]
 800aa9a:	f003 0320 	and.w	r3, r3, #32
 800aa9e:	2b00      	cmp	r3, #0
 800aaa0:	d016      	beq.n	800aad0 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800aaa2:	4b06      	ldr	r3, [pc, #24]	@ (800aabc <UART_SetConfig+0x69c>)
 800aaa4:	681b      	ldr	r3, [r3, #0]
 800aaa6:	08db      	lsrs	r3, r3, #3
 800aaa8:	f003 0303 	and.w	r3, r3, #3
 800aaac:	4a07      	ldr	r2, [pc, #28]	@ (800aacc <UART_SetConfig+0x6ac>)
 800aaae:	fa22 f303 	lsr.w	r3, r2, r3
 800aab2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800aab4:	e01c      	b.n	800aaf0 <UART_SetConfig+0x6d0>
 800aab6:	bf00      	nop
 800aab8:	40011400 	.word	0x40011400
 800aabc:	58024400 	.word	0x58024400
 800aac0:	40007800 	.word	0x40007800
 800aac4:	40007c00 	.word	0x40007c00
 800aac8:	58000c00 	.word	0x58000c00
 800aacc:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 800aad0:	4b9d      	ldr	r3, [pc, #628]	@ (800ad48 <UART_SetConfig+0x928>)
 800aad2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aad4:	e00c      	b.n	800aaf0 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800aad6:	4b9d      	ldr	r3, [pc, #628]	@ (800ad4c <UART_SetConfig+0x92c>)
 800aad8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aada:	e009      	b.n	800aaf0 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800aadc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800aae0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aae2:	e005      	b.n	800aaf0 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 800aae4:	2300      	movs	r3, #0
 800aae6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800aae8:	2301      	movs	r3, #1
 800aaea:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800aaee:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800aaf0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800aaf2:	2b00      	cmp	r3, #0
 800aaf4:	f000 81de 	beq.w	800aeb4 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800aaf8:	697b      	ldr	r3, [r7, #20]
 800aafa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aafc:	4a94      	ldr	r2, [pc, #592]	@ (800ad50 <UART_SetConfig+0x930>)
 800aafe:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ab02:	461a      	mov	r2, r3
 800ab04:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ab06:	fbb3 f3f2 	udiv	r3, r3, r2
 800ab0a:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800ab0c:	697b      	ldr	r3, [r7, #20]
 800ab0e:	685a      	ldr	r2, [r3, #4]
 800ab10:	4613      	mov	r3, r2
 800ab12:	005b      	lsls	r3, r3, #1
 800ab14:	4413      	add	r3, r2
 800ab16:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ab18:	429a      	cmp	r2, r3
 800ab1a:	d305      	bcc.n	800ab28 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800ab1c:	697b      	ldr	r3, [r7, #20]
 800ab1e:	685b      	ldr	r3, [r3, #4]
 800ab20:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800ab22:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ab24:	429a      	cmp	r2, r3
 800ab26:	d903      	bls.n	800ab30 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 800ab28:	2301      	movs	r3, #1
 800ab2a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800ab2e:	e1c1      	b.n	800aeb4 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800ab30:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ab32:	2200      	movs	r2, #0
 800ab34:	60bb      	str	r3, [r7, #8]
 800ab36:	60fa      	str	r2, [r7, #12]
 800ab38:	697b      	ldr	r3, [r7, #20]
 800ab3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ab3c:	4a84      	ldr	r2, [pc, #528]	@ (800ad50 <UART_SetConfig+0x930>)
 800ab3e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ab42:	b29b      	uxth	r3, r3
 800ab44:	2200      	movs	r2, #0
 800ab46:	603b      	str	r3, [r7, #0]
 800ab48:	607a      	str	r2, [r7, #4]
 800ab4a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ab4e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800ab52:	f7f5 fc15 	bl	8000380 <__aeabi_uldivmod>
 800ab56:	4602      	mov	r2, r0
 800ab58:	460b      	mov	r3, r1
 800ab5a:	4610      	mov	r0, r2
 800ab5c:	4619      	mov	r1, r3
 800ab5e:	f04f 0200 	mov.w	r2, #0
 800ab62:	f04f 0300 	mov.w	r3, #0
 800ab66:	020b      	lsls	r3, r1, #8
 800ab68:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800ab6c:	0202      	lsls	r2, r0, #8
 800ab6e:	6979      	ldr	r1, [r7, #20]
 800ab70:	6849      	ldr	r1, [r1, #4]
 800ab72:	0849      	lsrs	r1, r1, #1
 800ab74:	2000      	movs	r0, #0
 800ab76:	460c      	mov	r4, r1
 800ab78:	4605      	mov	r5, r0
 800ab7a:	eb12 0804 	adds.w	r8, r2, r4
 800ab7e:	eb43 0905 	adc.w	r9, r3, r5
 800ab82:	697b      	ldr	r3, [r7, #20]
 800ab84:	685b      	ldr	r3, [r3, #4]
 800ab86:	2200      	movs	r2, #0
 800ab88:	469a      	mov	sl, r3
 800ab8a:	4693      	mov	fp, r2
 800ab8c:	4652      	mov	r2, sl
 800ab8e:	465b      	mov	r3, fp
 800ab90:	4640      	mov	r0, r8
 800ab92:	4649      	mov	r1, r9
 800ab94:	f7f5 fbf4 	bl	8000380 <__aeabi_uldivmod>
 800ab98:	4602      	mov	r2, r0
 800ab9a:	460b      	mov	r3, r1
 800ab9c:	4613      	mov	r3, r2
 800ab9e:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800aba0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aba2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800aba6:	d308      	bcc.n	800abba <UART_SetConfig+0x79a>
 800aba8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800abaa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800abae:	d204      	bcs.n	800abba <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 800abb0:	697b      	ldr	r3, [r7, #20]
 800abb2:	681b      	ldr	r3, [r3, #0]
 800abb4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800abb6:	60da      	str	r2, [r3, #12]
 800abb8:	e17c      	b.n	800aeb4 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 800abba:	2301      	movs	r3, #1
 800abbc:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800abc0:	e178      	b.n	800aeb4 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800abc2:	697b      	ldr	r3, [r7, #20]
 800abc4:	69db      	ldr	r3, [r3, #28]
 800abc6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800abca:	f040 80c5 	bne.w	800ad58 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 800abce:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800abd2:	2b20      	cmp	r3, #32
 800abd4:	dc48      	bgt.n	800ac68 <UART_SetConfig+0x848>
 800abd6:	2b00      	cmp	r3, #0
 800abd8:	db7b      	blt.n	800acd2 <UART_SetConfig+0x8b2>
 800abda:	2b20      	cmp	r3, #32
 800abdc:	d879      	bhi.n	800acd2 <UART_SetConfig+0x8b2>
 800abde:	a201      	add	r2, pc, #4	@ (adr r2, 800abe4 <UART_SetConfig+0x7c4>)
 800abe0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800abe4:	0800ac6f 	.word	0x0800ac6f
 800abe8:	0800ac77 	.word	0x0800ac77
 800abec:	0800acd3 	.word	0x0800acd3
 800abf0:	0800acd3 	.word	0x0800acd3
 800abf4:	0800ac7f 	.word	0x0800ac7f
 800abf8:	0800acd3 	.word	0x0800acd3
 800abfc:	0800acd3 	.word	0x0800acd3
 800ac00:	0800acd3 	.word	0x0800acd3
 800ac04:	0800ac8f 	.word	0x0800ac8f
 800ac08:	0800acd3 	.word	0x0800acd3
 800ac0c:	0800acd3 	.word	0x0800acd3
 800ac10:	0800acd3 	.word	0x0800acd3
 800ac14:	0800acd3 	.word	0x0800acd3
 800ac18:	0800acd3 	.word	0x0800acd3
 800ac1c:	0800acd3 	.word	0x0800acd3
 800ac20:	0800acd3 	.word	0x0800acd3
 800ac24:	0800ac9f 	.word	0x0800ac9f
 800ac28:	0800acd3 	.word	0x0800acd3
 800ac2c:	0800acd3 	.word	0x0800acd3
 800ac30:	0800acd3 	.word	0x0800acd3
 800ac34:	0800acd3 	.word	0x0800acd3
 800ac38:	0800acd3 	.word	0x0800acd3
 800ac3c:	0800acd3 	.word	0x0800acd3
 800ac40:	0800acd3 	.word	0x0800acd3
 800ac44:	0800acd3 	.word	0x0800acd3
 800ac48:	0800acd3 	.word	0x0800acd3
 800ac4c:	0800acd3 	.word	0x0800acd3
 800ac50:	0800acd3 	.word	0x0800acd3
 800ac54:	0800acd3 	.word	0x0800acd3
 800ac58:	0800acd3 	.word	0x0800acd3
 800ac5c:	0800acd3 	.word	0x0800acd3
 800ac60:	0800acd3 	.word	0x0800acd3
 800ac64:	0800acc5 	.word	0x0800acc5
 800ac68:	2b40      	cmp	r3, #64	@ 0x40
 800ac6a:	d02e      	beq.n	800acca <UART_SetConfig+0x8aa>
 800ac6c:	e031      	b.n	800acd2 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800ac6e:	f7fc fdc5 	bl	80077fc <HAL_RCC_GetPCLK1Freq>
 800ac72:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800ac74:	e033      	b.n	800acde <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800ac76:	f7fc fdd7 	bl	8007828 <HAL_RCC_GetPCLK2Freq>
 800ac7a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800ac7c:	e02f      	b.n	800acde <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ac7e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800ac82:	4618      	mov	r0, r3
 800ac84:	f7fe fd86 	bl	8009794 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800ac88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ac8c:	e027      	b.n	800acde <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ac8e:	f107 0318 	add.w	r3, r7, #24
 800ac92:	4618      	mov	r0, r3
 800ac94:	f7fe fed2 	bl	8009a3c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800ac98:	69fb      	ldr	r3, [r7, #28]
 800ac9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ac9c:	e01f      	b.n	800acde <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800ac9e:	4b2d      	ldr	r3, [pc, #180]	@ (800ad54 <UART_SetConfig+0x934>)
 800aca0:	681b      	ldr	r3, [r3, #0]
 800aca2:	f003 0320 	and.w	r3, r3, #32
 800aca6:	2b00      	cmp	r3, #0
 800aca8:	d009      	beq.n	800acbe <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800acaa:	4b2a      	ldr	r3, [pc, #168]	@ (800ad54 <UART_SetConfig+0x934>)
 800acac:	681b      	ldr	r3, [r3, #0]
 800acae:	08db      	lsrs	r3, r3, #3
 800acb0:	f003 0303 	and.w	r3, r3, #3
 800acb4:	4a24      	ldr	r2, [pc, #144]	@ (800ad48 <UART_SetConfig+0x928>)
 800acb6:	fa22 f303 	lsr.w	r3, r2, r3
 800acba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800acbc:	e00f      	b.n	800acde <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800acbe:	4b22      	ldr	r3, [pc, #136]	@ (800ad48 <UART_SetConfig+0x928>)
 800acc0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800acc2:	e00c      	b.n	800acde <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800acc4:	4b21      	ldr	r3, [pc, #132]	@ (800ad4c <UART_SetConfig+0x92c>)
 800acc6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800acc8:	e009      	b.n	800acde <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800acca:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800acce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800acd0:	e005      	b.n	800acde <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800acd2:	2300      	movs	r3, #0
 800acd4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800acd6:	2301      	movs	r3, #1
 800acd8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800acdc:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800acde:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ace0:	2b00      	cmp	r3, #0
 800ace2:	f000 80e7 	beq.w	800aeb4 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800ace6:	697b      	ldr	r3, [r7, #20]
 800ace8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800acea:	4a19      	ldr	r2, [pc, #100]	@ (800ad50 <UART_SetConfig+0x930>)
 800acec:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800acf0:	461a      	mov	r2, r3
 800acf2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800acf4:	fbb3 f3f2 	udiv	r3, r3, r2
 800acf8:	005a      	lsls	r2, r3, #1
 800acfa:	697b      	ldr	r3, [r7, #20]
 800acfc:	685b      	ldr	r3, [r3, #4]
 800acfe:	085b      	lsrs	r3, r3, #1
 800ad00:	441a      	add	r2, r3
 800ad02:	697b      	ldr	r3, [r7, #20]
 800ad04:	685b      	ldr	r3, [r3, #4]
 800ad06:	fbb2 f3f3 	udiv	r3, r2, r3
 800ad0a:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800ad0c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ad0e:	2b0f      	cmp	r3, #15
 800ad10:	d916      	bls.n	800ad40 <UART_SetConfig+0x920>
 800ad12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ad14:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ad18:	d212      	bcs.n	800ad40 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800ad1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ad1c:	b29b      	uxth	r3, r3
 800ad1e:	f023 030f 	bic.w	r3, r3, #15
 800ad22:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800ad24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ad26:	085b      	lsrs	r3, r3, #1
 800ad28:	b29b      	uxth	r3, r3
 800ad2a:	f003 0307 	and.w	r3, r3, #7
 800ad2e:	b29a      	uxth	r2, r3
 800ad30:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800ad32:	4313      	orrs	r3, r2
 800ad34:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 800ad36:	697b      	ldr	r3, [r7, #20]
 800ad38:	681b      	ldr	r3, [r3, #0]
 800ad3a:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800ad3c:	60da      	str	r2, [r3, #12]
 800ad3e:	e0b9      	b.n	800aeb4 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800ad40:	2301      	movs	r3, #1
 800ad42:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800ad46:	e0b5      	b.n	800aeb4 <UART_SetConfig+0xa94>
 800ad48:	03d09000 	.word	0x03d09000
 800ad4c:	003d0900 	.word	0x003d0900
 800ad50:	0800c318 	.word	0x0800c318
 800ad54:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 800ad58:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800ad5c:	2b20      	cmp	r3, #32
 800ad5e:	dc49      	bgt.n	800adf4 <UART_SetConfig+0x9d4>
 800ad60:	2b00      	cmp	r3, #0
 800ad62:	db7c      	blt.n	800ae5e <UART_SetConfig+0xa3e>
 800ad64:	2b20      	cmp	r3, #32
 800ad66:	d87a      	bhi.n	800ae5e <UART_SetConfig+0xa3e>
 800ad68:	a201      	add	r2, pc, #4	@ (adr r2, 800ad70 <UART_SetConfig+0x950>)
 800ad6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ad6e:	bf00      	nop
 800ad70:	0800adfb 	.word	0x0800adfb
 800ad74:	0800ae03 	.word	0x0800ae03
 800ad78:	0800ae5f 	.word	0x0800ae5f
 800ad7c:	0800ae5f 	.word	0x0800ae5f
 800ad80:	0800ae0b 	.word	0x0800ae0b
 800ad84:	0800ae5f 	.word	0x0800ae5f
 800ad88:	0800ae5f 	.word	0x0800ae5f
 800ad8c:	0800ae5f 	.word	0x0800ae5f
 800ad90:	0800ae1b 	.word	0x0800ae1b
 800ad94:	0800ae5f 	.word	0x0800ae5f
 800ad98:	0800ae5f 	.word	0x0800ae5f
 800ad9c:	0800ae5f 	.word	0x0800ae5f
 800ada0:	0800ae5f 	.word	0x0800ae5f
 800ada4:	0800ae5f 	.word	0x0800ae5f
 800ada8:	0800ae5f 	.word	0x0800ae5f
 800adac:	0800ae5f 	.word	0x0800ae5f
 800adb0:	0800ae2b 	.word	0x0800ae2b
 800adb4:	0800ae5f 	.word	0x0800ae5f
 800adb8:	0800ae5f 	.word	0x0800ae5f
 800adbc:	0800ae5f 	.word	0x0800ae5f
 800adc0:	0800ae5f 	.word	0x0800ae5f
 800adc4:	0800ae5f 	.word	0x0800ae5f
 800adc8:	0800ae5f 	.word	0x0800ae5f
 800adcc:	0800ae5f 	.word	0x0800ae5f
 800add0:	0800ae5f 	.word	0x0800ae5f
 800add4:	0800ae5f 	.word	0x0800ae5f
 800add8:	0800ae5f 	.word	0x0800ae5f
 800addc:	0800ae5f 	.word	0x0800ae5f
 800ade0:	0800ae5f 	.word	0x0800ae5f
 800ade4:	0800ae5f 	.word	0x0800ae5f
 800ade8:	0800ae5f 	.word	0x0800ae5f
 800adec:	0800ae5f 	.word	0x0800ae5f
 800adf0:	0800ae51 	.word	0x0800ae51
 800adf4:	2b40      	cmp	r3, #64	@ 0x40
 800adf6:	d02e      	beq.n	800ae56 <UART_SetConfig+0xa36>
 800adf8:	e031      	b.n	800ae5e <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800adfa:	f7fc fcff 	bl	80077fc <HAL_RCC_GetPCLK1Freq>
 800adfe:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800ae00:	e033      	b.n	800ae6a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800ae02:	f7fc fd11 	bl	8007828 <HAL_RCC_GetPCLK2Freq>
 800ae06:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800ae08:	e02f      	b.n	800ae6a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ae0a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800ae0e:	4618      	mov	r0, r3
 800ae10:	f7fe fcc0 	bl	8009794 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800ae14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ae16:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ae18:	e027      	b.n	800ae6a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ae1a:	f107 0318 	add.w	r3, r7, #24
 800ae1e:	4618      	mov	r0, r3
 800ae20:	f7fe fe0c 	bl	8009a3c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800ae24:	69fb      	ldr	r3, [r7, #28]
 800ae26:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ae28:	e01f      	b.n	800ae6a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800ae2a:	4b2d      	ldr	r3, [pc, #180]	@ (800aee0 <UART_SetConfig+0xac0>)
 800ae2c:	681b      	ldr	r3, [r3, #0]
 800ae2e:	f003 0320 	and.w	r3, r3, #32
 800ae32:	2b00      	cmp	r3, #0
 800ae34:	d009      	beq.n	800ae4a <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800ae36:	4b2a      	ldr	r3, [pc, #168]	@ (800aee0 <UART_SetConfig+0xac0>)
 800ae38:	681b      	ldr	r3, [r3, #0]
 800ae3a:	08db      	lsrs	r3, r3, #3
 800ae3c:	f003 0303 	and.w	r3, r3, #3
 800ae40:	4a28      	ldr	r2, [pc, #160]	@ (800aee4 <UART_SetConfig+0xac4>)
 800ae42:	fa22 f303 	lsr.w	r3, r2, r3
 800ae46:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800ae48:	e00f      	b.n	800ae6a <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 800ae4a:	4b26      	ldr	r3, [pc, #152]	@ (800aee4 <UART_SetConfig+0xac4>)
 800ae4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ae4e:	e00c      	b.n	800ae6a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800ae50:	4b25      	ldr	r3, [pc, #148]	@ (800aee8 <UART_SetConfig+0xac8>)
 800ae52:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ae54:	e009      	b.n	800ae6a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800ae56:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800ae5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ae5c:	e005      	b.n	800ae6a <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 800ae5e:	2300      	movs	r3, #0
 800ae60:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800ae62:	2301      	movs	r3, #1
 800ae64:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800ae68:	bf00      	nop
    }

    if (pclk != 0U)
 800ae6a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ae6c:	2b00      	cmp	r3, #0
 800ae6e:	d021      	beq.n	800aeb4 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800ae70:	697b      	ldr	r3, [r7, #20]
 800ae72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ae74:	4a1d      	ldr	r2, [pc, #116]	@ (800aeec <UART_SetConfig+0xacc>)
 800ae76:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ae7a:	461a      	mov	r2, r3
 800ae7c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ae7e:	fbb3 f2f2 	udiv	r2, r3, r2
 800ae82:	697b      	ldr	r3, [r7, #20]
 800ae84:	685b      	ldr	r3, [r3, #4]
 800ae86:	085b      	lsrs	r3, r3, #1
 800ae88:	441a      	add	r2, r3
 800ae8a:	697b      	ldr	r3, [r7, #20]
 800ae8c:	685b      	ldr	r3, [r3, #4]
 800ae8e:	fbb2 f3f3 	udiv	r3, r2, r3
 800ae92:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800ae94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ae96:	2b0f      	cmp	r3, #15
 800ae98:	d909      	bls.n	800aeae <UART_SetConfig+0xa8e>
 800ae9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ae9c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800aea0:	d205      	bcs.n	800aeae <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800aea2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aea4:	b29a      	uxth	r2, r3
 800aea6:	697b      	ldr	r3, [r7, #20]
 800aea8:	681b      	ldr	r3, [r3, #0]
 800aeaa:	60da      	str	r2, [r3, #12]
 800aeac:	e002      	b.n	800aeb4 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800aeae:	2301      	movs	r3, #1
 800aeb0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800aeb4:	697b      	ldr	r3, [r7, #20]
 800aeb6:	2201      	movs	r2, #1
 800aeb8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800aebc:	697b      	ldr	r3, [r7, #20]
 800aebe:	2201      	movs	r2, #1
 800aec0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800aec4:	697b      	ldr	r3, [r7, #20]
 800aec6:	2200      	movs	r2, #0
 800aec8:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800aeca:	697b      	ldr	r3, [r7, #20]
 800aecc:	2200      	movs	r2, #0
 800aece:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800aed0:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 800aed4:	4618      	mov	r0, r3
 800aed6:	3748      	adds	r7, #72	@ 0x48
 800aed8:	46bd      	mov	sp, r7
 800aeda:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800aede:	bf00      	nop
 800aee0:	58024400 	.word	0x58024400
 800aee4:	03d09000 	.word	0x03d09000
 800aee8:	003d0900 	.word	0x003d0900
 800aeec:	0800c318 	.word	0x0800c318

0800aef0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800aef0:	b480      	push	{r7}
 800aef2:	b083      	sub	sp, #12
 800aef4:	af00      	add	r7, sp, #0
 800aef6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800aef8:	687b      	ldr	r3, [r7, #4]
 800aefa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aefc:	f003 0308 	and.w	r3, r3, #8
 800af00:	2b00      	cmp	r3, #0
 800af02:	d00a      	beq.n	800af1a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800af04:	687b      	ldr	r3, [r7, #4]
 800af06:	681b      	ldr	r3, [r3, #0]
 800af08:	685b      	ldr	r3, [r3, #4]
 800af0a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800af0e:	687b      	ldr	r3, [r7, #4]
 800af10:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800af12:	687b      	ldr	r3, [r7, #4]
 800af14:	681b      	ldr	r3, [r3, #0]
 800af16:	430a      	orrs	r2, r1
 800af18:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800af1a:	687b      	ldr	r3, [r7, #4]
 800af1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800af1e:	f003 0301 	and.w	r3, r3, #1
 800af22:	2b00      	cmp	r3, #0
 800af24:	d00a      	beq.n	800af3c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800af26:	687b      	ldr	r3, [r7, #4]
 800af28:	681b      	ldr	r3, [r3, #0]
 800af2a:	685b      	ldr	r3, [r3, #4]
 800af2c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800af30:	687b      	ldr	r3, [r7, #4]
 800af32:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800af34:	687b      	ldr	r3, [r7, #4]
 800af36:	681b      	ldr	r3, [r3, #0]
 800af38:	430a      	orrs	r2, r1
 800af3a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800af3c:	687b      	ldr	r3, [r7, #4]
 800af3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800af40:	f003 0302 	and.w	r3, r3, #2
 800af44:	2b00      	cmp	r3, #0
 800af46:	d00a      	beq.n	800af5e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800af48:	687b      	ldr	r3, [r7, #4]
 800af4a:	681b      	ldr	r3, [r3, #0]
 800af4c:	685b      	ldr	r3, [r3, #4]
 800af4e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800af52:	687b      	ldr	r3, [r7, #4]
 800af54:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800af56:	687b      	ldr	r3, [r7, #4]
 800af58:	681b      	ldr	r3, [r3, #0]
 800af5a:	430a      	orrs	r2, r1
 800af5c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800af5e:	687b      	ldr	r3, [r7, #4]
 800af60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800af62:	f003 0304 	and.w	r3, r3, #4
 800af66:	2b00      	cmp	r3, #0
 800af68:	d00a      	beq.n	800af80 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800af6a:	687b      	ldr	r3, [r7, #4]
 800af6c:	681b      	ldr	r3, [r3, #0]
 800af6e:	685b      	ldr	r3, [r3, #4]
 800af70:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800af74:	687b      	ldr	r3, [r7, #4]
 800af76:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800af78:	687b      	ldr	r3, [r7, #4]
 800af7a:	681b      	ldr	r3, [r3, #0]
 800af7c:	430a      	orrs	r2, r1
 800af7e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800af80:	687b      	ldr	r3, [r7, #4]
 800af82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800af84:	f003 0310 	and.w	r3, r3, #16
 800af88:	2b00      	cmp	r3, #0
 800af8a:	d00a      	beq.n	800afa2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800af8c:	687b      	ldr	r3, [r7, #4]
 800af8e:	681b      	ldr	r3, [r3, #0]
 800af90:	689b      	ldr	r3, [r3, #8]
 800af92:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800af96:	687b      	ldr	r3, [r7, #4]
 800af98:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800af9a:	687b      	ldr	r3, [r7, #4]
 800af9c:	681b      	ldr	r3, [r3, #0]
 800af9e:	430a      	orrs	r2, r1
 800afa0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800afa2:	687b      	ldr	r3, [r7, #4]
 800afa4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800afa6:	f003 0320 	and.w	r3, r3, #32
 800afaa:	2b00      	cmp	r3, #0
 800afac:	d00a      	beq.n	800afc4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800afae:	687b      	ldr	r3, [r7, #4]
 800afb0:	681b      	ldr	r3, [r3, #0]
 800afb2:	689b      	ldr	r3, [r3, #8]
 800afb4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800afb8:	687b      	ldr	r3, [r7, #4]
 800afba:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800afbc:	687b      	ldr	r3, [r7, #4]
 800afbe:	681b      	ldr	r3, [r3, #0]
 800afc0:	430a      	orrs	r2, r1
 800afc2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800afc4:	687b      	ldr	r3, [r7, #4]
 800afc6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800afc8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800afcc:	2b00      	cmp	r3, #0
 800afce:	d01a      	beq.n	800b006 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800afd0:	687b      	ldr	r3, [r7, #4]
 800afd2:	681b      	ldr	r3, [r3, #0]
 800afd4:	685b      	ldr	r3, [r3, #4]
 800afd6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800afda:	687b      	ldr	r3, [r7, #4]
 800afdc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800afde:	687b      	ldr	r3, [r7, #4]
 800afe0:	681b      	ldr	r3, [r3, #0]
 800afe2:	430a      	orrs	r2, r1
 800afe4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800afe6:	687b      	ldr	r3, [r7, #4]
 800afe8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800afea:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800afee:	d10a      	bne.n	800b006 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800aff0:	687b      	ldr	r3, [r7, #4]
 800aff2:	681b      	ldr	r3, [r3, #0]
 800aff4:	685b      	ldr	r3, [r3, #4]
 800aff6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800affa:	687b      	ldr	r3, [r7, #4]
 800affc:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800affe:	687b      	ldr	r3, [r7, #4]
 800b000:	681b      	ldr	r3, [r3, #0]
 800b002:	430a      	orrs	r2, r1
 800b004:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800b006:	687b      	ldr	r3, [r7, #4]
 800b008:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b00a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b00e:	2b00      	cmp	r3, #0
 800b010:	d00a      	beq.n	800b028 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800b012:	687b      	ldr	r3, [r7, #4]
 800b014:	681b      	ldr	r3, [r3, #0]
 800b016:	685b      	ldr	r3, [r3, #4]
 800b018:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800b01c:	687b      	ldr	r3, [r7, #4]
 800b01e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800b020:	687b      	ldr	r3, [r7, #4]
 800b022:	681b      	ldr	r3, [r3, #0]
 800b024:	430a      	orrs	r2, r1
 800b026:	605a      	str	r2, [r3, #4]
  }
}
 800b028:	bf00      	nop
 800b02a:	370c      	adds	r7, #12
 800b02c:	46bd      	mov	sp, r7
 800b02e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b032:	4770      	bx	lr

0800b034 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800b034:	b580      	push	{r7, lr}
 800b036:	b098      	sub	sp, #96	@ 0x60
 800b038:	af02      	add	r7, sp, #8
 800b03a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b03c:	687b      	ldr	r3, [r7, #4]
 800b03e:	2200      	movs	r2, #0
 800b040:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800b044:	f7f6 fde2 	bl	8001c0c <HAL_GetTick>
 800b048:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800b04a:	687b      	ldr	r3, [r7, #4]
 800b04c:	681b      	ldr	r3, [r3, #0]
 800b04e:	681b      	ldr	r3, [r3, #0]
 800b050:	f003 0308 	and.w	r3, r3, #8
 800b054:	2b08      	cmp	r3, #8
 800b056:	d12f      	bne.n	800b0b8 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b058:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800b05c:	9300      	str	r3, [sp, #0]
 800b05e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b060:	2200      	movs	r2, #0
 800b062:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800b066:	6878      	ldr	r0, [r7, #4]
 800b068:	f000 f88e 	bl	800b188 <UART_WaitOnFlagUntilTimeout>
 800b06c:	4603      	mov	r3, r0
 800b06e:	2b00      	cmp	r3, #0
 800b070:	d022      	beq.n	800b0b8 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800b072:	687b      	ldr	r3, [r7, #4]
 800b074:	681b      	ldr	r3, [r3, #0]
 800b076:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b078:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b07a:	e853 3f00 	ldrex	r3, [r3]
 800b07e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800b080:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b082:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b086:	653b      	str	r3, [r7, #80]	@ 0x50
 800b088:	687b      	ldr	r3, [r7, #4]
 800b08a:	681b      	ldr	r3, [r3, #0]
 800b08c:	461a      	mov	r2, r3
 800b08e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b090:	647b      	str	r3, [r7, #68]	@ 0x44
 800b092:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b094:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b096:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b098:	e841 2300 	strex	r3, r2, [r1]
 800b09c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800b09e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b0a0:	2b00      	cmp	r3, #0
 800b0a2:	d1e6      	bne.n	800b072 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800b0a4:	687b      	ldr	r3, [r7, #4]
 800b0a6:	2220      	movs	r2, #32
 800b0a8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800b0ac:	687b      	ldr	r3, [r7, #4]
 800b0ae:	2200      	movs	r2, #0
 800b0b0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b0b4:	2303      	movs	r3, #3
 800b0b6:	e063      	b.n	800b180 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800b0b8:	687b      	ldr	r3, [r7, #4]
 800b0ba:	681b      	ldr	r3, [r3, #0]
 800b0bc:	681b      	ldr	r3, [r3, #0]
 800b0be:	f003 0304 	and.w	r3, r3, #4
 800b0c2:	2b04      	cmp	r3, #4
 800b0c4:	d149      	bne.n	800b15a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b0c6:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800b0ca:	9300      	str	r3, [sp, #0]
 800b0cc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b0ce:	2200      	movs	r2, #0
 800b0d0:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800b0d4:	6878      	ldr	r0, [r7, #4]
 800b0d6:	f000 f857 	bl	800b188 <UART_WaitOnFlagUntilTimeout>
 800b0da:	4603      	mov	r3, r0
 800b0dc:	2b00      	cmp	r3, #0
 800b0de:	d03c      	beq.n	800b15a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b0e0:	687b      	ldr	r3, [r7, #4]
 800b0e2:	681b      	ldr	r3, [r3, #0]
 800b0e4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b0e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b0e8:	e853 3f00 	ldrex	r3, [r3]
 800b0ec:	623b      	str	r3, [r7, #32]
   return(result);
 800b0ee:	6a3b      	ldr	r3, [r7, #32]
 800b0f0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b0f4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b0f6:	687b      	ldr	r3, [r7, #4]
 800b0f8:	681b      	ldr	r3, [r3, #0]
 800b0fa:	461a      	mov	r2, r3
 800b0fc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b0fe:	633b      	str	r3, [r7, #48]	@ 0x30
 800b100:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b102:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b104:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b106:	e841 2300 	strex	r3, r2, [r1]
 800b10a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b10c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b10e:	2b00      	cmp	r3, #0
 800b110:	d1e6      	bne.n	800b0e0 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b112:	687b      	ldr	r3, [r7, #4]
 800b114:	681b      	ldr	r3, [r3, #0]
 800b116:	3308      	adds	r3, #8
 800b118:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b11a:	693b      	ldr	r3, [r7, #16]
 800b11c:	e853 3f00 	ldrex	r3, [r3]
 800b120:	60fb      	str	r3, [r7, #12]
   return(result);
 800b122:	68fb      	ldr	r3, [r7, #12]
 800b124:	f023 0301 	bic.w	r3, r3, #1
 800b128:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b12a:	687b      	ldr	r3, [r7, #4]
 800b12c:	681b      	ldr	r3, [r3, #0]
 800b12e:	3308      	adds	r3, #8
 800b130:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b132:	61fa      	str	r2, [r7, #28]
 800b134:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b136:	69b9      	ldr	r1, [r7, #24]
 800b138:	69fa      	ldr	r2, [r7, #28]
 800b13a:	e841 2300 	strex	r3, r2, [r1]
 800b13e:	617b      	str	r3, [r7, #20]
   return(result);
 800b140:	697b      	ldr	r3, [r7, #20]
 800b142:	2b00      	cmp	r3, #0
 800b144:	d1e5      	bne.n	800b112 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800b146:	687b      	ldr	r3, [r7, #4]
 800b148:	2220      	movs	r2, #32
 800b14a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800b14e:	687b      	ldr	r3, [r7, #4]
 800b150:	2200      	movs	r2, #0
 800b152:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b156:	2303      	movs	r3, #3
 800b158:	e012      	b.n	800b180 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800b15a:	687b      	ldr	r3, [r7, #4]
 800b15c:	2220      	movs	r2, #32
 800b15e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800b162:	687b      	ldr	r3, [r7, #4]
 800b164:	2220      	movs	r2, #32
 800b166:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b16a:	687b      	ldr	r3, [r7, #4]
 800b16c:	2200      	movs	r2, #0
 800b16e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b170:	687b      	ldr	r3, [r7, #4]
 800b172:	2200      	movs	r2, #0
 800b174:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800b176:	687b      	ldr	r3, [r7, #4]
 800b178:	2200      	movs	r2, #0
 800b17a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b17e:	2300      	movs	r3, #0
}
 800b180:	4618      	mov	r0, r3
 800b182:	3758      	adds	r7, #88	@ 0x58
 800b184:	46bd      	mov	sp, r7
 800b186:	bd80      	pop	{r7, pc}

0800b188 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800b188:	b580      	push	{r7, lr}
 800b18a:	b084      	sub	sp, #16
 800b18c:	af00      	add	r7, sp, #0
 800b18e:	60f8      	str	r0, [r7, #12]
 800b190:	60b9      	str	r1, [r7, #8]
 800b192:	603b      	str	r3, [r7, #0]
 800b194:	4613      	mov	r3, r2
 800b196:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b198:	e04f      	b.n	800b23a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b19a:	69bb      	ldr	r3, [r7, #24]
 800b19c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b1a0:	d04b      	beq.n	800b23a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b1a2:	f7f6 fd33 	bl	8001c0c <HAL_GetTick>
 800b1a6:	4602      	mov	r2, r0
 800b1a8:	683b      	ldr	r3, [r7, #0]
 800b1aa:	1ad3      	subs	r3, r2, r3
 800b1ac:	69ba      	ldr	r2, [r7, #24]
 800b1ae:	429a      	cmp	r2, r3
 800b1b0:	d302      	bcc.n	800b1b8 <UART_WaitOnFlagUntilTimeout+0x30>
 800b1b2:	69bb      	ldr	r3, [r7, #24]
 800b1b4:	2b00      	cmp	r3, #0
 800b1b6:	d101      	bne.n	800b1bc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800b1b8:	2303      	movs	r3, #3
 800b1ba:	e04e      	b.n	800b25a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800b1bc:	68fb      	ldr	r3, [r7, #12]
 800b1be:	681b      	ldr	r3, [r3, #0]
 800b1c0:	681b      	ldr	r3, [r3, #0]
 800b1c2:	f003 0304 	and.w	r3, r3, #4
 800b1c6:	2b00      	cmp	r3, #0
 800b1c8:	d037      	beq.n	800b23a <UART_WaitOnFlagUntilTimeout+0xb2>
 800b1ca:	68bb      	ldr	r3, [r7, #8]
 800b1cc:	2b80      	cmp	r3, #128	@ 0x80
 800b1ce:	d034      	beq.n	800b23a <UART_WaitOnFlagUntilTimeout+0xb2>
 800b1d0:	68bb      	ldr	r3, [r7, #8]
 800b1d2:	2b40      	cmp	r3, #64	@ 0x40
 800b1d4:	d031      	beq.n	800b23a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800b1d6:	68fb      	ldr	r3, [r7, #12]
 800b1d8:	681b      	ldr	r3, [r3, #0]
 800b1da:	69db      	ldr	r3, [r3, #28]
 800b1dc:	f003 0308 	and.w	r3, r3, #8
 800b1e0:	2b08      	cmp	r3, #8
 800b1e2:	d110      	bne.n	800b206 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800b1e4:	68fb      	ldr	r3, [r7, #12]
 800b1e6:	681b      	ldr	r3, [r3, #0]
 800b1e8:	2208      	movs	r2, #8
 800b1ea:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800b1ec:	68f8      	ldr	r0, [r7, #12]
 800b1ee:	f000 f839 	bl	800b264 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800b1f2:	68fb      	ldr	r3, [r7, #12]
 800b1f4:	2208      	movs	r2, #8
 800b1f6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b1fa:	68fb      	ldr	r3, [r7, #12]
 800b1fc:	2200      	movs	r2, #0
 800b1fe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800b202:	2301      	movs	r3, #1
 800b204:	e029      	b.n	800b25a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800b206:	68fb      	ldr	r3, [r7, #12]
 800b208:	681b      	ldr	r3, [r3, #0]
 800b20a:	69db      	ldr	r3, [r3, #28]
 800b20c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b210:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b214:	d111      	bne.n	800b23a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800b216:	68fb      	ldr	r3, [r7, #12]
 800b218:	681b      	ldr	r3, [r3, #0]
 800b21a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800b21e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800b220:	68f8      	ldr	r0, [r7, #12]
 800b222:	f000 f81f 	bl	800b264 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800b226:	68fb      	ldr	r3, [r7, #12]
 800b228:	2220      	movs	r2, #32
 800b22a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b22e:	68fb      	ldr	r3, [r7, #12]
 800b230:	2200      	movs	r2, #0
 800b232:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800b236:	2303      	movs	r3, #3
 800b238:	e00f      	b.n	800b25a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b23a:	68fb      	ldr	r3, [r7, #12]
 800b23c:	681b      	ldr	r3, [r3, #0]
 800b23e:	69da      	ldr	r2, [r3, #28]
 800b240:	68bb      	ldr	r3, [r7, #8]
 800b242:	4013      	ands	r3, r2
 800b244:	68ba      	ldr	r2, [r7, #8]
 800b246:	429a      	cmp	r2, r3
 800b248:	bf0c      	ite	eq
 800b24a:	2301      	moveq	r3, #1
 800b24c:	2300      	movne	r3, #0
 800b24e:	b2db      	uxtb	r3, r3
 800b250:	461a      	mov	r2, r3
 800b252:	79fb      	ldrb	r3, [r7, #7]
 800b254:	429a      	cmp	r2, r3
 800b256:	d0a0      	beq.n	800b19a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800b258:	2300      	movs	r3, #0
}
 800b25a:	4618      	mov	r0, r3
 800b25c:	3710      	adds	r7, #16
 800b25e:	46bd      	mov	sp, r7
 800b260:	bd80      	pop	{r7, pc}
	...

0800b264 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800b264:	b480      	push	{r7}
 800b266:	b095      	sub	sp, #84	@ 0x54
 800b268:	af00      	add	r7, sp, #0
 800b26a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b26c:	687b      	ldr	r3, [r7, #4]
 800b26e:	681b      	ldr	r3, [r3, #0]
 800b270:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b272:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b274:	e853 3f00 	ldrex	r3, [r3]
 800b278:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800b27a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b27c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b280:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b282:	687b      	ldr	r3, [r7, #4]
 800b284:	681b      	ldr	r3, [r3, #0]
 800b286:	461a      	mov	r2, r3
 800b288:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b28a:	643b      	str	r3, [r7, #64]	@ 0x40
 800b28c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b28e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800b290:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b292:	e841 2300 	strex	r3, r2, [r1]
 800b296:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800b298:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b29a:	2b00      	cmp	r3, #0
 800b29c:	d1e6      	bne.n	800b26c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800b29e:	687b      	ldr	r3, [r7, #4]
 800b2a0:	681b      	ldr	r3, [r3, #0]
 800b2a2:	3308      	adds	r3, #8
 800b2a4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b2a6:	6a3b      	ldr	r3, [r7, #32]
 800b2a8:	e853 3f00 	ldrex	r3, [r3]
 800b2ac:	61fb      	str	r3, [r7, #28]
   return(result);
 800b2ae:	69fa      	ldr	r2, [r7, #28]
 800b2b0:	4b1e      	ldr	r3, [pc, #120]	@ (800b32c <UART_EndRxTransfer+0xc8>)
 800b2b2:	4013      	ands	r3, r2
 800b2b4:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b2b6:	687b      	ldr	r3, [r7, #4]
 800b2b8:	681b      	ldr	r3, [r3, #0]
 800b2ba:	3308      	adds	r3, #8
 800b2bc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b2be:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800b2c0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b2c2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b2c4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b2c6:	e841 2300 	strex	r3, r2, [r1]
 800b2ca:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b2cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b2ce:	2b00      	cmp	r3, #0
 800b2d0:	d1e5      	bne.n	800b29e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b2d2:	687b      	ldr	r3, [r7, #4]
 800b2d4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b2d6:	2b01      	cmp	r3, #1
 800b2d8:	d118      	bne.n	800b30c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b2da:	687b      	ldr	r3, [r7, #4]
 800b2dc:	681b      	ldr	r3, [r3, #0]
 800b2de:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b2e0:	68fb      	ldr	r3, [r7, #12]
 800b2e2:	e853 3f00 	ldrex	r3, [r3]
 800b2e6:	60bb      	str	r3, [r7, #8]
   return(result);
 800b2e8:	68bb      	ldr	r3, [r7, #8]
 800b2ea:	f023 0310 	bic.w	r3, r3, #16
 800b2ee:	647b      	str	r3, [r7, #68]	@ 0x44
 800b2f0:	687b      	ldr	r3, [r7, #4]
 800b2f2:	681b      	ldr	r3, [r3, #0]
 800b2f4:	461a      	mov	r2, r3
 800b2f6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b2f8:	61bb      	str	r3, [r7, #24]
 800b2fa:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b2fc:	6979      	ldr	r1, [r7, #20]
 800b2fe:	69ba      	ldr	r2, [r7, #24]
 800b300:	e841 2300 	strex	r3, r2, [r1]
 800b304:	613b      	str	r3, [r7, #16]
   return(result);
 800b306:	693b      	ldr	r3, [r7, #16]
 800b308:	2b00      	cmp	r3, #0
 800b30a:	d1e6      	bne.n	800b2da <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800b30c:	687b      	ldr	r3, [r7, #4]
 800b30e:	2220      	movs	r2, #32
 800b310:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b314:	687b      	ldr	r3, [r7, #4]
 800b316:	2200      	movs	r2, #0
 800b318:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800b31a:	687b      	ldr	r3, [r7, #4]
 800b31c:	2200      	movs	r2, #0
 800b31e:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800b320:	bf00      	nop
 800b322:	3754      	adds	r7, #84	@ 0x54
 800b324:	46bd      	mov	sp, r7
 800b326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b32a:	4770      	bx	lr
 800b32c:	effffffe 	.word	0xeffffffe

0800b330 <__assert_func>:
 800b330:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b332:	4614      	mov	r4, r2
 800b334:	461a      	mov	r2, r3
 800b336:	4b09      	ldr	r3, [pc, #36]	@ (800b35c <__assert_func+0x2c>)
 800b338:	681b      	ldr	r3, [r3, #0]
 800b33a:	4605      	mov	r5, r0
 800b33c:	68d8      	ldr	r0, [r3, #12]
 800b33e:	b14c      	cbz	r4, 800b354 <__assert_func+0x24>
 800b340:	4b07      	ldr	r3, [pc, #28]	@ (800b360 <__assert_func+0x30>)
 800b342:	9100      	str	r1, [sp, #0]
 800b344:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b348:	4906      	ldr	r1, [pc, #24]	@ (800b364 <__assert_func+0x34>)
 800b34a:	462b      	mov	r3, r5
 800b34c:	f000 f8b2 	bl	800b4b4 <fiprintf>
 800b350:	f000 f9b1 	bl	800b6b6 <abort>
 800b354:	4b04      	ldr	r3, [pc, #16]	@ (800b368 <__assert_func+0x38>)
 800b356:	461c      	mov	r4, r3
 800b358:	e7f3      	b.n	800b342 <__assert_func+0x12>
 800b35a:	bf00      	nop
 800b35c:	24000038 	.word	0x24000038
 800b360:	0800c330 	.word	0x0800c330
 800b364:	0800c33d 	.word	0x0800c33d
 800b368:	0800c36b 	.word	0x0800c36b

0800b36c <std>:
 800b36c:	2300      	movs	r3, #0
 800b36e:	b510      	push	{r4, lr}
 800b370:	4604      	mov	r4, r0
 800b372:	e9c0 3300 	strd	r3, r3, [r0]
 800b376:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b37a:	6083      	str	r3, [r0, #8]
 800b37c:	8181      	strh	r1, [r0, #12]
 800b37e:	6643      	str	r3, [r0, #100]	@ 0x64
 800b380:	81c2      	strh	r2, [r0, #14]
 800b382:	6183      	str	r3, [r0, #24]
 800b384:	4619      	mov	r1, r3
 800b386:	2208      	movs	r2, #8
 800b388:	305c      	adds	r0, #92	@ 0x5c
 800b38a:	f000 f918 	bl	800b5be <memset>
 800b38e:	4b0d      	ldr	r3, [pc, #52]	@ (800b3c4 <std+0x58>)
 800b390:	6263      	str	r3, [r4, #36]	@ 0x24
 800b392:	4b0d      	ldr	r3, [pc, #52]	@ (800b3c8 <std+0x5c>)
 800b394:	62a3      	str	r3, [r4, #40]	@ 0x28
 800b396:	4b0d      	ldr	r3, [pc, #52]	@ (800b3cc <std+0x60>)
 800b398:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800b39a:	4b0d      	ldr	r3, [pc, #52]	@ (800b3d0 <std+0x64>)
 800b39c:	6323      	str	r3, [r4, #48]	@ 0x30
 800b39e:	4b0d      	ldr	r3, [pc, #52]	@ (800b3d4 <std+0x68>)
 800b3a0:	6224      	str	r4, [r4, #32]
 800b3a2:	429c      	cmp	r4, r3
 800b3a4:	d006      	beq.n	800b3b4 <std+0x48>
 800b3a6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800b3aa:	4294      	cmp	r4, r2
 800b3ac:	d002      	beq.n	800b3b4 <std+0x48>
 800b3ae:	33d0      	adds	r3, #208	@ 0xd0
 800b3b0:	429c      	cmp	r4, r3
 800b3b2:	d105      	bne.n	800b3c0 <std+0x54>
 800b3b4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800b3b8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b3bc:	f000 b978 	b.w	800b6b0 <__retarget_lock_init_recursive>
 800b3c0:	bd10      	pop	{r4, pc}
 800b3c2:	bf00      	nop
 800b3c4:	0800b539 	.word	0x0800b539
 800b3c8:	0800b55b 	.word	0x0800b55b
 800b3cc:	0800b593 	.word	0x0800b593
 800b3d0:	0800b5b7 	.word	0x0800b5b7
 800b3d4:	240003d8 	.word	0x240003d8

0800b3d8 <stdio_exit_handler>:
 800b3d8:	4a02      	ldr	r2, [pc, #8]	@ (800b3e4 <stdio_exit_handler+0xc>)
 800b3da:	4903      	ldr	r1, [pc, #12]	@ (800b3e8 <stdio_exit_handler+0x10>)
 800b3dc:	4803      	ldr	r0, [pc, #12]	@ (800b3ec <stdio_exit_handler+0x14>)
 800b3de:	f000 b87b 	b.w	800b4d8 <_fwalk_sglue>
 800b3e2:	bf00      	nop
 800b3e4:	2400002c 	.word	0x2400002c
 800b3e8:	0800bf59 	.word	0x0800bf59
 800b3ec:	2400003c 	.word	0x2400003c

0800b3f0 <cleanup_stdio>:
 800b3f0:	6841      	ldr	r1, [r0, #4]
 800b3f2:	4b0c      	ldr	r3, [pc, #48]	@ (800b424 <cleanup_stdio+0x34>)
 800b3f4:	4299      	cmp	r1, r3
 800b3f6:	b510      	push	{r4, lr}
 800b3f8:	4604      	mov	r4, r0
 800b3fa:	d001      	beq.n	800b400 <cleanup_stdio+0x10>
 800b3fc:	f000 fdac 	bl	800bf58 <_fflush_r>
 800b400:	68a1      	ldr	r1, [r4, #8]
 800b402:	4b09      	ldr	r3, [pc, #36]	@ (800b428 <cleanup_stdio+0x38>)
 800b404:	4299      	cmp	r1, r3
 800b406:	d002      	beq.n	800b40e <cleanup_stdio+0x1e>
 800b408:	4620      	mov	r0, r4
 800b40a:	f000 fda5 	bl	800bf58 <_fflush_r>
 800b40e:	68e1      	ldr	r1, [r4, #12]
 800b410:	4b06      	ldr	r3, [pc, #24]	@ (800b42c <cleanup_stdio+0x3c>)
 800b412:	4299      	cmp	r1, r3
 800b414:	d004      	beq.n	800b420 <cleanup_stdio+0x30>
 800b416:	4620      	mov	r0, r4
 800b418:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b41c:	f000 bd9c 	b.w	800bf58 <_fflush_r>
 800b420:	bd10      	pop	{r4, pc}
 800b422:	bf00      	nop
 800b424:	240003d8 	.word	0x240003d8
 800b428:	24000440 	.word	0x24000440
 800b42c:	240004a8 	.word	0x240004a8

0800b430 <global_stdio_init.part.0>:
 800b430:	b510      	push	{r4, lr}
 800b432:	4b0b      	ldr	r3, [pc, #44]	@ (800b460 <global_stdio_init.part.0+0x30>)
 800b434:	4c0b      	ldr	r4, [pc, #44]	@ (800b464 <global_stdio_init.part.0+0x34>)
 800b436:	4a0c      	ldr	r2, [pc, #48]	@ (800b468 <global_stdio_init.part.0+0x38>)
 800b438:	601a      	str	r2, [r3, #0]
 800b43a:	4620      	mov	r0, r4
 800b43c:	2200      	movs	r2, #0
 800b43e:	2104      	movs	r1, #4
 800b440:	f7ff ff94 	bl	800b36c <std>
 800b444:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800b448:	2201      	movs	r2, #1
 800b44a:	2109      	movs	r1, #9
 800b44c:	f7ff ff8e 	bl	800b36c <std>
 800b450:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800b454:	2202      	movs	r2, #2
 800b456:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b45a:	2112      	movs	r1, #18
 800b45c:	f7ff bf86 	b.w	800b36c <std>
 800b460:	24000510 	.word	0x24000510
 800b464:	240003d8 	.word	0x240003d8
 800b468:	0800b3d9 	.word	0x0800b3d9

0800b46c <__sfp_lock_acquire>:
 800b46c:	4801      	ldr	r0, [pc, #4]	@ (800b474 <__sfp_lock_acquire+0x8>)
 800b46e:	f000 b920 	b.w	800b6b2 <__retarget_lock_acquire_recursive>
 800b472:	bf00      	nop
 800b474:	24000519 	.word	0x24000519

0800b478 <__sfp_lock_release>:
 800b478:	4801      	ldr	r0, [pc, #4]	@ (800b480 <__sfp_lock_release+0x8>)
 800b47a:	f000 b91b 	b.w	800b6b4 <__retarget_lock_release_recursive>
 800b47e:	bf00      	nop
 800b480:	24000519 	.word	0x24000519

0800b484 <__sinit>:
 800b484:	b510      	push	{r4, lr}
 800b486:	4604      	mov	r4, r0
 800b488:	f7ff fff0 	bl	800b46c <__sfp_lock_acquire>
 800b48c:	6a23      	ldr	r3, [r4, #32]
 800b48e:	b11b      	cbz	r3, 800b498 <__sinit+0x14>
 800b490:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b494:	f7ff bff0 	b.w	800b478 <__sfp_lock_release>
 800b498:	4b04      	ldr	r3, [pc, #16]	@ (800b4ac <__sinit+0x28>)
 800b49a:	6223      	str	r3, [r4, #32]
 800b49c:	4b04      	ldr	r3, [pc, #16]	@ (800b4b0 <__sinit+0x2c>)
 800b49e:	681b      	ldr	r3, [r3, #0]
 800b4a0:	2b00      	cmp	r3, #0
 800b4a2:	d1f5      	bne.n	800b490 <__sinit+0xc>
 800b4a4:	f7ff ffc4 	bl	800b430 <global_stdio_init.part.0>
 800b4a8:	e7f2      	b.n	800b490 <__sinit+0xc>
 800b4aa:	bf00      	nop
 800b4ac:	0800b3f1 	.word	0x0800b3f1
 800b4b0:	24000510 	.word	0x24000510

0800b4b4 <fiprintf>:
 800b4b4:	b40e      	push	{r1, r2, r3}
 800b4b6:	b503      	push	{r0, r1, lr}
 800b4b8:	4601      	mov	r1, r0
 800b4ba:	ab03      	add	r3, sp, #12
 800b4bc:	4805      	ldr	r0, [pc, #20]	@ (800b4d4 <fiprintf+0x20>)
 800b4be:	f853 2b04 	ldr.w	r2, [r3], #4
 800b4c2:	6800      	ldr	r0, [r0, #0]
 800b4c4:	9301      	str	r3, [sp, #4]
 800b4c6:	f000 fa1f 	bl	800b908 <_vfiprintf_r>
 800b4ca:	b002      	add	sp, #8
 800b4cc:	f85d eb04 	ldr.w	lr, [sp], #4
 800b4d0:	b003      	add	sp, #12
 800b4d2:	4770      	bx	lr
 800b4d4:	24000038 	.word	0x24000038

0800b4d8 <_fwalk_sglue>:
 800b4d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b4dc:	4607      	mov	r7, r0
 800b4de:	4688      	mov	r8, r1
 800b4e0:	4614      	mov	r4, r2
 800b4e2:	2600      	movs	r6, #0
 800b4e4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b4e8:	f1b9 0901 	subs.w	r9, r9, #1
 800b4ec:	d505      	bpl.n	800b4fa <_fwalk_sglue+0x22>
 800b4ee:	6824      	ldr	r4, [r4, #0]
 800b4f0:	2c00      	cmp	r4, #0
 800b4f2:	d1f7      	bne.n	800b4e4 <_fwalk_sglue+0xc>
 800b4f4:	4630      	mov	r0, r6
 800b4f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b4fa:	89ab      	ldrh	r3, [r5, #12]
 800b4fc:	2b01      	cmp	r3, #1
 800b4fe:	d907      	bls.n	800b510 <_fwalk_sglue+0x38>
 800b500:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b504:	3301      	adds	r3, #1
 800b506:	d003      	beq.n	800b510 <_fwalk_sglue+0x38>
 800b508:	4629      	mov	r1, r5
 800b50a:	4638      	mov	r0, r7
 800b50c:	47c0      	blx	r8
 800b50e:	4306      	orrs	r6, r0
 800b510:	3568      	adds	r5, #104	@ 0x68
 800b512:	e7e9      	b.n	800b4e8 <_fwalk_sglue+0x10>

0800b514 <iprintf>:
 800b514:	b40f      	push	{r0, r1, r2, r3}
 800b516:	b507      	push	{r0, r1, r2, lr}
 800b518:	4906      	ldr	r1, [pc, #24]	@ (800b534 <iprintf+0x20>)
 800b51a:	ab04      	add	r3, sp, #16
 800b51c:	6808      	ldr	r0, [r1, #0]
 800b51e:	f853 2b04 	ldr.w	r2, [r3], #4
 800b522:	6881      	ldr	r1, [r0, #8]
 800b524:	9301      	str	r3, [sp, #4]
 800b526:	f000 f9ef 	bl	800b908 <_vfiprintf_r>
 800b52a:	b003      	add	sp, #12
 800b52c:	f85d eb04 	ldr.w	lr, [sp], #4
 800b530:	b004      	add	sp, #16
 800b532:	4770      	bx	lr
 800b534:	24000038 	.word	0x24000038

0800b538 <__sread>:
 800b538:	b510      	push	{r4, lr}
 800b53a:	460c      	mov	r4, r1
 800b53c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b540:	f000 f868 	bl	800b614 <_read_r>
 800b544:	2800      	cmp	r0, #0
 800b546:	bfab      	itete	ge
 800b548:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800b54a:	89a3      	ldrhlt	r3, [r4, #12]
 800b54c:	181b      	addge	r3, r3, r0
 800b54e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800b552:	bfac      	ite	ge
 800b554:	6563      	strge	r3, [r4, #84]	@ 0x54
 800b556:	81a3      	strhlt	r3, [r4, #12]
 800b558:	bd10      	pop	{r4, pc}

0800b55a <__swrite>:
 800b55a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b55e:	461f      	mov	r7, r3
 800b560:	898b      	ldrh	r3, [r1, #12]
 800b562:	05db      	lsls	r3, r3, #23
 800b564:	4605      	mov	r5, r0
 800b566:	460c      	mov	r4, r1
 800b568:	4616      	mov	r6, r2
 800b56a:	d505      	bpl.n	800b578 <__swrite+0x1e>
 800b56c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b570:	2302      	movs	r3, #2
 800b572:	2200      	movs	r2, #0
 800b574:	f000 f83c 	bl	800b5f0 <_lseek_r>
 800b578:	89a3      	ldrh	r3, [r4, #12]
 800b57a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b57e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800b582:	81a3      	strh	r3, [r4, #12]
 800b584:	4632      	mov	r2, r6
 800b586:	463b      	mov	r3, r7
 800b588:	4628      	mov	r0, r5
 800b58a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b58e:	f000 b853 	b.w	800b638 <_write_r>

0800b592 <__sseek>:
 800b592:	b510      	push	{r4, lr}
 800b594:	460c      	mov	r4, r1
 800b596:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b59a:	f000 f829 	bl	800b5f0 <_lseek_r>
 800b59e:	1c43      	adds	r3, r0, #1
 800b5a0:	89a3      	ldrh	r3, [r4, #12]
 800b5a2:	bf15      	itete	ne
 800b5a4:	6560      	strne	r0, [r4, #84]	@ 0x54
 800b5a6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800b5aa:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800b5ae:	81a3      	strheq	r3, [r4, #12]
 800b5b0:	bf18      	it	ne
 800b5b2:	81a3      	strhne	r3, [r4, #12]
 800b5b4:	bd10      	pop	{r4, pc}

0800b5b6 <__sclose>:
 800b5b6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b5ba:	f000 b809 	b.w	800b5d0 <_close_r>

0800b5be <memset>:
 800b5be:	4402      	add	r2, r0
 800b5c0:	4603      	mov	r3, r0
 800b5c2:	4293      	cmp	r3, r2
 800b5c4:	d100      	bne.n	800b5c8 <memset+0xa>
 800b5c6:	4770      	bx	lr
 800b5c8:	f803 1b01 	strb.w	r1, [r3], #1
 800b5cc:	e7f9      	b.n	800b5c2 <memset+0x4>
	...

0800b5d0 <_close_r>:
 800b5d0:	b538      	push	{r3, r4, r5, lr}
 800b5d2:	4d06      	ldr	r5, [pc, #24]	@ (800b5ec <_close_r+0x1c>)
 800b5d4:	2300      	movs	r3, #0
 800b5d6:	4604      	mov	r4, r0
 800b5d8:	4608      	mov	r0, r1
 800b5da:	602b      	str	r3, [r5, #0]
 800b5dc:	f7f5 fff8 	bl	80015d0 <_close>
 800b5e0:	1c43      	adds	r3, r0, #1
 800b5e2:	d102      	bne.n	800b5ea <_close_r+0x1a>
 800b5e4:	682b      	ldr	r3, [r5, #0]
 800b5e6:	b103      	cbz	r3, 800b5ea <_close_r+0x1a>
 800b5e8:	6023      	str	r3, [r4, #0]
 800b5ea:	bd38      	pop	{r3, r4, r5, pc}
 800b5ec:	24000514 	.word	0x24000514

0800b5f0 <_lseek_r>:
 800b5f0:	b538      	push	{r3, r4, r5, lr}
 800b5f2:	4d07      	ldr	r5, [pc, #28]	@ (800b610 <_lseek_r+0x20>)
 800b5f4:	4604      	mov	r4, r0
 800b5f6:	4608      	mov	r0, r1
 800b5f8:	4611      	mov	r1, r2
 800b5fa:	2200      	movs	r2, #0
 800b5fc:	602a      	str	r2, [r5, #0]
 800b5fe:	461a      	mov	r2, r3
 800b600:	f7f6 f80d 	bl	800161e <_lseek>
 800b604:	1c43      	adds	r3, r0, #1
 800b606:	d102      	bne.n	800b60e <_lseek_r+0x1e>
 800b608:	682b      	ldr	r3, [r5, #0]
 800b60a:	b103      	cbz	r3, 800b60e <_lseek_r+0x1e>
 800b60c:	6023      	str	r3, [r4, #0]
 800b60e:	bd38      	pop	{r3, r4, r5, pc}
 800b610:	24000514 	.word	0x24000514

0800b614 <_read_r>:
 800b614:	b538      	push	{r3, r4, r5, lr}
 800b616:	4d07      	ldr	r5, [pc, #28]	@ (800b634 <_read_r+0x20>)
 800b618:	4604      	mov	r4, r0
 800b61a:	4608      	mov	r0, r1
 800b61c:	4611      	mov	r1, r2
 800b61e:	2200      	movs	r2, #0
 800b620:	602a      	str	r2, [r5, #0]
 800b622:	461a      	mov	r2, r3
 800b624:	f7f5 ff9b 	bl	800155e <_read>
 800b628:	1c43      	adds	r3, r0, #1
 800b62a:	d102      	bne.n	800b632 <_read_r+0x1e>
 800b62c:	682b      	ldr	r3, [r5, #0]
 800b62e:	b103      	cbz	r3, 800b632 <_read_r+0x1e>
 800b630:	6023      	str	r3, [r4, #0]
 800b632:	bd38      	pop	{r3, r4, r5, pc}
 800b634:	24000514 	.word	0x24000514

0800b638 <_write_r>:
 800b638:	b538      	push	{r3, r4, r5, lr}
 800b63a:	4d07      	ldr	r5, [pc, #28]	@ (800b658 <_write_r+0x20>)
 800b63c:	4604      	mov	r4, r0
 800b63e:	4608      	mov	r0, r1
 800b640:	4611      	mov	r1, r2
 800b642:	2200      	movs	r2, #0
 800b644:	602a      	str	r2, [r5, #0]
 800b646:	461a      	mov	r2, r3
 800b648:	f7f5 ffa6 	bl	8001598 <_write>
 800b64c:	1c43      	adds	r3, r0, #1
 800b64e:	d102      	bne.n	800b656 <_write_r+0x1e>
 800b650:	682b      	ldr	r3, [r5, #0]
 800b652:	b103      	cbz	r3, 800b656 <_write_r+0x1e>
 800b654:	6023      	str	r3, [r4, #0]
 800b656:	bd38      	pop	{r3, r4, r5, pc}
 800b658:	24000514 	.word	0x24000514

0800b65c <__errno>:
 800b65c:	4b01      	ldr	r3, [pc, #4]	@ (800b664 <__errno+0x8>)
 800b65e:	6818      	ldr	r0, [r3, #0]
 800b660:	4770      	bx	lr
 800b662:	bf00      	nop
 800b664:	24000038 	.word	0x24000038

0800b668 <__libc_init_array>:
 800b668:	b570      	push	{r4, r5, r6, lr}
 800b66a:	4d0d      	ldr	r5, [pc, #52]	@ (800b6a0 <__libc_init_array+0x38>)
 800b66c:	4c0d      	ldr	r4, [pc, #52]	@ (800b6a4 <__libc_init_array+0x3c>)
 800b66e:	1b64      	subs	r4, r4, r5
 800b670:	10a4      	asrs	r4, r4, #2
 800b672:	2600      	movs	r6, #0
 800b674:	42a6      	cmp	r6, r4
 800b676:	d109      	bne.n	800b68c <__libc_init_array+0x24>
 800b678:	4d0b      	ldr	r5, [pc, #44]	@ (800b6a8 <__libc_init_array+0x40>)
 800b67a:	4c0c      	ldr	r4, [pc, #48]	@ (800b6ac <__libc_init_array+0x44>)
 800b67c:	f000 fe00 	bl	800c280 <_init>
 800b680:	1b64      	subs	r4, r4, r5
 800b682:	10a4      	asrs	r4, r4, #2
 800b684:	2600      	movs	r6, #0
 800b686:	42a6      	cmp	r6, r4
 800b688:	d105      	bne.n	800b696 <__libc_init_array+0x2e>
 800b68a:	bd70      	pop	{r4, r5, r6, pc}
 800b68c:	f855 3b04 	ldr.w	r3, [r5], #4
 800b690:	4798      	blx	r3
 800b692:	3601      	adds	r6, #1
 800b694:	e7ee      	b.n	800b674 <__libc_init_array+0xc>
 800b696:	f855 3b04 	ldr.w	r3, [r5], #4
 800b69a:	4798      	blx	r3
 800b69c:	3601      	adds	r6, #1
 800b69e:	e7f2      	b.n	800b686 <__libc_init_array+0x1e>
 800b6a0:	0800c3a8 	.word	0x0800c3a8
 800b6a4:	0800c3a8 	.word	0x0800c3a8
 800b6a8:	0800c3a8 	.word	0x0800c3a8
 800b6ac:	0800c3ac 	.word	0x0800c3ac

0800b6b0 <__retarget_lock_init_recursive>:
 800b6b0:	4770      	bx	lr

0800b6b2 <__retarget_lock_acquire_recursive>:
 800b6b2:	4770      	bx	lr

0800b6b4 <__retarget_lock_release_recursive>:
 800b6b4:	4770      	bx	lr

0800b6b6 <abort>:
 800b6b6:	b508      	push	{r3, lr}
 800b6b8:	2006      	movs	r0, #6
 800b6ba:	f000 fd31 	bl	800c120 <raise>
 800b6be:	2001      	movs	r0, #1
 800b6c0:	f7f5 ff42 	bl	8001548 <_exit>

0800b6c4 <_free_r>:
 800b6c4:	b538      	push	{r3, r4, r5, lr}
 800b6c6:	4605      	mov	r5, r0
 800b6c8:	2900      	cmp	r1, #0
 800b6ca:	d041      	beq.n	800b750 <_free_r+0x8c>
 800b6cc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b6d0:	1f0c      	subs	r4, r1, #4
 800b6d2:	2b00      	cmp	r3, #0
 800b6d4:	bfb8      	it	lt
 800b6d6:	18e4      	addlt	r4, r4, r3
 800b6d8:	f000 f8e0 	bl	800b89c <__malloc_lock>
 800b6dc:	4a1d      	ldr	r2, [pc, #116]	@ (800b754 <_free_r+0x90>)
 800b6de:	6813      	ldr	r3, [r2, #0]
 800b6e0:	b933      	cbnz	r3, 800b6f0 <_free_r+0x2c>
 800b6e2:	6063      	str	r3, [r4, #4]
 800b6e4:	6014      	str	r4, [r2, #0]
 800b6e6:	4628      	mov	r0, r5
 800b6e8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b6ec:	f000 b8dc 	b.w	800b8a8 <__malloc_unlock>
 800b6f0:	42a3      	cmp	r3, r4
 800b6f2:	d908      	bls.n	800b706 <_free_r+0x42>
 800b6f4:	6820      	ldr	r0, [r4, #0]
 800b6f6:	1821      	adds	r1, r4, r0
 800b6f8:	428b      	cmp	r3, r1
 800b6fa:	bf01      	itttt	eq
 800b6fc:	6819      	ldreq	r1, [r3, #0]
 800b6fe:	685b      	ldreq	r3, [r3, #4]
 800b700:	1809      	addeq	r1, r1, r0
 800b702:	6021      	streq	r1, [r4, #0]
 800b704:	e7ed      	b.n	800b6e2 <_free_r+0x1e>
 800b706:	461a      	mov	r2, r3
 800b708:	685b      	ldr	r3, [r3, #4]
 800b70a:	b10b      	cbz	r3, 800b710 <_free_r+0x4c>
 800b70c:	42a3      	cmp	r3, r4
 800b70e:	d9fa      	bls.n	800b706 <_free_r+0x42>
 800b710:	6811      	ldr	r1, [r2, #0]
 800b712:	1850      	adds	r0, r2, r1
 800b714:	42a0      	cmp	r0, r4
 800b716:	d10b      	bne.n	800b730 <_free_r+0x6c>
 800b718:	6820      	ldr	r0, [r4, #0]
 800b71a:	4401      	add	r1, r0
 800b71c:	1850      	adds	r0, r2, r1
 800b71e:	4283      	cmp	r3, r0
 800b720:	6011      	str	r1, [r2, #0]
 800b722:	d1e0      	bne.n	800b6e6 <_free_r+0x22>
 800b724:	6818      	ldr	r0, [r3, #0]
 800b726:	685b      	ldr	r3, [r3, #4]
 800b728:	6053      	str	r3, [r2, #4]
 800b72a:	4408      	add	r0, r1
 800b72c:	6010      	str	r0, [r2, #0]
 800b72e:	e7da      	b.n	800b6e6 <_free_r+0x22>
 800b730:	d902      	bls.n	800b738 <_free_r+0x74>
 800b732:	230c      	movs	r3, #12
 800b734:	602b      	str	r3, [r5, #0]
 800b736:	e7d6      	b.n	800b6e6 <_free_r+0x22>
 800b738:	6820      	ldr	r0, [r4, #0]
 800b73a:	1821      	adds	r1, r4, r0
 800b73c:	428b      	cmp	r3, r1
 800b73e:	bf04      	itt	eq
 800b740:	6819      	ldreq	r1, [r3, #0]
 800b742:	685b      	ldreq	r3, [r3, #4]
 800b744:	6063      	str	r3, [r4, #4]
 800b746:	bf04      	itt	eq
 800b748:	1809      	addeq	r1, r1, r0
 800b74a:	6021      	streq	r1, [r4, #0]
 800b74c:	6054      	str	r4, [r2, #4]
 800b74e:	e7ca      	b.n	800b6e6 <_free_r+0x22>
 800b750:	bd38      	pop	{r3, r4, r5, pc}
 800b752:	bf00      	nop
 800b754:	24000520 	.word	0x24000520

0800b758 <sbrk_aligned>:
 800b758:	b570      	push	{r4, r5, r6, lr}
 800b75a:	4e0f      	ldr	r6, [pc, #60]	@ (800b798 <sbrk_aligned+0x40>)
 800b75c:	460c      	mov	r4, r1
 800b75e:	6831      	ldr	r1, [r6, #0]
 800b760:	4605      	mov	r5, r0
 800b762:	b911      	cbnz	r1, 800b76a <sbrk_aligned+0x12>
 800b764:	f000 fcf8 	bl	800c158 <_sbrk_r>
 800b768:	6030      	str	r0, [r6, #0]
 800b76a:	4621      	mov	r1, r4
 800b76c:	4628      	mov	r0, r5
 800b76e:	f000 fcf3 	bl	800c158 <_sbrk_r>
 800b772:	1c43      	adds	r3, r0, #1
 800b774:	d103      	bne.n	800b77e <sbrk_aligned+0x26>
 800b776:	f04f 34ff 	mov.w	r4, #4294967295
 800b77a:	4620      	mov	r0, r4
 800b77c:	bd70      	pop	{r4, r5, r6, pc}
 800b77e:	1cc4      	adds	r4, r0, #3
 800b780:	f024 0403 	bic.w	r4, r4, #3
 800b784:	42a0      	cmp	r0, r4
 800b786:	d0f8      	beq.n	800b77a <sbrk_aligned+0x22>
 800b788:	1a21      	subs	r1, r4, r0
 800b78a:	4628      	mov	r0, r5
 800b78c:	f000 fce4 	bl	800c158 <_sbrk_r>
 800b790:	3001      	adds	r0, #1
 800b792:	d1f2      	bne.n	800b77a <sbrk_aligned+0x22>
 800b794:	e7ef      	b.n	800b776 <sbrk_aligned+0x1e>
 800b796:	bf00      	nop
 800b798:	2400051c 	.word	0x2400051c

0800b79c <_malloc_r>:
 800b79c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b7a0:	1ccd      	adds	r5, r1, #3
 800b7a2:	f025 0503 	bic.w	r5, r5, #3
 800b7a6:	3508      	adds	r5, #8
 800b7a8:	2d0c      	cmp	r5, #12
 800b7aa:	bf38      	it	cc
 800b7ac:	250c      	movcc	r5, #12
 800b7ae:	2d00      	cmp	r5, #0
 800b7b0:	4606      	mov	r6, r0
 800b7b2:	db01      	blt.n	800b7b8 <_malloc_r+0x1c>
 800b7b4:	42a9      	cmp	r1, r5
 800b7b6:	d904      	bls.n	800b7c2 <_malloc_r+0x26>
 800b7b8:	230c      	movs	r3, #12
 800b7ba:	6033      	str	r3, [r6, #0]
 800b7bc:	2000      	movs	r0, #0
 800b7be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b7c2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800b898 <_malloc_r+0xfc>
 800b7c6:	f000 f869 	bl	800b89c <__malloc_lock>
 800b7ca:	f8d8 3000 	ldr.w	r3, [r8]
 800b7ce:	461c      	mov	r4, r3
 800b7d0:	bb44      	cbnz	r4, 800b824 <_malloc_r+0x88>
 800b7d2:	4629      	mov	r1, r5
 800b7d4:	4630      	mov	r0, r6
 800b7d6:	f7ff ffbf 	bl	800b758 <sbrk_aligned>
 800b7da:	1c43      	adds	r3, r0, #1
 800b7dc:	4604      	mov	r4, r0
 800b7de:	d158      	bne.n	800b892 <_malloc_r+0xf6>
 800b7e0:	f8d8 4000 	ldr.w	r4, [r8]
 800b7e4:	4627      	mov	r7, r4
 800b7e6:	2f00      	cmp	r7, #0
 800b7e8:	d143      	bne.n	800b872 <_malloc_r+0xd6>
 800b7ea:	2c00      	cmp	r4, #0
 800b7ec:	d04b      	beq.n	800b886 <_malloc_r+0xea>
 800b7ee:	6823      	ldr	r3, [r4, #0]
 800b7f0:	4639      	mov	r1, r7
 800b7f2:	4630      	mov	r0, r6
 800b7f4:	eb04 0903 	add.w	r9, r4, r3
 800b7f8:	f000 fcae 	bl	800c158 <_sbrk_r>
 800b7fc:	4581      	cmp	r9, r0
 800b7fe:	d142      	bne.n	800b886 <_malloc_r+0xea>
 800b800:	6821      	ldr	r1, [r4, #0]
 800b802:	1a6d      	subs	r5, r5, r1
 800b804:	4629      	mov	r1, r5
 800b806:	4630      	mov	r0, r6
 800b808:	f7ff ffa6 	bl	800b758 <sbrk_aligned>
 800b80c:	3001      	adds	r0, #1
 800b80e:	d03a      	beq.n	800b886 <_malloc_r+0xea>
 800b810:	6823      	ldr	r3, [r4, #0]
 800b812:	442b      	add	r3, r5
 800b814:	6023      	str	r3, [r4, #0]
 800b816:	f8d8 3000 	ldr.w	r3, [r8]
 800b81a:	685a      	ldr	r2, [r3, #4]
 800b81c:	bb62      	cbnz	r2, 800b878 <_malloc_r+0xdc>
 800b81e:	f8c8 7000 	str.w	r7, [r8]
 800b822:	e00f      	b.n	800b844 <_malloc_r+0xa8>
 800b824:	6822      	ldr	r2, [r4, #0]
 800b826:	1b52      	subs	r2, r2, r5
 800b828:	d420      	bmi.n	800b86c <_malloc_r+0xd0>
 800b82a:	2a0b      	cmp	r2, #11
 800b82c:	d917      	bls.n	800b85e <_malloc_r+0xc2>
 800b82e:	1961      	adds	r1, r4, r5
 800b830:	42a3      	cmp	r3, r4
 800b832:	6025      	str	r5, [r4, #0]
 800b834:	bf18      	it	ne
 800b836:	6059      	strne	r1, [r3, #4]
 800b838:	6863      	ldr	r3, [r4, #4]
 800b83a:	bf08      	it	eq
 800b83c:	f8c8 1000 	streq.w	r1, [r8]
 800b840:	5162      	str	r2, [r4, r5]
 800b842:	604b      	str	r3, [r1, #4]
 800b844:	4630      	mov	r0, r6
 800b846:	f000 f82f 	bl	800b8a8 <__malloc_unlock>
 800b84a:	f104 000b 	add.w	r0, r4, #11
 800b84e:	1d23      	adds	r3, r4, #4
 800b850:	f020 0007 	bic.w	r0, r0, #7
 800b854:	1ac2      	subs	r2, r0, r3
 800b856:	bf1c      	itt	ne
 800b858:	1a1b      	subne	r3, r3, r0
 800b85a:	50a3      	strne	r3, [r4, r2]
 800b85c:	e7af      	b.n	800b7be <_malloc_r+0x22>
 800b85e:	6862      	ldr	r2, [r4, #4]
 800b860:	42a3      	cmp	r3, r4
 800b862:	bf0c      	ite	eq
 800b864:	f8c8 2000 	streq.w	r2, [r8]
 800b868:	605a      	strne	r2, [r3, #4]
 800b86a:	e7eb      	b.n	800b844 <_malloc_r+0xa8>
 800b86c:	4623      	mov	r3, r4
 800b86e:	6864      	ldr	r4, [r4, #4]
 800b870:	e7ae      	b.n	800b7d0 <_malloc_r+0x34>
 800b872:	463c      	mov	r4, r7
 800b874:	687f      	ldr	r7, [r7, #4]
 800b876:	e7b6      	b.n	800b7e6 <_malloc_r+0x4a>
 800b878:	461a      	mov	r2, r3
 800b87a:	685b      	ldr	r3, [r3, #4]
 800b87c:	42a3      	cmp	r3, r4
 800b87e:	d1fb      	bne.n	800b878 <_malloc_r+0xdc>
 800b880:	2300      	movs	r3, #0
 800b882:	6053      	str	r3, [r2, #4]
 800b884:	e7de      	b.n	800b844 <_malloc_r+0xa8>
 800b886:	230c      	movs	r3, #12
 800b888:	6033      	str	r3, [r6, #0]
 800b88a:	4630      	mov	r0, r6
 800b88c:	f000 f80c 	bl	800b8a8 <__malloc_unlock>
 800b890:	e794      	b.n	800b7bc <_malloc_r+0x20>
 800b892:	6005      	str	r5, [r0, #0]
 800b894:	e7d6      	b.n	800b844 <_malloc_r+0xa8>
 800b896:	bf00      	nop
 800b898:	24000520 	.word	0x24000520

0800b89c <__malloc_lock>:
 800b89c:	4801      	ldr	r0, [pc, #4]	@ (800b8a4 <__malloc_lock+0x8>)
 800b89e:	f7ff bf08 	b.w	800b6b2 <__retarget_lock_acquire_recursive>
 800b8a2:	bf00      	nop
 800b8a4:	24000518 	.word	0x24000518

0800b8a8 <__malloc_unlock>:
 800b8a8:	4801      	ldr	r0, [pc, #4]	@ (800b8b0 <__malloc_unlock+0x8>)
 800b8aa:	f7ff bf03 	b.w	800b6b4 <__retarget_lock_release_recursive>
 800b8ae:	bf00      	nop
 800b8b0:	24000518 	.word	0x24000518

0800b8b4 <__sfputc_r>:
 800b8b4:	6893      	ldr	r3, [r2, #8]
 800b8b6:	3b01      	subs	r3, #1
 800b8b8:	2b00      	cmp	r3, #0
 800b8ba:	b410      	push	{r4}
 800b8bc:	6093      	str	r3, [r2, #8]
 800b8be:	da08      	bge.n	800b8d2 <__sfputc_r+0x1e>
 800b8c0:	6994      	ldr	r4, [r2, #24]
 800b8c2:	42a3      	cmp	r3, r4
 800b8c4:	db01      	blt.n	800b8ca <__sfputc_r+0x16>
 800b8c6:	290a      	cmp	r1, #10
 800b8c8:	d103      	bne.n	800b8d2 <__sfputc_r+0x1e>
 800b8ca:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b8ce:	f000 bb6b 	b.w	800bfa8 <__swbuf_r>
 800b8d2:	6813      	ldr	r3, [r2, #0]
 800b8d4:	1c58      	adds	r0, r3, #1
 800b8d6:	6010      	str	r0, [r2, #0]
 800b8d8:	7019      	strb	r1, [r3, #0]
 800b8da:	4608      	mov	r0, r1
 800b8dc:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b8e0:	4770      	bx	lr

0800b8e2 <__sfputs_r>:
 800b8e2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b8e4:	4606      	mov	r6, r0
 800b8e6:	460f      	mov	r7, r1
 800b8e8:	4614      	mov	r4, r2
 800b8ea:	18d5      	adds	r5, r2, r3
 800b8ec:	42ac      	cmp	r4, r5
 800b8ee:	d101      	bne.n	800b8f4 <__sfputs_r+0x12>
 800b8f0:	2000      	movs	r0, #0
 800b8f2:	e007      	b.n	800b904 <__sfputs_r+0x22>
 800b8f4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b8f8:	463a      	mov	r2, r7
 800b8fa:	4630      	mov	r0, r6
 800b8fc:	f7ff ffda 	bl	800b8b4 <__sfputc_r>
 800b900:	1c43      	adds	r3, r0, #1
 800b902:	d1f3      	bne.n	800b8ec <__sfputs_r+0xa>
 800b904:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800b908 <_vfiprintf_r>:
 800b908:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b90c:	460d      	mov	r5, r1
 800b90e:	b09d      	sub	sp, #116	@ 0x74
 800b910:	4614      	mov	r4, r2
 800b912:	4698      	mov	r8, r3
 800b914:	4606      	mov	r6, r0
 800b916:	b118      	cbz	r0, 800b920 <_vfiprintf_r+0x18>
 800b918:	6a03      	ldr	r3, [r0, #32]
 800b91a:	b90b      	cbnz	r3, 800b920 <_vfiprintf_r+0x18>
 800b91c:	f7ff fdb2 	bl	800b484 <__sinit>
 800b920:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b922:	07d9      	lsls	r1, r3, #31
 800b924:	d405      	bmi.n	800b932 <_vfiprintf_r+0x2a>
 800b926:	89ab      	ldrh	r3, [r5, #12]
 800b928:	059a      	lsls	r2, r3, #22
 800b92a:	d402      	bmi.n	800b932 <_vfiprintf_r+0x2a>
 800b92c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b92e:	f7ff fec0 	bl	800b6b2 <__retarget_lock_acquire_recursive>
 800b932:	89ab      	ldrh	r3, [r5, #12]
 800b934:	071b      	lsls	r3, r3, #28
 800b936:	d501      	bpl.n	800b93c <_vfiprintf_r+0x34>
 800b938:	692b      	ldr	r3, [r5, #16]
 800b93a:	b99b      	cbnz	r3, 800b964 <_vfiprintf_r+0x5c>
 800b93c:	4629      	mov	r1, r5
 800b93e:	4630      	mov	r0, r6
 800b940:	f000 fb70 	bl	800c024 <__swsetup_r>
 800b944:	b170      	cbz	r0, 800b964 <_vfiprintf_r+0x5c>
 800b946:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b948:	07dc      	lsls	r4, r3, #31
 800b94a:	d504      	bpl.n	800b956 <_vfiprintf_r+0x4e>
 800b94c:	f04f 30ff 	mov.w	r0, #4294967295
 800b950:	b01d      	add	sp, #116	@ 0x74
 800b952:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b956:	89ab      	ldrh	r3, [r5, #12]
 800b958:	0598      	lsls	r0, r3, #22
 800b95a:	d4f7      	bmi.n	800b94c <_vfiprintf_r+0x44>
 800b95c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b95e:	f7ff fea9 	bl	800b6b4 <__retarget_lock_release_recursive>
 800b962:	e7f3      	b.n	800b94c <_vfiprintf_r+0x44>
 800b964:	2300      	movs	r3, #0
 800b966:	9309      	str	r3, [sp, #36]	@ 0x24
 800b968:	2320      	movs	r3, #32
 800b96a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b96e:	f8cd 800c 	str.w	r8, [sp, #12]
 800b972:	2330      	movs	r3, #48	@ 0x30
 800b974:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800bb24 <_vfiprintf_r+0x21c>
 800b978:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b97c:	f04f 0901 	mov.w	r9, #1
 800b980:	4623      	mov	r3, r4
 800b982:	469a      	mov	sl, r3
 800b984:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b988:	b10a      	cbz	r2, 800b98e <_vfiprintf_r+0x86>
 800b98a:	2a25      	cmp	r2, #37	@ 0x25
 800b98c:	d1f9      	bne.n	800b982 <_vfiprintf_r+0x7a>
 800b98e:	ebba 0b04 	subs.w	fp, sl, r4
 800b992:	d00b      	beq.n	800b9ac <_vfiprintf_r+0xa4>
 800b994:	465b      	mov	r3, fp
 800b996:	4622      	mov	r2, r4
 800b998:	4629      	mov	r1, r5
 800b99a:	4630      	mov	r0, r6
 800b99c:	f7ff ffa1 	bl	800b8e2 <__sfputs_r>
 800b9a0:	3001      	adds	r0, #1
 800b9a2:	f000 80a7 	beq.w	800baf4 <_vfiprintf_r+0x1ec>
 800b9a6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b9a8:	445a      	add	r2, fp
 800b9aa:	9209      	str	r2, [sp, #36]	@ 0x24
 800b9ac:	f89a 3000 	ldrb.w	r3, [sl]
 800b9b0:	2b00      	cmp	r3, #0
 800b9b2:	f000 809f 	beq.w	800baf4 <_vfiprintf_r+0x1ec>
 800b9b6:	2300      	movs	r3, #0
 800b9b8:	f04f 32ff 	mov.w	r2, #4294967295
 800b9bc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b9c0:	f10a 0a01 	add.w	sl, sl, #1
 800b9c4:	9304      	str	r3, [sp, #16]
 800b9c6:	9307      	str	r3, [sp, #28]
 800b9c8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b9cc:	931a      	str	r3, [sp, #104]	@ 0x68
 800b9ce:	4654      	mov	r4, sl
 800b9d0:	2205      	movs	r2, #5
 800b9d2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b9d6:	4853      	ldr	r0, [pc, #332]	@ (800bb24 <_vfiprintf_r+0x21c>)
 800b9d8:	f7f4 fc82 	bl	80002e0 <memchr>
 800b9dc:	9a04      	ldr	r2, [sp, #16]
 800b9de:	b9d8      	cbnz	r0, 800ba18 <_vfiprintf_r+0x110>
 800b9e0:	06d1      	lsls	r1, r2, #27
 800b9e2:	bf44      	itt	mi
 800b9e4:	2320      	movmi	r3, #32
 800b9e6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b9ea:	0713      	lsls	r3, r2, #28
 800b9ec:	bf44      	itt	mi
 800b9ee:	232b      	movmi	r3, #43	@ 0x2b
 800b9f0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b9f4:	f89a 3000 	ldrb.w	r3, [sl]
 800b9f8:	2b2a      	cmp	r3, #42	@ 0x2a
 800b9fa:	d015      	beq.n	800ba28 <_vfiprintf_r+0x120>
 800b9fc:	9a07      	ldr	r2, [sp, #28]
 800b9fe:	4654      	mov	r4, sl
 800ba00:	2000      	movs	r0, #0
 800ba02:	f04f 0c0a 	mov.w	ip, #10
 800ba06:	4621      	mov	r1, r4
 800ba08:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ba0c:	3b30      	subs	r3, #48	@ 0x30
 800ba0e:	2b09      	cmp	r3, #9
 800ba10:	d94b      	bls.n	800baaa <_vfiprintf_r+0x1a2>
 800ba12:	b1b0      	cbz	r0, 800ba42 <_vfiprintf_r+0x13a>
 800ba14:	9207      	str	r2, [sp, #28]
 800ba16:	e014      	b.n	800ba42 <_vfiprintf_r+0x13a>
 800ba18:	eba0 0308 	sub.w	r3, r0, r8
 800ba1c:	fa09 f303 	lsl.w	r3, r9, r3
 800ba20:	4313      	orrs	r3, r2
 800ba22:	9304      	str	r3, [sp, #16]
 800ba24:	46a2      	mov	sl, r4
 800ba26:	e7d2      	b.n	800b9ce <_vfiprintf_r+0xc6>
 800ba28:	9b03      	ldr	r3, [sp, #12]
 800ba2a:	1d19      	adds	r1, r3, #4
 800ba2c:	681b      	ldr	r3, [r3, #0]
 800ba2e:	9103      	str	r1, [sp, #12]
 800ba30:	2b00      	cmp	r3, #0
 800ba32:	bfbb      	ittet	lt
 800ba34:	425b      	neglt	r3, r3
 800ba36:	f042 0202 	orrlt.w	r2, r2, #2
 800ba3a:	9307      	strge	r3, [sp, #28]
 800ba3c:	9307      	strlt	r3, [sp, #28]
 800ba3e:	bfb8      	it	lt
 800ba40:	9204      	strlt	r2, [sp, #16]
 800ba42:	7823      	ldrb	r3, [r4, #0]
 800ba44:	2b2e      	cmp	r3, #46	@ 0x2e
 800ba46:	d10a      	bne.n	800ba5e <_vfiprintf_r+0x156>
 800ba48:	7863      	ldrb	r3, [r4, #1]
 800ba4a:	2b2a      	cmp	r3, #42	@ 0x2a
 800ba4c:	d132      	bne.n	800bab4 <_vfiprintf_r+0x1ac>
 800ba4e:	9b03      	ldr	r3, [sp, #12]
 800ba50:	1d1a      	adds	r2, r3, #4
 800ba52:	681b      	ldr	r3, [r3, #0]
 800ba54:	9203      	str	r2, [sp, #12]
 800ba56:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800ba5a:	3402      	adds	r4, #2
 800ba5c:	9305      	str	r3, [sp, #20]
 800ba5e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800bb34 <_vfiprintf_r+0x22c>
 800ba62:	7821      	ldrb	r1, [r4, #0]
 800ba64:	2203      	movs	r2, #3
 800ba66:	4650      	mov	r0, sl
 800ba68:	f7f4 fc3a 	bl	80002e0 <memchr>
 800ba6c:	b138      	cbz	r0, 800ba7e <_vfiprintf_r+0x176>
 800ba6e:	9b04      	ldr	r3, [sp, #16]
 800ba70:	eba0 000a 	sub.w	r0, r0, sl
 800ba74:	2240      	movs	r2, #64	@ 0x40
 800ba76:	4082      	lsls	r2, r0
 800ba78:	4313      	orrs	r3, r2
 800ba7a:	3401      	adds	r4, #1
 800ba7c:	9304      	str	r3, [sp, #16]
 800ba7e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ba82:	4829      	ldr	r0, [pc, #164]	@ (800bb28 <_vfiprintf_r+0x220>)
 800ba84:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ba88:	2206      	movs	r2, #6
 800ba8a:	f7f4 fc29 	bl	80002e0 <memchr>
 800ba8e:	2800      	cmp	r0, #0
 800ba90:	d03f      	beq.n	800bb12 <_vfiprintf_r+0x20a>
 800ba92:	4b26      	ldr	r3, [pc, #152]	@ (800bb2c <_vfiprintf_r+0x224>)
 800ba94:	bb1b      	cbnz	r3, 800bade <_vfiprintf_r+0x1d6>
 800ba96:	9b03      	ldr	r3, [sp, #12]
 800ba98:	3307      	adds	r3, #7
 800ba9a:	f023 0307 	bic.w	r3, r3, #7
 800ba9e:	3308      	adds	r3, #8
 800baa0:	9303      	str	r3, [sp, #12]
 800baa2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800baa4:	443b      	add	r3, r7
 800baa6:	9309      	str	r3, [sp, #36]	@ 0x24
 800baa8:	e76a      	b.n	800b980 <_vfiprintf_r+0x78>
 800baaa:	fb0c 3202 	mla	r2, ip, r2, r3
 800baae:	460c      	mov	r4, r1
 800bab0:	2001      	movs	r0, #1
 800bab2:	e7a8      	b.n	800ba06 <_vfiprintf_r+0xfe>
 800bab4:	2300      	movs	r3, #0
 800bab6:	3401      	adds	r4, #1
 800bab8:	9305      	str	r3, [sp, #20]
 800baba:	4619      	mov	r1, r3
 800babc:	f04f 0c0a 	mov.w	ip, #10
 800bac0:	4620      	mov	r0, r4
 800bac2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bac6:	3a30      	subs	r2, #48	@ 0x30
 800bac8:	2a09      	cmp	r2, #9
 800baca:	d903      	bls.n	800bad4 <_vfiprintf_r+0x1cc>
 800bacc:	2b00      	cmp	r3, #0
 800bace:	d0c6      	beq.n	800ba5e <_vfiprintf_r+0x156>
 800bad0:	9105      	str	r1, [sp, #20]
 800bad2:	e7c4      	b.n	800ba5e <_vfiprintf_r+0x156>
 800bad4:	fb0c 2101 	mla	r1, ip, r1, r2
 800bad8:	4604      	mov	r4, r0
 800bada:	2301      	movs	r3, #1
 800badc:	e7f0      	b.n	800bac0 <_vfiprintf_r+0x1b8>
 800bade:	ab03      	add	r3, sp, #12
 800bae0:	9300      	str	r3, [sp, #0]
 800bae2:	462a      	mov	r2, r5
 800bae4:	4b12      	ldr	r3, [pc, #72]	@ (800bb30 <_vfiprintf_r+0x228>)
 800bae6:	a904      	add	r1, sp, #16
 800bae8:	4630      	mov	r0, r6
 800baea:	f3af 8000 	nop.w
 800baee:	4607      	mov	r7, r0
 800baf0:	1c78      	adds	r0, r7, #1
 800baf2:	d1d6      	bne.n	800baa2 <_vfiprintf_r+0x19a>
 800baf4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800baf6:	07d9      	lsls	r1, r3, #31
 800baf8:	d405      	bmi.n	800bb06 <_vfiprintf_r+0x1fe>
 800bafa:	89ab      	ldrh	r3, [r5, #12]
 800bafc:	059a      	lsls	r2, r3, #22
 800bafe:	d402      	bmi.n	800bb06 <_vfiprintf_r+0x1fe>
 800bb00:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bb02:	f7ff fdd7 	bl	800b6b4 <__retarget_lock_release_recursive>
 800bb06:	89ab      	ldrh	r3, [r5, #12]
 800bb08:	065b      	lsls	r3, r3, #25
 800bb0a:	f53f af1f 	bmi.w	800b94c <_vfiprintf_r+0x44>
 800bb0e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800bb10:	e71e      	b.n	800b950 <_vfiprintf_r+0x48>
 800bb12:	ab03      	add	r3, sp, #12
 800bb14:	9300      	str	r3, [sp, #0]
 800bb16:	462a      	mov	r2, r5
 800bb18:	4b05      	ldr	r3, [pc, #20]	@ (800bb30 <_vfiprintf_r+0x228>)
 800bb1a:	a904      	add	r1, sp, #16
 800bb1c:	4630      	mov	r0, r6
 800bb1e:	f000 f879 	bl	800bc14 <_printf_i>
 800bb22:	e7e4      	b.n	800baee <_vfiprintf_r+0x1e6>
 800bb24:	0800c36c 	.word	0x0800c36c
 800bb28:	0800c376 	.word	0x0800c376
 800bb2c:	00000000 	.word	0x00000000
 800bb30:	0800b8e3 	.word	0x0800b8e3
 800bb34:	0800c372 	.word	0x0800c372

0800bb38 <_printf_common>:
 800bb38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bb3c:	4616      	mov	r6, r2
 800bb3e:	4698      	mov	r8, r3
 800bb40:	688a      	ldr	r2, [r1, #8]
 800bb42:	690b      	ldr	r3, [r1, #16]
 800bb44:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800bb48:	4293      	cmp	r3, r2
 800bb4a:	bfb8      	it	lt
 800bb4c:	4613      	movlt	r3, r2
 800bb4e:	6033      	str	r3, [r6, #0]
 800bb50:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800bb54:	4607      	mov	r7, r0
 800bb56:	460c      	mov	r4, r1
 800bb58:	b10a      	cbz	r2, 800bb5e <_printf_common+0x26>
 800bb5a:	3301      	adds	r3, #1
 800bb5c:	6033      	str	r3, [r6, #0]
 800bb5e:	6823      	ldr	r3, [r4, #0]
 800bb60:	0699      	lsls	r1, r3, #26
 800bb62:	bf42      	ittt	mi
 800bb64:	6833      	ldrmi	r3, [r6, #0]
 800bb66:	3302      	addmi	r3, #2
 800bb68:	6033      	strmi	r3, [r6, #0]
 800bb6a:	6825      	ldr	r5, [r4, #0]
 800bb6c:	f015 0506 	ands.w	r5, r5, #6
 800bb70:	d106      	bne.n	800bb80 <_printf_common+0x48>
 800bb72:	f104 0a19 	add.w	sl, r4, #25
 800bb76:	68e3      	ldr	r3, [r4, #12]
 800bb78:	6832      	ldr	r2, [r6, #0]
 800bb7a:	1a9b      	subs	r3, r3, r2
 800bb7c:	42ab      	cmp	r3, r5
 800bb7e:	dc26      	bgt.n	800bbce <_printf_common+0x96>
 800bb80:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800bb84:	6822      	ldr	r2, [r4, #0]
 800bb86:	3b00      	subs	r3, #0
 800bb88:	bf18      	it	ne
 800bb8a:	2301      	movne	r3, #1
 800bb8c:	0692      	lsls	r2, r2, #26
 800bb8e:	d42b      	bmi.n	800bbe8 <_printf_common+0xb0>
 800bb90:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800bb94:	4641      	mov	r1, r8
 800bb96:	4638      	mov	r0, r7
 800bb98:	47c8      	blx	r9
 800bb9a:	3001      	adds	r0, #1
 800bb9c:	d01e      	beq.n	800bbdc <_printf_common+0xa4>
 800bb9e:	6823      	ldr	r3, [r4, #0]
 800bba0:	6922      	ldr	r2, [r4, #16]
 800bba2:	f003 0306 	and.w	r3, r3, #6
 800bba6:	2b04      	cmp	r3, #4
 800bba8:	bf02      	ittt	eq
 800bbaa:	68e5      	ldreq	r5, [r4, #12]
 800bbac:	6833      	ldreq	r3, [r6, #0]
 800bbae:	1aed      	subeq	r5, r5, r3
 800bbb0:	68a3      	ldr	r3, [r4, #8]
 800bbb2:	bf0c      	ite	eq
 800bbb4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800bbb8:	2500      	movne	r5, #0
 800bbba:	4293      	cmp	r3, r2
 800bbbc:	bfc4      	itt	gt
 800bbbe:	1a9b      	subgt	r3, r3, r2
 800bbc0:	18ed      	addgt	r5, r5, r3
 800bbc2:	2600      	movs	r6, #0
 800bbc4:	341a      	adds	r4, #26
 800bbc6:	42b5      	cmp	r5, r6
 800bbc8:	d11a      	bne.n	800bc00 <_printf_common+0xc8>
 800bbca:	2000      	movs	r0, #0
 800bbcc:	e008      	b.n	800bbe0 <_printf_common+0xa8>
 800bbce:	2301      	movs	r3, #1
 800bbd0:	4652      	mov	r2, sl
 800bbd2:	4641      	mov	r1, r8
 800bbd4:	4638      	mov	r0, r7
 800bbd6:	47c8      	blx	r9
 800bbd8:	3001      	adds	r0, #1
 800bbda:	d103      	bne.n	800bbe4 <_printf_common+0xac>
 800bbdc:	f04f 30ff 	mov.w	r0, #4294967295
 800bbe0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bbe4:	3501      	adds	r5, #1
 800bbe6:	e7c6      	b.n	800bb76 <_printf_common+0x3e>
 800bbe8:	18e1      	adds	r1, r4, r3
 800bbea:	1c5a      	adds	r2, r3, #1
 800bbec:	2030      	movs	r0, #48	@ 0x30
 800bbee:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800bbf2:	4422      	add	r2, r4
 800bbf4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800bbf8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800bbfc:	3302      	adds	r3, #2
 800bbfe:	e7c7      	b.n	800bb90 <_printf_common+0x58>
 800bc00:	2301      	movs	r3, #1
 800bc02:	4622      	mov	r2, r4
 800bc04:	4641      	mov	r1, r8
 800bc06:	4638      	mov	r0, r7
 800bc08:	47c8      	blx	r9
 800bc0a:	3001      	adds	r0, #1
 800bc0c:	d0e6      	beq.n	800bbdc <_printf_common+0xa4>
 800bc0e:	3601      	adds	r6, #1
 800bc10:	e7d9      	b.n	800bbc6 <_printf_common+0x8e>
	...

0800bc14 <_printf_i>:
 800bc14:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800bc18:	7e0f      	ldrb	r7, [r1, #24]
 800bc1a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800bc1c:	2f78      	cmp	r7, #120	@ 0x78
 800bc1e:	4691      	mov	r9, r2
 800bc20:	4680      	mov	r8, r0
 800bc22:	460c      	mov	r4, r1
 800bc24:	469a      	mov	sl, r3
 800bc26:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800bc2a:	d807      	bhi.n	800bc3c <_printf_i+0x28>
 800bc2c:	2f62      	cmp	r7, #98	@ 0x62
 800bc2e:	d80a      	bhi.n	800bc46 <_printf_i+0x32>
 800bc30:	2f00      	cmp	r7, #0
 800bc32:	f000 80d1 	beq.w	800bdd8 <_printf_i+0x1c4>
 800bc36:	2f58      	cmp	r7, #88	@ 0x58
 800bc38:	f000 80b8 	beq.w	800bdac <_printf_i+0x198>
 800bc3c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800bc40:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800bc44:	e03a      	b.n	800bcbc <_printf_i+0xa8>
 800bc46:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800bc4a:	2b15      	cmp	r3, #21
 800bc4c:	d8f6      	bhi.n	800bc3c <_printf_i+0x28>
 800bc4e:	a101      	add	r1, pc, #4	@ (adr r1, 800bc54 <_printf_i+0x40>)
 800bc50:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800bc54:	0800bcad 	.word	0x0800bcad
 800bc58:	0800bcc1 	.word	0x0800bcc1
 800bc5c:	0800bc3d 	.word	0x0800bc3d
 800bc60:	0800bc3d 	.word	0x0800bc3d
 800bc64:	0800bc3d 	.word	0x0800bc3d
 800bc68:	0800bc3d 	.word	0x0800bc3d
 800bc6c:	0800bcc1 	.word	0x0800bcc1
 800bc70:	0800bc3d 	.word	0x0800bc3d
 800bc74:	0800bc3d 	.word	0x0800bc3d
 800bc78:	0800bc3d 	.word	0x0800bc3d
 800bc7c:	0800bc3d 	.word	0x0800bc3d
 800bc80:	0800bdbf 	.word	0x0800bdbf
 800bc84:	0800bceb 	.word	0x0800bceb
 800bc88:	0800bd79 	.word	0x0800bd79
 800bc8c:	0800bc3d 	.word	0x0800bc3d
 800bc90:	0800bc3d 	.word	0x0800bc3d
 800bc94:	0800bde1 	.word	0x0800bde1
 800bc98:	0800bc3d 	.word	0x0800bc3d
 800bc9c:	0800bceb 	.word	0x0800bceb
 800bca0:	0800bc3d 	.word	0x0800bc3d
 800bca4:	0800bc3d 	.word	0x0800bc3d
 800bca8:	0800bd81 	.word	0x0800bd81
 800bcac:	6833      	ldr	r3, [r6, #0]
 800bcae:	1d1a      	adds	r2, r3, #4
 800bcb0:	681b      	ldr	r3, [r3, #0]
 800bcb2:	6032      	str	r2, [r6, #0]
 800bcb4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800bcb8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800bcbc:	2301      	movs	r3, #1
 800bcbe:	e09c      	b.n	800bdfa <_printf_i+0x1e6>
 800bcc0:	6833      	ldr	r3, [r6, #0]
 800bcc2:	6820      	ldr	r0, [r4, #0]
 800bcc4:	1d19      	adds	r1, r3, #4
 800bcc6:	6031      	str	r1, [r6, #0]
 800bcc8:	0606      	lsls	r6, r0, #24
 800bcca:	d501      	bpl.n	800bcd0 <_printf_i+0xbc>
 800bccc:	681d      	ldr	r5, [r3, #0]
 800bcce:	e003      	b.n	800bcd8 <_printf_i+0xc4>
 800bcd0:	0645      	lsls	r5, r0, #25
 800bcd2:	d5fb      	bpl.n	800bccc <_printf_i+0xb8>
 800bcd4:	f9b3 5000 	ldrsh.w	r5, [r3]
 800bcd8:	2d00      	cmp	r5, #0
 800bcda:	da03      	bge.n	800bce4 <_printf_i+0xd0>
 800bcdc:	232d      	movs	r3, #45	@ 0x2d
 800bcde:	426d      	negs	r5, r5
 800bce0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bce4:	4858      	ldr	r0, [pc, #352]	@ (800be48 <_printf_i+0x234>)
 800bce6:	230a      	movs	r3, #10
 800bce8:	e011      	b.n	800bd0e <_printf_i+0xfa>
 800bcea:	6821      	ldr	r1, [r4, #0]
 800bcec:	6833      	ldr	r3, [r6, #0]
 800bcee:	0608      	lsls	r0, r1, #24
 800bcf0:	f853 5b04 	ldr.w	r5, [r3], #4
 800bcf4:	d402      	bmi.n	800bcfc <_printf_i+0xe8>
 800bcf6:	0649      	lsls	r1, r1, #25
 800bcf8:	bf48      	it	mi
 800bcfa:	b2ad      	uxthmi	r5, r5
 800bcfc:	2f6f      	cmp	r7, #111	@ 0x6f
 800bcfe:	4852      	ldr	r0, [pc, #328]	@ (800be48 <_printf_i+0x234>)
 800bd00:	6033      	str	r3, [r6, #0]
 800bd02:	bf14      	ite	ne
 800bd04:	230a      	movne	r3, #10
 800bd06:	2308      	moveq	r3, #8
 800bd08:	2100      	movs	r1, #0
 800bd0a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800bd0e:	6866      	ldr	r6, [r4, #4]
 800bd10:	60a6      	str	r6, [r4, #8]
 800bd12:	2e00      	cmp	r6, #0
 800bd14:	db05      	blt.n	800bd22 <_printf_i+0x10e>
 800bd16:	6821      	ldr	r1, [r4, #0]
 800bd18:	432e      	orrs	r6, r5
 800bd1a:	f021 0104 	bic.w	r1, r1, #4
 800bd1e:	6021      	str	r1, [r4, #0]
 800bd20:	d04b      	beq.n	800bdba <_printf_i+0x1a6>
 800bd22:	4616      	mov	r6, r2
 800bd24:	fbb5 f1f3 	udiv	r1, r5, r3
 800bd28:	fb03 5711 	mls	r7, r3, r1, r5
 800bd2c:	5dc7      	ldrb	r7, [r0, r7]
 800bd2e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800bd32:	462f      	mov	r7, r5
 800bd34:	42bb      	cmp	r3, r7
 800bd36:	460d      	mov	r5, r1
 800bd38:	d9f4      	bls.n	800bd24 <_printf_i+0x110>
 800bd3a:	2b08      	cmp	r3, #8
 800bd3c:	d10b      	bne.n	800bd56 <_printf_i+0x142>
 800bd3e:	6823      	ldr	r3, [r4, #0]
 800bd40:	07df      	lsls	r7, r3, #31
 800bd42:	d508      	bpl.n	800bd56 <_printf_i+0x142>
 800bd44:	6923      	ldr	r3, [r4, #16]
 800bd46:	6861      	ldr	r1, [r4, #4]
 800bd48:	4299      	cmp	r1, r3
 800bd4a:	bfde      	ittt	le
 800bd4c:	2330      	movle	r3, #48	@ 0x30
 800bd4e:	f806 3c01 	strble.w	r3, [r6, #-1]
 800bd52:	f106 36ff 	addle.w	r6, r6, #4294967295
 800bd56:	1b92      	subs	r2, r2, r6
 800bd58:	6122      	str	r2, [r4, #16]
 800bd5a:	f8cd a000 	str.w	sl, [sp]
 800bd5e:	464b      	mov	r3, r9
 800bd60:	aa03      	add	r2, sp, #12
 800bd62:	4621      	mov	r1, r4
 800bd64:	4640      	mov	r0, r8
 800bd66:	f7ff fee7 	bl	800bb38 <_printf_common>
 800bd6a:	3001      	adds	r0, #1
 800bd6c:	d14a      	bne.n	800be04 <_printf_i+0x1f0>
 800bd6e:	f04f 30ff 	mov.w	r0, #4294967295
 800bd72:	b004      	add	sp, #16
 800bd74:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bd78:	6823      	ldr	r3, [r4, #0]
 800bd7a:	f043 0320 	orr.w	r3, r3, #32
 800bd7e:	6023      	str	r3, [r4, #0]
 800bd80:	4832      	ldr	r0, [pc, #200]	@ (800be4c <_printf_i+0x238>)
 800bd82:	2778      	movs	r7, #120	@ 0x78
 800bd84:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800bd88:	6823      	ldr	r3, [r4, #0]
 800bd8a:	6831      	ldr	r1, [r6, #0]
 800bd8c:	061f      	lsls	r7, r3, #24
 800bd8e:	f851 5b04 	ldr.w	r5, [r1], #4
 800bd92:	d402      	bmi.n	800bd9a <_printf_i+0x186>
 800bd94:	065f      	lsls	r7, r3, #25
 800bd96:	bf48      	it	mi
 800bd98:	b2ad      	uxthmi	r5, r5
 800bd9a:	6031      	str	r1, [r6, #0]
 800bd9c:	07d9      	lsls	r1, r3, #31
 800bd9e:	bf44      	itt	mi
 800bda0:	f043 0320 	orrmi.w	r3, r3, #32
 800bda4:	6023      	strmi	r3, [r4, #0]
 800bda6:	b11d      	cbz	r5, 800bdb0 <_printf_i+0x19c>
 800bda8:	2310      	movs	r3, #16
 800bdaa:	e7ad      	b.n	800bd08 <_printf_i+0xf4>
 800bdac:	4826      	ldr	r0, [pc, #152]	@ (800be48 <_printf_i+0x234>)
 800bdae:	e7e9      	b.n	800bd84 <_printf_i+0x170>
 800bdb0:	6823      	ldr	r3, [r4, #0]
 800bdb2:	f023 0320 	bic.w	r3, r3, #32
 800bdb6:	6023      	str	r3, [r4, #0]
 800bdb8:	e7f6      	b.n	800bda8 <_printf_i+0x194>
 800bdba:	4616      	mov	r6, r2
 800bdbc:	e7bd      	b.n	800bd3a <_printf_i+0x126>
 800bdbe:	6833      	ldr	r3, [r6, #0]
 800bdc0:	6825      	ldr	r5, [r4, #0]
 800bdc2:	6961      	ldr	r1, [r4, #20]
 800bdc4:	1d18      	adds	r0, r3, #4
 800bdc6:	6030      	str	r0, [r6, #0]
 800bdc8:	062e      	lsls	r6, r5, #24
 800bdca:	681b      	ldr	r3, [r3, #0]
 800bdcc:	d501      	bpl.n	800bdd2 <_printf_i+0x1be>
 800bdce:	6019      	str	r1, [r3, #0]
 800bdd0:	e002      	b.n	800bdd8 <_printf_i+0x1c4>
 800bdd2:	0668      	lsls	r0, r5, #25
 800bdd4:	d5fb      	bpl.n	800bdce <_printf_i+0x1ba>
 800bdd6:	8019      	strh	r1, [r3, #0]
 800bdd8:	2300      	movs	r3, #0
 800bdda:	6123      	str	r3, [r4, #16]
 800bddc:	4616      	mov	r6, r2
 800bdde:	e7bc      	b.n	800bd5a <_printf_i+0x146>
 800bde0:	6833      	ldr	r3, [r6, #0]
 800bde2:	1d1a      	adds	r2, r3, #4
 800bde4:	6032      	str	r2, [r6, #0]
 800bde6:	681e      	ldr	r6, [r3, #0]
 800bde8:	6862      	ldr	r2, [r4, #4]
 800bdea:	2100      	movs	r1, #0
 800bdec:	4630      	mov	r0, r6
 800bdee:	f7f4 fa77 	bl	80002e0 <memchr>
 800bdf2:	b108      	cbz	r0, 800bdf8 <_printf_i+0x1e4>
 800bdf4:	1b80      	subs	r0, r0, r6
 800bdf6:	6060      	str	r0, [r4, #4]
 800bdf8:	6863      	ldr	r3, [r4, #4]
 800bdfa:	6123      	str	r3, [r4, #16]
 800bdfc:	2300      	movs	r3, #0
 800bdfe:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800be02:	e7aa      	b.n	800bd5a <_printf_i+0x146>
 800be04:	6923      	ldr	r3, [r4, #16]
 800be06:	4632      	mov	r2, r6
 800be08:	4649      	mov	r1, r9
 800be0a:	4640      	mov	r0, r8
 800be0c:	47d0      	blx	sl
 800be0e:	3001      	adds	r0, #1
 800be10:	d0ad      	beq.n	800bd6e <_printf_i+0x15a>
 800be12:	6823      	ldr	r3, [r4, #0]
 800be14:	079b      	lsls	r3, r3, #30
 800be16:	d413      	bmi.n	800be40 <_printf_i+0x22c>
 800be18:	68e0      	ldr	r0, [r4, #12]
 800be1a:	9b03      	ldr	r3, [sp, #12]
 800be1c:	4298      	cmp	r0, r3
 800be1e:	bfb8      	it	lt
 800be20:	4618      	movlt	r0, r3
 800be22:	e7a6      	b.n	800bd72 <_printf_i+0x15e>
 800be24:	2301      	movs	r3, #1
 800be26:	4632      	mov	r2, r6
 800be28:	4649      	mov	r1, r9
 800be2a:	4640      	mov	r0, r8
 800be2c:	47d0      	blx	sl
 800be2e:	3001      	adds	r0, #1
 800be30:	d09d      	beq.n	800bd6e <_printf_i+0x15a>
 800be32:	3501      	adds	r5, #1
 800be34:	68e3      	ldr	r3, [r4, #12]
 800be36:	9903      	ldr	r1, [sp, #12]
 800be38:	1a5b      	subs	r3, r3, r1
 800be3a:	42ab      	cmp	r3, r5
 800be3c:	dcf2      	bgt.n	800be24 <_printf_i+0x210>
 800be3e:	e7eb      	b.n	800be18 <_printf_i+0x204>
 800be40:	2500      	movs	r5, #0
 800be42:	f104 0619 	add.w	r6, r4, #25
 800be46:	e7f5      	b.n	800be34 <_printf_i+0x220>
 800be48:	0800c37d 	.word	0x0800c37d
 800be4c:	0800c38e 	.word	0x0800c38e

0800be50 <__sflush_r>:
 800be50:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800be54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800be58:	0716      	lsls	r6, r2, #28
 800be5a:	4605      	mov	r5, r0
 800be5c:	460c      	mov	r4, r1
 800be5e:	d454      	bmi.n	800bf0a <__sflush_r+0xba>
 800be60:	684b      	ldr	r3, [r1, #4]
 800be62:	2b00      	cmp	r3, #0
 800be64:	dc02      	bgt.n	800be6c <__sflush_r+0x1c>
 800be66:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800be68:	2b00      	cmp	r3, #0
 800be6a:	dd48      	ble.n	800befe <__sflush_r+0xae>
 800be6c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800be6e:	2e00      	cmp	r6, #0
 800be70:	d045      	beq.n	800befe <__sflush_r+0xae>
 800be72:	2300      	movs	r3, #0
 800be74:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800be78:	682f      	ldr	r7, [r5, #0]
 800be7a:	6a21      	ldr	r1, [r4, #32]
 800be7c:	602b      	str	r3, [r5, #0]
 800be7e:	d030      	beq.n	800bee2 <__sflush_r+0x92>
 800be80:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800be82:	89a3      	ldrh	r3, [r4, #12]
 800be84:	0759      	lsls	r1, r3, #29
 800be86:	d505      	bpl.n	800be94 <__sflush_r+0x44>
 800be88:	6863      	ldr	r3, [r4, #4]
 800be8a:	1ad2      	subs	r2, r2, r3
 800be8c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800be8e:	b10b      	cbz	r3, 800be94 <__sflush_r+0x44>
 800be90:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800be92:	1ad2      	subs	r2, r2, r3
 800be94:	2300      	movs	r3, #0
 800be96:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800be98:	6a21      	ldr	r1, [r4, #32]
 800be9a:	4628      	mov	r0, r5
 800be9c:	47b0      	blx	r6
 800be9e:	1c43      	adds	r3, r0, #1
 800bea0:	89a3      	ldrh	r3, [r4, #12]
 800bea2:	d106      	bne.n	800beb2 <__sflush_r+0x62>
 800bea4:	6829      	ldr	r1, [r5, #0]
 800bea6:	291d      	cmp	r1, #29
 800bea8:	d82b      	bhi.n	800bf02 <__sflush_r+0xb2>
 800beaa:	4a2a      	ldr	r2, [pc, #168]	@ (800bf54 <__sflush_r+0x104>)
 800beac:	40ca      	lsrs	r2, r1
 800beae:	07d6      	lsls	r6, r2, #31
 800beb0:	d527      	bpl.n	800bf02 <__sflush_r+0xb2>
 800beb2:	2200      	movs	r2, #0
 800beb4:	6062      	str	r2, [r4, #4]
 800beb6:	04d9      	lsls	r1, r3, #19
 800beb8:	6922      	ldr	r2, [r4, #16]
 800beba:	6022      	str	r2, [r4, #0]
 800bebc:	d504      	bpl.n	800bec8 <__sflush_r+0x78>
 800bebe:	1c42      	adds	r2, r0, #1
 800bec0:	d101      	bne.n	800bec6 <__sflush_r+0x76>
 800bec2:	682b      	ldr	r3, [r5, #0]
 800bec4:	b903      	cbnz	r3, 800bec8 <__sflush_r+0x78>
 800bec6:	6560      	str	r0, [r4, #84]	@ 0x54
 800bec8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800beca:	602f      	str	r7, [r5, #0]
 800becc:	b1b9      	cbz	r1, 800befe <__sflush_r+0xae>
 800bece:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800bed2:	4299      	cmp	r1, r3
 800bed4:	d002      	beq.n	800bedc <__sflush_r+0x8c>
 800bed6:	4628      	mov	r0, r5
 800bed8:	f7ff fbf4 	bl	800b6c4 <_free_r>
 800bedc:	2300      	movs	r3, #0
 800bede:	6363      	str	r3, [r4, #52]	@ 0x34
 800bee0:	e00d      	b.n	800befe <__sflush_r+0xae>
 800bee2:	2301      	movs	r3, #1
 800bee4:	4628      	mov	r0, r5
 800bee6:	47b0      	blx	r6
 800bee8:	4602      	mov	r2, r0
 800beea:	1c50      	adds	r0, r2, #1
 800beec:	d1c9      	bne.n	800be82 <__sflush_r+0x32>
 800beee:	682b      	ldr	r3, [r5, #0]
 800bef0:	2b00      	cmp	r3, #0
 800bef2:	d0c6      	beq.n	800be82 <__sflush_r+0x32>
 800bef4:	2b1d      	cmp	r3, #29
 800bef6:	d001      	beq.n	800befc <__sflush_r+0xac>
 800bef8:	2b16      	cmp	r3, #22
 800befa:	d11e      	bne.n	800bf3a <__sflush_r+0xea>
 800befc:	602f      	str	r7, [r5, #0]
 800befe:	2000      	movs	r0, #0
 800bf00:	e022      	b.n	800bf48 <__sflush_r+0xf8>
 800bf02:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bf06:	b21b      	sxth	r3, r3
 800bf08:	e01b      	b.n	800bf42 <__sflush_r+0xf2>
 800bf0a:	690f      	ldr	r7, [r1, #16]
 800bf0c:	2f00      	cmp	r7, #0
 800bf0e:	d0f6      	beq.n	800befe <__sflush_r+0xae>
 800bf10:	0793      	lsls	r3, r2, #30
 800bf12:	680e      	ldr	r6, [r1, #0]
 800bf14:	bf08      	it	eq
 800bf16:	694b      	ldreq	r3, [r1, #20]
 800bf18:	600f      	str	r7, [r1, #0]
 800bf1a:	bf18      	it	ne
 800bf1c:	2300      	movne	r3, #0
 800bf1e:	eba6 0807 	sub.w	r8, r6, r7
 800bf22:	608b      	str	r3, [r1, #8]
 800bf24:	f1b8 0f00 	cmp.w	r8, #0
 800bf28:	dde9      	ble.n	800befe <__sflush_r+0xae>
 800bf2a:	6a21      	ldr	r1, [r4, #32]
 800bf2c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800bf2e:	4643      	mov	r3, r8
 800bf30:	463a      	mov	r2, r7
 800bf32:	4628      	mov	r0, r5
 800bf34:	47b0      	blx	r6
 800bf36:	2800      	cmp	r0, #0
 800bf38:	dc08      	bgt.n	800bf4c <__sflush_r+0xfc>
 800bf3a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bf3e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bf42:	81a3      	strh	r3, [r4, #12]
 800bf44:	f04f 30ff 	mov.w	r0, #4294967295
 800bf48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bf4c:	4407      	add	r7, r0
 800bf4e:	eba8 0800 	sub.w	r8, r8, r0
 800bf52:	e7e7      	b.n	800bf24 <__sflush_r+0xd4>
 800bf54:	20400001 	.word	0x20400001

0800bf58 <_fflush_r>:
 800bf58:	b538      	push	{r3, r4, r5, lr}
 800bf5a:	690b      	ldr	r3, [r1, #16]
 800bf5c:	4605      	mov	r5, r0
 800bf5e:	460c      	mov	r4, r1
 800bf60:	b913      	cbnz	r3, 800bf68 <_fflush_r+0x10>
 800bf62:	2500      	movs	r5, #0
 800bf64:	4628      	mov	r0, r5
 800bf66:	bd38      	pop	{r3, r4, r5, pc}
 800bf68:	b118      	cbz	r0, 800bf72 <_fflush_r+0x1a>
 800bf6a:	6a03      	ldr	r3, [r0, #32]
 800bf6c:	b90b      	cbnz	r3, 800bf72 <_fflush_r+0x1a>
 800bf6e:	f7ff fa89 	bl	800b484 <__sinit>
 800bf72:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bf76:	2b00      	cmp	r3, #0
 800bf78:	d0f3      	beq.n	800bf62 <_fflush_r+0xa>
 800bf7a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800bf7c:	07d0      	lsls	r0, r2, #31
 800bf7e:	d404      	bmi.n	800bf8a <_fflush_r+0x32>
 800bf80:	0599      	lsls	r1, r3, #22
 800bf82:	d402      	bmi.n	800bf8a <_fflush_r+0x32>
 800bf84:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800bf86:	f7ff fb94 	bl	800b6b2 <__retarget_lock_acquire_recursive>
 800bf8a:	4628      	mov	r0, r5
 800bf8c:	4621      	mov	r1, r4
 800bf8e:	f7ff ff5f 	bl	800be50 <__sflush_r>
 800bf92:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800bf94:	07da      	lsls	r2, r3, #31
 800bf96:	4605      	mov	r5, r0
 800bf98:	d4e4      	bmi.n	800bf64 <_fflush_r+0xc>
 800bf9a:	89a3      	ldrh	r3, [r4, #12]
 800bf9c:	059b      	lsls	r3, r3, #22
 800bf9e:	d4e1      	bmi.n	800bf64 <_fflush_r+0xc>
 800bfa0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800bfa2:	f7ff fb87 	bl	800b6b4 <__retarget_lock_release_recursive>
 800bfa6:	e7dd      	b.n	800bf64 <_fflush_r+0xc>

0800bfa8 <__swbuf_r>:
 800bfa8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bfaa:	460e      	mov	r6, r1
 800bfac:	4614      	mov	r4, r2
 800bfae:	4605      	mov	r5, r0
 800bfb0:	b118      	cbz	r0, 800bfba <__swbuf_r+0x12>
 800bfb2:	6a03      	ldr	r3, [r0, #32]
 800bfb4:	b90b      	cbnz	r3, 800bfba <__swbuf_r+0x12>
 800bfb6:	f7ff fa65 	bl	800b484 <__sinit>
 800bfba:	69a3      	ldr	r3, [r4, #24]
 800bfbc:	60a3      	str	r3, [r4, #8]
 800bfbe:	89a3      	ldrh	r3, [r4, #12]
 800bfc0:	071a      	lsls	r2, r3, #28
 800bfc2:	d501      	bpl.n	800bfc8 <__swbuf_r+0x20>
 800bfc4:	6923      	ldr	r3, [r4, #16]
 800bfc6:	b943      	cbnz	r3, 800bfda <__swbuf_r+0x32>
 800bfc8:	4621      	mov	r1, r4
 800bfca:	4628      	mov	r0, r5
 800bfcc:	f000 f82a 	bl	800c024 <__swsetup_r>
 800bfd0:	b118      	cbz	r0, 800bfda <__swbuf_r+0x32>
 800bfd2:	f04f 37ff 	mov.w	r7, #4294967295
 800bfd6:	4638      	mov	r0, r7
 800bfd8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bfda:	6823      	ldr	r3, [r4, #0]
 800bfdc:	6922      	ldr	r2, [r4, #16]
 800bfde:	1a98      	subs	r0, r3, r2
 800bfe0:	6963      	ldr	r3, [r4, #20]
 800bfe2:	b2f6      	uxtb	r6, r6
 800bfe4:	4283      	cmp	r3, r0
 800bfe6:	4637      	mov	r7, r6
 800bfe8:	dc05      	bgt.n	800bff6 <__swbuf_r+0x4e>
 800bfea:	4621      	mov	r1, r4
 800bfec:	4628      	mov	r0, r5
 800bfee:	f7ff ffb3 	bl	800bf58 <_fflush_r>
 800bff2:	2800      	cmp	r0, #0
 800bff4:	d1ed      	bne.n	800bfd2 <__swbuf_r+0x2a>
 800bff6:	68a3      	ldr	r3, [r4, #8]
 800bff8:	3b01      	subs	r3, #1
 800bffa:	60a3      	str	r3, [r4, #8]
 800bffc:	6823      	ldr	r3, [r4, #0]
 800bffe:	1c5a      	adds	r2, r3, #1
 800c000:	6022      	str	r2, [r4, #0]
 800c002:	701e      	strb	r6, [r3, #0]
 800c004:	6962      	ldr	r2, [r4, #20]
 800c006:	1c43      	adds	r3, r0, #1
 800c008:	429a      	cmp	r2, r3
 800c00a:	d004      	beq.n	800c016 <__swbuf_r+0x6e>
 800c00c:	89a3      	ldrh	r3, [r4, #12]
 800c00e:	07db      	lsls	r3, r3, #31
 800c010:	d5e1      	bpl.n	800bfd6 <__swbuf_r+0x2e>
 800c012:	2e0a      	cmp	r6, #10
 800c014:	d1df      	bne.n	800bfd6 <__swbuf_r+0x2e>
 800c016:	4621      	mov	r1, r4
 800c018:	4628      	mov	r0, r5
 800c01a:	f7ff ff9d 	bl	800bf58 <_fflush_r>
 800c01e:	2800      	cmp	r0, #0
 800c020:	d0d9      	beq.n	800bfd6 <__swbuf_r+0x2e>
 800c022:	e7d6      	b.n	800bfd2 <__swbuf_r+0x2a>

0800c024 <__swsetup_r>:
 800c024:	b538      	push	{r3, r4, r5, lr}
 800c026:	4b29      	ldr	r3, [pc, #164]	@ (800c0cc <__swsetup_r+0xa8>)
 800c028:	4605      	mov	r5, r0
 800c02a:	6818      	ldr	r0, [r3, #0]
 800c02c:	460c      	mov	r4, r1
 800c02e:	b118      	cbz	r0, 800c038 <__swsetup_r+0x14>
 800c030:	6a03      	ldr	r3, [r0, #32]
 800c032:	b90b      	cbnz	r3, 800c038 <__swsetup_r+0x14>
 800c034:	f7ff fa26 	bl	800b484 <__sinit>
 800c038:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c03c:	0719      	lsls	r1, r3, #28
 800c03e:	d422      	bmi.n	800c086 <__swsetup_r+0x62>
 800c040:	06da      	lsls	r2, r3, #27
 800c042:	d407      	bmi.n	800c054 <__swsetup_r+0x30>
 800c044:	2209      	movs	r2, #9
 800c046:	602a      	str	r2, [r5, #0]
 800c048:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c04c:	81a3      	strh	r3, [r4, #12]
 800c04e:	f04f 30ff 	mov.w	r0, #4294967295
 800c052:	e033      	b.n	800c0bc <__swsetup_r+0x98>
 800c054:	0758      	lsls	r0, r3, #29
 800c056:	d512      	bpl.n	800c07e <__swsetup_r+0x5a>
 800c058:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c05a:	b141      	cbz	r1, 800c06e <__swsetup_r+0x4a>
 800c05c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c060:	4299      	cmp	r1, r3
 800c062:	d002      	beq.n	800c06a <__swsetup_r+0x46>
 800c064:	4628      	mov	r0, r5
 800c066:	f7ff fb2d 	bl	800b6c4 <_free_r>
 800c06a:	2300      	movs	r3, #0
 800c06c:	6363      	str	r3, [r4, #52]	@ 0x34
 800c06e:	89a3      	ldrh	r3, [r4, #12]
 800c070:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800c074:	81a3      	strh	r3, [r4, #12]
 800c076:	2300      	movs	r3, #0
 800c078:	6063      	str	r3, [r4, #4]
 800c07a:	6923      	ldr	r3, [r4, #16]
 800c07c:	6023      	str	r3, [r4, #0]
 800c07e:	89a3      	ldrh	r3, [r4, #12]
 800c080:	f043 0308 	orr.w	r3, r3, #8
 800c084:	81a3      	strh	r3, [r4, #12]
 800c086:	6923      	ldr	r3, [r4, #16]
 800c088:	b94b      	cbnz	r3, 800c09e <__swsetup_r+0x7a>
 800c08a:	89a3      	ldrh	r3, [r4, #12]
 800c08c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800c090:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c094:	d003      	beq.n	800c09e <__swsetup_r+0x7a>
 800c096:	4621      	mov	r1, r4
 800c098:	4628      	mov	r0, r5
 800c09a:	f000 f893 	bl	800c1c4 <__smakebuf_r>
 800c09e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c0a2:	f013 0201 	ands.w	r2, r3, #1
 800c0a6:	d00a      	beq.n	800c0be <__swsetup_r+0x9a>
 800c0a8:	2200      	movs	r2, #0
 800c0aa:	60a2      	str	r2, [r4, #8]
 800c0ac:	6962      	ldr	r2, [r4, #20]
 800c0ae:	4252      	negs	r2, r2
 800c0b0:	61a2      	str	r2, [r4, #24]
 800c0b2:	6922      	ldr	r2, [r4, #16]
 800c0b4:	b942      	cbnz	r2, 800c0c8 <__swsetup_r+0xa4>
 800c0b6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800c0ba:	d1c5      	bne.n	800c048 <__swsetup_r+0x24>
 800c0bc:	bd38      	pop	{r3, r4, r5, pc}
 800c0be:	0799      	lsls	r1, r3, #30
 800c0c0:	bf58      	it	pl
 800c0c2:	6962      	ldrpl	r2, [r4, #20]
 800c0c4:	60a2      	str	r2, [r4, #8]
 800c0c6:	e7f4      	b.n	800c0b2 <__swsetup_r+0x8e>
 800c0c8:	2000      	movs	r0, #0
 800c0ca:	e7f7      	b.n	800c0bc <__swsetup_r+0x98>
 800c0cc:	24000038 	.word	0x24000038

0800c0d0 <_raise_r>:
 800c0d0:	291f      	cmp	r1, #31
 800c0d2:	b538      	push	{r3, r4, r5, lr}
 800c0d4:	4605      	mov	r5, r0
 800c0d6:	460c      	mov	r4, r1
 800c0d8:	d904      	bls.n	800c0e4 <_raise_r+0x14>
 800c0da:	2316      	movs	r3, #22
 800c0dc:	6003      	str	r3, [r0, #0]
 800c0de:	f04f 30ff 	mov.w	r0, #4294967295
 800c0e2:	bd38      	pop	{r3, r4, r5, pc}
 800c0e4:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800c0e6:	b112      	cbz	r2, 800c0ee <_raise_r+0x1e>
 800c0e8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c0ec:	b94b      	cbnz	r3, 800c102 <_raise_r+0x32>
 800c0ee:	4628      	mov	r0, r5
 800c0f0:	f000 f830 	bl	800c154 <_getpid_r>
 800c0f4:	4622      	mov	r2, r4
 800c0f6:	4601      	mov	r1, r0
 800c0f8:	4628      	mov	r0, r5
 800c0fa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c0fe:	f000 b817 	b.w	800c130 <_kill_r>
 800c102:	2b01      	cmp	r3, #1
 800c104:	d00a      	beq.n	800c11c <_raise_r+0x4c>
 800c106:	1c59      	adds	r1, r3, #1
 800c108:	d103      	bne.n	800c112 <_raise_r+0x42>
 800c10a:	2316      	movs	r3, #22
 800c10c:	6003      	str	r3, [r0, #0]
 800c10e:	2001      	movs	r0, #1
 800c110:	e7e7      	b.n	800c0e2 <_raise_r+0x12>
 800c112:	2100      	movs	r1, #0
 800c114:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800c118:	4620      	mov	r0, r4
 800c11a:	4798      	blx	r3
 800c11c:	2000      	movs	r0, #0
 800c11e:	e7e0      	b.n	800c0e2 <_raise_r+0x12>

0800c120 <raise>:
 800c120:	4b02      	ldr	r3, [pc, #8]	@ (800c12c <raise+0xc>)
 800c122:	4601      	mov	r1, r0
 800c124:	6818      	ldr	r0, [r3, #0]
 800c126:	f7ff bfd3 	b.w	800c0d0 <_raise_r>
 800c12a:	bf00      	nop
 800c12c:	24000038 	.word	0x24000038

0800c130 <_kill_r>:
 800c130:	b538      	push	{r3, r4, r5, lr}
 800c132:	4d07      	ldr	r5, [pc, #28]	@ (800c150 <_kill_r+0x20>)
 800c134:	2300      	movs	r3, #0
 800c136:	4604      	mov	r4, r0
 800c138:	4608      	mov	r0, r1
 800c13a:	4611      	mov	r1, r2
 800c13c:	602b      	str	r3, [r5, #0]
 800c13e:	f7f5 f9f3 	bl	8001528 <_kill>
 800c142:	1c43      	adds	r3, r0, #1
 800c144:	d102      	bne.n	800c14c <_kill_r+0x1c>
 800c146:	682b      	ldr	r3, [r5, #0]
 800c148:	b103      	cbz	r3, 800c14c <_kill_r+0x1c>
 800c14a:	6023      	str	r3, [r4, #0]
 800c14c:	bd38      	pop	{r3, r4, r5, pc}
 800c14e:	bf00      	nop
 800c150:	24000514 	.word	0x24000514

0800c154 <_getpid_r>:
 800c154:	f7f5 b9e0 	b.w	8001518 <_getpid>

0800c158 <_sbrk_r>:
 800c158:	b538      	push	{r3, r4, r5, lr}
 800c15a:	4d06      	ldr	r5, [pc, #24]	@ (800c174 <_sbrk_r+0x1c>)
 800c15c:	2300      	movs	r3, #0
 800c15e:	4604      	mov	r4, r0
 800c160:	4608      	mov	r0, r1
 800c162:	602b      	str	r3, [r5, #0]
 800c164:	f7f5 fa68 	bl	8001638 <_sbrk>
 800c168:	1c43      	adds	r3, r0, #1
 800c16a:	d102      	bne.n	800c172 <_sbrk_r+0x1a>
 800c16c:	682b      	ldr	r3, [r5, #0]
 800c16e:	b103      	cbz	r3, 800c172 <_sbrk_r+0x1a>
 800c170:	6023      	str	r3, [r4, #0]
 800c172:	bd38      	pop	{r3, r4, r5, pc}
 800c174:	24000514 	.word	0x24000514

0800c178 <__swhatbuf_r>:
 800c178:	b570      	push	{r4, r5, r6, lr}
 800c17a:	460c      	mov	r4, r1
 800c17c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c180:	2900      	cmp	r1, #0
 800c182:	b096      	sub	sp, #88	@ 0x58
 800c184:	4615      	mov	r5, r2
 800c186:	461e      	mov	r6, r3
 800c188:	da0d      	bge.n	800c1a6 <__swhatbuf_r+0x2e>
 800c18a:	89a3      	ldrh	r3, [r4, #12]
 800c18c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800c190:	f04f 0100 	mov.w	r1, #0
 800c194:	bf14      	ite	ne
 800c196:	2340      	movne	r3, #64	@ 0x40
 800c198:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800c19c:	2000      	movs	r0, #0
 800c19e:	6031      	str	r1, [r6, #0]
 800c1a0:	602b      	str	r3, [r5, #0]
 800c1a2:	b016      	add	sp, #88	@ 0x58
 800c1a4:	bd70      	pop	{r4, r5, r6, pc}
 800c1a6:	466a      	mov	r2, sp
 800c1a8:	f000 f848 	bl	800c23c <_fstat_r>
 800c1ac:	2800      	cmp	r0, #0
 800c1ae:	dbec      	blt.n	800c18a <__swhatbuf_r+0x12>
 800c1b0:	9901      	ldr	r1, [sp, #4]
 800c1b2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800c1b6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800c1ba:	4259      	negs	r1, r3
 800c1bc:	4159      	adcs	r1, r3
 800c1be:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c1c2:	e7eb      	b.n	800c19c <__swhatbuf_r+0x24>

0800c1c4 <__smakebuf_r>:
 800c1c4:	898b      	ldrh	r3, [r1, #12]
 800c1c6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c1c8:	079d      	lsls	r5, r3, #30
 800c1ca:	4606      	mov	r6, r0
 800c1cc:	460c      	mov	r4, r1
 800c1ce:	d507      	bpl.n	800c1e0 <__smakebuf_r+0x1c>
 800c1d0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800c1d4:	6023      	str	r3, [r4, #0]
 800c1d6:	6123      	str	r3, [r4, #16]
 800c1d8:	2301      	movs	r3, #1
 800c1da:	6163      	str	r3, [r4, #20]
 800c1dc:	b003      	add	sp, #12
 800c1de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c1e0:	ab01      	add	r3, sp, #4
 800c1e2:	466a      	mov	r2, sp
 800c1e4:	f7ff ffc8 	bl	800c178 <__swhatbuf_r>
 800c1e8:	9f00      	ldr	r7, [sp, #0]
 800c1ea:	4605      	mov	r5, r0
 800c1ec:	4639      	mov	r1, r7
 800c1ee:	4630      	mov	r0, r6
 800c1f0:	f7ff fad4 	bl	800b79c <_malloc_r>
 800c1f4:	b948      	cbnz	r0, 800c20a <__smakebuf_r+0x46>
 800c1f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c1fa:	059a      	lsls	r2, r3, #22
 800c1fc:	d4ee      	bmi.n	800c1dc <__smakebuf_r+0x18>
 800c1fe:	f023 0303 	bic.w	r3, r3, #3
 800c202:	f043 0302 	orr.w	r3, r3, #2
 800c206:	81a3      	strh	r3, [r4, #12]
 800c208:	e7e2      	b.n	800c1d0 <__smakebuf_r+0xc>
 800c20a:	89a3      	ldrh	r3, [r4, #12]
 800c20c:	6020      	str	r0, [r4, #0]
 800c20e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c212:	81a3      	strh	r3, [r4, #12]
 800c214:	9b01      	ldr	r3, [sp, #4]
 800c216:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800c21a:	b15b      	cbz	r3, 800c234 <__smakebuf_r+0x70>
 800c21c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c220:	4630      	mov	r0, r6
 800c222:	f000 f81d 	bl	800c260 <_isatty_r>
 800c226:	b128      	cbz	r0, 800c234 <__smakebuf_r+0x70>
 800c228:	89a3      	ldrh	r3, [r4, #12]
 800c22a:	f023 0303 	bic.w	r3, r3, #3
 800c22e:	f043 0301 	orr.w	r3, r3, #1
 800c232:	81a3      	strh	r3, [r4, #12]
 800c234:	89a3      	ldrh	r3, [r4, #12]
 800c236:	431d      	orrs	r5, r3
 800c238:	81a5      	strh	r5, [r4, #12]
 800c23a:	e7cf      	b.n	800c1dc <__smakebuf_r+0x18>

0800c23c <_fstat_r>:
 800c23c:	b538      	push	{r3, r4, r5, lr}
 800c23e:	4d07      	ldr	r5, [pc, #28]	@ (800c25c <_fstat_r+0x20>)
 800c240:	2300      	movs	r3, #0
 800c242:	4604      	mov	r4, r0
 800c244:	4608      	mov	r0, r1
 800c246:	4611      	mov	r1, r2
 800c248:	602b      	str	r3, [r5, #0]
 800c24a:	f7f5 f9cd 	bl	80015e8 <_fstat>
 800c24e:	1c43      	adds	r3, r0, #1
 800c250:	d102      	bne.n	800c258 <_fstat_r+0x1c>
 800c252:	682b      	ldr	r3, [r5, #0]
 800c254:	b103      	cbz	r3, 800c258 <_fstat_r+0x1c>
 800c256:	6023      	str	r3, [r4, #0]
 800c258:	bd38      	pop	{r3, r4, r5, pc}
 800c25a:	bf00      	nop
 800c25c:	24000514 	.word	0x24000514

0800c260 <_isatty_r>:
 800c260:	b538      	push	{r3, r4, r5, lr}
 800c262:	4d06      	ldr	r5, [pc, #24]	@ (800c27c <_isatty_r+0x1c>)
 800c264:	2300      	movs	r3, #0
 800c266:	4604      	mov	r4, r0
 800c268:	4608      	mov	r0, r1
 800c26a:	602b      	str	r3, [r5, #0]
 800c26c:	f7f5 f9cc 	bl	8001608 <_isatty>
 800c270:	1c43      	adds	r3, r0, #1
 800c272:	d102      	bne.n	800c27a <_isatty_r+0x1a>
 800c274:	682b      	ldr	r3, [r5, #0]
 800c276:	b103      	cbz	r3, 800c27a <_isatty_r+0x1a>
 800c278:	6023      	str	r3, [r4, #0]
 800c27a:	bd38      	pop	{r3, r4, r5, pc}
 800c27c:	24000514 	.word	0x24000514

0800c280 <_init>:
 800c280:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c282:	bf00      	nop
 800c284:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c286:	bc08      	pop	{r3}
 800c288:	469e      	mov	lr, r3
 800c28a:	4770      	bx	lr

0800c28c <_fini>:
 800c28c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c28e:	bf00      	nop
 800c290:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c292:	bc08      	pop	{r3}
 800c294:	469e      	mov	lr, r3
 800c296:	4770      	bx	lr
