```markdown
# Table of Contents

- Chapter 30 Implementing Data Converters
  - 30.1 R-2R Topologies for DACs
    - 30.1.1 The Current-Mode R-2R DAC
    - 30.1.2 The Voltage-Mode R-2R DAC
    - 30.1.3 A Wide-Swing Current-Mode R-2R DAC
      - DNL Analysis
      - INL Analysis
      - Switches
      - Experimental Results
      - Improving DNL (Segmentation)
      - Trimming DAC Offset
      - Trimming DAC Gain
      - Improving INL by Calibration
    - 30.1.4 Topologies Without an Op-Amp
      - The Voltage-Mode DAC
      - Examples 30.1, 30.2, 30.3
      - The Current-Mode (Current Steering) DAC
  - 30.2 Op-Amps in Data Converters
    - Gain Bandwidth Product of the Noninverting Op-Amp Topology
    - Gain Bandwidth Product of the Inverting Op-Amp Topology
    - Examples 30.4, 30.5
    - 30.2.1 Op-Amp Gain
    - 30.2.2 Op-Amp Unity Gain Frequency
    - 30.2.3 Op-Amp Offset
      - Adding an Auxiliary Input Port
      - Offset Storage Techniques
      - Two-Terminal Offset Compensation
      - Auxiliary Diff-Amp for Offset Balancing
      - Continuous-Time Offset Removal
  - 30.3 Implementing ADCs
    - 30.3.1 Implementing the S/H
      - General S/H Implementation
      - Examples 30.7, 30.8, 30.9
      - Single-Ended to Differential Output S/H
      - Common-Mode Feedback Circuits (CMFB)
    - 30.3.2 The Cyclic ADC
      - Basic Operation and Block Diagram
      - Examples 30.9, 30.10, 30.11, 30.12, 30.13, 30.14
      - Comparator Placement and Offset Storage
      - Implementing Subtraction in the S/H
      - Transfer Curves and Signal Swing Considerations
    - 30.3.3 The Pipeline ADC
      - Time-Interleaved ADCs Overview
      - Pipeline ADC Architecture and Operation
      - Using 1.5 Bits/Stage Topology
      - Examples 30.15
      - Digital Combination of 1.5-bit Stage Outputs
```
