|fully_connected
CLK => pe:MAC_1_to_20:0:mac.ck
CLK => pe:MAC_1_to_20:1:mac.ck
CLK => pe:MAC_1_to_20:2:mac.ck
CLK => pe:MAC_1_to_20:3:mac.ck
CLK => pe:MAC_1_to_20:4:mac.ck
CLK => pe:MAC_1_to_20:5:mac.ck
CLK => pe:MAC_1_to_20:6:mac.ck
CLK => pe:MAC_1_to_20:7:mac.ck
CLK => pe:MAC_1_to_20:8:mac.ck
CLK => pe:MAC_1_to_20:9:mac.ck
CLK => pe:MAC_1_to_20:10:mac.ck
CLK => pe:MAC_1_to_20:11:mac.ck
CLK => pe:MAC_1_to_20:12:mac.ck
CLK => pe:MAC_1_to_20:13:mac.ck
CLK => pe:MAC_1_to_20:14:mac.ck
CLK => pe:MAC_1_to_20:15:mac.ck
CLK => pe:MAC_1_to_20:16:mac.ck
CLK => pe:MAC_1_to_20:17:mac.ck
CLK => pe:MAC_1_to_20:18:mac.ck
CLK => pe:MAC_1_to_20:19:mac.ck
RST_N => pe:MAC_1_to_20:0:mac.rstn
RST_N => pe:MAC_1_to_20:1:mac.rstn
RST_N => pe:MAC_1_to_20:2:mac.rstn
RST_N => pe:MAC_1_to_20:3:mac.rstn
RST_N => pe:MAC_1_to_20:4:mac.rstn
RST_N => pe:MAC_1_to_20:5:mac.rstn
RST_N => pe:MAC_1_to_20:6:mac.rstn
RST_N => pe:MAC_1_to_20:7:mac.rstn
RST_N => pe:MAC_1_to_20:8:mac.rstn
RST_N => pe:MAC_1_to_20:9:mac.rstn
RST_N => pe:MAC_1_to_20:10:mac.rstn
RST_N => pe:MAC_1_to_20:11:mac.rstn
RST_N => pe:MAC_1_to_20:12:mac.rstn
RST_N => pe:MAC_1_to_20:13:mac.rstn
RST_N => pe:MAC_1_to_20:14:mac.rstn
RST_N => pe:MAC_1_to_20:15:mac.rstn
RST_N => pe:MAC_1_to_20:16:mac.rstn
RST_N => pe:MAC_1_to_20:17:mac.rstn
RST_N => pe:MAC_1_to_20:18:mac.rstn
RST_N => pe:MAC_1_to_20:19:mac.rstn
IFMAP[19][-8] => pe:MAC_1_to_20:19:mac.im[-8]
IFMAP[19][-7] => pe:MAC_1_to_20:19:mac.im[-7]
IFMAP[19][-6] => pe:MAC_1_to_20:19:mac.im[-6]
IFMAP[19][-5] => pe:MAC_1_to_20:19:mac.im[-5]
IFMAP[19][-4] => pe:MAC_1_to_20:19:mac.im[-4]
IFMAP[19][-3] => pe:MAC_1_to_20:19:mac.im[-3]
IFMAP[19][-2] => pe:MAC_1_to_20:19:mac.im[-2]
IFMAP[19][-1] => pe:MAC_1_to_20:19:mac.im[-1]
IFMAP[19][0] => pe:MAC_1_to_20:19:mac.im[0]
IFMAP[19][1] => pe:MAC_1_to_20:19:mac.im[1]
IFMAP[19][2] => pe:MAC_1_to_20:19:mac.im[2]
IFMAP[19][3] => pe:MAC_1_to_20:19:mac.im[3]
IFMAP[19][4] => pe:MAC_1_to_20:19:mac.im[4]
IFMAP[19][5] => pe:MAC_1_to_20:19:mac.im[5]
IFMAP[19][6] => pe:MAC_1_to_20:19:mac.im[6]
IFMAP[19][7] => pe:MAC_1_to_20:19:mac.im[7]
IFMAP[18][-8] => pe:MAC_1_to_20:18:mac.im[-8]
IFMAP[18][-7] => pe:MAC_1_to_20:18:mac.im[-7]
IFMAP[18][-6] => pe:MAC_1_to_20:18:mac.im[-6]
IFMAP[18][-5] => pe:MAC_1_to_20:18:mac.im[-5]
IFMAP[18][-4] => pe:MAC_1_to_20:18:mac.im[-4]
IFMAP[18][-3] => pe:MAC_1_to_20:18:mac.im[-3]
IFMAP[18][-2] => pe:MAC_1_to_20:18:mac.im[-2]
IFMAP[18][-1] => pe:MAC_1_to_20:18:mac.im[-1]
IFMAP[18][0] => pe:MAC_1_to_20:18:mac.im[0]
IFMAP[18][1] => pe:MAC_1_to_20:18:mac.im[1]
IFMAP[18][2] => pe:MAC_1_to_20:18:mac.im[2]
IFMAP[18][3] => pe:MAC_1_to_20:18:mac.im[3]
IFMAP[18][4] => pe:MAC_1_to_20:18:mac.im[4]
IFMAP[18][5] => pe:MAC_1_to_20:18:mac.im[5]
IFMAP[18][6] => pe:MAC_1_to_20:18:mac.im[6]
IFMAP[18][7] => pe:MAC_1_to_20:18:mac.im[7]
IFMAP[17][-8] => pe:MAC_1_to_20:17:mac.im[-8]
IFMAP[17][-7] => pe:MAC_1_to_20:17:mac.im[-7]
IFMAP[17][-6] => pe:MAC_1_to_20:17:mac.im[-6]
IFMAP[17][-5] => pe:MAC_1_to_20:17:mac.im[-5]
IFMAP[17][-4] => pe:MAC_1_to_20:17:mac.im[-4]
IFMAP[17][-3] => pe:MAC_1_to_20:17:mac.im[-3]
IFMAP[17][-2] => pe:MAC_1_to_20:17:mac.im[-2]
IFMAP[17][-1] => pe:MAC_1_to_20:17:mac.im[-1]
IFMAP[17][0] => pe:MAC_1_to_20:17:mac.im[0]
IFMAP[17][1] => pe:MAC_1_to_20:17:mac.im[1]
IFMAP[17][2] => pe:MAC_1_to_20:17:mac.im[2]
IFMAP[17][3] => pe:MAC_1_to_20:17:mac.im[3]
IFMAP[17][4] => pe:MAC_1_to_20:17:mac.im[4]
IFMAP[17][5] => pe:MAC_1_to_20:17:mac.im[5]
IFMAP[17][6] => pe:MAC_1_to_20:17:mac.im[6]
IFMAP[17][7] => pe:MAC_1_to_20:17:mac.im[7]
IFMAP[16][-8] => pe:MAC_1_to_20:16:mac.im[-8]
IFMAP[16][-7] => pe:MAC_1_to_20:16:mac.im[-7]
IFMAP[16][-6] => pe:MAC_1_to_20:16:mac.im[-6]
IFMAP[16][-5] => pe:MAC_1_to_20:16:mac.im[-5]
IFMAP[16][-4] => pe:MAC_1_to_20:16:mac.im[-4]
IFMAP[16][-3] => pe:MAC_1_to_20:16:mac.im[-3]
IFMAP[16][-2] => pe:MAC_1_to_20:16:mac.im[-2]
IFMAP[16][-1] => pe:MAC_1_to_20:16:mac.im[-1]
IFMAP[16][0] => pe:MAC_1_to_20:16:mac.im[0]
IFMAP[16][1] => pe:MAC_1_to_20:16:mac.im[1]
IFMAP[16][2] => pe:MAC_1_to_20:16:mac.im[2]
IFMAP[16][3] => pe:MAC_1_to_20:16:mac.im[3]
IFMAP[16][4] => pe:MAC_1_to_20:16:mac.im[4]
IFMAP[16][5] => pe:MAC_1_to_20:16:mac.im[5]
IFMAP[16][6] => pe:MAC_1_to_20:16:mac.im[6]
IFMAP[16][7] => pe:MAC_1_to_20:16:mac.im[7]
IFMAP[15][-8] => pe:MAC_1_to_20:15:mac.im[-8]
IFMAP[15][-7] => pe:MAC_1_to_20:15:mac.im[-7]
IFMAP[15][-6] => pe:MAC_1_to_20:15:mac.im[-6]
IFMAP[15][-5] => pe:MAC_1_to_20:15:mac.im[-5]
IFMAP[15][-4] => pe:MAC_1_to_20:15:mac.im[-4]
IFMAP[15][-3] => pe:MAC_1_to_20:15:mac.im[-3]
IFMAP[15][-2] => pe:MAC_1_to_20:15:mac.im[-2]
IFMAP[15][-1] => pe:MAC_1_to_20:15:mac.im[-1]
IFMAP[15][0] => pe:MAC_1_to_20:15:mac.im[0]
IFMAP[15][1] => pe:MAC_1_to_20:15:mac.im[1]
IFMAP[15][2] => pe:MAC_1_to_20:15:mac.im[2]
IFMAP[15][3] => pe:MAC_1_to_20:15:mac.im[3]
IFMAP[15][4] => pe:MAC_1_to_20:15:mac.im[4]
IFMAP[15][5] => pe:MAC_1_to_20:15:mac.im[5]
IFMAP[15][6] => pe:MAC_1_to_20:15:mac.im[6]
IFMAP[15][7] => pe:MAC_1_to_20:15:mac.im[7]
IFMAP[14][-8] => pe:MAC_1_to_20:14:mac.im[-8]
IFMAP[14][-7] => pe:MAC_1_to_20:14:mac.im[-7]
IFMAP[14][-6] => pe:MAC_1_to_20:14:mac.im[-6]
IFMAP[14][-5] => pe:MAC_1_to_20:14:mac.im[-5]
IFMAP[14][-4] => pe:MAC_1_to_20:14:mac.im[-4]
IFMAP[14][-3] => pe:MAC_1_to_20:14:mac.im[-3]
IFMAP[14][-2] => pe:MAC_1_to_20:14:mac.im[-2]
IFMAP[14][-1] => pe:MAC_1_to_20:14:mac.im[-1]
IFMAP[14][0] => pe:MAC_1_to_20:14:mac.im[0]
IFMAP[14][1] => pe:MAC_1_to_20:14:mac.im[1]
IFMAP[14][2] => pe:MAC_1_to_20:14:mac.im[2]
IFMAP[14][3] => pe:MAC_1_to_20:14:mac.im[3]
IFMAP[14][4] => pe:MAC_1_to_20:14:mac.im[4]
IFMAP[14][5] => pe:MAC_1_to_20:14:mac.im[5]
IFMAP[14][6] => pe:MAC_1_to_20:14:mac.im[6]
IFMAP[14][7] => pe:MAC_1_to_20:14:mac.im[7]
IFMAP[13][-8] => pe:MAC_1_to_20:13:mac.im[-8]
IFMAP[13][-7] => pe:MAC_1_to_20:13:mac.im[-7]
IFMAP[13][-6] => pe:MAC_1_to_20:13:mac.im[-6]
IFMAP[13][-5] => pe:MAC_1_to_20:13:mac.im[-5]
IFMAP[13][-4] => pe:MAC_1_to_20:13:mac.im[-4]
IFMAP[13][-3] => pe:MAC_1_to_20:13:mac.im[-3]
IFMAP[13][-2] => pe:MAC_1_to_20:13:mac.im[-2]
IFMAP[13][-1] => pe:MAC_1_to_20:13:mac.im[-1]
IFMAP[13][0] => pe:MAC_1_to_20:13:mac.im[0]
IFMAP[13][1] => pe:MAC_1_to_20:13:mac.im[1]
IFMAP[13][2] => pe:MAC_1_to_20:13:mac.im[2]
IFMAP[13][3] => pe:MAC_1_to_20:13:mac.im[3]
IFMAP[13][4] => pe:MAC_1_to_20:13:mac.im[4]
IFMAP[13][5] => pe:MAC_1_to_20:13:mac.im[5]
IFMAP[13][6] => pe:MAC_1_to_20:13:mac.im[6]
IFMAP[13][7] => pe:MAC_1_to_20:13:mac.im[7]
IFMAP[12][-8] => pe:MAC_1_to_20:12:mac.im[-8]
IFMAP[12][-7] => pe:MAC_1_to_20:12:mac.im[-7]
IFMAP[12][-6] => pe:MAC_1_to_20:12:mac.im[-6]
IFMAP[12][-5] => pe:MAC_1_to_20:12:mac.im[-5]
IFMAP[12][-4] => pe:MAC_1_to_20:12:mac.im[-4]
IFMAP[12][-3] => pe:MAC_1_to_20:12:mac.im[-3]
IFMAP[12][-2] => pe:MAC_1_to_20:12:mac.im[-2]
IFMAP[12][-1] => pe:MAC_1_to_20:12:mac.im[-1]
IFMAP[12][0] => pe:MAC_1_to_20:12:mac.im[0]
IFMAP[12][1] => pe:MAC_1_to_20:12:mac.im[1]
IFMAP[12][2] => pe:MAC_1_to_20:12:mac.im[2]
IFMAP[12][3] => pe:MAC_1_to_20:12:mac.im[3]
IFMAP[12][4] => pe:MAC_1_to_20:12:mac.im[4]
IFMAP[12][5] => pe:MAC_1_to_20:12:mac.im[5]
IFMAP[12][6] => pe:MAC_1_to_20:12:mac.im[6]
IFMAP[12][7] => pe:MAC_1_to_20:12:mac.im[7]
IFMAP[11][-8] => pe:MAC_1_to_20:11:mac.im[-8]
IFMAP[11][-7] => pe:MAC_1_to_20:11:mac.im[-7]
IFMAP[11][-6] => pe:MAC_1_to_20:11:mac.im[-6]
IFMAP[11][-5] => pe:MAC_1_to_20:11:mac.im[-5]
IFMAP[11][-4] => pe:MAC_1_to_20:11:mac.im[-4]
IFMAP[11][-3] => pe:MAC_1_to_20:11:mac.im[-3]
IFMAP[11][-2] => pe:MAC_1_to_20:11:mac.im[-2]
IFMAP[11][-1] => pe:MAC_1_to_20:11:mac.im[-1]
IFMAP[11][0] => pe:MAC_1_to_20:11:mac.im[0]
IFMAP[11][1] => pe:MAC_1_to_20:11:mac.im[1]
IFMAP[11][2] => pe:MAC_1_to_20:11:mac.im[2]
IFMAP[11][3] => pe:MAC_1_to_20:11:mac.im[3]
IFMAP[11][4] => pe:MAC_1_to_20:11:mac.im[4]
IFMAP[11][5] => pe:MAC_1_to_20:11:mac.im[5]
IFMAP[11][6] => pe:MAC_1_to_20:11:mac.im[6]
IFMAP[11][7] => pe:MAC_1_to_20:11:mac.im[7]
IFMAP[10][-8] => pe:MAC_1_to_20:10:mac.im[-8]
IFMAP[10][-7] => pe:MAC_1_to_20:10:mac.im[-7]
IFMAP[10][-6] => pe:MAC_1_to_20:10:mac.im[-6]
IFMAP[10][-5] => pe:MAC_1_to_20:10:mac.im[-5]
IFMAP[10][-4] => pe:MAC_1_to_20:10:mac.im[-4]
IFMAP[10][-3] => pe:MAC_1_to_20:10:mac.im[-3]
IFMAP[10][-2] => pe:MAC_1_to_20:10:mac.im[-2]
IFMAP[10][-1] => pe:MAC_1_to_20:10:mac.im[-1]
IFMAP[10][0] => pe:MAC_1_to_20:10:mac.im[0]
IFMAP[10][1] => pe:MAC_1_to_20:10:mac.im[1]
IFMAP[10][2] => pe:MAC_1_to_20:10:mac.im[2]
IFMAP[10][3] => pe:MAC_1_to_20:10:mac.im[3]
IFMAP[10][4] => pe:MAC_1_to_20:10:mac.im[4]
IFMAP[10][5] => pe:MAC_1_to_20:10:mac.im[5]
IFMAP[10][6] => pe:MAC_1_to_20:10:mac.im[6]
IFMAP[10][7] => pe:MAC_1_to_20:10:mac.im[7]
IFMAP[9][-8] => pe:MAC_1_to_20:9:mac.im[-8]
IFMAP[9][-7] => pe:MAC_1_to_20:9:mac.im[-7]
IFMAP[9][-6] => pe:MAC_1_to_20:9:mac.im[-6]
IFMAP[9][-5] => pe:MAC_1_to_20:9:mac.im[-5]
IFMAP[9][-4] => pe:MAC_1_to_20:9:mac.im[-4]
IFMAP[9][-3] => pe:MAC_1_to_20:9:mac.im[-3]
IFMAP[9][-2] => pe:MAC_1_to_20:9:mac.im[-2]
IFMAP[9][-1] => pe:MAC_1_to_20:9:mac.im[-1]
IFMAP[9][0] => pe:MAC_1_to_20:9:mac.im[0]
IFMAP[9][1] => pe:MAC_1_to_20:9:mac.im[1]
IFMAP[9][2] => pe:MAC_1_to_20:9:mac.im[2]
IFMAP[9][3] => pe:MAC_1_to_20:9:mac.im[3]
IFMAP[9][4] => pe:MAC_1_to_20:9:mac.im[4]
IFMAP[9][5] => pe:MAC_1_to_20:9:mac.im[5]
IFMAP[9][6] => pe:MAC_1_to_20:9:mac.im[6]
IFMAP[9][7] => pe:MAC_1_to_20:9:mac.im[7]
IFMAP[8][-8] => pe:MAC_1_to_20:8:mac.im[-8]
IFMAP[8][-7] => pe:MAC_1_to_20:8:mac.im[-7]
IFMAP[8][-6] => pe:MAC_1_to_20:8:mac.im[-6]
IFMAP[8][-5] => pe:MAC_1_to_20:8:mac.im[-5]
IFMAP[8][-4] => pe:MAC_1_to_20:8:mac.im[-4]
IFMAP[8][-3] => pe:MAC_1_to_20:8:mac.im[-3]
IFMAP[8][-2] => pe:MAC_1_to_20:8:mac.im[-2]
IFMAP[8][-1] => pe:MAC_1_to_20:8:mac.im[-1]
IFMAP[8][0] => pe:MAC_1_to_20:8:mac.im[0]
IFMAP[8][1] => pe:MAC_1_to_20:8:mac.im[1]
IFMAP[8][2] => pe:MAC_1_to_20:8:mac.im[2]
IFMAP[8][3] => pe:MAC_1_to_20:8:mac.im[3]
IFMAP[8][4] => pe:MAC_1_to_20:8:mac.im[4]
IFMAP[8][5] => pe:MAC_1_to_20:8:mac.im[5]
IFMAP[8][6] => pe:MAC_1_to_20:8:mac.im[6]
IFMAP[8][7] => pe:MAC_1_to_20:8:mac.im[7]
IFMAP[7][-8] => pe:MAC_1_to_20:7:mac.im[-8]
IFMAP[7][-7] => pe:MAC_1_to_20:7:mac.im[-7]
IFMAP[7][-6] => pe:MAC_1_to_20:7:mac.im[-6]
IFMAP[7][-5] => pe:MAC_1_to_20:7:mac.im[-5]
IFMAP[7][-4] => pe:MAC_1_to_20:7:mac.im[-4]
IFMAP[7][-3] => pe:MAC_1_to_20:7:mac.im[-3]
IFMAP[7][-2] => pe:MAC_1_to_20:7:mac.im[-2]
IFMAP[7][-1] => pe:MAC_1_to_20:7:mac.im[-1]
IFMAP[7][0] => pe:MAC_1_to_20:7:mac.im[0]
IFMAP[7][1] => pe:MAC_1_to_20:7:mac.im[1]
IFMAP[7][2] => pe:MAC_1_to_20:7:mac.im[2]
IFMAP[7][3] => pe:MAC_1_to_20:7:mac.im[3]
IFMAP[7][4] => pe:MAC_1_to_20:7:mac.im[4]
IFMAP[7][5] => pe:MAC_1_to_20:7:mac.im[5]
IFMAP[7][6] => pe:MAC_1_to_20:7:mac.im[6]
IFMAP[7][7] => pe:MAC_1_to_20:7:mac.im[7]
IFMAP[6][-8] => pe:MAC_1_to_20:6:mac.im[-8]
IFMAP[6][-7] => pe:MAC_1_to_20:6:mac.im[-7]
IFMAP[6][-6] => pe:MAC_1_to_20:6:mac.im[-6]
IFMAP[6][-5] => pe:MAC_1_to_20:6:mac.im[-5]
IFMAP[6][-4] => pe:MAC_1_to_20:6:mac.im[-4]
IFMAP[6][-3] => pe:MAC_1_to_20:6:mac.im[-3]
IFMAP[6][-2] => pe:MAC_1_to_20:6:mac.im[-2]
IFMAP[6][-1] => pe:MAC_1_to_20:6:mac.im[-1]
IFMAP[6][0] => pe:MAC_1_to_20:6:mac.im[0]
IFMAP[6][1] => pe:MAC_1_to_20:6:mac.im[1]
IFMAP[6][2] => pe:MAC_1_to_20:6:mac.im[2]
IFMAP[6][3] => pe:MAC_1_to_20:6:mac.im[3]
IFMAP[6][4] => pe:MAC_1_to_20:6:mac.im[4]
IFMAP[6][5] => pe:MAC_1_to_20:6:mac.im[5]
IFMAP[6][6] => pe:MAC_1_to_20:6:mac.im[6]
IFMAP[6][7] => pe:MAC_1_to_20:6:mac.im[7]
IFMAP[5][-8] => pe:MAC_1_to_20:5:mac.im[-8]
IFMAP[5][-7] => pe:MAC_1_to_20:5:mac.im[-7]
IFMAP[5][-6] => pe:MAC_1_to_20:5:mac.im[-6]
IFMAP[5][-5] => pe:MAC_1_to_20:5:mac.im[-5]
IFMAP[5][-4] => pe:MAC_1_to_20:5:mac.im[-4]
IFMAP[5][-3] => pe:MAC_1_to_20:5:mac.im[-3]
IFMAP[5][-2] => pe:MAC_1_to_20:5:mac.im[-2]
IFMAP[5][-1] => pe:MAC_1_to_20:5:mac.im[-1]
IFMAP[5][0] => pe:MAC_1_to_20:5:mac.im[0]
IFMAP[5][1] => pe:MAC_1_to_20:5:mac.im[1]
IFMAP[5][2] => pe:MAC_1_to_20:5:mac.im[2]
IFMAP[5][3] => pe:MAC_1_to_20:5:mac.im[3]
IFMAP[5][4] => pe:MAC_1_to_20:5:mac.im[4]
IFMAP[5][5] => pe:MAC_1_to_20:5:mac.im[5]
IFMAP[5][6] => pe:MAC_1_to_20:5:mac.im[6]
IFMAP[5][7] => pe:MAC_1_to_20:5:mac.im[7]
IFMAP[4][-8] => pe:MAC_1_to_20:4:mac.im[-8]
IFMAP[4][-7] => pe:MAC_1_to_20:4:mac.im[-7]
IFMAP[4][-6] => pe:MAC_1_to_20:4:mac.im[-6]
IFMAP[4][-5] => pe:MAC_1_to_20:4:mac.im[-5]
IFMAP[4][-4] => pe:MAC_1_to_20:4:mac.im[-4]
IFMAP[4][-3] => pe:MAC_1_to_20:4:mac.im[-3]
IFMAP[4][-2] => pe:MAC_1_to_20:4:mac.im[-2]
IFMAP[4][-1] => pe:MAC_1_to_20:4:mac.im[-1]
IFMAP[4][0] => pe:MAC_1_to_20:4:mac.im[0]
IFMAP[4][1] => pe:MAC_1_to_20:4:mac.im[1]
IFMAP[4][2] => pe:MAC_1_to_20:4:mac.im[2]
IFMAP[4][3] => pe:MAC_1_to_20:4:mac.im[3]
IFMAP[4][4] => pe:MAC_1_to_20:4:mac.im[4]
IFMAP[4][5] => pe:MAC_1_to_20:4:mac.im[5]
IFMAP[4][6] => pe:MAC_1_to_20:4:mac.im[6]
IFMAP[4][7] => pe:MAC_1_to_20:4:mac.im[7]
IFMAP[3][-8] => pe:MAC_1_to_20:3:mac.im[-8]
IFMAP[3][-7] => pe:MAC_1_to_20:3:mac.im[-7]
IFMAP[3][-6] => pe:MAC_1_to_20:3:mac.im[-6]
IFMAP[3][-5] => pe:MAC_1_to_20:3:mac.im[-5]
IFMAP[3][-4] => pe:MAC_1_to_20:3:mac.im[-4]
IFMAP[3][-3] => pe:MAC_1_to_20:3:mac.im[-3]
IFMAP[3][-2] => pe:MAC_1_to_20:3:mac.im[-2]
IFMAP[3][-1] => pe:MAC_1_to_20:3:mac.im[-1]
IFMAP[3][0] => pe:MAC_1_to_20:3:mac.im[0]
IFMAP[3][1] => pe:MAC_1_to_20:3:mac.im[1]
IFMAP[3][2] => pe:MAC_1_to_20:3:mac.im[2]
IFMAP[3][3] => pe:MAC_1_to_20:3:mac.im[3]
IFMAP[3][4] => pe:MAC_1_to_20:3:mac.im[4]
IFMAP[3][5] => pe:MAC_1_to_20:3:mac.im[5]
IFMAP[3][6] => pe:MAC_1_to_20:3:mac.im[6]
IFMAP[3][7] => pe:MAC_1_to_20:3:mac.im[7]
IFMAP[2][-8] => pe:MAC_1_to_20:2:mac.im[-8]
IFMAP[2][-7] => pe:MAC_1_to_20:2:mac.im[-7]
IFMAP[2][-6] => pe:MAC_1_to_20:2:mac.im[-6]
IFMAP[2][-5] => pe:MAC_1_to_20:2:mac.im[-5]
IFMAP[2][-4] => pe:MAC_1_to_20:2:mac.im[-4]
IFMAP[2][-3] => pe:MAC_1_to_20:2:mac.im[-3]
IFMAP[2][-2] => pe:MAC_1_to_20:2:mac.im[-2]
IFMAP[2][-1] => pe:MAC_1_to_20:2:mac.im[-1]
IFMAP[2][0] => pe:MAC_1_to_20:2:mac.im[0]
IFMAP[2][1] => pe:MAC_1_to_20:2:mac.im[1]
IFMAP[2][2] => pe:MAC_1_to_20:2:mac.im[2]
IFMAP[2][3] => pe:MAC_1_to_20:2:mac.im[3]
IFMAP[2][4] => pe:MAC_1_to_20:2:mac.im[4]
IFMAP[2][5] => pe:MAC_1_to_20:2:mac.im[5]
IFMAP[2][6] => pe:MAC_1_to_20:2:mac.im[6]
IFMAP[2][7] => pe:MAC_1_to_20:2:mac.im[7]
IFMAP[1][-8] => pe:MAC_1_to_20:1:mac.im[-8]
IFMAP[1][-7] => pe:MAC_1_to_20:1:mac.im[-7]
IFMAP[1][-6] => pe:MAC_1_to_20:1:mac.im[-6]
IFMAP[1][-5] => pe:MAC_1_to_20:1:mac.im[-5]
IFMAP[1][-4] => pe:MAC_1_to_20:1:mac.im[-4]
IFMAP[1][-3] => pe:MAC_1_to_20:1:mac.im[-3]
IFMAP[1][-2] => pe:MAC_1_to_20:1:mac.im[-2]
IFMAP[1][-1] => pe:MAC_1_to_20:1:mac.im[-1]
IFMAP[1][0] => pe:MAC_1_to_20:1:mac.im[0]
IFMAP[1][1] => pe:MAC_1_to_20:1:mac.im[1]
IFMAP[1][2] => pe:MAC_1_to_20:1:mac.im[2]
IFMAP[1][3] => pe:MAC_1_to_20:1:mac.im[3]
IFMAP[1][4] => pe:MAC_1_to_20:1:mac.im[4]
IFMAP[1][5] => pe:MAC_1_to_20:1:mac.im[5]
IFMAP[1][6] => pe:MAC_1_to_20:1:mac.im[6]
IFMAP[1][7] => pe:MAC_1_to_20:1:mac.im[7]
IFMAP[0][-8] => pe:MAC_1_to_20:0:mac.im[-8]
IFMAP[0][-7] => pe:MAC_1_to_20:0:mac.im[-7]
IFMAP[0][-6] => pe:MAC_1_to_20:0:mac.im[-6]
IFMAP[0][-5] => pe:MAC_1_to_20:0:mac.im[-5]
IFMAP[0][-4] => pe:MAC_1_to_20:0:mac.im[-4]
IFMAP[0][-3] => pe:MAC_1_to_20:0:mac.im[-3]
IFMAP[0][-2] => pe:MAC_1_to_20:0:mac.im[-2]
IFMAP[0][-1] => pe:MAC_1_to_20:0:mac.im[-1]
IFMAP[0][0] => pe:MAC_1_to_20:0:mac.im[0]
IFMAP[0][1] => pe:MAC_1_to_20:0:mac.im[1]
IFMAP[0][2] => pe:MAC_1_to_20:0:mac.im[2]
IFMAP[0][3] => pe:MAC_1_to_20:0:mac.im[3]
IFMAP[0][4] => pe:MAC_1_to_20:0:mac.im[4]
IFMAP[0][5] => pe:MAC_1_to_20:0:mac.im[5]
IFMAP[0][6] => pe:MAC_1_to_20:0:mac.im[6]
IFMAP[0][7] => pe:MAC_1_to_20:0:mac.im[7]
WEIGHTS[19][-8] => pe:MAC_1_to_20:19:mac.k[-8]
WEIGHTS[19][-7] => pe:MAC_1_to_20:19:mac.k[-7]
WEIGHTS[19][-6] => pe:MAC_1_to_20:19:mac.k[-6]
WEIGHTS[19][-5] => pe:MAC_1_to_20:19:mac.k[-5]
WEIGHTS[19][-4] => pe:MAC_1_to_20:19:mac.k[-4]
WEIGHTS[19][-3] => pe:MAC_1_to_20:19:mac.k[-3]
WEIGHTS[19][-2] => pe:MAC_1_to_20:19:mac.k[-2]
WEIGHTS[19][-1] => pe:MAC_1_to_20:19:mac.k[-1]
WEIGHTS[19][0] => pe:MAC_1_to_20:19:mac.k[0]
WEIGHTS[19][1] => pe:MAC_1_to_20:19:mac.k[1]
WEIGHTS[19][2] => pe:MAC_1_to_20:19:mac.k[2]
WEIGHTS[19][3] => pe:MAC_1_to_20:19:mac.k[3]
WEIGHTS[19][4] => pe:MAC_1_to_20:19:mac.k[4]
WEIGHTS[19][5] => pe:MAC_1_to_20:19:mac.k[5]
WEIGHTS[19][6] => pe:MAC_1_to_20:19:mac.k[6]
WEIGHTS[19][7] => pe:MAC_1_to_20:19:mac.k[7]
WEIGHTS[18][-8] => pe:MAC_1_to_20:18:mac.k[-8]
WEIGHTS[18][-7] => pe:MAC_1_to_20:18:mac.k[-7]
WEIGHTS[18][-6] => pe:MAC_1_to_20:18:mac.k[-6]
WEIGHTS[18][-5] => pe:MAC_1_to_20:18:mac.k[-5]
WEIGHTS[18][-4] => pe:MAC_1_to_20:18:mac.k[-4]
WEIGHTS[18][-3] => pe:MAC_1_to_20:18:mac.k[-3]
WEIGHTS[18][-2] => pe:MAC_1_to_20:18:mac.k[-2]
WEIGHTS[18][-1] => pe:MAC_1_to_20:18:mac.k[-1]
WEIGHTS[18][0] => pe:MAC_1_to_20:18:mac.k[0]
WEIGHTS[18][1] => pe:MAC_1_to_20:18:mac.k[1]
WEIGHTS[18][2] => pe:MAC_1_to_20:18:mac.k[2]
WEIGHTS[18][3] => pe:MAC_1_to_20:18:mac.k[3]
WEIGHTS[18][4] => pe:MAC_1_to_20:18:mac.k[4]
WEIGHTS[18][5] => pe:MAC_1_to_20:18:mac.k[5]
WEIGHTS[18][6] => pe:MAC_1_to_20:18:mac.k[6]
WEIGHTS[18][7] => pe:MAC_1_to_20:18:mac.k[7]
WEIGHTS[17][-8] => pe:MAC_1_to_20:17:mac.k[-8]
WEIGHTS[17][-7] => pe:MAC_1_to_20:17:mac.k[-7]
WEIGHTS[17][-6] => pe:MAC_1_to_20:17:mac.k[-6]
WEIGHTS[17][-5] => pe:MAC_1_to_20:17:mac.k[-5]
WEIGHTS[17][-4] => pe:MAC_1_to_20:17:mac.k[-4]
WEIGHTS[17][-3] => pe:MAC_1_to_20:17:mac.k[-3]
WEIGHTS[17][-2] => pe:MAC_1_to_20:17:mac.k[-2]
WEIGHTS[17][-1] => pe:MAC_1_to_20:17:mac.k[-1]
WEIGHTS[17][0] => pe:MAC_1_to_20:17:mac.k[0]
WEIGHTS[17][1] => pe:MAC_1_to_20:17:mac.k[1]
WEIGHTS[17][2] => pe:MAC_1_to_20:17:mac.k[2]
WEIGHTS[17][3] => pe:MAC_1_to_20:17:mac.k[3]
WEIGHTS[17][4] => pe:MAC_1_to_20:17:mac.k[4]
WEIGHTS[17][5] => pe:MAC_1_to_20:17:mac.k[5]
WEIGHTS[17][6] => pe:MAC_1_to_20:17:mac.k[6]
WEIGHTS[17][7] => pe:MAC_1_to_20:17:mac.k[7]
WEIGHTS[16][-8] => pe:MAC_1_to_20:16:mac.k[-8]
WEIGHTS[16][-7] => pe:MAC_1_to_20:16:mac.k[-7]
WEIGHTS[16][-6] => pe:MAC_1_to_20:16:mac.k[-6]
WEIGHTS[16][-5] => pe:MAC_1_to_20:16:mac.k[-5]
WEIGHTS[16][-4] => pe:MAC_1_to_20:16:mac.k[-4]
WEIGHTS[16][-3] => pe:MAC_1_to_20:16:mac.k[-3]
WEIGHTS[16][-2] => pe:MAC_1_to_20:16:mac.k[-2]
WEIGHTS[16][-1] => pe:MAC_1_to_20:16:mac.k[-1]
WEIGHTS[16][0] => pe:MAC_1_to_20:16:mac.k[0]
WEIGHTS[16][1] => pe:MAC_1_to_20:16:mac.k[1]
WEIGHTS[16][2] => pe:MAC_1_to_20:16:mac.k[2]
WEIGHTS[16][3] => pe:MAC_1_to_20:16:mac.k[3]
WEIGHTS[16][4] => pe:MAC_1_to_20:16:mac.k[4]
WEIGHTS[16][5] => pe:MAC_1_to_20:16:mac.k[5]
WEIGHTS[16][6] => pe:MAC_1_to_20:16:mac.k[6]
WEIGHTS[16][7] => pe:MAC_1_to_20:16:mac.k[7]
WEIGHTS[15][-8] => pe:MAC_1_to_20:15:mac.k[-8]
WEIGHTS[15][-7] => pe:MAC_1_to_20:15:mac.k[-7]
WEIGHTS[15][-6] => pe:MAC_1_to_20:15:mac.k[-6]
WEIGHTS[15][-5] => pe:MAC_1_to_20:15:mac.k[-5]
WEIGHTS[15][-4] => pe:MAC_1_to_20:15:mac.k[-4]
WEIGHTS[15][-3] => pe:MAC_1_to_20:15:mac.k[-3]
WEIGHTS[15][-2] => pe:MAC_1_to_20:15:mac.k[-2]
WEIGHTS[15][-1] => pe:MAC_1_to_20:15:mac.k[-1]
WEIGHTS[15][0] => pe:MAC_1_to_20:15:mac.k[0]
WEIGHTS[15][1] => pe:MAC_1_to_20:15:mac.k[1]
WEIGHTS[15][2] => pe:MAC_1_to_20:15:mac.k[2]
WEIGHTS[15][3] => pe:MAC_1_to_20:15:mac.k[3]
WEIGHTS[15][4] => pe:MAC_1_to_20:15:mac.k[4]
WEIGHTS[15][5] => pe:MAC_1_to_20:15:mac.k[5]
WEIGHTS[15][6] => pe:MAC_1_to_20:15:mac.k[6]
WEIGHTS[15][7] => pe:MAC_1_to_20:15:mac.k[7]
WEIGHTS[14][-8] => pe:MAC_1_to_20:14:mac.k[-8]
WEIGHTS[14][-7] => pe:MAC_1_to_20:14:mac.k[-7]
WEIGHTS[14][-6] => pe:MAC_1_to_20:14:mac.k[-6]
WEIGHTS[14][-5] => pe:MAC_1_to_20:14:mac.k[-5]
WEIGHTS[14][-4] => pe:MAC_1_to_20:14:mac.k[-4]
WEIGHTS[14][-3] => pe:MAC_1_to_20:14:mac.k[-3]
WEIGHTS[14][-2] => pe:MAC_1_to_20:14:mac.k[-2]
WEIGHTS[14][-1] => pe:MAC_1_to_20:14:mac.k[-1]
WEIGHTS[14][0] => pe:MAC_1_to_20:14:mac.k[0]
WEIGHTS[14][1] => pe:MAC_1_to_20:14:mac.k[1]
WEIGHTS[14][2] => pe:MAC_1_to_20:14:mac.k[2]
WEIGHTS[14][3] => pe:MAC_1_to_20:14:mac.k[3]
WEIGHTS[14][4] => pe:MAC_1_to_20:14:mac.k[4]
WEIGHTS[14][5] => pe:MAC_1_to_20:14:mac.k[5]
WEIGHTS[14][6] => pe:MAC_1_to_20:14:mac.k[6]
WEIGHTS[14][7] => pe:MAC_1_to_20:14:mac.k[7]
WEIGHTS[13][-8] => pe:MAC_1_to_20:13:mac.k[-8]
WEIGHTS[13][-7] => pe:MAC_1_to_20:13:mac.k[-7]
WEIGHTS[13][-6] => pe:MAC_1_to_20:13:mac.k[-6]
WEIGHTS[13][-5] => pe:MAC_1_to_20:13:mac.k[-5]
WEIGHTS[13][-4] => pe:MAC_1_to_20:13:mac.k[-4]
WEIGHTS[13][-3] => pe:MAC_1_to_20:13:mac.k[-3]
WEIGHTS[13][-2] => pe:MAC_1_to_20:13:mac.k[-2]
WEIGHTS[13][-1] => pe:MAC_1_to_20:13:mac.k[-1]
WEIGHTS[13][0] => pe:MAC_1_to_20:13:mac.k[0]
WEIGHTS[13][1] => pe:MAC_1_to_20:13:mac.k[1]
WEIGHTS[13][2] => pe:MAC_1_to_20:13:mac.k[2]
WEIGHTS[13][3] => pe:MAC_1_to_20:13:mac.k[3]
WEIGHTS[13][4] => pe:MAC_1_to_20:13:mac.k[4]
WEIGHTS[13][5] => pe:MAC_1_to_20:13:mac.k[5]
WEIGHTS[13][6] => pe:MAC_1_to_20:13:mac.k[6]
WEIGHTS[13][7] => pe:MAC_1_to_20:13:mac.k[7]
WEIGHTS[12][-8] => pe:MAC_1_to_20:12:mac.k[-8]
WEIGHTS[12][-7] => pe:MAC_1_to_20:12:mac.k[-7]
WEIGHTS[12][-6] => pe:MAC_1_to_20:12:mac.k[-6]
WEIGHTS[12][-5] => pe:MAC_1_to_20:12:mac.k[-5]
WEIGHTS[12][-4] => pe:MAC_1_to_20:12:mac.k[-4]
WEIGHTS[12][-3] => pe:MAC_1_to_20:12:mac.k[-3]
WEIGHTS[12][-2] => pe:MAC_1_to_20:12:mac.k[-2]
WEIGHTS[12][-1] => pe:MAC_1_to_20:12:mac.k[-1]
WEIGHTS[12][0] => pe:MAC_1_to_20:12:mac.k[0]
WEIGHTS[12][1] => pe:MAC_1_to_20:12:mac.k[1]
WEIGHTS[12][2] => pe:MAC_1_to_20:12:mac.k[2]
WEIGHTS[12][3] => pe:MAC_1_to_20:12:mac.k[3]
WEIGHTS[12][4] => pe:MAC_1_to_20:12:mac.k[4]
WEIGHTS[12][5] => pe:MAC_1_to_20:12:mac.k[5]
WEIGHTS[12][6] => pe:MAC_1_to_20:12:mac.k[6]
WEIGHTS[12][7] => pe:MAC_1_to_20:12:mac.k[7]
WEIGHTS[11][-8] => pe:MAC_1_to_20:11:mac.k[-8]
WEIGHTS[11][-7] => pe:MAC_1_to_20:11:mac.k[-7]
WEIGHTS[11][-6] => pe:MAC_1_to_20:11:mac.k[-6]
WEIGHTS[11][-5] => pe:MAC_1_to_20:11:mac.k[-5]
WEIGHTS[11][-4] => pe:MAC_1_to_20:11:mac.k[-4]
WEIGHTS[11][-3] => pe:MAC_1_to_20:11:mac.k[-3]
WEIGHTS[11][-2] => pe:MAC_1_to_20:11:mac.k[-2]
WEIGHTS[11][-1] => pe:MAC_1_to_20:11:mac.k[-1]
WEIGHTS[11][0] => pe:MAC_1_to_20:11:mac.k[0]
WEIGHTS[11][1] => pe:MAC_1_to_20:11:mac.k[1]
WEIGHTS[11][2] => pe:MAC_1_to_20:11:mac.k[2]
WEIGHTS[11][3] => pe:MAC_1_to_20:11:mac.k[3]
WEIGHTS[11][4] => pe:MAC_1_to_20:11:mac.k[4]
WEIGHTS[11][5] => pe:MAC_1_to_20:11:mac.k[5]
WEIGHTS[11][6] => pe:MAC_1_to_20:11:mac.k[6]
WEIGHTS[11][7] => pe:MAC_1_to_20:11:mac.k[7]
WEIGHTS[10][-8] => pe:MAC_1_to_20:10:mac.k[-8]
WEIGHTS[10][-7] => pe:MAC_1_to_20:10:mac.k[-7]
WEIGHTS[10][-6] => pe:MAC_1_to_20:10:mac.k[-6]
WEIGHTS[10][-5] => pe:MAC_1_to_20:10:mac.k[-5]
WEIGHTS[10][-4] => pe:MAC_1_to_20:10:mac.k[-4]
WEIGHTS[10][-3] => pe:MAC_1_to_20:10:mac.k[-3]
WEIGHTS[10][-2] => pe:MAC_1_to_20:10:mac.k[-2]
WEIGHTS[10][-1] => pe:MAC_1_to_20:10:mac.k[-1]
WEIGHTS[10][0] => pe:MAC_1_to_20:10:mac.k[0]
WEIGHTS[10][1] => pe:MAC_1_to_20:10:mac.k[1]
WEIGHTS[10][2] => pe:MAC_1_to_20:10:mac.k[2]
WEIGHTS[10][3] => pe:MAC_1_to_20:10:mac.k[3]
WEIGHTS[10][4] => pe:MAC_1_to_20:10:mac.k[4]
WEIGHTS[10][5] => pe:MAC_1_to_20:10:mac.k[5]
WEIGHTS[10][6] => pe:MAC_1_to_20:10:mac.k[6]
WEIGHTS[10][7] => pe:MAC_1_to_20:10:mac.k[7]
WEIGHTS[9][-8] => pe:MAC_1_to_20:9:mac.k[-8]
WEIGHTS[9][-7] => pe:MAC_1_to_20:9:mac.k[-7]
WEIGHTS[9][-6] => pe:MAC_1_to_20:9:mac.k[-6]
WEIGHTS[9][-5] => pe:MAC_1_to_20:9:mac.k[-5]
WEIGHTS[9][-4] => pe:MAC_1_to_20:9:mac.k[-4]
WEIGHTS[9][-3] => pe:MAC_1_to_20:9:mac.k[-3]
WEIGHTS[9][-2] => pe:MAC_1_to_20:9:mac.k[-2]
WEIGHTS[9][-1] => pe:MAC_1_to_20:9:mac.k[-1]
WEIGHTS[9][0] => pe:MAC_1_to_20:9:mac.k[0]
WEIGHTS[9][1] => pe:MAC_1_to_20:9:mac.k[1]
WEIGHTS[9][2] => pe:MAC_1_to_20:9:mac.k[2]
WEIGHTS[9][3] => pe:MAC_1_to_20:9:mac.k[3]
WEIGHTS[9][4] => pe:MAC_1_to_20:9:mac.k[4]
WEIGHTS[9][5] => pe:MAC_1_to_20:9:mac.k[5]
WEIGHTS[9][6] => pe:MAC_1_to_20:9:mac.k[6]
WEIGHTS[9][7] => pe:MAC_1_to_20:9:mac.k[7]
WEIGHTS[8][-8] => pe:MAC_1_to_20:8:mac.k[-8]
WEIGHTS[8][-7] => pe:MAC_1_to_20:8:mac.k[-7]
WEIGHTS[8][-6] => pe:MAC_1_to_20:8:mac.k[-6]
WEIGHTS[8][-5] => pe:MAC_1_to_20:8:mac.k[-5]
WEIGHTS[8][-4] => pe:MAC_1_to_20:8:mac.k[-4]
WEIGHTS[8][-3] => pe:MAC_1_to_20:8:mac.k[-3]
WEIGHTS[8][-2] => pe:MAC_1_to_20:8:mac.k[-2]
WEIGHTS[8][-1] => pe:MAC_1_to_20:8:mac.k[-1]
WEIGHTS[8][0] => pe:MAC_1_to_20:8:mac.k[0]
WEIGHTS[8][1] => pe:MAC_1_to_20:8:mac.k[1]
WEIGHTS[8][2] => pe:MAC_1_to_20:8:mac.k[2]
WEIGHTS[8][3] => pe:MAC_1_to_20:8:mac.k[3]
WEIGHTS[8][4] => pe:MAC_1_to_20:8:mac.k[4]
WEIGHTS[8][5] => pe:MAC_1_to_20:8:mac.k[5]
WEIGHTS[8][6] => pe:MAC_1_to_20:8:mac.k[6]
WEIGHTS[8][7] => pe:MAC_1_to_20:8:mac.k[7]
WEIGHTS[7][-8] => pe:MAC_1_to_20:7:mac.k[-8]
WEIGHTS[7][-7] => pe:MAC_1_to_20:7:mac.k[-7]
WEIGHTS[7][-6] => pe:MAC_1_to_20:7:mac.k[-6]
WEIGHTS[7][-5] => pe:MAC_1_to_20:7:mac.k[-5]
WEIGHTS[7][-4] => pe:MAC_1_to_20:7:mac.k[-4]
WEIGHTS[7][-3] => pe:MAC_1_to_20:7:mac.k[-3]
WEIGHTS[7][-2] => pe:MAC_1_to_20:7:mac.k[-2]
WEIGHTS[7][-1] => pe:MAC_1_to_20:7:mac.k[-1]
WEIGHTS[7][0] => pe:MAC_1_to_20:7:mac.k[0]
WEIGHTS[7][1] => pe:MAC_1_to_20:7:mac.k[1]
WEIGHTS[7][2] => pe:MAC_1_to_20:7:mac.k[2]
WEIGHTS[7][3] => pe:MAC_1_to_20:7:mac.k[3]
WEIGHTS[7][4] => pe:MAC_1_to_20:7:mac.k[4]
WEIGHTS[7][5] => pe:MAC_1_to_20:7:mac.k[5]
WEIGHTS[7][6] => pe:MAC_1_to_20:7:mac.k[6]
WEIGHTS[7][7] => pe:MAC_1_to_20:7:mac.k[7]
WEIGHTS[6][-8] => pe:MAC_1_to_20:6:mac.k[-8]
WEIGHTS[6][-7] => pe:MAC_1_to_20:6:mac.k[-7]
WEIGHTS[6][-6] => pe:MAC_1_to_20:6:mac.k[-6]
WEIGHTS[6][-5] => pe:MAC_1_to_20:6:mac.k[-5]
WEIGHTS[6][-4] => pe:MAC_1_to_20:6:mac.k[-4]
WEIGHTS[6][-3] => pe:MAC_1_to_20:6:mac.k[-3]
WEIGHTS[6][-2] => pe:MAC_1_to_20:6:mac.k[-2]
WEIGHTS[6][-1] => pe:MAC_1_to_20:6:mac.k[-1]
WEIGHTS[6][0] => pe:MAC_1_to_20:6:mac.k[0]
WEIGHTS[6][1] => pe:MAC_1_to_20:6:mac.k[1]
WEIGHTS[6][2] => pe:MAC_1_to_20:6:mac.k[2]
WEIGHTS[6][3] => pe:MAC_1_to_20:6:mac.k[3]
WEIGHTS[6][4] => pe:MAC_1_to_20:6:mac.k[4]
WEIGHTS[6][5] => pe:MAC_1_to_20:6:mac.k[5]
WEIGHTS[6][6] => pe:MAC_1_to_20:6:mac.k[6]
WEIGHTS[6][7] => pe:MAC_1_to_20:6:mac.k[7]
WEIGHTS[5][-8] => pe:MAC_1_to_20:5:mac.k[-8]
WEIGHTS[5][-7] => pe:MAC_1_to_20:5:mac.k[-7]
WEIGHTS[5][-6] => pe:MAC_1_to_20:5:mac.k[-6]
WEIGHTS[5][-5] => pe:MAC_1_to_20:5:mac.k[-5]
WEIGHTS[5][-4] => pe:MAC_1_to_20:5:mac.k[-4]
WEIGHTS[5][-3] => pe:MAC_1_to_20:5:mac.k[-3]
WEIGHTS[5][-2] => pe:MAC_1_to_20:5:mac.k[-2]
WEIGHTS[5][-1] => pe:MAC_1_to_20:5:mac.k[-1]
WEIGHTS[5][0] => pe:MAC_1_to_20:5:mac.k[0]
WEIGHTS[5][1] => pe:MAC_1_to_20:5:mac.k[1]
WEIGHTS[5][2] => pe:MAC_1_to_20:5:mac.k[2]
WEIGHTS[5][3] => pe:MAC_1_to_20:5:mac.k[3]
WEIGHTS[5][4] => pe:MAC_1_to_20:5:mac.k[4]
WEIGHTS[5][5] => pe:MAC_1_to_20:5:mac.k[5]
WEIGHTS[5][6] => pe:MAC_1_to_20:5:mac.k[6]
WEIGHTS[5][7] => pe:MAC_1_to_20:5:mac.k[7]
WEIGHTS[4][-8] => pe:MAC_1_to_20:4:mac.k[-8]
WEIGHTS[4][-7] => pe:MAC_1_to_20:4:mac.k[-7]
WEIGHTS[4][-6] => pe:MAC_1_to_20:4:mac.k[-6]
WEIGHTS[4][-5] => pe:MAC_1_to_20:4:mac.k[-5]
WEIGHTS[4][-4] => pe:MAC_1_to_20:4:mac.k[-4]
WEIGHTS[4][-3] => pe:MAC_1_to_20:4:mac.k[-3]
WEIGHTS[4][-2] => pe:MAC_1_to_20:4:mac.k[-2]
WEIGHTS[4][-1] => pe:MAC_1_to_20:4:mac.k[-1]
WEIGHTS[4][0] => pe:MAC_1_to_20:4:mac.k[0]
WEIGHTS[4][1] => pe:MAC_1_to_20:4:mac.k[1]
WEIGHTS[4][2] => pe:MAC_1_to_20:4:mac.k[2]
WEIGHTS[4][3] => pe:MAC_1_to_20:4:mac.k[3]
WEIGHTS[4][4] => pe:MAC_1_to_20:4:mac.k[4]
WEIGHTS[4][5] => pe:MAC_1_to_20:4:mac.k[5]
WEIGHTS[4][6] => pe:MAC_1_to_20:4:mac.k[6]
WEIGHTS[4][7] => pe:MAC_1_to_20:4:mac.k[7]
WEIGHTS[3][-8] => pe:MAC_1_to_20:3:mac.k[-8]
WEIGHTS[3][-7] => pe:MAC_1_to_20:3:mac.k[-7]
WEIGHTS[3][-6] => pe:MAC_1_to_20:3:mac.k[-6]
WEIGHTS[3][-5] => pe:MAC_1_to_20:3:mac.k[-5]
WEIGHTS[3][-4] => pe:MAC_1_to_20:3:mac.k[-4]
WEIGHTS[3][-3] => pe:MAC_1_to_20:3:mac.k[-3]
WEIGHTS[3][-2] => pe:MAC_1_to_20:3:mac.k[-2]
WEIGHTS[3][-1] => pe:MAC_1_to_20:3:mac.k[-1]
WEIGHTS[3][0] => pe:MAC_1_to_20:3:mac.k[0]
WEIGHTS[3][1] => pe:MAC_1_to_20:3:mac.k[1]
WEIGHTS[3][2] => pe:MAC_1_to_20:3:mac.k[2]
WEIGHTS[3][3] => pe:MAC_1_to_20:3:mac.k[3]
WEIGHTS[3][4] => pe:MAC_1_to_20:3:mac.k[4]
WEIGHTS[3][5] => pe:MAC_1_to_20:3:mac.k[5]
WEIGHTS[3][6] => pe:MAC_1_to_20:3:mac.k[6]
WEIGHTS[3][7] => pe:MAC_1_to_20:3:mac.k[7]
WEIGHTS[2][-8] => pe:MAC_1_to_20:2:mac.k[-8]
WEIGHTS[2][-7] => pe:MAC_1_to_20:2:mac.k[-7]
WEIGHTS[2][-6] => pe:MAC_1_to_20:2:mac.k[-6]
WEIGHTS[2][-5] => pe:MAC_1_to_20:2:mac.k[-5]
WEIGHTS[2][-4] => pe:MAC_1_to_20:2:mac.k[-4]
WEIGHTS[2][-3] => pe:MAC_1_to_20:2:mac.k[-3]
WEIGHTS[2][-2] => pe:MAC_1_to_20:2:mac.k[-2]
WEIGHTS[2][-1] => pe:MAC_1_to_20:2:mac.k[-1]
WEIGHTS[2][0] => pe:MAC_1_to_20:2:mac.k[0]
WEIGHTS[2][1] => pe:MAC_1_to_20:2:mac.k[1]
WEIGHTS[2][2] => pe:MAC_1_to_20:2:mac.k[2]
WEIGHTS[2][3] => pe:MAC_1_to_20:2:mac.k[3]
WEIGHTS[2][4] => pe:MAC_1_to_20:2:mac.k[4]
WEIGHTS[2][5] => pe:MAC_1_to_20:2:mac.k[5]
WEIGHTS[2][6] => pe:MAC_1_to_20:2:mac.k[6]
WEIGHTS[2][7] => pe:MAC_1_to_20:2:mac.k[7]
WEIGHTS[1][-8] => pe:MAC_1_to_20:1:mac.k[-8]
WEIGHTS[1][-7] => pe:MAC_1_to_20:1:mac.k[-7]
WEIGHTS[1][-6] => pe:MAC_1_to_20:1:mac.k[-6]
WEIGHTS[1][-5] => pe:MAC_1_to_20:1:mac.k[-5]
WEIGHTS[1][-4] => pe:MAC_1_to_20:1:mac.k[-4]
WEIGHTS[1][-3] => pe:MAC_1_to_20:1:mac.k[-3]
WEIGHTS[1][-2] => pe:MAC_1_to_20:1:mac.k[-2]
WEIGHTS[1][-1] => pe:MAC_1_to_20:1:mac.k[-1]
WEIGHTS[1][0] => pe:MAC_1_to_20:1:mac.k[0]
WEIGHTS[1][1] => pe:MAC_1_to_20:1:mac.k[1]
WEIGHTS[1][2] => pe:MAC_1_to_20:1:mac.k[2]
WEIGHTS[1][3] => pe:MAC_1_to_20:1:mac.k[3]
WEIGHTS[1][4] => pe:MAC_1_to_20:1:mac.k[4]
WEIGHTS[1][5] => pe:MAC_1_to_20:1:mac.k[5]
WEIGHTS[1][6] => pe:MAC_1_to_20:1:mac.k[6]
WEIGHTS[1][7] => pe:MAC_1_to_20:1:mac.k[7]
WEIGHTS[0][-8] => pe:MAC_1_to_20:0:mac.k[-8]
WEIGHTS[0][-7] => pe:MAC_1_to_20:0:mac.k[-7]
WEIGHTS[0][-6] => pe:MAC_1_to_20:0:mac.k[-6]
WEIGHTS[0][-5] => pe:MAC_1_to_20:0:mac.k[-5]
WEIGHTS[0][-4] => pe:MAC_1_to_20:0:mac.k[-4]
WEIGHTS[0][-3] => pe:MAC_1_to_20:0:mac.k[-3]
WEIGHTS[0][-2] => pe:MAC_1_to_20:0:mac.k[-2]
WEIGHTS[0][-1] => pe:MAC_1_to_20:0:mac.k[-1]
WEIGHTS[0][0] => pe:MAC_1_to_20:0:mac.k[0]
WEIGHTS[0][1] => pe:MAC_1_to_20:0:mac.k[1]
WEIGHTS[0][2] => pe:MAC_1_to_20:0:mac.k[2]
WEIGHTS[0][3] => pe:MAC_1_to_20:0:mac.k[3]
WEIGHTS[0][4] => pe:MAC_1_to_20:0:mac.k[4]
WEIGHTS[0][5] => pe:MAC_1_to_20:0:mac.k[5]
WEIGHTS[0][6] => pe:MAC_1_to_20:0:mac.k[6]
WEIGHTS[0][7] => pe:MAC_1_to_20:0:mac.k[7]
OFMAP[19][-8] <= pe:MAC_1_to_20:19:mac.psum[-8]
OFMAP[19][-7] <= pe:MAC_1_to_20:19:mac.psum[-7]
OFMAP[19][-6] <= pe:MAC_1_to_20:19:mac.psum[-6]
OFMAP[19][-5] <= pe:MAC_1_to_20:19:mac.psum[-5]
OFMAP[19][-4] <= pe:MAC_1_to_20:19:mac.psum[-4]
OFMAP[19][-3] <= pe:MAC_1_to_20:19:mac.psum[-3]
OFMAP[19][-2] <= pe:MAC_1_to_20:19:mac.psum[-2]
OFMAP[19][-1] <= pe:MAC_1_to_20:19:mac.psum[-1]
OFMAP[19][0] <= pe:MAC_1_to_20:19:mac.psum[0]
OFMAP[19][1] <= pe:MAC_1_to_20:19:mac.psum[1]
OFMAP[19][2] <= pe:MAC_1_to_20:19:mac.psum[2]
OFMAP[19][3] <= pe:MAC_1_to_20:19:mac.psum[3]
OFMAP[19][4] <= pe:MAC_1_to_20:19:mac.psum[4]
OFMAP[19][5] <= pe:MAC_1_to_20:19:mac.psum[5]
OFMAP[19][6] <= pe:MAC_1_to_20:19:mac.psum[6]
OFMAP[19][7] <= pe:MAC_1_to_20:19:mac.psum[7]
OFMAP[18][-8] <= pe:MAC_1_to_20:18:mac.psum[-8]
OFMAP[18][-7] <= pe:MAC_1_to_20:18:mac.psum[-7]
OFMAP[18][-6] <= pe:MAC_1_to_20:18:mac.psum[-6]
OFMAP[18][-5] <= pe:MAC_1_to_20:18:mac.psum[-5]
OFMAP[18][-4] <= pe:MAC_1_to_20:18:mac.psum[-4]
OFMAP[18][-3] <= pe:MAC_1_to_20:18:mac.psum[-3]
OFMAP[18][-2] <= pe:MAC_1_to_20:18:mac.psum[-2]
OFMAP[18][-1] <= pe:MAC_1_to_20:18:mac.psum[-1]
OFMAP[18][0] <= pe:MAC_1_to_20:18:mac.psum[0]
OFMAP[18][1] <= pe:MAC_1_to_20:18:mac.psum[1]
OFMAP[18][2] <= pe:MAC_1_to_20:18:mac.psum[2]
OFMAP[18][3] <= pe:MAC_1_to_20:18:mac.psum[3]
OFMAP[18][4] <= pe:MAC_1_to_20:18:mac.psum[4]
OFMAP[18][5] <= pe:MAC_1_to_20:18:mac.psum[5]
OFMAP[18][6] <= pe:MAC_1_to_20:18:mac.psum[6]
OFMAP[18][7] <= pe:MAC_1_to_20:18:mac.psum[7]
OFMAP[17][-8] <= pe:MAC_1_to_20:17:mac.psum[-8]
OFMAP[17][-7] <= pe:MAC_1_to_20:17:mac.psum[-7]
OFMAP[17][-6] <= pe:MAC_1_to_20:17:mac.psum[-6]
OFMAP[17][-5] <= pe:MAC_1_to_20:17:mac.psum[-5]
OFMAP[17][-4] <= pe:MAC_1_to_20:17:mac.psum[-4]
OFMAP[17][-3] <= pe:MAC_1_to_20:17:mac.psum[-3]
OFMAP[17][-2] <= pe:MAC_1_to_20:17:mac.psum[-2]
OFMAP[17][-1] <= pe:MAC_1_to_20:17:mac.psum[-1]
OFMAP[17][0] <= pe:MAC_1_to_20:17:mac.psum[0]
OFMAP[17][1] <= pe:MAC_1_to_20:17:mac.psum[1]
OFMAP[17][2] <= pe:MAC_1_to_20:17:mac.psum[2]
OFMAP[17][3] <= pe:MAC_1_to_20:17:mac.psum[3]
OFMAP[17][4] <= pe:MAC_1_to_20:17:mac.psum[4]
OFMAP[17][5] <= pe:MAC_1_to_20:17:mac.psum[5]
OFMAP[17][6] <= pe:MAC_1_to_20:17:mac.psum[6]
OFMAP[17][7] <= pe:MAC_1_to_20:17:mac.psum[7]
OFMAP[16][-8] <= pe:MAC_1_to_20:16:mac.psum[-8]
OFMAP[16][-7] <= pe:MAC_1_to_20:16:mac.psum[-7]
OFMAP[16][-6] <= pe:MAC_1_to_20:16:mac.psum[-6]
OFMAP[16][-5] <= pe:MAC_1_to_20:16:mac.psum[-5]
OFMAP[16][-4] <= pe:MAC_1_to_20:16:mac.psum[-4]
OFMAP[16][-3] <= pe:MAC_1_to_20:16:mac.psum[-3]
OFMAP[16][-2] <= pe:MAC_1_to_20:16:mac.psum[-2]
OFMAP[16][-1] <= pe:MAC_1_to_20:16:mac.psum[-1]
OFMAP[16][0] <= pe:MAC_1_to_20:16:mac.psum[0]
OFMAP[16][1] <= pe:MAC_1_to_20:16:mac.psum[1]
OFMAP[16][2] <= pe:MAC_1_to_20:16:mac.psum[2]
OFMAP[16][3] <= pe:MAC_1_to_20:16:mac.psum[3]
OFMAP[16][4] <= pe:MAC_1_to_20:16:mac.psum[4]
OFMAP[16][5] <= pe:MAC_1_to_20:16:mac.psum[5]
OFMAP[16][6] <= pe:MAC_1_to_20:16:mac.psum[6]
OFMAP[16][7] <= pe:MAC_1_to_20:16:mac.psum[7]
OFMAP[15][-8] <= pe:MAC_1_to_20:15:mac.psum[-8]
OFMAP[15][-7] <= pe:MAC_1_to_20:15:mac.psum[-7]
OFMAP[15][-6] <= pe:MAC_1_to_20:15:mac.psum[-6]
OFMAP[15][-5] <= pe:MAC_1_to_20:15:mac.psum[-5]
OFMAP[15][-4] <= pe:MAC_1_to_20:15:mac.psum[-4]
OFMAP[15][-3] <= pe:MAC_1_to_20:15:mac.psum[-3]
OFMAP[15][-2] <= pe:MAC_1_to_20:15:mac.psum[-2]
OFMAP[15][-1] <= pe:MAC_1_to_20:15:mac.psum[-1]
OFMAP[15][0] <= pe:MAC_1_to_20:15:mac.psum[0]
OFMAP[15][1] <= pe:MAC_1_to_20:15:mac.psum[1]
OFMAP[15][2] <= pe:MAC_1_to_20:15:mac.psum[2]
OFMAP[15][3] <= pe:MAC_1_to_20:15:mac.psum[3]
OFMAP[15][4] <= pe:MAC_1_to_20:15:mac.psum[4]
OFMAP[15][5] <= pe:MAC_1_to_20:15:mac.psum[5]
OFMAP[15][6] <= pe:MAC_1_to_20:15:mac.psum[6]
OFMAP[15][7] <= pe:MAC_1_to_20:15:mac.psum[7]
OFMAP[14][-8] <= pe:MAC_1_to_20:14:mac.psum[-8]
OFMAP[14][-7] <= pe:MAC_1_to_20:14:mac.psum[-7]
OFMAP[14][-6] <= pe:MAC_1_to_20:14:mac.psum[-6]
OFMAP[14][-5] <= pe:MAC_1_to_20:14:mac.psum[-5]
OFMAP[14][-4] <= pe:MAC_1_to_20:14:mac.psum[-4]
OFMAP[14][-3] <= pe:MAC_1_to_20:14:mac.psum[-3]
OFMAP[14][-2] <= pe:MAC_1_to_20:14:mac.psum[-2]
OFMAP[14][-1] <= pe:MAC_1_to_20:14:mac.psum[-1]
OFMAP[14][0] <= pe:MAC_1_to_20:14:mac.psum[0]
OFMAP[14][1] <= pe:MAC_1_to_20:14:mac.psum[1]
OFMAP[14][2] <= pe:MAC_1_to_20:14:mac.psum[2]
OFMAP[14][3] <= pe:MAC_1_to_20:14:mac.psum[3]
OFMAP[14][4] <= pe:MAC_1_to_20:14:mac.psum[4]
OFMAP[14][5] <= pe:MAC_1_to_20:14:mac.psum[5]
OFMAP[14][6] <= pe:MAC_1_to_20:14:mac.psum[6]
OFMAP[14][7] <= pe:MAC_1_to_20:14:mac.psum[7]
OFMAP[13][-8] <= pe:MAC_1_to_20:13:mac.psum[-8]
OFMAP[13][-7] <= pe:MAC_1_to_20:13:mac.psum[-7]
OFMAP[13][-6] <= pe:MAC_1_to_20:13:mac.psum[-6]
OFMAP[13][-5] <= pe:MAC_1_to_20:13:mac.psum[-5]
OFMAP[13][-4] <= pe:MAC_1_to_20:13:mac.psum[-4]
OFMAP[13][-3] <= pe:MAC_1_to_20:13:mac.psum[-3]
OFMAP[13][-2] <= pe:MAC_1_to_20:13:mac.psum[-2]
OFMAP[13][-1] <= pe:MAC_1_to_20:13:mac.psum[-1]
OFMAP[13][0] <= pe:MAC_1_to_20:13:mac.psum[0]
OFMAP[13][1] <= pe:MAC_1_to_20:13:mac.psum[1]
OFMAP[13][2] <= pe:MAC_1_to_20:13:mac.psum[2]
OFMAP[13][3] <= pe:MAC_1_to_20:13:mac.psum[3]
OFMAP[13][4] <= pe:MAC_1_to_20:13:mac.psum[4]
OFMAP[13][5] <= pe:MAC_1_to_20:13:mac.psum[5]
OFMAP[13][6] <= pe:MAC_1_to_20:13:mac.psum[6]
OFMAP[13][7] <= pe:MAC_1_to_20:13:mac.psum[7]
OFMAP[12][-8] <= pe:MAC_1_to_20:12:mac.psum[-8]
OFMAP[12][-7] <= pe:MAC_1_to_20:12:mac.psum[-7]
OFMAP[12][-6] <= pe:MAC_1_to_20:12:mac.psum[-6]
OFMAP[12][-5] <= pe:MAC_1_to_20:12:mac.psum[-5]
OFMAP[12][-4] <= pe:MAC_1_to_20:12:mac.psum[-4]
OFMAP[12][-3] <= pe:MAC_1_to_20:12:mac.psum[-3]
OFMAP[12][-2] <= pe:MAC_1_to_20:12:mac.psum[-2]
OFMAP[12][-1] <= pe:MAC_1_to_20:12:mac.psum[-1]
OFMAP[12][0] <= pe:MAC_1_to_20:12:mac.psum[0]
OFMAP[12][1] <= pe:MAC_1_to_20:12:mac.psum[1]
OFMAP[12][2] <= pe:MAC_1_to_20:12:mac.psum[2]
OFMAP[12][3] <= pe:MAC_1_to_20:12:mac.psum[3]
OFMAP[12][4] <= pe:MAC_1_to_20:12:mac.psum[4]
OFMAP[12][5] <= pe:MAC_1_to_20:12:mac.psum[5]
OFMAP[12][6] <= pe:MAC_1_to_20:12:mac.psum[6]
OFMAP[12][7] <= pe:MAC_1_to_20:12:mac.psum[7]
OFMAP[11][-8] <= pe:MAC_1_to_20:11:mac.psum[-8]
OFMAP[11][-7] <= pe:MAC_1_to_20:11:mac.psum[-7]
OFMAP[11][-6] <= pe:MAC_1_to_20:11:mac.psum[-6]
OFMAP[11][-5] <= pe:MAC_1_to_20:11:mac.psum[-5]
OFMAP[11][-4] <= pe:MAC_1_to_20:11:mac.psum[-4]
OFMAP[11][-3] <= pe:MAC_1_to_20:11:mac.psum[-3]
OFMAP[11][-2] <= pe:MAC_1_to_20:11:mac.psum[-2]
OFMAP[11][-1] <= pe:MAC_1_to_20:11:mac.psum[-1]
OFMAP[11][0] <= pe:MAC_1_to_20:11:mac.psum[0]
OFMAP[11][1] <= pe:MAC_1_to_20:11:mac.psum[1]
OFMAP[11][2] <= pe:MAC_1_to_20:11:mac.psum[2]
OFMAP[11][3] <= pe:MAC_1_to_20:11:mac.psum[3]
OFMAP[11][4] <= pe:MAC_1_to_20:11:mac.psum[4]
OFMAP[11][5] <= pe:MAC_1_to_20:11:mac.psum[5]
OFMAP[11][6] <= pe:MAC_1_to_20:11:mac.psum[6]
OFMAP[11][7] <= pe:MAC_1_to_20:11:mac.psum[7]
OFMAP[10][-8] <= pe:MAC_1_to_20:10:mac.psum[-8]
OFMAP[10][-7] <= pe:MAC_1_to_20:10:mac.psum[-7]
OFMAP[10][-6] <= pe:MAC_1_to_20:10:mac.psum[-6]
OFMAP[10][-5] <= pe:MAC_1_to_20:10:mac.psum[-5]
OFMAP[10][-4] <= pe:MAC_1_to_20:10:mac.psum[-4]
OFMAP[10][-3] <= pe:MAC_1_to_20:10:mac.psum[-3]
OFMAP[10][-2] <= pe:MAC_1_to_20:10:mac.psum[-2]
OFMAP[10][-1] <= pe:MAC_1_to_20:10:mac.psum[-1]
OFMAP[10][0] <= pe:MAC_1_to_20:10:mac.psum[0]
OFMAP[10][1] <= pe:MAC_1_to_20:10:mac.psum[1]
OFMAP[10][2] <= pe:MAC_1_to_20:10:mac.psum[2]
OFMAP[10][3] <= pe:MAC_1_to_20:10:mac.psum[3]
OFMAP[10][4] <= pe:MAC_1_to_20:10:mac.psum[4]
OFMAP[10][5] <= pe:MAC_1_to_20:10:mac.psum[5]
OFMAP[10][6] <= pe:MAC_1_to_20:10:mac.psum[6]
OFMAP[10][7] <= pe:MAC_1_to_20:10:mac.psum[7]
OFMAP[9][-8] <= pe:MAC_1_to_20:9:mac.psum[-8]
OFMAP[9][-7] <= pe:MAC_1_to_20:9:mac.psum[-7]
OFMAP[9][-6] <= pe:MAC_1_to_20:9:mac.psum[-6]
OFMAP[9][-5] <= pe:MAC_1_to_20:9:mac.psum[-5]
OFMAP[9][-4] <= pe:MAC_1_to_20:9:mac.psum[-4]
OFMAP[9][-3] <= pe:MAC_1_to_20:9:mac.psum[-3]
OFMAP[9][-2] <= pe:MAC_1_to_20:9:mac.psum[-2]
OFMAP[9][-1] <= pe:MAC_1_to_20:9:mac.psum[-1]
OFMAP[9][0] <= pe:MAC_1_to_20:9:mac.psum[0]
OFMAP[9][1] <= pe:MAC_1_to_20:9:mac.psum[1]
OFMAP[9][2] <= pe:MAC_1_to_20:9:mac.psum[2]
OFMAP[9][3] <= pe:MAC_1_to_20:9:mac.psum[3]
OFMAP[9][4] <= pe:MAC_1_to_20:9:mac.psum[4]
OFMAP[9][5] <= pe:MAC_1_to_20:9:mac.psum[5]
OFMAP[9][6] <= pe:MAC_1_to_20:9:mac.psum[6]
OFMAP[9][7] <= pe:MAC_1_to_20:9:mac.psum[7]
OFMAP[8][-8] <= pe:MAC_1_to_20:8:mac.psum[-8]
OFMAP[8][-7] <= pe:MAC_1_to_20:8:mac.psum[-7]
OFMAP[8][-6] <= pe:MAC_1_to_20:8:mac.psum[-6]
OFMAP[8][-5] <= pe:MAC_1_to_20:8:mac.psum[-5]
OFMAP[8][-4] <= pe:MAC_1_to_20:8:mac.psum[-4]
OFMAP[8][-3] <= pe:MAC_1_to_20:8:mac.psum[-3]
OFMAP[8][-2] <= pe:MAC_1_to_20:8:mac.psum[-2]
OFMAP[8][-1] <= pe:MAC_1_to_20:8:mac.psum[-1]
OFMAP[8][0] <= pe:MAC_1_to_20:8:mac.psum[0]
OFMAP[8][1] <= pe:MAC_1_to_20:8:mac.psum[1]
OFMAP[8][2] <= pe:MAC_1_to_20:8:mac.psum[2]
OFMAP[8][3] <= pe:MAC_1_to_20:8:mac.psum[3]
OFMAP[8][4] <= pe:MAC_1_to_20:8:mac.psum[4]
OFMAP[8][5] <= pe:MAC_1_to_20:8:mac.psum[5]
OFMAP[8][6] <= pe:MAC_1_to_20:8:mac.psum[6]
OFMAP[8][7] <= pe:MAC_1_to_20:8:mac.psum[7]
OFMAP[7][-8] <= pe:MAC_1_to_20:7:mac.psum[-8]
OFMAP[7][-7] <= pe:MAC_1_to_20:7:mac.psum[-7]
OFMAP[7][-6] <= pe:MAC_1_to_20:7:mac.psum[-6]
OFMAP[7][-5] <= pe:MAC_1_to_20:7:mac.psum[-5]
OFMAP[7][-4] <= pe:MAC_1_to_20:7:mac.psum[-4]
OFMAP[7][-3] <= pe:MAC_1_to_20:7:mac.psum[-3]
OFMAP[7][-2] <= pe:MAC_1_to_20:7:mac.psum[-2]
OFMAP[7][-1] <= pe:MAC_1_to_20:7:mac.psum[-1]
OFMAP[7][0] <= pe:MAC_1_to_20:7:mac.psum[0]
OFMAP[7][1] <= pe:MAC_1_to_20:7:mac.psum[1]
OFMAP[7][2] <= pe:MAC_1_to_20:7:mac.psum[2]
OFMAP[7][3] <= pe:MAC_1_to_20:7:mac.psum[3]
OFMAP[7][4] <= pe:MAC_1_to_20:7:mac.psum[4]
OFMAP[7][5] <= pe:MAC_1_to_20:7:mac.psum[5]
OFMAP[7][6] <= pe:MAC_1_to_20:7:mac.psum[6]
OFMAP[7][7] <= pe:MAC_1_to_20:7:mac.psum[7]
OFMAP[6][-8] <= pe:MAC_1_to_20:6:mac.psum[-8]
OFMAP[6][-7] <= pe:MAC_1_to_20:6:mac.psum[-7]
OFMAP[6][-6] <= pe:MAC_1_to_20:6:mac.psum[-6]
OFMAP[6][-5] <= pe:MAC_1_to_20:6:mac.psum[-5]
OFMAP[6][-4] <= pe:MAC_1_to_20:6:mac.psum[-4]
OFMAP[6][-3] <= pe:MAC_1_to_20:6:mac.psum[-3]
OFMAP[6][-2] <= pe:MAC_1_to_20:6:mac.psum[-2]
OFMAP[6][-1] <= pe:MAC_1_to_20:6:mac.psum[-1]
OFMAP[6][0] <= pe:MAC_1_to_20:6:mac.psum[0]
OFMAP[6][1] <= pe:MAC_1_to_20:6:mac.psum[1]
OFMAP[6][2] <= pe:MAC_1_to_20:6:mac.psum[2]
OFMAP[6][3] <= pe:MAC_1_to_20:6:mac.psum[3]
OFMAP[6][4] <= pe:MAC_1_to_20:6:mac.psum[4]
OFMAP[6][5] <= pe:MAC_1_to_20:6:mac.psum[5]
OFMAP[6][6] <= pe:MAC_1_to_20:6:mac.psum[6]
OFMAP[6][7] <= pe:MAC_1_to_20:6:mac.psum[7]
OFMAP[5][-8] <= pe:MAC_1_to_20:5:mac.psum[-8]
OFMAP[5][-7] <= pe:MAC_1_to_20:5:mac.psum[-7]
OFMAP[5][-6] <= pe:MAC_1_to_20:5:mac.psum[-6]
OFMAP[5][-5] <= pe:MAC_1_to_20:5:mac.psum[-5]
OFMAP[5][-4] <= pe:MAC_1_to_20:5:mac.psum[-4]
OFMAP[5][-3] <= pe:MAC_1_to_20:5:mac.psum[-3]
OFMAP[5][-2] <= pe:MAC_1_to_20:5:mac.psum[-2]
OFMAP[5][-1] <= pe:MAC_1_to_20:5:mac.psum[-1]
OFMAP[5][0] <= pe:MAC_1_to_20:5:mac.psum[0]
OFMAP[5][1] <= pe:MAC_1_to_20:5:mac.psum[1]
OFMAP[5][2] <= pe:MAC_1_to_20:5:mac.psum[2]
OFMAP[5][3] <= pe:MAC_1_to_20:5:mac.psum[3]
OFMAP[5][4] <= pe:MAC_1_to_20:5:mac.psum[4]
OFMAP[5][5] <= pe:MAC_1_to_20:5:mac.psum[5]
OFMAP[5][6] <= pe:MAC_1_to_20:5:mac.psum[6]
OFMAP[5][7] <= pe:MAC_1_to_20:5:mac.psum[7]
OFMAP[4][-8] <= pe:MAC_1_to_20:4:mac.psum[-8]
OFMAP[4][-7] <= pe:MAC_1_to_20:4:mac.psum[-7]
OFMAP[4][-6] <= pe:MAC_1_to_20:4:mac.psum[-6]
OFMAP[4][-5] <= pe:MAC_1_to_20:4:mac.psum[-5]
OFMAP[4][-4] <= pe:MAC_1_to_20:4:mac.psum[-4]
OFMAP[4][-3] <= pe:MAC_1_to_20:4:mac.psum[-3]
OFMAP[4][-2] <= pe:MAC_1_to_20:4:mac.psum[-2]
OFMAP[4][-1] <= pe:MAC_1_to_20:4:mac.psum[-1]
OFMAP[4][0] <= pe:MAC_1_to_20:4:mac.psum[0]
OFMAP[4][1] <= pe:MAC_1_to_20:4:mac.psum[1]
OFMAP[4][2] <= pe:MAC_1_to_20:4:mac.psum[2]
OFMAP[4][3] <= pe:MAC_1_to_20:4:mac.psum[3]
OFMAP[4][4] <= pe:MAC_1_to_20:4:mac.psum[4]
OFMAP[4][5] <= pe:MAC_1_to_20:4:mac.psum[5]
OFMAP[4][6] <= pe:MAC_1_to_20:4:mac.psum[6]
OFMAP[4][7] <= pe:MAC_1_to_20:4:mac.psum[7]
OFMAP[3][-8] <= pe:MAC_1_to_20:3:mac.psum[-8]
OFMAP[3][-7] <= pe:MAC_1_to_20:3:mac.psum[-7]
OFMAP[3][-6] <= pe:MAC_1_to_20:3:mac.psum[-6]
OFMAP[3][-5] <= pe:MAC_1_to_20:3:mac.psum[-5]
OFMAP[3][-4] <= pe:MAC_1_to_20:3:mac.psum[-4]
OFMAP[3][-3] <= pe:MAC_1_to_20:3:mac.psum[-3]
OFMAP[3][-2] <= pe:MAC_1_to_20:3:mac.psum[-2]
OFMAP[3][-1] <= pe:MAC_1_to_20:3:mac.psum[-1]
OFMAP[3][0] <= pe:MAC_1_to_20:3:mac.psum[0]
OFMAP[3][1] <= pe:MAC_1_to_20:3:mac.psum[1]
OFMAP[3][2] <= pe:MAC_1_to_20:3:mac.psum[2]
OFMAP[3][3] <= pe:MAC_1_to_20:3:mac.psum[3]
OFMAP[3][4] <= pe:MAC_1_to_20:3:mac.psum[4]
OFMAP[3][5] <= pe:MAC_1_to_20:3:mac.psum[5]
OFMAP[3][6] <= pe:MAC_1_to_20:3:mac.psum[6]
OFMAP[3][7] <= pe:MAC_1_to_20:3:mac.psum[7]
OFMAP[2][-8] <= pe:MAC_1_to_20:2:mac.psum[-8]
OFMAP[2][-7] <= pe:MAC_1_to_20:2:mac.psum[-7]
OFMAP[2][-6] <= pe:MAC_1_to_20:2:mac.psum[-6]
OFMAP[2][-5] <= pe:MAC_1_to_20:2:mac.psum[-5]
OFMAP[2][-4] <= pe:MAC_1_to_20:2:mac.psum[-4]
OFMAP[2][-3] <= pe:MAC_1_to_20:2:mac.psum[-3]
OFMAP[2][-2] <= pe:MAC_1_to_20:2:mac.psum[-2]
OFMAP[2][-1] <= pe:MAC_1_to_20:2:mac.psum[-1]
OFMAP[2][0] <= pe:MAC_1_to_20:2:mac.psum[0]
OFMAP[2][1] <= pe:MAC_1_to_20:2:mac.psum[1]
OFMAP[2][2] <= pe:MAC_1_to_20:2:mac.psum[2]
OFMAP[2][3] <= pe:MAC_1_to_20:2:mac.psum[3]
OFMAP[2][4] <= pe:MAC_1_to_20:2:mac.psum[4]
OFMAP[2][5] <= pe:MAC_1_to_20:2:mac.psum[5]
OFMAP[2][6] <= pe:MAC_1_to_20:2:mac.psum[6]
OFMAP[2][7] <= pe:MAC_1_to_20:2:mac.psum[7]
OFMAP[1][-8] <= pe:MAC_1_to_20:1:mac.psum[-8]
OFMAP[1][-7] <= pe:MAC_1_to_20:1:mac.psum[-7]
OFMAP[1][-6] <= pe:MAC_1_to_20:1:mac.psum[-6]
OFMAP[1][-5] <= pe:MAC_1_to_20:1:mac.psum[-5]
OFMAP[1][-4] <= pe:MAC_1_to_20:1:mac.psum[-4]
OFMAP[1][-3] <= pe:MAC_1_to_20:1:mac.psum[-3]
OFMAP[1][-2] <= pe:MAC_1_to_20:1:mac.psum[-2]
OFMAP[1][-1] <= pe:MAC_1_to_20:1:mac.psum[-1]
OFMAP[1][0] <= pe:MAC_1_to_20:1:mac.psum[0]
OFMAP[1][1] <= pe:MAC_1_to_20:1:mac.psum[1]
OFMAP[1][2] <= pe:MAC_1_to_20:1:mac.psum[2]
OFMAP[1][3] <= pe:MAC_1_to_20:1:mac.psum[3]
OFMAP[1][4] <= pe:MAC_1_to_20:1:mac.psum[4]
OFMAP[1][5] <= pe:MAC_1_to_20:1:mac.psum[5]
OFMAP[1][6] <= pe:MAC_1_to_20:1:mac.psum[6]
OFMAP[1][7] <= pe:MAC_1_to_20:1:mac.psum[7]
OFMAP[0][-8] <= pe:MAC_1_to_20:0:mac.psum[-8]
OFMAP[0][-7] <= pe:MAC_1_to_20:0:mac.psum[-7]
OFMAP[0][-6] <= pe:MAC_1_to_20:0:mac.psum[-6]
OFMAP[0][-5] <= pe:MAC_1_to_20:0:mac.psum[-5]
OFMAP[0][-4] <= pe:MAC_1_to_20:0:mac.psum[-4]
OFMAP[0][-3] <= pe:MAC_1_to_20:0:mac.psum[-3]
OFMAP[0][-2] <= pe:MAC_1_to_20:0:mac.psum[-2]
OFMAP[0][-1] <= pe:MAC_1_to_20:0:mac.psum[-1]
OFMAP[0][0] <= pe:MAC_1_to_20:0:mac.psum[0]
OFMAP[0][1] <= pe:MAC_1_to_20:0:mac.psum[1]
OFMAP[0][2] <= pe:MAC_1_to_20:0:mac.psum[2]
OFMAP[0][3] <= pe:MAC_1_to_20:0:mac.psum[3]
OFMAP[0][4] <= pe:MAC_1_to_20:0:mac.psum[4]
OFMAP[0][5] <= pe:MAC_1_to_20:0:mac.psum[5]
OFMAP[0][6] <= pe:MAC_1_to_20:0:mac.psum[6]
OFMAP[0][7] <= pe:MAC_1_to_20:0:mac.psum[7]


|fully_connected|pe:\MAC_1_to_20:0:mac
ck => regn:acc.ck
rstn => regn:acc.rstn
im[-8] => multiplier:mul.a[-15]
im[-7] => multiplier:mul.a[-14]
im[-6] => multiplier:mul.a[-13]
im[-5] => multiplier:mul.a[-12]
im[-4] => multiplier:mul.a[-11]
im[-3] => multiplier:mul.a[-10]
im[-2] => multiplier:mul.a[-9]
im[-1] => multiplier:mul.a[-8]
im[0] => multiplier:mul.a[-7]
im[1] => multiplier:mul.a[-6]
im[2] => multiplier:mul.a[-5]
im[3] => multiplier:mul.a[-4]
im[4] => multiplier:mul.a[-3]
im[5] => multiplier:mul.a[-2]
im[6] => multiplier:mul.a[-1]
im[7] => multiplier:mul.a[0]
k[-8] => multiplier:mul.b[-15]
k[-7] => multiplier:mul.b[-14]
k[-6] => multiplier:mul.b[-13]
k[-5] => multiplier:mul.b[-12]
k[-4] => multiplier:mul.b[-11]
k[-3] => multiplier:mul.b[-10]
k[-2] => multiplier:mul.b[-9]
k[-1] => multiplier:mul.b[-8]
k[0] => multiplier:mul.b[-7]
k[1] => multiplier:mul.b[-6]
k[2] => multiplier:mul.b[-5]
k[3] => multiplier:mul.b[-4]
k[4] => multiplier:mul.b[-3]
k[5] => multiplier:mul.b[-2]
k[6] => multiplier:mul.b[-1]
k[7] => multiplier:mul.b[0]
psum[-8] <= regn:acc.q[-13]
psum[-7] <= regn:acc.q[-12]
psum[-6] <= regn:acc.q[-11]
psum[-5] <= regn:acc.q[-10]
psum[-4] <= regn:acc.q[-9]
psum[-3] <= regn:acc.q[-8]
psum[-2] <= regn:acc.q[-7]
psum[-1] <= regn:acc.q[-6]
psum[0] <= regn:acc.q[-5]
psum[1] <= regn:acc.q[-4]
psum[2] <= regn:acc.q[-3]
psum[3] <= regn:acc.q[-2]
psum[4] <= regn:acc.q[-1]
psum[5] <= regn:acc.q[0]
psum[6] <= regn:acc.q[1]
psum[7] <= regn:acc.q[2]


|fully_connected|pe:\MAC_1_to_20:0:mac|multiplier:mul
a[-15] => Mult0.IN15
a[-14] => Mult0.IN14
a[-13] => Mult0.IN13
a[-12] => Mult0.IN12
a[-11] => Mult0.IN11
a[-10] => Mult0.IN10
a[-9] => Mult0.IN9
a[-8] => Mult0.IN8
a[-7] => Mult0.IN7
a[-6] => Mult0.IN6
a[-5] => Mult0.IN5
a[-4] => Mult0.IN4
a[-3] => Mult0.IN3
a[-2] => Mult0.IN2
a[-1] => Mult0.IN1
a[0] => Mult0.IN0
b[-15] => Mult0.IN31
b[-14] => Mult0.IN30
b[-13] => Mult0.IN29
b[-12] => Mult0.IN28
b[-11] => Mult0.IN27
b[-10] => Mult0.IN26
b[-9] => Mult0.IN25
b[-8] => Mult0.IN24
b[-7] => Mult0.IN23
b[-6] => Mult0.IN22
b[-5] => Mult0.IN21
b[-4] => Mult0.IN20
b[-3] => Mult0.IN19
b[-2] => Mult0.IN18
b[-1] => Mult0.IN17
b[0] => Mult0.IN16
res[-30] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-29] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-28] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-27] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-26] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-25] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-24] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-23] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-22] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-21] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-20] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-19] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-18] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-17] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-16] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|fully_connected|pe:\MAC_1_to_20:0:mac|adder:add
a[-30] => Add0.IN34
a[-29] => Add0.IN33
a[-28] => Add0.IN32
a[-27] => Add0.IN31
a[-26] => Add0.IN30
a[-25] => Add0.IN29
a[-24] => Add0.IN28
a[-23] => Add0.IN27
a[-22] => Add0.IN26
a[-21] => Add0.IN25
a[-20] => Add0.IN24
a[-19] => Add0.IN23
a[-18] => Add0.IN22
a[-17] => Add0.IN21
a[-16] => Add0.IN20
a[-15] => Add0.IN19
a[-14] => Add0.IN18
a[-13] => Add0.IN17
a[-12] => Add0.IN16
a[-11] => Add0.IN15
a[-10] => Add0.IN14
a[-9] => Add0.IN13
a[-8] => Add0.IN12
a[-7] => Add0.IN11
a[-6] => Add0.IN10
a[-5] => Add0.IN9
a[-4] => Add0.IN8
a[-3] => Add0.IN7
a[-2] => Add0.IN6
a[-1] => Add0.IN5
a[0] => Add0.IN4
a[1] => Add0.IN3
a[2] => Add0.IN1
a[2] => Add0.IN2
b[-30] => Add0.IN68
b[-29] => Add0.IN67
b[-28] => Add0.IN66
b[-27] => Add0.IN65
b[-26] => Add0.IN64
b[-25] => Add0.IN63
b[-24] => Add0.IN62
b[-23] => Add0.IN61
b[-22] => Add0.IN60
b[-21] => Add0.IN59
b[-20] => Add0.IN58
b[-19] => Add0.IN57
b[-18] => Add0.IN56
b[-17] => Add0.IN55
b[-16] => Add0.IN54
b[-15] => Add0.IN53
b[-14] => Add0.IN52
b[-13] => Add0.IN51
b[-12] => Add0.IN50
b[-11] => Add0.IN49
b[-10] => Add0.IN48
b[-9] => Add0.IN47
b[-8] => Add0.IN46
b[-7] => Add0.IN45
b[-6] => Add0.IN44
b[-5] => Add0.IN43
b[-4] => Add0.IN42
b[-3] => Add0.IN41
b[-2] => Add0.IN40
b[-1] => Add0.IN39
b[0] => Add0.IN38
b[1] => Add0.IN37
b[2] => Add0.IN35
b[2] => Add0.IN36
res[-30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|fully_connected|pe:\MAC_1_to_20:0:mac|regn:acc
d[-30] => q[-30]~reg0.DATAIN
d[-29] => q[-29]~reg0.DATAIN
d[-28] => q[-28]~reg0.DATAIN
d[-27] => q[-27]~reg0.DATAIN
d[-26] => q[-26]~reg0.DATAIN
d[-25] => q[-25]~reg0.DATAIN
d[-24] => q[-24]~reg0.DATAIN
d[-23] => q[-23]~reg0.DATAIN
d[-22] => q[-22]~reg0.DATAIN
d[-21] => q[-21]~reg0.DATAIN
d[-20] => q[-20]~reg0.DATAIN
d[-19] => q[-19]~reg0.DATAIN
d[-18] => q[-18]~reg0.DATAIN
d[-17] => q[-17]~reg0.DATAIN
d[-16] => q[-16]~reg0.DATAIN
d[-15] => q[-15]~reg0.DATAIN
d[-14] => q[-14]~reg0.DATAIN
d[-13] => q[-13]~reg0.DATAIN
d[-12] => q[-12]~reg0.DATAIN
d[-11] => q[-11]~reg0.DATAIN
d[-10] => q[-10]~reg0.DATAIN
d[-9] => q[-9]~reg0.DATAIN
d[-8] => q[-8]~reg0.DATAIN
d[-7] => q[-7]~reg0.DATAIN
d[-6] => q[-6]~reg0.DATAIN
d[-5] => q[-5]~reg0.DATAIN
d[-4] => q[-4]~reg0.DATAIN
d[-3] => q[-3]~reg0.DATAIN
d[-2] => q[-2]~reg0.DATAIN
d[-1] => q[-1]~reg0.DATAIN
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
ck => q[-30]~reg0.CLK
ck => q[-29]~reg0.CLK
ck => q[-28]~reg0.CLK
ck => q[-27]~reg0.CLK
ck => q[-26]~reg0.CLK
ck => q[-25]~reg0.CLK
ck => q[-24]~reg0.CLK
ck => q[-23]~reg0.CLK
ck => q[-22]~reg0.CLK
ck => q[-21]~reg0.CLK
ck => q[-20]~reg0.CLK
ck => q[-19]~reg0.CLK
ck => q[-18]~reg0.CLK
ck => q[-17]~reg0.CLK
ck => q[-16]~reg0.CLK
ck => q[-15]~reg0.CLK
ck => q[-14]~reg0.CLK
ck => q[-13]~reg0.CLK
ck => q[-12]~reg0.CLK
ck => q[-11]~reg0.CLK
ck => q[-10]~reg0.CLK
ck => q[-9]~reg0.CLK
ck => q[-8]~reg0.CLK
ck => q[-7]~reg0.CLK
ck => q[-6]~reg0.CLK
ck => q[-5]~reg0.CLK
ck => q[-4]~reg0.CLK
ck => q[-3]~reg0.CLK
ck => q[-2]~reg0.CLK
ck => q[-1]~reg0.CLK
ck => q[0]~reg0.CLK
ck => q[1]~reg0.CLK
ck => q[2]~reg0.CLK
rstn => q[-30]~reg0.ACLR
rstn => q[-29]~reg0.ACLR
rstn => q[-28]~reg0.ACLR
rstn => q[-27]~reg0.ACLR
rstn => q[-26]~reg0.ACLR
rstn => q[-25]~reg0.ACLR
rstn => q[-24]~reg0.ACLR
rstn => q[-23]~reg0.ACLR
rstn => q[-22]~reg0.ACLR
rstn => q[-21]~reg0.ACLR
rstn => q[-20]~reg0.ACLR
rstn => q[-19]~reg0.ACLR
rstn => q[-18]~reg0.ACLR
rstn => q[-17]~reg0.ACLR
rstn => q[-16]~reg0.ACLR
rstn => q[-15]~reg0.ACLR
rstn => q[-14]~reg0.ACLR
rstn => q[-13]~reg0.ACLR
rstn => q[-12]~reg0.ACLR
rstn => q[-11]~reg0.ACLR
rstn => q[-10]~reg0.ACLR
rstn => q[-9]~reg0.ACLR
rstn => q[-8]~reg0.ACLR
rstn => q[-7]~reg0.ACLR
rstn => q[-6]~reg0.ACLR
rstn => q[-5]~reg0.ACLR
rstn => q[-4]~reg0.ACLR
rstn => q[-3]~reg0.ACLR
rstn => q[-2]~reg0.ACLR
rstn => q[-1]~reg0.ACLR
rstn => q[0]~reg0.ACLR
rstn => q[1]~reg0.ACLR
rstn => q[2]~reg0.ACLR
en => q[-30]~reg0.ENA
en => q[-29]~reg0.ENA
en => q[-28]~reg0.ENA
en => q[-27]~reg0.ENA
en => q[-26]~reg0.ENA
en => q[-25]~reg0.ENA
en => q[-24]~reg0.ENA
en => q[-23]~reg0.ENA
en => q[-22]~reg0.ENA
en => q[-21]~reg0.ENA
en => q[-20]~reg0.ENA
en => q[-19]~reg0.ENA
en => q[-18]~reg0.ENA
en => q[-17]~reg0.ENA
en => q[-16]~reg0.ENA
en => q[-15]~reg0.ENA
en => q[-14]~reg0.ENA
en => q[-13]~reg0.ENA
en => q[-12]~reg0.ENA
en => q[-11]~reg0.ENA
en => q[-10]~reg0.ENA
en => q[-9]~reg0.ENA
en => q[-8]~reg0.ENA
en => q[-7]~reg0.ENA
en => q[-6]~reg0.ENA
en => q[-5]~reg0.ENA
en => q[-4]~reg0.ENA
en => q[-3]~reg0.ENA
en => q[-2]~reg0.ENA
en => q[-1]~reg0.ENA
en => q[0]~reg0.ENA
en => q[1]~reg0.ENA
en => q[2]~reg0.ENA
q[-30] <= q[-30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-29] <= q[-29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-28] <= q[-28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-27] <= q[-27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-26] <= q[-26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-25] <= q[-25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-24] <= q[-24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-23] <= q[-23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-22] <= q[-22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-21] <= q[-21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-20] <= q[-20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-19] <= q[-19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-18] <= q[-18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-17] <= q[-17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-16] <= q[-16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-15] <= q[-15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-14] <= q[-14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-13] <= q[-13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-12] <= q[-12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-11] <= q[-11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-10] <= q[-10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-9] <= q[-9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-8] <= q[-8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-7] <= q[-7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-6] <= q[-6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-5] <= q[-5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-4] <= q[-4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-3] <= q[-3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-2] <= q[-2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-1] <= q[-1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fully_connected|pe:\MAC_1_to_20:1:mac
ck => regn:acc.ck
rstn => regn:acc.rstn
im[-8] => multiplier:mul.a[-15]
im[-7] => multiplier:mul.a[-14]
im[-6] => multiplier:mul.a[-13]
im[-5] => multiplier:mul.a[-12]
im[-4] => multiplier:mul.a[-11]
im[-3] => multiplier:mul.a[-10]
im[-2] => multiplier:mul.a[-9]
im[-1] => multiplier:mul.a[-8]
im[0] => multiplier:mul.a[-7]
im[1] => multiplier:mul.a[-6]
im[2] => multiplier:mul.a[-5]
im[3] => multiplier:mul.a[-4]
im[4] => multiplier:mul.a[-3]
im[5] => multiplier:mul.a[-2]
im[6] => multiplier:mul.a[-1]
im[7] => multiplier:mul.a[0]
k[-8] => multiplier:mul.b[-15]
k[-7] => multiplier:mul.b[-14]
k[-6] => multiplier:mul.b[-13]
k[-5] => multiplier:mul.b[-12]
k[-4] => multiplier:mul.b[-11]
k[-3] => multiplier:mul.b[-10]
k[-2] => multiplier:mul.b[-9]
k[-1] => multiplier:mul.b[-8]
k[0] => multiplier:mul.b[-7]
k[1] => multiplier:mul.b[-6]
k[2] => multiplier:mul.b[-5]
k[3] => multiplier:mul.b[-4]
k[4] => multiplier:mul.b[-3]
k[5] => multiplier:mul.b[-2]
k[6] => multiplier:mul.b[-1]
k[7] => multiplier:mul.b[0]
psum[-8] <= regn:acc.q[-13]
psum[-7] <= regn:acc.q[-12]
psum[-6] <= regn:acc.q[-11]
psum[-5] <= regn:acc.q[-10]
psum[-4] <= regn:acc.q[-9]
psum[-3] <= regn:acc.q[-8]
psum[-2] <= regn:acc.q[-7]
psum[-1] <= regn:acc.q[-6]
psum[0] <= regn:acc.q[-5]
psum[1] <= regn:acc.q[-4]
psum[2] <= regn:acc.q[-3]
psum[3] <= regn:acc.q[-2]
psum[4] <= regn:acc.q[-1]
psum[5] <= regn:acc.q[0]
psum[6] <= regn:acc.q[1]
psum[7] <= regn:acc.q[2]


|fully_connected|pe:\MAC_1_to_20:1:mac|multiplier:mul
a[-15] => Mult0.IN15
a[-14] => Mult0.IN14
a[-13] => Mult0.IN13
a[-12] => Mult0.IN12
a[-11] => Mult0.IN11
a[-10] => Mult0.IN10
a[-9] => Mult0.IN9
a[-8] => Mult0.IN8
a[-7] => Mult0.IN7
a[-6] => Mult0.IN6
a[-5] => Mult0.IN5
a[-4] => Mult0.IN4
a[-3] => Mult0.IN3
a[-2] => Mult0.IN2
a[-1] => Mult0.IN1
a[0] => Mult0.IN0
b[-15] => Mult0.IN31
b[-14] => Mult0.IN30
b[-13] => Mult0.IN29
b[-12] => Mult0.IN28
b[-11] => Mult0.IN27
b[-10] => Mult0.IN26
b[-9] => Mult0.IN25
b[-8] => Mult0.IN24
b[-7] => Mult0.IN23
b[-6] => Mult0.IN22
b[-5] => Mult0.IN21
b[-4] => Mult0.IN20
b[-3] => Mult0.IN19
b[-2] => Mult0.IN18
b[-1] => Mult0.IN17
b[0] => Mult0.IN16
res[-30] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-29] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-28] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-27] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-26] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-25] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-24] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-23] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-22] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-21] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-20] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-19] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-18] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-17] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-16] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|fully_connected|pe:\MAC_1_to_20:1:mac|adder:add
a[-30] => Add0.IN34
a[-29] => Add0.IN33
a[-28] => Add0.IN32
a[-27] => Add0.IN31
a[-26] => Add0.IN30
a[-25] => Add0.IN29
a[-24] => Add0.IN28
a[-23] => Add0.IN27
a[-22] => Add0.IN26
a[-21] => Add0.IN25
a[-20] => Add0.IN24
a[-19] => Add0.IN23
a[-18] => Add0.IN22
a[-17] => Add0.IN21
a[-16] => Add0.IN20
a[-15] => Add0.IN19
a[-14] => Add0.IN18
a[-13] => Add0.IN17
a[-12] => Add0.IN16
a[-11] => Add0.IN15
a[-10] => Add0.IN14
a[-9] => Add0.IN13
a[-8] => Add0.IN12
a[-7] => Add0.IN11
a[-6] => Add0.IN10
a[-5] => Add0.IN9
a[-4] => Add0.IN8
a[-3] => Add0.IN7
a[-2] => Add0.IN6
a[-1] => Add0.IN5
a[0] => Add0.IN4
a[1] => Add0.IN3
a[2] => Add0.IN1
a[2] => Add0.IN2
b[-30] => Add0.IN68
b[-29] => Add0.IN67
b[-28] => Add0.IN66
b[-27] => Add0.IN65
b[-26] => Add0.IN64
b[-25] => Add0.IN63
b[-24] => Add0.IN62
b[-23] => Add0.IN61
b[-22] => Add0.IN60
b[-21] => Add0.IN59
b[-20] => Add0.IN58
b[-19] => Add0.IN57
b[-18] => Add0.IN56
b[-17] => Add0.IN55
b[-16] => Add0.IN54
b[-15] => Add0.IN53
b[-14] => Add0.IN52
b[-13] => Add0.IN51
b[-12] => Add0.IN50
b[-11] => Add0.IN49
b[-10] => Add0.IN48
b[-9] => Add0.IN47
b[-8] => Add0.IN46
b[-7] => Add0.IN45
b[-6] => Add0.IN44
b[-5] => Add0.IN43
b[-4] => Add0.IN42
b[-3] => Add0.IN41
b[-2] => Add0.IN40
b[-1] => Add0.IN39
b[0] => Add0.IN38
b[1] => Add0.IN37
b[2] => Add0.IN35
b[2] => Add0.IN36
res[-30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|fully_connected|pe:\MAC_1_to_20:1:mac|regn:acc
d[-30] => q[-30]~reg0.DATAIN
d[-29] => q[-29]~reg0.DATAIN
d[-28] => q[-28]~reg0.DATAIN
d[-27] => q[-27]~reg0.DATAIN
d[-26] => q[-26]~reg0.DATAIN
d[-25] => q[-25]~reg0.DATAIN
d[-24] => q[-24]~reg0.DATAIN
d[-23] => q[-23]~reg0.DATAIN
d[-22] => q[-22]~reg0.DATAIN
d[-21] => q[-21]~reg0.DATAIN
d[-20] => q[-20]~reg0.DATAIN
d[-19] => q[-19]~reg0.DATAIN
d[-18] => q[-18]~reg0.DATAIN
d[-17] => q[-17]~reg0.DATAIN
d[-16] => q[-16]~reg0.DATAIN
d[-15] => q[-15]~reg0.DATAIN
d[-14] => q[-14]~reg0.DATAIN
d[-13] => q[-13]~reg0.DATAIN
d[-12] => q[-12]~reg0.DATAIN
d[-11] => q[-11]~reg0.DATAIN
d[-10] => q[-10]~reg0.DATAIN
d[-9] => q[-9]~reg0.DATAIN
d[-8] => q[-8]~reg0.DATAIN
d[-7] => q[-7]~reg0.DATAIN
d[-6] => q[-6]~reg0.DATAIN
d[-5] => q[-5]~reg0.DATAIN
d[-4] => q[-4]~reg0.DATAIN
d[-3] => q[-3]~reg0.DATAIN
d[-2] => q[-2]~reg0.DATAIN
d[-1] => q[-1]~reg0.DATAIN
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
ck => q[-30]~reg0.CLK
ck => q[-29]~reg0.CLK
ck => q[-28]~reg0.CLK
ck => q[-27]~reg0.CLK
ck => q[-26]~reg0.CLK
ck => q[-25]~reg0.CLK
ck => q[-24]~reg0.CLK
ck => q[-23]~reg0.CLK
ck => q[-22]~reg0.CLK
ck => q[-21]~reg0.CLK
ck => q[-20]~reg0.CLK
ck => q[-19]~reg0.CLK
ck => q[-18]~reg0.CLK
ck => q[-17]~reg0.CLK
ck => q[-16]~reg0.CLK
ck => q[-15]~reg0.CLK
ck => q[-14]~reg0.CLK
ck => q[-13]~reg0.CLK
ck => q[-12]~reg0.CLK
ck => q[-11]~reg0.CLK
ck => q[-10]~reg0.CLK
ck => q[-9]~reg0.CLK
ck => q[-8]~reg0.CLK
ck => q[-7]~reg0.CLK
ck => q[-6]~reg0.CLK
ck => q[-5]~reg0.CLK
ck => q[-4]~reg0.CLK
ck => q[-3]~reg0.CLK
ck => q[-2]~reg0.CLK
ck => q[-1]~reg0.CLK
ck => q[0]~reg0.CLK
ck => q[1]~reg0.CLK
ck => q[2]~reg0.CLK
rstn => q[-30]~reg0.ACLR
rstn => q[-29]~reg0.ACLR
rstn => q[-28]~reg0.ACLR
rstn => q[-27]~reg0.ACLR
rstn => q[-26]~reg0.ACLR
rstn => q[-25]~reg0.ACLR
rstn => q[-24]~reg0.ACLR
rstn => q[-23]~reg0.ACLR
rstn => q[-22]~reg0.ACLR
rstn => q[-21]~reg0.ACLR
rstn => q[-20]~reg0.ACLR
rstn => q[-19]~reg0.ACLR
rstn => q[-18]~reg0.ACLR
rstn => q[-17]~reg0.ACLR
rstn => q[-16]~reg0.ACLR
rstn => q[-15]~reg0.ACLR
rstn => q[-14]~reg0.ACLR
rstn => q[-13]~reg0.ACLR
rstn => q[-12]~reg0.ACLR
rstn => q[-11]~reg0.ACLR
rstn => q[-10]~reg0.ACLR
rstn => q[-9]~reg0.ACLR
rstn => q[-8]~reg0.ACLR
rstn => q[-7]~reg0.ACLR
rstn => q[-6]~reg0.ACLR
rstn => q[-5]~reg0.ACLR
rstn => q[-4]~reg0.ACLR
rstn => q[-3]~reg0.ACLR
rstn => q[-2]~reg0.ACLR
rstn => q[-1]~reg0.ACLR
rstn => q[0]~reg0.ACLR
rstn => q[1]~reg0.ACLR
rstn => q[2]~reg0.ACLR
en => q[-30]~reg0.ENA
en => q[-29]~reg0.ENA
en => q[-28]~reg0.ENA
en => q[-27]~reg0.ENA
en => q[-26]~reg0.ENA
en => q[-25]~reg0.ENA
en => q[-24]~reg0.ENA
en => q[-23]~reg0.ENA
en => q[-22]~reg0.ENA
en => q[-21]~reg0.ENA
en => q[-20]~reg0.ENA
en => q[-19]~reg0.ENA
en => q[-18]~reg0.ENA
en => q[-17]~reg0.ENA
en => q[-16]~reg0.ENA
en => q[-15]~reg0.ENA
en => q[-14]~reg0.ENA
en => q[-13]~reg0.ENA
en => q[-12]~reg0.ENA
en => q[-11]~reg0.ENA
en => q[-10]~reg0.ENA
en => q[-9]~reg0.ENA
en => q[-8]~reg0.ENA
en => q[-7]~reg0.ENA
en => q[-6]~reg0.ENA
en => q[-5]~reg0.ENA
en => q[-4]~reg0.ENA
en => q[-3]~reg0.ENA
en => q[-2]~reg0.ENA
en => q[-1]~reg0.ENA
en => q[0]~reg0.ENA
en => q[1]~reg0.ENA
en => q[2]~reg0.ENA
q[-30] <= q[-30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-29] <= q[-29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-28] <= q[-28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-27] <= q[-27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-26] <= q[-26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-25] <= q[-25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-24] <= q[-24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-23] <= q[-23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-22] <= q[-22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-21] <= q[-21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-20] <= q[-20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-19] <= q[-19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-18] <= q[-18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-17] <= q[-17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-16] <= q[-16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-15] <= q[-15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-14] <= q[-14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-13] <= q[-13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-12] <= q[-12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-11] <= q[-11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-10] <= q[-10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-9] <= q[-9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-8] <= q[-8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-7] <= q[-7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-6] <= q[-6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-5] <= q[-5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-4] <= q[-4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-3] <= q[-3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-2] <= q[-2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-1] <= q[-1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fully_connected|pe:\MAC_1_to_20:2:mac
ck => regn:acc.ck
rstn => regn:acc.rstn
im[-8] => multiplier:mul.a[-15]
im[-7] => multiplier:mul.a[-14]
im[-6] => multiplier:mul.a[-13]
im[-5] => multiplier:mul.a[-12]
im[-4] => multiplier:mul.a[-11]
im[-3] => multiplier:mul.a[-10]
im[-2] => multiplier:mul.a[-9]
im[-1] => multiplier:mul.a[-8]
im[0] => multiplier:mul.a[-7]
im[1] => multiplier:mul.a[-6]
im[2] => multiplier:mul.a[-5]
im[3] => multiplier:mul.a[-4]
im[4] => multiplier:mul.a[-3]
im[5] => multiplier:mul.a[-2]
im[6] => multiplier:mul.a[-1]
im[7] => multiplier:mul.a[0]
k[-8] => multiplier:mul.b[-15]
k[-7] => multiplier:mul.b[-14]
k[-6] => multiplier:mul.b[-13]
k[-5] => multiplier:mul.b[-12]
k[-4] => multiplier:mul.b[-11]
k[-3] => multiplier:mul.b[-10]
k[-2] => multiplier:mul.b[-9]
k[-1] => multiplier:mul.b[-8]
k[0] => multiplier:mul.b[-7]
k[1] => multiplier:mul.b[-6]
k[2] => multiplier:mul.b[-5]
k[3] => multiplier:mul.b[-4]
k[4] => multiplier:mul.b[-3]
k[5] => multiplier:mul.b[-2]
k[6] => multiplier:mul.b[-1]
k[7] => multiplier:mul.b[0]
psum[-8] <= regn:acc.q[-13]
psum[-7] <= regn:acc.q[-12]
psum[-6] <= regn:acc.q[-11]
psum[-5] <= regn:acc.q[-10]
psum[-4] <= regn:acc.q[-9]
psum[-3] <= regn:acc.q[-8]
psum[-2] <= regn:acc.q[-7]
psum[-1] <= regn:acc.q[-6]
psum[0] <= regn:acc.q[-5]
psum[1] <= regn:acc.q[-4]
psum[2] <= regn:acc.q[-3]
psum[3] <= regn:acc.q[-2]
psum[4] <= regn:acc.q[-1]
psum[5] <= regn:acc.q[0]
psum[6] <= regn:acc.q[1]
psum[7] <= regn:acc.q[2]


|fully_connected|pe:\MAC_1_to_20:2:mac|multiplier:mul
a[-15] => Mult0.IN15
a[-14] => Mult0.IN14
a[-13] => Mult0.IN13
a[-12] => Mult0.IN12
a[-11] => Mult0.IN11
a[-10] => Mult0.IN10
a[-9] => Mult0.IN9
a[-8] => Mult0.IN8
a[-7] => Mult0.IN7
a[-6] => Mult0.IN6
a[-5] => Mult0.IN5
a[-4] => Mult0.IN4
a[-3] => Mult0.IN3
a[-2] => Mult0.IN2
a[-1] => Mult0.IN1
a[0] => Mult0.IN0
b[-15] => Mult0.IN31
b[-14] => Mult0.IN30
b[-13] => Mult0.IN29
b[-12] => Mult0.IN28
b[-11] => Mult0.IN27
b[-10] => Mult0.IN26
b[-9] => Mult0.IN25
b[-8] => Mult0.IN24
b[-7] => Mult0.IN23
b[-6] => Mult0.IN22
b[-5] => Mult0.IN21
b[-4] => Mult0.IN20
b[-3] => Mult0.IN19
b[-2] => Mult0.IN18
b[-1] => Mult0.IN17
b[0] => Mult0.IN16
res[-30] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-29] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-28] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-27] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-26] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-25] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-24] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-23] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-22] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-21] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-20] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-19] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-18] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-17] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-16] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|fully_connected|pe:\MAC_1_to_20:2:mac|adder:add
a[-30] => Add0.IN34
a[-29] => Add0.IN33
a[-28] => Add0.IN32
a[-27] => Add0.IN31
a[-26] => Add0.IN30
a[-25] => Add0.IN29
a[-24] => Add0.IN28
a[-23] => Add0.IN27
a[-22] => Add0.IN26
a[-21] => Add0.IN25
a[-20] => Add0.IN24
a[-19] => Add0.IN23
a[-18] => Add0.IN22
a[-17] => Add0.IN21
a[-16] => Add0.IN20
a[-15] => Add0.IN19
a[-14] => Add0.IN18
a[-13] => Add0.IN17
a[-12] => Add0.IN16
a[-11] => Add0.IN15
a[-10] => Add0.IN14
a[-9] => Add0.IN13
a[-8] => Add0.IN12
a[-7] => Add0.IN11
a[-6] => Add0.IN10
a[-5] => Add0.IN9
a[-4] => Add0.IN8
a[-3] => Add0.IN7
a[-2] => Add0.IN6
a[-1] => Add0.IN5
a[0] => Add0.IN4
a[1] => Add0.IN3
a[2] => Add0.IN1
a[2] => Add0.IN2
b[-30] => Add0.IN68
b[-29] => Add0.IN67
b[-28] => Add0.IN66
b[-27] => Add0.IN65
b[-26] => Add0.IN64
b[-25] => Add0.IN63
b[-24] => Add0.IN62
b[-23] => Add0.IN61
b[-22] => Add0.IN60
b[-21] => Add0.IN59
b[-20] => Add0.IN58
b[-19] => Add0.IN57
b[-18] => Add0.IN56
b[-17] => Add0.IN55
b[-16] => Add0.IN54
b[-15] => Add0.IN53
b[-14] => Add0.IN52
b[-13] => Add0.IN51
b[-12] => Add0.IN50
b[-11] => Add0.IN49
b[-10] => Add0.IN48
b[-9] => Add0.IN47
b[-8] => Add0.IN46
b[-7] => Add0.IN45
b[-6] => Add0.IN44
b[-5] => Add0.IN43
b[-4] => Add0.IN42
b[-3] => Add0.IN41
b[-2] => Add0.IN40
b[-1] => Add0.IN39
b[0] => Add0.IN38
b[1] => Add0.IN37
b[2] => Add0.IN35
b[2] => Add0.IN36
res[-30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|fully_connected|pe:\MAC_1_to_20:2:mac|regn:acc
d[-30] => q[-30]~reg0.DATAIN
d[-29] => q[-29]~reg0.DATAIN
d[-28] => q[-28]~reg0.DATAIN
d[-27] => q[-27]~reg0.DATAIN
d[-26] => q[-26]~reg0.DATAIN
d[-25] => q[-25]~reg0.DATAIN
d[-24] => q[-24]~reg0.DATAIN
d[-23] => q[-23]~reg0.DATAIN
d[-22] => q[-22]~reg0.DATAIN
d[-21] => q[-21]~reg0.DATAIN
d[-20] => q[-20]~reg0.DATAIN
d[-19] => q[-19]~reg0.DATAIN
d[-18] => q[-18]~reg0.DATAIN
d[-17] => q[-17]~reg0.DATAIN
d[-16] => q[-16]~reg0.DATAIN
d[-15] => q[-15]~reg0.DATAIN
d[-14] => q[-14]~reg0.DATAIN
d[-13] => q[-13]~reg0.DATAIN
d[-12] => q[-12]~reg0.DATAIN
d[-11] => q[-11]~reg0.DATAIN
d[-10] => q[-10]~reg0.DATAIN
d[-9] => q[-9]~reg0.DATAIN
d[-8] => q[-8]~reg0.DATAIN
d[-7] => q[-7]~reg0.DATAIN
d[-6] => q[-6]~reg0.DATAIN
d[-5] => q[-5]~reg0.DATAIN
d[-4] => q[-4]~reg0.DATAIN
d[-3] => q[-3]~reg0.DATAIN
d[-2] => q[-2]~reg0.DATAIN
d[-1] => q[-1]~reg0.DATAIN
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
ck => q[-30]~reg0.CLK
ck => q[-29]~reg0.CLK
ck => q[-28]~reg0.CLK
ck => q[-27]~reg0.CLK
ck => q[-26]~reg0.CLK
ck => q[-25]~reg0.CLK
ck => q[-24]~reg0.CLK
ck => q[-23]~reg0.CLK
ck => q[-22]~reg0.CLK
ck => q[-21]~reg0.CLK
ck => q[-20]~reg0.CLK
ck => q[-19]~reg0.CLK
ck => q[-18]~reg0.CLK
ck => q[-17]~reg0.CLK
ck => q[-16]~reg0.CLK
ck => q[-15]~reg0.CLK
ck => q[-14]~reg0.CLK
ck => q[-13]~reg0.CLK
ck => q[-12]~reg0.CLK
ck => q[-11]~reg0.CLK
ck => q[-10]~reg0.CLK
ck => q[-9]~reg0.CLK
ck => q[-8]~reg0.CLK
ck => q[-7]~reg0.CLK
ck => q[-6]~reg0.CLK
ck => q[-5]~reg0.CLK
ck => q[-4]~reg0.CLK
ck => q[-3]~reg0.CLK
ck => q[-2]~reg0.CLK
ck => q[-1]~reg0.CLK
ck => q[0]~reg0.CLK
ck => q[1]~reg0.CLK
ck => q[2]~reg0.CLK
rstn => q[-30]~reg0.ACLR
rstn => q[-29]~reg0.ACLR
rstn => q[-28]~reg0.ACLR
rstn => q[-27]~reg0.ACLR
rstn => q[-26]~reg0.ACLR
rstn => q[-25]~reg0.ACLR
rstn => q[-24]~reg0.ACLR
rstn => q[-23]~reg0.ACLR
rstn => q[-22]~reg0.ACLR
rstn => q[-21]~reg0.ACLR
rstn => q[-20]~reg0.ACLR
rstn => q[-19]~reg0.ACLR
rstn => q[-18]~reg0.ACLR
rstn => q[-17]~reg0.ACLR
rstn => q[-16]~reg0.ACLR
rstn => q[-15]~reg0.ACLR
rstn => q[-14]~reg0.ACLR
rstn => q[-13]~reg0.ACLR
rstn => q[-12]~reg0.ACLR
rstn => q[-11]~reg0.ACLR
rstn => q[-10]~reg0.ACLR
rstn => q[-9]~reg0.ACLR
rstn => q[-8]~reg0.ACLR
rstn => q[-7]~reg0.ACLR
rstn => q[-6]~reg0.ACLR
rstn => q[-5]~reg0.ACLR
rstn => q[-4]~reg0.ACLR
rstn => q[-3]~reg0.ACLR
rstn => q[-2]~reg0.ACLR
rstn => q[-1]~reg0.ACLR
rstn => q[0]~reg0.ACLR
rstn => q[1]~reg0.ACLR
rstn => q[2]~reg0.ACLR
en => q[-30]~reg0.ENA
en => q[-29]~reg0.ENA
en => q[-28]~reg0.ENA
en => q[-27]~reg0.ENA
en => q[-26]~reg0.ENA
en => q[-25]~reg0.ENA
en => q[-24]~reg0.ENA
en => q[-23]~reg0.ENA
en => q[-22]~reg0.ENA
en => q[-21]~reg0.ENA
en => q[-20]~reg0.ENA
en => q[-19]~reg0.ENA
en => q[-18]~reg0.ENA
en => q[-17]~reg0.ENA
en => q[-16]~reg0.ENA
en => q[-15]~reg0.ENA
en => q[-14]~reg0.ENA
en => q[-13]~reg0.ENA
en => q[-12]~reg0.ENA
en => q[-11]~reg0.ENA
en => q[-10]~reg0.ENA
en => q[-9]~reg0.ENA
en => q[-8]~reg0.ENA
en => q[-7]~reg0.ENA
en => q[-6]~reg0.ENA
en => q[-5]~reg0.ENA
en => q[-4]~reg0.ENA
en => q[-3]~reg0.ENA
en => q[-2]~reg0.ENA
en => q[-1]~reg0.ENA
en => q[0]~reg0.ENA
en => q[1]~reg0.ENA
en => q[2]~reg0.ENA
q[-30] <= q[-30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-29] <= q[-29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-28] <= q[-28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-27] <= q[-27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-26] <= q[-26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-25] <= q[-25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-24] <= q[-24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-23] <= q[-23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-22] <= q[-22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-21] <= q[-21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-20] <= q[-20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-19] <= q[-19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-18] <= q[-18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-17] <= q[-17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-16] <= q[-16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-15] <= q[-15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-14] <= q[-14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-13] <= q[-13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-12] <= q[-12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-11] <= q[-11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-10] <= q[-10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-9] <= q[-9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-8] <= q[-8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-7] <= q[-7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-6] <= q[-6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-5] <= q[-5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-4] <= q[-4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-3] <= q[-3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-2] <= q[-2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-1] <= q[-1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fully_connected|pe:\MAC_1_to_20:3:mac
ck => regn:acc.ck
rstn => regn:acc.rstn
im[-8] => multiplier:mul.a[-15]
im[-7] => multiplier:mul.a[-14]
im[-6] => multiplier:mul.a[-13]
im[-5] => multiplier:mul.a[-12]
im[-4] => multiplier:mul.a[-11]
im[-3] => multiplier:mul.a[-10]
im[-2] => multiplier:mul.a[-9]
im[-1] => multiplier:mul.a[-8]
im[0] => multiplier:mul.a[-7]
im[1] => multiplier:mul.a[-6]
im[2] => multiplier:mul.a[-5]
im[3] => multiplier:mul.a[-4]
im[4] => multiplier:mul.a[-3]
im[5] => multiplier:mul.a[-2]
im[6] => multiplier:mul.a[-1]
im[7] => multiplier:mul.a[0]
k[-8] => multiplier:mul.b[-15]
k[-7] => multiplier:mul.b[-14]
k[-6] => multiplier:mul.b[-13]
k[-5] => multiplier:mul.b[-12]
k[-4] => multiplier:mul.b[-11]
k[-3] => multiplier:mul.b[-10]
k[-2] => multiplier:mul.b[-9]
k[-1] => multiplier:mul.b[-8]
k[0] => multiplier:mul.b[-7]
k[1] => multiplier:mul.b[-6]
k[2] => multiplier:mul.b[-5]
k[3] => multiplier:mul.b[-4]
k[4] => multiplier:mul.b[-3]
k[5] => multiplier:mul.b[-2]
k[6] => multiplier:mul.b[-1]
k[7] => multiplier:mul.b[0]
psum[-8] <= regn:acc.q[-13]
psum[-7] <= regn:acc.q[-12]
psum[-6] <= regn:acc.q[-11]
psum[-5] <= regn:acc.q[-10]
psum[-4] <= regn:acc.q[-9]
psum[-3] <= regn:acc.q[-8]
psum[-2] <= regn:acc.q[-7]
psum[-1] <= regn:acc.q[-6]
psum[0] <= regn:acc.q[-5]
psum[1] <= regn:acc.q[-4]
psum[2] <= regn:acc.q[-3]
psum[3] <= regn:acc.q[-2]
psum[4] <= regn:acc.q[-1]
psum[5] <= regn:acc.q[0]
psum[6] <= regn:acc.q[1]
psum[7] <= regn:acc.q[2]


|fully_connected|pe:\MAC_1_to_20:3:mac|multiplier:mul
a[-15] => Mult0.IN15
a[-14] => Mult0.IN14
a[-13] => Mult0.IN13
a[-12] => Mult0.IN12
a[-11] => Mult0.IN11
a[-10] => Mult0.IN10
a[-9] => Mult0.IN9
a[-8] => Mult0.IN8
a[-7] => Mult0.IN7
a[-6] => Mult0.IN6
a[-5] => Mult0.IN5
a[-4] => Mult0.IN4
a[-3] => Mult0.IN3
a[-2] => Mult0.IN2
a[-1] => Mult0.IN1
a[0] => Mult0.IN0
b[-15] => Mult0.IN31
b[-14] => Mult0.IN30
b[-13] => Mult0.IN29
b[-12] => Mult0.IN28
b[-11] => Mult0.IN27
b[-10] => Mult0.IN26
b[-9] => Mult0.IN25
b[-8] => Mult0.IN24
b[-7] => Mult0.IN23
b[-6] => Mult0.IN22
b[-5] => Mult0.IN21
b[-4] => Mult0.IN20
b[-3] => Mult0.IN19
b[-2] => Mult0.IN18
b[-1] => Mult0.IN17
b[0] => Mult0.IN16
res[-30] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-29] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-28] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-27] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-26] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-25] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-24] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-23] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-22] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-21] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-20] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-19] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-18] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-17] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-16] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|fully_connected|pe:\MAC_1_to_20:3:mac|adder:add
a[-30] => Add0.IN34
a[-29] => Add0.IN33
a[-28] => Add0.IN32
a[-27] => Add0.IN31
a[-26] => Add0.IN30
a[-25] => Add0.IN29
a[-24] => Add0.IN28
a[-23] => Add0.IN27
a[-22] => Add0.IN26
a[-21] => Add0.IN25
a[-20] => Add0.IN24
a[-19] => Add0.IN23
a[-18] => Add0.IN22
a[-17] => Add0.IN21
a[-16] => Add0.IN20
a[-15] => Add0.IN19
a[-14] => Add0.IN18
a[-13] => Add0.IN17
a[-12] => Add0.IN16
a[-11] => Add0.IN15
a[-10] => Add0.IN14
a[-9] => Add0.IN13
a[-8] => Add0.IN12
a[-7] => Add0.IN11
a[-6] => Add0.IN10
a[-5] => Add0.IN9
a[-4] => Add0.IN8
a[-3] => Add0.IN7
a[-2] => Add0.IN6
a[-1] => Add0.IN5
a[0] => Add0.IN4
a[1] => Add0.IN3
a[2] => Add0.IN1
a[2] => Add0.IN2
b[-30] => Add0.IN68
b[-29] => Add0.IN67
b[-28] => Add0.IN66
b[-27] => Add0.IN65
b[-26] => Add0.IN64
b[-25] => Add0.IN63
b[-24] => Add0.IN62
b[-23] => Add0.IN61
b[-22] => Add0.IN60
b[-21] => Add0.IN59
b[-20] => Add0.IN58
b[-19] => Add0.IN57
b[-18] => Add0.IN56
b[-17] => Add0.IN55
b[-16] => Add0.IN54
b[-15] => Add0.IN53
b[-14] => Add0.IN52
b[-13] => Add0.IN51
b[-12] => Add0.IN50
b[-11] => Add0.IN49
b[-10] => Add0.IN48
b[-9] => Add0.IN47
b[-8] => Add0.IN46
b[-7] => Add0.IN45
b[-6] => Add0.IN44
b[-5] => Add0.IN43
b[-4] => Add0.IN42
b[-3] => Add0.IN41
b[-2] => Add0.IN40
b[-1] => Add0.IN39
b[0] => Add0.IN38
b[1] => Add0.IN37
b[2] => Add0.IN35
b[2] => Add0.IN36
res[-30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|fully_connected|pe:\MAC_1_to_20:3:mac|regn:acc
d[-30] => q[-30]~reg0.DATAIN
d[-29] => q[-29]~reg0.DATAIN
d[-28] => q[-28]~reg0.DATAIN
d[-27] => q[-27]~reg0.DATAIN
d[-26] => q[-26]~reg0.DATAIN
d[-25] => q[-25]~reg0.DATAIN
d[-24] => q[-24]~reg0.DATAIN
d[-23] => q[-23]~reg0.DATAIN
d[-22] => q[-22]~reg0.DATAIN
d[-21] => q[-21]~reg0.DATAIN
d[-20] => q[-20]~reg0.DATAIN
d[-19] => q[-19]~reg0.DATAIN
d[-18] => q[-18]~reg0.DATAIN
d[-17] => q[-17]~reg0.DATAIN
d[-16] => q[-16]~reg0.DATAIN
d[-15] => q[-15]~reg0.DATAIN
d[-14] => q[-14]~reg0.DATAIN
d[-13] => q[-13]~reg0.DATAIN
d[-12] => q[-12]~reg0.DATAIN
d[-11] => q[-11]~reg0.DATAIN
d[-10] => q[-10]~reg0.DATAIN
d[-9] => q[-9]~reg0.DATAIN
d[-8] => q[-8]~reg0.DATAIN
d[-7] => q[-7]~reg0.DATAIN
d[-6] => q[-6]~reg0.DATAIN
d[-5] => q[-5]~reg0.DATAIN
d[-4] => q[-4]~reg0.DATAIN
d[-3] => q[-3]~reg0.DATAIN
d[-2] => q[-2]~reg0.DATAIN
d[-1] => q[-1]~reg0.DATAIN
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
ck => q[-30]~reg0.CLK
ck => q[-29]~reg0.CLK
ck => q[-28]~reg0.CLK
ck => q[-27]~reg0.CLK
ck => q[-26]~reg0.CLK
ck => q[-25]~reg0.CLK
ck => q[-24]~reg0.CLK
ck => q[-23]~reg0.CLK
ck => q[-22]~reg0.CLK
ck => q[-21]~reg0.CLK
ck => q[-20]~reg0.CLK
ck => q[-19]~reg0.CLK
ck => q[-18]~reg0.CLK
ck => q[-17]~reg0.CLK
ck => q[-16]~reg0.CLK
ck => q[-15]~reg0.CLK
ck => q[-14]~reg0.CLK
ck => q[-13]~reg0.CLK
ck => q[-12]~reg0.CLK
ck => q[-11]~reg0.CLK
ck => q[-10]~reg0.CLK
ck => q[-9]~reg0.CLK
ck => q[-8]~reg0.CLK
ck => q[-7]~reg0.CLK
ck => q[-6]~reg0.CLK
ck => q[-5]~reg0.CLK
ck => q[-4]~reg0.CLK
ck => q[-3]~reg0.CLK
ck => q[-2]~reg0.CLK
ck => q[-1]~reg0.CLK
ck => q[0]~reg0.CLK
ck => q[1]~reg0.CLK
ck => q[2]~reg0.CLK
rstn => q[-30]~reg0.ACLR
rstn => q[-29]~reg0.ACLR
rstn => q[-28]~reg0.ACLR
rstn => q[-27]~reg0.ACLR
rstn => q[-26]~reg0.ACLR
rstn => q[-25]~reg0.ACLR
rstn => q[-24]~reg0.ACLR
rstn => q[-23]~reg0.ACLR
rstn => q[-22]~reg0.ACLR
rstn => q[-21]~reg0.ACLR
rstn => q[-20]~reg0.ACLR
rstn => q[-19]~reg0.ACLR
rstn => q[-18]~reg0.ACLR
rstn => q[-17]~reg0.ACLR
rstn => q[-16]~reg0.ACLR
rstn => q[-15]~reg0.ACLR
rstn => q[-14]~reg0.ACLR
rstn => q[-13]~reg0.ACLR
rstn => q[-12]~reg0.ACLR
rstn => q[-11]~reg0.ACLR
rstn => q[-10]~reg0.ACLR
rstn => q[-9]~reg0.ACLR
rstn => q[-8]~reg0.ACLR
rstn => q[-7]~reg0.ACLR
rstn => q[-6]~reg0.ACLR
rstn => q[-5]~reg0.ACLR
rstn => q[-4]~reg0.ACLR
rstn => q[-3]~reg0.ACLR
rstn => q[-2]~reg0.ACLR
rstn => q[-1]~reg0.ACLR
rstn => q[0]~reg0.ACLR
rstn => q[1]~reg0.ACLR
rstn => q[2]~reg0.ACLR
en => q[-30]~reg0.ENA
en => q[-29]~reg0.ENA
en => q[-28]~reg0.ENA
en => q[-27]~reg0.ENA
en => q[-26]~reg0.ENA
en => q[-25]~reg0.ENA
en => q[-24]~reg0.ENA
en => q[-23]~reg0.ENA
en => q[-22]~reg0.ENA
en => q[-21]~reg0.ENA
en => q[-20]~reg0.ENA
en => q[-19]~reg0.ENA
en => q[-18]~reg0.ENA
en => q[-17]~reg0.ENA
en => q[-16]~reg0.ENA
en => q[-15]~reg0.ENA
en => q[-14]~reg0.ENA
en => q[-13]~reg0.ENA
en => q[-12]~reg0.ENA
en => q[-11]~reg0.ENA
en => q[-10]~reg0.ENA
en => q[-9]~reg0.ENA
en => q[-8]~reg0.ENA
en => q[-7]~reg0.ENA
en => q[-6]~reg0.ENA
en => q[-5]~reg0.ENA
en => q[-4]~reg0.ENA
en => q[-3]~reg0.ENA
en => q[-2]~reg0.ENA
en => q[-1]~reg0.ENA
en => q[0]~reg0.ENA
en => q[1]~reg0.ENA
en => q[2]~reg0.ENA
q[-30] <= q[-30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-29] <= q[-29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-28] <= q[-28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-27] <= q[-27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-26] <= q[-26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-25] <= q[-25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-24] <= q[-24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-23] <= q[-23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-22] <= q[-22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-21] <= q[-21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-20] <= q[-20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-19] <= q[-19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-18] <= q[-18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-17] <= q[-17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-16] <= q[-16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-15] <= q[-15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-14] <= q[-14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-13] <= q[-13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-12] <= q[-12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-11] <= q[-11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-10] <= q[-10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-9] <= q[-9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-8] <= q[-8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-7] <= q[-7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-6] <= q[-6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-5] <= q[-5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-4] <= q[-4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-3] <= q[-3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-2] <= q[-2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-1] <= q[-1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fully_connected|pe:\MAC_1_to_20:4:mac
ck => regn:acc.ck
rstn => regn:acc.rstn
im[-8] => multiplier:mul.a[-15]
im[-7] => multiplier:mul.a[-14]
im[-6] => multiplier:mul.a[-13]
im[-5] => multiplier:mul.a[-12]
im[-4] => multiplier:mul.a[-11]
im[-3] => multiplier:mul.a[-10]
im[-2] => multiplier:mul.a[-9]
im[-1] => multiplier:mul.a[-8]
im[0] => multiplier:mul.a[-7]
im[1] => multiplier:mul.a[-6]
im[2] => multiplier:mul.a[-5]
im[3] => multiplier:mul.a[-4]
im[4] => multiplier:mul.a[-3]
im[5] => multiplier:mul.a[-2]
im[6] => multiplier:mul.a[-1]
im[7] => multiplier:mul.a[0]
k[-8] => multiplier:mul.b[-15]
k[-7] => multiplier:mul.b[-14]
k[-6] => multiplier:mul.b[-13]
k[-5] => multiplier:mul.b[-12]
k[-4] => multiplier:mul.b[-11]
k[-3] => multiplier:mul.b[-10]
k[-2] => multiplier:mul.b[-9]
k[-1] => multiplier:mul.b[-8]
k[0] => multiplier:mul.b[-7]
k[1] => multiplier:mul.b[-6]
k[2] => multiplier:mul.b[-5]
k[3] => multiplier:mul.b[-4]
k[4] => multiplier:mul.b[-3]
k[5] => multiplier:mul.b[-2]
k[6] => multiplier:mul.b[-1]
k[7] => multiplier:mul.b[0]
psum[-8] <= regn:acc.q[-13]
psum[-7] <= regn:acc.q[-12]
psum[-6] <= regn:acc.q[-11]
psum[-5] <= regn:acc.q[-10]
psum[-4] <= regn:acc.q[-9]
psum[-3] <= regn:acc.q[-8]
psum[-2] <= regn:acc.q[-7]
psum[-1] <= regn:acc.q[-6]
psum[0] <= regn:acc.q[-5]
psum[1] <= regn:acc.q[-4]
psum[2] <= regn:acc.q[-3]
psum[3] <= regn:acc.q[-2]
psum[4] <= regn:acc.q[-1]
psum[5] <= regn:acc.q[0]
psum[6] <= regn:acc.q[1]
psum[7] <= regn:acc.q[2]


|fully_connected|pe:\MAC_1_to_20:4:mac|multiplier:mul
a[-15] => Mult0.IN15
a[-14] => Mult0.IN14
a[-13] => Mult0.IN13
a[-12] => Mult0.IN12
a[-11] => Mult0.IN11
a[-10] => Mult0.IN10
a[-9] => Mult0.IN9
a[-8] => Mult0.IN8
a[-7] => Mult0.IN7
a[-6] => Mult0.IN6
a[-5] => Mult0.IN5
a[-4] => Mult0.IN4
a[-3] => Mult0.IN3
a[-2] => Mult0.IN2
a[-1] => Mult0.IN1
a[0] => Mult0.IN0
b[-15] => Mult0.IN31
b[-14] => Mult0.IN30
b[-13] => Mult0.IN29
b[-12] => Mult0.IN28
b[-11] => Mult0.IN27
b[-10] => Mult0.IN26
b[-9] => Mult0.IN25
b[-8] => Mult0.IN24
b[-7] => Mult0.IN23
b[-6] => Mult0.IN22
b[-5] => Mult0.IN21
b[-4] => Mult0.IN20
b[-3] => Mult0.IN19
b[-2] => Mult0.IN18
b[-1] => Mult0.IN17
b[0] => Mult0.IN16
res[-30] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-29] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-28] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-27] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-26] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-25] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-24] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-23] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-22] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-21] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-20] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-19] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-18] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-17] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-16] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|fully_connected|pe:\MAC_1_to_20:4:mac|adder:add
a[-30] => Add0.IN34
a[-29] => Add0.IN33
a[-28] => Add0.IN32
a[-27] => Add0.IN31
a[-26] => Add0.IN30
a[-25] => Add0.IN29
a[-24] => Add0.IN28
a[-23] => Add0.IN27
a[-22] => Add0.IN26
a[-21] => Add0.IN25
a[-20] => Add0.IN24
a[-19] => Add0.IN23
a[-18] => Add0.IN22
a[-17] => Add0.IN21
a[-16] => Add0.IN20
a[-15] => Add0.IN19
a[-14] => Add0.IN18
a[-13] => Add0.IN17
a[-12] => Add0.IN16
a[-11] => Add0.IN15
a[-10] => Add0.IN14
a[-9] => Add0.IN13
a[-8] => Add0.IN12
a[-7] => Add0.IN11
a[-6] => Add0.IN10
a[-5] => Add0.IN9
a[-4] => Add0.IN8
a[-3] => Add0.IN7
a[-2] => Add0.IN6
a[-1] => Add0.IN5
a[0] => Add0.IN4
a[1] => Add0.IN3
a[2] => Add0.IN1
a[2] => Add0.IN2
b[-30] => Add0.IN68
b[-29] => Add0.IN67
b[-28] => Add0.IN66
b[-27] => Add0.IN65
b[-26] => Add0.IN64
b[-25] => Add0.IN63
b[-24] => Add0.IN62
b[-23] => Add0.IN61
b[-22] => Add0.IN60
b[-21] => Add0.IN59
b[-20] => Add0.IN58
b[-19] => Add0.IN57
b[-18] => Add0.IN56
b[-17] => Add0.IN55
b[-16] => Add0.IN54
b[-15] => Add0.IN53
b[-14] => Add0.IN52
b[-13] => Add0.IN51
b[-12] => Add0.IN50
b[-11] => Add0.IN49
b[-10] => Add0.IN48
b[-9] => Add0.IN47
b[-8] => Add0.IN46
b[-7] => Add0.IN45
b[-6] => Add0.IN44
b[-5] => Add0.IN43
b[-4] => Add0.IN42
b[-3] => Add0.IN41
b[-2] => Add0.IN40
b[-1] => Add0.IN39
b[0] => Add0.IN38
b[1] => Add0.IN37
b[2] => Add0.IN35
b[2] => Add0.IN36
res[-30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|fully_connected|pe:\MAC_1_to_20:4:mac|regn:acc
d[-30] => q[-30]~reg0.DATAIN
d[-29] => q[-29]~reg0.DATAIN
d[-28] => q[-28]~reg0.DATAIN
d[-27] => q[-27]~reg0.DATAIN
d[-26] => q[-26]~reg0.DATAIN
d[-25] => q[-25]~reg0.DATAIN
d[-24] => q[-24]~reg0.DATAIN
d[-23] => q[-23]~reg0.DATAIN
d[-22] => q[-22]~reg0.DATAIN
d[-21] => q[-21]~reg0.DATAIN
d[-20] => q[-20]~reg0.DATAIN
d[-19] => q[-19]~reg0.DATAIN
d[-18] => q[-18]~reg0.DATAIN
d[-17] => q[-17]~reg0.DATAIN
d[-16] => q[-16]~reg0.DATAIN
d[-15] => q[-15]~reg0.DATAIN
d[-14] => q[-14]~reg0.DATAIN
d[-13] => q[-13]~reg0.DATAIN
d[-12] => q[-12]~reg0.DATAIN
d[-11] => q[-11]~reg0.DATAIN
d[-10] => q[-10]~reg0.DATAIN
d[-9] => q[-9]~reg0.DATAIN
d[-8] => q[-8]~reg0.DATAIN
d[-7] => q[-7]~reg0.DATAIN
d[-6] => q[-6]~reg0.DATAIN
d[-5] => q[-5]~reg0.DATAIN
d[-4] => q[-4]~reg0.DATAIN
d[-3] => q[-3]~reg0.DATAIN
d[-2] => q[-2]~reg0.DATAIN
d[-1] => q[-1]~reg0.DATAIN
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
ck => q[-30]~reg0.CLK
ck => q[-29]~reg0.CLK
ck => q[-28]~reg0.CLK
ck => q[-27]~reg0.CLK
ck => q[-26]~reg0.CLK
ck => q[-25]~reg0.CLK
ck => q[-24]~reg0.CLK
ck => q[-23]~reg0.CLK
ck => q[-22]~reg0.CLK
ck => q[-21]~reg0.CLK
ck => q[-20]~reg0.CLK
ck => q[-19]~reg0.CLK
ck => q[-18]~reg0.CLK
ck => q[-17]~reg0.CLK
ck => q[-16]~reg0.CLK
ck => q[-15]~reg0.CLK
ck => q[-14]~reg0.CLK
ck => q[-13]~reg0.CLK
ck => q[-12]~reg0.CLK
ck => q[-11]~reg0.CLK
ck => q[-10]~reg0.CLK
ck => q[-9]~reg0.CLK
ck => q[-8]~reg0.CLK
ck => q[-7]~reg0.CLK
ck => q[-6]~reg0.CLK
ck => q[-5]~reg0.CLK
ck => q[-4]~reg0.CLK
ck => q[-3]~reg0.CLK
ck => q[-2]~reg0.CLK
ck => q[-1]~reg0.CLK
ck => q[0]~reg0.CLK
ck => q[1]~reg0.CLK
ck => q[2]~reg0.CLK
rstn => q[-30]~reg0.ACLR
rstn => q[-29]~reg0.ACLR
rstn => q[-28]~reg0.ACLR
rstn => q[-27]~reg0.ACLR
rstn => q[-26]~reg0.ACLR
rstn => q[-25]~reg0.ACLR
rstn => q[-24]~reg0.ACLR
rstn => q[-23]~reg0.ACLR
rstn => q[-22]~reg0.ACLR
rstn => q[-21]~reg0.ACLR
rstn => q[-20]~reg0.ACLR
rstn => q[-19]~reg0.ACLR
rstn => q[-18]~reg0.ACLR
rstn => q[-17]~reg0.ACLR
rstn => q[-16]~reg0.ACLR
rstn => q[-15]~reg0.ACLR
rstn => q[-14]~reg0.ACLR
rstn => q[-13]~reg0.ACLR
rstn => q[-12]~reg0.ACLR
rstn => q[-11]~reg0.ACLR
rstn => q[-10]~reg0.ACLR
rstn => q[-9]~reg0.ACLR
rstn => q[-8]~reg0.ACLR
rstn => q[-7]~reg0.ACLR
rstn => q[-6]~reg0.ACLR
rstn => q[-5]~reg0.ACLR
rstn => q[-4]~reg0.ACLR
rstn => q[-3]~reg0.ACLR
rstn => q[-2]~reg0.ACLR
rstn => q[-1]~reg0.ACLR
rstn => q[0]~reg0.ACLR
rstn => q[1]~reg0.ACLR
rstn => q[2]~reg0.ACLR
en => q[-30]~reg0.ENA
en => q[-29]~reg0.ENA
en => q[-28]~reg0.ENA
en => q[-27]~reg0.ENA
en => q[-26]~reg0.ENA
en => q[-25]~reg0.ENA
en => q[-24]~reg0.ENA
en => q[-23]~reg0.ENA
en => q[-22]~reg0.ENA
en => q[-21]~reg0.ENA
en => q[-20]~reg0.ENA
en => q[-19]~reg0.ENA
en => q[-18]~reg0.ENA
en => q[-17]~reg0.ENA
en => q[-16]~reg0.ENA
en => q[-15]~reg0.ENA
en => q[-14]~reg0.ENA
en => q[-13]~reg0.ENA
en => q[-12]~reg0.ENA
en => q[-11]~reg0.ENA
en => q[-10]~reg0.ENA
en => q[-9]~reg0.ENA
en => q[-8]~reg0.ENA
en => q[-7]~reg0.ENA
en => q[-6]~reg0.ENA
en => q[-5]~reg0.ENA
en => q[-4]~reg0.ENA
en => q[-3]~reg0.ENA
en => q[-2]~reg0.ENA
en => q[-1]~reg0.ENA
en => q[0]~reg0.ENA
en => q[1]~reg0.ENA
en => q[2]~reg0.ENA
q[-30] <= q[-30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-29] <= q[-29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-28] <= q[-28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-27] <= q[-27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-26] <= q[-26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-25] <= q[-25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-24] <= q[-24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-23] <= q[-23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-22] <= q[-22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-21] <= q[-21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-20] <= q[-20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-19] <= q[-19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-18] <= q[-18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-17] <= q[-17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-16] <= q[-16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-15] <= q[-15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-14] <= q[-14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-13] <= q[-13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-12] <= q[-12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-11] <= q[-11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-10] <= q[-10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-9] <= q[-9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-8] <= q[-8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-7] <= q[-7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-6] <= q[-6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-5] <= q[-5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-4] <= q[-4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-3] <= q[-3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-2] <= q[-2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-1] <= q[-1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fully_connected|pe:\MAC_1_to_20:5:mac
ck => regn:acc.ck
rstn => regn:acc.rstn
im[-8] => multiplier:mul.a[-15]
im[-7] => multiplier:mul.a[-14]
im[-6] => multiplier:mul.a[-13]
im[-5] => multiplier:mul.a[-12]
im[-4] => multiplier:mul.a[-11]
im[-3] => multiplier:mul.a[-10]
im[-2] => multiplier:mul.a[-9]
im[-1] => multiplier:mul.a[-8]
im[0] => multiplier:mul.a[-7]
im[1] => multiplier:mul.a[-6]
im[2] => multiplier:mul.a[-5]
im[3] => multiplier:mul.a[-4]
im[4] => multiplier:mul.a[-3]
im[5] => multiplier:mul.a[-2]
im[6] => multiplier:mul.a[-1]
im[7] => multiplier:mul.a[0]
k[-8] => multiplier:mul.b[-15]
k[-7] => multiplier:mul.b[-14]
k[-6] => multiplier:mul.b[-13]
k[-5] => multiplier:mul.b[-12]
k[-4] => multiplier:mul.b[-11]
k[-3] => multiplier:mul.b[-10]
k[-2] => multiplier:mul.b[-9]
k[-1] => multiplier:mul.b[-8]
k[0] => multiplier:mul.b[-7]
k[1] => multiplier:mul.b[-6]
k[2] => multiplier:mul.b[-5]
k[3] => multiplier:mul.b[-4]
k[4] => multiplier:mul.b[-3]
k[5] => multiplier:mul.b[-2]
k[6] => multiplier:mul.b[-1]
k[7] => multiplier:mul.b[0]
psum[-8] <= regn:acc.q[-13]
psum[-7] <= regn:acc.q[-12]
psum[-6] <= regn:acc.q[-11]
psum[-5] <= regn:acc.q[-10]
psum[-4] <= regn:acc.q[-9]
psum[-3] <= regn:acc.q[-8]
psum[-2] <= regn:acc.q[-7]
psum[-1] <= regn:acc.q[-6]
psum[0] <= regn:acc.q[-5]
psum[1] <= regn:acc.q[-4]
psum[2] <= regn:acc.q[-3]
psum[3] <= regn:acc.q[-2]
psum[4] <= regn:acc.q[-1]
psum[5] <= regn:acc.q[0]
psum[6] <= regn:acc.q[1]
psum[7] <= regn:acc.q[2]


|fully_connected|pe:\MAC_1_to_20:5:mac|multiplier:mul
a[-15] => Mult0.IN15
a[-14] => Mult0.IN14
a[-13] => Mult0.IN13
a[-12] => Mult0.IN12
a[-11] => Mult0.IN11
a[-10] => Mult0.IN10
a[-9] => Mult0.IN9
a[-8] => Mult0.IN8
a[-7] => Mult0.IN7
a[-6] => Mult0.IN6
a[-5] => Mult0.IN5
a[-4] => Mult0.IN4
a[-3] => Mult0.IN3
a[-2] => Mult0.IN2
a[-1] => Mult0.IN1
a[0] => Mult0.IN0
b[-15] => Mult0.IN31
b[-14] => Mult0.IN30
b[-13] => Mult0.IN29
b[-12] => Mult0.IN28
b[-11] => Mult0.IN27
b[-10] => Mult0.IN26
b[-9] => Mult0.IN25
b[-8] => Mult0.IN24
b[-7] => Mult0.IN23
b[-6] => Mult0.IN22
b[-5] => Mult0.IN21
b[-4] => Mult0.IN20
b[-3] => Mult0.IN19
b[-2] => Mult0.IN18
b[-1] => Mult0.IN17
b[0] => Mult0.IN16
res[-30] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-29] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-28] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-27] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-26] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-25] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-24] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-23] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-22] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-21] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-20] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-19] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-18] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-17] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-16] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|fully_connected|pe:\MAC_1_to_20:5:mac|adder:add
a[-30] => Add0.IN34
a[-29] => Add0.IN33
a[-28] => Add0.IN32
a[-27] => Add0.IN31
a[-26] => Add0.IN30
a[-25] => Add0.IN29
a[-24] => Add0.IN28
a[-23] => Add0.IN27
a[-22] => Add0.IN26
a[-21] => Add0.IN25
a[-20] => Add0.IN24
a[-19] => Add0.IN23
a[-18] => Add0.IN22
a[-17] => Add0.IN21
a[-16] => Add0.IN20
a[-15] => Add0.IN19
a[-14] => Add0.IN18
a[-13] => Add0.IN17
a[-12] => Add0.IN16
a[-11] => Add0.IN15
a[-10] => Add0.IN14
a[-9] => Add0.IN13
a[-8] => Add0.IN12
a[-7] => Add0.IN11
a[-6] => Add0.IN10
a[-5] => Add0.IN9
a[-4] => Add0.IN8
a[-3] => Add0.IN7
a[-2] => Add0.IN6
a[-1] => Add0.IN5
a[0] => Add0.IN4
a[1] => Add0.IN3
a[2] => Add0.IN1
a[2] => Add0.IN2
b[-30] => Add0.IN68
b[-29] => Add0.IN67
b[-28] => Add0.IN66
b[-27] => Add0.IN65
b[-26] => Add0.IN64
b[-25] => Add0.IN63
b[-24] => Add0.IN62
b[-23] => Add0.IN61
b[-22] => Add0.IN60
b[-21] => Add0.IN59
b[-20] => Add0.IN58
b[-19] => Add0.IN57
b[-18] => Add0.IN56
b[-17] => Add0.IN55
b[-16] => Add0.IN54
b[-15] => Add0.IN53
b[-14] => Add0.IN52
b[-13] => Add0.IN51
b[-12] => Add0.IN50
b[-11] => Add0.IN49
b[-10] => Add0.IN48
b[-9] => Add0.IN47
b[-8] => Add0.IN46
b[-7] => Add0.IN45
b[-6] => Add0.IN44
b[-5] => Add0.IN43
b[-4] => Add0.IN42
b[-3] => Add0.IN41
b[-2] => Add0.IN40
b[-1] => Add0.IN39
b[0] => Add0.IN38
b[1] => Add0.IN37
b[2] => Add0.IN35
b[2] => Add0.IN36
res[-30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|fully_connected|pe:\MAC_1_to_20:5:mac|regn:acc
d[-30] => q[-30]~reg0.DATAIN
d[-29] => q[-29]~reg0.DATAIN
d[-28] => q[-28]~reg0.DATAIN
d[-27] => q[-27]~reg0.DATAIN
d[-26] => q[-26]~reg0.DATAIN
d[-25] => q[-25]~reg0.DATAIN
d[-24] => q[-24]~reg0.DATAIN
d[-23] => q[-23]~reg0.DATAIN
d[-22] => q[-22]~reg0.DATAIN
d[-21] => q[-21]~reg0.DATAIN
d[-20] => q[-20]~reg0.DATAIN
d[-19] => q[-19]~reg0.DATAIN
d[-18] => q[-18]~reg0.DATAIN
d[-17] => q[-17]~reg0.DATAIN
d[-16] => q[-16]~reg0.DATAIN
d[-15] => q[-15]~reg0.DATAIN
d[-14] => q[-14]~reg0.DATAIN
d[-13] => q[-13]~reg0.DATAIN
d[-12] => q[-12]~reg0.DATAIN
d[-11] => q[-11]~reg0.DATAIN
d[-10] => q[-10]~reg0.DATAIN
d[-9] => q[-9]~reg0.DATAIN
d[-8] => q[-8]~reg0.DATAIN
d[-7] => q[-7]~reg0.DATAIN
d[-6] => q[-6]~reg0.DATAIN
d[-5] => q[-5]~reg0.DATAIN
d[-4] => q[-4]~reg0.DATAIN
d[-3] => q[-3]~reg0.DATAIN
d[-2] => q[-2]~reg0.DATAIN
d[-1] => q[-1]~reg0.DATAIN
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
ck => q[-30]~reg0.CLK
ck => q[-29]~reg0.CLK
ck => q[-28]~reg0.CLK
ck => q[-27]~reg0.CLK
ck => q[-26]~reg0.CLK
ck => q[-25]~reg0.CLK
ck => q[-24]~reg0.CLK
ck => q[-23]~reg0.CLK
ck => q[-22]~reg0.CLK
ck => q[-21]~reg0.CLK
ck => q[-20]~reg0.CLK
ck => q[-19]~reg0.CLK
ck => q[-18]~reg0.CLK
ck => q[-17]~reg0.CLK
ck => q[-16]~reg0.CLK
ck => q[-15]~reg0.CLK
ck => q[-14]~reg0.CLK
ck => q[-13]~reg0.CLK
ck => q[-12]~reg0.CLK
ck => q[-11]~reg0.CLK
ck => q[-10]~reg0.CLK
ck => q[-9]~reg0.CLK
ck => q[-8]~reg0.CLK
ck => q[-7]~reg0.CLK
ck => q[-6]~reg0.CLK
ck => q[-5]~reg0.CLK
ck => q[-4]~reg0.CLK
ck => q[-3]~reg0.CLK
ck => q[-2]~reg0.CLK
ck => q[-1]~reg0.CLK
ck => q[0]~reg0.CLK
ck => q[1]~reg0.CLK
ck => q[2]~reg0.CLK
rstn => q[-30]~reg0.ACLR
rstn => q[-29]~reg0.ACLR
rstn => q[-28]~reg0.ACLR
rstn => q[-27]~reg0.ACLR
rstn => q[-26]~reg0.ACLR
rstn => q[-25]~reg0.ACLR
rstn => q[-24]~reg0.ACLR
rstn => q[-23]~reg0.ACLR
rstn => q[-22]~reg0.ACLR
rstn => q[-21]~reg0.ACLR
rstn => q[-20]~reg0.ACLR
rstn => q[-19]~reg0.ACLR
rstn => q[-18]~reg0.ACLR
rstn => q[-17]~reg0.ACLR
rstn => q[-16]~reg0.ACLR
rstn => q[-15]~reg0.ACLR
rstn => q[-14]~reg0.ACLR
rstn => q[-13]~reg0.ACLR
rstn => q[-12]~reg0.ACLR
rstn => q[-11]~reg0.ACLR
rstn => q[-10]~reg0.ACLR
rstn => q[-9]~reg0.ACLR
rstn => q[-8]~reg0.ACLR
rstn => q[-7]~reg0.ACLR
rstn => q[-6]~reg0.ACLR
rstn => q[-5]~reg0.ACLR
rstn => q[-4]~reg0.ACLR
rstn => q[-3]~reg0.ACLR
rstn => q[-2]~reg0.ACLR
rstn => q[-1]~reg0.ACLR
rstn => q[0]~reg0.ACLR
rstn => q[1]~reg0.ACLR
rstn => q[2]~reg0.ACLR
en => q[-30]~reg0.ENA
en => q[-29]~reg0.ENA
en => q[-28]~reg0.ENA
en => q[-27]~reg0.ENA
en => q[-26]~reg0.ENA
en => q[-25]~reg0.ENA
en => q[-24]~reg0.ENA
en => q[-23]~reg0.ENA
en => q[-22]~reg0.ENA
en => q[-21]~reg0.ENA
en => q[-20]~reg0.ENA
en => q[-19]~reg0.ENA
en => q[-18]~reg0.ENA
en => q[-17]~reg0.ENA
en => q[-16]~reg0.ENA
en => q[-15]~reg0.ENA
en => q[-14]~reg0.ENA
en => q[-13]~reg0.ENA
en => q[-12]~reg0.ENA
en => q[-11]~reg0.ENA
en => q[-10]~reg0.ENA
en => q[-9]~reg0.ENA
en => q[-8]~reg0.ENA
en => q[-7]~reg0.ENA
en => q[-6]~reg0.ENA
en => q[-5]~reg0.ENA
en => q[-4]~reg0.ENA
en => q[-3]~reg0.ENA
en => q[-2]~reg0.ENA
en => q[-1]~reg0.ENA
en => q[0]~reg0.ENA
en => q[1]~reg0.ENA
en => q[2]~reg0.ENA
q[-30] <= q[-30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-29] <= q[-29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-28] <= q[-28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-27] <= q[-27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-26] <= q[-26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-25] <= q[-25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-24] <= q[-24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-23] <= q[-23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-22] <= q[-22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-21] <= q[-21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-20] <= q[-20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-19] <= q[-19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-18] <= q[-18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-17] <= q[-17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-16] <= q[-16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-15] <= q[-15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-14] <= q[-14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-13] <= q[-13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-12] <= q[-12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-11] <= q[-11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-10] <= q[-10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-9] <= q[-9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-8] <= q[-8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-7] <= q[-7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-6] <= q[-6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-5] <= q[-5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-4] <= q[-4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-3] <= q[-3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-2] <= q[-2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-1] <= q[-1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fully_connected|pe:\MAC_1_to_20:6:mac
ck => regn:acc.ck
rstn => regn:acc.rstn
im[-8] => multiplier:mul.a[-15]
im[-7] => multiplier:mul.a[-14]
im[-6] => multiplier:mul.a[-13]
im[-5] => multiplier:mul.a[-12]
im[-4] => multiplier:mul.a[-11]
im[-3] => multiplier:mul.a[-10]
im[-2] => multiplier:mul.a[-9]
im[-1] => multiplier:mul.a[-8]
im[0] => multiplier:mul.a[-7]
im[1] => multiplier:mul.a[-6]
im[2] => multiplier:mul.a[-5]
im[3] => multiplier:mul.a[-4]
im[4] => multiplier:mul.a[-3]
im[5] => multiplier:mul.a[-2]
im[6] => multiplier:mul.a[-1]
im[7] => multiplier:mul.a[0]
k[-8] => multiplier:mul.b[-15]
k[-7] => multiplier:mul.b[-14]
k[-6] => multiplier:mul.b[-13]
k[-5] => multiplier:mul.b[-12]
k[-4] => multiplier:mul.b[-11]
k[-3] => multiplier:mul.b[-10]
k[-2] => multiplier:mul.b[-9]
k[-1] => multiplier:mul.b[-8]
k[0] => multiplier:mul.b[-7]
k[1] => multiplier:mul.b[-6]
k[2] => multiplier:mul.b[-5]
k[3] => multiplier:mul.b[-4]
k[4] => multiplier:mul.b[-3]
k[5] => multiplier:mul.b[-2]
k[6] => multiplier:mul.b[-1]
k[7] => multiplier:mul.b[0]
psum[-8] <= regn:acc.q[-13]
psum[-7] <= regn:acc.q[-12]
psum[-6] <= regn:acc.q[-11]
psum[-5] <= regn:acc.q[-10]
psum[-4] <= regn:acc.q[-9]
psum[-3] <= regn:acc.q[-8]
psum[-2] <= regn:acc.q[-7]
psum[-1] <= regn:acc.q[-6]
psum[0] <= regn:acc.q[-5]
psum[1] <= regn:acc.q[-4]
psum[2] <= regn:acc.q[-3]
psum[3] <= regn:acc.q[-2]
psum[4] <= regn:acc.q[-1]
psum[5] <= regn:acc.q[0]
psum[6] <= regn:acc.q[1]
psum[7] <= regn:acc.q[2]


|fully_connected|pe:\MAC_1_to_20:6:mac|multiplier:mul
a[-15] => Mult0.IN15
a[-14] => Mult0.IN14
a[-13] => Mult0.IN13
a[-12] => Mult0.IN12
a[-11] => Mult0.IN11
a[-10] => Mult0.IN10
a[-9] => Mult0.IN9
a[-8] => Mult0.IN8
a[-7] => Mult0.IN7
a[-6] => Mult0.IN6
a[-5] => Mult0.IN5
a[-4] => Mult0.IN4
a[-3] => Mult0.IN3
a[-2] => Mult0.IN2
a[-1] => Mult0.IN1
a[0] => Mult0.IN0
b[-15] => Mult0.IN31
b[-14] => Mult0.IN30
b[-13] => Mult0.IN29
b[-12] => Mult0.IN28
b[-11] => Mult0.IN27
b[-10] => Mult0.IN26
b[-9] => Mult0.IN25
b[-8] => Mult0.IN24
b[-7] => Mult0.IN23
b[-6] => Mult0.IN22
b[-5] => Mult0.IN21
b[-4] => Mult0.IN20
b[-3] => Mult0.IN19
b[-2] => Mult0.IN18
b[-1] => Mult0.IN17
b[0] => Mult0.IN16
res[-30] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-29] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-28] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-27] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-26] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-25] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-24] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-23] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-22] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-21] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-20] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-19] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-18] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-17] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-16] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|fully_connected|pe:\MAC_1_to_20:6:mac|adder:add
a[-30] => Add0.IN34
a[-29] => Add0.IN33
a[-28] => Add0.IN32
a[-27] => Add0.IN31
a[-26] => Add0.IN30
a[-25] => Add0.IN29
a[-24] => Add0.IN28
a[-23] => Add0.IN27
a[-22] => Add0.IN26
a[-21] => Add0.IN25
a[-20] => Add0.IN24
a[-19] => Add0.IN23
a[-18] => Add0.IN22
a[-17] => Add0.IN21
a[-16] => Add0.IN20
a[-15] => Add0.IN19
a[-14] => Add0.IN18
a[-13] => Add0.IN17
a[-12] => Add0.IN16
a[-11] => Add0.IN15
a[-10] => Add0.IN14
a[-9] => Add0.IN13
a[-8] => Add0.IN12
a[-7] => Add0.IN11
a[-6] => Add0.IN10
a[-5] => Add0.IN9
a[-4] => Add0.IN8
a[-3] => Add0.IN7
a[-2] => Add0.IN6
a[-1] => Add0.IN5
a[0] => Add0.IN4
a[1] => Add0.IN3
a[2] => Add0.IN1
a[2] => Add0.IN2
b[-30] => Add0.IN68
b[-29] => Add0.IN67
b[-28] => Add0.IN66
b[-27] => Add0.IN65
b[-26] => Add0.IN64
b[-25] => Add0.IN63
b[-24] => Add0.IN62
b[-23] => Add0.IN61
b[-22] => Add0.IN60
b[-21] => Add0.IN59
b[-20] => Add0.IN58
b[-19] => Add0.IN57
b[-18] => Add0.IN56
b[-17] => Add0.IN55
b[-16] => Add0.IN54
b[-15] => Add0.IN53
b[-14] => Add0.IN52
b[-13] => Add0.IN51
b[-12] => Add0.IN50
b[-11] => Add0.IN49
b[-10] => Add0.IN48
b[-9] => Add0.IN47
b[-8] => Add0.IN46
b[-7] => Add0.IN45
b[-6] => Add0.IN44
b[-5] => Add0.IN43
b[-4] => Add0.IN42
b[-3] => Add0.IN41
b[-2] => Add0.IN40
b[-1] => Add0.IN39
b[0] => Add0.IN38
b[1] => Add0.IN37
b[2] => Add0.IN35
b[2] => Add0.IN36
res[-30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|fully_connected|pe:\MAC_1_to_20:6:mac|regn:acc
d[-30] => q[-30]~reg0.DATAIN
d[-29] => q[-29]~reg0.DATAIN
d[-28] => q[-28]~reg0.DATAIN
d[-27] => q[-27]~reg0.DATAIN
d[-26] => q[-26]~reg0.DATAIN
d[-25] => q[-25]~reg0.DATAIN
d[-24] => q[-24]~reg0.DATAIN
d[-23] => q[-23]~reg0.DATAIN
d[-22] => q[-22]~reg0.DATAIN
d[-21] => q[-21]~reg0.DATAIN
d[-20] => q[-20]~reg0.DATAIN
d[-19] => q[-19]~reg0.DATAIN
d[-18] => q[-18]~reg0.DATAIN
d[-17] => q[-17]~reg0.DATAIN
d[-16] => q[-16]~reg0.DATAIN
d[-15] => q[-15]~reg0.DATAIN
d[-14] => q[-14]~reg0.DATAIN
d[-13] => q[-13]~reg0.DATAIN
d[-12] => q[-12]~reg0.DATAIN
d[-11] => q[-11]~reg0.DATAIN
d[-10] => q[-10]~reg0.DATAIN
d[-9] => q[-9]~reg0.DATAIN
d[-8] => q[-8]~reg0.DATAIN
d[-7] => q[-7]~reg0.DATAIN
d[-6] => q[-6]~reg0.DATAIN
d[-5] => q[-5]~reg0.DATAIN
d[-4] => q[-4]~reg0.DATAIN
d[-3] => q[-3]~reg0.DATAIN
d[-2] => q[-2]~reg0.DATAIN
d[-1] => q[-1]~reg0.DATAIN
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
ck => q[-30]~reg0.CLK
ck => q[-29]~reg0.CLK
ck => q[-28]~reg0.CLK
ck => q[-27]~reg0.CLK
ck => q[-26]~reg0.CLK
ck => q[-25]~reg0.CLK
ck => q[-24]~reg0.CLK
ck => q[-23]~reg0.CLK
ck => q[-22]~reg0.CLK
ck => q[-21]~reg0.CLK
ck => q[-20]~reg0.CLK
ck => q[-19]~reg0.CLK
ck => q[-18]~reg0.CLK
ck => q[-17]~reg0.CLK
ck => q[-16]~reg0.CLK
ck => q[-15]~reg0.CLK
ck => q[-14]~reg0.CLK
ck => q[-13]~reg0.CLK
ck => q[-12]~reg0.CLK
ck => q[-11]~reg0.CLK
ck => q[-10]~reg0.CLK
ck => q[-9]~reg0.CLK
ck => q[-8]~reg0.CLK
ck => q[-7]~reg0.CLK
ck => q[-6]~reg0.CLK
ck => q[-5]~reg0.CLK
ck => q[-4]~reg0.CLK
ck => q[-3]~reg0.CLK
ck => q[-2]~reg0.CLK
ck => q[-1]~reg0.CLK
ck => q[0]~reg0.CLK
ck => q[1]~reg0.CLK
ck => q[2]~reg0.CLK
rstn => q[-30]~reg0.ACLR
rstn => q[-29]~reg0.ACLR
rstn => q[-28]~reg0.ACLR
rstn => q[-27]~reg0.ACLR
rstn => q[-26]~reg0.ACLR
rstn => q[-25]~reg0.ACLR
rstn => q[-24]~reg0.ACLR
rstn => q[-23]~reg0.ACLR
rstn => q[-22]~reg0.ACLR
rstn => q[-21]~reg0.ACLR
rstn => q[-20]~reg0.ACLR
rstn => q[-19]~reg0.ACLR
rstn => q[-18]~reg0.ACLR
rstn => q[-17]~reg0.ACLR
rstn => q[-16]~reg0.ACLR
rstn => q[-15]~reg0.ACLR
rstn => q[-14]~reg0.ACLR
rstn => q[-13]~reg0.ACLR
rstn => q[-12]~reg0.ACLR
rstn => q[-11]~reg0.ACLR
rstn => q[-10]~reg0.ACLR
rstn => q[-9]~reg0.ACLR
rstn => q[-8]~reg0.ACLR
rstn => q[-7]~reg0.ACLR
rstn => q[-6]~reg0.ACLR
rstn => q[-5]~reg0.ACLR
rstn => q[-4]~reg0.ACLR
rstn => q[-3]~reg0.ACLR
rstn => q[-2]~reg0.ACLR
rstn => q[-1]~reg0.ACLR
rstn => q[0]~reg0.ACLR
rstn => q[1]~reg0.ACLR
rstn => q[2]~reg0.ACLR
en => q[-30]~reg0.ENA
en => q[-29]~reg0.ENA
en => q[-28]~reg0.ENA
en => q[-27]~reg0.ENA
en => q[-26]~reg0.ENA
en => q[-25]~reg0.ENA
en => q[-24]~reg0.ENA
en => q[-23]~reg0.ENA
en => q[-22]~reg0.ENA
en => q[-21]~reg0.ENA
en => q[-20]~reg0.ENA
en => q[-19]~reg0.ENA
en => q[-18]~reg0.ENA
en => q[-17]~reg0.ENA
en => q[-16]~reg0.ENA
en => q[-15]~reg0.ENA
en => q[-14]~reg0.ENA
en => q[-13]~reg0.ENA
en => q[-12]~reg0.ENA
en => q[-11]~reg0.ENA
en => q[-10]~reg0.ENA
en => q[-9]~reg0.ENA
en => q[-8]~reg0.ENA
en => q[-7]~reg0.ENA
en => q[-6]~reg0.ENA
en => q[-5]~reg0.ENA
en => q[-4]~reg0.ENA
en => q[-3]~reg0.ENA
en => q[-2]~reg0.ENA
en => q[-1]~reg0.ENA
en => q[0]~reg0.ENA
en => q[1]~reg0.ENA
en => q[2]~reg0.ENA
q[-30] <= q[-30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-29] <= q[-29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-28] <= q[-28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-27] <= q[-27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-26] <= q[-26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-25] <= q[-25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-24] <= q[-24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-23] <= q[-23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-22] <= q[-22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-21] <= q[-21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-20] <= q[-20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-19] <= q[-19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-18] <= q[-18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-17] <= q[-17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-16] <= q[-16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-15] <= q[-15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-14] <= q[-14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-13] <= q[-13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-12] <= q[-12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-11] <= q[-11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-10] <= q[-10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-9] <= q[-9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-8] <= q[-8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-7] <= q[-7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-6] <= q[-6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-5] <= q[-5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-4] <= q[-4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-3] <= q[-3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-2] <= q[-2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-1] <= q[-1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fully_connected|pe:\MAC_1_to_20:7:mac
ck => regn:acc.ck
rstn => regn:acc.rstn
im[-8] => multiplier:mul.a[-15]
im[-7] => multiplier:mul.a[-14]
im[-6] => multiplier:mul.a[-13]
im[-5] => multiplier:mul.a[-12]
im[-4] => multiplier:mul.a[-11]
im[-3] => multiplier:mul.a[-10]
im[-2] => multiplier:mul.a[-9]
im[-1] => multiplier:mul.a[-8]
im[0] => multiplier:mul.a[-7]
im[1] => multiplier:mul.a[-6]
im[2] => multiplier:mul.a[-5]
im[3] => multiplier:mul.a[-4]
im[4] => multiplier:mul.a[-3]
im[5] => multiplier:mul.a[-2]
im[6] => multiplier:mul.a[-1]
im[7] => multiplier:mul.a[0]
k[-8] => multiplier:mul.b[-15]
k[-7] => multiplier:mul.b[-14]
k[-6] => multiplier:mul.b[-13]
k[-5] => multiplier:mul.b[-12]
k[-4] => multiplier:mul.b[-11]
k[-3] => multiplier:mul.b[-10]
k[-2] => multiplier:mul.b[-9]
k[-1] => multiplier:mul.b[-8]
k[0] => multiplier:mul.b[-7]
k[1] => multiplier:mul.b[-6]
k[2] => multiplier:mul.b[-5]
k[3] => multiplier:mul.b[-4]
k[4] => multiplier:mul.b[-3]
k[5] => multiplier:mul.b[-2]
k[6] => multiplier:mul.b[-1]
k[7] => multiplier:mul.b[0]
psum[-8] <= regn:acc.q[-13]
psum[-7] <= regn:acc.q[-12]
psum[-6] <= regn:acc.q[-11]
psum[-5] <= regn:acc.q[-10]
psum[-4] <= regn:acc.q[-9]
psum[-3] <= regn:acc.q[-8]
psum[-2] <= regn:acc.q[-7]
psum[-1] <= regn:acc.q[-6]
psum[0] <= regn:acc.q[-5]
psum[1] <= regn:acc.q[-4]
psum[2] <= regn:acc.q[-3]
psum[3] <= regn:acc.q[-2]
psum[4] <= regn:acc.q[-1]
psum[5] <= regn:acc.q[0]
psum[6] <= regn:acc.q[1]
psum[7] <= regn:acc.q[2]


|fully_connected|pe:\MAC_1_to_20:7:mac|multiplier:mul
a[-15] => Mult0.IN15
a[-14] => Mult0.IN14
a[-13] => Mult0.IN13
a[-12] => Mult0.IN12
a[-11] => Mult0.IN11
a[-10] => Mult0.IN10
a[-9] => Mult0.IN9
a[-8] => Mult0.IN8
a[-7] => Mult0.IN7
a[-6] => Mult0.IN6
a[-5] => Mult0.IN5
a[-4] => Mult0.IN4
a[-3] => Mult0.IN3
a[-2] => Mult0.IN2
a[-1] => Mult0.IN1
a[0] => Mult0.IN0
b[-15] => Mult0.IN31
b[-14] => Mult0.IN30
b[-13] => Mult0.IN29
b[-12] => Mult0.IN28
b[-11] => Mult0.IN27
b[-10] => Mult0.IN26
b[-9] => Mult0.IN25
b[-8] => Mult0.IN24
b[-7] => Mult0.IN23
b[-6] => Mult0.IN22
b[-5] => Mult0.IN21
b[-4] => Mult0.IN20
b[-3] => Mult0.IN19
b[-2] => Mult0.IN18
b[-1] => Mult0.IN17
b[0] => Mult0.IN16
res[-30] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-29] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-28] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-27] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-26] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-25] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-24] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-23] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-22] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-21] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-20] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-19] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-18] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-17] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-16] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|fully_connected|pe:\MAC_1_to_20:7:mac|adder:add
a[-30] => Add0.IN34
a[-29] => Add0.IN33
a[-28] => Add0.IN32
a[-27] => Add0.IN31
a[-26] => Add0.IN30
a[-25] => Add0.IN29
a[-24] => Add0.IN28
a[-23] => Add0.IN27
a[-22] => Add0.IN26
a[-21] => Add0.IN25
a[-20] => Add0.IN24
a[-19] => Add0.IN23
a[-18] => Add0.IN22
a[-17] => Add0.IN21
a[-16] => Add0.IN20
a[-15] => Add0.IN19
a[-14] => Add0.IN18
a[-13] => Add0.IN17
a[-12] => Add0.IN16
a[-11] => Add0.IN15
a[-10] => Add0.IN14
a[-9] => Add0.IN13
a[-8] => Add0.IN12
a[-7] => Add0.IN11
a[-6] => Add0.IN10
a[-5] => Add0.IN9
a[-4] => Add0.IN8
a[-3] => Add0.IN7
a[-2] => Add0.IN6
a[-1] => Add0.IN5
a[0] => Add0.IN4
a[1] => Add0.IN3
a[2] => Add0.IN1
a[2] => Add0.IN2
b[-30] => Add0.IN68
b[-29] => Add0.IN67
b[-28] => Add0.IN66
b[-27] => Add0.IN65
b[-26] => Add0.IN64
b[-25] => Add0.IN63
b[-24] => Add0.IN62
b[-23] => Add0.IN61
b[-22] => Add0.IN60
b[-21] => Add0.IN59
b[-20] => Add0.IN58
b[-19] => Add0.IN57
b[-18] => Add0.IN56
b[-17] => Add0.IN55
b[-16] => Add0.IN54
b[-15] => Add0.IN53
b[-14] => Add0.IN52
b[-13] => Add0.IN51
b[-12] => Add0.IN50
b[-11] => Add0.IN49
b[-10] => Add0.IN48
b[-9] => Add0.IN47
b[-8] => Add0.IN46
b[-7] => Add0.IN45
b[-6] => Add0.IN44
b[-5] => Add0.IN43
b[-4] => Add0.IN42
b[-3] => Add0.IN41
b[-2] => Add0.IN40
b[-1] => Add0.IN39
b[0] => Add0.IN38
b[1] => Add0.IN37
b[2] => Add0.IN35
b[2] => Add0.IN36
res[-30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|fully_connected|pe:\MAC_1_to_20:7:mac|regn:acc
d[-30] => q[-30]~reg0.DATAIN
d[-29] => q[-29]~reg0.DATAIN
d[-28] => q[-28]~reg0.DATAIN
d[-27] => q[-27]~reg0.DATAIN
d[-26] => q[-26]~reg0.DATAIN
d[-25] => q[-25]~reg0.DATAIN
d[-24] => q[-24]~reg0.DATAIN
d[-23] => q[-23]~reg0.DATAIN
d[-22] => q[-22]~reg0.DATAIN
d[-21] => q[-21]~reg0.DATAIN
d[-20] => q[-20]~reg0.DATAIN
d[-19] => q[-19]~reg0.DATAIN
d[-18] => q[-18]~reg0.DATAIN
d[-17] => q[-17]~reg0.DATAIN
d[-16] => q[-16]~reg0.DATAIN
d[-15] => q[-15]~reg0.DATAIN
d[-14] => q[-14]~reg0.DATAIN
d[-13] => q[-13]~reg0.DATAIN
d[-12] => q[-12]~reg0.DATAIN
d[-11] => q[-11]~reg0.DATAIN
d[-10] => q[-10]~reg0.DATAIN
d[-9] => q[-9]~reg0.DATAIN
d[-8] => q[-8]~reg0.DATAIN
d[-7] => q[-7]~reg0.DATAIN
d[-6] => q[-6]~reg0.DATAIN
d[-5] => q[-5]~reg0.DATAIN
d[-4] => q[-4]~reg0.DATAIN
d[-3] => q[-3]~reg0.DATAIN
d[-2] => q[-2]~reg0.DATAIN
d[-1] => q[-1]~reg0.DATAIN
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
ck => q[-30]~reg0.CLK
ck => q[-29]~reg0.CLK
ck => q[-28]~reg0.CLK
ck => q[-27]~reg0.CLK
ck => q[-26]~reg0.CLK
ck => q[-25]~reg0.CLK
ck => q[-24]~reg0.CLK
ck => q[-23]~reg0.CLK
ck => q[-22]~reg0.CLK
ck => q[-21]~reg0.CLK
ck => q[-20]~reg0.CLK
ck => q[-19]~reg0.CLK
ck => q[-18]~reg0.CLK
ck => q[-17]~reg0.CLK
ck => q[-16]~reg0.CLK
ck => q[-15]~reg0.CLK
ck => q[-14]~reg0.CLK
ck => q[-13]~reg0.CLK
ck => q[-12]~reg0.CLK
ck => q[-11]~reg0.CLK
ck => q[-10]~reg0.CLK
ck => q[-9]~reg0.CLK
ck => q[-8]~reg0.CLK
ck => q[-7]~reg0.CLK
ck => q[-6]~reg0.CLK
ck => q[-5]~reg0.CLK
ck => q[-4]~reg0.CLK
ck => q[-3]~reg0.CLK
ck => q[-2]~reg0.CLK
ck => q[-1]~reg0.CLK
ck => q[0]~reg0.CLK
ck => q[1]~reg0.CLK
ck => q[2]~reg0.CLK
rstn => q[-30]~reg0.ACLR
rstn => q[-29]~reg0.ACLR
rstn => q[-28]~reg0.ACLR
rstn => q[-27]~reg0.ACLR
rstn => q[-26]~reg0.ACLR
rstn => q[-25]~reg0.ACLR
rstn => q[-24]~reg0.ACLR
rstn => q[-23]~reg0.ACLR
rstn => q[-22]~reg0.ACLR
rstn => q[-21]~reg0.ACLR
rstn => q[-20]~reg0.ACLR
rstn => q[-19]~reg0.ACLR
rstn => q[-18]~reg0.ACLR
rstn => q[-17]~reg0.ACLR
rstn => q[-16]~reg0.ACLR
rstn => q[-15]~reg0.ACLR
rstn => q[-14]~reg0.ACLR
rstn => q[-13]~reg0.ACLR
rstn => q[-12]~reg0.ACLR
rstn => q[-11]~reg0.ACLR
rstn => q[-10]~reg0.ACLR
rstn => q[-9]~reg0.ACLR
rstn => q[-8]~reg0.ACLR
rstn => q[-7]~reg0.ACLR
rstn => q[-6]~reg0.ACLR
rstn => q[-5]~reg0.ACLR
rstn => q[-4]~reg0.ACLR
rstn => q[-3]~reg0.ACLR
rstn => q[-2]~reg0.ACLR
rstn => q[-1]~reg0.ACLR
rstn => q[0]~reg0.ACLR
rstn => q[1]~reg0.ACLR
rstn => q[2]~reg0.ACLR
en => q[-30]~reg0.ENA
en => q[-29]~reg0.ENA
en => q[-28]~reg0.ENA
en => q[-27]~reg0.ENA
en => q[-26]~reg0.ENA
en => q[-25]~reg0.ENA
en => q[-24]~reg0.ENA
en => q[-23]~reg0.ENA
en => q[-22]~reg0.ENA
en => q[-21]~reg0.ENA
en => q[-20]~reg0.ENA
en => q[-19]~reg0.ENA
en => q[-18]~reg0.ENA
en => q[-17]~reg0.ENA
en => q[-16]~reg0.ENA
en => q[-15]~reg0.ENA
en => q[-14]~reg0.ENA
en => q[-13]~reg0.ENA
en => q[-12]~reg0.ENA
en => q[-11]~reg0.ENA
en => q[-10]~reg0.ENA
en => q[-9]~reg0.ENA
en => q[-8]~reg0.ENA
en => q[-7]~reg0.ENA
en => q[-6]~reg0.ENA
en => q[-5]~reg0.ENA
en => q[-4]~reg0.ENA
en => q[-3]~reg0.ENA
en => q[-2]~reg0.ENA
en => q[-1]~reg0.ENA
en => q[0]~reg0.ENA
en => q[1]~reg0.ENA
en => q[2]~reg0.ENA
q[-30] <= q[-30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-29] <= q[-29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-28] <= q[-28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-27] <= q[-27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-26] <= q[-26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-25] <= q[-25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-24] <= q[-24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-23] <= q[-23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-22] <= q[-22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-21] <= q[-21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-20] <= q[-20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-19] <= q[-19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-18] <= q[-18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-17] <= q[-17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-16] <= q[-16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-15] <= q[-15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-14] <= q[-14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-13] <= q[-13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-12] <= q[-12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-11] <= q[-11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-10] <= q[-10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-9] <= q[-9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-8] <= q[-8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-7] <= q[-7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-6] <= q[-6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-5] <= q[-5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-4] <= q[-4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-3] <= q[-3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-2] <= q[-2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-1] <= q[-1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fully_connected|pe:\MAC_1_to_20:8:mac
ck => regn:acc.ck
rstn => regn:acc.rstn
im[-8] => multiplier:mul.a[-15]
im[-7] => multiplier:mul.a[-14]
im[-6] => multiplier:mul.a[-13]
im[-5] => multiplier:mul.a[-12]
im[-4] => multiplier:mul.a[-11]
im[-3] => multiplier:mul.a[-10]
im[-2] => multiplier:mul.a[-9]
im[-1] => multiplier:mul.a[-8]
im[0] => multiplier:mul.a[-7]
im[1] => multiplier:mul.a[-6]
im[2] => multiplier:mul.a[-5]
im[3] => multiplier:mul.a[-4]
im[4] => multiplier:mul.a[-3]
im[5] => multiplier:mul.a[-2]
im[6] => multiplier:mul.a[-1]
im[7] => multiplier:mul.a[0]
k[-8] => multiplier:mul.b[-15]
k[-7] => multiplier:mul.b[-14]
k[-6] => multiplier:mul.b[-13]
k[-5] => multiplier:mul.b[-12]
k[-4] => multiplier:mul.b[-11]
k[-3] => multiplier:mul.b[-10]
k[-2] => multiplier:mul.b[-9]
k[-1] => multiplier:mul.b[-8]
k[0] => multiplier:mul.b[-7]
k[1] => multiplier:mul.b[-6]
k[2] => multiplier:mul.b[-5]
k[3] => multiplier:mul.b[-4]
k[4] => multiplier:mul.b[-3]
k[5] => multiplier:mul.b[-2]
k[6] => multiplier:mul.b[-1]
k[7] => multiplier:mul.b[0]
psum[-8] <= regn:acc.q[-13]
psum[-7] <= regn:acc.q[-12]
psum[-6] <= regn:acc.q[-11]
psum[-5] <= regn:acc.q[-10]
psum[-4] <= regn:acc.q[-9]
psum[-3] <= regn:acc.q[-8]
psum[-2] <= regn:acc.q[-7]
psum[-1] <= regn:acc.q[-6]
psum[0] <= regn:acc.q[-5]
psum[1] <= regn:acc.q[-4]
psum[2] <= regn:acc.q[-3]
psum[3] <= regn:acc.q[-2]
psum[4] <= regn:acc.q[-1]
psum[5] <= regn:acc.q[0]
psum[6] <= regn:acc.q[1]
psum[7] <= regn:acc.q[2]


|fully_connected|pe:\MAC_1_to_20:8:mac|multiplier:mul
a[-15] => Mult0.IN15
a[-14] => Mult0.IN14
a[-13] => Mult0.IN13
a[-12] => Mult0.IN12
a[-11] => Mult0.IN11
a[-10] => Mult0.IN10
a[-9] => Mult0.IN9
a[-8] => Mult0.IN8
a[-7] => Mult0.IN7
a[-6] => Mult0.IN6
a[-5] => Mult0.IN5
a[-4] => Mult0.IN4
a[-3] => Mult0.IN3
a[-2] => Mult0.IN2
a[-1] => Mult0.IN1
a[0] => Mult0.IN0
b[-15] => Mult0.IN31
b[-14] => Mult0.IN30
b[-13] => Mult0.IN29
b[-12] => Mult0.IN28
b[-11] => Mult0.IN27
b[-10] => Mult0.IN26
b[-9] => Mult0.IN25
b[-8] => Mult0.IN24
b[-7] => Mult0.IN23
b[-6] => Mult0.IN22
b[-5] => Mult0.IN21
b[-4] => Mult0.IN20
b[-3] => Mult0.IN19
b[-2] => Mult0.IN18
b[-1] => Mult0.IN17
b[0] => Mult0.IN16
res[-30] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-29] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-28] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-27] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-26] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-25] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-24] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-23] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-22] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-21] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-20] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-19] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-18] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-17] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-16] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|fully_connected|pe:\MAC_1_to_20:8:mac|adder:add
a[-30] => Add0.IN34
a[-29] => Add0.IN33
a[-28] => Add0.IN32
a[-27] => Add0.IN31
a[-26] => Add0.IN30
a[-25] => Add0.IN29
a[-24] => Add0.IN28
a[-23] => Add0.IN27
a[-22] => Add0.IN26
a[-21] => Add0.IN25
a[-20] => Add0.IN24
a[-19] => Add0.IN23
a[-18] => Add0.IN22
a[-17] => Add0.IN21
a[-16] => Add0.IN20
a[-15] => Add0.IN19
a[-14] => Add0.IN18
a[-13] => Add0.IN17
a[-12] => Add0.IN16
a[-11] => Add0.IN15
a[-10] => Add0.IN14
a[-9] => Add0.IN13
a[-8] => Add0.IN12
a[-7] => Add0.IN11
a[-6] => Add0.IN10
a[-5] => Add0.IN9
a[-4] => Add0.IN8
a[-3] => Add0.IN7
a[-2] => Add0.IN6
a[-1] => Add0.IN5
a[0] => Add0.IN4
a[1] => Add0.IN3
a[2] => Add0.IN1
a[2] => Add0.IN2
b[-30] => Add0.IN68
b[-29] => Add0.IN67
b[-28] => Add0.IN66
b[-27] => Add0.IN65
b[-26] => Add0.IN64
b[-25] => Add0.IN63
b[-24] => Add0.IN62
b[-23] => Add0.IN61
b[-22] => Add0.IN60
b[-21] => Add0.IN59
b[-20] => Add0.IN58
b[-19] => Add0.IN57
b[-18] => Add0.IN56
b[-17] => Add0.IN55
b[-16] => Add0.IN54
b[-15] => Add0.IN53
b[-14] => Add0.IN52
b[-13] => Add0.IN51
b[-12] => Add0.IN50
b[-11] => Add0.IN49
b[-10] => Add0.IN48
b[-9] => Add0.IN47
b[-8] => Add0.IN46
b[-7] => Add0.IN45
b[-6] => Add0.IN44
b[-5] => Add0.IN43
b[-4] => Add0.IN42
b[-3] => Add0.IN41
b[-2] => Add0.IN40
b[-1] => Add0.IN39
b[0] => Add0.IN38
b[1] => Add0.IN37
b[2] => Add0.IN35
b[2] => Add0.IN36
res[-30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|fully_connected|pe:\MAC_1_to_20:8:mac|regn:acc
d[-30] => q[-30]~reg0.DATAIN
d[-29] => q[-29]~reg0.DATAIN
d[-28] => q[-28]~reg0.DATAIN
d[-27] => q[-27]~reg0.DATAIN
d[-26] => q[-26]~reg0.DATAIN
d[-25] => q[-25]~reg0.DATAIN
d[-24] => q[-24]~reg0.DATAIN
d[-23] => q[-23]~reg0.DATAIN
d[-22] => q[-22]~reg0.DATAIN
d[-21] => q[-21]~reg0.DATAIN
d[-20] => q[-20]~reg0.DATAIN
d[-19] => q[-19]~reg0.DATAIN
d[-18] => q[-18]~reg0.DATAIN
d[-17] => q[-17]~reg0.DATAIN
d[-16] => q[-16]~reg0.DATAIN
d[-15] => q[-15]~reg0.DATAIN
d[-14] => q[-14]~reg0.DATAIN
d[-13] => q[-13]~reg0.DATAIN
d[-12] => q[-12]~reg0.DATAIN
d[-11] => q[-11]~reg0.DATAIN
d[-10] => q[-10]~reg0.DATAIN
d[-9] => q[-9]~reg0.DATAIN
d[-8] => q[-8]~reg0.DATAIN
d[-7] => q[-7]~reg0.DATAIN
d[-6] => q[-6]~reg0.DATAIN
d[-5] => q[-5]~reg0.DATAIN
d[-4] => q[-4]~reg0.DATAIN
d[-3] => q[-3]~reg0.DATAIN
d[-2] => q[-2]~reg0.DATAIN
d[-1] => q[-1]~reg0.DATAIN
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
ck => q[-30]~reg0.CLK
ck => q[-29]~reg0.CLK
ck => q[-28]~reg0.CLK
ck => q[-27]~reg0.CLK
ck => q[-26]~reg0.CLK
ck => q[-25]~reg0.CLK
ck => q[-24]~reg0.CLK
ck => q[-23]~reg0.CLK
ck => q[-22]~reg0.CLK
ck => q[-21]~reg0.CLK
ck => q[-20]~reg0.CLK
ck => q[-19]~reg0.CLK
ck => q[-18]~reg0.CLK
ck => q[-17]~reg0.CLK
ck => q[-16]~reg0.CLK
ck => q[-15]~reg0.CLK
ck => q[-14]~reg0.CLK
ck => q[-13]~reg0.CLK
ck => q[-12]~reg0.CLK
ck => q[-11]~reg0.CLK
ck => q[-10]~reg0.CLK
ck => q[-9]~reg0.CLK
ck => q[-8]~reg0.CLK
ck => q[-7]~reg0.CLK
ck => q[-6]~reg0.CLK
ck => q[-5]~reg0.CLK
ck => q[-4]~reg0.CLK
ck => q[-3]~reg0.CLK
ck => q[-2]~reg0.CLK
ck => q[-1]~reg0.CLK
ck => q[0]~reg0.CLK
ck => q[1]~reg0.CLK
ck => q[2]~reg0.CLK
rstn => q[-30]~reg0.ACLR
rstn => q[-29]~reg0.ACLR
rstn => q[-28]~reg0.ACLR
rstn => q[-27]~reg0.ACLR
rstn => q[-26]~reg0.ACLR
rstn => q[-25]~reg0.ACLR
rstn => q[-24]~reg0.ACLR
rstn => q[-23]~reg0.ACLR
rstn => q[-22]~reg0.ACLR
rstn => q[-21]~reg0.ACLR
rstn => q[-20]~reg0.ACLR
rstn => q[-19]~reg0.ACLR
rstn => q[-18]~reg0.ACLR
rstn => q[-17]~reg0.ACLR
rstn => q[-16]~reg0.ACLR
rstn => q[-15]~reg0.ACLR
rstn => q[-14]~reg0.ACLR
rstn => q[-13]~reg0.ACLR
rstn => q[-12]~reg0.ACLR
rstn => q[-11]~reg0.ACLR
rstn => q[-10]~reg0.ACLR
rstn => q[-9]~reg0.ACLR
rstn => q[-8]~reg0.ACLR
rstn => q[-7]~reg0.ACLR
rstn => q[-6]~reg0.ACLR
rstn => q[-5]~reg0.ACLR
rstn => q[-4]~reg0.ACLR
rstn => q[-3]~reg0.ACLR
rstn => q[-2]~reg0.ACLR
rstn => q[-1]~reg0.ACLR
rstn => q[0]~reg0.ACLR
rstn => q[1]~reg0.ACLR
rstn => q[2]~reg0.ACLR
en => q[-30]~reg0.ENA
en => q[-29]~reg0.ENA
en => q[-28]~reg0.ENA
en => q[-27]~reg0.ENA
en => q[-26]~reg0.ENA
en => q[-25]~reg0.ENA
en => q[-24]~reg0.ENA
en => q[-23]~reg0.ENA
en => q[-22]~reg0.ENA
en => q[-21]~reg0.ENA
en => q[-20]~reg0.ENA
en => q[-19]~reg0.ENA
en => q[-18]~reg0.ENA
en => q[-17]~reg0.ENA
en => q[-16]~reg0.ENA
en => q[-15]~reg0.ENA
en => q[-14]~reg0.ENA
en => q[-13]~reg0.ENA
en => q[-12]~reg0.ENA
en => q[-11]~reg0.ENA
en => q[-10]~reg0.ENA
en => q[-9]~reg0.ENA
en => q[-8]~reg0.ENA
en => q[-7]~reg0.ENA
en => q[-6]~reg0.ENA
en => q[-5]~reg0.ENA
en => q[-4]~reg0.ENA
en => q[-3]~reg0.ENA
en => q[-2]~reg0.ENA
en => q[-1]~reg0.ENA
en => q[0]~reg0.ENA
en => q[1]~reg0.ENA
en => q[2]~reg0.ENA
q[-30] <= q[-30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-29] <= q[-29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-28] <= q[-28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-27] <= q[-27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-26] <= q[-26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-25] <= q[-25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-24] <= q[-24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-23] <= q[-23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-22] <= q[-22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-21] <= q[-21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-20] <= q[-20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-19] <= q[-19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-18] <= q[-18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-17] <= q[-17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-16] <= q[-16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-15] <= q[-15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-14] <= q[-14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-13] <= q[-13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-12] <= q[-12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-11] <= q[-11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-10] <= q[-10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-9] <= q[-9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-8] <= q[-8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-7] <= q[-7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-6] <= q[-6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-5] <= q[-5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-4] <= q[-4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-3] <= q[-3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-2] <= q[-2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-1] <= q[-1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fully_connected|pe:\MAC_1_to_20:9:mac
ck => regn:acc.ck
rstn => regn:acc.rstn
im[-8] => multiplier:mul.a[-15]
im[-7] => multiplier:mul.a[-14]
im[-6] => multiplier:mul.a[-13]
im[-5] => multiplier:mul.a[-12]
im[-4] => multiplier:mul.a[-11]
im[-3] => multiplier:mul.a[-10]
im[-2] => multiplier:mul.a[-9]
im[-1] => multiplier:mul.a[-8]
im[0] => multiplier:mul.a[-7]
im[1] => multiplier:mul.a[-6]
im[2] => multiplier:mul.a[-5]
im[3] => multiplier:mul.a[-4]
im[4] => multiplier:mul.a[-3]
im[5] => multiplier:mul.a[-2]
im[6] => multiplier:mul.a[-1]
im[7] => multiplier:mul.a[0]
k[-8] => multiplier:mul.b[-15]
k[-7] => multiplier:mul.b[-14]
k[-6] => multiplier:mul.b[-13]
k[-5] => multiplier:mul.b[-12]
k[-4] => multiplier:mul.b[-11]
k[-3] => multiplier:mul.b[-10]
k[-2] => multiplier:mul.b[-9]
k[-1] => multiplier:mul.b[-8]
k[0] => multiplier:mul.b[-7]
k[1] => multiplier:mul.b[-6]
k[2] => multiplier:mul.b[-5]
k[3] => multiplier:mul.b[-4]
k[4] => multiplier:mul.b[-3]
k[5] => multiplier:mul.b[-2]
k[6] => multiplier:mul.b[-1]
k[7] => multiplier:mul.b[0]
psum[-8] <= regn:acc.q[-13]
psum[-7] <= regn:acc.q[-12]
psum[-6] <= regn:acc.q[-11]
psum[-5] <= regn:acc.q[-10]
psum[-4] <= regn:acc.q[-9]
psum[-3] <= regn:acc.q[-8]
psum[-2] <= regn:acc.q[-7]
psum[-1] <= regn:acc.q[-6]
psum[0] <= regn:acc.q[-5]
psum[1] <= regn:acc.q[-4]
psum[2] <= regn:acc.q[-3]
psum[3] <= regn:acc.q[-2]
psum[4] <= regn:acc.q[-1]
psum[5] <= regn:acc.q[0]
psum[6] <= regn:acc.q[1]
psum[7] <= regn:acc.q[2]


|fully_connected|pe:\MAC_1_to_20:9:mac|multiplier:mul
a[-15] => Mult0.IN15
a[-14] => Mult0.IN14
a[-13] => Mult0.IN13
a[-12] => Mult0.IN12
a[-11] => Mult0.IN11
a[-10] => Mult0.IN10
a[-9] => Mult0.IN9
a[-8] => Mult0.IN8
a[-7] => Mult0.IN7
a[-6] => Mult0.IN6
a[-5] => Mult0.IN5
a[-4] => Mult0.IN4
a[-3] => Mult0.IN3
a[-2] => Mult0.IN2
a[-1] => Mult0.IN1
a[0] => Mult0.IN0
b[-15] => Mult0.IN31
b[-14] => Mult0.IN30
b[-13] => Mult0.IN29
b[-12] => Mult0.IN28
b[-11] => Mult0.IN27
b[-10] => Mult0.IN26
b[-9] => Mult0.IN25
b[-8] => Mult0.IN24
b[-7] => Mult0.IN23
b[-6] => Mult0.IN22
b[-5] => Mult0.IN21
b[-4] => Mult0.IN20
b[-3] => Mult0.IN19
b[-2] => Mult0.IN18
b[-1] => Mult0.IN17
b[0] => Mult0.IN16
res[-30] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-29] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-28] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-27] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-26] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-25] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-24] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-23] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-22] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-21] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-20] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-19] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-18] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-17] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-16] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|fully_connected|pe:\MAC_1_to_20:9:mac|adder:add
a[-30] => Add0.IN34
a[-29] => Add0.IN33
a[-28] => Add0.IN32
a[-27] => Add0.IN31
a[-26] => Add0.IN30
a[-25] => Add0.IN29
a[-24] => Add0.IN28
a[-23] => Add0.IN27
a[-22] => Add0.IN26
a[-21] => Add0.IN25
a[-20] => Add0.IN24
a[-19] => Add0.IN23
a[-18] => Add0.IN22
a[-17] => Add0.IN21
a[-16] => Add0.IN20
a[-15] => Add0.IN19
a[-14] => Add0.IN18
a[-13] => Add0.IN17
a[-12] => Add0.IN16
a[-11] => Add0.IN15
a[-10] => Add0.IN14
a[-9] => Add0.IN13
a[-8] => Add0.IN12
a[-7] => Add0.IN11
a[-6] => Add0.IN10
a[-5] => Add0.IN9
a[-4] => Add0.IN8
a[-3] => Add0.IN7
a[-2] => Add0.IN6
a[-1] => Add0.IN5
a[0] => Add0.IN4
a[1] => Add0.IN3
a[2] => Add0.IN1
a[2] => Add0.IN2
b[-30] => Add0.IN68
b[-29] => Add0.IN67
b[-28] => Add0.IN66
b[-27] => Add0.IN65
b[-26] => Add0.IN64
b[-25] => Add0.IN63
b[-24] => Add0.IN62
b[-23] => Add0.IN61
b[-22] => Add0.IN60
b[-21] => Add0.IN59
b[-20] => Add0.IN58
b[-19] => Add0.IN57
b[-18] => Add0.IN56
b[-17] => Add0.IN55
b[-16] => Add0.IN54
b[-15] => Add0.IN53
b[-14] => Add0.IN52
b[-13] => Add0.IN51
b[-12] => Add0.IN50
b[-11] => Add0.IN49
b[-10] => Add0.IN48
b[-9] => Add0.IN47
b[-8] => Add0.IN46
b[-7] => Add0.IN45
b[-6] => Add0.IN44
b[-5] => Add0.IN43
b[-4] => Add0.IN42
b[-3] => Add0.IN41
b[-2] => Add0.IN40
b[-1] => Add0.IN39
b[0] => Add0.IN38
b[1] => Add0.IN37
b[2] => Add0.IN35
b[2] => Add0.IN36
res[-30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|fully_connected|pe:\MAC_1_to_20:9:mac|regn:acc
d[-30] => q[-30]~reg0.DATAIN
d[-29] => q[-29]~reg0.DATAIN
d[-28] => q[-28]~reg0.DATAIN
d[-27] => q[-27]~reg0.DATAIN
d[-26] => q[-26]~reg0.DATAIN
d[-25] => q[-25]~reg0.DATAIN
d[-24] => q[-24]~reg0.DATAIN
d[-23] => q[-23]~reg0.DATAIN
d[-22] => q[-22]~reg0.DATAIN
d[-21] => q[-21]~reg0.DATAIN
d[-20] => q[-20]~reg0.DATAIN
d[-19] => q[-19]~reg0.DATAIN
d[-18] => q[-18]~reg0.DATAIN
d[-17] => q[-17]~reg0.DATAIN
d[-16] => q[-16]~reg0.DATAIN
d[-15] => q[-15]~reg0.DATAIN
d[-14] => q[-14]~reg0.DATAIN
d[-13] => q[-13]~reg0.DATAIN
d[-12] => q[-12]~reg0.DATAIN
d[-11] => q[-11]~reg0.DATAIN
d[-10] => q[-10]~reg0.DATAIN
d[-9] => q[-9]~reg0.DATAIN
d[-8] => q[-8]~reg0.DATAIN
d[-7] => q[-7]~reg0.DATAIN
d[-6] => q[-6]~reg0.DATAIN
d[-5] => q[-5]~reg0.DATAIN
d[-4] => q[-4]~reg0.DATAIN
d[-3] => q[-3]~reg0.DATAIN
d[-2] => q[-2]~reg0.DATAIN
d[-1] => q[-1]~reg0.DATAIN
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
ck => q[-30]~reg0.CLK
ck => q[-29]~reg0.CLK
ck => q[-28]~reg0.CLK
ck => q[-27]~reg0.CLK
ck => q[-26]~reg0.CLK
ck => q[-25]~reg0.CLK
ck => q[-24]~reg0.CLK
ck => q[-23]~reg0.CLK
ck => q[-22]~reg0.CLK
ck => q[-21]~reg0.CLK
ck => q[-20]~reg0.CLK
ck => q[-19]~reg0.CLK
ck => q[-18]~reg0.CLK
ck => q[-17]~reg0.CLK
ck => q[-16]~reg0.CLK
ck => q[-15]~reg0.CLK
ck => q[-14]~reg0.CLK
ck => q[-13]~reg0.CLK
ck => q[-12]~reg0.CLK
ck => q[-11]~reg0.CLK
ck => q[-10]~reg0.CLK
ck => q[-9]~reg0.CLK
ck => q[-8]~reg0.CLK
ck => q[-7]~reg0.CLK
ck => q[-6]~reg0.CLK
ck => q[-5]~reg0.CLK
ck => q[-4]~reg0.CLK
ck => q[-3]~reg0.CLK
ck => q[-2]~reg0.CLK
ck => q[-1]~reg0.CLK
ck => q[0]~reg0.CLK
ck => q[1]~reg0.CLK
ck => q[2]~reg0.CLK
rstn => q[-30]~reg0.ACLR
rstn => q[-29]~reg0.ACLR
rstn => q[-28]~reg0.ACLR
rstn => q[-27]~reg0.ACLR
rstn => q[-26]~reg0.ACLR
rstn => q[-25]~reg0.ACLR
rstn => q[-24]~reg0.ACLR
rstn => q[-23]~reg0.ACLR
rstn => q[-22]~reg0.ACLR
rstn => q[-21]~reg0.ACLR
rstn => q[-20]~reg0.ACLR
rstn => q[-19]~reg0.ACLR
rstn => q[-18]~reg0.ACLR
rstn => q[-17]~reg0.ACLR
rstn => q[-16]~reg0.ACLR
rstn => q[-15]~reg0.ACLR
rstn => q[-14]~reg0.ACLR
rstn => q[-13]~reg0.ACLR
rstn => q[-12]~reg0.ACLR
rstn => q[-11]~reg0.ACLR
rstn => q[-10]~reg0.ACLR
rstn => q[-9]~reg0.ACLR
rstn => q[-8]~reg0.ACLR
rstn => q[-7]~reg0.ACLR
rstn => q[-6]~reg0.ACLR
rstn => q[-5]~reg0.ACLR
rstn => q[-4]~reg0.ACLR
rstn => q[-3]~reg0.ACLR
rstn => q[-2]~reg0.ACLR
rstn => q[-1]~reg0.ACLR
rstn => q[0]~reg0.ACLR
rstn => q[1]~reg0.ACLR
rstn => q[2]~reg0.ACLR
en => q[-30]~reg0.ENA
en => q[-29]~reg0.ENA
en => q[-28]~reg0.ENA
en => q[-27]~reg0.ENA
en => q[-26]~reg0.ENA
en => q[-25]~reg0.ENA
en => q[-24]~reg0.ENA
en => q[-23]~reg0.ENA
en => q[-22]~reg0.ENA
en => q[-21]~reg0.ENA
en => q[-20]~reg0.ENA
en => q[-19]~reg0.ENA
en => q[-18]~reg0.ENA
en => q[-17]~reg0.ENA
en => q[-16]~reg0.ENA
en => q[-15]~reg0.ENA
en => q[-14]~reg0.ENA
en => q[-13]~reg0.ENA
en => q[-12]~reg0.ENA
en => q[-11]~reg0.ENA
en => q[-10]~reg0.ENA
en => q[-9]~reg0.ENA
en => q[-8]~reg0.ENA
en => q[-7]~reg0.ENA
en => q[-6]~reg0.ENA
en => q[-5]~reg0.ENA
en => q[-4]~reg0.ENA
en => q[-3]~reg0.ENA
en => q[-2]~reg0.ENA
en => q[-1]~reg0.ENA
en => q[0]~reg0.ENA
en => q[1]~reg0.ENA
en => q[2]~reg0.ENA
q[-30] <= q[-30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-29] <= q[-29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-28] <= q[-28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-27] <= q[-27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-26] <= q[-26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-25] <= q[-25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-24] <= q[-24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-23] <= q[-23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-22] <= q[-22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-21] <= q[-21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-20] <= q[-20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-19] <= q[-19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-18] <= q[-18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-17] <= q[-17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-16] <= q[-16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-15] <= q[-15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-14] <= q[-14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-13] <= q[-13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-12] <= q[-12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-11] <= q[-11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-10] <= q[-10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-9] <= q[-9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-8] <= q[-8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-7] <= q[-7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-6] <= q[-6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-5] <= q[-5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-4] <= q[-4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-3] <= q[-3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-2] <= q[-2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-1] <= q[-1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fully_connected|pe:\MAC_1_to_20:10:mac
ck => regn:acc.ck
rstn => regn:acc.rstn
im[-8] => multiplier:mul.a[-15]
im[-7] => multiplier:mul.a[-14]
im[-6] => multiplier:mul.a[-13]
im[-5] => multiplier:mul.a[-12]
im[-4] => multiplier:mul.a[-11]
im[-3] => multiplier:mul.a[-10]
im[-2] => multiplier:mul.a[-9]
im[-1] => multiplier:mul.a[-8]
im[0] => multiplier:mul.a[-7]
im[1] => multiplier:mul.a[-6]
im[2] => multiplier:mul.a[-5]
im[3] => multiplier:mul.a[-4]
im[4] => multiplier:mul.a[-3]
im[5] => multiplier:mul.a[-2]
im[6] => multiplier:mul.a[-1]
im[7] => multiplier:mul.a[0]
k[-8] => multiplier:mul.b[-15]
k[-7] => multiplier:mul.b[-14]
k[-6] => multiplier:mul.b[-13]
k[-5] => multiplier:mul.b[-12]
k[-4] => multiplier:mul.b[-11]
k[-3] => multiplier:mul.b[-10]
k[-2] => multiplier:mul.b[-9]
k[-1] => multiplier:mul.b[-8]
k[0] => multiplier:mul.b[-7]
k[1] => multiplier:mul.b[-6]
k[2] => multiplier:mul.b[-5]
k[3] => multiplier:mul.b[-4]
k[4] => multiplier:mul.b[-3]
k[5] => multiplier:mul.b[-2]
k[6] => multiplier:mul.b[-1]
k[7] => multiplier:mul.b[0]
psum[-8] <= regn:acc.q[-13]
psum[-7] <= regn:acc.q[-12]
psum[-6] <= regn:acc.q[-11]
psum[-5] <= regn:acc.q[-10]
psum[-4] <= regn:acc.q[-9]
psum[-3] <= regn:acc.q[-8]
psum[-2] <= regn:acc.q[-7]
psum[-1] <= regn:acc.q[-6]
psum[0] <= regn:acc.q[-5]
psum[1] <= regn:acc.q[-4]
psum[2] <= regn:acc.q[-3]
psum[3] <= regn:acc.q[-2]
psum[4] <= regn:acc.q[-1]
psum[5] <= regn:acc.q[0]
psum[6] <= regn:acc.q[1]
psum[7] <= regn:acc.q[2]


|fully_connected|pe:\MAC_1_to_20:10:mac|multiplier:mul
a[-15] => Mult0.IN15
a[-14] => Mult0.IN14
a[-13] => Mult0.IN13
a[-12] => Mult0.IN12
a[-11] => Mult0.IN11
a[-10] => Mult0.IN10
a[-9] => Mult0.IN9
a[-8] => Mult0.IN8
a[-7] => Mult0.IN7
a[-6] => Mult0.IN6
a[-5] => Mult0.IN5
a[-4] => Mult0.IN4
a[-3] => Mult0.IN3
a[-2] => Mult0.IN2
a[-1] => Mult0.IN1
a[0] => Mult0.IN0
b[-15] => Mult0.IN31
b[-14] => Mult0.IN30
b[-13] => Mult0.IN29
b[-12] => Mult0.IN28
b[-11] => Mult0.IN27
b[-10] => Mult0.IN26
b[-9] => Mult0.IN25
b[-8] => Mult0.IN24
b[-7] => Mult0.IN23
b[-6] => Mult0.IN22
b[-5] => Mult0.IN21
b[-4] => Mult0.IN20
b[-3] => Mult0.IN19
b[-2] => Mult0.IN18
b[-1] => Mult0.IN17
b[0] => Mult0.IN16
res[-30] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-29] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-28] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-27] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-26] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-25] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-24] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-23] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-22] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-21] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-20] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-19] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-18] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-17] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-16] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|fully_connected|pe:\MAC_1_to_20:10:mac|adder:add
a[-30] => Add0.IN34
a[-29] => Add0.IN33
a[-28] => Add0.IN32
a[-27] => Add0.IN31
a[-26] => Add0.IN30
a[-25] => Add0.IN29
a[-24] => Add0.IN28
a[-23] => Add0.IN27
a[-22] => Add0.IN26
a[-21] => Add0.IN25
a[-20] => Add0.IN24
a[-19] => Add0.IN23
a[-18] => Add0.IN22
a[-17] => Add0.IN21
a[-16] => Add0.IN20
a[-15] => Add0.IN19
a[-14] => Add0.IN18
a[-13] => Add0.IN17
a[-12] => Add0.IN16
a[-11] => Add0.IN15
a[-10] => Add0.IN14
a[-9] => Add0.IN13
a[-8] => Add0.IN12
a[-7] => Add0.IN11
a[-6] => Add0.IN10
a[-5] => Add0.IN9
a[-4] => Add0.IN8
a[-3] => Add0.IN7
a[-2] => Add0.IN6
a[-1] => Add0.IN5
a[0] => Add0.IN4
a[1] => Add0.IN3
a[2] => Add0.IN1
a[2] => Add0.IN2
b[-30] => Add0.IN68
b[-29] => Add0.IN67
b[-28] => Add0.IN66
b[-27] => Add0.IN65
b[-26] => Add0.IN64
b[-25] => Add0.IN63
b[-24] => Add0.IN62
b[-23] => Add0.IN61
b[-22] => Add0.IN60
b[-21] => Add0.IN59
b[-20] => Add0.IN58
b[-19] => Add0.IN57
b[-18] => Add0.IN56
b[-17] => Add0.IN55
b[-16] => Add0.IN54
b[-15] => Add0.IN53
b[-14] => Add0.IN52
b[-13] => Add0.IN51
b[-12] => Add0.IN50
b[-11] => Add0.IN49
b[-10] => Add0.IN48
b[-9] => Add0.IN47
b[-8] => Add0.IN46
b[-7] => Add0.IN45
b[-6] => Add0.IN44
b[-5] => Add0.IN43
b[-4] => Add0.IN42
b[-3] => Add0.IN41
b[-2] => Add0.IN40
b[-1] => Add0.IN39
b[0] => Add0.IN38
b[1] => Add0.IN37
b[2] => Add0.IN35
b[2] => Add0.IN36
res[-30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|fully_connected|pe:\MAC_1_to_20:10:mac|regn:acc
d[-30] => q[-30]~reg0.DATAIN
d[-29] => q[-29]~reg0.DATAIN
d[-28] => q[-28]~reg0.DATAIN
d[-27] => q[-27]~reg0.DATAIN
d[-26] => q[-26]~reg0.DATAIN
d[-25] => q[-25]~reg0.DATAIN
d[-24] => q[-24]~reg0.DATAIN
d[-23] => q[-23]~reg0.DATAIN
d[-22] => q[-22]~reg0.DATAIN
d[-21] => q[-21]~reg0.DATAIN
d[-20] => q[-20]~reg0.DATAIN
d[-19] => q[-19]~reg0.DATAIN
d[-18] => q[-18]~reg0.DATAIN
d[-17] => q[-17]~reg0.DATAIN
d[-16] => q[-16]~reg0.DATAIN
d[-15] => q[-15]~reg0.DATAIN
d[-14] => q[-14]~reg0.DATAIN
d[-13] => q[-13]~reg0.DATAIN
d[-12] => q[-12]~reg0.DATAIN
d[-11] => q[-11]~reg0.DATAIN
d[-10] => q[-10]~reg0.DATAIN
d[-9] => q[-9]~reg0.DATAIN
d[-8] => q[-8]~reg0.DATAIN
d[-7] => q[-7]~reg0.DATAIN
d[-6] => q[-6]~reg0.DATAIN
d[-5] => q[-5]~reg0.DATAIN
d[-4] => q[-4]~reg0.DATAIN
d[-3] => q[-3]~reg0.DATAIN
d[-2] => q[-2]~reg0.DATAIN
d[-1] => q[-1]~reg0.DATAIN
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
ck => q[-30]~reg0.CLK
ck => q[-29]~reg0.CLK
ck => q[-28]~reg0.CLK
ck => q[-27]~reg0.CLK
ck => q[-26]~reg0.CLK
ck => q[-25]~reg0.CLK
ck => q[-24]~reg0.CLK
ck => q[-23]~reg0.CLK
ck => q[-22]~reg0.CLK
ck => q[-21]~reg0.CLK
ck => q[-20]~reg0.CLK
ck => q[-19]~reg0.CLK
ck => q[-18]~reg0.CLK
ck => q[-17]~reg0.CLK
ck => q[-16]~reg0.CLK
ck => q[-15]~reg0.CLK
ck => q[-14]~reg0.CLK
ck => q[-13]~reg0.CLK
ck => q[-12]~reg0.CLK
ck => q[-11]~reg0.CLK
ck => q[-10]~reg0.CLK
ck => q[-9]~reg0.CLK
ck => q[-8]~reg0.CLK
ck => q[-7]~reg0.CLK
ck => q[-6]~reg0.CLK
ck => q[-5]~reg0.CLK
ck => q[-4]~reg0.CLK
ck => q[-3]~reg0.CLK
ck => q[-2]~reg0.CLK
ck => q[-1]~reg0.CLK
ck => q[0]~reg0.CLK
ck => q[1]~reg0.CLK
ck => q[2]~reg0.CLK
rstn => q[-30]~reg0.ACLR
rstn => q[-29]~reg0.ACLR
rstn => q[-28]~reg0.ACLR
rstn => q[-27]~reg0.ACLR
rstn => q[-26]~reg0.ACLR
rstn => q[-25]~reg0.ACLR
rstn => q[-24]~reg0.ACLR
rstn => q[-23]~reg0.ACLR
rstn => q[-22]~reg0.ACLR
rstn => q[-21]~reg0.ACLR
rstn => q[-20]~reg0.ACLR
rstn => q[-19]~reg0.ACLR
rstn => q[-18]~reg0.ACLR
rstn => q[-17]~reg0.ACLR
rstn => q[-16]~reg0.ACLR
rstn => q[-15]~reg0.ACLR
rstn => q[-14]~reg0.ACLR
rstn => q[-13]~reg0.ACLR
rstn => q[-12]~reg0.ACLR
rstn => q[-11]~reg0.ACLR
rstn => q[-10]~reg0.ACLR
rstn => q[-9]~reg0.ACLR
rstn => q[-8]~reg0.ACLR
rstn => q[-7]~reg0.ACLR
rstn => q[-6]~reg0.ACLR
rstn => q[-5]~reg0.ACLR
rstn => q[-4]~reg0.ACLR
rstn => q[-3]~reg0.ACLR
rstn => q[-2]~reg0.ACLR
rstn => q[-1]~reg0.ACLR
rstn => q[0]~reg0.ACLR
rstn => q[1]~reg0.ACLR
rstn => q[2]~reg0.ACLR
en => q[-30]~reg0.ENA
en => q[-29]~reg0.ENA
en => q[-28]~reg0.ENA
en => q[-27]~reg0.ENA
en => q[-26]~reg0.ENA
en => q[-25]~reg0.ENA
en => q[-24]~reg0.ENA
en => q[-23]~reg0.ENA
en => q[-22]~reg0.ENA
en => q[-21]~reg0.ENA
en => q[-20]~reg0.ENA
en => q[-19]~reg0.ENA
en => q[-18]~reg0.ENA
en => q[-17]~reg0.ENA
en => q[-16]~reg0.ENA
en => q[-15]~reg0.ENA
en => q[-14]~reg0.ENA
en => q[-13]~reg0.ENA
en => q[-12]~reg0.ENA
en => q[-11]~reg0.ENA
en => q[-10]~reg0.ENA
en => q[-9]~reg0.ENA
en => q[-8]~reg0.ENA
en => q[-7]~reg0.ENA
en => q[-6]~reg0.ENA
en => q[-5]~reg0.ENA
en => q[-4]~reg0.ENA
en => q[-3]~reg0.ENA
en => q[-2]~reg0.ENA
en => q[-1]~reg0.ENA
en => q[0]~reg0.ENA
en => q[1]~reg0.ENA
en => q[2]~reg0.ENA
q[-30] <= q[-30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-29] <= q[-29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-28] <= q[-28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-27] <= q[-27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-26] <= q[-26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-25] <= q[-25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-24] <= q[-24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-23] <= q[-23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-22] <= q[-22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-21] <= q[-21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-20] <= q[-20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-19] <= q[-19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-18] <= q[-18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-17] <= q[-17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-16] <= q[-16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-15] <= q[-15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-14] <= q[-14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-13] <= q[-13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-12] <= q[-12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-11] <= q[-11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-10] <= q[-10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-9] <= q[-9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-8] <= q[-8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-7] <= q[-7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-6] <= q[-6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-5] <= q[-5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-4] <= q[-4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-3] <= q[-3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-2] <= q[-2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-1] <= q[-1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fully_connected|pe:\MAC_1_to_20:11:mac
ck => regn:acc.ck
rstn => regn:acc.rstn
im[-8] => multiplier:mul.a[-15]
im[-7] => multiplier:mul.a[-14]
im[-6] => multiplier:mul.a[-13]
im[-5] => multiplier:mul.a[-12]
im[-4] => multiplier:mul.a[-11]
im[-3] => multiplier:mul.a[-10]
im[-2] => multiplier:mul.a[-9]
im[-1] => multiplier:mul.a[-8]
im[0] => multiplier:mul.a[-7]
im[1] => multiplier:mul.a[-6]
im[2] => multiplier:mul.a[-5]
im[3] => multiplier:mul.a[-4]
im[4] => multiplier:mul.a[-3]
im[5] => multiplier:mul.a[-2]
im[6] => multiplier:mul.a[-1]
im[7] => multiplier:mul.a[0]
k[-8] => multiplier:mul.b[-15]
k[-7] => multiplier:mul.b[-14]
k[-6] => multiplier:mul.b[-13]
k[-5] => multiplier:mul.b[-12]
k[-4] => multiplier:mul.b[-11]
k[-3] => multiplier:mul.b[-10]
k[-2] => multiplier:mul.b[-9]
k[-1] => multiplier:mul.b[-8]
k[0] => multiplier:mul.b[-7]
k[1] => multiplier:mul.b[-6]
k[2] => multiplier:mul.b[-5]
k[3] => multiplier:mul.b[-4]
k[4] => multiplier:mul.b[-3]
k[5] => multiplier:mul.b[-2]
k[6] => multiplier:mul.b[-1]
k[7] => multiplier:mul.b[0]
psum[-8] <= regn:acc.q[-13]
psum[-7] <= regn:acc.q[-12]
psum[-6] <= regn:acc.q[-11]
psum[-5] <= regn:acc.q[-10]
psum[-4] <= regn:acc.q[-9]
psum[-3] <= regn:acc.q[-8]
psum[-2] <= regn:acc.q[-7]
psum[-1] <= regn:acc.q[-6]
psum[0] <= regn:acc.q[-5]
psum[1] <= regn:acc.q[-4]
psum[2] <= regn:acc.q[-3]
psum[3] <= regn:acc.q[-2]
psum[4] <= regn:acc.q[-1]
psum[5] <= regn:acc.q[0]
psum[6] <= regn:acc.q[1]
psum[7] <= regn:acc.q[2]


|fully_connected|pe:\MAC_1_to_20:11:mac|multiplier:mul
a[-15] => Mult0.IN15
a[-14] => Mult0.IN14
a[-13] => Mult0.IN13
a[-12] => Mult0.IN12
a[-11] => Mult0.IN11
a[-10] => Mult0.IN10
a[-9] => Mult0.IN9
a[-8] => Mult0.IN8
a[-7] => Mult0.IN7
a[-6] => Mult0.IN6
a[-5] => Mult0.IN5
a[-4] => Mult0.IN4
a[-3] => Mult0.IN3
a[-2] => Mult0.IN2
a[-1] => Mult0.IN1
a[0] => Mult0.IN0
b[-15] => Mult0.IN31
b[-14] => Mult0.IN30
b[-13] => Mult0.IN29
b[-12] => Mult0.IN28
b[-11] => Mult0.IN27
b[-10] => Mult0.IN26
b[-9] => Mult0.IN25
b[-8] => Mult0.IN24
b[-7] => Mult0.IN23
b[-6] => Mult0.IN22
b[-5] => Mult0.IN21
b[-4] => Mult0.IN20
b[-3] => Mult0.IN19
b[-2] => Mult0.IN18
b[-1] => Mult0.IN17
b[0] => Mult0.IN16
res[-30] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-29] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-28] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-27] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-26] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-25] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-24] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-23] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-22] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-21] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-20] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-19] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-18] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-17] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-16] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|fully_connected|pe:\MAC_1_to_20:11:mac|adder:add
a[-30] => Add0.IN34
a[-29] => Add0.IN33
a[-28] => Add0.IN32
a[-27] => Add0.IN31
a[-26] => Add0.IN30
a[-25] => Add0.IN29
a[-24] => Add0.IN28
a[-23] => Add0.IN27
a[-22] => Add0.IN26
a[-21] => Add0.IN25
a[-20] => Add0.IN24
a[-19] => Add0.IN23
a[-18] => Add0.IN22
a[-17] => Add0.IN21
a[-16] => Add0.IN20
a[-15] => Add0.IN19
a[-14] => Add0.IN18
a[-13] => Add0.IN17
a[-12] => Add0.IN16
a[-11] => Add0.IN15
a[-10] => Add0.IN14
a[-9] => Add0.IN13
a[-8] => Add0.IN12
a[-7] => Add0.IN11
a[-6] => Add0.IN10
a[-5] => Add0.IN9
a[-4] => Add0.IN8
a[-3] => Add0.IN7
a[-2] => Add0.IN6
a[-1] => Add0.IN5
a[0] => Add0.IN4
a[1] => Add0.IN3
a[2] => Add0.IN1
a[2] => Add0.IN2
b[-30] => Add0.IN68
b[-29] => Add0.IN67
b[-28] => Add0.IN66
b[-27] => Add0.IN65
b[-26] => Add0.IN64
b[-25] => Add0.IN63
b[-24] => Add0.IN62
b[-23] => Add0.IN61
b[-22] => Add0.IN60
b[-21] => Add0.IN59
b[-20] => Add0.IN58
b[-19] => Add0.IN57
b[-18] => Add0.IN56
b[-17] => Add0.IN55
b[-16] => Add0.IN54
b[-15] => Add0.IN53
b[-14] => Add0.IN52
b[-13] => Add0.IN51
b[-12] => Add0.IN50
b[-11] => Add0.IN49
b[-10] => Add0.IN48
b[-9] => Add0.IN47
b[-8] => Add0.IN46
b[-7] => Add0.IN45
b[-6] => Add0.IN44
b[-5] => Add0.IN43
b[-4] => Add0.IN42
b[-3] => Add0.IN41
b[-2] => Add0.IN40
b[-1] => Add0.IN39
b[0] => Add0.IN38
b[1] => Add0.IN37
b[2] => Add0.IN35
b[2] => Add0.IN36
res[-30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|fully_connected|pe:\MAC_1_to_20:11:mac|regn:acc
d[-30] => q[-30]~reg0.DATAIN
d[-29] => q[-29]~reg0.DATAIN
d[-28] => q[-28]~reg0.DATAIN
d[-27] => q[-27]~reg0.DATAIN
d[-26] => q[-26]~reg0.DATAIN
d[-25] => q[-25]~reg0.DATAIN
d[-24] => q[-24]~reg0.DATAIN
d[-23] => q[-23]~reg0.DATAIN
d[-22] => q[-22]~reg0.DATAIN
d[-21] => q[-21]~reg0.DATAIN
d[-20] => q[-20]~reg0.DATAIN
d[-19] => q[-19]~reg0.DATAIN
d[-18] => q[-18]~reg0.DATAIN
d[-17] => q[-17]~reg0.DATAIN
d[-16] => q[-16]~reg0.DATAIN
d[-15] => q[-15]~reg0.DATAIN
d[-14] => q[-14]~reg0.DATAIN
d[-13] => q[-13]~reg0.DATAIN
d[-12] => q[-12]~reg0.DATAIN
d[-11] => q[-11]~reg0.DATAIN
d[-10] => q[-10]~reg0.DATAIN
d[-9] => q[-9]~reg0.DATAIN
d[-8] => q[-8]~reg0.DATAIN
d[-7] => q[-7]~reg0.DATAIN
d[-6] => q[-6]~reg0.DATAIN
d[-5] => q[-5]~reg0.DATAIN
d[-4] => q[-4]~reg0.DATAIN
d[-3] => q[-3]~reg0.DATAIN
d[-2] => q[-2]~reg0.DATAIN
d[-1] => q[-1]~reg0.DATAIN
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
ck => q[-30]~reg0.CLK
ck => q[-29]~reg0.CLK
ck => q[-28]~reg0.CLK
ck => q[-27]~reg0.CLK
ck => q[-26]~reg0.CLK
ck => q[-25]~reg0.CLK
ck => q[-24]~reg0.CLK
ck => q[-23]~reg0.CLK
ck => q[-22]~reg0.CLK
ck => q[-21]~reg0.CLK
ck => q[-20]~reg0.CLK
ck => q[-19]~reg0.CLK
ck => q[-18]~reg0.CLK
ck => q[-17]~reg0.CLK
ck => q[-16]~reg0.CLK
ck => q[-15]~reg0.CLK
ck => q[-14]~reg0.CLK
ck => q[-13]~reg0.CLK
ck => q[-12]~reg0.CLK
ck => q[-11]~reg0.CLK
ck => q[-10]~reg0.CLK
ck => q[-9]~reg0.CLK
ck => q[-8]~reg0.CLK
ck => q[-7]~reg0.CLK
ck => q[-6]~reg0.CLK
ck => q[-5]~reg0.CLK
ck => q[-4]~reg0.CLK
ck => q[-3]~reg0.CLK
ck => q[-2]~reg0.CLK
ck => q[-1]~reg0.CLK
ck => q[0]~reg0.CLK
ck => q[1]~reg0.CLK
ck => q[2]~reg0.CLK
rstn => q[-30]~reg0.ACLR
rstn => q[-29]~reg0.ACLR
rstn => q[-28]~reg0.ACLR
rstn => q[-27]~reg0.ACLR
rstn => q[-26]~reg0.ACLR
rstn => q[-25]~reg0.ACLR
rstn => q[-24]~reg0.ACLR
rstn => q[-23]~reg0.ACLR
rstn => q[-22]~reg0.ACLR
rstn => q[-21]~reg0.ACLR
rstn => q[-20]~reg0.ACLR
rstn => q[-19]~reg0.ACLR
rstn => q[-18]~reg0.ACLR
rstn => q[-17]~reg0.ACLR
rstn => q[-16]~reg0.ACLR
rstn => q[-15]~reg0.ACLR
rstn => q[-14]~reg0.ACLR
rstn => q[-13]~reg0.ACLR
rstn => q[-12]~reg0.ACLR
rstn => q[-11]~reg0.ACLR
rstn => q[-10]~reg0.ACLR
rstn => q[-9]~reg0.ACLR
rstn => q[-8]~reg0.ACLR
rstn => q[-7]~reg0.ACLR
rstn => q[-6]~reg0.ACLR
rstn => q[-5]~reg0.ACLR
rstn => q[-4]~reg0.ACLR
rstn => q[-3]~reg0.ACLR
rstn => q[-2]~reg0.ACLR
rstn => q[-1]~reg0.ACLR
rstn => q[0]~reg0.ACLR
rstn => q[1]~reg0.ACLR
rstn => q[2]~reg0.ACLR
en => q[-30]~reg0.ENA
en => q[-29]~reg0.ENA
en => q[-28]~reg0.ENA
en => q[-27]~reg0.ENA
en => q[-26]~reg0.ENA
en => q[-25]~reg0.ENA
en => q[-24]~reg0.ENA
en => q[-23]~reg0.ENA
en => q[-22]~reg0.ENA
en => q[-21]~reg0.ENA
en => q[-20]~reg0.ENA
en => q[-19]~reg0.ENA
en => q[-18]~reg0.ENA
en => q[-17]~reg0.ENA
en => q[-16]~reg0.ENA
en => q[-15]~reg0.ENA
en => q[-14]~reg0.ENA
en => q[-13]~reg0.ENA
en => q[-12]~reg0.ENA
en => q[-11]~reg0.ENA
en => q[-10]~reg0.ENA
en => q[-9]~reg0.ENA
en => q[-8]~reg0.ENA
en => q[-7]~reg0.ENA
en => q[-6]~reg0.ENA
en => q[-5]~reg0.ENA
en => q[-4]~reg0.ENA
en => q[-3]~reg0.ENA
en => q[-2]~reg0.ENA
en => q[-1]~reg0.ENA
en => q[0]~reg0.ENA
en => q[1]~reg0.ENA
en => q[2]~reg0.ENA
q[-30] <= q[-30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-29] <= q[-29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-28] <= q[-28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-27] <= q[-27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-26] <= q[-26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-25] <= q[-25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-24] <= q[-24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-23] <= q[-23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-22] <= q[-22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-21] <= q[-21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-20] <= q[-20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-19] <= q[-19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-18] <= q[-18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-17] <= q[-17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-16] <= q[-16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-15] <= q[-15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-14] <= q[-14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-13] <= q[-13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-12] <= q[-12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-11] <= q[-11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-10] <= q[-10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-9] <= q[-9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-8] <= q[-8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-7] <= q[-7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-6] <= q[-6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-5] <= q[-5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-4] <= q[-4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-3] <= q[-3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-2] <= q[-2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-1] <= q[-1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fully_connected|pe:\MAC_1_to_20:12:mac
ck => regn:acc.ck
rstn => regn:acc.rstn
im[-8] => multiplier:mul.a[-15]
im[-7] => multiplier:mul.a[-14]
im[-6] => multiplier:mul.a[-13]
im[-5] => multiplier:mul.a[-12]
im[-4] => multiplier:mul.a[-11]
im[-3] => multiplier:mul.a[-10]
im[-2] => multiplier:mul.a[-9]
im[-1] => multiplier:mul.a[-8]
im[0] => multiplier:mul.a[-7]
im[1] => multiplier:mul.a[-6]
im[2] => multiplier:mul.a[-5]
im[3] => multiplier:mul.a[-4]
im[4] => multiplier:mul.a[-3]
im[5] => multiplier:mul.a[-2]
im[6] => multiplier:mul.a[-1]
im[7] => multiplier:mul.a[0]
k[-8] => multiplier:mul.b[-15]
k[-7] => multiplier:mul.b[-14]
k[-6] => multiplier:mul.b[-13]
k[-5] => multiplier:mul.b[-12]
k[-4] => multiplier:mul.b[-11]
k[-3] => multiplier:mul.b[-10]
k[-2] => multiplier:mul.b[-9]
k[-1] => multiplier:mul.b[-8]
k[0] => multiplier:mul.b[-7]
k[1] => multiplier:mul.b[-6]
k[2] => multiplier:mul.b[-5]
k[3] => multiplier:mul.b[-4]
k[4] => multiplier:mul.b[-3]
k[5] => multiplier:mul.b[-2]
k[6] => multiplier:mul.b[-1]
k[7] => multiplier:mul.b[0]
psum[-8] <= regn:acc.q[-13]
psum[-7] <= regn:acc.q[-12]
psum[-6] <= regn:acc.q[-11]
psum[-5] <= regn:acc.q[-10]
psum[-4] <= regn:acc.q[-9]
psum[-3] <= regn:acc.q[-8]
psum[-2] <= regn:acc.q[-7]
psum[-1] <= regn:acc.q[-6]
psum[0] <= regn:acc.q[-5]
psum[1] <= regn:acc.q[-4]
psum[2] <= regn:acc.q[-3]
psum[3] <= regn:acc.q[-2]
psum[4] <= regn:acc.q[-1]
psum[5] <= regn:acc.q[0]
psum[6] <= regn:acc.q[1]
psum[7] <= regn:acc.q[2]


|fully_connected|pe:\MAC_1_to_20:12:mac|multiplier:mul
a[-15] => Mult0.IN15
a[-14] => Mult0.IN14
a[-13] => Mult0.IN13
a[-12] => Mult0.IN12
a[-11] => Mult0.IN11
a[-10] => Mult0.IN10
a[-9] => Mult0.IN9
a[-8] => Mult0.IN8
a[-7] => Mult0.IN7
a[-6] => Mult0.IN6
a[-5] => Mult0.IN5
a[-4] => Mult0.IN4
a[-3] => Mult0.IN3
a[-2] => Mult0.IN2
a[-1] => Mult0.IN1
a[0] => Mult0.IN0
b[-15] => Mult0.IN31
b[-14] => Mult0.IN30
b[-13] => Mult0.IN29
b[-12] => Mult0.IN28
b[-11] => Mult0.IN27
b[-10] => Mult0.IN26
b[-9] => Mult0.IN25
b[-8] => Mult0.IN24
b[-7] => Mult0.IN23
b[-6] => Mult0.IN22
b[-5] => Mult0.IN21
b[-4] => Mult0.IN20
b[-3] => Mult0.IN19
b[-2] => Mult0.IN18
b[-1] => Mult0.IN17
b[0] => Mult0.IN16
res[-30] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-29] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-28] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-27] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-26] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-25] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-24] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-23] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-22] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-21] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-20] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-19] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-18] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-17] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-16] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|fully_connected|pe:\MAC_1_to_20:12:mac|adder:add
a[-30] => Add0.IN34
a[-29] => Add0.IN33
a[-28] => Add0.IN32
a[-27] => Add0.IN31
a[-26] => Add0.IN30
a[-25] => Add0.IN29
a[-24] => Add0.IN28
a[-23] => Add0.IN27
a[-22] => Add0.IN26
a[-21] => Add0.IN25
a[-20] => Add0.IN24
a[-19] => Add0.IN23
a[-18] => Add0.IN22
a[-17] => Add0.IN21
a[-16] => Add0.IN20
a[-15] => Add0.IN19
a[-14] => Add0.IN18
a[-13] => Add0.IN17
a[-12] => Add0.IN16
a[-11] => Add0.IN15
a[-10] => Add0.IN14
a[-9] => Add0.IN13
a[-8] => Add0.IN12
a[-7] => Add0.IN11
a[-6] => Add0.IN10
a[-5] => Add0.IN9
a[-4] => Add0.IN8
a[-3] => Add0.IN7
a[-2] => Add0.IN6
a[-1] => Add0.IN5
a[0] => Add0.IN4
a[1] => Add0.IN3
a[2] => Add0.IN1
a[2] => Add0.IN2
b[-30] => Add0.IN68
b[-29] => Add0.IN67
b[-28] => Add0.IN66
b[-27] => Add0.IN65
b[-26] => Add0.IN64
b[-25] => Add0.IN63
b[-24] => Add0.IN62
b[-23] => Add0.IN61
b[-22] => Add0.IN60
b[-21] => Add0.IN59
b[-20] => Add0.IN58
b[-19] => Add0.IN57
b[-18] => Add0.IN56
b[-17] => Add0.IN55
b[-16] => Add0.IN54
b[-15] => Add0.IN53
b[-14] => Add0.IN52
b[-13] => Add0.IN51
b[-12] => Add0.IN50
b[-11] => Add0.IN49
b[-10] => Add0.IN48
b[-9] => Add0.IN47
b[-8] => Add0.IN46
b[-7] => Add0.IN45
b[-6] => Add0.IN44
b[-5] => Add0.IN43
b[-4] => Add0.IN42
b[-3] => Add0.IN41
b[-2] => Add0.IN40
b[-1] => Add0.IN39
b[0] => Add0.IN38
b[1] => Add0.IN37
b[2] => Add0.IN35
b[2] => Add0.IN36
res[-30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|fully_connected|pe:\MAC_1_to_20:12:mac|regn:acc
d[-30] => q[-30]~reg0.DATAIN
d[-29] => q[-29]~reg0.DATAIN
d[-28] => q[-28]~reg0.DATAIN
d[-27] => q[-27]~reg0.DATAIN
d[-26] => q[-26]~reg0.DATAIN
d[-25] => q[-25]~reg0.DATAIN
d[-24] => q[-24]~reg0.DATAIN
d[-23] => q[-23]~reg0.DATAIN
d[-22] => q[-22]~reg0.DATAIN
d[-21] => q[-21]~reg0.DATAIN
d[-20] => q[-20]~reg0.DATAIN
d[-19] => q[-19]~reg0.DATAIN
d[-18] => q[-18]~reg0.DATAIN
d[-17] => q[-17]~reg0.DATAIN
d[-16] => q[-16]~reg0.DATAIN
d[-15] => q[-15]~reg0.DATAIN
d[-14] => q[-14]~reg0.DATAIN
d[-13] => q[-13]~reg0.DATAIN
d[-12] => q[-12]~reg0.DATAIN
d[-11] => q[-11]~reg0.DATAIN
d[-10] => q[-10]~reg0.DATAIN
d[-9] => q[-9]~reg0.DATAIN
d[-8] => q[-8]~reg0.DATAIN
d[-7] => q[-7]~reg0.DATAIN
d[-6] => q[-6]~reg0.DATAIN
d[-5] => q[-5]~reg0.DATAIN
d[-4] => q[-4]~reg0.DATAIN
d[-3] => q[-3]~reg0.DATAIN
d[-2] => q[-2]~reg0.DATAIN
d[-1] => q[-1]~reg0.DATAIN
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
ck => q[-30]~reg0.CLK
ck => q[-29]~reg0.CLK
ck => q[-28]~reg0.CLK
ck => q[-27]~reg0.CLK
ck => q[-26]~reg0.CLK
ck => q[-25]~reg0.CLK
ck => q[-24]~reg0.CLK
ck => q[-23]~reg0.CLK
ck => q[-22]~reg0.CLK
ck => q[-21]~reg0.CLK
ck => q[-20]~reg0.CLK
ck => q[-19]~reg0.CLK
ck => q[-18]~reg0.CLK
ck => q[-17]~reg0.CLK
ck => q[-16]~reg0.CLK
ck => q[-15]~reg0.CLK
ck => q[-14]~reg0.CLK
ck => q[-13]~reg0.CLK
ck => q[-12]~reg0.CLK
ck => q[-11]~reg0.CLK
ck => q[-10]~reg0.CLK
ck => q[-9]~reg0.CLK
ck => q[-8]~reg0.CLK
ck => q[-7]~reg0.CLK
ck => q[-6]~reg0.CLK
ck => q[-5]~reg0.CLK
ck => q[-4]~reg0.CLK
ck => q[-3]~reg0.CLK
ck => q[-2]~reg0.CLK
ck => q[-1]~reg0.CLK
ck => q[0]~reg0.CLK
ck => q[1]~reg0.CLK
ck => q[2]~reg0.CLK
rstn => q[-30]~reg0.ACLR
rstn => q[-29]~reg0.ACLR
rstn => q[-28]~reg0.ACLR
rstn => q[-27]~reg0.ACLR
rstn => q[-26]~reg0.ACLR
rstn => q[-25]~reg0.ACLR
rstn => q[-24]~reg0.ACLR
rstn => q[-23]~reg0.ACLR
rstn => q[-22]~reg0.ACLR
rstn => q[-21]~reg0.ACLR
rstn => q[-20]~reg0.ACLR
rstn => q[-19]~reg0.ACLR
rstn => q[-18]~reg0.ACLR
rstn => q[-17]~reg0.ACLR
rstn => q[-16]~reg0.ACLR
rstn => q[-15]~reg0.ACLR
rstn => q[-14]~reg0.ACLR
rstn => q[-13]~reg0.ACLR
rstn => q[-12]~reg0.ACLR
rstn => q[-11]~reg0.ACLR
rstn => q[-10]~reg0.ACLR
rstn => q[-9]~reg0.ACLR
rstn => q[-8]~reg0.ACLR
rstn => q[-7]~reg0.ACLR
rstn => q[-6]~reg0.ACLR
rstn => q[-5]~reg0.ACLR
rstn => q[-4]~reg0.ACLR
rstn => q[-3]~reg0.ACLR
rstn => q[-2]~reg0.ACLR
rstn => q[-1]~reg0.ACLR
rstn => q[0]~reg0.ACLR
rstn => q[1]~reg0.ACLR
rstn => q[2]~reg0.ACLR
en => q[-30]~reg0.ENA
en => q[-29]~reg0.ENA
en => q[-28]~reg0.ENA
en => q[-27]~reg0.ENA
en => q[-26]~reg0.ENA
en => q[-25]~reg0.ENA
en => q[-24]~reg0.ENA
en => q[-23]~reg0.ENA
en => q[-22]~reg0.ENA
en => q[-21]~reg0.ENA
en => q[-20]~reg0.ENA
en => q[-19]~reg0.ENA
en => q[-18]~reg0.ENA
en => q[-17]~reg0.ENA
en => q[-16]~reg0.ENA
en => q[-15]~reg0.ENA
en => q[-14]~reg0.ENA
en => q[-13]~reg0.ENA
en => q[-12]~reg0.ENA
en => q[-11]~reg0.ENA
en => q[-10]~reg0.ENA
en => q[-9]~reg0.ENA
en => q[-8]~reg0.ENA
en => q[-7]~reg0.ENA
en => q[-6]~reg0.ENA
en => q[-5]~reg0.ENA
en => q[-4]~reg0.ENA
en => q[-3]~reg0.ENA
en => q[-2]~reg0.ENA
en => q[-1]~reg0.ENA
en => q[0]~reg0.ENA
en => q[1]~reg0.ENA
en => q[2]~reg0.ENA
q[-30] <= q[-30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-29] <= q[-29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-28] <= q[-28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-27] <= q[-27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-26] <= q[-26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-25] <= q[-25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-24] <= q[-24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-23] <= q[-23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-22] <= q[-22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-21] <= q[-21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-20] <= q[-20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-19] <= q[-19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-18] <= q[-18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-17] <= q[-17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-16] <= q[-16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-15] <= q[-15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-14] <= q[-14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-13] <= q[-13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-12] <= q[-12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-11] <= q[-11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-10] <= q[-10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-9] <= q[-9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-8] <= q[-8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-7] <= q[-7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-6] <= q[-6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-5] <= q[-5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-4] <= q[-4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-3] <= q[-3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-2] <= q[-2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-1] <= q[-1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fully_connected|pe:\MAC_1_to_20:13:mac
ck => regn:acc.ck
rstn => regn:acc.rstn
im[-8] => multiplier:mul.a[-15]
im[-7] => multiplier:mul.a[-14]
im[-6] => multiplier:mul.a[-13]
im[-5] => multiplier:mul.a[-12]
im[-4] => multiplier:mul.a[-11]
im[-3] => multiplier:mul.a[-10]
im[-2] => multiplier:mul.a[-9]
im[-1] => multiplier:mul.a[-8]
im[0] => multiplier:mul.a[-7]
im[1] => multiplier:mul.a[-6]
im[2] => multiplier:mul.a[-5]
im[3] => multiplier:mul.a[-4]
im[4] => multiplier:mul.a[-3]
im[5] => multiplier:mul.a[-2]
im[6] => multiplier:mul.a[-1]
im[7] => multiplier:mul.a[0]
k[-8] => multiplier:mul.b[-15]
k[-7] => multiplier:mul.b[-14]
k[-6] => multiplier:mul.b[-13]
k[-5] => multiplier:mul.b[-12]
k[-4] => multiplier:mul.b[-11]
k[-3] => multiplier:mul.b[-10]
k[-2] => multiplier:mul.b[-9]
k[-1] => multiplier:mul.b[-8]
k[0] => multiplier:mul.b[-7]
k[1] => multiplier:mul.b[-6]
k[2] => multiplier:mul.b[-5]
k[3] => multiplier:mul.b[-4]
k[4] => multiplier:mul.b[-3]
k[5] => multiplier:mul.b[-2]
k[6] => multiplier:mul.b[-1]
k[7] => multiplier:mul.b[0]
psum[-8] <= regn:acc.q[-13]
psum[-7] <= regn:acc.q[-12]
psum[-6] <= regn:acc.q[-11]
psum[-5] <= regn:acc.q[-10]
psum[-4] <= regn:acc.q[-9]
psum[-3] <= regn:acc.q[-8]
psum[-2] <= regn:acc.q[-7]
psum[-1] <= regn:acc.q[-6]
psum[0] <= regn:acc.q[-5]
psum[1] <= regn:acc.q[-4]
psum[2] <= regn:acc.q[-3]
psum[3] <= regn:acc.q[-2]
psum[4] <= regn:acc.q[-1]
psum[5] <= regn:acc.q[0]
psum[6] <= regn:acc.q[1]
psum[7] <= regn:acc.q[2]


|fully_connected|pe:\MAC_1_to_20:13:mac|multiplier:mul
a[-15] => Mult0.IN15
a[-14] => Mult0.IN14
a[-13] => Mult0.IN13
a[-12] => Mult0.IN12
a[-11] => Mult0.IN11
a[-10] => Mult0.IN10
a[-9] => Mult0.IN9
a[-8] => Mult0.IN8
a[-7] => Mult0.IN7
a[-6] => Mult0.IN6
a[-5] => Mult0.IN5
a[-4] => Mult0.IN4
a[-3] => Mult0.IN3
a[-2] => Mult0.IN2
a[-1] => Mult0.IN1
a[0] => Mult0.IN0
b[-15] => Mult0.IN31
b[-14] => Mult0.IN30
b[-13] => Mult0.IN29
b[-12] => Mult0.IN28
b[-11] => Mult0.IN27
b[-10] => Mult0.IN26
b[-9] => Mult0.IN25
b[-8] => Mult0.IN24
b[-7] => Mult0.IN23
b[-6] => Mult0.IN22
b[-5] => Mult0.IN21
b[-4] => Mult0.IN20
b[-3] => Mult0.IN19
b[-2] => Mult0.IN18
b[-1] => Mult0.IN17
b[0] => Mult0.IN16
res[-30] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-29] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-28] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-27] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-26] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-25] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-24] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-23] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-22] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-21] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-20] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-19] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-18] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-17] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-16] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|fully_connected|pe:\MAC_1_to_20:13:mac|adder:add
a[-30] => Add0.IN34
a[-29] => Add0.IN33
a[-28] => Add0.IN32
a[-27] => Add0.IN31
a[-26] => Add0.IN30
a[-25] => Add0.IN29
a[-24] => Add0.IN28
a[-23] => Add0.IN27
a[-22] => Add0.IN26
a[-21] => Add0.IN25
a[-20] => Add0.IN24
a[-19] => Add0.IN23
a[-18] => Add0.IN22
a[-17] => Add0.IN21
a[-16] => Add0.IN20
a[-15] => Add0.IN19
a[-14] => Add0.IN18
a[-13] => Add0.IN17
a[-12] => Add0.IN16
a[-11] => Add0.IN15
a[-10] => Add0.IN14
a[-9] => Add0.IN13
a[-8] => Add0.IN12
a[-7] => Add0.IN11
a[-6] => Add0.IN10
a[-5] => Add0.IN9
a[-4] => Add0.IN8
a[-3] => Add0.IN7
a[-2] => Add0.IN6
a[-1] => Add0.IN5
a[0] => Add0.IN4
a[1] => Add0.IN3
a[2] => Add0.IN1
a[2] => Add0.IN2
b[-30] => Add0.IN68
b[-29] => Add0.IN67
b[-28] => Add0.IN66
b[-27] => Add0.IN65
b[-26] => Add0.IN64
b[-25] => Add0.IN63
b[-24] => Add0.IN62
b[-23] => Add0.IN61
b[-22] => Add0.IN60
b[-21] => Add0.IN59
b[-20] => Add0.IN58
b[-19] => Add0.IN57
b[-18] => Add0.IN56
b[-17] => Add0.IN55
b[-16] => Add0.IN54
b[-15] => Add0.IN53
b[-14] => Add0.IN52
b[-13] => Add0.IN51
b[-12] => Add0.IN50
b[-11] => Add0.IN49
b[-10] => Add0.IN48
b[-9] => Add0.IN47
b[-8] => Add0.IN46
b[-7] => Add0.IN45
b[-6] => Add0.IN44
b[-5] => Add0.IN43
b[-4] => Add0.IN42
b[-3] => Add0.IN41
b[-2] => Add0.IN40
b[-1] => Add0.IN39
b[0] => Add0.IN38
b[1] => Add0.IN37
b[2] => Add0.IN35
b[2] => Add0.IN36
res[-30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|fully_connected|pe:\MAC_1_to_20:13:mac|regn:acc
d[-30] => q[-30]~reg0.DATAIN
d[-29] => q[-29]~reg0.DATAIN
d[-28] => q[-28]~reg0.DATAIN
d[-27] => q[-27]~reg0.DATAIN
d[-26] => q[-26]~reg0.DATAIN
d[-25] => q[-25]~reg0.DATAIN
d[-24] => q[-24]~reg0.DATAIN
d[-23] => q[-23]~reg0.DATAIN
d[-22] => q[-22]~reg0.DATAIN
d[-21] => q[-21]~reg0.DATAIN
d[-20] => q[-20]~reg0.DATAIN
d[-19] => q[-19]~reg0.DATAIN
d[-18] => q[-18]~reg0.DATAIN
d[-17] => q[-17]~reg0.DATAIN
d[-16] => q[-16]~reg0.DATAIN
d[-15] => q[-15]~reg0.DATAIN
d[-14] => q[-14]~reg0.DATAIN
d[-13] => q[-13]~reg0.DATAIN
d[-12] => q[-12]~reg0.DATAIN
d[-11] => q[-11]~reg0.DATAIN
d[-10] => q[-10]~reg0.DATAIN
d[-9] => q[-9]~reg0.DATAIN
d[-8] => q[-8]~reg0.DATAIN
d[-7] => q[-7]~reg0.DATAIN
d[-6] => q[-6]~reg0.DATAIN
d[-5] => q[-5]~reg0.DATAIN
d[-4] => q[-4]~reg0.DATAIN
d[-3] => q[-3]~reg0.DATAIN
d[-2] => q[-2]~reg0.DATAIN
d[-1] => q[-1]~reg0.DATAIN
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
ck => q[-30]~reg0.CLK
ck => q[-29]~reg0.CLK
ck => q[-28]~reg0.CLK
ck => q[-27]~reg0.CLK
ck => q[-26]~reg0.CLK
ck => q[-25]~reg0.CLK
ck => q[-24]~reg0.CLK
ck => q[-23]~reg0.CLK
ck => q[-22]~reg0.CLK
ck => q[-21]~reg0.CLK
ck => q[-20]~reg0.CLK
ck => q[-19]~reg0.CLK
ck => q[-18]~reg0.CLK
ck => q[-17]~reg0.CLK
ck => q[-16]~reg0.CLK
ck => q[-15]~reg0.CLK
ck => q[-14]~reg0.CLK
ck => q[-13]~reg0.CLK
ck => q[-12]~reg0.CLK
ck => q[-11]~reg0.CLK
ck => q[-10]~reg0.CLK
ck => q[-9]~reg0.CLK
ck => q[-8]~reg0.CLK
ck => q[-7]~reg0.CLK
ck => q[-6]~reg0.CLK
ck => q[-5]~reg0.CLK
ck => q[-4]~reg0.CLK
ck => q[-3]~reg0.CLK
ck => q[-2]~reg0.CLK
ck => q[-1]~reg0.CLK
ck => q[0]~reg0.CLK
ck => q[1]~reg0.CLK
ck => q[2]~reg0.CLK
rstn => q[-30]~reg0.ACLR
rstn => q[-29]~reg0.ACLR
rstn => q[-28]~reg0.ACLR
rstn => q[-27]~reg0.ACLR
rstn => q[-26]~reg0.ACLR
rstn => q[-25]~reg0.ACLR
rstn => q[-24]~reg0.ACLR
rstn => q[-23]~reg0.ACLR
rstn => q[-22]~reg0.ACLR
rstn => q[-21]~reg0.ACLR
rstn => q[-20]~reg0.ACLR
rstn => q[-19]~reg0.ACLR
rstn => q[-18]~reg0.ACLR
rstn => q[-17]~reg0.ACLR
rstn => q[-16]~reg0.ACLR
rstn => q[-15]~reg0.ACLR
rstn => q[-14]~reg0.ACLR
rstn => q[-13]~reg0.ACLR
rstn => q[-12]~reg0.ACLR
rstn => q[-11]~reg0.ACLR
rstn => q[-10]~reg0.ACLR
rstn => q[-9]~reg0.ACLR
rstn => q[-8]~reg0.ACLR
rstn => q[-7]~reg0.ACLR
rstn => q[-6]~reg0.ACLR
rstn => q[-5]~reg0.ACLR
rstn => q[-4]~reg0.ACLR
rstn => q[-3]~reg0.ACLR
rstn => q[-2]~reg0.ACLR
rstn => q[-1]~reg0.ACLR
rstn => q[0]~reg0.ACLR
rstn => q[1]~reg0.ACLR
rstn => q[2]~reg0.ACLR
en => q[-30]~reg0.ENA
en => q[-29]~reg0.ENA
en => q[-28]~reg0.ENA
en => q[-27]~reg0.ENA
en => q[-26]~reg0.ENA
en => q[-25]~reg0.ENA
en => q[-24]~reg0.ENA
en => q[-23]~reg0.ENA
en => q[-22]~reg0.ENA
en => q[-21]~reg0.ENA
en => q[-20]~reg0.ENA
en => q[-19]~reg0.ENA
en => q[-18]~reg0.ENA
en => q[-17]~reg0.ENA
en => q[-16]~reg0.ENA
en => q[-15]~reg0.ENA
en => q[-14]~reg0.ENA
en => q[-13]~reg0.ENA
en => q[-12]~reg0.ENA
en => q[-11]~reg0.ENA
en => q[-10]~reg0.ENA
en => q[-9]~reg0.ENA
en => q[-8]~reg0.ENA
en => q[-7]~reg0.ENA
en => q[-6]~reg0.ENA
en => q[-5]~reg0.ENA
en => q[-4]~reg0.ENA
en => q[-3]~reg0.ENA
en => q[-2]~reg0.ENA
en => q[-1]~reg0.ENA
en => q[0]~reg0.ENA
en => q[1]~reg0.ENA
en => q[2]~reg0.ENA
q[-30] <= q[-30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-29] <= q[-29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-28] <= q[-28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-27] <= q[-27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-26] <= q[-26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-25] <= q[-25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-24] <= q[-24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-23] <= q[-23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-22] <= q[-22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-21] <= q[-21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-20] <= q[-20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-19] <= q[-19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-18] <= q[-18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-17] <= q[-17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-16] <= q[-16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-15] <= q[-15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-14] <= q[-14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-13] <= q[-13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-12] <= q[-12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-11] <= q[-11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-10] <= q[-10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-9] <= q[-9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-8] <= q[-8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-7] <= q[-7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-6] <= q[-6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-5] <= q[-5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-4] <= q[-4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-3] <= q[-3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-2] <= q[-2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-1] <= q[-1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fully_connected|pe:\MAC_1_to_20:14:mac
ck => regn:acc.ck
rstn => regn:acc.rstn
im[-8] => multiplier:mul.a[-15]
im[-7] => multiplier:mul.a[-14]
im[-6] => multiplier:mul.a[-13]
im[-5] => multiplier:mul.a[-12]
im[-4] => multiplier:mul.a[-11]
im[-3] => multiplier:mul.a[-10]
im[-2] => multiplier:mul.a[-9]
im[-1] => multiplier:mul.a[-8]
im[0] => multiplier:mul.a[-7]
im[1] => multiplier:mul.a[-6]
im[2] => multiplier:mul.a[-5]
im[3] => multiplier:mul.a[-4]
im[4] => multiplier:mul.a[-3]
im[5] => multiplier:mul.a[-2]
im[6] => multiplier:mul.a[-1]
im[7] => multiplier:mul.a[0]
k[-8] => multiplier:mul.b[-15]
k[-7] => multiplier:mul.b[-14]
k[-6] => multiplier:mul.b[-13]
k[-5] => multiplier:mul.b[-12]
k[-4] => multiplier:mul.b[-11]
k[-3] => multiplier:mul.b[-10]
k[-2] => multiplier:mul.b[-9]
k[-1] => multiplier:mul.b[-8]
k[0] => multiplier:mul.b[-7]
k[1] => multiplier:mul.b[-6]
k[2] => multiplier:mul.b[-5]
k[3] => multiplier:mul.b[-4]
k[4] => multiplier:mul.b[-3]
k[5] => multiplier:mul.b[-2]
k[6] => multiplier:mul.b[-1]
k[7] => multiplier:mul.b[0]
psum[-8] <= regn:acc.q[-13]
psum[-7] <= regn:acc.q[-12]
psum[-6] <= regn:acc.q[-11]
psum[-5] <= regn:acc.q[-10]
psum[-4] <= regn:acc.q[-9]
psum[-3] <= regn:acc.q[-8]
psum[-2] <= regn:acc.q[-7]
psum[-1] <= regn:acc.q[-6]
psum[0] <= regn:acc.q[-5]
psum[1] <= regn:acc.q[-4]
psum[2] <= regn:acc.q[-3]
psum[3] <= regn:acc.q[-2]
psum[4] <= regn:acc.q[-1]
psum[5] <= regn:acc.q[0]
psum[6] <= regn:acc.q[1]
psum[7] <= regn:acc.q[2]


|fully_connected|pe:\MAC_1_to_20:14:mac|multiplier:mul
a[-15] => Mult0.IN15
a[-14] => Mult0.IN14
a[-13] => Mult0.IN13
a[-12] => Mult0.IN12
a[-11] => Mult0.IN11
a[-10] => Mult0.IN10
a[-9] => Mult0.IN9
a[-8] => Mult0.IN8
a[-7] => Mult0.IN7
a[-6] => Mult0.IN6
a[-5] => Mult0.IN5
a[-4] => Mult0.IN4
a[-3] => Mult0.IN3
a[-2] => Mult0.IN2
a[-1] => Mult0.IN1
a[0] => Mult0.IN0
b[-15] => Mult0.IN31
b[-14] => Mult0.IN30
b[-13] => Mult0.IN29
b[-12] => Mult0.IN28
b[-11] => Mult0.IN27
b[-10] => Mult0.IN26
b[-9] => Mult0.IN25
b[-8] => Mult0.IN24
b[-7] => Mult0.IN23
b[-6] => Mult0.IN22
b[-5] => Mult0.IN21
b[-4] => Mult0.IN20
b[-3] => Mult0.IN19
b[-2] => Mult0.IN18
b[-1] => Mult0.IN17
b[0] => Mult0.IN16
res[-30] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-29] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-28] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-27] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-26] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-25] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-24] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-23] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-22] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-21] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-20] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-19] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-18] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-17] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-16] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|fully_connected|pe:\MAC_1_to_20:14:mac|adder:add
a[-30] => Add0.IN34
a[-29] => Add0.IN33
a[-28] => Add0.IN32
a[-27] => Add0.IN31
a[-26] => Add0.IN30
a[-25] => Add0.IN29
a[-24] => Add0.IN28
a[-23] => Add0.IN27
a[-22] => Add0.IN26
a[-21] => Add0.IN25
a[-20] => Add0.IN24
a[-19] => Add0.IN23
a[-18] => Add0.IN22
a[-17] => Add0.IN21
a[-16] => Add0.IN20
a[-15] => Add0.IN19
a[-14] => Add0.IN18
a[-13] => Add0.IN17
a[-12] => Add0.IN16
a[-11] => Add0.IN15
a[-10] => Add0.IN14
a[-9] => Add0.IN13
a[-8] => Add0.IN12
a[-7] => Add0.IN11
a[-6] => Add0.IN10
a[-5] => Add0.IN9
a[-4] => Add0.IN8
a[-3] => Add0.IN7
a[-2] => Add0.IN6
a[-1] => Add0.IN5
a[0] => Add0.IN4
a[1] => Add0.IN3
a[2] => Add0.IN1
a[2] => Add0.IN2
b[-30] => Add0.IN68
b[-29] => Add0.IN67
b[-28] => Add0.IN66
b[-27] => Add0.IN65
b[-26] => Add0.IN64
b[-25] => Add0.IN63
b[-24] => Add0.IN62
b[-23] => Add0.IN61
b[-22] => Add0.IN60
b[-21] => Add0.IN59
b[-20] => Add0.IN58
b[-19] => Add0.IN57
b[-18] => Add0.IN56
b[-17] => Add0.IN55
b[-16] => Add0.IN54
b[-15] => Add0.IN53
b[-14] => Add0.IN52
b[-13] => Add0.IN51
b[-12] => Add0.IN50
b[-11] => Add0.IN49
b[-10] => Add0.IN48
b[-9] => Add0.IN47
b[-8] => Add0.IN46
b[-7] => Add0.IN45
b[-6] => Add0.IN44
b[-5] => Add0.IN43
b[-4] => Add0.IN42
b[-3] => Add0.IN41
b[-2] => Add0.IN40
b[-1] => Add0.IN39
b[0] => Add0.IN38
b[1] => Add0.IN37
b[2] => Add0.IN35
b[2] => Add0.IN36
res[-30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|fully_connected|pe:\MAC_1_to_20:14:mac|regn:acc
d[-30] => q[-30]~reg0.DATAIN
d[-29] => q[-29]~reg0.DATAIN
d[-28] => q[-28]~reg0.DATAIN
d[-27] => q[-27]~reg0.DATAIN
d[-26] => q[-26]~reg0.DATAIN
d[-25] => q[-25]~reg0.DATAIN
d[-24] => q[-24]~reg0.DATAIN
d[-23] => q[-23]~reg0.DATAIN
d[-22] => q[-22]~reg0.DATAIN
d[-21] => q[-21]~reg0.DATAIN
d[-20] => q[-20]~reg0.DATAIN
d[-19] => q[-19]~reg0.DATAIN
d[-18] => q[-18]~reg0.DATAIN
d[-17] => q[-17]~reg0.DATAIN
d[-16] => q[-16]~reg0.DATAIN
d[-15] => q[-15]~reg0.DATAIN
d[-14] => q[-14]~reg0.DATAIN
d[-13] => q[-13]~reg0.DATAIN
d[-12] => q[-12]~reg0.DATAIN
d[-11] => q[-11]~reg0.DATAIN
d[-10] => q[-10]~reg0.DATAIN
d[-9] => q[-9]~reg0.DATAIN
d[-8] => q[-8]~reg0.DATAIN
d[-7] => q[-7]~reg0.DATAIN
d[-6] => q[-6]~reg0.DATAIN
d[-5] => q[-5]~reg0.DATAIN
d[-4] => q[-4]~reg0.DATAIN
d[-3] => q[-3]~reg0.DATAIN
d[-2] => q[-2]~reg0.DATAIN
d[-1] => q[-1]~reg0.DATAIN
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
ck => q[-30]~reg0.CLK
ck => q[-29]~reg0.CLK
ck => q[-28]~reg0.CLK
ck => q[-27]~reg0.CLK
ck => q[-26]~reg0.CLK
ck => q[-25]~reg0.CLK
ck => q[-24]~reg0.CLK
ck => q[-23]~reg0.CLK
ck => q[-22]~reg0.CLK
ck => q[-21]~reg0.CLK
ck => q[-20]~reg0.CLK
ck => q[-19]~reg0.CLK
ck => q[-18]~reg0.CLK
ck => q[-17]~reg0.CLK
ck => q[-16]~reg0.CLK
ck => q[-15]~reg0.CLK
ck => q[-14]~reg0.CLK
ck => q[-13]~reg0.CLK
ck => q[-12]~reg0.CLK
ck => q[-11]~reg0.CLK
ck => q[-10]~reg0.CLK
ck => q[-9]~reg0.CLK
ck => q[-8]~reg0.CLK
ck => q[-7]~reg0.CLK
ck => q[-6]~reg0.CLK
ck => q[-5]~reg0.CLK
ck => q[-4]~reg0.CLK
ck => q[-3]~reg0.CLK
ck => q[-2]~reg0.CLK
ck => q[-1]~reg0.CLK
ck => q[0]~reg0.CLK
ck => q[1]~reg0.CLK
ck => q[2]~reg0.CLK
rstn => q[-30]~reg0.ACLR
rstn => q[-29]~reg0.ACLR
rstn => q[-28]~reg0.ACLR
rstn => q[-27]~reg0.ACLR
rstn => q[-26]~reg0.ACLR
rstn => q[-25]~reg0.ACLR
rstn => q[-24]~reg0.ACLR
rstn => q[-23]~reg0.ACLR
rstn => q[-22]~reg0.ACLR
rstn => q[-21]~reg0.ACLR
rstn => q[-20]~reg0.ACLR
rstn => q[-19]~reg0.ACLR
rstn => q[-18]~reg0.ACLR
rstn => q[-17]~reg0.ACLR
rstn => q[-16]~reg0.ACLR
rstn => q[-15]~reg0.ACLR
rstn => q[-14]~reg0.ACLR
rstn => q[-13]~reg0.ACLR
rstn => q[-12]~reg0.ACLR
rstn => q[-11]~reg0.ACLR
rstn => q[-10]~reg0.ACLR
rstn => q[-9]~reg0.ACLR
rstn => q[-8]~reg0.ACLR
rstn => q[-7]~reg0.ACLR
rstn => q[-6]~reg0.ACLR
rstn => q[-5]~reg0.ACLR
rstn => q[-4]~reg0.ACLR
rstn => q[-3]~reg0.ACLR
rstn => q[-2]~reg0.ACLR
rstn => q[-1]~reg0.ACLR
rstn => q[0]~reg0.ACLR
rstn => q[1]~reg0.ACLR
rstn => q[2]~reg0.ACLR
en => q[-30]~reg0.ENA
en => q[-29]~reg0.ENA
en => q[-28]~reg0.ENA
en => q[-27]~reg0.ENA
en => q[-26]~reg0.ENA
en => q[-25]~reg0.ENA
en => q[-24]~reg0.ENA
en => q[-23]~reg0.ENA
en => q[-22]~reg0.ENA
en => q[-21]~reg0.ENA
en => q[-20]~reg0.ENA
en => q[-19]~reg0.ENA
en => q[-18]~reg0.ENA
en => q[-17]~reg0.ENA
en => q[-16]~reg0.ENA
en => q[-15]~reg0.ENA
en => q[-14]~reg0.ENA
en => q[-13]~reg0.ENA
en => q[-12]~reg0.ENA
en => q[-11]~reg0.ENA
en => q[-10]~reg0.ENA
en => q[-9]~reg0.ENA
en => q[-8]~reg0.ENA
en => q[-7]~reg0.ENA
en => q[-6]~reg0.ENA
en => q[-5]~reg0.ENA
en => q[-4]~reg0.ENA
en => q[-3]~reg0.ENA
en => q[-2]~reg0.ENA
en => q[-1]~reg0.ENA
en => q[0]~reg0.ENA
en => q[1]~reg0.ENA
en => q[2]~reg0.ENA
q[-30] <= q[-30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-29] <= q[-29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-28] <= q[-28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-27] <= q[-27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-26] <= q[-26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-25] <= q[-25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-24] <= q[-24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-23] <= q[-23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-22] <= q[-22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-21] <= q[-21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-20] <= q[-20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-19] <= q[-19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-18] <= q[-18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-17] <= q[-17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-16] <= q[-16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-15] <= q[-15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-14] <= q[-14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-13] <= q[-13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-12] <= q[-12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-11] <= q[-11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-10] <= q[-10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-9] <= q[-9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-8] <= q[-8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-7] <= q[-7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-6] <= q[-6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-5] <= q[-5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-4] <= q[-4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-3] <= q[-3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-2] <= q[-2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-1] <= q[-1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fully_connected|pe:\MAC_1_to_20:15:mac
ck => regn:acc.ck
rstn => regn:acc.rstn
im[-8] => multiplier:mul.a[-15]
im[-7] => multiplier:mul.a[-14]
im[-6] => multiplier:mul.a[-13]
im[-5] => multiplier:mul.a[-12]
im[-4] => multiplier:mul.a[-11]
im[-3] => multiplier:mul.a[-10]
im[-2] => multiplier:mul.a[-9]
im[-1] => multiplier:mul.a[-8]
im[0] => multiplier:mul.a[-7]
im[1] => multiplier:mul.a[-6]
im[2] => multiplier:mul.a[-5]
im[3] => multiplier:mul.a[-4]
im[4] => multiplier:mul.a[-3]
im[5] => multiplier:mul.a[-2]
im[6] => multiplier:mul.a[-1]
im[7] => multiplier:mul.a[0]
k[-8] => multiplier:mul.b[-15]
k[-7] => multiplier:mul.b[-14]
k[-6] => multiplier:mul.b[-13]
k[-5] => multiplier:mul.b[-12]
k[-4] => multiplier:mul.b[-11]
k[-3] => multiplier:mul.b[-10]
k[-2] => multiplier:mul.b[-9]
k[-1] => multiplier:mul.b[-8]
k[0] => multiplier:mul.b[-7]
k[1] => multiplier:mul.b[-6]
k[2] => multiplier:mul.b[-5]
k[3] => multiplier:mul.b[-4]
k[4] => multiplier:mul.b[-3]
k[5] => multiplier:mul.b[-2]
k[6] => multiplier:mul.b[-1]
k[7] => multiplier:mul.b[0]
psum[-8] <= regn:acc.q[-13]
psum[-7] <= regn:acc.q[-12]
psum[-6] <= regn:acc.q[-11]
psum[-5] <= regn:acc.q[-10]
psum[-4] <= regn:acc.q[-9]
psum[-3] <= regn:acc.q[-8]
psum[-2] <= regn:acc.q[-7]
psum[-1] <= regn:acc.q[-6]
psum[0] <= regn:acc.q[-5]
psum[1] <= regn:acc.q[-4]
psum[2] <= regn:acc.q[-3]
psum[3] <= regn:acc.q[-2]
psum[4] <= regn:acc.q[-1]
psum[5] <= regn:acc.q[0]
psum[6] <= regn:acc.q[1]
psum[7] <= regn:acc.q[2]


|fully_connected|pe:\MAC_1_to_20:15:mac|multiplier:mul
a[-15] => Mult0.IN15
a[-14] => Mult0.IN14
a[-13] => Mult0.IN13
a[-12] => Mult0.IN12
a[-11] => Mult0.IN11
a[-10] => Mult0.IN10
a[-9] => Mult0.IN9
a[-8] => Mult0.IN8
a[-7] => Mult0.IN7
a[-6] => Mult0.IN6
a[-5] => Mult0.IN5
a[-4] => Mult0.IN4
a[-3] => Mult0.IN3
a[-2] => Mult0.IN2
a[-1] => Mult0.IN1
a[0] => Mult0.IN0
b[-15] => Mult0.IN31
b[-14] => Mult0.IN30
b[-13] => Mult0.IN29
b[-12] => Mult0.IN28
b[-11] => Mult0.IN27
b[-10] => Mult0.IN26
b[-9] => Mult0.IN25
b[-8] => Mult0.IN24
b[-7] => Mult0.IN23
b[-6] => Mult0.IN22
b[-5] => Mult0.IN21
b[-4] => Mult0.IN20
b[-3] => Mult0.IN19
b[-2] => Mult0.IN18
b[-1] => Mult0.IN17
b[0] => Mult0.IN16
res[-30] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-29] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-28] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-27] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-26] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-25] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-24] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-23] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-22] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-21] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-20] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-19] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-18] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-17] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-16] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|fully_connected|pe:\MAC_1_to_20:15:mac|adder:add
a[-30] => Add0.IN34
a[-29] => Add0.IN33
a[-28] => Add0.IN32
a[-27] => Add0.IN31
a[-26] => Add0.IN30
a[-25] => Add0.IN29
a[-24] => Add0.IN28
a[-23] => Add0.IN27
a[-22] => Add0.IN26
a[-21] => Add0.IN25
a[-20] => Add0.IN24
a[-19] => Add0.IN23
a[-18] => Add0.IN22
a[-17] => Add0.IN21
a[-16] => Add0.IN20
a[-15] => Add0.IN19
a[-14] => Add0.IN18
a[-13] => Add0.IN17
a[-12] => Add0.IN16
a[-11] => Add0.IN15
a[-10] => Add0.IN14
a[-9] => Add0.IN13
a[-8] => Add0.IN12
a[-7] => Add0.IN11
a[-6] => Add0.IN10
a[-5] => Add0.IN9
a[-4] => Add0.IN8
a[-3] => Add0.IN7
a[-2] => Add0.IN6
a[-1] => Add0.IN5
a[0] => Add0.IN4
a[1] => Add0.IN3
a[2] => Add0.IN1
a[2] => Add0.IN2
b[-30] => Add0.IN68
b[-29] => Add0.IN67
b[-28] => Add0.IN66
b[-27] => Add0.IN65
b[-26] => Add0.IN64
b[-25] => Add0.IN63
b[-24] => Add0.IN62
b[-23] => Add0.IN61
b[-22] => Add0.IN60
b[-21] => Add0.IN59
b[-20] => Add0.IN58
b[-19] => Add0.IN57
b[-18] => Add0.IN56
b[-17] => Add0.IN55
b[-16] => Add0.IN54
b[-15] => Add0.IN53
b[-14] => Add0.IN52
b[-13] => Add0.IN51
b[-12] => Add0.IN50
b[-11] => Add0.IN49
b[-10] => Add0.IN48
b[-9] => Add0.IN47
b[-8] => Add0.IN46
b[-7] => Add0.IN45
b[-6] => Add0.IN44
b[-5] => Add0.IN43
b[-4] => Add0.IN42
b[-3] => Add0.IN41
b[-2] => Add0.IN40
b[-1] => Add0.IN39
b[0] => Add0.IN38
b[1] => Add0.IN37
b[2] => Add0.IN35
b[2] => Add0.IN36
res[-30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|fully_connected|pe:\MAC_1_to_20:15:mac|regn:acc
d[-30] => q[-30]~reg0.DATAIN
d[-29] => q[-29]~reg0.DATAIN
d[-28] => q[-28]~reg0.DATAIN
d[-27] => q[-27]~reg0.DATAIN
d[-26] => q[-26]~reg0.DATAIN
d[-25] => q[-25]~reg0.DATAIN
d[-24] => q[-24]~reg0.DATAIN
d[-23] => q[-23]~reg0.DATAIN
d[-22] => q[-22]~reg0.DATAIN
d[-21] => q[-21]~reg0.DATAIN
d[-20] => q[-20]~reg0.DATAIN
d[-19] => q[-19]~reg0.DATAIN
d[-18] => q[-18]~reg0.DATAIN
d[-17] => q[-17]~reg0.DATAIN
d[-16] => q[-16]~reg0.DATAIN
d[-15] => q[-15]~reg0.DATAIN
d[-14] => q[-14]~reg0.DATAIN
d[-13] => q[-13]~reg0.DATAIN
d[-12] => q[-12]~reg0.DATAIN
d[-11] => q[-11]~reg0.DATAIN
d[-10] => q[-10]~reg0.DATAIN
d[-9] => q[-9]~reg0.DATAIN
d[-8] => q[-8]~reg0.DATAIN
d[-7] => q[-7]~reg0.DATAIN
d[-6] => q[-6]~reg0.DATAIN
d[-5] => q[-5]~reg0.DATAIN
d[-4] => q[-4]~reg0.DATAIN
d[-3] => q[-3]~reg0.DATAIN
d[-2] => q[-2]~reg0.DATAIN
d[-1] => q[-1]~reg0.DATAIN
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
ck => q[-30]~reg0.CLK
ck => q[-29]~reg0.CLK
ck => q[-28]~reg0.CLK
ck => q[-27]~reg0.CLK
ck => q[-26]~reg0.CLK
ck => q[-25]~reg0.CLK
ck => q[-24]~reg0.CLK
ck => q[-23]~reg0.CLK
ck => q[-22]~reg0.CLK
ck => q[-21]~reg0.CLK
ck => q[-20]~reg0.CLK
ck => q[-19]~reg0.CLK
ck => q[-18]~reg0.CLK
ck => q[-17]~reg0.CLK
ck => q[-16]~reg0.CLK
ck => q[-15]~reg0.CLK
ck => q[-14]~reg0.CLK
ck => q[-13]~reg0.CLK
ck => q[-12]~reg0.CLK
ck => q[-11]~reg0.CLK
ck => q[-10]~reg0.CLK
ck => q[-9]~reg0.CLK
ck => q[-8]~reg0.CLK
ck => q[-7]~reg0.CLK
ck => q[-6]~reg0.CLK
ck => q[-5]~reg0.CLK
ck => q[-4]~reg0.CLK
ck => q[-3]~reg0.CLK
ck => q[-2]~reg0.CLK
ck => q[-1]~reg0.CLK
ck => q[0]~reg0.CLK
ck => q[1]~reg0.CLK
ck => q[2]~reg0.CLK
rstn => q[-30]~reg0.ACLR
rstn => q[-29]~reg0.ACLR
rstn => q[-28]~reg0.ACLR
rstn => q[-27]~reg0.ACLR
rstn => q[-26]~reg0.ACLR
rstn => q[-25]~reg0.ACLR
rstn => q[-24]~reg0.ACLR
rstn => q[-23]~reg0.ACLR
rstn => q[-22]~reg0.ACLR
rstn => q[-21]~reg0.ACLR
rstn => q[-20]~reg0.ACLR
rstn => q[-19]~reg0.ACLR
rstn => q[-18]~reg0.ACLR
rstn => q[-17]~reg0.ACLR
rstn => q[-16]~reg0.ACLR
rstn => q[-15]~reg0.ACLR
rstn => q[-14]~reg0.ACLR
rstn => q[-13]~reg0.ACLR
rstn => q[-12]~reg0.ACLR
rstn => q[-11]~reg0.ACLR
rstn => q[-10]~reg0.ACLR
rstn => q[-9]~reg0.ACLR
rstn => q[-8]~reg0.ACLR
rstn => q[-7]~reg0.ACLR
rstn => q[-6]~reg0.ACLR
rstn => q[-5]~reg0.ACLR
rstn => q[-4]~reg0.ACLR
rstn => q[-3]~reg0.ACLR
rstn => q[-2]~reg0.ACLR
rstn => q[-1]~reg0.ACLR
rstn => q[0]~reg0.ACLR
rstn => q[1]~reg0.ACLR
rstn => q[2]~reg0.ACLR
en => q[-30]~reg0.ENA
en => q[-29]~reg0.ENA
en => q[-28]~reg0.ENA
en => q[-27]~reg0.ENA
en => q[-26]~reg0.ENA
en => q[-25]~reg0.ENA
en => q[-24]~reg0.ENA
en => q[-23]~reg0.ENA
en => q[-22]~reg0.ENA
en => q[-21]~reg0.ENA
en => q[-20]~reg0.ENA
en => q[-19]~reg0.ENA
en => q[-18]~reg0.ENA
en => q[-17]~reg0.ENA
en => q[-16]~reg0.ENA
en => q[-15]~reg0.ENA
en => q[-14]~reg0.ENA
en => q[-13]~reg0.ENA
en => q[-12]~reg0.ENA
en => q[-11]~reg0.ENA
en => q[-10]~reg0.ENA
en => q[-9]~reg0.ENA
en => q[-8]~reg0.ENA
en => q[-7]~reg0.ENA
en => q[-6]~reg0.ENA
en => q[-5]~reg0.ENA
en => q[-4]~reg0.ENA
en => q[-3]~reg0.ENA
en => q[-2]~reg0.ENA
en => q[-1]~reg0.ENA
en => q[0]~reg0.ENA
en => q[1]~reg0.ENA
en => q[2]~reg0.ENA
q[-30] <= q[-30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-29] <= q[-29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-28] <= q[-28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-27] <= q[-27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-26] <= q[-26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-25] <= q[-25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-24] <= q[-24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-23] <= q[-23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-22] <= q[-22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-21] <= q[-21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-20] <= q[-20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-19] <= q[-19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-18] <= q[-18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-17] <= q[-17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-16] <= q[-16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-15] <= q[-15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-14] <= q[-14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-13] <= q[-13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-12] <= q[-12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-11] <= q[-11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-10] <= q[-10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-9] <= q[-9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-8] <= q[-8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-7] <= q[-7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-6] <= q[-6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-5] <= q[-5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-4] <= q[-4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-3] <= q[-3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-2] <= q[-2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-1] <= q[-1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fully_connected|pe:\MAC_1_to_20:16:mac
ck => regn:acc.ck
rstn => regn:acc.rstn
im[-8] => multiplier:mul.a[-15]
im[-7] => multiplier:mul.a[-14]
im[-6] => multiplier:mul.a[-13]
im[-5] => multiplier:mul.a[-12]
im[-4] => multiplier:mul.a[-11]
im[-3] => multiplier:mul.a[-10]
im[-2] => multiplier:mul.a[-9]
im[-1] => multiplier:mul.a[-8]
im[0] => multiplier:mul.a[-7]
im[1] => multiplier:mul.a[-6]
im[2] => multiplier:mul.a[-5]
im[3] => multiplier:mul.a[-4]
im[4] => multiplier:mul.a[-3]
im[5] => multiplier:mul.a[-2]
im[6] => multiplier:mul.a[-1]
im[7] => multiplier:mul.a[0]
k[-8] => multiplier:mul.b[-15]
k[-7] => multiplier:mul.b[-14]
k[-6] => multiplier:mul.b[-13]
k[-5] => multiplier:mul.b[-12]
k[-4] => multiplier:mul.b[-11]
k[-3] => multiplier:mul.b[-10]
k[-2] => multiplier:mul.b[-9]
k[-1] => multiplier:mul.b[-8]
k[0] => multiplier:mul.b[-7]
k[1] => multiplier:mul.b[-6]
k[2] => multiplier:mul.b[-5]
k[3] => multiplier:mul.b[-4]
k[4] => multiplier:mul.b[-3]
k[5] => multiplier:mul.b[-2]
k[6] => multiplier:mul.b[-1]
k[7] => multiplier:mul.b[0]
psum[-8] <= regn:acc.q[-13]
psum[-7] <= regn:acc.q[-12]
psum[-6] <= regn:acc.q[-11]
psum[-5] <= regn:acc.q[-10]
psum[-4] <= regn:acc.q[-9]
psum[-3] <= regn:acc.q[-8]
psum[-2] <= regn:acc.q[-7]
psum[-1] <= regn:acc.q[-6]
psum[0] <= regn:acc.q[-5]
psum[1] <= regn:acc.q[-4]
psum[2] <= regn:acc.q[-3]
psum[3] <= regn:acc.q[-2]
psum[4] <= regn:acc.q[-1]
psum[5] <= regn:acc.q[0]
psum[6] <= regn:acc.q[1]
psum[7] <= regn:acc.q[2]


|fully_connected|pe:\MAC_1_to_20:16:mac|multiplier:mul
a[-15] => Mult0.IN15
a[-14] => Mult0.IN14
a[-13] => Mult0.IN13
a[-12] => Mult0.IN12
a[-11] => Mult0.IN11
a[-10] => Mult0.IN10
a[-9] => Mult0.IN9
a[-8] => Mult0.IN8
a[-7] => Mult0.IN7
a[-6] => Mult0.IN6
a[-5] => Mult0.IN5
a[-4] => Mult0.IN4
a[-3] => Mult0.IN3
a[-2] => Mult0.IN2
a[-1] => Mult0.IN1
a[0] => Mult0.IN0
b[-15] => Mult0.IN31
b[-14] => Mult0.IN30
b[-13] => Mult0.IN29
b[-12] => Mult0.IN28
b[-11] => Mult0.IN27
b[-10] => Mult0.IN26
b[-9] => Mult0.IN25
b[-8] => Mult0.IN24
b[-7] => Mult0.IN23
b[-6] => Mult0.IN22
b[-5] => Mult0.IN21
b[-4] => Mult0.IN20
b[-3] => Mult0.IN19
b[-2] => Mult0.IN18
b[-1] => Mult0.IN17
b[0] => Mult0.IN16
res[-30] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-29] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-28] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-27] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-26] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-25] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-24] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-23] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-22] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-21] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-20] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-19] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-18] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-17] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-16] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|fully_connected|pe:\MAC_1_to_20:16:mac|adder:add
a[-30] => Add0.IN34
a[-29] => Add0.IN33
a[-28] => Add0.IN32
a[-27] => Add0.IN31
a[-26] => Add0.IN30
a[-25] => Add0.IN29
a[-24] => Add0.IN28
a[-23] => Add0.IN27
a[-22] => Add0.IN26
a[-21] => Add0.IN25
a[-20] => Add0.IN24
a[-19] => Add0.IN23
a[-18] => Add0.IN22
a[-17] => Add0.IN21
a[-16] => Add0.IN20
a[-15] => Add0.IN19
a[-14] => Add0.IN18
a[-13] => Add0.IN17
a[-12] => Add0.IN16
a[-11] => Add0.IN15
a[-10] => Add0.IN14
a[-9] => Add0.IN13
a[-8] => Add0.IN12
a[-7] => Add0.IN11
a[-6] => Add0.IN10
a[-5] => Add0.IN9
a[-4] => Add0.IN8
a[-3] => Add0.IN7
a[-2] => Add0.IN6
a[-1] => Add0.IN5
a[0] => Add0.IN4
a[1] => Add0.IN3
a[2] => Add0.IN1
a[2] => Add0.IN2
b[-30] => Add0.IN68
b[-29] => Add0.IN67
b[-28] => Add0.IN66
b[-27] => Add0.IN65
b[-26] => Add0.IN64
b[-25] => Add0.IN63
b[-24] => Add0.IN62
b[-23] => Add0.IN61
b[-22] => Add0.IN60
b[-21] => Add0.IN59
b[-20] => Add0.IN58
b[-19] => Add0.IN57
b[-18] => Add0.IN56
b[-17] => Add0.IN55
b[-16] => Add0.IN54
b[-15] => Add0.IN53
b[-14] => Add0.IN52
b[-13] => Add0.IN51
b[-12] => Add0.IN50
b[-11] => Add0.IN49
b[-10] => Add0.IN48
b[-9] => Add0.IN47
b[-8] => Add0.IN46
b[-7] => Add0.IN45
b[-6] => Add0.IN44
b[-5] => Add0.IN43
b[-4] => Add0.IN42
b[-3] => Add0.IN41
b[-2] => Add0.IN40
b[-1] => Add0.IN39
b[0] => Add0.IN38
b[1] => Add0.IN37
b[2] => Add0.IN35
b[2] => Add0.IN36
res[-30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|fully_connected|pe:\MAC_1_to_20:16:mac|regn:acc
d[-30] => q[-30]~reg0.DATAIN
d[-29] => q[-29]~reg0.DATAIN
d[-28] => q[-28]~reg0.DATAIN
d[-27] => q[-27]~reg0.DATAIN
d[-26] => q[-26]~reg0.DATAIN
d[-25] => q[-25]~reg0.DATAIN
d[-24] => q[-24]~reg0.DATAIN
d[-23] => q[-23]~reg0.DATAIN
d[-22] => q[-22]~reg0.DATAIN
d[-21] => q[-21]~reg0.DATAIN
d[-20] => q[-20]~reg0.DATAIN
d[-19] => q[-19]~reg0.DATAIN
d[-18] => q[-18]~reg0.DATAIN
d[-17] => q[-17]~reg0.DATAIN
d[-16] => q[-16]~reg0.DATAIN
d[-15] => q[-15]~reg0.DATAIN
d[-14] => q[-14]~reg0.DATAIN
d[-13] => q[-13]~reg0.DATAIN
d[-12] => q[-12]~reg0.DATAIN
d[-11] => q[-11]~reg0.DATAIN
d[-10] => q[-10]~reg0.DATAIN
d[-9] => q[-9]~reg0.DATAIN
d[-8] => q[-8]~reg0.DATAIN
d[-7] => q[-7]~reg0.DATAIN
d[-6] => q[-6]~reg0.DATAIN
d[-5] => q[-5]~reg0.DATAIN
d[-4] => q[-4]~reg0.DATAIN
d[-3] => q[-3]~reg0.DATAIN
d[-2] => q[-2]~reg0.DATAIN
d[-1] => q[-1]~reg0.DATAIN
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
ck => q[-30]~reg0.CLK
ck => q[-29]~reg0.CLK
ck => q[-28]~reg0.CLK
ck => q[-27]~reg0.CLK
ck => q[-26]~reg0.CLK
ck => q[-25]~reg0.CLK
ck => q[-24]~reg0.CLK
ck => q[-23]~reg0.CLK
ck => q[-22]~reg0.CLK
ck => q[-21]~reg0.CLK
ck => q[-20]~reg0.CLK
ck => q[-19]~reg0.CLK
ck => q[-18]~reg0.CLK
ck => q[-17]~reg0.CLK
ck => q[-16]~reg0.CLK
ck => q[-15]~reg0.CLK
ck => q[-14]~reg0.CLK
ck => q[-13]~reg0.CLK
ck => q[-12]~reg0.CLK
ck => q[-11]~reg0.CLK
ck => q[-10]~reg0.CLK
ck => q[-9]~reg0.CLK
ck => q[-8]~reg0.CLK
ck => q[-7]~reg0.CLK
ck => q[-6]~reg0.CLK
ck => q[-5]~reg0.CLK
ck => q[-4]~reg0.CLK
ck => q[-3]~reg0.CLK
ck => q[-2]~reg0.CLK
ck => q[-1]~reg0.CLK
ck => q[0]~reg0.CLK
ck => q[1]~reg0.CLK
ck => q[2]~reg0.CLK
rstn => q[-30]~reg0.ACLR
rstn => q[-29]~reg0.ACLR
rstn => q[-28]~reg0.ACLR
rstn => q[-27]~reg0.ACLR
rstn => q[-26]~reg0.ACLR
rstn => q[-25]~reg0.ACLR
rstn => q[-24]~reg0.ACLR
rstn => q[-23]~reg0.ACLR
rstn => q[-22]~reg0.ACLR
rstn => q[-21]~reg0.ACLR
rstn => q[-20]~reg0.ACLR
rstn => q[-19]~reg0.ACLR
rstn => q[-18]~reg0.ACLR
rstn => q[-17]~reg0.ACLR
rstn => q[-16]~reg0.ACLR
rstn => q[-15]~reg0.ACLR
rstn => q[-14]~reg0.ACLR
rstn => q[-13]~reg0.ACLR
rstn => q[-12]~reg0.ACLR
rstn => q[-11]~reg0.ACLR
rstn => q[-10]~reg0.ACLR
rstn => q[-9]~reg0.ACLR
rstn => q[-8]~reg0.ACLR
rstn => q[-7]~reg0.ACLR
rstn => q[-6]~reg0.ACLR
rstn => q[-5]~reg0.ACLR
rstn => q[-4]~reg0.ACLR
rstn => q[-3]~reg0.ACLR
rstn => q[-2]~reg0.ACLR
rstn => q[-1]~reg0.ACLR
rstn => q[0]~reg0.ACLR
rstn => q[1]~reg0.ACLR
rstn => q[2]~reg0.ACLR
en => q[-30]~reg0.ENA
en => q[-29]~reg0.ENA
en => q[-28]~reg0.ENA
en => q[-27]~reg0.ENA
en => q[-26]~reg0.ENA
en => q[-25]~reg0.ENA
en => q[-24]~reg0.ENA
en => q[-23]~reg0.ENA
en => q[-22]~reg0.ENA
en => q[-21]~reg0.ENA
en => q[-20]~reg0.ENA
en => q[-19]~reg0.ENA
en => q[-18]~reg0.ENA
en => q[-17]~reg0.ENA
en => q[-16]~reg0.ENA
en => q[-15]~reg0.ENA
en => q[-14]~reg0.ENA
en => q[-13]~reg0.ENA
en => q[-12]~reg0.ENA
en => q[-11]~reg0.ENA
en => q[-10]~reg0.ENA
en => q[-9]~reg0.ENA
en => q[-8]~reg0.ENA
en => q[-7]~reg0.ENA
en => q[-6]~reg0.ENA
en => q[-5]~reg0.ENA
en => q[-4]~reg0.ENA
en => q[-3]~reg0.ENA
en => q[-2]~reg0.ENA
en => q[-1]~reg0.ENA
en => q[0]~reg0.ENA
en => q[1]~reg0.ENA
en => q[2]~reg0.ENA
q[-30] <= q[-30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-29] <= q[-29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-28] <= q[-28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-27] <= q[-27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-26] <= q[-26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-25] <= q[-25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-24] <= q[-24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-23] <= q[-23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-22] <= q[-22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-21] <= q[-21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-20] <= q[-20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-19] <= q[-19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-18] <= q[-18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-17] <= q[-17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-16] <= q[-16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-15] <= q[-15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-14] <= q[-14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-13] <= q[-13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-12] <= q[-12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-11] <= q[-11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-10] <= q[-10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-9] <= q[-9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-8] <= q[-8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-7] <= q[-7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-6] <= q[-6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-5] <= q[-5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-4] <= q[-4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-3] <= q[-3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-2] <= q[-2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-1] <= q[-1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fully_connected|pe:\MAC_1_to_20:17:mac
ck => regn:acc.ck
rstn => regn:acc.rstn
im[-8] => multiplier:mul.a[-15]
im[-7] => multiplier:mul.a[-14]
im[-6] => multiplier:mul.a[-13]
im[-5] => multiplier:mul.a[-12]
im[-4] => multiplier:mul.a[-11]
im[-3] => multiplier:mul.a[-10]
im[-2] => multiplier:mul.a[-9]
im[-1] => multiplier:mul.a[-8]
im[0] => multiplier:mul.a[-7]
im[1] => multiplier:mul.a[-6]
im[2] => multiplier:mul.a[-5]
im[3] => multiplier:mul.a[-4]
im[4] => multiplier:mul.a[-3]
im[5] => multiplier:mul.a[-2]
im[6] => multiplier:mul.a[-1]
im[7] => multiplier:mul.a[0]
k[-8] => multiplier:mul.b[-15]
k[-7] => multiplier:mul.b[-14]
k[-6] => multiplier:mul.b[-13]
k[-5] => multiplier:mul.b[-12]
k[-4] => multiplier:mul.b[-11]
k[-3] => multiplier:mul.b[-10]
k[-2] => multiplier:mul.b[-9]
k[-1] => multiplier:mul.b[-8]
k[0] => multiplier:mul.b[-7]
k[1] => multiplier:mul.b[-6]
k[2] => multiplier:mul.b[-5]
k[3] => multiplier:mul.b[-4]
k[4] => multiplier:mul.b[-3]
k[5] => multiplier:mul.b[-2]
k[6] => multiplier:mul.b[-1]
k[7] => multiplier:mul.b[0]
psum[-8] <= regn:acc.q[-13]
psum[-7] <= regn:acc.q[-12]
psum[-6] <= regn:acc.q[-11]
psum[-5] <= regn:acc.q[-10]
psum[-4] <= regn:acc.q[-9]
psum[-3] <= regn:acc.q[-8]
psum[-2] <= regn:acc.q[-7]
psum[-1] <= regn:acc.q[-6]
psum[0] <= regn:acc.q[-5]
psum[1] <= regn:acc.q[-4]
psum[2] <= regn:acc.q[-3]
psum[3] <= regn:acc.q[-2]
psum[4] <= regn:acc.q[-1]
psum[5] <= regn:acc.q[0]
psum[6] <= regn:acc.q[1]
psum[7] <= regn:acc.q[2]


|fully_connected|pe:\MAC_1_to_20:17:mac|multiplier:mul
a[-15] => Mult0.IN15
a[-14] => Mult0.IN14
a[-13] => Mult0.IN13
a[-12] => Mult0.IN12
a[-11] => Mult0.IN11
a[-10] => Mult0.IN10
a[-9] => Mult0.IN9
a[-8] => Mult0.IN8
a[-7] => Mult0.IN7
a[-6] => Mult0.IN6
a[-5] => Mult0.IN5
a[-4] => Mult0.IN4
a[-3] => Mult0.IN3
a[-2] => Mult0.IN2
a[-1] => Mult0.IN1
a[0] => Mult0.IN0
b[-15] => Mult0.IN31
b[-14] => Mult0.IN30
b[-13] => Mult0.IN29
b[-12] => Mult0.IN28
b[-11] => Mult0.IN27
b[-10] => Mult0.IN26
b[-9] => Mult0.IN25
b[-8] => Mult0.IN24
b[-7] => Mult0.IN23
b[-6] => Mult0.IN22
b[-5] => Mult0.IN21
b[-4] => Mult0.IN20
b[-3] => Mult0.IN19
b[-2] => Mult0.IN18
b[-1] => Mult0.IN17
b[0] => Mult0.IN16
res[-30] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-29] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-28] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-27] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-26] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-25] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-24] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-23] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-22] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-21] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-20] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-19] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-18] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-17] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-16] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|fully_connected|pe:\MAC_1_to_20:17:mac|adder:add
a[-30] => Add0.IN34
a[-29] => Add0.IN33
a[-28] => Add0.IN32
a[-27] => Add0.IN31
a[-26] => Add0.IN30
a[-25] => Add0.IN29
a[-24] => Add0.IN28
a[-23] => Add0.IN27
a[-22] => Add0.IN26
a[-21] => Add0.IN25
a[-20] => Add0.IN24
a[-19] => Add0.IN23
a[-18] => Add0.IN22
a[-17] => Add0.IN21
a[-16] => Add0.IN20
a[-15] => Add0.IN19
a[-14] => Add0.IN18
a[-13] => Add0.IN17
a[-12] => Add0.IN16
a[-11] => Add0.IN15
a[-10] => Add0.IN14
a[-9] => Add0.IN13
a[-8] => Add0.IN12
a[-7] => Add0.IN11
a[-6] => Add0.IN10
a[-5] => Add0.IN9
a[-4] => Add0.IN8
a[-3] => Add0.IN7
a[-2] => Add0.IN6
a[-1] => Add0.IN5
a[0] => Add0.IN4
a[1] => Add0.IN3
a[2] => Add0.IN1
a[2] => Add0.IN2
b[-30] => Add0.IN68
b[-29] => Add0.IN67
b[-28] => Add0.IN66
b[-27] => Add0.IN65
b[-26] => Add0.IN64
b[-25] => Add0.IN63
b[-24] => Add0.IN62
b[-23] => Add0.IN61
b[-22] => Add0.IN60
b[-21] => Add0.IN59
b[-20] => Add0.IN58
b[-19] => Add0.IN57
b[-18] => Add0.IN56
b[-17] => Add0.IN55
b[-16] => Add0.IN54
b[-15] => Add0.IN53
b[-14] => Add0.IN52
b[-13] => Add0.IN51
b[-12] => Add0.IN50
b[-11] => Add0.IN49
b[-10] => Add0.IN48
b[-9] => Add0.IN47
b[-8] => Add0.IN46
b[-7] => Add0.IN45
b[-6] => Add0.IN44
b[-5] => Add0.IN43
b[-4] => Add0.IN42
b[-3] => Add0.IN41
b[-2] => Add0.IN40
b[-1] => Add0.IN39
b[0] => Add0.IN38
b[1] => Add0.IN37
b[2] => Add0.IN35
b[2] => Add0.IN36
res[-30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|fully_connected|pe:\MAC_1_to_20:17:mac|regn:acc
d[-30] => q[-30]~reg0.DATAIN
d[-29] => q[-29]~reg0.DATAIN
d[-28] => q[-28]~reg0.DATAIN
d[-27] => q[-27]~reg0.DATAIN
d[-26] => q[-26]~reg0.DATAIN
d[-25] => q[-25]~reg0.DATAIN
d[-24] => q[-24]~reg0.DATAIN
d[-23] => q[-23]~reg0.DATAIN
d[-22] => q[-22]~reg0.DATAIN
d[-21] => q[-21]~reg0.DATAIN
d[-20] => q[-20]~reg0.DATAIN
d[-19] => q[-19]~reg0.DATAIN
d[-18] => q[-18]~reg0.DATAIN
d[-17] => q[-17]~reg0.DATAIN
d[-16] => q[-16]~reg0.DATAIN
d[-15] => q[-15]~reg0.DATAIN
d[-14] => q[-14]~reg0.DATAIN
d[-13] => q[-13]~reg0.DATAIN
d[-12] => q[-12]~reg0.DATAIN
d[-11] => q[-11]~reg0.DATAIN
d[-10] => q[-10]~reg0.DATAIN
d[-9] => q[-9]~reg0.DATAIN
d[-8] => q[-8]~reg0.DATAIN
d[-7] => q[-7]~reg0.DATAIN
d[-6] => q[-6]~reg0.DATAIN
d[-5] => q[-5]~reg0.DATAIN
d[-4] => q[-4]~reg0.DATAIN
d[-3] => q[-3]~reg0.DATAIN
d[-2] => q[-2]~reg0.DATAIN
d[-1] => q[-1]~reg0.DATAIN
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
ck => q[-30]~reg0.CLK
ck => q[-29]~reg0.CLK
ck => q[-28]~reg0.CLK
ck => q[-27]~reg0.CLK
ck => q[-26]~reg0.CLK
ck => q[-25]~reg0.CLK
ck => q[-24]~reg0.CLK
ck => q[-23]~reg0.CLK
ck => q[-22]~reg0.CLK
ck => q[-21]~reg0.CLK
ck => q[-20]~reg0.CLK
ck => q[-19]~reg0.CLK
ck => q[-18]~reg0.CLK
ck => q[-17]~reg0.CLK
ck => q[-16]~reg0.CLK
ck => q[-15]~reg0.CLK
ck => q[-14]~reg0.CLK
ck => q[-13]~reg0.CLK
ck => q[-12]~reg0.CLK
ck => q[-11]~reg0.CLK
ck => q[-10]~reg0.CLK
ck => q[-9]~reg0.CLK
ck => q[-8]~reg0.CLK
ck => q[-7]~reg0.CLK
ck => q[-6]~reg0.CLK
ck => q[-5]~reg0.CLK
ck => q[-4]~reg0.CLK
ck => q[-3]~reg0.CLK
ck => q[-2]~reg0.CLK
ck => q[-1]~reg0.CLK
ck => q[0]~reg0.CLK
ck => q[1]~reg0.CLK
ck => q[2]~reg0.CLK
rstn => q[-30]~reg0.ACLR
rstn => q[-29]~reg0.ACLR
rstn => q[-28]~reg0.ACLR
rstn => q[-27]~reg0.ACLR
rstn => q[-26]~reg0.ACLR
rstn => q[-25]~reg0.ACLR
rstn => q[-24]~reg0.ACLR
rstn => q[-23]~reg0.ACLR
rstn => q[-22]~reg0.ACLR
rstn => q[-21]~reg0.ACLR
rstn => q[-20]~reg0.ACLR
rstn => q[-19]~reg0.ACLR
rstn => q[-18]~reg0.ACLR
rstn => q[-17]~reg0.ACLR
rstn => q[-16]~reg0.ACLR
rstn => q[-15]~reg0.ACLR
rstn => q[-14]~reg0.ACLR
rstn => q[-13]~reg0.ACLR
rstn => q[-12]~reg0.ACLR
rstn => q[-11]~reg0.ACLR
rstn => q[-10]~reg0.ACLR
rstn => q[-9]~reg0.ACLR
rstn => q[-8]~reg0.ACLR
rstn => q[-7]~reg0.ACLR
rstn => q[-6]~reg0.ACLR
rstn => q[-5]~reg0.ACLR
rstn => q[-4]~reg0.ACLR
rstn => q[-3]~reg0.ACLR
rstn => q[-2]~reg0.ACLR
rstn => q[-1]~reg0.ACLR
rstn => q[0]~reg0.ACLR
rstn => q[1]~reg0.ACLR
rstn => q[2]~reg0.ACLR
en => q[-30]~reg0.ENA
en => q[-29]~reg0.ENA
en => q[-28]~reg0.ENA
en => q[-27]~reg0.ENA
en => q[-26]~reg0.ENA
en => q[-25]~reg0.ENA
en => q[-24]~reg0.ENA
en => q[-23]~reg0.ENA
en => q[-22]~reg0.ENA
en => q[-21]~reg0.ENA
en => q[-20]~reg0.ENA
en => q[-19]~reg0.ENA
en => q[-18]~reg0.ENA
en => q[-17]~reg0.ENA
en => q[-16]~reg0.ENA
en => q[-15]~reg0.ENA
en => q[-14]~reg0.ENA
en => q[-13]~reg0.ENA
en => q[-12]~reg0.ENA
en => q[-11]~reg0.ENA
en => q[-10]~reg0.ENA
en => q[-9]~reg0.ENA
en => q[-8]~reg0.ENA
en => q[-7]~reg0.ENA
en => q[-6]~reg0.ENA
en => q[-5]~reg0.ENA
en => q[-4]~reg0.ENA
en => q[-3]~reg0.ENA
en => q[-2]~reg0.ENA
en => q[-1]~reg0.ENA
en => q[0]~reg0.ENA
en => q[1]~reg0.ENA
en => q[2]~reg0.ENA
q[-30] <= q[-30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-29] <= q[-29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-28] <= q[-28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-27] <= q[-27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-26] <= q[-26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-25] <= q[-25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-24] <= q[-24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-23] <= q[-23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-22] <= q[-22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-21] <= q[-21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-20] <= q[-20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-19] <= q[-19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-18] <= q[-18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-17] <= q[-17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-16] <= q[-16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-15] <= q[-15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-14] <= q[-14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-13] <= q[-13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-12] <= q[-12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-11] <= q[-11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-10] <= q[-10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-9] <= q[-9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-8] <= q[-8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-7] <= q[-7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-6] <= q[-6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-5] <= q[-5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-4] <= q[-4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-3] <= q[-3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-2] <= q[-2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-1] <= q[-1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fully_connected|pe:\MAC_1_to_20:18:mac
ck => regn:acc.ck
rstn => regn:acc.rstn
im[-8] => multiplier:mul.a[-15]
im[-7] => multiplier:mul.a[-14]
im[-6] => multiplier:mul.a[-13]
im[-5] => multiplier:mul.a[-12]
im[-4] => multiplier:mul.a[-11]
im[-3] => multiplier:mul.a[-10]
im[-2] => multiplier:mul.a[-9]
im[-1] => multiplier:mul.a[-8]
im[0] => multiplier:mul.a[-7]
im[1] => multiplier:mul.a[-6]
im[2] => multiplier:mul.a[-5]
im[3] => multiplier:mul.a[-4]
im[4] => multiplier:mul.a[-3]
im[5] => multiplier:mul.a[-2]
im[6] => multiplier:mul.a[-1]
im[7] => multiplier:mul.a[0]
k[-8] => multiplier:mul.b[-15]
k[-7] => multiplier:mul.b[-14]
k[-6] => multiplier:mul.b[-13]
k[-5] => multiplier:mul.b[-12]
k[-4] => multiplier:mul.b[-11]
k[-3] => multiplier:mul.b[-10]
k[-2] => multiplier:mul.b[-9]
k[-1] => multiplier:mul.b[-8]
k[0] => multiplier:mul.b[-7]
k[1] => multiplier:mul.b[-6]
k[2] => multiplier:mul.b[-5]
k[3] => multiplier:mul.b[-4]
k[4] => multiplier:mul.b[-3]
k[5] => multiplier:mul.b[-2]
k[6] => multiplier:mul.b[-1]
k[7] => multiplier:mul.b[0]
psum[-8] <= regn:acc.q[-13]
psum[-7] <= regn:acc.q[-12]
psum[-6] <= regn:acc.q[-11]
psum[-5] <= regn:acc.q[-10]
psum[-4] <= regn:acc.q[-9]
psum[-3] <= regn:acc.q[-8]
psum[-2] <= regn:acc.q[-7]
psum[-1] <= regn:acc.q[-6]
psum[0] <= regn:acc.q[-5]
psum[1] <= regn:acc.q[-4]
psum[2] <= regn:acc.q[-3]
psum[3] <= regn:acc.q[-2]
psum[4] <= regn:acc.q[-1]
psum[5] <= regn:acc.q[0]
psum[6] <= regn:acc.q[1]
psum[7] <= regn:acc.q[2]


|fully_connected|pe:\MAC_1_to_20:18:mac|multiplier:mul
a[-15] => Mult0.IN15
a[-14] => Mult0.IN14
a[-13] => Mult0.IN13
a[-12] => Mult0.IN12
a[-11] => Mult0.IN11
a[-10] => Mult0.IN10
a[-9] => Mult0.IN9
a[-8] => Mult0.IN8
a[-7] => Mult0.IN7
a[-6] => Mult0.IN6
a[-5] => Mult0.IN5
a[-4] => Mult0.IN4
a[-3] => Mult0.IN3
a[-2] => Mult0.IN2
a[-1] => Mult0.IN1
a[0] => Mult0.IN0
b[-15] => Mult0.IN31
b[-14] => Mult0.IN30
b[-13] => Mult0.IN29
b[-12] => Mult0.IN28
b[-11] => Mult0.IN27
b[-10] => Mult0.IN26
b[-9] => Mult0.IN25
b[-8] => Mult0.IN24
b[-7] => Mult0.IN23
b[-6] => Mult0.IN22
b[-5] => Mult0.IN21
b[-4] => Mult0.IN20
b[-3] => Mult0.IN19
b[-2] => Mult0.IN18
b[-1] => Mult0.IN17
b[0] => Mult0.IN16
res[-30] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-29] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-28] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-27] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-26] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-25] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-24] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-23] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-22] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-21] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-20] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-19] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-18] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-17] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-16] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|fully_connected|pe:\MAC_1_to_20:18:mac|adder:add
a[-30] => Add0.IN34
a[-29] => Add0.IN33
a[-28] => Add0.IN32
a[-27] => Add0.IN31
a[-26] => Add0.IN30
a[-25] => Add0.IN29
a[-24] => Add0.IN28
a[-23] => Add0.IN27
a[-22] => Add0.IN26
a[-21] => Add0.IN25
a[-20] => Add0.IN24
a[-19] => Add0.IN23
a[-18] => Add0.IN22
a[-17] => Add0.IN21
a[-16] => Add0.IN20
a[-15] => Add0.IN19
a[-14] => Add0.IN18
a[-13] => Add0.IN17
a[-12] => Add0.IN16
a[-11] => Add0.IN15
a[-10] => Add0.IN14
a[-9] => Add0.IN13
a[-8] => Add0.IN12
a[-7] => Add0.IN11
a[-6] => Add0.IN10
a[-5] => Add0.IN9
a[-4] => Add0.IN8
a[-3] => Add0.IN7
a[-2] => Add0.IN6
a[-1] => Add0.IN5
a[0] => Add0.IN4
a[1] => Add0.IN3
a[2] => Add0.IN1
a[2] => Add0.IN2
b[-30] => Add0.IN68
b[-29] => Add0.IN67
b[-28] => Add0.IN66
b[-27] => Add0.IN65
b[-26] => Add0.IN64
b[-25] => Add0.IN63
b[-24] => Add0.IN62
b[-23] => Add0.IN61
b[-22] => Add0.IN60
b[-21] => Add0.IN59
b[-20] => Add0.IN58
b[-19] => Add0.IN57
b[-18] => Add0.IN56
b[-17] => Add0.IN55
b[-16] => Add0.IN54
b[-15] => Add0.IN53
b[-14] => Add0.IN52
b[-13] => Add0.IN51
b[-12] => Add0.IN50
b[-11] => Add0.IN49
b[-10] => Add0.IN48
b[-9] => Add0.IN47
b[-8] => Add0.IN46
b[-7] => Add0.IN45
b[-6] => Add0.IN44
b[-5] => Add0.IN43
b[-4] => Add0.IN42
b[-3] => Add0.IN41
b[-2] => Add0.IN40
b[-1] => Add0.IN39
b[0] => Add0.IN38
b[1] => Add0.IN37
b[2] => Add0.IN35
b[2] => Add0.IN36
res[-30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|fully_connected|pe:\MAC_1_to_20:18:mac|regn:acc
d[-30] => q[-30]~reg0.DATAIN
d[-29] => q[-29]~reg0.DATAIN
d[-28] => q[-28]~reg0.DATAIN
d[-27] => q[-27]~reg0.DATAIN
d[-26] => q[-26]~reg0.DATAIN
d[-25] => q[-25]~reg0.DATAIN
d[-24] => q[-24]~reg0.DATAIN
d[-23] => q[-23]~reg0.DATAIN
d[-22] => q[-22]~reg0.DATAIN
d[-21] => q[-21]~reg0.DATAIN
d[-20] => q[-20]~reg0.DATAIN
d[-19] => q[-19]~reg0.DATAIN
d[-18] => q[-18]~reg0.DATAIN
d[-17] => q[-17]~reg0.DATAIN
d[-16] => q[-16]~reg0.DATAIN
d[-15] => q[-15]~reg0.DATAIN
d[-14] => q[-14]~reg0.DATAIN
d[-13] => q[-13]~reg0.DATAIN
d[-12] => q[-12]~reg0.DATAIN
d[-11] => q[-11]~reg0.DATAIN
d[-10] => q[-10]~reg0.DATAIN
d[-9] => q[-9]~reg0.DATAIN
d[-8] => q[-8]~reg0.DATAIN
d[-7] => q[-7]~reg0.DATAIN
d[-6] => q[-6]~reg0.DATAIN
d[-5] => q[-5]~reg0.DATAIN
d[-4] => q[-4]~reg0.DATAIN
d[-3] => q[-3]~reg0.DATAIN
d[-2] => q[-2]~reg0.DATAIN
d[-1] => q[-1]~reg0.DATAIN
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
ck => q[-30]~reg0.CLK
ck => q[-29]~reg0.CLK
ck => q[-28]~reg0.CLK
ck => q[-27]~reg0.CLK
ck => q[-26]~reg0.CLK
ck => q[-25]~reg0.CLK
ck => q[-24]~reg0.CLK
ck => q[-23]~reg0.CLK
ck => q[-22]~reg0.CLK
ck => q[-21]~reg0.CLK
ck => q[-20]~reg0.CLK
ck => q[-19]~reg0.CLK
ck => q[-18]~reg0.CLK
ck => q[-17]~reg0.CLK
ck => q[-16]~reg0.CLK
ck => q[-15]~reg0.CLK
ck => q[-14]~reg0.CLK
ck => q[-13]~reg0.CLK
ck => q[-12]~reg0.CLK
ck => q[-11]~reg0.CLK
ck => q[-10]~reg0.CLK
ck => q[-9]~reg0.CLK
ck => q[-8]~reg0.CLK
ck => q[-7]~reg0.CLK
ck => q[-6]~reg0.CLK
ck => q[-5]~reg0.CLK
ck => q[-4]~reg0.CLK
ck => q[-3]~reg0.CLK
ck => q[-2]~reg0.CLK
ck => q[-1]~reg0.CLK
ck => q[0]~reg0.CLK
ck => q[1]~reg0.CLK
ck => q[2]~reg0.CLK
rstn => q[-30]~reg0.ACLR
rstn => q[-29]~reg0.ACLR
rstn => q[-28]~reg0.ACLR
rstn => q[-27]~reg0.ACLR
rstn => q[-26]~reg0.ACLR
rstn => q[-25]~reg0.ACLR
rstn => q[-24]~reg0.ACLR
rstn => q[-23]~reg0.ACLR
rstn => q[-22]~reg0.ACLR
rstn => q[-21]~reg0.ACLR
rstn => q[-20]~reg0.ACLR
rstn => q[-19]~reg0.ACLR
rstn => q[-18]~reg0.ACLR
rstn => q[-17]~reg0.ACLR
rstn => q[-16]~reg0.ACLR
rstn => q[-15]~reg0.ACLR
rstn => q[-14]~reg0.ACLR
rstn => q[-13]~reg0.ACLR
rstn => q[-12]~reg0.ACLR
rstn => q[-11]~reg0.ACLR
rstn => q[-10]~reg0.ACLR
rstn => q[-9]~reg0.ACLR
rstn => q[-8]~reg0.ACLR
rstn => q[-7]~reg0.ACLR
rstn => q[-6]~reg0.ACLR
rstn => q[-5]~reg0.ACLR
rstn => q[-4]~reg0.ACLR
rstn => q[-3]~reg0.ACLR
rstn => q[-2]~reg0.ACLR
rstn => q[-1]~reg0.ACLR
rstn => q[0]~reg0.ACLR
rstn => q[1]~reg0.ACLR
rstn => q[2]~reg0.ACLR
en => q[-30]~reg0.ENA
en => q[-29]~reg0.ENA
en => q[-28]~reg0.ENA
en => q[-27]~reg0.ENA
en => q[-26]~reg0.ENA
en => q[-25]~reg0.ENA
en => q[-24]~reg0.ENA
en => q[-23]~reg0.ENA
en => q[-22]~reg0.ENA
en => q[-21]~reg0.ENA
en => q[-20]~reg0.ENA
en => q[-19]~reg0.ENA
en => q[-18]~reg0.ENA
en => q[-17]~reg0.ENA
en => q[-16]~reg0.ENA
en => q[-15]~reg0.ENA
en => q[-14]~reg0.ENA
en => q[-13]~reg0.ENA
en => q[-12]~reg0.ENA
en => q[-11]~reg0.ENA
en => q[-10]~reg0.ENA
en => q[-9]~reg0.ENA
en => q[-8]~reg0.ENA
en => q[-7]~reg0.ENA
en => q[-6]~reg0.ENA
en => q[-5]~reg0.ENA
en => q[-4]~reg0.ENA
en => q[-3]~reg0.ENA
en => q[-2]~reg0.ENA
en => q[-1]~reg0.ENA
en => q[0]~reg0.ENA
en => q[1]~reg0.ENA
en => q[2]~reg0.ENA
q[-30] <= q[-30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-29] <= q[-29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-28] <= q[-28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-27] <= q[-27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-26] <= q[-26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-25] <= q[-25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-24] <= q[-24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-23] <= q[-23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-22] <= q[-22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-21] <= q[-21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-20] <= q[-20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-19] <= q[-19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-18] <= q[-18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-17] <= q[-17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-16] <= q[-16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-15] <= q[-15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-14] <= q[-14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-13] <= q[-13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-12] <= q[-12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-11] <= q[-11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-10] <= q[-10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-9] <= q[-9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-8] <= q[-8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-7] <= q[-7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-6] <= q[-6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-5] <= q[-5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-4] <= q[-4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-3] <= q[-3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-2] <= q[-2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-1] <= q[-1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fully_connected|pe:\MAC_1_to_20:19:mac
ck => regn:acc.ck
rstn => regn:acc.rstn
im[-8] => multiplier:mul.a[-15]
im[-7] => multiplier:mul.a[-14]
im[-6] => multiplier:mul.a[-13]
im[-5] => multiplier:mul.a[-12]
im[-4] => multiplier:mul.a[-11]
im[-3] => multiplier:mul.a[-10]
im[-2] => multiplier:mul.a[-9]
im[-1] => multiplier:mul.a[-8]
im[0] => multiplier:mul.a[-7]
im[1] => multiplier:mul.a[-6]
im[2] => multiplier:mul.a[-5]
im[3] => multiplier:mul.a[-4]
im[4] => multiplier:mul.a[-3]
im[5] => multiplier:mul.a[-2]
im[6] => multiplier:mul.a[-1]
im[7] => multiplier:mul.a[0]
k[-8] => multiplier:mul.b[-15]
k[-7] => multiplier:mul.b[-14]
k[-6] => multiplier:mul.b[-13]
k[-5] => multiplier:mul.b[-12]
k[-4] => multiplier:mul.b[-11]
k[-3] => multiplier:mul.b[-10]
k[-2] => multiplier:mul.b[-9]
k[-1] => multiplier:mul.b[-8]
k[0] => multiplier:mul.b[-7]
k[1] => multiplier:mul.b[-6]
k[2] => multiplier:mul.b[-5]
k[3] => multiplier:mul.b[-4]
k[4] => multiplier:mul.b[-3]
k[5] => multiplier:mul.b[-2]
k[6] => multiplier:mul.b[-1]
k[7] => multiplier:mul.b[0]
psum[-8] <= regn:acc.q[-13]
psum[-7] <= regn:acc.q[-12]
psum[-6] <= regn:acc.q[-11]
psum[-5] <= regn:acc.q[-10]
psum[-4] <= regn:acc.q[-9]
psum[-3] <= regn:acc.q[-8]
psum[-2] <= regn:acc.q[-7]
psum[-1] <= regn:acc.q[-6]
psum[0] <= regn:acc.q[-5]
psum[1] <= regn:acc.q[-4]
psum[2] <= regn:acc.q[-3]
psum[3] <= regn:acc.q[-2]
psum[4] <= regn:acc.q[-1]
psum[5] <= regn:acc.q[0]
psum[6] <= regn:acc.q[1]
psum[7] <= regn:acc.q[2]


|fully_connected|pe:\MAC_1_to_20:19:mac|multiplier:mul
a[-15] => Mult0.IN15
a[-14] => Mult0.IN14
a[-13] => Mult0.IN13
a[-12] => Mult0.IN12
a[-11] => Mult0.IN11
a[-10] => Mult0.IN10
a[-9] => Mult0.IN9
a[-8] => Mult0.IN8
a[-7] => Mult0.IN7
a[-6] => Mult0.IN6
a[-5] => Mult0.IN5
a[-4] => Mult0.IN4
a[-3] => Mult0.IN3
a[-2] => Mult0.IN2
a[-1] => Mult0.IN1
a[0] => Mult0.IN0
b[-15] => Mult0.IN31
b[-14] => Mult0.IN30
b[-13] => Mult0.IN29
b[-12] => Mult0.IN28
b[-11] => Mult0.IN27
b[-10] => Mult0.IN26
b[-9] => Mult0.IN25
b[-8] => Mult0.IN24
b[-7] => Mult0.IN23
b[-6] => Mult0.IN22
b[-5] => Mult0.IN21
b[-4] => Mult0.IN20
b[-3] => Mult0.IN19
b[-2] => Mult0.IN18
b[-1] => Mult0.IN17
b[0] => Mult0.IN16
res[-30] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-29] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-28] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-27] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-26] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-25] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-24] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-23] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-22] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-21] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-20] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-19] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-18] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-17] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-16] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|fully_connected|pe:\MAC_1_to_20:19:mac|adder:add
a[-30] => Add0.IN34
a[-29] => Add0.IN33
a[-28] => Add0.IN32
a[-27] => Add0.IN31
a[-26] => Add0.IN30
a[-25] => Add0.IN29
a[-24] => Add0.IN28
a[-23] => Add0.IN27
a[-22] => Add0.IN26
a[-21] => Add0.IN25
a[-20] => Add0.IN24
a[-19] => Add0.IN23
a[-18] => Add0.IN22
a[-17] => Add0.IN21
a[-16] => Add0.IN20
a[-15] => Add0.IN19
a[-14] => Add0.IN18
a[-13] => Add0.IN17
a[-12] => Add0.IN16
a[-11] => Add0.IN15
a[-10] => Add0.IN14
a[-9] => Add0.IN13
a[-8] => Add0.IN12
a[-7] => Add0.IN11
a[-6] => Add0.IN10
a[-5] => Add0.IN9
a[-4] => Add0.IN8
a[-3] => Add0.IN7
a[-2] => Add0.IN6
a[-1] => Add0.IN5
a[0] => Add0.IN4
a[1] => Add0.IN3
a[2] => Add0.IN1
a[2] => Add0.IN2
b[-30] => Add0.IN68
b[-29] => Add0.IN67
b[-28] => Add0.IN66
b[-27] => Add0.IN65
b[-26] => Add0.IN64
b[-25] => Add0.IN63
b[-24] => Add0.IN62
b[-23] => Add0.IN61
b[-22] => Add0.IN60
b[-21] => Add0.IN59
b[-20] => Add0.IN58
b[-19] => Add0.IN57
b[-18] => Add0.IN56
b[-17] => Add0.IN55
b[-16] => Add0.IN54
b[-15] => Add0.IN53
b[-14] => Add0.IN52
b[-13] => Add0.IN51
b[-12] => Add0.IN50
b[-11] => Add0.IN49
b[-10] => Add0.IN48
b[-9] => Add0.IN47
b[-8] => Add0.IN46
b[-7] => Add0.IN45
b[-6] => Add0.IN44
b[-5] => Add0.IN43
b[-4] => Add0.IN42
b[-3] => Add0.IN41
b[-2] => Add0.IN40
b[-1] => Add0.IN39
b[0] => Add0.IN38
b[1] => Add0.IN37
b[2] => Add0.IN35
b[2] => Add0.IN36
res[-30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|fully_connected|pe:\MAC_1_to_20:19:mac|regn:acc
d[-30] => q[-30]~reg0.DATAIN
d[-29] => q[-29]~reg0.DATAIN
d[-28] => q[-28]~reg0.DATAIN
d[-27] => q[-27]~reg0.DATAIN
d[-26] => q[-26]~reg0.DATAIN
d[-25] => q[-25]~reg0.DATAIN
d[-24] => q[-24]~reg0.DATAIN
d[-23] => q[-23]~reg0.DATAIN
d[-22] => q[-22]~reg0.DATAIN
d[-21] => q[-21]~reg0.DATAIN
d[-20] => q[-20]~reg0.DATAIN
d[-19] => q[-19]~reg0.DATAIN
d[-18] => q[-18]~reg0.DATAIN
d[-17] => q[-17]~reg0.DATAIN
d[-16] => q[-16]~reg0.DATAIN
d[-15] => q[-15]~reg0.DATAIN
d[-14] => q[-14]~reg0.DATAIN
d[-13] => q[-13]~reg0.DATAIN
d[-12] => q[-12]~reg0.DATAIN
d[-11] => q[-11]~reg0.DATAIN
d[-10] => q[-10]~reg0.DATAIN
d[-9] => q[-9]~reg0.DATAIN
d[-8] => q[-8]~reg0.DATAIN
d[-7] => q[-7]~reg0.DATAIN
d[-6] => q[-6]~reg0.DATAIN
d[-5] => q[-5]~reg0.DATAIN
d[-4] => q[-4]~reg0.DATAIN
d[-3] => q[-3]~reg0.DATAIN
d[-2] => q[-2]~reg0.DATAIN
d[-1] => q[-1]~reg0.DATAIN
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
ck => q[-30]~reg0.CLK
ck => q[-29]~reg0.CLK
ck => q[-28]~reg0.CLK
ck => q[-27]~reg0.CLK
ck => q[-26]~reg0.CLK
ck => q[-25]~reg0.CLK
ck => q[-24]~reg0.CLK
ck => q[-23]~reg0.CLK
ck => q[-22]~reg0.CLK
ck => q[-21]~reg0.CLK
ck => q[-20]~reg0.CLK
ck => q[-19]~reg0.CLK
ck => q[-18]~reg0.CLK
ck => q[-17]~reg0.CLK
ck => q[-16]~reg0.CLK
ck => q[-15]~reg0.CLK
ck => q[-14]~reg0.CLK
ck => q[-13]~reg0.CLK
ck => q[-12]~reg0.CLK
ck => q[-11]~reg0.CLK
ck => q[-10]~reg0.CLK
ck => q[-9]~reg0.CLK
ck => q[-8]~reg0.CLK
ck => q[-7]~reg0.CLK
ck => q[-6]~reg0.CLK
ck => q[-5]~reg0.CLK
ck => q[-4]~reg0.CLK
ck => q[-3]~reg0.CLK
ck => q[-2]~reg0.CLK
ck => q[-1]~reg0.CLK
ck => q[0]~reg0.CLK
ck => q[1]~reg0.CLK
ck => q[2]~reg0.CLK
rstn => q[-30]~reg0.ACLR
rstn => q[-29]~reg0.ACLR
rstn => q[-28]~reg0.ACLR
rstn => q[-27]~reg0.ACLR
rstn => q[-26]~reg0.ACLR
rstn => q[-25]~reg0.ACLR
rstn => q[-24]~reg0.ACLR
rstn => q[-23]~reg0.ACLR
rstn => q[-22]~reg0.ACLR
rstn => q[-21]~reg0.ACLR
rstn => q[-20]~reg0.ACLR
rstn => q[-19]~reg0.ACLR
rstn => q[-18]~reg0.ACLR
rstn => q[-17]~reg0.ACLR
rstn => q[-16]~reg0.ACLR
rstn => q[-15]~reg0.ACLR
rstn => q[-14]~reg0.ACLR
rstn => q[-13]~reg0.ACLR
rstn => q[-12]~reg0.ACLR
rstn => q[-11]~reg0.ACLR
rstn => q[-10]~reg0.ACLR
rstn => q[-9]~reg0.ACLR
rstn => q[-8]~reg0.ACLR
rstn => q[-7]~reg0.ACLR
rstn => q[-6]~reg0.ACLR
rstn => q[-5]~reg0.ACLR
rstn => q[-4]~reg0.ACLR
rstn => q[-3]~reg0.ACLR
rstn => q[-2]~reg0.ACLR
rstn => q[-1]~reg0.ACLR
rstn => q[0]~reg0.ACLR
rstn => q[1]~reg0.ACLR
rstn => q[2]~reg0.ACLR
en => q[-30]~reg0.ENA
en => q[-29]~reg0.ENA
en => q[-28]~reg0.ENA
en => q[-27]~reg0.ENA
en => q[-26]~reg0.ENA
en => q[-25]~reg0.ENA
en => q[-24]~reg0.ENA
en => q[-23]~reg0.ENA
en => q[-22]~reg0.ENA
en => q[-21]~reg0.ENA
en => q[-20]~reg0.ENA
en => q[-19]~reg0.ENA
en => q[-18]~reg0.ENA
en => q[-17]~reg0.ENA
en => q[-16]~reg0.ENA
en => q[-15]~reg0.ENA
en => q[-14]~reg0.ENA
en => q[-13]~reg0.ENA
en => q[-12]~reg0.ENA
en => q[-11]~reg0.ENA
en => q[-10]~reg0.ENA
en => q[-9]~reg0.ENA
en => q[-8]~reg0.ENA
en => q[-7]~reg0.ENA
en => q[-6]~reg0.ENA
en => q[-5]~reg0.ENA
en => q[-4]~reg0.ENA
en => q[-3]~reg0.ENA
en => q[-2]~reg0.ENA
en => q[-1]~reg0.ENA
en => q[0]~reg0.ENA
en => q[1]~reg0.ENA
en => q[2]~reg0.ENA
q[-30] <= q[-30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-29] <= q[-29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-28] <= q[-28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-27] <= q[-27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-26] <= q[-26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-25] <= q[-25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-24] <= q[-24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-23] <= q[-23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-22] <= q[-22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-21] <= q[-21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-20] <= q[-20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-19] <= q[-19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-18] <= q[-18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-17] <= q[-17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-16] <= q[-16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-15] <= q[-15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-14] <= q[-14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-13] <= q[-13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-12] <= q[-12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-11] <= q[-11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-10] <= q[-10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-9] <= q[-9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-8] <= q[-8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-7] <= q[-7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-6] <= q[-6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-5] <= q[-5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-4] <= q[-4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-3] <= q[-3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-2] <= q[-2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-1] <= q[-1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


