

================================================================
== Synthesis Summary Report of 'Conv'
================================================================
+ General Information: 
    * Date:           Thu Apr 20 21:07:58 2023
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
    * Project:        conv_core
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------------------------------------+------+------+---------+-----------+----------+---------+-------+----------+------+----------+-----------+------------+-----+
    |                       Modules                      | Issue|      | Latency |  Latency  | Iteration|         |  Trip |          |      |          |           |            |     |
    |                       & Loops                      | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count | Pipelined| BRAM |    DSP   |     FF    |     LUT    | URAM|
    +----------------------------------------------------+------+------+---------+-----------+----------+---------+-------+----------+------+----------+-----------+------------+-----+
    |+ Conv                                              |     -|  0.00|        -|          -|         -|        -|      -|        no|     -|  26 (11%)|  5387 (5%)|  6050 (11%)|    -|
    | o VITIS_LOOP_41_1_VITIS_LOOP_43_2_VITIS_LOOP_45_3  |     -|  7.30|        -|          -|         -|        -|      -|        no|     -|         -|          -|           -|    -|
    |  o VITIS_LOOP_48_4_VITIS_LOOP_50_5                 |     -|  7.30|        -|          -|    327707|        -|      -|        no|     -|         -|          -|           -|    -|
    |   + Conv_Pipeline_Input_Channel                    |     -|  0.00|   327691|  3.277e+06|         -|   327691|      -|        no|     -|    3 (1%)|  685 (~0%)|    837 (1%)|    -|
    |    o Input_Channel                                 |    II|  7.30|   327689|  3.277e+06|        20|        5|  65535|       yes|     -|         -|          -|           -|    -|
    +----------------------------------------------------+------+------+---------+-----------+----------+---------+-------+----------+------+----------+-----------+------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface  | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_gmem | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 8             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+---------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register      | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+---------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL          | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER          | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER        | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR        | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | CHin          | 0x10   | 32    | W      | Data signal of CHin              |                                                                      |
| s_axi_control | Hin           | 0x18   | 32    | W      | Data signal of Hin               |                                                                      |
| s_axi_control | Win           | 0x20   | 32    | W      | Data signal of Win               |                                                                      |
| s_axi_control | CHout         | 0x28   | 32    | W      | Data signal of CHout             |                                                                      |
| s_axi_control | Kx            | 0x30   | 32    | W      | Data signal of Kx                |                                                                      |
| s_axi_control | Ky            | 0x38   | 32    | W      | Data signal of Ky                |                                                                      |
| s_axi_control | Sx            | 0x40   | 32    | W      | Data signal of Sx                |                                                                      |
| s_axi_control | Sy            | 0x48   | 32    | W      | Data signal of Sy                |                                                                      |
| s_axi_control | mode          | 0x50   | 32    | W      | Data signal of mode              |                                                                      |
| s_axi_control | relu_en       | 0x58   | 32    | W      | Data signal of relu_en           |                                                                      |
| s_axi_control | feature_in_1  | 0x60   | 32    | W      | Data signal of feature_in        |                                                                      |
| s_axi_control | feature_in_2  | 0x64   | 32    | W      | Data signal of feature_in        |                                                                      |
| s_axi_control | W_1           | 0x6c   | 32    | W      | Data signal of W                 |                                                                      |
| s_axi_control | W_2           | 0x70   | 32    | W      | Data signal of W                 |                                                                      |
| s_axi_control | bias_1        | 0x78   | 32    | W      | Data signal of bias              |                                                                      |
| s_axi_control | bias_2        | 0x7c   | 32    | W      | Data signal of bias              |                                                                      |
| s_axi_control | feature_out_1 | 0x84   | 32    | W      | Data signal of feature_out       |                                                                      |
| s_axi_control | feature_out_2 | 0x88   | 32    | W      | Data signal of feature_out       |                                                                      |
+---------------+---------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-------------+-----------+-------------+
| Argument    | Direction | Datatype    |
+-------------+-----------+-------------+
| CHin        | in        | ap_uint<16> |
| Hin         | in        | ap_uint<16> |
| Win         | in        | ap_uint<16> |
| CHout       | in        | ap_uint<16> |
| Kx          | in        | ap_uint<8>  |
| Ky          | in        | ap_uint<8>  |
| Sx          | in        | ap_uint<8>  |
| Sy          | in        | ap_uint<8>  |
| mode        | in        | ap_uint<1>  |
| relu_en     | in        | ap_uint<1>  |
| feature_in  | inout     | float*      |
| W           | inout     | float*      |
| bias        | inout     | float*      |
| feature_out | inout     | float*      |
+-------------+-----------+-------------+

* SW-to-HW Mapping
+-------------+---------------+-----------+----------+-----------------------------------------+
| Argument    | HW Interface  | HW Type   | HW Usage | HW Info                                 |
+-------------+---------------+-----------+----------+-----------------------------------------+
| CHin        | s_axi_control | register  |          | name=CHin offset=0x10 range=32          |
| Hin         | s_axi_control | register  |          | name=Hin offset=0x18 range=32           |
| Win         | s_axi_control | register  |          | name=Win offset=0x20 range=32           |
| CHout       | s_axi_control | register  |          | name=CHout offset=0x28 range=32         |
| Kx          | s_axi_control | register  |          | name=Kx offset=0x30 range=32            |
| Ky          | s_axi_control | register  |          | name=Ky offset=0x38 range=32            |
| Sx          | s_axi_control | register  |          | name=Sx offset=0x40 range=32            |
| Sy          | s_axi_control | register  |          | name=Sy offset=0x48 range=32            |
| mode        | s_axi_control | register  |          | name=mode offset=0x50 range=32          |
| relu_en     | s_axi_control | register  |          | name=relu_en offset=0x58 range=32       |
| feature_in  | m_axi_gmem    | interface |          |                                         |
| feature_in  | s_axi_control | register  | offset   | name=feature_in_1 offset=0x60 range=32  |
| feature_in  | s_axi_control | register  | offset   | name=feature_in_2 offset=0x64 range=32  |
| W           | m_axi_gmem    | interface |          |                                         |
| W           | s_axi_control | register  | offset   | name=W_1 offset=0x6c range=32           |
| W           | s_axi_control | register  | offset   | name=W_2 offset=0x70 range=32           |
| bias        | m_axi_gmem    | interface |          |                                         |
| bias        | s_axi_control | register  | offset   | name=bias_1 offset=0x78 range=32        |
| bias        | s_axi_control | register  | offset   | name=bias_2 offset=0x7c range=32        |
| feature_out | m_axi_gmem    | interface |          |                                         |
| feature_out | s_axi_control | register  | offset   | name=feature_out_1 offset=0x84 range=32 |
| feature_out | s_axi_control | register  | offset   | name=feature_out_2 offset=0x88 range=32 |
+-------------+---------------+-----------+----------+-----------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Bursts and Widening Missed
+--------------+-------------+-----------------+---------------------------------------------------------------------------------------------------------+------------+---------------------+
| HW Interface | Variable    | Loop            | Problem                                                                                                 | Resolution | Location            |
+--------------+-------------+-----------------+---------------------------------------------------------------------------------------------------------+------------+---------------------+
| m_axi_gmem   | W           | Input_Channel   | Stride is incompatible                                                                                  | 214-230    | conv_core.cpp:57:8  |
| m_axi_gmem   | feature_in  | VITIS_LOOP_50_5 | Access call is in the conditional branch                                                                | 214-232    | conv_core.cpp:50:23 |
| m_axi_gmem   | feature_out | VITIS_LOOP_45_3 | Stride is incompatible                                                                                  | 214-230    | conv_core.cpp:45:21 |
| m_axi_gmem   | bias        | VITIS_LOOP_43_2 | Access load is in the conditional branch                                                                | 214-232    | conv_core.cpp:43:20 |
| m_axi_gmem   | feature_in  | Input_Channel   | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | conv_core.cpp:57:8  |
| m_axi_gmem   |             |                 | Could not burst due to multiple potential reads to the same bundle in the same region.                  | 214-224    | conv_core.cpp:57:8  |
+--------------+-------------+-----------------+---------------------------------------------------------------------------------------------------------+------------+---------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+----------------------------------------+-----+--------+---------------+------+---------+---------+
| Name                                   | DSP | Pragma | Variable      | Op   | Impl    | Latency |
+----------------------------------------+-----+--------+---------------+------+---------+---------+
| + Conv                                 | 26  |        |               |      |         |         |
|   add_ln1559_fu_443_p2                 | -   |        | add_ln1559    | add  | fabric  | 0       |
|   sub_ln1559_fu_457_p2                 | -   |        | sub_ln1559    | sub  | fabric  | 0       |
|   sub_ln1559_1_fu_473_p2               | -   |        | sub_ln1559_1  | sub  | fabric  | 0       |
|   add_ln1559_1_fu_500_p2               | -   |        | add_ln1559_1  | add  | fabric  | 0       |
|   sub_ln1559_2_fu_514_p2               | -   |        | sub_ln1559_2  | sub  | fabric  | 0       |
|   sub_ln1559_3_fu_530_p2               | -   |        | sub_ln1559_3  | sub  | fabric  | 0       |
|   add_ln1559_2_fu_583_p2               | -   |        | add_ln1559_2  | add  | fabric  | 0       |
|   grp_fu_625_p0                        | -   |        | sub_ln1559_4  | sub  | fabric  | 0       |
|   Wout_V_fu_656_p2                     | -   |        | Wout_V        | add  | fabric  | 0       |
|   add_ln1559_3_fu_604_p2               | -   |        | add_ln1559_3  | add  | fabric  | 0       |
|   grp_fu_646_p0                        | -   |        | sub_ln1559_5  | sub  | fabric  | 0       |
|   Hout_V_fu_665_p2                     | -   |        | Hout_V        | add  | fabric  | 0       |
|   mul_8ns_8ns_16_1_1_U18               | -   |        | mul_ln6       | mul  | auto    | 0       |
|   mul_mul_16ns_16ns_32_4_1_U24         | 1   |        | mul_ln6_1     | mul  | dsp48   | 3       |
|   mul_16ns_32ns_48_2_1_U17             | 2   |        | mul_ln6_2     | mul  | auto    | 1       |
|   empty_fu_773_p2                      | -   |        | empty         | add  | fabric  | 0       |
|   mul_mul_16ns_16ns_32_4_1_U25         | 1   |        | ret_V         | mul  | dsp48   | 3       |
|   mul_32ns_16ns_48_2_1_U19             | 2   |        | mul_i         | mul  | auto    | 1       |
|   add_ln587_fu_788_p2                  | -   |        | add_ln587     | add  | fabric  | 0       |
|   add_ln1073_1_fu_798_p2               | -   |        | add_ln1073_1  | add  | fabric  | 0       |
|   add_ln41_fu_812_p2                   | -   |        | add_ln41      | add  | fabric  | 0       |
|   p_mid129_fu_830_p2                   | -   |        | p_mid129      | add  | fabric  | 0       |
|   mul_mul_16ns_8ns_16_4_1_U27          | 1   |        | ret_V_1273    | mul  | dsp48   | 3       |
|   i_4_fu_895_p2                        | -   |        | i_4           | add  | fabric  | 0       |
|   mul_mul_16ns_8ns_16_4_1_U28          | 1   |        | ret_V_12_mid1 | mul  | dsp48   | 3       |
|   sub_ln43_fu_924_p2                   | -   |        | sub_ln43      | sub  | fabric  | 0       |
|   mul_mul_16ns_16ns_32_4_1_U29         | 1   |        | ret_V_mid1    | mul  | dsp48   | 3       |
|   mul_32ns_16ns_48_2_1_U20             | 2   |        | mul_i_mid1    | mul  | auto    | 1       |
|   add_ln587_2_fu_955_p2                | -   |        | add_ln587_2   | add  | fabric  | 0       |
|   mac_mul_sub_16ns_8ns_8ns_16_4_1_U26  | 1   |        | mul_ln1541    | mul  | dsp48   | 3       |
|   mac_mul_sub_16ns_8ns_8ns_16_4_1_U26  | 1   |        | sub_ln1541    | sub  | dsp48   | 3       |
|   h_V_fu_975_p2                        | -   |        | h_V           | add  | fabric  | 0       |
|   add_ln1073_2_fu_994_p2               | -   |        | add_ln1073_2  | add  | fabric  | 0       |
|   add_ln48_fu_1005_p2                  | -   |        | add_ln48      | add  | fabric  | 0       |
|   h_V_mid1_fu_1015_p2                  | -   |        | h_V_mid1      | add  | fabric  | 0       |
|   mul_mul_16s_16ns_32_4_1_U30          | 1   |        | mul_ln47      | mul  | dsp48   | 3       |
|   mul_32s_16ns_48_2_1_U22              | 2   |        | mul_ln47_1    | mul  | auto    | 1       |
|   mul_8ns_8ns_16_1_1_U21               | -   |        | mul_ln47_2    | mul  | auto    | 0       |
|   mul_mul_16ns_16ns_32_4_1_U32         | 1   |        | mul_ln47_3    | mul  | dsp48   | 3       |
|   w_V_fu_1116_p2                       | -   |        | w_V           | add  | fabric  | 0       |
|   mac_muladd_16s_16ns_48s_48_4_1_U33   | 1   |        | mul_ln232     | mul  | dsp48   | 3       |
|   mac_muladd_16s_16ns_48s_48_4_1_U33   | 1   |        | add_ln232_1   | add  | dsp48   | 3       |
|   add_ln232_2_fu_1186_p2               | -   |        | add_ln232_2   | add  | fabric  | 0       |
|   mul_mul_8ns_16ns_24_4_1_U34          | 1   |        | ret_V_2       | mul  | dsp48   | 3       |
|   tmp_fu_1206_p2                       | -   |        | tmp           | add  | fabric  | 0       |
|   mul_32ns_16ns_48_2_1_U23             | 2   |        | tmp13         | mul  | auto    | 1       |
|   jj_fu_1223_p2                        | -   |        | jj            | add  | fabric  | 0       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U13   | 2   |        | sum           | fadd | fulldsp | 4       |
|   mac_muladd_16ns_16ns_48ns_48_4_1_U31 | 1   |        | ret_V_1       | mul  | dsp48   | 3       |
|   mac_muladd_16ns_16ns_48ns_48_4_1_U31 | 1   |        | add_ln74_1    | add  | dsp48   | 3       |
|   add_ln74_fu_1239_p2                  | -   |        | add_ln74      | add  | fabric  | 0       |
|   j_fu_1052_p2                         | -   |        | j             | add  | fabric  | 0       |
|   add_ln1073_fu_1057_p2                | -   |        | add_ln1073    | add  | fabric  | 0       |
|  + Conv_Pipeline_Input_Channel         | 3   |        |               |      |         |         |
|    cin_fu_212_p2                       | -   |        | cin           | add  | fabric  | 0       |
|    add_ln64_fu_225_p2                  | -   |        | add_ln64      | add  | fabric  | 0       |
|    add_ln1540_fu_240_p2                | -   |        | add_ln1540    | add  | fabric  | 0       |
|    add_ln587_fu_245_p2                 | -   |        | add_ln587     | add  | fabric  | 0       |
|    add_ln587_1_fu_263_p2               | -   |        | add_ln587_1   | add  | fabric  | 0       |
|    add_ln64_1_fu_280_p2                | -   |        | add_ln64_1    | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U2    | 3   |        | tp            | fmul | maxdsp  | 3       |
+----------------------------------------+-----+--------+---------------+------+---------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+------------------------------------------------------+---------------------------------------+
| Type      | Options                                              | Location                              |
+-----------+------------------------------------------------------+---------------------------------------+
| interface | m_axi depth=2147483647 port=feature_out offset=slave | conv_core.cpp:12 in conv, feature_out |
| interface | m_axi depth=2147483647 port=bias offset=slave        | conv_core.cpp:13 in conv, bias        |
| interface | m_axi depth=2147483647 port=W offset=slave           | conv_core.cpp:14 in conv, W           |
| interface | m_axi depth=2147483647 port=feature_in offset=slave  | conv_core.cpp:15 in conv, feature_in  |
| interface | s_axilite port=relu_en                               | conv_core.cpp:16 in conv, relu_en     |
| interface | s_axilite port=CHout                                 | conv_core.cpp:17 in conv, CHout       |
| interface | s_axilite port=Sx                                    | conv_core.cpp:18 in conv, Sx          |
| interface | s_axilite port=Hin                                   | conv_core.cpp:19 in conv, Hin         |
| interface | s_axilite port=CHin                                  | conv_core.cpp:20 in conv, CHin        |
| interface | s_axilite port=Kx                                    | conv_core.cpp:21 in conv, Kx          |
| interface | s_axilite port=mode                                  | conv_core.cpp:22 in conv, mode        |
| interface | s_axilite port=Sy                                    | conv_core.cpp:23 in conv, Sy          |
| interface | s_axilite port=Ky                                    | conv_core.cpp:24 in conv, Ky          |
| interface | s_axilite port=Win                                   | conv_core.cpp:25 in conv, Win         |
| interface | s_axilite port=return                                | conv_core.cpp:26 in conv, return      |
+-----------+------------------------------------------------------+---------------------------------------+


