scenario: Truth Table Verification
description: Test all possible input combinations (00,01,10,11) to verify basic AND gate functionality

scenario: Input Transitions
description: Test all possible input transitions (00→01, 01→11, etc.) to verify glitch-free output behavior

scenario: Simultaneous Input Changes
description: Change both inputs simultaneously (00→11, 11→00) to verify proper output transition timing

scenario: Input Signal Stability
description: Hold inputs stable for extended periods to verify output maintains correct logic level

scenario: Setup and Hold Time
description: Verify output responds correctly when inputs change with minimal time difference
