 <html> 
  <head>
    <script type="text/javascript" src="C:\FPGAtools\Synopsys\fpga_H2013031\lib\report\reportlog_tree.js"></script>
    <link rel="stylesheet" type="text/css" href="C:\FPGAtools\Synopsys\fpga_H2013031\lib\report\reportlog_tree.css" />  
  </head> 

  <body style="background-color:#e0e0ff;">
   <script type="text/javascript"> reportLogObj.loadImage("closed.png", "open.png")</script>
    <ul id="rev_1-menu" class="treeview" style="padding-left:0;">
        <li style="font-size:12; font-style:normal"> <b style="background-color:#a2bff0; font-weight:bold">ladder_fpga (rev_1)</b> 
         <ul rel="open" style="font-size:small;">
<li><b><a href="file:///C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\rev_1\syntmp\ladder_fpga_fpga_mapper_srr.htm#mapperReport48" target="srrFrame" title="Synopsys Altera Technology">Mapper Report</a></b> </li>
<li><b><a href="file:///C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\rev_1\syntmp\ladder_fpga_fpga_mapper_srr.htm#clockReport49" target="srrFrame" title="START OF CLOCK OPTIMIZATION REPORT">Clock Conversion</a></b> </li>
<li><b><a href="file:///C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\rev_1\syntmp\ladder_fpga_fpga_mapper_srr.htm#timingReport50" target="srrFrame" title="START OF TIMING REPORT">Timing Report</a></b> </li>
<li><b><a href="file:///C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\rev_1\syntmp\ladder_fpga_fpga_mapper_srr.htm#performanceSummary51" target="srrFrame" title="Performance Summary">Performance Summary</a></b> </li>
<li><b><a href="file:///C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\rev_1\syntmp\ladder_fpga_fpga_mapper_srr.htm#clockRelationships52" target="srrFrame" title="Clock Relationships">Clock Relationships</a></b> </li>
<li><b><a href="file:///C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\rev_1\syntmp\ladder_fpga_fpga_mapper_srr.htm#interfaceInfo53" target="srrFrame" title="Interface Information">Interface Information</a></b> </li>
<li><b><a href="file:///C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\rev_1\syntmp\ladder_fpga_fpga_mapper_srr.htm#clockReport54" target="srrFrame" title="Detailed Report">Detailed Report for Clock: ladder_fpga|holdin_echelle</a></b> </li>
<li><b><a href="file:///C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\rev_1\syntmp\ladder_fpga_fpga_mapper_srr.htm#startingSlack55" target="srrFrame" title="Starting Points">Starting Points with Worst Slack</a></b> </li>
<li><b><a href="file:///C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\rev_1\syntmp\ladder_fpga_fpga_mapper_srr.htm#endingSlack56" target="srrFrame" title="Ending Points">Ending Points with Worst Slack</a></b> </li>
<li><b><a href="file:///C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\rev_1\syntmp\ladder_fpga_fpga_mapper_srr.htm#worstPaths57" target="srrFrame" title="Worst Path Information">Worst Path Information</a></b> </li>
<li><b><a href="file:///C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\rev_1\syntmp\ladder_fpga_fpga_mapper_srr.htm#clockReport58" target="srrFrame" title="Detailed Report">Detailed Report for Clock: ladder_fpga|testin_echelle</a></b> </li>
<li><b><a href="file:///C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\rev_1\syntmp\ladder_fpga_fpga_mapper_srr.htm#startingSlack59" target="srrFrame" title="Starting Points">Starting Points with Worst Slack</a></b> </li>
<li><b><a href="file:///C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\rev_1\syntmp\ladder_fpga_fpga_mapper_srr.htm#endingSlack60" target="srrFrame" title="Ending Points">Ending Points with Worst Slack</a></b> </li>
<li><b><a href="file:///C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\rev_1\syntmp\ladder_fpga_fpga_mapper_srr.htm#worstPaths61" target="srrFrame" title="Worst Path Information">Worst Path Information</a></b> </li>
<li><b><a href="file:///C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\rev_1\syntmp\ladder_fpga_fpga_mapper_srr.htm#clockReport62" target="srrFrame" title="Detailed Report">Detailed Report for Clock: mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock</a></b> </li>
<li><b><a href="file:///C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\rev_1\syntmp\ladder_fpga_fpga_mapper_srr.htm#startingSlack63" target="srrFrame" title="Starting Points">Starting Points with Worst Slack</a></b> </li>
<li><b><a href="file:///C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\rev_1\syntmp\ladder_fpga_fpga_mapper_srr.htm#endingSlack64" target="srrFrame" title="Ending Points">Ending Points with Worst Slack</a></b> </li>
<li><b><a href="file:///C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\rev_1\syntmp\ladder_fpga_fpga_mapper_srr.htm#worstPaths65" target="srrFrame" title="Worst Path Information">Worst Path Information</a></b> </li>
<li><b><a href="file:///C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\rev_1\syntmp\ladder_fpga_fpga_mapper_srr.htm#clockReport66" target="srrFrame" title="Detailed Report">Detailed Report for Clock: mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock</a></b> </li>
<li><b><a href="file:///C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\rev_1\syntmp\ladder_fpga_fpga_mapper_srr.htm#startingSlack67" target="srrFrame" title="Starting Points">Starting Points with Worst Slack</a></b> </li>
<li><b><a href="file:///C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\rev_1\syntmp\ladder_fpga_fpga_mapper_srr.htm#endingSlack68" target="srrFrame" title="Ending Points">Ending Points with Worst Slack</a></b> </li>
<li><b><a href="file:///C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\rev_1\syntmp\ladder_fpga_fpga_mapper_srr.htm#worstPaths69" target="srrFrame" title="Worst Path Information">Worst Path Information</a></b> </li>
<li><b><a href="file:///C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\rev_1\syntmp\ladder_fpga_fpga_mapper_srr.htm#clockReport70" target="srrFrame" title="Detailed Report">Detailed Report for Clock: mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock</a></b> </li>
<li><b><a href="file:///C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\rev_1\syntmp\ladder_fpga_fpga_mapper_srr.htm#startingSlack71" target="srrFrame" title="Starting Points">Starting Points with Worst Slack</a></b> </li>
<li><b><a href="file:///C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\rev_1\syntmp\ladder_fpga_fpga_mapper_srr.htm#endingSlack72" target="srrFrame" title="Ending Points">Ending Points with Worst Slack</a></b> </li>
<li><b><a href="file:///C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\rev_1\syntmp\ladder_fpga_fpga_mapper_srr.htm#worstPaths73" target="srrFrame" title="Worst Path Information">Worst Path Information</a></b> </li>
<li><b><a href="file:///C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\rev_1\syntmp\ladder_fpga_fpga_mapper_srr.htm#clockReport74" target="srrFrame" title="Detailed Report">Detailed Report for Clock: mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock</a></b> </li>
<li><b><a href="file:///C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\rev_1\syntmp\ladder_fpga_fpga_mapper_srr.htm#startingSlack75" target="srrFrame" title="Starting Points">Starting Points with Worst Slack</a></b> </li>
<li><b><a href="file:///C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\rev_1\syntmp\ladder_fpga_fpga_mapper_srr.htm#endingSlack76" target="srrFrame" title="Ending Points">Ending Points with Worst Slack</a></b> </li>
<li><b><a href="file:///C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\rev_1\syntmp\ladder_fpga_fpga_mapper_srr.htm#worstPaths77" target="srrFrame" title="Worst Path Information">Worst Path Information</a></b> </li>
<li><b><a href="file:///C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\rev_1\syntmp\ladder_fpga_fpga_mapper_srr.htm#clockReport78" target="srrFrame" title="Detailed Report">Detailed Report for Clock: sc_tck</a></b> </li>
<li><b><a href="file:///C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\rev_1\syntmp\ladder_fpga_fpga_mapper_srr.htm#startingSlack79" target="srrFrame" title="Starting Points">Starting Points with Worst Slack</a></b> </li>
<li><b><a href="file:///C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\rev_1\syntmp\ladder_fpga_fpga_mapper_srr.htm#endingSlack80" target="srrFrame" title="Ending Points">Ending Points with Worst Slack</a></b> </li>
<li><b><a href="file:///C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\rev_1\syntmp\ladder_fpga_fpga_mapper_srr.htm#worstPaths81" target="srrFrame" title="Worst Path Information">Worst Path Information</a></b> </li>
<li><b><a href="file:///C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\rev_1\syntmp\ladder_fpga_fpga_mapper_srr.htm#clockReport82" target="srrFrame" title="Detailed Report">Detailed Report for Clock: System</a></b> </li>
<li><b><a href="file:///C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\rev_1\syntmp\ladder_fpga_fpga_mapper_srr.htm#startingSlack83" target="srrFrame" title="Starting Points">Starting Points with Worst Slack</a></b> </li>
<li><b><a href="file:///C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\rev_1\syntmp\ladder_fpga_fpga_mapper_srr.htm#endingSlack84" target="srrFrame" title="Ending Points">Ending Points with Worst Slack</a></b> </li>
<li><b><a href="file:///C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\rev_1\syntmp\ladder_fpga_fpga_mapper_srr.htm#worstPaths85" target="srrFrame" title="Worst Path Information">Worst Path Information</a></b> </li>
<li><b><a href="file:///C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\rev_1\syntmp\ladder_fpga_fpga_mapper_srr.htm#areaReport86" target="srrFrame" title="START OF AREA REPORT">Resource Utilization</a></b> </li>
         </ul>
        </li>
   </ul>

   <script type="text/javascript"> reportLogObj.generateLog("rev_1-menu")</script>

  </body>
 </html>