
C:\Users\Public\Documents\IR_Project-RTOS\Debug\FreeRTOS-IR.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002020  080000c0  080000c0  000100c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000c0  080020e0  080020e0  000120e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  080021a0  080021a0  000121a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  080021a4  080021a4  000121a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000008  20000000  080021a8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000f70  20000008  080021b0  00020008  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  20000f78  080021b0  00020f78  2**0
                  ALLOC
  8 .ARM.attributes 00000028  00000000  00000000  00020008  2**0
                  CONTENTS, READONLY
  9 .debug_info   0001df85  00000000  00000000  00020030  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00003fa1  00000000  00000000  0003dfb5  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000b4a9  00000000  00000000  00041f56  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000ea8  00000000  00000000  0004d400  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000013b8  00000000  00000000  0004e2a8  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00008bc6  00000000  00000000  0004f660  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    000055fb  00000000  00000000  00058226  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  0005d821  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00002af8  00000000  00000000  0005d8a0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000008 	.word	0x20000008
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080020c8 	.word	0x080020c8

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000000c 	.word	0x2000000c
 8000104:	080020c8 	.word	0x080020c8

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000220:	b510      	push	{r4, lr}
 8000222:	0004      	movs	r4, r0
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000U);
 8000224:	f000 fc1c 	bl	8000a60 <HAL_RCC_GetHCLKFreq>
 8000228:	21fa      	movs	r1, #250	; 0xfa
 800022a:	0089      	lsls	r1, r1, #2
 800022c:	f7ff ff6c 	bl	8000108 <__udivsi3>
 8000230:	f000 f866 	bl	8000300 <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0U);
 8000234:	2001      	movs	r0, #1
 8000236:	2200      	movs	r2, #0
 8000238:	0021      	movs	r1, r4
 800023a:	4240      	negs	r0, r0
 800023c:	f000 f830 	bl	80002a0 <HAL_NVIC_SetPriority>

   /* Return function status */
  return HAL_OK;
}
 8000240:	2000      	movs	r0, #0
 8000242:	bd10      	pop	{r4, pc}

08000244 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000244:	2310      	movs	r3, #16
 8000246:	4a06      	ldr	r2, [pc, #24]	; (8000260 <HAL_Init+0x1c>)
{
 8000248:	b510      	push	{r4, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800024a:	6811      	ldr	r1, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 800024c:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800024e:	430b      	orrs	r3, r1
 8000250:	6013      	str	r3, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 8000252:	f7ff ffe5 	bl	8000220 <HAL_InitTick>
  HAL_MspInit();
 8000256:	f001 fe6b 	bl	8001f30 <HAL_MspInit>
}
 800025a:	2000      	movs	r0, #0
 800025c:	bd10      	pop	{r4, pc}
 800025e:	46c0      	nop			; (mov r8, r8)
 8000260:	40022000 	.word	0x40022000

08000264 <HAL_IncTick>:
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 8000264:	4a02      	ldr	r2, [pc, #8]	; (8000270 <HAL_IncTick+0xc>)
 8000266:	6813      	ldr	r3, [r2, #0]
 8000268:	3301      	adds	r3, #1
 800026a:	6013      	str	r3, [r2, #0]
}
 800026c:	4770      	bx	lr
 800026e:	46c0      	nop			; (mov r8, r8)
 8000270:	20000d68 	.word	0x20000d68

08000274 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000274:	4b01      	ldr	r3, [pc, #4]	; (800027c <HAL_GetTick+0x8>)
 8000276:	6818      	ldr	r0, [r3, #0]
}
 8000278:	4770      	bx	lr
 800027a:	46c0      	nop			; (mov r8, r8)
 800027c:	20000d68 	.word	0x20000d68

08000280 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 8000280:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8000282:	9001      	str	r0, [sp, #4]
  uint32_t tickstart = HAL_GetTick();
 8000284:	f7ff fff6 	bl	8000274 <HAL_GetTick>
  uint32_t wait = Delay;
 8000288:	9c01      	ldr	r4, [sp, #4]
  uint32_t tickstart = HAL_GetTick();
 800028a:	0005      	movs	r5, r0
  
  /* Add a period to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
  {
     wait++;
 800028c:	1c63      	adds	r3, r4, #1
 800028e:	1e5a      	subs	r2, r3, #1
 8000290:	4193      	sbcs	r3, r2
 8000292:	18e4      	adds	r4, r4, r3
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000294:	f7ff ffee 	bl	8000274 <HAL_GetTick>
 8000298:	1b40      	subs	r0, r0, r5
 800029a:	42a0      	cmp	r0, r4
 800029c:	d3fa      	bcc.n	8000294 <HAL_Delay+0x14>
  {
  }
}
 800029e:	bd37      	pop	{r0, r1, r2, r4, r5, pc}

080002a0 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80002a0:	b570      	push	{r4, r5, r6, lr}
 80002a2:	0189      	lsls	r1, r1, #6
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
 80002a4:	2800      	cmp	r0, #0
 80002a6:	da14      	bge.n	80002d2 <HAL_NVIC_SetPriority+0x32>
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80002a8:	230f      	movs	r3, #15
 80002aa:	b2c0      	uxtb	r0, r0
 80002ac:	4003      	ands	r3, r0
 80002ae:	3b08      	subs	r3, #8
 80002b0:	4a11      	ldr	r2, [pc, #68]	; (80002f8 <HAL_NVIC_SetPriority+0x58>)
 80002b2:	089b      	lsrs	r3, r3, #2
 80002b4:	009b      	lsls	r3, r3, #2
 80002b6:	189b      	adds	r3, r3, r2
 80002b8:	2203      	movs	r2, #3
 80002ba:	4010      	ands	r0, r2
 80002bc:	4090      	lsls	r0, r2
 80002be:	32fc      	adds	r2, #252	; 0xfc
 80002c0:	0015      	movs	r5, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80002c2:	4011      	ands	r1, r2
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80002c4:	4085      	lsls	r5, r0
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80002c6:	4081      	lsls	r1, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80002c8:	69dc      	ldr	r4, [r3, #28]
 80002ca:	43ac      	bics	r4, r5
 80002cc:	4321      	orrs	r1, r4
 80002ce:	61d9      	str	r1, [r3, #28]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
}
 80002d0:	bd70      	pop	{r4, r5, r6, pc}
  }
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80002d2:	2503      	movs	r5, #3
 80002d4:	0883      	lsrs	r3, r0, #2
 80002d6:	4028      	ands	r0, r5
 80002d8:	40a8      	lsls	r0, r5
 80002da:	35fc      	adds	r5, #252	; 0xfc
 80002dc:	002e      	movs	r6, r5
 80002de:	4a07      	ldr	r2, [pc, #28]	; (80002fc <HAL_NVIC_SetPriority+0x5c>)
 80002e0:	009b      	lsls	r3, r3, #2
 80002e2:	189b      	adds	r3, r3, r2
 80002e4:	22c0      	movs	r2, #192	; 0xc0
 80002e6:	4086      	lsls	r6, r0
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80002e8:	4029      	ands	r1, r5
 80002ea:	4081      	lsls	r1, r0
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80002ec:	0092      	lsls	r2, r2, #2
 80002ee:	589c      	ldr	r4, [r3, r2]
 80002f0:	43b4      	bics	r4, r6
 80002f2:	4321      	orrs	r1, r4
 80002f4:	5099      	str	r1, [r3, r2]
 80002f6:	e7eb      	b.n	80002d0 <HAL_NVIC_SetPriority+0x30>
 80002f8:	e000ed00 	.word	0xe000ed00
 80002fc:	e000e100 	.word	0xe000e100

08000300 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000300:	4a09      	ldr	r2, [pc, #36]	; (8000328 <HAL_SYSTICK_Config+0x28>)
 8000302:	1e43      	subs	r3, r0, #1
  {
    return (1UL);                                                   /* Reload value impossible */
 8000304:	2001      	movs	r0, #1
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000306:	4293      	cmp	r3, r2
 8000308:	d80d      	bhi.n	8000326 <HAL_SYSTICK_Config+0x26>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800030a:	21c0      	movs	r1, #192	; 0xc0
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800030c:	4a07      	ldr	r2, [pc, #28]	; (800032c <HAL_SYSTICK_Config+0x2c>)
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800030e:	4808      	ldr	r0, [pc, #32]	; (8000330 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000310:	6053      	str	r3, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000312:	6a03      	ldr	r3, [r0, #32]
 8000314:	0609      	lsls	r1, r1, #24
 8000316:	021b      	lsls	r3, r3, #8
 8000318:	0a1b      	lsrs	r3, r3, #8
 800031a:	430b      	orrs	r3, r1
 800031c:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800031e:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000320:	2307      	movs	r3, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000322:	6090      	str	r0, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000324:	6013      	str	r3, [r2, #0]
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000326:	4770      	bx	lr
 8000328:	00ffffff 	.word	0x00ffffff
 800032c:	e000e010 	.word	0xe000e010
 8000330:	e000ed00 	.word	0xe000ed00

08000334 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8000334:	4b05      	ldr	r3, [pc, #20]	; (800034c <HAL_SYSTICK_CLKSourceConfig+0x18>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000336:	681a      	ldr	r2, [r3, #0]
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8000338:	2804      	cmp	r0, #4
 800033a:	d102      	bne.n	8000342 <HAL_SYSTICK_CLKSourceConfig+0xe>
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 800033c:	4310      	orrs	r0, r2
 800033e:	6018      	str	r0, [r3, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 8000340:	4770      	bx	lr
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8000342:	2104      	movs	r1, #4
 8000344:	438a      	bics	r2, r1
 8000346:	601a      	str	r2, [r3, #0]
}
 8000348:	e7fa      	b.n	8000340 <HAL_SYSTICK_CLKSourceConfig+0xc>
 800034a:	46c0      	nop			; (mov r8, r8)
 800034c:	e000e010 	.word	0xe000e010

08000350 <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8000350:	b570      	push	{r4, r5, r6, lr}
  HAL_StatusTypeDef status = HAL_OK;
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000352:	1c84      	adds	r4, r0, #2
 8000354:	7fe3      	ldrb	r3, [r4, #31]
 8000356:	2b02      	cmp	r3, #2
 8000358:	d004      	beq.n	8000364 <HAL_DMA_Abort_IT+0x14>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800035a:	2304      	movs	r3, #4
 800035c:	6383      	str	r3, [r0, #56]	; 0x38
        
    status = HAL_ERROR;
 800035e:	3b03      	subs	r3, #3
    {
      hdma->XferAbortCallback(hdma);
    } 
  }
  return status;
}
 8000360:	0018      	movs	r0, r3
 8000362:	bd70      	pop	{r4, r5, r6, pc}
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000364:	210e      	movs	r1, #14
 8000366:	6803      	ldr	r3, [r0, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8000368:	6c05      	ldr	r5, [r0, #64]	; 0x40
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800036a:	681a      	ldr	r2, [r3, #0]
 800036c:	438a      	bics	r2, r1
 800036e:	601a      	str	r2, [r3, #0]
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000370:	2201      	movs	r2, #1
 8000372:	6819      	ldr	r1, [r3, #0]
 8000374:	4391      	bics	r1, r2
 8000376:	6019      	str	r1, [r3, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8000378:	0011      	movs	r1, r2
 800037a:	40a9      	lsls	r1, r5
 800037c:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 800037e:	6059      	str	r1, [r3, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8000380:	77e2      	strb	r2, [r4, #31]
    __HAL_UNLOCK(hdma);
 8000382:	2400      	movs	r4, #0
 8000384:	1883      	adds	r3, r0, r2
    if(hdma->XferAbortCallback != NULL)
 8000386:	6b42      	ldr	r2, [r0, #52]	; 0x34
    __HAL_UNLOCK(hdma);
 8000388:	77dc      	strb	r4, [r3, #31]
  HAL_StatusTypeDef status = HAL_OK;
 800038a:	0013      	movs	r3, r2
    if(hdma->XferAbortCallback != NULL)
 800038c:	42a2      	cmp	r2, r4
 800038e:	d0e7      	beq.n	8000360 <HAL_DMA_Abort_IT+0x10>
      hdma->XferAbortCallback(hdma);
 8000390:	4790      	blx	r2
  HAL_StatusTypeDef status = HAL_OK;
 8000392:	0023      	movs	r3, r4
 8000394:	e7e4      	b.n	8000360 <HAL_DMA_Abort_IT+0x10>
	...

08000398 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 8000398:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull)); 

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 800039a:	680b      	ldr	r3, [r1, #0]
{ 
 800039c:	b087      	sub	sp, #28
  while (((GPIO_Init->Pin) >> position) != RESET)
 800039e:	9302      	str	r3, [sp, #8]
  uint32_t position = 0x00U;
 80003a0:	2300      	movs	r3, #0
{ 
 80003a2:	9101      	str	r1, [sp, #4]
  while (((GPIO_Init->Pin) >> position) != RESET)
 80003a4:	9a02      	ldr	r2, [sp, #8]
 80003a6:	40da      	lsrs	r2, r3
 80003a8:	d101      	bne.n	80003ae <HAL_GPIO_Init+0x16>
      }
    }
    
    position++;
  } 
}
 80003aa:	b007      	add	sp, #28
 80003ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80003ae:	2201      	movs	r2, #1
 80003b0:	409a      	lsls	r2, r3
 80003b2:	9203      	str	r2, [sp, #12]
 80003b4:	9903      	ldr	r1, [sp, #12]
 80003b6:	9a02      	ldr	r2, [sp, #8]
 80003b8:	400a      	ands	r2, r1
 80003ba:	9200      	str	r2, [sp, #0]
    if(iocurrent)
 80003bc:	d100      	bne.n	80003c0 <HAL_GPIO_Init+0x28>
 80003be:	e08c      	b.n	80004da <HAL_GPIO_Init+0x142>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) 
 80003c0:	9a01      	ldr	r2, [sp, #4]
 80003c2:	2110      	movs	r1, #16
 80003c4:	6852      	ldr	r2, [r2, #4]
 80003c6:	0016      	movs	r6, r2
 80003c8:	438e      	bics	r6, r1
 80003ca:	2e02      	cmp	r6, #2
 80003cc:	d10e      	bne.n	80003ec <HAL_GPIO_Init+0x54>
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;      
 80003ce:	2507      	movs	r5, #7
 80003d0:	401d      	ands	r5, r3
 80003d2:	00ad      	lsls	r5, r5, #2
 80003d4:	3901      	subs	r1, #1
 80003d6:	40a9      	lsls	r1, r5
        temp = GPIOx->AFR[position >> 3];
 80003d8:	08dc      	lsrs	r4, r3, #3
 80003da:	00a4      	lsls	r4, r4, #2
 80003dc:	1904      	adds	r4, r0, r4
 80003de:	6a27      	ldr	r7, [r4, #32]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;      
 80003e0:	438f      	bics	r7, r1
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));       
 80003e2:	9901      	ldr	r1, [sp, #4]
 80003e4:	6909      	ldr	r1, [r1, #16]
 80003e6:	40a9      	lsls	r1, r5
 80003e8:	430f      	orrs	r7, r1
        GPIOx->AFR[position >> 3U] = temp;
 80003ea:	6227      	str	r7, [r4, #32]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2U));   
 80003ec:	2403      	movs	r4, #3
 80003ee:	005f      	lsls	r7, r3, #1
 80003f0:	40bc      	lsls	r4, r7
 80003f2:	43e4      	mvns	r4, r4
      temp = GPIOx->MODER;
 80003f4:	6805      	ldr	r5, [r0, #0]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80003f6:	3e01      	subs	r6, #1
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2U));   
 80003f8:	4025      	ands	r5, r4
 80003fa:	46ac      	mov	ip, r5
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80003fc:	2503      	movs	r5, #3
 80003fe:	4015      	ands	r5, r2
 8000400:	40bd      	lsls	r5, r7
 8000402:	4661      	mov	r1, ip
 8000404:	430d      	orrs	r5, r1
      GPIOx->MODER = temp;
 8000406:	6005      	str	r5, [r0, #0]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000408:	2e01      	cmp	r6, #1
 800040a:	d80f      	bhi.n	800042c <HAL_GPIO_Init+0x94>
        SET_BIT(temp, GPIO_Init->Speed << (position * 2U));
 800040c:	9901      	ldr	r1, [sp, #4]
        temp = GPIOx->OSPEEDR; 
 800040e:	6886      	ldr	r6, [r0, #8]
        SET_BIT(temp, GPIO_Init->Speed << (position * 2U));
 8000410:	68cd      	ldr	r5, [r1, #12]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000412:	4026      	ands	r6, r4
        SET_BIT(temp, GPIO_Init->Speed << (position * 2U));
 8000414:	40bd      	lsls	r5, r7
 8000416:	4335      	orrs	r5, r6
        GPIOx->OSPEEDR = temp;
 8000418:	6085      	str	r5, [r0, #8]
        temp = GPIOx->OTYPER;
 800041a:	6846      	ldr	r6, [r0, #4]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 800041c:	9903      	ldr	r1, [sp, #12]
        SET_BIT(temp, ((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800041e:	0915      	lsrs	r5, r2, #4
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 8000420:	438e      	bics	r6, r1
        SET_BIT(temp, ((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000422:	2101      	movs	r1, #1
 8000424:	400d      	ands	r5, r1
 8000426:	409d      	lsls	r5, r3
 8000428:	4335      	orrs	r5, r6
        GPIOx->OTYPER = temp;
 800042a:	6045      	str	r5, [r0, #4]
      temp = GPIOx->PUPDR;
 800042c:	68c5      	ldr	r5, [r0, #12]
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 800042e:	9901      	ldr	r1, [sp, #4]
      CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000430:	402c      	ands	r4, r5
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 8000432:	688d      	ldr	r5, [r1, #8]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 8000434:	2180      	movs	r1, #128	; 0x80
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 8000436:	40bd      	lsls	r5, r7
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 8000438:	0549      	lsls	r1, r1, #21
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 800043a:	432c      	orrs	r4, r5
      GPIOx->PUPDR = temp;
 800043c:	60c4      	str	r4, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 800043e:	420a      	tst	r2, r1
 8000440:	d04b      	beq.n	80004da <HAL_GPIO_Init+0x142>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000442:	2101      	movs	r1, #1
 8000444:	4c26      	ldr	r4, [pc, #152]	; (80004e0 <HAL_GPIO_Init+0x148>)
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8000446:	2603      	movs	r6, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000448:	69a5      	ldr	r5, [r4, #24]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 800044a:	401e      	ands	r6, r3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800044c:	430d      	orrs	r5, r1
 800044e:	61a5      	str	r5, [r4, #24]
 8000450:	69a4      	ldr	r4, [r4, #24]
        temp = SYSCFG->EXTICR[position >> 2];
 8000452:	089d      	lsrs	r5, r3, #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000454:	400c      	ands	r4, r1
 8000456:	9405      	str	r4, [sp, #20]
 8000458:	9c05      	ldr	r4, [sp, #20]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 800045a:	240f      	movs	r4, #15
 800045c:	4921      	ldr	r1, [pc, #132]	; (80004e4 <HAL_GPIO_Init+0x14c>)
 800045e:	00ad      	lsls	r5, r5, #2
 8000460:	00b6      	lsls	r6, r6, #2
 8000462:	186d      	adds	r5, r5, r1
 8000464:	40b4      	lsls	r4, r6
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000466:	2190      	movs	r1, #144	; 0x90
        temp = SYSCFG->EXTICR[position >> 2];
 8000468:	68af      	ldr	r7, [r5, #8]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800046a:	05c9      	lsls	r1, r1, #23
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 800046c:	43a7      	bics	r7, r4
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800046e:	2400      	movs	r4, #0
 8000470:	4288      	cmp	r0, r1
 8000472:	d00c      	beq.n	800048e <HAL_GPIO_Init+0xf6>
 8000474:	491c      	ldr	r1, [pc, #112]	; (80004e8 <HAL_GPIO_Init+0x150>)
 8000476:	3401      	adds	r4, #1
 8000478:	4288      	cmp	r0, r1
 800047a:	d008      	beq.n	800048e <HAL_GPIO_Init+0xf6>
 800047c:	491b      	ldr	r1, [pc, #108]	; (80004ec <HAL_GPIO_Init+0x154>)
 800047e:	3401      	adds	r4, #1
 8000480:	4288      	cmp	r0, r1
 8000482:	d004      	beq.n	800048e <HAL_GPIO_Init+0xf6>
 8000484:	491a      	ldr	r1, [pc, #104]	; (80004f0 <HAL_GPIO_Init+0x158>)
 8000486:	3403      	adds	r4, #3
 8000488:	4288      	cmp	r0, r1
 800048a:	d100      	bne.n	800048e <HAL_GPIO_Init+0xf6>
 800048c:	3c02      	subs	r4, #2
 800048e:	40b4      	lsls	r4, r6
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8000490:	9900      	ldr	r1, [sp, #0]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000492:	433c      	orrs	r4, r7
          SET_BIT(temp, iocurrent); 
 8000494:	000e      	movs	r6, r1
        SYSCFG->EXTICR[position >> 2] = temp;
 8000496:	60ac      	str	r4, [r5, #8]
        temp = EXTI->IMR;
 8000498:	4c16      	ldr	r4, [pc, #88]	; (80004f4 <HAL_GPIO_Init+0x15c>)
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 800049a:	43cd      	mvns	r5, r1
        temp = EXTI->IMR;
 800049c:	6827      	ldr	r7, [r4, #0]
          SET_BIT(temp, iocurrent); 
 800049e:	433e      	orrs	r6, r7
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80004a0:	03d1      	lsls	r1, r2, #15
 80004a2:	d401      	bmi.n	80004a8 <HAL_GPIO_Init+0x110>
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 80004a4:	003e      	movs	r6, r7
 80004a6:	402e      	ands	r6, r5
        EXTI->IMR = temp;
 80004a8:	6026      	str	r6, [r4, #0]
        temp = EXTI->EMR;
 80004aa:	6867      	ldr	r7, [r4, #4]
          SET_BIT(temp, iocurrent); 
 80004ac:	9e00      	ldr	r6, [sp, #0]
 80004ae:	433e      	orrs	r6, r7
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80004b0:	0391      	lsls	r1, r2, #14
 80004b2:	d401      	bmi.n	80004b8 <HAL_GPIO_Init+0x120>
        CLEAR_BIT(temp, (uint32_t)iocurrent);      
 80004b4:	003e      	movs	r6, r7
 80004b6:	402e      	ands	r6, r5
        EXTI->EMR = temp;
 80004b8:	6066      	str	r6, [r4, #4]
        temp = EXTI->RTSR;
 80004ba:	68a7      	ldr	r7, [r4, #8]
          SET_BIT(temp, iocurrent); 
 80004bc:	9e00      	ldr	r6, [sp, #0]
 80004be:	433e      	orrs	r6, r7
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80004c0:	02d1      	lsls	r1, r2, #11
 80004c2:	d401      	bmi.n	80004c8 <HAL_GPIO_Init+0x130>
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 80004c4:	003e      	movs	r6, r7
 80004c6:	402e      	ands	r6, r5
        EXTI->RTSR = temp;
 80004c8:	60a6      	str	r6, [r4, #8]
        temp = EXTI->FTSR;
 80004ca:	68e6      	ldr	r6, [r4, #12]
          SET_BIT(temp, iocurrent); 
 80004cc:	9f00      	ldr	r7, [sp, #0]
 80004ce:	4337      	orrs	r7, r6
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80004d0:	0292      	lsls	r2, r2, #10
 80004d2:	d401      	bmi.n	80004d8 <HAL_GPIO_Init+0x140>
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 80004d4:	402e      	ands	r6, r5
 80004d6:	0037      	movs	r7, r6
        EXTI->FTSR = temp;
 80004d8:	60e7      	str	r7, [r4, #12]
    position++;
 80004da:	3301      	adds	r3, #1
 80004dc:	e762      	b.n	80003a4 <HAL_GPIO_Init+0xc>
 80004de:	46c0      	nop			; (mov r8, r8)
 80004e0:	40021000 	.word	0x40021000
 80004e4:	40010000 	.word	0x40010000
 80004e8:	48000400 	.word	0x48000400
 80004ec:	48000800 	.word	0x48000800
 80004f0:	48000c00 	.word	0x48000c00
 80004f4:	40010400 	.word	0x40010400

080004f8 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80004f8:	2a00      	cmp	r2, #0
 80004fa:	d001      	beq.n	8000500 <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80004fc:	6181      	str	r1, [r0, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80004fe:	4770      	bx	lr
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000500:	6281      	str	r1, [r0, #40]	; 0x28
}
 8000502:	e7fc      	b.n	80004fe <HAL_GPIO_WritePin+0x6>

08000504 <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 8000504:	6943      	ldr	r3, [r0, #20]
 8000506:	4059      	eors	r1, r3
 8000508:	6141      	str	r1, [r0, #20]
}
 800050a:	4770      	bx	lr

0800050c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800050c:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800050e:	6803      	ldr	r3, [r0, #0]
{
 8000510:	b085      	sub	sp, #20
 8000512:	0005      	movs	r5, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000514:	07db      	lsls	r3, r3, #31
 8000516:	d42f      	bmi.n	8000578 <HAL_RCC_OscConfig+0x6c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000518:	682b      	ldr	r3, [r5, #0]
 800051a:	079b      	lsls	r3, r3, #30
 800051c:	d500      	bpl.n	8000520 <HAL_RCC_OscConfig+0x14>
 800051e:	e081      	b.n	8000624 <HAL_RCC_OscConfig+0x118>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000520:	682b      	ldr	r3, [r5, #0]
 8000522:	071b      	lsls	r3, r3, #28
 8000524:	d500      	bpl.n	8000528 <HAL_RCC_OscConfig+0x1c>
 8000526:	e0bc      	b.n	80006a2 <HAL_RCC_OscConfig+0x196>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000528:	682b      	ldr	r3, [r5, #0]
 800052a:	075b      	lsls	r3, r3, #29
 800052c:	d500      	bpl.n	8000530 <HAL_RCC_OscConfig+0x24>
 800052e:	e0df      	b.n	80006f0 <HAL_RCC_OscConfig+0x1e4>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8000530:	682b      	ldr	r3, [r5, #0]
 8000532:	06db      	lsls	r3, r3, #27
 8000534:	d51a      	bpl.n	800056c <HAL_RCC_OscConfig+0x60>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8000536:	696a      	ldr	r2, [r5, #20]
 8000538:	4cb5      	ldr	r4, [pc, #724]	; (8000810 <HAL_RCC_OscConfig+0x304>)
 800053a:	2304      	movs	r3, #4
 800053c:	2a01      	cmp	r2, #1
 800053e:	d000      	beq.n	8000542 <HAL_RCC_OscConfig+0x36>
 8000540:	e14b      	b.n	80007da <HAL_RCC_OscConfig+0x2ce>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8000542:	6b61      	ldr	r1, [r4, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8000544:	2602      	movs	r6, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 8000546:	430b      	orrs	r3, r1
 8000548:	6363      	str	r3, [r4, #52]	; 0x34
      __HAL_RCC_HSI14_ENABLE();
 800054a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800054c:	431a      	orrs	r2, r3
 800054e:	6362      	str	r2, [r4, #52]	; 0x34
      tickstart = HAL_GetTick();
 8000550:	f7ff fe90 	bl	8000274 <HAL_GetTick>
 8000554:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8000556:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8000558:	4233      	tst	r3, r6
 800055a:	d100      	bne.n	800055e <HAL_RCC_OscConfig+0x52>
 800055c:	e136      	b.n	80007cc <HAL_RCC_OscConfig+0x2c0>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 800055e:	21f8      	movs	r1, #248	; 0xf8
 8000560:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8000562:	69ab      	ldr	r3, [r5, #24]
 8000564:	438a      	bics	r2, r1
 8000566:	00db      	lsls	r3, r3, #3
 8000568:	4313      	orrs	r3, r2
 800056a:	6363      	str	r3, [r4, #52]	; 0x34
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800056c:	6a29      	ldr	r1, [r5, #32]
 800056e:	2900      	cmp	r1, #0
 8000570:	d000      	beq.n	8000574 <HAL_RCC_OscConfig+0x68>
 8000572:	e159      	b.n	8000828 <HAL_RCC_OscConfig+0x31c>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 8000574:	2000      	movs	r0, #0
 8000576:	e013      	b.n	80005a0 <HAL_RCC_OscConfig+0x94>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000578:	210c      	movs	r1, #12
 800057a:	4ca5      	ldr	r4, [pc, #660]	; (8000810 <HAL_RCC_OscConfig+0x304>)
 800057c:	6862      	ldr	r2, [r4, #4]
 800057e:	400a      	ands	r2, r1
 8000580:	2a04      	cmp	r2, #4
 8000582:	d006      	beq.n	8000592 <HAL_RCC_OscConfig+0x86>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000584:	6863      	ldr	r3, [r4, #4]
 8000586:	400b      	ands	r3, r1
 8000588:	2b08      	cmp	r3, #8
 800058a:	d10b      	bne.n	80005a4 <HAL_RCC_OscConfig+0x98>
 800058c:	6863      	ldr	r3, [r4, #4]
 800058e:	03db      	lsls	r3, r3, #15
 8000590:	d508      	bpl.n	80005a4 <HAL_RCC_OscConfig+0x98>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000592:	6823      	ldr	r3, [r4, #0]
 8000594:	039b      	lsls	r3, r3, #14
 8000596:	d5bf      	bpl.n	8000518 <HAL_RCC_OscConfig+0xc>
 8000598:	686b      	ldr	r3, [r5, #4]
 800059a:	2b00      	cmp	r3, #0
 800059c:	d1bc      	bne.n	8000518 <HAL_RCC_OscConfig+0xc>
        return HAL_ERROR;
 800059e:	2001      	movs	r0, #1
}
 80005a0:	b005      	add	sp, #20
 80005a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80005a4:	686b      	ldr	r3, [r5, #4]
 80005a6:	2b01      	cmp	r3, #1
 80005a8:	d113      	bne.n	80005d2 <HAL_RCC_OscConfig+0xc6>
 80005aa:	2380      	movs	r3, #128	; 0x80
 80005ac:	6822      	ldr	r2, [r4, #0]
 80005ae:	025b      	lsls	r3, r3, #9
 80005b0:	4313      	orrs	r3, r2
 80005b2:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80005b4:	f7ff fe5e 	bl	8000274 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80005b8:	2680      	movs	r6, #128	; 0x80
        tickstart = HAL_GetTick();
 80005ba:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80005bc:	02b6      	lsls	r6, r6, #10
 80005be:	6823      	ldr	r3, [r4, #0]
 80005c0:	4233      	tst	r3, r6
 80005c2:	d1a9      	bne.n	8000518 <HAL_RCC_OscConfig+0xc>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80005c4:	f7ff fe56 	bl	8000274 <HAL_GetTick>
 80005c8:	1bc0      	subs	r0, r0, r7
 80005ca:	2864      	cmp	r0, #100	; 0x64
 80005cc:	d9f7      	bls.n	80005be <HAL_RCC_OscConfig+0xb2>
            return HAL_TIMEOUT;
 80005ce:	2003      	movs	r0, #3
 80005d0:	e7e6      	b.n	80005a0 <HAL_RCC_OscConfig+0x94>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80005d2:	2b00      	cmp	r3, #0
 80005d4:	d116      	bne.n	8000604 <HAL_RCC_OscConfig+0xf8>
 80005d6:	6823      	ldr	r3, [r4, #0]
 80005d8:	4a8e      	ldr	r2, [pc, #568]	; (8000814 <HAL_RCC_OscConfig+0x308>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80005da:	2680      	movs	r6, #128	; 0x80
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80005dc:	4013      	ands	r3, r2
 80005de:	6023      	str	r3, [r4, #0]
 80005e0:	6823      	ldr	r3, [r4, #0]
 80005e2:	4a8d      	ldr	r2, [pc, #564]	; (8000818 <HAL_RCC_OscConfig+0x30c>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80005e4:	02b6      	lsls	r6, r6, #10
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80005e6:	4013      	ands	r3, r2
 80005e8:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80005ea:	f7ff fe43 	bl	8000274 <HAL_GetTick>
 80005ee:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80005f0:	6823      	ldr	r3, [r4, #0]
 80005f2:	4233      	tst	r3, r6
 80005f4:	d100      	bne.n	80005f8 <HAL_RCC_OscConfig+0xec>
 80005f6:	e78f      	b.n	8000518 <HAL_RCC_OscConfig+0xc>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80005f8:	f7ff fe3c 	bl	8000274 <HAL_GetTick>
 80005fc:	1bc0      	subs	r0, r0, r7
 80005fe:	2864      	cmp	r0, #100	; 0x64
 8000600:	d9f6      	bls.n	80005f0 <HAL_RCC_OscConfig+0xe4>
 8000602:	e7e4      	b.n	80005ce <HAL_RCC_OscConfig+0xc2>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000604:	2b05      	cmp	r3, #5
 8000606:	d105      	bne.n	8000614 <HAL_RCC_OscConfig+0x108>
 8000608:	2380      	movs	r3, #128	; 0x80
 800060a:	6822      	ldr	r2, [r4, #0]
 800060c:	02db      	lsls	r3, r3, #11
 800060e:	4313      	orrs	r3, r2
 8000610:	6023      	str	r3, [r4, #0]
 8000612:	e7ca      	b.n	80005aa <HAL_RCC_OscConfig+0x9e>
 8000614:	6823      	ldr	r3, [r4, #0]
 8000616:	4a7f      	ldr	r2, [pc, #508]	; (8000814 <HAL_RCC_OscConfig+0x308>)
 8000618:	4013      	ands	r3, r2
 800061a:	6023      	str	r3, [r4, #0]
 800061c:	6823      	ldr	r3, [r4, #0]
 800061e:	4a7e      	ldr	r2, [pc, #504]	; (8000818 <HAL_RCC_OscConfig+0x30c>)
 8000620:	4013      	ands	r3, r2
 8000622:	e7c6      	b.n	80005b2 <HAL_RCC_OscConfig+0xa6>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000624:	220c      	movs	r2, #12
 8000626:	4c7a      	ldr	r4, [pc, #488]	; (8000810 <HAL_RCC_OscConfig+0x304>)
 8000628:	6863      	ldr	r3, [r4, #4]
 800062a:	4213      	tst	r3, r2
 800062c:	d006      	beq.n	800063c <HAL_RCC_OscConfig+0x130>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 800062e:	6863      	ldr	r3, [r4, #4]
 8000630:	4013      	ands	r3, r2
 8000632:	2b08      	cmp	r3, #8
 8000634:	d110      	bne.n	8000658 <HAL_RCC_OscConfig+0x14c>
 8000636:	6863      	ldr	r3, [r4, #4]
 8000638:	03db      	lsls	r3, r3, #15
 800063a:	d40d      	bmi.n	8000658 <HAL_RCC_OscConfig+0x14c>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800063c:	6823      	ldr	r3, [r4, #0]
 800063e:	079b      	lsls	r3, r3, #30
 8000640:	d502      	bpl.n	8000648 <HAL_RCC_OscConfig+0x13c>
 8000642:	68eb      	ldr	r3, [r5, #12]
 8000644:	2b01      	cmp	r3, #1
 8000646:	d1aa      	bne.n	800059e <HAL_RCC_OscConfig+0x92>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000648:	21f8      	movs	r1, #248	; 0xf8
 800064a:	6822      	ldr	r2, [r4, #0]
 800064c:	692b      	ldr	r3, [r5, #16]
 800064e:	438a      	bics	r2, r1
 8000650:	00db      	lsls	r3, r3, #3
 8000652:	4313      	orrs	r3, r2
 8000654:	6023      	str	r3, [r4, #0]
 8000656:	e763      	b.n	8000520 <HAL_RCC_OscConfig+0x14>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000658:	68ea      	ldr	r2, [r5, #12]
 800065a:	2301      	movs	r3, #1
 800065c:	2a00      	cmp	r2, #0
 800065e:	d00f      	beq.n	8000680 <HAL_RCC_OscConfig+0x174>
        __HAL_RCC_HSI_ENABLE();
 8000660:	6822      	ldr	r2, [r4, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000662:	2602      	movs	r6, #2
        __HAL_RCC_HSI_ENABLE();
 8000664:	4313      	orrs	r3, r2
 8000666:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000668:	f7ff fe04 	bl	8000274 <HAL_GetTick>
 800066c:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800066e:	6823      	ldr	r3, [r4, #0]
 8000670:	4233      	tst	r3, r6
 8000672:	d1e9      	bne.n	8000648 <HAL_RCC_OscConfig+0x13c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000674:	f7ff fdfe 	bl	8000274 <HAL_GetTick>
 8000678:	1bc0      	subs	r0, r0, r7
 800067a:	2802      	cmp	r0, #2
 800067c:	d9f7      	bls.n	800066e <HAL_RCC_OscConfig+0x162>
 800067e:	e7a6      	b.n	80005ce <HAL_RCC_OscConfig+0xc2>
        __HAL_RCC_HSI_DISABLE();
 8000680:	6822      	ldr	r2, [r4, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000682:	2602      	movs	r6, #2
        __HAL_RCC_HSI_DISABLE();
 8000684:	439a      	bics	r2, r3
 8000686:	6022      	str	r2, [r4, #0]
        tickstart = HAL_GetTick();
 8000688:	f7ff fdf4 	bl	8000274 <HAL_GetTick>
 800068c:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800068e:	6823      	ldr	r3, [r4, #0]
 8000690:	4233      	tst	r3, r6
 8000692:	d100      	bne.n	8000696 <HAL_RCC_OscConfig+0x18a>
 8000694:	e744      	b.n	8000520 <HAL_RCC_OscConfig+0x14>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000696:	f7ff fded 	bl	8000274 <HAL_GetTick>
 800069a:	1bc0      	subs	r0, r0, r7
 800069c:	2802      	cmp	r0, #2
 800069e:	d9f6      	bls.n	800068e <HAL_RCC_OscConfig+0x182>
 80006a0:	e795      	b.n	80005ce <HAL_RCC_OscConfig+0xc2>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80006a2:	69ea      	ldr	r2, [r5, #28]
 80006a4:	2301      	movs	r3, #1
 80006a6:	4c5a      	ldr	r4, [pc, #360]	; (8000810 <HAL_RCC_OscConfig+0x304>)
 80006a8:	2a00      	cmp	r2, #0
 80006aa:	d010      	beq.n	80006ce <HAL_RCC_OscConfig+0x1c2>
      __HAL_RCC_LSI_ENABLE();
 80006ac:	6a62      	ldr	r2, [r4, #36]	; 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80006ae:	2602      	movs	r6, #2
      __HAL_RCC_LSI_ENABLE();
 80006b0:	4313      	orrs	r3, r2
 80006b2:	6263      	str	r3, [r4, #36]	; 0x24
      tickstart = HAL_GetTick();
 80006b4:	f7ff fdde 	bl	8000274 <HAL_GetTick>
 80006b8:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80006ba:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80006bc:	4233      	tst	r3, r6
 80006be:	d000      	beq.n	80006c2 <HAL_RCC_OscConfig+0x1b6>
 80006c0:	e732      	b.n	8000528 <HAL_RCC_OscConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80006c2:	f7ff fdd7 	bl	8000274 <HAL_GetTick>
 80006c6:	1bc0      	subs	r0, r0, r7
 80006c8:	2802      	cmp	r0, #2
 80006ca:	d9f6      	bls.n	80006ba <HAL_RCC_OscConfig+0x1ae>
 80006cc:	e77f      	b.n	80005ce <HAL_RCC_OscConfig+0xc2>
      __HAL_RCC_LSI_DISABLE();
 80006ce:	6a62      	ldr	r2, [r4, #36]	; 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80006d0:	2602      	movs	r6, #2
      __HAL_RCC_LSI_DISABLE();
 80006d2:	439a      	bics	r2, r3
 80006d4:	6262      	str	r2, [r4, #36]	; 0x24
      tickstart = HAL_GetTick();
 80006d6:	f7ff fdcd 	bl	8000274 <HAL_GetTick>
 80006da:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80006dc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80006de:	4233      	tst	r3, r6
 80006e0:	d100      	bne.n	80006e4 <HAL_RCC_OscConfig+0x1d8>
 80006e2:	e721      	b.n	8000528 <HAL_RCC_OscConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80006e4:	f7ff fdc6 	bl	8000274 <HAL_GetTick>
 80006e8:	1bc0      	subs	r0, r0, r7
 80006ea:	2802      	cmp	r0, #2
 80006ec:	d9f6      	bls.n	80006dc <HAL_RCC_OscConfig+0x1d0>
 80006ee:	e76e      	b.n	80005ce <HAL_RCC_OscConfig+0xc2>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80006f0:	2280      	movs	r2, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 80006f2:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80006f4:	4c46      	ldr	r4, [pc, #280]	; (8000810 <HAL_RCC_OscConfig+0x304>)
 80006f6:	0552      	lsls	r2, r2, #21
 80006f8:	69e3      	ldr	r3, [r4, #28]
    FlagStatus       pwrclkchanged = RESET;
 80006fa:	9100      	str	r1, [sp, #0]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80006fc:	4213      	tst	r3, r2
 80006fe:	d108      	bne.n	8000712 <HAL_RCC_OscConfig+0x206>
      __HAL_RCC_PWR_CLK_ENABLE();
 8000700:	69e3      	ldr	r3, [r4, #28]
 8000702:	4313      	orrs	r3, r2
 8000704:	61e3      	str	r3, [r4, #28]
 8000706:	69e3      	ldr	r3, [r4, #28]
 8000708:	4013      	ands	r3, r2
 800070a:	9303      	str	r3, [sp, #12]
 800070c:	9b03      	ldr	r3, [sp, #12]
      pwrclkchanged = SET;
 800070e:	2301      	movs	r3, #1
 8000710:	9300      	str	r3, [sp, #0]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000712:	2780      	movs	r7, #128	; 0x80
 8000714:	4e41      	ldr	r6, [pc, #260]	; (800081c <HAL_RCC_OscConfig+0x310>)
 8000716:	007f      	lsls	r7, r7, #1
 8000718:	6833      	ldr	r3, [r6, #0]
 800071a:	423b      	tst	r3, r7
 800071c:	d006      	beq.n	800072c <HAL_RCC_OscConfig+0x220>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800071e:	68ab      	ldr	r3, [r5, #8]
 8000720:	2b01      	cmp	r3, #1
 8000722:	d113      	bne.n	800074c <HAL_RCC_OscConfig+0x240>
 8000724:	6a22      	ldr	r2, [r4, #32]
 8000726:	4313      	orrs	r3, r2
 8000728:	6223      	str	r3, [r4, #32]
 800072a:	e030      	b.n	800078e <HAL_RCC_OscConfig+0x282>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800072c:	6833      	ldr	r3, [r6, #0]
 800072e:	433b      	orrs	r3, r7
 8000730:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8000732:	f7ff fd9f 	bl	8000274 <HAL_GetTick>
 8000736:	9001      	str	r0, [sp, #4]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000738:	6833      	ldr	r3, [r6, #0]
 800073a:	423b      	tst	r3, r7
 800073c:	d1ef      	bne.n	800071e <HAL_RCC_OscConfig+0x212>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800073e:	f7ff fd99 	bl	8000274 <HAL_GetTick>
 8000742:	9b01      	ldr	r3, [sp, #4]
 8000744:	1ac0      	subs	r0, r0, r3
 8000746:	2864      	cmp	r0, #100	; 0x64
 8000748:	d9f6      	bls.n	8000738 <HAL_RCC_OscConfig+0x22c>
 800074a:	e740      	b.n	80005ce <HAL_RCC_OscConfig+0xc2>
 800074c:	2201      	movs	r2, #1
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800074e:	2b00      	cmp	r3, #0
 8000750:	d114      	bne.n	800077c <HAL_RCC_OscConfig+0x270>
 8000752:	6a23      	ldr	r3, [r4, #32]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000754:	2702      	movs	r7, #2
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000756:	4393      	bics	r3, r2
 8000758:	6223      	str	r3, [r4, #32]
 800075a:	6a23      	ldr	r3, [r4, #32]
 800075c:	3203      	adds	r2, #3
 800075e:	4393      	bics	r3, r2
 8000760:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8000762:	f7ff fd87 	bl	8000274 <HAL_GetTick>
 8000766:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000768:	6a23      	ldr	r3, [r4, #32]
 800076a:	423b      	tst	r3, r7
 800076c:	d025      	beq.n	80007ba <HAL_RCC_OscConfig+0x2ae>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800076e:	f7ff fd81 	bl	8000274 <HAL_GetTick>
 8000772:	4b2b      	ldr	r3, [pc, #172]	; (8000820 <HAL_RCC_OscConfig+0x314>)
 8000774:	1b80      	subs	r0, r0, r6
 8000776:	4298      	cmp	r0, r3
 8000778:	d9f6      	bls.n	8000768 <HAL_RCC_OscConfig+0x25c>
 800077a:	e728      	b.n	80005ce <HAL_RCC_OscConfig+0xc2>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800077c:	2b05      	cmp	r3, #5
 800077e:	d10b      	bne.n	8000798 <HAL_RCC_OscConfig+0x28c>
 8000780:	6a21      	ldr	r1, [r4, #32]
 8000782:	3b01      	subs	r3, #1
 8000784:	430b      	orrs	r3, r1
 8000786:	6223      	str	r3, [r4, #32]
 8000788:	6a23      	ldr	r3, [r4, #32]
 800078a:	431a      	orrs	r2, r3
 800078c:	6222      	str	r2, [r4, #32]
      tickstart = HAL_GetTick();
 800078e:	f7ff fd71 	bl	8000274 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000792:	2702      	movs	r7, #2
      tickstart = HAL_GetTick();
 8000794:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000796:	e00d      	b.n	80007b4 <HAL_RCC_OscConfig+0x2a8>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000798:	6a23      	ldr	r3, [r4, #32]
 800079a:	4393      	bics	r3, r2
 800079c:	2204      	movs	r2, #4
 800079e:	6223      	str	r3, [r4, #32]
 80007a0:	6a23      	ldr	r3, [r4, #32]
 80007a2:	4393      	bics	r3, r2
 80007a4:	e7c0      	b.n	8000728 <HAL_RCC_OscConfig+0x21c>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80007a6:	f7ff fd65 	bl	8000274 <HAL_GetTick>
 80007aa:	4b1d      	ldr	r3, [pc, #116]	; (8000820 <HAL_RCC_OscConfig+0x314>)
 80007ac:	1b80      	subs	r0, r0, r6
 80007ae:	4298      	cmp	r0, r3
 80007b0:	d900      	bls.n	80007b4 <HAL_RCC_OscConfig+0x2a8>
 80007b2:	e70c      	b.n	80005ce <HAL_RCC_OscConfig+0xc2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80007b4:	6a23      	ldr	r3, [r4, #32]
 80007b6:	423b      	tst	r3, r7
 80007b8:	d0f5      	beq.n	80007a6 <HAL_RCC_OscConfig+0x29a>
    if(pwrclkchanged == SET)
 80007ba:	9b00      	ldr	r3, [sp, #0]
 80007bc:	2b01      	cmp	r3, #1
 80007be:	d000      	beq.n	80007c2 <HAL_RCC_OscConfig+0x2b6>
 80007c0:	e6b6      	b.n	8000530 <HAL_RCC_OscConfig+0x24>
      __HAL_RCC_PWR_CLK_DISABLE();
 80007c2:	69e3      	ldr	r3, [r4, #28]
 80007c4:	4a17      	ldr	r2, [pc, #92]	; (8000824 <HAL_RCC_OscConfig+0x318>)
 80007c6:	4013      	ands	r3, r2
 80007c8:	61e3      	str	r3, [r4, #28]
 80007ca:	e6b1      	b.n	8000530 <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80007cc:	f7ff fd52 	bl	8000274 <HAL_GetTick>
 80007d0:	1bc0      	subs	r0, r0, r7
 80007d2:	2802      	cmp	r0, #2
 80007d4:	d800      	bhi.n	80007d8 <HAL_RCC_OscConfig+0x2cc>
 80007d6:	e6be      	b.n	8000556 <HAL_RCC_OscConfig+0x4a>
 80007d8:	e6f9      	b.n	80005ce <HAL_RCC_OscConfig+0xc2>
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 80007da:	3205      	adds	r2, #5
 80007dc:	d103      	bne.n	80007e6 <HAL_RCC_OscConfig+0x2da>
      __HAL_RCC_HSI14ADC_ENABLE();
 80007de:	6b62      	ldr	r2, [r4, #52]	; 0x34
 80007e0:	439a      	bics	r2, r3
 80007e2:	6362      	str	r2, [r4, #52]	; 0x34
 80007e4:	e6bb      	b.n	800055e <HAL_RCC_OscConfig+0x52>
      __HAL_RCC_HSI14ADC_DISABLE();
 80007e6:	6b62      	ldr	r2, [r4, #52]	; 0x34
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80007e8:	2602      	movs	r6, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 80007ea:	4313      	orrs	r3, r2
      __HAL_RCC_HSI14_DISABLE();
 80007ec:	2201      	movs	r2, #1
      __HAL_RCC_HSI14ADC_DISABLE();
 80007ee:	6363      	str	r3, [r4, #52]	; 0x34
      __HAL_RCC_HSI14_DISABLE();
 80007f0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80007f2:	4393      	bics	r3, r2
 80007f4:	6363      	str	r3, [r4, #52]	; 0x34
      tickstart = HAL_GetTick();
 80007f6:	f7ff fd3d 	bl	8000274 <HAL_GetTick>
 80007fa:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80007fc:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80007fe:	4233      	tst	r3, r6
 8000800:	d100      	bne.n	8000804 <HAL_RCC_OscConfig+0x2f8>
 8000802:	e6b3      	b.n	800056c <HAL_RCC_OscConfig+0x60>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8000804:	f7ff fd36 	bl	8000274 <HAL_GetTick>
 8000808:	1bc0      	subs	r0, r0, r7
 800080a:	2802      	cmp	r0, #2
 800080c:	d9f6      	bls.n	80007fc <HAL_RCC_OscConfig+0x2f0>
 800080e:	e6de      	b.n	80005ce <HAL_RCC_OscConfig+0xc2>
 8000810:	40021000 	.word	0x40021000
 8000814:	fffeffff 	.word	0xfffeffff
 8000818:	fffbffff 	.word	0xfffbffff
 800081c:	40007000 	.word	0x40007000
 8000820:	00001388 	.word	0x00001388
 8000824:	efffffff 	.word	0xefffffff
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000828:	220c      	movs	r2, #12
 800082a:	4c26      	ldr	r4, [pc, #152]	; (80008c4 <HAL_RCC_OscConfig+0x3b8>)
      return HAL_ERROR;
 800082c:	2001      	movs	r0, #1
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800082e:	6863      	ldr	r3, [r4, #4]
 8000830:	4013      	ands	r3, r2
 8000832:	2b08      	cmp	r3, #8
 8000834:	d100      	bne.n	8000838 <HAL_RCC_OscConfig+0x32c>
 8000836:	e6b3      	b.n	80005a0 <HAL_RCC_OscConfig+0x94>
        __HAL_RCC_PLL_DISABLE();
 8000838:	6823      	ldr	r3, [r4, #0]
 800083a:	4a23      	ldr	r2, [pc, #140]	; (80008c8 <HAL_RCC_OscConfig+0x3bc>)
 800083c:	4013      	ands	r3, r2
 800083e:	6023      	str	r3, [r4, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000840:	2902      	cmp	r1, #2
 8000842:	d12f      	bne.n	80008a4 <HAL_RCC_OscConfig+0x398>
        tickstart = HAL_GetTick();
 8000844:	f7ff fd16 	bl	8000274 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000848:	2680      	movs	r6, #128	; 0x80
        tickstart = HAL_GetTick();
 800084a:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800084c:	04b6      	lsls	r6, r6, #18
 800084e:	6823      	ldr	r3, [r4, #0]
 8000850:	4233      	tst	r3, r6
 8000852:	d121      	bne.n	8000898 <HAL_RCC_OscConfig+0x38c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000854:	220f      	movs	r2, #15
 8000856:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000858:	4393      	bics	r3, r2
 800085a:	6aea      	ldr	r2, [r5, #44]	; 0x2c
 800085c:	4313      	orrs	r3, r2
 800085e:	62e3      	str	r3, [r4, #44]	; 0x2c
 8000860:	6a69      	ldr	r1, [r5, #36]	; 0x24
 8000862:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8000864:	6862      	ldr	r2, [r4, #4]
 8000866:	430b      	orrs	r3, r1
 8000868:	4918      	ldr	r1, [pc, #96]	; (80008cc <HAL_RCC_OscConfig+0x3c0>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800086a:	2580      	movs	r5, #128	; 0x80
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800086c:	400a      	ands	r2, r1
 800086e:	4313      	orrs	r3, r2
 8000870:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 8000872:	2380      	movs	r3, #128	; 0x80
 8000874:	6822      	ldr	r2, [r4, #0]
 8000876:	045b      	lsls	r3, r3, #17
 8000878:	4313      	orrs	r3, r2
 800087a:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 800087c:	f7ff fcfa 	bl	8000274 <HAL_GetTick>
 8000880:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000882:	04ad      	lsls	r5, r5, #18
 8000884:	6823      	ldr	r3, [r4, #0]
 8000886:	422b      	tst	r3, r5
 8000888:	d000      	beq.n	800088c <HAL_RCC_OscConfig+0x380>
 800088a:	e673      	b.n	8000574 <HAL_RCC_OscConfig+0x68>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800088c:	f7ff fcf2 	bl	8000274 <HAL_GetTick>
 8000890:	1b80      	subs	r0, r0, r6
 8000892:	2802      	cmp	r0, #2
 8000894:	d9f6      	bls.n	8000884 <HAL_RCC_OscConfig+0x378>
 8000896:	e69a      	b.n	80005ce <HAL_RCC_OscConfig+0xc2>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000898:	f7ff fcec 	bl	8000274 <HAL_GetTick>
 800089c:	1bc0      	subs	r0, r0, r7
 800089e:	2802      	cmp	r0, #2
 80008a0:	d9d5      	bls.n	800084e <HAL_RCC_OscConfig+0x342>
 80008a2:	e694      	b.n	80005ce <HAL_RCC_OscConfig+0xc2>
        tickstart = HAL_GetTick();
 80008a4:	f7ff fce6 	bl	8000274 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80008a8:	2580      	movs	r5, #128	; 0x80
        tickstart = HAL_GetTick();
 80008aa:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80008ac:	04ad      	lsls	r5, r5, #18
 80008ae:	6823      	ldr	r3, [r4, #0]
 80008b0:	422b      	tst	r3, r5
 80008b2:	d100      	bne.n	80008b6 <HAL_RCC_OscConfig+0x3aa>
 80008b4:	e65e      	b.n	8000574 <HAL_RCC_OscConfig+0x68>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80008b6:	f7ff fcdd 	bl	8000274 <HAL_GetTick>
 80008ba:	1b80      	subs	r0, r0, r6
 80008bc:	2802      	cmp	r0, #2
 80008be:	d9f6      	bls.n	80008ae <HAL_RCC_OscConfig+0x3a2>
 80008c0:	e685      	b.n	80005ce <HAL_RCC_OscConfig+0xc2>
 80008c2:	46c0      	nop			; (mov r8, r8)
 80008c4:	40021000 	.word	0x40021000
 80008c8:	feffffff 	.word	0xfeffffff
 80008cc:	ffc2ffff 	.word	0xffc2ffff

080008d0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80008d0:	b570      	push	{r4, r5, r6, lr}
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 80008d2:	4c14      	ldr	r4, [pc, #80]	; (8000924 <HAL_RCC_GetSysClockFreq+0x54>)
{
 80008d4:	b088      	sub	sp, #32
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 80008d6:	2210      	movs	r2, #16
 80008d8:	0021      	movs	r1, r4
 80008da:	4668      	mov	r0, sp
 80008dc:	f001 fbea 	bl	80020b4 <memcpy>
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 80008e0:	0021      	movs	r1, r4
 80008e2:	ad04      	add	r5, sp, #16
 80008e4:	2210      	movs	r2, #16
 80008e6:	3110      	adds	r1, #16
 80008e8:	0028      	movs	r0, r5
 80008ea:	f001 fbe3 	bl	80020b4 <memcpy>
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80008ee:	220c      	movs	r2, #12
  tmpreg = RCC->CFGR;
 80008f0:	4e0d      	ldr	r6, [pc, #52]	; (8000928 <HAL_RCC_GetSysClockFreq+0x58>)
 80008f2:	6873      	ldr	r3, [r6, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 80008f4:	401a      	ands	r2, r3
 80008f6:	2a08      	cmp	r2, #8
 80008f8:	d111      	bne.n	800091e <HAL_RCC_GetSysClockFreq+0x4e>
      sysclockfreq = HSE_VALUE;
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 80008fa:	200f      	movs	r0, #15
 80008fc:	466a      	mov	r2, sp
 80008fe:	0c99      	lsrs	r1, r3, #18
 8000900:	4001      	ands	r1, r0
 8000902:	5c54      	ldrb	r4, [r2, r1]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8000904:	6af2      	ldr	r2, [r6, #44]	; 0x2c
 8000906:	4002      	ands	r2, r0
 8000908:	5ca9      	ldrb	r1, [r5, r2]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800090a:	03db      	lsls	r3, r3, #15
 800090c:	d505      	bpl.n	800091a <HAL_RCC_GetSysClockFreq+0x4a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (HSE_VALUE / prediv) * pllmul;
 800090e:	4807      	ldr	r0, [pc, #28]	; (800092c <HAL_RCC_GetSysClockFreq+0x5c>)
 8000910:	f7ff fbfa 	bl	8000108 <__udivsi3>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (HSI_VALUE / prediv) * pllmul;
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1U) * pllmul);
 8000914:	4360      	muls	r0, r4
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8000916:	b008      	add	sp, #32
 8000918:	bd70      	pop	{r4, r5, r6, pc}
        pllclk = (uint32_t)((HSI_VALUE >> 1U) * pllmul);
 800091a:	4805      	ldr	r0, [pc, #20]	; (8000930 <HAL_RCC_GetSysClockFreq+0x60>)
 800091c:	e7fa      	b.n	8000914 <HAL_RCC_GetSysClockFreq+0x44>
      sysclockfreq = HSE_VALUE;
 800091e:	4803      	ldr	r0, [pc, #12]	; (800092c <HAL_RCC_GetSysClockFreq+0x5c>)
  return sysclockfreq;
 8000920:	e7f9      	b.n	8000916 <HAL_RCC_GetSysClockFreq+0x46>
 8000922:	46c0      	nop			; (mov r8, r8)
 8000924:	080020e0 	.word	0x080020e0
 8000928:	40021000 	.word	0x40021000
 800092c:	007a1200 	.word	0x007a1200
 8000930:	003d0900 	.word	0x003d0900

08000934 <HAL_RCC_ClockConfig>:
{
 8000934:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000936:	2201      	movs	r2, #1
 8000938:	4c43      	ldr	r4, [pc, #268]	; (8000a48 <HAL_RCC_ClockConfig+0x114>)
{
 800093a:	0006      	movs	r6, r0
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 800093c:	6823      	ldr	r3, [r4, #0]
{
 800093e:	000f      	movs	r7, r1
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000940:	4013      	ands	r3, r2
 8000942:	428b      	cmp	r3, r1
 8000944:	d31c      	bcc.n	8000980 <HAL_RCC_ClockConfig+0x4c>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000946:	6832      	ldr	r2, [r6, #0]
 8000948:	0793      	lsls	r3, r2, #30
 800094a:	d423      	bmi.n	8000994 <HAL_RCC_ClockConfig+0x60>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800094c:	07d3      	lsls	r3, r2, #31
 800094e:	d429      	bmi.n	80009a4 <HAL_RCC_ClockConfig+0x70>
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8000950:	2301      	movs	r3, #1
 8000952:	6822      	ldr	r2, [r4, #0]
 8000954:	401a      	ands	r2, r3
 8000956:	4297      	cmp	r7, r2
 8000958:	d367      	bcc.n	8000a2a <HAL_RCC_ClockConfig+0xf6>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800095a:	6833      	ldr	r3, [r6, #0]
 800095c:	4c3b      	ldr	r4, [pc, #236]	; (8000a4c <HAL_RCC_ClockConfig+0x118>)
 800095e:	075b      	lsls	r3, r3, #29
 8000960:	d46a      	bmi.n	8000a38 <HAL_RCC_ClockConfig+0x104>
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8000962:	f7ff ffb5 	bl	80008d0 <HAL_RCC_GetSysClockFreq>
 8000966:	6863      	ldr	r3, [r4, #4]
 8000968:	4a39      	ldr	r2, [pc, #228]	; (8000a50 <HAL_RCC_ClockConfig+0x11c>)
 800096a:	061b      	lsls	r3, r3, #24
 800096c:	0f1b      	lsrs	r3, r3, #28
 800096e:	5cd3      	ldrb	r3, [r2, r3]
 8000970:	40d8      	lsrs	r0, r3
 8000972:	4b38      	ldr	r3, [pc, #224]	; (8000a54 <HAL_RCC_ClockConfig+0x120>)
 8000974:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8000976:	2003      	movs	r0, #3
 8000978:	f7ff fc52 	bl	8000220 <HAL_InitTick>
  return HAL_OK;
 800097c:	2000      	movs	r0, #0
 800097e:	e008      	b.n	8000992 <HAL_RCC_ClockConfig+0x5e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000980:	6823      	ldr	r3, [r4, #0]
 8000982:	4393      	bics	r3, r2
 8000984:	430b      	orrs	r3, r1
 8000986:	6023      	str	r3, [r4, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000988:	6823      	ldr	r3, [r4, #0]
 800098a:	4013      	ands	r3, r2
 800098c:	4299      	cmp	r1, r3
 800098e:	d0da      	beq.n	8000946 <HAL_RCC_ClockConfig+0x12>
      return HAL_ERROR;
 8000990:	2001      	movs	r0, #1
}
 8000992:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000994:	20f0      	movs	r0, #240	; 0xf0
 8000996:	492d      	ldr	r1, [pc, #180]	; (8000a4c <HAL_RCC_ClockConfig+0x118>)
 8000998:	684b      	ldr	r3, [r1, #4]
 800099a:	4383      	bics	r3, r0
 800099c:	68b0      	ldr	r0, [r6, #8]
 800099e:	4303      	orrs	r3, r0
 80009a0:	604b      	str	r3, [r1, #4]
 80009a2:	e7d3      	b.n	800094c <HAL_RCC_ClockConfig+0x18>
 80009a4:	4d29      	ldr	r5, [pc, #164]	; (8000a4c <HAL_RCC_ClockConfig+0x118>)
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80009a6:	6872      	ldr	r2, [r6, #4]
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80009a8:	682b      	ldr	r3, [r5, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80009aa:	2a01      	cmp	r2, #1
 80009ac:	d11a      	bne.n	80009e4 <HAL_RCC_ClockConfig+0xb0>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80009ae:	039b      	lsls	r3, r3, #14
 80009b0:	d5ee      	bpl.n	8000990 <HAL_RCC_ClockConfig+0x5c>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80009b2:	2103      	movs	r1, #3
 80009b4:	686b      	ldr	r3, [r5, #4]
 80009b6:	438b      	bics	r3, r1
 80009b8:	4313      	orrs	r3, r2
 80009ba:	606b      	str	r3, [r5, #4]
    tickstart = HAL_GetTick();
 80009bc:	f7ff fc5a 	bl	8000274 <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80009c0:	6873      	ldr	r3, [r6, #4]
    tickstart = HAL_GetTick();
 80009c2:	9001      	str	r0, [sp, #4]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80009c4:	2b01      	cmp	r3, #1
 80009c6:	d115      	bne.n	80009f4 <HAL_RCC_ClockConfig+0xc0>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80009c8:	220c      	movs	r2, #12
 80009ca:	686b      	ldr	r3, [r5, #4]
 80009cc:	4013      	ands	r3, r2
 80009ce:	2b04      	cmp	r3, #4
 80009d0:	d0be      	beq.n	8000950 <HAL_RCC_ClockConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80009d2:	f7ff fc4f 	bl	8000274 <HAL_GetTick>
 80009d6:	9b01      	ldr	r3, [sp, #4]
 80009d8:	1ac0      	subs	r0, r0, r3
 80009da:	4b1f      	ldr	r3, [pc, #124]	; (8000a58 <HAL_RCC_ClockConfig+0x124>)
 80009dc:	4298      	cmp	r0, r3
 80009de:	d9f3      	bls.n	80009c8 <HAL_RCC_ClockConfig+0x94>
          return HAL_TIMEOUT;
 80009e0:	2003      	movs	r0, #3
 80009e2:	e7d6      	b.n	8000992 <HAL_RCC_ClockConfig+0x5e>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80009e4:	2a02      	cmp	r2, #2
 80009e6:	d102      	bne.n	80009ee <HAL_RCC_ClockConfig+0xba>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80009e8:	019b      	lsls	r3, r3, #6
 80009ea:	d4e2      	bmi.n	80009b2 <HAL_RCC_ClockConfig+0x7e>
 80009ec:	e7d0      	b.n	8000990 <HAL_RCC_ClockConfig+0x5c>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80009ee:	079b      	lsls	r3, r3, #30
 80009f0:	d4df      	bmi.n	80009b2 <HAL_RCC_ClockConfig+0x7e>
 80009f2:	e7cd      	b.n	8000990 <HAL_RCC_ClockConfig+0x5c>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80009f4:	2b02      	cmp	r3, #2
 80009f6:	d012      	beq.n	8000a1e <HAL_RCC_ClockConfig+0xea>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80009f8:	220c      	movs	r2, #12
 80009fa:	686b      	ldr	r3, [r5, #4]
 80009fc:	4213      	tst	r3, r2
 80009fe:	d0a7      	beq.n	8000950 <HAL_RCC_ClockConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000a00:	f7ff fc38 	bl	8000274 <HAL_GetTick>
 8000a04:	9b01      	ldr	r3, [sp, #4]
 8000a06:	1ac0      	subs	r0, r0, r3
 8000a08:	4b13      	ldr	r3, [pc, #76]	; (8000a58 <HAL_RCC_ClockConfig+0x124>)
 8000a0a:	4298      	cmp	r0, r3
 8000a0c:	d9f4      	bls.n	80009f8 <HAL_RCC_ClockConfig+0xc4>
 8000a0e:	e7e7      	b.n	80009e0 <HAL_RCC_ClockConfig+0xac>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000a10:	f7ff fc30 	bl	8000274 <HAL_GetTick>
 8000a14:	9b01      	ldr	r3, [sp, #4]
 8000a16:	1ac0      	subs	r0, r0, r3
 8000a18:	4b0f      	ldr	r3, [pc, #60]	; (8000a58 <HAL_RCC_ClockConfig+0x124>)
 8000a1a:	4298      	cmp	r0, r3
 8000a1c:	d8e0      	bhi.n	80009e0 <HAL_RCC_ClockConfig+0xac>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000a1e:	220c      	movs	r2, #12
 8000a20:	686b      	ldr	r3, [r5, #4]
 8000a22:	4013      	ands	r3, r2
 8000a24:	2b08      	cmp	r3, #8
 8000a26:	d1f3      	bne.n	8000a10 <HAL_RCC_ClockConfig+0xdc>
 8000a28:	e792      	b.n	8000950 <HAL_RCC_ClockConfig+0x1c>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000a2a:	6822      	ldr	r2, [r4, #0]
 8000a2c:	439a      	bics	r2, r3
 8000a2e:	6022      	str	r2, [r4, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000a30:	6822      	ldr	r2, [r4, #0]
 8000a32:	421a      	tst	r2, r3
 8000a34:	d1ac      	bne.n	8000990 <HAL_RCC_ClockConfig+0x5c>
 8000a36:	e790      	b.n	800095a <HAL_RCC_ClockConfig+0x26>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8000a38:	6863      	ldr	r3, [r4, #4]
 8000a3a:	4a08      	ldr	r2, [pc, #32]	; (8000a5c <HAL_RCC_ClockConfig+0x128>)
 8000a3c:	4013      	ands	r3, r2
 8000a3e:	68f2      	ldr	r2, [r6, #12]
 8000a40:	4313      	orrs	r3, r2
 8000a42:	6063      	str	r3, [r4, #4]
 8000a44:	e78d      	b.n	8000962 <HAL_RCC_ClockConfig+0x2e>
 8000a46:	46c0      	nop			; (mov r8, r8)
 8000a48:	40022000 	.word	0x40022000
 8000a4c:	40021000 	.word	0x40021000
 8000a50:	0800218f 	.word	0x0800218f
 8000a54:	20000004 	.word	0x20000004
 8000a58:	00001388 	.word	0x00001388
 8000a5c:	fffff8ff 	.word	0xfffff8ff

08000a60 <HAL_RCC_GetHCLKFreq>:
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
 8000a60:	4b01      	ldr	r3, [pc, #4]	; (8000a68 <HAL_RCC_GetHCLKFreq+0x8>)
 8000a62:	6818      	ldr	r0, [r3, #0]
}
 8000a64:	4770      	bx	lr
 8000a66:	46c0      	nop			; (mov r8, r8)
 8000a68:	20000004 	.word	0x20000004

08000a6c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8000a6c:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8000a6e:	6803      	ldr	r3, [r0, #0]
{
 8000a70:	b085      	sub	sp, #20
 8000a72:	0005      	movs	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8000a74:	03db      	lsls	r3, r3, #15
 8000a76:	d528      	bpl.n	8000aca <HAL_RCCEx_PeriphCLKConfig+0x5e>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000a78:	2280      	movs	r2, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 8000a7a:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000a7c:	4c3b      	ldr	r4, [pc, #236]	; (8000b6c <HAL_RCCEx_PeriphCLKConfig+0x100>)
 8000a7e:	0552      	lsls	r2, r2, #21
 8000a80:	69e3      	ldr	r3, [r4, #28]
    FlagStatus       pwrclkchanged = RESET;
 8000a82:	9100      	str	r1, [sp, #0]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000a84:	4213      	tst	r3, r2
 8000a86:	d108      	bne.n	8000a9a <HAL_RCCEx_PeriphCLKConfig+0x2e>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8000a88:	69e3      	ldr	r3, [r4, #28]
 8000a8a:	4313      	orrs	r3, r2
 8000a8c:	61e3      	str	r3, [r4, #28]
 8000a8e:	69e3      	ldr	r3, [r4, #28]
 8000a90:	4013      	ands	r3, r2
 8000a92:	9303      	str	r3, [sp, #12]
 8000a94:	9b03      	ldr	r3, [sp, #12]
      pwrclkchanged = SET;
 8000a96:	2301      	movs	r3, #1
 8000a98:	9300      	str	r3, [sp, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000a9a:	2780      	movs	r7, #128	; 0x80
 8000a9c:	4e34      	ldr	r6, [pc, #208]	; (8000b70 <HAL_RCCEx_PeriphCLKConfig+0x104>)
 8000a9e:	007f      	lsls	r7, r7, #1
 8000aa0:	6833      	ldr	r3, [r6, #0]
 8000aa2:	423b      	tst	r3, r7
 8000aa4:	d02f      	beq.n	8000b06 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8000aa6:	22c0      	movs	r2, #192	; 0xc0
 8000aa8:	6a23      	ldr	r3, [r4, #32]
 8000aaa:	0092      	lsls	r2, r2, #2
 8000aac:	4013      	ands	r3, r2
 8000aae:	4e31      	ldr	r6, [pc, #196]	; (8000b74 <HAL_RCCEx_PeriphCLKConfig+0x108>)
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8000ab0:	d13b      	bne.n	8000b2a <HAL_RCCEx_PeriphCLKConfig+0xbe>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8000ab2:	6a23      	ldr	r3, [r4, #32]
 8000ab4:	401e      	ands	r6, r3
 8000ab6:	686b      	ldr	r3, [r5, #4]
 8000ab8:	431e      	orrs	r6, r3

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8000aba:	9b00      	ldr	r3, [sp, #0]
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8000abc:	6226      	str	r6, [r4, #32]
    if(pwrclkchanged == SET)
 8000abe:	2b01      	cmp	r3, #1
 8000ac0:	d103      	bne.n	8000aca <HAL_RCCEx_PeriphCLKConfig+0x5e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000ac2:	69e3      	ldr	r3, [r4, #28]
 8000ac4:	4a2c      	ldr	r2, [pc, #176]	; (8000b78 <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 8000ac6:	4013      	ands	r3, r2
 8000ac8:	61e3      	str	r3, [r4, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8000aca:	682a      	ldr	r2, [r5, #0]
 8000acc:	07d3      	lsls	r3, r2, #31
 8000ace:	d506      	bpl.n	8000ade <HAL_RCCEx_PeriphCLKConfig+0x72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8000ad0:	2003      	movs	r0, #3
 8000ad2:	4926      	ldr	r1, [pc, #152]	; (8000b6c <HAL_RCCEx_PeriphCLKConfig+0x100>)
 8000ad4:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 8000ad6:	4383      	bics	r3, r0
 8000ad8:	68a8      	ldr	r0, [r5, #8]
 8000ada:	4303      	orrs	r3, r0
 8000adc:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8000ade:	0693      	lsls	r3, r2, #26
 8000ae0:	d506      	bpl.n	8000af0 <HAL_RCCEx_PeriphCLKConfig+0x84>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8000ae2:	2010      	movs	r0, #16
 8000ae4:	4921      	ldr	r1, [pc, #132]	; (8000b6c <HAL_RCCEx_PeriphCLKConfig+0x100>)
 8000ae6:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 8000ae8:	4383      	bics	r3, r0
 8000aea:	68e8      	ldr	r0, [r5, #12]
 8000aec:	4303      	orrs	r3, r0
 8000aee:	630b      	str	r3, [r1, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8000af0:	2000      	movs	r0, #0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8000af2:	0553      	lsls	r3, r2, #21
 8000af4:	d517      	bpl.n	8000b26 <HAL_RCCEx_PeriphCLKConfig+0xba>
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8000af6:	2140      	movs	r1, #64	; 0x40
 8000af8:	4a1c      	ldr	r2, [pc, #112]	; (8000b6c <HAL_RCCEx_PeriphCLKConfig+0x100>)
 8000afa:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8000afc:	438b      	bics	r3, r1
 8000afe:	6929      	ldr	r1, [r5, #16]
 8000b00:	430b      	orrs	r3, r1
 8000b02:	6313      	str	r3, [r2, #48]	; 0x30
 8000b04:	e00f      	b.n	8000b26 <HAL_RCCEx_PeriphCLKConfig+0xba>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000b06:	6833      	ldr	r3, [r6, #0]
 8000b08:	433b      	orrs	r3, r7
 8000b0a:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8000b0c:	f7ff fbb2 	bl	8000274 <HAL_GetTick>
 8000b10:	9001      	str	r0, [sp, #4]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000b12:	6833      	ldr	r3, [r6, #0]
 8000b14:	423b      	tst	r3, r7
 8000b16:	d1c6      	bne.n	8000aa6 <HAL_RCCEx_PeriphCLKConfig+0x3a>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000b18:	f7ff fbac 	bl	8000274 <HAL_GetTick>
 8000b1c:	9b01      	ldr	r3, [sp, #4]
 8000b1e:	1ac0      	subs	r0, r0, r3
 8000b20:	2864      	cmp	r0, #100	; 0x64
 8000b22:	d9f6      	bls.n	8000b12 <HAL_RCCEx_PeriphCLKConfig+0xa6>
          return HAL_TIMEOUT;
 8000b24:	2003      	movs	r0, #3
}
 8000b26:	b005      	add	sp, #20
 8000b28:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8000b2a:	6869      	ldr	r1, [r5, #4]
 8000b2c:	400a      	ands	r2, r1
 8000b2e:	4293      	cmp	r3, r2
 8000b30:	d0bf      	beq.n	8000ab2 <HAL_RCCEx_PeriphCLKConfig+0x46>
      __HAL_RCC_BACKUPRESET_FORCE();
 8000b32:	2380      	movs	r3, #128	; 0x80
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8000b34:	6a22      	ldr	r2, [r4, #32]
      __HAL_RCC_BACKUPRESET_FORCE();
 8000b36:	6a20      	ldr	r0, [r4, #32]
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8000b38:	0011      	movs	r1, r2
      __HAL_RCC_BACKUPRESET_FORCE();
 8000b3a:	025b      	lsls	r3, r3, #9
 8000b3c:	4303      	orrs	r3, r0
 8000b3e:	6223      	str	r3, [r4, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8000b40:	6a23      	ldr	r3, [r4, #32]
 8000b42:	480e      	ldr	r0, [pc, #56]	; (8000b7c <HAL_RCCEx_PeriphCLKConfig+0x110>)
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8000b44:	4031      	ands	r1, r6
      __HAL_RCC_BACKUPRESET_RELEASE();
 8000b46:	4003      	ands	r3, r0
 8000b48:	6223      	str	r3, [r4, #32]
      RCC->BDCR = temp_reg;
 8000b4a:	6221      	str	r1, [r4, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8000b4c:	07d3      	lsls	r3, r2, #31
 8000b4e:	d5b0      	bpl.n	8000ab2 <HAL_RCCEx_PeriphCLKConfig+0x46>
        tickstart = HAL_GetTick();
 8000b50:	f7ff fb90 	bl	8000274 <HAL_GetTick>
 8000b54:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000b56:	2202      	movs	r2, #2
 8000b58:	6a23      	ldr	r3, [r4, #32]
 8000b5a:	4213      	tst	r3, r2
 8000b5c:	d1a9      	bne.n	8000ab2 <HAL_RCCEx_PeriphCLKConfig+0x46>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000b5e:	f7ff fb89 	bl	8000274 <HAL_GetTick>
 8000b62:	4b07      	ldr	r3, [pc, #28]	; (8000b80 <HAL_RCCEx_PeriphCLKConfig+0x114>)
 8000b64:	1bc0      	subs	r0, r0, r7
 8000b66:	4298      	cmp	r0, r3
 8000b68:	d9f5      	bls.n	8000b56 <HAL_RCCEx_PeriphCLKConfig+0xea>
 8000b6a:	e7db      	b.n	8000b24 <HAL_RCCEx_PeriphCLKConfig+0xb8>
 8000b6c:	40021000 	.word	0x40021000
 8000b70:	40007000 	.word	0x40007000
 8000b74:	fffffcff 	.word	0xfffffcff
 8000b78:	efffffff 	.word	0xefffffff
 8000b7c:	fffeffff 	.word	0xfffeffff
 8000b80:	00001388 	.word	0x00001388

08000b84 <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1 = 0U;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8000b84:	4a20      	ldr	r2, [pc, #128]	; (8000c08 <TIM_Base_SetConfig+0x84>)
{
 8000b86:	b510      	push	{r4, lr}
  tmpcr1 = TIMx->CR1;
 8000b88:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8000b8a:	4290      	cmp	r0, r2
 8000b8c:	d006      	beq.n	8000b9c <TIM_Base_SetConfig+0x18>
 8000b8e:	2480      	movs	r4, #128	; 0x80
 8000b90:	05e4      	lsls	r4, r4, #23
 8000b92:	42a0      	cmp	r0, r4
 8000b94:	d002      	beq.n	8000b9c <TIM_Base_SetConfig+0x18>
 8000b96:	4c1d      	ldr	r4, [pc, #116]	; (8000c0c <TIM_Base_SetConfig+0x88>)
 8000b98:	42a0      	cmp	r0, r4
 8000b9a:	d10c      	bne.n	8000bb6 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8000b9c:	2470      	movs	r4, #112	; 0x70
 8000b9e:	43a3      	bics	r3, r4
    tmpcr1 |= Structure->CounterMode;
 8000ba0:	684c      	ldr	r4, [r1, #4]
 8000ba2:	4323      	orrs	r3, r4
  }

  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8000ba4:	4290      	cmp	r0, r2
 8000ba6:	d012      	beq.n	8000bce <TIM_Base_SetConfig+0x4a>
 8000ba8:	2480      	movs	r4, #128	; 0x80
 8000baa:	05e4      	lsls	r4, r4, #23
 8000bac:	42a0      	cmp	r0, r4
 8000bae:	d00e      	beq.n	8000bce <TIM_Base_SetConfig+0x4a>
 8000bb0:	4c16      	ldr	r4, [pc, #88]	; (8000c0c <TIM_Base_SetConfig+0x88>)
 8000bb2:	42a0      	cmp	r0, r4
 8000bb4:	d00b      	beq.n	8000bce <TIM_Base_SetConfig+0x4a>
 8000bb6:	4c16      	ldr	r4, [pc, #88]	; (8000c10 <TIM_Base_SetConfig+0x8c>)
 8000bb8:	42a0      	cmp	r0, r4
 8000bba:	d008      	beq.n	8000bce <TIM_Base_SetConfig+0x4a>
 8000bbc:	4c15      	ldr	r4, [pc, #84]	; (8000c14 <TIM_Base_SetConfig+0x90>)
 8000bbe:	42a0      	cmp	r0, r4
 8000bc0:	d005      	beq.n	8000bce <TIM_Base_SetConfig+0x4a>
 8000bc2:	4c15      	ldr	r4, [pc, #84]	; (8000c18 <TIM_Base_SetConfig+0x94>)
 8000bc4:	42a0      	cmp	r0, r4
 8000bc6:	d002      	beq.n	8000bce <TIM_Base_SetConfig+0x4a>
 8000bc8:	4c14      	ldr	r4, [pc, #80]	; (8000c1c <TIM_Base_SetConfig+0x98>)
 8000bca:	42a0      	cmp	r0, r4
 8000bcc:	d103      	bne.n	8000bd6 <TIM_Base_SetConfig+0x52>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8000bce:	4c14      	ldr	r4, [pc, #80]	; (8000c20 <TIM_Base_SetConfig+0x9c>)
 8000bd0:	4023      	ands	r3, r4
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8000bd2:	68cc      	ldr	r4, [r1, #12]
 8000bd4:	4323      	orrs	r3, r4
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8000bd6:	2480      	movs	r4, #128	; 0x80
 8000bd8:	43a3      	bics	r3, r4
 8000bda:	694c      	ldr	r4, [r1, #20]
 8000bdc:	4323      	orrs	r3, r4

  TIMx->CR1 = tmpcr1;
 8000bde:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8000be0:	688b      	ldr	r3, [r1, #8]
 8000be2:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8000be4:	680b      	ldr	r3, [r1, #0]
 8000be6:	6283      	str	r3, [r0, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8000be8:	4290      	cmp	r0, r2
 8000bea:	d008      	beq.n	8000bfe <TIM_Base_SetConfig+0x7a>
 8000bec:	4b09      	ldr	r3, [pc, #36]	; (8000c14 <TIM_Base_SetConfig+0x90>)
 8000bee:	4298      	cmp	r0, r3
 8000bf0:	d005      	beq.n	8000bfe <TIM_Base_SetConfig+0x7a>
 8000bf2:	4b09      	ldr	r3, [pc, #36]	; (8000c18 <TIM_Base_SetConfig+0x94>)
 8000bf4:	4298      	cmp	r0, r3
 8000bf6:	d002      	beq.n	8000bfe <TIM_Base_SetConfig+0x7a>
 8000bf8:	4b08      	ldr	r3, [pc, #32]	; (8000c1c <TIM_Base_SetConfig+0x98>)
 8000bfa:	4298      	cmp	r0, r3
 8000bfc:	d101      	bne.n	8000c02 <TIM_Base_SetConfig+0x7e>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8000bfe:	690b      	ldr	r3, [r1, #16]
 8000c00:	6303      	str	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_EGR_UG;
 8000c02:	2301      	movs	r3, #1
 8000c04:	6143      	str	r3, [r0, #20]
}
 8000c06:	bd10      	pop	{r4, pc}
 8000c08:	40012c00 	.word	0x40012c00
 8000c0c:	40000400 	.word	0x40000400
 8000c10:	40002000 	.word	0x40002000
 8000c14:	40014000 	.word	0x40014000
 8000c18:	40014400 	.word	0x40014400
 8000c1c:	40014800 	.word	0x40014800
 8000c20:	fffffcff 	.word	0xfffffcff

08000c24 <HAL_TIM_Base_Init>:
{
 8000c24:	b570      	push	{r4, r5, r6, lr}
 8000c26:	0004      	movs	r4, r0
    return HAL_ERROR;
 8000c28:	2001      	movs	r0, #1
  if(htim == NULL)
 8000c2a:	2c00      	cmp	r4, #0
 8000c2c:	d014      	beq.n	8000c58 <HAL_TIM_Base_Init+0x34>
  if(htim->State == HAL_TIM_STATE_RESET)
 8000c2e:	0025      	movs	r5, r4
 8000c30:	353d      	adds	r5, #61	; 0x3d
 8000c32:	782b      	ldrb	r3, [r5, #0]
 8000c34:	b2db      	uxtb	r3, r3
 8000c36:	2b00      	cmp	r3, #0
 8000c38:	d105      	bne.n	8000c46 <HAL_TIM_Base_Init+0x22>
    htim->Lock = HAL_UNLOCKED;
 8000c3a:	0022      	movs	r2, r4
 8000c3c:	323c      	adds	r2, #60	; 0x3c
 8000c3e:	7013      	strb	r3, [r2, #0]
    HAL_TIM_Base_MspInit(htim);
 8000c40:	0020      	movs	r0, r4
 8000c42:	f001 f993 	bl	8001f6c <HAL_TIM_Base_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 8000c46:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8000c48:	6820      	ldr	r0, [r4, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 8000c4a:	702b      	strb	r3, [r5, #0]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8000c4c:	1d21      	adds	r1, r4, #4
 8000c4e:	f7ff ff99 	bl	8000b84 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8000c52:	2301      	movs	r3, #1
  return HAL_OK;
 8000c54:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 8000c56:	702b      	strb	r3, [r5, #0]
}
 8000c58:	bd70      	pop	{r4, r5, r6, pc}
	...

08000c5c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef* TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8000c5c:	b530      	push	{r4, r5, lr}
  uint32_t tmpsmcr = 0U;

  tmpsmcr = TIMx->SMCR;
 8000c5e:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8000c60:	4d03      	ldr	r5, [pc, #12]	; (8000c70 <TIM_ETR_SetConfig+0x14>)

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8000c62:	430a      	orrs	r2, r1
 8000c64:	021b      	lsls	r3, r3, #8
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8000c66:	402c      	ands	r4, r5
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8000c68:	4313      	orrs	r3, r2
 8000c6a:	4323      	orrs	r3, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8000c6c:	6083      	str	r3, [r0, #8]
}
 8000c6e:	bd30      	pop	{r4, r5, pc}
 8000c70:	ffff00ff 	.word	0xffff00ff

08000c74 <HAL_TIM_ConfigClockSource>:
{
 8000c74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 8000c76:	0005      	movs	r5, r0
 8000c78:	2302      	movs	r3, #2
 8000c7a:	353c      	adds	r5, #60	; 0x3c
 8000c7c:	782a      	ldrb	r2, [r5, #0]
{
 8000c7e:	0004      	movs	r4, r0
  __HAL_LOCK(htim);
 8000c80:	0018      	movs	r0, r3
 8000c82:	2a01      	cmp	r2, #1
 8000c84:	d019      	beq.n	8000cba <HAL_TIM_ConfigClockSource+0x46>
  htim->State = HAL_TIM_STATE_BUSY;
 8000c86:	0026      	movs	r6, r4
  __HAL_LOCK(htim);
 8000c88:	2701      	movs	r7, #1
  tmpsmcr = htim->Instance->SMCR;
 8000c8a:	6820      	ldr	r0, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8000c8c:	363d      	adds	r6, #61	; 0x3d
  __HAL_LOCK(htim);
 8000c8e:	702f      	strb	r7, [r5, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8000c90:	7033      	strb	r3, [r6, #0]
  tmpsmcr = htim->Instance->SMCR;
 8000c92:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8000c94:	4a4f      	ldr	r2, [pc, #316]	; (8000dd4 <HAL_TIM_ConfigClockSource+0x160>)
 8000c96:	4013      	ands	r3, r2
  htim->Instance->SMCR = tmpsmcr;
 8000c98:	6083      	str	r3, [r0, #8]
  switch (sClockSourceConfig->ClockSource)
 8000c9a:	680b      	ldr	r3, [r1, #0]
 8000c9c:	2b40      	cmp	r3, #64	; 0x40
 8000c9e:	d100      	bne.n	8000ca2 <HAL_TIM_ConfigClockSource+0x2e>
 8000ca0:	e06f      	b.n	8000d82 <HAL_TIM_ConfigClockSource+0x10e>
 8000ca2:	d816      	bhi.n	8000cd2 <HAL_TIM_ConfigClockSource+0x5e>
 8000ca4:	2b10      	cmp	r3, #16
 8000ca6:	d100      	bne.n	8000caa <HAL_TIM_ConfigClockSource+0x36>
 8000ca8:	e087      	b.n	8000dba <HAL_TIM_ConfigClockSource+0x146>
 8000caa:	d807      	bhi.n	8000cbc <HAL_TIM_ConfigClockSource+0x48>
 8000cac:	2b00      	cmp	r3, #0
 8000cae:	d100      	bne.n	8000cb2 <HAL_TIM_ConfigClockSource+0x3e>
 8000cb0:	e07d      	b.n	8000dae <HAL_TIM_ConfigClockSource+0x13a>
  htim->State = HAL_TIM_STATE_READY;
 8000cb2:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 8000cb4:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8000cb6:	7033      	strb	r3, [r6, #0]
  __HAL_UNLOCK(htim);
 8000cb8:	7028      	strb	r0, [r5, #0]
}
 8000cba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  switch (sClockSourceConfig->ClockSource)
 8000cbc:	2b20      	cmp	r3, #32
 8000cbe:	d100      	bne.n	8000cc2 <HAL_TIM_ConfigClockSource+0x4e>
 8000cc0:	e081      	b.n	8000dc6 <HAL_TIM_ConfigClockSource+0x152>
 8000cc2:	2b30      	cmp	r3, #48	; 0x30
 8000cc4:	d1f5      	bne.n	8000cb2 <HAL_TIM_ConfigClockSource+0x3e>
   tmpsmcr &= ~TIM_SMCR_TS;
 8000cc6:	2270      	movs	r2, #112	; 0x70
   tmpsmcr = TIMx->SMCR;
 8000cc8:	6883      	ldr	r3, [r0, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8000cca:	4393      	bics	r3, r2
 8000ccc:	001a      	movs	r2, r3
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8000cce:	2337      	movs	r3, #55	; 0x37
 8000cd0:	e055      	b.n	8000d7e <HAL_TIM_ConfigClockSource+0x10a>
  switch (sClockSourceConfig->ClockSource)
 8000cd2:	2b70      	cmp	r3, #112	; 0x70
 8000cd4:	d033      	beq.n	8000d3e <HAL_TIM_ConfigClockSource+0xca>
 8000cd6:	d81b      	bhi.n	8000d10 <HAL_TIM_ConfigClockSource+0x9c>
 8000cd8:	2b50      	cmp	r3, #80	; 0x50
 8000cda:	d03b      	beq.n	8000d54 <HAL_TIM_ConfigClockSource+0xe0>
 8000cdc:	2b60      	cmp	r3, #96	; 0x60
 8000cde:	d1e8      	bne.n	8000cb2 <HAL_TIM_ConfigClockSource+0x3e>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8000ce0:	2410      	movs	r4, #16
      TIM_TI2_ConfigInputStage(htim->Instance,
 8000ce2:	684b      	ldr	r3, [r1, #4]
 8000ce4:	68ca      	ldr	r2, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8000ce6:	6a01      	ldr	r1, [r0, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8000ce8:	4f3b      	ldr	r7, [pc, #236]	; (8000dd8 <HAL_TIM_ConfigClockSource+0x164>)
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8000cea:	43a1      	bics	r1, r4
 8000cec:	6201      	str	r1, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8000cee:	6984      	ldr	r4, [r0, #24]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8000cf0:	0312      	lsls	r2, r2, #12
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8000cf2:	403c      	ands	r4, r7
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8000cf4:	4322      	orrs	r2, r4
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8000cf6:	24a0      	movs	r4, #160	; 0xa0
  tmpccer = TIMx->CCER;
 8000cf8:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCMR1 = tmpccmr1 ;
 8000cfa:	6182      	str	r2, [r0, #24]
   tmpsmcr &= ~TIM_SMCR_TS;
 8000cfc:	2270      	movs	r2, #112	; 0x70
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8000cfe:	43a1      	bics	r1, r4
  tmpccer |= (TIM_ICPolarity << 4U);
 8000d00:	011b      	lsls	r3, r3, #4
 8000d02:	430b      	orrs	r3, r1
  TIMx->CCER = tmpccer;
 8000d04:	6203      	str	r3, [r0, #32]
   tmpsmcr = TIMx->SMCR;
 8000d06:	6883      	ldr	r3, [r0, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8000d08:	4393      	bics	r3, r2
 8000d0a:	001a      	movs	r2, r3
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8000d0c:	2367      	movs	r3, #103	; 0x67
 8000d0e:	e036      	b.n	8000d7e <HAL_TIM_ConfigClockSource+0x10a>
  switch (sClockSourceConfig->ClockSource)
 8000d10:	2280      	movs	r2, #128	; 0x80
 8000d12:	0152      	lsls	r2, r2, #5
 8000d14:	4293      	cmp	r3, r2
 8000d16:	d00d      	beq.n	8000d34 <HAL_TIM_ConfigClockSource+0xc0>
 8000d18:	2280      	movs	r2, #128	; 0x80
 8000d1a:	0192      	lsls	r2, r2, #6
 8000d1c:	4293      	cmp	r3, r2
 8000d1e:	d1c8      	bne.n	8000cb2 <HAL_TIM_ConfigClockSource+0x3e>
      TIM_ETR_SetConfig(htim->Instance,
 8000d20:	68cb      	ldr	r3, [r1, #12]
 8000d22:	684a      	ldr	r2, [r1, #4]
 8000d24:	6889      	ldr	r1, [r1, #8]
 8000d26:	f7ff ff99 	bl	8000c5c <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8000d2a:	2380      	movs	r3, #128	; 0x80
 8000d2c:	6822      	ldr	r2, [r4, #0]
 8000d2e:	01db      	lsls	r3, r3, #7
 8000d30:	6891      	ldr	r1, [r2, #8]
 8000d32:	e00c      	b.n	8000d4e <HAL_TIM_ConfigClockSource+0xda>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8000d34:	2207      	movs	r2, #7
 8000d36:	6883      	ldr	r3, [r0, #8]
 8000d38:	4393      	bics	r3, r2
   TIMx->SMCR = tmpsmcr;
 8000d3a:	6083      	str	r3, [r0, #8]
 8000d3c:	e7b9      	b.n	8000cb2 <HAL_TIM_ConfigClockSource+0x3e>
      TIM_ETR_SetConfig(htim->Instance,
 8000d3e:	68cb      	ldr	r3, [r1, #12]
 8000d40:	684a      	ldr	r2, [r1, #4]
 8000d42:	6889      	ldr	r1, [r1, #8]
 8000d44:	f7ff ff8a 	bl	8000c5c <TIM_ETR_SetConfig>
      tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8000d48:	2177      	movs	r1, #119	; 0x77
      tmpsmcr = htim->Instance->SMCR;
 8000d4a:	6822      	ldr	r2, [r4, #0]
 8000d4c:	6893      	ldr	r3, [r2, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8000d4e:	430b      	orrs	r3, r1
 8000d50:	6093      	str	r3, [r2, #8]
    break;
 8000d52:	e7ae      	b.n	8000cb2 <HAL_TIM_ConfigClockSource+0x3e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8000d54:	684a      	ldr	r2, [r1, #4]
 8000d56:	68cb      	ldr	r3, [r1, #12]
  tmpccer = TIMx->CCER;
 8000d58:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8000d5a:	6a04      	ldr	r4, [r0, #32]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8000d5c:	011b      	lsls	r3, r3, #4
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8000d5e:	43bc      	bics	r4, r7
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8000d60:	27f0      	movs	r7, #240	; 0xf0
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8000d62:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8000d64:	6984      	ldr	r4, [r0, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8000d66:	43bc      	bics	r4, r7
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8000d68:	4323      	orrs	r3, r4
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8000d6a:	240a      	movs	r4, #10
 8000d6c:	43a1      	bics	r1, r4
  tmpccer |= TIM_ICPolarity;
 8000d6e:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 8000d70:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8000d72:	6202      	str	r2, [r0, #32]
   tmpsmcr &= ~TIM_SMCR_TS;
 8000d74:	2270      	movs	r2, #112	; 0x70
   tmpsmcr = TIMx->SMCR;
 8000d76:	6883      	ldr	r3, [r0, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8000d78:	4393      	bics	r3, r2
 8000d7a:	001a      	movs	r2, r3
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8000d7c:	2357      	movs	r3, #87	; 0x57
 8000d7e:	4313      	orrs	r3, r2
 8000d80:	e7db      	b.n	8000d3a <HAL_TIM_ConfigClockSource+0xc6>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8000d82:	684a      	ldr	r2, [r1, #4]
 8000d84:	68cb      	ldr	r3, [r1, #12]
  tmpccer = TIMx->CCER;
 8000d86:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8000d88:	6a04      	ldr	r4, [r0, #32]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8000d8a:	011b      	lsls	r3, r3, #4
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8000d8c:	43bc      	bics	r4, r7
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8000d8e:	27f0      	movs	r7, #240	; 0xf0
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8000d90:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8000d92:	6984      	ldr	r4, [r0, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8000d94:	43bc      	bics	r4, r7
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8000d96:	4323      	orrs	r3, r4
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8000d98:	240a      	movs	r4, #10
 8000d9a:	43a1      	bics	r1, r4
  tmpccer |= TIM_ICPolarity;
 8000d9c:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 8000d9e:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8000da0:	6202      	str	r2, [r0, #32]
   tmpsmcr &= ~TIM_SMCR_TS;
 8000da2:	2270      	movs	r2, #112	; 0x70
   tmpsmcr = TIMx->SMCR;
 8000da4:	6883      	ldr	r3, [r0, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8000da6:	4393      	bics	r3, r2
 8000da8:	001a      	movs	r2, r3
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8000daa:	2347      	movs	r3, #71	; 0x47
 8000dac:	e7e7      	b.n	8000d7e <HAL_TIM_ConfigClockSource+0x10a>
   tmpsmcr &= ~TIM_SMCR_TS;
 8000dae:	2270      	movs	r2, #112	; 0x70
   tmpsmcr = TIMx->SMCR;
 8000db0:	6883      	ldr	r3, [r0, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8000db2:	4393      	bics	r3, r2
 8000db4:	001a      	movs	r2, r3
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8000db6:	2307      	movs	r3, #7
 8000db8:	e7e1      	b.n	8000d7e <HAL_TIM_ConfigClockSource+0x10a>
   tmpsmcr &= ~TIM_SMCR_TS;
 8000dba:	2270      	movs	r2, #112	; 0x70
   tmpsmcr = TIMx->SMCR;
 8000dbc:	6883      	ldr	r3, [r0, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8000dbe:	4393      	bics	r3, r2
 8000dc0:	001a      	movs	r2, r3
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8000dc2:	2317      	movs	r3, #23
 8000dc4:	e7db      	b.n	8000d7e <HAL_TIM_ConfigClockSource+0x10a>
   tmpsmcr &= ~TIM_SMCR_TS;
 8000dc6:	2270      	movs	r2, #112	; 0x70
   tmpsmcr = TIMx->SMCR;
 8000dc8:	6883      	ldr	r3, [r0, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8000dca:	4393      	bics	r3, r2
 8000dcc:	001a      	movs	r2, r3
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8000dce:	2327      	movs	r3, #39	; 0x27
 8000dd0:	e7d5      	b.n	8000d7e <HAL_TIM_ConfigClockSource+0x10a>
 8000dd2:	46c0      	nop			; (mov r8, r8)
 8000dd4:	ffff0088 	.word	0xffff0088
 8000dd8:	ffff0fff 	.word	0xffff0fff

08000ddc <TIM_SlaveTimer_SetConfig>:
  tmpsmcr &= ~TIM_SMCR_TS;
 8000ddc:	2270      	movs	r2, #112	; 0x70
{
 8000dde:	b570      	push	{r4, r5, r6, lr}
  tmpsmcr &= ~TIM_SMCR_SMS;
 8000de0:	2407      	movs	r4, #7
  tmpsmcr = htim->Instance->SMCR;
 8000de2:	6800      	ldr	r0, [r0, #0]
 8000de4:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8000de6:	4393      	bics	r3, r2
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8000de8:	684a      	ldr	r2, [r1, #4]
 8000dea:	4313      	orrs	r3, r2
  tmpsmcr &= ~TIM_SMCR_SMS;
 8000dec:	43a3      	bics	r3, r4
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8000dee:	680c      	ldr	r4, [r1, #0]
 8000df0:	4323      	orrs	r3, r4
  htim->Instance->SMCR = tmpsmcr;
 8000df2:	6083      	str	r3, [r0, #8]
  switch (sSlaveConfig->InputTrigger)
 8000df4:	2a50      	cmp	r2, #80	; 0x50
 8000df6:	d01c      	beq.n	8000e32 <TIM_SlaveTimer_SetConfig+0x56>
 8000df8:	d802      	bhi.n	8000e00 <TIM_SlaveTimer_SetConfig+0x24>
 8000dfa:	2a40      	cmp	r2, #64	; 0x40
 8000dfc:	d00a      	beq.n	8000e14 <TIM_SlaveTimer_SetConfig+0x38>
}
 8000dfe:	bd70      	pop	{r4, r5, r6, pc}
  switch (sSlaveConfig->InputTrigger)
 8000e00:	2a60      	cmp	r2, #96	; 0x60
 8000e02:	d028      	beq.n	8000e56 <TIM_SlaveTimer_SetConfig+0x7a>
 8000e04:	2a70      	cmp	r2, #112	; 0x70
 8000e06:	d1fa      	bne.n	8000dfe <TIM_SlaveTimer_SetConfig+0x22>
      TIM_ETR_SetConfig(htim->Instance,
 8000e08:	690b      	ldr	r3, [r1, #16]
 8000e0a:	688a      	ldr	r2, [r1, #8]
 8000e0c:	68c9      	ldr	r1, [r1, #12]
 8000e0e:	f7ff ff25 	bl	8000c5c <TIM_ETR_SetConfig>
    break;
 8000e12:	e7f4      	b.n	8000dfe <TIM_SlaveTimer_SetConfig+0x22>
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8000e14:	2201      	movs	r2, #1
      tmpccer = htim->Instance->CCER;
 8000e16:	6a04      	ldr	r4, [r0, #32]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8000e18:	6a03      	ldr	r3, [r0, #32]
 8000e1a:	4393      	bics	r3, r2
 8000e1c:	6203      	str	r3, [r0, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8000e1e:	6983      	ldr	r3, [r0, #24]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8000e20:	32ef      	adds	r2, #239	; 0xef
 8000e22:	4393      	bics	r3, r2
 8000e24:	001a      	movs	r2, r3
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8000e26:	690b      	ldr	r3, [r1, #16]
 8000e28:	011b      	lsls	r3, r3, #4
 8000e2a:	4313      	orrs	r3, r2
      htim->Instance->CCMR1 = tmpccmr1;
 8000e2c:	6183      	str	r3, [r0, #24]
      htim->Instance->CCER = tmpccer;
 8000e2e:	6204      	str	r4, [r0, #32]
    break;
 8000e30:	e7e5      	b.n	8000dfe <TIM_SlaveTimer_SetConfig+0x22>
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8000e32:	2501      	movs	r5, #1
      TIM_TI1_ConfigInputStage(htim->Instance,
 8000e34:	688a      	ldr	r2, [r1, #8]
 8000e36:	690b      	ldr	r3, [r1, #16]
  tmpccer = TIMx->CCER;
 8000e38:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8000e3a:	6a04      	ldr	r4, [r0, #32]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8000e3c:	011b      	lsls	r3, r3, #4
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8000e3e:	43ac      	bics	r4, r5
 8000e40:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8000e42:	6984      	ldr	r4, [r0, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8000e44:	35ef      	adds	r5, #239	; 0xef
 8000e46:	43ac      	bics	r4, r5
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8000e48:	4323      	orrs	r3, r4
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8000e4a:	240a      	movs	r4, #10
 8000e4c:	43a1      	bics	r1, r4
  tmpccer |= TIM_ICPolarity;
 8000e4e:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 8000e50:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8000e52:	6202      	str	r2, [r0, #32]
 8000e54:	e7d3      	b.n	8000dfe <TIM_SlaveTimer_SetConfig+0x22>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8000e56:	2410      	movs	r4, #16
      TIM_TI2_ConfigInputStage(htim->Instance,
 8000e58:	688b      	ldr	r3, [r1, #8]
 8000e5a:	690a      	ldr	r2, [r1, #16]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8000e5c:	6a01      	ldr	r1, [r0, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8000e5e:	4d07      	ldr	r5, [pc, #28]	; (8000e7c <TIM_SlaveTimer_SetConfig+0xa0>)
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8000e60:	43a1      	bics	r1, r4
 8000e62:	6201      	str	r1, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8000e64:	6984      	ldr	r4, [r0, #24]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8000e66:	0312      	lsls	r2, r2, #12
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8000e68:	402c      	ands	r4, r5
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8000e6a:	4322      	orrs	r2, r4
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8000e6c:	24a0      	movs	r4, #160	; 0xa0
  tmpccer = TIMx->CCER;
 8000e6e:	6a01      	ldr	r1, [r0, #32]
  tmpccer |= (TIM_ICPolarity << 4U);
 8000e70:	011b      	lsls	r3, r3, #4
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8000e72:	43a1      	bics	r1, r4
  tmpccer |= (TIM_ICPolarity << 4U);
 8000e74:	430b      	orrs	r3, r1
  TIMx->CCMR1 = tmpccmr1 ;
 8000e76:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8000e78:	6203      	str	r3, [r0, #32]
}
 8000e7a:	e7c0      	b.n	8000dfe <TIM_SlaveTimer_SetConfig+0x22>
 8000e7c:	ffff0fff 	.word	0xffff0fff

08000e80 <HAL_TIM_SlaveConfigSynchronization>:
{
 8000e80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 8000e82:	0005      	movs	r5, r0
 8000e84:	353c      	adds	r5, #60	; 0x3c
 8000e86:	782b      	ldrb	r3, [r5, #0]
{
 8000e88:	0004      	movs	r4, r0
 8000e8a:	2002      	movs	r0, #2
  __HAL_LOCK(htim);
 8000e8c:	2b01      	cmp	r3, #1
 8000e8e:	d013      	beq.n	8000eb8 <HAL_TIM_SlaveConfigSynchronization+0x38>
  htim->State = HAL_TIM_STATE_BUSY;
 8000e90:	0026      	movs	r6, r4
  __HAL_LOCK(htim);
 8000e92:	2701      	movs	r7, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8000e94:	363d      	adds	r6, #61	; 0x3d
  __HAL_LOCK(htim);
 8000e96:	702f      	strb	r7, [r5, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8000e98:	7030      	strb	r0, [r6, #0]
  TIM_SlaveTimer_SetConfig(htim, sSlaveConfig);
 8000e9a:	0020      	movs	r0, r4
 8000e9c:	f7ff ff9e 	bl	8000ddc <TIM_SlaveTimer_SetConfig>
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8000ea0:	2140      	movs	r1, #64	; 0x40
  __HAL_UNLOCK(htim);
 8000ea2:	2000      	movs	r0, #0
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8000ea4:	6823      	ldr	r3, [r4, #0]
 8000ea6:	68da      	ldr	r2, [r3, #12]
 8000ea8:	438a      	bics	r2, r1
 8000eaa:	60da      	str	r2, [r3, #12]
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8000eac:	68da      	ldr	r2, [r3, #12]
 8000eae:	4903      	ldr	r1, [pc, #12]	; (8000ebc <HAL_TIM_SlaveConfigSynchronization+0x3c>)
 8000eb0:	400a      	ands	r2, r1
 8000eb2:	60da      	str	r2, [r3, #12]
  htim->State = HAL_TIM_STATE_READY;
 8000eb4:	7037      	strb	r7, [r6, #0]
  __HAL_UNLOCK(htim);
 8000eb6:	7028      	strb	r0, [r5, #0]
    }
 8000eb8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000eba:	46c0      	nop			; (mov r8, r8)
 8000ebc:	ffffbfff 	.word	0xffffbfff

08000ec0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         contains the selected trigger output (TRGO) and the Master/Slave 
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim, TIM_MasterConfigTypeDef * sMasterConfig)
{
 8000ec0:	b530      	push	{r4, r5, lr}
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  __HAL_LOCK(htim);
 8000ec2:	0004      	movs	r4, r0
 8000ec4:	343c      	adds	r4, #60	; 0x3c
 8000ec6:	7822      	ldrb	r2, [r4, #0]
{
 8000ec8:	0003      	movs	r3, r0
 8000eca:	2002      	movs	r0, #2
  __HAL_LOCK(htim);
 8000ecc:	2a01      	cmp	r2, #1
 8000ece:	d017      	beq.n	8000f00 <HAL_TIMEx_MasterConfigSynchronization+0x40>

  htim->State = HAL_TIM_STATE_BUSY;
 8000ed0:	001d      	movs	r5, r3

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8000ed2:	681b      	ldr	r3, [r3, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8000ed4:	353d      	adds	r5, #61	; 0x3d
 8000ed6:	7028      	strb	r0, [r5, #0]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8000ed8:	685a      	ldr	r2, [r3, #4]
 8000eda:	306e      	adds	r0, #110	; 0x6e
 8000edc:	4382      	bics	r2, r0
 8000ede:	605a      	str	r2, [r3, #4]
  /* Select the TRGO source */
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 8000ee0:	685a      	ldr	r2, [r3, #4]
 8000ee2:	6808      	ldr	r0, [r1, #0]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8000ee4:	6849      	ldr	r1, [r1, #4]
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 8000ee6:	4302      	orrs	r2, r0
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 8000ee8:	2080      	movs	r0, #128	; 0x80
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 8000eea:	605a      	str	r2, [r3, #4]
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 8000eec:	689a      	ldr	r2, [r3, #8]
 8000eee:	4382      	bics	r2, r0
 8000ef0:	609a      	str	r2, [r3, #8]
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8000ef2:	689a      	ldr	r2, [r3, #8]

  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 8000ef4:	2000      	movs	r0, #0
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8000ef6:	430a      	orrs	r2, r1
 8000ef8:	609a      	str	r2, [r3, #8]
  htim->State = HAL_TIM_STATE_READY;
 8000efa:	2301      	movs	r3, #1
 8000efc:	702b      	strb	r3, [r5, #0]
  __HAL_UNLOCK(htim);
 8000efe:	7020      	strb	r0, [r4, #0]

  return HAL_OK;
}
 8000f00:	bd30      	pop	{r4, r5, pc}
	...

08000f04 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8000f04:	6803      	ldr	r3, [r0, #0]
 8000f06:	4906      	ldr	r1, [pc, #24]	; (8000f20 <UART_EndRxTransfer+0x1c>)
 8000f08:	681a      	ldr	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8000f0a:	306a      	adds	r0, #106	; 0x6a
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8000f0c:	400a      	ands	r2, r1
 8000f0e:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8000f10:	689a      	ldr	r2, [r3, #8]
 8000f12:	3123      	adds	r1, #35	; 0x23
 8000f14:	31ff      	adds	r1, #255	; 0xff
 8000f16:	438a      	bics	r2, r1
 8000f18:	609a      	str	r2, [r3, #8]
  huart->RxState = HAL_UART_STATE_READY;
 8000f1a:	2320      	movs	r3, #32
 8000f1c:	7003      	strb	r3, [r0, #0]
}
 8000f1e:	4770      	bx	lr
 8000f20:	fffffedf 	.word	0xfffffedf

08000f24 <HAL_UART_Transmit_IT>:
{
 8000f24:	b570      	push	{r4, r5, r6, lr}
  if(huart->gState == HAL_UART_STATE_READY)
 8000f26:	0006      	movs	r6, r0
 8000f28:	3669      	adds	r6, #105	; 0x69
 8000f2a:	7833      	ldrb	r3, [r6, #0]
{
 8000f2c:	0004      	movs	r4, r0
    return HAL_BUSY;
 8000f2e:	2002      	movs	r0, #2
  if(huart->gState == HAL_UART_STATE_READY)
 8000f30:	2b20      	cmp	r3, #32
 8000f32:	d124      	bne.n	8000f7e <HAL_UART_Transmit_IT+0x5a>
      return HAL_ERROR;
 8000f34:	3801      	subs	r0, #1
    if((pData == NULL ) || (Size == 0U))
 8000f36:	2900      	cmp	r1, #0
 8000f38:	d021      	beq.n	8000f7e <HAL_UART_Transmit_IT+0x5a>
 8000f3a:	2a00      	cmp	r2, #0
 8000f3c:	d01f      	beq.n	8000f7e <HAL_UART_Transmit_IT+0x5a>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8000f3e:	2380      	movs	r3, #128	; 0x80
 8000f40:	68a5      	ldr	r5, [r4, #8]
 8000f42:	015b      	lsls	r3, r3, #5
 8000f44:	429d      	cmp	r5, r3
 8000f46:	d104      	bne.n	8000f52 <HAL_UART_Transmit_IT+0x2e>
 8000f48:	6923      	ldr	r3, [r4, #16]
 8000f4a:	2b00      	cmp	r3, #0
 8000f4c:	d101      	bne.n	8000f52 <HAL_UART_Transmit_IT+0x2e>
      if((((uint32_t)pData)&1U) != 0U)
 8000f4e:	4201      	tst	r1, r0
 8000f50:	d115      	bne.n	8000f7e <HAL_UART_Transmit_IT+0x5a>
    __HAL_LOCK(huart);
 8000f52:	0025      	movs	r5, r4
 8000f54:	3568      	adds	r5, #104	; 0x68
 8000f56:	782b      	ldrb	r3, [r5, #0]
    return HAL_BUSY;
 8000f58:	2002      	movs	r0, #2
    __HAL_LOCK(huart);
 8000f5a:	2b01      	cmp	r3, #1
 8000f5c:	d00f      	beq.n	8000f7e <HAL_UART_Transmit_IT+0x5a>
    huart->TxXferSize = Size;
 8000f5e:	0023      	movs	r3, r4
 8000f60:	3350      	adds	r3, #80	; 0x50
    huart->pTxBuffPtr = pData;
 8000f62:	64e1      	str	r1, [r4, #76]	; 0x4c
    huart->TxXferCount = Size;
 8000f64:	805a      	strh	r2, [r3, #2]
    huart->TxXferSize = Size;
 8000f66:	801a      	strh	r2, [r3, #0]
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8000f68:	2300      	movs	r3, #0
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8000f6a:	2221      	movs	r2, #33	; 0x21
    SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8000f6c:	6821      	ldr	r1, [r4, #0]
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8000f6e:	66e3      	str	r3, [r4, #108]	; 0x6c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8000f70:	7032      	strb	r2, [r6, #0]
    SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8000f72:	6808      	ldr	r0, [r1, #0]
 8000f74:	325f      	adds	r2, #95	; 0x5f
 8000f76:	4302      	orrs	r2, r0
    return HAL_OK;
 8000f78:	0018      	movs	r0, r3
    __HAL_UNLOCK(huart);
 8000f7a:	702b      	strb	r3, [r5, #0]
    SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8000f7c:	600a      	str	r2, [r1, #0]
}
 8000f7e:	bd70      	pop	{r4, r5, r6, pc}

08000f80 <HAL_UART_TxCpltCallback>:
 8000f80:	4770      	bx	lr

08000f82 <HAL_UART_RxCpltCallback>:
 8000f82:	4770      	bx	lr

08000f84 <HAL_UART_ErrorCallback>:
 8000f84:	4770      	bx	lr

08000f86 <UART_DMAAbortOnError>:
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)(hdma->Parent);
 8000f86:	6a40      	ldr	r0, [r0, #36]	; 0x24
  huart->RxXferCount = 0U;
 8000f88:	2300      	movs	r3, #0
 8000f8a:	0002      	movs	r2, r0
{
 8000f8c:	b510      	push	{r4, lr}
  huart->RxXferCount = 0U;
 8000f8e:	325a      	adds	r2, #90	; 0x5a
 8000f90:	8013      	strh	r3, [r2, #0]
  huart->TxXferCount = 0U;
 8000f92:	3a08      	subs	r2, #8
 8000f94:	8013      	strh	r3, [r2, #0]

  HAL_UART_ErrorCallback(huart);
 8000f96:	f7ff fff5 	bl	8000f84 <HAL_UART_ErrorCallback>
}
 8000f9a:	bd10      	pop	{r4, pc}

08000f9c <UART_Transmit_IT>:
HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
  uint16_t* tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8000f9c:	0003      	movs	r3, r0
{
 8000f9e:	b530      	push	{r4, r5, lr}
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8000fa0:	3369      	adds	r3, #105	; 0x69
 8000fa2:	781b      	ldrb	r3, [r3, #0]
{
 8000fa4:	0002      	movs	r2, r0
      return HAL_OK;
    }
  }
  else
  {
    return HAL_BUSY;
 8000fa6:	2002      	movs	r0, #2
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8000fa8:	2b21      	cmp	r3, #33	; 0x21
 8000faa:	d10f      	bne.n	8000fcc <UART_Transmit_IT+0x30>
    if(huart->TxXferCount == 0U)
 8000fac:	0014      	movs	r4, r2
 8000fae:	3452      	adds	r4, #82	; 0x52
 8000fb0:	8823      	ldrh	r3, [r4, #0]
 8000fb2:	6811      	ldr	r1, [r2, #0]
 8000fb4:	b29b      	uxth	r3, r3
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	d109      	bne.n	8000fce <UART_Transmit_IT+0x32>
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8000fba:	680a      	ldr	r2, [r1, #0]
 8000fbc:	307e      	adds	r0, #126	; 0x7e
 8000fbe:	4382      	bics	r2, r0
 8000fc0:	600a      	str	r2, [r1, #0]
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8000fc2:	2240      	movs	r2, #64	; 0x40
 8000fc4:	6808      	ldr	r0, [r1, #0]
 8000fc6:	4302      	orrs	r2, r0
 8000fc8:	600a      	str	r2, [r1, #0]
      return HAL_OK;
 8000fca:	2000      	movs	r0, #0
  }
}
 8000fcc:	bd30      	pop	{r4, r5, pc}
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8000fce:	2080      	movs	r0, #128	; 0x80
 8000fd0:	6895      	ldr	r5, [r2, #8]
 8000fd2:	0140      	lsls	r0, r0, #5
 8000fd4:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8000fd6:	4285      	cmp	r5, r0
 8000fd8:	d10d      	bne.n	8000ff6 <UART_Transmit_IT+0x5a>
 8000fda:	6910      	ldr	r0, [r2, #16]
 8000fdc:	2800      	cmp	r0, #0
 8000fde:	d10a      	bne.n	8000ff6 <UART_Transmit_IT+0x5a>
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 8000fe0:	8818      	ldrh	r0, [r3, #0]
        huart->pTxBuffPtr += 2U;
 8000fe2:	3302      	adds	r3, #2
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 8000fe4:	05c0      	lsls	r0, r0, #23
 8000fe6:	0dc0      	lsrs	r0, r0, #23
 8000fe8:	8508      	strh	r0, [r1, #40]	; 0x28
        huart->pTxBuffPtr += 2U;
 8000fea:	64d3      	str	r3, [r2, #76]	; 0x4c
      huart->TxXferCount--;
 8000fec:	8823      	ldrh	r3, [r4, #0]
 8000fee:	3b01      	subs	r3, #1
 8000ff0:	b29b      	uxth	r3, r3
 8000ff2:	8023      	strh	r3, [r4, #0]
 8000ff4:	e7e9      	b.n	8000fca <UART_Transmit_IT+0x2e>
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0xFFU);
 8000ff6:	1c58      	adds	r0, r3, #1
 8000ff8:	64d0      	str	r0, [r2, #76]	; 0x4c
 8000ffa:	781b      	ldrb	r3, [r3, #0]
 8000ffc:	850b      	strh	r3, [r1, #40]	; 0x28
 8000ffe:	e7f5      	b.n	8000fec <UART_Transmit_IT+0x50>

08001000 <UART_EndTransmit_IT>:
  * @retval HAL status
  */
HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8001000:	2140      	movs	r1, #64	; 0x40
 8001002:	6802      	ldr	r2, [r0, #0]
{
 8001004:	b510      	push	{r4, lr}
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8001006:	6813      	ldr	r3, [r2, #0]
 8001008:	438b      	bics	r3, r1
 800100a:	6013      	str	r3, [r2, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800100c:	0003      	movs	r3, r0
 800100e:	2220      	movs	r2, #32
 8001010:	3369      	adds	r3, #105	; 0x69
 8001012:	701a      	strb	r2, [r3, #0]

  HAL_UART_TxCpltCallback(huart);
 8001014:	f7ff ffb4 	bl	8000f80 <HAL_UART_TxCpltCallback>

  return HAL_OK;
}
 8001018:	2000      	movs	r0, #0
 800101a:	bd10      	pop	{r4, pc}

0800101c <UART_Receive_IT>:
  uint16_t* tmp;
  uint16_t  uhMask = huart->Mask;
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX)
 800101c:	0002      	movs	r2, r0
{
 800101e:	b570      	push	{r4, r5, r6, lr}
  if(huart->RxState == HAL_UART_STATE_BUSY_RX)
 8001020:	326a      	adds	r2, #106	; 0x6a
 8001022:	7811      	ldrb	r1, [r2, #0]
 8001024:	6803      	ldr	r3, [r0, #0]
 8001026:	2922      	cmp	r1, #34	; 0x22
 8001028:	d12d      	bne.n	8001086 <UART_Receive_IT+0x6a>
  uint16_t  uhMask = huart->Mask;
 800102a:	0001      	movs	r1, r0
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800102c:	2480      	movs	r4, #128	; 0x80
  uint16_t  uhMask = huart->Mask;
 800102e:	315c      	adds	r1, #92	; 0x5c
 8001030:	880d      	ldrh	r5, [r1, #0]
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8001032:	8c99      	ldrh	r1, [r3, #36]	; 0x24
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001034:	0164      	lsls	r4, r4, #5
 8001036:	4029      	ands	r1, r5
 8001038:	6885      	ldr	r5, [r0, #8]
 800103a:	6d43      	ldr	r3, [r0, #84]	; 0x54
 800103c:	42a5      	cmp	r5, r4
 800103e:	d11e      	bne.n	800107e <UART_Receive_IT+0x62>
 8001040:	6904      	ldr	r4, [r0, #16]
 8001042:	2c00      	cmp	r4, #0
 8001044:	d11b      	bne.n	800107e <UART_Receive_IT+0x62>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr ;
      *tmp = (uint16_t)(uhdata & uhMask);
 8001046:	8019      	strh	r1, [r3, #0]
      huart->pRxBuffPtr +=2U;
 8001048:	3302      	adds	r3, #2
 800104a:	6543      	str	r3, [r0, #84]	; 0x54
    else
    {
      *huart->pRxBuffPtr++ = (uint8_t)(uhdata & (uint8_t)uhMask);
    }

    if(--huart->RxXferCount == 0U)
 800104c:	0001      	movs	r1, r0
      HAL_UART_RxCpltCallback(huart);

      return HAL_OK;
    }

    return HAL_OK;
 800104e:	2400      	movs	r4, #0
    if(--huart->RxXferCount == 0U)
 8001050:	315a      	adds	r1, #90	; 0x5a
 8001052:	880b      	ldrh	r3, [r1, #0]
 8001054:	3b01      	subs	r3, #1
 8001056:	b29b      	uxth	r3, r3
 8001058:	800b      	strh	r3, [r1, #0]
 800105a:	42a3      	cmp	r3, r4
 800105c:	d10d      	bne.n	800107a <UART_Receive_IT+0x5e>
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800105e:	6803      	ldr	r3, [r0, #0]
 8001060:	4d0c      	ldr	r5, [pc, #48]	; (8001094 <UART_Receive_IT+0x78>)
 8001062:	6819      	ldr	r1, [r3, #0]
 8001064:	4029      	ands	r1, r5
 8001066:	6019      	str	r1, [r3, #0]
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001068:	6899      	ldr	r1, [r3, #8]
 800106a:	3523      	adds	r5, #35	; 0x23
 800106c:	35ff      	adds	r5, #255	; 0xff
 800106e:	43a9      	bics	r1, r5
 8001070:	6099      	str	r1, [r3, #8]
      huart->RxState = HAL_UART_STATE_READY;
 8001072:	2320      	movs	r3, #32
 8001074:	7013      	strb	r3, [r2, #0]
      HAL_UART_RxCpltCallback(huart);
 8001076:	f7ff ff84 	bl	8000f82 <HAL_UART_RxCpltCallback>
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);

    return HAL_BUSY;
  }
}
 800107a:	0020      	movs	r0, r4
 800107c:	bd70      	pop	{r4, r5, r6, pc}
      *huart->pRxBuffPtr++ = (uint8_t)(uhdata & (uint8_t)uhMask);
 800107e:	1c5c      	adds	r4, r3, #1
 8001080:	6544      	str	r4, [r0, #84]	; 0x54
 8001082:	7019      	strb	r1, [r3, #0]
 8001084:	e7e2      	b.n	800104c <UART_Receive_IT+0x30>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8001086:	2208      	movs	r2, #8
 8001088:	6999      	ldr	r1, [r3, #24]
    return HAL_BUSY;
 800108a:	2402      	movs	r4, #2
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800108c:	430a      	orrs	r2, r1
 800108e:	619a      	str	r2, [r3, #24]
    return HAL_BUSY;
 8001090:	e7f3      	b.n	800107a <UART_Receive_IT+0x5e>
 8001092:	46c0      	nop			; (mov r8, r8)
 8001094:	fffffedf 	.word	0xfffffedf

08001098 <HAL_UART_IRQHandler>:
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE));
 8001098:	210f      	movs	r1, #15
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800109a:	6802      	ldr	r2, [r0, #0]
{
 800109c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800109e:	69d3      	ldr	r3, [r2, #28]
{
 80010a0:	0004      	movs	r4, r0
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE));
 80010a2:	4019      	ands	r1, r3
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80010a4:	6810      	ldr	r0, [r2, #0]
  if (errorflags == RESET)
 80010a6:	d108      	bne.n	80010ba <HAL_UART_IRQHandler+0x22>
    if(((isrflags & USART_ISR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80010a8:	2520      	movs	r5, #32
 80010aa:	422b      	tst	r3, r5
 80010ac:	d005      	beq.n	80010ba <HAL_UART_IRQHandler+0x22>
 80010ae:	4228      	tst	r0, r5
 80010b0:	d003      	beq.n	80010ba <HAL_UART_IRQHandler+0x22>
      UART_Receive_IT(huart);
 80010b2:	0020      	movs	r0, r4
 80010b4:	f7ff ffb2 	bl	800101c <UART_Receive_IT>
}
 80010b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  cr3its = READ_REG(huart->Instance->CR3);
 80010ba:	6896      	ldr	r6, [r2, #8]
  if(   (errorflags != RESET)
 80010bc:	2900      	cmp	r1, #0
 80010be:	d061      	beq.n	8001184 <HAL_UART_IRQHandler+0xec>
     && (   ((cr3its & USART_CR3_EIE) != RESET)
 80010c0:	2101      	movs	r1, #1
 80010c2:	0035      	movs	r5, r6
 80010c4:	400d      	ands	r5, r1
 80010c6:	d103      	bne.n	80010d0 <HAL_UART_IRQHandler+0x38>
         || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)) )
 80010c8:	2790      	movs	r7, #144	; 0x90
 80010ca:	007f      	lsls	r7, r7, #1
 80010cc:	4238      	tst	r0, r7
 80010ce:	d059      	beq.n	8001184 <HAL_UART_IRQHandler+0xec>
    if(((isrflags & USART_ISR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80010d0:	420b      	tst	r3, r1
 80010d2:	d005      	beq.n	80010e0 <HAL_UART_IRQHandler+0x48>
 80010d4:	05c6      	lsls	r6, r0, #23
 80010d6:	d503      	bpl.n	80010e0 <HAL_UART_IRQHandler+0x48>
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_PEF);
 80010d8:	6211      	str	r1, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80010da:	6ee6      	ldr	r6, [r4, #108]	; 0x6c
 80010dc:	4331      	orrs	r1, r6
 80010de:	66e1      	str	r1, [r4, #108]	; 0x6c
    if(((isrflags & USART_ISR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80010e0:	2102      	movs	r1, #2
 80010e2:	420b      	tst	r3, r1
 80010e4:	d006      	beq.n	80010f4 <HAL_UART_IRQHandler+0x5c>
 80010e6:	2d00      	cmp	r5, #0
 80010e8:	d004      	beq.n	80010f4 <HAL_UART_IRQHandler+0x5c>
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_FEF);
 80010ea:	6211      	str	r1, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80010ec:	6ee6      	ldr	r6, [r4, #108]	; 0x6c
 80010ee:	1849      	adds	r1, r1, r1
 80010f0:	4331      	orrs	r1, r6
 80010f2:	66e1      	str	r1, [r4, #108]	; 0x6c
    if(((isrflags & USART_ISR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80010f4:	2104      	movs	r1, #4
 80010f6:	420b      	tst	r3, r1
 80010f8:	d006      	beq.n	8001108 <HAL_UART_IRQHandler+0x70>
 80010fa:	2d00      	cmp	r5, #0
 80010fc:	d004      	beq.n	8001108 <HAL_UART_IRQHandler+0x70>
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_NEF);
 80010fe:	6211      	str	r1, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8001100:	6ee6      	ldr	r6, [r4, #108]	; 0x6c
 8001102:	3902      	subs	r1, #2
 8001104:	4331      	orrs	r1, r6
 8001106:	66e1      	str	r1, [r4, #108]	; 0x6c
    if(((isrflags & USART_ISR_ORE) != RESET) &&
 8001108:	0719      	lsls	r1, r3, #28
 800110a:	d508      	bpl.n	800111e <HAL_UART_IRQHandler+0x86>
 800110c:	0681      	lsls	r1, r0, #26
 800110e:	d401      	bmi.n	8001114 <HAL_UART_IRQHandler+0x7c>
       (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8001110:	2d00      	cmp	r5, #0
 8001112:	d004      	beq.n	800111e <HAL_UART_IRQHandler+0x86>
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_OREF);
 8001114:	2108      	movs	r1, #8
 8001116:	6211      	str	r1, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8001118:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 800111a:	4311      	orrs	r1, r2
 800111c:	66e1      	str	r1, [r4, #108]	; 0x6c
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 800111e:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 8001120:	2a00      	cmp	r2, #0
 8001122:	d0c9      	beq.n	80010b8 <HAL_UART_IRQHandler+0x20>
      if(((isrflags & USART_ISR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001124:	2220      	movs	r2, #32
 8001126:	4213      	tst	r3, r2
 8001128:	d004      	beq.n	8001134 <HAL_UART_IRQHandler+0x9c>
 800112a:	4210      	tst	r0, r2
 800112c:	d002      	beq.n	8001134 <HAL_UART_IRQHandler+0x9c>
        UART_Receive_IT(huart);
 800112e:	0020      	movs	r0, r4
 8001130:	f7ff ff74 	bl	800101c <UART_Receive_IT>
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 8001134:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
        UART_EndRxTransfer(huart);
 8001136:	0020      	movs	r0, r4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 8001138:	071b      	lsls	r3, r3, #28
 800113a:	d404      	bmi.n	8001146 <HAL_UART_IRQHandler+0xae>
          (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)))
 800113c:	6823      	ldr	r3, [r4, #0]
 800113e:	689d      	ldr	r5, [r3, #8]
 8001140:	2340      	movs	r3, #64	; 0x40
 8001142:	401d      	ands	r5, r3
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 8001144:	d01a      	beq.n	800117c <HAL_UART_IRQHandler+0xe4>
        UART_EndRxTransfer(huart);
 8001146:	f7ff fedd 	bl	8000f04 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800114a:	2140      	movs	r1, #64	; 0x40
 800114c:	6823      	ldr	r3, [r4, #0]
 800114e:	689a      	ldr	r2, [r3, #8]
 8001150:	420a      	tst	r2, r1
 8001152:	d00f      	beq.n	8001174 <HAL_UART_IRQHandler+0xdc>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001154:	689a      	ldr	r2, [r3, #8]
          if(huart->hdmarx != NULL)
 8001156:	6e60      	ldr	r0, [r4, #100]	; 0x64
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001158:	438a      	bics	r2, r1
 800115a:	609a      	str	r2, [r3, #8]
          if(huart->hdmarx != NULL)
 800115c:	2800      	cmp	r0, #0
 800115e:	d009      	beq.n	8001174 <HAL_UART_IRQHandler+0xdc>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8001160:	4b1a      	ldr	r3, [pc, #104]	; (80011cc <HAL_UART_IRQHandler+0x134>)
 8001162:	6343      	str	r3, [r0, #52]	; 0x34
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8001164:	f7ff f8f4 	bl	8000350 <HAL_DMA_Abort_IT>
 8001168:	2800      	cmp	r0, #0
 800116a:	d0a5      	beq.n	80010b8 <HAL_UART_IRQHandler+0x20>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800116c:	6e60      	ldr	r0, [r4, #100]	; 0x64
 800116e:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8001170:	4798      	blx	r3
 8001172:	e7a1      	b.n	80010b8 <HAL_UART_IRQHandler+0x20>
            HAL_UART_ErrorCallback(huart);
 8001174:	0020      	movs	r0, r4
 8001176:	f7ff ff05 	bl	8000f84 <HAL_UART_ErrorCallback>
 800117a:	e79d      	b.n	80010b8 <HAL_UART_IRQHandler+0x20>
        HAL_UART_ErrorCallback(huart);
 800117c:	f7ff ff02 	bl	8000f84 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001180:	66e5      	str	r5, [r4, #108]	; 0x6c
 8001182:	e799      	b.n	80010b8 <HAL_UART_IRQHandler+0x20>
  if(((isrflags & USART_ISR_WUF) != RESET) && ((cr3its & USART_CR3_WUFIE) != RESET))
 8001184:	2180      	movs	r1, #128	; 0x80
 8001186:	0349      	lsls	r1, r1, #13
 8001188:	420b      	tst	r3, r1
 800118a:	d00b      	beq.n	80011a4 <HAL_UART_IRQHandler+0x10c>
 800118c:	0275      	lsls	r5, r6, #9
 800118e:	d509      	bpl.n	80011a4 <HAL_UART_IRQHandler+0x10c>
    __HAL_UART_CLEAR_IT(huart, UART_CLEAR_WUF);
 8001190:	6211      	str	r1, [r2, #32]
    huart->gState  = HAL_UART_STATE_READY;
 8001192:	0022      	movs	r2, r4
 8001194:	2320      	movs	r3, #32
 8001196:	3269      	adds	r2, #105	; 0x69
 8001198:	7013      	strb	r3, [r2, #0]
    HAL_UARTEx_WakeupCallback(huart);
 800119a:	0020      	movs	r0, r4
    huart->RxState = HAL_UART_STATE_READY;
 800119c:	7053      	strb	r3, [r2, #1]
    HAL_UARTEx_WakeupCallback(huart);
 800119e:	f000 f817 	bl	80011d0 <HAL_UARTEx_WakeupCallback>
    return;
 80011a2:	e789      	b.n	80010b8 <HAL_UART_IRQHandler+0x20>
  if(((isrflags & USART_ISR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80011a4:	2280      	movs	r2, #128	; 0x80
 80011a6:	4213      	tst	r3, r2
 80011a8:	d005      	beq.n	80011b6 <HAL_UART_IRQHandler+0x11e>
 80011aa:	4210      	tst	r0, r2
 80011ac:	d003      	beq.n	80011b6 <HAL_UART_IRQHandler+0x11e>
    UART_Transmit_IT(huart);
 80011ae:	0020      	movs	r0, r4
 80011b0:	f7ff fef4 	bl	8000f9c <UART_Transmit_IT>
    return;
 80011b4:	e780      	b.n	80010b8 <HAL_UART_IRQHandler+0x20>
  if(((isrflags & USART_ISR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80011b6:	2240      	movs	r2, #64	; 0x40
 80011b8:	4213      	tst	r3, r2
 80011ba:	d100      	bne.n	80011be <HAL_UART_IRQHandler+0x126>
 80011bc:	e77c      	b.n	80010b8 <HAL_UART_IRQHandler+0x20>
 80011be:	4210      	tst	r0, r2
 80011c0:	d100      	bne.n	80011c4 <HAL_UART_IRQHandler+0x12c>
 80011c2:	e779      	b.n	80010b8 <HAL_UART_IRQHandler+0x20>
    UART_EndTransmit_IT(huart);
 80011c4:	0020      	movs	r0, r4
 80011c6:	f7ff ff1b 	bl	8001000 <UART_EndTransmit_IT>
    return;
 80011ca:	e775      	b.n	80010b8 <HAL_UART_IRQHandler+0x20>
 80011cc:	08000f87 	.word	0x08000f87

080011d0 <HAL_UARTEx_WakeupCallback>:
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80011d0:	4770      	bx	lr

080011d2 <osSystickHandler>:
* @brief  Handles the tick increment
* @param  none.
* @retval none.
*/
void osSystickHandler(void)
{
 80011d2:	b510      	push	{r4, lr}

#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 80011d4:	f000 fd1a 	bl	8001c0c <xTaskGetSchedulerState>
 80011d8:	2801      	cmp	r0, #1
 80011da:	d001      	beq.n	80011e0 <osSystickHandler+0xe>
  {
#endif  /* INCLUDE_xTaskGetSchedulerState */  
    xPortSysTickHandler();
 80011dc:	f000 f8d2 	bl	8001384 <xPortSysTickHandler>
#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  }
#endif  /* INCLUDE_xTaskGetSchedulerState */  
}
 80011e0:	bd10      	pop	{r4, pc}

080011e2 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80011e2:	0003      	movs	r3, r0

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80011e4:	2201      	movs	r2, #1
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80011e6:	3308      	adds	r3, #8
 80011e8:	6043      	str	r3, [r0, #4]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80011ea:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80011ec:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80011ee:	2300      	movs	r3, #0
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80011f0:	4252      	negs	r2, r2
 80011f2:	6082      	str	r2, [r0, #8]
	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80011f4:	6003      	str	r3, [r0, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80011f6:	4770      	bx	lr

080011f8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 80011f8:	2300      	movs	r3, #0
 80011fa:	6103      	str	r3, [r0, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80011fc:	4770      	bx	lr

080011fe <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 80011fe:	6843      	ldr	r3, [r0, #4]

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8001200:	689a      	ldr	r2, [r3, #8]
	pxNewListItem->pxNext = pxIndex;
 8001202:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8001204:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8001206:	689a      	ldr	r2, [r3, #8]
 8001208:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800120a:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 800120c:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pvContainer = ( void * ) pxList;
 800120e:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 8001210:	3301      	adds	r3, #1
 8001212:	6003      	str	r3, [r0, #0]
}
 8001214:	4770      	bx	lr

08001216 <vListInsert>:
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001216:	0003      	movs	r3, r0
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8001218:	680a      	ldr	r2, [r1, #0]
{
 800121a:	b530      	push	{r4, r5, lr}
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800121c:	3308      	adds	r3, #8
	if( xValueOfInsertion == portMAX_DELAY )
 800121e:	1c54      	adds	r4, r2, #1
 8001220:	d10b      	bne.n	800123a <vListInsert+0x24>
		pxIterator = pxList->xListEnd.pxPrevious;
 8001222:	6903      	ldr	r3, [r0, #16]
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8001224:	685a      	ldr	r2, [r3, #4]
 8001226:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8001228:	6091      	str	r1, [r2, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800122a:	608b      	str	r3, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 800122c:	6059      	str	r1, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 800122e:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pvContainer = ( void * ) pxList;
 8001230:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 8001232:	3301      	adds	r3, #1
 8001234:	6003      	str	r3, [r0, #0]
}
 8001236:	bd30      	pop	{r4, r5, pc}
 8001238:	0023      	movs	r3, r4
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800123a:	685c      	ldr	r4, [r3, #4]
 800123c:	6825      	ldr	r5, [r4, #0]
 800123e:	42aa      	cmp	r2, r5
 8001240:	d2fa      	bcs.n	8001238 <vListInsert+0x22>
 8001242:	e7ef      	b.n	8001224 <vListInsert+0xe>

08001244 <uxListRemove>:
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8001244:	6841      	ldr	r1, [r0, #4]
 8001246:	6882      	ldr	r2, [r0, #8]
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8001248:	6903      	ldr	r3, [r0, #16]
	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800124a:	608a      	str	r2, [r1, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800124c:	6882      	ldr	r2, [r0, #8]
 800124e:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8001250:	6859      	ldr	r1, [r3, #4]
 8001252:	4288      	cmp	r0, r1
 8001254:	d100      	bne.n	8001258 <uxListRemove+0x14>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8001256:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8001258:	2200      	movs	r2, #0
 800125a:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
 800125c:	681a      	ldr	r2, [r3, #0]
 800125e:	1e50      	subs	r0, r2, #1
 8001260:	6018      	str	r0, [r3, #0]

	return pxList->uxNumberOfItems;
}
 8001262:	4770      	bx	lr

08001264 <prvTaskExitError>:
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8001264:	4b03      	ldr	r3, [pc, #12]	; (8001274 <prvTaskExitError+0x10>)
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	3301      	adds	r3, #1
 800126a:	d001      	beq.n	8001270 <prvTaskExitError+0xc>
 800126c:	b672      	cpsid	i
 800126e:	e7fe      	b.n	800126e <prvTaskExitError+0xa>
	portDISABLE_INTERRUPTS();
 8001270:	b672      	cpsid	i
 8001272:	e7fe      	b.n	8001272 <prvTaskExitError+0xe>
 8001274:	20000000 	.word	0x20000000
	...

08001280 <vPortStartFirstTask>:
void vPortStartFirstTask( void )
{
	/* The MSP stack is not reset as, unlike on M3/4 parts, there is no vector
	table offset register that can be used to locate the initial stack value.
	Not all M0 parts have the application vector table at address 0. */
	__asm volatile(
 8001280:	4a0b      	ldr	r2, [pc, #44]	; (80012b0 <pxCurrentTCBConst2>)
 8001282:	6813      	ldr	r3, [r2, #0]
 8001284:	6818      	ldr	r0, [r3, #0]
 8001286:	3020      	adds	r0, #32
 8001288:	f380 8809 	msr	PSP, r0
 800128c:	2002      	movs	r0, #2
 800128e:	f380 8814 	msr	CONTROL, r0
 8001292:	f3bf 8f6f 	isb	sy
 8001296:	bc3f      	pop	{r0, r1, r2, r3, r4, r5}
 8001298:	46ae      	mov	lr, r5
 800129a:	bc08      	pop	{r3}
 800129c:	bc04      	pop	{r2}
 800129e:	b662      	cpsie	i
 80012a0:	4718      	bx	r3
 80012a2:	46c0      	nop			; (mov r8, r8)
 80012a4:	46c0      	nop			; (mov r8, r8)
 80012a6:	46c0      	nop			; (mov r8, r8)
 80012a8:	46c0      	nop			; (mov r8, r8)
 80012aa:	46c0      	nop			; (mov r8, r8)
 80012ac:	46c0      	nop			; (mov r8, r8)
 80012ae:	46c0      	nop			; (mov r8, r8)

080012b0 <pxCurrentTCBConst2>:
 80012b0:	20000c3c 	.word	0x20000c3c

080012b4 <pxPortInitialiseStack>:
{
 80012b4:	b510      	push	{r4, lr}
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80012b6:	2480      	movs	r4, #128	; 0x80
 80012b8:	1f03      	subs	r3, r0, #4
 80012ba:	0464      	lsls	r4, r4, #17
 80012bc:	601c      	str	r4, [r3, #0]
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
 80012be:	3b04      	subs	r3, #4
 80012c0:	6019      	str	r1, [r3, #0]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80012c2:	4903      	ldr	r1, [pc, #12]	; (80012d0 <pxPortInitialiseStack+0x1c>)
 80012c4:	3b04      	subs	r3, #4
 80012c6:	6019      	str	r1, [r3, #0]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80012c8:	3b14      	subs	r3, #20
	pxTopOfStack -= 8; /* R11..R4. */
 80012ca:	3840      	subs	r0, #64	; 0x40
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80012cc:	601a      	str	r2, [r3, #0]
}
 80012ce:	bd10      	pop	{r4, pc}
 80012d0:	08001265 	.word	0x08001265

080012d4 <SVC_Handler>:
}
 80012d4:	4770      	bx	lr
	...

080012d8 <vPortYield>:
/*-----------------------------------------------------------*/

void vPortYield( void )
{
	/* Set a PendSV to request a context switch. */
	*( portNVIC_INT_CTRL ) = portNVIC_PENDSVSET;
 80012d8:	2280      	movs	r2, #128	; 0x80
 80012da:	4b04      	ldr	r3, [pc, #16]	; (80012ec <vPortYield+0x14>)
 80012dc:	0552      	lsls	r2, r2, #21
 80012de:	601a      	str	r2, [r3, #0]

	/* Barriers are normally not required but do ensure the code is completely
	within the specified behaviour for the architecture. */
	__asm volatile( "dsb" );
 80012e0:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 80012e4:	f3bf 8f6f 	isb	sy
}
 80012e8:	4770      	bx	lr
 80012ea:	46c0      	nop			; (mov r8, r8)
 80012ec:	e000ed04 	.word	0xe000ed04

080012f0 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
    portDISABLE_INTERRUPTS();
 80012f0:	b672      	cpsid	i
    uxCriticalNesting++;
 80012f2:	4a04      	ldr	r2, [pc, #16]	; (8001304 <vPortEnterCritical+0x14>)
 80012f4:	6813      	ldr	r3, [r2, #0]
 80012f6:	3301      	adds	r3, #1
 80012f8:	6013      	str	r3, [r2, #0]
	__asm volatile( "dsb" );
 80012fa:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 80012fe:	f3bf 8f6f 	isb	sy
}
 8001302:	4770      	bx	lr
 8001304:	20000000 	.word	0x20000000

08001308 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
	configASSERT( uxCriticalNesting );
 8001308:	4a05      	ldr	r2, [pc, #20]	; (8001320 <vPortExitCritical+0x18>)
 800130a:	6813      	ldr	r3, [r2, #0]
 800130c:	2b00      	cmp	r3, #0
 800130e:	d101      	bne.n	8001314 <vPortExitCritical+0xc>
 8001310:	b672      	cpsid	i
 8001312:	e7fe      	b.n	8001312 <vPortExitCritical+0xa>
    uxCriticalNesting--;
 8001314:	3b01      	subs	r3, #1
 8001316:	6013      	str	r3, [r2, #0]
    if( uxCriticalNesting == 0 )
 8001318:	2b00      	cmp	r3, #0
 800131a:	d100      	bne.n	800131e <vPortExitCritical+0x16>
    {
        portENABLE_INTERRUPTS();
 800131c:	b662      	cpsie	i
    }
}
 800131e:	4770      	bx	lr
 8001320:	20000000 	.word	0x20000000

08001324 <ulSetInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

uint32_t ulSetInterruptMaskFromISR( void )
{
	__asm volatile(
 8001324:	f3ef 8010 	mrs	r0, PRIMASK
 8001328:	b672      	cpsid	i
 800132a:	4770      	bx	lr
					" bx lr				  "
				  );

	/* To avoid compiler warnings.  This line will never be reached. */
	return 0;
}
 800132c:	2000      	movs	r0, #0

0800132e <vClearInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

void vClearInterruptMaskFromISR( uint32_t ulMask )
{
	__asm volatile(
 800132e:	f380 8810 	msr	PRIMASK, r0
 8001332:	4770      	bx	lr
	...

08001340 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8001340:	f3ef 8009 	mrs	r0, PSP
 8001344:	4b0e      	ldr	r3, [pc, #56]	; (8001380 <pxCurrentTCBConst>)
 8001346:	681a      	ldr	r2, [r3, #0]
 8001348:	3820      	subs	r0, #32
 800134a:	6010      	str	r0, [r2, #0]
 800134c:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 800134e:	4644      	mov	r4, r8
 8001350:	464d      	mov	r5, r9
 8001352:	4656      	mov	r6, sl
 8001354:	465f      	mov	r7, fp
 8001356:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 8001358:	b508      	push	{r3, lr}
 800135a:	b672      	cpsid	i
 800135c:	f000 fbe4 	bl	8001b28 <vTaskSwitchContext>
 8001360:	b662      	cpsie	i
 8001362:	bc0c      	pop	{r2, r3}
 8001364:	6811      	ldr	r1, [r2, #0]
 8001366:	6808      	ldr	r0, [r1, #0]
 8001368:	3010      	adds	r0, #16
 800136a:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 800136c:	46a0      	mov	r8, r4
 800136e:	46a9      	mov	r9, r5
 8001370:	46b2      	mov	sl, r6
 8001372:	46bb      	mov	fp, r7
 8001374:	f380 8809 	msr	PSP, r0
 8001378:	3820      	subs	r0, #32
 800137a:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 800137c:	4718      	bx	r3
 800137e:	46c0      	nop			; (mov r8, r8)

08001380 <pxCurrentTCBConst>:
 8001380:	20000c3c 	.word	0x20000c3c

08001384 <xPortSysTickHandler>:
	);
}
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8001384:	b510      	push	{r4, lr}
uint32_t ulPreviousMask;

	ulPreviousMask = portSET_INTERRUPT_MASK_FROM_ISR();
 8001386:	f7ff ffcd 	bl	8001324 <ulSetInterruptMaskFromISR>
 800138a:	0004      	movs	r4, r0
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800138c:	f000 fa98 	bl	80018c0 <xTaskIncrementTick>
 8001390:	2800      	cmp	r0, #0
 8001392:	d003      	beq.n	800139c <xPortSysTickHandler+0x18>
		{
			/* Pend a context switch. */
			*(portNVIC_INT_CTRL) = portNVIC_PENDSVSET;
 8001394:	2280      	movs	r2, #128	; 0x80
 8001396:	4b03      	ldr	r3, [pc, #12]	; (80013a4 <xPortSysTickHandler+0x20>)
 8001398:	0552      	lsls	r2, r2, #21
 800139a:	601a      	str	r2, [r3, #0]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
 800139c:	0020      	movs	r0, r4
 800139e:	f7ff ffc6 	bl	800132e <vClearInterruptMaskFromISR>
}
 80013a2:	bd10      	pop	{r4, pc}
 80013a4:	e000ed04 	.word	0xe000ed04

080013a8 <vPortSetupTimerInterrupt>:
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */
	/* Configure SysTick to interrupt at the requested rate. */

	portNVIC_SYSTICK_LOAD = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80013a8:	21fa      	movs	r1, #250	; 0xfa
 80013aa:	4b06      	ldr	r3, [pc, #24]	; (80013c4 <vPortSetupTimerInterrupt+0x1c>)
{
 80013ac:	b510      	push	{r4, lr}
	portNVIC_SYSTICK_LOAD = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80013ae:	6818      	ldr	r0, [r3, #0]
 80013b0:	0089      	lsls	r1, r1, #2
 80013b2:	f7fe fea9 	bl	8000108 <__udivsi3>
	portNVIC_SYSTICK_CTRL = portNVIC_SYSTICK_CLK | portNVIC_SYSTICK_INT | portNVIC_SYSTICK_ENABLE;
 80013b6:	2207      	movs	r2, #7
	portNVIC_SYSTICK_LOAD = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80013b8:	4b03      	ldr	r3, [pc, #12]	; (80013c8 <vPortSetupTimerInterrupt+0x20>)
 80013ba:	3801      	subs	r0, #1
 80013bc:	6018      	str	r0, [r3, #0]
	portNVIC_SYSTICK_CTRL = portNVIC_SYSTICK_CLK | portNVIC_SYSTICK_INT | portNVIC_SYSTICK_ENABLE;
 80013be:	4b03      	ldr	r3, [pc, #12]	; (80013cc <vPortSetupTimerInterrupt+0x24>)
 80013c0:	601a      	str	r2, [r3, #0]
}
 80013c2:	bd10      	pop	{r4, pc}
 80013c4:	20000004 	.word	0x20000004
 80013c8:	e000e014 	.word	0xe000e014
 80013cc:	e000e010 	.word	0xe000e010

080013d0 <xPortStartScheduler>:
	*(portNVIC_SYSPRI2) |= portNVIC_PENDSV_PRI;
 80013d0:	22ff      	movs	r2, #255	; 0xff
 80013d2:	4b0a      	ldr	r3, [pc, #40]	; (80013fc <xPortStartScheduler+0x2c>)
 80013d4:	0412      	lsls	r2, r2, #16
 80013d6:	6819      	ldr	r1, [r3, #0]
{
 80013d8:	b510      	push	{r4, lr}
	*(portNVIC_SYSPRI2) |= portNVIC_PENDSV_PRI;
 80013da:	430a      	orrs	r2, r1
 80013dc:	601a      	str	r2, [r3, #0]
	*(portNVIC_SYSPRI2) |= portNVIC_SYSTICK_PRI;
 80013de:	22ff      	movs	r2, #255	; 0xff
 80013e0:	6819      	ldr	r1, [r3, #0]
 80013e2:	0612      	lsls	r2, r2, #24
 80013e4:	430a      	orrs	r2, r1
 80013e6:	601a      	str	r2, [r3, #0]
	vPortSetupTimerInterrupt();
 80013e8:	f7ff ffde 	bl	80013a8 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
 80013ec:	2200      	movs	r2, #0
 80013ee:	4b04      	ldr	r3, [pc, #16]	; (8001400 <xPortStartScheduler+0x30>)
 80013f0:	601a      	str	r2, [r3, #0]
	vPortStartFirstTask();
 80013f2:	f7ff ff45 	bl	8001280 <vPortStartFirstTask>
	prvTaskExitError();
 80013f6:	f7ff ff35 	bl	8001264 <prvTaskExitError>
 80013fa:	46c0      	nop			; (mov r8, r8)
 80013fc:	e000ed20 	.word	0xe000ed20
 8001400:	20000000 	.word	0x20000000

08001404 <prvInsertBlockIntoFreeList>:
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8001404:	b510      	push	{r4, lr}
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8001406:	4b0f      	ldr	r3, [pc, #60]	; (8001444 <prvInsertBlockIntoFreeList+0x40>)
 8001408:	681a      	ldr	r2, [r3, #0]
 800140a:	4282      	cmp	r2, r0
 800140c:	d318      	bcc.n	8001440 <prvInsertBlockIntoFreeList+0x3c>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800140e:	685c      	ldr	r4, [r3, #4]
 8001410:	1919      	adds	r1, r3, r4
 8001412:	4288      	cmp	r0, r1
 8001414:	d103      	bne.n	800141e <prvInsertBlockIntoFreeList+0x1a>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8001416:	6841      	ldr	r1, [r0, #4]
 8001418:	0018      	movs	r0, r3
 800141a:	1909      	adds	r1, r1, r4
 800141c:	6059      	str	r1, [r3, #4]
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800141e:	6841      	ldr	r1, [r0, #4]
 8001420:	1844      	adds	r4, r0, r1
 8001422:	42a2      	cmp	r2, r4
 8001424:	d107      	bne.n	8001436 <prvInsertBlockIntoFreeList+0x32>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8001426:	4c08      	ldr	r4, [pc, #32]	; (8001448 <prvInsertBlockIntoFreeList+0x44>)
 8001428:	6824      	ldr	r4, [r4, #0]
 800142a:	42a2      	cmp	r2, r4
 800142c:	d003      	beq.n	8001436 <prvInsertBlockIntoFreeList+0x32>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800142e:	6854      	ldr	r4, [r2, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8001430:	6812      	ldr	r2, [r2, #0]
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8001432:	1861      	adds	r1, r4, r1
 8001434:	6041      	str	r1, [r0, #4]
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8001436:	6002      	str	r2, [r0, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8001438:	4298      	cmp	r0, r3
 800143a:	d000      	beq.n	800143e <prvInsertBlockIntoFreeList+0x3a>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800143c:	6018      	str	r0, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800143e:	bd10      	pop	{r4, pc}
 8001440:	0013      	movs	r3, r2
 8001442:	e7e1      	b.n	8001408 <prvInsertBlockIntoFreeList+0x4>
 8001444:	20000c34 	.word	0x20000c34
 8001448:	20000024 	.word	0x20000024

0800144c <pvPortMalloc>:
{
 800144c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800144e:	0004      	movs	r4, r0
	vTaskSuspendAll();
 8001450:	f000 fa2e 	bl	80018b0 <vTaskSuspendAll>
		if( pxEnd == NULL )
 8001454:	4a38      	ldr	r2, [pc, #224]	; (8001538 <pvPortMalloc+0xec>)
 8001456:	4839      	ldr	r0, [pc, #228]	; (800153c <pvPortMalloc+0xf0>)
 8001458:	6813      	ldr	r3, [r2, #0]
 800145a:	2b00      	cmp	r3, #0
 800145c:	d11e      	bne.n	800149c <pvPortMalloc+0x50>
	uxAddress = ( size_t ) ucHeap;
 800145e:	4938      	ldr	r1, [pc, #224]	; (8001540 <pvPortMalloc+0xf4>)
	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8001460:	3307      	adds	r3, #7
 8001462:	4219      	tst	r1, r3
 8001464:	d036      	beq.n	80014d4 <pvPortMalloc+0x88>
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8001466:	18cd      	adds	r5, r1, r3
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8001468:	439d      	bics	r5, r3
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800146a:	23c0      	movs	r3, #192	; 0xc0
 800146c:	011b      	lsls	r3, r3, #4
 800146e:	18c9      	adds	r1, r1, r3
 8001470:	1b4b      	subs	r3, r1, r5
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8001472:	0029      	movs	r1, r5
	xStart.xBlockSize = ( size_t ) 0;
 8001474:	2500      	movs	r5, #0
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8001476:	4e33      	ldr	r6, [pc, #204]	; (8001544 <pvPortMalloc+0xf8>)
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8001478:	18cb      	adds	r3, r1, r3
	xStart.xBlockSize = ( size_t ) 0;
 800147a:	6075      	str	r5, [r6, #4]
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800147c:	6031      	str	r1, [r6, #0]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800147e:	2607      	movs	r6, #7
	uxAddress -= xHeapStructSize;
 8001480:	3b08      	subs	r3, #8
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8001482:	43b3      	bics	r3, r6
	pxEnd->pxNextFreeBlock = NULL;
 8001484:	601d      	str	r5, [r3, #0]
	pxEnd->xBlockSize = 0;
 8001486:	605d      	str	r5, [r3, #4]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8001488:	1a5d      	subs	r5, r3, r1
	pxEnd = ( void * ) uxAddress;
 800148a:	6013      	str	r3, [r2, #0]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800148c:	c128      	stmia	r1!, {r3, r5}
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800148e:	4b2e      	ldr	r3, [pc, #184]	; (8001548 <pvPortMalloc+0xfc>)
 8001490:	601d      	str	r5, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8001492:	4b2e      	ldr	r3, [pc, #184]	; (800154c <pvPortMalloc+0x100>)
 8001494:	601d      	str	r5, [r3, #0]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8001496:	2380      	movs	r3, #128	; 0x80
 8001498:	061b      	lsls	r3, r3, #24
 800149a:	6003      	str	r3, [r0, #0]
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800149c:	6806      	ldr	r6, [r0, #0]
 800149e:	4234      	tst	r4, r6
 80014a0:	d116      	bne.n	80014d0 <pvPortMalloc+0x84>
			if( xWantedSize > 0 )
 80014a2:	2c00      	cmp	r4, #0
 80014a4:	d014      	beq.n	80014d0 <pvPortMalloc+0x84>
				xWantedSize += xHeapStructSize;
 80014a6:	0023      	movs	r3, r4
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80014a8:	2107      	movs	r1, #7
				xWantedSize += xHeapStructSize;
 80014aa:	3308      	adds	r3, #8
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80014ac:	420b      	tst	r3, r1
 80014ae:	d001      	beq.n	80014b4 <pvPortMalloc+0x68>
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80014b0:	438b      	bics	r3, r1
 80014b2:	3308      	adds	r3, #8
			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d00b      	beq.n	80014d0 <pvPortMalloc+0x84>
 80014b8:	4924      	ldr	r1, [pc, #144]	; (800154c <pvPortMalloc+0x100>)
 80014ba:	680d      	ldr	r5, [r1, #0]
 80014bc:	42ab      	cmp	r3, r5
 80014be:	d807      	bhi.n	80014d0 <pvPortMalloc+0x84>
				pxBlock = xStart.pxNextFreeBlock;
 80014c0:	4920      	ldr	r1, [pc, #128]	; (8001544 <pvPortMalloc+0xf8>)
 80014c2:	680c      	ldr	r4, [r1, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80014c4:	6860      	ldr	r0, [r4, #4]
 80014c6:	4283      	cmp	r3, r0
 80014c8:	d807      	bhi.n	80014da <pvPortMalloc+0x8e>
				if( pxBlock != pxEnd )
 80014ca:	6812      	ldr	r2, [r2, #0]
 80014cc:	4294      	cmp	r4, r2
 80014ce:	d10b      	bne.n	80014e8 <pvPortMalloc+0x9c>
void *pvReturn = NULL;
 80014d0:	2500      	movs	r5, #0
 80014d2:	e028      	b.n	8001526 <pvPortMalloc+0xda>
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80014d4:	23c0      	movs	r3, #192	; 0xc0
 80014d6:	011b      	lsls	r3, r3, #4
 80014d8:	e7cc      	b.n	8001474 <pvPortMalloc+0x28>
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80014da:	6827      	ldr	r7, [r4, #0]
 80014dc:	46bc      	mov	ip, r7
 80014de:	2f00      	cmp	r7, #0
 80014e0:	d0f3      	beq.n	80014ca <pvPortMalloc+0x7e>
 80014e2:	0021      	movs	r1, r4
 80014e4:	4664      	mov	r4, ip
 80014e6:	e7ed      	b.n	80014c4 <pvPortMalloc+0x78>
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80014e8:	680a      	ldr	r2, [r1, #0]
 80014ea:	0017      	movs	r7, r2
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80014ec:	6822      	ldr	r2, [r4, #0]
 80014ee:	600a      	str	r2, [r1, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80014f0:	1ac2      	subs	r2, r0, r3
 80014f2:	2a10      	cmp	r2, #16
 80014f4:	d908      	bls.n	8001508 <pvPortMalloc+0xbc>
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80014f6:	18e0      	adds	r0, r4, r3
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80014f8:	0741      	lsls	r1, r0, #29
 80014fa:	d001      	beq.n	8001500 <pvPortMalloc+0xb4>
 80014fc:	b672      	cpsid	i
 80014fe:	e7fe      	b.n	80014fe <pvPortMalloc+0xb2>
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8001500:	6042      	str	r2, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
 8001502:	6063      	str	r3, [r4, #4]
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8001504:	f7ff ff7e 	bl	8001404 <prvInsertBlockIntoFreeList>
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8001508:	6863      	ldr	r3, [r4, #4]
 800150a:	4a10      	ldr	r2, [pc, #64]	; (800154c <pvPortMalloc+0x100>)
 800150c:	1aed      	subs	r5, r5, r3
 800150e:	6015      	str	r5, [r2, #0]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8001510:	4a0d      	ldr	r2, [pc, #52]	; (8001548 <pvPortMalloc+0xfc>)
 8001512:	6811      	ldr	r1, [r2, #0]
 8001514:	428d      	cmp	r5, r1
 8001516:	d200      	bcs.n	800151a <pvPortMalloc+0xce>
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8001518:	6015      	str	r5, [r2, #0]
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800151a:	431e      	orrs	r6, r3
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800151c:	003d      	movs	r5, r7
					pxBlock->pxNextFreeBlock = NULL;
 800151e:	2300      	movs	r3, #0
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8001520:	3508      	adds	r5, #8
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8001522:	6066      	str	r6, [r4, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8001524:	6023      	str	r3, [r4, #0]
	( void ) xTaskResumeAll();
 8001526:	f000 fa49 	bl	80019bc <xTaskResumeAll>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800152a:	076b      	lsls	r3, r5, #29
 800152c:	d001      	beq.n	8001532 <pvPortMalloc+0xe6>
 800152e:	b672      	cpsid	i
 8001530:	e7fe      	b.n	8001530 <pvPortMalloc+0xe4>
}
 8001532:	0028      	movs	r0, r5
 8001534:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001536:	46c0      	nop			; (mov r8, r8)
 8001538:	20000024 	.word	0x20000024
 800153c:	20000c28 	.word	0x20000c28
 8001540:	20000028 	.word	0x20000028
 8001544:	20000c34 	.word	0x20000c34
 8001548:	20000c30 	.word	0x20000c30
 800154c:	20000c2c 	.word	0x20000c2c

08001550 <vPortFree>:
{
 8001550:	b510      	push	{r4, lr}
	if( pv != NULL )
 8001552:	2800      	cmp	r0, #0
 8001554:	d01b      	beq.n	800158e <vPortFree+0x3e>
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8001556:	4a0e      	ldr	r2, [pc, #56]	; (8001590 <vPortFree+0x40>)
 8001558:	3808      	subs	r0, #8
 800155a:	6843      	ldr	r3, [r0, #4]
 800155c:	6812      	ldr	r2, [r2, #0]
 800155e:	0004      	movs	r4, r0
 8001560:	421a      	tst	r2, r3
 8001562:	d101      	bne.n	8001568 <vPortFree+0x18>
 8001564:	b672      	cpsid	i
 8001566:	e7fe      	b.n	8001566 <vPortFree+0x16>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8001568:	6801      	ldr	r1, [r0, #0]
 800156a:	2900      	cmp	r1, #0
 800156c:	d001      	beq.n	8001572 <vPortFree+0x22>
 800156e:	b672      	cpsid	i
 8001570:	e7fe      	b.n	8001570 <vPortFree+0x20>
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8001572:	4393      	bics	r3, r2
 8001574:	6043      	str	r3, [r0, #4]
				vTaskSuspendAll();
 8001576:	f000 f99b 	bl	80018b0 <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
 800157a:	4a06      	ldr	r2, [pc, #24]	; (8001594 <vPortFree+0x44>)
 800157c:	6863      	ldr	r3, [r4, #4]
 800157e:	6811      	ldr	r1, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8001580:	0020      	movs	r0, r4
					xFreeBytesRemaining += pxLink->xBlockSize;
 8001582:	185b      	adds	r3, r3, r1
 8001584:	6013      	str	r3, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8001586:	f7ff ff3d 	bl	8001404 <prvInsertBlockIntoFreeList>
				( void ) xTaskResumeAll();
 800158a:	f000 fa17 	bl	80019bc <xTaskResumeAll>
}
 800158e:	bd10      	pop	{r4, pc}
 8001590:	20000c28 	.word	0x20000c28
 8001594:	20000c2c 	.word	0x20000c2c

08001598 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8001598:	b570      	push	{r4, r5, r6, lr}
 800159a:	0004      	movs	r4, r0
 800159c:	000d      	movs	r5, r1
Queue_t * const pxQueue = ( Queue_t * ) xQueue;

	configASSERT( pxQueue );
 800159e:	2800      	cmp	r0, #0
 80015a0:	d101      	bne.n	80015a6 <xQueueGenericReset+0xe>
 80015a2:	b672      	cpsid	i
 80015a4:	e7fe      	b.n	80015a4 <xQueueGenericReset+0xc>

	taskENTER_CRITICAL();
 80015a6:	f7ff fea3 	bl	80012f0 <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 80015aa:	6c21      	ldr	r1, [r4, #64]	; 0x40
 80015ac:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80015ae:	6822      	ldr	r2, [r4, #0]
 80015b0:	434b      	muls	r3, r1
 80015b2:	18d0      	adds	r0, r2, r3
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
		pxQueue->pcWriteTo = pxQueue->pcHead;
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 80015b4:	1a5b      	subs	r3, r3, r1
 80015b6:	18d3      	adds	r3, r2, r3
 80015b8:	60e3      	str	r3, [r4, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80015ba:	0023      	movs	r3, r4
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 80015bc:	6060      	str	r0, [r4, #4]
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80015be:	60a2      	str	r2, [r4, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80015c0:	2000      	movs	r0, #0
		pxQueue->cRxLock = queueUNLOCKED;
 80015c2:	22ff      	movs	r2, #255	; 0xff
 80015c4:	3344      	adds	r3, #68	; 0x44
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80015c6:	63a0      	str	r0, [r4, #56]	; 0x38
		pxQueue->cRxLock = queueUNLOCKED;
 80015c8:	701a      	strb	r2, [r3, #0]
		pxQueue->cTxLock = queueUNLOCKED;
 80015ca:	705a      	strb	r2, [r3, #1]

		if( xNewQueue == pdFALSE )
 80015cc:	4285      	cmp	r5, r0
 80015ce:	d10e      	bne.n	80015ee <xQueueGenericReset+0x56>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80015d0:	6923      	ldr	r3, [r4, #16]
 80015d2:	4283      	cmp	r3, r0
 80015d4:	d007      	beq.n	80015e6 <xQueueGenericReset+0x4e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80015d6:	0020      	movs	r0, r4
 80015d8:	3010      	adds	r0, #16
 80015da:	f000 fadb 	bl	8001b94 <xTaskRemoveFromEventList>
 80015de:	2800      	cmp	r0, #0
 80015e0:	d001      	beq.n	80015e6 <xQueueGenericReset+0x4e>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80015e2:	f7ff fe79 	bl	80012d8 <vPortYield>
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
		}
	}
	taskEXIT_CRITICAL();
 80015e6:	f7ff fe8f 	bl	8001308 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
}
 80015ea:	2001      	movs	r0, #1
 80015ec:	bd70      	pop	{r4, r5, r6, pc}
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80015ee:	0020      	movs	r0, r4
 80015f0:	3010      	adds	r0, #16
 80015f2:	f7ff fdf6 	bl	80011e2 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80015f6:	0020      	movs	r0, r4
 80015f8:	3024      	adds	r0, #36	; 0x24
 80015fa:	f7ff fdf2 	bl	80011e2 <vListInitialise>
 80015fe:	e7f2      	b.n	80015e6 <xQueueGenericReset+0x4e>

08001600 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8001600:	b570      	push	{r4, r5, r6, lr}
 8001602:	0006      	movs	r6, r0
 8001604:	000d      	movs	r5, r1
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8001606:	2800      	cmp	r0, #0
 8001608:	d101      	bne.n	800160e <xQueueGenericCreate+0xe>
 800160a:	b672      	cpsid	i
 800160c:	e7fe      	b.n	800160c <xQueueGenericCreate+0xc>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800160e:	0008      	movs	r0, r1
 8001610:	4370      	muls	r0, r6
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 8001612:	3048      	adds	r0, #72	; 0x48
 8001614:	f7ff ff1a 	bl	800144c <pvPortMalloc>
 8001618:	1e04      	subs	r4, r0, #0

		if( pxNewQueue != NULL )
 800161a:	d008      	beq.n	800162e <xQueueGenericCreate+0x2e>
{
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800161c:	2d00      	cmp	r5, #0
 800161e:	d108      	bne.n	8001632 <xQueueGenericCreate+0x32>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8001620:	6020      	str	r0, [r4, #0]
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8001622:	63e6      	str	r6, [r4, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8001624:	6425      	str	r5, [r4, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8001626:	2101      	movs	r1, #1
 8001628:	0020      	movs	r0, r4
 800162a:	f7ff ffb5 	bl	8001598 <xQueueGenericReset>
	}
 800162e:	0020      	movs	r0, r4
 8001630:	bd70      	pop	{r4, r5, r6, pc}
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 8001632:	0003      	movs	r3, r0
 8001634:	3348      	adds	r3, #72	; 0x48
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8001636:	6003      	str	r3, [r0, #0]
 8001638:	e7f3      	b.n	8001622 <xQueueGenericCreate+0x22>
	...

0800163c <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800163c:	4a07      	ldr	r2, [pc, #28]	; (800165c <prvResetNextTaskUnblockTime+0x20>)
 800163e:	6813      	ldr	r3, [r2, #0]
 8001640:	6819      	ldr	r1, [r3, #0]
 8001642:	4b07      	ldr	r3, [pc, #28]	; (8001660 <prvResetNextTaskUnblockTime+0x24>)
 8001644:	2900      	cmp	r1, #0
 8001646:	d103      	bne.n	8001650 <prvResetNextTaskUnblockTime+0x14>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8001648:	2201      	movs	r2, #1
 800164a:	4252      	negs	r2, r2
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800164c:	601a      	str	r2, [r3, #0]
	}
}
 800164e:	4770      	bx	lr
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8001650:	6812      	ldr	r2, [r2, #0]
 8001652:	68d2      	ldr	r2, [r2, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8001654:	68d2      	ldr	r2, [r2, #12]
 8001656:	6852      	ldr	r2, [r2, #4]
 8001658:	e7f8      	b.n	800164c <prvResetNextTaskUnblockTime+0x10>
 800165a:	46c0      	nop			; (mov r8, r8)
 800165c:	20000c40 	.word	0x20000c40
 8001660:	20000d18 	.word	0x20000d18

08001664 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8001664:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001666:	0004      	movs	r4, r0
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8001668:	4b14      	ldr	r3, [pc, #80]	; (80016bc <prvAddCurrentTaskToDelayedList+0x58>)
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800166a:	4d15      	ldr	r5, [pc, #84]	; (80016c0 <prvAddCurrentTaskToDelayedList+0x5c>)
const TickType_t xConstTickCount = xTickCount;
 800166c:	681e      	ldr	r6, [r3, #0]
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800166e:	6828      	ldr	r0, [r5, #0]
{
 8001670:	000f      	movs	r7, r1
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8001672:	3004      	adds	r0, #4
 8001674:	f7ff fde6 	bl	8001244 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8001678:	1c63      	adds	r3, r4, #1
 800167a:	d107      	bne.n	800168c <prvAddCurrentTaskToDelayedList+0x28>
 800167c:	2f00      	cmp	r7, #0
 800167e:	d005      	beq.n	800168c <prvAddCurrentTaskToDelayedList+0x28>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8001680:	6829      	ldr	r1, [r5, #0]
 8001682:	4810      	ldr	r0, [pc, #64]	; (80016c4 <prvAddCurrentTaskToDelayedList+0x60>)
 8001684:	3104      	adds	r1, #4
 8001686:	f7ff fdba 	bl	80011fe <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800168a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800168c:	682b      	ldr	r3, [r5, #0]
			xTimeToWake = xConstTickCount + xTicksToWait;
 800168e:	1934      	adds	r4, r6, r4
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8001690:	605c      	str	r4, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8001692:	42a6      	cmp	r6, r4
 8001694:	d906      	bls.n	80016a4 <prvAddCurrentTaskToDelayedList+0x40>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8001696:	4b0c      	ldr	r3, [pc, #48]	; (80016c8 <prvAddCurrentTaskToDelayedList+0x64>)
 8001698:	6818      	ldr	r0, [r3, #0]
 800169a:	6829      	ldr	r1, [r5, #0]
 800169c:	3104      	adds	r1, #4
 800169e:	f7ff fdba 	bl	8001216 <vListInsert>
 80016a2:	e7f2      	b.n	800168a <prvAddCurrentTaskToDelayedList+0x26>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80016a4:	4b09      	ldr	r3, [pc, #36]	; (80016cc <prvAddCurrentTaskToDelayedList+0x68>)
 80016a6:	6818      	ldr	r0, [r3, #0]
 80016a8:	6829      	ldr	r1, [r5, #0]
 80016aa:	3104      	adds	r1, #4
 80016ac:	f7ff fdb3 	bl	8001216 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80016b0:	4b07      	ldr	r3, [pc, #28]	; (80016d0 <prvAddCurrentTaskToDelayedList+0x6c>)
 80016b2:	681a      	ldr	r2, [r3, #0]
 80016b4:	4294      	cmp	r4, r2
 80016b6:	d2e8      	bcs.n	800168a <prvAddCurrentTaskToDelayedList+0x26>
					xNextTaskUnblockTime = xTimeToWake;
 80016b8:	601c      	str	r4, [r3, #0]
}
 80016ba:	e7e6      	b.n	800168a <prvAddCurrentTaskToDelayedList+0x26>
 80016bc:	20000d60 	.word	0x20000d60
 80016c0:	20000c3c 	.word	0x20000c3c
 80016c4:	20000d38 	.word	0x20000d38
 80016c8:	20000c44 	.word	0x20000c44
 80016cc:	20000c40 	.word	0x20000c40
 80016d0:	20000d18 	.word	0x20000d18

080016d4 <xTaskCreate>:
	{
 80016d4:	b5f0      	push	{r4, r5, r6, r7, lr}
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80016d6:	0095      	lsls	r5, r2, #2
	{
 80016d8:	b085      	sub	sp, #20
 80016da:	9002      	str	r0, [sp, #8]
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80016dc:	0028      	movs	r0, r5
	{
 80016de:	000f      	movs	r7, r1
 80016e0:	9303      	str	r3, [sp, #12]
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80016e2:	f7ff feb3 	bl	800144c <pvPortMalloc>
 80016e6:	1e06      	subs	r6, r0, #0
			if( pxStack != NULL )
 80016e8:	d100      	bne.n	80016ec <xTaskCreate+0x18>
 80016ea:	e08e      	b.n	800180a <xTaskCreate+0x136>
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 80016ec:	2054      	movs	r0, #84	; 0x54
 80016ee:	f7ff fead 	bl	800144c <pvPortMalloc>
 80016f2:	1e04      	subs	r4, r0, #0
				if( pxNewTCB != NULL )
 80016f4:	d100      	bne.n	80016f8 <xTaskCreate+0x24>
 80016f6:	e085      	b.n	8001804 <xTaskCreate+0x130>
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 80016f8:	2307      	movs	r3, #7
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 80016fa:	3d04      	subs	r5, #4
					pxNewTCB->pxStack = pxStack;
 80016fc:	6306      	str	r6, [r0, #48]	; 0x30
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 80016fe:	1976      	adds	r6, r6, r5
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8001700:	439e      	bics	r6, r3
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8001702:	2300      	movs	r3, #0
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8001704:	9600      	str	r6, [sp, #0]
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8001706:	001a      	movs	r2, r3
 8001708:	5cf9      	ldrb	r1, [r7, r3]
 800170a:	3234      	adds	r2, #52	; 0x34
 800170c:	54a1      	strb	r1, [r4, r2]
		if( pcName[ x ] == 0x00 )
 800170e:	5cfa      	ldrb	r2, [r7, r3]
 8001710:	2a00      	cmp	r2, #0
 8001712:	d002      	beq.n	800171a <xTaskCreate+0x46>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8001714:	3301      	adds	r3, #1
 8001716:	2b10      	cmp	r3, #16
 8001718:	d1f5      	bne.n	8001706 <xTaskCreate+0x32>
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800171a:	0023      	movs	r3, r4
 800171c:	2500      	movs	r5, #0
 800171e:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8001720:	3343      	adds	r3, #67	; 0x43
 8001722:	701d      	strb	r5, [r3, #0]
 8001724:	2e06      	cmp	r6, #6
 8001726:	d900      	bls.n	800172a <xTaskCreate+0x56>
 8001728:	2606      	movs	r6, #6
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800172a:	1d23      	adds	r3, r4, #4
 800172c:	0018      	movs	r0, r3
	pxNewTCB->uxPriority = uxPriority;
 800172e:	62e6      	str	r6, [r4, #44]	; 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
 8001730:	6466      	str	r6, [r4, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8001732:	64a5      	str	r5, [r4, #72]	; 0x48
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8001734:	9301      	str	r3, [sp, #4]
 8001736:	f7ff fd5f 	bl	80011f8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800173a:	0020      	movs	r0, r4
 800173c:	3018      	adds	r0, #24
 800173e:	f7ff fd5b 	bl	80011f8 <vListInitialiseItem>
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001742:	2307      	movs	r3, #7
 8001744:	1b9e      	subs	r6, r3, r6
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8001746:	0023      	movs	r3, r4
 8001748:	3350      	adds	r3, #80	; 0x50
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800174a:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800174c:	61a6      	str	r6, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800174e:	6264      	str	r4, [r4, #36]	; 0x24
		pxNewTCB->ulNotifiedValue = 0;
 8001750:	64e5      	str	r5, [r4, #76]	; 0x4c
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8001752:	9a03      	ldr	r2, [sp, #12]
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8001754:	701d      	strb	r5, [r3, #0]
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8001756:	9902      	ldr	r1, [sp, #8]
 8001758:	9800      	ldr	r0, [sp, #0]
 800175a:	f7ff fdab 	bl	80012b4 <pxPortInitialiseStack>
	if( ( void * ) pxCreatedTask != NULL )
 800175e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8001760:	6020      	str	r0, [r4, #0]
	if( ( void * ) pxCreatedTask != NULL )
 8001762:	2b00      	cmp	r3, #0
 8001764:	d000      	beq.n	8001768 <xTaskCreate+0x94>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8001766:	601c      	str	r4, [r3, #0]
	taskENTER_CRITICAL();
 8001768:	f7ff fdc2 	bl	80012f0 <vPortEnterCritical>
		uxCurrentNumberOfTasks++;
 800176c:	4b2e      	ldr	r3, [pc, #184]	; (8001828 <xTaskCreate+0x154>)
		if( pxCurrentTCB == NULL )
 800176e:	4d2f      	ldr	r5, [pc, #188]	; (800182c <xTaskCreate+0x158>)
		uxCurrentNumberOfTasks++;
 8001770:	681a      	ldr	r2, [r3, #0]
 8001772:	3201      	adds	r2, #1
 8001774:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 8001776:	682a      	ldr	r2, [r5, #0]
 8001778:	2a00      	cmp	r2, #0
 800177a:	d149      	bne.n	8001810 <xTaskCreate+0x13c>
			pxCurrentTCB = pxNewTCB;
 800177c:	602c      	str	r4, [r5, #0]
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	2b01      	cmp	r3, #1
 8001782:	d11d      	bne.n	80017c0 <xTaskCreate+0xec>
 8001784:	4e2a      	ldr	r6, [pc, #168]	; (8001830 <xTaskCreate+0x15c>)
 8001786:	0037      	movs	r7, r6
 8001788:	378c      	adds	r7, #140	; 0x8c
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800178a:	0030      	movs	r0, r6
 800178c:	3614      	adds	r6, #20
 800178e:	f7ff fd28 	bl	80011e2 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8001792:	42b7      	cmp	r7, r6
 8001794:	d1f9      	bne.n	800178a <xTaskCreate+0xb6>
	vListInitialise( &xDelayedTaskList1 );
 8001796:	4e27      	ldr	r6, [pc, #156]	; (8001834 <xTaskCreate+0x160>)
 8001798:	0030      	movs	r0, r6
 800179a:	f7ff fd22 	bl	80011e2 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800179e:	4f26      	ldr	r7, [pc, #152]	; (8001838 <xTaskCreate+0x164>)
 80017a0:	0038      	movs	r0, r7
 80017a2:	f7ff fd1e 	bl	80011e2 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80017a6:	4825      	ldr	r0, [pc, #148]	; (800183c <xTaskCreate+0x168>)
 80017a8:	f7ff fd1b 	bl	80011e2 <vListInitialise>
		vListInitialise( &xTasksWaitingTermination );
 80017ac:	4824      	ldr	r0, [pc, #144]	; (8001840 <xTaskCreate+0x16c>)
 80017ae:	f7ff fd18 	bl	80011e2 <vListInitialise>
		vListInitialise( &xSuspendedTaskList );
 80017b2:	4824      	ldr	r0, [pc, #144]	; (8001844 <xTaskCreate+0x170>)
 80017b4:	f7ff fd15 	bl	80011e2 <vListInitialise>
	pxDelayedTaskList = &xDelayedTaskList1;
 80017b8:	4b23      	ldr	r3, [pc, #140]	; (8001848 <xTaskCreate+0x174>)
 80017ba:	601e      	str	r6, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80017bc:	4b23      	ldr	r3, [pc, #140]	; (800184c <xTaskCreate+0x178>)
 80017be:	601f      	str	r7, [r3, #0]
		uxTaskNumber++;
 80017c0:	4a23      	ldr	r2, [pc, #140]	; (8001850 <xTaskCreate+0x17c>)
 80017c2:	6813      	ldr	r3, [r2, #0]
 80017c4:	3301      	adds	r3, #1
 80017c6:	6013      	str	r3, [r2, #0]
		prvAddTaskToReadyList( pxNewTCB );
 80017c8:	4a22      	ldr	r2, [pc, #136]	; (8001854 <xTaskCreate+0x180>)
 80017ca:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80017cc:	6811      	ldr	r1, [r2, #0]
 80017ce:	428b      	cmp	r3, r1
 80017d0:	d900      	bls.n	80017d4 <xTaskCreate+0x100>
 80017d2:	6013      	str	r3, [r2, #0]
 80017d4:	2014      	movs	r0, #20
 80017d6:	4358      	muls	r0, r3
 80017d8:	4b15      	ldr	r3, [pc, #84]	; (8001830 <xTaskCreate+0x15c>)
 80017da:	9901      	ldr	r1, [sp, #4]
 80017dc:	1818      	adds	r0, r3, r0
 80017de:	f7ff fd0e 	bl	80011fe <vListInsertEnd>
	taskEXIT_CRITICAL();
 80017e2:	f7ff fd91 	bl	8001308 <vPortExitCritical>
	if( xSchedulerRunning != pdFALSE )
 80017e6:	4b1c      	ldr	r3, [pc, #112]	; (8001858 <xTaskCreate+0x184>)
			xReturn = pdPASS;
 80017e8:	2601      	movs	r6, #1
	if( xSchedulerRunning != pdFALSE )
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d006      	beq.n	80017fe <xTaskCreate+0x12a>
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80017f0:	682b      	ldr	r3, [r5, #0]
 80017f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80017f4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80017f6:	429a      	cmp	r2, r3
 80017f8:	d201      	bcs.n	80017fe <xTaskCreate+0x12a>
			taskYIELD_IF_USING_PREEMPTION();
 80017fa:	f7ff fd6d 	bl	80012d8 <vPortYield>
	}
 80017fe:	0030      	movs	r0, r6
 8001800:	b005      	add	sp, #20
 8001802:	bdf0      	pop	{r4, r5, r6, r7, pc}
					vPortFree( pxStack );
 8001804:	0030      	movs	r0, r6
 8001806:	f7ff fea3 	bl	8001550 <vPortFree>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800180a:	2601      	movs	r6, #1
 800180c:	4276      	negs	r6, r6
 800180e:	e7f6      	b.n	80017fe <xTaskCreate+0x12a>
			if( xSchedulerRunning == pdFALSE )
 8001810:	4b11      	ldr	r3, [pc, #68]	; (8001858 <xTaskCreate+0x184>)
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	2b00      	cmp	r3, #0
 8001816:	d1d3      	bne.n	80017c0 <xTaskCreate+0xec>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8001818:	682b      	ldr	r3, [r5, #0]
 800181a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800181c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800181e:	4293      	cmp	r3, r2
 8001820:	d8ce      	bhi.n	80017c0 <xTaskCreate+0xec>
					pxCurrentTCB = pxNewTCB;
 8001822:	602c      	str	r4, [r5, #0]
 8001824:	e7cc      	b.n	80017c0 <xTaskCreate+0xec>
 8001826:	46c0      	nop			; (mov r8, r8)
 8001828:	20000cd4 	.word	0x20000cd4
 800182c:	20000c3c 	.word	0x20000c3c
 8001830:	20000c48 	.word	0x20000c48
 8001834:	20000cec 	.word	0x20000cec
 8001838:	20000d00 	.word	0x20000d00
 800183c:	20000d20 	.word	0x20000d20
 8001840:	20000d4c 	.word	0x20000d4c
 8001844:	20000d38 	.word	0x20000d38
 8001848:	20000c40 	.word	0x20000c40
 800184c:	20000c44 	.word	0x20000c44
 8001850:	20000ce4 	.word	0x20000ce4
 8001854:	20000ce8 	.word	0x20000ce8
 8001858:	20000d34 	.word	0x20000d34

0800185c <vTaskStartScheduler>:
{
 800185c:	b513      	push	{r0, r1, r4, lr}
		xReturn = xTaskCreate(	prvIdleTask,
 800185e:	2400      	movs	r4, #0
 8001860:	4b0d      	ldr	r3, [pc, #52]	; (8001898 <vTaskStartScheduler+0x3c>)
 8001862:	9400      	str	r4, [sp, #0]
 8001864:	9301      	str	r3, [sp, #4]
 8001866:	2280      	movs	r2, #128	; 0x80
 8001868:	0023      	movs	r3, r4
 800186a:	490c      	ldr	r1, [pc, #48]	; (800189c <vTaskStartScheduler+0x40>)
 800186c:	480c      	ldr	r0, [pc, #48]	; (80018a0 <vTaskStartScheduler+0x44>)
 800186e:	f7ff ff31 	bl	80016d4 <xTaskCreate>
	if( xReturn == pdPASS )
 8001872:	2801      	cmp	r0, #1
 8001874:	d10b      	bne.n	800188e <vTaskStartScheduler+0x32>
		portDISABLE_INTERRUPTS();
 8001876:	b672      	cpsid	i
		xNextTaskUnblockTime = portMAX_DELAY;
 8001878:	2201      	movs	r2, #1
 800187a:	4b0a      	ldr	r3, [pc, #40]	; (80018a4 <vTaskStartScheduler+0x48>)
 800187c:	4252      	negs	r2, r2
 800187e:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8001880:	4b09      	ldr	r3, [pc, #36]	; (80018a8 <vTaskStartScheduler+0x4c>)
 8001882:	6018      	str	r0, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8001884:	4b09      	ldr	r3, [pc, #36]	; (80018ac <vTaskStartScheduler+0x50>)
 8001886:	601c      	str	r4, [r3, #0]
		if( xPortStartScheduler() != pdFALSE )
 8001888:	f7ff fda2 	bl	80013d0 <xPortStartScheduler>
}
 800188c:	bd13      	pop	{r0, r1, r4, pc}
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800188e:	1c43      	adds	r3, r0, #1
 8001890:	d1fc      	bne.n	800188c <vTaskStartScheduler+0x30>
 8001892:	b672      	cpsid	i
 8001894:	e7fe      	b.n	8001894 <vTaskStartScheduler+0x38>
 8001896:	46c0      	nop			; (mov r8, r8)
 8001898:	20000d14 	.word	0x20000d14
 800189c:	0800210a 	.word	0x0800210a
 80018a0:	08001ac1 	.word	0x08001ac1
 80018a4:	20000d18 	.word	0x20000d18
 80018a8:	20000d34 	.word	0x20000d34
 80018ac:	20000d60 	.word	0x20000d60

080018b0 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
 80018b0:	4a02      	ldr	r2, [pc, #8]	; (80018bc <vTaskSuspendAll+0xc>)
 80018b2:	6813      	ldr	r3, [r2, #0]
 80018b4:	3301      	adds	r3, #1
 80018b6:	6013      	str	r3, [r2, #0]
}
 80018b8:	4770      	bx	lr
 80018ba:	46c0      	nop			; (mov r8, r8)
 80018bc:	20000ce0 	.word	0x20000ce0

080018c0 <xTaskIncrementTick>:
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80018c0:	4b33      	ldr	r3, [pc, #204]	; (8001990 <xTaskIncrementTick+0xd0>)
{
 80018c2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d135      	bne.n	8001936 <xTaskIncrementTick+0x76>
		const TickType_t xConstTickCount = xTickCount + 1;
 80018ca:	4b32      	ldr	r3, [pc, #200]	; (8001994 <xTaskIncrementTick+0xd4>)
 80018cc:	681c      	ldr	r4, [r3, #0]
 80018ce:	3401      	adds	r4, #1
		xTickCount = xConstTickCount;
 80018d0:	601c      	str	r4, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U )
 80018d2:	2c00      	cmp	r4, #0
 80018d4:	d111      	bne.n	80018fa <xTaskIncrementTick+0x3a>
			taskSWITCH_DELAYED_LISTS();
 80018d6:	4b30      	ldr	r3, [pc, #192]	; (8001998 <xTaskIncrementTick+0xd8>)
 80018d8:	681a      	ldr	r2, [r3, #0]
 80018da:	6812      	ldr	r2, [r2, #0]
 80018dc:	2a00      	cmp	r2, #0
 80018de:	d001      	beq.n	80018e4 <xTaskIncrementTick+0x24>
 80018e0:	b672      	cpsid	i
 80018e2:	e7fe      	b.n	80018e2 <xTaskIncrementTick+0x22>
 80018e4:	4a2d      	ldr	r2, [pc, #180]	; (800199c <xTaskIncrementTick+0xdc>)
 80018e6:	6819      	ldr	r1, [r3, #0]
 80018e8:	6810      	ldr	r0, [r2, #0]
 80018ea:	6018      	str	r0, [r3, #0]
 80018ec:	6011      	str	r1, [r2, #0]
 80018ee:	4a2c      	ldr	r2, [pc, #176]	; (80019a0 <xTaskIncrementTick+0xe0>)
 80018f0:	6813      	ldr	r3, [r2, #0]
 80018f2:	3301      	adds	r3, #1
 80018f4:	6013      	str	r3, [r2, #0]
 80018f6:	f7ff fea1 	bl	800163c <prvResetNextTaskUnblockTime>
		if( xConstTickCount >= xNextTaskUnblockTime )
 80018fa:	4f2a      	ldr	r7, [pc, #168]	; (80019a4 <xTaskIncrementTick+0xe4>)
BaseType_t xSwitchRequired = pdFALSE;
 80018fc:	2600      	movs	r6, #0
		if( xConstTickCount >= xNextTaskUnblockTime )
 80018fe:	683b      	ldr	r3, [r7, #0]
 8001900:	429c      	cmp	r4, r3
 8001902:	d307      	bcc.n	8001914 <xTaskIncrementTick+0x54>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8001904:	4b24      	ldr	r3, [pc, #144]	; (8001998 <xTaskIncrementTick+0xd8>)
 8001906:	681a      	ldr	r2, [r3, #0]
 8001908:	6812      	ldr	r2, [r2, #0]
 800190a:	2a00      	cmp	r2, #0
 800190c:	d119      	bne.n	8001942 <xTaskIncrementTick+0x82>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800190e:	2301      	movs	r3, #1
 8001910:	425b      	negs	r3, r3
 8001912:	603b      	str	r3, [r7, #0]
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8001914:	4b24      	ldr	r3, [pc, #144]	; (80019a8 <xTaskIncrementTick+0xe8>)
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800191a:	2314      	movs	r3, #20
 800191c:	4353      	muls	r3, r2
 800191e:	4a23      	ldr	r2, [pc, #140]	; (80019ac <xTaskIncrementTick+0xec>)
 8001920:	58d3      	ldr	r3, [r2, r3]
 8001922:	2b01      	cmp	r3, #1
 8001924:	d900      	bls.n	8001928 <xTaskIncrementTick+0x68>
				xSwitchRequired = pdTRUE;
 8001926:	2601      	movs	r6, #1
		if( xYieldPending != pdFALSE )
 8001928:	4b21      	ldr	r3, [pc, #132]	; (80019b0 <xTaskIncrementTick+0xf0>)
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	2b00      	cmp	r3, #0
 800192e:	d000      	beq.n	8001932 <xTaskIncrementTick+0x72>
			xSwitchRequired = pdTRUE;
 8001930:	2601      	movs	r6, #1
}
 8001932:	0030      	movs	r0, r6
 8001934:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
		++uxPendedTicks;
 8001936:	4a1f      	ldr	r2, [pc, #124]	; (80019b4 <xTaskIncrementTick+0xf4>)
BaseType_t xSwitchRequired = pdFALSE;
 8001938:	2600      	movs	r6, #0
		++uxPendedTicks;
 800193a:	6813      	ldr	r3, [r2, #0]
 800193c:	3301      	adds	r3, #1
 800193e:	6013      	str	r3, [r2, #0]
 8001940:	e7f2      	b.n	8001928 <xTaskIncrementTick+0x68>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	68db      	ldr	r3, [r3, #12]
 8001946:	68dd      	ldr	r5, [r3, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8001948:	686b      	ldr	r3, [r5, #4]
					if( xConstTickCount < xItemValue )
 800194a:	429c      	cmp	r4, r3
 800194c:	d3e1      	bcc.n	8001912 <xTaskIncrementTick+0x52>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800194e:	1d2b      	adds	r3, r5, #4
 8001950:	0018      	movs	r0, r3
 8001952:	9301      	str	r3, [sp, #4]
 8001954:	f7ff fc76 	bl	8001244 <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8001958:	6aab      	ldr	r3, [r5, #40]	; 0x28
 800195a:	2b00      	cmp	r3, #0
 800195c:	d003      	beq.n	8001966 <xTaskIncrementTick+0xa6>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800195e:	0028      	movs	r0, r5
 8001960:	3018      	adds	r0, #24
 8001962:	f7ff fc6f 	bl	8001244 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8001966:	4b14      	ldr	r3, [pc, #80]	; (80019b8 <xTaskIncrementTick+0xf8>)
 8001968:	6ae8      	ldr	r0, [r5, #44]	; 0x2c
 800196a:	681a      	ldr	r2, [r3, #0]
 800196c:	4290      	cmp	r0, r2
 800196e:	d900      	bls.n	8001972 <xTaskIncrementTick+0xb2>
 8001970:	6018      	str	r0, [r3, #0]
 8001972:	2314      	movs	r3, #20
 8001974:	4358      	muls	r0, r3
 8001976:	4b0d      	ldr	r3, [pc, #52]	; (80019ac <xTaskIncrementTick+0xec>)
 8001978:	1d29      	adds	r1, r5, #4
 800197a:	1818      	adds	r0, r3, r0
 800197c:	f7ff fc3f 	bl	80011fe <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8001980:	4b09      	ldr	r3, [pc, #36]	; (80019a8 <xTaskIncrementTick+0xe8>)
 8001982:	6aea      	ldr	r2, [r5, #44]	; 0x2c
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001988:	429a      	cmp	r2, r3
 800198a:	d3bb      	bcc.n	8001904 <xTaskIncrementTick+0x44>
							xSwitchRequired = pdTRUE;
 800198c:	2601      	movs	r6, #1
 800198e:	e7b9      	b.n	8001904 <xTaskIncrementTick+0x44>
 8001990:	20000ce0 	.word	0x20000ce0
 8001994:	20000d60 	.word	0x20000d60
 8001998:	20000c40 	.word	0x20000c40
 800199c:	20000c44 	.word	0x20000c44
 80019a0:	20000d1c 	.word	0x20000d1c
 80019a4:	20000d18 	.word	0x20000d18
 80019a8:	20000c3c 	.word	0x20000c3c
 80019ac:	20000c48 	.word	0x20000c48
 80019b0:	20000d64 	.word	0x20000d64
 80019b4:	20000cdc 	.word	0x20000cdc
 80019b8:	20000ce8 	.word	0x20000ce8

080019bc <xTaskResumeAll>:
{
 80019bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	configASSERT( uxSchedulerSuspended );
 80019be:	4c2b      	ldr	r4, [pc, #172]	; (8001a6c <xTaskResumeAll+0xb0>)
 80019c0:	6823      	ldr	r3, [r4, #0]
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d101      	bne.n	80019ca <xTaskResumeAll+0xe>
 80019c6:	b672      	cpsid	i
 80019c8:	e7fe      	b.n	80019c8 <xTaskResumeAll+0xc>
	taskENTER_CRITICAL();
 80019ca:	f7ff fc91 	bl	80012f0 <vPortEnterCritical>
		--uxSchedulerSuspended;
 80019ce:	6823      	ldr	r3, [r4, #0]
 80019d0:	3b01      	subs	r3, #1
 80019d2:	6023      	str	r3, [r4, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80019d4:	6824      	ldr	r4, [r4, #0]
 80019d6:	2c00      	cmp	r4, #0
 80019d8:	d004      	beq.n	80019e4 <xTaskResumeAll+0x28>
BaseType_t xAlreadyYielded = pdFALSE;
 80019da:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 80019dc:	f7ff fc94 	bl	8001308 <vPortExitCritical>
}
 80019e0:	0020      	movs	r0, r4
 80019e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80019e4:	4b22      	ldr	r3, [pc, #136]	; (8001a70 <xTaskResumeAll+0xb4>)
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d0f6      	beq.n	80019da <xTaskResumeAll+0x1e>
					prvAddTaskToReadyList( pxTCB );
 80019ec:	2614      	movs	r6, #20
						xYieldPending = pdTRUE;
 80019ee:	2701      	movs	r7, #1
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80019f0:	4b20      	ldr	r3, [pc, #128]	; (8001a74 <xTaskResumeAll+0xb8>)
 80019f2:	681a      	ldr	r2, [r3, #0]
 80019f4:	2a00      	cmp	r2, #0
 80019f6:	d11a      	bne.n	8001a2e <xTaskResumeAll+0x72>
				if( pxTCB != NULL )
 80019f8:	2c00      	cmp	r4, #0
 80019fa:	d001      	beq.n	8001a00 <xTaskResumeAll+0x44>
					prvResetNextTaskUnblockTime();
 80019fc:	f7ff fe1e 	bl	800163c <prvResetNextTaskUnblockTime>
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8001a00:	4d1d      	ldr	r5, [pc, #116]	; (8001a78 <xTaskResumeAll+0xbc>)
 8001a02:	682c      	ldr	r4, [r5, #0]
					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8001a04:	2c00      	cmp	r4, #0
 8001a06:	d00a      	beq.n	8001a1e <xTaskResumeAll+0x62>
								xYieldPending = pdTRUE;
 8001a08:	2601      	movs	r6, #1
							if( xTaskIncrementTick() != pdFALSE )
 8001a0a:	f7ff ff59 	bl	80018c0 <xTaskIncrementTick>
 8001a0e:	2800      	cmp	r0, #0
 8001a10:	d001      	beq.n	8001a16 <xTaskResumeAll+0x5a>
								xYieldPending = pdTRUE;
 8001a12:	4b1a      	ldr	r3, [pc, #104]	; (8001a7c <xTaskResumeAll+0xc0>)
 8001a14:	601e      	str	r6, [r3, #0]
							--uxPendedCounts;
 8001a16:	3c01      	subs	r4, #1
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8001a18:	2c00      	cmp	r4, #0
 8001a1a:	d1f6      	bne.n	8001a0a <xTaskResumeAll+0x4e>
						uxPendedTicks = 0;
 8001a1c:	602c      	str	r4, [r5, #0]
				if( xYieldPending != pdFALSE )
 8001a1e:	4b17      	ldr	r3, [pc, #92]	; (8001a7c <xTaskResumeAll+0xc0>)
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d0d9      	beq.n	80019da <xTaskResumeAll+0x1e>
					taskYIELD_IF_USING_PREEMPTION();
 8001a26:	f7ff fc57 	bl	80012d8 <vPortYield>
						xAlreadyYielded = pdTRUE;
 8001a2a:	2401      	movs	r4, #1
 8001a2c:	e7d6      	b.n	80019dc <xTaskResumeAll+0x20>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8001a2e:	68db      	ldr	r3, [r3, #12]
 8001a30:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8001a32:	0020      	movs	r0, r4
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8001a34:	1d25      	adds	r5, r4, #4
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8001a36:	3018      	adds	r0, #24
 8001a38:	f7ff fc04 	bl	8001244 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8001a3c:	0028      	movs	r0, r5
 8001a3e:	f7ff fc01 	bl	8001244 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8001a42:	4b0f      	ldr	r3, [pc, #60]	; (8001a80 <xTaskResumeAll+0xc4>)
 8001a44:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8001a46:	681a      	ldr	r2, [r3, #0]
 8001a48:	4290      	cmp	r0, r2
 8001a4a:	d900      	bls.n	8001a4e <xTaskResumeAll+0x92>
 8001a4c:	6018      	str	r0, [r3, #0]
 8001a4e:	4370      	muls	r0, r6
 8001a50:	4b0c      	ldr	r3, [pc, #48]	; (8001a84 <xTaskResumeAll+0xc8>)
 8001a52:	0029      	movs	r1, r5
 8001a54:	1818      	adds	r0, r3, r0
 8001a56:	f7ff fbd2 	bl	80011fe <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8001a5a:	4b0b      	ldr	r3, [pc, #44]	; (8001a88 <xTaskResumeAll+0xcc>)
 8001a5c:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a62:	429a      	cmp	r2, r3
 8001a64:	d3c4      	bcc.n	80019f0 <xTaskResumeAll+0x34>
						xYieldPending = pdTRUE;
 8001a66:	4b05      	ldr	r3, [pc, #20]	; (8001a7c <xTaskResumeAll+0xc0>)
 8001a68:	601f      	str	r7, [r3, #0]
 8001a6a:	e7c1      	b.n	80019f0 <xTaskResumeAll+0x34>
 8001a6c:	20000ce0 	.word	0x20000ce0
 8001a70:	20000cd4 	.word	0x20000cd4
 8001a74:	20000d20 	.word	0x20000d20
 8001a78:	20000cdc 	.word	0x20000cdc
 8001a7c:	20000d64 	.word	0x20000d64
 8001a80:	20000ce8 	.word	0x20000ce8
 8001a84:	20000c48 	.word	0x20000c48
 8001a88:	20000c3c 	.word	0x20000c3c

08001a8c <vTaskDelay>:
	{
 8001a8c:	b570      	push	{r4, r5, r6, lr}
 8001a8e:	1e04      	subs	r4, r0, #0
		if( xTicksToDelay > ( TickType_t ) 0U )
 8001a90:	d102      	bne.n	8001a98 <vTaskDelay+0xc>
			portYIELD_WITHIN_API();
 8001a92:	f7ff fc21 	bl	80012d8 <vPortYield>
	}
 8001a96:	bd70      	pop	{r4, r5, r6, pc}
			configASSERT( uxSchedulerSuspended == 0 );
 8001a98:	4b08      	ldr	r3, [pc, #32]	; (8001abc <vTaskDelay+0x30>)
 8001a9a:	681d      	ldr	r5, [r3, #0]
 8001a9c:	2d00      	cmp	r5, #0
 8001a9e:	d001      	beq.n	8001aa4 <vTaskDelay+0x18>
 8001aa0:	b672      	cpsid	i
 8001aa2:	e7fe      	b.n	8001aa2 <vTaskDelay+0x16>
			vTaskSuspendAll();
 8001aa4:	f7ff ff04 	bl	80018b0 <vTaskSuspendAll>
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8001aa8:	0029      	movs	r1, r5
 8001aaa:	0020      	movs	r0, r4
 8001aac:	f7ff fdda 	bl	8001664 <prvAddCurrentTaskToDelayedList>
			xAlreadyYielded = xTaskResumeAll();
 8001ab0:	f7ff ff84 	bl	80019bc <xTaskResumeAll>
		if( xAlreadyYielded == pdFALSE )
 8001ab4:	2800      	cmp	r0, #0
 8001ab6:	d1ee      	bne.n	8001a96 <vTaskDelay+0xa>
 8001ab8:	e7eb      	b.n	8001a92 <vTaskDelay+0x6>
 8001aba:	46c0      	nop			; (mov r8, r8)
 8001abc:	20000ce0 	.word	0x20000ce0

08001ac0 <prvIdleTask>:
{
 8001ac0:	b570      	push	{r4, r5, r6, lr}
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8001ac2:	4c15      	ldr	r4, [pc, #84]	; (8001b18 <prvIdleTask+0x58>)
 8001ac4:	6823      	ldr	r3, [r4, #0]
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d106      	bne.n	8001ad8 <prvIdleTask+0x18>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8001aca:	4b14      	ldr	r3, [pc, #80]	; (8001b1c <prvIdleTask+0x5c>)
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	2b01      	cmp	r3, #1
 8001ad0:	d9f7      	bls.n	8001ac2 <prvIdleTask+0x2>
				taskYIELD();
 8001ad2:	f7ff fc01 	bl	80012d8 <vPortYield>
 8001ad6:	e7f4      	b.n	8001ac2 <prvIdleTask+0x2>
			vTaskSuspendAll();
 8001ad8:	f7ff feea 	bl	80018b0 <vTaskSuspendAll>
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 8001adc:	4d10      	ldr	r5, [pc, #64]	; (8001b20 <prvIdleTask+0x60>)
 8001ade:	682e      	ldr	r6, [r5, #0]
			( void ) xTaskResumeAll();
 8001ae0:	f7ff ff6c 	bl	80019bc <xTaskResumeAll>
			if( xListIsEmpty == pdFALSE )
 8001ae4:	2e00      	cmp	r6, #0
 8001ae6:	d0ec      	beq.n	8001ac2 <prvIdleTask+0x2>
				taskENTER_CRITICAL();
 8001ae8:	f7ff fc02 	bl	80012f0 <vPortEnterCritical>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8001aec:	68eb      	ldr	r3, [r5, #12]
 8001aee:	68dd      	ldr	r5, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8001af0:	1d28      	adds	r0, r5, #4
 8001af2:	f7ff fba7 	bl	8001244 <uxListRemove>
					--uxCurrentNumberOfTasks;
 8001af6:	4a0b      	ldr	r2, [pc, #44]	; (8001b24 <prvIdleTask+0x64>)
 8001af8:	6813      	ldr	r3, [r2, #0]
 8001afa:	3b01      	subs	r3, #1
 8001afc:	6013      	str	r3, [r2, #0]
					--uxDeletedTasksWaitingCleanUp;
 8001afe:	6823      	ldr	r3, [r4, #0]
 8001b00:	3b01      	subs	r3, #1
 8001b02:	6023      	str	r3, [r4, #0]
				taskEXIT_CRITICAL();
 8001b04:	f7ff fc00 	bl	8001308 <vPortExitCritical>
			vPortFree( pxTCB->pxStack );
 8001b08:	6b28      	ldr	r0, [r5, #48]	; 0x30
 8001b0a:	f7ff fd21 	bl	8001550 <vPortFree>
			vPortFree( pxTCB );
 8001b0e:	0028      	movs	r0, r5
 8001b10:	f7ff fd1e 	bl	8001550 <vPortFree>
 8001b14:	e7d5      	b.n	8001ac2 <prvIdleTask+0x2>
 8001b16:	46c0      	nop			; (mov r8, r8)
 8001b18:	20000cd8 	.word	0x20000cd8
 8001b1c:	20000c48 	.word	0x20000c48
 8001b20:	20000d4c 	.word	0x20000d4c
 8001b24:	20000cd4 	.word	0x20000cd4

08001b28 <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8001b28:	4b15      	ldr	r3, [pc, #84]	; (8001b80 <vTaskSwitchContext+0x58>)
{
 8001b2a:	b530      	push	{r4, r5, lr}
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8001b2c:	681a      	ldr	r2, [r3, #0]
 8001b2e:	4b15      	ldr	r3, [pc, #84]	; (8001b84 <vTaskSwitchContext+0x5c>)
 8001b30:	2a00      	cmp	r2, #0
 8001b32:	d002      	beq.n	8001b3a <vTaskSwitchContext+0x12>
		xYieldPending = pdTRUE;
 8001b34:	2201      	movs	r2, #1
 8001b36:	601a      	str	r2, [r3, #0]
}
 8001b38:	bd30      	pop	{r4, r5, pc}
 8001b3a:	2414      	movs	r4, #20
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8001b3c:	4812      	ldr	r0, [pc, #72]	; (8001b88 <vTaskSwitchContext+0x60>)
		xYieldPending = pdFALSE;
 8001b3e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8001b40:	6802      	ldr	r2, [r0, #0]
 8001b42:	4912      	ldr	r1, [pc, #72]	; (8001b8c <vTaskSwitchContext+0x64>)
 8001b44:	0023      	movs	r3, r4
 8001b46:	4353      	muls	r3, r2
 8001b48:	585d      	ldr	r5, [r3, r1]
 8001b4a:	2d00      	cmp	r5, #0
 8001b4c:	d012      	beq.n	8001b74 <vTaskSwitchContext+0x4c>
 8001b4e:	18cc      	adds	r4, r1, r3
 8001b50:	6865      	ldr	r5, [r4, #4]
 8001b52:	3308      	adds	r3, #8
 8001b54:	686d      	ldr	r5, [r5, #4]
 8001b56:	18cb      	adds	r3, r1, r3
 8001b58:	6065      	str	r5, [r4, #4]
 8001b5a:	429d      	cmp	r5, r3
 8001b5c:	d101      	bne.n	8001b62 <vTaskSwitchContext+0x3a>
 8001b5e:	686b      	ldr	r3, [r5, #4]
 8001b60:	6063      	str	r3, [r4, #4]
 8001b62:	2314      	movs	r3, #20
 8001b64:	4353      	muls	r3, r2
 8001b66:	18c9      	adds	r1, r1, r3
 8001b68:	684b      	ldr	r3, [r1, #4]
 8001b6a:	68d9      	ldr	r1, [r3, #12]
 8001b6c:	4b08      	ldr	r3, [pc, #32]	; (8001b90 <vTaskSwitchContext+0x68>)
 8001b6e:	6019      	str	r1, [r3, #0]
 8001b70:	6002      	str	r2, [r0, #0]
}
 8001b72:	e7e1      	b.n	8001b38 <vTaskSwitchContext+0x10>
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8001b74:	2a00      	cmp	r2, #0
 8001b76:	d101      	bne.n	8001b7c <vTaskSwitchContext+0x54>
 8001b78:	b672      	cpsid	i
 8001b7a:	e7fe      	b.n	8001b7a <vTaskSwitchContext+0x52>
 8001b7c:	3a01      	subs	r2, #1
 8001b7e:	e7e1      	b.n	8001b44 <vTaskSwitchContext+0x1c>
 8001b80:	20000ce0 	.word	0x20000ce0
 8001b84:	20000d64 	.word	0x20000d64
 8001b88:	20000ce8 	.word	0x20000ce8
 8001b8c:	20000c48 	.word	0x20000c48
 8001b90:	20000c3c 	.word	0x20000c3c

08001b94 <xTaskRemoveFromEventList>:
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8001b94:	68c3      	ldr	r3, [r0, #12]
{
 8001b96:	b570      	push	{r4, r5, r6, lr}
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8001b98:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
 8001b9a:	2c00      	cmp	r4, #0
 8001b9c:	d101      	bne.n	8001ba2 <xTaskRemoveFromEventList+0xe>
 8001b9e:	b672      	cpsid	i
 8001ba0:	e7fe      	b.n	8001ba0 <xTaskRemoveFromEventList+0xc>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8001ba2:	0025      	movs	r5, r4
 8001ba4:	3518      	adds	r5, #24
 8001ba6:	0028      	movs	r0, r5
 8001ba8:	f7ff fb4c 	bl	8001244 <uxListRemove>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8001bac:	4b11      	ldr	r3, [pc, #68]	; (8001bf4 <xTaskRemoveFromEventList+0x60>)
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d11b      	bne.n	8001bec <xTaskRemoveFromEventList+0x58>
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8001bb4:	1d25      	adds	r5, r4, #4
 8001bb6:	0028      	movs	r0, r5
 8001bb8:	f7ff fb44 	bl	8001244 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8001bbc:	4a0e      	ldr	r2, [pc, #56]	; (8001bf8 <xTaskRemoveFromEventList+0x64>)
 8001bbe:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001bc0:	6811      	ldr	r1, [r2, #0]
 8001bc2:	428b      	cmp	r3, r1
 8001bc4:	d900      	bls.n	8001bc8 <xTaskRemoveFromEventList+0x34>
 8001bc6:	6013      	str	r3, [r2, #0]
 8001bc8:	2014      	movs	r0, #20
 8001bca:	0029      	movs	r1, r5
 8001bcc:	4343      	muls	r3, r0
 8001bce:	480b      	ldr	r0, [pc, #44]	; (8001bfc <xTaskRemoveFromEventList+0x68>)
 8001bd0:	18c0      	adds	r0, r0, r3
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8001bd2:	f7ff fb14 	bl	80011fe <vListInsertEnd>
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8001bd6:	4b0a      	ldr	r3, [pc, #40]	; (8001c00 <xTaskRemoveFromEventList+0x6c>)
 8001bd8:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8001bda:	681b      	ldr	r3, [r3, #0]
		xReturn = pdFALSE;
 8001bdc:	2000      	movs	r0, #0
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8001bde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001be0:	429a      	cmp	r2, r3
 8001be2:	d902      	bls.n	8001bea <xTaskRemoveFromEventList+0x56>
		xYieldPending = pdTRUE;
 8001be4:	4b07      	ldr	r3, [pc, #28]	; (8001c04 <xTaskRemoveFromEventList+0x70>)
 8001be6:	3001      	adds	r0, #1
 8001be8:	6018      	str	r0, [r3, #0]
}
 8001bea:	bd70      	pop	{r4, r5, r6, pc}
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8001bec:	0029      	movs	r1, r5
 8001bee:	4806      	ldr	r0, [pc, #24]	; (8001c08 <xTaskRemoveFromEventList+0x74>)
 8001bf0:	e7ef      	b.n	8001bd2 <xTaskRemoveFromEventList+0x3e>
 8001bf2:	46c0      	nop			; (mov r8, r8)
 8001bf4:	20000ce0 	.word	0x20000ce0
 8001bf8:	20000ce8 	.word	0x20000ce8
 8001bfc:	20000c48 	.word	0x20000c48
 8001c00:	20000c3c 	.word	0x20000c3c
 8001c04:	20000d64 	.word	0x20000d64
 8001c08:	20000d20 	.word	0x20000d20

08001c0c <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
 8001c0c:	4b05      	ldr	r3, [pc, #20]	; (8001c24 <xTaskGetSchedulerState+0x18>)
			xReturn = taskSCHEDULER_NOT_STARTED;
 8001c0e:	2001      	movs	r0, #1
		if( xSchedulerRunning == pdFALSE )
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d004      	beq.n	8001c20 <xTaskGetSchedulerState+0x14>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8001c16:	4b04      	ldr	r3, [pc, #16]	; (8001c28 <xTaskGetSchedulerState+0x1c>)
 8001c18:	6818      	ldr	r0, [r3, #0]
				xReturn = taskSCHEDULER_SUSPENDED;
 8001c1a:	4243      	negs	r3, r0
 8001c1c:	4158      	adcs	r0, r3
 8001c1e:	0040      	lsls	r0, r0, #1
	}
 8001c20:	4770      	bx	lr
 8001c22:	46c0      	nop			; (mov r8, r8)
 8001c24:	20000d34 	.word	0x20000d34
 8001c28:	20000ce0 	.word	0x20000ce0

08001c2c <InitGPIOClock>:

void InitGPIOClock(eGPIO port)
{
	/* Enable the GPIO Clock */
#ifdef GPIOA
	if ( GPIOInstanceMap[port].port == GPIOA ){
 8001c2c:	2290      	movs	r2, #144	; 0x90
 8001c2e:	4b25      	ldr	r3, [pc, #148]	; (8001cc4 <InitGPIOClock+0x98>)
 8001c30:	0100      	lsls	r0, r0, #4
 8001c32:	58c3      	ldr	r3, [r0, r3]
{
 8001c34:	b086      	sub	sp, #24
	if ( GPIOInstanceMap[port].port == GPIOA ){
 8001c36:	05d2      	lsls	r2, r2, #23
 8001c38:	4293      	cmp	r3, r2
 8001c3a:	d10b      	bne.n	8001c54 <InitGPIOClock+0x28>
		__GPIOA_CLK_ENABLE();
 8001c3c:	2080      	movs	r0, #128	; 0x80
 8001c3e:	4a22      	ldr	r2, [pc, #136]	; (8001cc8 <InitGPIOClock+0x9c>)
 8001c40:	0280      	lsls	r0, r0, #10
 8001c42:	6951      	ldr	r1, [r2, #20]
 8001c44:	4301      	orrs	r1, r0
 8001c46:	6151      	str	r1, [r2, #20]
 8001c48:	6953      	ldr	r3, [r2, #20]
 8001c4a:	4003      	ands	r3, r0
 8001c4c:	9301      	str	r3, [sp, #4]
 8001c4e:	9b01      	ldr	r3, [sp, #4]
	if( GPIOInstanceMap[port].port == GPIOF ){
		__GPIOF_CLK_ENABLE();
	}
#endif //GPIOF

}
 8001c50:	b006      	add	sp, #24
 8001c52:	4770      	bx	lr
	if( GPIOInstanceMap[port].port == GPIOB ){
 8001c54:	4a1d      	ldr	r2, [pc, #116]	; (8001ccc <InitGPIOClock+0xa0>)
 8001c56:	4293      	cmp	r3, r2
 8001c58:	d10a      	bne.n	8001c70 <InitGPIOClock+0x44>
		__GPIOB_CLK_ENABLE();
 8001c5a:	2080      	movs	r0, #128	; 0x80
 8001c5c:	4a1a      	ldr	r2, [pc, #104]	; (8001cc8 <InitGPIOClock+0x9c>)
 8001c5e:	02c0      	lsls	r0, r0, #11
 8001c60:	6951      	ldr	r1, [r2, #20]
 8001c62:	4301      	orrs	r1, r0
 8001c64:	6151      	str	r1, [r2, #20]
 8001c66:	6953      	ldr	r3, [r2, #20]
 8001c68:	4003      	ands	r3, r0
 8001c6a:	9302      	str	r3, [sp, #8]
 8001c6c:	9b02      	ldr	r3, [sp, #8]
 8001c6e:	e7ef      	b.n	8001c50 <InitGPIOClock+0x24>
	if( GPIOInstanceMap[port].port == GPIOC ){
 8001c70:	4a17      	ldr	r2, [pc, #92]	; (8001cd0 <InitGPIOClock+0xa4>)
 8001c72:	4293      	cmp	r3, r2
 8001c74:	d10a      	bne.n	8001c8c <InitGPIOClock+0x60>
		__GPIOC_CLK_ENABLE();
 8001c76:	2080      	movs	r0, #128	; 0x80
 8001c78:	4a13      	ldr	r2, [pc, #76]	; (8001cc8 <InitGPIOClock+0x9c>)
 8001c7a:	0300      	lsls	r0, r0, #12
 8001c7c:	6951      	ldr	r1, [r2, #20]
 8001c7e:	4301      	orrs	r1, r0
 8001c80:	6151      	str	r1, [r2, #20]
 8001c82:	6953      	ldr	r3, [r2, #20]
 8001c84:	4003      	ands	r3, r0
 8001c86:	9303      	str	r3, [sp, #12]
 8001c88:	9b03      	ldr	r3, [sp, #12]
 8001c8a:	e7e1      	b.n	8001c50 <InitGPIOClock+0x24>
	if( GPIOInstanceMap[port].port == GPIOD ){
 8001c8c:	4a11      	ldr	r2, [pc, #68]	; (8001cd4 <InitGPIOClock+0xa8>)
 8001c8e:	4293      	cmp	r3, r2
 8001c90:	d10a      	bne.n	8001ca8 <InitGPIOClock+0x7c>
		__GPIOD_CLK_ENABLE();
 8001c92:	2080      	movs	r0, #128	; 0x80
 8001c94:	4a0c      	ldr	r2, [pc, #48]	; (8001cc8 <InitGPIOClock+0x9c>)
 8001c96:	0340      	lsls	r0, r0, #13
 8001c98:	6951      	ldr	r1, [r2, #20]
 8001c9a:	4301      	orrs	r1, r0
 8001c9c:	6151      	str	r1, [r2, #20]
 8001c9e:	6953      	ldr	r3, [r2, #20]
 8001ca0:	4003      	ands	r3, r0
 8001ca2:	9304      	str	r3, [sp, #16]
 8001ca4:	9b04      	ldr	r3, [sp, #16]
 8001ca6:	e7d3      	b.n	8001c50 <InitGPIOClock+0x24>
	if( GPIOInstanceMap[port].port == GPIOF ){
 8001ca8:	4a0b      	ldr	r2, [pc, #44]	; (8001cd8 <InitGPIOClock+0xac>)
 8001caa:	4293      	cmp	r3, r2
 8001cac:	d1d0      	bne.n	8001c50 <InitGPIOClock+0x24>
		__GPIOF_CLK_ENABLE();
 8001cae:	2080      	movs	r0, #128	; 0x80
 8001cb0:	4a05      	ldr	r2, [pc, #20]	; (8001cc8 <InitGPIOClock+0x9c>)
 8001cb2:	03c0      	lsls	r0, r0, #15
 8001cb4:	6951      	ldr	r1, [r2, #20]
 8001cb6:	4301      	orrs	r1, r0
 8001cb8:	6151      	str	r1, [r2, #20]
 8001cba:	6953      	ldr	r3, [r2, #20]
 8001cbc:	4003      	ands	r3, r0
 8001cbe:	9305      	str	r3, [sp, #20]
 8001cc0:	9b05      	ldr	r3, [sp, #20]
}
 8001cc2:	e7c5      	b.n	8001c50 <InitGPIOClock+0x24>
 8001cc4:	08002110 	.word	0x08002110
 8001cc8:	40021000 	.word	0x40021000
 8001ccc:	48000400 	.word	0x48000400
 8001cd0:	48000800 	.word	0x48000800
 8001cd4:	48000c00 	.word	0x48000c00
 8001cd8:	48001400 	.word	0x48001400

08001cdc <GPIOWrite>:
		/* No else needed */
	}
}

void GPIOWrite(eGPIO port, eGPIOValue value)
{
 8001cdc:	b510      	push	{r4, lr}
 8001cde:	000a      	movs	r2, r1
	if ( value != GPIO_DEFAULT )
 8001ce0:	2903      	cmp	r1, #3
 8001ce2:	d008      	beq.n	8001cf6 <GPIOWrite+0x1a>
 8001ce4:	4b09      	ldr	r3, [pc, #36]	; (8001d0c <GPIOWrite+0x30>)
 8001ce6:	0100      	lsls	r0, r0, #4
	{
		if ( value != GPIO_TOGGLE )
 8001ce8:	2902      	cmp	r1, #2
 8001cea:	d005      	beq.n	8001cf8 <GPIOWrite+0x1c>
		{
			HAL_GPIO_WritePin(GPIOInstanceMap[port].port, GPIOInstanceMap[port].pin, value);
 8001cec:	1819      	adds	r1, r3, r0
 8001cee:	8889      	ldrh	r1, [r1, #4]
 8001cf0:	5818      	ldr	r0, [r3, r0]
 8001cf2:	f7fe fc01 	bl	80004f8 <HAL_GPIO_WritePin>
//			  HAL_Delay(200);
			HAL_GPIO_TogglePin(GPIOInstanceMap[port].port, GPIOInstanceMap[port].pin);
			HAL_Delay(100);
		}
	}
}
 8001cf6:	bd10      	pop	{r4, pc}
			HAL_GPIO_TogglePin(GPIOInstanceMap[port].port, GPIOInstanceMap[port].pin);
 8001cf8:	181a      	adds	r2, r3, r0
 8001cfa:	8891      	ldrh	r1, [r2, #4]
 8001cfc:	5818      	ldr	r0, [r3, r0]
 8001cfe:	f7fe fc01 	bl	8000504 <HAL_GPIO_TogglePin>
			HAL_Delay(100);
 8001d02:	2064      	movs	r0, #100	; 0x64
 8001d04:	f7fe fabc 	bl	8000280 <HAL_Delay>
}
 8001d08:	e7f5      	b.n	8001cf6 <GPIOWrite+0x1a>
 8001d0a:	46c0      	nop			; (mov r8, r8)
 8001d0c:	08002110 	.word	0x08002110

08001d10 <GPIOInit>:
{
 8001d10:	b530      	push	{r4, r5, lr}
	for (port = 0; port < NUM_OF_GPIO; port++)
 8001d12:	2500      	movs	r5, #0
 8001d14:	4c0f      	ldr	r4, [pc, #60]	; (8001d54 <GPIOInit+0x44>)
{
 8001d16:	b087      	sub	sp, #28
		InitGPIOClock(port);
 8001d18:	0028      	movs	r0, r5
 8001d1a:	f7ff ff87 	bl	8001c2c <InitGPIOClock>
        GPIO_InitStructure.Pin =  	(uint32_t)GPIOInstanceMap[port].pin;
 8001d1e:	88a3      	ldrh	r3, [r4, #4]
		HAL_GPIO_Init(GPIOInstanceMap[port].port, &GPIO_InitStructure);
 8001d20:	a901      	add	r1, sp, #4
        GPIO_InitStructure.Pin =  	(uint32_t)GPIOInstanceMap[port].pin;
 8001d22:	9301      	str	r3, [sp, #4]
		GPIO_InitStructure.Mode = 	(uint32_t)GPIOInstanceMap[port].mode;
 8001d24:	68a3      	ldr	r3, [r4, #8]
		HAL_GPIO_Init(GPIOInstanceMap[port].port, &GPIO_InitStructure);
 8001d26:	6820      	ldr	r0, [r4, #0]
		GPIO_InitStructure.Mode = 	(uint32_t)GPIOInstanceMap[port].mode;
 8001d28:	9302      	str	r3, [sp, #8]
		GPIO_InitStructure.Speed = 	(uint32_t)GPIOInstanceMap[port].speed;
 8001d2a:	7b23      	ldrb	r3, [r4, #12]
 8001d2c:	9304      	str	r3, [sp, #16]
		GPIO_InitStructure.Pull = 	(uint32_t)GPIOInstanceMap[port].pupd;
 8001d2e:	7b63      	ldrb	r3, [r4, #13]
 8001d30:	9303      	str	r3, [sp, #12]
		GPIO_InitStructure.Alternate = (uint32_t)GPIOInstanceMap[port].alternate;
 8001d32:	7ba3      	ldrb	r3, [r4, #14]
 8001d34:	9305      	str	r3, [sp, #20]
		HAL_GPIO_Init(GPIOInstanceMap[port].port, &GPIO_InitStructure);
 8001d36:	f7fe fb2f 	bl	8000398 <HAL_GPIO_Init>
		if ( GPIOInstanceMap[port].initialValue != GPIO_DEFAULT )
 8001d3a:	7be1      	ldrb	r1, [r4, #15]
 8001d3c:	2903      	cmp	r1, #3
 8001d3e:	d002      	beq.n	8001d46 <GPIOInit+0x36>
			GPIOWrite(port, GPIOInstanceMap[port].initialValue);
 8001d40:	0028      	movs	r0, r5
 8001d42:	f7ff ffcb 	bl	8001cdc <GPIOWrite>
	for (port = 0; port < NUM_OF_GPIO; port++)
 8001d46:	3501      	adds	r5, #1
 8001d48:	b2ed      	uxtb	r5, r5
 8001d4a:	3410      	adds	r4, #16
 8001d4c:	2d06      	cmp	r5, #6
 8001d4e:	d1e3      	bne.n	8001d18 <GPIOInit+0x8>
}
 8001d50:	b007      	add	sp, #28
 8001d52:	bd30      	pop	{r4, r5, pc}
 8001d54:	08002110 	.word	0x08002110

08001d58 <uartInterruptHandler>:
tUartContext uartCircularBuffers[NUM_OF_UART];
uint8_t RxBufferbyte;


void uartInterruptHandler(eUart uartPort)
{
 8001d58:	0003      	movs	r3, r0
    UART_HandleTypeDef* uart_instance; //HAL Uart
    //en caso de usar las callbacks, revisar el cdigo de MTG
    uart_instance = &uartHandlers[uartPort];
 8001d5a:	2070      	movs	r0, #112	; 0x70
{
 8001d5c:	b510      	push	{r4, lr}
    uart_instance = &uartHandlers[uartPort];
 8001d5e:	4358      	muls	r0, r3
 8001d60:	4b02      	ldr	r3, [pc, #8]	; (8001d6c <uartInterruptHandler+0x14>)
 8001d62:	18c0      	adds	r0, r0, r3
    HAL_UART_IRQHandler(uart_instance);
 8001d64:	f7ff f998 	bl	8001098 <HAL_UART_IRQHandler>
}
 8001d68:	bd10      	pop	{r4, pc}
 8001d6a:	46c0      	nop			; (mov r8, r8)
 8001d6c:	20000da0 	.word	0x20000da0

08001d70 <uartWrite>:
    }
    return HAL_OK;
}

HAL_StatusTypeDef uartWrite(eUart uartPort, uint8_t* buffer)
{
 8001d70:	0003      	movs	r3, r0
    HAL_StatusTypeDef error;
    error = HAL_UART_Transmit_IT(&uartHandlers[uartPort], buffer, sizeof(buffer));
 8001d72:	2070      	movs	r0, #112	; 0x70
{
 8001d74:	b510      	push	{r4, lr}
    error = HAL_UART_Transmit_IT(&uartHandlers[uartPort], buffer, sizeof(buffer));
 8001d76:	4358      	muls	r0, r3
 8001d78:	4b02      	ldr	r3, [pc, #8]	; (8001d84 <uartWrite+0x14>)
 8001d7a:	2204      	movs	r2, #4
 8001d7c:	18c0      	adds	r0, r0, r3
 8001d7e:	f7ff f8d1 	bl	8000f24 <HAL_UART_Transmit_IT>
    return error;

}
 8001d82:	bd10      	pop	{r4, pc}
 8001d84:	20000da0 	.word	0x20000da0

08001d88 <HAL_UART1_IRQ>:

};


void HAL_UART1_IRQ(void)
{
 8001d88:	b510      	push	{r4, lr}
#ifdef IS_UART1
	uartInterruptHandler(UART_1);
 8001d8a:	2000      	movs	r0, #0
 8001d8c:	f7ff ffe4 	bl	8001d58 <uartInterruptHandler>
#endif
}
 8001d90:	bd10      	pop	{r4, pc}

08001d92 <HAL_UART2_IRQ>:

void HAL_UART2_IRQ(void)
{
 8001d92:	b510      	push	{r4, lr}
#ifdef IS_UART2
	uartInterruptHandler(UART_2);
 8001d94:	2001      	movs	r0, #1
 8001d96:	f7ff ffdf 	bl	8001d58 <uartInterruptHandler>
#endif
}
 8001d9a:	bd10      	pop	{r4, pc}

08001d9c <sendData>:
	GPIOWrite(GPIO_LED_3, GPIO_TOGGLE);
    vTaskDelay(1600 / portTICK_RATE_MS);
  }
}

void sendData(void *pvParameters){
 8001d9c:	b51f      	push	{r0, r1, r2, r3, r4, lr}

	uint8_t buffer[10] = {1,2,3,4,5,6,7,8,9,10};
 8001d9e:	220a      	movs	r2, #10
 8001da0:	4906      	ldr	r1, [pc, #24]	; (8001dbc <sendData+0x20>)
 8001da2:	a801      	add	r0, sp, #4
	while(1){
		uartWrite(UART_2, buffer);
		vTaskDelay(1600 / portTICK_RATE_MS);
 8001da4:	24c8      	movs	r4, #200	; 0xc8
	uint8_t buffer[10] = {1,2,3,4,5,6,7,8,9,10};
 8001da6:	f000 f985 	bl	80020b4 <memcpy>
		vTaskDelay(1600 / portTICK_RATE_MS);
 8001daa:	00e4      	lsls	r4, r4, #3
		uartWrite(UART_2, buffer);
 8001dac:	a901      	add	r1, sp, #4
 8001dae:	2001      	movs	r0, #1
 8001db0:	f7ff ffde 	bl	8001d70 <uartWrite>
		vTaskDelay(1600 / portTICK_RATE_MS);
 8001db4:	0020      	movs	r0, r4
 8001db6:	f7ff fe69 	bl	8001a8c <vTaskDelay>
 8001dba:	e7f7      	b.n	8001dac <sendData+0x10>
 8001dbc:	08002100 	.word	0x08002100

08001dc0 <ToggleLed3>:
void ToggleLed3(void *pvParameters){
 8001dc0:	b510      	push	{r4, lr}
    vTaskDelay(1600 / portTICK_RATE_MS);
 8001dc2:	24c8      	movs	r4, #200	; 0xc8
 8001dc4:	00e4      	lsls	r4, r4, #3
	GPIOWrite(GPIO_LED_3, GPIO_TOGGLE);
 8001dc6:	2102      	movs	r1, #2
 8001dc8:	2004      	movs	r0, #4
 8001dca:	f7ff ff87 	bl	8001cdc <GPIOWrite>
    vTaskDelay(1600 / portTICK_RATE_MS);
 8001dce:	0020      	movs	r0, r4
 8001dd0:	f7ff fe5c 	bl	8001a8c <vTaskDelay>
 8001dd4:	e7f7      	b.n	8001dc6 <ToggleLed3+0x6>
	...

08001dd8 <ToggleLed4>:
void ToggleLed4(void *pvParameters){
 8001dd8:	b510      	push	{r4, lr}
	GPIOWrite(GPIO_LED_4, GPIO_TOGGLE);
 8001dda:	2102      	movs	r1, #2
 8001ddc:	2005      	movs	r0, #5
 8001dde:	f7ff ff7d 	bl	8001cdc <GPIOWrite>
    vTaskDelay(1500 / portTICK_RATE_MS);
 8001de2:	4802      	ldr	r0, [pc, #8]	; (8001dec <ToggleLed4+0x14>)
 8001de4:	f7ff fe52 	bl	8001a8c <vTaskDelay>
 8001de8:	e7f7      	b.n	8001dda <ToggleLed4+0x2>
 8001dea:	46c0      	nop			; (mov r8, r8)
 8001dec:	000005dc 	.word	0x000005dc

08001df0 <SystemClock_Config>:
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInit;

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001df0:	2302      	movs	r3, #2
{
 8001df2:	b510      	push	{r4, lr}
 8001df4:	b096      	sub	sp, #88	; 0x58
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001df6:	930a      	str	r3, [sp, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = 16;
 8001df8:	330e      	adds	r3, #14
 8001dfa:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001dfc:	2401      	movs	r4, #1
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001dfe:	2300      	movs	r3, #0
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001e00:	a80a      	add	r0, sp, #40	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001e02:	940d      	str	r4, [sp, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001e04:	9312      	str	r3, [sp, #72]	; 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001e06:	f7fe fb81 	bl	800050c <HAL_RCC_OscConfig>
 8001e0a:	1e01      	subs	r1, r0, #0
 8001e0c:	d000      	beq.n	8001e10 <SystemClock_Config+0x20>
 8001e0e:	e7fe      	b.n	8001e0e <SystemClock_Config+0x1e>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001e10:	2307      	movs	r3, #7
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001e12:	9002      	str	r0, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001e14:	9003      	str	r0, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001e16:	9004      	str	r0, [sp, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001e18:	a801      	add	r0, sp, #4
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001e1a:	9301      	str	r3, [sp, #4]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001e1c:	f7fe fd8a 	bl	8000934 <HAL_RCC_ClockConfig>
 8001e20:	2800      	cmp	r0, #0
 8001e22:	d000      	beq.n	8001e26 <SystemClock_Config+0x36>
 8001e24:	e7fe      	b.n	8001e24 <SystemClock_Config+0x34>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8001e26:	9007      	str	r0, [sp, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001e28:	a805      	add	r0, sp, #20
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001e2a:	9405      	str	r4, [sp, #20]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001e2c:	f7fe fe1e 	bl	8000a6c <HAL_RCCEx_PeriphCLKConfig>
 8001e30:	1e04      	subs	r4, r0, #0
 8001e32:	d000      	beq.n	8001e36 <SystemClock_Config+0x46>
 8001e34:	e7fe      	b.n	8001e34 <SystemClock_Config+0x44>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8001e36:	f7fe fe13 	bl	8000a60 <HAL_RCC_GetHCLKFreq>
 8001e3a:	21fa      	movs	r1, #250	; 0xfa
 8001e3c:	0089      	lsls	r1, r1, #2
 8001e3e:	f7fe f963 	bl	8000108 <__udivsi3>
 8001e42:	f7fe fa5d 	bl	8000300 <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8001e46:	2004      	movs	r0, #4
 8001e48:	f7fe fa74 	bl	8000334 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 3, 0);
 8001e4c:	2001      	movs	r0, #1
 8001e4e:	0022      	movs	r2, r4
 8001e50:	2103      	movs	r1, #3
 8001e52:	4240      	negs	r0, r0
 8001e54:	f7fe fa24 	bl	80002a0 <HAL_NVIC_SetPriority>
}
 8001e58:	b016      	add	sp, #88	; 0x58
 8001e5a:	bd10      	pop	{r4, pc}

08001e5c <main>:
{
 8001e5c:	b530      	push	{r4, r5, lr}
 8001e5e:	b08f      	sub	sp, #60	; 0x3c
  HAL_Init();
 8001e60:	f7fe f9f0 	bl	8000244 <HAL_Init>
  SystemClock_Config();
 8001e64:	f7ff ffc4 	bl	8001df0 <SystemClock_Config>

  TIM_ClockConfigTypeDef sClockSourceConfig;
  TIM_SlaveConfigTypeDef sSlaveConfig;
  TIM_MasterConfigTypeDef sMasterConfig;

  htim1.Instance = TIM1;
 8001e68:	4c28      	ldr	r4, [pc, #160]	; (8001f0c <main+0xb0>)
 8001e6a:	4b29      	ldr	r3, [pc, #164]	; (8001f10 <main+0xb4>)
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim1.Init.Period = 0;
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  htim1.Init.RepetitionCounter = 0;
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001e6c:	0020      	movs	r0, r4
  htim1.Instance = TIM1;
 8001e6e:	6023      	str	r3, [r4, #0]
  htim1.Init.Prescaler = 0;
 8001e70:	2300      	movs	r3, #0
 8001e72:	6063      	str	r3, [r4, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e74:	60a3      	str	r3, [r4, #8]
  htim1.Init.Period = 0;
 8001e76:	60e3      	str	r3, [r4, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e78:	6123      	str	r3, [r4, #16]
  htim1.Init.RepetitionCounter = 0;
 8001e7a:	6163      	str	r3, [r4, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e7c:	61a3      	str	r3, [r4, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001e7e:	f7fe fed1 	bl	8000c24 <HAL_TIM_Base_Init>
 8001e82:	2800      	cmp	r0, #0
 8001e84:	d000      	beq.n	8001e88 <main+0x2c>
 8001e86:	e7fe      	b.n	8001e86 <main+0x2a>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001e88:	2380      	movs	r3, #128	; 0x80
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001e8a:	a905      	add	r1, sp, #20
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001e8c:	015b      	lsls	r3, r3, #5
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001e8e:	0020      	movs	r0, r4
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001e90:	9305      	str	r3, [sp, #20]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001e92:	f7fe feef 	bl	8000c74 <HAL_TIM_ConfigClockSource>
 8001e96:	2800      	cmp	r0, #0
 8001e98:	d000      	beq.n	8001e9c <main+0x40>
 8001e9a:	e7fe      	b.n	8001e9a <main+0x3e>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_DISABLE;
 8001e9c:	9009      	str	r0, [sp, #36]	; 0x24
  sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 8001e9e:	900a      	str	r0, [sp, #40]	; 0x28
  if (HAL_TIM_SlaveConfigSynchronization(&htim1, &sSlaveConfig) != HAL_OK)
 8001ea0:	a909      	add	r1, sp, #36	; 0x24
 8001ea2:	0020      	movs	r0, r4
 8001ea4:	f7fe ffec 	bl	8000e80 <HAL_TIM_SlaveConfigSynchronization>
 8001ea8:	2800      	cmp	r0, #0
 8001eaa:	d000      	beq.n	8001eae <main+0x52>
 8001eac:	e7fe      	b.n	8001eac <main+0x50>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001eae:	9003      	str	r0, [sp, #12]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001eb0:	9004      	str	r0, [sp, #16]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001eb2:	a903      	add	r1, sp, #12
 8001eb4:	0020      	movs	r0, r4
 8001eb6:	f7ff f803 	bl	8000ec0 <HAL_TIMEx_MasterConfigSynchronization>
 8001eba:	1e04      	subs	r4, r0, #0
 8001ebc:	d000      	beq.n	8001ec0 <main+0x64>
 8001ebe:	e7fe      	b.n	8001ebe <main+0x62>
  GPIOInit();
 8001ec0:	f7ff ff26 	bl	8001d10 <GPIOInit>
  pbq = xQueueCreate(10, sizeof(int));
 8001ec4:	0022      	movs	r2, r4
 8001ec6:	2104      	movs	r1, #4
 8001ec8:	200a      	movs	r0, #10
 8001eca:	f7ff fb99 	bl	8001600 <xQueueGenericCreate>
    xTaskCreate(
 8001ece:	2502      	movs	r5, #2
  pbq = xQueueCreate(10, sizeof(int));
 8001ed0:	4b10      	ldr	r3, [pc, #64]	; (8001f14 <main+0xb8>)
    xTaskCreate(
 8001ed2:	2280      	movs	r2, #128	; 0x80
  pbq = xQueueCreate(10, sizeof(int));
 8001ed4:	6018      	str	r0, [r3, #0]
    xTaskCreate(
 8001ed6:	4910      	ldr	r1, [pc, #64]	; (8001f18 <main+0xbc>)
 8001ed8:	0023      	movs	r3, r4
 8001eda:	9401      	str	r4, [sp, #4]
 8001edc:	9500      	str	r5, [sp, #0]
 8001ede:	480f      	ldr	r0, [pc, #60]	; (8001f1c <main+0xc0>)
 8001ee0:	f7ff fbf8 	bl	80016d4 <xTaskCreate>
    xTaskCreate(
 8001ee4:	0023      	movs	r3, r4
 8001ee6:	2280      	movs	r2, #128	; 0x80
 8001ee8:	490d      	ldr	r1, [pc, #52]	; (8001f20 <main+0xc4>)
 8001eea:	9401      	str	r4, [sp, #4]
 8001eec:	9500      	str	r5, [sp, #0]
 8001eee:	480d      	ldr	r0, [pc, #52]	; (8001f24 <main+0xc8>)
 8001ef0:	f7ff fbf0 	bl	80016d4 <xTaskCreate>
    xTaskCreate(
 8001ef4:	2305      	movs	r3, #5
 8001ef6:	2280      	movs	r2, #128	; 0x80
 8001ef8:	9300      	str	r3, [sp, #0]
 8001efa:	490b      	ldr	r1, [pc, #44]	; (8001f28 <main+0xcc>)
 8001efc:	0023      	movs	r3, r4
 8001efe:	9401      	str	r4, [sp, #4]
 8001f00:	480a      	ldr	r0, [pc, #40]	; (8001f2c <main+0xd0>)
 8001f02:	f7ff fbe7 	bl	80016d4 <xTaskCreate>
    vTaskStartScheduler();
 8001f06:	f7ff fca9 	bl	800185c <vTaskStartScheduler>
 8001f0a:	e7fe      	b.n	8001f0a <main+0xae>
 8001f0c:	20000ec8 	.word	0x20000ec8
 8001f10:	40012c00 	.word	0x40012c00
 8001f14:	20000ec4 	.word	0x20000ec4
 8001f18:	08002170 	.word	0x08002170
 8001f1c:	08001dd9 	.word	0x08001dd9
 8001f20:	0800217b 	.word	0x0800217b
 8001f24:	08001dc1 	.word	0x08001dc1
 8001f28:	08002186 	.word	0x08002186
 8001f2c:	08001d9d 	.word	0x08001d9d

08001f30 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001f30:	b507      	push	{r0, r1, r2, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f32:	2001      	movs	r0, #1
 8001f34:	4a0c      	ldr	r2, [pc, #48]	; (8001f68 <HAL_MspInit+0x38>)
 8001f36:	6991      	ldr	r1, [r2, #24]
 8001f38:	4301      	orrs	r1, r0
 8001f3a:	6191      	str	r1, [r2, #24]
 8001f3c:	6993      	ldr	r3, [r2, #24]

  /* System interrupt init*/
  /* SVC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVC_IRQn, 0, 0);
 8001f3e:	2200      	movs	r2, #0
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f40:	4003      	ands	r3, r0
  HAL_NVIC_SetPriority(SVC_IRQn, 0, 0);
 8001f42:	0011      	movs	r1, r2
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f44:	9301      	str	r3, [sp, #4]
  HAL_NVIC_SetPriority(SVC_IRQn, 0, 0);
 8001f46:	3806      	subs	r0, #6
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f48:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(SVC_IRQn, 0, 0);
 8001f4a:	f7fe f9a9 	bl	80002a0 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 3, 0);
 8001f4e:	2002      	movs	r0, #2
 8001f50:	2200      	movs	r2, #0
 8001f52:	2103      	movs	r1, #3
 8001f54:	4240      	negs	r0, r0
 8001f56:	f7fe f9a3 	bl	80002a0 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 3, 0);
 8001f5a:	2001      	movs	r0, #1
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	2103      	movs	r1, #3
 8001f60:	4240      	negs	r0, r0
 8001f62:	f7fe f99d 	bl	80002a0 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001f66:	bd07      	pop	{r0, r1, r2, pc}
 8001f68:	40021000 	.word	0x40021000

08001f6c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{

  if(htim_base->Instance==TIM1)
 8001f6c:	4b08      	ldr	r3, [pc, #32]	; (8001f90 <HAL_TIM_Base_MspInit+0x24>)
 8001f6e:	6802      	ldr	r2, [r0, #0]
{
 8001f70:	b082      	sub	sp, #8
  if(htim_base->Instance==TIM1)
 8001f72:	429a      	cmp	r2, r3
 8001f74:	d109      	bne.n	8001f8a <HAL_TIM_Base_MspInit+0x1e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001f76:	2080      	movs	r0, #128	; 0x80
 8001f78:	4a06      	ldr	r2, [pc, #24]	; (8001f94 <HAL_TIM_Base_MspInit+0x28>)
 8001f7a:	0100      	lsls	r0, r0, #4
 8001f7c:	6991      	ldr	r1, [r2, #24]
 8001f7e:	4301      	orrs	r1, r0
 8001f80:	6191      	str	r1, [r2, #24]
 8001f82:	6993      	ldr	r3, [r2, #24]
 8001f84:	4003      	ands	r3, r0
 8001f86:	9301      	str	r3, [sp, #4]
 8001f88:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8001f8a:	b002      	add	sp, #8
 8001f8c:	4770      	bx	lr
 8001f8e:	46c0      	nop			; (mov r8, r8)
 8001f90:	40012c00 	.word	0x40012c00
 8001f94:	40021000 	.word	0x40021000

08001f98 <NMI_Handler>:

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001f98:	4770      	bx	lr

08001f9a <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 8001f9a:	e7fe      	b.n	8001f9a <HardFault_Handler>

08001f9c <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8001f9c:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001f9e:	f7fe f961 	bl	8000264 <HAL_IncTick>
  osSystickHandler();
 8001fa2:	f7ff f916 	bl	80011d2 <osSystickHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001fa6:	bd10      	pop	{r4, pc}

08001fa8 <USART1_IRQHandler>:
/******************************************************************************/

/* USER CODE BEGIN 1 */

void USART1_IRQHandler(void)
{
 8001fa8:	b510      	push	{r4, lr}
	HAL_UART1_IRQ();
 8001faa:	f7ff feed 	bl	8001d88 <HAL_UART1_IRQ>
}
 8001fae:	bd10      	pop	{r4, pc}

08001fb0 <USART2_IRQHandler>:

void USART2_IRQHandler(void)
{
 8001fb0:	b510      	push	{r4, lr}
	HAL_UART2_IRQ();
 8001fb2:	f7ff feee 	bl	8001d92 <HAL_UART2_IRQ>
}
 8001fb6:	bd10      	pop	{r4, pc}

08001fb8 <SystemInit>:
  */
void SystemInit(void)
{
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001U;
 8001fb8:	2101      	movs	r1, #1
 8001fba:	4b11      	ldr	r3, [pc, #68]	; (8002000 <SystemInit+0x48>)

#if defined (STM32F051x8) || defined (STM32F058x8)
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE and MCOSEL[2:0] bits */
  RCC->CFGR &= (uint32_t)0xF8FFB80CU;
 8001fbc:	4811      	ldr	r0, [pc, #68]	; (8002004 <SystemInit+0x4c>)
  RCC->CR |= (uint32_t)0x00000001U;
 8001fbe:	681a      	ldr	r2, [r3, #0]
 8001fc0:	430a      	orrs	r2, r1
 8001fc2:	601a      	str	r2, [r3, #0]
  RCC->CFGR &= (uint32_t)0xF8FFB80CU;
 8001fc4:	685a      	ldr	r2, [r3, #4]
 8001fc6:	4002      	ands	r2, r0
 8001fc8:	605a      	str	r2, [r3, #4]
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE, MCOSEL[2:0], MCOPRE[2:0] and PLLNODIV bits */
  RCC->CFGR &= (uint32_t)0x08FFB80CU;
#endif /* STM32F051x8 or STM32F058x8 */
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFFU;
 8001fca:	681a      	ldr	r2, [r3, #0]
 8001fcc:	480e      	ldr	r0, [pc, #56]	; (8002008 <SystemInit+0x50>)
 8001fce:	4002      	ands	r2, r0
 8001fd0:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFFU;
 8001fd2:	681a      	ldr	r2, [r3, #0]
 8001fd4:	480d      	ldr	r0, [pc, #52]	; (800200c <SystemInit+0x54>)
 8001fd6:	4002      	ands	r2, r0
 8001fd8:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  RCC->CFGR &= (uint32_t)0xFFC0FFFFU;
 8001fda:	685a      	ldr	r2, [r3, #4]
 8001fdc:	480c      	ldr	r0, [pc, #48]	; (8002010 <SystemInit+0x58>)
 8001fde:	4002      	ands	r2, r0

  /* Reset PREDIV[3:0] bits */
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0U;
 8001fe0:	200f      	movs	r0, #15
  RCC->CFGR &= (uint32_t)0xFFC0FFFFU;
 8001fe2:	605a      	str	r2, [r3, #4]
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0U;
 8001fe4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001fe6:	4382      	bics	r2, r0
 8001fe8:	62da      	str	r2, [r3, #44]	; 0x2c
#elif defined (STM32F030x6) || defined (STM32F030x8) || defined (STM32F031x6) || defined (STM32F038xx) || defined (STM32F030xC)
  /* Reset USART1SW[1:0], I2C1SW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFFFFEECU;
#elif defined (STM32F051x8) || defined (STM32F058xx)
  /* Reset USART1SW[1:0], I2C1SW, CECSW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFFFFEACU;
 8001fea:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001fec:	4809      	ldr	r0, [pc, #36]	; (8002014 <SystemInit+0x5c>)
 8001fee:	4002      	ands	r2, r0
 8001ff0:	631a      	str	r2, [r3, #48]	; 0x30
#else
 #warning "No target selected"
#endif

  /* Reset HSI14 bit */
  RCC->CR2 &= (uint32_t)0xFFFFFFFEU;
 8001ff2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001ff4:	438a      	bics	r2, r1
 8001ff6:	635a      	str	r2, [r3, #52]	; 0x34

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 8001ff8:	2200      	movs	r2, #0
 8001ffa:	609a      	str	r2, [r3, #8]

}
 8001ffc:	4770      	bx	lr
 8001ffe:	46c0      	nop			; (mov r8, r8)
 8002000:	40021000 	.word	0x40021000
 8002004:	f8ffb80c 	.word	0xf8ffb80c
 8002008:	fef6ffff 	.word	0xfef6ffff
 800200c:	fffbffff 	.word	0xfffbffff
 8002010:	ffc0ffff 	.word	0xffc0ffff
 8002014:	fffffeac 	.word	0xfffffeac

08002018 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002018:	480d      	ldr	r0, [pc, #52]	; (8002050 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800201a:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800201c:	480d      	ldr	r0, [pc, #52]	; (8002054 <LoopForever+0x6>)
  ldr r1, =_edata
 800201e:	490e      	ldr	r1, [pc, #56]	; (8002058 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002020:	4a0e      	ldr	r2, [pc, #56]	; (800205c <LoopForever+0xe>)
  movs r3, #0
 8002022:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002024:	e002      	b.n	800202c <LoopCopyDataInit>

08002026 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002026:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002028:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800202a:	3304      	adds	r3, #4

0800202c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800202c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800202e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002030:	d3f9      	bcc.n	8002026 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002032:	4a0b      	ldr	r2, [pc, #44]	; (8002060 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002034:	4c0b      	ldr	r4, [pc, #44]	; (8002064 <LoopForever+0x16>)
  movs r3, #0
 8002036:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002038:	e001      	b.n	800203e <LoopFillZerobss>

0800203a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800203a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800203c:	3204      	adds	r2, #4

0800203e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800203e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002040:	d3fb      	bcc.n	800203a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8002042:	f7ff ffb9 	bl	8001fb8 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8002046:	f000 f811 	bl	800206c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800204a:	f7ff ff07 	bl	8001e5c <main>

0800204e <LoopForever>:

LoopForever:
    b LoopForever
 800204e:	e7fe      	b.n	800204e <LoopForever>
  ldr   r0, =_estack
 8002050:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8002054:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002058:	20000008 	.word	0x20000008
  ldr r2, =_sidata
 800205c:	080021a8 	.word	0x080021a8
  ldr r2, =_sbss
 8002060:	20000008 	.word	0x20000008
  ldr r4, =_ebss
 8002064:	20000f78 	.word	0x20000f78

08002068 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002068:	e7fe      	b.n	8002068 <ADC1_COMP_IRQHandler>
	...

0800206c <__libc_init_array>:
 800206c:	b570      	push	{r4, r5, r6, lr}
 800206e:	2600      	movs	r6, #0
 8002070:	4d0c      	ldr	r5, [pc, #48]	; (80020a4 <__libc_init_array+0x38>)
 8002072:	4c0d      	ldr	r4, [pc, #52]	; (80020a8 <__libc_init_array+0x3c>)
 8002074:	1b64      	subs	r4, r4, r5
 8002076:	10a4      	asrs	r4, r4, #2
 8002078:	42a6      	cmp	r6, r4
 800207a:	d109      	bne.n	8002090 <__libc_init_array+0x24>
 800207c:	2600      	movs	r6, #0
 800207e:	f000 f823 	bl	80020c8 <_init>
 8002082:	4d0a      	ldr	r5, [pc, #40]	; (80020ac <__libc_init_array+0x40>)
 8002084:	4c0a      	ldr	r4, [pc, #40]	; (80020b0 <__libc_init_array+0x44>)
 8002086:	1b64      	subs	r4, r4, r5
 8002088:	10a4      	asrs	r4, r4, #2
 800208a:	42a6      	cmp	r6, r4
 800208c:	d105      	bne.n	800209a <__libc_init_array+0x2e>
 800208e:	bd70      	pop	{r4, r5, r6, pc}
 8002090:	00b3      	lsls	r3, r6, #2
 8002092:	58eb      	ldr	r3, [r5, r3]
 8002094:	4798      	blx	r3
 8002096:	3601      	adds	r6, #1
 8002098:	e7ee      	b.n	8002078 <__libc_init_array+0xc>
 800209a:	00b3      	lsls	r3, r6, #2
 800209c:	58eb      	ldr	r3, [r5, r3]
 800209e:	4798      	blx	r3
 80020a0:	3601      	adds	r6, #1
 80020a2:	e7f2      	b.n	800208a <__libc_init_array+0x1e>
 80020a4:	080021a0 	.word	0x080021a0
 80020a8:	080021a0 	.word	0x080021a0
 80020ac:	080021a0 	.word	0x080021a0
 80020b0:	080021a4 	.word	0x080021a4

080020b4 <memcpy>:
 80020b4:	2300      	movs	r3, #0
 80020b6:	b510      	push	{r4, lr}
 80020b8:	429a      	cmp	r2, r3
 80020ba:	d100      	bne.n	80020be <memcpy+0xa>
 80020bc:	bd10      	pop	{r4, pc}
 80020be:	5ccc      	ldrb	r4, [r1, r3]
 80020c0:	54c4      	strb	r4, [r0, r3]
 80020c2:	3301      	adds	r3, #1
 80020c4:	e7f8      	b.n	80020b8 <memcpy+0x4>
	...

080020c8 <_init>:
 80020c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80020ca:	46c0      	nop			; (mov r8, r8)
 80020cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80020ce:	bc08      	pop	{r3}
 80020d0:	469e      	mov	lr, r3
 80020d2:	4770      	bx	lr

080020d4 <_fini>:
 80020d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80020d6:	46c0      	nop			; (mov r8, r8)
 80020d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80020da:	bc08      	pop	{r3}
 80020dc:	469e      	mov	lr, r3
 80020de:	4770      	bx	lr
