// Seed: 794178178
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_4;
  always @(negedge -1'b0) begin : LABEL_0
    force id_2.id_1 = -1;
  end
endmodule
module module_1 #(
    parameter id_3 = 32'd82
) (
    input tri id_0,
    input supply0 id_1,
    input tri1 id_2,
    input supply0 _id_3,
    output wor id_4,
    output tri id_5,
    output tri1 id_6,
    input wand id_7
);
  struct packed {logic [id_3 : -1] id_9;} \id_10 ;
  and primCall (id_4, \id_10 , id_7, id_9, id_1, id_2);
  module_0 modCall_1 (
      \id_10 ,
      id_9,
      \id_10
  );
endmodule
