Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Mar 25 19:42:36 2021
| Host         : noodle-box running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file arm_control_system_timing_summary_routed.rpt -pb arm_control_system_timing_summary_routed.pb -rpx arm_control_system_timing_summary_routed.rpx -warn_on_violation
| Design       : arm_control_system
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.534        0.000                      0                   76        0.121        0.000                      0                   76        3.020        0.000                       0                    58  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.534        0.000                      0                   76        0.121        0.000                      0                   76        3.020        0.000                       0                    58  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.534ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.534ns  (required time - arrival time)
  Source:                 uart_top_i/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_top_i/counter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.506ns  (logic 2.385ns (52.930%)  route 2.121ns (47.070%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.484ns = ( 13.484 - 8.000 ) 
    Source Clock Delay      (SCD):    5.986ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.912     5.986    uart_top_i/clk_IBUF_BUFG
    SLICE_X84Y108        FDCE                                         r  uart_top_i/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y108        FDCE (Prop_fdce_C_Q)         0.456     6.442 r  uart_top_i/counter_reg[0]/Q
                         net (fo=34, routed)          1.316     7.758    uart_top_i/counter[0]
    SLICE_X85Y101        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.338 r  uart_top_i/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.338    uart_top_i/counter0_carry_n_0
    SLICE_X85Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.452 r  uart_top_i/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.452    uart_top_i/counter0_carry__0_n_0
    SLICE_X85Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.566 r  uart_top_i/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.566    uart_top_i/counter0_carry__1_n_0
    SLICE_X85Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.680 r  uart_top_i/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.680    uart_top_i/counter0_carry__2_n_0
    SLICE_X85Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.794 r  uart_top_i/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.794    uart_top_i/counter0_carry__3_n_0
    SLICE_X85Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.908 r  uart_top_i/counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.908    uart_top_i/counter0_carry__4_n_0
    SLICE_X85Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.022 r  uart_top_i/counter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.022    uart_top_i/counter0_carry__5_n_0
    SLICE_X85Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.356 r  uart_top_i/counter0_carry__6/O[1]
                         net (fo=1, routed)           0.805    10.161    uart_top_i/data0[30]
    SLICE_X84Y108        LUT5 (Prop_lut5_I4_O)        0.331    10.492 r  uart_top_i/counter[30]_i_1/O
                         net (fo=1, routed)           0.000    10.492    uart_top_i/counter_0[30]
    SLICE_X84Y108        FDCE                                         r  uart_top_i/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.719    13.484    uart_top_i/clk_IBUF_BUFG
    SLICE_X84Y108        FDCE                                         r  uart_top_i/counter_reg[30]/C
                         clock pessimism              0.502    13.986    
                         clock uncertainty           -0.035    13.950    
    SLICE_X84Y108        FDCE (Setup_fdce_C_D)        0.075    14.025    uart_top_i/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         14.025    
                         arrival time                         -10.492    
  -------------------------------------------------------------------
                         slack                                  3.534    

Slack (MET) :             3.567ns  (required time - arrival time)
  Source:                 uart_top_i/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_top_i/counter_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.403ns  (logic 2.225ns (50.529%)  route 2.178ns (49.471%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.484ns = ( 13.484 - 8.000 ) 
    Source Clock Delay      (SCD):    5.986ns
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.912     5.986    uart_top_i/clk_IBUF_BUFG
    SLICE_X84Y108        FDCE                                         r  uart_top_i/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y108        FDCE (Prop_fdce_C_Q)         0.456     6.442 r  uart_top_i/counter_reg[0]/Q
                         net (fo=34, routed)          1.316     7.758    uart_top_i/counter[0]
    SLICE_X85Y101        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.338 r  uart_top_i/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.338    uart_top_i/counter0_carry_n_0
    SLICE_X85Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.452 r  uart_top_i/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.452    uart_top_i/counter0_carry__0_n_0
    SLICE_X85Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.566 r  uart_top_i/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.566    uart_top_i/counter0_carry__1_n_0
    SLICE_X85Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.680 r  uart_top_i/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.680    uart_top_i/counter0_carry__2_n_0
    SLICE_X85Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.794 r  uart_top_i/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.794    uart_top_i/counter0_carry__3_n_0
    SLICE_X85Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.908 r  uart_top_i/counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.908    uart_top_i/counter0_carry__4_n_0
    SLICE_X85Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.221 r  uart_top_i/counter0_carry__5/O[3]
                         net (fo=1, routed)           0.862    10.083    uart_top_i/data0[28]
    SLICE_X84Y107        LUT5 (Prop_lut5_I4_O)        0.306    10.389 r  uart_top_i/counter[28]_i_1/O
                         net (fo=1, routed)           0.000    10.389    uart_top_i/counter_0[28]
    SLICE_X84Y107        FDCE                                         r  uart_top_i/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.719    13.484    uart_top_i/clk_IBUF_BUFG
    SLICE_X84Y107        FDCE                                         r  uart_top_i/counter_reg[28]/C
                         clock pessimism              0.477    13.961    
                         clock uncertainty           -0.035    13.925    
    SLICE_X84Y107        FDCE (Setup_fdce_C_D)        0.031    13.956    uart_top_i/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         13.956    
                         arrival time                         -10.389    
  -------------------------------------------------------------------
                         slack                                  3.567    

Slack (MET) :             3.607ns  (required time - arrival time)
  Source:                 uart_top_i/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_top_i/counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.364ns  (logic 2.243ns (51.399%)  route 2.121ns (48.601%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.484ns = ( 13.484 - 8.000 ) 
    Source Clock Delay      (SCD):    5.986ns
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.912     5.986    uart_top_i/clk_IBUF_BUFG
    SLICE_X84Y108        FDCE                                         r  uart_top_i/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y108        FDCE (Prop_fdce_C_Q)         0.456     6.442 r  uart_top_i/counter_reg[0]/Q
                         net (fo=34, routed)          1.316     7.758    uart_top_i/counter[0]
    SLICE_X85Y101        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.338 r  uart_top_i/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.338    uart_top_i/counter0_carry_n_0
    SLICE_X85Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.452 r  uart_top_i/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.452    uart_top_i/counter0_carry__0_n_0
    SLICE_X85Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.566 r  uart_top_i/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.566    uart_top_i/counter0_carry__1_n_0
    SLICE_X85Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.680 r  uart_top_i/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.680    uart_top_i/counter0_carry__2_n_0
    SLICE_X85Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.794 r  uart_top_i/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.794    uart_top_i/counter0_carry__3_n_0
    SLICE_X85Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.908 r  uart_top_i/counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.908    uart_top_i/counter0_carry__4_n_0
    SLICE_X85Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.242 r  uart_top_i/counter0_carry__5/O[1]
                         net (fo=1, routed)           0.805    10.047    uart_top_i/data0[26]
    SLICE_X84Y107        LUT5 (Prop_lut5_I4_O)        0.303    10.350 r  uart_top_i/counter[26]_i_1/O
                         net (fo=1, routed)           0.000    10.350    uart_top_i/counter_0[26]
    SLICE_X84Y107        FDCE                                         r  uart_top_i/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.719    13.484    uart_top_i/clk_IBUF_BUFG
    SLICE_X84Y107        FDCE                                         r  uart_top_i/counter_reg[26]/C
                         clock pessimism              0.477    13.961    
                         clock uncertainty           -0.035    13.925    
    SLICE_X84Y107        FDCE (Setup_fdce_C_D)        0.031    13.956    uart_top_i/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         13.956    
                         arrival time                         -10.350    
  -------------------------------------------------------------------
                         slack                                  3.607    

Slack (MET) :             3.612ns  (required time - arrival time)
  Source:                 uart_top_i/u1/buf_0/register_bit_0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_top_i/u1/kcuart/pipeline_serial/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.319ns  (logic 1.138ns (26.349%)  route 3.181ns (73.651%))
  Logic Levels:           5  (LUT2=1 LUT3=3 SRL16E=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.484ns = ( 13.484 - 8.000 ) 
    Source Clock Delay      (SCD):    5.988ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.914     5.988    uart_top_i/u1/buf_0/clk_IBUF_BUFG
    SLICE_X82Y100        FDRE                                         r  uart_top_i/u1/buf_0/register_bit_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y100        FDRE (Prop_fdre_C_Q)         0.518     6.506 r  uart_top_i/u1/buf_0/register_bit_0/Q
                         net (fo=8, routed)           0.916     7.422    uart_top_i/u1/buf_0/pointer[0]
    SLICE_X82Y99         SRL16E (Prop_srl16e_A0_Q)    0.124     7.546 r  uart_top_i/u1/buf_0/data_srl_7/Q
                         net (fo=1, routed)           0.765     8.310    uart_top_i/u1/kcuart/data_in[7]
    SLICE_X82Y105        LUT3 (Prop_lut3_I1_O)        0.124     8.434 r  uart_top_i/u1/kcuart/mux4_lut/O
                         net (fo=1, routed)           0.590     9.024    uart_top_i/u1/kcuart/data_67
    SLICE_X82Y106        LUT3 (Prop_lut3_I1_O)        0.124     9.148 r  uart_top_i/u1/kcuart/mux6_muxf5/O
                         net (fo=1, routed)           0.466     9.614    uart_top_i/u1/kcuart/data_4567
    SLICE_X82Y106        LUT3 (Prop_lut3_I1_O)        0.124     9.738 r  uart_top_i/u1/kcuart/mux7_muxf6/O
                         net (fo=1, routed)           0.444    10.183    uart_top_i/u1/kcuart/data_01234567
    SLICE_X81Y105        LUT2 (Prop_lut2_I1_O)        0.124    10.307 r  uart_top_i/u1/kcuart/pipeline_serial_i_1/O
                         net (fo=1, routed)           0.000    10.307    uart_top_i/u1/kcuart/pipeline_serial_i_1_n_0
    SLICE_X81Y105        FDRE                                         r  uart_top_i/u1/kcuart/pipeline_serial/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.719    13.484    uart_top_i/u1/kcuart/clk_IBUF_BUFG
    SLICE_X81Y105        FDRE                                         r  uart_top_i/u1/kcuart/pipeline_serial/C
                         clock pessimism              0.441    13.925    
                         clock uncertainty           -0.035    13.889    
    SLICE_X81Y105        FDRE (Setup_fdre_C_D)        0.029    13.918    uart_top_i/u1/kcuart/pipeline_serial
  -------------------------------------------------------------------
                         required time                         13.918    
                         arrival time                         -10.307    
  -------------------------------------------------------------------
                         slack                                  3.612    

Slack (MET) :             3.658ns  (required time - arrival time)
  Source:                 uart_top_i/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_top_i/counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.310ns  (logic 2.127ns (49.348%)  route 2.183ns (50.652%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.484ns = ( 13.484 - 8.000 ) 
    Source Clock Delay      (SCD):    5.986ns
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.912     5.986    uart_top_i/clk_IBUF_BUFG
    SLICE_X84Y108        FDCE                                         r  uart_top_i/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y108        FDCE (Prop_fdce_C_Q)         0.456     6.442 r  uart_top_i/counter_reg[0]/Q
                         net (fo=34, routed)          1.316     7.758    uart_top_i/counter[0]
    SLICE_X85Y101        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.338 r  uart_top_i/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.338    uart_top_i/counter0_carry_n_0
    SLICE_X85Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.452 r  uart_top_i/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.452    uart_top_i/counter0_carry__0_n_0
    SLICE_X85Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.566 r  uart_top_i/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.566    uart_top_i/counter0_carry__1_n_0
    SLICE_X85Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.680 r  uart_top_i/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.680    uart_top_i/counter0_carry__2_n_0
    SLICE_X85Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.794 r  uart_top_i/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.794    uart_top_i/counter0_carry__3_n_0
    SLICE_X85Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.908 r  uart_top_i/counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.908    uart_top_i/counter0_carry__4_n_0
    SLICE_X85Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.130 r  uart_top_i/counter0_carry__5/O[0]
                         net (fo=1, routed)           0.867     9.997    uart_top_i/data0[25]
    SLICE_X84Y107        LUT5 (Prop_lut5_I4_O)        0.299    10.296 r  uart_top_i/counter[25]_i_1/O
                         net (fo=1, routed)           0.000    10.296    uart_top_i/counter_0[25]
    SLICE_X84Y107        FDCE                                         r  uart_top_i/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.719    13.484    uart_top_i/clk_IBUF_BUFG
    SLICE_X84Y107        FDCE                                         r  uart_top_i/counter_reg[25]/C
                         clock pessimism              0.477    13.961    
                         clock uncertainty           -0.035    13.925    
    SLICE_X84Y107        FDCE (Setup_fdce_C_D)        0.029    13.954    uart_top_i/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         13.954    
                         arrival time                         -10.296    
  -------------------------------------------------------------------
                         slack                                  3.658    

Slack (MET) :             3.772ns  (required time - arrival time)
  Source:                 uart_top_i/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_top_i/counter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.224ns  (logic 2.241ns (53.053%)  route 1.983ns (46.947%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.484ns = ( 13.484 - 8.000 ) 
    Source Clock Delay      (SCD):    5.986ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.912     5.986    uart_top_i/clk_IBUF_BUFG
    SLICE_X84Y108        FDCE                                         r  uart_top_i/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y108        FDCE (Prop_fdce_C_Q)         0.456     6.442 r  uart_top_i/counter_reg[0]/Q
                         net (fo=34, routed)          1.316     7.758    uart_top_i/counter[0]
    SLICE_X85Y101        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.338 r  uart_top_i/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.338    uart_top_i/counter0_carry_n_0
    SLICE_X85Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.452 r  uart_top_i/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.452    uart_top_i/counter0_carry__0_n_0
    SLICE_X85Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.566 r  uart_top_i/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.566    uart_top_i/counter0_carry__1_n_0
    SLICE_X85Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.680 r  uart_top_i/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.680    uart_top_i/counter0_carry__2_n_0
    SLICE_X85Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.794 r  uart_top_i/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.794    uart_top_i/counter0_carry__3_n_0
    SLICE_X85Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.908 r  uart_top_i/counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.908    uart_top_i/counter0_carry__4_n_0
    SLICE_X85Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.022 r  uart_top_i/counter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.022    uart_top_i/counter0_carry__5_n_0
    SLICE_X85Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.244 r  uart_top_i/counter0_carry__6/O[0]
                         net (fo=1, routed)           0.667     9.911    uart_top_i/data0[29]
    SLICE_X84Y108        LUT5 (Prop_lut5_I4_O)        0.299    10.210 r  uart_top_i/counter[29]_i_1/O
                         net (fo=1, routed)           0.000    10.210    uart_top_i/counter_0[29]
    SLICE_X84Y108        FDCE                                         r  uart_top_i/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.719    13.484    uart_top_i/clk_IBUF_BUFG
    SLICE_X84Y108        FDCE                                         r  uart_top_i/counter_reg[29]/C
                         clock pessimism              0.502    13.986    
                         clock uncertainty           -0.035    13.950    
    SLICE_X84Y108        FDCE (Setup_fdce_C_D)        0.031    13.981    uart_top_i/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         13.981    
                         arrival time                         -10.210    
  -------------------------------------------------------------------
                         slack                                  3.772    

Slack (MET) :             3.796ns  (required time - arrival time)
  Source:                 uart_top_i/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_top_i/counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.175ns  (logic 1.997ns (47.827%)  route 2.178ns (52.173%))
  Logic Levels:           6  (CARRY4=5 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.485ns = ( 13.485 - 8.000 ) 
    Source Clock Delay      (SCD):    5.986ns
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.912     5.986    uart_top_i/clk_IBUF_BUFG
    SLICE_X84Y108        FDCE                                         r  uart_top_i/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y108        FDCE (Prop_fdce_C_Q)         0.456     6.442 r  uart_top_i/counter_reg[0]/Q
                         net (fo=34, routed)          1.316     7.758    uart_top_i/counter[0]
    SLICE_X85Y101        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.338 r  uart_top_i/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.338    uart_top_i/counter0_carry_n_0
    SLICE_X85Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.452 r  uart_top_i/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.452    uart_top_i/counter0_carry__0_n_0
    SLICE_X85Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.566 r  uart_top_i/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.566    uart_top_i/counter0_carry__1_n_0
    SLICE_X85Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.680 r  uart_top_i/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.680    uart_top_i/counter0_carry__2_n_0
    SLICE_X85Y105        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.993 r  uart_top_i/counter0_carry__3/O[3]
                         net (fo=1, routed)           0.862     9.855    uart_top_i/data0[20]
    SLICE_X84Y105        LUT5 (Prop_lut5_I4_O)        0.306    10.161 r  uart_top_i/counter[20]_i_1/O
                         net (fo=1, routed)           0.000    10.161    uart_top_i/counter_0[20]
    SLICE_X84Y105        FDCE                                         r  uart_top_i/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.720    13.485    uart_top_i/clk_IBUF_BUFG
    SLICE_X84Y105        FDCE                                         r  uart_top_i/counter_reg[20]/C
                         clock pessimism              0.477    13.962    
                         clock uncertainty           -0.035    13.926    
    SLICE_X84Y105        FDCE (Setup_fdce_C_D)        0.031    13.957    uart_top_i/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         13.957    
                         arrival time                         -10.161    
  -------------------------------------------------------------------
                         slack                                  3.796    

Slack (MET) :             3.836ns  (required time - arrival time)
  Source:                 uart_top_i/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_top_i/counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.133ns  (logic 2.015ns (48.751%)  route 2.118ns (51.249%))
  Logic Levels:           6  (CARRY4=5 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.485ns = ( 13.485 - 8.000 ) 
    Source Clock Delay      (SCD):    5.986ns
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.912     5.986    uart_top_i/clk_IBUF_BUFG
    SLICE_X84Y108        FDCE                                         r  uart_top_i/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y108        FDCE (Prop_fdce_C_Q)         0.456     6.442 r  uart_top_i/counter_reg[0]/Q
                         net (fo=34, routed)          1.316     7.758    uart_top_i/counter[0]
    SLICE_X85Y101        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.338 r  uart_top_i/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.338    uart_top_i/counter0_carry_n_0
    SLICE_X85Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.452 r  uart_top_i/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.452    uart_top_i/counter0_carry__0_n_0
    SLICE_X85Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.566 r  uart_top_i/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.566    uart_top_i/counter0_carry__1_n_0
    SLICE_X85Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.680 r  uart_top_i/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.680    uart_top_i/counter0_carry__2_n_0
    SLICE_X85Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.014 r  uart_top_i/counter0_carry__3/O[1]
                         net (fo=1, routed)           0.802     9.816    uart_top_i/data0[18]
    SLICE_X84Y105        LUT5 (Prop_lut5_I4_O)        0.303    10.119 r  uart_top_i/counter[18]_i_1/O
                         net (fo=1, routed)           0.000    10.119    uart_top_i/counter_0[18]
    SLICE_X84Y105        FDCE                                         r  uart_top_i/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.720    13.485    uart_top_i/clk_IBUF_BUFG
    SLICE_X84Y105        FDCE                                         r  uart_top_i/counter_reg[18]/C
                         clock pessimism              0.477    13.962    
                         clock uncertainty           -0.035    13.926    
    SLICE_X84Y105        FDCE (Setup_fdce_C_D)        0.029    13.955    uart_top_i/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         13.955    
                         arrival time                         -10.119    
  -------------------------------------------------------------------
                         slack                                  3.836    

Slack (MET) :             3.882ns  (required time - arrival time)
  Source:                 uart_top_i/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_top_i/counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.089ns  (logic 2.111ns (51.624%)  route 1.978ns (48.376%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.485ns = ( 13.485 - 8.000 ) 
    Source Clock Delay      (SCD):    5.986ns
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.912     5.986    uart_top_i/clk_IBUF_BUFG
    SLICE_X84Y108        FDCE                                         r  uart_top_i/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y108        FDCE (Prop_fdce_C_Q)         0.456     6.442 r  uart_top_i/counter_reg[0]/Q
                         net (fo=34, routed)          1.316     7.758    uart_top_i/counter[0]
    SLICE_X85Y101        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.338 r  uart_top_i/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.338    uart_top_i/counter0_carry_n_0
    SLICE_X85Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.452 r  uart_top_i/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.452    uart_top_i/counter0_carry__0_n_0
    SLICE_X85Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.566 r  uart_top_i/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.566    uart_top_i/counter0_carry__1_n_0
    SLICE_X85Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.680 r  uart_top_i/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.680    uart_top_i/counter0_carry__2_n_0
    SLICE_X85Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.794 r  uart_top_i/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.794    uart_top_i/counter0_carry__3_n_0
    SLICE_X85Y106        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.107 r  uart_top_i/counter0_carry__4/O[3]
                         net (fo=1, routed)           0.662     9.769    uart_top_i/data0[24]
    SLICE_X84Y106        LUT5 (Prop_lut5_I4_O)        0.306    10.075 r  uart_top_i/counter[24]_i_1/O
                         net (fo=1, routed)           0.000    10.075    uart_top_i/counter_0[24]
    SLICE_X84Y106        FDCE                                         r  uart_top_i/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.720    13.485    uart_top_i/clk_IBUF_BUFG
    SLICE_X84Y106        FDCE                                         r  uart_top_i/counter_reg[24]/C
                         clock pessimism              0.477    13.962    
                         clock uncertainty           -0.035    13.926    
    SLICE_X84Y106        FDCE (Setup_fdce_C_D)        0.031    13.957    uart_top_i/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         13.957    
                         arrival time                         -10.075    
  -------------------------------------------------------------------
                         slack                                  3.882    

Slack (MET) :             3.927ns  (required time - arrival time)
  Source:                 uart_top_i/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_top_i/counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.112ns  (logic 2.287ns (55.612%)  route 1.825ns (44.388%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.484ns = ( 13.484 - 8.000 ) 
    Source Clock Delay      (SCD):    5.986ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.912     5.986    uart_top_i/clk_IBUF_BUFG
    SLICE_X84Y108        FDCE                                         r  uart_top_i/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y108        FDCE (Prop_fdce_C_Q)         0.456     6.442 r  uart_top_i/counter_reg[0]/Q
                         net (fo=34, routed)          1.316     7.758    uart_top_i/counter[0]
    SLICE_X85Y101        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.338 r  uart_top_i/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.338    uart_top_i/counter0_carry_n_0
    SLICE_X85Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.452 r  uart_top_i/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.452    uart_top_i/counter0_carry__0_n_0
    SLICE_X85Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.566 r  uart_top_i/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.566    uart_top_i/counter0_carry__1_n_0
    SLICE_X85Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.680 r  uart_top_i/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.680    uart_top_i/counter0_carry__2_n_0
    SLICE_X85Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.794 r  uart_top_i/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.794    uart_top_i/counter0_carry__3_n_0
    SLICE_X85Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.908 r  uart_top_i/counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.908    uart_top_i/counter0_carry__4_n_0
    SLICE_X85Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.022 r  uart_top_i/counter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.022    uart_top_i/counter0_carry__5_n_0
    SLICE_X85Y108        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.261 r  uart_top_i/counter0_carry__6/O[2]
                         net (fo=1, routed)           0.509     9.770    uart_top_i/data0[31]
    SLICE_X84Y108        LUT5 (Prop_lut5_I4_O)        0.328    10.098 r  uart_top_i/counter[31]_i_1/O
                         net (fo=1, routed)           0.000    10.098    uart_top_i/counter_0[31]
    SLICE_X84Y108        FDCE                                         r  uart_top_i/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.719    13.484    uart_top_i/clk_IBUF_BUFG
    SLICE_X84Y108        FDCE                                         r  uart_top_i/counter_reg[31]/C
                         clock pessimism              0.502    13.986    
                         clock uncertainty           -0.035    13.950    
    SLICE_X84Y108        FDCE (Setup_fdce_C_D)        0.075    14.025    uart_top_i/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         14.025    
                         arrival time                         -10.098    
  -------------------------------------------------------------------
                         slack                                  3.927    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 tx_byte_send_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_top_i/u1/buf_0/data_srl_5/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.365%)  route 0.232ns (58.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.195ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.666     1.753    clk_IBUF_BUFG
    SLICE_X82Y101        FDRE                                         r  tx_byte_send_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y101        FDRE (Prop_fdre_C_Q)         0.164     1.917 r  tx_byte_send_reg[5]/Q
                         net (fo=1, routed)           0.232     2.149    uart_top_i/u1/buf_0/data_in[0]
    SLICE_X82Y99         SRL16E                                       r  uart_top_i/u1/buf_0/data_srl_5/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.853     2.195    uart_top_i/u1/buf_0/clk_IBUF_BUFG
    SLICE_X82Y99         SRL16E                                       r  uart_top_i/u1/buf_0/data_srl_5/CLK
                         clock pessimism             -0.261     1.934    
    SLICE_X82Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     2.028    uart_top_i/u1/buf_0/data_srl_5
  -------------------------------------------------------------------
                         required time                         -2.028    
                         arrival time                           2.149    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 uart_top_i/u1/kcuart/hot_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_top_i/u1/kcuart/delay14_srl/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.055%)  route 0.172ns (54.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.280ns
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.665     1.752    uart_top_i/u1/kcuart/clk_IBUF_BUFG
    SLICE_X83Y105        FDRE                                         r  uart_top_i/u1/kcuart/hot_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y105        FDRE (Prop_fdre_C_Q)         0.141     1.893 r  uart_top_i/u1/kcuart/hot_state_reg/Q
                         net (fo=1, routed)           0.172     2.065    uart_top_i/u1/kcuart/hot_state
    SLICE_X82Y106        SRL16E                                       r  uart_top_i/u1/kcuart/delay14_srl/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.938     2.280    uart_top_i/u1/kcuart/clk_IBUF_BUFG
    SLICE_X82Y106        SRL16E                                       r  uart_top_i/u1/kcuart/delay14_srl/CLK
                         clock pessimism             -0.513     1.768    
    SLICE_X82Y106        SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.885    uart_top_i/u1/kcuart/delay14_srl
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 tx_byte_send_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_top_i/u1/buf_0/data_srl_0/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.195ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.584     1.670    clk_IBUF_BUFG
    SLICE_X83Y99         FDRE                                         r  tx_byte_send_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y99         FDRE (Prop_fdre_C_Q)         0.128     1.798 r  tx_byte_send_reg[0]/Q
                         net (fo=3, routed)           0.119     1.918    uart_top_i/u1/buf_0/data_in[1]
    SLICE_X82Y99         SRL16E                                       r  uart_top_i/u1/buf_0/data_srl_0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.853     2.195    uart_top_i/u1/buf_0/clk_IBUF_BUFG
    SLICE_X82Y99         SRL16E                                       r  uart_top_i/u1/buf_0/data_srl_0/CLK
                         clock pessimism             -0.512     1.683    
    SLICE_X82Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.048     1.731    uart_top_i/u1/buf_0/data_srl_0
  -------------------------------------------------------------------
                         required time                         -1.731    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 uart_top_i/u1/kcuart/Tx_stop_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_top_i/u1/kcuart/Tx_start_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.875%)  route 0.135ns (42.125%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.280ns
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.665     1.752    uart_top_i/u1/kcuart/clk_IBUF_BUFG
    SLICE_X83Y105        FDRE                                         r  uart_top_i/u1/kcuart/Tx_stop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y105        FDRE (Prop_fdre_C_Q)         0.141     1.893 r  uart_top_i/u1/kcuart/Tx_stop_reg/Q
                         net (fo=4, routed)           0.135     2.028    uart_top_i/u1/kcuart/Tx_stop
    SLICE_X83Y105        LUT4 (Prop_lut4_I1_O)        0.045     2.073 r  uart_top_i/u1/kcuart/start_lut/O
                         net (fo=1, routed)           0.000     2.073    uart_top_i/u1/kcuart/decode_Tx_start
    SLICE_X83Y105        FDRE                                         r  uart_top_i/u1/kcuart/Tx_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.938     2.280    uart_top_i/u1/kcuart/clk_IBUF_BUFG
    SLICE_X83Y105        FDRE                                         r  uart_top_i/u1/kcuart/Tx_start_reg/C
                         clock pessimism             -0.529     1.752    
    SLICE_X83Y105        FDRE (Hold_fdre_C_D)         0.092     1.844    uart_top_i/u1/kcuart/Tx_start_reg
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           2.073    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 state_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_byte_send_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.195ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.584     1.670    clk_IBUF_BUFG
    SLICE_X83Y99         FDRE                                         r  state_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y99         FDRE (Prop_fdre_C_Q)         0.141     1.811 r  state_ff_reg[0]/Q
                         net (fo=2, routed)           0.156     1.967    state_ff[0]
    SLICE_X83Y99         LUT2 (Prop_lut2_I0_O)        0.042     2.009 r  tx_byte_send[0]_i_1/O
                         net (fo=1, routed)           0.000     2.009    tx_byte_send[0]_i_1_n_0
    SLICE_X83Y99         FDRE                                         r  tx_byte_send_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.853     2.195    clk_IBUF_BUFG
    SLICE_X83Y99         FDRE                                         r  tx_byte_send_reg[0]/C
                         clock pessimism             -0.525     1.670    
    SLICE_X83Y99         FDRE (Hold_fdre_C_D)         0.107     1.777    tx_byte_send_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 uart_top_i/u1/kcuart/Tx_stop_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_top_i/u1/kcuart/Tx_stop_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.340%)  route 0.138ns (42.660%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.280ns
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.665     1.752    uart_top_i/u1/kcuart/clk_IBUF_BUFG
    SLICE_X83Y105        FDRE                                         r  uart_top_i/u1/kcuart/Tx_stop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y105        FDRE (Prop_fdre_C_Q)         0.141     1.893 r  uart_top_i/u1/kcuart/Tx_stop_reg/Q
                         net (fo=4, routed)           0.138     2.031    uart_top_i/u1/kcuart/Tx_stop
    SLICE_X83Y105        LUT4 (Prop_lut4_I3_O)        0.045     2.076 r  uart_top_i/u1/kcuart/stop_lut/O
                         net (fo=1, routed)           0.000     2.076    uart_top_i/u1/kcuart/decode_Tx_stop
    SLICE_X83Y105        FDRE                                         r  uart_top_i/u1/kcuart/Tx_stop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.938     2.280    uart_top_i/u1/kcuart/clk_IBUF_BUFG
    SLICE_X83Y105        FDRE                                         r  uart_top_i/u1/kcuart/Tx_stop_reg/C
                         clock pessimism             -0.529     1.752    
    SLICE_X83Y105        FDRE (Hold_fdre_C_D)         0.092     1.844    uart_top_i/u1/kcuart/Tx_stop_reg
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 tx_byte_send_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_top_i/u1/buf_0/data_srl_2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.128ns (40.148%)  route 0.191ns (59.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.195ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.584     1.670    clk_IBUF_BUFG
    SLICE_X83Y99         FDRE                                         r  tx_byte_send_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y99         FDRE (Prop_fdre_C_Q)         0.128     1.798 r  tx_byte_send_reg[0]/Q
                         net (fo=3, routed)           0.191     1.989    uart_top_i/u1/buf_0/data_in[1]
    SLICE_X82Y99         SRL16E                                       r  uart_top_i/u1/buf_0/data_srl_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.853     2.195    uart_top_i/u1/buf_0/clk_IBUF_BUFG
    SLICE_X82Y99         SRL16E                                       r  uart_top_i/u1/buf_0/data_srl_2/CLK
                         clock pessimism             -0.512     1.683    
    SLICE_X82Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.055     1.738    uart_top_i/u1/buf_0/data_srl_2
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 state_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            state_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.369%)  route 0.156ns (45.631%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.195ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.584     1.670    clk_IBUF_BUFG
    SLICE_X83Y99         FDRE                                         r  state_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y99         FDRE (Prop_fdre_C_Q)         0.141     1.811 f  state_ff_reg[0]/Q
                         net (fo=2, routed)           0.156     1.967    state_ff[0]
    SLICE_X83Y99         LUT2 (Prop_lut2_I0_O)        0.045     2.012 r  state_ff[0]_i_1/O
                         net (fo=1, routed)           0.000     2.012    state_ff[0]_i_1_n_0
    SLICE_X83Y99         FDRE                                         r  state_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.853     2.195    clk_IBUF_BUFG
    SLICE_X83Y99         FDRE                                         r  state_ff_reg[0]/C
                         clock pessimism             -0.525     1.670    
    SLICE_X83Y99         FDRE (Hold_fdre_C_D)         0.091     1.761    state_ff_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 uart_top_i/baud_en_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_top_i/u1/kcuart/delay14_srl/CE
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.228%)  route 0.178ns (55.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.280ns
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.664     1.751    uart_top_i/clk_IBUF_BUFG
    SLICE_X84Y108        FDCE                                         r  uart_top_i/baud_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y108        FDCE (Prop_fdce_C_Q)         0.141     1.892 r  uart_top_i/baud_en_reg/Q
                         net (fo=10, routed)          0.178     2.069    uart_top_i/u1/kcuart/Tx_start_reg_0
    SLICE_X82Y106        SRL16E                                       r  uart_top_i/u1/kcuart/delay14_srl/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.938     2.280    uart_top_i/u1/kcuart/clk_IBUF_BUFG
    SLICE_X82Y106        SRL16E                                       r  uart_top_i/u1/kcuart/delay14_srl/CLK
                         clock pessimism             -0.513     1.768    
    SLICE_X82Y106        SRL16E (Hold_srl16e_CLK_CE)
                                                      0.047     1.815    uart_top_i/u1/kcuart/delay14_srl
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 i_tx_data_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_top_i/u1/buf_0/register_bit_3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.273ns (66.362%)  route 0.138ns (33.638%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.281ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.666     1.753    clk_IBUF_BUFG
    SLICE_X82Y101        FDRE                                         r  i_tx_data_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y101        FDRE (Prop_fdre_C_Q)         0.164     1.917 r  i_tx_data_valid_reg/Q
                         net (fo=6, routed)           0.138     2.055    uart_top_i/u1/buf_0/i_tx_data_valid
    SLICE_X82Y100        LUT4 (Prop_lut4_I3_O)        0.045     2.100 r  uart_top_i/u1/buf_0/count_lut_3/O
                         net (fo=1, routed)           0.000     2.100    uart_top_i/u1/buf_0/half_count[3]
    SLICE_X82Y100        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.164 r  uart_top_i/u1/buf_0/count_muxcy_0_CARRY4/O[3]
                         net (fo=1, routed)           0.000     2.164    uart_top_i/u1/buf_0/next_count[3]
    SLICE_X82Y100        FDRE                                         r  uart_top_i/u1/buf_0/register_bit_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.939     2.281    uart_top_i/u1/buf_0/clk_IBUF_BUFG
    SLICE_X82Y100        FDRE                                         r  uart_top_i/u1/buf_0/register_bit_3/C
                         clock pessimism             -0.513     1.769    
    SLICE_X82Y100        FDRE (Hold_fdre_C_D)         0.134     1.903    uart_top_i/u1/buf_0/register_bit_3
  -------------------------------------------------------------------
                         required time                         -1.903    
                         arrival time                           2.164    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X82Y101   i_tx_data_valid_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X83Y99    state_ff_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X83Y99    tx_byte_send_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X82Y101   tx_byte_send_reg[5]/C
Min Period        n/a     FDCE/C      n/a            1.000         8.000       7.000      SLICE_X84Y108   uart_top_i/baud_en_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         8.000       7.000      SLICE_X84Y108   uart_top_i/counter_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         8.000       7.000      SLICE_X84Y103   uart_top_i/counter_reg[10]/C
Min Period        n/a     FDCE/C      n/a            1.000         8.000       7.000      SLICE_X84Y103   uart_top_i/counter_reg[11]/C
Min Period        n/a     FDCE/C      n/a            1.000         8.000       7.000      SLICE_X84Y103   uart_top_i/counter_reg[12]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X82Y99    uart_top_i/u1/buf_0/data_srl_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X82Y99    uart_top_i/u1/buf_0/data_srl_2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X82Y99    uart_top_i/u1/buf_0/data_srl_5/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X82Y99    uart_top_i/u1/buf_0/data_srl_7/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X82Y106   uart_top_i/u1/kcuart/delay14_srl/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X82Y99    uart_top_i/u1/buf_0/data_srl_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X82Y99    uart_top_i/u1/buf_0/data_srl_2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X82Y99    uart_top_i/u1/buf_0/data_srl_5/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X82Y99    uart_top_i/u1/buf_0/data_srl_7/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X82Y106   uart_top_i/u1/kcuart/delay14_srl/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X82Y99    uart_top_i/u1/buf_0/data_srl_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X82Y99    uart_top_i/u1/buf_0/data_srl_2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X82Y99    uart_top_i/u1/buf_0/data_srl_5/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X82Y99    uart_top_i/u1/buf_0/data_srl_7/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X82Y106   uart_top_i/u1/kcuart/delay14_srl/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X82Y99    uart_top_i/u1/buf_0/data_srl_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X82Y99    uart_top_i/u1/buf_0/data_srl_2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X82Y99    uart_top_i/u1/buf_0/data_srl_5/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X82Y99    uart_top_i/u1/buf_0/data_srl_7/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X82Y106   uart_top_i/u1/kcuart/delay14_srl/CLK



