// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module top_c1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_gmem_in_AWVALID,
        m_axi_gmem_in_AWREADY,
        m_axi_gmem_in_AWADDR,
        m_axi_gmem_in_AWID,
        m_axi_gmem_in_AWLEN,
        m_axi_gmem_in_AWSIZE,
        m_axi_gmem_in_AWBURST,
        m_axi_gmem_in_AWLOCK,
        m_axi_gmem_in_AWCACHE,
        m_axi_gmem_in_AWPROT,
        m_axi_gmem_in_AWQOS,
        m_axi_gmem_in_AWREGION,
        m_axi_gmem_in_AWUSER,
        m_axi_gmem_in_WVALID,
        m_axi_gmem_in_WREADY,
        m_axi_gmem_in_WDATA,
        m_axi_gmem_in_WSTRB,
        m_axi_gmem_in_WLAST,
        m_axi_gmem_in_WID,
        m_axi_gmem_in_WUSER,
        m_axi_gmem_in_ARVALID,
        m_axi_gmem_in_ARREADY,
        m_axi_gmem_in_ARADDR,
        m_axi_gmem_in_ARID,
        m_axi_gmem_in_ARLEN,
        m_axi_gmem_in_ARSIZE,
        m_axi_gmem_in_ARBURST,
        m_axi_gmem_in_ARLOCK,
        m_axi_gmem_in_ARCACHE,
        m_axi_gmem_in_ARPROT,
        m_axi_gmem_in_ARQOS,
        m_axi_gmem_in_ARREGION,
        m_axi_gmem_in_ARUSER,
        m_axi_gmem_in_RVALID,
        m_axi_gmem_in_RREADY,
        m_axi_gmem_in_RDATA,
        m_axi_gmem_in_RLAST,
        m_axi_gmem_in_RID,
        m_axi_gmem_in_RFIFONUM,
        m_axi_gmem_in_RUSER,
        m_axi_gmem_in_RRESP,
        m_axi_gmem_in_BVALID,
        m_axi_gmem_in_BREADY,
        m_axi_gmem_in_BRESP,
        m_axi_gmem_in_BID,
        m_axi_gmem_in_BUSER,
        input_r,
        m_axi_gmem_out_AWVALID,
        m_axi_gmem_out_AWREADY,
        m_axi_gmem_out_AWADDR,
        m_axi_gmem_out_AWID,
        m_axi_gmem_out_AWLEN,
        m_axi_gmem_out_AWSIZE,
        m_axi_gmem_out_AWBURST,
        m_axi_gmem_out_AWLOCK,
        m_axi_gmem_out_AWCACHE,
        m_axi_gmem_out_AWPROT,
        m_axi_gmem_out_AWQOS,
        m_axi_gmem_out_AWREGION,
        m_axi_gmem_out_AWUSER,
        m_axi_gmem_out_WVALID,
        m_axi_gmem_out_WREADY,
        m_axi_gmem_out_WDATA,
        m_axi_gmem_out_WSTRB,
        m_axi_gmem_out_WLAST,
        m_axi_gmem_out_WID,
        m_axi_gmem_out_WUSER,
        m_axi_gmem_out_ARVALID,
        m_axi_gmem_out_ARREADY,
        m_axi_gmem_out_ARADDR,
        m_axi_gmem_out_ARID,
        m_axi_gmem_out_ARLEN,
        m_axi_gmem_out_ARSIZE,
        m_axi_gmem_out_ARBURST,
        m_axi_gmem_out_ARLOCK,
        m_axi_gmem_out_ARCACHE,
        m_axi_gmem_out_ARPROT,
        m_axi_gmem_out_ARQOS,
        m_axi_gmem_out_ARREGION,
        m_axi_gmem_out_ARUSER,
        m_axi_gmem_out_RVALID,
        m_axi_gmem_out_RREADY,
        m_axi_gmem_out_RDATA,
        m_axi_gmem_out_RLAST,
        m_axi_gmem_out_RID,
        m_axi_gmem_out_RFIFONUM,
        m_axi_gmem_out_RUSER,
        m_axi_gmem_out_RRESP,
        m_axi_gmem_out_BVALID,
        m_axi_gmem_out_BREADY,
        m_axi_gmem_out_BRESP,
        m_axi_gmem_out_BID,
        m_axi_gmem_out_BUSER,
        output_r,
        grp_fu_830_p_din0,
        grp_fu_830_p_din1,
        grp_fu_830_p_opcode,
        grp_fu_830_p_dout0,
        grp_fu_830_p_ce,
        grp_fu_834_p_din0,
        grp_fu_834_p_din1,
        grp_fu_834_p_dout0,
        grp_fu_834_p_ce,
        grp_fu_838_p_din0,
        grp_fu_838_p_din1,
        grp_fu_838_p_opcode,
        grp_fu_838_p_dout0,
        grp_fu_838_p_ce
);

parameter    ap_ST_fsm_state1 = 12'd1;
parameter    ap_ST_fsm_state2 = 12'd2;
parameter    ap_ST_fsm_state3 = 12'd4;
parameter    ap_ST_fsm_state4 = 12'd8;
parameter    ap_ST_fsm_state5 = 12'd16;
parameter    ap_ST_fsm_state6 = 12'd32;
parameter    ap_ST_fsm_state7 = 12'd64;
parameter    ap_ST_fsm_state8 = 12'd128;
parameter    ap_ST_fsm_state9 = 12'd256;
parameter    ap_ST_fsm_state10 = 12'd512;
parameter    ap_ST_fsm_state11 = 12'd1024;
parameter    ap_ST_fsm_state12 = 12'd2048;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_gmem_in_AWVALID;
input   m_axi_gmem_in_AWREADY;
output  [63:0] m_axi_gmem_in_AWADDR;
output  [0:0] m_axi_gmem_in_AWID;
output  [31:0] m_axi_gmem_in_AWLEN;
output  [2:0] m_axi_gmem_in_AWSIZE;
output  [1:0] m_axi_gmem_in_AWBURST;
output  [1:0] m_axi_gmem_in_AWLOCK;
output  [3:0] m_axi_gmem_in_AWCACHE;
output  [2:0] m_axi_gmem_in_AWPROT;
output  [3:0] m_axi_gmem_in_AWQOS;
output  [3:0] m_axi_gmem_in_AWREGION;
output  [0:0] m_axi_gmem_in_AWUSER;
output   m_axi_gmem_in_WVALID;
input   m_axi_gmem_in_WREADY;
output  [31:0] m_axi_gmem_in_WDATA;
output  [3:0] m_axi_gmem_in_WSTRB;
output   m_axi_gmem_in_WLAST;
output  [0:0] m_axi_gmem_in_WID;
output  [0:0] m_axi_gmem_in_WUSER;
output   m_axi_gmem_in_ARVALID;
input   m_axi_gmem_in_ARREADY;
output  [63:0] m_axi_gmem_in_ARADDR;
output  [0:0] m_axi_gmem_in_ARID;
output  [31:0] m_axi_gmem_in_ARLEN;
output  [2:0] m_axi_gmem_in_ARSIZE;
output  [1:0] m_axi_gmem_in_ARBURST;
output  [1:0] m_axi_gmem_in_ARLOCK;
output  [3:0] m_axi_gmem_in_ARCACHE;
output  [2:0] m_axi_gmem_in_ARPROT;
output  [3:0] m_axi_gmem_in_ARQOS;
output  [3:0] m_axi_gmem_in_ARREGION;
output  [0:0] m_axi_gmem_in_ARUSER;
input   m_axi_gmem_in_RVALID;
output   m_axi_gmem_in_RREADY;
input  [31:0] m_axi_gmem_in_RDATA;
input   m_axi_gmem_in_RLAST;
input  [0:0] m_axi_gmem_in_RID;
input  [8:0] m_axi_gmem_in_RFIFONUM;
input  [0:0] m_axi_gmem_in_RUSER;
input  [1:0] m_axi_gmem_in_RRESP;
input   m_axi_gmem_in_BVALID;
output   m_axi_gmem_in_BREADY;
input  [1:0] m_axi_gmem_in_BRESP;
input  [0:0] m_axi_gmem_in_BID;
input  [0:0] m_axi_gmem_in_BUSER;
input  [63:0] input_r;
output   m_axi_gmem_out_AWVALID;
input   m_axi_gmem_out_AWREADY;
output  [63:0] m_axi_gmem_out_AWADDR;
output  [0:0] m_axi_gmem_out_AWID;
output  [31:0] m_axi_gmem_out_AWLEN;
output  [2:0] m_axi_gmem_out_AWSIZE;
output  [1:0] m_axi_gmem_out_AWBURST;
output  [1:0] m_axi_gmem_out_AWLOCK;
output  [3:0] m_axi_gmem_out_AWCACHE;
output  [2:0] m_axi_gmem_out_AWPROT;
output  [3:0] m_axi_gmem_out_AWQOS;
output  [3:0] m_axi_gmem_out_AWREGION;
output  [0:0] m_axi_gmem_out_AWUSER;
output   m_axi_gmem_out_WVALID;
input   m_axi_gmem_out_WREADY;
output  [31:0] m_axi_gmem_out_WDATA;
output  [3:0] m_axi_gmem_out_WSTRB;
output   m_axi_gmem_out_WLAST;
output  [0:0] m_axi_gmem_out_WID;
output  [0:0] m_axi_gmem_out_WUSER;
output   m_axi_gmem_out_ARVALID;
input   m_axi_gmem_out_ARREADY;
output  [63:0] m_axi_gmem_out_ARADDR;
output  [0:0] m_axi_gmem_out_ARID;
output  [31:0] m_axi_gmem_out_ARLEN;
output  [2:0] m_axi_gmem_out_ARSIZE;
output  [1:0] m_axi_gmem_out_ARBURST;
output  [1:0] m_axi_gmem_out_ARLOCK;
output  [3:0] m_axi_gmem_out_ARCACHE;
output  [2:0] m_axi_gmem_out_ARPROT;
output  [3:0] m_axi_gmem_out_ARQOS;
output  [3:0] m_axi_gmem_out_ARREGION;
output  [0:0] m_axi_gmem_out_ARUSER;
input   m_axi_gmem_out_RVALID;
output   m_axi_gmem_out_RREADY;
input  [31:0] m_axi_gmem_out_RDATA;
input   m_axi_gmem_out_RLAST;
input  [0:0] m_axi_gmem_out_RID;
input  [8:0] m_axi_gmem_out_RFIFONUM;
input  [0:0] m_axi_gmem_out_RUSER;
input  [1:0] m_axi_gmem_out_RRESP;
input   m_axi_gmem_out_BVALID;
output   m_axi_gmem_out_BREADY;
input  [1:0] m_axi_gmem_out_BRESP;
input  [0:0] m_axi_gmem_out_BID;
input  [0:0] m_axi_gmem_out_BUSER;
input  [63:0] output_r;
output  [31:0] grp_fu_830_p_din0;
output  [31:0] grp_fu_830_p_din1;
output  [1:0] grp_fu_830_p_opcode;
input  [31:0] grp_fu_830_p_dout0;
output   grp_fu_830_p_ce;
output  [31:0] grp_fu_834_p_din0;
output  [31:0] grp_fu_834_p_din1;
input  [31:0] grp_fu_834_p_dout0;
output   grp_fu_834_p_ce;
output  [31:0] grp_fu_838_p_din0;
output  [31:0] grp_fu_838_p_din1;
output  [4:0] grp_fu_838_p_opcode;
input  [0:0] grp_fu_838_p_dout0;
output   grp_fu_838_p_ce;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg m_axi_gmem_in_ARVALID;
reg[63:0] m_axi_gmem_in_ARADDR;
reg[0:0] m_axi_gmem_in_ARID;
reg[31:0] m_axi_gmem_in_ARLEN;
reg[2:0] m_axi_gmem_in_ARSIZE;
reg[1:0] m_axi_gmem_in_ARBURST;
reg[1:0] m_axi_gmem_in_ARLOCK;
reg[3:0] m_axi_gmem_in_ARCACHE;
reg[2:0] m_axi_gmem_in_ARPROT;
reg[3:0] m_axi_gmem_in_ARQOS;
reg[3:0] m_axi_gmem_in_ARREGION;
reg[0:0] m_axi_gmem_in_ARUSER;
reg m_axi_gmem_in_RREADY;
reg m_axi_gmem_out_AWVALID;
reg m_axi_gmem_out_WVALID;
reg m_axi_gmem_out_BREADY;

(* fsm_encoding = "none" *) reg   [11:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    gmem_in_blk_n_AR;
wire  signed [61:0] trunc_ln_fu_326_p4;
reg   [61:0] trunc_ln_reg_347;
wire    ap_CS_fsm_state11;
reg   [5:0] padded_address0;
reg    padded_ce0;
reg    padded_we0;
reg   [31:0] padded_d0;
wire   [31:0] padded_q0;
reg   [5:0] padded_1_address0;
reg    padded_1_ce0;
reg    padded_1_we0;
reg   [31:0] padded_1_d0;
wire   [31:0] padded_1_q0;
reg   [5:0] padded_2_address0;
reg    padded_2_ce0;
reg    padded_2_we0;
reg   [31:0] padded_2_d0;
wire   [31:0] padded_2_q0;
reg   [5:0] padded_3_address0;
reg    padded_3_ce0;
reg    padded_3_we0;
reg   [31:0] padded_3_d0;
wire   [31:0] padded_3_q0;
reg   [5:0] padded_4_address0;
reg    padded_4_ce0;
reg    padded_4_we0;
reg   [31:0] padded_4_d0;
wire   [31:0] padded_4_q0;
reg   [5:0] padded_5_address0;
reg    padded_5_ce0;
reg    padded_5_we0;
reg   [31:0] padded_5_d0;
wire   [31:0] padded_5_q0;
reg   [5:0] padded_6_address0;
reg    padded_6_ce0;
reg    padded_6_we0;
reg   [31:0] padded_6_d0;
wire   [31:0] padded_6_q0;
reg   [5:0] padded_7_address0;
reg    padded_7_ce0;
reg    padded_7_we0;
reg   [31:0] padded_7_d0;
wire   [31:0] padded_7_q0;
reg   [5:0] padded_8_address0;
reg    padded_8_ce0;
reg    padded_8_we0;
reg   [31:0] padded_8_d0;
wire   [31:0] padded_8_q0;
reg   [5:0] padded_9_address0;
reg    padded_9_ce0;
reg    padded_9_we0;
reg   [31:0] padded_9_d0;
wire   [31:0] padded_9_q0;
reg   [5:0] padded_10_address0;
reg    padded_10_ce0;
reg    padded_10_we0;
reg   [31:0] padded_10_d0;
wire   [31:0] padded_10_q0;
reg   [5:0] padded_11_address0;
reg    padded_11_ce0;
reg    padded_11_we0;
reg   [31:0] padded_11_d0;
wire   [31:0] padded_11_q0;
reg   [5:0] padded_12_address0;
reg    padded_12_ce0;
reg    padded_12_we0;
reg   [31:0] padded_12_d0;
wire   [31:0] padded_12_q0;
reg   [5:0] padded_13_address0;
reg    padded_13_ce0;
reg    padded_13_we0;
reg   [31:0] padded_13_d0;
wire   [31:0] padded_13_q0;
reg   [5:0] padded_14_address0;
reg    padded_14_ce0;
reg    padded_14_we0;
reg   [31:0] padded_14_d0;
wire   [31:0] padded_14_q0;
reg   [5:0] padded_15_address0;
reg    padded_15_ce0;
reg    padded_15_we0;
reg   [31:0] padded_15_d0;
wire   [31:0] padded_15_q0;
wire    grp_c1_Pipeline_1_fu_191_ap_start;
wire    grp_c1_Pipeline_1_fu_191_ap_done;
wire    grp_c1_Pipeline_1_fu_191_ap_idle;
wire    grp_c1_Pipeline_1_fu_191_ap_ready;
wire   [5:0] grp_c1_Pipeline_1_fu_191_padded_address0;
wire    grp_c1_Pipeline_1_fu_191_padded_ce0;
wire    grp_c1_Pipeline_1_fu_191_padded_we0;
wire   [31:0] grp_c1_Pipeline_1_fu_191_padded_d0;
wire   [5:0] grp_c1_Pipeline_1_fu_191_padded_1_address0;
wire    grp_c1_Pipeline_1_fu_191_padded_1_ce0;
wire    grp_c1_Pipeline_1_fu_191_padded_1_we0;
wire   [31:0] grp_c1_Pipeline_1_fu_191_padded_1_d0;
wire   [5:0] grp_c1_Pipeline_1_fu_191_padded_2_address0;
wire    grp_c1_Pipeline_1_fu_191_padded_2_ce0;
wire    grp_c1_Pipeline_1_fu_191_padded_2_we0;
wire   [31:0] grp_c1_Pipeline_1_fu_191_padded_2_d0;
wire   [5:0] grp_c1_Pipeline_1_fu_191_padded_3_address0;
wire    grp_c1_Pipeline_1_fu_191_padded_3_ce0;
wire    grp_c1_Pipeline_1_fu_191_padded_3_we0;
wire   [31:0] grp_c1_Pipeline_1_fu_191_padded_3_d0;
wire   [5:0] grp_c1_Pipeline_1_fu_191_padded_4_address0;
wire    grp_c1_Pipeline_1_fu_191_padded_4_ce0;
wire    grp_c1_Pipeline_1_fu_191_padded_4_we0;
wire   [31:0] grp_c1_Pipeline_1_fu_191_padded_4_d0;
wire   [5:0] grp_c1_Pipeline_1_fu_191_padded_5_address0;
wire    grp_c1_Pipeline_1_fu_191_padded_5_ce0;
wire    grp_c1_Pipeline_1_fu_191_padded_5_we0;
wire   [31:0] grp_c1_Pipeline_1_fu_191_padded_5_d0;
wire   [5:0] grp_c1_Pipeline_1_fu_191_padded_6_address0;
wire    grp_c1_Pipeline_1_fu_191_padded_6_ce0;
wire    grp_c1_Pipeline_1_fu_191_padded_6_we0;
wire   [31:0] grp_c1_Pipeline_1_fu_191_padded_6_d0;
wire   [5:0] grp_c1_Pipeline_1_fu_191_padded_7_address0;
wire    grp_c1_Pipeline_1_fu_191_padded_7_ce0;
wire    grp_c1_Pipeline_1_fu_191_padded_7_we0;
wire   [31:0] grp_c1_Pipeline_1_fu_191_padded_7_d0;
wire   [5:0] grp_c1_Pipeline_1_fu_191_padded_8_address0;
wire    grp_c1_Pipeline_1_fu_191_padded_8_ce0;
wire    grp_c1_Pipeline_1_fu_191_padded_8_we0;
wire   [31:0] grp_c1_Pipeline_1_fu_191_padded_8_d0;
wire   [5:0] grp_c1_Pipeline_1_fu_191_padded_9_address0;
wire    grp_c1_Pipeline_1_fu_191_padded_9_ce0;
wire    grp_c1_Pipeline_1_fu_191_padded_9_we0;
wire   [31:0] grp_c1_Pipeline_1_fu_191_padded_9_d0;
wire   [5:0] grp_c1_Pipeline_1_fu_191_padded_10_address0;
wire    grp_c1_Pipeline_1_fu_191_padded_10_ce0;
wire    grp_c1_Pipeline_1_fu_191_padded_10_we0;
wire   [31:0] grp_c1_Pipeline_1_fu_191_padded_10_d0;
wire   [5:0] grp_c1_Pipeline_1_fu_191_padded_11_address0;
wire    grp_c1_Pipeline_1_fu_191_padded_11_ce0;
wire    grp_c1_Pipeline_1_fu_191_padded_11_we0;
wire   [31:0] grp_c1_Pipeline_1_fu_191_padded_11_d0;
wire   [5:0] grp_c1_Pipeline_1_fu_191_padded_12_address0;
wire    grp_c1_Pipeline_1_fu_191_padded_12_ce0;
wire    grp_c1_Pipeline_1_fu_191_padded_12_we0;
wire   [31:0] grp_c1_Pipeline_1_fu_191_padded_12_d0;
wire   [5:0] grp_c1_Pipeline_1_fu_191_padded_13_address0;
wire    grp_c1_Pipeline_1_fu_191_padded_13_ce0;
wire    grp_c1_Pipeline_1_fu_191_padded_13_we0;
wire   [31:0] grp_c1_Pipeline_1_fu_191_padded_13_d0;
wire   [5:0] grp_c1_Pipeline_1_fu_191_padded_14_address0;
wire    grp_c1_Pipeline_1_fu_191_padded_14_ce0;
wire    grp_c1_Pipeline_1_fu_191_padded_14_we0;
wire   [31:0] grp_c1_Pipeline_1_fu_191_padded_14_d0;
wire   [5:0] grp_c1_Pipeline_1_fu_191_padded_15_address0;
wire    grp_c1_Pipeline_1_fu_191_padded_15_ce0;
wire    grp_c1_Pipeline_1_fu_191_padded_15_we0;
wire   [31:0] grp_c1_Pipeline_1_fu_191_padded_15_d0;
wire    grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_ap_start;
wire    grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_ap_done;
wire    grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_ap_idle;
wire    grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_ap_ready;
wire    grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_m_axi_gmem_in_AWVALID;
wire   [63:0] grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_m_axi_gmem_in_AWADDR;
wire   [0:0] grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_m_axi_gmem_in_AWID;
wire   [31:0] grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_m_axi_gmem_in_AWLEN;
wire   [2:0] grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_m_axi_gmem_in_AWSIZE;
wire   [1:0] grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_m_axi_gmem_in_AWBURST;
wire   [1:0] grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_m_axi_gmem_in_AWLOCK;
wire   [3:0] grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_m_axi_gmem_in_AWCACHE;
wire   [2:0] grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_m_axi_gmem_in_AWPROT;
wire   [3:0] grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_m_axi_gmem_in_AWQOS;
wire   [3:0] grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_m_axi_gmem_in_AWREGION;
wire   [0:0] grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_m_axi_gmem_in_AWUSER;
wire    grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_m_axi_gmem_in_WVALID;
wire   [31:0] grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_m_axi_gmem_in_WDATA;
wire   [3:0] grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_m_axi_gmem_in_WSTRB;
wire    grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_m_axi_gmem_in_WLAST;
wire   [0:0] grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_m_axi_gmem_in_WID;
wire   [0:0] grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_m_axi_gmem_in_WUSER;
wire    grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_m_axi_gmem_in_ARVALID;
wire   [63:0] grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_m_axi_gmem_in_ARADDR;
wire   [0:0] grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_m_axi_gmem_in_ARID;
wire   [31:0] grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_m_axi_gmem_in_ARLEN;
wire   [2:0] grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_m_axi_gmem_in_ARSIZE;
wire   [1:0] grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_m_axi_gmem_in_ARBURST;
wire   [1:0] grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_m_axi_gmem_in_ARLOCK;
wire   [3:0] grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_m_axi_gmem_in_ARCACHE;
wire   [2:0] grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_m_axi_gmem_in_ARPROT;
wire   [3:0] grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_m_axi_gmem_in_ARQOS;
wire   [3:0] grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_m_axi_gmem_in_ARREGION;
wire   [0:0] grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_m_axi_gmem_in_ARUSER;
wire    grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_m_axi_gmem_in_RREADY;
wire    grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_m_axi_gmem_in_BREADY;
wire   [5:0] grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_address0;
wire    grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_ce0;
wire    grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_we0;
wire   [31:0] grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_d0;
wire   [5:0] grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_1_address0;
wire    grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_1_ce0;
wire    grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_1_we0;
wire   [31:0] grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_1_d0;
wire   [5:0] grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_2_address0;
wire    grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_2_ce0;
wire    grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_2_we0;
wire   [31:0] grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_2_d0;
wire   [5:0] grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_3_address0;
wire    grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_3_ce0;
wire    grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_3_we0;
wire   [31:0] grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_3_d0;
wire   [5:0] grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_4_address0;
wire    grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_4_ce0;
wire    grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_4_we0;
wire   [31:0] grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_4_d0;
wire   [5:0] grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_5_address0;
wire    grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_5_ce0;
wire    grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_5_we0;
wire   [31:0] grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_5_d0;
wire   [5:0] grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_6_address0;
wire    grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_6_ce0;
wire    grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_6_we0;
wire   [31:0] grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_6_d0;
wire   [5:0] grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_7_address0;
wire    grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_7_ce0;
wire    grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_7_we0;
wire   [31:0] grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_7_d0;
wire   [5:0] grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_8_address0;
wire    grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_8_ce0;
wire    grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_8_we0;
wire   [31:0] grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_8_d0;
wire   [5:0] grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_9_address0;
wire    grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_9_ce0;
wire    grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_9_we0;
wire   [31:0] grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_9_d0;
wire   [5:0] grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_10_address0;
wire    grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_10_ce0;
wire    grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_10_we0;
wire   [31:0] grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_10_d0;
wire   [5:0] grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_11_address0;
wire    grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_11_ce0;
wire    grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_11_we0;
wire   [31:0] grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_11_d0;
wire   [5:0] grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_12_address0;
wire    grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_12_ce0;
wire    grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_12_we0;
wire   [31:0] grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_12_d0;
wire   [5:0] grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_13_address0;
wire    grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_13_ce0;
wire    grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_13_we0;
wire   [31:0] grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_13_d0;
wire   [5:0] grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_14_address0;
wire    grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_14_ce0;
wire    grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_14_we0;
wire   [31:0] grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_14_d0;
wire   [5:0] grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_15_address0;
wire    grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_15_ce0;
wire    grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_15_we0;
wire   [31:0] grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_15_d0;
wire    grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_ap_start;
wire    grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_ap_done;
wire    grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_ap_idle;
wire    grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_ap_ready;
wire   [5:0] grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_padded_address0;
wire    grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_padded_ce0;
wire   [5:0] grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_padded_1_address0;
wire    grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_padded_1_ce0;
wire   [5:0] grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_padded_2_address0;
wire    grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_padded_2_ce0;
wire   [5:0] grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_padded_3_address0;
wire    grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_padded_3_ce0;
wire   [5:0] grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_padded_4_address0;
wire    grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_padded_4_ce0;
wire   [5:0] grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_padded_5_address0;
wire    grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_padded_5_ce0;
wire   [5:0] grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_padded_6_address0;
wire    grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_padded_6_ce0;
wire   [5:0] grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_padded_7_address0;
wire    grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_padded_7_ce0;
wire   [5:0] grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_padded_8_address0;
wire    grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_padded_8_ce0;
wire   [5:0] grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_padded_9_address0;
wire    grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_padded_9_ce0;
wire   [5:0] grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_padded_10_address0;
wire    grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_padded_10_ce0;
wire   [5:0] grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_padded_11_address0;
wire    grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_padded_11_ce0;
wire   [5:0] grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_padded_12_address0;
wire    grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_padded_12_ce0;
wire   [5:0] grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_padded_13_address0;
wire    grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_padded_13_ce0;
wire   [5:0] grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_padded_14_address0;
wire    grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_padded_14_ce0;
wire   [5:0] grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_padded_15_address0;
wire    grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_padded_15_ce0;
wire    grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_m_axi_gmem_out_AWVALID;
wire   [63:0] grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_m_axi_gmem_out_AWADDR;
wire   [0:0] grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_m_axi_gmem_out_AWID;
wire   [31:0] grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_m_axi_gmem_out_AWLEN;
wire   [2:0] grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_m_axi_gmem_out_AWSIZE;
wire   [1:0] grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_m_axi_gmem_out_AWBURST;
wire   [1:0] grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_m_axi_gmem_out_AWLOCK;
wire   [3:0] grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_m_axi_gmem_out_AWCACHE;
wire   [2:0] grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_m_axi_gmem_out_AWPROT;
wire   [3:0] grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_m_axi_gmem_out_AWQOS;
wire   [3:0] grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_m_axi_gmem_out_AWREGION;
wire   [0:0] grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_m_axi_gmem_out_AWUSER;
wire    grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_m_axi_gmem_out_WVALID;
wire   [31:0] grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_m_axi_gmem_out_WDATA;
wire   [3:0] grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_m_axi_gmem_out_WSTRB;
wire    grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_m_axi_gmem_out_WLAST;
wire   [0:0] grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_m_axi_gmem_out_WID;
wire   [0:0] grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_m_axi_gmem_out_WUSER;
wire    grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_m_axi_gmem_out_ARVALID;
wire   [63:0] grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_m_axi_gmem_out_ARADDR;
wire   [0:0] grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_m_axi_gmem_out_ARID;
wire   [31:0] grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_m_axi_gmem_out_ARLEN;
wire   [2:0] grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_m_axi_gmem_out_ARSIZE;
wire   [1:0] grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_m_axi_gmem_out_ARBURST;
wire   [1:0] grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_m_axi_gmem_out_ARLOCK;
wire   [3:0] grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_m_axi_gmem_out_ARCACHE;
wire   [2:0] grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_m_axi_gmem_out_ARPROT;
wire   [3:0] grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_m_axi_gmem_out_ARQOS;
wire   [3:0] grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_m_axi_gmem_out_ARREGION;
wire   [0:0] grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_m_axi_gmem_out_ARUSER;
wire    grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_m_axi_gmem_out_RREADY;
wire    grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_m_axi_gmem_out_BREADY;
wire   [31:0] grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_grp_fu_362_p_din0;
wire   [31:0] grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_grp_fu_362_p_din1;
wire   [1:0] grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_grp_fu_362_p_opcode;
wire    grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_grp_fu_362_p_ce;
wire   [31:0] grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_grp_fu_366_p_din0;
wire   [31:0] grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_grp_fu_366_p_din1;
wire    grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_grp_fu_366_p_ce;
wire   [31:0] grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_grp_fu_370_p_din0;
wire   [31:0] grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_grp_fu_370_p_din1;
wire   [4:0] grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_grp_fu_370_p_opcode;
wire    grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_grp_fu_370_p_ce;
reg    grp_c1_Pipeline_1_fu_191_ap_start_reg;
wire    ap_CS_fsm_state2;
reg    grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_ap_start_reg;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state10;
reg    grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_ap_start_reg;
wire    ap_CS_fsm_state12;
wire  signed [63:0] sext_ln21_fu_336_p1;
reg    grp_fu_362_ce;
reg    grp_fu_366_ce;
reg    grp_fu_370_ce;
reg   [11:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
reg    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
reg    ap_ST_fsm_state12_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 12'd1;
#0 grp_c1_Pipeline_1_fu_191_ap_start_reg = 1'b0;
#0 grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_ap_start_reg = 1'b0;
#0 grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_ap_start_reg = 1'b0;
end

top_c1_padded_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
padded_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(padded_address0),
    .ce0(padded_ce0),
    .we0(padded_we0),
    .d0(padded_d0),
    .q0(padded_q0)
);

top_c1_padded_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
padded_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(padded_1_address0),
    .ce0(padded_1_ce0),
    .we0(padded_1_we0),
    .d0(padded_1_d0),
    .q0(padded_1_q0)
);

top_c1_padded_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
padded_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(padded_2_address0),
    .ce0(padded_2_ce0),
    .we0(padded_2_we0),
    .d0(padded_2_d0),
    .q0(padded_2_q0)
);

top_c1_padded_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
padded_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(padded_3_address0),
    .ce0(padded_3_ce0),
    .we0(padded_3_we0),
    .d0(padded_3_d0),
    .q0(padded_3_q0)
);

top_c1_padded_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
padded_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(padded_4_address0),
    .ce0(padded_4_ce0),
    .we0(padded_4_we0),
    .d0(padded_4_d0),
    .q0(padded_4_q0)
);

top_c1_padded_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
padded_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(padded_5_address0),
    .ce0(padded_5_ce0),
    .we0(padded_5_we0),
    .d0(padded_5_d0),
    .q0(padded_5_q0)
);

top_c1_padded_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
padded_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(padded_6_address0),
    .ce0(padded_6_ce0),
    .we0(padded_6_we0),
    .d0(padded_6_d0),
    .q0(padded_6_q0)
);

top_c1_padded_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
padded_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(padded_7_address0),
    .ce0(padded_7_ce0),
    .we0(padded_7_we0),
    .d0(padded_7_d0),
    .q0(padded_7_q0)
);

top_c1_padded_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
padded_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(padded_8_address0),
    .ce0(padded_8_ce0),
    .we0(padded_8_we0),
    .d0(padded_8_d0),
    .q0(padded_8_q0)
);

top_c1_padded_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
padded_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(padded_9_address0),
    .ce0(padded_9_ce0),
    .we0(padded_9_we0),
    .d0(padded_9_d0),
    .q0(padded_9_q0)
);

top_c1_padded_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
padded_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(padded_10_address0),
    .ce0(padded_10_ce0),
    .we0(padded_10_we0),
    .d0(padded_10_d0),
    .q0(padded_10_q0)
);

top_c1_padded_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
padded_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(padded_11_address0),
    .ce0(padded_11_ce0),
    .we0(padded_11_we0),
    .d0(padded_11_d0),
    .q0(padded_11_q0)
);

top_c1_padded_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
padded_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(padded_12_address0),
    .ce0(padded_12_ce0),
    .we0(padded_12_we0),
    .d0(padded_12_d0),
    .q0(padded_12_q0)
);

top_c1_padded_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
padded_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(padded_13_address0),
    .ce0(padded_13_ce0),
    .we0(padded_13_we0),
    .d0(padded_13_d0),
    .q0(padded_13_q0)
);

top_c1_padded_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
padded_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(padded_14_address0),
    .ce0(padded_14_ce0),
    .we0(padded_14_we0),
    .d0(padded_14_d0),
    .q0(padded_14_q0)
);

top_c1_padded_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
padded_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(padded_15_address0),
    .ce0(padded_15_ce0),
    .we0(padded_15_we0),
    .d0(padded_15_d0),
    .q0(padded_15_q0)
);

top_c1_Pipeline_1 grp_c1_Pipeline_1_fu_191(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_c1_Pipeline_1_fu_191_ap_start),
    .ap_done(grp_c1_Pipeline_1_fu_191_ap_done),
    .ap_idle(grp_c1_Pipeline_1_fu_191_ap_idle),
    .ap_ready(grp_c1_Pipeline_1_fu_191_ap_ready),
    .padded_address0(grp_c1_Pipeline_1_fu_191_padded_address0),
    .padded_ce0(grp_c1_Pipeline_1_fu_191_padded_ce0),
    .padded_we0(grp_c1_Pipeline_1_fu_191_padded_we0),
    .padded_d0(grp_c1_Pipeline_1_fu_191_padded_d0),
    .padded_1_address0(grp_c1_Pipeline_1_fu_191_padded_1_address0),
    .padded_1_ce0(grp_c1_Pipeline_1_fu_191_padded_1_ce0),
    .padded_1_we0(grp_c1_Pipeline_1_fu_191_padded_1_we0),
    .padded_1_d0(grp_c1_Pipeline_1_fu_191_padded_1_d0),
    .padded_2_address0(grp_c1_Pipeline_1_fu_191_padded_2_address0),
    .padded_2_ce0(grp_c1_Pipeline_1_fu_191_padded_2_ce0),
    .padded_2_we0(grp_c1_Pipeline_1_fu_191_padded_2_we0),
    .padded_2_d0(grp_c1_Pipeline_1_fu_191_padded_2_d0),
    .padded_3_address0(grp_c1_Pipeline_1_fu_191_padded_3_address0),
    .padded_3_ce0(grp_c1_Pipeline_1_fu_191_padded_3_ce0),
    .padded_3_we0(grp_c1_Pipeline_1_fu_191_padded_3_we0),
    .padded_3_d0(grp_c1_Pipeline_1_fu_191_padded_3_d0),
    .padded_4_address0(grp_c1_Pipeline_1_fu_191_padded_4_address0),
    .padded_4_ce0(grp_c1_Pipeline_1_fu_191_padded_4_ce0),
    .padded_4_we0(grp_c1_Pipeline_1_fu_191_padded_4_we0),
    .padded_4_d0(grp_c1_Pipeline_1_fu_191_padded_4_d0),
    .padded_5_address0(grp_c1_Pipeline_1_fu_191_padded_5_address0),
    .padded_5_ce0(grp_c1_Pipeline_1_fu_191_padded_5_ce0),
    .padded_5_we0(grp_c1_Pipeline_1_fu_191_padded_5_we0),
    .padded_5_d0(grp_c1_Pipeline_1_fu_191_padded_5_d0),
    .padded_6_address0(grp_c1_Pipeline_1_fu_191_padded_6_address0),
    .padded_6_ce0(grp_c1_Pipeline_1_fu_191_padded_6_ce0),
    .padded_6_we0(grp_c1_Pipeline_1_fu_191_padded_6_we0),
    .padded_6_d0(grp_c1_Pipeline_1_fu_191_padded_6_d0),
    .padded_7_address0(grp_c1_Pipeline_1_fu_191_padded_7_address0),
    .padded_7_ce0(grp_c1_Pipeline_1_fu_191_padded_7_ce0),
    .padded_7_we0(grp_c1_Pipeline_1_fu_191_padded_7_we0),
    .padded_7_d0(grp_c1_Pipeline_1_fu_191_padded_7_d0),
    .padded_8_address0(grp_c1_Pipeline_1_fu_191_padded_8_address0),
    .padded_8_ce0(grp_c1_Pipeline_1_fu_191_padded_8_ce0),
    .padded_8_we0(grp_c1_Pipeline_1_fu_191_padded_8_we0),
    .padded_8_d0(grp_c1_Pipeline_1_fu_191_padded_8_d0),
    .padded_9_address0(grp_c1_Pipeline_1_fu_191_padded_9_address0),
    .padded_9_ce0(grp_c1_Pipeline_1_fu_191_padded_9_ce0),
    .padded_9_we0(grp_c1_Pipeline_1_fu_191_padded_9_we0),
    .padded_9_d0(grp_c1_Pipeline_1_fu_191_padded_9_d0),
    .padded_10_address0(grp_c1_Pipeline_1_fu_191_padded_10_address0),
    .padded_10_ce0(grp_c1_Pipeline_1_fu_191_padded_10_ce0),
    .padded_10_we0(grp_c1_Pipeline_1_fu_191_padded_10_we0),
    .padded_10_d0(grp_c1_Pipeline_1_fu_191_padded_10_d0),
    .padded_11_address0(grp_c1_Pipeline_1_fu_191_padded_11_address0),
    .padded_11_ce0(grp_c1_Pipeline_1_fu_191_padded_11_ce0),
    .padded_11_we0(grp_c1_Pipeline_1_fu_191_padded_11_we0),
    .padded_11_d0(grp_c1_Pipeline_1_fu_191_padded_11_d0),
    .padded_12_address0(grp_c1_Pipeline_1_fu_191_padded_12_address0),
    .padded_12_ce0(grp_c1_Pipeline_1_fu_191_padded_12_ce0),
    .padded_12_we0(grp_c1_Pipeline_1_fu_191_padded_12_we0),
    .padded_12_d0(grp_c1_Pipeline_1_fu_191_padded_12_d0),
    .padded_13_address0(grp_c1_Pipeline_1_fu_191_padded_13_address0),
    .padded_13_ce0(grp_c1_Pipeline_1_fu_191_padded_13_ce0),
    .padded_13_we0(grp_c1_Pipeline_1_fu_191_padded_13_we0),
    .padded_13_d0(grp_c1_Pipeline_1_fu_191_padded_13_d0),
    .padded_14_address0(grp_c1_Pipeline_1_fu_191_padded_14_address0),
    .padded_14_ce0(grp_c1_Pipeline_1_fu_191_padded_14_ce0),
    .padded_14_we0(grp_c1_Pipeline_1_fu_191_padded_14_we0),
    .padded_14_d0(grp_c1_Pipeline_1_fu_191_padded_14_d0),
    .padded_15_address0(grp_c1_Pipeline_1_fu_191_padded_15_address0),
    .padded_15_ce0(grp_c1_Pipeline_1_fu_191_padded_15_ce0),
    .padded_15_we0(grp_c1_Pipeline_1_fu_191_padded_15_we0),
    .padded_15_d0(grp_c1_Pipeline_1_fu_191_padded_15_d0)
);

top_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2 grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_ap_start),
    .ap_done(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_ap_done),
    .ap_idle(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_ap_idle),
    .ap_ready(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_ap_ready),
    .m_axi_gmem_in_AWVALID(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_m_axi_gmem_in_AWVALID),
    .m_axi_gmem_in_AWREADY(1'b0),
    .m_axi_gmem_in_AWADDR(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_m_axi_gmem_in_AWADDR),
    .m_axi_gmem_in_AWID(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_m_axi_gmem_in_AWID),
    .m_axi_gmem_in_AWLEN(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_m_axi_gmem_in_AWLEN),
    .m_axi_gmem_in_AWSIZE(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_m_axi_gmem_in_AWSIZE),
    .m_axi_gmem_in_AWBURST(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_m_axi_gmem_in_AWBURST),
    .m_axi_gmem_in_AWLOCK(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_m_axi_gmem_in_AWLOCK),
    .m_axi_gmem_in_AWCACHE(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_m_axi_gmem_in_AWCACHE),
    .m_axi_gmem_in_AWPROT(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_m_axi_gmem_in_AWPROT),
    .m_axi_gmem_in_AWQOS(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_m_axi_gmem_in_AWQOS),
    .m_axi_gmem_in_AWREGION(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_m_axi_gmem_in_AWREGION),
    .m_axi_gmem_in_AWUSER(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_m_axi_gmem_in_AWUSER),
    .m_axi_gmem_in_WVALID(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_m_axi_gmem_in_WVALID),
    .m_axi_gmem_in_WREADY(1'b0),
    .m_axi_gmem_in_WDATA(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_m_axi_gmem_in_WDATA),
    .m_axi_gmem_in_WSTRB(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_m_axi_gmem_in_WSTRB),
    .m_axi_gmem_in_WLAST(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_m_axi_gmem_in_WLAST),
    .m_axi_gmem_in_WID(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_m_axi_gmem_in_WID),
    .m_axi_gmem_in_WUSER(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_m_axi_gmem_in_WUSER),
    .m_axi_gmem_in_ARVALID(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_m_axi_gmem_in_ARVALID),
    .m_axi_gmem_in_ARREADY(m_axi_gmem_in_ARREADY),
    .m_axi_gmem_in_ARADDR(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_m_axi_gmem_in_ARADDR),
    .m_axi_gmem_in_ARID(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_m_axi_gmem_in_ARID),
    .m_axi_gmem_in_ARLEN(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_m_axi_gmem_in_ARLEN),
    .m_axi_gmem_in_ARSIZE(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_m_axi_gmem_in_ARSIZE),
    .m_axi_gmem_in_ARBURST(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_m_axi_gmem_in_ARBURST),
    .m_axi_gmem_in_ARLOCK(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_m_axi_gmem_in_ARLOCK),
    .m_axi_gmem_in_ARCACHE(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_m_axi_gmem_in_ARCACHE),
    .m_axi_gmem_in_ARPROT(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_m_axi_gmem_in_ARPROT),
    .m_axi_gmem_in_ARQOS(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_m_axi_gmem_in_ARQOS),
    .m_axi_gmem_in_ARREGION(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_m_axi_gmem_in_ARREGION),
    .m_axi_gmem_in_ARUSER(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_m_axi_gmem_in_ARUSER),
    .m_axi_gmem_in_RVALID(m_axi_gmem_in_RVALID),
    .m_axi_gmem_in_RREADY(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_m_axi_gmem_in_RREADY),
    .m_axi_gmem_in_RDATA(m_axi_gmem_in_RDATA),
    .m_axi_gmem_in_RLAST(m_axi_gmem_in_RLAST),
    .m_axi_gmem_in_RID(m_axi_gmem_in_RID),
    .m_axi_gmem_in_RFIFONUM(m_axi_gmem_in_RFIFONUM),
    .m_axi_gmem_in_RUSER(m_axi_gmem_in_RUSER),
    .m_axi_gmem_in_RRESP(m_axi_gmem_in_RRESP),
    .m_axi_gmem_in_BVALID(1'b0),
    .m_axi_gmem_in_BREADY(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_m_axi_gmem_in_BREADY),
    .m_axi_gmem_in_BRESP(2'd0),
    .m_axi_gmem_in_BID(1'd0),
    .m_axi_gmem_in_BUSER(1'd0),
    .sext_ln21(trunc_ln_reg_347),
    .padded_address0(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_address0),
    .padded_ce0(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_ce0),
    .padded_we0(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_we0),
    .padded_d0(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_d0),
    .padded_1_address0(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_1_address0),
    .padded_1_ce0(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_1_ce0),
    .padded_1_we0(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_1_we0),
    .padded_1_d0(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_1_d0),
    .padded_2_address0(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_2_address0),
    .padded_2_ce0(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_2_ce0),
    .padded_2_we0(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_2_we0),
    .padded_2_d0(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_2_d0),
    .padded_3_address0(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_3_address0),
    .padded_3_ce0(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_3_ce0),
    .padded_3_we0(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_3_we0),
    .padded_3_d0(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_3_d0),
    .padded_4_address0(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_4_address0),
    .padded_4_ce0(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_4_ce0),
    .padded_4_we0(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_4_we0),
    .padded_4_d0(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_4_d0),
    .padded_5_address0(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_5_address0),
    .padded_5_ce0(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_5_ce0),
    .padded_5_we0(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_5_we0),
    .padded_5_d0(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_5_d0),
    .padded_6_address0(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_6_address0),
    .padded_6_ce0(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_6_ce0),
    .padded_6_we0(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_6_we0),
    .padded_6_d0(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_6_d0),
    .padded_7_address0(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_7_address0),
    .padded_7_ce0(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_7_ce0),
    .padded_7_we0(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_7_we0),
    .padded_7_d0(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_7_d0),
    .padded_8_address0(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_8_address0),
    .padded_8_ce0(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_8_ce0),
    .padded_8_we0(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_8_we0),
    .padded_8_d0(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_8_d0),
    .padded_9_address0(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_9_address0),
    .padded_9_ce0(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_9_ce0),
    .padded_9_we0(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_9_we0),
    .padded_9_d0(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_9_d0),
    .padded_10_address0(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_10_address0),
    .padded_10_ce0(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_10_ce0),
    .padded_10_we0(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_10_we0),
    .padded_10_d0(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_10_d0),
    .padded_11_address0(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_11_address0),
    .padded_11_ce0(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_11_ce0),
    .padded_11_we0(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_11_we0),
    .padded_11_d0(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_11_d0),
    .padded_12_address0(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_12_address0),
    .padded_12_ce0(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_12_ce0),
    .padded_12_we0(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_12_we0),
    .padded_12_d0(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_12_d0),
    .padded_13_address0(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_13_address0),
    .padded_13_ce0(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_13_ce0),
    .padded_13_we0(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_13_we0),
    .padded_13_d0(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_13_d0),
    .padded_14_address0(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_14_address0),
    .padded_14_ce0(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_14_ce0),
    .padded_14_we0(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_14_we0),
    .padded_14_d0(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_14_d0),
    .padded_15_address0(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_15_address0),
    .padded_15_ce0(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_15_ce0),
    .padded_15_we0(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_15_we0),
    .padded_15_d0(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_15_d0)
);

top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5 grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_ap_start),
    .ap_done(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_ap_done),
    .ap_idle(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_ap_idle),
    .ap_ready(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_ap_ready),
    .padded_address0(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_padded_address0),
    .padded_ce0(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_padded_ce0),
    .padded_q0(padded_q0),
    .padded_1_address0(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_padded_1_address0),
    .padded_1_ce0(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_padded_1_ce0),
    .padded_1_q0(padded_1_q0),
    .padded_2_address0(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_padded_2_address0),
    .padded_2_ce0(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_padded_2_ce0),
    .padded_2_q0(padded_2_q0),
    .padded_3_address0(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_padded_3_address0),
    .padded_3_ce0(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_padded_3_ce0),
    .padded_3_q0(padded_3_q0),
    .padded_4_address0(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_padded_4_address0),
    .padded_4_ce0(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_padded_4_ce0),
    .padded_4_q0(padded_4_q0),
    .padded_5_address0(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_padded_5_address0),
    .padded_5_ce0(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_padded_5_ce0),
    .padded_5_q0(padded_5_q0),
    .padded_6_address0(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_padded_6_address0),
    .padded_6_ce0(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_padded_6_ce0),
    .padded_6_q0(padded_6_q0),
    .padded_7_address0(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_padded_7_address0),
    .padded_7_ce0(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_padded_7_ce0),
    .padded_7_q0(padded_7_q0),
    .padded_8_address0(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_padded_8_address0),
    .padded_8_ce0(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_padded_8_ce0),
    .padded_8_q0(padded_8_q0),
    .padded_9_address0(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_padded_9_address0),
    .padded_9_ce0(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_padded_9_ce0),
    .padded_9_q0(padded_9_q0),
    .padded_10_address0(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_padded_10_address0),
    .padded_10_ce0(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_padded_10_ce0),
    .padded_10_q0(padded_10_q0),
    .padded_11_address0(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_padded_11_address0),
    .padded_11_ce0(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_padded_11_ce0),
    .padded_11_q0(padded_11_q0),
    .padded_12_address0(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_padded_12_address0),
    .padded_12_ce0(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_padded_12_ce0),
    .padded_12_q0(padded_12_q0),
    .padded_13_address0(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_padded_13_address0),
    .padded_13_ce0(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_padded_13_ce0),
    .padded_13_q0(padded_13_q0),
    .padded_14_address0(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_padded_14_address0),
    .padded_14_ce0(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_padded_14_ce0),
    .padded_14_q0(padded_14_q0),
    .padded_15_address0(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_padded_15_address0),
    .padded_15_ce0(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_padded_15_ce0),
    .padded_15_q0(padded_15_q0),
    .output_r(output_r),
    .m_axi_gmem_out_AWVALID(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_m_axi_gmem_out_AWVALID),
    .m_axi_gmem_out_AWREADY(m_axi_gmem_out_AWREADY),
    .m_axi_gmem_out_AWADDR(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_m_axi_gmem_out_AWADDR),
    .m_axi_gmem_out_AWID(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_m_axi_gmem_out_AWID),
    .m_axi_gmem_out_AWLEN(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_m_axi_gmem_out_AWLEN),
    .m_axi_gmem_out_AWSIZE(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_m_axi_gmem_out_AWSIZE),
    .m_axi_gmem_out_AWBURST(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_m_axi_gmem_out_AWBURST),
    .m_axi_gmem_out_AWLOCK(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_m_axi_gmem_out_AWLOCK),
    .m_axi_gmem_out_AWCACHE(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_m_axi_gmem_out_AWCACHE),
    .m_axi_gmem_out_AWPROT(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_m_axi_gmem_out_AWPROT),
    .m_axi_gmem_out_AWQOS(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_m_axi_gmem_out_AWQOS),
    .m_axi_gmem_out_AWREGION(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_m_axi_gmem_out_AWREGION),
    .m_axi_gmem_out_AWUSER(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_m_axi_gmem_out_AWUSER),
    .m_axi_gmem_out_WVALID(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_m_axi_gmem_out_WVALID),
    .m_axi_gmem_out_WREADY(m_axi_gmem_out_WREADY),
    .m_axi_gmem_out_WDATA(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_m_axi_gmem_out_WDATA),
    .m_axi_gmem_out_WSTRB(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_m_axi_gmem_out_WSTRB),
    .m_axi_gmem_out_WLAST(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_m_axi_gmem_out_WLAST),
    .m_axi_gmem_out_WID(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_m_axi_gmem_out_WID),
    .m_axi_gmem_out_WUSER(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_m_axi_gmem_out_WUSER),
    .m_axi_gmem_out_ARVALID(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_m_axi_gmem_out_ARVALID),
    .m_axi_gmem_out_ARREADY(1'b0),
    .m_axi_gmem_out_ARADDR(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_m_axi_gmem_out_ARADDR),
    .m_axi_gmem_out_ARID(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_m_axi_gmem_out_ARID),
    .m_axi_gmem_out_ARLEN(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_m_axi_gmem_out_ARLEN),
    .m_axi_gmem_out_ARSIZE(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_m_axi_gmem_out_ARSIZE),
    .m_axi_gmem_out_ARBURST(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_m_axi_gmem_out_ARBURST),
    .m_axi_gmem_out_ARLOCK(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_m_axi_gmem_out_ARLOCK),
    .m_axi_gmem_out_ARCACHE(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_m_axi_gmem_out_ARCACHE),
    .m_axi_gmem_out_ARPROT(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_m_axi_gmem_out_ARPROT),
    .m_axi_gmem_out_ARQOS(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_m_axi_gmem_out_ARQOS),
    .m_axi_gmem_out_ARREGION(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_m_axi_gmem_out_ARREGION),
    .m_axi_gmem_out_ARUSER(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_m_axi_gmem_out_ARUSER),
    .m_axi_gmem_out_RVALID(1'b0),
    .m_axi_gmem_out_RREADY(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_m_axi_gmem_out_RREADY),
    .m_axi_gmem_out_RDATA(32'd0),
    .m_axi_gmem_out_RLAST(1'b0),
    .m_axi_gmem_out_RID(1'd0),
    .m_axi_gmem_out_RFIFONUM(9'd0),
    .m_axi_gmem_out_RUSER(1'd0),
    .m_axi_gmem_out_RRESP(2'd0),
    .m_axi_gmem_out_BVALID(m_axi_gmem_out_BVALID),
    .m_axi_gmem_out_BREADY(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_m_axi_gmem_out_BREADY),
    .m_axi_gmem_out_BRESP(m_axi_gmem_out_BRESP),
    .m_axi_gmem_out_BID(m_axi_gmem_out_BID),
    .m_axi_gmem_out_BUSER(m_axi_gmem_out_BUSER),
    .grp_fu_362_p_din0(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_grp_fu_362_p_din0),
    .grp_fu_362_p_din1(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_grp_fu_362_p_din1),
    .grp_fu_362_p_opcode(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_grp_fu_362_p_opcode),
    .grp_fu_362_p_dout0(grp_fu_830_p_dout0),
    .grp_fu_362_p_ce(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_grp_fu_362_p_ce),
    .grp_fu_366_p_din0(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_grp_fu_366_p_din0),
    .grp_fu_366_p_din1(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_grp_fu_366_p_din1),
    .grp_fu_366_p_dout0(grp_fu_834_p_dout0),
    .grp_fu_366_p_ce(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_grp_fu_366_p_ce),
    .grp_fu_370_p_din0(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_grp_fu_370_p_din0),
    .grp_fu_370_p_din1(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_grp_fu_370_p_din1),
    .grp_fu_370_p_opcode(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_grp_fu_370_p_opcode),
    .grp_fu_370_p_dout0(grp_fu_838_p_dout0),
    .grp_fu_370_p_ce(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_grp_fu_370_p_ce)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_c1_Pipeline_1_fu_191_ap_start_reg <= 1'b0;
    end else begin
        if ((~((m_axi_gmem_in_ARREADY == 1'b0) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_c1_Pipeline_1_fu_191_ap_start_reg <= 1'b1;
        end else if ((grp_c1_Pipeline_1_fu_191_ap_ready == 1'b1)) begin
            grp_c1_Pipeline_1_fu_191_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state9)) begin
            grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_ap_start_reg <= 1'b1;
        end else if ((grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_ap_ready == 1'b1)) begin
            grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state11)) begin
            grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_ap_start_reg <= 1'b1;
        end else if ((grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_ap_ready == 1'b1)) begin
            grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        trunc_ln_reg_347 <= {{input_r[63:2]}};
    end
end

always @ (*) begin
    if ((grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_ap_done == 1'b0)) begin
        ap_ST_fsm_state10_blk = 1'b1;
    end else begin
        ap_ST_fsm_state10_blk = 1'b0;
    end
end

assign ap_ST_fsm_state11_blk = 1'b0;

always @ (*) begin
    if ((grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_ap_done == 1'b0)) begin
        ap_ST_fsm_state12_blk = 1'b1;
    end else begin
        ap_ST_fsm_state12_blk = 1'b0;
    end
end

always @ (*) begin
    if (((m_axi_gmem_in_ARREADY == 1'b0) | (ap_start == 1'b0))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_c1_Pipeline_1_fu_191_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if ((((grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state12)) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        gmem_in_blk_n_AR = m_axi_gmem_in_ARREADY;
    end else begin
        gmem_in_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_362_ce = grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_grp_fu_362_p_ce;
    end else begin
        grp_fu_362_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_366_ce = grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_grp_fu_366_p_ce;
    end else begin
        grp_fu_366_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_370_ce = grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_grp_fu_370_p_ce;
    end else begin
        grp_fu_370_ce = 1'b1;
    end
end

always @ (*) begin
    if ((~((m_axi_gmem_in_ARREADY == 1'b0) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        m_axi_gmem_in_ARADDR = sext_ln21_fu_336_p1;
    end else if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        m_axi_gmem_in_ARADDR = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_m_axi_gmem_in_ARADDR;
    end else begin
        m_axi_gmem_in_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        m_axi_gmem_in_ARBURST = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_m_axi_gmem_in_ARBURST;
    end else begin
        m_axi_gmem_in_ARBURST = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        m_axi_gmem_in_ARCACHE = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_m_axi_gmem_in_ARCACHE;
    end else begin
        m_axi_gmem_in_ARCACHE = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        m_axi_gmem_in_ARID = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_m_axi_gmem_in_ARID;
    end else begin
        m_axi_gmem_in_ARID = 1'd0;
    end
end

always @ (*) begin
    if ((~((m_axi_gmem_in_ARREADY == 1'b0) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        m_axi_gmem_in_ARLEN = 32'd784;
    end else if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        m_axi_gmem_in_ARLEN = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_m_axi_gmem_in_ARLEN;
    end else begin
        m_axi_gmem_in_ARLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        m_axi_gmem_in_ARLOCK = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_m_axi_gmem_in_ARLOCK;
    end else begin
        m_axi_gmem_in_ARLOCK = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        m_axi_gmem_in_ARPROT = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_m_axi_gmem_in_ARPROT;
    end else begin
        m_axi_gmem_in_ARPROT = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        m_axi_gmem_in_ARQOS = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_m_axi_gmem_in_ARQOS;
    end else begin
        m_axi_gmem_in_ARQOS = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        m_axi_gmem_in_ARREGION = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_m_axi_gmem_in_ARREGION;
    end else begin
        m_axi_gmem_in_ARREGION = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        m_axi_gmem_in_ARSIZE = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_m_axi_gmem_in_ARSIZE;
    end else begin
        m_axi_gmem_in_ARSIZE = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        m_axi_gmem_in_ARUSER = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_m_axi_gmem_in_ARUSER;
    end else begin
        m_axi_gmem_in_ARUSER = 1'd0;
    end
end

always @ (*) begin
    if ((~((m_axi_gmem_in_ARREADY == 1'b0) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        m_axi_gmem_in_ARVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        m_axi_gmem_in_ARVALID = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_m_axi_gmem_in_ARVALID;
    end else begin
        m_axi_gmem_in_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        m_axi_gmem_in_RREADY = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_m_axi_gmem_in_RREADY;
    end else begin
        m_axi_gmem_in_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11))) begin
        m_axi_gmem_out_AWVALID = grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_m_axi_gmem_out_AWVALID;
    end else begin
        m_axi_gmem_out_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11))) begin
        m_axi_gmem_out_BREADY = grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_m_axi_gmem_out_BREADY;
    end else begin
        m_axi_gmem_out_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11))) begin
        m_axi_gmem_out_WVALID = grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_m_axi_gmem_out_WVALID;
    end else begin
        m_axi_gmem_out_WVALID = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        padded_10_address0 = grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_padded_10_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        padded_10_address0 = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_10_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_10_address0 = grp_c1_Pipeline_1_fu_191_padded_10_address0;
    end else begin
        padded_10_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        padded_10_ce0 = grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_padded_10_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        padded_10_ce0 = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_10_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_10_ce0 = grp_c1_Pipeline_1_fu_191_padded_10_ce0;
    end else begin
        padded_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        padded_10_d0 = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_10_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_10_d0 = grp_c1_Pipeline_1_fu_191_padded_10_d0;
    end else begin
        padded_10_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        padded_10_we0 = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_10_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_10_we0 = grp_c1_Pipeline_1_fu_191_padded_10_we0;
    end else begin
        padded_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        padded_11_address0 = grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_padded_11_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        padded_11_address0 = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_11_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_11_address0 = grp_c1_Pipeline_1_fu_191_padded_11_address0;
    end else begin
        padded_11_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        padded_11_ce0 = grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_padded_11_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        padded_11_ce0 = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_11_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_11_ce0 = grp_c1_Pipeline_1_fu_191_padded_11_ce0;
    end else begin
        padded_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        padded_11_d0 = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_11_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_11_d0 = grp_c1_Pipeline_1_fu_191_padded_11_d0;
    end else begin
        padded_11_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        padded_11_we0 = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_11_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_11_we0 = grp_c1_Pipeline_1_fu_191_padded_11_we0;
    end else begin
        padded_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        padded_12_address0 = grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_padded_12_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        padded_12_address0 = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_12_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_12_address0 = grp_c1_Pipeline_1_fu_191_padded_12_address0;
    end else begin
        padded_12_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        padded_12_ce0 = grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_padded_12_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        padded_12_ce0 = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_12_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_12_ce0 = grp_c1_Pipeline_1_fu_191_padded_12_ce0;
    end else begin
        padded_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        padded_12_d0 = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_12_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_12_d0 = grp_c1_Pipeline_1_fu_191_padded_12_d0;
    end else begin
        padded_12_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        padded_12_we0 = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_12_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_12_we0 = grp_c1_Pipeline_1_fu_191_padded_12_we0;
    end else begin
        padded_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        padded_13_address0 = grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_padded_13_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        padded_13_address0 = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_13_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_13_address0 = grp_c1_Pipeline_1_fu_191_padded_13_address0;
    end else begin
        padded_13_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        padded_13_ce0 = grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_padded_13_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        padded_13_ce0 = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_13_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_13_ce0 = grp_c1_Pipeline_1_fu_191_padded_13_ce0;
    end else begin
        padded_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        padded_13_d0 = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_13_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_13_d0 = grp_c1_Pipeline_1_fu_191_padded_13_d0;
    end else begin
        padded_13_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        padded_13_we0 = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_13_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_13_we0 = grp_c1_Pipeline_1_fu_191_padded_13_we0;
    end else begin
        padded_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        padded_14_address0 = grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_padded_14_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        padded_14_address0 = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_14_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_14_address0 = grp_c1_Pipeline_1_fu_191_padded_14_address0;
    end else begin
        padded_14_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        padded_14_ce0 = grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_padded_14_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        padded_14_ce0 = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_14_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_14_ce0 = grp_c1_Pipeline_1_fu_191_padded_14_ce0;
    end else begin
        padded_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        padded_14_d0 = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_14_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_14_d0 = grp_c1_Pipeline_1_fu_191_padded_14_d0;
    end else begin
        padded_14_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        padded_14_we0 = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_14_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_14_we0 = grp_c1_Pipeline_1_fu_191_padded_14_we0;
    end else begin
        padded_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        padded_15_address0 = grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_padded_15_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        padded_15_address0 = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_15_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_15_address0 = grp_c1_Pipeline_1_fu_191_padded_15_address0;
    end else begin
        padded_15_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        padded_15_ce0 = grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_padded_15_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        padded_15_ce0 = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_15_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_15_ce0 = grp_c1_Pipeline_1_fu_191_padded_15_ce0;
    end else begin
        padded_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        padded_15_d0 = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_15_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_15_d0 = grp_c1_Pipeline_1_fu_191_padded_15_d0;
    end else begin
        padded_15_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        padded_15_we0 = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_15_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_15_we0 = grp_c1_Pipeline_1_fu_191_padded_15_we0;
    end else begin
        padded_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        padded_1_address0 = grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_padded_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        padded_1_address0 = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_1_address0 = grp_c1_Pipeline_1_fu_191_padded_1_address0;
    end else begin
        padded_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        padded_1_ce0 = grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_padded_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        padded_1_ce0 = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_1_ce0 = grp_c1_Pipeline_1_fu_191_padded_1_ce0;
    end else begin
        padded_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        padded_1_d0 = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_1_d0 = grp_c1_Pipeline_1_fu_191_padded_1_d0;
    end else begin
        padded_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        padded_1_we0 = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_1_we0 = grp_c1_Pipeline_1_fu_191_padded_1_we0;
    end else begin
        padded_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        padded_2_address0 = grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_padded_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        padded_2_address0 = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_2_address0 = grp_c1_Pipeline_1_fu_191_padded_2_address0;
    end else begin
        padded_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        padded_2_ce0 = grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_padded_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        padded_2_ce0 = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_2_ce0 = grp_c1_Pipeline_1_fu_191_padded_2_ce0;
    end else begin
        padded_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        padded_2_d0 = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_2_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_2_d0 = grp_c1_Pipeline_1_fu_191_padded_2_d0;
    end else begin
        padded_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        padded_2_we0 = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_2_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_2_we0 = grp_c1_Pipeline_1_fu_191_padded_2_we0;
    end else begin
        padded_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        padded_3_address0 = grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_padded_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        padded_3_address0 = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_3_address0 = grp_c1_Pipeline_1_fu_191_padded_3_address0;
    end else begin
        padded_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        padded_3_ce0 = grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_padded_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        padded_3_ce0 = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_3_ce0 = grp_c1_Pipeline_1_fu_191_padded_3_ce0;
    end else begin
        padded_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        padded_3_d0 = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_3_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_3_d0 = grp_c1_Pipeline_1_fu_191_padded_3_d0;
    end else begin
        padded_3_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        padded_3_we0 = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_3_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_3_we0 = grp_c1_Pipeline_1_fu_191_padded_3_we0;
    end else begin
        padded_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        padded_4_address0 = grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_padded_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        padded_4_address0 = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_4_address0 = grp_c1_Pipeline_1_fu_191_padded_4_address0;
    end else begin
        padded_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        padded_4_ce0 = grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_padded_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        padded_4_ce0 = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_4_ce0 = grp_c1_Pipeline_1_fu_191_padded_4_ce0;
    end else begin
        padded_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        padded_4_d0 = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_4_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_4_d0 = grp_c1_Pipeline_1_fu_191_padded_4_d0;
    end else begin
        padded_4_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        padded_4_we0 = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_4_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_4_we0 = grp_c1_Pipeline_1_fu_191_padded_4_we0;
    end else begin
        padded_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        padded_5_address0 = grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_padded_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        padded_5_address0 = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_5_address0 = grp_c1_Pipeline_1_fu_191_padded_5_address0;
    end else begin
        padded_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        padded_5_ce0 = grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_padded_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        padded_5_ce0 = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_5_ce0 = grp_c1_Pipeline_1_fu_191_padded_5_ce0;
    end else begin
        padded_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        padded_5_d0 = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_5_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_5_d0 = grp_c1_Pipeline_1_fu_191_padded_5_d0;
    end else begin
        padded_5_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        padded_5_we0 = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_5_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_5_we0 = grp_c1_Pipeline_1_fu_191_padded_5_we0;
    end else begin
        padded_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        padded_6_address0 = grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_padded_6_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        padded_6_address0 = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_6_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_6_address0 = grp_c1_Pipeline_1_fu_191_padded_6_address0;
    end else begin
        padded_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        padded_6_ce0 = grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_padded_6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        padded_6_ce0 = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_6_ce0 = grp_c1_Pipeline_1_fu_191_padded_6_ce0;
    end else begin
        padded_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        padded_6_d0 = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_6_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_6_d0 = grp_c1_Pipeline_1_fu_191_padded_6_d0;
    end else begin
        padded_6_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        padded_6_we0 = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_6_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_6_we0 = grp_c1_Pipeline_1_fu_191_padded_6_we0;
    end else begin
        padded_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        padded_7_address0 = grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_padded_7_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        padded_7_address0 = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_7_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_7_address0 = grp_c1_Pipeline_1_fu_191_padded_7_address0;
    end else begin
        padded_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        padded_7_ce0 = grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_padded_7_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        padded_7_ce0 = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_7_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_7_ce0 = grp_c1_Pipeline_1_fu_191_padded_7_ce0;
    end else begin
        padded_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        padded_7_d0 = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_7_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_7_d0 = grp_c1_Pipeline_1_fu_191_padded_7_d0;
    end else begin
        padded_7_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        padded_7_we0 = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_7_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_7_we0 = grp_c1_Pipeline_1_fu_191_padded_7_we0;
    end else begin
        padded_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        padded_8_address0 = grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_padded_8_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        padded_8_address0 = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_8_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_8_address0 = grp_c1_Pipeline_1_fu_191_padded_8_address0;
    end else begin
        padded_8_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        padded_8_ce0 = grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_padded_8_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        padded_8_ce0 = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_8_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_8_ce0 = grp_c1_Pipeline_1_fu_191_padded_8_ce0;
    end else begin
        padded_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        padded_8_d0 = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_8_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_8_d0 = grp_c1_Pipeline_1_fu_191_padded_8_d0;
    end else begin
        padded_8_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        padded_8_we0 = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_8_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_8_we0 = grp_c1_Pipeline_1_fu_191_padded_8_we0;
    end else begin
        padded_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        padded_9_address0 = grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_padded_9_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        padded_9_address0 = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_9_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_9_address0 = grp_c1_Pipeline_1_fu_191_padded_9_address0;
    end else begin
        padded_9_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        padded_9_ce0 = grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_padded_9_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        padded_9_ce0 = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_9_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_9_ce0 = grp_c1_Pipeline_1_fu_191_padded_9_ce0;
    end else begin
        padded_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        padded_9_d0 = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_9_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_9_d0 = grp_c1_Pipeline_1_fu_191_padded_9_d0;
    end else begin
        padded_9_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        padded_9_we0 = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_9_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_9_we0 = grp_c1_Pipeline_1_fu_191_padded_9_we0;
    end else begin
        padded_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        padded_address0 = grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_padded_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        padded_address0 = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_address0 = grp_c1_Pipeline_1_fu_191_padded_address0;
    end else begin
        padded_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        padded_ce0 = grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_padded_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        padded_ce0 = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_ce0 = grp_c1_Pipeline_1_fu_191_padded_ce0;
    end else begin
        padded_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        padded_d0 = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_d0 = grp_c1_Pipeline_1_fu_191_padded_d0;
    end else begin
        padded_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        padded_we0 = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_padded_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_we0 = grp_c1_Pipeline_1_fu_191_padded_we0;
    end else begin
        padded_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((m_axi_gmem_in_ARREADY == 1'b0) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((grp_c1_Pipeline_1_fu_191_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            if (((grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            if (((grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign grp_c1_Pipeline_1_fu_191_ap_start = grp_c1_Pipeline_1_fu_191_ap_start_reg;

assign grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_ap_start = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227_ap_start_reg;

assign grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_ap_start = grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_ap_start_reg;

assign grp_fu_830_p_ce = grp_fu_362_ce;

assign grp_fu_830_p_din0 = grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_grp_fu_362_p_din0;

assign grp_fu_830_p_din1 = grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_grp_fu_362_p_din1;

assign grp_fu_830_p_opcode = 2'd0;

assign grp_fu_834_p_ce = grp_fu_366_ce;

assign grp_fu_834_p_din0 = grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_grp_fu_366_p_din0;

assign grp_fu_834_p_din1 = grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_grp_fu_366_p_din1;

assign grp_fu_838_p_ce = grp_fu_370_ce;

assign grp_fu_838_p_din0 = grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_grp_fu_370_p_din0;

assign grp_fu_838_p_din1 = grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_grp_fu_370_p_din1;

assign grp_fu_838_p_opcode = grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_grp_fu_370_p_opcode;

assign m_axi_gmem_in_AWADDR = 64'd0;

assign m_axi_gmem_in_AWBURST = 2'd0;

assign m_axi_gmem_in_AWCACHE = 4'd0;

assign m_axi_gmem_in_AWID = 1'd0;

assign m_axi_gmem_in_AWLEN = 32'd0;

assign m_axi_gmem_in_AWLOCK = 2'd0;

assign m_axi_gmem_in_AWPROT = 3'd0;

assign m_axi_gmem_in_AWQOS = 4'd0;

assign m_axi_gmem_in_AWREGION = 4'd0;

assign m_axi_gmem_in_AWSIZE = 3'd0;

assign m_axi_gmem_in_AWUSER = 1'd0;

assign m_axi_gmem_in_AWVALID = 1'b0;

assign m_axi_gmem_in_BREADY = 1'b0;

assign m_axi_gmem_in_WDATA = 32'd0;

assign m_axi_gmem_in_WID = 1'd0;

assign m_axi_gmem_in_WLAST = 1'b0;

assign m_axi_gmem_in_WSTRB = 4'd0;

assign m_axi_gmem_in_WUSER = 1'd0;

assign m_axi_gmem_in_WVALID = 1'b0;

assign m_axi_gmem_out_ARADDR = 64'd0;

assign m_axi_gmem_out_ARBURST = 2'd0;

assign m_axi_gmem_out_ARCACHE = 4'd0;

assign m_axi_gmem_out_ARID = 1'd0;

assign m_axi_gmem_out_ARLEN = 32'd0;

assign m_axi_gmem_out_ARLOCK = 2'd0;

assign m_axi_gmem_out_ARPROT = 3'd0;

assign m_axi_gmem_out_ARQOS = 4'd0;

assign m_axi_gmem_out_ARREGION = 4'd0;

assign m_axi_gmem_out_ARSIZE = 3'd0;

assign m_axi_gmem_out_ARUSER = 1'd0;

assign m_axi_gmem_out_ARVALID = 1'b0;

assign m_axi_gmem_out_AWADDR = grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_m_axi_gmem_out_AWADDR;

assign m_axi_gmem_out_AWBURST = grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_m_axi_gmem_out_AWBURST;

assign m_axi_gmem_out_AWCACHE = grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_m_axi_gmem_out_AWCACHE;

assign m_axi_gmem_out_AWID = grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_m_axi_gmem_out_AWID;

assign m_axi_gmem_out_AWLEN = grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_m_axi_gmem_out_AWLEN;

assign m_axi_gmem_out_AWLOCK = grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_m_axi_gmem_out_AWLOCK;

assign m_axi_gmem_out_AWPROT = grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_m_axi_gmem_out_AWPROT;

assign m_axi_gmem_out_AWQOS = grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_m_axi_gmem_out_AWQOS;

assign m_axi_gmem_out_AWREGION = grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_m_axi_gmem_out_AWREGION;

assign m_axi_gmem_out_AWSIZE = grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_m_axi_gmem_out_AWSIZE;

assign m_axi_gmem_out_AWUSER = grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_m_axi_gmem_out_AWUSER;

assign m_axi_gmem_out_RREADY = 1'b0;

assign m_axi_gmem_out_WDATA = grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_m_axi_gmem_out_WDATA;

assign m_axi_gmem_out_WID = grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_m_axi_gmem_out_WID;

assign m_axi_gmem_out_WLAST = grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_m_axi_gmem_out_WLAST;

assign m_axi_gmem_out_WSTRB = grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_m_axi_gmem_out_WSTRB;

assign m_axi_gmem_out_WUSER = grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250_m_axi_gmem_out_WUSER;

assign sext_ln21_fu_336_p1 = trunc_ln_fu_326_p4;

assign trunc_ln_fu_326_p4 = {{input_r[63:2]}};

endmodule //top_c1
