{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 28 08:36:23 2020 " "Info: Processing started: Sat Nov 28 08:36:23 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off aaa -c aaa " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off aaa -c aaa" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aaa.vhd 10 5 " "Info: Found 10 design units, including 5 entities, in source file aaa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aaa-structural " "Info: Found design unit 1: aaa-structural" {  } { { "aaa.vhd" "" { Text "E:/projects/LAB10/structural/counter jk/aaa/aaa.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 NOT_gate-behavioral " "Info: Found design unit 2: NOT_gate-behavioral" {  } { { "aaa.vhd" "" { Text "E:/projects/LAB10/structural/counter jk/aaa/aaa.vhd" 92 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 AND2_gate-behavioral " "Info: Found design unit 3: AND2_gate-behavioral" {  } { { "aaa.vhd" "" { Text "E:/projects/LAB10/structural/counter jk/aaa/aaa.vhd" 109 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 NOR2_gate-behavioral " "Info: Found design unit 4: NOR2_gate-behavioral" {  } { { "aaa.vhd" "" { Text "E:/projects/LAB10/structural/counter jk/aaa/aaa.vhd" 125 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 JKpetFF-behavioral " "Info: Found design unit 5: JKpetFF-behavioral" {  } { { "aaa.vhd" "" { Text "E:/projects/LAB10/structural/counter jk/aaa/aaa.vhd" 141 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 aaa " "Info: Found entity 1: aaa" {  } { { "aaa.vhd" "" { Text "E:/projects/LAB10/structural/counter jk/aaa/aaa.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "2 NOT_gate " "Info: Found entity 2: NOT_gate" {  } { { "aaa.vhd" "" { Text "E:/projects/LAB10/structural/counter jk/aaa/aaa.vhd" 86 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "3 AND2_gate " "Info: Found entity 3: AND2_gate" {  } { { "aaa.vhd" "" { Text "E:/projects/LAB10/structural/counter jk/aaa/aaa.vhd" 103 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "4 NOR2_gate " "Info: Found entity 4: NOR2_gate" {  } { { "aaa.vhd" "" { Text "E:/projects/LAB10/structural/counter jk/aaa/aaa.vhd" 119 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "5 JKpetFF " "Info: Found entity 5: JKpetFF" {  } { { "aaa.vhd" "" { Text "E:/projects/LAB10/structural/counter jk/aaa/aaa.vhd" 135 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "aaa " "Info: Elaborating entity \"aaa\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S001 aaa.vhd(43) " "Warning (10036): Verilog HDL or VHDL warning at aaa.vhd(43): object \"S001\" assigned a value but never read" {  } { { "aaa.vhd" "" { Text "E:/projects/LAB10/structural/counter jk/aaa/aaa.vhd" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ncp7_C003 aaa.vhd(56) " "Warning (10036): Verilog HDL or VHDL warning at aaa.vhd(56): object \"ncp7_C003\" assigned a value but never read" {  } { { "aaa.vhd" "" { Text "E:/projects/LAB10/structural/counter jk/aaa/aaa.vhd" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JKpetFF JKpetFF:C002 " "Info: Elaborating entity \"JKpetFF\" for hierarchy \"JKpetFF:C002\"" {  } { { "aaa.vhd" "C002" { Text "E:/projects/LAB10/structural/counter jk/aaa/aaa.vhd" 68 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOT_gate NOT_gate:C006 " "Info: Elaborating entity \"NOT_gate\" for hierarchy \"NOT_gate:C006\"" {  } { { "aaa.vhd" "C006" { Text "E:/projects/LAB10/structural/counter jk/aaa/aaa.vhd" 72 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND2_gate AND2_gate:C007 " "Info: Elaborating entity \"AND2_gate\" for hierarchy \"AND2_gate:C007\"" {  } { { "aaa.vhd" "C007" { Text "E:/projects/LAB10/structural/counter jk/aaa/aaa.vhd" 73 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOR2_gate NOR2_gate:C043 " "Info: Elaborating entity \"NOR2_gate\" for hierarchy \"NOR2_gate:C043\"" {  } { { "aaa.vhd" "C043" { Text "E:/projects/LAB10/structural/counter jk/aaa/aaa.vhd" 75 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Warning: Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ia " "Warning (15610): No output dependent on input pin \"ia\"" {  } { { "aaa.vhd" "" { Text "E:/projects/LAB10/structural/counter jk/aaa/aaa.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iclk " "Warning (15610): No output dependent on input pin \"iclk\"" {  } { { "aaa.vhd" "" { Text "E:/projects/LAB10/structural/counter jk/aaa/aaa.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inReset " "Warning (15610): No output dependent on input pin \"inReset\"" {  } { { "aaa.vhd" "" { Text "E:/projects/LAB10/structural/counter jk/aaa/aaa.vhd" 11 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inReset_0 " "Warning (15610): No output dependent on input pin \"inReset_0\"" {  } { { "aaa.vhd" "" { Text "E:/projects/LAB10/structural/counter jk/aaa/aaa.vhd" 12 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4 " "Info: Implemented 4 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Info: Implemented 4 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Info: Implemented 0 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4445 " "Info: Allocated 4445 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 28 08:36:38 2020 " "Info: Processing ended: Sat Nov 28 08:36:38 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Info: Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
