

================================================================
== Vitis HLS Report for 'ifmap_vec_write_Pipeline_VITIS_LOOP_419_2'
================================================================
* Date:           Thu Oct 13 07:49:13 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        v4
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7cg-fbvb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.000 ns|     2.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        7|  20.000 ns|  35.000 ns|    4|    7|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_419_2  |        2|        5|         3|          1|          1|  1 ~ 4|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%x = alloca i32 1"   --->   Operation 6 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar = alloca i32 1"   --->   Operation 7 'alloca' 'indvar' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %ifmap_CF_M_real"   --->   Operation 8 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %ifmap_CF_M_imag"   --->   Operation 9 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln424_2_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %zext_ln424_2"   --->   Operation 10 'read' 'zext_ln424_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%add_ln416_1_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %add_ln416_1"   --->   Operation 11 'read' 'add_ln416_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln419_1_read = read i60 @_ssdm_op_Read.ap_auto.i60, i60 %sext_ln419_1"   --->   Operation 12 'read' 'sext_ln419_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln419_1_cast = sext i60 %sext_ln419_1_read"   --->   Operation 13 'sext' 'sext_ln419_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %gmem, void @empty_30, i32 0, i32 0, void @empty_27, i32 0, i32 1024, void @empty_36, void @empty_26, void @empty_27, i32 16, i32 16, i32 16, i32 16, void @empty_27, void @empty_27"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.48ns)   --->   "%store_ln0 = store i63 0, i63 %indvar"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 16 [1/1] (0.48ns)   --->   "%store_ln0 = store i64 0, i64 %x"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.29>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_load = load i63 %indvar" [src/main.cpp:419]   --->   Operation 18 'load' 'indvar_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.46ns)   --->   "%icmp_ln1057 = icmp_eq  i63 %indvar_load, i63 %add_ln416_1_read"   --->   Operation 19 'icmp' 'icmp_ln1057' <Predicate = true> <Delay = 1.46> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (1.45ns)   --->   "%add_ln419 = add i63 %indvar_load, i63 1" [src/main.cpp:419]   --->   Operation 20 'add' 'add_ln419' <Predicate = true> <Delay = 1.45> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln419 = br i1 %icmp_ln1057, void %.split3, void %._crit_edge.exitStub" [src/main.cpp:419]   --->   Operation 21 'br' 'br_ln419' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%x_load = load i64 %x" [src/main.cpp:419]   --->   Operation 22 'load' 'x_load' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i7 @_ssdm_op_PartSelect.i7.i64.i32.i32, i64 %x_load, i32 1, i32 7" [src/main.cpp:424]   --->   Operation 23 'partselect' 'lshr_ln' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln424 = zext i7 %lshr_ln" [src/main.cpp:424]   --->   Operation 24 'zext' 'zext_ln424' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.94ns)   --->   "%add_ln424 = add i11 %zext_ln424_2_read, i11 %zext_ln424" [src/main.cpp:424]   --->   Operation 25 'add' 'add_ln424' <Predicate = (!icmp_ln1057)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln424_1 = zext i11 %add_ln424" [src/main.cpp:424]   --->   Operation 26 'zext' 'zext_ln424_1' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%ifmap_CF_M_real_addr = getelementptr i32 %ifmap_CF_M_real, i64 0, i64 %zext_ln424_1" [src/main.cpp:424]   --->   Operation 27 'getelementptr' 'ifmap_CF_M_real_addr' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%ifmap_CF_M_imag_addr = getelementptr i32 %ifmap_CF_M_imag, i64 0, i64 %zext_ln424_1" [src/main.cpp:424]   --->   Operation 28 'getelementptr' 'ifmap_CF_M_imag_addr' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 29 [2/2] (1.35ns)   --->   "%ifmap_CF_M_real_load = load i11 %ifmap_CF_M_real_addr" [src/main.cpp:424]   --->   Operation 29 'load' 'ifmap_CF_M_real_load' <Predicate = (!icmp_ln1057)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 30 [2/2] (1.35ns)   --->   "%ifmap_CF_M_imag_load = load i11 %ifmap_CF_M_imag_addr" [src/main.cpp:424]   --->   Operation 30 'load' 'ifmap_CF_M_imag_load' <Predicate = (!icmp_ln1057)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node add_ln424_1)   --->   "%or_ln424 = or i7 %lshr_ln, i7 1" [src/main.cpp:424]   --->   Operation 31 'or' 'or_ln424' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node add_ln424_1)   --->   "%zext_ln424_3 = zext i7 %or_ln424" [src/main.cpp:424]   --->   Operation 32 'zext' 'zext_ln424_3' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.94ns) (out node of the LUT)   --->   "%add_ln424_1 = add i11 %zext_ln424_2_read, i11 %zext_ln424_3" [src/main.cpp:424]   --->   Operation 33 'add' 'add_ln424_1' <Predicate = (!icmp_ln1057)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln424_4 = zext i11 %add_ln424_1" [src/main.cpp:424]   --->   Operation 34 'zext' 'zext_ln424_4' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%ifmap_CF_M_real_addr_1 = getelementptr i32 %ifmap_CF_M_real, i64 0, i64 %zext_ln424_4" [src/main.cpp:424]   --->   Operation 35 'getelementptr' 'ifmap_CF_M_real_addr_1' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%ifmap_CF_M_imag_addr_1 = getelementptr i32 %ifmap_CF_M_imag, i64 0, i64 %zext_ln424_4" [src/main.cpp:424]   --->   Operation 36 'getelementptr' 'ifmap_CF_M_imag_addr_1' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 37 [2/2] (1.35ns)   --->   "%ifmap_CF_M_real_load_1 = load i11 %ifmap_CF_M_real_addr_1" [src/main.cpp:424]   --->   Operation 37 'load' 'ifmap_CF_M_real_load_1' <Predicate = (!icmp_ln1057)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 38 [2/2] (1.35ns)   --->   "%ifmap_CF_M_imag_load_1 = load i11 %ifmap_CF_M_imag_addr_1" [src/main.cpp:424]   --->   Operation 38 'load' 'ifmap_CF_M_imag_load_1' <Predicate = (!icmp_ln1057)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 39 [1/1] (1.47ns)   --->   "%add_ln419_1 = add i64 %x_load, i64 4" [src/main.cpp:419]   --->   Operation 39 'add' 'add_ln419_1' <Predicate = (!icmp_ln1057)> <Delay = 1.47> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.48ns)   --->   "%store_ln419 = store i63 %add_ln419, i63 %indvar" [src/main.cpp:419]   --->   Operation 40 'store' 'store_ln419' <Predicate = (!icmp_ln1057)> <Delay = 0.48>
ST_2 : Operation 41 [1/1] (0.48ns)   --->   "%store_ln419 = store i64 %add_ln419_1, i64 %x" [src/main.cpp:419]   --->   Operation 41 'store' 'store_ln419' <Predicate = (!icmp_ln1057)> <Delay = 0.48>

State 3 <SV = 2> <Delay = 1.35>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i128 %gmem, i64 %sext_ln419_1_cast" [src/main.cpp:419]   --->   Operation 42 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 43 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 4, i64 2"   --->   Operation 44 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/2] (1.35ns)   --->   "%ifmap_CF_M_real_load = load i11 %ifmap_CF_M_real_addr" [src/main.cpp:424]   --->   Operation 45 'load' 'ifmap_CF_M_real_load' <Predicate = (!icmp_ln1057)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln424 = trunc i32 %ifmap_CF_M_real_load" [src/main.cpp:424]   --->   Operation 46 'trunc' 'trunc_ln424' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_3 : Operation 47 [1/2] (1.35ns)   --->   "%ifmap_CF_M_imag_load = load i11 %ifmap_CF_M_imag_addr" [src/main.cpp:424]   --->   Operation 47 'load' 'ifmap_CF_M_imag_load' <Predicate = (!icmp_ln1057)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln424_1 = trunc i32 %ifmap_CF_M_imag_load" [src/main.cpp:424]   --->   Operation 48 'trunc' 'trunc_ln424_1' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i7.i7, i32 %ifmap_CF_M_real_load, i7 16, i7 31" [src/main.cpp:424]   --->   Operation 49 'partselect' 'tmp_2' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i7.i7, i32 %ifmap_CF_M_imag_load, i7 16, i7 31" [src/main.cpp:424]   --->   Operation 50 'partselect' 'tmp_3' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_3 : Operation 51 [1/2] (1.35ns)   --->   "%ifmap_CF_M_real_load_1 = load i11 %ifmap_CF_M_real_addr_1" [src/main.cpp:424]   --->   Operation 51 'load' 'ifmap_CF_M_real_load_1' <Predicate = (!icmp_ln1057)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln424_2 = trunc i32 %ifmap_CF_M_real_load_1" [src/main.cpp:424]   --->   Operation 52 'trunc' 'trunc_ln424_2' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_3 : Operation 53 [1/2] (1.35ns)   --->   "%ifmap_CF_M_imag_load_1 = load i11 %ifmap_CF_M_imag_addr_1" [src/main.cpp:424]   --->   Operation 53 'load' 'ifmap_CF_M_imag_load_1' <Predicate = (!icmp_ln1057)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln424_3 = trunc i32 %ifmap_CF_M_imag_load_1" [src/main.cpp:424]   --->   Operation 54 'trunc' 'trunc_ln424_3' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i7.i7, i32 %ifmap_CF_M_real_load_1, i7 16, i7 31" [src/main.cpp:424]   --->   Operation 55 'partselect' 'tmp_6' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i7.i7, i32 %ifmap_CF_M_imag_load_1, i7 16, i7 31" [src/main.cpp:424]   --->   Operation 56 'partselect' 'tmp_7' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 61 'ret' 'ret_ln0' <Predicate = (icmp_ln1057)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%specloopname_ln414 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [src/main.cpp:414]   --->   Operation 57 'specloopname' 'specloopname_ln414' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%or_ln426_2 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i16.i16.i16.i16.i16.i16.i16.i16, i16 %tmp_7, i16 %tmp_6, i16 %trunc_ln424_3, i16 %trunc_ln424_2, i16 %tmp_3, i16 %tmp_2, i16 %trunc_ln424_1, i16 %trunc_ln424" [src/main.cpp:426]   --->   Operation 58 'bitconcatenate' 'or_ln426_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (3.00ns)   --->   "%write_ln426 = write void @_ssdm_op_Write.m_axi.p1i128, i128 %gmem_addr, i128 %or_ln426_2, i16 65535" [src/main.cpp:426]   --->   Operation 59 'write' 'write_ln426' <Predicate = true> <Delay = 3.00> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 60 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 2ns.

 <State 1>: 0.489ns
The critical path consists of the following:
	'alloca' operation ('indvar') [8]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'indvar' [16]  (0.489 ns)

 <State 2>: 2.3ns
The critical path consists of the following:
	'load' operation ('x_load', src/main.cpp:419) on local variable 'x' [28]  (0 ns)
	'add' operation ('add_ln424', src/main.cpp:424) [32]  (0.948 ns)
	'getelementptr' operation ('ifmap_CF_M_real_addr', src/main.cpp:424) [34]  (0 ns)
	'load' operation ('ifmap_CF_M_real_load', src/main.cpp:424) on array 'ifmap_CF_M_real' [36]  (1.35 ns)

 <State 3>: 1.35ns
The critical path consists of the following:
	'load' operation ('ifmap_CF_M_real_load', src/main.cpp:424) on array 'ifmap_CF_M_real' [36]  (1.35 ns)

 <State 4>: 3ns
The critical path consists of the following:
	bus write operation ('write_ln426', src/main.cpp:426) on port 'gmem' (src/main.cpp:426) [55]  (3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
