

================================================================
== Vitis HLS Report for 'matrix_mult_3x3_Pipeline_coluna_loop1'
================================================================
* Date:           Fri Dec 12 21:09:04 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        trabalho2SD
* Solution:       solution_array_partition (Vivado IP Flow Target)
* Product family: kintexuplus
* Target device:  xcau25p-sfvb784-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.771 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        8|        8|  80.000 ns|  80.000 ns|    8|    8|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- coluna_loop  |        6|        6|         5|          1|          1|     3|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     2|       -|       -|    -|
|Expression       |        -|     -|       0|      29|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     0|       0|      82|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      36|    -|
|Register         |        -|     -|      93|      32|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     2|      93|     179|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      600|  1200|  282000|  141000|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+---+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------+--------------------+---------+----+---+----+-----+
    |mul_8ns_8ns_16_1_1_U26  |mul_8ns_8ns_16_1_1  |        0|   0|  0|  40|    0|
    |mux_32_8_1_1_U23        |mux_32_8_1_1        |        0|   0|  0|  14|    0|
    |mux_32_8_1_1_U24        |mux_32_8_1_1        |        0|   0|  0|  14|    0|
    |mux_32_8_1_1_U25        |mux_32_8_1_1        |        0|   0|  0|  14|    0|
    +------------------------+--------------------+---------+----+---+----+-----+
    |Total                   |                    |        0|   0|  0|  82|    0|
    +------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    +------------------------------------+--------------------------------+--------------+
    |              Instance              |             Module             |  Expression  |
    +------------------------------------+--------------------------------+--------------+
    |mac_muladd_8ns_8ns_16ns_16_4_1_U27  |mac_muladd_8ns_8ns_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_8ns_8ns_16ns_16_4_1_U28  |mac_muladd_8ns_8ns_16ns_16_4_1  |  i0 + i1 * i2|
    +------------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln34_fu_179_p2   |         +|   0|  0|   9|           2|           1|
    |add_ln43_fu_238_p2   |         +|   0|  0|  10|           3|           2|
    |icmp_ln34_fu_173_p2  |      icmp|   0|  0|   8|           2|           2|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  29|           8|           7|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j       |   9|          2|    2|          4|
    |j_1_fu_64                |   9|          2|    2|          4|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|    6|         12|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |j_1_fu_64                         |   2|   0|    2|          0|
    |j_reg_317                         |   2|   0|    2|          0|
    |zext_ln40_6_cast_reg_312          |   8|   0|   16|          8|
    |zext_ln40_8_cast_reg_307          |   8|   0|   16|          8|
    |j_reg_317                         |  64|  32|    2|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  93|  32|   47|         16|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+---------------------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+--------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  matrix_mult_3x3_Pipeline_coluna_loop1|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  matrix_mult_3x3_Pipeline_coluna_loop1|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  matrix_mult_3x3_Pipeline_coluna_loop1|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  matrix_mult_3x3_Pipeline_coluna_loop1|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  matrix_mult_3x3_Pipeline_coluna_loop1|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  matrix_mult_3x3_Pipeline_coluna_loop1|  return value|
|R_address0    |  out|    4|   ap_memory|                                      R|         array|
|R_ce0         |  out|    1|   ap_memory|                                      R|         array|
|R_we0         |  out|    1|   ap_memory|                                      R|         array|
|R_d0          |  out|   16|   ap_memory|                                      R|         array|
|B_0_0_load    |   in|    8|     ap_none|                             B_0_0_load|        scalar|
|B_0_1_load    |   in|    8|     ap_none|                             B_0_1_load|        scalar|
|B_0_2_load    |   in|    8|     ap_none|                             B_0_2_load|        scalar|
|B_1_0_load    |   in|    8|     ap_none|                             B_1_0_load|        scalar|
|B_1_1_load    |   in|    8|     ap_none|                             B_1_1_load|        scalar|
|B_1_2_load    |   in|    8|     ap_none|                             B_1_2_load|        scalar|
|B_2_0_load    |   in|    8|     ap_none|                             B_2_0_load|        scalar|
|B_2_1_load    |   in|    8|     ap_none|                             B_2_1_load|        scalar|
|B_2_2_load    |   in|    8|     ap_none|                             B_2_2_load|        scalar|
|zext_ln40_6   |   in|    8|     ap_none|                            zext_ln40_6|        scalar|
|zext_ln40_8   |   in|    8|     ap_none|                            zext_ln40_8|        scalar|
|zext_ln40_10  |   in|    8|     ap_none|                           zext_ln40_10|        scalar|
+--------------+-----+-----+------------+---------------------------------------+--------------+

