verilog xil_defaultlib --include "../../../../lab7.gen/sources_1/ip/hdmi_text_controller_0/src/clk_wiz_0_2" \
"../../../../lab7.gen/sources_1/ip/hdmi_text_controller_0/src/hdmi_tx_0_2/hdl/encode.v" \
"../../../../lab7.gen/sources_1/ip/hdmi_text_controller_0/src/hdmi_tx_0_2/hdl/serdes_10_to_1.v" \
"../../../../lab7.gen/sources_1/ip/hdmi_text_controller_0/src/hdmi_tx_0_2/hdl/srldelay.v" \
"../../../../lab7.gen/sources_1/ip/hdmi_text_controller_0/src/hdmi_tx_0_2/hdl/hdmi_tx_v1_0.v" \
"../../../../lab7.gen/sources_1/ip/hdmi_text_controller_0/src/hdmi_tx_0_2/sim/hdmi_tx_0.v" \
"../../../../lab7.gen/sources_1/ip/hdmi_text_controller_0/src/clk_wiz_0_2/clk_wiz_0_clk_wiz.v" \
"../../../../lab7.gen/sources_1/ip/hdmi_text_controller_0/src/clk_wiz_0_2/clk_wiz_0.v" \

sv xil_defaultlib --include "../../../../lab7.gen/sources_1/ip/hdmi_text_controller_0/src/clk_wiz_0_2" \
"../../../../lab7.gen/sources_1/ip/hdmi_text_controller_0/src/Color_Mapper.sv" \
"../../../../lab7.gen/sources_1/ip/hdmi_text_controller_0/src/VGA_controller.sv" \
"../../../../lab7.gen/sources_1/ip/hdmi_text_controller_0/src/font_rom.sv" \
"../../../../lab7.gen/sources_1/ip/hdmi_text_controller_0/src/hdmi_text_controller_v1_0_AXI.sv" \
"../../../../lab7.gen/sources_1/ip/hdmi_text_controller_0/src/hdmi_text_controller_v1_0.sv" \
"../../../../lab7.gen/sources_1/ip/hdmi_text_controller_0/sim/hdmi_text_controller_0.sv" \

verilog xil_defaultlib "glbl.v"

nosort
