// Generated by rio-generator

typedef struct {
    // hal variables
    bool   *sys_enable;
    bool   *sys_enable_request;
    bool   *sys_status;
    bool   *machine_on;
    bool   *sys_simulation;
    uint32_t   *fpga_timestamp;
    float *duration;
    float MULTIPLEXER_INPUT_VALUE;
    uint8_t MULTIPLEXER_INPUT_ID;
    float *SIGIN_FPGA0_MODBUS0_TEMPERATURE;
    float *SIGIN_FPGA0_MODBUS0_TEMPERATURE_ABS;
    int32_t *SIGIN_FPGA0_MODBUS0_TEMPERATURE_S32;
    uint32_t *SIGIN_FPGA0_MODBUS0_TEMPERATURE_U32_ABS;
    float *SIGIN_FPGA0_MODBUS0_TEMPERATURE_SCALE;
    float *SIGIN_FPGA0_MODBUS0_TEMPERATURE_OFFSET;
    float *SIGIN_FPGA0_I2CBUS0_LM75_0_TEMP;
    float *SIGIN_FPGA0_I2CBUS0_LM75_0_TEMP_ABS;
    int32_t *SIGIN_FPGA0_I2CBUS0_LM75_0_TEMP_S32;
    uint32_t *SIGIN_FPGA0_I2CBUS0_LM75_0_TEMP_U32_ABS;
    float *SIGIN_FPGA0_I2CBUS0_LM75_0_TEMP_SCALE;
    float *SIGIN_FPGA0_I2CBUS0_LM75_0_TEMP_OFFSET;
    bool   *SIGIN_FPGA0_I2CBUS0_LM75_0_VALID;
    bool   *SIGIN_FPGA0_I2CBUS0_LM75_0_VALID_not;
    float *SIGOUT_FPGA0_STEPDIR0_VELOCITY;
    float *SIGOUT_FPGA0_STEPDIR0_VELOCITY_SCALE;
    float *SIGOUT_FPGA0_STEPDIR0_VELOCITY_OFFSET;
    float *SIGIN_FPGA0_STEPDIR0_POSITION;
    float *SIGIN_FPGA0_STEPDIR0_POSITION_ABS;
    int32_t *SIGIN_FPGA0_STEPDIR0_POSITION_S32;
    uint32_t *SIGIN_FPGA0_STEPDIR0_POSITION_U32_ABS;
    float *SIGIN_FPGA0_STEPDIR0_POSITION_SCALE;
    float *SIGIN_FPGA0_STEPDIR0_POSITION_OFFSET;
    bool   *SIGOUT_FPGA0_STEPDIR0_ENABLE;
    float *SIGOUT_FPGA0_STEPDIR1_VELOCITY;
    float *SIGOUT_FPGA0_STEPDIR1_VELOCITY_SCALE;
    float *SIGOUT_FPGA0_STEPDIR1_VELOCITY_OFFSET;
    float *SIGIN_FPGA0_STEPDIR1_POSITION;
    float *SIGIN_FPGA0_STEPDIR1_POSITION_ABS;
    int32_t *SIGIN_FPGA0_STEPDIR1_POSITION_S32;
    uint32_t *SIGIN_FPGA0_STEPDIR1_POSITION_U32_ABS;
    float *SIGIN_FPGA0_STEPDIR1_POSITION_SCALE;
    float *SIGIN_FPGA0_STEPDIR1_POSITION_OFFSET;
    bool   *SIGOUT_FPGA0_STEPDIR1_ENABLE;
    float *SIGOUT_FPGA0_STEPDIR2_VELOCITY;
    float *SIGOUT_FPGA0_STEPDIR2_VELOCITY_SCALE;
    float *SIGOUT_FPGA0_STEPDIR2_VELOCITY_OFFSET;
    float *SIGIN_FPGA0_STEPDIR2_POSITION;
    float *SIGIN_FPGA0_STEPDIR2_POSITION_ABS;
    int32_t *SIGIN_FPGA0_STEPDIR2_POSITION_S32;
    uint32_t *SIGIN_FPGA0_STEPDIR2_POSITION_U32_ABS;
    float *SIGIN_FPGA0_STEPDIR2_POSITION_SCALE;
    float *SIGIN_FPGA0_STEPDIR2_POSITION_OFFSET;
    bool   *SIGOUT_FPGA0_STEPDIR2_ENABLE;
    bool   *SIGIN_FPGA0_BITIN0_BIT;
    bool   *SIGIN_FPGA0_BITIN0_BIT_not;
    bool   *SIGIN_FPGA0_BITIN1_BIT;
    bool   *SIGIN_FPGA0_BITIN1_BIT_not;
    bool   *SIGIN_FPGA0_BITIN2_BIT;
    bool   *SIGIN_FPGA0_BITIN2_BIT_not;
    bool   *SIGOUT_FPGA0_FPGA0_WLED_0_GREEN;
    bool   *SIGOUT_FPGA0_FPGA0_WLED_0_BLUE;
    bool   *SIGOUT_FPGA0_FPGA0_WLED_0_RED;
    bool   *SIGOUT_FPGA0_BITOUT0_BIT;
    // raw variables
    uint8_t VARIN128_MODBUS0_RXDATA[16];
    uint8_t VAROUT128_MODBUS0_TXDATA[16];
    int32_t VAROUT32_STEPDIR0_VELOCITY;
    int32_t VARIN32_STEPDIR0_POSITION;
    int32_t VAROUT32_STEPDIR1_VELOCITY;
    int32_t VARIN32_STEPDIR1_POSITION;
    int32_t VAROUT32_STEPDIR2_VELOCITY;
    int32_t VARIN32_STEPDIR2_POSITION;
    int16_t VARIN16_I2CBUS0_LM75_0_TEMP;
    bool VARIN1_I2CBUS0_LM75_0_VALID;
    bool VAROUT1_STEPDIR0_ENABLE;
    bool VAROUT1_STEPDIR1_ENABLE;
    bool VAROUT1_STEPDIR2_ENABLE;
    bool VARIN1_BITIN0_BIT;
    bool VARIN1_BITIN1_BIT;
    bool VARIN1_BITIN2_BIT;
    bool VAROUT1_FPGA0_WLED_0_GREEN;
    bool VAROUT1_FPGA0_WLED_0_BLUE;
    bool VAROUT1_FPGA0_WLED_0_RED;
    bool VAROUT1_BITOUT0_BIT;

} data_t;

void rio_readwrite(void *inst, long period);
int interface_init(int argc, char **argv);
data_t *register_signals(void);
data_t *init(int argc, char **argv);
