/***************************************************************************
 *     Copyright (c) 1999-2010, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_ds_eq_0.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 1/25/10 8:08p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Fri Jan 22 20:31:40 2010
 *                 MD5 Checksum         a2d1f2163f65e87d228a0fb491cb442d
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7125/rdb/c0/bchp_ds_eq_0.h $
 * 
 * Hydra_Software_Devel/1   1/25/10 8:08p albertl
 * SW7125-177: Initial revision.
 *
 ***************************************************************************/

#ifndef BCHP_DS_EQ_0_H__
#define BCHP_DS_EQ_0_H__

/***************************************************************************
 *DS_EQ_0 - Cable Equalizer Registers 0
 ***************************************************************************/
#define BCHP_DS_EQ_0_CTL                         0x04c20c00 /* Equalizer Control Register */
#define BCHP_DS_EQ_0_CWC                         0x04c20c04 /* CWC Control Register */
#define BCHP_DS_EQ_0_CWC_FSBAUD                  0x04c20c08 /* CWC BAUD SAMPLE RATE */
#define BCHP_DS_EQ_0_CWC_FSCARR                  0x04c20c0c /* CWC CARRIER SAMPLE RATE */
#define BCHP_DS_EQ_0_FFE                         0x04c20c10 /* FFE Control Register */
#define BCHP_DS_EQ_0_DFE                         0x04c20c14 /* DFE Control Register */
#define BCHP_DS_EQ_0_CMA                         0x04c20c18 /* Equalizer CMA Modulus Control Register */
#define BCHP_DS_EQ_0_RCA                         0x04c20c1c /* Equalizer RCA Gain Control Register */
#define BCHP_DS_EQ_0_FMTHR                       0x04c20c20 /* Equalizer Main Tap Threshold Control Register */
#define BCHP_DS_EQ_0_LEAK                        0x04c20c24 /* Equalizer Leakage Control Register */
#define BCHP_DS_EQ_0_SOFT                        0x04c20c28 /* Equalizer Soft Decision Value */
#define BCHP_DS_EQ_0_SGEQ                        0x04c20c2c /* Equalizer Signature Analyzer */
#define BCHP_DS_EQ_0_CPL                         0x04c20c30 /* Carrier Phase Loop Control */
#define BCHP_DS_EQ_0_CPLC                        0x04c20c34 /* Carrier Phase Loop Coefficients */
#define BCHP_DS_EQ_0_CPLSWP                      0x04c20c38 /* Carrier Phase Loop Sweep */
#define BCHP_DS_EQ_0_CPLI                        0x04c20c3c /* Carrier Phase Loop Integrator */
#define BCHP_DS_EQ_0_CPLPA                       0x04c20c40 /* Carrier Phase Loop Phase Accumulator */
#define BCHP_DS_EQ_0_CPLFO                       0x04c20c44 /* Carrier Phase Loop Filter Output */
#define BCHP_DS_EQ_0_SNR                         0x04c20c48 /* Slicer SNR */
#define BCHP_DS_EQ_0_SNRHT                       0x04c20c4c /* Slicer SNR High Threshold */
#define BCHP_DS_EQ_0_SNRLT                       0x04c20c50 /* Slicer SNR Low Threshold */
#define BCHP_DS_EQ_0_CLD                         0x04c20c54 /* Carrier Lock Detector */
#define BCHP_DS_EQ_0_CLDHT                       0x04c20c58 /* Carrier Lock Detector High Threshold */
#define BCHP_DS_EQ_0_CLDLT                       0x04c20c5c /* Carrier Lock Detector Low Threshold */
#define BCHP_DS_EQ_0_CLDA                        0x04c20c60 /* Carrier Lock Detector Accumulator */
#define BCHP_DS_EQ_0_CLDC                        0x04c20c64 /* Carrier Lock Detector Maximum Count Control */
#define BCHP_DS_EQ_0_CLDCI                       0x04c20c68 /* Carrier Lock Detector Counter */
#define BCHP_DS_EQ_0_CWC_LEAK                    0x04c20c6c /* CWC LEAK Control Register */
#define BCHP_DS_EQ_0_CWC_FIN1                    0x04c20c70 /* CWC 1st tap non-baud-related frequency in MHz */
#define BCHP_DS_EQ_0_CWC_FIN2                    0x04c20c74 /* CWC 2nd tap non-baud-related frequency in MHz */
#define BCHP_DS_EQ_0_CWC_FIN3                    0x04c20c78 /* CWC 3rd tap non-baud-related frequency in MHz */
#define BCHP_DS_EQ_0_CWC_FIN4                    0x04c20c7c /* CWC 4th tap non-baud-related frequency in MHz */
#define BCHP_DS_EQ_0_CWC_FOFS1                   0x04c20c80 /* CWC 1st tap baud-related frequency offset control word */
#define BCHP_DS_EQ_0_CWC_FOFS2                   0x04c20c84 /* CWC 2nd tap baud-related frequency offset control word */
#define BCHP_DS_EQ_0_CWC_FOFS3                   0x04c20c88 /* CWC 3rd tap non-baud-related frequency offset */
#define BCHP_DS_EQ_0_CWC_FOFS4                   0x04c20c8c /* CWC 4th tap non-baud-related frequency offset */
#define BCHP_DS_EQ_0_CWC_LFC1                    0x04c20c90 /* CWC 1st tap phase/freq loop filter control */
#define BCHP_DS_EQ_0_CWC_LFC2                    0x04c20c94 /* CWC 2nd tap phase/freq loop filter control */
#define BCHP_DS_EQ_0_CWC_LFC3                    0x04c20c98 /* CWC 3rd tap phase/freq loop filter control */
#define BCHP_DS_EQ_0_CWC_LFC4                    0x04c20c9c /* CWC 4th tap phase/freq loop filter control */
#define BCHP_DS_EQ_0_IMC                         0x04c20ca0 /* Image Canceller Control Register */
#define BCHP_DS_EQ_0_AGC                         0x04c20ca4 /* Equalizer DD-AGC Loop Control */
#define BCHP_DS_EQ_0_AGCC                        0x04c20ca8 /* Carrier Phase Loop Coefficients */
#define BCHP_DS_EQ_0_AGCI                        0x04c20cac /* Equalizer DD-AGC Loop Integrator */
#define BCHP_DS_EQ_0_AGCPA                       0x04c20cb0 /* Equalizer DD-AGC Loop Phase Accumulator */
#define BCHP_DS_EQ_0_AGCFO                       0x04c20cb4 /* Equalizer DD-AGC Loop Filter Output */
#define BCHP_DS_EQ_0_FN                          0x04c20cb8 /* Equalizer FN Modulus Control Register */
#define BCHP_DS_EQ_0_POWER                       0x04c20cbc /* Equalizer Input Power Estimator Register */
#define BCHP_DS_EQ_0_FFEU0                       0x04c20d00 /* FFE Coefficient Register 0 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_0_FFEL0                       0x04c20d04 /* FFE Coefficient Register 0 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_0_FFEU1                       0x04c20d08 /* FFE Coefficient Register 1 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_0_FFEL1                       0x04c20d0c /* FFE Coefficient Register 1 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_0_FFEU2                       0x04c20d10 /* FFE Coefficient Register 2 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_0_FFEL2                       0x04c20d14 /* FFE Coefficient Register 2 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_0_FFEU3                       0x04c20d18 /* FFE Coefficient Register 3 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_0_FFEL3                       0x04c20d1c /* FFE Coefficient Register 3 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_0_FFEU4                       0x04c20d20 /* FFE Coefficient Register 4 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_0_FFEL4                       0x04c20d24 /* FFE Coefficient Register 4 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_0_FFEU5                       0x04c20d28 /* FFE Coefficient Register 5 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_0_FFEL5                       0x04c20d2c /* FFE Coefficient Register 5 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_0_FFEU6                       0x04c20d30 /* FFE Coefficient Register 6 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_0_FFEL6                       0x04c20d34 /* FFE Coefficient Register 6 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_0_FFEU7                       0x04c20d38 /* FFE Coefficient Register 7 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_0_FFEL7                       0x04c20d3c /* FFE Coefficient Register 7 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_0_FFEU8                       0x04c20d40 /* FFE Coefficient Register 8 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_0_FFEL8                       0x04c20d44 /* FFE Coefficient Register 8 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_0_FFEU9                       0x04c20d48 /* FFE Coefficient Register 9 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_0_FFEL9                       0x04c20d4c /* FFE Coefficient Register 9 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_0_FFEU10                      0x04c20d50 /* FFE Coefficient Register 10 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_0_FFEL10                      0x04c20d54 /* FFE Coefficient Register 10 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_0_FFEU11                      0x04c20d58 /* FFE Coefficient Register 11 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_0_FFEL11                      0x04c20d5c /* FFE Coefficient Register 11 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_0_FFEU12                      0x04c20d60 /* FFE Coefficient Register 12 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_0_FFEL12                      0x04c20d64 /* FFE Coefficient Register 12 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_0_FFEU13                      0x04c20d68 /* FFE Coefficient Register 13 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_0_FFEL13                      0x04c20d6c /* FFE Coefficient Register 13 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_0_FFEU14                      0x04c20d70 /* FFE Coefficient Register 14 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_0_FFEL14                      0x04c20d74 /* FFE Coefficient Register 14 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_0_FFEU15                      0x04c20d78 /* FFE Coefficient Register 15 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_0_FFEL15                      0x04c20d7c /* FFE Coefficient Register 15 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_0_FFEU16                      0x04c20d80 /* FFE Coefficient Register 16 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_0_FFEL16                      0x04c20d84 /* FFE Coefficient Register 16 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_0_FFEU17                      0x04c20d88 /* FFE Coefficient Register 17 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_0_FFEL17                      0x04c20d8c /* FFE Coefficient Register 17 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_0_FFEU18                      0x04c20d90 /* FFE Coefficient Register 18 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_0_FFEL18                      0x04c20d94 /* FFE Coefficient Register 18 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_0_FFEU19                      0x04c20d98 /* FFE Coefficient Register 19 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_0_FFEL19                      0x04c20d9c /* FFE Coefficient Register 19 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_0_FFEU20                      0x04c20da0 /* FFE Coefficient Register 20 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_0_FFEL20                      0x04c20da4 /* FFE Coefficient Register 20 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_0_FFEU21                      0x04c20da8 /* FFE Coefficient Register 21 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_0_FFEL21                      0x04c20dac /* FFE Coefficient Register 21 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_0_FFEU22                      0x04c20db0 /* FFE Coefficient Register 22 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_0_FFEL22                      0x04c20db4 /* FFE Coefficient Register 22 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_0_FFEU23                      0x04c20db8 /* FFE Coefficient Register 23 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_0_FFEL23                      0x04c20dbc /* FFE Coefficient Register 23 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_0_FFEU24                      0x04c20dc0 /* FFE Coefficient Register 24 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_0_FFEL24                      0x04c20dc4 /* FFE Coefficient Register 24 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_0_FFEU25                      0x04c20dc8 /* FFE Coefficient Register 25 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_0_FFEL25                      0x04c20dcc /* FFE Coefficient Register 25 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_0_FFEU26                      0x04c20dd0 /* FFE Coefficient Register 26 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_0_FFEL26                      0x04c20dd4 /* FFE Coefficient Register 26 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_0_FFEU27                      0x04c20dd8 /* FFE Coefficient Register 27 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_0_FFEL27                      0x04c20ddc /* FFE Coefficient Register 27 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_0_FFEU28                      0x04c20de0 /* FFE Coefficient Register 28 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_0_FFEL28                      0x04c20de4 /* FFE Coefficient Register 28 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_0_FFEU29                      0x04c20de8 /* FFE Coefficient Register 29 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_0_FFEL29                      0x04c20dec /* FFE Coefficient Register 29 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_0_FFEU30                      0x04c20df0 /* FFE Coefficient Register 30 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_0_FFEL30                      0x04c20df4 /* FFE Coefficient Register 30 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_0_FFEU31                      0x04c20df8 /* FFE Coefficient Register 31 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_0_FFEL31                      0x04c20dfc /* FFE Coefficient Register 31 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_0_FFEU32                      0x04c20e00 /* FFE Coefficient Register 32 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_0_FFEL32                      0x04c20e04 /* FFE Coefficient Register 32 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_0_FFEU33                      0x04c20e08 /* FFE Coefficient Register 33 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_0_FFEL33                      0x04c20e0c /* FFE Coefficient Register 33 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_0_FFEU34                      0x04c20e10 /* FFE Coefficient Register 34 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_0_FFEL34                      0x04c20e14 /* FFE Coefficient Register 34 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_0_FFEU35                      0x04c20e18 /* FFE Coefficient Register 35 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_0_FFEL35                      0x04c20e1c /* FFE Coefficient Register 35 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_0_DFEU0                       0x04c20e20 /* DFE Coefficient Register 0 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_0_DFEL0                       0x04c20e24 /* DFE Coefficient Register 0 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_0_DFEU1                       0x04c20e28 /* DFE Coefficient Register 1 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_0_DFEL1                       0x04c20e2c /* DFE Coefficient Register 1 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_0_DFEU2                       0x04c20e30 /* DFE Coefficient Register 2 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_0_DFEL2                       0x04c20e34 /* DFE Coefficient Register 2 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_0_DFEU3                       0x04c20e38 /* DFE Coefficient Register 3 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_0_DFEL3                       0x04c20e3c /* DFE Coefficient Register 3 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_0_DFEU4                       0x04c20e40 /* DFE Coefficient Register 4 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_0_DFEL4                       0x04c20e44 /* DFE Coefficient Register 4 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_0_DFEU5                       0x04c20e48 /* DFE Coefficient Register 5 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_0_DFEL5                       0x04c20e4c /* DFE Coefficient Register 5 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_0_DFEU6                       0x04c20e50 /* DFE Coefficient Register 6 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_0_DFEL6                       0x04c20e54 /* DFE Coefficient Register 6 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_0_DFEU7                       0x04c20e58 /* DFE Coefficient Register 7 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_0_DFEL7                       0x04c20e5c /* DFE Coefficient Register 7 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_0_DFEU8                       0x04c20e60 /* DFE Coefficient Register 8 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_0_DFEL8                       0x04c20e64 /* DFE Coefficient Register 8 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_0_DFEU9                       0x04c20e68 /* DFE Coefficient Register 9 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_0_DFEL9                       0x04c20e6c /* DFE Coefficient Register 9 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_0_DFEU10                      0x04c20e70 /* DFE Coefficient Register 10 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_0_DFEL10                      0x04c20e74 /* DFE Coefficient Register 10 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_0_DFEU11                      0x04c20e78 /* DFE Coefficient Register 11 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_0_DFEL11                      0x04c20e7c /* DFE Coefficient Register 11 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_0_DFEU12                      0x04c20e80 /* DFE Coefficient Register 12 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_0_DFEL12                      0x04c20e84 /* DFE Coefficient Register 12 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_0_DFEU13                      0x04c20e88 /* DFE Coefficient Register 13 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_0_DFEL13                      0x04c20e8c /* DFE Coefficient Register 13 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_0_DFEU14                      0x04c20e90 /* DFE Coefficient Register 14 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_0_DFEL14                      0x04c20e94 /* DFE Coefficient Register 14 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_0_DFEU15                      0x04c20e98 /* DFE Coefficient Register 15 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_0_DFEL15                      0x04c20e9c /* DFE Coefficient Register 15 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_0_DFEU16                      0x04c20ea0 /* DFE Coefficient Register 16 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_0_DFEL16                      0x04c20ea4 /* DFE Coefficient Register 16 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_0_DFEU17                      0x04c20ea8 /* DFE Coefficient Register 17 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_0_DFEL17                      0x04c20eac /* DFE Coefficient Register 17 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_0_DFEU18                      0x04c20eb0 /* DFE Coefficient Register 18 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_0_DFEL18                      0x04c20eb4 /* DFE Coefficient Register 18 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_0_DFEU19                      0x04c20eb8 /* DFE Coefficient Register 19 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_0_DFEL19                      0x04c20ebc /* DFE Coefficient Register 19 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_0_DFEU20                      0x04c20ec0 /* DFE Coefficient Register 20 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_0_DFEL20                      0x04c20ec4 /* DFE Coefficient Register 20 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_0_DFEU21                      0x04c20ec8 /* DFE Coefficient Register 21 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_0_DFEL21                      0x04c20ecc /* DFE Coefficient Register 21 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_0_DFEU22                      0x04c20ed0 /* DFE Coefficient Register 22 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_0_DFEL22                      0x04c20ed4 /* DFE Coefficient Register 22 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_0_DFEU23                      0x04c20ed8 /* DFE Coefficient Register 23 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_0_DFEL23                      0x04c20edc /* DFE Coefficient Register 23 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_0_DFEU24                      0x04c20ee0 /* DFE Coefficient Register 24 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_0_DFEL24                      0x04c20ee4 /* DFE Coefficient Register 24 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_0_DFEU25                      0x04c20ee8 /* DFE Coefficient Register 25 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_0_DFEL25                      0x04c20eec /* DFE Coefficient Register 25 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_0_DFEU26                      0x04c20ef0 /* DFE Coefficient Register 26 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_0_DFEL26                      0x04c20ef4 /* DFE Coefficient Register 26 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_0_DFEU27                      0x04c20ef8 /* DFE Coefficient Register 27 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_0_DFEL27                      0x04c20efc /* DFE Coefficient Register 27 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_0_DFEU28                      0x04c20f00 /* DFE Coefficient Register 28 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_0_DFEL28                      0x04c20f04 /* DFE Coefficient Register 28 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_0_DFEU29                      0x04c20f08 /* DFE Coefficient Register 29 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_0_DFEL29                      0x04c20f0c /* DFE Coefficient Register 29 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_0_DFEU30                      0x04c20f10 /* DFE Coefficient Register 30 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_0_DFEL30                      0x04c20f14 /* DFE Coefficient Register 30 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_0_DFEU31                      0x04c20f18 /* DFE Coefficient Register 31 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_0_DFEL31                      0x04c20f1c /* DFE Coefficient Register 31 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_0_DFEU32                      0x04c20f20 /* DFE Coefficient Register 32 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_0_DFEL32                      0x04c20f24 /* DFE Coefficient Register 32 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_0_DFEU33                      0x04c20f28 /* DFE Coefficient Register 33 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_0_DFEL33                      0x04c20f2c /* DFE Coefficient Register 33 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_0_DFEU34                      0x04c20f30 /* DFE Coefficient Register 34 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_0_DFEL34                      0x04c20f34 /* DFE Coefficient Register 34 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_0_DFEU35                      0x04c20f38 /* DFE Coefficient Register 35 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_0_DFEL35                      0x04c20f3c /* DFE Coefficient Register 35 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_0_IMCU0                       0x04c20f40 /* IMC Coefficient Register 0 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_0_IMCL0                       0x04c20f44 /* IMC Coefficient Register 0 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_0_IMCU1                       0x04c20f48 /* IMC Coefficient Register 1 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_0_IMCL1                       0x04c20f4c /* IMC Coefficient Register 1 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_0_IMCU2                       0x04c20f50 /* IMC Coefficient Register 2 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_0_IMCL2                       0x04c20f54 /* IMC Coefficient Register 2 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_0_IMCU3                       0x04c20f58 /* IMC Coefficient Register 3 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_0_IMCL3                       0x04c20f5c /* IMC Coefficient Register 3 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_0_IMCU4                       0x04c20f60 /* IMC Coefficient Register 4 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_0_IMCL4                       0x04c20f64 /* IMC Coefficient Register 4 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_0_IMCU5                       0x04c20f68 /* IMC Coefficient Register 5 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_0_IMCL5                       0x04c20f6c /* IMC Coefficient Register 5 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_0_IMCU6                       0x04c20f70 /* IMC Coefficient Register 6 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_0_IMCL6                       0x04c20f74 /* IMC Coefficient Register 6 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_0_IMCU7                       0x04c20f78 /* IMC Coefficient Register 7 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_0_IMCL7                       0x04c20f7c /* IMC Coefficient Register 7 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_0_IMCU8                       0x04c20f80 /* IMC Coefficient Register 8 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_0_IMCL8                       0x04c20f84 /* IMC Coefficient Register 8 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_0_IMCU9                       0x04c20f88 /* IMC Coefficient Register 9 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_0_IMCL9                       0x04c20f8c /* IMC Coefficient Register 9 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_0_IMCU10                      0x04c20f90 /* IMC Coefficient Register 10 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_0_IMCL10                      0x04c20f94 /* IMC Coefficient Register 10 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_0_IMCU11                      0x04c20f98 /* IMC Coefficient Register 11 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_0_IMCL11                      0x04c20f9c /* IMC Coefficient Register 11 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_0_IMCU12                      0x04c20fa0 /* IMC Coefficient Register 12 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_0_IMCL12                      0x04c20fa4 /* IMC Coefficient Register 12 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_0_IMCU13                      0x04c20fa8 /* IMC Coefficient Register 13 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_0_IMCL13                      0x04c20fac /* IMC Coefficient Register 13 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_0_IMCU14                      0x04c20fb0 /* IMC Coefficient Register 14 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_0_IMCL14                      0x04c20fb4 /* IMC Coefficient Register 14 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_0_IMCU15                      0x04c20fb8 /* IMC Coefficient Register 15 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_0_IMCL15                      0x04c20fbc /* IMC Coefficient Register 15 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_0_IMCU16                      0x04c20fc0 /* IMC Coefficient Register 16 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_0_IMCL16                      0x04c20fc4 /* IMC Coefficient Register 16 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_0_IMCU17                      0x04c20fc8 /* IMC Coefficient Register 17 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_0_IMCL17                      0x04c20fcc /* IMC Coefficient Register 17 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_0_IMCU18                      0x04c20fd0 /* IMC Coefficient Register 18 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_0_IMCL18                      0x04c20fd4 /* IMC Coefficient Register 18 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_0_IMCU19                      0x04c20fd8 /* IMC Coefficient Register 19 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_0_IMCL19                      0x04c20fdc /* IMC Coefficient Register 19 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_0_IMCU20                      0x04c20fe0 /* IMC Coefficient Register 20 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_0_IMCL20                      0x04c20fe4 /* IMC Coefficient Register 20 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_0_IMCU21                      0x04c20fe8 /* IMC Coefficient Register 21 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_0_IMCL21                      0x04c20fec /* IMC Coefficient Register 21 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_0_IMCU22                      0x04c20ff0 /* IMC Coefficient Register 22 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_0_IMCL22                      0x04c20ff4 /* IMC Coefficient Register 22 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_0_IMCU23                      0x04c20ff8 /* IMC Coefficient Register 23 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_0_IMCL23                      0x04c20ffc /* IMC Coefficient Register 23 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_0_IMCU24                      0x04c21000 /* IMC Coefficient Register 24 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_0_IMCL24                      0x04c21004 /* IMC Coefficient Register 24 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_0_IMCU25                      0x04c21008 /* IMC Coefficient Register 25 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_0_IMCL25                      0x04c2100c /* IMC Coefficient Register 25 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_0_IMCU26                      0x04c21010 /* IMC Coefficient Register 26 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_0_IMCL26                      0x04c21014 /* IMC Coefficient Register 26 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_0_IMCU27                      0x04c21018 /* IMC Coefficient Register 27 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_0_IMCL27                      0x04c2101c /* IMC Coefficient Register 27 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_0_IMCU28                      0x04c21020 /* IMC Coefficient Register 28 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_0_IMCL28                      0x04c21024 /* IMC Coefficient Register 28 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_0_IMCU29                      0x04c21028 /* IMC Coefficient Register 29 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_0_IMCL29                      0x04c2102c /* IMC Coefficient Register 29 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_0_IMCU30                      0x04c21030 /* IMC Coefficient Register 30 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_0_IMCL30                      0x04c21034 /* IMC Coefficient Register 30 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_0_IMCU31                      0x04c21038 /* IMC Coefficient Register 31 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_0_IMCL31                      0x04c2103c /* IMC Coefficient Register 31 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_0_IMCU32                      0x04c21040 /* IMC Coefficient Register 32 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_0_IMCL32                      0x04c21044 /* IMC Coefficient Register 32 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_0_IMCU33                      0x04c21048 /* IMC Coefficient Register 33 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_0_IMCL33                      0x04c2104c /* IMC Coefficient Register 33 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_0_IMCU34                      0x04c21050 /* IMC Coefficient Register 34 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_0_IMCL34                      0x04c21054 /* IMC Coefficient Register 34 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_0_IMCU35                      0x04c21058 /* IMC Coefficient Register 35 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_0_IMCL35                      0x04c2105c /* IMC Coefficient Register 35 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_0_CWC_INT1                    0x04c21060 /* CWC Tap 1 Phase/Frequency Loop Integrator Register */
#define BCHP_DS_EQ_0_CWC_INT2                    0x04c21064 /* CWC Tap 2 Phase/Frequency Loop Integrator Register */
#define BCHP_DS_EQ_0_CWC_INT3                    0x04c21068 /* CWC Tap 3 Phase/Frequency Loop Integrator Register */
#define BCHP_DS_EQ_0_CWC_INT4                    0x04c2106c /* CWC Tap 4 Phase/Frequency Loop Integrator Register */

/***************************************************************************
 *CTL - Equalizer Control Register
 ***************************************************************************/
/* DS_EQ_0 :: CTL :: TPIN [31:31] */
#define BCHP_DS_EQ_0_CTL_TPIN_MASK                                 0x80000000
#define BCHP_DS_EQ_0_CTL_TPIN_SHIFT                                31

/* DS_EQ_0 :: CTL :: IMC1_EN [30:30] */
#define BCHP_DS_EQ_0_CTL_IMC1_EN_MASK                              0x40000000
#define BCHP_DS_EQ_0_CTL_IMC1_EN_SHIFT                             30

/* DS_EQ_0 :: CTL :: IMC_EN [29:29] */
#define BCHP_DS_EQ_0_CTL_IMC_EN_MASK                               0x20000000
#define BCHP_DS_EQ_0_CTL_IMC_EN_SHIFT                              29

/* DS_EQ_0 :: CTL :: HUM_EN [28:28] */
#define BCHP_DS_EQ_0_CTL_HUM_EN_MASK                               0x10000000
#define BCHP_DS_EQ_0_CTL_HUM_EN_SHIFT                              28

/* DS_EQ_0 :: CTL :: SIGRST [27:27] */
#define BCHP_DS_EQ_0_CTL_SIGRST_MASK                               0x08000000
#define BCHP_DS_EQ_0_CTL_SIGRST_SHIFT                              27

/* DS_EQ_0 :: CTL :: SIGEN [26:26] */
#define BCHP_DS_EQ_0_CTL_SIGEN_MASK                                0x04000000
#define BCHP_DS_EQ_0_CTL_SIGEN_SHIFT                               26

/* DS_EQ_0 :: CTL :: reserved0 [25:25] */
#define BCHP_DS_EQ_0_CTL_reserved0_MASK                            0x02000000
#define BCHP_DS_EQ_0_CTL_reserved0_SHIFT                           25

/* DS_EQ_0 :: CTL :: PNEN [24:24] */
#define BCHP_DS_EQ_0_CTL_PNEN_MASK                                 0x01000000
#define BCHP_DS_EQ_0_CTL_PNEN_SHIFT                                24

/* DS_EQ_0 :: CTL :: TPOUT [23:20] */
#define BCHP_DS_EQ_0_CTL_TPOUT_MASK                                0x00f00000
#define BCHP_DS_EQ_0_CTL_TPOUT_SHIFT                               20

/* DS_EQ_0 :: CTL :: FNDO [19:19] */
#define BCHP_DS_EQ_0_CTL_FNDO_MASK                                 0x00080000
#define BCHP_DS_EQ_0_CTL_FNDO_SHIFT                                19

/* DS_EQ_0 :: CTL :: FNEN [18:18] */
#define BCHP_DS_EQ_0_CTL_FNEN_MASK                                 0x00040000
#define BCHP_DS_EQ_0_CTL_FNEN_SHIFT                                18

/* DS_EQ_0 :: CTL :: DBYP [17:17] */
#define BCHP_DS_EQ_0_CTL_DBYP_MASK                                 0x00020000
#define BCHP_DS_EQ_0_CTL_DBYP_SHIFT                                17

/* DS_EQ_0 :: CTL :: SPINV [16:16] */
#define BCHP_DS_EQ_0_CTL_SPINV_MASK                                0x00010000
#define BCHP_DS_EQ_0_CTL_SPINV_SHIFT                               16

/* DS_EQ_0 :: CTL :: DFESOFT [15:15] */
#define BCHP_DS_EQ_0_CTL_DFESOFT_MASK                              0x00008000
#define BCHP_DS_EQ_0_CTL_DFESOFT_SHIFT                             15

/* DS_EQ_0 :: CTL :: RCADO [14:14] */
#define BCHP_DS_EQ_0_CTL_RCADO_MASK                                0x00004000
#define BCHP_DS_EQ_0_CTL_RCADO_SHIFT                               14

/* DS_EQ_0 :: CTL :: RCAEN [13:13] */
#define BCHP_DS_EQ_0_CTL_RCAEN_MASK                                0x00002000
#define BCHP_DS_EQ_0_CTL_RCAEN_SHIFT                               13

/* DS_EQ_0 :: CTL :: CMADO [12:12] */
#define BCHP_DS_EQ_0_CTL_CMADO_MASK                                0x00001000
#define BCHP_DS_EQ_0_CTL_CMADO_SHIFT                               12

/* DS_EQ_0 :: CTL :: CMAEN [11:11] */
#define BCHP_DS_EQ_0_CTL_CMAEN_MASK                                0x00000800
#define BCHP_DS_EQ_0_CTL_CMAEN_SHIFT                               11

/* DS_EQ_0 :: CTL :: CMAFB [10:08] */
#define BCHP_DS_EQ_0_CTL_CMAFB_MASK                                0x00000700
#define BCHP_DS_EQ_0_CTL_CMAFB_SHIFT                               8

/* DS_EQ_0 :: CTL :: reserved1 [07:06] */
#define BCHP_DS_EQ_0_CTL_reserved1_MASK                            0x000000c0
#define BCHP_DS_EQ_0_CTL_reserved1_SHIFT                           6

/* DS_EQ_0 :: CTL :: ERRM [05:03] */
#define BCHP_DS_EQ_0_CTL_ERRM_MASK                                 0x00000038
#define BCHP_DS_EQ_0_CTL_ERRM_SHIFT                                3

/* DS_EQ_0 :: CTL :: SYMM [02:00] */
#define BCHP_DS_EQ_0_CTL_SYMM_MASK                                 0x00000007
#define BCHP_DS_EQ_0_CTL_SYMM_SHIFT                                0

/***************************************************************************
 *CWC - CWC Control Register
 ***************************************************************************/
/* DS_EQ_0 :: CWC :: LF_RESET [31:28] */
#define BCHP_DS_EQ_0_CWC_LF_RESET_MASK                             0xf0000000
#define BCHP_DS_EQ_0_CWC_LF_RESET_SHIFT                            28

/* DS_EQ_0 :: CWC :: LF_FRZ [27:24] */
#define BCHP_DS_EQ_0_CWC_LF_FRZ_MASK                               0x0f000000
#define BCHP_DS_EQ_0_CWC_LF_FRZ_SHIFT                              24

/* DS_EQ_0 :: CWC :: PLL_MODE [23:20] */
#define BCHP_DS_EQ_0_CWC_PLL_MODE_MASK                             0x00f00000
#define BCHP_DS_EQ_0_CWC_PLL_MODE_SHIFT                            20

/* DS_EQ_0 :: CWC :: STEPSIZE4 [19:17] */
#define BCHP_DS_EQ_0_CWC_STEPSIZE4_MASK                            0x000e0000
#define BCHP_DS_EQ_0_CWC_STEPSIZE4_SHIFT                           17

/* DS_EQ_0 :: CWC :: STEPSIZE3 [16:14] */
#define BCHP_DS_EQ_0_CWC_STEPSIZE3_MASK                            0x0001c000
#define BCHP_DS_EQ_0_CWC_STEPSIZE3_SHIFT                           14

/* DS_EQ_0 :: CWC :: STEPSIZE2 [13:11] */
#define BCHP_DS_EQ_0_CWC_STEPSIZE2_MASK                            0x00003800
#define BCHP_DS_EQ_0_CWC_STEPSIZE2_SHIFT                           11

/* DS_EQ_0 :: CWC :: STEPSIZE1 [10:08] */
#define BCHP_DS_EQ_0_CWC_STEPSIZE1_MASK                            0x00000700
#define BCHP_DS_EQ_0_CWC_STEPSIZE1_SHIFT                           8

/* DS_EQ_0 :: CWC :: FREEZE [07:04] */
#define BCHP_DS_EQ_0_CWC_FREEZE_MASK                               0x000000f0
#define BCHP_DS_EQ_0_CWC_FREEZE_SHIFT                              4

/* DS_EQ_0 :: CWC :: reserved0 [03:03] */
#define BCHP_DS_EQ_0_CWC_reserved0_MASK                            0x00000008
#define BCHP_DS_EQ_0_CWC_reserved0_SHIFT                           3

/* DS_EQ_0 :: CWC :: LENGTH [02:00] */
#define BCHP_DS_EQ_0_CWC_LENGTH_MASK                               0x00000007
#define BCHP_DS_EQ_0_CWC_LENGTH_SHIFT                              0

/***************************************************************************
 *CWC_FSBAUD - CWC BAUD SAMPLE RATE
 ***************************************************************************/
/* DS_EQ_0 :: CWC_FSBAUD :: reserved0 [31:30] */
#define BCHP_DS_EQ_0_CWC_FSBAUD_reserved0_MASK                     0xc0000000
#define BCHP_DS_EQ_0_CWC_FSBAUD_reserved0_SHIFT                    30

/* DS_EQ_0 :: CWC_FSBAUD :: FCW_BAUD_SEL [29:29] */
#define BCHP_DS_EQ_0_CWC_FSBAUD_FCW_BAUD_SEL_MASK                  0x20000000
#define BCHP_DS_EQ_0_CWC_FSBAUD_FCW_BAUD_SEL_SHIFT                 29

/* DS_EQ_0 :: CWC_FSBAUD :: FSBAUD_Hz [28:00] */
#define BCHP_DS_EQ_0_CWC_FSBAUD_FSBAUD_Hz_MASK                     0x1fffffff
#define BCHP_DS_EQ_0_CWC_FSBAUD_FSBAUD_Hz_SHIFT                    0

/***************************************************************************
 *CWC_FSCARR - CWC CARRIER SAMPLE RATE
 ***************************************************************************/
/* DS_EQ_0 :: CWC_FSCARR :: reserved0 [31:30] */
#define BCHP_DS_EQ_0_CWC_FSCARR_reserved0_MASK                     0xc0000000
#define BCHP_DS_EQ_0_CWC_FSCARR_reserved0_SHIFT                    30

/* DS_EQ_0 :: CWC_FSCARR :: FCW_CARR_SEL [29:29] */
#define BCHP_DS_EQ_0_CWC_FSCARR_FCW_CARR_SEL_MASK                  0x20000000
#define BCHP_DS_EQ_0_CWC_FSCARR_FCW_CARR_SEL_SHIFT                 29

/* DS_EQ_0 :: CWC_FSCARR :: FSCARR_Hz [28:00] */
#define BCHP_DS_EQ_0_CWC_FSCARR_FSCARR_Hz_MASK                     0x1fffffff
#define BCHP_DS_EQ_0_CWC_FSCARR_FSCARR_Hz_SHIFT                    0

/***************************************************************************
 *FFE - FFE Control Register
 ***************************************************************************/
/* DS_EQ_0 :: FFE :: reserved0 [31:30] */
#define BCHP_DS_EQ_0_FFE_reserved0_MASK                            0xc0000000
#define BCHP_DS_EQ_0_FFE_reserved0_SHIFT                           30

/* DS_EQ_0 :: FFE :: MAIN [29:24] */
#define BCHP_DS_EQ_0_FFE_MAIN_MASK                                 0x3f000000
#define BCHP_DS_EQ_0_FFE_MAIN_SHIFT                                24

/* DS_EQ_0 :: FFE :: reserved1 [23:23] */
#define BCHP_DS_EQ_0_FFE_reserved1_MASK                            0x00800000
#define BCHP_DS_EQ_0_FFE_reserved1_SHIFT                           23

/* DS_EQ_0 :: FFE :: MAINSTEP [22:20] */
#define BCHP_DS_EQ_0_FFE_MAINSTEP_MASK                             0x00700000
#define BCHP_DS_EQ_0_FFE_MAINSTEP_SHIFT                            20

/* DS_EQ_0 :: FFE :: reserved2 [19:16] */
#define BCHP_DS_EQ_0_FFE_reserved2_MASK                            0x000f0000
#define BCHP_DS_EQ_0_FFE_reserved2_SHIFT                           16

/* DS_EQ_0 :: FFE :: URATE [15:14] */
#define BCHP_DS_EQ_0_FFE_URATE_MASK                                0x0000c000
#define BCHP_DS_EQ_0_FFE_URATE_SHIFT                               14

/* DS_EQ_0 :: FFE :: STEP [13:11] */
#define BCHP_DS_EQ_0_FFE_STEP_MASK                                 0x00003800
#define BCHP_DS_EQ_0_FFE_STEP_SHIFT                                11

/* DS_EQ_0 :: FFE :: reserved3 [10:09] */
#define BCHP_DS_EQ_0_FFE_reserved3_MASK                            0x00000600
#define BCHP_DS_EQ_0_FFE_reserved3_SHIFT                           9

/* DS_EQ_0 :: FFE :: LENGTH [08:03] */
#define BCHP_DS_EQ_0_FFE_LENGTH_MASK                               0x000001f8
#define BCHP_DS_EQ_0_FFE_LENGTH_SHIFT                              3

/* DS_EQ_0 :: FFE :: SLMS [02:02] */
#define BCHP_DS_EQ_0_FFE_SLMS_MASK                                 0x00000004
#define BCHP_DS_EQ_0_FFE_SLMS_SHIFT                                2

/* DS_EQ_0 :: FFE :: BYPASS [01:01] */
#define BCHP_DS_EQ_0_FFE_BYPASS_MASK                               0x00000002
#define BCHP_DS_EQ_0_FFE_BYPASS_SHIFT                              1

/* DS_EQ_0 :: FFE :: RESET [00:00] */
#define BCHP_DS_EQ_0_FFE_RESET_MASK                                0x00000001
#define BCHP_DS_EQ_0_FFE_RESET_SHIFT                               0

/***************************************************************************
 *DFE - DFE Control Register
 ***************************************************************************/
/* DS_EQ_0 :: DFE :: reserved0 [31:16] */
#define BCHP_DS_EQ_0_DFE_reserved0_MASK                            0xffff0000
#define BCHP_DS_EQ_0_DFE_reserved0_SHIFT                           16

/* DS_EQ_0 :: DFE :: URATE [15:14] */
#define BCHP_DS_EQ_0_DFE_URATE_MASK                                0x0000c000
#define BCHP_DS_EQ_0_DFE_URATE_SHIFT                               14

/* DS_EQ_0 :: DFE :: STEP [13:11] */
#define BCHP_DS_EQ_0_DFE_STEP_MASK                                 0x00003800
#define BCHP_DS_EQ_0_DFE_STEP_SHIFT                                11

/* DS_EQ_0 :: DFE :: reserved1 [10:06] */
#define BCHP_DS_EQ_0_DFE_reserved1_MASK                            0x000007c0
#define BCHP_DS_EQ_0_DFE_reserved1_SHIFT                           6

/* DS_EQ_0 :: DFE :: LENGTH [05:03] */
#define BCHP_DS_EQ_0_DFE_LENGTH_MASK                               0x00000038
#define BCHP_DS_EQ_0_DFE_LENGTH_SHIFT                              3

/* DS_EQ_0 :: DFE :: SLMS [02:02] */
#define BCHP_DS_EQ_0_DFE_SLMS_MASK                                 0x00000004
#define BCHP_DS_EQ_0_DFE_SLMS_SHIFT                                2

/* DS_EQ_0 :: DFE :: BYPASS [01:01] */
#define BCHP_DS_EQ_0_DFE_BYPASS_MASK                               0x00000002
#define BCHP_DS_EQ_0_DFE_BYPASS_SHIFT                              1

/* DS_EQ_0 :: DFE :: RESET [00:00] */
#define BCHP_DS_EQ_0_DFE_RESET_MASK                                0x00000001
#define BCHP_DS_EQ_0_DFE_RESET_SHIFT                               0

/***************************************************************************
 *CMA - Equalizer CMA Modulus Control Register
 ***************************************************************************/
/* DS_EQ_0 :: CMA :: reserved0 [31:16] */
#define BCHP_DS_EQ_0_CMA_reserved0_MASK                            0xffff0000
#define BCHP_DS_EQ_0_CMA_reserved0_SHIFT                           16

/* DS_EQ_0 :: CMA :: CMAMOD [15:00] */
#define BCHP_DS_EQ_0_CMA_CMAMOD_MASK                               0x0000ffff
#define BCHP_DS_EQ_0_CMA_CMAMOD_SHIFT                              0

/***************************************************************************
 *RCA - Equalizer RCA Gain Control Register
 ***************************************************************************/
/* DS_EQ_0 :: RCA :: reserved0 [31:12] */
#define BCHP_DS_EQ_0_RCA_reserved0_MASK                            0xfffff000
#define BCHP_DS_EQ_0_RCA_reserved0_SHIFT                           12

/* DS_EQ_0 :: RCA :: RCAGAIN [11:00] */
#define BCHP_DS_EQ_0_RCA_RCAGAIN_MASK                              0x00000fff
#define BCHP_DS_EQ_0_RCA_RCAGAIN_SHIFT                             0

/***************************************************************************
 *FMTHR - Equalizer Main Tap Threshold Control Register
 ***************************************************************************/
/* DS_EQ_0 :: FMTHR :: reserved0 [31:08] */
#define BCHP_DS_EQ_0_FMTHR_reserved0_MASK                          0xffffff00
#define BCHP_DS_EQ_0_FMTHR_reserved0_SHIFT                         8

/* DS_EQ_0 :: FMTHR :: THRESH [07:00] */
#define BCHP_DS_EQ_0_FMTHR_THRESH_MASK                             0x000000ff
#define BCHP_DS_EQ_0_FMTHR_THRESH_SHIFT                            0

/***************************************************************************
 *LEAK - Equalizer Leakage Control Register
 ***************************************************************************/
/* DS_EQ_0 :: LEAK :: FFE_LEAK_PRE [31:28] */
#define BCHP_DS_EQ_0_LEAK_FFE_LEAK_PRE_MASK                        0xf0000000
#define BCHP_DS_EQ_0_LEAK_FFE_LEAK_PRE_SHIFT                       28

/* DS_EQ_0 :: LEAK :: FFE_LEAK_POST [27:24] */
#define BCHP_DS_EQ_0_LEAK_FFE_LEAK_POST_MASK                       0x0f000000
#define BCHP_DS_EQ_0_LEAK_FFE_LEAK_POST_SHIFT                      24

/* DS_EQ_0 :: LEAK :: reserved0 [23:20] */
#define BCHP_DS_EQ_0_LEAK_reserved0_MASK                           0x00f00000
#define BCHP_DS_EQ_0_LEAK_reserved0_SHIFT                          20

/* DS_EQ_0 :: LEAK :: FFE_LEAK_MAIN [19:16] */
#define BCHP_DS_EQ_0_LEAK_FFE_LEAK_MAIN_MASK                       0x000f0000
#define BCHP_DS_EQ_0_LEAK_FFE_LEAK_MAIN_SHIFT                      16

/* DS_EQ_0 :: LEAK :: DFE_LEAK_NONOVERLAP [15:12] */
#define BCHP_DS_EQ_0_LEAK_DFE_LEAK_NONOVERLAP_MASK                 0x0000f000
#define BCHP_DS_EQ_0_LEAK_DFE_LEAK_NONOVERLAP_SHIFT                12

/* DS_EQ_0 :: LEAK :: DFE_LEAK_OVERLAP [11:08] */
#define BCHP_DS_EQ_0_LEAK_DFE_LEAK_OVERLAP_MASK                    0x00000f00
#define BCHP_DS_EQ_0_LEAK_DFE_LEAK_OVERLAP_SHIFT                   8

/* DS_EQ_0 :: LEAK :: reserved1 [07:04] */
#define BCHP_DS_EQ_0_LEAK_reserved1_MASK                           0x000000f0
#define BCHP_DS_EQ_0_LEAK_reserved1_SHIFT                          4

/* DS_EQ_0 :: LEAK :: DFE_LEAK_MAIN [03:00] */
#define BCHP_DS_EQ_0_LEAK_DFE_LEAK_MAIN_MASK                       0x0000000f
#define BCHP_DS_EQ_0_LEAK_DFE_LEAK_MAIN_SHIFT                      0

/***************************************************************************
 *SOFT - Equalizer Soft Decision Value
 ***************************************************************************/
/* DS_EQ_0 :: SOFT :: ISOFT [31:16] */
#define BCHP_DS_EQ_0_SOFT_ISOFT_MASK                               0xffff0000
#define BCHP_DS_EQ_0_SOFT_ISOFT_SHIFT                              16

/* DS_EQ_0 :: SOFT :: QSOFT [15:00] */
#define BCHP_DS_EQ_0_SOFT_QSOFT_MASK                               0x0000ffff
#define BCHP_DS_EQ_0_SOFT_QSOFT_SHIFT                              0

/***************************************************************************
 *SGEQ - Equalizer Signature Analyzer
 ***************************************************************************/
/* DS_EQ_0 :: SGEQ :: SIGAVAL [31:00] */
#define BCHP_DS_EQ_0_SGEQ_SIGAVAL_MASK                             0xffffffff
#define BCHP_DS_EQ_0_SGEQ_SIGAVAL_SHIFT                            0

/***************************************************************************
 *CPL - Carrier Phase Loop Control
 ***************************************************************************/
/* DS_EQ_0 :: CPL :: CPLFREQEN [31:31] */
#define BCHP_DS_EQ_0_CPL_CPLFREQEN_MASK                            0x80000000
#define BCHP_DS_EQ_0_CPL_CPLFREQEN_SHIFT                           31

/* DS_EQ_0 :: CPL :: CPLFTYPE [30:30] */
#define BCHP_DS_EQ_0_CPL_CPLFTYPE_MASK                             0x40000000
#define BCHP_DS_EQ_0_CPL_CPLFTYPE_SHIFT                            30

/* DS_EQ_0 :: CPL :: CPLPALK [29:26] */
#define BCHP_DS_EQ_0_CPL_CPLPALK_MASK                              0x3c000000
#define BCHP_DS_EQ_0_CPL_CPLPALK_SHIFT                             26

/* DS_EQ_0 :: CPL :: CPLFTHRESH [25:16] */
#define BCHP_DS_EQ_0_CPL_CPLFTHRESH_MASK                           0x03ff0000
#define BCHP_DS_EQ_0_CPL_CPLFTHRESH_SHIFT                          16

/* DS_EQ_0 :: CPL :: CPLBURSTFRZ [15:15] */
#define BCHP_DS_EQ_0_CPL_CPLBURSTFRZ_MASK                          0x00008000
#define BCHP_DS_EQ_0_CPL_CPLBURSTFRZ_SHIFT                         15

/* DS_EQ_0 :: CPL :: CPLBURSTRST [14:14] */
#define BCHP_DS_EQ_0_CPL_CPLBURSTRST_MASK                          0x00004000
#define BCHP_DS_EQ_0_CPL_CPLBURSTRST_SHIFT                         14

/* DS_EQ_0 :: CPL :: reserved0 [13:13] */
#define BCHP_DS_EQ_0_CPL_reserved0_MASK                            0x00002000
#define BCHP_DS_EQ_0_CPL_reserved0_SHIFT                           13

/* DS_EQ_0 :: CPL :: CPLLKTYPE [12:12] */
#define BCHP_DS_EQ_0_CPL_CPLLKTYPE_MASK                            0x00001000
#define BCHP_DS_EQ_0_CPL_CPLLKTYPE_SHIFT                           12

/* DS_EQ_0 :: CPL :: CPLLK [11:08] */
#define BCHP_DS_EQ_0_CPL_CPLLK_MASK                                0x00000f00
#define BCHP_DS_EQ_0_CPL_CPLLK_SHIFT                               8

/* DS_EQ_0 :: CPL :: reserved1 [07:04] */
#define BCHP_DS_EQ_0_CPL_reserved1_MASK                            0x000000f0
#define BCHP_DS_EQ_0_CPL_reserved1_SHIFT                           4

/* DS_EQ_0 :: CPL :: CPLPNRST [03:03] */
#define BCHP_DS_EQ_0_CPL_CPLPNRST_MASK                             0x00000008
#define BCHP_DS_EQ_0_CPL_CPLPNRST_SHIFT                            3

/* DS_EQ_0 :: CPL :: CPLPNEN [02:02] */
#define BCHP_DS_EQ_0_CPL_CPLPNEN_MASK                              0x00000004
#define BCHP_DS_EQ_0_CPL_CPLPNEN_SHIFT                             2

/* DS_EQ_0 :: CPL :: CPLBYP [01:01] */
#define BCHP_DS_EQ_0_CPL_CPLBYP_MASK                               0x00000002
#define BCHP_DS_EQ_0_CPL_CPLBYP_SHIFT                              1

/* DS_EQ_0 :: CPL :: CPLRST [00:00] */
#define BCHP_DS_EQ_0_CPL_CPLRST_MASK                               0x00000001
#define BCHP_DS_EQ_0_CPL_CPLRST_SHIFT                              0

/***************************************************************************
 *CPLC - Carrier Phase Loop Coefficients
 ***************************************************************************/
/* DS_EQ_0 :: CPLC :: CPLLCOEFF [31:16] */
#define BCHP_DS_EQ_0_CPLC_CPLLCOEFF_MASK                           0xffff0000
#define BCHP_DS_EQ_0_CPLC_CPLLCOEFF_SHIFT                          16

/* DS_EQ_0 :: CPLC :: CPLICOEFF [15:00] */
#define BCHP_DS_EQ_0_CPLC_CPLICOEFF_MASK                           0x0000ffff
#define BCHP_DS_EQ_0_CPLC_CPLICOEFF_SHIFT                          0

/***************************************************************************
 *CPLSWP - Carrier Phase Loop Sweep
 ***************************************************************************/
/* DS_EQ_0 :: CPLSWP :: reserved0 [31:12] */
#define BCHP_DS_EQ_0_CPLSWP_reserved0_MASK                         0xfffff000
#define BCHP_DS_EQ_0_CPLSWP_reserved0_SHIFT                        12

/* DS_EQ_0 :: CPLSWP :: SWEEP [11:00] */
#define BCHP_DS_EQ_0_CPLSWP_SWEEP_MASK                             0x00000fff
#define BCHP_DS_EQ_0_CPLSWP_SWEEP_SHIFT                            0

/***************************************************************************
 *CPLI - Carrier Phase Loop Integrator
 ***************************************************************************/
/* DS_EQ_0 :: CPLI :: reserved0 [31:30] */
#define BCHP_DS_EQ_0_CPLI_reserved0_MASK                           0xc0000000
#define BCHP_DS_EQ_0_CPLI_reserved0_SHIFT                          30

/* DS_EQ_0 :: CPLI :: CPLI [29:00] */
#define BCHP_DS_EQ_0_CPLI_CPLI_MASK                                0x3fffffff
#define BCHP_DS_EQ_0_CPLI_CPLI_SHIFT                               0

/***************************************************************************
 *CPLPA - Carrier Phase Loop Phase Accumulator
 ***************************************************************************/
/* DS_EQ_0 :: CPLPA :: reserved0 [31:26] */
#define BCHP_DS_EQ_0_CPLPA_reserved0_MASK                          0xfc000000
#define BCHP_DS_EQ_0_CPLPA_reserved0_SHIFT                         26

/* DS_EQ_0 :: CPLPA :: CPLPA [25:00] */
#define BCHP_DS_EQ_0_CPLPA_CPLPA_MASK                              0x03ffffff
#define BCHP_DS_EQ_0_CPLPA_CPLPA_SHIFT                             0

/***************************************************************************
 *CPLFO - Carrier Phase Loop Filter Output
 ***************************************************************************/
/* DS_EQ_0 :: CPLFO :: reserved0 [31:26] */
#define BCHP_DS_EQ_0_CPLFO_reserved0_MASK                          0xfc000000
#define BCHP_DS_EQ_0_CPLFO_reserved0_SHIFT                         26

/* DS_EQ_0 :: CPLFO :: CPLFO [25:00] */
#define BCHP_DS_EQ_0_CPLFO_CPLFO_MASK                              0x03ffffff
#define BCHP_DS_EQ_0_CPLFO_CPLFO_SHIFT                             0

/***************************************************************************
 *SNR - Slicer SNR
 ***************************************************************************/
/* DS_EQ_0 :: SNR :: ERRVAL [31:08] */
#define BCHP_DS_EQ_0_SNR_ERRVAL_MASK                               0xffffff00
#define BCHP_DS_EQ_0_SNR_ERRVAL_SHIFT                              8

/* DS_EQ_0 :: SNR :: reserved0 [07:04] */
#define BCHP_DS_EQ_0_SNR_reserved0_MASK                            0x000000f0
#define BCHP_DS_EQ_0_SNR_reserved0_SHIFT                           4

/* DS_EQ_0 :: SNR :: FORCE [03:03] */
#define BCHP_DS_EQ_0_SNR_FORCE_MASK                                0x00000008
#define BCHP_DS_EQ_0_SNR_FORCE_SHIFT                               3

/* DS_EQ_0 :: SNR :: BW [02:01] */
#define BCHP_DS_EQ_0_SNR_BW_MASK                                   0x00000006
#define BCHP_DS_EQ_0_SNR_BW_SHIFT                                  1

/* DS_EQ_0 :: SNR :: RESET [00:00] */
#define BCHP_DS_EQ_0_SNR_RESET_MASK                                0x00000001
#define BCHP_DS_EQ_0_SNR_RESET_SHIFT                               0

/***************************************************************************
 *SNRHT - Slicer SNR High Threshold
 ***************************************************************************/
/* DS_EQ_0 :: SNRHT :: reserved0 [31:24] */
#define BCHP_DS_EQ_0_SNRHT_reserved0_MASK                          0xff000000
#define BCHP_DS_EQ_0_SNRHT_reserved0_SHIFT                         24

/* DS_EQ_0 :: SNRHT :: SNRHTHRESH [23:00] */
#define BCHP_DS_EQ_0_SNRHT_SNRHTHRESH_MASK                         0x00ffffff
#define BCHP_DS_EQ_0_SNRHT_SNRHTHRESH_SHIFT                        0

/***************************************************************************
 *SNRLT - Slicer SNR Low Threshold
 ***************************************************************************/
/* DS_EQ_0 :: SNRLT :: reserved0 [31:24] */
#define BCHP_DS_EQ_0_SNRLT_reserved0_MASK                          0xff000000
#define BCHP_DS_EQ_0_SNRLT_reserved0_SHIFT                         24

/* DS_EQ_0 :: SNRLT :: SNRLTHRESH [23:00] */
#define BCHP_DS_EQ_0_SNRLT_SNRLTHRESH_MASK                         0x00ffffff
#define BCHP_DS_EQ_0_SNRLT_SNRLTHRESH_SHIFT                        0

/***************************************************************************
 *CLD - Carrier Lock Detector
 ***************************************************************************/
/* DS_EQ_0 :: CLD :: reserved0 [31:09] */
#define BCHP_DS_EQ_0_CLD_reserved0_MASK                            0xfffffe00
#define BCHP_DS_EQ_0_CLD_reserved0_SHIFT                           9

/* DS_EQ_0 :: CLD :: CLDSTS [08:08] */
#define BCHP_DS_EQ_0_CLD_CLDSTS_MASK                               0x00000100
#define BCHP_DS_EQ_0_CLD_CLDSTS_SHIFT                              8

/* DS_EQ_0 :: CLD :: reserved1 [07:04] */
#define BCHP_DS_EQ_0_CLD_reserved1_MASK                            0x000000f0
#define BCHP_DS_EQ_0_CLD_reserved1_SHIFT                           4

/* DS_EQ_0 :: CLD :: CLDEN [03:03] */
#define BCHP_DS_EQ_0_CLD_CLDEN_MASK                                0x00000008
#define BCHP_DS_EQ_0_CLD_CLDEN_SHIFT                               3

/* DS_EQ_0 :: CLD :: CLDTC [02:01] */
#define BCHP_DS_EQ_0_CLD_CLDTC_MASK                                0x00000006
#define BCHP_DS_EQ_0_CLD_CLDTC_SHIFT                               1

/* DS_EQ_0 :: CLD :: CLDRST [00:00] */
#define BCHP_DS_EQ_0_CLD_CLDRST_MASK                               0x00000001
#define BCHP_DS_EQ_0_CLD_CLDRST_SHIFT                              0

/***************************************************************************
 *CLDHT - Carrier Lock Detector High Threshold
 ***************************************************************************/
/* DS_EQ_0 :: CLDHT :: reserved0 [31:24] */
#define BCHP_DS_EQ_0_CLDHT_reserved0_MASK                          0xff000000
#define BCHP_DS_EQ_0_CLDHT_reserved0_SHIFT                         24

/* DS_EQ_0 :: CLDHT :: CLDHTHRESH [23:00] */
#define BCHP_DS_EQ_0_CLDHT_CLDHTHRESH_MASK                         0x00ffffff
#define BCHP_DS_EQ_0_CLDHT_CLDHTHRESH_SHIFT                        0

/***************************************************************************
 *CLDLT - Carrier Lock Detector Low Threshold
 ***************************************************************************/
/* DS_EQ_0 :: CLDLT :: reserved0 [31:24] */
#define BCHP_DS_EQ_0_CLDLT_reserved0_MASK                          0xff000000
#define BCHP_DS_EQ_0_CLDLT_reserved0_SHIFT                         24

/* DS_EQ_0 :: CLDLT :: CLDLTHRESH [23:00] */
#define BCHP_DS_EQ_0_CLDLT_CLDLTHRESH_MASK                         0x00ffffff
#define BCHP_DS_EQ_0_CLDLT_CLDLTHRESH_SHIFT                        0

/***************************************************************************
 *CLDA - Carrier Lock Detector Accumulator
 ***************************************************************************/
/* DS_EQ_0 :: CLDA :: reserved0 [31:24] */
#define BCHP_DS_EQ_0_CLDA_reserved0_MASK                           0xff000000
#define BCHP_DS_EQ_0_CLDA_reserved0_SHIFT                          24

/* DS_EQ_0 :: CLDA :: CLDA [23:00] */
#define BCHP_DS_EQ_0_CLDA_CLDA_MASK                                0x00ffffff
#define BCHP_DS_EQ_0_CLDA_CLDA_SHIFT                               0

/***************************************************************************
 *CLDC - Carrier Lock Detector Maximum Count Control
 ***************************************************************************/
/* DS_EQ_0 :: CLDC :: reserved0 [31:16] */
#define BCHP_DS_EQ_0_CLDC_reserved0_MASK                           0xffff0000
#define BCHP_DS_EQ_0_CLDC_reserved0_SHIFT                          16

/* DS_EQ_0 :: CLDC :: CLDCMAX [15:00] */
#define BCHP_DS_EQ_0_CLDC_CLDCMAX_MASK                             0x0000ffff
#define BCHP_DS_EQ_0_CLDC_CLDCMAX_SHIFT                            0

/***************************************************************************
 *CLDCI - Carrier Lock Detector Counter
 ***************************************************************************/
/* DS_EQ_0 :: CLDCI :: reserved0 [31:16] */
#define BCHP_DS_EQ_0_CLDCI_reserved0_MASK                          0xffff0000
#define BCHP_DS_EQ_0_CLDCI_reserved0_SHIFT                         16

/* DS_EQ_0 :: CLDCI :: CLDCNTVAL [15:00] */
#define BCHP_DS_EQ_0_CLDCI_CLDCNTVAL_MASK                          0x0000ffff
#define BCHP_DS_EQ_0_CLDCI_CLDCNTVAL_SHIFT                         0

/***************************************************************************
 *CWC_LEAK - CWC LEAK Control Register
 ***************************************************************************/
/* DS_EQ_0 :: CWC_LEAK :: reserved0 [31:16] */
#define BCHP_DS_EQ_0_CWC_LEAK_reserved0_MASK                       0xffff0000
#define BCHP_DS_EQ_0_CWC_LEAK_reserved0_SHIFT                      16

/* DS_EQ_0 :: CWC_LEAK :: CWC_LEAK4 [15:12] */
#define BCHP_DS_EQ_0_CWC_LEAK_CWC_LEAK4_MASK                       0x0000f000
#define BCHP_DS_EQ_0_CWC_LEAK_CWC_LEAK4_SHIFT                      12

/* DS_EQ_0 :: CWC_LEAK :: CWC_LEAK3 [11:08] */
#define BCHP_DS_EQ_0_CWC_LEAK_CWC_LEAK3_MASK                       0x00000f00
#define BCHP_DS_EQ_0_CWC_LEAK_CWC_LEAK3_SHIFT                      8

/* DS_EQ_0 :: CWC_LEAK :: CWC_LEAK2 [07:04] */
#define BCHP_DS_EQ_0_CWC_LEAK_CWC_LEAK2_MASK                       0x000000f0
#define BCHP_DS_EQ_0_CWC_LEAK_CWC_LEAK2_SHIFT                      4

/* DS_EQ_0 :: CWC_LEAK :: CWC_LEAK1 [03:00] */
#define BCHP_DS_EQ_0_CWC_LEAK_CWC_LEAK1_MASK                       0x0000000f
#define BCHP_DS_EQ_0_CWC_LEAK_CWC_LEAK1_SHIFT                      0

/***************************************************************************
 *CWC_FIN1 - CWC 1st tap non-baud-related frequency in MHz
 ***************************************************************************/
/* DS_EQ_0 :: CWC_FIN1 :: reserved0 [31:24] */
#define BCHP_DS_EQ_0_CWC_FIN1_reserved0_MASK                       0xff000000
#define BCHP_DS_EQ_0_CWC_FIN1_reserved0_SHIFT                      24

/* DS_EQ_0 :: CWC_FIN1 :: FIN1_HZ [23:00] */
#define BCHP_DS_EQ_0_CWC_FIN1_FIN1_HZ_MASK                         0x00ffffff
#define BCHP_DS_EQ_0_CWC_FIN1_FIN1_HZ_SHIFT                        0

/***************************************************************************
 *CWC_FIN2 - CWC 2nd tap non-baud-related frequency in MHz
 ***************************************************************************/
/* DS_EQ_0 :: CWC_FIN2 :: reserved0 [31:24] */
#define BCHP_DS_EQ_0_CWC_FIN2_reserved0_MASK                       0xff000000
#define BCHP_DS_EQ_0_CWC_FIN2_reserved0_SHIFT                      24

/* DS_EQ_0 :: CWC_FIN2 :: FIN2_HZ [23:00] */
#define BCHP_DS_EQ_0_CWC_FIN2_FIN2_HZ_MASK                         0x00ffffff
#define BCHP_DS_EQ_0_CWC_FIN2_FIN2_HZ_SHIFT                        0

/***************************************************************************
 *CWC_FIN3 - CWC 3rd tap non-baud-related frequency in MHz
 ***************************************************************************/
/* DS_EQ_0 :: CWC_FIN3 :: reserved0 [31:24] */
#define BCHP_DS_EQ_0_CWC_FIN3_reserved0_MASK                       0xff000000
#define BCHP_DS_EQ_0_CWC_FIN3_reserved0_SHIFT                      24

/* DS_EQ_0 :: CWC_FIN3 :: FIN3_HZ [23:00] */
#define BCHP_DS_EQ_0_CWC_FIN3_FIN3_HZ_MASK                         0x00ffffff
#define BCHP_DS_EQ_0_CWC_FIN3_FIN3_HZ_SHIFT                        0

/***************************************************************************
 *CWC_FIN4 - CWC 4th tap non-baud-related frequency in MHz
 ***************************************************************************/
/* DS_EQ_0 :: CWC_FIN4 :: reserved0 [31:24] */
#define BCHP_DS_EQ_0_CWC_FIN4_reserved0_MASK                       0xff000000
#define BCHP_DS_EQ_0_CWC_FIN4_reserved0_SHIFT                      24

/* DS_EQ_0 :: CWC_FIN4 :: FIN4_HZ [23:00] */
#define BCHP_DS_EQ_0_CWC_FIN4_FIN4_HZ_MASK                         0x00ffffff
#define BCHP_DS_EQ_0_CWC_FIN4_FIN4_HZ_SHIFT                        0

/***************************************************************************
 *CWC_FOFS1 - CWC 1st tap baud-related frequency offset control word
 ***************************************************************************/
/* DS_EQ_0 :: CWC_FOFS1 :: reserved0 [31:29] */
#define BCHP_DS_EQ_0_CWC_FOFS1_reserved0_MASK                      0xe0000000
#define BCHP_DS_EQ_0_CWC_FOFS1_reserved0_SHIFT                     29

/* DS_EQ_0 :: CWC_FOFS1 :: FOFFSET1 [28:00] */
#define BCHP_DS_EQ_0_CWC_FOFS1_FOFFSET1_MASK                       0x1fffffff
#define BCHP_DS_EQ_0_CWC_FOFS1_FOFFSET1_SHIFT                      0

/***************************************************************************
 *CWC_FOFS2 - CWC 2nd tap baud-related frequency offset control word
 ***************************************************************************/
/* DS_EQ_0 :: CWC_FOFS2 :: reserved0 [31:29] */
#define BCHP_DS_EQ_0_CWC_FOFS2_reserved0_MASK                      0xe0000000
#define BCHP_DS_EQ_0_CWC_FOFS2_reserved0_SHIFT                     29

/* DS_EQ_0 :: CWC_FOFS2 :: FOFFSET2 [28:00] */
#define BCHP_DS_EQ_0_CWC_FOFS2_FOFFSET2_MASK                       0x1fffffff
#define BCHP_DS_EQ_0_CWC_FOFS2_FOFFSET2_SHIFT                      0

/***************************************************************************
 *CWC_FOFS3 - CWC 3rd tap non-baud-related frequency offset
 ***************************************************************************/
/* DS_EQ_0 :: CWC_FOFS3 :: reserved0 [31:29] */
#define BCHP_DS_EQ_0_CWC_FOFS3_reserved0_MASK                      0xe0000000
#define BCHP_DS_EQ_0_CWC_FOFS3_reserved0_SHIFT                     29

/* DS_EQ_0 :: CWC_FOFS3 :: FOFFSET3 [28:00] */
#define BCHP_DS_EQ_0_CWC_FOFS3_FOFFSET3_MASK                       0x1fffffff
#define BCHP_DS_EQ_0_CWC_FOFS3_FOFFSET3_SHIFT                      0

/***************************************************************************
 *CWC_FOFS4 - CWC 4th tap non-baud-related frequency offset
 ***************************************************************************/
/* DS_EQ_0 :: CWC_FOFS4 :: reserved0 [31:29] */
#define BCHP_DS_EQ_0_CWC_FOFS4_reserved0_MASK                      0xe0000000
#define BCHP_DS_EQ_0_CWC_FOFS4_reserved0_SHIFT                     29

/* DS_EQ_0 :: CWC_FOFS4 :: FOFFSET4 [28:00] */
#define BCHP_DS_EQ_0_CWC_FOFS4_FOFFSET4_MASK                       0x1fffffff
#define BCHP_DS_EQ_0_CWC_FOFS4_FOFFSET4_SHIFT                      0

/***************************************************************************
 *CWC_LFC1 - CWC 1st tap phase/freq loop filter control
 ***************************************************************************/
/* DS_EQ_0 :: CWC_LFC1 :: LF_CINT [31:16] */
#define BCHP_DS_EQ_0_CWC_LFC1_LF_CINT_MASK                         0xffff0000
#define BCHP_DS_EQ_0_CWC_LFC1_LF_CINT_SHIFT                        16

/* DS_EQ_0 :: CWC_LFC1 :: LF_CLIN [15:00] */
#define BCHP_DS_EQ_0_CWC_LFC1_LF_CLIN_MASK                         0x0000ffff
#define BCHP_DS_EQ_0_CWC_LFC1_LF_CLIN_SHIFT                        0

/***************************************************************************
 *CWC_LFC2 - CWC 2nd tap phase/freq loop filter control
 ***************************************************************************/
/* DS_EQ_0 :: CWC_LFC2 :: LF_CINT [31:16] */
#define BCHP_DS_EQ_0_CWC_LFC2_LF_CINT_MASK                         0xffff0000
#define BCHP_DS_EQ_0_CWC_LFC2_LF_CINT_SHIFT                        16

/* DS_EQ_0 :: CWC_LFC2 :: LF_CLIN [15:00] */
#define BCHP_DS_EQ_0_CWC_LFC2_LF_CLIN_MASK                         0x0000ffff
#define BCHP_DS_EQ_0_CWC_LFC2_LF_CLIN_SHIFT                        0

/***************************************************************************
 *CWC_LFC3 - CWC 3rd tap phase/freq loop filter control
 ***************************************************************************/
/* DS_EQ_0 :: CWC_LFC3 :: LF_CINT [31:16] */
#define BCHP_DS_EQ_0_CWC_LFC3_LF_CINT_MASK                         0xffff0000
#define BCHP_DS_EQ_0_CWC_LFC3_LF_CINT_SHIFT                        16

/* DS_EQ_0 :: CWC_LFC3 :: LF_CLIN [15:00] */
#define BCHP_DS_EQ_0_CWC_LFC3_LF_CLIN_MASK                         0x0000ffff
#define BCHP_DS_EQ_0_CWC_LFC3_LF_CLIN_SHIFT                        0

/***************************************************************************
 *CWC_LFC4 - CWC 4th tap phase/freq loop filter control
 ***************************************************************************/
/* DS_EQ_0 :: CWC_LFC4 :: LF_CINT [31:16] */
#define BCHP_DS_EQ_0_CWC_LFC4_LF_CINT_MASK                         0xffff0000
#define BCHP_DS_EQ_0_CWC_LFC4_LF_CINT_SHIFT                        16

/* DS_EQ_0 :: CWC_LFC4 :: LF_CLIN [15:00] */
#define BCHP_DS_EQ_0_CWC_LFC4_LF_CLIN_MASK                         0x0000ffff
#define BCHP_DS_EQ_0_CWC_LFC4_LF_CLIN_SHIFT                        0

/***************************************************************************
 *IMC - Image Canceller Control Register
 ***************************************************************************/
/* DS_EQ_0 :: IMC :: reserved0 [31:30] */
#define BCHP_DS_EQ_0_IMC_reserved0_MASK                            0xc0000000
#define BCHP_DS_EQ_0_IMC_reserved0_SHIFT                           30

/* DS_EQ_0 :: IMC :: IMC1DELAY [29:24] */
#define BCHP_DS_EQ_0_IMC_IMC1DELAY_MASK                            0x3f000000
#define BCHP_DS_EQ_0_IMC_IMC1DELAY_SHIFT                           24

/* DS_EQ_0 :: IMC :: IMC_LEAK [23:20] */
#define BCHP_DS_EQ_0_IMC_IMC_LEAK_MASK                             0x00f00000
#define BCHP_DS_EQ_0_IMC_IMC_LEAK_SHIFT                            20

/* DS_EQ_0 :: IMC :: IMCDELAY [19:16] */
#define BCHP_DS_EQ_0_IMC_IMCDELAY_MASK                             0x000f0000
#define BCHP_DS_EQ_0_IMC_IMCDELAY_SHIFT                            16

/* DS_EQ_0 :: IMC :: URATE [15:14] */
#define BCHP_DS_EQ_0_IMC_URATE_MASK                                0x0000c000
#define BCHP_DS_EQ_0_IMC_URATE_SHIFT                               14

/* DS_EQ_0 :: IMC :: STEP [13:11] */
#define BCHP_DS_EQ_0_IMC_STEP_MASK                                 0x00003800
#define BCHP_DS_EQ_0_IMC_STEP_SHIFT                                11

/* DS_EQ_0 :: IMC :: reserved1 [10:10] */
#define BCHP_DS_EQ_0_IMC_reserved1_MASK                            0x00000400
#define BCHP_DS_EQ_0_IMC_reserved1_SHIFT                           10

/* DS_EQ_0 :: IMC :: IMC_COARSE_EN [09:09] */
#define BCHP_DS_EQ_0_IMC_IMC_COARSE_EN_MASK                        0x00000200
#define BCHP_DS_EQ_0_IMC_IMC_COARSE_EN_SHIFT                       9

/* DS_EQ_0 :: IMC :: LENGTH [08:03] */
#define BCHP_DS_EQ_0_IMC_LENGTH_MASK                               0x000001f8
#define BCHP_DS_EQ_0_IMC_LENGTH_SHIFT                              3

/* DS_EQ_0 :: IMC :: SLMS [02:02] */
#define BCHP_DS_EQ_0_IMC_SLMS_MASK                                 0x00000004
#define BCHP_DS_EQ_0_IMC_SLMS_SHIFT                                2

/* DS_EQ_0 :: IMC :: reserved2 [01:01] */
#define BCHP_DS_EQ_0_IMC_reserved2_MASK                            0x00000002
#define BCHP_DS_EQ_0_IMC_reserved2_SHIFT                           1

/* DS_EQ_0 :: IMC :: RESET [00:00] */
#define BCHP_DS_EQ_0_IMC_RESET_MASK                                0x00000001
#define BCHP_DS_EQ_0_IMC_RESET_SHIFT                               0

/***************************************************************************
 *AGC - Equalizer DD-AGC Loop Control
 ***************************************************************************/
/* DS_EQ_0 :: AGC :: reserved0 [31:24] */
#define BCHP_DS_EQ_0_AGC_reserved0_MASK                            0xff000000
#define BCHP_DS_EQ_0_AGC_reserved0_SHIFT                           24

/* DS_EQ_0 :: AGC :: AGCOFFSET [23:16] */
#define BCHP_DS_EQ_0_AGC_AGCOFFSET_MASK                            0x00ff0000
#define BCHP_DS_EQ_0_AGC_AGCOFFSET_SHIFT                           16

/* DS_EQ_0 :: AGC :: reserved1 [15:13] */
#define BCHP_DS_EQ_0_AGC_reserved1_MASK                            0x0000e000
#define BCHP_DS_EQ_0_AGC_reserved1_SHIFT                           13

/* DS_EQ_0 :: AGC :: AGCKTYPE [12:12] */
#define BCHP_DS_EQ_0_AGC_AGCKTYPE_MASK                             0x00001000
#define BCHP_DS_EQ_0_AGC_AGCKTYPE_SHIFT                            12

/* DS_EQ_0 :: AGC :: AGCILK [11:08] */
#define BCHP_DS_EQ_0_AGC_AGCILK_MASK                               0x00000f00
#define BCHP_DS_EQ_0_AGC_AGCILK_SHIFT                              8

/* DS_EQ_0 :: AGC :: AGCALK [07:04] */
#define BCHP_DS_EQ_0_AGC_AGCALK_MASK                               0x000000f0
#define BCHP_DS_EQ_0_AGC_AGCALK_SHIFT                              4

/* DS_EQ_0 :: AGC :: AGCPNRST [03:03] */
#define BCHP_DS_EQ_0_AGC_AGCPNRST_MASK                             0x00000008
#define BCHP_DS_EQ_0_AGC_AGCPNRST_SHIFT                            3

/* DS_EQ_0 :: AGC :: AGCPNEN [02:02] */
#define BCHP_DS_EQ_0_AGC_AGCPNEN_MASK                              0x00000004
#define BCHP_DS_EQ_0_AGC_AGCPNEN_SHIFT                             2

/* DS_EQ_0 :: AGC :: reserved2 [01:01] */
#define BCHP_DS_EQ_0_AGC_reserved2_MASK                            0x00000002
#define BCHP_DS_EQ_0_AGC_reserved2_SHIFT                           1

/* DS_EQ_0 :: AGC :: AGCRST [00:00] */
#define BCHP_DS_EQ_0_AGC_AGCRST_MASK                               0x00000001
#define BCHP_DS_EQ_0_AGC_AGCRST_SHIFT                              0

/***************************************************************************
 *AGCC - Carrier Phase Loop Coefficients
 ***************************************************************************/
/* DS_EQ_0 :: AGCC :: AGCLCOEFF [31:16] */
#define BCHP_DS_EQ_0_AGCC_AGCLCOEFF_MASK                           0xffff0000
#define BCHP_DS_EQ_0_AGCC_AGCLCOEFF_SHIFT                          16

/* DS_EQ_0 :: AGCC :: AGCICOEFF [15:00] */
#define BCHP_DS_EQ_0_AGCC_AGCICOEFF_MASK                           0x0000ffff
#define BCHP_DS_EQ_0_AGCC_AGCICOEFF_SHIFT                          0

/***************************************************************************
 *AGCI - Equalizer DD-AGC Loop Integrator
 ***************************************************************************/
/* DS_EQ_0 :: AGCI :: reserved0 [31:30] */
#define BCHP_DS_EQ_0_AGCI_reserved0_MASK                           0xc0000000
#define BCHP_DS_EQ_0_AGCI_reserved0_SHIFT                          30

/* DS_EQ_0 :: AGCI :: AGCI [29:00] */
#define BCHP_DS_EQ_0_AGCI_AGCI_MASK                                0x3fffffff
#define BCHP_DS_EQ_0_AGCI_AGCI_SHIFT                               0

/***************************************************************************
 *AGCPA - Equalizer DD-AGC Loop Phase Accumulator
 ***************************************************************************/
/* DS_EQ_0 :: AGCPA :: reserved0 [31:26] */
#define BCHP_DS_EQ_0_AGCPA_reserved0_MASK                          0xfc000000
#define BCHP_DS_EQ_0_AGCPA_reserved0_SHIFT                         26

/* DS_EQ_0 :: AGCPA :: AGCPA [25:00] */
#define BCHP_DS_EQ_0_AGCPA_AGCPA_MASK                              0x03ffffff
#define BCHP_DS_EQ_0_AGCPA_AGCPA_SHIFT                             0

/***************************************************************************
 *AGCFO - Equalizer DD-AGC Loop Filter Output
 ***************************************************************************/
/* DS_EQ_0 :: AGCFO :: reserved0 [31:26] */
#define BCHP_DS_EQ_0_AGCFO_reserved0_MASK                          0xfc000000
#define BCHP_DS_EQ_0_AGCFO_reserved0_SHIFT                         26

/* DS_EQ_0 :: AGCFO :: AGCFO [25:00] */
#define BCHP_DS_EQ_0_AGCFO_AGCFO_MASK                              0x03ffffff
#define BCHP_DS_EQ_0_AGCFO_AGCFO_SHIFT                             0

/***************************************************************************
 *FN - Equalizer FN Modulus Control Register
 ***************************************************************************/
/* DS_EQ_0 :: FN :: reserved0 [31:31] */
#define BCHP_DS_EQ_0_FN_reserved0_MASK                             0x80000000
#define BCHP_DS_EQ_0_FN_reserved0_SHIFT                            31

/* DS_EQ_0 :: FN :: FNSCALER [30:28] */
#define BCHP_DS_EQ_0_FN_FNSCALER_MASK                              0x70000000
#define BCHP_DS_EQ_0_FN_FNSCALER_SHIFT                             28

/* DS_EQ_0 :: FN :: reserved1 [27:16] */
#define BCHP_DS_EQ_0_FN_reserved1_MASK                             0x0fff0000
#define BCHP_DS_EQ_0_FN_reserved1_SHIFT                            16

/* DS_EQ_0 :: FN :: FNMOD [15:00] */
#define BCHP_DS_EQ_0_FN_FNMOD_MASK                                 0x0000ffff
#define BCHP_DS_EQ_0_FN_FNMOD_SHIFT                                0

/***************************************************************************
 *POWER - Equalizer Input Power Estimator Register
 ***************************************************************************/
/* DS_EQ_0 :: POWER :: EQPOW [31:08] */
#define BCHP_DS_EQ_0_POWER_EQPOW_MASK                              0xffffff00
#define BCHP_DS_EQ_0_POWER_EQPOW_SHIFT                             8

/* DS_EQ_0 :: POWER :: reserved0 [07:04] */
#define BCHP_DS_EQ_0_POWER_reserved0_MASK                          0x000000f0
#define BCHP_DS_EQ_0_POWER_reserved0_SHIFT                         4

/* DS_EQ_0 :: POWER :: EQPOWCOEF [03:01] */
#define BCHP_DS_EQ_0_POWER_EQPOWCOEF_MASK                          0x0000000e
#define BCHP_DS_EQ_0_POWER_EQPOWCOEF_SHIFT                         1

/* DS_EQ_0 :: POWER :: RESET [00:00] */
#define BCHP_DS_EQ_0_POWER_RESET_MASK                              0x00000001
#define BCHP_DS_EQ_0_POWER_RESET_SHIFT                             0

/***************************************************************************
 *FFEU0 - FFE Coefficient Register 0 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: FFEU0 :: IMSB [31:16] */
#define BCHP_DS_EQ_0_FFEU0_IMSB_MASK                               0xffff0000
#define BCHP_DS_EQ_0_FFEU0_IMSB_SHIFT                              16

/* DS_EQ_0 :: FFEU0 :: QMSB [15:00] */
#define BCHP_DS_EQ_0_FFEU0_QMSB_MASK                               0x0000ffff
#define BCHP_DS_EQ_0_FFEU0_QMSB_SHIFT                              0

/***************************************************************************
 *FFEL0 - FFE Coefficient Register 0 (Lower 8 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: FFEL0 :: ILSB [31:24] */
#define BCHP_DS_EQ_0_FFEL0_ILSB_MASK                               0xff000000
#define BCHP_DS_EQ_0_FFEL0_ILSB_SHIFT                              24

/* DS_EQ_0 :: FFEL0 :: QLSB [23:16] */
#define BCHP_DS_EQ_0_FFEL0_QLSB_MASK                               0x00ff0000
#define BCHP_DS_EQ_0_FFEL0_QLSB_SHIFT                              16

/* DS_EQ_0 :: FFEL0 :: reserved0 [15:00] */
#define BCHP_DS_EQ_0_FFEL0_reserved0_MASK                          0x0000ffff
#define BCHP_DS_EQ_0_FFEL0_reserved0_SHIFT                         0

/***************************************************************************
 *FFEU1 - FFE Coefficient Register 1 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: FFEU1 :: IMSB [31:16] */
#define BCHP_DS_EQ_0_FFEU1_IMSB_MASK                               0xffff0000
#define BCHP_DS_EQ_0_FFEU1_IMSB_SHIFT                              16

/* DS_EQ_0 :: FFEU1 :: QMSB [15:00] */
#define BCHP_DS_EQ_0_FFEU1_QMSB_MASK                               0x0000ffff
#define BCHP_DS_EQ_0_FFEU1_QMSB_SHIFT                              0

/***************************************************************************
 *FFEL1 - FFE Coefficient Register 1 (Lower 8 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: FFEL1 :: ILSB [31:24] */
#define BCHP_DS_EQ_0_FFEL1_ILSB_MASK                               0xff000000
#define BCHP_DS_EQ_0_FFEL1_ILSB_SHIFT                              24

/* DS_EQ_0 :: FFEL1 :: QLSB [23:16] */
#define BCHP_DS_EQ_0_FFEL1_QLSB_MASK                               0x00ff0000
#define BCHP_DS_EQ_0_FFEL1_QLSB_SHIFT                              16

/* DS_EQ_0 :: FFEL1 :: reserved0 [15:00] */
#define BCHP_DS_EQ_0_FFEL1_reserved0_MASK                          0x0000ffff
#define BCHP_DS_EQ_0_FFEL1_reserved0_SHIFT                         0

/***************************************************************************
 *FFEU2 - FFE Coefficient Register 2 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: FFEU2 :: IMSB [31:16] */
#define BCHP_DS_EQ_0_FFEU2_IMSB_MASK                               0xffff0000
#define BCHP_DS_EQ_0_FFEU2_IMSB_SHIFT                              16

/* DS_EQ_0 :: FFEU2 :: QMSB [15:00] */
#define BCHP_DS_EQ_0_FFEU2_QMSB_MASK                               0x0000ffff
#define BCHP_DS_EQ_0_FFEU2_QMSB_SHIFT                              0

/***************************************************************************
 *FFEL2 - FFE Coefficient Register 2 (Lower 8 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: FFEL2 :: ILSB [31:24] */
#define BCHP_DS_EQ_0_FFEL2_ILSB_MASK                               0xff000000
#define BCHP_DS_EQ_0_FFEL2_ILSB_SHIFT                              24

/* DS_EQ_0 :: FFEL2 :: QLSB [23:16] */
#define BCHP_DS_EQ_0_FFEL2_QLSB_MASK                               0x00ff0000
#define BCHP_DS_EQ_0_FFEL2_QLSB_SHIFT                              16

/* DS_EQ_0 :: FFEL2 :: reserved0 [15:00] */
#define BCHP_DS_EQ_0_FFEL2_reserved0_MASK                          0x0000ffff
#define BCHP_DS_EQ_0_FFEL2_reserved0_SHIFT                         0

/***************************************************************************
 *FFEU3 - FFE Coefficient Register 3 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: FFEU3 :: IMSB [31:16] */
#define BCHP_DS_EQ_0_FFEU3_IMSB_MASK                               0xffff0000
#define BCHP_DS_EQ_0_FFEU3_IMSB_SHIFT                              16

/* DS_EQ_0 :: FFEU3 :: QMSB [15:00] */
#define BCHP_DS_EQ_0_FFEU3_QMSB_MASK                               0x0000ffff
#define BCHP_DS_EQ_0_FFEU3_QMSB_SHIFT                              0

/***************************************************************************
 *FFEL3 - FFE Coefficient Register 3 (Lower 8 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: FFEL3 :: ILSB [31:24] */
#define BCHP_DS_EQ_0_FFEL3_ILSB_MASK                               0xff000000
#define BCHP_DS_EQ_0_FFEL3_ILSB_SHIFT                              24

/* DS_EQ_0 :: FFEL3 :: QLSB [23:16] */
#define BCHP_DS_EQ_0_FFEL3_QLSB_MASK                               0x00ff0000
#define BCHP_DS_EQ_0_FFEL3_QLSB_SHIFT                              16

/* DS_EQ_0 :: FFEL3 :: reserved0 [15:00] */
#define BCHP_DS_EQ_0_FFEL3_reserved0_MASK                          0x0000ffff
#define BCHP_DS_EQ_0_FFEL3_reserved0_SHIFT                         0

/***************************************************************************
 *FFEU4 - FFE Coefficient Register 4 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: FFEU4 :: IMSB [31:16] */
#define BCHP_DS_EQ_0_FFEU4_IMSB_MASK                               0xffff0000
#define BCHP_DS_EQ_0_FFEU4_IMSB_SHIFT                              16

/* DS_EQ_0 :: FFEU4 :: QMSB [15:00] */
#define BCHP_DS_EQ_0_FFEU4_QMSB_MASK                               0x0000ffff
#define BCHP_DS_EQ_0_FFEU4_QMSB_SHIFT                              0

/***************************************************************************
 *FFEL4 - FFE Coefficient Register 4 (Lower 8 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: FFEL4 :: ILSB [31:24] */
#define BCHP_DS_EQ_0_FFEL4_ILSB_MASK                               0xff000000
#define BCHP_DS_EQ_0_FFEL4_ILSB_SHIFT                              24

/* DS_EQ_0 :: FFEL4 :: QLSB [23:16] */
#define BCHP_DS_EQ_0_FFEL4_QLSB_MASK                               0x00ff0000
#define BCHP_DS_EQ_0_FFEL4_QLSB_SHIFT                              16

/* DS_EQ_0 :: FFEL4 :: reserved0 [15:00] */
#define BCHP_DS_EQ_0_FFEL4_reserved0_MASK                          0x0000ffff
#define BCHP_DS_EQ_0_FFEL4_reserved0_SHIFT                         0

/***************************************************************************
 *FFEU5 - FFE Coefficient Register 5 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: FFEU5 :: IMSB [31:16] */
#define BCHP_DS_EQ_0_FFEU5_IMSB_MASK                               0xffff0000
#define BCHP_DS_EQ_0_FFEU5_IMSB_SHIFT                              16

/* DS_EQ_0 :: FFEU5 :: QMSB [15:00] */
#define BCHP_DS_EQ_0_FFEU5_QMSB_MASK                               0x0000ffff
#define BCHP_DS_EQ_0_FFEU5_QMSB_SHIFT                              0

/***************************************************************************
 *FFEL5 - FFE Coefficient Register 5 (Lower 8 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: FFEL5 :: ILSB [31:24] */
#define BCHP_DS_EQ_0_FFEL5_ILSB_MASK                               0xff000000
#define BCHP_DS_EQ_0_FFEL5_ILSB_SHIFT                              24

/* DS_EQ_0 :: FFEL5 :: QLSB [23:16] */
#define BCHP_DS_EQ_0_FFEL5_QLSB_MASK                               0x00ff0000
#define BCHP_DS_EQ_0_FFEL5_QLSB_SHIFT                              16

/* DS_EQ_0 :: FFEL5 :: reserved0 [15:00] */
#define BCHP_DS_EQ_0_FFEL5_reserved0_MASK                          0x0000ffff
#define BCHP_DS_EQ_0_FFEL5_reserved0_SHIFT                         0

/***************************************************************************
 *FFEU6 - FFE Coefficient Register 6 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: FFEU6 :: IMSB [31:16] */
#define BCHP_DS_EQ_0_FFEU6_IMSB_MASK                               0xffff0000
#define BCHP_DS_EQ_0_FFEU6_IMSB_SHIFT                              16

/* DS_EQ_0 :: FFEU6 :: QMSB [15:00] */
#define BCHP_DS_EQ_0_FFEU6_QMSB_MASK                               0x0000ffff
#define BCHP_DS_EQ_0_FFEU6_QMSB_SHIFT                              0

/***************************************************************************
 *FFEL6 - FFE Coefficient Register 6 (Lower 8 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: FFEL6 :: ILSB [31:24] */
#define BCHP_DS_EQ_0_FFEL6_ILSB_MASK                               0xff000000
#define BCHP_DS_EQ_0_FFEL6_ILSB_SHIFT                              24

/* DS_EQ_0 :: FFEL6 :: QLSB [23:16] */
#define BCHP_DS_EQ_0_FFEL6_QLSB_MASK                               0x00ff0000
#define BCHP_DS_EQ_0_FFEL6_QLSB_SHIFT                              16

/* DS_EQ_0 :: FFEL6 :: reserved0 [15:00] */
#define BCHP_DS_EQ_0_FFEL6_reserved0_MASK                          0x0000ffff
#define BCHP_DS_EQ_0_FFEL6_reserved0_SHIFT                         0

/***************************************************************************
 *FFEU7 - FFE Coefficient Register 7 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: FFEU7 :: IMSB [31:16] */
#define BCHP_DS_EQ_0_FFEU7_IMSB_MASK                               0xffff0000
#define BCHP_DS_EQ_0_FFEU7_IMSB_SHIFT                              16

/* DS_EQ_0 :: FFEU7 :: QMSB [15:00] */
#define BCHP_DS_EQ_0_FFEU7_QMSB_MASK                               0x0000ffff
#define BCHP_DS_EQ_0_FFEU7_QMSB_SHIFT                              0

/***************************************************************************
 *FFEL7 - FFE Coefficient Register 7 (Lower 8 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: FFEL7 :: ILSB [31:24] */
#define BCHP_DS_EQ_0_FFEL7_ILSB_MASK                               0xff000000
#define BCHP_DS_EQ_0_FFEL7_ILSB_SHIFT                              24

/* DS_EQ_0 :: FFEL7 :: QLSB [23:16] */
#define BCHP_DS_EQ_0_FFEL7_QLSB_MASK                               0x00ff0000
#define BCHP_DS_EQ_0_FFEL7_QLSB_SHIFT                              16

/* DS_EQ_0 :: FFEL7 :: reserved0 [15:00] */
#define BCHP_DS_EQ_0_FFEL7_reserved0_MASK                          0x0000ffff
#define BCHP_DS_EQ_0_FFEL7_reserved0_SHIFT                         0

/***************************************************************************
 *FFEU8 - FFE Coefficient Register 8 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: FFEU8 :: IMSB [31:16] */
#define BCHP_DS_EQ_0_FFEU8_IMSB_MASK                               0xffff0000
#define BCHP_DS_EQ_0_FFEU8_IMSB_SHIFT                              16

/* DS_EQ_0 :: FFEU8 :: QMSB [15:00] */
#define BCHP_DS_EQ_0_FFEU8_QMSB_MASK                               0x0000ffff
#define BCHP_DS_EQ_0_FFEU8_QMSB_SHIFT                              0

/***************************************************************************
 *FFEL8 - FFE Coefficient Register 8 (Lower 8 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: FFEL8 :: ILSB [31:24] */
#define BCHP_DS_EQ_0_FFEL8_ILSB_MASK                               0xff000000
#define BCHP_DS_EQ_0_FFEL8_ILSB_SHIFT                              24

/* DS_EQ_0 :: FFEL8 :: QLSB [23:16] */
#define BCHP_DS_EQ_0_FFEL8_QLSB_MASK                               0x00ff0000
#define BCHP_DS_EQ_0_FFEL8_QLSB_SHIFT                              16

/* DS_EQ_0 :: FFEL8 :: reserved0 [15:00] */
#define BCHP_DS_EQ_0_FFEL8_reserved0_MASK                          0x0000ffff
#define BCHP_DS_EQ_0_FFEL8_reserved0_SHIFT                         0

/***************************************************************************
 *FFEU9 - FFE Coefficient Register 9 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: FFEU9 :: IMSB [31:16] */
#define BCHP_DS_EQ_0_FFEU9_IMSB_MASK                               0xffff0000
#define BCHP_DS_EQ_0_FFEU9_IMSB_SHIFT                              16

/* DS_EQ_0 :: FFEU9 :: QMSB [15:00] */
#define BCHP_DS_EQ_0_FFEU9_QMSB_MASK                               0x0000ffff
#define BCHP_DS_EQ_0_FFEU9_QMSB_SHIFT                              0

/***************************************************************************
 *FFEL9 - FFE Coefficient Register 9 (Lower 8 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: FFEL9 :: ILSB [31:24] */
#define BCHP_DS_EQ_0_FFEL9_ILSB_MASK                               0xff000000
#define BCHP_DS_EQ_0_FFEL9_ILSB_SHIFT                              24

/* DS_EQ_0 :: FFEL9 :: QLSB [23:16] */
#define BCHP_DS_EQ_0_FFEL9_QLSB_MASK                               0x00ff0000
#define BCHP_DS_EQ_0_FFEL9_QLSB_SHIFT                              16

/* DS_EQ_0 :: FFEL9 :: reserved0 [15:00] */
#define BCHP_DS_EQ_0_FFEL9_reserved0_MASK                          0x0000ffff
#define BCHP_DS_EQ_0_FFEL9_reserved0_SHIFT                         0

/***************************************************************************
 *FFEU10 - FFE Coefficient Register 10 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: FFEU10 :: IMSB [31:16] */
#define BCHP_DS_EQ_0_FFEU10_IMSB_MASK                              0xffff0000
#define BCHP_DS_EQ_0_FFEU10_IMSB_SHIFT                             16

/* DS_EQ_0 :: FFEU10 :: QMSB [15:00] */
#define BCHP_DS_EQ_0_FFEU10_QMSB_MASK                              0x0000ffff
#define BCHP_DS_EQ_0_FFEU10_QMSB_SHIFT                             0

/***************************************************************************
 *FFEL10 - FFE Coefficient Register 10 (Lower 8 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: FFEL10 :: ILSB [31:24] */
#define BCHP_DS_EQ_0_FFEL10_ILSB_MASK                              0xff000000
#define BCHP_DS_EQ_0_FFEL10_ILSB_SHIFT                             24

/* DS_EQ_0 :: FFEL10 :: QLSB [23:16] */
#define BCHP_DS_EQ_0_FFEL10_QLSB_MASK                              0x00ff0000
#define BCHP_DS_EQ_0_FFEL10_QLSB_SHIFT                             16

/* DS_EQ_0 :: FFEL10 :: reserved0 [15:00] */
#define BCHP_DS_EQ_0_FFEL10_reserved0_MASK                         0x0000ffff
#define BCHP_DS_EQ_0_FFEL10_reserved0_SHIFT                        0

/***************************************************************************
 *FFEU11 - FFE Coefficient Register 11 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: FFEU11 :: IMSB [31:16] */
#define BCHP_DS_EQ_0_FFEU11_IMSB_MASK                              0xffff0000
#define BCHP_DS_EQ_0_FFEU11_IMSB_SHIFT                             16

/* DS_EQ_0 :: FFEU11 :: QMSB [15:00] */
#define BCHP_DS_EQ_0_FFEU11_QMSB_MASK                              0x0000ffff
#define BCHP_DS_EQ_0_FFEU11_QMSB_SHIFT                             0

/***************************************************************************
 *FFEL11 - FFE Coefficient Register 11 (Lower 8 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: FFEL11 :: ILSB [31:24] */
#define BCHP_DS_EQ_0_FFEL11_ILSB_MASK                              0xff000000
#define BCHP_DS_EQ_0_FFEL11_ILSB_SHIFT                             24

/* DS_EQ_0 :: FFEL11 :: QLSB [23:16] */
#define BCHP_DS_EQ_0_FFEL11_QLSB_MASK                              0x00ff0000
#define BCHP_DS_EQ_0_FFEL11_QLSB_SHIFT                             16

/* DS_EQ_0 :: FFEL11 :: reserved0 [15:00] */
#define BCHP_DS_EQ_0_FFEL11_reserved0_MASK                         0x0000ffff
#define BCHP_DS_EQ_0_FFEL11_reserved0_SHIFT                        0

/***************************************************************************
 *FFEU12 - FFE Coefficient Register 12 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: FFEU12 :: IMSB [31:16] */
#define BCHP_DS_EQ_0_FFEU12_IMSB_MASK                              0xffff0000
#define BCHP_DS_EQ_0_FFEU12_IMSB_SHIFT                             16

/* DS_EQ_0 :: FFEU12 :: QMSB [15:00] */
#define BCHP_DS_EQ_0_FFEU12_QMSB_MASK                              0x0000ffff
#define BCHP_DS_EQ_0_FFEU12_QMSB_SHIFT                             0

/***************************************************************************
 *FFEL12 - FFE Coefficient Register 12 (Lower 8 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: FFEL12 :: ILSB [31:24] */
#define BCHP_DS_EQ_0_FFEL12_ILSB_MASK                              0xff000000
#define BCHP_DS_EQ_0_FFEL12_ILSB_SHIFT                             24

/* DS_EQ_0 :: FFEL12 :: QLSB [23:16] */
#define BCHP_DS_EQ_0_FFEL12_QLSB_MASK                              0x00ff0000
#define BCHP_DS_EQ_0_FFEL12_QLSB_SHIFT                             16

/* DS_EQ_0 :: FFEL12 :: reserved0 [15:00] */
#define BCHP_DS_EQ_0_FFEL12_reserved0_MASK                         0x0000ffff
#define BCHP_DS_EQ_0_FFEL12_reserved0_SHIFT                        0

/***************************************************************************
 *FFEU13 - FFE Coefficient Register 13 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: FFEU13 :: IMSB [31:16] */
#define BCHP_DS_EQ_0_FFEU13_IMSB_MASK                              0xffff0000
#define BCHP_DS_EQ_0_FFEU13_IMSB_SHIFT                             16

/* DS_EQ_0 :: FFEU13 :: QMSB [15:00] */
#define BCHP_DS_EQ_0_FFEU13_QMSB_MASK                              0x0000ffff
#define BCHP_DS_EQ_0_FFEU13_QMSB_SHIFT                             0

/***************************************************************************
 *FFEL13 - FFE Coefficient Register 13 (Lower 8 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: FFEL13 :: ILSB [31:24] */
#define BCHP_DS_EQ_0_FFEL13_ILSB_MASK                              0xff000000
#define BCHP_DS_EQ_0_FFEL13_ILSB_SHIFT                             24

/* DS_EQ_0 :: FFEL13 :: QLSB [23:16] */
#define BCHP_DS_EQ_0_FFEL13_QLSB_MASK                              0x00ff0000
#define BCHP_DS_EQ_0_FFEL13_QLSB_SHIFT                             16

/* DS_EQ_0 :: FFEL13 :: reserved0 [15:00] */
#define BCHP_DS_EQ_0_FFEL13_reserved0_MASK                         0x0000ffff
#define BCHP_DS_EQ_0_FFEL13_reserved0_SHIFT                        0

/***************************************************************************
 *FFEU14 - FFE Coefficient Register 14 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: FFEU14 :: IMSB [31:16] */
#define BCHP_DS_EQ_0_FFEU14_IMSB_MASK                              0xffff0000
#define BCHP_DS_EQ_0_FFEU14_IMSB_SHIFT                             16

/* DS_EQ_0 :: FFEU14 :: QMSB [15:00] */
#define BCHP_DS_EQ_0_FFEU14_QMSB_MASK                              0x0000ffff
#define BCHP_DS_EQ_0_FFEU14_QMSB_SHIFT                             0

/***************************************************************************
 *FFEL14 - FFE Coefficient Register 14 (Lower 8 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: FFEL14 :: ILSB [31:24] */
#define BCHP_DS_EQ_0_FFEL14_ILSB_MASK                              0xff000000
#define BCHP_DS_EQ_0_FFEL14_ILSB_SHIFT                             24

/* DS_EQ_0 :: FFEL14 :: QLSB [23:16] */
#define BCHP_DS_EQ_0_FFEL14_QLSB_MASK                              0x00ff0000
#define BCHP_DS_EQ_0_FFEL14_QLSB_SHIFT                             16

/* DS_EQ_0 :: FFEL14 :: reserved0 [15:00] */
#define BCHP_DS_EQ_0_FFEL14_reserved0_MASK                         0x0000ffff
#define BCHP_DS_EQ_0_FFEL14_reserved0_SHIFT                        0

/***************************************************************************
 *FFEU15 - FFE Coefficient Register 15 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: FFEU15 :: IMSB [31:16] */
#define BCHP_DS_EQ_0_FFEU15_IMSB_MASK                              0xffff0000
#define BCHP_DS_EQ_0_FFEU15_IMSB_SHIFT                             16

/* DS_EQ_0 :: FFEU15 :: QMSB [15:00] */
#define BCHP_DS_EQ_0_FFEU15_QMSB_MASK                              0x0000ffff
#define BCHP_DS_EQ_0_FFEU15_QMSB_SHIFT                             0

/***************************************************************************
 *FFEL15 - FFE Coefficient Register 15 (Lower 8 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: FFEL15 :: ILSB [31:24] */
#define BCHP_DS_EQ_0_FFEL15_ILSB_MASK                              0xff000000
#define BCHP_DS_EQ_0_FFEL15_ILSB_SHIFT                             24

/* DS_EQ_0 :: FFEL15 :: QLSB [23:16] */
#define BCHP_DS_EQ_0_FFEL15_QLSB_MASK                              0x00ff0000
#define BCHP_DS_EQ_0_FFEL15_QLSB_SHIFT                             16

/* DS_EQ_0 :: FFEL15 :: reserved0 [15:00] */
#define BCHP_DS_EQ_0_FFEL15_reserved0_MASK                         0x0000ffff
#define BCHP_DS_EQ_0_FFEL15_reserved0_SHIFT                        0

/***************************************************************************
 *FFEU16 - FFE Coefficient Register 16 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: FFEU16 :: IMSB [31:16] */
#define BCHP_DS_EQ_0_FFEU16_IMSB_MASK                              0xffff0000
#define BCHP_DS_EQ_0_FFEU16_IMSB_SHIFT                             16

/* DS_EQ_0 :: FFEU16 :: QMSB [15:00] */
#define BCHP_DS_EQ_0_FFEU16_QMSB_MASK                              0x0000ffff
#define BCHP_DS_EQ_0_FFEU16_QMSB_SHIFT                             0

/***************************************************************************
 *FFEL16 - FFE Coefficient Register 16 (Lower 8 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: FFEL16 :: ILSB [31:24] */
#define BCHP_DS_EQ_0_FFEL16_ILSB_MASK                              0xff000000
#define BCHP_DS_EQ_0_FFEL16_ILSB_SHIFT                             24

/* DS_EQ_0 :: FFEL16 :: QLSB [23:16] */
#define BCHP_DS_EQ_0_FFEL16_QLSB_MASK                              0x00ff0000
#define BCHP_DS_EQ_0_FFEL16_QLSB_SHIFT                             16

/* DS_EQ_0 :: FFEL16 :: reserved0 [15:00] */
#define BCHP_DS_EQ_0_FFEL16_reserved0_MASK                         0x0000ffff
#define BCHP_DS_EQ_0_FFEL16_reserved0_SHIFT                        0

/***************************************************************************
 *FFEU17 - FFE Coefficient Register 17 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: FFEU17 :: IMSB [31:16] */
#define BCHP_DS_EQ_0_FFEU17_IMSB_MASK                              0xffff0000
#define BCHP_DS_EQ_0_FFEU17_IMSB_SHIFT                             16

/* DS_EQ_0 :: FFEU17 :: QMSB [15:00] */
#define BCHP_DS_EQ_0_FFEU17_QMSB_MASK                              0x0000ffff
#define BCHP_DS_EQ_0_FFEU17_QMSB_SHIFT                             0

/***************************************************************************
 *FFEL17 - FFE Coefficient Register 17 (Lower 8 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: FFEL17 :: ILSB [31:24] */
#define BCHP_DS_EQ_0_FFEL17_ILSB_MASK                              0xff000000
#define BCHP_DS_EQ_0_FFEL17_ILSB_SHIFT                             24

/* DS_EQ_0 :: FFEL17 :: QLSB [23:16] */
#define BCHP_DS_EQ_0_FFEL17_QLSB_MASK                              0x00ff0000
#define BCHP_DS_EQ_0_FFEL17_QLSB_SHIFT                             16

/* DS_EQ_0 :: FFEL17 :: reserved0 [15:00] */
#define BCHP_DS_EQ_0_FFEL17_reserved0_MASK                         0x0000ffff
#define BCHP_DS_EQ_0_FFEL17_reserved0_SHIFT                        0

/***************************************************************************
 *FFEU18 - FFE Coefficient Register 18 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: FFEU18 :: IMSB [31:16] */
#define BCHP_DS_EQ_0_FFEU18_IMSB_MASK                              0xffff0000
#define BCHP_DS_EQ_0_FFEU18_IMSB_SHIFT                             16

/* DS_EQ_0 :: FFEU18 :: QMSB [15:00] */
#define BCHP_DS_EQ_0_FFEU18_QMSB_MASK                              0x0000ffff
#define BCHP_DS_EQ_0_FFEU18_QMSB_SHIFT                             0

/***************************************************************************
 *FFEL18 - FFE Coefficient Register 18 (Lower 8 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: FFEL18 :: ILSB [31:24] */
#define BCHP_DS_EQ_0_FFEL18_ILSB_MASK                              0xff000000
#define BCHP_DS_EQ_0_FFEL18_ILSB_SHIFT                             24

/* DS_EQ_0 :: FFEL18 :: QLSB [23:16] */
#define BCHP_DS_EQ_0_FFEL18_QLSB_MASK                              0x00ff0000
#define BCHP_DS_EQ_0_FFEL18_QLSB_SHIFT                             16

/* DS_EQ_0 :: FFEL18 :: reserved0 [15:00] */
#define BCHP_DS_EQ_0_FFEL18_reserved0_MASK                         0x0000ffff
#define BCHP_DS_EQ_0_FFEL18_reserved0_SHIFT                        0

/***************************************************************************
 *FFEU19 - FFE Coefficient Register 19 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: FFEU19 :: IMSB [31:16] */
#define BCHP_DS_EQ_0_FFEU19_IMSB_MASK                              0xffff0000
#define BCHP_DS_EQ_0_FFEU19_IMSB_SHIFT                             16

/* DS_EQ_0 :: FFEU19 :: QMSB [15:00] */
#define BCHP_DS_EQ_0_FFEU19_QMSB_MASK                              0x0000ffff
#define BCHP_DS_EQ_0_FFEU19_QMSB_SHIFT                             0

/***************************************************************************
 *FFEL19 - FFE Coefficient Register 19 (Lower 8 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: FFEL19 :: ILSB [31:24] */
#define BCHP_DS_EQ_0_FFEL19_ILSB_MASK                              0xff000000
#define BCHP_DS_EQ_0_FFEL19_ILSB_SHIFT                             24

/* DS_EQ_0 :: FFEL19 :: QLSB [23:16] */
#define BCHP_DS_EQ_0_FFEL19_QLSB_MASK                              0x00ff0000
#define BCHP_DS_EQ_0_FFEL19_QLSB_SHIFT                             16

/* DS_EQ_0 :: FFEL19 :: reserved0 [15:00] */
#define BCHP_DS_EQ_0_FFEL19_reserved0_MASK                         0x0000ffff
#define BCHP_DS_EQ_0_FFEL19_reserved0_SHIFT                        0

/***************************************************************************
 *FFEU20 - FFE Coefficient Register 20 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: FFEU20 :: IMSB [31:16] */
#define BCHP_DS_EQ_0_FFEU20_IMSB_MASK                              0xffff0000
#define BCHP_DS_EQ_0_FFEU20_IMSB_SHIFT                             16

/* DS_EQ_0 :: FFEU20 :: QMSB [15:00] */
#define BCHP_DS_EQ_0_FFEU20_QMSB_MASK                              0x0000ffff
#define BCHP_DS_EQ_0_FFEU20_QMSB_SHIFT                             0

/***************************************************************************
 *FFEL20 - FFE Coefficient Register 20 (Lower 8 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: FFEL20 :: ILSB [31:24] */
#define BCHP_DS_EQ_0_FFEL20_ILSB_MASK                              0xff000000
#define BCHP_DS_EQ_0_FFEL20_ILSB_SHIFT                             24

/* DS_EQ_0 :: FFEL20 :: QLSB [23:16] */
#define BCHP_DS_EQ_0_FFEL20_QLSB_MASK                              0x00ff0000
#define BCHP_DS_EQ_0_FFEL20_QLSB_SHIFT                             16

/* DS_EQ_0 :: FFEL20 :: reserved0 [15:00] */
#define BCHP_DS_EQ_0_FFEL20_reserved0_MASK                         0x0000ffff
#define BCHP_DS_EQ_0_FFEL20_reserved0_SHIFT                        0

/***************************************************************************
 *FFEU21 - FFE Coefficient Register 21 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: FFEU21 :: IMSB [31:16] */
#define BCHP_DS_EQ_0_FFEU21_IMSB_MASK                              0xffff0000
#define BCHP_DS_EQ_0_FFEU21_IMSB_SHIFT                             16

/* DS_EQ_0 :: FFEU21 :: QMSB [15:00] */
#define BCHP_DS_EQ_0_FFEU21_QMSB_MASK                              0x0000ffff
#define BCHP_DS_EQ_0_FFEU21_QMSB_SHIFT                             0

/***************************************************************************
 *FFEL21 - FFE Coefficient Register 21 (Lower 8 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: FFEL21 :: ILSB [31:24] */
#define BCHP_DS_EQ_0_FFEL21_ILSB_MASK                              0xff000000
#define BCHP_DS_EQ_0_FFEL21_ILSB_SHIFT                             24

/* DS_EQ_0 :: FFEL21 :: QLSB [23:16] */
#define BCHP_DS_EQ_0_FFEL21_QLSB_MASK                              0x00ff0000
#define BCHP_DS_EQ_0_FFEL21_QLSB_SHIFT                             16

/* DS_EQ_0 :: FFEL21 :: reserved0 [15:00] */
#define BCHP_DS_EQ_0_FFEL21_reserved0_MASK                         0x0000ffff
#define BCHP_DS_EQ_0_FFEL21_reserved0_SHIFT                        0

/***************************************************************************
 *FFEU22 - FFE Coefficient Register 22 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: FFEU22 :: IMSB [31:16] */
#define BCHP_DS_EQ_0_FFEU22_IMSB_MASK                              0xffff0000
#define BCHP_DS_EQ_0_FFEU22_IMSB_SHIFT                             16

/* DS_EQ_0 :: FFEU22 :: QMSB [15:00] */
#define BCHP_DS_EQ_0_FFEU22_QMSB_MASK                              0x0000ffff
#define BCHP_DS_EQ_0_FFEU22_QMSB_SHIFT                             0

/***************************************************************************
 *FFEL22 - FFE Coefficient Register 22 (Lower 8 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: FFEL22 :: ILSB [31:24] */
#define BCHP_DS_EQ_0_FFEL22_ILSB_MASK                              0xff000000
#define BCHP_DS_EQ_0_FFEL22_ILSB_SHIFT                             24

/* DS_EQ_0 :: FFEL22 :: QLSB [23:16] */
#define BCHP_DS_EQ_0_FFEL22_QLSB_MASK                              0x00ff0000
#define BCHP_DS_EQ_0_FFEL22_QLSB_SHIFT                             16

/* DS_EQ_0 :: FFEL22 :: reserved0 [15:00] */
#define BCHP_DS_EQ_0_FFEL22_reserved0_MASK                         0x0000ffff
#define BCHP_DS_EQ_0_FFEL22_reserved0_SHIFT                        0

/***************************************************************************
 *FFEU23 - FFE Coefficient Register 23 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: FFEU23 :: IMSB [31:16] */
#define BCHP_DS_EQ_0_FFEU23_IMSB_MASK                              0xffff0000
#define BCHP_DS_EQ_0_FFEU23_IMSB_SHIFT                             16

/* DS_EQ_0 :: FFEU23 :: QMSB [15:00] */
#define BCHP_DS_EQ_0_FFEU23_QMSB_MASK                              0x0000ffff
#define BCHP_DS_EQ_0_FFEU23_QMSB_SHIFT                             0

/***************************************************************************
 *FFEL23 - FFE Coefficient Register 23 (Lower 8 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: FFEL23 :: ILSB [31:24] */
#define BCHP_DS_EQ_0_FFEL23_ILSB_MASK                              0xff000000
#define BCHP_DS_EQ_0_FFEL23_ILSB_SHIFT                             24

/* DS_EQ_0 :: FFEL23 :: QLSB [23:16] */
#define BCHP_DS_EQ_0_FFEL23_QLSB_MASK                              0x00ff0000
#define BCHP_DS_EQ_0_FFEL23_QLSB_SHIFT                             16

/* DS_EQ_0 :: FFEL23 :: reserved0 [15:00] */
#define BCHP_DS_EQ_0_FFEL23_reserved0_MASK                         0x0000ffff
#define BCHP_DS_EQ_0_FFEL23_reserved0_SHIFT                        0

/***************************************************************************
 *FFEU24 - FFE Coefficient Register 24 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: FFEU24 :: IMSB [31:16] */
#define BCHP_DS_EQ_0_FFEU24_IMSB_MASK                              0xffff0000
#define BCHP_DS_EQ_0_FFEU24_IMSB_SHIFT                             16

/* DS_EQ_0 :: FFEU24 :: QMSB [15:00] */
#define BCHP_DS_EQ_0_FFEU24_QMSB_MASK                              0x0000ffff
#define BCHP_DS_EQ_0_FFEU24_QMSB_SHIFT                             0

/***************************************************************************
 *FFEL24 - FFE Coefficient Register 24 (Lower 8 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: FFEL24 :: ILSB [31:24] */
#define BCHP_DS_EQ_0_FFEL24_ILSB_MASK                              0xff000000
#define BCHP_DS_EQ_0_FFEL24_ILSB_SHIFT                             24

/* DS_EQ_0 :: FFEL24 :: QLSB [23:16] */
#define BCHP_DS_EQ_0_FFEL24_QLSB_MASK                              0x00ff0000
#define BCHP_DS_EQ_0_FFEL24_QLSB_SHIFT                             16

/* DS_EQ_0 :: FFEL24 :: reserved0 [15:00] */
#define BCHP_DS_EQ_0_FFEL24_reserved0_MASK                         0x0000ffff
#define BCHP_DS_EQ_0_FFEL24_reserved0_SHIFT                        0

/***************************************************************************
 *FFEU25 - FFE Coefficient Register 25 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: FFEU25 :: IMSB [31:16] */
#define BCHP_DS_EQ_0_FFEU25_IMSB_MASK                              0xffff0000
#define BCHP_DS_EQ_0_FFEU25_IMSB_SHIFT                             16

/* DS_EQ_0 :: FFEU25 :: QMSB [15:00] */
#define BCHP_DS_EQ_0_FFEU25_QMSB_MASK                              0x0000ffff
#define BCHP_DS_EQ_0_FFEU25_QMSB_SHIFT                             0

/***************************************************************************
 *FFEL25 - FFE Coefficient Register 25 (Lower 8 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: FFEL25 :: ILSB [31:24] */
#define BCHP_DS_EQ_0_FFEL25_ILSB_MASK                              0xff000000
#define BCHP_DS_EQ_0_FFEL25_ILSB_SHIFT                             24

/* DS_EQ_0 :: FFEL25 :: QLSB [23:16] */
#define BCHP_DS_EQ_0_FFEL25_QLSB_MASK                              0x00ff0000
#define BCHP_DS_EQ_0_FFEL25_QLSB_SHIFT                             16

/* DS_EQ_0 :: FFEL25 :: reserved0 [15:00] */
#define BCHP_DS_EQ_0_FFEL25_reserved0_MASK                         0x0000ffff
#define BCHP_DS_EQ_0_FFEL25_reserved0_SHIFT                        0

/***************************************************************************
 *FFEU26 - FFE Coefficient Register 26 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: FFEU26 :: IMSB [31:16] */
#define BCHP_DS_EQ_0_FFEU26_IMSB_MASK                              0xffff0000
#define BCHP_DS_EQ_0_FFEU26_IMSB_SHIFT                             16

/* DS_EQ_0 :: FFEU26 :: QMSB [15:00] */
#define BCHP_DS_EQ_0_FFEU26_QMSB_MASK                              0x0000ffff
#define BCHP_DS_EQ_0_FFEU26_QMSB_SHIFT                             0

/***************************************************************************
 *FFEL26 - FFE Coefficient Register 26 (Lower 8 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: FFEL26 :: ILSB [31:24] */
#define BCHP_DS_EQ_0_FFEL26_ILSB_MASK                              0xff000000
#define BCHP_DS_EQ_0_FFEL26_ILSB_SHIFT                             24

/* DS_EQ_0 :: FFEL26 :: QLSB [23:16] */
#define BCHP_DS_EQ_0_FFEL26_QLSB_MASK                              0x00ff0000
#define BCHP_DS_EQ_0_FFEL26_QLSB_SHIFT                             16

/* DS_EQ_0 :: FFEL26 :: reserved0 [15:00] */
#define BCHP_DS_EQ_0_FFEL26_reserved0_MASK                         0x0000ffff
#define BCHP_DS_EQ_0_FFEL26_reserved0_SHIFT                        0

/***************************************************************************
 *FFEU27 - FFE Coefficient Register 27 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: FFEU27 :: IMSB [31:16] */
#define BCHP_DS_EQ_0_FFEU27_IMSB_MASK                              0xffff0000
#define BCHP_DS_EQ_0_FFEU27_IMSB_SHIFT                             16

/* DS_EQ_0 :: FFEU27 :: QMSB [15:00] */
#define BCHP_DS_EQ_0_FFEU27_QMSB_MASK                              0x0000ffff
#define BCHP_DS_EQ_0_FFEU27_QMSB_SHIFT                             0

/***************************************************************************
 *FFEL27 - FFE Coefficient Register 27 (Lower 8 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: FFEL27 :: ILSB [31:24] */
#define BCHP_DS_EQ_0_FFEL27_ILSB_MASK                              0xff000000
#define BCHP_DS_EQ_0_FFEL27_ILSB_SHIFT                             24

/* DS_EQ_0 :: FFEL27 :: QLSB [23:16] */
#define BCHP_DS_EQ_0_FFEL27_QLSB_MASK                              0x00ff0000
#define BCHP_DS_EQ_0_FFEL27_QLSB_SHIFT                             16

/* DS_EQ_0 :: FFEL27 :: reserved0 [15:00] */
#define BCHP_DS_EQ_0_FFEL27_reserved0_MASK                         0x0000ffff
#define BCHP_DS_EQ_0_FFEL27_reserved0_SHIFT                        0

/***************************************************************************
 *FFEU28 - FFE Coefficient Register 28 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: FFEU28 :: IMSB [31:16] */
#define BCHP_DS_EQ_0_FFEU28_IMSB_MASK                              0xffff0000
#define BCHP_DS_EQ_0_FFEU28_IMSB_SHIFT                             16

/* DS_EQ_0 :: FFEU28 :: QMSB [15:00] */
#define BCHP_DS_EQ_0_FFEU28_QMSB_MASK                              0x0000ffff
#define BCHP_DS_EQ_0_FFEU28_QMSB_SHIFT                             0

/***************************************************************************
 *FFEL28 - FFE Coefficient Register 28 (Lower 8 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: FFEL28 :: ILSB [31:24] */
#define BCHP_DS_EQ_0_FFEL28_ILSB_MASK                              0xff000000
#define BCHP_DS_EQ_0_FFEL28_ILSB_SHIFT                             24

/* DS_EQ_0 :: FFEL28 :: QLSB [23:16] */
#define BCHP_DS_EQ_0_FFEL28_QLSB_MASK                              0x00ff0000
#define BCHP_DS_EQ_0_FFEL28_QLSB_SHIFT                             16

/* DS_EQ_0 :: FFEL28 :: reserved0 [15:00] */
#define BCHP_DS_EQ_0_FFEL28_reserved0_MASK                         0x0000ffff
#define BCHP_DS_EQ_0_FFEL28_reserved0_SHIFT                        0

/***************************************************************************
 *FFEU29 - FFE Coefficient Register 29 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: FFEU29 :: IMSB [31:16] */
#define BCHP_DS_EQ_0_FFEU29_IMSB_MASK                              0xffff0000
#define BCHP_DS_EQ_0_FFEU29_IMSB_SHIFT                             16

/* DS_EQ_0 :: FFEU29 :: QMSB [15:00] */
#define BCHP_DS_EQ_0_FFEU29_QMSB_MASK                              0x0000ffff
#define BCHP_DS_EQ_0_FFEU29_QMSB_SHIFT                             0

/***************************************************************************
 *FFEL29 - FFE Coefficient Register 29 (Lower 8 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: FFEL29 :: ILSB [31:24] */
#define BCHP_DS_EQ_0_FFEL29_ILSB_MASK                              0xff000000
#define BCHP_DS_EQ_0_FFEL29_ILSB_SHIFT                             24

/* DS_EQ_0 :: FFEL29 :: QLSB [23:16] */
#define BCHP_DS_EQ_0_FFEL29_QLSB_MASK                              0x00ff0000
#define BCHP_DS_EQ_0_FFEL29_QLSB_SHIFT                             16

/* DS_EQ_0 :: FFEL29 :: reserved0 [15:00] */
#define BCHP_DS_EQ_0_FFEL29_reserved0_MASK                         0x0000ffff
#define BCHP_DS_EQ_0_FFEL29_reserved0_SHIFT                        0

/***************************************************************************
 *FFEU30 - FFE Coefficient Register 30 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: FFEU30 :: IMSB [31:16] */
#define BCHP_DS_EQ_0_FFEU30_IMSB_MASK                              0xffff0000
#define BCHP_DS_EQ_0_FFEU30_IMSB_SHIFT                             16

/* DS_EQ_0 :: FFEU30 :: QMSB [15:00] */
#define BCHP_DS_EQ_0_FFEU30_QMSB_MASK                              0x0000ffff
#define BCHP_DS_EQ_0_FFEU30_QMSB_SHIFT                             0

/***************************************************************************
 *FFEL30 - FFE Coefficient Register 30 (Lower 8 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: FFEL30 :: ILSB [31:24] */
#define BCHP_DS_EQ_0_FFEL30_ILSB_MASK                              0xff000000
#define BCHP_DS_EQ_0_FFEL30_ILSB_SHIFT                             24

/* DS_EQ_0 :: FFEL30 :: QLSB [23:16] */
#define BCHP_DS_EQ_0_FFEL30_QLSB_MASK                              0x00ff0000
#define BCHP_DS_EQ_0_FFEL30_QLSB_SHIFT                             16

/* DS_EQ_0 :: FFEL30 :: reserved0 [15:00] */
#define BCHP_DS_EQ_0_FFEL30_reserved0_MASK                         0x0000ffff
#define BCHP_DS_EQ_0_FFEL30_reserved0_SHIFT                        0

/***************************************************************************
 *FFEU31 - FFE Coefficient Register 31 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: FFEU31 :: IMSB [31:16] */
#define BCHP_DS_EQ_0_FFEU31_IMSB_MASK                              0xffff0000
#define BCHP_DS_EQ_0_FFEU31_IMSB_SHIFT                             16

/* DS_EQ_0 :: FFEU31 :: QMSB [15:00] */
#define BCHP_DS_EQ_0_FFEU31_QMSB_MASK                              0x0000ffff
#define BCHP_DS_EQ_0_FFEU31_QMSB_SHIFT                             0

/***************************************************************************
 *FFEL31 - FFE Coefficient Register 31 (Lower 8 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: FFEL31 :: ILSB [31:24] */
#define BCHP_DS_EQ_0_FFEL31_ILSB_MASK                              0xff000000
#define BCHP_DS_EQ_0_FFEL31_ILSB_SHIFT                             24

/* DS_EQ_0 :: FFEL31 :: QLSB [23:16] */
#define BCHP_DS_EQ_0_FFEL31_QLSB_MASK                              0x00ff0000
#define BCHP_DS_EQ_0_FFEL31_QLSB_SHIFT                             16

/* DS_EQ_0 :: FFEL31 :: reserved0 [15:00] */
#define BCHP_DS_EQ_0_FFEL31_reserved0_MASK                         0x0000ffff
#define BCHP_DS_EQ_0_FFEL31_reserved0_SHIFT                        0

/***************************************************************************
 *FFEU32 - FFE Coefficient Register 32 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: FFEU32 :: IMSB [31:16] */
#define BCHP_DS_EQ_0_FFEU32_IMSB_MASK                              0xffff0000
#define BCHP_DS_EQ_0_FFEU32_IMSB_SHIFT                             16

/* DS_EQ_0 :: FFEU32 :: QMSB [15:00] */
#define BCHP_DS_EQ_0_FFEU32_QMSB_MASK                              0x0000ffff
#define BCHP_DS_EQ_0_FFEU32_QMSB_SHIFT                             0

/***************************************************************************
 *FFEL32 - FFE Coefficient Register 32 (Lower 8 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: FFEL32 :: ILSB [31:24] */
#define BCHP_DS_EQ_0_FFEL32_ILSB_MASK                              0xff000000
#define BCHP_DS_EQ_0_FFEL32_ILSB_SHIFT                             24

/* DS_EQ_0 :: FFEL32 :: QLSB [23:16] */
#define BCHP_DS_EQ_0_FFEL32_QLSB_MASK                              0x00ff0000
#define BCHP_DS_EQ_0_FFEL32_QLSB_SHIFT                             16

/* DS_EQ_0 :: FFEL32 :: reserved0 [15:00] */
#define BCHP_DS_EQ_0_FFEL32_reserved0_MASK                         0x0000ffff
#define BCHP_DS_EQ_0_FFEL32_reserved0_SHIFT                        0

/***************************************************************************
 *FFEU33 - FFE Coefficient Register 33 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: FFEU33 :: IMSB [31:16] */
#define BCHP_DS_EQ_0_FFEU33_IMSB_MASK                              0xffff0000
#define BCHP_DS_EQ_0_FFEU33_IMSB_SHIFT                             16

/* DS_EQ_0 :: FFEU33 :: QMSB [15:00] */
#define BCHP_DS_EQ_0_FFEU33_QMSB_MASK                              0x0000ffff
#define BCHP_DS_EQ_0_FFEU33_QMSB_SHIFT                             0

/***************************************************************************
 *FFEL33 - FFE Coefficient Register 33 (Lower 8 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: FFEL33 :: ILSB [31:24] */
#define BCHP_DS_EQ_0_FFEL33_ILSB_MASK                              0xff000000
#define BCHP_DS_EQ_0_FFEL33_ILSB_SHIFT                             24

/* DS_EQ_0 :: FFEL33 :: QLSB [23:16] */
#define BCHP_DS_EQ_0_FFEL33_QLSB_MASK                              0x00ff0000
#define BCHP_DS_EQ_0_FFEL33_QLSB_SHIFT                             16

/* DS_EQ_0 :: FFEL33 :: reserved0 [15:00] */
#define BCHP_DS_EQ_0_FFEL33_reserved0_MASK                         0x0000ffff
#define BCHP_DS_EQ_0_FFEL33_reserved0_SHIFT                        0

/***************************************************************************
 *FFEU34 - FFE Coefficient Register 34 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: FFEU34 :: IMSB [31:16] */
#define BCHP_DS_EQ_0_FFEU34_IMSB_MASK                              0xffff0000
#define BCHP_DS_EQ_0_FFEU34_IMSB_SHIFT                             16

/* DS_EQ_0 :: FFEU34 :: QMSB [15:00] */
#define BCHP_DS_EQ_0_FFEU34_QMSB_MASK                              0x0000ffff
#define BCHP_DS_EQ_0_FFEU34_QMSB_SHIFT                             0

/***************************************************************************
 *FFEL34 - FFE Coefficient Register 34 (Lower 8 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: FFEL34 :: ILSB [31:24] */
#define BCHP_DS_EQ_0_FFEL34_ILSB_MASK                              0xff000000
#define BCHP_DS_EQ_0_FFEL34_ILSB_SHIFT                             24

/* DS_EQ_0 :: FFEL34 :: QLSB [23:16] */
#define BCHP_DS_EQ_0_FFEL34_QLSB_MASK                              0x00ff0000
#define BCHP_DS_EQ_0_FFEL34_QLSB_SHIFT                             16

/* DS_EQ_0 :: FFEL34 :: reserved0 [15:00] */
#define BCHP_DS_EQ_0_FFEL34_reserved0_MASK                         0x0000ffff
#define BCHP_DS_EQ_0_FFEL34_reserved0_SHIFT                        0

/***************************************************************************
 *FFEU35 - FFE Coefficient Register 35 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: FFEU35 :: IMSB [31:16] */
#define BCHP_DS_EQ_0_FFEU35_IMSB_MASK                              0xffff0000
#define BCHP_DS_EQ_0_FFEU35_IMSB_SHIFT                             16

/* DS_EQ_0 :: FFEU35 :: QMSB [15:00] */
#define BCHP_DS_EQ_0_FFEU35_QMSB_MASK                              0x0000ffff
#define BCHP_DS_EQ_0_FFEU35_QMSB_SHIFT                             0

/***************************************************************************
 *FFEL35 - FFE Coefficient Register 35 (Lower 8 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: FFEL35 :: ILSB [31:24] */
#define BCHP_DS_EQ_0_FFEL35_ILSB_MASK                              0xff000000
#define BCHP_DS_EQ_0_FFEL35_ILSB_SHIFT                             24

/* DS_EQ_0 :: FFEL35 :: QLSB [23:16] */
#define BCHP_DS_EQ_0_FFEL35_QLSB_MASK                              0x00ff0000
#define BCHP_DS_EQ_0_FFEL35_QLSB_SHIFT                             16

/* DS_EQ_0 :: FFEL35 :: reserved0 [15:00] */
#define BCHP_DS_EQ_0_FFEL35_reserved0_MASK                         0x0000ffff
#define BCHP_DS_EQ_0_FFEL35_reserved0_SHIFT                        0

/***************************************************************************
 *DFEU0 - DFE Coefficient Register 0 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: DFEU0 :: IMSB [31:16] */
#define BCHP_DS_EQ_0_DFEU0_IMSB_MASK                               0xffff0000
#define BCHP_DS_EQ_0_DFEU0_IMSB_SHIFT                              16

/* DS_EQ_0 :: DFEU0 :: QMSB [15:00] */
#define BCHP_DS_EQ_0_DFEU0_QMSB_MASK                               0x0000ffff
#define BCHP_DS_EQ_0_DFEU0_QMSB_SHIFT                              0

/***************************************************************************
 *DFEL0 - DFE Coefficient Register 0 (Lower 8 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: DFEL0 :: ILSB [31:24] */
#define BCHP_DS_EQ_0_DFEL0_ILSB_MASK                               0xff000000
#define BCHP_DS_EQ_0_DFEL0_ILSB_SHIFT                              24

/* DS_EQ_0 :: DFEL0 :: QLSB [23:16] */
#define BCHP_DS_EQ_0_DFEL0_QLSB_MASK                               0x00ff0000
#define BCHP_DS_EQ_0_DFEL0_QLSB_SHIFT                              16

/* DS_EQ_0 :: DFEL0 :: reserved0 [15:00] */
#define BCHP_DS_EQ_0_DFEL0_reserved0_MASK                          0x0000ffff
#define BCHP_DS_EQ_0_DFEL0_reserved0_SHIFT                         0

/***************************************************************************
 *DFEU1 - DFE Coefficient Register 1 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: DFEU1 :: IMSB [31:16] */
#define BCHP_DS_EQ_0_DFEU1_IMSB_MASK                               0xffff0000
#define BCHP_DS_EQ_0_DFEU1_IMSB_SHIFT                              16

/* DS_EQ_0 :: DFEU1 :: QMSB [15:00] */
#define BCHP_DS_EQ_0_DFEU1_QMSB_MASK                               0x0000ffff
#define BCHP_DS_EQ_0_DFEU1_QMSB_SHIFT                              0

/***************************************************************************
 *DFEL1 - DFE Coefficient Register 1 (Lower 8 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: DFEL1 :: ILSB [31:24] */
#define BCHP_DS_EQ_0_DFEL1_ILSB_MASK                               0xff000000
#define BCHP_DS_EQ_0_DFEL1_ILSB_SHIFT                              24

/* DS_EQ_0 :: DFEL1 :: QLSB [23:16] */
#define BCHP_DS_EQ_0_DFEL1_QLSB_MASK                               0x00ff0000
#define BCHP_DS_EQ_0_DFEL1_QLSB_SHIFT                              16

/* DS_EQ_0 :: DFEL1 :: reserved0 [15:00] */
#define BCHP_DS_EQ_0_DFEL1_reserved0_MASK                          0x0000ffff
#define BCHP_DS_EQ_0_DFEL1_reserved0_SHIFT                         0

/***************************************************************************
 *DFEU2 - DFE Coefficient Register 2 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: DFEU2 :: IMSB [31:16] */
#define BCHP_DS_EQ_0_DFEU2_IMSB_MASK                               0xffff0000
#define BCHP_DS_EQ_0_DFEU2_IMSB_SHIFT                              16

/* DS_EQ_0 :: DFEU2 :: QMSB [15:00] */
#define BCHP_DS_EQ_0_DFEU2_QMSB_MASK                               0x0000ffff
#define BCHP_DS_EQ_0_DFEU2_QMSB_SHIFT                              0

/***************************************************************************
 *DFEL2 - DFE Coefficient Register 2 (Lower 8 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: DFEL2 :: ILSB [31:24] */
#define BCHP_DS_EQ_0_DFEL2_ILSB_MASK                               0xff000000
#define BCHP_DS_EQ_0_DFEL2_ILSB_SHIFT                              24

/* DS_EQ_0 :: DFEL2 :: QLSB [23:16] */
#define BCHP_DS_EQ_0_DFEL2_QLSB_MASK                               0x00ff0000
#define BCHP_DS_EQ_0_DFEL2_QLSB_SHIFT                              16

/* DS_EQ_0 :: DFEL2 :: reserved0 [15:00] */
#define BCHP_DS_EQ_0_DFEL2_reserved0_MASK                          0x0000ffff
#define BCHP_DS_EQ_0_DFEL2_reserved0_SHIFT                         0

/***************************************************************************
 *DFEU3 - DFE Coefficient Register 3 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: DFEU3 :: IMSB [31:16] */
#define BCHP_DS_EQ_0_DFEU3_IMSB_MASK                               0xffff0000
#define BCHP_DS_EQ_0_DFEU3_IMSB_SHIFT                              16

/* DS_EQ_0 :: DFEU3 :: QMSB [15:00] */
#define BCHP_DS_EQ_0_DFEU3_QMSB_MASK                               0x0000ffff
#define BCHP_DS_EQ_0_DFEU3_QMSB_SHIFT                              0

/***************************************************************************
 *DFEL3 - DFE Coefficient Register 3 (Lower 8 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: DFEL3 :: ILSB [31:24] */
#define BCHP_DS_EQ_0_DFEL3_ILSB_MASK                               0xff000000
#define BCHP_DS_EQ_0_DFEL3_ILSB_SHIFT                              24

/* DS_EQ_0 :: DFEL3 :: QLSB [23:16] */
#define BCHP_DS_EQ_0_DFEL3_QLSB_MASK                               0x00ff0000
#define BCHP_DS_EQ_0_DFEL3_QLSB_SHIFT                              16

/* DS_EQ_0 :: DFEL3 :: reserved0 [15:00] */
#define BCHP_DS_EQ_0_DFEL3_reserved0_MASK                          0x0000ffff
#define BCHP_DS_EQ_0_DFEL3_reserved0_SHIFT                         0

/***************************************************************************
 *DFEU4 - DFE Coefficient Register 4 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: DFEU4 :: IMSB [31:16] */
#define BCHP_DS_EQ_0_DFEU4_IMSB_MASK                               0xffff0000
#define BCHP_DS_EQ_0_DFEU4_IMSB_SHIFT                              16

/* DS_EQ_0 :: DFEU4 :: QMSB [15:00] */
#define BCHP_DS_EQ_0_DFEU4_QMSB_MASK                               0x0000ffff
#define BCHP_DS_EQ_0_DFEU4_QMSB_SHIFT                              0

/***************************************************************************
 *DFEL4 - DFE Coefficient Register 4 (Lower 8 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: DFEL4 :: ILSB [31:24] */
#define BCHP_DS_EQ_0_DFEL4_ILSB_MASK                               0xff000000
#define BCHP_DS_EQ_0_DFEL4_ILSB_SHIFT                              24

/* DS_EQ_0 :: DFEL4 :: QLSB [23:16] */
#define BCHP_DS_EQ_0_DFEL4_QLSB_MASK                               0x00ff0000
#define BCHP_DS_EQ_0_DFEL4_QLSB_SHIFT                              16

/* DS_EQ_0 :: DFEL4 :: reserved0 [15:00] */
#define BCHP_DS_EQ_0_DFEL4_reserved0_MASK                          0x0000ffff
#define BCHP_DS_EQ_0_DFEL4_reserved0_SHIFT                         0

/***************************************************************************
 *DFEU5 - DFE Coefficient Register 5 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: DFEU5 :: IMSB [31:16] */
#define BCHP_DS_EQ_0_DFEU5_IMSB_MASK                               0xffff0000
#define BCHP_DS_EQ_0_DFEU5_IMSB_SHIFT                              16

/* DS_EQ_0 :: DFEU5 :: QMSB [15:00] */
#define BCHP_DS_EQ_0_DFEU5_QMSB_MASK                               0x0000ffff
#define BCHP_DS_EQ_0_DFEU5_QMSB_SHIFT                              0

/***************************************************************************
 *DFEL5 - DFE Coefficient Register 5 (Lower 8 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: DFEL5 :: ILSB [31:24] */
#define BCHP_DS_EQ_0_DFEL5_ILSB_MASK                               0xff000000
#define BCHP_DS_EQ_0_DFEL5_ILSB_SHIFT                              24

/* DS_EQ_0 :: DFEL5 :: QLSB [23:16] */
#define BCHP_DS_EQ_0_DFEL5_QLSB_MASK                               0x00ff0000
#define BCHP_DS_EQ_0_DFEL5_QLSB_SHIFT                              16

/* DS_EQ_0 :: DFEL5 :: reserved0 [15:00] */
#define BCHP_DS_EQ_0_DFEL5_reserved0_MASK                          0x0000ffff
#define BCHP_DS_EQ_0_DFEL5_reserved0_SHIFT                         0

/***************************************************************************
 *DFEU6 - DFE Coefficient Register 6 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: DFEU6 :: IMSB [31:16] */
#define BCHP_DS_EQ_0_DFEU6_IMSB_MASK                               0xffff0000
#define BCHP_DS_EQ_0_DFEU6_IMSB_SHIFT                              16

/* DS_EQ_0 :: DFEU6 :: QMSB [15:00] */
#define BCHP_DS_EQ_0_DFEU6_QMSB_MASK                               0x0000ffff
#define BCHP_DS_EQ_0_DFEU6_QMSB_SHIFT                              0

/***************************************************************************
 *DFEL6 - DFE Coefficient Register 6 (Lower 8 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: DFEL6 :: ILSB [31:24] */
#define BCHP_DS_EQ_0_DFEL6_ILSB_MASK                               0xff000000
#define BCHP_DS_EQ_0_DFEL6_ILSB_SHIFT                              24

/* DS_EQ_0 :: DFEL6 :: QLSB [23:16] */
#define BCHP_DS_EQ_0_DFEL6_QLSB_MASK                               0x00ff0000
#define BCHP_DS_EQ_0_DFEL6_QLSB_SHIFT                              16

/* DS_EQ_0 :: DFEL6 :: reserved0 [15:00] */
#define BCHP_DS_EQ_0_DFEL6_reserved0_MASK                          0x0000ffff
#define BCHP_DS_EQ_0_DFEL6_reserved0_SHIFT                         0

/***************************************************************************
 *DFEU7 - DFE Coefficient Register 7 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: DFEU7 :: IMSB [31:16] */
#define BCHP_DS_EQ_0_DFEU7_IMSB_MASK                               0xffff0000
#define BCHP_DS_EQ_0_DFEU7_IMSB_SHIFT                              16

/* DS_EQ_0 :: DFEU7 :: QMSB [15:00] */
#define BCHP_DS_EQ_0_DFEU7_QMSB_MASK                               0x0000ffff
#define BCHP_DS_EQ_0_DFEU7_QMSB_SHIFT                              0

/***************************************************************************
 *DFEL7 - DFE Coefficient Register 7 (Lower 8 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: DFEL7 :: ILSB [31:24] */
#define BCHP_DS_EQ_0_DFEL7_ILSB_MASK                               0xff000000
#define BCHP_DS_EQ_0_DFEL7_ILSB_SHIFT                              24

/* DS_EQ_0 :: DFEL7 :: QLSB [23:16] */
#define BCHP_DS_EQ_0_DFEL7_QLSB_MASK                               0x00ff0000
#define BCHP_DS_EQ_0_DFEL7_QLSB_SHIFT                              16

/* DS_EQ_0 :: DFEL7 :: reserved0 [15:00] */
#define BCHP_DS_EQ_0_DFEL7_reserved0_MASK                          0x0000ffff
#define BCHP_DS_EQ_0_DFEL7_reserved0_SHIFT                         0

/***************************************************************************
 *DFEU8 - DFE Coefficient Register 8 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: DFEU8 :: IMSB [31:16] */
#define BCHP_DS_EQ_0_DFEU8_IMSB_MASK                               0xffff0000
#define BCHP_DS_EQ_0_DFEU8_IMSB_SHIFT                              16

/* DS_EQ_0 :: DFEU8 :: QMSB [15:00] */
#define BCHP_DS_EQ_0_DFEU8_QMSB_MASK                               0x0000ffff
#define BCHP_DS_EQ_0_DFEU8_QMSB_SHIFT                              0

/***************************************************************************
 *DFEL8 - DFE Coefficient Register 8 (Lower 8 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: DFEL8 :: ILSB [31:24] */
#define BCHP_DS_EQ_0_DFEL8_ILSB_MASK                               0xff000000
#define BCHP_DS_EQ_0_DFEL8_ILSB_SHIFT                              24

/* DS_EQ_0 :: DFEL8 :: QLSB [23:16] */
#define BCHP_DS_EQ_0_DFEL8_QLSB_MASK                               0x00ff0000
#define BCHP_DS_EQ_0_DFEL8_QLSB_SHIFT                              16

/* DS_EQ_0 :: DFEL8 :: reserved0 [15:00] */
#define BCHP_DS_EQ_0_DFEL8_reserved0_MASK                          0x0000ffff
#define BCHP_DS_EQ_0_DFEL8_reserved0_SHIFT                         0

/***************************************************************************
 *DFEU9 - DFE Coefficient Register 9 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: DFEU9 :: IMSB [31:16] */
#define BCHP_DS_EQ_0_DFEU9_IMSB_MASK                               0xffff0000
#define BCHP_DS_EQ_0_DFEU9_IMSB_SHIFT                              16

/* DS_EQ_0 :: DFEU9 :: QMSB [15:00] */
#define BCHP_DS_EQ_0_DFEU9_QMSB_MASK                               0x0000ffff
#define BCHP_DS_EQ_0_DFEU9_QMSB_SHIFT                              0

/***************************************************************************
 *DFEL9 - DFE Coefficient Register 9 (Lower 8 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: DFEL9 :: ILSB [31:24] */
#define BCHP_DS_EQ_0_DFEL9_ILSB_MASK                               0xff000000
#define BCHP_DS_EQ_0_DFEL9_ILSB_SHIFT                              24

/* DS_EQ_0 :: DFEL9 :: QLSB [23:16] */
#define BCHP_DS_EQ_0_DFEL9_QLSB_MASK                               0x00ff0000
#define BCHP_DS_EQ_0_DFEL9_QLSB_SHIFT                              16

/* DS_EQ_0 :: DFEL9 :: reserved0 [15:00] */
#define BCHP_DS_EQ_0_DFEL9_reserved0_MASK                          0x0000ffff
#define BCHP_DS_EQ_0_DFEL9_reserved0_SHIFT                         0

/***************************************************************************
 *DFEU10 - DFE Coefficient Register 10 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: DFEU10 :: IMSB [31:16] */
#define BCHP_DS_EQ_0_DFEU10_IMSB_MASK                              0xffff0000
#define BCHP_DS_EQ_0_DFEU10_IMSB_SHIFT                             16

/* DS_EQ_0 :: DFEU10 :: QMSB [15:00] */
#define BCHP_DS_EQ_0_DFEU10_QMSB_MASK                              0x0000ffff
#define BCHP_DS_EQ_0_DFEU10_QMSB_SHIFT                             0

/***************************************************************************
 *DFEL10 - DFE Coefficient Register 10 (Lower 8 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: DFEL10 :: ILSB [31:24] */
#define BCHP_DS_EQ_0_DFEL10_ILSB_MASK                              0xff000000
#define BCHP_DS_EQ_0_DFEL10_ILSB_SHIFT                             24

/* DS_EQ_0 :: DFEL10 :: QLSB [23:16] */
#define BCHP_DS_EQ_0_DFEL10_QLSB_MASK                              0x00ff0000
#define BCHP_DS_EQ_0_DFEL10_QLSB_SHIFT                             16

/* DS_EQ_0 :: DFEL10 :: reserved0 [15:00] */
#define BCHP_DS_EQ_0_DFEL10_reserved0_MASK                         0x0000ffff
#define BCHP_DS_EQ_0_DFEL10_reserved0_SHIFT                        0

/***************************************************************************
 *DFEU11 - DFE Coefficient Register 11 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: DFEU11 :: IMSB [31:16] */
#define BCHP_DS_EQ_0_DFEU11_IMSB_MASK                              0xffff0000
#define BCHP_DS_EQ_0_DFEU11_IMSB_SHIFT                             16

/* DS_EQ_0 :: DFEU11 :: QMSB [15:00] */
#define BCHP_DS_EQ_0_DFEU11_QMSB_MASK                              0x0000ffff
#define BCHP_DS_EQ_0_DFEU11_QMSB_SHIFT                             0

/***************************************************************************
 *DFEL11 - DFE Coefficient Register 11 (Lower 8 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: DFEL11 :: ILSB [31:24] */
#define BCHP_DS_EQ_0_DFEL11_ILSB_MASK                              0xff000000
#define BCHP_DS_EQ_0_DFEL11_ILSB_SHIFT                             24

/* DS_EQ_0 :: DFEL11 :: QLSB [23:16] */
#define BCHP_DS_EQ_0_DFEL11_QLSB_MASK                              0x00ff0000
#define BCHP_DS_EQ_0_DFEL11_QLSB_SHIFT                             16

/* DS_EQ_0 :: DFEL11 :: reserved0 [15:00] */
#define BCHP_DS_EQ_0_DFEL11_reserved0_MASK                         0x0000ffff
#define BCHP_DS_EQ_0_DFEL11_reserved0_SHIFT                        0

/***************************************************************************
 *DFEU12 - DFE Coefficient Register 12 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: DFEU12 :: IMSB [31:16] */
#define BCHP_DS_EQ_0_DFEU12_IMSB_MASK                              0xffff0000
#define BCHP_DS_EQ_0_DFEU12_IMSB_SHIFT                             16

/* DS_EQ_0 :: DFEU12 :: QMSB [15:00] */
#define BCHP_DS_EQ_0_DFEU12_QMSB_MASK                              0x0000ffff
#define BCHP_DS_EQ_0_DFEU12_QMSB_SHIFT                             0

/***************************************************************************
 *DFEL12 - DFE Coefficient Register 12 (Lower 8 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: DFEL12 :: ILSB [31:24] */
#define BCHP_DS_EQ_0_DFEL12_ILSB_MASK                              0xff000000
#define BCHP_DS_EQ_0_DFEL12_ILSB_SHIFT                             24

/* DS_EQ_0 :: DFEL12 :: QLSB [23:16] */
#define BCHP_DS_EQ_0_DFEL12_QLSB_MASK                              0x00ff0000
#define BCHP_DS_EQ_0_DFEL12_QLSB_SHIFT                             16

/* DS_EQ_0 :: DFEL12 :: reserved0 [15:00] */
#define BCHP_DS_EQ_0_DFEL12_reserved0_MASK                         0x0000ffff
#define BCHP_DS_EQ_0_DFEL12_reserved0_SHIFT                        0

/***************************************************************************
 *DFEU13 - DFE Coefficient Register 13 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: DFEU13 :: IMSB [31:16] */
#define BCHP_DS_EQ_0_DFEU13_IMSB_MASK                              0xffff0000
#define BCHP_DS_EQ_0_DFEU13_IMSB_SHIFT                             16

/* DS_EQ_0 :: DFEU13 :: QMSB [15:00] */
#define BCHP_DS_EQ_0_DFEU13_QMSB_MASK                              0x0000ffff
#define BCHP_DS_EQ_0_DFEU13_QMSB_SHIFT                             0

/***************************************************************************
 *DFEL13 - DFE Coefficient Register 13 (Lower 8 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: DFEL13 :: ILSB [31:24] */
#define BCHP_DS_EQ_0_DFEL13_ILSB_MASK                              0xff000000
#define BCHP_DS_EQ_0_DFEL13_ILSB_SHIFT                             24

/* DS_EQ_0 :: DFEL13 :: QLSB [23:16] */
#define BCHP_DS_EQ_0_DFEL13_QLSB_MASK                              0x00ff0000
#define BCHP_DS_EQ_0_DFEL13_QLSB_SHIFT                             16

/* DS_EQ_0 :: DFEL13 :: reserved0 [15:00] */
#define BCHP_DS_EQ_0_DFEL13_reserved0_MASK                         0x0000ffff
#define BCHP_DS_EQ_0_DFEL13_reserved0_SHIFT                        0

/***************************************************************************
 *DFEU14 - DFE Coefficient Register 14 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: DFEU14 :: IMSB [31:16] */
#define BCHP_DS_EQ_0_DFEU14_IMSB_MASK                              0xffff0000
#define BCHP_DS_EQ_0_DFEU14_IMSB_SHIFT                             16

/* DS_EQ_0 :: DFEU14 :: QMSB [15:00] */
#define BCHP_DS_EQ_0_DFEU14_QMSB_MASK                              0x0000ffff
#define BCHP_DS_EQ_0_DFEU14_QMSB_SHIFT                             0

/***************************************************************************
 *DFEL14 - DFE Coefficient Register 14 (Lower 8 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: DFEL14 :: ILSB [31:24] */
#define BCHP_DS_EQ_0_DFEL14_ILSB_MASK                              0xff000000
#define BCHP_DS_EQ_0_DFEL14_ILSB_SHIFT                             24

/* DS_EQ_0 :: DFEL14 :: QLSB [23:16] */
#define BCHP_DS_EQ_0_DFEL14_QLSB_MASK                              0x00ff0000
#define BCHP_DS_EQ_0_DFEL14_QLSB_SHIFT                             16

/* DS_EQ_0 :: DFEL14 :: reserved0 [15:00] */
#define BCHP_DS_EQ_0_DFEL14_reserved0_MASK                         0x0000ffff
#define BCHP_DS_EQ_0_DFEL14_reserved0_SHIFT                        0

/***************************************************************************
 *DFEU15 - DFE Coefficient Register 15 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: DFEU15 :: IMSB [31:16] */
#define BCHP_DS_EQ_0_DFEU15_IMSB_MASK                              0xffff0000
#define BCHP_DS_EQ_0_DFEU15_IMSB_SHIFT                             16

/* DS_EQ_0 :: DFEU15 :: QMSB [15:00] */
#define BCHP_DS_EQ_0_DFEU15_QMSB_MASK                              0x0000ffff
#define BCHP_DS_EQ_0_DFEU15_QMSB_SHIFT                             0

/***************************************************************************
 *DFEL15 - DFE Coefficient Register 15 (Lower 8 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: DFEL15 :: ILSB [31:24] */
#define BCHP_DS_EQ_0_DFEL15_ILSB_MASK                              0xff000000
#define BCHP_DS_EQ_0_DFEL15_ILSB_SHIFT                             24

/* DS_EQ_0 :: DFEL15 :: QLSB [23:16] */
#define BCHP_DS_EQ_0_DFEL15_QLSB_MASK                              0x00ff0000
#define BCHP_DS_EQ_0_DFEL15_QLSB_SHIFT                             16

/* DS_EQ_0 :: DFEL15 :: reserved0 [15:00] */
#define BCHP_DS_EQ_0_DFEL15_reserved0_MASK                         0x0000ffff
#define BCHP_DS_EQ_0_DFEL15_reserved0_SHIFT                        0

/***************************************************************************
 *DFEU16 - DFE Coefficient Register 16 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: DFEU16 :: IMSB [31:16] */
#define BCHP_DS_EQ_0_DFEU16_IMSB_MASK                              0xffff0000
#define BCHP_DS_EQ_0_DFEU16_IMSB_SHIFT                             16

/* DS_EQ_0 :: DFEU16 :: QMSB [15:00] */
#define BCHP_DS_EQ_0_DFEU16_QMSB_MASK                              0x0000ffff
#define BCHP_DS_EQ_0_DFEU16_QMSB_SHIFT                             0

/***************************************************************************
 *DFEL16 - DFE Coefficient Register 16 (Lower 8 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: DFEL16 :: ILSB [31:24] */
#define BCHP_DS_EQ_0_DFEL16_ILSB_MASK                              0xff000000
#define BCHP_DS_EQ_0_DFEL16_ILSB_SHIFT                             24

/* DS_EQ_0 :: DFEL16 :: QLSB [23:16] */
#define BCHP_DS_EQ_0_DFEL16_QLSB_MASK                              0x00ff0000
#define BCHP_DS_EQ_0_DFEL16_QLSB_SHIFT                             16

/* DS_EQ_0 :: DFEL16 :: reserved0 [15:00] */
#define BCHP_DS_EQ_0_DFEL16_reserved0_MASK                         0x0000ffff
#define BCHP_DS_EQ_0_DFEL16_reserved0_SHIFT                        0

/***************************************************************************
 *DFEU17 - DFE Coefficient Register 17 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: DFEU17 :: IMSB [31:16] */
#define BCHP_DS_EQ_0_DFEU17_IMSB_MASK                              0xffff0000
#define BCHP_DS_EQ_0_DFEU17_IMSB_SHIFT                             16

/* DS_EQ_0 :: DFEU17 :: QMSB [15:00] */
#define BCHP_DS_EQ_0_DFEU17_QMSB_MASK                              0x0000ffff
#define BCHP_DS_EQ_0_DFEU17_QMSB_SHIFT                             0

/***************************************************************************
 *DFEL17 - DFE Coefficient Register 17 (Lower 8 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: DFEL17 :: ILSB [31:24] */
#define BCHP_DS_EQ_0_DFEL17_ILSB_MASK                              0xff000000
#define BCHP_DS_EQ_0_DFEL17_ILSB_SHIFT                             24

/* DS_EQ_0 :: DFEL17 :: QLSB [23:16] */
#define BCHP_DS_EQ_0_DFEL17_QLSB_MASK                              0x00ff0000
#define BCHP_DS_EQ_0_DFEL17_QLSB_SHIFT                             16

/* DS_EQ_0 :: DFEL17 :: reserved0 [15:00] */
#define BCHP_DS_EQ_0_DFEL17_reserved0_MASK                         0x0000ffff
#define BCHP_DS_EQ_0_DFEL17_reserved0_SHIFT                        0

/***************************************************************************
 *DFEU18 - DFE Coefficient Register 18 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: DFEU18 :: IMSB [31:16] */
#define BCHP_DS_EQ_0_DFEU18_IMSB_MASK                              0xffff0000
#define BCHP_DS_EQ_0_DFEU18_IMSB_SHIFT                             16

/* DS_EQ_0 :: DFEU18 :: QMSB [15:00] */
#define BCHP_DS_EQ_0_DFEU18_QMSB_MASK                              0x0000ffff
#define BCHP_DS_EQ_0_DFEU18_QMSB_SHIFT                             0

/***************************************************************************
 *DFEL18 - DFE Coefficient Register 18 (Lower 8 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: DFEL18 :: ILSB [31:24] */
#define BCHP_DS_EQ_0_DFEL18_ILSB_MASK                              0xff000000
#define BCHP_DS_EQ_0_DFEL18_ILSB_SHIFT                             24

/* DS_EQ_0 :: DFEL18 :: QLSB [23:16] */
#define BCHP_DS_EQ_0_DFEL18_QLSB_MASK                              0x00ff0000
#define BCHP_DS_EQ_0_DFEL18_QLSB_SHIFT                             16

/* DS_EQ_0 :: DFEL18 :: reserved0 [15:00] */
#define BCHP_DS_EQ_0_DFEL18_reserved0_MASK                         0x0000ffff
#define BCHP_DS_EQ_0_DFEL18_reserved0_SHIFT                        0

/***************************************************************************
 *DFEU19 - DFE Coefficient Register 19 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: DFEU19 :: IMSB [31:16] */
#define BCHP_DS_EQ_0_DFEU19_IMSB_MASK                              0xffff0000
#define BCHP_DS_EQ_0_DFEU19_IMSB_SHIFT                             16

/* DS_EQ_0 :: DFEU19 :: QMSB [15:00] */
#define BCHP_DS_EQ_0_DFEU19_QMSB_MASK                              0x0000ffff
#define BCHP_DS_EQ_0_DFEU19_QMSB_SHIFT                             0

/***************************************************************************
 *DFEL19 - DFE Coefficient Register 19 (Lower 8 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: DFEL19 :: ILSB [31:24] */
#define BCHP_DS_EQ_0_DFEL19_ILSB_MASK                              0xff000000
#define BCHP_DS_EQ_0_DFEL19_ILSB_SHIFT                             24

/* DS_EQ_0 :: DFEL19 :: QLSB [23:16] */
#define BCHP_DS_EQ_0_DFEL19_QLSB_MASK                              0x00ff0000
#define BCHP_DS_EQ_0_DFEL19_QLSB_SHIFT                             16

/* DS_EQ_0 :: DFEL19 :: reserved0 [15:00] */
#define BCHP_DS_EQ_0_DFEL19_reserved0_MASK                         0x0000ffff
#define BCHP_DS_EQ_0_DFEL19_reserved0_SHIFT                        0

/***************************************************************************
 *DFEU20 - DFE Coefficient Register 20 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: DFEU20 :: IMSB [31:16] */
#define BCHP_DS_EQ_0_DFEU20_IMSB_MASK                              0xffff0000
#define BCHP_DS_EQ_0_DFEU20_IMSB_SHIFT                             16

/* DS_EQ_0 :: DFEU20 :: QMSB [15:00] */
#define BCHP_DS_EQ_0_DFEU20_QMSB_MASK                              0x0000ffff
#define BCHP_DS_EQ_0_DFEU20_QMSB_SHIFT                             0

/***************************************************************************
 *DFEL20 - DFE Coefficient Register 20 (Lower 8 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: DFEL20 :: ILSB [31:24] */
#define BCHP_DS_EQ_0_DFEL20_ILSB_MASK                              0xff000000
#define BCHP_DS_EQ_0_DFEL20_ILSB_SHIFT                             24

/* DS_EQ_0 :: DFEL20 :: QLSB [23:16] */
#define BCHP_DS_EQ_0_DFEL20_QLSB_MASK                              0x00ff0000
#define BCHP_DS_EQ_0_DFEL20_QLSB_SHIFT                             16

/* DS_EQ_0 :: DFEL20 :: reserved0 [15:00] */
#define BCHP_DS_EQ_0_DFEL20_reserved0_MASK                         0x0000ffff
#define BCHP_DS_EQ_0_DFEL20_reserved0_SHIFT                        0

/***************************************************************************
 *DFEU21 - DFE Coefficient Register 21 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: DFEU21 :: IMSB [31:16] */
#define BCHP_DS_EQ_0_DFEU21_IMSB_MASK                              0xffff0000
#define BCHP_DS_EQ_0_DFEU21_IMSB_SHIFT                             16

/* DS_EQ_0 :: DFEU21 :: QMSB [15:00] */
#define BCHP_DS_EQ_0_DFEU21_QMSB_MASK                              0x0000ffff
#define BCHP_DS_EQ_0_DFEU21_QMSB_SHIFT                             0

/***************************************************************************
 *DFEL21 - DFE Coefficient Register 21 (Lower 8 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: DFEL21 :: ILSB [31:24] */
#define BCHP_DS_EQ_0_DFEL21_ILSB_MASK                              0xff000000
#define BCHP_DS_EQ_0_DFEL21_ILSB_SHIFT                             24

/* DS_EQ_0 :: DFEL21 :: QLSB [23:16] */
#define BCHP_DS_EQ_0_DFEL21_QLSB_MASK                              0x00ff0000
#define BCHP_DS_EQ_0_DFEL21_QLSB_SHIFT                             16

/* DS_EQ_0 :: DFEL21 :: reserved0 [15:00] */
#define BCHP_DS_EQ_0_DFEL21_reserved0_MASK                         0x0000ffff
#define BCHP_DS_EQ_0_DFEL21_reserved0_SHIFT                        0

/***************************************************************************
 *DFEU22 - DFE Coefficient Register 22 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: DFEU22 :: IMSB [31:16] */
#define BCHP_DS_EQ_0_DFEU22_IMSB_MASK                              0xffff0000
#define BCHP_DS_EQ_0_DFEU22_IMSB_SHIFT                             16

/* DS_EQ_0 :: DFEU22 :: QMSB [15:00] */
#define BCHP_DS_EQ_0_DFEU22_QMSB_MASK                              0x0000ffff
#define BCHP_DS_EQ_0_DFEU22_QMSB_SHIFT                             0

/***************************************************************************
 *DFEL22 - DFE Coefficient Register 22 (Lower 8 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: DFEL22 :: ILSB [31:24] */
#define BCHP_DS_EQ_0_DFEL22_ILSB_MASK                              0xff000000
#define BCHP_DS_EQ_0_DFEL22_ILSB_SHIFT                             24

/* DS_EQ_0 :: DFEL22 :: QLSB [23:16] */
#define BCHP_DS_EQ_0_DFEL22_QLSB_MASK                              0x00ff0000
#define BCHP_DS_EQ_0_DFEL22_QLSB_SHIFT                             16

/* DS_EQ_0 :: DFEL22 :: reserved0 [15:00] */
#define BCHP_DS_EQ_0_DFEL22_reserved0_MASK                         0x0000ffff
#define BCHP_DS_EQ_0_DFEL22_reserved0_SHIFT                        0

/***************************************************************************
 *DFEU23 - DFE Coefficient Register 23 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: DFEU23 :: IMSB [31:16] */
#define BCHP_DS_EQ_0_DFEU23_IMSB_MASK                              0xffff0000
#define BCHP_DS_EQ_0_DFEU23_IMSB_SHIFT                             16

/* DS_EQ_0 :: DFEU23 :: QMSB [15:00] */
#define BCHP_DS_EQ_0_DFEU23_QMSB_MASK                              0x0000ffff
#define BCHP_DS_EQ_0_DFEU23_QMSB_SHIFT                             0

/***************************************************************************
 *DFEL23 - DFE Coefficient Register 23 (Lower 8 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: DFEL23 :: ILSB [31:24] */
#define BCHP_DS_EQ_0_DFEL23_ILSB_MASK                              0xff000000
#define BCHP_DS_EQ_0_DFEL23_ILSB_SHIFT                             24

/* DS_EQ_0 :: DFEL23 :: QLSB [23:16] */
#define BCHP_DS_EQ_0_DFEL23_QLSB_MASK                              0x00ff0000
#define BCHP_DS_EQ_0_DFEL23_QLSB_SHIFT                             16

/* DS_EQ_0 :: DFEL23 :: reserved0 [15:00] */
#define BCHP_DS_EQ_0_DFEL23_reserved0_MASK                         0x0000ffff
#define BCHP_DS_EQ_0_DFEL23_reserved0_SHIFT                        0

/***************************************************************************
 *DFEU24 - DFE Coefficient Register 24 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: DFEU24 :: IMSB [31:16] */
#define BCHP_DS_EQ_0_DFEU24_IMSB_MASK                              0xffff0000
#define BCHP_DS_EQ_0_DFEU24_IMSB_SHIFT                             16

/* DS_EQ_0 :: DFEU24 :: QMSB [15:00] */
#define BCHP_DS_EQ_0_DFEU24_QMSB_MASK                              0x0000ffff
#define BCHP_DS_EQ_0_DFEU24_QMSB_SHIFT                             0

/***************************************************************************
 *DFEL24 - DFE Coefficient Register 24 (Lower 8 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: DFEL24 :: ILSB [31:24] */
#define BCHP_DS_EQ_0_DFEL24_ILSB_MASK                              0xff000000
#define BCHP_DS_EQ_0_DFEL24_ILSB_SHIFT                             24

/* DS_EQ_0 :: DFEL24 :: QLSB [23:16] */
#define BCHP_DS_EQ_0_DFEL24_QLSB_MASK                              0x00ff0000
#define BCHP_DS_EQ_0_DFEL24_QLSB_SHIFT                             16

/* DS_EQ_0 :: DFEL24 :: reserved0 [15:00] */
#define BCHP_DS_EQ_0_DFEL24_reserved0_MASK                         0x0000ffff
#define BCHP_DS_EQ_0_DFEL24_reserved0_SHIFT                        0

/***************************************************************************
 *DFEU25 - DFE Coefficient Register 25 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: DFEU25 :: IMSB [31:16] */
#define BCHP_DS_EQ_0_DFEU25_IMSB_MASK                              0xffff0000
#define BCHP_DS_EQ_0_DFEU25_IMSB_SHIFT                             16

/* DS_EQ_0 :: DFEU25 :: QMSB [15:00] */
#define BCHP_DS_EQ_0_DFEU25_QMSB_MASK                              0x0000ffff
#define BCHP_DS_EQ_0_DFEU25_QMSB_SHIFT                             0

/***************************************************************************
 *DFEL25 - DFE Coefficient Register 25 (Lower 8 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: DFEL25 :: ILSB [31:24] */
#define BCHP_DS_EQ_0_DFEL25_ILSB_MASK                              0xff000000
#define BCHP_DS_EQ_0_DFEL25_ILSB_SHIFT                             24

/* DS_EQ_0 :: DFEL25 :: QLSB [23:16] */
#define BCHP_DS_EQ_0_DFEL25_QLSB_MASK                              0x00ff0000
#define BCHP_DS_EQ_0_DFEL25_QLSB_SHIFT                             16

/* DS_EQ_0 :: DFEL25 :: reserved0 [15:00] */
#define BCHP_DS_EQ_0_DFEL25_reserved0_MASK                         0x0000ffff
#define BCHP_DS_EQ_0_DFEL25_reserved0_SHIFT                        0

/***************************************************************************
 *DFEU26 - DFE Coefficient Register 26 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: DFEU26 :: IMSB [31:16] */
#define BCHP_DS_EQ_0_DFEU26_IMSB_MASK                              0xffff0000
#define BCHP_DS_EQ_0_DFEU26_IMSB_SHIFT                             16

/* DS_EQ_0 :: DFEU26 :: QMSB [15:00] */
#define BCHP_DS_EQ_0_DFEU26_QMSB_MASK                              0x0000ffff
#define BCHP_DS_EQ_0_DFEU26_QMSB_SHIFT                             0

/***************************************************************************
 *DFEL26 - DFE Coefficient Register 26 (Lower 8 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: DFEL26 :: ILSB [31:24] */
#define BCHP_DS_EQ_0_DFEL26_ILSB_MASK                              0xff000000
#define BCHP_DS_EQ_0_DFEL26_ILSB_SHIFT                             24

/* DS_EQ_0 :: DFEL26 :: QLSB [23:16] */
#define BCHP_DS_EQ_0_DFEL26_QLSB_MASK                              0x00ff0000
#define BCHP_DS_EQ_0_DFEL26_QLSB_SHIFT                             16

/* DS_EQ_0 :: DFEL26 :: reserved0 [15:00] */
#define BCHP_DS_EQ_0_DFEL26_reserved0_MASK                         0x0000ffff
#define BCHP_DS_EQ_0_DFEL26_reserved0_SHIFT                        0

/***************************************************************************
 *DFEU27 - DFE Coefficient Register 27 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: DFEU27 :: IMSB [31:16] */
#define BCHP_DS_EQ_0_DFEU27_IMSB_MASK                              0xffff0000
#define BCHP_DS_EQ_0_DFEU27_IMSB_SHIFT                             16

/* DS_EQ_0 :: DFEU27 :: QMSB [15:00] */
#define BCHP_DS_EQ_0_DFEU27_QMSB_MASK                              0x0000ffff
#define BCHP_DS_EQ_0_DFEU27_QMSB_SHIFT                             0

/***************************************************************************
 *DFEL27 - DFE Coefficient Register 27 (Lower 8 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: DFEL27 :: ILSB [31:24] */
#define BCHP_DS_EQ_0_DFEL27_ILSB_MASK                              0xff000000
#define BCHP_DS_EQ_0_DFEL27_ILSB_SHIFT                             24

/* DS_EQ_0 :: DFEL27 :: QLSB [23:16] */
#define BCHP_DS_EQ_0_DFEL27_QLSB_MASK                              0x00ff0000
#define BCHP_DS_EQ_0_DFEL27_QLSB_SHIFT                             16

/* DS_EQ_0 :: DFEL27 :: reserved0 [15:00] */
#define BCHP_DS_EQ_0_DFEL27_reserved0_MASK                         0x0000ffff
#define BCHP_DS_EQ_0_DFEL27_reserved0_SHIFT                        0

/***************************************************************************
 *DFEU28 - DFE Coefficient Register 28 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: DFEU28 :: IMSB [31:16] */
#define BCHP_DS_EQ_0_DFEU28_IMSB_MASK                              0xffff0000
#define BCHP_DS_EQ_0_DFEU28_IMSB_SHIFT                             16

/* DS_EQ_0 :: DFEU28 :: QMSB [15:00] */
#define BCHP_DS_EQ_0_DFEU28_QMSB_MASK                              0x0000ffff
#define BCHP_DS_EQ_0_DFEU28_QMSB_SHIFT                             0

/***************************************************************************
 *DFEL28 - DFE Coefficient Register 28 (Lower 8 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: DFEL28 :: ILSB [31:24] */
#define BCHP_DS_EQ_0_DFEL28_ILSB_MASK                              0xff000000
#define BCHP_DS_EQ_0_DFEL28_ILSB_SHIFT                             24

/* DS_EQ_0 :: DFEL28 :: QLSB [23:16] */
#define BCHP_DS_EQ_0_DFEL28_QLSB_MASK                              0x00ff0000
#define BCHP_DS_EQ_0_DFEL28_QLSB_SHIFT                             16

/* DS_EQ_0 :: DFEL28 :: reserved0 [15:00] */
#define BCHP_DS_EQ_0_DFEL28_reserved0_MASK                         0x0000ffff
#define BCHP_DS_EQ_0_DFEL28_reserved0_SHIFT                        0

/***************************************************************************
 *DFEU29 - DFE Coefficient Register 29 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: DFEU29 :: IMSB [31:16] */
#define BCHP_DS_EQ_0_DFEU29_IMSB_MASK                              0xffff0000
#define BCHP_DS_EQ_0_DFEU29_IMSB_SHIFT                             16

/* DS_EQ_0 :: DFEU29 :: QMSB [15:00] */
#define BCHP_DS_EQ_0_DFEU29_QMSB_MASK                              0x0000ffff
#define BCHP_DS_EQ_0_DFEU29_QMSB_SHIFT                             0

/***************************************************************************
 *DFEL29 - DFE Coefficient Register 29 (Lower 8 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: DFEL29 :: ILSB [31:24] */
#define BCHP_DS_EQ_0_DFEL29_ILSB_MASK                              0xff000000
#define BCHP_DS_EQ_0_DFEL29_ILSB_SHIFT                             24

/* DS_EQ_0 :: DFEL29 :: QLSB [23:16] */
#define BCHP_DS_EQ_0_DFEL29_QLSB_MASK                              0x00ff0000
#define BCHP_DS_EQ_0_DFEL29_QLSB_SHIFT                             16

/* DS_EQ_0 :: DFEL29 :: reserved0 [15:00] */
#define BCHP_DS_EQ_0_DFEL29_reserved0_MASK                         0x0000ffff
#define BCHP_DS_EQ_0_DFEL29_reserved0_SHIFT                        0

/***************************************************************************
 *DFEU30 - DFE Coefficient Register 30 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: DFEU30 :: IMSB [31:16] */
#define BCHP_DS_EQ_0_DFEU30_IMSB_MASK                              0xffff0000
#define BCHP_DS_EQ_0_DFEU30_IMSB_SHIFT                             16

/* DS_EQ_0 :: DFEU30 :: QMSB [15:00] */
#define BCHP_DS_EQ_0_DFEU30_QMSB_MASK                              0x0000ffff
#define BCHP_DS_EQ_0_DFEU30_QMSB_SHIFT                             0

/***************************************************************************
 *DFEL30 - DFE Coefficient Register 30 (Lower 8 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: DFEL30 :: ILSB [31:24] */
#define BCHP_DS_EQ_0_DFEL30_ILSB_MASK                              0xff000000
#define BCHP_DS_EQ_0_DFEL30_ILSB_SHIFT                             24

/* DS_EQ_0 :: DFEL30 :: QLSB [23:16] */
#define BCHP_DS_EQ_0_DFEL30_QLSB_MASK                              0x00ff0000
#define BCHP_DS_EQ_0_DFEL30_QLSB_SHIFT                             16

/* DS_EQ_0 :: DFEL30 :: reserved0 [15:00] */
#define BCHP_DS_EQ_0_DFEL30_reserved0_MASK                         0x0000ffff
#define BCHP_DS_EQ_0_DFEL30_reserved0_SHIFT                        0

/***************************************************************************
 *DFEU31 - DFE Coefficient Register 31 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: DFEU31 :: IMSB [31:16] */
#define BCHP_DS_EQ_0_DFEU31_IMSB_MASK                              0xffff0000
#define BCHP_DS_EQ_0_DFEU31_IMSB_SHIFT                             16

/* DS_EQ_0 :: DFEU31 :: QMSB [15:00] */
#define BCHP_DS_EQ_0_DFEU31_QMSB_MASK                              0x0000ffff
#define BCHP_DS_EQ_0_DFEU31_QMSB_SHIFT                             0

/***************************************************************************
 *DFEL31 - DFE Coefficient Register 31 (Lower 8 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: DFEL31 :: ILSB [31:24] */
#define BCHP_DS_EQ_0_DFEL31_ILSB_MASK                              0xff000000
#define BCHP_DS_EQ_0_DFEL31_ILSB_SHIFT                             24

/* DS_EQ_0 :: DFEL31 :: QLSB [23:16] */
#define BCHP_DS_EQ_0_DFEL31_QLSB_MASK                              0x00ff0000
#define BCHP_DS_EQ_0_DFEL31_QLSB_SHIFT                             16

/* DS_EQ_0 :: DFEL31 :: reserved0 [15:00] */
#define BCHP_DS_EQ_0_DFEL31_reserved0_MASK                         0x0000ffff
#define BCHP_DS_EQ_0_DFEL31_reserved0_SHIFT                        0

/***************************************************************************
 *DFEU32 - DFE Coefficient Register 32 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: DFEU32 :: IMSB [31:16] */
#define BCHP_DS_EQ_0_DFEU32_IMSB_MASK                              0xffff0000
#define BCHP_DS_EQ_0_DFEU32_IMSB_SHIFT                             16

/* DS_EQ_0 :: DFEU32 :: QMSB [15:00] */
#define BCHP_DS_EQ_0_DFEU32_QMSB_MASK                              0x0000ffff
#define BCHP_DS_EQ_0_DFEU32_QMSB_SHIFT                             0

/***************************************************************************
 *DFEL32 - DFE Coefficient Register 32 (Lower 8 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: DFEL32 :: ILSB [31:24] */
#define BCHP_DS_EQ_0_DFEL32_ILSB_MASK                              0xff000000
#define BCHP_DS_EQ_0_DFEL32_ILSB_SHIFT                             24

/* DS_EQ_0 :: DFEL32 :: QLSB [23:16] */
#define BCHP_DS_EQ_0_DFEL32_QLSB_MASK                              0x00ff0000
#define BCHP_DS_EQ_0_DFEL32_QLSB_SHIFT                             16

/* DS_EQ_0 :: DFEL32 :: reserved0 [15:00] */
#define BCHP_DS_EQ_0_DFEL32_reserved0_MASK                         0x0000ffff
#define BCHP_DS_EQ_0_DFEL32_reserved0_SHIFT                        0

/***************************************************************************
 *DFEU33 - DFE Coefficient Register 33 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: DFEU33 :: IMSB [31:16] */
#define BCHP_DS_EQ_0_DFEU33_IMSB_MASK                              0xffff0000
#define BCHP_DS_EQ_0_DFEU33_IMSB_SHIFT                             16

/* DS_EQ_0 :: DFEU33 :: QMSB [15:00] */
#define BCHP_DS_EQ_0_DFEU33_QMSB_MASK                              0x0000ffff
#define BCHP_DS_EQ_0_DFEU33_QMSB_SHIFT                             0

/***************************************************************************
 *DFEL33 - DFE Coefficient Register 33 (Lower 8 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: DFEL33 :: ILSB [31:24] */
#define BCHP_DS_EQ_0_DFEL33_ILSB_MASK                              0xff000000
#define BCHP_DS_EQ_0_DFEL33_ILSB_SHIFT                             24

/* DS_EQ_0 :: DFEL33 :: QLSB [23:16] */
#define BCHP_DS_EQ_0_DFEL33_QLSB_MASK                              0x00ff0000
#define BCHP_DS_EQ_0_DFEL33_QLSB_SHIFT                             16

/* DS_EQ_0 :: DFEL33 :: reserved0 [15:00] */
#define BCHP_DS_EQ_0_DFEL33_reserved0_MASK                         0x0000ffff
#define BCHP_DS_EQ_0_DFEL33_reserved0_SHIFT                        0

/***************************************************************************
 *DFEU34 - DFE Coefficient Register 34 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: DFEU34 :: IMSB [31:16] */
#define BCHP_DS_EQ_0_DFEU34_IMSB_MASK                              0xffff0000
#define BCHP_DS_EQ_0_DFEU34_IMSB_SHIFT                             16

/* DS_EQ_0 :: DFEU34 :: QMSB [15:00] */
#define BCHP_DS_EQ_0_DFEU34_QMSB_MASK                              0x0000ffff
#define BCHP_DS_EQ_0_DFEU34_QMSB_SHIFT                             0

/***************************************************************************
 *DFEL34 - DFE Coefficient Register 34 (Lower 8 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: DFEL34 :: ILSB [31:24] */
#define BCHP_DS_EQ_0_DFEL34_ILSB_MASK                              0xff000000
#define BCHP_DS_EQ_0_DFEL34_ILSB_SHIFT                             24

/* DS_EQ_0 :: DFEL34 :: QLSB [23:16] */
#define BCHP_DS_EQ_0_DFEL34_QLSB_MASK                              0x00ff0000
#define BCHP_DS_EQ_0_DFEL34_QLSB_SHIFT                             16

/* DS_EQ_0 :: DFEL34 :: reserved0 [15:00] */
#define BCHP_DS_EQ_0_DFEL34_reserved0_MASK                         0x0000ffff
#define BCHP_DS_EQ_0_DFEL34_reserved0_SHIFT                        0

/***************************************************************************
 *DFEU35 - DFE Coefficient Register 35 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: DFEU35 :: IMSB [31:16] */
#define BCHP_DS_EQ_0_DFEU35_IMSB_MASK                              0xffff0000
#define BCHP_DS_EQ_0_DFEU35_IMSB_SHIFT                             16

/* DS_EQ_0 :: DFEU35 :: QMSB [15:00] */
#define BCHP_DS_EQ_0_DFEU35_QMSB_MASK                              0x0000ffff
#define BCHP_DS_EQ_0_DFEU35_QMSB_SHIFT                             0

/***************************************************************************
 *DFEL35 - DFE Coefficient Register 35 (Lower 8 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: DFEL35 :: ILSB [31:24] */
#define BCHP_DS_EQ_0_DFEL35_ILSB_MASK                              0xff000000
#define BCHP_DS_EQ_0_DFEL35_ILSB_SHIFT                             24

/* DS_EQ_0 :: DFEL35 :: QLSB [23:16] */
#define BCHP_DS_EQ_0_DFEL35_QLSB_MASK                              0x00ff0000
#define BCHP_DS_EQ_0_DFEL35_QLSB_SHIFT                             16

/* DS_EQ_0 :: DFEL35 :: reserved0 [15:00] */
#define BCHP_DS_EQ_0_DFEL35_reserved0_MASK                         0x0000ffff
#define BCHP_DS_EQ_0_DFEL35_reserved0_SHIFT                        0

/***************************************************************************
 *IMCU0 - IMC Coefficient Register 0 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: IMCU0 :: IMSB [31:16] */
#define BCHP_DS_EQ_0_IMCU0_IMSB_MASK                               0xffff0000
#define BCHP_DS_EQ_0_IMCU0_IMSB_SHIFT                              16

/* DS_EQ_0 :: IMCU0 :: QMSB [15:00] */
#define BCHP_DS_EQ_0_IMCU0_QMSB_MASK                               0x0000ffff
#define BCHP_DS_EQ_0_IMCU0_QMSB_SHIFT                              0

/***************************************************************************
 *IMCL0 - IMC Coefficient Register 0 (Lower 8 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: IMCL0 :: ILSB [31:24] */
#define BCHP_DS_EQ_0_IMCL0_ILSB_MASK                               0xff000000
#define BCHP_DS_EQ_0_IMCL0_ILSB_SHIFT                              24

/* DS_EQ_0 :: IMCL0 :: QLSB [23:16] */
#define BCHP_DS_EQ_0_IMCL0_QLSB_MASK                               0x00ff0000
#define BCHP_DS_EQ_0_IMCL0_QLSB_SHIFT                              16

/* DS_EQ_0 :: IMCL0 :: reserved0 [15:00] */
#define BCHP_DS_EQ_0_IMCL0_reserved0_MASK                          0x0000ffff
#define BCHP_DS_EQ_0_IMCL0_reserved0_SHIFT                         0

/***************************************************************************
 *IMCU1 - IMC Coefficient Register 1 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: IMCU1 :: IMSB [31:16] */
#define BCHP_DS_EQ_0_IMCU1_IMSB_MASK                               0xffff0000
#define BCHP_DS_EQ_0_IMCU1_IMSB_SHIFT                              16

/* DS_EQ_0 :: IMCU1 :: QMSB [15:00] */
#define BCHP_DS_EQ_0_IMCU1_QMSB_MASK                               0x0000ffff
#define BCHP_DS_EQ_0_IMCU1_QMSB_SHIFT                              0

/***************************************************************************
 *IMCL1 - IMC Coefficient Register 1 (Lower 8 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: IMCL1 :: ILSB [31:24] */
#define BCHP_DS_EQ_0_IMCL1_ILSB_MASK                               0xff000000
#define BCHP_DS_EQ_0_IMCL1_ILSB_SHIFT                              24

/* DS_EQ_0 :: IMCL1 :: QLSB [23:16] */
#define BCHP_DS_EQ_0_IMCL1_QLSB_MASK                               0x00ff0000
#define BCHP_DS_EQ_0_IMCL1_QLSB_SHIFT                              16

/* DS_EQ_0 :: IMCL1 :: reserved0 [15:00] */
#define BCHP_DS_EQ_0_IMCL1_reserved0_MASK                          0x0000ffff
#define BCHP_DS_EQ_0_IMCL1_reserved0_SHIFT                         0

/***************************************************************************
 *IMCU2 - IMC Coefficient Register 2 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: IMCU2 :: IMSB [31:16] */
#define BCHP_DS_EQ_0_IMCU2_IMSB_MASK                               0xffff0000
#define BCHP_DS_EQ_0_IMCU2_IMSB_SHIFT                              16

/* DS_EQ_0 :: IMCU2 :: QMSB [15:00] */
#define BCHP_DS_EQ_0_IMCU2_QMSB_MASK                               0x0000ffff
#define BCHP_DS_EQ_0_IMCU2_QMSB_SHIFT                              0

/***************************************************************************
 *IMCL2 - IMC Coefficient Register 2 (Lower 8 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: IMCL2 :: ILSB [31:24] */
#define BCHP_DS_EQ_0_IMCL2_ILSB_MASK                               0xff000000
#define BCHP_DS_EQ_0_IMCL2_ILSB_SHIFT                              24

/* DS_EQ_0 :: IMCL2 :: QLSB [23:16] */
#define BCHP_DS_EQ_0_IMCL2_QLSB_MASK                               0x00ff0000
#define BCHP_DS_EQ_0_IMCL2_QLSB_SHIFT                              16

/* DS_EQ_0 :: IMCL2 :: reserved0 [15:00] */
#define BCHP_DS_EQ_0_IMCL2_reserved0_MASK                          0x0000ffff
#define BCHP_DS_EQ_0_IMCL2_reserved0_SHIFT                         0

/***************************************************************************
 *IMCU3 - IMC Coefficient Register 3 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: IMCU3 :: IMSB [31:16] */
#define BCHP_DS_EQ_0_IMCU3_IMSB_MASK                               0xffff0000
#define BCHP_DS_EQ_0_IMCU3_IMSB_SHIFT                              16

/* DS_EQ_0 :: IMCU3 :: QMSB [15:00] */
#define BCHP_DS_EQ_0_IMCU3_QMSB_MASK                               0x0000ffff
#define BCHP_DS_EQ_0_IMCU3_QMSB_SHIFT                              0

/***************************************************************************
 *IMCL3 - IMC Coefficient Register 3 (Lower 8 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: IMCL3 :: ILSB [31:24] */
#define BCHP_DS_EQ_0_IMCL3_ILSB_MASK                               0xff000000
#define BCHP_DS_EQ_0_IMCL3_ILSB_SHIFT                              24

/* DS_EQ_0 :: IMCL3 :: QLSB [23:16] */
#define BCHP_DS_EQ_0_IMCL3_QLSB_MASK                               0x00ff0000
#define BCHP_DS_EQ_0_IMCL3_QLSB_SHIFT                              16

/* DS_EQ_0 :: IMCL3 :: reserved0 [15:00] */
#define BCHP_DS_EQ_0_IMCL3_reserved0_MASK                          0x0000ffff
#define BCHP_DS_EQ_0_IMCL3_reserved0_SHIFT                         0

/***************************************************************************
 *IMCU4 - IMC Coefficient Register 4 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: IMCU4 :: IMSB [31:16] */
#define BCHP_DS_EQ_0_IMCU4_IMSB_MASK                               0xffff0000
#define BCHP_DS_EQ_0_IMCU4_IMSB_SHIFT                              16

/* DS_EQ_0 :: IMCU4 :: QMSB [15:00] */
#define BCHP_DS_EQ_0_IMCU4_QMSB_MASK                               0x0000ffff
#define BCHP_DS_EQ_0_IMCU4_QMSB_SHIFT                              0

/***************************************************************************
 *IMCL4 - IMC Coefficient Register 4 (Lower 8 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: IMCL4 :: ILSB [31:24] */
#define BCHP_DS_EQ_0_IMCL4_ILSB_MASK                               0xff000000
#define BCHP_DS_EQ_0_IMCL4_ILSB_SHIFT                              24

/* DS_EQ_0 :: IMCL4 :: QLSB [23:16] */
#define BCHP_DS_EQ_0_IMCL4_QLSB_MASK                               0x00ff0000
#define BCHP_DS_EQ_0_IMCL4_QLSB_SHIFT                              16

/* DS_EQ_0 :: IMCL4 :: reserved0 [15:00] */
#define BCHP_DS_EQ_0_IMCL4_reserved0_MASK                          0x0000ffff
#define BCHP_DS_EQ_0_IMCL4_reserved0_SHIFT                         0

/***************************************************************************
 *IMCU5 - IMC Coefficient Register 5 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: IMCU5 :: IMSB [31:16] */
#define BCHP_DS_EQ_0_IMCU5_IMSB_MASK                               0xffff0000
#define BCHP_DS_EQ_0_IMCU5_IMSB_SHIFT                              16

/* DS_EQ_0 :: IMCU5 :: QMSB [15:00] */
#define BCHP_DS_EQ_0_IMCU5_QMSB_MASK                               0x0000ffff
#define BCHP_DS_EQ_0_IMCU5_QMSB_SHIFT                              0

/***************************************************************************
 *IMCL5 - IMC Coefficient Register 5 (Lower 8 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: IMCL5 :: ILSB [31:24] */
#define BCHP_DS_EQ_0_IMCL5_ILSB_MASK                               0xff000000
#define BCHP_DS_EQ_0_IMCL5_ILSB_SHIFT                              24

/* DS_EQ_0 :: IMCL5 :: QLSB [23:16] */
#define BCHP_DS_EQ_0_IMCL5_QLSB_MASK                               0x00ff0000
#define BCHP_DS_EQ_0_IMCL5_QLSB_SHIFT                              16

/* DS_EQ_0 :: IMCL5 :: reserved0 [15:00] */
#define BCHP_DS_EQ_0_IMCL5_reserved0_MASK                          0x0000ffff
#define BCHP_DS_EQ_0_IMCL5_reserved0_SHIFT                         0

/***************************************************************************
 *IMCU6 - IMC Coefficient Register 6 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: IMCU6 :: IMSB [31:16] */
#define BCHP_DS_EQ_0_IMCU6_IMSB_MASK                               0xffff0000
#define BCHP_DS_EQ_0_IMCU6_IMSB_SHIFT                              16

/* DS_EQ_0 :: IMCU6 :: QMSB [15:00] */
#define BCHP_DS_EQ_0_IMCU6_QMSB_MASK                               0x0000ffff
#define BCHP_DS_EQ_0_IMCU6_QMSB_SHIFT                              0

/***************************************************************************
 *IMCL6 - IMC Coefficient Register 6 (Lower 8 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: IMCL6 :: ILSB [31:24] */
#define BCHP_DS_EQ_0_IMCL6_ILSB_MASK                               0xff000000
#define BCHP_DS_EQ_0_IMCL6_ILSB_SHIFT                              24

/* DS_EQ_0 :: IMCL6 :: QLSB [23:16] */
#define BCHP_DS_EQ_0_IMCL6_QLSB_MASK                               0x00ff0000
#define BCHP_DS_EQ_0_IMCL6_QLSB_SHIFT                              16

/* DS_EQ_0 :: IMCL6 :: reserved0 [15:00] */
#define BCHP_DS_EQ_0_IMCL6_reserved0_MASK                          0x0000ffff
#define BCHP_DS_EQ_0_IMCL6_reserved0_SHIFT                         0

/***************************************************************************
 *IMCU7 - IMC Coefficient Register 7 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: IMCU7 :: IMSB [31:16] */
#define BCHP_DS_EQ_0_IMCU7_IMSB_MASK                               0xffff0000
#define BCHP_DS_EQ_0_IMCU7_IMSB_SHIFT                              16

/* DS_EQ_0 :: IMCU7 :: QMSB [15:00] */
#define BCHP_DS_EQ_0_IMCU7_QMSB_MASK                               0x0000ffff
#define BCHP_DS_EQ_0_IMCU7_QMSB_SHIFT                              0

/***************************************************************************
 *IMCL7 - IMC Coefficient Register 7 (Lower 8 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: IMCL7 :: ILSB [31:24] */
#define BCHP_DS_EQ_0_IMCL7_ILSB_MASK                               0xff000000
#define BCHP_DS_EQ_0_IMCL7_ILSB_SHIFT                              24

/* DS_EQ_0 :: IMCL7 :: QLSB [23:16] */
#define BCHP_DS_EQ_0_IMCL7_QLSB_MASK                               0x00ff0000
#define BCHP_DS_EQ_0_IMCL7_QLSB_SHIFT                              16

/* DS_EQ_0 :: IMCL7 :: reserved0 [15:00] */
#define BCHP_DS_EQ_0_IMCL7_reserved0_MASK                          0x0000ffff
#define BCHP_DS_EQ_0_IMCL7_reserved0_SHIFT                         0

/***************************************************************************
 *IMCU8 - IMC Coefficient Register 8 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: IMCU8 :: IMSB [31:16] */
#define BCHP_DS_EQ_0_IMCU8_IMSB_MASK                               0xffff0000
#define BCHP_DS_EQ_0_IMCU8_IMSB_SHIFT                              16

/* DS_EQ_0 :: IMCU8 :: QMSB [15:00] */
#define BCHP_DS_EQ_0_IMCU8_QMSB_MASK                               0x0000ffff
#define BCHP_DS_EQ_0_IMCU8_QMSB_SHIFT                              0

/***************************************************************************
 *IMCL8 - IMC Coefficient Register 8 (Lower 8 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: IMCL8 :: ILSB [31:24] */
#define BCHP_DS_EQ_0_IMCL8_ILSB_MASK                               0xff000000
#define BCHP_DS_EQ_0_IMCL8_ILSB_SHIFT                              24

/* DS_EQ_0 :: IMCL8 :: QLSB [23:16] */
#define BCHP_DS_EQ_0_IMCL8_QLSB_MASK                               0x00ff0000
#define BCHP_DS_EQ_0_IMCL8_QLSB_SHIFT                              16

/* DS_EQ_0 :: IMCL8 :: reserved0 [15:00] */
#define BCHP_DS_EQ_0_IMCL8_reserved0_MASK                          0x0000ffff
#define BCHP_DS_EQ_0_IMCL8_reserved0_SHIFT                         0

/***************************************************************************
 *IMCU9 - IMC Coefficient Register 9 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: IMCU9 :: IMSB [31:16] */
#define BCHP_DS_EQ_0_IMCU9_IMSB_MASK                               0xffff0000
#define BCHP_DS_EQ_0_IMCU9_IMSB_SHIFT                              16

/* DS_EQ_0 :: IMCU9 :: QMSB [15:00] */
#define BCHP_DS_EQ_0_IMCU9_QMSB_MASK                               0x0000ffff
#define BCHP_DS_EQ_0_IMCU9_QMSB_SHIFT                              0

/***************************************************************************
 *IMCL9 - IMC Coefficient Register 9 (Lower 8 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: IMCL9 :: ILSB [31:24] */
#define BCHP_DS_EQ_0_IMCL9_ILSB_MASK                               0xff000000
#define BCHP_DS_EQ_0_IMCL9_ILSB_SHIFT                              24

/* DS_EQ_0 :: IMCL9 :: QLSB [23:16] */
#define BCHP_DS_EQ_0_IMCL9_QLSB_MASK                               0x00ff0000
#define BCHP_DS_EQ_0_IMCL9_QLSB_SHIFT                              16

/* DS_EQ_0 :: IMCL9 :: reserved0 [15:00] */
#define BCHP_DS_EQ_0_IMCL9_reserved0_MASK                          0x0000ffff
#define BCHP_DS_EQ_0_IMCL9_reserved0_SHIFT                         0

/***************************************************************************
 *IMCU10 - IMC Coefficient Register 10 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: IMCU10 :: IMSB [31:16] */
#define BCHP_DS_EQ_0_IMCU10_IMSB_MASK                              0xffff0000
#define BCHP_DS_EQ_0_IMCU10_IMSB_SHIFT                             16

/* DS_EQ_0 :: IMCU10 :: QMSB [15:00] */
#define BCHP_DS_EQ_0_IMCU10_QMSB_MASK                              0x0000ffff
#define BCHP_DS_EQ_0_IMCU10_QMSB_SHIFT                             0

/***************************************************************************
 *IMCL10 - IMC Coefficient Register 10 (Lower 8 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: IMCL10 :: ILSB [31:24] */
#define BCHP_DS_EQ_0_IMCL10_ILSB_MASK                              0xff000000
#define BCHP_DS_EQ_0_IMCL10_ILSB_SHIFT                             24

/* DS_EQ_0 :: IMCL10 :: QLSB [23:16] */
#define BCHP_DS_EQ_0_IMCL10_QLSB_MASK                              0x00ff0000
#define BCHP_DS_EQ_0_IMCL10_QLSB_SHIFT                             16

/* DS_EQ_0 :: IMCL10 :: reserved0 [15:00] */
#define BCHP_DS_EQ_0_IMCL10_reserved0_MASK                         0x0000ffff
#define BCHP_DS_EQ_0_IMCL10_reserved0_SHIFT                        0

/***************************************************************************
 *IMCU11 - IMC Coefficient Register 11 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: IMCU11 :: IMSB [31:16] */
#define BCHP_DS_EQ_0_IMCU11_IMSB_MASK                              0xffff0000
#define BCHP_DS_EQ_0_IMCU11_IMSB_SHIFT                             16

/* DS_EQ_0 :: IMCU11 :: QMSB [15:00] */
#define BCHP_DS_EQ_0_IMCU11_QMSB_MASK                              0x0000ffff
#define BCHP_DS_EQ_0_IMCU11_QMSB_SHIFT                             0

/***************************************************************************
 *IMCL11 - IMC Coefficient Register 11 (Lower 8 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: IMCL11 :: ILSB [31:24] */
#define BCHP_DS_EQ_0_IMCL11_ILSB_MASK                              0xff000000
#define BCHP_DS_EQ_0_IMCL11_ILSB_SHIFT                             24

/* DS_EQ_0 :: IMCL11 :: QLSB [23:16] */
#define BCHP_DS_EQ_0_IMCL11_QLSB_MASK                              0x00ff0000
#define BCHP_DS_EQ_0_IMCL11_QLSB_SHIFT                             16

/* DS_EQ_0 :: IMCL11 :: reserved0 [15:00] */
#define BCHP_DS_EQ_0_IMCL11_reserved0_MASK                         0x0000ffff
#define BCHP_DS_EQ_0_IMCL11_reserved0_SHIFT                        0

/***************************************************************************
 *IMCU12 - IMC Coefficient Register 12 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: IMCU12 :: IMSB [31:16] */
#define BCHP_DS_EQ_0_IMCU12_IMSB_MASK                              0xffff0000
#define BCHP_DS_EQ_0_IMCU12_IMSB_SHIFT                             16

/* DS_EQ_0 :: IMCU12 :: QMSB [15:00] */
#define BCHP_DS_EQ_0_IMCU12_QMSB_MASK                              0x0000ffff
#define BCHP_DS_EQ_0_IMCU12_QMSB_SHIFT                             0

/***************************************************************************
 *IMCL12 - IMC Coefficient Register 12 (Lower 8 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: IMCL12 :: ILSB [31:24] */
#define BCHP_DS_EQ_0_IMCL12_ILSB_MASK                              0xff000000
#define BCHP_DS_EQ_0_IMCL12_ILSB_SHIFT                             24

/* DS_EQ_0 :: IMCL12 :: QLSB [23:16] */
#define BCHP_DS_EQ_0_IMCL12_QLSB_MASK                              0x00ff0000
#define BCHP_DS_EQ_0_IMCL12_QLSB_SHIFT                             16

/* DS_EQ_0 :: IMCL12 :: reserved0 [15:00] */
#define BCHP_DS_EQ_0_IMCL12_reserved0_MASK                         0x0000ffff
#define BCHP_DS_EQ_0_IMCL12_reserved0_SHIFT                        0

/***************************************************************************
 *IMCU13 - IMC Coefficient Register 13 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: IMCU13 :: IMSB [31:16] */
#define BCHP_DS_EQ_0_IMCU13_IMSB_MASK                              0xffff0000
#define BCHP_DS_EQ_0_IMCU13_IMSB_SHIFT                             16

/* DS_EQ_0 :: IMCU13 :: QMSB [15:00] */
#define BCHP_DS_EQ_0_IMCU13_QMSB_MASK                              0x0000ffff
#define BCHP_DS_EQ_0_IMCU13_QMSB_SHIFT                             0

/***************************************************************************
 *IMCL13 - IMC Coefficient Register 13 (Lower 8 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: IMCL13 :: ILSB [31:24] */
#define BCHP_DS_EQ_0_IMCL13_ILSB_MASK                              0xff000000
#define BCHP_DS_EQ_0_IMCL13_ILSB_SHIFT                             24

/* DS_EQ_0 :: IMCL13 :: QLSB [23:16] */
#define BCHP_DS_EQ_0_IMCL13_QLSB_MASK                              0x00ff0000
#define BCHP_DS_EQ_0_IMCL13_QLSB_SHIFT                             16

/* DS_EQ_0 :: IMCL13 :: reserved0 [15:00] */
#define BCHP_DS_EQ_0_IMCL13_reserved0_MASK                         0x0000ffff
#define BCHP_DS_EQ_0_IMCL13_reserved0_SHIFT                        0

/***************************************************************************
 *IMCU14 - IMC Coefficient Register 14 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: IMCU14 :: IMSB [31:16] */
#define BCHP_DS_EQ_0_IMCU14_IMSB_MASK                              0xffff0000
#define BCHP_DS_EQ_0_IMCU14_IMSB_SHIFT                             16

/* DS_EQ_0 :: IMCU14 :: QMSB [15:00] */
#define BCHP_DS_EQ_0_IMCU14_QMSB_MASK                              0x0000ffff
#define BCHP_DS_EQ_0_IMCU14_QMSB_SHIFT                             0

/***************************************************************************
 *IMCL14 - IMC Coefficient Register 14 (Lower 8 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: IMCL14 :: ILSB [31:24] */
#define BCHP_DS_EQ_0_IMCL14_ILSB_MASK                              0xff000000
#define BCHP_DS_EQ_0_IMCL14_ILSB_SHIFT                             24

/* DS_EQ_0 :: IMCL14 :: QLSB [23:16] */
#define BCHP_DS_EQ_0_IMCL14_QLSB_MASK                              0x00ff0000
#define BCHP_DS_EQ_0_IMCL14_QLSB_SHIFT                             16

/* DS_EQ_0 :: IMCL14 :: reserved0 [15:00] */
#define BCHP_DS_EQ_0_IMCL14_reserved0_MASK                         0x0000ffff
#define BCHP_DS_EQ_0_IMCL14_reserved0_SHIFT                        0

/***************************************************************************
 *IMCU15 - IMC Coefficient Register 15 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: IMCU15 :: IMSB [31:16] */
#define BCHP_DS_EQ_0_IMCU15_IMSB_MASK                              0xffff0000
#define BCHP_DS_EQ_0_IMCU15_IMSB_SHIFT                             16

/* DS_EQ_0 :: IMCU15 :: QMSB [15:00] */
#define BCHP_DS_EQ_0_IMCU15_QMSB_MASK                              0x0000ffff
#define BCHP_DS_EQ_0_IMCU15_QMSB_SHIFT                             0

/***************************************************************************
 *IMCL15 - IMC Coefficient Register 15 (Lower 8 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: IMCL15 :: ILSB [31:24] */
#define BCHP_DS_EQ_0_IMCL15_ILSB_MASK                              0xff000000
#define BCHP_DS_EQ_0_IMCL15_ILSB_SHIFT                             24

/* DS_EQ_0 :: IMCL15 :: QLSB [23:16] */
#define BCHP_DS_EQ_0_IMCL15_QLSB_MASK                              0x00ff0000
#define BCHP_DS_EQ_0_IMCL15_QLSB_SHIFT                             16

/* DS_EQ_0 :: IMCL15 :: reserved0 [15:00] */
#define BCHP_DS_EQ_0_IMCL15_reserved0_MASK                         0x0000ffff
#define BCHP_DS_EQ_0_IMCL15_reserved0_SHIFT                        0

/***************************************************************************
 *IMCU16 - IMC Coefficient Register 16 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: IMCU16 :: IMSB [31:16] */
#define BCHP_DS_EQ_0_IMCU16_IMSB_MASK                              0xffff0000
#define BCHP_DS_EQ_0_IMCU16_IMSB_SHIFT                             16

/* DS_EQ_0 :: IMCU16 :: QMSB [15:00] */
#define BCHP_DS_EQ_0_IMCU16_QMSB_MASK                              0x0000ffff
#define BCHP_DS_EQ_0_IMCU16_QMSB_SHIFT                             0

/***************************************************************************
 *IMCL16 - IMC Coefficient Register 16 (Lower 8 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: IMCL16 :: ILSB [31:24] */
#define BCHP_DS_EQ_0_IMCL16_ILSB_MASK                              0xff000000
#define BCHP_DS_EQ_0_IMCL16_ILSB_SHIFT                             24

/* DS_EQ_0 :: IMCL16 :: QLSB [23:16] */
#define BCHP_DS_EQ_0_IMCL16_QLSB_MASK                              0x00ff0000
#define BCHP_DS_EQ_0_IMCL16_QLSB_SHIFT                             16

/* DS_EQ_0 :: IMCL16 :: reserved0 [15:00] */
#define BCHP_DS_EQ_0_IMCL16_reserved0_MASK                         0x0000ffff
#define BCHP_DS_EQ_0_IMCL16_reserved0_SHIFT                        0

/***************************************************************************
 *IMCU17 - IMC Coefficient Register 17 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: IMCU17 :: IMSB [31:16] */
#define BCHP_DS_EQ_0_IMCU17_IMSB_MASK                              0xffff0000
#define BCHP_DS_EQ_0_IMCU17_IMSB_SHIFT                             16

/* DS_EQ_0 :: IMCU17 :: QMSB [15:00] */
#define BCHP_DS_EQ_0_IMCU17_QMSB_MASK                              0x0000ffff
#define BCHP_DS_EQ_0_IMCU17_QMSB_SHIFT                             0

/***************************************************************************
 *IMCL17 - IMC Coefficient Register 17 (Lower 8 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: IMCL17 :: ILSB [31:24] */
#define BCHP_DS_EQ_0_IMCL17_ILSB_MASK                              0xff000000
#define BCHP_DS_EQ_0_IMCL17_ILSB_SHIFT                             24

/* DS_EQ_0 :: IMCL17 :: QLSB [23:16] */
#define BCHP_DS_EQ_0_IMCL17_QLSB_MASK                              0x00ff0000
#define BCHP_DS_EQ_0_IMCL17_QLSB_SHIFT                             16

/* DS_EQ_0 :: IMCL17 :: reserved0 [15:00] */
#define BCHP_DS_EQ_0_IMCL17_reserved0_MASK                         0x0000ffff
#define BCHP_DS_EQ_0_IMCL17_reserved0_SHIFT                        0

/***************************************************************************
 *IMCU18 - IMC Coefficient Register 18 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: IMCU18 :: IMSB [31:16] */
#define BCHP_DS_EQ_0_IMCU18_IMSB_MASK                              0xffff0000
#define BCHP_DS_EQ_0_IMCU18_IMSB_SHIFT                             16

/* DS_EQ_0 :: IMCU18 :: QMSB [15:00] */
#define BCHP_DS_EQ_0_IMCU18_QMSB_MASK                              0x0000ffff
#define BCHP_DS_EQ_0_IMCU18_QMSB_SHIFT                             0

/***************************************************************************
 *IMCL18 - IMC Coefficient Register 18 (Lower 8 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: IMCL18 :: ILSB [31:24] */
#define BCHP_DS_EQ_0_IMCL18_ILSB_MASK                              0xff000000
#define BCHP_DS_EQ_0_IMCL18_ILSB_SHIFT                             24

/* DS_EQ_0 :: IMCL18 :: QLSB [23:16] */
#define BCHP_DS_EQ_0_IMCL18_QLSB_MASK                              0x00ff0000
#define BCHP_DS_EQ_0_IMCL18_QLSB_SHIFT                             16

/* DS_EQ_0 :: IMCL18 :: reserved0 [15:00] */
#define BCHP_DS_EQ_0_IMCL18_reserved0_MASK                         0x0000ffff
#define BCHP_DS_EQ_0_IMCL18_reserved0_SHIFT                        0

/***************************************************************************
 *IMCU19 - IMC Coefficient Register 19 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: IMCU19 :: IMSB [31:16] */
#define BCHP_DS_EQ_0_IMCU19_IMSB_MASK                              0xffff0000
#define BCHP_DS_EQ_0_IMCU19_IMSB_SHIFT                             16

/* DS_EQ_0 :: IMCU19 :: QMSB [15:00] */
#define BCHP_DS_EQ_0_IMCU19_QMSB_MASK                              0x0000ffff
#define BCHP_DS_EQ_0_IMCU19_QMSB_SHIFT                             0

/***************************************************************************
 *IMCL19 - IMC Coefficient Register 19 (Lower 8 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: IMCL19 :: ILSB [31:24] */
#define BCHP_DS_EQ_0_IMCL19_ILSB_MASK                              0xff000000
#define BCHP_DS_EQ_0_IMCL19_ILSB_SHIFT                             24

/* DS_EQ_0 :: IMCL19 :: QLSB [23:16] */
#define BCHP_DS_EQ_0_IMCL19_QLSB_MASK                              0x00ff0000
#define BCHP_DS_EQ_0_IMCL19_QLSB_SHIFT                             16

/* DS_EQ_0 :: IMCL19 :: reserved0 [15:00] */
#define BCHP_DS_EQ_0_IMCL19_reserved0_MASK                         0x0000ffff
#define BCHP_DS_EQ_0_IMCL19_reserved0_SHIFT                        0

/***************************************************************************
 *IMCU20 - IMC Coefficient Register 20 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: IMCU20 :: IMSB [31:16] */
#define BCHP_DS_EQ_0_IMCU20_IMSB_MASK                              0xffff0000
#define BCHP_DS_EQ_0_IMCU20_IMSB_SHIFT                             16

/* DS_EQ_0 :: IMCU20 :: QMSB [15:00] */
#define BCHP_DS_EQ_0_IMCU20_QMSB_MASK                              0x0000ffff
#define BCHP_DS_EQ_0_IMCU20_QMSB_SHIFT                             0

/***************************************************************************
 *IMCL20 - IMC Coefficient Register 20 (Lower 8 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: IMCL20 :: ILSB [31:24] */
#define BCHP_DS_EQ_0_IMCL20_ILSB_MASK                              0xff000000
#define BCHP_DS_EQ_0_IMCL20_ILSB_SHIFT                             24

/* DS_EQ_0 :: IMCL20 :: QLSB [23:16] */
#define BCHP_DS_EQ_0_IMCL20_QLSB_MASK                              0x00ff0000
#define BCHP_DS_EQ_0_IMCL20_QLSB_SHIFT                             16

/* DS_EQ_0 :: IMCL20 :: reserved0 [15:00] */
#define BCHP_DS_EQ_0_IMCL20_reserved0_MASK                         0x0000ffff
#define BCHP_DS_EQ_0_IMCL20_reserved0_SHIFT                        0

/***************************************************************************
 *IMCU21 - IMC Coefficient Register 21 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: IMCU21 :: IMSB [31:16] */
#define BCHP_DS_EQ_0_IMCU21_IMSB_MASK                              0xffff0000
#define BCHP_DS_EQ_0_IMCU21_IMSB_SHIFT                             16

/* DS_EQ_0 :: IMCU21 :: QMSB [15:00] */
#define BCHP_DS_EQ_0_IMCU21_QMSB_MASK                              0x0000ffff
#define BCHP_DS_EQ_0_IMCU21_QMSB_SHIFT                             0

/***************************************************************************
 *IMCL21 - IMC Coefficient Register 21 (Lower 8 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: IMCL21 :: ILSB [31:24] */
#define BCHP_DS_EQ_0_IMCL21_ILSB_MASK                              0xff000000
#define BCHP_DS_EQ_0_IMCL21_ILSB_SHIFT                             24

/* DS_EQ_0 :: IMCL21 :: QLSB [23:16] */
#define BCHP_DS_EQ_0_IMCL21_QLSB_MASK                              0x00ff0000
#define BCHP_DS_EQ_0_IMCL21_QLSB_SHIFT                             16

/* DS_EQ_0 :: IMCL21 :: reserved0 [15:00] */
#define BCHP_DS_EQ_0_IMCL21_reserved0_MASK                         0x0000ffff
#define BCHP_DS_EQ_0_IMCL21_reserved0_SHIFT                        0

/***************************************************************************
 *IMCU22 - IMC Coefficient Register 22 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: IMCU22 :: IMSB [31:16] */
#define BCHP_DS_EQ_0_IMCU22_IMSB_MASK                              0xffff0000
#define BCHP_DS_EQ_0_IMCU22_IMSB_SHIFT                             16

/* DS_EQ_0 :: IMCU22 :: QMSB [15:00] */
#define BCHP_DS_EQ_0_IMCU22_QMSB_MASK                              0x0000ffff
#define BCHP_DS_EQ_0_IMCU22_QMSB_SHIFT                             0

/***************************************************************************
 *IMCL22 - IMC Coefficient Register 22 (Lower 8 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: IMCL22 :: ILSB [31:24] */
#define BCHP_DS_EQ_0_IMCL22_ILSB_MASK                              0xff000000
#define BCHP_DS_EQ_0_IMCL22_ILSB_SHIFT                             24

/* DS_EQ_0 :: IMCL22 :: QLSB [23:16] */
#define BCHP_DS_EQ_0_IMCL22_QLSB_MASK                              0x00ff0000
#define BCHP_DS_EQ_0_IMCL22_QLSB_SHIFT                             16

/* DS_EQ_0 :: IMCL22 :: reserved0 [15:00] */
#define BCHP_DS_EQ_0_IMCL22_reserved0_MASK                         0x0000ffff
#define BCHP_DS_EQ_0_IMCL22_reserved0_SHIFT                        0

/***************************************************************************
 *IMCU23 - IMC Coefficient Register 23 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: IMCU23 :: IMSB [31:16] */
#define BCHP_DS_EQ_0_IMCU23_IMSB_MASK                              0xffff0000
#define BCHP_DS_EQ_0_IMCU23_IMSB_SHIFT                             16

/* DS_EQ_0 :: IMCU23 :: QMSB [15:00] */
#define BCHP_DS_EQ_0_IMCU23_QMSB_MASK                              0x0000ffff
#define BCHP_DS_EQ_0_IMCU23_QMSB_SHIFT                             0

/***************************************************************************
 *IMCL23 - IMC Coefficient Register 23 (Lower 8 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: IMCL23 :: ILSB [31:24] */
#define BCHP_DS_EQ_0_IMCL23_ILSB_MASK                              0xff000000
#define BCHP_DS_EQ_0_IMCL23_ILSB_SHIFT                             24

/* DS_EQ_0 :: IMCL23 :: QLSB [23:16] */
#define BCHP_DS_EQ_0_IMCL23_QLSB_MASK                              0x00ff0000
#define BCHP_DS_EQ_0_IMCL23_QLSB_SHIFT                             16

/* DS_EQ_0 :: IMCL23 :: reserved0 [15:00] */
#define BCHP_DS_EQ_0_IMCL23_reserved0_MASK                         0x0000ffff
#define BCHP_DS_EQ_0_IMCL23_reserved0_SHIFT                        0

/***************************************************************************
 *IMCU24 - IMC Coefficient Register 24 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: IMCU24 :: IMSB [31:16] */
#define BCHP_DS_EQ_0_IMCU24_IMSB_MASK                              0xffff0000
#define BCHP_DS_EQ_0_IMCU24_IMSB_SHIFT                             16

/* DS_EQ_0 :: IMCU24 :: QMSB [15:00] */
#define BCHP_DS_EQ_0_IMCU24_QMSB_MASK                              0x0000ffff
#define BCHP_DS_EQ_0_IMCU24_QMSB_SHIFT                             0

/***************************************************************************
 *IMCL24 - IMC Coefficient Register 24 (Lower 8 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: IMCL24 :: ILSB [31:24] */
#define BCHP_DS_EQ_0_IMCL24_ILSB_MASK                              0xff000000
#define BCHP_DS_EQ_0_IMCL24_ILSB_SHIFT                             24

/* DS_EQ_0 :: IMCL24 :: QLSB [23:16] */
#define BCHP_DS_EQ_0_IMCL24_QLSB_MASK                              0x00ff0000
#define BCHP_DS_EQ_0_IMCL24_QLSB_SHIFT                             16

/* DS_EQ_0 :: IMCL24 :: reserved0 [15:00] */
#define BCHP_DS_EQ_0_IMCL24_reserved0_MASK                         0x0000ffff
#define BCHP_DS_EQ_0_IMCL24_reserved0_SHIFT                        0

/***************************************************************************
 *IMCU25 - IMC Coefficient Register 25 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: IMCU25 :: IMSB [31:16] */
#define BCHP_DS_EQ_0_IMCU25_IMSB_MASK                              0xffff0000
#define BCHP_DS_EQ_0_IMCU25_IMSB_SHIFT                             16

/* DS_EQ_0 :: IMCU25 :: QMSB [15:00] */
#define BCHP_DS_EQ_0_IMCU25_QMSB_MASK                              0x0000ffff
#define BCHP_DS_EQ_0_IMCU25_QMSB_SHIFT                             0

/***************************************************************************
 *IMCL25 - IMC Coefficient Register 25 (Lower 8 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: IMCL25 :: ILSB [31:24] */
#define BCHP_DS_EQ_0_IMCL25_ILSB_MASK                              0xff000000
#define BCHP_DS_EQ_0_IMCL25_ILSB_SHIFT                             24

/* DS_EQ_0 :: IMCL25 :: QLSB [23:16] */
#define BCHP_DS_EQ_0_IMCL25_QLSB_MASK                              0x00ff0000
#define BCHP_DS_EQ_0_IMCL25_QLSB_SHIFT                             16

/* DS_EQ_0 :: IMCL25 :: reserved0 [15:00] */
#define BCHP_DS_EQ_0_IMCL25_reserved0_MASK                         0x0000ffff
#define BCHP_DS_EQ_0_IMCL25_reserved0_SHIFT                        0

/***************************************************************************
 *IMCU26 - IMC Coefficient Register 26 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: IMCU26 :: IMSB [31:16] */
#define BCHP_DS_EQ_0_IMCU26_IMSB_MASK                              0xffff0000
#define BCHP_DS_EQ_0_IMCU26_IMSB_SHIFT                             16

/* DS_EQ_0 :: IMCU26 :: QMSB [15:00] */
#define BCHP_DS_EQ_0_IMCU26_QMSB_MASK                              0x0000ffff
#define BCHP_DS_EQ_0_IMCU26_QMSB_SHIFT                             0

/***************************************************************************
 *IMCL26 - IMC Coefficient Register 26 (Lower 8 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: IMCL26 :: ILSB [31:24] */
#define BCHP_DS_EQ_0_IMCL26_ILSB_MASK                              0xff000000
#define BCHP_DS_EQ_0_IMCL26_ILSB_SHIFT                             24

/* DS_EQ_0 :: IMCL26 :: QLSB [23:16] */
#define BCHP_DS_EQ_0_IMCL26_QLSB_MASK                              0x00ff0000
#define BCHP_DS_EQ_0_IMCL26_QLSB_SHIFT                             16

/* DS_EQ_0 :: IMCL26 :: reserved0 [15:00] */
#define BCHP_DS_EQ_0_IMCL26_reserved0_MASK                         0x0000ffff
#define BCHP_DS_EQ_0_IMCL26_reserved0_SHIFT                        0

/***************************************************************************
 *IMCU27 - IMC Coefficient Register 27 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: IMCU27 :: IMSB [31:16] */
#define BCHP_DS_EQ_0_IMCU27_IMSB_MASK                              0xffff0000
#define BCHP_DS_EQ_0_IMCU27_IMSB_SHIFT                             16

/* DS_EQ_0 :: IMCU27 :: QMSB [15:00] */
#define BCHP_DS_EQ_0_IMCU27_QMSB_MASK                              0x0000ffff
#define BCHP_DS_EQ_0_IMCU27_QMSB_SHIFT                             0

/***************************************************************************
 *IMCL27 - IMC Coefficient Register 27 (Lower 8 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: IMCL27 :: ILSB [31:24] */
#define BCHP_DS_EQ_0_IMCL27_ILSB_MASK                              0xff000000
#define BCHP_DS_EQ_0_IMCL27_ILSB_SHIFT                             24

/* DS_EQ_0 :: IMCL27 :: QLSB [23:16] */
#define BCHP_DS_EQ_0_IMCL27_QLSB_MASK                              0x00ff0000
#define BCHP_DS_EQ_0_IMCL27_QLSB_SHIFT                             16

/* DS_EQ_0 :: IMCL27 :: reserved0 [15:00] */
#define BCHP_DS_EQ_0_IMCL27_reserved0_MASK                         0x0000ffff
#define BCHP_DS_EQ_0_IMCL27_reserved0_SHIFT                        0

/***************************************************************************
 *IMCU28 - IMC Coefficient Register 28 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: IMCU28 :: IMSB [31:16] */
#define BCHP_DS_EQ_0_IMCU28_IMSB_MASK                              0xffff0000
#define BCHP_DS_EQ_0_IMCU28_IMSB_SHIFT                             16

/* DS_EQ_0 :: IMCU28 :: QMSB [15:00] */
#define BCHP_DS_EQ_0_IMCU28_QMSB_MASK                              0x0000ffff
#define BCHP_DS_EQ_0_IMCU28_QMSB_SHIFT                             0

/***************************************************************************
 *IMCL28 - IMC Coefficient Register 28 (Lower 8 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: IMCL28 :: ILSB [31:24] */
#define BCHP_DS_EQ_0_IMCL28_ILSB_MASK                              0xff000000
#define BCHP_DS_EQ_0_IMCL28_ILSB_SHIFT                             24

/* DS_EQ_0 :: IMCL28 :: QLSB [23:16] */
#define BCHP_DS_EQ_0_IMCL28_QLSB_MASK                              0x00ff0000
#define BCHP_DS_EQ_0_IMCL28_QLSB_SHIFT                             16

/* DS_EQ_0 :: IMCL28 :: reserved0 [15:00] */
#define BCHP_DS_EQ_0_IMCL28_reserved0_MASK                         0x0000ffff
#define BCHP_DS_EQ_0_IMCL28_reserved0_SHIFT                        0

/***************************************************************************
 *IMCU29 - IMC Coefficient Register 29 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: IMCU29 :: IMSB [31:16] */
#define BCHP_DS_EQ_0_IMCU29_IMSB_MASK                              0xffff0000
#define BCHP_DS_EQ_0_IMCU29_IMSB_SHIFT                             16

/* DS_EQ_0 :: IMCU29 :: QMSB [15:00] */
#define BCHP_DS_EQ_0_IMCU29_QMSB_MASK                              0x0000ffff
#define BCHP_DS_EQ_0_IMCU29_QMSB_SHIFT                             0

/***************************************************************************
 *IMCL29 - IMC Coefficient Register 29 (Lower 8 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: IMCL29 :: ILSB [31:24] */
#define BCHP_DS_EQ_0_IMCL29_ILSB_MASK                              0xff000000
#define BCHP_DS_EQ_0_IMCL29_ILSB_SHIFT                             24

/* DS_EQ_0 :: IMCL29 :: QLSB [23:16] */
#define BCHP_DS_EQ_0_IMCL29_QLSB_MASK                              0x00ff0000
#define BCHP_DS_EQ_0_IMCL29_QLSB_SHIFT                             16

/* DS_EQ_0 :: IMCL29 :: reserved0 [15:00] */
#define BCHP_DS_EQ_0_IMCL29_reserved0_MASK                         0x0000ffff
#define BCHP_DS_EQ_0_IMCL29_reserved0_SHIFT                        0

/***************************************************************************
 *IMCU30 - IMC Coefficient Register 30 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: IMCU30 :: IMSB [31:16] */
#define BCHP_DS_EQ_0_IMCU30_IMSB_MASK                              0xffff0000
#define BCHP_DS_EQ_0_IMCU30_IMSB_SHIFT                             16

/* DS_EQ_0 :: IMCU30 :: QMSB [15:00] */
#define BCHP_DS_EQ_0_IMCU30_QMSB_MASK                              0x0000ffff
#define BCHP_DS_EQ_0_IMCU30_QMSB_SHIFT                             0

/***************************************************************************
 *IMCL30 - IMC Coefficient Register 30 (Lower 8 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: IMCL30 :: ILSB [31:24] */
#define BCHP_DS_EQ_0_IMCL30_ILSB_MASK                              0xff000000
#define BCHP_DS_EQ_0_IMCL30_ILSB_SHIFT                             24

/* DS_EQ_0 :: IMCL30 :: QLSB [23:16] */
#define BCHP_DS_EQ_0_IMCL30_QLSB_MASK                              0x00ff0000
#define BCHP_DS_EQ_0_IMCL30_QLSB_SHIFT                             16

/* DS_EQ_0 :: IMCL30 :: reserved0 [15:00] */
#define BCHP_DS_EQ_0_IMCL30_reserved0_MASK                         0x0000ffff
#define BCHP_DS_EQ_0_IMCL30_reserved0_SHIFT                        0

/***************************************************************************
 *IMCU31 - IMC Coefficient Register 31 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: IMCU31 :: IMSB [31:16] */
#define BCHP_DS_EQ_0_IMCU31_IMSB_MASK                              0xffff0000
#define BCHP_DS_EQ_0_IMCU31_IMSB_SHIFT                             16

/* DS_EQ_0 :: IMCU31 :: QMSB [15:00] */
#define BCHP_DS_EQ_0_IMCU31_QMSB_MASK                              0x0000ffff
#define BCHP_DS_EQ_0_IMCU31_QMSB_SHIFT                             0

/***************************************************************************
 *IMCL31 - IMC Coefficient Register 31 (Lower 8 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: IMCL31 :: ILSB [31:24] */
#define BCHP_DS_EQ_0_IMCL31_ILSB_MASK                              0xff000000
#define BCHP_DS_EQ_0_IMCL31_ILSB_SHIFT                             24

/* DS_EQ_0 :: IMCL31 :: QLSB [23:16] */
#define BCHP_DS_EQ_0_IMCL31_QLSB_MASK                              0x00ff0000
#define BCHP_DS_EQ_0_IMCL31_QLSB_SHIFT                             16

/* DS_EQ_0 :: IMCL31 :: reserved0 [15:00] */
#define BCHP_DS_EQ_0_IMCL31_reserved0_MASK                         0x0000ffff
#define BCHP_DS_EQ_0_IMCL31_reserved0_SHIFT                        0

/***************************************************************************
 *IMCU32 - IMC Coefficient Register 32 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: IMCU32 :: IMSB [31:16] */
#define BCHP_DS_EQ_0_IMCU32_IMSB_MASK                              0xffff0000
#define BCHP_DS_EQ_0_IMCU32_IMSB_SHIFT                             16

/* DS_EQ_0 :: IMCU32 :: QMSB [15:00] */
#define BCHP_DS_EQ_0_IMCU32_QMSB_MASK                              0x0000ffff
#define BCHP_DS_EQ_0_IMCU32_QMSB_SHIFT                             0

/***************************************************************************
 *IMCL32 - IMC Coefficient Register 32 (Lower 8 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: IMCL32 :: ILSB [31:24] */
#define BCHP_DS_EQ_0_IMCL32_ILSB_MASK                              0xff000000
#define BCHP_DS_EQ_0_IMCL32_ILSB_SHIFT                             24

/* DS_EQ_0 :: IMCL32 :: QLSB [23:16] */
#define BCHP_DS_EQ_0_IMCL32_QLSB_MASK                              0x00ff0000
#define BCHP_DS_EQ_0_IMCL32_QLSB_SHIFT                             16

/* DS_EQ_0 :: IMCL32 :: reserved0 [15:00] */
#define BCHP_DS_EQ_0_IMCL32_reserved0_MASK                         0x0000ffff
#define BCHP_DS_EQ_0_IMCL32_reserved0_SHIFT                        0

/***************************************************************************
 *IMCU33 - IMC Coefficient Register 33 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: IMCU33 :: IMSB [31:16] */
#define BCHP_DS_EQ_0_IMCU33_IMSB_MASK                              0xffff0000
#define BCHP_DS_EQ_0_IMCU33_IMSB_SHIFT                             16

/* DS_EQ_0 :: IMCU33 :: QMSB [15:00] */
#define BCHP_DS_EQ_0_IMCU33_QMSB_MASK                              0x0000ffff
#define BCHP_DS_EQ_0_IMCU33_QMSB_SHIFT                             0

/***************************************************************************
 *IMCL33 - IMC Coefficient Register 33 (Lower 8 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: IMCL33 :: ILSB [31:24] */
#define BCHP_DS_EQ_0_IMCL33_ILSB_MASK                              0xff000000
#define BCHP_DS_EQ_0_IMCL33_ILSB_SHIFT                             24

/* DS_EQ_0 :: IMCL33 :: QLSB [23:16] */
#define BCHP_DS_EQ_0_IMCL33_QLSB_MASK                              0x00ff0000
#define BCHP_DS_EQ_0_IMCL33_QLSB_SHIFT                             16

/* DS_EQ_0 :: IMCL33 :: reserved0 [15:00] */
#define BCHP_DS_EQ_0_IMCL33_reserved0_MASK                         0x0000ffff
#define BCHP_DS_EQ_0_IMCL33_reserved0_SHIFT                        0

/***************************************************************************
 *IMCU34 - IMC Coefficient Register 34 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: IMCU34 :: IMSB [31:16] */
#define BCHP_DS_EQ_0_IMCU34_IMSB_MASK                              0xffff0000
#define BCHP_DS_EQ_0_IMCU34_IMSB_SHIFT                             16

/* DS_EQ_0 :: IMCU34 :: QMSB [15:00] */
#define BCHP_DS_EQ_0_IMCU34_QMSB_MASK                              0x0000ffff
#define BCHP_DS_EQ_0_IMCU34_QMSB_SHIFT                             0

/***************************************************************************
 *IMCL34 - IMC Coefficient Register 34 (Lower 8 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: IMCL34 :: ILSB [31:24] */
#define BCHP_DS_EQ_0_IMCL34_ILSB_MASK                              0xff000000
#define BCHP_DS_EQ_0_IMCL34_ILSB_SHIFT                             24

/* DS_EQ_0 :: IMCL34 :: QLSB [23:16] */
#define BCHP_DS_EQ_0_IMCL34_QLSB_MASK                              0x00ff0000
#define BCHP_DS_EQ_0_IMCL34_QLSB_SHIFT                             16

/* DS_EQ_0 :: IMCL34 :: reserved0 [15:00] */
#define BCHP_DS_EQ_0_IMCL34_reserved0_MASK                         0x0000ffff
#define BCHP_DS_EQ_0_IMCL34_reserved0_SHIFT                        0

/***************************************************************************
 *IMCU35 - IMC Coefficient Register 35 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: IMCU35 :: IMSB [31:16] */
#define BCHP_DS_EQ_0_IMCU35_IMSB_MASK                              0xffff0000
#define BCHP_DS_EQ_0_IMCU35_IMSB_SHIFT                             16

/* DS_EQ_0 :: IMCU35 :: QMSB [15:00] */
#define BCHP_DS_EQ_0_IMCU35_QMSB_MASK                              0x0000ffff
#define BCHP_DS_EQ_0_IMCU35_QMSB_SHIFT                             0

/***************************************************************************
 *IMCL35 - IMC Coefficient Register 35 (Lower 8 bits I/Q)
 ***************************************************************************/
/* DS_EQ_0 :: IMCL35 :: ILSB [31:24] */
#define BCHP_DS_EQ_0_IMCL35_ILSB_MASK                              0xff000000
#define BCHP_DS_EQ_0_IMCL35_ILSB_SHIFT                             24

/* DS_EQ_0 :: IMCL35 :: QLSB [23:16] */
#define BCHP_DS_EQ_0_IMCL35_QLSB_MASK                              0x00ff0000
#define BCHP_DS_EQ_0_IMCL35_QLSB_SHIFT                             16

/* DS_EQ_0 :: IMCL35 :: reserved0 [15:00] */
#define BCHP_DS_EQ_0_IMCL35_reserved0_MASK                         0x0000ffff
#define BCHP_DS_EQ_0_IMCL35_reserved0_SHIFT                        0

/***************************************************************************
 *CWC_INT1 - CWC Tap 1 Phase/Frequency Loop Integrator Register
 ***************************************************************************/
/* DS_EQ_0 :: CWC_INT1 :: CWC_INT [31:00] */
#define BCHP_DS_EQ_0_CWC_INT1_CWC_INT_MASK                         0xffffffff
#define BCHP_DS_EQ_0_CWC_INT1_CWC_INT_SHIFT                        0

/***************************************************************************
 *CWC_INT2 - CWC Tap 2 Phase/Frequency Loop Integrator Register
 ***************************************************************************/
/* DS_EQ_0 :: CWC_INT2 :: CWC_INT [31:00] */
#define BCHP_DS_EQ_0_CWC_INT2_CWC_INT_MASK                         0xffffffff
#define BCHP_DS_EQ_0_CWC_INT2_CWC_INT_SHIFT                        0

/***************************************************************************
 *CWC_INT3 - CWC Tap 3 Phase/Frequency Loop Integrator Register
 ***************************************************************************/
/* DS_EQ_0 :: CWC_INT3 :: CWC_INT [31:00] */
#define BCHP_DS_EQ_0_CWC_INT3_CWC_INT_MASK                         0xffffffff
#define BCHP_DS_EQ_0_CWC_INT3_CWC_INT_SHIFT                        0

/***************************************************************************
 *CWC_INT4 - CWC Tap 4 Phase/Frequency Loop Integrator Register
 ***************************************************************************/
/* DS_EQ_0 :: CWC_INT4 :: CWC_INT [31:00] */
#define BCHP_DS_EQ_0_CWC_INT4_CWC_INT_MASK                         0xffffffff
#define BCHP_DS_EQ_0_CWC_INT4_CWC_INT_SHIFT                        0

#endif /* #ifndef BCHP_DS_EQ_0_H__ */

/* End of File */
