{"Oh-Hyun Kwon": [0.9859330207109451, ["Perspective of the Future Semiconductor Industry: Challenges and Solutions", ["Oh-Hyun Kwon"], "", 0, "dac", 2007]], "Sang-Il Han": [0.6564716547727585, ["Simulink-Based MPSoC Design Flow: Case Study of Motion-JPEG and H.264", ["Kai Huang", "Sang-Il Han", "Katalin Popovici", "Lisane B. de Brisolara", "Xavier Guerin", "Lei Li", "Xiaolang Yan", "Soo-Ik Chae", "Luigi Carro", "Ahmed Amine Jerraya"], "https://doi.org/10.1145/1278480.1278491", 4, "dac", 2007]], "Soo-Ik Chae": [0.9668881297111511, ["Simulink-Based MPSoC Design Flow: Case Study of Motion-JPEG and H.264", ["Kai Huang", "Sang-Il Han", "Katalin Popovici", "Lisane B. de Brisolara", "Xavier Guerin", "Lei Li", "Xiaolang Yan", "Soo-Ik Chae", "Luigi Carro", "Ahmed Amine Jerraya"], "https://doi.org/10.1145/1278480.1278491", 4, "dac", 2007]], "Minsik Cho": [0.5, ["TROY: Track Router with Yield-driven Wire Planning", ["Minsik Cho", "Hua Xiang", "Ruchir Puri", "David Z. Pan"], "https://doi.org/10.1145/1278480.1278495", 4, "dac", 2007]], "Jaehyun Kim": [0.9989170581102371, ["Skewed Flip-Flop Transformation for Minimizing Leakage in Sequential Circuits", ["Jun Seomun", "Jaehyun Kim", "Youngsoo Shin"], "https://doi.org/10.1145/1278480.1278506", 4, "dac", 2007]], "Youngsoo Shin": [0.9997629821300507, ["Skewed Flip-Flop Transformation for Minimizing Leakage in Sequential Circuits", ["Jun Seomun", "Jaehyun Kim", "Youngsoo Shin"], "https://doi.org/10.1145/1278480.1278506", 4, "dac", 2007]], "Youngmin Kim": [0.9552858769893646, ["Line-End Shortening is Not Always a Failure", ["Puneet Gupta", "Andrew B. Kahng", "Youngmin Kim", "Saumil Shah", "Dennis Sylvester"], "https://doi.org/10.1145/1278480.1278548", 2, "dac", 2007]], "Kunhyuk Kang": [0.9992233216762543, ["High Performance and Low Power Electronics on Flexible Substrate", ["Jing Li", "Kunhyuk Kang", "Aditya Bansal", "Kaushik Roy"], "https://doi.org/10.1145/1278480.1278550", 2, "dac", 2007], ["Characterization and Estimation of Circuit Reliability Degradation under NBTI using On-Line IDDQ Measurement", ["Kunhyuk Kang", "Keejong Kim", "Ahmad E. Islam", "Muhammad Ashraful Alam", "Kaushik Roy"], "https://doi.org/10.1145/1278480.1278572", 6, "dac", 2007], ["Variation Resilient Low-Power Circuit Design Methodology using On-Chip Phase Locked Loop", ["Kunhyuk Kang", "Keejong Kim", "Kaushik Roy"], "https://doi.org/10.1145/1278480.1278710", 6, "dac", 2007]], "Keejong Kim": [0.9958265721797943, ["Characterization and Estimation of Circuit Reliability Degradation under NBTI using On-Line IDDQ Measurement", ["Kunhyuk Kang", "Keejong Kim", "Ahmad E. Islam", "Muhammad Ashraful Alam", "Kaushik Roy"], "https://doi.org/10.1145/1278480.1278572", 6, "dac", 2007], ["Variation Resilient Low-Power Circuit Design Methodology using On-Chip Phase Locked Loop", ["Kunhyuk Kang", "Keejong Kim", "Kaushik Roy"], "https://doi.org/10.1145/1278480.1278710", 6, "dac", 2007]], "Un-Ku Moon": [0.9603807777166367, ["Parameter Finding Methods for Oscillators with a Specified Oscillation Frequency", ["Igor Vytyaz", "David C. Lee", "Suihua Lu", "Amit Mehrotra", "Un-Ku Moon", "Kartikeya Mayaram"], "https://doi.org/10.1145/1278480.1278590", 6, "dac", 2007]], "Jaeha Kim": [0.9453413188457489, ["Fast, Non-Monte-Carlo Estimation of Transient Performance Variation Due to Device Mismatch", ["Jaeha Kim", "Kevin D. Jones", "Mark A. Horowitz"], "https://doi.org/10.1145/1278480.1278593", 4, "dac", 2007]], "Gi-Joon Nam": [0.9842500239610672, ["RQL: Global Placement via Relaxed Quadratic Spreading and Linearization", ["Natarajan Viswanathan", "Gi-Joon Nam", "Charles J. Alpert", "Paul Villarrubia", "Haoxing Ren", "Chris C. N. Chu"], "https://doi.org/10.1145/1278480.1278599", 6, "dac", 2007]], "Choongyeun Cho": [0.9999718368053436, ["Statistical Framework for Technology-Model-Product Co-Design and Convergence", ["Choongyeun Cho", "Daeik D. Kim", "Jonghae Kim", "Jean-Olivier Plouchart", "Robert Trzcinski"], "https://doi.org/10.1145/1278480.1278610", 6, "dac", 2007]], "Daeik D. Kim": [0.7673282027244568, ["Statistical Framework for Technology-Model-Product Co-Design and Convergence", ["Choongyeun Cho", "Daeik D. Kim", "Jonghae Kim", "Jean-Olivier Plouchart", "Robert Trzcinski"], "https://doi.org/10.1145/1278480.1278610", 6, "dac", 2007]], "Jonghae Kim": [0.9846425652503967, ["Statistical Framework for Technology-Model-Product Co-Design and Convergence", ["Choongyeun Cho", "Daeik D. Kim", "Jonghae Kim", "Jean-Olivier Plouchart", "Robert Trzcinski"], "https://doi.org/10.1145/1278480.1278610", 6, "dac", 2007]], "HyoJung Han": [0.9925979971885681, ["Alembic: An Efficient Algorithm for CNF Preprocessing", ["HyoJung Han", "Fabio Somenzi"], "https://doi.org/10.1145/1278480.1278628", 6, "dac", 2007]], "Mingoo Seok": [0.985820859670639, ["Analysis and Optimization of Sleep Modes in Subthreshold Circuit Design", ["Mingoo Seok", "Scott Hanson", "Dennis Sylvester", "David T. Blaauw"], "https://doi.org/10.1145/1278480.1278655", 6, "dac", 2007], ["Nanometer Device Scaling in Subthreshold Circuits", ["Scott Hanson", "Mingoo Seok", "Dennis Sylvester", "David T. Blaauw"], "https://doi.org/10.1145/1278480.1278656", 6, "dac", 2007]], "Yongsoo Joo": [0.9935221970081329, ["Energy-Aware Data Compression for Multi-Level Cell (MLC) Flash Memory", ["Yongsoo Joo", "Youngjin Cho", "Donghwa Shin", "Naehyuck Chang"], "https://doi.org/10.1145/1278480.1278659", 4, "dac", 2007]], "Youngjin Cho": [0.9949708133935928, ["Energy-Aware Data Compression for Multi-Level Cell (MLC) Flash Memory", ["Yongsoo Joo", "Youngjin Cho", "Donghwa Shin", "Naehyuck Chang"], "https://doi.org/10.1145/1278480.1278659", 4, "dac", 2007]], "Donghwa Shin": [0.927527517080307, ["Energy-Aware Data Compression for Multi-Level Cell (MLC) Flash Memory", ["Yongsoo Joo", "Youngjin Cho", "Donghwa Shin", "Naehyuck Chang"], "https://doi.org/10.1145/1278480.1278659", 4, "dac", 2007]], "Naehyuck Chang": [0.999998927116394, ["Energy-Aware Data Compression for Multi-Level Cell (MLC) Flash Memory", ["Yongsoo Joo", "Youngjin Cho", "Donghwa Shin", "Naehyuck Chang"], "https://doi.org/10.1145/1278480.1278659", 4, "dac", 2007], ["Dynamic Power Management with Hybrid Power Sources", ["Jianli Zhuo", "Chaitali Chakrabarti", "Kyungsoo Lee", "Naehyuck Chang"], "https://doi.org/10.1145/1278480.1278695", 6, "dac", 2007]], "Kyoung-Hwan Lim": [0.999101459980011, ["Interconnect and Communication Synthesis for Distributed Register-File Microarchitecture", ["Kyoung-Hwan Lim", "YongHwan Kim", "Taewhan Kim"], "https://doi.org/10.1145/1278480.1278672", 6, "dac", 2007]], "YongHwan Kim": [0.9232163578271866, ["Interconnect and Communication Synthesis for Distributed Register-File Microarchitecture", ["Kyoung-Hwan Lim", "YongHwan Kim", "Taewhan Kim"], "https://doi.org/10.1145/1278480.1278672", 6, "dac", 2007]], "Taewhan Kim": [1, ["Interconnect and Communication Synthesis for Distributed Register-File Microarchitecture", ["Kyoung-Hwan Lim", "YongHwan Kim", "Taewhan Kim"], "https://doi.org/10.1145/1278480.1278672", 6, "dac", 2007]], "Kyungsoo Lee": [0.9999970495700836, ["Dynamic Power Management with Hybrid Power Sources", ["Jianli Zhuo", "Chaitali Chakrabarti", "Kyungsoo Lee", "Naehyuck Chang"], "https://doi.org/10.1145/1278480.1278695", 6, "dac", 2007]], "Da-Chung Wang": [0.7824825942516327, ["An Efficient Mechanism for Performance Optimization of Variable-Latency Designs", ["Yu-Shih Su", "Da-Chung Wang", "Shih-Chieh Chang", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1145/1278480.1278721", 6, "dac", 2007]], "Soo-Kwan Eo": [0.9888117909431458, ["IP Exchange: I'll Show You Mine if You Show Me Yours", ["Lauren Sarno", "Ron Wilson", "Soo-Kwan Eo", "Laurent Lestringand", "John Goodenough", "Guri Stark", "Serge Leef", "Dave Witt"], "", 2, "dac", 2007]]}