--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\Program Files\Xilinx ISE\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -filter
C:/Users/Naimul Hoque/Documents/Uni Work/Year 2/Digital Design/Assignment 2/UART/Digital-Design-Assignment-2/fullSystem/PARTIAL_SYSTEM_DATA_PROCESSOR_COMPLETE/iseconfig/filter.filter
-intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml PEAK_DETECTOR_preroute.twx
PEAK_DETECTOR_map.ncd -o PEAK_DETECTOR_preroute.twr PEAK_DETECTOR.pcf -ucf
C:/Users/Naimul Hoque/Documents/Uni Work/Year 2/Digital Design/Assignment 2/UART/Digital-Design-Assignment-2/uart_rx_tx_stripped/test.ucf

Design file:              PEAK_DETECTOR_map.ncd
Physical constraint file: PEAK_DETECTOR.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3284 - This timing report was generated using estimated delay 
   information.  For accurate numbers, please refer to the post Place and Route 
   timing report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 9545 paths analyzed, 1406 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.086ns.
--------------------------------------------------------------------------------

Paths for end point tx/txData_5 (SLICE_X22Y48.A3), 87 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.914ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmd/byteCount_0 (FF)
  Destination:          tx/txData_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.051ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmd/byteCount_0 to tx/txData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y51.AMUX     Tshcko                0.488   cmd/Mcount_byteCount2
                                                       cmd/byteCount_0
    SLICE_X13Y52.A1      net (fanout=18)    e  1.208   cmd/byteCount<0>
    SLICE_X13Y52.A       Tilo                  0.259   cmd/reg_dataResults_1<7>
                                                       cmd/Mmux_n036661
    SLICE_X13Y49.C2      net (fanout=2)     e  0.777   cmd/Mmux_n03666
    SLICE_X13Y49.CMUX    Tilo                  0.313   cmd/reg_dataResults_2<7>
                                                       cmd/Mmux_n036663
    SLICE_X13Y49.A3      net (fanout=3)     e  0.674   cmd/n0366<5>
    SLICE_X13Y49.A       Tilo                  0.259   cmd/reg_dataResults_2<7>
                                                       cmd/GND_8_o_PWR_8_o_LessThan_182_o1
    SLICE_X19Y48.A6      net (fanout=2)     e  0.797   cmd/GND_8_o_PWR_8_o_LessThan_182_o
    SLICE_X19Y48.A       Tilo                  0.259   cmd/Mmux_txData51
                                                       cmd/Mmux__n043771
    SLICE_X19Y48.C4      net (fanout=3)     e  0.715   cmd/_n0437<6>
    SLICE_X19Y48.C       Tilo                  0.259   cmd/Mmux_txData51
                                                       cmd/Mmux_txData52
    SLICE_X22Y48.A3      net (fanout=1)     e  0.754   cmd/Mmux_txData51
    SLICE_X22Y48.CLK     Tas                   0.289   tx/txData<4>
                                                       cmd/Mmux_txData53
                                                       tx/txData_5
    -------------------------------------------------  ---------------------------
    Total                                      7.051ns (2.126ns logic, 4.925ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.033ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmd/byteCount_2 (FF)
  Destination:          tx/txData_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.932ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmd/byteCount_2 to tx/txData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y51.AQ       Tcko                  0.391   cmd/byteCount<1>
                                                       cmd/byteCount_2
    SLICE_X16Y50.A2      net (fanout=18)    e  1.203   cmd/byteCount<2>
    SLICE_X16Y50.A       Tilo                  0.205   cmd/Mmux_n036661
                                                       cmd/Mmux_n036662
    SLICE_X13Y49.C1      net (fanout=2)     e  0.814   cmd/Mmux_n036661
    SLICE_X13Y49.CMUX    Tilo                  0.313   cmd/reg_dataResults_2<7>
                                                       cmd/Mmux_n036663
    SLICE_X13Y49.A3      net (fanout=3)     e  0.674   cmd/n0366<5>
    SLICE_X13Y49.A       Tilo                  0.259   cmd/reg_dataResults_2<7>
                                                       cmd/GND_8_o_PWR_8_o_LessThan_182_o1
    SLICE_X19Y48.A6      net (fanout=2)     e  0.797   cmd/GND_8_o_PWR_8_o_LessThan_182_o
    SLICE_X19Y48.A       Tilo                  0.259   cmd/Mmux_txData51
                                                       cmd/Mmux__n043771
    SLICE_X19Y48.C4      net (fanout=3)     e  0.715   cmd/_n0437<6>
    SLICE_X19Y48.C       Tilo                  0.259   cmd/Mmux_txData51
                                                       cmd/Mmux_txData52
    SLICE_X22Y48.A3      net (fanout=1)     e  0.754   cmd/Mmux_txData51
    SLICE_X22Y48.CLK     Tas                   0.289   tx/txData<4>
                                                       cmd/Mmux_txData53
                                                       tx/txData_5
    -------------------------------------------------  ---------------------------
    Total                                      6.932ns (1.975ns logic, 4.957ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.034ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmd/byteCount_0 (FF)
  Destination:          tx/txData_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.931ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmd/byteCount_0 to tx/txData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y51.AMUX     Tshcko                0.488   cmd/Mcount_byteCount2
                                                       cmd/byteCount_0
    SLICE_X16Y50.A3      net (fanout=18)    e  1.105   cmd/byteCount<0>
    SLICE_X16Y50.A       Tilo                  0.205   cmd/Mmux_n036661
                                                       cmd/Mmux_n036662
    SLICE_X13Y49.C1      net (fanout=2)     e  0.814   cmd/Mmux_n036661
    SLICE_X13Y49.CMUX    Tilo                  0.313   cmd/reg_dataResults_2<7>
                                                       cmd/Mmux_n036663
    SLICE_X13Y49.A3      net (fanout=3)     e  0.674   cmd/n0366<5>
    SLICE_X13Y49.A       Tilo                  0.259   cmd/reg_dataResults_2<7>
                                                       cmd/GND_8_o_PWR_8_o_LessThan_182_o1
    SLICE_X19Y48.A6      net (fanout=2)     e  0.797   cmd/GND_8_o_PWR_8_o_LessThan_182_o
    SLICE_X19Y48.A       Tilo                  0.259   cmd/Mmux_txData51
                                                       cmd/Mmux__n043771
    SLICE_X19Y48.C4      net (fanout=3)     e  0.715   cmd/_n0437<6>
    SLICE_X19Y48.C       Tilo                  0.259   cmd/Mmux_txData51
                                                       cmd/Mmux_txData52
    SLICE_X22Y48.A3      net (fanout=1)     e  0.754   cmd/Mmux_txData51
    SLICE_X22Y48.CLK     Tas                   0.289   tx/txData<4>
                                                       cmd/Mmux_txData53
                                                       tx/txData_5
    -------------------------------------------------  ---------------------------
    Total                                      6.931ns (2.072ns logic, 4.859ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------

Paths for end point tx/txData_7 (SLICE_X23Y48.C2), 88 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.432ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmd/byteCount_0 (FF)
  Destination:          tx/txData_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.533ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmd/byteCount_0 to tx/txData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y51.AMUX     Tshcko                0.488   cmd/Mcount_byteCount2
                                                       cmd/byteCount_0
    SLICE_X13Y52.A1      net (fanout=18)    e  1.208   cmd/byteCount<0>
    SLICE_X13Y52.A       Tilo                  0.259   cmd/reg_dataResults_1<7>
                                                       cmd/Mmux_n036661
    SLICE_X13Y49.C2      net (fanout=2)     e  0.777   cmd/Mmux_n03666
    SLICE_X13Y49.CMUX    Tilo                  0.313   cmd/reg_dataResults_2<7>
                                                       cmd/Mmux_n036663
    SLICE_X13Y49.A3      net (fanout=3)     e  0.674   cmd/n0366<5>
    SLICE_X13Y49.A       Tilo                  0.259   cmd/reg_dataResults_2<7>
                                                       cmd/GND_8_o_PWR_8_o_LessThan_182_o1
    SLICE_X19Y48.A6      net (fanout=2)     e  0.797   cmd/GND_8_o_PWR_8_o_LessThan_182_o
    SLICE_X19Y48.A       Tilo                  0.259   cmd/Mmux_txData51
                                                       cmd/Mmux__n043771
    SLICE_X19Y48.B6      net (fanout=3)     e  0.119   cmd/_n0437<6>
    SLICE_X19Y48.B       Tilo                  0.259   cmd/Mmux_txData51
                                                       cmd/Mmux_txData71
    SLICE_X23Y48.C2      net (fanout=1)     e  0.799   cmd/Mmux_txData7
    SLICE_X23Y48.CLK     Tas                   0.322   tx/txData<7>
                                                       cmd/Mmux_txData72
                                                       tx/txData_7
    -------------------------------------------------  ---------------------------
    Total                                      6.533ns (2.159ns logic, 4.374ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.551ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmd/byteCount_2 (FF)
  Destination:          tx/txData_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.414ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmd/byteCount_2 to tx/txData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y51.AQ       Tcko                  0.391   cmd/byteCount<1>
                                                       cmd/byteCount_2
    SLICE_X16Y50.A2      net (fanout=18)    e  1.203   cmd/byteCount<2>
    SLICE_X16Y50.A       Tilo                  0.205   cmd/Mmux_n036661
                                                       cmd/Mmux_n036662
    SLICE_X13Y49.C1      net (fanout=2)     e  0.814   cmd/Mmux_n036661
    SLICE_X13Y49.CMUX    Tilo                  0.313   cmd/reg_dataResults_2<7>
                                                       cmd/Mmux_n036663
    SLICE_X13Y49.A3      net (fanout=3)     e  0.674   cmd/n0366<5>
    SLICE_X13Y49.A       Tilo                  0.259   cmd/reg_dataResults_2<7>
                                                       cmd/GND_8_o_PWR_8_o_LessThan_182_o1
    SLICE_X19Y48.A6      net (fanout=2)     e  0.797   cmd/GND_8_o_PWR_8_o_LessThan_182_o
    SLICE_X19Y48.A       Tilo                  0.259   cmd/Mmux_txData51
                                                       cmd/Mmux__n043771
    SLICE_X19Y48.B6      net (fanout=3)     e  0.119   cmd/_n0437<6>
    SLICE_X19Y48.B       Tilo                  0.259   cmd/Mmux_txData51
                                                       cmd/Mmux_txData71
    SLICE_X23Y48.C2      net (fanout=1)     e  0.799   cmd/Mmux_txData7
    SLICE_X23Y48.CLK     Tas                   0.322   tx/txData<7>
                                                       cmd/Mmux_txData72
                                                       tx/txData_7
    -------------------------------------------------  ---------------------------
    Total                                      6.414ns (2.008ns logic, 4.406ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.552ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmd/byteCount_0 (FF)
  Destination:          tx/txData_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.413ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmd/byteCount_0 to tx/txData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y51.AMUX     Tshcko                0.488   cmd/Mcount_byteCount2
                                                       cmd/byteCount_0
    SLICE_X16Y50.A3      net (fanout=18)    e  1.105   cmd/byteCount<0>
    SLICE_X16Y50.A       Tilo                  0.205   cmd/Mmux_n036661
                                                       cmd/Mmux_n036662
    SLICE_X13Y49.C1      net (fanout=2)     e  0.814   cmd/Mmux_n036661
    SLICE_X13Y49.CMUX    Tilo                  0.313   cmd/reg_dataResults_2<7>
                                                       cmd/Mmux_n036663
    SLICE_X13Y49.A3      net (fanout=3)     e  0.674   cmd/n0366<5>
    SLICE_X13Y49.A       Tilo                  0.259   cmd/reg_dataResults_2<7>
                                                       cmd/GND_8_o_PWR_8_o_LessThan_182_o1
    SLICE_X19Y48.A6      net (fanout=2)     e  0.797   cmd/GND_8_o_PWR_8_o_LessThan_182_o
    SLICE_X19Y48.A       Tilo                  0.259   cmd/Mmux_txData51
                                                       cmd/Mmux__n043771
    SLICE_X19Y48.B6      net (fanout=3)     e  0.119   cmd/_n0437<6>
    SLICE_X19Y48.B       Tilo                  0.259   cmd/Mmux_txData51
                                                       cmd/Mmux_txData71
    SLICE_X23Y48.C2      net (fanout=1)     e  0.799   cmd/Mmux_txData7
    SLICE_X23Y48.CLK     Tas                   0.322   tx/txData<7>
                                                       cmd/Mmux_txData72
                                                       tx/txData_7
    -------------------------------------------------  ---------------------------
    Total                                      6.413ns (2.105ns logic, 4.308ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------

Paths for end point tx/txData_2 (SLICE_X22Y49.C3), 114 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.434ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmd/reg_dataResults_3_1 (FF)
  Destination:          tx/txData_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.531ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmd/reg_dataResults_3_1 to tx/txData_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y50.BQ      Tcko                  0.391   cmd/reg_dataResults_3<3>
                                                       cmd/reg_dataResults_3_1
    SLICE_X7Y51.C4       net (fanout=5)     e  0.919   cmd/reg_dataResults_3<1>
    SLICE_X7Y51.C        Tilo                  0.259   cmd/byteCount<1>
                                                       cmd/Mmux_n036622
    SLICE_X7Y51.B2       net (fanout=1)     e  0.691   cmd/Mmux_n036621
    SLICE_X7Y51.BMUX     Tilo                  0.313   cmd/byteCount<1>
                                                       cmd/Mmux_n036623
    SLICE_X7Y51.D3       net (fanout=5)     e  0.699   cmd/n0366<1>
    SLICE_X7Y51.D        Tilo                  0.259   cmd/byteCount<1>
                                                       cmd/GND_8_o_PWR_8_o_LessThan_192_o1
    SLICE_X14Y49.B4      net (fanout=2)     e  1.051   cmd/GND_8_o_PWR_8_o_LessThan_192_o
    SLICE_X14Y49.B       Tilo                  0.203   cmd/Mmux_txData29
                                                       cmd/Mmux_txData210
    SLICE_X22Y49.C3      net (fanout=1)     e  1.457   cmd/Mmux_txData29
    SLICE_X22Y49.CLK     Tas                   0.289   tx/txData<2>
                                                       cmd/Mmux_txData213
                                                       tx/txData_2
    -------------------------------------------------  ---------------------------
    Total                                      6.531ns (1.714ns logic, 4.817ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.434ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmd/reg_dataResults_2_1 (FF)
  Destination:          tx/txData_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.531ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmd/reg_dataResults_2_1 to tx/txData_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y52.BMUX    Tshcko                0.455   cmd/reg_dataResults_0<7>
                                                       cmd/reg_dataResults_2_1
    SLICE_X7Y51.C5       net (fanout=1)     e  0.855   cmd/reg_dataResults_2<1>
    SLICE_X7Y51.C        Tilo                  0.259   cmd/byteCount<1>
                                                       cmd/Mmux_n036622
    SLICE_X7Y51.B2       net (fanout=1)     e  0.691   cmd/Mmux_n036621
    SLICE_X7Y51.BMUX     Tilo                  0.313   cmd/byteCount<1>
                                                       cmd/Mmux_n036623
    SLICE_X7Y51.D3       net (fanout=5)     e  0.699   cmd/n0366<1>
    SLICE_X7Y51.D        Tilo                  0.259   cmd/byteCount<1>
                                                       cmd/GND_8_o_PWR_8_o_LessThan_192_o1
    SLICE_X14Y49.B4      net (fanout=2)     e  1.051   cmd/GND_8_o_PWR_8_o_LessThan_192_o
    SLICE_X14Y49.B       Tilo                  0.203   cmd/Mmux_txData29
                                                       cmd/Mmux_txData210
    SLICE_X22Y49.C3      net (fanout=1)     e  1.457   cmd/Mmux_txData29
    SLICE_X22Y49.CLK     Tas                   0.289   tx/txData<2>
                                                       cmd/Mmux_txData213
                                                       tx/txData_2
    -------------------------------------------------  ---------------------------
    Total                                      6.531ns (1.778ns logic, 4.753ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.509ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmd/reg_dataResults_1_1 (FF)
  Destination:          tx/txData_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.456ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmd/reg_dataResults_1_1 to tx/txData_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y51.BQ      Tcko                  0.391   cmd/reg_dataResults_1<3>
                                                       cmd/reg_dataResults_1_1
    SLICE_X7Y51.A5       net (fanout=1)     e  0.901   cmd/reg_dataResults_1<1>
    SLICE_X7Y51.A        Tilo                  0.259   cmd/byteCount<1>
                                                       cmd/Mmux_n036621
    SLICE_X7Y51.B3       net (fanout=1)     e  0.634   cmd/Mmux_n03662
    SLICE_X7Y51.BMUX     Tilo                  0.313   cmd/byteCount<1>
                                                       cmd/Mmux_n036623
    SLICE_X7Y51.D3       net (fanout=5)     e  0.699   cmd/n0366<1>
    SLICE_X7Y51.D        Tilo                  0.259   cmd/byteCount<1>
                                                       cmd/GND_8_o_PWR_8_o_LessThan_192_o1
    SLICE_X14Y49.B4      net (fanout=2)     e  1.051   cmd/GND_8_o_PWR_8_o_LessThan_192_o
    SLICE_X14Y49.B       Tilo                  0.203   cmd/Mmux_txData29
                                                       cmd/Mmux_txData210
    SLICE_X22Y49.C3      net (fanout=1)     e  1.457   cmd/Mmux_txData29
    SLICE_X22Y49.CLK     Tas                   0.289   tx/txData<2>
                                                       cmd/Mmux_txData213
                                                       tx/txData_2
    -------------------------------------------------  ---------------------------
    Total                                      6.456ns (1.714ns logic, 4.742ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cmd/reg_maxIndex_0_1 (SLICE_X22Y50.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.408ns (requirement - (clock path skew + uncertainty - data path))
  Source:               data/seqDone_reg (FF)
  Destination:          cmd/reg_maxIndex_0_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.408ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: data/seqDone_reg to cmd/reg_maxIndex_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y51.CQ      Tcko                  0.384   data/seqDone_reg
                                                       data/seqDone_reg
    SLICE_X22Y50.CE      net (fanout=22)    e  0.329   data/seqDone_reg
    SLICE_X22Y50.CLK     Tckce       (-Th)     0.305   cmd/reg_maxIndex_0<3>
                                                       cmd/reg_maxIndex_0_1
    -------------------------------------------------  ---------------------------
    Total                                      0.408ns (0.079ns logic, 0.329ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------

Paths for end point cmd/reg_maxIndex_0_3 (SLICE_X22Y50.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.421ns (requirement - (clock path skew + uncertainty - data path))
  Source:               data/seqDone_reg (FF)
  Destination:          cmd/reg_maxIndex_0_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.421ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: data/seqDone_reg to cmd/reg_maxIndex_0_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y51.CQ      Tcko                  0.200   data/seqDone_reg
                                                       data/seqDone_reg
    SLICE_X22Y50.CE      net (fanout=22)    e  0.329   data/seqDone_reg
    SLICE_X22Y50.CLK     Tckce       (-Th)     0.108   cmd/reg_maxIndex_0<3>
                                                       cmd/reg_maxIndex_0_3
    -------------------------------------------------  ---------------------------
    Total                                      0.421ns (0.092ns logic, 0.329ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------

Paths for end point cmd/reg_maxIndex_0_2 (SLICE_X22Y50.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.425ns (requirement - (clock path skew + uncertainty - data path))
  Source:               data/seqDone_reg (FF)
  Destination:          cmd/reg_maxIndex_0_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.425ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: data/seqDone_reg to cmd/reg_maxIndex_0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y51.CQ      Tcko                  0.200   data/seqDone_reg
                                                       data/seqDone_reg
    SLICE_X22Y50.CE      net (fanout=22)    e  0.329   data/seqDone_reg
    SLICE_X22Y50.CLK     Tckce       (-Th)     0.104   cmd/reg_maxIndex_0<3>
                                                       cmd/reg_maxIndex_0_2
    -------------------------------------------------  ---------------------------
    Total                                      0.425ns (0.096ns logic, 0.329ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: tx/bitIndex<3>/CLK
  Logical resource: tx/bitIndex_0/CK
  Location pin: SLICE_X24Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: tx/bitIndex<3>/CLK
  Logical resource: tx/bitIndex_1/CK
  Location pin: SLICE_X24Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.086|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 9545 paths, 0 nets, and 2293 connections

Design statistics:
   Minimum period:   7.086ns{1}   (Maximum frequency: 141.123MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Mar 29 13:25:34 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 176 MB



