// Seed: 1696985627
module module_0 (
    output wire id_0,
    input tri1 id_1,
    input supply1 id_2
    , id_6,
    output wire id_3,
    input tri id_4
);
endmodule
module module_1 (
    input uwire id_0,
    input supply0 id_1,
    output tri0 id_2
);
  localparam id_4 = 1'b0;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_0,
      id_2,
      id_1
  );
  assign modCall_1.id_0 = 0;
endmodule
module module_2 #(
    parameter id_1 = 32'd44,
    parameter id_2 = 32'd96
) (
    _id_1
);
  inout wire _id_1;
  wire [-1 : 1] _id_2;
  assign id_2 = id_2;
  localparam id_3 = -1;
  parameter id_4 = 1;
  logic [1 : 1][id_1 : +  1  ^  id_2] id_5;
endmodule
module module_3 #(
    parameter id_1 = 32'd14,
    parameter id_2 = 32'd67
) (
    _id_1,
    _id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output reg id_4;
  output reg id_3;
  inout wire _id_2;
  output wire _id_1;
  logic [id_2  ^  id_1  ^  1 'b0 : id_2] id_6;
  always_ff begin : LABEL_0
    id_4 = -1;
    id_3 <= 1;
  end
  assign id_2 = id_6;
  initial id_6 = id_6;
  module_2 modCall_1 (id_2);
  initial id_6 <= 1;
endmodule
