

Microchip MPLAB XC8 Assembler V2.31 build 20201012212115 
                                                                                               Tue Nov 17 21:15:18 2020

Microchip MPLAB XC8 C Compiler v2.31 (Free license) build 20201012212115 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
     9                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    10                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12  0000                     
    13                           ; Version 2.20
    14                           ; Generated 12/02/2020 GMT
    15                           ; 
    16                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    17                           ; All rights reserved.
    18                           ; 
    19                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    20                           ; 
    21                           ; Redistribution and use in source and binary forms, with or without modification, are
    22                           ; permitted provided that the following conditions are met:
    23                           ; 
    24                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    25                           ;        conditions and the following disclaimer.
    26                           ; 
    27                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    28                           ;        of conditions and the following disclaimer in the documentation and/or other
    29                           ;        materials provided with the distribution.
    30                           ; 
    31                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    32                           ;        software without specific prior written permission.
    33                           ; 
    34                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    35                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    36                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    37                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    38                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    39                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    40                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    41                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    42                           ; 
    43                           ; 
    44                           ; Code-generator required, PIC18F4550 Definitions
    45                           ; 
    46                           ; SFR Addresses
    47  0000                     _LATB	set	3978
    48  0000                     _TRISB	set	3987
    49  0000                     _OSCCON	set	4051
    50                           
    51                           ; #config settings
    52                           
    53                           	psect	cinit
    54  007FB6                     __pcinit:
    55                           	callstack 0
    56  007FB6                     start_initialization:
    57                           	callstack 0
    58  007FB6                     __initialization:
    59                           	callstack 0
    60  007FB6                     end_of_initialization:
    61                           	callstack 0
    62  007FB6                     __end_of__initialization:
    63                           	callstack 0
    64  007FB6  0100               	movlb	0
    65  007FB8  EFDE  F03F         	goto	_main	;jump to C main() function
    66                           
    67                           	psect	cstackCOMRAM
    68  000001                     __pcstackCOMRAM:
    69                           	callstack 0
    70  000001                     ??_main:
    71                           
    72                           ; 1 bytes @ 0x0
    73  000001                     	ds	2
    74                           
    75 ;;
    76 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
    77 ;;
    78 ;; *************** function _main *****************
    79 ;; Defined at:
    80 ;;		line 37 in file "test_main.c"
    81 ;; Parameters:    Size  Location     Type
    82 ;;		None
    83 ;; Auto vars:     Size  Location     Type
    84 ;;		None
    85 ;; Return value:  Size  Location     Type
    86 ;;                  1    wreg      void 
    87 ;; Registers used:
    88 ;;		wreg, status,2
    89 ;; Tracked objects:
    90 ;;		On entry : 0/0
    91 ;;		On exit  : 0/0
    92 ;;		Unchanged: 0/0
    93 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
    94 ;;      Params:         0       0       0       0       0       0       0       0       0
    95 ;;      Locals:         0       0       0       0       0       0       0       0       0
    96 ;;      Temps:          2       0       0       0       0       0       0       0       0
    97 ;;      Totals:         2       0       0       0       0       0       0       0       0
    98 ;;Total ram usage:        2 bytes
    99 ;; This function calls:
   100 ;;		Nothing
   101 ;; This function is called by:
   102 ;;		Startup code after reset
   103 ;; This function uses a non-reentrant model
   104 ;;
   105                           
   106                           	psect	text0
   107  007FBC                     __ptext0:
   108                           	callstack 0
   109  007FBC                     _main:
   110                           	callstack 31
   111  007FBC                     
   112                           ;test_main.c: 39:     OSCCON=0x72;
   113  007FBC  0E72               	movlw	114
   114  007FBE  6ED3               	movwf	211,c	;volatile
   115                           
   116                           ;test_main.c: 40:     TRISB=0x00;
   117  007FC0  0E00               	movlw	0
   118  007FC2  6E93               	movwf	147,c	;volatile
   119  007FC4                     l702:
   120                           
   121                           ;test_main.c: 42:     {;test_main.c: 43:         LATB = 0xFF;
   122  007FC4  688A               	setf	138,c	;volatile
   123  007FC6                     
   124                           ;test_main.c: 45:         _delay((unsigned long)((1000)*(8000000/4000.0)));
   125  007FC6  0E0B               	movlw	11
   126  007FC8  6E02               	movwf	(??_main+1)^0,c
   127  007FCA  0E26               	movlw	38
   128  007FCC  6E01               	movwf	??_main^0,c
   129  007FCE  0E5E               	movlw	94
   130  007FD0                     u37:
   131  007FD0  2EE8               	decfsz	wreg,f,c
   132  007FD2  D7FE               	bra	u37
   133  007FD4  2E01               	decfsz	??_main^0,f,c
   134  007FD6  D7FC               	bra	u37
   135  007FD8  2E02               	decfsz	(??_main+1)^0,f,c
   136  007FDA  D7FA               	bra	u37
   137  007FDC                     
   138                           ;test_main.c: 46:         LATB = 0x00;
   139  007FDC  0E00               	movlw	0
   140  007FDE  6E8A               	movwf	138,c	;volatile
   141                           
   142                           ;test_main.c: 48:         _delay((unsigned long)((2000)*(8000000/4000.0)));
   143  007FE0  0E15               	movlw	21
   144  007FE2  6E02               	movwf	(??_main+1)^0,c
   145  007FE4  0E4B               	movlw	75
   146  007FE6  6E01               	movwf	??_main^0,c
   147  007FE8  0EBE               	movlw	190
   148  007FEA                     u47:
   149  007FEA  2EE8               	decfsz	wreg,f,c
   150  007FEC  D7FE               	bra	u47
   151  007FEE  2E01               	decfsz	??_main^0,f,c
   152  007FF0  D7FC               	bra	u47
   153  007FF2  2E02               	decfsz	(??_main+1)^0,f,c
   154  007FF4  D7FA               	bra	u47
   155  007FF6  D000               	nop2	
   156  007FF8  EFE2  F03F         	goto	l702
   157  007FFC  EF00  F000         	goto	start
   158  008000                     __end_of_main:
   159                           	callstack 0
   160  0000                     
   161                           	psect	rparam
   162  0000                     
   163                           	psect	idloc
   164                           
   165                           ;Config register IDLOC0 @ 0x200000
   166                           ;	unspecified, using default values
   167  200000                     	org	2097152
   168  200000  FF                 	db	255
   169                           
   170                           ;Config register IDLOC1 @ 0x200001
   171                           ;	unspecified, using default values
   172  200001                     	org	2097153
   173  200001  FF                 	db	255
   174                           
   175                           ;Config register IDLOC2 @ 0x200002
   176                           ;	unspecified, using default values
   177  200002                     	org	2097154
   178  200002  FF                 	db	255
   179                           
   180                           ;Config register IDLOC3 @ 0x200003
   181                           ;	unspecified, using default values
   182  200003                     	org	2097155
   183  200003  FF                 	db	255
   184                           
   185                           ;Config register IDLOC4 @ 0x200004
   186                           ;	unspecified, using default values
   187  200004                     	org	2097156
   188  200004  FF                 	db	255
   189                           
   190                           ;Config register IDLOC5 @ 0x200005
   191                           ;	unspecified, using default values
   192  200005                     	org	2097157
   193  200005  FF                 	db	255
   194                           
   195                           ;Config register IDLOC6 @ 0x200006
   196                           ;	unspecified, using default values
   197  200006                     	org	2097158
   198  200006  FF                 	db	255
   199                           
   200                           ;Config register IDLOC7 @ 0x200007
   201                           ;	unspecified, using default values
   202  200007                     	org	2097159
   203  200007  FF                 	db	255
   204                           
   205                           	psect	config
   206                           
   207                           ;Config register CONFIG1L @ 0x300000
   208                           ;	PLL Prescaler Selection bits
   209                           ;	PLLDIV = 1, No prescale (4 MHz oscillator input drives PLL directly)
   210                           ;	System Clock Postscaler Selection bits
   211                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   212                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   213                           ;	USBDIV = 1, USB clock source comes directly from the primary oscillator block with no 
      +                          postscale
   214  300000                     	org	3145728
   215  300000  00                 	db	0
   216                           
   217                           ;Config register CONFIG1H @ 0x300001
   218                           ;	Oscillator Selection bits
   219                           ;	FOSC = INTOSCIO_EC, Internal oscillator, port function on RA6, EC used by USB (INTIO)
   220                           ;	Fail-Safe Clock Monitor Enable bit
   221                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   222                           ;	Internal/External Oscillator Switchover bit
   223                           ;	IESO = OFF, Oscillator Switchover mode disabled
   224  300001                     	org	3145729
   225  300001  08                 	db	8
   226                           
   227                           ;Config register CONFIG2L @ 0x300002
   228                           ;	Power-up Timer Enable bit
   229                           ;	PWRT = OFF, PWRT disabled
   230                           ;	Brown-out Reset Enable bits
   231                           ;	BOR = OFF, Brown-out Reset disabled in hardware and software
   232                           ;	Brown-out Reset Voltage bits
   233                           ;	BORV = 3, Minimum setting 2.05V
   234                           ;	USB Voltage Regulator Enable bit
   235                           ;	VREGEN = OFF, USB voltage regulator disabled
   236  300002                     	org	3145730
   237  300002  19                 	db	25
   238                           
   239                           ;Config register CONFIG2H @ 0x300003
   240                           ;	Watchdog Timer Enable bit
   241                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   242                           ;	Watchdog Timer Postscale Select bits
   243                           ;	WDTPS = 32768, 1:32768
   244  300003                     	org	3145731
   245  300003  1E                 	db	30
   246                           
   247                           ; Padding undefined space
   248  300004                     	org	3145732
   249  300004  FF                 	db	255
   250                           
   251                           ;Config register CONFIG3H @ 0x300005
   252                           ;	CCP2 MUX bit
   253                           ;	CCP2MX = OFF, CCP2 input/output is multiplexed with RB3
   254                           ;	PORTB A/D Enable bit
   255                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   256                           ;	Low-Power Timer 1 Oscillator Enable bit
   257                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   258                           ;	MCLR Pin Enable bit
   259                           ;	MCLRE = OFF, RE3 input pin enabled; MCLR pin disabled
   260  300005                     	org	3145733
   261  300005  00                 	db	0
   262                           
   263                           ;Config register CONFIG4L @ 0x300006
   264                           ;	Stack Full/Underflow Reset Enable bit
   265                           ;	STVREN = ON, Stack full/underflow will cause Reset
   266                           ;	Single-Supply ICSP Enable bit
   267                           ;	LVP = ON, Single-Supply ICSP enabled
   268                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   269                           ;	ICPRT = OFF, ICPORT disabled
   270                           ;	Extended Instruction Set Enable bit
   271                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   272                           ;	Background Debugger Enable bit
   273                           ;	DEBUG = 0x1, unprogrammed default
   274  300006                     	org	3145734
   275  300006  85                 	db	133
   276                           
   277                           ; Padding undefined space
   278  300007                     	org	3145735
   279  300007  FF                 	db	255
   280                           
   281                           ;Config register CONFIG5L @ 0x300008
   282                           ;	Code Protection bit
   283                           ;	CP0 = OFF, Block 0 (000800-001FFFh) is not code-protected
   284                           ;	Code Protection bit
   285                           ;	CP1 = OFF, Block 1 (002000-003FFFh) is not code-protected
   286                           ;	Code Protection bit
   287                           ;	CP2 = OFF, Block 2 (004000-005FFFh) is not code-protected
   288                           ;	Code Protection bit
   289                           ;	CP3 = OFF, Block 3 (006000-007FFFh) is not code-protected
   290  300008                     	org	3145736
   291  300008  0F                 	db	15
   292                           
   293                           ;Config register CONFIG5H @ 0x300009
   294                           ;	Boot Block Code Protection bit
   295                           ;	CPB = OFF, Boot block (000000-0007FFh) is not code-protected
   296                           ;	Data EEPROM Code Protection bit
   297                           ;	CPD = OFF, Data EEPROM is not code-protected
   298  300009                     	org	3145737
   299  300009  C0                 	db	192
   300                           
   301                           ;Config register CONFIG6L @ 0x30000A
   302                           ;	Write Protection bit
   303                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) is not write-protected
   304                           ;	Write Protection bit
   305                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) is not write-protected
   306                           ;	Write Protection bit
   307                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) is not write-protected
   308                           ;	Write Protection bit
   309                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) is not write-protected
   310  30000A                     	org	3145738
   311  30000A  0F                 	db	15
   312                           
   313                           ;Config register CONFIG6H @ 0x30000B
   314                           ;	Configuration Register Write Protection bit
   315                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   316                           ;	Boot Block Write Protection bit
   317                           ;	WRTB = OFF, Boot block (000000-0007FFh) is not write-protected
   318                           ;	Data EEPROM Write Protection bit
   319                           ;	WRTD = OFF, Data EEPROM is not write-protected
   320  30000B                     	org	3145739
   321  30000B  E0                 	db	224
   322                           
   323                           ;Config register CONFIG7L @ 0x30000C
   324                           ;	Table Read Protection bit
   325                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) is not protected from table reads executed in ot
      +                          her blocks
   326                           ;	Table Read Protection bit
   327                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) is not protected from table reads executed in ot
      +                          her blocks
   328                           ;	Table Read Protection bit
   329                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) is not protected from table reads executed in ot
      +                          her blocks
   330                           ;	Table Read Protection bit
   331                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) is not protected from table reads executed in ot
      +                          her blocks
   332  30000C                     	org	3145740
   333  30000C  0F                 	db	15
   334                           
   335                           ;Config register CONFIG7H @ 0x30000D
   336                           ;	Boot Block Table Read Protection bit
   337                           ;	EBTRB = OFF, Boot block (000000-0007FFh) is not protected from table reads executed in
      +                           other blocks
   338  30000D                     	org	3145741
   339  30000D  40                 	db	64
   340                           tosu	equ	0xFFF
   341                           tosh	equ	0xFFE
   342                           tosl	equ	0xFFD
   343                           stkptr	equ	0xFFC
   344                           pclatu	equ	0xFFB
   345                           pclath	equ	0xFFA
   346                           pcl	equ	0xFF9
   347                           tblptru	equ	0xFF8
   348                           tblptrh	equ	0xFF7
   349                           tblptrl	equ	0xFF6
   350                           tablat	equ	0xFF5
   351                           prodh	equ	0xFF4
   352                           prodl	equ	0xFF3
   353                           indf0	equ	0xFEF
   354                           postinc0	equ	0xFEE
   355                           postdec0	equ	0xFED
   356                           preinc0	equ	0xFEC
   357                           plusw0	equ	0xFEB
   358                           fsr0h	equ	0xFEA
   359                           fsr0l	equ	0xFE9
   360                           wreg	equ	0xFE8
   361                           indf1	equ	0xFE7
   362                           postinc1	equ	0xFE6
   363                           postdec1	equ	0xFE5
   364                           preinc1	equ	0xFE4
   365                           plusw1	equ	0xFE3
   366                           fsr1h	equ	0xFE2
   367                           fsr1l	equ	0xFE1
   368                           bsr	equ	0xFE0
   369                           indf2	equ	0xFDF
   370                           postinc2	equ	0xFDE
   371                           postdec2	equ	0xFDD
   372                           preinc2	equ	0xFDC
   373                           plusw2	equ	0xFDB
   374                           fsr2h	equ	0xFDA
   375                           fsr2l	equ	0xFD9
   376                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      2       2
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0       0
                                              0 COMRAM     2     2      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      2       2       1        2.1%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
ABS                  0      0       0      20        0.0%
BIGRAM             7FF      0       0      21        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.31 build 20201012212115 
Symbol Table                                                                                   Tue Nov 17 21:15:18 2020

                     u37 7FD0                       u47 7FEA                      l700 7FBC  
                    l702 7FC4                      l704 7FC6                      l706 7FDC  
                    wreg 000FE8                     _LATB 000F8A                     _main 7FBC  
                   start 0000             ___param_bank 000000                    ?_main 0001  
                  _TRISB 000F93          __initialization 7FB6             __end_of_main 8000  
                 ??_main 0001            __activetblptr 000000                   _OSCCON 000FD3  
             __accesstop 0060  __end_of__initialization 7FB6            ___rparam_used 000001  
         __pcstackCOMRAM 0001                  __Hparam 0000                  __Lparam 0000  
                __pcinit 7FB6                  __ramtop 0800                  __ptext0 7FBC  
   end_of_initialization 7FB6      start_initialization 7FB6                 __Hrparam 0000  
               __Lrparam 0000            __size_of_main 0044  
