hdl_lib_name = tech_ddr4
hdl_library_clause_name = tech_ddr4_lib
hdl_lib_uses_synth = technology common axi4
hdl_lib_uses_ip =
hdl_lib_uses_sim =
hdl_lib_technology =
hdl_lib_disclose_library_clause_names =

synth_files =
    tech_ddr4_component_pkg.vhd
    tech_ddr4.vhd

[modelsim_project_file]

[vivado_project_file]
vivado_tcl_files =
   gemini_ddr4.tcl

