# Compile of RAM.vhd was successful.
# Compile of reg.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of ALU_Main.vhd was successful.
# Compile of ALU_Control.vhd was successful.
# Compile of concat.vhd was successful.
# Compile of mux2to1.vhd was successful.
# Compile of mux3to1.vhd was successful.
# Compile of mux4to1.vhd was successful.
# Compile of shift_left_2.vhd was successful.
# Compile of sign_extend.vhd was successful.
# Compile of zero_extend.vhd was successful.
# Compile of instruction_register.vhd was successful.
# Compile of register_file.vhd was successful.
# Compile of controller.vhd was successful.
# Compile of Datapath.vhd was successful.
# Compile of topLevel.vhd was successful.
# Compile of topLevel_tb.vhd was successful.
# 18 compiles, 0 failed with no errors.
vsim -gui work.toplevel_tb
# vsim -gui work.toplevel_tb 
# Start time: 20:06:54 on Nov 29,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.toplevel_tb(logic)
# Loading work.toplevel(logic)
# Loading work.controller(logic)
# Loading work.datapath(logic)
# Loading work.reg(logic)
# Loading work.mux2to1(logic)
# Loading work.mux3to1(logic)
# Loading work.mux4to1(logic)
# Loading work.zero_extend(logic)
# Loading work.sign_extend(logic)
# Loading work.shift_left_2(logic)
# Loading work.concat(logic)
# Loading altera_mf.altera_mf_components
# Loading work.memory(logic)
# Loading work.ram(syn)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.instruction_register(logic)
# Loading work.register_file(logic)
# Loading work.alu_control(logic)
# Loading work.alu_main(logic)
add wave -position end  sim:/toplevel_tb/TL/Data/ALU_Low_High
add wave -position end  sim:/toplevel_tb/TL/Data/ALUCtrl_to_ALUMain
add wave -position end  sim:/toplevel_tb/TL/Data/ALUMux_to_DataMux
add wave -position end  sim:/toplevel_tb/TL/Data/ALUOp
add wave -position end  sim:/toplevel_tb/TL/Data/ALUOut_to_CodeMux
add wave -position end  sim:/toplevel_tb/TL/Data/ALUSrcA
add wave -position end  sim:/toplevel_tb/TL/Data/ALUSrcB
add wave -position end  sim:/toplevel_tb/TL/Data/AMux_to_ALUMain
add wave -position end  sim:/toplevel_tb/TL/Data/BMux_to_ALUMain
add wave -position end  sim:/toplevel_tb/TL/Data/BranchTaken
add wave -position end  sim:/toplevel_tb/TL/Data/button0
add wave -position end  sim:/toplevel_tb/TL/Data/button1
add wave -position end  sim:/toplevel_tb/TL/Data/clk
add wave -position end  sim:/toplevel_tb/TL/Data/CodeMux_to_Memory
add wave -position end  sim:/toplevel_tb/TL/Data/Concat_to_PCMux
add wave -position end  sim:/toplevel_tb/TL/Data/ControllerOpCode
add wave -position end  sim:/toplevel_tb/TL/Data/Data1_to_RegA
add wave -position end  sim:/toplevel_tb/TL/Data/Data2_to_RegB
add wave -position end  sim:/toplevel_tb/TL/Data/DataMux_to_RegFile
add wave -position end  sim:/toplevel_tb/TL/Data/IorD
add wave -position end  sim:/toplevel_tb/TL/Data/IR_15_to_0
add wave -position end  sim:/toplevel_tb/TL/Data/IR_15_to_11
add wave -position end  sim:/toplevel_tb/TL/Data/IR_20_to_16
add wave -position end  sim:/toplevel_tb/TL/Data/IR_25_to_0
add wave -position end  sim:/toplevel_tb/TL/Data/IR_25_to_21
add wave -position end  sim:/toplevel_tb/TL/Data/IR_31_to_26
add wave -position end  sim:/toplevel_tb/TL/Data/IRMux1_to_RFReg
add wave -position end  sim:/toplevel_tb/TL/Data/IRMux2_to_RFData
add wave -position end  sim:/toplevel_tb/TL/Data/IRWrite
add wave -position end  sim:/toplevel_tb/TL/Data/IsSigned
add wave -position end  sim:/toplevel_tb/TL/Data/JumpAndLink
add wave -position end  sim:/toplevel_tb/TL/Data/LEDs
add wave -position end  sim:/toplevel_tb/TL/Data/Memory_to_Reg
add wave -position end  sim:/toplevel_tb/TL/Data/MemRead
add wave -position end  sim:/toplevel_tb/TL/Data/MemReg_to_DataMux
add wave -position end  sim:/toplevel_tb/TL/Data/MemToReg
add wave -position end  sim:/toplevel_tb/TL/Data/MemWrite
add wave -position end  sim:/toplevel_tb/TL/Data/PCEnable
add wave -position end  sim:/toplevel_tb/TL/Data/PCMux_to_PCReg
add wave -position end  sim:/toplevel_tb/TL/Data/PCReg_to_CodeMux
add wave -position end  sim:/toplevel_tb/TL/Data/PCSource
add wave -position end  sim:/toplevel_tb/TL/Data/PCWrite
add wave -position end  sim:/toplevel_tb/TL/Data/PCWriteCond
add wave -position end  sim:/toplevel_tb/TL/Data/RegA_to_AMux
add wave -position end  sim:/toplevel_tb/TL/Data/RegB_to_BMux
add wave -position end  sim:/toplevel_tb/TL/Data/RegDst
add wave -position end  sim:/toplevel_tb/TL/Data/RegHigh_en
add wave -position end  sim:/toplevel_tb/TL/Data/RegHigh_to_ALUMux
add wave -position end  sim:/toplevel_tb/TL/Data/RegLow_en
add wave -position end  sim:/toplevel_tb/TL/Data/RegLow_to_ALUMux
add wave -position end  sim:/toplevel_tb/TL/Data/RegOut_to_ALUMux
add wave -position end  sim:/toplevel_tb/TL/Data/RegWrite
add wave -position end  sim:/toplevel_tb/TL/Data/ResultHigh_to_RegHigh
add wave -position end  sim:/toplevel_tb/TL/Data/ResultLow_to_RegLow
add wave -position end  sim:/toplevel_tb/TL/Data/rst
add wave -position end  sim:/toplevel_tb/TL/Data/ShiftLeft2_to_Concat
add wave -position end  sim:/toplevel_tb/TL/Data/ShiftLeft_to_BMux
add wave -position end  sim:/toplevel_tb/TL/Data/SIG_button0
add wave -position end  sim:/toplevel_tb/TL/Data/SIG_button1
add wave -position end  sim:/toplevel_tb/TL/Data/SIG_IRShift
add wave -position end  sim:/toplevel_tb/TL/Data/SignEx_to_ShiftLeft
add wave -position end  sim:/toplevel_tb/TL/Data/switches
add wave -position end  sim:/toplevel_tb/TL/Data/ZeroEx_to_Memory
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: karoawr  Hostname: U_LOST_THE_GAME  ProcessID: 14164
#           Attempting to use alternate WLF file "./wlfttfcr2x".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfttfcr2x
add wave -position 14  sim:/toplevel_tb/TL/Control/curr_state
run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /toplevel_tb/TL/Data/Mem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /toplevel_tb/TL/Data/Mem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /toplevel_tb/TL/Data/Mem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /toplevel_tb/TL/Data/Mem
# Break key hit
# Simulation stop requested.
add wave -position end  sim:/toplevel_tb/TL/Control/curr_state
add wave -position end  sim:/toplevel_tb/TL/Data/ALU_Low_High
add wave -position end  sim:/toplevel_tb/TL/Data/ALUCtrl_to_ALUMain
add wave -position end  sim:/toplevel_tb/TL/Data/ALUMux_to_DataMux
add wave -position end  sim:/toplevel_tb/TL/Data/ALUOp
add wave -position end  sim:/toplevel_tb/TL/Data/ALUOut_to_CodeMux
add wave -position end  sim:/toplevel_tb/TL/Data/ALUSrcA
add wave -position end  sim:/toplevel_tb/TL/Data/ALUSrcB
add wave -position end  sim:/toplevel_tb/TL/Data/AMux_to_ALUMain
add wave -position end  sim:/toplevel_tb/TL/Data/BMux_to_ALUMain
add wave -position end  sim:/toplevel_tb/TL/Data/BranchTaken
add wave -position end  sim:/toplevel_tb/TL/Data/button0
add wave -position end  sim:/toplevel_tb/TL/Data/button1
add wave -position end  sim:/toplevel_tb/TL/Data/clk
add wave -position end  sim:/toplevel_tb/TL/Data/CodeMux_to_Memory
add wave -position end  sim:/toplevel_tb/TL/Data/Concat_to_PCMux
add wave -position end  sim:/toplevel_tb/TL/Data/ControllerOpCode
add wave -position end  sim:/toplevel_tb/TL/Data/Data1_to_RegA
add wave -position end  sim:/toplevel_tb/TL/Data/Data2_to_RegB
add wave -position end  sim:/toplevel_tb/TL/Data/DataMux_to_RegFile
add wave -position end  sim:/toplevel_tb/TL/Data/IorD
add wave -position end  sim:/toplevel_tb/TL/Data/IR_15_to_0
add wave -position end  sim:/toplevel_tb/TL/Data/IR_15_to_11
add wave -position end  sim:/toplevel_tb/TL/Data/IR_20_to_16
add wave -position end  sim:/toplevel_tb/TL/Data/IR_25_to_0
add wave -position end  sim:/toplevel_tb/TL/Data/IR_25_to_21
add wave -position end  sim:/toplevel_tb/TL/Data/IR_31_to_26
add wave -position end  sim:/toplevel_tb/TL/Data/IRMux1_to_RFReg
add wave -position end  sim:/toplevel_tb/TL/Data/IRMux2_to_RFData
add wave -position end  sim:/toplevel_tb/TL/Data/IRWrite
add wave -position end  sim:/toplevel_tb/TL/Data/IsSigned
add wave -position end  sim:/toplevel_tb/TL/Data/JumpAndLink
add wave -position end  sim:/toplevel_tb/TL/Data/LEDs
add wave -position end  sim:/toplevel_tb/TL/Data/Memory_to_Reg
add wave -position end  sim:/toplevel_tb/TL/Data/MemRead
add wave -position end  sim:/toplevel_tb/TL/Data/MemReg_to_DataMux
add wave -position end  sim:/toplevel_tb/TL/Data/MemToReg
add wave -position end  sim:/toplevel_tb/TL/Data/MemWrite
add wave -position end  sim:/toplevel_tb/TL/Data/PCEnable
add wave -position end  sim:/toplevel_tb/TL/Data/PCMux_to_PCReg
add wave -position end  sim:/toplevel_tb/TL/Data/PCReg_to_CodeMux
add wave -position end  sim:/toplevel_tb/TL/Data/PCSource
add wave -position end  sim:/toplevel_tb/TL/Data/PCWrite
add wave -position end  sim:/toplevel_tb/TL/Data/PCWriteCond
add wave -position end  sim:/toplevel_tb/TL/Data/RegA_to_AMux
add wave -position end  sim:/toplevel_tb/TL/Data/RegB_to_BMux
add wave -position end  sim:/toplevel_tb/TL/Data/RegDst
add wave -position end  sim:/toplevel_tb/TL/Data/RegHigh_en
add wave -position end  sim:/toplevel_tb/TL/Data/RegHigh_to_ALUMux
add wave -position end  sim:/toplevel_tb/TL/Data/RegLow_en
add wave -position end  sim:/toplevel_tb/TL/Data/RegLow_to_ALUMux
add wave -position end  sim:/toplevel_tb/TL/Data/RegOut_to_ALUMux
add wave -position end  sim:/toplevel_tb/TL/Data/RegWrite
add wave -position end  sim:/toplevel_tb/TL/Data/ResultHigh_to_RegHigh
add wave -position end  sim:/toplevel_tb/TL/Data/ResultLow_to_RegLow
add wave -position end  sim:/toplevel_tb/TL/Data/rst
add wave -position end  sim:/toplevel_tb/TL/Data/ShiftLeft2_to_Concat
add wave -position end  sim:/toplevel_tb/TL/Data/ShiftLeft_to_BMux
add wave -position end  sim:/toplevel_tb/TL/Data/SIG_button0
add wave -position end  sim:/toplevel_tb/TL/Data/SIG_button1
add wave -position end  sim:/toplevel_tb/TL/Data/SIG_IRShift
add wave -position end  sim:/toplevel_tb/TL/Data/SignEx_to_ShiftLeft
add wave -position end  sim:/toplevel_tb/TL/Data/switches
add wave -position end  sim:/toplevel_tb/TL/Data/ZeroEx_to_Memory
onerror {resume}
#  Warning: onerror command for use within macro
project compileall
# Compile of RAM.vhd was successful.
# Compile of reg.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of ALU_Main.vhd failed with 2 errors.
# Compile of ALU_Control.vhd was successful.
# Compile of concat.vhd was successful.
# Compile of mux2to1.vhd was successful.
# Compile of mux3to1.vhd was successful.
# Compile of mux4to1.vhd was successful.
# Compile of shift_left_2.vhd was successful.
# Compile of sign_extend.vhd was successful.
# Compile of zero_extend.vhd was successful.
# Compile of instruction_register.vhd was successful.
# Compile of register_file.vhd was successful.
# Compile of controller.vhd was successful.
# Compile of Datapath.vhd was successful.
# Compile of topLevel.vhd was successful.
# Compile of topLevel_tb.vhd was successful.
# 18 compiles, 1 failed with 2 errors.
restart -force
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.toplevel_tb(logic)
# Loading work.toplevel(logic)
# Loading work.controller(logic)
# Loading work.datapath(logic)
# Loading work.reg(logic)
# Loading work.mux2to1(logic)
# Loading work.mux3to1(logic)
# Loading work.mux4to1(logic)
# Loading work.zero_extend(logic)
# Loading work.sign_extend(logic)
# Loading work.shift_left_2(logic)
# Loading work.concat(logic)
# Loading work.memory(logic)
# Loading work.ram(syn)
# Loading work.instruction_register(logic)
# Loading work.register_file(logic)
# Loading work.alu_control(logic)
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /toplevel_tb/TL/Data/Mem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /toplevel_tb/TL/Data/Mem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /toplevel_tb/TL/Data/Mem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /toplevel_tb/TL/Data/Mem
# Break key hit
# Break in Process line__18 at C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Generic Components/reg.vhd line 18
onerror {resume}
#  Warning: onerror command for use within macro
project compileall
# Compile of RAM.vhd was successful.
# Compile of reg.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of ALU_Main.vhd was successful.
# Compile of ALU_Control.vhd was successful.
# Compile of concat.vhd was successful.
# Compile of mux2to1.vhd was successful.
# Compile of mux3to1.vhd was successful.
# Compile of mux4to1.vhd was successful.
# Compile of shift_left_2.vhd was successful.
# Compile of sign_extend.vhd was successful.
# Compile of zero_extend.vhd was successful.
# Compile of instruction_register.vhd was successful.
# Compile of register_file.vhd was successful.
# Compile of controller.vhd was successful.
# Compile of Datapath.vhd was successful.
# Compile of topLevel.vhd was successful.
# Compile of topLevel_tb.vhd was successful.
# 18 compiles, 0 failed with no errors.
restart -force
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.toplevel_tb(logic)
# Loading work.toplevel(logic)
# Loading work.controller(logic)
# Loading work.datapath(logic)
# Loading work.reg(logic)
# Loading work.mux2to1(logic)
# Loading work.mux3to1(logic)
# Loading work.mux4to1(logic)
# Loading work.zero_extend(logic)
# Loading work.sign_extend(logic)
# Loading work.shift_left_2(logic)
# Loading work.concat(logic)
# Loading work.memory(logic)
# Loading work.ram(syn)
# Loading work.instruction_register(logic)
# Loading work.register_file(logic)
# Loading work.alu_control(logic)
# Loading work.alu_main(logic)
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /toplevel_tb/TL/Data/Mem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /toplevel_tb/TL/Data/Mem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /toplevel_tb/TL/Data/Mem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /toplevel_tb/TL/Data/Mem
# Break key hit
# Break in Process line__43212 at C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../altera/vhdl/src/altera_mf/altera_mf.vhd line 43212
add wave -position end  sim:/toplevel_tb/TL/Data/ALU/Branch_Taken
add wave -position end  sim:/toplevel_tb/TL/Data/ALU/SIG_Branch
onerror {resume}
#  Warning: onerror command for use within macro
project compileall
# Compile of RAM.vhd was successful.
# Compile of reg.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of ALU_Main.vhd was successful.
# Compile of ALU_Control.vhd was successful.
# Compile of concat.vhd was successful.
# Compile of mux2to1.vhd was successful.
# Compile of mux3to1.vhd was successful.
# Compile of mux4to1.vhd was successful.
# Compile of shift_left_2.vhd was successful.
# Compile of sign_extend.vhd was successful.
# Compile of zero_extend.vhd was successful.
# Compile of instruction_register.vhd was successful.
# Compile of register_file.vhd was successful.
# Compile of controller.vhd was successful.
# Compile of Datapath.vhd was successful.
# Compile of topLevel.vhd was successful.
# Compile of topLevel_tb.vhd was successful.
# 18 compiles, 0 failed with no errors.
restart -force
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.toplevel_tb(logic)
# Loading work.toplevel(logic)
# Loading work.controller(logic)
# Loading work.datapath(logic)
# Loading work.reg(logic)
# Loading work.mux2to1(logic)
# Loading work.mux3to1(logic)
# Loading work.mux4to1(logic)
# Loading work.zero_extend(logic)
# Loading work.sign_extend(logic)
# Loading work.shift_left_2(logic)
# Loading work.concat(logic)
# Loading work.memory(logic)
# Loading work.ram(syn)
# Loading work.instruction_register(logic)
# Loading work.register_file(logic)
# Loading work.alu_control(logic)
# Loading work.alu_main(logic)
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /toplevel_tb/TL/Data/Mem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /toplevel_tb/TL/Data/Mem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /toplevel_tb/TL/Data/Mem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /toplevel_tb/TL/Data/Mem
# Break key hit
# Simulation stop requested.
add wave -position end  sim:/toplevel_tb/rst
add wave -position 12  sim:/toplevel_tb/TL/Data/IR_15_to_0
add wave -position 13  sim:/toplevel_tb/TL/Data/IR_15_to_11
add wave -position 14  sim:/toplevel_tb/TL/Data/IR_20_to_16
add wave -position 15  sim:/toplevel_tb/TL/Data/IR_25_to_0
add wave -position 16  sim:/toplevel_tb/TL/Data/IR_25_to_21
add wave -position 17  sim:/toplevel_tb/TL/Data/IR_31_to_26
onerror {resume}
#  Warning: onerror command for use within macro
project compileall
# Compile of RAM.vhd was successful.
# Compile of reg.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of ALU_Main.vhd was successful.
# Compile of ALU_Control.vhd was successful.
# Compile of concat.vhd was successful.
# Compile of mux2to1.vhd was successful.
# Compile of mux3to1.vhd was successful.
# Compile of mux4to1.vhd was successful.
# Compile of shift_left_2.vhd was successful.
# Compile of sign_extend.vhd was successful.
# Compile of zero_extend.vhd was successful.
# Compile of instruction_register.vhd was successful.
# Compile of register_file.vhd was successful.
# Compile of controller.vhd was successful.
# Compile of Datapath.vhd was successful.
# Compile of topLevel.vhd was successful.
# Compile of topLevel_tb.vhd was successful.
# 18 compiles, 0 failed with no errors.
restart -force
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.toplevel_tb(logic)
# Loading work.toplevel(logic)
# Loading work.controller(logic)
# Loading work.datapath(logic)
# Loading work.reg(logic)
# Loading work.mux2to1(logic)
# Loading work.mux3to1(logic)
# Loading work.mux4to1(logic)
# Loading work.zero_extend(logic)
# Loading work.sign_extend(logic)
# Loading work.shift_left_2(logic)
# Loading work.concat(logic)
# Loading work.memory(logic)
# Loading work.ram(syn)
# Loading work.instruction_register(logic)
# Loading work.register_file(logic)
# Loading work.alu_control(logic)
# Loading work.alu_main(logic)
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /toplevel_tb/TL/Data/Mem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /toplevel_tb/TL/Data/Mem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /toplevel_tb/TL/Data/Mem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /toplevel_tb/TL/Data/Mem
# Break key hit
# Break in Architecture logic at C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Datapath/Datapath.vhd line 96
onerror {resume}
#  Warning: onerror command for use within macro
project compileall
# Compile of RAM.vhd was successful.
# Compile of reg.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of ALU_Main.vhd was successful.
# Compile of ALU_Control.vhd was successful.
# Compile of concat.vhd was successful.
# Compile of mux2to1.vhd was successful.
# Compile of mux3to1.vhd was successful.
# Compile of mux4to1.vhd was successful.
# Compile of shift_left_2.vhd was successful.
# Compile of sign_extend.vhd was successful.
# Compile of zero_extend.vhd was successful.
# Compile of instruction_register.vhd was successful.
# Compile of register_file.vhd was successful.
# Break key hit
# Compile of controller.vhd was successful.
# Compile canceled.
# 15 out of 18 compiles, 0 failed with no errors.
restart -force
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.controller(logic)
# Loading work.reg(logic)
# Loading work.mux2to1(logic)
# Loading work.mux3to1(logic)
# Loading work.mux4to1(logic)
# Loading work.zero_extend(logic)
# Loading work.sign_extend(logic)
# Loading work.shift_left_2(logic)
# Loading work.concat(logic)
# Loading work.memory(logic)
# Loading work.ram(syn)
# Loading work.instruction_register(logic)
# Loading work.register_file(logic)
# Loading work.alu_control(logic)
# Loading work.alu_main(logic)
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /toplevel_tb/TL/Data/Mem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /toplevel_tb/TL/Data/Mem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /toplevel_tb/TL/Data/Mem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /toplevel_tb/TL/Data/Mem
# Break key hit
# Break in Architecture logic at C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Generic Components/mux3to1.vhd line 23
# Compile of RAM.vhd was successful.
# Compile of reg.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of ALU_Main.vhd was successful.
# Compile of ALU_Control.vhd was successful.
# Compile of concat.vhd was successful.
# Compile of mux2to1.vhd was successful.
# Compile of mux3to1.vhd was successful.
# Compile of mux4to1.vhd was successful.
# Compile of shift_left_2.vhd was successful.
# Compile of sign_extend.vhd was successful.
# Compile of zero_extend.vhd was successful.
# Compile of instruction_register.vhd was successful.
# Compile of register_file.vhd was successful.
# Compile of controller.vhd was successful.
# Compile of Datapath.vhd was successful.
# Compile of topLevel.vhd was successful.
# Compile of topLevel_tb.vhd was successful.
# 18 compiles, 0 failed with no errors.
onerror {resume}
#  Warning: onerror command for use within macro
project compileall
# Compile of RAM.vhd was successful.
# Compile of reg.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of ALU_Main.vhd was successful.
# Compile of ALU_Control.vhd was successful.
# Compile of concat.vhd was successful.
# Compile of mux2to1.vhd was successful.
# Compile of mux3to1.vhd was successful.
# Compile of mux4to1.vhd was successful.
# Compile of shift_left_2.vhd was successful.
# Compile of sign_extend.vhd was successful.
# Compile of zero_extend.vhd was successful.
# Compile of instruction_register.vhd was successful.
# Compile of register_file.vhd was successful.
# Compile of controller.vhd was successful.
# Compile of Datapath.vhd was successful.
# Compile of topLevel.vhd was successful.
# Compile of topLevel_tb.vhd was successful.
# 18 compiles, 0 failed with no errors.
restart -force
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.toplevel_tb(logic)
# Loading work.toplevel(logic)
# Loading work.controller(logic)
# Loading work.datapath(logic)
# Loading work.reg(logic)
# Loading work.mux2to1(logic)
# Loading work.mux3to1(logic)
# Loading work.mux4to1(logic)
# Loading work.zero_extend(logic)
# Loading work.sign_extend(logic)
# Loading work.shift_left_2(logic)
# Loading work.concat(logic)
# Loading work.memory(logic)
# Loading work.ram(syn)
# Loading work.instruction_register(logic)
# Loading work.register_file(logic)
# Loading work.alu_control(logic)
# Loading work.alu_main(logic)
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /toplevel_tb/TL/Data/Mem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /toplevel_tb/TL/Data/Mem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /toplevel_tb/TL/Data/Mem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /toplevel_tb/TL/Data/Mem
# Break key hit
# Simulation stop requested.
onerror {resume}
#  Warning: onerror command for use within macro
project compileall
# Compile of RAM.vhd was successful.
# Compile of reg.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of ALU_Main.vhd was successful.
# Compile of ALU_Control.vhd was successful.
# Compile of concat.vhd was successful.
# Compile of mux2to1.vhd was successful.
# Compile of mux3to1.vhd was successful.
# Compile of mux4to1.vhd was successful.
# Compile of shift_left_2.vhd was successful.
# Compile of sign_extend.vhd was successful.
# Compile of zero_extend.vhd was successful.
# Compile of instruction_register.vhd was successful.
# Compile of register_file.vhd was successful.
# Compile of controller.vhd was successful.
# Compile of Datapath.vhd was successful.
# Compile of topLevel.vhd was successful.
# Compile of topLevel_tb.vhd was successful.
# 18 compiles, 0 failed with no errors.
restart -force
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.toplevel_tb(logic)
# Loading work.toplevel(logic)
# Loading work.controller(logic)
# Loading work.datapath(logic)
# Loading work.reg(logic)
# Loading work.mux2to1(logic)
# Loading work.mux3to1(logic)
# Loading work.mux4to1(logic)
# Loading work.zero_extend(logic)
# Loading work.sign_extend(logic)
# Loading work.shift_left_2(logic)
# Loading work.concat(logic)
# Loading work.memory(logic)
# Loading work.ram(syn)
# Loading work.instruction_register(logic)
# Loading work.register_file(logic)
# Loading work.alu_control(logic)
# Loading work.alu_main(logic)
# Break key hit
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /toplevel_tb/TL/Data/Mem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /toplevel_tb/TL/Data/Mem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /toplevel_tb/TL/Data/Mem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /toplevel_tb/TL/Data/Mem
# Break key hit
# Break in Process line__55 at C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Controller/controller.vhd line 76
add wave -position 12  sim:/toplevel_tb/TL/Data/ALU/Shift_Amount
onerror {resume}
#  Warning: onerror command for use within macro
project compileall
# Compile of RAM.vhd was successful.
# Compile of reg.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of ALU_Main.vhd was successful.
# Compile of ALU_Control.vhd was successful.
# Compile of concat.vhd was successful.
# Compile of mux2to1.vhd was successful.
# Compile of mux3to1.vhd was successful.
# Compile of mux4to1.vhd was successful.
# Compile of shift_left_2.vhd was successful.
# Compile of sign_extend.vhd was successful.
# Compile of zero_extend.vhd was successful.
# Compile of instruction_register.vhd was successful.
# Compile of register_file.vhd was successful.
# Compile of controller.vhd was successful.
# Compile of Datapath.vhd was successful.
# Compile of topLevel.vhd was successful.
# Compile of topLevel_tb.vhd was successful.
# 18 compiles, 0 failed with no errors.
restart -force
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.toplevel_tb(logic)
# Loading work.toplevel(logic)
# Loading work.controller(logic)
# Loading work.datapath(logic)
# Loading work.reg(logic)
# Loading work.mux2to1(logic)
# Loading work.mux3to1(logic)
# Loading work.mux4to1(logic)
# Loading work.zero_extend(logic)
# Loading work.sign_extend(logic)
# Loading work.shift_left_2(logic)
# Loading work.concat(logic)
# Loading work.memory(logic)
# Loading work.ram(syn)
# Loading work.instruction_register(logic)
# Loading work.register_file(logic)
# Loading work.alu_control(logic)
# Loading work.alu_main(logic)
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /toplevel_tb/TL/Data/Mem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /toplevel_tb/TL/Data/Mem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /toplevel_tb/TL/Data/Mem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /toplevel_tb/TL/Data/Mem
# Break key hit
# Break in Process line__18 at C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Generic Components/reg.vhd line 18
onerror {resume}
#  Warning: onerror command for use within macro
project compileall
# Compile of RAM.vhd was successful.
# Compile of reg.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of ALU_Main.vhd was successful.
# Compile of ALU_Control.vhd was successful.
# Compile of concat.vhd was successful.
# Compile of mux2to1.vhd was successful.
# Compile of mux3to1.vhd was successful.
# Compile of mux4to1.vhd was successful.
# Compile of shift_left_2.vhd was successful.
# Compile of sign_extend.vhd was successful.
# Compile of zero_extend.vhd was successful.
# Compile of instruction_register.vhd was successful.
# Compile of register_file.vhd was successful.
# Compile of controller.vhd was successful.
# Compile of Datapath.vhd was successful.
# Compile of topLevel.vhd was successful.
# Compile of topLevel_tb.vhd was successful.
# 18 compiles, 0 failed with no errors.
restart -force
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.toplevel_tb(logic)
# Loading work.toplevel(logic)
# Loading work.controller(logic)
# Loading work.datapath(logic)
# Loading work.reg(logic)
# Loading work.mux2to1(logic)
# Loading work.mux3to1(logic)
# Loading work.mux4to1(logic)
# Loading work.zero_extend(logic)
# Loading work.sign_extend(logic)
# Loading work.shift_left_2(logic)
# Loading work.concat(logic)
# Loading work.memory(logic)
# Loading work.ram(syn)
# Loading work.instruction_register(logic)
# Loading work.register_file(logic)
# Loading work.alu_control(logic)
# Loading work.alu_main(logic)
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /toplevel_tb/TL/Data/Mem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /toplevel_tb/TL/Data/Mem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /toplevel_tb/TL/Data/Mem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /toplevel_tb/TL/Data/Mem
# Break key hit
# Simulation stop requested.
