INPUTS
*******************************************
PASS: The output matches the golden output!
*******************************************

D:\msoc\pp4fpgas-master\examples\matrixmultiplication.proj\improve\sim\verilog>set PATH= 

D:\msoc\pp4fpgas-master\examples\matrixmultiplication.proj\improve\sim\verilog>call D:/Vivado/2019.2/bin/xelab xil_defaultlib.apatb_matrixmul_top glbl -prj matrixmul.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile "D:/Vivado/2019.2/data/xsim/ip/xsim_ip.ini" --lib "ieee_proposed=./ieee_proposed" -s matrixmul -debug wave 
INFO: [XSIM 43-3496] Using init file passed via -initfile option "D:/Vivado/2019.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_matrixmul_top glbl -prj matrixmul.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile D:/Vivado/2019.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s matrixmul -debug wave 
Multi-threading is on. Using 6 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/improve/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/improve/sim/verilog/AESL_axi_slave_AXILiteS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_AXILiteS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/improve/sim/verilog/matrixmul.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_matrixmul_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/improve/sim/verilog/matrixmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrixmul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/improve/sim/verilog/matrixmul_AXILiteS_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrixmul_AXILiteS_s_axi
INFO: [VRFC 10-311] analyzing module matrixmul_AXILiteS_s_axi_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/improve/sim/verilog/matrixmul_mul_32sbkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrixmul_mul_32sbkb_MulnS_0
INFO: [VRFC 10-311] analyzing module matrixmul_mul_32sbkb
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.matrixmul_AXILiteS_s_axi_ram(BYT...
Compiling module xil_defaultlib.matrixmul_AXILiteS_s_axi_ram(DEP...
Compiling module xil_defaultlib.matrixmul_AXILiteS_s_axi
Compiling module xil_defaultlib.matrixmul_mul_32sbkb_MulnS_0
Compiling module xil_defaultlib.matrixmul_mul_32sbkb(ID=1,NUM_ST...
Compiling module xil_defaultlib.matrixmul
Compiling module xil_defaultlib.AESL_axi_slave_AXILiteS
Compiling module xil_defaultlib.apatb_matrixmul_top
Compiling module work.glbl
Built simulation snapshot matrixmul

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/improve/sim/verilog/xsim.dir/matrixmul/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/improve/sim/verilog/xsim.dir/matrixmul/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Dec 23 21:21:58 2020. For additional details about this file, please refer to the WebTalk help file at D:/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Dec 23 21:21:58 2020...

****** xsim v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source xsim.dir/matrixmul/xsim_script.tcl
# xsim {matrixmul} -autoloadwcfg -tclbatch {matrixmul.tcl}
Vivado Simulator 2019.2
Time resolution is 1 ps
source matrixmul.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set cinoutgroup [add_wave_group "C InOuts" -into $designtopgroup]
## set A__B__AB__return_group [add_wave_group A__B__AB__return(axi_slave) -into $cinoutgroup]
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/interrupt -into $A__B__AB__return_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/s_axi_AXILiteS_BRESP -into $A__B__AB__return_group -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/s_axi_AXILiteS_BREADY -into $A__B__AB__return_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/s_axi_AXILiteS_BVALID -into $A__B__AB__return_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/s_axi_AXILiteS_RRESP -into $A__B__AB__return_group -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/s_axi_AXILiteS_RDATA -into $A__B__AB__return_group -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/s_axi_AXILiteS_RREADY -into $A__B__AB__return_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/s_axi_AXILiteS_RVALID -into $A__B__AB__return_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/s_axi_AXILiteS_ARREADY -into $A__B__AB__return_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/s_axi_AXILiteS_ARVALID -into $A__B__AB__return_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/s_axi_AXILiteS_ARADDR -into $A__B__AB__return_group -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/s_axi_AXILiteS_WSTRB -into $A__B__AB__return_group -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/s_axi_AXILiteS_WDATA -into $A__B__AB__return_group -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/s_axi_AXILiteS_WREADY -into $A__B__AB__return_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/s_axi_AXILiteS_WVALID -into $A__B__AB__return_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/s_axi_AXILiteS_AWREADY -into $A__B__AB__return_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/s_axi_AXILiteS_AWVALID -into $A__B__AB__return_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/s_axi_AXILiteS_AWADDR -into $A__B__AB__return_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake(internal)" -into $designtopgroup]
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/ap_done -into $blocksiggroup
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/ap_idle -into $blocksiggroup
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/ap_ready -into $blocksiggroup
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/ap_start -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/ap_rst_n -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_matrixmul_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_matrixmul_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_matrixmul_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_matrixmul_top/LENGTH_A -into $tb_portdepth_group -radix hex
## add_wave /apatb_matrixmul_top/LENGTH_B -into $tb_portdepth_group -radix hex
## add_wave /apatb_matrixmul_top/LENGTH_AB -into $tb_portdepth_group -radix hex
## set tbcinoutgroup [add_wave_group "C InOuts" -into $testbenchgroup]
## set tb_A__B__AB__return_group [add_wave_group A__B__AB__return(axi_slave) -into $tbcinoutgroup]
## add_wave /apatb_matrixmul_top/AXILiteS_INTERRUPT -into $tb_A__B__AB__return_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/AXILiteS_BRESP -into $tb_A__B__AB__return_group -radix hex
## add_wave /apatb_matrixmul_top/AXILiteS_BREADY -into $tb_A__B__AB__return_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/AXILiteS_BVALID -into $tb_A__B__AB__return_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/AXILiteS_RRESP -into $tb_A__B__AB__return_group -radix hex
## add_wave /apatb_matrixmul_top/AXILiteS_RDATA -into $tb_A__B__AB__return_group -radix hex
## add_wave /apatb_matrixmul_top/AXILiteS_RREADY -into $tb_A__B__AB__return_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/AXILiteS_RVALID -into $tb_A__B__AB__return_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/AXILiteS_ARREADY -into $tb_A__B__AB__return_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/AXILiteS_ARVALID -into $tb_A__B__AB__return_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/AXILiteS_ARADDR -into $tb_A__B__AB__return_group -radix hex
## add_wave /apatb_matrixmul_top/AXILiteS_WSTRB -into $tb_A__B__AB__return_group -radix hex
## add_wave /apatb_matrixmul_top/AXILiteS_WDATA -into $tb_A__B__AB__return_group -radix hex
## add_wave /apatb_matrixmul_top/AXILiteS_WREADY -into $tb_A__B__AB__return_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/AXILiteS_WVALID -into $tb_A__B__AB__return_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/AXILiteS_AWREADY -into $tb_A__B__AB__return_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/AXILiteS_AWVALID -into $tb_A__B__AB__return_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/AXILiteS_AWADDR -into $tb_A__B__AB__return_group -radix hex
## save_wave_config matrixmul.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "113000"
// RTL Simulation : 1 / 1 [100.00%] @ "124883000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 124902500 ps : File "D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/improve/sim/verilog/matrixmul.autotb.v" Line 282
## quit
INFO: [Common 17-206] Exiting xsim at Wed Dec 23 21:22:17 2020...
INPUTS
*******************************************
PASS: The output matches the golden output!
*******************************************
