<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01//EN" "http://www.w3.org/TR/html4/strict.dtd">
<HTML><HEAD>
<TITLE>Medium Violations</TITLE>

<link rel="stylesheet" type="text/css" href="css/reset.css">
<link rel="stylesheet" type="text/css" href="css/base.css">
<link rel="stylesheet" type="text/css" href="css/jquery-ui.css">
<link rel="stylesheet" type="text/css" href="css/jquery.layout-latest.css">
<link rel="stylesheet" type="text/css" href="css/override.css">

<script type="text/javascript" src="js/jquery.min.js"></script>
<script type="text/javascript" src="js/jquery-ui.min.js"></script>
<script type="text/javascript" src="js/jquery.layout-latest.js"></script>


</HEAD>

<BODY>
<TABLE>
<thead><TR  bgcolor="#BFBFBF">
<TH>Rule name</TH>
<TH>Name</TH>
</TR>
</thead><tbody><TR >
<TD >Rule C106: Clock signal source should not drive registers triggered by different clock edges</TD>
<TD >PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk0</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Positive edge destination node(s) list</TD>
<TD >registers:u_registers|registers_term:u_registers_term|REG_DSK_</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Negative edge destination node(s) list</TD>
<TD >registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[0]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Negative edge destination node(s) list</TD>
<TD >registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[2]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Negative edge destination node(s) list</TD>
<TD >registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[1]</TD>
</TR>
</tbody><tbody><TR >
<TD >Rule R105: The reset signal that is generated in one clock domain and used in another clock domain should be synchronized</TD>
<TD >SCSI_SM:u_SCSI_SM|CRESET_</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Reset signal destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"</TD>
<TD >CPU_SM:u_CPU_SM|PAS</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Reset signal destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"</TD>
<TD >SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Reset signal destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"</TD>
<TD >SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s26</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Reset signal destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"</TD>
<TD >SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s17</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Reset signal destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"</TD>
<TD >CPU_SM:u_CPU_SM|DECFIFO</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Reset signal destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"</TD>
<TD >CPU_SM:u_CPU_SM|STATE[4]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Reset signal destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"</TD>
<TD >SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s1</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Reset signal destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"</TD>
<TD >SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s18</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Reset signal destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"</TD>
<TD >SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s2</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Reset signal destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"</TD>
<TD >SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s28</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Reset signal destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk2"</TD>
<TD >CPU_SM:u_CPU_SM|FLUSHFIFO</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Reset signal destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk2"</TD>
<TD >CPU_SM:u_CPU_SM|DMAENA</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Reset signal destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk2"</TD>
<TD >CPU_SM:u_CPU_SM|BGRANT_</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Reset signal destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk2"</TD>
<TD >CPU_SM:u_CPU_SM|nCYCLEDONE</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Reset signal destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk2"</TD>
<TD >CPU_SM:u_CPU_SM|DREQ_</TD>
</TR>
</tbody><tbody><TR >
<TD >Rule R105: The reset signal that is generated in one clock domain and used in another clock domain should be synchronized</TD>
<TD >SCSI_SM:u_SCSI_SM|S2CPU_o</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Reset signal destination node(s) from clock "SCLK"</TD>
<TD >datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[1]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Reset signal destination node(s) from clock "SCLK"</TD>
<TD >datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[0]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Reset signal destination node(s) from clock "SCLK"</TD>
<TD >datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[2]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Reset signal destination node(s) from clock "SCLK"</TD>
<TD >datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[3]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Reset signal destination node(s) from clock "SCLK"</TD>
<TD >datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[4]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Reset signal destination node(s) from clock "SCLK"</TD>
<TD >datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[5]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Reset signal destination node(s) from clock "SCLK"</TD>
<TD >datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[6]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Reset signal destination node(s) from clock "SCLK"</TD>
<TD >datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[7]</TD>
</TR>
</tbody></TABLE>

<noscript>JavaScript must be enabled to view the report.</noscript>
</BODY>
</HTML>
