Analysis & Synthesis report for DSReceiver
Thu Nov 22 06:45:13 2018
Quartus II 64-Bit Version 14.1.0 Build 186 12/03/2014 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis IP Cores Summary
  7. Partition Status Summary
  8. Dependent File Changes for Partition sld_hub:auto_hub
  9. Partition for Top-Level Resource Utilization by Entity
 10. Parameter Settings for User Entity Instance: MyPLL:MyPLL_inst|altpll:altpll_component
 11. Partition Dependent Files
 12. Post-Synthesis Netlist Statistics for Top Partition
 13. Partition "AD5624:AD5624_inst" Resource Utilization by Entity
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Partition Dependent Files
 16. Post-Synthesis Netlist Statistics for Partition AD5624:AD5624_inst
 17. Partition "AD9253Driver:AD9253Driver_inst" Resource Utilization by Entity
 18. Partition Dependent Files
 19. Post-Synthesis Netlist Statistics for Partition AD9253Driver:AD9253Driver_inst
 20. Source assignments for sld_signaltap:auto_signaltap_0
 21. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 22. Port Connectivity Checks: "MyPLL:MyPLL_inst"
 23. SignalTap II Logic Analyzer Settings
 24. Elapsed Time Per Partition
 25. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Nov 22 06:45:13 2018       ;
; Quartus II 64-Bit Version          ; 14.1.0 Build 186 12/03/2014 SJ Full Version ;
; Revision Name                      ; DSReceiver                                  ;
; Top-level Entity Name              ; DSReceiver                                  ;
; Family                             ; Cyclone IV GX                               ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total GXB Receiver Channel PCS     ; N/A until Partition Merge                   ;
; Total GXB Receiver Channel PMA     ; N/A until Partition Merge                   ;
; Total GXB Transmitter Channel PCS  ; N/A until Partition Merge                   ;
; Total GXB Transmitter Channel PMA  ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CGX30BF14C8     ;                    ;
; Top-level entity name                                                      ; DSReceiver         ; DSReceiver         ;
; Family name                                                                ; Cyclone IV GX      ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.94        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;  31.3%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                          ;
+--------------------------------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                       ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                      ; Library     ;
+--------------------------------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------------------+-------------+
; DSReceiver.v                                           ; yes             ; User Verilog HDL File              ; E:/Project/DSReceiver/FPGA/DSReceiver.v                                           ;             ;
; MyPLL/MyPLL.v                                          ; yes             ; User Wizard-Generated File         ; E:/Project/DSReceiver/FPGA/MyPLL/MyPLL.v                                          ;             ;
; AD9253Driver.v                                         ; yes             ; User Verilog HDL File              ; E:/Project/DSReceiver/FPGA/AD9253Driver.v                                         ;             ;
; altpll.tdf                                             ; yes             ; Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/altpll.tdf                         ;             ;
; aglobal141.inc                                         ; yes             ; Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/aglobal141.inc                     ;             ;
; stratix_pll.inc                                        ; yes             ; Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/stratix_pll.inc                    ;             ;
; stratixii_pll.inc                                      ; yes             ; Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/stratixii_pll.inc                  ;             ;
; cycloneii_pll.inc                                      ; yes             ; Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/cycloneii_pll.inc                  ;             ;
; db/mypll_altpll.v                                      ; yes             ; Auto-Generated Megafunction        ; E:/Project/DSReceiver/FPGA/db/mypll_altpll.v                                      ;             ;
; ad5624.v                                               ; yes             ; Auto-Found Verilog HDL File        ; E:/Project/DSReceiver/FPGA/ad5624.v                                               ;             ;
; sld_signaltap.vhd                                      ; yes             ; Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/sld_signaltap.vhd                  ;             ;
; sld_signaltap_impl.vhd                                 ; yes             ; Encrypted Megafunction             ; c:/altera/14.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd             ;             ;
; sld_ela_control.vhd                                    ; yes             ; Encrypted Megafunction             ; c:/altera/14.1/quartus/libraries/megafunctions/sld_ela_control.vhd                ;             ;
; lpm_shiftreg.tdf                                       ; yes             ; Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                   ;             ;
; lpm_constant.inc                                       ; yes             ; Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/lpm_constant.inc                   ;             ;
; dffeea.inc                                             ; yes             ; Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/dffeea.inc                         ;             ;
; sld_mbpmg.vhd                                          ; yes             ; Encrypted Megafunction             ; c:/altera/14.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                      ;             ;
; sld_ela_trigger_flow_mgr.vhd                           ; yes             ; Encrypted Megafunction             ; c:/altera/14.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd       ;             ;
; sld_buffer_manager.vhd                                 ; yes             ; Encrypted Megafunction             ; c:/altera/14.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd             ;             ;
; altsyncram.tdf                                         ; yes             ; Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf                     ;             ;
; stratix_ram_block.inc                                  ; yes             ; Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/stratix_ram_block.inc              ;             ;
; lpm_mux.inc                                            ; yes             ; Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/lpm_mux.inc                        ;             ;
; lpm_decode.inc                                         ; yes             ; Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/lpm_decode.inc                     ;             ;
; a_rdenreg.inc                                          ; yes             ; Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/a_rdenreg.inc                      ;             ;
; altrom.inc                                             ; yes             ; Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/altrom.inc                         ;             ;
; altram.inc                                             ; yes             ; Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/altram.inc                         ;             ;
; altdpram.inc                                           ; yes             ; Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/altdpram.inc                       ;             ;
; db/altsyncram_8224.tdf                                 ; yes             ; Auto-Generated Megafunction        ; E:/Project/DSReceiver/FPGA/db/altsyncram_8224.tdf                                 ;             ;
; altdpram.tdf                                           ; yes             ; Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/altdpram.tdf                       ;             ;
; memmodes.inc                                           ; yes             ; Megafunction                       ; c:/altera/14.1/quartus/libraries/others/maxplus2/memmodes.inc                     ;             ;
; a_hdffe.inc                                            ; yes             ; Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/a_hdffe.inc                        ;             ;
; alt_le_rden_reg.inc                                    ; yes             ; Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                ;             ;
; altsyncram.inc                                         ; yes             ; Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.inc                     ;             ;
; lpm_mux.tdf                                            ; yes             ; Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/lpm_mux.tdf                        ;             ;
; muxlut.inc                                             ; yes             ; Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/muxlut.inc                         ;             ;
; bypassff.inc                                           ; yes             ; Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/bypassff.inc                       ;             ;
; altshift.inc                                           ; yes             ; Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/altshift.inc                       ;             ;
; db/mux_o0d.tdf                                         ; yes             ; Auto-Generated Megafunction        ; E:/Project/DSReceiver/FPGA/db/mux_o0d.tdf                                         ;             ;
; lpm_decode.tdf                                         ; yes             ; Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/lpm_decode.tdf                     ;             ;
; declut.inc                                             ; yes             ; Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/declut.inc                         ;             ;
; lpm_compare.inc                                        ; yes             ; Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/lpm_compare.inc                    ;             ;
; db/decode_73g.tdf                                      ; yes             ; Auto-Generated Megafunction        ; E:/Project/DSReceiver/FPGA/db/decode_73g.tdf                                      ;             ;
; lpm_counter.tdf                                        ; yes             ; Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/lpm_counter.tdf                    ;             ;
; lpm_add_sub.inc                                        ; yes             ; Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/lpm_add_sub.inc                    ;             ;
; cmpconst.inc                                           ; yes             ; Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/cmpconst.inc                       ;             ;
; lpm_counter.inc                                        ; yes             ; Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/lpm_counter.inc                    ;             ;
; alt_counter_stratix.inc                                ; yes             ; Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/alt_counter_stratix.inc            ;             ;
; db/cntr_hki.tdf                                        ; yes             ; Auto-Generated Megafunction        ; E:/Project/DSReceiver/FPGA/db/cntr_hki.tdf                                        ;             ;
; db/cmpr_mkc.tdf                                        ; yes             ; Auto-Generated Megafunction        ; E:/Project/DSReceiver/FPGA/db/cmpr_mkc.tdf                                        ;             ;
; db/cntr_faj.tdf                                        ; yes             ; Auto-Generated Megafunction        ; E:/Project/DSReceiver/FPGA/db/cntr_faj.tdf                                        ;             ;
; db/cntr_fki.tdf                                        ; yes             ; Auto-Generated Megafunction        ; E:/Project/DSReceiver/FPGA/db/cntr_fki.tdf                                        ;             ;
; db/cmpr_lkc.tdf                                        ; yes             ; Auto-Generated Megafunction        ; E:/Project/DSReceiver/FPGA/db/cmpr_lkc.tdf                                        ;             ;
; db/cntr_s6j.tdf                                        ; yes             ; Auto-Generated Megafunction        ; E:/Project/DSReceiver/FPGA/db/cntr_s6j.tdf                                        ;             ;
; db/cmpr_hkc.tdf                                        ; yes             ; Auto-Generated Megafunction        ; E:/Project/DSReceiver/FPGA/db/cmpr_hkc.tdf                                        ;             ;
; sld_rom_sr.vhd                                         ; yes             ; Encrypted Megafunction             ; c:/altera/14.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                     ;             ;
; sld_hub.vhd                                            ; yes             ; Encrypted Megafunction             ; c:/altera/14.1/quartus/libraries/megafunctions/sld_hub.vhd                        ; work        ;
; db/ip/sld6bdeecbe/alt_sld_fab.v                        ; yes             ; Encrypted Altera IP File           ; E:/Project/DSReceiver/FPGA/db/ip/sld6bdeecbe/alt_sld_fab.v                        ; alt_sld_fab ;
; db/ip/sld6bdeecbe/submodules/alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File  ; E:/Project/DSReceiver/FPGA/db/ip/sld6bdeecbe/submodules/alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld6bdeecbe/submodules/alt_sld_fab_presplit.sv   ; yes             ; Encrypted Altera IP File           ; E:/Project/DSReceiver/FPGA/db/ip/sld6bdeecbe/submodules/alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld6bdeecbe/submodules/alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Altera IP File           ; E:/Project/DSReceiver/FPGA/db/ip/sld6bdeecbe/submodules/alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld6bdeecbe/submodules/alt_sld_fab_splitter.sv   ; yes             ; Encrypted Altera IP File           ; E:/Project/DSReceiver/FPGA/db/ip/sld6bdeecbe/submodules/alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                       ; yes             ; Encrypted Megafunction             ; c:/altera/14.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                   ;             ;
+--------------------------------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                      ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                          ; IP Include File ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; ALTPLL       ; 14.1    ; N/A          ; N/A          ; |DSReceiver|MyPLL:MyPLL_inst                                                                                                                             ; MyPLL/MyPLL.v   ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DSReceiver|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DSReceiver|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DSReceiver|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DSReceiver|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+---------------------------------------------------------------------------+
; Partition Status Summary                                                  ;
+--------------------------------+-------------+----------------------------+
; Partition Name                 ; Synthesized ; Reason                     ;
+--------------------------------+-------------+----------------------------+
; Top                            ; yes         ; netlist type = Source File ;
; AD5624:AD5624_inst             ; no          ; No relevant changes        ;
; AD9253Driver:AD9253Driver_inst ; yes         ; netlist type = Source File ;
; sld_signaltap:auto_signaltap_0 ; yes         ; Dependent files changed    ;
; sld_hub:auto_hub               ; yes         ; Dependent files changed    ;
+--------------------------------+-------------+----------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Dependent File Changes for Partition sld_hub:auto_hub                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------------+----------+----------------------------------+----------------------------------+
; Hierarchy                                                                                                                            ; File Name                                         ; Relative Location ; Change   ; Old                              ; New                              ;
+--------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------------+----------+----------------------------------+----------------------------------+
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric                         ; db/ip/sld6bdeecbe/alt_sld_fab.v                   ; Project Directory ; Checksum ; 3749018bbf4968e1bda99b1f1a6132df ; 02a784ef625fd2523d61fd225c49c7b1 ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_ident:ident ; db/ip/sld6bdeecbe/submodules/alt_sld_fab_ident.sv ; Project Directory ; Checksum ; 32067890ba592843612f077446dd25c8 ; b8e2cf9eed7f4f8b4a495ce334fea43f ;
+--------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------------+----------+----------------------------------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition for Top-Level Resource Utilization by Entity                                                                                                                                                                                                           ;
+----------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+----------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node             ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                              ; Library Name ;
+----------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+----------------------------------------------------------------------------------+--------------+
; |DSReceiver                            ; 20 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DSReceiver                                                                      ; work         ;
;    |MyPLL:MyPLL_inst|                  ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DSReceiver|MyPLL:MyPLL_inst                                                     ; work         ;
;       |altpll:altpll_component|        ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DSReceiver|MyPLL:MyPLL_inst|altpll:altpll_component                             ; work         ;
;          |MyPLL_altpll:auto_generated| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DSReceiver|MyPLL:MyPLL_inst|altpll:altpll_component|MyPLL_altpll:auto_generated ; work         ;
+----------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+----------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MyPLL:MyPLL_inst|altpll:altpll_component ;
+-------------------------------+-------------------------+-----------------------------+
; Parameter Name                ; Value                   ; Type                        ;
+-------------------------------+-------------------------+-----------------------------+
; OPERATION_MODE                ; NORMAL                  ; Untyped                     ;
; PLL_TYPE                      ; AUTO                    ; Untyped                     ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=MyPLL ; Untyped                     ;
; QUALIFY_CONF_DONE             ; OFF                     ; Untyped                     ;
; COMPENSATE_CLOCK              ; CLK0                    ; Untyped                     ;
; SCAN_CHAIN                    ; LONG                    ; Untyped                     ;
; PRIMARY_CLOCK                 ; INCLK0                  ; Untyped                     ;
; INCLK0_INPUT_FREQUENCY        ; 10000                   ; Signed Integer              ;
; INCLK1_INPUT_FREQUENCY        ; 0                       ; Untyped                     ;
; GATE_LOCK_SIGNAL              ; NO                      ; Untyped                     ;
; GATE_LOCK_COUNTER             ; 0                       ; Untyped                     ;
; LOCK_HIGH                     ; 1                       ; Untyped                     ;
; LOCK_LOW                      ; 1                       ; Untyped                     ;
; VALID_LOCK_MULTIPLIER         ; 1                       ; Untyped                     ;
; INVALID_LOCK_MULTIPLIER       ; 5                       ; Untyped                     ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                     ; Untyped                     ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                     ; Untyped                     ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                     ; Untyped                     ;
; SKIP_VCO                      ; OFF                     ; Untyped                     ;
; SWITCH_OVER_COUNTER           ; 0                       ; Untyped                     ;
; SWITCH_OVER_TYPE              ; AUTO                    ; Untyped                     ;
; FEEDBACK_SOURCE               ; EXTCLK0                 ; Untyped                     ;
; BANDWIDTH                     ; 0                       ; Untyped                     ;
; BANDWIDTH_TYPE                ; AUTO                    ; Untyped                     ;
; SPREAD_FREQUENCY              ; 0                       ; Untyped                     ;
; DOWN_SPREAD                   ; 0                       ; Untyped                     ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                     ; Untyped                     ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                     ; Untyped                     ;
; CLK9_MULTIPLY_BY              ; 0                       ; Untyped                     ;
; CLK8_MULTIPLY_BY              ; 0                       ; Untyped                     ;
; CLK7_MULTIPLY_BY              ; 0                       ; Untyped                     ;
; CLK6_MULTIPLY_BY              ; 0                       ; Untyped                     ;
; CLK5_MULTIPLY_BY              ; 1                       ; Untyped                     ;
; CLK4_MULTIPLY_BY              ; 1                       ; Untyped                     ;
; CLK3_MULTIPLY_BY              ; 1                       ; Untyped                     ;
; CLK2_MULTIPLY_BY              ; 1                       ; Untyped                     ;
; CLK1_MULTIPLY_BY              ; 4                       ; Signed Integer              ;
; CLK0_MULTIPLY_BY              ; 32                      ; Signed Integer              ;
; CLK9_DIVIDE_BY                ; 0                       ; Untyped                     ;
; CLK8_DIVIDE_BY                ; 0                       ; Untyped                     ;
; CLK7_DIVIDE_BY                ; 0                       ; Untyped                     ;
; CLK6_DIVIDE_BY                ; 0                       ; Untyped                     ;
; CLK5_DIVIDE_BY                ; 1                       ; Untyped                     ;
; CLK4_DIVIDE_BY                ; 1                       ; Untyped                     ;
; CLK3_DIVIDE_BY                ; 1                       ; Untyped                     ;
; CLK2_DIVIDE_BY                ; 1                       ; Untyped                     ;
; CLK1_DIVIDE_BY                ; 5                       ; Signed Integer              ;
; CLK0_DIVIDE_BY                ; 5                       ; Signed Integer              ;
; CLK9_PHASE_SHIFT              ; 0                       ; Untyped                     ;
; CLK8_PHASE_SHIFT              ; 0                       ; Untyped                     ;
; CLK7_PHASE_SHIFT              ; 0                       ; Untyped                     ;
; CLK6_PHASE_SHIFT              ; 0                       ; Untyped                     ;
; CLK5_PHASE_SHIFT              ; 0                       ; Untyped                     ;
; CLK4_PHASE_SHIFT              ; 0                       ; Untyped                     ;
; CLK3_PHASE_SHIFT              ; 0                       ; Untyped                     ;
; CLK2_PHASE_SHIFT              ; 0                       ; Untyped                     ;
; CLK1_PHASE_SHIFT              ; 0                       ; Untyped                     ;
; CLK0_PHASE_SHIFT              ; 0                       ; Untyped                     ;
; CLK5_TIME_DELAY               ; 0                       ; Untyped                     ;
; CLK4_TIME_DELAY               ; 0                       ; Untyped                     ;
; CLK3_TIME_DELAY               ; 0                       ; Untyped                     ;
; CLK2_TIME_DELAY               ; 0                       ; Untyped                     ;
; CLK1_TIME_DELAY               ; 0                       ; Untyped                     ;
; CLK0_TIME_DELAY               ; 0                       ; Untyped                     ;
; CLK9_DUTY_CYCLE               ; 50                      ; Untyped                     ;
; CLK8_DUTY_CYCLE               ; 50                      ; Untyped                     ;
; CLK7_DUTY_CYCLE               ; 50                      ; Untyped                     ;
; CLK6_DUTY_CYCLE               ; 50                      ; Untyped                     ;
; CLK5_DUTY_CYCLE               ; 50                      ; Untyped                     ;
; CLK4_DUTY_CYCLE               ; 50                      ; Untyped                     ;
; CLK3_DUTY_CYCLE               ; 50                      ; Untyped                     ;
; CLK2_DUTY_CYCLE               ; 50                      ; Untyped                     ;
; CLK1_DUTY_CYCLE               ; 50                      ; Signed Integer              ;
; CLK0_DUTY_CYCLE               ; 50                      ; Signed Integer              ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                     ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                     ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                     ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                     ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                     ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                     ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                     ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                     ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                     ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                     ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                     ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                     ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                     ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                     ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                     ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                     ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                     ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                     ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                     ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                     ;
; LOCK_WINDOW_UI                ;  0.05                   ; Untyped                     ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                  ; Untyped                     ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                  ; Untyped                     ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                  ; Untyped                     ;
; DPA_MULTIPLY_BY               ; 0                       ; Untyped                     ;
; DPA_DIVIDE_BY                 ; 1                       ; Untyped                     ;
; DPA_DIVIDER                   ; 0                       ; Untyped                     ;
; EXTCLK3_MULTIPLY_BY           ; 1                       ; Untyped                     ;
; EXTCLK2_MULTIPLY_BY           ; 1                       ; Untyped                     ;
; EXTCLK1_MULTIPLY_BY           ; 1                       ; Untyped                     ;
; EXTCLK0_MULTIPLY_BY           ; 1                       ; Untyped                     ;
; EXTCLK3_DIVIDE_BY             ; 1                       ; Untyped                     ;
; EXTCLK2_DIVIDE_BY             ; 1                       ; Untyped                     ;
; EXTCLK1_DIVIDE_BY             ; 1                       ; Untyped                     ;
; EXTCLK0_DIVIDE_BY             ; 1                       ; Untyped                     ;
; EXTCLK3_PHASE_SHIFT           ; 0                       ; Untyped                     ;
; EXTCLK2_PHASE_SHIFT           ; 0                       ; Untyped                     ;
; EXTCLK1_PHASE_SHIFT           ; 0                       ; Untyped                     ;
; EXTCLK0_PHASE_SHIFT           ; 0                       ; Untyped                     ;
; EXTCLK3_TIME_DELAY            ; 0                       ; Untyped                     ;
; EXTCLK2_TIME_DELAY            ; 0                       ; Untyped                     ;
; EXTCLK1_TIME_DELAY            ; 0                       ; Untyped                     ;
; EXTCLK0_TIME_DELAY            ; 0                       ; Untyped                     ;
; EXTCLK3_DUTY_CYCLE            ; 50                      ; Untyped                     ;
; EXTCLK2_DUTY_CYCLE            ; 50                      ; Untyped                     ;
; EXTCLK1_DUTY_CYCLE            ; 50                      ; Untyped                     ;
; EXTCLK0_DUTY_CYCLE            ; 50                      ; Untyped                     ;
; VCO_MULTIPLY_BY               ; 0                       ; Untyped                     ;
; VCO_DIVIDE_BY                 ; 0                       ; Untyped                     ;
; SCLKOUT0_PHASE_SHIFT          ; 0                       ; Untyped                     ;
; SCLKOUT1_PHASE_SHIFT          ; 0                       ; Untyped                     ;
; VCO_MIN                       ; 0                       ; Untyped                     ;
; VCO_MAX                       ; 0                       ; Untyped                     ;
; VCO_CENTER                    ; 0                       ; Untyped                     ;
; PFD_MIN                       ; 0                       ; Untyped                     ;
; PFD_MAX                       ; 0                       ; Untyped                     ;
; M_INITIAL                     ; 0                       ; Untyped                     ;
; M                             ; 0                       ; Untyped                     ;
; N                             ; 1                       ; Untyped                     ;
; M2                            ; 1                       ; Untyped                     ;
; N2                            ; 1                       ; Untyped                     ;
; SS                            ; 1                       ; Untyped                     ;
; C0_HIGH                       ; 0                       ; Untyped                     ;
; C1_HIGH                       ; 0                       ; Untyped                     ;
; C2_HIGH                       ; 0                       ; Untyped                     ;
; C3_HIGH                       ; 0                       ; Untyped                     ;
; C4_HIGH                       ; 0                       ; Untyped                     ;
; C5_HIGH                       ; 0                       ; Untyped                     ;
; C6_HIGH                       ; 0                       ; Untyped                     ;
; C7_HIGH                       ; 0                       ; Untyped                     ;
; C8_HIGH                       ; 0                       ; Untyped                     ;
; C9_HIGH                       ; 0                       ; Untyped                     ;
; C0_LOW                        ; 0                       ; Untyped                     ;
; C1_LOW                        ; 0                       ; Untyped                     ;
; C2_LOW                        ; 0                       ; Untyped                     ;
; C3_LOW                        ; 0                       ; Untyped                     ;
; C4_LOW                        ; 0                       ; Untyped                     ;
; C5_LOW                        ; 0                       ; Untyped                     ;
; C6_LOW                        ; 0                       ; Untyped                     ;
; C7_LOW                        ; 0                       ; Untyped                     ;
; C8_LOW                        ; 0                       ; Untyped                     ;
; C9_LOW                        ; 0                       ; Untyped                     ;
; C0_INITIAL                    ; 0                       ; Untyped                     ;
; C1_INITIAL                    ; 0                       ; Untyped                     ;
; C2_INITIAL                    ; 0                       ; Untyped                     ;
; C3_INITIAL                    ; 0                       ; Untyped                     ;
; C4_INITIAL                    ; 0                       ; Untyped                     ;
; C5_INITIAL                    ; 0                       ; Untyped                     ;
; C6_INITIAL                    ; 0                       ; Untyped                     ;
; C7_INITIAL                    ; 0                       ; Untyped                     ;
; C8_INITIAL                    ; 0                       ; Untyped                     ;
; C9_INITIAL                    ; 0                       ; Untyped                     ;
; C0_MODE                       ; BYPASS                  ; Untyped                     ;
; C1_MODE                       ; BYPASS                  ; Untyped                     ;
; C2_MODE                       ; BYPASS                  ; Untyped                     ;
; C3_MODE                       ; BYPASS                  ; Untyped                     ;
; C4_MODE                       ; BYPASS                  ; Untyped                     ;
; C5_MODE                       ; BYPASS                  ; Untyped                     ;
; C6_MODE                       ; BYPASS                  ; Untyped                     ;
; C7_MODE                       ; BYPASS                  ; Untyped                     ;
; C8_MODE                       ; BYPASS                  ; Untyped                     ;
; C9_MODE                       ; BYPASS                  ; Untyped                     ;
; C0_PH                         ; 0                       ; Untyped                     ;
; C1_PH                         ; 0                       ; Untyped                     ;
; C2_PH                         ; 0                       ; Untyped                     ;
; C3_PH                         ; 0                       ; Untyped                     ;
; C4_PH                         ; 0                       ; Untyped                     ;
; C5_PH                         ; 0                       ; Untyped                     ;
; C6_PH                         ; 0                       ; Untyped                     ;
; C7_PH                         ; 0                       ; Untyped                     ;
; C8_PH                         ; 0                       ; Untyped                     ;
; C9_PH                         ; 0                       ; Untyped                     ;
; L0_HIGH                       ; 1                       ; Untyped                     ;
; L1_HIGH                       ; 1                       ; Untyped                     ;
; G0_HIGH                       ; 1                       ; Untyped                     ;
; G1_HIGH                       ; 1                       ; Untyped                     ;
; G2_HIGH                       ; 1                       ; Untyped                     ;
; G3_HIGH                       ; 1                       ; Untyped                     ;
; E0_HIGH                       ; 1                       ; Untyped                     ;
; E1_HIGH                       ; 1                       ; Untyped                     ;
; E2_HIGH                       ; 1                       ; Untyped                     ;
; E3_HIGH                       ; 1                       ; Untyped                     ;
; L0_LOW                        ; 1                       ; Untyped                     ;
; L1_LOW                        ; 1                       ; Untyped                     ;
; G0_LOW                        ; 1                       ; Untyped                     ;
; G1_LOW                        ; 1                       ; Untyped                     ;
; G2_LOW                        ; 1                       ; Untyped                     ;
; G3_LOW                        ; 1                       ; Untyped                     ;
; E0_LOW                        ; 1                       ; Untyped                     ;
; E1_LOW                        ; 1                       ; Untyped                     ;
; E2_LOW                        ; 1                       ; Untyped                     ;
; E3_LOW                        ; 1                       ; Untyped                     ;
; L0_INITIAL                    ; 1                       ; Untyped                     ;
; L1_INITIAL                    ; 1                       ; Untyped                     ;
; G0_INITIAL                    ; 1                       ; Untyped                     ;
; G1_INITIAL                    ; 1                       ; Untyped                     ;
; G2_INITIAL                    ; 1                       ; Untyped                     ;
; G3_INITIAL                    ; 1                       ; Untyped                     ;
; E0_INITIAL                    ; 1                       ; Untyped                     ;
; E1_INITIAL                    ; 1                       ; Untyped                     ;
; E2_INITIAL                    ; 1                       ; Untyped                     ;
; E3_INITIAL                    ; 1                       ; Untyped                     ;
; L0_MODE                       ; BYPASS                  ; Untyped                     ;
; L1_MODE                       ; BYPASS                  ; Untyped                     ;
; G0_MODE                       ; BYPASS                  ; Untyped                     ;
; G1_MODE                       ; BYPASS                  ; Untyped                     ;
; G2_MODE                       ; BYPASS                  ; Untyped                     ;
; G3_MODE                       ; BYPASS                  ; Untyped                     ;
; E0_MODE                       ; BYPASS                  ; Untyped                     ;
; E1_MODE                       ; BYPASS                  ; Untyped                     ;
; E2_MODE                       ; BYPASS                  ; Untyped                     ;
; E3_MODE                       ; BYPASS                  ; Untyped                     ;
; L0_PH                         ; 0                       ; Untyped                     ;
; L1_PH                         ; 0                       ; Untyped                     ;
; G0_PH                         ; 0                       ; Untyped                     ;
; G1_PH                         ; 0                       ; Untyped                     ;
; G2_PH                         ; 0                       ; Untyped                     ;
; G3_PH                         ; 0                       ; Untyped                     ;
; E0_PH                         ; 0                       ; Untyped                     ;
; E1_PH                         ; 0                       ; Untyped                     ;
; E2_PH                         ; 0                       ; Untyped                     ;
; E3_PH                         ; 0                       ; Untyped                     ;
; M_PH                          ; 0                       ; Untyped                     ;
; C1_USE_CASC_IN                ; OFF                     ; Untyped                     ;
; C2_USE_CASC_IN                ; OFF                     ; Untyped                     ;
; C3_USE_CASC_IN                ; OFF                     ; Untyped                     ;
; C4_USE_CASC_IN                ; OFF                     ; Untyped                     ;
; C5_USE_CASC_IN                ; OFF                     ; Untyped                     ;
; C6_USE_CASC_IN                ; OFF                     ; Untyped                     ;
; C7_USE_CASC_IN                ; OFF                     ; Untyped                     ;
; C8_USE_CASC_IN                ; OFF                     ; Untyped                     ;
; C9_USE_CASC_IN                ; OFF                     ; Untyped                     ;
; CLK0_COUNTER                  ; G0                      ; Untyped                     ;
; CLK1_COUNTER                  ; G0                      ; Untyped                     ;
; CLK2_COUNTER                  ; G0                      ; Untyped                     ;
; CLK3_COUNTER                  ; G0                      ; Untyped                     ;
; CLK4_COUNTER                  ; G0                      ; Untyped                     ;
; CLK5_COUNTER                  ; G0                      ; Untyped                     ;
; CLK6_COUNTER                  ; E0                      ; Untyped                     ;
; CLK7_COUNTER                  ; E1                      ; Untyped                     ;
; CLK8_COUNTER                  ; E2                      ; Untyped                     ;
; CLK9_COUNTER                  ; E3                      ; Untyped                     ;
; L0_TIME_DELAY                 ; 0                       ; Untyped                     ;
; L1_TIME_DELAY                 ; 0                       ; Untyped                     ;
; G0_TIME_DELAY                 ; 0                       ; Untyped                     ;
; G1_TIME_DELAY                 ; 0                       ; Untyped                     ;
; G2_TIME_DELAY                 ; 0                       ; Untyped                     ;
; G3_TIME_DELAY                 ; 0                       ; Untyped                     ;
; E0_TIME_DELAY                 ; 0                       ; Untyped                     ;
; E1_TIME_DELAY                 ; 0                       ; Untyped                     ;
; E2_TIME_DELAY                 ; 0                       ; Untyped                     ;
; E3_TIME_DELAY                 ; 0                       ; Untyped                     ;
; M_TIME_DELAY                  ; 0                       ; Untyped                     ;
; N_TIME_DELAY                  ; 0                       ; Untyped                     ;
; EXTCLK3_COUNTER               ; E3                      ; Untyped                     ;
; EXTCLK2_COUNTER               ; E2                      ; Untyped                     ;
; EXTCLK1_COUNTER               ; E1                      ; Untyped                     ;
; EXTCLK0_COUNTER               ; E0                      ; Untyped                     ;
; ENABLE0_COUNTER               ; L0                      ; Untyped                     ;
; ENABLE1_COUNTER               ; L0                      ; Untyped                     ;
; CHARGE_PUMP_CURRENT           ; 2                       ; Untyped                     ;
; LOOP_FILTER_R                 ;  1.000000               ; Untyped                     ;
; LOOP_FILTER_C                 ; 5                       ; Untyped                     ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                    ; Untyped                     ;
; LOOP_FILTER_R_BITS            ; 9999                    ; Untyped                     ;
; LOOP_FILTER_C_BITS            ; 9999                    ; Untyped                     ;
; VCO_POST_SCALE                ; 0                       ; Untyped                     ;
; CLK2_OUTPUT_FREQUENCY         ; 0                       ; Untyped                     ;
; CLK1_OUTPUT_FREQUENCY         ; 0                       ; Untyped                     ;
; CLK0_OUTPUT_FREQUENCY         ; 0                       ; Untyped                     ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV GX           ; Untyped                     ;
; PORT_CLKENA0                  ; PORT_UNUSED             ; Untyped                     ;
; PORT_CLKENA1                  ; PORT_UNUSED             ; Untyped                     ;
; PORT_CLKENA2                  ; PORT_UNUSED             ; Untyped                     ;
; PORT_CLKENA3                  ; PORT_UNUSED             ; Untyped                     ;
; PORT_CLKENA4                  ; PORT_UNUSED             ; Untyped                     ;
; PORT_CLKENA5                  ; PORT_UNUSED             ; Untyped                     ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY       ; Untyped                     ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY       ; Untyped                     ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY       ; Untyped                     ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY       ; Untyped                     ;
; PORT_EXTCLK0                  ; PORT_UNUSED             ; Untyped                     ;
; PORT_EXTCLK1                  ; PORT_UNUSED             ; Untyped                     ;
; PORT_EXTCLK2                  ; PORT_UNUSED             ; Untyped                     ;
; PORT_EXTCLK3                  ; PORT_UNUSED             ; Untyped                     ;
; PORT_CLKBAD0                  ; PORT_UNUSED             ; Untyped                     ;
; PORT_CLKBAD1                  ; PORT_UNUSED             ; Untyped                     ;
; PORT_CLK0                     ; PORT_USED               ; Untyped                     ;
; PORT_CLK1                     ; PORT_USED               ; Untyped                     ;
; PORT_CLK2                     ; PORT_UNUSED             ; Untyped                     ;
; PORT_CLK3                     ; PORT_UNUSED             ; Untyped                     ;
; PORT_CLK4                     ; PORT_UNUSED             ; Untyped                     ;
; PORT_CLK5                     ; PORT_UNUSED             ; Untyped                     ;
; PORT_CLK6                     ; PORT_UNUSED             ; Untyped                     ;
; PORT_CLK7                     ; PORT_UNUSED             ; Untyped                     ;
; PORT_CLK8                     ; PORT_UNUSED             ; Untyped                     ;
; PORT_CLK9                     ; PORT_UNUSED             ; Untyped                     ;
; PORT_SCANDATA                 ; PORT_UNUSED             ; Untyped                     ;
; PORT_SCANDATAOUT              ; PORT_UNUSED             ; Untyped                     ;
; PORT_SCANDONE                 ; PORT_UNUSED             ; Untyped                     ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY       ; Untyped                     ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY       ; Untyped                     ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED             ; Untyped                     ;
; PORT_CLKLOSS                  ; PORT_UNUSED             ; Untyped                     ;
; PORT_INCLK1                   ; PORT_UNUSED             ; Untyped                     ;
; PORT_INCLK0                   ; PORT_USED               ; Untyped                     ;
; PORT_FBIN                     ; PORT_UNUSED             ; Untyped                     ;
; PORT_PLLENA                   ; PORT_UNUSED             ; Untyped                     ;
; PORT_CLKSWITCH                ; PORT_UNUSED             ; Untyped                     ;
; PORT_ARESET                   ; PORT_UNUSED             ; Untyped                     ;
; PORT_PFDENA                   ; PORT_UNUSED             ; Untyped                     ;
; PORT_SCANCLK                  ; PORT_UNUSED             ; Untyped                     ;
; PORT_SCANACLR                 ; PORT_UNUSED             ; Untyped                     ;
; PORT_SCANREAD                 ; PORT_UNUSED             ; Untyped                     ;
; PORT_SCANWRITE                ; PORT_UNUSED             ; Untyped                     ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY       ; Untyped                     ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY       ; Untyped                     ;
; PORT_LOCKED                   ; PORT_USED               ; Untyped                     ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED             ; Untyped                     ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY       ; Untyped                     ;
; PORT_PHASEDONE                ; PORT_UNUSED             ; Untyped                     ;
; PORT_PHASESTEP                ; PORT_UNUSED             ; Untyped                     ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED             ; Untyped                     ;
; PORT_SCANCLKENA               ; PORT_UNUSED             ; Untyped                     ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED             ; Untyped                     ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY       ; Untyped                     ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY       ; Untyped                     ;
; M_TEST_SOURCE                 ; 5                       ; Untyped                     ;
; C0_TEST_SOURCE                ; 5                       ; Untyped                     ;
; C1_TEST_SOURCE                ; 5                       ; Untyped                     ;
; C2_TEST_SOURCE                ; 5                       ; Untyped                     ;
; C3_TEST_SOURCE                ; 5                       ; Untyped                     ;
; C4_TEST_SOURCE                ; 5                       ; Untyped                     ;
; C5_TEST_SOURCE                ; 5                       ; Untyped                     ;
; C6_TEST_SOURCE                ; 5                       ; Untyped                     ;
; C7_TEST_SOURCE                ; 5                       ; Untyped                     ;
; C8_TEST_SOURCE                ; 5                       ; Untyped                     ;
; C9_TEST_SOURCE                ; 5                       ; Untyped                     ;
; CBXI_PARAMETER                ; MyPLL_altpll            ; Untyped                     ;
; VCO_FREQUENCY_CONTROL         ; AUTO                    ; Untyped                     ;
; VCO_PHASE_SHIFT_STEP          ; 0                       ; Untyped                     ;
; WIDTH_CLOCK                   ; 5                       ; Signed Integer              ;
; WIDTH_PHASECOUNTERSELECT      ; 4                       ; Untyped                     ;
; USING_FBMIMICBIDIR_PORT       ; OFF                     ; Untyped                     ;
; DEVICE_FAMILY                 ; Cyclone IV GX           ; Untyped                     ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                  ; Untyped                     ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                     ; Untyped                     ;
; AUTO_CARRY_CHAINS             ; ON                      ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS          ; OFF                     ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS           ; ON                      ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS        ; OFF                     ; IGNORE_CASCADE              ;
+-------------------------------+-------------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Partition Dependent Files                                                                                   ;
+-------------------------------------------+--------------------+---------+----------------------------------+
; File                                      ; Location           ; Library ; Checksum                         ;
+-------------------------------------------+--------------------+---------+----------------------------------+
; libraries/megafunctions/aglobal141.inc    ; Quartus II Install ; work    ; 533c7ba2a4f6ade9514bdca75c93e92a ;
; libraries/megafunctions/altpll.tdf        ; Quartus II Install ; work    ; 3366e5ee237eb9dbc51b9a3e4bf4326f ;
; libraries/megafunctions/cycloneii_pll.inc ; Quartus II Install ; work    ; c2ee779f089b03bc181df753ea85b3ef ;
; libraries/megafunctions/stratix_pll.inc   ; Quartus II Install ; work    ; a9a94c5b0e18105f7ae8c218a67ec9f7 ;
; libraries/megafunctions/stratixii_pll.inc ; Quartus II Install ; work    ; 6797ab505ed700f1a221e4a213e106a6 ;
; db/mypll_altpll.v                         ; Project Directory  ; work    ; d8e18a6954695b336b20abf0fb543879 ;
; DSReceiver.v                              ; Project Directory  ; work    ; 3a095ac8cc3ba5d5430e386dda57e302 ;
; MyPLL/MyPLL.v                             ; Project Directory  ; work    ; 689093bb4c9a5a031c2f8f823583f25b ;
+-------------------------------------------+--------------------+---------+----------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+------------------------------------+----------------+
; Type                               ; Count          ;
+------------------------------------+----------------+
; blackbox                           ; 2              ;
;     AD5624:AD5624_inst             ; 1              ;
;     AD9253Driver:AD9253Driver_inst ; 1              ;
; boundary_port                      ; 18             ;
; cycloneiii_lcell_comb              ; 20             ;
;     normal                         ; 20             ;
;         1 data inputs              ; 1              ;
;         3 data inputs              ; 1              ;
;         4 data inputs              ; 18             ;
; cycloneiv_pll                      ; 1              ;
;                                    ;                ;
; Max LUT depth                      ; 3.00           ;
; Average LUT depth                  ; 2.41           ;
+------------------------------------+----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition "AD5624:AD5624_inst" Resource Utilization by Entity                                                                                                                                      ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+--------------------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name            ; Library Name ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+--------------------------------+--------------+
; |DSReceiver                ; 79 (0)            ; 53 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DSReceiver                    ; work         ;
;    |AD5624:AD5624_inst|    ; 79 (79)           ; 53 (53)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DSReceiver|AD5624:AD5624_inst ; work         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+--------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------+
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |DSReceiver|AD5624:AD5624_inst|data_buf[23] ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DSReceiver|AD5624:AD5624_inst|data_buf[5]  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DSReceiver|AD5624:AD5624_inst|REG_COUNT[2] ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DSReceiver|AD5624:AD5624_inst|sclkcount[7] ;
; 10:1               ; 5 bits    ; 30 LEs        ; 25 LEs               ; 5 LEs                  ; Yes        ; |DSReceiver|AD5624:AD5624_inst|data_buf[10] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------+


+---------------------------------------------------------------------------+
; Partition Dependent Files                                                 ;
+----------+-------------------+---------+----------------------------------+
; File     ; Location          ; Library ; Checksum                         ;
+----------+-------------------+---------+----------------------------------+
; ad5624.v ; Project Directory ; work    ; 24d69243030aeec873580e115787d884 ;
+----------+-------------------+---------+----------------------------------+


+--------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition AD5624:AD5624_inst ;
+-----------------------+--------------------------------------------+
; Type                  ; Count                                      ;
+-----------------------+--------------------------------------------+
; boundary_port         ; 5                                          ;
; cycloneiii_ff         ; 53                                         ;
;     ENA               ; 21                                         ;
;     ENA SCLR          ; 10                                         ;
;     ENA SLD           ; 2                                          ;
;     SCLR              ; 17                                         ;
;     SLD               ; 1                                          ;
;     plain             ; 2                                          ;
; cycloneiii_lcell_comb ; 79                                         ;
;     arith             ; 22                                         ;
;         2 data inputs ; 22                                         ;
;     normal            ; 57                                         ;
;         1 data inputs ; 2                                          ;
;         2 data inputs ; 6                                          ;
;         3 data inputs ; 25                                         ;
;         4 data inputs ; 24                                         ;
;                       ;                                            ;
; Max LUT depth         ; 4.00                                       ;
; Average LUT depth     ; 2.16                                       ;
+-----------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition "AD9253Driver:AD9253Driver_inst" Resource Utilization by Entity                                                                                                                                               ;
+-------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+--------------------------------------------+--------------+
; Compilation Hierarchy Node          ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                        ; Library Name ;
+-------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+--------------------------------------------+--------------+
; |DSReceiver                         ; 81 (0)            ; 182 (0)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DSReceiver                                ; work         ;
;    |AD9253Driver:AD9253Driver_inst| ; 81 (81)           ; 182 (182)    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DSReceiver|AD9253Driver:AD9253Driver_inst ; work         ;
+-------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+--------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------+
; Partition Dependent Files                                                       ;
+----------------+-------------------+---------+----------------------------------+
; File           ; Location          ; Library ; Checksum                         ;
+----------------+-------------------+---------+----------------------------------+
; AD9253Driver.v ; Project Directory ; work    ; b0d5669ad8c9a9b30a61db7f5bda8e9c ;
+----------------+-------------------+---------+----------------------------------+


+--------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition AD9253Driver:AD9253Driver_inst ;
+-----------------------+--------------------------------------------------------+
; Type                  ; Count                                                  ;
+-----------------------+--------------------------------------------------------+
; boundary_port         ; 89                                                     ;
; cycloneiii_ff         ; 182                                                    ;
;     ENA               ; 168                                                    ;
;     SCLR              ; 4                                                      ;
;     plain             ; 10                                                     ;
; cycloneiii_lcell_comb ; 81                                                     ;
;     normal            ; 81                                                     ;
;         2 data inputs ; 9                                                      ;
;         3 data inputs ; 72                                                     ;
;                       ;                                                        ;
; Max LUT depth         ; 1.00                                                   ;
; Average LUT depth     ; 0.75                                                   ;
+-----------------------+--------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                    ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                           ; Type           ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                   ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                       ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                 ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                               ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                               ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                               ; Signed Integer ;
; sld_data_bits                                   ; 51                                                                                                                                                                              ; Untyped        ;
; sld_trigger_bits                                ; 51                                                                                                                                                                              ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                              ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                           ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                           ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                               ; Untyped        ;
; sld_sample_depth                                ; 256                                                                                                                                                                             ; Untyped        ;
; sld_segment_size                                ; 256                                                                                                                                                                             ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                            ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                              ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                               ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                               ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                               ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                               ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                               ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                               ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                               ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                               ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                               ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                        ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                               ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                               ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                            ; String         ;
; sld_inversion_mask_length                       ; 175                                                                                                                                                                             ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                               ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                       ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                               ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                               ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                             ; Untyped        ;
; sld_storage_qualifier_bits                      ; 51                                                                                                                                                                              ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                               ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                             ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                               ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                               ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                           ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                               ; Signed Integer ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MyPLL:MyPLL_inst"                                                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c0   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 51                  ; 51               ; 256          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; sld_signaltap:auto_signaltap_0 ; 00:00:09     ;
; sld_hub:auto_hub               ; 00:00:09     ;
; AD9253Driver:AD9253Driver_inst ; 00:00:09     ;
; Top                            ; 00:00:09     ;
+--------------------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 14.1.0 Build 186 12/03/2014 SJ Full Version
    Info: Processing started: Thu Nov 22 06:44:40 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DSReceiver -c DSReceiver
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file dsreceiver.v
    Info (12023): Found entity 1: DSReceiver
Info (12021): Found 1 design units, including 1 entities, in source file mypll/mypll.v
    Info (12023): Found entity 1: MyPLL
Info (12021): Found 1 design units, including 1 entities, in source file ad9253driver.v
    Info (12023): Found entity 1: AD9253Driver
Info (12127): Elaborating entity "DSReceiver" for the top level hierarchy
Info (12128): Elaborating entity "MyPLL" for hierarchy "MyPLL:MyPLL_inst"
Info (12128): Elaborating entity "altpll" for hierarchy "MyPLL:MyPLL_inst|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "MyPLL:MyPLL_inst|altpll:altpll_component"
Info (12133): Instantiated megafunction "MyPLL:MyPLL_inst|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "5"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "32"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "5"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "4"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "10000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV GX"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=MyPLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mypll_altpll.v
    Info (12023): Found entity 1: MyPLL_altpll
Info (12128): Elaborating entity "MyPLL_altpll" for hierarchy "MyPLL:MyPLL_inst|altpll:altpll_component|MyPLL_altpll:auto_generated"
Warning (12125): Using design file ad5624.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: AD5624
Info (12128): Elaborating entity "AD5624" for hierarchy "AD5624:AD5624_inst"
Info (12128): Elaborating entity "AD9253Driver" for hierarchy "AD9253Driver:AD9253Driver_inst"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8224.tdf
    Info (12023): Found entity 1: altsyncram_8224
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_o0d.tdf
    Info (12023): Found entity 1: mux_o0d
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_73g.tdf
    Info (12023): Found entity 1: decode_73g
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_hki.tdf
    Info (12023): Found entity 1: cntr_hki
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_mkc.tdf
    Info (12023): Found entity 1: cmpr_mkc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_faj.tdf
    Info (12023): Found entity 1: cntr_faj
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_fki.tdf
    Info (12023): Found entity 1: cntr_fki
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_lkc.tdf
    Info (12023): Found entity 1: cmpr_lkc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_s6j.tdf
    Info (12023): Found entity 1: cntr_s6j
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_hkc.tdf
    Info (12023): Found entity 1: cmpr_hkc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (11170): Start IP generation for the debug fabric within sld_hub.
Info (11172): Alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 5 modules, 5 files
Info (11171): Finished IP generation for the debug fabric within sld_hub.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6bdeecbe/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6bdeecbe/submodules/alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_ident
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6bdeecbe/submodules/alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_presplit
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld6bdeecbe/submodules/alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_sldfabric-rtl
    Info (12023): Found entity 1: alt_sld_fab_sldfabric
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6bdeecbe/submodules/alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_splitter
Info (12206): 4 design partitions require synthesis
    Info (12210): Partition "Top" requires synthesis because its netlist type is Source File
    Info (12210): Partition "AD9253Driver:AD9253Driver_inst" requires synthesis because its netlist type is Source File
    Info (12211): Partition "sld_signaltap:auto_signaltap_0" requires synthesis because there were changes to its dependent source files
    Info (12211): Partition "sld_hub:auto_hub" requires synthesis because there were changes to its dependent source files
Info (12207): 1 design partition does not require synthesis
    Info (12229): Partition "AD5624:AD5624_inst" does not require synthesis because there were no relevant design changes
Info (281037): Using 4 processors to synthesize 4 partitions in parallel
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 14.1.0 Build 186 12/03/2014 SJ Full Version
    Info: Processing started: Thu Nov 22 06:45:07 2018
Info: Command: quartus_map --parallel=1 --helper=0 --helper_type=user_partition --partition=Top DSReceiver -c DSReceiver
Info (281020): Starting Logic Optimization and Technology Mapping for Top Partition
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (21057): Implemented 41 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 12 input pins
    Info (21059): Implemented 6 output pins
    Info (21061): Implemented 20 logic cells
    Info (21065): Implemented 1 PLLs
    Info (21071): Implemented 2 partitions
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 652 megabytes
    Info: Processing ended: Thu Nov 22 06:45:11 2018
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:14
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 14.1.0 Build 186 12/03/2014 SJ Full Version
    Info: Processing started: Thu Nov 22 06:45:07 2018
Info: Command: quartus_map --parallel=1 --helper=2 --helper_type=user_partition --partition=AD9253Driver:AD9253Driver_inst DSReceiver -c DSReceiver
Info (281019): Starting Logic Optimization and Technology Mapping for Partition AD9253Driver:AD9253Driver_inst
Info (286031): Timing-Driven Synthesis is running on partition "AD9253Driver:AD9253Driver_inst"
Info (21057): Implemented 287 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 10 input pins
    Info (21059): Implemented 79 output pins
    Info (21061): Implemented 198 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 653 megabytes
    Info: Processing ended: Thu Nov 22 06:45:11 2018
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:14
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 14.1.0 Build 186 12/03/2014 SJ Full Version
    Info: Processing started: Thu Nov 22 06:45:07 2018
Info: Command: quartus_map --parallel=1 --helper=3 --helper_type=user_partition --partition=sld_signaltap:auto_signaltap_0 DSReceiver -c DSReceiver
Info (281019): Starting Logic Optimization and Technology Mapping for Partition sld_signaltap:auto_signaltap_0
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_signaltap:auto_signaltap_0"
Info (21057): Implemented 1487 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 221 input pins
    Info (21059): Implemented 117 output pins
    Info (21061): Implemented 1098 logic cells
    Info (21064): Implemented 51 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 647 megabytes
    Info: Processing ended: Thu Nov 22 06:45:12 2018
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:16
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 14.1.0 Build 186 12/03/2014 SJ Full Version
    Info: Processing started: Thu Nov 22 06:45:07 2018
Info: Command: quartus_map --parallel=1 --helper=4 --helper_type=user_partition --partition=sld_hub:auto_hub DSReceiver -c DSReceiver
Info (281019): Starting Logic Optimization and Technology Mapping for Partition sld_hub:auto_hub
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (21057): Implemented 273 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 44 input pins
    Info (21059): Implemented 62 output pins
    Info (21061): Implemented 167 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 642 megabytes
    Info: Processing ended: Thu Nov 22 06:45:11 2018
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:14
Info (281038): Finished parallel synthesis of all partitions
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 746 megabytes
    Info: Processing ended: Thu Nov 22 06:45:13 2018
    Info: Elapsed time: 00:00:33
    Info: Total CPU time (on all processors): 00:01:05


