["Jade",{"/user/MemUnit2":{"properties":{"name":{"edit":"yes","type":"name","value":"","label":"Name"}},"schematic":[["memory",[0,0,0],{"name":"Mem2","contents":"0 1 2 3","naddr":"2","ndata":"2"}],["wire",[0,0,0,-8,0],{"signal":"addr[1:0]","width":"2"}],["wire",[0,8,0,-8,0],{"signal":"oe"}],["wire",[0,16,0,-8,0],{"signal":"we"}],["wire",[0,24,0,-8,0],{"signal":"clk"}],["wire",[72,0,0,8,0],{"signal":"d[1:0]"}]],"test":[["test",".power Vdd=1\n.thresholds Vol=0 Vil=0.1 Vih=0.9 Voh=1\n\n.group inputs ADDR[1:0] OE WE\n.group outputs D[1:0]\n\n.mode gate\n\n.cycle CLK=1 tran 1n assert inputs tran 49n CLK=0 tran 50n sample outputs \n\n0000 --\n0100 --\n1001 --\n1101 --\n\n0010 00\n0110 01\n1010 10\n1110 11\n\n\n.plot CLK\n.plot X(ADDR[1:0])\n.plot OE\n.plot WE\n.plot X(D[1:0])\n\n\n"]]}}]