

================================================================
== Vivado HLS Report for 'exp_13_7_s'
================================================================
* Date:           Thu May  2 15:41:04 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn_ap_type
* Solution:       W12_6
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    15.178|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.83>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%x_V_read = call i13 @_ssdm_op_Read.ap_auto.i13(i13 %x_V)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:182]   --->   Operation 3 'read' 'x_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%x_l_V = sext i13 %x_V_read to i23" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:182]   --->   Operation 4 'sext' 'x_l_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_Result_12 = call i4 @_ssdm_op_PartSelect.i4.i13.i32.i32(i13 %x_V_read, i32 6, i32 9)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:185]   --->   Operation 5 'partselect' 'p_Result_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%trunc_ln612 = trunc i13 %x_V_read to i6" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:187]   --->   Operation 6 'trunc' 'trunc_ln612' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_Result_13 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %trunc_ln612, i5 0)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:187]   --->   Operation 7 'bitconcatenate' 'p_Result_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %x_V_read, i32 12)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:191]   --->   Operation 8 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns) (grouped into LUT with out node or_ln194)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %x_l_V, i32 9)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:191]   --->   Operation 9 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns) (grouped into LUT with out node or_ln194)   --->   "%xor_ln191 = xor i1 %tmp, %p_Result_s" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:191]   --->   Operation 10 'xor' 'xor_ln191' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns) (grouped into LUT with out node or_ln194)   --->   "%p_Result_1 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %x_l_V, i32 10)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:191]   --->   Operation 11 'bitselect' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns) (grouped into LUT with out node or_ln194)   --->   "%xor_ln191_1 = xor i1 %tmp, %p_Result_1" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:191]   --->   Operation 12 'xor' 'xor_ln191_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns) (grouped into LUT with out node or_ln194_2)   --->   "%p_Result_2 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %x_l_V, i32 11)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:191]   --->   Operation 13 'bitselect' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns) (grouped into LUT with out node or_ln194_2)   --->   "%xor_ln191_2 = xor i1 %tmp, %p_Result_2" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:191]   --->   Operation 14 'xor' 'xor_ln191_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns) (grouped into LUT with out node or_ln194_2)   --->   "%p_Result_3 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %x_l_V, i32 12)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:191]   --->   Operation 15 'bitselect' 'p_Result_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node or_ln194_2)   --->   "%xor_ln191_3 = xor i1 %tmp, %p_Result_3" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:191]   --->   Operation 16 'xor' 'xor_ln191_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node or_ln194_7)   --->   "%p_Result_4 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %x_l_V, i32 13)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:191]   --->   Operation 17 'bitselect' 'p_Result_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node or_ln194_7)   --->   "%xor_ln191_4 = xor i1 %tmp, %p_Result_4" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:191]   --->   Operation 18 'xor' 'xor_ln191_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node or_ln194_7)   --->   "%p_Result_5 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %x_l_V, i32 14)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:191]   --->   Operation 19 'bitselect' 'p_Result_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node or_ln194_7)   --->   "%xor_ln191_5 = xor i1 %tmp, %p_Result_5" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:191]   --->   Operation 20 'xor' 'xor_ln191_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node or_ln194_5)   --->   "%p_Result_6 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %x_l_V, i32 15)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:191]   --->   Operation 21 'bitselect' 'p_Result_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node or_ln194_5)   --->   "%xor_ln191_6 = xor i1 %tmp, %p_Result_6" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:191]   --->   Operation 22 'xor' 'xor_ln191_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node or_ln194_5)   --->   "%p_Result_7 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %x_l_V, i32 16)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:191]   --->   Operation 23 'bitselect' 'p_Result_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node or_ln194_5)   --->   "%xor_ln191_7 = xor i1 %tmp, %p_Result_7" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:191]   --->   Operation 24 'xor' 'xor_ln191_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (1.30ns)   --->   "%icmp_ln1498 = icmp eq i4 %p_Result_12, 7" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:194]   --->   Operation 25 'icmp' 'icmp_ln1498' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (1.88ns)   --->   "%icmp_ln1494 = icmp ugt i11 %p_Result_13, -768" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:194]   --->   Operation 26 'icmp' 'icmp_ln1494' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node or_ln194_5)   --->   "%and_ln194 = and i1 %icmp_ln1498, %icmp_ln1494" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:194]   --->   Operation 27 'and' 'and_ln194' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_Result_s_50 = call i4 @_ssdm_op_PartSelect.i4.i13.i32.i32(i13 %x_V_read, i32 5, i32 8)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:202]   --->   Operation 28 'partselect' 'p_Result_s_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_Result_14 = call i5 @_ssdm_op_BitConcatenate.i5.i1.i4(i1 %tmp, i4 %p_Result_s_50)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:202]   --->   Operation 29 'bitconcatenate' 'p_Result_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_V = trunc i13 %x_V_read to i5" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:204]   --->   Operation 30 'trunc' 'tmp_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln544 = zext i5 %tmp_V to i64" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:229]   --->   Operation 31 'zext' 'zext_ln544' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%exp_x_msb_2_m_1_tabl_1 = getelementptr [32 x i25]* @exp_x_msb_2_m_1_tabl, i64 0, i64 %zext_ln544" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:229]   --->   Operation 32 'getelementptr' 'exp_x_msb_2_m_1_tabl_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [2/2] (3.25ns)   --->   "%exp_x_msb_2_m_1_V = load i25* %exp_x_msb_2_m_1_tabl_1, align 4" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:229]   --->   Operation 33 'load' 'exp_x_msb_2_m_1_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 32> <ROM>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln544_1 = zext i5 %p_Result_14 to i64" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:245]   --->   Operation 34 'zext' 'zext_ln544_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%exp_x_msb_1_table_V_s = getelementptr [32 x i25]* @exp_x_msb_1_table_V, i64 0, i64 %zext_ln544_1" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:245]   --->   Operation 35 'getelementptr' 'exp_x_msb_1_table_V_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (3.25ns)   --->   "%exp_x_msb_1_V = load i25* %exp_x_msb_1_table_V_s, align 4" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:245]   --->   Operation 36 'load' 'exp_x_msb_1_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 32> <ROM>
ST_1 : Operation 37 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln194 = or i1 %xor_ln191, %xor_ln191_1" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:194]   --->   Operation 37 'or' 'or_ln194' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node or_ln194_2)   --->   "%or_ln194_1 = or i1 %xor_ln191_2, %xor_ln191_3" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:194]   --->   Operation 38 'or' 'or_ln194_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln194_2 = or i1 %or_ln194_1, %or_ln194" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:194]   --->   Operation 39 'or' 'or_ln194_2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node or_ln194_7)   --->   "%or_ln194_3 = or i1 %xor_ln191_4, %xor_ln191_5" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:194]   --->   Operation 40 'or' 'or_ln194_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node or_ln194_5)   --->   "%or_ln194_4 = or i1 %xor_ln191_7, %and_ln194" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:194]   --->   Operation 41 'or' 'or_ln194_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln194_5 = or i1 %or_ln194_4, %xor_ln191_6" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:194]   --->   Operation 42 'or' 'or_ln194_5' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node or_ln194_7)   --->   "%or_ln194_6 = or i1 %or_ln194_5, %or_ln194_3" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:194]   --->   Operation 43 'or' 'or_ln194_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln194_7 = or i1 %or_ln194_6, %or_ln194_2" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:194]   --->   Operation 44 'or' 'or_ln194_7' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 15.1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str517) nounwind" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:41]   --->   Operation 45 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9)   --->   "%xor_ln195 = xor i1 %tmp, true" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:195]   --->   Operation 46 'xor' 'xor_ln195' <Predicate = (or_ln194_7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9)   --->   "%select_ln195 = select i1 %xor_ln195, i22 -1, i22 0" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:195]   --->   Operation 47 'select' 'select_ln195' <Predicate = (or_ln194_7)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/2] (3.25ns)   --->   "%exp_x_msb_2_m_1_V = load i25* %exp_x_msb_2_m_1_tabl_1, align 4" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:229]   --->   Operation 48 'load' 'exp_x_msb_2_m_1_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 32> <ROM>
ST_2 : Operation 49 [1/2] (3.25ns)   --->   "%exp_x_msb_1_V = load i25* %exp_x_msb_1_table_V_s, align 4" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:245]   --->   Operation 49 'load' 'exp_x_msb_1_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 32> <ROM>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%r_V = zext i25 %exp_x_msb_1_V to i50" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:246]   --->   Operation 50 'zext' 'r_V' <Predicate = (!or_ln194_7)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i25 %exp_x_msb_2_m_1_V to i50" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:246]   --->   Operation 51 'zext' 'zext_ln1118' <Predicate = (!or_ln194_7)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (6.65ns)   --->   "%r_V_3 = mul i50 %r_V, %zext_ln1118" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:246]   --->   Operation 52 'mul' 'r_V_3' <Predicate = (!or_ln194_7)> <Delay = 6.65> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%y_lo_s_V = call i25 @_ssdm_op_PartSelect.i25.i50.i32.i32(i50 %r_V_3, i32 25, i32 49)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:247]   --->   Operation 53 'partselect' 'y_lo_s_V' <Predicate = (!or_ln194_7)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (2.34ns)   --->   "%y_l_V = add i25 %exp_x_msb_1_V, %y_lo_s_V" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:248]   --->   Operation 54 'add' 'y_l_V' <Predicate = (!or_ln194_7)> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9)   --->   "%y_V = call i22 @_ssdm_op_PartSelect.i22.i25.i32.i32(i25 %y_l_V, i32 3, i32 24)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:249]   --->   Operation 55 'partselect' 'y_V' <Predicate = (!or_ln194_7)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.99ns) (out node of the LUT)   --->   "%p_Val2_9 = select i1 %or_ln194_7, i22 %select_ln195, i22 %y_V" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:194]   --->   Operation 56 'select' 'p_Val2_9' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_3 = call i2 @_ssdm_op_PartSelect.i2.i22.i32.i32(i22 %p_Val2_9, i32 20, i32 21)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:255]   --->   Operation 57 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.95ns)   --->   "%icmp_ln255 = icmp ne i2 %tmp_3, 0" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:255]   --->   Operation 58 'icmp' 'icmp_ln255' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node r_V_2)   --->   "%tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %p_Val2_9, i32 19)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:255]   --->   Operation 59 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node r_V_2)   --->   "%or_ln255 = or i1 %icmp_ln255, %tmp_4" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:255]   --->   Operation 60 'or' 'or_ln255' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_5 = call i2 @_ssdm_op_PartSelect.i2.i22.i32.i32(i22 %p_Val2_9, i32 17, i32 18)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:255]   --->   Operation 61 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.95ns)   --->   "%icmp_ln255_1 = icmp ne i2 %tmp_5, 0" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:255]   --->   Operation 62 'icmp' 'icmp_ln255_1' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node r_V_2)   --->   "%or_ln255_1 = or i1 %icmp_ln255_1, %or_ln255" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:255]   --->   Operation 63 'or' 'or_ln255_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node r_V_2)   --->   "%tmp_s = call i13 @_ssdm_op_PartSelect.i13.i22.i32.i32(i22 %p_Val2_9, i32 5, i32 17)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:267]   --->   Operation 64 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.97ns) (out node of the LUT)   --->   "%r_V_2 = select i1 %or_ln255_1, i13 4095, i13 %tmp_s" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:267]   --->   Operation 65 'select' 'r_V_2' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "ret i13 %r_V_2" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:867]   --->   Operation 66 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 2.5ns.

 <State 1>: 3.84ns
The critical path consists of the following:
	wire read on port 'x_V' (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:182) [5]  (0 ns)
	'icmp' operation ('icmp_ln1494', C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:194) [28]  (1.88 ns)
	'and' operation ('and_ln194', C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:194) [29]  (0 ns)
	'or' operation ('or_ln194_4', C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:194) [51]  (0 ns)
	'or' operation ('or_ln194_5', C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:194) [52]  (0.978 ns)
	'or' operation ('or_ln194_6', C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:194) [53]  (0 ns)
	'or' operation ('or_ln194_7', C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:194) [54]  (0.978 ns)

 <State 2>: 15.2ns
The critical path consists of the following:
	'load' operation ('exp_x_msb_2_m_1.V', C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:229) on array 'exp_x_msb_2_m_1_tabl' [37]  (3.25 ns)
	'mul' operation ('r.V', C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:246) [43]  (6.65 ns)
	'add' operation ('y_l.V', C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:248) [45]  (2.34 ns)
	'select' operation ('__Val2__', C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:194) [55]  (0.993 ns)
	'icmp' operation ('icmp_ln255_1', C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:255) [61]  (0.959 ns)
	'or' operation ('or_ln255_1', C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:255) [62]  (0 ns)
	'select' operation ('r.V', C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:267) [64]  (0.978 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
