ARM GAS  C:\Users\vladk\AppData\Local\Temp\ccWC8zRi.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32f1xx_hal_msp.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.HAL_MspInit,"ax",%progbits
  16              		.align	1
  17              		.global	HAL_MspInit
  18              		.arch armv7-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	HAL_MspInit:
  25              	.LFB65:
  26              		.file 1 "Core/Src/stm32f1xx_hal_msp.c"
   1:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f1xx_hal_msp.c **** /**
   3:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f1xx_hal_msp.c ****   * @file         stm32f1xx_hal_msp.c
   5:Core/Src/stm32f1xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f1xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f1xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f1xx_hal_msp.c ****   *
  10:Core/Src/stm32f1xx_hal_msp.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/stm32f1xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f1xx_hal_msp.c ****   *
  13:Core/Src/stm32f1xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f1xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f1xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f1xx_hal_msp.c ****   *
  17:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f1xx_hal_msp.c ****   */
  19:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f1xx_hal_msp.c **** 
  21:Core/Src/stm32f1xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f1xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32f1xx_hal_msp.c **** 
  25:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f1xx_hal_msp.c **** 
  27:Core/Src/stm32f1xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN TD */
  29:Core/Src/stm32f1xx_hal_msp.c **** 
  30:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END TD */
  31:Core/Src/stm32f1xx_hal_msp.c **** 
  32:Core/Src/stm32f1xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
ARM GAS  C:\Users\vladk\AppData\Local\Temp\ccWC8zRi.s 			page 2


  33:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Define */
  34:Core/Src/stm32f1xx_hal_msp.c **** 
  35:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Define */
  36:Core/Src/stm32f1xx_hal_msp.c **** 
  37:Core/Src/stm32f1xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  39:Core/Src/stm32f1xx_hal_msp.c **** 
  40:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Macro */
  41:Core/Src/stm32f1xx_hal_msp.c **** 
  42:Core/Src/stm32f1xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PV */
  44:Core/Src/stm32f1xx_hal_msp.c **** 
  45:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PV */
  46:Core/Src/stm32f1xx_hal_msp.c **** 
  47:Core/Src/stm32f1xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  49:Core/Src/stm32f1xx_hal_msp.c **** 
  50:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PFP */
  51:Core/Src/stm32f1xx_hal_msp.c **** 
  52:Core/Src/stm32f1xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  53:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  54:Core/Src/stm32f1xx_hal_msp.c **** 
  55:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  56:Core/Src/stm32f1xx_hal_msp.c **** 
  57:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  58:Core/Src/stm32f1xx_hal_msp.c **** 
  59:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END 0 */
  60:Core/Src/stm32f1xx_hal_msp.c **** /**
  61:Core/Src/stm32f1xx_hal_msp.c ****   * Initializes the Global MSP.
  62:Core/Src/stm32f1xx_hal_msp.c ****   */
  63:Core/Src/stm32f1xx_hal_msp.c **** void HAL_MspInit(void)
  64:Core/Src/stm32f1xx_hal_msp.c **** {
  27              		.loc 1 64 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 82B0     		sub	sp, sp, #8
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
  65:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  66:Core/Src/stm32f1xx_hal_msp.c **** 
  67:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  68:Core/Src/stm32f1xx_hal_msp.c **** 
  69:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_AFIO_CLK_ENABLE();
  35              		.loc 1 69 3 view .LVU1
  36              	.LBB2:
  37              		.loc 1 69 3 view .LVU2
  38              		.loc 1 69 3 view .LVU3
  39 0002 0A4B     		ldr	r3, .L3
  40 0004 9A69     		ldr	r2, [r3, #24]
  41 0006 42F00102 		orr	r2, r2, #1
  42 000a 9A61     		str	r2, [r3, #24]
  43              		.loc 1 69 3 view .LVU4
  44 000c 9A69     		ldr	r2, [r3, #24]
  45 000e 02F00102 		and	r2, r2, #1
  46 0012 0092     		str	r2, [sp]
ARM GAS  C:\Users\vladk\AppData\Local\Temp\ccWC8zRi.s 			page 3


  47              		.loc 1 69 3 view .LVU5
  48 0014 009A     		ldr	r2, [sp]
  49              	.LBE2:
  50              		.loc 1 69 3 view .LVU6
  70:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  51              		.loc 1 70 3 view .LVU7
  52              	.LBB3:
  53              		.loc 1 70 3 view .LVU8
  54              		.loc 1 70 3 view .LVU9
  55 0016 DA69     		ldr	r2, [r3, #28]
  56 0018 42F08052 		orr	r2, r2, #268435456
  57 001c DA61     		str	r2, [r3, #28]
  58              		.loc 1 70 3 view .LVU10
  59 001e DB69     		ldr	r3, [r3, #28]
  60 0020 03F08053 		and	r3, r3, #268435456
  61 0024 0193     		str	r3, [sp, #4]
  62              		.loc 1 70 3 view .LVU11
  63 0026 019B     		ldr	r3, [sp, #4]
  64              	.LBE3:
  65              		.loc 1 70 3 view .LVU12
  71:Core/Src/stm32f1xx_hal_msp.c **** 
  72:Core/Src/stm32f1xx_hal_msp.c ****   /* System interrupt init*/
  73:Core/Src/stm32f1xx_hal_msp.c **** 
  74:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  75:Core/Src/stm32f1xx_hal_msp.c **** 
  76:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  77:Core/Src/stm32f1xx_hal_msp.c **** }
  66              		.loc 1 77 1 is_stmt 0 view .LVU13
  67 0028 02B0     		add	sp, sp, #8
  68              	.LCFI1:
  69              		.cfi_def_cfa_offset 0
  70              		@ sp needed
  71 002a 7047     		bx	lr
  72              	.L4:
  73              		.align	2
  74              	.L3:
  75 002c 00100240 		.word	1073876992
  76              		.cfi_endproc
  77              	.LFE65:
  79              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
  80              		.align	1
  81              		.global	HAL_SPI_MspInit
  82              		.syntax unified
  83              		.thumb
  84              		.thumb_func
  85              		.fpu softvfp
  87              	HAL_SPI_MspInit:
  88              	.LVL0:
  89              	.LFB66:
  78:Core/Src/stm32f1xx_hal_msp.c **** 
  79:Core/Src/stm32f1xx_hal_msp.c **** /**
  80:Core/Src/stm32f1xx_hal_msp.c **** * @brief SPI MSP Initialization
  81:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
  82:Core/Src/stm32f1xx_hal_msp.c **** * @param hspi: SPI handle pointer
  83:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
  84:Core/Src/stm32f1xx_hal_msp.c **** */
  85:Core/Src/stm32f1xx_hal_msp.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
ARM GAS  C:\Users\vladk\AppData\Local\Temp\ccWC8zRi.s 			page 4


  86:Core/Src/stm32f1xx_hal_msp.c **** {
  90              		.loc 1 86 1 is_stmt 1 view -0
  91              		.cfi_startproc
  92              		@ args = 0, pretend = 0, frame = 24
  93              		@ frame_needed = 0, uses_anonymous_args = 0
  94              		.loc 1 86 1 is_stmt 0 view .LVU15
  95 0000 10B5     		push	{r4, lr}
  96              	.LCFI2:
  97              		.cfi_def_cfa_offset 8
  98              		.cfi_offset 4, -8
  99              		.cfi_offset 14, -4
 100 0002 86B0     		sub	sp, sp, #24
 101              	.LCFI3:
 102              		.cfi_def_cfa_offset 32
  87:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 103              		.loc 1 87 3 is_stmt 1 view .LVU16
 104              		.loc 1 87 20 is_stmt 0 view .LVU17
 105 0004 0023     		movs	r3, #0
 106 0006 0293     		str	r3, [sp, #8]
 107 0008 0393     		str	r3, [sp, #12]
 108 000a 0493     		str	r3, [sp, #16]
 109 000c 0593     		str	r3, [sp, #20]
  88:Core/Src/stm32f1xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 110              		.loc 1 88 3 is_stmt 1 view .LVU18
 111              		.loc 1 88 10 is_stmt 0 view .LVU19
 112 000e 0268     		ldr	r2, [r0]
 113              		.loc 1 88 5 view .LVU20
 114 0010 164B     		ldr	r3, .L9
 115 0012 9A42     		cmp	r2, r3
 116 0014 01D0     		beq	.L8
 117              	.LVL1:
 118              	.L5:
  89:Core/Src/stm32f1xx_hal_msp.c ****   {
  90:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 0 */
  91:Core/Src/stm32f1xx_hal_msp.c **** 
  92:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 0 */
  93:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
  94:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_ENABLE();
  95:Core/Src/stm32f1xx_hal_msp.c **** 
  96:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
  97:Core/Src/stm32f1xx_hal_msp.c ****     /**SPI1 GPIO Configuration
  98:Core/Src/stm32f1xx_hal_msp.c ****     PA4     ------> SPI1_NSS
  99:Core/Src/stm32f1xx_hal_msp.c ****     PA5     ------> SPI1_SCK
 100:Core/Src/stm32f1xx_hal_msp.c ****     PA6     ------> SPI1_MISO
 101:Core/Src/stm32f1xx_hal_msp.c ****     PA7     ------> SPI1_MOSI
 102:Core/Src/stm32f1xx_hal_msp.c ****     */
 103:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7;
 104:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 105:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 106:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 107:Core/Src/stm32f1xx_hal_msp.c **** 
 108:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6;
 109:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 110:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 111:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 112:Core/Src/stm32f1xx_hal_msp.c **** 
 113:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
ARM GAS  C:\Users\vladk\AppData\Local\Temp\ccWC8zRi.s 			page 5


 114:Core/Src/stm32f1xx_hal_msp.c **** 
 115:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 1 */
 116:Core/Src/stm32f1xx_hal_msp.c ****   }
 117:Core/Src/stm32f1xx_hal_msp.c **** 
 118:Core/Src/stm32f1xx_hal_msp.c **** }
 119              		.loc 1 118 1 view .LVU21
 120 0016 06B0     		add	sp, sp, #24
 121              	.LCFI4:
 122              		.cfi_remember_state
 123              		.cfi_def_cfa_offset 8
 124              		@ sp needed
 125 0018 10BD     		pop	{r4, pc}
 126              	.LVL2:
 127              	.L8:
 128              	.LCFI5:
 129              		.cfi_restore_state
  94:Core/Src/stm32f1xx_hal_msp.c **** 
 130              		.loc 1 94 5 is_stmt 1 view .LVU22
 131              	.LBB4:
  94:Core/Src/stm32f1xx_hal_msp.c **** 
 132              		.loc 1 94 5 view .LVU23
  94:Core/Src/stm32f1xx_hal_msp.c **** 
 133              		.loc 1 94 5 view .LVU24
 134 001a 03F56043 		add	r3, r3, #57344
 135 001e 9A69     		ldr	r2, [r3, #24]
 136 0020 42F48052 		orr	r2, r2, #4096
 137 0024 9A61     		str	r2, [r3, #24]
  94:Core/Src/stm32f1xx_hal_msp.c **** 
 138              		.loc 1 94 5 view .LVU25
 139 0026 9A69     		ldr	r2, [r3, #24]
 140 0028 02F48052 		and	r2, r2, #4096
 141 002c 0092     		str	r2, [sp]
  94:Core/Src/stm32f1xx_hal_msp.c **** 
 142              		.loc 1 94 5 view .LVU26
 143 002e 009A     		ldr	r2, [sp]
 144              	.LBE4:
  94:Core/Src/stm32f1xx_hal_msp.c **** 
 145              		.loc 1 94 5 view .LVU27
  96:Core/Src/stm32f1xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 146              		.loc 1 96 5 view .LVU28
 147              	.LBB5:
  96:Core/Src/stm32f1xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 148              		.loc 1 96 5 view .LVU29
  96:Core/Src/stm32f1xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 149              		.loc 1 96 5 view .LVU30
 150 0030 9A69     		ldr	r2, [r3, #24]
 151 0032 42F00402 		orr	r2, r2, #4
 152 0036 9A61     		str	r2, [r3, #24]
  96:Core/Src/stm32f1xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 153              		.loc 1 96 5 view .LVU31
 154 0038 9B69     		ldr	r3, [r3, #24]
 155 003a 03F00403 		and	r3, r3, #4
 156 003e 0193     		str	r3, [sp, #4]
  96:Core/Src/stm32f1xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 157              		.loc 1 96 5 view .LVU32
 158 0040 019B     		ldr	r3, [sp, #4]
 159              	.LBE5:
ARM GAS  C:\Users\vladk\AppData\Local\Temp\ccWC8zRi.s 			page 6


  96:Core/Src/stm32f1xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 160              		.loc 1 96 5 view .LVU33
 103:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 161              		.loc 1 103 5 view .LVU34
 103:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 162              		.loc 1 103 25 is_stmt 0 view .LVU35
 163 0042 B023     		movs	r3, #176
 164 0044 0293     		str	r3, [sp, #8]
 104:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 165              		.loc 1 104 5 is_stmt 1 view .LVU36
 104:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 166              		.loc 1 104 26 is_stmt 0 view .LVU37
 167 0046 0223     		movs	r3, #2
 168 0048 0393     		str	r3, [sp, #12]
 105:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 169              		.loc 1 105 5 is_stmt 1 view .LVU38
 105:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 170              		.loc 1 105 27 is_stmt 0 view .LVU39
 171 004a 0323     		movs	r3, #3
 172 004c 0593     		str	r3, [sp, #20]
 106:Core/Src/stm32f1xx_hal_msp.c **** 
 173              		.loc 1 106 5 is_stmt 1 view .LVU40
 174 004e 084C     		ldr	r4, .L9+4
 175 0050 02A9     		add	r1, sp, #8
 176 0052 2046     		mov	r0, r4
 177              	.LVL3:
 106:Core/Src/stm32f1xx_hal_msp.c **** 
 178              		.loc 1 106 5 is_stmt 0 view .LVU41
 179 0054 FFF7FEFF 		bl	HAL_GPIO_Init
 180              	.LVL4:
 108:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 181              		.loc 1 108 5 is_stmt 1 view .LVU42
 108:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 182              		.loc 1 108 25 is_stmt 0 view .LVU43
 183 0058 4023     		movs	r3, #64
 184 005a 0293     		str	r3, [sp, #8]
 109:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 185              		.loc 1 109 5 is_stmt 1 view .LVU44
 109:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 186              		.loc 1 109 26 is_stmt 0 view .LVU45
 187 005c 0023     		movs	r3, #0
 188 005e 0393     		str	r3, [sp, #12]
 110:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 189              		.loc 1 110 5 is_stmt 1 view .LVU46
 110:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 190              		.loc 1 110 26 is_stmt 0 view .LVU47
 191 0060 0493     		str	r3, [sp, #16]
 111:Core/Src/stm32f1xx_hal_msp.c **** 
 192              		.loc 1 111 5 is_stmt 1 view .LVU48
 193 0062 02A9     		add	r1, sp, #8
 194 0064 2046     		mov	r0, r4
 195 0066 FFF7FEFF 		bl	HAL_GPIO_Init
 196              	.LVL5:
 197              		.loc 1 118 1 is_stmt 0 view .LVU49
 198 006a D4E7     		b	.L5
 199              	.L10:
 200              		.align	2
ARM GAS  C:\Users\vladk\AppData\Local\Temp\ccWC8zRi.s 			page 7


 201              	.L9:
 202 006c 00300140 		.word	1073819648
 203 0070 00080140 		.word	1073809408
 204              		.cfi_endproc
 205              	.LFE66:
 207              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 208              		.align	1
 209              		.global	HAL_SPI_MspDeInit
 210              		.syntax unified
 211              		.thumb
 212              		.thumb_func
 213              		.fpu softvfp
 215              	HAL_SPI_MspDeInit:
 216              	.LVL6:
 217              	.LFB67:
 119:Core/Src/stm32f1xx_hal_msp.c **** 
 120:Core/Src/stm32f1xx_hal_msp.c **** /**
 121:Core/Src/stm32f1xx_hal_msp.c **** * @brief SPI MSP De-Initialization
 122:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 123:Core/Src/stm32f1xx_hal_msp.c **** * @param hspi: SPI handle pointer
 124:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 125:Core/Src/stm32f1xx_hal_msp.c **** */
 126:Core/Src/stm32f1xx_hal_msp.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
 127:Core/Src/stm32f1xx_hal_msp.c **** {
 218              		.loc 1 127 1 is_stmt 1 view -0
 219              		.cfi_startproc
 220              		@ args = 0, pretend = 0, frame = 0
 221              		@ frame_needed = 0, uses_anonymous_args = 0
 222              		.loc 1 127 1 is_stmt 0 view .LVU51
 223 0000 08B5     		push	{r3, lr}
 224              	.LCFI6:
 225              		.cfi_def_cfa_offset 8
 226              		.cfi_offset 3, -8
 227              		.cfi_offset 14, -4
 128:Core/Src/stm32f1xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 228              		.loc 1 128 3 is_stmt 1 view .LVU52
 229              		.loc 1 128 10 is_stmt 0 view .LVU53
 230 0002 0268     		ldr	r2, [r0]
 231              		.loc 1 128 5 view .LVU54
 232 0004 064B     		ldr	r3, .L15
 233 0006 9A42     		cmp	r2, r3
 234 0008 00D0     		beq	.L14
 235              	.LVL7:
 236              	.L11:
 129:Core/Src/stm32f1xx_hal_msp.c ****   {
 130:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 0 */
 131:Core/Src/stm32f1xx_hal_msp.c **** 
 132:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 0 */
 133:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 134:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_DISABLE();
 135:Core/Src/stm32f1xx_hal_msp.c **** 
 136:Core/Src/stm32f1xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 137:Core/Src/stm32f1xx_hal_msp.c ****     PA4     ------> SPI1_NSS
 138:Core/Src/stm32f1xx_hal_msp.c ****     PA5     ------> SPI1_SCK
 139:Core/Src/stm32f1xx_hal_msp.c ****     PA6     ------> SPI1_MISO
 140:Core/Src/stm32f1xx_hal_msp.c ****     PA7     ------> SPI1_MOSI
 141:Core/Src/stm32f1xx_hal_msp.c ****     */
ARM GAS  C:\Users\vladk\AppData\Local\Temp\ccWC8zRi.s 			page 8


 142:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7);
 143:Core/Src/stm32f1xx_hal_msp.c **** 
 144:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 1 */
 145:Core/Src/stm32f1xx_hal_msp.c **** 
 146:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 1 */
 147:Core/Src/stm32f1xx_hal_msp.c ****   }
 148:Core/Src/stm32f1xx_hal_msp.c **** 
 149:Core/Src/stm32f1xx_hal_msp.c **** }
 237              		.loc 1 149 1 view .LVU55
 238 000a 08BD     		pop	{r3, pc}
 239              	.LVL8:
 240              	.L14:
 134:Core/Src/stm32f1xx_hal_msp.c **** 
 241              		.loc 1 134 5 is_stmt 1 view .LVU56
 242 000c 054A     		ldr	r2, .L15+4
 243 000e 9369     		ldr	r3, [r2, #24]
 244 0010 23F48053 		bic	r3, r3, #4096
 245 0014 9361     		str	r3, [r2, #24]
 142:Core/Src/stm32f1xx_hal_msp.c **** 
 246              		.loc 1 142 5 view .LVU57
 247 0016 F021     		movs	r1, #240
 248 0018 0348     		ldr	r0, .L15+8
 249              	.LVL9:
 142:Core/Src/stm32f1xx_hal_msp.c **** 
 250              		.loc 1 142 5 is_stmt 0 view .LVU58
 251 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 252              	.LVL10:
 253              		.loc 1 149 1 view .LVU59
 254 001e F4E7     		b	.L11
 255              	.L16:
 256              		.align	2
 257              	.L15:
 258 0020 00300140 		.word	1073819648
 259 0024 00100240 		.word	1073876992
 260 0028 00080140 		.word	1073809408
 261              		.cfi_endproc
 262              	.LFE67:
 264              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 265              		.align	1
 266              		.global	HAL_TIM_Base_MspInit
 267              		.syntax unified
 268              		.thumb
 269              		.thumb_func
 270              		.fpu softvfp
 272              	HAL_TIM_Base_MspInit:
 273              	.LVL11:
 274              	.LFB68:
 150:Core/Src/stm32f1xx_hal_msp.c **** 
 151:Core/Src/stm32f1xx_hal_msp.c **** /**
 152:Core/Src/stm32f1xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
 153:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
 154:Core/Src/stm32f1xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 155:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 156:Core/Src/stm32f1xx_hal_msp.c **** */
 157:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 158:Core/Src/stm32f1xx_hal_msp.c **** {
 275              		.loc 1 158 1 is_stmt 1 view -0
ARM GAS  C:\Users\vladk\AppData\Local\Temp\ccWC8zRi.s 			page 9


 276              		.cfi_startproc
 277              		@ args = 0, pretend = 0, frame = 8
 278              		@ frame_needed = 0, uses_anonymous_args = 0
 279              		@ link register save eliminated.
 159:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 280              		.loc 1 159 3 view .LVU61
 281              		.loc 1 159 15 is_stmt 0 view .LVU62
 282 0000 0368     		ldr	r3, [r0]
 283              		.loc 1 159 5 view .LVU63
 284 0002 B3F1804F 		cmp	r3, #1073741824
 285 0006 00D0     		beq	.L23
 286 0008 7047     		bx	lr
 287              	.L23:
 158:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 288              		.loc 1 158 1 view .LVU64
 289 000a 82B0     		sub	sp, sp, #8
 290              	.LCFI7:
 291              		.cfi_def_cfa_offset 8
 160:Core/Src/stm32f1xx_hal_msp.c ****   {
 161:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 162:Core/Src/stm32f1xx_hal_msp.c **** 
 163:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 0 */
 164:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 165:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 292              		.loc 1 165 5 is_stmt 1 view .LVU65
 293              	.LBB6:
 294              		.loc 1 165 5 view .LVU66
 295              		.loc 1 165 5 view .LVU67
 296 000c 03F50433 		add	r3, r3, #135168
 297 0010 DA69     		ldr	r2, [r3, #28]
 298 0012 42F00102 		orr	r2, r2, #1
 299 0016 DA61     		str	r2, [r3, #28]
 300              		.loc 1 165 5 view .LVU68
 301 0018 DB69     		ldr	r3, [r3, #28]
 302 001a 03F00103 		and	r3, r3, #1
 303 001e 0193     		str	r3, [sp, #4]
 304              		.loc 1 165 5 view .LVU69
 305 0020 019B     		ldr	r3, [sp, #4]
 306              	.LBE6:
 307              		.loc 1 165 5 view .LVU70
 166:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 167:Core/Src/stm32f1xx_hal_msp.c **** 
 168:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 1 */
 169:Core/Src/stm32f1xx_hal_msp.c ****   }
 170:Core/Src/stm32f1xx_hal_msp.c **** 
 171:Core/Src/stm32f1xx_hal_msp.c **** }
 308              		.loc 1 171 1 is_stmt 0 view .LVU71
 309 0022 02B0     		add	sp, sp, #8
 310              	.LCFI8:
 311              		.cfi_def_cfa_offset 0
 312              		@ sp needed
 313 0024 7047     		bx	lr
 314              		.cfi_endproc
 315              	.LFE68:
 317              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 318              		.align	1
 319              		.global	HAL_TIM_Base_MspDeInit
ARM GAS  C:\Users\vladk\AppData\Local\Temp\ccWC8zRi.s 			page 10


 320              		.syntax unified
 321              		.thumb
 322              		.thumb_func
 323              		.fpu softvfp
 325              	HAL_TIM_Base_MspDeInit:
 326              	.LVL12:
 327              	.LFB69:
 172:Core/Src/stm32f1xx_hal_msp.c **** 
 173:Core/Src/stm32f1xx_hal_msp.c **** /**
 174:Core/Src/stm32f1xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 175:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 176:Core/Src/stm32f1xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 177:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 178:Core/Src/stm32f1xx_hal_msp.c **** */
 179:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 180:Core/Src/stm32f1xx_hal_msp.c **** {
 328              		.loc 1 180 1 is_stmt 1 view -0
 329              		.cfi_startproc
 330              		@ args = 0, pretend = 0, frame = 0
 331              		@ frame_needed = 0, uses_anonymous_args = 0
 332              		@ link register save eliminated.
 181:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 333              		.loc 1 181 3 view .LVU73
 334              		.loc 1 181 15 is_stmt 0 view .LVU74
 335 0000 0368     		ldr	r3, [r0]
 336              		.loc 1 181 5 view .LVU75
 337 0002 B3F1804F 		cmp	r3, #1073741824
 338 0006 00D0     		beq	.L26
 339              	.L24:
 182:Core/Src/stm32f1xx_hal_msp.c ****   {
 183:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 184:Core/Src/stm32f1xx_hal_msp.c **** 
 185:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 186:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 187:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 188:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 189:Core/Src/stm32f1xx_hal_msp.c **** 
 190:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 191:Core/Src/stm32f1xx_hal_msp.c ****   }
 192:Core/Src/stm32f1xx_hal_msp.c **** 
 193:Core/Src/stm32f1xx_hal_msp.c **** }
 340              		.loc 1 193 1 view .LVU76
 341 0008 7047     		bx	lr
 342              	.L26:
 187:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 343              		.loc 1 187 5 is_stmt 1 view .LVU77
 344 000a 034A     		ldr	r2, .L27
 345 000c D369     		ldr	r3, [r2, #28]
 346 000e 23F00103 		bic	r3, r3, #1
 347 0012 D361     		str	r3, [r2, #28]
 348              		.loc 1 193 1 is_stmt 0 view .LVU78
 349 0014 F8E7     		b	.L24
 350              	.L28:
 351 0016 00BF     		.align	2
 352              	.L27:
 353 0018 00100240 		.word	1073876992
 354              		.cfi_endproc
ARM GAS  C:\Users\vladk\AppData\Local\Temp\ccWC8zRi.s 			page 11


 355              	.LFE69:
 357              		.text
 358              	.Letext0:
 359              		.file 2 "d:\\vscode\\arm_none_eabi\\10_2020-q4-major\\arm-none-eabi\\include\\machine\\_default_ty
 360              		.file 3 "d:\\vscode\\arm_none_eabi\\10_2020-q4-major\\arm-none-eabi\\include\\sys\\_stdint.h"
 361              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103x6.h"
 362              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 363              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 364              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 365              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_spi.h"
 366              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
ARM GAS  C:\Users\vladk\AppData\Local\Temp\ccWC8zRi.s 			page 12


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f1xx_hal_msp.c
C:\Users\vladk\AppData\Local\Temp\ccWC8zRi.s:16     .text.HAL_MspInit:00000000 $t
C:\Users\vladk\AppData\Local\Temp\ccWC8zRi.s:24     .text.HAL_MspInit:00000000 HAL_MspInit
C:\Users\vladk\AppData\Local\Temp\ccWC8zRi.s:75     .text.HAL_MspInit:0000002c $d
C:\Users\vladk\AppData\Local\Temp\ccWC8zRi.s:80     .text.HAL_SPI_MspInit:00000000 $t
C:\Users\vladk\AppData\Local\Temp\ccWC8zRi.s:87     .text.HAL_SPI_MspInit:00000000 HAL_SPI_MspInit
C:\Users\vladk\AppData\Local\Temp\ccWC8zRi.s:202    .text.HAL_SPI_MspInit:0000006c $d
C:\Users\vladk\AppData\Local\Temp\ccWC8zRi.s:208    .text.HAL_SPI_MspDeInit:00000000 $t
C:\Users\vladk\AppData\Local\Temp\ccWC8zRi.s:215    .text.HAL_SPI_MspDeInit:00000000 HAL_SPI_MspDeInit
C:\Users\vladk\AppData\Local\Temp\ccWC8zRi.s:258    .text.HAL_SPI_MspDeInit:00000020 $d
C:\Users\vladk\AppData\Local\Temp\ccWC8zRi.s:265    .text.HAL_TIM_Base_MspInit:00000000 $t
C:\Users\vladk\AppData\Local\Temp\ccWC8zRi.s:272    .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
C:\Users\vladk\AppData\Local\Temp\ccWC8zRi.s:318    .text.HAL_TIM_Base_MspDeInit:00000000 $t
C:\Users\vladk\AppData\Local\Temp\ccWC8zRi.s:325    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
C:\Users\vladk\AppData\Local\Temp\ccWC8zRi.s:353    .text.HAL_TIM_Base_MspDeInit:00000018 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_GPIO_DeInit
