{"vcs1":{"timestamp_begin":1680372031.092420812, "rt":0.95, "ut":0.25, "st":0.15}}
{"vcselab":{"timestamp_begin":1680372032.078128479, "rt":1.75, "ut":0.19, "st":0.09}}
{"link":{"timestamp_begin":1680372033.851595354, "rt":0.61, "ut":0.06, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680372030.805487635}
{"VCS_COMP_START_TIME": 1680372030.805487635}
{"VCS_COMP_END_TIME": 1680372035.921125390}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 339996}}
{"stitch_vcselab": {"peak_mem": 239012}}
