module bdec(addr,en,le);
input[2:0]addr;
input en;
output[7:0] le;
reg [7:0]qe;
always@(addr)
case(addr)
3'd0:qe<=8'b00000001;
3'd1:qe<=8'b00000010;
3'd2:qe<=8'b00000100;
3'd3:qe<=8'b00001000;
3'd4:qe<=8'b00010000;
3'd5:qe<=8'b00100000;
3'd6:qe<=8'b01000000;
3'd7:qe<=8'b10000000;
endcase
assign le=(en)?qe:8'd0;
endmodule
