--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -filter
D:/Xilinx/share/sam/unoxt-sam-coupe/ise/iseconfig/filter.filter -intstyle ise
-v 3 -s 2 -n 3 -fastpaths -xml unoxt_top.twx unoxt_top.ncd -o unoxt_top.twr
unoxt_top.pcf

Design file:              unoxt_top.ncd
Physical constraint file: unoxt_top.pcf
Device,package,speed:     xc6slx25,ftg256,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk50 = PERIOD TIMEGRP "clock_50_i" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk50 = PERIOD TIMEGRP "clock_50_i" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 12.630ns (max period limit - period)
  Period: 40.000ns
  Max period limit: 52.630ns (19.001MHz) (Tpllper_CLKFB)
  Physical resource: sam/los_relojes/pll_base_inst/PLL_ADV/CLKFBOUT
  Logical resource: sam/los_relojes/pll_base_inst/PLL_ADV/CLKFBOUT
  Location pin: PLL_ADV_X0Y0.CLKFBOUT
  Clock network: sam/los_relojes/clkfbout
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: sam/los_relojes/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: sam/los_relojes/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN2
  Clock network: sam/los_relojes/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: sam/los_relojes/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: sam/los_relojes/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN2
  Clock network: sam/los_relojes/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sam_los_relojes_clkout0 = PERIOD TIMEGRP 
"sam_los_relojes_clkout0" TS_clk50         / 0.961538462 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 318259603 paths analyzed, 1918 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  18.983ns.
--------------------------------------------------------------------------------

Paths for end point sam/maquina/el_saa/outmix_r/out_7 (SLICE_X6Y67.A3), 7114491 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.817ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sam/maquina/el_saa/bottom/freq_gen2/out (FF)
  Destination:          sam/maquina/el_saa/outmix_r/out_7 (FF)
  Requirement:          20.800ns
  Data Path Delay:      18.782ns (Levels of Logic = 15)
  Clock Path Skew:      -0.047ns (0.590 - 0.637)
  Source Clock:         sam/clk48 rising at 0.000ns
  Destination Clock:    sam/clk48 rising at 20.800ns
  Clock Uncertainty:    0.154ns

  Clock Uncertainty:          0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sam/maquina/el_saa/bottom/freq_gen2/out to sam/maquina/el_saa/outmix_r/out_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y50.CQ       Tcko                  0.525   sam/maquina/el_saa/bottom/freq_gen2/out
                                                       sam/maquina/el_saa/bottom/freq_gen2/out
    SLICE_X4Y53.B4       net (fanout=19)       1.306   sam/maquina/el_saa/bottom/freq_gen2/out
    SLICE_X4Y53.B        Tilo                  0.235   sam/maquina/el_saa/freqenable<5>
                                                       sam/maquina/el_saa/bottom/amp2/Mmux_outmix11
    SLICE_X1Y51.A3       net (fanout=17)       1.256   sam/maquina/el_saa/bottom/amp2/outmix<0>
    SLICE_X1Y51.A        Tilo                  0.259   sam/maquina/el_saa/amplit5<7>
                                                       sam/maquina/el_saa/bottom/amp2/Sh141
    SLICE_X1Y51.B3       net (fanout=6)        1.317   sam/maquina/el_saa/bottom/amp2/Sh14
    SLICE_X1Y51.B        Tilo                  0.259   sam/maquina/el_saa/amplit5<7>
                                                       sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd4_lut<3>1
    SLICE_X0Y52.D5       net (fanout=1)        0.690   sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd4_lut<3>
    SLICE_X0Y52.DMUX     Tilo                  0.298   sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd_35
                                                       sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd53
    SLICE_X0Y53.A5       net (fanout=2)        0.414   sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd53
    SLICE_X0Y53.AQ       Tad_logic             0.923   sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd_55
                                                       sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd5_lut<0>4
                                                       sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd5_cy<0>_6
                                                       sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd_45_rt
    SLICE_X3Y53.A5       net (fanout=1)        0.438   sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd_45
    SLICE_X3Y53.A        Tilo                  0.259   sam/maquina/el_saa/bottom/out2<13>
                                                       sam/maquina/el_saa/bottom/amp2/out<5>1
    SLICE_X0Y56.A3       net (fanout=1)        1.017   sam/maquina/el_saa/bottom/out2<13>
    SLICE_X0Y56.AMUX     Tilo                  0.298   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_73
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd34
    SLICE_X0Y56.BX       net (fanout=2)        0.799   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd34
    SLICE_X0Y56.DQ       Tito_logic            0.842   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_73
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd3_cy<0>_6
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_73_rt
    SLICE_X6Y69.D5       net (fanout=1)        1.879   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_73
    SLICE_X6Y69.COUT     Topcyd                0.312   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd4_cy<7>
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd4_lut<7>
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd4_cy<7>
    SLICE_X6Y70.CIN      net (fanout=1)        0.003   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd4_cy<7>
    SLICE_X6Y70.AMUX     Tcina                 0.220   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd4_cy<10>
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd4_cy<10>
    SLICE_X4Y64.DX       net (fanout=10)       1.259   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd1_lut<11>
    SLICE_X4Y64.COUT     Tdxcy                 0.121   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_cy<11>
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_cy<11>
    SLICE_X4Y65.CIN      net (fanout=1)        0.003   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_cy<11>
    SLICE_X4Y65.CMUX     Tcinc                 0.289   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_cy<15>
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_cy<15>
    SLICE_X8Y62.D1       net (fanout=2)        1.473   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_14
    SLICE_X8Y62.COUT     Topcyd                0.290   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd2_cy<14>
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd2_lut<14>
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd2_cy<14>
    SLICE_X8Y63.CIN      net (fanout=1)        0.003   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd2_cy<14>
    SLICE_X8Y63.CMUX     Tcinc                 0.289   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_171
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd2_xor<17>
    SLICE_X6Y67.A3       net (fanout=1)        1.057   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_171
    SLICE_X6Y67.CLK      Tas                   0.449   sam/maquina/el_saa/outmix_r/out<7>
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_171_rt
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd3_xor<17>
                                                       sam/maquina/el_saa/outmix_r/out_7
    -------------------------------------------------  ---------------------------
    Total                                     18.782ns (5.868ns logic, 12.914ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.871ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sam/maquina/el_saa/bottom/freq_gen2/out (FF)
  Destination:          sam/maquina/el_saa/outmix_r/out_7 (FF)
  Requirement:          20.800ns
  Data Path Delay:      18.728ns (Levels of Logic = 14)
  Clock Path Skew:      -0.047ns (0.590 - 0.637)
  Source Clock:         sam/clk48 rising at 0.000ns
  Destination Clock:    sam/clk48 rising at 20.800ns
  Clock Uncertainty:    0.154ns

  Clock Uncertainty:          0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sam/maquina/el_saa/bottom/freq_gen2/out to sam/maquina/el_saa/outmix_r/out_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y50.CQ       Tcko                  0.525   sam/maquina/el_saa/bottom/freq_gen2/out
                                                       sam/maquina/el_saa/bottom/freq_gen2/out
    SLICE_X4Y53.B4       net (fanout=19)       1.306   sam/maquina/el_saa/bottom/freq_gen2/out
    SLICE_X4Y53.B        Tilo                  0.235   sam/maquina/el_saa/freqenable<5>
                                                       sam/maquina/el_saa/bottom/amp2/Mmux_outmix11
    SLICE_X1Y51.A3       net (fanout=17)       1.256   sam/maquina/el_saa/bottom/amp2/outmix<0>
    SLICE_X1Y51.A        Tilo                  0.259   sam/maquina/el_saa/amplit5<7>
                                                       sam/maquina/el_saa/bottom/amp2/Sh141
    SLICE_X1Y51.B3       net (fanout=6)        1.317   sam/maquina/el_saa/bottom/amp2/Sh14
    SLICE_X1Y51.B        Tilo                  0.259   sam/maquina/el_saa/amplit5<7>
                                                       sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd4_lut<3>1
    SLICE_X0Y52.D5       net (fanout=1)        0.690   sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd4_lut<3>
    SLICE_X0Y52.DMUX     Tilo                  0.298   sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd_35
                                                       sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd53
    SLICE_X0Y53.A5       net (fanout=2)        0.414   sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd53
    SLICE_X0Y53.AQ       Tad_logic             0.923   sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd_55
                                                       sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd5_lut<0>4
                                                       sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd5_cy<0>_6
                                                       sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd_45_rt
    SLICE_X3Y53.A5       net (fanout=1)        0.438   sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd_45
    SLICE_X3Y53.A        Tilo                  0.259   sam/maquina/el_saa/bottom/out2<13>
                                                       sam/maquina/el_saa/bottom/amp2/out<5>1
    SLICE_X0Y56.A3       net (fanout=1)        1.017   sam/maquina/el_saa/bottom/out2<13>
    SLICE_X0Y56.AMUX     Tilo                  0.298   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_73
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd34
    SLICE_X0Y56.BX       net (fanout=2)        0.799   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd34
    SLICE_X0Y56.DQ       Tito_logic            0.842   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_73
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd3_cy<0>_6
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_73_rt
    SLICE_X6Y69.D5       net (fanout=1)        1.879   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_73
    SLICE_X6Y69.COUT     Topcyd                0.312   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd4_cy<7>
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd4_lut<7>
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd4_cy<7>
    SLICE_X6Y70.CIN      net (fanout=1)        0.003   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd4_cy<7>
    SLICE_X6Y70.BMUX     Tcinb                 0.310   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd4_cy<10>
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd4_cy<10>
    SLICE_X4Y65.B3       net (fanout=5)        0.915   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_94
    SLICE_X4Y65.CMUX     Topbc                 0.613   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_cy<15>
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_94_rt
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_cy<15>
    SLICE_X8Y62.D1       net (fanout=2)        1.473   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_14
    SLICE_X8Y62.COUT     Topcyd                0.290   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd2_cy<14>
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd2_lut<14>
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd2_cy<14>
    SLICE_X8Y63.CIN      net (fanout=1)        0.003   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd2_cy<14>
    SLICE_X8Y63.CMUX     Tcinc                 0.289   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_171
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd2_xor<17>
    SLICE_X6Y67.A3       net (fanout=1)        1.057   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_171
    SLICE_X6Y67.CLK      Tas                   0.449   sam/maquina/el_saa/outmix_r/out<7>
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_171_rt
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd3_xor<17>
                                                       sam/maquina/el_saa/outmix_r/out_7
    -------------------------------------------------  ---------------------------
    Total                                     18.728ns (6.161ns logic, 12.567ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.882ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sam/maquina/el_saa/bottom/freq_gen2/out (FF)
  Destination:          sam/maquina/el_saa/outmix_r/out_7 (FF)
  Requirement:          20.800ns
  Data Path Delay:      18.717ns (Levels of Logic = 14)
  Clock Path Skew:      -0.047ns (0.590 - 0.637)
  Source Clock:         sam/clk48 rising at 0.000ns
  Destination Clock:    sam/clk48 rising at 20.800ns
  Clock Uncertainty:    0.154ns

  Clock Uncertainty:          0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sam/maquina/el_saa/bottom/freq_gen2/out to sam/maquina/el_saa/outmix_r/out_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y50.CQ       Tcko                  0.525   sam/maquina/el_saa/bottom/freq_gen2/out
                                                       sam/maquina/el_saa/bottom/freq_gen2/out
    SLICE_X4Y53.B4       net (fanout=19)       1.306   sam/maquina/el_saa/bottom/freq_gen2/out
    SLICE_X4Y53.B        Tilo                  0.235   sam/maquina/el_saa/freqenable<5>
                                                       sam/maquina/el_saa/bottom/amp2/Mmux_outmix11
    SLICE_X1Y51.A3       net (fanout=17)       1.256   sam/maquina/el_saa/bottom/amp2/outmix<0>
    SLICE_X1Y51.A        Tilo                  0.259   sam/maquina/el_saa/amplit5<7>
                                                       sam/maquina/el_saa/bottom/amp2/Sh141
    SLICE_X1Y51.B3       net (fanout=6)        1.317   sam/maquina/el_saa/bottom/amp2/Sh14
    SLICE_X1Y51.B        Tilo                  0.259   sam/maquina/el_saa/amplit5<7>
                                                       sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd4_lut<3>1
    SLICE_X0Y52.D5       net (fanout=1)        0.690   sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd4_lut<3>
    SLICE_X0Y52.DMUX     Tilo                  0.298   sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd_35
                                                       sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd53
    SLICE_X0Y53.A5       net (fanout=2)        0.414   sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd53
    SLICE_X0Y53.AQ       Tad_logic             0.923   sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd_55
                                                       sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd5_lut<0>4
                                                       sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd5_cy<0>_6
                                                       sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd_45_rt
    SLICE_X3Y53.A5       net (fanout=1)        0.438   sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd_45
    SLICE_X3Y53.A        Tilo                  0.259   sam/maquina/el_saa/bottom/out2<13>
                                                       sam/maquina/el_saa/bottom/amp2/out<5>1
    SLICE_X0Y56.A3       net (fanout=1)        1.017   sam/maquina/el_saa/bottom/out2<13>
    SLICE_X0Y56.AMUX     Tilo                  0.298   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_73
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd34
    SLICE_X0Y56.BX       net (fanout=2)        0.799   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd34
    SLICE_X0Y56.CQ       Tito_logic            0.814   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_73
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd3_cy<0>_6
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_63_rt
    SLICE_X6Y69.C6       net (fanout=1)        1.684   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_63
    SLICE_X6Y69.CMUX     Topcc                 0.495   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd4_cy<7>
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd4_lut<6>
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd4_cy<7>
    SLICE_X4Y64.C4       net (fanout=14)       1.253   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_64
    SLICE_X4Y64.COUT     Topcyc                0.325   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_cy<11>
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_lut<10>
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_cy<11>
    SLICE_X4Y65.CIN      net (fanout=1)        0.003   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_cy<11>
    SLICE_X4Y65.CMUX     Tcinc                 0.289   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_cy<15>
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_cy<15>
    SLICE_X8Y62.D1       net (fanout=2)        1.473   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_14
    SLICE_X8Y62.COUT     Topcyd                0.290   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd2_cy<14>
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd2_lut<14>
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd2_cy<14>
    SLICE_X8Y63.CIN      net (fanout=1)        0.003   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd2_cy<14>
    SLICE_X8Y63.CMUX     Tcinc                 0.289   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_171
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd2_xor<17>
    SLICE_X6Y67.A3       net (fanout=1)        1.057   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_171
    SLICE_X6Y67.CLK      Tas                   0.449   sam/maquina/el_saa/outmix_r/out<7>
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_171_rt
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd3_xor<17>
                                                       sam/maquina/el_saa/outmix_r/out_7
    -------------------------------------------------  ---------------------------
    Total                                     18.717ns (6.007ns logic, 12.710ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------

Paths for end point sam/maquina/el_saa/outmix_r/out_7 (SLICE_X6Y67.CIN), 38971713 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.908ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sam/maquina/el_saa/bottom/freq_gen2/out (FF)
  Destination:          sam/maquina/el_saa/outmix_r/out_7 (FF)
  Requirement:          20.800ns
  Data Path Delay:      18.691ns (Levels of Logic = 16)
  Clock Path Skew:      -0.047ns (0.590 - 0.637)
  Source Clock:         sam/clk48 rising at 0.000ns
  Destination Clock:    sam/clk48 rising at 20.800ns
  Clock Uncertainty:    0.154ns

  Clock Uncertainty:          0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sam/maquina/el_saa/bottom/freq_gen2/out to sam/maquina/el_saa/outmix_r/out_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y50.CQ       Tcko                  0.525   sam/maquina/el_saa/bottom/freq_gen2/out
                                                       sam/maquina/el_saa/bottom/freq_gen2/out
    SLICE_X4Y53.B4       net (fanout=19)       1.306   sam/maquina/el_saa/bottom/freq_gen2/out
    SLICE_X4Y53.B        Tilo                  0.235   sam/maquina/el_saa/freqenable<5>
                                                       sam/maquina/el_saa/bottom/amp2/Mmux_outmix11
    SLICE_X1Y51.A3       net (fanout=17)       1.256   sam/maquina/el_saa/bottom/amp2/outmix<0>
    SLICE_X1Y51.A        Tilo                  0.259   sam/maquina/el_saa/amplit5<7>
                                                       sam/maquina/el_saa/bottom/amp2/Sh141
    SLICE_X1Y51.B3       net (fanout=6)        1.317   sam/maquina/el_saa/bottom/amp2/Sh14
    SLICE_X1Y51.B        Tilo                  0.259   sam/maquina/el_saa/amplit5<7>
                                                       sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd4_lut<3>1
    SLICE_X0Y52.D5       net (fanout=1)        0.690   sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd4_lut<3>
    SLICE_X0Y52.DMUX     Tilo                  0.298   sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd_35
                                                       sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd53
    SLICE_X0Y53.A5       net (fanout=2)        0.414   sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd53
    SLICE_X0Y53.AQ       Tad_logic             0.923   sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd_55
                                                       sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd5_lut<0>4
                                                       sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd5_cy<0>_6
                                                       sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd_45_rt
    SLICE_X3Y53.A5       net (fanout=1)        0.438   sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd_45
    SLICE_X3Y53.A        Tilo                  0.259   sam/maquina/el_saa/bottom/out2<13>
                                                       sam/maquina/el_saa/bottom/amp2/out<5>1
    SLICE_X0Y56.A3       net (fanout=1)        1.017   sam/maquina/el_saa/bottom/out2<13>
    SLICE_X0Y56.AMUX     Tilo                  0.298   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_73
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd34
    SLICE_X0Y56.BX       net (fanout=2)        0.799   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd34
    SLICE_X0Y56.DQ       Tito_logic            0.842   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_73
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd3_cy<0>_6
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_73_rt
    SLICE_X6Y69.D5       net (fanout=1)        1.879   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_73
    SLICE_X6Y69.COUT     Topcyd                0.312   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd4_cy<7>
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd4_lut<7>
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd4_cy<7>
    SLICE_X6Y70.CIN      net (fanout=1)        0.003   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd4_cy<7>
    SLICE_X6Y70.AMUX     Tcina                 0.220   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd4_cy<10>
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd4_cy<10>
    SLICE_X4Y64.DX       net (fanout=10)       1.259   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd1_lut<11>
    SLICE_X4Y64.COUT     Tdxcy                 0.121   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_cy<11>
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_cy<11>
    SLICE_X4Y65.CIN      net (fanout=1)        0.003   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_cy<11>
    SLICE_X4Y65.CMUX     Tcinc                 0.289   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_cy<15>
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_cy<15>
    SLICE_X8Y62.D1       net (fanout=2)        1.473   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_14
    SLICE_X8Y62.COUT     Topcyd                0.290   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd2_cy<14>
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd2_lut<14>
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd2_cy<14>
    SLICE_X8Y63.CIN      net (fanout=1)        0.003   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd2_cy<14>
    SLICE_X8Y63.BMUX     Tcinb                 0.277   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_171
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd2_xor<17>
    SLICE_X6Y66.D3       net (fanout=1)        0.899   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_162
    SLICE_X6Y66.COUT     Topcyd                0.312   sam/maquina/el_saa/outmix_r/out<6>
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_162_rt
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd3_cy<16>
    SLICE_X6Y67.CIN      net (fanout=1)        0.003   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd3_cy<16>
    SLICE_X6Y67.CLK      Tcinck                0.213   sam/maquina/el_saa/outmix_r/out<7>
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd3_xor<17>
                                                       sam/maquina/el_saa/outmix_r/out_7
    -------------------------------------------------  ---------------------------
    Total                                     18.691ns (5.932ns logic, 12.759ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.962ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sam/maquina/el_saa/bottom/freq_gen2/out (FF)
  Destination:          sam/maquina/el_saa/outmix_r/out_7 (FF)
  Requirement:          20.800ns
  Data Path Delay:      18.637ns (Levels of Logic = 15)
  Clock Path Skew:      -0.047ns (0.590 - 0.637)
  Source Clock:         sam/clk48 rising at 0.000ns
  Destination Clock:    sam/clk48 rising at 20.800ns
  Clock Uncertainty:    0.154ns

  Clock Uncertainty:          0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sam/maquina/el_saa/bottom/freq_gen2/out to sam/maquina/el_saa/outmix_r/out_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y50.CQ       Tcko                  0.525   sam/maquina/el_saa/bottom/freq_gen2/out
                                                       sam/maquina/el_saa/bottom/freq_gen2/out
    SLICE_X4Y53.B4       net (fanout=19)       1.306   sam/maquina/el_saa/bottom/freq_gen2/out
    SLICE_X4Y53.B        Tilo                  0.235   sam/maquina/el_saa/freqenable<5>
                                                       sam/maquina/el_saa/bottom/amp2/Mmux_outmix11
    SLICE_X1Y51.A3       net (fanout=17)       1.256   sam/maquina/el_saa/bottom/amp2/outmix<0>
    SLICE_X1Y51.A        Tilo                  0.259   sam/maquina/el_saa/amplit5<7>
                                                       sam/maquina/el_saa/bottom/amp2/Sh141
    SLICE_X1Y51.B3       net (fanout=6)        1.317   sam/maquina/el_saa/bottom/amp2/Sh14
    SLICE_X1Y51.B        Tilo                  0.259   sam/maquina/el_saa/amplit5<7>
                                                       sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd4_lut<3>1
    SLICE_X0Y52.D5       net (fanout=1)        0.690   sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd4_lut<3>
    SLICE_X0Y52.DMUX     Tilo                  0.298   sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd_35
                                                       sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd53
    SLICE_X0Y53.A5       net (fanout=2)        0.414   sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd53
    SLICE_X0Y53.AQ       Tad_logic             0.923   sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd_55
                                                       sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd5_lut<0>4
                                                       sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd5_cy<0>_6
                                                       sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd_45_rt
    SLICE_X3Y53.A5       net (fanout=1)        0.438   sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd_45
    SLICE_X3Y53.A        Tilo                  0.259   sam/maquina/el_saa/bottom/out2<13>
                                                       sam/maquina/el_saa/bottom/amp2/out<5>1
    SLICE_X0Y56.A3       net (fanout=1)        1.017   sam/maquina/el_saa/bottom/out2<13>
    SLICE_X0Y56.AMUX     Tilo                  0.298   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_73
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd34
    SLICE_X0Y56.BX       net (fanout=2)        0.799   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd34
    SLICE_X0Y56.DQ       Tito_logic            0.842   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_73
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd3_cy<0>_6
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_73_rt
    SLICE_X6Y69.D5       net (fanout=1)        1.879   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_73
    SLICE_X6Y69.COUT     Topcyd                0.312   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd4_cy<7>
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd4_lut<7>
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd4_cy<7>
    SLICE_X6Y70.CIN      net (fanout=1)        0.003   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd4_cy<7>
    SLICE_X6Y70.BMUX     Tcinb                 0.310   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd4_cy<10>
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd4_cy<10>
    SLICE_X4Y65.B3       net (fanout=5)        0.915   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_94
    SLICE_X4Y65.CMUX     Topbc                 0.613   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_cy<15>
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_94_rt
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_cy<15>
    SLICE_X8Y62.D1       net (fanout=2)        1.473   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_14
    SLICE_X8Y62.COUT     Topcyd                0.290   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd2_cy<14>
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd2_lut<14>
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd2_cy<14>
    SLICE_X8Y63.CIN      net (fanout=1)        0.003   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd2_cy<14>
    SLICE_X8Y63.BMUX     Tcinb                 0.277   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_171
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd2_xor<17>
    SLICE_X6Y66.D3       net (fanout=1)        0.899   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_162
    SLICE_X6Y66.COUT     Topcyd                0.312   sam/maquina/el_saa/outmix_r/out<6>
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_162_rt
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd3_cy<16>
    SLICE_X6Y67.CIN      net (fanout=1)        0.003   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd3_cy<16>
    SLICE_X6Y67.CLK      Tcinck                0.213   sam/maquina/el_saa/outmix_r/out<7>
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd3_xor<17>
                                                       sam/maquina/el_saa/outmix_r/out_7
    -------------------------------------------------  ---------------------------
    Total                                     18.637ns (6.225ns logic, 12.412ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.973ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sam/maquina/el_saa/bottom/freq_gen2/out (FF)
  Destination:          sam/maquina/el_saa/outmix_r/out_7 (FF)
  Requirement:          20.800ns
  Data Path Delay:      18.626ns (Levels of Logic = 15)
  Clock Path Skew:      -0.047ns (0.590 - 0.637)
  Source Clock:         sam/clk48 rising at 0.000ns
  Destination Clock:    sam/clk48 rising at 20.800ns
  Clock Uncertainty:    0.154ns

  Clock Uncertainty:          0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sam/maquina/el_saa/bottom/freq_gen2/out to sam/maquina/el_saa/outmix_r/out_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y50.CQ       Tcko                  0.525   sam/maquina/el_saa/bottom/freq_gen2/out
                                                       sam/maquina/el_saa/bottom/freq_gen2/out
    SLICE_X4Y53.B4       net (fanout=19)       1.306   sam/maquina/el_saa/bottom/freq_gen2/out
    SLICE_X4Y53.B        Tilo                  0.235   sam/maquina/el_saa/freqenable<5>
                                                       sam/maquina/el_saa/bottom/amp2/Mmux_outmix11
    SLICE_X1Y51.A3       net (fanout=17)       1.256   sam/maquina/el_saa/bottom/amp2/outmix<0>
    SLICE_X1Y51.A        Tilo                  0.259   sam/maquina/el_saa/amplit5<7>
                                                       sam/maquina/el_saa/bottom/amp2/Sh141
    SLICE_X1Y51.B3       net (fanout=6)        1.317   sam/maquina/el_saa/bottom/amp2/Sh14
    SLICE_X1Y51.B        Tilo                  0.259   sam/maquina/el_saa/amplit5<7>
                                                       sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd4_lut<3>1
    SLICE_X0Y52.D5       net (fanout=1)        0.690   sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd4_lut<3>
    SLICE_X0Y52.DMUX     Tilo                  0.298   sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd_35
                                                       sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd53
    SLICE_X0Y53.A5       net (fanout=2)        0.414   sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd53
    SLICE_X0Y53.AQ       Tad_logic             0.923   sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd_55
                                                       sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd5_lut<0>4
                                                       sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd5_cy<0>_6
                                                       sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd_45_rt
    SLICE_X3Y53.A5       net (fanout=1)        0.438   sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd_45
    SLICE_X3Y53.A        Tilo                  0.259   sam/maquina/el_saa/bottom/out2<13>
                                                       sam/maquina/el_saa/bottom/amp2/out<5>1
    SLICE_X0Y56.A3       net (fanout=1)        1.017   sam/maquina/el_saa/bottom/out2<13>
    SLICE_X0Y56.AMUX     Tilo                  0.298   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_73
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd34
    SLICE_X0Y56.BX       net (fanout=2)        0.799   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd34
    SLICE_X0Y56.CQ       Tito_logic            0.814   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_73
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd3_cy<0>_6
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_63_rt
    SLICE_X6Y69.C6       net (fanout=1)        1.684   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_63
    SLICE_X6Y69.CMUX     Topcc                 0.495   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd4_cy<7>
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd4_lut<6>
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd4_cy<7>
    SLICE_X4Y64.C4       net (fanout=14)       1.253   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_64
    SLICE_X4Y64.COUT     Topcyc                0.325   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_cy<11>
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_lut<10>
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_cy<11>
    SLICE_X4Y65.CIN      net (fanout=1)        0.003   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_cy<11>
    SLICE_X4Y65.CMUX     Tcinc                 0.289   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_cy<15>
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_cy<15>
    SLICE_X8Y62.D1       net (fanout=2)        1.473   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_14
    SLICE_X8Y62.COUT     Topcyd                0.290   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd2_cy<14>
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd2_lut<14>
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd2_cy<14>
    SLICE_X8Y63.CIN      net (fanout=1)        0.003   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd2_cy<14>
    SLICE_X8Y63.BMUX     Tcinb                 0.277   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_171
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd2_xor<17>
    SLICE_X6Y66.D3       net (fanout=1)        0.899   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_162
    SLICE_X6Y66.COUT     Topcyd                0.312   sam/maquina/el_saa/outmix_r/out<6>
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_162_rt
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd3_cy<16>
    SLICE_X6Y67.CIN      net (fanout=1)        0.003   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd3_cy<16>
    SLICE_X6Y67.CLK      Tcinck                0.213   sam/maquina/el_saa/outmix_r/out<7>
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd3_xor<17>
                                                       sam/maquina/el_saa/outmix_r/out_7
    -------------------------------------------------  ---------------------------
    Total                                     18.626ns (6.071ns logic, 12.555ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------

Paths for end point sam/maquina/el_saa/outmix_r/out_6 (SLICE_X6Y66.D3), 6303142 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.981ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sam/maquina/el_saa/bottom/freq_gen2/out (FF)
  Destination:          sam/maquina/el_saa/outmix_r/out_6 (FF)
  Requirement:          20.800ns
  Data Path Delay:      18.619ns (Levels of Logic = 15)
  Clock Path Skew:      -0.046ns (0.591 - 0.637)
  Source Clock:         sam/clk48 rising at 0.000ns
  Destination Clock:    sam/clk48 rising at 20.800ns
  Clock Uncertainty:    0.154ns

  Clock Uncertainty:          0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sam/maquina/el_saa/bottom/freq_gen2/out to sam/maquina/el_saa/outmix_r/out_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y50.CQ       Tcko                  0.525   sam/maquina/el_saa/bottom/freq_gen2/out
                                                       sam/maquina/el_saa/bottom/freq_gen2/out
    SLICE_X4Y53.B4       net (fanout=19)       1.306   sam/maquina/el_saa/bottom/freq_gen2/out
    SLICE_X4Y53.B        Tilo                  0.235   sam/maquina/el_saa/freqenable<5>
                                                       sam/maquina/el_saa/bottom/amp2/Mmux_outmix11
    SLICE_X1Y51.A3       net (fanout=17)       1.256   sam/maquina/el_saa/bottom/amp2/outmix<0>
    SLICE_X1Y51.A        Tilo                  0.259   sam/maquina/el_saa/amplit5<7>
                                                       sam/maquina/el_saa/bottom/amp2/Sh141
    SLICE_X1Y51.B3       net (fanout=6)        1.317   sam/maquina/el_saa/bottom/amp2/Sh14
    SLICE_X1Y51.B        Tilo                  0.259   sam/maquina/el_saa/amplit5<7>
                                                       sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd4_lut<3>1
    SLICE_X0Y52.D5       net (fanout=1)        0.690   sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd4_lut<3>
    SLICE_X0Y52.DMUX     Tilo                  0.298   sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd_35
                                                       sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd53
    SLICE_X0Y53.A5       net (fanout=2)        0.414   sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd53
    SLICE_X0Y53.AQ       Tad_logic             0.923   sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd_55
                                                       sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd5_lut<0>4
                                                       sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd5_cy<0>_6
                                                       sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd_45_rt
    SLICE_X3Y53.A5       net (fanout=1)        0.438   sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd_45
    SLICE_X3Y53.A        Tilo                  0.259   sam/maquina/el_saa/bottom/out2<13>
                                                       sam/maquina/el_saa/bottom/amp2/out<5>1
    SLICE_X0Y56.A3       net (fanout=1)        1.017   sam/maquina/el_saa/bottom/out2<13>
    SLICE_X0Y56.AMUX     Tilo                  0.298   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_73
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd34
    SLICE_X0Y56.BX       net (fanout=2)        0.799   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd34
    SLICE_X0Y56.DQ       Tito_logic            0.842   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_73
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd3_cy<0>_6
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_73_rt
    SLICE_X6Y69.D5       net (fanout=1)        1.879   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_73
    SLICE_X6Y69.COUT     Topcyd                0.312   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd4_cy<7>
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd4_lut<7>
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd4_cy<7>
    SLICE_X6Y70.CIN      net (fanout=1)        0.003   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd4_cy<7>
    SLICE_X6Y70.AMUX     Tcina                 0.220   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd4_cy<10>
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd4_cy<10>
    SLICE_X4Y64.DX       net (fanout=10)       1.259   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd1_lut<11>
    SLICE_X4Y64.COUT     Tdxcy                 0.121   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_cy<11>
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_cy<11>
    SLICE_X4Y65.CIN      net (fanout=1)        0.003   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_cy<11>
    SLICE_X4Y65.CMUX     Tcinc                 0.289   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_cy<15>
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_cy<15>
    SLICE_X8Y62.D1       net (fanout=2)        1.473   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_14
    SLICE_X8Y62.COUT     Topcyd                0.290   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd2_cy<14>
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd2_lut<14>
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd2_cy<14>
    SLICE_X8Y63.CIN      net (fanout=1)        0.003   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd2_cy<14>
    SLICE_X8Y63.BMUX     Tcinb                 0.277   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_171
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd2_xor<17>
    SLICE_X6Y66.D3       net (fanout=1)        0.899   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_162
    SLICE_X6Y66.CLK      Tas                   0.456   sam/maquina/el_saa/outmix_r/out<6>
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_162_rt
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd3_cy<16>
                                                       sam/maquina/el_saa/outmix_r/out_6
    -------------------------------------------------  ---------------------------
    Total                                     18.619ns (5.863ns logic, 12.756ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.035ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sam/maquina/el_saa/bottom/freq_gen2/out (FF)
  Destination:          sam/maquina/el_saa/outmix_r/out_6 (FF)
  Requirement:          20.800ns
  Data Path Delay:      18.565ns (Levels of Logic = 14)
  Clock Path Skew:      -0.046ns (0.591 - 0.637)
  Source Clock:         sam/clk48 rising at 0.000ns
  Destination Clock:    sam/clk48 rising at 20.800ns
  Clock Uncertainty:    0.154ns

  Clock Uncertainty:          0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sam/maquina/el_saa/bottom/freq_gen2/out to sam/maquina/el_saa/outmix_r/out_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y50.CQ       Tcko                  0.525   sam/maquina/el_saa/bottom/freq_gen2/out
                                                       sam/maquina/el_saa/bottom/freq_gen2/out
    SLICE_X4Y53.B4       net (fanout=19)       1.306   sam/maquina/el_saa/bottom/freq_gen2/out
    SLICE_X4Y53.B        Tilo                  0.235   sam/maquina/el_saa/freqenable<5>
                                                       sam/maquina/el_saa/bottom/amp2/Mmux_outmix11
    SLICE_X1Y51.A3       net (fanout=17)       1.256   sam/maquina/el_saa/bottom/amp2/outmix<0>
    SLICE_X1Y51.A        Tilo                  0.259   sam/maquina/el_saa/amplit5<7>
                                                       sam/maquina/el_saa/bottom/amp2/Sh141
    SLICE_X1Y51.B3       net (fanout=6)        1.317   sam/maquina/el_saa/bottom/amp2/Sh14
    SLICE_X1Y51.B        Tilo                  0.259   sam/maquina/el_saa/amplit5<7>
                                                       sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd4_lut<3>1
    SLICE_X0Y52.D5       net (fanout=1)        0.690   sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd4_lut<3>
    SLICE_X0Y52.DMUX     Tilo                  0.298   sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd_35
                                                       sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd53
    SLICE_X0Y53.A5       net (fanout=2)        0.414   sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd53
    SLICE_X0Y53.AQ       Tad_logic             0.923   sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd_55
                                                       sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd5_lut<0>4
                                                       sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd5_cy<0>_6
                                                       sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd_45_rt
    SLICE_X3Y53.A5       net (fanout=1)        0.438   sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd_45
    SLICE_X3Y53.A        Tilo                  0.259   sam/maquina/el_saa/bottom/out2<13>
                                                       sam/maquina/el_saa/bottom/amp2/out<5>1
    SLICE_X0Y56.A3       net (fanout=1)        1.017   sam/maquina/el_saa/bottom/out2<13>
    SLICE_X0Y56.AMUX     Tilo                  0.298   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_73
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd34
    SLICE_X0Y56.BX       net (fanout=2)        0.799   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd34
    SLICE_X0Y56.DQ       Tito_logic            0.842   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_73
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd3_cy<0>_6
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_73_rt
    SLICE_X6Y69.D5       net (fanout=1)        1.879   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_73
    SLICE_X6Y69.COUT     Topcyd                0.312   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd4_cy<7>
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd4_lut<7>
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd4_cy<7>
    SLICE_X6Y70.CIN      net (fanout=1)        0.003   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd4_cy<7>
    SLICE_X6Y70.BMUX     Tcinb                 0.310   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd4_cy<10>
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd4_cy<10>
    SLICE_X4Y65.B3       net (fanout=5)        0.915   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_94
    SLICE_X4Y65.CMUX     Topbc                 0.613   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_cy<15>
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_94_rt
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_cy<15>
    SLICE_X8Y62.D1       net (fanout=2)        1.473   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_14
    SLICE_X8Y62.COUT     Topcyd                0.290   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd2_cy<14>
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd2_lut<14>
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd2_cy<14>
    SLICE_X8Y63.CIN      net (fanout=1)        0.003   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd2_cy<14>
    SLICE_X8Y63.BMUX     Tcinb                 0.277   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_171
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd2_xor<17>
    SLICE_X6Y66.D3       net (fanout=1)        0.899   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_162
    SLICE_X6Y66.CLK      Tas                   0.456   sam/maquina/el_saa/outmix_r/out<6>
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_162_rt
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd3_cy<16>
                                                       sam/maquina/el_saa/outmix_r/out_6
    -------------------------------------------------  ---------------------------
    Total                                     18.565ns (6.156ns logic, 12.409ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.046ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sam/maquina/el_saa/bottom/freq_gen2/out (FF)
  Destination:          sam/maquina/el_saa/outmix_r/out_6 (FF)
  Requirement:          20.800ns
  Data Path Delay:      18.554ns (Levels of Logic = 14)
  Clock Path Skew:      -0.046ns (0.591 - 0.637)
  Source Clock:         sam/clk48 rising at 0.000ns
  Destination Clock:    sam/clk48 rising at 20.800ns
  Clock Uncertainty:    0.154ns

  Clock Uncertainty:          0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sam/maquina/el_saa/bottom/freq_gen2/out to sam/maquina/el_saa/outmix_r/out_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y50.CQ       Tcko                  0.525   sam/maquina/el_saa/bottom/freq_gen2/out
                                                       sam/maquina/el_saa/bottom/freq_gen2/out
    SLICE_X4Y53.B4       net (fanout=19)       1.306   sam/maquina/el_saa/bottom/freq_gen2/out
    SLICE_X4Y53.B        Tilo                  0.235   sam/maquina/el_saa/freqenable<5>
                                                       sam/maquina/el_saa/bottom/amp2/Mmux_outmix11
    SLICE_X1Y51.A3       net (fanout=17)       1.256   sam/maquina/el_saa/bottom/amp2/outmix<0>
    SLICE_X1Y51.A        Tilo                  0.259   sam/maquina/el_saa/amplit5<7>
                                                       sam/maquina/el_saa/bottom/amp2/Sh141
    SLICE_X1Y51.B3       net (fanout=6)        1.317   sam/maquina/el_saa/bottom/amp2/Sh14
    SLICE_X1Y51.B        Tilo                  0.259   sam/maquina/el_saa/amplit5<7>
                                                       sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd4_lut<3>1
    SLICE_X0Y52.D5       net (fanout=1)        0.690   sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd4_lut<3>
    SLICE_X0Y52.DMUX     Tilo                  0.298   sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd_35
                                                       sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd53
    SLICE_X0Y53.A5       net (fanout=2)        0.414   sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd53
    SLICE_X0Y53.AQ       Tad_logic             0.923   sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd_55
                                                       sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd5_lut<0>4
                                                       sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd5_cy<0>_6
                                                       sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd_45_rt
    SLICE_X3Y53.A5       net (fanout=1)        0.438   sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd_45
    SLICE_X3Y53.A        Tilo                  0.259   sam/maquina/el_saa/bottom/out2<13>
                                                       sam/maquina/el_saa/bottom/amp2/out<5>1
    SLICE_X0Y56.A3       net (fanout=1)        1.017   sam/maquina/el_saa/bottom/out2<13>
    SLICE_X0Y56.AMUX     Tilo                  0.298   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_73
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd34
    SLICE_X0Y56.BX       net (fanout=2)        0.799   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd34
    SLICE_X0Y56.CQ       Tito_logic            0.814   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_73
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd3_cy<0>_6
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_63_rt
    SLICE_X6Y69.C6       net (fanout=1)        1.684   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_63
    SLICE_X6Y69.CMUX     Topcc                 0.495   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd4_cy<7>
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd4_lut<6>
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd4_cy<7>
    SLICE_X4Y64.C4       net (fanout=14)       1.253   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_64
    SLICE_X4Y64.COUT     Topcyc                0.325   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_cy<11>
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_lut<10>
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_cy<11>
    SLICE_X4Y65.CIN      net (fanout=1)        0.003   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_cy<11>
    SLICE_X4Y65.CMUX     Tcinc                 0.289   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_cy<15>
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_cy<15>
    SLICE_X8Y62.D1       net (fanout=2)        1.473   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_14
    SLICE_X8Y62.COUT     Topcyd                0.290   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd2_cy<14>
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd2_lut<14>
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd2_cy<14>
    SLICE_X8Y63.CIN      net (fanout=1)        0.003   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd2_cy<14>
    SLICE_X8Y63.BMUX     Tcinb                 0.277   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_171
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd2_xor<17>
    SLICE_X6Y66.D3       net (fanout=1)        0.899   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_162
    SLICE_X6Y66.CLK      Tas                   0.456   sam/maquina/el_saa/outmix_r/out<6>
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_162_rt
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd3_cy<16>
                                                       sam/maquina/el_saa/outmix_r/out_6
    -------------------------------------------------  ---------------------------
    Total                                     18.554ns (6.002ns logic, 12.552ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sam_los_relojes_clkout0 = PERIOD TIMEGRP "sam_los_relojes_clkout0" TS_clk50
        / 0.961538462 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point sam/maquina/el_saa/outmix_r/out_2 (SLICE_X6Y65.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.367ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sam/maquina/el_saa/outmix_r/ced (FF)
  Destination:          sam/maquina/el_saa/outmix_r/out_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.366ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.293 - 0.294)
  Source Clock:         sam/clk48 rising at 20.800ns
  Destination Clock:    sam/clk48 rising at 20.800ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sam/maquina/el_saa/outmix_r/ced to sam/maquina/el_saa/outmix_r/out_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y63.DQ       Tcko                  0.200   sam/maquina/el_saa/outmix_r/ced
                                                       sam/maquina/el_saa/outmix_r/ced
    SLICE_X6Y65.CE       net (fanout=7)        0.274   sam/maquina/el_saa/outmix_r/ced
    SLICE_X6Y65.CLK      Tckce       (-Th)     0.108   sam/maquina/el_saa/outmix_r/out<2>
                                                       sam/maquina/el_saa/outmix_r/out_2
    -------------------------------------------------  ---------------------------
    Total                                      0.366ns (0.092ns logic, 0.274ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------

Paths for end point sam/maquina/el_saa/outmix_r/out_1 (SLICE_X6Y65.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.371ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sam/maquina/el_saa/outmix_r/ced (FF)
  Destination:          sam/maquina/el_saa/outmix_r/out_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.370ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.293 - 0.294)
  Source Clock:         sam/clk48 rising at 20.800ns
  Destination Clock:    sam/clk48 rising at 20.800ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sam/maquina/el_saa/outmix_r/ced to sam/maquina/el_saa/outmix_r/out_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y63.DQ       Tcko                  0.200   sam/maquina/el_saa/outmix_r/ced
                                                       sam/maquina/el_saa/outmix_r/ced
    SLICE_X6Y65.CE       net (fanout=7)        0.274   sam/maquina/el_saa/outmix_r/ced
    SLICE_X6Y65.CLK      Tckce       (-Th)     0.104   sam/maquina/el_saa/outmix_r/out<2>
                                                       sam/maquina/el_saa/outmix_r/out_1
    -------------------------------------------------  ---------------------------
    Total                                      0.370ns (0.096ns logic, 0.274ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------

Paths for end point sam/maquina/el_saa/outmix_r/out_0 (SLICE_X6Y65.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.373ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sam/maquina/el_saa/outmix_r/ced (FF)
  Destination:          sam/maquina/el_saa/outmix_r/out_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.372ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.293 - 0.294)
  Source Clock:         sam/clk48 rising at 20.800ns
  Destination Clock:    sam/clk48 rising at 20.800ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sam/maquina/el_saa/outmix_r/ced to sam/maquina/el_saa/outmix_r/out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y63.DQ       Tcko                  0.200   sam/maquina/el_saa/outmix_r/ced
                                                       sam/maquina/el_saa/outmix_r/ced
    SLICE_X6Y65.CE       net (fanout=7)        0.274   sam/maquina/el_saa/outmix_r/ced
    SLICE_X6Y65.CLK      Tckce       (-Th)     0.102   sam/maquina/el_saa/outmix_r/out<2>
                                                       sam/maquina/el_saa/outmix_r/out_0
    -------------------------------------------------  ---------------------------
    Total                                      0.372ns (0.098ns logic, 0.274ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sam_los_relojes_clkout0 = PERIOD TIMEGRP "sam_los_relojes_clkout0" TS_clk50
        / 0.961538462 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.230ns (period - min period limit)
  Period: 20.800ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: sam/MyCtrlModule/myosd/charram/Mram_mem1/CLKA
  Logical resource: sam/MyCtrlModule/myosd/charram/Mram_mem1/CLKA
  Location pin: RAMB16_X0Y24.CLKA
  Clock network: sam/clk48
--------------------------------------------------------------------------------
Slack: 17.230ns (period - min period limit)
  Period: 20.800ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: sam/MyCtrlModule/myosd/charram/Mram_mem1/CLKB
  Logical resource: sam/MyCtrlModule/myosd/charram/Mram_mem1/CLKB
  Location pin: RAMB16_X0Y24.CLKB
  Clock network: sam/clk48
--------------------------------------------------------------------------------
Slack: 17.230ns (period - min period limit)
  Period: 20.800ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: sam/MyCtrlModule_myosd/charrom/Mram_rom/CLKA
  Logical resource: sam/MyCtrlModule_myosd/charrom/Mram_rom/CLKA
  Location pin: RAMB16_X0Y26.CLKA
  Clock network: sam/clk48
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk50
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk50                       |     20.000ns|      5.000ns|     18.253ns|            0|            0|            0|    318259603|
| TS_sam_los_relojes_clkout0    |     20.800ns|     18.983ns|          N/A|            0|            0|    318259603|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clock_50_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock_50_i     |   18.983|         |         |    3.569|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 318259603 paths, 0 nets, and 4426 connections

Design statistics:
   Minimum period:  18.983ns{1}   (Maximum frequency:  52.679MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Jan 01 17:09:07 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4872 MB



