
*** Running vivado
    with args -log design_1_blk_mem_gen_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_blk_mem_gen_0_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_blk_mem_gen_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 347.391 ; gain = 137.094
INFO: [Synth 8-638] synthesizing module 'design_1_blk_mem_gen_0_0' [d:/Vivado_workspace/vivado2016.4/FLIR_Thermal_Camera/FLIR_Thermal_Camera.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0_1/synth/design_1_blk_mem_gen_0_0.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'design_1_blk_mem_gen_0_0' (11#1) [d:/Vivado_workspace/vivado2016.4/FLIR_Thermal_Camera/FLIR_Thermal_Camera.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0_1/synth/design_1_blk_mem_gen_0_0.vhd:73]
Finished RTL Elaboration : Time (s): cpu = 00:01:51 ; elapsed = 00:02:00 . Memory (MB): peak = 586.578 ; gain = 376.281
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:52 ; elapsed = 00:02:00 . Memory (MB): peak = 586.578 ; gain = 376.281
INFO: [Device 21-403] Loading part xc7k325tffg900-2
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 791.215 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:02:01 ; elapsed = 00:02:11 . Memory (MB): peak = 791.215 ; gain = 580.918
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:01 ; elapsed = 00:02:11 . Memory (MB): peak = 791.215 ; gain = 580.918
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:01 ; elapsed = 00:02:11 . Memory (MB): peak = 791.215 ; gain = 580.918
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:04 ; elapsed = 00:02:13 . Memory (MB): peak = 791.215 ; gain = 580.918
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:05 ; elapsed = 00:02:15 . Memory (MB): peak = 791.215 ; gain = 580.918
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:14 ; elapsed = 00:02:24 . Memory (MB): peak = 791.215 ; gain = 580.918
Finished Timing Optimization : Time (s): cpu = 00:02:14 ; elapsed = 00:02:24 . Memory (MB): peak = 791.215 ; gain = 580.918
Finished Technology Mapping : Time (s): cpu = 00:02:14 ; elapsed = 00:02:24 . Memory (MB): peak = 791.215 ; gain = 580.918
Finished IO Insertion : Time (s): cpu = 00:02:15 ; elapsed = 00:02:25 . Memory (MB): peak = 791.215 ; gain = 580.918
Finished Renaming Generated Instances : Time (s): cpu = 00:02:15 ; elapsed = 00:02:25 . Memory (MB): peak = 791.215 ; gain = 580.918
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:15 ; elapsed = 00:02:25 . Memory (MB): peak = 791.215 ; gain = 580.918
Finished Renaming Generated Ports : Time (s): cpu = 00:02:15 ; elapsed = 00:02:25 . Memory (MB): peak = 791.215 ; gain = 580.918
Finished Handling Custom Attributes : Time (s): cpu = 00:02:15 ; elapsed = 00:02:25 . Memory (MB): peak = 791.215 ; gain = 580.918
Finished Renaming Generated Nets : Time (s): cpu = 00:02:15 ; elapsed = 00:02:25 . Memory (MB): peak = 791.215 ; gain = 580.918

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT3     |    16|
|2     |LUT4     |    12|
|3     |LUT5     |    20|
|4     |LUT6     |   298|
|5     |MUXF7    |    80|
|6     |MUXF8    |    32|
|7     |RAMB36E1 |    75|
|8     |FDRE     |    14|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:02:15 ; elapsed = 00:02:25 . Memory (MB): peak = 791.215 ; gain = 580.918
synth_design: Time (s): cpu = 00:02:15 ; elapsed = 00:02:20 . Memory (MB): peak = 791.215 ; gain = 530.484
