#[doc = "Register `IMR1` reader"]
pub type R = crate::R<IMR1_SPEC>;
#[doc = "Register `IMR1` writer"]
pub type W = crate::W<IMR1_SPEC>;
#[doc = "Field `IM0` reader - CPU wakeup with interrupt mask on event input"]
pub type IM0_R = crate::BitReader;
#[doc = "Field `IM0` writer - CPU wakeup with interrupt mask on event input"]
pub type IM0_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `IM1` reader - CPU wakeup with interrupt mask on event input"]
pub type IM1_R = crate::BitReader;
#[doc = "Field `IM1` writer - CPU wakeup with interrupt mask on event input"]
pub type IM1_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `IM2` reader - CPU wakeup with interrupt mask on event input"]
pub type IM2_R = crate::BitReader;
#[doc = "Field `IM2` writer - CPU wakeup with interrupt mask on event input"]
pub type IM2_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `IM3` reader - CPU wakeup with interrupt mask on event input"]
pub type IM3_R = crate::BitReader;
#[doc = "Field `IM3` writer - CPU wakeup with interrupt mask on event input"]
pub type IM3_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `IM4` reader - CPU wakeup with interrupt mask on event input"]
pub type IM4_R = crate::BitReader;
#[doc = "Field `IM4` writer - CPU wakeup with interrupt mask on event input"]
pub type IM4_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `IM5` reader - CPU wakeup with interrupt mask on event input"]
pub type IM5_R = crate::BitReader;
#[doc = "Field `IM5` writer - CPU wakeup with interrupt mask on event input"]
pub type IM5_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `IM6` reader - CPU wakeup with interrupt mask on event input"]
pub type IM6_R = crate::BitReader;
#[doc = "Field `IM6` writer - CPU wakeup with interrupt mask on event input"]
pub type IM6_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `IM7` reader - CPU wakeup with interrupt mask on event input"]
pub type IM7_R = crate::BitReader;
#[doc = "Field `IM7` writer - CPU wakeup with interrupt mask on event input"]
pub type IM7_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `IM8` reader - CPU wakeup with interrupt mask on event input"]
pub type IM8_R = crate::BitReader;
#[doc = "Field `IM8` writer - CPU wakeup with interrupt mask on event input"]
pub type IM8_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `IM9` reader - CPU wakeup with interrupt mask on event input"]
pub type IM9_R = crate::BitReader;
#[doc = "Field `IM9` writer - CPU wakeup with interrupt mask on event input"]
pub type IM9_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `IM10` reader - CPU wakeup with interrupt mask on event input"]
pub type IM10_R = crate::BitReader;
#[doc = "Field `IM10` writer - CPU wakeup with interrupt mask on event input"]
pub type IM10_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `IM11` reader - CPU wakeup with interrupt mask on event input"]
pub type IM11_R = crate::BitReader;
#[doc = "Field `IM11` writer - CPU wakeup with interrupt mask on event input"]
pub type IM11_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `IM12` reader - CPU wakeup with interrupt mask on event input"]
pub type IM12_R = crate::BitReader;
#[doc = "Field `IM12` writer - CPU wakeup with interrupt mask on event input"]
pub type IM12_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `IM13` reader - CPU wakeup with interrupt mask on event input"]
pub type IM13_R = crate::BitReader;
#[doc = "Field `IM13` writer - CPU wakeup with interrupt mask on event input"]
pub type IM13_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `IM14` reader - CPU wakeup with interrupt mask on event input"]
pub type IM14_R = crate::BitReader;
#[doc = "Field `IM14` writer - CPU wakeup with interrupt mask on event input"]
pub type IM14_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `IM15` reader - CPU wakeup with interrupt mask on event input"]
pub type IM15_R = crate::BitReader;
#[doc = "Field `IM15` writer - CPU wakeup with interrupt mask on event input"]
pub type IM15_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `IM19` reader - CPU wakeup with interrupt mask on event input"]
pub type IM19_R = crate::BitReader;
#[doc = "Field `IM19` writer - CPU wakeup with interrupt mask on event input"]
pub type IM19_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `IM21` reader - CPU wakeup with interrupt mask on event input"]
pub type IM21_R = crate::BitReader;
#[doc = "Field `IM21` writer - CPU wakeup with interrupt mask on event input"]
pub type IM21_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `IM22` reader - CPU wakeup with interrupt mask on event input"]
pub type IM22_R = crate::BitReader;
#[doc = "Field `IM22` writer - CPU wakeup with interrupt mask on event input"]
pub type IM22_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `IM23` reader - CPU wakeup with interrupt mask on event input"]
pub type IM23_R = crate::BitReader;
#[doc = "Field `IM23` writer - CPU wakeup with interrupt mask on event input"]
pub type IM23_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `IM24` reader - CPU wakeup with interrupt mask on event input"]
pub type IM24_R = crate::BitReader;
#[doc = "Field `IM24` writer - CPU wakeup with interrupt mask on event input"]
pub type IM24_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `IM25` reader - CPU wakeup with interrupt mask on event input"]
pub type IM25_R = crate::BitReader;
#[doc = "Field `IM25` writer - CPU wakeup with interrupt mask on event input"]
pub type IM25_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `IM26` reader - CPU wakeup with interrupt mask on event input"]
pub type IM26_R = crate::BitReader;
#[doc = "Field `IM26` writer - CPU wakeup with interrupt mask on event input"]
pub type IM26_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `IM31` reader - CPU wakeup with interrupt mask on event input"]
pub type IM31_R = crate::BitReader;
#[doc = "Field `IM31` writer - CPU wakeup with interrupt mask on event input"]
pub type IM31_W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    #[doc = "Bit 0 - CPU wakeup with interrupt mask on event input"]
    #[inline(always)]
    pub fn IM0(&self) -> IM0_R {
        IM0_R::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - CPU wakeup with interrupt mask on event input"]
    #[inline(always)]
    pub fn IM1(&self) -> IM1_R {
        IM1_R::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2 - CPU wakeup with interrupt mask on event input"]
    #[inline(always)]
    pub fn IM2(&self) -> IM2_R {
        IM2_R::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3 - CPU wakeup with interrupt mask on event input"]
    #[inline(always)]
    pub fn IM3(&self) -> IM3_R {
        IM3_R::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 4 - CPU wakeup with interrupt mask on event input"]
    #[inline(always)]
    pub fn IM4(&self) -> IM4_R {
        IM4_R::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 5 - CPU wakeup with interrupt mask on event input"]
    #[inline(always)]
    pub fn IM5(&self) -> IM5_R {
        IM5_R::new(((self.bits >> 5) & 1) != 0)
    }
    #[doc = "Bit 6 - CPU wakeup with interrupt mask on event input"]
    #[inline(always)]
    pub fn IM6(&self) -> IM6_R {
        IM6_R::new(((self.bits >> 6) & 1) != 0)
    }
    #[doc = "Bit 7 - CPU wakeup with interrupt mask on event input"]
    #[inline(always)]
    pub fn IM7(&self) -> IM7_R {
        IM7_R::new(((self.bits >> 7) & 1) != 0)
    }
    #[doc = "Bit 8 - CPU wakeup with interrupt mask on event input"]
    #[inline(always)]
    pub fn IM8(&self) -> IM8_R {
        IM8_R::new(((self.bits >> 8) & 1) != 0)
    }
    #[doc = "Bit 9 - CPU wakeup with interrupt mask on event input"]
    #[inline(always)]
    pub fn IM9(&self) -> IM9_R {
        IM9_R::new(((self.bits >> 9) & 1) != 0)
    }
    #[doc = "Bit 10 - CPU wakeup with interrupt mask on event input"]
    #[inline(always)]
    pub fn IM10(&self) -> IM10_R {
        IM10_R::new(((self.bits >> 10) & 1) != 0)
    }
    #[doc = "Bit 11 - CPU wakeup with interrupt mask on event input"]
    #[inline(always)]
    pub fn IM11(&self) -> IM11_R {
        IM11_R::new(((self.bits >> 11) & 1) != 0)
    }
    #[doc = "Bit 12 - CPU wakeup with interrupt mask on event input"]
    #[inline(always)]
    pub fn IM12(&self) -> IM12_R {
        IM12_R::new(((self.bits >> 12) & 1) != 0)
    }
    #[doc = "Bit 13 - CPU wakeup with interrupt mask on event input"]
    #[inline(always)]
    pub fn IM13(&self) -> IM13_R {
        IM13_R::new(((self.bits >> 13) & 1) != 0)
    }
    #[doc = "Bit 14 - CPU wakeup with interrupt mask on event input"]
    #[inline(always)]
    pub fn IM14(&self) -> IM14_R {
        IM14_R::new(((self.bits >> 14) & 1) != 0)
    }
    #[doc = "Bit 15 - CPU wakeup with interrupt mask on event input"]
    #[inline(always)]
    pub fn IM15(&self) -> IM15_R {
        IM15_R::new(((self.bits >> 15) & 1) != 0)
    }
    #[doc = "Bit 19 - CPU wakeup with interrupt mask on event input"]
    #[inline(always)]
    pub fn IM19(&self) -> IM19_R {
        IM19_R::new(((self.bits >> 19) & 1) != 0)
    }
    #[doc = "Bit 21 - CPU wakeup with interrupt mask on event input"]
    #[inline(always)]
    pub fn IM21(&self) -> IM21_R {
        IM21_R::new(((self.bits >> 21) & 1) != 0)
    }
    #[doc = "Bit 22 - CPU wakeup with interrupt mask on event input"]
    #[inline(always)]
    pub fn IM22(&self) -> IM22_R {
        IM22_R::new(((self.bits >> 22) & 1) != 0)
    }
    #[doc = "Bit 23 - CPU wakeup with interrupt mask on event input"]
    #[inline(always)]
    pub fn IM23(&self) -> IM23_R {
        IM23_R::new(((self.bits >> 23) & 1) != 0)
    }
    #[doc = "Bit 24 - CPU wakeup with interrupt mask on event input"]
    #[inline(always)]
    pub fn IM24(&self) -> IM24_R {
        IM24_R::new(((self.bits >> 24) & 1) != 0)
    }
    #[doc = "Bit 25 - CPU wakeup with interrupt mask on event input"]
    #[inline(always)]
    pub fn IM25(&self) -> IM25_R {
        IM25_R::new(((self.bits >> 25) & 1) != 0)
    }
    #[doc = "Bit 26 - CPU wakeup with interrupt mask on event input"]
    #[inline(always)]
    pub fn IM26(&self) -> IM26_R {
        IM26_R::new(((self.bits >> 26) & 1) != 0)
    }
    #[doc = "Bit 31 - CPU wakeup with interrupt mask on event input"]
    #[inline(always)]
    pub fn IM31(&self) -> IM31_R {
        IM31_R::new(((self.bits >> 31) & 1) != 0)
    }
}
impl W {
    #[doc = "Bit 0 - CPU wakeup with interrupt mask on event input"]
    #[inline(always)]
    pub fn IM0(&mut self) -> IM0_W<'_, IMR1_SPEC> {
        IM0_W::new(self, 0)
    }
    #[doc = "Bit 1 - CPU wakeup with interrupt mask on event input"]
    #[inline(always)]
    pub fn IM1(&mut self) -> IM1_W<'_, IMR1_SPEC> {
        IM1_W::new(self, 1)
    }
    #[doc = "Bit 2 - CPU wakeup with interrupt mask on event input"]
    #[inline(always)]
    pub fn IM2(&mut self) -> IM2_W<'_, IMR1_SPEC> {
        IM2_W::new(self, 2)
    }
    #[doc = "Bit 3 - CPU wakeup with interrupt mask on event input"]
    #[inline(always)]
    pub fn IM3(&mut self) -> IM3_W<'_, IMR1_SPEC> {
        IM3_W::new(self, 3)
    }
    #[doc = "Bit 4 - CPU wakeup with interrupt mask on event input"]
    #[inline(always)]
    pub fn IM4(&mut self) -> IM4_W<'_, IMR1_SPEC> {
        IM4_W::new(self, 4)
    }
    #[doc = "Bit 5 - CPU wakeup with interrupt mask on event input"]
    #[inline(always)]
    pub fn IM5(&mut self) -> IM5_W<'_, IMR1_SPEC> {
        IM5_W::new(self, 5)
    }
    #[doc = "Bit 6 - CPU wakeup with interrupt mask on event input"]
    #[inline(always)]
    pub fn IM6(&mut self) -> IM6_W<'_, IMR1_SPEC> {
        IM6_W::new(self, 6)
    }
    #[doc = "Bit 7 - CPU wakeup with interrupt mask on event input"]
    #[inline(always)]
    pub fn IM7(&mut self) -> IM7_W<'_, IMR1_SPEC> {
        IM7_W::new(self, 7)
    }
    #[doc = "Bit 8 - CPU wakeup with interrupt mask on event input"]
    #[inline(always)]
    pub fn IM8(&mut self) -> IM8_W<'_, IMR1_SPEC> {
        IM8_W::new(self, 8)
    }
    #[doc = "Bit 9 - CPU wakeup with interrupt mask on event input"]
    #[inline(always)]
    pub fn IM9(&mut self) -> IM9_W<'_, IMR1_SPEC> {
        IM9_W::new(self, 9)
    }
    #[doc = "Bit 10 - CPU wakeup with interrupt mask on event input"]
    #[inline(always)]
    pub fn IM10(&mut self) -> IM10_W<'_, IMR1_SPEC> {
        IM10_W::new(self, 10)
    }
    #[doc = "Bit 11 - CPU wakeup with interrupt mask on event input"]
    #[inline(always)]
    pub fn IM11(&mut self) -> IM11_W<'_, IMR1_SPEC> {
        IM11_W::new(self, 11)
    }
    #[doc = "Bit 12 - CPU wakeup with interrupt mask on event input"]
    #[inline(always)]
    pub fn IM12(&mut self) -> IM12_W<'_, IMR1_SPEC> {
        IM12_W::new(self, 12)
    }
    #[doc = "Bit 13 - CPU wakeup with interrupt mask on event input"]
    #[inline(always)]
    pub fn IM13(&mut self) -> IM13_W<'_, IMR1_SPEC> {
        IM13_W::new(self, 13)
    }
    #[doc = "Bit 14 - CPU wakeup with interrupt mask on event input"]
    #[inline(always)]
    pub fn IM14(&mut self) -> IM14_W<'_, IMR1_SPEC> {
        IM14_W::new(self, 14)
    }
    #[doc = "Bit 15 - CPU wakeup with interrupt mask on event input"]
    #[inline(always)]
    pub fn IM15(&mut self) -> IM15_W<'_, IMR1_SPEC> {
        IM15_W::new(self, 15)
    }
    #[doc = "Bit 19 - CPU wakeup with interrupt mask on event input"]
    #[inline(always)]
    pub fn IM19(&mut self) -> IM19_W<'_, IMR1_SPEC> {
        IM19_W::new(self, 19)
    }
    #[doc = "Bit 21 - CPU wakeup with interrupt mask on event input"]
    #[inline(always)]
    pub fn IM21(&mut self) -> IM21_W<'_, IMR1_SPEC> {
        IM21_W::new(self, 21)
    }
    #[doc = "Bit 22 - CPU wakeup with interrupt mask on event input"]
    #[inline(always)]
    pub fn IM22(&mut self) -> IM22_W<'_, IMR1_SPEC> {
        IM22_W::new(self, 22)
    }
    #[doc = "Bit 23 - CPU wakeup with interrupt mask on event input"]
    #[inline(always)]
    pub fn IM23(&mut self) -> IM23_W<'_, IMR1_SPEC> {
        IM23_W::new(self, 23)
    }
    #[doc = "Bit 24 - CPU wakeup with interrupt mask on event input"]
    #[inline(always)]
    pub fn IM24(&mut self) -> IM24_W<'_, IMR1_SPEC> {
        IM24_W::new(self, 24)
    }
    #[doc = "Bit 25 - CPU wakeup with interrupt mask on event input"]
    #[inline(always)]
    pub fn IM25(&mut self) -> IM25_W<'_, IMR1_SPEC> {
        IM25_W::new(self, 25)
    }
    #[doc = "Bit 26 - CPU wakeup with interrupt mask on event input"]
    #[inline(always)]
    pub fn IM26(&mut self) -> IM26_W<'_, IMR1_SPEC> {
        IM26_W::new(self, 26)
    }
    #[doc = "Bit 31 - CPU wakeup with interrupt mask on event input"]
    #[inline(always)]
    pub fn IM31(&mut self) -> IM31_W<'_, IMR1_SPEC> {
        IM31_W::new(self, 31)
    }
}
#[doc = "EXTI CPU wakeup with interrupt mask register\n\nYou can [`read`](crate::Reg::read) this register and get [`imr1::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`imr1::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct IMR1_SPEC;
impl crate::RegisterSpec for IMR1_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [`imr1::R`](R) reader structure"]
impl crate::Readable for IMR1_SPEC {}
#[doc = "`write(|w| ..)` method takes [`imr1::W`](W) writer structure"]
impl crate::Writable for IMR1_SPEC {
    type Safety = crate::Safe;
}
#[doc = "`reset()` method sets IMR1 to value 0xfff8_0000"]
impl crate::Resettable for IMR1_SPEC {
    const RESET_VALUE: u32 = 0xfff8_0000;
}
