# *** Summary *********************************************
#     qrun: Errors:   0, Warnings:   0
#     vlog: Errors:   0, Warnings:   1
#     vopt: Errors:   0, Warnings:   3
#   Totals: Errors:   0, Warnings:   4
# vsim -L work -L pmi_work -L ovi_ice40up -lib qrun.out/work -wlf vsim.wlf -gui -do "view wave" -do "add wave /*" -do "run -all" -statslog qrun.out/stats_log qrun_opt -suppress vsim-7033,vsim-8630,3009,3389 -appendlog -l qrun.log 
# Start time: 17:05:25 on Oct 13,2025
# Loading sv_std.std
# Loading work.KeypadFSM_tb(fast)
# Loading work.KeypadFSM(fast)
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# add wave /*
# run -all
# ** Error: FAILED!: First key press -- got d0=0 d1=0 expected d0=6 d1=0 at time 60122.
#    Time: 60122 ns  Scope: KeypadFSM_tb.check_key File: C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/KeypadFSM_tb.sv Line: 46
# ** Note: $stop    : C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/KeypadFSM_tb.sv(69)
#    Time: 120272 ns  Iteration: 0  Instance: /KeypadFSM_tb
# Break in Module KeypadFSM_tb at C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/KeypadFSM_tb.sv line 69
add wave -position end  sim:/KeypadFSM_tb/dut/Rows
add wave -position end  sim:/KeypadFSM_tb/dut/Cols
add wave -position end  sim:/KeypadFSM_tb/dut/Sw1
add wave -position end  sim:/KeypadFSM_tb/dut/Sw2
add wave -position end  sim:/KeypadFSM_tb/dut/State
add wave -position end  sim:/KeypadFSM_tb/dut/NextState
add wave -position end  sim:/KeypadFSM_tb/dut/count
add wave -position end  sim:/KeypadFSM_tb/dut/next_count
add wave -position end  sim:/KeypadFSM_tb/dut/NextSw1
add wave -position end  sim:/KeypadFSM_tb/dut/NextSw2
add wave -position end  sim:/KeypadFSM_tb/dut/NextCols
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.KeypadFSM_tb(fast)
# Loading work.KeypadFSM(fast)
run -all
# ** Error: FAILED!: First key press -- got d0=0 d1=0 expected d0=6 d1=0 at time 60122.
#    Time: 60122 ns  Scope: KeypadFSM_tb.check_key File: C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/KeypadFSM_tb.sv Line: 46
# ** Note: $stop    : C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/KeypadFSM_tb.sv(69)
#    Time: 120272 ns  Iteration: 0  Instance: /KeypadFSM_tb
# Break in Module KeypadFSM_tb at C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/KeypadFSM_tb.sv line 69
# End time: 17:14:47 on Oct 13,2025, Elapsed time: 0:09:22
# Errors: 1, Warnings: 0
# *** Summary *********************************************
#     qrun: Errors:   0, Warnings:   0
#     vlog: Errors:   0, Warnings:   0
#     vopt: Errors:   0, Warnings:   3
#   Totals: Errors:   0, Warnings:   3
# vsim -L work -L pmi_work -L ovi_ice40up -lib qrun.out/work -wlf vsim.wlf -gui -do "view wave" -do "add wave /*" -do "run -all" -statslog qrun.out/stats_log qrun_opt -suppress vsim-7033,vsim-8630,3009,3389 -appendlog -l qrun.log 
# Start time: 17:17:28 on Oct 13,2025
# Loading sv_std.std
# Loading work.KeypadFSM_tb(fast)
# Loading work.KeypadFSM(fast)
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# add wave /*
# run -all
# ** Error: FAILED!: First key press -- got d0=0 d1=8 expected d0=6 d1=0 at time 120122.
#    Time: 120122 ns  Scope: KeypadFSM_tb.check_key File: C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/KeypadFSM_tb.sv Line: 46
# ** Note: $stop    : C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/KeypadFSM_tb.sv(69)
#    Time: 240272 ns  Iteration: 0  Instance: /KeypadFSM_tb
# Break in Module KeypadFSM_tb at C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/KeypadFSM_tb.sv line 69
add wave -position end  sim:/KeypadFSM_tb/dut/Rows
add wave -position end  sim:/KeypadFSM_tb/dut/Cols
add wave -position end  sim:/KeypadFSM_tb/dut/Sw1
add wave -position end  sim:/KeypadFSM_tb/dut/Sw2
add wave -position end  sim:/KeypadFSM_tb/dut/State
add wave -position end  sim:/KeypadFSM_tb/dut/NextState
add wave -position end  sim:/KeypadFSM_tb/dut/count
add wave -position end  sim:/KeypadFSM_tb/dut/next_count
add wave -position end  sim:/KeypadFSM_tb/dut/NextSw1
add wave -position end  sim:/KeypadFSM_tb/dut/NextSw2
add wave -position end  sim:/KeypadFSM_tb/dut/NextCols
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.KeypadFSM_tb(fast)
# Loading work.KeypadFSM(fast)
run -all
# ** Error: FAILED!: First key press -- got d0=0 d1=8 expected d0=6 d1=0 at time 120122.
#    Time: 120122 ns  Scope: KeypadFSM_tb.check_key File: C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/KeypadFSM_tb.sv Line: 46
# ** Note: $stop    : C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/KeypadFSM_tb.sv(69)
#    Time: 240272 ns  Iteration: 0  Instance: /KeypadFSM_tb
# Break in Module KeypadFSM_tb at C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/KeypadFSM_tb.sv line 69
# End time: 17:23:53 on Oct 13,2025, Elapsed time: 0:06:25
# Errors: 1, Warnings: 0
# *** Summary *********************************************
#     qrun: Errors:   0, Warnings:   0
#     vlog: Errors:   0, Warnings:   0
#     vopt: Errors:   0, Warnings:   3
#   Totals: Errors:   0, Warnings:   3
# vsim -L work -L pmi_work -L ovi_ice40up -lib qrun.out/work -wlf vsim.wlf -gui -do "view wave" -do "add wave /*" -do "run -all" -statslog qrun.out/stats_log qrun_opt -suppress vsim-7033,vsim-8630,3009,3389 -appendlog -l qrun.log 
# Start time: 17:27:27 on Oct 13,2025
# Loading sv_std.std
# Loading work.KeypadFSM_tb(fast)
# Loading work.KeypadFSM(fast)
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# add wave /*
# run -all
# ** Error: FAILED!: First key press -- got d0=0 d1=6 expected d0=6 d1=0 at time 120122.
#    Time: 120122 ns  Scope: KeypadFSM_tb.check_key File: C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/KeypadFSM_tb.sv Line: 46
# ** Note: $stop    : C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/KeypadFSM_tb.sv(69)
#    Time: 240272 ns  Iteration: 0  Instance: /KeypadFSM_tb
# Break in Module KeypadFSM_tb at C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/KeypadFSM_tb.sv line 69
add wave -position end  sim:/KeypadFSM_tb/dut/Rows
add wave -position end  sim:/KeypadFSM_tb/dut/Cols
add wave -position end  sim:/KeypadFSM_tb/dut/Sw1
add wave -position end  sim:/KeypadFSM_tb/dut/Sw2
add wave -position end  sim:/KeypadFSM_tb/dut/State
add wave -position end  sim:/KeypadFSM_tb/dut/NextState
add wave -position end  sim:/KeypadFSM_tb/dut/count
add wave -position end  sim:/KeypadFSM_tb/dut/next_count
add wave -position end  sim:/KeypadFSM_tb/dut/NextSw1
add wave -position end  sim:/KeypadFSM_tb/dut/NextSw2
add wave -position end  sim:/KeypadFSM_tb/dut/NextCols
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.KeypadFSM_tb(fast)
# Loading work.KeypadFSM(fast)
run -all
# ** Error: FAILED!: First key press -- got d0=0 d1=6 expected d0=6 d1=0 at time 120122.
#    Time: 120122 ns  Scope: KeypadFSM_tb.check_key File: C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/KeypadFSM_tb.sv Line: 46
# ** Note: $stop    : C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/KeypadFSM_tb.sv(69)
#    Time: 240272 ns  Iteration: 0  Instance: /KeypadFSM_tb
# Break in Module KeypadFSM_tb at C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/KeypadFSM_tb.sv line 69
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.KeypadFSM_tb(fast)
# Loading work.KeypadFSM(fast)
run -all
# ** Error: FAILED!: First key press -- got d0=0 d1=6 expected d0=6 d1=0 at time 120122.
#    Time: 120122 ns  Scope: KeypadFSM_tb.check_key File: C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/KeypadFSM_tb.sv Line: 46
# ** Note: $stop    : C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/KeypadFSM_tb.sv(69)
#    Time: 240272 ns  Iteration: 0  Instance: /KeypadFSM_tb
# Break in Module KeypadFSM_tb at C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/KeypadFSM_tb.sv line 69
compile w cmd source_files.lst
# couldn't execute "C:\lscc\radiant\2024.2\questasim\win64\cmd": no such file or directory
compile
# wrong # args: should be "compile w cmd ?arg ...?"
# End time: 17:42:54 on Oct 13,2025, Elapsed time: 0:15:27
# Errors: 1, Warnings: 0
# *** Summary *********************************************
#     qrun: Errors:   0, Warnings:   0
#     vlog: Errors:   0, Warnings:   0
#     vopt: Errors:   0, Warnings:   3
#   Totals: Errors:   0, Warnings:   3
# vsim -L work -L pmi_work -L ovi_ice40up -lib qrun.out/work -wlf vsim.wlf -gui -do "view wave" -do "add wave /*" -do "run -all" -statslog qrun.out/stats_log qrun_opt -suppress vsim-7033,vsim-8630,3009,3389 -appendlog -l qrun.log 
# Start time: 17:43:54 on Oct 13,2025
# Loading sv_std.std
# Loading work.KeypadFSM_tb(fast)
# Loading work.KeypadFSM(fast)
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# add wave /*
# run -all
# PASSED!: First key press -- got sw1=0 sw2=6 expected sw1=0 Sw2=6 at time 50122.
# ** Error: FAILED!: Second key press -- got sw1=6 sw2=8 expected sw1=0 sw2=8 at time 150272.
#    Time: 150272 ns  Scope: KeypadFSM_tb.check_key File: C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/KeypadFSM_tb.sv Line: 46
# ** Note: $stop    : C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/KeypadFSM_tb.sv(78)
#    Time: 200422 ns  Iteration: 0  Instance: /KeypadFSM_tb
# Break in Module KeypadFSM_tb at C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/KeypadFSM_tb.sv line 78
add wave -position end  sim:/KeypadFSM_tb/dut/Rows
add wave -position end  sim:/KeypadFSM_tb/dut/Cols
add wave -position end  sim:/KeypadFSM_tb/dut/Sw1
add wave -position end  sim:/KeypadFSM_tb/dut/Sw2
add wave -position end  sim:/KeypadFSM_tb/dut/State
add wave -position end  sim:/KeypadFSM_tb/dut/NextState
add wave -position end  sim:/KeypadFSM_tb/dut/count
add wave -position end  sim:/KeypadFSM_tb/dut/next_count
add wave -position end  sim:/KeypadFSM_tb/dut/NextSw1
add wave -position end  sim:/KeypadFSM_tb/dut/NextSw2
add wave -position end  sim:/KeypadFSM_tb/dut/NextCols
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.KeypadFSM_tb(fast)
# Loading work.KeypadFSM(fast)
run -all
# PASSED!: First key press -- got sw1=0 sw2=6 expected sw1=0 Sw2=6 at time 50122.
# ** Error: FAILED!: Second key press -- got sw1=6 sw2=8 expected sw1=0 sw2=8 at time 150272.
#    Time: 150272 ns  Scope: KeypadFSM_tb.check_key File: C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/KeypadFSM_tb.sv Line: 46
# ** Note: $stop    : C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/KeypadFSM_tb.sv(78)
#    Time: 200422 ns  Iteration: 0  Instance: /KeypadFSM_tb
# Break in Module KeypadFSM_tb at C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/KeypadFSM_tb.sv line 78
# End time: 17:52:48 on Oct 13,2025, Elapsed time: 0:08:54
# Errors: 1, Warnings: 0
# *** Summary *********************************************
#     qrun: Errors:   0, Warnings:   0
#     vlog: Errors:   0, Warnings:   0
#     vopt: Errors:   0, Warnings:   2
#   Totals: Errors:   0, Warnings:   2
# vsim -L work -L pmi_work -L ovi_ice40up -lib qrun.out/work -wlf vsim.wlf -gui -do "view wave" -do "add wave /*" -do "run -all" -statslog qrun.out/stats_log qrun_opt -suppress vsim-7033,vsim-8630,3009,3389 -appendlog -l qrun.log 
# Start time: 17:53:53 on Oct 13,2025
# Loading sv_std.std
# Loading work.KeypadFSM_tb(fast)
# Loading work.top(fast)
# Loading ovi_ice40up.HSOSC(fast)
# Loading work.Sync(fast)
# Loading work.DualSevSeg(fast)
# Loading work.DispMux(fast)
# Loading work.SegDisp(fast)
# Loading work.KeypadFSM(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (1) for port 'Seg'. The port definition is at: C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /KeypadFSM_tb/dut File: C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top_tb.sv Line: 14
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# add wave /*
# run -all
# ** Note: $stop    : C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top_tb.sv(65)
#    Time: 200122 ns  Iteration: 0  Instance: /KeypadFSM_tb
# Break in Module KeypadFSM_tb at C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top_tb.sv line 65
add wave -position end  sim:/KeypadFSM_tb/dut/Rows
add wave -position end  sim:/KeypadFSM_tb/dut/Cols
add wave -position end  sim:/KeypadFSM_tb/dut/Seg
add wave -position end  sim:/KeypadFSM_tb/dut/En1
add wave -position end  sim:/KeypadFSM_tb/dut/En2
add wave -position end  sim:/KeypadFSM_tb/dut/IntOsc
add wave -position end  sim:/KeypadFSM_tb/dut/Sw1
add wave -position end  sim:/KeypadFSM_tb/dut/Sw2
add wave -position end  sim:/KeypadFSM_tb/dut/dRows
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.KeypadFSM_tb(fast)
# Loading work.top(fast)
# Loading ovi_ice40up.HSOSC(fast)
# Loading work.Sync(fast)
# Loading work.DualSevSeg(fast)
# Loading work.DispMux(fast)
# Loading work.SegDisp(fast)
# Loading work.KeypadFSM(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (1) for port 'Seg'. The port definition is at: C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /KeypadFSM_tb/dut File: C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top_tb.sv Line: 14
run -all
# ** Note: $stop    : C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top_tb.sv(65)
#    Time: 200122 ns  Iteration: 0  Instance: /KeypadFSM_tb
# Break in Module KeypadFSM_tb at C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top_tb.sv line 65
add wave -position end  sim:/KeypadFSM_tb/dut/keypad1/Sw1
add wave -position end  sim:/KeypadFSM_tb/dut/keypad1/Sw2
add wave -position end  sim:/KeypadFSM_tb/dut/keypad1/Rows
add wave -position end  sim:/KeypadFSM_tb/dut/keypad1/Cols
add wave -position end  sim:/KeypadFSM_tb/dut/keypad1/Sw1
add wave -position end  sim:/KeypadFSM_tb/dut/keypad1/Sw2
add wave -position end  sim:/KeypadFSM_tb/dut/keypad1/State
add wave -position end  sim:/KeypadFSM_tb/dut/keypad1/NextState
add wave -position end  sim:/KeypadFSM_tb/dut/keypad1/count
add wave -position end  sim:/KeypadFSM_tb/dut/keypad1/next_count
add wave -position end  sim:/KeypadFSM_tb/dut/keypad1/NextSw1
add wave -position end  sim:/KeypadFSM_tb/dut/keypad1/NextSw2
add wave -position end  sim:/KeypadFSM_tb/dut/keypad1/NextCols
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.KeypadFSM_tb(fast)
# Loading work.top(fast)
# Loading ovi_ice40up.HSOSC(fast)
# Loading work.Sync(fast)
# Loading work.DualSevSeg(fast)
# Loading work.DispMux(fast)
# Loading work.SegDisp(fast)
# Loading work.KeypadFSM(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (1) for port 'Seg'. The port definition is at: C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /KeypadFSM_tb/dut File: C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top_tb.sv Line: 14
run -all
# ** Note: $stop    : C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top_tb.sv(65)
#    Time: 200122 ns  Iteration: 0  Instance: /KeypadFSM_tb
# Break in Module KeypadFSM_tb at C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top_tb.sv line 65
# *** Summary *********************************************
#     qrun: Errors:   0, Warnings:   0
#     vlog: Errors:   0, Warnings:   0
#     vopt: Errors:   0, Warnings:   2
#   Totals: Errors:   0, Warnings:   2
# vsim -L work -L pmi_work -L ovi_ice40up -lib qrun.out/work -wlf vsim.wlf -gui -do "view wave" -do "add wave /*" -do "run -all" -statslog qrun.out/stats_log qrun_opt -suppress vsim-7033,vsim-8630,3009,3389 -appendlog -l qrun.log 
# Start time: 21:38:38 on Nov 01,2025
# Loading sv_std.std
# Loading work.top(fast)
# Loading ovi_ice40up.HSOSC(fast)
# Loading work.Sync(fast)
# Loading work.DualSevSeg(fast)
# Loading work.DispMux(fast)
# Loading work.SegDisp(fast)
# Loading work.KeypadFSM(fast)
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# add wave /*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: rdesantos  Hostname: 8FMZ0R3  ProcessID: 18264
#           Attempting to use alternate WLF file "./wlftajx13d".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftajx13d
# run -all
# Break key hit
# Break at an unknown location
# End time: 21:40:05 on Nov 01,2025, Elapsed time: 0:01:27
# Errors: 0, Warnings: 2
# *** Summary *********************************************
#     qrun: Errors:   0, Warnings:   0
#     vlog: Errors:   0, Warnings:   0
#     vopt: Errors:   0, Warnings:   3
#   Totals: Errors:   0, Warnings:   3
# vsim -L work -L pmi_work -L ovi_ice40up -lib qrun.out/work -wlf vsim.wlf -gui -do "view wave" -do "add wave /*" -do "run -all" -statslog qrun.out/stats_log qrun_opt -suppress vsim-7033,vsim-8630,3009,3389 -appendlog -l qrun.log 
# Start time: 21:40:55 on Nov 01,2025
# Loading sv_std.std
# Loading work.KeypadFSM_tb(fast)
# Loading work.KeypadFSM(fast)
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# add wave /*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: rdesantos  Hostname: 8FMZ0R3  ProcessID: 18264
#           Attempting to use alternate WLF file "./wlftqeke0f".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftqeke0f
# run -all
# ** Error: FAILED!: First key press -- got sw1=0 sw2=0 expected sw1=0 sw2=6 at time 50122.
#    Time: 50122 ns  Scope: KeypadFSM_tb.check_key File: C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/KeypadFSM_tb.sv Line: 46
# ** Error: FAILED!: Second key press -- got sw1=0 sw2=0 expected sw1=0 sw2=8 at time 150272.
#    Time: 150272 ns  Scope: KeypadFSM_tb.check_key File: C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/KeypadFSM_tb.sv Line: 46
# ** Note: $stop    : C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/KeypadFSM_tb.sv(78)
#    Time: 200422 ns  Iteration: 0  Instance: /KeypadFSM_tb
# Break in Module KeypadFSM_tb at C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/KeypadFSM_tb.sv line 78
add wave -position end  sim:/KeypadFSM_tb/dut/Clk
add wave -position end  sim:/KeypadFSM_tb/dut/Reset
add wave -position end  sim:/KeypadFSM_tb/dut/Rows
add wave -position end  sim:/KeypadFSM_tb/dut/Cols
add wave -position end  sim:/KeypadFSM_tb/dut/Sw1
add wave -position end  sim:/KeypadFSM_tb/dut/Sw2
add wave -position end  sim:/KeypadFSM_tb/dut/State
add wave -position end  sim:/KeypadFSM_tb/dut/NextState
add wave -position end  sim:/KeypadFSM_tb/dut/count
add wave -position end  sim:/KeypadFSM_tb/dut/next_count
add wave -position end  sim:/KeypadFSM_tb/dut/NextSw1
add wave -position end  sim:/KeypadFSM_tb/dut/NextSw2
add wave -position end  sim:/KeypadFSM_tb/dut/NextCols
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.KeypadFSM_tb(fast)
# Loading work.KeypadFSM(fast)
run -all
# ** Error: FAILED!: First key press -- got sw1=0 sw2=0 expected sw1=0 sw2=6 at time 50122.
#    Time: 50122 ns  Scope: KeypadFSM_tb.check_key File: C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/KeypadFSM_tb.sv Line: 46
# ** Error: FAILED!: Second key press -- got sw1=0 sw2=0 expected sw1=0 sw2=8 at time 150272.
#    Time: 150272 ns  Scope: KeypadFSM_tb.check_key File: C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/KeypadFSM_tb.sv Line: 46
# ** Note: $stop    : C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/KeypadFSM_tb.sv(78)
#    Time: 200422 ns  Iteration: 0  Instance: /KeypadFSM_tb
# Break in Module KeypadFSM_tb at C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/KeypadFSM_tb.sv line 78
# End time: 21:53:07 on Nov 01,2025, Elapsed time: 0:12:12
# Errors: 2, Warnings: 0
# *** Summary *********************************************
#     qrun: Errors:   0, Warnings:   0
#     vlog: Errors:   0, Warnings:   0
#     vopt: Errors:   0, Warnings:   3
#   Totals: Errors:   0, Warnings:   3
# vsim -L work -L pmi_work -L ovi_ice40up -lib qrun.out/work -wlf vsim.wlf -gui -do "view wave" -do "add wave /*" -do "run -all" -statslog qrun.out/stats_log qrun_opt -suppress vsim-7033,vsim-8630,3009,3389 -appendlog -l qrun.log 
# Start time: 21:54:03 on Nov 01,2025
# Loading sv_std.std
# Loading work.KeypadFSM_tb(fast)
# Loading work.KeypadFSM(fast)
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# add wave /*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: rdesantos  Hostname: 8FMZ0R3  ProcessID: 18264
#           Attempting to use alternate WLF file "./wlftg5hawq".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftg5hawq
# run -all
# ** Error: FAILED!: First key press -- got sw1=0 sw2=0 expected sw1=0 sw2=6 at time 50122.
#    Time: 50122 ns  Scope: KeypadFSM_tb.check_key File: C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/KeypadFSM_tb.sv Line: 46
# ** Error: FAILED!: Second key press -- got sw1=0 sw2=0 expected sw1=0 sw2=8 at time 150272.
#    Time: 150272 ns  Scope: KeypadFSM_tb.check_key File: C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/KeypadFSM_tb.sv Line: 46
# ** Note: $stop    : C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/KeypadFSM_tb.sv(78)
#    Time: 200422 ns  Iteration: 0  Instance: /KeypadFSM_tb
# Break in Module KeypadFSM_tb at C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/KeypadFSM_tb.sv line 78
# End time: 22:00:58 on Nov 01,2025, Elapsed time: 0:06:55
# Errors: 2, Warnings: 2
# *** Summary *********************************************
#     qrun: Errors:   0, Warnings:   0
#     vlog: Errors:   0, Warnings:   0
#     vopt: Errors:   0, Warnings:   3
#   Totals: Errors:   0, Warnings:   3
# vsim -L work -L pmi_work -L ovi_ice40up -lib qrun.out/work -wlf vsim.wlf -gui -do "view wave" -do "add wave /*" -do "run -all" -statslog qrun.out/stats_log qrun_opt -suppress vsim-7033,vsim-8630,3009,3389 -appendlog -l qrun.log 
# Start time: 22:01:49 on Nov 01,2025
# Loading sv_std.std
# Loading work.KeypadFSM_tb(fast)
# Loading work.KeypadFSM(fast)
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# add wave /*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: rdesantos  Hostname: 8FMZ0R3  ProcessID: 18264
#           Attempting to use alternate WLF file "./wlftkqbyxx".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftkqbyxx
# run -all
# PASSED!: First key press -- got sw1=0 sw2=6 expected sw1=0 Sw2=6 at time 50122.
# ** Error: FAILED!: Second key press -- got sw1=6 sw2=8 expected sw1=0 sw2=8 at time 150272.
#    Time: 150272 ns  Scope: KeypadFSM_tb.check_key File: C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/KeypadFSM_tb.sv Line: 46
# ** Note: $stop    : C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/KeypadFSM_tb.sv(78)
#    Time: 200422 ns  Iteration: 0  Instance: /KeypadFSM_tb
# Break in Module KeypadFSM_tb at C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/KeypadFSM_tb.sv line 78
add wave -position end  sim:/KeypadFSM_tb/dut/Clk
add wave -position end  sim:/KeypadFSM_tb/dut/Reset
add wave -position end  sim:/KeypadFSM_tb/dut/Rows
add wave -position end  sim:/KeypadFSM_tb/dut/Cols
add wave -position end  sim:/KeypadFSM_tb/dut/Sw1
add wave -position end  sim:/KeypadFSM_tb/dut/Sw2
add wave -position end  sim:/KeypadFSM_tb/dut/State
add wave -position end  sim:/KeypadFSM_tb/dut/NextState
add wave -position end  sim:/KeypadFSM_tb/dut/count
add wave -position end  sim:/KeypadFSM_tb/dut/next_count
add wave -position end  sim:/KeypadFSM_tb/dut/NextSw1
add wave -position end  sim:/KeypadFSM_tb/dut/NextSw2
add wave -position end  sim:/KeypadFSM_tb/dut/NextCols
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.KeypadFSM_tb(fast)
# Loading work.KeypadFSM(fast)
run -all
# PASSED!: First key press -- got sw1=0 sw2=6 expected sw1=0 Sw2=6 at time 50122.
# ** Error: FAILED!: Second key press -- got sw1=6 sw2=8 expected sw1=0 sw2=8 at time 150272.
#    Time: 150272 ns  Scope: KeypadFSM_tb.check_key File: C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/KeypadFSM_tb.sv Line: 46
# ** Note: $stop    : C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/KeypadFSM_tb.sv(78)
#    Time: 200422 ns  Iteration: 0  Instance: /KeypadFSM_tb
# Break in Module KeypadFSM_tb at C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/KeypadFSM_tb.sv line 78
# End time: 23:30:28 on Nov 01,2025, Elapsed time: 1:28:39
# Errors: 1, Warnings: 0
# *** Summary *********************************************
#     qrun: Errors:   0, Warnings:   0
#     vlog: Errors:   0, Warnings:   0
#     vopt: Errors:   0, Warnings:   2
#   Totals: Errors:   0, Warnings:   2
# vsim -L work -L pmi_work -L ovi_ice40up -lib qrun.out/work -wlf vsim.wlf -gui -do "view wave" -do "add wave /*" -do "run -all" -statslog qrun.out/stats_log qrun_opt -suppress vsim-7033,vsim-8630,3009,3389 -appendlog -l qrun.log 
# Start time: 12:58:10 on Nov 02,2025
# Loading sv_std.std
# Loading work.top_tb(fast)
# Loading work.top(fast)
# Loading ovi_ice40up.HSOSC(fast)
# Loading work.Sync(fast)
# Loading work.DualSevSeg(fast)
# Loading work.DispMux(fast)
# Loading work.SegDisp(fast)
# Loading work.KeypadFSM(fast)
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'dut'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/dut File: C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top_tb.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (1) for port 'Seg'. The port definition is at: C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/dut File: C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top_tb.sv Line: 14
# ** Warning: (vsim-3722) C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top_tb.sv(14): [TFMPC] - Missing connection for port 'debug'.
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# add wave /*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: rdesantos  Hostname: 8FMZ0R3  ProcessID: 18264
#           Attempting to use alternate WLF file "./wlft9w3wm8".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft9w3wm8
# run -all
# ** Note: $stop    : C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top_tb.sv(65)
#    Time: 200122 ns  Iteration: 0  Instance: /top_tb
# Break in Module top_tb at C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top_tb.sv line 65
add wave -position end  sim:/top_tb/dut/Reset
add wave -position end  sim:/top_tb/dut/Rows
add wave -position end  sim:/top_tb/dut/Cols
add wave -position end  sim:/top_tb/dut/Seg
add wave -position end  sim:/top_tb/dut/En1
add wave -position end  sim:/top_tb/dut/En2
add wave -position end  sim:/top_tb/dut/debug
add wave -position end  sim:/top_tb/dut/IntOsc
add wave -position end  sim:/top_tb/dut/Sw1
add wave -position end  sim:/top_tb/dut/Sw2
add wave -position end  sim:/top_tb/dut/dRows
add wave -position end  sim:/top_tb/dut/sync1/Clk
add wave -position end  sim:/top_tb/dut/sync1/Reset
add wave -position end  sim:/top_tb/dut/sync1/Rows
add wave -position end  sim:/top_tb/dut/sync1/dRows
add wave -position end  sim:/top_tb/dut/sync1/Sync0
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.top_tb(fast)
# Loading work.top(fast)
# Loading ovi_ice40up.HSOSC(fast)
# Loading work.Sync(fast)
# Loading work.DualSevSeg(fast)
# Loading work.DispMux(fast)
# Loading work.SegDisp(fast)
# Loading work.KeypadFSM(fast)
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'dut'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/dut File: C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top_tb.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (1) for port 'Seg'. The port definition is at: C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/dut File: C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top_tb.sv Line: 14
# ** Warning: (vsim-3722) C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top_tb.sv(14): [TFMPC] - Missing connection for port 'debug'.
run -all
# ** Note: $stop    : C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top_tb.sv(65)
#    Time: 200122 ns  Iteration: 0  Instance: /top_tb
# Break in Module top_tb at C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top_tb.sv line 65
add wave -position end  sim:/top_tb/dut/DSevSeg/Reset
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.top_tb(fast)
# Loading work.top(fast)
# Loading ovi_ice40up.HSOSC(fast)
# Loading work.Sync(fast)
# Loading work.DualSevSeg(fast)
# Loading work.DispMux(fast)
# Loading work.SegDisp(fast)
# Loading work.KeypadFSM(fast)
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'dut'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/dut File: C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top_tb.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (1) for port 'Seg'. The port definition is at: C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/dut File: C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top_tb.sv Line: 14
# ** Warning: (vsim-3722) C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top_tb.sv(14): [TFMPC] - Missing connection for port 'debug'.
run -all
# ** Note: $stop    : C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top_tb.sv(65)
#    Time: 200122 ns  Iteration: 0  Instance: /top_tb
# Break in Module top_tb at C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top_tb.sv line 65
# End time: 13:03:49 on Nov 02,2025, Elapsed time: 0:05:39
# Errors: 0, Warnings: 3
# *** Summary *********************************************
#     qrun: Errors:   0, Warnings:   0
#     vlog: Errors:   0, Warnings:   0
#     vopt: Errors:   0, Warnings:   2
#   Totals: Errors:   0, Warnings:   2
# vsim -L work -L pmi_work -L ovi_ice40up -lib qrun.out/work -wlf vsim.wlf -gui -do "view wave" -do "add wave /*" -do "run -all" -statslog qrun.out/stats_log qrun_opt -suppress vsim-7033,vsim-8630,3009,3389 -appendlog -l qrun.log 
# Start time: 13:04:39 on Nov 02,2025
# Loading sv_std.std
# Loading work.top_tb(fast)
# Loading work.top(fast)
# Loading ovi_ice40up.HSOSC(fast)
# Loading work.Sync(fast)
# Loading work.DualSevSeg(fast)
# Loading work.DispMux(fast)
# Loading work.SegDisp(fast)
# Loading work.KeypadFSM(fast)
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'dut'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/dut File: C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top_tb.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (1) for port 'Seg'. The port definition is at: C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/dut File: C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top_tb.sv Line: 14
# ** Warning: (vsim-3722) C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top_tb.sv(14): [TFMPC] - Missing connection for port 'debug'.
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# add wave /*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: rdesantos  Hostname: 8FMZ0R3  ProcessID: 18264
#           Attempting to use alternate WLF file "./wlftdang80".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftdang80
# run -all
# ** Note: $stop    : C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top_tb.sv(66)
#    Time: 200127 ns  Iteration: 0  Instance: /top_tb
# Break in Module top_tb at C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top_tb.sv line 66
add wave -position end  sim:/top_tb/dut/sync1/Clk
add wave -position end  sim:/top_tb/dut/sync1/Reset
add wave -position end  sim:/top_tb/dut/sync1/Rows
add wave -position end  sim:/top_tb/dut/sync1/dRows
add wave -position end  sim:/top_tb/dut/sync1/Sync0
add wave -position end  sim:/top_tb/dut/keypad1/Clk
add wave -position end  sim:/top_tb/dut/keypad1/Reset
add wave -position end  sim:/top_tb/dut/keypad1/Rows
add wave -position end  sim:/top_tb/dut/keypad1/Cols
add wave -position end  sim:/top_tb/dut/keypad1/Sw1
add wave -position end  sim:/top_tb/dut/keypad1/Sw2
add wave -position end  sim:/top_tb/dut/keypad1/debug
add wave -position end  sim:/top_tb/dut/keypad1/State
add wave -position end  sim:/top_tb/dut/keypad1/NextState
add wave -position end  sim:/top_tb/dut/keypad1/count
add wave -position end  sim:/top_tb/dut/keypad1/next_count
add wave -position end  sim:/top_tb/dut/keypad1/NextSw1
add wave -position end  sim:/top_tb/dut/keypad1/NextSw2
add wave -position end  sim:/top_tb/dut/keypad1/NextCols
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.top_tb(fast)
# Loading work.top(fast)
# Loading ovi_ice40up.HSOSC(fast)
# Loading work.Sync(fast)
# Loading work.DualSevSeg(fast)
# Loading work.DispMux(fast)
# Loading work.SegDisp(fast)
# Loading work.KeypadFSM(fast)
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'dut'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/dut File: C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top_tb.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (1) for port 'Seg'. The port definition is at: C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/dut File: C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top_tb.sv Line: 14
# ** Warning: (vsim-3722) C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top_tb.sv(14): [TFMPC] - Missing connection for port 'debug'.
run -all
# ** Note: $stop    : C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top_tb.sv(66)
#    Time: 200127 ns  Iteration: 0  Instance: /top_tb
# Break in Module top_tb at C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top_tb.sv line 66
# End time: 13:08:13 on Nov 02,2025, Elapsed time: 0:03:34
# Errors: 0, Warnings: 3
# *** Summary *********************************************
#     qrun: Errors:   0, Warnings:   0
#     vlog: Errors:   0, Warnings:   0
#     vopt: Errors:   0, Warnings:   2
#   Totals: Errors:   0, Warnings:   2
# vsim -L work -L pmi_work -L ovi_ice40up -lib qrun.out/work -wlf vsim.wlf -gui -do "view wave" -do "add wave /*" -do "run -all" -statslog qrun.out/stats_log qrun_opt -suppress vsim-7033,vsim-8630,3009,3389 -appendlog -l qrun.log 
# Start time: 13:08:58 on Nov 02,2025
# Loading sv_std.std
# Loading work.top_tb(fast)
# Loading work.top(fast)
# Loading ovi_ice40up.HSOSC(fast)
# Loading work.Sync(fast)
# Loading work.DualSevSeg(fast)
# Loading work.DispMux(fast)
# Loading work.SegDisp(fast)
# Loading work.KeypadFSM(fast)
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'dut'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/dut File: C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top_tb.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (1) for port 'Seg'. The port definition is at: C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/dut File: C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top_tb.sv Line: 14
# ** Warning: (vsim-3722) C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top_tb.sv(14): [TFMPC] - Missing connection for port 'debug'.
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# add wave /*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: rdesantos  Hostname: 8FMZ0R3  ProcessID: 18264
#           Attempting to use alternate WLF file "./wlftf2a4gz".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftf2a4gz
# run -all
# ** Note: $stop    : C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top_tb.sv(66)
#    Time: 200127 ns  Iteration: 0  Instance: /top_tb
# Break in Module top_tb at C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top_tb.sv line 66
add wave -position end  sim:/top_tb/dut/Reset
add wave -position end  sim:/top_tb/dut/Rows
add wave -position end  sim:/top_tb/dut/Cols
add wave -position end  sim:/top_tb/dut/Seg
add wave -position end  sim:/top_tb/dut/En1
add wave -position end  sim:/top_tb/dut/En2
add wave -position end  sim:/top_tb/dut/debug
add wave -position end  sim:/top_tb/dut/IntOsc
add wave -position end  sim:/top_tb/dut/Sw1
add wave -position end  sim:/top_tb/dut/Sw2
add wave -position end  sim:/top_tb/dut/dRows
add wave -position end  sim:/top_tb/dut/sync1/Clk
add wave -position end  sim:/top_tb/dut/sync1/Reset
add wave -position end  sim:/top_tb/dut/sync1/Rows
add wave -position end  sim:/top_tb/dut/sync1/dRows
add wave -position end  sim:/top_tb/dut/sync1/Sync0
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.top_tb(fast)
# Loading work.top(fast)
# Loading ovi_ice40up.HSOSC(fast)
# Loading work.Sync(fast)
# Loading work.DualSevSeg(fast)
# Loading work.DispMux(fast)
# Loading work.SegDisp(fast)
# Loading work.KeypadFSM(fast)
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'dut'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/dut File: C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top_tb.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (1) for port 'Seg'. The port definition is at: C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/dut File: C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top_tb.sv Line: 14
# ** Warning: (vsim-3722) C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top_tb.sv(14): [TFMPC] - Missing connection for port 'debug'.
run -all
# ** Note: $stop    : C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top_tb.sv(66)
#    Time: 200127 ns  Iteration: 0  Instance: /top_tb
# Break in Module top_tb at C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top_tb.sv line 66
add wave -position end  sim:/top_tb/dut/keypad1/Clk
add wave -position end  sim:/top_tb/dut/keypad1/Reset
add wave -position end  sim:/top_tb/dut/keypad1/Rows
add wave -position end  sim:/top_tb/dut/keypad1/Cols
add wave -position end  sim:/top_tb/dut/keypad1/Sw1
add wave -position end  sim:/top_tb/dut/keypad1/Sw2
add wave -position end  sim:/top_tb/dut/keypad1/debug
add wave -position end  sim:/top_tb/dut/keypad1/State
add wave -position end  sim:/top_tb/dut/keypad1/NextState
add wave -position end  sim:/top_tb/dut/keypad1/count
add wave -position end  sim:/top_tb/dut/keypad1/next_count
add wave -position end  sim:/top_tb/dut/keypad1/NextSw1
add wave -position end  sim:/top_tb/dut/keypad1/NextSw2
add wave -position end  sim:/top_tb/dut/keypad1/NextCols
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.top_tb(fast)
# Loading work.top(fast)
# Loading ovi_ice40up.HSOSC(fast)
# Loading work.Sync(fast)
# Loading work.DualSevSeg(fast)
# Loading work.DispMux(fast)
# Loading work.SegDisp(fast)
# Loading work.KeypadFSM(fast)
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'dut'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/dut File: C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top_tb.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (1) for port 'Seg'. The port definition is at: C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/dut File: C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top_tb.sv Line: 14
# ** Warning: (vsim-3722) C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top_tb.sv(14): [TFMPC] - Missing connection for port 'debug'.
run -all
# ** Note: $stop    : C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top_tb.sv(66)
#    Time: 200127 ns  Iteration: 0  Instance: /top_tb
# Break in Module top_tb at C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top_tb.sv line 66
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.top_tb(fast)
# Loading work.top(fast)
# Loading ovi_ice40up.HSOSC(fast)
# Loading work.Sync(fast)
# Loading work.DualSevSeg(fast)
# Loading work.DispMux(fast)
# Loading work.SegDisp(fast)
# Loading work.KeypadFSM(fast)
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'dut'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/dut File: C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top_tb.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (1) for port 'Seg'. The port definition is at: C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/dut File: C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top_tb.sv Line: 14
# ** Warning: (vsim-3722) C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top_tb.sv(14): [TFMPC] - Missing connection for port 'debug'.
run -all
# ** Note: $stop    : C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top_tb.sv(66)
#    Time: 200127 ns  Iteration: 0  Instance: /top_tb
# Break in Module top_tb at C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top_tb.sv line 66
# End time: 14:24:46 on Nov 02,2025, Elapsed time: 1:15:48
# Errors: 0, Warnings: 3
# *** Summary *********************************************
#     qrun: Errors:   0, Warnings:   0
#     vlog: Errors:   0, Warnings:   0
#     vopt: Errors:   0, Warnings:   2
#   Totals: Errors:   0, Warnings:   2
# vsim -L work -L pmi_work -L ovi_ice40up -lib qrun.out/work -wlf vsim.wlf -gui -do "view wave" -do "add wave /*" -do "run -all" -statslog qrun.out/stats_log qrun_opt -suppress vsim-7033,vsim-8630,3009,3389 -appendlog -l qrun.log 
# Start time: 14:26:10 on Nov 02,2025
# Loading sv_std.std
# Loading work.top_tb(fast)
# Loading work.top(fast)
# Loading ovi_ice40up.HSOSC(fast)
# Loading work.Sync(fast)
# Loading work.DualSevSeg(fast)
# Loading work.DispMux(fast)
# Loading work.SegDisp(fast)
# Loading work.KeypadFSM(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (1) for port 'Seg'. The port definition is at: C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/dut File: C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top_tb.sv Line: 15
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# add wave /*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: rdesantos  Hostname: 8FMZ0R3  ProcessID: 18264
#           Attempting to use alternate WLF file "./wlftz9csg1".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftz9csg1
# run -all
# ** Note: $stop    : C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top_tb.sv(61)
#    Time: 200127 ns  Iteration: 0  Instance: /top_tb
# Break in Module top_tb at C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top_tb.sv line 61
add wave -position end  sim:/top_tb/dut/Reset
add wave -position end  sim:/top_tb/dut/Rows
add wave -position end  sim:/top_tb/dut/Cols
add wave -position end  sim:/top_tb/dut/Seg
add wave -position end  sim:/top_tb/dut/En1
add wave -position end  sim:/top_tb/dut/En2
add wave -position end  sim:/top_tb/dut/debug
add wave -position end  sim:/top_tb/dut/IntOsc
add wave -position end  sim:/top_tb/dut/Sw1
add wave -position end  sim:/top_tb/dut/Sw2
add wave -position end  sim:/top_tb/dut/dRows
add wave -position end  sim:/top_tb/dut/keypad1/Clk
add wave -position end  sim:/top_tb/dut/keypad1/Reset
add wave -position end  sim:/top_tb/dut/keypad1/Rows
add wave -position end  sim:/top_tb/dut/keypad1/Cols
add wave -position end  sim:/top_tb/dut/keypad1/Sw1
add wave -position end  sim:/top_tb/dut/keypad1/Sw2
add wave -position end  sim:/top_tb/dut/keypad1/debug
add wave -position end  sim:/top_tb/dut/keypad1/State
add wave -position end  sim:/top_tb/dut/keypad1/NextState
add wave -position end  sim:/top_tb/dut/keypad1/count
add wave -position end  sim:/top_tb/dut/keypad1/next_count
add wave -position end  sim:/top_tb/dut/keypad1/NextSw1
add wave -position end  sim:/top_tb/dut/keypad1/NextSw2
add wave -position end  sim:/top_tb/dut/keypad1/NextCols
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.top_tb(fast)
# Loading work.top(fast)
# Loading ovi_ice40up.HSOSC(fast)
# Loading work.Sync(fast)
# Loading work.DualSevSeg(fast)
# Loading work.DispMux(fast)
# Loading work.SegDisp(fast)
# Loading work.KeypadFSM(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (1) for port 'Seg'. The port definition is at: C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/dut File: C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top_tb.sv Line: 15
run -all
# ** Note: $stop    : C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top_tb.sv(61)
#    Time: 200127 ns  Iteration: 0  Instance: /top_tb
# Break in Module top_tb at C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top_tb.sv line 61
# End time: 14:36:43 on Nov 02,2025, Elapsed time: 0:10:33
# Errors: 0, Warnings: 1
# *** Summary *********************************************
#     qrun: Errors:   0, Warnings:   0
#     vlog: Errors:   0, Warnings:   0
#     vopt: Errors:   0, Warnings:   2
#   Totals: Errors:   0, Warnings:   2
# vsim -L work -L pmi_work -L ovi_ice40up -lib qrun.out/work -wlf vsim.wlf -gui -do "view wave" -do "add wave /*" -do "run -all" -statslog qrun.out/stats_log qrun_opt -suppress vsim-7033,vsim-8630,3009,3389 -appendlog -l qrun.log 
# Start time: 14:37:48 on Nov 02,2025
# Loading sv_std.std
# Loading work.top_tb(fast)
# Loading work.top(fast)
# Loading ovi_ice40up.HSOSC(fast)
# Loading work.Sync(fast)
# Loading work.DualSevSeg(fast)
# Loading work.DispMux(fast)
# Loading work.SegDisp(fast)
# Loading work.KeypadFSM(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (1) for port 'Seg'. The port definition is at: C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/dut File: C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top_tb.sv Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'Cols'. The port definition is at: C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/Sync.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/dut/sync1 File: C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top.sv Line: 17
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'Cols'. The port definition is at: C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/KeypadFSM.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/dut/keypad1 File: C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top.sv Line: 23
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# add wave /*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: rdesantos  Hostname: 8FMZ0R3  ProcessID: 18264
#           Attempting to use alternate WLF file "./wlftqqvzm0".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftqqvzm0
# run -all
# ** Note: $stop    : C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top_tb.sv(61)
#    Time: 200127 ns  Iteration: 0  Instance: /top_tb
# Break in Module top_tb at C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top_tb.sv line 61
add wave -position end  sim:/top_tb/dut/keypad1/Clk
add wave -position end  sim:/top_tb/dut/keypad1/Reset
add wave -position end  sim:/top_tb/dut/keypad1/Rows
add wave -position end  sim:/top_tb/dut/keypad1/Cols
add wave -position end  sim:/top_tb/dut/keypad1/Sw1
add wave -position end  sim:/top_tb/dut/keypad1/Sw2
add wave -position end  sim:/top_tb/dut/keypad1/debug
add wave -position end  sim:/top_tb/dut/keypad1/State
add wave -position end  sim:/top_tb/dut/keypad1/NextState
add wave -position end  sim:/top_tb/dut/keypad1/count
add wave -position end  sim:/top_tb/dut/keypad1/next_count
add wave -position end  sim:/top_tb/dut/keypad1/NextSw1
add wave -position end  sim:/top_tb/dut/keypad1/NextSw2
add wave -position end  sim:/top_tb/dut/keypad1/NextCols
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.top_tb(fast)
# Loading work.top(fast)
# Loading ovi_ice40up.HSOSC(fast)
# Loading work.Sync(fast)
# Loading work.DualSevSeg(fast)
# Loading work.DispMux(fast)
# Loading work.SegDisp(fast)
# Loading work.KeypadFSM(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (1) for port 'Seg'. The port definition is at: C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/dut File: C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top_tb.sv Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'Cols'. The port definition is at: C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/Sync.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/dut/sync1 File: C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top.sv Line: 17
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'Cols'. The port definition is at: C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/KeypadFSM.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/dut/keypad1 File: C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top.sv Line: 23
run -all
# ** Note: $stop    : C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top_tb.sv(61)
#    Time: 200127 ns  Iteration: 0  Instance: /top_tb
# Break in Module top_tb at C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top_tb.sv line 61
add wave -position end  sim:/top_tb/dut/dCols
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.top_tb(fast)
# Loading work.top(fast)
# Loading ovi_ice40up.HSOSC(fast)
# Loading work.Sync(fast)
# Loading work.DualSevSeg(fast)
# Loading work.DispMux(fast)
# Loading work.SegDisp(fast)
# Loading work.KeypadFSM(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (1) for port 'Seg'. The port definition is at: C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/dut File: C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top_tb.sv Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'Cols'. The port definition is at: C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/Sync.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/dut/sync1 File: C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top.sv Line: 17
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'Cols'. The port definition is at: C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/KeypadFSM.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/dut/keypad1 File: C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top.sv Line: 23
run -all
# ** Note: $stop    : C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top_tb.sv(61)
#    Time: 200127 ns  Iteration: 0  Instance: /top_tb
# Break in Module top_tb at C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top_tb.sv line 61
# End time: 14:51:23 on Nov 02,2025, Elapsed time: 0:13:35
# Errors: 0, Warnings: 3
# *** Summary *********************************************
#     qrun: Errors:   0, Warnings:   0
#     vlog: Errors:   0, Warnings:   0
#     vopt: Errors:   0, Warnings:   2
#   Totals: Errors:   0, Warnings:   2
# vsim -L work -L pmi_work -L ovi_ice40up -lib qrun.out/work -wlf vsim.wlf -gui -do "view wave" -do "add wave /*" -do "run -all" -statslog qrun.out/stats_log qrun_opt -suppress vsim-7033,vsim-8630,3009,3389 -appendlog -l qrun.log 
# Start time: 15:12:09 on Nov 02,2025
# Loading sv_std.std
# Loading work.top_tb(fast)
# Loading work.top(fast)
# Loading ovi_ice40up.HSOSC(fast)
# Loading work.Sync(fast)
# Loading work.DualSevSeg(fast)
# Loading work.DispMux(fast)
# Loading work.SegDisp(fast)
# Loading work.KeypadFSM(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (1) for port 'Seg'. The port definition is at: C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/dut File: C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top_tb.sv Line: 15
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# add wave /*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: rdesantos  Hostname: 8FMZ0R3  ProcessID: 18264
#           Attempting to use alternate WLF file "./wlfti9zkm0".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfti9zkm0
# run -all
# ** Note: $stop    : C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top_tb.sv(61)
#    Time: 200127 ns  Iteration: 0  Instance: /top_tb
# Break in Module top_tb at C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top_tb.sv line 61
add wave -position end  sim:/top_tb/dut/Reset
add wave -position end  sim:/top_tb/dut/Rows
add wave -position end  sim:/top_tb/dut/Cols
add wave -position end  sim:/top_tb/dut/Seg
add wave -position end  sim:/top_tb/dut/En1
add wave -position end  sim:/top_tb/dut/En2
add wave -position end  sim:/top_tb/dut/debug
add wave -position end  sim:/top_tb/dut/IntOsc
add wave -position end  sim:/top_tb/dut/Sw1
add wave -position end  sim:/top_tb/dut/Sw2
add wave -position end  sim:/top_tb/dut/dRows
add wave -position end  sim:/top_tb/dut/ce_counter
add wave -position end  sim:/top_tb/dut/ce_100hz
add wave -position end  sim:/top_tb/dut/keypad1/Clk
add wave -position end  sim:/top_tb/dut/keypad1/Reset
add wave -position end  sim:/top_tb/dut/keypad1/Rows
add wave -position end  sim:/top_tb/dut/keypad1/Cols
add wave -position end  sim:/top_tb/dut/keypad1/Sw1
add wave -position end  sim:/top_tb/dut/keypad1/Sw2
add wave -position end  sim:/top_tb/dut/keypad1/debug
add wave -position end  sim:/top_tb/dut/keypad1/State
add wave -position end  sim:/top_tb/dut/keypad1/NextState
add wave -position end  sim:/top_tb/dut/keypad1/count
add wave -position end  sim:/top_tb/dut/keypad1/next_count
add wave -position end  sim:/top_tb/dut/keypad1/NextSw1
add wave -position end  sim:/top_tb/dut/keypad1/NextSw2
add wave -position end  sim:/top_tb/dut/keypad1/NextCols
add wave -position end  sim:/top_tb/dut/sync1/Clk
add wave -position end  sim:/top_tb/dut/sync1/Reset
add wave -position end  sim:/top_tb/dut/sync1/Rows
add wave -position end  sim:/top_tb/dut/sync1/dRows
add wave -position end  sim:/top_tb/dut/sync1/Sync0
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.top_tb(fast)
# Loading work.top(fast)
# Loading ovi_ice40up.HSOSC(fast)
# Loading work.Sync(fast)
# Loading work.DualSevSeg(fast)
# Loading work.DispMux(fast)
# Loading work.SegDisp(fast)
# Loading work.KeypadFSM(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (1) for port 'Seg'. The port definition is at: C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/dut File: C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top_tb.sv Line: 15
run -all
# ** Note: $stop    : C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top_tb.sv(61)
#    Time: 200127 ns  Iteration: 0  Instance: /top_tb
# Break in Module top_tb at C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top_tb.sv line 61
# End time: 15:15:08 on Nov 02,2025, Elapsed time: 0:02:59
# Errors: 0, Warnings: 1
# *** Summary *********************************************
#     qrun: Errors:   0, Warnings:   0
#     vlog: Errors:   0, Warnings:   0
#     vopt: Errors:   0, Warnings:   2
#   Totals: Errors:   0, Warnings:   2
# vsim -L work -L pmi_work -L ovi_ice40up -lib qrun.out/work -wlf vsim.wlf -gui -do "view wave" -do "add wave /*" -do "run -all" -statslog qrun.out/stats_log qrun_opt -suppress vsim-7033,vsim-8630,3009,3389 -appendlog -l qrun.log 
# Start time: 15:15:56 on Nov 02,2025
# Loading sv_std.std
# Loading work.top_tb(fast)
# Loading work.top(fast)
# Loading ovi_ice40up.HSOSC(fast)
# Loading work.Sync(fast)
# Loading work.DualSevSeg(fast)
# Loading work.DispMux(fast)
# Loading work.SegDisp(fast)
# Loading work.KeypadFSM(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (1) for port 'Seg'. The port definition is at: C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/dut File: C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top_tb.sv Line: 15
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# add wave /*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: rdesantos  Hostname: 8FMZ0R3  ProcessID: 18264
#           Attempting to use alternate WLF file "./wlft3ft783".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft3ft783
# run -all
# ** Note: $stop    : C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top_tb.sv(61)
#    Time: 200127 ns  Iteration: 0  Instance: /top_tb
# Break in Module top_tb at C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top_tb.sv line 61
add wave -position end  sim:/top_tb/dut/keypad1/Clk
add wave -position end  sim:/top_tb/dut/keypad1/Reset
add wave -position end  sim:/top_tb/dut/keypad1/Rows
add wave -position end  sim:/top_tb/dut/keypad1/Cols
add wave -position end  sim:/top_tb/dut/keypad1/Sw1
add wave -position end  sim:/top_tb/dut/keypad1/Sw2
add wave -position end  sim:/top_tb/dut/keypad1/debug
add wave -position end  sim:/top_tb/dut/keypad1/State
add wave -position end  sim:/top_tb/dut/keypad1/NextState
add wave -position end  sim:/top_tb/dut/keypad1/count
add wave -position end  sim:/top_tb/dut/keypad1/next_count
add wave -position end  sim:/top_tb/dut/keypad1/NextSw1
add wave -position end  sim:/top_tb/dut/keypad1/NextSw2
add wave -position end  sim:/top_tb/dut/keypad1/NextCols
add wave -position end  sim:/top_tb/dut/sync1/Clk
add wave -position end  sim:/top_tb/dut/sync1/Reset
add wave -position end  sim:/top_tb/dut/sync1/Rows
add wave -position end  sim:/top_tb/dut/sync1/dRows
add wave -position end  sim:/top_tb/dut/sync1/Sync0
add wave -position end  sim:/top_tb/dut/ce_counter
add wave -position end  sim:/top_tb/dut/ce_100hz
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.top_tb(fast)
# Loading work.top(fast)
# Loading ovi_ice40up.HSOSC(fast)
# Loading work.Sync(fast)
# Loading work.DualSevSeg(fast)
# Loading work.DispMux(fast)
# Loading work.SegDisp(fast)
# Loading work.KeypadFSM(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (1) for port 'Seg'. The port definition is at: C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/dut File: C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top_tb.sv Line: 15
run -all
# ** Note: $stop    : C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top_tb.sv(61)
#    Time: 200127 ns  Iteration: 0  Instance: /top_tb
# Break in Module top_tb at C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top_tb.sv line 61
# End time: 15:23:17 on Nov 02,2025, Elapsed time: 0:07:21
# Errors: 0, Warnings: 1
# *** Summary *********************************************
#     qrun: Errors:   0, Warnings:   0
#     vlog: Errors:   0, Warnings:   0
#     vopt: Errors:   0, Warnings:   2
#   Totals: Errors:   0, Warnings:   2
# vsim -L work -L pmi_work -L ovi_ice40up -lib qrun.out/work -wlf vsim.wlf -gui -do "view wave" -do "add wave /*" -do "run -all" -statslog qrun.out/stats_log qrun_opt -suppress vsim-7033,vsim-8630,3009,3389 -appendlog -l qrun.log 
# Start time: 15:24:15 on Nov 02,2025
# Loading sv_std.std
# Loading work.top_tb(fast)
# Loading work.top(fast)
# Loading ovi_ice40up.HSOSC(fast)
# Loading work.Sync(fast)
# Loading work.DualSevSeg(fast)
# Loading work.DispMux(fast)
# Loading work.SegDisp(fast)
# Loading work.KeypadFSM(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (1) for port 'Seg'. The port definition is at: C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/dut File: C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top_tb.sv Line: 15
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# add wave /*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: rdesantos  Hostname: 8FMZ0R3  ProcessID: 18264
#           Attempting to use alternate WLF file "./wlftiszy8e".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftiszy8e
# run -all
# ** Note: $stop    : C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top_tb.sv(61)
#    Time: 200127 ns  Iteration: 0  Instance: /top_tb
# Break in Module top_tb at C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top_tb.sv line 61
add wave -position end  sim:/top_tb/dut/keypad1/Clk
add wave -position end  sim:/top_tb/dut/keypad1/Reset
add wave -position end  sim:/top_tb/dut/keypad1/Rows
add wave -position end  sim:/top_tb/dut/keypad1/Cols
add wave -position end  sim:/top_tb/dut/keypad1/Sw1
add wave -position end  sim:/top_tb/dut/keypad1/Sw2
add wave -position end  sim:/top_tb/dut/keypad1/debug
add wave -position end  sim:/top_tb/dut/keypad1/State
add wave -position end  sim:/top_tb/dut/keypad1/NextState
add wave -position end  sim:/top_tb/dut/keypad1/count
add wave -position end  sim:/top_tb/dut/keypad1/next_count
add wave -position end  sim:/top_tb/dut/keypad1/NextSw1
add wave -position end  sim:/top_tb/dut/keypad1/NextSw2
add wave -position end  sim:/top_tb/dut/keypad1/NextCols
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.top_tb(fast)
# Loading work.top(fast)
# Loading ovi_ice40up.HSOSC(fast)
# Loading work.Sync(fast)
# Loading work.DualSevSeg(fast)
# Loading work.DispMux(fast)
# Loading work.SegDisp(fast)
# Loading work.KeypadFSM(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (1) for port 'Seg'. The port definition is at: C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/dut File: C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top_tb.sv Line: 15
run -all
# ** Note: $stop    : C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top_tb.sv(61)
#    Time: 200127 ns  Iteration: 0  Instance: /top_tb
# Break in Module top_tb at C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top_tb.sv line 61
# *** Summary *********************************************
#     qrun: Errors:   0, Warnings:   0
#     vlog: Errors:   0, Warnings:   0
#     vopt: Errors:   0, Warnings:   7
#   Totals: Errors:   0, Warnings:   7
# Error 31: Unable to unlink file "qrun.out/work/qrun_opt/_lib.qdb".
# Error 31: Unable to unlink file "qrun.out/work/qrun_opt/_lib3_0.qdb".
# Error 31: Unable to unlink file "qrun.out/work/qrun_opt/_lib3_0.qpg".
# Error 31: Unable to unlink file "qrun.out/work/qrun_opt/_lib3_0.qtl".
# Error 133: Unable to remove directory "qrun.out/work/qrun_opt".
# Error 133: Unable to remove directory "qrun.out/work".
# Error 133: Unable to remove directory "qrun.out".
# vsim -L work -L pmi_work -L ovi_ice40up -lib qrun.out/work -wlf vsim.wlf -gui -do "view wave" -do "add wave /*" -do "run -all" -statslog qrun.out/stats_log qrun_opt -suppress vsim-7033,vsim-8630,3009,3389 -appendlog -l qrun.log 
# Start time: 15:41:26 on Nov 02,2025
# Loading sv_std.std
# Loading work.top_tb(fast)
# Loading work.top(fast)
# Loading ovi_ice40up.HSOSC(fast)
# Loading work.Sync(fast)
# Loading work.DualSevSeg(fast)
# Loading work.DispMux(fast)
# Loading work.SegDisp(fast)
# Loading work.KeypadFSM(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (1) for port 'Seg'. The port definition is at: C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/dut File: C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top_tb.sv Line: 15
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# add wave /*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: rdesantos  Hostname: 8FMZ0R3  ProcessID: 18264
#           Attempting to use alternate WLF file "./wlftaeczsq".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftaeczsq
# run -all
# ** Note: $stop    : C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top_tb.sv(61)
#    Time: 200127 ns  Iteration: 0  Instance: /top_tb
# Break in Module top_tb at C:/Users/rdesantos/Documents/GitHub/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top_tb.sv line 61
# End time: 15:47:26 on Nov 02,2025, Elapsed time: 0:23:11
# Errors: 0, Warnings: 1
# End time: 15:47:51 on Nov 02,2025, Elapsed time: 0:06:25
# Errors: 0, Warnings: 3
# *** Summary *********************************************
#     qrun: Errors:   0, Warnings:   0
#     vlog: Errors:   0, Warnings:   0
#     vopt: Errors:   0, Warnings:   3
#   Totals: Errors:   0, Warnings:   3
# vsim -L work -L pmi_work -L ovi_ice40up -lib qrun.out/work -wlf vsim.wlf -gui -do "view wave" -do "add wave /*" -do "run -all" -statslog qrun.out/stats_log qrun_opt -suppress vsim-7033,vsim-8630,3009,3389 -appendlog -l qrun.log 
# Start time: 13:12:42 on Nov 03,2025
# Loading sv_std.std
# Loading work.KeypadFSM_tb(fast)
# Loading work.KeypadFSM(fast)
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'dut'.  Expected 7, found 6.
#    Time: 0 ns  Iteration: 0  Instance: /KeypadFSM_tb/dut File: C:/Users/roman/Documents/E155/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/KeypadFSM_tb.sv Line: 13
# ** Warning: (vsim-3722) C:/Users/roman/Documents/E155/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/KeypadFSM_tb.sv(13): [TFMPC] - Missing connection for port 'debug'.
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# add wave /*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: rdesantos  Hostname: 8FMZ0R3  ProcessID: 18264
#           Attempting to use alternate WLF file "./wlftd18v7m".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftd18v7m
# run -all
# ** Error: FAILED!: First key press -- got sw1=6 sw2=0 expected sw1=0 sw2=6 at time 50122.
#    Time: 50122 ns  Scope: KeypadFSM_tb.check_key File: C:/Users/roman/Documents/E155/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/KeypadFSM_tb.sv Line: 44
# ** Error: FAILED!: Second key press -- got sw1=8 sw2=6 expected sw1=6 sw2=8 at time 150272.
#    Time: 150272 ns  Scope: KeypadFSM_tb.check_key File: C:/Users/roman/Documents/E155/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/KeypadFSM_tb.sv Line: 44
# ** Note: $stop    : C:/Users/roman/Documents/E155/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/KeypadFSM_tb.sv(76)
#    Time: 200422 ns  Iteration: 0  Instance: /KeypadFSM_tb
# Break in Module KeypadFSM_tb at C:/Users/roman/Documents/E155/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/KeypadFSM_tb.sv line 76
# End time: 13:15:01 on Nov 03,2025, Elapsed time: 0:02:19
# Errors: 2, Warnings: 4
# *** Summary *********************************************
#     qrun: Errors:   0, Warnings:   0
#     vlog: Errors:   0, Warnings:   0
#     vopt: Errors:   0, Warnings:   3
#   Totals: Errors:   0, Warnings:   3
# vsim -L work -L pmi_work -L ovi_ice40up -lib qrun.out/work -wlf vsim.wlf -gui -do "view wave" -do "add wave /*" -do "run -all" -statslog qrun.out/stats_log qrun_opt -suppress vsim-7033,vsim-8630,3009,3389 -appendlog -l qrun.log 
# Start time: 13:15:57 on Nov 03,2025
# Loading sv_std.std
# Loading work.KeypadFSM_tb(fast)
# Loading work.KeypadFSM(fast)
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'dut'.  Expected 7, found 6.
#    Time: 0 ns  Iteration: 0  Instance: /KeypadFSM_tb/dut File: C:/Users/roman/Documents/E155/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/KeypadFSM_tb.sv Line: 13
# ** Warning: (vsim-3722) C:/Users/roman/Documents/E155/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/KeypadFSM_tb.sv(13): [TFMPC] - Missing connection for port 'debug'.
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# add wave /*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: rdesantos  Hostname: 8FMZ0R3  ProcessID: 18264
#           Attempting to use alternate WLF file "./wlftz5wxth".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftz5wxth
# run -all
# PASSED!: First key press -- got sw1=6 sw2=0 expected sw1=6 Sw2=0 at time 50122.
# PASSED!: Second key press -- got sw1=8 sw2=6 expected sw1=8 Sw2=6 at time 150272.
# ** Note: $stop    : C:/Users/roman/Documents/E155/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/KeypadFSM_tb.sv(76)
#    Time: 200422 ns  Iteration: 0  Instance: /KeypadFSM_tb
# Break in Module KeypadFSM_tb at C:/Users/roman/Documents/E155/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/KeypadFSM_tb.sv line 76
# Causality operation skipped due to absence of debug database file
# End time: 13:25:55 on Nov 03,2025, Elapsed time: 0:09:58
# Errors: 0, Warnings: 4
# *** Summary *********************************************
#     qrun: Errors:   0, Warnings:   0
#     vlog: Errors:   0, Warnings:   0
#     vopt: Errors:   0, Warnings:   2
#   Totals: Errors:   0, Warnings:   2
# vsim -L work -L pmi_work -L ovi_ice40up -lib qrun.out/work -wlf vsim.wlf -gui -do "view wave" -do "add wave /*" -do "run -all" -statslog qrun.out/stats_log qrun_opt -suppress vsim-7033,vsim-8630,3009,3389 -appendlog -l qrun.log 
# Start time: 13:30:59 on Nov 03,2025
# Loading sv_std.std
# Loading work.top_tb(fast)
# Loading work.top(fast)
# Loading ovi_ice40up.HSOSC(fast)
# Loading work.Sync(fast)
# Loading work.DualSevSeg(fast)
# Loading work.DispMux(fast)
# Loading work.SegDisp(fast)
# Loading work.KeypadFSM(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (1) for port 'Seg'. The port definition is at: C:/Users/roman/Documents/E155/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/dut File: C:/Users/roman/Documents/E155/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top_tb.sv Line: 13
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# add wave /*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: rdesantos  Hostname: 8FMZ0R3  ProcessID: 18264
#           Attempting to use alternate WLF file "./wlft2htqxa".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft2htqxa
# run -all
# ** Note: $stop    : C:/Users/roman/Documents/E155/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top_tb.sv(59)
#    Time: 200127 ps  Iteration: 0  Instance: /top_tb
# Break in Module top_tb at C:/Users/roman/Documents/E155/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top_tb.sv line 59
add wave -position end  sim:/top_tb/dut/Sw1
add wave -position end  sim:/top_tb/dut/Sw2
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.top_tb(fast)
# Loading work.top(fast)
# Loading ovi_ice40up.HSOSC(fast)
# Loading work.Sync(fast)
# Loading work.DualSevSeg(fast)
# Loading work.DispMux(fast)
# Loading work.SegDisp(fast)
# Loading work.KeypadFSM(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (1) for port 'Seg'. The port definition is at: C:/Users/roman/Documents/E155/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/dut File: C:/Users/roman/Documents/E155/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top_tb.sv Line: 13
run -all
# ** Note: $stop    : C:/Users/roman/Documents/E155/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top_tb.sv(59)
#    Time: 200127 ps  Iteration: 0  Instance: /top_tb
# Break in Module top_tb at C:/Users/roman/Documents/E155/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top_tb.sv line 59
add wave -position end  sim:/top_tb/dut/keypad1/State
add wave -position end  sim:/top_tb/dut/keypad1/NextState
add wave -position end  sim:/top_tb/dut/keypad1/Clk
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.top_tb(fast)
# Loading work.top(fast)
# Loading ovi_ice40up.HSOSC(fast)
# Loading work.Sync(fast)
# Loading work.DualSevSeg(fast)
# Loading work.DispMux(fast)
# Loading work.SegDisp(fast)
# Loading work.KeypadFSM(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (1) for port 'Seg'. The port definition is at: C:/Users/roman/Documents/E155/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/dut File: C:/Users/roman/Documents/E155/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top_tb.sv Line: 13
run -all
# ** Note: $stop    : C:/Users/roman/Documents/E155/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top_tb.sv(59)
#    Time: 200127 ps  Iteration: 0  Instance: /top_tb
# Break in Module top_tb at C:/Users/roman/Documents/E155/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top_tb.sv line 59
# End time: 13:35:56 on Nov 03,2025, Elapsed time: 0:04:57
# Errors: 0, Warnings: 1
# *** Summary *********************************************
#     qrun: Errors:   0, Warnings:   0
#     vlog: Errors:   0, Warnings:   0
#     vopt: Errors:   0, Warnings:   2
#   Totals: Errors:   0, Warnings:   2
# vsim -L work -L pmi_work -L ovi_ice40up -lib qrun.out/work -wlf vsim.wlf -gui -do "view wave" -do "add wave /*" -do "run -all" -statslog qrun.out/stats_log qrun_opt -suppress vsim-7033,vsim-8630,3009,3389 -appendlog -l qrun.log 
# Start time: 13:38:50 on Nov 03,2025
# Loading sv_std.std
# Loading work.top_tb(fast)
# Loading work.top(fast)
# Loading ovi_ice40up.HSOSC(fast)
# Loading work.Sync(fast)
# Loading work.DualSevSeg(fast)
# Loading work.DispMux(fast)
# Loading work.SegDisp(fast)
# Loading work.KeypadFSM(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (1) for port 'Seg'. The port definition is at: C:/Users/roman/Documents/E155/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/dut File: C:/Users/roman/Documents/E155/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top_tb.sv Line: 13
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# add wave /*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: rdesantos  Hostname: 8FMZ0R3  ProcessID: 18264
#           Attempting to use alternate WLF file "./wlft17r1i1".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft17r1i1
# run -all
# ** Note: $stop    : C:/Users/roman/Documents/E155/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top_tb.sv(59)
#    Time: 200127 ps  Iteration: 0  Instance: /top_tb
# Break in Module top_tb at C:/Users/roman/Documents/E155/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/top_tb.sv line 59
# End time: 13:51:45 on Nov 03,2025, Elapsed time: 0:12:55
# Errors: 0, Warnings: 3
# *** Summary *********************************************
#     qrun: Errors:   0, Warnings:   0
#     vlog: Errors:   0, Warnings:   0
#     vopt: Errors:   0, Warnings:   3
#   Totals: Errors:   0, Warnings:   3
# vsim -L work -L pmi_work -L ovi_ice40up -lib qrun.out/work -wlf vsim.wlf -gui -do "view wave" -do "add wave /*" -do "run -all" -statslog qrun.out/stats_log qrun_opt -suppress vsim-7033,vsim-8630,3009,3389 -appendlog -l qrun.log 
# Start time: 13:52:55 on Nov 03,2025
# Loading sv_std.std
# Loading work.tb_Sync(fast)
# Loading work.Sync(fast)
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# add wave /*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: rdesantos  Hostname: 8FMZ0R3  ProcessID: 18264
#           Attempting to use alternate WLF file "./wlftqg9q2d".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftqg9q2d
# run -all
# Starting Testbench...
# Time=0 | Clk=0 Reset=1 | Rows=0 | dRows_out=x
# Time=5000 | Clk=1 Reset=1 | Rows=0 | dRows_out=0
# Time=10000 | Clk=0 Reset=1 | Rows=0 | dRows_out=0
# Time 15000: Reset de-asserted. Output dRows = 0
# Time=15000 | Clk=1 Reset=0 | Rows=0 | dRows_out=0
# Time=20000 | Clk=0 Reset=0 | Rows=0 | dRows_out=0
# Time 25000: [Cycle 1] Applying Rows = a. Output dRows = 0
# Time=25000 | Clk=1 Reset=0 | Rows=a | dRows_out=0
# Time=30000 | Clk=0 Reset=0 | Rows=a | dRows_out=0
# Time 35000: [Cycle 2] Applying Rows = b. Output dRows = 0
# Time=35000 | Clk=1 Reset=0 | Rows=b | dRows_out=a
# Time=40000 | Clk=0 Reset=0 | Rows=b | dRows_out=a
# Time 45000: [Cycle 3] Applying Rows = c. Output dRows = a
# Time=45000 | Clk=1 Reset=0 | Rows=c | dRows_out=b
# Time=50000 | Clk=0 Reset=0 | Rows=c | dRows_out=b
# Time 55000: [Cycle 4] Applying Rows = c. Output dRows = b
# Time=55000 | Clk=1 Reset=0 | Rows=c | dRows_out=c
# Time=60000 | Clk=0 Reset=0 | Rows=c | dRows_out=c
# Time 65000: [Cycle 5] Applying Rows = c. Output dRows = c
# Time=65000 | Clk=1 Reset=0 | Rows=c | dRows_out=c
# Time=70000 | Clk=0 Reset=0 | Rows=c | dRows_out=c
# Time 75000: Asserting Reset.
# Time=75000 | Clk=1 Reset=1 | Rows=c | dRows_out=c
# Time=80000 | Clk=0 Reset=1 | Rows=c | dRows_out=c
# Time 85000: After reset edge. Output dRows = c
# ** Error: FAIL: Reset did not clear dRows
#    Time: 85 ns  Scope: tb_Sync File: C:/Users/roman/Documents/E155/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/Sync_tb.sv Line: 75
# Test Complete. All checks passed.
# ** Note: $finish    : C:/Users/roman/Documents/E155/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/Sync_tb.sv(78)
#    Time: 85 ns  Iteration: 1  Instance: /tb_Sync
# 1
# Break in Module tb_Sync at C:/Users/roman/Documents/E155/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/Sync_tb.sv line 78
# End time: 13:58:03 on Nov 03,2025, Elapsed time: 0:05:08
# Errors: 1, Warnings: 2
# *** Summary *********************************************
#     qrun: Errors:   0, Warnings:   0
#     vlog: Errors:   0, Warnings:   0
#     vopt: Errors:   0, Warnings:   3
#   Totals: Errors:   0, Warnings:   3
# vsim -L work -L pmi_work -L ovi_ice40up -lib qrun.out/work -wlf vsim.wlf -gui -do "view wave" -do "add wave /*" -do "run -all" -statslog qrun.out/stats_log qrun_opt -suppress vsim-7033,vsim-8630,3009,3389 -appendlog -l qrun.log 
# Start time: 13:58:42 on Nov 03,2025
# Loading sv_std.std
# Loading work.tb_Sync(fast)
# Loading work.Sync(fast)
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# add wave /*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: rdesantos  Hostname: 8FMZ0R3  ProcessID: 18264
#           Attempting to use alternate WLF file "./wlft7c5t61".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft7c5t61
# run -all
# Starting Testbench...
# Time=0 | Clk=0 Reset=1 | Rows=0 | dRows_out=x
# Time=5000 | Clk=1 Reset=1 | Rows=0 | dRows_out=0
# Time=10000 | Clk=0 Reset=1 | Rows=0 | dRows_out=0
# Time 15000: Reset de-asserted. Output dRows = 0
# Time=15000 | Clk=1 Reset=0 | Rows=0 | dRows_out=0
# Time=20000 | Clk=0 Reset=0 | Rows=0 | dRows_out=0
# Time 25000: [Cycle 1] Applying Rows = a. Output dRows = 0
# Time=25000 | Clk=1 Reset=0 | Rows=a | dRows_out=0
# Time=30000 | Clk=0 Reset=0 | Rows=a | dRows_out=0
# Time 35000: [Cycle 2] Applying Rows = b. Output dRows = 0
# Time=35000 | Clk=1 Reset=0 | Rows=b | dRows_out=a
# Time=40000 | Clk=0 Reset=0 | Rows=b | dRows_out=a
# Time 45000: [Cycle 3] Applying Rows = c. Output dRows = a
# Time=45000 | Clk=1 Reset=0 | Rows=c | dRows_out=b
# Time=50000 | Clk=0 Reset=0 | Rows=c | dRows_out=b
# Time 55000: [Cycle 4] Applying Rows = c. Output dRows = b
# Time=55000 | Clk=1 Reset=0 | Rows=c | dRows_out=c
# Time=60000 | Clk=0 Reset=0 | Rows=c | dRows_out=c
# Time 65000: [Cycle 5] Applying Rows = c. Output dRows = c
# Test Complete. All checks passed.
# ** Note: $finish    : C:/Users/roman/Documents/E155/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/Sync_tb.sv(69)
#    Time: 65 ns  Iteration: 1  Instance: /tb_Sync
# 1
# Break in Module tb_Sync at C:/Users/roman/Documents/E155/E155/Lab3/FPGA/attempt2/Lab3/source/impl_1/Sync_tb.sv line 69
# End time: 14:01:54 on Nov 03,2025, Elapsed time: 0:03:12
# Errors: 0, Warnings: 2
