<?xml version="1.0" encoding="UTF-8" ?>
<!-- *************************************************************************************
FILE DESCRIPTION
Max Top 5 critical clocks will be reported. For rest user needs to refer to Detailed report
*******************************************************************************************-->
<report_table display_priority="2" name="Timing Summary">
<report_link name="Detailed report">
<data>C:\fpga\Tang-Nano-examples\nano\src\LCD_FIFO\temp\FIFO\rev_1\synlog\LCD_FIFO_fpga_mapper.srr</data>
<title>START OF TIMING REPORT</title>
</report_link>
<row>
<data tcl_name="clock_name">Clock Name</data>
<data tcl_name="req_freq">Req Freq</data>
<data tcl_name="est_freq">Est Freq</data>
<data tcl_name="slack">Slack</data>
</row>
<row>
<data>LCD_FIFO|RdClk</data>
<data>66.9 MHz</data>
<data>56.9 MHz</data>
<data>-2.637</data>
</row>
<row>
<data>LCD_FIFO|WrClk</data>
<data>74.1 MHz</data>
<data>62.9 MHz</data>
<data>-2.383</data>
</row>
<row>
<data>System</data>
<data>100.0 MHz</data>
<data>107.3 MHz</data>
<data>0.679</data>
</row>
</report_table>
