

================================================================
== Vitis HLS Report for 'ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI'
================================================================
* Date:           Tue Feb 25 14:23:51 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        SDA
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p_CIV-fsvh2892-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.097 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     9218|     9218|  92.180 us|  92.180 us|  9218|  9218|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                               Loop Name                               |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITIS_LOOP_642_4  |     9216|     9216|         2|          1|          1|  9216|       yes|
        +-----------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.36>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%reuse_addr_reg185 = alloca i32 1"   --->   Operation 5 'alloca' 'reuse_addr_reg185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%reuse_reg184 = alloca i32 1"   --->   Operation 6 'alloca' 'reuse_reg184' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%reuse_addr_reg179 = alloca i32 1"   --->   Operation 7 'alloca' 'reuse_addr_reg179' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%reuse_reg178 = alloca i32 1"   --->   Operation 8 'alloca' 'reuse_reg178' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%reuse_addr_reg173 = alloca i32 1"   --->   Operation 9 'alloca' 'reuse_addr_reg173' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%reuse_reg172 = alloca i32 1"   --->   Operation 10 'alloca' 'reuse_reg172' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%reuse_addr_reg167 = alloca i32 1"   --->   Operation 11 'alloca' 'reuse_addr_reg167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%reuse_reg166 = alloca i32 1"   --->   Operation 12 'alloca' 'reuse_reg166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%reuse_addr_reg161 = alloca i32 1"   --->   Operation 13 'alloca' 'reuse_addr_reg161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%reuse_reg160 = alloca i32 1"   --->   Operation 14 'alloca' 'reuse_reg160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%reuse_addr_reg155 = alloca i32 1"   --->   Operation 15 'alloca' 'reuse_addr_reg155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%reuse_reg154 = alloca i32 1"   --->   Operation 16 'alloca' 'reuse_reg154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%reuse_addr_reg149 = alloca i32 1"   --->   Operation 17 'alloca' 'reuse_addr_reg149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%reuse_reg148 = alloca i32 1"   --->   Operation 18 'alloca' 'reuse_reg148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%reuse_addr_reg143 = alloca i32 1"   --->   Operation 19 'alloca' 'reuse_addr_reg143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%reuse_reg142 = alloca i32 1"   --->   Operation 20 'alloca' 'reuse_reg142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%reuse_addr_reg137 = alloca i32 1"   --->   Operation 21 'alloca' 'reuse_addr_reg137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%reuse_reg136 = alloca i32 1"   --->   Operation 22 'alloca' 'reuse_reg136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%reuse_addr_reg131 = alloca i32 1"   --->   Operation 23 'alloca' 'reuse_addr_reg131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%reuse_reg130 = alloca i32 1"   --->   Operation 24 'alloca' 'reuse_reg130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%reuse_addr_reg125 = alloca i32 1"   --->   Operation 25 'alloca' 'reuse_addr_reg125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%reuse_reg124 = alloca i32 1"   --->   Operation 26 'alloca' 'reuse_reg124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%reuse_addr_reg119 = alloca i32 1"   --->   Operation 27 'alloca' 'reuse_addr_reg119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%reuse_reg118 = alloca i32 1"   --->   Operation 28 'alloca' 'reuse_reg118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%reuse_addr_reg113 = alloca i32 1"   --->   Operation 29 'alloca' 'reuse_addr_reg113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%reuse_reg112 = alloca i32 1"   --->   Operation 30 'alloca' 'reuse_reg112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%reuse_addr_reg107 = alloca i32 1"   --->   Operation 31 'alloca' 'reuse_addr_reg107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%reuse_reg106 = alloca i32 1"   --->   Operation 32 'alloca' 'reuse_reg106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%reuse_addr_reg101 = alloca i32 1"   --->   Operation 33 'alloca' 'reuse_addr_reg101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%reuse_reg100 = alloca i32 1"   --->   Operation 34 'alloca' 'reuse_reg100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 35 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 36 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [tools.cpp:642]   --->   Operation 37 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [tools.cpp:639]   --->   Operation 38 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 39 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%indvar_flatten14 = alloca i32 1"   --->   Operation 40 'alloca' 'indvar_flatten14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%rep = alloca i32 1" [tools.cpp:633]   --->   Operation 41 'alloca' 'rep' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%indvar_flatten38 = alloca i32 1"   --->   Operation 42 'alloca' 'indvar_flatten38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_CONV3_ACC_0, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_CONV3_ACC_1, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_CONV3_ACC_2, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_CONV3_ACC_3, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_CONV3_ACC_4, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_CONV3_ACC_5, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_CONV3_ACC_6, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_CONV3_ACC_7, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_CONV3_ACC_8, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_CONV3_ACC_9, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_CONV3_ACC_10, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_CONV3_ACC_11, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_CONV3_ACC_12, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_CONV3_ACC_13, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_CONV3_ACC_14, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_CONV3_ACC_15, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_0, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_1, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_2, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_3, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_4, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_5, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_6, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_7, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_8, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_9, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_10, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_11, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_12, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_13, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_14, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_15, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_16, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_17, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 76 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_18, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_19, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_20, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_21, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_22, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_23, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_24, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_25, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_26, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_27, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_28, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_29, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_30, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_31, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%sub_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub"   --->   Operation 91 'read' 'sub_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%mul_ln630_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %mul_ln630"   --->   Operation 92 'read' 'mul_ln630_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%mul_ln630_1_read = read i96 @_ssdm_op_Read.ap_auto.i96, i96 %mul_ln630_1"   --->   Operation 93 'read' 'mul_ln630_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%mul_ln630_2_read = read i124 @_ssdm_op_Read.ap_auto.i124, i124 %mul_ln630_2"   --->   Operation 94 'read' 'mul_ln630_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%C_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %C"   --->   Operation 95 'read' 'C_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%psum = alloca i64 1" [tools.cpp:630]   --->   Operation 96 'alloca' 'psum' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%psum_1 = alloca i64 1" [tools.cpp:630]   --->   Operation 97 'alloca' 'psum_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%psum_2 = alloca i64 1" [tools.cpp:630]   --->   Operation 98 'alloca' 'psum_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%psum_3 = alloca i64 1" [tools.cpp:630]   --->   Operation 99 'alloca' 'psum_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%psum_4 = alloca i64 1" [tools.cpp:630]   --->   Operation 100 'alloca' 'psum_4' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%psum_5 = alloca i64 1" [tools.cpp:630]   --->   Operation 101 'alloca' 'psum_5' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%psum_6 = alloca i64 1" [tools.cpp:630]   --->   Operation 102 'alloca' 'psum_6' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%psum_7 = alloca i64 1" [tools.cpp:630]   --->   Operation 103 'alloca' 'psum_7' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%psum_8 = alloca i64 1" [tools.cpp:630]   --->   Operation 104 'alloca' 'psum_8' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%psum_9 = alloca i64 1" [tools.cpp:630]   --->   Operation 105 'alloca' 'psum_9' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%psum_10 = alloca i64 1" [tools.cpp:630]   --->   Operation 106 'alloca' 'psum_10' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%psum_11 = alloca i64 1" [tools.cpp:630]   --->   Operation 107 'alloca' 'psum_11' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%psum_12 = alloca i64 1" [tools.cpp:630]   --->   Operation 108 'alloca' 'psum_12' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%psum_13 = alloca i64 1" [tools.cpp:630]   --->   Operation 109 'alloca' 'psum_13' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%psum_14 = alloca i64 1" [tools.cpp:630]   --->   Operation 110 'alloca' 'psum_14' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%psum_15 = alloca i64 1" [tools.cpp:630]   --->   Operation 111 'alloca' 'psum_15' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 112 [1/1] (0.36ns)   --->   "%store_ln0 = store i124 0, i124 %indvar_flatten38"   --->   Operation 112 'store' 'store_ln0' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 113 [1/1] (0.36ns)   --->   "%store_ln633 = store i28 0, i28 %rep" [tools.cpp:633]   --->   Operation 113 'store' 'store_ln633' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 114 [1/1] (0.36ns)   --->   "%store_ln0 = store i96 0, i96 %indvar_flatten14"   --->   Operation 114 'store' 'store_ln0' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 115 [1/1] (0.36ns)   --->   "%store_ln0 = store i64 0, i64 %indvar_flatten"   --->   Operation 115 'store' 'store_ln0' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 116 [1/1] (0.36ns)   --->   "%store_ln639 = store i32 0, i32 %j" [tools.cpp:639]   --->   Operation 116 'store' 'store_ln639' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 117 [1/1] (0.36ns)   --->   "%store_ln642 = store i5 0, i5 %i" [tools.cpp:642]   --->   Operation 117 'store' 'store_ln642' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 118 [1/1] (0.36ns)   --->   "%store_ln0 = store i32 0, i32 %reuse_reg"   --->   Operation 118 'store' 'store_ln0' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 119 [1/1] (0.36ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg"   --->   Operation 119 'store' 'store_ln0' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 120 [1/1] (0.36ns)   --->   "%store_ln0 = store i32 0, i32 %reuse_reg100"   --->   Operation 120 'store' 'store_ln0' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 121 [1/1] (0.36ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg101"   --->   Operation 121 'store' 'store_ln0' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 122 [1/1] (0.36ns)   --->   "%store_ln0 = store i32 0, i32 %reuse_reg106"   --->   Operation 122 'store' 'store_ln0' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 123 [1/1] (0.36ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg107"   --->   Operation 123 'store' 'store_ln0' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 124 [1/1] (0.36ns)   --->   "%store_ln0 = store i32 0, i32 %reuse_reg112"   --->   Operation 124 'store' 'store_ln0' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 125 [1/1] (0.36ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg113"   --->   Operation 125 'store' 'store_ln0' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 126 [1/1] (0.36ns)   --->   "%store_ln0 = store i32 0, i32 %reuse_reg118"   --->   Operation 126 'store' 'store_ln0' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 127 [1/1] (0.36ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg119"   --->   Operation 127 'store' 'store_ln0' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 128 [1/1] (0.36ns)   --->   "%store_ln0 = store i32 0, i32 %reuse_reg124"   --->   Operation 128 'store' 'store_ln0' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 129 [1/1] (0.36ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg125"   --->   Operation 129 'store' 'store_ln0' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 130 [1/1] (0.36ns)   --->   "%store_ln0 = store i32 0, i32 %reuse_reg130"   --->   Operation 130 'store' 'store_ln0' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 131 [1/1] (0.36ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg131"   --->   Operation 131 'store' 'store_ln0' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 132 [1/1] (0.36ns)   --->   "%store_ln0 = store i32 0, i32 %reuse_reg136"   --->   Operation 132 'store' 'store_ln0' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 133 [1/1] (0.36ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg137"   --->   Operation 133 'store' 'store_ln0' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 134 [1/1] (0.36ns)   --->   "%store_ln0 = store i32 0, i32 %reuse_reg142"   --->   Operation 134 'store' 'store_ln0' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 135 [1/1] (0.36ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg143"   --->   Operation 135 'store' 'store_ln0' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 136 [1/1] (0.36ns)   --->   "%store_ln0 = store i32 0, i32 %reuse_reg148"   --->   Operation 136 'store' 'store_ln0' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 137 [1/1] (0.36ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg149"   --->   Operation 137 'store' 'store_ln0' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 138 [1/1] (0.36ns)   --->   "%store_ln0 = store i32 0, i32 %reuse_reg154"   --->   Operation 138 'store' 'store_ln0' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 139 [1/1] (0.36ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg155"   --->   Operation 139 'store' 'store_ln0' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 140 [1/1] (0.36ns)   --->   "%store_ln0 = store i32 0, i32 %reuse_reg160"   --->   Operation 140 'store' 'store_ln0' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 141 [1/1] (0.36ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg161"   --->   Operation 141 'store' 'store_ln0' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 142 [1/1] (0.36ns)   --->   "%store_ln0 = store i32 0, i32 %reuse_reg166"   --->   Operation 142 'store' 'store_ln0' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 143 [1/1] (0.36ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg167"   --->   Operation 143 'store' 'store_ln0' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 144 [1/1] (0.36ns)   --->   "%store_ln0 = store i32 0, i32 %reuse_reg172"   --->   Operation 144 'store' 'store_ln0' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 145 [1/1] (0.36ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg173"   --->   Operation 145 'store' 'store_ln0' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 146 [1/1] (0.36ns)   --->   "%store_ln0 = store i32 0, i32 %reuse_reg178"   --->   Operation 146 'store' 'store_ln0' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 147 [1/1] (0.36ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg179"   --->   Operation 147 'store' 'store_ln0' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 148 [1/1] (0.36ns)   --->   "%store_ln0 = store i32 0, i32 %reuse_reg184"   --->   Operation 148 'store' 'store_ln0' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 149 [1/1] (0.36ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg185"   --->   Operation 149 'store' 'store_ln0' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_645_5"   --->   Operation 150 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.51>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%i_5 = load i5 %i" [tools.cpp:642]   --->   Operation 151 'load' 'i_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i64 %indvar_flatten" [tools.cpp:639]   --->   Operation 152 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%indvar_flatten14_load = load i96 %indvar_flatten14" [tools.cpp:636]   --->   Operation 153 'load' 'indvar_flatten14_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%indvar_flatten38_load = load i124 %indvar_flatten38" [tools.cpp:633]   --->   Operation 154 'load' 'indvar_flatten38_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln642_1 = zext i5 %i_5" [tools.cpp:642]   --->   Operation 155 'zext' 'zext_ln642_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.79ns)   --->   "%icmp_ln642 = icmp_eq  i32 %zext_ln642_1, i32 %C_read" [tools.cpp:642]   --->   Operation 156 'icmp' 'icmp_ln642' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 157 [1/1] (1.28ns)   --->   "%icmp_ln633 = icmp_eq  i124 %indvar_flatten38_load, i124 %mul_ln630_2_read" [tools.cpp:633]   --->   Operation 157 'icmp' 'icmp_ln633' <Predicate = true> <Delay = 1.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 158 [1/1] (1.28ns)   --->   "%add_ln633_1 = add i124 %indvar_flatten38_load, i124 1" [tools.cpp:633]   --->   Operation 158 'add' 'add_ln633_1' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%br_ln633 = br i1 %icmp_ln633, void %for.inc63.loopexit, void %return.loopexit.exitStub" [tools.cpp:633]   --->   Operation 159 'br' 'br_ln633' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%j_load = load i32 %j" [tools.cpp:636]   --->   Operation 160 'load' 'j_load' <Predicate = (!icmp_ln633)> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%rep_load = load i28 %rep" [tools.cpp:633]   --->   Operation 161 'load' 'rep_load' <Predicate = (!icmp_ln633)> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.77ns)   --->   "%add_ln633 = add i28 %rep_load, i28 1" [tools.cpp:633]   --->   Operation 162 'add' 'add_ln633' <Predicate = (!icmp_ln633)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 163 [1/1] (1.13ns)   --->   "%icmp_ln636 = icmp_eq  i96 %indvar_flatten14_load, i96 %mul_ln630_1_read" [tools.cpp:636]   --->   Operation 163 'icmp' 'icmp_ln636' <Predicate = (!icmp_ln633)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 164 [1/1] (0.79ns)   --->   "%icmp_ln642_1 = icmp_eq  i32 %C_read, i32 0" [tools.cpp:642]   --->   Operation 164 'icmp' 'icmp_ln642_1' <Predicate = (!icmp_ln633)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node select_ln636_1)   --->   "%select_ln633 = select i1 %icmp_ln636, i1 %icmp_ln642_1, i1 %icmp_ln642" [tools.cpp:633]   --->   Operation 165 'select' 'select_ln633' <Predicate = (!icmp_ln633)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 166 [1/1] (0.96ns)   --->   "%icmp_ln639 = icmp_eq  i64 %mul_ln630_read, i64 0" [tools.cpp:639]   --->   Operation 166 'icmp' 'icmp_ln639' <Predicate = (!icmp_ln633)> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 167 [1/1] (0.96ns)   --->   "%icmp_ln639_1 = icmp_eq  i64 %indvar_flatten_load, i64 %mul_ln630_read" [tools.cpp:639]   --->   Operation 167 'icmp' 'icmp_ln639_1' <Predicate = (!icmp_ln633)> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 168 [1/1] (0.25ns)   --->   "%select_ln633_1 = select i1 %icmp_ln636, i1 %icmp_ln639, i1 %icmp_ln639_1" [tools.cpp:633]   --->   Operation 168 'select' 'select_ln633_1' <Predicate = (!icmp_ln633)> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 169 [1/1] (0.30ns)   --->   "%select_ln633_2 = select i1 %icmp_ln636, i28 %add_ln633, i28 %rep_load" [tools.cpp:633]   --->   Operation 169 'select' 'select_ln633_2' <Predicate = (!icmp_ln633)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 170 [1/1] (0.11ns)   --->   "%or_ln636 = or i1 %select_ln633_1, i1 %icmp_ln636" [tools.cpp:636]   --->   Operation 170 'or' 'or_ln636' <Predicate = (!icmp_ln633)> <Delay = 0.11> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 171 [1/1] (0.21ns)   --->   "%select_ln636 = select i1 %or_ln636, i32 0, i32 %j_load" [tools.cpp:636]   --->   Operation 171 'select' 'select_ln636' <Predicate = (!icmp_ln633)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 172 [1/1] (0.25ns) (out node of the LUT)   --->   "%select_ln636_1 = select i1 %select_ln633_1, i1 %icmp_ln642_1, i1 %select_ln633" [tools.cpp:636]   --->   Operation 172 'select' 'select_ln636_1' <Predicate = (!icmp_ln633)> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 173 [1/1] (0.79ns)   --->   "%j_3 = add i32 %select_ln636, i32 1" [tools.cpp:639]   --->   Operation 173 'add' 'j_3' <Predicate = (!icmp_ln633)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node select_ln639)   --->   "%or_ln639 = or i1 %select_ln636_1, i1 %select_ln633_1" [tools.cpp:639]   --->   Operation 174 'or' 'or_ln639' <Predicate = (!icmp_ln633)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node select_ln639)   --->   "%or_ln639_1 = or i1 %or_ln639, i1 %icmp_ln636" [tools.cpp:639]   --->   Operation 175 'or' 'or_ln639_1' <Predicate = (!icmp_ln633)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 176 [1/1] (0.25ns) (out node of the LUT)   --->   "%select_ln639 = select i1 %or_ln639_1, i5 0, i5 %i_5" [tools.cpp:639]   --->   Operation 176 'select' 'select_ln639' <Predicate = (!icmp_ln633)> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 177 [1/1] (0.21ns)   --->   "%select_ln639_1 = select i1 %select_ln636_1, i32 %j_3, i32 %select_ln636" [tools.cpp:639]   --->   Operation 177 'select' 'select_ln639_1' <Predicate = (!icmp_ln633)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%trunc_ln633 = trunc i28 %select_ln633_2" [tools.cpp:633]   --->   Operation 178 'trunc' 'trunc_ln633' <Predicate = (!icmp_ln633)> <Delay = 0.00>
ST_2 : Operation 179 [1/1] (0.64ns)   --->   "%cond15 = icmp_eq  i5 %trunc_ln633, i5 0" [tools.cpp:633]   --->   Operation 179 'icmp' 'cond15' <Predicate = (!icmp_ln633)> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 180 [1/1] (0.79ns)   --->   "%cmp20 = icmp_eq  i32 %select_ln639_1, i32 0" [tools.cpp:639]   --->   Operation 180 'icmp' 'cmp20' <Predicate = (!icmp_ln633)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 181 [1/1] (0.79ns)   --->   "%cmp44 = icmp_eq  i32 %select_ln639_1, i32 %sub_read" [tools.cpp:639]   --->   Operation 181 'icmp' 'cmp44' <Predicate = (!icmp_ln633)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln642 = zext i5 %select_ln639" [tools.cpp:642]   --->   Operation 182 'zext' 'zext_ln642' <Predicate = (!icmp_ln633)> <Delay = 0.00>
ST_2 : Operation 183 [1/1] (0.00ns)   --->   "%psum_addr = getelementptr i32 %psum, i64 0, i64 %zext_ln642" [tools.cpp:658]   --->   Operation 183 'getelementptr' 'psum_addr' <Predicate = (!icmp_ln633)> <Delay = 0.00>
ST_2 : Operation 184 [1/1] (0.00ns)   --->   "%reuse_addr_reg185_load = load i64 %reuse_addr_reg185"   --->   Operation 184 'load' 'reuse_addr_reg185_load' <Predicate = (!icmp_ln633)> <Delay = 0.00>
ST_2 : Operation 185 [2/2] (0.54ns)   --->   "%psum_load = load i4 %psum_addr" [tools.cpp:654]   --->   Operation 185 'load' 'psum_load' <Predicate = (!icmp_ln633)> <Delay = 0.54> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 186 [1/1] (0.96ns)   --->   "%addr_cmp188 = icmp_eq  i64 %reuse_addr_reg185_load, i64 %zext_ln642" [tools.cpp:642]   --->   Operation 186 'icmp' 'addr_cmp188' <Predicate = (!icmp_ln633)> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 187 [1/1] (0.36ns)   --->   "%store_ln642 = store i64 %zext_ln642, i64 %reuse_addr_reg185" [tools.cpp:642]   --->   Operation 187 'store' 'store_ln642' <Predicate = (!icmp_ln633)> <Delay = 0.36>
ST_2 : Operation 188 [1/1] (0.00ns)   --->   "%br_ln656 = br i1 %cmp44, void %for.inc, void %if.then45" [tools.cpp:656]   --->   Operation 188 'br' 'br_ln656' <Predicate = (!icmp_ln633)> <Delay = 0.00>
ST_2 : Operation 189 [1/1] (0.00ns)   --->   "%br_ln658 = br i1 %cond15, void %V.i2621.case.16, void %V.i2621.case.0" [tools.cpp:658]   --->   Operation 189 'br' 'br_ln658' <Predicate = (!icmp_ln633 & cmp44)> <Delay = 0.00>
ST_2 : Operation 190 [1/1] (0.00ns)   --->   "%br_ln659 = br void %for.inc" [tools.cpp:659]   --->   Operation 190 'br' 'br_ln659' <Predicate = (!icmp_ln633 & cmp44)> <Delay = 0.00>
ST_2 : Operation 191 [1/1] (0.00ns)   --->   "%psum_1_addr = getelementptr i32 %psum_1, i64 0, i64 %zext_ln642" [tools.cpp:658]   --->   Operation 191 'getelementptr' 'psum_1_addr' <Predicate = (!icmp_ln633)> <Delay = 0.00>
ST_2 : Operation 192 [1/1] (0.00ns)   --->   "%reuse_addr_reg179_load = load i64 %reuse_addr_reg179"   --->   Operation 192 'load' 'reuse_addr_reg179_load' <Predicate = (!icmp_ln633)> <Delay = 0.00>
ST_2 : Operation 193 [2/2] (0.54ns)   --->   "%psum_1_load = load i4 %psum_1_addr" [tools.cpp:654]   --->   Operation 193 'load' 'psum_1_load' <Predicate = (!icmp_ln633)> <Delay = 0.54> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 194 [1/1] (0.96ns)   --->   "%addr_cmp182 = icmp_eq  i64 %reuse_addr_reg179_load, i64 %zext_ln642" [tools.cpp:642]   --->   Operation 194 'icmp' 'addr_cmp182' <Predicate = (!icmp_ln633)> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 195 [1/1] (0.36ns)   --->   "%store_ln642 = store i64 %zext_ln642, i64 %reuse_addr_reg179" [tools.cpp:642]   --->   Operation 195 'store' 'store_ln642' <Predicate = (!icmp_ln633)> <Delay = 0.36>
ST_2 : Operation 196 [1/1] (0.00ns)   --->   "%br_ln656 = br i1 %cmp44, void %for.inc.1, void %if.then45.1" [tools.cpp:656]   --->   Operation 196 'br' 'br_ln656' <Predicate = (!icmp_ln633)> <Delay = 0.00>
ST_2 : Operation 197 [1/1] (0.00ns)   --->   "%br_ln658 = br i1 %cond15, void %V.i26.122.case.17, void %V.i26.122.case.1" [tools.cpp:658]   --->   Operation 197 'br' 'br_ln658' <Predicate = (!icmp_ln633 & cmp44)> <Delay = 0.00>
ST_2 : Operation 198 [1/1] (0.00ns)   --->   "%br_ln659 = br void %for.inc.1" [tools.cpp:659]   --->   Operation 198 'br' 'br_ln659' <Predicate = (!icmp_ln633 & cmp44)> <Delay = 0.00>
ST_2 : Operation 199 [1/1] (0.00ns)   --->   "%psum_2_addr = getelementptr i32 %psum_2, i64 0, i64 %zext_ln642" [tools.cpp:658]   --->   Operation 199 'getelementptr' 'psum_2_addr' <Predicate = (!icmp_ln633)> <Delay = 0.00>
ST_2 : Operation 200 [1/1] (0.00ns)   --->   "%reuse_addr_reg173_load = load i64 %reuse_addr_reg173"   --->   Operation 200 'load' 'reuse_addr_reg173_load' <Predicate = (!icmp_ln633)> <Delay = 0.00>
ST_2 : Operation 201 [2/2] (0.54ns)   --->   "%psum_2_load = load i4 %psum_2_addr" [tools.cpp:654]   --->   Operation 201 'load' 'psum_2_load' <Predicate = (!icmp_ln633)> <Delay = 0.54> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 202 [1/1] (0.96ns)   --->   "%addr_cmp176 = icmp_eq  i64 %reuse_addr_reg173_load, i64 %zext_ln642" [tools.cpp:642]   --->   Operation 202 'icmp' 'addr_cmp176' <Predicate = (!icmp_ln633)> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 203 [1/1] (0.36ns)   --->   "%store_ln642 = store i64 %zext_ln642, i64 %reuse_addr_reg173" [tools.cpp:642]   --->   Operation 203 'store' 'store_ln642' <Predicate = (!icmp_ln633)> <Delay = 0.36>
ST_2 : Operation 204 [1/1] (0.00ns)   --->   "%br_ln656 = br i1 %cmp44, void %for.inc.2, void %if.then45.2" [tools.cpp:656]   --->   Operation 204 'br' 'br_ln656' <Predicate = (!icmp_ln633)> <Delay = 0.00>
ST_2 : Operation 205 [1/1] (0.00ns)   --->   "%br_ln658 = br i1 %cond15, void %V.i26.223.case.18, void %V.i26.223.case.2" [tools.cpp:658]   --->   Operation 205 'br' 'br_ln658' <Predicate = (!icmp_ln633 & cmp44)> <Delay = 0.00>
ST_2 : Operation 206 [1/1] (0.00ns)   --->   "%br_ln659 = br void %for.inc.2" [tools.cpp:659]   --->   Operation 206 'br' 'br_ln659' <Predicate = (!icmp_ln633 & cmp44)> <Delay = 0.00>
ST_2 : Operation 207 [1/1] (0.00ns)   --->   "%psum_3_addr = getelementptr i32 %psum_3, i64 0, i64 %zext_ln642" [tools.cpp:658]   --->   Operation 207 'getelementptr' 'psum_3_addr' <Predicate = (!icmp_ln633)> <Delay = 0.00>
ST_2 : Operation 208 [1/1] (0.00ns)   --->   "%reuse_addr_reg167_load = load i64 %reuse_addr_reg167"   --->   Operation 208 'load' 'reuse_addr_reg167_load' <Predicate = (!icmp_ln633)> <Delay = 0.00>
ST_2 : Operation 209 [2/2] (0.54ns)   --->   "%psum_3_load = load i4 %psum_3_addr" [tools.cpp:654]   --->   Operation 209 'load' 'psum_3_load' <Predicate = (!icmp_ln633)> <Delay = 0.54> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 210 [1/1] (0.96ns)   --->   "%addr_cmp170 = icmp_eq  i64 %reuse_addr_reg167_load, i64 %zext_ln642" [tools.cpp:642]   --->   Operation 210 'icmp' 'addr_cmp170' <Predicate = (!icmp_ln633)> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 211 [1/1] (0.36ns)   --->   "%store_ln642 = store i64 %zext_ln642, i64 %reuse_addr_reg167" [tools.cpp:642]   --->   Operation 211 'store' 'store_ln642' <Predicate = (!icmp_ln633)> <Delay = 0.36>
ST_2 : Operation 212 [1/1] (0.00ns)   --->   "%br_ln656 = br i1 %cmp44, void %for.inc.3, void %if.then45.3" [tools.cpp:656]   --->   Operation 212 'br' 'br_ln656' <Predicate = (!icmp_ln633)> <Delay = 0.00>
ST_2 : Operation 213 [1/1] (0.00ns)   --->   "%br_ln658 = br i1 %cond15, void %V.i26.324.case.19, void %V.i26.324.case.3" [tools.cpp:658]   --->   Operation 213 'br' 'br_ln658' <Predicate = (!icmp_ln633 & cmp44)> <Delay = 0.00>
ST_2 : Operation 214 [1/1] (0.00ns)   --->   "%br_ln659 = br void %for.inc.3" [tools.cpp:659]   --->   Operation 214 'br' 'br_ln659' <Predicate = (!icmp_ln633 & cmp44)> <Delay = 0.00>
ST_2 : Operation 215 [1/1] (0.00ns)   --->   "%psum_4_addr = getelementptr i32 %psum_4, i64 0, i64 %zext_ln642" [tools.cpp:658]   --->   Operation 215 'getelementptr' 'psum_4_addr' <Predicate = (!icmp_ln633)> <Delay = 0.00>
ST_2 : Operation 216 [1/1] (0.00ns)   --->   "%reuse_addr_reg161_load = load i64 %reuse_addr_reg161"   --->   Operation 216 'load' 'reuse_addr_reg161_load' <Predicate = (!icmp_ln633)> <Delay = 0.00>
ST_2 : Operation 217 [2/2] (0.54ns)   --->   "%psum_4_load = load i4 %psum_4_addr" [tools.cpp:654]   --->   Operation 217 'load' 'psum_4_load' <Predicate = (!icmp_ln633)> <Delay = 0.54> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 218 [1/1] (0.96ns)   --->   "%addr_cmp164 = icmp_eq  i64 %reuse_addr_reg161_load, i64 %zext_ln642" [tools.cpp:642]   --->   Operation 218 'icmp' 'addr_cmp164' <Predicate = (!icmp_ln633)> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 219 [1/1] (0.36ns)   --->   "%store_ln642 = store i64 %zext_ln642, i64 %reuse_addr_reg161" [tools.cpp:642]   --->   Operation 219 'store' 'store_ln642' <Predicate = (!icmp_ln633)> <Delay = 0.36>
ST_2 : Operation 220 [1/1] (0.00ns)   --->   "%br_ln656 = br i1 %cmp44, void %for.inc.4, void %if.then45.4" [tools.cpp:656]   --->   Operation 220 'br' 'br_ln656' <Predicate = (!icmp_ln633)> <Delay = 0.00>
ST_2 : Operation 221 [1/1] (0.00ns)   --->   "%br_ln658 = br i1 %cond15, void %V.i26.425.case.20, void %V.i26.425.case.4" [tools.cpp:658]   --->   Operation 221 'br' 'br_ln658' <Predicate = (!icmp_ln633 & cmp44)> <Delay = 0.00>
ST_2 : Operation 222 [1/1] (0.00ns)   --->   "%br_ln659 = br void %for.inc.4" [tools.cpp:659]   --->   Operation 222 'br' 'br_ln659' <Predicate = (!icmp_ln633 & cmp44)> <Delay = 0.00>
ST_2 : Operation 223 [1/1] (0.00ns)   --->   "%psum_5_addr = getelementptr i32 %psum_5, i64 0, i64 %zext_ln642" [tools.cpp:658]   --->   Operation 223 'getelementptr' 'psum_5_addr' <Predicate = (!icmp_ln633)> <Delay = 0.00>
ST_2 : Operation 224 [1/1] (0.00ns)   --->   "%reuse_addr_reg155_load = load i64 %reuse_addr_reg155"   --->   Operation 224 'load' 'reuse_addr_reg155_load' <Predicate = (!icmp_ln633)> <Delay = 0.00>
ST_2 : Operation 225 [2/2] (0.54ns)   --->   "%psum_5_load = load i4 %psum_5_addr" [tools.cpp:654]   --->   Operation 225 'load' 'psum_5_load' <Predicate = (!icmp_ln633)> <Delay = 0.54> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 226 [1/1] (0.96ns)   --->   "%addr_cmp158 = icmp_eq  i64 %reuse_addr_reg155_load, i64 %zext_ln642" [tools.cpp:642]   --->   Operation 226 'icmp' 'addr_cmp158' <Predicate = (!icmp_ln633)> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 227 [1/1] (0.36ns)   --->   "%store_ln642 = store i64 %zext_ln642, i64 %reuse_addr_reg155" [tools.cpp:642]   --->   Operation 227 'store' 'store_ln642' <Predicate = (!icmp_ln633)> <Delay = 0.36>
ST_2 : Operation 228 [1/1] (0.00ns)   --->   "%br_ln656 = br i1 %cmp44, void %for.inc.5, void %if.then45.5" [tools.cpp:656]   --->   Operation 228 'br' 'br_ln656' <Predicate = (!icmp_ln633)> <Delay = 0.00>
ST_2 : Operation 229 [1/1] (0.00ns)   --->   "%br_ln658 = br i1 %cond15, void %V.i26.526.case.21, void %V.i26.526.case.5" [tools.cpp:658]   --->   Operation 229 'br' 'br_ln658' <Predicate = (!icmp_ln633 & cmp44)> <Delay = 0.00>
ST_2 : Operation 230 [1/1] (0.00ns)   --->   "%br_ln659 = br void %for.inc.5" [tools.cpp:659]   --->   Operation 230 'br' 'br_ln659' <Predicate = (!icmp_ln633 & cmp44)> <Delay = 0.00>
ST_2 : Operation 231 [1/1] (0.00ns)   --->   "%psum_6_addr = getelementptr i32 %psum_6, i64 0, i64 %zext_ln642" [tools.cpp:658]   --->   Operation 231 'getelementptr' 'psum_6_addr' <Predicate = (!icmp_ln633)> <Delay = 0.00>
ST_2 : Operation 232 [1/1] (0.00ns)   --->   "%reuse_addr_reg149_load = load i64 %reuse_addr_reg149"   --->   Operation 232 'load' 'reuse_addr_reg149_load' <Predicate = (!icmp_ln633)> <Delay = 0.00>
ST_2 : Operation 233 [2/2] (0.54ns)   --->   "%psum_6_load = load i4 %psum_6_addr" [tools.cpp:654]   --->   Operation 233 'load' 'psum_6_load' <Predicate = (!icmp_ln633)> <Delay = 0.54> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 234 [1/1] (0.96ns)   --->   "%addr_cmp152 = icmp_eq  i64 %reuse_addr_reg149_load, i64 %zext_ln642" [tools.cpp:642]   --->   Operation 234 'icmp' 'addr_cmp152' <Predicate = (!icmp_ln633)> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 235 [1/1] (0.36ns)   --->   "%store_ln642 = store i64 %zext_ln642, i64 %reuse_addr_reg149" [tools.cpp:642]   --->   Operation 235 'store' 'store_ln642' <Predicate = (!icmp_ln633)> <Delay = 0.36>
ST_2 : Operation 236 [1/1] (0.00ns)   --->   "%br_ln656 = br i1 %cmp44, void %for.inc.6, void %if.then45.6" [tools.cpp:656]   --->   Operation 236 'br' 'br_ln656' <Predicate = (!icmp_ln633)> <Delay = 0.00>
ST_2 : Operation 237 [1/1] (0.00ns)   --->   "%br_ln658 = br i1 %cond15, void %V.i26.627.case.22, void %V.i26.627.case.6" [tools.cpp:658]   --->   Operation 237 'br' 'br_ln658' <Predicate = (!icmp_ln633 & cmp44)> <Delay = 0.00>
ST_2 : Operation 238 [1/1] (0.00ns)   --->   "%br_ln659 = br void %for.inc.6" [tools.cpp:659]   --->   Operation 238 'br' 'br_ln659' <Predicate = (!icmp_ln633 & cmp44)> <Delay = 0.00>
ST_2 : Operation 239 [1/1] (0.00ns)   --->   "%psum_7_addr = getelementptr i32 %psum_7, i64 0, i64 %zext_ln642" [tools.cpp:658]   --->   Operation 239 'getelementptr' 'psum_7_addr' <Predicate = (!icmp_ln633)> <Delay = 0.00>
ST_2 : Operation 240 [1/1] (0.00ns)   --->   "%reuse_addr_reg143_load = load i64 %reuse_addr_reg143"   --->   Operation 240 'load' 'reuse_addr_reg143_load' <Predicate = (!icmp_ln633)> <Delay = 0.00>
ST_2 : Operation 241 [2/2] (0.54ns)   --->   "%psum_7_load = load i4 %psum_7_addr" [tools.cpp:654]   --->   Operation 241 'load' 'psum_7_load' <Predicate = (!icmp_ln633)> <Delay = 0.54> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 242 [1/1] (0.96ns)   --->   "%addr_cmp146 = icmp_eq  i64 %reuse_addr_reg143_load, i64 %zext_ln642" [tools.cpp:642]   --->   Operation 242 'icmp' 'addr_cmp146' <Predicate = (!icmp_ln633)> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 243 [1/1] (0.36ns)   --->   "%store_ln642 = store i64 %zext_ln642, i64 %reuse_addr_reg143" [tools.cpp:642]   --->   Operation 243 'store' 'store_ln642' <Predicate = (!icmp_ln633)> <Delay = 0.36>
ST_2 : Operation 244 [1/1] (0.00ns)   --->   "%br_ln656 = br i1 %cmp44, void %for.inc.7, void %if.then45.7" [tools.cpp:656]   --->   Operation 244 'br' 'br_ln656' <Predicate = (!icmp_ln633)> <Delay = 0.00>
ST_2 : Operation 245 [1/1] (0.00ns)   --->   "%br_ln658 = br i1 %cond15, void %V.i26.728.case.23, void %V.i26.728.case.7" [tools.cpp:658]   --->   Operation 245 'br' 'br_ln658' <Predicate = (!icmp_ln633 & cmp44)> <Delay = 0.00>
ST_2 : Operation 246 [1/1] (0.00ns)   --->   "%br_ln659 = br void %for.inc.7" [tools.cpp:659]   --->   Operation 246 'br' 'br_ln659' <Predicate = (!icmp_ln633 & cmp44)> <Delay = 0.00>
ST_2 : Operation 247 [1/1] (0.00ns)   --->   "%psum_8_addr = getelementptr i32 %psum_8, i64 0, i64 %zext_ln642" [tools.cpp:658]   --->   Operation 247 'getelementptr' 'psum_8_addr' <Predicate = (!icmp_ln633)> <Delay = 0.00>
ST_2 : Operation 248 [1/1] (0.00ns)   --->   "%reuse_addr_reg137_load = load i64 %reuse_addr_reg137"   --->   Operation 248 'load' 'reuse_addr_reg137_load' <Predicate = (!icmp_ln633)> <Delay = 0.00>
ST_2 : Operation 249 [2/2] (0.54ns)   --->   "%psum_8_load = load i4 %psum_8_addr" [tools.cpp:654]   --->   Operation 249 'load' 'psum_8_load' <Predicate = (!icmp_ln633)> <Delay = 0.54> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 250 [1/1] (0.96ns)   --->   "%addr_cmp140 = icmp_eq  i64 %reuse_addr_reg137_load, i64 %zext_ln642" [tools.cpp:642]   --->   Operation 250 'icmp' 'addr_cmp140' <Predicate = (!icmp_ln633)> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 251 [1/1] (0.36ns)   --->   "%store_ln642 = store i64 %zext_ln642, i64 %reuse_addr_reg137" [tools.cpp:642]   --->   Operation 251 'store' 'store_ln642' <Predicate = (!icmp_ln633)> <Delay = 0.36>
ST_2 : Operation 252 [1/1] (0.00ns)   --->   "%br_ln656 = br i1 %cmp44, void %for.inc.8, void %if.then45.8" [tools.cpp:656]   --->   Operation 252 'br' 'br_ln656' <Predicate = (!icmp_ln633)> <Delay = 0.00>
ST_2 : Operation 253 [1/1] (0.00ns)   --->   "%br_ln658 = br i1 %cond15, void %V.i26.829.case.24, void %V.i26.829.case.8" [tools.cpp:658]   --->   Operation 253 'br' 'br_ln658' <Predicate = (!icmp_ln633 & cmp44)> <Delay = 0.00>
ST_2 : Operation 254 [1/1] (0.00ns)   --->   "%br_ln659 = br void %for.inc.8" [tools.cpp:659]   --->   Operation 254 'br' 'br_ln659' <Predicate = (!icmp_ln633 & cmp44)> <Delay = 0.00>
ST_2 : Operation 255 [1/1] (0.00ns)   --->   "%psum_9_addr = getelementptr i32 %psum_9, i64 0, i64 %zext_ln642" [tools.cpp:658]   --->   Operation 255 'getelementptr' 'psum_9_addr' <Predicate = (!icmp_ln633)> <Delay = 0.00>
ST_2 : Operation 256 [1/1] (0.00ns)   --->   "%reuse_addr_reg131_load = load i64 %reuse_addr_reg131"   --->   Operation 256 'load' 'reuse_addr_reg131_load' <Predicate = (!icmp_ln633)> <Delay = 0.00>
ST_2 : Operation 257 [2/2] (0.54ns)   --->   "%psum_9_load = load i4 %psum_9_addr" [tools.cpp:654]   --->   Operation 257 'load' 'psum_9_load' <Predicate = (!icmp_ln633)> <Delay = 0.54> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 258 [1/1] (0.96ns)   --->   "%addr_cmp134 = icmp_eq  i64 %reuse_addr_reg131_load, i64 %zext_ln642" [tools.cpp:642]   --->   Operation 258 'icmp' 'addr_cmp134' <Predicate = (!icmp_ln633)> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 259 [1/1] (0.36ns)   --->   "%store_ln642 = store i64 %zext_ln642, i64 %reuse_addr_reg131" [tools.cpp:642]   --->   Operation 259 'store' 'store_ln642' <Predicate = (!icmp_ln633)> <Delay = 0.36>
ST_2 : Operation 260 [1/1] (0.00ns)   --->   "%br_ln656 = br i1 %cmp44, void %for.inc.9, void %if.then45.9" [tools.cpp:656]   --->   Operation 260 'br' 'br_ln656' <Predicate = (!icmp_ln633)> <Delay = 0.00>
ST_2 : Operation 261 [1/1] (0.00ns)   --->   "%br_ln658 = br i1 %cond15, void %V.i26.930.case.25, void %V.i26.930.case.9" [tools.cpp:658]   --->   Operation 261 'br' 'br_ln658' <Predicate = (!icmp_ln633 & cmp44)> <Delay = 0.00>
ST_2 : Operation 262 [1/1] (0.00ns)   --->   "%br_ln659 = br void %for.inc.9" [tools.cpp:659]   --->   Operation 262 'br' 'br_ln659' <Predicate = (!icmp_ln633 & cmp44)> <Delay = 0.00>
ST_2 : Operation 263 [1/1] (0.00ns)   --->   "%psum_10_addr = getelementptr i32 %psum_10, i64 0, i64 %zext_ln642" [tools.cpp:658]   --->   Operation 263 'getelementptr' 'psum_10_addr' <Predicate = (!icmp_ln633)> <Delay = 0.00>
ST_2 : Operation 264 [1/1] (0.00ns)   --->   "%reuse_addr_reg125_load = load i64 %reuse_addr_reg125"   --->   Operation 264 'load' 'reuse_addr_reg125_load' <Predicate = (!icmp_ln633)> <Delay = 0.00>
ST_2 : Operation 265 [2/2] (0.54ns)   --->   "%psum_10_load = load i4 %psum_10_addr" [tools.cpp:654]   --->   Operation 265 'load' 'psum_10_load' <Predicate = (!icmp_ln633)> <Delay = 0.54> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 266 [1/1] (0.96ns)   --->   "%addr_cmp128 = icmp_eq  i64 %reuse_addr_reg125_load, i64 %zext_ln642" [tools.cpp:642]   --->   Operation 266 'icmp' 'addr_cmp128' <Predicate = (!icmp_ln633)> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 267 [1/1] (0.36ns)   --->   "%store_ln642 = store i64 %zext_ln642, i64 %reuse_addr_reg125" [tools.cpp:642]   --->   Operation 267 'store' 'store_ln642' <Predicate = (!icmp_ln633)> <Delay = 0.36>
ST_2 : Operation 268 [1/1] (0.00ns)   --->   "%br_ln656 = br i1 %cmp44, void %for.inc.10, void %if.then45.10" [tools.cpp:656]   --->   Operation 268 'br' 'br_ln656' <Predicate = (!icmp_ln633)> <Delay = 0.00>
ST_2 : Operation 269 [1/1] (0.00ns)   --->   "%br_ln658 = br i1 %cond15, void %V.i26.1031.case.26, void %V.i26.1031.case.10" [tools.cpp:658]   --->   Operation 269 'br' 'br_ln658' <Predicate = (!icmp_ln633 & cmp44)> <Delay = 0.00>
ST_2 : Operation 270 [1/1] (0.00ns)   --->   "%br_ln659 = br void %for.inc.10" [tools.cpp:659]   --->   Operation 270 'br' 'br_ln659' <Predicate = (!icmp_ln633 & cmp44)> <Delay = 0.00>
ST_2 : Operation 271 [1/1] (0.00ns)   --->   "%psum_11_addr = getelementptr i32 %psum_11, i64 0, i64 %zext_ln642" [tools.cpp:658]   --->   Operation 271 'getelementptr' 'psum_11_addr' <Predicate = (!icmp_ln633)> <Delay = 0.00>
ST_2 : Operation 272 [1/1] (0.00ns)   --->   "%reuse_addr_reg119_load = load i64 %reuse_addr_reg119"   --->   Operation 272 'load' 'reuse_addr_reg119_load' <Predicate = (!icmp_ln633)> <Delay = 0.00>
ST_2 : Operation 273 [2/2] (0.54ns)   --->   "%psum_11_load = load i4 %psum_11_addr" [tools.cpp:654]   --->   Operation 273 'load' 'psum_11_load' <Predicate = (!icmp_ln633)> <Delay = 0.54> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 274 [1/1] (0.96ns)   --->   "%addr_cmp122 = icmp_eq  i64 %reuse_addr_reg119_load, i64 %zext_ln642" [tools.cpp:642]   --->   Operation 274 'icmp' 'addr_cmp122' <Predicate = (!icmp_ln633)> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 275 [1/1] (0.36ns)   --->   "%store_ln642 = store i64 %zext_ln642, i64 %reuse_addr_reg119" [tools.cpp:642]   --->   Operation 275 'store' 'store_ln642' <Predicate = (!icmp_ln633)> <Delay = 0.36>
ST_2 : Operation 276 [1/1] (0.00ns)   --->   "%br_ln656 = br i1 %cmp44, void %for.inc.11, void %if.then45.11" [tools.cpp:656]   --->   Operation 276 'br' 'br_ln656' <Predicate = (!icmp_ln633)> <Delay = 0.00>
ST_2 : Operation 277 [1/1] (0.00ns)   --->   "%br_ln658 = br i1 %cond15, void %V.i26.1132.case.27, void %V.i26.1132.case.11" [tools.cpp:658]   --->   Operation 277 'br' 'br_ln658' <Predicate = (!icmp_ln633 & cmp44)> <Delay = 0.00>
ST_2 : Operation 278 [1/1] (0.00ns)   --->   "%br_ln659 = br void %for.inc.11" [tools.cpp:659]   --->   Operation 278 'br' 'br_ln659' <Predicate = (!icmp_ln633 & cmp44)> <Delay = 0.00>
ST_2 : Operation 279 [1/1] (0.00ns)   --->   "%psum_12_addr = getelementptr i32 %psum_12, i64 0, i64 %zext_ln642" [tools.cpp:658]   --->   Operation 279 'getelementptr' 'psum_12_addr' <Predicate = (!icmp_ln633)> <Delay = 0.00>
ST_2 : Operation 280 [1/1] (0.00ns)   --->   "%reuse_addr_reg113_load = load i64 %reuse_addr_reg113"   --->   Operation 280 'load' 'reuse_addr_reg113_load' <Predicate = (!icmp_ln633)> <Delay = 0.00>
ST_2 : Operation 281 [2/2] (0.54ns)   --->   "%psum_12_load = load i4 %psum_12_addr" [tools.cpp:654]   --->   Operation 281 'load' 'psum_12_load' <Predicate = (!icmp_ln633)> <Delay = 0.54> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 282 [1/1] (0.96ns)   --->   "%addr_cmp116 = icmp_eq  i64 %reuse_addr_reg113_load, i64 %zext_ln642" [tools.cpp:642]   --->   Operation 282 'icmp' 'addr_cmp116' <Predicate = (!icmp_ln633)> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 283 [1/1] (0.36ns)   --->   "%store_ln642 = store i64 %zext_ln642, i64 %reuse_addr_reg113" [tools.cpp:642]   --->   Operation 283 'store' 'store_ln642' <Predicate = (!icmp_ln633)> <Delay = 0.36>
ST_2 : Operation 284 [1/1] (0.00ns)   --->   "%br_ln656 = br i1 %cmp44, void %for.inc.12, void %if.then45.12" [tools.cpp:656]   --->   Operation 284 'br' 'br_ln656' <Predicate = (!icmp_ln633)> <Delay = 0.00>
ST_2 : Operation 285 [1/1] (0.00ns)   --->   "%br_ln658 = br i1 %cond15, void %V.i26.1233.case.28, void %V.i26.1233.case.12" [tools.cpp:658]   --->   Operation 285 'br' 'br_ln658' <Predicate = (!icmp_ln633 & cmp44)> <Delay = 0.00>
ST_2 : Operation 286 [1/1] (0.00ns)   --->   "%br_ln659 = br void %for.inc.12" [tools.cpp:659]   --->   Operation 286 'br' 'br_ln659' <Predicate = (!icmp_ln633 & cmp44)> <Delay = 0.00>
ST_2 : Operation 287 [1/1] (0.00ns)   --->   "%psum_13_addr = getelementptr i32 %psum_13, i64 0, i64 %zext_ln642" [tools.cpp:658]   --->   Operation 287 'getelementptr' 'psum_13_addr' <Predicate = (!icmp_ln633)> <Delay = 0.00>
ST_2 : Operation 288 [1/1] (0.00ns)   --->   "%reuse_addr_reg107_load = load i64 %reuse_addr_reg107"   --->   Operation 288 'load' 'reuse_addr_reg107_load' <Predicate = (!icmp_ln633)> <Delay = 0.00>
ST_2 : Operation 289 [2/2] (0.54ns)   --->   "%psum_13_load = load i4 %psum_13_addr" [tools.cpp:654]   --->   Operation 289 'load' 'psum_13_load' <Predicate = (!icmp_ln633)> <Delay = 0.54> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 290 [1/1] (0.96ns)   --->   "%addr_cmp110 = icmp_eq  i64 %reuse_addr_reg107_load, i64 %zext_ln642" [tools.cpp:642]   --->   Operation 290 'icmp' 'addr_cmp110' <Predicate = (!icmp_ln633)> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 291 [1/1] (0.36ns)   --->   "%store_ln642 = store i64 %zext_ln642, i64 %reuse_addr_reg107" [tools.cpp:642]   --->   Operation 291 'store' 'store_ln642' <Predicate = (!icmp_ln633)> <Delay = 0.36>
ST_2 : Operation 292 [1/1] (0.00ns)   --->   "%br_ln656 = br i1 %cmp44, void %for.inc.13, void %if.then45.13" [tools.cpp:656]   --->   Operation 292 'br' 'br_ln656' <Predicate = (!icmp_ln633)> <Delay = 0.00>
ST_2 : Operation 293 [1/1] (0.00ns)   --->   "%br_ln658 = br i1 %cond15, void %V.i26.1334.case.29, void %V.i26.1334.case.13" [tools.cpp:658]   --->   Operation 293 'br' 'br_ln658' <Predicate = (!icmp_ln633 & cmp44)> <Delay = 0.00>
ST_2 : Operation 294 [1/1] (0.00ns)   --->   "%br_ln659 = br void %for.inc.13" [tools.cpp:659]   --->   Operation 294 'br' 'br_ln659' <Predicate = (!icmp_ln633 & cmp44)> <Delay = 0.00>
ST_2 : Operation 295 [1/1] (0.00ns)   --->   "%psum_14_addr = getelementptr i32 %psum_14, i64 0, i64 %zext_ln642" [tools.cpp:658]   --->   Operation 295 'getelementptr' 'psum_14_addr' <Predicate = (!icmp_ln633)> <Delay = 0.00>
ST_2 : Operation 296 [1/1] (0.00ns)   --->   "%reuse_addr_reg101_load = load i64 %reuse_addr_reg101"   --->   Operation 296 'load' 'reuse_addr_reg101_load' <Predicate = (!icmp_ln633)> <Delay = 0.00>
ST_2 : Operation 297 [2/2] (0.54ns)   --->   "%psum_14_load = load i4 %psum_14_addr" [tools.cpp:654]   --->   Operation 297 'load' 'psum_14_load' <Predicate = (!icmp_ln633)> <Delay = 0.54> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 298 [1/1] (0.96ns)   --->   "%addr_cmp104 = icmp_eq  i64 %reuse_addr_reg101_load, i64 %zext_ln642" [tools.cpp:642]   --->   Operation 298 'icmp' 'addr_cmp104' <Predicate = (!icmp_ln633)> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 299 [1/1] (0.36ns)   --->   "%store_ln642 = store i64 %zext_ln642, i64 %reuse_addr_reg101" [tools.cpp:642]   --->   Operation 299 'store' 'store_ln642' <Predicate = (!icmp_ln633)> <Delay = 0.36>
ST_2 : Operation 300 [1/1] (0.00ns)   --->   "%br_ln656 = br i1 %cmp44, void %for.inc.14, void %if.then45.14" [tools.cpp:656]   --->   Operation 300 'br' 'br_ln656' <Predicate = (!icmp_ln633)> <Delay = 0.00>
ST_2 : Operation 301 [1/1] (0.00ns)   --->   "%br_ln658 = br i1 %cond15, void %V.i26.1435.case.30, void %V.i26.1435.case.14" [tools.cpp:658]   --->   Operation 301 'br' 'br_ln658' <Predicate = (!icmp_ln633 & cmp44)> <Delay = 0.00>
ST_2 : Operation 302 [1/1] (0.00ns)   --->   "%br_ln659 = br void %for.inc.14" [tools.cpp:659]   --->   Operation 302 'br' 'br_ln659' <Predicate = (!icmp_ln633 & cmp44)> <Delay = 0.00>
ST_2 : Operation 303 [1/1] (0.00ns)   --->   "%psum_15_addr = getelementptr i32 %psum_15, i64 0, i64 %zext_ln642" [tools.cpp:658]   --->   Operation 303 'getelementptr' 'psum_15_addr' <Predicate = (!icmp_ln633)> <Delay = 0.00>
ST_2 : Operation 304 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i64 %reuse_addr_reg"   --->   Operation 304 'load' 'reuse_addr_reg_load' <Predicate = (!icmp_ln633)> <Delay = 0.00>
ST_2 : Operation 305 [2/2] (0.54ns)   --->   "%psum_15_load = load i4 %psum_15_addr" [tools.cpp:654]   --->   Operation 305 'load' 'psum_15_load' <Predicate = (!icmp_ln633)> <Delay = 0.54> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 306 [1/1] (0.96ns)   --->   "%addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln642" [tools.cpp:642]   --->   Operation 306 'icmp' 'addr_cmp' <Predicate = (!icmp_ln633)> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 307 [1/1] (0.36ns)   --->   "%store_ln642 = store i64 %zext_ln642, i64 %reuse_addr_reg" [tools.cpp:642]   --->   Operation 307 'store' 'store_ln642' <Predicate = (!icmp_ln633)> <Delay = 0.36>
ST_2 : Operation 308 [1/1] (0.00ns)   --->   "%br_ln656 = br i1 %cmp44, void %for.inc.15, void %if.then45.15" [tools.cpp:656]   --->   Operation 308 'br' 'br_ln656' <Predicate = (!icmp_ln633)> <Delay = 0.00>
ST_2 : Operation 309 [1/1] (0.00ns)   --->   "%br_ln658 = br i1 %cond15, void %V.i26.1536.case.31, void %V.i26.1536.case.15" [tools.cpp:658]   --->   Operation 309 'br' 'br_ln658' <Predicate = (!icmp_ln633 & cmp44)> <Delay = 0.00>
ST_2 : Operation 310 [1/1] (0.00ns)   --->   "%br_ln659 = br void %for.inc.15" [tools.cpp:659]   --->   Operation 310 'br' 'br_ln659' <Predicate = (!icmp_ln633 & cmp44)> <Delay = 0.00>
ST_2 : Operation 311 [1/1] (0.64ns)   --->   "%add_ln642 = add i5 %select_ln639, i5 1" [tools.cpp:642]   --->   Operation 311 'add' 'add_ln642' <Predicate = (!icmp_ln633)> <Delay = 0.64> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 312 [1/1] (0.96ns)   --->   "%add_ln639_1 = add i64 %indvar_flatten_load, i64 1" [tools.cpp:639]   --->   Operation 312 'add' 'add_ln639_1' <Predicate = (!icmp_ln633)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 313 [1/1] (0.32ns)   --->   "%select_ln639_2 = select i1 %or_ln636, i64 1, i64 %add_ln639_1" [tools.cpp:639]   --->   Operation 313 'select' 'select_ln639_2' <Predicate = (!icmp_ln633)> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 314 [1/1] (1.13ns)   --->   "%add_ln636 = add i96 %indvar_flatten14_load, i96 1" [tools.cpp:636]   --->   Operation 314 'add' 'add_ln636' <Predicate = (!icmp_ln633)> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 315 [1/1] (0.35ns)   --->   "%select_ln636_2 = select i1 %icmp_ln636, i96 1, i96 %add_ln636" [tools.cpp:636]   --->   Operation 315 'select' 'select_ln636_2' <Predicate = (!icmp_ln633)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 316 [1/1] (0.36ns)   --->   "%store_ln633 = store i124 %add_ln633_1, i124 %indvar_flatten38" [tools.cpp:633]   --->   Operation 316 'store' 'store_ln633' <Predicate = (!icmp_ln633)> <Delay = 0.36>
ST_2 : Operation 317 [1/1] (0.36ns)   --->   "%store_ln633 = store i28 %select_ln633_2, i28 %rep" [tools.cpp:633]   --->   Operation 317 'store' 'store_ln633' <Predicate = (!icmp_ln633)> <Delay = 0.36>
ST_2 : Operation 318 [1/1] (0.36ns)   --->   "%store_ln636 = store i96 %select_ln636_2, i96 %indvar_flatten14" [tools.cpp:636]   --->   Operation 318 'store' 'store_ln636' <Predicate = (!icmp_ln633)> <Delay = 0.36>
ST_2 : Operation 319 [1/1] (0.36ns)   --->   "%store_ln639 = store i64 %select_ln639_2, i64 %indvar_flatten" [tools.cpp:639]   --->   Operation 319 'store' 'store_ln639' <Predicate = (!icmp_ln633)> <Delay = 0.36>
ST_2 : Operation 320 [1/1] (0.36ns)   --->   "%store_ln639 = store i32 %select_ln639_1, i32 %j" [tools.cpp:639]   --->   Operation 320 'store' 'store_ln639' <Predicate = (!icmp_ln633)> <Delay = 0.36>
ST_2 : Operation 321 [1/1] (0.36ns)   --->   "%store_ln642 = store i5 %add_ln642, i5 %i" [tools.cpp:642]   --->   Operation 321 'store' 'store_ln642' <Predicate = (!icmp_ln633)> <Delay = 0.36>
ST_2 : Operation 322 [1/1] (0.00ns)   --->   "%br_ln642 = br void %VITIS_LOOP_645_5" [tools.cpp:642]   --->   Operation 322 'br' 'br_ln642' <Predicate = (!icmp_ln633)> <Delay = 0.00>
ST_2 : Operation 550 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 550 'ret' 'ret_ln0' <Predicate = (icmp_ln633)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.09>
ST_3 : Operation 323 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITIS_LOOP_642_4_str"   --->   Operation 323 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln633)> <Delay = 0.00>
ST_3 : Operation 324 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9216, i64 9216, i64 9216"   --->   Operation 324 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln633)> <Delay = 0.00>
ST_3 : Operation 325 [1/1] (0.00ns)   --->   "%specpipeline_ln642 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_12" [tools.cpp:642]   --->   Operation 325 'specpipeline' 'specpipeline_ln642' <Predicate = (!icmp_ln633)> <Delay = 0.00>
ST_3 : Operation 326 [1/1] (0.00ns)   --->   "%reuse_reg184_load = load i32 %reuse_reg184"   --->   Operation 326 'load' 'reuse_reg184_load' <Predicate = (!icmp_ln633 & addr_cmp188)> <Delay = 0.00>
ST_3 : Operation 327 [1/2] (0.54ns)   --->   "%psum_load = load i4 %psum_addr" [tools.cpp:654]   --->   Operation 327 'load' 'psum_load' <Predicate = (!icmp_ln633)> <Delay = 0.54> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 328 [1/1] (0.21ns)   --->   "%reuse_select189 = select i1 %addr_cmp188, i32 %reuse_reg184_load, i32 %psum_load" [tools.cpp:642]   --->   Operation 328 'select' 'reuse_select189' <Predicate = (!icmp_ln633)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 329 [1/1] (1.47ns)   --->   "%fifo_CONV3_ACC_0_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_CONV3_ACC_0" [tools.cpp:650]   --->   Operation 329 'read' 'fifo_CONV3_ACC_0_read' <Predicate = (!icmp_ln633)> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_3 : Operation 330 [1/1] (0.36ns)   --->   "%br_ln648 = br i1 %cmp20, void %if.else, void %if.end40" [tools.cpp:648]   --->   Operation 330 'br' 'br_ln648' <Predicate = (!icmp_ln633)> <Delay = 0.36>
ST_3 : Operation 331 [1/1] (0.79ns)   --->   "%add_ln654 = add i32 %reuse_select189, i32 %fifo_CONV3_ACC_0_read" [tools.cpp:654]   --->   Operation 331 'add' 'add_ln654' <Predicate = (!icmp_ln633 & !cmp20)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 332 [1/1] (0.36ns)   --->   "%br_ln0 = br void %if.end40"   --->   Operation 332 'br' 'br_ln0' <Predicate = (!icmp_ln633 & !cmp20)> <Delay = 0.36>
ST_3 : Operation 333 [1/1] (0.00ns)   --->   "%p_071 = phi i32 %add_ln654, void %if.else, i32 %fifo_CONV3_ACC_0_read, void %for.inc63.loopexit" [tools.cpp:654]   --->   Operation 333 'phi' 'p_071' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 334 [1/1] (0.54ns)   --->   "%store_ln650 = store i32 %p_071, i4 %psum_addr" [tools.cpp:650]   --->   Operation 334 'store' 'store_ln650' <Predicate = true> <Delay = 0.54> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 335 [1/1] (0.36ns)   --->   "%store_ln654 = store i32 %p_071, i32 %reuse_reg184" [tools.cpp:654]   --->   Operation 335 'store' 'store_ln654' <Predicate = true> <Delay = 0.36>
ST_3 : Operation 336 [1/1] (1.47ns)   --->   "%write_ln658 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %CONV3_OUT_16, i32 %p_071" [tools.cpp:658]   --->   Operation 336 'write' 'write_ln658' <Predicate = (cmp44 & !cond15)> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_3 : Operation 337 [1/1] (0.00ns)   --->   "%br_ln658 = br void %V.i2621.exit" [tools.cpp:658]   --->   Operation 337 'br' 'br_ln658' <Predicate = (cmp44 & !cond15)> <Delay = 0.00>
ST_3 : Operation 338 [1/1] (1.47ns)   --->   "%write_ln658 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %CONV3_OUT_0, i32 %p_071" [tools.cpp:658]   --->   Operation 338 'write' 'write_ln658' <Predicate = (cmp44 & cond15)> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_3 : Operation 339 [1/1] (0.00ns)   --->   "%br_ln658 = br void %V.i2621.exit" [tools.cpp:658]   --->   Operation 339 'br' 'br_ln658' <Predicate = (cmp44 & cond15)> <Delay = 0.00>
ST_3 : Operation 340 [1/1] (0.00ns)   --->   "%reuse_reg178_load = load i32 %reuse_reg178"   --->   Operation 340 'load' 'reuse_reg178_load' <Predicate = (!icmp_ln633 & addr_cmp182)> <Delay = 0.00>
ST_3 : Operation 341 [1/2] (0.54ns)   --->   "%psum_1_load = load i4 %psum_1_addr" [tools.cpp:654]   --->   Operation 341 'load' 'psum_1_load' <Predicate = (!icmp_ln633)> <Delay = 0.54> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 342 [1/1] (0.21ns)   --->   "%reuse_select183 = select i1 %addr_cmp182, i32 %reuse_reg178_load, i32 %psum_1_load" [tools.cpp:642]   --->   Operation 342 'select' 'reuse_select183' <Predicate = (!icmp_ln633)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 343 [1/1] (1.47ns)   --->   "%fifo_CONV3_ACC_1_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_CONV3_ACC_1" [tools.cpp:650]   --->   Operation 343 'read' 'fifo_CONV3_ACC_1_read' <Predicate = (!icmp_ln633)> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_3 : Operation 344 [1/1] (0.36ns)   --->   "%br_ln648 = br i1 %cmp20, void %if.else.1, void %if.end40.1" [tools.cpp:648]   --->   Operation 344 'br' 'br_ln648' <Predicate = (!icmp_ln633)> <Delay = 0.36>
ST_3 : Operation 345 [1/1] (0.79ns)   --->   "%add_ln654_1 = add i32 %reuse_select183, i32 %fifo_CONV3_ACC_1_read" [tools.cpp:654]   --->   Operation 345 'add' 'add_ln654_1' <Predicate = (!icmp_ln633 & !cmp20)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 346 [1/1] (0.36ns)   --->   "%br_ln0 = br void %if.end40.1"   --->   Operation 346 'br' 'br_ln0' <Predicate = (!icmp_ln633 & !cmp20)> <Delay = 0.36>
ST_3 : Operation 347 [1/1] (0.00ns)   --->   "%p_073 = phi i32 %add_ln654_1, void %if.else.1, i32 %fifo_CONV3_ACC_1_read, void %for.inc" [tools.cpp:654]   --->   Operation 347 'phi' 'p_073' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 348 [1/1] (0.54ns)   --->   "%store_ln650 = store i32 %p_073, i4 %psum_1_addr" [tools.cpp:650]   --->   Operation 348 'store' 'store_ln650' <Predicate = true> <Delay = 0.54> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 349 [1/1] (0.36ns)   --->   "%store_ln654 = store i32 %p_073, i32 %reuse_reg178" [tools.cpp:654]   --->   Operation 349 'store' 'store_ln654' <Predicate = true> <Delay = 0.36>
ST_3 : Operation 350 [1/1] (1.47ns)   --->   "%write_ln658 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %CONV3_OUT_17, i32 %p_073" [tools.cpp:658]   --->   Operation 350 'write' 'write_ln658' <Predicate = (cmp44 & !cond15)> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_3 : Operation 351 [1/1] (0.00ns)   --->   "%br_ln658 = br void %V.i26.122.exit" [tools.cpp:658]   --->   Operation 351 'br' 'br_ln658' <Predicate = (cmp44 & !cond15)> <Delay = 0.00>
ST_3 : Operation 352 [1/1] (1.47ns)   --->   "%write_ln658 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %CONV3_OUT_1, i32 %p_073" [tools.cpp:658]   --->   Operation 352 'write' 'write_ln658' <Predicate = (cmp44 & cond15)> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_3 : Operation 353 [1/1] (0.00ns)   --->   "%br_ln658 = br void %V.i26.122.exit" [tools.cpp:658]   --->   Operation 353 'br' 'br_ln658' <Predicate = (cmp44 & cond15)> <Delay = 0.00>
ST_3 : Operation 354 [1/1] (0.00ns)   --->   "%reuse_reg172_load = load i32 %reuse_reg172"   --->   Operation 354 'load' 'reuse_reg172_load' <Predicate = (!icmp_ln633 & addr_cmp176)> <Delay = 0.00>
ST_3 : Operation 355 [1/2] (0.54ns)   --->   "%psum_2_load = load i4 %psum_2_addr" [tools.cpp:654]   --->   Operation 355 'load' 'psum_2_load' <Predicate = (!icmp_ln633)> <Delay = 0.54> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 356 [1/1] (0.21ns)   --->   "%reuse_select177 = select i1 %addr_cmp176, i32 %reuse_reg172_load, i32 %psum_2_load" [tools.cpp:642]   --->   Operation 356 'select' 'reuse_select177' <Predicate = (!icmp_ln633)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 357 [1/1] (1.47ns)   --->   "%fifo_CONV3_ACC_2_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_CONV3_ACC_2" [tools.cpp:650]   --->   Operation 357 'read' 'fifo_CONV3_ACC_2_read' <Predicate = (!icmp_ln633)> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_3 : Operation 358 [1/1] (0.36ns)   --->   "%br_ln648 = br i1 %cmp20, void %if.else.2, void %if.end40.2" [tools.cpp:648]   --->   Operation 358 'br' 'br_ln648' <Predicate = (!icmp_ln633)> <Delay = 0.36>
ST_3 : Operation 359 [1/1] (0.79ns)   --->   "%add_ln654_2 = add i32 %reuse_select177, i32 %fifo_CONV3_ACC_2_read" [tools.cpp:654]   --->   Operation 359 'add' 'add_ln654_2' <Predicate = (!icmp_ln633 & !cmp20)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 360 [1/1] (0.36ns)   --->   "%br_ln0 = br void %if.end40.2"   --->   Operation 360 'br' 'br_ln0' <Predicate = (!icmp_ln633 & !cmp20)> <Delay = 0.36>
ST_3 : Operation 361 [1/1] (0.00ns)   --->   "%p_075 = phi i32 %add_ln654_2, void %if.else.2, i32 %fifo_CONV3_ACC_2_read, void %for.inc.1" [tools.cpp:654]   --->   Operation 361 'phi' 'p_075' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 362 [1/1] (0.54ns)   --->   "%store_ln650 = store i32 %p_075, i4 %psum_2_addr" [tools.cpp:650]   --->   Operation 362 'store' 'store_ln650' <Predicate = true> <Delay = 0.54> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 363 [1/1] (0.36ns)   --->   "%store_ln654 = store i32 %p_075, i32 %reuse_reg172" [tools.cpp:654]   --->   Operation 363 'store' 'store_ln654' <Predicate = true> <Delay = 0.36>
ST_3 : Operation 364 [1/1] (1.47ns)   --->   "%write_ln658 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %CONV3_OUT_18, i32 %p_075" [tools.cpp:658]   --->   Operation 364 'write' 'write_ln658' <Predicate = (cmp44 & !cond15)> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_3 : Operation 365 [1/1] (0.00ns)   --->   "%br_ln658 = br void %V.i26.223.exit" [tools.cpp:658]   --->   Operation 365 'br' 'br_ln658' <Predicate = (cmp44 & !cond15)> <Delay = 0.00>
ST_3 : Operation 366 [1/1] (1.47ns)   --->   "%write_ln658 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %CONV3_OUT_2, i32 %p_075" [tools.cpp:658]   --->   Operation 366 'write' 'write_ln658' <Predicate = (cmp44 & cond15)> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_3 : Operation 367 [1/1] (0.00ns)   --->   "%br_ln658 = br void %V.i26.223.exit" [tools.cpp:658]   --->   Operation 367 'br' 'br_ln658' <Predicate = (cmp44 & cond15)> <Delay = 0.00>
ST_3 : Operation 368 [1/1] (0.00ns)   --->   "%reuse_reg166_load = load i32 %reuse_reg166"   --->   Operation 368 'load' 'reuse_reg166_load' <Predicate = (!icmp_ln633 & addr_cmp170)> <Delay = 0.00>
ST_3 : Operation 369 [1/2] (0.54ns)   --->   "%psum_3_load = load i4 %psum_3_addr" [tools.cpp:654]   --->   Operation 369 'load' 'psum_3_load' <Predicate = (!icmp_ln633)> <Delay = 0.54> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 370 [1/1] (0.21ns)   --->   "%reuse_select171 = select i1 %addr_cmp170, i32 %reuse_reg166_load, i32 %psum_3_load" [tools.cpp:642]   --->   Operation 370 'select' 'reuse_select171' <Predicate = (!icmp_ln633)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 371 [1/1] (1.47ns)   --->   "%fifo_CONV3_ACC_3_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_CONV3_ACC_3" [tools.cpp:650]   --->   Operation 371 'read' 'fifo_CONV3_ACC_3_read' <Predicate = (!icmp_ln633)> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_3 : Operation 372 [1/1] (0.36ns)   --->   "%br_ln648 = br i1 %cmp20, void %if.else.3, void %if.end40.3" [tools.cpp:648]   --->   Operation 372 'br' 'br_ln648' <Predicate = (!icmp_ln633)> <Delay = 0.36>
ST_3 : Operation 373 [1/1] (0.79ns)   --->   "%add_ln654_3 = add i32 %reuse_select171, i32 %fifo_CONV3_ACC_3_read" [tools.cpp:654]   --->   Operation 373 'add' 'add_ln654_3' <Predicate = (!icmp_ln633 & !cmp20)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 374 [1/1] (0.36ns)   --->   "%br_ln0 = br void %if.end40.3"   --->   Operation 374 'br' 'br_ln0' <Predicate = (!icmp_ln633 & !cmp20)> <Delay = 0.36>
ST_3 : Operation 375 [1/1] (0.00ns)   --->   "%p_077 = phi i32 %add_ln654_3, void %if.else.3, i32 %fifo_CONV3_ACC_3_read, void %for.inc.2" [tools.cpp:654]   --->   Operation 375 'phi' 'p_077' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 376 [1/1] (0.54ns)   --->   "%store_ln650 = store i32 %p_077, i4 %psum_3_addr" [tools.cpp:650]   --->   Operation 376 'store' 'store_ln650' <Predicate = true> <Delay = 0.54> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 377 [1/1] (0.36ns)   --->   "%store_ln654 = store i32 %p_077, i32 %reuse_reg166" [tools.cpp:654]   --->   Operation 377 'store' 'store_ln654' <Predicate = true> <Delay = 0.36>
ST_3 : Operation 378 [1/1] (1.47ns)   --->   "%write_ln658 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %CONV3_OUT_19, i32 %p_077" [tools.cpp:658]   --->   Operation 378 'write' 'write_ln658' <Predicate = (cmp44 & !cond15)> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_3 : Operation 379 [1/1] (0.00ns)   --->   "%br_ln658 = br void %V.i26.324.exit" [tools.cpp:658]   --->   Operation 379 'br' 'br_ln658' <Predicate = (cmp44 & !cond15)> <Delay = 0.00>
ST_3 : Operation 380 [1/1] (1.47ns)   --->   "%write_ln658 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %CONV3_OUT_3, i32 %p_077" [tools.cpp:658]   --->   Operation 380 'write' 'write_ln658' <Predicate = (cmp44 & cond15)> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_3 : Operation 381 [1/1] (0.00ns)   --->   "%br_ln658 = br void %V.i26.324.exit" [tools.cpp:658]   --->   Operation 381 'br' 'br_ln658' <Predicate = (cmp44 & cond15)> <Delay = 0.00>
ST_3 : Operation 382 [1/1] (0.00ns)   --->   "%reuse_reg160_load = load i32 %reuse_reg160"   --->   Operation 382 'load' 'reuse_reg160_load' <Predicate = (!icmp_ln633 & addr_cmp164)> <Delay = 0.00>
ST_3 : Operation 383 [1/2] (0.54ns)   --->   "%psum_4_load = load i4 %psum_4_addr" [tools.cpp:654]   --->   Operation 383 'load' 'psum_4_load' <Predicate = (!icmp_ln633)> <Delay = 0.54> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 384 [1/1] (0.21ns)   --->   "%reuse_select165 = select i1 %addr_cmp164, i32 %reuse_reg160_load, i32 %psum_4_load" [tools.cpp:642]   --->   Operation 384 'select' 'reuse_select165' <Predicate = (!icmp_ln633)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 385 [1/1] (1.47ns)   --->   "%fifo_CONV3_ACC_4_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_CONV3_ACC_4" [tools.cpp:650]   --->   Operation 385 'read' 'fifo_CONV3_ACC_4_read' <Predicate = (!icmp_ln633)> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_3 : Operation 386 [1/1] (0.36ns)   --->   "%br_ln648 = br i1 %cmp20, void %if.else.4, void %if.end40.4" [tools.cpp:648]   --->   Operation 386 'br' 'br_ln648' <Predicate = (!icmp_ln633)> <Delay = 0.36>
ST_3 : Operation 387 [1/1] (0.79ns)   --->   "%add_ln654_4 = add i32 %reuse_select165, i32 %fifo_CONV3_ACC_4_read" [tools.cpp:654]   --->   Operation 387 'add' 'add_ln654_4' <Predicate = (!icmp_ln633 & !cmp20)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 388 [1/1] (0.36ns)   --->   "%br_ln0 = br void %if.end40.4"   --->   Operation 388 'br' 'br_ln0' <Predicate = (!icmp_ln633 & !cmp20)> <Delay = 0.36>
ST_3 : Operation 389 [1/1] (0.00ns)   --->   "%p_079 = phi i32 %add_ln654_4, void %if.else.4, i32 %fifo_CONV3_ACC_4_read, void %for.inc.3" [tools.cpp:654]   --->   Operation 389 'phi' 'p_079' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 390 [1/1] (0.54ns)   --->   "%store_ln650 = store i32 %p_079, i4 %psum_4_addr" [tools.cpp:650]   --->   Operation 390 'store' 'store_ln650' <Predicate = true> <Delay = 0.54> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 391 [1/1] (0.36ns)   --->   "%store_ln654 = store i32 %p_079, i32 %reuse_reg160" [tools.cpp:654]   --->   Operation 391 'store' 'store_ln654' <Predicate = true> <Delay = 0.36>
ST_3 : Operation 392 [1/1] (1.47ns)   --->   "%write_ln658 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %CONV3_OUT_20, i32 %p_079" [tools.cpp:658]   --->   Operation 392 'write' 'write_ln658' <Predicate = (cmp44 & !cond15)> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_3 : Operation 393 [1/1] (0.00ns)   --->   "%br_ln658 = br void %V.i26.425.exit" [tools.cpp:658]   --->   Operation 393 'br' 'br_ln658' <Predicate = (cmp44 & !cond15)> <Delay = 0.00>
ST_3 : Operation 394 [1/1] (1.47ns)   --->   "%write_ln658 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %CONV3_OUT_4, i32 %p_079" [tools.cpp:658]   --->   Operation 394 'write' 'write_ln658' <Predicate = (cmp44 & cond15)> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_3 : Operation 395 [1/1] (0.00ns)   --->   "%br_ln658 = br void %V.i26.425.exit" [tools.cpp:658]   --->   Operation 395 'br' 'br_ln658' <Predicate = (cmp44 & cond15)> <Delay = 0.00>
ST_3 : Operation 396 [1/1] (0.00ns)   --->   "%reuse_reg154_load = load i32 %reuse_reg154"   --->   Operation 396 'load' 'reuse_reg154_load' <Predicate = (!icmp_ln633 & addr_cmp158)> <Delay = 0.00>
ST_3 : Operation 397 [1/2] (0.54ns)   --->   "%psum_5_load = load i4 %psum_5_addr" [tools.cpp:654]   --->   Operation 397 'load' 'psum_5_load' <Predicate = (!icmp_ln633)> <Delay = 0.54> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 398 [1/1] (0.21ns)   --->   "%reuse_select159 = select i1 %addr_cmp158, i32 %reuse_reg154_load, i32 %psum_5_load" [tools.cpp:642]   --->   Operation 398 'select' 'reuse_select159' <Predicate = (!icmp_ln633)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 399 [1/1] (1.47ns)   --->   "%fifo_CONV3_ACC_5_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_CONV3_ACC_5" [tools.cpp:650]   --->   Operation 399 'read' 'fifo_CONV3_ACC_5_read' <Predicate = (!icmp_ln633)> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_3 : Operation 400 [1/1] (0.36ns)   --->   "%br_ln648 = br i1 %cmp20, void %if.else.5, void %if.end40.5" [tools.cpp:648]   --->   Operation 400 'br' 'br_ln648' <Predicate = (!icmp_ln633)> <Delay = 0.36>
ST_3 : Operation 401 [1/1] (0.79ns)   --->   "%add_ln654_5 = add i32 %reuse_select159, i32 %fifo_CONV3_ACC_5_read" [tools.cpp:654]   --->   Operation 401 'add' 'add_ln654_5' <Predicate = (!icmp_ln633 & !cmp20)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 402 [1/1] (0.36ns)   --->   "%br_ln0 = br void %if.end40.5"   --->   Operation 402 'br' 'br_ln0' <Predicate = (!icmp_ln633 & !cmp20)> <Delay = 0.36>
ST_3 : Operation 403 [1/1] (0.00ns)   --->   "%p_081 = phi i32 %add_ln654_5, void %if.else.5, i32 %fifo_CONV3_ACC_5_read, void %for.inc.4" [tools.cpp:654]   --->   Operation 403 'phi' 'p_081' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 404 [1/1] (0.54ns)   --->   "%store_ln650 = store i32 %p_081, i4 %psum_5_addr" [tools.cpp:650]   --->   Operation 404 'store' 'store_ln650' <Predicate = true> <Delay = 0.54> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 405 [1/1] (0.36ns)   --->   "%store_ln654 = store i32 %p_081, i32 %reuse_reg154" [tools.cpp:654]   --->   Operation 405 'store' 'store_ln654' <Predicate = true> <Delay = 0.36>
ST_3 : Operation 406 [1/1] (1.47ns)   --->   "%write_ln658 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %CONV3_OUT_21, i32 %p_081" [tools.cpp:658]   --->   Operation 406 'write' 'write_ln658' <Predicate = (cmp44 & !cond15)> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_3 : Operation 407 [1/1] (0.00ns)   --->   "%br_ln658 = br void %V.i26.526.exit" [tools.cpp:658]   --->   Operation 407 'br' 'br_ln658' <Predicate = (cmp44 & !cond15)> <Delay = 0.00>
ST_3 : Operation 408 [1/1] (1.47ns)   --->   "%write_ln658 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %CONV3_OUT_5, i32 %p_081" [tools.cpp:658]   --->   Operation 408 'write' 'write_ln658' <Predicate = (cmp44 & cond15)> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_3 : Operation 409 [1/1] (0.00ns)   --->   "%br_ln658 = br void %V.i26.526.exit" [tools.cpp:658]   --->   Operation 409 'br' 'br_ln658' <Predicate = (cmp44 & cond15)> <Delay = 0.00>
ST_3 : Operation 410 [1/1] (0.00ns)   --->   "%reuse_reg148_load = load i32 %reuse_reg148"   --->   Operation 410 'load' 'reuse_reg148_load' <Predicate = (!icmp_ln633 & addr_cmp152)> <Delay = 0.00>
ST_3 : Operation 411 [1/2] (0.54ns)   --->   "%psum_6_load = load i4 %psum_6_addr" [tools.cpp:654]   --->   Operation 411 'load' 'psum_6_load' <Predicate = (!icmp_ln633)> <Delay = 0.54> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 412 [1/1] (0.21ns)   --->   "%reuse_select153 = select i1 %addr_cmp152, i32 %reuse_reg148_load, i32 %psum_6_load" [tools.cpp:642]   --->   Operation 412 'select' 'reuse_select153' <Predicate = (!icmp_ln633)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 413 [1/1] (1.47ns)   --->   "%fifo_CONV3_ACC_6_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_CONV3_ACC_6" [tools.cpp:650]   --->   Operation 413 'read' 'fifo_CONV3_ACC_6_read' <Predicate = (!icmp_ln633)> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_3 : Operation 414 [1/1] (0.36ns)   --->   "%br_ln648 = br i1 %cmp20, void %if.else.6, void %if.end40.6" [tools.cpp:648]   --->   Operation 414 'br' 'br_ln648' <Predicate = (!icmp_ln633)> <Delay = 0.36>
ST_3 : Operation 415 [1/1] (0.79ns)   --->   "%add_ln654_6 = add i32 %reuse_select153, i32 %fifo_CONV3_ACC_6_read" [tools.cpp:654]   --->   Operation 415 'add' 'add_ln654_6' <Predicate = (!icmp_ln633 & !cmp20)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 416 [1/1] (0.36ns)   --->   "%br_ln0 = br void %if.end40.6"   --->   Operation 416 'br' 'br_ln0' <Predicate = (!icmp_ln633 & !cmp20)> <Delay = 0.36>
ST_3 : Operation 417 [1/1] (0.00ns)   --->   "%p_083 = phi i32 %add_ln654_6, void %if.else.6, i32 %fifo_CONV3_ACC_6_read, void %for.inc.5" [tools.cpp:654]   --->   Operation 417 'phi' 'p_083' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 418 [1/1] (0.54ns)   --->   "%store_ln650 = store i32 %p_083, i4 %psum_6_addr" [tools.cpp:650]   --->   Operation 418 'store' 'store_ln650' <Predicate = true> <Delay = 0.54> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 419 [1/1] (0.36ns)   --->   "%store_ln654 = store i32 %p_083, i32 %reuse_reg148" [tools.cpp:654]   --->   Operation 419 'store' 'store_ln654' <Predicate = true> <Delay = 0.36>
ST_3 : Operation 420 [1/1] (1.47ns)   --->   "%write_ln658 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %CONV3_OUT_22, i32 %p_083" [tools.cpp:658]   --->   Operation 420 'write' 'write_ln658' <Predicate = (cmp44 & !cond15)> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_3 : Operation 421 [1/1] (0.00ns)   --->   "%br_ln658 = br void %V.i26.627.exit" [tools.cpp:658]   --->   Operation 421 'br' 'br_ln658' <Predicate = (cmp44 & !cond15)> <Delay = 0.00>
ST_3 : Operation 422 [1/1] (1.47ns)   --->   "%write_ln658 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %CONV3_OUT_6, i32 %p_083" [tools.cpp:658]   --->   Operation 422 'write' 'write_ln658' <Predicate = (cmp44 & cond15)> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_3 : Operation 423 [1/1] (0.00ns)   --->   "%br_ln658 = br void %V.i26.627.exit" [tools.cpp:658]   --->   Operation 423 'br' 'br_ln658' <Predicate = (cmp44 & cond15)> <Delay = 0.00>
ST_3 : Operation 424 [1/1] (0.00ns)   --->   "%reuse_reg142_load = load i32 %reuse_reg142"   --->   Operation 424 'load' 'reuse_reg142_load' <Predicate = (!icmp_ln633 & addr_cmp146)> <Delay = 0.00>
ST_3 : Operation 425 [1/2] (0.54ns)   --->   "%psum_7_load = load i4 %psum_7_addr" [tools.cpp:654]   --->   Operation 425 'load' 'psum_7_load' <Predicate = (!icmp_ln633)> <Delay = 0.54> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 426 [1/1] (0.21ns)   --->   "%reuse_select147 = select i1 %addr_cmp146, i32 %reuse_reg142_load, i32 %psum_7_load" [tools.cpp:642]   --->   Operation 426 'select' 'reuse_select147' <Predicate = (!icmp_ln633)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 427 [1/1] (1.47ns)   --->   "%fifo_CONV3_ACC_7_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_CONV3_ACC_7" [tools.cpp:650]   --->   Operation 427 'read' 'fifo_CONV3_ACC_7_read' <Predicate = (!icmp_ln633)> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_3 : Operation 428 [1/1] (0.36ns)   --->   "%br_ln648 = br i1 %cmp20, void %if.else.7, void %if.end40.7" [tools.cpp:648]   --->   Operation 428 'br' 'br_ln648' <Predicate = (!icmp_ln633)> <Delay = 0.36>
ST_3 : Operation 429 [1/1] (0.79ns)   --->   "%add_ln654_7 = add i32 %reuse_select147, i32 %fifo_CONV3_ACC_7_read" [tools.cpp:654]   --->   Operation 429 'add' 'add_ln654_7' <Predicate = (!icmp_ln633 & !cmp20)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 430 [1/1] (0.36ns)   --->   "%br_ln0 = br void %if.end40.7"   --->   Operation 430 'br' 'br_ln0' <Predicate = (!icmp_ln633 & !cmp20)> <Delay = 0.36>
ST_3 : Operation 431 [1/1] (0.00ns)   --->   "%p_085 = phi i32 %add_ln654_7, void %if.else.7, i32 %fifo_CONV3_ACC_7_read, void %for.inc.6" [tools.cpp:654]   --->   Operation 431 'phi' 'p_085' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 432 [1/1] (0.54ns)   --->   "%store_ln650 = store i32 %p_085, i4 %psum_7_addr" [tools.cpp:650]   --->   Operation 432 'store' 'store_ln650' <Predicate = true> <Delay = 0.54> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 433 [1/1] (0.36ns)   --->   "%store_ln654 = store i32 %p_085, i32 %reuse_reg142" [tools.cpp:654]   --->   Operation 433 'store' 'store_ln654' <Predicate = true> <Delay = 0.36>
ST_3 : Operation 434 [1/1] (1.47ns)   --->   "%write_ln658 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %CONV3_OUT_23, i32 %p_085" [tools.cpp:658]   --->   Operation 434 'write' 'write_ln658' <Predicate = (cmp44 & !cond15)> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_3 : Operation 435 [1/1] (0.00ns)   --->   "%br_ln658 = br void %V.i26.728.exit" [tools.cpp:658]   --->   Operation 435 'br' 'br_ln658' <Predicate = (cmp44 & !cond15)> <Delay = 0.00>
ST_3 : Operation 436 [1/1] (1.47ns)   --->   "%write_ln658 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %CONV3_OUT_7, i32 %p_085" [tools.cpp:658]   --->   Operation 436 'write' 'write_ln658' <Predicate = (cmp44 & cond15)> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_3 : Operation 437 [1/1] (0.00ns)   --->   "%br_ln658 = br void %V.i26.728.exit" [tools.cpp:658]   --->   Operation 437 'br' 'br_ln658' <Predicate = (cmp44 & cond15)> <Delay = 0.00>
ST_3 : Operation 438 [1/1] (0.00ns)   --->   "%reuse_reg136_load = load i32 %reuse_reg136"   --->   Operation 438 'load' 'reuse_reg136_load' <Predicate = (!icmp_ln633 & addr_cmp140)> <Delay = 0.00>
ST_3 : Operation 439 [1/2] (0.54ns)   --->   "%psum_8_load = load i4 %psum_8_addr" [tools.cpp:654]   --->   Operation 439 'load' 'psum_8_load' <Predicate = (!icmp_ln633)> <Delay = 0.54> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 440 [1/1] (0.21ns)   --->   "%reuse_select141 = select i1 %addr_cmp140, i32 %reuse_reg136_load, i32 %psum_8_load" [tools.cpp:642]   --->   Operation 440 'select' 'reuse_select141' <Predicate = (!icmp_ln633)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 441 [1/1] (1.47ns)   --->   "%fifo_CONV3_ACC_8_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_CONV3_ACC_8" [tools.cpp:650]   --->   Operation 441 'read' 'fifo_CONV3_ACC_8_read' <Predicate = (!icmp_ln633)> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_3 : Operation 442 [1/1] (0.36ns)   --->   "%br_ln648 = br i1 %cmp20, void %if.else.8, void %if.end40.8" [tools.cpp:648]   --->   Operation 442 'br' 'br_ln648' <Predicate = (!icmp_ln633)> <Delay = 0.36>
ST_3 : Operation 443 [1/1] (0.79ns)   --->   "%add_ln654_8 = add i32 %reuse_select141, i32 %fifo_CONV3_ACC_8_read" [tools.cpp:654]   --->   Operation 443 'add' 'add_ln654_8' <Predicate = (!icmp_ln633 & !cmp20)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 444 [1/1] (0.36ns)   --->   "%br_ln0 = br void %if.end40.8"   --->   Operation 444 'br' 'br_ln0' <Predicate = (!icmp_ln633 & !cmp20)> <Delay = 0.36>
ST_3 : Operation 445 [1/1] (0.00ns)   --->   "%p_087 = phi i32 %add_ln654_8, void %if.else.8, i32 %fifo_CONV3_ACC_8_read, void %for.inc.7" [tools.cpp:654]   --->   Operation 445 'phi' 'p_087' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 446 [1/1] (0.54ns)   --->   "%store_ln650 = store i32 %p_087, i4 %psum_8_addr" [tools.cpp:650]   --->   Operation 446 'store' 'store_ln650' <Predicate = true> <Delay = 0.54> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 447 [1/1] (0.36ns)   --->   "%store_ln654 = store i32 %p_087, i32 %reuse_reg136" [tools.cpp:654]   --->   Operation 447 'store' 'store_ln654' <Predicate = true> <Delay = 0.36>
ST_3 : Operation 448 [1/1] (1.47ns)   --->   "%write_ln658 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %CONV3_OUT_24, i32 %p_087" [tools.cpp:658]   --->   Operation 448 'write' 'write_ln658' <Predicate = (cmp44 & !cond15)> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_3 : Operation 449 [1/1] (0.00ns)   --->   "%br_ln658 = br void %V.i26.829.exit" [tools.cpp:658]   --->   Operation 449 'br' 'br_ln658' <Predicate = (cmp44 & !cond15)> <Delay = 0.00>
ST_3 : Operation 450 [1/1] (1.47ns)   --->   "%write_ln658 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %CONV3_OUT_8, i32 %p_087" [tools.cpp:658]   --->   Operation 450 'write' 'write_ln658' <Predicate = (cmp44 & cond15)> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_3 : Operation 451 [1/1] (0.00ns)   --->   "%br_ln658 = br void %V.i26.829.exit" [tools.cpp:658]   --->   Operation 451 'br' 'br_ln658' <Predicate = (cmp44 & cond15)> <Delay = 0.00>
ST_3 : Operation 452 [1/1] (0.00ns)   --->   "%reuse_reg130_load = load i32 %reuse_reg130"   --->   Operation 452 'load' 'reuse_reg130_load' <Predicate = (!icmp_ln633 & addr_cmp134)> <Delay = 0.00>
ST_3 : Operation 453 [1/2] (0.54ns)   --->   "%psum_9_load = load i4 %psum_9_addr" [tools.cpp:654]   --->   Operation 453 'load' 'psum_9_load' <Predicate = (!icmp_ln633)> <Delay = 0.54> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 454 [1/1] (0.21ns)   --->   "%reuse_select135 = select i1 %addr_cmp134, i32 %reuse_reg130_load, i32 %psum_9_load" [tools.cpp:642]   --->   Operation 454 'select' 'reuse_select135' <Predicate = (!icmp_ln633)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 455 [1/1] (1.47ns)   --->   "%fifo_CONV3_ACC_9_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_CONV3_ACC_9" [tools.cpp:650]   --->   Operation 455 'read' 'fifo_CONV3_ACC_9_read' <Predicate = (!icmp_ln633)> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_3 : Operation 456 [1/1] (0.36ns)   --->   "%br_ln648 = br i1 %cmp20, void %if.else.9, void %if.end40.9" [tools.cpp:648]   --->   Operation 456 'br' 'br_ln648' <Predicate = (!icmp_ln633)> <Delay = 0.36>
ST_3 : Operation 457 [1/1] (0.79ns)   --->   "%add_ln654_9 = add i32 %reuse_select135, i32 %fifo_CONV3_ACC_9_read" [tools.cpp:654]   --->   Operation 457 'add' 'add_ln654_9' <Predicate = (!icmp_ln633 & !cmp20)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 458 [1/1] (0.36ns)   --->   "%br_ln0 = br void %if.end40.9"   --->   Operation 458 'br' 'br_ln0' <Predicate = (!icmp_ln633 & !cmp20)> <Delay = 0.36>
ST_3 : Operation 459 [1/1] (0.00ns)   --->   "%p_089 = phi i32 %add_ln654_9, void %if.else.9, i32 %fifo_CONV3_ACC_9_read, void %for.inc.8" [tools.cpp:654]   --->   Operation 459 'phi' 'p_089' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 460 [1/1] (0.54ns)   --->   "%store_ln650 = store i32 %p_089, i4 %psum_9_addr" [tools.cpp:650]   --->   Operation 460 'store' 'store_ln650' <Predicate = true> <Delay = 0.54> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 461 [1/1] (0.36ns)   --->   "%store_ln654 = store i32 %p_089, i32 %reuse_reg130" [tools.cpp:654]   --->   Operation 461 'store' 'store_ln654' <Predicate = true> <Delay = 0.36>
ST_3 : Operation 462 [1/1] (1.47ns)   --->   "%write_ln658 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %CONV3_OUT_25, i32 %p_089" [tools.cpp:658]   --->   Operation 462 'write' 'write_ln658' <Predicate = (cmp44 & !cond15)> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_3 : Operation 463 [1/1] (0.00ns)   --->   "%br_ln658 = br void %V.i26.930.exit" [tools.cpp:658]   --->   Operation 463 'br' 'br_ln658' <Predicate = (cmp44 & !cond15)> <Delay = 0.00>
ST_3 : Operation 464 [1/1] (1.47ns)   --->   "%write_ln658 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %CONV3_OUT_9, i32 %p_089" [tools.cpp:658]   --->   Operation 464 'write' 'write_ln658' <Predicate = (cmp44 & cond15)> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_3 : Operation 465 [1/1] (0.00ns)   --->   "%br_ln658 = br void %V.i26.930.exit" [tools.cpp:658]   --->   Operation 465 'br' 'br_ln658' <Predicate = (cmp44 & cond15)> <Delay = 0.00>
ST_3 : Operation 466 [1/1] (0.00ns)   --->   "%reuse_reg124_load = load i32 %reuse_reg124"   --->   Operation 466 'load' 'reuse_reg124_load' <Predicate = (!icmp_ln633 & addr_cmp128)> <Delay = 0.00>
ST_3 : Operation 467 [1/2] (0.54ns)   --->   "%psum_10_load = load i4 %psum_10_addr" [tools.cpp:654]   --->   Operation 467 'load' 'psum_10_load' <Predicate = (!icmp_ln633)> <Delay = 0.54> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 468 [1/1] (0.21ns)   --->   "%reuse_select129 = select i1 %addr_cmp128, i32 %reuse_reg124_load, i32 %psum_10_load" [tools.cpp:642]   --->   Operation 468 'select' 'reuse_select129' <Predicate = (!icmp_ln633)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 469 [1/1] (1.47ns)   --->   "%fifo_CONV3_ACC_10_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_CONV3_ACC_10" [tools.cpp:650]   --->   Operation 469 'read' 'fifo_CONV3_ACC_10_read' <Predicate = (!icmp_ln633)> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_3 : Operation 470 [1/1] (0.36ns)   --->   "%br_ln648 = br i1 %cmp20, void %if.else.10, void %if.end40.10" [tools.cpp:648]   --->   Operation 470 'br' 'br_ln648' <Predicate = (!icmp_ln633)> <Delay = 0.36>
ST_3 : Operation 471 [1/1] (0.79ns)   --->   "%add_ln654_10 = add i32 %reuse_select129, i32 %fifo_CONV3_ACC_10_read" [tools.cpp:654]   --->   Operation 471 'add' 'add_ln654_10' <Predicate = (!icmp_ln633 & !cmp20)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 472 [1/1] (0.36ns)   --->   "%br_ln0 = br void %if.end40.10"   --->   Operation 472 'br' 'br_ln0' <Predicate = (!icmp_ln633 & !cmp20)> <Delay = 0.36>
ST_3 : Operation 473 [1/1] (0.00ns)   --->   "%p_091 = phi i32 %add_ln654_10, void %if.else.10, i32 %fifo_CONV3_ACC_10_read, void %for.inc.9" [tools.cpp:654]   --->   Operation 473 'phi' 'p_091' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 474 [1/1] (0.54ns)   --->   "%store_ln650 = store i32 %p_091, i4 %psum_10_addr" [tools.cpp:650]   --->   Operation 474 'store' 'store_ln650' <Predicate = true> <Delay = 0.54> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 475 [1/1] (0.36ns)   --->   "%store_ln654 = store i32 %p_091, i32 %reuse_reg124" [tools.cpp:654]   --->   Operation 475 'store' 'store_ln654' <Predicate = true> <Delay = 0.36>
ST_3 : Operation 476 [1/1] (1.47ns)   --->   "%write_ln658 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %CONV3_OUT_26, i32 %p_091" [tools.cpp:658]   --->   Operation 476 'write' 'write_ln658' <Predicate = (cmp44 & !cond15)> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_3 : Operation 477 [1/1] (0.00ns)   --->   "%br_ln658 = br void %V.i26.1031.exit" [tools.cpp:658]   --->   Operation 477 'br' 'br_ln658' <Predicate = (cmp44 & !cond15)> <Delay = 0.00>
ST_3 : Operation 478 [1/1] (1.47ns)   --->   "%write_ln658 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %CONV3_OUT_10, i32 %p_091" [tools.cpp:658]   --->   Operation 478 'write' 'write_ln658' <Predicate = (cmp44 & cond15)> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_3 : Operation 479 [1/1] (0.00ns)   --->   "%br_ln658 = br void %V.i26.1031.exit" [tools.cpp:658]   --->   Operation 479 'br' 'br_ln658' <Predicate = (cmp44 & cond15)> <Delay = 0.00>
ST_3 : Operation 480 [1/1] (0.00ns)   --->   "%reuse_reg118_load = load i32 %reuse_reg118"   --->   Operation 480 'load' 'reuse_reg118_load' <Predicate = (!icmp_ln633 & addr_cmp122)> <Delay = 0.00>
ST_3 : Operation 481 [1/2] (0.54ns)   --->   "%psum_11_load = load i4 %psum_11_addr" [tools.cpp:654]   --->   Operation 481 'load' 'psum_11_load' <Predicate = (!icmp_ln633)> <Delay = 0.54> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 482 [1/1] (0.21ns)   --->   "%reuse_select123 = select i1 %addr_cmp122, i32 %reuse_reg118_load, i32 %psum_11_load" [tools.cpp:642]   --->   Operation 482 'select' 'reuse_select123' <Predicate = (!icmp_ln633)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 483 [1/1] (1.47ns)   --->   "%fifo_CONV3_ACC_11_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_CONV3_ACC_11" [tools.cpp:650]   --->   Operation 483 'read' 'fifo_CONV3_ACC_11_read' <Predicate = (!icmp_ln633)> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_3 : Operation 484 [1/1] (0.36ns)   --->   "%br_ln648 = br i1 %cmp20, void %if.else.11, void %if.end40.11" [tools.cpp:648]   --->   Operation 484 'br' 'br_ln648' <Predicate = (!icmp_ln633)> <Delay = 0.36>
ST_3 : Operation 485 [1/1] (0.79ns)   --->   "%add_ln654_11 = add i32 %reuse_select123, i32 %fifo_CONV3_ACC_11_read" [tools.cpp:654]   --->   Operation 485 'add' 'add_ln654_11' <Predicate = (!icmp_ln633 & !cmp20)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 486 [1/1] (0.36ns)   --->   "%br_ln0 = br void %if.end40.11"   --->   Operation 486 'br' 'br_ln0' <Predicate = (!icmp_ln633 & !cmp20)> <Delay = 0.36>
ST_3 : Operation 487 [1/1] (0.00ns)   --->   "%p_093 = phi i32 %add_ln654_11, void %if.else.11, i32 %fifo_CONV3_ACC_11_read, void %for.inc.10" [tools.cpp:654]   --->   Operation 487 'phi' 'p_093' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 488 [1/1] (0.54ns)   --->   "%store_ln650 = store i32 %p_093, i4 %psum_11_addr" [tools.cpp:650]   --->   Operation 488 'store' 'store_ln650' <Predicate = true> <Delay = 0.54> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 489 [1/1] (0.36ns)   --->   "%store_ln654 = store i32 %p_093, i32 %reuse_reg118" [tools.cpp:654]   --->   Operation 489 'store' 'store_ln654' <Predicate = true> <Delay = 0.36>
ST_3 : Operation 490 [1/1] (1.47ns)   --->   "%write_ln658 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %CONV3_OUT_27, i32 %p_093" [tools.cpp:658]   --->   Operation 490 'write' 'write_ln658' <Predicate = (cmp44 & !cond15)> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_3 : Operation 491 [1/1] (0.00ns)   --->   "%br_ln658 = br void %V.i26.1132.exit" [tools.cpp:658]   --->   Operation 491 'br' 'br_ln658' <Predicate = (cmp44 & !cond15)> <Delay = 0.00>
ST_3 : Operation 492 [1/1] (1.47ns)   --->   "%write_ln658 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %CONV3_OUT_11, i32 %p_093" [tools.cpp:658]   --->   Operation 492 'write' 'write_ln658' <Predicate = (cmp44 & cond15)> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_3 : Operation 493 [1/1] (0.00ns)   --->   "%br_ln658 = br void %V.i26.1132.exit" [tools.cpp:658]   --->   Operation 493 'br' 'br_ln658' <Predicate = (cmp44 & cond15)> <Delay = 0.00>
ST_3 : Operation 494 [1/1] (0.00ns)   --->   "%reuse_reg112_load = load i32 %reuse_reg112"   --->   Operation 494 'load' 'reuse_reg112_load' <Predicate = (!icmp_ln633 & addr_cmp116)> <Delay = 0.00>
ST_3 : Operation 495 [1/2] (0.54ns)   --->   "%psum_12_load = load i4 %psum_12_addr" [tools.cpp:654]   --->   Operation 495 'load' 'psum_12_load' <Predicate = (!icmp_ln633)> <Delay = 0.54> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 496 [1/1] (0.21ns)   --->   "%reuse_select117 = select i1 %addr_cmp116, i32 %reuse_reg112_load, i32 %psum_12_load" [tools.cpp:642]   --->   Operation 496 'select' 'reuse_select117' <Predicate = (!icmp_ln633)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 497 [1/1] (1.47ns)   --->   "%fifo_CONV3_ACC_12_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_CONV3_ACC_12" [tools.cpp:650]   --->   Operation 497 'read' 'fifo_CONV3_ACC_12_read' <Predicate = (!icmp_ln633)> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_3 : Operation 498 [1/1] (0.36ns)   --->   "%br_ln648 = br i1 %cmp20, void %if.else.12, void %if.end40.12" [tools.cpp:648]   --->   Operation 498 'br' 'br_ln648' <Predicate = (!icmp_ln633)> <Delay = 0.36>
ST_3 : Operation 499 [1/1] (0.79ns)   --->   "%add_ln654_12 = add i32 %reuse_select117, i32 %fifo_CONV3_ACC_12_read" [tools.cpp:654]   --->   Operation 499 'add' 'add_ln654_12' <Predicate = (!icmp_ln633 & !cmp20)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 500 [1/1] (0.36ns)   --->   "%br_ln0 = br void %if.end40.12"   --->   Operation 500 'br' 'br_ln0' <Predicate = (!icmp_ln633 & !cmp20)> <Delay = 0.36>
ST_3 : Operation 501 [1/1] (0.00ns)   --->   "%p_095 = phi i32 %add_ln654_12, void %if.else.12, i32 %fifo_CONV3_ACC_12_read, void %for.inc.11" [tools.cpp:654]   --->   Operation 501 'phi' 'p_095' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 502 [1/1] (0.54ns)   --->   "%store_ln650 = store i32 %p_095, i4 %psum_12_addr" [tools.cpp:650]   --->   Operation 502 'store' 'store_ln650' <Predicate = true> <Delay = 0.54> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 503 [1/1] (0.36ns)   --->   "%store_ln654 = store i32 %p_095, i32 %reuse_reg112" [tools.cpp:654]   --->   Operation 503 'store' 'store_ln654' <Predicate = true> <Delay = 0.36>
ST_3 : Operation 504 [1/1] (1.47ns)   --->   "%write_ln658 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %CONV3_OUT_28, i32 %p_095" [tools.cpp:658]   --->   Operation 504 'write' 'write_ln658' <Predicate = (cmp44 & !cond15)> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_3 : Operation 505 [1/1] (0.00ns)   --->   "%br_ln658 = br void %V.i26.1233.exit" [tools.cpp:658]   --->   Operation 505 'br' 'br_ln658' <Predicate = (cmp44 & !cond15)> <Delay = 0.00>
ST_3 : Operation 506 [1/1] (1.47ns)   --->   "%write_ln658 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %CONV3_OUT_12, i32 %p_095" [tools.cpp:658]   --->   Operation 506 'write' 'write_ln658' <Predicate = (cmp44 & cond15)> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_3 : Operation 507 [1/1] (0.00ns)   --->   "%br_ln658 = br void %V.i26.1233.exit" [tools.cpp:658]   --->   Operation 507 'br' 'br_ln658' <Predicate = (cmp44 & cond15)> <Delay = 0.00>
ST_3 : Operation 508 [1/1] (0.00ns)   --->   "%reuse_reg106_load = load i32 %reuse_reg106"   --->   Operation 508 'load' 'reuse_reg106_load' <Predicate = (!icmp_ln633 & addr_cmp110)> <Delay = 0.00>
ST_3 : Operation 509 [1/2] (0.54ns)   --->   "%psum_13_load = load i4 %psum_13_addr" [tools.cpp:654]   --->   Operation 509 'load' 'psum_13_load' <Predicate = (!icmp_ln633)> <Delay = 0.54> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 510 [1/1] (0.21ns)   --->   "%reuse_select111 = select i1 %addr_cmp110, i32 %reuse_reg106_load, i32 %psum_13_load" [tools.cpp:642]   --->   Operation 510 'select' 'reuse_select111' <Predicate = (!icmp_ln633)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 511 [1/1] (1.47ns)   --->   "%fifo_CONV3_ACC_13_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_CONV3_ACC_13" [tools.cpp:650]   --->   Operation 511 'read' 'fifo_CONV3_ACC_13_read' <Predicate = (!icmp_ln633)> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_3 : Operation 512 [1/1] (0.36ns)   --->   "%br_ln648 = br i1 %cmp20, void %if.else.13, void %if.end40.13" [tools.cpp:648]   --->   Operation 512 'br' 'br_ln648' <Predicate = (!icmp_ln633)> <Delay = 0.36>
ST_3 : Operation 513 [1/1] (0.79ns)   --->   "%add_ln654_13 = add i32 %reuse_select111, i32 %fifo_CONV3_ACC_13_read" [tools.cpp:654]   --->   Operation 513 'add' 'add_ln654_13' <Predicate = (!icmp_ln633 & !cmp20)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 514 [1/1] (0.36ns)   --->   "%br_ln0 = br void %if.end40.13"   --->   Operation 514 'br' 'br_ln0' <Predicate = (!icmp_ln633 & !cmp20)> <Delay = 0.36>
ST_3 : Operation 515 [1/1] (0.00ns)   --->   "%p_097 = phi i32 %add_ln654_13, void %if.else.13, i32 %fifo_CONV3_ACC_13_read, void %for.inc.12" [tools.cpp:654]   --->   Operation 515 'phi' 'p_097' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 516 [1/1] (0.54ns)   --->   "%store_ln650 = store i32 %p_097, i4 %psum_13_addr" [tools.cpp:650]   --->   Operation 516 'store' 'store_ln650' <Predicate = true> <Delay = 0.54> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 517 [1/1] (0.36ns)   --->   "%store_ln654 = store i32 %p_097, i32 %reuse_reg106" [tools.cpp:654]   --->   Operation 517 'store' 'store_ln654' <Predicate = true> <Delay = 0.36>
ST_3 : Operation 518 [1/1] (1.47ns)   --->   "%write_ln658 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %CONV3_OUT_29, i32 %p_097" [tools.cpp:658]   --->   Operation 518 'write' 'write_ln658' <Predicate = (cmp44 & !cond15)> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_3 : Operation 519 [1/1] (0.00ns)   --->   "%br_ln658 = br void %V.i26.1334.exit" [tools.cpp:658]   --->   Operation 519 'br' 'br_ln658' <Predicate = (cmp44 & !cond15)> <Delay = 0.00>
ST_3 : Operation 520 [1/1] (1.47ns)   --->   "%write_ln658 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %CONV3_OUT_13, i32 %p_097" [tools.cpp:658]   --->   Operation 520 'write' 'write_ln658' <Predicate = (cmp44 & cond15)> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_3 : Operation 521 [1/1] (0.00ns)   --->   "%br_ln658 = br void %V.i26.1334.exit" [tools.cpp:658]   --->   Operation 521 'br' 'br_ln658' <Predicate = (cmp44 & cond15)> <Delay = 0.00>
ST_3 : Operation 522 [1/1] (0.00ns)   --->   "%reuse_reg100_load = load i32 %reuse_reg100"   --->   Operation 522 'load' 'reuse_reg100_load' <Predicate = (!icmp_ln633 & addr_cmp104)> <Delay = 0.00>
ST_3 : Operation 523 [1/2] (0.54ns)   --->   "%psum_14_load = load i4 %psum_14_addr" [tools.cpp:654]   --->   Operation 523 'load' 'psum_14_load' <Predicate = (!icmp_ln633)> <Delay = 0.54> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 524 [1/1] (0.21ns)   --->   "%reuse_select105 = select i1 %addr_cmp104, i32 %reuse_reg100_load, i32 %psum_14_load" [tools.cpp:642]   --->   Operation 524 'select' 'reuse_select105' <Predicate = (!icmp_ln633)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 525 [1/1] (1.47ns)   --->   "%fifo_CONV3_ACC_14_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_CONV3_ACC_14" [tools.cpp:650]   --->   Operation 525 'read' 'fifo_CONV3_ACC_14_read' <Predicate = (!icmp_ln633)> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_3 : Operation 526 [1/1] (0.36ns)   --->   "%br_ln648 = br i1 %cmp20, void %if.else.14, void %if.end40.14" [tools.cpp:648]   --->   Operation 526 'br' 'br_ln648' <Predicate = (!icmp_ln633)> <Delay = 0.36>
ST_3 : Operation 527 [1/1] (0.79ns)   --->   "%add_ln654_14 = add i32 %reuse_select105, i32 %fifo_CONV3_ACC_14_read" [tools.cpp:654]   --->   Operation 527 'add' 'add_ln654_14' <Predicate = (!icmp_ln633 & !cmp20)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 528 [1/1] (0.36ns)   --->   "%br_ln0 = br void %if.end40.14"   --->   Operation 528 'br' 'br_ln0' <Predicate = (!icmp_ln633 & !cmp20)> <Delay = 0.36>
ST_3 : Operation 529 [1/1] (0.00ns)   --->   "%p_099 = phi i32 %add_ln654_14, void %if.else.14, i32 %fifo_CONV3_ACC_14_read, void %for.inc.13" [tools.cpp:654]   --->   Operation 529 'phi' 'p_099' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 530 [1/1] (0.54ns)   --->   "%store_ln650 = store i32 %p_099, i4 %psum_14_addr" [tools.cpp:650]   --->   Operation 530 'store' 'store_ln650' <Predicate = true> <Delay = 0.54> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 531 [1/1] (0.36ns)   --->   "%store_ln654 = store i32 %p_099, i32 %reuse_reg100" [tools.cpp:654]   --->   Operation 531 'store' 'store_ln654' <Predicate = true> <Delay = 0.36>
ST_3 : Operation 532 [1/1] (1.47ns)   --->   "%write_ln658 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %CONV3_OUT_30, i32 %p_099" [tools.cpp:658]   --->   Operation 532 'write' 'write_ln658' <Predicate = (cmp44 & !cond15)> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_3 : Operation 533 [1/1] (0.00ns)   --->   "%br_ln658 = br void %V.i26.1435.exit" [tools.cpp:658]   --->   Operation 533 'br' 'br_ln658' <Predicate = (cmp44 & !cond15)> <Delay = 0.00>
ST_3 : Operation 534 [1/1] (1.47ns)   --->   "%write_ln658 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %CONV3_OUT_14, i32 %p_099" [tools.cpp:658]   --->   Operation 534 'write' 'write_ln658' <Predicate = (cmp44 & cond15)> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_3 : Operation 535 [1/1] (0.00ns)   --->   "%br_ln658 = br void %V.i26.1435.exit" [tools.cpp:658]   --->   Operation 535 'br' 'br_ln658' <Predicate = (cmp44 & cond15)> <Delay = 0.00>
ST_3 : Operation 536 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i32 %reuse_reg"   --->   Operation 536 'load' 'reuse_reg_load' <Predicate = (!icmp_ln633 & addr_cmp)> <Delay = 0.00>
ST_3 : Operation 537 [1/2] (0.54ns)   --->   "%psum_15_load = load i4 %psum_15_addr" [tools.cpp:654]   --->   Operation 537 'load' 'psum_15_load' <Predicate = (!icmp_ln633)> <Delay = 0.54> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 538 [1/1] (0.21ns)   --->   "%reuse_select = select i1 %addr_cmp, i32 %reuse_reg_load, i32 %psum_15_load" [tools.cpp:642]   --->   Operation 538 'select' 'reuse_select' <Predicate = (!icmp_ln633)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 539 [1/1] (1.47ns)   --->   "%fifo_CONV3_ACC_15_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_CONV3_ACC_15" [tools.cpp:650]   --->   Operation 539 'read' 'fifo_CONV3_ACC_15_read' <Predicate = (!icmp_ln633)> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_3 : Operation 540 [1/1] (0.36ns)   --->   "%br_ln648 = br i1 %cmp20, void %if.else.15, void %if.end40.15" [tools.cpp:648]   --->   Operation 540 'br' 'br_ln648' <Predicate = (!icmp_ln633)> <Delay = 0.36>
ST_3 : Operation 541 [1/1] (0.79ns)   --->   "%add_ln654_15 = add i32 %reuse_select, i32 %fifo_CONV3_ACC_15_read" [tools.cpp:654]   --->   Operation 541 'add' 'add_ln654_15' <Predicate = (!icmp_ln633 & !cmp20)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 542 [1/1] (0.36ns)   --->   "%br_ln0 = br void %if.end40.15"   --->   Operation 542 'br' 'br_ln0' <Predicate = (!icmp_ln633 & !cmp20)> <Delay = 0.36>
ST_3 : Operation 543 [1/1] (0.00ns)   --->   "%p_0 = phi i32 %add_ln654_15, void %if.else.15, i32 %fifo_CONV3_ACC_15_read, void %for.inc.14" [tools.cpp:654]   --->   Operation 543 'phi' 'p_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 544 [1/1] (0.54ns)   --->   "%store_ln650 = store i32 %p_0, i4 %psum_15_addr" [tools.cpp:650]   --->   Operation 544 'store' 'store_ln650' <Predicate = true> <Delay = 0.54> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 545 [1/1] (0.36ns)   --->   "%store_ln654 = store i32 %p_0, i32 %reuse_reg" [tools.cpp:654]   --->   Operation 545 'store' 'store_ln654' <Predicate = true> <Delay = 0.36>
ST_3 : Operation 546 [1/1] (1.47ns)   --->   "%write_ln658 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %CONV3_OUT_31, i32 %p_0" [tools.cpp:658]   --->   Operation 546 'write' 'write_ln658' <Predicate = (cmp44 & !cond15)> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_3 : Operation 547 [1/1] (0.00ns)   --->   "%br_ln658 = br void %V.i26.1536.exit" [tools.cpp:658]   --->   Operation 547 'br' 'br_ln658' <Predicate = (cmp44 & !cond15)> <Delay = 0.00>
ST_3 : Operation 548 [1/1] (1.47ns)   --->   "%write_ln658 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %CONV3_OUT_15, i32 %p_0" [tools.cpp:658]   --->   Operation 548 'write' 'write_ln658' <Predicate = (cmp44 & cond15)> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_3 : Operation 549 [1/1] (0.00ns)   --->   "%br_ln658 = br void %V.i26.1536.exit" [tools.cpp:658]   --->   Operation 549 'br' 'br_ln658' <Predicate = (cmp44 & cond15)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.362ns
The critical path consists of the following:
	'alloca' operation 124 bit ('indvar_flatten38') [91]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten38' [161]  (0.362 ns)

 <State 2>: 3.513ns
The critical path consists of the following:
	'load' operation 96 bit ('indvar_flatten14_load', tools.cpp:636) on local variable 'indvar_flatten14' [203]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln636', tools.cpp:636) [216]  (1.134 ns)
	'select' operation 1 bit ('select_ln633_1', tools.cpp:633) [221]  (0.255 ns)
	'or' operation 1 bit ('or_ln636', tools.cpp:636) [223]  (0.112 ns)
	'select' operation 32 bit ('select_ln636', tools.cpp:636) [224]  (0.213 ns)
	'add' operation 32 bit ('j_3', tools.cpp:639) [226]  (0.793 ns)
	'select' operation 32 bit ('select_ln639_1', tools.cpp:639) [230]  (0.213 ns)
	'icmp' operation 1 bit ('cmp44', tools.cpp:639) [234]  (0.793 ns)

 <State 3>: 4.097ns
The critical path consists of the following:
	fifo read operation ('fifo_CONV3_ACC_0_read', tools.cpp:650) on port 'fifo_CONV3_ACC_0' (tools.cpp:650) [243]  (1.471 ns)
	'add' operation 32 bit ('add_ln654', tools.cpp:654) [246]  (0.793 ns)
	multiplexor before 'phi' operation 32 bit ('p_071', tools.cpp:654) with incoming values : ('fifo_CONV3_ACC_0_read', tools.cpp:650) ('add_ln654', tools.cpp:654) [249]  (0.362 ns)
	'phi' operation 32 bit ('p_071', tools.cpp:654) with incoming values : ('fifo_CONV3_ACC_0_read', tools.cpp:650) ('add_ln654', tools.cpp:654) [249]  (0.000 ns)
	fifo write operation ('write_ln658', tools.cpp:658) on port 'CONV3_OUT_0' (tools.cpp:658) [260]  (1.471 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
