Classic Timing Analyzer report for DE2Bot
Tue Nov 10 19:16:14 2015
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'altpll1:inst11|altpll:altpll_component|_clk0'
  7. Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk0'
  8. Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk1'
  9. Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk2'
 10. Clock Setup: 'AUD_DACLR'
 11. Clock Setup: 'AUD_BCLK'
 12. Clock Hold: 'altpll1:inst11|altpll:altpll_component|_clk0'
 13. Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk0'
 14. Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk1'
 15. Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk2'
 16. tsu
 17. tco
 18. tpd
 19. th
 20. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------+-----------+-----------------------------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+
; Type                                                        ; Slack     ; Required Time                     ; Actual Time                                    ; From                                                                                                                         ; To                                                                                                                                  ; From Clock                                   ; To Clock                                     ; Failed Paths ;
+-------------------------------------------------------------+-----------+-----------------------------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+
; Worst-case tsu                                              ; N/A       ; None                              ; 12.048 ns                                      ; KEY[0]                                                                                                                       ; SCOMP:inst8|IR[3]                                                                                                                   ; --                                           ; CLOCK_50                                     ; 0            ;
; Worst-case tco                                              ; N/A       ; None                              ; 13.014 ns                                      ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[1]                                                                               ; HEX6[5]                                                                                                                             ; CLOCK_50                                     ; --                                           ; 0            ;
; Worst-case tpd                                              ; N/A       ; None                              ; 11.482 ns                                      ; ASLEEP                                                                                                                       ; LEDG[8]                                                                                                                             ; --                                           ; --                                           ; 0            ;
; Worst-case th                                               ; N/A       ; None                              ; 1.326 ns                                       ; SW[10]                                                                                                                       ; DIG_IN:inst5|B_DI[10]                                                                                                               ; --                                           ; CLOCK_50                                     ; 0            ;
; Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk1'   ; -6.352 ns ; 25.00 MHz ( period = 40.000 ns )  ; 18.97 MHz ( period = 52.704 ns )               ; VEL_CONTROL:inst52|POSITION_INT[0]                                                                                           ; VEL_CONTROL:inst52|MOTOR_CMD[13]                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1   ; altpll0:inst|altpll:altpll_component|_clk1   ; 1663         ;
; Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk2'   ; 0.492 ns  ; 100.00 MHz ( period = 10.000 ns ) ; N/A                                            ; VEL_CONTROL:inst51|MOTOR_CMD[12]                                                                                             ; VEL_CONTROL:inst51|MOTOR_PHASE                                                                                                      ; altpll0:inst|altpll:altpll_component|_clk1   ; altpll0:inst|altpll:altpll_component|_clk2   ; 0            ;
; Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk0'   ; 11.420 ns ; 12.50 MHz ( period = 80.000 ns )  ; N/A                                            ; TIMER:inst20|COUNT[5]                                                                                                        ; VEL_CONTROL:inst52|IO_DATA_INT[6]                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1   ; altpll0:inst|altpll:altpll_component|_clk0   ; 0            ;
; Clock Setup: 'altpll1:inst11|altpll:altpll_component|_clk0' ; 62.230 ns ; 14.73 MHz ( period = 67.901 ns )  ; 176.34 MHz ( period = 5.671 ns )               ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                         ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0            ;
; Clock Setup: 'AUD_DACLR'                                    ; N/A       ; None                              ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[8]                                                            ; DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a7~porta_address_reg8 ; AUD_DACLR                                    ; AUD_DACLR                                    ; 0            ;
; Clock Setup: 'AUD_BCLK'                                     ; N/A       ; None                              ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                          ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                                 ; AUD_BCLK                                     ; AUD_BCLK                                     ; 0            ;
; Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk0'    ; -2.296 ns ; 12.50 MHz ( period = 80.000 ns )  ; N/A                                            ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5] ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                           ; altpll0:inst|altpll:altpll_component|_clk0   ; altpll0:inst|altpll:altpll_component|_clk0   ; 202          ;
; Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk1'    ; -1.864 ns ; 25.00 MHz ( period = 40.000 ns )  ; N/A                                            ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24                                                           ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst7                                                                   ; altpll0:inst|altpll:altpll_component|_clk1   ; altpll0:inst|altpll:altpll_component|_clk1   ; 19           ;
; Clock Hold: 'altpll1:inst11|altpll:altpll_component|_clk0'  ; 0.391 ns  ; 14.73 MHz ( period = 67.901 ns )  ; N/A                                            ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]                                                                               ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0            ;
; Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk2'    ; 0.530 ns  ; 100.00 MHz ( period = 10.000 ns ) ; N/A                                            ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11]                                                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11]                                                           ; altpll0:inst|altpll:altpll_component|_clk2   ; altpll0:inst|altpll:altpll_component|_clk2   ; 0            ;
; Total number of failed paths                                ;           ;                                   ;                                                ;                                                                                                                              ;                                                                                                                                     ;                                              ;                                              ; 1884         ;
+-------------------------------------------------------------+-----------+-----------------------------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+
; Option                                                                                               ; Setting            ; From            ; To                        ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;                 ;                           ;             ;
; Timing Models                                                                                        ; Final              ;                 ;                           ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;                 ;                           ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;                 ;                           ;             ;
; Cut off read during write signal paths                                                               ; On                 ;                 ;                           ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;                 ;                           ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;                 ;                           ;             ;
; Ignore Clock Settings                                                                                ; Off                ;                 ;                           ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;                 ;                           ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;                 ;                           ;             ;
; Enable Clock Latency                                                                                 ; On                 ;                 ;                           ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;                 ;                           ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;                 ;                           ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;                 ;                           ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;                 ;                           ;             ;
; Number of destination nodes to report                                                                ; 10                 ;                 ;                           ;             ;
; Number of paths to report                                                                            ; 200                ;                 ;                           ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;                 ;                           ;             ;
; Use Fast Timing Models                                                                               ; Off                ;                 ;                           ;             ;
; Report IO Paths Separately                                                                           ; Off                ;                 ;                           ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;                 ;                           ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;                 ;                           ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;                 ;                           ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;                 ;                           ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;                 ;                           ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;                 ;                           ;             ;
; Cut Timing Path                                                                                      ; On                 ; delayed_wrptr_g ; rs_dgwp|dffpipe16|dffe17a ; dcfifo_31m1 ;
; Cut Timing Path                                                                                      ; On                 ; rdptr_g         ; ws_dgrp|dffpipe19|dffe20a ; dcfifo_31m1 ;
; Cut Timing Path                                                                                      ; On                 ; delayed_wrptr_g ; rs_dgwp|dffpipe16|dffe17a ; dcfifo_qtl1 ;
; Cut Timing Path                                                                                      ; On                 ; rdptr_g         ; ws_dgrp|dffpipe19|dffe20a ; dcfifo_qtl1 ;
+------------------------------------------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                                            ;
+----------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name                              ; Clock Setting Name ; Type       ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+----------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; altpll1:inst11|altpll:altpll_component|_clk0 ;                    ; PLL output ; 14.73 MHz        ; -2.384 ns     ; -2.384 ns    ; CLOCK_27 ; 6                     ; 11                  ; AUTO   ;              ;
; altpll1:inst11|altpll:altpll_component|_clk1 ;                    ; PLL output ; 12.0 MHz         ; -2.384 ns     ; -2.384 ns    ; CLOCK_27 ; 4                     ; 9                   ; AUTO   ;              ;
; altpll0:inst|altpll:altpll_component|_clk0   ;                    ; PLL output ; 12.5 MHz         ; -2.358 ns     ; -2.358 ns    ; CLOCK_50 ; 1                     ; 4                   ; AUTO   ;              ;
; altpll0:inst|altpll:altpll_component|_clk1   ;                    ; PLL output ; 25.0 MHz         ; -2.358 ns     ; -2.358 ns    ; CLOCK_50 ; 1                     ; 2                   ; AUTO   ;              ;
; altpll0:inst|altpll:altpll_component|_clk2   ;                    ; PLL output ; 100.0 MHz        ; -2.358 ns     ; -2.358 ns    ; CLOCK_50 ; 2                     ; 1                   ; AUTO   ;              ;
; CLOCK_27                                     ;                    ; User Pin   ; 27.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; CLOCK_50                                     ;                    ; User Pin   ; 50.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; SW[17]                                       ;                    ; User Pin   ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; AUD_DACLR                                    ;                    ; User Pin   ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; AUD_BCLK                                     ;                    ; User Pin   ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+----------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'altpll1:inst11|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                                   ; To                                                                                                                                                     ; From Clock                                   ; To Clock                                     ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 62.230 ns                               ; 176.34 MHz ( period = 5.671 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                   ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 5.457 ns                ;
; 63.642 ns                               ; 234.80 MHz ( period = 4.259 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.693 ns                 ; 4.051 ns                ;
; 63.649 ns                               ; 235.18 MHz ( period = 4.252 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.693 ns                 ; 4.044 ns                ;
; 63.655 ns                               ; 235.52 MHz ( period = 4.246 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.693 ns                 ; 4.038 ns                ;
; 63.677 ns                               ; 236.74 MHz ( period = 4.224 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.693 ns                 ; 4.016 ns                ;
; 63.680 ns                               ; 236.91 MHz ( period = 4.221 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.693 ns                 ; 4.013 ns                ;
; 63.688 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg3  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.636 ns                 ; 3.948 ns                ;
; 63.688 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg2  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.636 ns                 ; 3.948 ns                ;
; 63.688 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg1  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.636 ns                 ; 3.948 ns                ;
; 63.688 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg0  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.636 ns                 ; 3.948 ns                ;
; 63.766 ns                               ; 241.84 MHz ( period = 4.135 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.693 ns                 ; 3.927 ns                ;
; 63.789 ns                               ; 243.19 MHz ( period = 4.112 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                   ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.693 ns                 ; 3.904 ns                ;
; 63.865 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg3  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.636 ns                 ; 3.771 ns                ;
; 63.865 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg2  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.636 ns                 ; 3.771 ns                ;
; 63.865 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg1  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.636 ns                 ; 3.771 ns                ;
; 63.865 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg0  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.636 ns                 ; 3.771 ns                ;
; 63.915 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg3  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.636 ns                 ; 3.721 ns                ;
; 63.915 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg2  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.636 ns                 ; 3.721 ns                ;
; 63.915 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg1  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.636 ns                 ; 3.721 ns                ;
; 63.915 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg0  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.636 ns                 ; 3.721 ns                ;
; 63.953 ns                               ; 253.29 MHz ( period = 3.948 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.693 ns                 ; 3.740 ns                ;
; 63.965 ns                               ; 254.07 MHz ( period = 3.936 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_lsb_mux_reg                              ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[6]                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 3.720 ns                ;
; 63.989 ns                               ; 255.62 MHz ( period = 3.912 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_lsb_mux_reg                              ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[5]                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.683 ns                 ; 3.694 ns                ;
; 63.995 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg3  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.636 ns                 ; 3.641 ns                ;
; 63.995 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg2  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.636 ns                 ; 3.641 ns                ;
; 63.995 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg1  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.636 ns                 ; 3.641 ns                ;
; 63.995 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg0  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.636 ns                 ; 3.641 ns                ;
; 63.997 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg3  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.636 ns                 ; 3.639 ns                ;
; 63.997 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg2  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.636 ns                 ; 3.639 ns                ;
; 63.997 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg1  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.636 ns                 ; 3.639 ns                ;
; 63.997 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg0  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.636 ns                 ; 3.639 ns                ;
; 63.998 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg3  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.636 ns                 ; 3.638 ns                ;
; 63.998 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg2  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.636 ns                 ; 3.638 ns                ;
; 63.998 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg1  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.636 ns                 ; 3.638 ns                ;
; 63.998 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg0  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.636 ns                 ; 3.638 ns                ;
; 63.998 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg3  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.636 ns                 ; 3.638 ns                ;
; 63.998 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg2  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.636 ns                 ; 3.638 ns                ;
; 63.998 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg1  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.636 ns                 ; 3.638 ns                ;
; 63.998 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg0  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.636 ns                 ; 3.638 ns                ;
; 64.044 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg3  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.636 ns                 ; 3.592 ns                ;
; 64.044 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg2  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.636 ns                 ; 3.592 ns                ;
; 64.044 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg1  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.636 ns                 ; 3.592 ns                ;
; 64.044 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg0  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.636 ns                 ; 3.592 ns                ;
; 64.085 ns                               ; 262.05 MHz ( period = 3.816 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[3]                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.693 ns                 ; 3.608 ns                ;
; 64.215 ns                               ; 271.30 MHz ( period = 3.686 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_lsb_mux_reg                              ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a5                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.472 ns                ;
; 64.255 ns                               ; 274.27 MHz ( period = 3.646 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_msb_mux_reg                              ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[6]                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 3.430 ns                ;
; 64.270 ns                               ; 275.41 MHz ( period = 3.631 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_stop_bit                                                                                          ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.693 ns                 ; 3.423 ns                ;
; 64.279 ns                               ; 276.09 MHz ( period = 3.622 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_msb_mux_reg                              ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[5]                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.683 ns                 ; 3.404 ns                ;
; 64.291 ns                               ; 277.01 MHz ( period = 3.610 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.670 ns                 ; 3.379 ns                ;
; 64.310 ns                               ; 278.47 MHz ( period = 3.591 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|p0addr                                                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[4]                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.683 ns                 ; 3.373 ns                ;
; 64.312 ns                               ; 278.63 MHz ( period = 3.589 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|p0addr                                                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[3]                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.683 ns                 ; 3.371 ns                ;
; 64.322 ns                               ; 279.41 MHz ( period = 3.579 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.670 ns                 ; 3.348 ns                ;
; 64.381 ns                               ; 284.09 MHz ( period = 3.520 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                   ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[6]                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 3.304 ns                ;
; 64.405 ns                               ; 286.04 MHz ( period = 3.496 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                   ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[5]                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.683 ns                 ; 3.278 ns                ;
; 64.439 ns                               ; 288.85 MHz ( period = 3.462 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.674 ns                 ; 3.235 ns                ;
; 64.439 ns                               ; 288.85 MHz ( period = 3.462 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.674 ns                 ; 3.235 ns                ;
; 64.439 ns                               ; 288.85 MHz ( period = 3.462 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.674 ns                 ; 3.235 ns                ;
; 64.439 ns                               ; 288.85 MHz ( period = 3.462 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.674 ns                 ; 3.235 ns                ;
; 64.439 ns                               ; 288.85 MHz ( period = 3.462 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.674 ns                 ; 3.235 ns                ;
; 64.439 ns                               ; 288.85 MHz ( period = 3.462 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.674 ns                 ; 3.235 ns                ;
; 64.439 ns                               ; 288.85 MHz ( period = 3.462 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.674 ns                 ; 3.235 ns                ;
; 64.446 ns                               ; 289.44 MHz ( period = 3.455 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.670 ns                 ; 3.224 ns                ;
; 64.446 ns                               ; 289.44 MHz ( period = 3.455 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.674 ns                 ; 3.228 ns                ;
; 64.446 ns                               ; 289.44 MHz ( period = 3.455 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.674 ns                 ; 3.228 ns                ;
; 64.446 ns                               ; 289.44 MHz ( period = 3.455 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.674 ns                 ; 3.228 ns                ;
; 64.446 ns                               ; 289.44 MHz ( period = 3.455 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.674 ns                 ; 3.228 ns                ;
; 64.446 ns                               ; 289.44 MHz ( period = 3.455 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.674 ns                 ; 3.228 ns                ;
; 64.446 ns                               ; 289.44 MHz ( period = 3.455 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.674 ns                 ; 3.228 ns                ;
; 64.446 ns                               ; 289.44 MHz ( period = 3.455 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.674 ns                 ; 3.228 ns                ;
; 64.450 ns                               ; 289.77 MHz ( period = 3.451 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.674 ns                 ; 3.224 ns                ;
; 64.450 ns                               ; 289.77 MHz ( period = 3.451 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.674 ns                 ; 3.224 ns                ;
; 64.450 ns                               ; 289.77 MHz ( period = 3.451 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.674 ns                 ; 3.224 ns                ;
; 64.450 ns                               ; 289.77 MHz ( period = 3.451 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.674 ns                 ; 3.224 ns                ;
; 64.450 ns                               ; 289.77 MHz ( period = 3.451 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.674 ns                 ; 3.224 ns                ;
; 64.450 ns                               ; 289.77 MHz ( period = 3.451 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.674 ns                 ; 3.224 ns                ;
; 64.450 ns                               ; 289.77 MHz ( period = 3.451 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.674 ns                 ; 3.224 ns                ;
; 64.472 ns                               ; 291.63 MHz ( period = 3.429 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.674 ns                 ; 3.202 ns                ;
; 64.472 ns                               ; 291.63 MHz ( period = 3.429 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.674 ns                 ; 3.202 ns                ;
; 64.472 ns                               ; 291.63 MHz ( period = 3.429 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.674 ns                 ; 3.202 ns                ;
; 64.472 ns                               ; 291.63 MHz ( period = 3.429 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.674 ns                 ; 3.202 ns                ;
; 64.472 ns                               ; 291.63 MHz ( period = 3.429 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.674 ns                 ; 3.202 ns                ;
; 64.472 ns                               ; 291.63 MHz ( period = 3.429 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.674 ns                 ; 3.202 ns                ;
; 64.472 ns                               ; 291.63 MHz ( period = 3.429 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.674 ns                 ; 3.202 ns                ;
; 64.475 ns                               ; 291.89 MHz ( period = 3.426 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.674 ns                 ; 3.199 ns                ;
; 64.475 ns                               ; 291.89 MHz ( period = 3.426 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.674 ns                 ; 3.199 ns                ;
; 64.475 ns                               ; 291.89 MHz ( period = 3.426 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.674 ns                 ; 3.199 ns                ;
; 64.475 ns                               ; 291.89 MHz ( period = 3.426 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.674 ns                 ; 3.199 ns                ;
; 64.475 ns                               ; 291.89 MHz ( period = 3.426 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.674 ns                 ; 3.199 ns                ;
; 64.475 ns                               ; 291.89 MHz ( period = 3.426 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.674 ns                 ; 3.199 ns                ;
; 64.475 ns                               ; 291.89 MHz ( period = 3.426 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.674 ns                 ; 3.199 ns                ;
; 64.505 ns                               ; 294.46 MHz ( period = 3.396 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_msb_mux_reg                              ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a5                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.182 ns                ;
; 64.517 ns                               ; 295.51 MHz ( period = 3.384 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                   ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.670 ns                 ; 3.153 ns                ;
; 64.517 ns                               ; 295.51 MHz ( period = 3.384 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                   ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.670 ns                 ; 3.153 ns                ;
; 64.517 ns                               ; 295.51 MHz ( period = 3.384 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                   ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.670 ns                 ; 3.153 ns                ;
; 64.517 ns                               ; 295.51 MHz ( period = 3.384 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                   ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.670 ns                 ; 3.153 ns                ;
; 64.517 ns                               ; 295.51 MHz ( period = 3.384 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                   ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.670 ns                 ; 3.153 ns                ;
; 64.517 ns                               ; 295.51 MHz ( period = 3.384 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                   ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.670 ns                 ; 3.153 ns                ;
; 64.517 ns                               ; 295.51 MHz ( period = 3.384 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                   ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.670 ns                 ; 3.153 ns                ;
; 64.542 ns                               ; 297.71 MHz ( period = 3.359 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_data                                                                                              ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.693 ns                 ; 3.151 ns                ;
; 64.562 ns                               ; 299.49 MHz ( period = 3.339 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                   ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.674 ns                 ; 3.112 ns                ;
; 64.562 ns                               ; 299.49 MHz ( period = 3.339 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                   ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.674 ns                 ; 3.112 ns                ;
; 64.562 ns                               ; 299.49 MHz ( period = 3.339 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                   ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.674 ns                 ; 3.112 ns                ;
; 64.562 ns                               ; 299.49 MHz ( period = 3.339 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                   ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.674 ns                 ; 3.112 ns                ;
; 64.562 ns                               ; 299.49 MHz ( period = 3.339 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                   ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.674 ns                 ; 3.112 ns                ;
; 64.562 ns                               ; 299.49 MHz ( period = 3.339 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                   ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.674 ns                 ; 3.112 ns                ;
; 64.562 ns                               ; 299.49 MHz ( period = 3.339 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                   ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.674 ns                 ; 3.112 ns                ;
; 64.563 ns                               ; 299.58 MHz ( period = 3.338 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.674 ns                 ; 3.111 ns                ;
; 64.563 ns                               ; 299.58 MHz ( period = 3.338 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.674 ns                 ; 3.111 ns                ;
; 64.563 ns                               ; 299.58 MHz ( period = 3.338 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.674 ns                 ; 3.111 ns                ;
; 64.563 ns                               ; 299.58 MHz ( period = 3.338 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.674 ns                 ; 3.111 ns                ;
; 64.563 ns                               ; 299.58 MHz ( period = 3.338 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.674 ns                 ; 3.111 ns                ;
; 64.563 ns                               ; 299.58 MHz ( period = 3.338 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.674 ns                 ; 3.111 ns                ;
; 64.563 ns                               ; 299.58 MHz ( period = 3.338 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.674 ns                 ; 3.111 ns                ;
; 64.583 ns                               ; 301.39 MHz ( period = 3.318 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.670 ns                 ; 3.087 ns                ;
; 64.590 ns                               ; 302.02 MHz ( period = 3.311 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|p0addr                                                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[2]                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.683 ns                 ; 3.093 ns                ;
; 64.618 ns                               ; 304.60 MHz ( period = 3.283 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_lsb_mux_reg                              ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a6                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 3.067 ns                ;
; 64.631 ns                               ; 305.81 MHz ( period = 3.270 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                   ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a5                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.056 ns                ;
; 64.669 ns                               ; 309.41 MHz ( period = 3.232 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a3                  ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_lsb_mux_reg                              ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.689 ns                 ; 3.020 ns                ;
; 64.680 ns                               ; 310.46 MHz ( period = 3.221 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.670 ns                 ; 2.990 ns                ;
; 64.702 ns                               ; 312.60 MHz ( period = 3.199 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_stop_bit                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.670 ns                 ; 2.968 ns                ;
; 64.710 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|p0addr                                                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg3  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.695 ns                 ; 2.985 ns                ;
; 64.710 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|p0addr                                                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg2  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.695 ns                 ; 2.985 ns                ;
; 64.710 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|p0addr                                                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg1  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.695 ns                 ; 2.985 ns                ;
; 64.710 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|p0addr                                                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg0  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.695 ns                 ; 2.985 ns                ;
; 64.711 ns                               ; 313.48 MHz ( period = 3.190 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.670 ns                 ; 2.959 ns                ;
; 64.715 ns                               ; 313.87 MHz ( period = 3.186 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a2                  ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_lsb_mux_reg                              ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.693 ns                 ; 2.978 ns                ;
; 64.717 ns                               ; 314.07 MHz ( period = 3.184 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[1]                                                                                                       ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.674 ns                 ; 2.957 ns                ;
; 64.719 ns                               ; 314.27 MHz ( period = 3.182 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[2]                                                                                                       ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.674 ns                 ; 2.955 ns                ;
; 64.733 ns                               ; 315.66 MHz ( period = 3.168 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_stop_bit                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.670 ns                 ; 2.937 ns                ;
; 64.747 ns                               ; 317.06 MHz ( period = 3.154 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.670 ns                 ; 2.923 ns                ;
; 64.747 ns                               ; 317.06 MHz ( period = 3.154 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.670 ns                 ; 2.923 ns                ;
; 64.747 ns                               ; 317.06 MHz ( period = 3.154 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.670 ns                 ; 2.923 ns                ;
; 64.747 ns                               ; 317.06 MHz ( period = 3.154 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.670 ns                 ; 2.923 ns                ;
; 64.747 ns                               ; 317.06 MHz ( period = 3.154 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.670 ns                 ; 2.923 ns                ;
; 64.747 ns                               ; 317.06 MHz ( period = 3.154 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.670 ns                 ; 2.923 ns                ;
; 64.747 ns                               ; 317.06 MHz ( period = 3.154 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.670 ns                 ; 2.923 ns                ;
; 64.748 ns                               ; 317.16 MHz ( period = 3.153 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[1]                                                                                                       ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.674 ns                 ; 2.926 ns                ;
; 64.748 ns                               ; 317.16 MHz ( period = 3.153 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.674 ns                 ; 2.926 ns                ;
; 64.748 ns                               ; 317.16 MHz ( period = 3.153 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.674 ns                 ; 2.926 ns                ;
; 64.748 ns                               ; 317.16 MHz ( period = 3.153 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.674 ns                 ; 2.926 ns                ;
; 64.748 ns                               ; 317.16 MHz ( period = 3.153 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.674 ns                 ; 2.926 ns                ;
; 64.748 ns                               ; 317.16 MHz ( period = 3.153 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.674 ns                 ; 2.926 ns                ;
; 64.748 ns                               ; 317.16 MHz ( period = 3.153 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.674 ns                 ; 2.926 ns                ;
; 64.748 ns                               ; 317.16 MHz ( period = 3.153 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.674 ns                 ; 2.926 ns                ;
; 64.750 ns                               ; 317.36 MHz ( period = 3.151 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[2]                                                                                                       ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.674 ns                 ; 2.924 ns                ;
; 64.778 ns                               ; 320.20 MHz ( period = 3.123 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.670 ns                 ; 2.892 ns                ;
; 64.778 ns                               ; 320.20 MHz ( period = 3.123 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.670 ns                 ; 2.892 ns                ;
; 64.778 ns                               ; 320.20 MHz ( period = 3.123 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.670 ns                 ; 2.892 ns                ;
; 64.778 ns                               ; 320.20 MHz ( period = 3.123 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.670 ns                 ; 2.892 ns                ;
; 64.778 ns                               ; 320.20 MHz ( period = 3.123 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.670 ns                 ; 2.892 ns                ;
; 64.778 ns                               ; 320.20 MHz ( period = 3.123 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.670 ns                 ; 2.892 ns                ;
; 64.778 ns                               ; 320.20 MHz ( period = 3.123 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.670 ns                 ; 2.892 ns                ;
; 64.829 ns                               ; 325.52 MHz ( period = 3.072 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                   ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.670 ns                 ; 2.841 ns                ;
; 64.835 ns                               ; 326.16 MHz ( period = 3.066 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.670 ns                 ; 2.835 ns                ;
; 64.856 ns                               ; 328.41 MHz ( period = 3.045 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 2.831 ns                ;
; 64.857 ns                               ; 328.52 MHz ( period = 3.044 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_stop_bit                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.670 ns                 ; 2.813 ns                ;
; 64.859 ns                               ; 328.73 MHz ( period = 3.042 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|p0addr                                                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|sub_parity6a0                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.683 ns                 ; 2.824 ns                ;
; 64.859 ns                               ; 328.73 MHz ( period = 3.042 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|p0addr                                                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|sub_parity6a1                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.683 ns                 ; 2.824 ns                ;
; 64.859 ns                               ; 328.73 MHz ( period = 3.042 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|p0addr                                                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|parity5                       ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.683 ns                 ; 2.824 ns                ;
; 64.859 ns                               ; 328.73 MHz ( period = 3.042 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|p0addr                                                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[0]                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.683 ns                 ; 2.824 ns                ;
; 64.863 ns                               ; 329.16 MHz ( period = 3.038 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 2.824 ns                ;
; 64.865 ns                               ; 329.38 MHz ( period = 3.036 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[0]                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[6]                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.689 ns                 ; 2.824 ns                ;
; 64.869 ns                               ; 329.82 MHz ( period = 3.032 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 2.818 ns                ;
; 64.872 ns                               ; 330.14 MHz ( period = 3.029 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[1]                                                                                                       ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.674 ns                 ; 2.802 ns                ;
; 64.874 ns                               ; 330.36 MHz ( period = 3.027 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[2]                                                                                                       ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.674 ns                 ; 2.800 ns                ;
; 64.876 ns                               ; 330.58 MHz ( period = 3.025 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_lsb_mux_reg                              ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_msb_mux_reg                              ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 2.811 ns                ;
; 64.882 ns                               ; 331.24 MHz ( period = 3.019 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[3]                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.674 ns                 ; 2.792 ns                ;
; 64.882 ns                               ; 331.24 MHz ( period = 3.019 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[3]                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.674 ns                 ; 2.792 ns                ;
; 64.882 ns                               ; 331.24 MHz ( period = 3.019 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[3]                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.674 ns                 ; 2.792 ns                ;
; 64.882 ns                               ; 331.24 MHz ( period = 3.019 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[3]                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.674 ns                 ; 2.792 ns                ;
; 64.882 ns                               ; 331.24 MHz ( period = 3.019 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[3]                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.674 ns                 ; 2.792 ns                ;
; 64.882 ns                               ; 331.24 MHz ( period = 3.019 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[3]                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.674 ns                 ; 2.792 ns                ;
; 64.882 ns                               ; 331.24 MHz ( period = 3.019 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[3]                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.674 ns                 ; 2.792 ns                ;
; 64.889 ns                               ; 332.01 MHz ( period = 3.012 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[0]                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[5]                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 2.798 ns                ;
; 64.891 ns                               ; 332.23 MHz ( period = 3.010 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 2.796 ns                ;
; 64.894 ns                               ; 332.56 MHz ( period = 3.007 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 2.793 ns                ;
; 64.902 ns                               ; 333.44 MHz ( period = 2.999 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.670 ns                 ; 2.768 ns                ;
; 64.902 ns                               ; 333.44 MHz ( period = 2.999 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.670 ns                 ; 2.768 ns                ;
; 64.902 ns                               ; 333.44 MHz ( period = 2.999 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.670 ns                 ; 2.768 ns                ;
; 64.902 ns                               ; 333.44 MHz ( period = 2.999 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.670 ns                 ; 2.768 ns                ;
; 64.902 ns                               ; 333.44 MHz ( period = 2.999 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.670 ns                 ; 2.768 ns                ;
; 64.902 ns                               ; 333.44 MHz ( period = 2.999 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.670 ns                 ; 2.768 ns                ;
; 64.902 ns                               ; 333.44 MHz ( period = 2.999 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.670 ns                 ; 2.768 ns                ;
; 64.903 ns                               ; 333.56 MHz ( period = 2.998 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_bit                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.693 ns                 ; 2.790 ns                ;
; 64.908 ns                               ; 334.11 MHz ( period = 2.993 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_msb_mux_reg                              ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a6                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 2.777 ns                ;
; 64.914 ns                               ; 334.78 MHz ( period = 2.987 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|parity11                     ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[6]                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.689 ns                 ; 2.775 ns                ;
; 64.938 ns                               ; 337.50 MHz ( period = 2.963 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|parity11                     ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[5]                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 2.749 ns                ;
; 64.949 ns                               ; 338.75 MHz ( period = 2.952 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.wait_for_tick                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.670 ns                 ; 2.721 ns                ;
; 64.950 ns                               ; 338.87 MHz ( period = 2.951 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|p0addr                                                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[1]                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.683 ns                 ; 2.733 ns                ;
; 64.972 ns                               ; 341.41 MHz ( period = 2.929 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.670 ns                 ; 2.698 ns                ;
; 64.980 ns                               ; 342.35 MHz ( period = 2.921 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.wait_for_tick                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.670 ns                 ; 2.690 ns                ;
; 64.980 ns                               ; 342.35 MHz ( period = 2.921 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 2.707 ns                ;
; 64.987 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg7 ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a7~porta_memory_reg0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.632 ns                 ; 2.645 ns                ;
; 64.987 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg6 ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a6~porta_memory_reg0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.632 ns                 ; 2.645 ns                ;
; 64.987 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg5 ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a5~porta_memory_reg0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.632 ns                 ; 2.645 ns                ;
; 64.987 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg4 ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a4~porta_memory_reg0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.632 ns                 ; 2.645 ns                ;
; 64.987 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg3 ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a3~porta_memory_reg0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.632 ns                 ; 2.645 ns                ;
; 64.987 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg2 ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a2~porta_memory_reg0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.632 ns                 ; 2.645 ns                ;
; 64.987 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg1 ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a1~porta_memory_reg0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.632 ns                 ; 2.645 ns                ;
; 64.987 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg0 ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_memory_reg0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.632 ns                 ; 2.645 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                        ;                                                                                                                                                        ;                                              ;                                              ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------+-----------------------------------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                   ; To                                                                                                                                                   ; From Clock                                 ; To Clock                                   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 11.420 ns                               ; None                                                ; TIMER:inst20|COUNT[5]  ; VEL_CONTROL:inst52|IO_DATA_INT[6]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 9.021 ns                ;
; 11.595 ns                               ; None                                                ; TIMER:inst20|COUNT[13] ; VEL_CONTROL:inst52|IO_DATA_INT[6]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 8.846 ns                ;
; 11.595 ns                               ; None                                                ; TIMER:inst20|COUNT[5]  ; VEL_CONTROL:inst52|IO_DATA_INT[3]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 8.846 ns                ;
; 11.608 ns                               ; None                                                ; TIMER:inst20|COUNT[5]  ; VEL_CONTROL:inst52|IO_DATA_INT[1]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 8.833 ns                ;
; 11.625 ns                               ; None                                                ; TIMER:inst20|COUNT[6]  ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~porta_datain_reg6 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.354 ns                 ; 5.729 ns                ;
; 11.628 ns                               ; None                                                ; TIMER:inst20|COUNT[5]  ; VEL_CONTROL:inst52|IO_DATA_INT[5]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 8.813 ns                ;
; 11.640 ns                               ; None                                                ; TIMER:inst20|COUNT[5]  ; VEL_CONTROL:inst52|IO_DATA_INT[8]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 8.801 ns                ;
; 11.658 ns                               ; None                                                ; TIMER:inst20|COUNT[13] ; VEL_CONTROL:inst52|IO_DATA_INT[5]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 8.783 ns                ;
; 11.662 ns                               ; None                                                ; TIMER:inst20|COUNT[5]  ; VEL_CONTROL:inst52|IO_DATA_INT[4]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 8.779 ns                ;
; 11.713 ns                               ; None                                                ; TIMER:inst20|COUNT[9]  ; VEL_CONTROL:inst52|IO_DATA_INT[6]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 8.728 ns                ;
; 11.717 ns                               ; None                                                ; TIMER:inst20|COUNT[5]  ; VEL_CONTROL:inst52|IO_DATA_INT[9]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 8.724 ns                ;
; 11.720 ns                               ; None                                                ; TIMER:inst20|COUNT[5]  ; VEL_CONTROL:inst52|IO_DATA_INT[7]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 8.721 ns                ;
; 11.741 ns                               ; None                                                ; TIMER:inst20|COUNT[5]  ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~porta_datain_reg5 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.354 ns                 ; 5.613 ns                ;
; 11.776 ns                               ; None                                                ; TIMER:inst20|COUNT[9]  ; VEL_CONTROL:inst52|IO_DATA_INT[5]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 8.665 ns                ;
; 11.796 ns                               ; None                                                ; TIMER:inst20|COUNT[10] ; VEL_CONTROL:inst52|IO_DATA_INT[6]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 8.645 ns                ;
; 11.809 ns                               ; None                                                ; TIMER:inst20|COUNT[5]  ; VEL_CONTROL:inst52|IO_DATA_INT[0]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 8.632 ns                ;
; 11.847 ns                               ; None                                                ; TIMER:inst20|COUNT[13] ; VEL_CONTROL:inst52|IO_DATA_INT[0]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 8.594 ns                ;
; 11.859 ns                               ; None                                                ; TIMER:inst20|COUNT[10] ; VEL_CONTROL:inst52|IO_DATA_INT[5]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 8.582 ns                ;
; 11.920 ns                               ; None                                                ; TIMER:inst20|COUNT[5]  ; VEL_CONTROL:inst52|IO_DATA_INT[2]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 8.521 ns                ;
; 11.928 ns                               ; None                                                ; TIMER:inst20|COUNT[9]  ; VEL_CONTROL:inst52|IO_DATA_INT[8]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 8.513 ns                ;
; 11.955 ns                               ; None                                                ; TIMER:inst20|COUNT[9]  ; VEL_CONTROL:inst52|IO_DATA_INT[4]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 8.486 ns                ;
; 11.964 ns                               ; None                                                ; TIMER:inst20|COUNT[9]  ; VEL_CONTROL:inst52|IO_DATA_INT[0]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 8.477 ns                ;
; 11.980 ns                               ; None                                                ; TIMER:inst20|COUNT[7]  ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~porta_datain_reg7 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.354 ns                 ; 5.374 ns                ;
; 11.982 ns                               ; None                                                ; TIMER:inst20|COUNT[13] ; VEL_CONTROL:inst52|IO_DATA_INT[8]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 8.459 ns                ;
; 12.001 ns                               ; None                                                ; TIMER:inst20|COUNT[1]  ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~porta_datain_reg1 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.354 ns                 ; 5.353 ns                ;
; 12.003 ns                               ; None                                                ; TIMER:inst20|COUNT[1]  ; VEL_CONTROL:inst52|IO_DATA_INT[6]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 8.438 ns                ;
; 12.007 ns                               ; None                                                ; TIMER:inst20|COUNT[13] ; VEL_CONTROL:inst52|IO_DATA_INT[4]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 8.434 ns                ;
; 12.011 ns                               ; None                                                ; TIMER:inst20|COUNT[11] ; VEL_CONTROL:inst52|IO_DATA_INT[6]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 8.430 ns                ;
; 12.011 ns                               ; None                                                ; TIMER:inst20|COUNT[10] ; VEL_CONTROL:inst52|IO_DATA_INT[8]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 8.430 ns                ;
; 12.019 ns                               ; None                                                ; TIMER:inst20|COUNT[9]  ; VEL_CONTROL:inst52|IO_DATA_INT[9]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 8.422 ns                ;
; 12.021 ns                               ; None                                                ; TIMER:inst20|COUNT[2]  ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~porta_datain_reg2 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.354 ns                 ; 5.333 ns                ;
; 12.021 ns                               ; None                                                ; TIMER:inst20|COUNT[14] ; VEL_CONTROL:inst52|IO_DATA_INT[6]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 8.420 ns                ;
; 12.021 ns                               ; None                                                ; TIMER:inst20|COUNT[5]  ; SCOMP:inst8|AC[5]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.386 ns                 ; 5.365 ns                ;
; 12.022 ns                               ; None                                                ; TIMER:inst20|COUNT[9]  ; VEL_CONTROL:inst52|IO_DATA_INT[7]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 8.419 ns                ;
; 12.032 ns                               ; None                                                ; TIMER:inst20|COUNT[6]  ; VEL_CONTROL:inst52|IO_DATA_INT[6]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 8.409 ns                ;
; 12.038 ns                               ; None                                                ; TIMER:inst20|COUNT[10] ; VEL_CONTROL:inst52|IO_DATA_INT[4]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 8.403 ns                ;
; 12.047 ns                               ; None                                                ; TIMER:inst20|COUNT[10] ; VEL_CONTROL:inst52|IO_DATA_INT[0]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 8.394 ns                ;
; 12.070 ns                               ; None                                                ; TIMER:inst20|COUNT[5]  ; VEL_CONTROL:inst51|IO_DATA_INT[3]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.601 ns                 ; 8.531 ns                ;
; 12.074 ns                               ; None                                                ; TIMER:inst20|COUNT[11] ; VEL_CONTROL:inst52|IO_DATA_INT[5]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 8.367 ns                ;
; 12.080 ns                               ; None                                                ; TIMER:inst20|COUNT[13] ; VEL_CONTROL:inst52|IO_DATA_INT[9]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 8.361 ns                ;
; 12.081 ns                               ; None                                                ; TIMER:inst20|COUNT[13] ; VEL_CONTROL:inst52|IO_DATA_INT[7]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 8.360 ns                ;
; 12.084 ns                               ; None                                                ; TIMER:inst20|COUNT[14] ; VEL_CONTROL:inst52|IO_DATA_INT[5]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 8.357 ns                ;
; 12.102 ns                               ; None                                                ; TIMER:inst20|COUNT[10] ; VEL_CONTROL:inst52|IO_DATA_INT[9]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 8.339 ns                ;
; 12.105 ns                               ; None                                                ; TIMER:inst20|COUNT[10] ; VEL_CONTROL:inst52|IO_DATA_INT[7]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 8.336 ns                ;
; 12.156 ns                               ; None                                                ; TIMER:inst20|COUNT[9]  ; VEL_CONTROL:inst52|IO_DATA_INT[3]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 8.285 ns                ;
; 12.164 ns                               ; None                                                ; TIMER:inst20|COUNT[5]  ; VEL_CONTROL:inst51|IO_DATA_INT[9]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.601 ns                 ; 8.437 ns                ;
; 12.171 ns                               ; None                                                ; TIMER:inst20|COUNT[9]  ; VEL_CONTROL:inst52|IO_DATA_INT[1]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 8.270 ns                ;
; 12.178 ns                               ; None                                                ; TIMER:inst20|COUNT[1]  ; VEL_CONTROL:inst52|IO_DATA_INT[3]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 8.263 ns                ;
; 12.191 ns                               ; None                                                ; TIMER:inst20|COUNT[1]  ; VEL_CONTROL:inst52|IO_DATA_INT[1]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 8.250 ns                ;
; 12.199 ns                               ; None                                                ; TIMER:inst20|COUNT[3]  ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~porta_datain_reg3 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.354 ns                 ; 5.155 ns                ;
; 12.207 ns                               ; None                                                ; TIMER:inst20|COUNT[6]  ; VEL_CONTROL:inst52|IO_DATA_INT[3]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 8.234 ns                ;
; 12.211 ns                               ; None                                                ; TIMER:inst20|COUNT[1]  ; VEL_CONTROL:inst52|IO_DATA_INT[5]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 8.230 ns                ;
; 12.220 ns                               ; None                                                ; TIMER:inst20|COUNT[6]  ; VEL_CONTROL:inst52|IO_DATA_INT[1]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 8.221 ns                ;
; 12.222 ns                               ; None                                                ; TIMER:inst20|COUNT[9]  ; VEL_CONTROL:inst52|IO_DATA_INT[2]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 8.219 ns                ;
; 12.223 ns                               ; None                                                ; TIMER:inst20|COUNT[1]  ; VEL_CONTROL:inst52|IO_DATA_INT[8]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 8.218 ns                ;
; 12.226 ns                               ; None                                                ; TIMER:inst20|COUNT[11] ; VEL_CONTROL:inst52|IO_DATA_INT[8]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 8.215 ns                ;
; 12.235 ns                               ; None                                                ; TIMER:inst20|COUNT[7]  ; VEL_CONTROL:inst52|IO_DATA_INT[6]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 8.206 ns                ;
; 12.239 ns                               ; None                                                ; TIMER:inst20|COUNT[10] ; VEL_CONTROL:inst52|IO_DATA_INT[3]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 8.202 ns                ;
; 12.240 ns                               ; None                                                ; TIMER:inst20|COUNT[6]  ; VEL_CONTROL:inst52|IO_DATA_INT[5]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 8.201 ns                ;
; 12.245 ns                               ; None                                                ; TIMER:inst20|COUNT[1]  ; VEL_CONTROL:inst52|IO_DATA_INT[4]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 8.196 ns                ;
; 12.252 ns                               ; None                                                ; TIMER:inst20|COUNT[6]  ; VEL_CONTROL:inst52|IO_DATA_INT[8]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 8.189 ns                ;
; 12.253 ns                               ; None                                                ; TIMER:inst20|COUNT[11] ; VEL_CONTROL:inst52|IO_DATA_INT[4]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 8.188 ns                ;
; 12.254 ns                               ; None                                                ; TIMER:inst20|COUNT[10] ; VEL_CONTROL:inst52|IO_DATA_INT[1]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 8.187 ns                ;
; 12.262 ns                               ; None                                                ; TIMER:inst20|COUNT[11] ; VEL_CONTROL:inst52|IO_DATA_INT[0]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 8.179 ns                ;
; 12.273 ns                               ; None                                                ; TIMER:inst20|COUNT[14] ; VEL_CONTROL:inst52|IO_DATA_INT[0]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 8.168 ns                ;
; 12.274 ns                               ; None                                                ; TIMER:inst20|COUNT[6]  ; VEL_CONTROL:inst52|IO_DATA_INT[4]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 8.167 ns                ;
; 12.280 ns                               ; None                                                ; TIMER:inst20|COUNT[13] ; VEL_CONTROL:inst52|IO_DATA_INT[2]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 8.161 ns                ;
; 12.293 ns                               ; None                                                ; TIMER:inst20|COUNT[5]  ; VEL_CONTROL:inst51|IO_DATA_INT[1]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.601 ns                 ; 8.308 ns                ;
; 12.298 ns                               ; None                                                ; TIMER:inst20|COUNT[4]  ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~porta_datain_reg4 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.354 ns                 ; 5.056 ns                ;
; 12.300 ns                               ; None                                                ; TIMER:inst20|COUNT[1]  ; VEL_CONTROL:inst52|IO_DATA_INT[9]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 8.141 ns                ;
; 12.303 ns                               ; None                                                ; TIMER:inst20|COUNT[1]  ; VEL_CONTROL:inst52|IO_DATA_INT[7]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 8.138 ns                ;
; 12.305 ns                               ; None                                                ; TIMER:inst20|COUNT[10] ; VEL_CONTROL:inst52|IO_DATA_INT[2]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 8.136 ns                ;
; 12.317 ns                               ; None                                                ; TIMER:inst20|COUNT[11] ; VEL_CONTROL:inst52|IO_DATA_INT[9]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 8.124 ns                ;
; 12.320 ns                               ; None                                                ; TIMER:inst20|COUNT[11] ; VEL_CONTROL:inst52|IO_DATA_INT[7]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 8.121 ns                ;
; 12.329 ns                               ; None                                                ; TIMER:inst20|COUNT[6]  ; VEL_CONTROL:inst52|IO_DATA_INT[9]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 8.112 ns                ;
; 12.332 ns                               ; None                                                ; TIMER:inst20|COUNT[6]  ; VEL_CONTROL:inst52|IO_DATA_INT[7]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 8.109 ns                ;
; 12.348 ns                               ; None                                                ; TIMER:inst20|COUNT[4]  ; SCOMP:inst8|AC[4]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.382 ns                 ; 5.034 ns                ;
; 12.386 ns                               ; None                                                ; TIMER:inst20|COUNT[13] ; VEL_CONTROL:inst52|IO_DATA_INT[3]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 8.055 ns                ;
; 12.392 ns                               ; None                                                ; TIMER:inst20|COUNT[1]  ; VEL_CONTROL:inst52|IO_DATA_INT[0]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 8.049 ns                ;
; 12.397 ns                               ; None                                                ; TIMER:inst20|COUNT[4]  ; VEL_CONTROL:inst52|IO_DATA_INT[6]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 8.044 ns                ;
; 12.401 ns                               ; None                                                ; TIMER:inst20|COUNT[13] ; VEL_CONTROL:inst52|IO_DATA_INT[1]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 8.040 ns                ;
; 12.408 ns                               ; None                                                ; TIMER:inst20|COUNT[14] ; VEL_CONTROL:inst52|IO_DATA_INT[8]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 8.033 ns                ;
; 12.410 ns                               ; None                                                ; TIMER:inst20|COUNT[7]  ; VEL_CONTROL:inst52|IO_DATA_INT[3]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 8.031 ns                ;
; 12.421 ns                               ; None                                                ; TIMER:inst20|COUNT[6]  ; VEL_CONTROL:inst52|IO_DATA_INT[0]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 8.020 ns                ;
; 12.423 ns                               ; None                                                ; TIMER:inst20|COUNT[7]  ; VEL_CONTROL:inst52|IO_DATA_INT[1]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 8.018 ns                ;
; 12.433 ns                               ; None                                                ; TIMER:inst20|COUNT[14] ; VEL_CONTROL:inst52|IO_DATA_INT[4]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 8.008 ns                ;
; 12.443 ns                               ; None                                                ; TIMER:inst20|COUNT[7]  ; VEL_CONTROL:inst52|IO_DATA_INT[5]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 7.998 ns                ;
; 12.454 ns                               ; None                                                ; TIMER:inst20|COUNT[11] ; VEL_CONTROL:inst52|IO_DATA_INT[3]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 7.987 ns                ;
; 12.455 ns                               ; None                                                ; TIMER:inst20|COUNT[7]  ; VEL_CONTROL:inst52|IO_DATA_INT[8]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 7.986 ns                ;
; 12.466 ns                               ; None                                                ; TIMER:inst20|COUNT[9]  ; VEL_CONTROL:inst51|IO_DATA_INT[9]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.601 ns                 ; 8.135 ns                ;
; 12.469 ns                               ; None                                                ; TIMER:inst20|COUNT[11] ; VEL_CONTROL:inst52|IO_DATA_INT[1]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 7.972 ns                ;
; 12.477 ns                               ; None                                                ; TIMER:inst20|COUNT[7]  ; VEL_CONTROL:inst52|IO_DATA_INT[4]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 7.964 ns                ;
; 12.488 ns                               ; None                                                ; TIMER:inst20|COUNT[2]  ; VEL_CONTROL:inst52|IO_DATA_INT[6]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 7.953 ns                ;
; 12.503 ns                               ; None                                                ; TIMER:inst20|COUNT[1]  ; VEL_CONTROL:inst52|IO_DATA_INT[2]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 7.938 ns                ;
; 12.506 ns                               ; None                                                ; TIMER:inst20|COUNT[14] ; VEL_CONTROL:inst52|IO_DATA_INT[9]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 7.935 ns                ;
; 12.507 ns                               ; None                                                ; TIMER:inst20|COUNT[14] ; VEL_CONTROL:inst52|IO_DATA_INT[7]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 7.934 ns                ;
; 12.514 ns                               ; None                                                ; TIMER:inst20|COUNT[12] ; VEL_CONTROL:inst52|IO_DATA_INT[6]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 7.927 ns                ;
; 12.520 ns                               ; None                                                ; TIMER:inst20|COUNT[11] ; VEL_CONTROL:inst52|IO_DATA_INT[2]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 7.921 ns                ;
; 12.522 ns                               ; None                                                ; TIMER:inst20|COUNT[6]  ; SCOMP:inst8|AC[6]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.386 ns                 ; 4.864 ns                ;
; 12.527 ns                               ; None                                                ; TIMER:inst20|COUNT[13] ; VEL_CONTROL:inst51|IO_DATA_INT[9]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.601 ns                 ; 8.074 ns                ;
; 12.532 ns                               ; None                                                ; TIMER:inst20|COUNT[6]  ; VEL_CONTROL:inst52|IO_DATA_INT[2]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 7.909 ns                ;
; 12.532 ns                               ; None                                                ; TIMER:inst20|COUNT[7]  ; VEL_CONTROL:inst52|IO_DATA_INT[9]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 7.909 ns                ;
; 12.535 ns                               ; None                                                ; TIMER:inst20|COUNT[7]  ; VEL_CONTROL:inst52|IO_DATA_INT[7]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 7.906 ns                ;
; 12.549 ns                               ; None                                                ; TIMER:inst20|COUNT[10] ; VEL_CONTROL:inst51|IO_DATA_INT[9]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.601 ns                 ; 8.052 ns                ;
; 12.555 ns                               ; None                                                ; TIMER:inst20|COUNT[1]  ; SCOMP:inst8|AC[1]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.386 ns                 ; 4.831 ns                ;
; 12.572 ns                               ; None                                                ; TIMER:inst20|COUNT[4]  ; VEL_CONTROL:inst52|IO_DATA_INT[3]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 7.869 ns                ;
; 12.577 ns                               ; None                                                ; TIMER:inst20|COUNT[12] ; VEL_CONTROL:inst52|IO_DATA_INT[5]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 7.864 ns                ;
; 12.585 ns                               ; None                                                ; TIMER:inst20|COUNT[4]  ; VEL_CONTROL:inst52|IO_DATA_INT[1]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 7.856 ns                ;
; 12.593 ns                               ; None                                                ; TIMER:inst20|COUNT[3]  ; SCOMP:inst8|AC[3]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.377 ns                 ; 4.784 ns                ;
; 12.605 ns                               ; None                                                ; TIMER:inst20|COUNT[4]  ; VEL_CONTROL:inst52|IO_DATA_INT[5]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 7.836 ns                ;
; 12.617 ns                               ; None                                                ; TIMER:inst20|COUNT[4]  ; VEL_CONTROL:inst52|IO_DATA_INT[8]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 7.824 ns                ;
; 12.624 ns                               ; None                                                ; TIMER:inst20|COUNT[7]  ; VEL_CONTROL:inst52|IO_DATA_INT[0]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 7.817 ns                ;
; 12.631 ns                               ; None                                                ; TIMER:inst20|COUNT[9]  ; VEL_CONTROL:inst51|IO_DATA_INT[3]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.601 ns                 ; 7.970 ns                ;
; 12.639 ns                               ; None                                                ; TIMER:inst20|COUNT[4]  ; VEL_CONTROL:inst52|IO_DATA_INT[4]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 7.802 ns                ;
; 12.650 ns                               ; None                                                ; TIMER:inst20|COUNT[3]  ; VEL_CONTROL:inst52|IO_DATA_INT[6]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 7.791 ns                ;
; 12.653 ns                               ; None                                                ; TIMER:inst20|COUNT[1]  ; VEL_CONTROL:inst51|IO_DATA_INT[3]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.601 ns                 ; 7.948 ns                ;
; 12.663 ns                               ; None                                                ; TIMER:inst20|COUNT[2]  ; VEL_CONTROL:inst52|IO_DATA_INT[3]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 7.778 ns                ;
; 12.676 ns                               ; None                                                ; TIMER:inst20|COUNT[2]  ; VEL_CONTROL:inst52|IO_DATA_INT[1]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 7.765 ns                ;
; 12.682 ns                               ; None                                                ; TIMER:inst20|COUNT[6]  ; VEL_CONTROL:inst51|IO_DATA_INT[3]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.601 ns                 ; 7.919 ns                ;
; 12.694 ns                               ; None                                                ; TIMER:inst20|COUNT[4]  ; VEL_CONTROL:inst52|IO_DATA_INT[9]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 7.747 ns                ;
; 12.696 ns                               ; None                                                ; TIMER:inst20|COUNT[2]  ; VEL_CONTROL:inst52|IO_DATA_INT[5]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 7.745 ns                ;
; 12.697 ns                               ; None                                                ; TIMER:inst20|COUNT[4]  ; VEL_CONTROL:inst52|IO_DATA_INT[7]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 7.744 ns                ;
; 12.706 ns                               ; None                                                ; TIMER:inst20|COUNT[14] ; VEL_CONTROL:inst52|IO_DATA_INT[2]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 7.735 ns                ;
; 12.708 ns                               ; None                                                ; TIMER:inst20|COUNT[2]  ; VEL_CONTROL:inst52|IO_DATA_INT[8]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 7.733 ns                ;
; 12.714 ns                               ; None                                                ; TIMER:inst20|COUNT[10] ; VEL_CONTROL:inst51|IO_DATA_INT[3]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.601 ns                 ; 7.887 ns                ;
; 12.714 ns                               ; None                                                ; TIMER:inst20|COUNT[2]  ; SCOMP:inst8|AC[2]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.386 ns                 ; 4.672 ns                ;
; 12.725 ns                               ; None                                                ; TIMER:inst20|COUNT[8]  ; SCOMP:inst8|AC[8]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.366 ns                 ; 4.641 ns                ;
; 12.729 ns                               ; None                                                ; TIMER:inst20|COUNT[12] ; VEL_CONTROL:inst52|IO_DATA_INT[8]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 7.712 ns                ;
; 12.730 ns                               ; None                                                ; TIMER:inst20|COUNT[2]  ; VEL_CONTROL:inst52|IO_DATA_INT[4]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 7.711 ns                ;
; 12.735 ns                               ; None                                                ; TIMER:inst20|COUNT[7]  ; VEL_CONTROL:inst52|IO_DATA_INT[2]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 7.706 ns                ;
; 12.747 ns                               ; None                                                ; TIMER:inst20|COUNT[1]  ; VEL_CONTROL:inst51|IO_DATA_INT[9]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.601 ns                 ; 7.854 ns                ;
; 12.756 ns                               ; None                                                ; TIMER:inst20|COUNT[12] ; VEL_CONTROL:inst52|IO_DATA_INT[4]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 7.685 ns                ;
; 12.764 ns                               ; None                                                ; TIMER:inst20|COUNT[11] ; VEL_CONTROL:inst51|IO_DATA_INT[9]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.601 ns                 ; 7.837 ns                ;
; 12.765 ns                               ; None                                                ; TIMER:inst20|COUNT[12] ; VEL_CONTROL:inst52|IO_DATA_INT[0]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 7.676 ns                ;
; 12.776 ns                               ; None                                                ; TIMER:inst20|COUNT[6]  ; VEL_CONTROL:inst51|IO_DATA_INT[9]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.601 ns                 ; 7.825 ns                ;
; 12.785 ns                               ; None                                                ; TIMER:inst20|COUNT[2]  ; VEL_CONTROL:inst52|IO_DATA_INT[9]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 7.656 ns                ;
; 12.786 ns                               ; None                                                ; TIMER:inst20|COUNT[4]  ; VEL_CONTROL:inst52|IO_DATA_INT[0]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 7.655 ns                ;
; 12.788 ns                               ; None                                                ; TIMER:inst20|COUNT[2]  ; VEL_CONTROL:inst52|IO_DATA_INT[7]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 7.653 ns                ;
; 12.788 ns                               ; None                                                ; TIMER:inst20|COUNT[9]  ; SCOMP:inst8|AC[9]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.373 ns                 ; 4.585 ns                ;
; 12.790 ns                               ; None                                                ; TIMER:inst20|COUNT[14] ; VEL_CONTROL:inst52|IO_DATA_INT[3]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 7.651 ns                ;
; 12.805 ns                               ; None                                                ; TIMER:inst20|COUNT[14] ; VEL_CONTROL:inst52|IO_DATA_INT[1]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 7.636 ns                ;
; 12.820 ns                               ; None                                                ; TIMER:inst20|COUNT[12] ; VEL_CONTROL:inst52|IO_DATA_INT[9]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 7.621 ns                ;
; 12.823 ns                               ; None                                                ; TIMER:inst20|COUNT[12] ; VEL_CONTROL:inst52|IO_DATA_INT[7]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 7.618 ns                ;
; 12.825 ns                               ; None                                                ; TIMER:inst20|COUNT[3]  ; VEL_CONTROL:inst52|IO_DATA_INT[3]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 7.616 ns                ;
; 12.830 ns                               ; None                                                ; TIMER:inst20|COUNT[13] ; SCOMP:inst8|AC[13]                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.378 ns                 ; 4.548 ns                ;
; 12.836 ns                               ; None                                                ; TIMER:inst20|COUNT[10] ; SCOMP:inst8|AC[10]                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.377 ns                 ; 4.541 ns                ;
; 12.838 ns                               ; None                                                ; TIMER:inst20|COUNT[3]  ; VEL_CONTROL:inst52|IO_DATA_INT[1]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 7.603 ns                ;
; 12.850 ns                               ; None                                                ; TIMER:inst20|COUNT[12] ; SCOMP:inst8|AC[12]                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.382 ns                 ; 4.532 ns                ;
; 12.856 ns                               ; None                                                ; TIMER:inst20|COUNT[9]  ; VEL_CONTROL:inst51|IO_DATA_INT[1]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.601 ns                 ; 7.745 ns                ;
; 12.858 ns                               ; None                                                ; TIMER:inst20|COUNT[3]  ; VEL_CONTROL:inst52|IO_DATA_INT[5]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 7.583 ns                ;
; 12.861 ns                               ; None                                                ; TIMER:inst20|COUNT[13] ; VEL_CONTROL:inst51|IO_DATA_INT[3]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.601 ns                 ; 7.740 ns                ;
; 12.870 ns                               ; None                                                ; TIMER:inst20|COUNT[3]  ; VEL_CONTROL:inst52|IO_DATA_INT[8]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 7.571 ns                ;
; 12.876 ns                               ; None                                                ; TIMER:inst20|COUNT[1]  ; VEL_CONTROL:inst51|IO_DATA_INT[1]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.601 ns                 ; 7.725 ns                ;
; 12.877 ns                               ; None                                                ; TIMER:inst20|COUNT[2]  ; VEL_CONTROL:inst52|IO_DATA_INT[0]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 7.564 ns                ;
; 12.885 ns                               ; None                                                ; TIMER:inst20|COUNT[7]  ; VEL_CONTROL:inst51|IO_DATA_INT[3]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.601 ns                 ; 7.716 ns                ;
; 12.892 ns                               ; None                                                ; TIMER:inst20|COUNT[3]  ; VEL_CONTROL:inst52|IO_DATA_INT[4]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 7.549 ns                ;
; 12.897 ns                               ; None                                                ; TIMER:inst20|COUNT[4]  ; VEL_CONTROL:inst52|IO_DATA_INT[2]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 7.544 ns                ;
; 12.900 ns                               ; None                                                ; TIMER:inst20|COUNT[11] ; SCOMP:inst8|AC[11]                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.365 ns                 ; 4.465 ns                ;
; 12.905 ns                               ; None                                                ; TIMER:inst20|COUNT[6]  ; VEL_CONTROL:inst51|IO_DATA_INT[1]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.601 ns                 ; 7.696 ns                ;
; 12.905 ns                               ; None                                                ; TIMER:inst20|COUNT[7]  ; SCOMP:inst8|AC[7]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.377 ns                 ; 4.472 ns                ;
; 12.908 ns                               ; None                                                ; TIMER:inst20|COUNT[0]  ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~porta_datain_reg0 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.354 ns                 ; 4.446 ns                ;
; 12.915 ns                               ; None                                                ; TIMER:inst20|COUNT[14] ; SCOMP:inst8|AC[14]                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.377 ns                 ; 4.462 ns                ;
; 12.929 ns                               ; None                                                ; TIMER:inst20|COUNT[11] ; VEL_CONTROL:inst51|IO_DATA_INT[3]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.601 ns                 ; 7.672 ns                ;
; 12.933 ns                               ; None                                                ; TIMER:inst20|COUNT[15] ; SCOMP:inst8|AC[15]                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.373 ns                 ; 4.440 ns                ;
; 12.939 ns                               ; None                                                ; TIMER:inst20|COUNT[10] ; VEL_CONTROL:inst51|IO_DATA_INT[1]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.601 ns                 ; 7.662 ns                ;
; 12.947 ns                               ; None                                                ; TIMER:inst20|COUNT[3]  ; VEL_CONTROL:inst52|IO_DATA_INT[9]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 7.494 ns                ;
; 12.950 ns                               ; None                                                ; TIMER:inst20|COUNT[3]  ; VEL_CONTROL:inst52|IO_DATA_INT[7]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 7.491 ns                ;
; 12.953 ns                               ; None                                                ; TIMER:inst20|COUNT[14] ; VEL_CONTROL:inst51|IO_DATA_INT[9]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.601 ns                 ; 7.648 ns                ;
; 12.955 ns                               ; None                                                ; TIMER:inst20|COUNT[8]  ; VEL_CONTROL:inst52|IO_DATA_INT[6]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 7.486 ns                ;
; 12.957 ns                               ; None                                                ; TIMER:inst20|COUNT[12] ; VEL_CONTROL:inst52|IO_DATA_INT[3]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 7.484 ns                ;
; 12.972 ns                               ; None                                                ; TIMER:inst20|COUNT[12] ; VEL_CONTROL:inst52|IO_DATA_INT[1]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 7.469 ns                ;
; 12.979 ns                               ; None                                                ; TIMER:inst20|COUNT[7]  ; VEL_CONTROL:inst51|IO_DATA_INT[9]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.601 ns                 ; 7.622 ns                ;
; 12.988 ns                               ; None                                                ; TIMER:inst20|COUNT[2]  ; VEL_CONTROL:inst52|IO_DATA_INT[2]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 7.453 ns                ;
; 12.998 ns                               ; None                                                ; TIMER:inst20|COUNT[15] ; VEL_CONTROL:inst52|IO_DATA_INT[6]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 7.443 ns                ;
; 13.023 ns                               ; None                                                ; TIMER:inst20|COUNT[12] ; VEL_CONTROL:inst52|IO_DATA_INT[2]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 7.418 ns                ;
; 13.039 ns                               ; None                                                ; TIMER:inst20|COUNT[3]  ; VEL_CONTROL:inst52|IO_DATA_INT[0]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 7.402 ns                ;
; 13.047 ns                               ; None                                                ; TIMER:inst20|COUNT[4]  ; VEL_CONTROL:inst51|IO_DATA_INT[3]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.601 ns                 ; 7.554 ns                ;
; 13.061 ns                               ; None                                                ; TIMER:inst20|COUNT[15] ; VEL_CONTROL:inst52|IO_DATA_INT[5]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 7.380 ns                ;
; 13.065 ns                               ; None                                                ; TIMER:inst20|COUNT[0]  ; SCOMP:inst8|AC[0]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.386 ns                 ; 4.321 ns                ;
; 13.086 ns                               ; None                                                ; TIMER:inst20|COUNT[13] ; VEL_CONTROL:inst51|IO_DATA_INT[1]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.601 ns                 ; 7.515 ns                ;
; 13.108 ns                               ; None                                                ; TIMER:inst20|COUNT[7]  ; VEL_CONTROL:inst51|IO_DATA_INT[1]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.601 ns                 ; 7.493 ns                ;
; 13.119 ns                               ; None                                                ; TIMER:inst20|COUNT[5]  ; VEL_CONTROL:inst51|IO_DATA_INT[2]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.599 ns                 ; 7.480 ns                ;
; 13.119 ns                               ; None                                                ; TIMER:inst20|COUNT[5]  ; VEL_CONTROL:inst51|IO_DATA_INT[7]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.599 ns                 ; 7.480 ns                ;
; 13.125 ns                               ; None                                                ; TIMER:inst20|COUNT[5]  ; VEL_CONTROL:inst51|IO_DATA_INT[4]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.599 ns                 ; 7.474 ns                ;
; 13.125 ns                               ; None                                                ; TIMER:inst20|COUNT[5]  ; VEL_CONTROL:inst51|IO_DATA_INT[6]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.599 ns                 ; 7.474 ns                ;
; 13.126 ns                               ; None                                                ; TIMER:inst20|COUNT[5]  ; VEL_CONTROL:inst51|IO_DATA_INT[8]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.599 ns                 ; 7.473 ns                ;
; 13.130 ns                               ; None                                                ; TIMER:inst20|COUNT[8]  ; VEL_CONTROL:inst52|IO_DATA_INT[3]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 7.311 ns                ;
; 13.138 ns                               ; None                                                ; TIMER:inst20|COUNT[2]  ; VEL_CONTROL:inst51|IO_DATA_INT[3]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.601 ns                 ; 7.463 ns                ;
; 13.141 ns                               ; None                                                ; TIMER:inst20|COUNT[4]  ; VEL_CONTROL:inst51|IO_DATA_INT[9]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.601 ns                 ; 7.460 ns                ;
; 13.143 ns                               ; None                                                ; TIMER:inst20|COUNT[8]  ; VEL_CONTROL:inst52|IO_DATA_INT[1]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 7.298 ns                ;
; 13.150 ns                               ; None                                                ; TIMER:inst20|COUNT[3]  ; VEL_CONTROL:inst52|IO_DATA_INT[2]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 7.291 ns                ;
; 13.154 ns                               ; None                                                ; TIMER:inst20|COUNT[11] ; VEL_CONTROL:inst51|IO_DATA_INT[1]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.601 ns                 ; 7.447 ns                ;
; 13.163 ns                               ; None                                                ; TIMER:inst20|COUNT[8]  ; VEL_CONTROL:inst52|IO_DATA_INT[5]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 7.278 ns                ;
; 13.175 ns                               ; None                                                ; TIMER:inst20|COUNT[8]  ; VEL_CONTROL:inst52|IO_DATA_INT[8]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 7.266 ns                ;
; 13.197 ns                               ; None                                                ; TIMER:inst20|COUNT[8]  ; VEL_CONTROL:inst52|IO_DATA_INT[4]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 7.244 ns                ;
; 13.232 ns                               ; None                                                ; TIMER:inst20|COUNT[2]  ; VEL_CONTROL:inst51|IO_DATA_INT[9]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.601 ns                 ; 7.369 ns                ;
; 13.250 ns                               ; None                                                ; TIMER:inst20|COUNT[15] ; VEL_CONTROL:inst52|IO_DATA_INT[0]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 7.191 ns                ;
; 13.252 ns                               ; None                                                ; TIMER:inst20|COUNT[8]  ; VEL_CONTROL:inst52|IO_DATA_INT[9]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 7.189 ns                ;
; 13.255 ns                               ; None                                                ; TIMER:inst20|COUNT[8]  ; VEL_CONTROL:inst52|IO_DATA_INT[7]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.441 ns                 ; 7.186 ns                ;
; 13.264 ns                               ; None                                                ; TIMER:inst20|COUNT[5]  ; VEL_CONTROL:inst51|IO_DATA_INT[0]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.599 ns                 ; 7.335 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                        ;                                                                                                                                                      ;                                            ;                                            ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk1'                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------+----------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                               ; To                               ; From Clock                                 ; To Clock                                   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------+----------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+
; -6.352 ns                               ; 18.97 MHz ( period = 52.704 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.773 ns                 ; 26.125 ns               ;
; -6.352 ns                               ; 18.97 MHz ( period = 52.704 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[16] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.773 ns                 ; 26.125 ns               ;
; -6.351 ns                               ; 18.97 MHz ( period = 52.702 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.773 ns                 ; 26.124 ns               ;
; -6.351 ns                               ; 18.97 MHz ( period = 52.702 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.773 ns                 ; 26.124 ns               ;
; -6.349 ns                               ; 18.98 MHz ( period = 52.698 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.773 ns                 ; 26.122 ns               ;
; -6.347 ns                               ; 18.98 MHz ( period = 52.694 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.773 ns                 ; 26.120 ns               ;
; -6.345 ns                               ; 18.98 MHz ( period = 52.690 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.773 ns                 ; 26.118 ns               ;
; -6.273 ns                               ; 19.03 MHz ( period = 52.546 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[22] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.757 ns                 ; 26.030 ns               ;
; -6.272 ns                               ; 19.03 MHz ( period = 52.544 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[21] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.757 ns                 ; 26.029 ns               ;
; -6.271 ns                               ; 19.03 MHz ( period = 52.542 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[8]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.757 ns                 ; 26.028 ns               ;
; -6.269 ns                               ; 19.03 MHz ( period = 52.538 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[20] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.757 ns                 ; 26.026 ns               ;
; -6.225 ns                               ; 19.07 MHz ( period = 52.450 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[4] ; VEL_CONTROL:inst51|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.795 ns                 ; 26.020 ns               ;
; -6.223 ns                               ; 19.07 MHz ( period = 52.446 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[4] ; VEL_CONTROL:inst51|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.795 ns                 ; 26.018 ns               ;
; -6.197 ns                               ; 19.09 MHz ( period = 52.394 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[3]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.767 ns                 ; 25.964 ns               ;
; -6.196 ns                               ; 19.09 MHz ( period = 52.392 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[4] ; VEL_CONTROL:inst51|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.795 ns                 ; 25.991 ns               ;
; -6.195 ns                               ; 19.09 MHz ( period = 52.390 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[6]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.767 ns                 ; 25.962 ns               ;
; -6.194 ns                               ; 19.09 MHz ( period = 52.388 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[4]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.767 ns                 ; 25.961 ns               ;
; -6.194 ns                               ; 19.09 MHz ( period = 52.388 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[1]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.767 ns                 ; 25.961 ns               ;
; -6.194 ns                               ; 19.09 MHz ( period = 52.388 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[2]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.767 ns                 ; 25.961 ns               ;
; -6.187 ns                               ; 19.09 MHz ( period = 52.374 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[7]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.767 ns                 ; 25.954 ns               ;
; -6.185 ns                               ; 19.09 MHz ( period = 52.370 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[0]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.767 ns                 ; 25.952 ns               ;
; -6.184 ns                               ; 19.10 MHz ( period = 52.368 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[5]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.767 ns                 ; 25.951 ns               ;
; -6.152 ns                               ; 19.12 MHz ( period = 52.304 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[4] ; VEL_CONTROL:inst51|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.795 ns                 ; 25.947 ns               ;
; -6.132 ns                               ; 19.13 MHz ( period = 52.264 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[1] ; VEL_CONTROL:inst52|MOTOR_CMD[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.774 ns                 ; 25.906 ns               ;
; -6.132 ns                               ; 19.13 MHz ( period = 52.264 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[1] ; VEL_CONTROL:inst52|MOTOR_CMD[16] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.774 ns                 ; 25.906 ns               ;
; -6.131 ns                               ; 19.13 MHz ( period = 52.262 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[1] ; VEL_CONTROL:inst52|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.774 ns                 ; 25.905 ns               ;
; -6.131 ns                               ; 19.13 MHz ( period = 52.262 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[1] ; VEL_CONTROL:inst52|MOTOR_CMD[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.774 ns                 ; 25.905 ns               ;
; -6.129 ns                               ; 19.14 MHz ( period = 52.258 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[1] ; VEL_CONTROL:inst52|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.774 ns                 ; 25.903 ns               ;
; -6.127 ns                               ; 19.14 MHz ( period = 52.254 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[1] ; VEL_CONTROL:inst52|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.774 ns                 ; 25.901 ns               ;
; -6.125 ns                               ; 19.14 MHz ( period = 52.250 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[1] ; VEL_CONTROL:inst52|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.774 ns                 ; 25.899 ns               ;
; -6.102 ns                               ; 19.16 MHz ( period = 52.204 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[4] ; VEL_CONTROL:inst52|MOTOR_CMD[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.773 ns                 ; 25.875 ns               ;
; -6.102 ns                               ; 19.16 MHz ( period = 52.204 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[4] ; VEL_CONTROL:inst52|MOTOR_CMD[16] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.773 ns                 ; 25.875 ns               ;
; -6.101 ns                               ; 19.16 MHz ( period = 52.202 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[4] ; VEL_CONTROL:inst52|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.773 ns                 ; 25.874 ns               ;
; -6.101 ns                               ; 19.16 MHz ( period = 52.202 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[4] ; VEL_CONTROL:inst52|MOTOR_CMD[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.773 ns                 ; 25.874 ns               ;
; -6.099 ns                               ; 19.16 MHz ( period = 52.198 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[4] ; VEL_CONTROL:inst52|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.773 ns                 ; 25.872 ns               ;
; -6.097 ns                               ; 19.16 MHz ( period = 52.194 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[4] ; VEL_CONTROL:inst52|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.773 ns                 ; 25.870 ns               ;
; -6.095 ns                               ; 19.16 MHz ( period = 52.190 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[4] ; VEL_CONTROL:inst52|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.773 ns                 ; 25.868 ns               ;
; -6.092 ns                               ; 19.16 MHz ( period = 52.184 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[2] ; VEL_CONTROL:inst52|MOTOR_CMD[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.774 ns                 ; 25.866 ns               ;
; -6.092 ns                               ; 19.16 MHz ( period = 52.184 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[2] ; VEL_CONTROL:inst52|MOTOR_CMD[16] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.774 ns                 ; 25.866 ns               ;
; -6.091 ns                               ; 19.16 MHz ( period = 52.182 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[2] ; VEL_CONTROL:inst52|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.774 ns                 ; 25.865 ns               ;
; -6.091 ns                               ; 19.16 MHz ( period = 52.182 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[2] ; VEL_CONTROL:inst52|MOTOR_CMD[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.774 ns                 ; 25.865 ns               ;
; -6.089 ns                               ; 19.17 MHz ( period = 52.178 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[2] ; VEL_CONTROL:inst52|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.774 ns                 ; 25.863 ns               ;
; -6.087 ns                               ; 19.17 MHz ( period = 52.174 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[2] ; VEL_CONTROL:inst52|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.774 ns                 ; 25.861 ns               ;
; -6.085 ns                               ; 19.17 MHz ( period = 52.170 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[2] ; VEL_CONTROL:inst52|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.774 ns                 ; 25.859 ns               ;
; -6.080 ns                               ; 19.17 MHz ( period = 52.160 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[0] ; VEL_CONTROL:inst51|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.791 ns                 ; 25.871 ns               ;
; -6.078 ns                               ; 19.17 MHz ( period = 52.156 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[0] ; VEL_CONTROL:inst51|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.791 ns                 ; 25.869 ns               ;
; -6.053 ns                               ; 19.19 MHz ( period = 52.106 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[1] ; VEL_CONTROL:inst52|MOTOR_CMD[22] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.758 ns                 ; 25.811 ns               ;
; -6.052 ns                               ; 19.19 MHz ( period = 52.104 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[1] ; VEL_CONTROL:inst52|MOTOR_CMD[21] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.758 ns                 ; 25.810 ns               ;
; -6.051 ns                               ; 19.19 MHz ( period = 52.102 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[1] ; VEL_CONTROL:inst52|MOTOR_CMD[8]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.758 ns                 ; 25.809 ns               ;
; -6.051 ns                               ; 19.19 MHz ( period = 52.102 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[0] ; VEL_CONTROL:inst51|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.791 ns                 ; 25.842 ns               ;
; -6.049 ns                               ; 19.19 MHz ( period = 52.098 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[1] ; VEL_CONTROL:inst52|MOTOR_CMD[20] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.758 ns                 ; 25.807 ns               ;
; -6.023 ns                               ; 19.21 MHz ( period = 52.046 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[4] ; VEL_CONTROL:inst52|MOTOR_CMD[22] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.757 ns                 ; 25.780 ns               ;
; -6.022 ns                               ; 19.21 MHz ( period = 52.044 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[4] ; VEL_CONTROL:inst52|MOTOR_CMD[21] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.757 ns                 ; 25.779 ns               ;
; -6.021 ns                               ; 19.22 MHz ( period = 52.042 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[4] ; VEL_CONTROL:inst52|MOTOR_CMD[8]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.757 ns                 ; 25.778 ns               ;
; -6.019 ns                               ; 19.22 MHz ( period = 52.038 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[4] ; VEL_CONTROL:inst52|MOTOR_CMD[20] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.757 ns                 ; 25.776 ns               ;
; -6.013 ns                               ; 19.22 MHz ( period = 52.026 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[2] ; VEL_CONTROL:inst52|MOTOR_CMD[22] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.758 ns                 ; 25.771 ns               ;
; -6.012 ns                               ; 19.22 MHz ( period = 52.024 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[2] ; VEL_CONTROL:inst52|MOTOR_CMD[21] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.758 ns                 ; 25.770 ns               ;
; -6.011 ns                               ; 19.22 MHz ( period = 52.022 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[2] ; VEL_CONTROL:inst52|MOTOR_CMD[8]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.758 ns                 ; 25.769 ns               ;
; -6.009 ns                               ; 19.22 MHz ( period = 52.018 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[2] ; VEL_CONTROL:inst52|MOTOR_CMD[20] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.758 ns                 ; 25.767 ns               ;
; -6.007 ns                               ; 19.23 MHz ( period = 52.014 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[0] ; VEL_CONTROL:inst51|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.791 ns                 ; 25.798 ns               ;
; -5.999 ns                               ; 19.23 MHz ( period = 51.998 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[4] ; VEL_CONTROL:inst51|MOTOR_CMD[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.794 ns                 ; 25.793 ns               ;
; -5.996 ns                               ; 19.23 MHz ( period = 51.992 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[4] ; VEL_CONTROL:inst51|MOTOR_CMD[24] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.794 ns                 ; 25.790 ns               ;
; -5.990 ns                               ; 19.24 MHz ( period = 51.980 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[5] ; VEL_CONTROL:inst52|MOTOR_CMD[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.773 ns                 ; 25.763 ns               ;
; -5.990 ns                               ; 19.24 MHz ( period = 51.980 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[5] ; VEL_CONTROL:inst52|MOTOR_CMD[16] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.773 ns                 ; 25.763 ns               ;
; -5.989 ns                               ; 19.24 MHz ( period = 51.978 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[5] ; VEL_CONTROL:inst52|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.773 ns                 ; 25.762 ns               ;
; -5.989 ns                               ; 19.24 MHz ( period = 51.978 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[5] ; VEL_CONTROL:inst52|MOTOR_CMD[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.773 ns                 ; 25.762 ns               ;
; -5.987 ns                               ; 19.24 MHz ( period = 51.974 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[5] ; VEL_CONTROL:inst52|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.773 ns                 ; 25.760 ns               ;
; -5.985 ns                               ; 19.24 MHz ( period = 51.970 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[5] ; VEL_CONTROL:inst52|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.773 ns                 ; 25.758 ns               ;
; -5.983 ns                               ; 19.24 MHz ( period = 51.966 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[5] ; VEL_CONTROL:inst52|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.773 ns                 ; 25.756 ns               ;
; -5.978 ns                               ; 19.25 MHz ( period = 51.956 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[3] ; VEL_CONTROL:inst52|MOTOR_CMD[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.774 ns                 ; 25.752 ns               ;
; -5.978 ns                               ; 19.25 MHz ( period = 51.956 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[3] ; VEL_CONTROL:inst52|MOTOR_CMD[16] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.774 ns                 ; 25.752 ns               ;
; -5.977 ns                               ; 19.25 MHz ( period = 51.954 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[1] ; VEL_CONTROL:inst52|MOTOR_CMD[3]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.768 ns                 ; 25.745 ns               ;
; -5.977 ns                               ; 19.25 MHz ( period = 51.954 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[3] ; VEL_CONTROL:inst52|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.774 ns                 ; 25.751 ns               ;
; -5.977 ns                               ; 19.25 MHz ( period = 51.954 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[3] ; VEL_CONTROL:inst52|MOTOR_CMD[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.774 ns                 ; 25.751 ns               ;
; -5.975 ns                               ; 19.25 MHz ( period = 51.950 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[1] ; VEL_CONTROL:inst52|MOTOR_CMD[6]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.768 ns                 ; 25.743 ns               ;
; -5.975 ns                               ; 19.25 MHz ( period = 51.950 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[3] ; VEL_CONTROL:inst52|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.774 ns                 ; 25.749 ns               ;
; -5.974 ns                               ; 19.25 MHz ( period = 51.948 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[1] ; VEL_CONTROL:inst52|MOTOR_CMD[4]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.768 ns                 ; 25.742 ns               ;
; -5.974 ns                               ; 19.25 MHz ( period = 51.948 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[1] ; VEL_CONTROL:inst52|MOTOR_CMD[1]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.768 ns                 ; 25.742 ns               ;
; -5.974 ns                               ; 19.25 MHz ( period = 51.948 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[1] ; VEL_CONTROL:inst52|MOTOR_CMD[2]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.768 ns                 ; 25.742 ns               ;
; -5.973 ns                               ; 19.25 MHz ( period = 51.946 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[3] ; VEL_CONTROL:inst52|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.774 ns                 ; 25.747 ns               ;
; -5.971 ns                               ; 19.25 MHz ( period = 51.942 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[3] ; VEL_CONTROL:inst52|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.774 ns                 ; 25.745 ns               ;
; -5.970 ns                               ; 19.25 MHz ( period = 51.940 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[1] ; VEL_CONTROL:inst51|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.791 ns                 ; 25.761 ns               ;
; -5.970 ns                               ; 19.25 MHz ( period = 51.940 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[4] ; VEL_CONTROL:inst51|MOTOR_CMD[19] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.794 ns                 ; 25.764 ns               ;
; -5.970 ns                               ; 19.25 MHz ( period = 51.940 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[4] ; VEL_CONTROL:inst51|MOTOR_CMD[22] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.794 ns                 ; 25.764 ns               ;
; -5.969 ns                               ; 19.25 MHz ( period = 51.938 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[4] ; VEL_CONTROL:inst51|MOTOR_CMD[17] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.794 ns                 ; 25.763 ns               ;
; -5.968 ns                               ; 19.25 MHz ( period = 51.936 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[1] ; VEL_CONTROL:inst51|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.791 ns                 ; 25.759 ns               ;
; -5.968 ns                               ; 19.25 MHz ( period = 51.936 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[4] ; VEL_CONTROL:inst51|MOTOR_CMD[16] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.794 ns                 ; 25.762 ns               ;
; -5.967 ns                               ; 19.26 MHz ( period = 51.934 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[1] ; VEL_CONTROL:inst52|MOTOR_CMD[7]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.768 ns                 ; 25.735 ns               ;
; -5.965 ns                               ; 19.26 MHz ( period = 51.930 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[1] ; VEL_CONTROL:inst52|MOTOR_CMD[0]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.768 ns                 ; 25.733 ns               ;
; -5.964 ns                               ; 19.26 MHz ( period = 51.928 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[1] ; VEL_CONTROL:inst52|MOTOR_CMD[5]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.768 ns                 ; 25.732 ns               ;
; -5.947 ns                               ; 19.27 MHz ( period = 51.894 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[4] ; VEL_CONTROL:inst52|MOTOR_CMD[3]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.767 ns                 ; 25.714 ns               ;
; -5.945 ns                               ; 19.27 MHz ( period = 51.890 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[4] ; VEL_CONTROL:inst52|MOTOR_CMD[6]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.767 ns                 ; 25.712 ns               ;
; -5.944 ns                               ; 19.27 MHz ( period = 51.888 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[4] ; VEL_CONTROL:inst52|MOTOR_CMD[4]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.767 ns                 ; 25.711 ns               ;
; -5.944 ns                               ; 19.27 MHz ( period = 51.888 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[4] ; VEL_CONTROL:inst52|MOTOR_CMD[1]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.767 ns                 ; 25.711 ns               ;
; -5.944 ns                               ; 19.27 MHz ( period = 51.888 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[4] ; VEL_CONTROL:inst52|MOTOR_CMD[2]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.767 ns                 ; 25.711 ns               ;
; -5.942 ns                               ; 19.27 MHz ( period = 51.884 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[2] ; VEL_CONTROL:inst51|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.791 ns                 ; 25.733 ns               ;
; -5.941 ns                               ; 19.27 MHz ( period = 51.882 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[1] ; VEL_CONTROL:inst51|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.791 ns                 ; 25.732 ns               ;
; -5.940 ns                               ; 19.28 MHz ( period = 51.880 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[2] ; VEL_CONTROL:inst51|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.791 ns                 ; 25.731 ns               ;
; -5.937 ns                               ; 19.28 MHz ( period = 51.874 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[4] ; VEL_CONTROL:inst52|MOTOR_CMD[7]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.767 ns                 ; 25.704 ns               ;
; -5.937 ns                               ; 19.28 MHz ( period = 51.874 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[2] ; VEL_CONTROL:inst52|MOTOR_CMD[3]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.768 ns                 ; 25.705 ns               ;
; -5.935 ns                               ; 19.28 MHz ( period = 51.870 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[2] ; VEL_CONTROL:inst52|MOTOR_CMD[6]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.768 ns                 ; 25.703 ns               ;
; -5.935 ns                               ; 19.28 MHz ( period = 51.870 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[4] ; VEL_CONTROL:inst52|MOTOR_CMD[0]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.767 ns                 ; 25.702 ns               ;
; -5.934 ns                               ; 19.28 MHz ( period = 51.868 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[2] ; VEL_CONTROL:inst52|MOTOR_CMD[4]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.768 ns                 ; 25.702 ns               ;
; -5.934 ns                               ; 19.28 MHz ( period = 51.868 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[4] ; VEL_CONTROL:inst52|MOTOR_CMD[5]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.767 ns                 ; 25.701 ns               ;
; -5.934 ns                               ; 19.28 MHz ( period = 51.868 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[2] ; VEL_CONTROL:inst52|MOTOR_CMD[1]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.768 ns                 ; 25.702 ns               ;
; -5.934 ns                               ; 19.28 MHz ( period = 51.868 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[2] ; VEL_CONTROL:inst52|MOTOR_CMD[2]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.768 ns                 ; 25.702 ns               ;
; -5.927 ns                               ; 19.28 MHz ( period = 51.854 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[2] ; VEL_CONTROL:inst52|MOTOR_CMD[7]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.768 ns                 ; 25.695 ns               ;
; -5.925 ns                               ; 19.29 MHz ( period = 51.850 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[2] ; VEL_CONTROL:inst52|MOTOR_CMD[0]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.768 ns                 ; 25.693 ns               ;
; -5.924 ns                               ; 19.29 MHz ( period = 51.848 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[2] ; VEL_CONTROL:inst52|MOTOR_CMD[5]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.768 ns                 ; 25.692 ns               ;
; -5.913 ns                               ; 19.30 MHz ( period = 51.826 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[2] ; VEL_CONTROL:inst51|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.791 ns                 ; 25.704 ns               ;
; -5.911 ns                               ; 19.30 MHz ( period = 51.822 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[5] ; VEL_CONTROL:inst52|MOTOR_CMD[22] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.757 ns                 ; 25.668 ns               ;
; -5.910 ns                               ; 19.30 MHz ( period = 51.820 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[5] ; VEL_CONTROL:inst52|MOTOR_CMD[21] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.757 ns                 ; 25.667 ns               ;
; -5.909 ns                               ; 19.30 MHz ( period = 51.818 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[5] ; VEL_CONTROL:inst52|MOTOR_CMD[8]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.757 ns                 ; 25.666 ns               ;
; -5.907 ns                               ; 19.30 MHz ( period = 51.814 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[5] ; VEL_CONTROL:inst52|MOTOR_CMD[20] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.757 ns                 ; 25.664 ns               ;
; -5.899 ns                               ; 19.31 MHz ( period = 51.798 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[3] ; VEL_CONTROL:inst52|MOTOR_CMD[22] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.758 ns                 ; 25.657 ns               ;
; -5.898 ns                               ; 19.31 MHz ( period = 51.796 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[3] ; VEL_CONTROL:inst52|MOTOR_CMD[21] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.758 ns                 ; 25.656 ns               ;
; -5.897 ns                               ; 19.31 MHz ( period = 51.794 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[3] ; VEL_CONTROL:inst52|MOTOR_CMD[8]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.758 ns                 ; 25.655 ns               ;
; -5.897 ns                               ; 19.31 MHz ( period = 51.794 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[1] ; VEL_CONTROL:inst51|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.791 ns                 ; 25.688 ns               ;
; -5.895 ns                               ; 19.31 MHz ( period = 51.790 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[3] ; VEL_CONTROL:inst52|MOTOR_CMD[20] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.758 ns                 ; 25.653 ns               ;
; -5.878 ns                               ; 19.32 MHz ( period = 51.756 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[19] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.759 ns                 ; 25.637 ns               ;
; -5.877 ns                               ; 19.32 MHz ( period = 51.754 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[18] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.759 ns                 ; 25.636 ns               ;
; -5.877 ns                               ; 19.32 MHz ( period = 51.754 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[23] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.759 ns                 ; 25.636 ns               ;
; -5.876 ns                               ; 19.32 MHz ( period = 51.752 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[24] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.759 ns                 ; 25.635 ns               ;
; -5.875 ns                               ; 19.32 MHz ( period = 51.750 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.759 ns                 ; 25.634 ns               ;
; -5.875 ns                               ; 19.32 MHz ( period = 51.750 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[17] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.759 ns                 ; 25.634 ns               ;
; -5.869 ns                               ; 19.33 MHz ( period = 51.738 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[2] ; VEL_CONTROL:inst51|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.791 ns                 ; 25.660 ns               ;
; -5.859 ns                               ; 19.34 MHz ( period = 51.718 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[4] ; VEL_CONTROL:inst51|MOTOR_CMD[1]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.795 ns                 ; 25.654 ns               ;
; -5.858 ns                               ; 19.34 MHz ( period = 51.716 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[4] ; VEL_CONTROL:inst51|MOTOR_CMD[0]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.795 ns                 ; 25.653 ns               ;
; -5.858 ns                               ; 19.34 MHz ( period = 51.716 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[4] ; VEL_CONTROL:inst51|MOTOR_CMD[7]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.795 ns                 ; 25.653 ns               ;
; -5.857 ns                               ; 19.34 MHz ( period = 51.714 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[4] ; VEL_CONTROL:inst51|MOTOR_CMD[5]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.795 ns                 ; 25.652 ns               ;
; -5.854 ns                               ; 19.34 MHz ( period = 51.708 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[0] ; VEL_CONTROL:inst51|MOTOR_CMD[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.790 ns                 ; 25.644 ns               ;
; -5.851 ns                               ; 19.34 MHz ( period = 51.702 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[0] ; VEL_CONTROL:inst51|MOTOR_CMD[24] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.790 ns                 ; 25.641 ns               ;
; -5.846 ns                               ; 19.35 MHz ( period = 51.692 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[6] ; VEL_CONTROL:inst51|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.792 ns                 ; 25.638 ns               ;
; -5.844 ns                               ; 19.35 MHz ( period = 51.688 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[6] ; VEL_CONTROL:inst51|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.792 ns                 ; 25.636 ns               ;
; -5.841 ns                               ; 19.35 MHz ( period = 51.682 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[4] ; VEL_CONTROL:inst51|MOTOR_CMD[4]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.795 ns                 ; 25.636 ns               ;
; -5.837 ns                               ; 19.35 MHz ( period = 51.674 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[4] ; VEL_CONTROL:inst51|MOTOR_CMD[2]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.795 ns                 ; 25.632 ns               ;
; -5.836 ns                               ; 19.35 MHz ( period = 51.672 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[4] ; VEL_CONTROL:inst51|MOTOR_CMD[3]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.795 ns                 ; 25.631 ns               ;
; -5.836 ns                               ; 19.35 MHz ( period = 51.672 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[4] ; VEL_CONTROL:inst51|MOTOR_CMD[6]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.795 ns                 ; 25.631 ns               ;
; -5.835 ns                               ; 19.35 MHz ( period = 51.670 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[5] ; VEL_CONTROL:inst52|MOTOR_CMD[3]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.767 ns                 ; 25.602 ns               ;
; -5.833 ns                               ; 19.36 MHz ( period = 51.666 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[5] ; VEL_CONTROL:inst52|MOTOR_CMD[6]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.767 ns                 ; 25.600 ns               ;
; -5.832 ns                               ; 19.36 MHz ( period = 51.664 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[5] ; VEL_CONTROL:inst52|MOTOR_CMD[4]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.767 ns                 ; 25.599 ns               ;
; -5.832 ns                               ; 19.36 MHz ( period = 51.664 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[5] ; VEL_CONTROL:inst52|MOTOR_CMD[1]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.767 ns                 ; 25.599 ns               ;
; -5.832 ns                               ; 19.36 MHz ( period = 51.664 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[5] ; VEL_CONTROL:inst52|MOTOR_CMD[2]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.767 ns                 ; 25.599 ns               ;
; -5.830 ns                               ; 19.36 MHz ( period = 51.660 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[3] ; VEL_CONTROL:inst51|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.791 ns                 ; 25.621 ns               ;
; -5.828 ns                               ; 19.36 MHz ( period = 51.656 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[3] ; VEL_CONTROL:inst51|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.791 ns                 ; 25.619 ns               ;
; -5.825 ns                               ; 19.36 MHz ( period = 51.650 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[5] ; VEL_CONTROL:inst52|MOTOR_CMD[7]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.767 ns                 ; 25.592 ns               ;
; -5.825 ns                               ; 19.36 MHz ( period = 51.650 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[0] ; VEL_CONTROL:inst51|MOTOR_CMD[19] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.790 ns                 ; 25.615 ns               ;
; -5.825 ns                               ; 19.36 MHz ( period = 51.650 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[0] ; VEL_CONTROL:inst51|MOTOR_CMD[22] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.790 ns                 ; 25.615 ns               ;
; -5.824 ns                               ; 19.36 MHz ( period = 51.648 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[0] ; VEL_CONTROL:inst51|MOTOR_CMD[17] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.790 ns                 ; 25.614 ns               ;
; -5.823 ns                               ; 19.36 MHz ( period = 51.646 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[5] ; VEL_CONTROL:inst52|MOTOR_CMD[0]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.767 ns                 ; 25.590 ns               ;
; -5.823 ns                               ; 19.36 MHz ( period = 51.646 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[3] ; VEL_CONTROL:inst52|MOTOR_CMD[3]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.768 ns                 ; 25.591 ns               ;
; -5.823 ns                               ; 19.36 MHz ( period = 51.646 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[0] ; VEL_CONTROL:inst51|MOTOR_CMD[16] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.790 ns                 ; 25.613 ns               ;
; -5.822 ns                               ; 19.36 MHz ( period = 51.644 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[5] ; VEL_CONTROL:inst52|MOTOR_CMD[5]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.767 ns                 ; 25.589 ns               ;
; -5.821 ns                               ; 19.36 MHz ( period = 51.642 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[3] ; VEL_CONTROL:inst52|MOTOR_CMD[6]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.768 ns                 ; 25.589 ns               ;
; -5.820 ns                               ; 19.36 MHz ( period = 51.640 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[3] ; VEL_CONTROL:inst52|MOTOR_CMD[4]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.768 ns                 ; 25.588 ns               ;
; -5.820 ns                               ; 19.36 MHz ( period = 51.640 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[3] ; VEL_CONTROL:inst52|MOTOR_CMD[1]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.768 ns                 ; 25.588 ns               ;
; -5.820 ns                               ; 19.36 MHz ( period = 51.640 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[3] ; VEL_CONTROL:inst52|MOTOR_CMD[2]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.768 ns                 ; 25.588 ns               ;
; -5.817 ns                               ; 19.37 MHz ( period = 51.634 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[6] ; VEL_CONTROL:inst51|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.792 ns                 ; 25.609 ns               ;
; -5.813 ns                               ; 19.37 MHz ( period = 51.626 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[3] ; VEL_CONTROL:inst52|MOTOR_CMD[7]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.768 ns                 ; 25.581 ns               ;
; -5.811 ns                               ; 19.37 MHz ( period = 51.622 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[3] ; VEL_CONTROL:inst52|MOTOR_CMD[0]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.768 ns                 ; 25.579 ns               ;
; -5.810 ns                               ; 19.37 MHz ( period = 51.620 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[3] ; VEL_CONTROL:inst52|MOTOR_CMD[5]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.768 ns                 ; 25.578 ns               ;
; -5.801 ns                               ; 19.38 MHz ( period = 51.602 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[3] ; VEL_CONTROL:inst51|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.791 ns                 ; 25.592 ns               ;
; -5.781 ns                               ; 19.39 MHz ( period = 51.562 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[4] ; VEL_CONTROL:inst51|MOTOR_CMD[18] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.793 ns                 ; 25.574 ns               ;
; -5.779 ns                               ; 19.40 MHz ( period = 51.558 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[4] ; VEL_CONTROL:inst51|MOTOR_CMD[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.793 ns                 ; 25.572 ns               ;
; -5.779 ns                               ; 19.40 MHz ( period = 51.558 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[4] ; VEL_CONTROL:inst51|MOTOR_CMD[23] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.793 ns                 ; 25.572 ns               ;
; -5.778 ns                               ; 19.40 MHz ( period = 51.556 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[4] ; VEL_CONTROL:inst51|MOTOR_CMD[21] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.793 ns                 ; 25.571 ns               ;
; -5.775 ns                               ; 19.40 MHz ( period = 51.550 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[6] ; VEL_CONTROL:inst52|MOTOR_CMD[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.774 ns                 ; 25.549 ns               ;
; -5.775 ns                               ; 19.40 MHz ( period = 51.550 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[6] ; VEL_CONTROL:inst52|MOTOR_CMD[16] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.774 ns                 ; 25.549 ns               ;
; -5.774 ns                               ; 19.40 MHz ( period = 51.548 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[6] ; VEL_CONTROL:inst52|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.774 ns                 ; 25.548 ns               ;
; -5.774 ns                               ; 19.40 MHz ( period = 51.548 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[6] ; VEL_CONTROL:inst52|MOTOR_CMD[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.774 ns                 ; 25.548 ns               ;
; -5.773 ns                               ; 19.40 MHz ( period = 51.546 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[6] ; VEL_CONTROL:inst51|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.792 ns                 ; 25.565 ns               ;
; -5.772 ns                               ; 19.40 MHz ( period = 51.544 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[6] ; VEL_CONTROL:inst52|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.774 ns                 ; 25.546 ns               ;
; -5.770 ns                               ; 19.40 MHz ( period = 51.540 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[6] ; VEL_CONTROL:inst52|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.774 ns                 ; 25.544 ns               ;
; -5.768 ns                               ; 19.40 MHz ( period = 51.536 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[6] ; VEL_CONTROL:inst52|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.774 ns                 ; 25.542 ns               ;
; -5.757 ns                               ; 19.41 MHz ( period = 51.514 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[3] ; VEL_CONTROL:inst51|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.791 ns                 ; 25.548 ns               ;
; -5.754 ns                               ; 19.41 MHz ( period = 51.508 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[4] ; VEL_CONTROL:inst51|MOTOR_CMD[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.793 ns                 ; 25.547 ns               ;
; -5.753 ns                               ; 19.42 MHz ( period = 51.506 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[4] ; VEL_CONTROL:inst51|MOTOR_CMD[20] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.793 ns                 ; 25.546 ns               ;
; -5.752 ns                               ; 19.42 MHz ( period = 51.504 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[4] ; VEL_CONTROL:inst51|MOTOR_CMD[8]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.793 ns                 ; 25.545 ns               ;
; -5.744 ns                               ; 19.42 MHz ( period = 51.488 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[1] ; VEL_CONTROL:inst51|MOTOR_CMD[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.790 ns                 ; 25.534 ns               ;
; -5.741 ns                               ; 19.42 MHz ( period = 51.482 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[1] ; VEL_CONTROL:inst51|MOTOR_CMD[24] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.790 ns                 ; 25.531 ns               ;
; -5.737 ns                               ; 19.43 MHz ( period = 51.474 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[7] ; VEL_CONTROL:inst51|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.792 ns                 ; 25.529 ns               ;
; -5.735 ns                               ; 19.43 MHz ( period = 51.470 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[7] ; VEL_CONTROL:inst51|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.792 ns                 ; 25.527 ns               ;
; -5.733 ns                               ; 19.43 MHz ( period = 51.466 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[7] ; VEL_CONTROL:inst52|MOTOR_CMD[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.774 ns                 ; 25.507 ns               ;
; -5.733 ns                               ; 19.43 MHz ( period = 51.466 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[7] ; VEL_CONTROL:inst52|MOTOR_CMD[16] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.774 ns                 ; 25.507 ns               ;
; -5.732 ns                               ; 19.43 MHz ( period = 51.464 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[7] ; VEL_CONTROL:inst52|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.774 ns                 ; 25.506 ns               ;
; -5.732 ns                               ; 19.43 MHz ( period = 51.464 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[7] ; VEL_CONTROL:inst52|MOTOR_CMD[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.774 ns                 ; 25.506 ns               ;
; -5.730 ns                               ; 19.43 MHz ( period = 51.460 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[7] ; VEL_CONTROL:inst52|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.774 ns                 ; 25.504 ns               ;
; -5.729 ns                               ; 19.43 MHz ( period = 51.458 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[8] ; VEL_CONTROL:inst52|MOTOR_CMD[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.773 ns                 ; 25.502 ns               ;
; -5.729 ns                               ; 19.43 MHz ( period = 51.458 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[8] ; VEL_CONTROL:inst52|MOTOR_CMD[16] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.773 ns                 ; 25.502 ns               ;
; -5.728 ns                               ; 19.43 MHz ( period = 51.456 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[8] ; VEL_CONTROL:inst52|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.773 ns                 ; 25.501 ns               ;
; -5.728 ns                               ; 19.43 MHz ( period = 51.456 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[7] ; VEL_CONTROL:inst52|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.774 ns                 ; 25.502 ns               ;
; -5.728 ns                               ; 19.43 MHz ( period = 51.456 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[8] ; VEL_CONTROL:inst52|MOTOR_CMD[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.773 ns                 ; 25.501 ns               ;
; -5.726 ns                               ; 19.44 MHz ( period = 51.452 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[8] ; VEL_CONTROL:inst52|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.773 ns                 ; 25.499 ns               ;
; -5.726 ns                               ; 19.44 MHz ( period = 51.452 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[7] ; VEL_CONTROL:inst52|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.774 ns                 ; 25.500 ns               ;
; -5.726 ns                               ; 19.44 MHz ( period = 51.452 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[5] ; VEL_CONTROL:inst51|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.791 ns                 ; 25.517 ns               ;
; -5.724 ns                               ; 19.44 MHz ( period = 51.448 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[8] ; VEL_CONTROL:inst52|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.773 ns                 ; 25.497 ns               ;
; -5.724 ns                               ; 19.44 MHz ( period = 51.448 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[5] ; VEL_CONTROL:inst51|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.791 ns                 ; 25.515 ns               ;
; -5.722 ns                               ; 19.44 MHz ( period = 51.444 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[8] ; VEL_CONTROL:inst52|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.773 ns                 ; 25.495 ns               ;
; -5.716 ns                               ; 19.44 MHz ( period = 51.432 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[2] ; VEL_CONTROL:inst51|MOTOR_CMD[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.790 ns                 ; 25.506 ns               ;
; -5.715 ns                               ; 19.44 MHz ( period = 51.430 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[1] ; VEL_CONTROL:inst51|MOTOR_CMD[19] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.790 ns                 ; 25.505 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                    ;                                  ;                                            ;                                            ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------+----------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk2'                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                      ; To                                                                        ; From Clock                                 ; To Clock                                   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 0.492 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[12]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.284 ns                  ; 5.792 ns                ;
; 0.508 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[10]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.284 ns                  ; 5.776 ns                ;
; 0.517 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[5]                                           ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.281 ns                  ; 5.764 ns                ;
; 0.519 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[12]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.275 ns                  ; 5.756 ns                ;
; 0.535 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[2]                                           ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.281 ns                  ; 5.746 ns                ;
; 0.553 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[10]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.275 ns                  ; 5.722 ns                ;
; 0.577 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[1]                                           ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.281 ns                  ; 5.704 ns                ;
; 0.593 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[4]                                           ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.281 ns                  ; 5.688 ns                ;
; 0.698 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[11]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.284 ns                  ; 5.586 ns                ;
; 0.716 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[5]                                           ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.284 ns                  ; 5.568 ns                ;
; 0.723 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[7]                                           ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.281 ns                  ; 5.558 ns                ;
; 0.724 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[9]                                           ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.275 ns                  ; 5.551 ns                ;
; 0.728 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[6]                                           ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.284 ns                  ; 5.556 ns                ;
; 0.737 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[3]                                           ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.281 ns                  ; 5.544 ns                ;
; 0.775 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[1]                                           ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.284 ns                  ; 5.509 ns                ;
; 0.797 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[9]                                           ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.284 ns                  ; 5.487 ns                ;
; 0.818 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[3]                                           ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.284 ns                  ; 5.466 ns                ;
; 0.827 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[6]                                           ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.281 ns                  ; 5.454 ns                ;
; 0.829 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[11]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.275 ns                  ; 5.446 ns                ;
; 0.844 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[0]                                           ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.281 ns                  ; 5.437 ns                ;
; 0.916 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[4]                                           ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.284 ns                  ; 5.368 ns                ;
; 0.928 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[8]                                           ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.291 ns                  ; 5.363 ns                ;
; 0.928 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[8]                                           ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.286 ns                  ; 5.358 ns                ;
; 0.975 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[2]                                           ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.284 ns                  ; 5.309 ns                ;
; 1.020 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[7]                                           ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.284 ns                  ; 5.264 ns                ;
; 1.089 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[0]                                           ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.284 ns                  ; 5.195 ns                ;
; 1.342 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[31]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.287 ns                  ; 4.945 ns                ;
; 1.382 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[31]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.285 ns                  ; 4.903 ns                ;
; 1.478 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[13]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.275 ns                  ; 4.797 ns                ;
; 1.548 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[14]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.289 ns                  ; 4.741 ns                ;
; 1.657 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[16]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.275 ns                  ; 4.618 ns                ;
; 1.719 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[19]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.289 ns                  ; 4.570 ns                ;
; 1.789 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[18]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.289 ns                  ; 4.500 ns                ;
; 1.829 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[15]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.275 ns                  ; 4.446 ns                ;
; 1.860 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[15]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.286 ns                  ; 4.426 ns                ;
; 1.915 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[13]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.286 ns                  ; 4.371 ns                ;
; 1.928 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[16]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.285 ns                  ; 4.357 ns                ;
; 1.981 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[17]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.289 ns                  ; 4.308 ns                ;
; 1.996 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[14]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.285 ns                  ; 4.289 ns                ;
; 2.139 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[21]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.291 ns                  ; 4.152 ns                ;
; 2.215 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[17]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.285 ns                  ; 4.070 ns                ;
; 2.251 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[20]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.291 ns                  ; 4.040 ns                ;
; 2.384 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[18]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.286 ns                  ; 3.902 ns                ;
; 2.404 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[19]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.285 ns                  ; 3.881 ns                ;
; 2.490 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[20]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.286 ns                  ; 3.796 ns                ;
; 2.555 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[21]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.286 ns                  ; 3.731 ns                ;
; 2.607 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[22]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.285 ns                  ; 3.678 ns                ;
; 2.678 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[22]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.291 ns                  ; 3.613 ns                ;
; 2.803 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[23]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.289 ns                  ; 3.486 ns                ;
; 2.953 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[23]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.286 ns                  ; 3.333 ns                ;
; 3.242 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[24]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.289 ns                  ; 3.047 ns                ;
; 3.600 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[24]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.285 ns                  ; 2.685 ns                ;
; 6.565 ns                                ; 291.12 MHz ( period = 3.435 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.785 ns                  ; 3.220 ns                ;
; 6.897 ns                                ; 322.27 MHz ( period = 3.103 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 2.889 ns                ;
; 6.948 ns                                ; 327.65 MHz ( period = 3.052 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.785 ns                  ; 2.837 ns                ;
; 6.987 ns                                ; 331.90 MHz ( period = 3.013 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.785 ns                  ; 2.798 ns                ;
; 6.992 ns                                ; 332.45 MHz ( period = 3.008 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 2.794 ns                ;
; 7.002 ns                                ; 333.56 MHz ( period = 2.998 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.785 ns                  ; 2.783 ns                ;
; 7.014 ns                                ; 334.90 MHz ( period = 2.986 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 2.772 ns                ;
; 7.057 ns                                ; 339.79 MHz ( period = 2.943 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.785 ns                  ; 2.728 ns                ;
; 7.081 ns                                ; 342.58 MHz ( period = 2.919 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 2.705 ns                ;
; 7.127 ns                                ; 348.07 MHz ( period = 2.873 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.785 ns                  ; 2.658 ns                ;
; 7.140 ns                                ; 349.65 MHz ( period = 2.860 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 2.646 ns                ;
; 7.146 ns                                ; 350.39 MHz ( period = 2.854 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 2.640 ns                ;
; 7.160 ns                                ; 352.11 MHz ( period = 2.840 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.785 ns                  ; 2.625 ns                ;
; 7.211 ns                                ; 358.55 MHz ( period = 2.789 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.785 ns                  ; 2.574 ns                ;
; 7.232 ns                                ; 361.27 MHz ( period = 2.768 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 2.554 ns                ;
; 7.339 ns                                ; 375.80 MHz ( period = 2.661 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 2.447 ns                ;
; 7.389 ns                                ; 383.00 MHz ( period = 2.611 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.785 ns                  ; 2.396 ns                ;
; 7.424 ns                                ; 388.20 MHz ( period = 2.576 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 2.362 ns                ;
; 7.460 ns                                ; 393.70 MHz ( period = 2.540 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.785 ns                  ; 2.325 ns                ;
; 7.518 ns                                ; 402.90 MHz ( period = 2.482 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 2.268 ns                ;
; 7.568 ns                                ; 411.18 MHz ( period = 2.432 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.785 ns                  ; 2.217 ns                ;
; 7.639 ns                                ; 423.55 MHz ( period = 2.361 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.785 ns                  ; 2.146 ns                ;
; 7.640 ns                                ; 423.73 MHz ( period = 2.360 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 2.146 ns                ;
; 7.771 ns                                ; 448.63 MHz ( period = 2.229 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 2.015 ns                ;
; 7.786 ns                                ; 451.67 MHz ( period = 2.214 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 2.000 ns                ;
; 7.807 ns                                ; 456.00 MHz ( period = 2.193 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.979 ns                ;
; 7.842 ns                                ; 463.39 MHz ( period = 2.158 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.944 ns                ;
; 7.849 ns                                ; 464.90 MHz ( period = 2.151 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.937 ns                ;
; 7.857 ns                                ; 466.64 MHz ( period = 2.143 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.929 ns                ;
; 7.878 ns                                ; 471.25 MHz ( period = 2.122 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.908 ns                ;
; 7.913 ns                                ; 479.16 MHz ( period = 2.087 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.873 ns                ;
; 7.913 ns                                ; 479.16 MHz ( period = 2.087 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.873 ns                ;
; 7.920 ns                                ; 480.77 MHz ( period = 2.080 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.866 ns                ;
; 7.925 ns                                ; 481.93 MHz ( period = 2.075 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.861 ns                ;
; 7.928 ns                                ; 482.63 MHz ( period = 2.072 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.858 ns                ;
; 7.949 ns                                ; 487.57 MHz ( period = 2.051 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.837 ns                ;
; 7.949 ns                                ; 487.57 MHz ( period = 2.051 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.837 ns                ;
; 7.961 ns                                ; 490.44 MHz ( period = 2.039 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.825 ns                ;
; 7.970 ns                                ; 492.61 MHz ( period = 2.030 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.816 ns                ;
; 7.984 ns                                ; 496.03 MHz ( period = 2.016 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.802 ns                ;
; 7.984 ns                                ; 496.03 MHz ( period = 2.016 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.802 ns                ;
; 7.991 ns                                ; 497.76 MHz ( period = 2.009 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.795 ns                ;
; 7.996 ns                                ; 499.00 MHz ( period = 2.004 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.790 ns                ;
; 7.999 ns                                ; 499.75 MHz ( period = 2.001 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.787 ns                ;
; 8.020 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.766 ns                ;
; 8.020 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.766 ns                ;
; 8.024 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.762 ns                ;
; 8.032 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.754 ns                ;
; 8.055 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.731 ns                ;
; 8.055 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.731 ns                ;
; 8.062 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.724 ns                ;
; 8.067 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.719 ns                ;
; 8.067 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.719 ns                ;
; 8.091 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.695 ns                ;
; 8.091 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.695 ns                ;
; 8.094 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.692 ns                ;
; 8.095 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.691 ns                ;
; 8.103 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.683 ns                ;
; 8.126 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.660 ns                ;
; 8.126 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.660 ns                ;
; 8.126 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.660 ns                ;
; 8.138 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.648 ns                ;
; 8.138 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.648 ns                ;
; 8.158 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.628 ns                ;
; 8.162 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.624 ns                ;
; 8.162 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.624 ns                ;
; 8.165 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.621 ns                ;
; 8.166 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.620 ns                ;
; 8.173 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.613 ns                ;
; 8.174 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.612 ns                ;
; 8.197 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.589 ns                ;
; 8.197 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.589 ns                ;
; 8.209 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.577 ns                ;
; 8.221 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.565 ns                ;
; 8.229 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.557 ns                ;
; 8.233 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.553 ns                ;
; 8.236 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.550 ns                ;
; 8.237 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.549 ns                ;
; 8.244 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.542 ns                ;
; 8.255 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.531 ns                ;
; 8.268 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.518 ns                ;
; 8.268 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.518 ns                ;
; 8.276 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.510 ns                ;
; 8.280 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.506 ns                ;
; 8.285 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.501 ns                ;
; 8.292 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.494 ns                ;
; 8.297 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.489 ns                ;
; 8.300 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.486 ns                ;
; 8.304 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.482 ns                ;
; 8.307 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.479 ns                ;
; 8.308 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.478 ns                ;
; 8.315 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.471 ns                ;
; 8.321 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.465 ns                ;
; 8.326 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.460 ns                ;
; 8.333 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.453 ns                ;
; 8.339 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.447 ns                ;
; 8.347 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.439 ns                ;
; 8.356 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.430 ns                ;
; 8.363 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.423 ns                ;
; 8.368 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.418 ns                ;
; 8.368 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.418 ns                ;
; 8.371 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.415 ns                ;
; 8.379 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.407 ns                ;
; 8.386 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.400 ns                ;
; 8.392 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.394 ns                ;
; 8.393 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.393 ns                ;
; 8.397 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.389 ns                ;
; 8.404 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.382 ns                ;
; 8.407 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.379 ns                ;
; 8.410 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.376 ns                ;
; 8.418 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.368 ns                ;
; 8.427 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.359 ns                ;
; 8.427 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.359 ns                ;
; 8.434 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.352 ns                ;
; 8.439 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.347 ns                ;
; 8.439 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.347 ns                ;
; 8.439 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.347 ns                ;
; 8.442 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.344 ns                ;
; 8.463 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.323 ns                ;
; 8.463 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.323 ns                ;
; 8.464 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.322 ns                ;
; 8.466 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.320 ns                ;
; 8.468 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.318 ns                ;
; 8.475 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.311 ns                ;
; 8.478 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.308 ns                ;
; 8.481 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.305 ns                ;
; 8.489 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.297 ns                ;
; 8.498 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.288 ns                ;
; 8.498 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.288 ns                ;
; 8.505 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.281 ns                ;
; 8.507 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.279 ns                ;
; 8.507 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.279 ns                ;
; 8.510 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.276 ns                ;
; 8.510 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.276 ns                ;
; 8.510 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.276 ns                ;
; 8.513 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.273 ns                ;
; 8.534 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.252 ns                ;
; 8.534 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.252 ns                ;
; 8.534 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.252 ns                ;
; 8.535 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.251 ns                ;
; 8.537 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.249 ns                ;
; 8.538 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.248 ns                ;
; 8.539 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.247 ns                ;
; 8.545 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.241 ns                ;
; 8.546 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.240 ns                ;
; 8.549 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.237 ns                ;
; 8.549 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.237 ns                ;
; 8.569 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.217 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                           ;                                                                           ;                                            ;                                            ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'AUD_DACLR'                                                                                                                                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                              ; To                                                                                                                                  ; From Clock ; To Clock  ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[8] ; DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a7~porta_address_reg8 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.988 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[7] ; DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a7~porta_address_reg7 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.986 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[6] ; DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a7~porta_address_reg6 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.960 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[3] ; DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a7~porta_address_reg3 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.941 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[5] ; DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a7~porta_address_reg5 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.938 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[4] ; DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a7~porta_address_reg4 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.933 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[2] ; DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a7~porta_address_reg2 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.924 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[6] ; DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a0~porta_address_reg6 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.694 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[2] ; DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a0~porta_address_reg2 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.670 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[5] ; DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a0~porta_address_reg5 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.666 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[4] ; DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a0~porta_address_reg4 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.661 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[3] ; DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a0~porta_address_reg3 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.649 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[2] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[8]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.595 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[2] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[7]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.524 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[3] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[8]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.489 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[7] ; DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a0~porta_address_reg7 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.486 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[2] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[6]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.453 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[4] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[8]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.453 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[8] ; DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a0~porta_address_reg8 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.469 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[3] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[7]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.418 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[2] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[5]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.382 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[4] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[7]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.382 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[3] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[6]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.347 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[5] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[8]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.347 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[2] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[4]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.311 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[4] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[6]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.311 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[6] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[8]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.311 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[3] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[5]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.276 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[5] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[7]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.276 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[2] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[3]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.240 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[4] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[5]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.240 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[6] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[7]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.240 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[3] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[4]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.205 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[5] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[6]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.205 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[7] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[8]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.205 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[4] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[4]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 0.854 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[6] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[6]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 0.854 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[2] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[2]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 0.853 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[5] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[5]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 0.822 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[7] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[7]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 0.822 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[3] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[3]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 0.818 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[8] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[8]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 0.547 ns                ;
+-------+------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'AUD_BCLK'                                                                                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                ; To                                                                                  ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 1.702 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[28] ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[29] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 1.634 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 1.659 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 1.616 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 1.525 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 1.500 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 1.400 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 1.424 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 1.356 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 1.227 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.983 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[24] ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[25] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.844 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[30] ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[31] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.844 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.818 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.816 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.816 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.816 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[24] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.815 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.815 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.814 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.813 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[26] ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[27] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.812 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.811 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.811 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.804 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[27] ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[28] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.803 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.671 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.670 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.665 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[25] ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[26] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.662 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[29] ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[30] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.658 ns                ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'altpll1:inst11|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                       ; To                                                                                                                                                         ; From Clock                                   ; To Clock                                     ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data                                                                                                               ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data                                                                                                               ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.wait_for_tick                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.wait_for_tick                                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_start_bit                                                                                               ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_start_bit                                                                                               ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[1]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[1]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[0]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[0]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[2]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[2]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_stop_bit                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_stop_bit                                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[3]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[3]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[4]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[4]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[2]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[2]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[1]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[1]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[0]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[0]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_start_bit                                                                                             ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_start_bit                                                                                             ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[2]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[2]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[1]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[1]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_counter[0]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_counter[0]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a2                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a2                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a3                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a3                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a0                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a0                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a1                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a1                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[0]                                                                                                          ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[0]                                                                                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[1]                                                                                                          ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[1]                                                                                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a4                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a4                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a5                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a5                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a6                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a6                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_stop_bit                                                                                              ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_stop_bit                                                                                              ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_bit                                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_bit                                                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_data                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_data                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[6]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[6]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[5]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[5]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[4]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[4]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[3]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[3]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[2]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[2]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[1]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[1]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[0]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[0]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.515 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_gd9:dffpipe19|dffe20a[2] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_gd9:dffpipe19|dffe21a[2] ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.531 ns                 ;
; 0.516 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_gd9:dffpipe19|dffe20a[6] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_gd9:dffpipe19|dffe21a[6] ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.519 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_gd9:dffpipe19|dffe20a[0] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_gd9:dffpipe19|dffe21a[0] ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.526 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_start_bit                                                                                               ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.528 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.544 ns                 ;
; 0.530 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[4]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|sub_parity6a1                     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.546 ns                 ;
; 0.530 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[4]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|delayed_wrptr_g[4]                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.546 ns                 ;
; 0.530 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[4]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[6]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.546 ns                 ;
; 0.531 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.533 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[0]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[1]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.549 ns                 ;
; 0.538 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[2]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[3]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.554 ns                 ;
; 0.539 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[2]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[4]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.555 ns                 ;
; 0.541 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|sub_parity6a0                     ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|parity5                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.557 ns                 ;
; 0.541 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|parity9                         ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a0                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.557 ns                 ;
; 0.544 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|sub_parity10a[0]                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|parity9                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.560 ns                 ;
; 0.546 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[3]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[4]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.562 ns                 ;
; 0.546 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|parity11                         ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[0]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.562 ns                 ;
; 0.549 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[2]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[3]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.565 ns                 ;
; 0.551 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[0]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[1]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.567 ns                 ;
; 0.553 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[1]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|sub_parity6a0                     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.569 ns                 ;
; 0.553 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.569 ns                 ;
; 0.555 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.571 ns                 ;
; 0.556 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.572 ns                 ;
; 0.557 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.573 ns                 ;
; 0.559 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.575 ns                 ;
; 0.597 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.613 ns                 ;
; 0.598 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_stop_bit                                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.614 ns                 ;
; 0.602 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.618 ns                 ;
; 0.602 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.618 ns                 ;
; 0.655 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.671 ns                 ;
; 0.655 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.671 ns                 ;
; 0.655 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.671 ns                 ;
; 0.655 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|sub_parity6a1                     ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|parity5                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.671 ns                 ;
; 0.656 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|sub_parity10a[1]                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|parity9                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.672 ns                 ;
; 0.656 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_gd9:dffpipe19|dffe20a[1] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_gd9:dffpipe19|dffe21a[1] ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.672 ns                 ;
; 0.658 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.674 ns                 ;
; 0.659 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[2]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg2      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.067 ns                   ; 0.726 ns                 ;
; 0.662 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_fcb:rs_dgwp|dffpipe_dd9:dffpipe16|dffe17a[1]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_fcb:rs_dgwp|dffpipe_dd9:dffpipe16|dffe18a[1]   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.678 ns                 ;
; 0.663 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a4                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|sub_parity10a[1]                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.679 ns                 ;
; 0.665 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[5]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|sub_parity12a1                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.681 ns                 ;
; 0.666 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_fcb:rs_dgwp|dffpipe_dd9:dffpipe16|dffe17a[4]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_fcb:rs_dgwp|dffpipe_dd9:dffpipe16|dffe18a[4]   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.682 ns                 ;
; 0.667 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[1]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg1      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.067 ns                   ; 0.734 ns                 ;
; 0.668 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_fcb:rs_dgwp|dffpipe_dd9:dffpipe16|dffe17a[3]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_fcb:rs_dgwp|dffpipe_dd9:dffpipe16|dffe18a[3]   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.684 ns                 ;
; 0.674 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[0]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg0      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.067 ns                   ; 0.741 ns                 ;
; 0.675 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|sub_parity12a0                   ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|parity11                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.691 ns                 ;
; 0.676 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_fcb:rs_dgwp|dffpipe_dd9:dffpipe16|dffe17a[0]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_fcb:rs_dgwp|dffpipe_dd9:dffpipe16|dffe18a[0]   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.692 ns                 ;
; 0.676 ns                                ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_counter[0]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                       ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.692 ns                 ;
; 0.678 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_stop_bit                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.idle                                                                                                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.693 ns                 ;
; 0.680 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[3]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|sub_parity6a0                     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.696 ns                 ;
; 0.683 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a0                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|sub_parity10a[0]                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.699 ns                 ;
; 0.685 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[1]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|sub_parity12a0                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.701 ns                 ;
; 0.691 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[3]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.707 ns                 ;
; 0.692 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[1]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|delayed_wrptr_g[1]                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 0.710 ns                 ;
; 0.694 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.710 ns                 ;
; 0.702 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[4]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|sub_parity12a1                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 0.716 ns                 ;
; 0.703 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[4]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[5]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 0.717 ns                 ;
; 0.724 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a3                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|sub_parity10a[0]                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 0.738 ns                 ;
; 0.728 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a3                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a4                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 0.742 ns                 ;
; 0.733 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[0]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|delayed_wrptr_g[0]                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 0.751 ns                 ;
; 0.776 ns                                ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_counter[2]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                       ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.792 ns                 ;
; 0.788 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_fcb:rs_dgwp|dffpipe_dd9:dffpipe16|dffe18a[1]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_lsb_aeb                                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.804 ns                 ;
; 0.790 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|sub_parity12a1                   ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|parity11                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.806 ns                 ;
; 0.798 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.814 ns                 ;
; 0.802 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.818 ns                 ;
; 0.806 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[2]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.807 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[1]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.823 ns                 ;
; 0.809 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_start_bit                                                                                             ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.825 ns                 ;
; 0.814 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[2]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|sub_parity6a0                     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.830 ns                 ;
; 0.815 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[1]                                                                                                          ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[0]                                                                                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.831 ns                 ;
; 0.816 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|parity9                         ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a1                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.832 ns                 ;
; 0.819 ns                                ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_counter[1]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                       ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.835 ns                 ;
; 0.819 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|parity11                         ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[1]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.835 ns                 ;
; 0.820 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_data                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_stop_bit                                                                                              ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.836 ns                 ;
; 0.824 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|parity5                           ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[1]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.840 ns                 ;
; 0.824 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|parity5                           ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[0]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.840 ns                 ;
; 0.829 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.845 ns                 ;
; 0.833 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_fcb:rs_dgwp|dffpipe_dd9:dffpipe16|dffe18a[0]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_lsb_aeb                                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.849 ns                 ;
; 0.833 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.849 ns                 ;
; 0.838 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.843 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_gd9:dffpipe19|dffe20a[5] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_gd9:dffpipe19|dffe21a[5] ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.858 ns                 ;
; 0.844 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.wait_for_tick                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_start_bit                                                                                               ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.860 ns                 ;
; 0.844 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[1]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[2]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.860 ns                 ;
; 0.849 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[0]                                                                                                          ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[1]                                                                                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.865 ns                 ;
; 0.858 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[2]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[4]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.874 ns                 ;
; 0.866 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a1                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|sub_parity10a[0]                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.882 ns                 ;
; 0.867 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.883 ns                 ;
; 0.867 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.883 ns                 ;
; 0.868 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.884 ns                 ;
; 0.868 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.884 ns                 ;
; 0.869 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[0]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[1]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.885 ns                 ;
; 0.870 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[0]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|sub_parity12a0                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.886 ns                 ;
; 0.871 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.887 ns                 ;
; 0.885 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_bit                                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[7]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.901 ns                 ;
; 0.919 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_gd9:dffpipe19|dffe21a[5] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.935 ns                 ;
; 0.936 ns                                ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_counter[3]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                       ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.952 ns                 ;
; 0.938 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.idle                                                                                                         ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_in_ack                                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.954 ns                 ;
; 0.938 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[5]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|delayed_wrptr_g[5]                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.021 ns                   ; 0.959 ns                 ;
; 0.939 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_start_bit                                                                                             ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_data                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.955 ns                 ;
; 0.942 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a3                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a6                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.958 ns                 ;
; 0.947 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a5                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|sub_parity10a[1]                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.012 ns                   ; 0.959 ns                 ;
; 0.949 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a6                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|sub_parity10a[1]                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 0.963 ns                 ;
; 0.953 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[0]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[2]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.969 ns                 ;
; 0.956 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[6]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|delayed_wrptr_g[6]                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 0.974 ns                 ;
; 0.976 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_gd9:dffpipe19|dffe21a[6] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.991 ns                 ;
; 0.977 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[1]                                                                                                          ; UART_INTERFACE:inst1|UART:inst2|uart_rx_bit                                                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.993 ns                 ;
; 0.978 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[3]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|sub_parity12a0                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 0.992 ns                 ;
; 0.983 ns                                ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[0]                                                                                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.999 ns                 ;
; 0.983 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a4                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a6                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 1.001 ns                 ;
; 0.983 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[0]                                                                                                          ; UART_INTERFACE:inst1|UART:inst2|uart_rx_bit                                                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.999 ns                 ;
; 0.984 ns                                ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.000 ns                 ;
; 0.986 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[3]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdptr_g[3]                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 1.003 ns                 ;
; 0.989 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_in_ack                                                                                                        ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_msb_aeb                                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.005 ns                 ;
; 0.994 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[2]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|sub_parity12a0                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 1.008 ns                 ;
; 0.997 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a2                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|sub_parity10a[0]                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 1.015 ns                 ;
; 0.998 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[6]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|sub_parity12a1                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 1.012 ns                 ;
; 1.001 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[2]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.020 ns                   ; 1.021 ns                 ;
; 1.002 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data                                                                                                               ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.018 ns                 ;
; 1.003 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[2]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|delayed_wrptr_g[2]                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 1.021 ns                 ;
; 1.022 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[0]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|sub_parity6a0                     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.038 ns                 ;
; 1.026 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_bit                                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.042 ns                 ;
; 1.038 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.idle                                                                                                         ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.wait_for_tick                                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 1.055 ns                 ;
; 1.052 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data                                                                                                               ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.068 ns                 ;
; 1.063 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_fcb:rs_dgwp|dffpipe_dd9:dffpipe16|dffe18a[2]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_lsb_aeb                                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.079 ns                 ;
; 1.067 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.083 ns                 ;
; 1.077 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.idle                                                                                                         ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.idle                                                                                                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.093 ns                 ;
; 1.082 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_msb_aeb                                         ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_in_ack                                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.098 ns                 ;
; 1.082 ns                                ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_counter[6]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                       ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.098 ns                 ;
; 1.083 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|parity5                           ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[2]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.099 ns                 ;
; 1.112 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_msb_aeb                                         ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_msb_aeb                                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.128 ns                 ;
; 1.119 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[2]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdptr_g[2]                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 1.136 ns                 ;
; 1.125 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[4]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdptr_g[4]                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 1.142 ns                 ;
; 1.128 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[1]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdptr_g[1]                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 1.145 ns                 ;
; 1.149 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[0]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdptr_g[0]                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 1.166 ns                 ;
; 1.153 ns                                ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.169 ns                 ;
; 1.153 ns                                ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.169 ns                 ;
; 1.153 ns                                ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.169 ns                 ;
; 1.153 ns                                ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.169 ns                 ;
; 1.153 ns                                ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_bit                                                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.169 ns                 ;
; 1.153 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[3]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_address_reg3    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.047 ns                   ; 1.200 ns                 ;
; 1.158 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_gd9:dffpipe19|dffe20a[3] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_gd9:dffpipe19|dffe21a[3] ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 1.173 ns                 ;
; 1.167 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[3]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|delayed_wrptr_g[3]                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 1.185 ns                 ;
; 1.173 ns                                ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_counter[5]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                       ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.189 ns                 ;
; 1.175 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[1]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_address_reg1    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.049 ns                   ; 1.224 ns                 ;
; 1.188 ns                                ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_counter[5]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_counter[5]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.204 ns                 ;
; 1.191 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_start_bit                                                                                               ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data                                                                                                               ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.207 ns                 ;
; 1.202 ns                                ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_counter[2]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_counter[2]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.218 ns                 ;
; 1.207 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_gd9:dffpipe19|dffe21a[4] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.223 ns                 ;
; 1.208 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[4]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_address_reg4    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.047 ns                   ; 1.255 ns                 ;
; 1.210 ns                                ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_counter[0]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_counter[5]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.226 ns                 ;
; 1.211 ns                                ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_counter[6]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_counter[6]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.227 ns                 ;
; 1.219 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[3]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg3      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.067 ns                   ; 1.286 ns                 ;
; 1.220 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_msb_aeb                                         ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.idle                                                                                                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.236 ns                 ;
; 1.224 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[1]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[2]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.224 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[1]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[2]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                        ;                                                                                                                                                            ;                                              ;                                              ;                            ;                            ;                          ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                    ; To                                                                        ; From Clock                                 ; To Clock                                   ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+
; -2.296 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.555 ns                   ; 1.259 ns                 ;
; -2.257 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[2]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[2] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.551 ns                   ; 1.294 ns                 ;
; -2.220 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[3]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.551 ns                   ; 1.331 ns                 ;
; -2.037 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[3]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.555 ns                   ; 1.518 ns                 ;
; -2.016 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[1]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[1] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.556 ns                   ; 1.540 ns                 ;
; -2.005 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[4]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.555 ns                   ; 1.550 ns                 ;
; -1.990 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[0]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[0] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.556 ns                   ; 1.566 ns                 ;
; -1.978 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[0]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[0] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.556 ns                   ; 1.578 ns                 ;
; -1.975 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[2]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[2] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.556 ns                   ; 1.581 ns                 ;
; -1.973 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[1]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[1] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.556 ns                   ; 1.583 ns                 ;
; -1.971 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[5]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.555 ns                   ; 1.584 ns                 ;
; -1.968 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[4]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.555 ns                   ; 1.587 ns                 ;
; -1.874 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[2]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.551 ns                   ; 1.677 ns                 ;
; -1.742 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[3]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.551 ns                   ; 1.809 ns                 ;
; -1.715 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[2]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.551 ns                   ; 1.836 ns                 ;
; -1.671 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[3]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.551 ns                   ; 1.880 ns                 ;
; -1.644 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[2]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.551 ns                   ; 1.907 ns                 ;
; -1.633 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[1]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[2] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.556 ns                   ; 1.923 ns                 ;
; -1.622 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[4]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.555 ns                   ; 1.933 ns                 ;
; -1.607 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[0]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[1] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.556 ns                   ; 1.949 ns                 ;
; -1.591 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[0]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[1] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.556 ns                   ; 1.965 ns                 ;
; -1.587 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[2]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.556 ns                   ; 1.969 ns                 ;
; -1.587 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[1]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[2] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.556 ns                   ; 1.969 ns                 ;
; -1.580 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[4]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.555 ns                   ; 1.975 ns                 ;
; -1.562 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[3]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.555 ns                   ; 1.993 ns                 ;
; -1.562 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[1]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.556 ns                   ; 1.994 ns                 ;
; -1.536 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[0]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[2] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.556 ns                   ; 2.020 ns                 ;
; -1.520 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[0]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[2] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.556 ns                   ; 2.036 ns                 ;
; -1.516 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[1]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.556 ns                   ; 2.040 ns                 ;
; -1.491 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[3]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.555 ns                   ; 2.064 ns                 ;
; -1.465 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[0]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.556 ns                   ; 2.091 ns                 ;
; -1.449 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[0]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.556 ns                   ; 2.107 ns                 ;
; -1.428 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[2]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.556 ns                   ; 2.128 ns                 ;
; -1.403 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[1]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.556 ns                   ; 2.153 ns                 ;
; -1.357 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[1]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.556 ns                   ; 2.199 ns                 ;
; -1.357 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[2]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.556 ns                   ; 2.199 ns                 ;
; -1.332 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[1]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.556 ns                   ; 2.224 ns                 ;
; -1.306 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[0]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.556 ns                   ; 2.250 ns                 ;
; -1.290 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[0]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.556 ns                   ; 2.266 ns                 ;
; -1.286 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[1]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.556 ns                   ; 2.270 ns                 ;
; -1.235 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[0]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.556 ns                   ; 2.321 ns                 ;
; -1.219 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[0]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.556 ns                   ; 2.337 ns                 ;
; -0.833 ns                               ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_count[1]                                                                                                  ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_count[1]                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.240 ns                   ; 0.407 ns                 ;
; -0.833 ns                               ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_count[3]                                                                                                  ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_count[3]                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.240 ns                   ; 0.407 ns                 ;
; -0.833 ns                               ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_count[2]                                                                                                  ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_count[2]                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.240 ns                   ; 0.407 ns                 ;
; -0.833 ns                               ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_count[0]                                                                                                  ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_count[0]                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.240 ns                   ; 0.407 ns                 ;
; -0.833 ns                               ; UART_INTERFACE:inst1|UART_LIMITER:inst11|inhibit_bc                                                                                                     ; UART_INTERFACE:inst1|UART_LIMITER:inst11|inhibit_bc                       ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.240 ns                   ; 0.407 ns                 ;
; -0.675 ns                               ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_count[0]                                                                                                  ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_count[1]                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.240 ns                   ; 0.565 ns                 ;
; -0.675 ns                               ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_count[0]                                                                                                  ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_count[3]                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.240 ns                   ; 0.565 ns                 ;
; -0.675 ns                               ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_count[0]                                                                                                  ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_count[2]                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.240 ns                   ; 0.565 ns                 ;
; -0.658 ns                               ; DIG_IN:inst6|B_DI[3]                                                                                                                                    ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_in[3]                           ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.939 ns                   ; 3.281 ns                 ;
; -0.632 ns                               ; DIG_IN:inst6|B_DI[3]                                                                                                                                    ; SONAR:inst54|INT_EN[3]                                                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.012 ns                   ; 3.380 ns                 ;
; -0.588 ns                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[1]                                                                               ; SONAR:inst54|SONAR_EN[1]                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.979 ns                   ; 3.391 ns                 ;
; -0.578 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[7]                                                                                                        ; SONAR:inst54|INT_EN[7]                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.296 ns                   ; 2.718 ns                 ;
; -0.560 ns                               ; DIG_IN:inst6|B_DI[3]                                                                                                                                    ; LEDS:inst58|BLED[3]                                                       ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.970 ns                   ; 3.410 ns                 ;
; -0.551 ns                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4]                                                                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_in[4]                           ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.966 ns                   ; 3.415 ns                 ;
; -0.548 ns                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4]                                                                               ; SONAR:inst54|SONAR_EN[4]                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.979 ns                   ; 3.431 ns                 ;
; -0.541 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[7]                                                                                                        ; LEDS:inst58|BLED[7]                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.254 ns                   ; 2.713 ns                 ;
; -0.539 ns                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[2]                                                                                ; DAC_BEEP:inst45|lpm_dff_db1:inst10|lpm_ff:lpm_ff_component|dffs[2]        ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.870 ns                   ; 3.331 ns                 ;
; -0.533 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[1]                                                                                                        ; SONAR:inst54|SONAR_EN[1]                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.267 ns                   ; 2.734 ns                 ;
; -0.523 ns                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[2]                                                                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_in[2]                           ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.941 ns                   ; 3.418 ns                 ;
; -0.517 ns                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[2]                                                                               ; DAC_BEEP:inst45|lpm_dff_db1:inst10|lpm_ff:lpm_ff_component|dffs[2]        ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.895 ns                   ; 3.378 ns                 ;
; -0.501 ns                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[2]                                                                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_in[2]                           ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.966 ns                   ; 3.465 ns                 ;
; -0.477 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[3]                                                                                                        ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_in[3]                           ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.223 ns                   ; 2.746 ns                 ;
; -0.451 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[3]                                                                                                        ; SONAR:inst54|INT_EN[3]                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.296 ns                   ; 2.845 ns                 ;
; -0.431 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[7]                                                                                                        ; SONAR:inst54|ALARM_DIST[7]                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.295 ns                   ; 2.864 ns                 ;
; -0.430 ns                               ; DIG_IN:inst6|B_DI[3]                                                                                                                                    ; SONAR:inst54|SONAR_EN[3]                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.983 ns                   ; 3.553 ns                 ;
; -0.425 ns                               ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_count[2]                                                                                                  ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_count[3]                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.240 ns                   ; 0.815 ns                 ;
; -0.424 ns                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[1]                                                                               ; SLCD:inst55|data_in[1]                                                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.609 ns                   ; 3.185 ns                 ;
; -0.423 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[15] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.576 ns                   ; 3.153 ns                 ;
; -0.420 ns                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4]                                                                               ; LEDS:inst58|BLED[4]                                                       ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.966 ns                   ; 3.546 ns                 ;
; -0.419 ns                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3]                                                                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_in[3]                           ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.935 ns                   ; 3.516 ns                 ;
; -0.406 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[7] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.556 ns                   ; 3.150 ns                 ;
; -0.405 ns                               ; DIG_IN:inst6|B_DI[14]                                                                                                                                   ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_in[14]                          ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.428 ns                   ; 3.023 ns                 ;
; -0.401 ns                               ; DIG_IN:inst6|B_DI[3]                                                                                                                                    ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|addr_in[3]                           ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.708 ns                   ; 3.307 ns                 ;
; -0.393 ns                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3]                                                                               ; SONAR:inst54|INT_EN[3]                                                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.008 ns                   ; 3.615 ns                 ;
; -0.393 ns                               ; DIG_IN:inst6|B_DI[7]                                                                                                                                    ; SONAR:inst54|INT_EN[7]                                                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.491 ns                   ; 3.098 ns                 ;
; -0.386 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[7]                                                                                                        ; SONAR:inst54|SONAR_EN[7]                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.267 ns                   ; 2.881 ns                 ;
; -0.383 ns                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[2]                                                                                ; LEDS:inst58|BLED[2]                                                       ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.941 ns                   ; 3.558 ns                 ;
; -0.379 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[3]                                                                                                        ; LEDS:inst58|BLED[3]                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.254 ns                   ; 2.875 ns                 ;
; -0.372 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[5]                                                                                                        ; LEDS:inst59|BLED[5]                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.871 ns                   ; 2.499 ns                 ;
; -0.372 ns                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[3]                                                                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_in[3]                           ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.910 ns                   ; 3.538 ns                 ;
; -0.371 ns                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                                               ; LEDS:inst59|BLED[5]                                                       ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.583 ns                   ; 3.212 ns                 ;
; -0.370 ns                               ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_count[1]                                                                                                  ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_count[3]                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.240 ns                   ; 0.870 ns                 ;
; -0.369 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[1]                                                                                                        ; SLCD:inst55|data_in[1]                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.897 ns                   ; 2.528 ns                 ;
; -0.369 ns                               ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_count[1]                                                                                                  ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_count[2]                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.240 ns                   ; 0.871 ns                 ;
; -0.366 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[7]                                                                                                        ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_in[7]                           ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.235 ns                   ; 2.869 ns                 ;
; -0.361 ns                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[2]                                                                               ; LEDS:inst58|BLED[2]                                                       ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.966 ns                   ; 3.605 ns                 ;
; -0.360 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[7]                                                                                                        ; SLCD:inst55|data_in[7]                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.900 ns                   ; 2.540 ns                 ;
; -0.356 ns                               ; DIG_IN:inst6|B_DI[7]                                                                                                                                    ; LEDS:inst58|BLED[7]                                                       ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.449 ns                   ; 3.093 ns                 ;
; -0.350 ns                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4]                                                                               ; SONAR:inst54|INT_EN[4]                                                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.008 ns                   ; 3.658 ns                 ;
; -0.347 ns                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[2]                                                                                ; SONAR:inst54|ALARM_DIST[2]                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.982 ns                   ; 3.635 ns                 ;
; -0.346 ns                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[3]                                                                                ; SONAR:inst54|INT_EN[3]                                                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.983 ns                   ; 3.637 ns                 ;
; -0.345 ns                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[2]                                                                                ; SLCD:inst55|data_in[2]                                                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.587 ns                   ; 3.242 ns                 ;
; -0.343 ns                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4]                                                                               ; SONAR:inst54|ALARM_DIST[4]                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.008 ns                   ; 3.665 ns                 ;
; -0.341 ns                               ; DIG_IN:inst6|B_DI[11]                                                                                                                                   ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_in[11]                          ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.459 ns                   ; 3.118 ns                 ;
; -0.330 ns                               ; DIG_IN:inst6|B_DI[13]                                                                                                                                   ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_in[13]                          ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.939 ns                   ; 3.609 ns                 ;
; -0.325 ns                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[2]                                                                               ; SONAR:inst54|ALARM_DIST[2]                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.007 ns                   ; 3.682 ns                 ;
; -0.323 ns                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[2]                                                                               ; SLCD:inst55|data_in[2]                                                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.612 ns                   ; 3.289 ns                 ;
; -0.321 ns                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3]                                                                               ; LEDS:inst58|BLED[3]                                                       ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.966 ns                   ; 3.645 ns                 ;
; -0.316 ns                               ; DIG_IN:inst6|B_DI[2]                                                                                                                                    ; DAC_BEEP:inst45|lpm_dff_db1:inst10|lpm_ff:lpm_ff_component|dffs[2]        ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.899 ns                   ; 3.583 ns                 ;
; -0.302 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[5]                                                                                                        ; LEDS:inst58|BLED[5]                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.254 ns                   ; 2.952 ns                 ;
; -0.301 ns                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                                               ; LEDS:inst58|BLED[5]                                                       ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.966 ns                   ; 3.665 ns                 ;
; -0.300 ns                               ; DIG_IN:inst6|B_DI[2]                                                                                                                                    ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_in[2]                           ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.970 ns                   ; 3.670 ns                 ;
; -0.297 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[7]                                                                                                        ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|addr_in[7]                           ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.021 ns                   ; 2.724 ns                 ;
; -0.291 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[7]                                                                                                        ; LEDS:inst59|BLED[7]                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.871 ns                   ; 2.580 ns                 ;
; -0.284 ns                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[2]                                                                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|addr_in[2]                           ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.708 ns                   ; 3.424 ns                 ;
; -0.282 ns                               ; DIG_IN:inst6|B_DI[5]                                                                                                                                    ; LEDS:inst59|BLED[5]                                                       ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.587 ns                   ; 3.305 ns                 ;
; -0.278 ns                               ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_count[1]                                                                                                  ; UART_INTERFACE:inst1|UART_LIMITER:inst11|inhibit_bc                       ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.240 ns                   ; 0.962 ns                 ;
; -0.274 ns                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[3]                                                                                ; LEDS:inst58|BLED[3]                                                       ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.941 ns                   ; 3.667 ns                 ;
; -0.262 ns                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[2]                                                                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|addr_in[2]                           ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.733 ns                   ; 3.471 ns                 ;
; -0.260 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[2]                                                                                                        ; DAC_BEEP:inst45|lpm_dff_db1:inst10|lpm_ff:lpm_ff_component|dffs[2]        ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.183 ns                   ; 2.923 ns                 ;
; -0.252 ns                               ; DIG_IN:inst6|B_DI[1]                                                                                                                                    ; SONAR:inst54|SONAR_EN[1]                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.983 ns                   ; 3.731 ns                 ;
; -0.249 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[3]                                                                                                        ; SONAR:inst54|SONAR_EN[3]                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.267 ns                   ; 3.018 ns                 ;
; -0.246 ns                               ; DIG_IN:inst6|B_DI[7]                                                                                                                                    ; SONAR:inst54|ALARM_DIST[7]                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.490 ns                   ; 3.244 ns                 ;
; -0.245 ns                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[1]                                                                                ; SONAR:inst54|SONAR_EN[1]                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.954 ns                   ; 3.709 ns                 ;
; -0.244 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[2]                                                                                                        ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_in[2]                           ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.254 ns                   ; 3.010 ns                 ;
; -0.235 ns                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[1]                                                                               ; LEDS:inst58|BLED[1]                                                       ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.966 ns                   ; 3.731 ns                 ;
; -0.226 ns                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[2]                                                                                ; SONAR:inst54|INT_EN[2]                                                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.983 ns                   ; 3.757 ns                 ;
; -0.220 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[3]                                                                                                        ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|addr_in[3]                           ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.992 ns                   ; 2.772 ns                 ;
; -0.212 ns                               ; DIG_IN:inst6|B_DI[5]                                                                                                                                    ; LEDS:inst58|BLED[5]                                                       ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.970 ns                   ; 3.758 ns                 ;
; -0.204 ns                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[2]                                                                               ; SONAR:inst54|INT_EN[2]                                                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.008 ns                   ; 3.804 ns                 ;
; -0.201 ns                               ; DIG_IN:inst6|B_DI[7]                                                                                                                                    ; SONAR:inst54|SONAR_EN[7]                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.462 ns                   ; 3.261 ns                 ;
; -0.200 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[15]                                                                                                       ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_in[15]                          ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.254 ns                   ; 3.054 ns                 ;
; -0.195 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[15]                                                                                                       ; LEDS:inst58|BLED[15]                                                      ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.254 ns                   ; 3.059 ns                 ;
; -0.191 ns                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3]                                                                               ; SONAR:inst54|SONAR_EN[3]                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.979 ns                   ; 3.788 ns                 ;
; -0.181 ns                               ; DIG_IN:inst6|B_DI[7]                                                                                                                                    ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_in[7]                           ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.430 ns                   ; 3.249 ns                 ;
; -0.180 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[1]                                                                                                        ; LEDS:inst58|BLED[1]                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.254 ns                   ; 3.074 ns                 ;
; -0.179 ns                               ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_count[3]                                                                                                  ; UART_INTERFACE:inst1|UART_LIMITER:inst11|inhibit_bc                       ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.240 ns                   ; 1.061 ns                 ;
; -0.177 ns                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[1]                                                                               ; SONAR:inst54|INT_EN[1]                                                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.008 ns                   ; 3.831 ns                 ;
; -0.175 ns                               ; DIG_IN:inst6|B_DI[7]                                                                                                                                    ; SLCD:inst55|data_in[7]                                                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.095 ns                   ; 2.920 ns                 ;
; -0.165 ns                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[7]                                                                               ; SONAR:inst54|INT_EN[7]                                                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.008 ns                   ; 3.843 ns                 ;
; -0.162 ns                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3]                                                                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|addr_in[3]                           ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.704 ns                   ; 3.542 ns                 ;
; -0.160 ns                               ; DIG_IN:inst6|B_DI[2]                                                                                                                                    ; LEDS:inst58|BLED[2]                                                       ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.970 ns                   ; 3.810 ns                 ;
; -0.147 ns                               ; DIG_IN:inst5|B_DI[4]                                                                                                                                    ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_in[4]                           ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.581 ns                   ; 3.434 ns                 ;
; -0.145 ns                               ; DIG_IN:inst5|B_DI[13]                                                                                                                                   ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_in[13]                          ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.318 ns                   ; 3.173 ns                 ;
; -0.144 ns                               ; DIG_IN:inst5|B_DI[4]                                                                                                                                    ; SONAR:inst54|SONAR_EN[4]                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.594 ns                   ; 3.450 ns                 ;
; -0.144 ns                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[3]                                                                                ; SONAR:inst54|SONAR_EN[3]                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.954 ns                   ; 3.810 ns                 ;
; -0.142 ns                               ; DIG_IN:inst5|B_DI[3]                                                                                                                                    ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_in[3]                           ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.550 ns                   ; 3.408 ns                 ;
; -0.141 ns                               ; DIG_IN:inst6|B_DI[3]                                                                                                                                    ; SONAR:inst54|ALARM_DIST[3]                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.011 ns                   ; 3.870 ns                 ;
; -0.137 ns                               ; DIG_IN:inst6|B_DI[4]                                                                                                                                    ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_in[4]                           ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.970 ns                   ; 3.833 ns                 ;
; -0.134 ns                               ; DIG_IN:inst6|B_DI[4]                                                                                                                                    ; SONAR:inst54|SONAR_EN[4]                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.983 ns                   ; 3.849 ns                 ;
; -0.130 ns                               ; DIG_IN:inst6|B_DI[3]                                                                                                                                    ; SLCD:inst55|data_in[3]                                                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.613 ns                   ; 3.483 ns                 ;
; -0.128 ns                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[7]                                                                               ; LEDS:inst58|BLED[7]                                                       ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.966 ns                   ; 3.838 ns                 ;
; -0.127 ns                               ; DIG_IN:inst6|B_DI[14]                                                                                                                                   ; LEDS:inst58|BLED[14]                                                      ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.459 ns                   ; 3.332 ns                 ;
; -0.124 ns                               ; DIG_IN:inst6|B_DI[2]                                                                                                                                    ; SONAR:inst54|ALARM_DIST[2]                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.011 ns                   ; 3.887 ns                 ;
; -0.122 ns                               ; DIG_IN:inst6|B_DI[2]                                                                                                                                    ; SLCD:inst55|data_in[2]                                                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.616 ns                   ; 3.494 ns                 ;
; -0.122 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[1]                                                                                                        ; SONAR:inst54|INT_EN[1]                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.296 ns                   ; 3.174 ns                 ;
; -0.116 ns                               ; DIG_IN:inst5|B_DI[3]                                                                                                                                    ; SONAR:inst54|INT_EN[3]                                                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.623 ns                   ; 3.507 ns                 ;
; -0.115 ns                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[3]                                                                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|addr_in[3]                           ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.679 ns                   ; 3.564 ns                 ;
; -0.112 ns                               ; DIG_IN:inst6|B_DI[7]                                                                                                                                    ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|addr_in[7]                           ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.216 ns                   ; 3.104 ns                 ;
; -0.106 ns                               ; DIG_IN:inst6|B_DI[7]                                                                                                                                    ; LEDS:inst59|BLED[7]                                                       ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.066 ns                   ; 2.960 ns                 ;
; -0.104 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[2]                                                                                                        ; LEDS:inst58|BLED[2]                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.254 ns                   ; 3.150 ns                 ;
; -0.088 ns                               ; DIG_IN:inst6|B_DI[1]                                                                                                                                    ; SLCD:inst55|data_in[1]                                                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.613 ns                   ; 3.525 ns                 ;
; -0.085 ns                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[1]                                                                               ; LEDS:inst59|BLED[1]                                                       ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.583 ns                   ; 3.498 ns                 ;
; -0.081 ns                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[1]                                                                                ; SLCD:inst55|data_in[1]                                                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.584 ns                   ; 3.503 ns                 ;
; -0.079 ns                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[1]                                                                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_in[1]                           ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.935 ns                   ; 3.856 ns                 ;
; -0.079 ns                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[1]                                                                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|addr_in[1]                           ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.704 ns                   ; 3.625 ns                 ;
; -0.068 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[2]                                                                                                        ; SONAR:inst54|ALARM_DIST[2]                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.295 ns                   ; 3.227 ns                 ;
; -0.066 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[2]                                                                                                        ; SLCD:inst55|data_in[2]                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.900 ns                   ; 2.834 ns                 ;
; -0.066 ns                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[2]                                                                                ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[2]                            ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.560 ns                   ; 3.494 ns                 ;
; -0.063 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[4]                                                                                                        ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_in[4]                           ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.254 ns                   ; 3.191 ns                 ;
; -0.061 ns                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[1]                                                                               ; DAC_BEEP:inst45|lpm_dff_db1:inst10|lpm_ff:lpm_ff_component|dffs[1]        ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.895 ns                   ; 3.834 ns                 ;
; -0.061 ns                               ; DIG_IN:inst6|B_DI[2]                                                                                                                                    ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|addr_in[2]                           ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.737 ns                   ; 3.676 ns                 ;
; -0.060 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[4]                                                                                                        ; SONAR:inst54|SONAR_EN[4]                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.267 ns                   ; 3.207 ns                 ;
; -0.056 ns                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[5]                                                                                ; LEDS:inst59|BLED[5]                                                       ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.058 ns                   ; 3.002 ns                 ;
; -0.051 ns                               ; DIG_IN:inst6|B_DI[3]                                                                                                                                    ; LEDS:inst59|BLED[3]                                                       ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.587 ns                   ; 3.536 ns                 ;
; -0.047 ns                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[2]                                                                                ; LEDS:inst59|BLED[2]                                                       ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.558 ns                   ; 3.511 ns                 ;
; -0.044 ns                               ; DIG_IN:inst5|B_DI[3]                                                                                                                                    ; LEDS:inst58|BLED[3]                                                       ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.581 ns                   ; 3.537 ns                 ;
; -0.044 ns                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[2]                                                                               ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[2]                            ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.585 ns                   ; 3.541 ns                 ;
; -0.030 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[1]                                                                                                        ; LEDS:inst59|BLED[1]                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.871 ns                   ; 2.841 ns                 ;
; -0.029 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[0]                                                                                                        ; SONAR:inst54|ALARM_DIST[0]                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.295 ns                   ; 3.266 ns                 ;
; -0.025 ns                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[2]                                                                               ; LEDS:inst59|BLED[2]                                                       ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.583 ns                   ; 3.558 ns                 ;
; -0.025 ns                               ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_count[2]                                                                                                  ; UART_INTERFACE:inst1|UART_LIMITER:inst11|inhibit_bc                       ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.240 ns                   ; 1.215 ns                 ;
; -0.024 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[1]                                                                                                        ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_in[1]                           ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.223 ns                   ; 3.199 ns                 ;
; -0.024 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[1]                                                                                                        ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|addr_in[1]                           ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.992 ns                   ; 2.968 ns                 ;
; -0.018 ns                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[7]                                                                               ; SONAR:inst54|ALARM_DIST[7]                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.007 ns                   ; 3.989 ns                 ;
; -0.016 ns                               ; DIG_IN:inst5|B_DI[4]                                                                                                                                    ; LEDS:inst58|BLED[4]                                                       ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.581 ns                   ; 3.565 ns                 ;
; -0.014 ns                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[2]                                                                                ; SONAR:inst54|SONAR_EN[2]                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.954 ns                   ; 3.940 ns                 ;
; -0.009 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg5 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[7]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.027 ns                   ; 4.018 ns                 ;
; -0.009 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg4 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[7]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.027 ns                   ; 4.018 ns                 ;
; -0.009 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg3 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[7]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.027 ns                   ; 4.018 ns                 ;
; -0.009 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg2 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[7]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.027 ns                   ; 4.018 ns                 ;
; -0.009 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg1 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[7]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.027 ns                   ; 4.018 ns                 ;
; -0.009 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg0 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[7]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.027 ns                   ; 4.018 ns                 ;
; -0.008 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg5 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[5]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.027 ns                   ; 4.019 ns                 ;
; -0.008 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg4 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[5]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.027 ns                   ; 4.019 ns                 ;
; -0.008 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg3 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[5]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.027 ns                   ; 4.019 ns                 ;
; -0.008 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg2 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[5]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.027 ns                   ; 4.019 ns                 ;
; -0.008 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg1 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[5]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.027 ns                   ; 4.019 ns                 ;
; -0.008 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg0 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[5]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.027 ns                   ; 4.019 ns                 ;
; -0.007 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg5 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[6]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.027 ns                   ; 4.020 ns                 ;
; -0.007 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg4 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[6]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.027 ns                   ; 4.020 ns                 ;
; -0.007 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg3 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[6]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.027 ns                   ; 4.020 ns                 ;
; -0.007 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg2 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[6]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.027 ns                   ; 4.020 ns                 ;
; -0.007 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg1 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[6]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.027 ns                   ; 4.020 ns                 ;
; -0.007 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg0 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[6]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.027 ns                   ; 4.020 ns                 ;
; -0.006 ns                               ; DIG_IN:inst6|B_DI[4]                                                                                                                                    ; LEDS:inst58|BLED[4]                                                       ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.970 ns                   ; 3.964 ns                 ;
; -0.006 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[1]                                                                                                        ; DAC_BEEP:inst45|lpm_dff_db1:inst10|lpm_ff:lpm_ff_component|dffs[1]        ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.183 ns                   ; 3.177 ns                 ;
; -0.005 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[0]                                                                                                        ; SONAR:inst54|INT_EN[0]                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.296 ns                   ; 3.291 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                     ;                                                                           ;                                            ;                                            ;                            ;                            ;                          ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk1'                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                            ; To                                                                                                                              ; From Clock                                 ; To Clock                                   ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+
; -1.864 ns                               ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24                                                              ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst7                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.591 ns                   ; 0.727 ns                 ;
; -1.478 ns                               ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24                                                              ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst7                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.581 ns                   ; 1.103 ns                 ;
; -0.344 ns                               ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[2]                                                                            ; oneshot_i2c:inst18|i2c_master:inst|data_tx[2]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.084 ns                   ; 0.740 ns                 ;
; -0.333 ns                               ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[1]                                                                            ; oneshot_i2c:inst18|i2c_master:inst|data_tx[1]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.084 ns                   ; 0.751 ns                 ;
; -0.295 ns                               ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|comm_en                                                                               ; oneshot_i2c:inst18|i2c_master:inst|state.stop                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.086 ns                   ; 0.791 ns                 ;
; -0.288 ns                               ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst7                                                               ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst9                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.960 ns                   ; 0.672 ns                 ;
; -0.244 ns                               ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst7                                                               ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst9                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.916 ns                   ; 0.672 ns                 ;
; -0.240 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_byte[5]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|data_tx[5]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.089 ns                   ; 0.849 ns                 ;
; -0.215 ns                               ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[3]                                                                            ; oneshot_i2c:inst18|i2c_master:inst|data_tx[3]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.084 ns                   ; 0.869 ns                 ;
; -0.215 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|rnw                                                                                        ; I2C_INTERFACE:inst16|i2c_master:inst|addr_rw[0]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.089 ns                   ; 0.874 ns                 ;
; -0.215 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_addr[7]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|addr_rw[7]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.087 ns                   ; 0.872 ns                 ;
; -0.209 ns                               ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[0]                                                                            ; oneshot_i2c:inst18|i2c_master:inst|data_tx[0]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.084 ns                   ; 0.875 ns                 ;
; -0.209 ns                               ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[7]                                                                            ; oneshot_i2c:inst18|i2c_master:inst|data_tx[7]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.081 ns                   ; 0.872 ns                 ;
; -0.208 ns                               ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[6]                                                                            ; oneshot_i2c:inst18|i2c_master:inst|data_tx[6]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.084 ns                   ; 0.876 ns                 ;
; -0.204 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_addr[4]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|addr_rw[4]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.087 ns                   ; 0.883 ns                 ;
; -0.203 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_addr[6]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|addr_rw[6]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.087 ns                   ; 0.884 ns                 ;
; -0.198 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_byte[7]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|data_tx[7]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.089 ns                   ; 0.891 ns                 ;
; -0.187 ns                               ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[5]                                                                            ; oneshot_i2c:inst18|i2c_master:inst|data_tx[5]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.084 ns                   ; 0.897 ns                 ;
; -0.032 ns                               ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|comm_en                                                                               ; oneshot_i2c:inst18|i2c_master:inst|state.ready                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.086 ns                   ; 1.054 ns                 ;
; 0.019 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_addr[2]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|addr_rw[2]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.087 ns                   ; 1.106 ns                 ;
; 0.021 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|go                                                                                         ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|running                                                                                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.033 ns                   ; 1.054 ns                 ;
; 0.023 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_addr[5]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|addr_rw[5]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.087 ns                   ; 1.110 ns                 ;
; 0.026 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[4]                                                                            ; oneshot_i2c:inst18|i2c_master:inst|data_tx[4]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.084 ns                   ; 1.110 ns                 ;
; 0.028 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_addr[3]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|addr_rw[3]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.087 ns                   ; 1.115 ns                 ;
; 0.057 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_byte[4]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|data_tx[4]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.093 ns                   ; 1.150 ns                 ;
; 0.058 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_byte[1]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|data_tx[1]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.093 ns                   ; 1.151 ns                 ;
; 0.060 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_byte[6]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|data_tx[6]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.093 ns                   ; 1.153 ns                 ;
; 0.065 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_byte[0]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|data_tx[0]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.093 ns                   ; 1.158 ns                 ;
; 0.069 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_byte[3]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|data_tx[3]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.093 ns                   ; 1.162 ns                 ;
; 0.076 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_byte[2]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|data_tx[2]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.093 ns                   ; 1.169 ns                 ;
; 0.105 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_addr[1]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|addr_rw[1]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.087 ns                   ; 1.192 ns                 ;
; 0.144 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|rnw                                                                                        ; I2C_INTERFACE:inst16|i2c_master:inst|state.wr                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.101 ns                   ; 1.245 ns                 ;
; 0.148 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.495 ns                   ; 2.643 ns                 ;
; 0.151 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.495 ns                   ; 2.646 ns                 ;
; 0.151 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.495 ns                   ; 2.646 ns                 ;
; 0.152 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.495 ns                   ; 2.647 ns                 ;
; 0.152 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.495 ns                   ; 2.647 ns                 ;
; 0.153 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.495 ns                   ; 2.648 ns                 ;
; 0.153 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.495 ns                   ; 2.648 ns                 ;
; 0.154 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.495 ns                   ; 2.649 ns                 ;
; 0.180 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.495 ns                   ; 2.675 ns                 ;
; 0.182 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.495 ns                   ; 2.677 ns                 ;
; 0.182 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.495 ns                   ; 2.677 ns                 ;
; 0.183 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[2]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.495 ns                   ; 2.678 ns                 ;
; 0.184 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.495 ns                   ; 2.679 ns                 ;
; 0.185 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[0]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.495 ns                   ; 2.680 ns                 ;
; 0.185 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.495 ns                   ; 2.680 ns                 ;
; 0.186 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[1]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.495 ns                   ; 2.681 ns                 ;
; 0.282 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|comm_en                                                                               ; oneshot_i2c:inst18|i2c_master:inst|scl_req                                                                                      ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.084 ns                   ; 1.366 ns                 ;
; 0.283 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|comm_en                                                                               ; oneshot_i2c:inst18|i2c_master:inst|state.wr                                                                                     ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.084 ns                   ; 1.367 ns                 ;
; 0.294 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24                                                              ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst5                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.093 ns                   ; 1.387 ns                 ;
; 0.384 ns                                ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst5                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.238 ns                   ; 1.622 ns                 ;
; 0.391 ns                                ; SLCD:inst55|LCD_D[6]                                                                                                            ; SLCD:inst55|LCD_D[6]                                                                                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SLCD:inst55|LCD_D[7]                                                                                                            ; SLCD:inst55|LCD_D[7]                                                                                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SONAR:inst54|LISTEN                                                                                                             ; SONAR:inst54|LISTEN                                                                                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SONAR:inst54|INIT_INT                                                                                                           ; SONAR:inst54|INIT_INT                                                                                                           ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SLCD:inst55|LCD_RS                                                                                                              ; SLCD:inst55|LCD_RS                                                                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SLCD:inst55|LCD_E                                                                                                               ; SLCD:inst55|LCD_E                                                                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[7]                                                                            ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[7]                                                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_master:inst|scl_req                                                                                      ; oneshot_i2c:inst18|i2c_master:inst|scl_req                                                                                      ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_master:inst|stretch                                                                                      ; oneshot_i2c:inst18|i2c_master:inst|stretch                                                                                      ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_master:inst|count[0]                                                                                     ; oneshot_i2c:inst18|i2c_master:inst|count[0]                                                                                     ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_master:inst|bit_cnt[0]                                                                                   ; oneshot_i2c:inst18|i2c_master:inst|bit_cnt[0]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_master:inst|state.command                                                                                ; oneshot_i2c:inst18|i2c_master:inst|state.command                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_master:inst|ack_error                                                                                    ; oneshot_i2c:inst18|i2c_master:inst|ack_error                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_master:inst|state.ready                                                                                  ; oneshot_i2c:inst18|i2c_master:inst|state.ready                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_master:inst|state.wr                                                                                     ; oneshot_i2c:inst18|i2c_master:inst|state.wr                                                                                     ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|state.delay                                                                           ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|state.delay                                                                           ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|state.Tx1                                                                             ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|state.Tx1                                                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|cmd_num[3]                                                                            ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|cmd_num[3]                                                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|cmd_num[0]                                                                            ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|cmd_num[0]                                                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|state.Tx2                                                                             ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|state.Tx2                                                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_time[0]                                                                           ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_time[0]                                                                           ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART_LIMITER:inst11|packet_time[0]                                                                         ; UART_INTERFACE:inst1|UART_LIMITER:inst11|packet_time[0]                                                                         ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_time[3]                                                                           ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_time[3]                                                                           ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_time[1]                                                                           ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_time[1]                                                                           ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_time[2]                                                                           ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_time[2]                                                                           ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART_LIMITER:inst11|inhibit_bt                                                                             ; UART_INTERFACE:inst1|UART_LIMITER:inst11|inhibit_bt                                                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; ACC_CLK_GEN:inst60|clock_10Khz_int                                                                                              ; ACC_CLK_GEN:inst60|clock_10Khz_int                                                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SLCD:inst55|state.RESET                                                                                                         ; SLCD:inst55|state.RESET                                                                                                         ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|stretch                                                                                    ; I2C_INTERFACE:inst16|i2c_master:inst|stretch                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|count[0]                                                                                   ; I2C_INTERFACE:inst16|i2c_master:inst|count[0]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; VEL_CONTROL:inst51|CMD_VEL[5]                                                                                                   ; VEL_CONTROL:inst51|CMD_VEL[5]                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; CTIMER:inst21|INT                                                                                                               ; CTIMER:inst21|INT                                                                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|sda_int                                                                                    ; I2C_INTERFACE:inst16|i2c_master:inst|sda_int                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SONAR:inst54|SONAR_RESULT[17][1]                                                                                                ; SONAR:inst54|SONAR_RESULT[17][1]                                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|state.Tx2                                                                                  ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|state.Tx2                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; VEL_CONTROL:inst52|I_WARN_INT                                                                                                   ; VEL_CONTROL:inst52|I_WARN_INT                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; VEL_CONTROL:inst51|I_WARN_INT                                                                                                   ; VEL_CONTROL:inst51|I_WARN_INT                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SONAR:inst54|SONAR_RESULT[17][4]                                                                                                ; SONAR:inst54|SONAR_RESULT[17][4]                                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SONAR:inst54|SONAR_RESULT[17][5]                                                                                                ; SONAR:inst54|SONAR_RESULT[17][5]                                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SONAR:inst54|SONAR_RESULT[17][3]                                                                                                ; SONAR:inst54|SONAR_RESULT[17][3]                                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SONAR:inst54|SONAR_RESULT[17][2]                                                                                                ; SONAR:inst54|SONAR_RESULT[17][2]                                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; ACC_CLK_GEN:inst60|clock_32hz_int                                                                                               ; ACC_CLK_GEN:inst60|clock_32hz_int                                                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SONAR:inst54|SONAR_RESULT[17][7]                                                                                                ; SONAR:inst54|SONAR_RESULT[17][7]                                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; ACC_CLK_GEN:inst60|clock_12500KHz_int                                                                                           ; ACC_CLK_GEN:inst60|clock_12500KHz_int                                                                                           ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|rnw                                                                                        ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|rnw                                                                                        ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SONAR:inst54|SONAR_RESULT[17][0]                                                                                                ; SONAR:inst54|SONAR_RESULT[17][0]                                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[0]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[0]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SONAR:inst54|SONAR_RESULT[17][6]                                                                                                ; SONAR:inst54|SONAR_RESULT[17][6]                                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SONAR:inst54|PING_DONE                                                                                                          ; SONAR:inst54|PING_DONE                                                                                                          ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|state.ready                                                                                ; I2C_INTERFACE:inst16|i2c_master:inst|state.ready                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|state.command                                                                              ; I2C_INTERFACE:inst16|i2c_master:inst|state.command                                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|comm_en                                                                                    ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|comm_en                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|ack_error                                                                                  ; I2C_INTERFACE:inst16|i2c_master:inst|ack_error                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|state.Rx2                                                                                  ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|state.Rx2                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|state.Tx1                                                                                  ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|state.Tx1                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[4]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[4]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[5]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[5]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[3]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[3]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[1]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[1]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; ACC_CLK_GEN:inst60|clock_100hz_int                                                                                              ; ACC_CLK_GEN:inst60|clock_100hz_int                                                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[6]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[6]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; ACC_CLK_GEN:inst60|clock_10hz_int                                                                                               ; ACC_CLK_GEN:inst60|clock_10hz_int                                                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|bit_cnt[2]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|bit_cnt[2]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|bit_cnt[0]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|bit_cnt[0]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[7]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[7]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; ACC_CLK_GEN:inst60|clock_400Khz_int                                                                                             ; ACC_CLK_GEN:inst60|clock_400Khz_int                                                                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[2]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[2]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|running                                                                                    ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|running                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; TIMER:inst20|COUNT[0]                                                                                                           ; TIMER:inst20|COUNT[0]                                                                                                           ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|busy                                                                                       ; I2C_INTERFACE:inst16|i2c_master:inst|busy                                                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SONAR:inst54|SELECTED_SONAR[2]                                                                                                  ; SONAR:inst54|SELECTED_SONAR[2]                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SONAR:inst54|SELECTED_SONAR[0]                                                                                                  ; SONAR:inst54|SELECTED_SONAR[0]                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; ACC_CLK_GEN:inst60|clock_170Khz_int                                                                                             ; ACC_CLK_GEN:inst60|clock_170Khz_int                                                                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.480 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst5                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.093 ns                   ; 1.573 ns                 ;
; 0.494 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|comm_en                                                                                    ; I2C_INTERFACE:inst16|i2c_master:inst|state.start                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.072 ns                   ; 1.566 ns                 ;
; 0.500 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[25] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.493 ns                   ; 2.993 ns                 ;
; 0.501 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[24] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.493 ns                   ; 2.994 ns                 ;
; 0.503 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[27] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.493 ns                   ; 2.996 ns                 ;
; 0.504 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[28] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.493 ns                   ; 2.997 ns                 ;
; 0.505 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[29] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.493 ns                   ; 2.998 ns                 ;
; 0.509 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[23] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.493 ns                   ; 3.002 ns                 ;
; 0.509 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[22] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.493 ns                   ; 3.002 ns                 ;
; 0.510 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[21] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.493 ns                   ; 3.003 ns                 ;
; 0.515 ns                                ; ACC_CLK_GEN:inst60|clock_400Khz_int                                                                                             ; ACC_CLK_GEN:inst60|clock_400KHz                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.531 ns                 ;
; 0.519 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|comm_en                                                                               ; oneshot_i2c:inst18|i2c_master:inst|busy                                                                                         ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.086 ns                   ; 1.605 ns                 ;
; 0.522 ns                                ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst10                                                              ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst19                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|rnw                                                                                        ; I2C_INTERFACE:inst16|i2c_master:inst|state.restart                                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.100 ns                   ; 1.622 ns                 ;
; 0.522 ns                                ; ACC_CLK_GEN:inst60|clock_32hz_int                                                                                               ; ACC_CLK_GEN:inst60|clock_32Hz                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst4                                                               ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|rnw                                                                                        ; I2C_INTERFACE:inst16|i2c_master:inst|state.rd                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.100 ns                   ; 1.622 ns                 ;
; 0.524 ns                                ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst4                                                               ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst12                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst10                                                              ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.525 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|comm_en                                                                               ; oneshot_i2c:inst18|i2c_master:inst|state.start                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.086 ns                   ; 1.611 ns                 ;
; 0.525 ns                                ; ACC_CLK_GEN:inst60|clock_12500KHz_int                                                                                           ; ACC_CLK_GEN:inst60|clock_12500KHz                                                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.526 ns                                ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[31] ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[31] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[31] ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[31] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.529 ns                                ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_time[1]                                                                           ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_time[3]                                                                           ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.545 ns                 ;
; 0.530 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst4                                                               ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst12                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.546 ns                 ;
; 0.531 ns                                ; CTIMER:inst21|COUNT[15]                                                                                                         ; CTIMER:inst21|COUNT[15]                                                                                                         ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; TIMER:inst20|COUNT[15]                                                                                                          ; TIMER:inst20|COUNT[15]                                                                                                          ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst10                                                              ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst19                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; SONAR:inst54|ECHO_TIME[15]                                                                                                      ; SONAR:inst54|ECHO_TIME[15]                                                                                                      ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; SONAR:inst54|PING_TIME[15]                                                                                                      ; SONAR:inst54|PING_TIME[15]                                                                                                      ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.532 ns                                ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_time[1]                                                                           ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_time[2]                                                                           ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.548 ns                 ;
; 0.534 ns                                ; UART_INTERFACE:inst1|UART_LIMITER:inst11|packet_time[10]                                                                        ; UART_INTERFACE:inst1|UART_LIMITER:inst11|packet_time[10]                                                                        ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.550 ns                 ;
; 0.534 ns                                ; ACC_CLK_GEN:inst60|count_32hz[18]                                                                                               ; ACC_CLK_GEN:inst60|count_32hz[18]                                                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.550 ns                 ;
; 0.535 ns                                ; ACC_CLK_GEN:inst60|count_10Khz[10]                                                                                              ; ACC_CLK_GEN:inst60|count_10Khz[10]                                                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.551 ns                 ;
; 0.538 ns                                ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_time[0]                                                                           ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_time[1]                                                                           ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.554 ns                 ;
; 0.538 ns                                ; SLCD:inst55|delay[6]                                                                                                            ; SLCD:inst55|delay[6]                                                                                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.554 ns                 ;
; 0.538 ns                                ; SLCD:inst55|state.SWRITE                                                                                                        ; SLCD:inst55|state.SWRITE_CLOCK                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.554 ns                 ;
; 0.541 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|comm_en                                                                               ; oneshot_i2c:inst18|i2c_master:inst|sda_int                                                                                      ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.086 ns                   ; 1.627 ns                 ;
; 0.542 ns                                ; SLCD:inst55|count[9]                                                                                                            ; SLCD:inst55|count[9]                                                                                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.558 ns                 ;
; 0.543 ns                                ; oneshot_i2c:inst18|i2c_master:inst|count[1]                                                                                     ; oneshot_i2c:inst18|i2c_master:inst|stretch                                                                                      ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.559 ns                 ;
; 0.543 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|state.stop                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|state.ready                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.559 ns                 ;
; 0.544 ns                                ; SLCD:inst55|state.INIT                                                                                                          ; SLCD:inst55|LCD_D[7]                                                                                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.560 ns                 ;
; 0.544 ns                                ; SLCD:inst55|state.CURPOS                                                                                                        ; SLCD:inst55|state.CURPOS_CLOCK                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.560 ns                 ;
; 0.545 ns                                ; SLCD:inst55|state.INIT                                                                                                          ; SLCD:inst55|LCD_RS                                                                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.561 ns                 ;
; 0.547 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|state.Tx1                                                                             ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|comm_en                                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.563 ns                 ;
; 0.547 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|state.Tx1                                                                             ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|state.idle                                                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.563 ns                 ;
; 0.547 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|count[1]                                                                                   ; I2C_INTERFACE:inst16|i2c_master:inst|count[0]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.563 ns                 ;
; 0.548 ns                                ; oneshot_i2c:inst18|i2c_master:inst|count[1]                                                                                     ; oneshot_i2c:inst18|i2c_master:inst|count[0]                                                                                     ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.564 ns                 ;
; 0.549 ns                                ; SLCD:inst55|state.INIT                                                                                                          ; SLCD:inst55|state.INIT_CLOCK                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.565 ns                 ;
; 0.552 ns                                ; oneshot_i2c:inst18|i2c_master:inst|state.start                                                                                  ; oneshot_i2c:inst18|i2c_master:inst|busy                                                                                         ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.568 ns                 ;
; 0.564 ns                                ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24                                                              ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst5                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.238 ns                   ; 1.802 ns                 ;
; 0.569 ns                                ; oneshot_i2c:inst18|i2c_master:inst|bit_cnt[0]                                                                                   ; oneshot_i2c:inst18|i2c_master:inst|state.slv_ack2                                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.585 ns                 ;
; 0.569 ns                                ; oneshot_i2c:inst18|i2c_master:inst|bit_cnt[0]                                                                                   ; oneshot_i2c:inst18|i2c_master:inst|state.slv_ack1                                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.585 ns                 ;
; 0.583 ns                                ; SONAR:inst54|SELECTED_SONAR[1]                                                                                                  ; SONAR:inst54|SELECTED_SONAR[2]                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.599 ns                 ;
; 0.586 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst4                                                               ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.415 ns                   ; 1.001 ns                 ;
; 0.594 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|bit_cnt[1]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|bit_cnt[2]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.610 ns                 ;
; 0.625 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[16] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.493 ns                   ; 3.118 ns                 ;
; 0.649 ns                                ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst19                                                              ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.665 ns                 ;
; 0.651 ns                                ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst12                                                              ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.667 ns                 ;
; 0.660 ns                                ; VEL_CONTROL:inst52|MOTOR_CMD[22]                                                                                                ; VEL_CONTROL:inst52|MOTOR_CMD[22]                                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.676 ns                 ;
; 0.660 ns                                ; VEL_CONTROL:inst51|CMD_VEL[6]                                                                                                   ; VEL_CONTROL:inst51|CMD_VEL[6]                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.676 ns                 ;
; 0.660 ns                                ; VEL_CONTROL:inst52|CMD_VEL[29]                                                                                                  ; VEL_CONTROL:inst52|CMD_VEL[29]                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.676 ns                 ;
; 0.660 ns                                ; VEL_CONTROL:inst52|CMD_VEL[30]                                                                                                  ; VEL_CONTROL:inst52|CMD_VEL[30]                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.676 ns                 ;
; 0.661 ns                                ; VEL_CONTROL:inst52|CMD_VEL[22]                                                                                                  ; VEL_CONTROL:inst52|CMD_VEL[22]                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.677 ns                 ;
; 0.663 ns                                ; VEL_CONTROL:inst51|MOTOR_CMD[11]                                                                                                ; VEL_CONTROL:inst51|MOTOR_CMD[11]                                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.679 ns                 ;
; 0.663 ns                                ; VEL_CONTROL:inst51|MOTOR_CMD[12]                                                                                                ; VEL_CONTROL:inst51|MOTOR_CMD[12]                                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.679 ns                 ;
; 0.667 ns                                ; VEL_CONTROL:inst52|MOTOR_CMD[17]                                                                                                ; VEL_CONTROL:inst52|MOTOR_CMD[17]                                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.683 ns                 ;
; 0.667 ns                                ; VEL_CONTROL:inst51|MOTOR_CMD[15]                                                                                                ; VEL_CONTROL:inst51|MOTOR_CMD[15]                                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.683 ns                 ;
; 0.667 ns                                ; VEL_CONTROL:inst51|MOTOR_CMD[19]                                                                                                ; VEL_CONTROL:inst51|MOTOR_CMD[19]                                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.683 ns                 ;
; 0.667 ns                                ; VEL_CONTROL:inst51|MOTOR_CMD[20]                                                                                                ; VEL_CONTROL:inst51|MOTOR_CMD[20]                                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.683 ns                 ;
; 0.667 ns                                ; VEL_CONTROL:inst51|MOTOR_CMD[23]                                                                                                ; VEL_CONTROL:inst51|MOTOR_CMD[23]                                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.683 ns                 ;
; 0.667 ns                                ; VEL_CONTROL:inst51|CMD_VEL[30]                                                                                                  ; VEL_CONTROL:inst51|CMD_VEL[30]                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.683 ns                 ;
; 0.667 ns                                ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst1                                                               ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.683 ns                 ;
; 0.668 ns                                ; VEL_CONTROL:inst51|CMD_VEL[4]                                                                                                   ; VEL_CONTROL:inst51|CMD_VEL[4]                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.684 ns                 ;
; 0.669 ns                                ; VEL_CONTROL:inst51|CMD_VEL[12]                                                                                                  ; VEL_CONTROL:inst51|CMD_VEL[12]                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.685 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                             ;                                                                                                                                 ;                                            ;                                            ;                            ;                            ;                          ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk2'                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                      ; To                                                                        ; From Clock                                 ; To Clock                                   ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.530 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.546 ns                 ;
; 0.535 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.551 ns                 ;
; 0.803 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.819 ns                 ;
; 0.806 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.809 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.825 ns                 ;
; 0.809 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.825 ns                 ;
; 0.811 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.827 ns                 ;
; 0.814 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.830 ns                 ;
; 0.818 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.834 ns                 ;
; 0.818 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.834 ns                 ;
; 0.835 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.851 ns                 ;
; 0.835 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.851 ns                 ;
; 0.838 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.839 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.855 ns                 ;
; 0.845 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.861 ns                 ;
; 0.846 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.862 ns                 ;
; 0.847 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.863 ns                 ;
; 0.849 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.865 ns                 ;
; 0.850 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.866 ns                 ;
; 0.850 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.866 ns                 ;
; 0.850 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.866 ns                 ;
; 1.186 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.202 ns                 ;
; 1.189 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.205 ns                 ;
; 1.189 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.205 ns                 ;
; 1.189 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.205 ns                 ;
; 1.192 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.208 ns                 ;
; 1.192 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.208 ns                 ;
; 1.194 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.210 ns                 ;
; 1.201 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.217 ns                 ;
; 1.201 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.217 ns                 ;
; 1.221 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.237 ns                 ;
; 1.221 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.237 ns                 ;
; 1.224 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.225 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.241 ns                 ;
; 1.231 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.247 ns                 ;
; 1.232 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.248 ns                 ;
; 1.233 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.249 ns                 ;
; 1.235 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.251 ns                 ;
; 1.236 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.252 ns                 ;
; 1.236 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.252 ns                 ;
; 1.236 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.252 ns                 ;
; 1.257 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.273 ns                 ;
; 1.260 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.276 ns                 ;
; 1.260 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.276 ns                 ;
; 1.260 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.276 ns                 ;
; 1.263 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.279 ns                 ;
; 1.263 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.279 ns                 ;
; 1.265 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.281 ns                 ;
; 1.272 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.288 ns                 ;
; 1.272 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.288 ns                 ;
; 1.281 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.297 ns                 ;
; 1.289 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.305 ns                 ;
; 1.292 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.308 ns                 ;
; 1.295 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.311 ns                 ;
; 1.302 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.318 ns                 ;
; 1.304 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.320 ns                 ;
; 1.306 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.322 ns                 ;
; 1.307 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.323 ns                 ;
; 1.307 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.323 ns                 ;
; 1.328 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.344 ns                 ;
; 1.331 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.347 ns                 ;
; 1.331 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.347 ns                 ;
; 1.331 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.347 ns                 ;
; 1.336 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.352 ns                 ;
; 1.343 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.359 ns                 ;
; 1.343 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.359 ns                 ;
; 1.352 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.368 ns                 ;
; 1.360 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.376 ns                 ;
; 1.363 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.379 ns                 ;
; 1.366 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.382 ns                 ;
; 1.373 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.389 ns                 ;
; 1.377 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.393 ns                 ;
; 1.378 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.394 ns                 ;
; 1.384 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.400 ns                 ;
; 1.391 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.407 ns                 ;
; 1.395 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.411 ns                 ;
; 1.399 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.415 ns                 ;
; 1.402 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.418 ns                 ;
; 1.402 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.418 ns                 ;
; 1.407 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.423 ns                 ;
; 1.414 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.430 ns                 ;
; 1.423 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.439 ns                 ;
; 1.431 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.447 ns                 ;
; 1.437 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.453 ns                 ;
; 1.444 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.460 ns                 ;
; 1.449 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.465 ns                 ;
; 1.455 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.471 ns                 ;
; 1.462 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.478 ns                 ;
; 1.463 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.479 ns                 ;
; 1.466 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.482 ns                 ;
; 1.470 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.486 ns                 ;
; 1.473 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.489 ns                 ;
; 1.478 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.494 ns                 ;
; 1.485 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.501 ns                 ;
; 1.490 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.506 ns                 ;
; 1.494 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.510 ns                 ;
; 1.502 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.518 ns                 ;
; 1.502 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.518 ns                 ;
; 1.515 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.531 ns                 ;
; 1.526 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.542 ns                 ;
; 1.533 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.549 ns                 ;
; 1.534 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.550 ns                 ;
; 1.537 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.553 ns                 ;
; 1.537 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.553 ns                 ;
; 1.538 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.015 ns                   ; 1.553 ns                 ;
; 1.541 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.557 ns                 ;
; 1.549 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.565 ns                 ;
; 1.561 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.577 ns                 ;
; 1.573 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.589 ns                 ;
; 1.573 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.589 ns                 ;
; 1.596 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.612 ns                 ;
; 1.596 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.612 ns                 ;
; 1.597 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.613 ns                 ;
; 1.604 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.620 ns                 ;
; 1.605 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.621 ns                 ;
; 1.608 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.624 ns                 ;
; 1.608 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.624 ns                 ;
; 1.612 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.628 ns                 ;
; 1.632 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.648 ns                 ;
; 1.632 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.648 ns                 ;
; 1.644 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.660 ns                 ;
; 1.644 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.660 ns                 ;
; 1.644 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.660 ns                 ;
; 1.646 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.015 ns                   ; 1.661 ns                 ;
; 1.667 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.683 ns                 ;
; 1.675 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.691 ns                 ;
; 1.676 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.692 ns                 ;
; 1.679 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.695 ns                 ;
; 1.679 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.695 ns                 ;
; 1.703 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.719 ns                 ;
; 1.703 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.719 ns                 ;
; 1.708 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.724 ns                 ;
; 1.715 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.731 ns                 ;
; 1.715 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.731 ns                 ;
; 1.726 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.742 ns                 ;
; 1.735 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.751 ns                 ;
; 1.738 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.754 ns                 ;
; 1.746 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.762 ns                 ;
; 1.750 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.766 ns                 ;
; 1.750 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.766 ns                 ;
; 1.771 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.787 ns                 ;
; 1.774 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.790 ns                 ;
; 1.779 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.795 ns                 ;
; 1.786 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.802 ns                 ;
; 1.786 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.802 ns                 ;
; 1.809 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.825 ns                 ;
; 1.821 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.837 ns                 ;
; 1.821 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.837 ns                 ;
; 1.822 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.015 ns                   ; 1.837 ns                 ;
; 1.842 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.858 ns                 ;
; 1.845 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.861 ns                 ;
; 1.846 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.862 ns                 ;
; 1.850 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.866 ns                 ;
; 1.857 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.873 ns                 ;
; 1.857 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.873 ns                 ;
; 1.892 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.908 ns                 ;
; 1.897 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.913 ns                 ;
; 1.913 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.929 ns                 ;
; 1.915 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.931 ns                 ;
; 1.921 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.937 ns                 ;
; 1.928 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.944 ns                 ;
; 1.950 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.015 ns                   ; 1.965 ns                 ;
; 1.950 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.015 ns                   ; 1.965 ns                 ;
; 1.963 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.979 ns                 ;
; 1.984 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 2.000 ns                 ;
; 1.999 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 2.015 ns                 ;
; 2.016 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 2.032 ns                 ;
; 2.036 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.015 ns                   ; 2.051 ns                 ;
; 2.043 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 2.059 ns                 ;
; 2.080 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.015 ns                   ; 2.095 ns                 ;
; 2.152 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.015 ns                   ; 2.167 ns                 ;
; 2.268 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.015 ns                   ; 2.283 ns                 ;
; 2.278 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 2.294 ns                 ;
; 2.283 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 2.299 ns                 ;
; 2.354 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.015 ns                   ; 2.369 ns                 ;
; 2.382 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.015 ns                   ; 2.397 ns                 ;
; 3.146 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.015 ns                   ; 3.161 ns                 ;
; 5.512 ns                                ; VEL_CONTROL:inst51|MOTOR_CMD[24]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.485 ns                  ; 2.027 ns                 ;
; 6.159 ns                                ; VEL_CONTROL:inst51|MOTOR_CMD[23]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.484 ns                  ; 2.675 ns                 ;
; 6.287 ns                                ; VEL_CONTROL:inst52|MOTOR_CMD[24]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.481 ns                  ; 2.806 ns                 ;
; 6.294 ns                                ; VEL_CONTROL:inst51|MOTOR_CMD[22]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.485 ns                  ; 2.809 ns                 ;
; 6.346 ns                                ; VEL_CONTROL:inst51|MOTOR_CMD[21]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.484 ns                  ; 2.862 ns                 ;
; 6.348 ns                                ; VEL_CONTROL:inst52|MOTOR_CMD[15]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.495 ns                  ; 2.853 ns                 ;
; 6.411 ns                                ; VEL_CONTROL:inst51|MOTOR_CMD[20]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.484 ns                  ; 2.927 ns                 ;
; 6.438 ns                                ; VEL_CONTROL:inst52|MOTOR_CMD[20]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.479 ns                  ; 2.959 ns                 ;
; 6.497 ns                                ; VEL_CONTROL:inst51|MOTOR_CMD[19]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.485 ns                  ; 3.012 ns                 ;
; 6.517 ns                                ; VEL_CONTROL:inst51|MOTOR_CMD[18]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.484 ns                  ; 3.033 ns                 ;
; 6.686 ns                                ; VEL_CONTROL:inst51|MOTOR_CMD[17]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.485 ns                  ; 3.201 ns                 ;
; 6.694 ns                                ; VEL_CONTROL:inst52|MOTOR_CMD[23]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.481 ns                  ; 3.213 ns                 ;
; 6.723 ns                                ; VEL_CONTROL:inst52|MOTOR_CMD[14]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.481 ns                  ; 3.242 ns                 ;
; 6.743 ns                                ; VEL_CONTROL:inst52|MOTOR_CMD[16]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.495 ns                  ; 3.248 ns                 ;
; 6.748 ns                                ; VEL_CONTROL:inst51|MOTOR_CMD[13]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.484 ns                  ; 3.264 ns                 ;
; 6.794 ns                                ; VEL_CONTROL:inst52|MOTOR_CMD[22]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.479 ns                  ; 3.315 ns                 ;
; 6.857 ns                                ; VEL_CONTROL:inst51|MOTOR_CMD[16]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.485 ns                  ; 3.372 ns                 ;
; 6.863 ns                                ; VEL_CONTROL:inst52|MOTOR_CMD[13]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.495 ns                  ; 3.368 ns                 ;
; 6.889 ns                                ; VEL_CONTROL:inst52|MOTOR_CMD[17]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.481 ns                  ; 3.408 ns                 ;
; 6.896 ns                                ; VEL_CONTROL:inst52|MOTOR_CMD[21]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.479 ns                  ; 3.417 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                       ;                                                                           ;                                            ;                                            ;                            ;                            ;                          ;
+-----------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                        ;
+-----------------------------------------+-----------------------------------------------------+------------+------------+-------------------------------------------------------+----------+
; Slack                                   ; Required tsu                                        ; Actual tsu ; From       ; To                                                    ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+------------+-------------------------------------------------------+----------+
; N/A                                     ; None                                                ; 12.048 ns  ; KEY[0]     ; SCOMP:inst8|IR[0]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; 12.048 ns  ; KEY[0]     ; SCOMP:inst8|IR[1]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; 12.048 ns  ; KEY[0]     ; SCOMP:inst8|IR[3]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; 11.721 ns  ; KEY[0]     ; SCOMP:inst8|IR[8]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; 11.721 ns  ; KEY[0]     ; SCOMP:inst8|IR[9]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; 11.721 ns  ; KEY[0]     ; SCOMP:inst8|IR[10]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; 11.521 ns  ; KEY[0]     ; SCOMP:inst8|IR[2]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; 11.521 ns  ; KEY[0]     ; SCOMP:inst8|IR[4]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; 11.521 ns  ; KEY[0]     ; SCOMP:inst8|IR[5]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; 11.521 ns  ; KEY[0]     ; SCOMP:inst8|IR[7]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; 11.521 ns  ; KEY[0]     ; SCOMP:inst8|IR[6]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; 11.289 ns  ; KEY[0]     ; SCOMP:inst8|PC[1]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; 11.289 ns  ; KEY[0]     ; SCOMP:inst8|PC[3]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; 11.289 ns  ; KEY[0]     ; SCOMP:inst8|PC[4]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; 11.289 ns  ; KEY[0]     ; SCOMP:inst8|PC[5]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; 11.289 ns  ; KEY[0]     ; SCOMP:inst8|PC[7]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; 11.289 ns  ; KEY[0]     ; SCOMP:inst8|PC[8]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; 11.282 ns  ; KEY[0]     ; SCOMP:inst8|PC[0]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; 11.282 ns  ; KEY[0]     ; SCOMP:inst8|PC[2]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; 11.282 ns  ; KEY[0]     ; SCOMP:inst8|PC[6]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; 11.282 ns  ; KEY[0]     ; SCOMP:inst8|PC[9]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; 11.282 ns  ; KEY[0]     ; SCOMP:inst8|PC[10]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; 11.167 ns  ; KEY[0]     ; SCOMP:inst8|GIE                                       ; CLOCK_50 ;
; N/A                                     ; None                                                ; 11.167 ns  ; KEY[0]     ; SCOMP:inst8|INT_REQ_SYNC[3]                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; 10.627 ns  ; KEY[0]     ; SCOMP:inst8|IIE[3]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; 10.627 ns  ; KEY[0]     ; SCOMP:inst8|IIE[2]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; 10.627 ns  ; KEY[0]     ; SCOMP:inst8|IIE[0]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; 10.627 ns  ; KEY[0]     ; SCOMP:inst8|IIE[1]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; 10.229 ns  ; KEY[0]     ; SCOMP:inst8|AC[11]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; 10.223 ns  ; KEY[0]     ; SCOMP:inst8|AC[15]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; 10.223 ns  ; KEY[0]     ; SCOMP:inst8|AC[9]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; 10.211 ns  ; KEY[0]     ; SCOMP:inst8|AC[8]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; 10.198 ns  ; KEY[0]     ; SCOMP:inst8|INT_REQ_SYNC[2]                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; 10.198 ns  ; KEY[0]     ; SCOMP:inst8|INT_REQ_SYNC[0]                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; 10.198 ns  ; KEY[0]     ; SCOMP:inst8|INT_REQ_SYNC[1]                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; 10.185 ns  ; KEY[0]     ; SCOMP:inst8|AC[13]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.892 ns   ; KEY[0]     ; SCOMP:inst8|AC[4]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.892 ns   ; KEY[0]     ; SCOMP:inst8|AC[12]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.886 ns   ; KEY[0]     ; SCOMP:inst8|AC[7]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.886 ns   ; KEY[0]     ; SCOMP:inst8|AC[3]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.886 ns   ; KEY[0]     ; SCOMP:inst8|AC[10]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.886 ns   ; KEY[0]     ; SCOMP:inst8|AC[14]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.862 ns   ; KEY[0]     ; SCOMP:inst8|IO_WRITE_INT                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.862 ns   ; KEY[0]     ; SCOMP:inst8|MW                                        ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.725 ns   ; KEY[0]     ; SCOMP:inst8|PC_SAVED[0]                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.725 ns   ; KEY[0]     ; SCOMP:inst8|PC_SAVED[2]                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.725 ns   ; KEY[0]     ; SCOMP:inst8|PC_SAVED[6]                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.725 ns   ; KEY[0]     ; SCOMP:inst8|PC_SAVED[9]                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.725 ns   ; KEY[0]     ; SCOMP:inst8|PC_SAVED[10]                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.686 ns   ; KEY[0]     ; SCOMP:inst8|AC_SAVED[0]                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.686 ns   ; KEY[0]     ; SCOMP:inst8|AC_SAVED[11]                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.686 ns   ; KEY[0]     ; SCOMP:inst8|AC_SAVED[8]                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.583 ns   ; KEY[0]     ; SCOMP:inst8|AC[2]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.583 ns   ; KEY[0]     ; SCOMP:inst8|AC[5]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.583 ns   ; KEY[0]     ; SCOMP:inst8|AC[0]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.583 ns   ; KEY[0]     ; SCOMP:inst8|AC[6]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.583 ns   ; KEY[0]     ; SCOMP:inst8|AC[1]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.583 ns   ; KEY[0]     ; SCOMP:inst8|IN_HOLD                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.542 ns   ; KEY[0]     ; SCOMP:inst8|PC_STACK[9][7]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.498 ns   ; KEY[0]     ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 9.491 ns   ; KEY[0]     ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[0]  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.491 ns   ; KEY[0]     ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[6]  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.491 ns   ; KEY[0]     ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[3]  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.491 ns   ; KEY[0]     ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[2]  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.491 ns   ; KEY[0]     ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[5]  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.491 ns   ; KEY[0]     ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[4]  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.491 ns   ; KEY[0]     ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[1]  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.489 ns   ; KEY[0]     ; SCOMP:inst8|PC_STACK[0][2]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.489 ns   ; KEY[0]     ; SCOMP:inst8|PC_STACK[1][2]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.489 ns   ; KEY[0]     ; SCOMP:inst8|PC_STACK[2][2]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.489 ns   ; KEY[0]     ; SCOMP:inst8|PC_STACK[2][7]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.489 ns   ; KEY[0]     ; SCOMP:inst8|PC_STACK[3][2]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.489 ns   ; KEY[0]     ; SCOMP:inst8|PC_STACK[3][7]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.489 ns   ; KEY[0]     ; SCOMP:inst8|PC_STACK[4][2]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.489 ns   ; KEY[0]     ; SCOMP:inst8|PC_STACK[4][7]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.489 ns   ; KEY[0]     ; SCOMP:inst8|PC_STACK[5][2]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.489 ns   ; KEY[0]     ; SCOMP:inst8|PC_STACK[5][7]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.489 ns   ; KEY[0]     ; SCOMP:inst8|PC_STACK[6][7]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.489 ns   ; KEY[0]     ; SCOMP:inst8|PC_STACK[7][7]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.489 ns   ; KEY[0]     ; SCOMP:inst8|PC_STACK[8][7]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.460 ns   ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_master:inst|data_clk         ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.460 ns   ; KEY[0]     ; oneshot_i2c:inst18|i2c_master:inst|data_clk           ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.446 ns   ; KEY[0]     ; SCOMP:inst8|AC_SAVED[3]                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.446 ns   ; KEY[0]     ; SCOMP:inst8|AC_SAVED[10]                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.446 ns   ; KEY[0]     ; SCOMP:inst8|AC_SAVED[15]                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.446 ns   ; KEY[0]     ; SCOMP:inst8|AC_SAVED[9]                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.446 ns   ; KEY[0]     ; SCOMP:inst8|AC_SAVED[14]                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.317 ns   ; KEY[0]     ; SCOMP:inst8|PC_STACK[9][0]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.317 ns   ; KEY[0]     ; SCOMP:inst8|PC_STACK[9][10]                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.313 ns   ; KEY[0]     ; SCOMP:inst8|PC_STACK[9][6]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.278 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[14][10]                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.278 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[14][13]                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.264 ns   ; KEY[0]     ; SCOMP:inst8|PC_STACK[9][2]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.264 ns   ; KEY[0]     ; SCOMP:inst8|PC_STACK[9][3]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.260 ns   ; KEY[0]     ; SCOMP:inst8|PC_STACK[9][4]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.170 ns   ; KEY[0]     ; SCOMP:inst8|PC_STACK[0][0]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.170 ns   ; KEY[0]     ; SCOMP:inst8|PC_STACK[0][6]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.170 ns   ; KEY[0]     ; SCOMP:inst8|PC_STACK[1][0]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.170 ns   ; KEY[0]     ; SCOMP:inst8|PC_STACK[1][6]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.170 ns   ; KEY[0]     ; SCOMP:inst8|PC_STACK[2][0]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.170 ns   ; KEY[0]     ; SCOMP:inst8|PC_STACK[2][6]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.170 ns   ; KEY[0]     ; SCOMP:inst8|PC_STACK[3][0]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.170 ns   ; KEY[0]     ; SCOMP:inst8|PC_STACK[3][6]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.170 ns   ; KEY[0]     ; SCOMP:inst8|PC_STACK[4][0]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.170 ns   ; KEY[0]     ; SCOMP:inst8|PC_STACK[4][6]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.170 ns   ; KEY[0]     ; SCOMP:inst8|PC_STACK[5][0]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.170 ns   ; KEY[0]     ; SCOMP:inst8|PC_STACK[5][6]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.170 ns   ; KEY[0]     ; SCOMP:inst8|PC_STACK[6][6]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.170 ns   ; KEY[0]     ; SCOMP:inst8|PC_STACK[7][6]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.170 ns   ; KEY[0]     ; SCOMP:inst8|PC_STACK[8][6]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.163 ns   ; KEY[0]     ; SCOMP:inst8|PC_STACK[0][10]                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.163 ns   ; KEY[0]     ; SCOMP:inst8|PC_STACK[0][7]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.163 ns   ; KEY[0]     ; SCOMP:inst8|PC_STACK[1][10]                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.163 ns   ; KEY[0]     ; SCOMP:inst8|PC_STACK[1][7]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.163 ns   ; KEY[0]     ; SCOMP:inst8|PC_STACK[2][10]                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.163 ns   ; KEY[0]     ; SCOMP:inst8|PC_STACK[3][10]                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.163 ns   ; KEY[0]     ; SCOMP:inst8|PC_STACK[4][10]                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.163 ns   ; KEY[0]     ; SCOMP:inst8|PC_STACK[5][10]                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.163 ns   ; KEY[0]     ; SCOMP:inst8|PC_STACK[6][0]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.163 ns   ; KEY[0]     ; SCOMP:inst8|PC_STACK[6][10]                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.163 ns   ; KEY[0]     ; SCOMP:inst8|PC_STACK[7][0]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.163 ns   ; KEY[0]     ; SCOMP:inst8|PC_STACK[7][10]                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.163 ns   ; KEY[0]     ; SCOMP:inst8|PC_STACK[8][0]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.163 ns   ; KEY[0]     ; SCOMP:inst8|PC_STACK[8][10]                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.153 ns   ; KEY[0]     ; SCOMP:inst8|PC_SAVED[1]                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.153 ns   ; KEY[0]     ; SCOMP:inst8|PC_SAVED[3]                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.153 ns   ; KEY[0]     ; SCOMP:inst8|PC_SAVED[4]                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.153 ns   ; KEY[0]     ; SCOMP:inst8|PC_SAVED[5]                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.153 ns   ; KEY[0]     ; SCOMP:inst8|PC_SAVED[7]                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.153 ns   ; KEY[0]     ; SCOMP:inst8|PC_SAVED[8]                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.138 ns   ; KEY[0]     ; SCOMP:inst8|AC_SAVED[4]                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.138 ns   ; KEY[0]     ; SCOMP:inst8|AC_SAVED[12]                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.098 ns   ; KEY[0]     ; SCOMP:inst8|PC_STACK[0][4]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.098 ns   ; KEY[0]     ; SCOMP:inst8|PC_STACK[0][9]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.098 ns   ; KEY[0]     ; SCOMP:inst8|PC_STACK[1][4]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.098 ns   ; KEY[0]     ; SCOMP:inst8|PC_STACK[1][9]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.098 ns   ; KEY[0]     ; SCOMP:inst8|PC_STACK[2][4]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.098 ns   ; KEY[0]     ; SCOMP:inst8|PC_STACK[2][9]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.098 ns   ; KEY[0]     ; SCOMP:inst8|PC_STACK[3][4]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.098 ns   ; KEY[0]     ; SCOMP:inst8|PC_STACK[3][9]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.098 ns   ; KEY[0]     ; SCOMP:inst8|PC_STACK[4][4]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.098 ns   ; KEY[0]     ; SCOMP:inst8|PC_STACK[4][9]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.098 ns   ; KEY[0]     ; SCOMP:inst8|PC_STACK[5][4]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.098 ns   ; KEY[0]     ; SCOMP:inst8|PC_STACK[5][9]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.098 ns   ; KEY[0]     ; SCOMP:inst8|PC_STACK[6][4]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.098 ns   ; KEY[0]     ; SCOMP:inst8|PC_STACK[7][4]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.098 ns   ; KEY[0]     ; SCOMP:inst8|PC_STACK[8][4]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.097 ns   ; KEY[0]     ; SCOMP:inst8|PC_STACK[0][3]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.097 ns   ; KEY[0]     ; SCOMP:inst8|PC_STACK[1][3]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.097 ns   ; KEY[0]     ; SCOMP:inst8|PC_STACK[2][3]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.097 ns   ; KEY[0]     ; SCOMP:inst8|PC_STACK[3][3]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.097 ns   ; KEY[0]     ; SCOMP:inst8|PC_STACK[4][3]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.097 ns   ; KEY[0]     ; SCOMP:inst8|PC_STACK[5][3]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.097 ns   ; KEY[0]     ; SCOMP:inst8|PC_STACK[6][2]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.097 ns   ; KEY[0]     ; SCOMP:inst8|PC_STACK[6][3]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.097 ns   ; KEY[0]     ; SCOMP:inst8|PC_STACK[7][2]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.097 ns   ; KEY[0]     ; SCOMP:inst8|PC_STACK[7][3]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.097 ns   ; KEY[0]     ; SCOMP:inst8|PC_STACK[8][2]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.097 ns   ; KEY[0]     ; SCOMP:inst8|PC_STACK[8][3]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.059 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[14][4]                      ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.025 ns   ; KEY[0]     ; SCOMP:inst8|PC_STACK[9][1]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.020 ns   ; KEY[0]     ; SCOMP:inst8|PC_STACK[9][8]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.889 ns   ; KEY[0]     ; SCOMP:inst8|PC_STACK[0][8]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.889 ns   ; KEY[0]     ; SCOMP:inst8|PC_STACK[1][8]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.889 ns   ; KEY[0]     ; SCOMP:inst8|PC_STACK[2][8]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.889 ns   ; KEY[0]     ; SCOMP:inst8|PC_STACK[3][8]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.889 ns   ; KEY[0]     ; SCOMP:inst8|PC_STACK[4][8]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.889 ns   ; KEY[0]     ; SCOMP:inst8|PC_STACK[5][8]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.889 ns   ; KEY[0]     ; SCOMP:inst8|PC_STACK[6][8]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.889 ns   ; KEY[0]     ; SCOMP:inst8|PC_STACK[7][8]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.889 ns   ; KEY[0]     ; SCOMP:inst8|PC_STACK[8][8]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.879 ns   ; KEY[0]     ; SCOMP:inst8|AC_SAVED[5]                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.879 ns   ; KEY[0]     ; SCOMP:inst8|AC_SAVED[6]                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.879 ns   ; KEY[0]     ; SCOMP:inst8|AC_SAVED[13]                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.870 ns   ; KEY[0]     ; SCOMP:inst8|AC_SAVED[7]                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.870 ns   ; KEY[0]     ; SCOMP:inst8|AC_SAVED[2]                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.870 ns   ; KEY[0]     ; SCOMP:inst8|AC_SAVED[1]                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.867 ns   ; KEY[0]     ; SCOMP:inst8|PC_STACK[0][1]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.867 ns   ; KEY[0]     ; SCOMP:inst8|PC_STACK[1][1]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.867 ns   ; KEY[0]     ; SCOMP:inst8|PC_STACK[2][1]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.867 ns   ; KEY[0]     ; SCOMP:inst8|PC_STACK[3][1]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.867 ns   ; KEY[0]     ; SCOMP:inst8|PC_STACK[4][1]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.867 ns   ; KEY[0]     ; SCOMP:inst8|PC_STACK[5][1]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.867 ns   ; KEY[0]     ; SCOMP:inst8|PC_STACK[6][1]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.867 ns   ; KEY[0]     ; SCOMP:inst8|PC_STACK[7][1]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.867 ns   ; KEY[0]     ; SCOMP:inst8|PC_STACK[8][1]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.782 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[9][13]                      ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.782 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[9][14]                      ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.770 ns   ; KEY[0]     ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0] ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.770 ns   ; KEY[0]     ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1] ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.770 ns   ; KEY[0]     ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2] ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.770 ns   ; KEY[0]     ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3] ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.770 ns   ; KEY[0]     ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4] ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.770 ns   ; KEY[0]     ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5] ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.770 ns   ; KEY[0]     ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6] ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.764 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[14][6]                      ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.764 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[14][1]                      ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.764 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[14][15]                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.759 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[9][0]                       ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.759 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[9][1]                       ; CLOCK_50 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;            ;                                                       ;          ;
+-----------------------------------------+-----------------------------------------------------+------------+------------+-------------------------------------------------------+----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------+---------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                           ; To      ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------+---------+------------+
; N/A                                     ; None                                                ; 13.014 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[1] ; HEX6[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.984 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[2] ; HEX6[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.935 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[0] ; HEX7[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.901 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[2] ; HEX7[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.899 ns  ; LEDS:inst58|BLED[2]                            ; LEDR[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.877 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[3] ; HEX6[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.807 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[3] ; HEX7[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.765 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[1] ; HEX4[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.735 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[0] ; HEX6[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.700 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[2] ; HEX4[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.656 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[1] ; HEX7[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.628 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[0] ; HEX7[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.591 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[2] ; HEX7[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.579 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[0] ; HEX4[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.572 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[3] ; HEX4[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.556 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[0] ; HEX7[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.523 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[2] ; HEX7[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.501 ns  ; LEDS:inst58|BLED[3]                            ; LEDR[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.497 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[2] ; HEX6[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.468 ns  ; LEDS:inst58|BLED[4]                            ; LEDR[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.466 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[1] ; HEX6[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.438 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[2] ; HEX6[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.430 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[1] ; HEX6[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.424 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[3] ; HEX7[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.380 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[3] ; HEX3[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.375 ns  ; LEDS:inst59|BLED[1]                            ; LEDG[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.366 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[3] ; HEX6[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.359 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[0] ; HEX3[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.358 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[2] ; HEX3[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.344 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[0] ; HEX3[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.342 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[1] ; HEX7[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.338 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[2] ; HEX3[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.330 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[1] ; HEX4[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.326 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[1] ; HEX3[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.323 ns  ; LEDS:inst59|BLED[0]                            ; LEDG[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.308 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[3] ; HEX6[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.285 ns  ; LEDS:inst58|BLED[0]                            ; LEDR[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.276 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[1] ; HEX7[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.272 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[3] ; HEX5[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.272 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[0] ; HEX4[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.244 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[3] ; HEX3[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.242 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[0] ; HEX3[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.240 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[2] ; HEX4[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.235 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[0] ; HEX5[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.217 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[0] ; HEX6[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.182 ns  ; LEDS:inst59|BLED[5]                            ; LEDG[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.167 ns  ; LEDS:inst59|BLED[6]                            ; LEDG[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.165 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[3] ; HEX4[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.164 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[0] ; HEX4[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.158 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[3] ; HEX7[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.148 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[3] ; HEX7[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.148 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[0] ; HEX6[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.141 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[3] ; HEX4[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.127 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[1] ; HEX5[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.124 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[3] ; HEX2[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.098 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[2] ; HEX2[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.092 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[1] ; HEX3[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.079 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[3] ; HEX3[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.074 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[2] ; HEX3[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.073 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[3] ; HEX6[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.067 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[1] ; HEX6[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.034 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[3] ; HEX3[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.027 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[3] ; HEX7[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.025 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[0] ; HEX7[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.009 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[3] ; HEX7[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.001 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[0] ; HEX7[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.984 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[2] ; HEX7[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.975 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[3] ; HEX2[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.970 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[0] ; HEX1[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.969 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[1] ; HEX3[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.965 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[2] ; HEX5[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.953 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[1] ; HEX4[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.950 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[1] ; HEX2[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.950 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[0] ; HEX1[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.949 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[1] ; HEX5[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.935 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[2] ; HEX1[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.914 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[0] ; HEX1[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.913 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[1] ; HEX3[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.910 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[1] ; HEX1[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.907 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[2] ; HEX3[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.898 ns  ; LEDS:inst58|BLED[1]                            ; LEDR[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.885 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[0] ; HEX5[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.874 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[2] ; HEX1[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.873 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[3] ; HEX5[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.869 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[0] ; HEX3[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.865 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[1] ; HEX4[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.859 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[1] ; HEX2[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.839 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[2] ; HEX1[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.826 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[0] ; HEX2[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.817 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[1] ; HEX1[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.806 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[0] ; HEX5[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.801 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[2] ; HEX4[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.798 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[3] ; HEX3[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.787 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[0] ; HEX6[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.782 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[0] ; HEX3[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.771 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[2] ; HEX6[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.763 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[2] ; HEX4[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.749 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[1] ; HEX6[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.740 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[1] ; HEX7[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.736 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[1] ; HEX1[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.734 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[1] ; HEX7[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.728 ns  ; LEDS:inst59|BLED[2]                            ; LEDG[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.718 ns  ; VEL_CONTROL:inst52|MOTOR_EN                    ; NMOTR_L ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.716 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[2] ; HEX7[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.699 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[0] ; HEX4[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.693 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[3] ; HEX1[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.676 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[3] ; HEX4[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.657 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[1] ; HEX5[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.653 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[3] ; HEX0[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.651 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[3] ; HEX3[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.650 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[0] ; HEX3[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.636 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[2] ; HEX6[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.636 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[3] ; HEX1[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.634 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[3] ; HEX2[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.634 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[2] ; HEX1[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.632 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[3] ; HEX2[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.627 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[1] ; HEX6[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.625 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[1] ; HEX1[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.619 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[2] ; HEX3[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.610 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[2] ; HEX2[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.607 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[2] ; HEX5[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.605 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[2] ; HEX2[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.604 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[3] ; HEX1[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.593 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[2] ; HEX6[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.589 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[0] ; HEX5[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.584 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[0] ; HEX1[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.580 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[3] ; HEX2[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.578 ns  ; LEDS:inst58|BLED[6]                            ; LEDR[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.573 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[3] ; HEX0[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.560 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[0] ; HEX2[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.559 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[2] ; HEX5[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.558 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[1] ; HEX7[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.558 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[3] ; HEX6[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.554 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[2] ; HEX7[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.552 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[0] ; HEX7[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.547 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[2] ; HEX1[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.535 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[1] ; HEX2[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.531 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[2] ; HEX2[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.520 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[0] ; HEX7[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.519 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[1] ; HEX0[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.517 ns  ; LEDS:inst59|BLED[7]                            ; LEDG[7] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.508 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[1] ; HEX3[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.498 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[3] ; HEX6[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.495 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[0] ; HEX6[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.495 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[3] ; HEX1[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.492 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[1] ; HEX2[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.487 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[2] ; HEX7[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.482 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[2] ; HEX3[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.461 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[1] ; HEX2[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.458 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[2] ; HEX1[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.455 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[2] ; HEX1[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.451 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[0] ; HEX0[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.447 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[3] ; HEX5[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.446 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[2] ; HEX3[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.446 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[1] ; HEX1[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.441 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[1] ; HEX4[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.437 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[0] ; HEX3[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.419 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[2] ; HEX2[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.418 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[3] ; HEX2[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.411 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[2] ; HEX6[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.403 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[1] ; HEX1[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.397 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[1] ; HEX5[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.392 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[3] ; HEX7[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.389 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[0] ; HEX1[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.381 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[2] ; HEX4[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.380 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[3] ; HEX0[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.377 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[1] ; HEX3[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.377 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[2] ; HEX2[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.376 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[0] ; HEX0[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.370 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[3] ; HEX0[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.368 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[0] ; HEX2[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.362 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[0] ; HEX0[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.360 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[3] ; HEX0[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.351 ns  ; LEDS:inst58|BLED[7]                            ; LEDR[7] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.347 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[0] ; HEX6[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.347 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[3] ; HEX5[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.342 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[3] ; HEX0[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.332 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[0] ; HEX2[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.299 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[3] ; HEX6[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.284 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[1] ; HEX0[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.279 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[3] ; HEX1[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.277 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[0] ; HEX4[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.274 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[1] ; HEX2[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.263 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[1] ; HEX4[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.259 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[0] ; HEX2[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.258 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[3] ; HEX4[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.241 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[1] ; HEX7[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.217 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[0] ; HEX1[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.207 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[1] ; HEX5[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.202 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[3] ; HEX5[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.201 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[3] ; HEX1[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.199 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[1] ; HEX0[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.198 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[2] ; HEX4[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.181 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[3] ; HEX1[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.177 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[2] ; HEX0[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.177 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[0] ; HEX0[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.169 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[0] ; HEX0[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.165 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[1] ; HEX3[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.165 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[2] ; HEX2[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.156 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[2] ; HEX5[1] ; CLOCK_50   ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                ;         ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------+---------+------------+


+-------------------------------------------------------------------+
; tpd                                                               ;
+-------+-------------------+-----------------+-----------+---------+
; Slack ; Required P2P Time ; Actual P2P Time ; From      ; To      ;
+-------+-------------------+-----------------+-----------+---------+
; N/A   ; None              ; 11.482 ns       ; ASLEEP    ; LEDG[8] ;
; N/A   ; None              ; 11.302 ns       ; BATT_GOOD ; LEDG[8] ;
+-------+-------------------+-----------------+-----------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                                                      ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------+-------------------------------------------------------------------------------------+----------+
; Minimum Slack                           ; Required th                                         ; Actual th ; From       ; To                                                                                  ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------+-------------------------------------------------------------------------------------+----------+
; N/A                                     ; None                                                ; 1.326 ns  ; SW[10]     ; DIG_IN:inst5|B_DI[10]                                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; 1.304 ns  ; SW[12]     ; DIG_IN:inst5|B_DI[12]                                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; 1.260 ns  ; SW[8]      ; DIG_IN:inst5|B_DI[8]                                                                ; CLOCK_50 ;
; N/A                                     ; None                                                ; 1.213 ns  ; SW[9]      ; DIG_IN:inst5|B_DI[9]                                                                ; CLOCK_50 ;
; N/A                                     ; None                                                ; 1.211 ns  ; SW[6]      ; DIG_IN:inst5|B_DI[6]                                                                ; CLOCK_50 ;
; N/A                                     ; None                                                ; 1.203 ns  ; SW[5]      ; DIG_IN:inst5|B_DI[5]                                                                ; CLOCK_50 ;
; N/A                                     ; None                                                ; 1.152 ns  ; SW[3]      ; DIG_IN:inst5|B_DI[3]                                                                ; CLOCK_50 ;
; N/A                                     ; None                                                ; 1.018 ns  ; SW[11]     ; DIG_IN:inst5|B_DI[11]                                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; 0.975 ns  ; SW[7]      ; DIG_IN:inst5|B_DI[7]                                                                ; CLOCK_50 ;
; N/A                                     ; None                                                ; 0.921 ns  ; SW[4]      ; DIG_IN:inst5|B_DI[4]                                                                ; CLOCK_50 ;
; N/A                                     ; None                                                ; 0.858 ns  ; SW[0]      ; DIG_IN:inst5|B_DI[0]                                                                ; CLOCK_50 ;
; N/A                                     ; None                                                ; 0.831 ns  ; SW[2]      ; DIG_IN:inst5|B_DI[2]                                                                ; CLOCK_50 ;
; N/A                                     ; None                                                ; 0.701 ns  ; SW[1]      ; DIG_IN:inst5|B_DI[1]                                                                ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.289 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|addr_in[1]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.289 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|addr_in[3]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.329 ns ; DI[2]      ; DIG_IN:inst6|B_DI[7]                                                                ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.333 ns ; DI[6]      ; DIG_IN:inst6|B_DI[11]                                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.345 ns ; DI[7]      ; DIG_IN:inst6|B_DI[12]                                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.350 ns ; DI[3]      ; DIG_IN:inst6|B_DI[8]                                                                ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.381 ns ; DI[5]      ; DIG_IN:inst6|B_DI[10]                                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.470 ns ; SW[15]     ; DIG_IN:inst5|B_DI[15]                                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.494 ns ; DI[9]      ; DIG_IN:inst6|B_DI[14]                                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.501 ns ; DI[4]      ; DIG_IN:inst6|B_DI[9]                                                                ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.533 ns ; SW[13]     ; DIG_IN:inst5|B_DI[13]                                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.628 ns ; DI[10]     ; DIG_IN:inst6|B_DI[15]                                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.680 ns ; DI[8]      ; DIG_IN:inst6|B_DI[13]                                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.723 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|addr_in[2]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.723 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|addr_in[6]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.723 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|addr_in[5]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.723 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|addr_in[4]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.723 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|addr_in[7]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.772 ns ; SW[16]     ; DIG_IN:inst6|B_DI[3]                                                                ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.774 ns ; DI[1]      ; DIG_IN:inst6|B_DI[6]                                                                ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.797 ns ; SW[14]     ; DIG_IN:inst5|B_DI[14]                                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.859 ns ; SDA_BOT    ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[7]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.862 ns ; SDA_BOT    ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[3]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.862 ns ; SDA_BOT    ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[0]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.867 ns ; SDA_BOT    ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[6]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.867 ns ; SDA_BOT    ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[1]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.868 ns ; SDA_BOT    ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[2]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.868 ns ; SDA_BOT    ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[5]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.869 ns ; SDA_BOT    ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[4]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.990 ns ; DI[0]      ; DIG_IN:inst6|B_DI[5]                                                                ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.001 ns ; SDA_BOT    ; I2C_INTERFACE:inst16|i2c_master:inst|ack_error                                      ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.103 ns ; KEY[2]     ; DIG_IN:inst6|B_DI[1]                                                                ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.111 ns ; KEY[3]     ; DIG_IN:inst6|B_DI[2]                                                                ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.321 ns ; KEY[1]     ; DIG_IN:inst6|B_DI[0]                                                                ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.412 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.412 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.427 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.429 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[27] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.448 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[24] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.449 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.486 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.486 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.486 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.486 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.486 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.488 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[31] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.488 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.637 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.639 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.641 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[30] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.645 ns ; SDA_DE2    ; oneshot_i2c:inst18|i2c_master:inst|ack_error                                        ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.704 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.705 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[25] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.711 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[28] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.711 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.712 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[26] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.712 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.824 ns ; SCL_BOT    ; I2C_INTERFACE:inst16|i2c_master:inst|stretch                                        ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.873 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.934 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.984 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.986 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -4.020 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -4.184 ns ; ENC_R_B    ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst10                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.197 ns ; ENC_R_A    ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst4                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.204 ns ; ENC_L_A    ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst4                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.209 ns ; ENC_L_B    ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst10                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.253 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; AUD_BCLK ;
; N/A                                     ; None                                                ; -4.279 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -4.304 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_master:inst|data_tx[5]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.304 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_master:inst|data_tx[4]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.304 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_master:inst|data_tx[0]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.304 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_master:inst|data_tx[1]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.304 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_master:inst|data_tx[7]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.304 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_master:inst|data_tx[6]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.304 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_master:inst|data_tx[3]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.304 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_master:inst|data_tx[2]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.319 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[7]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.330 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -4.348 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[4]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.357 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_master:inst|addr_rw[2]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.357 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_master:inst|addr_rw[1]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.357 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_master:inst|addr_rw[5]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.357 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_master:inst|addr_rw[6]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.357 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_master:inst|addr_rw[3]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.357 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_master:inst|addr_rw[4]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.357 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_master:inst|addr_rw[7]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.357 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_master:inst|addr_rw[0]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.408 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[29] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -4.452 ns ; SONAR_ECHO ; SONAR:inst54|PING_DONE                                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.560 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[3]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.595 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[0]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.598 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[1]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.605 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[2]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.626 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[6]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.626 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[5]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.652 ns ; SCL_DE2    ; oneshot_i2c:inst18|i2c_master:inst|stretch                                          ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.676 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[17][3]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.712 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -5.078 ns ; KEY[0]     ; oneshot_i2c:inst18|i2c_master:inst|data_tx[2]                                       ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.078 ns ; KEY[0]     ; oneshot_i2c:inst18|i2c_master:inst|data_tx[3]                                       ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.078 ns ; KEY[0]     ; oneshot_i2c:inst18|i2c_master:inst|data_tx[6]                                       ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.078 ns ; KEY[0]     ; oneshot_i2c:inst18|i2c_master:inst|data_tx[7]                                       ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.078 ns ; KEY[0]     ; oneshot_i2c:inst18|i2c_master:inst|data_tx[0]                                       ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.078 ns ; KEY[0]     ; oneshot_i2c:inst18|i2c_master:inst|data_tx[1]                                       ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.078 ns ; KEY[0]     ; oneshot_i2c:inst18|i2c_master:inst|data_tx[5]                                       ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.078 ns ; KEY[0]     ; oneshot_i2c:inst18|i2c_master:inst|data_tx[4]                                       ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.080 ns ; KEY[0]     ; SONAR:inst54|SONAR_RESULT[11][2]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.080 ns ; KEY[0]     ; SONAR:inst54|SONAR_RESULT[11][3]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.080 ns ; KEY[0]     ; SONAR:inst54|SONAR_RESULT[11][4]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.080 ns ; KEY[0]     ; SONAR:inst54|SONAR_RESULT[11][1]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.080 ns ; KEY[0]     ; SONAR:inst54|SONAR_RESULT[11][9]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.080 ns ; KEY[0]     ; SONAR:inst54|SONAR_RESULT[11][10]                                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.080 ns ; KEY[0]     ; SONAR:inst54|SONAR_RESULT[11][13]                                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.102 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[17][6]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.142 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[17][4]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.351 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[17][7]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.391 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[17][5]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.400 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[17][0]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.407 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[16][6]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.416 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[17][2]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.431 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_addr[2]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.431 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_addr[1]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.431 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_addr[6]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.431 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_addr[5]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.431 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_addr[4]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.431 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_addr[3]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.431 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_addr[7]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.442 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[17][1]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.446 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[7]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.446 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[6]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.446 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[2]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.446 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[3]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.446 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[5]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.446 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[4]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.446 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[1]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.446 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[0]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.554 ns ; KEY[0]     ; SONAR:inst54|SONAR_RESULT[15][10]                                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.554 ns ; KEY[0]     ; SONAR:inst54|SONAR_RESULT[15][13]                                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.576 ns ; KEY[0]     ; SONAR:inst54|SONAR_RESULT[11][6]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.576 ns ; KEY[0]     ; SONAR:inst54|SONAR_RESULT[11][0]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.576 ns ; KEY[0]     ; SONAR:inst54|SONAR_RESULT[11][5]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.576 ns ; KEY[0]     ; SONAR:inst54|SONAR_RESULT[11][15]                                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.603 ns ; KEY[0]     ; SONAR:inst54|SONAR_RESULT[10][2]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.603 ns ; KEY[0]     ; SONAR:inst54|SONAR_RESULT[10][7]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.603 ns ; KEY[0]     ; SONAR:inst54|SONAR_RESULT[10][10]                                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.632 ns ; KEY[0]     ; SONAR:inst54|SONAR_RESULT[12][8]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.635 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[16][3]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.656 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[16][1]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.758 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_master:inst|scl_ena                                        ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.818 ns ; KEY[0]     ; SONAR:inst54|SONAR_RESULT[15][6]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.818 ns ; KEY[0]     ; SONAR:inst54|SONAR_RESULT[15][0]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.818 ns ; KEY[0]     ; SONAR:inst54|SONAR_RESULT[15][3]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.818 ns ; KEY[0]     ; SONAR:inst54|SONAR_RESULT[15][1]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.820 ns ; KEY[0]     ; SONAR:inst54|SONAR_RESULT[12][6]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.820 ns ; KEY[0]     ; SONAR:inst54|SONAR_RESULT[12][0]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.820 ns ; KEY[0]     ; SONAR:inst54|SONAR_RESULT[12][7]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.820 ns ; KEY[0]     ; SONAR:inst54|SONAR_RESULT[12][2]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.820 ns ; KEY[0]     ; SONAR:inst54|SONAR_RESULT[12][3]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.820 ns ; KEY[0]     ; SONAR:inst54|SONAR_RESULT[12][5]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.820 ns ; KEY[0]     ; SONAR:inst54|SONAR_RESULT[12][4]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.820 ns ; KEY[0]     ; SONAR:inst54|SONAR_RESULT[12][1]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.820 ns ; KEY[0]     ; SONAR:inst54|SONAR_RESULT[12][9]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.820 ns ; KEY[0]     ; SONAR:inst54|SONAR_RESULT[12][10]                                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.820 ns ; KEY[0]     ; SONAR:inst54|SONAR_RESULT[12][11]                                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.820 ns ; KEY[0]     ; SONAR:inst54|SONAR_RESULT[12][13]                                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.820 ns ; KEY[0]     ; SONAR:inst54|SONAR_RESULT[12][14]                                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.820 ns ; KEY[0]     ; SONAR:inst54|SONAR_RESULT[12][12]                                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.820 ns ; KEY[0]     ; SONAR:inst54|SONAR_RESULT[12][15]                                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.822 ns ; KEY[0]     ; SONAR:inst54|SONAR_RESULT[15][2]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.822 ns ; KEY[0]     ; SONAR:inst54|SONAR_RESULT[15][5]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.822 ns ; KEY[0]     ; SONAR:inst54|SONAR_RESULT[15][4]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.824 ns ; KEY[0]     ; SONAR:inst54|SONAR_RESULT[15][7]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.824 ns ; KEY[0]     ; SONAR:inst54|SONAR_RESULT[15][9]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.824 ns ; KEY[0]     ; SONAR:inst54|SONAR_RESULT[15][8]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.824 ns ; KEY[0]     ; SONAR:inst54|SONAR_RESULT[15][11]                                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.824 ns ; KEY[0]     ; SONAR:inst54|SONAR_RESULT[15][14]                                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.824 ns ; KEY[0]     ; SONAR:inst54|SONAR_RESULT[15][12]                                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.824 ns ; KEY[0]     ; SONAR:inst54|SONAR_RESULT[15][15]                                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.826 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|rnw                                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.950 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[16][0]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.958 ns ; KEY[0]     ; SONAR:inst54|SONAR_RESULT[11][7]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.958 ns ; KEY[0]     ; SONAR:inst54|SONAR_RESULT[11][8]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.958 ns ; KEY[0]     ; SONAR:inst54|SONAR_RESULT[11][11]                                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.958 ns ; KEY[0]     ; SONAR:inst54|SONAR_RESULT[11][14]                                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.958 ns ; KEY[0]     ; SONAR:inst54|SONAR_RESULT[11][12]                                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.995 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[16][4]                                                    ; CLOCK_50 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;            ;                                                                                     ;          ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------+-------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Nov 10 19:16:11 2015
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DE2Bot -c DE2Bot --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "SW[17]" is an undefined clock
    Info: Assuming node "AUD_DACLR" is an undefined clock
    Info: Assuming node "AUD_BCLK" is an undefined clock
Warning: Found 80 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "inst70" as buffer
    Info: Detected gated clock "inst71" as buffer
    Info: Detected gated clock "inst68" as buffer
    Info: Detected gated clock "inst73" as buffer
    Info: Detected gated clock "inst74" as buffer
    Info: Detected ripple clock "oneshot_i2c:inst18|i2c_master:inst|data_clk" as buffer
    Info: Detected ripple clock "UART_INTERFACE:inst1|UART_LIMITER:inst11|inhibit_bc" as buffer
    Info: Detected ripple clock "UART_INTERFACE:inst1|UART_LIMITER:inst11|inhibit_bt" as buffer
    Info: Detected gated clock "UART_INTERFACE:inst1|UART_LIMITER:inst11|inhibit_int" as buffer
    Info: Detected gated clock "UART_INTERFACE:inst1|inst5" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|Equal8" as buffer
    Info: Detected ripple clock "ACC_CLK_GEN:inst60|clock_10KHz" as buffer
    Info: Detected gated clock "I2C_INTERFACE:inst16|inst13" as buffer
    Info: Detected gated clock "inst25~0" as buffer
    Info: Detected gated clock "inst25~1" as buffer
    Info: Detected gated clock "inst25" as buffer
    Info: Detected gated clock "VEL_CONTROL:inst51|LATCH" as buffer
    Info: Detected gated clock "VEL_CONTROL:inst52|LATCH" as buffer
    Info: Detected ripple clock "CTIMER:inst21|INT" as buffer
    Info: Detected ripple clock "OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24" as buffer
    Info: Detected ripple clock "OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst5" as buffer
    Info: Detected ripple clock "VEL_CONTROL:inst52|I_WARN_INT" as buffer
    Info: Detected ripple clock "VEL_CONTROL:inst51|I_WARN_INT" as buffer
    Info: Detected ripple clock "SONAR:inst54|SONAR_INT" as buffer
    Info: Detected gated clock "UART_INTERFACE:inst1|inst20" as buffer
    Info: Detected gated clock "OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst2" as buffer
    Info: Detected ripple clock "OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst1" as buffer
    Info: Detected ripple clock "OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24" as buffer
    Info: Detected ripple clock "OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst5" as buffer
    Info: Detected gated clock "I2C_INTERFACE:inst16|inst12" as buffer
    Info: Detected gated clock "inst15" as buffer
    Info: Detected ripple clock "OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23" as buffer
    Info: Detected gated clock "OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst2" as buffer
    Info: Detected ripple clock "OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst" as buffer
    Info: Detected ripple clock "ACC_CLK_GEN:inst60|clock_32Hz" as buffer
    Info: Detected ripple clock "OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23" as buffer
    Info: Detected ripple clock "OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst1" as buffer
    Info: Detected ripple clock "ACC_CLK_GEN:inst60|clock_12500KHz" as buffer
    Info: Detected gated clock "I2C_INTERFACE:inst16|inst6" as buffer
    Info: Detected ripple clock "I2C_INTERFACE:inst16|i2c_master:inst|data_clk" as buffer
    Info: Detected ripple clock "UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb" as buffer
    Info: Detected ripple clock "ACC_CLK_GEN:inst60|clock_100Hz" as buffer
    Info: Detected ripple clock "ACC_CLK_GEN:inst60|clock_10Hz" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|Equal24" as buffer
    Info: Detected ripple clock "OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst" as buffer
    Info: Detected ripple clock "ACC_CLK_GEN:inst60|clock_400KHz" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|Equal8~3" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|Equal8~4" as buffer
    Info: Detected gated clock "inst77~0" as buffer
    Info: Detected ripple clock "UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|rdemp_eq_comp_msb_aeb" as buffer
    Info: Detected ripple clock "UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|rdemp_eq_comp_lsb_aeb" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|Equal2~0" as buffer
    Info: Detected gated clock "SCOMP:inst8|Selector17~0" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|Equal21~2" as buffer
    Info: Detected gated clock "SONAR:inst54|Equal12~0" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|Equal8~2" as buffer
    Info: Detected gated clock "inst76" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|Equal19~0" as buffer
    Info: Detected gated clock "OPTICAL_ENCODER:inst27|inst80~0" as buffer
    Info: Detected gated clock "UART_INTERFACE:inst1|inst6" as buffer
    Info: Detected gated clock "inst76~0" as buffer
    Info: Detected ripple clock "SCOMP:inst8|STATE.EX_IN" as buffer
    Info: Detected ripple clock "SCOMP:inst8|IR[6]" as buffer
    Info: Detected ripple clock "SCOMP:inst8|IR[7]" as buffer
    Info: Detected ripple clock "SCOMP:inst8|STATE.EX_OUT2" as buffer
    Info: Detected ripple clock "SCOMP:inst8|IR[3]" as buffer
    Info: Detected ripple clock "SCOMP:inst8|IR[1]" as buffer
    Info: Detected gated clock "SONAR:inst54|Equal13~0" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|Equal17~0" as buffer
    Info: Detected gated clock "UART_INTERFACE:inst1|inst3" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|SONAR_EN~1" as buffer
    Info: Detected ripple clock "SCOMP:inst8|IO_WRITE_INT" as buffer
    Info: Detected ripple clock "SCOMP:inst8|IR[5]" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|SONAR_EN~0" as buffer
    Info: Detected ripple clock "SCOMP:inst8|IR[4]" as buffer
    Info: Detected ripple clock "SCOMP:inst8|IR[0]" as buffer
    Info: Detected ripple clock "SCOMP:inst8|IR[2]" as buffer
    Info: Detected gated clock "SONAR:inst54|Equal11~0" as buffer
    Info: Detected gated clock "SONAR:inst54|LATCH" as buffer
    Info: Detected ripple clock "ACC_CLK_GEN:inst60|clock_170KHz" as buffer
Info: Found timing assignments -- calculating delays
Info: Slack time is 62.23 ns for clock "altpll1:inst11|altpll:altpll_component|_clk0" between source register "UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb" and destination register "UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb"
    Info: Fmax is 176.34 MHz (period= 5.671 ns)
    Info: + Largest register to register requirement is 67.687 ns
        Info: + Setup relationship between source and destination is 67.901 ns
            Info: + Latch edge is 67.901 ns
                Info: Clock period of Destination clock "altpll1:inst11|altpll:altpll_component|_clk0" is 67.901 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "altpll1:inst11|altpll:altpll_component|_clk0" is 67.901 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "altpll1:inst11|altpll:altpll_component|_clk0" to destination register is 2.636 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'altpll1:inst11|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 150; COMB Node = 'altpll1:inst11|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.024 ns) + CELL(0.537 ns) = 2.636 ns; Loc. = LCFF_X23_Y16_N15; Fanout = 3; REG Node = 'UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb'
                Info: Total cell delay = 0.537 ns ( 20.37 % )
                Info: Total interconnect delay = 2.099 ns ( 79.63 % )
            Info: - Longest clock path from clock "altpll1:inst11|altpll:altpll_component|_clk0" to source register is 2.636 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'altpll1:inst11|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 150; COMB Node = 'altpll1:inst11|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.024 ns) + CELL(0.537 ns) = 2.636 ns; Loc. = LCFF_X23_Y16_N15; Fanout = 3; REG Node = 'UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb'
                Info: Total cell delay = 0.537 ns ( 20.37 % )
                Info: Total interconnect delay = 2.099 ns ( 79.63 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest register to register delay is 5.457 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y16_N15; Fanout = 3; REG Node = 'UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb'
        Info: 2: + IC(2.510 ns) + CELL(0.271 ns) = 2.781 ns; Loc. = LCCOMB_X47_Y16_N10; Fanout = 1; COMB Node = 'UART_INTERFACE:inst1|UART:inst2|Selector13~0'
        Info: 3: + IC(0.266 ns) + CELL(0.438 ns) = 3.485 ns; Loc. = LCCOMB_X47_Y16_N8; Fanout = 1; COMB Node = 'UART_INTERFACE:inst1|UART:inst2|Selector13~1'
        Info: 4: + IC(1.606 ns) + CELL(0.366 ns) = 5.457 ns; Loc. = LCFF_X23_Y16_N15; Fanout = 3; REG Node = 'UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb'
        Info: Total cell delay = 1.075 ns ( 19.70 % )
        Info: Total interconnect delay = 4.382 ns ( 80.30 % )
Info: No valid register-to-register data paths exist for clock "altpll1:inst11|altpll:altpll_component|_clk1"
Info: Slack time is 11.42 ns for clock "altpll0:inst|altpll:altpll_component|_clk0" between source register "TIMER:inst20|COUNT[5]" and destination register "VEL_CONTROL:inst52|IO_DATA_INT[6]"
    Info: + Largest register to register requirement is 20.441 ns
        Info: + Setup relationship between source and destination is 20.000 ns
            Info: + Latch edge is 40.000 ns
                Info: Clock period of Destination clock "altpll0:inst|altpll:altpll_component|_clk0" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 20.000 ns
                Info: Clock period of Source clock "altpll0:inst|altpll:altpll_component|_clk1" is 40.000 ns with inverted offset of 20.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.655 ns
            Info: + Shortest clock path from clock "altpll0:inst|altpll:altpll_component|_clk0" to destination register is 3.360 ns
                Info: + Early clock latency of clock "altpll0:inst|altpll:altpll_component|_clk0" is -2.358 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.358 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = -1.267 ns; Loc. = CLKCTRL_G3; Fanout = 464; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.032 ns) + CELL(0.787 ns) = 0.552 ns; Loc. = LCFF_X31_Y14_N9; Fanout = 118; REG Node = 'SCOMP:inst8|IR[0]'
                Info: 4: + IC(0.333 ns) + CELL(0.275 ns) = 1.160 ns; Loc. = LCCOMB_X31_Y14_N28; Fanout = 12; COMB Node = 'VEL_CONTROL:inst52|LATCH'
                Info: 5: + IC(1.663 ns) + CELL(0.537 ns) = 3.360 ns; Loc. = LCFF_X44_Y17_N15; Fanout = 3; REG Node = 'VEL_CONTROL:inst52|IO_DATA_INT[6]'
                Info: Total cell delay = 1.599 ns ( 27.96 % )
                Info: Total interconnect delay = 4.119 ns ( 72.04 % )
            Info: - Longest clock path from clock "altpll0:inst|altpll:altpll_component|_clk1" to source register is 2.705 ns
                Info: + Late clock latency of clock "altpll0:inst|altpll:altpll_component|_clk1" is -2.358 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.358 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = -1.267 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(1.036 ns) + CELL(0.787 ns) = 0.556 ns; Loc. = LCFF_X64_Y19_N7; Fanout = 2; REG Node = 'ACC_CLK_GEN:inst60|clock_10Hz'
                Info: 4: + IC(0.589 ns) + CELL(0.000 ns) = 1.145 ns; Loc. = CLKCTRL_G5; Fanout = 124; COMB Node = 'ACC_CLK_GEN:inst60|clock_10Hz~clkctrl'
                Info: 5: + IC(1.023 ns) + CELL(0.537 ns) = 2.705 ns; Loc. = LCFF_X33_Y18_N11; Fanout = 3; REG Node = 'TIMER:inst20|COUNT[5]'
                Info: Total cell delay = 1.324 ns ( 26.15 % )
                Info: Total interconnect delay = 3.739 ns ( 73.85 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest register to register delay is 9.021 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y18_N11; Fanout = 3; REG Node = 'TIMER:inst20|COUNT[5]'
        Info: 2: + IC(0.953 ns) + CELL(0.150 ns) = 1.103 ns; Loc. = LCCOMB_X33_Y15_N28; Fanout = 1; COMB Node = 'I2C_INTERFACE:inst16|inst1[5]~60'
        Info: 3: + IC(0.251 ns) + CELL(0.393 ns) = 1.747 ns; Loc. = LCCOMB_X33_Y15_N2; Fanout = 1; COMB Node = 'I2C_INTERFACE:inst16|inst1[5]~63'
        Info: 4: + IC(1.619 ns) + CELL(0.150 ns) = 3.516 ns; Loc. = LCCOMB_X31_Y15_N16; Fanout = 15; COMB Node = 'I2C_INTERFACE:inst16|inst1[5]~64'
        Info: 5: + IC(2.085 ns) + CELL(0.371 ns) = 5.972 ns; Loc. = LCCOMB_X45_Y19_N6; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51|Equal2~1'
        Info: 6: + IC(0.260 ns) + CELL(0.437 ns) = 6.669 ns; Loc. = LCCOMB_X45_Y19_N8; Fanout = 10; COMB Node = 'VEL_CONTROL:inst51|process_0~2'
        Info: 7: + IC(0.302 ns) + CELL(0.419 ns) = 7.390 ns; Loc. = LCCOMB_X45_Y19_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|IO_DATA_INT~7'
        Info: 8: + IC(1.265 ns) + CELL(0.366 ns) = 9.021 ns; Loc. = LCFF_X44_Y17_N15; Fanout = 3; REG Node = 'VEL_CONTROL:inst52|IO_DATA_INT[6]'
        Info: Total cell delay = 2.286 ns ( 25.34 % )
        Info: Total interconnect delay = 6.735 ns ( 74.66 % )
Info: Slack time is -6.352 ns for clock "altpll0:inst|altpll:altpll_component|_clk1" between source register "VEL_CONTROL:inst52|POSITION_INT[0]" and destination register "VEL_CONTROL:inst52|MOTOR_CMD[13]"
    Info: Fmax is 18.97 MHz (period= 52.704 ns)
    Info: + Largest register to register requirement is 19.773 ns
        Info: + Setup relationship between source and destination is 20.000 ns
            Info: + Latch edge is 40.000 ns
                Info: Clock period of Destination clock "altpll0:inst|altpll:altpll_component|_clk1" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 20.000 ns
                Info: Clock period of Source clock "altpll0:inst|altpll:altpll_component|_clk1" is 40.000 ns with inverted offset of 20.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.013 ns
            Info: + Shortest clock path from clock "altpll0:inst|altpll:altpll_component|_clk1" to destination register is 6.134 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(1.009 ns) + CELL(0.787 ns) = 2.887 ns; Loc. = LCFF_X35_Y22_N11; Fanout = 3; REG Node = 'ACC_CLK_GEN:inst60|clock_32Hz'
                Info: 4: + IC(1.717 ns) + CELL(0.000 ns) = 4.604 ns; Loc. = CLKCTRL_G8; Fanout = 370; COMB Node = 'ACC_CLK_GEN:inst60|clock_32Hz~clkctrl'
                Info: 5: + IC(0.993 ns) + CELL(0.537 ns) = 6.134 ns; Loc. = LCFF_X36_Y13_N21; Fanout = 3; REG Node = 'VEL_CONTROL:inst52|MOTOR_CMD[13]'
                Info: Total cell delay = 1.324 ns ( 21.58 % )
                Info: Total interconnect delay = 4.810 ns ( 78.42 % )
            Info: - Longest clock path from clock "altpll0:inst|altpll:altpll_component|_clk1" to source register is 6.147 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(1.009 ns) + CELL(0.787 ns) = 2.887 ns; Loc. = LCFF_X35_Y22_N11; Fanout = 3; REG Node = 'ACC_CLK_GEN:inst60|clock_32Hz'
                Info: 4: + IC(1.717 ns) + CELL(0.000 ns) = 4.604 ns; Loc. = CLKCTRL_G8; Fanout = 370; COMB Node = 'ACC_CLK_GEN:inst60|clock_32Hz~clkctrl'
                Info: 5: + IC(1.006 ns) + CELL(0.537 ns) = 6.147 ns; Loc. = LCFF_X47_Y13_N15; Fanout = 3; REG Node = 'VEL_CONTROL:inst52|POSITION_INT[0]'
                Info: Total cell delay = 1.324 ns ( 21.54 % )
                Info: Total interconnect delay = 4.823 ns ( 78.46 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest register to register delay is 26.125 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X47_Y13_N15; Fanout = 3; REG Node = 'VEL_CONTROL:inst52|POSITION_INT[0]'
        Info: 2: + IC(0.470 ns) + CELL(0.393 ns) = 0.863 ns; Loc. = LCCOMB_X46_Y13_N0; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add3~1'
        Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.934 ns; Loc. = LCCOMB_X46_Y13_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add3~3'
        Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.005 ns; Loc. = LCCOMB_X46_Y13_N4; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add3~5'
        Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.076 ns; Loc. = LCCOMB_X46_Y13_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add3~7'
        Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.147 ns; Loc. = LCCOMB_X46_Y13_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add3~9'
        Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.218 ns; Loc. = LCCOMB_X46_Y13_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add3~11'
        Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.289 ns; Loc. = LCCOMB_X46_Y13_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add3~13'
        Info: 9: + IC(0.000 ns) + CELL(0.159 ns) = 1.448 ns; Loc. = LCCOMB_X46_Y13_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add3~15'
        Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.519 ns; Loc. = LCCOMB_X46_Y13_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add3~17'
        Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.590 ns; Loc. = LCCOMB_X46_Y13_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add3~19'
        Info: 12: + IC(0.000 ns) + CELL(0.410 ns) = 2.000 ns; Loc. = LCCOMB_X46_Y13_N20; Fanout = 6; COMB Node = 'VEL_CONTROL:inst52|Add3~20'
        Info: 13: + IC(0.682 ns) + CELL(0.393 ns) = 3.075 ns; Loc. = LCCOMB_X45_Y13_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add4~21'
        Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 3.146 ns; Loc. = LCCOMB_X45_Y13_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add4~23'
        Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 3.217 ns; Loc. = LCCOMB_X45_Y13_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add4~25'
        Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 3.288 ns; Loc. = LCCOMB_X45_Y13_N26; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add4~27'
        Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 3.359 ns; Loc. = LCCOMB_X45_Y13_N28; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add4~29'
        Info: 18: + IC(0.000 ns) + CELL(0.146 ns) = 3.505 ns; Loc. = LCCOMB_X45_Y13_N30; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add4~31'
        Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 3.576 ns; Loc. = LCCOMB_X45_Y12_N0; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add4~33'
        Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 3.647 ns; Loc. = LCCOMB_X45_Y12_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add4~35'
        Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 3.718 ns; Loc. = LCCOMB_X45_Y12_N4; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add4~37'
        Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 3.789 ns; Loc. = LCCOMB_X45_Y12_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add4~39'
        Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 3.860 ns; Loc. = LCCOMB_X45_Y12_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add4~41'
        Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 3.931 ns; Loc. = LCCOMB_X45_Y12_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add4~43'
        Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 4.002 ns; Loc. = LCCOMB_X45_Y12_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add4~45'
        Info: 26: + IC(0.000 ns) + CELL(0.159 ns) = 4.161 ns; Loc. = LCCOMB_X45_Y12_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add4~47'
        Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 4.232 ns; Loc. = LCCOMB_X45_Y12_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add4~49'
        Info: 28: + IC(0.000 ns) + CELL(0.410 ns) = 4.642 ns; Loc. = LCCOMB_X45_Y12_N18; Fanout = 21; COMB Node = 'VEL_CONTROL:inst52|Add4~50'
        Info: 29: + IC(0.485 ns) + CELL(0.149 ns) = 5.276 ns; Loc. = LCCOMB_X44_Y12_N2; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52|LessThan2~3'
        Info: 30: + IC(0.241 ns) + CELL(0.149 ns) = 5.666 ns; Loc. = LCCOMB_X44_Y12_N20; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52|LessThan2~4'
        Info: 31: + IC(0.269 ns) + CELL(0.438 ns) = 6.373 ns; Loc. = LCCOMB_X44_Y12_N12; Fanout = 29; COMB Node = 'VEL_CONTROL:inst52|LessThan2~9'
        Info: 32: + IC(0.811 ns) + CELL(0.275 ns) = 7.459 ns; Loc. = LCCOMB_X45_Y15_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|VEL_ERR~31'
        Info: 33: + IC(0.673 ns) + CELL(0.393 ns) = 8.525 ns; Loc. = LCCOMB_X41_Y15_N0; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~1'
        Info: 34: + IC(0.000 ns) + CELL(0.071 ns) = 8.596 ns; Loc. = LCCOMB_X41_Y15_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~3'
        Info: 35: + IC(0.000 ns) + CELL(0.071 ns) = 8.667 ns; Loc. = LCCOMB_X41_Y15_N4; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~5'
        Info: 36: + IC(0.000 ns) + CELL(0.071 ns) = 8.738 ns; Loc. = LCCOMB_X41_Y15_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~7'
        Info: 37: + IC(0.000 ns) + CELL(0.071 ns) = 8.809 ns; Loc. = LCCOMB_X41_Y15_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~9'
        Info: 38: + IC(0.000 ns) + CELL(0.071 ns) = 8.880 ns; Loc. = LCCOMB_X41_Y15_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~11'
        Info: 39: + IC(0.000 ns) + CELL(0.071 ns) = 8.951 ns; Loc. = LCCOMB_X41_Y15_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~13'
        Info: 40: + IC(0.000 ns) + CELL(0.159 ns) = 9.110 ns; Loc. = LCCOMB_X41_Y15_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~15'
        Info: 41: + IC(0.000 ns) + CELL(0.071 ns) = 9.181 ns; Loc. = LCCOMB_X41_Y15_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~17'
        Info: 42: + IC(0.000 ns) + CELL(0.071 ns) = 9.252 ns; Loc. = LCCOMB_X41_Y15_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~19'
        Info: 43: + IC(0.000 ns) + CELL(0.071 ns) = 9.323 ns; Loc. = LCCOMB_X41_Y15_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~21'
        Info: 44: + IC(0.000 ns) + CELL(0.071 ns) = 9.394 ns; Loc. = LCCOMB_X41_Y15_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~23'
        Info: 45: + IC(0.000 ns) + CELL(0.071 ns) = 9.465 ns; Loc. = LCCOMB_X41_Y15_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~25'
        Info: 46: + IC(0.000 ns) + CELL(0.071 ns) = 9.536 ns; Loc. = LCCOMB_X41_Y15_N26; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~27'
        Info: 47: + IC(0.000 ns) + CELL(0.071 ns) = 9.607 ns; Loc. = LCCOMB_X41_Y15_N28; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~29'
        Info: 48: + IC(0.000 ns) + CELL(0.146 ns) = 9.753 ns; Loc. = LCCOMB_X41_Y15_N30; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~31'
        Info: 49: + IC(0.000 ns) + CELL(0.071 ns) = 9.824 ns; Loc. = LCCOMB_X41_Y14_N0; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~33'
        Info: 50: + IC(0.000 ns) + CELL(0.071 ns) = 9.895 ns; Loc. = LCCOMB_X41_Y14_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~35'
        Info: 51: + IC(0.000 ns) + CELL(0.071 ns) = 9.966 ns; Loc. = LCCOMB_X41_Y14_N4; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~37'
        Info: 52: + IC(0.000 ns) + CELL(0.071 ns) = 10.037 ns; Loc. = LCCOMB_X41_Y14_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~39'
        Info: 53: + IC(0.000 ns) + CELL(0.071 ns) = 10.108 ns; Loc. = LCCOMB_X41_Y14_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~41'
        Info: 54: + IC(0.000 ns) + CELL(0.071 ns) = 10.179 ns; Loc. = LCCOMB_X41_Y14_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~43'
        Info: 55: + IC(0.000 ns) + CELL(0.071 ns) = 10.250 ns; Loc. = LCCOMB_X41_Y14_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~45'
        Info: 56: + IC(0.000 ns) + CELL(0.159 ns) = 10.409 ns; Loc. = LCCOMB_X41_Y14_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~47'
        Info: 57: + IC(0.000 ns) + CELL(0.071 ns) = 10.480 ns; Loc. = LCCOMB_X41_Y14_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~49'
        Info: 58: + IC(0.000 ns) + CELL(0.071 ns) = 10.551 ns; Loc. = LCCOMB_X41_Y14_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~51'
        Info: 59: + IC(0.000 ns) + CELL(0.410 ns) = 10.961 ns; Loc. = LCCOMB_X41_Y14_N20; Fanout = 3; COMB Node = 'VEL_CONTROL:inst52|Add6~52'
        Info: 60: + IC(0.690 ns) + CELL(0.149 ns) = 11.800 ns; Loc. = LCCOMB_X40_Y14_N6; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52|LessThan4~3'
        Info: 61: + IC(0.263 ns) + CELL(0.438 ns) = 12.501 ns; Loc. = LCCOMB_X40_Y14_N14; Fanout = 18; COMB Node = 'VEL_CONTROL:inst52|LessThan4~5'
        Info: 62: + IC(0.277 ns) + CELL(0.245 ns) = 13.023 ns; Loc. = LCCOMB_X40_Y14_N2; Fanout = 16; COMB Node = 'VEL_CONTROL:inst52|CUM_VEL_ERR~30'
        Info: 63: + IC(0.852 ns) + CELL(0.150 ns) = 14.025 ns; Loc. = LCCOMB_X40_Y13_N2; Fanout = 20; COMB Node = 'VEL_CONTROL:inst52|CUM_VEL_ERR~35'
        Info: 64: + IC(0.442 ns) + CELL(2.663 ns) = 17.130 ns; Loc. = DSPMULT_X39_Y13_N0; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|mac_mult3~DATAOUT6'
        Info: 65: + IC(0.000 ns) + CELL(0.224 ns) = 17.354 ns; Loc. = DSPOUT_X39_Y13_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|mac_out4~DATAOUT6'
        Info: 66: + IC(0.631 ns) + CELL(0.485 ns) = 18.470 ns; Loc. = LCCOMB_X37_Y13_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~1'
        Info: 67: + IC(0.000 ns) + CELL(0.410 ns) = 18.880 ns; Loc. = LCCOMB_X37_Y13_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~2'
        Info: 68: + IC(0.435 ns) + CELL(0.393 ns) = 19.708 ns; Loc. = LCCOMB_X38_Y13_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~15'
        Info: 69: + IC(0.000 ns) + CELL(0.410 ns) = 20.118 ns; Loc. = LCCOMB_X38_Y13_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~16'
        Info: 70: + IC(0.748 ns) + CELL(0.393 ns) = 21.259 ns; Loc. = LCCOMB_X38_Y11_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add10~49'
        Info: 71: + IC(0.000 ns) + CELL(0.410 ns) = 21.669 ns; Loc. = LCCOMB_X38_Y11_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add10~50'
        Info: 72: + IC(0.667 ns) + CELL(0.393 ns) = 22.729 ns; Loc. = LCCOMB_X37_Y11_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add11~51'
        Info: 73: + IC(0.000 ns) + CELL(0.071 ns) = 22.800 ns; Loc. = LCCOMB_X37_Y11_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add11~53'
        Info: 74: + IC(0.000 ns) + CELL(0.071 ns) = 22.871 ns; Loc. = LCCOMB_X37_Y11_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add11~55'
        Info: 75: + IC(0.000 ns) + CELL(0.410 ns) = 23.281 ns; Loc. = LCCOMB_X37_Y11_N26; Fanout = 3; COMB Node = 'VEL_CONTROL:inst52|Add11~56'
        Info: 76: + IC(0.471 ns) + CELL(0.275 ns) = 24.027 ns; Loc. = LCCOMB_X36_Y11_N24; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52|MOTOR_CMD[23]~25'
        Info: 77: + IC(0.277 ns) + CELL(0.275 ns) = 24.579 ns; Loc. = LCCOMB_X36_Y11_N14; Fanout = 9; COMB Node = 'VEL_CONTROL:inst52|MOTOR_CMD[23]~26'
        Info: 78: + IC(0.258 ns) + CELL(0.275 ns) = 25.112 ns; Loc. = LCCOMB_X36_Y11_N12; Fanout = 17; COMB Node = 'VEL_CONTROL:inst52|MOTOR_CMD[23]~27'
        Info: 79: + IC(0.779 ns) + CELL(0.150 ns) = 26.041 ns; Loc. = LCCOMB_X36_Y13_N20; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52|MOTOR_CMD[13]~11'
        Info: 80: + IC(0.000 ns) + CELL(0.084 ns) = 26.125 ns; Loc. = LCFF_X36_Y13_N21; Fanout = 3; REG Node = 'VEL_CONTROL:inst52|MOTOR_CMD[13]'
        Info: Total cell delay = 15.704 ns ( 60.11 % )
        Info: Total interconnect delay = 10.421 ns ( 39.89 % )
Warning: Can't achieve timing requirement Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk1' along 1663 path(s). See Report window for details.
Info: Slack time is 492 ps for clock "altpll0:inst|altpll:altpll_component|_clk2" between source register "VEL_CONTROL:inst51|MOTOR_CMD[12]" and destination register "VEL_CONTROL:inst51|MOTOR_PHASE"
    Info: + Largest register to register requirement is 6.284 ns
        Info: + Setup relationship between source and destination is 10.000 ns
            Info: + Latch edge is 10.000 ns
                Info: Clock period of Destination clock "altpll0:inst|altpll:altpll_component|_clk2" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "altpll0:inst|altpll:altpll_component|_clk1" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -3.502 ns
            Info: + Shortest clock path from clock "altpll0:inst|altpll:altpll_component|_clk2" to destination register is 0.299 ns
                Info: + Early clock latency of clock "altpll0:inst|altpll:altpll_component|_clk2" is -2.358 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.358 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk2'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = -1.267 ns; Loc. = CLKCTRL_G1; Fanout = 26; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk2~clkctrl'
                Info: 3: + IC(1.029 ns) + CELL(0.537 ns) = 0.299 ns; Loc. = LCFF_X42_Y17_N1; Fanout = 1; REG Node = 'VEL_CONTROL:inst51|MOTOR_PHASE'
                Info: Total cell delay = 0.537 ns ( 20.21 % )
                Info: Total interconnect delay = 2.120 ns ( 79.79 % )
            Info: - Longest clock path from clock "altpll0:inst|altpll:altpll_component|_clk1" to source register is 3.801 ns
                Info: + Late clock latency of clock "altpll0:inst|altpll:altpll_component|_clk1" is -2.358 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.358 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = -1.267 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(1.009 ns) + CELL(0.787 ns) = 0.529 ns; Loc. = LCFF_X35_Y22_N11; Fanout = 3; REG Node = 'ACC_CLK_GEN:inst60|clock_32Hz'
                Info: 4: + IC(1.717 ns) + CELL(0.000 ns) = 2.246 ns; Loc. = CLKCTRL_G8; Fanout = 370; COMB Node = 'ACC_CLK_GEN:inst60|clock_32Hz~clkctrl'
                Info: 5: + IC(1.018 ns) + CELL(0.537 ns) = 3.801 ns; Loc. = LCFF_X42_Y20_N25; Fanout = 2; REG Node = 'VEL_CONTROL:inst51|MOTOR_CMD[12]'
                Info: Total cell delay = 1.324 ns ( 21.50 % )
                Info: Total interconnect delay = 4.835 ns ( 78.50 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest register to register delay is 5.792 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X42_Y20_N25; Fanout = 2; REG Node = 'VEL_CONTROL:inst51|MOTOR_CMD[12]'
        Info: 2: + IC(0.325 ns) + CELL(0.438 ns) = 0.763 ns; Loc. = LCCOMB_X42_Y20_N20; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51|WideOr0~2'
        Info: 3: + IC(0.757 ns) + CELL(0.420 ns) = 1.940 ns; Loc. = LCCOMB_X41_Y17_N0; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51|WideOr0~3'
        Info: 4: + IC(0.248 ns) + CELL(0.393 ns) = 2.581 ns; Loc. = LCCOMB_X41_Y17_N4; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add12~1'
        Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 2.652 ns; Loc. = LCCOMB_X41_Y17_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add12~3'
        Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 2.723 ns; Loc. = LCCOMB_X41_Y17_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add12~5'
        Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 2.794 ns; Loc. = LCCOMB_X41_Y17_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add12~7'
        Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 2.865 ns; Loc. = LCCOMB_X41_Y17_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add12~9'
        Info: 9: + IC(0.000 ns) + CELL(0.159 ns) = 3.024 ns; Loc. = LCCOMB_X41_Y17_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add12~11'
        Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 3.095 ns; Loc. = LCCOMB_X41_Y17_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add12~13'
        Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 3.166 ns; Loc. = LCCOMB_X41_Y17_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add12~15'
        Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 3.237 ns; Loc. = LCCOMB_X41_Y17_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add12~17'
        Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 3.308 ns; Loc. = LCCOMB_X41_Y17_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add12~19'
        Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 3.379 ns; Loc. = LCCOMB_X41_Y17_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add12~21'
        Info: 15: + IC(0.000 ns) + CELL(0.410 ns) = 3.789 ns; Loc. = LCCOMB_X41_Y17_N26; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add12~22'
        Info: 16: + IC(0.453 ns) + CELL(0.419 ns) = 4.661 ns; Loc. = LCCOMB_X42_Y17_N6; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|aeb_int~0'
        Info: 17: + IC(0.237 ns) + CELL(0.150 ns) = 5.048 ns; Loc. = LCCOMB_X42_Y17_N2; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|aeb_int~4'
        Info: 18: + IC(0.241 ns) + CELL(0.419 ns) = 5.708 ns; Loc. = LCCOMB_X42_Y17_N0; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|ageb'
        Info: 19: + IC(0.000 ns) + CELL(0.084 ns) = 5.792 ns; Loc. = LCFF_X42_Y17_N1; Fanout = 1; REG Node = 'VEL_CONTROL:inst51|MOTOR_PHASE'
        Info: Total cell delay = 3.531 ns ( 60.96 % )
        Info: Total interconnect delay = 2.261 ns ( 39.04 % )
Info: No valid register-to-register data paths exist for clock "CLOCK_27"
Info: No valid register-to-register data paths exist for clock "CLOCK_50"
Info: No valid register-to-register data paths exist for clock "SW[17]"
Info: Clock "AUD_DACLR" Internal fmax is restricted to 260.01 MHz between source register "DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[8]" and destination memory "DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a7~porta_address_reg8"
    Info: fmax restricted to Clock High delay (1.923 ns) plus Clock Low delay (1.923 ns) : restricted to 3.846 ns. Expand message to see actual delay path.
        Info: + Longest register to memory delay is 1.988 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y35_N29; Fanout = 3; REG Node = 'DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[8]'
            Info: 2: + IC(1.846 ns) + CELL(0.142 ns) = 1.988 ns; Loc. = M4K_X13_Y34; Fanout = 9; MEM Node = 'DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a7~porta_address_reg8'
            Info: Total cell delay = 0.142 ns ( 7.14 % )
            Info: Total interconnect delay = 1.846 ns ( 92.86 % )
        Info: - Smallest clock skew is 0.935 ns
            Info: + Shortest clock path from clock "AUD_DACLR" to destination memory is 3.296 ns
                Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_C6; Fanout = 57; CLK Node = 'AUD_DACLR'
                Info: 2: + IC(1.775 ns) + CELL(0.661 ns) = 3.296 ns; Loc. = M4K_X13_Y34; Fanout = 9; MEM Node = 'DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a7~porta_address_reg8'
                Info: Total cell delay = 1.521 ns ( 46.15 % )
                Info: Total interconnect delay = 1.775 ns ( 53.85 % )
            Info: - Longest clock path from clock "AUD_DACLR" to source register is 2.361 ns
                Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_C6; Fanout = 57; CLK Node = 'AUD_DACLR'
                Info: 2: + IC(0.964 ns) + CELL(0.537 ns) = 2.361 ns; Loc. = LCFF_X1_Y35_N29; Fanout = 3; REG Node = 'DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[8]'
                Info: Total cell delay = 1.397 ns ( 59.17 % )
                Info: Total interconnect delay = 0.964 ns ( 40.83 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is 0.035 ns
        Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: Clock "AUD_BCLK" Internal fmax is restricted to 450.05 MHz between source register "DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[22]" and destination register "DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[23]"
    Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.702 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y35_N11; Fanout = 1; REG Node = 'DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[22]'
            Info: 2: + IC(0.773 ns) + CELL(0.271 ns) = 1.044 ns; Loc. = LCCOMB_X2_Y34_N6; Fanout = 1; COMB Node = 'DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|_~8'
            Info: 3: + IC(0.425 ns) + CELL(0.149 ns) = 1.618 ns; Loc. = LCCOMB_X1_Y34_N2; Fanout = 1; COMB Node = 'DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[23]~feeder'
            Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 1.702 ns; Loc. = LCFF_X1_Y34_N3; Fanout = 1; REG Node = 'DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[23]'
            Info: Total cell delay = 0.504 ns ( 29.61 % )
            Info: Total interconnect delay = 1.198 ns ( 70.39 % )
        Info: - Smallest clock skew is 0.014 ns
            Info: + Shortest clock path from clock "AUD_BCLK" to destination register is 2.382 ns
                Info: 1: + IC(0.000 ns) + CELL(0.870 ns) = 0.870 ns; Loc. = PIN_B4; Fanout = 32; CLK Node = 'AUD_BCLK'
                Info: 2: + IC(0.975 ns) + CELL(0.537 ns) = 2.382 ns; Loc. = LCFF_X1_Y34_N3; Fanout = 1; REG Node = 'DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[23]'
                Info: Total cell delay = 1.407 ns ( 59.07 % )
                Info: Total interconnect delay = 0.975 ns ( 40.93 % )
            Info: - Longest clock path from clock "AUD_BCLK" to source register is 2.368 ns
                Info: 1: + IC(0.000 ns) + CELL(0.870 ns) = 0.870 ns; Loc. = PIN_B4; Fanout = 32; CLK Node = 'AUD_BCLK'
                Info: 2: + IC(0.961 ns) + CELL(0.537 ns) = 2.368 ns; Loc. = LCFF_X2_Y35_N11; Fanout = 1; REG Node = 'DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[22]'
                Info: Total cell delay = 1.407 ns ( 59.42 % )
                Info: Total interconnect delay = 0.961 ns ( 40.58 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is -0.036 ns
Info: Minimum slack time is 391 ps for clock "altpll1:inst11|altpll:altpll_component|_clk0" between source register "UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]" and destination register "UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]"
    Info: + Shortest register to register delay is 0.407 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X51_Y14_N23; Fanout = 2; REG Node = 'UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X51_Y14_N22; Fanout = 1; COMB Node = 'UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]~2'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X51_Y14_N23; Fanout = 2; REG Node = 'UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]'
        Info: Total cell delay = 0.407 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.016 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "altpll1:inst11|altpll:altpll_component|_clk0" is 67.901 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "altpll1:inst11|altpll:altpll_component|_clk0" is 67.901 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "altpll1:inst11|altpll:altpll_component|_clk0" to destination register is 2.613 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'altpll1:inst11|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 150; COMB Node = 'altpll1:inst11|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.001 ns) + CELL(0.537 ns) = 2.613 ns; Loc. = LCFF_X51_Y14_N23; Fanout = 2; REG Node = 'UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]'
                Info: Total cell delay = 0.537 ns ( 20.55 % )
                Info: Total interconnect delay = 2.076 ns ( 79.45 % )
            Info: - Shortest clock path from clock "altpll1:inst11|altpll:altpll_component|_clk0" to source register is 2.613 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'altpll1:inst11|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 150; COMB Node = 'altpll1:inst11|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.001 ns) + CELL(0.537 ns) = 2.613 ns; Loc. = LCFF_X51_Y14_N23; Fanout = 2; REG Node = 'UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]'
                Info: Total cell delay = 0.537 ns ( 20.55 % )
                Info: Total interconnect delay = 2.076 ns ( 79.45 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Info: Minimum slack time is -2.296 ns for clock "altpll0:inst|altpll:altpll_component|_clk0" between source register "UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5]" and destination register "UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]"
    Info: + Shortest register to register delay is 1.259 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y16_N25; Fanout = 1; REG Node = 'UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5]'
        Info: 2: + IC(1.025 ns) + CELL(0.150 ns) = 1.175 ns; Loc. = LCCOMB_X27_Y14_N18; Fanout = 1; COMB Node = 'UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]~16'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 1.259 ns; Loc. = LCFF_X27_Y14_N19; Fanout = 1; REG Node = 'UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]'
        Info: Total cell delay = 0.234 ns ( 18.59 % )
        Info: Total interconnect delay = 1.025 ns ( 81.41 % )
    Info: - Smallest register to register requirement is 3.555 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "altpll0:inst|altpll:altpll_component|_clk0" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "altpll0:inst|altpll:altpll_component|_clk0" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 3.539 ns
            Info: + Longest clock path from clock "altpll0:inst|altpll:altpll_component|_clk0" to destination register is 6.201 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 464; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.032 ns) + CELL(0.787 ns) = 2.910 ns; Loc. = LCFF_X30_Y14_N21; Fanout = 3; REG Node = 'SCOMP:inst8|STATE.EX_OUT2'
                Info: 4: + IC(0.348 ns) + CELL(0.436 ns) = 3.694 ns; Loc. = LCCOMB_X30_Y14_N24; Fanout = 3; COMB Node = 'IO_DECODER:inst24|SONAR_EN~0'
                Info: 5: + IC(0.452 ns) + CELL(0.150 ns) = 4.296 ns; Loc. = LCCOMB_X30_Y14_N28; Fanout = 22; COMB Node = 'IO_DECODER:inst24|Equal17~0'
                Info: 6: + IC(0.702 ns) + CELL(0.413 ns) = 5.411 ns; Loc. = LCCOMB_X27_Y14_N26; Fanout = 17; COMB Node = 'UART_INTERFACE:inst1|inst3'
                Info: 7: + IC(0.253 ns) + CELL(0.537 ns) = 6.201 ns; Loc. = LCFF_X27_Y14_N19; Fanout = 1; REG Node = 'UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]'
                Info: Total cell delay = 2.323 ns ( 37.46 % )
                Info: Total interconnect delay = 3.878 ns ( 62.54 % )
            Info: - Shortest clock path from clock "altpll0:inst|altpll:altpll_component|_clk0" to source register is 2.662 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 464; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.034 ns) + CELL(0.537 ns) = 2.662 ns; Loc. = LCFF_X25_Y16_N25; Fanout = 1; REG Node = 'UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5]'
                Info: Total cell delay = 0.537 ns ( 20.17 % )
                Info: Total interconnect delay = 2.125 ns ( 79.83 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Warning: Can't achieve minimum setup and hold requirement altpll0:inst|altpll:altpll_component|_clk0 along 202 path(s). See Report window for details.
Info: Minimum slack time is -1.864 ns for clock "altpll0:inst|altpll:altpll_component|_clk1" between source register "OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24" and destination register "OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst7"
    Info: + Shortest register to register delay is 0.727 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X63_Y17_N23; Fanout = 3; REG Node = 'OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24'
        Info: 2: + IC(0.494 ns) + CELL(0.149 ns) = 0.643 ns; Loc. = LCCOMB_X62_Y17_N14; Fanout = 1; COMB Node = 'OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst7~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.727 ns; Loc. = LCFF_X62_Y17_N15; Fanout = 1; REG Node = 'OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst7'
        Info: Total cell delay = 0.233 ns ( 32.05 % )
        Info: Total interconnect delay = 0.494 ns ( 67.95 % )
    Info: - Smallest register to register requirement is 2.591 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "altpll0:inst|altpll:altpll_component|_clk1" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "altpll0:inst|altpll:altpll_component|_clk1" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 2.575 ns
            Info: + Longest clock path from clock "altpll0:inst|altpll:altpll_component|_clk1" to destination register is 6.721 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(1.037 ns) + CELL(0.787 ns) = 2.915 ns; Loc. = LCFF_X64_Y18_N17; Fanout = 16; REG Node = 'ACC_CLK_GEN:inst60|clock_12500KHz'
                Info: 4: + IC(0.694 ns) + CELL(0.787 ns) = 4.396 ns; Loc. = LCFF_X63_Y17_N9; Fanout = 2; REG Node = 'OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst1'
                Info: 5: + IC(0.290 ns) + CELL(0.787 ns) = 5.473 ns; Loc. = LCFF_X63_Y17_N31; Fanout = 1; REG Node = 'OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst5'
                Info: 6: + IC(0.000 ns) + CELL(0.323 ns) = 5.796 ns; Loc. = LCCOMB_X63_Y17_N30; Fanout = 3; COMB Node = 'OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst2'
                Info: 7: + IC(0.388 ns) + CELL(0.537 ns) = 6.721 ns; Loc. = LCFF_X62_Y17_N15; Fanout = 1; REG Node = 'OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst7'
                Info: Total cell delay = 3.221 ns ( 47.92 % )
                Info: Total interconnect delay = 3.500 ns ( 52.08 % )
            Info: - Shortest clock path from clock "altpll0:inst|altpll:altpll_component|_clk1" to source register is 4.146 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(1.037 ns) + CELL(0.787 ns) = 2.915 ns; Loc. = LCFF_X64_Y18_N17; Fanout = 16; REG Node = 'ACC_CLK_GEN:inst60|clock_12500KHz'
                Info: 4: + IC(0.694 ns) + CELL(0.537 ns) = 4.146 ns; Loc. = LCFF_X63_Y17_N23; Fanout = 3; REG Node = 'OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24'
                Info: Total cell delay = 1.324 ns ( 31.93 % )
                Info: Total interconnect delay = 2.822 ns ( 68.07 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Warning: Can't achieve minimum setup and hold requirement altpll0:inst|altpll:altpll_component|_clk1 along 19 path(s). See Report window for details.
Info: Minimum slack time is 530 ps for clock "altpll0:inst|altpll:altpll_component|_clk2" between source register "VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11]" and destination register "VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11]"
    Info: + Shortest register to register delay is 0.546 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y12_N27; Fanout = 3; REG Node = 'VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11]'
        Info: 2: + IC(0.312 ns) + CELL(0.150 ns) = 0.462 ns; Loc. = LCCOMB_X33_Y12_N26; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|counter_comb_bita11'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.546 ns; Loc. = LCFF_X33_Y12_N27; Fanout = 3; REG Node = 'VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11]'
        Info: Total cell delay = 0.234 ns ( 42.86 % )
        Info: Total interconnect delay = 0.312 ns ( 57.14 % )
    Info: - Smallest register to register requirement is 0.016 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "altpll0:inst|altpll:altpll_component|_clk2" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "altpll0:inst|altpll:altpll_component|_clk2" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "altpll0:inst|altpll:altpll_component|_clk2" to destination register is 2.623 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk2'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G1; Fanout = 26; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk2~clkctrl'
                Info: 3: + IC(0.995 ns) + CELL(0.537 ns) = 2.623 ns; Loc. = LCFF_X33_Y12_N27; Fanout = 3; REG Node = 'VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11]'
                Info: Total cell delay = 0.537 ns ( 20.47 % )
                Info: Total interconnect delay = 2.086 ns ( 79.53 % )
            Info: - Shortest clock path from clock "altpll0:inst|altpll:altpll_component|_clk2" to source register is 2.623 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk2'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G1; Fanout = 26; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk2~clkctrl'
                Info: 3: + IC(0.995 ns) + CELL(0.537 ns) = 2.623 ns; Loc. = LCFF_X33_Y12_N27; Fanout = 3; REG Node = 'VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11]'
                Info: Total cell delay = 0.537 ns ( 20.47 % )
                Info: Total interconnect delay = 2.086 ns ( 79.53 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Info: tsu for register "SCOMP:inst8|IR[0]" (data pin = "KEY[0]", clock pin = "CLOCK_50") is 12.048 ns
    Info: + Longest pin to register delay is 12.386 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 32; PIN Node = 'KEY[0]'
        Info: 2: + IC(6.283 ns) + CELL(0.438 ns) = 7.583 ns; Loc. = LCCOMB_X32_Y13_N0; Fanout = 695; COMB Node = 'I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[7]~4'
        Info: 3: + IC(2.246 ns) + CELL(0.150 ns) = 9.979 ns; Loc. = LCCOMB_X27_Y12_N20; Fanout = 11; COMB Node = 'SCOMP:inst8|IR[7]~0'
        Info: 4: + IC(1.747 ns) + CELL(0.660 ns) = 12.386 ns; Loc. = LCFF_X31_Y14_N9; Fanout = 118; REG Node = 'SCOMP:inst8|IR[0]'
        Info: Total cell delay = 2.110 ns ( 17.04 % )
        Info: Total interconnect delay = 10.276 ns ( 82.96 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Offset between input clock "CLOCK_50" and output clock "altpll0:inst|altpll:altpll_component|_clk0" is -2.358 ns
    Info: - Shortest clock path from clock "altpll0:inst|altpll:altpll_component|_clk0" to destination register is 2.660 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk0'
        Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 464; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk0~clkctrl'
        Info: 3: + IC(1.032 ns) + CELL(0.537 ns) = 2.660 ns; Loc. = LCFF_X31_Y14_N9; Fanout = 118; REG Node = 'SCOMP:inst8|IR[0]'
        Info: Total cell delay = 0.537 ns ( 20.19 % )
        Info: Total interconnect delay = 2.123 ns ( 79.81 % )
Info: tco from clock "CLOCK_50" to destination pin "HEX6[5]" through register "QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[1]" is 13.014 ns
    Info: + Offset between input clock "CLOCK_50" and output clock "altpll0:inst|altpll:altpll_component|_clk0" is -2.358 ns
    Info: + Longest clock path from clock "altpll0:inst|altpll:altpll_component|_clk0" to source register is 8.234 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk0'
        Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 464; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk0~clkctrl'
        Info: 3: + IC(1.031 ns) + CELL(0.787 ns) = 2.909 ns; Loc. = LCFF_X28_Y14_N1; Fanout = 63; REG Node = 'SCOMP:inst8|IO_WRITE_INT'
        Info: 4: + IC(0.819 ns) + CELL(0.438 ns) = 4.166 ns; Loc. = LCCOMB_X30_Y14_N12; Fanout = 5; COMB Node = 'inst25~0'
        Info: 5: + IC(1.947 ns) + CELL(0.275 ns) = 6.388 ns; Loc. = LCCOMB_X31_Y17_N12; Fanout = 16; COMB Node = 'inst73'
        Info: 6: + IC(1.309 ns) + CELL(0.537 ns) = 8.234 ns; Loc. = LCFF_X31_Y17_N25; Fanout = 7; REG Node = 'QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[1]'
        Info: Total cell delay = 2.037 ns ( 24.74 % )
        Info: Total interconnect delay = 6.197 ns ( 75.26 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 6.888 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y17_N25; Fanout = 7; REG Node = 'QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[1]'
        Info: 2: + IC(0.360 ns) + CELL(0.438 ns) = 0.798 ns; Loc. = LCCOMB_X31_Y17_N6; Fanout = 1; COMB Node = 'QUAD_HEX:inst56|HEX_DISP:inst21|Mux1~0'
        Info: 3: + IC(3.440 ns) + CELL(2.650 ns) = 6.888 ns; Loc. = PIN_M5; Fanout = 0; PIN Node = 'HEX6[5]'
        Info: Total cell delay = 3.088 ns ( 44.83 % )
        Info: Total interconnect delay = 3.800 ns ( 55.17 % )
Info: Longest tpd from source pin "ASLEEP" to destination pin "LEDG[8]" is 11.482 ns
    Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_M19; Fanout = 2; PIN Node = 'ASLEEP'
    Info: 2: + IC(4.503 ns) + CELL(0.271 ns) = 5.626 ns; Loc. = LCCOMB_X64_Y21_N8; Fanout = 1; COMB Node = 'inst40'
    Info: 3: + IC(3.070 ns) + CELL(2.786 ns) = 11.482 ns; Loc. = PIN_Y12; Fanout = 0; PIN Node = 'LEDG[8]'
    Info: Total cell delay = 3.909 ns ( 34.04 % )
    Info: Total interconnect delay = 7.573 ns ( 65.96 % )
Info: th for register "DIG_IN:inst5|B_DI[10]" (data pin = "SW[10]", clock pin = "CLOCK_50") is 1.326 ns
    Info: + Offset between input clock "CLOCK_50" and output clock "altpll0:inst|altpll:altpll_component|_clk0" is -2.358 ns
    Info: + Longest clock path from clock "altpll0:inst|altpll:altpll_component|_clk0" to destination register is 6.233 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk0'
        Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 464; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk0~clkctrl'
        Info: 3: + IC(1.031 ns) + CELL(0.787 ns) = 2.909 ns; Loc. = LCFF_X28_Y14_N1; Fanout = 63; REG Node = 'SCOMP:inst8|IO_WRITE_INT'
        Info: 4: + IC(0.821 ns) + CELL(0.398 ns) = 4.128 ns; Loc. = LCCOMB_X30_Y14_N30; Fanout = 1; COMB Node = 'inst77~0'
        Info: 5: + IC(0.425 ns) + CELL(0.410 ns) = 4.963 ns; Loc. = LCCOMB_X30_Y14_N4; Fanout = 33; COMB Node = 'inst77'
        Info: 6: + IC(0.733 ns) + CELL(0.537 ns) = 6.233 ns; Loc. = LCFF_X30_Y15_N15; Fanout = 1; REG Node = 'DIG_IN:inst5|B_DI[10]'
        Info: Total cell delay = 2.132 ns ( 34.21 % )
        Info: Total interconnect delay = 4.101 ns ( 65.79 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.815 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N1; Fanout = 1; PIN Node = 'SW[10]'
        Info: 2: + IC(1.450 ns) + CELL(0.366 ns) = 2.815 ns; Loc. = LCFF_X30_Y15_N15; Fanout = 1; REG Node = 'DIG_IN:inst5|B_DI[10]'
        Info: Total cell delay = 1.365 ns ( 48.49 % )
        Info: Total interconnect delay = 1.450 ns ( 51.51 % )
Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details.
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 223 megabytes
    Info: Processing ended: Tue Nov 10 19:16:14 2015
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


