vendor_name = ModelSim
source_file = 1, /home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/disciple_control.vhd
source_file = 1, /home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/fsm_guru.vhd
source_file = 1, /home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/base_control.vhd
source_file = 1, /home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/coll_ovf.vhd
source_file = 1, /home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/rand_num.vhd
source_file = 1, /home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/base_datapath.vhd
source_file = 1, /home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/wisdom_circuit.vhd
source_file = 1, /home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/reg.vhd
source_file = 1, /home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/alu.vhd
source_file = 1, /home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/xor2.vhd
source_file = 1, /home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/base_circuit.vhd
source_file = 1, /home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/num_gen.vhd
source_file = 1, /home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/full_adder.vhd
source_file = 1, /home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/base_circuit_extended.vhd
source_file = 1, /home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/galois_2bits.vhd
source_file = 1, /home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/code_gen.vhd
source_file = 1, /home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/reg_bank.vhd
source_file = 1, /home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/rc_adder.vhd
source_file = 1, /home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/counter_trigger.vhd
source_file = 1, /home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/fsm_main.vhd
source_file = 1, /home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/or2.vhd
source_file = 1, /home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/mem_2port.vhd
source_file = 1, /home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/step_counter.vhd
source_file = 1, /home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/holder.vhd
source_file = 1, /home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/fsm_init.vhd
source_file = 1, /home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/comparator.vhd
source_file = 1, /home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/button_handler.vhd
source_file = 1, /home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd
source_file = 1, /home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/wisdom_package.vhd
source_file = 1, /opt/altera/19.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /opt/altera/19.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /opt/altera/19.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /opt/altera/19.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /opt/altera/19.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, /opt/altera/19.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, /opt/altera/19.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, /opt/altera/19.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, /opt/altera/19.1/quartus/libraries/megafunctions/aglobal191.inc
source_file = 1, /opt/altera/19.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, /opt/altera/19.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, /opt/altera/19.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, /opt/altera/19.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, /opt/altera/19.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, /home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/db/altsyncram_a1d2.tdf
design_name = base_circuit_extended
instance = comp, \print_rdy~output\, print_rdy~output, base_circuit_extended, 1
instance = comp, \cnt_disc_rdy~output\, cnt_disc_rdy~output, base_circuit_extended, 1
instance = comp, \ref_2_disc.guru_right_behind~output\, ref_2_disc.guru_right_behind~output, base_circuit_extended, 1
instance = comp, \ref_2_disc.duo_formed~output\, ref_2_disc.duo_formed~output, base_circuit_extended, 1
instance = comp, \ref_2_disc.go_disc~output\, ref_2_disc.go_disc~output, base_circuit_extended, 1
instance = comp, \start_step~output\, start_step~output, base_circuit_extended, 1
instance = comp, \mem_a_data[0]~output\, mem_a_data[0]~output, base_circuit_extended, 1
instance = comp, \mem_a_data[1]~output\, mem_a_data[1]~output, base_circuit_extended, 1
instance = comp, \mem_a_data[2]~output\, mem_a_data[2]~output, base_circuit_extended, 1
instance = comp, \mem_a_data[3]~output\, mem_a_data[3]~output, base_circuit_extended, 1
instance = comp, \mem_a_data[4]~output\, mem_a_data[4]~output, base_circuit_extended, 1
instance = comp, \mem_a_data[5]~output\, mem_a_data[5]~output, base_circuit_extended, 1
instance = comp, \mem_a_data[6]~output\, mem_a_data[6]~output, base_circuit_extended, 1
instance = comp, \mem_a_data[7]~output\, mem_a_data[7]~output, base_circuit_extended, 1
instance = comp, \clk~input\, clk~input, base_circuit_extended, 1
instance = comp, \clk~inputCLKENA0\, clk~inputCLKENA0, base_circuit_extended, 1
instance = comp, \step|Add0~9\, step|Add0~9, base_circuit_extended, 1
instance = comp, \res~input\, res~input, base_circuit_extended, 1
instance = comp, \step|cnt_s~1\, step|cnt_s~1, base_circuit_extended, 1
instance = comp, \step|cnt_s[0]\, step|cnt_s[0], base_circuit_extended, 1
instance = comp, \step|Add0~45\, step|Add0~45, base_circuit_extended, 1
instance = comp, \step|Equal0~1\, step|Equal0~1, base_circuit_extended, 1
instance = comp, \step|Add0~1\, step|Add0~1, base_circuit_extended, 1
instance = comp, \step|Add0~61\, step|Add0~61, base_circuit_extended, 1
instance = comp, \step|cnt_s[9]\, step|cnt_s[9], base_circuit_extended, 1
instance = comp, \step|Add0~57\, step|Add0~57, base_circuit_extended, 1
instance = comp, \step|cnt_s[10]\, step|cnt_s[10], base_circuit_extended, 1
instance = comp, \step|Equal0~2\, step|Equal0~2, base_circuit_extended, 1
instance = comp, \step|Add0~29\, step|Add0~29, base_circuit_extended, 1
instance = comp, \step|cnt_s[11]\, step|cnt_s[11], base_circuit_extended, 1
instance = comp, \step|Add0~25\, step|Add0~25, base_circuit_extended, 1
instance = comp, \step|cnt_s[12]\, step|cnt_s[12], base_circuit_extended, 1
instance = comp, \step|Add0~13\, step|Add0~13, base_circuit_extended, 1
instance = comp, \step|cnt_s[13]\, step|cnt_s[13], base_circuit_extended, 1
instance = comp, \step|Add0~17\, step|Add0~17, base_circuit_extended, 1
instance = comp, \step|cnt_s[14]\, step|cnt_s[14], base_circuit_extended, 1
instance = comp, \step|Add0~21\, step|Add0~21, base_circuit_extended, 1
instance = comp, \step|cnt_s[15]\, step|cnt_s[15], base_circuit_extended, 1
instance = comp, \step|Equal0~0\, step|Equal0~0, base_circuit_extended, 1
instance = comp, \step|cnt_s[13]~0\, step|cnt_s[13]~0, base_circuit_extended, 1
instance = comp, \step|cnt_s[1]\, step|cnt_s[1], base_circuit_extended, 1
instance = comp, \step|Add0~41\, step|Add0~41, base_circuit_extended, 1
instance = comp, \step|cnt_s[2]\, step|cnt_s[2], base_circuit_extended, 1
instance = comp, \step|Add0~37\, step|Add0~37, base_circuit_extended, 1
instance = comp, \step|cnt_s[3]\, step|cnt_s[3], base_circuit_extended, 1
instance = comp, \step|Add0~33\, step|Add0~33, base_circuit_extended, 1
instance = comp, \step|cnt_s[4]\, step|cnt_s[4], base_circuit_extended, 1
instance = comp, \step|Add0~5\, step|Add0~5, base_circuit_extended, 1
instance = comp, \step|cnt_s[5]\, step|cnt_s[5], base_circuit_extended, 1
instance = comp, \step|Add0~53\, step|Add0~53, base_circuit_extended, 1
instance = comp, \step|cnt_s[6]\, step|cnt_s[6], base_circuit_extended, 1
instance = comp, \step|Add0~49\, step|Add0~49, base_circuit_extended, 1
instance = comp, \step|cnt_s[7]\, step|cnt_s[7], base_circuit_extended, 1
instance = comp, \step|cnt_s[8]\, step|cnt_s[8], base_circuit_extended, 1
instance = comp, \step|process_0~1\, step|process_0~1, base_circuit_extended, 1
instance = comp, \step|process_0~0\, step|process_0~0, base_circuit_extended, 1
instance = comp, \step|rdy_v1_s~0\, step|rdy_v1_s~0, base_circuit_extended, 1
instance = comp, \step|Equal1~1\, step|Equal1~1, base_circuit_extended, 1
instance = comp, \step|Equal1~0\, step|Equal1~0, base_circuit_extended, 1
instance = comp, \step|rdy_v1_s~1\, step|rdy_v1_s~1, base_circuit_extended, 1
instance = comp, \step|rdy_v1_s\, step|rdy_v1_s, base_circuit_extended, 1
instance = comp, \ref|Add0~5\, ref|Add0~5, base_circuit_extended, 1
instance = comp, \ref|Selector80~0\, ref|Selector80~0, base_circuit_extended, 1
instance = comp, \ref|waitNGCountNext[0]\, ref|waitNGCountNext[0], base_circuit_extended, 1
instance = comp, \ref|waitNGCount[0]\, ref|waitNGCount[0], base_circuit_extended, 1
instance = comp, \ref|Add0~1\, ref|Add0~1, base_circuit_extended, 1
instance = comp, \ref|Selector82~0\, ref|Selector82~0, base_circuit_extended, 1
instance = comp, \ref|waitNGCountNext[1]\, ref|waitNGCountNext[1], base_circuit_extended, 1
instance = comp, \ref|waitNGCount[1]\, ref|waitNGCount[1], base_circuit_extended, 1
instance = comp, \ref|Add0~29\, ref|Add0~29, base_circuit_extended, 1
instance = comp, \ref|Selector83~0\, ref|Selector83~0, base_circuit_extended, 1
instance = comp, \ref|waitNGCountNext[2]\, ref|waitNGCountNext[2], base_circuit_extended, 1
instance = comp, \ref|waitNGCount[2]\, ref|waitNGCount[2], base_circuit_extended, 1
instance = comp, \ref|Add0~25\, ref|Add0~25, base_circuit_extended, 1
instance = comp, \ref|Selector84~0\, ref|Selector84~0, base_circuit_extended, 1
instance = comp, \ref|waitNGCountNext[3]\, ref|waitNGCountNext[3], base_circuit_extended, 1
instance = comp, \ref|waitNGCount[3]\, ref|waitNGCount[3], base_circuit_extended, 1
instance = comp, \ref|Add0~21\, ref|Add0~21, base_circuit_extended, 1
instance = comp, \ref|Selector85~0\, ref|Selector85~0, base_circuit_extended, 1
instance = comp, \ref|waitNGCountNext[4]\, ref|waitNGCountNext[4], base_circuit_extended, 1
instance = comp, \ref|waitNGCount[4]\, ref|waitNGCount[4], base_circuit_extended, 1
instance = comp, \ref|Add0~17\, ref|Add0~17, base_circuit_extended, 1
instance = comp, \ref|Selector86~0\, ref|Selector86~0, base_circuit_extended, 1
instance = comp, \ref|waitNGCountNext[5]\, ref|waitNGCountNext[5], base_circuit_extended, 1
instance = comp, \ref|waitNGCount[5]\, ref|waitNGCount[5], base_circuit_extended, 1
instance = comp, \ref|Add0~13\, ref|Add0~13, base_circuit_extended, 1
instance = comp, \ref|Selector87~0\, ref|Selector87~0, base_circuit_extended, 1
instance = comp, \ref|waitNGCountNext[6]\, ref|waitNGCountNext[6], base_circuit_extended, 1
instance = comp, \ref|waitNGCount[6]\, ref|waitNGCount[6], base_circuit_extended, 1
instance = comp, \ref|Add0~9\, ref|Add0~9, base_circuit_extended, 1
instance = comp, \ref|Selector88~0\, ref|Selector88~0, base_circuit_extended, 1
instance = comp, \ref|waitNGCountNext[7]\, ref|waitNGCountNext[7], base_circuit_extended, 1
instance = comp, \ref|waitNGCount[7]\, ref|waitNGCount[7], base_circuit_extended, 1
instance = comp, \ref|Add0~53\, ref|Add0~53, base_circuit_extended, 1
instance = comp, \ref|Selector89~0\, ref|Selector89~0, base_circuit_extended, 1
instance = comp, \ref|waitNGCountNext[8]\, ref|waitNGCountNext[8], base_circuit_extended, 1
instance = comp, \ref|waitNGCount[8]\, ref|waitNGCount[8], base_circuit_extended, 1
instance = comp, \ref|Add0~49\, ref|Add0~49, base_circuit_extended, 1
instance = comp, \ref|Selector90~0\, ref|Selector90~0, base_circuit_extended, 1
instance = comp, \ref|waitNGCountNext[9]\, ref|waitNGCountNext[9], base_circuit_extended, 1
instance = comp, \ref|waitNGCount[9]\, ref|waitNGCount[9], base_circuit_extended, 1
instance = comp, \ref|Add0~45\, ref|Add0~45, base_circuit_extended, 1
instance = comp, \ref|Selector91~0\, ref|Selector91~0, base_circuit_extended, 1
instance = comp, \ref|waitNGCountNext[10]\, ref|waitNGCountNext[10], base_circuit_extended, 1
instance = comp, \ref|waitNGCount[10]\, ref|waitNGCount[10], base_circuit_extended, 1
instance = comp, \ref|Add0~41\, ref|Add0~41, base_circuit_extended, 1
instance = comp, \ref|Selector92~0\, ref|Selector92~0, base_circuit_extended, 1
instance = comp, \ref|waitNGCountNext[11]\, ref|waitNGCountNext[11], base_circuit_extended, 1
instance = comp, \ref|waitNGCount[11]\, ref|waitNGCount[11], base_circuit_extended, 1
instance = comp, \ref|Add0~37\, ref|Add0~37, base_circuit_extended, 1
instance = comp, \ref|Selector93~0\, ref|Selector93~0, base_circuit_extended, 1
instance = comp, \ref|waitNGCountNext[12]\, ref|waitNGCountNext[12], base_circuit_extended, 1
instance = comp, \ref|waitNGCount[12]\, ref|waitNGCount[12], base_circuit_extended, 1
instance = comp, \ref|Add0~33\, ref|Add0~33, base_circuit_extended, 1
instance = comp, \ref|Selector94~0\, ref|Selector94~0, base_circuit_extended, 1
instance = comp, \ref|waitNGCountNext[13]\, ref|waitNGCountNext[13], base_circuit_extended, 1
instance = comp, \ref|waitNGCount[13]\, ref|waitNGCount[13], base_circuit_extended, 1
instance = comp, \ref|Add0~77\, ref|Add0~77, base_circuit_extended, 1
instance = comp, \ref|Selector95~0\, ref|Selector95~0, base_circuit_extended, 1
instance = comp, \ref|waitNGCountNext[14]\, ref|waitNGCountNext[14], base_circuit_extended, 1
instance = comp, \ref|waitNGCount[14]\, ref|waitNGCount[14], base_circuit_extended, 1
instance = comp, \ref|Add0~73\, ref|Add0~73, base_circuit_extended, 1
instance = comp, \ref|Selector96~0\, ref|Selector96~0, base_circuit_extended, 1
instance = comp, \ref|waitNGCountNext[15]\, ref|waitNGCountNext[15], base_circuit_extended, 1
instance = comp, \ref|waitNGCount[15]\, ref|waitNGCount[15], base_circuit_extended, 1
instance = comp, \ref|Add0~69\, ref|Add0~69, base_circuit_extended, 1
instance = comp, \ref|Selector97~0\, ref|Selector97~0, base_circuit_extended, 1
instance = comp, \ref|waitNGCountNext[16]\, ref|waitNGCountNext[16], base_circuit_extended, 1
instance = comp, \ref|waitNGCount[16]\, ref|waitNGCount[16], base_circuit_extended, 1
instance = comp, \ref|Add0~65\, ref|Add0~65, base_circuit_extended, 1
instance = comp, \ref|Selector98~0\, ref|Selector98~0, base_circuit_extended, 1
instance = comp, \ref|waitNGCountNext[17]\, ref|waitNGCountNext[17], base_circuit_extended, 1
instance = comp, \ref|waitNGCount[17]\, ref|waitNGCount[17], base_circuit_extended, 1
instance = comp, \ref|Add0~61\, ref|Add0~61, base_circuit_extended, 1
instance = comp, \ref|Selector99~0\, ref|Selector99~0, base_circuit_extended, 1
instance = comp, \ref|waitNGCountNext[18]\, ref|waitNGCountNext[18], base_circuit_extended, 1
instance = comp, \ref|waitNGCount[18]\, ref|waitNGCount[18], base_circuit_extended, 1
instance = comp, \ref|Add0~57\, ref|Add0~57, base_circuit_extended, 1
instance = comp, \ref|Selector100~0\, ref|Selector100~0, base_circuit_extended, 1
instance = comp, \ref|waitNGCountNext[19]\, ref|waitNGCountNext[19], base_circuit_extended, 1
instance = comp, \ref|waitNGCount[19]\, ref|waitNGCount[19], base_circuit_extended, 1
instance = comp, \ref|Add0~125\, ref|Add0~125, base_circuit_extended, 1
instance = comp, \ref|Selector101~0\, ref|Selector101~0, base_circuit_extended, 1
instance = comp, \ref|waitNGCountNext[20]\, ref|waitNGCountNext[20], base_circuit_extended, 1
instance = comp, \ref|waitNGCount[20]\, ref|waitNGCount[20], base_circuit_extended, 1
instance = comp, \ref|Add0~121\, ref|Add0~121, base_circuit_extended, 1
instance = comp, \ref|Selector102~0\, ref|Selector102~0, base_circuit_extended, 1
instance = comp, \ref|waitNGCountNext[21]\, ref|waitNGCountNext[21], base_circuit_extended, 1
instance = comp, \ref|waitNGCount[21]\, ref|waitNGCount[21], base_circuit_extended, 1
instance = comp, \ref|Add0~117\, ref|Add0~117, base_circuit_extended, 1
instance = comp, \ref|Selector103~0\, ref|Selector103~0, base_circuit_extended, 1
instance = comp, \ref|waitNGCountNext[22]\, ref|waitNGCountNext[22], base_circuit_extended, 1
instance = comp, \ref|waitNGCount[22]\, ref|waitNGCount[22], base_circuit_extended, 1
instance = comp, \ref|Add0~113\, ref|Add0~113, base_circuit_extended, 1
instance = comp, \ref|Selector104~0\, ref|Selector104~0, base_circuit_extended, 1
instance = comp, \ref|waitNGCountNext[23]\, ref|waitNGCountNext[23], base_circuit_extended, 1
instance = comp, \ref|waitNGCount[23]\, ref|waitNGCount[23], base_circuit_extended, 1
instance = comp, \ref|Add0~109\, ref|Add0~109, base_circuit_extended, 1
instance = comp, \ref|Selector105~0\, ref|Selector105~0, base_circuit_extended, 1
instance = comp, \ref|waitNGCountNext[24]\, ref|waitNGCountNext[24], base_circuit_extended, 1
instance = comp, \ref|waitNGCount[24]\, ref|waitNGCount[24], base_circuit_extended, 1
instance = comp, \ref|Add0~105\, ref|Add0~105, base_circuit_extended, 1
instance = comp, \ref|Selector106~0\, ref|Selector106~0, base_circuit_extended, 1
instance = comp, \ref|waitNGCountNext[25]\, ref|waitNGCountNext[25], base_circuit_extended, 1
instance = comp, \ref|waitNGCount[25]\, ref|waitNGCount[25], base_circuit_extended, 1
instance = comp, \ref|Equal0~5\, ref|Equal0~5, base_circuit_extended, 1
instance = comp, \ref|Add0~101\, ref|Add0~101, base_circuit_extended, 1
instance = comp, \ref|Selector107~0\, ref|Selector107~0, base_circuit_extended, 1
instance = comp, \ref|waitNGCountNext[26]\, ref|waitNGCountNext[26], base_circuit_extended, 1
instance = comp, \ref|waitNGCount[26]\, ref|waitNGCount[26], base_circuit_extended, 1
instance = comp, \ref|Add0~97\, ref|Add0~97, base_circuit_extended, 1
instance = comp, \ref|Selector108~0\, ref|Selector108~0, base_circuit_extended, 1
instance = comp, \ref|waitNGCountNext[27]\, ref|waitNGCountNext[27], base_circuit_extended, 1
instance = comp, \ref|waitNGCount[27]\, ref|waitNGCount[27], base_circuit_extended, 1
instance = comp, \ref|Add0~93\, ref|Add0~93, base_circuit_extended, 1
instance = comp, \ref|Selector109~0\, ref|Selector109~0, base_circuit_extended, 1
instance = comp, \ref|waitNGCountNext[28]\, ref|waitNGCountNext[28], base_circuit_extended, 1
instance = comp, \ref|waitNGCount[28]\, ref|waitNGCount[28], base_circuit_extended, 1
instance = comp, \ref|Add0~89\, ref|Add0~89, base_circuit_extended, 1
instance = comp, \ref|Selector110~0\, ref|Selector110~0, base_circuit_extended, 1
instance = comp, \ref|waitNGCountNext[29]\, ref|waitNGCountNext[29], base_circuit_extended, 1
instance = comp, \ref|waitNGCount[29]\, ref|waitNGCount[29], base_circuit_extended, 1
instance = comp, \ref|Add0~85\, ref|Add0~85, base_circuit_extended, 1
instance = comp, \ref|Selector111~0\, ref|Selector111~0, base_circuit_extended, 1
instance = comp, \ref|waitNGCountNext[30]\, ref|waitNGCountNext[30], base_circuit_extended, 1
instance = comp, \ref|waitNGCount[30]\, ref|waitNGCount[30], base_circuit_extended, 1
instance = comp, \ref|Add0~81\, ref|Add0~81, base_circuit_extended, 1
instance = comp, \ref|Selector112~0\, ref|Selector112~0, base_circuit_extended, 1
instance = comp, \ref|waitNGCountNext[31]\, ref|waitNGCountNext[31], base_circuit_extended, 1
instance = comp, \ref|waitNGCount[31]\, ref|waitNGCount[31], base_circuit_extended, 1
instance = comp, \ref|Equal0~4\, ref|Equal0~4, base_circuit_extended, 1
instance = comp, \ref|Equal0~1\, ref|Equal0~1, base_circuit_extended, 1
instance = comp, \ref|Equal0~3\, ref|Equal0~3, base_circuit_extended, 1
instance = comp, \ref|Equal0~2\, ref|Equal0~2, base_circuit_extended, 1
instance = comp, \ref|Equal0~0\, ref|Equal0~0, base_circuit_extended, 1
instance = comp, \ref|Equal0~6\, ref|Equal0~6, base_circuit_extended, 1
instance = comp, \ref|Selector3~0\, ref|Selector3~0, base_circuit_extended, 1
instance = comp, \ref|stateG_reg.waitRdy0\, ref|stateG_reg.waitRdy0, base_circuit_extended, 1
instance = comp, \ref|Selector1~0\, ref|Selector1~0, base_circuit_extended, 1
instance = comp, \ref|stateG_reg.rdy0\, ref|stateG_reg.rdy0, base_circuit_extended, 1
instance = comp, \ref|stateG_next.rdy1~0\, ref|stateG_next.rdy1~0, base_circuit_extended, 1
instance = comp, \ref|stateG_reg.rdy1\, ref|stateG_reg.rdy1, base_circuit_extended, 1
instance = comp, \ref|Selector2~0\, ref|Selector2~0, base_circuit_extended, 1
instance = comp, \ref|stateG_reg.waitNClk\, ref|stateG_reg.waitNClk, base_circuit_extended, 1
instance = comp, \ref|tick_guru\, ref|tick_guru, base_circuit_extended, 1
instance = comp, \disc_2_ref.disc_addr[5]~input\, disc_2_ref.disc_addr[5]~input, base_circuit_extended, 1
instance = comp, \disc_2_ref.disc_addr[7]~input\, disc_2_ref.disc_addr[7]~input, base_circuit_extended, 1
instance = comp, \disc_2_ref.disc_addr[6]~input\, disc_2_ref.disc_addr[6]~input, base_circuit_extended, 1
instance = comp, \basis|control|init|STATE~7\, basis|control|init|STATE~7, base_circuit_extended, 1
instance = comp, \basis|control|init|STATE.IDLE\, basis|control|init|STATE.IDLE, base_circuit_extended, 1
instance = comp, \basis|control|init|STATE~8\, basis|control|init|STATE~8, base_circuit_extended, 1
instance = comp, \basis|control|init|STATE.ZERO\, basis|control|init|STATE.ZERO, base_circuit_extended, 1
instance = comp, \basis|control|init|Selector1~0\, basis|control|init|Selector1~0, base_circuit_extended, 1
instance = comp, \basis|control|init|STATE.MEM_WALK\, basis|control|init|STATE.MEM_WALK, base_circuit_extended, 1
instance = comp, \basis|control|init|STATE~6\, basis|control|init|STATE~6, base_circuit_extended, 1
instance = comp, \basis|control|init|STATE.DONE\, basis|control|init|STATE.DONE, base_circuit_extended, 1
instance = comp, \basis|control|main|STATE~9\, basis|control|main|STATE~9, base_circuit_extended, 1
instance = comp, \basis|control|main|STATE.INIT_ACTIVATION\, basis|control|main|STATE.INIT_ACTIVATION, base_circuit_extended, 1
instance = comp, \disc_2_ref.disc_addr[3]~input\, disc_2_ref.disc_addr[3]~input, base_circuit_extended, 1
instance = comp, \basis|control|ctrl_2_dp.alu_ctrl~0\, basis|control|ctrl_2_dp.alu_ctrl~0, base_circuit_extended, 1
instance = comp, \basis|control|ctrl_2_dp.ng_cte_incr~1\, basis|control|ctrl_2_dp.ng_cte_incr~1, base_circuit_extended, 1
instance = comp, \basis|control|ctrl_2_dp.ng_cte_incr~3\, basis|control|ctrl_2_dp.ng_cte_incr~3, base_circuit_extended, 1
instance = comp, \basis|data|rb|reg_INIT|q_s[7]~0\, basis|data|rb|reg_INIT|q_s[7]~0, base_circuit_extended, 1
instance = comp, \basis|data|rb|reg_INIT|q_s[5]\, basis|data|rb|reg_INIT|q_s[5], base_circuit_extended, 1
instance = comp, \basis|data|rb|rb_out[5]~7\, basis|data|rb|rb_out[5]~7, base_circuit_extended, 1
instance = comp, \basis|data|rb|reg_INIT|q_s[4]\, basis|data|rb|reg_INIT|q_s[4], base_circuit_extended, 1
instance = comp, \basis|data|rb|reg_PRE_GURU|q_s[4]\, basis|data|rb|reg_PRE_GURU|q_s[4], base_circuit_extended, 1
instance = comp, \basis|data|rb|rb_out[4]~6\, basis|data|rb|rb_out[4]~6, base_circuit_extended, 1
instance = comp, \basis|data|n_g|ng_2_RB[5]~2\, basis|data|n_g|ng_2_RB[5]~2, base_circuit_extended, 1
instance = comp, \basis|data|rb|reg_GURU|q_s[5]\, basis|data|rb|reg_GURU|q_s[5], base_circuit_extended, 1
instance = comp, \basis|data|rb|reg_PRE_GURU|q_s[5]\, basis|data|rb|reg_PRE_GURU|q_s[5], base_circuit_extended, 1
instance = comp, \basis|data|rb|reg_INIT|q_s[7]\, basis|data|rb|reg_INIT|q_s[7], base_circuit_extended, 1
instance = comp, \basis|data|rb|rb_out[7]~9\, basis|data|rb|rb_out[7]~9, base_circuit_extended, 1
instance = comp, \basis|data|n_g|rand_number_gen|LFSR|Select_Ds:11:or_comp|z\, basis|data|n_g|rand_number_gen|LFSR|\Select_Ds:11:or_comp|z, base_circuit_extended, 1
instance = comp, \basis|data|n_g|rand_number_gen|LFSR|DFFs:0:FF|q_s[0]\, basis|data|n_g|rand_number_gen|LFSR|\DFFs:0:FF|q_s[0], base_circuit_extended, 1
instance = comp, \basis|data|n_g|rand_number_gen|LFSR|Select_Ds:0:or_comp|z\, basis|data|n_g|rand_number_gen|LFSR|\Select_Ds:0:or_comp|z, base_circuit_extended, 1
instance = comp, \basis|data|n_g|rand_number_gen|LFSR|DFFs:1:FF|q_s[0]\, basis|data|n_g|rand_number_gen|LFSR|\DFFs:1:FF|q_s[0], base_circuit_extended, 1
instance = comp, \basis|data|n_g|rand_number_gen|LFSR|Select_Ds:1:or_comp|z\, basis|data|n_g|rand_number_gen|LFSR|\Select_Ds:1:or_comp|z, base_circuit_extended, 1
instance = comp, \basis|data|n_g|rand_number_gen|LFSR|DFFs:2:FF|q_s[0]\, basis|data|n_g|rand_number_gen|LFSR|\DFFs:2:FF|q_s[0], base_circuit_extended, 1
instance = comp, \basis|data|n_g|rand_number_gen|LFSR|TAP_XOR:2:xor_tap|z\, basis|data|n_g|rand_number_gen|LFSR|\TAP_XOR:2:xor_tap|z, base_circuit_extended, 1
instance = comp, \basis|data|n_g|rand_number_gen|LFSR|DFFs:3:FF|q_s[0]\, basis|data|n_g|rand_number_gen|LFSR|\DFFs:3:FF|q_s[0], base_circuit_extended, 1
instance = comp, \basis|data|n_g|rand_number_gen|LFSR|Select_Ds:3:or_comp|z\, basis|data|n_g|rand_number_gen|LFSR|\Select_Ds:3:or_comp|z, base_circuit_extended, 1
instance = comp, \basis|data|n_g|rand_number_gen|LFSR|DFFs:4:FF|q_s[0]\, basis|data|n_g|rand_number_gen|LFSR|\DFFs:4:FF|q_s[0], base_circuit_extended, 1
instance = comp, \basis|data|n_g|rand_number_gen|LFSR|Select_Ds:4:or_comp|z\, basis|data|n_g|rand_number_gen|LFSR|\Select_Ds:4:or_comp|z, base_circuit_extended, 1
instance = comp, \basis|data|n_g|rand_number_gen|LFSR|DFFs:5:FF|q_s[0]\, basis|data|n_g|rand_number_gen|LFSR|\DFFs:5:FF|q_s[0], base_circuit_extended, 1
instance = comp, \basis|data|n_g|rand_number_gen|LFSR|TAP_XOR:5:xor_tap|z\, basis|data|n_g|rand_number_gen|LFSR|\TAP_XOR:5:xor_tap|z, base_circuit_extended, 1
instance = comp, \basis|data|n_g|rand_number_gen|LFSR|DFFs:6:FF|q_s[0]\, basis|data|n_g|rand_number_gen|LFSR|\DFFs:6:FF|q_s[0], base_circuit_extended, 1
instance = comp, \basis|data|n_g|rand_number_gen|LFSR|TAP_XOR:6:xor_tap|z\, basis|data|n_g|rand_number_gen|LFSR|\TAP_XOR:6:xor_tap|z, base_circuit_extended, 1
instance = comp, \basis|data|n_g|rand_number_gen|LFSR|DFFs:7:FF|q_s[0]\, basis|data|n_g|rand_number_gen|LFSR|\DFFs:7:FF|q_s[0], base_circuit_extended, 1
instance = comp, \basis|data|n_g|rand_number_gen|LFSR|Select_Ds:7:or_comp|z\, basis|data|n_g|rand_number_gen|LFSR|\Select_Ds:7:or_comp|z, base_circuit_extended, 1
instance = comp, \basis|data|n_g|rand_number_gen|LFSR|DFFs:8:FF|q_s[0]\, basis|data|n_g|rand_number_gen|LFSR|\DFFs:8:FF|q_s[0], base_circuit_extended, 1
instance = comp, \basis|data|n_g|rand_number_gen|LFSR|TAP_XOR:8:xor_tap|z\, basis|data|n_g|rand_number_gen|LFSR|\TAP_XOR:8:xor_tap|z, base_circuit_extended, 1
instance = comp, \basis|data|n_g|rand_number_gen|LFSR|DFFs:9:FF|q_s[0]\, basis|data|n_g|rand_number_gen|LFSR|\DFFs:9:FF|q_s[0], base_circuit_extended, 1
instance = comp, \basis|data|n_g|rand_number_gen|LFSR|Select_Ds:9:or_comp|z\, basis|data|n_g|rand_number_gen|LFSR|\Select_Ds:9:or_comp|z, base_circuit_extended, 1
instance = comp, \basis|data|n_g|rand_number_gen|LFSR|DFFs:10:FF|q_s[0]\, basis|data|n_g|rand_number_gen|LFSR|\DFFs:10:FF|q_s[0], base_circuit_extended, 1
instance = comp, \basis|data|n_g|rand_number_gen|LFSR|DFFs:11:FF|q_s[0]~0\, basis|data|n_g|rand_number_gen|LFSR|\DFFs:11:FF|q_s[0]~0, base_circuit_extended, 1
instance = comp, \basis|data|n_g|rand_number_gen|LFSR|DFFs:11:FF|q_s[0]\, basis|data|n_g|rand_number_gen|LFSR|\DFFs:11:FF|q_s[0], base_circuit_extended, 1
instance = comp, \basis|data|n_g|ng_2_RB[0]~3\, basis|data|n_g|ng_2_RB[0]~3, base_circuit_extended, 1
instance = comp, \basis|data|n_g|ng_2_RB[0]~4\, basis|data|n_g|ng_2_RB[0]~4, base_circuit_extended, 1
instance = comp, \basis|control|ctrl_2_dp.ng_cte_incr~2\, basis|control|ctrl_2_dp.ng_cte_incr~2, base_circuit_extended, 1
instance = comp, \basis|data|n_g|ng_2_RB[0]~5\, basis|data|n_g|ng_2_RB[0]~5, base_circuit_extended, 1
instance = comp, \basis|data|rb|reg_GURU|q_s[0]\, basis|data|rb|reg_GURU|q_s[0], base_circuit_extended, 1
instance = comp, \basis|data|rb|reg_PRE_GURU|q_s[0]\, basis|data|rb|reg_PRE_GURU|q_s[0], base_circuit_extended, 1
instance = comp, \basis|data|rb|reg_INIT|q_s[0]\, basis|data|rb|reg_INIT|q_s[0], base_circuit_extended, 1
instance = comp, \basis|data|rb|rb_out[0]~2\, basis|data|rb|rb_out[0]~2, base_circuit_extended, 1
instance = comp, \basis|data|n_g|ng_2_RB[0]~10\, basis|data|n_g|ng_2_RB[0]~10, base_circuit_extended, 1
instance = comp, \basis|data|n_g|ng_2_RB[1]~6\, basis|data|n_g|ng_2_RB[1]~6, base_circuit_extended, 1
instance = comp, \basis|data|rb|reg_GURU|q_s[1]\, basis|data|rb|reg_GURU|q_s[1], base_circuit_extended, 1
instance = comp, \basis|data|rb|reg_PRE_GURU|q_s[1]\, basis|data|rb|reg_PRE_GURU|q_s[1], base_circuit_extended, 1
instance = comp, \basis|data|rb|reg_INIT|q_s[1]\, basis|data|rb|reg_INIT|q_s[1], base_circuit_extended, 1
instance = comp, \basis|data|rb|rb_out[1]~3\, basis|data|rb|rb_out[1]~3, base_circuit_extended, 1
instance = comp, \basis|control|ctrl_2_dp.ng_cte_incr~0\, basis|control|ctrl_2_dp.ng_cte_incr~0, base_circuit_extended, 1
instance = comp, \basis|data|n_g|ng_2_RB[2]~7\, basis|data|n_g|ng_2_RB[2]~7, base_circuit_extended, 1
instance = comp, \basis|data|rb|reg_GURU|q_s[2]\, basis|data|rb|reg_GURU|q_s[2], base_circuit_extended, 1
instance = comp, \basis|data|rb|reg_PRE_GURU|q_s[2]\, basis|data|rb|reg_PRE_GURU|q_s[2], base_circuit_extended, 1
instance = comp, \basis|data|rb|reg_INIT|q_s[2]\, basis|data|rb|reg_INIT|q_s[2], base_circuit_extended, 1
instance = comp, \basis|data|rb|rb_out[2]~4\, basis|data|rb|rb_out[2]~4, base_circuit_extended, 1
instance = comp, \basis|data|alu_1|add|adder_6|aux_and_3\, basis|data|alu_1|add|adder_6|aux_and_3, base_circuit_extended, 1
instance = comp, \basis|data|n_g|ng_2_RB[7]~9\, basis|data|n_g|ng_2_RB[7]~9, base_circuit_extended, 1
instance = comp, \basis|data|rb|reg_GURU|q_s[7]\, basis|data|rb|reg_GURU|q_s[7], base_circuit_extended, 1
instance = comp, \basis|data|rb|reg_PRE_GURU|q_s[7]\, basis|data|rb|reg_PRE_GURU|q_s[7], base_circuit_extended, 1
instance = comp, \ref|Equal5~0\, ref|Equal5~0, base_circuit_extended, 1
instance = comp, \disc_2_ref.disc_addr[1]~input\, disc_2_ref.disc_addr[1]~input, base_circuit_extended, 1
instance = comp, \disc_2_ref.disc_addr[2]~input\, disc_2_ref.disc_addr[2]~input, base_circuit_extended, 1
instance = comp, \disc_2_ref.disc_addr[0]~input\, disc_2_ref.disc_addr[0]~input, base_circuit_extended, 1
instance = comp, \ref|Equal5~1\, ref|Equal5~1, base_circuit_extended, 1
instance = comp, \disc_2_ref.disc_addr[4]~input\, disc_2_ref.disc_addr[4]~input, base_circuit_extended, 1
instance = comp, \basis|data|n_g|ng_2_RB[3]~0\, basis|data|n_g|ng_2_RB[3]~0, base_circuit_extended, 1
instance = comp, \basis|data|rb|reg_GURU|q_s[3]\, basis|data|rb|reg_GURU|q_s[3], base_circuit_extended, 1
instance = comp, \basis|data|rb|reg_PRE_GURU|q_s[3]\, basis|data|rb|reg_PRE_GURU|q_s[3], base_circuit_extended, 1
instance = comp, \ref|Equal5~2\, ref|Equal5~2, base_circuit_extended, 1
instance = comp, \ref|Equal5~3\, ref|Equal5~3, base_circuit_extended, 1
instance = comp, \disc_2_ref.disc_prev_addr[5]~input\, disc_2_ref.disc_prev_addr[5]~input, base_circuit_extended, 1
instance = comp, \ref|Equal2~3\, ref|Equal2~3, base_circuit_extended, 1
instance = comp, \hold2|holdedOut\, hold2|holdedOut, base_circuit_extended, 1
instance = comp, \disc_2_ref.disc_prev_addr[6]~input\, disc_2_ref.disc_prev_addr[6]~input, base_circuit_extended, 1
instance = comp, \disc_2_ref.disc_prev_addr[7]~input\, disc_2_ref.disc_prev_addr[7]~input, base_circuit_extended, 1
instance = comp, \ref|Equal2~5\, ref|Equal2~5, base_circuit_extended, 1
instance = comp, \disc_2_ref.disc_prev_addr[3]~input\, disc_2_ref.disc_prev_addr[3]~input, base_circuit_extended, 1
instance = comp, \ref|Equal2~1\, ref|Equal2~1, base_circuit_extended, 1
instance = comp, \disc_2_ref.disc_prev_addr[2]~input\, disc_2_ref.disc_prev_addr[2]~input, base_circuit_extended, 1
instance = comp, \ref|Equal2~7\, ref|Equal2~7, base_circuit_extended, 1
instance = comp, \disc_2_ref.disc_prev_addr[4]~input\, disc_2_ref.disc_prev_addr[4]~input, base_circuit_extended, 1
instance = comp, \ref|Equal2~2\, ref|Equal2~2, base_circuit_extended, 1
instance = comp, \disc_2_ref.disc_prev_addr[1]~input\, disc_2_ref.disc_prev_addr[1]~input, base_circuit_extended, 1
instance = comp, \disc_prev_s[1]~1\, disc_prev_s[1]~1, base_circuit_extended, 1
instance = comp, \disc_2_ref.disc_prev_addr[0]~input\, disc_2_ref.disc_prev_addr[0]~input, base_circuit_extended, 1
instance = comp, \ref|Equal2~6\, ref|Equal2~6, base_circuit_extended, 1
instance = comp, \ref|Equal2~8\, ref|Equal2~8, base_circuit_extended, 1
instance = comp, \ref|state_next.detect~0\, ref|state_next.detect~0, base_circuit_extended, 1
instance = comp, \ref|state_reg.detect\, ref|state_reg.detect, base_circuit_extended, 1
instance = comp, \disc_prev_s[2]~2\, disc_prev_s[2]~2, base_circuit_extended, 1
instance = comp, \disc_prev_s[0]~0\, disc_prev_s[0]~0, base_circuit_extended, 1
instance = comp, \ref|Equal2~4\, ref|Equal2~4, base_circuit_extended, 1
instance = comp, \ref|mainCnt[12]~DUPLICATE\, ref|mainCnt[12]~DUPLICATE, base_circuit_extended, 1
instance = comp, \ref|Equal2~12\, ref|Equal2~12, base_circuit_extended, 1
instance = comp, \ref|Equal2~9\, ref|Equal2~9, base_circuit_extended, 1
instance = comp, \ref|Equal2~11\, ref|Equal2~11, base_circuit_extended, 1
instance = comp, \ref|Equal2~13\, ref|Equal2~13, base_circuit_extended, 1
instance = comp, \ref|Selector18~0\, ref|Selector18~0, base_circuit_extended, 1
instance = comp, \ref|state_reg.unm_godisc_BL\, ref|state_reg.unm_godisc_BL, base_circuit_extended, 1
instance = comp, \ref|mainCnt[5]~1\, ref|mainCnt[5]~1, base_circuit_extended, 1
instance = comp, \enable~input\, enable~input, base_circuit_extended, 1
instance = comp, \basis|control|main|STATE~10\, basis|control|main|STATE~10, base_circuit_extended, 1
instance = comp, \ref|Add1~5\, ref|Add1~5, base_circuit_extended, 1
instance = comp, \ref|Selector12~0\, ref|Selector12~0, base_circuit_extended, 1
instance = comp, \ref|waitNDCountNext[0]\, ref|waitNDCountNext[0], base_circuit_extended, 1
instance = comp, \ref|waitNDCount[0]\, ref|waitNDCount[0], base_circuit_extended, 1
instance = comp, \ref|Add1~1\, ref|Add1~1, base_circuit_extended, 1
instance = comp, \ref|Selector11~0\, ref|Selector11~0, base_circuit_extended, 1
instance = comp, \ref|waitNDCountNext[1]\, ref|waitNDCountNext[1], base_circuit_extended, 1
instance = comp, \ref|waitNDCount[1]\, ref|waitNDCount[1], base_circuit_extended, 1
instance = comp, \ref|Add1~29\, ref|Add1~29, base_circuit_extended, 1
instance = comp, \ref|Selector10~0\, ref|Selector10~0, base_circuit_extended, 1
instance = comp, \ref|waitNDCountNext[2]\, ref|waitNDCountNext[2], base_circuit_extended, 1
instance = comp, \ref|waitNDCount[2]\, ref|waitNDCount[2], base_circuit_extended, 1
instance = comp, \ref|Add1~25\, ref|Add1~25, base_circuit_extended, 1
instance = comp, \ref|Selector6~0\, ref|Selector6~0, base_circuit_extended, 1
instance = comp, \ref|waitNDCountNext[3]\, ref|waitNDCountNext[3], base_circuit_extended, 1
instance = comp, \ref|waitNDCount[3]\, ref|waitNDCount[3], base_circuit_extended, 1
instance = comp, \ref|Add1~21\, ref|Add1~21, base_circuit_extended, 1
instance = comp, \ref|Selector5~0\, ref|Selector5~0, base_circuit_extended, 1
instance = comp, \ref|waitNDCountNext[4]\, ref|waitNDCountNext[4], base_circuit_extended, 1
instance = comp, \ref|waitNDCount[4]\, ref|waitNDCount[4], base_circuit_extended, 1
instance = comp, \ref|Add1~17\, ref|Add1~17, base_circuit_extended, 1
instance = comp, \ref|Selector0~0\, ref|Selector0~0, base_circuit_extended, 1
instance = comp, \ref|waitNDCountNext[5]\, ref|waitNDCountNext[5], base_circuit_extended, 1
instance = comp, \ref|waitNDCount[5]\, ref|waitNDCount[5], base_circuit_extended, 1
instance = comp, \ref|Add1~13\, ref|Add1~13, base_circuit_extended, 1
instance = comp, \ref|Selector54~0\, ref|Selector54~0, base_circuit_extended, 1
instance = comp, \ref|waitNDCountNext[6]\, ref|waitNDCountNext[6], base_circuit_extended, 1
instance = comp, \ref|waitNDCount[6]\, ref|waitNDCount[6], base_circuit_extended, 1
instance = comp, \ref|Add1~9\, ref|Add1~9, base_circuit_extended, 1
instance = comp, \ref|Selector55~0\, ref|Selector55~0, base_circuit_extended, 1
instance = comp, \ref|waitNDCountNext[7]\, ref|waitNDCountNext[7], base_circuit_extended, 1
instance = comp, \ref|waitNDCount[7]\, ref|waitNDCount[7], base_circuit_extended, 1
instance = comp, \ref|Add1~53\, ref|Add1~53, base_circuit_extended, 1
instance = comp, \ref|Selector56~0\, ref|Selector56~0, base_circuit_extended, 1
instance = comp, \ref|waitNDCountNext[8]\, ref|waitNDCountNext[8], base_circuit_extended, 1
instance = comp, \ref|waitNDCount[8]\, ref|waitNDCount[8], base_circuit_extended, 1
instance = comp, \ref|Add1~49\, ref|Add1~49, base_circuit_extended, 1
instance = comp, \ref|Selector57~0\, ref|Selector57~0, base_circuit_extended, 1
instance = comp, \ref|waitNDCountNext[9]\, ref|waitNDCountNext[9], base_circuit_extended, 1
instance = comp, \ref|waitNDCount[9]\, ref|waitNDCount[9], base_circuit_extended, 1
instance = comp, \ref|Add1~45\, ref|Add1~45, base_circuit_extended, 1
instance = comp, \ref|Selector58~0\, ref|Selector58~0, base_circuit_extended, 1
instance = comp, \ref|waitNDCountNext[10]\, ref|waitNDCountNext[10], base_circuit_extended, 1
instance = comp, \ref|waitNDCount[10]\, ref|waitNDCount[10], base_circuit_extended, 1
instance = comp, \ref|Add1~41\, ref|Add1~41, base_circuit_extended, 1
instance = comp, \ref|Selector59~0\, ref|Selector59~0, base_circuit_extended, 1
instance = comp, \ref|waitNDCountNext[11]\, ref|waitNDCountNext[11], base_circuit_extended, 1
instance = comp, \ref|waitNDCount[11]\, ref|waitNDCount[11], base_circuit_extended, 1
instance = comp, \ref|Add1~37\, ref|Add1~37, base_circuit_extended, 1
instance = comp, \ref|Selector60~0\, ref|Selector60~0, base_circuit_extended, 1
instance = comp, \ref|waitNDCountNext[12]\, ref|waitNDCountNext[12], base_circuit_extended, 1
instance = comp, \ref|waitNDCount[12]\, ref|waitNDCount[12], base_circuit_extended, 1
instance = comp, \ref|Add1~33\, ref|Add1~33, base_circuit_extended, 1
instance = comp, \ref|Selector61~0\, ref|Selector61~0, base_circuit_extended, 1
instance = comp, \ref|waitNDCountNext[13]\, ref|waitNDCountNext[13], base_circuit_extended, 1
instance = comp, \ref|waitNDCount[13]\, ref|waitNDCount[13], base_circuit_extended, 1
instance = comp, \ref|Add1~77\, ref|Add1~77, base_circuit_extended, 1
instance = comp, \ref|Selector62~0\, ref|Selector62~0, base_circuit_extended, 1
instance = comp, \ref|waitNDCountNext[14]\, ref|waitNDCountNext[14], base_circuit_extended, 1
instance = comp, \ref|waitNDCount[14]\, ref|waitNDCount[14], base_circuit_extended, 1
instance = comp, \ref|Add1~73\, ref|Add1~73, base_circuit_extended, 1
instance = comp, \ref|Selector63~0\, ref|Selector63~0, base_circuit_extended, 1
instance = comp, \ref|waitNDCountNext[15]\, ref|waitNDCountNext[15], base_circuit_extended, 1
instance = comp, \ref|waitNDCount[15]\, ref|waitNDCount[15], base_circuit_extended, 1
instance = comp, \ref|Add1~69\, ref|Add1~69, base_circuit_extended, 1
instance = comp, \ref|Selector64~0\, ref|Selector64~0, base_circuit_extended, 1
instance = comp, \ref|waitNDCountNext[16]\, ref|waitNDCountNext[16], base_circuit_extended, 1
instance = comp, \ref|waitNDCount[16]\, ref|waitNDCount[16], base_circuit_extended, 1
instance = comp, \ref|Add1~65\, ref|Add1~65, base_circuit_extended, 1
instance = comp, \ref|Selector65~0\, ref|Selector65~0, base_circuit_extended, 1
instance = comp, \ref|waitNDCountNext[17]\, ref|waitNDCountNext[17], base_circuit_extended, 1
instance = comp, \ref|waitNDCount[17]\, ref|waitNDCount[17], base_circuit_extended, 1
instance = comp, \ref|Add1~61\, ref|Add1~61, base_circuit_extended, 1
instance = comp, \ref|Selector66~0\, ref|Selector66~0, base_circuit_extended, 1
instance = comp, \ref|waitNDCountNext[18]\, ref|waitNDCountNext[18], base_circuit_extended, 1
instance = comp, \ref|waitNDCount[18]\, ref|waitNDCount[18], base_circuit_extended, 1
instance = comp, \ref|Add1~57\, ref|Add1~57, base_circuit_extended, 1
instance = comp, \ref|Selector67~0\, ref|Selector67~0, base_circuit_extended, 1
instance = comp, \ref|waitNDCountNext[19]\, ref|waitNDCountNext[19], base_circuit_extended, 1
instance = comp, \ref|waitNDCount[19]\, ref|waitNDCount[19], base_circuit_extended, 1
instance = comp, \ref|Add1~125\, ref|Add1~125, base_circuit_extended, 1
instance = comp, \ref|Selector68~0\, ref|Selector68~0, base_circuit_extended, 1
instance = comp, \ref|waitNDCountNext[20]\, ref|waitNDCountNext[20], base_circuit_extended, 1
instance = comp, \ref|waitNDCount[20]\, ref|waitNDCount[20], base_circuit_extended, 1
instance = comp, \ref|Add1~121\, ref|Add1~121, base_circuit_extended, 1
instance = comp, \ref|Selector69~0\, ref|Selector69~0, base_circuit_extended, 1
instance = comp, \ref|waitNDCountNext[21]\, ref|waitNDCountNext[21], base_circuit_extended, 1
instance = comp, \ref|waitNDCount[21]\, ref|waitNDCount[21], base_circuit_extended, 1
instance = comp, \ref|Add1~117\, ref|Add1~117, base_circuit_extended, 1
instance = comp, \ref|Selector70~0\, ref|Selector70~0, base_circuit_extended, 1
instance = comp, \ref|waitNDCountNext[22]\, ref|waitNDCountNext[22], base_circuit_extended, 1
instance = comp, \ref|waitNDCount[22]\, ref|waitNDCount[22], base_circuit_extended, 1
instance = comp, \ref|Add1~113\, ref|Add1~113, base_circuit_extended, 1
instance = comp, \ref|Selector71~0\, ref|Selector71~0, base_circuit_extended, 1
instance = comp, \ref|waitNDCountNext[23]\, ref|waitNDCountNext[23], base_circuit_extended, 1
instance = comp, \ref|waitNDCount[23]\, ref|waitNDCount[23], base_circuit_extended, 1
instance = comp, \ref|Add1~109\, ref|Add1~109, base_circuit_extended, 1
instance = comp, \ref|Selector72~0\, ref|Selector72~0, base_circuit_extended, 1
instance = comp, \ref|waitNDCountNext[24]\, ref|waitNDCountNext[24], base_circuit_extended, 1
instance = comp, \ref|waitNDCount[24]\, ref|waitNDCount[24], base_circuit_extended, 1
instance = comp, \ref|Add1~105\, ref|Add1~105, base_circuit_extended, 1
instance = comp, \ref|Selector73~0\, ref|Selector73~0, base_circuit_extended, 1
instance = comp, \ref|waitNDCountNext[25]\, ref|waitNDCountNext[25], base_circuit_extended, 1
instance = comp, \ref|waitNDCount[25]\, ref|waitNDCount[25], base_circuit_extended, 1
instance = comp, \ref|Equal1~5\, ref|Equal1~5, base_circuit_extended, 1
instance = comp, \ref|Equal1~2\, ref|Equal1~2, base_circuit_extended, 1
instance = comp, \ref|Equal1~1\, ref|Equal1~1, base_circuit_extended, 1
instance = comp, \ref|Add1~101\, ref|Add1~101, base_circuit_extended, 1
instance = comp, \ref|Selector74~0\, ref|Selector74~0, base_circuit_extended, 1
instance = comp, \ref|waitNDCountNext[26]\, ref|waitNDCountNext[26], base_circuit_extended, 1
instance = comp, \ref|waitNDCount[26]\, ref|waitNDCount[26], base_circuit_extended, 1
instance = comp, \ref|Add1~97\, ref|Add1~97, base_circuit_extended, 1
instance = comp, \ref|Selector75~0\, ref|Selector75~0, base_circuit_extended, 1
instance = comp, \ref|waitNDCountNext[27]\, ref|waitNDCountNext[27], base_circuit_extended, 1
instance = comp, \ref|waitNDCount[27]\, ref|waitNDCount[27], base_circuit_extended, 1
instance = comp, \ref|Add1~93\, ref|Add1~93, base_circuit_extended, 1
instance = comp, \ref|Selector76~0\, ref|Selector76~0, base_circuit_extended, 1
instance = comp, \ref|waitNDCountNext[28]\, ref|waitNDCountNext[28], base_circuit_extended, 1
instance = comp, \ref|waitNDCount[28]\, ref|waitNDCount[28], base_circuit_extended, 1
instance = comp, \ref|Add1~89\, ref|Add1~89, base_circuit_extended, 1
instance = comp, \ref|Selector77~0\, ref|Selector77~0, base_circuit_extended, 1
instance = comp, \ref|waitNDCountNext[29]\, ref|waitNDCountNext[29], base_circuit_extended, 1
instance = comp, \ref|waitNDCount[29]\, ref|waitNDCount[29], base_circuit_extended, 1
instance = comp, \ref|Add1~85\, ref|Add1~85, base_circuit_extended, 1
instance = comp, \ref|Selector78~0\, ref|Selector78~0, base_circuit_extended, 1
instance = comp, \ref|waitNDCountNext[30]\, ref|waitNDCountNext[30], base_circuit_extended, 1
instance = comp, \ref|waitNDCount[30]\, ref|waitNDCount[30], base_circuit_extended, 1
instance = comp, \ref|Add1~81\, ref|Add1~81, base_circuit_extended, 1
instance = comp, \ref|Selector79~0\, ref|Selector79~0, base_circuit_extended, 1
instance = comp, \ref|waitNDCountNext[31]\, ref|waitNDCountNext[31], base_circuit_extended, 1
instance = comp, \ref|waitNDCount[31]\, ref|waitNDCount[31], base_circuit_extended, 1
instance = comp, \ref|Equal1~4\, ref|Equal1~4, base_circuit_extended, 1
instance = comp, \ref|Equal1~3\, ref|Equal1~3, base_circuit_extended, 1
instance = comp, \ref|Equal1~0\, ref|Equal1~0, base_circuit_extended, 1
instance = comp, \ref|Equal1~6\, ref|Equal1~6, base_circuit_extended, 1
instance = comp, \step|rdy_v4_s~0\, step|rdy_v4_s~0, base_circuit_extended, 1
instance = comp, \step|rdy_v4_s~1\, step|rdy_v4_s~1, base_circuit_extended, 1
instance = comp, \step|rdy_v4_s\, step|rdy_v4_s, base_circuit_extended, 1
instance = comp, \step|process_0~2\, step|process_0~2, base_circuit_extended, 1
instance = comp, \step|rdy_v8_s~0\, step|rdy_v8_s~0, base_circuit_extended, 1
instance = comp, \step|rdy_v8_s\, step|rdy_v8_s, base_circuit_extended, 1
instance = comp, \step|rdy_v2_s~0\, step|rdy_v2_s~0, base_circuit_extended, 1
instance = comp, \step|rdy_v2_s\, step|rdy_v2_s, base_circuit_extended, 1
instance = comp, \sys_speed[2]~input\, sys_speed[2]~input, base_circuit_extended, 1
instance = comp, \sys_speed[3]~input\, sys_speed[3]~input, base_circuit_extended, 1
instance = comp, \sys_speed[0]~input\, sys_speed[0]~input, base_circuit_extended, 1
instance = comp, \sys_speed[1]~input\, sys_speed[1]~input, base_circuit_extended, 1
instance = comp, \button|Mux0~0\, button|Mux0~0, base_circuit_extended, 1
instance = comp, \button|speed_sync_s~10\, button|speed_sync_s~10, base_circuit_extended, 1
instance = comp, \button|speed_sync_s.ONE_X\, button|speed_sync_s.ONE_X, base_circuit_extended, 1
instance = comp, \button|speed_sync_s~11\, button|speed_sync_s~11, base_circuit_extended, 1
instance = comp, \button|speed_sync_s.TWO_X\, button|speed_sync_s.TWO_X, base_circuit_extended, 1
instance = comp, \button|speed_sync_s~12\, button|speed_sync_s~12, base_circuit_extended, 1
instance = comp, \button|speed_sync_s.FOUR_X\, button|speed_sync_s.FOUR_X, base_circuit_extended, 1
instance = comp, \step|cnt_disc_rdy~0\, step|cnt_disc_rdy~0, base_circuit_extended, 1
instance = comp, \step|cnt_disc_rdy~1\, step|cnt_disc_rdy~1, base_circuit_extended, 1
instance = comp, \ref|Selector9~0\, ref|Selector9~0, base_circuit_extended, 1
instance = comp, \ref|stateD_reg.waitRdy0\, ref|stateD_reg.waitRdy0, base_circuit_extended, 1
instance = comp, \ref|Selector7~0\, ref|Selector7~0, base_circuit_extended, 1
instance = comp, \ref|stateD_reg.rdy0\, ref|stateD_reg.rdy0, base_circuit_extended, 1
instance = comp, \ref|stateD_next.rdy1~0\, ref|stateD_next.rdy1~0, base_circuit_extended, 1
instance = comp, \ref|stateD_reg.rdy1\, ref|stateD_reg.rdy1, base_circuit_extended, 1
instance = comp, \ref|Selector8~0\, ref|Selector8~0, base_circuit_extended, 1
instance = comp, \ref|stateD_reg.waitNClk\, ref|stateD_reg.waitNClk, base_circuit_extended, 1
instance = comp, \ref|tick_disc\, ref|tick_disc, base_circuit_extended, 1
instance = comp, \ref|Add2~5\, ref|Add2~5, base_circuit_extended, 1
instance = comp, \ref|Selector53~0\, ref|Selector53~0, base_circuit_extended, 1
instance = comp, \ref|mainCnt[0]\, ref|mainCnt[0], base_circuit_extended, 1
instance = comp, \ref|Add2~29\, ref|Add2~29, base_circuit_extended, 1
instance = comp, \ref|Selector52~0\, ref|Selector52~0, base_circuit_extended, 1
instance = comp, \ref|Selector52~1\, ref|Selector52~1, base_circuit_extended, 1
instance = comp, \ref|mainCnt[1]\, ref|mainCnt[1], base_circuit_extended, 1
instance = comp, \ref|Add2~25\, ref|Add2~25, base_circuit_extended, 1
instance = comp, \ref|Selector51~0\, ref|Selector51~0, base_circuit_extended, 1
instance = comp, \ref|mainCnt[2]~8\, ref|mainCnt[2]~8, base_circuit_extended, 1
instance = comp, \ref|mainCnt[2]\, ref|mainCnt[2], base_circuit_extended, 1
instance = comp, \ref|Add2~21\, ref|Add2~21, base_circuit_extended, 1
instance = comp, \ref|Selector50~0\, ref|Selector50~0, base_circuit_extended, 1
instance = comp, \ref|mainCnt[3]\, ref|mainCnt[3], base_circuit_extended, 1
instance = comp, \ref|Add2~17\, ref|Add2~17, base_circuit_extended, 1
instance = comp, \ref|Selector49~0\, ref|Selector49~0, base_circuit_extended, 1
instance = comp, \ref|mainCnt[4]~DUPLICATE\, ref|mainCnt[4]~DUPLICATE, base_circuit_extended, 1
instance = comp, \ref|Add2~13\, ref|Add2~13, base_circuit_extended, 1
instance = comp, \ref|Selector48~0\, ref|Selector48~0, base_circuit_extended, 1
instance = comp, \ref|Selector48~1\, ref|Selector48~1, base_circuit_extended, 1
instance = comp, \ref|mainCnt[5]\, ref|mainCnt[5], base_circuit_extended, 1
instance = comp, \ref|Add2~9\, ref|Add2~9, base_circuit_extended, 1
instance = comp, \ref|Selector47~0\, ref|Selector47~0, base_circuit_extended, 1
instance = comp, \ref|mainCnt[6]~4\, ref|mainCnt[6]~4, base_circuit_extended, 1
instance = comp, \ref|mainCnt[6]\, ref|mainCnt[6], base_circuit_extended, 1
instance = comp, \ref|Add2~53\, ref|Add2~53, base_circuit_extended, 1
instance = comp, \ref|Selector46~0\, ref|Selector46~0, base_circuit_extended, 1
instance = comp, \ref|mainCnt[7]~DUPLICATE\, ref|mainCnt[7]~DUPLICATE, base_circuit_extended, 1
instance = comp, \ref|Add2~49\, ref|Add2~49, base_circuit_extended, 1
instance = comp, \ref|Selector45~0\, ref|Selector45~0, base_circuit_extended, 1
instance = comp, \ref|mainCnt[8]~DUPLICATE\, ref|mainCnt[8]~DUPLICATE, base_circuit_extended, 1
instance = comp, \ref|Add2~45\, ref|Add2~45, base_circuit_extended, 1
instance = comp, \ref|mainCnt[31]\, ref|mainCnt[31], base_circuit_extended, 1
instance = comp, \ref|Selector44~0\, ref|Selector44~0, base_circuit_extended, 1
instance = comp, \ref|mainCnt[9]~DUPLICATE\, ref|mainCnt[9]~DUPLICATE, base_circuit_extended, 1
instance = comp, \ref|Add2~41\, ref|Add2~41, base_circuit_extended, 1
instance = comp, \ref|Selector43~0\, ref|Selector43~0, base_circuit_extended, 1
instance = comp, \ref|mainCnt[10]\, ref|mainCnt[10], base_circuit_extended, 1
instance = comp, \ref|Add2~37\, ref|Add2~37, base_circuit_extended, 1
instance = comp, \ref|Selector42~0\, ref|Selector42~0, base_circuit_extended, 1
instance = comp, \ref|mainCnt[11]\, ref|mainCnt[11], base_circuit_extended, 1
instance = comp, \ref|Add2~33\, ref|Add2~33, base_circuit_extended, 1
instance = comp, \ref|Selector41~0\, ref|Selector41~0, base_circuit_extended, 1
instance = comp, \ref|mainCnt[12]\, ref|mainCnt[12], base_circuit_extended, 1
instance = comp, \ref|mainCnt[7]\, ref|mainCnt[7], base_circuit_extended, 1
instance = comp, \ref|mainCnt[9]\, ref|mainCnt[9], base_circuit_extended, 1
instance = comp, \ref|mainCnt[8]\, ref|mainCnt[8], base_circuit_extended, 1
instance = comp, \ref|LessThan0~1\, ref|LessThan0~1, base_circuit_extended, 1
instance = comp, \ref|Add2~77\, ref|Add2~77, base_circuit_extended, 1
instance = comp, \ref|Selector40~0\, ref|Selector40~0, base_circuit_extended, 1
instance = comp, \ref|mainCnt[13]~DUPLICATE\, ref|mainCnt[13]~DUPLICATE, base_circuit_extended, 1
instance = comp, \ref|Add2~73\, ref|Add2~73, base_circuit_extended, 1
instance = comp, \ref|Selector39~0\, ref|Selector39~0, base_circuit_extended, 1
instance = comp, \ref|mainCnt[14]\, ref|mainCnt[14], base_circuit_extended, 1
instance = comp, \ref|Add2~69\, ref|Add2~69, base_circuit_extended, 1
instance = comp, \ref|Selector38~0\, ref|Selector38~0, base_circuit_extended, 1
instance = comp, \ref|mainCnt[15]\, ref|mainCnt[15], base_circuit_extended, 1
instance = comp, \ref|Add2~65\, ref|Add2~65, base_circuit_extended, 1
instance = comp, \ref|Selector37~0\, ref|Selector37~0, base_circuit_extended, 1
instance = comp, \ref|mainCnt[16]~DUPLICATE\, ref|mainCnt[16]~DUPLICATE, base_circuit_extended, 1
instance = comp, \ref|Add2~61\, ref|Add2~61, base_circuit_extended, 1
instance = comp, \ref|Selector36~0\, ref|Selector36~0, base_circuit_extended, 1
instance = comp, \ref|mainCnt[17]~DUPLICATE\, ref|mainCnt[17]~DUPLICATE, base_circuit_extended, 1
instance = comp, \ref|Add2~57\, ref|Add2~57, base_circuit_extended, 1
instance = comp, \ref|Selector35~0\, ref|Selector35~0, base_circuit_extended, 1
instance = comp, \ref|mainCnt[18]\, ref|mainCnt[18], base_circuit_extended, 1
instance = comp, \ref|mainCnt[17]\, ref|mainCnt[17], base_circuit_extended, 1
instance = comp, \ref|mainCnt[13]\, ref|mainCnt[13], base_circuit_extended, 1
instance = comp, \ref|mainCnt[16]\, ref|mainCnt[16], base_circuit_extended, 1
instance = comp, \ref|LessThan0~2\, ref|LessThan0~2, base_circuit_extended, 1
instance = comp, \ref|mainCnt[4]\, ref|mainCnt[4], base_circuit_extended, 1
instance = comp, \ref|LessThan0~0\, ref|LessThan0~0, base_circuit_extended, 1
instance = comp, \ref|Add2~125\, ref|Add2~125, base_circuit_extended, 1
instance = comp, \ref|Selector34~0\, ref|Selector34~0, base_circuit_extended, 1
instance = comp, \ref|mainCnt[19]\, ref|mainCnt[19], base_circuit_extended, 1
instance = comp, \ref|Add2~121\, ref|Add2~121, base_circuit_extended, 1
instance = comp, \ref|Selector33~0\, ref|Selector33~0, base_circuit_extended, 1
instance = comp, \ref|mainCnt[20]\, ref|mainCnt[20], base_circuit_extended, 1
instance = comp, \ref|Add2~117\, ref|Add2~117, base_circuit_extended, 1
instance = comp, \ref|Selector32~0\, ref|Selector32~0, base_circuit_extended, 1
instance = comp, \ref|mainCnt[21]\, ref|mainCnt[21], base_circuit_extended, 1
instance = comp, \ref|Add2~113\, ref|Add2~113, base_circuit_extended, 1
instance = comp, \ref|Selector31~0\, ref|Selector31~0, base_circuit_extended, 1
instance = comp, \ref|mainCnt[22]\, ref|mainCnt[22], base_circuit_extended, 1
instance = comp, \ref|Add2~109\, ref|Add2~109, base_circuit_extended, 1
instance = comp, \ref|Selector30~0\, ref|Selector30~0, base_circuit_extended, 1
instance = comp, \ref|mainCnt[23]\, ref|mainCnt[23], base_circuit_extended, 1
instance = comp, \ref|Add2~105\, ref|Add2~105, base_circuit_extended, 1
instance = comp, \ref|Selector29~0\, ref|Selector29~0, base_circuit_extended, 1
instance = comp, \ref|mainCnt[24]\, ref|mainCnt[24], base_circuit_extended, 1
instance = comp, \ref|Add2~101\, ref|Add2~101, base_circuit_extended, 1
instance = comp, \ref|Selector28~0\, ref|Selector28~0, base_circuit_extended, 1
instance = comp, \ref|mainCnt[25]\, ref|mainCnt[25], base_circuit_extended, 1
instance = comp, \ref|Add2~97\, ref|Add2~97, base_circuit_extended, 1
instance = comp, \ref|Selector27~0\, ref|Selector27~0, base_circuit_extended, 1
instance = comp, \ref|mainCnt[26]\, ref|mainCnt[26], base_circuit_extended, 1
instance = comp, \ref|Add2~93\, ref|Add2~93, base_circuit_extended, 1
instance = comp, \ref|Selector26~0\, ref|Selector26~0, base_circuit_extended, 1
instance = comp, \ref|mainCnt[27]\, ref|mainCnt[27], base_circuit_extended, 1
instance = comp, \ref|Add2~89\, ref|Add2~89, base_circuit_extended, 1
instance = comp, \ref|Selector25~0\, ref|Selector25~0, base_circuit_extended, 1
instance = comp, \ref|mainCnt[28]\, ref|mainCnt[28], base_circuit_extended, 1
instance = comp, \ref|Add2~85\, ref|Add2~85, base_circuit_extended, 1
instance = comp, \ref|Selector24~0\, ref|Selector24~0, base_circuit_extended, 1
instance = comp, \ref|mainCnt[29]\, ref|mainCnt[29], base_circuit_extended, 1
instance = comp, \ref|Add2~81\, ref|Add2~81, base_circuit_extended, 1
instance = comp, \ref|Selector23~0\, ref|Selector23~0, base_circuit_extended, 1
instance = comp, \ref|mainCnt[30]\, ref|mainCnt[30], base_circuit_extended, 1
instance = comp, \ref|LessThan0~3\, ref|LessThan0~3, base_circuit_extended, 1
instance = comp, \ref|LessThan0~4\, ref|LessThan0~4, base_circuit_extended, 1
instance = comp, \ref|LessThan0~5\, ref|LessThan0~5, base_circuit_extended, 1
instance = comp, \ref|state_next.checkTop~0\, ref|state_next.checkTop~0, base_circuit_extended, 1
instance = comp, \ref|state_reg.checkTop\, ref|state_reg.checkTop, base_circuit_extended, 1
instance = comp, \ref|state_next.detect1~0\, ref|state_next.detect1~0, base_circuit_extended, 1
instance = comp, \ref|state_reg.detect1\, ref|state_reg.detect1, base_circuit_extended, 1
instance = comp, \hold2|state_next~1\, hold2|state_next~1, base_circuit_extended, 1
instance = comp, \hold2|state_next~0\, hold2|state_next~0, base_circuit_extended, 1
instance = comp, \hold2|state_next\, hold2|state_next, base_circuit_extended, 1
instance = comp, \hold2|state_reg\, hold2|state_reg, base_circuit_extended, 1
instance = comp, \ref|Equal2~10\, ref|Equal2~10, base_circuit_extended, 1
instance = comp, \ref|Equal4~1\, ref|Equal4~1, base_circuit_extended, 1
instance = comp, \ref|Selector15~0\, ref|Selector15~0, base_circuit_extended, 1
instance = comp, \ref|state_reg.conflict1~0\, ref|state_reg.conflict1~0, base_circuit_extended, 1
instance = comp, \ref|state_reg.conflict1\, ref|state_reg.conflict1, base_circuit_extended, 1
instance = comp, \hold|state_next~0\, hold|state_next~0, base_circuit_extended, 1
instance = comp, \hold|state_next~1\, hold|state_next~1, base_circuit_extended, 1
instance = comp, \hold|state_next\, hold|state_next, base_circuit_extended, 1
instance = comp, \hold|state_reg\, hold|state_reg, base_circuit_extended, 1
instance = comp, \hold|holdedOut\, hold|holdedOut, base_circuit_extended, 1
instance = comp, \ref|Selector20~0\, ref|Selector20~0, base_circuit_extended, 1
instance = comp, \ref|state_reg.wait50l\, ref|state_reg.wait50l, base_circuit_extended, 1
instance = comp, \ref|Selector21~0\, ref|Selector21~0, base_circuit_extended, 1
instance = comp, \ref|state_reg.unm_go_guru\, ref|state_reg.unm_go_guru, base_circuit_extended, 1
instance = comp, \basis|control|guru|STATE~20\, basis|control|guru|STATE~20, base_circuit_extended, 1
instance = comp, \basis|control|guru|STATE.CHECK_LAST\, basis|control|guru|STATE.CHECK_LAST, base_circuit_extended, 1
instance = comp, \basis|control|guru|STATE~21\, basis|control|guru|STATE~21, base_circuit_extended, 1
instance = comp, \basis|control|guru|STATE.CHECK_SAME_ADDR\, basis|control|guru|STATE.CHECK_SAME_ADDR, base_circuit_extended, 1
instance = comp, \basis|control|guru|STATE~15\, basis|control|guru|STATE~15, base_circuit_extended, 1
instance = comp, \basis|control|guru|STATE.WRITE_DUO\, basis|control|guru|STATE.WRITE_DUO, base_circuit_extended, 1
instance = comp, \basis|control|guru|STATE~16\, basis|control|guru|STATE~16, base_circuit_extended, 1
instance = comp, \basis|control|guru|STATE.WRITE_GURU\, basis|control|guru|STATE.WRITE_GURU, base_circuit_extended, 1
instance = comp, \basis|control|guru|NEXT_STATE.CLEAR_PREV~0\, basis|control|guru|NEXT_STATE.CLEAR_PREV~0, base_circuit_extended, 1
instance = comp, \basis|control|guru|STATE.CLEAR_PREV~feeder\, basis|control|guru|STATE.CLEAR_PREV~feeder, base_circuit_extended, 1
instance = comp, \basis|control|guru|STATE.CLEAR_PREV\, basis|control|guru|STATE.CLEAR_PREV, base_circuit_extended, 1
instance = comp, \basis|data|rb|reg_INIT|q_s[3]~feeder\, basis|data|rb|reg_INIT|q_s[3]~feeder, base_circuit_extended, 1
instance = comp, \basis|data|rb|reg_INIT|q_s[3]\, basis|data|rb|reg_INIT|q_s[3], base_circuit_extended, 1
instance = comp, \basis|data|rb|rb_out[3]~5\, basis|data|rb|rb_out[3]~5, base_circuit_extended, 1
instance = comp, \basis|data|alu_1|add|adder_4|aux_and_3\, basis|data|alu_1|add|adder_4|aux_and_3, base_circuit_extended, 1
instance = comp, \basis|data|n_g|ng_2_RB[4]~1\, basis|data|n_g|ng_2_RB[4]~1, base_circuit_extended, 1
instance = comp, \basis|data|rb|reg_GURU|q_s[4]\, basis|data|rb|reg_GURU|q_s[4], base_circuit_extended, 1
instance = comp, \ref|Equal4~2\, ref|Equal4~2, base_circuit_extended, 1
instance = comp, \ref|state_next.conflict~0\, ref|state_next.conflict~0, base_circuit_extended, 1
instance = comp, \ref|state_reg.conflict\, ref|state_reg.conflict, base_circuit_extended, 1
instance = comp, \basis|control|main|Selector1~1\, basis|control|main|Selector1~1, base_circuit_extended, 1
instance = comp, \disc_2_base.end_of_disc~input\, disc_2_base.end_of_disc~input, base_circuit_extended, 1
instance = comp, \hold3|state_reg\, hold3|state_reg, base_circuit_extended, 1
instance = comp, \hold3|state_next~0\, hold3|state_next~0, base_circuit_extended, 1
instance = comp, \basis|control|main|STATE~11\, basis|control|main|STATE~11, base_circuit_extended, 1
instance = comp, \basis|control|main|STATE.HIT_POINT\, basis|control|main|STATE.HIT_POINT, base_circuit_extended, 1
instance = comp, \basis|control|main|Selector1~2\, basis|control|main|Selector1~2, base_circuit_extended, 1
instance = comp, \basis|control|cnt_prep|Add0~17\, basis|control|cnt_prep|Add0~17, base_circuit_extended, 1
instance = comp, \basis|control|cnt_prep|NEXT_STATE~0\, basis|control|cnt_prep|NEXT_STATE~0, base_circuit_extended, 1
instance = comp, \basis|control|cnt_prep|STATE\, basis|control|cnt_prep|STATE, base_circuit_extended, 1
instance = comp, \basis|control|cnt_prep|cnt_s[24]~0\, basis|control|cnt_prep|cnt_s[24]~0, base_circuit_extended, 1
instance = comp, \basis|control|cnt_prep|cnt_s[0]\, basis|control|cnt_prep|cnt_s[0], base_circuit_extended, 1
instance = comp, \basis|control|cnt_prep|Add0~117\, basis|control|cnt_prep|Add0~117, base_circuit_extended, 1
instance = comp, \basis|control|cnt_prep|cnt_s[1]\, basis|control|cnt_prep|cnt_s[1], base_circuit_extended, 1
instance = comp, \basis|control|cnt_prep|Add0~37\, basis|control|cnt_prep|Add0~37, base_circuit_extended, 1
instance = comp, \basis|control|cnt_prep|cnt_s[2]~DUPLICATE\, basis|control|cnt_prep|cnt_s[2]~DUPLICATE, base_circuit_extended, 1
instance = comp, \basis|control|cnt_prep|Add0~41\, basis|control|cnt_prep|Add0~41, base_circuit_extended, 1
instance = comp, \basis|control|cnt_prep|cnt_s[3]\, basis|control|cnt_prep|cnt_s[3], base_circuit_extended, 1
instance = comp, \basis|control|cnt_prep|Add0~45\, basis|control|cnt_prep|Add0~45, base_circuit_extended, 1
instance = comp, \basis|control|cnt_prep|cnt_s[4]\, basis|control|cnt_prep|cnt_s[4], base_circuit_extended, 1
instance = comp, \basis|control|cnt_prep|cnt_s[2]\, basis|control|cnt_prep|cnt_s[2], base_circuit_extended, 1
instance = comp, \basis|control|cnt_prep|Add0~49\, basis|control|cnt_prep|Add0~49, base_circuit_extended, 1
instance = comp, \basis|control|cnt_prep|cnt_s[5]~DUPLICATE\, basis|control|cnt_prep|cnt_s[5]~DUPLICATE, base_circuit_extended, 1
instance = comp, \basis|control|cnt_prep|Add0~53\, basis|control|cnt_prep|Add0~53, base_circuit_extended, 1
instance = comp, \basis|control|cnt_prep|cnt_s[6]\, basis|control|cnt_prep|cnt_s[6], base_circuit_extended, 1
instance = comp, \basis|control|cnt_prep|cnt_s[5]\, basis|control|cnt_prep|cnt_s[5], base_circuit_extended, 1
instance = comp, \basis|control|cnt_prep|Add0~9\, basis|control|cnt_prep|Add0~9, base_circuit_extended, 1
instance = comp, \basis|control|cnt_prep|cnt_s[7]\, basis|control|cnt_prep|cnt_s[7], base_circuit_extended, 1
instance = comp, \basis|control|cnt_prep|Add0~13\, basis|control|cnt_prep|Add0~13, base_circuit_extended, 1
instance = comp, \basis|control|cnt_prep|cnt_s[8]\, basis|control|cnt_prep|cnt_s[8], base_circuit_extended, 1
instance = comp, \basis|control|cnt_prep|Add0~21\, basis|control|cnt_prep|Add0~21, base_circuit_extended, 1
instance = comp, \basis|control|cnt_prep|cnt_s[9]~DUPLICATE\, basis|control|cnt_prep|cnt_s[9]~DUPLICATE, base_circuit_extended, 1
instance = comp, \basis|control|cnt_prep|Add0~25\, basis|control|cnt_prep|Add0~25, base_circuit_extended, 1
instance = comp, \basis|control|cnt_prep|cnt_s[10]\, basis|control|cnt_prep|cnt_s[10], base_circuit_extended, 1
instance = comp, \basis|control|cnt_prep|Add0~29\, basis|control|cnt_prep|Add0~29, base_circuit_extended, 1
instance = comp, \basis|control|cnt_prep|cnt_s[11]\, basis|control|cnt_prep|cnt_s[11], base_circuit_extended, 1
instance = comp, \basis|control|cnt_prep|Add0~1\, basis|control|cnt_prep|Add0~1, base_circuit_extended, 1
instance = comp, \basis|control|cnt_prep|cnt_s[12]\, basis|control|cnt_prep|cnt_s[12], base_circuit_extended, 1
instance = comp, \basis|control|cnt_prep|Add0~5\, basis|control|cnt_prep|Add0~5, base_circuit_extended, 1
instance = comp, \basis|control|cnt_prep|cnt_s[13]\, basis|control|cnt_prep|cnt_s[13], base_circuit_extended, 1
instance = comp, \basis|control|cnt_prep|Add0~77\, basis|control|cnt_prep|Add0~77, base_circuit_extended, 1
instance = comp, \basis|control|cnt_prep|cnt_s[14]\, basis|control|cnt_prep|cnt_s[14], base_circuit_extended, 1
instance = comp, \basis|control|cnt_prep|Add0~33\, basis|control|cnt_prep|Add0~33, base_circuit_extended, 1
instance = comp, \basis|control|cnt_prep|cnt_s[15]\, basis|control|cnt_prep|cnt_s[15], base_circuit_extended, 1
instance = comp, \basis|control|cnt_prep|Equal0~2\, basis|control|cnt_prep|Equal0~2, base_circuit_extended, 1
instance = comp, \basis|control|cnt_prep|cnt_s[17]~DUPLICATE\, basis|control|cnt_prep|cnt_s[17]~DUPLICATE, base_circuit_extended, 1
instance = comp, \basis|control|cnt_prep|Add0~85\, basis|control|cnt_prep|Add0~85, base_circuit_extended, 1
instance = comp, \basis|control|cnt_prep|cnt_s[16]\, basis|control|cnt_prep|cnt_s[16], base_circuit_extended, 1
instance = comp, \basis|control|cnt_prep|Add0~89\, basis|control|cnt_prep|Add0~89, base_circuit_extended, 1
instance = comp, \basis|control|cnt_prep|cnt_s[17]\, basis|control|cnt_prep|cnt_s[17], base_circuit_extended, 1
instance = comp, \basis|control|cnt_prep|Add0~93\, basis|control|cnt_prep|Add0~93, base_circuit_extended, 1
instance = comp, \basis|control|cnt_prep|cnt_s[18]\, basis|control|cnt_prep|cnt_s[18], base_circuit_extended, 1
instance = comp, \basis|control|cnt_prep|Add0~97\, basis|control|cnt_prep|Add0~97, base_circuit_extended, 1
instance = comp, \basis|control|cnt_prep|cnt_s[19]\, basis|control|cnt_prep|cnt_s[19], base_circuit_extended, 1
instance = comp, \basis|control|cnt_prep|Add0~101\, basis|control|cnt_prep|Add0~101, base_circuit_extended, 1
instance = comp, \basis|control|cnt_prep|cnt_s[20]\, basis|control|cnt_prep|cnt_s[20], base_circuit_extended, 1
instance = comp, \basis|control|cnt_prep|Add0~105\, basis|control|cnt_prep|Add0~105, base_circuit_extended, 1
instance = comp, \basis|control|cnt_prep|cnt_s[21]\, basis|control|cnt_prep|cnt_s[21], base_circuit_extended, 1
instance = comp, \basis|control|cnt_prep|Add0~109\, basis|control|cnt_prep|Add0~109, base_circuit_extended, 1
instance = comp, \basis|control|cnt_prep|cnt_s[22]\, basis|control|cnt_prep|cnt_s[22], base_circuit_extended, 1
instance = comp, \basis|control|cnt_prep|Add0~113\, basis|control|cnt_prep|Add0~113, base_circuit_extended, 1
instance = comp, \basis|control|cnt_prep|cnt_s[23]\, basis|control|cnt_prep|cnt_s[23], base_circuit_extended, 1
instance = comp, \basis|control|cnt_prep|Add0~81\, basis|control|cnt_prep|Add0~81, base_circuit_extended, 1
instance = comp, \basis|control|cnt_prep|cnt_s[24]\, basis|control|cnt_prep|cnt_s[24], base_circuit_extended, 1
instance = comp, \basis|control|cnt_prep|Equal0~4\, basis|control|cnt_prep|Equal0~4, base_circuit_extended, 1
instance = comp, \basis|control|cnt_prep|Equal0~0\, basis|control|cnt_prep|Equal0~0, base_circuit_extended, 1
instance = comp, \basis|control|cnt_prep|cnt_s[9]\, basis|control|cnt_prep|cnt_s[9], base_circuit_extended, 1
instance = comp, \basis|control|cnt_prep|Equal0~1\, basis|control|cnt_prep|Equal0~1, base_circuit_extended, 1
instance = comp, \basis|control|cnt_prep|Add0~121\, basis|control|cnt_prep|Add0~121, base_circuit_extended, 1
instance = comp, \basis|control|cnt_prep|cnt_s[25]\, basis|control|cnt_prep|cnt_s[25], base_circuit_extended, 1
instance = comp, \basis|control|cnt_prep|Add0~125\, basis|control|cnt_prep|Add0~125, base_circuit_extended, 1
instance = comp, \basis|control|cnt_prep|cnt_s[26]\, basis|control|cnt_prep|cnt_s[26], base_circuit_extended, 1
instance = comp, \basis|control|cnt_prep|Equal0~5\, basis|control|cnt_prep|Equal0~5, base_circuit_extended, 1
instance = comp, \basis|control|cnt_prep|Add0~57\, basis|control|cnt_prep|Add0~57, base_circuit_extended, 1
instance = comp, \basis|control|cnt_prep|cnt_s[27]\, basis|control|cnt_prep|cnt_s[27], base_circuit_extended, 1
instance = comp, \basis|control|cnt_prep|Add0~61\, basis|control|cnt_prep|Add0~61, base_circuit_extended, 1
instance = comp, \basis|control|cnt_prep|cnt_s[28]\, basis|control|cnt_prep|cnt_s[28], base_circuit_extended, 1
instance = comp, \basis|control|cnt_prep|Add0~65\, basis|control|cnt_prep|Add0~65, base_circuit_extended, 1
instance = comp, \basis|control|cnt_prep|cnt_s[29]~DUPLICATE\, basis|control|cnt_prep|cnt_s[29]~DUPLICATE, base_circuit_extended, 1
instance = comp, \basis|control|cnt_prep|Add0~69\, basis|control|cnt_prep|Add0~69, base_circuit_extended, 1
instance = comp, \basis|control|cnt_prep|cnt_s[30]\, basis|control|cnt_prep|cnt_s[30], base_circuit_extended, 1
instance = comp, \basis|control|cnt_prep|Add0~73\, basis|control|cnt_prep|Add0~73, base_circuit_extended, 1
instance = comp, \basis|control|cnt_prep|cnt_s[31]\, basis|control|cnt_prep|cnt_s[31], base_circuit_extended, 1
instance = comp, \basis|control|cnt_prep|cnt_s[29]\, basis|control|cnt_prep|cnt_s[29], base_circuit_extended, 1
instance = comp, \basis|control|cnt_prep|Equal0~3\, basis|control|cnt_prep|Equal0~3, base_circuit_extended, 1
instance = comp, \basis|control|cnt_prep|Equal0~6\, basis|control|cnt_prep|Equal0~6, base_circuit_extended, 1
instance = comp, \basis|control|main|Selector1~0\, basis|control|main|Selector1~0, base_circuit_extended, 1
instance = comp, \basis|control|main|Selector1~3\, basis|control|main|Selector1~3, base_circuit_extended, 1
instance = comp, \basis|control|main|STATE.CNT_PREPARE\, basis|control|main|STATE.CNT_PREPARE, base_circuit_extended, 1
instance = comp, \basis|control|main|STATE~8\, basis|control|main|STATE~8, base_circuit_extended, 1
instance = comp, \basis|control|main|STATE.STEP_ACTIVATION\, basis|control|main|STATE.STEP_ACTIVATION, base_circuit_extended, 1
instance = comp, \basis|control|guru|STATE~17\, basis|control|guru|STATE~17, base_circuit_extended, 1
instance = comp, \basis|control|guru|STATE.START_WALKING\, basis|control|guru|STATE.START_WALKING, base_circuit_extended, 1
instance = comp, \basis|control|guru|STATE~18\, basis|control|guru|STATE~18, base_circuit_extended, 1
instance = comp, \basis|control|guru|STATE.RAND\, basis|control|guru|STATE.RAND, base_circuit_extended, 1
instance = comp, \basis|control|guru|STATE~14\, basis|control|guru|STATE~14, base_circuit_extended, 1
instance = comp, \basis|control|guru|STATE.WRITE_RAND\, basis|control|guru|STATE.WRITE_RAND, base_circuit_extended, 1
instance = comp, \basis|control|guru|Selector1~0\, basis|control|guru|Selector1~0, base_circuit_extended, 1
instance = comp, \basis|control|guru|STATE.WAIT_COUNT_GURU\, basis|control|guru|STATE.WAIT_COUNT_GURU, base_circuit_extended, 1
instance = comp, \basis|control|guru|STATE~19\, basis|control|guru|STATE~19, base_circuit_extended, 1
instance = comp, \basis|control|guru|STATE.INCR\, basis|control|guru|STATE.INCR, base_circuit_extended, 1
instance = comp, \basis|data|rb|reg_GURU|q_s[6]~0\, basis|data|rb|reg_GURU|q_s[6]~0, base_circuit_extended, 1
instance = comp, \basis|data|rb|reg_PRE_GURU|q_s[6]\, basis|data|rb|reg_PRE_GURU|q_s[6], base_circuit_extended, 1
instance = comp, \basis|data|rb|reg_INIT|q_s[6]\, basis|data|rb|reg_INIT|q_s[6], base_circuit_extended, 1
instance = comp, \basis|data|rb|rb_out[6]~8\, basis|data|rb|rb_out[6]~8, base_circuit_extended, 1
instance = comp, \basis|data|n_g|ng_2_RB[6]~8\, basis|data|n_g|ng_2_RB[6]~8, base_circuit_extended, 1
instance = comp, \basis|data|rb|reg_GURU|q_s[6]\, basis|data|rb|reg_GURU|q_s[6], base_circuit_extended, 1
instance = comp, \ref|Equal4~0\, ref|Equal4~0, base_circuit_extended, 1
instance = comp, \ref|Equal4~3\, ref|Equal4~3, base_circuit_extended, 1
instance = comp, \ref|Selector16~0\, ref|Selector16~0, base_circuit_extended, 1
instance = comp, \ref|state_reg.wait50b\, ref|state_reg.wait50b, base_circuit_extended, 1
instance = comp, \ref|Selector17~0\, ref|Selector17~0, base_circuit_extended, 1
instance = comp, \ref|Selector17~1\, ref|Selector17~1, base_circuit_extended, 1
instance = comp, \ref|state_reg.unm_go_discB\, ref|state_reg.unm_go_discB, base_circuit_extended, 1
instance = comp, \ref|state_reg.unm_go_guru~DUPLICATE\, ref|state_reg.unm_go_guru~DUPLICATE, base_circuit_extended, 1
instance = comp, \ref|Selector13~0\, ref|Selector13~0, base_circuit_extended, 1
instance = comp, \ref|state_reg.idle\, ref|state_reg.idle, base_circuit_extended, 1
instance = comp, \ref|Selector19~0\, ref|Selector19~0, base_circuit_extended, 1
instance = comp, \ref|Selector19~1\, ref|Selector19~1, base_circuit_extended, 1
instance = comp, \ref|state_reg.wait55\, ref|state_reg.wait55, base_circuit_extended, 1
instance = comp, \ref|mainCnt[5]~0\, ref|mainCnt[5]~0, base_circuit_extended, 1
instance = comp, \ref|Selector22~0\, ref|Selector22~0, base_circuit_extended, 1
instance = comp, \ref|Add2~1\, ref|Add2~1, base_circuit_extended, 1
instance = comp, \ref|Selector22~1\, ref|Selector22~1, base_circuit_extended, 1
instance = comp, \ref|mainCnt[31]~DUPLICATE\, ref|mainCnt[31]~DUPLICATE, base_circuit_extended, 1
instance = comp, \ref|Selector14~0\, ref|Selector14~0, base_circuit_extended, 1
instance = comp, \ref|state_reg.wait50\, ref|state_reg.wait50, base_circuit_extended, 1
instance = comp, \ref|state_next.checkMiddle~0\, ref|state_next.checkMiddle~0, base_circuit_extended, 1
instance = comp, \ref|state_reg.checkMiddle\, ref|state_reg.checkMiddle, base_circuit_extended, 1
instance = comp, \ref|state_next.go_guru_state~0\, ref|state_next.go_guru_state~0, base_circuit_extended, 1
instance = comp, \ref|state_reg.go_guru_state\, ref|state_reg.go_guru_state, base_circuit_extended, 1
instance = comp, \ref|go_guru\, ref|go_guru, base_circuit_extended, 1
instance = comp, \basis|control|guru|STATE~13\, basis|control|guru|STATE~13, base_circuit_extended, 1
instance = comp, \basis|control|guru|STATE.LAST\, basis|control|guru|STATE.LAST, base_circuit_extended, 1
instance = comp, \basis|control|main|Selector0~0\, basis|control|main|Selector0~0, base_circuit_extended, 1
instance = comp, \basis|control|cnt_strat|Add0~105\, basis|control|cnt_strat|Add0~105, base_circuit_extended, 1
instance = comp, \basis|control|main|Selector2~0\, basis|control|main|Selector2~0, base_circuit_extended, 1
instance = comp, \basis|control|main|STATE.CNT_START\, basis|control|main|STATE.CNT_START, base_circuit_extended, 1
instance = comp, \basis|control|cnt_strat|NEXT_STATE~0\, basis|control|cnt_strat|NEXT_STATE~0, base_circuit_extended, 1
instance = comp, \basis|control|cnt_strat|STATE\, basis|control|cnt_strat|STATE, base_circuit_extended, 1
instance = comp, \basis|control|cnt_strat|cnt_s[14]~0\, basis|control|cnt_strat|cnt_s[14]~0, base_circuit_extended, 1
instance = comp, \basis|control|cnt_strat|cnt_s[0]~DUPLICATE\, basis|control|cnt_strat|cnt_s[0]~DUPLICATE, base_circuit_extended, 1
instance = comp, \basis|control|cnt_strat|Add0~109\, basis|control|cnt_strat|Add0~109, base_circuit_extended, 1
instance = comp, \basis|control|cnt_strat|cnt_s[1]\, basis|control|cnt_strat|cnt_s[1], base_circuit_extended, 1
instance = comp, \basis|control|cnt_strat|Add0~113\, basis|control|cnt_strat|Add0~113, base_circuit_extended, 1
instance = comp, \basis|control|cnt_strat|cnt_s[2]\, basis|control|cnt_strat|cnt_s[2], base_circuit_extended, 1
instance = comp, \basis|control|cnt_strat|Add0~117\, basis|control|cnt_strat|Add0~117, base_circuit_extended, 1
instance = comp, \basis|control|cnt_strat|cnt_s[3]~DUPLICATE\, basis|control|cnt_strat|cnt_s[3]~DUPLICATE, base_circuit_extended, 1
instance = comp, \basis|control|cnt_strat|Add0~65\, basis|control|cnt_strat|Add0~65, base_circuit_extended, 1
instance = comp, \basis|control|cnt_strat|cnt_s[4]\, basis|control|cnt_strat|cnt_s[4], base_circuit_extended, 1
instance = comp, \basis|control|cnt_strat|Add0~121\, basis|control|cnt_strat|Add0~121, base_circuit_extended, 1
instance = comp, \basis|control|cnt_strat|cnt_s[5]~DUPLICATE\, basis|control|cnt_strat|cnt_s[5]~DUPLICATE, base_circuit_extended, 1
instance = comp, \basis|control|cnt_strat|Add0~125\, basis|control|cnt_strat|Add0~125, base_circuit_extended, 1
instance = comp, \basis|control|cnt_strat|cnt_s[6]~DUPLICATE\, basis|control|cnt_strat|cnt_s[6]~DUPLICATE, base_circuit_extended, 1
instance = comp, \basis|control|cnt_strat|Add0~57\, basis|control|cnt_strat|Add0~57, base_circuit_extended, 1
instance = comp, \basis|control|cnt_strat|cnt_s[7]~DUPLICATE\, basis|control|cnt_strat|cnt_s[7]~DUPLICATE, base_circuit_extended, 1
instance = comp, \basis|control|cnt_strat|Add0~61\, basis|control|cnt_strat|Add0~61, base_circuit_extended, 1
instance = comp, \basis|control|cnt_strat|cnt_s[8]\, basis|control|cnt_strat|cnt_s[8], base_circuit_extended, 1
instance = comp, \basis|control|cnt_strat|Add0~101\, basis|control|cnt_strat|Add0~101, base_circuit_extended, 1
instance = comp, \basis|control|cnt_strat|cnt_s[9]~DUPLICATE\, basis|control|cnt_strat|cnt_s[9]~DUPLICATE, base_circuit_extended, 1
instance = comp, \basis|control|cnt_strat|Add0~97\, basis|control|cnt_strat|Add0~97, base_circuit_extended, 1
instance = comp, \basis|control|cnt_strat|cnt_s[10]\, basis|control|cnt_strat|cnt_s[10], base_circuit_extended, 1
instance = comp, \basis|control|cnt_strat|Add0~93\, basis|control|cnt_strat|Add0~93, base_circuit_extended, 1
instance = comp, \basis|control|cnt_strat|cnt_s[11]~DUPLICATE\, basis|control|cnt_strat|cnt_s[11]~DUPLICATE, base_circuit_extended, 1
instance = comp, \basis|control|cnt_strat|Add0~89\, basis|control|cnt_strat|Add0~89, base_circuit_extended, 1
instance = comp, \basis|control|cnt_strat|cnt_s[12]~DUPLICATE\, basis|control|cnt_strat|cnt_s[12]~DUPLICATE, base_circuit_extended, 1
instance = comp, \basis|control|cnt_strat|Add0~85\, basis|control|cnt_strat|Add0~85, base_circuit_extended, 1
instance = comp, \basis|control|cnt_strat|cnt_s[13]~DUPLICATE\, basis|control|cnt_strat|cnt_s[13]~DUPLICATE, base_circuit_extended, 1
instance = comp, \basis|control|cnt_strat|Add0~81\, basis|control|cnt_strat|Add0~81, base_circuit_extended, 1
instance = comp, \basis|control|cnt_strat|cnt_s[14]\, basis|control|cnt_strat|cnt_s[14], base_circuit_extended, 1
instance = comp, \basis|control|cnt_strat|Add0~53\, basis|control|cnt_strat|Add0~53, base_circuit_extended, 1
instance = comp, \basis|control|cnt_strat|cnt_s[15]\, basis|control|cnt_strat|cnt_s[15], base_circuit_extended, 1
instance = comp, \basis|control|cnt_strat|Add0~69\, basis|control|cnt_strat|Add0~69, base_circuit_extended, 1
instance = comp, \basis|control|cnt_strat|cnt_s[16]\, basis|control|cnt_strat|cnt_s[16], base_circuit_extended, 1
instance = comp, \basis|control|cnt_strat|Add0~21\, basis|control|cnt_strat|Add0~21, base_circuit_extended, 1
instance = comp, \basis|control|cnt_strat|cnt_s[17]\, basis|control|cnt_strat|cnt_s[17], base_circuit_extended, 1
instance = comp, \basis|control|cnt_strat|Add0~25\, basis|control|cnt_strat|Add0~25, base_circuit_extended, 1
instance = comp, \basis|control|cnt_strat|cnt_s[18]\, basis|control|cnt_strat|cnt_s[18], base_circuit_extended, 1
instance = comp, \basis|control|cnt_strat|Add0~29\, basis|control|cnt_strat|Add0~29, base_circuit_extended, 1
instance = comp, \basis|control|cnt_strat|cnt_s[19]\, basis|control|cnt_strat|cnt_s[19], base_circuit_extended, 1
instance = comp, \basis|control|cnt_strat|Add0~1\, basis|control|cnt_strat|Add0~1, base_circuit_extended, 1
instance = comp, \basis|control|cnt_strat|cnt_s[20]\, basis|control|cnt_strat|cnt_s[20], base_circuit_extended, 1
instance = comp, \basis|control|cnt_strat|Add0~17\, basis|control|cnt_strat|Add0~17, base_circuit_extended, 1
instance = comp, \basis|control|cnt_strat|cnt_s[21]~DUPLICATE\, basis|control|cnt_strat|cnt_s[21]~DUPLICATE, base_circuit_extended, 1
instance = comp, \basis|control|cnt_strat|Add0~5\, basis|control|cnt_strat|Add0~5, base_circuit_extended, 1
instance = comp, \basis|control|cnt_strat|cnt_s[22]\, basis|control|cnt_strat|cnt_s[22], base_circuit_extended, 1
instance = comp, \basis|control|cnt_strat|Add0~13\, basis|control|cnt_strat|Add0~13, base_circuit_extended, 1
instance = comp, \basis|control|cnt_strat|cnt_s[23]\, basis|control|cnt_strat|cnt_s[23], base_circuit_extended, 1
instance = comp, \basis|control|cnt_strat|Add0~9\, basis|control|cnt_strat|Add0~9, base_circuit_extended, 1
instance = comp, \basis|control|cnt_strat|cnt_s[24]\, basis|control|cnt_strat|cnt_s[24], base_circuit_extended, 1
instance = comp, \basis|control|cnt_strat|Add0~49\, basis|control|cnt_strat|Add0~49, base_circuit_extended, 1
instance = comp, \basis|control|cnt_strat|cnt_s[25]\, basis|control|cnt_strat|cnt_s[25], base_circuit_extended, 1
instance = comp, \basis|control|cnt_strat|Add0~45\, basis|control|cnt_strat|Add0~45, base_circuit_extended, 1
instance = comp, \basis|control|cnt_strat|cnt_s[26]~DUPLICATE\, basis|control|cnt_strat|cnt_s[26]~DUPLICATE, base_circuit_extended, 1
instance = comp, \basis|control|cnt_strat|Add0~41\, basis|control|cnt_strat|Add0~41, base_circuit_extended, 1
instance = comp, \basis|control|cnt_strat|cnt_s[27]\, basis|control|cnt_strat|cnt_s[27], base_circuit_extended, 1
instance = comp, \basis|control|cnt_strat|Add0~37\, basis|control|cnt_strat|Add0~37, base_circuit_extended, 1
instance = comp, \basis|control|cnt_strat|cnt_s[28]\, basis|control|cnt_strat|cnt_s[28], base_circuit_extended, 1
instance = comp, \basis|control|cnt_strat|Add0~33\, basis|control|cnt_strat|Add0~33, base_circuit_extended, 1
instance = comp, \basis|control|cnt_strat|cnt_s[29]\, basis|control|cnt_strat|cnt_s[29], base_circuit_extended, 1
instance = comp, \basis|control|cnt_strat|Add0~77\, basis|control|cnt_strat|Add0~77, base_circuit_extended, 1
instance = comp, \basis|control|cnt_strat|cnt_s[30]\, basis|control|cnt_strat|cnt_s[30], base_circuit_extended, 1
instance = comp, \basis|control|cnt_strat|cnt_s[31]~DUPLICATE\, basis|control|cnt_strat|cnt_s[31]~DUPLICATE, base_circuit_extended, 1
instance = comp, \basis|control|cnt_strat|Add0~73\, basis|control|cnt_strat|Add0~73, base_circuit_extended, 1
instance = comp, \basis|control|cnt_strat|cnt_s[31]\, basis|control|cnt_strat|cnt_s[31], base_circuit_extended, 1
instance = comp, \basis|control|cnt_strat|cnt_s[7]\, basis|control|cnt_strat|cnt_s[7], base_circuit_extended, 1
instance = comp, \basis|control|cnt_strat|Equal0~3\, basis|control|cnt_strat|Equal0~3, base_circuit_extended, 1
instance = comp, \basis|control|cnt_strat|cnt_s[26]\, basis|control|cnt_strat|cnt_s[26], base_circuit_extended, 1
instance = comp, \basis|control|cnt_strat|cnt_s[15]~DUPLICATE\, basis|control|cnt_strat|cnt_s[15]~DUPLICATE, base_circuit_extended, 1
instance = comp, \basis|control|cnt_strat|Equal0~2\, basis|control|cnt_strat|Equal0~2, base_circuit_extended, 1
instance = comp, \basis|control|cnt_strat|cnt_s[13]\, basis|control|cnt_strat|cnt_s[13], base_circuit_extended, 1
instance = comp, \basis|control|cnt_strat|cnt_s[12]\, basis|control|cnt_strat|cnt_s[12], base_circuit_extended, 1
instance = comp, \basis|control|cnt_strat|cnt_s[11]\, basis|control|cnt_strat|cnt_s[11], base_circuit_extended, 1
instance = comp, \basis|control|cnt_strat|cnt_s[9]\, basis|control|cnt_strat|cnt_s[9], base_circuit_extended, 1
instance = comp, \basis|control|cnt_strat|Equal0~4\, basis|control|cnt_strat|Equal0~4, base_circuit_extended, 1
instance = comp, \basis|control|cnt_strat|Equal0~0\, basis|control|cnt_strat|Equal0~0, base_circuit_extended, 1
instance = comp, \basis|control|cnt_strat|cnt_s[0]\, basis|control|cnt_strat|cnt_s[0], base_circuit_extended, 1
instance = comp, \basis|control|cnt_strat|cnt_s[3]\, basis|control|cnt_strat|cnt_s[3], base_circuit_extended, 1
instance = comp, \basis|control|cnt_strat|cnt_s[5]\, basis|control|cnt_strat|cnt_s[5], base_circuit_extended, 1
instance = comp, \basis|control|cnt_strat|cnt_s[6]\, basis|control|cnt_strat|cnt_s[6], base_circuit_extended, 1
instance = comp, \basis|control|cnt_strat|Equal0~5\, basis|control|cnt_strat|Equal0~5, base_circuit_extended, 1
instance = comp, \basis|control|cnt_strat|cnt_s[21]\, basis|control|cnt_strat|cnt_s[21], base_circuit_extended, 1
instance = comp, \basis|control|cnt_strat|cnt_s[19]~DUPLICATE\, basis|control|cnt_strat|cnt_s[19]~DUPLICATE, base_circuit_extended, 1
instance = comp, \basis|control|cnt_strat|Equal0~1\, basis|control|cnt_strat|Equal0~1, base_circuit_extended, 1
instance = comp, \basis|control|cnt_strat|Equal0~6\, basis|control|cnt_strat|Equal0~6, base_circuit_extended, 1
instance = comp, \basis|control|main|Selector0~1\, basis|control|main|Selector0~1, base_circuit_extended, 1
instance = comp, \basis|control|main|Selector0~2\, basis|control|main|Selector0~2, base_circuit_extended, 1
instance = comp, \basis|control|main|STATE.CHECK_END\, basis|control|main|STATE.CHECK_END, base_circuit_extended, 1
instance = comp, \print_rdy~0\, print_rdy~0, base_circuit_extended, 1
instance = comp, \step|cnt_disc_rdy~2\, step|cnt_disc_rdy~2, base_circuit_extended, 1
instance = comp, \ref|go_disc\, ref|go_disc, base_circuit_extended, 1
instance = comp, \basis|control|ctrl_2_dp.rb_INIT_en~0\, basis|control|ctrl_2_dp.rb_INIT_en~0, base_circuit_extended, 1
instance = comp, \basis|control|ctrl_2_mem.mem_wr_en~0\, basis|control|ctrl_2_mem.mem_wr_en~0, base_circuit_extended, 1
instance = comp, \disc_2_mem.mem_wr_en~input\, disc_2_mem.mem_wr_en~input, base_circuit_extended, 1
instance = comp, \basis|control|ctrl_2_dp.cg_sel.GURU~0\, basis|control|ctrl_2_dp.cg_sel.GURU~0, base_circuit_extended, 1
instance = comp, \mem_a_addr[0]~input\, mem_a_addr[0]~input, base_circuit_extended, 1
instance = comp, \basis|control|ctrl_2_mem.mem_wr_en~1\, basis|control|ctrl_2_mem.mem_wr_en~1, base_circuit_extended, 1
instance = comp, \a_addr_s[0]~0\, a_addr_s[0]~0, base_circuit_extended, 1
instance = comp, \mem_a_addr[1]~input\, mem_a_addr[1]~input, base_circuit_extended, 1
instance = comp, \a_addr_s[1]~1\, a_addr_s[1]~1, base_circuit_extended, 1
instance = comp, \mem_a_addr[2]~input\, mem_a_addr[2]~input, base_circuit_extended, 1
instance = comp, \a_addr_s[2]~2\, a_addr_s[2]~2, base_circuit_extended, 1
instance = comp, \mem_a_addr[3]~input\, mem_a_addr[3]~input, base_circuit_extended, 1
instance = comp, \a_addr_s[3]~3\, a_addr_s[3]~3, base_circuit_extended, 1
instance = comp, \mem_a_addr[4]~input\, mem_a_addr[4]~input, base_circuit_extended, 1
instance = comp, \a_addr_s[4]~4\, a_addr_s[4]~4, base_circuit_extended, 1
instance = comp, \mem_a_addr[5]~input\, mem_a_addr[5]~input, base_circuit_extended, 1
instance = comp, \a_addr_s[5]~5\, a_addr_s[5]~5, base_circuit_extended, 1
instance = comp, \disc_2_mem.data_b[0]~input\, disc_2_mem.data_b[0]~input, base_circuit_extended, 1
instance = comp, \disc_2_mem.mem_b_addr[0]~input\, disc_2_mem.mem_b_addr[0]~input, base_circuit_extended, 1
instance = comp, \disc_2_mem.mem_b_addr[1]~input\, disc_2_mem.mem_b_addr[1]~input, base_circuit_extended, 1
instance = comp, \disc_2_mem.mem_b_addr[2]~input\, disc_2_mem.mem_b_addr[2]~input, base_circuit_extended, 1
instance = comp, \disc_2_mem.mem_b_addr[3]~input\, disc_2_mem.mem_b_addr[3]~input, base_circuit_extended, 1
instance = comp, \disc_2_mem.mem_b_addr[4]~input\, disc_2_mem.mem_b_addr[4]~input, base_circuit_extended, 1
instance = comp, \disc_2_mem.mem_b_addr[5]~input\, disc_2_mem.mem_b_addr[5]~input, base_circuit_extended, 1
instance = comp, \basis|control|ctrl_2_dp.cg_sel.GURU~1\, basis|control|ctrl_2_dp.cg_sel.GURU~1, base_circuit_extended, 1
instance = comp, \~GND\, ~GND, base_circuit_extended, 1
instance = comp, \basis|control|ctrl_2_dp.cg_sel.DUO~0\, basis|control|ctrl_2_dp.cg_sel.DUO~0, base_circuit_extended, 1
instance = comp, \disc_2_mem.data_b[1]~input\, disc_2_mem.data_b[1]~input, base_circuit_extended, 1
instance = comp, \disc_2_mem.data_b[2]~input\, disc_2_mem.data_b[2]~input, base_circuit_extended, 1
instance = comp, \disc_2_mem.data_b[3]~input\, disc_2_mem.data_b[3]~input, base_circuit_extended, 1
instance = comp, \disc_2_mem.data_b[4]~input\, disc_2_mem.data_b[4]~input, base_circuit_extended, 1
instance = comp, \disc_2_mem.data_b[5]~input\, disc_2_mem.data_b[5]~input, base_circuit_extended, 1
instance = comp, \disc_2_mem.data_b[6]~input\, disc_2_mem.data_b[6]~input, base_circuit_extended, 1
instance = comp, \disc_2_mem.data_b[7]~input\, disc_2_mem.data_b[7]~input, base_circuit_extended, 1
instance = comp, \mem|altsyncram_component|auto_generated|ram_block1a0\, mem|altsyncram_component|auto_generated|ram_block1a0, base_circuit_extended, 1
instance = comp, \disc_2_mem.cg_sel.DUO~input\, disc_2_mem.cg_sel.DUO~input, base_circuit_extended, 1
instance = comp, \disc_2_mem.cg_sel.DISC~input\, disc_2_mem.cg_sel.DISC~input, base_circuit_extended, 1
instance = comp, \disc_2_mem.cg_sel.GURU~input\, disc_2_mem.cg_sel.GURU~input, base_circuit_extended, 1
instance = comp, \disc_2_mem.cg_sel.BLANK~input\, disc_2_mem.cg_sel.BLANK~input, base_circuit_extended, 1
instance = comp, \disc_2_ref.end_of_disc~input\, disc_2_ref.end_of_disc~input, base_circuit_extended, 1
