{:input (genetic.crossover/dumb-crossover 1981854689 (genetic.mutation/change-constant-value 81537226 (genetic.representation/genetic-representation "examples/58018.25F9EDF0.blif")) (genetic.mutation/change-constant-value 1366718134 (genetic.mutation/change-names-remove-clause 380262913 (genetic.mutation/change-constant-value 1400037141 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(wire0_2, \\wire:missing_edge , wire5_25, wire6_24);\n  wire \\:missing_edge ;\n  input wire0_2;\n  wire wire0_2;\n  wire wire10_14;\n  wire wire10_27;\n  wire wire11_14_30;\n  wire wire11_19;\n  wire wire13_14;\n  wire wire20;\n  wire wire25_27;\n  wire wire26;\n  wire wire29;\n  wire wire29_16;\n  wire wire29_17;\n  wire wire29_23;\n  wire wire29_24;\n  wire \\wire29_:missing_12 ;\n  wire \\wire2_:missing ;\n  output wire5_25;\n  wire wire5_25;\n  output wire6_24;\n  wire wire6_24;\n  wire \\wire7_20_:missing_27 ;\n  wire \\wire8_21_26_28_:missing ;\n  wire wire9_13;\n  wire wire9_27;\n  wire \\wire:missing_15 ;\n  wire \\wire:missing_15_17 ;\n  wire \\wire:missing_16 ;\n  wire \\wire:missing_16_22 ;\n  wire \\wire:missing_23 ;\n  wire \\wire:missing_27 ;\n  input \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\wire2_:missing  = 2'h1 >> wire0_2;\n  assign \\wire:missing_16  = 4'h8 >> { \\wire:missing_16_22 , wire29_16 };\n  assign wire20 = 2'hx >> \\wire7_20_:missing_27 ;\n  assign wire9_13 = 2'h1 >> wire9_27;\n  assign wire10_14 = 2'h1 >> wire10_27;\n  assign wire11_19 = 2'h1 >> wire11_14_30;\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire29_:missing_12 , \\wire29_:missing_12  };\n  assign wire13_14 = 4'h8 >> { wire9_13, \\wire:missing_edge  };\n  assign wire11_14_30 = 4'h8 >> { wire10_14, wire13_14 };\n  assign \\wire:missing_15  = 4'h8 >> { \\wire:missing_edge , \\wire:missing_15_17  };\n  assign \\wire:missing_edge  = 1'h1;\n  assign \\wire7_20_:missing_27  = 1'h1;\n  assign \\wire8_21_26_28_:missing  = 1'h1;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire:missing_edge  = wire11_14_30;\n  assign wire29 = wire29;\n  assign \\wire:missing_edge  = \\wire8_21_26_28_:missing ;\n  assign \\wire:missing_27  = \\wire7_20_:missing_27 ;\n  assign wire26 = \\wire8_21_26_28_:missing ;\n  assign wire5_25 = wire25_27;\n  assign wire6_24 = wire29_24;\n  assign \\wire:missing_23  = wire29_23;\n  assign \\wire:missing_16_22  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire8_21_26_28_:missing ;\n  assign \\wire:missing_edge  = wire11_19;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire:missing_15_17  = wire29_17;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount6020635C/822C076F.v:3.1-66.10\" *)\nmodule postsynth(wire0_2, \\wire:missing_edge , wire5_25, wire6_24);\n  (* src = \"/tmp/fuzzmount6020635C/822C076F.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount6020635C/822C076F.v:5.9-5.16\" *)\n  input wire0_2;\n  wire wire0_2;\n  (* src = \"/tmp/fuzzmount6020635C/822C076F.v:9.8-9.20\" *)\n  wire wire11_14_30;\n  (* src = \"/tmp/fuzzmount6020635C/822C076F.v:10.8-10.17\" *)\n  wire wire11_19;\n  (* src = \"/tmp/fuzzmount6020635C/822C076F.v:12.8-12.14\" *)\n  wire wire20;\n  (* src = \"/tmp/fuzzmount6020635C/822C076F.v:13.8-13.17\" *)\n  wire wire25_27;\n  (* src = \"/tmp/fuzzmount6020635C/822C076F.v:14.8-14.14\" *)\n  wire wire26;\n  (* src = \"/tmp/fuzzmount6020635C/822C076F.v:19.8-19.17\" *)\n  wire wire29_24;\n  (* src = \"/tmp/fuzzmount6020635C/822C076F.v:22.10-22.18\" *)\n  output wire5_25;\n  wire wire5_25;\n  (* src = \"/tmp/fuzzmount6020635C/822C076F.v:24.10-24.18\" *)\n  output wire6_24;\n  wire wire6_24;\n  (* src = \"/tmp/fuzzmount6020635C/822C076F.v:26.8-26.29\" *)\n  wire \\wire7_20_:missing_27 ;\n  (* src = \"/tmp/fuzzmount6020635C/822C076F.v:27.8-27.32\" *)\n  wire \\wire8_21_26_28_:missing ;\n  (* src = \"/tmp/fuzzmount6020635C/822C076F.v:33.8-33.27\" *)\n  wire \\wire:missing_16_22 ;\n  (* src = \"/tmp/fuzzmount6020635C/822C076F.v:35.8-35.24\" *)\n  wire \\wire:missing_27 ;\n  (* src = \"/tmp/fuzzmount6020635C/822C076F.v:36.9-36.27\" *)\n  input \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire11_14_30 = 1'h1;\n  assign wire11_19 = 1'h1;\n  assign wire20 = 1'hx;\n  assign wire25_27 = 1'hx;\n  assign wire26 = 1'h1;\n  assign wire29_24 = 1'hx;\n  assign wire5_25 = 1'hx;\n  assign wire6_24 = 1'hx;\n  assign \\wire7_20_:missing_27  = 1'h1;\n  assign \\wire8_21_26_28_:missing  = 1'h1;\n  assign \\wire:missing_16_22  = 1'h1;\n  assign \\wire:missing_27  = 1'h1;\n  assign \\wire:missing_edge  = 1'h1;\nendmodule\n", :proof {:exit 2, :out "SBY 12:56:06 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw5vgxltz] Copy '/tmp/fuzzmount6020635C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw5vgxltz/src/top.v'.\nSBY 12:56:06 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw5vgxltz] Copy '/tmp/fuzzmount6020635C/822C076F.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw5vgxltz/src/822C076F.v'.\nSBY 12:56:06 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw5vgxltz] Copy '/tmp/fuzzmount6020635C/822C076F.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw5vgxltz/src/822C076F.post.v'.\nSBY 12:56:06 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw5vgxltz] engine_0: abc pdr\nSBY 12:56:06 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw5vgxltz] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw5vgxltz/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY 12:56:06 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw5vgxltz] base: /tmp/fuzzmount6020635C/top.v:10: Warning: Identifier `\\clk' is implicitly declared.\nSBY 12:56:06 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw5vgxltz] base: Warning: Wire presynth.\\wire6_24 is used but has no driver.\nSBY 12:56:06 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw5vgxltz] base: Warning: Wire presynth.\\wire5_25 is used but has no driver.\nSBY 12:56:06 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw5vgxltz] base: Warning: Wire top.\\clk is used but has no driver.\nSBY 12:56:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw5vgxltz] base: finished (returncode=0)\nSBY 12:56:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw5vgxltz] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw5vgxltz/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY 12:56:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw5vgxltz] aig: Warning: Wire presynth.\\wire6_24 is used but has no driver.\nSBY 12:56:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw5vgxltz] aig: Warning: Wire presynth.\\wire5_25 is used but has no driver.\nSBY 12:56:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw5vgxltz] aig: Warning: Wire top.\\clk is used but has no driver.\nSBY 12:56:08 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw5vgxltz] aig: finished (returncode=0)\nSBY 12:56:08 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw5vgxltz] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw5vgxltz; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY 12:56:09 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw5vgxltz] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY 12:56:09 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw5vgxltz] engine_0: Warning: The network has no constraints.\nSBY 12:56:09 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw5vgxltz] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY 12:56:09 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw5vgxltz] engine_0: finished (returncode=0)\nSBY 12:56:09 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw5vgxltz] engine_0: Status returned by engine: FAIL\nSBY 12:56:09 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw5vgxltz] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY 12:56:09 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw5vgxltz] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:01 (1)\nSBY 12:56:09 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw5vgxltz] summary: engine_0 (abc pdr) returned FAIL\nSBY 12:56:09 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw5vgxltz] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw5vgxltz'.\nSBY 12:56:09 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw5vgxltz] DONE (FAIL, rc=2)\n", :err ""}}}