# Verilog Testbenches 
basic test benches in verilog 

# OR
<img src="https://raw.githubusercontent.com/8G6/test_bench/main/or/or.png">

# AND
<img src="https://raw.githubusercontent.com/8G6/test_bench/main/and/wave.png">

# XOR
<img src="https://raw.githubusercontent.com/8G6/test_bench/main/xor/xor.png">
