// Seed: 3308056565
`define pp_7 0
`timescale 1ps / 1 ps
module module_0 (
    input id_0,
    input logic id_1,
    input id_2,
    input id_3,
    input id_4,
    input logic id_5,
    input logic id_6
);
  assign id_7 = 0 | 1;
  type_11(
      1, 1
  );
endmodule
