v1
GXB_MERGING,Calibration block,-1,PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|cal_blk0,PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component|cal_blk1,
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qot1:auto_generated|ram_block1a0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][0],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qot1:auto_generated|ram_block1a6,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][15],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qot1:auto_generated|ram_block1a5,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][14],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qot1:auto_generated|ram_block1a4,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][13],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qot1:auto_generated|ram_block1a3,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][12],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qot1:auto_generated|ram_block1a2,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][11],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qot1:auto_generated|ram_block1a9,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][18],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qot1:auto_generated|ram_block1a8,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][17],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qot1:auto_generated|ram_block1a7,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][16],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qot1:auto_generated|ram_block1a12,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][21],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qot1:auto_generated|ram_block1a11,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][20],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qot1:auto_generated|ram_block1a10,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][19],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qot1:auto_generated|ram_block1a17,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][30],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qot1:auto_generated|ram_block1a58,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][94],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qot1:auto_generated|ram_block1a14,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][27],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qot1:auto_generated|ram_block1a15,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][28],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qot1:auto_generated|ram_block1a13,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][26],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qot1:auto_generated|ram_block1a18,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][31],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qot1:auto_generated|ram_block1a59,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][95],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qot1:auto_generated|ram_block1a19,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][32],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qot1:auto_generated|ram_block1a60,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][96],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qot1:auto_generated|ram_block1a20,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][33],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qot1:auto_generated|ram_block1a61,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][97],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qot1:auto_generated|ram_block1a21,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][34],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qot1:auto_generated|ram_block1a62,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][98],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qot1:auto_generated|ram_block1a22,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][35],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qot1:auto_generated|ram_block1a63,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][99],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qot1:auto_generated|ram_block1a23,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][36],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qot1:auto_generated|ram_block1a64,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][100],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qot1:auto_generated|ram_block1a24,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][37],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qot1:auto_generated|ram_block1a65,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][101],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qot1:auto_generated|ram_block1a25,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][38],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qot1:auto_generated|ram_block1a66,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][102],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qot1:auto_generated|ram_block1a26,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][39],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qot1:auto_generated|ram_block1a67,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][103],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qot1:auto_generated|ram_block1a68,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][104],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qot1:auto_generated|ram_block1a69,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][105],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qot1:auto_generated|ram_block1a70,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][106],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qot1:auto_generated|ram_block1a27,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][43],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qot1:auto_generated|ram_block1a71,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][107],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qot1:auto_generated|ram_block1a72,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][108],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qot1:auto_generated|ram_block1a73,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][109],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qot1:auto_generated|ram_block1a74,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][110],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qot1:auto_generated|ram_block1a75,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][111],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qot1:auto_generated|ram_block1a28,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][48],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qot1:auto_generated|ram_block1a76,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][112],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qot1:auto_generated|ram_block1a77,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][113],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qot1:auto_generated|ram_block1a78,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][114],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qot1:auto_generated|ram_block1a79,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][115],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qot1:auto_generated|ram_block1a80,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][116],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qot1:auto_generated|ram_block1a81,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][117],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qot1:auto_generated|ram_block1a82,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][118],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qot1:auto_generated|ram_block1a83,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][119],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qot1:auto_generated|ram_block1a84,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][120],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qot1:auto_generated|ram_block1a85,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][121],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qot1:auto_generated|ram_block1a86,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][122],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qot1:auto_generated|ram_block1a29,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][59],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qot1:auto_generated|ram_block1a87,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][123],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qot1:auto_generated|ram_block1a30,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][60],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qot1:auto_generated|ram_block1a88,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][124],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qot1:auto_generated|ram_block1a31,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][61],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qot1:auto_generated|ram_block1a89,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][125],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qot1:auto_generated|ram_block1a32,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][62],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qot1:auto_generated|ram_block1a90,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][126],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qot1:auto_generated|ram_block1a33,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][63],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qot1:auto_generated|ram_block1a91,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][127],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qot1:auto_generated|ram_block1a34,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][64],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qot1:auto_generated|ram_block1a92,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][128],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qot1:auto_generated|ram_block1a35,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][65],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qot1:auto_generated|ram_block1a93,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][129],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qot1:auto_generated|ram_block1a36,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][66],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qot1:auto_generated|ram_block1a94,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][130],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qot1:auto_generated|ram_block1a37,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][67],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qot1:auto_generated|ram_block1a95,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][131],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qot1:auto_generated|ram_block1a38,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][68],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qot1:auto_generated|ram_block1a96,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][132],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qot1:auto_generated|ram_block1a39,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][69],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qot1:auto_generated|ram_block1a97,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][133],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qot1:auto_generated|ram_block1a40,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][70],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qot1:auto_generated|ram_block1a98,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][134],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qot1:auto_generated|ram_block1a41,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][71],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qot1:auto_generated|ram_block1a99,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][135],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qot1:auto_generated|ram_block1a42,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][72],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qot1:auto_generated|ram_block1a100,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][136],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qot1:auto_generated|ram_block1a43,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][73],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qot1:auto_generated|ram_block1a101,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][137],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qot1:auto_generated|ram_block1a44,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][74],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qot1:auto_generated|ram_block1a102,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][138],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qot1:auto_generated|ram_block1a103,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][139],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qot1:auto_generated|ram_block1a104,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][140],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qot1:auto_generated|ram_block1a105,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][141],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qot1:auto_generated|ram_block1a106,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][142],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qot1:auto_generated|ram_block1a107,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][143],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qot1:auto_generated|ram_block1a108,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][144],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qot1:auto_generated|ram_block1a45,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][81],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qot1:auto_generated|ram_block1a109,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][145],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qot1:auto_generated|ram_block1a46,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][82],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qot1:auto_generated|ram_block1a110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][146],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qot1:auto_generated|ram_block1a47,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][83],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qot1:auto_generated|ram_block1a111,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][147],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qot1:auto_generated|ram_block1a48,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][84],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qot1:auto_generated|ram_block1a112,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][148],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qot1:auto_generated|ram_block1a49,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][85],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qot1:auto_generated|ram_block1a113,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][149],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qot1:auto_generated|ram_block1a50,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][86],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qot1:auto_generated|ram_block1a114,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][150],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qot1:auto_generated|ram_block1a51,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][87],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qot1:auto_generated|ram_block1a115,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][151],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qot1:auto_generated|ram_block1a52,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][88],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qot1:auto_generated|ram_block1a116,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][152],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qot1:auto_generated|ram_block1a53,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][89],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qot1:auto_generated|ram_block1a117,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][153],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qot1:auto_generated|ram_block1a54,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][90],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qot1:auto_generated|ram_block1a118,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][154],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qot1:auto_generated|ram_block1a55,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][91],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qot1:auto_generated|ram_block1a119,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][155],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qot1:auto_generated|ram_block1a56,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][92],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qot1:auto_generated|ram_block1a120,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][156],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qot1:auto_generated|ram_block1a57,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][93],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qot1:auto_generated|ram_block1a121,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][157],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qot1:auto_generated|ram_block1a16,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][29],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qot1:auto_generated|ram_block1a1,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][1],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_0mt1:auto_generated|ram_block1a2,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][13],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_0mt1:auto_generated|ram_block1a1,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][11],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_0mt1:auto_generated|ram_block1a3,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][26],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_0mt1:auto_generated|ram_block1a4,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][27],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_0mt1:auto_generated|ram_block1a5,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][28],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_0mt1:auto_generated|ram_block1a31,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][94],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_0mt1:auto_generated|ram_block1a6,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][30],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_0mt1:auto_generated|ram_block1a32,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][95],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_0mt1:auto_generated|ram_block1a33,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][96],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_0mt1:auto_generated|ram_block1a34,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][97],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_0mt1:auto_generated|ram_block1a35,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][98],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_0mt1:auto_generated|ram_block1a36,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][99],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_0mt1:auto_generated|ram_block1a37,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][100],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_0mt1:auto_generated|ram_block1a38,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][102],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_0mt1:auto_generated|ram_block1a39,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][103],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_0mt1:auto_generated|ram_block1a40,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][104],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_0mt1:auto_generated|ram_block1a41,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][105],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_0mt1:auto_generated|ram_block1a42,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][106],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_0mt1:auto_generated|ram_block1a7,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][42],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_0mt1:auto_generated|ram_block1a43,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][107],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_0mt1:auto_generated|ram_block1a8,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][43],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_0mt1:auto_generated|ram_block1a44,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][108],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_0mt1:auto_generated|ram_block1a45,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][109],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_0mt1:auto_generated|ram_block1a46,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][110],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_0mt1:auto_generated|ram_block1a47,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][111],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_0mt1:auto_generated|ram_block1a48,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][112],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_0mt1:auto_generated|ram_block1a9,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][48],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_0mt1:auto_generated|ram_block1a49,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][113],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_0mt1:auto_generated|ram_block1a50,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][114],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_0mt1:auto_generated|ram_block1a10,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][50],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_0mt1:auto_generated|ram_block1a51,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][115],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_0mt1:auto_generated|ram_block1a11,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][51],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_0mt1:auto_generated|ram_block1a52,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][116],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_0mt1:auto_generated|ram_block1a12,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][52],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_0mt1:auto_generated|ram_block1a53,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][117],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_0mt1:auto_generated|ram_block1a54,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][118],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_0mt1:auto_generated|ram_block1a55,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][119],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_0mt1:auto_generated|ram_block1a13,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][55],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_0mt1:auto_generated|ram_block1a56,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][120],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_0mt1:auto_generated|ram_block1a57,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][121],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_0mt1:auto_generated|ram_block1a14,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][57],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_0mt1:auto_generated|ram_block1a58,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][122],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_0mt1:auto_generated|ram_block1a59,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][123],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_0mt1:auto_generated|ram_block1a60,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][124],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_0mt1:auto_generated|ram_block1a15,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][60],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_0mt1:auto_generated|ram_block1a61,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][125],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_0mt1:auto_generated|ram_block1a16,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][61],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_0mt1:auto_generated|ram_block1a17,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][64],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_0mt1:auto_generated|ram_block1a18,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][81],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_0mt1:auto_generated|ram_block1a19,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][82],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_0mt1:auto_generated|ram_block1a20,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][83],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_0mt1:auto_generated|ram_block1a21,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][84],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_0mt1:auto_generated|ram_block1a22,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][85],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_0mt1:auto_generated|ram_block1a23,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][86],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_0mt1:auto_generated|ram_block1a24,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][87],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_0mt1:auto_generated|ram_block1a25,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][88],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_0mt1:auto_generated|ram_block1a26,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][89],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_0mt1:auto_generated|ram_block1a27,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][90],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_0mt1:auto_generated|ram_block1a28,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][91],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_0mt1:auto_generated|ram_block1a29,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][92],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_0mt1:auto_generated|ram_block1a30,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][93],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_0mt1:auto_generated|ram_block1a0,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][1],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a7,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[7],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a6,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[6],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a5,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[5],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a4,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[4],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a3,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[3],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a2,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[2],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a1,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[1],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[0],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a11,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[11],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a10,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[10],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a9,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[9],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a8,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[8],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a12,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[12],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a13,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[13],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a14,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[14],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a15,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[15],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a21,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[21],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a20,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[20],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a19,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[19],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a18,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[18],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a17,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[17],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a16,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[16],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a27,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[27],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a26,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[26],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a25,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[25],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a24,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[24],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a23,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[23],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a22,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[22],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a28,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[28],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a29,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[29],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a30,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[30],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a31,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[31],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a62,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[62],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a63,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[63],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a56,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[56],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a57,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[57],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a58,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[58],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a59,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[59],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a60,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[60],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a61,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[61],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a50,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[50],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a51,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[51],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a52,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[52],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a53,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[53],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a54,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[54],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a55,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[55],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a44,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[44],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a45,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[45],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a46,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[46],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a47,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[47],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a48,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[48],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a49,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[49],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a32,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[32],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a33,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[33],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a34,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[34],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a35,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[35],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a36,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[36],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a37,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[37],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a38,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[38],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a39,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[39],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a40,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[40],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a41,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[41],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a42,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[42],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a43,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[43],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a7,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[7],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a6,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[6],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a5,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[5],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a4,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[4],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a3,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[3],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a2,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[2],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a1,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[1],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[0],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a16,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[16],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a15,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[15],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a14,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[14],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a13,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[13],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a12,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[12],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a11,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[11],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a10,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[10],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a9,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[9],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a8,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[8],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a22,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[22],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a21,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[21],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a20,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[20],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a19,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[19],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a18,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[18],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a17,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[17],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a23,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[23],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a24,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[24],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a25,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[25],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a26,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[26],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a27,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[27],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a28,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[28],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a29,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[29],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a30,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[30],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a31,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[31],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a62,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[62],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a63,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[63],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a56,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[56],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a57,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[57],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a58,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[58],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a59,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[59],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a60,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[60],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a61,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[61],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a50,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[50],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a51,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[51],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a52,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[52],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a53,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[53],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a54,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[54],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a55,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[55],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a44,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[44],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a45,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[45],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a46,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[46],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a47,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[47],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a48,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[48],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a49,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[49],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a32,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[32],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a33,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[33],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a34,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[34],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a35,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[35],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a36,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[36],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a37,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[37],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a38,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[38],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a39,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[39],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a40,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[40],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a41,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[41],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a42,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[42],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a43,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[43],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a7,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[7],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a6,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[6],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a5,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[5],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a4,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[4],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a3,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[3],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a2,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[2],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a1,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[1],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[0],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a16,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[16],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a15,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[15],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a14,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[14],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a13,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[13],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a12,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[12],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a11,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[11],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a10,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[10],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a9,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[9],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a8,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[8],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a22,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[22],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a21,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[21],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a20,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[20],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a19,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[19],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a18,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[18],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a17,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[17],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a23,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[23],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a24,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[24],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a25,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[25],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a26,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[26],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a27,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[27],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a28,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[28],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a29,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[29],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a30,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[30],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a31,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[31],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a62,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[62],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a63,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[63],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a56,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[56],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a57,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[57],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a58,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[58],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a59,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[59],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a60,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[60],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a61,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[61],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a50,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[50],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a51,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[51],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a52,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[52],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a53,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[53],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a54,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[54],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a55,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[55],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a44,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[44],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a45,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[45],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a46,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[46],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a47,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[47],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a48,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[48],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a49,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[49],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a32,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[32],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a33,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[33],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a34,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[34],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a35,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[35],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a36,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[36],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a37,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[37],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a38,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[38],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a39,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[39],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a40,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[40],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a41,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[41],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a42,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[42],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a43,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[43],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_uvq1:auto_generated|ram_block1a0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[0],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_uvq1:auto_generated|ram_block1a32,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[32],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_uvq1:auto_generated|ram_block1a1,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[1],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_uvq1:auto_generated|ram_block1a33,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[33],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_uvq1:auto_generated|ram_block1a2,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[2],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_uvq1:auto_generated|ram_block1a34,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[34],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_uvq1:auto_generated|ram_block1a3,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[3],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_uvq1:auto_generated|ram_block1a35,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[35],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_uvq1:auto_generated|ram_block1a4,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[4],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_uvq1:auto_generated|ram_block1a36,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[36],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_uvq1:auto_generated|ram_block1a5,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[5],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_uvq1:auto_generated|ram_block1a37,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[37],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_uvq1:auto_generated|ram_block1a6,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[6],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_uvq1:auto_generated|ram_block1a38,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[38],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_uvq1:auto_generated|ram_block1a7,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[7],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_uvq1:auto_generated|ram_block1a39,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[39],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_uvq1:auto_generated|ram_block1a8,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[8],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_uvq1:auto_generated|ram_block1a40,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[40],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_uvq1:auto_generated|ram_block1a9,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[9],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_uvq1:auto_generated|ram_block1a41,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[41],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_uvq1:auto_generated|ram_block1a10,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[10],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_uvq1:auto_generated|ram_block1a42,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[42],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_uvq1:auto_generated|ram_block1a11,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[11],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_uvq1:auto_generated|ram_block1a43,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[43],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_uvq1:auto_generated|ram_block1a12,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[12],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_uvq1:auto_generated|ram_block1a44,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[44],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_uvq1:auto_generated|ram_block1a13,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[13],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_uvq1:auto_generated|ram_block1a45,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[45],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_uvq1:auto_generated|ram_block1a14,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[14],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_uvq1:auto_generated|ram_block1a46,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[46],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_uvq1:auto_generated|ram_block1a15,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[15],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_uvq1:auto_generated|ram_block1a47,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[47],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_uvq1:auto_generated|ram_block1a16,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[16],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_uvq1:auto_generated|ram_block1a48,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[48],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_uvq1:auto_generated|ram_block1a17,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[17],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_uvq1:auto_generated|ram_block1a49,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[49],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_uvq1:auto_generated|ram_block1a18,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[18],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_uvq1:auto_generated|ram_block1a50,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[50],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_uvq1:auto_generated|ram_block1a19,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[19],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_uvq1:auto_generated|ram_block1a51,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[51],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_uvq1:auto_generated|ram_block1a20,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[20],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_uvq1:auto_generated|ram_block1a52,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[52],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_uvq1:auto_generated|ram_block1a21,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[21],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_uvq1:auto_generated|ram_block1a53,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[53],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_uvq1:auto_generated|ram_block1a22,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[22],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_uvq1:auto_generated|ram_block1a54,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[54],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_uvq1:auto_generated|ram_block1a23,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[23],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_uvq1:auto_generated|ram_block1a55,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[55],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_uvq1:auto_generated|ram_block1a24,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[24],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_uvq1:auto_generated|ram_block1a56,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[56],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_uvq1:auto_generated|ram_block1a25,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[25],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_uvq1:auto_generated|ram_block1a57,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[57],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_uvq1:auto_generated|ram_block1a26,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[26],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_uvq1:auto_generated|ram_block1a58,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[58],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_uvq1:auto_generated|ram_block1a27,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[27],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_uvq1:auto_generated|ram_block1a59,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[59],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_uvq1:auto_generated|ram_block1a28,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[28],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_uvq1:auto_generated|ram_block1a60,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[60],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_uvq1:auto_generated|ram_block1a29,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[29],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_uvq1:auto_generated|ram_block1a61,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[61],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_uvq1:auto_generated|ram_block1a30,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[30],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_uvq1:auto_generated|ram_block1a62,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[62],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_uvq1:auto_generated|ram_block1a31,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[31],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_uvq1:auto_generated|ram_block1a63,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[63],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_uvq1:auto_generated|ram_block1a0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[0],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_uvq1:auto_generated|ram_block1a32,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[32],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_uvq1:auto_generated|ram_block1a1,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[1],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_uvq1:auto_generated|ram_block1a33,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[33],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_uvq1:auto_generated|ram_block1a2,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[2],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_uvq1:auto_generated|ram_block1a34,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[34],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_uvq1:auto_generated|ram_block1a3,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[3],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_uvq1:auto_generated|ram_block1a35,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[35],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_uvq1:auto_generated|ram_block1a4,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[4],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_uvq1:auto_generated|ram_block1a36,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[36],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_uvq1:auto_generated|ram_block1a5,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[5],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_uvq1:auto_generated|ram_block1a37,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[37],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_uvq1:auto_generated|ram_block1a6,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[6],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_uvq1:auto_generated|ram_block1a38,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[38],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_uvq1:auto_generated|ram_block1a7,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[7],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_uvq1:auto_generated|ram_block1a39,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[39],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_uvq1:auto_generated|ram_block1a8,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[8],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_uvq1:auto_generated|ram_block1a40,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[40],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_uvq1:auto_generated|ram_block1a9,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[9],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_uvq1:auto_generated|ram_block1a41,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[41],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_uvq1:auto_generated|ram_block1a10,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[10],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_uvq1:auto_generated|ram_block1a42,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[42],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_uvq1:auto_generated|ram_block1a11,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[11],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_uvq1:auto_generated|ram_block1a43,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[43],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_uvq1:auto_generated|ram_block1a12,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[12],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_uvq1:auto_generated|ram_block1a44,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[44],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_uvq1:auto_generated|ram_block1a13,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[13],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_uvq1:auto_generated|ram_block1a45,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[45],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_uvq1:auto_generated|ram_block1a14,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[14],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_uvq1:auto_generated|ram_block1a46,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[46],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_uvq1:auto_generated|ram_block1a15,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[15],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_uvq1:auto_generated|ram_block1a47,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[47],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_uvq1:auto_generated|ram_block1a16,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[16],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_uvq1:auto_generated|ram_block1a48,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[48],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_uvq1:auto_generated|ram_block1a17,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[17],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_uvq1:auto_generated|ram_block1a49,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[49],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_uvq1:auto_generated|ram_block1a18,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[18],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_uvq1:auto_generated|ram_block1a50,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[50],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_uvq1:auto_generated|ram_block1a19,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[19],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_uvq1:auto_generated|ram_block1a51,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[51],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_uvq1:auto_generated|ram_block1a20,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[20],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_uvq1:auto_generated|ram_block1a52,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[52],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_uvq1:auto_generated|ram_block1a21,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[21],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_uvq1:auto_generated|ram_block1a53,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[53],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_uvq1:auto_generated|ram_block1a22,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[22],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_uvq1:auto_generated|ram_block1a54,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[54],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_uvq1:auto_generated|ram_block1a23,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[23],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_uvq1:auto_generated|ram_block1a55,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[55],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_uvq1:auto_generated|ram_block1a24,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[24],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_uvq1:auto_generated|ram_block1a56,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[56],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_uvq1:auto_generated|ram_block1a25,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[25],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_uvq1:auto_generated|ram_block1a57,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[57],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_uvq1:auto_generated|ram_block1a26,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[26],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_uvq1:auto_generated|ram_block1a58,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[58],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_uvq1:auto_generated|ram_block1a27,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[27],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_uvq1:auto_generated|ram_block1a59,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[59],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_uvq1:auto_generated|ram_block1a28,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[28],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_uvq1:auto_generated|ram_block1a60,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[60],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_uvq1:auto_generated|ram_block1a29,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[29],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_uvq1:auto_generated|ram_block1a61,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[61],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_uvq1:auto_generated|ram_block1a30,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[30],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_uvq1:auto_generated|ram_block1a62,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[62],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_uvq1:auto_generated|ram_block1a31,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[31],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_uvq1:auto_generated|ram_block1a63,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[63],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a7,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[7],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a6,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[6],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a5,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[5],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a4,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[4],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a3,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[3],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a2,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[2],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a1,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[1],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[0],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a11,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[11],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a10,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[10],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a9,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[9],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a8,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[8],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a12,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[12],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a13,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[13],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a14,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[14],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a15,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[15],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a21,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[21],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a20,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[20],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a19,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[19],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a18,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[18],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a17,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[17],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a16,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[16],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a27,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[27],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a26,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[26],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a25,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[25],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a24,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[24],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a23,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[23],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a22,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[22],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a28,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[28],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a29,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[29],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a30,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[30],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a31,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[31],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a62,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[62],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a63,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[63],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a56,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[56],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a57,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[57],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a58,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[58],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a59,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[59],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a60,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[60],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a61,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[61],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a50,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[50],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a51,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[51],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a52,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[52],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a53,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[53],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a54,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[54],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a55,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[55],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a44,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[44],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a45,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[45],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a46,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[46],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a47,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[47],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a48,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[48],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a49,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[49],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a32,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[32],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a33,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[33],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a34,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[34],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a35,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[35],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a36,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[36],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a37,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[37],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a38,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[38],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a39,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[39],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a40,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[40],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a41,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[41],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a42,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[42],
REGISTER_PACKING,REG_PACK_TYPE_RAM,DATAIN,0,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a43,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[43],
RAM_PACKING,0,MLAB,1,1,SimpleDual,0,-1,000000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|altshift_taps:rValsProp_rtl_0|shift_taps_73v:auto_generated|altsyncram_sv91:altsyncram4|ram_block5a0,
RAM_PACKING,0,MLAB,1,1,SimpleDual,0,-1,000000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|altshift_taps:rValsProp_rtl_0|shift_taps_73v:auto_generated|altsyncram_sv91:altsyncram4|ram_block5a1,
RAM_PACKING,0,MLAB,1,1,SimpleDual,0,-1,000000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|altshift_taps:rValsProp_rtl_0|shift_taps_73v:auto_generated|altsyncram_sv91:altsyncram4|ram_block5a2,
RAM_PACKING,0,MLAB,1,1,SimpleDual,0,-1,000000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|altshift_taps:rValsProp_rtl_0|shift_taps_73v:auto_generated|altsyncram_sv91:altsyncram4|ram_block5a3,
RAM_PACKING,0,MLAB,1,1,SimpleDual,0,-1,000000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|altshift_taps:rValsProp_rtl_0|shift_taps_73v:auto_generated|altsyncram_sv91:altsyncram4|ram_block5a4,
RAM_PACKING,0,MLAB,1,1,SimpleDual,0,-1,000000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|altshift_taps:rValsProp_rtl_0|shift_taps_73v:auto_generated|altsyncram_sv91:altsyncram4|ram_block5a5,
RAM_PACKING,0,MLAB,1,1,SimpleDual,0,-1,000000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|altshift_taps:rValsProp_rtl_0|shift_taps_73v:auto_generated|altsyncram_sv91:altsyncram4|ram_block5a6,
RAM_PACKING,0,MLAB,1,1,SimpleDual,0,-1,000000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|altshift_taps:rValsProp_rtl_0|shift_taps_73v:auto_generated|altsyncram_sv91:altsyncram4|ram_block5a13,
RAM_PACKING,0,MLAB,1,1,SimpleDual,0,-1,000000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|altshift_taps:rValsProp_rtl_0|shift_taps_73v:auto_generated|altsyncram_sv91:altsyncram4|ram_block5a14,
RAM_PACKING,0,MLAB,1,1,SimpleDual,0,-1,000000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|altshift_taps:rValsProp_rtl_0|shift_taps_73v:auto_generated|altsyncram_sv91:altsyncram4|ram_block5a12,
RAM_PACKING,0,MLAB,1,1,SimpleDual,0,-1,000000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|altshift_taps:rValsProp_rtl_0|shift_taps_73v:auto_generated|altsyncram_sv91:altsyncram4|ram_block5a10,
RAM_PACKING,0,MLAB,1,1,SimpleDual,0,-1,000000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|altshift_taps:rValsProp_rtl_0|shift_taps_73v:auto_generated|altsyncram_sv91:altsyncram4|ram_block5a11,
RAM_PACKING,0,MLAB,1,1,SimpleDual,0,-1,000000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|altshift_taps:rValsProp_rtl_0|shift_taps_73v:auto_generated|altsyncram_sv91:altsyncram4|ram_block5a9,
RAM_PACKING,0,MLAB,1,1,SimpleDual,0,-1,000000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|altshift_taps:rValsProp_rtl_0|shift_taps_73v:auto_generated|altsyncram_sv91:altsyncram4|ram_block5a7,
RAM_PACKING,0,MLAB,1,1,SimpleDual,0,-1,000000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|altshift_taps:rValsProp_rtl_0|shift_taps_73v:auto_generated|altsyncram_sv91:altsyncram4|ram_block5a8,
RAM_PACKING,1,MLAB,1,1,SimpleDual,0,-1,000000000000,PCIeGen1x8If64:pcie_inst|altpcie_rs_serdes:rs_serdes|altshift_taps:rx_signaldetect_r_rtl_0|shift_taps_sfv:auto_generated|altsyncram_0hc1:altsyncram4|ram_block7a0,
RAM_PACKING,1,MLAB,1,1,SimpleDual,0,-1,000000000000,PCIeGen1x8If64:pcie_inst|altpcie_rs_serdes:rs_serdes|altshift_taps:rx_signaldetect_r_rtl_0|shift_taps_sfv:auto_generated|altsyncram_0hc1:altsyncram4|ram_block7a1,
RAM_PACKING,1,MLAB,1,1,SimpleDual,0,-1,000000000000,PCIeGen1x8If64:pcie_inst|altpcie_rs_serdes:rs_serdes|altshift_taps:rx_signaldetect_r_rtl_0|shift_taps_sfv:auto_generated|altsyncram_0hc1:altsyncram4|ram_block7a7,
RAM_PACKING,1,MLAB,1,1,SimpleDual,0,-1,000000000000,PCIeGen1x8If64:pcie_inst|altpcie_rs_serdes:rs_serdes|altshift_taps:rx_signaldetect_r_rtl_0|shift_taps_sfv:auto_generated|altsyncram_0hc1:altsyncram4|ram_block7a6,
RAM_PACKING,1,MLAB,1,1,SimpleDual,0,-1,000000000000,PCIeGen1x8If64:pcie_inst|altpcie_rs_serdes:rs_serdes|altshift_taps:rx_signaldetect_r_rtl_0|shift_taps_sfv:auto_generated|altsyncram_0hc1:altsyncram4|ram_block7a5,
RAM_PACKING,1,MLAB,1,1,SimpleDual,0,-1,000000000000,PCIeGen1x8If64:pcie_inst|altpcie_rs_serdes:rs_serdes|altshift_taps:rx_signaldetect_r_rtl_0|shift_taps_sfv:auto_generated|altsyncram_0hc1:altsyncram4|ram_block7a4,
RAM_PACKING,1,MLAB,1,1,SimpleDual,0,-1,000000000000,PCIeGen1x8If64:pcie_inst|altpcie_rs_serdes:rs_serdes|altshift_taps:rx_signaldetect_r_rtl_0|shift_taps_sfv:auto_generated|altsyncram_0hc1:altsyncram4|ram_block7a3,
RAM_PACKING,1,MLAB,1,1,SimpleDual,0,-1,000000000000,PCIeGen1x8If64:pcie_inst|altpcie_rs_serdes:rs_serdes|altshift_taps:rx_signaldetect_r_rtl_0|shift_taps_sfv:auto_generated|altsyncram_0hc1:altsyncram4|ram_block7a2,
RAM_PACKING,2,M4K,36,36,SimpleDual,0,16,111100000100,m_pcie_if_v2:u_pcie_if|myfifo:u_fifo|scfifo:scfifo_component|scfifo_raa1:auto_generated|a_dpfifo_2ha1:dpfifo|altsyncram_cdk1:FIFOram|q_b[16],
RAM_PACKING,2,M4K,36,36,SimpleDual,0,17,111100000100,m_pcie_if_v2:u_pcie_if|myfifo:u_fifo|scfifo:scfifo_component|scfifo_raa1:auto_generated|a_dpfifo_2ha1:dpfifo|altsyncram_cdk1:FIFOram|q_b[17],
RAM_PACKING,2,M4K,36,36,SimpleDual,0,18,111100000100,m_pcie_if_v2:u_pcie_if|myfifo:u_fifo|scfifo:scfifo_component|scfifo_raa1:auto_generated|a_dpfifo_2ha1:dpfifo|altsyncram_cdk1:FIFOram|q_b[18],
RAM_PACKING,2,M4K,36,36,SimpleDual,0,19,111100000100,m_pcie_if_v2:u_pcie_if|myfifo:u_fifo|scfifo:scfifo_component|scfifo_raa1:auto_generated|a_dpfifo_2ha1:dpfifo|altsyncram_cdk1:FIFOram|q_b[19],
RAM_PACKING,2,M4K,36,36,SimpleDual,0,25,111100000100,m_pcie_if_v2:u_pcie_if|myfifo:u_fifo|scfifo:scfifo_component|scfifo_raa1:auto_generated|a_dpfifo_2ha1:dpfifo|altsyncram_cdk1:FIFOram|q_b[37],
RAM_PACKING,2,M4K,36,36,SimpleDual,0,31,111100000100,m_pcie_if_v2:u_pcie_if|myfifo:u_fifo|scfifo:scfifo_component|scfifo_raa1:auto_generated|a_dpfifo_2ha1:dpfifo|altsyncram_cdk1:FIFOram|q_b[43],
RAM_PACKING,2,M4K,36,36,SimpleDual,0,32,111100000100,m_pcie_if_v2:u_pcie_if|myfifo:u_fifo|scfifo:scfifo_component|scfifo_raa1:auto_generated|a_dpfifo_2ha1:dpfifo|altsyncram_cdk1:FIFOram|q_b[44],
RAM_PACKING,2,M4K,36,36,SimpleDual,0,33,111100000100,m_pcie_if_v2:u_pcie_if|myfifo:u_fifo|scfifo:scfifo_component|scfifo_raa1:auto_generated|a_dpfifo_2ha1:dpfifo|altsyncram_cdk1:FIFOram|q_b[45],
RAM_PACKING,2,M4K,36,36,SimpleDual,0,34,111100000100,m_pcie_if_v2:u_pcie_if|myfifo:u_fifo|scfifo:scfifo_component|scfifo_raa1:auto_generated|a_dpfifo_2ha1:dpfifo|altsyncram_cdk1:FIFOram|q_b[46],
RAM_PACKING,2,M4K,36,36,SimpleDual,0,35,111100000100,m_pcie_if_v2:u_pcie_if|myfifo:u_fifo|scfifo:scfifo_component|scfifo_raa1:auto_generated|a_dpfifo_2ha1:dpfifo|altsyncram_cdk1:FIFOram|q_b[47],
RAM_PACKING,2,M4K,36,36,SimpleDual,0,20,111100000100,m_pcie_if_v2:u_pcie_if|myfifo:u_fifo|scfifo:scfifo_component|scfifo_raa1:auto_generated|a_dpfifo_2ha1:dpfifo|altsyncram_cdk1:FIFOram|q_b[32],
RAM_PACKING,2,M4K,36,36,SimpleDual,0,21,111100000100,m_pcie_if_v2:u_pcie_if|myfifo:u_fifo|scfifo:scfifo_component|scfifo_raa1:auto_generated|a_dpfifo_2ha1:dpfifo|altsyncram_cdk1:FIFOram|q_b[33],
RAM_PACKING,2,M4K,36,36,SimpleDual,0,22,111100000100,m_pcie_if_v2:u_pcie_if|myfifo:u_fifo|scfifo:scfifo_component|scfifo_raa1:auto_generated|a_dpfifo_2ha1:dpfifo|altsyncram_cdk1:FIFOram|q_b[34],
RAM_PACKING,2,M4K,36,36,SimpleDual,0,23,111100000100,m_pcie_if_v2:u_pcie_if|myfifo:u_fifo|scfifo:scfifo_component|scfifo_raa1:auto_generated|a_dpfifo_2ha1:dpfifo|altsyncram_cdk1:FIFOram|q_b[35],
RAM_PACKING,2,M4K,36,36,SimpleDual,0,24,111100000100,m_pcie_if_v2:u_pcie_if|myfifo:u_fifo|scfifo:scfifo_component|scfifo_raa1:auto_generated|a_dpfifo_2ha1:dpfifo|altsyncram_cdk1:FIFOram|q_b[36],
RAM_PACKING,2,M4K,36,36,SimpleDual,0,26,111100000100,m_pcie_if_v2:u_pcie_if|myfifo:u_fifo|scfifo:scfifo_component|scfifo_raa1:auto_generated|a_dpfifo_2ha1:dpfifo|altsyncram_cdk1:FIFOram|q_b[38],
RAM_PACKING,2,M4K,36,36,SimpleDual,0,27,111100000100,m_pcie_if_v2:u_pcie_if|myfifo:u_fifo|scfifo:scfifo_component|scfifo_raa1:auto_generated|a_dpfifo_2ha1:dpfifo|altsyncram_cdk1:FIFOram|q_b[39],
RAM_PACKING,2,M4K,36,36,SimpleDual,0,28,111100000100,m_pcie_if_v2:u_pcie_if|myfifo:u_fifo|scfifo:scfifo_component|scfifo_raa1:auto_generated|a_dpfifo_2ha1:dpfifo|altsyncram_cdk1:FIFOram|q_b[40],
RAM_PACKING,2,M4K,36,36,SimpleDual,0,29,111100000100,m_pcie_if_v2:u_pcie_if|myfifo:u_fifo|scfifo:scfifo_component|scfifo_raa1:auto_generated|a_dpfifo_2ha1:dpfifo|altsyncram_cdk1:FIFOram|q_b[41],
RAM_PACKING,2,M4K,36,36,SimpleDual,0,30,111100000100,m_pcie_if_v2:u_pcie_if|myfifo:u_fifo|scfifo:scfifo_component|scfifo_raa1:auto_generated|a_dpfifo_2ha1:dpfifo|altsyncram_cdk1:FIFOram|q_b[42],
RAM_PACKING,2,M4K,36,36,SimpleDual,0,0,111100000100,m_pcie_if_v2:u_pcie_if|myfifo:u_fifo|scfifo:scfifo_component|scfifo_raa1:auto_generated|a_dpfifo_2ha1:dpfifo|altsyncram_cdk1:FIFOram|q_b[0],
RAM_PACKING,2,M4K,36,36,SimpleDual,0,10,111100000100,m_pcie_if_v2:u_pcie_if|myfifo:u_fifo|scfifo:scfifo_component|scfifo_raa1:auto_generated|a_dpfifo_2ha1:dpfifo|altsyncram_cdk1:FIFOram|q_b[10],
RAM_PACKING,2,M4K,36,36,SimpleDual,0,11,111100000100,m_pcie_if_v2:u_pcie_if|myfifo:u_fifo|scfifo:scfifo_component|scfifo_raa1:auto_generated|a_dpfifo_2ha1:dpfifo|altsyncram_cdk1:FIFOram|q_b[11],
RAM_PACKING,2,M4K,36,36,SimpleDual,0,12,111100000100,m_pcie_if_v2:u_pcie_if|myfifo:u_fifo|scfifo:scfifo_component|scfifo_raa1:auto_generated|a_dpfifo_2ha1:dpfifo|altsyncram_cdk1:FIFOram|q_b[12],
RAM_PACKING,2,M4K,36,36,SimpleDual,0,13,111100000100,m_pcie_if_v2:u_pcie_if|myfifo:u_fifo|scfifo:scfifo_component|scfifo_raa1:auto_generated|a_dpfifo_2ha1:dpfifo|altsyncram_cdk1:FIFOram|q_b[13],
RAM_PACKING,2,M4K,36,36,SimpleDual,0,14,111100000100,m_pcie_if_v2:u_pcie_if|myfifo:u_fifo|scfifo:scfifo_component|scfifo_raa1:auto_generated|a_dpfifo_2ha1:dpfifo|altsyncram_cdk1:FIFOram|q_b[14],
RAM_PACKING,2,M4K,36,36,SimpleDual,0,15,111100000100,m_pcie_if_v2:u_pcie_if|myfifo:u_fifo|scfifo:scfifo_component|scfifo_raa1:auto_generated|a_dpfifo_2ha1:dpfifo|altsyncram_cdk1:FIFOram|q_b[15],
RAM_PACKING,2,M4K,36,36,SimpleDual,0,1,111100000100,m_pcie_if_v2:u_pcie_if|myfifo:u_fifo|scfifo:scfifo_component|scfifo_raa1:auto_generated|a_dpfifo_2ha1:dpfifo|altsyncram_cdk1:FIFOram|q_b[1],
RAM_PACKING,2,M4K,36,36,SimpleDual,0,2,111100000100,m_pcie_if_v2:u_pcie_if|myfifo:u_fifo|scfifo:scfifo_component|scfifo_raa1:auto_generated|a_dpfifo_2ha1:dpfifo|altsyncram_cdk1:FIFOram|q_b[2],
RAM_PACKING,2,M4K,36,36,SimpleDual,0,3,111100000100,m_pcie_if_v2:u_pcie_if|myfifo:u_fifo|scfifo:scfifo_component|scfifo_raa1:auto_generated|a_dpfifo_2ha1:dpfifo|altsyncram_cdk1:FIFOram|q_b[3],
RAM_PACKING,2,M4K,36,36,SimpleDual,0,4,111100000100,m_pcie_if_v2:u_pcie_if|myfifo:u_fifo|scfifo:scfifo_component|scfifo_raa1:auto_generated|a_dpfifo_2ha1:dpfifo|altsyncram_cdk1:FIFOram|q_b[4],
RAM_PACKING,2,M4K,36,36,SimpleDual,0,5,111100000100,m_pcie_if_v2:u_pcie_if|myfifo:u_fifo|scfifo:scfifo_component|scfifo_raa1:auto_generated|a_dpfifo_2ha1:dpfifo|altsyncram_cdk1:FIFOram|q_b[5],
RAM_PACKING,2,M4K,36,36,SimpleDual,0,6,111100000100,m_pcie_if_v2:u_pcie_if|myfifo:u_fifo|scfifo:scfifo_component|scfifo_raa1:auto_generated|a_dpfifo_2ha1:dpfifo|altsyncram_cdk1:FIFOram|q_b[6],
RAM_PACKING,2,M4K,36,36,SimpleDual,0,7,111100000100,m_pcie_if_v2:u_pcie_if|myfifo:u_fifo|scfifo:scfifo_component|scfifo_raa1:auto_generated|a_dpfifo_2ha1:dpfifo|altsyncram_cdk1:FIFOram|q_b[7],
RAM_PACKING,2,M4K,36,36,SimpleDual,0,8,111100000100,m_pcie_if_v2:u_pcie_if|myfifo:u_fifo|scfifo:scfifo_component|scfifo_raa1:auto_generated|a_dpfifo_2ha1:dpfifo|altsyncram_cdk1:FIFOram|q_b[8],
RAM_PACKING,2,M4K,36,36,SimpleDual,0,9,111100000100,m_pcie_if_v2:u_pcie_if|myfifo:u_fifo|scfifo:scfifo_component|scfifo_raa1:auto_generated|a_dpfifo_2ha1:dpfifo|altsyncram_cdk1:FIFOram|q_b[9],
RAM_PACKING,3,M4K,9,9,SimpleDual,0,0,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a0,
RAM_PACKING,3,M4K,9,9,SimpleDual,0,1,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a10,
RAM_PACKING,3,M4K,9,9,SimpleDual,0,2,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a11,
RAM_PACKING,3,M4K,9,9,SimpleDual,0,3,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a12,
RAM_PACKING,3,M4K,9,9,SimpleDual,0,4,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a13,
RAM_PACKING,3,M4K,9,9,SimpleDual,0,5,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a14,
RAM_PACKING,3,M4K,9,9,SimpleDual,0,6,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a15,
RAM_PACKING,3,M4K,9,9,SimpleDual,0,7,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a16,
RAM_PACKING,3,M4K,9,9,SimpleDual,0,8,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a17,
RAM_PACKING,4,M4K,9,9,SimpleDual,0,1,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a18,
RAM_PACKING,4,M4K,9,9,SimpleDual,0,2,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a19,
RAM_PACKING,4,M4K,9,9,SimpleDual,0,0,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a1,
RAM_PACKING,4,M4K,9,9,SimpleDual,0,3,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a20,
RAM_PACKING,4,M4K,9,9,SimpleDual,0,4,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a21,
RAM_PACKING,4,M4K,9,9,SimpleDual,0,5,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a22,
RAM_PACKING,4,M4K,9,9,SimpleDual,0,6,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a23,
RAM_PACKING,4,M4K,9,9,SimpleDual,0,7,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a24,
RAM_PACKING,4,M4K,9,9,SimpleDual,0,8,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a25,
RAM_PACKING,5,M4K,9,9,SimpleDual,0,1,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a26,
RAM_PACKING,5,M4K,9,9,SimpleDual,0,2,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a27,
RAM_PACKING,5,M4K,9,9,SimpleDual,0,3,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a28,
RAM_PACKING,5,M4K,9,9,SimpleDual,0,4,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a29,
RAM_PACKING,5,M4K,9,9,SimpleDual,0,0,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a2,
RAM_PACKING,5,M4K,9,9,SimpleDual,0,5,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a30,
RAM_PACKING,5,M4K,9,9,SimpleDual,0,6,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a31,
RAM_PACKING,5,M4K,9,9,SimpleDual,0,7,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a32,
RAM_PACKING,5,M4K,9,9,SimpleDual,0,8,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a33,
RAM_PACKING,6,M4K,9,9,SimpleDual,0,1,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a34,
RAM_PACKING,6,M4K,9,9,SimpleDual,0,2,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a35,
RAM_PACKING,6,M4K,9,9,SimpleDual,0,3,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a36,
RAM_PACKING,6,M4K,9,9,SimpleDual,0,4,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a37,
RAM_PACKING,6,M4K,9,9,SimpleDual,0,5,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a38,
RAM_PACKING,6,M4K,9,9,SimpleDual,0,6,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a39,
RAM_PACKING,6,M4K,9,9,SimpleDual,0,0,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a3,
RAM_PACKING,6,M4K,9,9,SimpleDual,0,7,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a40,
RAM_PACKING,6,M4K,9,9,SimpleDual,0,8,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a41,
RAM_PACKING,7,M4K,9,9,SimpleDual,0,1,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a42,
RAM_PACKING,7,M4K,9,9,SimpleDual,0,2,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a43,
RAM_PACKING,7,M4K,9,9,SimpleDual,0,3,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a44,
RAM_PACKING,7,M4K,9,9,SimpleDual,0,4,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a45,
RAM_PACKING,7,M4K,9,9,SimpleDual,0,5,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a46,
RAM_PACKING,7,M4K,9,9,SimpleDual,0,6,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a47,
RAM_PACKING,7,M4K,9,9,SimpleDual,0,7,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a48,
RAM_PACKING,7,M4K,9,9,SimpleDual,0,8,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a49,
RAM_PACKING,7,M4K,9,9,SimpleDual,0,0,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a4,
RAM_PACKING,8,M4K,9,9,SimpleDual,0,0,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a50,
RAM_PACKING,8,M4K,9,9,SimpleDual,0,1,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a51,
RAM_PACKING,8,M4K,9,9,SimpleDual,0,2,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a52,
RAM_PACKING,8,M4K,9,9,SimpleDual,0,3,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a53,
RAM_PACKING,8,M4K,9,9,SimpleDual,0,4,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a54,
RAM_PACKING,8,M4K,9,9,SimpleDual,0,5,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a55,
RAM_PACKING,8,M4K,9,9,SimpleDual,0,6,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a56,
RAM_PACKING,8,M4K,9,9,SimpleDual,0,7,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a57,
RAM_PACKING,8,M4K,9,9,SimpleDual,0,8,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a58,
RAM_PACKING,9,M4K,9,9,SimpleDual,0,4,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a59,
RAM_PACKING,9,M4K,9,9,SimpleDual,0,0,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a5,
RAM_PACKING,9,M4K,9,9,SimpleDual,0,5,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a60,
RAM_PACKING,9,M4K,9,9,SimpleDual,0,6,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a61,
RAM_PACKING,9,M4K,9,9,SimpleDual,0,7,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a62,
RAM_PACKING,9,M4K,9,9,SimpleDual,0,8,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a63,
RAM_PACKING,9,M4K,9,9,SimpleDual,0,1,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a6,
RAM_PACKING,9,M4K,9,9,SimpleDual,0,2,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a7,
RAM_PACKING,9,M4K,9,9,SimpleDual,0,3,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a8,
RAM_PACKING,10,M4K,9,9,SimpleDual,0,0,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a9,
RAM_PACKING,11,M4K,36,36,SimpleDual,0,0,110000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|altshift_taps:rPackedFlushed_rtl_0|shift_taps_h3v:auto_generated|altsyncram_i0a1:altsyncram5|ram_block6a0,
RAM_PACKING,11,M4K,36,36,SimpleDual,0,1,110000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|altshift_taps:rPackedFlushed_rtl_0|shift_taps_h3v:auto_generated|altsyncram_i0a1:altsyncram5|ram_block6a1,
RAM_PACKING,11,M4K,36,36,SimpleDual,0,19,110000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|altshift_taps:rPackedFlushed_rtl_0|shift_taps_h3v:auto_generated|altsyncram_i0a1:altsyncram5|ram_block6a35,
RAM_PACKING,11,M4K,36,36,SimpleDual,0,35,110000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|altshift_taps:rPackedFlushed_rtl_0|shift_taps_h3v:auto_generated|altsyncram_i0a1:altsyncram5|ram_block6a67,
RAM_PACKING,11,M4K,36,36,SimpleDual,0,2,110000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|altshift_taps:rPackedFlushed_rtl_0|shift_taps_h3v:auto_generated|altsyncram_i0a1:altsyncram5|ram_block6a2,
RAM_PACKING,11,M4K,36,36,SimpleDual,0,17,110000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|altshift_taps:rPackedFlushed_rtl_0|shift_taps_h3v:auto_generated|altsyncram_i0a1:altsyncram5|ram_block6a25,
RAM_PACKING,11,M4K,36,36,SimpleDual,0,33,110000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|altshift_taps:rPackedFlushed_rtl_0|shift_taps_h3v:auto_generated|altsyncram_i0a1:altsyncram5|ram_block6a57,
RAM_PACKING,11,M4K,36,36,SimpleDual,0,16,110000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|altshift_taps:rPackedFlushed_rtl_0|shift_taps_h3v:auto_generated|altsyncram_i0a1:altsyncram5|ram_block6a24,
RAM_PACKING,11,M4K,36,36,SimpleDual,0,32,110000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|altshift_taps:rPackedFlushed_rtl_0|shift_taps_h3v:auto_generated|altsyncram_i0a1:altsyncram5|ram_block6a56,
RAM_PACKING,11,M4K,36,36,SimpleDual,0,15,110000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|altshift_taps:rPackedFlushed_rtl_0|shift_taps_h3v:auto_generated|altsyncram_i0a1:altsyncram5|ram_block6a23,
RAM_PACKING,11,M4K,36,36,SimpleDual,0,31,110000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|altshift_taps:rPackedFlushed_rtl_0|shift_taps_h3v:auto_generated|altsyncram_i0a1:altsyncram5|ram_block6a55,
RAM_PACKING,11,M4K,36,36,SimpleDual,0,14,110000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|altshift_taps:rPackedFlushed_rtl_0|shift_taps_h3v:auto_generated|altsyncram_i0a1:altsyncram5|ram_block6a22,
RAM_PACKING,11,M4K,36,36,SimpleDual,0,30,110000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|altshift_taps:rPackedFlushed_rtl_0|shift_taps_h3v:auto_generated|altsyncram_i0a1:altsyncram5|ram_block6a54,
RAM_PACKING,11,M4K,36,36,SimpleDual,0,13,110000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|altshift_taps:rPackedFlushed_rtl_0|shift_taps_h3v:auto_generated|altsyncram_i0a1:altsyncram5|ram_block6a21,
RAM_PACKING,11,M4K,36,36,SimpleDual,0,29,110000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|altshift_taps:rPackedFlushed_rtl_0|shift_taps_h3v:auto_generated|altsyncram_i0a1:altsyncram5|ram_block6a53,
RAM_PACKING,11,M4K,36,36,SimpleDual,0,12,110000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|altshift_taps:rPackedFlushed_rtl_0|shift_taps_h3v:auto_generated|altsyncram_i0a1:altsyncram5|ram_block6a20,
RAM_PACKING,11,M4K,36,36,SimpleDual,0,28,110000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|altshift_taps:rPackedFlushed_rtl_0|shift_taps_h3v:auto_generated|altsyncram_i0a1:altsyncram5|ram_block6a52,
RAM_PACKING,11,M4K,36,36,SimpleDual,0,11,110000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|altshift_taps:rPackedFlushed_rtl_0|shift_taps_h3v:auto_generated|altsyncram_i0a1:altsyncram5|ram_block6a19,
RAM_PACKING,11,M4K,36,36,SimpleDual,0,27,110000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|altshift_taps:rPackedFlushed_rtl_0|shift_taps_h3v:auto_generated|altsyncram_i0a1:altsyncram5|ram_block6a51,
RAM_PACKING,11,M4K,36,36,SimpleDual,0,10,110000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|altshift_taps:rPackedFlushed_rtl_0|shift_taps_h3v:auto_generated|altsyncram_i0a1:altsyncram5|ram_block6a18,
RAM_PACKING,11,M4K,36,36,SimpleDual,0,26,110000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|altshift_taps:rPackedFlushed_rtl_0|shift_taps_h3v:auto_generated|altsyncram_i0a1:altsyncram5|ram_block6a50,
RAM_PACKING,11,M4K,36,36,SimpleDual,0,9,110000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|altshift_taps:rPackedFlushed_rtl_0|shift_taps_h3v:auto_generated|altsyncram_i0a1:altsyncram5|ram_block6a17,
RAM_PACKING,11,M4K,36,36,SimpleDual,0,25,110000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|altshift_taps:rPackedFlushed_rtl_0|shift_taps_h3v:auto_generated|altsyncram_i0a1:altsyncram5|ram_block6a49,
RAM_PACKING,11,M4K,36,36,SimpleDual,0,8,110000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|altshift_taps:rPackedFlushed_rtl_0|shift_taps_h3v:auto_generated|altsyncram_i0a1:altsyncram5|ram_block6a16,
RAM_PACKING,11,M4K,36,36,SimpleDual,0,24,110000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|altshift_taps:rPackedFlushed_rtl_0|shift_taps_h3v:auto_generated|altsyncram_i0a1:altsyncram5|ram_block6a48,
RAM_PACKING,11,M4K,36,36,SimpleDual,0,18,110000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|altshift_taps:rPackedFlushed_rtl_0|shift_taps_h3v:auto_generated|altsyncram_i0a1:altsyncram5|ram_block6a34,
RAM_PACKING,11,M4K,36,36,SimpleDual,0,34,110000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|altshift_taps:rPackedFlushed_rtl_0|shift_taps_h3v:auto_generated|altsyncram_i0a1:altsyncram5|ram_block6a66,
RAM_PACKING,11,M4K,36,36,SimpleDual,0,7,110000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|altshift_taps:rPackedFlushed_rtl_0|shift_taps_h3v:auto_generated|altsyncram_i0a1:altsyncram5|ram_block6a15,
RAM_PACKING,11,M4K,36,36,SimpleDual,0,23,110000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|altshift_taps:rPackedFlushed_rtl_0|shift_taps_h3v:auto_generated|altsyncram_i0a1:altsyncram5|ram_block6a47,
RAM_PACKING,11,M4K,36,36,SimpleDual,0,6,110000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|altshift_taps:rPackedFlushed_rtl_0|shift_taps_h3v:auto_generated|altsyncram_i0a1:altsyncram5|ram_block6a14,
RAM_PACKING,11,M4K,36,36,SimpleDual,0,22,110000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|altshift_taps:rPackedFlushed_rtl_0|shift_taps_h3v:auto_generated|altsyncram_i0a1:altsyncram5|ram_block6a46,
RAM_PACKING,11,M4K,36,36,SimpleDual,0,5,110000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|altshift_taps:rPackedFlushed_rtl_0|shift_taps_h3v:auto_generated|altsyncram_i0a1:altsyncram5|ram_block6a13,
RAM_PACKING,11,M4K,36,36,SimpleDual,0,21,110000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|altshift_taps:rPackedFlushed_rtl_0|shift_taps_h3v:auto_generated|altsyncram_i0a1:altsyncram5|ram_block6a45,
RAM_PACKING,11,M4K,36,36,SimpleDual,0,4,110000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|altshift_taps:rPackedFlushed_rtl_0|shift_taps_h3v:auto_generated|altsyncram_i0a1:altsyncram5|ram_block6a12,
RAM_PACKING,11,M4K,36,36,SimpleDual,0,20,110000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|altshift_taps:rPackedFlushed_rtl_0|shift_taps_h3v:auto_generated|altsyncram_i0a1:altsyncram5|ram_block6a44,
RAM_PACKING,11,M4K,36,36,SimpleDual,0,3,110000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|altshift_taps:rPackedFlushed_rtl_0|shift_taps_h3v:auto_generated|altsyncram_i0a1:altsyncram5|ram_block6a11,
RAM_PACKING,12,M4K,36,36,SimpleDual,0,35,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_kpq1:auto_generated|ram_block1a64,
RAM_PACKING,12,M4K,36,36,SimpleDual,0,24,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_kpq1:auto_generated|ram_block1a53,
RAM_PACKING,12,M4K,36,36,SimpleDual,0,30,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_kpq1:auto_generated|ram_block1a59,
RAM_PACKING,12,M4K,36,36,SimpleDual,0,31,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_kpq1:auto_generated|ram_block1a60,
RAM_PACKING,12,M4K,36,36,SimpleDual,0,32,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_kpq1:auto_generated|ram_block1a61,
RAM_PACKING,12,M4K,36,36,SimpleDual,0,33,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_kpq1:auto_generated|ram_block1a62,
RAM_PACKING,12,M4K,36,36,SimpleDual,0,34,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_kpq1:auto_generated|ram_block1a63,
RAM_PACKING,12,M4K,36,36,SimpleDual,0,19,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_kpq1:auto_generated|ram_block1a48,
RAM_PACKING,12,M4K,36,36,SimpleDual,0,20,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_kpq1:auto_generated|ram_block1a49,
RAM_PACKING,12,M4K,36,36,SimpleDual,0,21,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_kpq1:auto_generated|ram_block1a50,
RAM_PACKING,12,M4K,36,36,SimpleDual,0,22,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_kpq1:auto_generated|ram_block1a51,
RAM_PACKING,12,M4K,36,36,SimpleDual,0,23,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_kpq1:auto_generated|ram_block1a52,
RAM_PACKING,12,M4K,36,36,SimpleDual,0,25,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_kpq1:auto_generated|ram_block1a54,
RAM_PACKING,12,M4K,36,36,SimpleDual,0,26,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_kpq1:auto_generated|ram_block1a55,
RAM_PACKING,12,M4K,36,36,SimpleDual,0,27,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_kpq1:auto_generated|ram_block1a56,
RAM_PACKING,12,M4K,36,36,SimpleDual,0,28,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_kpq1:auto_generated|ram_block1a57,
RAM_PACKING,12,M4K,36,36,SimpleDual,0,29,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_kpq1:auto_generated|ram_block1a58,
RAM_PACKING,12,M4K,36,36,SimpleDual,0,3,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_kpq1:auto_generated|ram_block1a32,
RAM_PACKING,12,M4K,36,36,SimpleDual,0,4,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_kpq1:auto_generated|ram_block1a33,
RAM_PACKING,12,M4K,36,36,SimpleDual,0,17,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_kpq1:auto_generated|ram_block1a46,
RAM_PACKING,12,M4K,36,36,SimpleDual,0,18,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_kpq1:auto_generated|ram_block1a47,
RAM_PACKING,12,M4K,36,36,SimpleDual,0,10,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_kpq1:auto_generated|ram_block1a39,
RAM_PACKING,12,M4K,36,36,SimpleDual,0,5,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_kpq1:auto_generated|ram_block1a34,
RAM_PACKING,12,M4K,36,36,SimpleDual,0,6,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_kpq1:auto_generated|ram_block1a35,
RAM_PACKING,12,M4K,36,36,SimpleDual,0,7,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_kpq1:auto_generated|ram_block1a36,
RAM_PACKING,12,M4K,36,36,SimpleDual,0,8,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_kpq1:auto_generated|ram_block1a37,
RAM_PACKING,12,M4K,36,36,SimpleDual,0,9,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_kpq1:auto_generated|ram_block1a38,
RAM_PACKING,12,M4K,36,36,SimpleDual,0,12,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_kpq1:auto_generated|ram_block1a41,
RAM_PACKING,12,M4K,36,36,SimpleDual,0,11,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_kpq1:auto_generated|ram_block1a40,
RAM_PACKING,12,M4K,36,36,SimpleDual,0,13,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_kpq1:auto_generated|ram_block1a42,
RAM_PACKING,12,M4K,36,36,SimpleDual,0,14,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_kpq1:auto_generated|ram_block1a43,
RAM_PACKING,12,M4K,36,36,SimpleDual,0,15,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_kpq1:auto_generated|ram_block1a44,
RAM_PACKING,12,M4K,36,36,SimpleDual,0,16,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_kpq1:auto_generated|ram_block1a45,
RAM_PACKING,12,M4K,36,36,SimpleDual,0,0,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_kpq1:auto_generated|ram_block1a0,
RAM_PACKING,12,M4K,36,36,SimpleDual,0,2,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_kpq1:auto_generated|ram_block1a5,
RAM_PACKING,12,M4K,36,36,SimpleDual,0,1,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_kpq1:auto_generated|ram_block1a4,
RAM_PACKING,13,M4K,36,36,SimpleDual,0,35,110000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_b3v:auto_generated|altsyncram_40a1:altsyncram4|ram_block5a63,
RAM_PACKING,13,M4K,36,36,SimpleDual,0,28,110000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_b3v:auto_generated|altsyncram_40a1:altsyncram4|ram_block5a53,
RAM_PACKING,13,M4K,36,36,SimpleDual,0,27,110000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_b3v:auto_generated|altsyncram_40a1:altsyncram4|ram_block5a52,
RAM_PACKING,13,M4K,36,36,SimpleDual,0,26,110000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_b3v:auto_generated|altsyncram_40a1:altsyncram4|ram_block5a51,
RAM_PACKING,13,M4K,36,36,SimpleDual,0,25,110000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_b3v:auto_generated|altsyncram_40a1:altsyncram4|ram_block5a50,
RAM_PACKING,13,M4K,36,36,SimpleDual,0,24,110000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_b3v:auto_generated|altsyncram_40a1:altsyncram4|ram_block5a49,
RAM_PACKING,13,M4K,36,36,SimpleDual,0,23,110000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_b3v:auto_generated|altsyncram_40a1:altsyncram4|ram_block5a48,
RAM_PACKING,13,M4K,36,36,SimpleDual,0,22,110000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_b3v:auto_generated|altsyncram_40a1:altsyncram4|ram_block5a47,
RAM_PACKING,13,M4K,36,36,SimpleDual,0,21,110000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_b3v:auto_generated|altsyncram_40a1:altsyncram4|ram_block5a46,
RAM_PACKING,13,M4K,36,36,SimpleDual,0,20,110000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_b3v:auto_generated|altsyncram_40a1:altsyncram4|ram_block5a45,
RAM_PACKING,13,M4K,36,36,SimpleDual,0,19,110000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_b3v:auto_generated|altsyncram_40a1:altsyncram4|ram_block5a44,
RAM_PACKING,13,M4K,36,36,SimpleDual,0,34,110000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_b3v:auto_generated|altsyncram_40a1:altsyncram4|ram_block5a62,
RAM_PACKING,13,M4K,36,36,SimpleDual,0,18,110000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_b3v:auto_generated|altsyncram_40a1:altsyncram4|ram_block5a43,
RAM_PACKING,13,M4K,36,36,SimpleDual,0,17,110000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_b3v:auto_generated|altsyncram_40a1:altsyncram4|ram_block5a42,
RAM_PACKING,13,M4K,36,36,SimpleDual,0,16,110000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_b3v:auto_generated|altsyncram_40a1:altsyncram4|ram_block5a41,
RAM_PACKING,13,M4K,36,36,SimpleDual,0,15,110000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_b3v:auto_generated|altsyncram_40a1:altsyncram4|ram_block5a40,
RAM_PACKING,13,M4K,36,36,SimpleDual,0,14,110000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_b3v:auto_generated|altsyncram_40a1:altsyncram4|ram_block5a39,
RAM_PACKING,13,M4K,36,36,SimpleDual,0,13,110000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_b3v:auto_generated|altsyncram_40a1:altsyncram4|ram_block5a38,
RAM_PACKING,13,M4K,36,36,SimpleDual,0,12,110000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_b3v:auto_generated|altsyncram_40a1:altsyncram4|ram_block5a37,
RAM_PACKING,13,M4K,36,36,SimpleDual,0,11,110000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_b3v:auto_generated|altsyncram_40a1:altsyncram4|ram_block5a36,
RAM_PACKING,13,M4K,36,36,SimpleDual,0,10,110000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_b3v:auto_generated|altsyncram_40a1:altsyncram4|ram_block5a35,
RAM_PACKING,13,M4K,36,36,SimpleDual,0,9,110000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_b3v:auto_generated|altsyncram_40a1:altsyncram4|ram_block5a34,
RAM_PACKING,13,M4K,36,36,SimpleDual,0,33,110000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_b3v:auto_generated|altsyncram_40a1:altsyncram4|ram_block5a61,
RAM_PACKING,13,M4K,36,36,SimpleDual,0,8,110000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_b3v:auto_generated|altsyncram_40a1:altsyncram4|ram_block5a33,
RAM_PACKING,13,M4K,36,36,SimpleDual,0,7,110000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_b3v:auto_generated|altsyncram_40a1:altsyncram4|ram_block5a32,
RAM_PACKING,13,M4K,36,36,SimpleDual,0,6,110000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_b3v:auto_generated|altsyncram_40a1:altsyncram4|ram_block5a31,
RAM_PACKING,13,M4K,36,36,SimpleDual,0,5,110000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_b3v:auto_generated|altsyncram_40a1:altsyncram4|ram_block5a30,
RAM_PACKING,13,M4K,36,36,SimpleDual,0,4,110000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_b3v:auto_generated|altsyncram_40a1:altsyncram4|ram_block5a29,
RAM_PACKING,13,M4K,36,36,SimpleDual,0,32,110000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_b3v:auto_generated|altsyncram_40a1:altsyncram4|ram_block5a60,
RAM_PACKING,13,M4K,36,36,SimpleDual,0,3,110000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_b3v:auto_generated|altsyncram_40a1:altsyncram4|ram_block5a28,
RAM_PACKING,13,M4K,36,36,SimpleDual,0,31,110000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_b3v:auto_generated|altsyncram_40a1:altsyncram4|ram_block5a59,
RAM_PACKING,13,M4K,36,36,SimpleDual,0,2,110000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_b3v:auto_generated|altsyncram_40a1:altsyncram4|ram_block5a27,
RAM_PACKING,13,M4K,36,36,SimpleDual,0,30,110000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_b3v:auto_generated|altsyncram_40a1:altsyncram4|ram_block5a58,
RAM_PACKING,13,M4K,36,36,SimpleDual,0,1,110000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_b3v:auto_generated|altsyncram_40a1:altsyncram4|ram_block5a26,
RAM_PACKING,13,M4K,36,36,SimpleDual,0,29,110000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_b3v:auto_generated|altsyncram_40a1:altsyncram4|ram_block5a57,
RAM_PACKING,13,M4K,36,36,SimpleDual,0,0,110000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_b3v:auto_generated|altsyncram_40a1:altsyncram4|ram_block5a25,
RAM_PACKING,14,M4K,36,36,SimpleDual,0,27,110000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_b3v:auto_generated|altsyncram_40a1:altsyncram4|ram_block5a56,
RAM_PACKING,14,M4K,36,36,SimpleDual,0,24,110000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_b3v:auto_generated|altsyncram_40a1:altsyncram4|ram_block5a24,
RAM_PACKING,14,M4K,36,36,SimpleDual,0,26,110000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_b3v:auto_generated|altsyncram_40a1:altsyncram4|ram_block5a55,
RAM_PACKING,14,M4K,36,36,SimpleDual,0,23,110000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_b3v:auto_generated|altsyncram_40a1:altsyncram4|ram_block5a23,
RAM_PACKING,14,M4K,36,36,SimpleDual,0,25,110000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_b3v:auto_generated|altsyncram_40a1:altsyncram4|ram_block5a54,
RAM_PACKING,14,M4K,36,36,SimpleDual,0,22,110000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_b3v:auto_generated|altsyncram_40a1:altsyncram4|ram_block5a22,
RAM_PACKING,14,M4K,36,36,SimpleDual,0,21,110000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_b3v:auto_generated|altsyncram_40a1:altsyncram4|ram_block5a21,
RAM_PACKING,14,M4K,36,36,SimpleDual,0,20,110000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_b3v:auto_generated|altsyncram_40a1:altsyncram4|ram_block5a20,
RAM_PACKING,14,M4K,36,36,SimpleDual,0,19,110000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_b3v:auto_generated|altsyncram_40a1:altsyncram4|ram_block5a19,
RAM_PACKING,14,M4K,36,36,SimpleDual,0,18,110000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_b3v:auto_generated|altsyncram_40a1:altsyncram4|ram_block5a18,
RAM_PACKING,14,M4K,36,36,SimpleDual,0,17,110000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_b3v:auto_generated|altsyncram_40a1:altsyncram4|ram_block5a17,
RAM_PACKING,14,M4K,36,36,SimpleDual,0,16,110000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_b3v:auto_generated|altsyncram_40a1:altsyncram4|ram_block5a16,
RAM_PACKING,14,M4K,36,36,SimpleDual,0,15,110000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_b3v:auto_generated|altsyncram_40a1:altsyncram4|ram_block5a15,
RAM_PACKING,14,M4K,36,36,SimpleDual,0,14,110000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_b3v:auto_generated|altsyncram_40a1:altsyncram4|ram_block5a14,
RAM_PACKING,14,M4K,36,36,SimpleDual,0,13,110000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_b3v:auto_generated|altsyncram_40a1:altsyncram4|ram_block5a13,
RAM_PACKING,14,M4K,36,36,SimpleDual,0,12,110000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_b3v:auto_generated|altsyncram_40a1:altsyncram4|ram_block5a12,
RAM_PACKING,14,M4K,36,36,SimpleDual,0,11,110000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_b3v:auto_generated|altsyncram_40a1:altsyncram4|ram_block5a11,
RAM_PACKING,14,M4K,36,36,SimpleDual,0,10,110000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_b3v:auto_generated|altsyncram_40a1:altsyncram4|ram_block5a10,
RAM_PACKING,14,M4K,36,36,SimpleDual,0,9,110000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_b3v:auto_generated|altsyncram_40a1:altsyncram4|ram_block5a9,
RAM_PACKING,14,M4K,36,36,SimpleDual,0,8,110000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_b3v:auto_generated|altsyncram_40a1:altsyncram4|ram_block5a8,
RAM_PACKING,14,M4K,36,36,SimpleDual,0,7,110000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_b3v:auto_generated|altsyncram_40a1:altsyncram4|ram_block5a7,
RAM_PACKING,14,M4K,36,36,SimpleDual,0,6,110000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_b3v:auto_generated|altsyncram_40a1:altsyncram4|ram_block5a6,
RAM_PACKING,14,M4K,36,36,SimpleDual,0,5,110000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_b3v:auto_generated|altsyncram_40a1:altsyncram4|ram_block5a5,
RAM_PACKING,14,M4K,36,36,SimpleDual,0,4,110000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_b3v:auto_generated|altsyncram_40a1:altsyncram4|ram_block5a4,
RAM_PACKING,14,M4K,36,36,SimpleDual,0,3,110000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_b3v:auto_generated|altsyncram_40a1:altsyncram4|ram_block5a3,
RAM_PACKING,14,M4K,36,36,SimpleDual,0,2,110000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_b3v:auto_generated|altsyncram_40a1:altsyncram4|ram_block5a2,
RAM_PACKING,14,M4K,36,36,SimpleDual,0,1,110000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_b3v:auto_generated|altsyncram_40a1:altsyncram4|ram_block5a1,
RAM_PACKING,14,M4K,36,36,SimpleDual,0,0,110000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_b3v:auto_generated|altsyncram_40a1:altsyncram4|ram_block5a0,
RAM_PACKING,15,M4K,36,36,SimpleDual,0,35,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_kpq1:auto_generated|ram_block1a64,
RAM_PACKING,15,M4K,36,36,SimpleDual,0,13,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_kpq1:auto_generated|ram_block1a37,
RAM_PACKING,15,M4K,36,36,SimpleDual,0,3,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_kpq1:auto_generated|ram_block1a5,
RAM_PACKING,15,M4K,36,36,SimpleDual,0,12,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_kpq1:auto_generated|ram_block1a36,
RAM_PACKING,15,M4K,36,36,SimpleDual,0,2,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_kpq1:auto_generated|ram_block1a4,
RAM_PACKING,15,M4K,36,36,SimpleDual,0,17,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_kpq1:auto_generated|ram_block1a41,
RAM_PACKING,15,M4K,36,36,SimpleDual,0,7,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_kpq1:auto_generated|ram_block1a9,
RAM_PACKING,15,M4K,36,36,SimpleDual,0,16,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_kpq1:auto_generated|ram_block1a40,
RAM_PACKING,15,M4K,36,36,SimpleDual,0,6,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_kpq1:auto_generated|ram_block1a8,
RAM_PACKING,15,M4K,36,36,SimpleDual,0,15,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_kpq1:auto_generated|ram_block1a39,
RAM_PACKING,15,M4K,36,36,SimpleDual,0,5,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_kpq1:auto_generated|ram_block1a7,
RAM_PACKING,15,M4K,36,36,SimpleDual,0,14,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_kpq1:auto_generated|ram_block1a38,
RAM_PACKING,15,M4K,36,36,SimpleDual,0,4,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_kpq1:auto_generated|ram_block1a6,
RAM_PACKING,15,M4K,36,36,SimpleDual,0,1,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_kpq1:auto_generated|ram_block1a3,
RAM_PACKING,15,M4K,36,36,SimpleDual,0,11,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_kpq1:auto_generated|ram_block1a35,
RAM_PACKING,15,M4K,36,36,SimpleDual,0,0,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_kpq1:auto_generated|ram_block1a2,
RAM_PACKING,15,M4K,36,36,SimpleDual,0,10,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_kpq1:auto_generated|ram_block1a34,
RAM_PACKING,15,M4K,36,36,SimpleDual,0,24,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_kpq1:auto_generated|ram_block1a53,
RAM_PACKING,15,M4K,36,36,SimpleDual,0,30,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_kpq1:auto_generated|ram_block1a59,
RAM_PACKING,15,M4K,36,36,SimpleDual,0,31,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_kpq1:auto_generated|ram_block1a60,
RAM_PACKING,15,M4K,36,36,SimpleDual,0,32,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_kpq1:auto_generated|ram_block1a61,
RAM_PACKING,15,M4K,36,36,SimpleDual,0,33,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_kpq1:auto_generated|ram_block1a62,
RAM_PACKING,15,M4K,36,36,SimpleDual,0,34,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_kpq1:auto_generated|ram_block1a63,
RAM_PACKING,15,M4K,36,36,SimpleDual,0,19,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_kpq1:auto_generated|ram_block1a48,
RAM_PACKING,15,M4K,36,36,SimpleDual,0,20,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_kpq1:auto_generated|ram_block1a49,
RAM_PACKING,15,M4K,36,36,SimpleDual,0,21,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_kpq1:auto_generated|ram_block1a50,
RAM_PACKING,15,M4K,36,36,SimpleDual,0,22,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_kpq1:auto_generated|ram_block1a51,
RAM_PACKING,15,M4K,36,36,SimpleDual,0,23,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_kpq1:auto_generated|ram_block1a52,
RAM_PACKING,15,M4K,36,36,SimpleDual,0,25,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_kpq1:auto_generated|ram_block1a54,
RAM_PACKING,15,M4K,36,36,SimpleDual,0,26,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_kpq1:auto_generated|ram_block1a55,
RAM_PACKING,15,M4K,36,36,SimpleDual,0,27,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_kpq1:auto_generated|ram_block1a56,
RAM_PACKING,15,M4K,36,36,SimpleDual,0,28,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_kpq1:auto_generated|ram_block1a57,
RAM_PACKING,15,M4K,36,36,SimpleDual,0,29,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_kpq1:auto_generated|ram_block1a58,
RAM_PACKING,15,M4K,36,36,SimpleDual,0,8,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_kpq1:auto_generated|ram_block1a32,
RAM_PACKING,15,M4K,36,36,SimpleDual,0,9,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_kpq1:auto_generated|ram_block1a33,
RAM_PACKING,15,M4K,36,36,SimpleDual,0,18,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_kpq1:auto_generated|ram_block1a46,
RAM_PACKING,16,M4K,4,4,SimpleDual,0,0,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[0].ram|altsyncram:rRAM_rtl_0|altsyncram_i5r1:auto_generated|ram_block1a0,
RAM_PACKING,16,M4K,4,4,SimpleDual,0,1,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[0].ram|altsyncram:rRAM_rtl_0|altsyncram_i5r1:auto_generated|ram_block1a10,
RAM_PACKING,16,M4K,4,4,SimpleDual,0,2,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[0].ram|altsyncram:rRAM_rtl_0|altsyncram_i5r1:auto_generated|ram_block1a11,
RAM_PACKING,16,M4K,4,4,SimpleDual,0,3,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[0].ram|altsyncram:rRAM_rtl_0|altsyncram_i5r1:auto_generated|ram_block1a12,
RAM_PACKING,17,M4K,36,36,SimpleDual,0,10,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:pktRam|altsyncram:rRAM_rtl_0|altsyncram_2sq1:auto_generated|ram_block1a10,
RAM_PACKING,17,M4K,36,36,SimpleDual,0,8,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:pktRam|altsyncram:rRAM_rtl_0|altsyncram_2sq1:auto_generated|ram_block1a8,
RAM_PACKING,17,M4K,36,36,SimpleDual,0,11,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:pktRam|altsyncram:rRAM_rtl_0|altsyncram_2sq1:auto_generated|ram_block1a11,
RAM_PACKING,17,M4K,36,36,SimpleDual,0,9,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:pktRam|altsyncram:rRAM_rtl_0|altsyncram_2sq1:auto_generated|ram_block1a9,
RAM_PACKING,17,M4K,36,36,SimpleDual,0,1,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:pktRam|altsyncram:rRAM_rtl_0|altsyncram_2sq1:auto_generated|ram_block1a1,
RAM_PACKING,17,M4K,36,36,SimpleDual,0,0,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:pktRam|altsyncram:rRAM_rtl_0|altsyncram_2sq1:auto_generated|ram_block1a0,
RAM_PACKING,17,M4K,36,36,SimpleDual,0,7,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:pktRam|altsyncram:rRAM_rtl_0|altsyncram_2sq1:auto_generated|ram_block1a7,
RAM_PACKING,17,M4K,36,36,SimpleDual,0,2,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:pktRam|altsyncram:rRAM_rtl_0|altsyncram_2sq1:auto_generated|ram_block1a2,
RAM_PACKING,17,M4K,36,36,SimpleDual,0,3,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:pktRam|altsyncram:rRAM_rtl_0|altsyncram_2sq1:auto_generated|ram_block1a3,
RAM_PACKING,17,M4K,36,36,SimpleDual,0,4,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:pktRam|altsyncram:rRAM_rtl_0|altsyncram_2sq1:auto_generated|ram_block1a4,
RAM_PACKING,17,M4K,36,36,SimpleDual,0,5,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:pktRam|altsyncram:rRAM_rtl_0|altsyncram_2sq1:auto_generated|ram_block1a5,
RAM_PACKING,17,M4K,36,36,SimpleDual,0,6,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:pktRam|altsyncram:rRAM_rtl_0|altsyncram_2sq1:auto_generated|ram_block1a6,
RAM_PACKING,18,M4K,36,36,SimpleDual,0,0,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:mapRam|altsyncram:rRAM_rtl_0|altsyncram_8pq1:auto_generated|ram_block1a0,
RAM_PACKING,18,M4K,36,36,SimpleDual,0,1,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:mapRam|altsyncram:rRAM_rtl_0|altsyncram_8pq1:auto_generated|ram_block1a1,
RAM_PACKING,18,M4K,36,36,SimpleDual,0,3,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:mapRam|altsyncram:rRAM_rtl_0|altsyncram_8pq1:auto_generated|ram_block1a3,
RAM_PACKING,18,M4K,36,36,SimpleDual,0,2,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:mapRam|altsyncram:rRAM_rtl_0|altsyncram_8pq1:auto_generated|ram_block1a2,
RAM_PACKING,18,M4K,36,36,SimpleDual,0,4,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:mapRam|altsyncram:rRAM_rtl_0|altsyncram_8pq1:auto_generated|ram_block1a4,
RAM_PACKING,18,M4K,36,36,SimpleDual,0,5,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:mapRam|altsyncram:rRAM_rtl_0|altsyncram_8pq1:auto_generated|ram_block1a5,
RAM_PACKING,19,M4K,4,4,SimpleDual,0,0,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[0].ram|altsyncram:rRAM_rtl_0|altsyncram_i5r1:auto_generated|ram_block1a13,
RAM_PACKING,19,M4K,4,4,SimpleDual,0,1,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[0].ram|altsyncram:rRAM_rtl_0|altsyncram_i5r1:auto_generated|ram_block1a14,
RAM_PACKING,19,M4K,4,4,SimpleDual,0,2,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[0].ram|altsyncram:rRAM_rtl_0|altsyncram_i5r1:auto_generated|ram_block1a15,
RAM_PACKING,19,M4K,4,4,SimpleDual,0,3,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[0].ram|altsyncram:rRAM_rtl_0|altsyncram_i5r1:auto_generated|ram_block1a16,
RAM_PACKING,20,M4K,4,4,SimpleDual,0,1,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[0].ram|altsyncram:rRAM_rtl_0|altsyncram_i5r1:auto_generated|ram_block1a17,
RAM_PACKING,20,M4K,4,4,SimpleDual,0,2,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[0].ram|altsyncram:rRAM_rtl_0|altsyncram_i5r1:auto_generated|ram_block1a18,
RAM_PACKING,20,M4K,4,4,SimpleDual,0,3,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[0].ram|altsyncram:rRAM_rtl_0|altsyncram_i5r1:auto_generated|ram_block1a19,
RAM_PACKING,20,M4K,4,4,SimpleDual,0,0,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[0].ram|altsyncram:rRAM_rtl_0|altsyncram_i5r1:auto_generated|ram_block1a1,
RAM_PACKING,21,M4K,4,4,SimpleDual,0,0,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[0].ram|altsyncram:rRAM_rtl_0|altsyncram_i5r1:auto_generated|ram_block1a20,
RAM_PACKING,21,M4K,4,4,SimpleDual,0,1,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[0].ram|altsyncram:rRAM_rtl_0|altsyncram_i5r1:auto_generated|ram_block1a21,
RAM_PACKING,21,M4K,4,4,SimpleDual,0,2,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[0].ram|altsyncram:rRAM_rtl_0|altsyncram_i5r1:auto_generated|ram_block1a22,
RAM_PACKING,21,M4K,4,4,SimpleDual,0,3,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[0].ram|altsyncram:rRAM_rtl_0|altsyncram_i5r1:auto_generated|ram_block1a23,
RAM_PACKING,22,M4K,4,4,SimpleDual,0,0,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[0].ram|altsyncram:rRAM_rtl_0|altsyncram_i5r1:auto_generated|ram_block1a24,
RAM_PACKING,22,M4K,4,4,SimpleDual,0,1,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[0].ram|altsyncram:rRAM_rtl_0|altsyncram_i5r1:auto_generated|ram_block1a25,
RAM_PACKING,22,M4K,4,4,SimpleDual,0,2,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[0].ram|altsyncram:rRAM_rtl_0|altsyncram_i5r1:auto_generated|ram_block1a26,
RAM_PACKING,22,M4K,4,4,SimpleDual,0,3,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[0].ram|altsyncram:rRAM_rtl_0|altsyncram_i5r1:auto_generated|ram_block1a27,
RAM_PACKING,23,M4K,4,4,SimpleDual,0,1,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[0].ram|altsyncram:rRAM_rtl_0|altsyncram_i5r1:auto_generated|ram_block1a28,
RAM_PACKING,23,M4K,4,4,SimpleDual,0,2,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[0].ram|altsyncram:rRAM_rtl_0|altsyncram_i5r1:auto_generated|ram_block1a29,
RAM_PACKING,23,M4K,4,4,SimpleDual,0,0,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[0].ram|altsyncram:rRAM_rtl_0|altsyncram_i5r1:auto_generated|ram_block1a2,
RAM_PACKING,23,M4K,4,4,SimpleDual,0,3,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[0].ram|altsyncram:rRAM_rtl_0|altsyncram_i5r1:auto_generated|ram_block1a30,
RAM_PACKING,24,M4K,4,4,SimpleDual,0,3,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[0].ram|altsyncram:rRAM_rtl_0|altsyncram_i5r1:auto_generated|ram_block1a31,
RAM_PACKING,24,M4K,4,4,SimpleDual,0,0,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[0].ram|altsyncram:rRAM_rtl_0|altsyncram_i5r1:auto_generated|ram_block1a3,
RAM_PACKING,24,M4K,4,4,SimpleDual,0,1,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[0].ram|altsyncram:rRAM_rtl_0|altsyncram_i5r1:auto_generated|ram_block1a4,
RAM_PACKING,24,M4K,4,4,SimpleDual,0,2,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[0].ram|altsyncram:rRAM_rtl_0|altsyncram_i5r1:auto_generated|ram_block1a5,
RAM_PACKING,25,M4K,4,4,SimpleDual,0,0,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[1].ram|altsyncram:rRAM_rtl_0|altsyncram_i5r1:auto_generated|ram_block1a0,
RAM_PACKING,25,M4K,4,4,SimpleDual,0,1,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[1].ram|altsyncram:rRAM_rtl_0|altsyncram_i5r1:auto_generated|ram_block1a1,
RAM_PACKING,25,M4K,4,4,SimpleDual,0,2,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[1].ram|altsyncram:rRAM_rtl_0|altsyncram_i5r1:auto_generated|ram_block1a2,
RAM_PACKING,25,M4K,4,4,SimpleDual,0,3,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[1].ram|altsyncram:rRAM_rtl_0|altsyncram_i5r1:auto_generated|ram_block1a3,
RAM_PACKING,26,M4K,4,4,SimpleDual,0,0,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[1].ram|altsyncram:rRAM_rtl_0|altsyncram_i5r1:auto_generated|ram_block1a4,
RAM_PACKING,26,M4K,4,4,SimpleDual,0,1,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[1].ram|altsyncram:rRAM_rtl_0|altsyncram_i5r1:auto_generated|ram_block1a5,
RAM_PACKING,26,M4K,4,4,SimpleDual,0,2,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[1].ram|altsyncram:rRAM_rtl_0|altsyncram_i5r1:auto_generated|ram_block1a6,
RAM_PACKING,26,M4K,4,4,SimpleDual,0,3,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[1].ram|altsyncram:rRAM_rtl_0|altsyncram_i5r1:auto_generated|ram_block1a7,
RAM_PACKING,27,M4K,4,4,SimpleDual,0,0,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[0].ram|altsyncram:rRAM_rtl_0|altsyncram_i5r1:auto_generated|ram_block1a6,
RAM_PACKING,27,M4K,4,4,SimpleDual,0,1,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[0].ram|altsyncram:rRAM_rtl_0|altsyncram_i5r1:auto_generated|ram_block1a7,
RAM_PACKING,27,M4K,4,4,SimpleDual,0,2,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[0].ram|altsyncram:rRAM_rtl_0|altsyncram_i5r1:auto_generated|ram_block1a8,
RAM_PACKING,27,M4K,4,4,SimpleDual,0,3,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[0].ram|altsyncram:rRAM_rtl_0|altsyncram_i5r1:auto_generated|ram_block1a9,
RAM_PACKING,28,M4K,4,4,SimpleDual,0,0,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[1].ram|altsyncram:rRAM_rtl_0|altsyncram_i5r1:auto_generated|ram_block1a8,
RAM_PACKING,28,M4K,4,4,SimpleDual,0,1,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[1].ram|altsyncram:rRAM_rtl_0|altsyncram_i5r1:auto_generated|ram_block1a9,
RAM_PACKING,28,M4K,4,4,SimpleDual,0,2,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[1].ram|altsyncram:rRAM_rtl_0|altsyncram_i5r1:auto_generated|ram_block1a10,
RAM_PACKING,28,M4K,4,4,SimpleDual,0,3,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[1].ram|altsyncram:rRAM_rtl_0|altsyncram_i5r1:auto_generated|ram_block1a11,
RAM_PACKING,29,M4K,4,4,SimpleDual,0,0,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[1].ram|altsyncram:rRAM_rtl_0|altsyncram_i5r1:auto_generated|ram_block1a12,
RAM_PACKING,29,M4K,4,4,SimpleDual,0,1,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[1].ram|altsyncram:rRAM_rtl_0|altsyncram_i5r1:auto_generated|ram_block1a13,
RAM_PACKING,29,M4K,4,4,SimpleDual,0,2,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[1].ram|altsyncram:rRAM_rtl_0|altsyncram_i5r1:auto_generated|ram_block1a14,
RAM_PACKING,29,M4K,4,4,SimpleDual,0,3,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[1].ram|altsyncram:rRAM_rtl_0|altsyncram_i5r1:auto_generated|ram_block1a15,
RAM_PACKING,30,M4K,4,4,SimpleDual,0,0,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[1].ram|altsyncram:rRAM_rtl_0|altsyncram_i5r1:auto_generated|ram_block1a16,
RAM_PACKING,30,M4K,4,4,SimpleDual,0,1,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[1].ram|altsyncram:rRAM_rtl_0|altsyncram_i5r1:auto_generated|ram_block1a17,
RAM_PACKING,30,M4K,4,4,SimpleDual,0,2,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[1].ram|altsyncram:rRAM_rtl_0|altsyncram_i5r1:auto_generated|ram_block1a18,
RAM_PACKING,30,M4K,4,4,SimpleDual,0,3,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[1].ram|altsyncram:rRAM_rtl_0|altsyncram_i5r1:auto_generated|ram_block1a19,
RAM_PACKING,31,M4K,4,4,SimpleDual,0,0,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[1].ram|altsyncram:rRAM_rtl_0|altsyncram_i5r1:auto_generated|ram_block1a20,
RAM_PACKING,31,M4K,4,4,SimpleDual,0,1,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[1].ram|altsyncram:rRAM_rtl_0|altsyncram_i5r1:auto_generated|ram_block1a21,
RAM_PACKING,31,M4K,4,4,SimpleDual,0,2,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[1].ram|altsyncram:rRAM_rtl_0|altsyncram_i5r1:auto_generated|ram_block1a22,
RAM_PACKING,31,M4K,4,4,SimpleDual,0,3,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[1].ram|altsyncram:rRAM_rtl_0|altsyncram_i5r1:auto_generated|ram_block1a23,
RAM_PACKING,32,M4K,4,4,SimpleDual,0,0,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[1].ram|altsyncram:rRAM_rtl_0|altsyncram_i5r1:auto_generated|ram_block1a24,
RAM_PACKING,32,M4K,4,4,SimpleDual,0,1,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[1].ram|altsyncram:rRAM_rtl_0|altsyncram_i5r1:auto_generated|ram_block1a25,
RAM_PACKING,32,M4K,4,4,SimpleDual,0,2,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[1].ram|altsyncram:rRAM_rtl_0|altsyncram_i5r1:auto_generated|ram_block1a26,
RAM_PACKING,32,M4K,4,4,SimpleDual,0,3,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[1].ram|altsyncram:rRAM_rtl_0|altsyncram_i5r1:auto_generated|ram_block1a27,
RAM_PACKING,33,M4K,4,4,SimpleDual,0,0,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[1].ram|altsyncram:rRAM_rtl_0|altsyncram_i5r1:auto_generated|ram_block1a28,
RAM_PACKING,33,M4K,4,4,SimpleDual,0,1,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[1].ram|altsyncram:rRAM_rtl_0|altsyncram_i5r1:auto_generated|ram_block1a29,
RAM_PACKING,33,M4K,4,4,SimpleDual,0,2,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[1].ram|altsyncram:rRAM_rtl_0|altsyncram_i5r1:auto_generated|ram_block1a30,
RAM_PACKING,33,M4K,4,4,SimpleDual,0,3,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[1].ram|altsyncram:rRAM_rtl_0|altsyncram_i5r1:auto_generated|ram_block1a31,
RAM_PACKING,34,M4K,36,36,SimpleDual,0,0,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][0],
RAM_PACKING,34,M4K,36,36,SimpleDual,0,5,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][15],
RAM_PACKING,34,M4K,36,36,SimpleDual,0,4,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][14],
RAM_PACKING,34,M4K,36,36,SimpleDual,0,3,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][13],
RAM_PACKING,34,M4K,36,36,SimpleDual,0,2,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][12],
RAM_PACKING,34,M4K,36,36,SimpleDual,0,1,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][11],
RAM_PACKING,34,M4K,36,36,SimpleDual,0,8,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][18],
RAM_PACKING,34,M4K,36,36,SimpleDual,0,7,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][17],
RAM_PACKING,34,M4K,36,36,SimpleDual,0,6,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][16],
RAM_PACKING,34,M4K,36,36,SimpleDual,0,11,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][21],
RAM_PACKING,34,M4K,36,36,SimpleDual,0,10,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][20],
RAM_PACKING,34,M4K,36,36,SimpleDual,0,9,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][19],
RAM_PACKING,34,M4K,36,36,SimpleDual,0,15,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][30],
RAM_PACKING,34,M4K,36,36,SimpleDual,0,25,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][94],
RAM_PACKING,34,M4K,36,36,SimpleDual,0,13,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][27],
RAM_PACKING,34,M4K,36,36,SimpleDual,0,14,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][28],
RAM_PACKING,34,M4K,36,36,SimpleDual,0,12,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][26],
RAM_PACKING,34,M4K,36,36,SimpleDual,0,16,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][31],
RAM_PACKING,34,M4K,36,36,SimpleDual,0,26,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][95],
RAM_PACKING,34,M4K,36,36,SimpleDual,0,17,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][32],
RAM_PACKING,34,M4K,36,36,SimpleDual,0,27,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][96],
RAM_PACKING,34,M4K,36,36,SimpleDual,0,18,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][33],
RAM_PACKING,34,M4K,36,36,SimpleDual,0,28,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][97],
RAM_PACKING,34,M4K,36,36,SimpleDual,0,19,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][34],
RAM_PACKING,34,M4K,36,36,SimpleDual,0,29,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][98],
RAM_PACKING,34,M4K,36,36,SimpleDual,0,20,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][35],
RAM_PACKING,34,M4K,36,36,SimpleDual,0,30,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][99],
RAM_PACKING,34,M4K,36,36,SimpleDual,0,21,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][36],
RAM_PACKING,34,M4K,36,36,SimpleDual,0,31,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][100],
RAM_PACKING,34,M4K,36,36,SimpleDual,0,22,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][37],
RAM_PACKING,34,M4K,36,36,SimpleDual,0,32,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][101],
RAM_PACKING,34,M4K,36,36,SimpleDual,0,23,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][38],
RAM_PACKING,34,M4K,36,36,SimpleDual,0,33,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][102],
RAM_PACKING,34,M4K,36,36,SimpleDual,0,24,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][39],
RAM_PACKING,34,M4K,36,36,SimpleDual,0,34,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][103],
RAM_PACKING,34,M4K,36,36,SimpleDual,0,35,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][104],
RAM_PACKING,35,M4K,36,36,SimpleDual,0,1,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][13],
RAM_PACKING,35,M4K,36,36,SimpleDual,0,0,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][11],
RAM_PACKING,35,M4K,36,36,SimpleDual,0,2,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][26],
RAM_PACKING,35,M4K,36,36,SimpleDual,0,3,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][27],
RAM_PACKING,35,M4K,36,36,SimpleDual,0,4,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][28],
RAM_PACKING,35,M4K,36,36,SimpleDual,0,12,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][94],
RAM_PACKING,35,M4K,36,36,SimpleDual,0,5,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][30],
RAM_PACKING,35,M4K,36,36,SimpleDual,0,13,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][95],
RAM_PACKING,35,M4K,36,36,SimpleDual,0,14,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][96],
RAM_PACKING,35,M4K,36,36,SimpleDual,0,15,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][97],
RAM_PACKING,35,M4K,36,36,SimpleDual,0,16,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][98],
RAM_PACKING,35,M4K,36,36,SimpleDual,0,17,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][99],
RAM_PACKING,35,M4K,36,36,SimpleDual,0,18,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][100],
RAM_PACKING,35,M4K,36,36,SimpleDual,0,19,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][102],
RAM_PACKING,35,M4K,36,36,SimpleDual,0,20,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][103],
RAM_PACKING,35,M4K,36,36,SimpleDual,0,21,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][104],
RAM_PACKING,35,M4K,36,36,SimpleDual,0,22,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][105],
RAM_PACKING,35,M4K,36,36,SimpleDual,0,23,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][106],
RAM_PACKING,35,M4K,36,36,SimpleDual,0,6,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][42],
RAM_PACKING,35,M4K,36,36,SimpleDual,0,24,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][107],
RAM_PACKING,35,M4K,36,36,SimpleDual,0,7,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][43],
RAM_PACKING,35,M4K,36,36,SimpleDual,0,25,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][108],
RAM_PACKING,35,M4K,36,36,SimpleDual,0,26,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][109],
RAM_PACKING,35,M4K,36,36,SimpleDual,0,27,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][110],
RAM_PACKING,35,M4K,36,36,SimpleDual,0,28,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][111],
RAM_PACKING,35,M4K,36,36,SimpleDual,0,29,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][112],
RAM_PACKING,35,M4K,36,36,SimpleDual,0,8,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][48],
RAM_PACKING,35,M4K,36,36,SimpleDual,0,30,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][113],
RAM_PACKING,35,M4K,36,36,SimpleDual,0,31,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][114],
RAM_PACKING,35,M4K,36,36,SimpleDual,0,9,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][50],
RAM_PACKING,35,M4K,36,36,SimpleDual,0,32,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][115],
RAM_PACKING,35,M4K,36,36,SimpleDual,0,10,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][51],
RAM_PACKING,35,M4K,36,36,SimpleDual,0,33,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][116],
RAM_PACKING,35,M4K,36,36,SimpleDual,0,11,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][52],
RAM_PACKING,35,M4K,36,36,SimpleDual,0,34,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][117],
RAM_PACKING,35,M4K,36,36,SimpleDual,0,35,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][118],
RAM_PACKING,36,M4K,36,36,SimpleDual,0,6,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_kpq1:auto_generated|ram_block1a9,
RAM_PACKING,36,M4K,36,36,SimpleDual,0,5,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_kpq1:auto_generated|ram_block1a8,
RAM_PACKING,36,M4K,36,36,SimpleDual,0,4,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_kpq1:auto_generated|ram_block1a7,
RAM_PACKING,36,M4K,36,36,SimpleDual,0,3,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_kpq1:auto_generated|ram_block1a6,
RAM_PACKING,36,M4K,36,36,SimpleDual,0,2,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_kpq1:auto_generated|ram_block1a3,
RAM_PACKING,36,M4K,36,36,SimpleDual,0,1,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_kpq1:auto_generated|ram_block1a2,
RAM_PACKING,36,M4K,36,36,SimpleDual,0,0,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_kpq1:auto_generated|ram_block1a1,
RAM_PACKING,36,M4K,36,36,SimpleDual,0,7,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_kpq1:auto_generated|ram_block1a10,
RAM_PACKING,36,M4K,36,36,SimpleDual,0,8,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_kpq1:auto_generated|ram_block1a11,
RAM_PACKING,36,M4K,36,36,SimpleDual,0,9,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_kpq1:auto_generated|ram_block1a12,
RAM_PACKING,36,M4K,36,36,SimpleDual,0,10,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_kpq1:auto_generated|ram_block1a13,
RAM_PACKING,36,M4K,36,36,SimpleDual,0,11,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_kpq1:auto_generated|ram_block1a14,
RAM_PACKING,36,M4K,36,36,SimpleDual,0,12,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_kpq1:auto_generated|ram_block1a15,
RAM_PACKING,36,M4K,36,36,SimpleDual,0,13,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_kpq1:auto_generated|ram_block1a16,
RAM_PACKING,36,M4K,36,36,SimpleDual,0,14,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_kpq1:auto_generated|ram_block1a17,
RAM_PACKING,36,M4K,36,36,SimpleDual,0,15,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_kpq1:auto_generated|ram_block1a18,
RAM_PACKING,36,M4K,36,36,SimpleDual,0,16,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_kpq1:auto_generated|ram_block1a19,
RAM_PACKING,36,M4K,36,36,SimpleDual,0,17,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_kpq1:auto_generated|ram_block1a20,
RAM_PACKING,36,M4K,36,36,SimpleDual,0,18,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_kpq1:auto_generated|ram_block1a21,
RAM_PACKING,36,M4K,36,36,SimpleDual,0,19,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_kpq1:auto_generated|ram_block1a22,
RAM_PACKING,36,M4K,36,36,SimpleDual,0,20,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_kpq1:auto_generated|ram_block1a23,
RAM_PACKING,36,M4K,36,36,SimpleDual,0,21,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_kpq1:auto_generated|ram_block1a24,
RAM_PACKING,36,M4K,36,36,SimpleDual,0,22,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_kpq1:auto_generated|ram_block1a25,
RAM_PACKING,36,M4K,36,36,SimpleDual,0,23,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_kpq1:auto_generated|ram_block1a26,
RAM_PACKING,36,M4K,36,36,SimpleDual,0,24,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_kpq1:auto_generated|ram_block1a27,
RAM_PACKING,36,M4K,36,36,SimpleDual,0,25,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_kpq1:auto_generated|ram_block1a28,
RAM_PACKING,36,M4K,36,36,SimpleDual,0,26,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_kpq1:auto_generated|ram_block1a29,
RAM_PACKING,36,M4K,36,36,SimpleDual,0,27,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_kpq1:auto_generated|ram_block1a30,
RAM_PACKING,36,M4K,36,36,SimpleDual,0,28,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_kpq1:auto_generated|ram_block1a31,
RAM_PACKING,37,M4K,36,36,SimpleDual,0,28,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_kpq1:auto_generated|ram_block1a47,
RAM_PACKING,37,M4K,36,36,SimpleDual,0,24,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_kpq1:auto_generated|ram_block1a42,
RAM_PACKING,37,M4K,36,36,SimpleDual,0,25,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_kpq1:auto_generated|ram_block1a43,
RAM_PACKING,37,M4K,36,36,SimpleDual,0,26,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_kpq1:auto_generated|ram_block1a44,
RAM_PACKING,37,M4K,36,36,SimpleDual,0,27,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_kpq1:auto_generated|ram_block1a45,
RAM_PACKING,37,M4K,36,36,SimpleDual,0,1,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_kpq1:auto_generated|ram_block1a1,
RAM_PACKING,37,M4K,36,36,SimpleDual,0,0,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_kpq1:auto_generated|ram_block1a0,
RAM_PACKING,37,M4K,36,36,SimpleDual,0,2,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_kpq1:auto_generated|ram_block1a10,
RAM_PACKING,37,M4K,36,36,SimpleDual,0,3,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_kpq1:auto_generated|ram_block1a11,
RAM_PACKING,37,M4K,36,36,SimpleDual,0,4,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_kpq1:auto_generated|ram_block1a12,
RAM_PACKING,37,M4K,36,36,SimpleDual,0,5,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_kpq1:auto_generated|ram_block1a13,
RAM_PACKING,37,M4K,36,36,SimpleDual,0,6,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_kpq1:auto_generated|ram_block1a14,
RAM_PACKING,37,M4K,36,36,SimpleDual,0,7,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_kpq1:auto_generated|ram_block1a15,
RAM_PACKING,37,M4K,36,36,SimpleDual,0,8,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_kpq1:auto_generated|ram_block1a16,
RAM_PACKING,37,M4K,36,36,SimpleDual,0,9,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_kpq1:auto_generated|ram_block1a17,
RAM_PACKING,37,M4K,36,36,SimpleDual,0,10,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_kpq1:auto_generated|ram_block1a18,
RAM_PACKING,37,M4K,36,36,SimpleDual,0,11,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_kpq1:auto_generated|ram_block1a19,
RAM_PACKING,37,M4K,36,36,SimpleDual,0,12,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_kpq1:auto_generated|ram_block1a20,
RAM_PACKING,37,M4K,36,36,SimpleDual,0,13,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_kpq1:auto_generated|ram_block1a21,
RAM_PACKING,37,M4K,36,36,SimpleDual,0,14,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_kpq1:auto_generated|ram_block1a22,
RAM_PACKING,37,M4K,36,36,SimpleDual,0,15,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_kpq1:auto_generated|ram_block1a23,
RAM_PACKING,37,M4K,36,36,SimpleDual,0,16,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_kpq1:auto_generated|ram_block1a24,
RAM_PACKING,37,M4K,36,36,SimpleDual,0,17,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_kpq1:auto_generated|ram_block1a25,
RAM_PACKING,37,M4K,36,36,SimpleDual,0,18,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_kpq1:auto_generated|ram_block1a26,
RAM_PACKING,37,M4K,36,36,SimpleDual,0,19,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_kpq1:auto_generated|ram_block1a27,
RAM_PACKING,37,M4K,36,36,SimpleDual,0,20,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_kpq1:auto_generated|ram_block1a28,
RAM_PACKING,37,M4K,36,36,SimpleDual,0,21,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_kpq1:auto_generated|ram_block1a29,
RAM_PACKING,37,M4K,36,36,SimpleDual,0,22,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_kpq1:auto_generated|ram_block1a30,
RAM_PACKING,37,M4K,36,36,SimpleDual,0,23,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_kpq1:auto_generated|ram_block1a31,
RAM_PACKING,38,M4K,36,36,SimpleDual,0,10,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][105],
RAM_PACKING,38,M4K,36,36,SimpleDual,0,11,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][106],
RAM_PACKING,38,M4K,36,36,SimpleDual,0,0,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][43],
RAM_PACKING,38,M4K,36,36,SimpleDual,0,12,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][107],
RAM_PACKING,38,M4K,36,36,SimpleDual,0,13,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][108],
RAM_PACKING,38,M4K,36,36,SimpleDual,0,14,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][109],
RAM_PACKING,38,M4K,36,36,SimpleDual,0,15,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][110],
RAM_PACKING,38,M4K,36,36,SimpleDual,0,16,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][111],
RAM_PACKING,38,M4K,36,36,SimpleDual,0,1,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][48],
RAM_PACKING,38,M4K,36,36,SimpleDual,0,17,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][112],
RAM_PACKING,38,M4K,36,36,SimpleDual,0,18,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][113],
RAM_PACKING,38,M4K,36,36,SimpleDual,0,19,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][114],
RAM_PACKING,38,M4K,36,36,SimpleDual,0,20,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][115],
RAM_PACKING,38,M4K,36,36,SimpleDual,0,21,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][116],
RAM_PACKING,38,M4K,36,36,SimpleDual,0,22,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][117],
RAM_PACKING,38,M4K,36,36,SimpleDual,0,23,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][118],
RAM_PACKING,38,M4K,36,36,SimpleDual,0,24,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][119],
RAM_PACKING,38,M4K,36,36,SimpleDual,0,25,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][120],
RAM_PACKING,38,M4K,36,36,SimpleDual,0,26,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][121],
RAM_PACKING,38,M4K,36,36,SimpleDual,0,27,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][122],
RAM_PACKING,38,M4K,36,36,SimpleDual,0,2,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][59],
RAM_PACKING,38,M4K,36,36,SimpleDual,0,28,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][123],
RAM_PACKING,38,M4K,36,36,SimpleDual,0,3,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][60],
RAM_PACKING,38,M4K,36,36,SimpleDual,0,29,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][124],
RAM_PACKING,38,M4K,36,36,SimpleDual,0,4,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][61],
RAM_PACKING,38,M4K,36,36,SimpleDual,0,30,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][125],
RAM_PACKING,38,M4K,36,36,SimpleDual,0,5,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][62],
RAM_PACKING,38,M4K,36,36,SimpleDual,0,31,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][126],
RAM_PACKING,38,M4K,36,36,SimpleDual,0,6,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][63],
RAM_PACKING,38,M4K,36,36,SimpleDual,0,32,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][127],
RAM_PACKING,38,M4K,36,36,SimpleDual,0,7,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][64],
RAM_PACKING,38,M4K,36,36,SimpleDual,0,33,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][128],
RAM_PACKING,38,M4K,36,36,SimpleDual,0,8,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][65],
RAM_PACKING,38,M4K,36,36,SimpleDual,0,34,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][129],
RAM_PACKING,38,M4K,36,36,SimpleDual,0,9,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][66],
RAM_PACKING,38,M4K,36,36,SimpleDual,0,35,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][130],
RAM_PACKING,39,M4K,36,36,SimpleDual,0,19,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][119],
RAM_PACKING,39,M4K,36,36,SimpleDual,0,1,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][55],
RAM_PACKING,39,M4K,36,36,SimpleDual,0,20,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][120],
RAM_PACKING,39,M4K,36,36,SimpleDual,0,21,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][121],
RAM_PACKING,39,M4K,36,36,SimpleDual,0,2,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][57],
RAM_PACKING,39,M4K,36,36,SimpleDual,0,22,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][122],
RAM_PACKING,39,M4K,36,36,SimpleDual,0,23,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][123],
RAM_PACKING,39,M4K,36,36,SimpleDual,0,24,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][124],
RAM_PACKING,39,M4K,36,36,SimpleDual,0,3,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][60],
RAM_PACKING,39,M4K,36,36,SimpleDual,0,25,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][125],
RAM_PACKING,39,M4K,36,36,SimpleDual,0,4,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][61],
RAM_PACKING,39,M4K,36,36,SimpleDual,0,5,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][64],
RAM_PACKING,39,M4K,36,36,SimpleDual,0,6,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][81],
RAM_PACKING,39,M4K,36,36,SimpleDual,0,7,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][82],
RAM_PACKING,39,M4K,36,36,SimpleDual,0,8,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][83],
RAM_PACKING,39,M4K,36,36,SimpleDual,0,9,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][84],
RAM_PACKING,39,M4K,36,36,SimpleDual,0,10,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][85],
RAM_PACKING,39,M4K,36,36,SimpleDual,0,11,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][86],
RAM_PACKING,39,M4K,36,36,SimpleDual,0,12,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][87],
RAM_PACKING,39,M4K,36,36,SimpleDual,0,13,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][88],
RAM_PACKING,39,M4K,36,36,SimpleDual,0,14,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][89],
RAM_PACKING,39,M4K,36,36,SimpleDual,0,15,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][90],
RAM_PACKING,39,M4K,36,36,SimpleDual,0,16,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][91],
RAM_PACKING,39,M4K,36,36,SimpleDual,0,17,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][92],
RAM_PACKING,39,M4K,36,36,SimpleDual,0,18,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][93],
RAM_PACKING,39,M4K,36,36,SimpleDual,0,0,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][1],
RAM_PACKING,40,M4K,36,36,SimpleDual,0,0,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][67],
RAM_PACKING,40,M4K,36,36,SimpleDual,0,15,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][131],
RAM_PACKING,40,M4K,36,36,SimpleDual,0,1,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][68],
RAM_PACKING,40,M4K,36,36,SimpleDual,0,16,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][132],
RAM_PACKING,40,M4K,36,36,SimpleDual,0,2,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][69],
RAM_PACKING,40,M4K,36,36,SimpleDual,0,17,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][133],
RAM_PACKING,40,M4K,36,36,SimpleDual,0,3,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][70],
RAM_PACKING,40,M4K,36,36,SimpleDual,0,18,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][134],
RAM_PACKING,40,M4K,36,36,SimpleDual,0,4,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][71],
RAM_PACKING,40,M4K,36,36,SimpleDual,0,19,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][135],
RAM_PACKING,40,M4K,36,36,SimpleDual,0,5,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][72],
RAM_PACKING,40,M4K,36,36,SimpleDual,0,20,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][136],
RAM_PACKING,40,M4K,36,36,SimpleDual,0,6,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][73],
RAM_PACKING,40,M4K,36,36,SimpleDual,0,21,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][137],
RAM_PACKING,40,M4K,36,36,SimpleDual,0,7,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][74],
RAM_PACKING,40,M4K,36,36,SimpleDual,0,22,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][138],
RAM_PACKING,40,M4K,36,36,SimpleDual,0,23,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][139],
RAM_PACKING,40,M4K,36,36,SimpleDual,0,24,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][140],
RAM_PACKING,40,M4K,36,36,SimpleDual,0,25,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][141],
RAM_PACKING,40,M4K,36,36,SimpleDual,0,26,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][142],
RAM_PACKING,40,M4K,36,36,SimpleDual,0,27,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][143],
RAM_PACKING,40,M4K,36,36,SimpleDual,0,28,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][144],
RAM_PACKING,40,M4K,36,36,SimpleDual,0,8,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][81],
RAM_PACKING,40,M4K,36,36,SimpleDual,0,29,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][145],
RAM_PACKING,40,M4K,36,36,SimpleDual,0,9,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][82],
RAM_PACKING,40,M4K,36,36,SimpleDual,0,30,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][146],
RAM_PACKING,40,M4K,36,36,SimpleDual,0,10,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][83],
RAM_PACKING,40,M4K,36,36,SimpleDual,0,31,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][147],
RAM_PACKING,40,M4K,36,36,SimpleDual,0,11,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][84],
RAM_PACKING,40,M4K,36,36,SimpleDual,0,32,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][148],
RAM_PACKING,40,M4K,36,36,SimpleDual,0,12,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][85],
RAM_PACKING,40,M4K,36,36,SimpleDual,0,33,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][149],
RAM_PACKING,40,M4K,36,36,SimpleDual,0,13,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][86],
RAM_PACKING,40,M4K,36,36,SimpleDual,0,34,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][150],
RAM_PACKING,40,M4K,36,36,SimpleDual,0,14,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][87],
RAM_PACKING,40,M4K,36,36,SimpleDual,0,35,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][151],
RAM_PACKING,41,M4K,36,36,SimpleDual,0,2,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][88],
RAM_PACKING,41,M4K,36,36,SimpleDual,0,8,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][152],
RAM_PACKING,41,M4K,36,36,SimpleDual,0,3,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][89],
RAM_PACKING,41,M4K,36,36,SimpleDual,0,9,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][153],
RAM_PACKING,41,M4K,36,36,SimpleDual,0,4,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][90],
RAM_PACKING,41,M4K,36,36,SimpleDual,0,10,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][154],
RAM_PACKING,41,M4K,36,36,SimpleDual,0,5,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][91],
RAM_PACKING,41,M4K,36,36,SimpleDual,0,11,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][155],
RAM_PACKING,41,M4K,36,36,SimpleDual,0,6,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][92],
RAM_PACKING,41,M4K,36,36,SimpleDual,0,12,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][156],
RAM_PACKING,41,M4K,36,36,SimpleDual,0,7,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][93],
RAM_PACKING,41,M4K,36,36,SimpleDual,0,13,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][157],
RAM_PACKING,41,M4K,36,36,SimpleDual,0,1,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][29],
RAM_PACKING,41,M4K,36,36,SimpleDual,0,0,101000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][1],
RAM_PACKING,42,M4K,36,36,SimpleDual,0,23,110000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|altshift_taps:rPackedFlushed_rtl_0|shift_taps_h3v:auto_generated|altsyncram_i0a1:altsyncram5|ram_block6a43,
RAM_PACKING,42,M4K,36,36,SimpleDual,0,7,110000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|altshift_taps:rPackedFlushed_rtl_0|shift_taps_h3v:auto_generated|altsyncram_i0a1:altsyncram5|ram_block6a10,
RAM_PACKING,42,M4K,36,36,SimpleDual,0,22,110000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|altshift_taps:rPackedFlushed_rtl_0|shift_taps_h3v:auto_generated|altsyncram_i0a1:altsyncram5|ram_block6a42,
RAM_PACKING,42,M4K,36,36,SimpleDual,0,6,110000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|altshift_taps:rPackedFlushed_rtl_0|shift_taps_h3v:auto_generated|altsyncram_i0a1:altsyncram5|ram_block6a9,
RAM_PACKING,42,M4K,36,36,SimpleDual,0,21,110000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|altshift_taps:rPackedFlushed_rtl_0|shift_taps_h3v:auto_generated|altsyncram_i0a1:altsyncram5|ram_block6a41,
RAM_PACKING,42,M4K,36,36,SimpleDual,0,5,110000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|altshift_taps:rPackedFlushed_rtl_0|shift_taps_h3v:auto_generated|altsyncram_i0a1:altsyncram5|ram_block6a8,
RAM_PACKING,42,M4K,36,36,SimpleDual,0,20,110000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|altshift_taps:rPackedFlushed_rtl_0|shift_taps_h3v:auto_generated|altsyncram_i0a1:altsyncram5|ram_block6a40,
RAM_PACKING,42,M4K,36,36,SimpleDual,0,4,110000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|altshift_taps:rPackedFlushed_rtl_0|shift_taps_h3v:auto_generated|altsyncram_i0a1:altsyncram5|ram_block6a7,
RAM_PACKING,42,M4K,36,36,SimpleDual,0,19,110000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|altshift_taps:rPackedFlushed_rtl_0|shift_taps_h3v:auto_generated|altsyncram_i0a1:altsyncram5|ram_block6a39,
RAM_PACKING,42,M4K,36,36,SimpleDual,0,3,110000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|altshift_taps:rPackedFlushed_rtl_0|shift_taps_h3v:auto_generated|altsyncram_i0a1:altsyncram5|ram_block6a6,
RAM_PACKING,42,M4K,36,36,SimpleDual,0,18,110000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|altshift_taps:rPackedFlushed_rtl_0|shift_taps_h3v:auto_generated|altsyncram_i0a1:altsyncram5|ram_block6a38,
RAM_PACKING,42,M4K,36,36,SimpleDual,0,15,110000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|altshift_taps:rPackedFlushed_rtl_0|shift_taps_h3v:auto_generated|altsyncram_i0a1:altsyncram5|ram_block6a33,
RAM_PACKING,42,M4K,36,36,SimpleDual,0,31,110000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|altshift_taps:rPackedFlushed_rtl_0|shift_taps_h3v:auto_generated|altsyncram_i0a1:altsyncram5|ram_block6a65,
RAM_PACKING,42,M4K,36,36,SimpleDual,0,2,110000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|altshift_taps:rPackedFlushed_rtl_0|shift_taps_h3v:auto_generated|altsyncram_i0a1:altsyncram5|ram_block6a5,
RAM_PACKING,42,M4K,36,36,SimpleDual,0,17,110000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|altshift_taps:rPackedFlushed_rtl_0|shift_taps_h3v:auto_generated|altsyncram_i0a1:altsyncram5|ram_block6a37,
RAM_PACKING,42,M4K,36,36,SimpleDual,0,1,110000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|altshift_taps:rPackedFlushed_rtl_0|shift_taps_h3v:auto_generated|altsyncram_i0a1:altsyncram5|ram_block6a4,
RAM_PACKING,42,M4K,36,36,SimpleDual,0,16,110000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|altshift_taps:rPackedFlushed_rtl_0|shift_taps_h3v:auto_generated|altsyncram_i0a1:altsyncram5|ram_block6a36,
RAM_PACKING,42,M4K,36,36,SimpleDual,0,14,110000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|altshift_taps:rPackedFlushed_rtl_0|shift_taps_h3v:auto_generated|altsyncram_i0a1:altsyncram5|ram_block6a32,
RAM_PACKING,42,M4K,36,36,SimpleDual,0,30,110000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|altshift_taps:rPackedFlushed_rtl_0|shift_taps_h3v:auto_generated|altsyncram_i0a1:altsyncram5|ram_block6a64,
RAM_PACKING,42,M4K,36,36,SimpleDual,0,13,110000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|altshift_taps:rPackedFlushed_rtl_0|shift_taps_h3v:auto_generated|altsyncram_i0a1:altsyncram5|ram_block6a31,
RAM_PACKING,42,M4K,36,36,SimpleDual,0,29,110000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|altshift_taps:rPackedFlushed_rtl_0|shift_taps_h3v:auto_generated|altsyncram_i0a1:altsyncram5|ram_block6a63,
RAM_PACKING,42,M4K,36,36,SimpleDual,0,12,110000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|altshift_taps:rPackedFlushed_rtl_0|shift_taps_h3v:auto_generated|altsyncram_i0a1:altsyncram5|ram_block6a30,
RAM_PACKING,42,M4K,36,36,SimpleDual,0,28,110000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|altshift_taps:rPackedFlushed_rtl_0|shift_taps_h3v:auto_generated|altsyncram_i0a1:altsyncram5|ram_block6a62,
RAM_PACKING,42,M4K,36,36,SimpleDual,0,11,110000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|altshift_taps:rPackedFlushed_rtl_0|shift_taps_h3v:auto_generated|altsyncram_i0a1:altsyncram5|ram_block6a29,
RAM_PACKING,42,M4K,36,36,SimpleDual,0,27,110000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|altshift_taps:rPackedFlushed_rtl_0|shift_taps_h3v:auto_generated|altsyncram_i0a1:altsyncram5|ram_block6a61,
RAM_PACKING,42,M4K,36,36,SimpleDual,0,10,110000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|altshift_taps:rPackedFlushed_rtl_0|shift_taps_h3v:auto_generated|altsyncram_i0a1:altsyncram5|ram_block6a28,
RAM_PACKING,42,M4K,36,36,SimpleDual,0,26,110000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|altshift_taps:rPackedFlushed_rtl_0|shift_taps_h3v:auto_generated|altsyncram_i0a1:altsyncram5|ram_block6a60,
RAM_PACKING,42,M4K,36,36,SimpleDual,0,9,110000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|altshift_taps:rPackedFlushed_rtl_0|shift_taps_h3v:auto_generated|altsyncram_i0a1:altsyncram5|ram_block6a27,
RAM_PACKING,42,M4K,36,36,SimpleDual,0,25,110000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|altshift_taps:rPackedFlushed_rtl_0|shift_taps_h3v:auto_generated|altsyncram_i0a1:altsyncram5|ram_block6a59,
RAM_PACKING,42,M4K,36,36,SimpleDual,0,8,110000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|altshift_taps:rPackedFlushed_rtl_0|shift_taps_h3v:auto_generated|altsyncram_i0a1:altsyncram5|ram_block6a26,
RAM_PACKING,42,M4K,36,36,SimpleDual,0,24,110000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|altshift_taps:rPackedFlushed_rtl_0|shift_taps_h3v:auto_generated|altsyncram_i0a1:altsyncram5|ram_block6a58,
RAM_PACKING,42,M4K,36,36,SimpleDual,0,0,110000000000,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|altshift_taps:rPackedFlushed_rtl_0|shift_taps_h3v:auto_generated|altsyncram_i0a1:altsyncram5|ram_block6a3,
RAM_PACKING,43,M4K,36,36,SimpleDual,0,1,100000000110,riffa_wrapper_de4:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|fifo:req_ack_fifo|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_slt1:auto_generated|ram_block1a1,
RAM_PACKING,43,M4K,36,36,SimpleDual,0,0,100000000110,riffa_wrapper_de4:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|fifo:req_ack_fifo|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_slt1:auto_generated|ram_block1a0,
RAM_PACKING,44,M4K,36,36,SimpleDual,0,0,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|ram_1clk_1w_1r:posRam|altsyncram:rRAM_rtl_0|altsyncram_2sq1:auto_generated|ram_block1a0,
RAM_PACKING,44,M4K,36,36,SimpleDual,0,1,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|ram_1clk_1w_1r:posRam|altsyncram:rRAM_rtl_0|altsyncram_2sq1:auto_generated|ram_block1a1,
RAM_PACKING,44,M4K,36,36,SimpleDual,0,2,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|ram_1clk_1w_1r:posRam|altsyncram:rRAM_rtl_0|altsyncram_2sq1:auto_generated|ram_block1a2,
RAM_PACKING,44,M4K,36,36,SimpleDual,0,3,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|ram_1clk_1w_1r:posRam|altsyncram:rRAM_rtl_0|altsyncram_2sq1:auto_generated|ram_block1a3,
RAM_PACKING,44,M4K,36,36,SimpleDual,0,4,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|ram_1clk_1w_1r:posRam|altsyncram:rRAM_rtl_0|altsyncram_2sq1:auto_generated|ram_block1a4,
RAM_PACKING,44,M4K,36,36,SimpleDual,0,5,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|ram_1clk_1w_1r:posRam|altsyncram:rRAM_rtl_0|altsyncram_2sq1:auto_generated|ram_block1a5,
RAM_PACKING,44,M4K,36,36,SimpleDual,0,6,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|ram_1clk_1w_1r:posRam|altsyncram:rRAM_rtl_0|altsyncram_2sq1:auto_generated|ram_block1a6,
RAM_PACKING,44,M4K,36,36,SimpleDual,0,7,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|ram_1clk_1w_1r:posRam|altsyncram:rRAM_rtl_0|altsyncram_2sq1:auto_generated|ram_block1a7,
RAM_PACKING,44,M4K,36,36,SimpleDual,0,8,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|ram_1clk_1w_1r:posRam|altsyncram:rRAM_rtl_0|altsyncram_2sq1:auto_generated|ram_block1a8,
RAM_PACKING,44,M4K,36,36,SimpleDual,0,9,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|ram_1clk_1w_1r:posRam|altsyncram:rRAM_rtl_0|altsyncram_2sq1:auto_generated|ram_block1a9,
RAM_PACKING,44,M4K,36,36,SimpleDual,0,10,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|ram_1clk_1w_1r:posRam|altsyncram:rRAM_rtl_0|altsyncram_2sq1:auto_generated|ram_block1a10,
RAM_PACKING,44,M4K,36,36,SimpleDual,0,11,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|ram_1clk_1w_1r:posRam|altsyncram:rRAM_rtl_0|altsyncram_2sq1:auto_generated|ram_block1a11,
RAM_PACKING,45,M4K,9,9,SimpleDual,0,7,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[7],
RAM_PACKING,45,M4K,9,9,SimpleDual,0,6,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[6],
RAM_PACKING,45,M4K,9,9,SimpleDual,0,5,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[5],
RAM_PACKING,45,M4K,9,9,SimpleDual,0,4,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[4],
RAM_PACKING,45,M4K,9,9,SimpleDual,0,3,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[3],
RAM_PACKING,45,M4K,9,9,SimpleDual,0,2,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[2],
RAM_PACKING,45,M4K,9,9,SimpleDual,0,1,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[1],
RAM_PACKING,45,M4K,9,9,SimpleDual,0,0,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[0],
RAM_PACKING,45,M4K,9,9,SimpleDual,0,8,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[11],
RAM_PACKING,46,M4K,9,9,SimpleDual,0,2,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[10],
RAM_PACKING,46,M4K,9,9,SimpleDual,0,1,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[9],
RAM_PACKING,46,M4K,9,9,SimpleDual,0,0,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[8],
RAM_PACKING,46,M4K,9,9,SimpleDual,0,3,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[12],
RAM_PACKING,46,M4K,9,9,SimpleDual,0,4,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[13],
RAM_PACKING,46,M4K,9,9,SimpleDual,0,5,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[14],
RAM_PACKING,46,M4K,9,9,SimpleDual,0,6,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[15],
RAM_PACKING,46,M4K,9,9,SimpleDual,0,8,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[21],
RAM_PACKING,46,M4K,9,9,SimpleDual,0,7,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[20],
RAM_PACKING,47,M4K,9,9,SimpleDual,0,3,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[19],
RAM_PACKING,47,M4K,9,9,SimpleDual,0,2,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[18],
RAM_PACKING,47,M4K,9,9,SimpleDual,0,1,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[17],
RAM_PACKING,47,M4K,9,9,SimpleDual,0,0,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[16],
RAM_PACKING,47,M4K,9,9,SimpleDual,0,8,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[27],
RAM_PACKING,47,M4K,9,9,SimpleDual,0,7,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[26],
RAM_PACKING,47,M4K,9,9,SimpleDual,0,6,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[25],
RAM_PACKING,47,M4K,9,9,SimpleDual,0,5,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[24],
RAM_PACKING,47,M4K,9,9,SimpleDual,0,4,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[23],
RAM_PACKING,48,M4K,9,9,SimpleDual,0,0,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[22],
RAM_PACKING,48,M4K,9,9,SimpleDual,0,1,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[28],
RAM_PACKING,48,M4K,9,9,SimpleDual,0,2,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[29],
RAM_PACKING,48,M4K,9,9,SimpleDual,0,3,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[30],
RAM_PACKING,48,M4K,9,9,SimpleDual,0,4,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[31],
RAM_PACKING,48,M4K,9,9,SimpleDual,0,7,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[62],
RAM_PACKING,48,M4K,9,9,SimpleDual,0,8,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[63],
RAM_PACKING,48,M4K,9,9,SimpleDual,0,5,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[56],
RAM_PACKING,48,M4K,9,9,SimpleDual,0,6,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[57],
RAM_PACKING,49,M4K,9,9,SimpleDual,0,5,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a37,
RAM_PACKING,49,M4K,9,9,SimpleDual,0,1,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a5,
RAM_PACKING,49,M4K,9,9,SimpleDual,0,4,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a36,
RAM_PACKING,49,M4K,9,9,SimpleDual,0,0,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a4,
RAM_PACKING,49,M4K,9,9,SimpleDual,0,8,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a41,
RAM_PACKING,49,M4K,9,9,SimpleDual,0,3,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a9,
RAM_PACKING,49,M4K,9,9,SimpleDual,0,7,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a40,
RAM_PACKING,49,M4K,9,9,SimpleDual,0,2,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a8,
RAM_PACKING,49,M4K,9,9,SimpleDual,0,6,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a39,
RAM_PACKING,50,M4K,9,9,SimpleDual,0,3,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a7,
RAM_PACKING,50,M4K,9,9,SimpleDual,0,6,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a38,
RAM_PACKING,50,M4K,9,9,SimpleDual,0,2,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a6,
RAM_PACKING,50,M4K,9,9,SimpleDual,0,1,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a3,
RAM_PACKING,50,M4K,9,9,SimpleDual,0,5,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a35,
RAM_PACKING,50,M4K,9,9,SimpleDual,0,0,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a2,
RAM_PACKING,50,M4K,9,9,SimpleDual,0,4,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a34,
RAM_PACKING,50,M4K,9,9,SimpleDual,0,7,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a53,
RAM_PACKING,50,M4K,9,9,SimpleDual,0,8,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a59,
RAM_PACKING,51,M4K,9,9,SimpleDual,0,7,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[7],
RAM_PACKING,51,M4K,9,9,SimpleDual,0,6,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[6],
RAM_PACKING,51,M4K,9,9,SimpleDual,0,5,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[5],
RAM_PACKING,51,M4K,9,9,SimpleDual,0,4,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[4],
RAM_PACKING,51,M4K,9,9,SimpleDual,0,3,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[3],
RAM_PACKING,51,M4K,9,9,SimpleDual,0,2,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[2],
RAM_PACKING,51,M4K,9,9,SimpleDual,0,1,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[1],
RAM_PACKING,51,M4K,9,9,SimpleDual,0,0,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[0],
RAM_PACKING,51,M4K,9,9,SimpleDual,0,8,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[16],
RAM_PACKING,52,M4K,9,9,SimpleDual,0,7,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[15],
RAM_PACKING,52,M4K,9,9,SimpleDual,0,6,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[14],
RAM_PACKING,52,M4K,9,9,SimpleDual,0,5,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[13],
RAM_PACKING,52,M4K,9,9,SimpleDual,0,4,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[12],
RAM_PACKING,52,M4K,9,9,SimpleDual,0,3,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[11],
RAM_PACKING,52,M4K,9,9,SimpleDual,0,2,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[10],
RAM_PACKING,52,M4K,9,9,SimpleDual,0,1,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[9],
RAM_PACKING,52,M4K,9,9,SimpleDual,0,0,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[8],
RAM_PACKING,52,M4K,9,9,SimpleDual,0,8,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[22],
RAM_PACKING,53,M4K,9,9,SimpleDual,0,4,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[21],
RAM_PACKING,53,M4K,9,9,SimpleDual,0,3,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[20],
RAM_PACKING,53,M4K,9,9,SimpleDual,0,2,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[19],
RAM_PACKING,53,M4K,9,9,SimpleDual,0,1,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[18],
RAM_PACKING,53,M4K,9,9,SimpleDual,0,0,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[17],
RAM_PACKING,53,M4K,9,9,SimpleDual,0,5,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[23],
RAM_PACKING,53,M4K,9,9,SimpleDual,0,6,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[24],
RAM_PACKING,53,M4K,9,9,SimpleDual,0,7,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[25],
RAM_PACKING,53,M4K,9,9,SimpleDual,0,8,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[26],
RAM_PACKING,54,M4K,9,9,SimpleDual,0,0,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[27],
RAM_PACKING,54,M4K,9,9,SimpleDual,0,1,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[28],
RAM_PACKING,54,M4K,9,9,SimpleDual,0,2,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[29],
RAM_PACKING,54,M4K,9,9,SimpleDual,0,3,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[30],
RAM_PACKING,54,M4K,9,9,SimpleDual,0,4,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[31],
RAM_PACKING,54,M4K,9,9,SimpleDual,0,7,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[62],
RAM_PACKING,54,M4K,9,9,SimpleDual,0,8,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[63],
RAM_PACKING,54,M4K,9,9,SimpleDual,0,5,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[56],
RAM_PACKING,54,M4K,9,9,SimpleDual,0,6,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[57],
RAM_PACKING,55,M4K,9,9,SimpleDual,0,7,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[7],
RAM_PACKING,55,M4K,9,9,SimpleDual,0,6,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[6],
RAM_PACKING,55,M4K,9,9,SimpleDual,0,5,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[5],
RAM_PACKING,55,M4K,9,9,SimpleDual,0,4,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[4],
RAM_PACKING,55,M4K,9,9,SimpleDual,0,3,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[3],
RAM_PACKING,55,M4K,9,9,SimpleDual,0,2,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[2],
RAM_PACKING,55,M4K,9,9,SimpleDual,0,1,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[1],
RAM_PACKING,55,M4K,9,9,SimpleDual,0,0,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[0],
RAM_PACKING,55,M4K,9,9,SimpleDual,0,8,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[16],
RAM_PACKING,56,M4K,9,9,SimpleDual,0,7,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[15],
RAM_PACKING,56,M4K,9,9,SimpleDual,0,6,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[14],
RAM_PACKING,56,M4K,9,9,SimpleDual,0,5,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[13],
RAM_PACKING,56,M4K,9,9,SimpleDual,0,4,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[12],
RAM_PACKING,56,M4K,9,9,SimpleDual,0,3,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[11],
RAM_PACKING,56,M4K,9,9,SimpleDual,0,2,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[10],
RAM_PACKING,56,M4K,9,9,SimpleDual,0,1,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[9],
RAM_PACKING,56,M4K,9,9,SimpleDual,0,0,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[8],
RAM_PACKING,56,M4K,9,9,SimpleDual,0,8,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[22],
RAM_PACKING,57,M4K,9,9,SimpleDual,0,4,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[21],
RAM_PACKING,57,M4K,9,9,SimpleDual,0,3,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[20],
RAM_PACKING,57,M4K,9,9,SimpleDual,0,2,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[19],
RAM_PACKING,57,M4K,9,9,SimpleDual,0,1,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[18],
RAM_PACKING,57,M4K,9,9,SimpleDual,0,0,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[17],
RAM_PACKING,57,M4K,9,9,SimpleDual,0,5,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[23],
RAM_PACKING,57,M4K,9,9,SimpleDual,0,6,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[24],
RAM_PACKING,57,M4K,9,9,SimpleDual,0,7,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[25],
RAM_PACKING,57,M4K,9,9,SimpleDual,0,8,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[26],
RAM_PACKING,58,M4K,9,9,SimpleDual,0,0,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[27],
RAM_PACKING,58,M4K,9,9,SimpleDual,0,1,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[28],
RAM_PACKING,58,M4K,9,9,SimpleDual,0,2,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[29],
RAM_PACKING,58,M4K,9,9,SimpleDual,0,3,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[30],
RAM_PACKING,58,M4K,9,9,SimpleDual,0,4,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[31],
RAM_PACKING,58,M4K,9,9,SimpleDual,0,7,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[62],
RAM_PACKING,58,M4K,9,9,SimpleDual,0,8,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[63],
RAM_PACKING,58,M4K,9,9,SimpleDual,0,5,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[56],
RAM_PACKING,58,M4K,9,9,SimpleDual,0,6,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[57],
RAM_PACKING,59,M4K,9,9,SimpleDual,0,5,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a60,
RAM_PACKING,59,M4K,9,9,SimpleDual,0,6,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a61,
RAM_PACKING,59,M4K,9,9,SimpleDual,0,7,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a62,
RAM_PACKING,59,M4K,9,9,SimpleDual,0,8,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a63,
RAM_PACKING,59,M4K,9,9,SimpleDual,0,0,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a48,
RAM_PACKING,59,M4K,9,9,SimpleDual,0,1,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a49,
RAM_PACKING,59,M4K,9,9,SimpleDual,0,2,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a50,
RAM_PACKING,59,M4K,9,9,SimpleDual,0,3,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a51,
RAM_PACKING,59,M4K,9,9,SimpleDual,0,4,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a52,
RAM_PACKING,60,M4K,9,9,SimpleDual,0,4,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a54,
RAM_PACKING,60,M4K,9,9,SimpleDual,0,5,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a55,
RAM_PACKING,60,M4K,9,9,SimpleDual,0,6,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a56,
RAM_PACKING,60,M4K,9,9,SimpleDual,0,7,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a57,
RAM_PACKING,60,M4K,9,9,SimpleDual,0,8,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a58,
RAM_PACKING,60,M4K,9,9,SimpleDual,0,0,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a32,
RAM_PACKING,60,M4K,9,9,SimpleDual,0,1,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a33,
RAM_PACKING,60,M4K,9,9,SimpleDual,0,2,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a46,
RAM_PACKING,60,M4K,9,9,SimpleDual,0,3,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a47,
RAM_PACKING,61,M4K,9,9,SimpleDual,0,5,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a42,
RAM_PACKING,61,M4K,9,9,SimpleDual,0,6,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a43,
RAM_PACKING,61,M4K,9,9,SimpleDual,0,7,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a44,
RAM_PACKING,61,M4K,9,9,SimpleDual,0,8,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a45,
RAM_PACKING,61,M4K,9,9,SimpleDual,0,1,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a1,
RAM_PACKING,61,M4K,9,9,SimpleDual,0,0,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a0,
RAM_PACKING,61,M4K,9,9,SimpleDual,0,2,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a10,
RAM_PACKING,61,M4K,9,9,SimpleDual,0,3,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a11,
RAM_PACKING,61,M4K,9,9,SimpleDual,0,4,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a12,
RAM_PACKING,62,M4K,36,36,SimpleDual,0,0,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|ram_1clk_1w_1r:countRam|altsyncram:rRAM_rtl_0|altsyncram_cpq1:auto_generated|ram_block1a0,
RAM_PACKING,62,M4K,36,36,SimpleDual,0,2,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|ram_1clk_1w_1r:countRam|altsyncram:rRAM_rtl_0|altsyncram_cpq1:auto_generated|ram_block1a2,
RAM_PACKING,62,M4K,36,36,SimpleDual,0,1,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|ram_1clk_1w_1r:countRam|altsyncram:rRAM_rtl_0|altsyncram_cpq1:auto_generated|ram_block1a1,
RAM_PACKING,62,M4K,36,36,SimpleDual,0,3,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|ram_1clk_1w_1r:countRam|altsyncram:rRAM_rtl_0|altsyncram_cpq1:auto_generated|ram_block1a3,
RAM_PACKING,62,M4K,36,36,SimpleDual,0,4,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|ram_1clk_1w_1r:countRam|altsyncram:rRAM_rtl_0|altsyncram_cpq1:auto_generated|ram_block1a4,
RAM_PACKING,62,M4K,36,36,SimpleDual,0,5,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|ram_1clk_1w_1r:countRam|altsyncram:rRAM_rtl_0|altsyncram_cpq1:auto_generated|ram_block1a5,
RAM_PACKING,62,M4K,36,36,SimpleDual,0,6,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|ram_1clk_1w_1r:countRam|altsyncram:rRAM_rtl_0|altsyncram_cpq1:auto_generated|ram_block1a6,
RAM_PACKING,62,M4K,36,36,SimpleDual,0,7,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|ram_1clk_1w_1r:countRam|altsyncram:rRAM_rtl_0|altsyncram_cpq1:auto_generated|ram_block1a7,
RAM_PACKING,63,M4K,18,18,SimpleDual,0,0,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[0],
RAM_PACKING,63,M4K,18,18,SimpleDual,0,9,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[32],
RAM_PACKING,63,M4K,18,18,SimpleDual,0,1,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[1],
RAM_PACKING,63,M4K,18,18,SimpleDual,0,10,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[33],
RAM_PACKING,63,M4K,18,18,SimpleDual,0,2,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[2],
RAM_PACKING,63,M4K,18,18,SimpleDual,0,11,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[34],
RAM_PACKING,63,M4K,18,18,SimpleDual,0,3,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[3],
RAM_PACKING,63,M4K,18,18,SimpleDual,0,12,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[35],
RAM_PACKING,63,M4K,18,18,SimpleDual,0,4,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[4],
RAM_PACKING,63,M4K,18,18,SimpleDual,0,13,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[36],
RAM_PACKING,63,M4K,18,18,SimpleDual,0,5,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[5],
RAM_PACKING,63,M4K,18,18,SimpleDual,0,14,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[37],
RAM_PACKING,63,M4K,18,18,SimpleDual,0,6,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[6],
RAM_PACKING,63,M4K,18,18,SimpleDual,0,15,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[38],
RAM_PACKING,63,M4K,18,18,SimpleDual,0,7,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[7],
RAM_PACKING,63,M4K,18,18,SimpleDual,0,16,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[39],
RAM_PACKING,63,M4K,18,18,SimpleDual,0,8,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[8],
RAM_PACKING,63,M4K,18,18,SimpleDual,0,17,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[40],
RAM_PACKING,64,M4K,18,18,SimpleDual,0,0,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[0],
RAM_PACKING,64,M4K,18,18,SimpleDual,0,9,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[32],
RAM_PACKING,64,M4K,18,18,SimpleDual,0,1,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[1],
RAM_PACKING,64,M4K,18,18,SimpleDual,0,10,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[33],
RAM_PACKING,64,M4K,18,18,SimpleDual,0,2,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[2],
RAM_PACKING,64,M4K,18,18,SimpleDual,0,11,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[34],
RAM_PACKING,64,M4K,18,18,SimpleDual,0,3,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[3],
RAM_PACKING,64,M4K,18,18,SimpleDual,0,12,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[35],
RAM_PACKING,64,M4K,18,18,SimpleDual,0,4,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[4],
RAM_PACKING,64,M4K,18,18,SimpleDual,0,13,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[36],
RAM_PACKING,64,M4K,18,18,SimpleDual,0,5,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[5],
RAM_PACKING,64,M4K,18,18,SimpleDual,0,14,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[37],
RAM_PACKING,64,M4K,18,18,SimpleDual,0,6,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[6],
RAM_PACKING,64,M4K,18,18,SimpleDual,0,15,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[38],
RAM_PACKING,64,M4K,18,18,SimpleDual,0,7,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[7],
RAM_PACKING,64,M4K,18,18,SimpleDual,0,16,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[39],
RAM_PACKING,64,M4K,18,18,SimpleDual,0,8,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[8],
RAM_PACKING,64,M4K,18,18,SimpleDual,0,17,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[40],
RAM_PACKING,65,M4K,18,18,SimpleDual,0,0,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[9],
RAM_PACKING,65,M4K,18,18,SimpleDual,0,9,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[41],
RAM_PACKING,65,M4K,18,18,SimpleDual,0,1,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[10],
RAM_PACKING,65,M4K,18,18,SimpleDual,0,10,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[42],
RAM_PACKING,65,M4K,18,18,SimpleDual,0,2,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[11],
RAM_PACKING,65,M4K,18,18,SimpleDual,0,11,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[43],
RAM_PACKING,65,M4K,18,18,SimpleDual,0,3,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[12],
RAM_PACKING,65,M4K,18,18,SimpleDual,0,12,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[44],
RAM_PACKING,65,M4K,18,18,SimpleDual,0,4,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[13],
RAM_PACKING,65,M4K,18,18,SimpleDual,0,13,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[45],
RAM_PACKING,65,M4K,18,18,SimpleDual,0,5,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[14],
RAM_PACKING,65,M4K,18,18,SimpleDual,0,14,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[46],
RAM_PACKING,65,M4K,18,18,SimpleDual,0,6,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[15],
RAM_PACKING,65,M4K,18,18,SimpleDual,0,15,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[47],
RAM_PACKING,65,M4K,18,18,SimpleDual,0,7,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[16],
RAM_PACKING,65,M4K,18,18,SimpleDual,0,16,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[48],
RAM_PACKING,65,M4K,18,18,SimpleDual,0,8,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[17],
RAM_PACKING,65,M4K,18,18,SimpleDual,0,17,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[49],
RAM_PACKING,66,M4K,18,18,SimpleDual,0,0,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[9],
RAM_PACKING,66,M4K,18,18,SimpleDual,0,9,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[41],
RAM_PACKING,66,M4K,18,18,SimpleDual,0,1,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[10],
RAM_PACKING,66,M4K,18,18,SimpleDual,0,10,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[42],
RAM_PACKING,66,M4K,18,18,SimpleDual,0,2,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[11],
RAM_PACKING,66,M4K,18,18,SimpleDual,0,11,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[43],
RAM_PACKING,66,M4K,18,18,SimpleDual,0,3,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[12],
RAM_PACKING,66,M4K,18,18,SimpleDual,0,12,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[44],
RAM_PACKING,66,M4K,18,18,SimpleDual,0,4,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[13],
RAM_PACKING,66,M4K,18,18,SimpleDual,0,13,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[45],
RAM_PACKING,66,M4K,18,18,SimpleDual,0,5,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[14],
RAM_PACKING,66,M4K,18,18,SimpleDual,0,14,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[46],
RAM_PACKING,66,M4K,18,18,SimpleDual,0,6,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[15],
RAM_PACKING,66,M4K,18,18,SimpleDual,0,15,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[47],
RAM_PACKING,66,M4K,18,18,SimpleDual,0,7,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[16],
RAM_PACKING,66,M4K,18,18,SimpleDual,0,16,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[48],
RAM_PACKING,66,M4K,18,18,SimpleDual,0,8,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[17],
RAM_PACKING,66,M4K,18,18,SimpleDual,0,17,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[49],
RAM_PACKING,67,M4K,18,18,SimpleDual,0,0,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[18],
RAM_PACKING,67,M4K,18,18,SimpleDual,0,9,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[50],
RAM_PACKING,67,M4K,18,18,SimpleDual,0,1,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[19],
RAM_PACKING,67,M4K,18,18,SimpleDual,0,10,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[51],
RAM_PACKING,67,M4K,18,18,SimpleDual,0,2,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[20],
RAM_PACKING,67,M4K,18,18,SimpleDual,0,11,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[52],
RAM_PACKING,67,M4K,18,18,SimpleDual,0,3,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[21],
RAM_PACKING,67,M4K,18,18,SimpleDual,0,12,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[53],
RAM_PACKING,67,M4K,18,18,SimpleDual,0,4,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[22],
RAM_PACKING,67,M4K,18,18,SimpleDual,0,13,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[54],
RAM_PACKING,67,M4K,18,18,SimpleDual,0,5,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[23],
RAM_PACKING,67,M4K,18,18,SimpleDual,0,14,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[55],
RAM_PACKING,67,M4K,18,18,SimpleDual,0,6,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[24],
RAM_PACKING,67,M4K,18,18,SimpleDual,0,15,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[56],
RAM_PACKING,67,M4K,18,18,SimpleDual,0,7,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[25],
RAM_PACKING,67,M4K,18,18,SimpleDual,0,16,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[57],
RAM_PACKING,67,M4K,18,18,SimpleDual,0,8,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[26],
RAM_PACKING,67,M4K,18,18,SimpleDual,0,17,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[58],
RAM_PACKING,68,M4K,18,18,SimpleDual,0,0,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[18],
RAM_PACKING,68,M4K,18,18,SimpleDual,0,9,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[50],
RAM_PACKING,68,M4K,18,18,SimpleDual,0,1,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[19],
RAM_PACKING,68,M4K,18,18,SimpleDual,0,10,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[51],
RAM_PACKING,68,M4K,18,18,SimpleDual,0,2,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[20],
RAM_PACKING,68,M4K,18,18,SimpleDual,0,11,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[52],
RAM_PACKING,68,M4K,18,18,SimpleDual,0,3,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[21],
RAM_PACKING,68,M4K,18,18,SimpleDual,0,12,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[53],
RAM_PACKING,68,M4K,18,18,SimpleDual,0,4,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[22],
RAM_PACKING,68,M4K,18,18,SimpleDual,0,13,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[54],
RAM_PACKING,68,M4K,18,18,SimpleDual,0,5,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[23],
RAM_PACKING,68,M4K,18,18,SimpleDual,0,14,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[55],
RAM_PACKING,68,M4K,18,18,SimpleDual,0,6,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[24],
RAM_PACKING,68,M4K,18,18,SimpleDual,0,15,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[56],
RAM_PACKING,68,M4K,18,18,SimpleDual,0,7,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[25],
RAM_PACKING,68,M4K,18,18,SimpleDual,0,16,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[57],
RAM_PACKING,68,M4K,18,18,SimpleDual,0,8,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[26],
RAM_PACKING,68,M4K,18,18,SimpleDual,0,17,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[58],
RAM_PACKING,69,M4K,18,18,SimpleDual,0,0,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[27],
RAM_PACKING,69,M4K,18,18,SimpleDual,0,5,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[59],
RAM_PACKING,69,M4K,18,18,SimpleDual,0,1,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[28],
RAM_PACKING,69,M4K,18,18,SimpleDual,0,6,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[60],
RAM_PACKING,69,M4K,18,18,SimpleDual,0,2,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[29],
RAM_PACKING,69,M4K,18,18,SimpleDual,0,7,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[61],
RAM_PACKING,69,M4K,18,18,SimpleDual,0,3,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[30],
RAM_PACKING,69,M4K,18,18,SimpleDual,0,8,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[62],
RAM_PACKING,69,M4K,18,18,SimpleDual,0,4,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[31],
RAM_PACKING,69,M4K,18,18,SimpleDual,0,9,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[63],
RAM_PACKING,70,M4K,18,18,SimpleDual,0,0,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[27],
RAM_PACKING,70,M4K,18,18,SimpleDual,0,5,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[59],
RAM_PACKING,70,M4K,18,18,SimpleDual,0,1,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[28],
RAM_PACKING,70,M4K,18,18,SimpleDual,0,6,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[60],
RAM_PACKING,70,M4K,18,18,SimpleDual,0,2,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[29],
RAM_PACKING,70,M4K,18,18,SimpleDual,0,7,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[61],
RAM_PACKING,70,M4K,18,18,SimpleDual,0,3,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[30],
RAM_PACKING,70,M4K,18,18,SimpleDual,0,8,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[62],
RAM_PACKING,70,M4K,18,18,SimpleDual,0,4,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[31],
RAM_PACKING,70,M4K,18,18,SimpleDual,0,9,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rFifoData[63],
RAM_PACKING,71,M4K,9,9,SimpleDual,0,7,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[7],
RAM_PACKING,71,M4K,9,9,SimpleDual,0,6,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[6],
RAM_PACKING,71,M4K,9,9,SimpleDual,0,5,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[5],
RAM_PACKING,71,M4K,9,9,SimpleDual,0,4,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[4],
RAM_PACKING,71,M4K,9,9,SimpleDual,0,3,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[3],
RAM_PACKING,71,M4K,9,9,SimpleDual,0,2,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[2],
RAM_PACKING,71,M4K,9,9,SimpleDual,0,1,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[1],
RAM_PACKING,71,M4K,9,9,SimpleDual,0,0,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[0],
RAM_PACKING,71,M4K,9,9,SimpleDual,0,8,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[11],
RAM_PACKING,72,M4K,9,9,SimpleDual,0,2,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[10],
RAM_PACKING,72,M4K,9,9,SimpleDual,0,1,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[9],
RAM_PACKING,72,M4K,9,9,SimpleDual,0,0,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[8],
RAM_PACKING,72,M4K,9,9,SimpleDual,0,3,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[12],
RAM_PACKING,72,M4K,9,9,SimpleDual,0,4,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[13],
RAM_PACKING,72,M4K,9,9,SimpleDual,0,5,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[14],
RAM_PACKING,72,M4K,9,9,SimpleDual,0,6,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[15],
RAM_PACKING,72,M4K,9,9,SimpleDual,0,8,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[21],
RAM_PACKING,72,M4K,9,9,SimpleDual,0,7,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[20],
RAM_PACKING,73,M4K,9,9,SimpleDual,0,3,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[19],
RAM_PACKING,73,M4K,9,9,SimpleDual,0,2,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[18],
RAM_PACKING,73,M4K,9,9,SimpleDual,0,1,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[17],
RAM_PACKING,73,M4K,9,9,SimpleDual,0,0,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[16],
RAM_PACKING,73,M4K,9,9,SimpleDual,0,8,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[27],
RAM_PACKING,73,M4K,9,9,SimpleDual,0,7,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[26],
RAM_PACKING,73,M4K,9,9,SimpleDual,0,6,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[25],
RAM_PACKING,73,M4K,9,9,SimpleDual,0,5,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[24],
RAM_PACKING,73,M4K,9,9,SimpleDual,0,4,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[23],
RAM_PACKING,74,M4K,9,9,SimpleDual,0,0,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[22],
RAM_PACKING,74,M4K,9,9,SimpleDual,0,1,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[28],
RAM_PACKING,74,M4K,9,9,SimpleDual,0,2,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[29],
RAM_PACKING,74,M4K,9,9,SimpleDual,0,3,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[30],
RAM_PACKING,74,M4K,9,9,SimpleDual,0,4,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[31],
RAM_PACKING,74,M4K,9,9,SimpleDual,0,7,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[62],
RAM_PACKING,74,M4K,9,9,SimpleDual,0,8,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[63],
RAM_PACKING,74,M4K,9,9,SimpleDual,0,5,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[56],
RAM_PACKING,74,M4K,9,9,SimpleDual,0,6,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[57],
RAM_PACKING,75,M4K,9,9,SimpleDual,0,5,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[58],
RAM_PACKING,75,M4K,9,9,SimpleDual,0,6,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[59],
RAM_PACKING,75,M4K,9,9,SimpleDual,0,7,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[60],
RAM_PACKING,75,M4K,9,9,SimpleDual,0,8,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[61],
RAM_PACKING,75,M4K,9,9,SimpleDual,0,0,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[50],
RAM_PACKING,75,M4K,9,9,SimpleDual,0,1,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[51],
RAM_PACKING,75,M4K,9,9,SimpleDual,0,2,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[52],
RAM_PACKING,75,M4K,9,9,SimpleDual,0,3,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[53],
RAM_PACKING,75,M4K,9,9,SimpleDual,0,4,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[54],
RAM_PACKING,76,M4K,9,9,SimpleDual,0,5,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[58],
RAM_PACKING,76,M4K,9,9,SimpleDual,0,6,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[59],
RAM_PACKING,76,M4K,9,9,SimpleDual,0,7,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[60],
RAM_PACKING,76,M4K,9,9,SimpleDual,0,8,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[61],
RAM_PACKING,76,M4K,9,9,SimpleDual,0,0,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[50],
RAM_PACKING,76,M4K,9,9,SimpleDual,0,1,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[51],
RAM_PACKING,76,M4K,9,9,SimpleDual,0,2,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[52],
RAM_PACKING,76,M4K,9,9,SimpleDual,0,3,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[53],
RAM_PACKING,76,M4K,9,9,SimpleDual,0,4,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[54],
RAM_PACKING,77,M4K,9,9,SimpleDual,0,5,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[58],
RAM_PACKING,77,M4K,9,9,SimpleDual,0,6,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[59],
RAM_PACKING,77,M4K,9,9,SimpleDual,0,7,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[60],
RAM_PACKING,77,M4K,9,9,SimpleDual,0,8,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[61],
RAM_PACKING,77,M4K,9,9,SimpleDual,0,0,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[50],
RAM_PACKING,77,M4K,9,9,SimpleDual,0,1,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[51],
RAM_PACKING,77,M4K,9,9,SimpleDual,0,2,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[52],
RAM_PACKING,77,M4K,9,9,SimpleDual,0,3,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[53],
RAM_PACKING,77,M4K,9,9,SimpleDual,0,4,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[54],
RAM_PACKING,78,M4K,9,9,SimpleDual,0,5,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[58],
RAM_PACKING,78,M4K,9,9,SimpleDual,0,6,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[59],
RAM_PACKING,78,M4K,9,9,SimpleDual,0,7,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[60],
RAM_PACKING,78,M4K,9,9,SimpleDual,0,8,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[61],
RAM_PACKING,78,M4K,9,9,SimpleDual,0,0,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[50],
RAM_PACKING,78,M4K,9,9,SimpleDual,0,1,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[51],
RAM_PACKING,78,M4K,9,9,SimpleDual,0,2,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[52],
RAM_PACKING,78,M4K,9,9,SimpleDual,0,3,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[53],
RAM_PACKING,78,M4K,9,9,SimpleDual,0,4,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[54],
RAM_PACKING,79,M4K,9,9,SimpleDual,0,8,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[55],
RAM_PACKING,79,M4K,9,9,SimpleDual,0,2,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[44],
RAM_PACKING,79,M4K,9,9,SimpleDual,0,3,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[45],
RAM_PACKING,79,M4K,9,9,SimpleDual,0,4,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[46],
RAM_PACKING,79,M4K,9,9,SimpleDual,0,5,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[47],
RAM_PACKING,79,M4K,9,9,SimpleDual,0,6,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[48],
RAM_PACKING,79,M4K,9,9,SimpleDual,0,7,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[49],
RAM_PACKING,79,M4K,9,9,SimpleDual,0,0,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[32],
RAM_PACKING,79,M4K,9,9,SimpleDual,0,1,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[33],
RAM_PACKING,80,M4K,9,9,SimpleDual,0,8,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[55],
RAM_PACKING,80,M4K,9,9,SimpleDual,0,2,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[44],
RAM_PACKING,80,M4K,9,9,SimpleDual,0,3,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[45],
RAM_PACKING,80,M4K,9,9,SimpleDual,0,4,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[46],
RAM_PACKING,80,M4K,9,9,SimpleDual,0,5,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[47],
RAM_PACKING,80,M4K,9,9,SimpleDual,0,6,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[48],
RAM_PACKING,80,M4K,9,9,SimpleDual,0,7,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[49],
RAM_PACKING,80,M4K,9,9,SimpleDual,0,0,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[32],
RAM_PACKING,80,M4K,9,9,SimpleDual,0,1,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[33],
RAM_PACKING,81,M4K,9,9,SimpleDual,0,8,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[55],
RAM_PACKING,81,M4K,9,9,SimpleDual,0,2,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[44],
RAM_PACKING,81,M4K,9,9,SimpleDual,0,3,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[45],
RAM_PACKING,81,M4K,9,9,SimpleDual,0,4,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[46],
RAM_PACKING,81,M4K,9,9,SimpleDual,0,5,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[47],
RAM_PACKING,81,M4K,9,9,SimpleDual,0,6,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[48],
RAM_PACKING,81,M4K,9,9,SimpleDual,0,7,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[49],
RAM_PACKING,81,M4K,9,9,SimpleDual,0,0,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[32],
RAM_PACKING,81,M4K,9,9,SimpleDual,0,1,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[33],
RAM_PACKING,82,M4K,9,9,SimpleDual,0,8,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[55],
RAM_PACKING,82,M4K,9,9,SimpleDual,0,2,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[44],
RAM_PACKING,82,M4K,9,9,SimpleDual,0,3,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[45],
RAM_PACKING,82,M4K,9,9,SimpleDual,0,4,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[46],
RAM_PACKING,82,M4K,9,9,SimpleDual,0,5,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[47],
RAM_PACKING,82,M4K,9,9,SimpleDual,0,6,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[48],
RAM_PACKING,82,M4K,9,9,SimpleDual,0,7,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[49],
RAM_PACKING,82,M4K,9,9,SimpleDual,0,0,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[32],
RAM_PACKING,82,M4K,9,9,SimpleDual,0,1,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[33],
RAM_PACKING,83,M4K,9,9,SimpleDual,0,0,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[34],
RAM_PACKING,83,M4K,9,9,SimpleDual,0,1,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[35],
RAM_PACKING,83,M4K,9,9,SimpleDual,0,2,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[36],
RAM_PACKING,83,M4K,9,9,SimpleDual,0,3,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[37],
RAM_PACKING,83,M4K,9,9,SimpleDual,0,4,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[38],
RAM_PACKING,83,M4K,9,9,SimpleDual,0,5,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[39],
RAM_PACKING,83,M4K,9,9,SimpleDual,0,6,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[40],
RAM_PACKING,83,M4K,9,9,SimpleDual,0,7,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[41],
RAM_PACKING,83,M4K,9,9,SimpleDual,0,8,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[42],
RAM_PACKING,84,M4K,9,9,SimpleDual,0,0,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[34],
RAM_PACKING,84,M4K,9,9,SimpleDual,0,1,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[35],
RAM_PACKING,84,M4K,9,9,SimpleDual,0,2,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[36],
RAM_PACKING,84,M4K,9,9,SimpleDual,0,3,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[37],
RAM_PACKING,84,M4K,9,9,SimpleDual,0,4,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[38],
RAM_PACKING,84,M4K,9,9,SimpleDual,0,5,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[39],
RAM_PACKING,84,M4K,9,9,SimpleDual,0,6,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[40],
RAM_PACKING,84,M4K,9,9,SimpleDual,0,7,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[41],
RAM_PACKING,84,M4K,9,9,SimpleDual,0,8,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[42],
RAM_PACKING,85,M4K,9,9,SimpleDual,0,0,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[34],
RAM_PACKING,85,M4K,9,9,SimpleDual,0,1,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[35],
RAM_PACKING,85,M4K,9,9,SimpleDual,0,2,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[36],
RAM_PACKING,85,M4K,9,9,SimpleDual,0,3,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[37],
RAM_PACKING,85,M4K,9,9,SimpleDual,0,4,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[38],
RAM_PACKING,85,M4K,9,9,SimpleDual,0,5,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[39],
RAM_PACKING,85,M4K,9,9,SimpleDual,0,6,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[40],
RAM_PACKING,85,M4K,9,9,SimpleDual,0,7,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[41],
RAM_PACKING,85,M4K,9,9,SimpleDual,0,8,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[42],
RAM_PACKING,86,M4K,9,9,SimpleDual,0,0,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[34],
RAM_PACKING,86,M4K,9,9,SimpleDual,0,1,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[35],
RAM_PACKING,86,M4K,9,9,SimpleDual,0,2,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[36],
RAM_PACKING,86,M4K,9,9,SimpleDual,0,3,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[37],
RAM_PACKING,86,M4K,9,9,SimpleDual,0,4,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[38],
RAM_PACKING,86,M4K,9,9,SimpleDual,0,5,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[39],
RAM_PACKING,86,M4K,9,9,SimpleDual,0,6,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[40],
RAM_PACKING,86,M4K,9,9,SimpleDual,0,7,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[41],
RAM_PACKING,86,M4K,9,9,SimpleDual,0,8,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[42],
RAM_PACKING,87,M4K,9,9,SimpleDual,0,0,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[43],
RAM_PACKING,88,M4K,9,9,SimpleDual,0,0,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rData[43],
RAM_PACKING,89,M4K,9,9,SimpleDual,0,0,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[43],
RAM_PACKING,90,M4K,9,9,SimpleDual,0,0,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rData[43],
RAM_PACKING,91,M4K,9,9,SimpleDual,0,0,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a13,
RAM_PACKING,91,M4K,9,9,SimpleDual,0,1,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a14,
RAM_PACKING,91,M4K,9,9,SimpleDual,0,2,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a15,
RAM_PACKING,91,M4K,9,9,SimpleDual,0,3,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a16,
RAM_PACKING,91,M4K,9,9,SimpleDual,0,4,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a17,
RAM_PACKING,91,M4K,9,9,SimpleDual,0,5,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a18,
RAM_PACKING,91,M4K,9,9,SimpleDual,0,6,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a19,
RAM_PACKING,91,M4K,9,9,SimpleDual,0,7,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a20,
RAM_PACKING,91,M4K,9,9,SimpleDual,0,8,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a21,
RAM_PACKING,92,M4K,9,9,SimpleDual,0,0,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a22,
RAM_PACKING,92,M4K,9,9,SimpleDual,0,1,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a23,
RAM_PACKING,92,M4K,9,9,SimpleDual,0,2,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a24,
RAM_PACKING,92,M4K,9,9,SimpleDual,0,3,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a25,
RAM_PACKING,92,M4K,9,9,SimpleDual,0,4,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a26,
RAM_PACKING,92,M4K,9,9,SimpleDual,0,5,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a27,
RAM_PACKING,92,M4K,9,9,SimpleDual,0,6,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a28,
RAM_PACKING,92,M4K,9,9,SimpleDual,0,7,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a29,
RAM_PACKING,92,M4K,9,9,SimpleDual,0,8,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a30,
RAM_PACKING,93,M4K,9,9,SimpleDual,0,0,100000000100,riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_c5r1:auto_generated|ram_block1a31,
RAM_PACKING,138,M-RAM,36,36,SimpleDual,0,0,100000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_s2u1:auto_generated|ram_block1a0,
RAM_PACKING,138,M-RAM,36,36,SimpleDual,0,1,100000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_s2u1:auto_generated|ram_block1a1,
RAM_PACKING,138,M-RAM,36,36,SimpleDual,0,2,100000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_s2u1:auto_generated|ram_block1a2,
RAM_PACKING,138,M-RAM,36,36,SimpleDual,0,3,100000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_s2u1:auto_generated|ram_block1a3,
RAM_PACKING,138,M-RAM,36,36,SimpleDual,0,4,100000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_s2u1:auto_generated|ram_block1a4,
RAM_PACKING,138,M-RAM,36,36,SimpleDual,0,5,100000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_s2u1:auto_generated|ram_block1a5,
RAM_PACKING,138,M-RAM,36,36,SimpleDual,0,6,100000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_s2u1:auto_generated|ram_block1a6,
RAM_PACKING,138,M-RAM,36,36,SimpleDual,0,7,100000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_s2u1:auto_generated|ram_block1a7,
RAM_PACKING,138,M-RAM,36,36,SimpleDual,0,8,100000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_s2u1:auto_generated|ram_block1a8,
RAM_PACKING,138,M-RAM,36,36,SimpleDual,0,9,100000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_s2u1:auto_generated|ram_block1a9,
RAM_PACKING,138,M-RAM,36,36,SimpleDual,0,10,100000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_s2u1:auto_generated|ram_block1a10,
RAM_PACKING,138,M-RAM,36,36,SimpleDual,0,11,100000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_s2u1:auto_generated|ram_block1a11,
RAM_PACKING,138,M-RAM,36,36,SimpleDual,0,12,100000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_s2u1:auto_generated|ram_block1a12,
RAM_PACKING,138,M-RAM,36,36,SimpleDual,0,13,100000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_s2u1:auto_generated|ram_block1a13,
RAM_PACKING,138,M-RAM,36,36,SimpleDual,0,14,100000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_s2u1:auto_generated|ram_block1a14,
RAM_PACKING,138,M-RAM,36,36,SimpleDual,0,15,100000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_s2u1:auto_generated|ram_block1a15,
RAM_PACKING,138,M-RAM,36,36,SimpleDual,0,16,100000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_s2u1:auto_generated|ram_block1a16,
RAM_PACKING,138,M-RAM,36,36,SimpleDual,0,17,100000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_s2u1:auto_generated|ram_block1a17,
RAM_PACKING,138,M-RAM,36,36,SimpleDual,0,18,100000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_s2u1:auto_generated|ram_block1a18,
RAM_PACKING,138,M-RAM,36,36,SimpleDual,0,19,100000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_s2u1:auto_generated|ram_block1a19,
RAM_PACKING,138,M-RAM,36,36,SimpleDual,0,20,100000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_s2u1:auto_generated|ram_block1a20,
RAM_PACKING,138,M-RAM,36,36,SimpleDual,0,21,100000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_s2u1:auto_generated|ram_block1a21,
RAM_PACKING,138,M-RAM,36,36,SimpleDual,0,22,100000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_s2u1:auto_generated|ram_block1a22,
RAM_PACKING,138,M-RAM,36,36,SimpleDual,0,23,100000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_s2u1:auto_generated|ram_block1a23,
RAM_PACKING,138,M-RAM,36,36,SimpleDual,0,24,100000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_s2u1:auto_generated|ram_block1a24,
RAM_PACKING,138,M-RAM,36,36,SimpleDual,0,25,100000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_s2u1:auto_generated|ram_block1a25,
RAM_PACKING,138,M-RAM,36,36,SimpleDual,0,26,100000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_s2u1:auto_generated|ram_block1a26,
RAM_PACKING,138,M-RAM,36,36,SimpleDual,0,27,100000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_s2u1:auto_generated|ram_block1a27,
RAM_PACKING,138,M-RAM,36,36,SimpleDual,0,28,100000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_s2u1:auto_generated|ram_block1a28,
RAM_PACKING,138,M-RAM,36,36,SimpleDual,0,29,100000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_s2u1:auto_generated|ram_block1a29,
RAM_PACKING,138,M-RAM,36,36,SimpleDual,0,30,100000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_s2u1:auto_generated|ram_block1a30,
RAM_PACKING,138,M-RAM,36,36,SimpleDual,0,31,100000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_s2u1:auto_generated|ram_block1a31,
RAM_PACKING,138,M-RAM,36,36,SimpleDual,0,32,100000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_s2u1:auto_generated|ram_block1a32,
RAM_PACKING,139,M-RAM,36,36,SimpleDual,0,1,100000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_s2u1:auto_generated|ram_block1a1,
RAM_PACKING,139,M-RAM,36,36,SimpleDual,0,2,100000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_s2u1:auto_generated|ram_block1a2,
RAM_PACKING,139,M-RAM,36,36,SimpleDual,0,3,100000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_s2u1:auto_generated|ram_block1a3,
RAM_PACKING,139,M-RAM,36,36,SimpleDual,0,4,100000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_s2u1:auto_generated|ram_block1a4,
RAM_PACKING,139,M-RAM,36,36,SimpleDual,0,5,100000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_s2u1:auto_generated|ram_block1a5,
RAM_PACKING,139,M-RAM,36,36,SimpleDual,0,6,100000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_s2u1:auto_generated|ram_block1a6,
RAM_PACKING,139,M-RAM,36,36,SimpleDual,0,7,100000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_s2u1:auto_generated|ram_block1a7,
RAM_PACKING,139,M-RAM,36,36,SimpleDual,0,8,100000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_s2u1:auto_generated|ram_block1a8,
RAM_PACKING,139,M-RAM,36,36,SimpleDual,0,9,100000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_s2u1:auto_generated|ram_block1a9,
RAM_PACKING,139,M-RAM,36,36,SimpleDual,0,10,100000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_s2u1:auto_generated|ram_block1a10,
RAM_PACKING,139,M-RAM,36,36,SimpleDual,0,11,100000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_s2u1:auto_generated|ram_block1a11,
RAM_PACKING,139,M-RAM,36,36,SimpleDual,0,12,100000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_s2u1:auto_generated|ram_block1a12,
RAM_PACKING,139,M-RAM,36,36,SimpleDual,0,13,100000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_s2u1:auto_generated|ram_block1a13,
RAM_PACKING,139,M-RAM,36,36,SimpleDual,0,14,100000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_s2u1:auto_generated|ram_block1a14,
RAM_PACKING,139,M-RAM,36,36,SimpleDual,0,15,100000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_s2u1:auto_generated|ram_block1a15,
RAM_PACKING,139,M-RAM,36,36,SimpleDual,0,16,100000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_s2u1:auto_generated|ram_block1a16,
RAM_PACKING,139,M-RAM,36,36,SimpleDual,0,17,100000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_s2u1:auto_generated|ram_block1a17,
RAM_PACKING,139,M-RAM,36,36,SimpleDual,0,18,100000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_s2u1:auto_generated|ram_block1a18,
RAM_PACKING,139,M-RAM,36,36,SimpleDual,0,19,100000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_s2u1:auto_generated|ram_block1a19,
RAM_PACKING,139,M-RAM,36,36,SimpleDual,0,20,100000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_s2u1:auto_generated|ram_block1a20,
RAM_PACKING,139,M-RAM,36,36,SimpleDual,0,21,100000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_s2u1:auto_generated|ram_block1a21,
RAM_PACKING,139,M-RAM,36,36,SimpleDual,0,22,100000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_s2u1:auto_generated|ram_block1a22,
RAM_PACKING,139,M-RAM,36,36,SimpleDual,0,23,100000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_s2u1:auto_generated|ram_block1a23,
RAM_PACKING,139,M-RAM,36,36,SimpleDual,0,24,100000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_s2u1:auto_generated|ram_block1a24,
RAM_PACKING,139,M-RAM,36,36,SimpleDual,0,25,100000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_s2u1:auto_generated|ram_block1a25,
RAM_PACKING,139,M-RAM,36,36,SimpleDual,0,26,100000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_s2u1:auto_generated|ram_block1a26,
RAM_PACKING,139,M-RAM,36,36,SimpleDual,0,27,100000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_s2u1:auto_generated|ram_block1a27,
RAM_PACKING,139,M-RAM,36,36,SimpleDual,0,28,100000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_s2u1:auto_generated|ram_block1a28,
RAM_PACKING,139,M-RAM,36,36,SimpleDual,0,29,100000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_s2u1:auto_generated|ram_block1a29,
RAM_PACKING,139,M-RAM,36,36,SimpleDual,0,30,100000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_s2u1:auto_generated|ram_block1a30,
RAM_PACKING,139,M-RAM,36,36,SimpleDual,0,31,100000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_s2u1:auto_generated|ram_block1a31,
RAM_PACKING,139,M-RAM,36,36,SimpleDual,0,32,100000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_s2u1:auto_generated|ram_block1a32,
RAM_PACKING,139,M-RAM,36,36,SimpleDual,0,0,100000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_s2u1:auto_generated|ram_block1a0,
RAM_PACKING,140,M-RAM,36,36,SimpleDual,0,1,100000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_s2u1:auto_generated|ram_block1a1,
RAM_PACKING,140,M-RAM,36,36,SimpleDual,0,2,100000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_s2u1:auto_generated|ram_block1a2,
RAM_PACKING,140,M-RAM,36,36,SimpleDual,0,3,100000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_s2u1:auto_generated|ram_block1a3,
RAM_PACKING,140,M-RAM,36,36,SimpleDual,0,4,100000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_s2u1:auto_generated|ram_block1a4,
RAM_PACKING,140,M-RAM,36,36,SimpleDual,0,5,100000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_s2u1:auto_generated|ram_block1a5,
RAM_PACKING,140,M-RAM,36,36,SimpleDual,0,6,100000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_s2u1:auto_generated|ram_block1a6,
RAM_PACKING,140,M-RAM,36,36,SimpleDual,0,7,100000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_s2u1:auto_generated|ram_block1a7,
RAM_PACKING,140,M-RAM,36,36,SimpleDual,0,8,100000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_s2u1:auto_generated|ram_block1a8,
RAM_PACKING,140,M-RAM,36,36,SimpleDual,0,9,100000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_s2u1:auto_generated|ram_block1a9,
RAM_PACKING,140,M-RAM,36,36,SimpleDual,0,10,100000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_s2u1:auto_generated|ram_block1a10,
RAM_PACKING,140,M-RAM,36,36,SimpleDual,0,11,100000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_s2u1:auto_generated|ram_block1a11,
RAM_PACKING,140,M-RAM,36,36,SimpleDual,0,12,100000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_s2u1:auto_generated|ram_block1a12,
RAM_PACKING,140,M-RAM,36,36,SimpleDual,0,13,100000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_s2u1:auto_generated|ram_block1a13,
RAM_PACKING,140,M-RAM,36,36,SimpleDual,0,14,100000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_s2u1:auto_generated|ram_block1a14,
RAM_PACKING,140,M-RAM,36,36,SimpleDual,0,15,100000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_s2u1:auto_generated|ram_block1a15,
RAM_PACKING,140,M-RAM,36,36,SimpleDual,0,16,100000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_s2u1:auto_generated|ram_block1a16,
RAM_PACKING,140,M-RAM,36,36,SimpleDual,0,17,100000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_s2u1:auto_generated|ram_block1a17,
RAM_PACKING,140,M-RAM,36,36,SimpleDual,0,18,100000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_s2u1:auto_generated|ram_block1a18,
RAM_PACKING,140,M-RAM,36,36,SimpleDual,0,19,100000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_s2u1:auto_generated|ram_block1a19,
RAM_PACKING,140,M-RAM,36,36,SimpleDual,0,20,100000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_s2u1:auto_generated|ram_block1a20,
RAM_PACKING,140,M-RAM,36,36,SimpleDual,0,21,100000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_s2u1:auto_generated|ram_block1a21,
RAM_PACKING,140,M-RAM,36,36,SimpleDual,0,22,100000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_s2u1:auto_generated|ram_block1a22,
RAM_PACKING,140,M-RAM,36,36,SimpleDual,0,23,100000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_s2u1:auto_generated|ram_block1a23,
RAM_PACKING,140,M-RAM,36,36,SimpleDual,0,24,100000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_s2u1:auto_generated|ram_block1a24,
RAM_PACKING,140,M-RAM,36,36,SimpleDual,0,25,100000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_s2u1:auto_generated|ram_block1a25,
RAM_PACKING,140,M-RAM,36,36,SimpleDual,0,26,100000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_s2u1:auto_generated|ram_block1a26,
RAM_PACKING,140,M-RAM,36,36,SimpleDual,0,27,100000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_s2u1:auto_generated|ram_block1a27,
RAM_PACKING,140,M-RAM,36,36,SimpleDual,0,28,100000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_s2u1:auto_generated|ram_block1a28,
RAM_PACKING,140,M-RAM,36,36,SimpleDual,0,29,100000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_s2u1:auto_generated|ram_block1a29,
RAM_PACKING,140,M-RAM,36,36,SimpleDual,0,30,100000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_s2u1:auto_generated|ram_block1a30,
RAM_PACKING,140,M-RAM,36,36,SimpleDual,0,31,100000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_s2u1:auto_generated|ram_block1a31,
RAM_PACKING,140,M-RAM,36,36,SimpleDual,0,32,100000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_s2u1:auto_generated|ram_block1a32,
RAM_PACKING,140,M-RAM,36,36,SimpleDual,0,0,100000000110,riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_s2u1:auto_generated|ram_block1a0,
