// Seed: 152512639
module module_0 (
    output tri id_0,
    output supply1 id_1
);
  wire id_3;
  parameter id_4 = 1 * -1 / 1;
  assign id_1 = id_3;
  assign id_0 = id_4 | id_3 == 1'b0;
endmodule
module module_1 (
    input tri id_0,
    input tri id_1
    , id_14,
    output supply0 id_2,
    input supply1 id_3,
    input wire id_4,
    output wire id_5,
    input tri1 id_6,
    input supply1 id_7,
    output uwire id_8,
    input uwire id_9,
    input uwire id_10,
    input wor id_11,
    output wor id_12
);
  logic id_15;
  module_0 modCall_1 (
      id_8,
      id_2
  );
  assign modCall_1.id_0 = 0;
endmodule
