==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 251.675 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.83 seconds. CPU system time: 0.35 seconds. Elapsed time: 0.59 seconds; current allocated memory: 252.977 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.09 seconds. CPU system time: 0.41 seconds. Elapsed time: 4.33 seconds; current allocated memory: 254.845 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 254.846 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 256.077 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 255.241 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 275.839 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'shift_reg' (fir.cpp:27:18)
INFO: [HLS 200-472] Inferring partial write operation for 'shift_reg' (fir.cpp:25:15)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 287.518 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_Pipeline_VITIS_LOOP_23_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_23_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_23_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.05 seconds; current allocated memory: 287.841 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 288.021 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_Pipeline_VITIS_LOOP_29_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_29_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_29_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 288.185 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 288.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 288.422 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 288.533 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir_Pipeline_VITIS_LOOP_23_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fir_Pipeline_VITIS_LOOP_23_1' pipeline 'VITIS_LOOP_23_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir_Pipeline_VITIS_LOOP_23_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 288.923 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir_Pipeline_VITIS_LOOP_29_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fir_Pipeline_VITIS_LOOP_29_2' pipeline 'VITIS_LOOP_29_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_6s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir_Pipeline_VITIS_LOOP_29_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 289.799 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/y' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/x' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'fir_int_int_c' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 290.707 MB.
INFO: [RTMG 210-279] Implementing memory 'fir_fir_Pipeline_VITIS_LOOP_29_2_fir_int_int_c' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'fir_shift_reg_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 293.222 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 251.675 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
WARNING: [HLS 207-5532] unexpected pragma parameter 'i': fir.cpp:24:29
WARNING: [HLS 207-5532] unexpected pragma parameter 'i': fir.cpp:32:29
WARNING: [HLS 207-5532] unexpected pragma parameter 'i': fir.cpp:24:29
WARNING: [HLS 207-5532] unexpected pragma parameter 'i': fir.cpp:32:29
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.09 seconds. CPU system time: 0.45 seconds. Elapsed time: 0.78 seconds; current allocated memory: 252.975 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.81 seconds. CPU system time: 0.46 seconds. Elapsed time: 6.31 seconds; current allocated memory: 254.913 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 254.917 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 256.143 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 255.308 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 275.905 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'shift_reg' (fir.cpp:28:18)
INFO: [HLS 200-472] Inferring partial write operation for 'shift_reg' (fir.cpp:26:15)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 287.615 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_Pipeline_VITIS_LOOP_23_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_23_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_23_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.05 seconds; current allocated memory: 287.921 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 288.089 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_Pipeline_VITIS_LOOP_30_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_30_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_30_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 288.252 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 288.407 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 288.489 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 288.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir_Pipeline_VITIS_LOOP_23_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fir_Pipeline_VITIS_LOOP_23_1' pipeline 'VITIS_LOOP_23_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir_Pipeline_VITIS_LOOP_23_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 288.989 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir_Pipeline_VITIS_LOOP_30_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fir_Pipeline_VITIS_LOOP_30_2' pipeline 'VITIS_LOOP_30_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_6s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir_Pipeline_VITIS_LOOP_30_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 289.865 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/y' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/x' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'fir_int_int_c' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 290.741 MB.
INFO: [RTMG 210-279] Implementing memory 'fir_fir_Pipeline_VITIS_LOOP_30_2_fir_int_int_c' using auto ROMs.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 251.675 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
WARNING: [HLS 207-5532] unexpected pragma parameter 'i': fir.cpp:24:29
WARNING: [HLS 207-5532] unexpected pragma parameter 'i': fir.cpp:32:29
WARNING: [HLS 207-5532] unexpected pragma parameter 'i': fir.cpp:24:29
WARNING: [HLS 207-5532] unexpected pragma parameter 'i': fir.cpp:32:29
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.91 seconds. CPU system time: 0.33 seconds. Elapsed time: 0.62 seconds; current allocated memory: 252.983 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.76 seconds. CPU system time: 0.49 seconds. Elapsed time: 5.18 seconds; current allocated memory: 254.912 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 254.917 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 256.144 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 255.307 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 275.907 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'shift_reg' (fir.cpp:28:18)
INFO: [HLS 200-472] Inferring partial write operation for 'shift_reg' (fir.cpp:26:15)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 287.616 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_Pipeline_VITIS_LOOP_23_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_23_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_23_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.05 seconds; current allocated memory: 287.921 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 288.089 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_Pipeline_VITIS_LOOP_30_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_30_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_30_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 288.251 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 288.407 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 288.489 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 288.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir_Pipeline_VITIS_LOOP_23_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fir_Pipeline_VITIS_LOOP_23_1' pipeline 'VITIS_LOOP_23_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir_Pipeline_VITIS_LOOP_23_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 288.991 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir_Pipeline_VITIS_LOOP_30_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fir_Pipeline_VITIS_LOOP_30_2' pipeline 'VITIS_LOOP_30_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_6s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir_Pipeline_VITIS_LOOP_30_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 289.868 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/y' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/x' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'fir_int_int_c' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 290.744 MB.
INFO: [RTMG 210-279] Implementing memory 'fir_fir_Pipeline_VITIS_LOOP_30_2_fir_int_int_c' using auto ROMs.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 251.675 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.81 seconds. CPU system time: 0.34 seconds. Elapsed time: 0.58 seconds; current allocated memory: 252.977 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_30_2' (fir.cpp:30:22) in function 'fir' partially with a factor of 2 (fir.cpp:15:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-270] Inferring cyclic partitioning for array 'fir(int*, int)::shift_reg' on dimension 1 with factor 3 (fir.cpp:20:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.15 seconds. CPU system time: 0.37 seconds. Elapsed time: 4.32 seconds; current allocated memory: 254.879 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 254.884 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 256.152 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 255.294 MB.
INFO: [XFORM 203-501] Unrolling loop 'VITIS_LOOP_23_1' (fir.cpp:23) in function 'fir' partially with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'shift_reg'  in dimension 1 with a cyclic factor 3.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fir.cpp:23:47) to (fir.cpp:26:15) in function 'fir'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 276.049 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'shift_reg.0' (fir.cpp:28:18)
INFO: [HLS 200-472] Inferring partial write operation for 'shift_reg.2' (fir.cpp:26:15)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 288.266 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_Pipeline_VITIS_LOOP_23_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_23_1'.
WARNING: [HLS 200-880] The II Violation in module 'fir_Pipeline_VITIS_LOOP_23_1' (loop 'VITIS_LOOP_23_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('shift_reg_0_addr_1_write_ln26', fir.cpp:26) of variable 'phi_ln26', fir.cpp:26 on array 'shift_reg_0' and 'load' operation ('shift_reg_0_load', fir.cpp:26) on array 'shift_reg_0'.
WARNING: [HLS 200-880] The II Violation in module 'fir_Pipeline_VITIS_LOOP_23_1' (loop 'VITIS_LOOP_23_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('shift_reg_0_addr_write_ln26', fir.cpp:26) of variable 'select_ln26_1', fir.cpp:26 on array 'shift_reg_0' and 'store' operation ('shift_reg_0_addr_1_write_ln26', fir.cpp:26) of variable 'phi_ln26', fir.cpp:26 on array 'shift_reg_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 16, loop 'VITIS_LOOP_23_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.13 seconds; current allocated memory: 288.864 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 289.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_Pipeline_VITIS_LOOP_30_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_30_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 16, loop 'VITIS_LOOP_30_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 289.603 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 289.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 290.029 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 290.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir_Pipeline_VITIS_LOOP_23_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fir_Pipeline_VITIS_LOOP_23_1' pipeline 'VITIS_LOOP_23_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_129_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_9ns_15_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_3ns_2_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir_Pipeline_VITIS_LOOP_23_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 291.061 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir_Pipeline_VITIS_LOOP_30_2' 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 251.675 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.9 seconds. CPU system time: 0.36 seconds. Elapsed time: 0.63 seconds; current allocated memory: 252.976 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.06 seconds. CPU system time: 0.42 seconds. Elapsed time: 4.32 seconds; current allocated memory: 254.859 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 254.860 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 256.092 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 255.257 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 275.839 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'shift_reg' (fir.cpp:28:18)
INFO: [HLS 200-472] Inferring partial write operation for 'shift_reg' (fir.cpp:26:15)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 287.502 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_Pipeline_VITIS_LOOP_23_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_23_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_23_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.05 seconds; current allocated memory: 287.839 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 288.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_Pipeline_VITIS_LOOP_30_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_30_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_30_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 288.199 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 288.357 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 288.439 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 288.548 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir_Pipeline_VITIS_LOOP_23_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fir_Pipeline_VITIS_LOOP_23_1' pipeline 'VITIS_LOOP_23_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir_Pipeline_VITIS_LOOP_23_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 288.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir_Pipeline_VITIS_LOOP_30_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fir_Pipeline_VITIS_LOOP_30_2' pipeline 'VITIS_LOOP_30_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_6s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir_Pipeline_VITIS_LOOP_30_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 289.814 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/y' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/x' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'fir_int_int_c' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 290.689 MB.
INFO: [RTMG 210-279] Implementing memory 'fir_fir_Pipeline_VITIS_LOOP_30_2_fir_int_int_c' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'fir_shift_reg_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 293.218 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 251.675 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.83 seconds. CPU system time: 0.33 seconds. Elapsed time: 0.58 seconds; current allocated memory: 252.977 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_30_2' (fir.cpp:30:22) in function 'fir' partially with a factor of 4 (fir.cpp:15:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-270] Inferring cyclic partitioning for array 'fir(int*, int)::c' on dimension 1 with factor 2
INFO: [HLS 214-270] Inferring cyclic partitioning for array 'fir(int*, int)::shift_reg' on dimension 1 with factor 5 (fir.cpp:20:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.28 seconds. CPU system time: 0.41 seconds. Elapsed time: 4.52 seconds; current allocated memory: 254.970 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 254.971 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 256.260 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 255.403 MB.
INFO: [XFORM 203-501] Unrolling loop 'VITIS_LOOP_23_1' (fir.cpp:23) in function 'fir' partially with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'fir(int*, int)c'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'shift_reg'  in dimension 1 with a cyclic factor 5.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fir.cpp:23:47) to (fir.cpp:26:15) in function 'fir'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fir.cpp:23:47) to (fir.cpp:26:15) in function 'fir'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fir.cpp:23:47) to (fir.cpp:26:15) in function 'fir'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fir.cpp:33:22) in function 'fir'... converting 31 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'fir' (fir.cpp:15)...4 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 276.700 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'shift_reg.0' (fir.cpp:28:18)
INFO: [HLS 200-472] Inferring partial write operation for 'shift_reg.2' (fir.cpp:26:15)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 289.907 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_Pipeline_VITIS_LOOP_23_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_23_1'.
WARNING: [HLS 200-880] The II Violation in module 'fir_Pipeline_VITIS_LOOP_23_1' (loop 'VITIS_LOOP_23_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('shift_reg_0_addr_write_ln26', fir.cpp:26) of variable 'select_ln26_3', fir.cpp:26 on array 'shift_reg_0' and 'load' operation ('shift_reg_0_load', fir.cpp:26) on array 'shift_reg_0'.
WARNING: [HLS 200-880] The II Violation in module 'fir_Pipeline_VITIS_LOOP_23_1' (loop 'VITIS_LOOP_23_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('shift_reg_0_addr_write_ln26', fir.cpp:26) of variable 'select_ln26_3', fir.cpp:26 on array 'shift_reg_0' and 'load' operation ('shift_reg_0_load', fir.cpp:26) on array 'shift_reg_0'.
WARNING: [HLS 200-880] The II Violation in module 'fir_Pipeline_VITIS_LOOP_23_1' (loop 'VITIS_LOOP_23_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('shift_reg_0_addr_write_ln26', fir.cpp:26) of variable 'select_ln26_3', fir.cpp:26 on array 'shift_reg_0' and 'load' operation ('shift_reg_0_load', fir.cpp:26) on array 'shift_reg_0'.
WARNING: [HLS 200-880] The II Violation in module 'fir_Pipeline_VITIS_LOOP_23_1' (loop 'VITIS_LOOP_23_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('shift_reg_0_addr_2_write_ln26', fir.cpp:26) of variable 'select_ln26_7', fir.cpp:26 on array 'shift_reg_0' and 'load' operation ('shift_reg_0_load', fir.cpp:26) on array 'shift_reg_0'.
WARNING: [HLS 200-880] The II Violation in module 'fir_Pipeline_VITIS_LOOP_23_1' (loop 'VITIS_LOOP_23_1'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between 'store' operation ('shift_reg_0_addr_3_write_ln26', fir.cpp:26) of variable 'select_ln26_11', fir.cpp:26 on array 'shift_reg_0' and 'load' operation ('shift_reg_0_load', fir.cpp:26) on array 'shift_reg_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 19, loop 'VITIS_LOOP_23_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 290.962 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 291.771 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_Pipeline_VITIS_LOOP_30_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_30_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'VITIS_LOOP_30_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 292.393 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 293.236 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 251.675 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.82 seconds. CPU system time: 0.34 seconds. Elapsed time: 0.58 seconds; current allocated memory: 252.977 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_30_2' (fir.cpp:30:22) in function 'fir' partially with a factor of 16 (fir.cpp:15:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-270] Inferring cyclic partitioning for array 'fir(int*, int)::c' on dimension 1 with factor 8
INFO: [HLS 214-270] Inferring cyclic partitioning for array 'fir(int*, int)::shift_reg' on dimension 1 with factor 17 (fir.cpp:20:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.6 seconds. CPU system time: 0.4 seconds. Elapsed time: 4.85 seconds; current allocated memory: 255.572 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 255.574 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 257.027 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 256.115 MB.
INFO: [XFORM 203-501] Unrolling loop 'VITIS_LOOP_23_1' (fir.cpp:23) in function 'fir' partially with a factor of 16.
INFO: [XFORM 203-101] Partitioning array 'fir(int*, int)c'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'shift_reg'  in dimension 1 with a cyclic factor 17.
INFO: [XFORM 203-11] Balancing expressions in function 'fir' (fir.cpp:15)...16 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.76 seconds. CPU system time: 0 seconds. Elapsed time: 0.76 seconds; current allocated memory: 288.814 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'shift_reg.0' (fir.cpp:28:18)
INFO: [HLS 200-472] Inferring partial write operation for 'shift_reg.2' (fir.cpp:26:15)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.5 seconds; current allocated memory: 325.660 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_Pipeline_VITIS_LOOP_23_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_23_1'.
WARNING: [HLS 200-880] The II Violation in module 'fir_Pipeline_VITIS_LOOP_23_1' (loop 'VITIS_LOOP_23_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('shift_reg_0_addr_1_write_ln26', fir.cpp:26) of variable 'phi_ln26', fir.cpp:26 on array 'shift_reg_0' and 'load' operation ('shift_reg_0_load', fir.cpp:26) on array 'shift_reg_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 13, loop 'VITIS_LOOP_23_1'
WARNING: [HLS 200-871] Estimated clock period (7.396ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'fir_Pipeline_VITIS_LOOP_23_1' consists of the following:	'load' operation ('shift_reg_3_load_11', fir.cpp:26) on array 'shift_reg_3' [1541]  (2.32 ns)
	multiplexor before 'phi' operation ('phi_ln26_11', fir.cpp:26) with incoming values : ('shift_reg_3_load_11', fir.cpp:26) ('shift_reg_2_load_11', fir.cpp:26) ('shift_reg_1_load_11', fir.cpp:26) ('shift_reg_0_load_11', fir.cpp:26) ('shift_reg_16_load_11', fir.cpp:26) ('shift_reg_15_load_11', fir.cpp:26) ('shift_reg_14_load_11', fir.cpp:26) ('shift_reg_13_load_11', fir.cpp:26) ('shift_reg_12_load_11', fir.cpp:26) ('shift_reg_11_load_11', fir.cpp:26) ('shift_reg_10_load_11', fir.cpp:26) ('shift_reg_9_load_11', fir.cpp:26) ('shift_reg_8_load_11', fir.cpp:26) ('shift_reg_7_load_11', fir.cpp:26) ('shift_reg_6_load_11', fir.cpp:26) ('shift_reg_5_load_11', fir.cpp:26) ('shift_reg_4_load_11', fir.cpp:26) [1592]  (2.75 ns)
	'phi' operation ('phi_ln26_11', fir.cpp:26) with incoming values : ('shift_reg_3_load_11', fir.cpp:26) ('shift_reg_2_load_11', fir.cpp:26) ('shift_reg_1_load_11', fir.cpp:26) ('shift_reg_0_load_11', fir.cpp:26) ('shift_reg_16_load_11', fir.cpp:26) ('shift_reg_15_load_11', fir.cpp:26) ('shift_reg_14_load_11', fir.cpp:26) ('shift_reg_13_load_11', fir.cpp:26) ('shift_reg_12_load_11', fir.cpp:26) ('shift_reg_11_load_11', fir.cpp:26) ('shift_reg_10_load_11', fir.cpp:26) ('shift_reg_9_load_11', fir.cpp:26) ('shift_reg_8_load_11', fir.cpp:26) ('shift_reg_7_load_11', fir.cpp:26) ('shift_reg_6_load_11', fir.cpp:26) ('shift_reg_5_load_11', fir.cpp:26) ('shift_reg_4_load_11', fir.cpp:26) [1592]  (0 ns)
	'store' operation ('shift_reg_4_addr_11_write_ln26', fir.cpp:26) of variable 'phi_ln26_11', fir.cpp:26 on array 'shift_reg_4' [1595]  (2.32 ns)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 251.675 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.84 seconds. CPU system time: 0.31 seconds. Elapsed time: 0.57 seconds; current allocated memory: 252.977 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_30_2' (fir.cpp:30:22) in function 'fir' partially with a factor of 16 (fir.cpp:15:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-270] Inferring cyclic partitioning for array 'fir(int*, int)::c' on dimension 1 with factor 8
INFO: [HLS 214-270] Inferring cyclic partitioning for array 'fir(int*, int)::shift_reg' on dimension 1 with factor 9 (fir.cpp:20:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.67 seconds. CPU system time: 0.4 seconds. Elapsed time: 4.91 seconds; current allocated memory: 255.588 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 255.589 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 257.042 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 256.131 MB.
INFO: [XFORM 203-501] Unrolling loop 'VITIS_LOOP_23_1' (fir.cpp:23) in function 'fir' partially with a factor of 16.
INFO: [XFORM 203-101] Partitioning array 'fir(int*, int)c'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'shift_reg'  in dimension 1 with a cyclic factor 9.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fir.cpp:23:47) to (fir.cpp:26:15) in function 'fir'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fir.cpp:23:47) to (fir.cpp:26:15) in function 'fir'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fir.cpp:23:47) to (fir.cpp:26:15) in function 'fir'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fir.cpp:23:47) to (fir.cpp:26:15) in function 'fir'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fir.cpp:23:47) to (fir.cpp:26:15) in function 'fir'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fir.cpp:23:47) to (fir.cpp:26:15) in function 'fir'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fir.cpp:23:47) to (fir.cpp:26:15) in function 'fir'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fir.cpp:23:47) to (fir.cpp:26:15) in function 'fir'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fir.cpp:23:47) to (fir.cpp:26:15) in function 'fir'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fir.cpp:23:47) to (fir.cpp:26:15) in function 'fir'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fir.cpp:23:47) to (fir.cpp:26:15) in function 'fir'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fir.cpp:23:47) to (fir.cpp:26:15) in function 'fir'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fir.cpp:23:47) to (fir.cpp:26:15) in function 'fir'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fir.cpp:23:47) to (fir.cpp:26:15) in function 'fir'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fir.cpp:23:47) to (fir.cpp:26:15) in function 'fir'... converting 11 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'fir' (fir.cpp:15)...16 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 282.710 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'shift_reg.0' (fir.cpp:28:18)
INFO: [HLS 200-472] Inferring partial write operation for 'shift_reg.3' (fir.cpp:26:15)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.83 seconds. CPU system time: 0 seconds. Elapsed time: 0.84 seconds; current allocated memory: 307.348 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_Pipeline_VITIS_LOOP_23_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_23_1'.
WARNING: [HLS 200-880] The II Violation in module 'fir_Pipeline_VITIS_LOOP_23_1' (loop 'VITIS_LOOP_23_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('shift_reg_0_addr_write_ln26', fir.cpp:26) of variable 'select_ln26_7', fir.cpp:26 on array 'shift_reg_0' and 'load' operation ('shift_reg_0_load', fir.cpp:26) on array 'shift_reg_0'.
WARNING: [HLS 200-880] The II Violation in module 'fir_Pipeline_VITIS_LOOP_23_1' (loop 'VITIS_LOOP_23_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('shift_reg_0_addr_write_ln26', fir.cpp:26) of variable 'select_ln26_7', fir.cpp:26 on array 'shift_reg_0' and 'load' operation ('shift_reg_0_load', fir.cpp:26) on array 'shift_reg_0'.
WARNING: [HLS 200-880] The II Violation in module 'fir_Pipeline_VITIS_LOOP_23_1' (loop 'VITIS_LOOP_23_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('shift_reg_0_addr_2_write_ln26', fir.cpp:26) of variable 'select_ln26_15', fir.cpp:26 on array 'shift_reg_0' and 'load' operation ('shift_reg_0_load', fir.cpp:26) on array 'shift_reg_0'.
WARNING: [HLS 200-880] The II Violation in module 'fir_Pipeline_VITIS_LOOP_23_1' (loop 'VITIS_LOOP_23_1'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between 'store' operation ('shift_reg_0_addr_2_write_ln26', fir.cpp:26) of variable 'select_ln26_15', fir.cpp:26 on array 'shift_reg_0' and 'load' operation ('shift_reg_0_load', fir.cpp:26) on array 'shift_reg_0'.
WARNING: [HLS 200-880] The II Violation in module 'fir_Pipeline_VITIS_LOOP_23_1' (loop 'VITIS_LOOP_23_1'): Unable to enforce a carried dependence constraint (II = 20, distance = 1, offset = 1) between 'store' operation ('shift_reg_0_addr_10_write_ln26', fir.cpp:26) of variable 'select_ln26_79', fir.cpp:26 on array 'shift_reg_0' and 'load' operation ('shift_reg_0_load', fir.cpp:26) on array 'shift_reg_0'.
WARNING: [HLS 200-880] The II Violation in module 'fir_Pipeline_VITIS_LOOP_23_1' (loop 'VITIS_LOOP_23_1'): Unable to enforce a carried dependence constraint (II = 28, distance = 1, offset = 1) between 'store' operation ('shift_reg_0_addr_14_write_ln26', fir.cpp:26) of variable 'select_ln26_111', fir.cpp:26 on array 'shift_reg_0' and 'load' operation ('shift_reg_0_load', fir.cpp:26) on array 'shift_reg_0'.
WARNING: [HLS 200-880] The II Violation in module 'fir_Pipeline_VITIS_LOOP_23_1' (loop 'VITIS_LOOP_23_1'): Unable to enforce a carried dependence constraint (II = 30, distance = 1, offset = 1) between 'store' operation ('shift_reg_0_addr_15_write_ln26', fir.cpp:26) of variable 'select_ln26_119', fir.cpp:26 on array 'shift_reg_0' and 'load' operation ('shift_reg_0_load', fir.cpp:26) on array 'shift_reg_0'.
WARNING: [HLS 200-880] The II Violation in module 'fir_Pipeline_VITIS_LOOP_23_1' (loop 'VITIS_LOOP_23_1'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1) between 'store' operation ('shift_reg_0_addr_15_write_ln26', fir.cpp:26) of variable 'select_ln26_119', fir.cpp:26 on array 'shift_reg_0' and 'load' operation ('shift_reg_0_load', fir.cpp:26) on array 'shift_reg_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 32, Depth = 43, loop 'VITIS_LOOP_23_1'
WARNING: [HLS 200-871] Estimated clock period (7.436ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'fir_Pipeline_VITIS_LOOP_23_1' consists of the following:	'load' operation ('shift_reg_6_load_1', fir.cpp:26) on array 'shift_reg_6' [129]  (2.32 ns)
	'select' operation ('select_ln26', fir.cpp:26) [139]  (0 ns)
	'select' operation ('select_ln26_1', fir.cpp:26) [141]  (0.698 ns)
	'select' operation ('select_ln26_2', fir.cpp:26) [143]  (0 ns)
	'select' operation ('select_ln26_3', fir.cpp:26) [145]  (0.698 ns)
	'select' operation ('select_ln26_4', fir.cpp:26) [147]  (0 ns)
	'select' operation ('select_ln26_5', fir.cpp:26) [149]  (0.698 ns)
	'select' operation ('select_ln26_6', fir.cpp:26) [151]  (0 ns)
	'select' operation ('select_ln26_7', fir.cpp:26) [153]  (0.698 ns)
	'store' operation ('shift_reg_5_addr_write_ln26', fir.cpp:26) of variable 'select_ln26_7', fir.cpp:26 on array 'shift_reg_5' [159]  (2.32 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.97 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.99 seconds; current allocated memory: 315.627 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.78 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.78 seconds; current allocated memory: 320.022 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_Pipeline_VITIS_LOOP_30_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_30_2'.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 18, loop 'VITIS_LOOP_30_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.65 seconds; current allocated memory: 323.434 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.54 seconds. CPU system time: 0 seconds. Elapsed time: 0.55 seconds; current allocated memory: 327.541 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.62 seconds. CPU system time: 0 seconds. Elapsed time: 0.62 seconds; current allocated memory: 327.642 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 327.772 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir_Pipeline_VITIS_LOOP_23_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fir_Pipeline_VITIS_LOOP_23_1' pipeline 'VITIS_LOOP_23_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_129_5_1': 15 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_9ns_15_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_5ns_4_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir_Pipeline_VITIS_LOOP_23_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.99 seconds. CPU system time: 0 seconds. Elapsed time: 1 seconds; current allocated memory: 333.725 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir_Pipeline_VITIS_LOOP_30_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fir_Pipeline_VITIS_LOOP_30_2' pipeline 'VITIS_LOOP_30_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_129_5_1': 15 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_9ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_864_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_5ns_4_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir_Pipeline_VITIS_LOOP_30_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.99 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.05 seconds; current allocated memory: 357.497 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/y' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/x' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'fir_int_int_c_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'fir_int_int_c_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'fir_int_int_c_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'fir_int_int_c_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'fir_int_int_c_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'fir_int_int_c_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'fir_int_int_c_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'fir_int_int_c_0' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_129_5_1': 15 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.5 seconds; current allocated memory: 376.555 MB.
INFO: [RTMG 210-279]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 251.675 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.83 seconds. CPU system time: 0.33 seconds. Elapsed time: 0.58 seconds; current allocated memory: 252.977 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_30_2' (fir.cpp:30:22) in function 'fir' partially with a factor of 16 (fir.cpp:15:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-270] Inferring cyclic partitioning for array 'fir(int*, int)::c' on dimension 1 with factor 8
INFO: [HLS 214-270] Inferring cyclic partitioning for array 'fir(int*, int)::shift_reg' on dimension 1 with factor 17 (fir.cpp:20:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.67 seconds. CPU system time: 0.36 seconds. Elapsed time: 4.85 seconds; current allocated memory: 255.572 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 255.574 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 257.027 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 256.113 MB.
INFO: [XFORM 203-501] Unrolling loop 'VITIS_LOOP_23_1' (fir.cpp:23) in function 'fir' partially with a factor of 16.
INFO: [XFORM 203-101] Partitioning array 'fir(int*, int)c'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'shift_reg'  in dimension 1 with a cyclic factor 17.
INFO: [XFORM 203-11] Balancing expressions in function 'fir' (fir.cpp:15)...16 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.77 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.78 seconds; current allocated memory: 288.812 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'shift_reg.0' (fir.cpp:28:18)
INFO: [HLS 200-472] Inferring partial write operation for 'shift_reg.2' (fir.cpp:26:15)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.52 seconds; current allocated memory: 325.666 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_Pipeline_VITIS_LOOP_23_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_23_1'.
WARNING: [HLS 200-880] The II Violation in module 'fir_Pipeline_VITIS_LOOP_23_1' (loop 'VITIS_LOOP_23_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('shift_reg_0_addr_1_write_ln26', fir.cpp:26) of variable 'phi_ln26', fir.cpp:26 on array 'shift_reg_0' and 'load' operation ('shift_reg_0_load', fir.cpp:26) on array 'shift_reg_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 13, loop 'VITIS_LOOP_23_1'
WARNING: [HLS 200-871] Estimated clock period (7.396ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'fir_Pipeline_VITIS_LOOP_23_1' consists of the following:	'load' operation ('shift_reg_12_load_2', fir.cpp:26) on array 'shift_reg_12' [344]  (2.32 ns)
	multiplexor before 'phi' operation ('phi_ln26_2', fir.cpp:26) with incoming values : ('shift_reg_12_load_2', fir.cpp:26) ('shift_reg_11_load_2', fir.cpp:26) ('shift_reg_10_load_2', fir.cpp:26) ('shift_reg_9_load_2', fir.cpp:26) ('shift_reg_8_load_2', fir.cpp:26) ('shift_reg_7_load_2', fir.cpp:26) ('shift_reg_6_load_2', fir.cpp:26) ('shift_reg_5_load_2', fir.cpp:26) ('shift_reg_4_load_2', fir.cpp:26) ('shift_reg_3_load_2', fir.cpp:26) ('shift_reg_2_load_2', fir.cpp:26) ('shift_reg_1_load_2', fir.cpp:26) ('shift_reg_0_load_2', fir.cpp:26) ('shift_reg_16_load_2', fir.cpp:26) ('shift_reg_15_load_2', fir.cpp:26) ('shift_reg_14_load_2', fir.cpp:26) ('shift_reg_13_load_2', fir.cpp:26) [395]  (2.75 ns)
	'phi' operation ('phi_ln26_2', fir.cpp:26) with incoming values : ('shift_reg_12_load_2', fir.cpp:26) ('shift_reg_11_load_2', fir.cpp:26) ('shift_reg_10_load_2', fir.cpp:26) ('shift_reg_9_load_2', fir.cpp:26) ('shift_reg_8_load_2', fir.cpp:26) ('shift_reg_7_load_2', fir.cpp:26) ('shift_reg_6_load_2', fir.cpp:26) ('shift_reg_5_load_2', fir.cpp:26) ('shift_reg_4_load_2', fir.cpp:26) ('shift_reg_3_load_2', fir.cpp:26) ('shift_reg_2_load_2', fir.cpp:26) ('shift_reg_1_load_2', fir.cpp:26) ('shift_reg_0_load_2', fir.cpp:26) ('shift_reg_16_load_2', fir.cpp:26) ('shift_reg_15_load_2', fir.cpp:26) ('shift_reg_14_load_2', fir.cpp:26) ('shift_reg_13_load_2', fir.cpp:26) [395]  (0 ns)
	'store' operation ('shift_reg_6_addr_2_write_ln26', fir.cpp:26) of variable 'phi_ln26_2', fir.cpp:26 on array 'shift_reg_6' [419]  (2.32 ns)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 251.675 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.8 seconds. CPU system time: 0.32 seconds. Elapsed time: 0.56 seconds; current allocated memory: 252.977 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.15 seconds. CPU system time: 0.38 seconds. Elapsed time: 4.34 seconds; current allocated memory: 254.860 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 254.862 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 256.093 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 255.256 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.05 seconds; current allocated memory: 275.841 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'shift_reg' (fir.cpp:28:18)
INFO: [HLS 200-472] Inferring partial write operation for 'shift_reg' (fir.cpp:26:15)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 287.504 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_Pipeline_VITIS_LOOP_23_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_23_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_23_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 287.841 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 288.022 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_Pipeline_VITIS_LOOP_30_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_30_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_30_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 288.201 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 288.360 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 288.443 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 288.550 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir_Pipeline_VITIS_LOOP_23_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fir_Pipeline_VITIS_LOOP_23_1' pipeline 'VITIS_LOOP_23_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir_Pipeline_VITIS_LOOP_23_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 288.923 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir_Pipeline_VITIS_LOOP_30_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fir_Pipeline_VITIS_LOOP_30_2' pipeline 'VITIS_LOOP_30_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_6s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir_Pipeline_VITIS_LOOP_30_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 289.816 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/y' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/x' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'fir_int_int_c' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 290.691 MB.
INFO: [RTMG 210-279] Implementing memory 'fir_fir_Pipeline_VITIS_LOOP_30_2_fir_int_int_c' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'fir_shift_reg_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 293.221 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 251.675 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.85 seconds. CPU system time: 0.29 seconds. Elapsed time: 0.57 seconds; current allocated memory: 252.977 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.15 seconds. CPU system time: 0.4 seconds. Elapsed time: 4.41 seconds; current allocated memory: 254.860 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 254.862 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 256.094 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 255.257 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 275.842 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'shift_reg' (fir.cpp:28:18)
INFO: [HLS 200-472] Inferring partial write operation for 'shift_reg' (fir.cpp:26:15)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 287.503 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_Pipeline_VITIS_LOOP_23_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_23_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_23_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.04 seconds; current allocated memory: 287.841 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 288.022 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_Pipeline_VITIS_LOOP_30_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_30_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_30_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 288.201 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 288.357 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 288.439 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 288.549 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir_Pipeline_VITIS_LOOP_23_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fir_Pipeline_VITIS_LOOP_23_1' pipeline 'VITIS_LOOP_23_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir_Pipeline_VITIS_LOOP_23_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 288.923 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir_Pipeline_VITIS_LOOP_30_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fir_Pipeline_VITIS_LOOP_30_2' pipeline 'VITIS_LOOP_30_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_6s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir_Pipeline_VITIS_LOOP_30_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 289.815 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/y' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/x' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'fir_int_int_c' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 290.690 MB.
INFO: [RTMG 210-279] Implementing memory 'fir_fir_Pipeline_VITIS_LOOP_30_2_fir_int_int_c' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'fir_shift_reg_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 293.219 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 251.673 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.83 seconds. CPU system time: 0.29 seconds. Elapsed time: 0.56 seconds; current allocated memory: 252.975 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_30_2' (fir.cpp:30:22) in function 'fir' partially with a factor of 8 (fir.cpp:15:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-270] Inferring cyclic partitioning for array 'fir(int*, int)::c' on dimension 1 with factor 4
INFO: [HLS 214-270] Inferring cyclic partitioning for array 'fir(int*, int)::shift_reg' on dimension 1 with factor 9 (fir.cpp:20:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.48 seconds. CPU system time: 0.43 seconds. Elapsed time: 4.72 seconds; current allocated memory: 255.150 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 255.151 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 256.480 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 255.616 MB.
INFO: [XFORM 203-501] Unrolling loop 'VITIS_LOOP_23_1' (fir.cpp:23) in function 'fir' partially with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'fir(int*, int)c'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'shift_reg'  in dimension 1 with a cyclic factor 9.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fir.cpp:23:47) to (fir.cpp:26:15) in function 'fir'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fir.cpp:23:47) to (fir.cpp:26:15) in function 'fir'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fir.cpp:23:47) to (fir.cpp:26:15) in function 'fir'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fir.cpp:23:47) to (fir.cpp:26:15) in function 'fir'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fir.cpp:23:47) to (fir.cpp:26:15) in function 'fir'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fir.cpp:23:47) to (fir.cpp:26:15) in function 'fir'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fir.cpp:23:47) to (fir.cpp:26:15) in function 'fir'... converting 11 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'fir' (fir.cpp:15)...8 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 278.936 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'shift_reg.0' (fir.cpp:28:18)
INFO: [HLS 200-472] Inferring partial write operation for 'shift_reg.2' (fir.cpp:26:15)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 296.503 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_Pipeline_VITIS_LOOP_23_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_23_1'.
WARNING: [HLS 200-880] The II Violation in module 'fir_Pipeline_VITIS_LOOP_23_1' (loop 'VITIS_LOOP_23_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('shift_reg_0_addr_write_ln26', fir.cpp:26) of variable 'select_ln26_7', fir.cpp:26 on array 'shift_reg_0' and 'load' operation ('shift_reg_0_load', fir.cpp:26) on array 'shift_reg_0'.
WARNING: [HLS 200-880] The II Violation in module 'fir_Pipeline_VITIS_LOOP_23_1' (loop 'VITIS_LOOP_23_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('shift_reg_0_addr_write_ln26', fir.cpp:26) of variable 'select_ln26_7', fir.cpp:26 on array 'shift_reg_0' and 'load' operation ('shift_reg_0_load', fir.cpp:26) on array 'shift_reg_0'.
WARNING: [HLS 200-880] The II Violation in module 'fir_Pipeline_VITIS_LOOP_23_1' (loop 'VITIS_LOOP_23_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('shift_reg_0_addr_write_ln26', fir.cpp:26) of variable 'select_ln26_7', fir.cpp:26 on array 'shift_reg_0' and 'load' operation ('shift_reg_0_load', fir.cpp:26) on array 'shift_reg_0'.
WARNING: [HLS 200-880] The II Violation in module 'fir_Pipeline_VITIS_LOOP_23_1' (loop 'VITIS_LOOP_23_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('shift_reg_0_addr_2_write_ln26', fir.cpp:26) of variable 'select_ln26_15', fir.cpp:26 on array 'shift_reg_0' and 'load' operation ('shift_reg_0_load', fir.cpp:26) on array 'shift_reg_0'.
WARNING: [HLS 200-880] The II Violation in module 'fir_Pipeline_VITIS_LOOP_23_1' (loop 'VITIS_LOOP_23_1'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between 'store' operation ('shift_reg_0_addr_5_write_ln26', fir.cpp:26) of variable 'select_ln26_39', fir.cpp:26 on array 'shift_reg_0' and 'load' operation ('shift_reg_0_load', fir.cpp:26) on array 'shift_reg_0'.
WARNING: [HLS 200-880] The II Violation in module 'fir_Pipeline_VITIS_LOOP_23_1' (loop 'VITIS_LOOP_23_1'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between 'store' operation ('shift_reg_0_addr_7_write_ln26', fir.cpp:26) of variable 'select_ln26_55', fir.cpp:26 on array 'shift_reg_0' and 'load' operation ('shift_reg_0_load', fir.cpp:26) on array 'shift_reg_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 27, loop 'VITIS_LOOP_23_1'
WARNING: [HLS 200-871] Estimated clock period (7.436ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'fir_Pipeline_VITIS_LOOP_23_1' consists of the following:	'load' operation ('shift_reg_6_load_1', fir.cpp:26) on array 'shift_reg_6' [129]  (2.32 ns)
	'select' operation ('select_ln26', fir.cpp:26) [139]  (0 ns)
	'select' operation ('select_ln26_1', fir.cpp:26) [141]  (0.698 ns)
	'select' operation ('select_ln26_2', fir.cpp:26) [143]  (0 ns)
	'select' operation ('select_ln26_3', fir.cpp:26) [145]  (0.698 ns)
	'select' operation ('select_ln26_4', fir.cpp:26) [147]  (0 ns)
	'select' operation ('select_ln26_5', fir.cpp:26) [149]  (0.698 ns)
	'select' operation ('select_ln26_6', fir.cpp:26) [151]  (0 ns)
	'select' operation ('select_ln26_7', fir.cpp:26) [153]  (0.698 ns)
	'store' operation ('shift_reg_6_addr_write_ln26', fir.cpp:26) of variable 'select_ln26_7', fir.cpp:26 on array 'shift_reg_6' [156]  (2.32 ns)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 251.675 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.8 seconds. CPU system time: 0.32 seconds. Elapsed time: 0.57 seconds; current allocated memory: 252.976 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_30_2' (fir.cpp:30:22) in function 'fir' partially with a factor of 32 (fir.cpp:15:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-270] Inferring cyclic partitioning for array 'fir(int*, int)::c' on dimension 1 with factor 16
INFO: [HLS 214-270] Inferring cyclic partitioning for array 'fir(int*, int)::shift_reg' on dimension 1 with factor 33 (fir.cpp:20:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.41 seconds. CPU system time: 0.42 seconds. Elapsed time: 5.63 seconds; current allocated memory: 256.340 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 256.341 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 258.109 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 257.021 MB.
INFO: [XFORM 203-501] Unrolling loop 'VITIS_LOOP_23_1' (fir.cpp:23) in function 'fir' partially with a factor of 32.
INFO: [XFORM 203-101] Partitioning array 'fir(int*, int)c'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'shift_reg'  in dimension 1 with a cyclic factor 33.
INFO: [XFORM 203-102] Automatically partitioning small array 'shift_reg.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'shift_reg.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'shift_reg.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'shift_reg.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'shift_reg.4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'shift_reg.5' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'shift_reg.6' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'shift_reg.7' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'shift_reg.8' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'shift_reg.9' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'shift_reg.10' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'shift_reg.11' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'shift_reg.12' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'shift_reg.13' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'shift_reg.14' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'shift_reg.15' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'shift_reg.16' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'shift_reg.17' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'shift_reg.18' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'shift_reg.19' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'shift_reg.20' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'shift_reg.21' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'shift_reg.22' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'shift_reg.23' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'shift_reg.24' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'shift_reg.25' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'shift_reg.26' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'shift_reg.27' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'shift_reg.28' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'shift_reg.29' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'shift_reg.30' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'shift_reg.31' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'shift_reg.32' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'shift_reg.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_reg.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_reg.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_reg.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_reg.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_reg.5' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_reg.6' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_reg.7' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_reg.8' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_reg.9' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_reg.10' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_reg.11' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_reg.12' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_reg.13' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_reg.14' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_reg.15' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_reg.16' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_reg.17' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_reg.18' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_reg.19' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_reg.20' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_reg.21' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_reg.22' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_reg.23' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_reg.24' in dimension 1 completely.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 251.675 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.81 seconds. CPU system time: 0.3 seconds. Elapsed time: 0.56 seconds; current allocated memory: 252.976 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.11 seconds. CPU system time: 0.46 seconds. Elapsed time: 4.35 seconds; current allocated memory: 254.859 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 254.860 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 256.092 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 255.255 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 275.837 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'shift_reg' (fir.cpp:28:18)
INFO: [HLS 200-472] Inferring partial write operation for 'shift_reg' (fir.cpp:26:15)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 287.500 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_Pipeline_VITIS_LOOP_23_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_23_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_23_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.05 seconds; current allocated memory: 287.838 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 288.019 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_Pipeline_VITIS_LOOP_30_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_30_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_30_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 288.198 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 288.356 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 288.437 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 288.546 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir_Pipeline_VITIS_LOOP_23_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fir_Pipeline_VITIS_LOOP_23_1' pipeline 'VITIS_LOOP_23_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir_Pipeline_VITIS_LOOP_23_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 288.919 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir_Pipeline_VITIS_LOOP_30_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fir_Pipeline_VITIS_LOOP_30_2' pipeline 'VITIS_LOOP_30_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_6s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir_Pipeline_VITIS_LOOP_30_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 289.812 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/y' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/x' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'fir_int_int_c' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 290.688 MB.
INFO: [RTMG 210-279] Implementing memory 'fir_fir_Pipeline_VITIS_LOOP_30_2_fir_int_int_c' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'fir_shift_reg_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 293.218 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 251.675 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.87 seconds. CPU system time: 0.32 seconds. Elapsed time: 0.6 seconds; current allocated memory: 252.977 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_30_2' (fir.cpp:30:22) in function 'fir' partially with a factor of 8 (fir.cpp:15:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-270] Inferring cyclic partitioning for array 'fir(int*, int)::c' on dimension 1 with factor 4
INFO: [HLS 214-270] Inferring cyclic partitioning for array 'fir(int*, int)::shift_reg' on dimension 1 with factor 9 (fir.cpp:20:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.46 seconds. CPU system time: 0.39 seconds. Elapsed time: 4.7 seconds; current allocated memory: 255.152 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 255.153 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 256.481 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 255.618 MB.
INFO: [XFORM 203-501] Unrolling loop 'VITIS_LOOP_23_1' (fir.cpp:23) in function 'fir' partially with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'fir(int*, int)c'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'shift_reg'  in dimension 1 with a cyclic factor 9.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fir.cpp:23:47) to (fir.cpp:26:15) in function 'fir'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fir.cpp:23:47) to (fir.cpp:26:15) in function 'fir'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fir.cpp:23:47) to (fir.cpp:26:15) in function 'fir'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fir.cpp:23:47) to (fir.cpp:26:15) in function 'fir'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fir.cpp:23:47) to (fir.cpp:26:15) in function 'fir'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fir.cpp:23:47) to (fir.cpp:26:15) in function 'fir'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fir.cpp:23:47) to (fir.cpp:26:15) in function 'fir'... converting 11 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'fir' (fir.cpp:15)...8 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 278.937 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'shift_reg.0' (fir.cpp:28:18)
INFO: [HLS 200-472] Inferring partial write operation for 'shift_reg.2' (fir.cpp:26:15)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 296.506 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_Pipeline_VITIS_LOOP_23_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_23_1'.
WARNING: [HLS 200-880] The II Violation in module 'fir_Pipeline_VITIS_LOOP_23_1' (loop 'VITIS_LOOP_23_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('shift_reg_0_addr_write_ln26', fir.cpp:26) of variable 'select_ln26_7', fir.cpp:26 on array 'shift_reg_0' and 'load' operation ('shift_reg_0_load', fir.cpp:26) on array 'shift_reg_0'.
WARNING: [HLS 200-880] The II Violation in module 'fir_Pipeline_VITIS_LOOP_23_1' (loop 'VITIS_LOOP_23_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('shift_reg_0_addr_write_ln26', fir.cpp:26) of variable 'select_ln26_7', fir.cpp:26 on array 'shift_reg_0' and 'load' operation ('shift_reg_0_load', fir.cpp:26) on array 'shift_reg_0'.
WARNING: [HLS 200-880] The II Violation in module 'fir_Pipeline_VITIS_LOOP_23_1' (loop 'VITIS_LOOP_23_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('shift_reg_0_addr_write_ln26', fir.cpp:26) of variable 'select_ln26_7', fir.cpp:26 on array 'shift_reg_0' and 'load' operation ('shift_reg_0_load', fir.cpp:26) on array 'shift_reg_0'.
WARNING: [HLS 200-880] The II Violation in module 'fir_Pipeline_VITIS_LOOP_23_1' (loop 'VITIS_LOOP_23_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('shift_reg_0_addr_2_write_ln26', fir.cpp:26) of variable 'select_ln26_15', fir.cpp:26 on array 'shift_reg_0' and 'load' operation ('shift_reg_0_load', fir.cpp:26) on array 'shift_reg_0'.
WARNING: [HLS 200-880] The II Violation in module 'fir_Pipeline_VITIS_LOOP_23_1' (loop 'VITIS_LOOP_23_1'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between 'store' operation ('shift_reg_0_addr_5_write_ln26', fir.cpp:26) of variable 'select_ln26_39', fir.cpp:26 on array 'shift_reg_0' and 'load' operation ('shift_reg_0_load', fir.cpp:26) on array 'shift_reg_0'.
WARNING: [HLS 200-880] The II Violation in module 'fir_Pipeline_VITIS_LOOP_23_1' (loop 'VITIS_LOOP_23_1'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between 'store' operation ('shift_reg_0_addr_7_write_ln26', fir.cpp:26) of variable 'select_ln26_55', fir.cpp:26 on array 'shift_reg_0' and 'load' operation ('shift_reg_0_load', fir.cpp:26) on array 'shift_reg_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 27, loop 'VITIS_LOOP_23_1'
WARNING: [HLS 200-871] Estimated clock period (7.436ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'fir_Pipeline_VITIS_LOOP_23_1' consists of the following:	'load' operation ('shift_reg_6_load_1', fir.cpp:26) on array 'shift_reg_6' [129]  (2.32 ns)
	'select' operation ('select_ln26', fir.cpp:26) [139]  (0 ns)
	'select' operation ('select_ln26_1', fir.cpp:26) [141]  (0.698 ns)
	'select' operation ('select_ln26_2', fir.cpp:26) [143]  (0 ns)
	'select' operation ('select_ln26_3', fir.cpp:26) [145]  (0.698 ns)
	'select' operation ('select_ln26_4', fir.cpp:26) [147]  (0 ns)
	'select' operation ('select_ln26_5', fir.cpp:26) [149]  (0.698 ns)
	'select' operation ('select_ln26_6', fir.cpp:26) [151]  (0 ns)
	'select' operation ('select_ln26_7', fir.cpp:26) [153]  (0.698 ns)
	'store' operation ('shift_reg_6_addr_write_ln26', fir.cpp:26) of variable 'select_ln26_7', fir.cpp:26 on array 'shift_reg_6' [156]  (2.32 ns)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 251.675 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.83 seconds. CPU system time: 0.29 seconds. Elapsed time: 0.56 seconds; current allocated memory: 252.977 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_30_2' (fir.cpp:30:22) in function 'fir' partially with a factor of 16 (fir.cpp:15:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-270] Inferring cyclic partitioning for array 'fir(int*, int)::c' on dimension 1 with factor 8
INFO: [HLS 214-270] Inferring cyclic partitioning for array 'fir(int*, int)::shift_reg' on dimension 1 with factor 17 (fir.cpp:20:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5 seconds. CPU system time: 0.41 seconds. Elapsed time: 5.18 seconds; current allocated memory: 255.572 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 255.574 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 257.027 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 256.116 MB.
INFO: [XFORM 203-501] Unrolling loop 'VITIS_LOOP_23_1' (fir.cpp:23) in function 'fir' partially with a factor of 16.
INFO: [XFORM 203-101] Partitioning array 'fir(int*, int)c'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'shift_reg'  in dimension 1 with a cyclic factor 17.
INFO: [XFORM 203-11] Balancing expressions in function 'fir' (fir.cpp:15)...16 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.78 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.79 seconds; current allocated memory: 288.812 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'shift_reg.0' (fir.cpp:28:18)
INFO: [HLS 200-472] Inferring partial write operation for 'shift_reg.2' (fir.cpp:26:15)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.57 seconds; current allocated memory: 325.667 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_Pipeline_VITIS_LOOP_23_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_23_1'.
WARNING: [HLS 200-880] The II Violation in module 'fir_Pipeline_VITIS_LOOP_23_1' (loop 'VITIS_LOOP_23_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('shift_reg_0_addr_1_write_ln26', fir.cpp:26) of variable 'phi_ln26', fir.cpp:26 on array 'shift_reg_0' and 'load' operation ('shift_reg_0_load', fir.cpp:26) on array 'shift_reg_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 13, loop 'VITIS_LOOP_23_1'
WARNING: [HLS 200-871] Estimated clock period (7.396ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'fir_Pipeline_VITIS_LOOP_23_1' consists of the following:	'load' operation ('shift_reg_13_load_1', fir.cpp:26) on array 'shift_reg_13' [211]  (2.32 ns)
	multiplexor before 'phi' operation ('phi_ln26_1', fir.cpp:26) with incoming values : ('shift_reg_13_load_1', fir.cpp:26) ('shift_reg_12_load_1', fir.cpp:26) ('shift_reg_11_load_1', fir.cpp:26) ('shift_reg_10_load_1', fir.cpp:26) ('shift_reg_9_load_1', fir.cpp:26) ('shift_reg_8_load_1', fir.cpp:26) ('shift_reg_7_load_1', fir.cpp:26) ('shift_reg_6_load_1', fir.cpp:26) ('shift_reg_5_load_1', fir.cpp:26) ('shift_reg_4_load_1', fir.cpp:26) ('shift_reg_3_load_1', fir.cpp:26) ('shift_reg_2_load_1', fir.cpp:26) ('shift_reg_1_load_1', fir.cpp:26) ('shift_reg_0_load_1', fir.cpp:26) ('shift_reg_16_load_1', fir.cpp:26) ('shift_reg_15_load_1', fir.cpp:26) ('shift_reg_14_load_1', fir.cpp:26) [262]  (2.75 ns)
	'phi' operation ('phi_ln26_1', fir.cpp:26) with incoming values : ('shift_reg_13_load_1', fir.cpp:26) ('shift_reg_12_load_1', fir.cpp:26) ('shift_reg_11_load_1', fir.cpp:26) ('shift_reg_10_load_1', fir.cpp:26) ('shift_reg_9_load_1', fir.cpp:26) ('shift_reg_8_load_1', fir.cpp:26) ('shift_reg_7_load_1', fir.cpp:26) ('shift_reg_6_load_1', fir.cpp:26) ('shift_reg_5_load_1', fir.cpp:26) ('shift_reg_4_load_1', fir.cpp:26) ('shift_reg_3_load_1', fir.cpp:26) ('shift_reg_2_load_1', fir.cpp:26) ('shift_reg_1_load_1', fir.cpp:26) ('shift_reg_0_load_1', fir.cpp:26) ('shift_reg_16_load_1', fir.cpp:26) ('shift_reg_15_load_1', fir.cpp:26) ('shift_reg_14_load_1', fir.cpp:26) [262]  (0 ns)
	'store' operation ('shift_reg_14_addr_write_ln26', fir.cpp:26) of variable 'phi_ln26_1', fir.cpp:26 on array 'shift_reg_14' [265]  (2.32 ns)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 251.674 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.88 seconds. CPU system time: 0.3 seconds. Elapsed time: 0.59 seconds; current allocated memory: 252.090 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-188] Unrolling loop 'MAC' (fir.cpp:32:5) in function 'fir' partially with a factor of 16 (fir.cpp:15:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-270] Inferring cyclic partitioning for array 'fir(int*, int)::c' on dimension 1 with factor 8
INFO: [HLS 214-270] Inferring cyclic partitioning for array 'fir(int*, int)::shift_reg' on dimension 1 with factor 17 (fir.cpp:20:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.82 seconds. CPU system time: 0.41 seconds. Elapsed time: 5.02 seconds; current allocated memory: 255.212 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 255.213 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 256.663 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 255.754 MB.
INFO: [XFORM 203-501] Unrolling loop 'TDL' (fir.cpp:24) in function 'fir' partially with a factor of 16.
INFO: [XFORM 203-101] Partitioning array 'fir(int*, int)c'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'shift_reg'  in dimension 1 with a cyclic factor 17.
INFO: [XFORM 203-11] Balancing expressions in function 'fir' (fir.cpp:15)...16 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.79 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.81 seconds; current allocated memory: 288.455 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'shift_reg.0' (fir.cpp:29:18)
INFO: [HLS 200-472] Inferring partial write operation for 'shift_reg.2' (fir.cpp:27:15)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.48 seconds; current allocated memory: 325.426 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_Pipeline_TDL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'TDL'.
WARNING: [HLS 200-880] The II Violation in module 'fir_Pipeline_TDL' (loop 'TDL'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('shift_reg_0_addr_1_write_ln27', fir.cpp:27) of variable 'phi_ln27', fir.cpp:27 on array 'shift_reg_0' and 'load' operation ('shift_reg_0_load', fir.cpp:27) on array 'shift_reg_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 13, loop 'TDL'
WARNING: [HLS 200-871] Estimated clock period (7.396ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'fir_Pipeline_TDL' consists of the following:	'load' operation ('shift_reg_7_load_7', fir.cpp:27) on array 'shift_reg_7' [1009]  (2.32 ns)
	multiplexor before 'phi' operation ('phi_ln27_7', fir.cpp:27) with incoming values : ('shift_reg_7_load_7', fir.cpp:27) ('shift_reg_6_load_7', fir.cpp:27) ('shift_reg_5_load_7', fir.cpp:27) ('shift_reg_4_load_7', fir.cpp:27) ('shift_reg_3_load_7', fir.cpp:27) ('shift_reg_2_load_7', fir.cpp:27) ('shift_reg_1_load_7', fir.cpp:27) ('shift_reg_0_load_7', fir.cpp:27) ('shift_reg_16_load_7', fir.cpp:27) ('shift_reg_15_load_7', fir.cpp:27) ('shift_reg_14_load_7', fir.cpp:27) ('shift_reg_13_load_7', fir.cpp:27) ('shift_reg_12_load_7', fir.cpp:27) ('shift_reg_11_load_7', fir.cpp:27) ('shift_reg_10_load_7', fir.cpp:27) ('shift_reg_9_load_7', fir.cpp:27) ('shift_reg_8_load_7', fir.cpp:27) [1060]  (2.75 ns)
	'phi' operation ('phi_ln27_7', fir.cpp:27) with incoming values : ('shift_reg_7_load_7', fir.cpp:27) ('shift_reg_6_load_7', fir.cpp:27) ('shift_reg_5_load_7', fir.cpp:27) ('shift_reg_4_load_7', fir.cpp:27) ('shift_reg_3_load_7', fir.cpp:27) ('shift_reg_2_load_7', fir.cpp:27) ('shift_reg_1_load_7', fir.cpp:27) ('shift_reg_0_load_7', fir.cpp:27) ('shift_reg_16_load_7', fir.cpp:27) ('shift_reg_15_load_7', fir.cpp:27) ('shift_reg_14_load_7', fir.cpp:27) ('shift_reg_13_load_7', fir.cpp:27) ('shift_reg_12_load_7', fir.cpp:27) ('shift_reg_11_load_7', fir.cpp:27) ('shift_reg_10_load_7', fir.cpp:27) ('shift_reg_9_load_7', fir.cpp:27) ('shift_reg_8_load_7', fir.cpp:27) [1060]  (0 ns)
	'store' operation ('shift_reg_8_addr_7_write_ln27', fir.cpp:27) of variable 'phi_ln27_7', fir.cpp:27 on array 'shift_reg_8' [1063]  (2.32 ns)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 251.675 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.76 seconds. CPU system time: 0.31 seconds. Elapsed time: 0.53 seconds; current allocated memory: 252.090 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-188] Unrolling loop 'MAC' (fir.cpp:32:5) in function 'fir' partially with a factor of 16 (fir.cpp:15:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-270] Inferring cyclic partitioning for array 'fir(int*, int)::c' on dimension 1 with factor 8
INFO: [HLS 214-270] Inferring cyclic partitioning for array 'fir(int*, int)::shift_reg' on dimension 1 with factor 9 (fir.cpp:20:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.63 seconds. CPU system time: 0.38 seconds. Elapsed time: 4.81 seconds; current allocated memory: 255.212 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 255.213 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 256.664 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 255.753 MB.
INFO: [XFORM 203-501] Unrolling loop 'TDL' (fir.cpp:24) in function 'fir' partially with a factor of 16.
INFO: [XFORM 203-101] Partitioning array 'fir(int*, int)c'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'shift_reg'  in dimension 1 with a cyclic factor 9.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fir.cpp:24:30) to (fir.cpp:27:15) in function 'fir'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fir.cpp:24:30) to (fir.cpp:27:15) in function 'fir'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fir.cpp:24:30) to (fir.cpp:27:15) in function 'fir'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fir.cpp:24:30) to (fir.cpp:27:15) in function 'fir'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fir.cpp:24:30) to (fir.cpp:27:15) in function 'fir'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fir.cpp:24:30) to (fir.cpp:27:15) in function 'fir'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fir.cpp:24:30) to (fir.cpp:27:15) in function 'fir'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fir.cpp:24:30) to (fir.cpp:27:15) in function 'fir'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fir.cpp:24:30) to (fir.cpp:27:15) in function 'fir'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fir.cpp:24:30) to (fir.cpp:27:15) in function 'fir'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fir.cpp:24:30) to (fir.cpp:27:15) in function 'fir'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fir.cpp:24:30) to (fir.cpp:27:15) in function 'fir'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fir.cpp:24:30) to (fir.cpp:27:15) in function 'fir'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fir.cpp:24:30) to (fir.cpp:27:15) in function 'fir'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fir.cpp:24:30) to (fir.cpp:27:15) in function 'fir'... converting 11 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'fir' (fir.cpp:15)...16 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 282.362 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'shift_reg.0' (fir.cpp:29:18)
INFO: [HLS 200-472] Inferring partial write operation for 'shift_reg.3' (fir.cpp:27:15)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.84 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.85 seconds; current allocated memory: 307.034 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_Pipeline_TDL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'TDL'.
WARNING: [HLS 200-880] The II Violation in module 'fir_Pipeline_TDL' (loop 'TDL'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('shift_reg_0_addr_write_ln27', fir.cpp:27) of variable 'select_ln27_7', fir.cpp:27 on array 'shift_reg_0' and 'load' operation ('shift_reg_0_load', fir.cpp:27) on array 'shift_reg_0'.
WARNING: [HLS 200-880] The II Violation in module 'fir_Pipeline_TDL' (loop 'TDL'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('shift_reg_0_addr_write_ln27', fir.cpp:27) of variable 'select_ln27_7', fir.cpp:27 on array 'shift_reg_0' and 'load' operation ('shift_reg_0_load', fir.cpp:27) on array 'shift_reg_0'.
WARNING: [HLS 200-880] The II Violation in module 'fir_Pipeline_TDL' (loop 'TDL'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('shift_reg_0_addr_2_write_ln27', fir.cpp:27) of variable 'select_ln27_15', fir.cpp:27 on array 'shift_reg_0' and 'load' operation ('shift_reg_0_load', fir.cpp:27) on array 'shift_reg_0'.
WARNING: [HLS 200-880] The II Violation in module 'fir_Pipeline_TDL' (loop 'TDL'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between 'store' operation ('shift_reg_0_addr_2_write_ln27', fir.cpp:27) of variable 'select_ln27_15', fir.cpp:27 on array 'shift_reg_0' and 'load' operation ('shift_reg_0_load', fir.cpp:27) on array 'shift_reg_0'.
WARNING: [HLS 200-880] The II Violation in module 'fir_Pipeline_TDL' (loop 'TDL'): Unable to enforce a carried dependence constraint (II = 20, distance = 1, offset = 1) between 'store' operation ('shift_reg_0_addr_10_write_ln27', fir.cpp:27) of variable 'select_ln27_79', fir.cpp:27 on array 'shift_reg_0' and 'load' operation ('shift_reg_0_load', fir.cpp:27) on array 'shift_reg_0'.
WARNING: [HLS 200-880] The II Violation in module 'fir_Pipeline_TDL' (loop 'TDL'): Unable to enforce a carried dependence constraint (II = 28, distance = 1, offset = 1) between 'store' operation ('shift_reg_0_addr_14_write_ln27', fir.cpp:27) of variable 'select_ln27_111', fir.cpp:27 on array 'shift_reg_0' and 'load' operation ('shift_reg_0_load', fir.cpp:27) on array 'shift_reg_0'.
WARNING: [HLS 200-880] The II Violation in module 'fir_Pipeline_TDL' (loop 'TDL'): Unable to enforce a carried dependence constraint (II = 30, distance = 1, offset = 1) between 'store' operation ('shift_reg_0_addr_15_write_ln27', fir.cpp:27) of variable 'select_ln27_119', fir.cpp:27 on array 'shift_reg_0' and 'load' operation ('shift_reg_0_load', fir.cpp:27) on array 'shift_reg_0'.
WARNING: [HLS 200-880] The II Violation in module 'fir_Pipeline_TDL' (loop 'TDL'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1) between 'store' operation ('shift_reg_0_addr_15_write_ln27', fir.cpp:27) of variable 'select_ln27_119', fir.cpp:27 on array 'shift_reg_0' and 'load' operation ('shift_reg_0_load', fir.cpp:27) on array 'shift_reg_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 32, Depth = 43, loop 'TDL'
WARNING: [HLS 200-871] Estimated clock period (7.436ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'fir_Pipeline_TDL' consists of the following:	'load' operation ('shift_reg_6_load_1', fir.cpp:27) on array 'shift_reg_6' [129]  (2.32 ns)
	'select' operation ('select_ln27', fir.cpp:27) [139]  (0 ns)
	'select' operation ('select_ln27_1', fir.cpp:27) [141]  (0.698 ns)
	'select' operation ('select_ln27_2', fir.cpp:27) [143]  (0 ns)
	'select' operation ('select_ln27_3', fir.cpp:27) [145]  (0.698 ns)
	'select' operation ('select_ln27_4', fir.cpp:27) [147]  (0 ns)
	'select' operation ('select_ln27_5', fir.cpp:27) [149]  (0.698 ns)
	'select' operation ('select_ln27_6', fir.cpp:27) [151]  (0 ns)
	'select' operation ('select_ln27_7', fir.cpp:27) [153]  (0.698 ns)
	'store' operation ('shift_reg_8_addr_write_ln27', fir.cpp:27) of variable 'select_ln27_7', fir.cpp:27 on array 'shift_reg_8' [177]  (2.32 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.76 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.79 seconds; current allocated memory: 315.347 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.79 seconds. CPU system time: 0 seconds. Elapsed time: 0.8 seconds; current allocated memory: 319.743 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_Pipeline_MAC' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MAC'.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 18, loop 'MAC'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.6 seconds. CPU system time: 0 seconds. Elapsed time: 1.6 seconds; current allocated memory: 323.141 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.54 seconds. CPU system time: 0 seconds. Elapsed time: 0.55 seconds; current allocated memory: 327.278 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0 seconds. Elapsed time: 0.61 seconds; current allocated memory: 327.378 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 327.525 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir_Pipeline_TDL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fir_Pipeline_TDL' pipeline 'TDL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_129_5_1': 15 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_9ns_15_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_5ns_4_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir_Pipeline_TDL'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.99 seconds. CPU system time: 0 seconds. Elapsed time: 1 seconds; current allocated memory: 333.475 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir_Pipeline_MAC' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fir_Pipeline_MAC' pipeline 'MAC' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_129_5_1': 15 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_9ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_864_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_5ns_4_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir_Pipeline_MAC'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.05 seconds; current allocated memory: 357.326 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/y' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/x' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'fir_int_int_c_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'fir_int_int_c_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'fir_int_int_c_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'fir_int_int_c_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'fir_int_int_c_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'fir_int_int_c_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'fir_int_int_c_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'fir_int_int_c_0' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_129_5_1': 15 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.36 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.42 seconds; current allocated memory: 376.388 MB.
INFO: [RTMG 210-279] Implementing memory 'fir_fir_Pipeline_MAC_fir_int_int_c_1' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fir_fir_Pipeline_MAC_fir_int_int_c_3' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fir_fir_Pipeline_MAC_fir_int_int_c_4' using auto ROMs.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 251.675 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.8 seconds. CPU system time: 0.33 seconds. Elapsed time: 0.56 seconds; current allocated memory: 252.090 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-188] Unrolling loop 'MAC' (fir.cpp:32:5) in function 'fir' partially with a factor of 16 (fir.cpp:15:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-270] Inferring cyclic partitioning for array 'fir(int*, int)::c' on dimension 1 with factor 8
INFO: [HLS 214-270] Inferring cyclic partitioning for array 'fir(int*, int)::shift_reg' on dimension 1 with factor 17 (fir.cpp:20:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.54 seconds. CPU system time: 0.47 seconds. Elapsed time: 6.88 seconds; current allocated memory: 255.212 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 255.213 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 256.663 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 255.753 MB.
INFO: [XFORM 203-501] Unrolling loop 'TDL' (fir.cpp:24) in function 'fir' partially with a factor of 16.
INFO: [XFORM 203-101] Partitioning array 'fir(int*, int)c'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'shift_reg'  in dimension 1 with a cyclic factor 17.
INFO: [XFORM 203-11] Balancing expressions in function 'fir' (fir.cpp:15)...16 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.17 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.19 seconds; current allocated memory: 288.450 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'shift_reg.0' (fir.cpp:29:18)
INFO: [HLS 200-472] Inferring partial write operation for 'shift_reg.2' (fir.cpp:27:15)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 3.96 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.97 seconds; current allocated memory: 325.430 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_Pipeline_TDL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'TDL'.
WARNING: [HLS 200-880] The II Violation in module 'fir_Pipeline_TDL' (loop 'TDL'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('shift_reg_0_addr_1_write_ln27', fir.cpp:27) of variable 'phi_ln27', fir.cpp:27 on array 'shift_reg_0' and 'load' operation ('shift_reg_0_load', fir.cpp:27) on array 'shift_reg_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 13, loop 'TDL'
WARNING: [HLS 200-871] Estimated clock period (7.396ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'fir_Pipeline_TDL' consists of the following:	'load' operation ('shift_reg_11_load_3', fir.cpp:27) on array 'shift_reg_11' [477]  (2.32 ns)
	multiplexor before 'phi' operation ('phi_ln27_3', fir.cpp:27) with incoming values : ('shift_reg_11_load_3', fir.cpp:27) ('shift_reg_10_load_3', fir.cpp:27) ('shift_reg_9_load_3', fir.cpp:27) ('shift_reg_8_load_3', fir.cpp:27) ('shift_reg_7_load_3', fir.cpp:27) ('shift_reg_6_load_3', fir.cpp:27) ('shift_reg_5_load_3', fir.cpp:27) ('shift_reg_4_load_3', fir.cpp:27) ('shift_reg_3_load_3', fir.cpp:27) ('shift_reg_2_load_3', fir.cpp:27) ('shift_reg_1_load_3', fir.cpp:27) ('shift_reg_0_load_3', fir.cpp:27) ('shift_reg_16_load_3', fir.cpp:27) ('shift_reg_15_load_3', fir.cpp:27) ('shift_reg_14_load_3', fir.cpp:27) ('shift_reg_13_load_3', fir.cpp:27) ('shift_reg_12_load_3', fir.cpp:27) [528]  (2.75 ns)
	'phi' operation ('phi_ln27_3', fir.cpp:27) with incoming values : ('shift_reg_11_load_3', fir.cpp:27) ('shift_reg_10_load_3', fir.cpp:27) ('shift_reg_9_load_3', fir.cpp:27) ('shift_reg_8_load_3', fir.cpp:27) ('shift_reg_7_load_3', fir.cpp:27) ('shift_reg_6_load_3', fir.cpp:27) ('shift_reg_5_load_3', fir.cpp:27) ('shift_reg_4_load_3', fir.cpp:27) ('shift_reg_3_load_3', fir.cpp:27) ('shift_reg_2_load_3', fir.cpp:27) ('shift_reg_1_load_3', fir.cpp:27) ('shift_reg_0_load_3', fir.cpp:27) ('shift_reg_16_load_3', fir.cpp:27) ('shift_reg_15_load_3', fir.cpp:27) ('shift_reg_14_load_3', fir.cpp:27) ('shift_reg_13_load_3', fir.cpp:27) ('shift_reg_12_load_3', fir.cpp:27) [528]  (0 ns)
	'store' operation ('shift_reg_12_addr_3_write_ln27', fir.cpp:27) of variable 'phi_ln27_3', fir.cpp:27 on array 'shift_reg_12' [531]  (2.32 ns)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 251.675 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.79 seconds. CPU system time: 0.35 seconds. Elapsed time: 0.58 seconds; current allocated memory: 252.090 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-188] Unrolling loop 'MAC' (fir.cpp:33:5) in function 'fir' partially with a factor of 16 (fir.cpp:15:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-270] Inferring cyclic partitioning for array 'fir(int*, int)::c' on dimension 1 with factor 8
INFO: [HLS 214-270] Inferring cyclic partitioning for array 'fir(int*, int)::shift_reg' on dimension 1 with factor 17 (fir.cpp:20:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.65 seconds. CPU system time: 0.42 seconds. Elapsed time: 4.88 seconds; current allocated memory: 255.212 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 255.213 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 256.663 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 255.755 MB.
INFO: [XFORM 203-501] Unrolling loop 'TDL' (fir.cpp:25) in function 'fir' partially with a factor of 16.
INFO: [XFORM 203-101] Partitioning array 'fir(int*, int)c'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'shift_reg'  in dimension 1 with a cyclic factor 17.
INFO: [XFORM 203-11] Balancing expressions in function 'fir' (fir.cpp:15)...16 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.79 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.82 seconds; current allocated memory: 288.455 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'shift_reg.0' (fir.cpp:30:18)
INFO: [HLS 200-472] Inferring partial write operation for 'shift_reg.2' (fir.cpp:28:15)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.52 seconds; current allocated memory: 325.422 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_Pipeline_TDL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'TDL'.
WARNING: [HLS 200-880] The II Violation in module 'fir_Pipeline_TDL' (loop 'TDL'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('shift_reg_0_addr_1_write_ln28', fir.cpp:28) of variable 'phi_ln28', fir.cpp:28 on array 'shift_reg_0' and 'load' operation ('shift_reg_0_load', fir.cpp:28) on array 'shift_reg_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 13, loop 'TDL'
WARNING: [HLS 200-871] Estimated clock period (7.396ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'fir_Pipeline_TDL' consists of the following:	'load' operation ('shift_reg_0_load_14', fir.cpp:28) on array 'shift_reg_0' [1940]  (2.32 ns)
	multiplexor before 'phi' operation ('phi_ln28_14', fir.cpp:28) with incoming values : ('shift_reg_0_load_14', fir.cpp:28) ('shift_reg_16_load_14', fir.cpp:28) ('shift_reg_15_load_14', fir.cpp:28) ('shift_reg_14_load_14', fir.cpp:28) ('shift_reg_13_load_14', fir.cpp:28) ('shift_reg_12_load_14', fir.cpp:28) ('shift_reg_11_load_14', fir.cpp:28) ('shift_reg_10_load_14', fir.cpp:28) ('shift_reg_9_load_14', fir.cpp:28) ('shift_reg_8_load_14', fir.cpp:28) ('shift_reg_7_load_14', fir.cpp:28) ('shift_reg_6_load_14', fir.cpp:28) ('shift_reg_5_load_14', fir.cpp:28) ('shift_reg_4_load_14', fir.cpp:28) ('shift_reg_3_load_14', fir.cpp:28) ('shift_reg_2_load_14', fir.cpp:28) ('shift_reg_1_load_14', fir.cpp:28) [1991]  (2.75 ns)
	'phi' operation ('phi_ln28_14', fir.cpp:28) with incoming values : ('shift_reg_0_load_14', fir.cpp:28) ('shift_reg_16_load_14', fir.cpp:28) ('shift_reg_15_load_14', fir.cpp:28) ('shift_reg_14_load_14', fir.cpp:28) ('shift_reg_13_load_14', fir.cpp:28) ('shift_reg_12_load_14', fir.cpp:28) ('shift_reg_11_load_14', fir.cpp:28) ('shift_reg_10_load_14', fir.cpp:28) ('shift_reg_9_load_14', fir.cpp:28) ('shift_reg_8_load_14', fir.cpp:28) ('shift_reg_7_load_14', fir.cpp:28) ('shift_reg_6_load_14', fir.cpp:28) ('shift_reg_5_load_14', fir.cpp:28) ('shift_reg_4_load_14', fir.cpp:28) ('shift_reg_3_load_14', fir.cpp:28) ('shift_reg_2_load_14', fir.cpp:28) ('shift_reg_1_load_14', fir.cpp:28) [1991]  (0 ns)
	'store' operation ('shift_reg_4_addr_14_write_ln28', fir.cpp:28) of variable 'phi_ln28_14', fir.cpp:28 on array 'shift_reg_4' [2036]  (2.32 ns)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 251.675 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.84 seconds. CPU system time: 0.37 seconds. Elapsed time: 0.6 seconds; current allocated memory: 252.090 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-188] Unrolling loop 'MAC' (fir.cpp:32:5) in function 'fir' partially with a factor of 16 (fir.cpp:15:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-270] Inferring cyclic partitioning for array 'fir(int*, int)::c' on dimension 1 with factor 8
INFO: [HLS 214-270] Inferring cyclic partitioning for array 'fir(int*, int)::shift_reg' on dimension 1 with factor 17 (fir.cpp:20:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.66 seconds. CPU system time: 0.49 seconds. Elapsed time: 4.97 seconds; current allocated memory: 255.212 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 255.213 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 256.664 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 255.758 MB.
INFO: [XFORM 203-501] Unrolling loop 'TDL' (fir.cpp:24) in function 'fir' partially with a factor of 16.
INFO: [XFORM 203-101] Partitioning array 'fir(int*, int)c'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'shift_reg'  in dimension 1 with a cyclic factor 17.
INFO: [XFORM 203-11] Balancing expressions in function 'fir' (fir.cpp:15)...16 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.76 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.77 seconds; current allocated memory: 288.448 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'shift_reg.0' (fir.cpp:29:18)
INFO: [HLS 200-472] Inferring partial write operation for 'shift_reg.2' (fir.cpp:27:15)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.62 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.63 seconds; current allocated memory: 325.416 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_Pipeline_TDL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'TDL'.
WARNING: [HLS 200-880] The II Violation in module 'fir_Pipeline_TDL' (loop 'TDL'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('shift_reg_0_addr_1_write_ln27', fir.cpp:27) of variable 'phi_ln27', fir.cpp:27 on array 'shift_reg_0' and 'load' operation ('shift_reg_0_load', fir.cpp:27) on array 'shift_reg_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 13, loop 'TDL'
WARNING: [HLS 200-871] Estimated clock period (7.396ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'fir_Pipeline_TDL' consists of the following:	'load' operation ('shift_reg_13_load_1', fir.cpp:27) on array 'shift_reg_13' [211]  (2.32 ns)
	multiplexor before 'phi' operation ('phi_ln27_1', fir.cpp:27) with incoming values : ('shift_reg_13_load_1', fir.cpp:27) ('shift_reg_12_load_1', fir.cpp:27) ('shift_reg_11_load_1', fir.cpp:27) ('shift_reg_10_load_1', fir.cpp:27) ('shift_reg_9_load_1', fir.cpp:27) ('shift_reg_8_load_1', fir.cpp:27) ('shift_reg_7_load_1', fir.cpp:27) ('shift_reg_6_load_1', fir.cpp:27) ('shift_reg_5_load_1', fir.cpp:27) ('shift_reg_4_load_1', fir.cpp:27) ('shift_reg_3_load_1', fir.cpp:27) ('shift_reg_2_load_1', fir.cpp:27) ('shift_reg_1_load_1', fir.cpp:27) ('shift_reg_0_load_1', fir.cpp:27) ('shift_reg_16_load_1', fir.cpp:27) ('shift_reg_15_load_1', fir.cpp:27) ('shift_reg_14_load_1', fir.cpp:27) [262]  (2.75 ns)
	'phi' operation ('phi_ln27_1', fir.cpp:27) with incoming values : ('shift_reg_13_load_1', fir.cpp:27) ('shift_reg_12_load_1', fir.cpp:27) ('shift_reg_11_load_1', fir.cpp:27) ('shift_reg_10_load_1', fir.cpp:27) ('shift_reg_9_load_1', fir.cpp:27) ('shift_reg_8_load_1', fir.cpp:27) ('shift_reg_7_load_1', fir.cpp:27) ('shift_reg_6_load_1', fir.cpp:27) ('shift_reg_5_load_1', fir.cpp:27) ('shift_reg_4_load_1', fir.cpp:27) ('shift_reg_3_load_1', fir.cpp:27) ('shift_reg_2_load_1', fir.cpp:27) ('shift_reg_1_load_1', fir.cpp:27) ('shift_reg_0_load_1', fir.cpp:27) ('shift_reg_16_load_1', fir.cpp:27) ('shift_reg_15_load_1', fir.cpp:27) ('shift_reg_14_load_1', fir.cpp:27) [262]  (0 ns)
	'store' operation ('shift_reg_9_addr_write_ln27', fir.cpp:27) of variable 'phi_ln27_1', fir.cpp:27 on array 'shift_reg_9' [280]  (2.32 ns)

