<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <simLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <simLog>
        <logs message="WARNING: [VRFC 10-982] library name floating_point_v7_1_6 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/face_classifier_c_ap_fexp_0_full_dsp_32.vhd:184]&#xD;&#xA;Completed static elaboration&#xD;&#xA;Starting simulation data flow analysis&#xD;&#xA;Completed simulation data flow analysis&#xD;&#xA;Time Resolution for simulation is 1ps&#xD;&#xA;Compiling package std.standard&#xD;&#xA;Compiling package std.textio&#xD;&#xA;Compiling package ieee.std_logic_1164&#xD;&#xA;Compiling package ieee.numeric_std&#xD;&#xA;Compiling package floating_point_v7_1_6.floating_point_v7_1_6_viv_comp&#xD;&#xA;Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg&#xD;&#xA;Compiling package axi_utils_v2_0_5.axi_utils_v2_0_5_pkg&#xD;&#xA;Compiling package floating_point_v7_1_6.floating_point_v7_1_6_consts&#xD;&#xA;Compiling package ieee.math_real&#xD;&#xA;Compiling package floating_point_v7_1_6.floating_point_v7_1_6_exp_table_...&#xD;&#xA;Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_pkg&#xD;&#xA;Compiling package ieee.std_logic_arith&#xD;&#xA;Compiling package ieee.std_logic_signed&#xD;&#xA;Compiling package floating_point_v7_1_6.floating_point_v7_1_6_pkg&#xD;&#xA;Compiling package floating_point_v7_1_6.flt_utils&#xD;&#xA;Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp&#xD;&#xA;Compiling package unisim.vcomponents&#xD;&#xA;Compiling package ieee.vital_timing&#xD;&#xA;Compiling package ieee.vital_primitives&#xD;&#xA;Compiling package unisim.vpkg&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_cAem_ram&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_cAem(DataWidth=3...&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_cBew_rom&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_cBew(DataWidth=3...&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_cCeG_ram&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_cCeG(DataWidth=3...&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_cDeQ_rom&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_cDeQ(DataWidth=3...&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_cFfa_ram&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_cFfa(DataWidth=3...&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_cGfk_rom&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_cGfk(DataWidth=3...&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_cIfE_rom&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_cIfE(DataWidth=3...&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_cKfY_rom&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_cKfY(DataWidth=3...&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_cMgi_rom&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_cMgi(DataWidth=3...&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_cPgM_rom&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_cPgM(DataWidth=3...&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_cRg6_rom&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_cRg6(DataWidth=3...&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_cUhA_rom&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_cUhA(DataWidth=3...&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_cWhU_rom&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_cWhU(DataWidth=3...&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_cYie_rom&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_cYie(DataWidth=3...&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_c0iy_rom&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_c0iy(DataWidth=3...&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_c3i2_rom&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_c3i2(DataWidth=3...&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_c5jm_rom&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_c5jm(DataWidth=3...&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_c7jG_ram&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_c7jG(DataWidth=6...&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_c8jQ_ram&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_c8jQ(DataWidth=6...&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_c9j0_ram&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_c9j0(DataWidth=9...&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_cbak_ram&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_cbak(DataWidth=9...&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_cbck_ram&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_cbck(DataWidth=6...&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_cbgk_ram&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_cbgk(DataWidth=6...&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_cbhl_ram&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_cbhl(DataWidth=6...&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_cbml_ram&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_cbml(DataWidth=5...&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_cbnm_ram&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_cbnm(DataWidth=3...&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_cbom_ram&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_cbom(DataWidth=3...&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_cbpm_ram&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_cbpm(DataWidth=3...&#xD;&#xA;Compiling module xil_defaultlib.k2c_dot_1_permA_ram&#xD;&#xA;Compiling module xil_defaultlib.k2c_dot_1_permA(DataWidth=64,Add...&#xD;&#xA;Compiling module xil_defaultlib.k2c_sub2idx&#xD;&#xA;Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=7,length=0)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily=&quot;aa...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily=&quot;aa...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=24,length=0,fast_in...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=16,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=48,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=24,length=0)\]&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=13,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=27,length=0)\]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_6.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]&#xD;&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;00000000000000001111...]&#xD;&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;00000000000000000000...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=5,length=0)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=3,length=0)\]&#xD;&#xA;Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init=&quot;11111110010101001011...]&#xD;&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;00010001010111110000...]&#xD;&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;11101110101000001111...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=25,length=0)\]&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]&#xD;&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;10011001100110011001...]&#xD;&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;11111111000000001111...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=9,length=0)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily=&quot;aa...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=10,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4,length=0,fast_inp...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily=&quot;aa...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=0,fast_input=true)...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.special_detect [\special_detect(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily=&quot;aa...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_6.compare_gt [\compare_gt(c_xdevicefamily=&quot;aar...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_6.compare [\compare(c_xdevicefamily=&quot;aartix...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=8,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2,length=0,fast_inp...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=12,length=0)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=23,length=0)\]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_6.flt_dec_op [\flt_dec_op(c_xdevicefamily=&quot;aar...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.flt_add_dsp [\flt_add_dsp(c_xdevicefamily=&quot;aa...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.flt_add [\flt_add(c_xdevicefamily=&quot;aartix...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=32,length=0)\]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]&#xD;&#xA;Compiling architecture face_classifier_c_ap_fadd_0_full_dsp_32_arch of entity xil_defaultlib.face_classifier_c_ap_fadd_0_full_dsp_32 [face_classifier_c_ap_fadd_0_full...]&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_cbkb(ID=1)&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=17,length=0)\]&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_6.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl(registers=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.fix_mult [\fix_mult(c_xdevicefamily=&quot;aarti...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=8,length=0,fast_inp...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily=&quot;aa...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=3,length=0,fast_inp...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=14,length=0)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.flt_mult_exp [\flt_mult_exp(c_xdevicefamily=&quot;a...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=30,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=18,length=0)\]&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_6.flt_round_dsp_opt_full [\flt_round_dsp_opt_full(c_xdevic...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_6.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.flt_mult [\flt_mult(c_xdevicefamily=&quot;aarti...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]&#xD;&#xA;Compiling architecture face_classifier_c_ap_fmul_0_max_dsp_32_arch of entity xil_defaultlib.face_classifier_c_ap_fmul_0_max_dsp_32 [face_classifier_c_ap_fmul_0_max_...]&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_ccud(ID=1)&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_cdEe_div_u(in0_W...&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_cdEe_div(in0_WID...&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_cdEe(ID=1,NUM_ST...&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_cudo_div_u(in0_W...&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_cudo_div(in0_WID...&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_cudo(ID=1,NUM_ST...&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_cfYi_div_u(in0_W...&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_cfYi_div(in0_WID...&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_cfYi(ID=1,NUM_ST...&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_cg8j_DSP48_0&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_cg8j(ID=1,NUM_ST...&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_cvdy_DSP48_3&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_cvdy(ID=1,NUM_ST...&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_cwdI_DSP48_4&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_cwdI(ID=1,NUM_ST...&#xD;&#xA;Compiling module xil_defaultlib.k2c_dot&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_chbi_DSP48_1&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_chbi(ID=1,NUM_ST...&#xD;&#xA;Compiling module xil_defaultlib.k2c_dense_1&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_cxdS_div_u(in0_W...&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_cxdS_div(in0_WID...&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_cxdS(ID=1,NUM_ST...&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_cyd2_div_u(in0_W...&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_cyd2_div(in0_WID...&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_cyd2(ID=1,NUM_ST...&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_czec_DSP48_5&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_czec(ID=1,NUM_ST...&#xD;&#xA;Compiling module xil_defaultlib.k2c_dot2&#xD;&#xA;Compiling module xil_defaultlib.k2c_dense2&#xD;&#xA;Compiling module xil_defaultlib.k2c_dot_1_permB_ram&#xD;&#xA;Compiling module xil_defaultlib.k2c_dot_1_permB(DataWidth=2,Addr...&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_ceOg_div_u(in0_W...&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_ceOg_div(in0_WID...&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_ceOg(ID=1,NUM_ST...&#xD;&#xA;Compiling module xil_defaultlib.k2c_dot_1&#xD;&#xA;Compiling module xil_defaultlib.k2c_dense&#xD;&#xA;Compiling module xil_defaultlib.exp_generic_doubllbW_rom&#xD;&#xA;Compiling module xil_defaultlib.exp_generic_doubllbW(DataWidth=5...&#xD;&#xA;Compiling module xil_defaultlib.exp_generic_doublmb6_rom&#xD;&#xA;Compiling module xil_defaultlib.exp_generic_doublmb6(DataWidth=2...&#xD;&#xA;Compiling module xil_defaultlib.exp_generic_doublncg_rom&#xD;&#xA;Compiling module xil_defaultlib.exp_generic_doublncg(DataWidth=4...&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_cocq_DSP48_2&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_cocq(ID=1,NUM_ST...&#xD;&#xA;Compiling module xil_defaultlib.exp_generic_double_s&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.flt_add [\flt_add(c_xdevicefamily=&quot;aartix...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]&#xD;&#xA;Compiling architecture face_classifier_c_ap_faddfsub_0_full_dsp_32_arch of entity xil_defaultlib.face_classifier_c_ap_faddfsub_0_full_dsp_32 [face_classifier_c_ap_faddfsub_0_...]&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_cibs(ID=1)&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.flt_add [\flt_add(c_xdevicefamily=&quot;aartix...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]&#xD;&#xA;Compiling architecture face_classifier_c_ap_fsub_0_full_dsp_32_arch of entity xil_defaultlib.face_classifier_c_ap_fsub_0_full_dsp_32 [face_classifier_c_ap_fsub_0_full...]&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_cpcA(ID=1)&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=25,length=0,fast_in...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily=&quot;aa...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_6.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=26,length=0)\]&#xD;&#xA;Compiling architecture virtex of entity floating_point_v7_1_6.flt_div_mant [\flt_div_mant(c_xdevicefamily=&quot;a...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=10,length=0,fast_in...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.special_detect [\special_detect(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.flt_div_exp [\flt_div_exp(c_xdevicefamily=&quot;no...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=12,length=0,fast_in...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily=&quot;aa...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily=&quot;aa...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily=&quot;aa...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.flt_round_bit [\flt_round_bit(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_6.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture virtex of entity floating_point_v7_1_6.flt_div [\flt_div(c_xdevicefamily=&quot;aartix...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]&#xD;&#xA;Compiling architecture face_classifier_c_ap_fdiv_0_no_dsp_32_arch of entity xil_defaultlib.face_classifier_c_ap_fdiv_0_no_dsp_32 [face_classifier_c_ap_fdiv_0_no_d...]&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_cjbC(ID=1)&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily=&quot;aa...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_6.compare_ne_im [\compare_ne_im(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily=&quot;aa...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.flt_round_bit [\flt_round_bit(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily=&quot;ki...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.special_detect [\special_detect(a_w=64,a_fw=53,o...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.flt_to_flt_conv_exp [\flt_to_flt_conv_exp(a_w=64,a_ew...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_6.flt_dec_op [\flt_dec_op(c_xdevicefamily=&quot;aar...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.flt_to_flt_conv [\flt_to_flt_conv(c_xdevicefamily...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]&#xD;&#xA;Compiling architecture face_classifier_c_ap_fptrunc_0_no_dsp_64_arch of entity xil_defaultlib.face_classifier_c_ap_fptrunc_0_no_dsp_64 [face_classifier_c_ap_fptrunc_0_n...]&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_cqcK(ID=1)&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily=&quot;ki...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.special_detect [\special_detect(a_fw=24,op_delay...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.flt_to_flt_conv_exp [\flt_to_flt_conv_exp(r_w=64,r_ew...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_6.flt_dec_op [\flt_dec_op(c_xdevicefamily=&quot;aar...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.flt_to_flt_conv [\flt_to_flt_conv(c_xdevicefamily...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=64,length=0)\]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]&#xD;&#xA;Compiling architecture face_classifier_c_ap_fpext_0_no_dsp_32_arch of entity xil_defaultlib.face_classifier_c_ap_fpext_0_no_dsp_32 [face_classifier_c_ap_fpext_0_no_...]&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_crcU(ID=1)&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_6.compare_ne_im [\compare_ne_im(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily=&quot;aa...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=11,length=0)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily=&quot;aa...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_6.compare_eq [\compare_eq(c_xdevicefamily=&quot;aar...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.fp_cmp [\fp_cmp(c_xdevicefamily=&quot;aartix7...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]&#xD;&#xA;Compiling architecture face_classifier_c_ap_fcmp_0_no_dsp_32_arch of entity xil_defaultlib.face_classifier_c_ap_fcmp_0_no_dsp_32 [face_classifier_c_ap_fcmp_0_no_d...]&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_csc4(ID=1)&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=52,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=54,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=11,length=0,fast_in...]&#xD;&#xA;Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]&#xD;&#xA;Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily=&quot;aa...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.zero_det_sel [\zero_det_sel(c_xdevicefamily=&quot;a...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=55,length=0)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.shift_msb_first [\shift_msb_first(a_width=54,regi...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.alignment [\alignment(c_xdevicefamily=&quot;aart...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=47,length=0)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=56,length=0)\]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_6.addsub_dsp [\addsub_dsp(c_xdevicefamily=&quot;aar...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.addsub [\addsub(c_xdevicefamily=&quot;aartix7...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.align_add [\align_add(c_xdevicefamily=&quot;aart...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=6,length=0,fast_inp...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily=&quot;aa...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.mux4 [\mux4(c_xdevicefamily=&quot;aartix7&quot;,...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.mux4 [\mux4(c_xdevicefamily=&quot;aartix7&quot;,...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.mux4 [\mux4(c_xdevicefamily=&quot;aartix7&quot;,...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.mux4 [\mux4(c_xdevicefamily=&quot;aartix7&quot;,...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily=&quot;aa...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.shift_msb_first [\shift_msb_first(a_width=56,resu...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.dsp48e1_wrapper [\dsp48e1_wrapper(b_width=18,c_wi...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=19,length=0)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily=&quot;aa...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=28,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=29,length=0)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.norm_and_round_logic [\norm_and_round_logic(c_xdevicef...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily=&quot;aa...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily=&quot;aa...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.special_detect [\special_detect(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_6.compare [\compare(c_xdevicefamily=&quot;aartix...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.flt_add_exp [\flt_add_exp(c_xdevicefamily=&quot;aa...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_6.flt_dec_op [\flt_dec_op(c_xdevicefamily=&quot;aar...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.flt_add_logic [\flt_add_logic(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.flt_add [\flt_add(c_xdevicefamily=&quot;aartix...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]&#xD;&#xA;Compiling architecture face_classifier_c_ap_dadd_0_full_dsp_64_arch of entity xil_defaultlib.face_classifier_c_ap_dadd_0_full_dsp_64 [face_classifier_c_ap_dadd_0_full...]&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_ctde(ID=1)&#xD;&#xA;Compiling module xil_defaultlib.generic_tanh_float_s&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_ckbM_div_u(in0_W...&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_ckbM_div(in0_WID...&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_ckbM(ID=1,NUM_ST...&#xD;&#xA;Compiling module xil_defaultlib.k2c_batch_norm&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=43,length=0)\]&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.special_detect [\special_detect(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_6.compare_gt [\compare_gt(c_xdevicefamily=&quot;aar...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_6.flt_exp_specialcase [\flt_exp_specialcase(c_xdevicefa...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay_s [\delay_s(width=10,length=0)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay_s [\delay_s(width=9,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=6,length=0)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily=&quot;aa...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.zero_det_sel [\zero_det_sel(c_xdevicefamily=&quot;a...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=34,length=0)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.shift_msb_first [\shift_msb_first(a_width=24,resu...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=36,length=0)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily=&quot;aa...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_6.flt_to_fix_conv [\flt_to_fix_conv(c_xdevicefamily...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_6.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.flt_exp_ccm [\flt_exp_ccm(c_xdevicefamily=&quot;aa...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_6.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.flt_exp_ccm [\flt_exp_ccm(c_xdevicefamily=&quot;aa...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=33,length=0)\]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_6.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.flt_exp_e2A [\flt_exp_e2A(c_xdevicefamily=&quot;aa...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.flt_exp_e2zmzm1 [\flt_exp_e2zmzm1(c_xdevicefamily...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]&#xD;&#xA;Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init=&quot;1100110010010110&quot;)(0...]&#xD;&#xA;Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init=&quot;1100110000111100&quot;)(0...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=9,length=0,fast_inp...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_6.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_6.compare_ne_im [\compare_ne_im(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_6.compare_gt [\compare_gt(c_xdevicefamily=&quot;aar...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_6.flt_exp_recomb [\flt_exp_recomb(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_6.flt_exp [\flt_exp(c_xdevicefamily=&quot;aartix...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]&#xD;&#xA;Compiling architecture face_classifier_c_ap_fexp_0_full_dsp_32_arch of entity xil_defaultlib.face_classifier_c_ap_fexp_0_full_dsp_32 [face_classifier_c_ap_fexp_0_full...]&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_cbqm(ID=1)&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_c&#xD;&#xA;Compiling module xil_defaultlib.AESL_automem_dense_input_input_a...&#xD;&#xA;Compiling module xil_defaultlib.AESL_automem_dense_input_input_s...&#xD;&#xA;Compiling module xil_defaultlib.AESL_automem_activation_3_output...&#xD;&#xA;Compiling module xil_defaultlib.AESL_automem_activation_3_output...&#xD;&#xA;Compiling module xil_defaultlib.apatb_face_classifier_c_top&#xD;&#xA;Compiling module work.glbl&#xD;&#xA;Built simulation snapshot face_classifier_c&#xD;&#xA;&#xD;&#xA;****** Webtalk v2018.2 (64-bit)&#xD;&#xA;  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018&#xD;&#xA;  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018&#xD;&#xA;    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.&#xD;&#xA;&#xD;&#xA;source C:/Users/ketan/Desktop/college/CS-577-Course-Project/TestSynth/FaceClassifier/solution1/sim/verilog/xsim.dir/face_classifier_c/webtalk/xsim_webtalk.tcl -notrace" projectName="FaceClassifier" solutionName="solution1" date="2024-04-11T22:46:58.522+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]" projectName="FaceClassifier" solutionName="solution1" date="2024-04-11T22:46:38.022+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:14403]" projectName="FaceClassifier" solutionName="solution1" date="2024-04-11T22:46:37.338+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:78210]" projectName="FaceClassifier" solutionName="solution1" date="2024-04-11T22:46:37.329+0530" type="Warning"/>
      </simLog>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
