
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -364.23

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -20.13

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -20.13

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[11]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     2    1.63   18.37   36.25   36.25 ^ dpath.a_reg.out[11]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _043_ (net)
                 18.37    0.02   36.28 ^ _408_/A1 (AOI22x1_ASAP7_75t_R)
     1    0.59    8.70    7.25   43.52 v _408_/Y (AOI22x1_ASAP7_75t_R)
                                         _054_ (net)
                  8.70    0.00   43.53 v dpath.a_reg.out[11]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
                                 43.53   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
                          8.40    8.40   library hold time
                                  8.40   data required time
-----------------------------------------------------------------------------
                                  8.40   data required time
                                -43.53   data arrival time
-----------------------------------------------------------------------------
                                 35.12   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[8]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[8]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     4    3.73   29.53   42.61   42.61 v dpath.b_reg.out[8]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _287_ (net)
                 29.53    0.10   42.71 v _568_/A (HAxp5_ASAP7_75t_R)
     5    3.71   75.66   68.44  111.15 v _568_/SN (HAxp5_ASAP7_75t_R)
                                         _016_ (net)
                 75.66    0.04  111.19 v _314_/A (OR3x1_ASAP7_75t_R)
     3    2.01   18.44   41.98  153.18 v _314_/Y (OR3x1_ASAP7_75t_R)
                                         _098_ (net)
                 18.44    0.01  153.18 v _396_/B (OR2x2_ASAP7_75t_R)
     1    0.70    8.82   21.72  174.91 v _396_/Y (OR2x2_ASAP7_75t_R)
                                         _157_ (net)
                  8.82    0.01  174.92 v _400_/A2 (OA21x2_ASAP7_75t_R)
     3    2.79   11.59   20.18  195.10 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 11.60    0.16  195.26 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.54   16.12   20.34  215.60 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 16.12    0.02  215.62 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.13   11.13   24.17  239.79 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 11.13    0.02  239.81 v _418_/B (XOR2x2_ASAP7_75t_R)
     2    0.89    9.35   28.31  268.12 ^ _418_/Y (XOR2x2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                  9.35    0.02  268.13 ^ resp_msg[13] (out)
                                268.13   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -268.13   data arrival time
-----------------------------------------------------------------------------
                                -20.13   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[8]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[8]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     4    3.73   29.53   42.61   42.61 v dpath.b_reg.out[8]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _287_ (net)
                 29.53    0.10   42.71 v _568_/A (HAxp5_ASAP7_75t_R)
     5    3.71   75.66   68.44  111.15 v _568_/SN (HAxp5_ASAP7_75t_R)
                                         _016_ (net)
                 75.66    0.04  111.19 v _314_/A (OR3x1_ASAP7_75t_R)
     3    2.01   18.44   41.98  153.18 v _314_/Y (OR3x1_ASAP7_75t_R)
                                         _098_ (net)
                 18.44    0.01  153.18 v _396_/B (OR2x2_ASAP7_75t_R)
     1    0.70    8.82   21.72  174.91 v _396_/Y (OR2x2_ASAP7_75t_R)
                                         _157_ (net)
                  8.82    0.01  174.92 v _400_/A2 (OA21x2_ASAP7_75t_R)
     3    2.79   11.59   20.18  195.10 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 11.60    0.16  195.26 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.54   16.12   20.34  215.60 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 16.12    0.02  215.62 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.13   11.13   24.17  239.79 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 11.13    0.02  239.81 v _418_/B (XOR2x2_ASAP7_75t_R)
     2    0.89    9.35   28.31  268.12 ^ _418_/Y (XOR2x2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                  9.35    0.02  268.13 ^ resp_msg[13] (out)
                                268.13   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -268.13   data arrival time
-----------------------------------------------------------------------------
                                -20.13   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
229.3848419189453

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7168

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
18.568084716796875

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
23.040000915527344

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8059

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 34

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[7]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[2]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.b_reg.out[7]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
  42.94   42.94 v dpath.b_reg.out[7]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
  66.66  109.60 v _569_/SN (HAxp5_ASAP7_75t_R)
  37.60  147.20 v _303_/Y (OA211x2_ASAP7_75t_R)
  17.72  164.92 v _305_/Y (OA21x2_ASAP7_75t_R)
  20.61  185.53 v _306_/Y (OR2x2_ASAP7_75t_R)
  20.77  206.29 v _368_/Y (AO21x1_ASAP7_75t_R)
  17.55  223.84 v _370_/Y (AND3x1_ASAP7_75t_R)
  28.20  252.05 ^ _372_/Y (OAI21x1_ASAP7_75t_R)
  26.39  278.44 ^ _444_/Y (BUFx6f_ASAP7_75t_R)
  10.44  288.88 v _450_/Y (NOR2x1_ASAP7_75t_R)
  25.57  314.45 v _451_/Y (OA33x2_ASAP7_75t_R)
   0.02  314.46 v dpath.a_reg.out[2]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
         314.46   data arrival time

 310.00  310.00   clock core_clock (rise edge)
   0.00  310.00   clock network delay (ideal)
   0.00  310.00   clock reconvergence pessimism
         310.00 ^ dpath.a_reg.out[2]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
 -10.94  299.06   library setup time
         299.06   data required time
---------------------------------------------------------
         299.06   data required time
        -314.46   data arrival time
---------------------------------------------------------
         -15.40   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[11]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
  36.25   36.25 ^ dpath.a_reg.out[11]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
   7.27   43.52 v _408_/Y (AOI22x1_ASAP7_75t_R)
   0.00   43.53 v dpath.a_reg.out[11]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
          43.53   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
   8.40    8.40   library hold time
           8.40   data required time
---------------------------------------------------------
           8.40   data required time
         -43.53   data arrival time
---------------------------------------------------------
          35.12   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
268.1322

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-20.1322

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-7.508311

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.11e-04   2.38e-05   5.34e-09   2.35e-04  41.9%
Combinational          1.70e-04   1.56e-04   2.17e-08   3.26e-04  58.1%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.81e-04   1.79e-04   2.70e-08   5.60e-04 100.0%
                          68.0%      32.0%       0.0%
