// Seed: 2888445550
module module_0 (
    output supply1 id_0,
    output tri id_1,
    output tri id_2,
    input wire id_3
    , id_13,
    input wire id_4,
    input tri1 id_5,
    input supply1 id_6,
    output tri1 id_7,
    input supply0 id_8,
    input uwire id_9,
    input uwire id_10,
    input uwire id_11
);
  logic id_14;
  ;
  logic id_15;
  ;
  wire id_16;
  assign id_7 = id_9;
endmodule : SymbolIdentifier
module module_1 #(
    parameter id_0 = 32'd11,
    parameter id_1 = 32'd42
) (
    output supply1 _id_0,
    input tri0 _id_1,
    input supply1 id_2,
    input tri0 id_3
    , id_18,
    input supply0 id_4,
    input wire id_5,
    input wire id_6,
    output tri0 id_7,
    input tri1 id_8,
    input tri0 id_9,
    input tri id_10,
    output tri id_11,
    input uwire id_12
    , id_19,
    input uwire id_13,
    input wire id_14,
    input supply1 id_15,
    input wor id_16[id_1 : id_0]
);
  wire [1 : -1] id_20;
  module_0 modCall_1 (
      id_7,
      id_11,
      id_7,
      id_4,
      id_15,
      id_15,
      id_4,
      id_7,
      id_13,
      id_2,
      id_5,
      id_4
  );
endmodule
