+===============================+===================+==================================================+
| Launch Setup Clock            | Launch Hold Clock | Pin                                              |
+===============================+===================+==================================================+
| clk_out3_design_1_clk_wiz_0_0 | clk_pl_0          | design_1_i/ClockDivider_0/inst/clkstate_reg__0/D |
| clk_pl_0                      | clk_pl_0          | design_1_i/ClockDivider_0/inst/clkstate_reg/D    |
| clk_pl_0                      | clk_pl_0          | design_1_i/ClockDivider_0/inst/counter_reg[4]/R  |
| clk_pl_0                      | clk_pl_0          | design_1_i/ClockDivider_0/inst/counter_reg[5]/R  |
| clk_pl_0                      | clk_pl_0          | design_1_i/ClockDivider_0/inst/counter_reg[7]/R  |
| clk_pl_0                      | clk_pl_0          | design_1_i/ClockDivider_0/inst/counter_reg[6]/R  |
| clk_pl_0                      | clk_pl_0          | design_1_i/ClockDivider_0/inst/counter_reg[15]/R |
| clk_pl_0                      | clk_pl_0          | design_1_i/ClockDivider_0/inst/counter_reg[12]/R |
| clk_pl_0                      | clk_pl_0          | design_1_i/ClockDivider_0/inst/counter_reg[13]/R |
| clk_pl_0                      | clk_pl_0          | design_1_i/ClockDivider_0/inst/counter_reg[14]/R |
| clk_pl_0                      | clk_pl_0          | design_1_i/ClockDivider_0/inst/counter_reg[0]/R  |
| clk_pl_0                      | clk_pl_0          | design_1_i/ClockDivider_0/inst/counter_reg[1]/R  |
| clk_pl_0                      | clk_pl_0          | design_1_i/ClockDivider_0/inst/counter_reg[2]/R  |
| clk_pl_0                      | clk_pl_0          | design_1_i/ClockDivider_0/inst/counter_reg[3]/R  |
| clk_pl_0                      | clk_pl_0          | design_1_i/ClockDivider_0/inst/counter_reg[10]/R |
| clk_pl_0                      | clk_pl_0          | design_1_i/ClockDivider_0/inst/counter_reg[11]/R |
| clk_pl_0                      | clk_pl_0          | design_1_i/ClockDivider_0/inst/counter_reg[8]/R  |
| clk_pl_0                      | clk_pl_0          | design_1_i/ClockDivider_0/inst/counter_reg[9]/R  |
| clk_pl_0                      | clk_pl_0          | design_1_i/ClockDivider_0/inst/counter_reg[16]/R |
| clk_pl_0                      | clk_pl_0          | design_1_i/ClockDivider_0/inst/counter_reg[17]/R |
| clk_pl_0                      | clk_pl_0          | design_1_i/ClockDivider_0/inst/counter_reg[18]/R |
| clk_pl_0                      | clk_pl_0          | design_1_i/ClockDivider_0/inst/counter_reg[19]/R |
+-------------------------------+-------------------+--------------------------------------------------+
