// Seed: 1824939819
module module_0 (
    inout uwire id_0,
    output tri0 id_1,
    input wire id_2,
    output tri id_3,
    output tri1 id_4,
    output tri1 id_5,
    input wor id_6,
    output uwire id_7,
    input wor id_8,
    output tri0 id_9,
    output wire id_10,
    input wire id_11,
    input wand id_12,
    output wor module_0,
    output uwire id_14,
    output tri1 id_15,
    output wand id_16,
    input supply0 id_17
    , id_29,
    output wand id_18,
    output supply1 id_19,
    input supply0 id_20,
    input supply0 id_21,
    output uwire id_22,
    input wor id_23,
    input supply1 id_24,
    output supply1 id_25,
    input uwire id_26,
    input wand id_27
);
  assign id_19 = 1 == -1'b0;
endmodule
module module_1 #(
    parameter id_12 = 32'd18
) (
    output tri id_0,
    input tri1 id_1,
    input supply0 id_2,
    output tri id_3,
    output wire id_4,
    input uwire id_5,
    input wand id_6,
    output supply1 id_7,
    input supply0 id_8,
    input tri id_9,
    input wor id_10,
    output wand id_11
    , id_17,
    input supply0 _id_12,
    inout uwire id_13,
    output tri id_14,
    output supply0 id_15
);
  assign id_17[1/1] = -1 > id_5;
  assign id_14 = (1);
  logic [id_12 : -1  +  1] id_18;
  ;
  module_0 modCall_1 (
      id_13,
      id_11,
      id_2,
      id_13,
      id_4,
      id_4,
      id_8,
      id_13,
      id_2,
      id_7,
      id_4,
      id_9,
      id_10,
      id_0,
      id_15,
      id_13,
      id_3,
      id_2,
      id_0,
      id_4,
      id_13,
      id_6,
      id_3,
      id_6,
      id_2,
      id_0,
      id_8,
      id_6
  );
  assign modCall_1.id_22 = 0;
endmodule
