#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_00000226280efea0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 32;
 .timescale 0 0;
v0000022628128100_0 .net "PC", 31 0, v0000022628124480_0;  1 drivers
v0000022628128420_0 .var "clk", 0 0;
v00000226281284c0_0 .net "clkout", 0 0, L_000002262812dc10;  1 drivers
v00000226281289c0_0 .net "cycles_consumed", 31 0, v0000022628127ca0_0;  1 drivers
v0000022628128560_0 .var "rst", 0 0;
S_00000226280f01c0 .scope module, "cpu" "SC_CPU" 2 38, 3 1 0, S_00000226280efea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_0000022628102c60 .param/l "RType" 0 4 2, C4<000000>;
P_0000022628102c98 .param/l "add" 0 4 5, C4<100000>;
P_0000022628102cd0 .param/l "addi" 0 4 8, C4<001000>;
P_0000022628102d08 .param/l "addu" 0 4 5, C4<100001>;
P_0000022628102d40 .param/l "and_" 0 4 5, C4<100100>;
P_0000022628102d78 .param/l "andi" 0 4 8, C4<001100>;
P_0000022628102db0 .param/l "beq" 0 4 10, C4<000100>;
P_0000022628102de8 .param/l "bne" 0 4 10, C4<000101>;
P_0000022628102e20 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000022628102e58 .param/l "j" 0 4 12, C4<000010>;
P_0000022628102e90 .param/l "jal" 0 4 12, C4<000011>;
P_0000022628102ec8 .param/l "jr" 0 4 6, C4<001000>;
P_0000022628102f00 .param/l "lw" 0 4 8, C4<100011>;
P_0000022628102f38 .param/l "nor_" 0 4 5, C4<100111>;
P_0000022628102f70 .param/l "or_" 0 4 5, C4<100101>;
P_0000022628102fa8 .param/l "ori" 0 4 8, C4<001101>;
P_0000022628102fe0 .param/l "sgt" 0 4 6, C4<101011>;
P_0000022628103018 .param/l "sll" 0 4 6, C4<000000>;
P_0000022628103050 .param/l "slt" 0 4 5, C4<101010>;
P_0000022628103088 .param/l "slti" 0 4 8, C4<101010>;
P_00000226281030c0 .param/l "srl" 0 4 6, C4<000010>;
P_00000226281030f8 .param/l "sub" 0 4 5, C4<100010>;
P_0000022628103130 .param/l "subu" 0 4 5, C4<100011>;
P_0000022628103168 .param/l "sw" 0 4 8, C4<101011>;
P_00000226281031a0 .param/l "xor_" 0 4 5, C4<100110>;
P_00000226281031d8 .param/l "xori" 0 4 8, C4<001110>;
L_000002262812da50 .functor NOT 1, v0000022628128560_0, C4<0>, C4<0>, C4<0>;
L_000002262812e230 .functor NOT 1, v0000022628128560_0, C4<0>, C4<0>, C4<0>;
L_000002262812e460 .functor NOT 1, v0000022628128560_0, C4<0>, C4<0>, C4<0>;
L_000002262812ddd0 .functor NOT 1, v0000022628128560_0, C4<0>, C4<0>, C4<0>;
L_000002262812d900 .functor NOT 1, v0000022628128560_0, C4<0>, C4<0>, C4<0>;
L_000002262812e2a0 .functor NOT 1, v0000022628128560_0, C4<0>, C4<0>, C4<0>;
L_000002262812e1c0 .functor NOT 1, v0000022628128560_0, C4<0>, C4<0>, C4<0>;
L_000002262812d9e0 .functor NOT 1, v0000022628128560_0, C4<0>, C4<0>, C4<0>;
L_000002262812dc10 .functor OR 1, v0000022628128420_0, v00000226280f7980_0, C4<0>, C4<0>;
L_000002262812e380 .functor OR 1, L_00000226281b38e0, L_00000226281b3c00, C4<0>, C4<0>;
L_000002262812e770 .functor AND 1, L_00000226281b3840, L_00000226281b4420, C4<1>, C4<1>;
L_000002262812dac0 .functor NOT 1, v0000022628128560_0, C4<0>, C4<0>, C4<0>;
L_000002262812df90 .functor OR 1, L_00000226281b2ee0, L_00000226281b3160, C4<0>, C4<0>;
L_000002262812e5b0 .functor OR 1, L_000002262812df90, L_00000226281b32a0, C4<0>, C4<0>;
L_000002262812e3f0 .functor OR 1, L_00000226281b3b60, L_00000226281c63a0, C4<0>, C4<0>;
L_000002262812db30 .functor AND 1, L_00000226281b3a20, L_000002262812e3f0, C4<1>, C4<1>;
L_000002262812dc80 .functor OR 1, L_00000226281c6800, L_00000226281c5360, C4<0>, C4<0>;
L_000002262812dba0 .functor AND 1, L_00000226281c50e0, L_000002262812dc80, C4<1>, C4<1>;
L_000002262812dcf0 .functor NOT 1, L_000002262812dc10, C4<0>, C4<0>, C4<0>;
v0000022628124840_0 .net "ALUOp", 3 0, v00000226280f7520_0;  1 drivers
v00000226281248e0_0 .net "ALUResult", 31 0, v0000022628124520_0;  1 drivers
v0000022628124b60_0 .net "ALUSrc", 0 0, v00000226280f7660_0;  1 drivers
v0000022628169c90_0 .net "ALUin2", 31 0, L_00000226281c5900;  1 drivers
v0000022628169a10_0 .net "MemReadEn", 0 0, v00000226280f7700_0;  1 drivers
v0000022628169330_0 .net "MemWriteEn", 0 0, v00000226280f70c0_0;  1 drivers
v000002262816a050_0 .net "MemtoReg", 0 0, v00000226280f8600_0;  1 drivers
v0000022628168bb0_0 .net "PC", 31 0, v0000022628124480_0;  alias, 1 drivers
v0000022628169e70_0 .net "PCPlus1", 31 0, L_00000226281b4920;  1 drivers
v0000022628169f10_0 .net "PCsrc", 0 0, v0000022628123620_0;  1 drivers
v0000022628169510_0 .net "RegDst", 0 0, v00000226280f86a0_0;  1 drivers
v0000022628168cf0_0 .net "RegWriteEn", 0 0, v00000226280f8060_0;  1 drivers
v0000022628169ab0_0 .net "WriteRegister", 4 0, L_00000226281b4ce0;  1 drivers
v00000226281696f0_0 .net *"_ivl_0", 0 0, L_000002262812da50;  1 drivers
L_000002262816aed0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000226281687f0_0 .net/2u *"_ivl_10", 4 0, L_000002262816aed0;  1 drivers
L_000002262816b2c0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002262816a410_0 .net *"_ivl_101", 15 0, L_000002262816b2c0;  1 drivers
v0000022628168c50_0 .net *"_ivl_102", 31 0, L_00000226281b44c0;  1 drivers
L_000002262816b308 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022628169650_0 .net *"_ivl_105", 25 0, L_000002262816b308;  1 drivers
L_000002262816b350 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002262816a550_0 .net/2u *"_ivl_106", 31 0, L_000002262816b350;  1 drivers
v0000022628169fb0_0 .net *"_ivl_108", 0 0, L_00000226281b3840;  1 drivers
L_000002262816b398 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000002262816a0f0_0 .net/2u *"_ivl_110", 5 0, L_000002262816b398;  1 drivers
v0000022628168d90_0 .net *"_ivl_112", 0 0, L_00000226281b4420;  1 drivers
v00000226281686b0_0 .net *"_ivl_115", 0 0, L_000002262812e770;  1 drivers
v0000022628168890_0 .net *"_ivl_116", 47 0, L_00000226281b33e0;  1 drivers
L_000002262816b3e0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002262816a190_0 .net *"_ivl_119", 15 0, L_000002262816b3e0;  1 drivers
L_000002262816af18 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002262816a2d0_0 .net/2u *"_ivl_12", 5 0, L_000002262816af18;  1 drivers
v000002262816a230_0 .net *"_ivl_120", 47 0, L_00000226281b4600;  1 drivers
L_000002262816b428 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000226281695b0_0 .net *"_ivl_123", 15 0, L_000002262816b428;  1 drivers
v0000022628169150_0 .net *"_ivl_125", 0 0, L_00000226281b4b00;  1 drivers
v0000022628168e30_0 .net *"_ivl_126", 31 0, L_00000226281b3de0;  1 drivers
v0000022628168ed0_0 .net *"_ivl_128", 47 0, L_00000226281b46a0;  1 drivers
v000002262816a370_0 .net *"_ivl_130", 47 0, L_00000226281b4740;  1 drivers
v0000022628168930_0 .net *"_ivl_132", 47 0, L_00000226281b49c0;  1 drivers
v00000226281689d0_0 .net *"_ivl_134", 47 0, L_00000226281b3ca0;  1 drivers
v000002262816a4b0_0 .net *"_ivl_14", 0 0, L_0000022628128880;  1 drivers
v0000022628168b10_0 .net *"_ivl_140", 0 0, L_000002262812dac0;  1 drivers
L_000002262816b4b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022628168a70_0 .net/2u *"_ivl_142", 31 0, L_000002262816b4b8;  1 drivers
L_000002262816b590 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0000022628169010_0 .net/2u *"_ivl_146", 5 0, L_000002262816b590;  1 drivers
v0000022628169d30_0 .net *"_ivl_148", 0 0, L_00000226281b2ee0;  1 drivers
L_000002262816b5d8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0000022628169b50_0 .net/2u *"_ivl_150", 5 0, L_000002262816b5d8;  1 drivers
v0000022628169790_0 .net *"_ivl_152", 0 0, L_00000226281b3160;  1 drivers
v00000226281693d0_0 .net *"_ivl_155", 0 0, L_000002262812df90;  1 drivers
L_000002262816b620 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0000022628168f70_0 .net/2u *"_ivl_156", 5 0, L_000002262816b620;  1 drivers
v00000226281690b0_0 .net *"_ivl_158", 0 0, L_00000226281b32a0;  1 drivers
L_000002262816af60 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v00000226281691f0_0 .net/2u *"_ivl_16", 4 0, L_000002262816af60;  1 drivers
v0000022628168750_0 .net *"_ivl_161", 0 0, L_000002262812e5b0;  1 drivers
L_000002262816b668 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022628169830_0 .net/2u *"_ivl_162", 15 0, L_000002262816b668;  1 drivers
v0000022628169290_0 .net *"_ivl_164", 31 0, L_00000226281b3340;  1 drivers
v0000022628169470_0 .net *"_ivl_167", 0 0, L_00000226281b3ac0;  1 drivers
v00000226281698d0_0 .net *"_ivl_168", 15 0, L_00000226281b3480;  1 drivers
v0000022628169970_0 .net *"_ivl_170", 31 0, L_00000226281b3d40;  1 drivers
v0000022628169bf0_0 .net *"_ivl_174", 31 0, L_00000226281b35c0;  1 drivers
L_000002262816b6b0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022628169dd0_0 .net *"_ivl_177", 25 0, L_000002262816b6b0;  1 drivers
L_000002262816b6f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022628127270_0 .net/2u *"_ivl_178", 31 0, L_000002262816b6f8;  1 drivers
v0000022628126ff0_0 .net *"_ivl_180", 0 0, L_00000226281b3a20;  1 drivers
L_000002262816b740 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000022628126690_0 .net/2u *"_ivl_182", 5 0, L_000002262816b740;  1 drivers
v0000022628126d70_0 .net *"_ivl_184", 0 0, L_00000226281b3b60;  1 drivers
L_000002262816b788 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000022628127590_0 .net/2u *"_ivl_186", 5 0, L_000002262816b788;  1 drivers
v00000226281276d0_0 .net *"_ivl_188", 0 0, L_00000226281c63a0;  1 drivers
v0000022628126230_0 .net *"_ivl_19", 4 0, L_0000022628128920;  1 drivers
v0000022628127310_0 .net *"_ivl_191", 0 0, L_000002262812e3f0;  1 drivers
v0000022628125970_0 .net *"_ivl_193", 0 0, L_000002262812db30;  1 drivers
L_000002262816b7d0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000226281271d0_0 .net/2u *"_ivl_194", 5 0, L_000002262816b7d0;  1 drivers
v0000022628125dd0_0 .net *"_ivl_196", 0 0, L_00000226281c6d00;  1 drivers
L_000002262816b818 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000022628126910_0 .net/2u *"_ivl_198", 31 0, L_000002262816b818;  1 drivers
L_000002262816ae88 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000226281273b0_0 .net/2u *"_ivl_2", 5 0, L_000002262816ae88;  1 drivers
v00000226281258d0_0 .net *"_ivl_20", 4 0, L_0000022628128a60;  1 drivers
v0000022628125b50_0 .net *"_ivl_200", 31 0, L_00000226281c6120;  1 drivers
v0000022628127630_0 .net *"_ivl_204", 31 0, L_00000226281c6580;  1 drivers
L_000002262816b860 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022628125a10_0 .net *"_ivl_207", 25 0, L_000002262816b860;  1 drivers
L_000002262816b8a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022628126a50_0 .net/2u *"_ivl_208", 31 0, L_000002262816b8a8;  1 drivers
v0000022628126e10_0 .net *"_ivl_210", 0 0, L_00000226281c50e0;  1 drivers
L_000002262816b8f0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000226281262d0_0 .net/2u *"_ivl_212", 5 0, L_000002262816b8f0;  1 drivers
v0000022628125ab0_0 .net *"_ivl_214", 0 0, L_00000226281c6800;  1 drivers
L_000002262816b938 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000022628127130_0 .net/2u *"_ivl_216", 5 0, L_000002262816b938;  1 drivers
v0000022628125bf0_0 .net *"_ivl_218", 0 0, L_00000226281c5360;  1 drivers
v0000022628125c90_0 .net *"_ivl_221", 0 0, L_000002262812dc80;  1 drivers
v0000022628127450_0 .net *"_ivl_223", 0 0, L_000002262812dba0;  1 drivers
L_000002262816b980 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000226281274f0_0 .net/2u *"_ivl_224", 5 0, L_000002262816b980;  1 drivers
v0000022628126870_0 .net *"_ivl_226", 0 0, L_00000226281c59a0;  1 drivers
v0000022628125e70_0 .net *"_ivl_228", 31 0, L_00000226281c5040;  1 drivers
v0000022628126050_0 .net *"_ivl_24", 0 0, L_000002262812e460;  1 drivers
L_000002262816afa8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000022628126550_0 .net/2u *"_ivl_26", 4 0, L_000002262816afa8;  1 drivers
v00000226281265f0_0 .net *"_ivl_29", 4 0, L_0000022628129140;  1 drivers
v00000226281260f0_0 .net *"_ivl_32", 0 0, L_000002262812ddd0;  1 drivers
L_000002262816aff0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000022628127090_0 .net/2u *"_ivl_34", 4 0, L_000002262816aff0;  1 drivers
v0000022628126730_0 .net *"_ivl_37", 4 0, L_00000226281293c0;  1 drivers
v0000022628126eb0_0 .net *"_ivl_40", 0 0, L_000002262812d900;  1 drivers
L_000002262816b038 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022628126af0_0 .net/2u *"_ivl_42", 15 0, L_000002262816b038;  1 drivers
v00000226281264b0_0 .net *"_ivl_45", 15 0, L_00000226281b37a0;  1 drivers
v0000022628125d30_0 .net *"_ivl_48", 0 0, L_000002262812e2a0;  1 drivers
v0000022628127770_0 .net *"_ivl_5", 5 0, L_0000022628128600;  1 drivers
L_000002262816b080 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022628126f50_0 .net/2u *"_ivl_50", 36 0, L_000002262816b080;  1 drivers
L_000002262816b0c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022628125f10_0 .net/2u *"_ivl_52", 31 0, L_000002262816b0c8;  1 drivers
v0000022628125fb0_0 .net *"_ivl_55", 4 0, L_00000226281b47e0;  1 drivers
v0000022628126190_0 .net *"_ivl_56", 36 0, L_00000226281b4240;  1 drivers
v00000226281267d0_0 .net *"_ivl_58", 36 0, L_00000226281b4560;  1 drivers
v0000022628126370_0 .net *"_ivl_62", 0 0, L_000002262812e1c0;  1 drivers
L_000002262816b110 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000226281269b0_0 .net/2u *"_ivl_64", 5 0, L_000002262816b110;  1 drivers
v0000022628126410_0 .net *"_ivl_67", 5 0, L_00000226281b4880;  1 drivers
v0000022628126b90_0 .net *"_ivl_70", 0 0, L_000002262812d9e0;  1 drivers
L_000002262816b158 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022628126c30_0 .net/2u *"_ivl_72", 57 0, L_000002262816b158;  1 drivers
L_000002262816b1a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022628126cd0_0 .net/2u *"_ivl_74", 31 0, L_000002262816b1a0;  1 drivers
v0000022628128240_0 .net *"_ivl_77", 25 0, L_00000226281b3980;  1 drivers
v0000022628129500_0 .net *"_ivl_78", 57 0, L_00000226281b4100;  1 drivers
v00000226281290a0_0 .net *"_ivl_8", 0 0, L_000002262812e230;  1 drivers
v0000022628129460_0 .net *"_ivl_80", 57 0, L_00000226281b3700;  1 drivers
L_000002262816b1e8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000022628129320_0 .net/2u *"_ivl_84", 31 0, L_000002262816b1e8;  1 drivers
L_000002262816b230 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000226281286a0_0 .net/2u *"_ivl_88", 5 0, L_000002262816b230;  1 drivers
v00000226281282e0_0 .net *"_ivl_90", 0 0, L_00000226281b38e0;  1 drivers
L_000002262816b278 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000022628128f60_0 .net/2u *"_ivl_92", 5 0, L_000002262816b278;  1 drivers
v0000022628128ba0_0 .net *"_ivl_94", 0 0, L_00000226281b3c00;  1 drivers
v0000022628128d80_0 .net *"_ivl_97", 0 0, L_000002262812e380;  1 drivers
v00000226281295a0_0 .net *"_ivl_98", 47 0, L_00000226281b3e80;  1 drivers
v0000022628127ac0_0 .net "adderResult", 31 0, L_00000226281b4a60;  1 drivers
v0000022628127980_0 .net "address", 31 0, L_00000226281b4380;  1 drivers
v0000022628129640_0 .net "clk", 0 0, L_000002262812dc10;  alias, 1 drivers
v0000022628127ca0_0 .var "cycles_consumed", 31 0;
v0000022628127b60_0 .net "extImm", 31 0, L_00000226281b3520;  1 drivers
v00000226281281a0_0 .net "funct", 5 0, L_00000226281b42e0;  1 drivers
v0000022628128e20_0 .net "hlt", 0 0, v00000226280f7980_0;  1 drivers
v0000022628128c40_0 .net "imm", 15 0, L_00000226281b30c0;  1 drivers
v0000022628128740_0 .net "immediate", 31 0, L_00000226281c5540;  1 drivers
v0000022628127a20_0 .net "input_clk", 0 0, v0000022628128420_0;  1 drivers
v0000022628127de0_0 .net "instruction", 31 0, L_00000226281b3fc0;  1 drivers
v0000022628127e80_0 .net "memoryReadData", 31 0, v00000226281239e0_0;  1 drivers
v0000022628128ec0_0 .net "nextPC", 31 0, L_00000226281b4ba0;  1 drivers
v00000226281296e0_0 .net "opcode", 5 0, L_00000226281287e0;  1 drivers
v0000022628129000_0 .net "rd", 4 0, L_0000022628128b00;  1 drivers
v00000226281291e0_0 .net "readData1", 31 0, L_000002262812e0e0;  1 drivers
v0000022628129780_0 .net "readData1_w", 31 0, L_00000226281c5720;  1 drivers
v0000022628127c00_0 .net "readData2", 31 0, L_000002262812e310;  1 drivers
v00000226281278e0_0 .net "rs", 4 0, L_0000022628129280;  1 drivers
v0000022628128380_0 .net "rst", 0 0, v0000022628128560_0;  1 drivers
v0000022628127d40_0 .net "rt", 4 0, L_00000226281b41a0;  1 drivers
v0000022628127f20_0 .net "shamt", 31 0, L_00000226281b3660;  1 drivers
v0000022628128ce0_0 .net "wire_instruction", 31 0, L_000002262812d970;  1 drivers
v0000022628127fc0_0 .net "writeData", 31 0, L_00000226281c4fa0;  1 drivers
v0000022628128060_0 .net "zero", 0 0, L_00000226281c68a0;  1 drivers
L_0000022628128600 .part L_00000226281b3fc0, 26, 6;
L_00000226281287e0 .functor MUXZ 6, L_0000022628128600, L_000002262816ae88, L_000002262812da50, C4<>;
L_0000022628128880 .cmp/eq 6, L_00000226281287e0, L_000002262816af18;
L_0000022628128920 .part L_00000226281b3fc0, 11, 5;
L_0000022628128a60 .functor MUXZ 5, L_0000022628128920, L_000002262816af60, L_0000022628128880, C4<>;
L_0000022628128b00 .functor MUXZ 5, L_0000022628128a60, L_000002262816aed0, L_000002262812e230, C4<>;
L_0000022628129140 .part L_00000226281b3fc0, 21, 5;
L_0000022628129280 .functor MUXZ 5, L_0000022628129140, L_000002262816afa8, L_000002262812e460, C4<>;
L_00000226281293c0 .part L_00000226281b3fc0, 16, 5;
L_00000226281b41a0 .functor MUXZ 5, L_00000226281293c0, L_000002262816aff0, L_000002262812ddd0, C4<>;
L_00000226281b37a0 .part L_00000226281b3fc0, 0, 16;
L_00000226281b30c0 .functor MUXZ 16, L_00000226281b37a0, L_000002262816b038, L_000002262812d900, C4<>;
L_00000226281b47e0 .part L_00000226281b3fc0, 6, 5;
L_00000226281b4240 .concat [ 5 32 0 0], L_00000226281b47e0, L_000002262816b0c8;
L_00000226281b4560 .functor MUXZ 37, L_00000226281b4240, L_000002262816b080, L_000002262812e2a0, C4<>;
L_00000226281b3660 .part L_00000226281b4560, 0, 32;
L_00000226281b4880 .part L_00000226281b3fc0, 0, 6;
L_00000226281b42e0 .functor MUXZ 6, L_00000226281b4880, L_000002262816b110, L_000002262812e1c0, C4<>;
L_00000226281b3980 .part L_00000226281b3fc0, 0, 26;
L_00000226281b4100 .concat [ 26 32 0 0], L_00000226281b3980, L_000002262816b1a0;
L_00000226281b3700 .functor MUXZ 58, L_00000226281b4100, L_000002262816b158, L_000002262812d9e0, C4<>;
L_00000226281b4380 .part L_00000226281b3700, 0, 32;
L_00000226281b4920 .arith/sum 32, v0000022628124480_0, L_000002262816b1e8;
L_00000226281b38e0 .cmp/eq 6, L_00000226281287e0, L_000002262816b230;
L_00000226281b3c00 .cmp/eq 6, L_00000226281287e0, L_000002262816b278;
L_00000226281b3e80 .concat [ 32 16 0 0], L_00000226281b4380, L_000002262816b2c0;
L_00000226281b44c0 .concat [ 6 26 0 0], L_00000226281287e0, L_000002262816b308;
L_00000226281b3840 .cmp/eq 32, L_00000226281b44c0, L_000002262816b350;
L_00000226281b4420 .cmp/eq 6, L_00000226281b42e0, L_000002262816b398;
L_00000226281b33e0 .concat [ 32 16 0 0], L_000002262812e0e0, L_000002262816b3e0;
L_00000226281b4600 .concat [ 32 16 0 0], v0000022628124480_0, L_000002262816b428;
L_00000226281b4b00 .part L_00000226281b30c0, 15, 1;
LS_00000226281b3de0_0_0 .concat [ 1 1 1 1], L_00000226281b4b00, L_00000226281b4b00, L_00000226281b4b00, L_00000226281b4b00;
LS_00000226281b3de0_0_4 .concat [ 1 1 1 1], L_00000226281b4b00, L_00000226281b4b00, L_00000226281b4b00, L_00000226281b4b00;
LS_00000226281b3de0_0_8 .concat [ 1 1 1 1], L_00000226281b4b00, L_00000226281b4b00, L_00000226281b4b00, L_00000226281b4b00;
LS_00000226281b3de0_0_12 .concat [ 1 1 1 1], L_00000226281b4b00, L_00000226281b4b00, L_00000226281b4b00, L_00000226281b4b00;
LS_00000226281b3de0_0_16 .concat [ 1 1 1 1], L_00000226281b4b00, L_00000226281b4b00, L_00000226281b4b00, L_00000226281b4b00;
LS_00000226281b3de0_0_20 .concat [ 1 1 1 1], L_00000226281b4b00, L_00000226281b4b00, L_00000226281b4b00, L_00000226281b4b00;
LS_00000226281b3de0_0_24 .concat [ 1 1 1 1], L_00000226281b4b00, L_00000226281b4b00, L_00000226281b4b00, L_00000226281b4b00;
LS_00000226281b3de0_0_28 .concat [ 1 1 1 1], L_00000226281b4b00, L_00000226281b4b00, L_00000226281b4b00, L_00000226281b4b00;
LS_00000226281b3de0_1_0 .concat [ 4 4 4 4], LS_00000226281b3de0_0_0, LS_00000226281b3de0_0_4, LS_00000226281b3de0_0_8, LS_00000226281b3de0_0_12;
LS_00000226281b3de0_1_4 .concat [ 4 4 4 4], LS_00000226281b3de0_0_16, LS_00000226281b3de0_0_20, LS_00000226281b3de0_0_24, LS_00000226281b3de0_0_28;
L_00000226281b3de0 .concat [ 16 16 0 0], LS_00000226281b3de0_1_0, LS_00000226281b3de0_1_4;
L_00000226281b46a0 .concat [ 16 32 0 0], L_00000226281b30c0, L_00000226281b3de0;
L_00000226281b4740 .arith/sum 48, L_00000226281b4600, L_00000226281b46a0;
L_00000226281b49c0 .functor MUXZ 48, L_00000226281b4740, L_00000226281b33e0, L_000002262812e770, C4<>;
L_00000226281b3ca0 .functor MUXZ 48, L_00000226281b49c0, L_00000226281b3e80, L_000002262812e380, C4<>;
L_00000226281b4a60 .part L_00000226281b3ca0, 0, 32;
L_00000226281b4ba0 .functor MUXZ 32, L_00000226281b4920, L_00000226281b4a60, v0000022628123620_0, C4<>;
L_00000226281b3fc0 .functor MUXZ 32, L_000002262812d970, L_000002262816b4b8, L_000002262812dac0, C4<>;
L_00000226281b2ee0 .cmp/eq 6, L_00000226281287e0, L_000002262816b590;
L_00000226281b3160 .cmp/eq 6, L_00000226281287e0, L_000002262816b5d8;
L_00000226281b32a0 .cmp/eq 6, L_00000226281287e0, L_000002262816b620;
L_00000226281b3340 .concat [ 16 16 0 0], L_00000226281b30c0, L_000002262816b668;
L_00000226281b3ac0 .part L_00000226281b30c0, 15, 1;
LS_00000226281b3480_0_0 .concat [ 1 1 1 1], L_00000226281b3ac0, L_00000226281b3ac0, L_00000226281b3ac0, L_00000226281b3ac0;
LS_00000226281b3480_0_4 .concat [ 1 1 1 1], L_00000226281b3ac0, L_00000226281b3ac0, L_00000226281b3ac0, L_00000226281b3ac0;
LS_00000226281b3480_0_8 .concat [ 1 1 1 1], L_00000226281b3ac0, L_00000226281b3ac0, L_00000226281b3ac0, L_00000226281b3ac0;
LS_00000226281b3480_0_12 .concat [ 1 1 1 1], L_00000226281b3ac0, L_00000226281b3ac0, L_00000226281b3ac0, L_00000226281b3ac0;
L_00000226281b3480 .concat [ 4 4 4 4], LS_00000226281b3480_0_0, LS_00000226281b3480_0_4, LS_00000226281b3480_0_8, LS_00000226281b3480_0_12;
L_00000226281b3d40 .concat [ 16 16 0 0], L_00000226281b30c0, L_00000226281b3480;
L_00000226281b3520 .functor MUXZ 32, L_00000226281b3d40, L_00000226281b3340, L_000002262812e5b0, C4<>;
L_00000226281b35c0 .concat [ 6 26 0 0], L_00000226281287e0, L_000002262816b6b0;
L_00000226281b3a20 .cmp/eq 32, L_00000226281b35c0, L_000002262816b6f8;
L_00000226281b3b60 .cmp/eq 6, L_00000226281b42e0, L_000002262816b740;
L_00000226281c63a0 .cmp/eq 6, L_00000226281b42e0, L_000002262816b788;
L_00000226281c6d00 .cmp/eq 6, L_00000226281287e0, L_000002262816b7d0;
L_00000226281c6120 .functor MUXZ 32, L_00000226281b3520, L_000002262816b818, L_00000226281c6d00, C4<>;
L_00000226281c5540 .functor MUXZ 32, L_00000226281c6120, L_00000226281b3660, L_000002262812db30, C4<>;
L_00000226281c6580 .concat [ 6 26 0 0], L_00000226281287e0, L_000002262816b860;
L_00000226281c50e0 .cmp/eq 32, L_00000226281c6580, L_000002262816b8a8;
L_00000226281c6800 .cmp/eq 6, L_00000226281b42e0, L_000002262816b8f0;
L_00000226281c5360 .cmp/eq 6, L_00000226281b42e0, L_000002262816b938;
L_00000226281c59a0 .cmp/eq 6, L_00000226281287e0, L_000002262816b980;
L_00000226281c5040 .functor MUXZ 32, L_000002262812e0e0, v0000022628124480_0, L_00000226281c59a0, C4<>;
L_00000226281c5720 .functor MUXZ 32, L_00000226281c5040, L_000002262812e310, L_000002262812dba0, C4<>;
S_00000226280f0350 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_00000226280f01c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000226280e3aa0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000002262812e540 .functor NOT 1, v00000226280f7660_0, C4<0>, C4<0>, C4<0>;
v00000226280f7fc0_0 .net *"_ivl_0", 0 0, L_000002262812e540;  1 drivers
v00000226280f84c0_0 .net "in1", 31 0, L_000002262812e310;  alias, 1 drivers
v00000226280f81a0_0 .net "in2", 31 0, L_00000226281c5540;  alias, 1 drivers
v00000226280f82e0_0 .net "out", 31 0, L_00000226281c5900;  alias, 1 drivers
v00000226280f8920_0 .net "s", 0 0, v00000226280f7660_0;  alias, 1 drivers
L_00000226281c5900 .functor MUXZ 32, L_00000226281c5540, L_000002262812e310, L_000002262812e540, C4<>;
S_0000022628101fd0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_00000226280f01c0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_0000022628160090 .param/l "RType" 0 4 2, C4<000000>;
P_00000226281600c8 .param/l "add" 0 4 5, C4<100000>;
P_0000022628160100 .param/l "addi" 0 4 8, C4<001000>;
P_0000022628160138 .param/l "addu" 0 4 5, C4<100001>;
P_0000022628160170 .param/l "and_" 0 4 5, C4<100100>;
P_00000226281601a8 .param/l "andi" 0 4 8, C4<001100>;
P_00000226281601e0 .param/l "beq" 0 4 10, C4<000100>;
P_0000022628160218 .param/l "bne" 0 4 10, C4<000101>;
P_0000022628160250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000022628160288 .param/l "j" 0 4 12, C4<000010>;
P_00000226281602c0 .param/l "jal" 0 4 12, C4<000011>;
P_00000226281602f8 .param/l "jr" 0 4 6, C4<001000>;
P_0000022628160330 .param/l "lw" 0 4 8, C4<100011>;
P_0000022628160368 .param/l "nor_" 0 4 5, C4<100111>;
P_00000226281603a0 .param/l "or_" 0 4 5, C4<100101>;
P_00000226281603d8 .param/l "ori" 0 4 8, C4<001101>;
P_0000022628160410 .param/l "sgt" 0 4 6, C4<101011>;
P_0000022628160448 .param/l "sll" 0 4 6, C4<000000>;
P_0000022628160480 .param/l "slt" 0 4 5, C4<101010>;
P_00000226281604b8 .param/l "slti" 0 4 8, C4<101010>;
P_00000226281604f0 .param/l "srl" 0 4 6, C4<000010>;
P_0000022628160528 .param/l "sub" 0 4 5, C4<100010>;
P_0000022628160560 .param/l "subu" 0 4 5, C4<100011>;
P_0000022628160598 .param/l "sw" 0 4 8, C4<101011>;
P_00000226281605d0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000022628160608 .param/l "xori" 0 4 8, C4<001110>;
v00000226280f7520_0 .var "ALUOp", 3 0;
v00000226280f7660_0 .var "ALUSrc", 0 0;
v00000226280f7700_0 .var "MemReadEn", 0 0;
v00000226280f70c0_0 .var "MemWriteEn", 0 0;
v00000226280f8600_0 .var "MemtoReg", 0 0;
v00000226280f86a0_0 .var "RegDst", 0 0;
v00000226280f8060_0 .var "RegWriteEn", 0 0;
v00000226280f8240_0 .net "funct", 5 0, L_00000226281b42e0;  alias, 1 drivers
v00000226280f7980_0 .var "hlt", 0 0;
v00000226280f73e0_0 .net "opcode", 5 0, L_00000226281287e0;  alias, 1 drivers
v00000226280f8880_0 .net "rst", 0 0, v0000022628128560_0;  alias, 1 drivers
E_00000226280e3ae0 .event anyedge, v00000226280f8880_0, v00000226280f73e0_0, v00000226280f8240_0;
S_0000022628102220 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_00000226280f01c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_00000226280e3b60 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000002262812d970 .functor BUFZ 32, L_00000226281b2f80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000226280f8740_0 .net "Data_Out", 31 0, L_000002262812d970;  alias, 1 drivers
v00000226280f6e40 .array "InstMem", 2047 0, 31 0;
v00000226280f77a0_0 .net *"_ivl_0", 31 0, L_00000226281b2f80;  1 drivers
v00000226280f89c0_0 .net *"_ivl_3", 10 0, L_00000226281b4c40;  1 drivers
v00000226280f8a60_0 .net *"_ivl_4", 12 0, L_00000226281b3f20;  1 drivers
L_000002262816b470 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000226280f6da0_0 .net *"_ivl_7", 1 0, L_000002262816b470;  1 drivers
v00000226280f6c60_0 .net "addr", 31 0, v0000022628124480_0;  alias, 1 drivers
v00000226280f6d00_0 .var/i "i", 31 0;
L_00000226281b2f80 .array/port v00000226280f6e40, L_00000226281b3f20;
L_00000226281b4c40 .part v0000022628124480_0, 0, 11;
L_00000226281b3f20 .concat [ 11 2 0 0], L_00000226281b4c40, L_000002262816b470;
S_00000226280969d0 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_00000226280f01c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000002262812e0e0 .functor BUFZ 32, L_00000226281b3020, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002262812e310 .functor BUFZ 32, L_00000226281b3200, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000226280f72a0_0 .net *"_ivl_0", 31 0, L_00000226281b3020;  1 drivers
v00000226280f78e0_0 .net *"_ivl_10", 6 0, L_00000226281b4060;  1 drivers
L_000002262816b548 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000226280d68e0_0 .net *"_ivl_13", 1 0, L_000002262816b548;  1 drivers
v00000226280d5f80_0 .net *"_ivl_2", 6 0, L_00000226281b4d80;  1 drivers
L_000002262816b500 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000022628124d40_0 .net *"_ivl_5", 1 0, L_000002262816b500;  1 drivers
v00000226281240c0_0 .net *"_ivl_8", 31 0, L_00000226281b3200;  1 drivers
v0000022628123d00_0 .net "clk", 0 0, L_000002262812dc10;  alias, 1 drivers
v0000022628124980_0 .var/i "i", 31 0;
v00000226281245c0_0 .net "readData1", 31 0, L_000002262812e0e0;  alias, 1 drivers
v0000022628124f20_0 .net "readData2", 31 0, L_000002262812e310;  alias, 1 drivers
v00000226281234e0_0 .net "readRegister1", 4 0, L_0000022628129280;  alias, 1 drivers
v00000226281233a0_0 .net "readRegister2", 4 0, L_00000226281b41a0;  alias, 1 drivers
v0000022628124e80 .array "registers", 31 0, 31 0;
v00000226281236c0_0 .net "rst", 0 0, v0000022628128560_0;  alias, 1 drivers
v0000022628123940_0 .net "we", 0 0, v00000226280f8060_0;  alias, 1 drivers
v0000022628123ee0_0 .net "writeData", 31 0, L_00000226281c4fa0;  alias, 1 drivers
v0000022628124660_0 .net "writeRegister", 4 0, L_00000226281b4ce0;  alias, 1 drivers
E_00000226280e43e0/0 .event negedge, v00000226280f8880_0;
E_00000226280e43e0/1 .event posedge, v0000022628123d00_0;
E_00000226280e43e0 .event/or E_00000226280e43e0/0, E_00000226280e43e0/1;
L_00000226281b3020 .array/port v0000022628124e80, L_00000226281b4d80;
L_00000226281b4d80 .concat [ 5 2 0 0], L_0000022628129280, L_000002262816b500;
L_00000226281b3200 .array/port v0000022628124e80, L_00000226281b4060;
L_00000226281b4060 .concat [ 5 2 0 0], L_00000226281b41a0, L_000002262816b548;
S_0000022628096b60 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_00000226280969d0;
 .timescale 0 0;
v00000226280f7200_0 .var/i "i", 31 0;
S_00000226280429c0 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_00000226280f01c0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_00000226280e4420 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000002262812e4d0 .functor NOT 1, v00000226280f86a0_0, C4<0>, C4<0>, C4<0>;
v0000022628124de0_0 .net *"_ivl_0", 0 0, L_000002262812e4d0;  1 drivers
v0000022628124200_0 .net "in1", 4 0, L_00000226281b41a0;  alias, 1 drivers
v0000022628125100_0 .net "in2", 4 0, L_0000022628128b00;  alias, 1 drivers
v0000022628123440_0 .net "out", 4 0, L_00000226281b4ce0;  alias, 1 drivers
v00000226281242a0_0 .net "s", 0 0, v00000226280f86a0_0;  alias, 1 drivers
L_00000226281b4ce0 .functor MUXZ 5, L_0000022628128b00, L_00000226281b41a0, L_000002262812e4d0, C4<>;
S_0000022628042b50 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_00000226280f01c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000226280e4860 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000002262812e620 .functor NOT 1, v00000226280f8600_0, C4<0>, C4<0>, C4<0>;
v0000022628124fc0_0 .net *"_ivl_0", 0 0, L_000002262812e620;  1 drivers
v0000022628125060_0 .net "in1", 31 0, v0000022628124520_0;  alias, 1 drivers
v0000022628124ca0_0 .net "in2", 31 0, v00000226281239e0_0;  alias, 1 drivers
v0000022628124c00_0 .net "out", 31 0, L_00000226281c4fa0;  alias, 1 drivers
v0000022628123da0_0 .net "s", 0 0, v00000226280f8600_0;  alias, 1 drivers
L_00000226281c4fa0 .functor MUXZ 32, v00000226281239e0_0, v0000022628124520_0, L_000002262812e620, C4<>;
S_0000022628094870 .scope module, "alu" "ALU" 3 81, 9 1 0, S_00000226280f01c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0000022628094a00 .param/l "ADD" 0 9 12, C4<0000>;
P_0000022628094a38 .param/l "AND" 0 9 12, C4<0010>;
P_0000022628094a70 .param/l "NOR" 0 9 12, C4<0101>;
P_0000022628094aa8 .param/l "OR" 0 9 12, C4<0011>;
P_0000022628094ae0 .param/l "SGT" 0 9 12, C4<0111>;
P_0000022628094b18 .param/l "SLL" 0 9 12, C4<1000>;
P_0000022628094b50 .param/l "SLT" 0 9 12, C4<0110>;
P_0000022628094b88 .param/l "SRL" 0 9 12, C4<1001>;
P_0000022628094bc0 .param/l "SUB" 0 9 12, C4<0001>;
P_0000022628094bf8 .param/l "XOR" 0 9 12, C4<0100>;
P_0000022628094c30 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_0000022628094c68 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000002262816b9c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000226281251a0_0 .net/2u *"_ivl_0", 31 0, L_000002262816b9c8;  1 drivers
v0000022628124340_0 .net "opSel", 3 0, v00000226280f7520_0;  alias, 1 drivers
v0000022628123300_0 .net "operand1", 31 0, L_00000226281c5720;  alias, 1 drivers
v0000022628123760_0 .net "operand2", 31 0, L_00000226281c5900;  alias, 1 drivers
v0000022628124520_0 .var "result", 31 0;
v0000022628123580_0 .net "zero", 0 0, L_00000226281c68a0;  alias, 1 drivers
E_00000226280e4560 .event anyedge, v00000226280f7520_0, v0000022628123300_0, v00000226280f82e0_0;
L_00000226281c68a0 .cmp/eq 32, v0000022628124520_0, L_000002262816b9c8;
S_000002262807ea00 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_00000226280f01c0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_00000226281252c0 .param/l "RType" 0 4 2, C4<000000>;
P_00000226281252f8 .param/l "add" 0 4 5, C4<100000>;
P_0000022628125330 .param/l "addi" 0 4 8, C4<001000>;
P_0000022628125368 .param/l "addu" 0 4 5, C4<100001>;
P_00000226281253a0 .param/l "and_" 0 4 5, C4<100100>;
P_00000226281253d8 .param/l "andi" 0 4 8, C4<001100>;
P_0000022628125410 .param/l "beq" 0 4 10, C4<000100>;
P_0000022628125448 .param/l "bne" 0 4 10, C4<000101>;
P_0000022628125480 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000226281254b8 .param/l "j" 0 4 12, C4<000010>;
P_00000226281254f0 .param/l "jal" 0 4 12, C4<000011>;
P_0000022628125528 .param/l "jr" 0 4 6, C4<001000>;
P_0000022628125560 .param/l "lw" 0 4 8, C4<100011>;
P_0000022628125598 .param/l "nor_" 0 4 5, C4<100111>;
P_00000226281255d0 .param/l "or_" 0 4 5, C4<100101>;
P_0000022628125608 .param/l "ori" 0 4 8, C4<001101>;
P_0000022628125640 .param/l "sgt" 0 4 6, C4<101011>;
P_0000022628125678 .param/l "sll" 0 4 6, C4<000000>;
P_00000226281256b0 .param/l "slt" 0 4 5, C4<101010>;
P_00000226281256e8 .param/l "slti" 0 4 8, C4<101010>;
P_0000022628125720 .param/l "srl" 0 4 6, C4<000010>;
P_0000022628125758 .param/l "sub" 0 4 5, C4<100010>;
P_0000022628125790 .param/l "subu" 0 4 5, C4<100011>;
P_00000226281257c8 .param/l "sw" 0 4 8, C4<101011>;
P_0000022628125800 .param/l "xor_" 0 4 5, C4<100110>;
P_0000022628125838 .param/l "xori" 0 4 8, C4<001110>;
v0000022628123620_0 .var "PCsrc", 0 0;
v0000022628123e40_0 .net "funct", 5 0, L_00000226281b42e0;  alias, 1 drivers
v0000022628123f80_0 .net "opcode", 5 0, L_00000226281287e0;  alias, 1 drivers
v0000022628124a20_0 .net "operand1", 31 0, L_000002262812e0e0;  alias, 1 drivers
v00000226281247a0_0 .net "operand2", 31 0, L_00000226281c5900;  alias, 1 drivers
v0000022628123800_0 .net "rst", 0 0, v0000022628128560_0;  alias, 1 drivers
E_00000226280e4460/0 .event anyedge, v00000226280f8880_0, v00000226280f73e0_0, v00000226281245c0_0, v00000226280f82e0_0;
E_00000226280e4460/1 .event anyedge, v00000226280f8240_0;
E_00000226280e4460 .event/or E_00000226280e4460/0, E_00000226280e4460/1;
S_000002262807eb90 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_00000226280f01c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v0000022628123a80 .array "DataMem", 2047 0, 31 0;
v0000022628124020_0 .net "address", 31 0, v0000022628124520_0;  alias, 1 drivers
v0000022628124ac0_0 .net "clock", 0 0, L_000002262812dcf0;  1 drivers
v00000226281238a0_0 .net "data", 31 0, L_000002262812e310;  alias, 1 drivers
v0000022628124160_0 .var/i "i", 31 0;
v00000226281239e0_0 .var "q", 31 0;
v0000022628123b20_0 .net "rden", 0 0, v00000226280f7700_0;  alias, 1 drivers
v0000022628123bc0_0 .net "wren", 0 0, v00000226280f70c0_0;  alias, 1 drivers
E_00000226280e4960 .event posedge, v0000022628124ac0_0;
S_00000226280c3eb0 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_00000226280f01c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_00000226280e4320 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v00000226281243e0_0 .net "PCin", 31 0, L_00000226281b4ba0;  alias, 1 drivers
v0000022628124480_0 .var "PCout", 31 0;
v0000022628124700_0 .net "clk", 0 0, L_000002262812dc10;  alias, 1 drivers
v0000022628123c60_0 .net "rst", 0 0, v0000022628128560_0;  alias, 1 drivers
    .scope S_000002262807ea00;
T_0 ;
    %wait E_00000226280e4460;
    %load/vec4 v0000022628123800_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022628123620_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000022628123f80_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v0000022628124a20_0;
    %load/vec4 v00000226281247a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v0000022628123f80_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v0000022628124a20_0;
    %load/vec4 v00000226281247a0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v0000022628123f80_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v0000022628123f80_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v0000022628123f80_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v0000022628123e40_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v0000022628123620_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000226280c3eb0;
T_1 ;
    %wait E_00000226280e43e0;
    %load/vec4 v0000022628123c60_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000022628124480_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000226281243e0_0;
    %assign/vec4 v0000022628124480_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000022628102220;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000226280f6d00_0, 0, 32;
T_2.0 ;
    %load/vec4 v00000226280f6d00_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000226280f6d00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000226280f6e40, 0, 4;
    %load/vec4 v00000226280f6d00_0;
    %addi 1, 0, 32;
    %store/vec4 v00000226280f6d00_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537001989, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000226280f6e40, 0, 4;
    %pushi/vec4 537067530, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000226280f6e40, 0, 4;
    %pushi/vec4 807337984, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000226280f6e40, 0, 4;
    %pushi/vec4 260128, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000226280f6e40, 0, 4;
    %pushi/vec4 137248, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000226280f6e40, 0, 4;
    %pushi/vec4 2035744, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000226280f6e40, 0, 4;
    %pushi/vec4 2885812225, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000226280f6e40, 0, 4;
    %pushi/vec4 2885877762, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000226280f6e40, 0, 4;
    %pushi/vec4 537133071, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000226280f6e40, 0, 4;
    %pushi/vec4 537198612, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000226280f6e40, 0, 4;
    %pushi/vec4 8726560, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000226280f6e40, 0, 4;
    %pushi/vec4 10756130, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000226280f6e40, 0, 4;
    %pushi/vec4 10758178, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000226280f6e40, 0, 4;
    %pushi/vec4 2885943299, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000226280f6e40, 0, 4;
    %pushi/vec4 2886008836, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000226280f6e40, 0, 4;
    %pushi/vec4 537264153, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000226280f6e40, 0, 4;
    %pushi/vec4 537329694, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000226280f6e40, 0, 4;
    %pushi/vec4 13053990, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000226280f6e40, 0, 4;
    %pushi/vec4 13056038, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000226280f6e40, 0, 4;
    %pushi/vec4 13053990, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000226280f6e40, 0, 4;
    %pushi/vec4 2886074373, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000226280f6e40, 0, 4;
    %pushi/vec4 2886139910, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000226280f6e40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000226280f6e40, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000226280f6e40, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000226280f6e40, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000226280f6e40, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000226280f6e40, 0, 4;
    %end;
    .thread T_2;
    .scope S_0000022628101fd0;
T_3 ;
    %wait E_00000226280e3ae0;
    %load/vec4 v00000226280f8880_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v00000226280f7980_0, 0;
    %split/vec4 4;
    %assign/vec4 v00000226280f7520_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000226280f7660_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000226280f8060_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000226280f70c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000226280f8600_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000226280f7700_0, 0;
    %assign/vec4 v00000226280f86a0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v00000226280f7980_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v00000226280f7520_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v00000226280f7660_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000226280f8060_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000226280f70c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000226280f8600_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000226280f7700_0, 0, 1;
    %store/vec4 v00000226280f86a0_0, 0, 1;
    %load/vec4 v00000226280f73e0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000226280f7980_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000226280f86a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000226280f8060_0, 0;
    %load/vec4 v00000226280f8240_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000226280f7520_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000226280f7520_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000226280f7520_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000226280f7520_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000226280f7520_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000226280f7520_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000226280f7520_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000226280f7520_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000226280f7520_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000226280f7520_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000226280f7660_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000226280f7520_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000226280f7660_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v00000226280f7520_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000226280f7520_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000226280f8060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000226280f86a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000226280f7660_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000226280f8060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000226280f86a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000226280f7660_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000226280f7520_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000226280f8060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000226280f7660_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000226280f7520_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000226280f8060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000226280f7660_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000226280f7520_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000226280f8060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000226280f7660_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000226280f7520_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000226280f8060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000226280f7660_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000226280f7700_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000226280f8060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000226280f7660_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000226280f8600_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000226280f70c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000226280f7660_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000226280f7520_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000226280f7520_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000226280969d0;
T_4 ;
    %wait E_00000226280e43e0;
    %fork t_1, S_0000022628096b60;
    %jmp t_0;
    .scope S_0000022628096b60;
t_1 ;
    %load/vec4 v00000226281236c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000226280f7200_0, 0, 32;
T_4.2 ;
    %load/vec4 v00000226280f7200_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000226280f7200_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022628124e80, 0, 4;
    %load/vec4 v00000226280f7200_0;
    %addi 1, 0, 32;
    %store/vec4 v00000226280f7200_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000022628123940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000022628123ee0_0;
    %load/vec4 v0000022628124660_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022628124e80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022628124e80, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_00000226280969d0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_00000226280969d0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022628124980_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000022628124980_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0000022628124980_0;
    %ix/getv/s 4, v0000022628124980_0;
    %load/vec4a v0000022628124e80, 4;
    %ix/getv/s 4, v0000022628124980_0;
    %load/vec4a v0000022628124e80, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000022628124980_0;
    %addi 1, 0, 32;
    %store/vec4 v0000022628124980_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0000022628094870;
T_6 ;
    %wait E_00000226280e4560;
    %load/vec4 v0000022628124340_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000022628124520_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v0000022628123300_0;
    %load/vec4 v0000022628123760_0;
    %add;
    %assign/vec4 v0000022628124520_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v0000022628123300_0;
    %load/vec4 v0000022628123760_0;
    %sub;
    %assign/vec4 v0000022628124520_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v0000022628123300_0;
    %load/vec4 v0000022628123760_0;
    %and;
    %assign/vec4 v0000022628124520_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v0000022628123300_0;
    %load/vec4 v0000022628123760_0;
    %or;
    %assign/vec4 v0000022628124520_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v0000022628123300_0;
    %load/vec4 v0000022628123760_0;
    %xor;
    %assign/vec4 v0000022628124520_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v0000022628123300_0;
    %load/vec4 v0000022628123760_0;
    %or;
    %inv;
    %assign/vec4 v0000022628124520_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0000022628123300_0;
    %load/vec4 v0000022628123760_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v0000022628124520_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0000022628123760_0;
    %load/vec4 v0000022628123300_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v0000022628124520_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0000022628123300_0;
    %ix/getv 4, v0000022628123760_0;
    %shiftl 4;
    %assign/vec4 v0000022628124520_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0000022628123300_0;
    %ix/getv 4, v0000022628123760_0;
    %shiftr 4;
    %assign/vec4 v0000022628124520_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000002262807eb90;
T_7 ;
    %wait E_00000226280e4960;
    %load/vec4 v0000022628123b20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000022628124020_0;
    %parti/s 11, 0, 2;
    %pad/u 13;
    %ix/vec4 4;
    %load/vec4a v0000022628123a80, 4;
    %assign/vec4 v00000226281239e0_0, 0;
T_7.0 ;
    %load/vec4 v0000022628123bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v00000226281238a0_0;
    %ix/getv 3, v0000022628124020_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022628123a80, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000002262807eb90;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022628124160_0, 0, 32;
T_8.0 ;
    %load/vec4 v0000022628124160_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000022628124160_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022628123a80, 0, 4;
    %load/vec4 v0000022628124160_0;
    %addi 1, 0, 32;
    %store/vec4 v0000022628124160_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_000002262807eb90;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022628124160_0, 0, 32;
T_9.0 ;
    %load/vec4 v0000022628124160_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v0000022628124160_0;
    %load/vec4a v0000022628123a80, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v0000022628124160_0, 0, 11>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000022628124160_0;
    %addi 1, 0, 32;
    %store/vec4 v0000022628124160_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_00000226280f01c0;
T_10 ;
    %wait E_00000226280e43e0;
    %load/vec4 v0000022628128380_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000022628127ca0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000022628127ca0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000022628127ca0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000226280efea0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022628128420_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022628128560_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_00000226280efea0;
T_12 ;
    %delay 1, 0;
    %load/vec4 v0000022628128420_0;
    %inv;
    %assign/vec4 v0000022628128420_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_00000226280efea0;
T_13 ;
    %vpi_call 2 46 "$dumpfile", "./Swapping/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 47 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022628128560_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022628128560_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 60 "$display", "Number of cycles consumed: %d", v00000226281289c0_0 {0 0 0};
    %vpi_call 2 61 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
