

================================================================
== Vitis HLS Report for 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_99_6'
================================================================
* Date:           Sun Nov  3 13:41:59 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        LeNet_wrapper
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.999 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      502|      502|  5.020 us|  5.020 us|  502|  502|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_99_6  |      500|      500|         2|          1|          1|   500|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.99>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [./../hw_library/fully_connected.h:99]   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %connect_7, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%B_ROW_3_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_ROW_3_load" [./../hw_library/fully_connected.h:27]   --->   Operation 7 'read' 'B_ROW_3_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.58ns)   --->   "%store_ln99 = store i9 0, i9 %j" [./../hw_library/fully_connected.h:99]   --->   Operation 8 'store' 'store_ln99' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body64"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%j_4 = load i9 %j" [./../hw_library/fully_connected.h:99]   --->   Operation 10 'load' 'j_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.82ns)   --->   "%icmp_ln99 = icmp_eq  i9 %j_4, i9 500" [./../hw_library/fully_connected.h:99]   --->   Operation 11 'icmp' 'icmp_ln99' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (1.82ns)   --->   "%add_ln99 = add i9 %j_4, i9 1" [./../hw_library/fully_connected.h:99]   --->   Operation 12 'add' 'add_ln99' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln99 = br i1 %icmp_ln99, void %for.body64.split, void %for.inc135.preheader.exitStub" [./../hw_library/fully_connected.h:99]   --->   Operation 13 'br' 'br_ln99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln99 = zext i9 %j_4" [./../hw_library/fully_connected.h:99]   --->   Operation 14 'zext' 'zext_ln99' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln100 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [./../hw_library/fully_connected.h:100]   --->   Operation 15 'specpipeline' 'specpipeline_ln100' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%speclooptripcount_ln99 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 500, i64 500, i64 500" [./../hw_library/fully_connected.h:99]   --->   Operation 16 'speclooptripcount' 'speclooptripcount_ln99' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specloopname_ln99 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22" [./../hw_library/fully_connected.h:99]   --->   Operation 17 'specloopname' 'specloopname_ln99' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (2.55ns)   --->   "%icmp_ln101 = icmp_ult  i32 %zext_ln99, i32 %B_ROW_3_load_read" [./../hw_library/fully_connected.h:101]   --->   Operation 18 'icmp' 'icmp_ln101' <Predicate = (!icmp_ln99)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln101 = br i1 %icmp_ln101, void %for.inc80, void %if.then66" [./../hw_library/fully_connected.h:101]   --->   Operation 19 'br' 'br_ln101' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln99 = store i9 %add_ln99, i9 %j" [./../hw_library/fully_connected.h:99]   --->   Operation 20 'store' 'store_ln99' <Predicate = (!icmp_ln99)> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln99 = br void %for.body64" [./../hw_library/fully_connected.h:99]   --->   Operation 21 'br' 'br_ln99' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 24 'ret' 'ret_ln0' <Predicate = (icmp_ln99)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.58>
ST_2 : Operation 22 [1/1] (3.58ns)   --->   "%p_0 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_7" [./../hw_library/fully_connected.h:102]   --->   Operation 22 'read' 'p_0' <Predicate = (icmp_ln101)> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln104 = br void %for.inc80" [./../hw_library/fully_connected.h:104]   --->   Operation 23 'br' 'br_ln104' <Predicate = (icmp_ln101)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.999ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln99', ./../hw_library/fully_connected.h:99) of constant 0 on local variable 'j', ./../hw_library/fully_connected.h:99 [6]  (1.588 ns)
	'load' operation 9 bit ('j', ./../hw_library/fully_connected.h:99) on local variable 'j', ./../hw_library/fully_connected.h:99 [9]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln99', ./../hw_library/fully_connected.h:99) [10]  (1.823 ns)
	'store' operation 0 bit ('store_ln99', ./../hw_library/fully_connected.h:99) of variable 'add_ln99', ./../hw_library/fully_connected.h:99 on local variable 'j', ./../hw_library/fully_connected.h:99 [24]  (1.588 ns)

 <State 2>: 3.581ns
The critical path consists of the following:
	fifo read operation ('p_0', ./../hw_library/fully_connected.h:102) on port 'connect_7' (./../hw_library/fully_connected.h:102) [21]  (3.581 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
