[INF:CM0023] Creating log file ../../build/regression/OneImport/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<220> s<219> l<1:1> el<1:0>
n<> u<2> t<Package> p<51> s<3> l<1:1> el<1:8>
n<my_pkg> u<3> t<StringConst> p<51> s<33> l<1:9> el<1:15>
n<> u<4> t<IntVec_TypeLogic> p<15> s<14> l<2:16> el<2:21>
n<5> u<5> t<IntConst> p<6> l<2:23> el<2:24>
n<> u<6> t<Primary_literal> p<7> c<5> l<2:23> el<2:24>
n<> u<7> t<Constant_primary> p<8> c<6> l<2:23> el<2:24>
n<> u<8> t<Constant_expression> p<13> c<7> s<12> l<2:23> el<2:24>
n<0> u<9> t<IntConst> p<10> l<2:25> el<2:26>
n<> u<10> t<Primary_literal> p<11> c<9> l<2:25> el<2:26>
n<> u<11> t<Constant_primary> p<12> c<10> l<2:25> el<2:26>
n<> u<12> t<Constant_expression> p<13> c<11> l<2:25> el<2:26>
n<> u<13> t<Constant_range> p<14> c<8> l<2:23> el<2:26>
n<> u<14> t<Packed_dimension> p<15> c<13> l<2:22> el<2:27>
n<> u<15> t<Enum_base_type> p<28> c<4> s<21> l<2:16> el<2:27>
n<OPCODE_LOAD> u<16> t<StringConst> p<21> s<20> l<3:5> el<3:16>
n<6'h03> u<17> t<IntConst> p<18> l<3:23> el<3:28>
n<> u<18> t<Primary_literal> p<19> c<17> l<3:23> el<3:28>
n<> u<19> t<Constant_primary> p<20> c<18> l<3:23> el<3:28>
n<> u<20> t<Constant_expression> p<21> c<19> l<3:23> el<3:28>
n<> u<21> t<Enum_name_declaration> p<28> c<16> s<27> l<3:5> el<3:28>
n<OPCODE_STORE> u<22> t<StringConst> p<27> s<26> l<4:5> el<4:17>
n<6'h13> u<23> t<IntConst> p<24> l<4:23> el<4:28>
n<> u<24> t<Primary_literal> p<25> c<23> l<4:23> el<4:28>
n<> u<25> t<Constant_primary> p<26> c<24> l<4:23> el<4:28>
n<> u<26> t<Constant_expression> p<27> c<25> l<4:23> el<4:28>
n<> u<27> t<Enum_name_declaration> p<28> c<22> l<4:5> el<4:28>
n<> u<28> t<Data_type> p<30> c<15> s<29> l<2:11> el<5:4>
n<opcode_e> u<29> t<StringConst> p<30> l<5:5> el<5:13>
n<> u<30> t<Type_declaration> p<31> c<28> l<2:3> el<5:14>
n<> u<31> t<Data_declaration> p<32> c<30> l<2:3> el<5:14>
n<> u<32> t<Package_or_generate_item_declaration> p<33> c<31> l<2:3> el<5:14>
n<> u<33> t<Package_item> p<51> c<32> s<49> l<2:3> el<5:14>
n<> u<34> t<IntegerAtomType_Int> p<36> s<35> l<7:11> el<7:14>
n<> u<35> t<Signing_Unsigned> p<36> l<7:15> el<7:23>
n<> u<36> t<Data_type> p<37> c<34> l<7:11> el<7:23>
n<> u<37> t<Data_type_or_implicit> p<47> c<36> s<46> l<7:11> el<7:23>
n<PMP_CFG_W> u<38> t<StringConst> p<45> s<44> l<7:24> el<7:33>
n<2> u<39> t<IntConst> p<40> l<7:36> el<7:37>
n<> u<40> t<Primary_literal> p<41> c<39> l<7:36> el<7:37>
n<> u<41> t<Constant_primary> p<42> c<40> l<7:36> el<7:37>
n<> u<42> t<Constant_expression> p<43> c<41> l<7:36> el<7:37>
n<> u<43> t<Constant_mintypmax_expression> p<44> c<42> l<7:36> el<7:37>
n<> u<44> t<Constant_param_expression> p<45> c<43> l<7:36> el<7:37>
n<> u<45> t<Param_assignment> p<46> c<38> l<7:24> el<7:37>
n<> u<46> t<List_of_param_assignments> p<47> c<45> l<7:24> el<7:37>
n<> u<47> t<Parameter_declaration> p<48> c<37> l<7:1> el<7:37>
n<> u<48> t<Package_or_generate_item_declaration> p<49> c<47> l<7:1> el<7:38>
n<> u<49> t<Package_item> p<51> c<48> s<50> l<7:1> el<7:38>
n<> u<50> t<Endpackage> p<51> l<9:1> el<9:11>
n<> u<51> t<Package_declaration> p<52> c<2> l<1:1> el<9:11>
n<> u<52> t<Description> p<219> c<51> s<218> l<1:1> el<9:11>
n<> u<53> t<Module_keyword> p<68> s<54> l<11:1> el<11:7>
n<dut> u<54> t<StringConst> p<68> s<67> l<11:8> el<11:11>
n<a> u<55> t<StringConst> p<58> s<57> l<11:13> el<11:14>
n<> u<56> t<Constant_bit_select> p<57> l<11:14> el<11:14>
n<> u<57> t<Constant_select> p<58> c<56> l<11:14> el<11:14>
n<> u<58> t<Port_reference> p<59> c<55> l<11:13> el<11:14>
n<> u<59> t<Port_expression> p<60> c<58> l<11:13> el<11:14>
n<> u<60> t<Port> p<67> c<59> s<66> l<11:13> el<11:14>
n<b> u<61> t<StringConst> p<64> s<63> l<11:16> el<11:17>
n<> u<62> t<Constant_bit_select> p<63> l<11:17> el<11:17>
n<> u<63> t<Constant_select> p<64> c<62> l<11:17> el<11:17>
n<> u<64> t<Port_reference> p<65> c<61> l<11:16> el<11:17>
n<> u<65> t<Port_expression> p<66> c<64> l<11:16> el<11:17>
n<> u<66> t<Port> p<67> c<65> l<11:16> el<11:17>
n<> u<67> t<List_of_ports> p<68> c<60> l<11:12> el<11:18>
n<> u<68> t<Module_nonansi_header> p<217> c<53> s<78> l<11:1> el<11:19>
n<my_pkg> u<69> t<StringConst> p<70> l<12:10> el<12:16>
n<> u<70> t<Package_import_item> p<71> c<69> l<12:10> el<12:19>
n<> u<71> t<Package_import_declaration> p<72> c<70> l<12:3> el<12:20>
n<> u<72> t<Data_declaration> p<73> c<71> l<12:3> el<12:20>
n<> u<73> t<Package_or_generate_item_declaration> p<74> c<72> l<12:3> el<12:20>
n<> u<74> t<Module_or_generate_item_declaration> p<75> c<73> l<12:3> el<12:20>
n<> u<75> t<Module_common_item> p<76> c<74> l<12:3> el<12:20>
n<> u<76> t<Module_or_generate_item> p<77> c<75> l<12:3> el<12:20>
n<> u<77> t<Non_port_module_item> p<78> c<76> l<12:3> el<12:20>
n<> u<78> t<Module_item> p<217> c<77> s<92> l<12:3> el<12:20>
n<my_pkg> u<79> t<StringConst> p<81> s<80> l<13:10> el<13:16>
n<opcode_e> u<80> t<StringConst> p<81> l<13:18> el<13:26>
n<> u<81> t<Package_import_item> p<85> c<79> s<84> l<13:10> el<13:26>
n<my_pkg> u<82> t<StringConst> p<84> s<83> l<13:28> el<13:34>
n<OPCODE_LOAD> u<83> t<StringConst> p<84> l<13:36> el<13:47>
n<> u<84> t<Package_import_item> p<85> c<82> l<13:28> el<13:47>
n<> u<85> t<Package_import_declaration> p<86> c<81> l<13:3> el<13:48>
n<> u<86> t<Data_declaration> p<87> c<85> l<13:3> el<13:48>
n<> u<87> t<Package_or_generate_item_declaration> p<88> c<86> l<13:3> el<13:48>
n<> u<88> t<Module_or_generate_item_declaration> p<89> c<87> l<13:3> el<13:48>
n<> u<89> t<Module_common_item> p<90> c<88> l<13:3> el<13:48>
n<> u<90> t<Module_or_generate_item> p<91> c<89> l<13:3> el<13:48>
n<> u<91> t<Non_port_module_item> p<92> c<90> l<13:3> el<13:48>
n<> u<92> t<Module_item> p<217> c<91> s<109> l<13:3> el<13:48>
n<5> u<93> t<IntConst> p<94> l<14:10> el<14:11>
n<> u<94> t<Primary_literal> p<95> c<93> l<14:10> el<14:11>
n<> u<95> t<Constant_primary> p<96> c<94> l<14:10> el<14:11>
n<> u<96> t<Constant_expression> p<101> c<95> s<100> l<14:10> el<14:11>
n<0> u<97> t<IntConst> p<98> l<14:12> el<14:13>
n<> u<98> t<Primary_literal> p<99> c<97> l<14:12> el<14:13>
n<> u<99> t<Constant_primary> p<100> c<98> l<14:12> el<14:13>
n<> u<100> t<Constant_expression> p<101> c<99> l<14:12> el<14:13>
n<> u<101> t<Constant_range> p<102> c<96> l<14:10> el<14:13>
n<> u<102> t<Packed_dimension> p<103> c<101> l<14:9> el<14:14>
n<> u<103> t<Data_type_or_implicit> p<104> c<102> l<14:9> el<14:14>
n<> u<104> t<Net_port_type> p<107> c<103> s<106> l<14:9> el<14:14>
n<a> u<105> t<StringConst> p<106> l<14:15> el<14:16>
n<> u<106> t<List_of_port_identifiers> p<107> c<105> l<14:15> el<14:16>
n<> u<107> t<Input_declaration> p<108> c<104> l<14:3> el<14:16>
n<> u<108> t<Port_declaration> p<109> c<107> l<14:3> el<14:16>
n<> u<109> t<Module_item> p<217> c<108> s<126> l<14:3> el<14:17>
n<2> u<110> t<IntConst> p<111> l<15:11> el<15:12>
n<> u<111> t<Primary_literal> p<112> c<110> l<15:11> el<15:12>
n<> u<112> t<Constant_primary> p<113> c<111> l<15:11> el<15:12>
n<> u<113> t<Constant_expression> p<118> c<112> s<117> l<15:11> el<15:12>
n<0> u<114> t<IntConst> p<115> l<15:13> el<15:14>
n<> u<115> t<Primary_literal> p<116> c<114> l<15:13> el<15:14>
n<> u<116> t<Constant_primary> p<117> c<115> l<15:13> el<15:14>
n<> u<117> t<Constant_expression> p<118> c<116> l<15:13> el<15:14>
n<> u<118> t<Constant_range> p<119> c<113> l<15:11> el<15:14>
n<> u<119> t<Packed_dimension> p<120> c<118> l<15:10> el<15:15>
n<> u<120> t<Data_type_or_implicit> p<121> c<119> l<15:10> el<15:15>
n<> u<121> t<Net_port_type> p<124> c<120> s<123> l<15:10> el<15:15>
n<b> u<122> t<StringConst> p<123> l<15:16> el<15:17>
n<> u<123> t<List_of_port_identifiers> p<124> c<122> l<15:16> el<15:17>
n<> u<124> t<Output_declaration> p<125> c<121> l<15:3> el<15:17>
n<> u<125> t<Port_declaration> p<126> c<124> l<15:3> el<15:17>
n<> u<126> t<Module_item> p<217> c<125> s<148> l<15:3> el<15:18>
n<> u<127> t<NetType_Wire> p<142> s<138> l<16:3> el<16:7>
n<5> u<128> t<IntConst> p<129> l<16:9> el<16:10>
n<> u<129> t<Primary_literal> p<130> c<128> l<16:9> el<16:10>
n<> u<130> t<Constant_primary> p<131> c<129> l<16:9> el<16:10>
n<> u<131> t<Constant_expression> p<136> c<130> s<135> l<16:9> el<16:10>
n<0> u<132> t<IntConst> p<133> l<16:11> el<16:12>
n<> u<133> t<Primary_literal> p<134> c<132> l<16:11> el<16:12>
n<> u<134> t<Constant_primary> p<135> c<133> l<16:11> el<16:12>
n<> u<135> t<Constant_expression> p<136> c<134> l<16:11> el<16:12>
n<> u<136> t<Constant_range> p<137> c<131> l<16:9> el<16:12>
n<> u<137> t<Packed_dimension> p<138> c<136> l<16:8> el<16:13>
n<> u<138> t<Data_type_or_implicit> p<142> c<137> s<141> l<16:8> el<16:13>
n<a> u<139> t<StringConst> p<140> l<16:14> el<16:15>
n<> u<140> t<Net_decl_assignment> p<141> c<139> l<16:14> el<16:15>
n<> u<141> t<List_of_net_decl_assignments> p<142> c<140> l<16:14> el<16:15>
n<> u<142> t<Net_declaration> p<143> c<127> l<16:3> el<16:16>
n<> u<143> t<Package_or_generate_item_declaration> p<144> c<142> l<16:3> el<16:16>
n<> u<144> t<Module_or_generate_item_declaration> p<145> c<143> l<16:3> el<16:16>
n<> u<145> t<Module_common_item> p<146> c<144> l<16:3> el<16:16>
n<> u<146> t<Module_or_generate_item> p<147> c<145> l<16:3> el<16:16>
n<> u<147> t<Non_port_module_item> p<148> c<146> l<16:3> el<16:16>
n<> u<148> t<Module_item> p<217> c<147> s<171> l<16:3> el<16:16>
n<> u<149> t<IntVec_TypeReg> p<160> s<159> l<17:3> el<17:6>
n<2> u<150> t<IntConst> p<151> l<17:8> el<17:9>
n<> u<151> t<Primary_literal> p<152> c<150> l<17:8> el<17:9>
n<> u<152> t<Constant_primary> p<153> c<151> l<17:8> el<17:9>
n<> u<153> t<Constant_expression> p<158> c<152> s<157> l<17:8> el<17:9>
n<0> u<154> t<IntConst> p<155> l<17:10> el<17:11>
n<> u<155> t<Primary_literal> p<156> c<154> l<17:10> el<17:11>
n<> u<156> t<Constant_primary> p<157> c<155> l<17:10> el<17:11>
n<> u<157> t<Constant_expression> p<158> c<156> l<17:10> el<17:11>
n<> u<158> t<Constant_range> p<159> c<153> l<17:8> el<17:11>
n<> u<159> t<Packed_dimension> p<160> c<158> l<17:7> el<17:12>
n<> u<160> t<Data_type> p<164> c<149> s<163> l<17:3> el<17:12>
n<b> u<161> t<StringConst> p<162> l<17:13> el<17:14>
n<> u<162> t<Variable_decl_assignment> p<163> c<161> l<17:13> el<17:14>
n<> u<163> t<List_of_variable_decl_assignments> p<164> c<162> l<17:13> el<17:14>
n<> u<164> t<Variable_declaration> p<165> c<160> l<17:3> el<17:15>
n<> u<165> t<Data_declaration> p<166> c<164> l<17:3> el<17:15>
n<> u<166> t<Package_or_generate_item_declaration> p<167> c<165> l<17:3> el<17:15>
n<> u<167> t<Module_or_generate_item_declaration> p<168> c<166> l<17:3> el<17:15>
n<> u<168> t<Module_common_item> p<169> c<167> l<17:3> el<17:15>
n<> u<169> t<Module_or_generate_item> p<170> c<168> l<17:3> el<17:15>
n<> u<170> t<Non_port_module_item> p<171> c<169> l<17:3> el<17:15>
n<> u<171> t<Module_item> p<217> c<170> s<216> l<17:3> el<17:15>
n<b> u<172> t<StringConst> p<173> l<18:10> el<18:11>
n<> u<173> t<Ps_or_hierarchical_identifier> p<176> c<172> s<175> l<18:10> el<18:11>
n<> u<174> t<Constant_bit_select> p<175> l<18:12> el<18:12>
n<> u<175> t<Constant_select> p<176> c<174> l<18:12> el<18:12>
n<> u<176> t<Net_lvalue> p<210> c<173> s<209> l<18:10> el<18:11>
n<3> u<177> t<IntConst> p<178> l<18:14> el<18:15>
n<> u<178> t<Primary_literal> p<179> c<177> l<18:14> el<18:15>
n<> u<179> t<Casting_type> p<189> c<178> s<188> l<18:14> el<18:15>
n<my_pkg> u<180> t<StringConst> p<181> l<18:17> el<18:23>
n<> u<181> t<Class_type> p<182> c<180> l<18:17> el<18:23>
n<> u<182> t<Class_scope> p<186> c<181> s<183> l<18:17> el<18:25>
n<PMP_CFG_W> u<183> t<StringConst> p<186> s<185> l<18:25> el<18:34>
n<> u<184> t<Bit_select> p<185> l<18:34> el<18:34>
n<> u<185> t<Select> p<186> c<184> l<18:34> el<18:34>
n<> u<186> t<Complex_func_call> p<187> c<182> l<18:17> el<18:34>
n<> u<187> t<Primary> p<188> c<186> l<18:17> el<18:34>
n<> u<188> t<Expression> p<189> c<187> l<18:17> el<18:34>
n<> u<189> t<Cast> p<190> c<179> l<18:14> el<18:35>
n<> u<190> t<Primary> p<191> c<189> l<18:14> el<18:35>
n<> u<191> t<Expression> p<209> c<190> s<208> l<18:14> el<18:35>
n<3> u<192> t<IntConst> p<193> l<19:15> el<19:16>
n<> u<193> t<Primary_literal> p<194> c<192> l<19:15> el<19:16>
n<> u<194> t<Casting_type> p<205> c<193> s<204> l<19:15> el<19:16>
n<a> u<195> t<StringConst> p<196> l<19:18> el<19:19>
n<> u<196> t<Primary_literal> p<197> c<195> l<19:18> el<19:19>
n<> u<197> t<Primary> p<198> c<196> l<19:18> el<19:19>
n<> u<198> t<Expression> p<204> c<197> s<203> l<19:18> el<19:19>
n<OPCODE_LOAD> u<199> t<StringConst> p<200> l<19:23> el<19:34>
n<> u<200> t<Primary_literal> p<201> c<199> l<19:23> el<19:34>
n<> u<201> t<Primary> p<202> c<200> l<19:23> el<19:34>
n<> u<202> t<Expression> p<204> c<201> l<19:23> el<19:34>
n<> u<203> t<BinOp_Equiv> p<204> s<202> l<19:20> el<19:22>
n<> u<204> t<Expression> p<205> c<198> l<19:18> el<19:34>
n<> u<205> t<Cast> p<206> c<194> l<19:15> el<19:35>
n<> u<206> t<Primary> p<207> c<205> l<19:15> el<19:35>
n<> u<207> t<Expression> p<209> c<206> l<19:15> el<19:35>
n<> u<208> t<BinOp_BitwOr> p<209> s<207> l<19:13> el<19:14>
n<> u<209> t<Expression> p<210> c<191> l<18:14> el<19:35>
n<> u<210> t<Net_assignment> p<211> c<176> l<18:10> el<19:35>
n<> u<211> t<List_of_net_assignments> p<212> c<210> l<18:10> el<19:35>
n<> u<212> t<Continuous_assign> p<213> c<211> l<18:3> el<19:36>
n<> u<213> t<Module_common_item> p<214> c<212> l<18:3> el<19:36>
n<> u<214> t<Module_or_generate_item> p<215> c<213> l<18:3> el<19:36>
n<> u<215> t<Non_port_module_item> p<216> c<214> l<18:3> el<19:36>
n<> u<216> t<Module_item> p<217> c<215> l<18:3> el<19:36>
n<> u<217> t<Module_declaration> p<218> c<68> l<11:1> el<20:10>
n<> u<218> t<Description> p<219> c<217> l<11:1> el<20:10>
n<> u<219> t<Source_text> p<220> c<52> l<1:1> el<20:10>
n<> u<220> t<Top_level_rule> c<1> l<1:1> el<23:1>
[WRN:PA0205] dut.sv:1:1: No timescale set for "my_pkg".

[WRN:PA0205] dut.sv:11:1: No timescale set for "dut".

[INF:CP0300] Compilation...

[INF:CP0301] dut.sv:1:1: Compile package "my_pkg".

[INF:CP0303] dut.sv:11:1: Compile module "work@dut".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:11:1: Top level module "work@dut".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/OneImport/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/OneImport/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/OneImport/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@dut)
|vpiElaborated:1
|vpiName:work@dut
|uhdmallPackages:
\_package: my_pkg (my_pkg::), file:dut.sv, line:1:1, endln:9:11
  |vpiParent:
  \_design: (work@dut)
  |vpiName:my_pkg
  |vpiFullName:my_pkg::
  |vpiParameter:
  \_parameter: (my_pkg::PMP_CFG_W), line:7:24, endln:7:33
    |vpiParent:
    \_package: my_pkg (my_pkg::), file:dut.sv, line:1:1, endln:9:11
    |UINT:2
    |vpiTypespec:
    \_int_typespec: , line:7:11, endln:7:23
      |vpiParent:
      \_parameter: (my_pkg::PMP_CFG_W), line:7:24, endln:7:33
      |vpiInstance:
      \_package: (my_pkg), file:
    |vpiName:PMP_CFG_W
    |vpiFullName:my_pkg::PMP_CFG_W
  |vpiParamAssign:
  \_param_assign: , line:7:24, endln:7:37
    |vpiParent:
    \_package: my_pkg (my_pkg::), file:dut.sv, line:1:1, endln:9:11
    |vpiRhs:
    \_constant: , line:7:36, endln:7:37
      |vpiDecompile:2
      |vpiSize:32
      |UINT:2
      |vpiTypespec:
      \_int_typespec: , line:7:11, endln:7:23
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (my_pkg::PMP_CFG_W), line:7:24, endln:7:33
  |vpiTypedef:
  \_enum_typespec: (my_pkg::opcode_e), line:2:3, endln:5:14
    |vpiParent:
    \_package: my_pkg (my_pkg::), file:dut.sv, line:1:1, endln:9:11
    |vpiName:my_pkg::opcode_e
    |vpiInstance:
    \_package: my_pkg (my_pkg::), file:dut.sv, line:1:1, endln:9:11
    |vpiBaseTypespec:
    \_logic_typespec: , line:2:16, endln:2:27
      |vpiInstance:
      \_package: (my_pkg), file:
      |vpiRange:
      \_range: , line:2:22, endln:2:27
        |vpiLeftRange:
        \_constant: , line:2:23, endln:2:24
          |vpiParent:
          \_range: , line:2:22, endln:2:27
          |vpiDecompile:5
          |vpiSize:64
          |UINT:5
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:2:25, endln:2:26
          |vpiParent:
          \_range: , line:2:22, endln:2:27
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiEnumConst:
    \_enum_const: (OPCODE_LOAD), line:3:5, endln:3:28
      |vpiName:OPCODE_LOAD
      |HEX:03
      |vpiDecompile:6'h03
      |vpiSize:6
    |vpiEnumConst:
    \_enum_const: (OPCODE_STORE), line:4:5, endln:4:28
      |vpiName:OPCODE_STORE
      |HEX:13
      |vpiDecompile:6'h13
      |vpiSize:6
  |vpiDefName:my_pkg
|uhdmtopPackages:
\_package: my_pkg (my_pkg::), file:dut.sv, line:1:1, endln:9:11
  |vpiParent:
  \_design: (work@dut)
  |vpiName:my_pkg
  |vpiFullName:my_pkg::
  |vpiParameter:
  \_parameter: (my_pkg::PMP_CFG_W), line:7:24, endln:7:33
    |vpiParent:
    \_package: my_pkg (my_pkg::), file:dut.sv, line:1:1, endln:9:11
    |UINT:2
    |vpiTypespec:
    \_int_typespec: , line:7:11, endln:7:23
      |vpiParent:
      \_parameter: (my_pkg::PMP_CFG_W), line:7:24, endln:7:33
      |vpiInstance:
      \_package: my_pkg (my_pkg::), file:dut.sv, line:1:1, endln:9:11
    |vpiName:PMP_CFG_W
    |vpiFullName:my_pkg::PMP_CFG_W
  |vpiParamAssign:
  \_param_assign: , line:7:24, endln:7:37
    |vpiParent:
    \_package: my_pkg (my_pkg::), file:dut.sv, line:1:1, endln:9:11
    |vpiRhs:
    \_constant: , line:7:36, endln:7:37
      |vpiDecompile:2
      |vpiSize:32
      |UINT:2
      |vpiTypespec:
      \_int_typespec: , line:7:11, endln:7:23
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (my_pkg::PMP_CFG_W), line:7:24, endln:7:33
  |vpiTypedef:
  \_enum_typespec: (my_pkg::opcode_e), line:2:3, endln:5:14
    |vpiParent:
    \_module: work@dut (work@dut), file:dut.sv, line:11:1, endln:20:10
    |vpiName:my_pkg::opcode_e
    |vpiInstance:
    \_package: my_pkg (my_pkg::), file:dut.sv, line:1:1, endln:9:11
    |vpiBaseTypespec:
    \_logic_typespec: , line:2:16, endln:2:27
      |vpiInstance:
      \_package: my_pkg (my_pkg::), file:dut.sv, line:1:1, endln:9:11
      |vpiRange:
      \_range: , line:2:22, endln:2:27
        |vpiLeftRange:
        \_constant: , line:2:23, endln:2:24
          |vpiParent:
          \_range: , line:2:22, endln:2:27
          |vpiDecompile:5
          |vpiSize:64
          |UINT:5
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:2:25, endln:2:26
          |vpiParent:
          \_range: , line:2:22, endln:2:27
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiEnumConst:
    \_enum_const: (OPCODE_LOAD), line:3:5, endln:3:28
      |vpiName:OPCODE_LOAD
      |HEX:03
      |vpiDecompile:6'h03
      |vpiSize:6
    |vpiEnumConst:
    \_enum_const: (OPCODE_STORE), line:4:5, endln:4:28
      |vpiName:OPCODE_STORE
      |HEX:13
      |vpiDecompile:6'h13
      |vpiSize:6
  |vpiDefName:my_pkg
  |vpiTop:1
|uhdmallModules:
\_module: work@dut (work@dut), file:dut.sv, line:11:1, endln:20:10
  |vpiParent:
  \_design: (work@dut)
  |vpiFullName:work@dut
  |vpiParameter:
  \_parameter: (work@dut.PMP_CFG_W), line:7:24, endln:7:33
    |vpiParent:
    \_module: work@dut (work@dut), file:dut.sv, line:11:1, endln:20:10
    |UINT:2
    |vpiTypespec:
    \_int_typespec: , line:7:11, endln:7:23
      |vpiParent:
      \_parameter: (work@dut.PMP_CFG_W), line:7:24, endln:7:33
      |vpiInstance:
      \_package: my_pkg (my_pkg::), file:dut.sv, line:1:1, endln:9:11
    |vpiName:PMP_CFG_W
    |vpiFullName:work@dut.PMP_CFG_W
    |vpiImported:my_pkg
  |vpiParamAssign:
  \_param_assign: , line:7:24, endln:7:37
    |vpiParent:
    \_module: work@dut (work@dut), file:dut.sv, line:11:1, endln:20:10
    |vpiRhs:
    \_constant: , line:7:36, endln:7:37
      |vpiParent:
      \_param_assign: , line:7:24, endln:7:37
      |vpiDecompile:2
      |vpiSize:32
      |UINT:2
      |vpiTypespec:
      \_int_typespec: , line:7:11, endln:7:23
        |vpiParent:
        \_constant: , line:7:36, endln:7:37
        |vpiInstance:
        \_package: my_pkg (my_pkg::), file:dut.sv, line:1:1, endln:9:11
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@dut.PMP_CFG_W), line:7:24, endln:7:33
      |vpiParent:
      \_param_assign: , line:7:24, endln:7:37
      |UINT:2
      |vpiTypespec:
      \_int_typespec: , line:7:11, endln:7:23
        |vpiParent:
        \_parameter: (work@dut.PMP_CFG_W), line:7:24, endln:7:33
        |vpiInstance:
        \_package: my_pkg (my_pkg::), file:dut.sv, line:1:1, endln:9:11
      |vpiName:PMP_CFG_W
      |vpiFullName:work@dut.PMP_CFG_W
      |vpiImported:my_pkg
  |vpiTypedef:
  \_enum_typespec: (my_pkg::opcode_e), line:2:3, endln:5:14
  |vpiTypedef:
  \_import_typespec: (my_pkg), line:12:10, endln:12:19
  |vpiTypedef:
  \_import_typespec: (my_pkg), line:13:10, endln:13:26
  |vpiTypedef:
  \_import_typespec: (my_pkg), line:13:28, endln:13:47
  |vpiTypedef:
  \_import_typespec: (my_pkg), line:13:28, endln:13:47
  |vpiDefName:work@dut
  |vpiNet:
  \_logic_net: (work@dut.a), line:16:14, endln:16:15
    |vpiParent:
    \_module: work@dut (work@dut), file:dut.sv, line:11:1, endln:20:10
    |vpiName:a
    |vpiFullName:work@dut.a
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@dut.b), line:17:13, endln:17:14
    |vpiParent:
    \_module: work@dut (work@dut), file:dut.sv, line:11:1, endln:20:10
    |vpiName:b
    |vpiFullName:work@dut.b
    |vpiNetType:48
  |vpiPort:
  \_port: (a), line:11:13, endln:11:14
    |vpiParent:
    \_module: work@dut (work@dut), file:dut.sv, line:11:1, endln:20:10
    |vpiName:a
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@dut.a), line:16:14, endln:16:15
  |vpiPort:
  \_port: (b), line:11:16, endln:11:17
    |vpiParent:
    \_module: work@dut (work@dut), file:dut.sv, line:11:1, endln:20:10
    |vpiName:b
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@dut.b), line:17:13, endln:17:14
  |vpiContAssign:
  \_cont_assign: , line:18:10, endln:19:35
    |vpiParent:
    \_module: work@dut (work@dut), file:dut.sv, line:11:1, endln:20:10
    |vpiRhs:
    \_operation: , line:18:14, endln:19:35
      |vpiParent:
      \_cont_assign: , line:18:10, endln:19:35
      |vpiOpType:29
      |vpiOperand:
      \_operation: , line:18:14, endln:18:35
        |vpiParent:
        \_operation: , line:18:14, endln:19:35
        |vpiTypespec:
        \_integer_typespec: , line:18:14, endln:18:15
          |INT:3
        |vpiOpType:67
        |vpiOperand:
        \_constant: , line:18:17, endln:18:34
          |vpiParent:
          \_operation: , line:18:14, endln:18:35
          |vpiDecompile:2
          |vpiSize:32
          |UINT:2
          |vpiConstType:9
      |vpiOperand:
      \_operation: , line:19:15, endln:19:35
        |vpiParent:
        \_operation: , line:18:14, endln:19:35
        |vpiTypespec:
        \_integer_typespec: , line:19:15, endln:19:16
          |INT:3
        |vpiOpType:67
        |vpiOperand:
        \_operation: , line:19:18, endln:19:34
          |vpiParent:
          \_operation: , line:19:15, endln:19:35
          |vpiOpType:14
          |vpiOperand:
          \_ref_obj: (work@dut.a), line:19:18, endln:19:19
            |vpiParent:
            \_operation: , line:19:18, endln:19:34
            |vpiName:a
            |vpiFullName:work@dut.a
            |vpiActual:
            \_logic_net: (work@dut.a), line:16:14, endln:16:15
              |vpiParent:
              \_module: work@dut (work@dut), file:dut.sv, line:11:1, endln:20:10
              |vpiTypespec:
              \_logic_typespec: , line:16:3, endln:16:13
                |vpiRange:
                \_range: , line:16:8, endln:16:13
                  |vpiLeftRange:
                  \_constant: , line:16:9, endln:16:10
                    |vpiParent:
                    \_range: , line:16:8, endln:16:13
                    |vpiDecompile:5
                    |vpiSize:64
                    |UINT:5
                    |vpiConstType:9
                  |vpiRightRange:
                  \_constant: , line:16:11, endln:16:12
                    |vpiParent:
                    \_range: , line:16:8, endln:16:13
                    |vpiDecompile:0
                    |vpiSize:64
                    |UINT:0
                    |vpiConstType:9
              |vpiName:a
              |vpiFullName:work@dut.a
              |vpiNetType:1
          |vpiOperand:
          \_ref_obj: (work@dut.OPCODE_LOAD), line:19:23, endln:19:34
            |vpiParent:
            \_operation: , line:19:18, endln:19:34
            |vpiName:OPCODE_LOAD
            |vpiFullName:work@dut.OPCODE_LOAD
            |vpiActual:
            \_enum_const: (OPCODE_LOAD), line:3:5, endln:3:28
    |vpiLhs:
    \_ref_obj: (work@dut.b), line:18:10, endln:18:11
      |vpiParent:
      \_cont_assign: , line:18:10, endln:19:35
      |vpiName:b
      |vpiFullName:work@dut.b
      |vpiActual:
      \_logic_net: (work@dut.b), line:17:13, endln:17:14
        |vpiParent:
        \_module: work@dut (work@dut), file:dut.sv, line:11:1, endln:20:10
        |vpiTypespec:
        \_logic_typespec: , line:17:3, endln:17:12
          |vpiRange:
          \_range: , line:17:7, endln:17:12
            |vpiLeftRange:
            \_constant: , line:17:8, endln:17:9
              |vpiParent:
              \_range: , line:17:7, endln:17:12
              |vpiDecompile:2
              |vpiSize:64
              |UINT:2
              |vpiConstType:9
            |vpiRightRange:
            \_constant: , line:17:10, endln:17:11
              |vpiParent:
              \_range: , line:17:7, endln:17:12
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
        |vpiName:b
        |vpiFullName:work@dut.b
        |vpiNetType:48
|uhdmtopModules:
\_module: work@dut (work@dut), file:dut.sv, line:11:1, endln:20:10
  |vpiName:work@dut
  |vpiParameter:
  \_parameter: (work@dut.PMP_CFG_W), line:7:24, endln:7:33
    |vpiParent:
    \_module: work@dut (work@dut), file:dut.sv, line:11:1, endln:20:10
    |UINT:2
    |vpiTypespec:
    \_int_typespec: , line:7:11, endln:7:23
      |vpiParent:
      \_parameter: (work@dut.PMP_CFG_W), line:7:24, endln:7:33
      |vpiInstance:
      \_package: my_pkg (my_pkg::), file:dut.sv, line:1:1, endln:9:11
    |vpiName:PMP_CFG_W
    |vpiFullName:work@dut.PMP_CFG_W
    |vpiImported:my_pkg
  |vpiParamAssign:
  \_param_assign: , line:7:24, endln:7:37
    |vpiParent:
    \_module: work@dut (work@dut), file:dut.sv, line:11:1, endln:20:10
    |vpiRhs:
    \_constant: , line:7:36, endln:7:37
      |vpiDecompile:2
      |vpiSize:32
      |UINT:2
      |vpiTypespec:
      \_int_typespec: , line:7:11, endln:7:23
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@dut.PMP_CFG_W), line:7:24, endln:7:33
  |vpiTypedef:
  \_enum_typespec: (my_pkg::opcode_e), line:2:3, endln:5:14
  |vpiTypedef:
  \_import_typespec: (my_pkg), line:12:10, endln:12:19
  |vpiTypedef:
  \_import_typespec: (my_pkg), line:13:10, endln:13:26
  |vpiTypedef:
  \_import_typespec: (my_pkg), line:13:28, endln:13:47
  |vpiTypedef:
  \_import_typespec: (my_pkg), line:13:28, endln:13:47
  |vpiDefName:work@dut
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@dut.a), line:16:14, endln:16:15
  |vpiNet:
  \_logic_net: (work@dut.b), line:17:13, endln:17:14
  |vpiTopModule:1
  |vpiPort:
  \_port: (a), line:11:13, endln:11:14
    |vpiParent:
    \_module: work@dut (work@dut), file:dut.sv, line:11:1, endln:20:10
    |vpiName:a
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@dut.a), line:11:13, endln:11:14
      |vpiParent:
      \_port: (a), line:11:13, endln:11:14
      |vpiName:a
      |vpiFullName:work@dut.a
      |vpiActual:
      \_logic_net: (work@dut.a), line:16:14, endln:16:15
    |vpiTypedef:
    \_logic_typespec: , line:14:9, endln:14:14
      |vpiRange:
      \_range: , line:14:9, endln:14:14
        |vpiParent:
        \_port: (a), line:11:13, endln:11:14
        |vpiLeftRange:
        \_constant: , line:14:10, endln:14:11
          |vpiParent:
          \_range: , line:14:9, endln:14:14
          |vpiDecompile:5
          |vpiSize:64
          |UINT:5
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:14:12, endln:14:13
          |vpiParent:
          \_range: , line:14:9, endln:14:14
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiInstance:
    \_module: work@dut (work@dut), file:dut.sv, line:11:1, endln:20:10
  |vpiPort:
  \_port: (b), line:11:16, endln:11:17
    |vpiParent:
    \_module: work@dut (work@dut), file:dut.sv, line:11:1, endln:20:10
    |vpiName:b
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@dut.b), line:11:16, endln:11:17
      |vpiParent:
      \_port: (b), line:11:16, endln:11:17
      |vpiName:b
      |vpiFullName:work@dut.b
      |vpiActual:
      \_logic_net: (work@dut.b), line:17:13, endln:17:14
    |vpiTypedef:
    \_logic_typespec: , line:15:10, endln:15:15
      |vpiRange:
      \_range: , line:15:10, endln:15:15
        |vpiParent:
        \_port: (b), line:11:16, endln:11:17
        |vpiLeftRange:
        \_constant: , line:15:11, endln:15:12
          |vpiParent:
          \_range: , line:15:10, endln:15:15
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:15:13, endln:15:14
          |vpiParent:
          \_range: , line:15:10, endln:15:15
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiInstance:
    \_module: work@dut (work@dut), file:dut.sv, line:11:1, endln:20:10
  |vpiContAssign:
  \_cont_assign: , line:18:10, endln:19:35
    |vpiParent:
    \_module: work@dut (work@dut), file:dut.sv, line:11:1, endln:20:10
    |vpiRhs:
    \_operation: , line:18:14, endln:19:35
      |vpiParent:
      \_cont_assign: , line:18:10, endln:19:35
      |vpiOpType:29
      |vpiOperand:
      \_operation: , line:18:14, endln:18:35
        |vpiParent:
        \_operation: , line:18:14, endln:19:35
        |vpiTypespec:
        \_integer_typespec: , line:18:14, endln:18:15
        |vpiOpType:67
        |vpiOperand:
        \_constant: , line:18:17, endln:18:34
      |vpiOperand:
      \_operation: , line:19:15, endln:19:35
        |vpiParent:
        \_operation: , line:18:14, endln:19:35
        |vpiTypespec:
        \_integer_typespec: , line:19:15, endln:19:16
        |vpiOpType:67
        |vpiOperand:
        \_operation: , line:19:18, endln:19:34
          |vpiParent:
          \_operation: , line:19:15, endln:19:35
          |vpiOpType:14
          |vpiOperand:
          \_ref_obj: (work@dut.a), line:19:18, endln:19:19
            |vpiParent:
            \_operation: , line:19:18, endln:19:34
            |vpiName:a
            |vpiFullName:work@dut.a
            |vpiActual:
            \_logic_net: (work@dut.a), line:16:14, endln:16:15
          |vpiOperand:
          \_ref_obj: (work@dut.OPCODE_LOAD), line:19:23, endln:19:34
            |vpiParent:
            \_operation: , line:19:18, endln:19:34
            |vpiName:OPCODE_LOAD
            |vpiFullName:work@dut.OPCODE_LOAD
            |vpiActual:
            \_enum_const: (OPCODE_LOAD), line:3:5, endln:3:28
    |vpiLhs:
    \_ref_obj: (work@dut.b), line:18:10, endln:18:11
      |vpiParent:
      \_cont_assign: , line:18:10, endln:19:35
      |vpiName:b
      |vpiFullName:work@dut.b
      |vpiActual:
      \_logic_net: (work@dut.b), line:17:13, endln:17:14
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/OneImport/dut.sv | ${SURELOG_DIR}/build/regression/OneImport/roundtrip/dut_000.sv | 7 | 20 | 

