#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x561b8f1a2b00 .scope module, "flopenr" "flopenr" 2 61;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "en"
    .port_info 3 /INPUT 8 "d"
    .port_info 4 /OUTPUT 8 "q"
P_0x561b8f155430 .param/l "WIDTH" 0 2 61, +C4<00000000000000000000000000001000>;
o0x7f99891cb018 .functor BUFZ 1, C4<z>; HiZ drive
v0x561b8f1a32c0_0 .net "clk", 0 0, o0x7f99891cb018;  0 drivers
o0x7f99891cb048 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x561b8f1c6af0_0 .net "d", 7 0, o0x7f99891cb048;  0 drivers
o0x7f99891cb078 .functor BUFZ 1, C4<z>; HiZ drive
v0x561b8f1c6bd0_0 .net "en", 0 0, o0x7f99891cb078;  0 drivers
v0x561b8f1c6c70_0 .var "q", 7 0;
o0x7f99891cb0d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x561b8f1c6d50_0 .net "reset", 0 0, o0x7f99891cb0d8;  0 drivers
E_0x561b8f171090 .event posedge, v0x561b8f1c6d50_0, v0x561b8f1a32c0_0;
S_0x561b8f1a07c0 .scope module, "testbench" "testbench" 3 3;
 .timescale 0 0;
v0x561b8f1d7ec0_0 .var "clk", 0 0;
v0x561b8f1d7f80_0 .net "dataadr", 31 0, L_0x561b8f1eb310;  1 drivers
v0x561b8f1d8150_0 .net "memwrite", 0 0, L_0x561b8f1d8640;  1 drivers
v0x561b8f1d81f0_0 .var "reset", 0 0;
v0x561b8f1d8290_0 .net "writedata", 31 0, L_0x561b8f1ea3b0;  1 drivers
E_0x561b8f16a820 .event negedge, v0x561b8f1c7620_0;
S_0x561b8f1c6ef0 .scope module, "dut" "top" 3 13, 4 3 0, S_0x561b8f1a07c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 32 "writedata"
    .port_info 3 /OUTPUT 32 "dataadr"
    .port_info 4 /OUTPUT 1 "memwrite"
v0x561b8f1d76d0_0 .net "clk", 0 0, v0x561b8f1d7ec0_0;  1 drivers
v0x561b8f1d7790_0 .net "dataadr", 31 0, L_0x561b8f1eb310;  alias, 1 drivers
v0x561b8f1d7850_0 .net "instr", 31 0, L_0x561b8f1eb680;  1 drivers
v0x561b8f1d78f0_0 .net "memwrite", 0 0, L_0x561b8f1d8640;  alias, 1 drivers
v0x561b8f1d7a20_0 .net "pc", 31 0, v0x561b8f1d13b0_0;  1 drivers
v0x561b8f1d7b70_0 .net "readdata", 31 0, L_0x561b8f1eb9c0;  1 drivers
v0x561b8f1d7cc0_0 .net "reset", 0 0, v0x561b8f1d81f0_0;  1 drivers
v0x561b8f1d7d60_0 .net "writedata", 31 0, L_0x561b8f1ea3b0;  alias, 1 drivers
L_0x561b8f1eb740 .part v0x561b8f1d13b0_0, 2, 6;
S_0x561b8f1c7090 .scope module, "dmem" "dmem" 4 12, 5 3 0, S_0x561b8f1c6ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we"
    .port_info 2 /INPUT 32 "a"
    .port_info 3 /INPUT 32 "wd"
    .port_info 4 /OUTPUT 32 "rd"
L_0x561b8f1eb9c0 .functor BUFZ 32, L_0x561b8f1eb830, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x561b8f1c72c0 .array "RAM", 0 63, 31 0;
v0x561b8f1c73a0_0 .net *"_s0", 31 0, L_0x561b8f1eb830;  1 drivers
v0x561b8f1c7480_0 .net *"_s3", 29 0, L_0x561b8f1eb8d0;  1 drivers
v0x561b8f1c7540_0 .net "a", 31 0, L_0x561b8f1eb310;  alias, 1 drivers
v0x561b8f1c7620_0 .net "clk", 0 0, v0x561b8f1d7ec0_0;  alias, 1 drivers
v0x561b8f1c7730_0 .net "rd", 31 0, L_0x561b8f1eb9c0;  alias, 1 drivers
v0x561b8f1c7810_0 .net "wd", 31 0, L_0x561b8f1ea3b0;  alias, 1 drivers
v0x561b8f1c78f0_0 .net "we", 0 0, L_0x561b8f1d8640;  alias, 1 drivers
E_0x561b8f16a960 .event posedge, v0x561b8f1c7620_0;
L_0x561b8f1eb830 .array/port v0x561b8f1c72c0, L_0x561b8f1eb8d0;
L_0x561b8f1eb8d0 .part L_0x561b8f1eb310, 2, 30;
S_0x561b8f1c7a50 .scope module, "imem" "imem" 4 11, 5 16 0, S_0x561b8f1c6ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "a"
    .port_info 1 /OUTPUT 32 "rd"
L_0x561b8f1eb680 .functor BUFZ 32, L_0x561b8f1eb4a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x561b8f1c7c40 .array "RAM", 0 63, 31 0;
v0x561b8f1c7d20_0 .net *"_s0", 31 0, L_0x561b8f1eb4a0;  1 drivers
v0x561b8f1c7e00_0 .net *"_s2", 7 0, L_0x561b8f1eb540;  1 drivers
L_0x7f9989182330 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x561b8f1c7ec0_0 .net *"_s5", 1 0, L_0x7f9989182330;  1 drivers
v0x561b8f1c7fa0_0 .net "a", 5 0, L_0x561b8f1eb740;  1 drivers
v0x561b8f1c80d0_0 .net "rd", 31 0, L_0x561b8f1eb680;  alias, 1 drivers
L_0x561b8f1eb4a0 .array/port v0x561b8f1c7c40, L_0x561b8f1eb540;
L_0x561b8f1eb540 .concat [ 6 2 0 0], L_0x561b8f1eb740, L_0x7f9989182330;
S_0x561b8f1c8210 .scope module, "mips" "mips" 4 10, 6 3 0, S_0x561b8f1c6ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 32 "pc"
    .port_info 3 /INPUT 32 "instr"
    .port_info 4 /OUTPUT 1 "memwrite"
    .port_info 5 /OUTPUT 32 "aluout"
    .port_info 6 /OUTPUT 32 "writedata"
    .port_info 7 /INPUT 32 "readdata"
v0x561b8f1d6570_0 .net "alucontrol", 2 0, v0x561b8f1c8950_0;  1 drivers
v0x561b8f1d6650_0 .net "aluout", 31 0, L_0x561b8f1eb310;  alias, 1 drivers
v0x561b8f1d6710_0 .net "alusrc", 0 0, L_0x561b8f1d8470;  1 drivers
v0x561b8f1d67b0_0 .net "bne", 0 0, L_0x561b8f1d8a10;  1 drivers
v0x561b8f1d6850_0 .net "clk", 0 0, v0x561b8f1d7ec0_0;  alias, 1 drivers
v0x561b8f1d6980_0 .net "instr", 31 0, L_0x561b8f1eb680;  alias, 1 drivers
v0x561b8f1d6a20_0 .net "jump", 0 0, L_0x561b8f1d87c0;  1 drivers
v0x561b8f1d6b50_0 .net "memtoreg", 0 0, L_0x561b8f1d86e0;  1 drivers
v0x561b8f1d6c80_0 .net "memwrite", 0 0, L_0x561b8f1d8640;  alias, 1 drivers
v0x561b8f1d6db0_0 .net "pc", 31 0, v0x561b8f1d13b0_0;  alias, 1 drivers
v0x561b8f1d6e70_0 .net "pcsrc", 0 0, L_0x561b8f1d8cb0;  1 drivers
v0x561b8f1d6f10_0 .net "readdata", 31 0, L_0x561b8f1eb9c0;  alias, 1 drivers
v0x561b8f1d6fd0_0 .net "regdst", 0 0, L_0x561b8f1d83d0;  1 drivers
v0x561b8f1d7100_0 .net "regwrite", 0 0, L_0x561b8f1d8330;  1 drivers
v0x561b8f1d7230_0 .net "reset", 0 0, v0x561b8f1d81f0_0;  alias, 1 drivers
v0x561b8f1d72d0_0 .net "writedata", 31 0, L_0x561b8f1ea3b0;  alias, 1 drivers
v0x561b8f1d7420_0 .net "zero", 0 0, v0x561b8f1ce640_0;  1 drivers
L_0x561b8f1d8db0 .part L_0x561b8f1eb680, 26, 6;
L_0x561b8f1d8ee0 .part L_0x561b8f1eb680, 0, 6;
S_0x561b8f1c8500 .scope module, "c" "controller" 6 15, 6 26 0, S_0x561b8f1c8210;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "op"
    .port_info 1 /INPUT 6 "funct"
    .port_info 2 /INPUT 1 "zero"
    .port_info 3 /OUTPUT 1 "memtoreg"
    .port_info 4 /OUTPUT 1 "memwrite"
    .port_info 5 /OUTPUT 1 "pcsrc"
    .port_info 6 /OUTPUT 1 "alusrc"
    .port_info 7 /OUTPUT 1 "regdst"
    .port_info 8 /OUTPUT 1 "regwrite"
    .port_info 9 /OUTPUT 1 "jump"
    .port_info 10 /OUTPUT 1 "bne"
    .port_info 11 /OUTPUT 3 "alucontrol"
L_0x561b8f1d8b20 .functor NOT 1, v0x561b8f1ce640_0, C4<0>, C4<0>, C4<0>;
L_0x561b8f1d8bb0 .functor AND 1, L_0x561b8f1d8b20, L_0x561b8f1d8a10, C4<1>, C4<1>;
L_0x561b8f1d8c40 .functor AND 1, v0x561b8f1ce640_0, L_0x561b8f1d8510, C4<1>, C4<1>;
L_0x561b8f1d8cb0 .functor OR 1, L_0x561b8f1d8bb0, L_0x561b8f1d8c40, C4<0>, C4<0>;
v0x561b8f1c9a80_0 .net *"_s0", 0 0, L_0x561b8f1d8b20;  1 drivers
v0x561b8f1c9b80_0 .net *"_s2", 0 0, L_0x561b8f1d8bb0;  1 drivers
v0x561b8f1c9c60_0 .net *"_s4", 0 0, L_0x561b8f1d8c40;  1 drivers
v0x561b8f1c9d50_0 .net "alucontrol", 2 0, v0x561b8f1c8950_0;  alias, 1 drivers
v0x561b8f1c9e40_0 .net "aluop", 1 0, L_0x561b8f1d8860;  1 drivers
v0x561b8f1c9f30_0 .net "alusrc", 0 0, L_0x561b8f1d8470;  alias, 1 drivers
v0x561b8f1c9fd0_0 .net "bne", 0 0, L_0x561b8f1d8a10;  alias, 1 drivers
v0x561b8f1ca070_0 .net "branch", 0 0, L_0x561b8f1d8510;  1 drivers
v0x561b8f1ca140_0 .net "funct", 5 0, L_0x561b8f1d8ee0;  1 drivers
v0x561b8f1ca210_0 .net "jump", 0 0, L_0x561b8f1d87c0;  alias, 1 drivers
v0x561b8f1ca2e0_0 .net "memtoreg", 0 0, L_0x561b8f1d86e0;  alias, 1 drivers
v0x561b8f1ca3b0_0 .net "memwrite", 0 0, L_0x561b8f1d8640;  alias, 1 drivers
v0x561b8f1ca450_0 .net "op", 5 0, L_0x561b8f1d8db0;  1 drivers
v0x561b8f1ca4f0_0 .net "pcsrc", 0 0, L_0x561b8f1d8cb0;  alias, 1 drivers
v0x561b8f1ca590_0 .net "regdst", 0 0, L_0x561b8f1d83d0;  alias, 1 drivers
v0x561b8f1ca660_0 .net "regwrite", 0 0, L_0x561b8f1d8330;  alias, 1 drivers
v0x561b8f1ca730_0 .net "zero", 0 0, v0x561b8f1ce640_0;  alias, 1 drivers
S_0x561b8f1c86d0 .scope module, "ad" "aludec" 6 40, 6 74 0, S_0x561b8f1c8500;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "funct"
    .port_info 1 /INPUT 2 "aluop"
    .port_info 2 /OUTPUT 3 "alucontrol"
v0x561b8f1c8950_0 .var "alucontrol", 2 0;
v0x561b8f1c8a50_0 .net "aluop", 1 0, L_0x561b8f1d8860;  alias, 1 drivers
v0x561b8f1c8b30_0 .net "funct", 5 0, L_0x561b8f1d8ee0;  alias, 1 drivers
E_0x561b8f16acc0 .event edge, v0x561b8f1c8a50_0, v0x561b8f1c8b30_0;
S_0x561b8f1c8ca0 .scope module, "md" "maindec" 6 37, 6 46 0, S_0x561b8f1c8500;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "op"
    .port_info 1 /OUTPUT 1 "memtoreg"
    .port_info 2 /OUTPUT 1 "memwrite"
    .port_info 3 /OUTPUT 1 "branch"
    .port_info 4 /OUTPUT 1 "alusrc"
    .port_info 5 /OUTPUT 1 "regdst"
    .port_info 6 /OUTPUT 1 "regwrite"
    .port_info 7 /OUTPUT 1 "jump"
    .port_info 8 /OUTPUT 1 "bne"
    .port_info 9 /OUTPUT 2 "aluop"
v0x561b8f1c8f90_0 .net *"_s11", 9 0, v0x561b8f1c9400_0;  1 drivers
v0x561b8f1c9090_0 .net "aluop", 1 0, L_0x561b8f1d8860;  alias, 1 drivers
v0x561b8f1c9180_0 .net "alusrc", 0 0, L_0x561b8f1d8470;  alias, 1 drivers
v0x561b8f1c9250_0 .net "bne", 0 0, L_0x561b8f1d8a10;  alias, 1 drivers
v0x561b8f1c92f0_0 .net "branch", 0 0, L_0x561b8f1d8510;  alias, 1 drivers
v0x561b8f1c9400_0 .var "controls", 9 0;
v0x561b8f1c94e0_0 .net "jump", 0 0, L_0x561b8f1d87c0;  alias, 1 drivers
v0x561b8f1c95a0_0 .net "memtoreg", 0 0, L_0x561b8f1d86e0;  alias, 1 drivers
v0x561b8f1c9660_0 .net "memwrite", 0 0, L_0x561b8f1d8640;  alias, 1 drivers
v0x561b8f1c9700_0 .net "op", 5 0, L_0x561b8f1d8db0;  alias, 1 drivers
v0x561b8f1c97c0_0 .net "regdst", 0 0, L_0x561b8f1d83d0;  alias, 1 drivers
v0x561b8f1c9880_0 .net "regwrite", 0 0, L_0x561b8f1d8330;  alias, 1 drivers
E_0x561b8f1af8a0 .event edge, v0x561b8f1c9700_0;
L_0x561b8f1d8330 .part v0x561b8f1c9400_0, 9, 1;
L_0x561b8f1d83d0 .part v0x561b8f1c9400_0, 8, 1;
L_0x561b8f1d8470 .part v0x561b8f1c9400_0, 7, 1;
L_0x561b8f1d8510 .part v0x561b8f1c9400_0, 6, 1;
L_0x561b8f1d8640 .part v0x561b8f1c9400_0, 5, 1;
L_0x561b8f1d86e0 .part v0x561b8f1c9400_0, 4, 1;
L_0x561b8f1d87c0 .part v0x561b8f1c9400_0, 3, 1;
L_0x561b8f1d8860 .part v0x561b8f1c9400_0, 1, 2;
L_0x561b8f1d8a10 .part v0x561b8f1c9400_0, 0, 1;
S_0x561b8f1ca8b0 .scope module, "dp" "datapath" 6 19, 6 94 0, S_0x561b8f1c8210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "memtoreg"
    .port_info 3 /INPUT 1 "pcsrc"
    .port_info 4 /INPUT 1 "alusrc"
    .port_info 5 /INPUT 1 "regdst"
    .port_info 6 /INPUT 1 "regwrite"
    .port_info 7 /INPUT 1 "jump"
    .port_info 8 /INPUT 1 "bne"
    .port_info 9 /INPUT 3 "alucontrol"
    .port_info 10 /OUTPUT 1 "zero"
    .port_info 11 /OUTPUT 32 "pc"
    .port_info 12 /INPUT 32 "instr"
    .port_info 13 /OUTPUT 32 "aluout"
    .port_info 14 /OUTPUT 32 "writedata"
    .port_info 15 /INPUT 32 "readdata"
v0x561b8f1d4aa0_0 .net *"_s3", 3 0, L_0x561b8f1e96d0;  1 drivers
v0x561b8f1d4ba0_0 .net *"_s5", 25 0, L_0x561b8f1e9770;  1 drivers
L_0x7f99891820a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x561b8f1d4c80_0 .net/2u *"_s6", 1 0, L_0x7f99891820a8;  1 drivers
v0x561b8f1d4d40_0 .net "alucontrol", 2 0, v0x561b8f1c8950_0;  alias, 1 drivers
v0x561b8f1d4e00_0 .net "aluout", 31 0, L_0x561b8f1eb310;  alias, 1 drivers
v0x561b8f1d4f10_0 .net "alusrc", 0 0, L_0x561b8f1d8470;  alias, 1 drivers
v0x561b8f1d4fb0_0 .net "bne", 0 0, L_0x561b8f1d8a10;  alias, 1 drivers
v0x561b8f1d50a0_0 .net "clk", 0 0, v0x561b8f1d7ec0_0;  alias, 1 drivers
v0x561b8f1d5140_0 .net "instr", 31 0, L_0x561b8f1eb680;  alias, 1 drivers
v0x561b8f1d5200_0 .net "jump", 0 0, L_0x561b8f1d87c0;  alias, 1 drivers
v0x561b8f1d52a0_0 .net "memtoreg", 0 0, L_0x561b8f1d86e0;  alias, 1 drivers
v0x561b8f1d5340_0 .net "pc", 31 0, v0x561b8f1d13b0_0;  alias, 1 drivers
v0x561b8f1d53e0_0 .net "pcbranch", 31 0, L_0x561b8f1e9300;  1 drivers
v0x561b8f1d54f0_0 .net "pcnext", 31 0, L_0x561b8f1e9560;  1 drivers
v0x561b8f1d5600_0 .net "pcnextbr", 31 0, L_0x561b8f1e9430;  1 drivers
v0x561b8f1d5710_0 .net "pcplus4", 31 0, L_0x561b8f1d8f80;  1 drivers
v0x561b8f1d57d0_0 .net "pcsrc", 0 0, L_0x561b8f1d8cb0;  alias, 1 drivers
v0x561b8f1d59d0_0 .net "readdata", 31 0, L_0x561b8f1eb9c0;  alias, 1 drivers
v0x561b8f1d5ae0_0 .net "regdst", 0 0, L_0x561b8f1d83d0;  alias, 1 drivers
v0x561b8f1d5b80_0 .net "regwrite", 0 0, L_0x561b8f1d8330;  alias, 1 drivers
v0x561b8f1d5c20_0 .net "reset", 0 0, v0x561b8f1d81f0_0;  alias, 1 drivers
v0x561b8f1d5cc0_0 .net "result", 31 0, L_0x561b8f1eaa90;  1 drivers
v0x561b8f1d5db0_0 .net "signimm", 31 0, v0x561b8f1d3af0_0;  1 drivers
v0x561b8f1d5e70_0 .net "signimmsh", 31 0, L_0x561b8f1e9260;  1 drivers
v0x561b8f1d5f80_0 .net "srca", 31 0, L_0x561b8f1e9cf0;  1 drivers
v0x561b8f1d6040_0 .net "srcb", 31 0, L_0x561b8f1eac20;  1 drivers
v0x561b8f1d6100_0 .net "writedata", 31 0, L_0x561b8f1ea3b0;  alias, 1 drivers
v0x561b8f1d61c0_0 .net "writereg", 4 0, L_0x561b8f1ea7d0;  1 drivers
v0x561b8f1d62d0_0 .net "zero", 0 0, v0x561b8f1ce640_0;  alias, 1 drivers
L_0x561b8f1e96d0 .part L_0x561b8f1d8f80, 28, 4;
L_0x561b8f1e9770 .part L_0x561b8f1eb680, 0, 26;
L_0x561b8f1e9810 .concat [ 2 26 4 0], L_0x7f99891820a8, L_0x561b8f1e9770, L_0x561b8f1e96d0;
L_0x561b8f1ea550 .part L_0x561b8f1eb680, 21, 5;
L_0x561b8f1ea620 .part L_0x561b8f1eb680, 16, 5;
L_0x561b8f1ea870 .part L_0x561b8f1eb680, 16, 5;
L_0x561b8f1ea9a0 .part L_0x561b8f1eb680, 11, 5;
L_0x561b8f1eab30 .part L_0x561b8f1eb680, 0, 16;
S_0x561b8f1caaa0 .scope module, "alu" "alu" 6 137, 7 111 0, S_0x561b8f1ca8b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 3 "op"
    .port_info 3 /OUTPUT 32 "result"
    .port_info 4 /OUTPUT 1 "cero"
v0x561b8f1ce720_0 .net "a", 31 0, L_0x561b8f1e9cf0;  alias, 1 drivers
v0x561b8f1ce870_0 .net "arithout", 31 0, L_0x561b8f1eb180;  1 drivers
v0x561b8f1ce9c0_0 .net "b", 31 0, L_0x561b8f1eac20;  alias, 1 drivers
v0x561b8f1ceaf0_0 .net "cero", 0 0, v0x561b8f1ce640_0;  alias, 1 drivers
v0x561b8f1ceb90_0 .net "logicout", 31 0, v0x561b8f1ce010_0;  1 drivers
v0x561b8f1cec50_0 .net "op", 2 0, v0x561b8f1c8950_0;  alias, 1 drivers
v0x561b8f1ceda0_0 .net "result", 31 0, L_0x561b8f1eb310;  alias, 1 drivers
L_0x561b8f1eb3b0 .part v0x561b8f1c8950_0, 1, 1;
S_0x561b8f1caca0 .scope module, "a_block" "a_part" 7 125, 7 60 0, S_0x561b8f1caaa0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 3 "op"
    .port_info 3 /OUTPUT 32 "arithout"
v0x561b8f1ccff0_0 .net "a", 31 0, L_0x561b8f1e9cf0;  alias, 1 drivers
v0x561b8f1cd100_0 .net "addout", 31 0, v0x561b8f1cb630_0;  1 drivers
v0x561b8f1cd250_0 .net "arithout", 31 0, L_0x561b8f1eb180;  alias, 1 drivers
v0x561b8f1cd2f0_0 .net "b", 31 0, L_0x561b8f1eac20;  alias, 1 drivers
v0x561b8f1cd400_0 .net "op", 2 0, v0x561b8f1c8950_0;  alias, 1 drivers
L_0x561b8f1eafd0 .part v0x561b8f1c8950_0, 2, 1;
L_0x561b8f1eb270 .part v0x561b8f1c8950_0, 0, 1;
S_0x561b8f1caec0 .scope module, "first_adder_substractor" "adder_substractor" 7 71, 7 27 0, S_0x561b8f1caca0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 32 "y"
L_0x561b8f1d9020 .functor NOT 32, L_0x561b8f1eac20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x561b8f1cbe20_0 .net "a", 31 0, L_0x561b8f1e9cf0;  alias, 1 drivers
v0x561b8f1cbf00_0 .net "b", 31 0, L_0x561b8f1eac20;  alias, 1 drivers
v0x561b8f1cbfd0_0 .net "con", 31 0, L_0x561b8f1eadd0;  1 drivers
v0x561b8f1cc0f0_0 .net "s", 0 0, L_0x561b8f1eafd0;  1 drivers
v0x561b8f1cc1e0_0 .net "y", 31 0, v0x561b8f1cb630_0;  alias, 1 drivers
S_0x561b8f1cb0e0 .scope module, "first_adder" "Adder" 7 38, 7 3 0, S_0x561b8f1caec0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 32 "y"
v0x561b8f1cb380_0 .net "a", 31 0, L_0x561b8f1e9cf0;  alias, 1 drivers
v0x561b8f1cb480_0 .net "b", 31 0, L_0x561b8f1eadd0;  alias, 1 drivers
v0x561b8f1cb560_0 .net "s", 0 0, L_0x561b8f1eafd0;  alias, 1 drivers
v0x561b8f1cb630_0 .var "y", 31 0;
E_0x561b8f1cb300 .event edge, v0x561b8f1cb560_0, v0x561b8f1cb380_0, v0x561b8f1cb480_0;
S_0x561b8f1cb7c0 .scope module, "first_mux" "mux2x1" 7 37, 7 19 0, S_0x561b8f1caec0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 32 "y"
v0x561b8f1cba20_0 .net "a", 31 0, L_0x561b8f1eac20;  alias, 1 drivers
v0x561b8f1cbb00_0 .net "b", 31 0, L_0x561b8f1d9020;  1 drivers
v0x561b8f1cbbe0_0 .net "s", 0 0, L_0x561b8f1eafd0;  alias, 1 drivers
v0x561b8f1cbce0_0 .net "y", 31 0, L_0x561b8f1eadd0;  alias, 1 drivers
L_0x561b8f1eadd0 .functor MUXZ 32, L_0x561b8f1eac20, L_0x561b8f1d9020, L_0x561b8f1eafd0, C4<>;
S_0x561b8f1cc330 .scope module, "first_stl" "stl" 7 72, 7 42 0, S_0x561b8f1caca0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /OUTPUT 32 "y"
v0x561b8f1ccc60_0 .net "a", 31 0, v0x561b8f1cb630_0;  alias, 1 drivers
v0x561b8f1ccd40_0 .var "extend", 31 0;
v0x561b8f1cce00_0 .net "s", 0 0, L_0x561b8f1eb270;  1 drivers
v0x561b8f1ccf00_0 .net "y", 31 0, L_0x561b8f1eb180;  alias, 1 drivers
E_0x561b8f1cc570 .event edge, v0x561b8f1cb630_0;
S_0x561b8f1cc5f0 .scope module, "first_mux" "mux2x1" 7 56, 7 19 0, S_0x561b8f1cc330;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 32 "y"
v0x561b8f1cc850_0 .net "a", 31 0, v0x561b8f1cb630_0;  alias, 1 drivers
v0x561b8f1cc980_0 .net "b", 31 0, v0x561b8f1ccd40_0;  1 drivers
v0x561b8f1cca60_0 .net "s", 0 0, L_0x561b8f1eb270;  alias, 1 drivers
v0x561b8f1ccb00_0 .net "y", 31 0, L_0x561b8f1eb180;  alias, 1 drivers
L_0x561b8f1eb180 .functor MUXZ 32, v0x561b8f1cb630_0, v0x561b8f1ccd40_0, L_0x561b8f1eb270, C4<>;
S_0x561b8f1cd5e0 .scope module, "answer" "mux2x1" 7 129, 7 19 0, S_0x561b8f1caaa0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 32 "y"
v0x561b8f1cd840_0 .net "a", 31 0, v0x561b8f1ce010_0;  alias, 1 drivers
v0x561b8f1cd920_0 .net "b", 31 0, L_0x561b8f1eb180;  alias, 1 drivers
v0x561b8f1cd9e0_0 .net "s", 0 0, L_0x561b8f1eb3b0;  1 drivers
v0x561b8f1cda80_0 .net "y", 31 0, L_0x561b8f1eb310;  alias, 1 drivers
L_0x561b8f1eb310 .functor MUXZ 32, v0x561b8f1ce010_0, L_0x561b8f1eb180, L_0x561b8f1eb3b0, C4<>;
S_0x561b8f1cdba0 .scope module, "l_block" "l_part" 7 127, 7 75 0, S_0x561b8f1caaa0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 3 "op"
    .port_info 3 /OUTPUT 32 "logicout"
v0x561b8f1cde70_0 .net "a", 31 0, L_0x561b8f1e9cf0;  alias, 1 drivers
v0x561b8f1cdf50_0 .net "b", 31 0, L_0x561b8f1eac20;  alias, 1 drivers
v0x561b8f1ce010_0 .var "logicout", 31 0;
v0x561b8f1ce110_0 .net "op", 2 0, v0x561b8f1c8950_0;  alias, 1 drivers
E_0x561b8f1cde10 .event edge, v0x561b8f1c8950_0, v0x561b8f1cb380_0, v0x561b8f1cba20_0;
S_0x561b8f1ce260 .scope module, "z_block" "cero" 7 130, 7 95 0, S_0x561b8f1caaa0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /OUTPUT 1 "y"
v0x561b8f1ce510_0 .net "a", 31 0, L_0x561b8f1eb310;  alias, 1 drivers
v0x561b8f1ce640_0 .var "y", 0 0;
E_0x561b8f1ce490 .event edge, v0x561b8f1c7540_0;
S_0x561b8f1cef00 .scope module, "immsh" "sl2" 6 115, 2 30 0, S_0x561b8f1ca8b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /OUTPUT 32 "y"
v0x561b8f1cf0e0_0 .net *"_s1", 29 0, L_0x561b8f1e9130;  1 drivers
L_0x7f9989182060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x561b8f1cf1e0_0 .net/2u *"_s2", 1 0, L_0x7f9989182060;  1 drivers
v0x561b8f1cf2c0_0 .net "a", 31 0, v0x561b8f1d3af0_0;  alias, 1 drivers
v0x561b8f1cf380_0 .net "y", 31 0, L_0x561b8f1e9260;  alias, 1 drivers
L_0x561b8f1e9130 .part v0x561b8f1d3af0_0, 0, 30;
L_0x561b8f1e9260 .concat [ 2 30 0 0], L_0x7f9989182060, L_0x561b8f1e9130;
S_0x561b8f1cf4c0 .scope module, "pcadd1" "adder" 6 114, 2 24 0, S_0x561b8f1ca8b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /OUTPUT 32 "y"
v0x561b8f1cf6e0_0 .net "a", 31 0, v0x561b8f1d13b0_0;  alias, 1 drivers
L_0x7f9989182018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x561b8f1cf7c0_0 .net "b", 31 0, L_0x7f9989182018;  1 drivers
v0x561b8f1cf8a0_0 .net "y", 31 0, L_0x561b8f1d8f80;  alias, 1 drivers
L_0x561b8f1d8f80 .arith/sum 32, v0x561b8f1d13b0_0, L_0x7f9989182018;
S_0x561b8f1cf9e0 .scope module, "pcadd2" "adder" 6 116, 2 24 0, S_0x561b8f1ca8b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /OUTPUT 32 "y"
v0x561b8f1cfc00_0 .net "a", 31 0, L_0x561b8f1d8f80;  alias, 1 drivers
v0x561b8f1cfd10_0 .net "b", 31 0, L_0x561b8f1e9260;  alias, 1 drivers
v0x561b8f1cfde0_0 .net "y", 31 0, L_0x561b8f1e9300;  alias, 1 drivers
L_0x561b8f1e9300 .arith/sum 32, L_0x561b8f1d8f80, L_0x561b8f1e9260;
S_0x561b8f1cff30 .scope module, "pcbrmux" "mux2" 6 117, 2 74 0, S_0x561b8f1ca8b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0"
    .port_info 1 /INPUT 32 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 32 "y"
P_0x561b8f1d0150 .param/l "WIDTH" 0 2 74, +C4<00000000000000000000000000100000>;
v0x561b8f1d0320_0 .net "d0", 31 0, L_0x561b8f1d8f80;  alias, 1 drivers
v0x561b8f1d0430_0 .net "d1", 31 0, L_0x561b8f1e9300;  alias, 1 drivers
v0x561b8f1d04f0_0 .net "s", 0 0, L_0x561b8f1d8cb0;  alias, 1 drivers
v0x561b8f1d05f0_0 .net "y", 31 0, L_0x561b8f1e9430;  alias, 1 drivers
L_0x561b8f1e9430 .functor MUXZ 32, L_0x561b8f1d8f80, L_0x561b8f1e9300, L_0x561b8f1d8cb0, C4<>;
S_0x561b8f1d0720 .scope module, "pcmux" "mux2" 6 119, 2 74 0, S_0x561b8f1ca8b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0"
    .port_info 1 /INPUT 32 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 32 "y"
P_0x561b8f1d08f0 .param/l "WIDTH" 0 2 74, +C4<00000000000000000000000000100000>;
v0x561b8f1d0a30_0 .net "d0", 31 0, L_0x561b8f1e9430;  alias, 1 drivers
v0x561b8f1d0b40_0 .net "d1", 31 0, L_0x561b8f1e9810;  1 drivers
v0x561b8f1d0c00_0 .net "s", 0 0, L_0x561b8f1d87c0;  alias, 1 drivers
v0x561b8f1d0d20_0 .net "y", 31 0, L_0x561b8f1e9560;  alias, 1 drivers
L_0x561b8f1e9560 .functor MUXZ 32, L_0x561b8f1e9430, L_0x561b8f1e9810, L_0x561b8f1d87c0, C4<>;
S_0x561b8f1d0e60 .scope module, "pcreg" "flopr" 6 112, 2 49 0, S_0x561b8f1ca8b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 32 "d"
    .port_info 3 /OUTPUT 32 "q"
P_0x561b8f1d1030 .param/l "WIDTH" 0 2 49, +C4<00000000000000000000000000100000>;
v0x561b8f1d11f0_0 .net "clk", 0 0, v0x561b8f1d7ec0_0;  alias, 1 drivers
v0x561b8f1d12e0_0 .net "d", 31 0, L_0x561b8f1e9560;  alias, 1 drivers
v0x561b8f1d13b0_0 .var "q", 31 0;
v0x561b8f1d14b0_0 .net "reset", 0 0, v0x561b8f1d81f0_0;  alias, 1 drivers
E_0x561b8f1d1170 .event posedge, v0x561b8f1d14b0_0, v0x561b8f1c7620_0;
S_0x561b8f1d15e0 .scope module, "resmux" "mux2" 6 129, 2 74 0, S_0x561b8f1ca8b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0"
    .port_info 1 /INPUT 32 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 32 "y"
P_0x561b8f1d17b0 .param/l "WIDTH" 0 2 74, +C4<00000000000000000000000000100000>;
v0x561b8f1d18f0_0 .net "d0", 31 0, L_0x561b8f1eb310;  alias, 1 drivers
v0x561b8f1d19d0_0 .net "d1", 31 0, L_0x561b8f1eb9c0;  alias, 1 drivers
v0x561b8f1d1ac0_0 .net "s", 0 0, L_0x561b8f1d86e0;  alias, 1 drivers
v0x561b8f1d1b90_0 .net "y", 31 0, L_0x561b8f1eaa90;  alias, 1 drivers
L_0x561b8f1eaa90 .functor MUXZ 32, L_0x561b8f1eb310, L_0x561b8f1eb9c0, L_0x561b8f1d86e0, C4<>;
S_0x561b8f1d1cb0 .scope module, "rf" "regfile" 6 124, 2 4 0, S_0x561b8f1ca8b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we3"
    .port_info 2 /INPUT 5 "ra1"
    .port_info 3 /INPUT 5 "ra2"
    .port_info 4 /INPUT 5 "wa3"
    .port_info 5 /INPUT 32 "wd3"
    .port_info 6 /OUTPUT 32 "rd1"
    .port_info 7 /OUTPUT 32 "rd2"
v0x561b8f1d1fe0_0 .net *"_s0", 31 0, L_0x561b8f1e98b0;  1 drivers
v0x561b8f1d20e0_0 .net *"_s10", 6 0, L_0x561b8f1e9b30;  1 drivers
L_0x7f9989182180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x561b8f1d21c0_0 .net *"_s13", 1 0, L_0x7f9989182180;  1 drivers
L_0x7f99891821c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561b8f1d2280_0 .net/2u *"_s14", 31 0, L_0x7f99891821c8;  1 drivers
v0x561b8f1d2360_0 .net *"_s18", 31 0, L_0x561b8f1e9e80;  1 drivers
L_0x7f9989182210 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561b8f1d2490_0 .net *"_s21", 26 0, L_0x7f9989182210;  1 drivers
L_0x7f9989182258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561b8f1d2570_0 .net/2u *"_s22", 31 0, L_0x7f9989182258;  1 drivers
v0x561b8f1d2650_0 .net *"_s24", 0 0, L_0x561b8f1ea040;  1 drivers
v0x561b8f1d2710_0 .net *"_s26", 31 0, L_0x561b8f1ea130;  1 drivers
v0x561b8f1d2880_0 .net *"_s28", 6 0, L_0x561b8f1ea220;  1 drivers
L_0x7f99891820f0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561b8f1d2960_0 .net *"_s3", 26 0, L_0x7f99891820f0;  1 drivers
L_0x7f99891822a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x561b8f1d2a40_0 .net *"_s31", 1 0, L_0x7f99891822a0;  1 drivers
L_0x7f99891822e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561b8f1d2b20_0 .net/2u *"_s32", 31 0, L_0x7f99891822e8;  1 drivers
L_0x7f9989182138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561b8f1d2c00_0 .net/2u *"_s4", 31 0, L_0x7f9989182138;  1 drivers
v0x561b8f1d2ce0_0 .net *"_s6", 0 0, L_0x561b8f1e9950;  1 drivers
v0x561b8f1d2da0_0 .net *"_s8", 31 0, L_0x561b8f1e9a90;  1 drivers
v0x561b8f1d2e80_0 .net "clk", 0 0, v0x561b8f1d7ec0_0;  alias, 1 drivers
v0x561b8f1d2f20_0 .net "ra1", 4 0, L_0x561b8f1ea550;  1 drivers
v0x561b8f1d3000_0 .net "ra2", 4 0, L_0x561b8f1ea620;  1 drivers
v0x561b8f1d30e0_0 .net "rd1", 31 0, L_0x561b8f1e9cf0;  alias, 1 drivers
v0x561b8f1d31a0_0 .net "rd2", 31 0, L_0x561b8f1ea3b0;  alias, 1 drivers
v0x561b8f1d3260 .array "rf", 0 31, 31 0;
v0x561b8f1d3300_0 .net "wa3", 4 0, L_0x561b8f1ea7d0;  alias, 1 drivers
v0x561b8f1d33e0_0 .net "wd3", 31 0, L_0x561b8f1eaa90;  alias, 1 drivers
v0x561b8f1d34a0_0 .net "we3", 0 0, L_0x561b8f1d8330;  alias, 1 drivers
L_0x561b8f1e98b0 .concat [ 5 27 0 0], L_0x561b8f1ea550, L_0x7f99891820f0;
L_0x561b8f1e9950 .cmp/ne 32, L_0x561b8f1e98b0, L_0x7f9989182138;
L_0x561b8f1e9a90 .array/port v0x561b8f1d3260, L_0x561b8f1e9b30;
L_0x561b8f1e9b30 .concat [ 5 2 0 0], L_0x561b8f1ea550, L_0x7f9989182180;
L_0x561b8f1e9cf0 .functor MUXZ 32, L_0x7f99891821c8, L_0x561b8f1e9a90, L_0x561b8f1e9950, C4<>;
L_0x561b8f1e9e80 .concat [ 5 27 0 0], L_0x561b8f1ea620, L_0x7f9989182210;
L_0x561b8f1ea040 .cmp/ne 32, L_0x561b8f1e9e80, L_0x7f9989182258;
L_0x561b8f1ea130 .array/port v0x561b8f1d3260, L_0x561b8f1ea220;
L_0x561b8f1ea220 .concat [ 5 2 0 0], L_0x561b8f1ea620, L_0x7f99891822a0;
L_0x561b8f1ea3b0 .functor MUXZ 32, L_0x7f99891822e8, L_0x561b8f1ea130, L_0x561b8f1ea040, C4<>;
S_0x561b8f1d36c0 .scope module, "se" "signext" 6 132, 2 37 0, S_0x561b8f1ca8b0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 3 "alucontrol"
    .port_info 2 /OUTPUT 32 "y"
v0x561b8f1d3930_0 .net "a", 15 0, L_0x561b8f1eab30;  1 drivers
v0x561b8f1d3a30_0 .net "alucontrol", 2 0, v0x561b8f1c8950_0;  alias, 1 drivers
v0x561b8f1d3af0_0 .var "y", 31 0;
E_0x561b8f1d38b0 .event edge, v0x561b8f1c8950_0, v0x561b8f1d3930_0;
S_0x561b8f1d3c20 .scope module, "srcbmux" "mux2" 6 135, 2 74 0, S_0x561b8f1ca8b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0"
    .port_info 1 /INPUT 32 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 32 "y"
P_0x561b8f1d3df0 .param/l "WIDTH" 0 2 74, +C4<00000000000000000000000000100000>;
v0x561b8f1d3f60_0 .net "d0", 31 0, L_0x561b8f1ea3b0;  alias, 1 drivers
v0x561b8f1d4070_0 .net "d1", 31 0, v0x561b8f1d3af0_0;  alias, 1 drivers
v0x561b8f1d4180_0 .net "s", 0 0, L_0x561b8f1d8470;  alias, 1 drivers
v0x561b8f1d4270_0 .net "y", 31 0, L_0x561b8f1eac20;  alias, 1 drivers
L_0x561b8f1eac20 .functor MUXZ 32, L_0x561b8f1ea3b0, v0x561b8f1d3af0_0, L_0x561b8f1d8470, C4<>;
S_0x561b8f1d4390 .scope module, "wrmux" "mux2" 6 127, 2 74 0, S_0x561b8f1ca8b0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "d0"
    .port_info 1 /INPUT 5 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 5 "y"
P_0x561b8f1d4560 .param/l "WIDTH" 0 2 74, +C4<00000000000000000000000000000101>;
v0x561b8f1d4670_0 .net "d0", 4 0, L_0x561b8f1ea870;  1 drivers
v0x561b8f1d4770_0 .net "d1", 4 0, L_0x561b8f1ea9a0;  1 drivers
v0x561b8f1d4850_0 .net "s", 0 0, L_0x561b8f1d83d0;  alias, 1 drivers
v0x561b8f1d4970_0 .net "y", 4 0, L_0x561b8f1ea7d0;  alias, 1 drivers
L_0x561b8f1ea7d0 .functor MUXZ 5, L_0x561b8f1ea870, L_0x561b8f1ea9a0, L_0x561b8f1d83d0, C4<>;
    .scope S_0x561b8f1a2b00;
T_0 ;
    %wait E_0x561b8f171090;
    %load/vec4 v0x561b8f1c6d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x561b8f1c6c70_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x561b8f1c6bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x561b8f1c6af0_0;
    %assign/vec4 v0x561b8f1c6c70_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x561b8f1c8ca0;
T_1 ;
    %wait E_0x561b8f1af8a0;
    %load/vec4 v0x561b8f1c9700_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %pushi/vec4 1023, 1023, 10;
    %assign/vec4 v0x561b8f1c9400_0, 0;
    %jmp T_1.9;
T_1.0 ;
    %pushi/vec4 772, 0, 10;
    %assign/vec4 v0x561b8f1c9400_0, 0;
    %jmp T_1.9;
T_1.1 ;
    %pushi/vec4 656, 0, 10;
    %assign/vec4 v0x561b8f1c9400_0, 0;
    %jmp T_1.9;
T_1.2 ;
    %pushi/vec4 160, 0, 10;
    %assign/vec4 v0x561b8f1c9400_0, 0;
    %jmp T_1.9;
T_1.3 ;
    %pushi/vec4 66, 0, 10;
    %assign/vec4 v0x561b8f1c9400_0, 0;
    %jmp T_1.9;
T_1.4 ;
    %pushi/vec4 640, 0, 10;
    %assign/vec4 v0x561b8f1c9400_0, 0;
    %jmp T_1.9;
T_1.5 ;
    %pushi/vec4 8, 0, 10;
    %assign/vec4 v0x561b8f1c9400_0, 0;
    %jmp T_1.9;
T_1.6 ;
    %pushi/vec4 646, 0, 10;
    %assign/vec4 v0x561b8f1c9400_0, 0;
    %jmp T_1.9;
T_1.7 ;
    %pushi/vec4 3, 0, 10;
    %assign/vec4 v0x561b8f1c9400_0, 0;
    %jmp T_1.9;
T_1.9 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x561b8f1c86d0;
T_2 ;
    %wait E_0x561b8f16acc0;
    %load/vec4 v0x561b8f1c8a50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %load/vec4 v0x561b8f1c8b30_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %pushi/vec4 7, 7, 3;
    %assign/vec4 v0x561b8f1c8950_0, 0;
    %jmp T_2.11;
T_2.5 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x561b8f1c8950_0, 0;
    %jmp T_2.11;
T_2.6 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x561b8f1c8950_0, 0;
    %jmp T_2.11;
T_2.7 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x561b8f1c8950_0, 0;
    %jmp T_2.11;
T_2.8 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x561b8f1c8950_0, 0;
    %jmp T_2.11;
T_2.9 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x561b8f1c8950_0, 0;
    %jmp T_2.11;
T_2.11 ;
    %pop/vec4 1;
    %jmp T_2.4;
T_2.0 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x561b8f1c8950_0, 0;
    %jmp T_2.4;
T_2.1 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x561b8f1c8950_0, 0;
    %jmp T_2.4;
T_2.2 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x561b8f1c8950_0, 0;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x561b8f1d0e60;
T_3 ;
    %wait E_0x561b8f1d1170;
    %load/vec4 v0x561b8f1d14b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561b8f1d13b0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x561b8f1d12e0_0;
    %assign/vec4 v0x561b8f1d13b0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x561b8f1d1cb0;
T_4 ;
    %wait E_0x561b8f16a960;
    %load/vec4 v0x561b8f1d34a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x561b8f1d33e0_0;
    %load/vec4 v0x561b8f1d3300_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561b8f1d3260, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x561b8f1d36c0;
T_5 ;
    %wait E_0x561b8f1d38b0;
    %load/vec4 v0x561b8f1d3a30_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %load/vec4 v0x561b8f1d3930_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x561b8f1d3930_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x561b8f1d3af0_0, 0, 32;
    %jmp T_5.2;
T_5.0 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x561b8f1d3930_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x561b8f1d3af0_0, 0, 32;
    %jmp T_5.2;
T_5.2 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x561b8f1cb0e0;
T_6 ;
    %wait E_0x561b8f1cb300;
    %load/vec4 v0x561b8f1cb560_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %load/vec4 v0x561b8f1cb380_0;
    %load/vec4 v0x561b8f1cb480_0;
    %add;
    %assign/vec4 v0x561b8f1cb630_0, 0;
    %jmp T_6.3;
T_6.0 ;
    %load/vec4 v0x561b8f1cb380_0;
    %load/vec4 v0x561b8f1cb480_0;
    %add;
    %assign/vec4 v0x561b8f1cb630_0, 0;
    %jmp T_6.3;
T_6.1 ;
    %load/vec4 v0x561b8f1cb380_0;
    %load/vec4 v0x561b8f1cb480_0;
    %add;
    %addi 1, 0, 32;
    %assign/vec4 v0x561b8f1cb630_0, 0;
    %jmp T_6.3;
T_6.3 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x561b8f1cc330;
T_7 ;
    %wait E_0x561b8f1cc570;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x561b8f1ccc60_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x561b8f1ccd40_0, 0, 32;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x561b8f1cdba0;
T_8 ;
    %wait E_0x561b8f1cde10;
    %load/vec4 v0x561b8f1ce110_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x561b8f1ce010_0, 0, 32;
    %jmp T_8.3;
T_8.0 ;
    %load/vec4 v0x561b8f1cde70_0;
    %load/vec4 v0x561b8f1cdf50_0;
    %and;
    %store/vec4 v0x561b8f1ce010_0, 0, 32;
    %jmp T_8.3;
T_8.1 ;
    %load/vec4 v0x561b8f1cde70_0;
    %load/vec4 v0x561b8f1cdf50_0;
    %or;
    %store/vec4 v0x561b8f1ce010_0, 0, 32;
    %jmp T_8.3;
T_8.3 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x561b8f1ce260;
T_9 ;
    %wait E_0x561b8f1ce490;
    %load/vec4 v0x561b8f1ce510_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b8f1ce640_0, 0, 1;
    %jmp T_9.1;
T_9.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b8f1ce640_0, 0, 1;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x561b8f1c7a50;
T_10 ;
    %vpi_call 5 23 "$readmemh", "memfile.dat", v0x561b8f1c7c40, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000010001 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x561b8f1c7090;
T_11 ;
    %wait E_0x561b8f16a960;
    %load/vec4 v0x561b8f1c78f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x561b8f1c7810_0;
    %load/vec4 v0x561b8f1c7540_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561b8f1c72c0, 0, 4;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x561b8f1a07c0;
T_12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b8f1d81f0_0, 0;
    %delay 22, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b8f1d81f0_0, 0;
    %end;
    .thread T_12;
    .scope S_0x561b8f1a07c0;
T_13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b8f1d7ec0_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b8f1d7ec0_0, 0;
    %delay 5, 0;
    %jmp T_13;
    .thread T_13;
    .scope S_0x561b8f1a07c0;
T_14 ;
    %wait E_0x561b8f16a820;
    %vpi_call 3 31 "$display", "dataadr ...", v0x561b8f1d7f80_0 {0 0 0};
    %vpi_call 3 32 "$display", "writedata ...", v0x561b8f1d8290_0 {0 0 0};
    %vpi_call 3 33 "$display", "memwrite ...", v0x561b8f1d8150_0 {0 0 0};
    %vpi_call 3 34 "$display", "\012" {0 0 0};
    %load/vec4 v0x561b8f1d8150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x561b8f1d7f80_0;
    %pushi/vec4 84, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x561b8f1d8290_0;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %vpi_call 3 37 "$display", "\012Simulation succeeded" {0 0 0};
    %vpi_call 3 38 "$stop" {0 0 0};
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x561b8f1d7f80_0;
    %cmpi/ne 80, 0, 32;
    %jmp/0xz  T_14.4, 6;
    %vpi_call 3 40 "$display", "\012Simulation failed" {0 0 0};
    %vpi_call 3 41 "$stop" {0 0 0};
T_14.4 ;
T_14.3 ;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x561b8f1a07c0;
T_15 ;
    %vpi_call 3 46 "$dumpfile", "lab07.vcd" {0 0 0};
    %vpi_call 3 47 "$dumpvars" {0 0 0};
    %end;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "mipsparts.v";
    "mipstest.v";
    "mipstop.v";
    "mipsmem.v";
    "mips.v";
    "ALU.v";
