5 9 1 * 0
8 /home/ultrav3/trevorw/covered/diags/verilog -t main -vcd generate9.1.vcd -o generate9.1.cdd -v generate9.1.v
3 0 $root $root NA 0 0
3 0 main main generate9.1.v 1 37
2 1 27 10009 2 3b 2100a 0 0 1 2 1102 foo_task
1 A 0 0 80000 32 1 1 0 0 0 0 0 0 0
4 1 0 0
3 3 main.foo_task main.foo_task generate9.1.v 16 23
2 2 19 c000f 1 0 20008 0 0 1 4 1001
2 3 19 80008 0 1 400 0 0 x
2 4 19 8000f 1 37 1100a 2 3
2 5 20 9000a 1 0 20008 0 0 32 64 a544 f00 f00 f00 f00 f00 f00 f00
2 6 20 9000a 1 0 20008 0 0 32 64 f055 f055 f055 f055 f055 f055 f055 f055
2 7 20 8000a 2 2c 2000a 5 6 32 2 aa aa aa aa aa aa aa aa
2 8 21 c000f 1 0 20004 0 0 1 4 100
2 9 21 80008 0 1 400 0 0 x
2 10 21 8000f 1 37 6 8 9
1 x 0 17 83000a 1 1 1002
4 10 0 0
4 7 10 0
4 4 7 7
