Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Rohit_V/Documents/Codes/VS Code/My Learnings/HDL/Counter/Counter.srcs/sources_1/new/tff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tff
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Rohit_V/Documents/Codes/VS Code/My Learnings/HDL/Counter/Counter.srcs/sources_1/new/Count_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Count_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Rohit_V/Documents/Codes/VS Code/My Learnings/HDL/Counter/Counter.srcs/sim_1/new/tb_Count.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Count_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Rohit_V/Documents/Codes/VS Code/My Learnings/HDL/Counter/Counter.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
