// Seed: 2738330193
module module_0 ();
  logic [-1 'h0 <<  1 : 1] id_1, id_2;
  assign id_1 = id_2;
  assign id_1 = id_1;
  assign id_1[-1] = id_1;
endmodule
module module_1 #(
    parameter id_1 = 32'd98,
    parameter id_4 = 32'd86,
    parameter id_6 = 32'd40
) (
    _id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    _id_6
);
  input wire _id_6;
  input wire id_5;
  inout wire _id_4;
  output logic [7:0] id_3;
  input wire id_2;
  inout wire _id_1;
  assign id_3[id_6<<1] = -1 & id_6;
  tri [id_4 : id_4] id_7 = id_2 == -1;
  supply1 id_8, id_9;
  assign id_9 = -1'd0 >= id_1;
  logic id_10 = id_10 != 1;
  module_0 modCall_1 ();
  wire [id_1 : -1] id_11 = -1 == id_7;
  supply0 id_12 = 1 == -1'b0;
  wire id_13 = id_10;
endmodule
