{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1538959624309 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1538959624312 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 07 20:47:04 2018 " "Processing started: Sun Oct 07 20:47:04 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1538959624312 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538959624312 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FinalProjectAlejandroWill -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off FinalProjectAlejandroWill -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538959624313 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1538959624573 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1538959624573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538959631929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538959631929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgadriver.v 1 1 " "Found 1 design units, including 1 entities, in source file vgadriver.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGADriver " "Found entity 1: VGADriver" {  } { { "VGADriver.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VGADriver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538959631929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538959631929 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1538959631952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGADriver VGADriver:driver " "Elaborating entity \"VGADriver\" for hierarchy \"VGADriver:driver\"" {  } { { "main.v" "driver" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/main.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538959631953 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGADriver.v(51) " "Verilog HDL assignment warning at VGADriver.v(51): truncated value with size 32 to match size of target (11)" {  } { { "VGADriver.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VGADriver.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1538959631954 "|main|VGADriver:driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGADriver.v(55) " "Verilog HDL assignment warning at VGADriver.v(55): truncated value with size 32 to match size of target (11)" {  } { { "VGADriver.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VGADriver.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1538959631954 "|main|VGADriver:driver"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out VGADriver.v(5) " "Output port \"out\" at VGADriver.v(5) has no driver" {  } { { "VGADriver.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VGADriver.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1538959631955 "|main|VGADriver:driver"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "testOut1 GND " "Pin \"testOut1\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/main.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538959632293 "|main|testOut1"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGAr\[0\] GND " "Pin \"VGAr\[0\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/main.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538959632293 "|main|VGAr[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGAr\[1\] GND " "Pin \"VGAr\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/main.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538959632293 "|main|VGAr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGAr\[2\] GND " "Pin \"VGAr\[2\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/main.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538959632293 "|main|VGAr[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGAr\[3\] GND " "Pin \"VGAr\[3\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/main.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538959632293 "|main|VGAr[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGAr\[4\] GND " "Pin \"VGAr\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/main.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538959632293 "|main|VGAr[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGAr\[5\] GND " "Pin \"VGAr\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/main.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538959632293 "|main|VGAr[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGAr\[6\] GND " "Pin \"VGAr\[6\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/main.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538959632293 "|main|VGAr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGAr\[7\] GND " "Pin \"VGAr\[7\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/main.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538959632293 "|main|VGAr[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGAsync GND " "Pin \"VGAsync\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538959632293 "|main|VGAsync"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1538959632293 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1538959632357 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1538959632720 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538959632720 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "t1 " "No output dependent on input pin \"t1\"" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/main.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1538959632758 "|main|t1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "t2 " "No output dependent on input pin \"t2\"" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/main.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1538959632758 "|main|t2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "t3 " "No output dependent on input pin \"t3\"" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/main.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1538959632758 "|main|t3"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1538959632758 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "69 " "Implemented 69 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1538959632758 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1538959632758 ""} { "Info" "ICUT_CUT_TM_LCELLS" "51 " "Implemented 51 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1538959632758 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1538959632758 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4786 " "Peak virtual memory: 4786 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1538959632783 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 07 20:47:12 2018 " "Processing ended: Sun Oct 07 20:47:12 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1538959632783 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1538959632783 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1538959632783 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1538959632783 ""}
