$date
	Mon Feb 16 15:18:25 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_sync_pipo $end
$var wire 4 ! out [3:0] $end
$var reg 1 " clk $end
$var reg 4 # in [3:0] $end
$var reg 1 $ rst $end
$scope module uut $end
$var wire 4 % a [3:0] $end
$var wire 1 " clk $end
$var wire 4 & in [3:0] $end
$var wire 4 ' out [3:0] $end
$var wire 1 $ rst $end
$var wire 4 ( q [3:0] $end
$scope module jk1 $end
$var wire 1 " clk $end
$var wire 1 ) j $end
$var wire 1 * k $end
$var wire 1 $ rst $end
$var reg 1 + q $end
$upscope $end
$scope module jk2 $end
$var wire 1 " clk $end
$var wire 1 , j $end
$var wire 1 - k $end
$var wire 1 $ rst $end
$var reg 1 . q $end
$upscope $end
$scope module jk3 $end
$var wire 1 " clk $end
$var wire 1 / j $end
$var wire 1 0 k $end
$var wire 1 $ rst $end
$var reg 1 1 q $end
$upscope $end
$scope module jk4 $end
$var wire 1 " clk $end
$var wire 1 2 j $end
$var wire 1 3 k $end
$var wire 1 $ rst $end
$var reg 1 4 q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
04
13
02
01
10
0/
0.
0-
1,
0+
1*
0)
b0 (
b0 '
b10 &
b1101 %
1$
b10 #
0"
b0 !
$end
#5
1"
#10
0"
#15
1.
b1010 !
b1010 '
b1010 (
14
03
b101 %
12
1"
b1010 #
b1010 &
0$
#20
0*
1-
b110 %
1)
0,
0"
b1001 #
b1001 &
#25
11
b1100 !
b1100 '
b1100 (
0.
1*
0-
00
b1 %
0)
1,
1/
1"
b1110 #
b1110 &
#30
10
13
b1101 %
0/
02
0"
b10 #
b10 &
#35
1.
01
b10 !
b10 '
b10 (
04
1"
#40
b0 !
b0 '
b0 (
0.
0"
1$
#45
b10 !
b10 '
b10 (
1.
1"
0$
#50
1-
03
b111 %
0,
12
0"
b1000 #
b1000 &
#55
14
b1000 !
b1000 '
b1000 (
0.
1"
#60
0"
