
*** Running xst
    with args -ifn "mojo_top_0.xst" -ofn "mojo_top_0.srp" -intstyle ise

Reading design: mojo_top_0.prj

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:/Users/x-cla/Documents/mojo/ALUchecked/work/planAhead/ALUchecked/ALUchecked.srcs/sources_1/imports/verilog/seven_seg_16.v" into library work
Parsing module <seven_seg_16>.
Analyzing Verilog file "C:/Users/x-cla/Documents/mojo/ALUchecked/work/planAhead/ALUchecked/ALUchecked.srcs/sources_1/imports/verilog/decoder_17.v" into library work
Parsing module <decoder_17>.
Analyzing Verilog file "C:/Users/x-cla/Documents/mojo/ALUchecked/work/planAhead/ALUchecked/ALUchecked.srcs/sources_1/imports/verilog/counter_15.v" into library work
Parsing module <counter_15>.
Analyzing Verilog file "C:/Users/x-cla/Documents/mojo/ALUchecked/work/planAhead/ALUchecked/ALUchecked.srcs/sources_1/imports/verilog/stateCounter_18.v" into library work
Parsing module <stateCounter_18>.
Analyzing Verilog file "C:/Users/x-cla/Documents/mojo/ALUchecked/work/planAhead/ALUchecked/ALUchecked.srcs/sources_1/imports/verilog/shifter_13.v" into library work
Parsing module <shifter_13>.
Analyzing Verilog file "C:/Users/x-cla/Documents/mojo/ALUchecked/work/planAhead/ALUchecked/ALUchecked.srcs/sources_1/imports/verilog/multi_seven_seg_4.v" into library work
Parsing module <multi_seven_seg_4>.
Analyzing Verilog file "C:/Users/x-cla/Documents/mojo/ALUchecked/work/planAhead/ALUchecked/ALUchecked.srcs/sources_1/imports/verilog/multiplier_14.v" into library work
Parsing module <multiplier_14>.
Analyzing Verilog file "C:/Users/x-cla/Documents/mojo/ALUchecked/work/planAhead/ALUchecked/ALUchecked.srcs/sources_1/imports/verilog/compare_12.v" into library work
Parsing module <compare_12>.
Analyzing Verilog file "C:/Users/x-cla/Documents/mojo/ALUchecked/work/planAhead/ALUchecked/ALUchecked.srcs/sources_1/imports/verilog/boolean_11.v" into library work
Parsing module <boolean_11>.
Analyzing Verilog file "C:/Users/x-cla/Documents/mojo/ALUchecked/work/planAhead/ALUchecked/ALUchecked.srcs/sources_1/imports/verilog/adder_10.v" into library work
Parsing module <adder_10>.
Analyzing Verilog file "C:/Users/x-cla/Documents/mojo/ALUchecked/work/planAhead/ALUchecked/ALUchecked.srcs/sources_1/imports/verilog/shifter_auto_7.v" into library work
Parsing module <shifter_auto_7>.
Analyzing Verilog file "C:/Users/x-cla/Documents/mojo/ALUchecked/work/planAhead/ALUchecked/ALUchecked.srcs/sources_1/imports/verilog/reset_conditioner_3.v" into library work
Parsing module <reset_conditioner_3>.
Analyzing Verilog file "C:/Users/x-cla/Documents/mojo/ALUchecked/work/planAhead/ALUchecked/ALUchecked.srcs/sources_1/imports/verilog/multiplier_auto_8.v" into library work
Parsing module <multiplier_auto_8>.
Analyzing Verilog file "C:/Users/x-cla/Documents/mojo/ALUchecked/work/planAhead/ALUchecked/ALUchecked.srcs/sources_1/imports/verilog/compare_auto_9.v" into library work
Parsing module <compare_auto_9>.
Analyzing Verilog file "C:/Users/x-cla/Documents/mojo/ALUchecked/work/planAhead/ALUchecked/ALUchecked.srcs/sources_1/imports/verilog/boolean_auto_6.v" into library work
Parsing module <boolean_auto_6>.
Analyzing Verilog file "C:/Users/x-cla/Documents/mojo/ALUchecked/work/planAhead/ALUchecked/ALUchecked.srcs/sources_1/imports/verilog/alu_error_2.v" into library work
Parsing module <alu_error_2>.
Analyzing Verilog file "C:/Users/x-cla/Documents/mojo/ALUchecked/work/planAhead/ALUchecked/ALUchecked.srcs/sources_1/imports/verilog/alu_1.v" into library work
Parsing module <alu_1>.
Analyzing Verilog file "C:/Users/x-cla/Documents/mojo/ALUchecked/work/planAhead/ALUchecked/ALUchecked.srcs/sources_1/imports/verilog/adder_auto_5.v" into library work
Parsing module <adder_auto_5>.
Analyzing Verilog file "C:/Users/x-cla/Documents/mojo/ALUchecked/work/planAhead/ALUchecked/ALUchecked.srcs/sources_1/imports/verilog/mojo_top_0.v" into library work
Parsing module <mojo_top_0>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mojo_top_0>.

Elaborating module <alu_1>.

Elaborating module <adder_10>.

Elaborating module <boolean_11>.

Elaborating module <compare_12>.

Elaborating module <shifter_13>.

Elaborating module <multiplier_14>.

Elaborating module <alu_error_2>.

Elaborating module <reset_conditioner_3>.

Elaborating module <multi_seven_seg_4>.

Elaborating module <counter_15>.

Elaborating module <seven_seg_16>.

Elaborating module <decoder_17>.

Elaborating module <adder_auto_5>.

Elaborating module <stateCounter_18>.

Elaborating module <boolean_auto_6>.

Elaborating module <shifter_auto_7>.

Elaborating module <multiplier_auto_8>.

Elaborating module <compare_auto_9>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mojo_top_0>.
    Related source file is "C:/Users/x-cla/Documents/mojo/ALUchecked/work/planAhead/ALUchecked/ALUchecked.srcs/sources_1/imports/verilog/mojo_top_0.v".
WARNING:Xst:647 - Input <cclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_ss> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_mosi> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_sck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_tx> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_rx_busy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <M_inputa_q>.
    Found 16-bit register for signal <M_inputb_q>.
    Found 4-bit register for signal <M_state_q>.
    Found finite state machine <FSM_0> for signal <M_state_q>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 25                                             |
    | Inputs             | 7                                              |
    | Outputs            | 20                                             |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit tristate buffer for signal <spi_miso> created at line 172
    Found 1-bit tristate buffer for signal <spi_channel<3>> created at line 172
    Found 1-bit tristate buffer for signal <spi_channel<2>> created at line 172
    Found 1-bit tristate buffer for signal <spi_channel<1>> created at line 172
    Found 1-bit tristate buffer for signal <spi_channel<0>> created at line 172
    Found 1-bit tristate buffer for signal <avr_rx> created at line 172
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred  56 Multiplexer(s).
	inferred   6 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <mojo_top_0> synthesized.

Synthesizing Unit <alu_1>.
    Related source file is "C:/Users/x-cla/Documents/mojo/ALUchecked/work/planAhead/ALUchecked/ALUchecked.srcs/sources_1/imports/verilog/alu_1.v".
    Summary:
	inferred   5 Multiplexer(s).
Unit <alu_1> synthesized.

Synthesizing Unit <adder_10>.
    Related source file is "C:/Users/x-cla/Documents/mojo/ALUchecked/work/planAhead/ALUchecked/ALUchecked.srcs/sources_1/imports/verilog/adder_10.v".
    Found 16-bit subtractor for signal <a[15]_b[15]_sub_2_OUT> created at line 24.
    Found 16-bit adder for signal <a[15]_b[15]_add_0_OUT> created at line 21.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <adder_10> synthesized.

Synthesizing Unit <boolean_11>.
    Related source file is "C:/Users/x-cla/Documents/mojo/ALUchecked/work/planAhead/ALUchecked/ALUchecked.srcs/sources_1/imports/verilog/boolean_11.v".
    Summary:
Unit <boolean_11> synthesized.

Synthesizing Unit <compare_12>.
    Related source file is "C:/Users/x-cla/Documents/mojo/ALUchecked/work/planAhead/ALUchecked/ALUchecked.srcs/sources_1/imports/verilog/compare_12.v".
    Found 16-bit 4-to-1 multiplexer for signal <_n0039> created at line 11.
    Found 16-bit comparator equal for signal <a[15]_b[15]_equal_1_o> created at line 21
    Found 16-bit comparator greater for signal <b[15]_a[15]_LessThan_3_o> created at line 26
    Found 16-bit comparator lessequal for signal <n0004> created at line 31
    Summary:
	inferred   3 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <compare_12> synthesized.

Synthesizing Unit <shifter_13>.
    Related source file is "C:/Users/x-cla/Documents/mojo/ALUchecked/work/planAhead/ALUchecked/ALUchecked.srcs/sources_1/imports/verilog/shifter_13.v".
WARNING:Xst:647 - Input <b<15:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit shifter logical left for signal <a[15]_b[3]_shift_left_0_OUT> created at line 24
    Found 16-bit shifter logical right for signal <a[15]_b[3]_shift_right_1_OUT> created at line 27
    Found 16-bit shifter arithmetic right for signal <a[15]_b[3]_shift_right_2_OUT> created at line 30
    Found 16-bit 4-to-1 multiplexer for signal <_n0029> created at line 11.
    Summary:
	inferred   2 Multiplexer(s).
	inferred   3 Combinational logic shifter(s).
Unit <shifter_13> synthesized.

Synthesizing Unit <multiplier_14>.
    Related source file is "C:/Users/x-cla/Documents/mojo/ALUchecked/work/planAhead/ALUchecked/ALUchecked.srcs/sources_1/imports/verilog/multiplier_14.v".
    Found 16x16-bit multiplier for signal <n0010> created at line 21.
    Summary:
	inferred   1 Multiplier(s).
Unit <multiplier_14> synthesized.

Synthesizing Unit <div_16s_16s>.
    Related source file is "".
    Found 16-bit subtractor for signal <a[15]_unary_minus_1_OUT> created at line 0.
    Found 16-bit subtractor for signal <b[15]_unary_minus_3_OUT> created at line 0.
    Found 32-bit adder for signal <n1002> created at line 0.
    Found 32-bit adder for signal <GND_9_o_b[15]_add_5_OUT> created at line 0.
    Found 31-bit adder for signal <n1006> created at line 0.
    Found 31-bit adder for signal <GND_9_o_b[15]_add_7_OUT> created at line 0.
    Found 30-bit adder for signal <n1010> created at line 0.
    Found 30-bit adder for signal <GND_9_o_b[15]_add_9_OUT> created at line 0.
    Found 29-bit adder for signal <n1014> created at line 0.
    Found 29-bit adder for signal <GND_9_o_b[15]_add_11_OUT> created at line 0.
    Found 28-bit adder for signal <n1018> created at line 0.
    Found 28-bit adder for signal <GND_9_o_b[15]_add_13_OUT> created at line 0.
    Found 27-bit adder for signal <n1022> created at line 0.
    Found 27-bit adder for signal <GND_9_o_b[15]_add_15_OUT> created at line 0.
    Found 26-bit adder for signal <n1026> created at line 0.
    Found 26-bit adder for signal <GND_9_o_b[15]_add_17_OUT> created at line 0.
    Found 25-bit adder for signal <n1030> created at line 0.
    Found 25-bit adder for signal <GND_9_o_b[15]_add_19_OUT> created at line 0.
    Found 24-bit adder for signal <n1034> created at line 0.
    Found 24-bit adder for signal <GND_9_o_b[15]_add_21_OUT> created at line 0.
    Found 23-bit adder for signal <n1038> created at line 0.
    Found 23-bit adder for signal <GND_9_o_b[15]_add_23_OUT> created at line 0.
    Found 22-bit adder for signal <n1042> created at line 0.
    Found 22-bit adder for signal <GND_9_o_b[15]_add_25_OUT> created at line 0.
    Found 21-bit adder for signal <n1046> created at line 0.
    Found 21-bit adder for signal <GND_9_o_b[15]_add_27_OUT> created at line 0.
    Found 20-bit adder for signal <n1050> created at line 0.
    Found 20-bit adder for signal <GND_9_o_b[15]_add_29_OUT> created at line 0.
    Found 19-bit adder for signal <n1054> created at line 0.
    Found 19-bit adder for signal <GND_9_o_b[15]_add_31_OUT> created at line 0.
    Found 18-bit adder for signal <n1058> created at line 0.
    Found 18-bit adder for signal <GND_9_o_b[15]_add_33_OUT> created at line 0.
    Found 17-bit adder for signal <n1062> created at line 0.
    Found 17-bit adder for signal <GND_9_o_b[15]_add_35_OUT> created at line 0.
    Found 17-bit adder for signal <GND_9_o_BUS_0001_add_38_OUT[16:0]> created at line 0.
    Found 32-bit comparator greater for signal <BUS_0001_INV_494_o> created at line 0
    Found 31-bit comparator greater for signal <BUS_0002_INV_493_o> created at line 0
    Found 30-bit comparator greater for signal <BUS_0003_INV_492_o> created at line 0
    Found 29-bit comparator greater for signal <BUS_0004_INV_491_o> created at line 0
    Found 28-bit comparator greater for signal <BUS_0005_INV_490_o> created at line 0
    Found 27-bit comparator greater for signal <BUS_0006_INV_489_o> created at line 0
    Found 26-bit comparator greater for signal <BUS_0007_INV_488_o> created at line 0
    Found 25-bit comparator greater for signal <BUS_0008_INV_487_o> created at line 0
    Found 24-bit comparator greater for signal <BUS_0009_INV_486_o> created at line 0
    Found 23-bit comparator greater for signal <BUS_0010_INV_485_o> created at line 0
    Found 22-bit comparator greater for signal <BUS_0011_INV_484_o> created at line 0
    Found 21-bit comparator greater for signal <BUS_0012_INV_483_o> created at line 0
    Found 20-bit comparator greater for signal <BUS_0013_INV_482_o> created at line 0
    Found 19-bit comparator greater for signal <BUS_0014_INV_481_o> created at line 0
    Found 18-bit comparator greater for signal <BUS_0015_INV_480_o> created at line 0
    Found 17-bit comparator greater for signal <BUS_0016_INV_479_o> created at line 0
    Found 16-bit comparator greater for signal <BUS_0017_INV_478_o> created at line 0
    Summary:
	inferred  35 Adder/Subtractor(s).
	inferred  17 Comparator(s).
	inferred 244 Multiplexer(s).
Unit <div_16s_16s> synthesized.

Synthesizing Unit <alu_error_2>.
    Related source file is "C:/Users/x-cla/Documents/mojo/ALUchecked/work/planAhead/ALUchecked/ALUchecked.srcs/sources_1/imports/verilog/alu_error_2.v".
    Summary:
	no macro.
Unit <alu_error_2> synthesized.

Synthesizing Unit <reset_conditioner_3>.
    Related source file is "C:/Users/x-cla/Documents/mojo/ALUchecked/work/planAhead/ALUchecked/ALUchecked.srcs/sources_1/imports/verilog/reset_conditioner_3.v".
    Found 4-bit register for signal <M_stage_q>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <reset_conditioner_3> synthesized.

Synthesizing Unit <multi_seven_seg_4>.
    Related source file is "C:/Users/x-cla/Documents/mojo/ALUchecked/work/planAhead/ALUchecked/ALUchecked.srcs/sources_1/imports/verilog/multi_seven_seg_4.v".
    Found 4-bit adder for signal <M_ctr_value[1]_GND_13_o_add_0_OUT> created at line 48.
    Found 31-bit shifter logical right for signal <n0011> created at line 48
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Combinational logic shifter(s).
Unit <multi_seven_seg_4> synthesized.

Synthesizing Unit <counter_15>.
    Related source file is "C:/Users/x-cla/Documents/mojo/ALUchecked/work/planAhead/ALUchecked/ALUchecked.srcs/sources_1/imports/verilog/counter_15.v".
    Found 18-bit register for signal <M_ctr_q>.
    Found 18-bit adder for signal <M_ctr_q[17]_GND_14_o_add_0_OUT> created at line 35.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <counter_15> synthesized.

Synthesizing Unit <seven_seg_16>.
    Related source file is "C:/Users/x-cla/Documents/mojo/ALUchecked/work/planAhead/ALUchecked/ALUchecked.srcs/sources_1/imports/verilog/seven_seg_16.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <seven_seg_16> synthesized.

Synthesizing Unit <decoder_17>.
    Related source file is "C:/Users/x-cla/Documents/mojo/ALUchecked/work/planAhead/ALUchecked/ALUchecked.srcs/sources_1/imports/verilog/decoder_17.v".
    Summary:
	no macro.
Unit <decoder_17> synthesized.

Synthesizing Unit <adder_auto_5>.
    Related source file is "C:/Users/x-cla/Documents/mojo/ALUchecked/work/planAhead/ALUchecked/ALUchecked.srcs/sources_1/imports/verilog/adder_auto_5.v".
    Found 5-bit register for signal <M_state_q>.
    Found finite state machine <FSM_1> for signal <M_state_q>.
    -----------------------------------------------------------------------
    | States             | 19                                             |
    | Transitions        | 70                                             |
    | Inputs             | 15                                             |
    | Outputs            | 49                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000                                          |
    | Power Up State     | 00000                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <adder_auto_5> synthesized.

Synthesizing Unit <stateCounter_18>.
    Related source file is "C:/Users/x-cla/Documents/mojo/ALUchecked/work/planAhead/ALUchecked/ALUchecked.srcs/sources_1/imports/verilog/stateCounter_18.v".
    Found 26-bit register for signal <M_stateCounter_q>.
    Found 26-bit adder for signal <M_stateCounter_d> created at line 21.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <stateCounter_18> synthesized.

Synthesizing Unit <boolean_auto_6>.
    Related source file is "C:/Users/x-cla/Documents/mojo/ALUchecked/work/planAhead/ALUchecked/ALUchecked.srcs/sources_1/imports/verilog/boolean_auto_6.v".
    Found 3-bit register for signal <M_state_q>.
    Found finite state machine <FSM_2> for signal <M_state_q>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 22                                             |
    | Inputs             | 6                                              |
    | Outputs            | 40                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <boolean_auto_6> synthesized.

Synthesizing Unit <shifter_auto_7>.
    Related source file is "C:/Users/x-cla/Documents/mojo/ALUchecked/work/planAhead/ALUchecked/ALUchecked.srcs/sources_1/imports/verilog/shifter_auto_7.v".
    Found 5-bit register for signal <M_state_q>.
    Found finite state machine <FSM_3> for signal <M_state_q>.
    -----------------------------------------------------------------------
    | States             | 27                                             |
    | Transitions        | 102                                            |
    | Inputs             | 9                                              |
    | Outputs            | 45                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000                                          |
    | Power Up State     | 00000                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <shifter_auto_7> synthesized.

Synthesizing Unit <multiplier_auto_8>.
    Related source file is "C:/Users/x-cla/Documents/mojo/ALUchecked/work/planAhead/ALUchecked/ALUchecked.srcs/sources_1/imports/verilog/multiplier_auto_8.v".
    Found 5-bit register for signal <M_state_q>.
    Found finite state machine <FSM_4> for signal <M_state_q>.
    -----------------------------------------------------------------------
    | States             | 23                                             |
    | Transitions        | 86                                             |
    | Inputs             | 12                                             |
    | Outputs            | 50                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000                                          |
    | Power Up State     | 00000                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <multiplier_auto_8> synthesized.

Synthesizing Unit <compare_auto_9>.
    Related source file is "C:/Users/x-cla/Documents/mojo/ALUchecked/work/planAhead/ALUchecked/ALUchecked.srcs/sources_1/imports/verilog/compare_auto_9.v".
    Found 5-bit register for signal <M_state_q>.
    Found finite state machine <FSM_5> for signal <M_state_q>.
    -----------------------------------------------------------------------
    | States             | 30                                             |
    | Transitions        | 114                                            |
    | Inputs             | 4                                              |
    | Outputs            | 47                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000                                          |
    | Power Up State     | 00000                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <compare_auto_9> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 16x16-bit multiplier                                  : 1
# Adders/Subtractors                                   : 54
 16-bit adder                                          : 1
 16-bit subtractor                                     : 3
 17-bit adder                                          : 3
 18-bit adder                                          : 8
 19-bit adder                                          : 2
 20-bit adder                                          : 2
 21-bit adder                                          : 2
 22-bit adder                                          : 2
 23-bit adder                                          : 2
 24-bit adder                                          : 2
 25-bit adder                                          : 2
 26-bit adder                                          : 7
 27-bit adder                                          : 2
 28-bit adder                                          : 2
 29-bit adder                                          : 2
 30-bit adder                                          : 2
 31-bit adder                                          : 2
 32-bit adder                                          : 2
 4-bit adder                                           : 6
# Registers                                            : 14
 16-bit register                                       : 2
 18-bit register                                       : 6
 26-bit register                                       : 5
 4-bit register                                        : 1
# Comparators                                          : 20
 16-bit comparator equal                               : 1
 16-bit comparator greater                             : 2
 16-bit comparator lessequal                           : 1
 17-bit comparator greater                             : 1
 18-bit comparator greater                             : 1
 19-bit comparator greater                             : 1
 20-bit comparator greater                             : 1
 21-bit comparator greater                             : 1
 22-bit comparator greater                             : 1
 23-bit comparator greater                             : 1
 24-bit comparator greater                             : 1
 25-bit comparator greater                             : 1
 26-bit comparator greater                             : 1
 27-bit comparator greater                             : 1
 28-bit comparator greater                             : 1
 29-bit comparator greater                             : 1
 30-bit comparator greater                             : 1
 31-bit comparator greater                             : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 326
 1-bit 2-to-1 multiplexer                              : 249
 16-bit 2-to-1 multiplexer                             : 36
 16-bit 4-to-1 multiplexer                             : 2
 17-bit 2-to-1 multiplexer                             : 1
 18-bit 2-to-1 multiplexer                             : 6
 24-bit 2-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 8
 6-bit 2-to-1 multiplexer                              : 8
 7-bit 2-to-1 multiplexer                              : 6
 8-bit 2-to-1 multiplexer                              : 8
# Logic shifters                                       : 9
 16-bit shifter arithmetic right                       : 1
 16-bit shifter logical left                           : 1
 16-bit shifter logical right                          : 1
 31-bit shifter logical right                          : 6
# Tristates                                            : 6
 1-bit tristate buffer                                 : 6
# FSMs                                                 : 6
# Xors                                                 : 2
 1-bit xor2                                            : 1
 16-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <counter_15>.
The following registers are absorbed into counter <M_ctr_q>: 1 register on signal <M_ctr_q>.
Unit <counter_15> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 16x16-bit multiplier                                  : 1
# Adders/Subtractors                                   : 32
 16-bit adder                                          : 1
 16-bit adder carry in                                 : 16
 16-bit subtractor                                     : 3
 17-bit adder                                          : 1
 26-bit adder                                          : 5
 4-bit adder                                           : 6
# Counters                                             : 6
 18-bit up counter                                     : 6
# Registers                                            : 166
 Flip-Flops                                            : 166
# Comparators                                          : 20
 16-bit comparator equal                               : 1
 16-bit comparator greater                             : 2
 16-bit comparator lessequal                           : 1
 17-bit comparator greater                             : 1
 18-bit comparator greater                             : 1
 19-bit comparator greater                             : 1
 20-bit comparator greater                             : 1
 21-bit comparator greater                             : 1
 22-bit comparator greater                             : 1
 23-bit comparator greater                             : 1
 24-bit comparator greater                             : 1
 25-bit comparator greater                             : 1
 26-bit comparator greater                             : 1
 27-bit comparator greater                             : 1
 28-bit comparator greater                             : 1
 29-bit comparator greater                             : 1
 30-bit comparator greater                             : 1
 31-bit comparator greater                             : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 315
 1-bit 2-to-1 multiplexer                              : 244
 16-bit 2-to-1 multiplexer                             : 36
 16-bit 4-to-1 multiplexer                             : 2
 17-bit 2-to-1 multiplexer                             : 1
 24-bit 2-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 8
 6-bit 2-to-1 multiplexer                              : 8
 7-bit 2-to-1 multiplexer                              : 6
 8-bit 2-to-1 multiplexer                              : 8
# Logic shifters                                       : 9
 16-bit shifter arithmetic right                       : 1
 16-bit shifter logical left                           : 1
 16-bit shifter logical right                          : 1
 31-bit shifter logical right                          : 6
# FSMs                                                 : 6
# Xors                                                 : 2
 1-bit xor2                                            : 1
 16-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <M_state_q[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0100  | 0100
 1000  | 1000
 0101  | 0101
 0110  | 0110
 0111  | 0111
 0010  | 0010
 0011  | 0011
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <adder_auto/FSM_1> on signal <M_state_q[1:19]> with one-hot encoding.
------------------------------
 State | Encoding
------------------------------
 00000 | 0000000000000000001
 00001 | 0000000000000000010
 10001 | 0000000000000000100
 00010 | 0000000000000001000
 00011 | 0000000000000010000
 00100 | 0000000000000100000
 00101 | 0000000000001000000
 00110 | 0000000000010000000
 00111 | 0000000000100000000
 01000 | 0000000001000000000
 01001 | 0000000010000000000
 01010 | 0000000100000000000
 01011 | 0000001000000000000
 01100 | 0000010000000000000
 01101 | 0000100000000000000
 01110 | 0001000000000000000
 01111 | 0010000000000000000
 10000 | 0100000000000000000
 10010 | 1000000000000000000
------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <boolean_auto/FSM_2> on signal <M_state_q[1:3]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 110   | 010
 010   | 011
 011   | 100
 100   | 101
 101   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <shifter_auto/FSM_3> on signal <M_state_q[1:5]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 00000 | 00000
 00001 | 00001
 11010 | 00010
 00010 | 00011
 00011 | 00100
 00100 | 00101
 00101 | 00110
 00110 | 00111
 00111 | 01000
 01000 | 01001
 01001 | 01010
 01010 | 01011
 01011 | 01100
 01100 | 01101
 01101 | 01110
 01110 | 01111
 01111 | 10000
 10000 | 10001
 10001 | 10010
 10010 | 10011
 10011 | 10100
 10100 | 10101
 10101 | 10110
 10110 | 10111
 10111 | 11000
 11000 | 11001
 11001 | 11010
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <multiplier_auto/FSM_4> on signal <M_state_q[1:5]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 00000 | 00000
 00001 | 00001
 10101 | 00010
 00010 | 00011
 00011 | 00100
 00100 | 00101
 00101 | 00110
 00110 | 00111
 00111 | 01000
 01000 | 01001
 01001 | 01010
 01010 | 01011
 01011 | 01100
 01100 | 01101
 01101 | 01110
 01110 | 01111
 01111 | 10000
 10000 | 10001
 10001 | 10010
 10010 | 10011
 10011 | 10100
 10100 | 10101
 10110 | 10110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <compare_auto/FSM_5> on signal <M_state_q[1:5]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 00000 | 00000
 00001 | 00001
 11100 | 00010
 00010 | 00011
 00011 | 00100
 00100 | 00101
 00101 | 00110
 00110 | 00111
 00111 | 01000
 01000 | 01001
 01001 | 01010
 01010 | 01011
 01011 | 01100
 01100 | 01101
 01101 | 01110
 01110 | 01111
 01111 | 10000
 10000 | 10001
 10001 | 10010
 10010 | 10011
 10011 | 10100
 10100 | 10101
 10101 | 10110
 10110 | 10111
 10111 | 11000
 11000 | 11001
 11001 | 11010
 11010 | 11011
 11011 | 11100
 11101 | 11101
-------------------

Optimizing unit <mojo_top_0> ...

Optimizing unit <adder_auto_5> ...

Optimizing unit <boolean_auto_6> ...

Optimizing unit <shifter_auto_7> ...

Optimizing unit <multiplier_auto_8> ...

Optimizing unit <compare_auto_9> ...

Optimizing unit <alu_1> ...

Optimizing unit <div_16s_16s> ...
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_0> in Unit <mojo_top_0> is equivalent to the following 10 FFs/Latches, which will be removed : <adder_auto/seg/ctr/M_ctr_q_0> <adder_auto/sc/M_stateCounter_q_0> <boolean_auto/seg/ctr/M_ctr_q_0> <boolean_auto/sc/M_stateCounter_q_0> <shifter_auto/seg/ctr/M_ctr_q_0> <shifter_auto/sc/M_stateCounter_q_0> <multiplier_auto/seg/ctr/M_ctr_q_0> <multiplier_auto/sc/M_stateCounter_q_0> <compare_auto/seg/ctr/M_ctr_q_0> <compare_auto/sc/M_stateCounter_q_0> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_1> in Unit <mojo_top_0> is equivalent to the following 10 FFs/Latches, which will be removed : <adder_auto/seg/ctr/M_ctr_q_1> <adder_auto/sc/M_stateCounter_q_1> <boolean_auto/seg/ctr/M_ctr_q_1> <boolean_auto/sc/M_stateCounter_q_1> <shifter_auto/seg/ctr/M_ctr_q_1> <shifter_auto/sc/M_stateCounter_q_1> <multiplier_auto/seg/ctr/M_ctr_q_1> <multiplier_auto/sc/M_stateCounter_q_1> <compare_auto/seg/ctr/M_ctr_q_1> <compare_auto/sc/M_stateCounter_q_1> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_2> in Unit <mojo_top_0> is equivalent to the following 10 FFs/Latches, which will be removed : <adder_auto/seg/ctr/M_ctr_q_2> <adder_auto/sc/M_stateCounter_q_2> <boolean_auto/seg/ctr/M_ctr_q_2> <boolean_auto/sc/M_stateCounter_q_2> <shifter_auto/seg/ctr/M_ctr_q_2> <shifter_auto/sc/M_stateCounter_q_2> <multiplier_auto/seg/ctr/M_ctr_q_2> <multiplier_auto/sc/M_stateCounter_q_2> <compare_auto/seg/ctr/M_ctr_q_2> <compare_auto/sc/M_stateCounter_q_2> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_3> in Unit <mojo_top_0> is equivalent to the following 10 FFs/Latches, which will be removed : <adder_auto/seg/ctr/M_ctr_q_3> <adder_auto/sc/M_stateCounter_q_3> <boolean_auto/seg/ctr/M_ctr_q_3> <boolean_auto/sc/M_stateCounter_q_3> <shifter_auto/seg/ctr/M_ctr_q_3> <shifter_auto/sc/M_stateCounter_q_3> <multiplier_auto/seg/ctr/M_ctr_q_3> <multiplier_auto/sc/M_stateCounter_q_3> <compare_auto/seg/ctr/M_ctr_q_3> <compare_auto/sc/M_stateCounter_q_3> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_4> in Unit <mojo_top_0> is equivalent to the following 10 FFs/Latches, which will be removed : <adder_auto/seg/ctr/M_ctr_q_4> <adder_auto/sc/M_stateCounter_q_4> <boolean_auto/seg/ctr/M_ctr_q_4> <boolean_auto/sc/M_stateCounter_q_4> <shifter_auto/seg/ctr/M_ctr_q_4> <shifter_auto/sc/M_stateCounter_q_4> <multiplier_auto/seg/ctr/M_ctr_q_4> <multiplier_auto/sc/M_stateCounter_q_4> <compare_auto/seg/ctr/M_ctr_q_4> <compare_auto/sc/M_stateCounter_q_4> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_5> in Unit <mojo_top_0> is equivalent to the following 10 FFs/Latches, which will be removed : <adder_auto/seg/ctr/M_ctr_q_5> <adder_auto/sc/M_stateCounter_q_5> <boolean_auto/seg/ctr/M_ctr_q_5> <boolean_auto/sc/M_stateCounter_q_5> <shifter_auto/seg/ctr/M_ctr_q_5> <shifter_auto/sc/M_stateCounter_q_5> <multiplier_auto/seg/ctr/M_ctr_q_5> <multiplier_auto/sc/M_stateCounter_q_5> <compare_auto/seg/ctr/M_ctr_q_5> <compare_auto/sc/M_stateCounter_q_5> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_6> in Unit <mojo_top_0> is equivalent to the following 10 FFs/Latches, which will be removed : <adder_auto/seg/ctr/M_ctr_q_6> <adder_auto/sc/M_stateCounter_q_6> <boolean_auto/seg/ctr/M_ctr_q_6> <boolean_auto/sc/M_stateCounter_q_6> <shifter_auto/seg/ctr/M_ctr_q_6> <shifter_auto/sc/M_stateCounter_q_6> <multiplier_auto/seg/ctr/M_ctr_q_6> <multiplier_auto/sc/M_stateCounter_q_6> <compare_auto/seg/ctr/M_ctr_q_6> <compare_auto/sc/M_stateCounter_q_6> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_7> in Unit <mojo_top_0> is equivalent to the following 10 FFs/Latches, which will be removed : <adder_auto/seg/ctr/M_ctr_q_7> <adder_auto/sc/M_stateCounter_q_7> <boolean_auto/seg/ctr/M_ctr_q_7> <boolean_auto/sc/M_stateCounter_q_7> <shifter_auto/seg/ctr/M_ctr_q_7> <shifter_auto/sc/M_stateCounter_q_7> <multiplier_auto/seg/ctr/M_ctr_q_7> <multiplier_auto/sc/M_stateCounter_q_7> <compare_auto/seg/ctr/M_ctr_q_7> <compare_auto/sc/M_stateCounter_q_7> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_10> in Unit <mojo_top_0> is equivalent to the following 10 FFs/Latches, which will be removed : <adder_auto/seg/ctr/M_ctr_q_10> <adder_auto/sc/M_stateCounter_q_10> <boolean_auto/seg/ctr/M_ctr_q_10> <boolean_auto/sc/M_stateCounter_q_10> <shifter_auto/seg/ctr/M_ctr_q_10> <shifter_auto/sc/M_stateCounter_q_10> <multiplier_auto/seg/ctr/M_ctr_q_10> <multiplier_auto/sc/M_stateCounter_q_10> <compare_auto/seg/ctr/M_ctr_q_10> <compare_auto/sc/M_stateCounter_q_10> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_8> in Unit <mojo_top_0> is equivalent to the following 10 FFs/Latches, which will be removed : <adder_auto/seg/ctr/M_ctr_q_8> <adder_auto/sc/M_stateCounter_q_8> <boolean_auto/seg/ctr/M_ctr_q_8> <boolean_auto/sc/M_stateCounter_q_8> <shifter_auto/seg/ctr/M_ctr_q_8> <shifter_auto/sc/M_stateCounter_q_8> <multiplier_auto/seg/ctr/M_ctr_q_8> <multiplier_auto/sc/M_stateCounter_q_8> <compare_auto/seg/ctr/M_ctr_q_8> <compare_auto/sc/M_stateCounter_q_8> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_11> in Unit <mojo_top_0> is equivalent to the following 10 FFs/Latches, which will be removed : <adder_auto/seg/ctr/M_ctr_q_11> <adder_auto/sc/M_stateCounter_q_11> <boolean_auto/seg/ctr/M_ctr_q_11> <boolean_auto/sc/M_stateCounter_q_11> <shifter_auto/seg/ctr/M_ctr_q_11> <shifter_auto/sc/M_stateCounter_q_11> <multiplier_auto/seg/ctr/M_ctr_q_11> <multiplier_auto/sc/M_stateCounter_q_11> <compare_auto/seg/ctr/M_ctr_q_11> <compare_auto/sc/M_stateCounter_q_11> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_9> in Unit <mojo_top_0> is equivalent to the following 10 FFs/Latches, which will be removed : <adder_auto/seg/ctr/M_ctr_q_9> <adder_auto/sc/M_stateCounter_q_9> <boolean_auto/seg/ctr/M_ctr_q_9> <boolean_auto/sc/M_stateCounter_q_9> <shifter_auto/seg/ctr/M_ctr_q_9> <shifter_auto/sc/M_stateCounter_q_9> <multiplier_auto/seg/ctr/M_ctr_q_9> <multiplier_auto/sc/M_stateCounter_q_9> <compare_auto/seg/ctr/M_ctr_q_9> <compare_auto/sc/M_stateCounter_q_9> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_12> in Unit <mojo_top_0> is equivalent to the following 10 FFs/Latches, which will be removed : <adder_auto/seg/ctr/M_ctr_q_12> <adder_auto/sc/M_stateCounter_q_12> <boolean_auto/seg/ctr/M_ctr_q_12> <boolean_auto/sc/M_stateCounter_q_12> <shifter_auto/seg/ctr/M_ctr_q_12> <shifter_auto/sc/M_stateCounter_q_12> <multiplier_auto/seg/ctr/M_ctr_q_12> <multiplier_auto/sc/M_stateCounter_q_12> <compare_auto/seg/ctr/M_ctr_q_12> <compare_auto/sc/M_stateCounter_q_12> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_13> in Unit <mojo_top_0> is equivalent to the following 10 FFs/Latches, which will be removed : <adder_auto/seg/ctr/M_ctr_q_13> <adder_auto/sc/M_stateCounter_q_13> <boolean_auto/seg/ctr/M_ctr_q_13> <boolean_auto/sc/M_stateCounter_q_13> <shifter_auto/seg/ctr/M_ctr_q_13> <shifter_auto/sc/M_stateCounter_q_13> <multiplier_auto/seg/ctr/M_ctr_q_13> <multiplier_auto/sc/M_stateCounter_q_13> <compare_auto/seg/ctr/M_ctr_q_13> <compare_auto/sc/M_stateCounter_q_13> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_14> in Unit <mojo_top_0> is equivalent to the following 10 FFs/Latches, which will be removed : <adder_auto/seg/ctr/M_ctr_q_14> <adder_auto/sc/M_stateCounter_q_14> <boolean_auto/seg/ctr/M_ctr_q_14> <boolean_auto/sc/M_stateCounter_q_14> <shifter_auto/seg/ctr/M_ctr_q_14> <shifter_auto/sc/M_stateCounter_q_14> <multiplier_auto/seg/ctr/M_ctr_q_14> <multiplier_auto/sc/M_stateCounter_q_14> <compare_auto/seg/ctr/M_ctr_q_14> <compare_auto/sc/M_stateCounter_q_14> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_15> in Unit <mojo_top_0> is equivalent to the following 10 FFs/Latches, which will be removed : <adder_auto/seg/ctr/M_ctr_q_15> <adder_auto/sc/M_stateCounter_q_15> <boolean_auto/seg/ctr/M_ctr_q_15> <boolean_auto/sc/M_stateCounter_q_15> <shifter_auto/seg/ctr/M_ctr_q_15> <shifter_auto/sc/M_stateCounter_q_15> <multiplier_auto/seg/ctr/M_ctr_q_15> <multiplier_auto/sc/M_stateCounter_q_15> <compare_auto/seg/ctr/M_ctr_q_15> <compare_auto/sc/M_stateCounter_q_15> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_16> in Unit <mojo_top_0> is equivalent to the following 10 FFs/Latches, which will be removed : <adder_auto/seg/ctr/M_ctr_q_16> <adder_auto/sc/M_stateCounter_q_16> <boolean_auto/seg/ctr/M_ctr_q_16> <boolean_auto/sc/M_stateCounter_q_16> <shifter_auto/seg/ctr/M_ctr_q_16> <shifter_auto/sc/M_stateCounter_q_16> <multiplier_auto/seg/ctr/M_ctr_q_16> <multiplier_auto/sc/M_stateCounter_q_16> <compare_auto/seg/ctr/M_ctr_q_16> <compare_auto/sc/M_stateCounter_q_16> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_17> in Unit <mojo_top_0> is equivalent to the following 10 FFs/Latches, which will be removed : <adder_auto/seg/ctr/M_ctr_q_17> <adder_auto/sc/M_stateCounter_q_17> <boolean_auto/seg/ctr/M_ctr_q_17> <boolean_auto/sc/M_stateCounter_q_17> <shifter_auto/seg/ctr/M_ctr_q_17> <shifter_auto/sc/M_stateCounter_q_17> <multiplier_auto/seg/ctr/M_ctr_q_17> <multiplier_auto/sc/M_stateCounter_q_17> <compare_auto/seg/ctr/M_ctr_q_17> <compare_auto/sc/M_stateCounter_q_17> 
INFO:Xst:2261 - The FF/Latch <adder_auto/sc/M_stateCounter_q_20> in Unit <mojo_top_0> is equivalent to the following 4 FFs/Latches, which will be removed : <boolean_auto/sc/M_stateCounter_q_20> <shifter_auto/sc/M_stateCounter_q_20> <multiplier_auto/sc/M_stateCounter_q_20> <compare_auto/sc/M_stateCounter_q_20> 
INFO:Xst:2261 - The FF/Latch <adder_auto/sc/M_stateCounter_q_21> in Unit <mojo_top_0> is equivalent to the following 4 FFs/Latches, which will be removed : <boolean_auto/sc/M_stateCounter_q_21> <shifter_auto/sc/M_stateCounter_q_21> <multiplier_auto/sc/M_stateCounter_q_21> <compare_auto/sc/M_stateCounter_q_21> 
INFO:Xst:2261 - The FF/Latch <adder_auto/sc/M_stateCounter_q_22> in Unit <mojo_top_0> is equivalent to the following 4 FFs/Latches, which will be removed : <boolean_auto/sc/M_stateCounter_q_22> <shifter_auto/sc/M_stateCounter_q_22> <multiplier_auto/sc/M_stateCounter_q_22> <compare_auto/sc/M_stateCounter_q_22> 
INFO:Xst:2261 - The FF/Latch <adder_auto/sc/M_stateCounter_q_18> in Unit <mojo_top_0> is equivalent to the following 4 FFs/Latches, which will be removed : <boolean_auto/sc/M_stateCounter_q_18> <shifter_auto/sc/M_stateCounter_q_18> <multiplier_auto/sc/M_stateCounter_q_18> <compare_auto/sc/M_stateCounter_q_18> 
INFO:Xst:2261 - The FF/Latch <adder_auto/sc/M_stateCounter_q_23> in Unit <mojo_top_0> is equivalent to the following 4 FFs/Latches, which will be removed : <boolean_auto/sc/M_stateCounter_q_23> <shifter_auto/sc/M_stateCounter_q_23> <multiplier_auto/sc/M_stateCounter_q_23> <compare_auto/sc/M_stateCounter_q_23> 
INFO:Xst:2261 - The FF/Latch <adder_auto/sc/M_stateCounter_q_19> in Unit <mojo_top_0> is equivalent to the following 4 FFs/Latches, which will be removed : <boolean_auto/sc/M_stateCounter_q_19> <shifter_auto/sc/M_stateCounter_q_19> <multiplier_auto/sc/M_stateCounter_q_19> <compare_auto/sc/M_stateCounter_q_19> 
INFO:Xst:2261 - The FF/Latch <adder_auto/sc/M_stateCounter_q_24> in Unit <mojo_top_0> is equivalent to the following 4 FFs/Latches, which will be removed : <boolean_auto/sc/M_stateCounter_q_24> <shifter_auto/sc/M_stateCounter_q_24> <multiplier_auto/sc/M_stateCounter_q_24> <compare_auto/sc/M_stateCounter_q_24> 
INFO:Xst:2261 - The FF/Latch <adder_auto/sc/M_stateCounter_q_25> in Unit <mojo_top_0> is equivalent to the following 4 FFs/Latches, which will be removed : <boolean_auto/sc/M_stateCounter_q_25> <shifter_auto/sc/M_stateCounter_q_25> <multiplier_auto/sc/M_stateCounter_q_25> <compare_auto/sc/M_stateCounter_q_25> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block mojo_top_0, actual ratio is 30.
FlipFlop M_state_q_FSM_FFd1 has been replicated 8 time(s)
FlipFlop M_state_q_FSM_FFd2 has been replicated 6 time(s)
FlipFlop M_state_q_FSM_FFd3 has been replicated 8 time(s)
FlipFlop M_state_q_FSM_FFd4 has been replicated 8 time(s)
FlipFlop adder_auto/M_state_q_FSM_FFd11 has been replicated 5 time(s)
FlipFlop adder_auto/M_state_q_FSM_FFd13 has been replicated 3 time(s)
FlipFlop adder_auto/M_state_q_FSM_FFd14 has been replicated 1 time(s)
FlipFlop adder_auto/M_state_q_FSM_FFd15 has been replicated 4 time(s)
FlipFlop adder_auto/M_state_q_FSM_FFd3 has been replicated 3 time(s)
FlipFlop adder_auto/M_state_q_FSM_FFd5 has been replicated 4 time(s)
FlipFlop adder_auto/M_state_q_FSM_FFd6 has been replicated 5 time(s)
FlipFlop adder_auto/M_state_q_FSM_FFd7 has been replicated 3 time(s)
FlipFlop adder_auto/M_state_q_FSM_FFd9 has been replicated 4 time(s)
FlipFlop boolean_auto/M_state_q_FSM_FFd1 has been replicated 2 time(s)
FlipFlop boolean_auto/M_state_q_FSM_FFd2 has been replicated 2 time(s)
FlipFlop boolean_auto/M_state_q_FSM_FFd3 has been replicated 1 time(s)
FlipFlop compare_auto/M_state_q_FSM_FFd1 has been replicated 3 time(s)
FlipFlop compare_auto/M_state_q_FSM_FFd2 has been replicated 5 time(s)
FlipFlop compare_auto/M_state_q_FSM_FFd3 has been replicated 4 time(s)
FlipFlop compare_auto/M_state_q_FSM_FFd4 has been replicated 4 time(s)
FlipFlop compare_auto/M_state_q_FSM_FFd5 has been replicated 4 time(s)
FlipFlop multiplier_auto/M_state_q_FSM_FFd1 has been replicated 2 time(s)
FlipFlop multiplier_auto/M_state_q_FSM_FFd2 has been replicated 2 time(s)
FlipFlop multiplier_auto/M_state_q_FSM_FFd3 has been replicated 4 time(s)
FlipFlop multiplier_auto/M_state_q_FSM_FFd4 has been replicated 2 time(s)
FlipFlop multiplier_auto/M_state_q_FSM_FFd5 has been replicated 1 time(s)
FlipFlop shifter_auto/M_state_q_FSM_FFd1 has been replicated 1 time(s)
FlipFlop shifter_auto/M_state_q_FSM_FFd2 has been replicated 2 time(s)
FlipFlop shifter_auto/M_state_q_FSM_FFd3 has been replicated 2 time(s)
FlipFlop shifter_auto/M_state_q_FSM_FFd4 has been replicated 2 time(s)
FlipFlop shifter_auto/M_state_q_FSM_FFd5 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <mojo_top_0> :
INFO:Xst:741 - HDL ADVISOR - A 4-bit shift register was found for signal <reset_cond/M_stage_q_3> and currently occupies 4 logic cells (2 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <mojo_top_0> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 209
 Flip-Flops                                            : 209

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 209   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 68.159ns (Maximum Frequency: 14.672MHz)
   Minimum input arrival time before clock: 20.161ns
   Maximum output required time after clock: 67.839ns
   Maximum combinational path delay: 19.247ns

=========================================================================
