INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_project/my_1seccnt/my_1seccnt.srcs/sources_1/new/my_1seccnt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_1seccnt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_project/my_1seccnt/my_1seccnt.srcs/sim_1/new/my_1seccnt_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_1seccnt_tb
