// Seed: 2784742846
module module_0 (
    input logic id_0,
    input logic id_1,
    input logic id_2,
    output id_3,
    output id_4,
    output logic id_5,
    input logic id_6
);
  assign id_5 = 1;
  assign id_4 = id_0 == 1;
  type_0 id_7 (
      1,
      1,
      id_1
  );
  logic   id_8;
  logic   id_9;
  logic   id_10;
  type_20 id_11 = id_7;
endmodule
