// Seed: 1583899133
module module_0 (
    output wire  id_0,
    input  wire  id_1,
    output uwire id_2
);
  always disable id_4;
endmodule
module module_1 (
    input supply0 id_0,
    input wor id_1,
    output wand id_2,
    input wor id_3,
    input tri id_4,
    output uwire id_5
);
  logic [7:0] id_7;
  assign id_7[1] = id_0 + 1'h0 || 1'b0;
  assign id_5 = 1;
  assign id_2 = id_1;
  module_0 modCall_1 (
      id_5,
      id_1,
      id_5
  );
  assign modCall_1.id_2 = 0;
endmodule
module module_2 (
    input supply1 id_0,
    input wand id_1,
    output tri1 id_2,
    output tri1 id_3,
    output uwire id_4
);
  wire id_6;
  assign id_3 = id_1;
  wire id_7;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_4
  );
  assign modCall_1.id_1 = 0;
endmodule
