
L0_WifiEnergyMeter.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .app_info     00000008  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .text         0000e538  080000c8  080000c8  000100c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       000008c0  0800e600  0800e600  0001e600  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM.extab    00000000  0800eec0  0800eec0  0002f144  2**0
                  CONTENTS
  5 .ARM          00000008  0800eec0  0800eec0  0001eec0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .preinit_array 00000000  0800eec8  0800eec8  0002f144  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  7 .init_array   00000004  0800eec8  0800eec8  0001eec8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .fini_array   00000004  0800eecc  0800eecc  0001eecc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .RAMVectorTable 00000100  20000000  20000000  00030000  2**2
                  ALLOC
 10 .IAPMailbox   00000008  20000100  20000100  00030000  2**2
                  ALLOC
 11 .data         00000260  20000108  0800eed0  00020108  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 12 .app_sha      00000014  0800f130  0800f130  0002f130  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
 13 .conf         00000000  0802f000  0802f000  0002f144  2**0
                  CONTENTS
 14 .bss          00001090  20000368  20000368  00030000  2**3
                  ALLOC
 15 ._user_heap_stack 00000600  200013f8  200013f8  00030000  2**0
                  ALLOC
 16 .ARM.attributes 00000028  00000000  00000000  0002f144  2**0
                  CONTENTS, READONLY
 17 .debug_info   0001b061  00000000  00000000  0002f16c  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_abbrev 00003abd  00000000  00000000  0004a1cd  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_aranges 00000f58  00000000  00000000  0004dc90  2**3
                  CONTENTS, READONLY, DEBUGGING
 20 .debug_ranges 00000df0  00000000  00000000  0004ebe8  2**3
                  CONTENTS, READONLY, DEBUGGING
 21 .debug_macro  00018f0b  00000000  00000000  0004f9d8  2**0
                  CONTENTS, READONLY, DEBUGGING
 22 .debug_line   0001100c  00000000  00000000  000688e3  2**0
                  CONTENTS, READONLY, DEBUGGING
 23 .debug_str    00084349  00000000  00000000  000798ef  2**0
                  CONTENTS, READONLY, DEBUGGING
 24 .comment      0000007b  00000000  00000000  000fdc38  2**0
                  CONTENTS, READONLY
 25 .debug_frame  00004844  00000000  00000000  000fdcb4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c8 <__do_global_dtors_aux>:
 80000c8:	b510      	push	{r4, lr}
 80000ca:	4c06      	ldr	r4, [pc, #24]	; (80000e4 <__do_global_dtors_aux+0x1c>)
 80000cc:	7823      	ldrb	r3, [r4, #0]
 80000ce:	2b00      	cmp	r3, #0
 80000d0:	d107      	bne.n	80000e2 <__do_global_dtors_aux+0x1a>
 80000d2:	4b05      	ldr	r3, [pc, #20]	; (80000e8 <__do_global_dtors_aux+0x20>)
 80000d4:	2b00      	cmp	r3, #0
 80000d6:	d002      	beq.n	80000de <__do_global_dtors_aux+0x16>
 80000d8:	4804      	ldr	r0, [pc, #16]	; (80000ec <__do_global_dtors_aux+0x24>)
 80000da:	e000      	b.n	80000de <__do_global_dtors_aux+0x16>
 80000dc:	bf00      	nop
 80000de:	2301      	movs	r3, #1
 80000e0:	7023      	strb	r3, [r4, #0]
 80000e2:	bd10      	pop	{r4, pc}
 80000e4:	20000368 	.word	0x20000368
 80000e8:	00000000 	.word	0x00000000
 80000ec:	0800e5e8 	.word	0x0800e5e8

080000f0 <frame_dummy>:
 80000f0:	4b04      	ldr	r3, [pc, #16]	; (8000104 <frame_dummy+0x14>)
 80000f2:	b510      	push	{r4, lr}
 80000f4:	2b00      	cmp	r3, #0
 80000f6:	d003      	beq.n	8000100 <frame_dummy+0x10>
 80000f8:	4903      	ldr	r1, [pc, #12]	; (8000108 <frame_dummy+0x18>)
 80000fa:	4804      	ldr	r0, [pc, #16]	; (800010c <frame_dummy+0x1c>)
 80000fc:	e000      	b.n	8000100 <frame_dummy+0x10>
 80000fe:	bf00      	nop
 8000100:	bd10      	pop	{r4, pc}
 8000102:	46c0      	nop			; (mov r8, r8)
 8000104:	00000000 	.word	0x00000000
 8000108:	2000036c 	.word	0x2000036c
 800010c:	0800e5e8 	.word	0x0800e5e8

08000110 <strlen>:
 8000110:	2300      	movs	r3, #0
 8000112:	5cc2      	ldrb	r2, [r0, r3]
 8000114:	3301      	adds	r3, #1
 8000116:	2a00      	cmp	r2, #0
 8000118:	d1fb      	bne.n	8000112 <strlen+0x2>
 800011a:	1e58      	subs	r0, r3, #1
 800011c:	4770      	bx	lr
	...

08000120 <__gnu_thumb1_case_uqi>:
 8000120:	b402      	push	{r1}
 8000122:	4671      	mov	r1, lr
 8000124:	0849      	lsrs	r1, r1, #1
 8000126:	0049      	lsls	r1, r1, #1
 8000128:	5c09      	ldrb	r1, [r1, r0]
 800012a:	0049      	lsls	r1, r1, #1
 800012c:	448e      	add	lr, r1
 800012e:	bc02      	pop	{r1}
 8000130:	4770      	bx	lr
 8000132:	46c0      	nop			; (mov r8, r8)

08000134 <__udivsi3>:
 8000134:	2200      	movs	r2, #0
 8000136:	0843      	lsrs	r3, r0, #1
 8000138:	428b      	cmp	r3, r1
 800013a:	d374      	bcc.n	8000226 <__udivsi3+0xf2>
 800013c:	0903      	lsrs	r3, r0, #4
 800013e:	428b      	cmp	r3, r1
 8000140:	d35f      	bcc.n	8000202 <__udivsi3+0xce>
 8000142:	0a03      	lsrs	r3, r0, #8
 8000144:	428b      	cmp	r3, r1
 8000146:	d344      	bcc.n	80001d2 <__udivsi3+0x9e>
 8000148:	0b03      	lsrs	r3, r0, #12
 800014a:	428b      	cmp	r3, r1
 800014c:	d328      	bcc.n	80001a0 <__udivsi3+0x6c>
 800014e:	0c03      	lsrs	r3, r0, #16
 8000150:	428b      	cmp	r3, r1
 8000152:	d30d      	bcc.n	8000170 <__udivsi3+0x3c>
 8000154:	22ff      	movs	r2, #255	; 0xff
 8000156:	0209      	lsls	r1, r1, #8
 8000158:	ba12      	rev	r2, r2
 800015a:	0c03      	lsrs	r3, r0, #16
 800015c:	428b      	cmp	r3, r1
 800015e:	d302      	bcc.n	8000166 <__udivsi3+0x32>
 8000160:	1212      	asrs	r2, r2, #8
 8000162:	0209      	lsls	r1, r1, #8
 8000164:	d065      	beq.n	8000232 <__udivsi3+0xfe>
 8000166:	0b03      	lsrs	r3, r0, #12
 8000168:	428b      	cmp	r3, r1
 800016a:	d319      	bcc.n	80001a0 <__udivsi3+0x6c>
 800016c:	e000      	b.n	8000170 <__udivsi3+0x3c>
 800016e:	0a09      	lsrs	r1, r1, #8
 8000170:	0bc3      	lsrs	r3, r0, #15
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x46>
 8000176:	03cb      	lsls	r3, r1, #15
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b83      	lsrs	r3, r0, #14
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x52>
 8000182:	038b      	lsls	r3, r1, #14
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0b43      	lsrs	r3, r0, #13
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x5e>
 800018e:	034b      	lsls	r3, r1, #13
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0b03      	lsrs	r3, r0, #12
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x6a>
 800019a:	030b      	lsls	r3, r1, #12
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0ac3      	lsrs	r3, r0, #11
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x76>
 80001a6:	02cb      	lsls	r3, r1, #11
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a83      	lsrs	r3, r0, #10
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x82>
 80001b2:	028b      	lsls	r3, r1, #10
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0a43      	lsrs	r3, r0, #9
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x8e>
 80001be:	024b      	lsls	r3, r1, #9
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	0a03      	lsrs	r3, r0, #8
 80001c6:	428b      	cmp	r3, r1
 80001c8:	d301      	bcc.n	80001ce <__udivsi3+0x9a>
 80001ca:	020b      	lsls	r3, r1, #8
 80001cc:	1ac0      	subs	r0, r0, r3
 80001ce:	4152      	adcs	r2, r2
 80001d0:	d2cd      	bcs.n	800016e <__udivsi3+0x3a>
 80001d2:	09c3      	lsrs	r3, r0, #7
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xa8>
 80001d8:	01cb      	lsls	r3, r1, #7
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0983      	lsrs	r3, r0, #6
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xb4>
 80001e4:	018b      	lsls	r3, r1, #6
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0943      	lsrs	r3, r0, #5
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xc0>
 80001f0:	014b      	lsls	r3, r1, #5
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0903      	lsrs	r3, r0, #4
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xcc>
 80001fc:	010b      	lsls	r3, r1, #4
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	08c3      	lsrs	r3, r0, #3
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xd8>
 8000208:	00cb      	lsls	r3, r1, #3
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	0883      	lsrs	r3, r0, #2
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xe4>
 8000214:	008b      	lsls	r3, r1, #2
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	0843      	lsrs	r3, r0, #1
 800021c:	428b      	cmp	r3, r1
 800021e:	d301      	bcc.n	8000224 <__udivsi3+0xf0>
 8000220:	004b      	lsls	r3, r1, #1
 8000222:	1ac0      	subs	r0, r0, r3
 8000224:	4152      	adcs	r2, r2
 8000226:	1a41      	subs	r1, r0, r1
 8000228:	d200      	bcs.n	800022c <__udivsi3+0xf8>
 800022a:	4601      	mov	r1, r0
 800022c:	4152      	adcs	r2, r2
 800022e:	4610      	mov	r0, r2
 8000230:	4770      	bx	lr
 8000232:	e7ff      	b.n	8000234 <__udivsi3+0x100>
 8000234:	b501      	push	{r0, lr}
 8000236:	2000      	movs	r0, #0
 8000238:	f000 f8f0 	bl	800041c <__aeabi_idiv0>
 800023c:	bd02      	pop	{r1, pc}
 800023e:	46c0      	nop			; (mov r8, r8)

08000240 <__aeabi_uidivmod>:
 8000240:	2900      	cmp	r1, #0
 8000242:	d0f7      	beq.n	8000234 <__udivsi3+0x100>
 8000244:	e776      	b.n	8000134 <__udivsi3>
 8000246:	4770      	bx	lr

08000248 <__divsi3>:
 8000248:	4603      	mov	r3, r0
 800024a:	430b      	orrs	r3, r1
 800024c:	d47f      	bmi.n	800034e <__divsi3+0x106>
 800024e:	2200      	movs	r2, #0
 8000250:	0843      	lsrs	r3, r0, #1
 8000252:	428b      	cmp	r3, r1
 8000254:	d374      	bcc.n	8000340 <__divsi3+0xf8>
 8000256:	0903      	lsrs	r3, r0, #4
 8000258:	428b      	cmp	r3, r1
 800025a:	d35f      	bcc.n	800031c <__divsi3+0xd4>
 800025c:	0a03      	lsrs	r3, r0, #8
 800025e:	428b      	cmp	r3, r1
 8000260:	d344      	bcc.n	80002ec <__divsi3+0xa4>
 8000262:	0b03      	lsrs	r3, r0, #12
 8000264:	428b      	cmp	r3, r1
 8000266:	d328      	bcc.n	80002ba <__divsi3+0x72>
 8000268:	0c03      	lsrs	r3, r0, #16
 800026a:	428b      	cmp	r3, r1
 800026c:	d30d      	bcc.n	800028a <__divsi3+0x42>
 800026e:	22ff      	movs	r2, #255	; 0xff
 8000270:	0209      	lsls	r1, r1, #8
 8000272:	ba12      	rev	r2, r2
 8000274:	0c03      	lsrs	r3, r0, #16
 8000276:	428b      	cmp	r3, r1
 8000278:	d302      	bcc.n	8000280 <__divsi3+0x38>
 800027a:	1212      	asrs	r2, r2, #8
 800027c:	0209      	lsls	r1, r1, #8
 800027e:	d065      	beq.n	800034c <__divsi3+0x104>
 8000280:	0b03      	lsrs	r3, r0, #12
 8000282:	428b      	cmp	r3, r1
 8000284:	d319      	bcc.n	80002ba <__divsi3+0x72>
 8000286:	e000      	b.n	800028a <__divsi3+0x42>
 8000288:	0a09      	lsrs	r1, r1, #8
 800028a:	0bc3      	lsrs	r3, r0, #15
 800028c:	428b      	cmp	r3, r1
 800028e:	d301      	bcc.n	8000294 <__divsi3+0x4c>
 8000290:	03cb      	lsls	r3, r1, #15
 8000292:	1ac0      	subs	r0, r0, r3
 8000294:	4152      	adcs	r2, r2
 8000296:	0b83      	lsrs	r3, r0, #14
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x58>
 800029c:	038b      	lsls	r3, r1, #14
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0b43      	lsrs	r3, r0, #13
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x64>
 80002a8:	034b      	lsls	r3, r1, #13
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0b03      	lsrs	r3, r0, #12
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x70>
 80002b4:	030b      	lsls	r3, r1, #12
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0ac3      	lsrs	r3, r0, #11
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x7c>
 80002c0:	02cb      	lsls	r3, r1, #11
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0a83      	lsrs	r3, r0, #10
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0x88>
 80002cc:	028b      	lsls	r3, r1, #10
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	0a43      	lsrs	r3, r0, #9
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d301      	bcc.n	80002dc <__divsi3+0x94>
 80002d8:	024b      	lsls	r3, r1, #9
 80002da:	1ac0      	subs	r0, r0, r3
 80002dc:	4152      	adcs	r2, r2
 80002de:	0a03      	lsrs	r3, r0, #8
 80002e0:	428b      	cmp	r3, r1
 80002e2:	d301      	bcc.n	80002e8 <__divsi3+0xa0>
 80002e4:	020b      	lsls	r3, r1, #8
 80002e6:	1ac0      	subs	r0, r0, r3
 80002e8:	4152      	adcs	r2, r2
 80002ea:	d2cd      	bcs.n	8000288 <__divsi3+0x40>
 80002ec:	09c3      	lsrs	r3, r0, #7
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d301      	bcc.n	80002f6 <__divsi3+0xae>
 80002f2:	01cb      	lsls	r3, r1, #7
 80002f4:	1ac0      	subs	r0, r0, r3
 80002f6:	4152      	adcs	r2, r2
 80002f8:	0983      	lsrs	r3, r0, #6
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xba>
 80002fe:	018b      	lsls	r3, r1, #6
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0943      	lsrs	r3, r0, #5
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xc6>
 800030a:	014b      	lsls	r3, r1, #5
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0903      	lsrs	r3, r0, #4
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xd2>
 8000316:	010b      	lsls	r3, r1, #4
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	08c3      	lsrs	r3, r0, #3
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xde>
 8000322:	00cb      	lsls	r3, r1, #3
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	0883      	lsrs	r3, r0, #2
 800032a:	428b      	cmp	r3, r1
 800032c:	d301      	bcc.n	8000332 <__divsi3+0xea>
 800032e:	008b      	lsls	r3, r1, #2
 8000330:	1ac0      	subs	r0, r0, r3
 8000332:	4152      	adcs	r2, r2
 8000334:	0843      	lsrs	r3, r0, #1
 8000336:	428b      	cmp	r3, r1
 8000338:	d301      	bcc.n	800033e <__divsi3+0xf6>
 800033a:	004b      	lsls	r3, r1, #1
 800033c:	1ac0      	subs	r0, r0, r3
 800033e:	4152      	adcs	r2, r2
 8000340:	1a41      	subs	r1, r0, r1
 8000342:	d200      	bcs.n	8000346 <__divsi3+0xfe>
 8000344:	4601      	mov	r1, r0
 8000346:	4152      	adcs	r2, r2
 8000348:	4610      	mov	r0, r2
 800034a:	4770      	bx	lr
 800034c:	e05d      	b.n	800040a <__divsi3+0x1c2>
 800034e:	0fca      	lsrs	r2, r1, #31
 8000350:	d000      	beq.n	8000354 <__divsi3+0x10c>
 8000352:	4249      	negs	r1, r1
 8000354:	1003      	asrs	r3, r0, #32
 8000356:	d300      	bcc.n	800035a <__divsi3+0x112>
 8000358:	4240      	negs	r0, r0
 800035a:	4053      	eors	r3, r2
 800035c:	2200      	movs	r2, #0
 800035e:	469c      	mov	ip, r3
 8000360:	0903      	lsrs	r3, r0, #4
 8000362:	428b      	cmp	r3, r1
 8000364:	d32d      	bcc.n	80003c2 <__divsi3+0x17a>
 8000366:	0a03      	lsrs	r3, r0, #8
 8000368:	428b      	cmp	r3, r1
 800036a:	d312      	bcc.n	8000392 <__divsi3+0x14a>
 800036c:	22fc      	movs	r2, #252	; 0xfc
 800036e:	0189      	lsls	r1, r1, #6
 8000370:	ba12      	rev	r2, r2
 8000372:	0a03      	lsrs	r3, r0, #8
 8000374:	428b      	cmp	r3, r1
 8000376:	d30c      	bcc.n	8000392 <__divsi3+0x14a>
 8000378:	0189      	lsls	r1, r1, #6
 800037a:	1192      	asrs	r2, r2, #6
 800037c:	428b      	cmp	r3, r1
 800037e:	d308      	bcc.n	8000392 <__divsi3+0x14a>
 8000380:	0189      	lsls	r1, r1, #6
 8000382:	1192      	asrs	r2, r2, #6
 8000384:	428b      	cmp	r3, r1
 8000386:	d304      	bcc.n	8000392 <__divsi3+0x14a>
 8000388:	0189      	lsls	r1, r1, #6
 800038a:	d03a      	beq.n	8000402 <__divsi3+0x1ba>
 800038c:	1192      	asrs	r2, r2, #6
 800038e:	e000      	b.n	8000392 <__divsi3+0x14a>
 8000390:	0989      	lsrs	r1, r1, #6
 8000392:	09c3      	lsrs	r3, r0, #7
 8000394:	428b      	cmp	r3, r1
 8000396:	d301      	bcc.n	800039c <__divsi3+0x154>
 8000398:	01cb      	lsls	r3, r1, #7
 800039a:	1ac0      	subs	r0, r0, r3
 800039c:	4152      	adcs	r2, r2
 800039e:	0983      	lsrs	r3, r0, #6
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x160>
 80003a4:	018b      	lsls	r3, r1, #6
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	0943      	lsrs	r3, r0, #5
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x16c>
 80003b0:	014b      	lsls	r3, r1, #5
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	0903      	lsrs	r3, r0, #4
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x178>
 80003bc:	010b      	lsls	r3, r1, #4
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	08c3      	lsrs	r3, r0, #3
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x184>
 80003c8:	00cb      	lsls	r3, r1, #3
 80003ca:	1ac0      	subs	r0, r0, r3
 80003cc:	4152      	adcs	r2, r2
 80003ce:	0883      	lsrs	r3, r0, #2
 80003d0:	428b      	cmp	r3, r1
 80003d2:	d301      	bcc.n	80003d8 <__divsi3+0x190>
 80003d4:	008b      	lsls	r3, r1, #2
 80003d6:	1ac0      	subs	r0, r0, r3
 80003d8:	4152      	adcs	r2, r2
 80003da:	d2d9      	bcs.n	8000390 <__divsi3+0x148>
 80003dc:	0843      	lsrs	r3, r0, #1
 80003de:	428b      	cmp	r3, r1
 80003e0:	d301      	bcc.n	80003e6 <__divsi3+0x19e>
 80003e2:	004b      	lsls	r3, r1, #1
 80003e4:	1ac0      	subs	r0, r0, r3
 80003e6:	4152      	adcs	r2, r2
 80003e8:	1a41      	subs	r1, r0, r1
 80003ea:	d200      	bcs.n	80003ee <__divsi3+0x1a6>
 80003ec:	4601      	mov	r1, r0
 80003ee:	4663      	mov	r3, ip
 80003f0:	4152      	adcs	r2, r2
 80003f2:	105b      	asrs	r3, r3, #1
 80003f4:	4610      	mov	r0, r2
 80003f6:	d301      	bcc.n	80003fc <__divsi3+0x1b4>
 80003f8:	4240      	negs	r0, r0
 80003fa:	2b00      	cmp	r3, #0
 80003fc:	d500      	bpl.n	8000400 <__divsi3+0x1b8>
 80003fe:	4249      	negs	r1, r1
 8000400:	4770      	bx	lr
 8000402:	4663      	mov	r3, ip
 8000404:	105b      	asrs	r3, r3, #1
 8000406:	d300      	bcc.n	800040a <__divsi3+0x1c2>
 8000408:	4240      	negs	r0, r0
 800040a:	b501      	push	{r0, lr}
 800040c:	2000      	movs	r0, #0
 800040e:	f000 f805 	bl	800041c <__aeabi_idiv0>
 8000412:	bd02      	pop	{r1, pc}

08000414 <__aeabi_idivmod>:
 8000414:	2900      	cmp	r1, #0
 8000416:	d0f8      	beq.n	800040a <__divsi3+0x1c2>
 8000418:	e716      	b.n	8000248 <__divsi3>
 800041a:	4770      	bx	lr

0800041c <__aeabi_idiv0>:
 800041c:	4770      	bx	lr
 800041e:	46c0      	nop			; (mov r8, r8)

08000420 <__aeabi_cdrcmple>:
 8000420:	4684      	mov	ip, r0
 8000422:	1c10      	adds	r0, r2, #0
 8000424:	4662      	mov	r2, ip
 8000426:	468c      	mov	ip, r1
 8000428:	1c19      	adds	r1, r3, #0
 800042a:	4663      	mov	r3, ip
 800042c:	e000      	b.n	8000430 <__aeabi_cdcmpeq>
 800042e:	46c0      	nop			; (mov r8, r8)

08000430 <__aeabi_cdcmpeq>:
 8000430:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000432:	f001 fcad 	bl	8001d90 <__ledf2>
 8000436:	2800      	cmp	r0, #0
 8000438:	d401      	bmi.n	800043e <__aeabi_cdcmpeq+0xe>
 800043a:	2100      	movs	r1, #0
 800043c:	42c8      	cmn	r0, r1
 800043e:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000440 <__aeabi_dcmpeq>:
 8000440:	b510      	push	{r4, lr}
 8000442:	f001 fc05 	bl	8001c50 <__eqdf2>
 8000446:	4240      	negs	r0, r0
 8000448:	3001      	adds	r0, #1
 800044a:	bd10      	pop	{r4, pc}

0800044c <__aeabi_dcmplt>:
 800044c:	b510      	push	{r4, lr}
 800044e:	f001 fc9f 	bl	8001d90 <__ledf2>
 8000452:	2800      	cmp	r0, #0
 8000454:	db01      	blt.n	800045a <__aeabi_dcmplt+0xe>
 8000456:	2000      	movs	r0, #0
 8000458:	bd10      	pop	{r4, pc}
 800045a:	2001      	movs	r0, #1
 800045c:	bd10      	pop	{r4, pc}
 800045e:	46c0      	nop			; (mov r8, r8)

08000460 <__aeabi_dcmple>:
 8000460:	b510      	push	{r4, lr}
 8000462:	f001 fc95 	bl	8001d90 <__ledf2>
 8000466:	2800      	cmp	r0, #0
 8000468:	dd01      	ble.n	800046e <__aeabi_dcmple+0xe>
 800046a:	2000      	movs	r0, #0
 800046c:	bd10      	pop	{r4, pc}
 800046e:	2001      	movs	r0, #1
 8000470:	bd10      	pop	{r4, pc}
 8000472:	46c0      	nop			; (mov r8, r8)

08000474 <__aeabi_dcmpgt>:
 8000474:	b510      	push	{r4, lr}
 8000476:	f001 fc27 	bl	8001cc8 <__gedf2>
 800047a:	2800      	cmp	r0, #0
 800047c:	dc01      	bgt.n	8000482 <__aeabi_dcmpgt+0xe>
 800047e:	2000      	movs	r0, #0
 8000480:	bd10      	pop	{r4, pc}
 8000482:	2001      	movs	r0, #1
 8000484:	bd10      	pop	{r4, pc}
 8000486:	46c0      	nop			; (mov r8, r8)

08000488 <__aeabi_dcmpge>:
 8000488:	b510      	push	{r4, lr}
 800048a:	f001 fc1d 	bl	8001cc8 <__gedf2>
 800048e:	2800      	cmp	r0, #0
 8000490:	da01      	bge.n	8000496 <__aeabi_dcmpge+0xe>
 8000492:	2000      	movs	r0, #0
 8000494:	bd10      	pop	{r4, pc}
 8000496:	2001      	movs	r0, #1
 8000498:	bd10      	pop	{r4, pc}
 800049a:	46c0      	nop			; (mov r8, r8)

0800049c <__aeabi_uldivmod>:
 800049c:	2b00      	cmp	r3, #0
 800049e:	d111      	bne.n	80004c4 <__aeabi_uldivmod+0x28>
 80004a0:	2a00      	cmp	r2, #0
 80004a2:	d10f      	bne.n	80004c4 <__aeabi_uldivmod+0x28>
 80004a4:	2900      	cmp	r1, #0
 80004a6:	d100      	bne.n	80004aa <__aeabi_uldivmod+0xe>
 80004a8:	2800      	cmp	r0, #0
 80004aa:	d002      	beq.n	80004b2 <__aeabi_uldivmod+0x16>
 80004ac:	2100      	movs	r1, #0
 80004ae:	43c9      	mvns	r1, r1
 80004b0:	1c08      	adds	r0, r1, #0
 80004b2:	b407      	push	{r0, r1, r2}
 80004b4:	4802      	ldr	r0, [pc, #8]	; (80004c0 <__aeabi_uldivmod+0x24>)
 80004b6:	a102      	add	r1, pc, #8	; (adr r1, 80004c0 <__aeabi_uldivmod+0x24>)
 80004b8:	1840      	adds	r0, r0, r1
 80004ba:	9002      	str	r0, [sp, #8]
 80004bc:	bd03      	pop	{r0, r1, pc}
 80004be:	46c0      	nop			; (mov r8, r8)
 80004c0:	ffffff5d 	.word	0xffffff5d
 80004c4:	b403      	push	{r0, r1}
 80004c6:	4668      	mov	r0, sp
 80004c8:	b501      	push	{r0, lr}
 80004ca:	9802      	ldr	r0, [sp, #8]
 80004cc:	f000 f84e 	bl	800056c <__udivmoddi4>
 80004d0:	9b01      	ldr	r3, [sp, #4]
 80004d2:	469e      	mov	lr, r3
 80004d4:	b002      	add	sp, #8
 80004d6:	bc0c      	pop	{r2, r3}
 80004d8:	4770      	bx	lr
 80004da:	46c0      	nop			; (mov r8, r8)

080004dc <__aeabi_lmul>:
 80004dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004de:	46ce      	mov	lr, r9
 80004e0:	4647      	mov	r7, r8
 80004e2:	0415      	lsls	r5, r2, #16
 80004e4:	0c2d      	lsrs	r5, r5, #16
 80004e6:	002e      	movs	r6, r5
 80004e8:	b580      	push	{r7, lr}
 80004ea:	0407      	lsls	r7, r0, #16
 80004ec:	0c14      	lsrs	r4, r2, #16
 80004ee:	0c3f      	lsrs	r7, r7, #16
 80004f0:	4699      	mov	r9, r3
 80004f2:	0c03      	lsrs	r3, r0, #16
 80004f4:	437e      	muls	r6, r7
 80004f6:	435d      	muls	r5, r3
 80004f8:	4367      	muls	r7, r4
 80004fa:	4363      	muls	r3, r4
 80004fc:	197f      	adds	r7, r7, r5
 80004fe:	0c34      	lsrs	r4, r6, #16
 8000500:	19e4      	adds	r4, r4, r7
 8000502:	469c      	mov	ip, r3
 8000504:	42a5      	cmp	r5, r4
 8000506:	d903      	bls.n	8000510 <__aeabi_lmul+0x34>
 8000508:	2380      	movs	r3, #128	; 0x80
 800050a:	025b      	lsls	r3, r3, #9
 800050c:	4698      	mov	r8, r3
 800050e:	44c4      	add	ip, r8
 8000510:	464b      	mov	r3, r9
 8000512:	4343      	muls	r3, r0
 8000514:	4351      	muls	r1, r2
 8000516:	0c25      	lsrs	r5, r4, #16
 8000518:	0436      	lsls	r6, r6, #16
 800051a:	4465      	add	r5, ip
 800051c:	0c36      	lsrs	r6, r6, #16
 800051e:	0424      	lsls	r4, r4, #16
 8000520:	19a4      	adds	r4, r4, r6
 8000522:	195b      	adds	r3, r3, r5
 8000524:	1859      	adds	r1, r3, r1
 8000526:	0020      	movs	r0, r4
 8000528:	bc0c      	pop	{r2, r3}
 800052a:	4690      	mov	r8, r2
 800052c:	4699      	mov	r9, r3
 800052e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08000530 <__aeabi_d2uiz>:
 8000530:	b570      	push	{r4, r5, r6, lr}
 8000532:	2200      	movs	r2, #0
 8000534:	4b0c      	ldr	r3, [pc, #48]	; (8000568 <__aeabi_d2uiz+0x38>)
 8000536:	0004      	movs	r4, r0
 8000538:	000d      	movs	r5, r1
 800053a:	f7ff ffa5 	bl	8000488 <__aeabi_dcmpge>
 800053e:	2800      	cmp	r0, #0
 8000540:	d104      	bne.n	800054c <__aeabi_d2uiz+0x1c>
 8000542:	0020      	movs	r0, r4
 8000544:	0029      	movs	r1, r5
 8000546:	f002 fa61 	bl	8002a0c <__aeabi_d2iz>
 800054a:	bd70      	pop	{r4, r5, r6, pc}
 800054c:	4b06      	ldr	r3, [pc, #24]	; (8000568 <__aeabi_d2uiz+0x38>)
 800054e:	2200      	movs	r2, #0
 8000550:	0020      	movs	r0, r4
 8000552:	0029      	movs	r1, r5
 8000554:	f001 fef6 	bl	8002344 <__aeabi_dsub>
 8000558:	f002 fa58 	bl	8002a0c <__aeabi_d2iz>
 800055c:	2380      	movs	r3, #128	; 0x80
 800055e:	061b      	lsls	r3, r3, #24
 8000560:	469c      	mov	ip, r3
 8000562:	4460      	add	r0, ip
 8000564:	e7f1      	b.n	800054a <__aeabi_d2uiz+0x1a>
 8000566:	46c0      	nop			; (mov r8, r8)
 8000568:	41e00000 	.word	0x41e00000

0800056c <__udivmoddi4>:
 800056c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800056e:	464f      	mov	r7, r9
 8000570:	4646      	mov	r6, r8
 8000572:	46d6      	mov	lr, sl
 8000574:	b5c0      	push	{r6, r7, lr}
 8000576:	0004      	movs	r4, r0
 8000578:	b082      	sub	sp, #8
 800057a:	000d      	movs	r5, r1
 800057c:	4691      	mov	r9, r2
 800057e:	4698      	mov	r8, r3
 8000580:	428b      	cmp	r3, r1
 8000582:	d82f      	bhi.n	80005e4 <__udivmoddi4+0x78>
 8000584:	d02c      	beq.n	80005e0 <__udivmoddi4+0x74>
 8000586:	4641      	mov	r1, r8
 8000588:	4648      	mov	r0, r9
 800058a:	f002 fbd5 	bl	8002d38 <__clzdi2>
 800058e:	0029      	movs	r1, r5
 8000590:	0006      	movs	r6, r0
 8000592:	0020      	movs	r0, r4
 8000594:	f002 fbd0 	bl	8002d38 <__clzdi2>
 8000598:	1a33      	subs	r3, r6, r0
 800059a:	469c      	mov	ip, r3
 800059c:	3b20      	subs	r3, #32
 800059e:	469a      	mov	sl, r3
 80005a0:	d500      	bpl.n	80005a4 <__udivmoddi4+0x38>
 80005a2:	e076      	b.n	8000692 <__udivmoddi4+0x126>
 80005a4:	464b      	mov	r3, r9
 80005a6:	4652      	mov	r2, sl
 80005a8:	4093      	lsls	r3, r2
 80005aa:	001f      	movs	r7, r3
 80005ac:	464b      	mov	r3, r9
 80005ae:	4662      	mov	r2, ip
 80005b0:	4093      	lsls	r3, r2
 80005b2:	001e      	movs	r6, r3
 80005b4:	42af      	cmp	r7, r5
 80005b6:	d828      	bhi.n	800060a <__udivmoddi4+0x9e>
 80005b8:	d025      	beq.n	8000606 <__udivmoddi4+0x9a>
 80005ba:	4653      	mov	r3, sl
 80005bc:	1ba4      	subs	r4, r4, r6
 80005be:	41bd      	sbcs	r5, r7
 80005c0:	2b00      	cmp	r3, #0
 80005c2:	da00      	bge.n	80005c6 <__udivmoddi4+0x5a>
 80005c4:	e07b      	b.n	80006be <__udivmoddi4+0x152>
 80005c6:	2200      	movs	r2, #0
 80005c8:	2300      	movs	r3, #0
 80005ca:	9200      	str	r2, [sp, #0]
 80005cc:	9301      	str	r3, [sp, #4]
 80005ce:	2301      	movs	r3, #1
 80005d0:	4652      	mov	r2, sl
 80005d2:	4093      	lsls	r3, r2
 80005d4:	9301      	str	r3, [sp, #4]
 80005d6:	2301      	movs	r3, #1
 80005d8:	4662      	mov	r2, ip
 80005da:	4093      	lsls	r3, r2
 80005dc:	9300      	str	r3, [sp, #0]
 80005de:	e018      	b.n	8000612 <__udivmoddi4+0xa6>
 80005e0:	4282      	cmp	r2, r0
 80005e2:	d9d0      	bls.n	8000586 <__udivmoddi4+0x1a>
 80005e4:	2200      	movs	r2, #0
 80005e6:	2300      	movs	r3, #0
 80005e8:	9200      	str	r2, [sp, #0]
 80005ea:	9301      	str	r3, [sp, #4]
 80005ec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80005ee:	2b00      	cmp	r3, #0
 80005f0:	d001      	beq.n	80005f6 <__udivmoddi4+0x8a>
 80005f2:	601c      	str	r4, [r3, #0]
 80005f4:	605d      	str	r5, [r3, #4]
 80005f6:	9800      	ldr	r0, [sp, #0]
 80005f8:	9901      	ldr	r1, [sp, #4]
 80005fa:	b002      	add	sp, #8
 80005fc:	bc1c      	pop	{r2, r3, r4}
 80005fe:	4690      	mov	r8, r2
 8000600:	4699      	mov	r9, r3
 8000602:	46a2      	mov	sl, r4
 8000604:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000606:	42a3      	cmp	r3, r4
 8000608:	d9d7      	bls.n	80005ba <__udivmoddi4+0x4e>
 800060a:	2200      	movs	r2, #0
 800060c:	2300      	movs	r3, #0
 800060e:	9200      	str	r2, [sp, #0]
 8000610:	9301      	str	r3, [sp, #4]
 8000612:	4663      	mov	r3, ip
 8000614:	2b00      	cmp	r3, #0
 8000616:	d0e9      	beq.n	80005ec <__udivmoddi4+0x80>
 8000618:	07fb      	lsls	r3, r7, #31
 800061a:	4698      	mov	r8, r3
 800061c:	4641      	mov	r1, r8
 800061e:	0872      	lsrs	r2, r6, #1
 8000620:	430a      	orrs	r2, r1
 8000622:	087b      	lsrs	r3, r7, #1
 8000624:	4666      	mov	r6, ip
 8000626:	e00e      	b.n	8000646 <__udivmoddi4+0xda>
 8000628:	42ab      	cmp	r3, r5
 800062a:	d101      	bne.n	8000630 <__udivmoddi4+0xc4>
 800062c:	42a2      	cmp	r2, r4
 800062e:	d80c      	bhi.n	800064a <__udivmoddi4+0xde>
 8000630:	1aa4      	subs	r4, r4, r2
 8000632:	419d      	sbcs	r5, r3
 8000634:	2001      	movs	r0, #1
 8000636:	1924      	adds	r4, r4, r4
 8000638:	416d      	adcs	r5, r5
 800063a:	2100      	movs	r1, #0
 800063c:	3e01      	subs	r6, #1
 800063e:	1824      	adds	r4, r4, r0
 8000640:	414d      	adcs	r5, r1
 8000642:	2e00      	cmp	r6, #0
 8000644:	d006      	beq.n	8000654 <__udivmoddi4+0xe8>
 8000646:	42ab      	cmp	r3, r5
 8000648:	d9ee      	bls.n	8000628 <__udivmoddi4+0xbc>
 800064a:	3e01      	subs	r6, #1
 800064c:	1924      	adds	r4, r4, r4
 800064e:	416d      	adcs	r5, r5
 8000650:	2e00      	cmp	r6, #0
 8000652:	d1f8      	bne.n	8000646 <__udivmoddi4+0xda>
 8000654:	9800      	ldr	r0, [sp, #0]
 8000656:	9901      	ldr	r1, [sp, #4]
 8000658:	4653      	mov	r3, sl
 800065a:	1900      	adds	r0, r0, r4
 800065c:	4169      	adcs	r1, r5
 800065e:	2b00      	cmp	r3, #0
 8000660:	db23      	blt.n	80006aa <__udivmoddi4+0x13e>
 8000662:	002b      	movs	r3, r5
 8000664:	4652      	mov	r2, sl
 8000666:	40d3      	lsrs	r3, r2
 8000668:	002a      	movs	r2, r5
 800066a:	4664      	mov	r4, ip
 800066c:	40e2      	lsrs	r2, r4
 800066e:	001c      	movs	r4, r3
 8000670:	4653      	mov	r3, sl
 8000672:	0015      	movs	r5, r2
 8000674:	2b00      	cmp	r3, #0
 8000676:	db2d      	blt.n	80006d4 <__udivmoddi4+0x168>
 8000678:	0026      	movs	r6, r4
 800067a:	4657      	mov	r7, sl
 800067c:	40be      	lsls	r6, r7
 800067e:	0033      	movs	r3, r6
 8000680:	0026      	movs	r6, r4
 8000682:	4667      	mov	r7, ip
 8000684:	40be      	lsls	r6, r7
 8000686:	0032      	movs	r2, r6
 8000688:	1a80      	subs	r0, r0, r2
 800068a:	4199      	sbcs	r1, r3
 800068c:	9000      	str	r0, [sp, #0]
 800068e:	9101      	str	r1, [sp, #4]
 8000690:	e7ac      	b.n	80005ec <__udivmoddi4+0x80>
 8000692:	4662      	mov	r2, ip
 8000694:	2320      	movs	r3, #32
 8000696:	1a9b      	subs	r3, r3, r2
 8000698:	464a      	mov	r2, r9
 800069a:	40da      	lsrs	r2, r3
 800069c:	4661      	mov	r1, ip
 800069e:	0013      	movs	r3, r2
 80006a0:	4642      	mov	r2, r8
 80006a2:	408a      	lsls	r2, r1
 80006a4:	0017      	movs	r7, r2
 80006a6:	431f      	orrs	r7, r3
 80006a8:	e780      	b.n	80005ac <__udivmoddi4+0x40>
 80006aa:	4662      	mov	r2, ip
 80006ac:	2320      	movs	r3, #32
 80006ae:	1a9b      	subs	r3, r3, r2
 80006b0:	002a      	movs	r2, r5
 80006b2:	4666      	mov	r6, ip
 80006b4:	409a      	lsls	r2, r3
 80006b6:	0023      	movs	r3, r4
 80006b8:	40f3      	lsrs	r3, r6
 80006ba:	4313      	orrs	r3, r2
 80006bc:	e7d4      	b.n	8000668 <__udivmoddi4+0xfc>
 80006be:	4662      	mov	r2, ip
 80006c0:	2320      	movs	r3, #32
 80006c2:	2100      	movs	r1, #0
 80006c4:	1a9b      	subs	r3, r3, r2
 80006c6:	2200      	movs	r2, #0
 80006c8:	9100      	str	r1, [sp, #0]
 80006ca:	9201      	str	r2, [sp, #4]
 80006cc:	2201      	movs	r2, #1
 80006ce:	40da      	lsrs	r2, r3
 80006d0:	9201      	str	r2, [sp, #4]
 80006d2:	e780      	b.n	80005d6 <__udivmoddi4+0x6a>
 80006d4:	2320      	movs	r3, #32
 80006d6:	4662      	mov	r2, ip
 80006d8:	0026      	movs	r6, r4
 80006da:	1a9b      	subs	r3, r3, r2
 80006dc:	40de      	lsrs	r6, r3
 80006de:	002f      	movs	r7, r5
 80006e0:	46b0      	mov	r8, r6
 80006e2:	4666      	mov	r6, ip
 80006e4:	40b7      	lsls	r7, r6
 80006e6:	4646      	mov	r6, r8
 80006e8:	003b      	movs	r3, r7
 80006ea:	4333      	orrs	r3, r6
 80006ec:	e7c8      	b.n	8000680 <__udivmoddi4+0x114>
 80006ee:	46c0      	nop			; (mov r8, r8)

080006f0 <__aeabi_fdiv>:
 80006f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80006f2:	4657      	mov	r7, sl
 80006f4:	464e      	mov	r6, r9
 80006f6:	4645      	mov	r5, r8
 80006f8:	46de      	mov	lr, fp
 80006fa:	0244      	lsls	r4, r0, #9
 80006fc:	b5e0      	push	{r5, r6, r7, lr}
 80006fe:	0046      	lsls	r6, r0, #1
 8000700:	4688      	mov	r8, r1
 8000702:	0a64      	lsrs	r4, r4, #9
 8000704:	0e36      	lsrs	r6, r6, #24
 8000706:	0fc7      	lsrs	r7, r0, #31
 8000708:	2e00      	cmp	r6, #0
 800070a:	d063      	beq.n	80007d4 <__aeabi_fdiv+0xe4>
 800070c:	2eff      	cmp	r6, #255	; 0xff
 800070e:	d024      	beq.n	800075a <__aeabi_fdiv+0x6a>
 8000710:	2380      	movs	r3, #128	; 0x80
 8000712:	00e4      	lsls	r4, r4, #3
 8000714:	04db      	lsls	r3, r3, #19
 8000716:	431c      	orrs	r4, r3
 8000718:	2300      	movs	r3, #0
 800071a:	4699      	mov	r9, r3
 800071c:	469b      	mov	fp, r3
 800071e:	3e7f      	subs	r6, #127	; 0x7f
 8000720:	4643      	mov	r3, r8
 8000722:	4642      	mov	r2, r8
 8000724:	025d      	lsls	r5, r3, #9
 8000726:	0fd2      	lsrs	r2, r2, #31
 8000728:	005b      	lsls	r3, r3, #1
 800072a:	0a6d      	lsrs	r5, r5, #9
 800072c:	0e1b      	lsrs	r3, r3, #24
 800072e:	4690      	mov	r8, r2
 8000730:	4692      	mov	sl, r2
 8000732:	d065      	beq.n	8000800 <__aeabi_fdiv+0x110>
 8000734:	2bff      	cmp	r3, #255	; 0xff
 8000736:	d055      	beq.n	80007e4 <__aeabi_fdiv+0xf4>
 8000738:	2280      	movs	r2, #128	; 0x80
 800073a:	2100      	movs	r1, #0
 800073c:	00ed      	lsls	r5, r5, #3
 800073e:	04d2      	lsls	r2, r2, #19
 8000740:	3b7f      	subs	r3, #127	; 0x7f
 8000742:	4315      	orrs	r5, r2
 8000744:	1af6      	subs	r6, r6, r3
 8000746:	4643      	mov	r3, r8
 8000748:	464a      	mov	r2, r9
 800074a:	407b      	eors	r3, r7
 800074c:	2a0f      	cmp	r2, #15
 800074e:	d900      	bls.n	8000752 <__aeabi_fdiv+0x62>
 8000750:	e08d      	b.n	800086e <__aeabi_fdiv+0x17e>
 8000752:	486d      	ldr	r0, [pc, #436]	; (8000908 <__aeabi_fdiv+0x218>)
 8000754:	0092      	lsls	r2, r2, #2
 8000756:	5882      	ldr	r2, [r0, r2]
 8000758:	4697      	mov	pc, r2
 800075a:	2c00      	cmp	r4, #0
 800075c:	d154      	bne.n	8000808 <__aeabi_fdiv+0x118>
 800075e:	2308      	movs	r3, #8
 8000760:	4699      	mov	r9, r3
 8000762:	3b06      	subs	r3, #6
 8000764:	26ff      	movs	r6, #255	; 0xff
 8000766:	469b      	mov	fp, r3
 8000768:	e7da      	b.n	8000720 <__aeabi_fdiv+0x30>
 800076a:	2500      	movs	r5, #0
 800076c:	4653      	mov	r3, sl
 800076e:	2902      	cmp	r1, #2
 8000770:	d01b      	beq.n	80007aa <__aeabi_fdiv+0xba>
 8000772:	2903      	cmp	r1, #3
 8000774:	d100      	bne.n	8000778 <__aeabi_fdiv+0x88>
 8000776:	e0bf      	b.n	80008f8 <__aeabi_fdiv+0x208>
 8000778:	2901      	cmp	r1, #1
 800077a:	d028      	beq.n	80007ce <__aeabi_fdiv+0xde>
 800077c:	0030      	movs	r0, r6
 800077e:	307f      	adds	r0, #127	; 0x7f
 8000780:	2800      	cmp	r0, #0
 8000782:	dd20      	ble.n	80007c6 <__aeabi_fdiv+0xd6>
 8000784:	076a      	lsls	r2, r5, #29
 8000786:	d004      	beq.n	8000792 <__aeabi_fdiv+0xa2>
 8000788:	220f      	movs	r2, #15
 800078a:	402a      	ands	r2, r5
 800078c:	2a04      	cmp	r2, #4
 800078e:	d000      	beq.n	8000792 <__aeabi_fdiv+0xa2>
 8000790:	3504      	adds	r5, #4
 8000792:	012a      	lsls	r2, r5, #4
 8000794:	d503      	bpl.n	800079e <__aeabi_fdiv+0xae>
 8000796:	0030      	movs	r0, r6
 8000798:	4a5c      	ldr	r2, [pc, #368]	; (800090c <__aeabi_fdiv+0x21c>)
 800079a:	3080      	adds	r0, #128	; 0x80
 800079c:	4015      	ands	r5, r2
 800079e:	28fe      	cmp	r0, #254	; 0xfe
 80007a0:	dc03      	bgt.n	80007aa <__aeabi_fdiv+0xba>
 80007a2:	01ac      	lsls	r4, r5, #6
 80007a4:	0a64      	lsrs	r4, r4, #9
 80007a6:	b2c2      	uxtb	r2, r0
 80007a8:	e001      	b.n	80007ae <__aeabi_fdiv+0xbe>
 80007aa:	22ff      	movs	r2, #255	; 0xff
 80007ac:	2400      	movs	r4, #0
 80007ae:	0264      	lsls	r4, r4, #9
 80007b0:	05d2      	lsls	r2, r2, #23
 80007b2:	0a60      	lsrs	r0, r4, #9
 80007b4:	07db      	lsls	r3, r3, #31
 80007b6:	4310      	orrs	r0, r2
 80007b8:	4318      	orrs	r0, r3
 80007ba:	bc3c      	pop	{r2, r3, r4, r5}
 80007bc:	4690      	mov	r8, r2
 80007be:	4699      	mov	r9, r3
 80007c0:	46a2      	mov	sl, r4
 80007c2:	46ab      	mov	fp, r5
 80007c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80007c6:	2201      	movs	r2, #1
 80007c8:	1a10      	subs	r0, r2, r0
 80007ca:	281b      	cmp	r0, #27
 80007cc:	dd7c      	ble.n	80008c8 <__aeabi_fdiv+0x1d8>
 80007ce:	2200      	movs	r2, #0
 80007d0:	2400      	movs	r4, #0
 80007d2:	e7ec      	b.n	80007ae <__aeabi_fdiv+0xbe>
 80007d4:	2c00      	cmp	r4, #0
 80007d6:	d11d      	bne.n	8000814 <__aeabi_fdiv+0x124>
 80007d8:	2304      	movs	r3, #4
 80007da:	4699      	mov	r9, r3
 80007dc:	3b03      	subs	r3, #3
 80007de:	2600      	movs	r6, #0
 80007e0:	469b      	mov	fp, r3
 80007e2:	e79d      	b.n	8000720 <__aeabi_fdiv+0x30>
 80007e4:	3eff      	subs	r6, #255	; 0xff
 80007e6:	2d00      	cmp	r5, #0
 80007e8:	d120      	bne.n	800082c <__aeabi_fdiv+0x13c>
 80007ea:	2102      	movs	r1, #2
 80007ec:	4643      	mov	r3, r8
 80007ee:	464a      	mov	r2, r9
 80007f0:	407b      	eors	r3, r7
 80007f2:	430a      	orrs	r2, r1
 80007f4:	2a0f      	cmp	r2, #15
 80007f6:	d8d8      	bhi.n	80007aa <__aeabi_fdiv+0xba>
 80007f8:	4845      	ldr	r0, [pc, #276]	; (8000910 <__aeabi_fdiv+0x220>)
 80007fa:	0092      	lsls	r2, r2, #2
 80007fc:	5882      	ldr	r2, [r0, r2]
 80007fe:	4697      	mov	pc, r2
 8000800:	2d00      	cmp	r5, #0
 8000802:	d119      	bne.n	8000838 <__aeabi_fdiv+0x148>
 8000804:	2101      	movs	r1, #1
 8000806:	e7f1      	b.n	80007ec <__aeabi_fdiv+0xfc>
 8000808:	230c      	movs	r3, #12
 800080a:	4699      	mov	r9, r3
 800080c:	3b09      	subs	r3, #9
 800080e:	26ff      	movs	r6, #255	; 0xff
 8000810:	469b      	mov	fp, r3
 8000812:	e785      	b.n	8000720 <__aeabi_fdiv+0x30>
 8000814:	0020      	movs	r0, r4
 8000816:	f002 fa71 	bl	8002cfc <__clzsi2>
 800081a:	2676      	movs	r6, #118	; 0x76
 800081c:	1f43      	subs	r3, r0, #5
 800081e:	409c      	lsls	r4, r3
 8000820:	2300      	movs	r3, #0
 8000822:	4276      	negs	r6, r6
 8000824:	1a36      	subs	r6, r6, r0
 8000826:	4699      	mov	r9, r3
 8000828:	469b      	mov	fp, r3
 800082a:	e779      	b.n	8000720 <__aeabi_fdiv+0x30>
 800082c:	464a      	mov	r2, r9
 800082e:	2303      	movs	r3, #3
 8000830:	431a      	orrs	r2, r3
 8000832:	4691      	mov	r9, r2
 8000834:	2103      	movs	r1, #3
 8000836:	e786      	b.n	8000746 <__aeabi_fdiv+0x56>
 8000838:	0028      	movs	r0, r5
 800083a:	f002 fa5f 	bl	8002cfc <__clzsi2>
 800083e:	1f43      	subs	r3, r0, #5
 8000840:	1836      	adds	r6, r6, r0
 8000842:	409d      	lsls	r5, r3
 8000844:	3676      	adds	r6, #118	; 0x76
 8000846:	2100      	movs	r1, #0
 8000848:	e77d      	b.n	8000746 <__aeabi_fdiv+0x56>
 800084a:	2480      	movs	r4, #128	; 0x80
 800084c:	2300      	movs	r3, #0
 800084e:	03e4      	lsls	r4, r4, #15
 8000850:	22ff      	movs	r2, #255	; 0xff
 8000852:	e7ac      	b.n	80007ae <__aeabi_fdiv+0xbe>
 8000854:	2500      	movs	r5, #0
 8000856:	2380      	movs	r3, #128	; 0x80
 8000858:	03db      	lsls	r3, r3, #15
 800085a:	421c      	tst	r4, r3
 800085c:	d028      	beq.n	80008b0 <__aeabi_fdiv+0x1c0>
 800085e:	421d      	tst	r5, r3
 8000860:	d126      	bne.n	80008b0 <__aeabi_fdiv+0x1c0>
 8000862:	432b      	orrs	r3, r5
 8000864:	025c      	lsls	r4, r3, #9
 8000866:	0a64      	lsrs	r4, r4, #9
 8000868:	4643      	mov	r3, r8
 800086a:	22ff      	movs	r2, #255	; 0xff
 800086c:	e79f      	b.n	80007ae <__aeabi_fdiv+0xbe>
 800086e:	0162      	lsls	r2, r4, #5
 8000870:	016c      	lsls	r4, r5, #5
 8000872:	42a2      	cmp	r2, r4
 8000874:	d224      	bcs.n	80008c0 <__aeabi_fdiv+0x1d0>
 8000876:	211b      	movs	r1, #27
 8000878:	2500      	movs	r5, #0
 800087a:	3e01      	subs	r6, #1
 800087c:	2701      	movs	r7, #1
 800087e:	0010      	movs	r0, r2
 8000880:	006d      	lsls	r5, r5, #1
 8000882:	0052      	lsls	r2, r2, #1
 8000884:	2800      	cmp	r0, #0
 8000886:	db01      	blt.n	800088c <__aeabi_fdiv+0x19c>
 8000888:	4294      	cmp	r4, r2
 800088a:	d801      	bhi.n	8000890 <__aeabi_fdiv+0x1a0>
 800088c:	1b12      	subs	r2, r2, r4
 800088e:	433d      	orrs	r5, r7
 8000890:	3901      	subs	r1, #1
 8000892:	2900      	cmp	r1, #0
 8000894:	d1f3      	bne.n	800087e <__aeabi_fdiv+0x18e>
 8000896:	0014      	movs	r4, r2
 8000898:	1e62      	subs	r2, r4, #1
 800089a:	4194      	sbcs	r4, r2
 800089c:	4325      	orrs	r5, r4
 800089e:	e76d      	b.n	800077c <__aeabi_fdiv+0x8c>
 80008a0:	46ba      	mov	sl, r7
 80008a2:	4659      	mov	r1, fp
 80008a4:	0025      	movs	r5, r4
 80008a6:	4653      	mov	r3, sl
 80008a8:	2902      	cmp	r1, #2
 80008aa:	d000      	beq.n	80008ae <__aeabi_fdiv+0x1be>
 80008ac:	e761      	b.n	8000772 <__aeabi_fdiv+0x82>
 80008ae:	e77c      	b.n	80007aa <__aeabi_fdiv+0xba>
 80008b0:	2380      	movs	r3, #128	; 0x80
 80008b2:	03db      	lsls	r3, r3, #15
 80008b4:	431c      	orrs	r4, r3
 80008b6:	0264      	lsls	r4, r4, #9
 80008b8:	0a64      	lsrs	r4, r4, #9
 80008ba:	003b      	movs	r3, r7
 80008bc:	22ff      	movs	r2, #255	; 0xff
 80008be:	e776      	b.n	80007ae <__aeabi_fdiv+0xbe>
 80008c0:	1b12      	subs	r2, r2, r4
 80008c2:	211a      	movs	r1, #26
 80008c4:	2501      	movs	r5, #1
 80008c6:	e7d9      	b.n	800087c <__aeabi_fdiv+0x18c>
 80008c8:	369e      	adds	r6, #158	; 0x9e
 80008ca:	002a      	movs	r2, r5
 80008cc:	40b5      	lsls	r5, r6
 80008ce:	002c      	movs	r4, r5
 80008d0:	40c2      	lsrs	r2, r0
 80008d2:	1e65      	subs	r5, r4, #1
 80008d4:	41ac      	sbcs	r4, r5
 80008d6:	4314      	orrs	r4, r2
 80008d8:	0762      	lsls	r2, r4, #29
 80008da:	d004      	beq.n	80008e6 <__aeabi_fdiv+0x1f6>
 80008dc:	220f      	movs	r2, #15
 80008de:	4022      	ands	r2, r4
 80008e0:	2a04      	cmp	r2, #4
 80008e2:	d000      	beq.n	80008e6 <__aeabi_fdiv+0x1f6>
 80008e4:	3404      	adds	r4, #4
 80008e6:	0162      	lsls	r2, r4, #5
 80008e8:	d403      	bmi.n	80008f2 <__aeabi_fdiv+0x202>
 80008ea:	01a4      	lsls	r4, r4, #6
 80008ec:	0a64      	lsrs	r4, r4, #9
 80008ee:	2200      	movs	r2, #0
 80008f0:	e75d      	b.n	80007ae <__aeabi_fdiv+0xbe>
 80008f2:	2201      	movs	r2, #1
 80008f4:	2400      	movs	r4, #0
 80008f6:	e75a      	b.n	80007ae <__aeabi_fdiv+0xbe>
 80008f8:	2480      	movs	r4, #128	; 0x80
 80008fa:	03e4      	lsls	r4, r4, #15
 80008fc:	432c      	orrs	r4, r5
 80008fe:	0264      	lsls	r4, r4, #9
 8000900:	0a64      	lsrs	r4, r4, #9
 8000902:	22ff      	movs	r2, #255	; 0xff
 8000904:	e753      	b.n	80007ae <__aeabi_fdiv+0xbe>
 8000906:	46c0      	nop			; (mov r8, r8)
 8000908:	0800e74c 	.word	0x0800e74c
 800090c:	f7ffffff 	.word	0xf7ffffff
 8000910:	0800e78c 	.word	0x0800e78c

08000914 <__aeabi_fmul>:
 8000914:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000916:	464e      	mov	r6, r9
 8000918:	4657      	mov	r7, sl
 800091a:	4645      	mov	r5, r8
 800091c:	46de      	mov	lr, fp
 800091e:	b5e0      	push	{r5, r6, r7, lr}
 8000920:	0243      	lsls	r3, r0, #9
 8000922:	0a5b      	lsrs	r3, r3, #9
 8000924:	0045      	lsls	r5, r0, #1
 8000926:	b083      	sub	sp, #12
 8000928:	1c0f      	adds	r7, r1, #0
 800092a:	4699      	mov	r9, r3
 800092c:	0e2d      	lsrs	r5, r5, #24
 800092e:	0fc6      	lsrs	r6, r0, #31
 8000930:	2d00      	cmp	r5, #0
 8000932:	d057      	beq.n	80009e4 <__aeabi_fmul+0xd0>
 8000934:	2dff      	cmp	r5, #255	; 0xff
 8000936:	d024      	beq.n	8000982 <__aeabi_fmul+0x6e>
 8000938:	2080      	movs	r0, #128	; 0x80
 800093a:	00db      	lsls	r3, r3, #3
 800093c:	04c0      	lsls	r0, r0, #19
 800093e:	4318      	orrs	r0, r3
 8000940:	2300      	movs	r3, #0
 8000942:	4681      	mov	r9, r0
 8000944:	469a      	mov	sl, r3
 8000946:	469b      	mov	fp, r3
 8000948:	3d7f      	subs	r5, #127	; 0x7f
 800094a:	027c      	lsls	r4, r7, #9
 800094c:	007a      	lsls	r2, r7, #1
 800094e:	0ffb      	lsrs	r3, r7, #31
 8000950:	0a64      	lsrs	r4, r4, #9
 8000952:	0e12      	lsrs	r2, r2, #24
 8000954:	4698      	mov	r8, r3
 8000956:	d023      	beq.n	80009a0 <__aeabi_fmul+0x8c>
 8000958:	2aff      	cmp	r2, #255	; 0xff
 800095a:	d04b      	beq.n	80009f4 <__aeabi_fmul+0xe0>
 800095c:	00e3      	lsls	r3, r4, #3
 800095e:	2480      	movs	r4, #128	; 0x80
 8000960:	2000      	movs	r0, #0
 8000962:	04e4      	lsls	r4, r4, #19
 8000964:	3a7f      	subs	r2, #127	; 0x7f
 8000966:	431c      	orrs	r4, r3
 8000968:	18ad      	adds	r5, r5, r2
 800096a:	1c6b      	adds	r3, r5, #1
 800096c:	4647      	mov	r7, r8
 800096e:	9301      	str	r3, [sp, #4]
 8000970:	4653      	mov	r3, sl
 8000972:	4077      	eors	r7, r6
 8000974:	003a      	movs	r2, r7
 8000976:	2b0f      	cmp	r3, #15
 8000978:	d848      	bhi.n	8000a0c <__aeabi_fmul+0xf8>
 800097a:	497d      	ldr	r1, [pc, #500]	; (8000b70 <__aeabi_fmul+0x25c>)
 800097c:	009b      	lsls	r3, r3, #2
 800097e:	58cb      	ldr	r3, [r1, r3]
 8000980:	469f      	mov	pc, r3
 8000982:	2b00      	cmp	r3, #0
 8000984:	d000      	beq.n	8000988 <__aeabi_fmul+0x74>
 8000986:	e085      	b.n	8000a94 <__aeabi_fmul+0x180>
 8000988:	3308      	adds	r3, #8
 800098a:	469a      	mov	sl, r3
 800098c:	3b06      	subs	r3, #6
 800098e:	469b      	mov	fp, r3
 8000990:	027c      	lsls	r4, r7, #9
 8000992:	007a      	lsls	r2, r7, #1
 8000994:	0ffb      	lsrs	r3, r7, #31
 8000996:	25ff      	movs	r5, #255	; 0xff
 8000998:	0a64      	lsrs	r4, r4, #9
 800099a:	0e12      	lsrs	r2, r2, #24
 800099c:	4698      	mov	r8, r3
 800099e:	d1db      	bne.n	8000958 <__aeabi_fmul+0x44>
 80009a0:	2c00      	cmp	r4, #0
 80009a2:	d000      	beq.n	80009a6 <__aeabi_fmul+0x92>
 80009a4:	e090      	b.n	8000ac8 <__aeabi_fmul+0x1b4>
 80009a6:	4652      	mov	r2, sl
 80009a8:	2301      	movs	r3, #1
 80009aa:	431a      	orrs	r2, r3
 80009ac:	4692      	mov	sl, r2
 80009ae:	2001      	movs	r0, #1
 80009b0:	e7db      	b.n	800096a <__aeabi_fmul+0x56>
 80009b2:	464c      	mov	r4, r9
 80009b4:	4658      	mov	r0, fp
 80009b6:	0017      	movs	r7, r2
 80009b8:	2802      	cmp	r0, #2
 80009ba:	d024      	beq.n	8000a06 <__aeabi_fmul+0xf2>
 80009bc:	2803      	cmp	r0, #3
 80009be:	d100      	bne.n	80009c2 <__aeabi_fmul+0xae>
 80009c0:	e0cf      	b.n	8000b62 <__aeabi_fmul+0x24e>
 80009c2:	2200      	movs	r2, #0
 80009c4:	2300      	movs	r3, #0
 80009c6:	2801      	cmp	r0, #1
 80009c8:	d14d      	bne.n	8000a66 <__aeabi_fmul+0x152>
 80009ca:	0258      	lsls	r0, r3, #9
 80009cc:	05d2      	lsls	r2, r2, #23
 80009ce:	0a40      	lsrs	r0, r0, #9
 80009d0:	07ff      	lsls	r7, r7, #31
 80009d2:	4310      	orrs	r0, r2
 80009d4:	4338      	orrs	r0, r7
 80009d6:	b003      	add	sp, #12
 80009d8:	bc3c      	pop	{r2, r3, r4, r5}
 80009da:	4690      	mov	r8, r2
 80009dc:	4699      	mov	r9, r3
 80009de:	46a2      	mov	sl, r4
 80009e0:	46ab      	mov	fp, r5
 80009e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80009e4:	2b00      	cmp	r3, #0
 80009e6:	d15b      	bne.n	8000aa0 <__aeabi_fmul+0x18c>
 80009e8:	2304      	movs	r3, #4
 80009ea:	469a      	mov	sl, r3
 80009ec:	3b03      	subs	r3, #3
 80009ee:	2500      	movs	r5, #0
 80009f0:	469b      	mov	fp, r3
 80009f2:	e7aa      	b.n	800094a <__aeabi_fmul+0x36>
 80009f4:	35ff      	adds	r5, #255	; 0xff
 80009f6:	2c00      	cmp	r4, #0
 80009f8:	d160      	bne.n	8000abc <__aeabi_fmul+0x1a8>
 80009fa:	4652      	mov	r2, sl
 80009fc:	2302      	movs	r3, #2
 80009fe:	431a      	orrs	r2, r3
 8000a00:	4692      	mov	sl, r2
 8000a02:	2002      	movs	r0, #2
 8000a04:	e7b1      	b.n	800096a <__aeabi_fmul+0x56>
 8000a06:	22ff      	movs	r2, #255	; 0xff
 8000a08:	2300      	movs	r3, #0
 8000a0a:	e7de      	b.n	80009ca <__aeabi_fmul+0xb6>
 8000a0c:	464b      	mov	r3, r9
 8000a0e:	0c1b      	lsrs	r3, r3, #16
 8000a10:	469c      	mov	ip, r3
 8000a12:	464b      	mov	r3, r9
 8000a14:	0426      	lsls	r6, r4, #16
 8000a16:	0c36      	lsrs	r6, r6, #16
 8000a18:	0418      	lsls	r0, r3, #16
 8000a1a:	4661      	mov	r1, ip
 8000a1c:	0033      	movs	r3, r6
 8000a1e:	0c22      	lsrs	r2, r4, #16
 8000a20:	4664      	mov	r4, ip
 8000a22:	0c00      	lsrs	r0, r0, #16
 8000a24:	4343      	muls	r3, r0
 8000a26:	434e      	muls	r6, r1
 8000a28:	4350      	muls	r0, r2
 8000a2a:	4354      	muls	r4, r2
 8000a2c:	1980      	adds	r0, r0, r6
 8000a2e:	0c1a      	lsrs	r2, r3, #16
 8000a30:	1812      	adds	r2, r2, r0
 8000a32:	4296      	cmp	r6, r2
 8000a34:	d903      	bls.n	8000a3e <__aeabi_fmul+0x12a>
 8000a36:	2180      	movs	r1, #128	; 0x80
 8000a38:	0249      	lsls	r1, r1, #9
 8000a3a:	468c      	mov	ip, r1
 8000a3c:	4464      	add	r4, ip
 8000a3e:	041b      	lsls	r3, r3, #16
 8000a40:	0c1b      	lsrs	r3, r3, #16
 8000a42:	0410      	lsls	r0, r2, #16
 8000a44:	18c0      	adds	r0, r0, r3
 8000a46:	0183      	lsls	r3, r0, #6
 8000a48:	1e5e      	subs	r6, r3, #1
 8000a4a:	41b3      	sbcs	r3, r6
 8000a4c:	0e80      	lsrs	r0, r0, #26
 8000a4e:	4318      	orrs	r0, r3
 8000a50:	0c13      	lsrs	r3, r2, #16
 8000a52:	191b      	adds	r3, r3, r4
 8000a54:	019b      	lsls	r3, r3, #6
 8000a56:	4303      	orrs	r3, r0
 8000a58:	001c      	movs	r4, r3
 8000a5a:	0123      	lsls	r3, r4, #4
 8000a5c:	d579      	bpl.n	8000b52 <__aeabi_fmul+0x23e>
 8000a5e:	2301      	movs	r3, #1
 8000a60:	0862      	lsrs	r2, r4, #1
 8000a62:	401c      	ands	r4, r3
 8000a64:	4314      	orrs	r4, r2
 8000a66:	9a01      	ldr	r2, [sp, #4]
 8000a68:	327f      	adds	r2, #127	; 0x7f
 8000a6a:	2a00      	cmp	r2, #0
 8000a6c:	dd4d      	ble.n	8000b0a <__aeabi_fmul+0x1f6>
 8000a6e:	0763      	lsls	r3, r4, #29
 8000a70:	d004      	beq.n	8000a7c <__aeabi_fmul+0x168>
 8000a72:	230f      	movs	r3, #15
 8000a74:	4023      	ands	r3, r4
 8000a76:	2b04      	cmp	r3, #4
 8000a78:	d000      	beq.n	8000a7c <__aeabi_fmul+0x168>
 8000a7a:	3404      	adds	r4, #4
 8000a7c:	0123      	lsls	r3, r4, #4
 8000a7e:	d503      	bpl.n	8000a88 <__aeabi_fmul+0x174>
 8000a80:	4b3c      	ldr	r3, [pc, #240]	; (8000b74 <__aeabi_fmul+0x260>)
 8000a82:	9a01      	ldr	r2, [sp, #4]
 8000a84:	401c      	ands	r4, r3
 8000a86:	3280      	adds	r2, #128	; 0x80
 8000a88:	2afe      	cmp	r2, #254	; 0xfe
 8000a8a:	dcbc      	bgt.n	8000a06 <__aeabi_fmul+0xf2>
 8000a8c:	01a3      	lsls	r3, r4, #6
 8000a8e:	0a5b      	lsrs	r3, r3, #9
 8000a90:	b2d2      	uxtb	r2, r2
 8000a92:	e79a      	b.n	80009ca <__aeabi_fmul+0xb6>
 8000a94:	230c      	movs	r3, #12
 8000a96:	469a      	mov	sl, r3
 8000a98:	3b09      	subs	r3, #9
 8000a9a:	25ff      	movs	r5, #255	; 0xff
 8000a9c:	469b      	mov	fp, r3
 8000a9e:	e754      	b.n	800094a <__aeabi_fmul+0x36>
 8000aa0:	0018      	movs	r0, r3
 8000aa2:	f002 f92b 	bl	8002cfc <__clzsi2>
 8000aa6:	464a      	mov	r2, r9
 8000aa8:	1f43      	subs	r3, r0, #5
 8000aaa:	2576      	movs	r5, #118	; 0x76
 8000aac:	409a      	lsls	r2, r3
 8000aae:	2300      	movs	r3, #0
 8000ab0:	426d      	negs	r5, r5
 8000ab2:	4691      	mov	r9, r2
 8000ab4:	1a2d      	subs	r5, r5, r0
 8000ab6:	469a      	mov	sl, r3
 8000ab8:	469b      	mov	fp, r3
 8000aba:	e746      	b.n	800094a <__aeabi_fmul+0x36>
 8000abc:	4652      	mov	r2, sl
 8000abe:	2303      	movs	r3, #3
 8000ac0:	431a      	orrs	r2, r3
 8000ac2:	4692      	mov	sl, r2
 8000ac4:	2003      	movs	r0, #3
 8000ac6:	e750      	b.n	800096a <__aeabi_fmul+0x56>
 8000ac8:	0020      	movs	r0, r4
 8000aca:	f002 f917 	bl	8002cfc <__clzsi2>
 8000ace:	1f43      	subs	r3, r0, #5
 8000ad0:	1a2d      	subs	r5, r5, r0
 8000ad2:	409c      	lsls	r4, r3
 8000ad4:	3d76      	subs	r5, #118	; 0x76
 8000ad6:	2000      	movs	r0, #0
 8000ad8:	e747      	b.n	800096a <__aeabi_fmul+0x56>
 8000ada:	2380      	movs	r3, #128	; 0x80
 8000adc:	2700      	movs	r7, #0
 8000ade:	03db      	lsls	r3, r3, #15
 8000ae0:	22ff      	movs	r2, #255	; 0xff
 8000ae2:	e772      	b.n	80009ca <__aeabi_fmul+0xb6>
 8000ae4:	4642      	mov	r2, r8
 8000ae6:	e766      	b.n	80009b6 <__aeabi_fmul+0xa2>
 8000ae8:	464c      	mov	r4, r9
 8000aea:	0032      	movs	r2, r6
 8000aec:	4658      	mov	r0, fp
 8000aee:	e762      	b.n	80009b6 <__aeabi_fmul+0xa2>
 8000af0:	2380      	movs	r3, #128	; 0x80
 8000af2:	464a      	mov	r2, r9
 8000af4:	03db      	lsls	r3, r3, #15
 8000af6:	421a      	tst	r2, r3
 8000af8:	d022      	beq.n	8000b40 <__aeabi_fmul+0x22c>
 8000afa:	421c      	tst	r4, r3
 8000afc:	d120      	bne.n	8000b40 <__aeabi_fmul+0x22c>
 8000afe:	4323      	orrs	r3, r4
 8000b00:	025b      	lsls	r3, r3, #9
 8000b02:	0a5b      	lsrs	r3, r3, #9
 8000b04:	4647      	mov	r7, r8
 8000b06:	22ff      	movs	r2, #255	; 0xff
 8000b08:	e75f      	b.n	80009ca <__aeabi_fmul+0xb6>
 8000b0a:	2301      	movs	r3, #1
 8000b0c:	1a9a      	subs	r2, r3, r2
 8000b0e:	2a1b      	cmp	r2, #27
 8000b10:	dc21      	bgt.n	8000b56 <__aeabi_fmul+0x242>
 8000b12:	0023      	movs	r3, r4
 8000b14:	9901      	ldr	r1, [sp, #4]
 8000b16:	40d3      	lsrs	r3, r2
 8000b18:	319e      	adds	r1, #158	; 0x9e
 8000b1a:	408c      	lsls	r4, r1
 8000b1c:	001a      	movs	r2, r3
 8000b1e:	0023      	movs	r3, r4
 8000b20:	1e5c      	subs	r4, r3, #1
 8000b22:	41a3      	sbcs	r3, r4
 8000b24:	4313      	orrs	r3, r2
 8000b26:	075a      	lsls	r2, r3, #29
 8000b28:	d004      	beq.n	8000b34 <__aeabi_fmul+0x220>
 8000b2a:	220f      	movs	r2, #15
 8000b2c:	401a      	ands	r2, r3
 8000b2e:	2a04      	cmp	r2, #4
 8000b30:	d000      	beq.n	8000b34 <__aeabi_fmul+0x220>
 8000b32:	3304      	adds	r3, #4
 8000b34:	015a      	lsls	r2, r3, #5
 8000b36:	d411      	bmi.n	8000b5c <__aeabi_fmul+0x248>
 8000b38:	019b      	lsls	r3, r3, #6
 8000b3a:	0a5b      	lsrs	r3, r3, #9
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	e744      	b.n	80009ca <__aeabi_fmul+0xb6>
 8000b40:	2380      	movs	r3, #128	; 0x80
 8000b42:	464a      	mov	r2, r9
 8000b44:	03db      	lsls	r3, r3, #15
 8000b46:	4313      	orrs	r3, r2
 8000b48:	025b      	lsls	r3, r3, #9
 8000b4a:	0a5b      	lsrs	r3, r3, #9
 8000b4c:	0037      	movs	r7, r6
 8000b4e:	22ff      	movs	r2, #255	; 0xff
 8000b50:	e73b      	b.n	80009ca <__aeabi_fmul+0xb6>
 8000b52:	9501      	str	r5, [sp, #4]
 8000b54:	e787      	b.n	8000a66 <__aeabi_fmul+0x152>
 8000b56:	2200      	movs	r2, #0
 8000b58:	2300      	movs	r3, #0
 8000b5a:	e736      	b.n	80009ca <__aeabi_fmul+0xb6>
 8000b5c:	2201      	movs	r2, #1
 8000b5e:	2300      	movs	r3, #0
 8000b60:	e733      	b.n	80009ca <__aeabi_fmul+0xb6>
 8000b62:	2380      	movs	r3, #128	; 0x80
 8000b64:	03db      	lsls	r3, r3, #15
 8000b66:	4323      	orrs	r3, r4
 8000b68:	025b      	lsls	r3, r3, #9
 8000b6a:	0a5b      	lsrs	r3, r3, #9
 8000b6c:	22ff      	movs	r2, #255	; 0xff
 8000b6e:	e72c      	b.n	80009ca <__aeabi_fmul+0xb6>
 8000b70:	0800e7cc 	.word	0x0800e7cc
 8000b74:	f7ffffff 	.word	0xf7ffffff

08000b78 <__aeabi_fsub>:
 8000b78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000b7a:	4647      	mov	r7, r8
 8000b7c:	46ce      	mov	lr, r9
 8000b7e:	0044      	lsls	r4, r0, #1
 8000b80:	0fc2      	lsrs	r2, r0, #31
 8000b82:	b580      	push	{r7, lr}
 8000b84:	0247      	lsls	r7, r0, #9
 8000b86:	0248      	lsls	r0, r1, #9
 8000b88:	0a40      	lsrs	r0, r0, #9
 8000b8a:	4684      	mov	ip, r0
 8000b8c:	4666      	mov	r6, ip
 8000b8e:	0048      	lsls	r0, r1, #1
 8000b90:	0a7f      	lsrs	r7, r7, #9
 8000b92:	0e24      	lsrs	r4, r4, #24
 8000b94:	00f6      	lsls	r6, r6, #3
 8000b96:	0025      	movs	r5, r4
 8000b98:	4690      	mov	r8, r2
 8000b9a:	00fb      	lsls	r3, r7, #3
 8000b9c:	0e00      	lsrs	r0, r0, #24
 8000b9e:	0fc9      	lsrs	r1, r1, #31
 8000ba0:	46b1      	mov	r9, r6
 8000ba2:	28ff      	cmp	r0, #255	; 0xff
 8000ba4:	d100      	bne.n	8000ba8 <__aeabi_fsub+0x30>
 8000ba6:	e085      	b.n	8000cb4 <__aeabi_fsub+0x13c>
 8000ba8:	2601      	movs	r6, #1
 8000baa:	4071      	eors	r1, r6
 8000bac:	1a26      	subs	r6, r4, r0
 8000bae:	4291      	cmp	r1, r2
 8000bb0:	d057      	beq.n	8000c62 <__aeabi_fsub+0xea>
 8000bb2:	2e00      	cmp	r6, #0
 8000bb4:	dd43      	ble.n	8000c3e <__aeabi_fsub+0xc6>
 8000bb6:	2800      	cmp	r0, #0
 8000bb8:	d000      	beq.n	8000bbc <__aeabi_fsub+0x44>
 8000bba:	e07f      	b.n	8000cbc <__aeabi_fsub+0x144>
 8000bbc:	4649      	mov	r1, r9
 8000bbe:	2900      	cmp	r1, #0
 8000bc0:	d100      	bne.n	8000bc4 <__aeabi_fsub+0x4c>
 8000bc2:	e0aa      	b.n	8000d1a <__aeabi_fsub+0x1a2>
 8000bc4:	3e01      	subs	r6, #1
 8000bc6:	2e00      	cmp	r6, #0
 8000bc8:	d000      	beq.n	8000bcc <__aeabi_fsub+0x54>
 8000bca:	e0f7      	b.n	8000dbc <__aeabi_fsub+0x244>
 8000bcc:	1a5b      	subs	r3, r3, r1
 8000bce:	015a      	lsls	r2, r3, #5
 8000bd0:	d400      	bmi.n	8000bd4 <__aeabi_fsub+0x5c>
 8000bd2:	e08b      	b.n	8000cec <__aeabi_fsub+0x174>
 8000bd4:	019b      	lsls	r3, r3, #6
 8000bd6:	099c      	lsrs	r4, r3, #6
 8000bd8:	0020      	movs	r0, r4
 8000bda:	f002 f88f 	bl	8002cfc <__clzsi2>
 8000bde:	3805      	subs	r0, #5
 8000be0:	4084      	lsls	r4, r0
 8000be2:	4285      	cmp	r5, r0
 8000be4:	dd00      	ble.n	8000be8 <__aeabi_fsub+0x70>
 8000be6:	e0d3      	b.n	8000d90 <__aeabi_fsub+0x218>
 8000be8:	1b45      	subs	r5, r0, r5
 8000bea:	0023      	movs	r3, r4
 8000bec:	2020      	movs	r0, #32
 8000bee:	3501      	adds	r5, #1
 8000bf0:	40eb      	lsrs	r3, r5
 8000bf2:	1b45      	subs	r5, r0, r5
 8000bf4:	40ac      	lsls	r4, r5
 8000bf6:	1e62      	subs	r2, r4, #1
 8000bf8:	4194      	sbcs	r4, r2
 8000bfa:	4323      	orrs	r3, r4
 8000bfc:	2407      	movs	r4, #7
 8000bfe:	2500      	movs	r5, #0
 8000c00:	401c      	ands	r4, r3
 8000c02:	2201      	movs	r2, #1
 8000c04:	4641      	mov	r1, r8
 8000c06:	400a      	ands	r2, r1
 8000c08:	2c00      	cmp	r4, #0
 8000c0a:	d004      	beq.n	8000c16 <__aeabi_fsub+0x9e>
 8000c0c:	210f      	movs	r1, #15
 8000c0e:	4019      	ands	r1, r3
 8000c10:	2904      	cmp	r1, #4
 8000c12:	d000      	beq.n	8000c16 <__aeabi_fsub+0x9e>
 8000c14:	3304      	adds	r3, #4
 8000c16:	0159      	lsls	r1, r3, #5
 8000c18:	d400      	bmi.n	8000c1c <__aeabi_fsub+0xa4>
 8000c1a:	e080      	b.n	8000d1e <__aeabi_fsub+0x1a6>
 8000c1c:	3501      	adds	r5, #1
 8000c1e:	b2ec      	uxtb	r4, r5
 8000c20:	2dff      	cmp	r5, #255	; 0xff
 8000c22:	d000      	beq.n	8000c26 <__aeabi_fsub+0xae>
 8000c24:	e0a3      	b.n	8000d6e <__aeabi_fsub+0x1f6>
 8000c26:	24ff      	movs	r4, #255	; 0xff
 8000c28:	2300      	movs	r3, #0
 8000c2a:	025b      	lsls	r3, r3, #9
 8000c2c:	05e4      	lsls	r4, r4, #23
 8000c2e:	0a58      	lsrs	r0, r3, #9
 8000c30:	07d2      	lsls	r2, r2, #31
 8000c32:	4320      	orrs	r0, r4
 8000c34:	4310      	orrs	r0, r2
 8000c36:	bc0c      	pop	{r2, r3}
 8000c38:	4690      	mov	r8, r2
 8000c3a:	4699      	mov	r9, r3
 8000c3c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000c3e:	2e00      	cmp	r6, #0
 8000c40:	d174      	bne.n	8000d2c <__aeabi_fsub+0x1b4>
 8000c42:	1c60      	adds	r0, r4, #1
 8000c44:	b2c0      	uxtb	r0, r0
 8000c46:	2801      	cmp	r0, #1
 8000c48:	dc00      	bgt.n	8000c4c <__aeabi_fsub+0xd4>
 8000c4a:	e0a7      	b.n	8000d9c <__aeabi_fsub+0x224>
 8000c4c:	464a      	mov	r2, r9
 8000c4e:	1a9c      	subs	r4, r3, r2
 8000c50:	0162      	lsls	r2, r4, #5
 8000c52:	d500      	bpl.n	8000c56 <__aeabi_fsub+0xde>
 8000c54:	e0b6      	b.n	8000dc4 <__aeabi_fsub+0x24c>
 8000c56:	2c00      	cmp	r4, #0
 8000c58:	d1be      	bne.n	8000bd8 <__aeabi_fsub+0x60>
 8000c5a:	2200      	movs	r2, #0
 8000c5c:	2400      	movs	r4, #0
 8000c5e:	2300      	movs	r3, #0
 8000c60:	e7e3      	b.n	8000c2a <__aeabi_fsub+0xb2>
 8000c62:	2e00      	cmp	r6, #0
 8000c64:	dc00      	bgt.n	8000c68 <__aeabi_fsub+0xf0>
 8000c66:	e085      	b.n	8000d74 <__aeabi_fsub+0x1fc>
 8000c68:	2800      	cmp	r0, #0
 8000c6a:	d046      	beq.n	8000cfa <__aeabi_fsub+0x182>
 8000c6c:	2cff      	cmp	r4, #255	; 0xff
 8000c6e:	d049      	beq.n	8000d04 <__aeabi_fsub+0x18c>
 8000c70:	2280      	movs	r2, #128	; 0x80
 8000c72:	4648      	mov	r0, r9
 8000c74:	04d2      	lsls	r2, r2, #19
 8000c76:	4310      	orrs	r0, r2
 8000c78:	4681      	mov	r9, r0
 8000c7a:	2201      	movs	r2, #1
 8000c7c:	2e1b      	cmp	r6, #27
 8000c7e:	dc09      	bgt.n	8000c94 <__aeabi_fsub+0x11c>
 8000c80:	2020      	movs	r0, #32
 8000c82:	464c      	mov	r4, r9
 8000c84:	1b80      	subs	r0, r0, r6
 8000c86:	4084      	lsls	r4, r0
 8000c88:	464a      	mov	r2, r9
 8000c8a:	0020      	movs	r0, r4
 8000c8c:	40f2      	lsrs	r2, r6
 8000c8e:	1e44      	subs	r4, r0, #1
 8000c90:	41a0      	sbcs	r0, r4
 8000c92:	4302      	orrs	r2, r0
 8000c94:	189b      	adds	r3, r3, r2
 8000c96:	015a      	lsls	r2, r3, #5
 8000c98:	d528      	bpl.n	8000cec <__aeabi_fsub+0x174>
 8000c9a:	3501      	adds	r5, #1
 8000c9c:	2dff      	cmp	r5, #255	; 0xff
 8000c9e:	d100      	bne.n	8000ca2 <__aeabi_fsub+0x12a>
 8000ca0:	e0a8      	b.n	8000df4 <__aeabi_fsub+0x27c>
 8000ca2:	2201      	movs	r2, #1
 8000ca4:	2407      	movs	r4, #7
 8000ca6:	4994      	ldr	r1, [pc, #592]	; (8000ef8 <__aeabi_fsub+0x380>)
 8000ca8:	401a      	ands	r2, r3
 8000caa:	085b      	lsrs	r3, r3, #1
 8000cac:	400b      	ands	r3, r1
 8000cae:	4313      	orrs	r3, r2
 8000cb0:	401c      	ands	r4, r3
 8000cb2:	e7a6      	b.n	8000c02 <__aeabi_fsub+0x8a>
 8000cb4:	2e00      	cmp	r6, #0
 8000cb6:	d000      	beq.n	8000cba <__aeabi_fsub+0x142>
 8000cb8:	e778      	b.n	8000bac <__aeabi_fsub+0x34>
 8000cba:	e775      	b.n	8000ba8 <__aeabi_fsub+0x30>
 8000cbc:	2cff      	cmp	r4, #255	; 0xff
 8000cbe:	d054      	beq.n	8000d6a <__aeabi_fsub+0x1f2>
 8000cc0:	2280      	movs	r2, #128	; 0x80
 8000cc2:	4649      	mov	r1, r9
 8000cc4:	04d2      	lsls	r2, r2, #19
 8000cc6:	4311      	orrs	r1, r2
 8000cc8:	4689      	mov	r9, r1
 8000cca:	2201      	movs	r2, #1
 8000ccc:	2e1b      	cmp	r6, #27
 8000cce:	dc09      	bgt.n	8000ce4 <__aeabi_fsub+0x16c>
 8000cd0:	2120      	movs	r1, #32
 8000cd2:	4648      	mov	r0, r9
 8000cd4:	1b89      	subs	r1, r1, r6
 8000cd6:	4088      	lsls	r0, r1
 8000cd8:	464a      	mov	r2, r9
 8000cda:	0001      	movs	r1, r0
 8000cdc:	40f2      	lsrs	r2, r6
 8000cde:	1e48      	subs	r0, r1, #1
 8000ce0:	4181      	sbcs	r1, r0
 8000ce2:	430a      	orrs	r2, r1
 8000ce4:	1a9b      	subs	r3, r3, r2
 8000ce6:	015a      	lsls	r2, r3, #5
 8000ce8:	d500      	bpl.n	8000cec <__aeabi_fsub+0x174>
 8000cea:	e773      	b.n	8000bd4 <__aeabi_fsub+0x5c>
 8000cec:	2201      	movs	r2, #1
 8000cee:	4641      	mov	r1, r8
 8000cf0:	400a      	ands	r2, r1
 8000cf2:	0759      	lsls	r1, r3, #29
 8000cf4:	d000      	beq.n	8000cf8 <__aeabi_fsub+0x180>
 8000cf6:	e789      	b.n	8000c0c <__aeabi_fsub+0x94>
 8000cf8:	e011      	b.n	8000d1e <__aeabi_fsub+0x1a6>
 8000cfa:	4648      	mov	r0, r9
 8000cfc:	2800      	cmp	r0, #0
 8000cfe:	d158      	bne.n	8000db2 <__aeabi_fsub+0x23a>
 8000d00:	2cff      	cmp	r4, #255	; 0xff
 8000d02:	d10c      	bne.n	8000d1e <__aeabi_fsub+0x1a6>
 8000d04:	08db      	lsrs	r3, r3, #3
 8000d06:	2b00      	cmp	r3, #0
 8000d08:	d100      	bne.n	8000d0c <__aeabi_fsub+0x194>
 8000d0a:	e78c      	b.n	8000c26 <__aeabi_fsub+0xae>
 8000d0c:	2080      	movs	r0, #128	; 0x80
 8000d0e:	03c0      	lsls	r0, r0, #15
 8000d10:	4303      	orrs	r3, r0
 8000d12:	025b      	lsls	r3, r3, #9
 8000d14:	0a5b      	lsrs	r3, r3, #9
 8000d16:	24ff      	movs	r4, #255	; 0xff
 8000d18:	e787      	b.n	8000c2a <__aeabi_fsub+0xb2>
 8000d1a:	2cff      	cmp	r4, #255	; 0xff
 8000d1c:	d025      	beq.n	8000d6a <__aeabi_fsub+0x1f2>
 8000d1e:	08db      	lsrs	r3, r3, #3
 8000d20:	2dff      	cmp	r5, #255	; 0xff
 8000d22:	d0f0      	beq.n	8000d06 <__aeabi_fsub+0x18e>
 8000d24:	025b      	lsls	r3, r3, #9
 8000d26:	0a5b      	lsrs	r3, r3, #9
 8000d28:	b2ec      	uxtb	r4, r5
 8000d2a:	e77e      	b.n	8000c2a <__aeabi_fsub+0xb2>
 8000d2c:	2c00      	cmp	r4, #0
 8000d2e:	d04d      	beq.n	8000dcc <__aeabi_fsub+0x254>
 8000d30:	28ff      	cmp	r0, #255	; 0xff
 8000d32:	d018      	beq.n	8000d66 <__aeabi_fsub+0x1ee>
 8000d34:	2480      	movs	r4, #128	; 0x80
 8000d36:	04e4      	lsls	r4, r4, #19
 8000d38:	4272      	negs	r2, r6
 8000d3a:	4323      	orrs	r3, r4
 8000d3c:	2a1b      	cmp	r2, #27
 8000d3e:	dd00      	ble.n	8000d42 <__aeabi_fsub+0x1ca>
 8000d40:	e0c4      	b.n	8000ecc <__aeabi_fsub+0x354>
 8000d42:	001c      	movs	r4, r3
 8000d44:	2520      	movs	r5, #32
 8000d46:	40d4      	lsrs	r4, r2
 8000d48:	1aaa      	subs	r2, r5, r2
 8000d4a:	4093      	lsls	r3, r2
 8000d4c:	1e5a      	subs	r2, r3, #1
 8000d4e:	4193      	sbcs	r3, r2
 8000d50:	4323      	orrs	r3, r4
 8000d52:	464a      	mov	r2, r9
 8000d54:	0005      	movs	r5, r0
 8000d56:	1ad3      	subs	r3, r2, r3
 8000d58:	4688      	mov	r8, r1
 8000d5a:	e738      	b.n	8000bce <__aeabi_fsub+0x56>
 8000d5c:	1c72      	adds	r2, r6, #1
 8000d5e:	d0f8      	beq.n	8000d52 <__aeabi_fsub+0x1da>
 8000d60:	43f2      	mvns	r2, r6
 8000d62:	28ff      	cmp	r0, #255	; 0xff
 8000d64:	d1ea      	bne.n	8000d3c <__aeabi_fsub+0x1c4>
 8000d66:	000a      	movs	r2, r1
 8000d68:	464b      	mov	r3, r9
 8000d6a:	25ff      	movs	r5, #255	; 0xff
 8000d6c:	e7d7      	b.n	8000d1e <__aeabi_fsub+0x1a6>
 8000d6e:	019b      	lsls	r3, r3, #6
 8000d70:	0a5b      	lsrs	r3, r3, #9
 8000d72:	e75a      	b.n	8000c2a <__aeabi_fsub+0xb2>
 8000d74:	2e00      	cmp	r6, #0
 8000d76:	d141      	bne.n	8000dfc <__aeabi_fsub+0x284>
 8000d78:	1c65      	adds	r5, r4, #1
 8000d7a:	b2e9      	uxtb	r1, r5
 8000d7c:	2901      	cmp	r1, #1
 8000d7e:	dd45      	ble.n	8000e0c <__aeabi_fsub+0x294>
 8000d80:	2dff      	cmp	r5, #255	; 0xff
 8000d82:	d100      	bne.n	8000d86 <__aeabi_fsub+0x20e>
 8000d84:	e74f      	b.n	8000c26 <__aeabi_fsub+0xae>
 8000d86:	2407      	movs	r4, #7
 8000d88:	444b      	add	r3, r9
 8000d8a:	085b      	lsrs	r3, r3, #1
 8000d8c:	401c      	ands	r4, r3
 8000d8e:	e738      	b.n	8000c02 <__aeabi_fsub+0x8a>
 8000d90:	2207      	movs	r2, #7
 8000d92:	4b5a      	ldr	r3, [pc, #360]	; (8000efc <__aeabi_fsub+0x384>)
 8000d94:	1a2d      	subs	r5, r5, r0
 8000d96:	4023      	ands	r3, r4
 8000d98:	4014      	ands	r4, r2
 8000d9a:	e732      	b.n	8000c02 <__aeabi_fsub+0x8a>
 8000d9c:	2c00      	cmp	r4, #0
 8000d9e:	d11d      	bne.n	8000ddc <__aeabi_fsub+0x264>
 8000da0:	2b00      	cmp	r3, #0
 8000da2:	d17a      	bne.n	8000e9a <__aeabi_fsub+0x322>
 8000da4:	464b      	mov	r3, r9
 8000da6:	2b00      	cmp	r3, #0
 8000da8:	d100      	bne.n	8000dac <__aeabi_fsub+0x234>
 8000daa:	e091      	b.n	8000ed0 <__aeabi_fsub+0x358>
 8000dac:	000a      	movs	r2, r1
 8000dae:	2500      	movs	r5, #0
 8000db0:	e7b5      	b.n	8000d1e <__aeabi_fsub+0x1a6>
 8000db2:	3e01      	subs	r6, #1
 8000db4:	2e00      	cmp	r6, #0
 8000db6:	d119      	bne.n	8000dec <__aeabi_fsub+0x274>
 8000db8:	444b      	add	r3, r9
 8000dba:	e76c      	b.n	8000c96 <__aeabi_fsub+0x11e>
 8000dbc:	2cff      	cmp	r4, #255	; 0xff
 8000dbe:	d184      	bne.n	8000cca <__aeabi_fsub+0x152>
 8000dc0:	25ff      	movs	r5, #255	; 0xff
 8000dc2:	e7ac      	b.n	8000d1e <__aeabi_fsub+0x1a6>
 8000dc4:	464a      	mov	r2, r9
 8000dc6:	4688      	mov	r8, r1
 8000dc8:	1ad4      	subs	r4, r2, r3
 8000dca:	e705      	b.n	8000bd8 <__aeabi_fsub+0x60>
 8000dcc:	2b00      	cmp	r3, #0
 8000dce:	d1c5      	bne.n	8000d5c <__aeabi_fsub+0x1e4>
 8000dd0:	000a      	movs	r2, r1
 8000dd2:	28ff      	cmp	r0, #255	; 0xff
 8000dd4:	d0c8      	beq.n	8000d68 <__aeabi_fsub+0x1f0>
 8000dd6:	0005      	movs	r5, r0
 8000dd8:	464b      	mov	r3, r9
 8000dda:	e7a0      	b.n	8000d1e <__aeabi_fsub+0x1a6>
 8000ddc:	2b00      	cmp	r3, #0
 8000dde:	d149      	bne.n	8000e74 <__aeabi_fsub+0x2fc>
 8000de0:	464b      	mov	r3, r9
 8000de2:	2b00      	cmp	r3, #0
 8000de4:	d077      	beq.n	8000ed6 <__aeabi_fsub+0x35e>
 8000de6:	000a      	movs	r2, r1
 8000de8:	25ff      	movs	r5, #255	; 0xff
 8000dea:	e798      	b.n	8000d1e <__aeabi_fsub+0x1a6>
 8000dec:	2cff      	cmp	r4, #255	; 0xff
 8000dee:	d000      	beq.n	8000df2 <__aeabi_fsub+0x27a>
 8000df0:	e743      	b.n	8000c7a <__aeabi_fsub+0x102>
 8000df2:	e787      	b.n	8000d04 <__aeabi_fsub+0x18c>
 8000df4:	000a      	movs	r2, r1
 8000df6:	24ff      	movs	r4, #255	; 0xff
 8000df8:	2300      	movs	r3, #0
 8000dfa:	e716      	b.n	8000c2a <__aeabi_fsub+0xb2>
 8000dfc:	2c00      	cmp	r4, #0
 8000dfe:	d115      	bne.n	8000e2c <__aeabi_fsub+0x2b4>
 8000e00:	2b00      	cmp	r3, #0
 8000e02:	d157      	bne.n	8000eb4 <__aeabi_fsub+0x33c>
 8000e04:	28ff      	cmp	r0, #255	; 0xff
 8000e06:	d1e6      	bne.n	8000dd6 <__aeabi_fsub+0x25e>
 8000e08:	464b      	mov	r3, r9
 8000e0a:	e77b      	b.n	8000d04 <__aeabi_fsub+0x18c>
 8000e0c:	2c00      	cmp	r4, #0
 8000e0e:	d120      	bne.n	8000e52 <__aeabi_fsub+0x2da>
 8000e10:	2b00      	cmp	r3, #0
 8000e12:	d057      	beq.n	8000ec4 <__aeabi_fsub+0x34c>
 8000e14:	4649      	mov	r1, r9
 8000e16:	2900      	cmp	r1, #0
 8000e18:	d053      	beq.n	8000ec2 <__aeabi_fsub+0x34a>
 8000e1a:	444b      	add	r3, r9
 8000e1c:	015a      	lsls	r2, r3, #5
 8000e1e:	d568      	bpl.n	8000ef2 <__aeabi_fsub+0x37a>
 8000e20:	2407      	movs	r4, #7
 8000e22:	4a36      	ldr	r2, [pc, #216]	; (8000efc <__aeabi_fsub+0x384>)
 8000e24:	401c      	ands	r4, r3
 8000e26:	2501      	movs	r5, #1
 8000e28:	4013      	ands	r3, r2
 8000e2a:	e6ea      	b.n	8000c02 <__aeabi_fsub+0x8a>
 8000e2c:	28ff      	cmp	r0, #255	; 0xff
 8000e2e:	d0eb      	beq.n	8000e08 <__aeabi_fsub+0x290>
 8000e30:	2280      	movs	r2, #128	; 0x80
 8000e32:	04d2      	lsls	r2, r2, #19
 8000e34:	4276      	negs	r6, r6
 8000e36:	4313      	orrs	r3, r2
 8000e38:	2e1b      	cmp	r6, #27
 8000e3a:	dc53      	bgt.n	8000ee4 <__aeabi_fsub+0x36c>
 8000e3c:	2520      	movs	r5, #32
 8000e3e:	1bad      	subs	r5, r5, r6
 8000e40:	001a      	movs	r2, r3
 8000e42:	40ab      	lsls	r3, r5
 8000e44:	40f2      	lsrs	r2, r6
 8000e46:	1e5c      	subs	r4, r3, #1
 8000e48:	41a3      	sbcs	r3, r4
 8000e4a:	4313      	orrs	r3, r2
 8000e4c:	444b      	add	r3, r9
 8000e4e:	0005      	movs	r5, r0
 8000e50:	e721      	b.n	8000c96 <__aeabi_fsub+0x11e>
 8000e52:	2b00      	cmp	r3, #0
 8000e54:	d0d8      	beq.n	8000e08 <__aeabi_fsub+0x290>
 8000e56:	4649      	mov	r1, r9
 8000e58:	2900      	cmp	r1, #0
 8000e5a:	d100      	bne.n	8000e5e <__aeabi_fsub+0x2e6>
 8000e5c:	e752      	b.n	8000d04 <__aeabi_fsub+0x18c>
 8000e5e:	2180      	movs	r1, #128	; 0x80
 8000e60:	03c9      	lsls	r1, r1, #15
 8000e62:	420f      	tst	r7, r1
 8000e64:	d100      	bne.n	8000e68 <__aeabi_fsub+0x2f0>
 8000e66:	e74d      	b.n	8000d04 <__aeabi_fsub+0x18c>
 8000e68:	4660      	mov	r0, ip
 8000e6a:	4208      	tst	r0, r1
 8000e6c:	d000      	beq.n	8000e70 <__aeabi_fsub+0x2f8>
 8000e6e:	e749      	b.n	8000d04 <__aeabi_fsub+0x18c>
 8000e70:	464b      	mov	r3, r9
 8000e72:	e747      	b.n	8000d04 <__aeabi_fsub+0x18c>
 8000e74:	4648      	mov	r0, r9
 8000e76:	25ff      	movs	r5, #255	; 0xff
 8000e78:	2800      	cmp	r0, #0
 8000e7a:	d100      	bne.n	8000e7e <__aeabi_fsub+0x306>
 8000e7c:	e74f      	b.n	8000d1e <__aeabi_fsub+0x1a6>
 8000e7e:	2280      	movs	r2, #128	; 0x80
 8000e80:	03d2      	lsls	r2, r2, #15
 8000e82:	4217      	tst	r7, r2
 8000e84:	d004      	beq.n	8000e90 <__aeabi_fsub+0x318>
 8000e86:	4660      	mov	r0, ip
 8000e88:	4210      	tst	r0, r2
 8000e8a:	d101      	bne.n	8000e90 <__aeabi_fsub+0x318>
 8000e8c:	464b      	mov	r3, r9
 8000e8e:	4688      	mov	r8, r1
 8000e90:	2201      	movs	r2, #1
 8000e92:	4641      	mov	r1, r8
 8000e94:	25ff      	movs	r5, #255	; 0xff
 8000e96:	400a      	ands	r2, r1
 8000e98:	e741      	b.n	8000d1e <__aeabi_fsub+0x1a6>
 8000e9a:	4648      	mov	r0, r9
 8000e9c:	2800      	cmp	r0, #0
 8000e9e:	d01f      	beq.n	8000ee0 <__aeabi_fsub+0x368>
 8000ea0:	1a1a      	subs	r2, r3, r0
 8000ea2:	0150      	lsls	r0, r2, #5
 8000ea4:	d520      	bpl.n	8000ee8 <__aeabi_fsub+0x370>
 8000ea6:	464a      	mov	r2, r9
 8000ea8:	2407      	movs	r4, #7
 8000eaa:	1ad3      	subs	r3, r2, r3
 8000eac:	401c      	ands	r4, r3
 8000eae:	4688      	mov	r8, r1
 8000eb0:	2500      	movs	r5, #0
 8000eb2:	e6a6      	b.n	8000c02 <__aeabi_fsub+0x8a>
 8000eb4:	1c74      	adds	r4, r6, #1
 8000eb6:	d0c9      	beq.n	8000e4c <__aeabi_fsub+0x2d4>
 8000eb8:	43f6      	mvns	r6, r6
 8000eba:	28ff      	cmp	r0, #255	; 0xff
 8000ebc:	d1bc      	bne.n	8000e38 <__aeabi_fsub+0x2c0>
 8000ebe:	464b      	mov	r3, r9
 8000ec0:	e720      	b.n	8000d04 <__aeabi_fsub+0x18c>
 8000ec2:	4699      	mov	r9, r3
 8000ec4:	464b      	mov	r3, r9
 8000ec6:	2500      	movs	r5, #0
 8000ec8:	08db      	lsrs	r3, r3, #3
 8000eca:	e72b      	b.n	8000d24 <__aeabi_fsub+0x1ac>
 8000ecc:	2301      	movs	r3, #1
 8000ece:	e740      	b.n	8000d52 <__aeabi_fsub+0x1da>
 8000ed0:	2200      	movs	r2, #0
 8000ed2:	2300      	movs	r3, #0
 8000ed4:	e6a9      	b.n	8000c2a <__aeabi_fsub+0xb2>
 8000ed6:	2380      	movs	r3, #128	; 0x80
 8000ed8:	2200      	movs	r2, #0
 8000eda:	03db      	lsls	r3, r3, #15
 8000edc:	24ff      	movs	r4, #255	; 0xff
 8000ede:	e6a4      	b.n	8000c2a <__aeabi_fsub+0xb2>
 8000ee0:	2500      	movs	r5, #0
 8000ee2:	e71c      	b.n	8000d1e <__aeabi_fsub+0x1a6>
 8000ee4:	2301      	movs	r3, #1
 8000ee6:	e7b1      	b.n	8000e4c <__aeabi_fsub+0x2d4>
 8000ee8:	2a00      	cmp	r2, #0
 8000eea:	d0f1      	beq.n	8000ed0 <__aeabi_fsub+0x358>
 8000eec:	0013      	movs	r3, r2
 8000eee:	2500      	movs	r5, #0
 8000ef0:	e6fc      	b.n	8000cec <__aeabi_fsub+0x174>
 8000ef2:	2500      	movs	r5, #0
 8000ef4:	e6fa      	b.n	8000cec <__aeabi_fsub+0x174>
 8000ef6:	46c0      	nop			; (mov r8, r8)
 8000ef8:	7dffffff 	.word	0x7dffffff
 8000efc:	fbffffff 	.word	0xfbffffff

08000f00 <__aeabi_i2f>:
 8000f00:	b570      	push	{r4, r5, r6, lr}
 8000f02:	2800      	cmp	r0, #0
 8000f04:	d03d      	beq.n	8000f82 <__aeabi_i2f+0x82>
 8000f06:	17c3      	asrs	r3, r0, #31
 8000f08:	18c5      	adds	r5, r0, r3
 8000f0a:	405d      	eors	r5, r3
 8000f0c:	0fc4      	lsrs	r4, r0, #31
 8000f0e:	0028      	movs	r0, r5
 8000f10:	f001 fef4 	bl	8002cfc <__clzsi2>
 8000f14:	229e      	movs	r2, #158	; 0x9e
 8000f16:	1a12      	subs	r2, r2, r0
 8000f18:	2a96      	cmp	r2, #150	; 0x96
 8000f1a:	dc07      	bgt.n	8000f2c <__aeabi_i2f+0x2c>
 8000f1c:	b2d2      	uxtb	r2, r2
 8000f1e:	2808      	cmp	r0, #8
 8000f20:	dd33      	ble.n	8000f8a <__aeabi_i2f+0x8a>
 8000f22:	3808      	subs	r0, #8
 8000f24:	4085      	lsls	r5, r0
 8000f26:	0268      	lsls	r0, r5, #9
 8000f28:	0a40      	lsrs	r0, r0, #9
 8000f2a:	e023      	b.n	8000f74 <__aeabi_i2f+0x74>
 8000f2c:	2a99      	cmp	r2, #153	; 0x99
 8000f2e:	dd0b      	ble.n	8000f48 <__aeabi_i2f+0x48>
 8000f30:	2305      	movs	r3, #5
 8000f32:	0029      	movs	r1, r5
 8000f34:	1a1b      	subs	r3, r3, r0
 8000f36:	40d9      	lsrs	r1, r3
 8000f38:	0003      	movs	r3, r0
 8000f3a:	331b      	adds	r3, #27
 8000f3c:	409d      	lsls	r5, r3
 8000f3e:	002b      	movs	r3, r5
 8000f40:	1e5d      	subs	r5, r3, #1
 8000f42:	41ab      	sbcs	r3, r5
 8000f44:	4319      	orrs	r1, r3
 8000f46:	000d      	movs	r5, r1
 8000f48:	2805      	cmp	r0, #5
 8000f4a:	dd01      	ble.n	8000f50 <__aeabi_i2f+0x50>
 8000f4c:	1f43      	subs	r3, r0, #5
 8000f4e:	409d      	lsls	r5, r3
 8000f50:	002b      	movs	r3, r5
 8000f52:	490f      	ldr	r1, [pc, #60]	; (8000f90 <__aeabi_i2f+0x90>)
 8000f54:	400b      	ands	r3, r1
 8000f56:	076e      	lsls	r6, r5, #29
 8000f58:	d009      	beq.n	8000f6e <__aeabi_i2f+0x6e>
 8000f5a:	260f      	movs	r6, #15
 8000f5c:	4035      	ands	r5, r6
 8000f5e:	2d04      	cmp	r5, #4
 8000f60:	d005      	beq.n	8000f6e <__aeabi_i2f+0x6e>
 8000f62:	3304      	adds	r3, #4
 8000f64:	015d      	lsls	r5, r3, #5
 8000f66:	d502      	bpl.n	8000f6e <__aeabi_i2f+0x6e>
 8000f68:	229f      	movs	r2, #159	; 0x9f
 8000f6a:	400b      	ands	r3, r1
 8000f6c:	1a12      	subs	r2, r2, r0
 8000f6e:	019b      	lsls	r3, r3, #6
 8000f70:	0a58      	lsrs	r0, r3, #9
 8000f72:	b2d2      	uxtb	r2, r2
 8000f74:	0240      	lsls	r0, r0, #9
 8000f76:	05d2      	lsls	r2, r2, #23
 8000f78:	0a40      	lsrs	r0, r0, #9
 8000f7a:	07e4      	lsls	r4, r4, #31
 8000f7c:	4310      	orrs	r0, r2
 8000f7e:	4320      	orrs	r0, r4
 8000f80:	bd70      	pop	{r4, r5, r6, pc}
 8000f82:	2400      	movs	r4, #0
 8000f84:	2200      	movs	r2, #0
 8000f86:	2000      	movs	r0, #0
 8000f88:	e7f4      	b.n	8000f74 <__aeabi_i2f+0x74>
 8000f8a:	0268      	lsls	r0, r5, #9
 8000f8c:	0a40      	lsrs	r0, r0, #9
 8000f8e:	e7f1      	b.n	8000f74 <__aeabi_i2f+0x74>
 8000f90:	fbffffff 	.word	0xfbffffff

08000f94 <__aeabi_ui2f>:
 8000f94:	b570      	push	{r4, r5, r6, lr}
 8000f96:	1e04      	subs	r4, r0, #0
 8000f98:	d034      	beq.n	8001004 <__aeabi_ui2f+0x70>
 8000f9a:	f001 feaf 	bl	8002cfc <__clzsi2>
 8000f9e:	229e      	movs	r2, #158	; 0x9e
 8000fa0:	1a12      	subs	r2, r2, r0
 8000fa2:	2a96      	cmp	r2, #150	; 0x96
 8000fa4:	dc07      	bgt.n	8000fb6 <__aeabi_ui2f+0x22>
 8000fa6:	b2d2      	uxtb	r2, r2
 8000fa8:	2808      	cmp	r0, #8
 8000faa:	dd2e      	ble.n	800100a <__aeabi_ui2f+0x76>
 8000fac:	3808      	subs	r0, #8
 8000fae:	4084      	lsls	r4, r0
 8000fb0:	0260      	lsls	r0, r4, #9
 8000fb2:	0a40      	lsrs	r0, r0, #9
 8000fb4:	e021      	b.n	8000ffa <__aeabi_ui2f+0x66>
 8000fb6:	2a99      	cmp	r2, #153	; 0x99
 8000fb8:	dd09      	ble.n	8000fce <__aeabi_ui2f+0x3a>
 8000fba:	0003      	movs	r3, r0
 8000fbc:	0021      	movs	r1, r4
 8000fbe:	331b      	adds	r3, #27
 8000fc0:	4099      	lsls	r1, r3
 8000fc2:	1e4b      	subs	r3, r1, #1
 8000fc4:	4199      	sbcs	r1, r3
 8000fc6:	2305      	movs	r3, #5
 8000fc8:	1a1b      	subs	r3, r3, r0
 8000fca:	40dc      	lsrs	r4, r3
 8000fcc:	430c      	orrs	r4, r1
 8000fce:	2805      	cmp	r0, #5
 8000fd0:	dd01      	ble.n	8000fd6 <__aeabi_ui2f+0x42>
 8000fd2:	1f43      	subs	r3, r0, #5
 8000fd4:	409c      	lsls	r4, r3
 8000fd6:	0023      	movs	r3, r4
 8000fd8:	490d      	ldr	r1, [pc, #52]	; (8001010 <__aeabi_ui2f+0x7c>)
 8000fda:	400b      	ands	r3, r1
 8000fdc:	0765      	lsls	r5, r4, #29
 8000fde:	d009      	beq.n	8000ff4 <__aeabi_ui2f+0x60>
 8000fe0:	250f      	movs	r5, #15
 8000fe2:	402c      	ands	r4, r5
 8000fe4:	2c04      	cmp	r4, #4
 8000fe6:	d005      	beq.n	8000ff4 <__aeabi_ui2f+0x60>
 8000fe8:	3304      	adds	r3, #4
 8000fea:	015c      	lsls	r4, r3, #5
 8000fec:	d502      	bpl.n	8000ff4 <__aeabi_ui2f+0x60>
 8000fee:	229f      	movs	r2, #159	; 0x9f
 8000ff0:	400b      	ands	r3, r1
 8000ff2:	1a12      	subs	r2, r2, r0
 8000ff4:	019b      	lsls	r3, r3, #6
 8000ff6:	0a58      	lsrs	r0, r3, #9
 8000ff8:	b2d2      	uxtb	r2, r2
 8000ffa:	0240      	lsls	r0, r0, #9
 8000ffc:	05d2      	lsls	r2, r2, #23
 8000ffe:	0a40      	lsrs	r0, r0, #9
 8001000:	4310      	orrs	r0, r2
 8001002:	bd70      	pop	{r4, r5, r6, pc}
 8001004:	2200      	movs	r2, #0
 8001006:	2000      	movs	r0, #0
 8001008:	e7f7      	b.n	8000ffa <__aeabi_ui2f+0x66>
 800100a:	0260      	lsls	r0, r4, #9
 800100c:	0a40      	lsrs	r0, r0, #9
 800100e:	e7f4      	b.n	8000ffa <__aeabi_ui2f+0x66>
 8001010:	fbffffff 	.word	0xfbffffff

08001014 <__aeabi_dadd>:
 8001014:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001016:	464f      	mov	r7, r9
 8001018:	4646      	mov	r6, r8
 800101a:	46d6      	mov	lr, sl
 800101c:	000c      	movs	r4, r1
 800101e:	0309      	lsls	r1, r1, #12
 8001020:	b5c0      	push	{r6, r7, lr}
 8001022:	0a49      	lsrs	r1, r1, #9
 8001024:	0f47      	lsrs	r7, r0, #29
 8001026:	005e      	lsls	r6, r3, #1
 8001028:	4339      	orrs	r1, r7
 800102a:	031f      	lsls	r7, r3, #12
 800102c:	0fdb      	lsrs	r3, r3, #31
 800102e:	469c      	mov	ip, r3
 8001030:	0065      	lsls	r5, r4, #1
 8001032:	0a7b      	lsrs	r3, r7, #9
 8001034:	0f57      	lsrs	r7, r2, #29
 8001036:	431f      	orrs	r7, r3
 8001038:	0d6d      	lsrs	r5, r5, #21
 800103a:	0fe4      	lsrs	r4, r4, #31
 800103c:	0d76      	lsrs	r6, r6, #21
 800103e:	46a1      	mov	r9, r4
 8001040:	00c0      	lsls	r0, r0, #3
 8001042:	46b8      	mov	r8, r7
 8001044:	00d2      	lsls	r2, r2, #3
 8001046:	1bab      	subs	r3, r5, r6
 8001048:	4564      	cmp	r4, ip
 800104a:	d07b      	beq.n	8001144 <__aeabi_dadd+0x130>
 800104c:	2b00      	cmp	r3, #0
 800104e:	dd5f      	ble.n	8001110 <__aeabi_dadd+0xfc>
 8001050:	2e00      	cmp	r6, #0
 8001052:	d000      	beq.n	8001056 <__aeabi_dadd+0x42>
 8001054:	e0a4      	b.n	80011a0 <__aeabi_dadd+0x18c>
 8001056:	003e      	movs	r6, r7
 8001058:	4316      	orrs	r6, r2
 800105a:	d100      	bne.n	800105e <__aeabi_dadd+0x4a>
 800105c:	e112      	b.n	8001284 <__aeabi_dadd+0x270>
 800105e:	1e5e      	subs	r6, r3, #1
 8001060:	2e00      	cmp	r6, #0
 8001062:	d000      	beq.n	8001066 <__aeabi_dadd+0x52>
 8001064:	e19e      	b.n	80013a4 <__aeabi_dadd+0x390>
 8001066:	1a87      	subs	r7, r0, r2
 8001068:	4643      	mov	r3, r8
 800106a:	42b8      	cmp	r0, r7
 800106c:	4180      	sbcs	r0, r0
 800106e:	2501      	movs	r5, #1
 8001070:	1ac9      	subs	r1, r1, r3
 8001072:	4240      	negs	r0, r0
 8001074:	1a09      	subs	r1, r1, r0
 8001076:	020b      	lsls	r3, r1, #8
 8001078:	d400      	bmi.n	800107c <__aeabi_dadd+0x68>
 800107a:	e131      	b.n	80012e0 <__aeabi_dadd+0x2cc>
 800107c:	0249      	lsls	r1, r1, #9
 800107e:	0a4e      	lsrs	r6, r1, #9
 8001080:	2e00      	cmp	r6, #0
 8001082:	d100      	bne.n	8001086 <__aeabi_dadd+0x72>
 8001084:	e16e      	b.n	8001364 <__aeabi_dadd+0x350>
 8001086:	0030      	movs	r0, r6
 8001088:	f001 fe38 	bl	8002cfc <__clzsi2>
 800108c:	0003      	movs	r3, r0
 800108e:	3b08      	subs	r3, #8
 8001090:	2b1f      	cmp	r3, #31
 8001092:	dd00      	ble.n	8001096 <__aeabi_dadd+0x82>
 8001094:	e161      	b.n	800135a <__aeabi_dadd+0x346>
 8001096:	2220      	movs	r2, #32
 8001098:	0039      	movs	r1, r7
 800109a:	1ad2      	subs	r2, r2, r3
 800109c:	409e      	lsls	r6, r3
 800109e:	40d1      	lsrs	r1, r2
 80010a0:	409f      	lsls	r7, r3
 80010a2:	430e      	orrs	r6, r1
 80010a4:	429d      	cmp	r5, r3
 80010a6:	dd00      	ble.n	80010aa <__aeabi_dadd+0x96>
 80010a8:	e151      	b.n	800134e <__aeabi_dadd+0x33a>
 80010aa:	1b5d      	subs	r5, r3, r5
 80010ac:	1c6b      	adds	r3, r5, #1
 80010ae:	2b1f      	cmp	r3, #31
 80010b0:	dd00      	ble.n	80010b4 <__aeabi_dadd+0xa0>
 80010b2:	e17c      	b.n	80013ae <__aeabi_dadd+0x39a>
 80010b4:	2120      	movs	r1, #32
 80010b6:	1ac9      	subs	r1, r1, r3
 80010b8:	003d      	movs	r5, r7
 80010ba:	0030      	movs	r0, r6
 80010bc:	408f      	lsls	r7, r1
 80010be:	4088      	lsls	r0, r1
 80010c0:	40dd      	lsrs	r5, r3
 80010c2:	1e79      	subs	r1, r7, #1
 80010c4:	418f      	sbcs	r7, r1
 80010c6:	0031      	movs	r1, r6
 80010c8:	2207      	movs	r2, #7
 80010ca:	4328      	orrs	r0, r5
 80010cc:	40d9      	lsrs	r1, r3
 80010ce:	2500      	movs	r5, #0
 80010d0:	4307      	orrs	r7, r0
 80010d2:	403a      	ands	r2, r7
 80010d4:	2a00      	cmp	r2, #0
 80010d6:	d009      	beq.n	80010ec <__aeabi_dadd+0xd8>
 80010d8:	230f      	movs	r3, #15
 80010da:	403b      	ands	r3, r7
 80010dc:	2b04      	cmp	r3, #4
 80010de:	d005      	beq.n	80010ec <__aeabi_dadd+0xd8>
 80010e0:	1d3b      	adds	r3, r7, #4
 80010e2:	42bb      	cmp	r3, r7
 80010e4:	41bf      	sbcs	r7, r7
 80010e6:	427f      	negs	r7, r7
 80010e8:	19c9      	adds	r1, r1, r7
 80010ea:	001f      	movs	r7, r3
 80010ec:	020b      	lsls	r3, r1, #8
 80010ee:	d400      	bmi.n	80010f2 <__aeabi_dadd+0xde>
 80010f0:	e226      	b.n	8001540 <__aeabi_dadd+0x52c>
 80010f2:	1c6a      	adds	r2, r5, #1
 80010f4:	4bc6      	ldr	r3, [pc, #792]	; (8001410 <__aeabi_dadd+0x3fc>)
 80010f6:	0555      	lsls	r5, r2, #21
 80010f8:	0d6d      	lsrs	r5, r5, #21
 80010fa:	429a      	cmp	r2, r3
 80010fc:	d100      	bne.n	8001100 <__aeabi_dadd+0xec>
 80010fe:	e106      	b.n	800130e <__aeabi_dadd+0x2fa>
 8001100:	4ac4      	ldr	r2, [pc, #784]	; (8001414 <__aeabi_dadd+0x400>)
 8001102:	08ff      	lsrs	r7, r7, #3
 8001104:	400a      	ands	r2, r1
 8001106:	0753      	lsls	r3, r2, #29
 8001108:	0252      	lsls	r2, r2, #9
 800110a:	433b      	orrs	r3, r7
 800110c:	0b12      	lsrs	r2, r2, #12
 800110e:	e08e      	b.n	800122e <__aeabi_dadd+0x21a>
 8001110:	2b00      	cmp	r3, #0
 8001112:	d000      	beq.n	8001116 <__aeabi_dadd+0x102>
 8001114:	e0b8      	b.n	8001288 <__aeabi_dadd+0x274>
 8001116:	1c6b      	adds	r3, r5, #1
 8001118:	055b      	lsls	r3, r3, #21
 800111a:	0d5b      	lsrs	r3, r3, #21
 800111c:	2b01      	cmp	r3, #1
 800111e:	dc00      	bgt.n	8001122 <__aeabi_dadd+0x10e>
 8001120:	e130      	b.n	8001384 <__aeabi_dadd+0x370>
 8001122:	1a87      	subs	r7, r0, r2
 8001124:	4643      	mov	r3, r8
 8001126:	42b8      	cmp	r0, r7
 8001128:	41b6      	sbcs	r6, r6
 800112a:	1acb      	subs	r3, r1, r3
 800112c:	4276      	negs	r6, r6
 800112e:	1b9e      	subs	r6, r3, r6
 8001130:	0233      	lsls	r3, r6, #8
 8001132:	d500      	bpl.n	8001136 <__aeabi_dadd+0x122>
 8001134:	e14c      	b.n	80013d0 <__aeabi_dadd+0x3bc>
 8001136:	003b      	movs	r3, r7
 8001138:	4333      	orrs	r3, r6
 800113a:	d1a1      	bne.n	8001080 <__aeabi_dadd+0x6c>
 800113c:	2200      	movs	r2, #0
 800113e:	2400      	movs	r4, #0
 8001140:	2500      	movs	r5, #0
 8001142:	e070      	b.n	8001226 <__aeabi_dadd+0x212>
 8001144:	2b00      	cmp	r3, #0
 8001146:	dc00      	bgt.n	800114a <__aeabi_dadd+0x136>
 8001148:	e0e5      	b.n	8001316 <__aeabi_dadd+0x302>
 800114a:	2e00      	cmp	r6, #0
 800114c:	d100      	bne.n	8001150 <__aeabi_dadd+0x13c>
 800114e:	e083      	b.n	8001258 <__aeabi_dadd+0x244>
 8001150:	4eaf      	ldr	r6, [pc, #700]	; (8001410 <__aeabi_dadd+0x3fc>)
 8001152:	42b5      	cmp	r5, r6
 8001154:	d060      	beq.n	8001218 <__aeabi_dadd+0x204>
 8001156:	2680      	movs	r6, #128	; 0x80
 8001158:	0436      	lsls	r6, r6, #16
 800115a:	4337      	orrs	r7, r6
 800115c:	46b8      	mov	r8, r7
 800115e:	2b38      	cmp	r3, #56	; 0x38
 8001160:	dc00      	bgt.n	8001164 <__aeabi_dadd+0x150>
 8001162:	e13e      	b.n	80013e2 <__aeabi_dadd+0x3ce>
 8001164:	4643      	mov	r3, r8
 8001166:	4313      	orrs	r3, r2
 8001168:	001f      	movs	r7, r3
 800116a:	1e7a      	subs	r2, r7, #1
 800116c:	4197      	sbcs	r7, r2
 800116e:	183f      	adds	r7, r7, r0
 8001170:	4287      	cmp	r7, r0
 8001172:	4180      	sbcs	r0, r0
 8001174:	4240      	negs	r0, r0
 8001176:	1809      	adds	r1, r1, r0
 8001178:	020b      	lsls	r3, r1, #8
 800117a:	d400      	bmi.n	800117e <__aeabi_dadd+0x16a>
 800117c:	e0b0      	b.n	80012e0 <__aeabi_dadd+0x2cc>
 800117e:	4ba4      	ldr	r3, [pc, #656]	; (8001410 <__aeabi_dadd+0x3fc>)
 8001180:	3501      	adds	r5, #1
 8001182:	429d      	cmp	r5, r3
 8001184:	d100      	bne.n	8001188 <__aeabi_dadd+0x174>
 8001186:	e0c3      	b.n	8001310 <__aeabi_dadd+0x2fc>
 8001188:	4aa2      	ldr	r2, [pc, #648]	; (8001414 <__aeabi_dadd+0x400>)
 800118a:	087b      	lsrs	r3, r7, #1
 800118c:	400a      	ands	r2, r1
 800118e:	2101      	movs	r1, #1
 8001190:	400f      	ands	r7, r1
 8001192:	431f      	orrs	r7, r3
 8001194:	0851      	lsrs	r1, r2, #1
 8001196:	07d3      	lsls	r3, r2, #31
 8001198:	2207      	movs	r2, #7
 800119a:	431f      	orrs	r7, r3
 800119c:	403a      	ands	r2, r7
 800119e:	e799      	b.n	80010d4 <__aeabi_dadd+0xc0>
 80011a0:	4e9b      	ldr	r6, [pc, #620]	; (8001410 <__aeabi_dadd+0x3fc>)
 80011a2:	42b5      	cmp	r5, r6
 80011a4:	d038      	beq.n	8001218 <__aeabi_dadd+0x204>
 80011a6:	2680      	movs	r6, #128	; 0x80
 80011a8:	0436      	lsls	r6, r6, #16
 80011aa:	4337      	orrs	r7, r6
 80011ac:	46b8      	mov	r8, r7
 80011ae:	2b38      	cmp	r3, #56	; 0x38
 80011b0:	dd00      	ble.n	80011b4 <__aeabi_dadd+0x1a0>
 80011b2:	e0dc      	b.n	800136e <__aeabi_dadd+0x35a>
 80011b4:	2b1f      	cmp	r3, #31
 80011b6:	dc00      	bgt.n	80011ba <__aeabi_dadd+0x1a6>
 80011b8:	e130      	b.n	800141c <__aeabi_dadd+0x408>
 80011ba:	001e      	movs	r6, r3
 80011bc:	4647      	mov	r7, r8
 80011be:	3e20      	subs	r6, #32
 80011c0:	40f7      	lsrs	r7, r6
 80011c2:	46bc      	mov	ip, r7
 80011c4:	2b20      	cmp	r3, #32
 80011c6:	d004      	beq.n	80011d2 <__aeabi_dadd+0x1be>
 80011c8:	2640      	movs	r6, #64	; 0x40
 80011ca:	1af3      	subs	r3, r6, r3
 80011cc:	4646      	mov	r6, r8
 80011ce:	409e      	lsls	r6, r3
 80011d0:	4332      	orrs	r2, r6
 80011d2:	0017      	movs	r7, r2
 80011d4:	4663      	mov	r3, ip
 80011d6:	1e7a      	subs	r2, r7, #1
 80011d8:	4197      	sbcs	r7, r2
 80011da:	431f      	orrs	r7, r3
 80011dc:	e0cc      	b.n	8001378 <__aeabi_dadd+0x364>
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d100      	bne.n	80011e4 <__aeabi_dadd+0x1d0>
 80011e2:	e204      	b.n	80015ee <__aeabi_dadd+0x5da>
 80011e4:	4643      	mov	r3, r8
 80011e6:	4313      	orrs	r3, r2
 80011e8:	d100      	bne.n	80011ec <__aeabi_dadd+0x1d8>
 80011ea:	e159      	b.n	80014a0 <__aeabi_dadd+0x48c>
 80011ec:	074b      	lsls	r3, r1, #29
 80011ee:	08c0      	lsrs	r0, r0, #3
 80011f0:	4318      	orrs	r0, r3
 80011f2:	2380      	movs	r3, #128	; 0x80
 80011f4:	08c9      	lsrs	r1, r1, #3
 80011f6:	031b      	lsls	r3, r3, #12
 80011f8:	4219      	tst	r1, r3
 80011fa:	d008      	beq.n	800120e <__aeabi_dadd+0x1fa>
 80011fc:	4645      	mov	r5, r8
 80011fe:	08ed      	lsrs	r5, r5, #3
 8001200:	421d      	tst	r5, r3
 8001202:	d104      	bne.n	800120e <__aeabi_dadd+0x1fa>
 8001204:	4643      	mov	r3, r8
 8001206:	08d0      	lsrs	r0, r2, #3
 8001208:	0759      	lsls	r1, r3, #29
 800120a:	4308      	orrs	r0, r1
 800120c:	0029      	movs	r1, r5
 800120e:	0f42      	lsrs	r2, r0, #29
 8001210:	00c9      	lsls	r1, r1, #3
 8001212:	4d7f      	ldr	r5, [pc, #508]	; (8001410 <__aeabi_dadd+0x3fc>)
 8001214:	4311      	orrs	r1, r2
 8001216:	00c0      	lsls	r0, r0, #3
 8001218:	074b      	lsls	r3, r1, #29
 800121a:	08ca      	lsrs	r2, r1, #3
 800121c:	497c      	ldr	r1, [pc, #496]	; (8001410 <__aeabi_dadd+0x3fc>)
 800121e:	08c0      	lsrs	r0, r0, #3
 8001220:	4303      	orrs	r3, r0
 8001222:	428d      	cmp	r5, r1
 8001224:	d068      	beq.n	80012f8 <__aeabi_dadd+0x2e4>
 8001226:	0312      	lsls	r2, r2, #12
 8001228:	056d      	lsls	r5, r5, #21
 800122a:	0b12      	lsrs	r2, r2, #12
 800122c:	0d6d      	lsrs	r5, r5, #21
 800122e:	2100      	movs	r1, #0
 8001230:	0312      	lsls	r2, r2, #12
 8001232:	0018      	movs	r0, r3
 8001234:	0b13      	lsrs	r3, r2, #12
 8001236:	0d0a      	lsrs	r2, r1, #20
 8001238:	0512      	lsls	r2, r2, #20
 800123a:	431a      	orrs	r2, r3
 800123c:	4b76      	ldr	r3, [pc, #472]	; (8001418 <__aeabi_dadd+0x404>)
 800123e:	052d      	lsls	r5, r5, #20
 8001240:	4013      	ands	r3, r2
 8001242:	432b      	orrs	r3, r5
 8001244:	005b      	lsls	r3, r3, #1
 8001246:	07e4      	lsls	r4, r4, #31
 8001248:	085b      	lsrs	r3, r3, #1
 800124a:	4323      	orrs	r3, r4
 800124c:	0019      	movs	r1, r3
 800124e:	bc1c      	pop	{r2, r3, r4}
 8001250:	4690      	mov	r8, r2
 8001252:	4699      	mov	r9, r3
 8001254:	46a2      	mov	sl, r4
 8001256:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001258:	003e      	movs	r6, r7
 800125a:	4316      	orrs	r6, r2
 800125c:	d012      	beq.n	8001284 <__aeabi_dadd+0x270>
 800125e:	1e5e      	subs	r6, r3, #1
 8001260:	2e00      	cmp	r6, #0
 8001262:	d000      	beq.n	8001266 <__aeabi_dadd+0x252>
 8001264:	e100      	b.n	8001468 <__aeabi_dadd+0x454>
 8001266:	1887      	adds	r7, r0, r2
 8001268:	4287      	cmp	r7, r0
 800126a:	4180      	sbcs	r0, r0
 800126c:	4441      	add	r1, r8
 800126e:	4240      	negs	r0, r0
 8001270:	1809      	adds	r1, r1, r0
 8001272:	2501      	movs	r5, #1
 8001274:	020b      	lsls	r3, r1, #8
 8001276:	d533      	bpl.n	80012e0 <__aeabi_dadd+0x2cc>
 8001278:	2502      	movs	r5, #2
 800127a:	e785      	b.n	8001188 <__aeabi_dadd+0x174>
 800127c:	4664      	mov	r4, ip
 800127e:	0033      	movs	r3, r6
 8001280:	4641      	mov	r1, r8
 8001282:	0010      	movs	r0, r2
 8001284:	001d      	movs	r5, r3
 8001286:	e7c7      	b.n	8001218 <__aeabi_dadd+0x204>
 8001288:	2d00      	cmp	r5, #0
 800128a:	d000      	beq.n	800128e <__aeabi_dadd+0x27a>
 800128c:	e0da      	b.n	8001444 <__aeabi_dadd+0x430>
 800128e:	000c      	movs	r4, r1
 8001290:	4304      	orrs	r4, r0
 8001292:	d0f3      	beq.n	800127c <__aeabi_dadd+0x268>
 8001294:	1c5c      	adds	r4, r3, #1
 8001296:	d100      	bne.n	800129a <__aeabi_dadd+0x286>
 8001298:	e19f      	b.n	80015da <__aeabi_dadd+0x5c6>
 800129a:	4c5d      	ldr	r4, [pc, #372]	; (8001410 <__aeabi_dadd+0x3fc>)
 800129c:	42a6      	cmp	r6, r4
 800129e:	d100      	bne.n	80012a2 <__aeabi_dadd+0x28e>
 80012a0:	e12f      	b.n	8001502 <__aeabi_dadd+0x4ee>
 80012a2:	43db      	mvns	r3, r3
 80012a4:	2b38      	cmp	r3, #56	; 0x38
 80012a6:	dd00      	ble.n	80012aa <__aeabi_dadd+0x296>
 80012a8:	e166      	b.n	8001578 <__aeabi_dadd+0x564>
 80012aa:	2b1f      	cmp	r3, #31
 80012ac:	dd00      	ble.n	80012b0 <__aeabi_dadd+0x29c>
 80012ae:	e183      	b.n	80015b8 <__aeabi_dadd+0x5a4>
 80012b0:	2420      	movs	r4, #32
 80012b2:	0005      	movs	r5, r0
 80012b4:	1ae4      	subs	r4, r4, r3
 80012b6:	000f      	movs	r7, r1
 80012b8:	40dd      	lsrs	r5, r3
 80012ba:	40d9      	lsrs	r1, r3
 80012bc:	40a0      	lsls	r0, r4
 80012be:	4643      	mov	r3, r8
 80012c0:	40a7      	lsls	r7, r4
 80012c2:	1a5b      	subs	r3, r3, r1
 80012c4:	1e44      	subs	r4, r0, #1
 80012c6:	41a0      	sbcs	r0, r4
 80012c8:	4698      	mov	r8, r3
 80012ca:	432f      	orrs	r7, r5
 80012cc:	4338      	orrs	r0, r7
 80012ce:	1a17      	subs	r7, r2, r0
 80012d0:	42ba      	cmp	r2, r7
 80012d2:	4192      	sbcs	r2, r2
 80012d4:	4643      	mov	r3, r8
 80012d6:	4252      	negs	r2, r2
 80012d8:	1a99      	subs	r1, r3, r2
 80012da:	4664      	mov	r4, ip
 80012dc:	0035      	movs	r5, r6
 80012de:	e6ca      	b.n	8001076 <__aeabi_dadd+0x62>
 80012e0:	2207      	movs	r2, #7
 80012e2:	403a      	ands	r2, r7
 80012e4:	2a00      	cmp	r2, #0
 80012e6:	d000      	beq.n	80012ea <__aeabi_dadd+0x2d6>
 80012e8:	e6f6      	b.n	80010d8 <__aeabi_dadd+0xc4>
 80012ea:	074b      	lsls	r3, r1, #29
 80012ec:	08ca      	lsrs	r2, r1, #3
 80012ee:	4948      	ldr	r1, [pc, #288]	; (8001410 <__aeabi_dadd+0x3fc>)
 80012f0:	08ff      	lsrs	r7, r7, #3
 80012f2:	433b      	orrs	r3, r7
 80012f4:	428d      	cmp	r5, r1
 80012f6:	d196      	bne.n	8001226 <__aeabi_dadd+0x212>
 80012f8:	0019      	movs	r1, r3
 80012fa:	4311      	orrs	r1, r2
 80012fc:	d100      	bne.n	8001300 <__aeabi_dadd+0x2ec>
 80012fe:	e19e      	b.n	800163e <__aeabi_dadd+0x62a>
 8001300:	2180      	movs	r1, #128	; 0x80
 8001302:	0309      	lsls	r1, r1, #12
 8001304:	430a      	orrs	r2, r1
 8001306:	0312      	lsls	r2, r2, #12
 8001308:	0b12      	lsrs	r2, r2, #12
 800130a:	4d41      	ldr	r5, [pc, #260]	; (8001410 <__aeabi_dadd+0x3fc>)
 800130c:	e78f      	b.n	800122e <__aeabi_dadd+0x21a>
 800130e:	0015      	movs	r5, r2
 8001310:	2200      	movs	r2, #0
 8001312:	2300      	movs	r3, #0
 8001314:	e78b      	b.n	800122e <__aeabi_dadd+0x21a>
 8001316:	2b00      	cmp	r3, #0
 8001318:	d000      	beq.n	800131c <__aeabi_dadd+0x308>
 800131a:	e0c7      	b.n	80014ac <__aeabi_dadd+0x498>
 800131c:	1c6b      	adds	r3, r5, #1
 800131e:	055f      	lsls	r7, r3, #21
 8001320:	0d7f      	lsrs	r7, r7, #21
 8001322:	2f01      	cmp	r7, #1
 8001324:	dc00      	bgt.n	8001328 <__aeabi_dadd+0x314>
 8001326:	e0f1      	b.n	800150c <__aeabi_dadd+0x4f8>
 8001328:	4d39      	ldr	r5, [pc, #228]	; (8001410 <__aeabi_dadd+0x3fc>)
 800132a:	42ab      	cmp	r3, r5
 800132c:	d100      	bne.n	8001330 <__aeabi_dadd+0x31c>
 800132e:	e0b9      	b.n	80014a4 <__aeabi_dadd+0x490>
 8001330:	1885      	adds	r5, r0, r2
 8001332:	000a      	movs	r2, r1
 8001334:	4285      	cmp	r5, r0
 8001336:	4189      	sbcs	r1, r1
 8001338:	4442      	add	r2, r8
 800133a:	4249      	negs	r1, r1
 800133c:	1851      	adds	r1, r2, r1
 800133e:	2207      	movs	r2, #7
 8001340:	07cf      	lsls	r7, r1, #31
 8001342:	086d      	lsrs	r5, r5, #1
 8001344:	432f      	orrs	r7, r5
 8001346:	0849      	lsrs	r1, r1, #1
 8001348:	403a      	ands	r2, r7
 800134a:	001d      	movs	r5, r3
 800134c:	e6c2      	b.n	80010d4 <__aeabi_dadd+0xc0>
 800134e:	2207      	movs	r2, #7
 8001350:	4930      	ldr	r1, [pc, #192]	; (8001414 <__aeabi_dadd+0x400>)
 8001352:	1aed      	subs	r5, r5, r3
 8001354:	4031      	ands	r1, r6
 8001356:	403a      	ands	r2, r7
 8001358:	e6bc      	b.n	80010d4 <__aeabi_dadd+0xc0>
 800135a:	003e      	movs	r6, r7
 800135c:	3828      	subs	r0, #40	; 0x28
 800135e:	4086      	lsls	r6, r0
 8001360:	2700      	movs	r7, #0
 8001362:	e69f      	b.n	80010a4 <__aeabi_dadd+0x90>
 8001364:	0038      	movs	r0, r7
 8001366:	f001 fcc9 	bl	8002cfc <__clzsi2>
 800136a:	3020      	adds	r0, #32
 800136c:	e68e      	b.n	800108c <__aeabi_dadd+0x78>
 800136e:	4643      	mov	r3, r8
 8001370:	4313      	orrs	r3, r2
 8001372:	001f      	movs	r7, r3
 8001374:	1e7a      	subs	r2, r7, #1
 8001376:	4197      	sbcs	r7, r2
 8001378:	1bc7      	subs	r7, r0, r7
 800137a:	42b8      	cmp	r0, r7
 800137c:	4180      	sbcs	r0, r0
 800137e:	4240      	negs	r0, r0
 8001380:	1a09      	subs	r1, r1, r0
 8001382:	e678      	b.n	8001076 <__aeabi_dadd+0x62>
 8001384:	000e      	movs	r6, r1
 8001386:	003b      	movs	r3, r7
 8001388:	4306      	orrs	r6, r0
 800138a:	4313      	orrs	r3, r2
 800138c:	2d00      	cmp	r5, #0
 800138e:	d161      	bne.n	8001454 <__aeabi_dadd+0x440>
 8001390:	2e00      	cmp	r6, #0
 8001392:	d000      	beq.n	8001396 <__aeabi_dadd+0x382>
 8001394:	e0f4      	b.n	8001580 <__aeabi_dadd+0x56c>
 8001396:	2b00      	cmp	r3, #0
 8001398:	d100      	bne.n	800139c <__aeabi_dadd+0x388>
 800139a:	e11b      	b.n	80015d4 <__aeabi_dadd+0x5c0>
 800139c:	4664      	mov	r4, ip
 800139e:	0039      	movs	r1, r7
 80013a0:	0010      	movs	r0, r2
 80013a2:	e739      	b.n	8001218 <__aeabi_dadd+0x204>
 80013a4:	4f1a      	ldr	r7, [pc, #104]	; (8001410 <__aeabi_dadd+0x3fc>)
 80013a6:	42bb      	cmp	r3, r7
 80013a8:	d07a      	beq.n	80014a0 <__aeabi_dadd+0x48c>
 80013aa:	0033      	movs	r3, r6
 80013ac:	e6ff      	b.n	80011ae <__aeabi_dadd+0x19a>
 80013ae:	0030      	movs	r0, r6
 80013b0:	3d1f      	subs	r5, #31
 80013b2:	40e8      	lsrs	r0, r5
 80013b4:	2b20      	cmp	r3, #32
 80013b6:	d003      	beq.n	80013c0 <__aeabi_dadd+0x3ac>
 80013b8:	2140      	movs	r1, #64	; 0x40
 80013ba:	1acb      	subs	r3, r1, r3
 80013bc:	409e      	lsls	r6, r3
 80013be:	4337      	orrs	r7, r6
 80013c0:	1e7b      	subs	r3, r7, #1
 80013c2:	419f      	sbcs	r7, r3
 80013c4:	2207      	movs	r2, #7
 80013c6:	4307      	orrs	r7, r0
 80013c8:	403a      	ands	r2, r7
 80013ca:	2100      	movs	r1, #0
 80013cc:	2500      	movs	r5, #0
 80013ce:	e789      	b.n	80012e4 <__aeabi_dadd+0x2d0>
 80013d0:	1a17      	subs	r7, r2, r0
 80013d2:	4643      	mov	r3, r8
 80013d4:	42ba      	cmp	r2, r7
 80013d6:	41b6      	sbcs	r6, r6
 80013d8:	1a59      	subs	r1, r3, r1
 80013da:	4276      	negs	r6, r6
 80013dc:	1b8e      	subs	r6, r1, r6
 80013de:	4664      	mov	r4, ip
 80013e0:	e64e      	b.n	8001080 <__aeabi_dadd+0x6c>
 80013e2:	2b1f      	cmp	r3, #31
 80013e4:	dd00      	ble.n	80013e8 <__aeabi_dadd+0x3d4>
 80013e6:	e0ad      	b.n	8001544 <__aeabi_dadd+0x530>
 80013e8:	2620      	movs	r6, #32
 80013ea:	4647      	mov	r7, r8
 80013ec:	1af6      	subs	r6, r6, r3
 80013ee:	40b7      	lsls	r7, r6
 80013f0:	46b9      	mov	r9, r7
 80013f2:	0017      	movs	r7, r2
 80013f4:	46b2      	mov	sl, r6
 80013f6:	40df      	lsrs	r7, r3
 80013f8:	464e      	mov	r6, r9
 80013fa:	433e      	orrs	r6, r7
 80013fc:	0037      	movs	r7, r6
 80013fe:	4656      	mov	r6, sl
 8001400:	40b2      	lsls	r2, r6
 8001402:	1e56      	subs	r6, r2, #1
 8001404:	41b2      	sbcs	r2, r6
 8001406:	4317      	orrs	r7, r2
 8001408:	4642      	mov	r2, r8
 800140a:	40da      	lsrs	r2, r3
 800140c:	1889      	adds	r1, r1, r2
 800140e:	e6ae      	b.n	800116e <__aeabi_dadd+0x15a>
 8001410:	000007ff 	.word	0x000007ff
 8001414:	ff7fffff 	.word	0xff7fffff
 8001418:	800fffff 	.word	0x800fffff
 800141c:	2620      	movs	r6, #32
 800141e:	4647      	mov	r7, r8
 8001420:	1af6      	subs	r6, r6, r3
 8001422:	40b7      	lsls	r7, r6
 8001424:	46b9      	mov	r9, r7
 8001426:	0017      	movs	r7, r2
 8001428:	46b2      	mov	sl, r6
 800142a:	40df      	lsrs	r7, r3
 800142c:	464e      	mov	r6, r9
 800142e:	433e      	orrs	r6, r7
 8001430:	0037      	movs	r7, r6
 8001432:	4656      	mov	r6, sl
 8001434:	40b2      	lsls	r2, r6
 8001436:	1e56      	subs	r6, r2, #1
 8001438:	41b2      	sbcs	r2, r6
 800143a:	4317      	orrs	r7, r2
 800143c:	4642      	mov	r2, r8
 800143e:	40da      	lsrs	r2, r3
 8001440:	1a89      	subs	r1, r1, r2
 8001442:	e799      	b.n	8001378 <__aeabi_dadd+0x364>
 8001444:	4c7f      	ldr	r4, [pc, #508]	; (8001644 <__aeabi_dadd+0x630>)
 8001446:	42a6      	cmp	r6, r4
 8001448:	d05b      	beq.n	8001502 <__aeabi_dadd+0x4ee>
 800144a:	2480      	movs	r4, #128	; 0x80
 800144c:	0424      	lsls	r4, r4, #16
 800144e:	425b      	negs	r3, r3
 8001450:	4321      	orrs	r1, r4
 8001452:	e727      	b.n	80012a4 <__aeabi_dadd+0x290>
 8001454:	2e00      	cmp	r6, #0
 8001456:	d10c      	bne.n	8001472 <__aeabi_dadd+0x45e>
 8001458:	2b00      	cmp	r3, #0
 800145a:	d100      	bne.n	800145e <__aeabi_dadd+0x44a>
 800145c:	e0cb      	b.n	80015f6 <__aeabi_dadd+0x5e2>
 800145e:	4664      	mov	r4, ip
 8001460:	0039      	movs	r1, r7
 8001462:	0010      	movs	r0, r2
 8001464:	4d77      	ldr	r5, [pc, #476]	; (8001644 <__aeabi_dadd+0x630>)
 8001466:	e6d7      	b.n	8001218 <__aeabi_dadd+0x204>
 8001468:	4f76      	ldr	r7, [pc, #472]	; (8001644 <__aeabi_dadd+0x630>)
 800146a:	42bb      	cmp	r3, r7
 800146c:	d018      	beq.n	80014a0 <__aeabi_dadd+0x48c>
 800146e:	0033      	movs	r3, r6
 8001470:	e675      	b.n	800115e <__aeabi_dadd+0x14a>
 8001472:	2b00      	cmp	r3, #0
 8001474:	d014      	beq.n	80014a0 <__aeabi_dadd+0x48c>
 8001476:	074b      	lsls	r3, r1, #29
 8001478:	08c0      	lsrs	r0, r0, #3
 800147a:	4318      	orrs	r0, r3
 800147c:	2380      	movs	r3, #128	; 0x80
 800147e:	08c9      	lsrs	r1, r1, #3
 8001480:	031b      	lsls	r3, r3, #12
 8001482:	4219      	tst	r1, r3
 8001484:	d007      	beq.n	8001496 <__aeabi_dadd+0x482>
 8001486:	08fc      	lsrs	r4, r7, #3
 8001488:	421c      	tst	r4, r3
 800148a:	d104      	bne.n	8001496 <__aeabi_dadd+0x482>
 800148c:	0779      	lsls	r1, r7, #29
 800148e:	08d0      	lsrs	r0, r2, #3
 8001490:	4308      	orrs	r0, r1
 8001492:	46e1      	mov	r9, ip
 8001494:	0021      	movs	r1, r4
 8001496:	464c      	mov	r4, r9
 8001498:	0f42      	lsrs	r2, r0, #29
 800149a:	00c9      	lsls	r1, r1, #3
 800149c:	4311      	orrs	r1, r2
 800149e:	00c0      	lsls	r0, r0, #3
 80014a0:	4d68      	ldr	r5, [pc, #416]	; (8001644 <__aeabi_dadd+0x630>)
 80014a2:	e6b9      	b.n	8001218 <__aeabi_dadd+0x204>
 80014a4:	001d      	movs	r5, r3
 80014a6:	2200      	movs	r2, #0
 80014a8:	2300      	movs	r3, #0
 80014aa:	e6c0      	b.n	800122e <__aeabi_dadd+0x21a>
 80014ac:	2d00      	cmp	r5, #0
 80014ae:	d15b      	bne.n	8001568 <__aeabi_dadd+0x554>
 80014b0:	000d      	movs	r5, r1
 80014b2:	4305      	orrs	r5, r0
 80014b4:	d100      	bne.n	80014b8 <__aeabi_dadd+0x4a4>
 80014b6:	e6e2      	b.n	800127e <__aeabi_dadd+0x26a>
 80014b8:	1c5d      	adds	r5, r3, #1
 80014ba:	d100      	bne.n	80014be <__aeabi_dadd+0x4aa>
 80014bc:	e0b0      	b.n	8001620 <__aeabi_dadd+0x60c>
 80014be:	4d61      	ldr	r5, [pc, #388]	; (8001644 <__aeabi_dadd+0x630>)
 80014c0:	42ae      	cmp	r6, r5
 80014c2:	d01f      	beq.n	8001504 <__aeabi_dadd+0x4f0>
 80014c4:	43db      	mvns	r3, r3
 80014c6:	2b38      	cmp	r3, #56	; 0x38
 80014c8:	dc71      	bgt.n	80015ae <__aeabi_dadd+0x59a>
 80014ca:	2b1f      	cmp	r3, #31
 80014cc:	dd00      	ble.n	80014d0 <__aeabi_dadd+0x4bc>
 80014ce:	e096      	b.n	80015fe <__aeabi_dadd+0x5ea>
 80014d0:	2520      	movs	r5, #32
 80014d2:	000f      	movs	r7, r1
 80014d4:	1aed      	subs	r5, r5, r3
 80014d6:	40af      	lsls	r7, r5
 80014d8:	46b9      	mov	r9, r7
 80014da:	0007      	movs	r7, r0
 80014dc:	46aa      	mov	sl, r5
 80014de:	40df      	lsrs	r7, r3
 80014e0:	464d      	mov	r5, r9
 80014e2:	433d      	orrs	r5, r7
 80014e4:	002f      	movs	r7, r5
 80014e6:	4655      	mov	r5, sl
 80014e8:	40a8      	lsls	r0, r5
 80014ea:	40d9      	lsrs	r1, r3
 80014ec:	1e45      	subs	r5, r0, #1
 80014ee:	41a8      	sbcs	r0, r5
 80014f0:	4488      	add	r8, r1
 80014f2:	4307      	orrs	r7, r0
 80014f4:	18bf      	adds	r7, r7, r2
 80014f6:	4297      	cmp	r7, r2
 80014f8:	4192      	sbcs	r2, r2
 80014fa:	4251      	negs	r1, r2
 80014fc:	4441      	add	r1, r8
 80014fe:	0035      	movs	r5, r6
 8001500:	e63a      	b.n	8001178 <__aeabi_dadd+0x164>
 8001502:	4664      	mov	r4, ip
 8001504:	0035      	movs	r5, r6
 8001506:	4641      	mov	r1, r8
 8001508:	0010      	movs	r0, r2
 800150a:	e685      	b.n	8001218 <__aeabi_dadd+0x204>
 800150c:	000b      	movs	r3, r1
 800150e:	4303      	orrs	r3, r0
 8001510:	2d00      	cmp	r5, #0
 8001512:	d000      	beq.n	8001516 <__aeabi_dadd+0x502>
 8001514:	e663      	b.n	80011de <__aeabi_dadd+0x1ca>
 8001516:	2b00      	cmp	r3, #0
 8001518:	d0f5      	beq.n	8001506 <__aeabi_dadd+0x4f2>
 800151a:	4643      	mov	r3, r8
 800151c:	4313      	orrs	r3, r2
 800151e:	d100      	bne.n	8001522 <__aeabi_dadd+0x50e>
 8001520:	e67a      	b.n	8001218 <__aeabi_dadd+0x204>
 8001522:	1887      	adds	r7, r0, r2
 8001524:	4287      	cmp	r7, r0
 8001526:	4180      	sbcs	r0, r0
 8001528:	2207      	movs	r2, #7
 800152a:	4441      	add	r1, r8
 800152c:	4240      	negs	r0, r0
 800152e:	1809      	adds	r1, r1, r0
 8001530:	403a      	ands	r2, r7
 8001532:	020b      	lsls	r3, r1, #8
 8001534:	d400      	bmi.n	8001538 <__aeabi_dadd+0x524>
 8001536:	e6d5      	b.n	80012e4 <__aeabi_dadd+0x2d0>
 8001538:	4b43      	ldr	r3, [pc, #268]	; (8001648 <__aeabi_dadd+0x634>)
 800153a:	3501      	adds	r5, #1
 800153c:	4019      	ands	r1, r3
 800153e:	e5c9      	b.n	80010d4 <__aeabi_dadd+0xc0>
 8001540:	0038      	movs	r0, r7
 8001542:	e669      	b.n	8001218 <__aeabi_dadd+0x204>
 8001544:	001e      	movs	r6, r3
 8001546:	4647      	mov	r7, r8
 8001548:	3e20      	subs	r6, #32
 800154a:	40f7      	lsrs	r7, r6
 800154c:	46bc      	mov	ip, r7
 800154e:	2b20      	cmp	r3, #32
 8001550:	d004      	beq.n	800155c <__aeabi_dadd+0x548>
 8001552:	2640      	movs	r6, #64	; 0x40
 8001554:	1af3      	subs	r3, r6, r3
 8001556:	4646      	mov	r6, r8
 8001558:	409e      	lsls	r6, r3
 800155a:	4332      	orrs	r2, r6
 800155c:	0017      	movs	r7, r2
 800155e:	4663      	mov	r3, ip
 8001560:	1e7a      	subs	r2, r7, #1
 8001562:	4197      	sbcs	r7, r2
 8001564:	431f      	orrs	r7, r3
 8001566:	e602      	b.n	800116e <__aeabi_dadd+0x15a>
 8001568:	4d36      	ldr	r5, [pc, #216]	; (8001644 <__aeabi_dadd+0x630>)
 800156a:	42ae      	cmp	r6, r5
 800156c:	d0ca      	beq.n	8001504 <__aeabi_dadd+0x4f0>
 800156e:	2580      	movs	r5, #128	; 0x80
 8001570:	042d      	lsls	r5, r5, #16
 8001572:	425b      	negs	r3, r3
 8001574:	4329      	orrs	r1, r5
 8001576:	e7a6      	b.n	80014c6 <__aeabi_dadd+0x4b2>
 8001578:	4308      	orrs	r0, r1
 800157a:	1e41      	subs	r1, r0, #1
 800157c:	4188      	sbcs	r0, r1
 800157e:	e6a6      	b.n	80012ce <__aeabi_dadd+0x2ba>
 8001580:	2b00      	cmp	r3, #0
 8001582:	d100      	bne.n	8001586 <__aeabi_dadd+0x572>
 8001584:	e648      	b.n	8001218 <__aeabi_dadd+0x204>
 8001586:	1a87      	subs	r7, r0, r2
 8001588:	4643      	mov	r3, r8
 800158a:	42b8      	cmp	r0, r7
 800158c:	41b6      	sbcs	r6, r6
 800158e:	1acb      	subs	r3, r1, r3
 8001590:	4276      	negs	r6, r6
 8001592:	1b9e      	subs	r6, r3, r6
 8001594:	0233      	lsls	r3, r6, #8
 8001596:	d54b      	bpl.n	8001630 <__aeabi_dadd+0x61c>
 8001598:	1a17      	subs	r7, r2, r0
 800159a:	4643      	mov	r3, r8
 800159c:	42ba      	cmp	r2, r7
 800159e:	4192      	sbcs	r2, r2
 80015a0:	1a59      	subs	r1, r3, r1
 80015a2:	4252      	negs	r2, r2
 80015a4:	1a89      	subs	r1, r1, r2
 80015a6:	2207      	movs	r2, #7
 80015a8:	4664      	mov	r4, ip
 80015aa:	403a      	ands	r2, r7
 80015ac:	e592      	b.n	80010d4 <__aeabi_dadd+0xc0>
 80015ae:	4301      	orrs	r1, r0
 80015b0:	000f      	movs	r7, r1
 80015b2:	1e79      	subs	r1, r7, #1
 80015b4:	418f      	sbcs	r7, r1
 80015b6:	e79d      	b.n	80014f4 <__aeabi_dadd+0x4e0>
 80015b8:	001c      	movs	r4, r3
 80015ba:	000f      	movs	r7, r1
 80015bc:	3c20      	subs	r4, #32
 80015be:	40e7      	lsrs	r7, r4
 80015c0:	2b20      	cmp	r3, #32
 80015c2:	d003      	beq.n	80015cc <__aeabi_dadd+0x5b8>
 80015c4:	2440      	movs	r4, #64	; 0x40
 80015c6:	1ae3      	subs	r3, r4, r3
 80015c8:	4099      	lsls	r1, r3
 80015ca:	4308      	orrs	r0, r1
 80015cc:	1e41      	subs	r1, r0, #1
 80015ce:	4188      	sbcs	r0, r1
 80015d0:	4338      	orrs	r0, r7
 80015d2:	e67c      	b.n	80012ce <__aeabi_dadd+0x2ba>
 80015d4:	2200      	movs	r2, #0
 80015d6:	2400      	movs	r4, #0
 80015d8:	e625      	b.n	8001226 <__aeabi_dadd+0x212>
 80015da:	1a17      	subs	r7, r2, r0
 80015dc:	4643      	mov	r3, r8
 80015de:	42ba      	cmp	r2, r7
 80015e0:	4192      	sbcs	r2, r2
 80015e2:	1a59      	subs	r1, r3, r1
 80015e4:	4252      	negs	r2, r2
 80015e6:	1a89      	subs	r1, r1, r2
 80015e8:	4664      	mov	r4, ip
 80015ea:	0035      	movs	r5, r6
 80015ec:	e543      	b.n	8001076 <__aeabi_dadd+0x62>
 80015ee:	4641      	mov	r1, r8
 80015f0:	0010      	movs	r0, r2
 80015f2:	4d14      	ldr	r5, [pc, #80]	; (8001644 <__aeabi_dadd+0x630>)
 80015f4:	e610      	b.n	8001218 <__aeabi_dadd+0x204>
 80015f6:	2280      	movs	r2, #128	; 0x80
 80015f8:	2400      	movs	r4, #0
 80015fa:	0312      	lsls	r2, r2, #12
 80015fc:	e680      	b.n	8001300 <__aeabi_dadd+0x2ec>
 80015fe:	001d      	movs	r5, r3
 8001600:	000f      	movs	r7, r1
 8001602:	3d20      	subs	r5, #32
 8001604:	40ef      	lsrs	r7, r5
 8001606:	46bc      	mov	ip, r7
 8001608:	2b20      	cmp	r3, #32
 800160a:	d003      	beq.n	8001614 <__aeabi_dadd+0x600>
 800160c:	2540      	movs	r5, #64	; 0x40
 800160e:	1aeb      	subs	r3, r5, r3
 8001610:	4099      	lsls	r1, r3
 8001612:	4308      	orrs	r0, r1
 8001614:	0007      	movs	r7, r0
 8001616:	4663      	mov	r3, ip
 8001618:	1e78      	subs	r0, r7, #1
 800161a:	4187      	sbcs	r7, r0
 800161c:	431f      	orrs	r7, r3
 800161e:	e769      	b.n	80014f4 <__aeabi_dadd+0x4e0>
 8001620:	1887      	adds	r7, r0, r2
 8001622:	4297      	cmp	r7, r2
 8001624:	419b      	sbcs	r3, r3
 8001626:	4441      	add	r1, r8
 8001628:	425b      	negs	r3, r3
 800162a:	18c9      	adds	r1, r1, r3
 800162c:	0035      	movs	r5, r6
 800162e:	e5a3      	b.n	8001178 <__aeabi_dadd+0x164>
 8001630:	003b      	movs	r3, r7
 8001632:	4333      	orrs	r3, r6
 8001634:	d0ce      	beq.n	80015d4 <__aeabi_dadd+0x5c0>
 8001636:	2207      	movs	r2, #7
 8001638:	0031      	movs	r1, r6
 800163a:	403a      	ands	r2, r7
 800163c:	e652      	b.n	80012e4 <__aeabi_dadd+0x2d0>
 800163e:	2300      	movs	r3, #0
 8001640:	001a      	movs	r2, r3
 8001642:	e5f4      	b.n	800122e <__aeabi_dadd+0x21a>
 8001644:	000007ff 	.word	0x000007ff
 8001648:	ff7fffff 	.word	0xff7fffff

0800164c <__aeabi_ddiv>:
 800164c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800164e:	4657      	mov	r7, sl
 8001650:	46de      	mov	lr, fp
 8001652:	464e      	mov	r6, r9
 8001654:	4645      	mov	r5, r8
 8001656:	b5e0      	push	{r5, r6, r7, lr}
 8001658:	4683      	mov	fp, r0
 800165a:	0007      	movs	r7, r0
 800165c:	030e      	lsls	r6, r1, #12
 800165e:	0048      	lsls	r0, r1, #1
 8001660:	b085      	sub	sp, #20
 8001662:	4692      	mov	sl, r2
 8001664:	001c      	movs	r4, r3
 8001666:	0b36      	lsrs	r6, r6, #12
 8001668:	0d40      	lsrs	r0, r0, #21
 800166a:	0fcd      	lsrs	r5, r1, #31
 800166c:	2800      	cmp	r0, #0
 800166e:	d100      	bne.n	8001672 <__aeabi_ddiv+0x26>
 8001670:	e09d      	b.n	80017ae <__aeabi_ddiv+0x162>
 8001672:	4b95      	ldr	r3, [pc, #596]	; (80018c8 <__aeabi_ddiv+0x27c>)
 8001674:	4298      	cmp	r0, r3
 8001676:	d039      	beq.n	80016ec <__aeabi_ddiv+0xa0>
 8001678:	2380      	movs	r3, #128	; 0x80
 800167a:	00f6      	lsls	r6, r6, #3
 800167c:	041b      	lsls	r3, r3, #16
 800167e:	431e      	orrs	r6, r3
 8001680:	4a92      	ldr	r2, [pc, #584]	; (80018cc <__aeabi_ddiv+0x280>)
 8001682:	0f7b      	lsrs	r3, r7, #29
 8001684:	4333      	orrs	r3, r6
 8001686:	4699      	mov	r9, r3
 8001688:	4694      	mov	ip, r2
 800168a:	0003      	movs	r3, r0
 800168c:	4463      	add	r3, ip
 800168e:	9300      	str	r3, [sp, #0]
 8001690:	2300      	movs	r3, #0
 8001692:	2600      	movs	r6, #0
 8001694:	00ff      	lsls	r7, r7, #3
 8001696:	9302      	str	r3, [sp, #8]
 8001698:	0323      	lsls	r3, r4, #12
 800169a:	0b1b      	lsrs	r3, r3, #12
 800169c:	4698      	mov	r8, r3
 800169e:	0063      	lsls	r3, r4, #1
 80016a0:	0fe4      	lsrs	r4, r4, #31
 80016a2:	4652      	mov	r2, sl
 80016a4:	0d5b      	lsrs	r3, r3, #21
 80016a6:	9401      	str	r4, [sp, #4]
 80016a8:	d100      	bne.n	80016ac <__aeabi_ddiv+0x60>
 80016aa:	e0b3      	b.n	8001814 <__aeabi_ddiv+0x1c8>
 80016ac:	4986      	ldr	r1, [pc, #536]	; (80018c8 <__aeabi_ddiv+0x27c>)
 80016ae:	428b      	cmp	r3, r1
 80016b0:	d100      	bne.n	80016b4 <__aeabi_ddiv+0x68>
 80016b2:	e09e      	b.n	80017f2 <__aeabi_ddiv+0x1a6>
 80016b4:	4642      	mov	r2, r8
 80016b6:	00d1      	lsls	r1, r2, #3
 80016b8:	2280      	movs	r2, #128	; 0x80
 80016ba:	0412      	lsls	r2, r2, #16
 80016bc:	430a      	orrs	r2, r1
 80016be:	4651      	mov	r1, sl
 80016c0:	0f49      	lsrs	r1, r1, #29
 80016c2:	4311      	orrs	r1, r2
 80016c4:	468b      	mov	fp, r1
 80016c6:	4981      	ldr	r1, [pc, #516]	; (80018cc <__aeabi_ddiv+0x280>)
 80016c8:	4652      	mov	r2, sl
 80016ca:	468c      	mov	ip, r1
 80016cc:	9900      	ldr	r1, [sp, #0]
 80016ce:	4463      	add	r3, ip
 80016d0:	1acb      	subs	r3, r1, r3
 80016d2:	2100      	movs	r1, #0
 80016d4:	00d2      	lsls	r2, r2, #3
 80016d6:	9300      	str	r3, [sp, #0]
 80016d8:	002b      	movs	r3, r5
 80016da:	4063      	eors	r3, r4
 80016dc:	469a      	mov	sl, r3
 80016de:	2e0f      	cmp	r6, #15
 80016e0:	d900      	bls.n	80016e4 <__aeabi_ddiv+0x98>
 80016e2:	e105      	b.n	80018f0 <__aeabi_ddiv+0x2a4>
 80016e4:	4b7a      	ldr	r3, [pc, #488]	; (80018d0 <__aeabi_ddiv+0x284>)
 80016e6:	00b6      	lsls	r6, r6, #2
 80016e8:	599b      	ldr	r3, [r3, r6]
 80016ea:	469f      	mov	pc, r3
 80016ec:	465b      	mov	r3, fp
 80016ee:	4333      	orrs	r3, r6
 80016f0:	4699      	mov	r9, r3
 80016f2:	d000      	beq.n	80016f6 <__aeabi_ddiv+0xaa>
 80016f4:	e0b8      	b.n	8001868 <__aeabi_ddiv+0x21c>
 80016f6:	2302      	movs	r3, #2
 80016f8:	2608      	movs	r6, #8
 80016fa:	2700      	movs	r7, #0
 80016fc:	9000      	str	r0, [sp, #0]
 80016fe:	9302      	str	r3, [sp, #8]
 8001700:	e7ca      	b.n	8001698 <__aeabi_ddiv+0x4c>
 8001702:	46cb      	mov	fp, r9
 8001704:	003a      	movs	r2, r7
 8001706:	9902      	ldr	r1, [sp, #8]
 8001708:	9501      	str	r5, [sp, #4]
 800170a:	9b01      	ldr	r3, [sp, #4]
 800170c:	469a      	mov	sl, r3
 800170e:	2902      	cmp	r1, #2
 8001710:	d027      	beq.n	8001762 <__aeabi_ddiv+0x116>
 8001712:	2903      	cmp	r1, #3
 8001714:	d100      	bne.n	8001718 <__aeabi_ddiv+0xcc>
 8001716:	e280      	b.n	8001c1a <__aeabi_ddiv+0x5ce>
 8001718:	2901      	cmp	r1, #1
 800171a:	d044      	beq.n	80017a6 <__aeabi_ddiv+0x15a>
 800171c:	496d      	ldr	r1, [pc, #436]	; (80018d4 <__aeabi_ddiv+0x288>)
 800171e:	9b00      	ldr	r3, [sp, #0]
 8001720:	468c      	mov	ip, r1
 8001722:	4463      	add	r3, ip
 8001724:	001c      	movs	r4, r3
 8001726:	2c00      	cmp	r4, #0
 8001728:	dd38      	ble.n	800179c <__aeabi_ddiv+0x150>
 800172a:	0753      	lsls	r3, r2, #29
 800172c:	d000      	beq.n	8001730 <__aeabi_ddiv+0xe4>
 800172e:	e213      	b.n	8001b58 <__aeabi_ddiv+0x50c>
 8001730:	08d2      	lsrs	r2, r2, #3
 8001732:	465b      	mov	r3, fp
 8001734:	01db      	lsls	r3, r3, #7
 8001736:	d509      	bpl.n	800174c <__aeabi_ddiv+0x100>
 8001738:	4659      	mov	r1, fp
 800173a:	4b67      	ldr	r3, [pc, #412]	; (80018d8 <__aeabi_ddiv+0x28c>)
 800173c:	4019      	ands	r1, r3
 800173e:	468b      	mov	fp, r1
 8001740:	2180      	movs	r1, #128	; 0x80
 8001742:	00c9      	lsls	r1, r1, #3
 8001744:	468c      	mov	ip, r1
 8001746:	9b00      	ldr	r3, [sp, #0]
 8001748:	4463      	add	r3, ip
 800174a:	001c      	movs	r4, r3
 800174c:	4b63      	ldr	r3, [pc, #396]	; (80018dc <__aeabi_ddiv+0x290>)
 800174e:	429c      	cmp	r4, r3
 8001750:	dc07      	bgt.n	8001762 <__aeabi_ddiv+0x116>
 8001752:	465b      	mov	r3, fp
 8001754:	0564      	lsls	r4, r4, #21
 8001756:	075f      	lsls	r7, r3, #29
 8001758:	025b      	lsls	r3, r3, #9
 800175a:	4317      	orrs	r7, r2
 800175c:	0b1b      	lsrs	r3, r3, #12
 800175e:	0d62      	lsrs	r2, r4, #21
 8001760:	e002      	b.n	8001768 <__aeabi_ddiv+0x11c>
 8001762:	2300      	movs	r3, #0
 8001764:	2700      	movs	r7, #0
 8001766:	4a58      	ldr	r2, [pc, #352]	; (80018c8 <__aeabi_ddiv+0x27c>)
 8001768:	2100      	movs	r1, #0
 800176a:	031b      	lsls	r3, r3, #12
 800176c:	0b1c      	lsrs	r4, r3, #12
 800176e:	0d0b      	lsrs	r3, r1, #20
 8001770:	051b      	lsls	r3, r3, #20
 8001772:	4323      	orrs	r3, r4
 8001774:	0514      	lsls	r4, r2, #20
 8001776:	4a5a      	ldr	r2, [pc, #360]	; (80018e0 <__aeabi_ddiv+0x294>)
 8001778:	0038      	movs	r0, r7
 800177a:	4013      	ands	r3, r2
 800177c:	431c      	orrs	r4, r3
 800177e:	4653      	mov	r3, sl
 8001780:	0064      	lsls	r4, r4, #1
 8001782:	07db      	lsls	r3, r3, #31
 8001784:	0864      	lsrs	r4, r4, #1
 8001786:	431c      	orrs	r4, r3
 8001788:	0021      	movs	r1, r4
 800178a:	b005      	add	sp, #20
 800178c:	bc3c      	pop	{r2, r3, r4, r5}
 800178e:	4690      	mov	r8, r2
 8001790:	4699      	mov	r9, r3
 8001792:	46a2      	mov	sl, r4
 8001794:	46ab      	mov	fp, r5
 8001796:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001798:	2201      	movs	r2, #1
 800179a:	4252      	negs	r2, r2
 800179c:	2301      	movs	r3, #1
 800179e:	1b1b      	subs	r3, r3, r4
 80017a0:	2b38      	cmp	r3, #56	; 0x38
 80017a2:	dc00      	bgt.n	80017a6 <__aeabi_ddiv+0x15a>
 80017a4:	e1ad      	b.n	8001b02 <__aeabi_ddiv+0x4b6>
 80017a6:	2200      	movs	r2, #0
 80017a8:	2300      	movs	r3, #0
 80017aa:	2700      	movs	r7, #0
 80017ac:	e7dc      	b.n	8001768 <__aeabi_ddiv+0x11c>
 80017ae:	465b      	mov	r3, fp
 80017b0:	4333      	orrs	r3, r6
 80017b2:	4699      	mov	r9, r3
 80017b4:	d05e      	beq.n	8001874 <__aeabi_ddiv+0x228>
 80017b6:	2e00      	cmp	r6, #0
 80017b8:	d100      	bne.n	80017bc <__aeabi_ddiv+0x170>
 80017ba:	e18a      	b.n	8001ad2 <__aeabi_ddiv+0x486>
 80017bc:	0030      	movs	r0, r6
 80017be:	f001 fa9d 	bl	8002cfc <__clzsi2>
 80017c2:	0003      	movs	r3, r0
 80017c4:	3b0b      	subs	r3, #11
 80017c6:	2b1c      	cmp	r3, #28
 80017c8:	dd00      	ble.n	80017cc <__aeabi_ddiv+0x180>
 80017ca:	e17b      	b.n	8001ac4 <__aeabi_ddiv+0x478>
 80017cc:	221d      	movs	r2, #29
 80017ce:	1ad3      	subs	r3, r2, r3
 80017d0:	465a      	mov	r2, fp
 80017d2:	0001      	movs	r1, r0
 80017d4:	40da      	lsrs	r2, r3
 80017d6:	3908      	subs	r1, #8
 80017d8:	408e      	lsls	r6, r1
 80017da:	0013      	movs	r3, r2
 80017dc:	465f      	mov	r7, fp
 80017de:	4333      	orrs	r3, r6
 80017e0:	4699      	mov	r9, r3
 80017e2:	408f      	lsls	r7, r1
 80017e4:	4b3f      	ldr	r3, [pc, #252]	; (80018e4 <__aeabi_ddiv+0x298>)
 80017e6:	2600      	movs	r6, #0
 80017e8:	1a1b      	subs	r3, r3, r0
 80017ea:	9300      	str	r3, [sp, #0]
 80017ec:	2300      	movs	r3, #0
 80017ee:	9302      	str	r3, [sp, #8]
 80017f0:	e752      	b.n	8001698 <__aeabi_ddiv+0x4c>
 80017f2:	4641      	mov	r1, r8
 80017f4:	4653      	mov	r3, sl
 80017f6:	430b      	orrs	r3, r1
 80017f8:	493b      	ldr	r1, [pc, #236]	; (80018e8 <__aeabi_ddiv+0x29c>)
 80017fa:	469b      	mov	fp, r3
 80017fc:	468c      	mov	ip, r1
 80017fe:	9b00      	ldr	r3, [sp, #0]
 8001800:	4463      	add	r3, ip
 8001802:	9300      	str	r3, [sp, #0]
 8001804:	465b      	mov	r3, fp
 8001806:	2b00      	cmp	r3, #0
 8001808:	d13b      	bne.n	8001882 <__aeabi_ddiv+0x236>
 800180a:	2302      	movs	r3, #2
 800180c:	2200      	movs	r2, #0
 800180e:	431e      	orrs	r6, r3
 8001810:	2102      	movs	r1, #2
 8001812:	e761      	b.n	80016d8 <__aeabi_ddiv+0x8c>
 8001814:	4643      	mov	r3, r8
 8001816:	4313      	orrs	r3, r2
 8001818:	469b      	mov	fp, r3
 800181a:	d037      	beq.n	800188c <__aeabi_ddiv+0x240>
 800181c:	4643      	mov	r3, r8
 800181e:	2b00      	cmp	r3, #0
 8001820:	d100      	bne.n	8001824 <__aeabi_ddiv+0x1d8>
 8001822:	e162      	b.n	8001aea <__aeabi_ddiv+0x49e>
 8001824:	4640      	mov	r0, r8
 8001826:	f001 fa69 	bl	8002cfc <__clzsi2>
 800182a:	0003      	movs	r3, r0
 800182c:	3b0b      	subs	r3, #11
 800182e:	2b1c      	cmp	r3, #28
 8001830:	dd00      	ble.n	8001834 <__aeabi_ddiv+0x1e8>
 8001832:	e153      	b.n	8001adc <__aeabi_ddiv+0x490>
 8001834:	0002      	movs	r2, r0
 8001836:	4641      	mov	r1, r8
 8001838:	3a08      	subs	r2, #8
 800183a:	4091      	lsls	r1, r2
 800183c:	4688      	mov	r8, r1
 800183e:	211d      	movs	r1, #29
 8001840:	1acb      	subs	r3, r1, r3
 8001842:	4651      	mov	r1, sl
 8001844:	40d9      	lsrs	r1, r3
 8001846:	000b      	movs	r3, r1
 8001848:	4641      	mov	r1, r8
 800184a:	430b      	orrs	r3, r1
 800184c:	469b      	mov	fp, r3
 800184e:	4653      	mov	r3, sl
 8001850:	4093      	lsls	r3, r2
 8001852:	001a      	movs	r2, r3
 8001854:	9b00      	ldr	r3, [sp, #0]
 8001856:	4925      	ldr	r1, [pc, #148]	; (80018ec <__aeabi_ddiv+0x2a0>)
 8001858:	469c      	mov	ip, r3
 800185a:	4460      	add	r0, ip
 800185c:	0003      	movs	r3, r0
 800185e:	468c      	mov	ip, r1
 8001860:	4463      	add	r3, ip
 8001862:	9300      	str	r3, [sp, #0]
 8001864:	2100      	movs	r1, #0
 8001866:	e737      	b.n	80016d8 <__aeabi_ddiv+0x8c>
 8001868:	2303      	movs	r3, #3
 800186a:	46b1      	mov	r9, r6
 800186c:	9000      	str	r0, [sp, #0]
 800186e:	260c      	movs	r6, #12
 8001870:	9302      	str	r3, [sp, #8]
 8001872:	e711      	b.n	8001698 <__aeabi_ddiv+0x4c>
 8001874:	2300      	movs	r3, #0
 8001876:	9300      	str	r3, [sp, #0]
 8001878:	3301      	adds	r3, #1
 800187a:	2604      	movs	r6, #4
 800187c:	2700      	movs	r7, #0
 800187e:	9302      	str	r3, [sp, #8]
 8001880:	e70a      	b.n	8001698 <__aeabi_ddiv+0x4c>
 8001882:	2303      	movs	r3, #3
 8001884:	46c3      	mov	fp, r8
 8001886:	431e      	orrs	r6, r3
 8001888:	2103      	movs	r1, #3
 800188a:	e725      	b.n	80016d8 <__aeabi_ddiv+0x8c>
 800188c:	3301      	adds	r3, #1
 800188e:	431e      	orrs	r6, r3
 8001890:	2200      	movs	r2, #0
 8001892:	2101      	movs	r1, #1
 8001894:	e720      	b.n	80016d8 <__aeabi_ddiv+0x8c>
 8001896:	2300      	movs	r3, #0
 8001898:	469a      	mov	sl, r3
 800189a:	2380      	movs	r3, #128	; 0x80
 800189c:	2700      	movs	r7, #0
 800189e:	031b      	lsls	r3, r3, #12
 80018a0:	4a09      	ldr	r2, [pc, #36]	; (80018c8 <__aeabi_ddiv+0x27c>)
 80018a2:	e761      	b.n	8001768 <__aeabi_ddiv+0x11c>
 80018a4:	2380      	movs	r3, #128	; 0x80
 80018a6:	4649      	mov	r1, r9
 80018a8:	031b      	lsls	r3, r3, #12
 80018aa:	4219      	tst	r1, r3
 80018ac:	d100      	bne.n	80018b0 <__aeabi_ddiv+0x264>
 80018ae:	e0e2      	b.n	8001a76 <__aeabi_ddiv+0x42a>
 80018b0:	4659      	mov	r1, fp
 80018b2:	4219      	tst	r1, r3
 80018b4:	d000      	beq.n	80018b8 <__aeabi_ddiv+0x26c>
 80018b6:	e0de      	b.n	8001a76 <__aeabi_ddiv+0x42a>
 80018b8:	430b      	orrs	r3, r1
 80018ba:	031b      	lsls	r3, r3, #12
 80018bc:	0017      	movs	r7, r2
 80018be:	0b1b      	lsrs	r3, r3, #12
 80018c0:	46a2      	mov	sl, r4
 80018c2:	4a01      	ldr	r2, [pc, #4]	; (80018c8 <__aeabi_ddiv+0x27c>)
 80018c4:	e750      	b.n	8001768 <__aeabi_ddiv+0x11c>
 80018c6:	46c0      	nop			; (mov r8, r8)
 80018c8:	000007ff 	.word	0x000007ff
 80018cc:	fffffc01 	.word	0xfffffc01
 80018d0:	0800e80c 	.word	0x0800e80c
 80018d4:	000003ff 	.word	0x000003ff
 80018d8:	feffffff 	.word	0xfeffffff
 80018dc:	000007fe 	.word	0x000007fe
 80018e0:	800fffff 	.word	0x800fffff
 80018e4:	fffffc0d 	.word	0xfffffc0d
 80018e8:	fffff801 	.word	0xfffff801
 80018ec:	000003f3 	.word	0x000003f3
 80018f0:	45d9      	cmp	r9, fp
 80018f2:	d900      	bls.n	80018f6 <__aeabi_ddiv+0x2aa>
 80018f4:	e0cb      	b.n	8001a8e <__aeabi_ddiv+0x442>
 80018f6:	d100      	bne.n	80018fa <__aeabi_ddiv+0x2ae>
 80018f8:	e0c6      	b.n	8001a88 <__aeabi_ddiv+0x43c>
 80018fa:	003c      	movs	r4, r7
 80018fc:	4648      	mov	r0, r9
 80018fe:	2700      	movs	r7, #0
 8001900:	9b00      	ldr	r3, [sp, #0]
 8001902:	3b01      	subs	r3, #1
 8001904:	9300      	str	r3, [sp, #0]
 8001906:	465b      	mov	r3, fp
 8001908:	0e16      	lsrs	r6, r2, #24
 800190a:	021b      	lsls	r3, r3, #8
 800190c:	431e      	orrs	r6, r3
 800190e:	0213      	lsls	r3, r2, #8
 8001910:	4698      	mov	r8, r3
 8001912:	0433      	lsls	r3, r6, #16
 8001914:	0c1b      	lsrs	r3, r3, #16
 8001916:	4699      	mov	r9, r3
 8001918:	0c31      	lsrs	r1, r6, #16
 800191a:	9101      	str	r1, [sp, #4]
 800191c:	f7fe fc90 	bl	8000240 <__aeabi_uidivmod>
 8001920:	464a      	mov	r2, r9
 8001922:	4342      	muls	r2, r0
 8001924:	040b      	lsls	r3, r1, #16
 8001926:	0c21      	lsrs	r1, r4, #16
 8001928:	0005      	movs	r5, r0
 800192a:	4319      	orrs	r1, r3
 800192c:	428a      	cmp	r2, r1
 800192e:	d907      	bls.n	8001940 <__aeabi_ddiv+0x2f4>
 8001930:	1989      	adds	r1, r1, r6
 8001932:	3d01      	subs	r5, #1
 8001934:	428e      	cmp	r6, r1
 8001936:	d803      	bhi.n	8001940 <__aeabi_ddiv+0x2f4>
 8001938:	428a      	cmp	r2, r1
 800193a:	d901      	bls.n	8001940 <__aeabi_ddiv+0x2f4>
 800193c:	1e85      	subs	r5, r0, #2
 800193e:	1989      	adds	r1, r1, r6
 8001940:	1a88      	subs	r0, r1, r2
 8001942:	9901      	ldr	r1, [sp, #4]
 8001944:	f7fe fc7c 	bl	8000240 <__aeabi_uidivmod>
 8001948:	0409      	lsls	r1, r1, #16
 800194a:	468c      	mov	ip, r1
 800194c:	464a      	mov	r2, r9
 800194e:	0421      	lsls	r1, r4, #16
 8001950:	4664      	mov	r4, ip
 8001952:	4342      	muls	r2, r0
 8001954:	0c09      	lsrs	r1, r1, #16
 8001956:	0003      	movs	r3, r0
 8001958:	4321      	orrs	r1, r4
 800195a:	428a      	cmp	r2, r1
 800195c:	d904      	bls.n	8001968 <__aeabi_ddiv+0x31c>
 800195e:	1989      	adds	r1, r1, r6
 8001960:	3b01      	subs	r3, #1
 8001962:	428e      	cmp	r6, r1
 8001964:	d800      	bhi.n	8001968 <__aeabi_ddiv+0x31c>
 8001966:	e0f1      	b.n	8001b4c <__aeabi_ddiv+0x500>
 8001968:	042d      	lsls	r5, r5, #16
 800196a:	431d      	orrs	r5, r3
 800196c:	46ab      	mov	fp, r5
 800196e:	4643      	mov	r3, r8
 8001970:	1a89      	subs	r1, r1, r2
 8001972:	4642      	mov	r2, r8
 8001974:	0c28      	lsrs	r0, r5, #16
 8001976:	0412      	lsls	r2, r2, #16
 8001978:	0c1d      	lsrs	r5, r3, #16
 800197a:	465b      	mov	r3, fp
 800197c:	0c14      	lsrs	r4, r2, #16
 800197e:	0022      	movs	r2, r4
 8001980:	041b      	lsls	r3, r3, #16
 8001982:	0c1b      	lsrs	r3, r3, #16
 8001984:	435a      	muls	r2, r3
 8001986:	9403      	str	r4, [sp, #12]
 8001988:	436b      	muls	r3, r5
 800198a:	4344      	muls	r4, r0
 800198c:	9502      	str	r5, [sp, #8]
 800198e:	4368      	muls	r0, r5
 8001990:	191b      	adds	r3, r3, r4
 8001992:	0c15      	lsrs	r5, r2, #16
 8001994:	18eb      	adds	r3, r5, r3
 8001996:	429c      	cmp	r4, r3
 8001998:	d903      	bls.n	80019a2 <__aeabi_ddiv+0x356>
 800199a:	2480      	movs	r4, #128	; 0x80
 800199c:	0264      	lsls	r4, r4, #9
 800199e:	46a4      	mov	ip, r4
 80019a0:	4460      	add	r0, ip
 80019a2:	0c1c      	lsrs	r4, r3, #16
 80019a4:	0415      	lsls	r5, r2, #16
 80019a6:	041b      	lsls	r3, r3, #16
 80019a8:	0c2d      	lsrs	r5, r5, #16
 80019aa:	1820      	adds	r0, r4, r0
 80019ac:	195d      	adds	r5, r3, r5
 80019ae:	4281      	cmp	r1, r0
 80019b0:	d377      	bcc.n	8001aa2 <__aeabi_ddiv+0x456>
 80019b2:	d073      	beq.n	8001a9c <__aeabi_ddiv+0x450>
 80019b4:	1a0c      	subs	r4, r1, r0
 80019b6:	4aa2      	ldr	r2, [pc, #648]	; (8001c40 <__aeabi_ddiv+0x5f4>)
 80019b8:	1b7d      	subs	r5, r7, r5
 80019ba:	42af      	cmp	r7, r5
 80019bc:	41bf      	sbcs	r7, r7
 80019be:	4694      	mov	ip, r2
 80019c0:	9b00      	ldr	r3, [sp, #0]
 80019c2:	427f      	negs	r7, r7
 80019c4:	4463      	add	r3, ip
 80019c6:	1be0      	subs	r0, r4, r7
 80019c8:	001c      	movs	r4, r3
 80019ca:	4286      	cmp	r6, r0
 80019cc:	d100      	bne.n	80019d0 <__aeabi_ddiv+0x384>
 80019ce:	e0db      	b.n	8001b88 <__aeabi_ddiv+0x53c>
 80019d0:	9901      	ldr	r1, [sp, #4]
 80019d2:	f7fe fc35 	bl	8000240 <__aeabi_uidivmod>
 80019d6:	464a      	mov	r2, r9
 80019d8:	4342      	muls	r2, r0
 80019da:	040b      	lsls	r3, r1, #16
 80019dc:	0c29      	lsrs	r1, r5, #16
 80019de:	0007      	movs	r7, r0
 80019e0:	4319      	orrs	r1, r3
 80019e2:	428a      	cmp	r2, r1
 80019e4:	d907      	bls.n	80019f6 <__aeabi_ddiv+0x3aa>
 80019e6:	1989      	adds	r1, r1, r6
 80019e8:	3f01      	subs	r7, #1
 80019ea:	428e      	cmp	r6, r1
 80019ec:	d803      	bhi.n	80019f6 <__aeabi_ddiv+0x3aa>
 80019ee:	428a      	cmp	r2, r1
 80019f0:	d901      	bls.n	80019f6 <__aeabi_ddiv+0x3aa>
 80019f2:	1e87      	subs	r7, r0, #2
 80019f4:	1989      	adds	r1, r1, r6
 80019f6:	1a88      	subs	r0, r1, r2
 80019f8:	9901      	ldr	r1, [sp, #4]
 80019fa:	f7fe fc21 	bl	8000240 <__aeabi_uidivmod>
 80019fe:	0409      	lsls	r1, r1, #16
 8001a00:	464a      	mov	r2, r9
 8001a02:	4689      	mov	r9, r1
 8001a04:	0429      	lsls	r1, r5, #16
 8001a06:	464d      	mov	r5, r9
 8001a08:	4342      	muls	r2, r0
 8001a0a:	0c09      	lsrs	r1, r1, #16
 8001a0c:	0003      	movs	r3, r0
 8001a0e:	4329      	orrs	r1, r5
 8001a10:	428a      	cmp	r2, r1
 8001a12:	d907      	bls.n	8001a24 <__aeabi_ddiv+0x3d8>
 8001a14:	1989      	adds	r1, r1, r6
 8001a16:	3b01      	subs	r3, #1
 8001a18:	428e      	cmp	r6, r1
 8001a1a:	d803      	bhi.n	8001a24 <__aeabi_ddiv+0x3d8>
 8001a1c:	428a      	cmp	r2, r1
 8001a1e:	d901      	bls.n	8001a24 <__aeabi_ddiv+0x3d8>
 8001a20:	1e83      	subs	r3, r0, #2
 8001a22:	1989      	adds	r1, r1, r6
 8001a24:	043f      	lsls	r7, r7, #16
 8001a26:	1a89      	subs	r1, r1, r2
 8001a28:	003a      	movs	r2, r7
 8001a2a:	9f03      	ldr	r7, [sp, #12]
 8001a2c:	431a      	orrs	r2, r3
 8001a2e:	0038      	movs	r0, r7
 8001a30:	0413      	lsls	r3, r2, #16
 8001a32:	0c1b      	lsrs	r3, r3, #16
 8001a34:	4358      	muls	r0, r3
 8001a36:	4681      	mov	r9, r0
 8001a38:	9802      	ldr	r0, [sp, #8]
 8001a3a:	0c15      	lsrs	r5, r2, #16
 8001a3c:	436f      	muls	r7, r5
 8001a3e:	4343      	muls	r3, r0
 8001a40:	4345      	muls	r5, r0
 8001a42:	4648      	mov	r0, r9
 8001a44:	0c00      	lsrs	r0, r0, #16
 8001a46:	4684      	mov	ip, r0
 8001a48:	19db      	adds	r3, r3, r7
 8001a4a:	4463      	add	r3, ip
 8001a4c:	429f      	cmp	r7, r3
 8001a4e:	d903      	bls.n	8001a58 <__aeabi_ddiv+0x40c>
 8001a50:	2080      	movs	r0, #128	; 0x80
 8001a52:	0240      	lsls	r0, r0, #9
 8001a54:	4684      	mov	ip, r0
 8001a56:	4465      	add	r5, ip
 8001a58:	4648      	mov	r0, r9
 8001a5a:	0c1f      	lsrs	r7, r3, #16
 8001a5c:	0400      	lsls	r0, r0, #16
 8001a5e:	041b      	lsls	r3, r3, #16
 8001a60:	0c00      	lsrs	r0, r0, #16
 8001a62:	197d      	adds	r5, r7, r5
 8001a64:	1818      	adds	r0, r3, r0
 8001a66:	42a9      	cmp	r1, r5
 8001a68:	d200      	bcs.n	8001a6c <__aeabi_ddiv+0x420>
 8001a6a:	e084      	b.n	8001b76 <__aeabi_ddiv+0x52a>
 8001a6c:	d100      	bne.n	8001a70 <__aeabi_ddiv+0x424>
 8001a6e:	e07f      	b.n	8001b70 <__aeabi_ddiv+0x524>
 8001a70:	2301      	movs	r3, #1
 8001a72:	431a      	orrs	r2, r3
 8001a74:	e657      	b.n	8001726 <__aeabi_ddiv+0xda>
 8001a76:	2380      	movs	r3, #128	; 0x80
 8001a78:	464a      	mov	r2, r9
 8001a7a:	031b      	lsls	r3, r3, #12
 8001a7c:	4313      	orrs	r3, r2
 8001a7e:	031b      	lsls	r3, r3, #12
 8001a80:	0b1b      	lsrs	r3, r3, #12
 8001a82:	46aa      	mov	sl, r5
 8001a84:	4a6f      	ldr	r2, [pc, #444]	; (8001c44 <__aeabi_ddiv+0x5f8>)
 8001a86:	e66f      	b.n	8001768 <__aeabi_ddiv+0x11c>
 8001a88:	42ba      	cmp	r2, r7
 8001a8a:	d900      	bls.n	8001a8e <__aeabi_ddiv+0x442>
 8001a8c:	e735      	b.n	80018fa <__aeabi_ddiv+0x2ae>
 8001a8e:	464b      	mov	r3, r9
 8001a90:	07dc      	lsls	r4, r3, #31
 8001a92:	0858      	lsrs	r0, r3, #1
 8001a94:	087b      	lsrs	r3, r7, #1
 8001a96:	431c      	orrs	r4, r3
 8001a98:	07ff      	lsls	r7, r7, #31
 8001a9a:	e734      	b.n	8001906 <__aeabi_ddiv+0x2ba>
 8001a9c:	2400      	movs	r4, #0
 8001a9e:	42af      	cmp	r7, r5
 8001aa0:	d289      	bcs.n	80019b6 <__aeabi_ddiv+0x36a>
 8001aa2:	4447      	add	r7, r8
 8001aa4:	4547      	cmp	r7, r8
 8001aa6:	41a4      	sbcs	r4, r4
 8001aa8:	465b      	mov	r3, fp
 8001aaa:	4264      	negs	r4, r4
 8001aac:	19a4      	adds	r4, r4, r6
 8001aae:	1864      	adds	r4, r4, r1
 8001ab0:	3b01      	subs	r3, #1
 8001ab2:	42a6      	cmp	r6, r4
 8001ab4:	d21e      	bcs.n	8001af4 <__aeabi_ddiv+0x4a8>
 8001ab6:	42a0      	cmp	r0, r4
 8001ab8:	d86d      	bhi.n	8001b96 <__aeabi_ddiv+0x54a>
 8001aba:	d100      	bne.n	8001abe <__aeabi_ddiv+0x472>
 8001abc:	e0b6      	b.n	8001c2c <__aeabi_ddiv+0x5e0>
 8001abe:	1a24      	subs	r4, r4, r0
 8001ac0:	469b      	mov	fp, r3
 8001ac2:	e778      	b.n	80019b6 <__aeabi_ddiv+0x36a>
 8001ac4:	0003      	movs	r3, r0
 8001ac6:	465a      	mov	r2, fp
 8001ac8:	3b28      	subs	r3, #40	; 0x28
 8001aca:	409a      	lsls	r2, r3
 8001acc:	2700      	movs	r7, #0
 8001ace:	4691      	mov	r9, r2
 8001ad0:	e688      	b.n	80017e4 <__aeabi_ddiv+0x198>
 8001ad2:	4658      	mov	r0, fp
 8001ad4:	f001 f912 	bl	8002cfc <__clzsi2>
 8001ad8:	3020      	adds	r0, #32
 8001ada:	e672      	b.n	80017c2 <__aeabi_ddiv+0x176>
 8001adc:	0003      	movs	r3, r0
 8001ade:	4652      	mov	r2, sl
 8001ae0:	3b28      	subs	r3, #40	; 0x28
 8001ae2:	409a      	lsls	r2, r3
 8001ae4:	4693      	mov	fp, r2
 8001ae6:	2200      	movs	r2, #0
 8001ae8:	e6b4      	b.n	8001854 <__aeabi_ddiv+0x208>
 8001aea:	4650      	mov	r0, sl
 8001aec:	f001 f906 	bl	8002cfc <__clzsi2>
 8001af0:	3020      	adds	r0, #32
 8001af2:	e69a      	b.n	800182a <__aeabi_ddiv+0x1de>
 8001af4:	42a6      	cmp	r6, r4
 8001af6:	d1e2      	bne.n	8001abe <__aeabi_ddiv+0x472>
 8001af8:	45b8      	cmp	r8, r7
 8001afa:	d9dc      	bls.n	8001ab6 <__aeabi_ddiv+0x46a>
 8001afc:	1a34      	subs	r4, r6, r0
 8001afe:	469b      	mov	fp, r3
 8001b00:	e759      	b.n	80019b6 <__aeabi_ddiv+0x36a>
 8001b02:	2b1f      	cmp	r3, #31
 8001b04:	dc65      	bgt.n	8001bd2 <__aeabi_ddiv+0x586>
 8001b06:	4c50      	ldr	r4, [pc, #320]	; (8001c48 <__aeabi_ddiv+0x5fc>)
 8001b08:	9900      	ldr	r1, [sp, #0]
 8001b0a:	46a4      	mov	ip, r4
 8001b0c:	465c      	mov	r4, fp
 8001b0e:	4461      	add	r1, ip
 8001b10:	0008      	movs	r0, r1
 8001b12:	408c      	lsls	r4, r1
 8001b14:	0011      	movs	r1, r2
 8001b16:	4082      	lsls	r2, r0
 8001b18:	40d9      	lsrs	r1, r3
 8001b1a:	1e50      	subs	r0, r2, #1
 8001b1c:	4182      	sbcs	r2, r0
 8001b1e:	430c      	orrs	r4, r1
 8001b20:	4314      	orrs	r4, r2
 8001b22:	465a      	mov	r2, fp
 8001b24:	40da      	lsrs	r2, r3
 8001b26:	0013      	movs	r3, r2
 8001b28:	0762      	lsls	r2, r4, #29
 8001b2a:	d009      	beq.n	8001b40 <__aeabi_ddiv+0x4f4>
 8001b2c:	220f      	movs	r2, #15
 8001b2e:	4022      	ands	r2, r4
 8001b30:	2a04      	cmp	r2, #4
 8001b32:	d005      	beq.n	8001b40 <__aeabi_ddiv+0x4f4>
 8001b34:	0022      	movs	r2, r4
 8001b36:	1d14      	adds	r4, r2, #4
 8001b38:	4294      	cmp	r4, r2
 8001b3a:	4189      	sbcs	r1, r1
 8001b3c:	4249      	negs	r1, r1
 8001b3e:	185b      	adds	r3, r3, r1
 8001b40:	021a      	lsls	r2, r3, #8
 8001b42:	d562      	bpl.n	8001c0a <__aeabi_ddiv+0x5be>
 8001b44:	2201      	movs	r2, #1
 8001b46:	2300      	movs	r3, #0
 8001b48:	2700      	movs	r7, #0
 8001b4a:	e60d      	b.n	8001768 <__aeabi_ddiv+0x11c>
 8001b4c:	428a      	cmp	r2, r1
 8001b4e:	d800      	bhi.n	8001b52 <__aeabi_ddiv+0x506>
 8001b50:	e70a      	b.n	8001968 <__aeabi_ddiv+0x31c>
 8001b52:	1e83      	subs	r3, r0, #2
 8001b54:	1989      	adds	r1, r1, r6
 8001b56:	e707      	b.n	8001968 <__aeabi_ddiv+0x31c>
 8001b58:	230f      	movs	r3, #15
 8001b5a:	4013      	ands	r3, r2
 8001b5c:	2b04      	cmp	r3, #4
 8001b5e:	d100      	bne.n	8001b62 <__aeabi_ddiv+0x516>
 8001b60:	e5e6      	b.n	8001730 <__aeabi_ddiv+0xe4>
 8001b62:	1d17      	adds	r7, r2, #4
 8001b64:	4297      	cmp	r7, r2
 8001b66:	4192      	sbcs	r2, r2
 8001b68:	4253      	negs	r3, r2
 8001b6a:	449b      	add	fp, r3
 8001b6c:	08fa      	lsrs	r2, r7, #3
 8001b6e:	e5e0      	b.n	8001732 <__aeabi_ddiv+0xe6>
 8001b70:	2800      	cmp	r0, #0
 8001b72:	d100      	bne.n	8001b76 <__aeabi_ddiv+0x52a>
 8001b74:	e5d7      	b.n	8001726 <__aeabi_ddiv+0xda>
 8001b76:	1871      	adds	r1, r6, r1
 8001b78:	1e53      	subs	r3, r2, #1
 8001b7a:	42b1      	cmp	r1, r6
 8001b7c:	d327      	bcc.n	8001bce <__aeabi_ddiv+0x582>
 8001b7e:	42a9      	cmp	r1, r5
 8001b80:	d315      	bcc.n	8001bae <__aeabi_ddiv+0x562>
 8001b82:	d058      	beq.n	8001c36 <__aeabi_ddiv+0x5ea>
 8001b84:	001a      	movs	r2, r3
 8001b86:	e773      	b.n	8001a70 <__aeabi_ddiv+0x424>
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	dc00      	bgt.n	8001b8e <__aeabi_ddiv+0x542>
 8001b8c:	e604      	b.n	8001798 <__aeabi_ddiv+0x14c>
 8001b8e:	2301      	movs	r3, #1
 8001b90:	2200      	movs	r2, #0
 8001b92:	449b      	add	fp, r3
 8001b94:	e5cd      	b.n	8001732 <__aeabi_ddiv+0xe6>
 8001b96:	2302      	movs	r3, #2
 8001b98:	4447      	add	r7, r8
 8001b9a:	4547      	cmp	r7, r8
 8001b9c:	4189      	sbcs	r1, r1
 8001b9e:	425b      	negs	r3, r3
 8001ba0:	469c      	mov	ip, r3
 8001ba2:	4249      	negs	r1, r1
 8001ba4:	1989      	adds	r1, r1, r6
 8001ba6:	190c      	adds	r4, r1, r4
 8001ba8:	44e3      	add	fp, ip
 8001baa:	1a24      	subs	r4, r4, r0
 8001bac:	e703      	b.n	80019b6 <__aeabi_ddiv+0x36a>
 8001bae:	4643      	mov	r3, r8
 8001bb0:	005f      	lsls	r7, r3, #1
 8001bb2:	4547      	cmp	r7, r8
 8001bb4:	419b      	sbcs	r3, r3
 8001bb6:	46b8      	mov	r8, r7
 8001bb8:	425b      	negs	r3, r3
 8001bba:	199e      	adds	r6, r3, r6
 8001bbc:	3a02      	subs	r2, #2
 8001bbe:	1989      	adds	r1, r1, r6
 8001bc0:	42a9      	cmp	r1, r5
 8001bc2:	d000      	beq.n	8001bc6 <__aeabi_ddiv+0x57a>
 8001bc4:	e754      	b.n	8001a70 <__aeabi_ddiv+0x424>
 8001bc6:	4540      	cmp	r0, r8
 8001bc8:	d000      	beq.n	8001bcc <__aeabi_ddiv+0x580>
 8001bca:	e751      	b.n	8001a70 <__aeabi_ddiv+0x424>
 8001bcc:	e5ab      	b.n	8001726 <__aeabi_ddiv+0xda>
 8001bce:	001a      	movs	r2, r3
 8001bd0:	e7f6      	b.n	8001bc0 <__aeabi_ddiv+0x574>
 8001bd2:	211f      	movs	r1, #31
 8001bd4:	465f      	mov	r7, fp
 8001bd6:	4249      	negs	r1, r1
 8001bd8:	1b0c      	subs	r4, r1, r4
 8001bda:	40e7      	lsrs	r7, r4
 8001bdc:	2b20      	cmp	r3, #32
 8001bde:	d007      	beq.n	8001bf0 <__aeabi_ddiv+0x5a4>
 8001be0:	491a      	ldr	r1, [pc, #104]	; (8001c4c <__aeabi_ddiv+0x600>)
 8001be2:	9b00      	ldr	r3, [sp, #0]
 8001be4:	468c      	mov	ip, r1
 8001be6:	4463      	add	r3, ip
 8001be8:	0018      	movs	r0, r3
 8001bea:	465b      	mov	r3, fp
 8001bec:	4083      	lsls	r3, r0
 8001bee:	431a      	orrs	r2, r3
 8001bf0:	1e50      	subs	r0, r2, #1
 8001bf2:	4182      	sbcs	r2, r0
 8001bf4:	433a      	orrs	r2, r7
 8001bf6:	2707      	movs	r7, #7
 8001bf8:	2300      	movs	r3, #0
 8001bfa:	4017      	ands	r7, r2
 8001bfc:	d009      	beq.n	8001c12 <__aeabi_ddiv+0x5c6>
 8001bfe:	210f      	movs	r1, #15
 8001c00:	2300      	movs	r3, #0
 8001c02:	4011      	ands	r1, r2
 8001c04:	0014      	movs	r4, r2
 8001c06:	2904      	cmp	r1, #4
 8001c08:	d195      	bne.n	8001b36 <__aeabi_ddiv+0x4ea>
 8001c0a:	0022      	movs	r2, r4
 8001c0c:	075f      	lsls	r7, r3, #29
 8001c0e:	025b      	lsls	r3, r3, #9
 8001c10:	0b1b      	lsrs	r3, r3, #12
 8001c12:	08d2      	lsrs	r2, r2, #3
 8001c14:	4317      	orrs	r7, r2
 8001c16:	2200      	movs	r2, #0
 8001c18:	e5a6      	b.n	8001768 <__aeabi_ddiv+0x11c>
 8001c1a:	2380      	movs	r3, #128	; 0x80
 8001c1c:	4659      	mov	r1, fp
 8001c1e:	031b      	lsls	r3, r3, #12
 8001c20:	430b      	orrs	r3, r1
 8001c22:	031b      	lsls	r3, r3, #12
 8001c24:	0017      	movs	r7, r2
 8001c26:	0b1b      	lsrs	r3, r3, #12
 8001c28:	4a06      	ldr	r2, [pc, #24]	; (8001c44 <__aeabi_ddiv+0x5f8>)
 8001c2a:	e59d      	b.n	8001768 <__aeabi_ddiv+0x11c>
 8001c2c:	42bd      	cmp	r5, r7
 8001c2e:	d8b2      	bhi.n	8001b96 <__aeabi_ddiv+0x54a>
 8001c30:	469b      	mov	fp, r3
 8001c32:	2400      	movs	r4, #0
 8001c34:	e6bf      	b.n	80019b6 <__aeabi_ddiv+0x36a>
 8001c36:	4580      	cmp	r8, r0
 8001c38:	d3b9      	bcc.n	8001bae <__aeabi_ddiv+0x562>
 8001c3a:	001a      	movs	r2, r3
 8001c3c:	e7c3      	b.n	8001bc6 <__aeabi_ddiv+0x57a>
 8001c3e:	46c0      	nop			; (mov r8, r8)
 8001c40:	000003ff 	.word	0x000003ff
 8001c44:	000007ff 	.word	0x000007ff
 8001c48:	0000041e 	.word	0x0000041e
 8001c4c:	0000043e 	.word	0x0000043e

08001c50 <__eqdf2>:
 8001c50:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001c52:	464f      	mov	r7, r9
 8001c54:	4646      	mov	r6, r8
 8001c56:	46d6      	mov	lr, sl
 8001c58:	4684      	mov	ip, r0
 8001c5a:	b5c0      	push	{r6, r7, lr}
 8001c5c:	4680      	mov	r8, r0
 8001c5e:	4e19      	ldr	r6, [pc, #100]	; (8001cc4 <__eqdf2+0x74>)
 8001c60:	0318      	lsls	r0, r3, #12
 8001c62:	030f      	lsls	r7, r1, #12
 8001c64:	004d      	lsls	r5, r1, #1
 8001c66:	0b00      	lsrs	r0, r0, #12
 8001c68:	005c      	lsls	r4, r3, #1
 8001c6a:	4682      	mov	sl, r0
 8001c6c:	0b3f      	lsrs	r7, r7, #12
 8001c6e:	0d6d      	lsrs	r5, r5, #21
 8001c70:	0fc9      	lsrs	r1, r1, #31
 8001c72:	4691      	mov	r9, r2
 8001c74:	0d64      	lsrs	r4, r4, #21
 8001c76:	0fdb      	lsrs	r3, r3, #31
 8001c78:	2001      	movs	r0, #1
 8001c7a:	42b5      	cmp	r5, r6
 8001c7c:	d00a      	beq.n	8001c94 <__eqdf2+0x44>
 8001c7e:	42b4      	cmp	r4, r6
 8001c80:	d003      	beq.n	8001c8a <__eqdf2+0x3a>
 8001c82:	42a5      	cmp	r5, r4
 8001c84:	d101      	bne.n	8001c8a <__eqdf2+0x3a>
 8001c86:	4557      	cmp	r7, sl
 8001c88:	d00c      	beq.n	8001ca4 <__eqdf2+0x54>
 8001c8a:	bc1c      	pop	{r2, r3, r4}
 8001c8c:	4690      	mov	r8, r2
 8001c8e:	4699      	mov	r9, r3
 8001c90:	46a2      	mov	sl, r4
 8001c92:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001c94:	4666      	mov	r6, ip
 8001c96:	433e      	orrs	r6, r7
 8001c98:	d1f7      	bne.n	8001c8a <__eqdf2+0x3a>
 8001c9a:	42ac      	cmp	r4, r5
 8001c9c:	d1f5      	bne.n	8001c8a <__eqdf2+0x3a>
 8001c9e:	4654      	mov	r4, sl
 8001ca0:	4314      	orrs	r4, r2
 8001ca2:	d1f2      	bne.n	8001c8a <__eqdf2+0x3a>
 8001ca4:	2001      	movs	r0, #1
 8001ca6:	45c8      	cmp	r8, r9
 8001ca8:	d1ef      	bne.n	8001c8a <__eqdf2+0x3a>
 8001caa:	4299      	cmp	r1, r3
 8001cac:	d007      	beq.n	8001cbe <__eqdf2+0x6e>
 8001cae:	2d00      	cmp	r5, #0
 8001cb0:	d1eb      	bne.n	8001c8a <__eqdf2+0x3a>
 8001cb2:	4663      	mov	r3, ip
 8001cb4:	431f      	orrs	r7, r3
 8001cb6:	0038      	movs	r0, r7
 8001cb8:	1e47      	subs	r7, r0, #1
 8001cba:	41b8      	sbcs	r0, r7
 8001cbc:	e7e5      	b.n	8001c8a <__eqdf2+0x3a>
 8001cbe:	2000      	movs	r0, #0
 8001cc0:	e7e3      	b.n	8001c8a <__eqdf2+0x3a>
 8001cc2:	46c0      	nop			; (mov r8, r8)
 8001cc4:	000007ff 	.word	0x000007ff

08001cc8 <__gedf2>:
 8001cc8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001cca:	464f      	mov	r7, r9
 8001ccc:	4646      	mov	r6, r8
 8001cce:	46d6      	mov	lr, sl
 8001cd0:	004d      	lsls	r5, r1, #1
 8001cd2:	b5c0      	push	{r6, r7, lr}
 8001cd4:	030e      	lsls	r6, r1, #12
 8001cd6:	0fc9      	lsrs	r1, r1, #31
 8001cd8:	468a      	mov	sl, r1
 8001cda:	492c      	ldr	r1, [pc, #176]	; (8001d8c <__gedf2+0xc4>)
 8001cdc:	031f      	lsls	r7, r3, #12
 8001cde:	005c      	lsls	r4, r3, #1
 8001ce0:	4680      	mov	r8, r0
 8001ce2:	0b36      	lsrs	r6, r6, #12
 8001ce4:	0d6d      	lsrs	r5, r5, #21
 8001ce6:	4691      	mov	r9, r2
 8001ce8:	0b3f      	lsrs	r7, r7, #12
 8001cea:	0d64      	lsrs	r4, r4, #21
 8001cec:	0fdb      	lsrs	r3, r3, #31
 8001cee:	428d      	cmp	r5, r1
 8001cf0:	d01e      	beq.n	8001d30 <__gedf2+0x68>
 8001cf2:	428c      	cmp	r4, r1
 8001cf4:	d016      	beq.n	8001d24 <__gedf2+0x5c>
 8001cf6:	2d00      	cmp	r5, #0
 8001cf8:	d11e      	bne.n	8001d38 <__gedf2+0x70>
 8001cfa:	4330      	orrs	r0, r6
 8001cfc:	4684      	mov	ip, r0
 8001cfe:	2c00      	cmp	r4, #0
 8001d00:	d101      	bne.n	8001d06 <__gedf2+0x3e>
 8001d02:	433a      	orrs	r2, r7
 8001d04:	d023      	beq.n	8001d4e <__gedf2+0x86>
 8001d06:	4662      	mov	r2, ip
 8001d08:	2a00      	cmp	r2, #0
 8001d0a:	d01a      	beq.n	8001d42 <__gedf2+0x7a>
 8001d0c:	459a      	cmp	sl, r3
 8001d0e:	d029      	beq.n	8001d64 <__gedf2+0x9c>
 8001d10:	4651      	mov	r1, sl
 8001d12:	2002      	movs	r0, #2
 8001d14:	3901      	subs	r1, #1
 8001d16:	4008      	ands	r0, r1
 8001d18:	3801      	subs	r0, #1
 8001d1a:	bc1c      	pop	{r2, r3, r4}
 8001d1c:	4690      	mov	r8, r2
 8001d1e:	4699      	mov	r9, r3
 8001d20:	46a2      	mov	sl, r4
 8001d22:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001d24:	0039      	movs	r1, r7
 8001d26:	4311      	orrs	r1, r2
 8001d28:	d0e5      	beq.n	8001cf6 <__gedf2+0x2e>
 8001d2a:	2002      	movs	r0, #2
 8001d2c:	4240      	negs	r0, r0
 8001d2e:	e7f4      	b.n	8001d1a <__gedf2+0x52>
 8001d30:	4330      	orrs	r0, r6
 8001d32:	d1fa      	bne.n	8001d2a <__gedf2+0x62>
 8001d34:	42ac      	cmp	r4, r5
 8001d36:	d00f      	beq.n	8001d58 <__gedf2+0x90>
 8001d38:	2c00      	cmp	r4, #0
 8001d3a:	d10f      	bne.n	8001d5c <__gedf2+0x94>
 8001d3c:	433a      	orrs	r2, r7
 8001d3e:	d0e7      	beq.n	8001d10 <__gedf2+0x48>
 8001d40:	e00c      	b.n	8001d5c <__gedf2+0x94>
 8001d42:	2201      	movs	r2, #1
 8001d44:	3b01      	subs	r3, #1
 8001d46:	4393      	bics	r3, r2
 8001d48:	0018      	movs	r0, r3
 8001d4a:	3001      	adds	r0, #1
 8001d4c:	e7e5      	b.n	8001d1a <__gedf2+0x52>
 8001d4e:	4663      	mov	r3, ip
 8001d50:	2000      	movs	r0, #0
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d0e1      	beq.n	8001d1a <__gedf2+0x52>
 8001d56:	e7db      	b.n	8001d10 <__gedf2+0x48>
 8001d58:	433a      	orrs	r2, r7
 8001d5a:	d1e6      	bne.n	8001d2a <__gedf2+0x62>
 8001d5c:	459a      	cmp	sl, r3
 8001d5e:	d1d7      	bne.n	8001d10 <__gedf2+0x48>
 8001d60:	42a5      	cmp	r5, r4
 8001d62:	dcd5      	bgt.n	8001d10 <__gedf2+0x48>
 8001d64:	42a5      	cmp	r5, r4
 8001d66:	db05      	blt.n	8001d74 <__gedf2+0xac>
 8001d68:	42be      	cmp	r6, r7
 8001d6a:	d8d1      	bhi.n	8001d10 <__gedf2+0x48>
 8001d6c:	d008      	beq.n	8001d80 <__gedf2+0xb8>
 8001d6e:	2000      	movs	r0, #0
 8001d70:	42be      	cmp	r6, r7
 8001d72:	d2d2      	bcs.n	8001d1a <__gedf2+0x52>
 8001d74:	4650      	mov	r0, sl
 8001d76:	2301      	movs	r3, #1
 8001d78:	3801      	subs	r0, #1
 8001d7a:	4398      	bics	r0, r3
 8001d7c:	3001      	adds	r0, #1
 8001d7e:	e7cc      	b.n	8001d1a <__gedf2+0x52>
 8001d80:	45c8      	cmp	r8, r9
 8001d82:	d8c5      	bhi.n	8001d10 <__gedf2+0x48>
 8001d84:	2000      	movs	r0, #0
 8001d86:	45c8      	cmp	r8, r9
 8001d88:	d3f4      	bcc.n	8001d74 <__gedf2+0xac>
 8001d8a:	e7c6      	b.n	8001d1a <__gedf2+0x52>
 8001d8c:	000007ff 	.word	0x000007ff

08001d90 <__ledf2>:
 8001d90:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001d92:	464f      	mov	r7, r9
 8001d94:	4646      	mov	r6, r8
 8001d96:	46d6      	mov	lr, sl
 8001d98:	004d      	lsls	r5, r1, #1
 8001d9a:	b5c0      	push	{r6, r7, lr}
 8001d9c:	030e      	lsls	r6, r1, #12
 8001d9e:	0fc9      	lsrs	r1, r1, #31
 8001da0:	468a      	mov	sl, r1
 8001da2:	492e      	ldr	r1, [pc, #184]	; (8001e5c <__ledf2+0xcc>)
 8001da4:	031f      	lsls	r7, r3, #12
 8001da6:	005c      	lsls	r4, r3, #1
 8001da8:	4680      	mov	r8, r0
 8001daa:	0b36      	lsrs	r6, r6, #12
 8001dac:	0d6d      	lsrs	r5, r5, #21
 8001dae:	4691      	mov	r9, r2
 8001db0:	0b3f      	lsrs	r7, r7, #12
 8001db2:	0d64      	lsrs	r4, r4, #21
 8001db4:	0fdb      	lsrs	r3, r3, #31
 8001db6:	428d      	cmp	r5, r1
 8001db8:	d018      	beq.n	8001dec <__ledf2+0x5c>
 8001dba:	428c      	cmp	r4, r1
 8001dbc:	d011      	beq.n	8001de2 <__ledf2+0x52>
 8001dbe:	2d00      	cmp	r5, #0
 8001dc0:	d118      	bne.n	8001df4 <__ledf2+0x64>
 8001dc2:	4330      	orrs	r0, r6
 8001dc4:	4684      	mov	ip, r0
 8001dc6:	2c00      	cmp	r4, #0
 8001dc8:	d11e      	bne.n	8001e08 <__ledf2+0x78>
 8001dca:	433a      	orrs	r2, r7
 8001dcc:	d11c      	bne.n	8001e08 <__ledf2+0x78>
 8001dce:	4663      	mov	r3, ip
 8001dd0:	2000      	movs	r0, #0
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d030      	beq.n	8001e38 <__ledf2+0xa8>
 8001dd6:	4651      	mov	r1, sl
 8001dd8:	2002      	movs	r0, #2
 8001dda:	3901      	subs	r1, #1
 8001ddc:	4008      	ands	r0, r1
 8001dde:	3801      	subs	r0, #1
 8001de0:	e02a      	b.n	8001e38 <__ledf2+0xa8>
 8001de2:	0039      	movs	r1, r7
 8001de4:	4311      	orrs	r1, r2
 8001de6:	d0ea      	beq.n	8001dbe <__ledf2+0x2e>
 8001de8:	2002      	movs	r0, #2
 8001dea:	e025      	b.n	8001e38 <__ledf2+0xa8>
 8001dec:	4330      	orrs	r0, r6
 8001dee:	d1fb      	bne.n	8001de8 <__ledf2+0x58>
 8001df0:	42ac      	cmp	r4, r5
 8001df2:	d026      	beq.n	8001e42 <__ledf2+0xb2>
 8001df4:	2c00      	cmp	r4, #0
 8001df6:	d126      	bne.n	8001e46 <__ledf2+0xb6>
 8001df8:	433a      	orrs	r2, r7
 8001dfa:	d124      	bne.n	8001e46 <__ledf2+0xb6>
 8001dfc:	4651      	mov	r1, sl
 8001dfe:	2002      	movs	r0, #2
 8001e00:	3901      	subs	r1, #1
 8001e02:	4008      	ands	r0, r1
 8001e04:	3801      	subs	r0, #1
 8001e06:	e017      	b.n	8001e38 <__ledf2+0xa8>
 8001e08:	4662      	mov	r2, ip
 8001e0a:	2a00      	cmp	r2, #0
 8001e0c:	d00f      	beq.n	8001e2e <__ledf2+0x9e>
 8001e0e:	459a      	cmp	sl, r3
 8001e10:	d1e1      	bne.n	8001dd6 <__ledf2+0x46>
 8001e12:	42a5      	cmp	r5, r4
 8001e14:	db05      	blt.n	8001e22 <__ledf2+0x92>
 8001e16:	42be      	cmp	r6, r7
 8001e18:	d8dd      	bhi.n	8001dd6 <__ledf2+0x46>
 8001e1a:	d019      	beq.n	8001e50 <__ledf2+0xc0>
 8001e1c:	2000      	movs	r0, #0
 8001e1e:	42be      	cmp	r6, r7
 8001e20:	d20a      	bcs.n	8001e38 <__ledf2+0xa8>
 8001e22:	4650      	mov	r0, sl
 8001e24:	2301      	movs	r3, #1
 8001e26:	3801      	subs	r0, #1
 8001e28:	4398      	bics	r0, r3
 8001e2a:	3001      	adds	r0, #1
 8001e2c:	e004      	b.n	8001e38 <__ledf2+0xa8>
 8001e2e:	2201      	movs	r2, #1
 8001e30:	3b01      	subs	r3, #1
 8001e32:	4393      	bics	r3, r2
 8001e34:	0018      	movs	r0, r3
 8001e36:	3001      	adds	r0, #1
 8001e38:	bc1c      	pop	{r2, r3, r4}
 8001e3a:	4690      	mov	r8, r2
 8001e3c:	4699      	mov	r9, r3
 8001e3e:	46a2      	mov	sl, r4
 8001e40:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001e42:	433a      	orrs	r2, r7
 8001e44:	d1d0      	bne.n	8001de8 <__ledf2+0x58>
 8001e46:	459a      	cmp	sl, r3
 8001e48:	d1c5      	bne.n	8001dd6 <__ledf2+0x46>
 8001e4a:	42a5      	cmp	r5, r4
 8001e4c:	dcc3      	bgt.n	8001dd6 <__ledf2+0x46>
 8001e4e:	e7e0      	b.n	8001e12 <__ledf2+0x82>
 8001e50:	45c8      	cmp	r8, r9
 8001e52:	d8c0      	bhi.n	8001dd6 <__ledf2+0x46>
 8001e54:	2000      	movs	r0, #0
 8001e56:	45c8      	cmp	r8, r9
 8001e58:	d3e3      	bcc.n	8001e22 <__ledf2+0x92>
 8001e5a:	e7ed      	b.n	8001e38 <__ledf2+0xa8>
 8001e5c:	000007ff 	.word	0x000007ff

08001e60 <__aeabi_dmul>:
 8001e60:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001e62:	4657      	mov	r7, sl
 8001e64:	46de      	mov	lr, fp
 8001e66:	464e      	mov	r6, r9
 8001e68:	4645      	mov	r5, r8
 8001e6a:	b5e0      	push	{r5, r6, r7, lr}
 8001e6c:	4683      	mov	fp, r0
 8001e6e:	0006      	movs	r6, r0
 8001e70:	030f      	lsls	r7, r1, #12
 8001e72:	0048      	lsls	r0, r1, #1
 8001e74:	b087      	sub	sp, #28
 8001e76:	4692      	mov	sl, r2
 8001e78:	001d      	movs	r5, r3
 8001e7a:	0b3f      	lsrs	r7, r7, #12
 8001e7c:	0d40      	lsrs	r0, r0, #21
 8001e7e:	0fcc      	lsrs	r4, r1, #31
 8001e80:	2800      	cmp	r0, #0
 8001e82:	d100      	bne.n	8001e86 <__aeabi_dmul+0x26>
 8001e84:	e06f      	b.n	8001f66 <__aeabi_dmul+0x106>
 8001e86:	4bde      	ldr	r3, [pc, #888]	; (8002200 <__aeabi_dmul+0x3a0>)
 8001e88:	4298      	cmp	r0, r3
 8001e8a:	d038      	beq.n	8001efe <__aeabi_dmul+0x9e>
 8001e8c:	2380      	movs	r3, #128	; 0x80
 8001e8e:	00ff      	lsls	r7, r7, #3
 8001e90:	041b      	lsls	r3, r3, #16
 8001e92:	431f      	orrs	r7, r3
 8001e94:	0f73      	lsrs	r3, r6, #29
 8001e96:	433b      	orrs	r3, r7
 8001e98:	9301      	str	r3, [sp, #4]
 8001e9a:	4bda      	ldr	r3, [pc, #872]	; (8002204 <__aeabi_dmul+0x3a4>)
 8001e9c:	2700      	movs	r7, #0
 8001e9e:	4699      	mov	r9, r3
 8001ea0:	2300      	movs	r3, #0
 8001ea2:	469b      	mov	fp, r3
 8001ea4:	00f6      	lsls	r6, r6, #3
 8001ea6:	4481      	add	r9, r0
 8001ea8:	032b      	lsls	r3, r5, #12
 8001eaa:	0069      	lsls	r1, r5, #1
 8001eac:	0b1b      	lsrs	r3, r3, #12
 8001eae:	4652      	mov	r2, sl
 8001eb0:	4698      	mov	r8, r3
 8001eb2:	0d49      	lsrs	r1, r1, #21
 8001eb4:	0fed      	lsrs	r5, r5, #31
 8001eb6:	2900      	cmp	r1, #0
 8001eb8:	d100      	bne.n	8001ebc <__aeabi_dmul+0x5c>
 8001eba:	e085      	b.n	8001fc8 <__aeabi_dmul+0x168>
 8001ebc:	4bd0      	ldr	r3, [pc, #832]	; (8002200 <__aeabi_dmul+0x3a0>)
 8001ebe:	4299      	cmp	r1, r3
 8001ec0:	d100      	bne.n	8001ec4 <__aeabi_dmul+0x64>
 8001ec2:	e073      	b.n	8001fac <__aeabi_dmul+0x14c>
 8001ec4:	4643      	mov	r3, r8
 8001ec6:	00da      	lsls	r2, r3, #3
 8001ec8:	2380      	movs	r3, #128	; 0x80
 8001eca:	041b      	lsls	r3, r3, #16
 8001ecc:	4313      	orrs	r3, r2
 8001ece:	4652      	mov	r2, sl
 8001ed0:	48cc      	ldr	r0, [pc, #816]	; (8002204 <__aeabi_dmul+0x3a4>)
 8001ed2:	0f52      	lsrs	r2, r2, #29
 8001ed4:	4684      	mov	ip, r0
 8001ed6:	4313      	orrs	r3, r2
 8001ed8:	4652      	mov	r2, sl
 8001eda:	2000      	movs	r0, #0
 8001edc:	4461      	add	r1, ip
 8001ede:	00d2      	lsls	r2, r2, #3
 8001ee0:	4489      	add	r9, r1
 8001ee2:	0021      	movs	r1, r4
 8001ee4:	4069      	eors	r1, r5
 8001ee6:	9100      	str	r1, [sp, #0]
 8001ee8:	468c      	mov	ip, r1
 8001eea:	2101      	movs	r1, #1
 8001eec:	4449      	add	r1, r9
 8001eee:	468a      	mov	sl, r1
 8001ef0:	2f0f      	cmp	r7, #15
 8001ef2:	d900      	bls.n	8001ef6 <__aeabi_dmul+0x96>
 8001ef4:	e090      	b.n	8002018 <__aeabi_dmul+0x1b8>
 8001ef6:	49c4      	ldr	r1, [pc, #784]	; (8002208 <__aeabi_dmul+0x3a8>)
 8001ef8:	00bf      	lsls	r7, r7, #2
 8001efa:	59cf      	ldr	r7, [r1, r7]
 8001efc:	46bf      	mov	pc, r7
 8001efe:	465b      	mov	r3, fp
 8001f00:	433b      	orrs	r3, r7
 8001f02:	9301      	str	r3, [sp, #4]
 8001f04:	d000      	beq.n	8001f08 <__aeabi_dmul+0xa8>
 8001f06:	e16a      	b.n	80021de <__aeabi_dmul+0x37e>
 8001f08:	2302      	movs	r3, #2
 8001f0a:	2708      	movs	r7, #8
 8001f0c:	2600      	movs	r6, #0
 8001f0e:	4681      	mov	r9, r0
 8001f10:	469b      	mov	fp, r3
 8001f12:	e7c9      	b.n	8001ea8 <__aeabi_dmul+0x48>
 8001f14:	0032      	movs	r2, r6
 8001f16:	4658      	mov	r0, fp
 8001f18:	9b01      	ldr	r3, [sp, #4]
 8001f1a:	4661      	mov	r1, ip
 8001f1c:	9100      	str	r1, [sp, #0]
 8001f1e:	2802      	cmp	r0, #2
 8001f20:	d100      	bne.n	8001f24 <__aeabi_dmul+0xc4>
 8001f22:	e075      	b.n	8002010 <__aeabi_dmul+0x1b0>
 8001f24:	2803      	cmp	r0, #3
 8001f26:	d100      	bne.n	8001f2a <__aeabi_dmul+0xca>
 8001f28:	e1fe      	b.n	8002328 <__aeabi_dmul+0x4c8>
 8001f2a:	2801      	cmp	r0, #1
 8001f2c:	d000      	beq.n	8001f30 <__aeabi_dmul+0xd0>
 8001f2e:	e12c      	b.n	800218a <__aeabi_dmul+0x32a>
 8001f30:	2300      	movs	r3, #0
 8001f32:	2700      	movs	r7, #0
 8001f34:	2600      	movs	r6, #0
 8001f36:	2500      	movs	r5, #0
 8001f38:	033f      	lsls	r7, r7, #12
 8001f3a:	0d2a      	lsrs	r2, r5, #20
 8001f3c:	0b3f      	lsrs	r7, r7, #12
 8001f3e:	48b3      	ldr	r0, [pc, #716]	; (800220c <__aeabi_dmul+0x3ac>)
 8001f40:	0512      	lsls	r2, r2, #20
 8001f42:	433a      	orrs	r2, r7
 8001f44:	4002      	ands	r2, r0
 8001f46:	051b      	lsls	r3, r3, #20
 8001f48:	4313      	orrs	r3, r2
 8001f4a:	9a00      	ldr	r2, [sp, #0]
 8001f4c:	005b      	lsls	r3, r3, #1
 8001f4e:	07d1      	lsls	r1, r2, #31
 8001f50:	085b      	lsrs	r3, r3, #1
 8001f52:	430b      	orrs	r3, r1
 8001f54:	0030      	movs	r0, r6
 8001f56:	0019      	movs	r1, r3
 8001f58:	b007      	add	sp, #28
 8001f5a:	bc3c      	pop	{r2, r3, r4, r5}
 8001f5c:	4690      	mov	r8, r2
 8001f5e:	4699      	mov	r9, r3
 8001f60:	46a2      	mov	sl, r4
 8001f62:	46ab      	mov	fp, r5
 8001f64:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001f66:	465b      	mov	r3, fp
 8001f68:	433b      	orrs	r3, r7
 8001f6a:	9301      	str	r3, [sp, #4]
 8001f6c:	d100      	bne.n	8001f70 <__aeabi_dmul+0x110>
 8001f6e:	e12f      	b.n	80021d0 <__aeabi_dmul+0x370>
 8001f70:	2f00      	cmp	r7, #0
 8001f72:	d100      	bne.n	8001f76 <__aeabi_dmul+0x116>
 8001f74:	e1a5      	b.n	80022c2 <__aeabi_dmul+0x462>
 8001f76:	0038      	movs	r0, r7
 8001f78:	f000 fec0 	bl	8002cfc <__clzsi2>
 8001f7c:	0003      	movs	r3, r0
 8001f7e:	3b0b      	subs	r3, #11
 8001f80:	2b1c      	cmp	r3, #28
 8001f82:	dd00      	ble.n	8001f86 <__aeabi_dmul+0x126>
 8001f84:	e196      	b.n	80022b4 <__aeabi_dmul+0x454>
 8001f86:	221d      	movs	r2, #29
 8001f88:	1ad3      	subs	r3, r2, r3
 8001f8a:	465a      	mov	r2, fp
 8001f8c:	0001      	movs	r1, r0
 8001f8e:	40da      	lsrs	r2, r3
 8001f90:	465e      	mov	r6, fp
 8001f92:	3908      	subs	r1, #8
 8001f94:	408f      	lsls	r7, r1
 8001f96:	0013      	movs	r3, r2
 8001f98:	408e      	lsls	r6, r1
 8001f9a:	433b      	orrs	r3, r7
 8001f9c:	9301      	str	r3, [sp, #4]
 8001f9e:	4b9c      	ldr	r3, [pc, #624]	; (8002210 <__aeabi_dmul+0x3b0>)
 8001fa0:	2700      	movs	r7, #0
 8001fa2:	1a1b      	subs	r3, r3, r0
 8001fa4:	4699      	mov	r9, r3
 8001fa6:	2300      	movs	r3, #0
 8001fa8:	469b      	mov	fp, r3
 8001faa:	e77d      	b.n	8001ea8 <__aeabi_dmul+0x48>
 8001fac:	4641      	mov	r1, r8
 8001fae:	4653      	mov	r3, sl
 8001fb0:	430b      	orrs	r3, r1
 8001fb2:	4993      	ldr	r1, [pc, #588]	; (8002200 <__aeabi_dmul+0x3a0>)
 8001fb4:	468c      	mov	ip, r1
 8001fb6:	44e1      	add	r9, ip
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d000      	beq.n	8001fbe <__aeabi_dmul+0x15e>
 8001fbc:	e11a      	b.n	80021f4 <__aeabi_dmul+0x394>
 8001fbe:	2202      	movs	r2, #2
 8001fc0:	2002      	movs	r0, #2
 8001fc2:	4317      	orrs	r7, r2
 8001fc4:	2200      	movs	r2, #0
 8001fc6:	e78c      	b.n	8001ee2 <__aeabi_dmul+0x82>
 8001fc8:	4313      	orrs	r3, r2
 8001fca:	d100      	bne.n	8001fce <__aeabi_dmul+0x16e>
 8001fcc:	e10d      	b.n	80021ea <__aeabi_dmul+0x38a>
 8001fce:	4643      	mov	r3, r8
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d100      	bne.n	8001fd6 <__aeabi_dmul+0x176>
 8001fd4:	e181      	b.n	80022da <__aeabi_dmul+0x47a>
 8001fd6:	4640      	mov	r0, r8
 8001fd8:	f000 fe90 	bl	8002cfc <__clzsi2>
 8001fdc:	0002      	movs	r2, r0
 8001fde:	3a0b      	subs	r2, #11
 8001fe0:	2a1c      	cmp	r2, #28
 8001fe2:	dd00      	ble.n	8001fe6 <__aeabi_dmul+0x186>
 8001fe4:	e172      	b.n	80022cc <__aeabi_dmul+0x46c>
 8001fe6:	0001      	movs	r1, r0
 8001fe8:	4643      	mov	r3, r8
 8001fea:	3908      	subs	r1, #8
 8001fec:	408b      	lsls	r3, r1
 8001fee:	4698      	mov	r8, r3
 8001ff0:	231d      	movs	r3, #29
 8001ff2:	1a9a      	subs	r2, r3, r2
 8001ff4:	4653      	mov	r3, sl
 8001ff6:	40d3      	lsrs	r3, r2
 8001ff8:	001a      	movs	r2, r3
 8001ffa:	4643      	mov	r3, r8
 8001ffc:	4313      	orrs	r3, r2
 8001ffe:	4652      	mov	r2, sl
 8002000:	408a      	lsls	r2, r1
 8002002:	4649      	mov	r1, r9
 8002004:	1a08      	subs	r0, r1, r0
 8002006:	4982      	ldr	r1, [pc, #520]	; (8002210 <__aeabi_dmul+0x3b0>)
 8002008:	4689      	mov	r9, r1
 800200a:	4481      	add	r9, r0
 800200c:	2000      	movs	r0, #0
 800200e:	e768      	b.n	8001ee2 <__aeabi_dmul+0x82>
 8002010:	4b7b      	ldr	r3, [pc, #492]	; (8002200 <__aeabi_dmul+0x3a0>)
 8002012:	2700      	movs	r7, #0
 8002014:	2600      	movs	r6, #0
 8002016:	e78e      	b.n	8001f36 <__aeabi_dmul+0xd6>
 8002018:	0c14      	lsrs	r4, r2, #16
 800201a:	0412      	lsls	r2, r2, #16
 800201c:	0c12      	lsrs	r2, r2, #16
 800201e:	0011      	movs	r1, r2
 8002020:	0c37      	lsrs	r7, r6, #16
 8002022:	0436      	lsls	r6, r6, #16
 8002024:	0c35      	lsrs	r5, r6, #16
 8002026:	4379      	muls	r1, r7
 8002028:	0028      	movs	r0, r5
 800202a:	468c      	mov	ip, r1
 800202c:	002e      	movs	r6, r5
 800202e:	4360      	muls	r0, r4
 8002030:	4460      	add	r0, ip
 8002032:	4683      	mov	fp, r0
 8002034:	4356      	muls	r6, r2
 8002036:	0021      	movs	r1, r4
 8002038:	0c30      	lsrs	r0, r6, #16
 800203a:	4680      	mov	r8, r0
 800203c:	4658      	mov	r0, fp
 800203e:	4379      	muls	r1, r7
 8002040:	4440      	add	r0, r8
 8002042:	9102      	str	r1, [sp, #8]
 8002044:	4584      	cmp	ip, r0
 8002046:	d906      	bls.n	8002056 <__aeabi_dmul+0x1f6>
 8002048:	4688      	mov	r8, r1
 800204a:	2180      	movs	r1, #128	; 0x80
 800204c:	0249      	lsls	r1, r1, #9
 800204e:	468c      	mov	ip, r1
 8002050:	44e0      	add	r8, ip
 8002052:	4641      	mov	r1, r8
 8002054:	9102      	str	r1, [sp, #8]
 8002056:	0436      	lsls	r6, r6, #16
 8002058:	0c01      	lsrs	r1, r0, #16
 800205a:	0c36      	lsrs	r6, r6, #16
 800205c:	0400      	lsls	r0, r0, #16
 800205e:	468b      	mov	fp, r1
 8002060:	1981      	adds	r1, r0, r6
 8002062:	0c1e      	lsrs	r6, r3, #16
 8002064:	041b      	lsls	r3, r3, #16
 8002066:	0c1b      	lsrs	r3, r3, #16
 8002068:	9103      	str	r1, [sp, #12]
 800206a:	0019      	movs	r1, r3
 800206c:	4379      	muls	r1, r7
 800206e:	468c      	mov	ip, r1
 8002070:	0028      	movs	r0, r5
 8002072:	4375      	muls	r5, r6
 8002074:	4465      	add	r5, ip
 8002076:	46a8      	mov	r8, r5
 8002078:	4358      	muls	r0, r3
 800207a:	0c05      	lsrs	r5, r0, #16
 800207c:	4445      	add	r5, r8
 800207e:	4377      	muls	r7, r6
 8002080:	42a9      	cmp	r1, r5
 8002082:	d903      	bls.n	800208c <__aeabi_dmul+0x22c>
 8002084:	2180      	movs	r1, #128	; 0x80
 8002086:	0249      	lsls	r1, r1, #9
 8002088:	468c      	mov	ip, r1
 800208a:	4467      	add	r7, ip
 800208c:	0c29      	lsrs	r1, r5, #16
 800208e:	468c      	mov	ip, r1
 8002090:	0039      	movs	r1, r7
 8002092:	0400      	lsls	r0, r0, #16
 8002094:	0c00      	lsrs	r0, r0, #16
 8002096:	042d      	lsls	r5, r5, #16
 8002098:	182d      	adds	r5, r5, r0
 800209a:	4461      	add	r1, ip
 800209c:	44ab      	add	fp, r5
 800209e:	9105      	str	r1, [sp, #20]
 80020a0:	4659      	mov	r1, fp
 80020a2:	9104      	str	r1, [sp, #16]
 80020a4:	9901      	ldr	r1, [sp, #4]
 80020a6:	040f      	lsls	r7, r1, #16
 80020a8:	0c3f      	lsrs	r7, r7, #16
 80020aa:	0c08      	lsrs	r0, r1, #16
 80020ac:	0039      	movs	r1, r7
 80020ae:	4351      	muls	r1, r2
 80020b0:	4342      	muls	r2, r0
 80020b2:	4690      	mov	r8, r2
 80020b4:	0002      	movs	r2, r0
 80020b6:	468c      	mov	ip, r1
 80020b8:	0c09      	lsrs	r1, r1, #16
 80020ba:	468b      	mov	fp, r1
 80020bc:	4362      	muls	r2, r4
 80020be:	437c      	muls	r4, r7
 80020c0:	4444      	add	r4, r8
 80020c2:	445c      	add	r4, fp
 80020c4:	45a0      	cmp	r8, r4
 80020c6:	d903      	bls.n	80020d0 <__aeabi_dmul+0x270>
 80020c8:	2180      	movs	r1, #128	; 0x80
 80020ca:	0249      	lsls	r1, r1, #9
 80020cc:	4688      	mov	r8, r1
 80020ce:	4442      	add	r2, r8
 80020d0:	0c21      	lsrs	r1, r4, #16
 80020d2:	4688      	mov	r8, r1
 80020d4:	4661      	mov	r1, ip
 80020d6:	0409      	lsls	r1, r1, #16
 80020d8:	0c09      	lsrs	r1, r1, #16
 80020da:	468c      	mov	ip, r1
 80020dc:	0039      	movs	r1, r7
 80020de:	4359      	muls	r1, r3
 80020e0:	4343      	muls	r3, r0
 80020e2:	4370      	muls	r0, r6
 80020e4:	437e      	muls	r6, r7
 80020e6:	0c0f      	lsrs	r7, r1, #16
 80020e8:	18f6      	adds	r6, r6, r3
 80020ea:	0424      	lsls	r4, r4, #16
 80020ec:	19be      	adds	r6, r7, r6
 80020ee:	4464      	add	r4, ip
 80020f0:	4442      	add	r2, r8
 80020f2:	468c      	mov	ip, r1
 80020f4:	42b3      	cmp	r3, r6
 80020f6:	d903      	bls.n	8002100 <__aeabi_dmul+0x2a0>
 80020f8:	2380      	movs	r3, #128	; 0x80
 80020fa:	025b      	lsls	r3, r3, #9
 80020fc:	4698      	mov	r8, r3
 80020fe:	4440      	add	r0, r8
 8002100:	9b02      	ldr	r3, [sp, #8]
 8002102:	4661      	mov	r1, ip
 8002104:	4698      	mov	r8, r3
 8002106:	9b04      	ldr	r3, [sp, #16]
 8002108:	0437      	lsls	r7, r6, #16
 800210a:	4443      	add	r3, r8
 800210c:	469b      	mov	fp, r3
 800210e:	45ab      	cmp	fp, r5
 8002110:	41ad      	sbcs	r5, r5
 8002112:	426b      	negs	r3, r5
 8002114:	040d      	lsls	r5, r1, #16
 8002116:	9905      	ldr	r1, [sp, #20]
 8002118:	0c2d      	lsrs	r5, r5, #16
 800211a:	468c      	mov	ip, r1
 800211c:	197f      	adds	r7, r7, r5
 800211e:	4467      	add	r7, ip
 8002120:	18fd      	adds	r5, r7, r3
 8002122:	46a8      	mov	r8, r5
 8002124:	465d      	mov	r5, fp
 8002126:	192d      	adds	r5, r5, r4
 8002128:	42a5      	cmp	r5, r4
 800212a:	41a4      	sbcs	r4, r4
 800212c:	4693      	mov	fp, r2
 800212e:	4264      	negs	r4, r4
 8002130:	46a4      	mov	ip, r4
 8002132:	44c3      	add	fp, r8
 8002134:	44dc      	add	ip, fp
 8002136:	428f      	cmp	r7, r1
 8002138:	41bf      	sbcs	r7, r7
 800213a:	4598      	cmp	r8, r3
 800213c:	419b      	sbcs	r3, r3
 800213e:	4593      	cmp	fp, r2
 8002140:	4192      	sbcs	r2, r2
 8002142:	45a4      	cmp	ip, r4
 8002144:	41a4      	sbcs	r4, r4
 8002146:	425b      	negs	r3, r3
 8002148:	427f      	negs	r7, r7
 800214a:	431f      	orrs	r7, r3
 800214c:	0c36      	lsrs	r6, r6, #16
 800214e:	4252      	negs	r2, r2
 8002150:	4264      	negs	r4, r4
 8002152:	19bf      	adds	r7, r7, r6
 8002154:	4322      	orrs	r2, r4
 8002156:	18bf      	adds	r7, r7, r2
 8002158:	4662      	mov	r2, ip
 800215a:	1838      	adds	r0, r7, r0
 800215c:	0243      	lsls	r3, r0, #9
 800215e:	0dd2      	lsrs	r2, r2, #23
 8002160:	9903      	ldr	r1, [sp, #12]
 8002162:	4313      	orrs	r3, r2
 8002164:	026a      	lsls	r2, r5, #9
 8002166:	430a      	orrs	r2, r1
 8002168:	1e50      	subs	r0, r2, #1
 800216a:	4182      	sbcs	r2, r0
 800216c:	4661      	mov	r1, ip
 800216e:	0ded      	lsrs	r5, r5, #23
 8002170:	432a      	orrs	r2, r5
 8002172:	024e      	lsls	r6, r1, #9
 8002174:	4332      	orrs	r2, r6
 8002176:	01d9      	lsls	r1, r3, #7
 8002178:	d400      	bmi.n	800217c <__aeabi_dmul+0x31c>
 800217a:	e0b3      	b.n	80022e4 <__aeabi_dmul+0x484>
 800217c:	2601      	movs	r6, #1
 800217e:	0850      	lsrs	r0, r2, #1
 8002180:	4032      	ands	r2, r6
 8002182:	4302      	orrs	r2, r0
 8002184:	07de      	lsls	r6, r3, #31
 8002186:	4332      	orrs	r2, r6
 8002188:	085b      	lsrs	r3, r3, #1
 800218a:	4c22      	ldr	r4, [pc, #136]	; (8002214 <__aeabi_dmul+0x3b4>)
 800218c:	4454      	add	r4, sl
 800218e:	2c00      	cmp	r4, #0
 8002190:	dd62      	ble.n	8002258 <__aeabi_dmul+0x3f8>
 8002192:	0751      	lsls	r1, r2, #29
 8002194:	d009      	beq.n	80021aa <__aeabi_dmul+0x34a>
 8002196:	200f      	movs	r0, #15
 8002198:	4010      	ands	r0, r2
 800219a:	2804      	cmp	r0, #4
 800219c:	d005      	beq.n	80021aa <__aeabi_dmul+0x34a>
 800219e:	1d10      	adds	r0, r2, #4
 80021a0:	4290      	cmp	r0, r2
 80021a2:	4192      	sbcs	r2, r2
 80021a4:	4252      	negs	r2, r2
 80021a6:	189b      	adds	r3, r3, r2
 80021a8:	0002      	movs	r2, r0
 80021aa:	01d9      	lsls	r1, r3, #7
 80021ac:	d504      	bpl.n	80021b8 <__aeabi_dmul+0x358>
 80021ae:	2480      	movs	r4, #128	; 0x80
 80021b0:	4819      	ldr	r0, [pc, #100]	; (8002218 <__aeabi_dmul+0x3b8>)
 80021b2:	00e4      	lsls	r4, r4, #3
 80021b4:	4003      	ands	r3, r0
 80021b6:	4454      	add	r4, sl
 80021b8:	4818      	ldr	r0, [pc, #96]	; (800221c <__aeabi_dmul+0x3bc>)
 80021ba:	4284      	cmp	r4, r0
 80021bc:	dd00      	ble.n	80021c0 <__aeabi_dmul+0x360>
 80021be:	e727      	b.n	8002010 <__aeabi_dmul+0x1b0>
 80021c0:	075e      	lsls	r6, r3, #29
 80021c2:	025b      	lsls	r3, r3, #9
 80021c4:	08d2      	lsrs	r2, r2, #3
 80021c6:	0b1f      	lsrs	r7, r3, #12
 80021c8:	0563      	lsls	r3, r4, #21
 80021ca:	4316      	orrs	r6, r2
 80021cc:	0d5b      	lsrs	r3, r3, #21
 80021ce:	e6b2      	b.n	8001f36 <__aeabi_dmul+0xd6>
 80021d0:	2300      	movs	r3, #0
 80021d2:	4699      	mov	r9, r3
 80021d4:	3301      	adds	r3, #1
 80021d6:	2704      	movs	r7, #4
 80021d8:	2600      	movs	r6, #0
 80021da:	469b      	mov	fp, r3
 80021dc:	e664      	b.n	8001ea8 <__aeabi_dmul+0x48>
 80021de:	2303      	movs	r3, #3
 80021e0:	9701      	str	r7, [sp, #4]
 80021e2:	4681      	mov	r9, r0
 80021e4:	270c      	movs	r7, #12
 80021e6:	469b      	mov	fp, r3
 80021e8:	e65e      	b.n	8001ea8 <__aeabi_dmul+0x48>
 80021ea:	2201      	movs	r2, #1
 80021ec:	2001      	movs	r0, #1
 80021ee:	4317      	orrs	r7, r2
 80021f0:	2200      	movs	r2, #0
 80021f2:	e676      	b.n	8001ee2 <__aeabi_dmul+0x82>
 80021f4:	2303      	movs	r3, #3
 80021f6:	2003      	movs	r0, #3
 80021f8:	431f      	orrs	r7, r3
 80021fa:	4643      	mov	r3, r8
 80021fc:	e671      	b.n	8001ee2 <__aeabi_dmul+0x82>
 80021fe:	46c0      	nop			; (mov r8, r8)
 8002200:	000007ff 	.word	0x000007ff
 8002204:	fffffc01 	.word	0xfffffc01
 8002208:	0800e84c 	.word	0x0800e84c
 800220c:	800fffff 	.word	0x800fffff
 8002210:	fffffc0d 	.word	0xfffffc0d
 8002214:	000003ff 	.word	0x000003ff
 8002218:	feffffff 	.word	0xfeffffff
 800221c:	000007fe 	.word	0x000007fe
 8002220:	2300      	movs	r3, #0
 8002222:	2780      	movs	r7, #128	; 0x80
 8002224:	9300      	str	r3, [sp, #0]
 8002226:	033f      	lsls	r7, r7, #12
 8002228:	2600      	movs	r6, #0
 800222a:	4b43      	ldr	r3, [pc, #268]	; (8002338 <__aeabi_dmul+0x4d8>)
 800222c:	e683      	b.n	8001f36 <__aeabi_dmul+0xd6>
 800222e:	9b01      	ldr	r3, [sp, #4]
 8002230:	0032      	movs	r2, r6
 8002232:	46a4      	mov	ip, r4
 8002234:	4658      	mov	r0, fp
 8002236:	e670      	b.n	8001f1a <__aeabi_dmul+0xba>
 8002238:	46ac      	mov	ip, r5
 800223a:	e66e      	b.n	8001f1a <__aeabi_dmul+0xba>
 800223c:	2780      	movs	r7, #128	; 0x80
 800223e:	9901      	ldr	r1, [sp, #4]
 8002240:	033f      	lsls	r7, r7, #12
 8002242:	4239      	tst	r1, r7
 8002244:	d02d      	beq.n	80022a2 <__aeabi_dmul+0x442>
 8002246:	423b      	tst	r3, r7
 8002248:	d12b      	bne.n	80022a2 <__aeabi_dmul+0x442>
 800224a:	431f      	orrs	r7, r3
 800224c:	033f      	lsls	r7, r7, #12
 800224e:	0b3f      	lsrs	r7, r7, #12
 8002250:	9500      	str	r5, [sp, #0]
 8002252:	0016      	movs	r6, r2
 8002254:	4b38      	ldr	r3, [pc, #224]	; (8002338 <__aeabi_dmul+0x4d8>)
 8002256:	e66e      	b.n	8001f36 <__aeabi_dmul+0xd6>
 8002258:	2501      	movs	r5, #1
 800225a:	1b2d      	subs	r5, r5, r4
 800225c:	2d38      	cmp	r5, #56	; 0x38
 800225e:	dd00      	ble.n	8002262 <__aeabi_dmul+0x402>
 8002260:	e666      	b.n	8001f30 <__aeabi_dmul+0xd0>
 8002262:	2d1f      	cmp	r5, #31
 8002264:	dc40      	bgt.n	80022e8 <__aeabi_dmul+0x488>
 8002266:	4835      	ldr	r0, [pc, #212]	; (800233c <__aeabi_dmul+0x4dc>)
 8002268:	001c      	movs	r4, r3
 800226a:	4450      	add	r0, sl
 800226c:	0016      	movs	r6, r2
 800226e:	4082      	lsls	r2, r0
 8002270:	4084      	lsls	r4, r0
 8002272:	40ee      	lsrs	r6, r5
 8002274:	1e50      	subs	r0, r2, #1
 8002276:	4182      	sbcs	r2, r0
 8002278:	4334      	orrs	r4, r6
 800227a:	4314      	orrs	r4, r2
 800227c:	40eb      	lsrs	r3, r5
 800227e:	0762      	lsls	r2, r4, #29
 8002280:	d009      	beq.n	8002296 <__aeabi_dmul+0x436>
 8002282:	220f      	movs	r2, #15
 8002284:	4022      	ands	r2, r4
 8002286:	2a04      	cmp	r2, #4
 8002288:	d005      	beq.n	8002296 <__aeabi_dmul+0x436>
 800228a:	0022      	movs	r2, r4
 800228c:	1d14      	adds	r4, r2, #4
 800228e:	4294      	cmp	r4, r2
 8002290:	4180      	sbcs	r0, r0
 8002292:	4240      	negs	r0, r0
 8002294:	181b      	adds	r3, r3, r0
 8002296:	021a      	lsls	r2, r3, #8
 8002298:	d53e      	bpl.n	8002318 <__aeabi_dmul+0x4b8>
 800229a:	2301      	movs	r3, #1
 800229c:	2700      	movs	r7, #0
 800229e:	2600      	movs	r6, #0
 80022a0:	e649      	b.n	8001f36 <__aeabi_dmul+0xd6>
 80022a2:	2780      	movs	r7, #128	; 0x80
 80022a4:	9b01      	ldr	r3, [sp, #4]
 80022a6:	033f      	lsls	r7, r7, #12
 80022a8:	431f      	orrs	r7, r3
 80022aa:	033f      	lsls	r7, r7, #12
 80022ac:	0b3f      	lsrs	r7, r7, #12
 80022ae:	9400      	str	r4, [sp, #0]
 80022b0:	4b21      	ldr	r3, [pc, #132]	; (8002338 <__aeabi_dmul+0x4d8>)
 80022b2:	e640      	b.n	8001f36 <__aeabi_dmul+0xd6>
 80022b4:	0003      	movs	r3, r0
 80022b6:	465a      	mov	r2, fp
 80022b8:	3b28      	subs	r3, #40	; 0x28
 80022ba:	409a      	lsls	r2, r3
 80022bc:	2600      	movs	r6, #0
 80022be:	9201      	str	r2, [sp, #4]
 80022c0:	e66d      	b.n	8001f9e <__aeabi_dmul+0x13e>
 80022c2:	4658      	mov	r0, fp
 80022c4:	f000 fd1a 	bl	8002cfc <__clzsi2>
 80022c8:	3020      	adds	r0, #32
 80022ca:	e657      	b.n	8001f7c <__aeabi_dmul+0x11c>
 80022cc:	0003      	movs	r3, r0
 80022ce:	4652      	mov	r2, sl
 80022d0:	3b28      	subs	r3, #40	; 0x28
 80022d2:	409a      	lsls	r2, r3
 80022d4:	0013      	movs	r3, r2
 80022d6:	2200      	movs	r2, #0
 80022d8:	e693      	b.n	8002002 <__aeabi_dmul+0x1a2>
 80022da:	4650      	mov	r0, sl
 80022dc:	f000 fd0e 	bl	8002cfc <__clzsi2>
 80022e0:	3020      	adds	r0, #32
 80022e2:	e67b      	b.n	8001fdc <__aeabi_dmul+0x17c>
 80022e4:	46ca      	mov	sl, r9
 80022e6:	e750      	b.n	800218a <__aeabi_dmul+0x32a>
 80022e8:	201f      	movs	r0, #31
 80022ea:	001e      	movs	r6, r3
 80022ec:	4240      	negs	r0, r0
 80022ee:	1b04      	subs	r4, r0, r4
 80022f0:	40e6      	lsrs	r6, r4
 80022f2:	2d20      	cmp	r5, #32
 80022f4:	d003      	beq.n	80022fe <__aeabi_dmul+0x49e>
 80022f6:	4c12      	ldr	r4, [pc, #72]	; (8002340 <__aeabi_dmul+0x4e0>)
 80022f8:	4454      	add	r4, sl
 80022fa:	40a3      	lsls	r3, r4
 80022fc:	431a      	orrs	r2, r3
 80022fe:	1e50      	subs	r0, r2, #1
 8002300:	4182      	sbcs	r2, r0
 8002302:	4332      	orrs	r2, r6
 8002304:	2607      	movs	r6, #7
 8002306:	2700      	movs	r7, #0
 8002308:	4016      	ands	r6, r2
 800230a:	d009      	beq.n	8002320 <__aeabi_dmul+0x4c0>
 800230c:	200f      	movs	r0, #15
 800230e:	2300      	movs	r3, #0
 8002310:	4010      	ands	r0, r2
 8002312:	0014      	movs	r4, r2
 8002314:	2804      	cmp	r0, #4
 8002316:	d1b9      	bne.n	800228c <__aeabi_dmul+0x42c>
 8002318:	0022      	movs	r2, r4
 800231a:	075e      	lsls	r6, r3, #29
 800231c:	025b      	lsls	r3, r3, #9
 800231e:	0b1f      	lsrs	r7, r3, #12
 8002320:	08d2      	lsrs	r2, r2, #3
 8002322:	4316      	orrs	r6, r2
 8002324:	2300      	movs	r3, #0
 8002326:	e606      	b.n	8001f36 <__aeabi_dmul+0xd6>
 8002328:	2780      	movs	r7, #128	; 0x80
 800232a:	033f      	lsls	r7, r7, #12
 800232c:	431f      	orrs	r7, r3
 800232e:	033f      	lsls	r7, r7, #12
 8002330:	0b3f      	lsrs	r7, r7, #12
 8002332:	0016      	movs	r6, r2
 8002334:	4b00      	ldr	r3, [pc, #0]	; (8002338 <__aeabi_dmul+0x4d8>)
 8002336:	e5fe      	b.n	8001f36 <__aeabi_dmul+0xd6>
 8002338:	000007ff 	.word	0x000007ff
 800233c:	0000041e 	.word	0x0000041e
 8002340:	0000043e 	.word	0x0000043e

08002344 <__aeabi_dsub>:
 8002344:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002346:	4657      	mov	r7, sl
 8002348:	464e      	mov	r6, r9
 800234a:	4645      	mov	r5, r8
 800234c:	46de      	mov	lr, fp
 800234e:	000c      	movs	r4, r1
 8002350:	0309      	lsls	r1, r1, #12
 8002352:	b5e0      	push	{r5, r6, r7, lr}
 8002354:	0a49      	lsrs	r1, r1, #9
 8002356:	0f46      	lsrs	r6, r0, #29
 8002358:	005f      	lsls	r7, r3, #1
 800235a:	4331      	orrs	r1, r6
 800235c:	031e      	lsls	r6, r3, #12
 800235e:	0fdb      	lsrs	r3, r3, #31
 8002360:	0a76      	lsrs	r6, r6, #9
 8002362:	469b      	mov	fp, r3
 8002364:	0f53      	lsrs	r3, r2, #29
 8002366:	4333      	orrs	r3, r6
 8002368:	4ec8      	ldr	r6, [pc, #800]	; (800268c <__aeabi_dsub+0x348>)
 800236a:	0065      	lsls	r5, r4, #1
 800236c:	00c0      	lsls	r0, r0, #3
 800236e:	0fe4      	lsrs	r4, r4, #31
 8002370:	00d2      	lsls	r2, r2, #3
 8002372:	0d6d      	lsrs	r5, r5, #21
 8002374:	46a2      	mov	sl, r4
 8002376:	4681      	mov	r9, r0
 8002378:	0d7f      	lsrs	r7, r7, #21
 800237a:	469c      	mov	ip, r3
 800237c:	4690      	mov	r8, r2
 800237e:	42b7      	cmp	r7, r6
 8002380:	d100      	bne.n	8002384 <__aeabi_dsub+0x40>
 8002382:	e0b9      	b.n	80024f8 <__aeabi_dsub+0x1b4>
 8002384:	465b      	mov	r3, fp
 8002386:	2601      	movs	r6, #1
 8002388:	4073      	eors	r3, r6
 800238a:	469b      	mov	fp, r3
 800238c:	1bee      	subs	r6, r5, r7
 800238e:	45a3      	cmp	fp, r4
 8002390:	d100      	bne.n	8002394 <__aeabi_dsub+0x50>
 8002392:	e083      	b.n	800249c <__aeabi_dsub+0x158>
 8002394:	2e00      	cmp	r6, #0
 8002396:	dd63      	ble.n	8002460 <__aeabi_dsub+0x11c>
 8002398:	2f00      	cmp	r7, #0
 800239a:	d000      	beq.n	800239e <__aeabi_dsub+0x5a>
 800239c:	e0b1      	b.n	8002502 <__aeabi_dsub+0x1be>
 800239e:	4663      	mov	r3, ip
 80023a0:	4313      	orrs	r3, r2
 80023a2:	d100      	bne.n	80023a6 <__aeabi_dsub+0x62>
 80023a4:	e123      	b.n	80025ee <__aeabi_dsub+0x2aa>
 80023a6:	1e73      	subs	r3, r6, #1
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d000      	beq.n	80023ae <__aeabi_dsub+0x6a>
 80023ac:	e1ba      	b.n	8002724 <__aeabi_dsub+0x3e0>
 80023ae:	1a86      	subs	r6, r0, r2
 80023b0:	4663      	mov	r3, ip
 80023b2:	42b0      	cmp	r0, r6
 80023b4:	4180      	sbcs	r0, r0
 80023b6:	2501      	movs	r5, #1
 80023b8:	1ac9      	subs	r1, r1, r3
 80023ba:	4240      	negs	r0, r0
 80023bc:	1a09      	subs	r1, r1, r0
 80023be:	020b      	lsls	r3, r1, #8
 80023c0:	d400      	bmi.n	80023c4 <__aeabi_dsub+0x80>
 80023c2:	e147      	b.n	8002654 <__aeabi_dsub+0x310>
 80023c4:	0249      	lsls	r1, r1, #9
 80023c6:	0a4b      	lsrs	r3, r1, #9
 80023c8:	4698      	mov	r8, r3
 80023ca:	4643      	mov	r3, r8
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d100      	bne.n	80023d2 <__aeabi_dsub+0x8e>
 80023d0:	e189      	b.n	80026e6 <__aeabi_dsub+0x3a2>
 80023d2:	4640      	mov	r0, r8
 80023d4:	f000 fc92 	bl	8002cfc <__clzsi2>
 80023d8:	0003      	movs	r3, r0
 80023da:	3b08      	subs	r3, #8
 80023dc:	2b1f      	cmp	r3, #31
 80023de:	dd00      	ble.n	80023e2 <__aeabi_dsub+0x9e>
 80023e0:	e17c      	b.n	80026dc <__aeabi_dsub+0x398>
 80023e2:	2220      	movs	r2, #32
 80023e4:	0030      	movs	r0, r6
 80023e6:	1ad2      	subs	r2, r2, r3
 80023e8:	4641      	mov	r1, r8
 80023ea:	40d0      	lsrs	r0, r2
 80023ec:	4099      	lsls	r1, r3
 80023ee:	0002      	movs	r2, r0
 80023f0:	409e      	lsls	r6, r3
 80023f2:	430a      	orrs	r2, r1
 80023f4:	429d      	cmp	r5, r3
 80023f6:	dd00      	ble.n	80023fa <__aeabi_dsub+0xb6>
 80023f8:	e16a      	b.n	80026d0 <__aeabi_dsub+0x38c>
 80023fa:	1b5d      	subs	r5, r3, r5
 80023fc:	1c6b      	adds	r3, r5, #1
 80023fe:	2b1f      	cmp	r3, #31
 8002400:	dd00      	ble.n	8002404 <__aeabi_dsub+0xc0>
 8002402:	e194      	b.n	800272e <__aeabi_dsub+0x3ea>
 8002404:	2120      	movs	r1, #32
 8002406:	0010      	movs	r0, r2
 8002408:	0035      	movs	r5, r6
 800240a:	1ac9      	subs	r1, r1, r3
 800240c:	408e      	lsls	r6, r1
 800240e:	40da      	lsrs	r2, r3
 8002410:	4088      	lsls	r0, r1
 8002412:	40dd      	lsrs	r5, r3
 8002414:	1e71      	subs	r1, r6, #1
 8002416:	418e      	sbcs	r6, r1
 8002418:	0011      	movs	r1, r2
 800241a:	2207      	movs	r2, #7
 800241c:	4328      	orrs	r0, r5
 800241e:	2500      	movs	r5, #0
 8002420:	4306      	orrs	r6, r0
 8002422:	4032      	ands	r2, r6
 8002424:	2a00      	cmp	r2, #0
 8002426:	d009      	beq.n	800243c <__aeabi_dsub+0xf8>
 8002428:	230f      	movs	r3, #15
 800242a:	4033      	ands	r3, r6
 800242c:	2b04      	cmp	r3, #4
 800242e:	d005      	beq.n	800243c <__aeabi_dsub+0xf8>
 8002430:	1d33      	adds	r3, r6, #4
 8002432:	42b3      	cmp	r3, r6
 8002434:	41b6      	sbcs	r6, r6
 8002436:	4276      	negs	r6, r6
 8002438:	1989      	adds	r1, r1, r6
 800243a:	001e      	movs	r6, r3
 800243c:	020b      	lsls	r3, r1, #8
 800243e:	d400      	bmi.n	8002442 <__aeabi_dsub+0xfe>
 8002440:	e23d      	b.n	80028be <__aeabi_dsub+0x57a>
 8002442:	1c6a      	adds	r2, r5, #1
 8002444:	4b91      	ldr	r3, [pc, #580]	; (800268c <__aeabi_dsub+0x348>)
 8002446:	0555      	lsls	r5, r2, #21
 8002448:	0d6d      	lsrs	r5, r5, #21
 800244a:	429a      	cmp	r2, r3
 800244c:	d100      	bne.n	8002450 <__aeabi_dsub+0x10c>
 800244e:	e119      	b.n	8002684 <__aeabi_dsub+0x340>
 8002450:	4a8f      	ldr	r2, [pc, #572]	; (8002690 <__aeabi_dsub+0x34c>)
 8002452:	08f6      	lsrs	r6, r6, #3
 8002454:	400a      	ands	r2, r1
 8002456:	0757      	lsls	r7, r2, #29
 8002458:	0252      	lsls	r2, r2, #9
 800245a:	4337      	orrs	r7, r6
 800245c:	0b12      	lsrs	r2, r2, #12
 800245e:	e09b      	b.n	8002598 <__aeabi_dsub+0x254>
 8002460:	2e00      	cmp	r6, #0
 8002462:	d000      	beq.n	8002466 <__aeabi_dsub+0x122>
 8002464:	e0c5      	b.n	80025f2 <__aeabi_dsub+0x2ae>
 8002466:	1c6e      	adds	r6, r5, #1
 8002468:	0576      	lsls	r6, r6, #21
 800246a:	0d76      	lsrs	r6, r6, #21
 800246c:	2e01      	cmp	r6, #1
 800246e:	dc00      	bgt.n	8002472 <__aeabi_dsub+0x12e>
 8002470:	e148      	b.n	8002704 <__aeabi_dsub+0x3c0>
 8002472:	4667      	mov	r7, ip
 8002474:	1a86      	subs	r6, r0, r2
 8002476:	1bcb      	subs	r3, r1, r7
 8002478:	42b0      	cmp	r0, r6
 800247a:	41bf      	sbcs	r7, r7
 800247c:	427f      	negs	r7, r7
 800247e:	46b8      	mov	r8, r7
 8002480:	001f      	movs	r7, r3
 8002482:	4643      	mov	r3, r8
 8002484:	1aff      	subs	r7, r7, r3
 8002486:	003b      	movs	r3, r7
 8002488:	46b8      	mov	r8, r7
 800248a:	021b      	lsls	r3, r3, #8
 800248c:	d500      	bpl.n	8002490 <__aeabi_dsub+0x14c>
 800248e:	e15f      	b.n	8002750 <__aeabi_dsub+0x40c>
 8002490:	4337      	orrs	r7, r6
 8002492:	d19a      	bne.n	80023ca <__aeabi_dsub+0x86>
 8002494:	2200      	movs	r2, #0
 8002496:	2400      	movs	r4, #0
 8002498:	2500      	movs	r5, #0
 800249a:	e079      	b.n	8002590 <__aeabi_dsub+0x24c>
 800249c:	2e00      	cmp	r6, #0
 800249e:	dc00      	bgt.n	80024a2 <__aeabi_dsub+0x15e>
 80024a0:	e0fa      	b.n	8002698 <__aeabi_dsub+0x354>
 80024a2:	2f00      	cmp	r7, #0
 80024a4:	d100      	bne.n	80024a8 <__aeabi_dsub+0x164>
 80024a6:	e08d      	b.n	80025c4 <__aeabi_dsub+0x280>
 80024a8:	4b78      	ldr	r3, [pc, #480]	; (800268c <__aeabi_dsub+0x348>)
 80024aa:	429d      	cmp	r5, r3
 80024ac:	d067      	beq.n	800257e <__aeabi_dsub+0x23a>
 80024ae:	2380      	movs	r3, #128	; 0x80
 80024b0:	4667      	mov	r7, ip
 80024b2:	041b      	lsls	r3, r3, #16
 80024b4:	431f      	orrs	r7, r3
 80024b6:	46bc      	mov	ip, r7
 80024b8:	2e38      	cmp	r6, #56	; 0x38
 80024ba:	dc00      	bgt.n	80024be <__aeabi_dsub+0x17a>
 80024bc:	e152      	b.n	8002764 <__aeabi_dsub+0x420>
 80024be:	4663      	mov	r3, ip
 80024c0:	4313      	orrs	r3, r2
 80024c2:	1e5a      	subs	r2, r3, #1
 80024c4:	4193      	sbcs	r3, r2
 80024c6:	181e      	adds	r6, r3, r0
 80024c8:	4286      	cmp	r6, r0
 80024ca:	4180      	sbcs	r0, r0
 80024cc:	4240      	negs	r0, r0
 80024ce:	1809      	adds	r1, r1, r0
 80024d0:	020b      	lsls	r3, r1, #8
 80024d2:	d400      	bmi.n	80024d6 <__aeabi_dsub+0x192>
 80024d4:	e0be      	b.n	8002654 <__aeabi_dsub+0x310>
 80024d6:	4b6d      	ldr	r3, [pc, #436]	; (800268c <__aeabi_dsub+0x348>)
 80024d8:	3501      	adds	r5, #1
 80024da:	429d      	cmp	r5, r3
 80024dc:	d100      	bne.n	80024e0 <__aeabi_dsub+0x19c>
 80024de:	e0d2      	b.n	8002686 <__aeabi_dsub+0x342>
 80024e0:	4a6b      	ldr	r2, [pc, #428]	; (8002690 <__aeabi_dsub+0x34c>)
 80024e2:	0873      	lsrs	r3, r6, #1
 80024e4:	400a      	ands	r2, r1
 80024e6:	2101      	movs	r1, #1
 80024e8:	400e      	ands	r6, r1
 80024ea:	431e      	orrs	r6, r3
 80024ec:	0851      	lsrs	r1, r2, #1
 80024ee:	07d3      	lsls	r3, r2, #31
 80024f0:	2207      	movs	r2, #7
 80024f2:	431e      	orrs	r6, r3
 80024f4:	4032      	ands	r2, r6
 80024f6:	e795      	b.n	8002424 <__aeabi_dsub+0xe0>
 80024f8:	001e      	movs	r6, r3
 80024fa:	4316      	orrs	r6, r2
 80024fc:	d000      	beq.n	8002500 <__aeabi_dsub+0x1bc>
 80024fe:	e745      	b.n	800238c <__aeabi_dsub+0x48>
 8002500:	e740      	b.n	8002384 <__aeabi_dsub+0x40>
 8002502:	4b62      	ldr	r3, [pc, #392]	; (800268c <__aeabi_dsub+0x348>)
 8002504:	429d      	cmp	r5, r3
 8002506:	d03a      	beq.n	800257e <__aeabi_dsub+0x23a>
 8002508:	2380      	movs	r3, #128	; 0x80
 800250a:	4667      	mov	r7, ip
 800250c:	041b      	lsls	r3, r3, #16
 800250e:	431f      	orrs	r7, r3
 8002510:	46bc      	mov	ip, r7
 8002512:	2e38      	cmp	r6, #56	; 0x38
 8002514:	dd00      	ble.n	8002518 <__aeabi_dsub+0x1d4>
 8002516:	e0eb      	b.n	80026f0 <__aeabi_dsub+0x3ac>
 8002518:	2e1f      	cmp	r6, #31
 800251a:	dc00      	bgt.n	800251e <__aeabi_dsub+0x1da>
 800251c:	e13a      	b.n	8002794 <__aeabi_dsub+0x450>
 800251e:	0033      	movs	r3, r6
 8002520:	4667      	mov	r7, ip
 8002522:	3b20      	subs	r3, #32
 8002524:	40df      	lsrs	r7, r3
 8002526:	003b      	movs	r3, r7
 8002528:	2e20      	cmp	r6, #32
 800252a:	d005      	beq.n	8002538 <__aeabi_dsub+0x1f4>
 800252c:	2740      	movs	r7, #64	; 0x40
 800252e:	1bbf      	subs	r7, r7, r6
 8002530:	4666      	mov	r6, ip
 8002532:	40be      	lsls	r6, r7
 8002534:	4332      	orrs	r2, r6
 8002536:	4690      	mov	r8, r2
 8002538:	4646      	mov	r6, r8
 800253a:	1e72      	subs	r2, r6, #1
 800253c:	4196      	sbcs	r6, r2
 800253e:	4333      	orrs	r3, r6
 8002540:	e0da      	b.n	80026f8 <__aeabi_dsub+0x3b4>
 8002542:	2b00      	cmp	r3, #0
 8002544:	d100      	bne.n	8002548 <__aeabi_dsub+0x204>
 8002546:	e214      	b.n	8002972 <__aeabi_dsub+0x62e>
 8002548:	4663      	mov	r3, ip
 800254a:	4313      	orrs	r3, r2
 800254c:	d100      	bne.n	8002550 <__aeabi_dsub+0x20c>
 800254e:	e168      	b.n	8002822 <__aeabi_dsub+0x4de>
 8002550:	2380      	movs	r3, #128	; 0x80
 8002552:	074e      	lsls	r6, r1, #29
 8002554:	08c0      	lsrs	r0, r0, #3
 8002556:	08c9      	lsrs	r1, r1, #3
 8002558:	031b      	lsls	r3, r3, #12
 800255a:	4306      	orrs	r6, r0
 800255c:	4219      	tst	r1, r3
 800255e:	d008      	beq.n	8002572 <__aeabi_dsub+0x22e>
 8002560:	4660      	mov	r0, ip
 8002562:	08c0      	lsrs	r0, r0, #3
 8002564:	4218      	tst	r0, r3
 8002566:	d104      	bne.n	8002572 <__aeabi_dsub+0x22e>
 8002568:	4663      	mov	r3, ip
 800256a:	0001      	movs	r1, r0
 800256c:	08d2      	lsrs	r2, r2, #3
 800256e:	075e      	lsls	r6, r3, #29
 8002570:	4316      	orrs	r6, r2
 8002572:	00f3      	lsls	r3, r6, #3
 8002574:	4699      	mov	r9, r3
 8002576:	00c9      	lsls	r1, r1, #3
 8002578:	0f72      	lsrs	r2, r6, #29
 800257a:	4d44      	ldr	r5, [pc, #272]	; (800268c <__aeabi_dsub+0x348>)
 800257c:	4311      	orrs	r1, r2
 800257e:	464b      	mov	r3, r9
 8002580:	08de      	lsrs	r6, r3, #3
 8002582:	4b42      	ldr	r3, [pc, #264]	; (800268c <__aeabi_dsub+0x348>)
 8002584:	074f      	lsls	r7, r1, #29
 8002586:	4337      	orrs	r7, r6
 8002588:	08ca      	lsrs	r2, r1, #3
 800258a:	429d      	cmp	r5, r3
 800258c:	d100      	bne.n	8002590 <__aeabi_dsub+0x24c>
 800258e:	e06e      	b.n	800266e <__aeabi_dsub+0x32a>
 8002590:	0312      	lsls	r2, r2, #12
 8002592:	056d      	lsls	r5, r5, #21
 8002594:	0b12      	lsrs	r2, r2, #12
 8002596:	0d6d      	lsrs	r5, r5, #21
 8002598:	2100      	movs	r1, #0
 800259a:	0312      	lsls	r2, r2, #12
 800259c:	0b13      	lsrs	r3, r2, #12
 800259e:	0d0a      	lsrs	r2, r1, #20
 80025a0:	0512      	lsls	r2, r2, #20
 80025a2:	431a      	orrs	r2, r3
 80025a4:	4b3b      	ldr	r3, [pc, #236]	; (8002694 <__aeabi_dsub+0x350>)
 80025a6:	052d      	lsls	r5, r5, #20
 80025a8:	4013      	ands	r3, r2
 80025aa:	432b      	orrs	r3, r5
 80025ac:	005b      	lsls	r3, r3, #1
 80025ae:	07e4      	lsls	r4, r4, #31
 80025b0:	085b      	lsrs	r3, r3, #1
 80025b2:	4323      	orrs	r3, r4
 80025b4:	0038      	movs	r0, r7
 80025b6:	0019      	movs	r1, r3
 80025b8:	bc3c      	pop	{r2, r3, r4, r5}
 80025ba:	4690      	mov	r8, r2
 80025bc:	4699      	mov	r9, r3
 80025be:	46a2      	mov	sl, r4
 80025c0:	46ab      	mov	fp, r5
 80025c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80025c4:	4663      	mov	r3, ip
 80025c6:	4313      	orrs	r3, r2
 80025c8:	d011      	beq.n	80025ee <__aeabi_dsub+0x2aa>
 80025ca:	1e73      	subs	r3, r6, #1
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d000      	beq.n	80025d2 <__aeabi_dsub+0x28e>
 80025d0:	e107      	b.n	80027e2 <__aeabi_dsub+0x49e>
 80025d2:	1886      	adds	r6, r0, r2
 80025d4:	4286      	cmp	r6, r0
 80025d6:	4180      	sbcs	r0, r0
 80025d8:	4461      	add	r1, ip
 80025da:	4240      	negs	r0, r0
 80025dc:	1809      	adds	r1, r1, r0
 80025de:	2501      	movs	r5, #1
 80025e0:	020b      	lsls	r3, r1, #8
 80025e2:	d537      	bpl.n	8002654 <__aeabi_dsub+0x310>
 80025e4:	2502      	movs	r5, #2
 80025e6:	e77b      	b.n	80024e0 <__aeabi_dsub+0x19c>
 80025e8:	003e      	movs	r6, r7
 80025ea:	4661      	mov	r1, ip
 80025ec:	4691      	mov	r9, r2
 80025ee:	0035      	movs	r5, r6
 80025f0:	e7c5      	b.n	800257e <__aeabi_dsub+0x23a>
 80025f2:	465c      	mov	r4, fp
 80025f4:	2d00      	cmp	r5, #0
 80025f6:	d000      	beq.n	80025fa <__aeabi_dsub+0x2b6>
 80025f8:	e0e1      	b.n	80027be <__aeabi_dsub+0x47a>
 80025fa:	000b      	movs	r3, r1
 80025fc:	4303      	orrs	r3, r0
 80025fe:	d0f3      	beq.n	80025e8 <__aeabi_dsub+0x2a4>
 8002600:	1c73      	adds	r3, r6, #1
 8002602:	d100      	bne.n	8002606 <__aeabi_dsub+0x2c2>
 8002604:	e1ac      	b.n	8002960 <__aeabi_dsub+0x61c>
 8002606:	4b21      	ldr	r3, [pc, #132]	; (800268c <__aeabi_dsub+0x348>)
 8002608:	429f      	cmp	r7, r3
 800260a:	d100      	bne.n	800260e <__aeabi_dsub+0x2ca>
 800260c:	e13a      	b.n	8002884 <__aeabi_dsub+0x540>
 800260e:	43f3      	mvns	r3, r6
 8002610:	2b38      	cmp	r3, #56	; 0x38
 8002612:	dd00      	ble.n	8002616 <__aeabi_dsub+0x2d2>
 8002614:	e16f      	b.n	80028f6 <__aeabi_dsub+0x5b2>
 8002616:	2b1f      	cmp	r3, #31
 8002618:	dd00      	ble.n	800261c <__aeabi_dsub+0x2d8>
 800261a:	e18c      	b.n	8002936 <__aeabi_dsub+0x5f2>
 800261c:	2520      	movs	r5, #32
 800261e:	000e      	movs	r6, r1
 8002620:	1aed      	subs	r5, r5, r3
 8002622:	40ae      	lsls	r6, r5
 8002624:	46b0      	mov	r8, r6
 8002626:	0006      	movs	r6, r0
 8002628:	46aa      	mov	sl, r5
 800262a:	40de      	lsrs	r6, r3
 800262c:	4645      	mov	r5, r8
 800262e:	4335      	orrs	r5, r6
 8002630:	002e      	movs	r6, r5
 8002632:	4655      	mov	r5, sl
 8002634:	40d9      	lsrs	r1, r3
 8002636:	40a8      	lsls	r0, r5
 8002638:	4663      	mov	r3, ip
 800263a:	1e45      	subs	r5, r0, #1
 800263c:	41a8      	sbcs	r0, r5
 800263e:	1a5b      	subs	r3, r3, r1
 8002640:	469c      	mov	ip, r3
 8002642:	4330      	orrs	r0, r6
 8002644:	1a16      	subs	r6, r2, r0
 8002646:	42b2      	cmp	r2, r6
 8002648:	4192      	sbcs	r2, r2
 800264a:	4663      	mov	r3, ip
 800264c:	4252      	negs	r2, r2
 800264e:	1a99      	subs	r1, r3, r2
 8002650:	003d      	movs	r5, r7
 8002652:	e6b4      	b.n	80023be <__aeabi_dsub+0x7a>
 8002654:	2207      	movs	r2, #7
 8002656:	4032      	ands	r2, r6
 8002658:	2a00      	cmp	r2, #0
 800265a:	d000      	beq.n	800265e <__aeabi_dsub+0x31a>
 800265c:	e6e4      	b.n	8002428 <__aeabi_dsub+0xe4>
 800265e:	4b0b      	ldr	r3, [pc, #44]	; (800268c <__aeabi_dsub+0x348>)
 8002660:	08f6      	lsrs	r6, r6, #3
 8002662:	074f      	lsls	r7, r1, #29
 8002664:	4337      	orrs	r7, r6
 8002666:	08ca      	lsrs	r2, r1, #3
 8002668:	429d      	cmp	r5, r3
 800266a:	d000      	beq.n	800266e <__aeabi_dsub+0x32a>
 800266c:	e790      	b.n	8002590 <__aeabi_dsub+0x24c>
 800266e:	003b      	movs	r3, r7
 8002670:	4313      	orrs	r3, r2
 8002672:	d100      	bne.n	8002676 <__aeabi_dsub+0x332>
 8002674:	e1a6      	b.n	80029c4 <__aeabi_dsub+0x680>
 8002676:	2380      	movs	r3, #128	; 0x80
 8002678:	031b      	lsls	r3, r3, #12
 800267a:	431a      	orrs	r2, r3
 800267c:	0312      	lsls	r2, r2, #12
 800267e:	0b12      	lsrs	r2, r2, #12
 8002680:	4d02      	ldr	r5, [pc, #8]	; (800268c <__aeabi_dsub+0x348>)
 8002682:	e789      	b.n	8002598 <__aeabi_dsub+0x254>
 8002684:	0015      	movs	r5, r2
 8002686:	2200      	movs	r2, #0
 8002688:	2700      	movs	r7, #0
 800268a:	e785      	b.n	8002598 <__aeabi_dsub+0x254>
 800268c:	000007ff 	.word	0x000007ff
 8002690:	ff7fffff 	.word	0xff7fffff
 8002694:	800fffff 	.word	0x800fffff
 8002698:	2e00      	cmp	r6, #0
 800269a:	d000      	beq.n	800269e <__aeabi_dsub+0x35a>
 800269c:	e0c7      	b.n	800282e <__aeabi_dsub+0x4ea>
 800269e:	1c6b      	adds	r3, r5, #1
 80026a0:	055e      	lsls	r6, r3, #21
 80026a2:	0d76      	lsrs	r6, r6, #21
 80026a4:	2e01      	cmp	r6, #1
 80026a6:	dc00      	bgt.n	80026aa <__aeabi_dsub+0x366>
 80026a8:	e0f0      	b.n	800288c <__aeabi_dsub+0x548>
 80026aa:	4dc8      	ldr	r5, [pc, #800]	; (80029cc <__aeabi_dsub+0x688>)
 80026ac:	42ab      	cmp	r3, r5
 80026ae:	d100      	bne.n	80026b2 <__aeabi_dsub+0x36e>
 80026b0:	e0b9      	b.n	8002826 <__aeabi_dsub+0x4e2>
 80026b2:	1885      	adds	r5, r0, r2
 80026b4:	000a      	movs	r2, r1
 80026b6:	4285      	cmp	r5, r0
 80026b8:	4189      	sbcs	r1, r1
 80026ba:	4462      	add	r2, ip
 80026bc:	4249      	negs	r1, r1
 80026be:	1851      	adds	r1, r2, r1
 80026c0:	2207      	movs	r2, #7
 80026c2:	07ce      	lsls	r6, r1, #31
 80026c4:	086d      	lsrs	r5, r5, #1
 80026c6:	432e      	orrs	r6, r5
 80026c8:	0849      	lsrs	r1, r1, #1
 80026ca:	4032      	ands	r2, r6
 80026cc:	001d      	movs	r5, r3
 80026ce:	e6a9      	b.n	8002424 <__aeabi_dsub+0xe0>
 80026d0:	49bf      	ldr	r1, [pc, #764]	; (80029d0 <__aeabi_dsub+0x68c>)
 80026d2:	1aed      	subs	r5, r5, r3
 80026d4:	4011      	ands	r1, r2
 80026d6:	2207      	movs	r2, #7
 80026d8:	4032      	ands	r2, r6
 80026da:	e6a3      	b.n	8002424 <__aeabi_dsub+0xe0>
 80026dc:	0032      	movs	r2, r6
 80026de:	3828      	subs	r0, #40	; 0x28
 80026e0:	4082      	lsls	r2, r0
 80026e2:	2600      	movs	r6, #0
 80026e4:	e686      	b.n	80023f4 <__aeabi_dsub+0xb0>
 80026e6:	0030      	movs	r0, r6
 80026e8:	f000 fb08 	bl	8002cfc <__clzsi2>
 80026ec:	3020      	adds	r0, #32
 80026ee:	e673      	b.n	80023d8 <__aeabi_dsub+0x94>
 80026f0:	4663      	mov	r3, ip
 80026f2:	4313      	orrs	r3, r2
 80026f4:	1e5a      	subs	r2, r3, #1
 80026f6:	4193      	sbcs	r3, r2
 80026f8:	1ac6      	subs	r6, r0, r3
 80026fa:	42b0      	cmp	r0, r6
 80026fc:	4180      	sbcs	r0, r0
 80026fe:	4240      	negs	r0, r0
 8002700:	1a09      	subs	r1, r1, r0
 8002702:	e65c      	b.n	80023be <__aeabi_dsub+0x7a>
 8002704:	000e      	movs	r6, r1
 8002706:	4667      	mov	r7, ip
 8002708:	4306      	orrs	r6, r0
 800270a:	4317      	orrs	r7, r2
 800270c:	2d00      	cmp	r5, #0
 800270e:	d15e      	bne.n	80027ce <__aeabi_dsub+0x48a>
 8002710:	2e00      	cmp	r6, #0
 8002712:	d000      	beq.n	8002716 <__aeabi_dsub+0x3d2>
 8002714:	e0f3      	b.n	80028fe <__aeabi_dsub+0x5ba>
 8002716:	2f00      	cmp	r7, #0
 8002718:	d100      	bne.n	800271c <__aeabi_dsub+0x3d8>
 800271a:	e11e      	b.n	800295a <__aeabi_dsub+0x616>
 800271c:	465c      	mov	r4, fp
 800271e:	4661      	mov	r1, ip
 8002720:	4691      	mov	r9, r2
 8002722:	e72c      	b.n	800257e <__aeabi_dsub+0x23a>
 8002724:	4fa9      	ldr	r7, [pc, #676]	; (80029cc <__aeabi_dsub+0x688>)
 8002726:	42be      	cmp	r6, r7
 8002728:	d07b      	beq.n	8002822 <__aeabi_dsub+0x4de>
 800272a:	001e      	movs	r6, r3
 800272c:	e6f1      	b.n	8002512 <__aeabi_dsub+0x1ce>
 800272e:	0010      	movs	r0, r2
 8002730:	3d1f      	subs	r5, #31
 8002732:	40e8      	lsrs	r0, r5
 8002734:	2b20      	cmp	r3, #32
 8002736:	d003      	beq.n	8002740 <__aeabi_dsub+0x3fc>
 8002738:	2140      	movs	r1, #64	; 0x40
 800273a:	1acb      	subs	r3, r1, r3
 800273c:	409a      	lsls	r2, r3
 800273e:	4316      	orrs	r6, r2
 8002740:	1e73      	subs	r3, r6, #1
 8002742:	419e      	sbcs	r6, r3
 8002744:	2207      	movs	r2, #7
 8002746:	4306      	orrs	r6, r0
 8002748:	4032      	ands	r2, r6
 800274a:	2100      	movs	r1, #0
 800274c:	2500      	movs	r5, #0
 800274e:	e783      	b.n	8002658 <__aeabi_dsub+0x314>
 8002750:	1a16      	subs	r6, r2, r0
 8002752:	4663      	mov	r3, ip
 8002754:	42b2      	cmp	r2, r6
 8002756:	4180      	sbcs	r0, r0
 8002758:	1a59      	subs	r1, r3, r1
 800275a:	4240      	negs	r0, r0
 800275c:	1a0b      	subs	r3, r1, r0
 800275e:	4698      	mov	r8, r3
 8002760:	465c      	mov	r4, fp
 8002762:	e632      	b.n	80023ca <__aeabi_dsub+0x86>
 8002764:	2e1f      	cmp	r6, #31
 8002766:	dd00      	ble.n	800276a <__aeabi_dsub+0x426>
 8002768:	e0ab      	b.n	80028c2 <__aeabi_dsub+0x57e>
 800276a:	2720      	movs	r7, #32
 800276c:	1bbb      	subs	r3, r7, r6
 800276e:	469a      	mov	sl, r3
 8002770:	4663      	mov	r3, ip
 8002772:	4657      	mov	r7, sl
 8002774:	40bb      	lsls	r3, r7
 8002776:	4699      	mov	r9, r3
 8002778:	0013      	movs	r3, r2
 800277a:	464f      	mov	r7, r9
 800277c:	40f3      	lsrs	r3, r6
 800277e:	431f      	orrs	r7, r3
 8002780:	003b      	movs	r3, r7
 8002782:	4657      	mov	r7, sl
 8002784:	40ba      	lsls	r2, r7
 8002786:	1e57      	subs	r7, r2, #1
 8002788:	41ba      	sbcs	r2, r7
 800278a:	4313      	orrs	r3, r2
 800278c:	4662      	mov	r2, ip
 800278e:	40f2      	lsrs	r2, r6
 8002790:	1889      	adds	r1, r1, r2
 8002792:	e698      	b.n	80024c6 <__aeabi_dsub+0x182>
 8002794:	2720      	movs	r7, #32
 8002796:	1bbb      	subs	r3, r7, r6
 8002798:	469a      	mov	sl, r3
 800279a:	4663      	mov	r3, ip
 800279c:	4657      	mov	r7, sl
 800279e:	40bb      	lsls	r3, r7
 80027a0:	4699      	mov	r9, r3
 80027a2:	0013      	movs	r3, r2
 80027a4:	464f      	mov	r7, r9
 80027a6:	40f3      	lsrs	r3, r6
 80027a8:	431f      	orrs	r7, r3
 80027aa:	003b      	movs	r3, r7
 80027ac:	4657      	mov	r7, sl
 80027ae:	40ba      	lsls	r2, r7
 80027b0:	1e57      	subs	r7, r2, #1
 80027b2:	41ba      	sbcs	r2, r7
 80027b4:	4313      	orrs	r3, r2
 80027b6:	4662      	mov	r2, ip
 80027b8:	40f2      	lsrs	r2, r6
 80027ba:	1a89      	subs	r1, r1, r2
 80027bc:	e79c      	b.n	80026f8 <__aeabi_dsub+0x3b4>
 80027be:	4b83      	ldr	r3, [pc, #524]	; (80029cc <__aeabi_dsub+0x688>)
 80027c0:	429f      	cmp	r7, r3
 80027c2:	d05f      	beq.n	8002884 <__aeabi_dsub+0x540>
 80027c4:	2580      	movs	r5, #128	; 0x80
 80027c6:	042d      	lsls	r5, r5, #16
 80027c8:	4273      	negs	r3, r6
 80027ca:	4329      	orrs	r1, r5
 80027cc:	e720      	b.n	8002610 <__aeabi_dsub+0x2cc>
 80027ce:	2e00      	cmp	r6, #0
 80027d0:	d10c      	bne.n	80027ec <__aeabi_dsub+0x4a8>
 80027d2:	2f00      	cmp	r7, #0
 80027d4:	d100      	bne.n	80027d8 <__aeabi_dsub+0x494>
 80027d6:	e0d0      	b.n	800297a <__aeabi_dsub+0x636>
 80027d8:	465c      	mov	r4, fp
 80027da:	4661      	mov	r1, ip
 80027dc:	4691      	mov	r9, r2
 80027de:	4d7b      	ldr	r5, [pc, #492]	; (80029cc <__aeabi_dsub+0x688>)
 80027e0:	e6cd      	b.n	800257e <__aeabi_dsub+0x23a>
 80027e2:	4f7a      	ldr	r7, [pc, #488]	; (80029cc <__aeabi_dsub+0x688>)
 80027e4:	42be      	cmp	r6, r7
 80027e6:	d01c      	beq.n	8002822 <__aeabi_dsub+0x4de>
 80027e8:	001e      	movs	r6, r3
 80027ea:	e665      	b.n	80024b8 <__aeabi_dsub+0x174>
 80027ec:	2f00      	cmp	r7, #0
 80027ee:	d018      	beq.n	8002822 <__aeabi_dsub+0x4de>
 80027f0:	08c0      	lsrs	r0, r0, #3
 80027f2:	074e      	lsls	r6, r1, #29
 80027f4:	4306      	orrs	r6, r0
 80027f6:	2080      	movs	r0, #128	; 0x80
 80027f8:	08c9      	lsrs	r1, r1, #3
 80027fa:	0300      	lsls	r0, r0, #12
 80027fc:	4201      	tst	r1, r0
 80027fe:	d008      	beq.n	8002812 <__aeabi_dsub+0x4ce>
 8002800:	4663      	mov	r3, ip
 8002802:	08dc      	lsrs	r4, r3, #3
 8002804:	4204      	tst	r4, r0
 8002806:	d104      	bne.n	8002812 <__aeabi_dsub+0x4ce>
 8002808:	0021      	movs	r1, r4
 800280a:	46da      	mov	sl, fp
 800280c:	08d2      	lsrs	r2, r2, #3
 800280e:	075e      	lsls	r6, r3, #29
 8002810:	4316      	orrs	r6, r2
 8002812:	00f3      	lsls	r3, r6, #3
 8002814:	4699      	mov	r9, r3
 8002816:	2401      	movs	r4, #1
 8002818:	4653      	mov	r3, sl
 800281a:	00c9      	lsls	r1, r1, #3
 800281c:	0f72      	lsrs	r2, r6, #29
 800281e:	4311      	orrs	r1, r2
 8002820:	401c      	ands	r4, r3
 8002822:	4d6a      	ldr	r5, [pc, #424]	; (80029cc <__aeabi_dsub+0x688>)
 8002824:	e6ab      	b.n	800257e <__aeabi_dsub+0x23a>
 8002826:	001d      	movs	r5, r3
 8002828:	2200      	movs	r2, #0
 800282a:	2700      	movs	r7, #0
 800282c:	e6b4      	b.n	8002598 <__aeabi_dsub+0x254>
 800282e:	2d00      	cmp	r5, #0
 8002830:	d159      	bne.n	80028e6 <__aeabi_dsub+0x5a2>
 8002832:	000b      	movs	r3, r1
 8002834:	4303      	orrs	r3, r0
 8002836:	d100      	bne.n	800283a <__aeabi_dsub+0x4f6>
 8002838:	e6d6      	b.n	80025e8 <__aeabi_dsub+0x2a4>
 800283a:	1c73      	adds	r3, r6, #1
 800283c:	d100      	bne.n	8002840 <__aeabi_dsub+0x4fc>
 800283e:	e0b2      	b.n	80029a6 <__aeabi_dsub+0x662>
 8002840:	4b62      	ldr	r3, [pc, #392]	; (80029cc <__aeabi_dsub+0x688>)
 8002842:	429f      	cmp	r7, r3
 8002844:	d01e      	beq.n	8002884 <__aeabi_dsub+0x540>
 8002846:	43f3      	mvns	r3, r6
 8002848:	2b38      	cmp	r3, #56	; 0x38
 800284a:	dc6f      	bgt.n	800292c <__aeabi_dsub+0x5e8>
 800284c:	2b1f      	cmp	r3, #31
 800284e:	dd00      	ble.n	8002852 <__aeabi_dsub+0x50e>
 8002850:	e097      	b.n	8002982 <__aeabi_dsub+0x63e>
 8002852:	2520      	movs	r5, #32
 8002854:	000e      	movs	r6, r1
 8002856:	1aed      	subs	r5, r5, r3
 8002858:	40ae      	lsls	r6, r5
 800285a:	46b0      	mov	r8, r6
 800285c:	0006      	movs	r6, r0
 800285e:	46aa      	mov	sl, r5
 8002860:	40de      	lsrs	r6, r3
 8002862:	4645      	mov	r5, r8
 8002864:	4335      	orrs	r5, r6
 8002866:	002e      	movs	r6, r5
 8002868:	4655      	mov	r5, sl
 800286a:	40a8      	lsls	r0, r5
 800286c:	40d9      	lsrs	r1, r3
 800286e:	1e45      	subs	r5, r0, #1
 8002870:	41a8      	sbcs	r0, r5
 8002872:	448c      	add	ip, r1
 8002874:	4306      	orrs	r6, r0
 8002876:	18b6      	adds	r6, r6, r2
 8002878:	4296      	cmp	r6, r2
 800287a:	4192      	sbcs	r2, r2
 800287c:	4251      	negs	r1, r2
 800287e:	4461      	add	r1, ip
 8002880:	003d      	movs	r5, r7
 8002882:	e625      	b.n	80024d0 <__aeabi_dsub+0x18c>
 8002884:	003d      	movs	r5, r7
 8002886:	4661      	mov	r1, ip
 8002888:	4691      	mov	r9, r2
 800288a:	e678      	b.n	800257e <__aeabi_dsub+0x23a>
 800288c:	000b      	movs	r3, r1
 800288e:	4303      	orrs	r3, r0
 8002890:	2d00      	cmp	r5, #0
 8002892:	d000      	beq.n	8002896 <__aeabi_dsub+0x552>
 8002894:	e655      	b.n	8002542 <__aeabi_dsub+0x1fe>
 8002896:	2b00      	cmp	r3, #0
 8002898:	d0f5      	beq.n	8002886 <__aeabi_dsub+0x542>
 800289a:	4663      	mov	r3, ip
 800289c:	4313      	orrs	r3, r2
 800289e:	d100      	bne.n	80028a2 <__aeabi_dsub+0x55e>
 80028a0:	e66d      	b.n	800257e <__aeabi_dsub+0x23a>
 80028a2:	1886      	adds	r6, r0, r2
 80028a4:	4286      	cmp	r6, r0
 80028a6:	4180      	sbcs	r0, r0
 80028a8:	4461      	add	r1, ip
 80028aa:	4240      	negs	r0, r0
 80028ac:	1809      	adds	r1, r1, r0
 80028ae:	2200      	movs	r2, #0
 80028b0:	020b      	lsls	r3, r1, #8
 80028b2:	d400      	bmi.n	80028b6 <__aeabi_dsub+0x572>
 80028b4:	e6d0      	b.n	8002658 <__aeabi_dsub+0x314>
 80028b6:	4b46      	ldr	r3, [pc, #280]	; (80029d0 <__aeabi_dsub+0x68c>)
 80028b8:	3501      	adds	r5, #1
 80028ba:	4019      	ands	r1, r3
 80028bc:	e5b2      	b.n	8002424 <__aeabi_dsub+0xe0>
 80028be:	46b1      	mov	r9, r6
 80028c0:	e65d      	b.n	800257e <__aeabi_dsub+0x23a>
 80028c2:	0033      	movs	r3, r6
 80028c4:	4667      	mov	r7, ip
 80028c6:	3b20      	subs	r3, #32
 80028c8:	40df      	lsrs	r7, r3
 80028ca:	003b      	movs	r3, r7
 80028cc:	2e20      	cmp	r6, #32
 80028ce:	d005      	beq.n	80028dc <__aeabi_dsub+0x598>
 80028d0:	2740      	movs	r7, #64	; 0x40
 80028d2:	1bbf      	subs	r7, r7, r6
 80028d4:	4666      	mov	r6, ip
 80028d6:	40be      	lsls	r6, r7
 80028d8:	4332      	orrs	r2, r6
 80028da:	4690      	mov	r8, r2
 80028dc:	4646      	mov	r6, r8
 80028de:	1e72      	subs	r2, r6, #1
 80028e0:	4196      	sbcs	r6, r2
 80028e2:	4333      	orrs	r3, r6
 80028e4:	e5ef      	b.n	80024c6 <__aeabi_dsub+0x182>
 80028e6:	4b39      	ldr	r3, [pc, #228]	; (80029cc <__aeabi_dsub+0x688>)
 80028e8:	429f      	cmp	r7, r3
 80028ea:	d0cb      	beq.n	8002884 <__aeabi_dsub+0x540>
 80028ec:	2580      	movs	r5, #128	; 0x80
 80028ee:	042d      	lsls	r5, r5, #16
 80028f0:	4273      	negs	r3, r6
 80028f2:	4329      	orrs	r1, r5
 80028f4:	e7a8      	b.n	8002848 <__aeabi_dsub+0x504>
 80028f6:	4308      	orrs	r0, r1
 80028f8:	1e41      	subs	r1, r0, #1
 80028fa:	4188      	sbcs	r0, r1
 80028fc:	e6a2      	b.n	8002644 <__aeabi_dsub+0x300>
 80028fe:	2f00      	cmp	r7, #0
 8002900:	d100      	bne.n	8002904 <__aeabi_dsub+0x5c0>
 8002902:	e63c      	b.n	800257e <__aeabi_dsub+0x23a>
 8002904:	4663      	mov	r3, ip
 8002906:	1a86      	subs	r6, r0, r2
 8002908:	1acf      	subs	r7, r1, r3
 800290a:	42b0      	cmp	r0, r6
 800290c:	419b      	sbcs	r3, r3
 800290e:	425b      	negs	r3, r3
 8002910:	1afb      	subs	r3, r7, r3
 8002912:	4698      	mov	r8, r3
 8002914:	021b      	lsls	r3, r3, #8
 8002916:	d54e      	bpl.n	80029b6 <__aeabi_dsub+0x672>
 8002918:	1a16      	subs	r6, r2, r0
 800291a:	4663      	mov	r3, ip
 800291c:	42b2      	cmp	r2, r6
 800291e:	4192      	sbcs	r2, r2
 8002920:	1a59      	subs	r1, r3, r1
 8002922:	4252      	negs	r2, r2
 8002924:	1a89      	subs	r1, r1, r2
 8002926:	465c      	mov	r4, fp
 8002928:	2200      	movs	r2, #0
 800292a:	e57b      	b.n	8002424 <__aeabi_dsub+0xe0>
 800292c:	4301      	orrs	r1, r0
 800292e:	000e      	movs	r6, r1
 8002930:	1e71      	subs	r1, r6, #1
 8002932:	418e      	sbcs	r6, r1
 8002934:	e79f      	b.n	8002876 <__aeabi_dsub+0x532>
 8002936:	001d      	movs	r5, r3
 8002938:	000e      	movs	r6, r1
 800293a:	3d20      	subs	r5, #32
 800293c:	40ee      	lsrs	r6, r5
 800293e:	46b0      	mov	r8, r6
 8002940:	2b20      	cmp	r3, #32
 8002942:	d004      	beq.n	800294e <__aeabi_dsub+0x60a>
 8002944:	2540      	movs	r5, #64	; 0x40
 8002946:	1aeb      	subs	r3, r5, r3
 8002948:	4099      	lsls	r1, r3
 800294a:	4308      	orrs	r0, r1
 800294c:	4681      	mov	r9, r0
 800294e:	4648      	mov	r0, r9
 8002950:	4643      	mov	r3, r8
 8002952:	1e41      	subs	r1, r0, #1
 8002954:	4188      	sbcs	r0, r1
 8002956:	4318      	orrs	r0, r3
 8002958:	e674      	b.n	8002644 <__aeabi_dsub+0x300>
 800295a:	2200      	movs	r2, #0
 800295c:	2400      	movs	r4, #0
 800295e:	e617      	b.n	8002590 <__aeabi_dsub+0x24c>
 8002960:	1a16      	subs	r6, r2, r0
 8002962:	4663      	mov	r3, ip
 8002964:	42b2      	cmp	r2, r6
 8002966:	4192      	sbcs	r2, r2
 8002968:	1a59      	subs	r1, r3, r1
 800296a:	4252      	negs	r2, r2
 800296c:	1a89      	subs	r1, r1, r2
 800296e:	003d      	movs	r5, r7
 8002970:	e525      	b.n	80023be <__aeabi_dsub+0x7a>
 8002972:	4661      	mov	r1, ip
 8002974:	4691      	mov	r9, r2
 8002976:	4d15      	ldr	r5, [pc, #84]	; (80029cc <__aeabi_dsub+0x688>)
 8002978:	e601      	b.n	800257e <__aeabi_dsub+0x23a>
 800297a:	2280      	movs	r2, #128	; 0x80
 800297c:	2400      	movs	r4, #0
 800297e:	0312      	lsls	r2, r2, #12
 8002980:	e679      	b.n	8002676 <__aeabi_dsub+0x332>
 8002982:	001d      	movs	r5, r3
 8002984:	000e      	movs	r6, r1
 8002986:	3d20      	subs	r5, #32
 8002988:	40ee      	lsrs	r6, r5
 800298a:	46b0      	mov	r8, r6
 800298c:	2b20      	cmp	r3, #32
 800298e:	d004      	beq.n	800299a <__aeabi_dsub+0x656>
 8002990:	2540      	movs	r5, #64	; 0x40
 8002992:	1aeb      	subs	r3, r5, r3
 8002994:	4099      	lsls	r1, r3
 8002996:	4308      	orrs	r0, r1
 8002998:	4681      	mov	r9, r0
 800299a:	464e      	mov	r6, r9
 800299c:	4643      	mov	r3, r8
 800299e:	1e71      	subs	r1, r6, #1
 80029a0:	418e      	sbcs	r6, r1
 80029a2:	431e      	orrs	r6, r3
 80029a4:	e767      	b.n	8002876 <__aeabi_dsub+0x532>
 80029a6:	1886      	adds	r6, r0, r2
 80029a8:	4296      	cmp	r6, r2
 80029aa:	419b      	sbcs	r3, r3
 80029ac:	4461      	add	r1, ip
 80029ae:	425b      	negs	r3, r3
 80029b0:	18c9      	adds	r1, r1, r3
 80029b2:	003d      	movs	r5, r7
 80029b4:	e58c      	b.n	80024d0 <__aeabi_dsub+0x18c>
 80029b6:	4647      	mov	r7, r8
 80029b8:	4337      	orrs	r7, r6
 80029ba:	d0ce      	beq.n	800295a <__aeabi_dsub+0x616>
 80029bc:	2207      	movs	r2, #7
 80029be:	4641      	mov	r1, r8
 80029c0:	4032      	ands	r2, r6
 80029c2:	e649      	b.n	8002658 <__aeabi_dsub+0x314>
 80029c4:	2700      	movs	r7, #0
 80029c6:	003a      	movs	r2, r7
 80029c8:	e5e6      	b.n	8002598 <__aeabi_dsub+0x254>
 80029ca:	46c0      	nop			; (mov r8, r8)
 80029cc:	000007ff 	.word	0x000007ff
 80029d0:	ff7fffff 	.word	0xff7fffff

080029d4 <__aeabi_dcmpun>:
 80029d4:	b570      	push	{r4, r5, r6, lr}
 80029d6:	4e0c      	ldr	r6, [pc, #48]	; (8002a08 <__aeabi_dcmpun+0x34>)
 80029d8:	030d      	lsls	r5, r1, #12
 80029da:	031c      	lsls	r4, r3, #12
 80029dc:	0049      	lsls	r1, r1, #1
 80029de:	005b      	lsls	r3, r3, #1
 80029e0:	0b2d      	lsrs	r5, r5, #12
 80029e2:	0d49      	lsrs	r1, r1, #21
 80029e4:	0b24      	lsrs	r4, r4, #12
 80029e6:	0d5b      	lsrs	r3, r3, #21
 80029e8:	42b1      	cmp	r1, r6
 80029ea:	d008      	beq.n	80029fe <__aeabi_dcmpun+0x2a>
 80029ec:	4906      	ldr	r1, [pc, #24]	; (8002a08 <__aeabi_dcmpun+0x34>)
 80029ee:	2000      	movs	r0, #0
 80029f0:	428b      	cmp	r3, r1
 80029f2:	d103      	bne.n	80029fc <__aeabi_dcmpun+0x28>
 80029f4:	4314      	orrs	r4, r2
 80029f6:	0020      	movs	r0, r4
 80029f8:	1e44      	subs	r4, r0, #1
 80029fa:	41a0      	sbcs	r0, r4
 80029fc:	bd70      	pop	{r4, r5, r6, pc}
 80029fe:	4305      	orrs	r5, r0
 8002a00:	2001      	movs	r0, #1
 8002a02:	2d00      	cmp	r5, #0
 8002a04:	d1fa      	bne.n	80029fc <__aeabi_dcmpun+0x28>
 8002a06:	e7f1      	b.n	80029ec <__aeabi_dcmpun+0x18>
 8002a08:	000007ff 	.word	0x000007ff

08002a0c <__aeabi_d2iz>:
 8002a0c:	b530      	push	{r4, r5, lr}
 8002a0e:	4d14      	ldr	r5, [pc, #80]	; (8002a60 <__aeabi_d2iz+0x54>)
 8002a10:	030a      	lsls	r2, r1, #12
 8002a12:	004b      	lsls	r3, r1, #1
 8002a14:	0b12      	lsrs	r2, r2, #12
 8002a16:	0d5b      	lsrs	r3, r3, #21
 8002a18:	0fc9      	lsrs	r1, r1, #31
 8002a1a:	2400      	movs	r4, #0
 8002a1c:	42ab      	cmp	r3, r5
 8002a1e:	dd11      	ble.n	8002a44 <__aeabi_d2iz+0x38>
 8002a20:	4c10      	ldr	r4, [pc, #64]	; (8002a64 <__aeabi_d2iz+0x58>)
 8002a22:	42a3      	cmp	r3, r4
 8002a24:	dc10      	bgt.n	8002a48 <__aeabi_d2iz+0x3c>
 8002a26:	2480      	movs	r4, #128	; 0x80
 8002a28:	0364      	lsls	r4, r4, #13
 8002a2a:	4322      	orrs	r2, r4
 8002a2c:	4c0e      	ldr	r4, [pc, #56]	; (8002a68 <__aeabi_d2iz+0x5c>)
 8002a2e:	1ae4      	subs	r4, r4, r3
 8002a30:	2c1f      	cmp	r4, #31
 8002a32:	dd0c      	ble.n	8002a4e <__aeabi_d2iz+0x42>
 8002a34:	480d      	ldr	r0, [pc, #52]	; (8002a6c <__aeabi_d2iz+0x60>)
 8002a36:	1ac3      	subs	r3, r0, r3
 8002a38:	40da      	lsrs	r2, r3
 8002a3a:	0013      	movs	r3, r2
 8002a3c:	425c      	negs	r4, r3
 8002a3e:	2900      	cmp	r1, #0
 8002a40:	d100      	bne.n	8002a44 <__aeabi_d2iz+0x38>
 8002a42:	001c      	movs	r4, r3
 8002a44:	0020      	movs	r0, r4
 8002a46:	bd30      	pop	{r4, r5, pc}
 8002a48:	4b09      	ldr	r3, [pc, #36]	; (8002a70 <__aeabi_d2iz+0x64>)
 8002a4a:	18cc      	adds	r4, r1, r3
 8002a4c:	e7fa      	b.n	8002a44 <__aeabi_d2iz+0x38>
 8002a4e:	4d09      	ldr	r5, [pc, #36]	; (8002a74 <__aeabi_d2iz+0x68>)
 8002a50:	40e0      	lsrs	r0, r4
 8002a52:	46ac      	mov	ip, r5
 8002a54:	4463      	add	r3, ip
 8002a56:	409a      	lsls	r2, r3
 8002a58:	0013      	movs	r3, r2
 8002a5a:	4303      	orrs	r3, r0
 8002a5c:	e7ee      	b.n	8002a3c <__aeabi_d2iz+0x30>
 8002a5e:	46c0      	nop			; (mov r8, r8)
 8002a60:	000003fe 	.word	0x000003fe
 8002a64:	0000041d 	.word	0x0000041d
 8002a68:	00000433 	.word	0x00000433
 8002a6c:	00000413 	.word	0x00000413
 8002a70:	7fffffff 	.word	0x7fffffff
 8002a74:	fffffbed 	.word	0xfffffbed

08002a78 <__aeabi_i2d>:
 8002a78:	b570      	push	{r4, r5, r6, lr}
 8002a7a:	2800      	cmp	r0, #0
 8002a7c:	d02d      	beq.n	8002ada <__aeabi_i2d+0x62>
 8002a7e:	17c3      	asrs	r3, r0, #31
 8002a80:	18c5      	adds	r5, r0, r3
 8002a82:	405d      	eors	r5, r3
 8002a84:	0fc4      	lsrs	r4, r0, #31
 8002a86:	0028      	movs	r0, r5
 8002a88:	f000 f938 	bl	8002cfc <__clzsi2>
 8002a8c:	4b15      	ldr	r3, [pc, #84]	; (8002ae4 <__aeabi_i2d+0x6c>)
 8002a8e:	1a1b      	subs	r3, r3, r0
 8002a90:	055b      	lsls	r3, r3, #21
 8002a92:	0d5b      	lsrs	r3, r3, #21
 8002a94:	280a      	cmp	r0, #10
 8002a96:	dd15      	ble.n	8002ac4 <__aeabi_i2d+0x4c>
 8002a98:	380b      	subs	r0, #11
 8002a9a:	4085      	lsls	r5, r0
 8002a9c:	2200      	movs	r2, #0
 8002a9e:	032d      	lsls	r5, r5, #12
 8002aa0:	0b2d      	lsrs	r5, r5, #12
 8002aa2:	2100      	movs	r1, #0
 8002aa4:	0010      	movs	r0, r2
 8002aa6:	032d      	lsls	r5, r5, #12
 8002aa8:	0d0a      	lsrs	r2, r1, #20
 8002aaa:	0b2d      	lsrs	r5, r5, #12
 8002aac:	0512      	lsls	r2, r2, #20
 8002aae:	432a      	orrs	r2, r5
 8002ab0:	4d0d      	ldr	r5, [pc, #52]	; (8002ae8 <__aeabi_i2d+0x70>)
 8002ab2:	051b      	lsls	r3, r3, #20
 8002ab4:	402a      	ands	r2, r5
 8002ab6:	4313      	orrs	r3, r2
 8002ab8:	005b      	lsls	r3, r3, #1
 8002aba:	07e4      	lsls	r4, r4, #31
 8002abc:	085b      	lsrs	r3, r3, #1
 8002abe:	4323      	orrs	r3, r4
 8002ac0:	0019      	movs	r1, r3
 8002ac2:	bd70      	pop	{r4, r5, r6, pc}
 8002ac4:	0002      	movs	r2, r0
 8002ac6:	0029      	movs	r1, r5
 8002ac8:	3215      	adds	r2, #21
 8002aca:	4091      	lsls	r1, r2
 8002acc:	000a      	movs	r2, r1
 8002ace:	210b      	movs	r1, #11
 8002ad0:	1a08      	subs	r0, r1, r0
 8002ad2:	40c5      	lsrs	r5, r0
 8002ad4:	032d      	lsls	r5, r5, #12
 8002ad6:	0b2d      	lsrs	r5, r5, #12
 8002ad8:	e7e3      	b.n	8002aa2 <__aeabi_i2d+0x2a>
 8002ada:	2400      	movs	r4, #0
 8002adc:	2300      	movs	r3, #0
 8002ade:	2500      	movs	r5, #0
 8002ae0:	2200      	movs	r2, #0
 8002ae2:	e7de      	b.n	8002aa2 <__aeabi_i2d+0x2a>
 8002ae4:	0000041e 	.word	0x0000041e
 8002ae8:	800fffff 	.word	0x800fffff

08002aec <__aeabi_ui2d>:
 8002aec:	b510      	push	{r4, lr}
 8002aee:	1e04      	subs	r4, r0, #0
 8002af0:	d025      	beq.n	8002b3e <__aeabi_ui2d+0x52>
 8002af2:	f000 f903 	bl	8002cfc <__clzsi2>
 8002af6:	4b14      	ldr	r3, [pc, #80]	; (8002b48 <__aeabi_ui2d+0x5c>)
 8002af8:	1a1b      	subs	r3, r3, r0
 8002afa:	055b      	lsls	r3, r3, #21
 8002afc:	0d5b      	lsrs	r3, r3, #21
 8002afe:	280a      	cmp	r0, #10
 8002b00:	dd12      	ble.n	8002b28 <__aeabi_ui2d+0x3c>
 8002b02:	380b      	subs	r0, #11
 8002b04:	4084      	lsls	r4, r0
 8002b06:	2200      	movs	r2, #0
 8002b08:	0324      	lsls	r4, r4, #12
 8002b0a:	0b24      	lsrs	r4, r4, #12
 8002b0c:	2100      	movs	r1, #0
 8002b0e:	0010      	movs	r0, r2
 8002b10:	0324      	lsls	r4, r4, #12
 8002b12:	0d0a      	lsrs	r2, r1, #20
 8002b14:	0b24      	lsrs	r4, r4, #12
 8002b16:	0512      	lsls	r2, r2, #20
 8002b18:	4322      	orrs	r2, r4
 8002b1a:	4c0c      	ldr	r4, [pc, #48]	; (8002b4c <__aeabi_ui2d+0x60>)
 8002b1c:	051b      	lsls	r3, r3, #20
 8002b1e:	4022      	ands	r2, r4
 8002b20:	4313      	orrs	r3, r2
 8002b22:	005b      	lsls	r3, r3, #1
 8002b24:	0859      	lsrs	r1, r3, #1
 8002b26:	bd10      	pop	{r4, pc}
 8002b28:	0002      	movs	r2, r0
 8002b2a:	0021      	movs	r1, r4
 8002b2c:	3215      	adds	r2, #21
 8002b2e:	4091      	lsls	r1, r2
 8002b30:	000a      	movs	r2, r1
 8002b32:	210b      	movs	r1, #11
 8002b34:	1a08      	subs	r0, r1, r0
 8002b36:	40c4      	lsrs	r4, r0
 8002b38:	0324      	lsls	r4, r4, #12
 8002b3a:	0b24      	lsrs	r4, r4, #12
 8002b3c:	e7e6      	b.n	8002b0c <__aeabi_ui2d+0x20>
 8002b3e:	2300      	movs	r3, #0
 8002b40:	2400      	movs	r4, #0
 8002b42:	2200      	movs	r2, #0
 8002b44:	e7e2      	b.n	8002b0c <__aeabi_ui2d+0x20>
 8002b46:	46c0      	nop			; (mov r8, r8)
 8002b48:	0000041e 	.word	0x0000041e
 8002b4c:	800fffff 	.word	0x800fffff

08002b50 <__aeabi_f2d>:
 8002b50:	0041      	lsls	r1, r0, #1
 8002b52:	0e09      	lsrs	r1, r1, #24
 8002b54:	1c4b      	adds	r3, r1, #1
 8002b56:	b570      	push	{r4, r5, r6, lr}
 8002b58:	b2db      	uxtb	r3, r3
 8002b5a:	0246      	lsls	r6, r0, #9
 8002b5c:	0a75      	lsrs	r5, r6, #9
 8002b5e:	0fc4      	lsrs	r4, r0, #31
 8002b60:	2b01      	cmp	r3, #1
 8002b62:	dd14      	ble.n	8002b8e <__aeabi_f2d+0x3e>
 8002b64:	23e0      	movs	r3, #224	; 0xe0
 8002b66:	009b      	lsls	r3, r3, #2
 8002b68:	076d      	lsls	r5, r5, #29
 8002b6a:	0b36      	lsrs	r6, r6, #12
 8002b6c:	18cb      	adds	r3, r1, r3
 8002b6e:	2100      	movs	r1, #0
 8002b70:	0d0a      	lsrs	r2, r1, #20
 8002b72:	0028      	movs	r0, r5
 8002b74:	0512      	lsls	r2, r2, #20
 8002b76:	4d1c      	ldr	r5, [pc, #112]	; (8002be8 <__aeabi_f2d+0x98>)
 8002b78:	4332      	orrs	r2, r6
 8002b7a:	055b      	lsls	r3, r3, #21
 8002b7c:	402a      	ands	r2, r5
 8002b7e:	085b      	lsrs	r3, r3, #1
 8002b80:	4313      	orrs	r3, r2
 8002b82:	005b      	lsls	r3, r3, #1
 8002b84:	07e4      	lsls	r4, r4, #31
 8002b86:	085b      	lsrs	r3, r3, #1
 8002b88:	4323      	orrs	r3, r4
 8002b8a:	0019      	movs	r1, r3
 8002b8c:	bd70      	pop	{r4, r5, r6, pc}
 8002b8e:	2900      	cmp	r1, #0
 8002b90:	d114      	bne.n	8002bbc <__aeabi_f2d+0x6c>
 8002b92:	2d00      	cmp	r5, #0
 8002b94:	d01e      	beq.n	8002bd4 <__aeabi_f2d+0x84>
 8002b96:	0028      	movs	r0, r5
 8002b98:	f000 f8b0 	bl	8002cfc <__clzsi2>
 8002b9c:	280a      	cmp	r0, #10
 8002b9e:	dc1c      	bgt.n	8002bda <__aeabi_f2d+0x8a>
 8002ba0:	230b      	movs	r3, #11
 8002ba2:	002a      	movs	r2, r5
 8002ba4:	1a1b      	subs	r3, r3, r0
 8002ba6:	40da      	lsrs	r2, r3
 8002ba8:	0003      	movs	r3, r0
 8002baa:	3315      	adds	r3, #21
 8002bac:	409d      	lsls	r5, r3
 8002bae:	4b0f      	ldr	r3, [pc, #60]	; (8002bec <__aeabi_f2d+0x9c>)
 8002bb0:	0312      	lsls	r2, r2, #12
 8002bb2:	1a1b      	subs	r3, r3, r0
 8002bb4:	055b      	lsls	r3, r3, #21
 8002bb6:	0b16      	lsrs	r6, r2, #12
 8002bb8:	0d5b      	lsrs	r3, r3, #21
 8002bba:	e7d8      	b.n	8002b6e <__aeabi_f2d+0x1e>
 8002bbc:	2d00      	cmp	r5, #0
 8002bbe:	d006      	beq.n	8002bce <__aeabi_f2d+0x7e>
 8002bc0:	0b32      	lsrs	r2, r6, #12
 8002bc2:	2680      	movs	r6, #128	; 0x80
 8002bc4:	0336      	lsls	r6, r6, #12
 8002bc6:	076d      	lsls	r5, r5, #29
 8002bc8:	4316      	orrs	r6, r2
 8002bca:	4b09      	ldr	r3, [pc, #36]	; (8002bf0 <__aeabi_f2d+0xa0>)
 8002bcc:	e7cf      	b.n	8002b6e <__aeabi_f2d+0x1e>
 8002bce:	4b08      	ldr	r3, [pc, #32]	; (8002bf0 <__aeabi_f2d+0xa0>)
 8002bd0:	2600      	movs	r6, #0
 8002bd2:	e7cc      	b.n	8002b6e <__aeabi_f2d+0x1e>
 8002bd4:	2300      	movs	r3, #0
 8002bd6:	2600      	movs	r6, #0
 8002bd8:	e7c9      	b.n	8002b6e <__aeabi_f2d+0x1e>
 8002bda:	0003      	movs	r3, r0
 8002bdc:	002a      	movs	r2, r5
 8002bde:	3b0b      	subs	r3, #11
 8002be0:	409a      	lsls	r2, r3
 8002be2:	2500      	movs	r5, #0
 8002be4:	e7e3      	b.n	8002bae <__aeabi_f2d+0x5e>
 8002be6:	46c0      	nop			; (mov r8, r8)
 8002be8:	800fffff 	.word	0x800fffff
 8002bec:	00000389 	.word	0x00000389
 8002bf0:	000007ff 	.word	0x000007ff

08002bf4 <__aeabi_d2f>:
 8002bf4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002bf6:	004c      	lsls	r4, r1, #1
 8002bf8:	0d64      	lsrs	r4, r4, #21
 8002bfa:	030b      	lsls	r3, r1, #12
 8002bfc:	1c62      	adds	r2, r4, #1
 8002bfe:	0a5b      	lsrs	r3, r3, #9
 8002c00:	0f46      	lsrs	r6, r0, #29
 8002c02:	0552      	lsls	r2, r2, #21
 8002c04:	0fc9      	lsrs	r1, r1, #31
 8002c06:	431e      	orrs	r6, r3
 8002c08:	00c5      	lsls	r5, r0, #3
 8002c0a:	0d52      	lsrs	r2, r2, #21
 8002c0c:	2a01      	cmp	r2, #1
 8002c0e:	dd29      	ble.n	8002c64 <__aeabi_d2f+0x70>
 8002c10:	4b37      	ldr	r3, [pc, #220]	; (8002cf0 <__aeabi_d2f+0xfc>)
 8002c12:	18e7      	adds	r7, r4, r3
 8002c14:	2ffe      	cmp	r7, #254	; 0xfe
 8002c16:	dc1c      	bgt.n	8002c52 <__aeabi_d2f+0x5e>
 8002c18:	2f00      	cmp	r7, #0
 8002c1a:	dd3b      	ble.n	8002c94 <__aeabi_d2f+0xa0>
 8002c1c:	0180      	lsls	r0, r0, #6
 8002c1e:	1e43      	subs	r3, r0, #1
 8002c20:	4198      	sbcs	r0, r3
 8002c22:	2207      	movs	r2, #7
 8002c24:	00f3      	lsls	r3, r6, #3
 8002c26:	0f6d      	lsrs	r5, r5, #29
 8002c28:	4303      	orrs	r3, r0
 8002c2a:	432b      	orrs	r3, r5
 8002c2c:	401a      	ands	r2, r3
 8002c2e:	2a00      	cmp	r2, #0
 8002c30:	d004      	beq.n	8002c3c <__aeabi_d2f+0x48>
 8002c32:	220f      	movs	r2, #15
 8002c34:	401a      	ands	r2, r3
 8002c36:	2a04      	cmp	r2, #4
 8002c38:	d000      	beq.n	8002c3c <__aeabi_d2f+0x48>
 8002c3a:	3304      	adds	r3, #4
 8002c3c:	2280      	movs	r2, #128	; 0x80
 8002c3e:	04d2      	lsls	r2, r2, #19
 8002c40:	401a      	ands	r2, r3
 8002c42:	d024      	beq.n	8002c8e <__aeabi_d2f+0x9a>
 8002c44:	3701      	adds	r7, #1
 8002c46:	b2fa      	uxtb	r2, r7
 8002c48:	2fff      	cmp	r7, #255	; 0xff
 8002c4a:	d002      	beq.n	8002c52 <__aeabi_d2f+0x5e>
 8002c4c:	019b      	lsls	r3, r3, #6
 8002c4e:	0a58      	lsrs	r0, r3, #9
 8002c50:	e001      	b.n	8002c56 <__aeabi_d2f+0x62>
 8002c52:	22ff      	movs	r2, #255	; 0xff
 8002c54:	2000      	movs	r0, #0
 8002c56:	0240      	lsls	r0, r0, #9
 8002c58:	05d2      	lsls	r2, r2, #23
 8002c5a:	0a40      	lsrs	r0, r0, #9
 8002c5c:	07c9      	lsls	r1, r1, #31
 8002c5e:	4310      	orrs	r0, r2
 8002c60:	4308      	orrs	r0, r1
 8002c62:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002c64:	4335      	orrs	r5, r6
 8002c66:	2c00      	cmp	r4, #0
 8002c68:	d104      	bne.n	8002c74 <__aeabi_d2f+0x80>
 8002c6a:	2d00      	cmp	r5, #0
 8002c6c:	d10a      	bne.n	8002c84 <__aeabi_d2f+0x90>
 8002c6e:	2200      	movs	r2, #0
 8002c70:	2000      	movs	r0, #0
 8002c72:	e7f0      	b.n	8002c56 <__aeabi_d2f+0x62>
 8002c74:	2d00      	cmp	r5, #0
 8002c76:	d0ec      	beq.n	8002c52 <__aeabi_d2f+0x5e>
 8002c78:	2080      	movs	r0, #128	; 0x80
 8002c7a:	03c0      	lsls	r0, r0, #15
 8002c7c:	4330      	orrs	r0, r6
 8002c7e:	22ff      	movs	r2, #255	; 0xff
 8002c80:	e7e9      	b.n	8002c56 <__aeabi_d2f+0x62>
 8002c82:	2400      	movs	r4, #0
 8002c84:	2300      	movs	r3, #0
 8002c86:	025b      	lsls	r3, r3, #9
 8002c88:	0a58      	lsrs	r0, r3, #9
 8002c8a:	b2e2      	uxtb	r2, r4
 8002c8c:	e7e3      	b.n	8002c56 <__aeabi_d2f+0x62>
 8002c8e:	08db      	lsrs	r3, r3, #3
 8002c90:	003c      	movs	r4, r7
 8002c92:	e7f8      	b.n	8002c86 <__aeabi_d2f+0x92>
 8002c94:	003b      	movs	r3, r7
 8002c96:	3317      	adds	r3, #23
 8002c98:	dbf3      	blt.n	8002c82 <__aeabi_d2f+0x8e>
 8002c9a:	2380      	movs	r3, #128	; 0x80
 8002c9c:	041b      	lsls	r3, r3, #16
 8002c9e:	4333      	orrs	r3, r6
 8002ca0:	261e      	movs	r6, #30
 8002ca2:	1bf6      	subs	r6, r6, r7
 8002ca4:	2e1f      	cmp	r6, #31
 8002ca6:	dd14      	ble.n	8002cd2 <__aeabi_d2f+0xde>
 8002ca8:	2202      	movs	r2, #2
 8002caa:	4252      	negs	r2, r2
 8002cac:	1bd7      	subs	r7, r2, r7
 8002cae:	001a      	movs	r2, r3
 8002cb0:	40fa      	lsrs	r2, r7
 8002cb2:	0017      	movs	r7, r2
 8002cb4:	2e20      	cmp	r6, #32
 8002cb6:	d004      	beq.n	8002cc2 <__aeabi_d2f+0xce>
 8002cb8:	4a0e      	ldr	r2, [pc, #56]	; (8002cf4 <__aeabi_d2f+0x100>)
 8002cba:	4694      	mov	ip, r2
 8002cbc:	4464      	add	r4, ip
 8002cbe:	40a3      	lsls	r3, r4
 8002cc0:	431d      	orrs	r5, r3
 8002cc2:	002b      	movs	r3, r5
 8002cc4:	1e5d      	subs	r5, r3, #1
 8002cc6:	41ab      	sbcs	r3, r5
 8002cc8:	2207      	movs	r2, #7
 8002cca:	433b      	orrs	r3, r7
 8002ccc:	401a      	ands	r2, r3
 8002cce:	2700      	movs	r7, #0
 8002cd0:	e7ad      	b.n	8002c2e <__aeabi_d2f+0x3a>
 8002cd2:	4a09      	ldr	r2, [pc, #36]	; (8002cf8 <__aeabi_d2f+0x104>)
 8002cd4:	0028      	movs	r0, r5
 8002cd6:	18a2      	adds	r2, r4, r2
 8002cd8:	4095      	lsls	r5, r2
 8002cda:	4093      	lsls	r3, r2
 8002cdc:	1e6c      	subs	r4, r5, #1
 8002cde:	41a5      	sbcs	r5, r4
 8002ce0:	40f0      	lsrs	r0, r6
 8002ce2:	2207      	movs	r2, #7
 8002ce4:	432b      	orrs	r3, r5
 8002ce6:	4303      	orrs	r3, r0
 8002ce8:	401a      	ands	r2, r3
 8002cea:	2700      	movs	r7, #0
 8002cec:	e79f      	b.n	8002c2e <__aeabi_d2f+0x3a>
 8002cee:	46c0      	nop			; (mov r8, r8)
 8002cf0:	fffffc80 	.word	0xfffffc80
 8002cf4:	fffffca2 	.word	0xfffffca2
 8002cf8:	fffffc82 	.word	0xfffffc82

08002cfc <__clzsi2>:
 8002cfc:	211c      	movs	r1, #28
 8002cfe:	2301      	movs	r3, #1
 8002d00:	041b      	lsls	r3, r3, #16
 8002d02:	4298      	cmp	r0, r3
 8002d04:	d301      	bcc.n	8002d0a <__clzsi2+0xe>
 8002d06:	0c00      	lsrs	r0, r0, #16
 8002d08:	3910      	subs	r1, #16
 8002d0a:	0a1b      	lsrs	r3, r3, #8
 8002d0c:	4298      	cmp	r0, r3
 8002d0e:	d301      	bcc.n	8002d14 <__clzsi2+0x18>
 8002d10:	0a00      	lsrs	r0, r0, #8
 8002d12:	3908      	subs	r1, #8
 8002d14:	091b      	lsrs	r3, r3, #4
 8002d16:	4298      	cmp	r0, r3
 8002d18:	d301      	bcc.n	8002d1e <__clzsi2+0x22>
 8002d1a:	0900      	lsrs	r0, r0, #4
 8002d1c:	3904      	subs	r1, #4
 8002d1e:	a202      	add	r2, pc, #8	; (adr r2, 8002d28 <__clzsi2+0x2c>)
 8002d20:	5c10      	ldrb	r0, [r2, r0]
 8002d22:	1840      	adds	r0, r0, r1
 8002d24:	4770      	bx	lr
 8002d26:	46c0      	nop			; (mov r8, r8)
 8002d28:	02020304 	.word	0x02020304
 8002d2c:	01010101 	.word	0x01010101
	...

08002d38 <__clzdi2>:
 8002d38:	b510      	push	{r4, lr}
 8002d3a:	2900      	cmp	r1, #0
 8002d3c:	d103      	bne.n	8002d46 <__clzdi2+0xe>
 8002d3e:	f7ff ffdd 	bl	8002cfc <__clzsi2>
 8002d42:	3020      	adds	r0, #32
 8002d44:	e002      	b.n	8002d4c <__clzdi2+0x14>
 8002d46:	1c08      	adds	r0, r1, #0
 8002d48:	f7ff ffd8 	bl	8002cfc <__clzsi2>
 8002d4c:	bd10      	pop	{r4, pc}
 8002d4e:	46c0      	nop			; (mov r8, r8)

08002d50 <max31856_select>:
/*============================================================================*/
/* Implementation of functions                                                */
/*============================================================================*/

void max31856_select(tMAX31856 *tc)
{
 8002d50:	b580      	push	{r7, lr}
 8002d52:	b082      	sub	sp, #8
 8002d54:	af00      	add	r7, sp, #0
 8002d56:	6078      	str	r0, [r7, #4]
	tc->CS_Port->BRR = tc->CS_Pin;
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	687a      	ldr	r2, [r7, #4]
 8002d5e:	6852      	ldr	r2, [r2, #4]
 8002d60:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002d62:	46c0      	nop			; (mov r8, r8)
 8002d64:	46bd      	mov	sp, r7
 8002d66:	b002      	add	sp, #8
 8002d68:	bd80      	pop	{r7, pc}

08002d6a <max31856_deselect>:

/*****************************************************************************/
void max31856_deselect(tMAX31856 *tc)
{
 8002d6a:	b580      	push	{r7, lr}
 8002d6c:	b082      	sub	sp, #8
 8002d6e:	af00      	add	r7, sp, #0
 8002d70:	6078      	str	r0, [r7, #4]
	tc->CS_Port->BSRR = tc->CS_Pin;
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	687a      	ldr	r2, [r7, #4]
 8002d78:	6852      	ldr	r2, [r2, #4]
 8002d7a:	619a      	str	r2, [r3, #24]
}
 8002d7c:	46c0      	nop			; (mov r8, r8)
 8002d7e:	46bd      	mov	sp, r7
 8002d80:	b002      	add	sp, #8
 8002d82:	bd80      	pop	{r7, pc}

08002d84 <max31856_wr_reg>:
 * @param reg		register address offset
 * @param value		value to be written
 * @param length	length of transmitted data
 */
void max31856_wr_reg(tMAX31856 *ch, uint8_t reg, uint8_t *value, uint8_t length)
{
 8002d84:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002d86:	b08b      	sub	sp, #44	; 0x2c
 8002d88:	af00      	add	r7, sp, #0
 8002d8a:	60f8      	str	r0, [r7, #12]
 8002d8c:	0008      	movs	r0, r1
 8002d8e:	607a      	str	r2, [r7, #4]
 8002d90:	0019      	movs	r1, r3
 8002d92:	250b      	movs	r5, #11
 8002d94:	197b      	adds	r3, r7, r5
 8002d96:	1c02      	adds	r2, r0, #0
 8002d98:	701a      	strb	r2, [r3, #0]
 8002d9a:	240a      	movs	r4, #10
 8002d9c:	193b      	adds	r3, r7, r4
 8002d9e:	1c0a      	adds	r2, r1, #0
 8002da0:	701a      	strb	r2, [r3, #0]
	uint8_t txData;
	uint8_t buffer[16];

	memcpy(buffer,value,length);
 8002da2:	193b      	adds	r3, r7, r4
 8002da4:	781a      	ldrb	r2, [r3, #0]
 8002da6:	6879      	ldr	r1, [r7, #4]
 8002da8:	2614      	movs	r6, #20
 8002daa:	19bb      	adds	r3, r7, r6
 8002dac:	0018      	movs	r0, r3
 8002dae:	f007 f916 	bl	8009fde <memcpy>

	txData = reg + MAX31856_WR_REG;
 8002db2:	197b      	adds	r3, r7, r5
 8002db4:	781b      	ldrb	r3, [r3, #0]
 8002db6:	3b80      	subs	r3, #128	; 0x80
 8002db8:	b2da      	uxtb	r2, r3
 8002dba:	2527      	movs	r5, #39	; 0x27
 8002dbc:	197b      	adds	r3, r7, r5
 8002dbe:	701a      	strb	r2, [r3, #0]

	max31856_select(ch);
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	0018      	movs	r0, r3
 8002dc4:	f7ff ffc4 	bl	8002d50 <max31856_select>
	HAL_SPI_Transmit(&hspi2,&txData,1,1000);
 8002dc8:	23fa      	movs	r3, #250	; 0xfa
 8002dca:	009b      	lsls	r3, r3, #2
 8002dcc:	1979      	adds	r1, r7, r5
 8002dce:	480a      	ldr	r0, [pc, #40]	; (8002df8 <max31856_wr_reg+0x74>)
 8002dd0:	2201      	movs	r2, #1
 8002dd2:	f004 fb31 	bl	8007438 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi2,buffer,length,1000);
 8002dd6:	193b      	adds	r3, r7, r4
 8002dd8:	781b      	ldrb	r3, [r3, #0]
 8002dda:	b29a      	uxth	r2, r3
 8002ddc:	23fa      	movs	r3, #250	; 0xfa
 8002dde:	009b      	lsls	r3, r3, #2
 8002de0:	19b9      	adds	r1, r7, r6
 8002de2:	4805      	ldr	r0, [pc, #20]	; (8002df8 <max31856_wr_reg+0x74>)
 8002de4:	f004 fb28 	bl	8007438 <HAL_SPI_Transmit>
	max31856_deselect(ch);
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	0018      	movs	r0, r3
 8002dec:	f7ff ffbd 	bl	8002d6a <max31856_deselect>
}
 8002df0:	46c0      	nop			; (mov r8, r8)
 8002df2:	46bd      	mov	sp, r7
 8002df4:	b00b      	add	sp, #44	; 0x2c
 8002df6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002df8:	20000d20 	.word	0x20000d20

08002dfc <max31856_rd_reg>:
 * @param reg		register address offset
 * @param value		pointer tot value to be read
 * @param length	length of received data
 */
void max31856_rd_reg(tMAX31856 *ch, uint8_t reg, uint8_t *value, uint8_t length)
{
 8002dfc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002dfe:	b08f      	sub	sp, #60	; 0x3c
 8002e00:	af00      	add	r7, sp, #0
 8002e02:	60f8      	str	r0, [r7, #12]
 8002e04:	0008      	movs	r0, r1
 8002e06:	607a      	str	r2, [r7, #4]
 8002e08:	0019      	movs	r1, r3
 8002e0a:	230b      	movs	r3, #11
 8002e0c:	18fb      	adds	r3, r7, r3
 8002e0e:	1c02      	adds	r2, r0, #0
 8002e10:	701a      	strb	r2, [r3, #0]
 8002e12:	240a      	movs	r4, #10
 8002e14:	193b      	adds	r3, r7, r4
 8002e16:	1c0a      	adds	r2, r1, #0
 8002e18:	701a      	strb	r2, [r3, #0]
	uint8_t txData[16];
	uint8_t rxData[17];


	memset(rxData,0,16);
 8002e1a:	2514      	movs	r5, #20
 8002e1c:	197b      	adds	r3, r7, r5
 8002e1e:	2210      	movs	r2, #16
 8002e20:	2100      	movs	r1, #0
 8002e22:	0018      	movs	r0, r3
 8002e24:	f007 f8e4 	bl	8009ff0 <memset>
	memset(txData,0,16);
 8002e28:	2628      	movs	r6, #40	; 0x28
 8002e2a:	19bb      	adds	r3, r7, r6
 8002e2c:	2210      	movs	r2, #16
 8002e2e:	2100      	movs	r1, #0
 8002e30:	0018      	movs	r0, r3
 8002e32:	f007 f8dd 	bl	8009ff0 <memset>

	txData[0] = reg;
 8002e36:	19bb      	adds	r3, r7, r6
 8002e38:	220b      	movs	r2, #11
 8002e3a:	18ba      	adds	r2, r7, r2
 8002e3c:	7812      	ldrb	r2, [r2, #0]
 8002e3e:	701a      	strb	r2, [r3, #0]

	max31856_select(ch);
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	0018      	movs	r0, r3
 8002e44:	f7ff ff84 	bl	8002d50 <max31856_select>
	//HAL_SPI_TransmitReceive(&hspi2,txData,rxData,length+1,1000);
	HAL_SPI_Transmit(&hspi2,txData,1,1000);
 8002e48:	23fa      	movs	r3, #250	; 0xfa
 8002e4a:	009b      	lsls	r3, r3, #2
 8002e4c:	19b9      	adds	r1, r7, r6
 8002e4e:	480e      	ldr	r0, [pc, #56]	; (8002e88 <max31856_rd_reg+0x8c>)
 8002e50:	2201      	movs	r2, #1
 8002e52:	f004 faf1 	bl	8007438 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi2,rxData,length,1000);
 8002e56:	193b      	adds	r3, r7, r4
 8002e58:	781b      	ldrb	r3, [r3, #0]
 8002e5a:	b29a      	uxth	r2, r3
 8002e5c:	23fa      	movs	r3, #250	; 0xfa
 8002e5e:	009b      	lsls	r3, r3, #2
 8002e60:	1979      	adds	r1, r7, r5
 8002e62:	4809      	ldr	r0, [pc, #36]	; (8002e88 <max31856_rd_reg+0x8c>)
 8002e64:	f004 fc3e 	bl	80076e4 <HAL_SPI_Receive>
	max31856_deselect(ch);
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	0018      	movs	r0, r3
 8002e6c:	f7ff ff7d 	bl	8002d6a <max31856_deselect>

	memcpy(value,rxData,length);
 8002e70:	193b      	adds	r3, r7, r4
 8002e72:	781a      	ldrb	r2, [r3, #0]
 8002e74:	1979      	adds	r1, r7, r5
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	0018      	movs	r0, r3
 8002e7a:	f007 f8b0 	bl	8009fde <memcpy>
}
 8002e7e:	46c0      	nop			; (mov r8, r8)
 8002e80:	46bd      	mov	sp, r7
 8002e82:	b00f      	add	sp, #60	; 0x3c
 8002e84:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002e86:	46c0      	nop			; (mov r8, r8)
 8002e88:	20000d20 	.word	0x20000d20

08002e8c <max31856_read_raw_buffered>:
	max31856_rd_reg(&tc[ch],MAX31856_LTCBH,raw,4);
}

/*****************************************************************************/
void max31856_read_raw_buffered(uint32_t ch,uint8_t *raw)
{
 8002e8c:	b580      	push	{r7, lr}
 8002e8e:	b082      	sub	sp, #8
 8002e90:	af00      	add	r7, sp, #0
 8002e92:	6078      	str	r0, [r7, #4]
 8002e94:	6039      	str	r1, [r7, #0]
	memcpy(raw,&gMAX31856_buffer[ch*MAX31856_READ_SIZE],MAX31856_READ_SIZE);
 8002e96:	687a      	ldr	r2, [r7, #4]
 8002e98:	0013      	movs	r3, r2
 8002e9a:	005b      	lsls	r3, r3, #1
 8002e9c:	189b      	adds	r3, r3, r2
 8002e9e:	005b      	lsls	r3, r3, #1
 8002ea0:	001a      	movs	r2, r3
 8002ea2:	4b05      	ldr	r3, [pc, #20]	; (8002eb8 <max31856_read_raw_buffered+0x2c>)
 8002ea4:	18d1      	adds	r1, r2, r3
 8002ea6:	683b      	ldr	r3, [r7, #0]
 8002ea8:	2206      	movs	r2, #6
 8002eaa:	0018      	movs	r0, r3
 8002eac:	f007 f897 	bl	8009fde <memcpy>
}
 8002eb0:	46c0      	nop			; (mov r8, r8)
 8002eb2:	46bd      	mov	sp, r7
 8002eb4:	b002      	add	sp, #8
 8002eb6:	bd80      	pop	{r7, pc}
 8002eb8:	200007a8 	.word	0x200007a8

08002ebc <sampleExtCj>:
 * @brief Read sample data from external cold junction STS31 thermal sensor
 * @param ch	Channel number
 * @param mux_ch	mux_ch or not
 */
void sampleExtCj(int ch, int mux_ch)
{
 8002ebc:	b5b0      	push	{r4, r5, r7, lr}
 8002ebe:	b084      	sub	sp, #16
 8002ec0:	af00      	add	r7, sp, #0
 8002ec2:	6078      	str	r0, [r7, #4]
 8002ec4:	6039      	str	r1, [r7, #0]
	static uint32_t extcjCounter=0;

	float extTemp;
	if (extcjCounter == 0)
 8002ec6:	4b4a      	ldr	r3, [pc, #296]	; (8002ff0 <sampleExtCj+0x134>)
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d000      	beq.n	8002ed0 <sampleExtCj+0x14>
 8002ece:	e07e      	b.n	8002fce <sampleExtCj+0x112>
	{

		if (EXTCJ_ReadTemperature(&extTemp) == 0)
 8002ed0:	2308      	movs	r3, #8
 8002ed2:	18fb      	adds	r3, r7, r3
 8002ed4:	0018      	movs	r0, r3
 8002ed6:	f001 fad3 	bl	8004480 <EXTCJ_ReadTemperature>
 8002eda:	1e03      	subs	r3, r0, #0
 8002edc:	d171      	bne.n	8002fc2 <sampleExtCj+0x106>
		{
			if (fabs(extTempf[ch] - extTemp) > 0.3)
 8002ede:	4b45      	ldr	r3, [pc, #276]	; (8002ff4 <sampleExtCj+0x138>)
 8002ee0:	687a      	ldr	r2, [r7, #4]
 8002ee2:	0092      	lsls	r2, r2, #2
 8002ee4:	58d3      	ldr	r3, [r2, r3]
 8002ee6:	68ba      	ldr	r2, [r7, #8]
 8002ee8:	1c11      	adds	r1, r2, #0
 8002eea:	1c18      	adds	r0, r3, #0
 8002eec:	f7fd fe44 	bl	8000b78 <__aeabi_fsub>
 8002ef0:	1c03      	adds	r3, r0, #0
 8002ef2:	005b      	lsls	r3, r3, #1
 8002ef4:	085b      	lsrs	r3, r3, #1
 8002ef6:	1c18      	adds	r0, r3, #0
 8002ef8:	f7ff fe2a 	bl	8002b50 <__aeabi_f2d>
 8002efc:	4a3e      	ldr	r2, [pc, #248]	; (8002ff8 <sampleExtCj+0x13c>)
 8002efe:	4b3f      	ldr	r3, [pc, #252]	; (8002ffc <sampleExtCj+0x140>)
 8002f00:	f7fd fab8 	bl	8000474 <__aeabi_dcmpgt>
 8002f04:	1e03      	subs	r3, r0, #0
 8002f06:	d005      	beq.n	8002f14 <sampleExtCj+0x58>
				extTempf[ch] = extTemp;
 8002f08:	68b9      	ldr	r1, [r7, #8]
 8002f0a:	4b3a      	ldr	r3, [pc, #232]	; (8002ff4 <sampleExtCj+0x138>)
 8002f0c:	687a      	ldr	r2, [r7, #4]
 8002f0e:	0092      	lsls	r2, r2, #2
 8002f10:	50d1      	str	r1, [r2, r3]
 8002f12:	e027      	b.n	8002f64 <sampleExtCj+0xa8>
			else
				extTempf[ch] = extTempf[ch] * 0.99 +  extTemp *0.01;
 8002f14:	4b37      	ldr	r3, [pc, #220]	; (8002ff4 <sampleExtCj+0x138>)
 8002f16:	687a      	ldr	r2, [r7, #4]
 8002f18:	0092      	lsls	r2, r2, #2
 8002f1a:	58d3      	ldr	r3, [r2, r3]
 8002f1c:	1c18      	adds	r0, r3, #0
 8002f1e:	f7ff fe17 	bl	8002b50 <__aeabi_f2d>
 8002f22:	4a37      	ldr	r2, [pc, #220]	; (8003000 <sampleExtCj+0x144>)
 8002f24:	4b37      	ldr	r3, [pc, #220]	; (8003004 <sampleExtCj+0x148>)
 8002f26:	f7fe ff9b 	bl	8001e60 <__aeabi_dmul>
 8002f2a:	0003      	movs	r3, r0
 8002f2c:	000c      	movs	r4, r1
 8002f2e:	0025      	movs	r5, r4
 8002f30:	001c      	movs	r4, r3
 8002f32:	68bb      	ldr	r3, [r7, #8]
 8002f34:	1c18      	adds	r0, r3, #0
 8002f36:	f7ff fe0b 	bl	8002b50 <__aeabi_f2d>
 8002f3a:	4a33      	ldr	r2, [pc, #204]	; (8003008 <sampleExtCj+0x14c>)
 8002f3c:	4b33      	ldr	r3, [pc, #204]	; (800300c <sampleExtCj+0x150>)
 8002f3e:	f7fe ff8f 	bl	8001e60 <__aeabi_dmul>
 8002f42:	0002      	movs	r2, r0
 8002f44:	000b      	movs	r3, r1
 8002f46:	0020      	movs	r0, r4
 8002f48:	0029      	movs	r1, r5
 8002f4a:	f7fe f863 	bl	8001014 <__aeabi_dadd>
 8002f4e:	0003      	movs	r3, r0
 8002f50:	000c      	movs	r4, r1
 8002f52:	0018      	movs	r0, r3
 8002f54:	0021      	movs	r1, r4
 8002f56:	f7ff fe4d 	bl	8002bf4 <__aeabi_d2f>
 8002f5a:	1c01      	adds	r1, r0, #0
 8002f5c:	4b25      	ldr	r3, [pc, #148]	; (8002ff4 <sampleExtCj+0x138>)
 8002f5e:	687a      	ldr	r2, [r7, #4]
 8002f60:	0092      	lsls	r2, r2, #2
 8002f62:	50d1      	str	r1, [r2, r3]

			int16_t max31CJ = 0;
 8002f64:	250e      	movs	r5, #14
 8002f66:	197b      	adds	r3, r7, r5
 8002f68:	2200      	movs	r2, #0
 8002f6a:	801a      	strh	r2, [r3, #0]

			max31CJ = (extTempf[ch]-extColdJOffset[ch]) / 0.00390625;
 8002f6c:	4b21      	ldr	r3, [pc, #132]	; (8002ff4 <sampleExtCj+0x138>)
 8002f6e:	687a      	ldr	r2, [r7, #4]
 8002f70:	0092      	lsls	r2, r2, #2
 8002f72:	58d0      	ldr	r0, [r2, r3]
 8002f74:	4b26      	ldr	r3, [pc, #152]	; (8003010 <sampleExtCj+0x154>)
 8002f76:	687a      	ldr	r2, [r7, #4]
 8002f78:	0092      	lsls	r2, r2, #2
 8002f7a:	58d3      	ldr	r3, [r2, r3]
 8002f7c:	1c19      	adds	r1, r3, #0
 8002f7e:	f7fd fdfb 	bl	8000b78 <__aeabi_fsub>
 8002f82:	1c03      	adds	r3, r0, #0
 8002f84:	1c18      	adds	r0, r3, #0
 8002f86:	f7ff fde3 	bl	8002b50 <__aeabi_f2d>
 8002f8a:	2200      	movs	r2, #0
 8002f8c:	4b21      	ldr	r3, [pc, #132]	; (8003014 <sampleExtCj+0x158>)
 8002f8e:	f7fe fb5d 	bl	800164c <__aeabi_ddiv>
 8002f92:	0003      	movs	r3, r0
 8002f94:	000c      	movs	r4, r1
 8002f96:	001a      	movs	r2, r3
 8002f98:	0023      	movs	r3, r4
 8002f9a:	197c      	adds	r4, r7, r5
 8002f9c:	0010      	movs	r0, r2
 8002f9e:	0019      	movs	r1, r3
 8002fa0:	f7ff fd34 	bl	8002a0c <__aeabi_d2iz>
 8002fa4:	0003      	movs	r3, r0
 8002fa6:	8023      	strh	r3, [r4, #0]


			extCJTemp[0] = (max31CJ & 0xFF00)>>8;
 8002fa8:	197b      	adds	r3, r7, r5
 8002faa:	2200      	movs	r2, #0
 8002fac:	5e9b      	ldrsh	r3, [r3, r2]
 8002fae:	121b      	asrs	r3, r3, #8
 8002fb0:	b2da      	uxtb	r2, r3
 8002fb2:	4b19      	ldr	r3, [pc, #100]	; (8003018 <sampleExtCj+0x15c>)
 8002fb4:	701a      	strb	r2, [r3, #0]
			extCJTemp[1] = (max31CJ & 0xFF);
 8002fb6:	197b      	adds	r3, r7, r5
 8002fb8:	881b      	ldrh	r3, [r3, #0]
 8002fba:	b2da      	uxtb	r2, r3
 8002fbc:	4b16      	ldr	r3, [pc, #88]	; (8003018 <sampleExtCj+0x15c>)
 8002fbe:	705a      	strb	r2, [r3, #1]
	{
		extcjCounter++;
	}
	//dbg_printf("ch : %d - Ext CJ : %f\r\n", ch, extTemp);

}
 8002fc0:	e012      	b.n	8002fe8 <sampleExtCj+0x12c>
			extCjErrCount++;
 8002fc2:	4b16      	ldr	r3, [pc, #88]	; (800301c <sampleExtCj+0x160>)
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	1c5a      	adds	r2, r3, #1
 8002fc8:	4b14      	ldr	r3, [pc, #80]	; (800301c <sampleExtCj+0x160>)
 8002fca:	601a      	str	r2, [r3, #0]
}
 8002fcc:	e00c      	b.n	8002fe8 <sampleExtCj+0x12c>
	else if (extcjCounter > 250)
 8002fce:	4b08      	ldr	r3, [pc, #32]	; (8002ff0 <sampleExtCj+0x134>)
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	2bfa      	cmp	r3, #250	; 0xfa
 8002fd4:	d903      	bls.n	8002fde <sampleExtCj+0x122>
		extcjCounter=0;
 8002fd6:	4b06      	ldr	r3, [pc, #24]	; (8002ff0 <sampleExtCj+0x134>)
 8002fd8:	2200      	movs	r2, #0
 8002fda:	601a      	str	r2, [r3, #0]
}
 8002fdc:	e004      	b.n	8002fe8 <sampleExtCj+0x12c>
		extcjCounter++;
 8002fde:	4b04      	ldr	r3, [pc, #16]	; (8002ff0 <sampleExtCj+0x134>)
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	1c5a      	adds	r2, r3, #1
 8002fe4:	4b02      	ldr	r3, [pc, #8]	; (8002ff0 <sampleExtCj+0x134>)
 8002fe6:	601a      	str	r2, [r3, #0]
}
 8002fe8:	46c0      	nop			; (mov r8, r8)
 8002fea:	46bd      	mov	sp, r7
 8002fec:	b004      	add	sp, #16
 8002fee:	bdb0      	pop	{r4, r5, r7, pc}
 8002ff0:	2000038c 	.word	0x2000038c
 8002ff4:	200007c0 	.word	0x200007c0
 8002ff8:	33333333 	.word	0x33333333
 8002ffc:	3fd33333 	.word	0x3fd33333
 8003000:	7ae147ae 	.word	0x7ae147ae
 8003004:	3fefae14 	.word	0x3fefae14
 8003008:	47ae147b 	.word	0x47ae147b
 800300c:	3f847ae1 	.word	0x3f847ae1
 8003010:	20000860 	.word	0x20000860
 8003014:	3f700000 	.word	0x3f700000
 8003018:	200007c8 	.word	0x200007c8
 800301c:	20000388 	.word	0x20000388

08003020 <max31856_nonmuxed_sample>:
/**
 * @brief Read Thermocouple sensor value. Function is generated for non-muxed thermocouple
 * boards.
 */
void max31856_nonmuxed_sample()
{
 8003020:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003022:	b089      	sub	sp, #36	; 0x24
 8003024:	af02      	add	r7, sp, #8
	int32_t temp;
	double tempf = 0;
 8003026:	2300      	movs	r3, #0
 8003028:	2400      	movs	r4, #0
 800302a:	60bb      	str	r3, [r7, #8]
 800302c:	60fc      	str	r4, [r7, #12]
	static uint8_t ch;
	static uint8_t counter;

	if (counter % 4)
 800302e:	4bc3      	ldr	r3, [pc, #780]	; (800333c <max31856_nonmuxed_sample+0x31c>)
 8003030:	781b      	ldrb	r3, [r3, #0]
 8003032:	2203      	movs	r2, #3
 8003034:	4013      	ands	r3, r2
 8003036:	b2db      	uxtb	r3, r3
 8003038:	2b00      	cmp	r3, #0
 800303a:	d006      	beq.n	800304a <max31856_nonmuxed_sample+0x2a>
		counter ++;
 800303c:	4bbf      	ldr	r3, [pc, #764]	; (800333c <max31856_nonmuxed_sample+0x31c>)
 800303e:	781b      	ldrb	r3, [r3, #0]
 8003040:	3301      	adds	r3, #1
 8003042:	b2da      	uxtb	r2, r3
 8003044:	4bbd      	ldr	r3, [pc, #756]	; (800333c <max31856_nonmuxed_sample+0x31c>)
 8003046:	701a      	strb	r2, [r3, #0]
		}

		counter = 0;
	}

}
 8003048:	e174      	b.n	8003334 <max31856_nonmuxed_sample+0x314>
		if (gExtCjEnabled)
 800304a:	4bbd      	ldr	r3, [pc, #756]	; (8003340 <max31856_nonmuxed_sample+0x320>)
 800304c:	781b      	ldrb	r3, [r3, #0]
 800304e:	2b00      	cmp	r3, #0
 8003050:	d005      	beq.n	800305e <max31856_nonmuxed_sample+0x3e>
			sampleExtCj(ch, 0);
 8003052:	4bbc      	ldr	r3, [pc, #752]	; (8003344 <max31856_nonmuxed_sample+0x324>)
 8003054:	781b      	ldrb	r3, [r3, #0]
 8003056:	2100      	movs	r1, #0
 8003058:	0018      	movs	r0, r3
 800305a:	f7ff ff2f 	bl	8002ebc <sampleExtCj>
		if (gExtCjEnabled)
 800305e:	4bb8      	ldr	r3, [pc, #736]	; (8003340 <max31856_nonmuxed_sample+0x320>)
 8003060:	781b      	ldrb	r3, [r3, #0]
 8003062:	2b00      	cmp	r3, #0
 8003064:	d00d      	beq.n	8003082 <max31856_nonmuxed_sample+0x62>
			max31856_wr_reg(&tc[ch],MAX31856_CJTH,&extCJTemp[0],2);
 8003066:	4bb7      	ldr	r3, [pc, #732]	; (8003344 <max31856_nonmuxed_sample+0x324>)
 8003068:	781b      	ldrb	r3, [r3, #0]
 800306a:	001a      	movs	r2, r3
 800306c:	0013      	movs	r3, r2
 800306e:	005b      	lsls	r3, r3, #1
 8003070:	189b      	adds	r3, r3, r2
 8003072:	009b      	lsls	r3, r3, #2
 8003074:	4ab4      	ldr	r2, [pc, #720]	; (8003348 <max31856_nonmuxed_sample+0x328>)
 8003076:	1898      	adds	r0, r3, r2
 8003078:	4ab4      	ldr	r2, [pc, #720]	; (800334c <max31856_nonmuxed_sample+0x32c>)
 800307a:	2302      	movs	r3, #2
 800307c:	210a      	movs	r1, #10
 800307e:	f7ff fe81 	bl	8002d84 <max31856_wr_reg>
		HAL_Delay(100);
 8003082:	2064      	movs	r0, #100	; 0x64
 8003084:	f002 fa44 	bl	8005510 <HAL_Delay>
		max31856_rd_reg(&tc[ch],MAX31856_READ_START,&tempData[ch][0],MAX31856_READ_SIZE);
 8003088:	4bae      	ldr	r3, [pc, #696]	; (8003344 <max31856_nonmuxed_sample+0x324>)
 800308a:	781b      	ldrb	r3, [r3, #0]
 800308c:	001a      	movs	r2, r3
 800308e:	0013      	movs	r3, r2
 8003090:	005b      	lsls	r3, r3, #1
 8003092:	189b      	adds	r3, r3, r2
 8003094:	009b      	lsls	r3, r3, #2
 8003096:	4aac      	ldr	r2, [pc, #688]	; (8003348 <max31856_nonmuxed_sample+0x328>)
 8003098:	1898      	adds	r0, r3, r2
 800309a:	4baa      	ldr	r3, [pc, #680]	; (8003344 <max31856_nonmuxed_sample+0x324>)
 800309c:	781b      	ldrb	r3, [r3, #0]
 800309e:	001a      	movs	r2, r3
 80030a0:	0013      	movs	r3, r2
 80030a2:	005b      	lsls	r3, r3, #1
 80030a4:	189b      	adds	r3, r3, r2
 80030a6:	005b      	lsls	r3, r3, #1
 80030a8:	4aa9      	ldr	r2, [pc, #676]	; (8003350 <max31856_nonmuxed_sample+0x330>)
 80030aa:	189a      	adds	r2, r3, r2
 80030ac:	2306      	movs	r3, #6
 80030ae:	210a      	movs	r1, #10
 80030b0:	f7ff fea4 	bl	8002dfc <max31856_rd_reg>
			temp =  (int32_t)tempData[ch][2] << 16;
 80030b4:	4ba3      	ldr	r3, [pc, #652]	; (8003344 <max31856_nonmuxed_sample+0x324>)
 80030b6:	781b      	ldrb	r3, [r3, #0]
 80030b8:	0019      	movs	r1, r3
 80030ba:	4aa5      	ldr	r2, [pc, #660]	; (8003350 <max31856_nonmuxed_sample+0x330>)
 80030bc:	000b      	movs	r3, r1
 80030be:	005b      	lsls	r3, r3, #1
 80030c0:	185b      	adds	r3, r3, r1
 80030c2:	005b      	lsls	r3, r3, #1
 80030c4:	18d3      	adds	r3, r2, r3
 80030c6:	3302      	adds	r3, #2
 80030c8:	781b      	ldrb	r3, [r3, #0]
 80030ca:	041b      	lsls	r3, r3, #16
 80030cc:	617b      	str	r3, [r7, #20]
			temp |= (int32_t)tempData[ch][3] << 8;
 80030ce:	4b9d      	ldr	r3, [pc, #628]	; (8003344 <max31856_nonmuxed_sample+0x324>)
 80030d0:	781b      	ldrb	r3, [r3, #0]
 80030d2:	0019      	movs	r1, r3
 80030d4:	4a9e      	ldr	r2, [pc, #632]	; (8003350 <max31856_nonmuxed_sample+0x330>)
 80030d6:	000b      	movs	r3, r1
 80030d8:	005b      	lsls	r3, r3, #1
 80030da:	185b      	adds	r3, r3, r1
 80030dc:	005b      	lsls	r3, r3, #1
 80030de:	18d3      	adds	r3, r2, r3
 80030e0:	3303      	adds	r3, #3
 80030e2:	781b      	ldrb	r3, [r3, #0]
 80030e4:	021b      	lsls	r3, r3, #8
 80030e6:	697a      	ldr	r2, [r7, #20]
 80030e8:	4313      	orrs	r3, r2
 80030ea:	617b      	str	r3, [r7, #20]
			temp |= (int32_t)tempData[ch][4];
 80030ec:	4b95      	ldr	r3, [pc, #596]	; (8003344 <max31856_nonmuxed_sample+0x324>)
 80030ee:	781b      	ldrb	r3, [r3, #0]
 80030f0:	0019      	movs	r1, r3
 80030f2:	4a97      	ldr	r2, [pc, #604]	; (8003350 <max31856_nonmuxed_sample+0x330>)
 80030f4:	000b      	movs	r3, r1
 80030f6:	005b      	lsls	r3, r3, #1
 80030f8:	185b      	adds	r3, r3, r1
 80030fa:	005b      	lsls	r3, r3, #1
 80030fc:	18d3      	adds	r3, r2, r3
 80030fe:	3304      	adds	r3, #4
 8003100:	781b      	ldrb	r3, [r3, #0]
 8003102:	001a      	movs	r2, r3
 8003104:	697b      	ldr	r3, [r7, #20]
 8003106:	4313      	orrs	r3, r2
 8003108:	617b      	str	r3, [r7, #20]
			if (temp & 0x00800000)
 800310a:	697a      	ldr	r2, [r7, #20]
 800310c:	2380      	movs	r3, #128	; 0x80
 800310e:	041b      	lsls	r3, r3, #16
 8003110:	4013      	ands	r3, r2
 8003112:	d004      	beq.n	800311e <max31856_nonmuxed_sample+0xfe>
				temp |= 0xFF000000;
 8003114:	697b      	ldr	r3, [r7, #20]
 8003116:	22ff      	movs	r2, #255	; 0xff
 8003118:	0612      	lsls	r2, r2, #24
 800311a:	4313      	orrs	r3, r2
 800311c:	617b      	str	r3, [r7, #20]
			temp = temp >> 5;
 800311e:	697b      	ldr	r3, [r7, #20]
 8003120:	115b      	asrs	r3, r3, #5
 8003122:	617b      	str	r3, [r7, #20]
			tempf = (float) temp * 0.0078125f;
 8003124:	6978      	ldr	r0, [r7, #20]
 8003126:	f7fd feeb 	bl	8000f00 <__aeabi_i2f>
 800312a:	1c03      	adds	r3, r0, #0
 800312c:	21f0      	movs	r1, #240	; 0xf0
 800312e:	0589      	lsls	r1, r1, #22
 8003130:	1c18      	adds	r0, r3, #0
 8003132:	f7fd fbef 	bl	8000914 <__aeabi_fmul>
 8003136:	1c03      	adds	r3, r0, #0
 8003138:	1c18      	adds	r0, r3, #0
 800313a:	f7ff fd09 	bl	8002b50 <__aeabi_f2d>
 800313e:	0003      	movs	r3, r0
 8003140:	000c      	movs	r4, r1
 8003142:	60bb      	str	r3, [r7, #8]
 8003144:	60fc      	str	r4, [r7, #12]
			if (fabs(tempf - tempSkip[ch]) > 25)
 8003146:	4b7f      	ldr	r3, [pc, #508]	; (8003344 <max31856_nonmuxed_sample+0x324>)
 8003148:	781b      	ldrb	r3, [r3, #0]
 800314a:	4a82      	ldr	r2, [pc, #520]	; (8003354 <max31856_nonmuxed_sample+0x334>)
 800314c:	00db      	lsls	r3, r3, #3
 800314e:	18d3      	adds	r3, r2, r3
 8003150:	685c      	ldr	r4, [r3, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	001a      	movs	r2, r3
 8003156:	0023      	movs	r3, r4
 8003158:	68b8      	ldr	r0, [r7, #8]
 800315a:	68f9      	ldr	r1, [r7, #12]
 800315c:	f7ff f8f2 	bl	8002344 <__aeabi_dsub>
 8003160:	0003      	movs	r3, r0
 8003162:	000c      	movs	r4, r1
 8003164:	001a      	movs	r2, r3
 8003166:	603a      	str	r2, [r7, #0]
 8003168:	0063      	lsls	r3, r4, #1
 800316a:	085b      	lsrs	r3, r3, #1
 800316c:	607b      	str	r3, [r7, #4]
 800316e:	2200      	movs	r2, #0
 8003170:	4b79      	ldr	r3, [pc, #484]	; (8003358 <max31856_nonmuxed_sample+0x338>)
 8003172:	6838      	ldr	r0, [r7, #0]
 8003174:	6879      	ldr	r1, [r7, #4]
 8003176:	f7fd f97d 	bl	8000474 <__aeabi_dcmpgt>
 800317a:	1e03      	subs	r3, r0, #0
 800317c:	d008      	beq.n	8003190 <max31856_nonmuxed_sample+0x170>
				tempSkip[ch] = tempf;
 800317e:	4b71      	ldr	r3, [pc, #452]	; (8003344 <max31856_nonmuxed_sample+0x324>)
 8003180:	781b      	ldrb	r3, [r3, #0]
 8003182:	4a74      	ldr	r2, [pc, #464]	; (8003354 <max31856_nonmuxed_sample+0x334>)
 8003184:	00db      	lsls	r3, r3, #3
 8003186:	18d2      	adds	r2, r2, r3
 8003188:	68bb      	ldr	r3, [r7, #8]
 800318a:	68fc      	ldr	r4, [r7, #12]
 800318c:	6013      	str	r3, [r2, #0]
 800318e:	6054      	str	r4, [r2, #4]
			if (fabs(filterData[ch]-tempf) > 0.3f)
 8003190:	4b6c      	ldr	r3, [pc, #432]	; (8003344 <max31856_nonmuxed_sample+0x324>)
 8003192:	781b      	ldrb	r3, [r3, #0]
 8003194:	4a71      	ldr	r2, [pc, #452]	; (800335c <max31856_nonmuxed_sample+0x33c>)
 8003196:	00db      	lsls	r3, r3, #3
 8003198:	18d3      	adds	r3, r2, r3
 800319a:	6818      	ldr	r0, [r3, #0]
 800319c:	6859      	ldr	r1, [r3, #4]
 800319e:	68ba      	ldr	r2, [r7, #8]
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	f7ff f8cf 	bl	8002344 <__aeabi_dsub>
 80031a6:	0003      	movs	r3, r0
 80031a8:	000c      	movs	r4, r1
 80031aa:	001a      	movs	r2, r3
 80031ac:	0015      	movs	r5, r2
 80031ae:	0063      	lsls	r3, r4, #1
 80031b0:	085e      	lsrs	r6, r3, #1
 80031b2:	2280      	movs	r2, #128	; 0x80
 80031b4:	05d2      	lsls	r2, r2, #23
 80031b6:	4b6a      	ldr	r3, [pc, #424]	; (8003360 <max31856_nonmuxed_sample+0x340>)
 80031b8:	0028      	movs	r0, r5
 80031ba:	0031      	movs	r1, r6
 80031bc:	f7fd f95a 	bl	8000474 <__aeabi_dcmpgt>
 80031c0:	1e03      	subs	r3, r0, #0
 80031c2:	d009      	beq.n	80031d8 <max31856_nonmuxed_sample+0x1b8>
				filterData[ch] = tempf;
 80031c4:	4b5f      	ldr	r3, [pc, #380]	; (8003344 <max31856_nonmuxed_sample+0x324>)
 80031c6:	781b      	ldrb	r3, [r3, #0]
 80031c8:	4a64      	ldr	r2, [pc, #400]	; (800335c <max31856_nonmuxed_sample+0x33c>)
 80031ca:	00db      	lsls	r3, r3, #3
 80031cc:	18d2      	adds	r2, r2, r3
 80031ce:	68bb      	ldr	r3, [r7, #8]
 80031d0:	68fc      	ldr	r4, [r7, #12]
 80031d2:	6013      	str	r3, [r2, #0]
 80031d4:	6054      	str	r4, [r2, #4]
 80031d6:	e02a      	b.n	800322e <max31856_nonmuxed_sample+0x20e>
				filterData[ch] = filterData[ch]*0.998f + ((double)tempf)*0.002f;
 80031d8:	4b5a      	ldr	r3, [pc, #360]	; (8003344 <max31856_nonmuxed_sample+0x324>)
 80031da:	781b      	ldrb	r3, [r3, #0]
 80031dc:	4a5f      	ldr	r2, [pc, #380]	; (800335c <max31856_nonmuxed_sample+0x33c>)
 80031de:	00db      	lsls	r3, r3, #3
 80031e0:	18d3      	adds	r3, r2, r3
 80031e2:	6818      	ldr	r0, [r3, #0]
 80031e4:	6859      	ldr	r1, [r3, #4]
 80031e6:	22c0      	movs	r2, #192	; 0xc0
 80031e8:	0612      	lsls	r2, r2, #24
 80031ea:	4b5e      	ldr	r3, [pc, #376]	; (8003364 <max31856_nonmuxed_sample+0x344>)
 80031ec:	f7fe fe38 	bl	8001e60 <__aeabi_dmul>
 80031f0:	0003      	movs	r3, r0
 80031f2:	000c      	movs	r4, r1
 80031f4:	603b      	str	r3, [r7, #0]
 80031f6:	607c      	str	r4, [r7, #4]
 80031f8:	22e0      	movs	r2, #224	; 0xe0
 80031fa:	0612      	lsls	r2, r2, #24
 80031fc:	4b5a      	ldr	r3, [pc, #360]	; (8003368 <max31856_nonmuxed_sample+0x348>)
 80031fe:	68b8      	ldr	r0, [r7, #8]
 8003200:	68f9      	ldr	r1, [r7, #12]
 8003202:	f7fe fe2d 	bl	8001e60 <__aeabi_dmul>
 8003206:	0003      	movs	r3, r0
 8003208:	000c      	movs	r4, r1
 800320a:	0019      	movs	r1, r3
 800320c:	0022      	movs	r2, r4
 800320e:	4b4d      	ldr	r3, [pc, #308]	; (8003344 <max31856_nonmuxed_sample+0x324>)
 8003210:	781b      	ldrb	r3, [r3, #0]
 8003212:	001d      	movs	r5, r3
 8003214:	0013      	movs	r3, r2
 8003216:	000a      	movs	r2, r1
 8003218:	6838      	ldr	r0, [r7, #0]
 800321a:	6879      	ldr	r1, [r7, #4]
 800321c:	f7fd fefa 	bl	8001014 <__aeabi_dadd>
 8003220:	0003      	movs	r3, r0
 8003222:	000c      	movs	r4, r1
 8003224:	494d      	ldr	r1, [pc, #308]	; (800335c <max31856_nonmuxed_sample+0x33c>)
 8003226:	00ea      	lsls	r2, r5, #3
 8003228:	188a      	adds	r2, r1, r2
 800322a:	6013      	str	r3, [r2, #0]
 800322c:	6054      	str	r4, [r2, #4]
			temp =  (filterData[ch] / 0.0078125f);
 800322e:	4b45      	ldr	r3, [pc, #276]	; (8003344 <max31856_nonmuxed_sample+0x324>)
 8003230:	781b      	ldrb	r3, [r3, #0]
 8003232:	4a4a      	ldr	r2, [pc, #296]	; (800335c <max31856_nonmuxed_sample+0x33c>)
 8003234:	00db      	lsls	r3, r3, #3
 8003236:	18d3      	adds	r3, r2, r3
 8003238:	6818      	ldr	r0, [r3, #0]
 800323a:	6859      	ldr	r1, [r3, #4]
 800323c:	2200      	movs	r2, #0
 800323e:	23fe      	movs	r3, #254	; 0xfe
 8003240:	059b      	lsls	r3, r3, #22
 8003242:	f7fe fa03 	bl	800164c <__aeabi_ddiv>
 8003246:	0003      	movs	r3, r0
 8003248:	000c      	movs	r4, r1
 800324a:	0018      	movs	r0, r3
 800324c:	0021      	movs	r1, r4
 800324e:	f7ff fbdd 	bl	8002a0c <__aeabi_d2iz>
 8003252:	0003      	movs	r3, r0
 8003254:	617b      	str	r3, [r7, #20]
			temp = temp << 5;
 8003256:	697b      	ldr	r3, [r7, #20]
 8003258:	015b      	lsls	r3, r3, #5
 800325a:	617b      	str	r3, [r7, #20]
			tempData[ch][2] = (temp & 0x00FF0000) >> 16;
 800325c:	697b      	ldr	r3, [r7, #20]
 800325e:	141a      	asrs	r2, r3, #16
 8003260:	4b38      	ldr	r3, [pc, #224]	; (8003344 <max31856_nonmuxed_sample+0x324>)
 8003262:	781b      	ldrb	r3, [r3, #0]
 8003264:	0019      	movs	r1, r3
 8003266:	b2d0      	uxtb	r0, r2
 8003268:	4a39      	ldr	r2, [pc, #228]	; (8003350 <max31856_nonmuxed_sample+0x330>)
 800326a:	000b      	movs	r3, r1
 800326c:	005b      	lsls	r3, r3, #1
 800326e:	185b      	adds	r3, r3, r1
 8003270:	005b      	lsls	r3, r3, #1
 8003272:	18d3      	adds	r3, r2, r3
 8003274:	3302      	adds	r3, #2
 8003276:	1c02      	adds	r2, r0, #0
 8003278:	701a      	strb	r2, [r3, #0]
			tempData[ch][3] = (temp & 0x0000FF00) >> 8;
 800327a:	697b      	ldr	r3, [r7, #20]
 800327c:	121a      	asrs	r2, r3, #8
 800327e:	4b31      	ldr	r3, [pc, #196]	; (8003344 <max31856_nonmuxed_sample+0x324>)
 8003280:	781b      	ldrb	r3, [r3, #0]
 8003282:	0019      	movs	r1, r3
 8003284:	b2d0      	uxtb	r0, r2
 8003286:	4a32      	ldr	r2, [pc, #200]	; (8003350 <max31856_nonmuxed_sample+0x330>)
 8003288:	000b      	movs	r3, r1
 800328a:	005b      	lsls	r3, r3, #1
 800328c:	185b      	adds	r3, r3, r1
 800328e:	005b      	lsls	r3, r3, #1
 8003290:	18d3      	adds	r3, r2, r3
 8003292:	3303      	adds	r3, #3
 8003294:	1c02      	adds	r2, r0, #0
 8003296:	701a      	strb	r2, [r3, #0]
			tempData[ch][4] = (temp & 0x000000FF);
 8003298:	4b2a      	ldr	r3, [pc, #168]	; (8003344 <max31856_nonmuxed_sample+0x324>)
 800329a:	781b      	ldrb	r3, [r3, #0]
 800329c:	0019      	movs	r1, r3
 800329e:	697b      	ldr	r3, [r7, #20]
 80032a0:	b2d8      	uxtb	r0, r3
 80032a2:	4a2b      	ldr	r2, [pc, #172]	; (8003350 <max31856_nonmuxed_sample+0x330>)
 80032a4:	000b      	movs	r3, r1
 80032a6:	005b      	lsls	r3, r3, #1
 80032a8:	185b      	adds	r3, r3, r1
 80032aa:	005b      	lsls	r3, r3, #1
 80032ac:	18d3      	adds	r3, r2, r3
 80032ae:	3304      	adds	r3, #4
 80032b0:	1c02      	adds	r2, r0, #0
 80032b2:	701a      	strb	r2, [r3, #0]
		dbg_printf("ch[%d]: %d -- %d \n",ch, tempf, tempData[ch][5]);
 80032b4:	4b23      	ldr	r3, [pc, #140]	; (8003344 <max31856_nonmuxed_sample+0x324>)
 80032b6:	781b      	ldrb	r3, [r3, #0]
 80032b8:	001d      	movs	r5, r3
 80032ba:	4b22      	ldr	r3, [pc, #136]	; (8003344 <max31856_nonmuxed_sample+0x324>)
 80032bc:	781b      	ldrb	r3, [r3, #0]
 80032be:	0019      	movs	r1, r3
 80032c0:	4a23      	ldr	r2, [pc, #140]	; (8003350 <max31856_nonmuxed_sample+0x330>)
 80032c2:	000b      	movs	r3, r1
 80032c4:	005b      	lsls	r3, r3, #1
 80032c6:	185b      	adds	r3, r3, r1
 80032c8:	005b      	lsls	r3, r3, #1
 80032ca:	18d3      	adds	r3, r2, r3
 80032cc:	3305      	adds	r3, #5
 80032ce:	781b      	ldrb	r3, [r3, #0]
 80032d0:	001a      	movs	r2, r3
 80032d2:	68bb      	ldr	r3, [r7, #8]
 80032d4:	68fc      	ldr	r4, [r7, #12]
 80032d6:	4825      	ldr	r0, [pc, #148]	; (800336c <max31856_nonmuxed_sample+0x34c>)
 80032d8:	9200      	str	r2, [sp, #0]
 80032da:	001a      	movs	r2, r3
 80032dc:	0023      	movs	r3, r4
 80032de:	0029      	movs	r1, r5
 80032e0:	f007 fcea 	bl	800acb8 <iprintf>
		memcpy(&gMAX31856_buffer[ch*MAX31856_READ_SIZE],&tempData[ch],MAX31856_READ_SIZE);
 80032e4:	4b17      	ldr	r3, [pc, #92]	; (8003344 <max31856_nonmuxed_sample+0x324>)
 80032e6:	781b      	ldrb	r3, [r3, #0]
 80032e8:	001a      	movs	r2, r3
 80032ea:	0013      	movs	r3, r2
 80032ec:	005b      	lsls	r3, r3, #1
 80032ee:	189b      	adds	r3, r3, r2
 80032f0:	005b      	lsls	r3, r3, #1
 80032f2:	001a      	movs	r2, r3
 80032f4:	4b1e      	ldr	r3, [pc, #120]	; (8003370 <max31856_nonmuxed_sample+0x350>)
 80032f6:	18d0      	adds	r0, r2, r3
 80032f8:	4b12      	ldr	r3, [pc, #72]	; (8003344 <max31856_nonmuxed_sample+0x324>)
 80032fa:	781b      	ldrb	r3, [r3, #0]
 80032fc:	001a      	movs	r2, r3
 80032fe:	0013      	movs	r3, r2
 8003300:	005b      	lsls	r3, r3, #1
 8003302:	189b      	adds	r3, r3, r2
 8003304:	005b      	lsls	r3, r3, #1
 8003306:	4a12      	ldr	r2, [pc, #72]	; (8003350 <max31856_nonmuxed_sample+0x330>)
 8003308:	189b      	adds	r3, r3, r2
 800330a:	2206      	movs	r2, #6
 800330c:	0019      	movs	r1, r3
 800330e:	f006 fe66 	bl	8009fde <memcpy>
		if(ch >= 3)
 8003312:	4b0c      	ldr	r3, [pc, #48]	; (8003344 <max31856_nonmuxed_sample+0x324>)
 8003314:	781b      	ldrb	r3, [r3, #0]
 8003316:	2b02      	cmp	r3, #2
 8003318:	d903      	bls.n	8003322 <max31856_nonmuxed_sample+0x302>
			ch=0;
 800331a:	4b0a      	ldr	r3, [pc, #40]	; (8003344 <max31856_nonmuxed_sample+0x324>)
 800331c:	2200      	movs	r2, #0
 800331e:	701a      	strb	r2, [r3, #0]
 8003320:	e005      	b.n	800332e <max31856_nonmuxed_sample+0x30e>
			ch++;
 8003322:	4b08      	ldr	r3, [pc, #32]	; (8003344 <max31856_nonmuxed_sample+0x324>)
 8003324:	781b      	ldrb	r3, [r3, #0]
 8003326:	3301      	adds	r3, #1
 8003328:	b2da      	uxtb	r2, r3
 800332a:	4b06      	ldr	r3, [pc, #24]	; (8003344 <max31856_nonmuxed_sample+0x324>)
 800332c:	701a      	strb	r2, [r3, #0]
		counter = 0;
 800332e:	4b03      	ldr	r3, [pc, #12]	; (800333c <max31856_nonmuxed_sample+0x31c>)
 8003330:	2200      	movs	r2, #0
 8003332:	701a      	strb	r2, [r3, #0]
}
 8003334:	46c0      	nop			; (mov r8, r8)
 8003336:	46bd      	mov	sp, r7
 8003338:	b007      	add	sp, #28
 800333a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800333c:	20000390 	.word	0x20000390
 8003340:	20000384 	.word	0x20000384
 8003344:	20000391 	.word	0x20000391
 8003348:	20000108 	.word	0x20000108
 800334c:	200007c8 	.word	0x200007c8
 8003350:	20000848 	.word	0x20000848
 8003354:	20000828 	.word	0x20000828
 8003358:	40390000 	.word	0x40390000
 800335c:	200007e8 	.word	0x200007e8
 8003360:	3fd33333 	.word	0x3fd33333
 8003364:	3fefef9d 	.word	0x3fefef9d
 8003368:	3f60624d 	.word	0x3f60624d
 800336c:	0800e600 	.word	0x0800e600
 8003370:	200007a8 	.word	0x200007a8

08003374 <max31856_init>:
 * @param cr0	cr0 configuration
 * @param cr1	cr1 configuration
 * @return	0 or 1
 */
int max31856_init(tMAX31856 *ch,uint8_t cr0,uint8_t cr1)
{
 8003374:	b590      	push	{r4, r7, lr}
 8003376:	b085      	sub	sp, #20
 8003378:	af00      	add	r7, sp, #0
 800337a:	6078      	str	r0, [r7, #4]
 800337c:	0008      	movs	r0, r1
 800337e:	0011      	movs	r1, r2
 8003380:	1cfb      	adds	r3, r7, #3
 8003382:	1c02      	adds	r2, r0, #0
 8003384:	701a      	strb	r2, [r3, #0]
 8003386:	1cbb      	adds	r3, r7, #2
 8003388:	1c0a      	adds	r2, r1, #0
 800338a:	701a      	strb	r2, [r3, #0]
	uint8_t datar[2] = {0};
 800338c:	2308      	movs	r3, #8
 800338e:	18fb      	adds	r3, r7, r3
 8003390:	2200      	movs	r2, #0
 8003392:	801a      	strh	r2, [r3, #0]

	for (int i=0;i<10;i++)
 8003394:	2300      	movs	r3, #0
 8003396:	60fb      	str	r3, [r7, #12]
 8003398:	e03a      	b.n	8003410 <max31856_init+0x9c>
	{
		max31856_wr_reg(ch,MAX31856_CR0,&cr0,1);
 800339a:	1cfa      	adds	r2, r7, #3
 800339c:	6878      	ldr	r0, [r7, #4]
 800339e:	2301      	movs	r3, #1
 80033a0:	2100      	movs	r1, #0
 80033a2:	f7ff fcef 	bl	8002d84 <max31856_wr_reg>
		max31856_wr_reg(ch,MAX31856_CR1,&cr1,1);
 80033a6:	1cba      	adds	r2, r7, #2
 80033a8:	6878      	ldr	r0, [r7, #4]
 80033aa:	2301      	movs	r3, #1
 80033ac:	2101      	movs	r1, #1
 80033ae:	f7ff fce9 	bl	8002d84 <max31856_wr_reg>

		max31856_rd_reg(ch,MAX31856_CR0,&datar[0],1);
 80033b2:	2408      	movs	r4, #8
 80033b4:	193a      	adds	r2, r7, r4
 80033b6:	6878      	ldr	r0, [r7, #4]
 80033b8:	2301      	movs	r3, #1
 80033ba:	2100      	movs	r1, #0
 80033bc:	f7ff fd1e 	bl	8002dfc <max31856_rd_reg>
		max31856_rd_reg(ch,MAX31856_CR1,&datar[1],1);
 80033c0:	193b      	adds	r3, r7, r4
 80033c2:	1c5a      	adds	r2, r3, #1
 80033c4:	6878      	ldr	r0, [r7, #4]
 80033c6:	2301      	movs	r3, #1
 80033c8:	2101      	movs	r1, #1
 80033ca:	f7ff fd17 	bl	8002dfc <max31856_rd_reg>
		ch->flags |= MAX31856_F_INIT_VALID;
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	689b      	ldr	r3, [r3, #8]
 80033d2:	2201      	movs	r2, #1
 80033d4:	431a      	orrs	r2, r3
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	609a      	str	r2, [r3, #8]
		if ((cr0 == datar[0]) && (cr1 == datar[1]))
 80033da:	193b      	adds	r3, r7, r4
 80033dc:	781a      	ldrb	r2, [r3, #0]
 80033de:	1cfb      	adds	r3, r7, #3
 80033e0:	781b      	ldrb	r3, [r3, #0]
 80033e2:	429a      	cmp	r2, r3
 80033e4:	d10e      	bne.n	8003404 <max31856_init+0x90>
 80033e6:	2308      	movs	r3, #8
 80033e8:	18fb      	adds	r3, r7, r3
 80033ea:	785a      	ldrb	r2, [r3, #1]
 80033ec:	1cbb      	adds	r3, r7, #2
 80033ee:	781b      	ldrb	r3, [r3, #0]
 80033f0:	429a      	cmp	r2, r3
 80033f2:	d107      	bne.n	8003404 <max31856_init+0x90>
		{
			ch->flags |= MAX31856_F_INIT_VALID;
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	689b      	ldr	r3, [r3, #8]
 80033f8:	2201      	movs	r2, #1
 80033fa:	431a      	orrs	r2, r3
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	609a      	str	r2, [r3, #8]
			return 0;
 8003400:	2300      	movs	r3, #0
 8003402:	e009      	b.n	8003418 <max31856_init+0xa4>
		}
		HAL_Delay(10);
 8003404:	200a      	movs	r0, #10
 8003406:	f002 f883 	bl	8005510 <HAL_Delay>
	for (int i=0;i<10;i++)
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	3301      	adds	r3, #1
 800340e:	60fb      	str	r3, [r7, #12]
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	2b09      	cmp	r3, #9
 8003414:	ddc1      	ble.n	800339a <max31856_init+0x26>
	}
	return 1;
 8003416:	2301      	movs	r3, #1
}
 8003418:	0018      	movs	r0, r3
 800341a:	46bd      	mov	sp, r7
 800341c:	b005      	add	sp, #20
 800341e:	bd90      	pop	{r4, r7, pc}

08003420 <tc_init>:

/*****************************************************************************/
void tc_init(int extcj)
{
 8003420:	b590      	push	{r4, r7, lr}
 8003422:	b087      	sub	sp, #28
 8003424:	af00      	add	r7, sp, #0
 8003426:	6078      	str	r0, [r7, #4]
	memcpy(&gBoardConfig.gConfig_tc, &DefaultConfig_tc, sizeof(tConfig_tc));
 8003428:	4b6a      	ldr	r3, [pc, #424]	; (80035d4 <tc_init+0x1b4>)
 800342a:	4a6b      	ldr	r2, [pc, #428]	; (80035d8 <tc_init+0x1b8>)
 800342c:	3308      	adds	r3, #8
 800342e:	0011      	movs	r1, r2
 8003430:	2210      	movs	r2, #16
 8003432:	0018      	movs	r0, r3
 8003434:	f006 fdd3 	bl	8009fde <memcpy>
	dbg_printf("Init TCs\n");
 8003438:	4b68      	ldr	r3, [pc, #416]	; (80035dc <tc_init+0x1bc>)
 800343a:	0018      	movs	r0, r3
 800343c:	f007 fcb6 	bl	800adac <puts>
	if (extcj < 0)
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	2b00      	cmp	r3, #0
 8003444:	da04      	bge.n	8003450 <tc_init+0x30>
	{
		dbg_printf("ExtCj Init Internal Err\n");
 8003446:	4b66      	ldr	r3, [pc, #408]	; (80035e0 <tc_init+0x1c0>)
 8003448:	0018      	movs	r0, r3
 800344a:	f007 fcaf 	bl	800adac <puts>
 800344e:	e028      	b.n	80034a2 <tc_init+0x82>
	}
	else if (extcj == 1)
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	2b01      	cmp	r3, #1
 8003454:	d125      	bne.n	80034a2 <tc_init+0x82>
	{
		/** Disable internal CJ sensing */
		gExtCjEnabled = 1; // this is a external CJ enabled board
 8003456:	4b63      	ldr	r3, [pc, #396]	; (80035e4 <tc_init+0x1c4>)
 8003458:	2201      	movs	r2, #1
 800345a:	701a      	strb	r2, [r3, #0]

		/** Not a muxed one but has external CJ Sensors */
		for (int i=0;i<MAX_TC_CHANNELS;i++)
 800345c:	2300      	movs	r3, #0
 800345e:	617b      	str	r3, [r7, #20]
 8003460:	e01c      	b.n	800349c <tc_init+0x7c>
		{
			extColdJOffset[i] = gBoardConfig.gConfig_tc.ch_conf[i].cj_offset * 0.0625;
 8003462:	4a5c      	ldr	r2, [pc, #368]	; (80035d4 <tc_init+0x1b4>)
 8003464:	697b      	ldr	r3, [r7, #20]
 8003466:	3302      	adds	r3, #2
 8003468:	009b      	lsls	r3, r3, #2
 800346a:	18d3      	adds	r3, r2, r3
 800346c:	3302      	adds	r3, #2
 800346e:	781b      	ldrb	r3, [r3, #0]
 8003470:	b25b      	sxtb	r3, r3
 8003472:	0018      	movs	r0, r3
 8003474:	f7ff fb00 	bl	8002a78 <__aeabi_i2d>
 8003478:	2200      	movs	r2, #0
 800347a:	4b5b      	ldr	r3, [pc, #364]	; (80035e8 <tc_init+0x1c8>)
 800347c:	f7fe fcf0 	bl	8001e60 <__aeabi_dmul>
 8003480:	0003      	movs	r3, r0
 8003482:	000c      	movs	r4, r1
 8003484:	0018      	movs	r0, r3
 8003486:	0021      	movs	r1, r4
 8003488:	f7ff fbb4 	bl	8002bf4 <__aeabi_d2f>
 800348c:	1c01      	adds	r1, r0, #0
 800348e:	4b57      	ldr	r3, [pc, #348]	; (80035ec <tc_init+0x1cc>)
 8003490:	697a      	ldr	r2, [r7, #20]
 8003492:	0092      	lsls	r2, r2, #2
 8003494:	50d1      	str	r1, [r2, r3]
		for (int i=0;i<MAX_TC_CHANNELS;i++)
 8003496:	697b      	ldr	r3, [r7, #20]
 8003498:	3301      	adds	r3, #1
 800349a:	617b      	str	r3, [r7, #20]
 800349c:	697b      	ldr	r3, [r7, #20]
 800349e:	2b03      	cmp	r3, #3
 80034a0:	dddf      	ble.n	8003462 <tc_init+0x42>
		}

	}

	dbg_printf("cj_offset 0: %d", gBoardConfig.gConfig_tc.ch_conf[0].cj_offset);
 80034a2:	4b4c      	ldr	r3, [pc, #304]	; (80035d4 <tc_init+0x1b4>)
 80034a4:	7a9b      	ldrb	r3, [r3, #10]
 80034a6:	b25b      	sxtb	r3, r3
 80034a8:	001a      	movs	r2, r3
 80034aa:	4b51      	ldr	r3, [pc, #324]	; (80035f0 <tc_init+0x1d0>)
 80034ac:	0011      	movs	r1, r2
 80034ae:	0018      	movs	r0, r3
 80034b0:	f007 fc02 	bl	800acb8 <iprintf>
	dbg_printf("cj_offset 1: %d", gBoardConfig.gConfig_tc.ch_conf[1].cj_offset);
 80034b4:	4b47      	ldr	r3, [pc, #284]	; (80035d4 <tc_init+0x1b4>)
 80034b6:	7b9b      	ldrb	r3, [r3, #14]
 80034b8:	b25b      	sxtb	r3, r3
 80034ba:	001a      	movs	r2, r3
 80034bc:	4b4d      	ldr	r3, [pc, #308]	; (80035f4 <tc_init+0x1d4>)
 80034be:	0011      	movs	r1, r2
 80034c0:	0018      	movs	r0, r3
 80034c2:	f007 fbf9 	bl	800acb8 <iprintf>
	dbg_printf("cj_offset 2: %d", gBoardConfig.gConfig_tc.ch_conf[2].cj_offset);
 80034c6:	4b43      	ldr	r3, [pc, #268]	; (80035d4 <tc_init+0x1b4>)
 80034c8:	7c9b      	ldrb	r3, [r3, #18]
 80034ca:	b25b      	sxtb	r3, r3
 80034cc:	001a      	movs	r2, r3
 80034ce:	4b4a      	ldr	r3, [pc, #296]	; (80035f8 <tc_init+0x1d8>)
 80034d0:	0011      	movs	r1, r2
 80034d2:	0018      	movs	r0, r3
 80034d4:	f007 fbf0 	bl	800acb8 <iprintf>
	dbg_printf("cj_offset 3: %d", gBoardConfig.gConfig_tc.ch_conf[3].cj_offset);
 80034d8:	4b3e      	ldr	r3, [pc, #248]	; (80035d4 <tc_init+0x1b4>)
 80034da:	7d9b      	ldrb	r3, [r3, #22]
 80034dc:	b25b      	sxtb	r3, r3
 80034de:	001a      	movs	r2, r3
 80034e0:	4b46      	ldr	r3, [pc, #280]	; (80035fc <tc_init+0x1dc>)
 80034e2:	0011      	movs	r1, r2
 80034e4:	0018      	movs	r0, r3
 80034e6:	f007 fbe7 	bl	800acb8 <iprintf>
	dbg_printf("cr0 : %x", gBoardConfig.gConfig_tc.ch_conf[0].cr0);
 80034ea:	4b3a      	ldr	r3, [pc, #232]	; (80035d4 <tc_init+0x1b4>)
 80034ec:	7a1b      	ldrb	r3, [r3, #8]
 80034ee:	001a      	movs	r2, r3
 80034f0:	4b43      	ldr	r3, [pc, #268]	; (8003600 <tc_init+0x1e0>)
 80034f2:	0011      	movs	r1, r2
 80034f4:	0018      	movs	r0, r3
 80034f6:	f007 fbdf 	bl	800acb8 <iprintf>
	dbg_printf("cr1 : %x\r\n", gBoardConfig.gConfig_tc.ch_conf[0].cr1);
 80034fa:	4b36      	ldr	r3, [pc, #216]	; (80035d4 <tc_init+0x1b4>)
 80034fc:	7a5b      	ldrb	r3, [r3, #9]
 80034fe:	001a      	movs	r2, r3
 8003500:	4b40      	ldr	r3, [pc, #256]	; (8003604 <tc_init+0x1e4>)
 8003502:	0011      	movs	r1, r2
 8003504:	0018      	movs	r0, r3
 8003506:	f007 fbd7 	bl	800acb8 <iprintf>


	uint32_t try = 0;
 800350a:	2300      	movs	r3, #0
 800350c:	613b      	str	r3, [r7, #16]

	for (int i=0;i<MAX_TC_CHANNELS;i++)
 800350e:	2300      	movs	r3, #0
 8003510:	60fb      	str	r3, [r7, #12]
 8003512:	e057      	b.n	80035c4 <tc_init+0x1a4>
	{
		max31856_deselect(&tc[i]);
 8003514:	68fa      	ldr	r2, [r7, #12]
 8003516:	0013      	movs	r3, r2
 8003518:	005b      	lsls	r3, r3, #1
 800351a:	189b      	adds	r3, r3, r2
 800351c:	009b      	lsls	r3, r3, #2
 800351e:	4a3a      	ldr	r2, [pc, #232]	; (8003608 <tc_init+0x1e8>)
 8003520:	189b      	adds	r3, r3, r2
 8003522:	0018      	movs	r0, r3
 8003524:	f7ff fc21 	bl	8002d6a <max31856_deselect>
		HAL_Delay(10);
 8003528:	200a      	movs	r0, #10
 800352a:	f001 fff1 	bl	8005510 <HAL_Delay>

		try = 0;
 800352e:	2300      	movs	r3, #0
 8003530:	613b      	str	r3, [r7, #16]
		while(try < 20)
 8003532:	e041      	b.n	80035b8 <tc_init+0x198>
		{
			if (!max31856_init(&tc[i],gBoardConfig.gConfig_tc.ch_conf[i].cr0,gBoardConfig.gConfig_tc.ch_conf[i].cr1))
 8003534:	68fa      	ldr	r2, [r7, #12]
 8003536:	0013      	movs	r3, r2
 8003538:	005b      	lsls	r3, r3, #1
 800353a:	189b      	adds	r3, r3, r2
 800353c:	009b      	lsls	r3, r3, #2
 800353e:	4a32      	ldr	r2, [pc, #200]	; (8003608 <tc_init+0x1e8>)
 8003540:	1898      	adds	r0, r3, r2
 8003542:	4b24      	ldr	r3, [pc, #144]	; (80035d4 <tc_init+0x1b4>)
 8003544:	68fa      	ldr	r2, [r7, #12]
 8003546:	3202      	adds	r2, #2
 8003548:	0092      	lsls	r2, r2, #2
 800354a:	5cd1      	ldrb	r1, [r2, r3]
 800354c:	4a21      	ldr	r2, [pc, #132]	; (80035d4 <tc_init+0x1b4>)
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	3302      	adds	r3, #2
 8003552:	009b      	lsls	r3, r3, #2
 8003554:	18d3      	adds	r3, r2, r3
 8003556:	3301      	adds	r3, #1
 8003558:	781b      	ldrb	r3, [r3, #0]
 800355a:	001a      	movs	r2, r3
 800355c:	f7ff ff0a 	bl	8003374 <max31856_init>
 8003560:	1e03      	subs	r3, r0, #0
 8003562:	d11c      	bne.n	800359e <tc_init+0x17e>
			{
				if (!gExtCjEnabled)
 8003564:	4b1f      	ldr	r3, [pc, #124]	; (80035e4 <tc_init+0x1c4>)
 8003566:	781b      	ldrb	r3, [r3, #0]
 8003568:	2b00      	cmp	r3, #0
 800356a:	d110      	bne.n	800358e <tc_init+0x16e>
					max31856_wr_reg(&tc[i],MAX31856_CJTO,(unsigned char* )&gBoardConfig.gConfig_tc.ch_conf[i].cj_offset,1);
 800356c:	68fa      	ldr	r2, [r7, #12]
 800356e:	0013      	movs	r3, r2
 8003570:	005b      	lsls	r3, r3, #1
 8003572:	189b      	adds	r3, r3, r2
 8003574:	009b      	lsls	r3, r3, #2
 8003576:	4a24      	ldr	r2, [pc, #144]	; (8003608 <tc_init+0x1e8>)
 8003578:	1898      	adds	r0, r3, r2
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	3302      	adds	r3, #2
 800357e:	009a      	lsls	r2, r3, #2
 8003580:	4b14      	ldr	r3, [pc, #80]	; (80035d4 <tc_init+0x1b4>)
 8003582:	18d3      	adds	r3, r2, r3
 8003584:	1c9a      	adds	r2, r3, #2
 8003586:	2301      	movs	r3, #1
 8003588:	2109      	movs	r1, #9
 800358a:	f7ff fbfb 	bl	8002d84 <max31856_wr_reg>
				dbg_printf("TC Ch %d OK\n",i+1);
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	1c5a      	adds	r2, r3, #1
 8003592:	4b1e      	ldr	r3, [pc, #120]	; (800360c <tc_init+0x1ec>)
 8003594:	0011      	movs	r1, r2
 8003596:	0018      	movs	r0, r3
 8003598:	f007 fb8e 	bl	800acb8 <iprintf>
				break;
 800359c:	e00f      	b.n	80035be <tc_init+0x19e>
			}
			else
			{
				dbg_printf("TC Ch %d Fail\n",i+1);
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	1c5a      	adds	r2, r3, #1
 80035a2:	4b1b      	ldr	r3, [pc, #108]	; (8003610 <tc_init+0x1f0>)
 80035a4:	0011      	movs	r1, r2
 80035a6:	0018      	movs	r0, r3
 80035a8:	f007 fb86 	bl	800acb8 <iprintf>
			}
			HAL_Delay(10);
 80035ac:	200a      	movs	r0, #10
 80035ae:	f001 ffaf 	bl	8005510 <HAL_Delay>
			try++;
 80035b2:	693b      	ldr	r3, [r7, #16]
 80035b4:	3301      	adds	r3, #1
 80035b6:	613b      	str	r3, [r7, #16]
		while(try < 20)
 80035b8:	693b      	ldr	r3, [r7, #16]
 80035ba:	2b13      	cmp	r3, #19
 80035bc:	d9ba      	bls.n	8003534 <tc_init+0x114>
	for (int i=0;i<MAX_TC_CHANNELS;i++)
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	3301      	adds	r3, #1
 80035c2:	60fb      	str	r3, [r7, #12]
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	2b03      	cmp	r3, #3
 80035c8:	dda4      	ble.n	8003514 <tc_init+0xf4>
		}
	}

}
 80035ca:	46c0      	nop			; (mov r8, r8)
 80035cc:	46bd      	mov	sp, r7
 80035ce:	b007      	add	sp, #28
 80035d0:	bd90      	pop	{r4, r7, pc}
 80035d2:	46c0      	nop			; (mov r8, r8)
 80035d4:	200007cc 	.word	0x200007cc
 80035d8:	0800eb04 	.word	0x0800eb04
 80035dc:	0800e614 	.word	0x0800e614
 80035e0:	0800e620 	.word	0x0800e620
 80035e4:	20000384 	.word	0x20000384
 80035e8:	3fb00000 	.word	0x3fb00000
 80035ec:	20000860 	.word	0x20000860
 80035f0:	0800e638 	.word	0x0800e638
 80035f4:	0800e648 	.word	0x0800e648
 80035f8:	0800e658 	.word	0x0800e658
 80035fc:	0800e668 	.word	0x0800e668
 8003600:	0800e678 	.word	0x0800e678
 8003604:	0800e684 	.word	0x0800e684
 8003608:	20000108 	.word	0x20000108
 800360c:	0800e690 	.word	0x0800e690
 8003610:	0800e6a0 	.word	0x0800e6a0

08003614 <max31856_process>:


/*****************************************************************************/
void max31856_process()
{
 8003614:	b580      	push	{r7, lr}
 8003616:	b082      	sub	sp, #8
 8003618:	af00      	add	r7, sp, #0
	for (int i=0; i<MAX_TC_CHANNELS; i++)
 800361a:	2300      	movs	r3, #0
 800361c:	607b      	str	r3, [r7, #4]
 800361e:	e004      	b.n	800362a <max31856_process+0x16>
		max31856_nonmuxed_sample();
 8003620:	f7ff fcfe 	bl	8003020 <max31856_nonmuxed_sample>
	for (int i=0; i<MAX_TC_CHANNELS; i++)
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	3301      	adds	r3, #1
 8003628:	607b      	str	r3, [r7, #4]
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	2b03      	cmp	r3, #3
 800362e:	ddf7      	ble.n	8003620 <max31856_process+0xc>
}
 8003630:	46c0      	nop			; (mov r8, r8)
 8003632:	46bd      	mov	sp, r7
 8003634:	b002      	add	sp, #8
 8003636:	bd80      	pop	{r7, pc}

08003638 <bl_remapMemToSRAM>:
/*============================================================================*/
/* Implementation of functions                                                */
/*============================================================================*/

void bl_remapMemToSRAM( void )
{
 8003638:	b580      	push	{r7, lr}
 800363a:	b082      	sub	sp, #8
 800363c:	af00      	add	r7, sp, #0
	uint32_t size = 0;
 800363e:	2300      	movs	r3, #0
 8003640:	603b      	str	r3, [r7, #0]
	int32_t vecIndex = 0;
 8003642:	2300      	movs	r3, #0
 8003644:	607b      	str	r3, [r7, #4]
	static uint32_t  *app_start = &__APPLICATION_ISR_START;

	size = ((&__APPLICATION_ISR_END) - (&__APPLICATION_ISR_START));
 8003646:	4a12      	ldr	r2, [pc, #72]	; (8003690 <bl_remapMemToSRAM+0x58>)
 8003648:	4b12      	ldr	r3, [pc, #72]	; (8003694 <bl_remapMemToSRAM+0x5c>)
 800364a:	1ad3      	subs	r3, r2, r3
 800364c:	109b      	asrs	r3, r3, #2
 800364e:	603b      	str	r3, [r7, #0]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003650:	b672      	cpsid	i

	/** Remap Verctor Table and interrupts */
	__disable_irq();
	for(vecIndex = 0; vecIndex < size; vecIndex++){
 8003652:	2300      	movs	r3, #0
 8003654:	607b      	str	r3, [r7, #4]
 8003656:	e00c      	b.n	8003672 <bl_remapMemToSRAM+0x3a>
		VectorTable[vecIndex] = app_start[vecIndex];
 8003658:	4b0f      	ldr	r3, [pc, #60]	; (8003698 <bl_remapMemToSRAM+0x60>)
 800365a:	681a      	ldr	r2, [r3, #0]
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	009b      	lsls	r3, r3, #2
 8003660:	18d3      	adds	r3, r2, r3
 8003662:	6819      	ldr	r1, [r3, #0]
 8003664:	4b0d      	ldr	r3, [pc, #52]	; (800369c <bl_remapMemToSRAM+0x64>)
 8003666:	687a      	ldr	r2, [r7, #4]
 8003668:	0092      	lsls	r2, r2, #2
 800366a:	50d1      	str	r1, [r2, r3]
	for(vecIndex = 0; vecIndex < size; vecIndex++){
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	3301      	adds	r3, #1
 8003670:	607b      	str	r3, [r7, #4]
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	683a      	ldr	r2, [r7, #0]
 8003676:	429a      	cmp	r2, r3
 8003678:	d8ee      	bhi.n	8003658 <bl_remapMemToSRAM+0x20>
	}
	__HAL_SYSCFG_REMAPMEMORY_SRAM();
 800367a:	4b09      	ldr	r3, [pc, #36]	; (80036a0 <bl_remapMemToSRAM+0x68>)
 800367c:	681a      	ldr	r2, [r3, #0]
 800367e:	4b08      	ldr	r3, [pc, #32]	; (80036a0 <bl_remapMemToSRAM+0x68>)
 8003680:	2103      	movs	r1, #3
 8003682:	430a      	orrs	r2, r1
 8003684:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8003686:	b662      	cpsie	i
	__enable_irq();
}
 8003688:	46c0      	nop			; (mov r8, r8)
 800368a:	46bd      	mov	sp, r7
 800368c:	b002      	add	sp, #8
 800368e:	bd80      	pop	{r7, pc}
 8003690:	080000c0 	.word	0x080000c0
 8003694:	08000000 	.word	0x08000000
 8003698:	20000138 	.word	0x20000138
 800369c:	20000000 	.word	0x20000000
 80036a0:	40010000 	.word	0x40010000

080036a4 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 80036a4:	b580      	push	{r7, lr}
 80036a6:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80036a8:	f3bf 8f4f 	dsb	sy
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80036ac:	4b03      	ldr	r3, [pc, #12]	; (80036bc <__NVIC_SystemReset+0x18>)
 80036ae:	4a04      	ldr	r2, [pc, #16]	; (80036c0 <__NVIC_SystemReset+0x1c>)
 80036b0:	60da      	str	r2, [r3, #12]
 80036b2:	f3bf 8f4f 	dsb	sy
                 SCB_AIRCR_SYSRESETREQ_Msk);
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 80036b6:	46c0      	nop			; (mov r8, r8)
 80036b8:	e7fd      	b.n	80036b6 <__NVIC_SystemReset+0x12>
 80036ba:	46c0      	nop			; (mov r8, r8)
 80036bc:	e000ed00 	.word	0xe000ed00
 80036c0:	05fa0004 	.word	0x05fa0004

080036c4 <bus_cmd_both_read_handler>:
/*============================================================================*/
/* Implementation of functions                                                */
/*============================================================================*/

uint32_t bus_cmd_both_read_handler (uint8_t *rxData,uint16_t rxLen,uint8_t *txData,uint16_t *txLen)
{
 80036c4:	b580      	push	{r7, lr}
 80036c6:	b086      	sub	sp, #24
 80036c8:	af00      	add	r7, sp, #0
 80036ca:	60f8      	str	r0, [r7, #12]
 80036cc:	607a      	str	r2, [r7, #4]
 80036ce:	603b      	str	r3, [r7, #0]
 80036d0:	230a      	movs	r3, #10
 80036d2:	18fb      	adds	r3, r7, r3
 80036d4:	1c0a      	adds	r2, r1, #0
 80036d6:	801a      	strh	r2, [r3, #0]
	uint8_t *data = &txData[0];
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	617b      	str	r3, [r7, #20]
	*txLen = stmp3x_read_raw_buffered(data);
 80036dc:	697b      	ldr	r3, [r7, #20]
 80036de:	0018      	movs	r0, r3
 80036e0:	f001 fc6e 	bl	8004fc0 <stmp3x_read_raw_buffered>
 80036e4:	0003      	movs	r3, r0
 80036e6:	b29a      	uxth	r2, r3
 80036e8:	683b      	ldr	r3, [r7, #0]
 80036ea:	801a      	strh	r2, [r3, #0]
	data += 350;
 80036ec:	697b      	ldr	r3, [r7, #20]
 80036ee:	335f      	adds	r3, #95	; 0x5f
 80036f0:	33ff      	adds	r3, #255	; 0xff
 80036f2:	617b      	str	r3, [r7, #20]

	for (int i=0;i<MAX_TC_CHANNELS;i++)
 80036f4:	2300      	movs	r3, #0
 80036f6:	613b      	str	r3, [r7, #16]
 80036f8:	e00b      	b.n	8003712 <bus_cmd_both_read_handler+0x4e>
	{
		max31856_read_raw_buffered(i,data);
 80036fa:	693b      	ldr	r3, [r7, #16]
 80036fc:	697a      	ldr	r2, [r7, #20]
 80036fe:	0011      	movs	r1, r2
 8003700:	0018      	movs	r0, r3
 8003702:	f7ff fbc3 	bl	8002e8c <max31856_read_raw_buffered>
		data+=TC_CH_SAMPLE_SIZE;
 8003706:	697b      	ldr	r3, [r7, #20]
 8003708:	3306      	adds	r3, #6
 800370a:	617b      	str	r3, [r7, #20]
	for (int i=0;i<MAX_TC_CHANNELS;i++)
 800370c:	693b      	ldr	r3, [r7, #16]
 800370e:	3301      	adds	r3, #1
 8003710:	613b      	str	r3, [r7, #16]
 8003712:	693b      	ldr	r3, [r7, #16]
 8003714:	2b03      	cmp	r3, #3
 8003716:	ddf0      	ble.n	80036fa <bus_cmd_both_read_handler+0x36>
	}

	*txLen += TC_CH_SAMPLE_SIZE * MAX_TC_CHANNELS;
 8003718:	683b      	ldr	r3, [r7, #0]
 800371a:	881b      	ldrh	r3, [r3, #0]
 800371c:	3318      	adds	r3, #24
 800371e:	b29a      	uxth	r2, r3
 8003720:	683b      	ldr	r3, [r7, #0]
 8003722:	801a      	strh	r2, [r3, #0]

	return 0;
 8003724:	2300      	movs	r3, #0
}
 8003726:	0018      	movs	r0, r3
 8003728:	46bd      	mov	sp, r7
 800372a:	b006      	add	sp, #24
 800372c:	bd80      	pop	{r7, pc}

0800372e <bus_cmd_tc_read_handler>:
 * @param txData send msg
 * @param txLen send msg length
 * @return uint32_t 0
 */
uint32_t bus_cmd_tc_read_handler (uint8_t *rxData,uint16_t rxLen,uint8_t *txData,uint16_t *txLen)
{
 800372e:	b580      	push	{r7, lr}
 8003730:	b086      	sub	sp, #24
 8003732:	af00      	add	r7, sp, #0
 8003734:	60f8      	str	r0, [r7, #12]
 8003736:	607a      	str	r2, [r7, #4]
 8003738:	603b      	str	r3, [r7, #0]
 800373a:	230a      	movs	r3, #10
 800373c:	18fb      	adds	r3, r7, r3
 800373e:	1c0a      	adds	r2, r1, #0
 8003740:	801a      	strh	r2, [r3, #0]
	uint8_t *data = &txData[0];
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	617b      	str	r3, [r7, #20]
	for (int i=0;i<MAX_TC_CHANNELS;i++)
 8003746:	2300      	movs	r3, #0
 8003748:	613b      	str	r3, [r7, #16]
 800374a:	e00b      	b.n	8003764 <bus_cmd_tc_read_handler+0x36>
	{
		max31856_read_raw_buffered(i,data);
 800374c:	693b      	ldr	r3, [r7, #16]
 800374e:	697a      	ldr	r2, [r7, #20]
 8003750:	0011      	movs	r1, r2
 8003752:	0018      	movs	r0, r3
 8003754:	f7ff fb9a 	bl	8002e8c <max31856_read_raw_buffered>
		data+=TC_CH_SAMPLE_SIZE;
 8003758:	697b      	ldr	r3, [r7, #20]
 800375a:	3306      	adds	r3, #6
 800375c:	617b      	str	r3, [r7, #20]
	for (int i=0;i<MAX_TC_CHANNELS;i++)
 800375e:	693b      	ldr	r3, [r7, #16]
 8003760:	3301      	adds	r3, #1
 8003762:	613b      	str	r3, [r7, #16]
 8003764:	693b      	ldr	r3, [r7, #16]
 8003766:	2b03      	cmp	r3, #3
 8003768:	ddf0      	ble.n	800374c <bus_cmd_tc_read_handler+0x1e>
	}

	*txLen = TC_CH_SAMPLE_SIZE * MAX_TC_CHANNELS;
 800376a:	683b      	ldr	r3, [r7, #0]
 800376c:	2218      	movs	r2, #24
 800376e:	801a      	strh	r2, [r3, #0]

	return 0;
 8003770:	2300      	movs	r3, #0
}
 8003772:	0018      	movs	r0, r3
 8003774:	46bd      	mov	sp, r7
 8003776:	b006      	add	sp, #24
 8003778:	bd80      	pop	{r7, pc}

0800377a <bus_cmd_pa_read_handler>:
 * @param txData send msg
 * @param txLen send msg length
 * @return uint32_t 
 */
uint32_t bus_cmd_pa_read_handler (uint8_t *rxData,uint16_t rxLen,uint8_t *txData,uint16_t *txLen)
{
 800377a:	b580      	push	{r7, lr}
 800377c:	b086      	sub	sp, #24
 800377e:	af00      	add	r7, sp, #0
 8003780:	60f8      	str	r0, [r7, #12]
 8003782:	607a      	str	r2, [r7, #4]
 8003784:	603b      	str	r3, [r7, #0]
 8003786:	230a      	movs	r3, #10
 8003788:	18fb      	adds	r3, r7, r3
 800378a:	1c0a      	adds	r2, r1, #0
 800378c:	801a      	strh	r2, [r3, #0]
	uint8_t *data = &txData[0];
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	617b      	str	r3, [r7, #20]
	*txLen = stmp3x_read_raw_buffered(data);
 8003792:	697b      	ldr	r3, [r7, #20]
 8003794:	0018      	movs	r0, r3
 8003796:	f001 fc13 	bl	8004fc0 <stmp3x_read_raw_buffered>
 800379a:	0003      	movs	r3, r0
 800379c:	b29a      	uxth	r2, r3
 800379e:	683b      	ldr	r3, [r7, #0]
 80037a0:	801a      	strh	r2, [r3, #0]
	return 0;
 80037a2:	2300      	movs	r3, #0
}
 80037a4:	0018      	movs	r0, r3
 80037a6:	46bd      	mov	sp, r7
 80037a8:	b006      	add	sp, #24
 80037aa:	bd80      	pop	{r7, pc}

080037ac <bus_cmd_ping_handler>:

/******************************************************************************/

uint32_t bus_cmd_ping_handler (uint8_t *rxData,uint16_t rxLen,uint8_t *txData,uint16_t *txLen)
{
 80037ac:	b580      	push	{r7, lr}
 80037ae:	b084      	sub	sp, #16
 80037b0:	af00      	add	r7, sp, #0
 80037b2:	60f8      	str	r0, [r7, #12]
 80037b4:	607a      	str	r2, [r7, #4]
 80037b6:	603b      	str	r3, [r7, #0]
 80037b8:	230a      	movs	r3, #10
 80037ba:	18fb      	adds	r3, r7, r3
 80037bc:	1c0a      	adds	r2, r1, #0
 80037be:	801a      	strh	r2, [r3, #0]
	return 0;
 80037c0:	2300      	movs	r3, #0
}
 80037c2:	0018      	movs	r0, r3
 80037c4:	46bd      	mov	sp, r7
 80037c6:	b004      	add	sp, #16
 80037c8:	bd80      	pop	{r7, pc}

080037ca <bus_cmd_tc_conf_read_handler>:

/******************************************************************************/

uint32_t bus_cmd_tc_conf_read_handler (uint8_t *rxData,uint16_t rxLen,uint8_t *txData,uint16_t *txLen)
{
 80037ca:	b580      	push	{r7, lr}
 80037cc:	b084      	sub	sp, #16
 80037ce:	af00      	add	r7, sp, #0
 80037d0:	60f8      	str	r0, [r7, #12]
 80037d2:	607a      	str	r2, [r7, #4]
 80037d4:	603b      	str	r3, [r7, #0]
 80037d6:	230a      	movs	r3, #10
 80037d8:	18fb      	adds	r3, r7, r3
 80037da:	1c0a      	adds	r2, r1, #0
 80037dc:	801a      	strh	r2, [r3, #0]
	return 0;
 80037de:	2300      	movs	r3, #0
}
 80037e0:	0018      	movs	r0, r3
 80037e2:	46bd      	mov	sp, r7
 80037e4:	b004      	add	sp, #16
 80037e6:	bd80      	pop	{r7, pc}

080037e8 <bus_cmd_tc_conf_write_handler>:

/******************************************************************************/

uint32_t bus_cmd_tc_conf_write_handler (uint8_t *rxData,uint16_t rxLen,uint8_t *txData,uint16_t *txLen)
{
 80037e8:	b580      	push	{r7, lr}
 80037ea:	b084      	sub	sp, #16
 80037ec:	af00      	add	r7, sp, #0
 80037ee:	60f8      	str	r0, [r7, #12]
 80037f0:	607a      	str	r2, [r7, #4]
 80037f2:	603b      	str	r3, [r7, #0]
 80037f4:	230a      	movs	r3, #10
 80037f6:	18fb      	adds	r3, r7, r3
 80037f8:	1c0a      	adds	r2, r1, #0
 80037fa:	801a      	strh	r2, [r3, #0]
	return 0;
 80037fc:	2300      	movs	r3, #0
}
 80037fe:	0018      	movs	r0, r3
 8003800:	46bd      	mov	sp, r7
 8003802:	b004      	add	sp, #16
 8003804:	bd80      	pop	{r7, pc}

08003806 <bus_cmd_pa_conf_read_handler>:

/******************************************************************************/

uint32_t bus_cmd_pa_conf_read_handler (uint8_t *rxData,uint16_t rxLen,uint8_t *txData,uint16_t *txLen)
{
 8003806:	b580      	push	{r7, lr}
 8003808:	b084      	sub	sp, #16
 800380a:	af00      	add	r7, sp, #0
 800380c:	60f8      	str	r0, [r7, #12]
 800380e:	607a      	str	r2, [r7, #4]
 8003810:	603b      	str	r3, [r7, #0]
 8003812:	230a      	movs	r3, #10
 8003814:	18fb      	adds	r3, r7, r3
 8003816:	1c0a      	adds	r2, r1, #0
 8003818:	801a      	strh	r2, [r3, #0]
	return 0;
 800381a:	2300      	movs	r3, #0
}
 800381c:	0018      	movs	r0, r3
 800381e:	46bd      	mov	sp, r7
 8003820:	b004      	add	sp, #16
 8003822:	bd80      	pop	{r7, pc}

08003824 <bus_cmd_pa_conf_write_handler>:

/******************************************************************************/

uint32_t bus_cmd_pa_conf_write_handler (uint8_t *rxData,uint16_t rxLen,uint8_t *txData,uint16_t *txLen)
{
 8003824:	b580      	push	{r7, lr}
 8003826:	b084      	sub	sp, #16
 8003828:	af00      	add	r7, sp, #0
 800382a:	60f8      	str	r0, [r7, #12]
 800382c:	607a      	str	r2, [r7, #4]
 800382e:	603b      	str	r3, [r7, #0]
 8003830:	230a      	movs	r3, #10
 8003832:	18fb      	adds	r3, r7, r3
 8003834:	1c0a      	adds	r2, r1, #0
 8003836:	801a      	strh	r2, [r3, #0]
	return 0;
 8003838:	2300      	movs	r3, #0
}
 800383a:	0018      	movs	r0, r3
 800383c:	46bd      	mov	sp, r7
 800383e:	b004      	add	sp, #16
 8003840:	bd80      	pop	{r7, pc}

08003842 <bus_cmd_read_info_handler>:

/******************************************************************************/

uint32_t bus_cmd_read_info_handler (uint8_t *rxData,uint16_t rxLen,uint8_t *txData,uint16_t *txLen)
{
 8003842:	b580      	push	{r7, lr}
 8003844:	b084      	sub	sp, #16
 8003846:	af00      	add	r7, sp, #0
 8003848:	60f8      	str	r0, [r7, #12]
 800384a:	607a      	str	r2, [r7, #4]
 800384c:	603b      	str	r3, [r7, #0]
 800384e:	230a      	movs	r3, #10
 8003850:	18fb      	adds	r3, r7, r3
 8003852:	1c0a      	adds	r2, r1, #0
 8003854:	801a      	strh	r2, [r3, #0]
	return 0;
 8003856:	2300      	movs	r3, #0
}
 8003858:	0018      	movs	r0, r3
 800385a:	46bd      	mov	sp, r7
 800385c:	b004      	add	sp, #16
 800385e:	bd80      	pop	{r7, pc}

08003860 <rt_bus_cmd_enter_bootloader>:
 * @param txData send msg
 * @param txLen send msg length
 * @return uint32_t 0
 */
uint32_t rt_bus_cmd_enter_bootloader (uint8_t *rxData,uint16_t rxLen,uint8_t *txData,uint16_t *txLen)
{
 8003860:	b580      	push	{r7, lr}
 8003862:	b084      	sub	sp, #16
 8003864:	af00      	add	r7, sp, #0
 8003866:	60f8      	str	r0, [r7, #12]
 8003868:	607a      	str	r2, [r7, #4]
 800386a:	603b      	str	r3, [r7, #0]
 800386c:	230a      	movs	r3, #10
 800386e:	18fb      	adds	r3, r7, r3
 8003870:	1c0a      	adds	r2, r1, #0
 8003872:	801a      	strh	r2, [r3, #0]
	//bus_entering_bootlaoder_hook();
	enterBL = 1;
 8003874:	4b03      	ldr	r3, [pc, #12]	; (8003884 <rt_bus_cmd_enter_bootloader+0x24>)
 8003876:	2201      	movs	r2, #1
 8003878:	701a      	strb	r2, [r3, #0]

	return 0;
 800387a:	2300      	movs	r3, #0
}
 800387c:	0018      	movs	r0, r3
 800387e:	46bd      	mov	sp, r7
 8003880:	b004      	add	sp, #16
 8003882:	bd80      	pop	{r7, pc}
 8003884:	20000392 	.word	0x20000392

08003888 <rt_bus_cmd_reset>:
 * @param txData send msg
 * @param txLen send msg length
 * @return uint32_t 
 */
uint32_t rt_bus_cmd_reset (uint8_t *rxData,uint16_t rxLen,uint8_t *txData,uint16_t *txLen)
{
 8003888:	b580      	push	{r7, lr}
 800388a:	b084      	sub	sp, #16
 800388c:	af00      	add	r7, sp, #0
 800388e:	60f8      	str	r0, [r7, #12]
 8003890:	607a      	str	r2, [r7, #4]
 8003892:	603b      	str	r3, [r7, #0]
 8003894:	230a      	movs	r3, #10
 8003896:	18fb      	adds	r3, r7, r3
 8003898:	1c0a      	adds	r2, r1, #0
 800389a:	801a      	strh	r2, [r3, #0]
	iapMailbox[0] = 0;
 800389c:	4b03      	ldr	r3, [pc, #12]	; (80038ac <rt_bus_cmd_reset+0x24>)
 800389e:	2200      	movs	r2, #0
 80038a0:	601a      	str	r2, [r3, #0]
	iapMailbox[1] = 0;
 80038a2:	4b02      	ldr	r3, [pc, #8]	; (80038ac <rt_bus_cmd_reset+0x24>)
 80038a4:	2200      	movs	r2, #0
 80038a6:	605a      	str	r2, [r3, #4]
	//bus_reseting_hook();
	NVIC_SystemReset();
 80038a8:	f7ff fefc 	bl	80036a4 <__NVIC_SystemReset>
 80038ac:	20000100 	.word	0x20000100

080038b0 <rt_bus_cmd_bl_stay>:
 * @param txData send msg
 * @param txLen send msg length
 * @return uint32_t 
 */
uint32_t rt_bus_cmd_bl_stay (uint8_t *rxData,uint16_t rxLen,uint8_t *txData,uint16_t *txLen)
{
 80038b0:	b580      	push	{r7, lr}
 80038b2:	b084      	sub	sp, #16
 80038b4:	af00      	add	r7, sp, #0
 80038b6:	60f8      	str	r0, [r7, #12]
 80038b8:	607a      	str	r2, [r7, #4]
 80038ba:	603b      	str	r3, [r7, #0]
 80038bc:	230a      	movs	r3, #10
 80038be:	18fb      	adds	r3, r7, r3
 80038c0:	1c0a      	adds	r2, r1, #0
 80038c2:	801a      	strh	r2, [r3, #0]
	*txData = 0;
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	2200      	movs	r2, #0
 80038c8:	701a      	strb	r2, [r3, #0]
	txData[1] = 0;
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	3301      	adds	r3, #1
 80038ce:	2200      	movs	r2, #0
 80038d0:	701a      	strb	r2, [r3, #0]
	*txLen = 2;
 80038d2:	683b      	ldr	r3, [r7, #0]
 80038d4:	2202      	movs	r2, #2
 80038d6:	801a      	strh	r2, [r3, #0]
	return 0;
 80038d8:	2300      	movs	r3, #0
}
 80038da:	0018      	movs	r0, r3
 80038dc:	46bd      	mov	sp, r7
 80038de:	b004      	add	sp, #16
 80038e0:	bd80      	pop	{r7, pc}

080038e2 <rt_bus_cmd_bl_read_handler>:


/******************************************************************************/

uint32_t rt_bus_cmd_bl_read_handler (uint8_t *rxData,uint16_t rxLen,uint8_t *txData,uint16_t *txLen)
{
 80038e2:	b580      	push	{r7, lr}
 80038e4:	b084      	sub	sp, #16
 80038e6:	af00      	add	r7, sp, #0
 80038e8:	60f8      	str	r0, [r7, #12]
 80038ea:	607a      	str	r2, [r7, #4]
 80038ec:	603b      	str	r3, [r7, #0]
 80038ee:	230a      	movs	r3, #10
 80038f0:	18fb      	adds	r3, r7, r3
 80038f2:	1c0a      	adds	r2, r1, #0
 80038f4:	801a      	strh	r2, [r3, #0]
	return 0;
 80038f6:	2300      	movs	r3, #0
}
 80038f8:	0018      	movs	r0, r3
 80038fa:	46bd      	mov	sp, r7
 80038fc:	b004      	add	sp, #16
 80038fe:	bd80      	pop	{r7, pc}

08003900 <rt_bus_cmd_bl_write_handler>:

/******************************************************************************/
uint32_t rt_bus_cmd_bl_write_handler (uint8_t *rxData,uint16_t rxLen,uint8_t *txData,uint16_t *txLen)
{
 8003900:	b580      	push	{r7, lr}
 8003902:	b084      	sub	sp, #16
 8003904:	af00      	add	r7, sp, #0
 8003906:	60f8      	str	r0, [r7, #12]
 8003908:	607a      	str	r2, [r7, #4]
 800390a:	603b      	str	r3, [r7, #0]
 800390c:	230a      	movs	r3, #10
 800390e:	18fb      	adds	r3, r7, r3
 8003910:	1c0a      	adds	r2, r1, #0
 8003912:	801a      	strh	r2, [r3, #0]

	return 0;
 8003914:	2300      	movs	r3, #0
}
 8003916:	0018      	movs	r0, r3
 8003918:	46bd      	mov	sp, r7
 800391a:	b004      	add	sp, #16
 800391c:	bd80      	pop	{r7, pc}

0800391e <rt_bus_cmd_bl_erase_handler>:

/******************************************************************************/

uint32_t rt_bus_cmd_bl_erase_handler (uint8_t *rxData,uint16_t rxLen,uint8_t *txData,uint16_t *txLen)
{
 800391e:	b580      	push	{r7, lr}
 8003920:	b084      	sub	sp, #16
 8003922:	af00      	add	r7, sp, #0
 8003924:	60f8      	str	r0, [r7, #12]
 8003926:	607a      	str	r2, [r7, #4]
 8003928:	603b      	str	r3, [r7, #0]
 800392a:	230a      	movs	r3, #10
 800392c:	18fb      	adds	r3, r7, r3
 800392e:	1c0a      	adds	r2, r1, #0
 8003930:	801a      	strh	r2, [r3, #0]

	return 0;
 8003932:	2300      	movs	r3, #0
}
 8003934:	0018      	movs	r0, r3
 8003936:	46bd      	mov	sp, r7
 8003938:	b004      	add	sp, #16
 800393a:	bd80      	pop	{r7, pc}

0800393c <crc_ccitt_byte>:
};

/******************************************************************************/

static inline unsigned short crc_ccitt_byte(uint16_t crc, const uint8_t c)
{
 800393c:	b580      	push	{r7, lr}
 800393e:	b082      	sub	sp, #8
 8003940:	af00      	add	r7, sp, #0
 8003942:	0002      	movs	r2, r0
 8003944:	1dbb      	adds	r3, r7, #6
 8003946:	801a      	strh	r2, [r3, #0]
 8003948:	1d7b      	adds	r3, r7, #5
 800394a:	1c0a      	adds	r2, r1, #0
 800394c:	701a      	strb	r2, [r3, #0]
	return (crc >> 8) ^ crc_ccitt_table[(crc ^ c) & 0xff];
 800394e:	1dbb      	adds	r3, r7, #6
 8003950:	881b      	ldrh	r3, [r3, #0]
 8003952:	0a1b      	lsrs	r3, r3, #8
 8003954:	b29a      	uxth	r2, r3
 8003956:	1dbb      	adds	r3, r7, #6
 8003958:	8819      	ldrh	r1, [r3, #0]
 800395a:	1d7b      	adds	r3, r7, #5
 800395c:	781b      	ldrb	r3, [r3, #0]
 800395e:	404b      	eors	r3, r1
 8003960:	21ff      	movs	r1, #255	; 0xff
 8003962:	4019      	ands	r1, r3
 8003964:	4b04      	ldr	r3, [pc, #16]	; (8003978 <crc_ccitt_byte+0x3c>)
 8003966:	0049      	lsls	r1, r1, #1
 8003968:	5acb      	ldrh	r3, [r1, r3]
 800396a:	4053      	eors	r3, r2
 800396c:	b29b      	uxth	r3, r3
}
 800396e:	0018      	movs	r0, r3
 8003970:	46bd      	mov	sp, r7
 8003972:	b002      	add	sp, #8
 8003974:	bd80      	pop	{r7, pc}
 8003976:	46c0      	nop			; (mov r8, r8)
 8003978:	0800e904 	.word	0x0800e904

0800397c <crc16>:

/******************************************************************************/

unsigned short crc16(unsigned char *data_p, unsigned short length)
{
 800397c:	b580      	push	{r7, lr}
 800397e:	b084      	sub	sp, #16
 8003980:	af00      	add	r7, sp, #0
 8003982:	6078      	str	r0, [r7, #4]
 8003984:	000a      	movs	r2, r1
 8003986:	1cbb      	adds	r3, r7, #2
 8003988:	801a      	strh	r2, [r3, #0]
	unsigned int crc = 0x0000;
 800398a:	2300      	movs	r3, #0
 800398c:	60fb      	str	r3, [r7, #12]
	while (length--)
 800398e:	e00a      	b.n	80039a6 <crc16+0x2a>
		crc = crc_ccitt_byte(crc, *data_p++);
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	b298      	uxth	r0, r3
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	1c5a      	adds	r2, r3, #1
 8003998:	607a      	str	r2, [r7, #4]
 800399a:	781b      	ldrb	r3, [r3, #0]
 800399c:	0019      	movs	r1, r3
 800399e:	f7ff ffcd 	bl	800393c <crc_ccitt_byte>
 80039a2:	0003      	movs	r3, r0
 80039a4:	60fb      	str	r3, [r7, #12]
	while (length--)
 80039a6:	1cbb      	adds	r3, r7, #2
 80039a8:	881b      	ldrh	r3, [r3, #0]
 80039aa:	1cba      	adds	r2, r7, #2
 80039ac:	1e59      	subs	r1, r3, #1
 80039ae:	8011      	strh	r1, [r2, #0]
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d1ed      	bne.n	8003990 <crc16+0x14>
	return (crc>>8) | (crc<<8);;
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	0a1b      	lsrs	r3, r3, #8
 80039b8:	b29a      	uxth	r2, r3
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	b29b      	uxth	r3, r3
 80039be:	021b      	lsls	r3, r3, #8
 80039c0:	b29b      	uxth	r3, r3
 80039c2:	4313      	orrs	r3, r2
 80039c4:	b29b      	uxth	r3, r3
}
 80039c6:	0018      	movs	r0, r3
 80039c8:	46bd      	mov	sp, r7
 80039ca:	b004      	add	sp, #16
 80039cc:	bd80      	pop	{r7, pc}
	...

080039d0 <bus_frame_pack>:
 * @brief SPI send/receive data format. Received from VTS bus communication
 * @param cmd message command type
 * @param datalength message length
 */
void bus_frame_pack(uint8_t cmd, uint16_t *datalength)
{
 80039d0:	b5b0      	push	{r4, r5, r7, lr}
 80039d2:	b084      	sub	sp, #16
 80039d4:	af00      	add	r7, sp, #0
 80039d6:	0002      	movs	r2, r0
 80039d8:	6039      	str	r1, [r7, #0]
 80039da:	1dfb      	adds	r3, r7, #7
 80039dc:	701a      	strb	r2, [r3, #0]
	uint16_t cCRC = 0;
 80039de:	210e      	movs	r1, #14
 80039e0:	187b      	adds	r3, r7, r1
 80039e2:	2200      	movs	r2, #0
 80039e4:	801a      	strh	r2, [r3, #0]

	spiTxBuffer[0] = PRT_STX;
 80039e6:	4b1d      	ldr	r3, [pc, #116]	; (8003a5c <bus_frame_pack+0x8c>)
 80039e8:	2201      	movs	r2, #1
 80039ea:	701a      	strb	r2, [r3, #0]

	//txBuffer[1] = (uBusId & 0xFF00)>>8;
	//txBuffer[2] = (uBusId & 0x00FF);

	spiTxBuffer[3] = (((*datalength)+1) & 0xFF00)>>8;
 80039ec:	683b      	ldr	r3, [r7, #0]
 80039ee:	881b      	ldrh	r3, [r3, #0]
 80039f0:	3301      	adds	r3, #1
 80039f2:	121b      	asrs	r3, r3, #8
 80039f4:	b2da      	uxtb	r2, r3
 80039f6:	4b19      	ldr	r3, [pc, #100]	; (8003a5c <bus_frame_pack+0x8c>)
 80039f8:	70da      	strb	r2, [r3, #3]
	spiTxBuffer[4] = (((*datalength)+1) & 0xFF);
 80039fa:	683b      	ldr	r3, [r7, #0]
 80039fc:	881b      	ldrh	r3, [r3, #0]
 80039fe:	b2db      	uxtb	r3, r3
 8003a00:	3301      	adds	r3, #1
 8003a02:	b2da      	uxtb	r2, r3
 8003a04:	4b15      	ldr	r3, [pc, #84]	; (8003a5c <bus_frame_pack+0x8c>)
 8003a06:	711a      	strb	r2, [r3, #4]

	spiTxBuffer[5] = cmd;
 8003a08:	4b14      	ldr	r3, [pc, #80]	; (8003a5c <bus_frame_pack+0x8c>)
 8003a0a:	1dfa      	adds	r2, r7, #7
 8003a0c:	7812      	ldrb	r2, [r2, #0]
 8003a0e:	715a      	strb	r2, [r3, #5]

	cCRC =  crc16(&spiTxBuffer[PRT_AD_MSB_IDX], MAX_SPI_DATA - 4);
 8003a10:	000d      	movs	r5, r1
 8003a12:	187c      	adds	r4, r7, r1
 8003a14:	23fe      	movs	r3, #254	; 0xfe
 8003a16:	005a      	lsls	r2, r3, #1
 8003a18:	4b11      	ldr	r3, [pc, #68]	; (8003a60 <bus_frame_pack+0x90>)
 8003a1a:	0011      	movs	r1, r2
 8003a1c:	0018      	movs	r0, r3
 8003a1e:	f7ff ffad 	bl	800397c <crc16>
 8003a22:	0003      	movs	r3, r0
 8003a24:	8023      	strh	r3, [r4, #0]

	spiTxBuffer[MAX_SPI_DATA - 3] = (cCRC & 0xFF00)>>8;
 8003a26:	0029      	movs	r1, r5
 8003a28:	0008      	movs	r0, r1
 8003a2a:	187b      	adds	r3, r7, r1
 8003a2c:	881b      	ldrh	r3, [r3, #0]
 8003a2e:	0a1b      	lsrs	r3, r3, #8
 8003a30:	b29b      	uxth	r3, r3
 8003a32:	b2d9      	uxtb	r1, r3
 8003a34:	4a09      	ldr	r2, [pc, #36]	; (8003a5c <bus_frame_pack+0x8c>)
 8003a36:	23fe      	movs	r3, #254	; 0xfe
 8003a38:	33ff      	adds	r3, #255	; 0xff
 8003a3a:	54d1      	strb	r1, [r2, r3]
	spiTxBuffer[MAX_SPI_DATA - 2] = (cCRC & 0x00FF);
 8003a3c:	0001      	movs	r1, r0
 8003a3e:	187b      	adds	r3, r7, r1
 8003a40:	881b      	ldrh	r3, [r3, #0]
 8003a42:	b2d9      	uxtb	r1, r3
 8003a44:	4a05      	ldr	r2, [pc, #20]	; (8003a5c <bus_frame_pack+0x8c>)
 8003a46:	23ff      	movs	r3, #255	; 0xff
 8003a48:	005b      	lsls	r3, r3, #1
 8003a4a:	54d1      	strb	r1, [r2, r3]
	spiTxBuffer[MAX_SPI_DATA - 1] = PRT_ETX;
 8003a4c:	4b03      	ldr	r3, [pc, #12]	; (8003a5c <bus_frame_pack+0x8c>)
 8003a4e:	4a05      	ldr	r2, [pc, #20]	; (8003a64 <bus_frame_pack+0x94>)
 8003a50:	2103      	movs	r1, #3
 8003a52:	5499      	strb	r1, [r3, r2]
}
 8003a54:	46c0      	nop			; (mov r8, r8)
 8003a56:	46bd      	mov	sp, r7
 8003a58:	b004      	add	sp, #16
 8003a5a:	bdb0      	pop	{r4, r5, r7, pc}
 8003a5c:	20000870 	.word	0x20000870
 8003a60:	20000871 	.word	0x20000871
 8003a64:	000001ff 	.word	0x000001ff

08003a68 <bus_process>:
/******************************************************************************/



void bus_process(void)
{
 8003a68:	b5b0      	push	{r4, r5, r7, lr}
 8003a6a:	b086      	sub	sp, #24
 8003a6c:	af02      	add	r7, sp, #8
	if (espMsgRcvd)
 8003a6e:	4b59      	ldr	r3, [pc, #356]	; (8003bd4 <bus_process+0x16c>)
 8003a70:	781b      	ldrb	r3, [r3, #0]
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d100      	bne.n	8003a78 <bus_process+0x10>
 8003a76:	e0a8      	b.n	8003bca <bus_process+0x162>
	{
		uint16_t calc_CRC = 0;
 8003a78:	2308      	movs	r3, #8
 8003a7a:	18fb      	adds	r3, r7, r3
 8003a7c:	2200      	movs	r2, #0
 8003a7e:	801a      	strh	r2, [r3, #0]
		uint16_t txSize = 0;
 8003a80:	1dbb      	adds	r3, r7, #6
 8003a82:	2200      	movs	r2, #0
 8003a84:	801a      	strh	r2, [r3, #0]

		memset(spiTxBuffer, 0, MAX_SPI_DATA);
 8003a86:	2380      	movs	r3, #128	; 0x80
 8003a88:	009a      	lsls	r2, r3, #2
 8003a8a:	4b53      	ldr	r3, [pc, #332]	; (8003bd8 <bus_process+0x170>)
 8003a8c:	2100      	movs	r1, #0
 8003a8e:	0018      	movs	r0, r3
 8003a90:	f006 faae 	bl	8009ff0 <memset>
		dbg_printf("[0] : %d - [1] : %d - cmd[5] : %d - [511] : %d\r\n", spiRxBuffer[0], spiRxBuffer[1], spiRxBuffer[5], spiRxBuffer[511]);
 8003a94:	4b51      	ldr	r3, [pc, #324]	; (8003bdc <bus_process+0x174>)
 8003a96:	781b      	ldrb	r3, [r3, #0]
 8003a98:	0019      	movs	r1, r3
 8003a9a:	4b50      	ldr	r3, [pc, #320]	; (8003bdc <bus_process+0x174>)
 8003a9c:	785b      	ldrb	r3, [r3, #1]
 8003a9e:	001c      	movs	r4, r3
 8003aa0:	4b4e      	ldr	r3, [pc, #312]	; (8003bdc <bus_process+0x174>)
 8003aa2:	795b      	ldrb	r3, [r3, #5]
 8003aa4:	001d      	movs	r5, r3
 8003aa6:	4b4d      	ldr	r3, [pc, #308]	; (8003bdc <bus_process+0x174>)
 8003aa8:	4a4d      	ldr	r2, [pc, #308]	; (8003be0 <bus_process+0x178>)
 8003aaa:	5c9b      	ldrb	r3, [r3, r2]
 8003aac:	484d      	ldr	r0, [pc, #308]	; (8003be4 <bus_process+0x17c>)
 8003aae:	9300      	str	r3, [sp, #0]
 8003ab0:	002b      	movs	r3, r5
 8003ab2:	0022      	movs	r2, r4
 8003ab4:	f007 f900 	bl	800acb8 <iprintf>
		spiTxBuffer[511] = 0x3;
 8003ab8:	4b47      	ldr	r3, [pc, #284]	; (8003bd8 <bus_process+0x170>)
 8003aba:	4a49      	ldr	r2, [pc, #292]	; (8003be0 <bus_process+0x178>)
 8003abc:	2103      	movs	r1, #3
 8003abe:	5499      	strb	r1, [r3, r2]

		if ((spiRxBuffer[PRT_STX_IDX] == PRT_STX) && spiRxBuffer[MAX_SPI_DATA - PRT_ETX_LEFT_IDX] == PRT_ETX)
 8003ac0:	4b46      	ldr	r3, [pc, #280]	; (8003bdc <bus_process+0x174>)
 8003ac2:	781b      	ldrb	r3, [r3, #0]
 8003ac4:	2b01      	cmp	r3, #1
 8003ac6:	d155      	bne.n	8003b74 <bus_process+0x10c>
 8003ac8:	4b44      	ldr	r3, [pc, #272]	; (8003bdc <bus_process+0x174>)
 8003aca:	4a45      	ldr	r2, [pc, #276]	; (8003be0 <bus_process+0x178>)
 8003acc:	5c9b      	ldrb	r3, [r3, r2]
 8003ace:	2b03      	cmp	r3, #3
 8003ad0:	d150      	bne.n	8003b74 <bus_process+0x10c>
		{
			calc_CRC = crc16(&spiRxBuffer[PRT_AD_MSB_IDX], MAX_SPI_DATA-4);
 8003ad2:	23fe      	movs	r3, #254	; 0xfe
 8003ad4:	005a      	lsls	r2, r3, #1
 8003ad6:	4b44      	ldr	r3, [pc, #272]	; (8003be8 <bus_process+0x180>)
 8003ad8:	0011      	movs	r1, r2
 8003ada:	0018      	movs	r0, r3
 8003adc:	f7ff ff4e 	bl	800397c <crc16>
 8003ae0:	0003      	movs	r3, r0
 8003ae2:	001a      	movs	r2, r3
 8003ae4:	2108      	movs	r1, #8
 8003ae6:	187b      	adds	r3, r7, r1
 8003ae8:	801a      	strh	r2, [r3, #0]
			if (memcmp(&spiRxBuffer[MAX_SPI_DATA-3],&calc_CRC,2)==0)
 8003aea:	1879      	adds	r1, r7, r1
 8003aec:	4b3f      	ldr	r3, [pc, #252]	; (8003bec <bus_process+0x184>)
 8003aee:	2202      	movs	r2, #2
 8003af0:	0018      	movs	r0, r3
 8003af2:	f006 fa65 	bl	8009fc0 <memcmp>
 8003af6:	1e03      	subs	r3, r0, #0
 8003af8:	d135      	bne.n	8003b66 <bus_process+0xfe>
			{
				for (int i=0;i<gCommandCount ;i++)
 8003afa:	2300      	movs	r3, #0
 8003afc:	60fb      	str	r3, [r7, #12]
 8003afe:	e02e      	b.n	8003b5e <bus_process+0xf6>
				{
					if (commands[i].cmd == spiRxBuffer[PRT_CMD_IDX])
 8003b00:	4b3b      	ldr	r3, [pc, #236]	; (8003bf0 <bus_process+0x188>)
 8003b02:	68fa      	ldr	r2, [r7, #12]
 8003b04:	00d2      	lsls	r2, r2, #3
 8003b06:	5cd2      	ldrb	r2, [r2, r3]
 8003b08:	4b34      	ldr	r3, [pc, #208]	; (8003bdc <bus_process+0x174>)
 8003b0a:	795b      	ldrb	r3, [r3, #5]
 8003b0c:	429a      	cmp	r2, r3
 8003b0e:	d123      	bne.n	8003b58 <bus_process+0xf0>
					{
						uint8_t ret = commands[i].handler(&spiRxBuffer[PRT_DATA_S_IDX], MAX_SPI_DATA, &spiTxBuffer[PRT_DATA_S_IDX+1], &txSize);
 8003b10:	4a37      	ldr	r2, [pc, #220]	; (8003bf0 <bus_process+0x188>)
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	00db      	lsls	r3, r3, #3
 8003b16:	18d3      	adds	r3, r2, r3
 8003b18:	3304      	adds	r3, #4
 8003b1a:	681c      	ldr	r4, [r3, #0]
 8003b1c:	1dbd      	adds	r5, r7, #6
 8003b1e:	4a35      	ldr	r2, [pc, #212]	; (8003bf4 <bus_process+0x18c>)
 8003b20:	2380      	movs	r3, #128	; 0x80
 8003b22:	0099      	lsls	r1, r3, #2
 8003b24:	4834      	ldr	r0, [pc, #208]	; (8003bf8 <bus_process+0x190>)
 8003b26:	002b      	movs	r3, r5
 8003b28:	47a0      	blx	r4
 8003b2a:	0002      	movs	r2, r0
 8003b2c:	230b      	movs	r3, #11
 8003b2e:	18fb      	adds	r3, r7, r3
 8003b30:	701a      	strb	r2, [r3, #0]

						spiTxBuffer[PRT_DATA_S_IDX] = PRT_ACK;
 8003b32:	4b29      	ldr	r3, [pc, #164]	; (8003bd8 <bus_process+0x170>)
 8003b34:	2200      	movs	r2, #0
 8003b36:	719a      	strb	r2, [r3, #6]
						txSize ++;
 8003b38:	1dbb      	adds	r3, r7, #6
 8003b3a:	881b      	ldrh	r3, [r3, #0]
 8003b3c:	3301      	adds	r3, #1
 8003b3e:	b29a      	uxth	r2, r3
 8003b40:	1dbb      	adds	r3, r7, #6
 8003b42:	801a      	strh	r2, [r3, #0]

						bus_frame_pack(commands[i].cmd,&txSize);
 8003b44:	4b2a      	ldr	r3, [pc, #168]	; (8003bf0 <bus_process+0x188>)
 8003b46:	68fa      	ldr	r2, [r7, #12]
 8003b48:	00d2      	lsls	r2, r2, #3
 8003b4a:	5cd3      	ldrb	r3, [r2, r3]
 8003b4c:	1dba      	adds	r2, r7, #6
 8003b4e:	0011      	movs	r1, r2
 8003b50:	0018      	movs	r0, r3
 8003b52:	f7ff ff3d 	bl	80039d0 <bus_frame_pack>
						//bus_transmit(MAX_SPI_DATA);
						break;
 8003b56:	e006      	b.n	8003b66 <bus_process+0xfe>
				for (int i=0;i<gCommandCount ;i++)
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	3301      	adds	r3, #1
 8003b5c:	60fb      	str	r3, [r7, #12]
 8003b5e:	220f      	movs	r2, #15
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	4293      	cmp	r3, r2
 8003b64:	dbcc      	blt.n	8003b00 <bus_process+0x98>
					}
				}
			}
			memset(spiRxBuffer, 0, MAX_SPI_DATA);
 8003b66:	2380      	movs	r3, #128	; 0x80
 8003b68:	009a      	lsls	r2, r3, #2
 8003b6a:	4b1c      	ldr	r3, [pc, #112]	; (8003bdc <bus_process+0x174>)
 8003b6c:	2100      	movs	r1, #0
 8003b6e:	0018      	movs	r0, r3
 8003b70:	f006 fa3e 	bl	8009ff0 <memset>
		}



		/* Disable the peripheral */
		hdma_spi1_tx.Instance->CCR &= ~DMA_CCR_EN;
 8003b74:	4b21      	ldr	r3, [pc, #132]	; (8003bfc <bus_process+0x194>)
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	681a      	ldr	r2, [r3, #0]
 8003b7a:	4b20      	ldr	r3, [pc, #128]	; (8003bfc <bus_process+0x194>)
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	2101      	movs	r1, #1
 8003b80:	438a      	bics	r2, r1
 8003b82:	601a      	str	r2, [r3, #0]
		hdma_spi1_tx.DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma_spi1_tx.ChannelIndex);
 8003b84:	4b1d      	ldr	r3, [pc, #116]	; (8003bfc <bus_process+0x194>)
 8003b86:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003b88:	4b1c      	ldr	r3, [pc, #112]	; (8003bfc <bus_process+0x194>)
 8003b8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b8c:	2101      	movs	r1, #1
 8003b8e:	4091      	lsls	r1, r2
 8003b90:	000a      	movs	r2, r1
 8003b92:	605a      	str	r2, [r3, #4]
		/* Configure DMA Channel data length */
		hdma_spi1_tx.Instance->CNDTR = MAX_SPI_DATA;
 8003b94:	4b19      	ldr	r3, [pc, #100]	; (8003bfc <bus_process+0x194>)
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	2280      	movs	r2, #128	; 0x80
 8003b9a:	0092      	lsls	r2, r2, #2
 8003b9c:	605a      	str	r2, [r3, #4]
		/* Configure DMA Channel destination address */
		hdma_spi1_tx.Instance->CPAR = (uint32_t)&hspi1.Instance->DR;
 8003b9e:	4b18      	ldr	r3, [pc, #96]	; (8003c00 <bus_process+0x198>)
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	330c      	adds	r3, #12
 8003ba4:	001a      	movs	r2, r3
 8003ba6:	4b15      	ldr	r3, [pc, #84]	; (8003bfc <bus_process+0x194>)
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	609a      	str	r2, [r3, #8]
		/* Configure DMA Channel source address */
		hdma_spi1_tx.Instance->CMAR = (uint32_t)&spiTxBuffer[0];
 8003bac:	4b13      	ldr	r3, [pc, #76]	; (8003bfc <bus_process+0x194>)
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	4a09      	ldr	r2, [pc, #36]	; (8003bd8 <bus_process+0x170>)
 8003bb2:	60da      	str	r2, [r3, #12]
		/* Enable the Peripheral */
		hdma_spi1_tx.Instance->CCR |= DMA_CCR_EN;
 8003bb4:	4b11      	ldr	r3, [pc, #68]	; (8003bfc <bus_process+0x194>)
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	681a      	ldr	r2, [r3, #0]
 8003bba:	4b10      	ldr	r3, [pc, #64]	; (8003bfc <bus_process+0x194>)
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	2101      	movs	r1, #1
 8003bc0:	430a      	orrs	r2, r1
 8003bc2:	601a      	str	r2, [r3, #0]


		espMsgRcvd = 0;
 8003bc4:	4b03      	ldr	r3, [pc, #12]	; (8003bd4 <bus_process+0x16c>)
 8003bc6:	2200      	movs	r2, #0
 8003bc8:	701a      	strb	r2, [r3, #0]


	}


}
 8003bca:	46c0      	nop			; (mov r8, r8)
 8003bcc:	46bd      	mov	sp, r7
 8003bce:	b004      	add	sp, #16
 8003bd0:	bdb0      	pop	{r4, r5, r7, pc}
 8003bd2:	46c0      	nop			; (mov r8, r8)
 8003bd4:	20000798 	.word	0x20000798
 8003bd8:	20000870 	.word	0x20000870
 8003bdc:	20000598 	.word	0x20000598
 8003be0:	000001ff 	.word	0x000001ff
 8003be4:	0800e6b0 	.word	0x0800e6b0
 8003be8:	20000599 	.word	0x20000599
 8003bec:	20000795 	.word	0x20000795
 8003bf0:	0800e88c 	.word	0x0800e88c
 8003bf4:	20000877 	.word	0x20000877
 8003bf8:	2000059e 	.word	0x2000059e
 8003bfc:	20000f68 	.word	0x20000f68
 8003c00:	20000e44 	.word	0x20000e44

08003c04 <bus_comm_process>:

/******************************************************************************/

void bus_comm_process(void)
{
 8003c04:	b580      	push	{r7, lr}
 8003c06:	af00      	add	r7, sp, #0

	/*dbg_printf("main  :[0]: %x - [1] : %x - [2] : %x [3] : %x\n", spiRxBuffer[0], spiRxBuffer[1], spiRxBuffer[2], spiRxBuffer[3]);
	dbg_printf("main  :[0]: %x - [1] : %x - [2] : %x [3] : %x\n", spiRxBuffer[4], spiRxBuffer[5], spiRxBuffer[6], spiRxBuffer[7]);
	dbg_printf("rxBuffer  :[511]: %x \n", spiRxBuffer[SPI_RX_BUFFER_SIZE-1]);*/

	if (enterBL)
 8003c08:	4b05      	ldr	r3, [pc, #20]	; (8003c20 <bus_comm_process+0x1c>)
 8003c0a:	781b      	ldrb	r3, [r3, #0]
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d003      	beq.n	8003c18 <bus_comm_process+0x14>
	{
		HAL_Delay(200);
 8003c10:	20c8      	movs	r0, #200	; 0xc8
 8003c12:	f001 fc7d 	bl	8005510 <HAL_Delay>
		while(1)
 8003c16:	e7fe      	b.n	8003c16 <bus_comm_process+0x12>
		{
			//bl_jump();
		}
	}

}
 8003c18:	46c0      	nop			; (mov r8, r8)
 8003c1a:	46bd      	mov	sp, r7
 8003c1c:	bd80      	pop	{r7, pc}
 8003c1e:	46c0      	nop			; (mov r8, r8)
 8003c20:	20000392 	.word	0x20000392

08003c24 <conf_writeconf>:
/* Implementation of functions                                                */
/*============================================================================*/


void conf_writeconf (tBoardConfig * c)
{
 8003c24:	b580      	push	{r7, lr}
 8003c26:	b084      	sub	sp, #16
 8003c28:	af00      	add	r7, sp, #0
 8003c2a:	6078      	str	r0, [r7, #4]
	static tBoardConfig  *conf = (tBoardConfig *)&__CONFIG_START;
	for (int i=0;i<3;i++)
 8003c2c:	2300      	movs	r3, #0
 8003c2e:	60fb      	str	r3, [r7, #12]
 8003c30:	e016      	b.n	8003c60 <conf_writeconf+0x3c>
	{
		FLASH_If_Erase((uint32_t)&__CONFIG_START,FLASH_PAGE_SIZE); 								//Delete 1 page
 8003c32:	4b10      	ldr	r3, [pc, #64]	; (8003c74 <conf_writeconf+0x50>)
 8003c34:	2180      	movs	r1, #128	; 0x80
 8003c36:	0018      	movs	r0, r3
 8003c38:	f000 fc74 	bl	8004524 <FLASH_If_Erase>
		FLASH_If_Write((uint32_t)&__CONFIG_START,(uint32_t *)c,sizeof(tBoardConfig)/sizeof(uint32_t));
 8003c3c:	4b0d      	ldr	r3, [pc, #52]	; (8003c74 <conf_writeconf+0x50>)
 8003c3e:	6879      	ldr	r1, [r7, #4]
 8003c40:	2207      	movs	r2, #7
 8003c42:	0018      	movs	r0, r3
 8003c44:	f000 fca3 	bl	800458e <FLASH_If_Write>
		if (memcmp(conf,c,sizeof(tBoardConfig))==0)
 8003c48:	4b0b      	ldr	r3, [pc, #44]	; (8003c78 <conf_writeconf+0x54>)
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	6879      	ldr	r1, [r7, #4]
 8003c4e:	221c      	movs	r2, #28
 8003c50:	0018      	movs	r0, r3
 8003c52:	f006 f9b5 	bl	8009fc0 <memcmp>
 8003c56:	1e03      	subs	r3, r0, #0
 8003c58:	d006      	beq.n	8003c68 <conf_writeconf+0x44>
	for (int i=0;i<3;i++)
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	3301      	adds	r3, #1
 8003c5e:	60fb      	str	r3, [r7, #12]
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	2b02      	cmp	r3, #2
 8003c64:	dde5      	ble.n	8003c32 <conf_writeconf+0xe>
		{
			break;
		}
	}

}
 8003c66:	e000      	b.n	8003c6a <conf_writeconf+0x46>
			break;
 8003c68:	46c0      	nop			; (mov r8, r8)
}
 8003c6a:	46c0      	nop			; (mov r8, r8)
 8003c6c:	46bd      	mov	sp, r7
 8003c6e:	b004      	add	sp, #16
 8003c70:	bd80      	pop	{r7, pc}
 8003c72:	46c0      	nop			; (mov r8, r8)
 8003c74:	0802f000 	.word	0x0802f000
 8003c78:	2000013c 	.word	0x2000013c

08003c7c <conf_checkandload>:

/******************************************************************************/
void conf_checkandload()
{
 8003c7c:	b580      	push	{r7, lr}
 8003c7e:	af00      	add	r7, sp, #0
	static tBoardConfig  *conf = (tBoardConfig *)&__CONFIG_START;

	if ((memcmp(&conf->magic,&DefaultConfig.magic,4)!= 0) || (conf->vers != DefaultConfig.vers))
 8003c80:	4b0f      	ldr	r3, [pc, #60]	; (8003cc0 <conf_checkandload+0x44>)
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	0018      	movs	r0, r3
 8003c86:	4b0f      	ldr	r3, [pc, #60]	; (8003cc4 <conf_checkandload+0x48>)
 8003c88:	2204      	movs	r2, #4
 8003c8a:	0019      	movs	r1, r3
 8003c8c:	f006 f998 	bl	8009fc0 <memcmp>
 8003c90:	1e03      	subs	r3, r0, #0
 8003c92:	d106      	bne.n	8003ca2 <conf_checkandload+0x26>
 8003c94:	4b0a      	ldr	r3, [pc, #40]	; (8003cc0 <conf_checkandload+0x44>)
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	685a      	ldr	r2, [r3, #4]
 8003c9a:	4b0a      	ldr	r3, [pc, #40]	; (8003cc4 <conf_checkandload+0x48>)
 8003c9c:	685b      	ldr	r3, [r3, #4]
 8003c9e:	429a      	cmp	r2, r3
 8003ca0:	d003      	beq.n	8003caa <conf_checkandload+0x2e>
	{
		conf_writeconf((tBoardConfig *)&DefaultConfig);
 8003ca2:	4b08      	ldr	r3, [pc, #32]	; (8003cc4 <conf_checkandload+0x48>)
 8003ca4:	0018      	movs	r0, r3
 8003ca6:	f7ff ffbd 	bl	8003c24 <conf_writeconf>
	}
	memcpy(&gBoardConfig,conf,sizeof(tBoardConfig));
 8003caa:	4b05      	ldr	r3, [pc, #20]	; (8003cc0 <conf_checkandload+0x44>)
 8003cac:	6819      	ldr	r1, [r3, #0]
 8003cae:	4b06      	ldr	r3, [pc, #24]	; (8003cc8 <conf_checkandload+0x4c>)
 8003cb0:	221c      	movs	r2, #28
 8003cb2:	0018      	movs	r0, r3
 8003cb4:	f006 f993 	bl	8009fde <memcpy>
}
 8003cb8:	46c0      	nop			; (mov r8, r8)
 8003cba:	46bd      	mov	sp, r7
 8003cbc:	bd80      	pop	{r7, pc}
 8003cbe:	46c0      	nop			; (mov r8, r8)
 8003cc0:	20000140 	.word	0x20000140
 8003cc4:	0800eb14 	.word	0x0800eb14
 8003cc8:	200007cc 	.word	0x200007cc

08003ccc <conf_init>:
	memcpy(&gBoardConfig,conf,sizeof(tBoardConfig));
}

/******************************************************************************/
void conf_init()
{
 8003ccc:	b580      	push	{r7, lr}
 8003cce:	af00      	add	r7, sp, #0
	FLASH_If_Init();
 8003cd0:	f000 fc18 	bl	8004504 <FLASH_If_Init>
	conf_checkandload();
 8003cd4:	f7ff ffd2 	bl	8003c7c <conf_checkandload>
}
 8003cd8:	46c0      	nop			; (mov r8, r8)
 8003cda:	46bd      	mov	sp, r7
 8003cdc:	bd80      	pop	{r7, pc}
	...

08003ce0 <debug_init>:
/*============================================================================*/
/* Implementation of functions                                                */
/*============================================================================*/

void debug_init()
{
 8003ce0:	b580      	push	{r7, lr}
 8003ce2:	af00      	add	r7, sp, #0
	memset(dbg_tx_buffer,0,DEBUG_TX_BUFFER_SIZE);
 8003ce4:	2380      	movs	r3, #128	; 0x80
 8003ce6:	005a      	lsls	r2, r3, #1
 8003ce8:	4b05      	ldr	r3, [pc, #20]	; (8003d00 <debug_init+0x20>)
 8003cea:	2100      	movs	r1, #0
 8003cec:	0018      	movs	r0, r3
 8003cee:	f006 f97f 	bl	8009ff0 <memset>
	dbg_tx_count = 0;
 8003cf2:	4b04      	ldr	r3, [pc, #16]	; (8003d04 <debug_init+0x24>)
 8003cf4:	2200      	movs	r2, #0
 8003cf6:	601a      	str	r2, [r3, #0]
}
 8003cf8:	46c0      	nop			; (mov r8, r8)
 8003cfa:	46bd      	mov	sp, r7
 8003cfc:	bd80      	pop	{r7, pc}
 8003cfe:	46c0      	nop			; (mov r8, r8)
 8003d00:	20000b70 	.word	0x20000b70
 8003d04:	20000394 	.word	0x20000394

08003d08 <debug_transmit_buffer>:


/******************************************************************************/
void debug_transmit_buffer()
{
 8003d08:	b580      	push	{r7, lr}
 8003d0a:	b082      	sub	sp, #8
 8003d0c:	af00      	add	r7, sp, #0
	uint32_t count = 0;
 8003d0e:	2300      	movs	r3, #0
 8003d10:	607b      	str	r3, [r7, #4]
	while ((DEBUG_UART->gState != HAL_UART_STATE_READY) & (count < 65000))
 8003d12:	e002      	b.n	8003d1a <debug_transmit_buffer+0x12>
	{
		//WDT_Feed();
		count ++;
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	3301      	adds	r3, #1
 8003d18:	607b      	str	r3, [r7, #4]
	while ((DEBUG_UART->gState != HAL_UART_STATE_READY) & (count < 65000))
 8003d1a:	4b13      	ldr	r3, [pc, #76]	; (8003d68 <debug_transmit_buffer+0x60>)
 8003d1c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003d1e:	3b20      	subs	r3, #32
 8003d20:	1e5a      	subs	r2, r3, #1
 8003d22:	4193      	sbcs	r3, r2
 8003d24:	b2da      	uxtb	r2, r3
 8003d26:	6879      	ldr	r1, [r7, #4]
 8003d28:	4810      	ldr	r0, [pc, #64]	; (8003d6c <debug_transmit_buffer+0x64>)
 8003d2a:	2300      	movs	r3, #0
 8003d2c:	4288      	cmp	r0, r1
 8003d2e:	415b      	adcs	r3, r3
 8003d30:	b2db      	uxtb	r3, r3
 8003d32:	4013      	ands	r3, r2
 8003d34:	b2db      	uxtb	r3, r3
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d1ec      	bne.n	8003d14 <debug_transmit_buffer+0xc>
	}
	memcpy(dbg_tx_dma_buffer,dbg_tx_buffer,dbg_tx_count);
 8003d3a:	4b0d      	ldr	r3, [pc, #52]	; (8003d70 <debug_transmit_buffer+0x68>)
 8003d3c:	681a      	ldr	r2, [r3, #0]
 8003d3e:	490d      	ldr	r1, [pc, #52]	; (8003d74 <debug_transmit_buffer+0x6c>)
 8003d40:	4b0d      	ldr	r3, [pc, #52]	; (8003d78 <debug_transmit_buffer+0x70>)
 8003d42:	0018      	movs	r0, r3
 8003d44:	f006 f94b 	bl	8009fde <memcpy>
	dbg_tx(dbg_tx_dma_buffer,dbg_tx_count);
 8003d48:	4b09      	ldr	r3, [pc, #36]	; (8003d70 <debug_transmit_buffer+0x68>)
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	b29a      	uxth	r2, r3
 8003d4e:	490a      	ldr	r1, [pc, #40]	; (8003d78 <debug_transmit_buffer+0x70>)
 8003d50:	4b05      	ldr	r3, [pc, #20]	; (8003d68 <debug_transmit_buffer+0x60>)
 8003d52:	0018      	movs	r0, r3
 8003d54:	f004 fdea 	bl	800892c <HAL_UART_Transmit_DMA>
	dbg_tx_count = 0;
 8003d58:	4b05      	ldr	r3, [pc, #20]	; (8003d70 <debug_transmit_buffer+0x68>)
 8003d5a:	2200      	movs	r2, #0
 8003d5c:	601a      	str	r2, [r3, #0]
}
 8003d5e:	46c0      	nop			; (mov r8, r8)
 8003d60:	46bd      	mov	sp, r7
 8003d62:	b002      	add	sp, #8
 8003d64:	bd80      	pop	{r7, pc}
 8003d66:	46c0      	nop			; (mov r8, r8)
 8003d68:	20000dc0 	.word	0x20000dc0
 8003d6c:	0000fde7 	.word	0x0000fde7
 8003d70:	20000394 	.word	0x20000394
 8003d74:	20000b70 	.word	0x20000b70
 8003d78:	20000a70 	.word	0x20000a70

08003d7c <__io_putchar>:

/******************************************************************************/

PUTCHAR_PROTOTYPE
{
 8003d7c:	b580      	push	{r7, lr}
 8003d7e:	b082      	sub	sp, #8
 8003d80:	af00      	add	r7, sp, #0
 8003d82:	6078      	str	r0, [r7, #4]
	if (ch != '\r')
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	2b0d      	cmp	r3, #13
 8003d88:	d019      	beq.n	8003dbe <__io_putchar+0x42>
	{
		dbg_tx_buffer[dbg_tx_count++] = ch;
 8003d8a:	4b0f      	ldr	r3, [pc, #60]	; (8003dc8 <__io_putchar+0x4c>)
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	1c59      	adds	r1, r3, #1
 8003d90:	4a0d      	ldr	r2, [pc, #52]	; (8003dc8 <__io_putchar+0x4c>)
 8003d92:	6011      	str	r1, [r2, #0]
 8003d94:	687a      	ldr	r2, [r7, #4]
 8003d96:	b2d1      	uxtb	r1, r2
 8003d98:	4a0c      	ldr	r2, [pc, #48]	; (8003dcc <__io_putchar+0x50>)
 8003d9a:	54d1      	strb	r1, [r2, r3]

		if ((ch == '\n') || (dbg_tx_count >= DEBUG_TX_BUFFER_SIZE))
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	2b0a      	cmp	r3, #10
 8003da0:	d003      	beq.n	8003daa <__io_putchar+0x2e>
 8003da2:	4b09      	ldr	r3, [pc, #36]	; (8003dc8 <__io_putchar+0x4c>)
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	2bff      	cmp	r3, #255	; 0xff
 8003da8:	d909      	bls.n	8003dbe <__io_putchar+0x42>
		{
			dbg_tx_buffer[dbg_tx_count++] = '\r';
 8003daa:	4b07      	ldr	r3, [pc, #28]	; (8003dc8 <__io_putchar+0x4c>)
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	1c59      	adds	r1, r3, #1
 8003db0:	4a05      	ldr	r2, [pc, #20]	; (8003dc8 <__io_putchar+0x4c>)
 8003db2:	6011      	str	r1, [r2, #0]
 8003db4:	4a05      	ldr	r2, [pc, #20]	; (8003dcc <__io_putchar+0x50>)
 8003db6:	210d      	movs	r1, #13
 8003db8:	54d1      	strb	r1, [r2, r3]
			debug_transmit_buffer();
 8003dba:	f7ff ffa5 	bl	8003d08 <debug_transmit_buffer>
		}
	}

	return ch;
 8003dbe:	687b      	ldr	r3, [r7, #4]
}
 8003dc0:	0018      	movs	r0, r3
 8003dc2:	46bd      	mov	sp, r7
 8003dc4:	b002      	add	sp, #8
 8003dc6:	bd80      	pop	{r7, pc}
 8003dc8:	20000394 	.word	0x20000394
 8003dcc:	20000b70 	.word	0x20000b70

08003dd0 <Delay>:
/**
 * @brief Delay for specified period
 * @param micros	delay time in microseconds
 */
void Delay(uint32_t micros)
{
 8003dd0:	b580      	push	{r7, lr}
 8003dd2:	b082      	sub	sp, #8
 8003dd4:	af00      	add	r7, sp, #0
 8003dd6:	6078      	str	r0, [r7, #4]
	  /* Go to clock cycles */
	  	micros *= (SystemCoreClock / 1000000) / 5;
 8003dd8:	4b0a      	ldr	r3, [pc, #40]	; (8003e04 <Delay+0x34>)
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	490a      	ldr	r1, [pc, #40]	; (8003e08 <Delay+0x38>)
 8003dde:	0018      	movs	r0, r3
 8003de0:	f7fc f9a8 	bl	8000134 <__udivsi3>
 8003de4:	0003      	movs	r3, r0
 8003de6:	001a      	movs	r2, r3
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	4353      	muls	r3, r2
 8003dec:	607b      	str	r3, [r7, #4]

	  	/* Wait till done */
	  	while (micros--);
 8003dee:	46c0      	nop			; (mov r8, r8)
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	1e5a      	subs	r2, r3, #1
 8003df4:	607a      	str	r2, [r7, #4]
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d1fa      	bne.n	8003df0 <Delay+0x20>
}
 8003dfa:	46c0      	nop			; (mov r8, r8)
 8003dfc:	46bd      	mov	sp, r7
 8003dfe:	b002      	add	sp, #8
 8003e00:	bd80      	pop	{r7, pc}
 8003e02:	46c0      	nop			; (mov r8, r8)
 8003e04:	2000018c 	.word	0x2000018c
 8003e08:	004c4b40 	.word	0x004c4b40

08003e0c <softI2C_sleep_usec>:
/**
 * @brief Sleep required for softI2C implementation
 * @param useconds	delay time in microseconds
 */
void softI2C_sleep_usec(uint32_t useconds)
{
 8003e0c:	b580      	push	{r7, lr}
 8003e0e:	b082      	sub	sp, #8
 8003e10:	af00      	add	r7, sp, #0
 8003e12:	6078      	str	r0, [r7, #4]
	Delay(useconds);
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	0018      	movs	r0, r3
 8003e18:	f7ff ffda 	bl	8003dd0 <Delay>
}
 8003e1c:	46c0      	nop			; (mov r8, r8)
 8003e1e:	46bd      	mov	sp, r7
 8003e20:	b002      	add	sp, #8
 8003e22:	bd80      	pop	{r7, pc}

08003e24 <softI2C_SCL_read>:
/**
 * @brief Read SCL pin and return
 * @return
 */
uint8_t softI2C_SCL_read(void)
{
 8003e24:	b580      	push	{r7, lr}
 8003e26:	af00      	add	r7, sp, #0
    return (uint8_t)HAL_GPIO_ReadPin(gSoftIC2.port, gSoftIC2.scl) == GPIO_PIN_SET;
 8003e28:	4b06      	ldr	r3, [pc, #24]	; (8003e44 <softI2C_SCL_read+0x20>)
 8003e2a:	2240      	movs	r2, #64	; 0x40
 8003e2c:	0011      	movs	r1, r2
 8003e2e:	0018      	movs	r0, r3
 8003e30:	f002 faae 	bl	8006390 <HAL_GPIO_ReadPin>
 8003e34:	0003      	movs	r3, r0
 8003e36:	3b01      	subs	r3, #1
 8003e38:	425a      	negs	r2, r3
 8003e3a:	4153      	adcs	r3, r2
 8003e3c:	b2db      	uxtb	r3, r3
}
 8003e3e:	0018      	movs	r0, r3
 8003e40:	46bd      	mov	sp, r7
 8003e42:	bd80      	pop	{r7, pc}
 8003e44:	50000400 	.word	0x50000400

08003e48 <softI2C_SDA_read>:
/**
 * @brief Read SDA pin and return
 * @return
 */
uint8_t softI2C_SDA_read(void)
{
 8003e48:	b580      	push	{r7, lr}
 8003e4a:	af00      	add	r7, sp, #0
    return (uint8_t)HAL_GPIO_ReadPin(gSoftIC2.port, gSoftIC2.sda) == GPIO_PIN_SET;
 8003e4c:	4b06      	ldr	r3, [pc, #24]	; (8003e68 <softI2C_SDA_read+0x20>)
 8003e4e:	2280      	movs	r2, #128	; 0x80
 8003e50:	0011      	movs	r1, r2
 8003e52:	0018      	movs	r0, r3
 8003e54:	f002 fa9c 	bl	8006390 <HAL_GPIO_ReadPin>
 8003e58:	0003      	movs	r3, r0
 8003e5a:	3b01      	subs	r3, #1
 8003e5c:	425a      	negs	r2, r3
 8003e5e:	4153      	adcs	r3, r2
 8003e60:	b2db      	uxtb	r3, r3
}
 8003e62:	0018      	movs	r0, r3
 8003e64:	46bd      	mov	sp, r7
 8003e66:	bd80      	pop	{r7, pc}
 8003e68:	50000400 	.word	0x50000400

08003e6c <softI2C_wait_while_clock_stretching>:
/**
 * @brief Wait for SoftI2C
 * @return 0 or -1
 */
static uint8_t softI2C_wait_while_clock_stretching(void)
{
 8003e6c:	b580      	push	{r7, lr}
 8003e6e:	b082      	sub	sp, #8
 8003e70:	af00      	add	r7, sp, #0
    uint8_t timeout = 100;
 8003e72:	1dfb      	adds	r3, r7, #7
 8003e74:	2264      	movs	r2, #100	; 0x64
 8003e76:	701a      	strb	r2, [r3, #0]

    while (--timeout) {
 8003e78:	e008      	b.n	8003e8c <softI2C_wait_while_clock_stretching+0x20>
        if (softI2C_SCL_read())
 8003e7a:	f7ff ffd3 	bl	8003e24 <softI2C_SCL_read>
 8003e7e:	1e03      	subs	r3, r0, #0
 8003e80:	d001      	beq.n	8003e86 <softI2C_wait_while_clock_stretching+0x1a>
            return 0;
 8003e82:	2300      	movs	r3, #0
 8003e84:	e00c      	b.n	8003ea0 <softI2C_wait_while_clock_stretching+0x34>
        softI2C_sleep_usec(SOFTI2C_WAIT);
 8003e86:	2005      	movs	r0, #5
 8003e88:	f7ff ffc0 	bl	8003e0c <softI2C_sleep_usec>
    while (--timeout) {
 8003e8c:	1dfb      	adds	r3, r7, #7
 8003e8e:	1dfa      	adds	r2, r7, #7
 8003e90:	7812      	ldrb	r2, [r2, #0]
 8003e92:	3a01      	subs	r2, #1
 8003e94:	701a      	strb	r2, [r3, #0]
 8003e96:	1dfb      	adds	r3, r7, #7
 8003e98:	781b      	ldrb	r3, [r3, #0]
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d1ed      	bne.n	8003e7a <softI2C_wait_while_clock_stretching+0xe>
    }

    return -1;
 8003e9e:	23ff      	movs	r3, #255	; 0xff
}
 8003ea0:	0018      	movs	r0, r3
 8003ea2:	46bd      	mov	sp, r7
 8003ea4:	b002      	add	sp, #8
 8003ea6:	bd80      	pop	{r7, pc}

08003ea8 <softI2C_SDA_in>:
/*****************************************************************************/
/**
 * @brief Change SDA mode input
 */
void softI2C_SDA_in(void)
{
 8003ea8:	b580      	push	{r7, lr}
 8003eaa:	b086      	sub	sp, #24
 8003eac:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {
 8003eae:	1d3b      	adds	r3, r7, #4
 8003eb0:	0018      	movs	r0, r3
 8003eb2:	2314      	movs	r3, #20
 8003eb4:	001a      	movs	r2, r3
 8003eb6:	2100      	movs	r1, #0
 8003eb8:	f006 f89a 	bl	8009ff0 <memset>
        .Pin = gSoftIC2.sda,
 8003ebc:	2380      	movs	r3, #128	; 0x80
 8003ebe:	001a      	movs	r2, r3
    GPIO_InitTypeDef GPIO_InitStruct = {
 8003ec0:	1d3b      	adds	r3, r7, #4
 8003ec2:	601a      	str	r2, [r3, #0]
 8003ec4:	1d3b      	adds	r3, r7, #4
 8003ec6:	2201      	movs	r2, #1
 8003ec8:	609a      	str	r2, [r3, #8]
 8003eca:	1d3b      	adds	r3, r7, #4
 8003ecc:	2202      	movs	r2, #2
 8003ece:	60da      	str	r2, [r3, #12]
        .Mode = GPIO_MODE_INPUT,
        .Pull = GPIO_PULLUP,
        .Speed = GPIO_SPEED_FREQ_HIGH,
    };
    HAL_GPIO_Init(gSoftIC2.port, &GPIO_InitStruct);
 8003ed0:	4a04      	ldr	r2, [pc, #16]	; (8003ee4 <softI2C_SDA_in+0x3c>)
 8003ed2:	1d3b      	adds	r3, r7, #4
 8003ed4:	0019      	movs	r1, r3
 8003ed6:	0010      	movs	r0, r2
 8003ed8:	f002 f8dc 	bl	8006094 <HAL_GPIO_Init>
}
 8003edc:	46c0      	nop			; (mov r8, r8)
 8003ede:	46bd      	mov	sp, r7
 8003ee0:	b006      	add	sp, #24
 8003ee2:	bd80      	pop	{r7, pc}
 8003ee4:	50000400 	.word	0x50000400

08003ee8 <softI2C_SDA_out>:
/*****************************************************************************/
/**
 * @brief Change SDA mode output
 */
void softI2C_SDA_out(void)
{
 8003ee8:	b580      	push	{r7, lr}
 8003eea:	b086      	sub	sp, #24
 8003eec:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {
 8003eee:	1d3b      	adds	r3, r7, #4
 8003ef0:	0018      	movs	r0, r3
 8003ef2:	2314      	movs	r3, #20
 8003ef4:	001a      	movs	r2, r3
 8003ef6:	2100      	movs	r1, #0
 8003ef8:	f006 f87a 	bl	8009ff0 <memset>
        .Pin = gSoftIC2.sda,
 8003efc:	2380      	movs	r3, #128	; 0x80
 8003efe:	001a      	movs	r2, r3
    GPIO_InitTypeDef GPIO_InitStruct = {
 8003f00:	1d3b      	adds	r3, r7, #4
 8003f02:	601a      	str	r2, [r3, #0]
 8003f04:	1d3b      	adds	r3, r7, #4
 8003f06:	2201      	movs	r2, #1
 8003f08:	605a      	str	r2, [r3, #4]
 8003f0a:	1d3b      	adds	r3, r7, #4
 8003f0c:	2201      	movs	r2, #1
 8003f0e:	609a      	str	r2, [r3, #8]
 8003f10:	1d3b      	adds	r3, r7, #4
 8003f12:	2202      	movs	r2, #2
 8003f14:	60da      	str	r2, [r3, #12]
        .Mode = GPIO_MODE_OUTPUT_PP,
        .Pull = GPIO_PULLUP,
        .Speed = GPIO_SPEED_FREQ_HIGH,
    };
    HAL_GPIO_Init(gSoftIC2.port, &GPIO_InitStruct);
 8003f16:	4a08      	ldr	r2, [pc, #32]	; (8003f38 <softI2C_SDA_out+0x50>)
 8003f18:	1d3b      	adds	r3, r7, #4
 8003f1a:	0019      	movs	r1, r3
 8003f1c:	0010      	movs	r0, r2
 8003f1e:	f002 f8b9 	bl	8006094 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(gSoftIC2.port, gSoftIC2.sda, GPIO_PIN_RESET);
 8003f22:	4b05      	ldr	r3, [pc, #20]	; (8003f38 <softI2C_SDA_out+0x50>)
 8003f24:	2180      	movs	r1, #128	; 0x80
 8003f26:	2200      	movs	r2, #0
 8003f28:	0018      	movs	r0, r3
 8003f2a:	f002 fa4e 	bl	80063ca <HAL_GPIO_WritePin>
}
 8003f2e:	46c0      	nop			; (mov r8, r8)
 8003f30:	46bd      	mov	sp, r7
 8003f32:	b006      	add	sp, #24
 8003f34:	bd80      	pop	{r7, pc}
 8003f36:	46c0      	nop			; (mov r8, r8)
 8003f38:	50000400 	.word	0x50000400

08003f3c <softI2C_SCL_in>:
/*****************************************************************************/
/**
 * @brief Change SCL mode input
 */
void softI2C_SCL_in(void)
{
 8003f3c:	b580      	push	{r7, lr}
 8003f3e:	b086      	sub	sp, #24
 8003f40:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {
 8003f42:	1d3b      	adds	r3, r7, #4
 8003f44:	0018      	movs	r0, r3
 8003f46:	2314      	movs	r3, #20
 8003f48:	001a      	movs	r2, r3
 8003f4a:	2100      	movs	r1, #0
 8003f4c:	f006 f850 	bl	8009ff0 <memset>
        .Pin = gSoftIC2.scl,
 8003f50:	2340      	movs	r3, #64	; 0x40
 8003f52:	001a      	movs	r2, r3
    GPIO_InitTypeDef GPIO_InitStruct = {
 8003f54:	1d3b      	adds	r3, r7, #4
 8003f56:	601a      	str	r2, [r3, #0]
 8003f58:	1d3b      	adds	r3, r7, #4
 8003f5a:	2201      	movs	r2, #1
 8003f5c:	609a      	str	r2, [r3, #8]
 8003f5e:	1d3b      	adds	r3, r7, #4
 8003f60:	2202      	movs	r2, #2
 8003f62:	60da      	str	r2, [r3, #12]
        .Mode = GPIO_MODE_INPUT,
        .Pull = GPIO_PULLUP,
        .Speed = GPIO_SPEED_FREQ_HIGH,
    };
    HAL_GPIO_Init(gSoftIC2.port, &GPIO_InitStruct);
 8003f64:	4a04      	ldr	r2, [pc, #16]	; (8003f78 <softI2C_SCL_in+0x3c>)
 8003f66:	1d3b      	adds	r3, r7, #4
 8003f68:	0019      	movs	r1, r3
 8003f6a:	0010      	movs	r0, r2
 8003f6c:	f002 f892 	bl	8006094 <HAL_GPIO_Init>
}
 8003f70:	46c0      	nop			; (mov r8, r8)
 8003f72:	46bd      	mov	sp, r7
 8003f74:	b006      	add	sp, #24
 8003f76:	bd80      	pop	{r7, pc}
 8003f78:	50000400 	.word	0x50000400

08003f7c <softI2C_SCL_out>:
/*****************************************************************************/
/**
 * @brief Change SCL mode output
 */
void softI2C_SCL_out(void)
{
 8003f7c:	b580      	push	{r7, lr}
 8003f7e:	b086      	sub	sp, #24
 8003f80:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {
 8003f82:	1d3b      	adds	r3, r7, #4
 8003f84:	0018      	movs	r0, r3
 8003f86:	2314      	movs	r3, #20
 8003f88:	001a      	movs	r2, r3
 8003f8a:	2100      	movs	r1, #0
 8003f8c:	f006 f830 	bl	8009ff0 <memset>
        .Pin = gSoftIC2.scl,
 8003f90:	2340      	movs	r3, #64	; 0x40
 8003f92:	001a      	movs	r2, r3
    GPIO_InitTypeDef GPIO_InitStruct = {
 8003f94:	1d3b      	adds	r3, r7, #4
 8003f96:	601a      	str	r2, [r3, #0]
 8003f98:	1d3b      	adds	r3, r7, #4
 8003f9a:	2201      	movs	r2, #1
 8003f9c:	605a      	str	r2, [r3, #4]
 8003f9e:	1d3b      	adds	r3, r7, #4
 8003fa0:	2201      	movs	r2, #1
 8003fa2:	609a      	str	r2, [r3, #8]
 8003fa4:	1d3b      	adds	r3, r7, #4
 8003fa6:	2202      	movs	r2, #2
 8003fa8:	60da      	str	r2, [r3, #12]
        .Mode = GPIO_MODE_OUTPUT_PP,
        .Pull = GPIO_PULLUP,
        .Speed = GPIO_SPEED_FREQ_HIGH,
    };
    HAL_GPIO_Init(gSoftIC2.port, &GPIO_InitStruct);
 8003faa:	4a08      	ldr	r2, [pc, #32]	; (8003fcc <softI2C_SCL_out+0x50>)
 8003fac:	1d3b      	adds	r3, r7, #4
 8003fae:	0019      	movs	r1, r3
 8003fb0:	0010      	movs	r0, r2
 8003fb2:	f002 f86f 	bl	8006094 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(gSoftIC2.port, gSoftIC2.scl, GPIO_PIN_RESET);
 8003fb6:	4b05      	ldr	r3, [pc, #20]	; (8003fcc <softI2C_SCL_out+0x50>)
 8003fb8:	2140      	movs	r1, #64	; 0x40
 8003fba:	2200      	movs	r2, #0
 8003fbc:	0018      	movs	r0, r3
 8003fbe:	f002 fa04 	bl	80063ca <HAL_GPIO_WritePin>
}
 8003fc2:	46c0      	nop			; (mov r8, r8)
 8003fc4:	46bd      	mov	sp, r7
 8003fc6:	b006      	add	sp, #24
 8003fc8:	bd80      	pop	{r7, pc}
 8003fca:	46c0      	nop			; (mov r8, r8)
 8003fcc:	50000400 	.word	0x50000400

08003fd0 <softI2C_start>:
/**
 * @brief Soft I2C start
 * @return	-1 or 0
 */
static uint8_t softI2C_start(void)
{
 8003fd0:	b580      	push	{r7, lr}
 8003fd2:	af00      	add	r7, sp, #0
    softI2C_SCL_in();
 8003fd4:	f7ff ffb2 	bl	8003f3c <softI2C_SCL_in>
    if (softI2C_wait_while_clock_stretching())
 8003fd8:	f7ff ff48 	bl	8003e6c <softI2C_wait_while_clock_stretching>
 8003fdc:	1e03      	subs	r3, r0, #0
 8003fde:	d001      	beq.n	8003fe4 <softI2C_start+0x14>
        return -1;
 8003fe0:	23ff      	movs	r3, #255	; 0xff
 8003fe2:	e00a      	b.n	8003ffa <softI2C_start+0x2a>

    softI2C_SDA_out();
 8003fe4:	f7ff ff80 	bl	8003ee8 <softI2C_SDA_out>
    softI2C_sleep_usec(SOFTI2C_WAIT);
 8003fe8:	2005      	movs	r0, #5
 8003fea:	f7ff ff0f 	bl	8003e0c <softI2C_sleep_usec>
    softI2C_SCL_out();
 8003fee:	f7ff ffc5 	bl	8003f7c <softI2C_SCL_out>
    softI2C_sleep_usec(SOFTI2C_WAIT);
 8003ff2:	2005      	movs	r0, #5
 8003ff4:	f7ff ff0a 	bl	8003e0c <softI2C_sleep_usec>
    return 0;
 8003ff8:	2300      	movs	r3, #0
}
 8003ffa:	0018      	movs	r0, r3
 8003ffc:	46bd      	mov	sp, r7
 8003ffe:	bd80      	pop	{r7, pc}

08004000 <softI2C_stop>:
/*****************************************************************************/
/**
 * @brief Soft I2C stop
 */
static void softI2C_stop(void)
{
 8004000:	b580      	push	{r7, lr}
 8004002:	af00      	add	r7, sp, #0
	softI2C_SDA_out();
 8004004:	f7ff ff70 	bl	8003ee8 <softI2C_SDA_out>
	softI2C_sleep_usec(SOFTI2C_WAIT);
 8004008:	2005      	movs	r0, #5
 800400a:	f7ff feff 	bl	8003e0c <softI2C_sleep_usec>
    softI2C_SCL_in();
 800400e:	f7ff ff95 	bl	8003f3c <softI2C_SCL_in>
    softI2C_sleep_usec(SOFTI2C_WAIT);
 8004012:	2005      	movs	r0, #5
 8004014:	f7ff fefa 	bl	8003e0c <softI2C_sleep_usec>
    softI2C_SDA_in();
 8004018:	f7ff ff46 	bl	8003ea8 <softI2C_SDA_in>
    softI2C_sleep_usec(SOFTI2C_WAIT);
 800401c:	2005      	movs	r0, #5
 800401e:	f7ff fef5 	bl	8003e0c <softI2C_sleep_usec>
}
 8004022:	46c0      	nop			; (mov r8, r8)
 8004024:	46bd      	mov	sp, r7
 8004026:	bd80      	pop	{r7, pc}

08004028 <softI2C_fill_cmd_send_buf>:
 * @param num_args	number of arguments	(Unused)
 * @return	index in buffer
 */
uint16_t softI2C_fill_cmd_send_buf(uint8_t *buf, uint16_t cmd,
                                     const uint16_t *args, uint8_t num_args)
{
 8004028:	b5b0      	push	{r4, r5, r7, lr}
 800402a:	b086      	sub	sp, #24
 800402c:	af00      	add	r7, sp, #0
 800402e:	60f8      	str	r0, [r7, #12]
 8004030:	0008      	movs	r0, r1
 8004032:	607a      	str	r2, [r7, #4]
 8004034:	0019      	movs	r1, r3
 8004036:	250a      	movs	r5, #10
 8004038:	197b      	adds	r3, r7, r5
 800403a:	1c02      	adds	r2, r0, #0
 800403c:	801a      	strh	r2, [r3, #0]
 800403e:	2309      	movs	r3, #9
 8004040:	18fb      	adds	r3, r7, r3
 8004042:	1c0a      	adds	r2, r1, #0
 8004044:	701a      	strb	r2, [r3, #0]
    uint16_t idx = 0;
 8004046:	2016      	movs	r0, #22
 8004048:	183b      	adds	r3, r7, r0
 800404a:	2200      	movs	r2, #0
 800404c:	801a      	strh	r2, [r3, #0]

    buf[idx++] = (uint8_t)((cmd & 0xFF00) >> 8);
 800404e:	197b      	adds	r3, r7, r5
 8004050:	881b      	ldrh	r3, [r3, #0]
 8004052:	0a1b      	lsrs	r3, r3, #8
 8004054:	b299      	uxth	r1, r3
 8004056:	183b      	adds	r3, r7, r0
 8004058:	881b      	ldrh	r3, [r3, #0]
 800405a:	0004      	movs	r4, r0
 800405c:	183a      	adds	r2, r7, r0
 800405e:	1c58      	adds	r0, r3, #1
 8004060:	8010      	strh	r0, [r2, #0]
 8004062:	001a      	movs	r2, r3
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	189b      	adds	r3, r3, r2
 8004068:	b2ca      	uxtb	r2, r1
 800406a:	701a      	strb	r2, [r3, #0]
    buf[idx++] = (uint8_t)((cmd & 0x00FF) >> 0);
 800406c:	0020      	movs	r0, r4
 800406e:	183b      	adds	r3, r7, r0
 8004070:	881b      	ldrh	r3, [r3, #0]
 8004072:	183a      	adds	r2, r7, r0
 8004074:	1c59      	adds	r1, r3, #1
 8004076:	8011      	strh	r1, [r2, #0]
 8004078:	001a      	movs	r2, r3
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	189b      	adds	r3, r3, r2
 800407e:	197a      	adds	r2, r7, r5
 8004080:	8812      	ldrh	r2, [r2, #0]
 8004082:	b2d2      	uxtb	r2, r2
 8004084:	701a      	strb	r2, [r3, #0]

    return idx;
 8004086:	183b      	adds	r3, r7, r0
 8004088:	881b      	ldrh	r3, [r3, #0]
}
 800408a:	0018      	movs	r0, r3
 800408c:	46bd      	mov	sp, r7
 800408e:	b006      	add	sp, #24
 8004090:	bdb0      	pop	{r4, r5, r7, pc}

08004092 <STS31_WriteCmd_soft>:
 * @brief SoftI2C Write command to STS31 thermal sensor chip
 * @param data	data to be sent
 * @return	-1 or 0
 */
int STS31_WriteCmd_soft(uint8_t data)
{
 8004092:	b580      	push	{r7, lr}
 8004094:	b084      	sub	sp, #16
 8004096:	af00      	add	r7, sp, #0
 8004098:	0002      	movs	r2, r0
 800409a:	1dfb      	adds	r3, r7, #7
 800409c:	701a      	strb	r2, [r3, #0]
	int8_t nack, i;
	for (i = 7; i >= 0; i--)
 800409e:	230f      	movs	r3, #15
 80040a0:	18fb      	adds	r3, r7, r3
 80040a2:	2207      	movs	r2, #7
 80040a4:	701a      	strb	r2, [r3, #0]
 80040a6:	e029      	b.n	80040fc <STS31_WriteCmd_soft+0x6a>
	{
		softI2C_SCL_out();
 80040a8:	f7ff ff68 	bl	8003f7c <softI2C_SCL_out>
		if ((data >> i) & 0x01)
 80040ac:	1dfb      	adds	r3, r7, #7
 80040ae:	781a      	ldrb	r2, [r3, #0]
 80040b0:	230f      	movs	r3, #15
 80040b2:	18fb      	adds	r3, r7, r3
 80040b4:	781b      	ldrb	r3, [r3, #0]
 80040b6:	b25b      	sxtb	r3, r3
 80040b8:	411a      	asrs	r2, r3
 80040ba:	0013      	movs	r3, r2
 80040bc:	2201      	movs	r2, #1
 80040be:	4013      	ands	r3, r2
 80040c0:	d002      	beq.n	80040c8 <STS31_WriteCmd_soft+0x36>
			softI2C_SDA_in();
 80040c2:	f7ff fef1 	bl	8003ea8 <softI2C_SDA_in>
 80040c6:	e001      	b.n	80040cc <STS31_WriteCmd_soft+0x3a>
		else
			softI2C_SDA_out();
 80040c8:	f7ff ff0e 	bl	8003ee8 <softI2C_SDA_out>
		softI2C_sleep_usec(SOFTI2C_WAIT);
 80040cc:	2005      	movs	r0, #5
 80040ce:	f7ff fe9d 	bl	8003e0c <softI2C_sleep_usec>
		softI2C_SCL_in();
 80040d2:	f7ff ff33 	bl	8003f3c <softI2C_SCL_in>
		softI2C_sleep_usec(SOFTI2C_WAIT);
 80040d6:	2005      	movs	r0, #5
 80040d8:	f7ff fe98 	bl	8003e0c <softI2C_sleep_usec>
		if (softI2C_wait_while_clock_stretching())
 80040dc:	f7ff fec6 	bl	8003e6c <softI2C_wait_while_clock_stretching>
 80040e0:	1e03      	subs	r3, r0, #0
 80040e2:	d002      	beq.n	80040ea <STS31_WriteCmd_soft+0x58>
			return -1;
 80040e4:	2301      	movs	r3, #1
 80040e6:	425b      	negs	r3, r3
 80040e8:	e029      	b.n	800413e <STS31_WriteCmd_soft+0xac>
	for (i = 7; i >= 0; i--)
 80040ea:	210f      	movs	r1, #15
 80040ec:	187b      	adds	r3, r7, r1
 80040ee:	781b      	ldrb	r3, [r3, #0]
 80040f0:	b25b      	sxtb	r3, r3
 80040f2:	b2db      	uxtb	r3, r3
 80040f4:	3b01      	subs	r3, #1
 80040f6:	b2da      	uxtb	r2, r3
 80040f8:	187b      	adds	r3, r7, r1
 80040fa:	701a      	strb	r2, [r3, #0]
 80040fc:	230f      	movs	r3, #15
 80040fe:	18fb      	adds	r3, r7, r3
 8004100:	781b      	ldrb	r3, [r3, #0]
 8004102:	2b7f      	cmp	r3, #127	; 0x7f
 8004104:	d9d0      	bls.n	80040a8 <STS31_WriteCmd_soft+0x16>
	}
	softI2C_SCL_out();
 8004106:	f7ff ff39 	bl	8003f7c <softI2C_SCL_out>
	softI2C_SDA_in();
 800410a:	f7ff fecd 	bl	8003ea8 <softI2C_SDA_in>
	softI2C_sleep_usec(SOFTI2C_WAIT);
 800410e:	2005      	movs	r0, #5
 8004110:	f7ff fe7c 	bl	8003e0c <softI2C_sleep_usec>
	softI2C_SCL_in();
 8004114:	f7ff ff12 	bl	8003f3c <softI2C_SCL_in>
	if (softI2C_wait_while_clock_stretching())
 8004118:	f7ff fea8 	bl	8003e6c <softI2C_wait_while_clock_stretching>
 800411c:	1e03      	subs	r3, r0, #0
 800411e:	d002      	beq.n	8004126 <STS31_WriteCmd_soft+0x94>
		return -1;
 8004120:	2301      	movs	r3, #1
 8004122:	425b      	negs	r3, r3
 8004124:	e00b      	b.n	800413e <STS31_WriteCmd_soft+0xac>
	nack = (softI2C_SDA_read() != 0);
 8004126:	f7ff fe8f 	bl	8003e48 <softI2C_SDA_read>
 800412a:	0003      	movs	r3, r0
 800412c:	1e5a      	subs	r2, r3, #1
 800412e:	4193      	sbcs	r3, r2
 8004130:	b2da      	uxtb	r2, r3
 8004132:	230e      	movs	r3, #14
 8004134:	18fb      	adds	r3, r7, r3
 8004136:	701a      	strb	r2, [r3, #0]
	softI2C_SCL_out();
 8004138:	f7ff ff20 	bl	8003f7c <softI2C_SCL_out>

	return 0;
 800413c:	2300      	movs	r3, #0
}
 800413e:	0018      	movs	r0, r3
 8004140:	46bd      	mov	sp, r7
 8004142:	b004      	add	sp, #16
 8004144:	bd80      	pop	{r7, pc}

08004146 <STS31_ReadCmd_soft>:
 * @brief SoftI2C Read command from STS31 thermal sensor chip
 * @param ack	send ack or not
 * @return	data or -1
 */
int STS31_ReadCmd_soft(uint8_t ack)
{
 8004146:	b590      	push	{r4, r7, lr}
 8004148:	b085      	sub	sp, #20
 800414a:	af00      	add	r7, sp, #0
 800414c:	0002      	movs	r2, r0
 800414e:	1dfb      	adds	r3, r7, #7
 8004150:	701a      	strb	r2, [r3, #0]
	int8_t i;
	uint8_t data = 0;
 8004152:	230e      	movs	r3, #14
 8004154:	18fb      	adds	r3, r7, r3
 8004156:	2200      	movs	r2, #0
 8004158:	701a      	strb	r2, [r3, #0]
	softI2C_SDA_in();
 800415a:	f7ff fea5 	bl	8003ea8 <softI2C_SDA_in>
	for (i = 7; i >= 0; i--)
 800415e:	230f      	movs	r3, #15
 8004160:	18fb      	adds	r3, r7, r3
 8004162:	2207      	movs	r2, #7
 8004164:	701a      	strb	r2, [r3, #0]
 8004166:	e02b      	b.n	80041c0 <STS31_ReadCmd_soft+0x7a>
	{
		softI2C_sleep_usec(SOFTI2C_WAIT);
 8004168:	2005      	movs	r0, #5
 800416a:	f7ff fe4f 	bl	8003e0c <softI2C_sleep_usec>
		softI2C_SCL_in();
 800416e:	f7ff fee5 	bl	8003f3c <softI2C_SCL_in>
		if (softI2C_wait_while_clock_stretching())
 8004172:	f7ff fe7b 	bl	8003e6c <softI2C_wait_while_clock_stretching>
 8004176:	1e03      	subs	r3, r0, #0
 8004178:	d002      	beq.n	8004180 <STS31_ReadCmd_soft+0x3a>
			return -1;
 800417a:	2301      	movs	r3, #1
 800417c:	425b      	negs	r3, r3
 800417e:	e043      	b.n	8004208 <STS31_ReadCmd_soft+0xc2>
		data |= (softI2C_SDA_read() != 0) << i;
 8004180:	f7ff fe62 	bl	8003e48 <softI2C_SDA_read>
 8004184:	0003      	movs	r3, r0
 8004186:	1e5a      	subs	r2, r3, #1
 8004188:	4193      	sbcs	r3, r2
 800418a:	b2db      	uxtb	r3, r3
 800418c:	001a      	movs	r2, r3
 800418e:	240f      	movs	r4, #15
 8004190:	193b      	adds	r3, r7, r4
 8004192:	781b      	ldrb	r3, [r3, #0]
 8004194:	b25b      	sxtb	r3, r3
 8004196:	409a      	lsls	r2, r3
 8004198:	0013      	movs	r3, r2
 800419a:	b25a      	sxtb	r2, r3
 800419c:	210e      	movs	r1, #14
 800419e:	187b      	adds	r3, r7, r1
 80041a0:	781b      	ldrb	r3, [r3, #0]
 80041a2:	b25b      	sxtb	r3, r3
 80041a4:	4313      	orrs	r3, r2
 80041a6:	b25a      	sxtb	r2, r3
 80041a8:	187b      	adds	r3, r7, r1
 80041aa:	701a      	strb	r2, [r3, #0]
		softI2C_SCL_out();
 80041ac:	f7ff fee6 	bl	8003f7c <softI2C_SCL_out>
	for (i = 7; i >= 0; i--)
 80041b0:	193b      	adds	r3, r7, r4
 80041b2:	781b      	ldrb	r3, [r3, #0]
 80041b4:	b25b      	sxtb	r3, r3
 80041b6:	b2db      	uxtb	r3, r3
 80041b8:	3b01      	subs	r3, #1
 80041ba:	b2da      	uxtb	r2, r3
 80041bc:	193b      	adds	r3, r7, r4
 80041be:	701a      	strb	r2, [r3, #0]
 80041c0:	230f      	movs	r3, #15
 80041c2:	18fb      	adds	r3, r7, r3
 80041c4:	781b      	ldrb	r3, [r3, #0]
 80041c6:	2b7f      	cmp	r3, #127	; 0x7f
 80041c8:	d9ce      	bls.n	8004168 <STS31_ReadCmd_soft+0x22>
	}
	if (ack)
 80041ca:	1dfb      	adds	r3, r7, #7
 80041cc:	781b      	ldrb	r3, [r3, #0]
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d002      	beq.n	80041d8 <STS31_ReadCmd_soft+0x92>
		softI2C_SDA_out();
 80041d2:	f7ff fe89 	bl	8003ee8 <softI2C_SDA_out>
 80041d6:	e001      	b.n	80041dc <STS31_ReadCmd_soft+0x96>
	else
		softI2C_SDA_in();
 80041d8:	f7ff fe66 	bl	8003ea8 <softI2C_SDA_in>
	softI2C_sleep_usec(SOFTI2C_WAIT);
 80041dc:	2005      	movs	r0, #5
 80041de:	f7ff fe15 	bl	8003e0c <softI2C_sleep_usec>
	softI2C_SCL_in();
 80041e2:	f7ff feab 	bl	8003f3c <softI2C_SCL_in>
	softI2C_sleep_usec(SOFTI2C_WAIT);
 80041e6:	2005      	movs	r0, #5
 80041e8:	f7ff fe10 	bl	8003e0c <softI2C_sleep_usec>
	if (softI2C_wait_while_clock_stretching())
 80041ec:	f7ff fe3e 	bl	8003e6c <softI2C_wait_while_clock_stretching>
 80041f0:	1e03      	subs	r3, r0, #0
 80041f2:	d002      	beq.n	80041fa <STS31_ReadCmd_soft+0xb4>
		return -1;
 80041f4:	2301      	movs	r3, #1
 80041f6:	425b      	negs	r3, r3
 80041f8:	e006      	b.n	8004208 <STS31_ReadCmd_soft+0xc2>
	softI2C_SCL_out();
 80041fa:	f7ff febf 	bl	8003f7c <softI2C_SCL_out>
	softI2C_SDA_in();
 80041fe:	f7ff fe53 	bl	8003ea8 <softI2C_SDA_in>

	return data;
 8004202:	230e      	movs	r3, #14
 8004204:	18fb      	adds	r3, r7, r3
 8004206:	781b      	ldrb	r3, [r3, #0]
}
 8004208:	0018      	movs	r0, r3
 800420a:	46bd      	mov	sp, r7
 800420c:	b005      	add	sp, #20
 800420e:	bd90      	pop	{r4, r7, pc}

08004210 <softI2C_i2c_write>:
 * @param count		unused
 * @return	-1 or return value
 */
int8_t softI2C_i2c_write(uint8_t address, const uint16_t cmd,
                           uint16_t count)
{
 8004210:	b590      	push	{r4, r7, lr}
 8004212:	b087      	sub	sp, #28
 8004214:	af00      	add	r7, sp, #0
 8004216:	0004      	movs	r4, r0
 8004218:	0008      	movs	r0, r1
 800421a:	0011      	movs	r1, r2
 800421c:	1dfb      	adds	r3, r7, #7
 800421e:	1c22      	adds	r2, r4, #0
 8004220:	701a      	strb	r2, [r3, #0]
 8004222:	1d3b      	adds	r3, r7, #4
 8004224:	1c02      	adds	r2, r0, #0
 8004226:	801a      	strh	r2, [r3, #0]
 8004228:	1cbb      	adds	r3, r7, #2
 800422a:	1c0a      	adds	r2, r1, #0
 800422c:	801a      	strh	r2, [r3, #0]
    int8_t ret;
    uint8_t buf[2];

    softI2C_fill_cmd_send_buf(buf, cmd, NULL, 0);
 800422e:	1d3b      	adds	r3, r7, #4
 8004230:	8819      	ldrh	r1, [r3, #0]
 8004232:	230c      	movs	r3, #12
 8004234:	18f8      	adds	r0, r7, r3
 8004236:	2300      	movs	r3, #0
 8004238:	2200      	movs	r2, #0
 800423a:	f7ff fef5 	bl	8004028 <softI2C_fill_cmd_send_buf>

    ret = softI2C_start();
 800423e:	f7ff fec7 	bl	8003fd0 <softI2C_start>
 8004242:	0003      	movs	r3, r0
 8004244:	001a      	movs	r2, r3
 8004246:	2117      	movs	r1, #23
 8004248:	187b      	adds	r3, r7, r1
 800424a:	701a      	strb	r2, [r3, #0]
    if (ret != 0)
 800424c:	187b      	adds	r3, r7, r1
 800424e:	781b      	ldrb	r3, [r3, #0]
 8004250:	b25b      	sxtb	r3, r3
 8004252:	2b00      	cmp	r3, #0
 8004254:	d002      	beq.n	800425c <softI2C_i2c_write+0x4c>
        return -1;
 8004256:	2301      	movs	r3, #1
 8004258:	425b      	negs	r3, r3
 800425a:	e02f      	b.n	80042bc <softI2C_i2c_write+0xac>

    ret = STS31_WriteCmd_soft(address << 1 | 0);
 800425c:	1dfb      	adds	r3, r7, #7
 800425e:	781b      	ldrb	r3, [r3, #0]
 8004260:	18db      	adds	r3, r3, r3
 8004262:	b2db      	uxtb	r3, r3
 8004264:	0018      	movs	r0, r3
 8004266:	f7ff ff14 	bl	8004092 <STS31_WriteCmd_soft>
 800426a:	0002      	movs	r2, r0
 800426c:	2117      	movs	r1, #23
 800426e:	187b      	adds	r3, r7, r1
 8004270:	701a      	strb	r2, [r3, #0]
    if (ret != 0) {
 8004272:	187b      	adds	r3, r7, r1
 8004274:	781b      	ldrb	r3, [r3, #0]
 8004276:	b25b      	sxtb	r3, r3
 8004278:	2b00      	cmp	r3, #0
 800427a:	d004      	beq.n	8004286 <softI2C_i2c_write+0x76>
        softI2C_stop();
 800427c:	f7ff fec0 	bl	8004000 <softI2C_stop>
        return -1;
 8004280:	2301      	movs	r3, #1
 8004282:	425b      	negs	r3, r3
 8004284:	e01a      	b.n	80042bc <softI2C_i2c_write+0xac>
    }

    for (int i = 0; i < 2; i++)
 8004286:	2300      	movs	r3, #0
 8004288:	613b      	str	r3, [r7, #16]
 800428a:	e00e      	b.n	80042aa <softI2C_i2c_write+0x9a>
    {
    	ret = STS31_WriteCmd_soft(buf[i]);
 800428c:	230c      	movs	r3, #12
 800428e:	18fa      	adds	r2, r7, r3
 8004290:	693b      	ldr	r3, [r7, #16]
 8004292:	18d3      	adds	r3, r2, r3
 8004294:	781b      	ldrb	r3, [r3, #0]
 8004296:	0018      	movs	r0, r3
 8004298:	f7ff fefb 	bl	8004092 <STS31_WriteCmd_soft>
 800429c:	0002      	movs	r2, r0
 800429e:	2317      	movs	r3, #23
 80042a0:	18fb      	adds	r3, r7, r3
 80042a2:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < 2; i++)
 80042a4:	693b      	ldr	r3, [r7, #16]
 80042a6:	3301      	adds	r3, #1
 80042a8:	613b      	str	r3, [r7, #16]
 80042aa:	693b      	ldr	r3, [r7, #16]
 80042ac:	2b01      	cmp	r3, #1
 80042ae:	dded      	ble.n	800428c <softI2C_i2c_write+0x7c>
    }

    softI2C_stop();
 80042b0:	f7ff fea6 	bl	8004000 <softI2C_stop>
    return ret;
 80042b4:	2317      	movs	r3, #23
 80042b6:	18fb      	adds	r3, r7, r3
 80042b8:	781b      	ldrb	r3, [r3, #0]
 80042ba:	b25b      	sxtb	r3, r3
}
 80042bc:	0018      	movs	r0, r3
 80042be:	46bd      	mov	sp, r7
 80042c0:	b007      	add	sp, #28
 80042c2:	bd90      	pop	{r4, r7, pc}

080042c4 <softI2C_i2c_read>:
 * @param data		pointer to read data buffer
 * @param count		(unusued)
 * @return	0 or return value
 */
int8_t softI2C_i2c_read(uint8_t address, uint16_t cmd, uint16_t *data, uint16_t count)
{
 80042c4:	b5b0      	push	{r4, r5, r7, lr}
 80042c6:	b086      	sub	sp, #24
 80042c8:	af00      	add	r7, sp, #0
 80042ca:	0004      	movs	r4, r0
 80042cc:	0008      	movs	r0, r1
 80042ce:	60ba      	str	r2, [r7, #8]
 80042d0:	0019      	movs	r1, r3
 80042d2:	250f      	movs	r5, #15
 80042d4:	197b      	adds	r3, r7, r5
 80042d6:	1c22      	adds	r2, r4, #0
 80042d8:	701a      	strb	r2, [r3, #0]
 80042da:	240c      	movs	r4, #12
 80042dc:	193b      	adds	r3, r7, r4
 80042de:	1c02      	adds	r2, r0, #0
 80042e0:	801a      	strh	r2, [r3, #0]
 80042e2:	1dbb      	adds	r3, r7, #6
 80042e4:	1c0a      	adds	r2, r1, #0
 80042e6:	801a      	strh	r2, [r3, #0]
    int8_t ret;
    uint8_t v[2];

    softI2C_i2c_write(address, cmd, 1);
 80042e8:	193b      	adds	r3, r7, r4
 80042ea:	8819      	ldrh	r1, [r3, #0]
 80042ec:	197b      	adds	r3, r7, r5
 80042ee:	781b      	ldrb	r3, [r3, #0]
 80042f0:	2201      	movs	r2, #1
 80042f2:	0018      	movs	r0, r3
 80042f4:	f7ff ff8c 	bl	8004210 <softI2C_i2c_write>

    ret = softI2C_start();
 80042f8:	f7ff fe6a 	bl	8003fd0 <softI2C_start>
 80042fc:	0003      	movs	r3, r0
 80042fe:	001a      	movs	r2, r3
 8004300:	2117      	movs	r1, #23
 8004302:	187b      	adds	r3, r7, r1
 8004304:	701a      	strb	r2, [r3, #0]
    if (ret != 0)
 8004306:	187b      	adds	r3, r7, r1
 8004308:	781b      	ldrb	r3, [r3, #0]
 800430a:	b25b      	sxtb	r3, r3
 800430c:	2b00      	cmp	r3, #0
 800430e:	d004      	beq.n	800431a <softI2C_i2c_read+0x56>
        return ret;
 8004310:	2317      	movs	r3, #23
 8004312:	18fb      	adds	r3, r7, r3
 8004314:	781b      	ldrb	r3, [r3, #0]
 8004316:	b25b      	sxtb	r3, r3
 8004318:	e041      	b.n	800439e <softI2C_i2c_read+0xda>

    ret = STS31_WriteCmd_soft((address << 1) | 1);
 800431a:	230f      	movs	r3, #15
 800431c:	18fb      	adds	r3, r7, r3
 800431e:	781b      	ldrb	r3, [r3, #0]
 8004320:	005b      	lsls	r3, r3, #1
 8004322:	b25b      	sxtb	r3, r3
 8004324:	2201      	movs	r2, #1
 8004326:	4313      	orrs	r3, r2
 8004328:	b25b      	sxtb	r3, r3
 800432a:	b2db      	uxtb	r3, r3
 800432c:	0018      	movs	r0, r3
 800432e:	f7ff feb0 	bl	8004092 <STS31_WriteCmd_soft>
 8004332:	0002      	movs	r2, r0
 8004334:	2117      	movs	r1, #23
 8004336:	187b      	adds	r3, r7, r1
 8004338:	701a      	strb	r2, [r3, #0]
    if (ret != 0) {
 800433a:	187b      	adds	r3, r7, r1
 800433c:	781b      	ldrb	r3, [r3, #0]
 800433e:	b25b      	sxtb	r3, r3
 8004340:	2b00      	cmp	r3, #0
 8004342:	d006      	beq.n	8004352 <softI2C_i2c_read+0x8e>
    	softI2C_stop();
 8004344:	f7ff fe5c 	bl	8004000 <softI2C_stop>
        return ret;
 8004348:	2317      	movs	r3, #23
 800434a:	18fb      	adds	r3, r7, r3
 800434c:	781b      	ldrb	r3, [r3, #0]
 800434e:	b25b      	sxtb	r3, r3
 8004350:	e025      	b.n	800439e <softI2C_i2c_read+0xda>
    }

    v[0] = STS31_ReadCmd_soft(1);
 8004352:	2001      	movs	r0, #1
 8004354:	f7ff fef7 	bl	8004146 <STS31_ReadCmd_soft>
 8004358:	0003      	movs	r3, r0
 800435a:	b2da      	uxtb	r2, r3
 800435c:	2414      	movs	r4, #20
 800435e:	193b      	adds	r3, r7, r4
 8004360:	701a      	strb	r2, [r3, #0]
    v[1] = STS31_ReadCmd_soft(1);
 8004362:	2001      	movs	r0, #1
 8004364:	f7ff feef 	bl	8004146 <STS31_ReadCmd_soft>
 8004368:	0003      	movs	r3, r0
 800436a:	b2da      	uxtb	r2, r3
 800436c:	193b      	adds	r3, r7, r4
 800436e:	705a      	strb	r2, [r3, #1]
    uint8_t c = STS31_ReadCmd_soft(0);
 8004370:	2000      	movs	r0, #0
 8004372:	f7ff fee8 	bl	8004146 <STS31_ReadCmd_soft>
 8004376:	0002      	movs	r2, r0
 8004378:	2316      	movs	r3, #22
 800437a:	18fb      	adds	r3, r7, r3
 800437c:	701a      	strb	r2, [r3, #0]

    *data= (((uint16_t )v[0])<<8) | v[1];
 800437e:	0021      	movs	r1, r4
 8004380:	187b      	adds	r3, r7, r1
 8004382:	781b      	ldrb	r3, [r3, #0]
 8004384:	021b      	lsls	r3, r3, #8
 8004386:	b21a      	sxth	r2, r3
 8004388:	187b      	adds	r3, r7, r1
 800438a:	785b      	ldrb	r3, [r3, #1]
 800438c:	b21b      	sxth	r3, r3
 800438e:	4313      	orrs	r3, r2
 8004390:	b21b      	sxth	r3, r3
 8004392:	b29a      	uxth	r2, r3
 8004394:	68bb      	ldr	r3, [r7, #8]
 8004396:	801a      	strh	r2, [r3, #0]

    softI2C_stop();
 8004398:	f7ff fe32 	bl	8004000 <softI2C_stop>
    return 0;
 800439c:	2300      	movs	r3, #0
}
 800439e:	0018      	movs	r0, r3
 80043a0:	46bd      	mov	sp, r7
 80043a2:	b006      	add	sp, #24
 80043a4:	bdb0      	pop	{r4, r5, r7, pc}
	...

080043a8 <STS31_SoftReset_soft>:
 * @brief STS31 Reset
 * @param ch	Select STS31 thermal sensor chip
 * @return
 */
int STS31_SoftReset_soft()
{
 80043a8:	b580      	push	{r7, lr}
 80043aa:	af00      	add	r7, sp, #0
	return softI2C_i2c_write(STS_ADDR,0x30A2,1);
 80043ac:	234a      	movs	r3, #74	; 0x4a
 80043ae:	4904      	ldr	r1, [pc, #16]	; (80043c0 <STS31_SoftReset_soft+0x18>)
 80043b0:	2201      	movs	r2, #1
 80043b2:	0018      	movs	r0, r3
 80043b4:	f7ff ff2c 	bl	8004210 <softI2C_i2c_write>
 80043b8:	0003      	movs	r3, r0
}
 80043ba:	0018      	movs	r0, r3
 80043bc:	46bd      	mov	sp, r7
 80043be:	bd80      	pop	{r7, pc}
 80043c0:	000030a2 	.word	0x000030a2

080043c4 <STS31_EnterPeriodicMode_soft>:
 * @brief STS31 Periodic Mode
 * @param ch	Select STS31 thermal sensor chip
 * @return
 */
int STS31_EnterPeriodicMode_soft()
{
 80043c4:	b580      	push	{r7, lr}
 80043c6:	af00      	add	r7, sp, #0
	return softI2C_i2c_write(STS_ADDR,0x2032,1);
 80043c8:	234a      	movs	r3, #74	; 0x4a
 80043ca:	4904      	ldr	r1, [pc, #16]	; (80043dc <STS31_EnterPeriodicMode_soft+0x18>)
 80043cc:	2201      	movs	r2, #1
 80043ce:	0018      	movs	r0, r3
 80043d0:	f7ff ff1e 	bl	8004210 <softI2C_i2c_write>
 80043d4:	0003      	movs	r3, r0
}
 80043d6:	0018      	movs	r0, r3
 80043d8:	46bd      	mov	sp, r7
 80043da:	bd80      	pop	{r7, pc}
 80043dc:	00002032 	.word	0x00002032

080043e0 <EXTCJ_ll_init_soft>:
/**
 * @brief Initialize softI2C
 * @return	external Cold Junction STS31 thermal sensor count
 */
int EXTCJ_ll_init_soft(void)
{
 80043e0:	b580      	push	{r7, lr}
 80043e2:	b084      	sub	sp, #16
 80043e4:	af00      	add	r7, sp, #0
	__HAL_RCC_GPIOB_CLK_ENABLE();
 80043e6:	4b1e      	ldr	r3, [pc, #120]	; (8004460 <EXTCJ_ll_init_soft+0x80>)
 80043e8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80043ea:	4b1d      	ldr	r3, [pc, #116]	; (8004460 <EXTCJ_ll_init_soft+0x80>)
 80043ec:	2102      	movs	r1, #2
 80043ee:	430a      	orrs	r2, r1
 80043f0:	62da      	str	r2, [r3, #44]	; 0x2c
 80043f2:	4b1b      	ldr	r3, [pc, #108]	; (8004460 <EXTCJ_ll_init_soft+0x80>)
 80043f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043f6:	2202      	movs	r2, #2
 80043f8:	4013      	ands	r3, r2
 80043fa:	607b      	str	r3, [r7, #4]
 80043fc:	687b      	ldr	r3, [r7, #4]
	uint8_t extCJ_count = 0;
 80043fe:	230f      	movs	r3, #15
 8004400:	18fb      	adds	r3, r7, r3
 8004402:	2200      	movs	r2, #0
 8004404:	701a      	strb	r2, [r3, #0]
	softI2C_SDA_in();
 8004406:	f7ff fd4f 	bl	8003ea8 <softI2C_SDA_in>
	softI2C_SCL_in();
 800440a:	f7ff fd97 	bl	8003f3c <softI2C_SCL_in>

	for(int i=0; i<EXT_THERMAL_COUNT; i++)
 800440e:	2300      	movs	r3, #0
 8004410:	60bb      	str	r3, [r7, #8]
 8004412:	e01b      	b.n	800444c <EXTCJ_ll_init_soft+0x6c>
	{
		if (STS31_SoftReset_soft(i) < 0)
 8004414:	68bb      	ldr	r3, [r7, #8]
 8004416:	0018      	movs	r0, r3
 8004418:	f7ff ffc6 	bl	80043a8 <STS31_SoftReset_soft>
 800441c:	1e03      	subs	r3, r0, #0
 800441e:	da01      	bge.n	8004424 <EXTCJ_ll_init_soft+0x44>
		{
			return 0;
 8004420:	2300      	movs	r3, #0
 8004422:	e019      	b.n	8004458 <EXTCJ_ll_init_soft+0x78>
		}
		HAL_Delay(50);
 8004424:	2032      	movs	r0, #50	; 0x32
 8004426:	f001 f873 	bl	8005510 <HAL_Delay>
		if (STS31_EnterPeriodicMode_soft(i) < 0)
 800442a:	68bb      	ldr	r3, [r7, #8]
 800442c:	0018      	movs	r0, r3
 800442e:	f7ff ffc9 	bl	80043c4 <STS31_EnterPeriodicMode_soft>
 8004432:	1e03      	subs	r3, r0, #0
 8004434:	da01      	bge.n	800443a <EXTCJ_ll_init_soft+0x5a>
		{
			return 0;
 8004436:	2300      	movs	r3, #0
 8004438:	e00e      	b.n	8004458 <EXTCJ_ll_init_soft+0x78>
		}

		extCJ_count++;
 800443a:	210f      	movs	r1, #15
 800443c:	187b      	adds	r3, r7, r1
 800443e:	781a      	ldrb	r2, [r3, #0]
 8004440:	187b      	adds	r3, r7, r1
 8004442:	3201      	adds	r2, #1
 8004444:	701a      	strb	r2, [r3, #0]
	for(int i=0; i<EXT_THERMAL_COUNT; i++)
 8004446:	68bb      	ldr	r3, [r7, #8]
 8004448:	3301      	adds	r3, #1
 800444a:	60bb      	str	r3, [r7, #8]
 800444c:	68bb      	ldr	r3, [r7, #8]
 800444e:	2b00      	cmp	r3, #0
 8004450:	dde0      	ble.n	8004414 <EXTCJ_ll_init_soft+0x34>
	}

	return extCJ_count;
 8004452:	230f      	movs	r3, #15
 8004454:	18fb      	adds	r3, r7, r3
 8004456:	781b      	ldrb	r3, [r3, #0]
}
 8004458:	0018      	movs	r0, r3
 800445a:	46bd      	mov	sp, r7
 800445c:	b004      	add	sp, #16
 800445e:	bd80      	pop	{r7, pc}
 8004460:	40021000 	.word	0x40021000

08004464 <EXTCJ_init>:

/*****************************************************************************/
int EXTCJ_init(void)
{
 8004464:	b580      	push	{r7, lr}
 8004466:	af00      	add	r7, sp, #0
	if (EXTCJ_ll_init_soft() < EXT_THERMAL_COUNT)
 8004468:	f7ff ffba 	bl	80043e0 <EXTCJ_ll_init_soft>
 800446c:	1e03      	subs	r3, r0, #0
 800446e:	dc02      	bgt.n	8004476 <EXTCJ_init+0x12>
	{
		return -1;
 8004470:	2301      	movs	r3, #1
 8004472:	425b      	negs	r3, r3
 8004474:	e000      	b.n	8004478 <EXTCJ_init+0x14>
	}

	return EXT_THERMAL_COUNT;
 8004476:	2301      	movs	r3, #1
}
 8004478:	0018      	movs	r0, r3
 800447a:	46bd      	mov	sp, r7
 800447c:	bd80      	pop	{r7, pc}
	...

08004480 <EXTCJ_ReadTemperature>:

int EXTCJ_ReadTemperature(float *data)
/*****************************************************************************/
{
 8004480:	b580      	push	{r7, lr}
 8004482:	b084      	sub	sp, #16
 8004484:	af00      	add	r7, sp, #0
 8004486:	6078      	str	r0, [r7, #4]
	uint16_t t;
	int r;
	softI2C_i2c_write(STS_ADDR,0x2032,1);	/**< Fetch Temperature Command */
 8004488:	234a      	movs	r3, #74	; 0x4a
 800448a:	491a      	ldr	r1, [pc, #104]	; (80044f4 <EXTCJ_ReadTemperature+0x74>)
 800448c:	2201      	movs	r2, #1
 800448e:	0018      	movs	r0, r3
 8004490:	f7ff febe 	bl	8004210 <softI2C_i2c_write>
	HAL_Delay(5);
 8004494:	2005      	movs	r0, #5
 8004496:	f001 f83b 	bl	8005510 <HAL_Delay>
	r=softI2C_i2c_read(STS_ADDR,0xE000,&t,1);	/**< Read Temperature Data */
 800449a:	204a      	movs	r0, #74	; 0x4a
 800449c:	230a      	movs	r3, #10
 800449e:	18fa      	adds	r2, r7, r3
 80044a0:	23e0      	movs	r3, #224	; 0xe0
 80044a2:	0219      	lsls	r1, r3, #8
 80044a4:	2301      	movs	r3, #1
 80044a6:	f7ff ff0d 	bl	80042c4 <softI2C_i2c_read>
 80044aa:	0003      	movs	r3, r0
 80044ac:	60fb      	str	r3, [r7, #12]
	if (r != 0)
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d001      	beq.n	80044b8 <EXTCJ_ReadTemperature+0x38>
		return r;
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	e019      	b.n	80044ec <EXTCJ_ReadTemperature+0x6c>
	*data = (((float)t * 175.0f) / 65535.0f) - 45.0f;
 80044b8:	230a      	movs	r3, #10
 80044ba:	18fb      	adds	r3, r7, r3
 80044bc:	881b      	ldrh	r3, [r3, #0]
 80044be:	0018      	movs	r0, r3
 80044c0:	f7fc fd68 	bl	8000f94 <__aeabi_ui2f>
 80044c4:	1c03      	adds	r3, r0, #0
 80044c6:	490c      	ldr	r1, [pc, #48]	; (80044f8 <EXTCJ_ReadTemperature+0x78>)
 80044c8:	1c18      	adds	r0, r3, #0
 80044ca:	f7fc fa23 	bl	8000914 <__aeabi_fmul>
 80044ce:	1c03      	adds	r3, r0, #0
 80044d0:	490a      	ldr	r1, [pc, #40]	; (80044fc <EXTCJ_ReadTemperature+0x7c>)
 80044d2:	1c18      	adds	r0, r3, #0
 80044d4:	f7fc f90c 	bl	80006f0 <__aeabi_fdiv>
 80044d8:	1c03      	adds	r3, r0, #0
 80044da:	4909      	ldr	r1, [pc, #36]	; (8004500 <EXTCJ_ReadTemperature+0x80>)
 80044dc:	1c18      	adds	r0, r3, #0
 80044de:	f7fc fb4b 	bl	8000b78 <__aeabi_fsub>
 80044e2:	1c03      	adds	r3, r0, #0
 80044e4:	1c1a      	adds	r2, r3, #0
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	601a      	str	r2, [r3, #0]

	return 0;
 80044ea:	2300      	movs	r3, #0
}
 80044ec:	0018      	movs	r0, r3
 80044ee:	46bd      	mov	sp, r7
 80044f0:	b004      	add	sp, #16
 80044f2:	bd80      	pop	{r7, pc}
 80044f4:	00002032 	.word	0x00002032
 80044f8:	432f0000 	.word	0x432f0000
 80044fc:	477fff00 	.word	0x477fff00
 8004500:	42340000 	.word	0x42340000

08004504 <FLASH_If_Init>:
 * @brief  Unlocks Flash for write access
 * @param  None
 * @retval None
 */
void FLASH_If_Init(void)
{
 8004504:	b580      	push	{r7, lr}
 8004506:	af00      	add	r7, sp, #0
	/* Unlock the Program memory */
	HAL_FLASH_Unlock();
 8004508:	f001 fbca 	bl	8005ca0 <HAL_FLASH_Unlock>

	/* Clear all FLASH flags */
	__HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP | FLASH_FLAG_PGAERR | FLASH_FLAG_WRPERR);
 800450c:	4b03      	ldr	r3, [pc, #12]	; (800451c <FLASH_If_Init+0x18>)
 800450e:	4a04      	ldr	r2, [pc, #16]	; (8004520 <FLASH_If_Init+0x1c>)
 8004510:	619a      	str	r2, [r3, #24]
	/* Unlock the Program memory */
	HAL_FLASH_Lock();
 8004512:	f001 fc15 	bl	8005d40 <HAL_FLASH_Lock>
}
 8004516:	46c0      	nop			; (mov r8, r8)
 8004518:	46bd      	mov	sp, r7
 800451a:	bd80      	pop	{r7, pc}
 800451c:	40022000 	.word	0x40022000
 8004520:	00000302 	.word	0x00000302

08004524 <FLASH_If_Erase>:
 * @param  start: start of user flash area
 * @retval FLASHIF_OK : user flash area successfully erased
 *         FLASHIF_ERASEKO : error occurred
 */
uint32_t FLASH_If_Erase(uint32_t start,uint32_t length)
{
 8004524:	b5b0      	push	{r4, r5, r7, lr}
 8004526:	b088      	sub	sp, #32
 8004528:	af00      	add	r7, sp, #0
 800452a:	6078      	str	r0, [r7, #4]
 800452c:	6039      	str	r1, [r7, #0]
	uint32_t NbrOfPages = 0;
 800452e:	2300      	movs	r3, #0
 8004530:	61fb      	str	r3, [r7, #28]
	uint32_t PageError = 0;
 8004532:	2300      	movs	r3, #0
 8004534:	617b      	str	r3, [r7, #20]
	FLASH_EraseInitTypeDef pEraseInit;
	HAL_StatusTypeDef status = HAL_OK;
 8004536:	241b      	movs	r4, #27
 8004538:	193b      	adds	r3, r7, r4
 800453a:	2200      	movs	r2, #0
 800453c:	701a      	strb	r2, [r3, #0]

	/* Unlock the Flash to enable the flash control register access *************/
	HAL_FLASH_Unlock();
 800453e:	f001 fbaf 	bl	8005ca0 <HAL_FLASH_Unlock>

	/* Get the sector where start the user flash area */
	NbrOfPages = length/FLASH_PAGE_SIZE;
 8004542:	683b      	ldr	r3, [r7, #0]
 8004544:	09db      	lsrs	r3, r3, #7
 8004546:	61fb      	str	r3, [r7, #28]

	pEraseInit.TypeErase = FLASH_TYPEERASE_PAGES;
 8004548:	2108      	movs	r1, #8
 800454a:	187b      	adds	r3, r7, r1
 800454c:	2200      	movs	r2, #0
 800454e:	601a      	str	r2, [r3, #0]
	pEraseInit.PageAddress = start;
 8004550:	187b      	adds	r3, r7, r1
 8004552:	687a      	ldr	r2, [r7, #4]
 8004554:	605a      	str	r2, [r3, #4]
	//pEraseInit.Banks = FLASH_BANK_1;
	pEraseInit.NbPages = NbrOfPages;
 8004556:	187b      	adds	r3, r7, r1
 8004558:	69fa      	ldr	r2, [r7, #28]
 800455a:	609a      	str	r2, [r3, #8]
	status = HAL_FLASHEx_Erase(&pEraseInit, &PageError);
 800455c:	0025      	movs	r5, r4
 800455e:	193c      	adds	r4, r7, r4
 8004560:	2314      	movs	r3, #20
 8004562:	18fa      	adds	r2, r7, r3
 8004564:	187b      	adds	r3, r7, r1
 8004566:	0011      	movs	r1, r2
 8004568:	0018      	movs	r0, r3
 800456a:	f001 fd0b 	bl	8005f84 <HAL_FLASHEx_Erase>
 800456e:	0003      	movs	r3, r0
 8004570:	7023      	strb	r3, [r4, #0]

	/* Lock the Flash to disable the flash control register access (recommended
     to protect the FLASH memory against possible unwanted operation) *********/
	HAL_FLASH_Lock();
 8004572:	f001 fbe5 	bl	8005d40 <HAL_FLASH_Lock>

	if (status != HAL_OK)
 8004576:	002c      	movs	r4, r5
 8004578:	193b      	adds	r3, r7, r4
 800457a:	781b      	ldrb	r3, [r3, #0]
 800457c:	2b00      	cmp	r3, #0
 800457e:	d001      	beq.n	8004584 <FLASH_If_Erase+0x60>
	{
		/* Error occurred while page erase */
		return FLASHIF_ERASEKO;
 8004580:	2301      	movs	r3, #1
 8004582:	e000      	b.n	8004586 <FLASH_If_Erase+0x62>
	}

	return FLASHIF_OK;
 8004584:	2300      	movs	r3, #0
}
 8004586:	0018      	movs	r0, r3
 8004588:	46bd      	mov	sp, r7
 800458a:	b008      	add	sp, #32
 800458c:	bdb0      	pop	{r4, r5, r7, pc}

0800458e <FLASH_If_Write>:
 * @retval uint32_t 0: Data successfully written to Flash memory
 *         1: Error occurred while writing data in Flash memory
 *         2: Written Data in flash memory is different from expected one
 */
uint32_t FLASH_If_Write(uint32_t destination, uint32_t *p_source, uint32_t length)
{
 800458e:	b580      	push	{r7, lr}
 8004590:	b086      	sub	sp, #24
 8004592:	af00      	add	r7, sp, #0
 8004594:	60f8      	str	r0, [r7, #12]
 8004596:	60b9      	str	r1, [r7, #8]
 8004598:	607a      	str	r2, [r7, #4]
	uint32_t i = 0;
 800459a:	2300      	movs	r3, #0
 800459c:	617b      	str	r3, [r7, #20]

	/* Unlock the Flash to enable the flash control register access *************/
	HAL_FLASH_Unlock();
 800459e:	f001 fb7f 	bl	8005ca0 <HAL_FLASH_Unlock>

	for (i = 0; i < length; i++)
 80045a2:	2300      	movs	r3, #0
 80045a4:	617b      	str	r3, [r7, #20]
 80045a6:	e01f      	b.n	80045e8 <FLASH_If_Write+0x5a>
	{
		/* Device voltage range supposed to be [2.7V to 3.6V], the operation will
       be done by word */
		if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, destination, (p_source[i])) == HAL_OK)
 80045a8:	697b      	ldr	r3, [r7, #20]
 80045aa:	009b      	lsls	r3, r3, #2
 80045ac:	68ba      	ldr	r2, [r7, #8]
 80045ae:	18d3      	adds	r3, r2, r3
 80045b0:	681a      	ldr	r2, [r3, #0]
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	0019      	movs	r1, r3
 80045b6:	2002      	movs	r0, #2
 80045b8:	f001 fb36 	bl	8005c28 <HAL_FLASH_Program>
 80045bc:	1e03      	subs	r3, r0, #0
 80045be:	d10e      	bne.n	80045de <FLASH_If_Write+0x50>
		{
			/* Check the written value */
			if (*(uint32_t*)destination != *(uint32_t*)(p_source+i))
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	681a      	ldr	r2, [r3, #0]
 80045c4:	697b      	ldr	r3, [r7, #20]
 80045c6:	009b      	lsls	r3, r3, #2
 80045c8:	68b9      	ldr	r1, [r7, #8]
 80045ca:	18cb      	adds	r3, r1, r3
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	429a      	cmp	r2, r3
 80045d0:	d001      	beq.n	80045d6 <FLASH_If_Write+0x48>
			{
				/* Flash content doesn't match SRAM content */
				return(FLASHIF_WRITINGCTRL_ERROR);
 80045d2:	2302      	movs	r3, #2
 80045d4:	e00f      	b.n	80045f6 <FLASH_If_Write+0x68>
			}
			/* Increment FLASH destination address */
			destination += 4;
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	3304      	adds	r3, #4
 80045da:	60fb      	str	r3, [r7, #12]
 80045dc:	e001      	b.n	80045e2 <FLASH_If_Write+0x54>
		}
		else
		{
			/* Error occurred while writing data in Flash memory */
			return (FLASHIF_WRITING_ERROR);
 80045de:	2303      	movs	r3, #3
 80045e0:	e009      	b.n	80045f6 <FLASH_If_Write+0x68>
	for (i = 0; i < length; i++)
 80045e2:	697b      	ldr	r3, [r7, #20]
 80045e4:	3301      	adds	r3, #1
 80045e6:	617b      	str	r3, [r7, #20]
 80045e8:	697a      	ldr	r2, [r7, #20]
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	429a      	cmp	r2, r3
 80045ee:	d3db      	bcc.n	80045a8 <FLASH_If_Write+0x1a>
		}
	}

	/* Lock the Flash to disable the flash control register access (recommended
     to protect the FLASH memory against possible unwanted operation) *********/
	HAL_FLASH_Lock();
 80045f0:	f001 fba6 	bl	8005d40 <HAL_FLASH_Lock>

	return (FLASHIF_OK);
 80045f4:	2300      	movs	r3, #0
}
 80045f6:	0018      	movs	r0, r3
 80045f8:	46bd      	mov	sp, r7
 80045fa:	b006      	add	sp, #24
 80045fc:	bd80      	pop	{r7, pc}

080045fe <HAL_GPIO_EXTI_Callback>:
extern void bus_process(void);
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 80045fe:	b580      	push	{r7, lr}
 8004600:	b082      	sub	sp, #8
 8004602:	af00      	add	r7, sp, #0
 8004604:	0002      	movs	r2, r0
 8004606:	1dbb      	adds	r3, r7, #6
 8004608:	801a      	strh	r2, [r3, #0]

	if (GPIO_Pin == GPIO_PIN_4) {
		//__HAL_SPI_ENABLE(&hspi1);

	}
}
 800460a:	46c0      	nop			; (mov r8, r8)
 800460c:	46bd      	mov	sp, r7
 800460e:	b002      	add	sp, #8
 8004610:	bd80      	pop	{r7, pc}
	...

08004614 <HAL_SPI_RxCpltCallback>:

void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi) {
 8004614:	b580      	push	{r7, lr}
 8004616:	b082      	sub	sp, #8
 8004618:	af00      	add	r7, sp, #0
 800461a:	6078      	str	r0, [r7, #4]
	//dbg_printf("RX ALL\r\n");

	memcpy(spiRxBuffer, SPI_RxDMABuffer, 512);
 800461c:	4a0c      	ldr	r2, [pc, #48]	; (8004650 <HAL_SPI_RxCpltCallback+0x3c>)
 800461e:	4b0d      	ldr	r3, [pc, #52]	; (8004654 <HAL_SPI_RxCpltCallback+0x40>)
 8004620:	0010      	movs	r0, r2
 8004622:	0019      	movs	r1, r3
 8004624:	2380      	movs	r3, #128	; 0x80
 8004626:	009b      	lsls	r3, r3, #2
 8004628:	001a      	movs	r2, r3
 800462a:	f005 fcd8 	bl	8009fde <memcpy>
	espMsgRcvd = 1;
 800462e:	4b0a      	ldr	r3, [pc, #40]	; (8004658 <HAL_SPI_RxCpltCallback+0x44>)
 8004630:	2201      	movs	r2, #1
 8004632:	701a      	strb	r2, [r3, #0]
	bus_process();
 8004634:	f7ff fa18 	bl	8003a68 <bus_process>
	memset(SPI_RxDMABuffer, 0, 512);
 8004638:	2380      	movs	r3, #128	; 0x80
 800463a:	009a      	lsls	r2, r3, #2
 800463c:	4b05      	ldr	r3, [pc, #20]	; (8004654 <HAL_SPI_RxCpltCallback+0x40>)
 800463e:	2100      	movs	r1, #0
 8004640:	0018      	movs	r0, r3
 8004642:	f005 fcd5 	bl	8009ff0 <memset>
}
 8004646:	46c0      	nop			; (mov r8, r8)
 8004648:	46bd      	mov	sp, r7
 800464a:	b002      	add	sp, #8
 800464c:	bd80      	pop	{r7, pc}
 800464e:	46c0      	nop			; (mov r8, r8)
 8004650:	20000598 	.word	0x20000598
 8004654:	20000398 	.word	0x20000398
 8004658:	20000798 	.word	0x20000798

0800465c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800465c:	b580      	push	{r7, lr}
 800465e:	b082      	sub	sp, #8
 8004660:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	bl_remapMemToSRAM();
 8004662:	f7fe ffe9 	bl	8003638 <bl_remapMemToSRAM>

	iapMailbox[0] = 0x00;
 8004666:	4b2d      	ldr	r3, [pc, #180]	; (800471c <main+0xc0>)
 8004668:	2200      	movs	r2, #0
 800466a:	601a      	str	r2, [r3, #0]
	iapMailbox[1] = 0x00;
 800466c:	4b2b      	ldr	r3, [pc, #172]	; (800471c <main+0xc0>)
 800466e:	2200      	movs	r2, #0
 8004670:	605a      	str	r2, [r3, #4]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8004672:	f000 fedd 	bl	8005430 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8004676:	f000 f861 	bl	800473c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800467a:	f000 f9c5 	bl	8004a08 <MX_GPIO_Init>
  MX_DMA_Init();
 800467e:	f000 f99d 	bl	80049bc <MX_DMA_Init>
  MX_USART1_UART_Init();
 8004682:	f000 f93b 	bl	80048fc <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8004686:	f000 f969 	bl	800495c <MX_USART2_UART_Init>
  MX_SPI2_Init();
 800468a:	f000 f8ff 	bl	800488c <MX_SPI2_Init>
  MX_SPI1_Init();
 800468e:	f000 f8c9 	bl	8004824 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
  conf_init();
 8004692:	f7ff fb1b 	bl	8003ccc <conf_init>
  debug_init();
 8004696:	f7ff fb23 	bl	8003ce0 <debug_init>
  stpm_init();
 800469a:	f000 fcbb 	bl	8005014 <stpm_init>

  int extcjr = EXTCJ_init();
 800469e:	f7ff fee1 	bl	8004464 <EXTCJ_init>
 80046a2:	0003      	movs	r3, r0
 80046a4:	607b      	str	r3, [r7, #4]
  dbg_printf("extcj : %d\r\n", extcjr);
 80046a6:	687a      	ldr	r2, [r7, #4]
 80046a8:	4b1d      	ldr	r3, [pc, #116]	; (8004720 <main+0xc4>)
 80046aa:	0011      	movs	r1, r2
 80046ac:	0018      	movs	r0, r3
 80046ae:	f006 fb03 	bl	800acb8 <iprintf>
  tc_init(extcjr);
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	0018      	movs	r0, r3
 80046b6:	f7fe feb3 	bl	8003420 <tc_init>

  HAL_SPI_Receive_DMA(&hspi1, SPI_RxDMABuffer, 512);
 80046ba:	2380      	movs	r3, #128	; 0x80
 80046bc:	009a      	lsls	r2, r3, #2
 80046be:	4919      	ldr	r1, [pc, #100]	; (8004724 <main+0xc8>)
 80046c0:	4b19      	ldr	r3, [pc, #100]	; (8004728 <main+0xcc>)
 80046c2:	0018      	movs	r0, r3
 80046c4:	f003 faf0 	bl	8007ca8 <HAL_SPI_Receive_DMA>
  //HAL_SPI_Transmit_DMA(&hspi1, spiTxBuffer, 512);

  //__HAL_SPI_ENABLE((&hspi1));
  SET_BIT(hspi1.Instance->CR2, SPI_CR2_TXDMAEN);
 80046c8:	4b17      	ldr	r3, [pc, #92]	; (8004728 <main+0xcc>)
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	685a      	ldr	r2, [r3, #4]
 80046ce:	4b16      	ldr	r3, [pc, #88]	; (8004728 <main+0xcc>)
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	2102      	movs	r1, #2
 80046d4:	430a      	orrs	r2, r1
 80046d6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(hspi1.Instance->CR1, SPI_CR1_SSM);
 80046d8:	4b13      	ldr	r3, [pc, #76]	; (8004728 <main+0xcc>)
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	681a      	ldr	r2, [r3, #0]
 80046de:	4b12      	ldr	r3, [pc, #72]	; (8004728 <main+0xcc>)
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	4912      	ldr	r1, [pc, #72]	; (800472c <main+0xd0>)
 80046e4:	400a      	ands	r2, r1
 80046e6:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(hspi1.Instance->CR1, SPI_CR1_SSI);
 80046e8:	4b0f      	ldr	r3, [pc, #60]	; (8004728 <main+0xcc>)
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	681a      	ldr	r2, [r3, #0]
 80046ee:	4b0e      	ldr	r3, [pc, #56]	; (8004728 <main+0xcc>)
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	490f      	ldr	r1, [pc, #60]	; (8004730 <main+0xd4>)
 80046f4:	400a      	ands	r2, r1
 80046f6:	601a      	str	r2, [r3, #0]

  HAL_DMA_Start(&hdma_spi1_tx, (uint32_t)&spiTxBuffer[0], (uint32_t)&hspi1.Instance->DR, 512);
 80046f8:	490e      	ldr	r1, [pc, #56]	; (8004734 <main+0xd8>)
 80046fa:	4b0b      	ldr	r3, [pc, #44]	; (8004728 <main+0xcc>)
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	330c      	adds	r3, #12
 8004700:	001a      	movs	r2, r3
 8004702:	2380      	movs	r3, #128	; 0x80
 8004704:	009b      	lsls	r3, r3, #2
 8004706:	480c      	ldr	r0, [pc, #48]	; (8004738 <main+0xdc>)
 8004708:	f001 f87a 	bl	8005800 <HAL_DMA_Start>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  /*dbg_printf("Test\r\n");
	  HAL_Delay(1000);*/
	  stpm_Process();
 800470c:	f000 fd1e 	bl	800514c <stpm_Process>
	  max31856_process();
 8004710:	f7fe ff80 	bl	8003614 <max31856_process>
	  bus_comm_process();
 8004714:	f7ff fa76 	bl	8003c04 <bus_comm_process>
	  stpm_Process();
 8004718:	e7f8      	b.n	800470c <main+0xb0>
 800471a:	46c0      	nop			; (mov r8, r8)
 800471c:	20000100 	.word	0x20000100
 8004720:	0800e6ec 	.word	0x0800e6ec
 8004724:	20000398 	.word	0x20000398
 8004728:	20000e44 	.word	0x20000e44
 800472c:	fffffdff 	.word	0xfffffdff
 8004730:	fffffeff 	.word	0xfffffeff
 8004734:	20000870 	.word	0x20000870
 8004738:	20000f68 	.word	0x20000f68

0800473c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800473c:	b590      	push	{r4, r7, lr}
 800473e:	b09f      	sub	sp, #124	; 0x7c
 8004740:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8004742:	2440      	movs	r4, #64	; 0x40
 8004744:	193b      	adds	r3, r7, r4
 8004746:	0018      	movs	r0, r3
 8004748:	2338      	movs	r3, #56	; 0x38
 800474a:	001a      	movs	r2, r3
 800474c:	2100      	movs	r1, #0
 800474e:	f005 fc4f 	bl	8009ff0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004752:	232c      	movs	r3, #44	; 0x2c
 8004754:	18fb      	adds	r3, r7, r3
 8004756:	0018      	movs	r0, r3
 8004758:	2314      	movs	r3, #20
 800475a:	001a      	movs	r2, r3
 800475c:	2100      	movs	r1, #0
 800475e:	f005 fc47 	bl	8009ff0 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004762:	1d3b      	adds	r3, r7, #4
 8004764:	0018      	movs	r0, r3
 8004766:	2328      	movs	r3, #40	; 0x28
 8004768:	001a      	movs	r2, r3
 800476a:	2100      	movs	r1, #0
 800476c:	f005 fc40 	bl	8009ff0 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8004770:	4b2a      	ldr	r3, [pc, #168]	; (800481c <SystemClock_Config+0xe0>)
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	4a2a      	ldr	r2, [pc, #168]	; (8004820 <SystemClock_Config+0xe4>)
 8004776:	401a      	ands	r2, r3
 8004778:	4b28      	ldr	r3, [pc, #160]	; (800481c <SystemClock_Config+0xe0>)
 800477a:	2180      	movs	r1, #128	; 0x80
 800477c:	0109      	lsls	r1, r1, #4
 800477e:	430a      	orrs	r2, r1
 8004780:	601a      	str	r2, [r3, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8004782:	0021      	movs	r1, r4
 8004784:	187b      	adds	r3, r7, r1
 8004786:	2202      	movs	r2, #2
 8004788:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800478a:	187b      	adds	r3, r7, r1
 800478c:	2201      	movs	r2, #1
 800478e:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8004790:	187b      	adds	r3, r7, r1
 8004792:	2210      	movs	r2, #16
 8004794:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004796:	187b      	adds	r3, r7, r1
 8004798:	2202      	movs	r2, #2
 800479a:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800479c:	187b      	adds	r3, r7, r1
 800479e:	2200      	movs	r2, #0
 80047a0:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_3;
 80047a2:	187b      	adds	r3, r7, r1
 80047a4:	2200      	movs	r2, #0
 80047a6:	631a      	str	r2, [r3, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_2;
 80047a8:	187b      	adds	r3, r7, r1
 80047aa:	2280      	movs	r2, #128	; 0x80
 80047ac:	03d2      	lsls	r2, r2, #15
 80047ae:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80047b0:	187b      	adds	r3, r7, r1
 80047b2:	0018      	movs	r0, r3
 80047b4:	f001 fe42 	bl	800643c <HAL_RCC_OscConfig>
 80047b8:	1e03      	subs	r3, r0, #0
 80047ba:	d001      	beq.n	80047c0 <SystemClock_Config+0x84>
  {
    Error_Handler();
 80047bc:	f000 f994 	bl	8004ae8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80047c0:	212c      	movs	r1, #44	; 0x2c
 80047c2:	187b      	adds	r3, r7, r1
 80047c4:	220f      	movs	r2, #15
 80047c6:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80047c8:	187b      	adds	r3, r7, r1
 80047ca:	2203      	movs	r2, #3
 80047cc:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80047ce:	187b      	adds	r3, r7, r1
 80047d0:	2200      	movs	r2, #0
 80047d2:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80047d4:	187b      	adds	r3, r7, r1
 80047d6:	2200      	movs	r2, #0
 80047d8:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80047da:	187b      	adds	r3, r7, r1
 80047dc:	2200      	movs	r2, #0
 80047de:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80047e0:	187b      	adds	r3, r7, r1
 80047e2:	2101      	movs	r1, #1
 80047e4:	0018      	movs	r0, r3
 80047e6:	f002 f9ff 	bl	8006be8 <HAL_RCC_ClockConfig>
 80047ea:	1e03      	subs	r3, r0, #0
 80047ec:	d001      	beq.n	80047f2 <SystemClock_Config+0xb6>
  {
    Error_Handler();
 80047ee:	f000 f97b 	bl	8004ae8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART2;
 80047f2:	1d3b      	adds	r3, r7, #4
 80047f4:	2203      	movs	r2, #3
 80047f6:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80047f8:	1d3b      	adds	r3, r7, #4
 80047fa:	2200      	movs	r2, #0
 80047fc:	60da      	str	r2, [r3, #12]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80047fe:	1d3b      	adds	r3, r7, #4
 8004800:	2200      	movs	r2, #0
 8004802:	611a      	str	r2, [r3, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004804:	1d3b      	adds	r3, r7, #4
 8004806:	0018      	movs	r0, r3
 8004808:	f002 fc0e 	bl	8007028 <HAL_RCCEx_PeriphCLKConfig>
 800480c:	1e03      	subs	r3, r0, #0
 800480e:	d001      	beq.n	8004814 <SystemClock_Config+0xd8>
  {
    Error_Handler();
 8004810:	f000 f96a 	bl	8004ae8 <Error_Handler>
  }
}
 8004814:	46c0      	nop			; (mov r8, r8)
 8004816:	46bd      	mov	sp, r7
 8004818:	b01f      	add	sp, #124	; 0x7c
 800481a:	bd90      	pop	{r4, r7, pc}
 800481c:	40007000 	.word	0x40007000
 8004820:	ffffe7ff 	.word	0xffffe7ff

08004824 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8004824:	b580      	push	{r7, lr}
 8004826:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8004828:	4b16      	ldr	r3, [pc, #88]	; (8004884 <MX_SPI1_Init+0x60>)
 800482a:	4a17      	ldr	r2, [pc, #92]	; (8004888 <MX_SPI1_Init+0x64>)
 800482c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_SLAVE;
 800482e:	4b15      	ldr	r3, [pc, #84]	; (8004884 <MX_SPI1_Init+0x60>)
 8004830:	2200      	movs	r2, #0
 8004832:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8004834:	4b13      	ldr	r3, [pc, #76]	; (8004884 <MX_SPI1_Init+0x60>)
 8004836:	2200      	movs	r2, #0
 8004838:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800483a:	4b12      	ldr	r3, [pc, #72]	; (8004884 <MX_SPI1_Init+0x60>)
 800483c:	2200      	movs	r2, #0
 800483e:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8004840:	4b10      	ldr	r3, [pc, #64]	; (8004884 <MX_SPI1_Init+0x60>)
 8004842:	2200      	movs	r2, #0
 8004844:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8004846:	4b0f      	ldr	r3, [pc, #60]	; (8004884 <MX_SPI1_Init+0x60>)
 8004848:	2200      	movs	r2, #0
 800484a:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800484c:	4b0d      	ldr	r3, [pc, #52]	; (8004884 <MX_SPI1_Init+0x60>)
 800484e:	2280      	movs	r2, #128	; 0x80
 8004850:	0092      	lsls	r2, r2, #2
 8004852:	619a      	str	r2, [r3, #24]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004854:	4b0b      	ldr	r3, [pc, #44]	; (8004884 <MX_SPI1_Init+0x60>)
 8004856:	2200      	movs	r2, #0
 8004858:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800485a:	4b0a      	ldr	r3, [pc, #40]	; (8004884 <MX_SPI1_Init+0x60>)
 800485c:	2200      	movs	r2, #0
 800485e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004860:	4b08      	ldr	r3, [pc, #32]	; (8004884 <MX_SPI1_Init+0x60>)
 8004862:	2200      	movs	r2, #0
 8004864:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8004866:	4b07      	ldr	r3, [pc, #28]	; (8004884 <MX_SPI1_Init+0x60>)
 8004868:	2207      	movs	r2, #7
 800486a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800486c:	4b05      	ldr	r3, [pc, #20]	; (8004884 <MX_SPI1_Init+0x60>)
 800486e:	0018      	movs	r0, r3
 8004870:	f002 fd4e 	bl	8007310 <HAL_SPI_Init>
 8004874:	1e03      	subs	r3, r0, #0
 8004876:	d001      	beq.n	800487c <MX_SPI1_Init+0x58>
  {
    Error_Handler();
 8004878:	f000 f936 	bl	8004ae8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800487c:	46c0      	nop			; (mov r8, r8)
 800487e:	46bd      	mov	sp, r7
 8004880:	bd80      	pop	{r7, pc}
 8004882:	46c0      	nop			; (mov r8, r8)
 8004884:	20000e44 	.word	0x20000e44
 8004888:	40013000 	.word	0x40013000

0800488c <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 800488c:	b580      	push	{r7, lr}
 800488e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8004890:	4b18      	ldr	r3, [pc, #96]	; (80048f4 <MX_SPI2_Init+0x68>)
 8004892:	4a19      	ldr	r2, [pc, #100]	; (80048f8 <MX_SPI2_Init+0x6c>)
 8004894:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8004896:	4b17      	ldr	r3, [pc, #92]	; (80048f4 <MX_SPI2_Init+0x68>)
 8004898:	2282      	movs	r2, #130	; 0x82
 800489a:	0052      	lsls	r2, r2, #1
 800489c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800489e:	4b15      	ldr	r3, [pc, #84]	; (80048f4 <MX_SPI2_Init+0x68>)
 80048a0:	2200      	movs	r2, #0
 80048a2:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80048a4:	4b13      	ldr	r3, [pc, #76]	; (80048f4 <MX_SPI2_Init+0x68>)
 80048a6:	2200      	movs	r2, #0
 80048a8:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80048aa:	4b12      	ldr	r3, [pc, #72]	; (80048f4 <MX_SPI2_Init+0x68>)
 80048ac:	2202      	movs	r2, #2
 80048ae:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 80048b0:	4b10      	ldr	r3, [pc, #64]	; (80048f4 <MX_SPI2_Init+0x68>)
 80048b2:	2201      	movs	r2, #1
 80048b4:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80048b6:	4b0f      	ldr	r3, [pc, #60]	; (80048f4 <MX_SPI2_Init+0x68>)
 80048b8:	2280      	movs	r2, #128	; 0x80
 80048ba:	0092      	lsls	r2, r2, #2
 80048bc:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80048be:	4b0d      	ldr	r3, [pc, #52]	; (80048f4 <MX_SPI2_Init+0x68>)
 80048c0:	2218      	movs	r2, #24
 80048c2:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80048c4:	4b0b      	ldr	r3, [pc, #44]	; (80048f4 <MX_SPI2_Init+0x68>)
 80048c6:	2200      	movs	r2, #0
 80048c8:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80048ca:	4b0a      	ldr	r3, [pc, #40]	; (80048f4 <MX_SPI2_Init+0x68>)
 80048cc:	2200      	movs	r2, #0
 80048ce:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80048d0:	4b08      	ldr	r3, [pc, #32]	; (80048f4 <MX_SPI2_Init+0x68>)
 80048d2:	2200      	movs	r2, #0
 80048d4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 80048d6:	4b07      	ldr	r3, [pc, #28]	; (80048f4 <MX_SPI2_Init+0x68>)
 80048d8:	2207      	movs	r2, #7
 80048da:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80048dc:	4b05      	ldr	r3, [pc, #20]	; (80048f4 <MX_SPI2_Init+0x68>)
 80048de:	0018      	movs	r0, r3
 80048e0:	f002 fd16 	bl	8007310 <HAL_SPI_Init>
 80048e4:	1e03      	subs	r3, r0, #0
 80048e6:	d001      	beq.n	80048ec <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 80048e8:	f000 f8fe 	bl	8004ae8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80048ec:	46c0      	nop			; (mov r8, r8)
 80048ee:	46bd      	mov	sp, r7
 80048f0:	bd80      	pop	{r7, pc}
 80048f2:	46c0      	nop			; (mov r8, r8)
 80048f4:	20000d20 	.word	0x20000d20
 80048f8:	40003800 	.word	0x40003800

080048fc <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80048fc:	b580      	push	{r7, lr}
 80048fe:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8004900:	4b14      	ldr	r3, [pc, #80]	; (8004954 <MX_USART1_UART_Init+0x58>)
 8004902:	4a15      	ldr	r2, [pc, #84]	; (8004958 <MX_USART1_UART_Init+0x5c>)
 8004904:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8004906:	4b13      	ldr	r3, [pc, #76]	; (8004954 <MX_USART1_UART_Init+0x58>)
 8004908:	22e1      	movs	r2, #225	; 0xe1
 800490a:	0252      	lsls	r2, r2, #9
 800490c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800490e:	4b11      	ldr	r3, [pc, #68]	; (8004954 <MX_USART1_UART_Init+0x58>)
 8004910:	2200      	movs	r2, #0
 8004912:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8004914:	4b0f      	ldr	r3, [pc, #60]	; (8004954 <MX_USART1_UART_Init+0x58>)
 8004916:	2200      	movs	r2, #0
 8004918:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800491a:	4b0e      	ldr	r3, [pc, #56]	; (8004954 <MX_USART1_UART_Init+0x58>)
 800491c:	2200      	movs	r2, #0
 800491e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX;
 8004920:	4b0c      	ldr	r3, [pc, #48]	; (8004954 <MX_USART1_UART_Init+0x58>)
 8004922:	2208      	movs	r2, #8
 8004924:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004926:	4b0b      	ldr	r3, [pc, #44]	; (8004954 <MX_USART1_UART_Init+0x58>)
 8004928:	2200      	movs	r2, #0
 800492a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800492c:	4b09      	ldr	r3, [pc, #36]	; (8004954 <MX_USART1_UART_Init+0x58>)
 800492e:	2200      	movs	r2, #0
 8004930:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004932:	4b08      	ldr	r3, [pc, #32]	; (8004954 <MX_USART1_UART_Init+0x58>)
 8004934:	2200      	movs	r2, #0
 8004936:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004938:	4b06      	ldr	r3, [pc, #24]	; (8004954 <MX_USART1_UART_Init+0x58>)
 800493a:	2200      	movs	r2, #0
 800493c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800493e:	4b05      	ldr	r3, [pc, #20]	; (8004954 <MX_USART1_UART_Init+0x58>)
 8004940:	0018      	movs	r0, r3
 8004942:	f003 fef7 	bl	8008734 <HAL_UART_Init>
 8004946:	1e03      	subs	r3, r0, #0
 8004948:	d001      	beq.n	800494e <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 800494a:	f000 f8cd 	bl	8004ae8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800494e:	46c0      	nop			; (mov r8, r8)
 8004950:	46bd      	mov	sp, r7
 8004952:	bd80      	pop	{r7, pc}
 8004954:	20000dc0 	.word	0x20000dc0
 8004958:	40013800 	.word	0x40013800

0800495c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800495c:	b580      	push	{r7, lr}
 800495e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8004960:	4b14      	ldr	r3, [pc, #80]	; (80049b4 <MX_USART2_UART_Init+0x58>)
 8004962:	4a15      	ldr	r2, [pc, #84]	; (80049b8 <MX_USART2_UART_Init+0x5c>)
 8004964:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8004966:	4b13      	ldr	r3, [pc, #76]	; (80049b4 <MX_USART2_UART_Init+0x58>)
 8004968:	2296      	movs	r2, #150	; 0x96
 800496a:	0192      	lsls	r2, r2, #6
 800496c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800496e:	4b11      	ldr	r3, [pc, #68]	; (80049b4 <MX_USART2_UART_Init+0x58>)
 8004970:	2200      	movs	r2, #0
 8004972:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8004974:	4b0f      	ldr	r3, [pc, #60]	; (80049b4 <MX_USART2_UART_Init+0x58>)
 8004976:	2200      	movs	r2, #0
 8004978:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800497a:	4b0e      	ldr	r3, [pc, #56]	; (80049b4 <MX_USART2_UART_Init+0x58>)
 800497c:	2200      	movs	r2, #0
 800497e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8004980:	4b0c      	ldr	r3, [pc, #48]	; (80049b4 <MX_USART2_UART_Init+0x58>)
 8004982:	220c      	movs	r2, #12
 8004984:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004986:	4b0b      	ldr	r3, [pc, #44]	; (80049b4 <MX_USART2_UART_Init+0x58>)
 8004988:	2200      	movs	r2, #0
 800498a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800498c:	4b09      	ldr	r3, [pc, #36]	; (80049b4 <MX_USART2_UART_Init+0x58>)
 800498e:	2200      	movs	r2, #0
 8004990:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004992:	4b08      	ldr	r3, [pc, #32]	; (80049b4 <MX_USART2_UART_Init+0x58>)
 8004994:	2200      	movs	r2, #0
 8004996:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004998:	4b06      	ldr	r3, [pc, #24]	; (80049b4 <MX_USART2_UART_Init+0x58>)
 800499a:	2200      	movs	r2, #0
 800499c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800499e:	4b05      	ldr	r3, [pc, #20]	; (80049b4 <MX_USART2_UART_Init+0x58>)
 80049a0:	0018      	movs	r0, r3
 80049a2:	f003 fec7 	bl	8008734 <HAL_UART_Init>
 80049a6:	1e03      	subs	r3, r0, #0
 80049a8:	d001      	beq.n	80049ae <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80049aa:	f000 f89d 	bl	8004ae8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80049ae:	46c0      	nop			; (mov r8, r8)
 80049b0:	46bd      	mov	sp, r7
 80049b2:	bd80      	pop	{r7, pc}
 80049b4:	20000e9c 	.word	0x20000e9c
 80049b8:	40004400 	.word	0x40004400

080049bc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80049bc:	b580      	push	{r7, lr}
 80049be:	b082      	sub	sp, #8
 80049c0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80049c2:	4b10      	ldr	r3, [pc, #64]	; (8004a04 <MX_DMA_Init+0x48>)
 80049c4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80049c6:	4b0f      	ldr	r3, [pc, #60]	; (8004a04 <MX_DMA_Init+0x48>)
 80049c8:	2101      	movs	r1, #1
 80049ca:	430a      	orrs	r2, r1
 80049cc:	631a      	str	r2, [r3, #48]	; 0x30
 80049ce:	4b0d      	ldr	r3, [pc, #52]	; (8004a04 <MX_DMA_Init+0x48>)
 80049d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049d2:	2201      	movs	r2, #1
 80049d4:	4013      	ands	r3, r2
 80049d6:	607b      	str	r3, [r7, #4]
 80049d8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 80049da:	2200      	movs	r2, #0
 80049dc:	2100      	movs	r1, #0
 80049de:	200a      	movs	r0, #10
 80049e0:	f000 fe64 	bl	80056ac <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 80049e4:	200a      	movs	r0, #10
 80049e6:	f000 fe76 	bl	80056d6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_5_6_7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_5_6_7_IRQn, 0, 0);
 80049ea:	2200      	movs	r2, #0
 80049ec:	2100      	movs	r1, #0
 80049ee:	200b      	movs	r0, #11
 80049f0:	f000 fe5c 	bl	80056ac <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_5_6_7_IRQn);
 80049f4:	200b      	movs	r0, #11
 80049f6:	f000 fe6e 	bl	80056d6 <HAL_NVIC_EnableIRQ>

}
 80049fa:	46c0      	nop			; (mov r8, r8)
 80049fc:	46bd      	mov	sp, r7
 80049fe:	b002      	add	sp, #8
 8004a00:	bd80      	pop	{r7, pc}
 8004a02:	46c0      	nop			; (mov r8, r8)
 8004a04:	40021000 	.word	0x40021000

08004a08 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8004a08:	b590      	push	{r4, r7, lr}
 8004a0a:	b089      	sub	sp, #36	; 0x24
 8004a0c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004a0e:	240c      	movs	r4, #12
 8004a10:	193b      	adds	r3, r7, r4
 8004a12:	0018      	movs	r0, r3
 8004a14:	2314      	movs	r3, #20
 8004a16:	001a      	movs	r2, r3
 8004a18:	2100      	movs	r1, #0
 8004a1a:	f005 fae9 	bl	8009ff0 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004a1e:	4b2f      	ldr	r3, [pc, #188]	; (8004adc <MX_GPIO_Init+0xd4>)
 8004a20:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004a22:	4b2e      	ldr	r3, [pc, #184]	; (8004adc <MX_GPIO_Init+0xd4>)
 8004a24:	2101      	movs	r1, #1
 8004a26:	430a      	orrs	r2, r1
 8004a28:	62da      	str	r2, [r3, #44]	; 0x2c
 8004a2a:	4b2c      	ldr	r3, [pc, #176]	; (8004adc <MX_GPIO_Init+0xd4>)
 8004a2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a2e:	2201      	movs	r2, #1
 8004a30:	4013      	ands	r3, r2
 8004a32:	60bb      	str	r3, [r7, #8]
 8004a34:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004a36:	4b29      	ldr	r3, [pc, #164]	; (8004adc <MX_GPIO_Init+0xd4>)
 8004a38:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004a3a:	4b28      	ldr	r3, [pc, #160]	; (8004adc <MX_GPIO_Init+0xd4>)
 8004a3c:	2102      	movs	r1, #2
 8004a3e:	430a      	orrs	r2, r1
 8004a40:	62da      	str	r2, [r3, #44]	; 0x2c
 8004a42:	4b26      	ldr	r3, [pc, #152]	; (8004adc <MX_GPIO_Init+0xd4>)
 8004a44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a46:	2202      	movs	r2, #2
 8004a48:	4013      	ands	r3, r2
 8004a4a:	607b      	str	r3, [r7, #4]
 8004a4c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, TC_CH_3_Pin|TC_CH_2_Pin|TC_CH_1_Pin|TC_CH_0_Pin, GPIO_PIN_SET);
 8004a4e:	4924      	ldr	r1, [pc, #144]	; (8004ae0 <MX_GPIO_Init+0xd8>)
 8004a50:	4b24      	ldr	r3, [pc, #144]	; (8004ae4 <MX_GPIO_Init+0xdc>)
 8004a52:	2201      	movs	r2, #1
 8004a54:	0018      	movs	r0, r3
 8004a56:	f001 fcb8 	bl	80063ca <HAL_GPIO_WritePin>

  /*Configure GPIO pin : ESP_CS_Pin */
  GPIO_InitStruct.Pin = ESP_CS_Pin;
 8004a5a:	193b      	adds	r3, r7, r4
 8004a5c:	2210      	movs	r2, #16
 8004a5e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8004a60:	193b      	adds	r3, r7, r4
 8004a62:	2284      	movs	r2, #132	; 0x84
 8004a64:	0392      	lsls	r2, r2, #14
 8004a66:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a68:	193b      	adds	r3, r7, r4
 8004a6a:	2200      	movs	r2, #0
 8004a6c:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(ESP_CS_GPIO_Port, &GPIO_InitStruct);
 8004a6e:	193a      	adds	r2, r7, r4
 8004a70:	23a0      	movs	r3, #160	; 0xa0
 8004a72:	05db      	lsls	r3, r3, #23
 8004a74:	0011      	movs	r1, r2
 8004a76:	0018      	movs	r0, r3
 8004a78:	f001 fb0c 	bl	8006094 <HAL_GPIO_Init>

  /*Configure GPIO pins : TC_CH_3_Pin TC_CH_2_Pin TC_CH_1_Pin TC_CH_0_Pin */
  GPIO_InitStruct.Pin = TC_CH_3_Pin|TC_CH_2_Pin|TC_CH_1_Pin|TC_CH_0_Pin;
 8004a7c:	0021      	movs	r1, r4
 8004a7e:	187b      	adds	r3, r7, r1
 8004a80:	4a17      	ldr	r2, [pc, #92]	; (8004ae0 <MX_GPIO_Init+0xd8>)
 8004a82:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004a84:	187b      	adds	r3, r7, r1
 8004a86:	2201      	movs	r2, #1
 8004a88:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a8a:	187b      	adds	r3, r7, r1
 8004a8c:	2200      	movs	r2, #0
 8004a8e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004a90:	187b      	adds	r3, r7, r1
 8004a92:	2202      	movs	r2, #2
 8004a94:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004a96:	000c      	movs	r4, r1
 8004a98:	187b      	adds	r3, r7, r1
 8004a9a:	4a12      	ldr	r2, [pc, #72]	; (8004ae4 <MX_GPIO_Init+0xdc>)
 8004a9c:	0019      	movs	r1, r3
 8004a9e:	0010      	movs	r0, r2
 8004aa0:	f001 faf8 	bl	8006094 <HAL_GPIO_Init>

  /*Configure GPIO pin : CJ_ALERT_Pin */
  GPIO_InitStruct.Pin = CJ_ALERT_Pin;
 8004aa4:	0021      	movs	r1, r4
 8004aa6:	187b      	adds	r3, r7, r1
 8004aa8:	2220      	movs	r2, #32
 8004aaa:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004aac:	187b      	adds	r3, r7, r1
 8004aae:	2200      	movs	r2, #0
 8004ab0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004ab2:	187b      	adds	r3, r7, r1
 8004ab4:	2200      	movs	r2, #0
 8004ab6:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(CJ_ALERT_GPIO_Port, &GPIO_InitStruct);
 8004ab8:	187b      	adds	r3, r7, r1
 8004aba:	4a0a      	ldr	r2, [pc, #40]	; (8004ae4 <MX_GPIO_Init+0xdc>)
 8004abc:	0019      	movs	r1, r3
 8004abe:	0010      	movs	r0, r2
 8004ac0:	f001 fae8 	bl	8006094 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 8004ac4:	2200      	movs	r2, #0
 8004ac6:	2100      	movs	r1, #0
 8004ac8:	2007      	movs	r0, #7
 8004aca:	f000 fdef 	bl	80056ac <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8004ace:	2007      	movs	r0, #7
 8004ad0:	f000 fe01 	bl	80056d6 <HAL_NVIC_EnableIRQ>

}
 8004ad4:	46c0      	nop			; (mov r8, r8)
 8004ad6:	46bd      	mov	sp, r7
 8004ad8:	b009      	add	sp, #36	; 0x24
 8004ada:	bd90      	pop	{r4, r7, pc}
 8004adc:	40021000 	.word	0x40021000
 8004ae0:	00000c06 	.word	0x00000c06
 8004ae4:	50000400 	.word	0x50000400

08004ae8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004ae8:	b580      	push	{r7, lr}
 8004aea:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8004aec:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8004aee:	e7fe      	b.n	8004aee <Error_Handler+0x6>

08004af0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004af0:	b580      	push	{r7, lr}
 8004af2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004af4:	4b07      	ldr	r3, [pc, #28]	; (8004b14 <HAL_MspInit+0x24>)
 8004af6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004af8:	4b06      	ldr	r3, [pc, #24]	; (8004b14 <HAL_MspInit+0x24>)
 8004afa:	2101      	movs	r1, #1
 8004afc:	430a      	orrs	r2, r1
 8004afe:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8004b00:	4b04      	ldr	r3, [pc, #16]	; (8004b14 <HAL_MspInit+0x24>)
 8004b02:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004b04:	4b03      	ldr	r3, [pc, #12]	; (8004b14 <HAL_MspInit+0x24>)
 8004b06:	2180      	movs	r1, #128	; 0x80
 8004b08:	0549      	lsls	r1, r1, #21
 8004b0a:	430a      	orrs	r2, r1
 8004b0c:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004b0e:	46c0      	nop			; (mov r8, r8)
 8004b10:	46bd      	mov	sp, r7
 8004b12:	bd80      	pop	{r7, pc}
 8004b14:	40021000 	.word	0x40021000

08004b18 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8004b18:	b580      	push	{r7, lr}
 8004b1a:	b08a      	sub	sp, #40	; 0x28
 8004b1c:	af00      	add	r7, sp, #0
 8004b1e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004b20:	2314      	movs	r3, #20
 8004b22:	18fb      	adds	r3, r7, r3
 8004b24:	0018      	movs	r0, r3
 8004b26:	2314      	movs	r3, #20
 8004b28:	001a      	movs	r2, r3
 8004b2a:	2100      	movs	r1, #0
 8004b2c:	f005 fa60 	bl	8009ff0 <memset>
  if(hspi->Instance==SPI1)
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	4a62      	ldr	r2, [pc, #392]	; (8004cc0 <HAL_SPI_MspInit+0x1a8>)
 8004b36:	4293      	cmp	r3, r2
 8004b38:	d000      	beq.n	8004b3c <HAL_SPI_MspInit+0x24>
 8004b3a:	e086      	b.n	8004c4a <HAL_SPI_MspInit+0x132>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8004b3c:	4b61      	ldr	r3, [pc, #388]	; (8004cc4 <HAL_SPI_MspInit+0x1ac>)
 8004b3e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004b40:	4b60      	ldr	r3, [pc, #384]	; (8004cc4 <HAL_SPI_MspInit+0x1ac>)
 8004b42:	2180      	movs	r1, #128	; 0x80
 8004b44:	0149      	lsls	r1, r1, #5
 8004b46:	430a      	orrs	r2, r1
 8004b48:	635a      	str	r2, [r3, #52]	; 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004b4a:	4b5e      	ldr	r3, [pc, #376]	; (8004cc4 <HAL_SPI_MspInit+0x1ac>)
 8004b4c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004b4e:	4b5d      	ldr	r3, [pc, #372]	; (8004cc4 <HAL_SPI_MspInit+0x1ac>)
 8004b50:	2101      	movs	r1, #1
 8004b52:	430a      	orrs	r2, r1
 8004b54:	62da      	str	r2, [r3, #44]	; 0x2c
 8004b56:	4b5b      	ldr	r3, [pc, #364]	; (8004cc4 <HAL_SPI_MspInit+0x1ac>)
 8004b58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b5a:	2201      	movs	r2, #1
 8004b5c:	4013      	ands	r3, r2
 8004b5e:	613b      	str	r3, [r7, #16]
 8004b60:	693b      	ldr	r3, [r7, #16]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8004b62:	2114      	movs	r1, #20
 8004b64:	187b      	adds	r3, r7, r1
 8004b66:	22e0      	movs	r2, #224	; 0xe0
 8004b68:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004b6a:	187b      	adds	r3, r7, r1
 8004b6c:	2202      	movs	r2, #2
 8004b6e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b70:	187b      	adds	r3, r7, r1
 8004b72:	2200      	movs	r2, #0
 8004b74:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004b76:	187b      	adds	r3, r7, r1
 8004b78:	2203      	movs	r2, #3
 8004b7a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8004b7c:	187b      	adds	r3, r7, r1
 8004b7e:	2200      	movs	r2, #0
 8004b80:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004b82:	187a      	adds	r2, r7, r1
 8004b84:	23a0      	movs	r3, #160	; 0xa0
 8004b86:	05db      	lsls	r3, r3, #23
 8004b88:	0011      	movs	r1, r2
 8004b8a:	0018      	movs	r0, r3
 8004b8c:	f001 fa82 	bl	8006094 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel3;
 8004b90:	4b4d      	ldr	r3, [pc, #308]	; (8004cc8 <HAL_SPI_MspInit+0x1b0>)
 8004b92:	4a4e      	ldr	r2, [pc, #312]	; (8004ccc <HAL_SPI_MspInit+0x1b4>)
 8004b94:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Request = DMA_REQUEST_1;
 8004b96:	4b4c      	ldr	r3, [pc, #304]	; (8004cc8 <HAL_SPI_MspInit+0x1b0>)
 8004b98:	2201      	movs	r2, #1
 8004b9a:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004b9c:	4b4a      	ldr	r3, [pc, #296]	; (8004cc8 <HAL_SPI_MspInit+0x1b0>)
 8004b9e:	2210      	movs	r2, #16
 8004ba0:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004ba2:	4b49      	ldr	r3, [pc, #292]	; (8004cc8 <HAL_SPI_MspInit+0x1b0>)
 8004ba4:	2200      	movs	r2, #0
 8004ba6:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004ba8:	4b47      	ldr	r3, [pc, #284]	; (8004cc8 <HAL_SPI_MspInit+0x1b0>)
 8004baa:	2280      	movs	r2, #128	; 0x80
 8004bac:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004bae:	4b46      	ldr	r3, [pc, #280]	; (8004cc8 <HAL_SPI_MspInit+0x1b0>)
 8004bb0:	2200      	movs	r2, #0
 8004bb2:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004bb4:	4b44      	ldr	r3, [pc, #272]	; (8004cc8 <HAL_SPI_MspInit+0x1b0>)
 8004bb6:	2200      	movs	r2, #0
 8004bb8:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8004bba:	4b43      	ldr	r3, [pc, #268]	; (8004cc8 <HAL_SPI_MspInit+0x1b0>)
 8004bbc:	2200      	movs	r2, #0
 8004bbe:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8004bc0:	4b41      	ldr	r3, [pc, #260]	; (8004cc8 <HAL_SPI_MspInit+0x1b0>)
 8004bc2:	2280      	movs	r2, #128	; 0x80
 8004bc4:	0152      	lsls	r2, r2, #5
 8004bc6:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8004bc8:	4b3f      	ldr	r3, [pc, #252]	; (8004cc8 <HAL_SPI_MspInit+0x1b0>)
 8004bca:	0018      	movs	r0, r3
 8004bcc:	f000 fda0 	bl	8005710 <HAL_DMA_Init>
 8004bd0:	1e03      	subs	r3, r0, #0
 8004bd2:	d001      	beq.n	8004bd8 <HAL_SPI_MspInit+0xc0>
    {
      Error_Handler();
 8004bd4:	f7ff ff88 	bl	8004ae8 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	4a3b      	ldr	r2, [pc, #236]	; (8004cc8 <HAL_SPI_MspInit+0x1b0>)
 8004bdc:	649a      	str	r2, [r3, #72]	; 0x48
 8004bde:	4b3a      	ldr	r3, [pc, #232]	; (8004cc8 <HAL_SPI_MspInit+0x1b0>)
 8004be0:	687a      	ldr	r2, [r7, #4]
 8004be2:	629a      	str	r2, [r3, #40]	; 0x28

    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA1_Channel2;
 8004be4:	4b3a      	ldr	r3, [pc, #232]	; (8004cd0 <HAL_SPI_MspInit+0x1b8>)
 8004be6:	4a3b      	ldr	r2, [pc, #236]	; (8004cd4 <HAL_SPI_MspInit+0x1bc>)
 8004be8:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Request = DMA_REQUEST_1;
 8004bea:	4b39      	ldr	r3, [pc, #228]	; (8004cd0 <HAL_SPI_MspInit+0x1b8>)
 8004bec:	2201      	movs	r2, #1
 8004bee:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004bf0:	4b37      	ldr	r3, [pc, #220]	; (8004cd0 <HAL_SPI_MspInit+0x1b8>)
 8004bf2:	2200      	movs	r2, #0
 8004bf4:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004bf6:	4b36      	ldr	r3, [pc, #216]	; (8004cd0 <HAL_SPI_MspInit+0x1b8>)
 8004bf8:	2200      	movs	r2, #0
 8004bfa:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004bfc:	4b34      	ldr	r3, [pc, #208]	; (8004cd0 <HAL_SPI_MspInit+0x1b8>)
 8004bfe:	2280      	movs	r2, #128	; 0x80
 8004c00:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004c02:	4b33      	ldr	r3, [pc, #204]	; (8004cd0 <HAL_SPI_MspInit+0x1b8>)
 8004c04:	2200      	movs	r2, #0
 8004c06:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004c08:	4b31      	ldr	r3, [pc, #196]	; (8004cd0 <HAL_SPI_MspInit+0x1b8>)
 8004c0a:	2200      	movs	r2, #0
 8004c0c:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_CIRCULAR;
 8004c0e:	4b30      	ldr	r3, [pc, #192]	; (8004cd0 <HAL_SPI_MspInit+0x1b8>)
 8004c10:	2220      	movs	r2, #32
 8004c12:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8004c14:	4b2e      	ldr	r3, [pc, #184]	; (8004cd0 <HAL_SPI_MspInit+0x1b8>)
 8004c16:	2280      	movs	r2, #128	; 0x80
 8004c18:	0192      	lsls	r2, r2, #6
 8004c1a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8004c1c:	4b2c      	ldr	r3, [pc, #176]	; (8004cd0 <HAL_SPI_MspInit+0x1b8>)
 8004c1e:	0018      	movs	r0, r3
 8004c20:	f000 fd76 	bl	8005710 <HAL_DMA_Init>
 8004c24:	1e03      	subs	r3, r0, #0
 8004c26:	d001      	beq.n	8004c2c <HAL_SPI_MspInit+0x114>
    {
      Error_Handler();
 8004c28:	f7ff ff5e 	bl	8004ae8 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	4a28      	ldr	r2, [pc, #160]	; (8004cd0 <HAL_SPI_MspInit+0x1b8>)
 8004c30:	64da      	str	r2, [r3, #76]	; 0x4c
 8004c32:	4b27      	ldr	r3, [pc, #156]	; (8004cd0 <HAL_SPI_MspInit+0x1b8>)
 8004c34:	687a      	ldr	r2, [r7, #4]
 8004c36:	629a      	str	r2, [r3, #40]	; 0x28

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8004c38:	2200      	movs	r2, #0
 8004c3a:	2100      	movs	r1, #0
 8004c3c:	2019      	movs	r0, #25
 8004c3e:	f000 fd35 	bl	80056ac <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8004c42:	2019      	movs	r0, #25
 8004c44:	f000 fd47 	bl	80056d6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8004c48:	e036      	b.n	8004cb8 <HAL_SPI_MspInit+0x1a0>
  else if(hspi->Instance==SPI2)
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	4a22      	ldr	r2, [pc, #136]	; (8004cd8 <HAL_SPI_MspInit+0x1c0>)
 8004c50:	4293      	cmp	r3, r2
 8004c52:	d131      	bne.n	8004cb8 <HAL_SPI_MspInit+0x1a0>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8004c54:	4b1b      	ldr	r3, [pc, #108]	; (8004cc4 <HAL_SPI_MspInit+0x1ac>)
 8004c56:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004c58:	4b1a      	ldr	r3, [pc, #104]	; (8004cc4 <HAL_SPI_MspInit+0x1ac>)
 8004c5a:	2180      	movs	r1, #128	; 0x80
 8004c5c:	01c9      	lsls	r1, r1, #7
 8004c5e:	430a      	orrs	r2, r1
 8004c60:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004c62:	4b18      	ldr	r3, [pc, #96]	; (8004cc4 <HAL_SPI_MspInit+0x1ac>)
 8004c64:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004c66:	4b17      	ldr	r3, [pc, #92]	; (8004cc4 <HAL_SPI_MspInit+0x1ac>)
 8004c68:	2102      	movs	r1, #2
 8004c6a:	430a      	orrs	r2, r1
 8004c6c:	62da      	str	r2, [r3, #44]	; 0x2c
 8004c6e:	4b15      	ldr	r3, [pc, #84]	; (8004cc4 <HAL_SPI_MspInit+0x1ac>)
 8004c70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c72:	2202      	movs	r2, #2
 8004c74:	4013      	ands	r3, r2
 8004c76:	60fb      	str	r3, [r7, #12]
 8004c78:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8004c7a:	2114      	movs	r1, #20
 8004c7c:	187b      	adds	r3, r7, r1
 8004c7e:	22e0      	movs	r2, #224	; 0xe0
 8004c80:	0212      	lsls	r2, r2, #8
 8004c82:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004c84:	187b      	adds	r3, r7, r1
 8004c86:	2202      	movs	r2, #2
 8004c88:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c8a:	187b      	adds	r3, r7, r1
 8004c8c:	2200      	movs	r2, #0
 8004c8e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004c90:	187b      	adds	r3, r7, r1
 8004c92:	2203      	movs	r2, #3
 8004c94:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI2;
 8004c96:	187b      	adds	r3, r7, r1
 8004c98:	2200      	movs	r2, #0
 8004c9a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004c9c:	187b      	adds	r3, r7, r1
 8004c9e:	4a0f      	ldr	r2, [pc, #60]	; (8004cdc <HAL_SPI_MspInit+0x1c4>)
 8004ca0:	0019      	movs	r1, r3
 8004ca2:	0010      	movs	r0, r2
 8004ca4:	f001 f9f6 	bl	8006094 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 8004ca8:	2200      	movs	r2, #0
 8004caa:	2100      	movs	r1, #0
 8004cac:	201a      	movs	r0, #26
 8004cae:	f000 fcfd 	bl	80056ac <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8004cb2:	201a      	movs	r0, #26
 8004cb4:	f000 fd0f 	bl	80056d6 <HAL_NVIC_EnableIRQ>
}
 8004cb8:	46c0      	nop			; (mov r8, r8)
 8004cba:	46bd      	mov	sp, r7
 8004cbc:	b00a      	add	sp, #40	; 0x28
 8004cbe:	bd80      	pop	{r7, pc}
 8004cc0:	40013000 	.word	0x40013000
 8004cc4:	40021000 	.word	0x40021000
 8004cc8:	20000f68 	.word	0x20000f68
 8004ccc:	40020030 	.word	0x40020030
 8004cd0:	20000f20 	.word	0x20000f20
 8004cd4:	4002001c 	.word	0x4002001c
 8004cd8:	40003800 	.word	0x40003800
 8004cdc:	50000400 	.word	0x50000400

08004ce0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004ce0:	b580      	push	{r7, lr}
 8004ce2:	b08a      	sub	sp, #40	; 0x28
 8004ce4:	af00      	add	r7, sp, #0
 8004ce6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004ce8:	2314      	movs	r3, #20
 8004cea:	18fb      	adds	r3, r7, r3
 8004cec:	0018      	movs	r0, r3
 8004cee:	2314      	movs	r3, #20
 8004cf0:	001a      	movs	r2, r3
 8004cf2:	2100      	movs	r1, #0
 8004cf4:	f005 f97c 	bl	8009ff0 <memset>
  if(huart->Instance==USART1)
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	4a62      	ldr	r2, [pc, #392]	; (8004e88 <HAL_UART_MspInit+0x1a8>)
 8004cfe:	4293      	cmp	r3, r2
 8004d00:	d15c      	bne.n	8004dbc <HAL_UART_MspInit+0xdc>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8004d02:	4b62      	ldr	r3, [pc, #392]	; (8004e8c <HAL_UART_MspInit+0x1ac>)
 8004d04:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004d06:	4b61      	ldr	r3, [pc, #388]	; (8004e8c <HAL_UART_MspInit+0x1ac>)
 8004d08:	2180      	movs	r1, #128	; 0x80
 8004d0a:	01c9      	lsls	r1, r1, #7
 8004d0c:	430a      	orrs	r2, r1
 8004d0e:	635a      	str	r2, [r3, #52]	; 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004d10:	4b5e      	ldr	r3, [pc, #376]	; (8004e8c <HAL_UART_MspInit+0x1ac>)
 8004d12:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004d14:	4b5d      	ldr	r3, [pc, #372]	; (8004e8c <HAL_UART_MspInit+0x1ac>)
 8004d16:	2101      	movs	r1, #1
 8004d18:	430a      	orrs	r2, r1
 8004d1a:	62da      	str	r2, [r3, #44]	; 0x2c
 8004d1c:	4b5b      	ldr	r3, [pc, #364]	; (8004e8c <HAL_UART_MspInit+0x1ac>)
 8004d1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d20:	2201      	movs	r2, #1
 8004d22:	4013      	ands	r3, r2
 8004d24:	613b      	str	r3, [r7, #16]
 8004d26:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8004d28:	2114      	movs	r1, #20
 8004d2a:	187b      	adds	r3, r7, r1
 8004d2c:	22c0      	movs	r2, #192	; 0xc0
 8004d2e:	00d2      	lsls	r2, r2, #3
 8004d30:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004d32:	187b      	adds	r3, r7, r1
 8004d34:	2202      	movs	r2, #2
 8004d36:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004d38:	187b      	adds	r3, r7, r1
 8004d3a:	2200      	movs	r2, #0
 8004d3c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004d3e:	187b      	adds	r3, r7, r1
 8004d40:	2203      	movs	r2, #3
 8004d42:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8004d44:	187b      	adds	r3, r7, r1
 8004d46:	2204      	movs	r2, #4
 8004d48:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004d4a:	187a      	adds	r2, r7, r1
 8004d4c:	23a0      	movs	r3, #160	; 0xa0
 8004d4e:	05db      	lsls	r3, r3, #23
 8004d50:	0011      	movs	r1, r2
 8004d52:	0018      	movs	r0, r3
 8004d54:	f001 f99e 	bl	8006094 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel4;
 8004d58:	4b4d      	ldr	r3, [pc, #308]	; (8004e90 <HAL_UART_MspInit+0x1b0>)
 8004d5a:	4a4e      	ldr	r2, [pc, #312]	; (8004e94 <HAL_UART_MspInit+0x1b4>)
 8004d5c:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_3;
 8004d5e:	4b4c      	ldr	r3, [pc, #304]	; (8004e90 <HAL_UART_MspInit+0x1b0>)
 8004d60:	2203      	movs	r2, #3
 8004d62:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004d64:	4b4a      	ldr	r3, [pc, #296]	; (8004e90 <HAL_UART_MspInit+0x1b0>)
 8004d66:	2210      	movs	r2, #16
 8004d68:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004d6a:	4b49      	ldr	r3, [pc, #292]	; (8004e90 <HAL_UART_MspInit+0x1b0>)
 8004d6c:	2200      	movs	r2, #0
 8004d6e:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004d70:	4b47      	ldr	r3, [pc, #284]	; (8004e90 <HAL_UART_MspInit+0x1b0>)
 8004d72:	2280      	movs	r2, #128	; 0x80
 8004d74:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004d76:	4b46      	ldr	r3, [pc, #280]	; (8004e90 <HAL_UART_MspInit+0x1b0>)
 8004d78:	2200      	movs	r2, #0
 8004d7a:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004d7c:	4b44      	ldr	r3, [pc, #272]	; (8004e90 <HAL_UART_MspInit+0x1b0>)
 8004d7e:	2200      	movs	r2, #0
 8004d80:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8004d82:	4b43      	ldr	r3, [pc, #268]	; (8004e90 <HAL_UART_MspInit+0x1b0>)
 8004d84:	2200      	movs	r2, #0
 8004d86:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8004d88:	4b41      	ldr	r3, [pc, #260]	; (8004e90 <HAL_UART_MspInit+0x1b0>)
 8004d8a:	2200      	movs	r2, #0
 8004d8c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8004d8e:	4b40      	ldr	r3, [pc, #256]	; (8004e90 <HAL_UART_MspInit+0x1b0>)
 8004d90:	0018      	movs	r0, r3
 8004d92:	f000 fcbd 	bl	8005710 <HAL_DMA_Init>
 8004d96:	1e03      	subs	r3, r0, #0
 8004d98:	d001      	beq.n	8004d9e <HAL_UART_MspInit+0xbe>
    {
      Error_Handler();
 8004d9a:	f7ff fea5 	bl	8004ae8 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	4a3b      	ldr	r2, [pc, #236]	; (8004e90 <HAL_UART_MspInit+0x1b0>)
 8004da2:	66da      	str	r2, [r3, #108]	; 0x6c
 8004da4:	4b3a      	ldr	r3, [pc, #232]	; (8004e90 <HAL_UART_MspInit+0x1b0>)
 8004da6:	687a      	ldr	r2, [r7, #4]
 8004da8:	629a      	str	r2, [r3, #40]	; 0x28

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8004daa:	2200      	movs	r2, #0
 8004dac:	2100      	movs	r1, #0
 8004dae:	201b      	movs	r0, #27
 8004db0:	f000 fc7c 	bl	80056ac <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8004db4:	201b      	movs	r0, #27
 8004db6:	f000 fc8e 	bl	80056d6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8004dba:	e060      	b.n	8004e7e <HAL_UART_MspInit+0x19e>
  else if(huart->Instance==USART2)
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	4a35      	ldr	r2, [pc, #212]	; (8004e98 <HAL_UART_MspInit+0x1b8>)
 8004dc2:	4293      	cmp	r3, r2
 8004dc4:	d15b      	bne.n	8004e7e <HAL_UART_MspInit+0x19e>
    __HAL_RCC_USART2_CLK_ENABLE();
 8004dc6:	4b31      	ldr	r3, [pc, #196]	; (8004e8c <HAL_UART_MspInit+0x1ac>)
 8004dc8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004dca:	4b30      	ldr	r3, [pc, #192]	; (8004e8c <HAL_UART_MspInit+0x1ac>)
 8004dcc:	2180      	movs	r1, #128	; 0x80
 8004dce:	0289      	lsls	r1, r1, #10
 8004dd0:	430a      	orrs	r2, r1
 8004dd2:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004dd4:	4b2d      	ldr	r3, [pc, #180]	; (8004e8c <HAL_UART_MspInit+0x1ac>)
 8004dd6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004dd8:	4b2c      	ldr	r3, [pc, #176]	; (8004e8c <HAL_UART_MspInit+0x1ac>)
 8004dda:	2101      	movs	r1, #1
 8004ddc:	430a      	orrs	r2, r1
 8004dde:	62da      	str	r2, [r3, #44]	; 0x2c
 8004de0:	4b2a      	ldr	r3, [pc, #168]	; (8004e8c <HAL_UART_MspInit+0x1ac>)
 8004de2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004de4:	2201      	movs	r2, #1
 8004de6:	4013      	ands	r3, r2
 8004de8:	60fb      	str	r3, [r7, #12]
 8004dea:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8004dec:	2114      	movs	r1, #20
 8004dee:	187b      	adds	r3, r7, r1
 8004df0:	220c      	movs	r2, #12
 8004df2:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004df4:	187b      	adds	r3, r7, r1
 8004df6:	2202      	movs	r2, #2
 8004df8:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004dfa:	187b      	adds	r3, r7, r1
 8004dfc:	2200      	movs	r2, #0
 8004dfe:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004e00:	187b      	adds	r3, r7, r1
 8004e02:	2203      	movs	r2, #3
 8004e04:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 8004e06:	187b      	adds	r3, r7, r1
 8004e08:	2204      	movs	r2, #4
 8004e0a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004e0c:	187a      	adds	r2, r7, r1
 8004e0e:	23a0      	movs	r3, #160	; 0xa0
 8004e10:	05db      	lsls	r3, r3, #23
 8004e12:	0011      	movs	r1, r2
 8004e14:	0018      	movs	r0, r3
 8004e16:	f001 f93d 	bl	8006094 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Channel5;
 8004e1a:	4b20      	ldr	r3, [pc, #128]	; (8004e9c <HAL_UART_MspInit+0x1bc>)
 8004e1c:	4a20      	ldr	r2, [pc, #128]	; (8004ea0 <HAL_UART_MspInit+0x1c0>)
 8004e1e:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_4;
 8004e20:	4b1e      	ldr	r3, [pc, #120]	; (8004e9c <HAL_UART_MspInit+0x1bc>)
 8004e22:	2204      	movs	r2, #4
 8004e24:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004e26:	4b1d      	ldr	r3, [pc, #116]	; (8004e9c <HAL_UART_MspInit+0x1bc>)
 8004e28:	2200      	movs	r2, #0
 8004e2a:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004e2c:	4b1b      	ldr	r3, [pc, #108]	; (8004e9c <HAL_UART_MspInit+0x1bc>)
 8004e2e:	2200      	movs	r2, #0
 8004e30:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004e32:	4b1a      	ldr	r3, [pc, #104]	; (8004e9c <HAL_UART_MspInit+0x1bc>)
 8004e34:	2280      	movs	r2, #128	; 0x80
 8004e36:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004e38:	4b18      	ldr	r3, [pc, #96]	; (8004e9c <HAL_UART_MspInit+0x1bc>)
 8004e3a:	2200      	movs	r2, #0
 8004e3c:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004e3e:	4b17      	ldr	r3, [pc, #92]	; (8004e9c <HAL_UART_MspInit+0x1bc>)
 8004e40:	2200      	movs	r2, #0
 8004e42:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8004e44:	4b15      	ldr	r3, [pc, #84]	; (8004e9c <HAL_UART_MspInit+0x1bc>)
 8004e46:	2220      	movs	r2, #32
 8004e48:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8004e4a:	4b14      	ldr	r3, [pc, #80]	; (8004e9c <HAL_UART_MspInit+0x1bc>)
 8004e4c:	22c0      	movs	r2, #192	; 0xc0
 8004e4e:	0192      	lsls	r2, r2, #6
 8004e50:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8004e52:	4b12      	ldr	r3, [pc, #72]	; (8004e9c <HAL_UART_MspInit+0x1bc>)
 8004e54:	0018      	movs	r0, r3
 8004e56:	f000 fc5b 	bl	8005710 <HAL_DMA_Init>
 8004e5a:	1e03      	subs	r3, r0, #0
 8004e5c:	d001      	beq.n	8004e62 <HAL_UART_MspInit+0x182>
      Error_Handler();
 8004e5e:	f7ff fe43 	bl	8004ae8 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	4a0d      	ldr	r2, [pc, #52]	; (8004e9c <HAL_UART_MspInit+0x1bc>)
 8004e66:	671a      	str	r2, [r3, #112]	; 0x70
 8004e68:	4b0c      	ldr	r3, [pc, #48]	; (8004e9c <HAL_UART_MspInit+0x1bc>)
 8004e6a:	687a      	ldr	r2, [r7, #4]
 8004e6c:	629a      	str	r2, [r3, #40]	; 0x28
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8004e6e:	2200      	movs	r2, #0
 8004e70:	2100      	movs	r1, #0
 8004e72:	201c      	movs	r0, #28
 8004e74:	f000 fc1a 	bl	80056ac <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8004e78:	201c      	movs	r0, #28
 8004e7a:	f000 fc2c 	bl	80056d6 <HAL_NVIC_EnableIRQ>
}
 8004e7e:	46c0      	nop			; (mov r8, r8)
 8004e80:	46bd      	mov	sp, r7
 8004e82:	b00a      	add	sp, #40	; 0x28
 8004e84:	bd80      	pop	{r7, pc}
 8004e86:	46c0      	nop			; (mov r8, r8)
 8004e88:	40013800 	.word	0x40013800
 8004e8c:	40021000 	.word	0x40021000
 8004e90:	20000d78 	.word	0x20000d78
 8004e94:	40020044 	.word	0x40020044
 8004e98:	40004400 	.word	0x40004400
 8004e9c:	20000cd8 	.word	0x20000cd8
 8004ea0:	40020058 	.word	0x40020058

08004ea4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 8004ea4:	b580      	push	{r7, lr}
 8004ea6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8004ea8:	e7fe      	b.n	8004ea8 <NMI_Handler+0x4>

08004eaa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004eaa:	b580      	push	{r7, lr}
 8004eac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004eae:	e7fe      	b.n	8004eae <HardFault_Handler+0x4>

08004eb0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004eb0:	b580      	push	{r7, lr}
 8004eb2:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8004eb4:	46c0      	nop			; (mov r8, r8)
 8004eb6:	46bd      	mov	sp, r7
 8004eb8:	bd80      	pop	{r7, pc}

08004eba <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004eba:	b580      	push	{r7, lr}
 8004ebc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004ebe:	46c0      	nop			; (mov r8, r8)
 8004ec0:	46bd      	mov	sp, r7
 8004ec2:	bd80      	pop	{r7, pc}

08004ec4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004ec4:	b580      	push	{r7, lr}
 8004ec6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004ec8:	f000 fb06 	bl	80054d8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004ecc:	46c0      	nop			; (mov r8, r8)
 8004ece:	46bd      	mov	sp, r7
 8004ed0:	bd80      	pop	{r7, pc}

08004ed2 <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8004ed2:	b580      	push	{r7, lr}
 8004ed4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 8004ed6:	2010      	movs	r0, #16
 8004ed8:	f001 fa94 	bl	8006404 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8004edc:	46c0      	nop			; (mov r8, r8)
 8004ede:	46bd      	mov	sp, r7
 8004ee0:	bd80      	pop	{r7, pc}
	...

08004ee4 <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and channel 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 8004ee4:	b580      	push	{r7, lr}
 8004ee6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8004ee8:	4b05      	ldr	r3, [pc, #20]	; (8004f00 <DMA1_Channel2_3_IRQHandler+0x1c>)
 8004eea:	0018      	movs	r0, r3
 8004eec:	f000 fdbf 	bl	8005a6e <HAL_DMA_IRQHandler>
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8004ef0:	4b04      	ldr	r3, [pc, #16]	; (8004f04 <DMA1_Channel2_3_IRQHandler+0x20>)
 8004ef2:	0018      	movs	r0, r3
 8004ef4:	f000 fdbb 	bl	8005a6e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 8004ef8:	46c0      	nop			; (mov r8, r8)
 8004efa:	46bd      	mov	sp, r7
 8004efc:	bd80      	pop	{r7, pc}
 8004efe:	46c0      	nop			; (mov r8, r8)
 8004f00:	20000f20 	.word	0x20000f20
 8004f04:	20000f68 	.word	0x20000f68

08004f08 <DMA1_Channel4_5_6_7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 4, channel 5, channel 6 and channel 7 interrupts.
  */
void DMA1_Channel4_5_6_7_IRQHandler(void)
{
 8004f08:	b580      	push	{r7, lr}
 8004f0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_5_6_7_IRQn 0 */

  /* USER CODE END DMA1_Channel4_5_6_7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8004f0c:	4b05      	ldr	r3, [pc, #20]	; (8004f24 <DMA1_Channel4_5_6_7_IRQHandler+0x1c>)
 8004f0e:	0018      	movs	r0, r3
 8004f10:	f000 fdad 	bl	8005a6e <HAL_DMA_IRQHandler>
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8004f14:	4b04      	ldr	r3, [pc, #16]	; (8004f28 <DMA1_Channel4_5_6_7_IRQHandler+0x20>)
 8004f16:	0018      	movs	r0, r3
 8004f18:	f000 fda9 	bl	8005a6e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_5_6_7_IRQn 1 */

  /* USER CODE END DMA1_Channel4_5_6_7_IRQn 1 */
}
 8004f1c:	46c0      	nop			; (mov r8, r8)
 8004f1e:	46bd      	mov	sp, r7
 8004f20:	bd80      	pop	{r7, pc}
 8004f22:	46c0      	nop			; (mov r8, r8)
 8004f24:	20000d78 	.word	0x20000d78
 8004f28:	20000cd8 	.word	0x20000cd8

08004f2c <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8004f2c:	b580      	push	{r7, lr}
 8004f2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8004f30:	4b03      	ldr	r3, [pc, #12]	; (8004f40 <SPI1_IRQHandler+0x14>)
 8004f32:	0018      	movs	r0, r3
 8004f34:	f003 f8ac 	bl	8008090 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8004f38:	46c0      	nop			; (mov r8, r8)
 8004f3a:	46bd      	mov	sp, r7
 8004f3c:	bd80      	pop	{r7, pc}
 8004f3e:	46c0      	nop			; (mov r8, r8)
 8004f40:	20000e44 	.word	0x20000e44

08004f44 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8004f44:	b580      	push	{r7, lr}
 8004f46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8004f48:	4b03      	ldr	r3, [pc, #12]	; (8004f58 <SPI2_IRQHandler+0x14>)
 8004f4a:	0018      	movs	r0, r3
 8004f4c:	f003 f8a0 	bl	8008090 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8004f50:	46c0      	nop			; (mov r8, r8)
 8004f52:	46bd      	mov	sp, r7
 8004f54:	bd80      	pop	{r7, pc}
 8004f56:	46c0      	nop			; (mov r8, r8)
 8004f58:	20000d20 	.word	0x20000d20

08004f5c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8004f5c:	b580      	push	{r7, lr}
 8004f5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8004f60:	4b03      	ldr	r3, [pc, #12]	; (8004f70 <USART1_IRQHandler+0x14>)
 8004f62:	0018      	movs	r0, r3
 8004f64:	f003 fde8 	bl	8008b38 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8004f68:	46c0      	nop			; (mov r8, r8)
 8004f6a:	46bd      	mov	sp, r7
 8004f6c:	bd80      	pop	{r7, pc}
 8004f6e:	46c0      	nop			; (mov r8, r8)
 8004f70:	20000dc0 	.word	0x20000dc0

08004f74 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8004f74:	b580      	push	{r7, lr}
 8004f76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8004f78:	4b03      	ldr	r3, [pc, #12]	; (8004f88 <USART2_IRQHandler+0x14>)
 8004f7a:	0018      	movs	r0, r3
 8004f7c:	f003 fddc 	bl	8008b38 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8004f80:	46c0      	nop			; (mov r8, r8)
 8004f82:	46bd      	mov	sp, r7
 8004f84:	bd80      	pop	{r7, pc}
 8004f86:	46c0      	nop			; (mov r8, r8)
 8004f88:	20000e9c 	.word	0x20000e9c

08004f8c <HAL_UART_RxCpltCallback>:
/*============================================================================*/
/* Implementation of functions                                                */
/*============================================================================*/

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004f8c:	b580      	push	{r7, lr}
 8004f8e:	b082      	sub	sp, #8
 8004f90:	af00      	add	r7, sp, #0
 8004f92:	6078      	str	r0, [r7, #4]
	dbg_printf("RX ALL\r\n");
 8004f94:	4b07      	ldr	r3, [pc, #28]	; (8004fb4 <HAL_UART_RxCpltCallback+0x28>)
 8004f96:	0018      	movs	r0, r3
 8004f98:	f005 ff08 	bl	800adac <puts>
	memcpy(&stpm_rxBuffer[0],&rxDMABuffer[10],STPM3x_SAMPLE_SIZE);
 8004f9c:	23af      	movs	r3, #175	; 0xaf
 8004f9e:	005a      	lsls	r2, r3, #1
 8004fa0:	4905      	ldr	r1, [pc, #20]	; (8004fb8 <HAL_UART_RxCpltCallback+0x2c>)
 8004fa2:	4b06      	ldr	r3, [pc, #24]	; (8004fbc <HAL_UART_RxCpltCallback+0x30>)
 8004fa4:	0018      	movs	r0, r3
 8004fa6:	f005 f81a 	bl	8009fde <memcpy>
}
 8004faa:	46c0      	nop			; (mov r8, r8)
 8004fac:	46bd      	mov	sp, r7
 8004fae:	b002      	add	sp, #8
 8004fb0:	bd80      	pop	{r7, pc}
 8004fb2:	46c0      	nop			; (mov r8, r8)
 8004fb4:	0800e6fc 	.word	0x0800e6fc
 8004fb8:	20000fba 	.word	0x20000fba
 8004fbc:	20001118 	.word	0x20001118

08004fc0 <stmp3x_read_raw_buffered>:

int stmp3x_read_raw_buffered(uint8_t *data)
{
 8004fc0:	b580      	push	{r7, lr}
 8004fc2:	b082      	sub	sp, #8
 8004fc4:	af00      	add	r7, sp, #0
 8004fc6:	6078      	str	r0, [r7, #4]
	memcpy(data, &stpm_rxBuffer[0], STPM3x_SAMPLE_SIZE);
 8004fc8:	23af      	movs	r3, #175	; 0xaf
 8004fca:	005a      	lsls	r2, r3, #1
 8004fcc:	4905      	ldr	r1, [pc, #20]	; (8004fe4 <stmp3x_read_raw_buffered+0x24>)
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	0018      	movs	r0, r3
 8004fd2:	f005 f804 	bl	8009fde <memcpy>
	return STPM3x_SAMPLE_SIZE;
 8004fd6:	23af      	movs	r3, #175	; 0xaf
 8004fd8:	005b      	lsls	r3, r3, #1
}
 8004fda:	0018      	movs	r0, r3
 8004fdc:	46bd      	mov	sp, r7
 8004fde:	b002      	add	sp, #8
 8004fe0:	bd80      	pop	{r7, pc}
 8004fe2:	46c0      	nop			; (mov r8, r8)
 8004fe4:	20001118 	.word	0x20001118

08004fe8 <stpmReset>:


/*****************************************************************************/
void stpmReset(void)
{
 8004fe8:	b580      	push	{r7, lr}
 8004fea:	af00      	add	r7, sp, #0
	HAL_UART_Transmit(&huart2, &configReset[0], 5, 1000);
 8004fec:	23fa      	movs	r3, #250	; 0xfa
 8004fee:	009b      	lsls	r3, r3, #2
 8004ff0:	4906      	ldr	r1, [pc, #24]	; (800500c <stpmReset+0x24>)
 8004ff2:	4807      	ldr	r0, [pc, #28]	; (8005010 <stpmReset+0x28>)
 8004ff4:	2205      	movs	r2, #5
 8004ff6:	f003 fbf1 	bl	80087dc <HAL_UART_Transmit>
	HAL_Delay(1000);
 8004ffa:	23fa      	movs	r3, #250	; 0xfa
 8004ffc:	009b      	lsls	r3, r3, #2
 8004ffe:	0018      	movs	r0, r3
 8005000:	f000 fa86 	bl	8005510 <HAL_Delay>
	/*HAL_DMA_Abort(&hdma_usart2_rx);
	HAL_Delay(1000);
	NVIC_SystemReset();*/


}
 8005004:	46c0      	nop			; (mov r8, r8)
 8005006:	46bd      	mov	sp, r7
 8005008:	bd80      	pop	{r7, pc}
 800500a:	46c0      	nop			; (mov r8, r8)
 800500c:	20000164 	.word	0x20000164
 8005010:	20000e9c 	.word	0x20000e9c

08005014 <stpm_init>:

/*****************************************************************************/
void stpm_init(void)
{
 8005014:	b580      	push	{r7, lr}
 8005016:	b082      	sub	sp, #8
 8005018:	af00      	add	r7, sp, #0



	for (int i=0;i<STPM3x_SAMPLE_SIZE;i++)
 800501a:	2300      	movs	r3, #0
 800501c:	607b      	str	r3, [r7, #4]
 800501e:	e007      	b.n	8005030 <stpm_init+0x1c>
		stpm_rxBuffer[i] = 0;
 8005020:	4a3f      	ldr	r2, [pc, #252]	; (8005120 <stpm_init+0x10c>)
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	18d3      	adds	r3, r2, r3
 8005026:	2200      	movs	r2, #0
 8005028:	701a      	strb	r2, [r3, #0]
	for (int i=0;i<STPM3x_SAMPLE_SIZE;i++)
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	3301      	adds	r3, #1
 800502e:	607b      	str	r3, [r7, #4]
 8005030:	687a      	ldr	r2, [r7, #4]
 8005032:	235e      	movs	r3, #94	; 0x5e
 8005034:	33ff      	adds	r3, #255	; 0xff
 8005036:	429a      	cmp	r2, r3
 8005038:	ddf2      	ble.n	8005020 <stpm_init+0xc>
	for (int i=0;i<STPM3x_SAMPLE_SIZE;i++)
 800503a:	2300      	movs	r3, #0
 800503c:	603b      	str	r3, [r7, #0]
 800503e:	e007      	b.n	8005050 <stpm_init+0x3c>
		stpm_txBuffer[i] = 0;
 8005040:	4a38      	ldr	r2, [pc, #224]	; (8005124 <stpm_init+0x110>)
 8005042:	683b      	ldr	r3, [r7, #0]
 8005044:	18d3      	adds	r3, r2, r3
 8005046:	2200      	movs	r2, #0
 8005048:	701a      	strb	r2, [r3, #0]
	for (int i=0;i<STPM3x_SAMPLE_SIZE;i++)
 800504a:	683b      	ldr	r3, [r7, #0]
 800504c:	3301      	adds	r3, #1
 800504e:	603b      	str	r3, [r7, #0]
 8005050:	683a      	ldr	r2, [r7, #0]
 8005052:	235e      	movs	r3, #94	; 0x5e
 8005054:	33ff      	adds	r3, #255	; 0xff
 8005056:	429a      	cmp	r2, r3
 8005058:	ddf2      	ble.n	8005040 <stpm_init+0x2c>

	//MX_USART2_UART_Init();

	__HAL_UART_ENABLE_IT(&huart2, UART_IT_RXNE);   // enable idle line interru
 800505a:	4b33      	ldr	r3, [pc, #204]	; (8005128 <stpm_init+0x114>)
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	681a      	ldr	r2, [r3, #0]
 8005060:	4b31      	ldr	r3, [pc, #196]	; (8005128 <stpm_init+0x114>)
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	2120      	movs	r1, #32
 8005066:	430a      	orrs	r2, r1
 8005068:	601a      	str	r2, [r3, #0]

	stpmReset();
 800506a:	f7ff ffbd 	bl	8004fe8 <stpmReset>
	HAL_UART_Transmit(&huart2, &configCrc[0], 5, 1000);
 800506e:	23fa      	movs	r3, #250	; 0xfa
 8005070:	009b      	lsls	r3, r3, #2
 8005072:	492e      	ldr	r1, [pc, #184]	; (800512c <stpm_init+0x118>)
 8005074:	482c      	ldr	r0, [pc, #176]	; (8005128 <stpm_init+0x114>)
 8005076:	2205      	movs	r2, #5
 8005078:	f003 fbb0 	bl	80087dc <HAL_UART_Transmit>
	HAL_Delay(100);
 800507c:	2064      	movs	r0, #100	; 0x64
 800507e:	f000 fa47 	bl	8005510 <HAL_Delay>
	HAL_UART_Transmit(&huart2, &configTimeOut[0], 5, 1000);
 8005082:	23fa      	movs	r3, #250	; 0xfa
 8005084:	009b      	lsls	r3, r3, #2
 8005086:	492a      	ldr	r1, [pc, #168]	; (8005130 <stpm_init+0x11c>)
 8005088:	4827      	ldr	r0, [pc, #156]	; (8005128 <stpm_init+0x114>)
 800508a:	2205      	movs	r2, #5
 800508c:	f003 fba6 	bl	80087dc <HAL_UART_Transmit>
	HAL_Delay(100);
 8005090:	2064      	movs	r0, #100	; 0x64
 8005092:	f000 fa3d 	bl	8005510 <HAL_Delay>
	HAL_UART_Transmit(&huart2, &configBaudRate[0], 5, 1000);
 8005096:	23fa      	movs	r3, #250	; 0xfa
 8005098:	009b      	lsls	r3, r3, #2
 800509a:	4926      	ldr	r1, [pc, #152]	; (8005134 <stpm_init+0x120>)
 800509c:	4822      	ldr	r0, [pc, #136]	; (8005128 <stpm_init+0x114>)
 800509e:	2205      	movs	r2, #5
 80050a0:	f003 fb9c 	bl	80087dc <HAL_UART_Transmit>
	HAL_Delay(100);
 80050a4:	2064      	movs	r0, #100	; 0x64
 80050a6:	f000 fa33 	bl	8005510 <HAL_Delay>
	HAL_UART_Transmit(&huart2, &frameDelay[0], 5, 1000);
 80050aa:	23fa      	movs	r3, #250	; 0xfa
 80050ac:	009b      	lsls	r3, r3, #2
 80050ae:	4922      	ldr	r1, [pc, #136]	; (8005138 <stpm_init+0x124>)
 80050b0:	481d      	ldr	r0, [pc, #116]	; (8005128 <stpm_init+0x114>)
 80050b2:	2205      	movs	r2, #5
 80050b4:	f003 fb92 	bl	80087dc <HAL_UART_Transmit>
	HAL_Delay(100);
 80050b8:	2064      	movs	r0, #100	; 0x64
 80050ba:	f000 fa29 	bl	8005510 <HAL_Delay>


	/** Initial command sequence to activate STPM3x to read periodically. */
	HAL_UART_Transmit(&huart2, &readCR3[0], 5, 1000);
 80050be:	23fa      	movs	r3, #250	; 0xfa
 80050c0:	009b      	lsls	r3, r3, #2
 80050c2:	491e      	ldr	r1, [pc, #120]	; (800513c <stpm_init+0x128>)
 80050c4:	4818      	ldr	r0, [pc, #96]	; (8005128 <stpm_init+0x114>)
 80050c6:	2205      	movs	r2, #5
 80050c8:	f003 fb88 	bl	80087dc <HAL_UART_Transmit>
	HAL_Delay(100);
 80050cc:	2064      	movs	r0, #100	; 0x64
 80050ce:	f000 fa1f 	bl	8005510 <HAL_Delay>
	HAL_UART_Transmit(&huart2, &readCR3[0], 5, 1000);
 80050d2:	23fa      	movs	r3, #250	; 0xfa
 80050d4:	009b      	lsls	r3, r3, #2
 80050d6:	4919      	ldr	r1, [pc, #100]	; (800513c <stpm_init+0x128>)
 80050d8:	4813      	ldr	r0, [pc, #76]	; (8005128 <stpm_init+0x114>)
 80050da:	2205      	movs	r2, #5
 80050dc:	f003 fb7e 	bl	80087dc <HAL_UART_Transmit>
	HAL_Delay(100);
 80050e0:	2064      	movs	r0, #100	; 0x64
 80050e2:	f000 fa15 	bl	8005510 <HAL_Delay>
	HAL_UART_Transmit(&huart2, &sndCommand[0], 5, 1000);
 80050e6:	23fa      	movs	r3, #250	; 0xfa
 80050e8:	009b      	lsls	r3, r3, #2
 80050ea:	4915      	ldr	r1, [pc, #84]	; (8005140 <stpm_init+0x12c>)
 80050ec:	480e      	ldr	r0, [pc, #56]	; (8005128 <stpm_init+0x114>)
 80050ee:	2205      	movs	r2, #5
 80050f0:	f003 fb74 	bl	80087dc <HAL_UART_Transmit>
	HAL_Delay(100);
 80050f4:	2064      	movs	r0, #100	; 0x64
 80050f6:	f000 fa0b 	bl	8005510 <HAL_Delay>
	HAL_UART_Transmit(&huart2, &configCR3_2[0], 5, 1000);
 80050fa:	23fa      	movs	r3, #250	; 0xfa
 80050fc:	009b      	lsls	r3, r3, #2
 80050fe:	4911      	ldr	r1, [pc, #68]	; (8005144 <stpm_init+0x130>)
 8005100:	4809      	ldr	r0, [pc, #36]	; (8005128 <stpm_init+0x114>)
 8005102:	2205      	movs	r2, #5
 8005104:	f003 fb6a 	bl	80087dc <HAL_UART_Transmit>

	/** Start UART receive via DMA */
	HAL_UART_Receive_DMA(&huart2, rxDMABuffer, STPM3x_RX_BUFFER_SIZE);
 8005108:	23b4      	movs	r3, #180	; 0xb4
 800510a:	005a      	lsls	r2, r3, #1
 800510c:	490e      	ldr	r1, [pc, #56]	; (8005148 <stpm_init+0x134>)
 800510e:	4b06      	ldr	r3, [pc, #24]	; (8005128 <stpm_init+0x114>)
 8005110:	0018      	movs	r0, r3
 8005112:	f003 fcab 	bl	8008a6c <HAL_UART_Receive_DMA>


}
 8005116:	46c0      	nop			; (mov r8, r8)
 8005118:	46bd      	mov	sp, r7
 800511a:	b002      	add	sp, #8
 800511c:	bd80      	pop	{r7, pc}
 800511e:	46c0      	nop			; (mov r8, r8)
 8005120:	20001118 	.word	0x20001118
 8005124:	20001278 	.word	0x20001278
 8005128:	20000e9c 	.word	0x20000e9c
 800512c:	2000017c 	.word	0x2000017c
 8005130:	20000184 	.word	0x20000184
 8005134:	20000174 	.word	0x20000174
 8005138:	2000016c 	.word	0x2000016c
 800513c:	2000015c 	.word	0x2000015c
 8005140:	20000144 	.word	0x20000144
 8005144:	20000154 	.word	0x20000154
 8005148:	20000fb0 	.word	0x20000fb0

0800514c <stpm_Process>:


/*****************************************************************************/
void stpm_Process(void)
{
 800514c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800514e:	b08b      	sub	sp, #44	; 0x2c
 8005150:	af04      	add	r7, sp, #16

	/** Set LATCH */
	errorCode = HAL_UART_Transmit(&huart2, &configCR3_2[0], 5, 1000);
 8005152:	23fa      	movs	r3, #250	; 0xfa
 8005154:	009b      	lsls	r3, r3, #2
 8005156:	4946      	ldr	r1, [pc, #280]	; (8005270 <stpm_Process+0x124>)
 8005158:	4846      	ldr	r0, [pc, #280]	; (8005274 <stpm_Process+0x128>)
 800515a:	2205      	movs	r2, #5
 800515c:	f003 fb3e 	bl	80087dc <HAL_UART_Transmit>
 8005160:	0003      	movs	r3, r0
 8005162:	001a      	movs	r2, r3
 8005164:	4b44      	ldr	r3, [pc, #272]	; (8005278 <stpm_Process+0x12c>)
 8005166:	701a      	strb	r2, [r3, #0]
	HAL_Delay(20);
 8005168:	2014      	movs	r0, #20
 800516a:	f000 f9d1 	bl	8005510 <HAL_Delay>

	if (errorCode != HAL_OK)
 800516e:	4b42      	ldr	r3, [pc, #264]	; (8005278 <stpm_Process+0x12c>)
 8005170:	781b      	ldrb	r3, [r3, #0]
 8005172:	2b00      	cmp	r3, #0
 8005174:	d007      	beq.n	8005186 <stpm_Process+0x3a>
	{
		dbg_printf("errcode 1 : %d\n", errorCode);
 8005176:	4b40      	ldr	r3, [pc, #256]	; (8005278 <stpm_Process+0x12c>)
 8005178:	781b      	ldrb	r3, [r3, #0]
 800517a:	001a      	movs	r2, r3
 800517c:	4b3f      	ldr	r3, [pc, #252]	; (800527c <stpm_Process+0x130>)
 800517e:	0011      	movs	r1, r2
 8005180:	0018      	movs	r0, r3
 8005182:	f005 fd99 	bl	800acb8 <iprintf>
	}

	/** Start from register 0 */
	errorCode = HAL_UART_Transmit(&huart2, &initCommand[0], 5, 1000);
 8005186:	23fa      	movs	r3, #250	; 0xfa
 8005188:	009b      	lsls	r3, r3, #2
 800518a:	493d      	ldr	r1, [pc, #244]	; (8005280 <stpm_Process+0x134>)
 800518c:	4839      	ldr	r0, [pc, #228]	; (8005274 <stpm_Process+0x128>)
 800518e:	2205      	movs	r2, #5
 8005190:	f003 fb24 	bl	80087dc <HAL_UART_Transmit>
 8005194:	0003      	movs	r3, r0
 8005196:	001a      	movs	r2, r3
 8005198:	4b37      	ldr	r3, [pc, #220]	; (8005278 <stpm_Process+0x12c>)
 800519a:	701a      	strb	r2, [r3, #0]
	HAL_Delay(20);
 800519c:	2014      	movs	r0, #20
 800519e:	f000 f9b7 	bl	8005510 <HAL_Delay>

	if (errorCode != HAL_OK)
 80051a2:	4b35      	ldr	r3, [pc, #212]	; (8005278 <stpm_Process+0x12c>)
 80051a4:	781b      	ldrb	r3, [r3, #0]
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d007      	beq.n	80051ba <stpm_Process+0x6e>
	{
		dbg_printf("errcode 2 : %d\n", errorCode);
 80051aa:	4b33      	ldr	r3, [pc, #204]	; (8005278 <stpm_Process+0x12c>)
 80051ac:	781b      	ldrb	r3, [r3, #0]
 80051ae:	001a      	movs	r2, r3
 80051b0:	4b34      	ldr	r3, [pc, #208]	; (8005284 <stpm_Process+0x138>)
 80051b2:	0011      	movs	r1, r2
 80051b4:	0018      	movs	r0, r3
 80051b6:	f005 fd7f 	bl	800acb8 <iprintf>
	}

	/** Read all registers */
	for (int i = 0; i < 70; i++)
 80051ba:	2300      	movs	r3, #0
 80051bc:	617b      	str	r3, [r7, #20]
 80051be:	e010      	b.n	80051e2 <stpm_Process+0x96>
	{
		errorCode = HAL_UART_Transmit(&huart2, &sndCommand[0], 5, 1000);
 80051c0:	23fa      	movs	r3, #250	; 0xfa
 80051c2:	009b      	lsls	r3, r3, #2
 80051c4:	4930      	ldr	r1, [pc, #192]	; (8005288 <stpm_Process+0x13c>)
 80051c6:	482b      	ldr	r0, [pc, #172]	; (8005274 <stpm_Process+0x128>)
 80051c8:	2205      	movs	r2, #5
 80051ca:	f003 fb07 	bl	80087dc <HAL_UART_Transmit>
 80051ce:	0003      	movs	r3, r0
 80051d0:	001a      	movs	r2, r3
 80051d2:	4b29      	ldr	r3, [pc, #164]	; (8005278 <stpm_Process+0x12c>)
 80051d4:	701a      	strb	r2, [r3, #0]
		HAL_Delay(10);
 80051d6:	200a      	movs	r0, #10
 80051d8:	f000 f99a 	bl	8005510 <HAL_Delay>
	for (int i = 0; i < 70; i++)
 80051dc:	697b      	ldr	r3, [r7, #20]
 80051de:	3301      	adds	r3, #1
 80051e0:	617b      	str	r3, [r7, #20]
 80051e2:	697b      	ldr	r3, [r7, #20]
 80051e4:	2b45      	cmp	r3, #69	; 0x45
 80051e6:	ddeb      	ble.n	80051c0 <stpm_Process+0x74>
	}

	if (errorCode != HAL_OK)
 80051e8:	4b23      	ldr	r3, [pc, #140]	; (8005278 <stpm_Process+0x12c>)
 80051ea:	781b      	ldrb	r3, [r3, #0]
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d007      	beq.n	8005200 <stpm_Process+0xb4>
	{
		dbg_printf("errcode 3 : %d\n", errorCode);
 80051f0:	4b21      	ldr	r3, [pc, #132]	; (8005278 <stpm_Process+0x12c>)
 80051f2:	781b      	ldrb	r3, [r3, #0]
 80051f4:	001a      	movs	r2, r3
 80051f6:	4b25      	ldr	r3, [pc, #148]	; (800528c <stpm_Process+0x140>)
 80051f8:	0011      	movs	r1, r2
 80051fa:	0018      	movs	r0, r3
 80051fc:	f005 fd5c 	bl	800acb8 <iprintf>
	}

	HAL_Delay(10);
 8005200:	200a      	movs	r0, #10
 8005202:	f000 f985 	bl	8005510 <HAL_Delay>

#ifdef RTDEBUG
	//dbg_printf("RX Buffer : \n");
	int j = 0;
 8005206:	2300      	movs	r3, #0
 8005208:	60fb      	str	r3, [r7, #12]
	for (int i = 0; i < 70; i++)
 800520a:	2300      	movs	r3, #0
 800520c:	613b      	str	r3, [r7, #16]
 800520e:	e028      	b.n	8005262 <stpm_Process+0x116>
	{
		j = i *5;
 8005210:	693a      	ldr	r2, [r7, #16]
 8005212:	0013      	movs	r3, r2
 8005214:	009b      	lsls	r3, r3, #2
 8005216:	189b      	adds	r3, r3, r2
 8005218:	60fb      	str	r3, [r7, #12]
		dbg_printf("[%d] - %x:%x:%x:%x:%x \n", i, stpm_rxBuffer[j], stpm_rxBuffer[j+1], stpm_rxBuffer[j+2], stpm_rxBuffer[j+3], stpm_rxBuffer[j+4]);
 800521a:	4a1d      	ldr	r2, [pc, #116]	; (8005290 <stpm_Process+0x144>)
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	18d3      	adds	r3, r2, r3
 8005220:	781b      	ldrb	r3, [r3, #0]
 8005222:	001e      	movs	r6, r3
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	3301      	adds	r3, #1
 8005228:	4a19      	ldr	r2, [pc, #100]	; (8005290 <stpm_Process+0x144>)
 800522a:	5cd3      	ldrb	r3, [r2, r3]
 800522c:	607b      	str	r3, [r7, #4]
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	3302      	adds	r3, #2
 8005232:	4a17      	ldr	r2, [pc, #92]	; (8005290 <stpm_Process+0x144>)
 8005234:	5cd3      	ldrb	r3, [r2, r3]
 8005236:	001c      	movs	r4, r3
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	3303      	adds	r3, #3
 800523c:	4a14      	ldr	r2, [pc, #80]	; (8005290 <stpm_Process+0x144>)
 800523e:	5cd3      	ldrb	r3, [r2, r3]
 8005240:	001d      	movs	r5, r3
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	3304      	adds	r3, #4
 8005246:	4a12      	ldr	r2, [pc, #72]	; (8005290 <stpm_Process+0x144>)
 8005248:	5cd3      	ldrb	r3, [r2, r3]
 800524a:	6939      	ldr	r1, [r7, #16]
 800524c:	4811      	ldr	r0, [pc, #68]	; (8005294 <stpm_Process+0x148>)
 800524e:	9302      	str	r3, [sp, #8]
 8005250:	9501      	str	r5, [sp, #4]
 8005252:	9400      	str	r4, [sp, #0]
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	0032      	movs	r2, r6
 8005258:	f005 fd2e 	bl	800acb8 <iprintf>
	for (int i = 0; i < 70; i++)
 800525c:	693b      	ldr	r3, [r7, #16]
 800525e:	3301      	adds	r3, #1
 8005260:	613b      	str	r3, [r7, #16]
 8005262:	693b      	ldr	r3, [r7, #16]
 8005264:	2b45      	cmp	r3, #69	; 0x45
 8005266:	ddd3      	ble.n	8005210 <stpm_Process+0xc4>
	}
#endif

	//HAL_Delay(1000);

}
 8005268:	46c0      	nop			; (mov r8, r8)
 800526a:	46bd      	mov	sp, r7
 800526c:	b007      	add	sp, #28
 800526e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005270:	20000154 	.word	0x20000154
 8005274:	20000e9c 	.word	0x20000e9c
 8005278:	20001276 	.word	0x20001276
 800527c:	0800e704 	.word	0x0800e704
 8005280:	2000014c 	.word	0x2000014c
 8005284:	0800e714 	.word	0x0800e714
 8005288:	20000144 	.word	0x20000144
 800528c:	0800e724 	.word	0x0800e724
 8005290:	20001118 	.word	0x20001118
 8005294:	0800e734 	.word	0x0800e734

08005298 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8005298:	b580      	push	{r7, lr}
 800529a:	b086      	sub	sp, #24
 800529c:	af00      	add	r7, sp, #0
 800529e:	60f8      	str	r0, [r7, #12]
 80052a0:	60b9      	str	r1, [r7, #8]
 80052a2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80052a4:	2300      	movs	r3, #0
 80052a6:	617b      	str	r3, [r7, #20]
 80052a8:	e00a      	b.n	80052c0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80052aa:	e000      	b.n	80052ae <_read+0x16>
 80052ac:	bf00      	nop
 80052ae:	0001      	movs	r1, r0
 80052b0:	68bb      	ldr	r3, [r7, #8]
 80052b2:	1c5a      	adds	r2, r3, #1
 80052b4:	60ba      	str	r2, [r7, #8]
 80052b6:	b2ca      	uxtb	r2, r1
 80052b8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80052ba:	697b      	ldr	r3, [r7, #20]
 80052bc:	3301      	adds	r3, #1
 80052be:	617b      	str	r3, [r7, #20]
 80052c0:	697a      	ldr	r2, [r7, #20]
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	429a      	cmp	r2, r3
 80052c6:	dbf0      	blt.n	80052aa <_read+0x12>
	}

return len;
 80052c8:	687b      	ldr	r3, [r7, #4]
}
 80052ca:	0018      	movs	r0, r3
 80052cc:	46bd      	mov	sp, r7
 80052ce:	b006      	add	sp, #24
 80052d0:	bd80      	pop	{r7, pc}

080052d2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80052d2:	b580      	push	{r7, lr}
 80052d4:	b086      	sub	sp, #24
 80052d6:	af00      	add	r7, sp, #0
 80052d8:	60f8      	str	r0, [r7, #12]
 80052da:	60b9      	str	r1, [r7, #8]
 80052dc:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80052de:	2300      	movs	r3, #0
 80052e0:	617b      	str	r3, [r7, #20]
 80052e2:	e009      	b.n	80052f8 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80052e4:	68bb      	ldr	r3, [r7, #8]
 80052e6:	1c5a      	adds	r2, r3, #1
 80052e8:	60ba      	str	r2, [r7, #8]
 80052ea:	781b      	ldrb	r3, [r3, #0]
 80052ec:	0018      	movs	r0, r3
 80052ee:	f7fe fd45 	bl	8003d7c <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80052f2:	697b      	ldr	r3, [r7, #20]
 80052f4:	3301      	adds	r3, #1
 80052f6:	617b      	str	r3, [r7, #20]
 80052f8:	697a      	ldr	r2, [r7, #20]
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	429a      	cmp	r2, r3
 80052fe:	dbf1      	blt.n	80052e4 <_write+0x12>
	}
	return len;
 8005300:	687b      	ldr	r3, [r7, #4]
}
 8005302:	0018      	movs	r0, r3
 8005304:	46bd      	mov	sp, r7
 8005306:	b006      	add	sp, #24
 8005308:	bd80      	pop	{r7, pc}

0800530a <_close>:

int _close(int file)
{
 800530a:	b580      	push	{r7, lr}
 800530c:	b082      	sub	sp, #8
 800530e:	af00      	add	r7, sp, #0
 8005310:	6078      	str	r0, [r7, #4]
	return -1;
 8005312:	2301      	movs	r3, #1
 8005314:	425b      	negs	r3, r3
}
 8005316:	0018      	movs	r0, r3
 8005318:	46bd      	mov	sp, r7
 800531a:	b002      	add	sp, #8
 800531c:	bd80      	pop	{r7, pc}

0800531e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800531e:	b580      	push	{r7, lr}
 8005320:	b082      	sub	sp, #8
 8005322:	af00      	add	r7, sp, #0
 8005324:	6078      	str	r0, [r7, #4]
 8005326:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8005328:	683b      	ldr	r3, [r7, #0]
 800532a:	2280      	movs	r2, #128	; 0x80
 800532c:	0192      	lsls	r2, r2, #6
 800532e:	605a      	str	r2, [r3, #4]
	return 0;
 8005330:	2300      	movs	r3, #0
}
 8005332:	0018      	movs	r0, r3
 8005334:	46bd      	mov	sp, r7
 8005336:	b002      	add	sp, #8
 8005338:	bd80      	pop	{r7, pc}

0800533a <_isatty>:

int _isatty(int file)
{
 800533a:	b580      	push	{r7, lr}
 800533c:	b082      	sub	sp, #8
 800533e:	af00      	add	r7, sp, #0
 8005340:	6078      	str	r0, [r7, #4]
	return 1;
 8005342:	2301      	movs	r3, #1
}
 8005344:	0018      	movs	r0, r3
 8005346:	46bd      	mov	sp, r7
 8005348:	b002      	add	sp, #8
 800534a:	bd80      	pop	{r7, pc}

0800534c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800534c:	b580      	push	{r7, lr}
 800534e:	b084      	sub	sp, #16
 8005350:	af00      	add	r7, sp, #0
 8005352:	60f8      	str	r0, [r7, #12]
 8005354:	60b9      	str	r1, [r7, #8]
 8005356:	607a      	str	r2, [r7, #4]
	return 0;
 8005358:	2300      	movs	r3, #0
}
 800535a:	0018      	movs	r0, r3
 800535c:	46bd      	mov	sp, r7
 800535e:	b004      	add	sp, #16
 8005360:	bd80      	pop	{r7, pc}
	...

08005364 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8005364:	b580      	push	{r7, lr}
 8005366:	b086      	sub	sp, #24
 8005368:	af00      	add	r7, sp, #0
 800536a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800536c:	4a14      	ldr	r2, [pc, #80]	; (80053c0 <_sbrk+0x5c>)
 800536e:	4b15      	ldr	r3, [pc, #84]	; (80053c4 <_sbrk+0x60>)
 8005370:	1ad3      	subs	r3, r2, r3
 8005372:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8005374:	697b      	ldr	r3, [r7, #20]
 8005376:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8005378:	4b13      	ldr	r3, [pc, #76]	; (80053c8 <_sbrk+0x64>)
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	2b00      	cmp	r3, #0
 800537e:	d102      	bne.n	8005386 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8005380:	4b11      	ldr	r3, [pc, #68]	; (80053c8 <_sbrk+0x64>)
 8005382:	4a12      	ldr	r2, [pc, #72]	; (80053cc <_sbrk+0x68>)
 8005384:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8005386:	4b10      	ldr	r3, [pc, #64]	; (80053c8 <_sbrk+0x64>)
 8005388:	681a      	ldr	r2, [r3, #0]
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	18d3      	adds	r3, r2, r3
 800538e:	693a      	ldr	r2, [r7, #16]
 8005390:	429a      	cmp	r2, r3
 8005392:	d207      	bcs.n	80053a4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8005394:	f004 fdea 	bl	8009f6c <__errno>
 8005398:	0003      	movs	r3, r0
 800539a:	220c      	movs	r2, #12
 800539c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800539e:	2301      	movs	r3, #1
 80053a0:	425b      	negs	r3, r3
 80053a2:	e009      	b.n	80053b8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80053a4:	4b08      	ldr	r3, [pc, #32]	; (80053c8 <_sbrk+0x64>)
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80053aa:	4b07      	ldr	r3, [pc, #28]	; (80053c8 <_sbrk+0x64>)
 80053ac:	681a      	ldr	r2, [r3, #0]
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	18d2      	adds	r2, r2, r3
 80053b2:	4b05      	ldr	r3, [pc, #20]	; (80053c8 <_sbrk+0x64>)
 80053b4:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 80053b6:	68fb      	ldr	r3, [r7, #12]
}
 80053b8:	0018      	movs	r0, r3
 80053ba:	46bd      	mov	sp, r7
 80053bc:	b006      	add	sp, #24
 80053be:	bd80      	pop	{r7, pc}
 80053c0:	20005000 	.word	0x20005000
 80053c4:	00000400 	.word	0x00000400
 80053c8:	2000079c 	.word	0x2000079c
 80053cc:	200013f8 	.word	0x200013f8

080053d0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80053d0:	b580      	push	{r7, lr}
 80053d2:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80053d4:	46c0      	nop			; (mov r8, r8)
 80053d6:	46bd      	mov	sp, r7
 80053d8:	bd80      	pop	{r7, pc}
	...

080053dc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 80053dc:	480d      	ldr	r0, [pc, #52]	; (8005414 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 80053de:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80053e0:	480d      	ldr	r0, [pc, #52]	; (8005418 <LoopForever+0x6>)
  ldr r1, =_edata
 80053e2:	490e      	ldr	r1, [pc, #56]	; (800541c <LoopForever+0xa>)
  ldr r2, =_sidata
 80053e4:	4a0e      	ldr	r2, [pc, #56]	; (8005420 <LoopForever+0xe>)
  movs r3, #0
 80053e6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80053e8:	e002      	b.n	80053f0 <LoopCopyDataInit>

080053ea <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80053ea:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80053ec:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80053ee:	3304      	adds	r3, #4

080053f0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80053f0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80053f2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80053f4:	d3f9      	bcc.n	80053ea <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80053f6:	4a0b      	ldr	r2, [pc, #44]	; (8005424 <LoopForever+0x12>)
  ldr r4, =_ebss
 80053f8:	4c0b      	ldr	r4, [pc, #44]	; (8005428 <LoopForever+0x16>)
  movs r3, #0
 80053fa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80053fc:	e001      	b.n	8005402 <LoopFillZerobss>

080053fe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80053fe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005400:	3204      	adds	r2, #4

08005402 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005402:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005404:	d3fb      	bcc.n	80053fe <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8005406:	f7ff ffe3 	bl	80053d0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800540a:	f004 fdb5 	bl	8009f78 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800540e:	f7ff f925 	bl	800465c <main>

08005412 <LoopForever>:

LoopForever:
    b LoopForever
 8005412:	e7fe      	b.n	8005412 <LoopForever>
   ldr   r0, =_estack
 8005414:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 8005418:	20000108 	.word	0x20000108
  ldr r1, =_edata
 800541c:	20000368 	.word	0x20000368
  ldr r2, =_sidata
 8005420:	0800eed0 	.word	0x0800eed0
  ldr r2, =_sbss
 8005424:	20000368 	.word	0x20000368
  ldr r4, =_ebss
 8005428:	200013f8 	.word	0x200013f8

0800542c <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800542c:	e7fe      	b.n	800542c <ADC1_COMP_IRQHandler>
	...

08005430 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005430:	b580      	push	{r7, lr}
 8005432:	b082      	sub	sp, #8
 8005434:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8005436:	1dfb      	adds	r3, r7, #7
 8005438:	2200      	movs	r2, #0
 800543a:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 800543c:	4b0b      	ldr	r3, [pc, #44]	; (800546c <HAL_Init+0x3c>)
 800543e:	681a      	ldr	r2, [r3, #0]
 8005440:	4b0a      	ldr	r3, [pc, #40]	; (800546c <HAL_Init+0x3c>)
 8005442:	2140      	movs	r1, #64	; 0x40
 8005444:	430a      	orrs	r2, r1
 8005446:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8005448:	2000      	movs	r0, #0
 800544a:	f000 f811 	bl	8005470 <HAL_InitTick>
 800544e:	1e03      	subs	r3, r0, #0
 8005450:	d003      	beq.n	800545a <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8005452:	1dfb      	adds	r3, r7, #7
 8005454:	2201      	movs	r2, #1
 8005456:	701a      	strb	r2, [r3, #0]
 8005458:	e001      	b.n	800545e <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800545a:	f7ff fb49 	bl	8004af0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800545e:	1dfb      	adds	r3, r7, #7
 8005460:	781b      	ldrb	r3, [r3, #0]
}
 8005462:	0018      	movs	r0, r3
 8005464:	46bd      	mov	sp, r7
 8005466:	b002      	add	sp, #8
 8005468:	bd80      	pop	{r7, pc}
 800546a:	46c0      	nop			; (mov r8, r8)
 800546c:	40022000 	.word	0x40022000

08005470 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005470:	b590      	push	{r4, r7, lr}
 8005472:	b083      	sub	sp, #12
 8005474:	af00      	add	r7, sp, #0
 8005476:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8005478:	4b14      	ldr	r3, [pc, #80]	; (80054cc <HAL_InitTick+0x5c>)
 800547a:	681c      	ldr	r4, [r3, #0]
 800547c:	4b14      	ldr	r3, [pc, #80]	; (80054d0 <HAL_InitTick+0x60>)
 800547e:	781b      	ldrb	r3, [r3, #0]
 8005480:	0019      	movs	r1, r3
 8005482:	23fa      	movs	r3, #250	; 0xfa
 8005484:	0098      	lsls	r0, r3, #2
 8005486:	f7fa fe55 	bl	8000134 <__udivsi3>
 800548a:	0003      	movs	r3, r0
 800548c:	0019      	movs	r1, r3
 800548e:	0020      	movs	r0, r4
 8005490:	f7fa fe50 	bl	8000134 <__udivsi3>
 8005494:	0003      	movs	r3, r0
 8005496:	0018      	movs	r0, r3
 8005498:	f000 f92d 	bl	80056f6 <HAL_SYSTICK_Config>
 800549c:	1e03      	subs	r3, r0, #0
 800549e:	d001      	beq.n	80054a4 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 80054a0:	2301      	movs	r3, #1
 80054a2:	e00f      	b.n	80054c4 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	2b03      	cmp	r3, #3
 80054a8:	d80b      	bhi.n	80054c2 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80054aa:	6879      	ldr	r1, [r7, #4]
 80054ac:	2301      	movs	r3, #1
 80054ae:	425b      	negs	r3, r3
 80054b0:	2200      	movs	r2, #0
 80054b2:	0018      	movs	r0, r3
 80054b4:	f000 f8fa 	bl	80056ac <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80054b8:	4b06      	ldr	r3, [pc, #24]	; (80054d4 <HAL_InitTick+0x64>)
 80054ba:	687a      	ldr	r2, [r7, #4]
 80054bc:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80054be:	2300      	movs	r3, #0
 80054c0:	e000      	b.n	80054c4 <HAL_InitTick+0x54>
    return HAL_ERROR;
 80054c2:	2301      	movs	r3, #1
}
 80054c4:	0018      	movs	r0, r3
 80054c6:	46bd      	mov	sp, r7
 80054c8:	b003      	add	sp, #12
 80054ca:	bd90      	pop	{r4, r7, pc}
 80054cc:	2000018c 	.word	0x2000018c
 80054d0:	20000194 	.word	0x20000194
 80054d4:	20000190 	.word	0x20000190

080054d8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80054d8:	b580      	push	{r7, lr}
 80054da:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80054dc:	4b05      	ldr	r3, [pc, #20]	; (80054f4 <HAL_IncTick+0x1c>)
 80054de:	781b      	ldrb	r3, [r3, #0]
 80054e0:	001a      	movs	r2, r3
 80054e2:	4b05      	ldr	r3, [pc, #20]	; (80054f8 <HAL_IncTick+0x20>)
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	18d2      	adds	r2, r2, r3
 80054e8:	4b03      	ldr	r3, [pc, #12]	; (80054f8 <HAL_IncTick+0x20>)
 80054ea:	601a      	str	r2, [r3, #0]
}
 80054ec:	46c0      	nop			; (mov r8, r8)
 80054ee:	46bd      	mov	sp, r7
 80054f0:	bd80      	pop	{r7, pc}
 80054f2:	46c0      	nop			; (mov r8, r8)
 80054f4:	20000194 	.word	0x20000194
 80054f8:	200013d8 	.word	0x200013d8

080054fc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80054fc:	b580      	push	{r7, lr}
 80054fe:	af00      	add	r7, sp, #0
  return uwTick;
 8005500:	4b02      	ldr	r3, [pc, #8]	; (800550c <HAL_GetTick+0x10>)
 8005502:	681b      	ldr	r3, [r3, #0]
}
 8005504:	0018      	movs	r0, r3
 8005506:	46bd      	mov	sp, r7
 8005508:	bd80      	pop	{r7, pc}
 800550a:	46c0      	nop			; (mov r8, r8)
 800550c:	200013d8 	.word	0x200013d8

08005510 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005510:	b580      	push	{r7, lr}
 8005512:	b084      	sub	sp, #16
 8005514:	af00      	add	r7, sp, #0
 8005516:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005518:	f7ff fff0 	bl	80054fc <HAL_GetTick>
 800551c:	0003      	movs	r3, r0
 800551e:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	3301      	adds	r3, #1
 8005528:	d005      	beq.n	8005536 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800552a:	4b09      	ldr	r3, [pc, #36]	; (8005550 <HAL_Delay+0x40>)
 800552c:	781b      	ldrb	r3, [r3, #0]
 800552e:	001a      	movs	r2, r3
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	189b      	adds	r3, r3, r2
 8005534:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8005536:	46c0      	nop			; (mov r8, r8)
 8005538:	f7ff ffe0 	bl	80054fc <HAL_GetTick>
 800553c:	0002      	movs	r2, r0
 800553e:	68bb      	ldr	r3, [r7, #8]
 8005540:	1ad3      	subs	r3, r2, r3
 8005542:	68fa      	ldr	r2, [r7, #12]
 8005544:	429a      	cmp	r2, r3
 8005546:	d8f7      	bhi.n	8005538 <HAL_Delay+0x28>
  {
  }
}
 8005548:	46c0      	nop			; (mov r8, r8)
 800554a:	46bd      	mov	sp, r7
 800554c:	b004      	add	sp, #16
 800554e:	bd80      	pop	{r7, pc}
 8005550:	20000194 	.word	0x20000194

08005554 <__NVIC_EnableIRQ>:
{
 8005554:	b580      	push	{r7, lr}
 8005556:	b082      	sub	sp, #8
 8005558:	af00      	add	r7, sp, #0
 800555a:	0002      	movs	r2, r0
 800555c:	1dfb      	adds	r3, r7, #7
 800555e:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8005560:	1dfb      	adds	r3, r7, #7
 8005562:	781b      	ldrb	r3, [r3, #0]
 8005564:	2b7f      	cmp	r3, #127	; 0x7f
 8005566:	d809      	bhi.n	800557c <__NVIC_EnableIRQ+0x28>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005568:	1dfb      	adds	r3, r7, #7
 800556a:	781b      	ldrb	r3, [r3, #0]
 800556c:	001a      	movs	r2, r3
 800556e:	231f      	movs	r3, #31
 8005570:	401a      	ands	r2, r3
 8005572:	4b04      	ldr	r3, [pc, #16]	; (8005584 <__NVIC_EnableIRQ+0x30>)
 8005574:	2101      	movs	r1, #1
 8005576:	4091      	lsls	r1, r2
 8005578:	000a      	movs	r2, r1
 800557a:	601a      	str	r2, [r3, #0]
}
 800557c:	46c0      	nop			; (mov r8, r8)
 800557e:	46bd      	mov	sp, r7
 8005580:	b002      	add	sp, #8
 8005582:	bd80      	pop	{r7, pc}
 8005584:	e000e100 	.word	0xe000e100

08005588 <__NVIC_SetPriority>:
{
 8005588:	b590      	push	{r4, r7, lr}
 800558a:	b083      	sub	sp, #12
 800558c:	af00      	add	r7, sp, #0
 800558e:	0002      	movs	r2, r0
 8005590:	6039      	str	r1, [r7, #0]
 8005592:	1dfb      	adds	r3, r7, #7
 8005594:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8005596:	1dfb      	adds	r3, r7, #7
 8005598:	781b      	ldrb	r3, [r3, #0]
 800559a:	2b7f      	cmp	r3, #127	; 0x7f
 800559c:	d828      	bhi.n	80055f0 <__NVIC_SetPriority+0x68>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800559e:	4a2f      	ldr	r2, [pc, #188]	; (800565c <__NVIC_SetPriority+0xd4>)
 80055a0:	1dfb      	adds	r3, r7, #7
 80055a2:	781b      	ldrb	r3, [r3, #0]
 80055a4:	b25b      	sxtb	r3, r3
 80055a6:	089b      	lsrs	r3, r3, #2
 80055a8:	33c0      	adds	r3, #192	; 0xc0
 80055aa:	009b      	lsls	r3, r3, #2
 80055ac:	589b      	ldr	r3, [r3, r2]
 80055ae:	1dfa      	adds	r2, r7, #7
 80055b0:	7812      	ldrb	r2, [r2, #0]
 80055b2:	0011      	movs	r1, r2
 80055b4:	2203      	movs	r2, #3
 80055b6:	400a      	ands	r2, r1
 80055b8:	00d2      	lsls	r2, r2, #3
 80055ba:	21ff      	movs	r1, #255	; 0xff
 80055bc:	4091      	lsls	r1, r2
 80055be:	000a      	movs	r2, r1
 80055c0:	43d2      	mvns	r2, r2
 80055c2:	401a      	ands	r2, r3
 80055c4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80055c6:	683b      	ldr	r3, [r7, #0]
 80055c8:	019b      	lsls	r3, r3, #6
 80055ca:	22ff      	movs	r2, #255	; 0xff
 80055cc:	401a      	ands	r2, r3
 80055ce:	1dfb      	adds	r3, r7, #7
 80055d0:	781b      	ldrb	r3, [r3, #0]
 80055d2:	0018      	movs	r0, r3
 80055d4:	2303      	movs	r3, #3
 80055d6:	4003      	ands	r3, r0
 80055d8:	00db      	lsls	r3, r3, #3
 80055da:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80055dc:	481f      	ldr	r0, [pc, #124]	; (800565c <__NVIC_SetPriority+0xd4>)
 80055de:	1dfb      	adds	r3, r7, #7
 80055e0:	781b      	ldrb	r3, [r3, #0]
 80055e2:	b25b      	sxtb	r3, r3
 80055e4:	089b      	lsrs	r3, r3, #2
 80055e6:	430a      	orrs	r2, r1
 80055e8:	33c0      	adds	r3, #192	; 0xc0
 80055ea:	009b      	lsls	r3, r3, #2
 80055ec:	501a      	str	r2, [r3, r0]
}
 80055ee:	e031      	b.n	8005654 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80055f0:	4a1b      	ldr	r2, [pc, #108]	; (8005660 <__NVIC_SetPriority+0xd8>)
 80055f2:	1dfb      	adds	r3, r7, #7
 80055f4:	781b      	ldrb	r3, [r3, #0]
 80055f6:	0019      	movs	r1, r3
 80055f8:	230f      	movs	r3, #15
 80055fa:	400b      	ands	r3, r1
 80055fc:	3b08      	subs	r3, #8
 80055fe:	089b      	lsrs	r3, r3, #2
 8005600:	3306      	adds	r3, #6
 8005602:	009b      	lsls	r3, r3, #2
 8005604:	18d3      	adds	r3, r2, r3
 8005606:	3304      	adds	r3, #4
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	1dfa      	adds	r2, r7, #7
 800560c:	7812      	ldrb	r2, [r2, #0]
 800560e:	0011      	movs	r1, r2
 8005610:	2203      	movs	r2, #3
 8005612:	400a      	ands	r2, r1
 8005614:	00d2      	lsls	r2, r2, #3
 8005616:	21ff      	movs	r1, #255	; 0xff
 8005618:	4091      	lsls	r1, r2
 800561a:	000a      	movs	r2, r1
 800561c:	43d2      	mvns	r2, r2
 800561e:	401a      	ands	r2, r3
 8005620:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8005622:	683b      	ldr	r3, [r7, #0]
 8005624:	019b      	lsls	r3, r3, #6
 8005626:	22ff      	movs	r2, #255	; 0xff
 8005628:	401a      	ands	r2, r3
 800562a:	1dfb      	adds	r3, r7, #7
 800562c:	781b      	ldrb	r3, [r3, #0]
 800562e:	0018      	movs	r0, r3
 8005630:	2303      	movs	r3, #3
 8005632:	4003      	ands	r3, r0
 8005634:	00db      	lsls	r3, r3, #3
 8005636:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8005638:	4809      	ldr	r0, [pc, #36]	; (8005660 <__NVIC_SetPriority+0xd8>)
 800563a:	1dfb      	adds	r3, r7, #7
 800563c:	781b      	ldrb	r3, [r3, #0]
 800563e:	001c      	movs	r4, r3
 8005640:	230f      	movs	r3, #15
 8005642:	4023      	ands	r3, r4
 8005644:	3b08      	subs	r3, #8
 8005646:	089b      	lsrs	r3, r3, #2
 8005648:	430a      	orrs	r2, r1
 800564a:	3306      	adds	r3, #6
 800564c:	009b      	lsls	r3, r3, #2
 800564e:	18c3      	adds	r3, r0, r3
 8005650:	3304      	adds	r3, #4
 8005652:	601a      	str	r2, [r3, #0]
}
 8005654:	46c0      	nop			; (mov r8, r8)
 8005656:	46bd      	mov	sp, r7
 8005658:	b003      	add	sp, #12
 800565a:	bd90      	pop	{r4, r7, pc}
 800565c:	e000e100 	.word	0xe000e100
 8005660:	e000ed00 	.word	0xe000ed00

08005664 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005664:	b580      	push	{r7, lr}
 8005666:	b082      	sub	sp, #8
 8005668:	af00      	add	r7, sp, #0
 800566a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	3b01      	subs	r3, #1
 8005670:	4a0c      	ldr	r2, [pc, #48]	; (80056a4 <SysTick_Config+0x40>)
 8005672:	4293      	cmp	r3, r2
 8005674:	d901      	bls.n	800567a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005676:	2301      	movs	r3, #1
 8005678:	e010      	b.n	800569c <SysTick_Config+0x38>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800567a:	4b0b      	ldr	r3, [pc, #44]	; (80056a8 <SysTick_Config+0x44>)
 800567c:	687a      	ldr	r2, [r7, #4]
 800567e:	3a01      	subs	r2, #1
 8005680:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005682:	2301      	movs	r3, #1
 8005684:	425b      	negs	r3, r3
 8005686:	2103      	movs	r1, #3
 8005688:	0018      	movs	r0, r3
 800568a:	f7ff ff7d 	bl	8005588 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800568e:	4b06      	ldr	r3, [pc, #24]	; (80056a8 <SysTick_Config+0x44>)
 8005690:	2200      	movs	r2, #0
 8005692:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005694:	4b04      	ldr	r3, [pc, #16]	; (80056a8 <SysTick_Config+0x44>)
 8005696:	2207      	movs	r2, #7
 8005698:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800569a:	2300      	movs	r3, #0
}
 800569c:	0018      	movs	r0, r3
 800569e:	46bd      	mov	sp, r7
 80056a0:	b002      	add	sp, #8
 80056a2:	bd80      	pop	{r7, pc}
 80056a4:	00ffffff 	.word	0x00ffffff
 80056a8:	e000e010 	.word	0xe000e010

080056ac <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80056ac:	b580      	push	{r7, lr}
 80056ae:	b084      	sub	sp, #16
 80056b0:	af00      	add	r7, sp, #0
 80056b2:	60b9      	str	r1, [r7, #8]
 80056b4:	607a      	str	r2, [r7, #4]
 80056b6:	210f      	movs	r1, #15
 80056b8:	187b      	adds	r3, r7, r1
 80056ba:	1c02      	adds	r2, r0, #0
 80056bc:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80056be:	68ba      	ldr	r2, [r7, #8]
 80056c0:	187b      	adds	r3, r7, r1
 80056c2:	781b      	ldrb	r3, [r3, #0]
 80056c4:	b25b      	sxtb	r3, r3
 80056c6:	0011      	movs	r1, r2
 80056c8:	0018      	movs	r0, r3
 80056ca:	f7ff ff5d 	bl	8005588 <__NVIC_SetPriority>
}
 80056ce:	46c0      	nop			; (mov r8, r8)
 80056d0:	46bd      	mov	sp, r7
 80056d2:	b004      	add	sp, #16
 80056d4:	bd80      	pop	{r7, pc}

080056d6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80056d6:	b580      	push	{r7, lr}
 80056d8:	b082      	sub	sp, #8
 80056da:	af00      	add	r7, sp, #0
 80056dc:	0002      	movs	r2, r0
 80056de:	1dfb      	adds	r3, r7, #7
 80056e0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80056e2:	1dfb      	adds	r3, r7, #7
 80056e4:	781b      	ldrb	r3, [r3, #0]
 80056e6:	b25b      	sxtb	r3, r3
 80056e8:	0018      	movs	r0, r3
 80056ea:	f7ff ff33 	bl	8005554 <__NVIC_EnableIRQ>
}
 80056ee:	46c0      	nop			; (mov r8, r8)
 80056f0:	46bd      	mov	sp, r7
 80056f2:	b002      	add	sp, #8
 80056f4:	bd80      	pop	{r7, pc}

080056f6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80056f6:	b580      	push	{r7, lr}
 80056f8:	b082      	sub	sp, #8
 80056fa:	af00      	add	r7, sp, #0
 80056fc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	0018      	movs	r0, r3
 8005702:	f7ff ffaf 	bl	8005664 <SysTick_Config>
 8005706:	0003      	movs	r3, r0
}
 8005708:	0018      	movs	r0, r3
 800570a:	46bd      	mov	sp, r7
 800570c:	b002      	add	sp, #8
 800570e:	bd80      	pop	{r7, pc}

08005710 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005710:	b580      	push	{r7, lr}
 8005712:	b084      	sub	sp, #16
 8005714:	af00      	add	r7, sp, #0
 8005716:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	2b00      	cmp	r3, #0
 800571c:	d101      	bne.n	8005722 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800571e:	2301      	movs	r3, #1
 8005720:	e061      	b.n	80057e6 <HAL_DMA_Init+0xd6>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Compute the channel index */
  /* Only one DMA: DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	4a32      	ldr	r2, [pc, #200]	; (80057f0 <HAL_DMA_Init+0xe0>)
 8005728:	4694      	mov	ip, r2
 800572a:	4463      	add	r3, ip
 800572c:	2114      	movs	r1, #20
 800572e:	0018      	movs	r0, r3
 8005730:	f7fa fd00 	bl	8000134 <__udivsi3>
 8005734:	0003      	movs	r3, r0
 8005736:	009a      	lsls	r2, r3, #2
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->DmaBaseAddress = DMA1;
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	4a2d      	ldr	r2, [pc, #180]	; (80057f4 <HAL_DMA_Init+0xe4>)
 8005740:	641a      	str	r2, [r3, #64]	; 0x40

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	2225      	movs	r2, #37	; 0x25
 8005746:	2102      	movs	r1, #2
 8005748:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	4a28      	ldr	r2, [pc, #160]	; (80057f8 <HAL_DMA_Init+0xe8>)
 8005756:	4013      	ands	r3, r2
 8005758:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8005762:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	691b      	ldr	r3, [r3, #16]
 8005768:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800576e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	699b      	ldr	r3, [r3, #24]
 8005774:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800577a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	6a1b      	ldr	r3, [r3, #32]
 8005780:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8005782:	68fa      	ldr	r2, [r7, #12]
 8005784:	4313      	orrs	r3, r2
 8005786:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	68fa      	ldr	r2, [r7, #12]
 800578e:	601a      	str	r2, [r3, #0]

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	689a      	ldr	r2, [r3, #8]
 8005794:	2380      	movs	r3, #128	; 0x80
 8005796:	01db      	lsls	r3, r3, #7
 8005798:	429a      	cmp	r2, r3
 800579a:	d018      	beq.n	80057ce <HAL_DMA_Init+0xbe>
  {
    /* Write to DMA channel selection register */
    /* Reset request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800579c:	4b17      	ldr	r3, [pc, #92]	; (80057fc <HAL_DMA_Init+0xec>)
 800579e:	681a      	ldr	r2, [r3, #0]
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80057a4:	211c      	movs	r1, #28
 80057a6:	400b      	ands	r3, r1
 80057a8:	210f      	movs	r1, #15
 80057aa:	4099      	lsls	r1, r3
 80057ac:	000b      	movs	r3, r1
 80057ae:	43d9      	mvns	r1, r3
 80057b0:	4b12      	ldr	r3, [pc, #72]	; (80057fc <HAL_DMA_Init+0xec>)
 80057b2:	400a      	ands	r2, r1
 80057b4:	601a      	str	r2, [r3, #0]

    /* Configure request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80057b6:	4b11      	ldr	r3, [pc, #68]	; (80057fc <HAL_DMA_Init+0xec>)
 80057b8:	6819      	ldr	r1, [r3, #0]
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	685a      	ldr	r2, [r3, #4]
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80057c2:	201c      	movs	r0, #28
 80057c4:	4003      	ands	r3, r0
 80057c6:	409a      	lsls	r2, r3
 80057c8:	4b0c      	ldr	r3, [pc, #48]	; (80057fc <HAL_DMA_Init+0xec>)
 80057ca:	430a      	orrs	r2, r1
 80057cc:	601a      	str	r2, [r3, #0]
  }

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	2200      	movs	r2, #0
 80057d2:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	2225      	movs	r2, #37	; 0x25
 80057d8:	2101      	movs	r1, #1
 80057da:	5499      	strb	r1, [r3, r2]

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	2224      	movs	r2, #36	; 0x24
 80057e0:	2100      	movs	r1, #0
 80057e2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80057e4:	2300      	movs	r3, #0
}
 80057e6:	0018      	movs	r0, r3
 80057e8:	46bd      	mov	sp, r7
 80057ea:	b004      	add	sp, #16
 80057ec:	bd80      	pop	{r7, pc}
 80057ee:	46c0      	nop			; (mov r8, r8)
 80057f0:	bffdfff8 	.word	0xbffdfff8
 80057f4:	40020000 	.word	0x40020000
 80057f8:	ffff800f 	.word	0xffff800f
 80057fc:	400200a8 	.word	0x400200a8

08005800 <HAL_DMA_Start>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005800:	b580      	push	{r7, lr}
 8005802:	b086      	sub	sp, #24
 8005804:	af00      	add	r7, sp, #0
 8005806:	60f8      	str	r0, [r7, #12]
 8005808:	60b9      	str	r1, [r7, #8]
 800580a:	607a      	str	r2, [r7, #4]
 800580c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800580e:	2317      	movs	r3, #23
 8005810:	18fb      	adds	r3, r7, r3
 8005812:	2200      	movs	r2, #0
 8005814:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	2224      	movs	r2, #36	; 0x24
 800581a:	5c9b      	ldrb	r3, [r3, r2]
 800581c:	2b01      	cmp	r3, #1
 800581e:	d101      	bne.n	8005824 <HAL_DMA_Start+0x24>
 8005820:	2302      	movs	r3, #2
 8005822:	e032      	b.n	800588a <HAL_DMA_Start+0x8a>
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	2224      	movs	r2, #36	; 0x24
 8005828:	2101      	movs	r1, #1
 800582a:	5499      	strb	r1, [r3, r2]

  if(HAL_DMA_STATE_READY == hdma->State)
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	2225      	movs	r2, #37	; 0x25
 8005830:	5c9b      	ldrb	r3, [r3, r2]
 8005832:	b2db      	uxtb	r3, r3
 8005834:	2b01      	cmp	r3, #1
 8005836:	d11d      	bne.n	8005874 <HAL_DMA_Start+0x74>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	2225      	movs	r2, #37	; 0x25
 800583c:	2102      	movs	r1, #2
 800583e:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	2200      	movs	r2, #0
 8005844:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	681a      	ldr	r2, [r3, #0]
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	2101      	movs	r1, #1
 8005852:	438a      	bics	r2, r1
 8005854:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005856:	683b      	ldr	r3, [r7, #0]
 8005858:	687a      	ldr	r2, [r7, #4]
 800585a:	68b9      	ldr	r1, [r7, #8]
 800585c:	68f8      	ldr	r0, [r7, #12]
 800585e:	f000 f9b4 	bl	8005bca <DMA_SetConfig>

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	681a      	ldr	r2, [r3, #0]
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	2101      	movs	r1, #1
 800586e:	430a      	orrs	r2, r1
 8005870:	601a      	str	r2, [r3, #0]
 8005872:	e007      	b.n	8005884 <HAL_DMA_Start+0x84>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	2224      	movs	r2, #36	; 0x24
 8005878:	2100      	movs	r1, #0
 800587a:	5499      	strb	r1, [r3, r2]
    status = HAL_BUSY;
 800587c:	2317      	movs	r3, #23
 800587e:	18fb      	adds	r3, r7, r3
 8005880:	2202      	movs	r2, #2
 8005882:	701a      	strb	r2, [r3, #0]
  }
  return status;
 8005884:	2317      	movs	r3, #23
 8005886:	18fb      	adds	r3, r7, r3
 8005888:	781b      	ldrb	r3, [r3, #0]
}
 800588a:	0018      	movs	r0, r3
 800588c:	46bd      	mov	sp, r7
 800588e:	b006      	add	sp, #24
 8005890:	bd80      	pop	{r7, pc}

08005892 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005892:	b580      	push	{r7, lr}
 8005894:	b086      	sub	sp, #24
 8005896:	af00      	add	r7, sp, #0
 8005898:	60f8      	str	r0, [r7, #12]
 800589a:	60b9      	str	r1, [r7, #8]
 800589c:	607a      	str	r2, [r7, #4]
 800589e:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80058a0:	2317      	movs	r3, #23
 80058a2:	18fb      	adds	r3, r7, r3
 80058a4:	2200      	movs	r2, #0
 80058a6:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	2224      	movs	r2, #36	; 0x24
 80058ac:	5c9b      	ldrb	r3, [r3, r2]
 80058ae:	2b01      	cmp	r3, #1
 80058b0:	d101      	bne.n	80058b6 <HAL_DMA_Start_IT+0x24>
 80058b2:	2302      	movs	r3, #2
 80058b4:	e04f      	b.n	8005956 <HAL_DMA_Start_IT+0xc4>
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	2224      	movs	r2, #36	; 0x24
 80058ba:	2101      	movs	r1, #1
 80058bc:	5499      	strb	r1, [r3, r2]

  if(HAL_DMA_STATE_READY == hdma->State)
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	2225      	movs	r2, #37	; 0x25
 80058c2:	5c9b      	ldrb	r3, [r3, r2]
 80058c4:	b2db      	uxtb	r3, r3
 80058c6:	2b01      	cmp	r3, #1
 80058c8:	d13a      	bne.n	8005940 <HAL_DMA_Start_IT+0xae>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	2225      	movs	r2, #37	; 0x25
 80058ce:	2102      	movs	r1, #2
 80058d0:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	2200      	movs	r2, #0
 80058d6:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	681a      	ldr	r2, [r3, #0]
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	2101      	movs	r1, #1
 80058e4:	438a      	bics	r2, r1
 80058e6:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80058e8:	683b      	ldr	r3, [r7, #0]
 80058ea:	687a      	ldr	r2, [r7, #4]
 80058ec:	68b9      	ldr	r1, [r7, #8]
 80058ee:	68f8      	ldr	r0, [r7, #12]
 80058f0:	f000 f96b 	bl	8005bca <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	d008      	beq.n	800590e <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	681a      	ldr	r2, [r3, #0]
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	210e      	movs	r1, #14
 8005908:	430a      	orrs	r2, r1
 800590a:	601a      	str	r2, [r3, #0]
 800590c:	e00f      	b.n	800592e <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	681a      	ldr	r2, [r3, #0]
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	2104      	movs	r1, #4
 800591a:	438a      	bics	r2, r1
 800591c:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	681a      	ldr	r2, [r3, #0]
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	210a      	movs	r1, #10
 800592a:	430a      	orrs	r2, r1
 800592c:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	681a      	ldr	r2, [r3, #0]
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	2101      	movs	r1, #1
 800593a:	430a      	orrs	r2, r1
 800593c:	601a      	str	r2, [r3, #0]
 800593e:	e007      	b.n	8005950 <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	2224      	movs	r2, #36	; 0x24
 8005944:	2100      	movs	r1, #0
 8005946:	5499      	strb	r1, [r3, r2]

    /* Remain BUSY */
    status = HAL_BUSY;
 8005948:	2317      	movs	r3, #23
 800594a:	18fb      	adds	r3, r7, r3
 800594c:	2202      	movs	r2, #2
 800594e:	701a      	strb	r2, [r3, #0]
  }
  return status;
 8005950:	2317      	movs	r3, #23
 8005952:	18fb      	adds	r3, r7, r3
 8005954:	781b      	ldrb	r3, [r3, #0]
}
 8005956:	0018      	movs	r0, r3
 8005958:	46bd      	mov	sp, r7
 800595a:	b006      	add	sp, #24
 800595c:	bd80      	pop	{r7, pc}

0800595e <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800595e:	b580      	push	{r7, lr}
 8005960:	b084      	sub	sp, #16
 8005962:	af00      	add	r7, sp, #0
 8005964:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005966:	230f      	movs	r3, #15
 8005968:	18fb      	adds	r3, r7, r3
 800596a:	2200      	movs	r2, #0
 800596c:	701a      	strb	r2, [r3, #0]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	2225      	movs	r2, #37	; 0x25
 8005972:	5c9b      	ldrb	r3, [r3, r2]
 8005974:	b2db      	uxtb	r3, r3
 8005976:	2b02      	cmp	r3, #2
 8005978:	d008      	beq.n	800598c <HAL_DMA_Abort+0x2e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	2204      	movs	r2, #4
 800597e:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	2224      	movs	r2, #36	; 0x24
 8005984:	2100      	movs	r1, #0
 8005986:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8005988:	2301      	movs	r3, #1
 800598a:	e024      	b.n	80059d6 <HAL_DMA_Abort+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	681a      	ldr	r2, [r3, #0]
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	210e      	movs	r1, #14
 8005998:	438a      	bics	r2, r1
 800599a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	681a      	ldr	r2, [r3, #0]
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	2101      	movs	r1, #1
 80059a8:	438a      	bics	r2, r1
 80059aa:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80059b0:	221c      	movs	r2, #28
 80059b2:	401a      	ands	r2, r3
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059b8:	2101      	movs	r1, #1
 80059ba:	4091      	lsls	r1, r2
 80059bc:	000a      	movs	r2, r1
 80059be:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	2225      	movs	r2, #37	; 0x25
 80059c4:	2101      	movs	r1, #1
 80059c6:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	2224      	movs	r2, #36	; 0x24
 80059cc:	2100      	movs	r1, #0
 80059ce:	5499      	strb	r1, [r3, r2]

    return status;
 80059d0:	230f      	movs	r3, #15
 80059d2:	18fb      	adds	r3, r7, r3
 80059d4:	781b      	ldrb	r3, [r3, #0]
  }
}
 80059d6:	0018      	movs	r0, r3
 80059d8:	46bd      	mov	sp, r7
 80059da:	b004      	add	sp, #16
 80059dc:	bd80      	pop	{r7, pc}

080059de <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80059de:	b580      	push	{r7, lr}
 80059e0:	b084      	sub	sp, #16
 80059e2:	af00      	add	r7, sp, #0
 80059e4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80059e6:	230f      	movs	r3, #15
 80059e8:	18fb      	adds	r3, r7, r3
 80059ea:	2200      	movs	r2, #0
 80059ec:	701a      	strb	r2, [r3, #0]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	2225      	movs	r2, #37	; 0x25
 80059f2:	5c9b      	ldrb	r3, [r3, r2]
 80059f4:	b2db      	uxtb	r3, r3
 80059f6:	2b02      	cmp	r3, #2
 80059f8:	d007      	beq.n	8005a0a <HAL_DMA_Abort_IT+0x2c>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	2204      	movs	r2, #4
 80059fe:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8005a00:	230f      	movs	r3, #15
 8005a02:	18fb      	adds	r3, r7, r3
 8005a04:	2201      	movs	r2, #1
 8005a06:	701a      	strb	r2, [r3, #0]
 8005a08:	e02a      	b.n	8005a60 <HAL_DMA_Abort_IT+0x82>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	681a      	ldr	r2, [r3, #0]
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	210e      	movs	r1, #14
 8005a16:	438a      	bics	r2, r1
 8005a18:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	681a      	ldr	r2, [r3, #0]
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	2101      	movs	r1, #1
 8005a26:	438a      	bics	r2, r1
 8005a28:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a2e:	221c      	movs	r2, #28
 8005a30:	401a      	ands	r2, r3
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a36:	2101      	movs	r1, #1
 8005a38:	4091      	lsls	r1, r2
 8005a3a:	000a      	movs	r2, r1
 8005a3c:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	2225      	movs	r2, #37	; 0x25
 8005a42:	2101      	movs	r1, #1
 8005a44:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	2224      	movs	r2, #36	; 0x24
 8005a4a:	2100      	movs	r1, #0
 8005a4c:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d004      	beq.n	8005a60 <HAL_DMA_Abort_IT+0x82>
    {
      hdma->XferAbortCallback(hdma);
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a5a:	687a      	ldr	r2, [r7, #4]
 8005a5c:	0010      	movs	r0, r2
 8005a5e:	4798      	blx	r3
    }
  }
  return status;
 8005a60:	230f      	movs	r3, #15
 8005a62:	18fb      	adds	r3, r7, r3
 8005a64:	781b      	ldrb	r3, [r3, #0]
}
 8005a66:	0018      	movs	r0, r3
 8005a68:	46bd      	mov	sp, r7
 8005a6a:	b004      	add	sp, #16
 8005a6c:	bd80      	pop	{r7, pc}

08005a6e <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005a6e:	b580      	push	{r7, lr}
 8005a70:	b084      	sub	sp, #16
 8005a72:	af00      	add	r7, sp, #0
 8005a74:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_HT)))
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a8a:	221c      	movs	r2, #28
 8005a8c:	4013      	ands	r3, r2
 8005a8e:	2204      	movs	r2, #4
 8005a90:	409a      	lsls	r2, r3
 8005a92:	0013      	movs	r3, r2
 8005a94:	68fa      	ldr	r2, [r7, #12]
 8005a96:	4013      	ands	r3, r2
 8005a98:	d026      	beq.n	8005ae8 <HAL_DMA_IRQHandler+0x7a>
 8005a9a:	68bb      	ldr	r3, [r7, #8]
 8005a9c:	2204      	movs	r2, #4
 8005a9e:	4013      	ands	r3, r2
 8005aa0:	d022      	beq.n	8005ae8 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	2220      	movs	r2, #32
 8005aaa:	4013      	ands	r3, r2
 8005aac:	d107      	bne.n	8005abe <HAL_DMA_IRQHandler+0x50>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	681a      	ldr	r2, [r3, #0]
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	2104      	movs	r1, #4
 8005aba:	438a      	bics	r2, r1
 8005abc:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1cU);
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005ac2:	221c      	movs	r2, #28
 8005ac4:	401a      	ands	r2, r3
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005aca:	2104      	movs	r1, #4
 8005acc:	4091      	lsls	r1, r2
 8005ace:	000a      	movs	r2, r1
 8005ad0:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

     if(hdma->XferHalfCpltCallback != NULL)
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d100      	bne.n	8005adc <HAL_DMA_IRQHandler+0x6e>
 8005ada:	e071      	b.n	8005bc0 <HAL_DMA_IRQHandler+0x152>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ae0:	687a      	ldr	r2, [r7, #4]
 8005ae2:	0010      	movs	r0, r2
 8005ae4:	4798      	blx	r3
     if(hdma->XferHalfCpltCallback != NULL)
 8005ae6:	e06b      	b.n	8005bc0 <HAL_DMA_IRQHandler+0x152>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TC)))
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005aec:	221c      	movs	r2, #28
 8005aee:	4013      	ands	r3, r2
 8005af0:	2202      	movs	r2, #2
 8005af2:	409a      	lsls	r2, r3
 8005af4:	0013      	movs	r3, r2
 8005af6:	68fa      	ldr	r2, [r7, #12]
 8005af8:	4013      	ands	r3, r2
 8005afa:	d02d      	beq.n	8005b58 <HAL_DMA_IRQHandler+0xea>
 8005afc:	68bb      	ldr	r3, [r7, #8]
 8005afe:	2202      	movs	r2, #2
 8005b00:	4013      	ands	r3, r2
 8005b02:	d029      	beq.n	8005b58 <HAL_DMA_IRQHandler+0xea>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	2220      	movs	r2, #32
 8005b0c:	4013      	ands	r3, r2
 8005b0e:	d10b      	bne.n	8005b28 <HAL_DMA_IRQHandler+0xba>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	681a      	ldr	r2, [r3, #0]
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	210a      	movs	r1, #10
 8005b1c:	438a      	bics	r2, r1
 8005b1e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	2225      	movs	r2, #37	; 0x25
 8005b24:	2101      	movs	r1, #1
 8005b26:	5499      	strb	r1, [r3, r2]
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b2c:	221c      	movs	r2, #28
 8005b2e:	401a      	ands	r2, r3
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b34:	2102      	movs	r1, #2
 8005b36:	4091      	lsls	r1, r2
 8005b38:	000a      	movs	r2, r1
 8005b3a:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	2224      	movs	r2, #36	; 0x24
 8005b40:	2100      	movs	r1, #0
 8005b42:	5499      	strb	r1, [r3, r2]

    if(hdma->XferCpltCallback != NULL)
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	d039      	beq.n	8005bc0 <HAL_DMA_IRQHandler+0x152>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b50:	687a      	ldr	r2, [r7, #4]
 8005b52:	0010      	movs	r0, r2
 8005b54:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8005b56:	e033      	b.n	8005bc0 <HAL_DMA_IRQHandler+0x152>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TE)))
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b5c:	221c      	movs	r2, #28
 8005b5e:	4013      	ands	r3, r2
 8005b60:	2208      	movs	r2, #8
 8005b62:	409a      	lsls	r2, r3
 8005b64:	0013      	movs	r3, r2
 8005b66:	68fa      	ldr	r2, [r7, #12]
 8005b68:	4013      	ands	r3, r2
 8005b6a:	d02a      	beq.n	8005bc2 <HAL_DMA_IRQHandler+0x154>
 8005b6c:	68bb      	ldr	r3, [r7, #8]
 8005b6e:	2208      	movs	r2, #8
 8005b70:	4013      	ands	r3, r2
 8005b72:	d026      	beq.n	8005bc2 <HAL_DMA_IRQHandler+0x154>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	681a      	ldr	r2, [r3, #0]
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	210e      	movs	r1, #14
 8005b80:	438a      	bics	r2, r1
 8005b82:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b88:	221c      	movs	r2, #28
 8005b8a:	401a      	ands	r2, r3
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b90:	2101      	movs	r1, #1
 8005b92:	4091      	lsls	r1, r2
 8005b94:	000a      	movs	r2, r1
 8005b96:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	2201      	movs	r2, #1
 8005b9c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	2225      	movs	r2, #37	; 0x25
 8005ba2:	2101      	movs	r1, #1
 8005ba4:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	2224      	movs	r2, #36	; 0x24
 8005baa:	2100      	movs	r1, #0
 8005bac:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d005      	beq.n	8005bc2 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005bba:	687a      	ldr	r2, [r7, #4]
 8005bbc:	0010      	movs	r0, r2
 8005bbe:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8005bc0:	46c0      	nop			; (mov r8, r8)
 8005bc2:	46c0      	nop			; (mov r8, r8)
}
 8005bc4:	46bd      	mov	sp, r7
 8005bc6:	b004      	add	sp, #16
 8005bc8:	bd80      	pop	{r7, pc}

08005bca <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005bca:	b580      	push	{r7, lr}
 8005bcc:	b084      	sub	sp, #16
 8005bce:	af00      	add	r7, sp, #0
 8005bd0:	60f8      	str	r0, [r7, #12]
 8005bd2:	60b9      	str	r1, [r7, #8]
 8005bd4:	607a      	str	r2, [r7, #4]
 8005bd6:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005bdc:	221c      	movs	r2, #28
 8005bde:	401a      	ands	r2, r3
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005be4:	2101      	movs	r1, #1
 8005be6:	4091      	lsls	r1, r2
 8005be8:	000a      	movs	r2, r1
 8005bea:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	683a      	ldr	r2, [r7, #0]
 8005bf2:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	689b      	ldr	r3, [r3, #8]
 8005bf8:	2b10      	cmp	r3, #16
 8005bfa:	d108      	bne.n	8005c0e <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	687a      	ldr	r2, [r7, #4]
 8005c02:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	68ba      	ldr	r2, [r7, #8]
 8005c0a:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8005c0c:	e007      	b.n	8005c1e <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	68ba      	ldr	r2, [r7, #8]
 8005c14:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	687a      	ldr	r2, [r7, #4]
 8005c1c:	60da      	str	r2, [r3, #12]
}
 8005c1e:	46c0      	nop			; (mov r8, r8)
 8005c20:	46bd      	mov	sp, r7
 8005c22:	b004      	add	sp, #16
 8005c24:	bd80      	pop	{r7, pc}
	...

08005c28 <HAL_FLASH_Program>:
  * @param  Data          Specifie the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint32_t Data)
{
 8005c28:	b5b0      	push	{r4, r5, r7, lr}
 8005c2a:	b086      	sub	sp, #24
 8005c2c:	af00      	add	r7, sp, #0
 8005c2e:	60f8      	str	r0, [r7, #12]
 8005c30:	60b9      	str	r1, [r7, #8]
 8005c32:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8005c34:	2317      	movs	r3, #23
 8005c36:	18fb      	adds	r3, r7, r3
 8005c38:	2201      	movs	r2, #1
 8005c3a:	701a      	strb	r2, [r3, #0]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8005c3c:	4b16      	ldr	r3, [pc, #88]	; (8005c98 <HAL_FLASH_Program+0x70>)
 8005c3e:	7c1b      	ldrb	r3, [r3, #16]
 8005c40:	2b01      	cmp	r3, #1
 8005c42:	d101      	bne.n	8005c48 <HAL_FLASH_Program+0x20>
 8005c44:	2302      	movs	r3, #2
 8005c46:	e022      	b.n	8005c8e <HAL_FLASH_Program+0x66>
 8005c48:	4b13      	ldr	r3, [pc, #76]	; (8005c98 <HAL_FLASH_Program+0x70>)
 8005c4a:	2201      	movs	r2, #1
 8005c4c:	741a      	strb	r2, [r3, #16]
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8005c4e:	2517      	movs	r5, #23
 8005c50:	197c      	adds	r4, r7, r5
 8005c52:	4b12      	ldr	r3, [pc, #72]	; (8005c9c <HAL_FLASH_Program+0x74>)
 8005c54:	0018      	movs	r0, r3
 8005c56:	f000 f887 	bl	8005d68 <FLASH_WaitForLastOperation>
 8005c5a:	0003      	movs	r3, r0
 8005c5c:	7023      	strb	r3, [r4, #0]
  
  if(status == HAL_OK)
 8005c5e:	197b      	adds	r3, r7, r5
 8005c60:	781b      	ldrb	r3, [r3, #0]
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d10d      	bne.n	8005c82 <HAL_FLASH_Program+0x5a>
  {
    /* Clean the error context */
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8005c66:	4b0c      	ldr	r3, [pc, #48]	; (8005c98 <HAL_FLASH_Program+0x70>)
 8005c68:	2200      	movs	r2, #0
 8005c6a:	615a      	str	r2, [r3, #20]

    /*Program word (32-bit) at a specified address.*/
    *(__IO uint32_t *)Address = Data;
 8005c6c:	68bb      	ldr	r3, [r7, #8]
 8005c6e:	687a      	ldr	r2, [r7, #4]
 8005c70:	601a      	str	r2, [r3, #0]

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8005c72:	2317      	movs	r3, #23
 8005c74:	18fc      	adds	r4, r7, r3
 8005c76:	4b09      	ldr	r3, [pc, #36]	; (8005c9c <HAL_FLASH_Program+0x74>)
 8005c78:	0018      	movs	r0, r3
 8005c7a:	f000 f875 	bl	8005d68 <FLASH_WaitForLastOperation>
 8005c7e:	0003      	movs	r3, r0
 8005c80:	7023      	strb	r3, [r4, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8005c82:	4b05      	ldr	r3, [pc, #20]	; (8005c98 <HAL_FLASH_Program+0x70>)
 8005c84:	2200      	movs	r2, #0
 8005c86:	741a      	strb	r2, [r3, #16]

  return status;
 8005c88:	2317      	movs	r3, #23
 8005c8a:	18fb      	adds	r3, r7, r3
 8005c8c:	781b      	ldrb	r3, [r3, #0]
}
 8005c8e:	0018      	movs	r0, r3
 8005c90:	46bd      	mov	sp, r7
 8005c92:	b006      	add	sp, #24
 8005c94:	bdb0      	pop	{r4, r5, r7, pc}
 8005c96:	46c0      	nop			; (mov r8, r8)
 8005c98:	200013dc 	.word	0x200013dc
 8005c9c:	0000c350 	.word	0x0000c350

08005ca0 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8005ca0:	b580      	push	{r7, lr}
 8005ca2:	b086      	sub	sp, #24
 8005ca4:	af00      	add	r7, sp, #0
  uint32_t primask_bit;

  /* Unlocking FLASH_PECR register access*/
  if(HAL_IS_BIT_SET(FLASH->PECR, FLASH_PECR_PELOCK))
 8005ca6:	4b21      	ldr	r3, [pc, #132]	; (8005d2c <HAL_FLASH_Unlock+0x8c>)
 8005ca8:	685b      	ldr	r3, [r3, #4]
 8005caa:	2201      	movs	r2, #1
 8005cac:	4013      	ands	r3, r2
 8005cae:	2b01      	cmp	r3, #1
 8005cb0:	d118      	bne.n	8005ce4 <HAL_FLASH_Unlock+0x44>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005cb2:	f3ef 8310 	mrs	r3, PRIMASK
 8005cb6:	60fb      	str	r3, [r7, #12]
  return(result);
 8005cb8:	68fb      	ldr	r3, [r7, #12]
  {
    /* Disable interrupts to avoid any interruption during unlock sequence */
    primask_bit = __get_PRIMASK();
 8005cba:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8005cbc:	b672      	cpsid	i
    __disable_irq();

    WRITE_REG(FLASH->PEKEYR, FLASH_PEKEY1);
 8005cbe:	4b1b      	ldr	r3, [pc, #108]	; (8005d2c <HAL_FLASH_Unlock+0x8c>)
 8005cc0:	4a1b      	ldr	r2, [pc, #108]	; (8005d30 <HAL_FLASH_Unlock+0x90>)
 8005cc2:	60da      	str	r2, [r3, #12]
    WRITE_REG(FLASH->PEKEYR, FLASH_PEKEY2);
 8005cc4:	4b19      	ldr	r3, [pc, #100]	; (8005d2c <HAL_FLASH_Unlock+0x8c>)
 8005cc6:	4a1b      	ldr	r2, [pc, #108]	; (8005d34 <HAL_FLASH_Unlock+0x94>)
 8005cc8:	60da      	str	r2, [r3, #12]
 8005cca:	697b      	ldr	r3, [r7, #20]
 8005ccc:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005cce:	693b      	ldr	r3, [r7, #16]
 8005cd0:	f383 8810 	msr	PRIMASK, r3

    /* Re-enable the interrupts: restore previous priority mask */
    __set_PRIMASK(primask_bit);

    if(HAL_IS_BIT_SET(FLASH->PECR, FLASH_PECR_PELOCK))
 8005cd4:	4b15      	ldr	r3, [pc, #84]	; (8005d2c <HAL_FLASH_Unlock+0x8c>)
 8005cd6:	685b      	ldr	r3, [r3, #4]
 8005cd8:	2201      	movs	r2, #1
 8005cda:	4013      	ands	r3, r2
 8005cdc:	2b01      	cmp	r3, #1
 8005cde:	d101      	bne.n	8005ce4 <HAL_FLASH_Unlock+0x44>
    {
      return HAL_ERROR;
 8005ce0:	2301      	movs	r3, #1
 8005ce2:	e01f      	b.n	8005d24 <HAL_FLASH_Unlock+0x84>
    }
  }

  if (HAL_IS_BIT_SET(FLASH->PECR, FLASH_PECR_PRGLOCK))
 8005ce4:	4b11      	ldr	r3, [pc, #68]	; (8005d2c <HAL_FLASH_Unlock+0x8c>)
 8005ce6:	685b      	ldr	r3, [r3, #4]
 8005ce8:	2202      	movs	r2, #2
 8005cea:	4013      	ands	r3, r2
 8005cec:	2b02      	cmp	r3, #2
 8005cee:	d118      	bne.n	8005d22 <HAL_FLASH_Unlock+0x82>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005cf0:	f3ef 8310 	mrs	r3, PRIMASK
 8005cf4:	607b      	str	r3, [r7, #4]
  return(result);
 8005cf6:	687b      	ldr	r3, [r7, #4]
  {
    /* Disable interrupts to avoid any interruption during unlock sequence */
    primask_bit = __get_PRIMASK();
 8005cf8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8005cfa:	b672      	cpsid	i
    __disable_irq();

    /* Unlocking the program memory access */
    WRITE_REG(FLASH->PRGKEYR, FLASH_PRGKEY1);
 8005cfc:	4b0b      	ldr	r3, [pc, #44]	; (8005d2c <HAL_FLASH_Unlock+0x8c>)
 8005cfe:	4a0e      	ldr	r2, [pc, #56]	; (8005d38 <HAL_FLASH_Unlock+0x98>)
 8005d00:	611a      	str	r2, [r3, #16]
    WRITE_REG(FLASH->PRGKEYR, FLASH_PRGKEY2);  
 8005d02:	4b0a      	ldr	r3, [pc, #40]	; (8005d2c <HAL_FLASH_Unlock+0x8c>)
 8005d04:	4a0d      	ldr	r2, [pc, #52]	; (8005d3c <HAL_FLASH_Unlock+0x9c>)
 8005d06:	611a      	str	r2, [r3, #16]
 8005d08:	697b      	ldr	r3, [r7, #20]
 8005d0a:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005d0c:	68bb      	ldr	r3, [r7, #8]
 8005d0e:	f383 8810 	msr	PRIMASK, r3

    /* Re-enable the interrupts: restore previous priority mask */
    __set_PRIMASK(primask_bit);

    if (HAL_IS_BIT_SET(FLASH->PECR, FLASH_PECR_PRGLOCK))
 8005d12:	4b06      	ldr	r3, [pc, #24]	; (8005d2c <HAL_FLASH_Unlock+0x8c>)
 8005d14:	685b      	ldr	r3, [r3, #4]
 8005d16:	2202      	movs	r2, #2
 8005d18:	4013      	ands	r3, r2
 8005d1a:	2b02      	cmp	r3, #2
 8005d1c:	d101      	bne.n	8005d22 <HAL_FLASH_Unlock+0x82>
    {
      return HAL_ERROR;
 8005d1e:	2301      	movs	r3, #1
 8005d20:	e000      	b.n	8005d24 <HAL_FLASH_Unlock+0x84>
    }
  }

  return HAL_OK; 
 8005d22:	2300      	movs	r3, #0
}
 8005d24:	0018      	movs	r0, r3
 8005d26:	46bd      	mov	sp, r7
 8005d28:	b006      	add	sp, #24
 8005d2a:	bd80      	pop	{r7, pc}
 8005d2c:	40022000 	.word	0x40022000
 8005d30:	89abcdef 	.word	0x89abcdef
 8005d34:	02030405 	.word	0x02030405
 8005d38:	8c9daebf 	.word	0x8c9daebf
 8005d3c:	13141516 	.word	0x13141516

08005d40 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8005d40:	b580      	push	{r7, lr}
 8005d42:	af00      	add	r7, sp, #0
  /* Set the PRGLOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->PECR, FLASH_PECR_PRGLOCK);
 8005d44:	4b07      	ldr	r3, [pc, #28]	; (8005d64 <HAL_FLASH_Lock+0x24>)
 8005d46:	685a      	ldr	r2, [r3, #4]
 8005d48:	4b06      	ldr	r3, [pc, #24]	; (8005d64 <HAL_FLASH_Lock+0x24>)
 8005d4a:	2102      	movs	r1, #2
 8005d4c:	430a      	orrs	r2, r1
 8005d4e:	605a      	str	r2, [r3, #4]
  
  /* Set the PELOCK Bit to lock the PECR Register access */
  SET_BIT(FLASH->PECR, FLASH_PECR_PELOCK);
 8005d50:	4b04      	ldr	r3, [pc, #16]	; (8005d64 <HAL_FLASH_Lock+0x24>)
 8005d52:	685a      	ldr	r2, [r3, #4]
 8005d54:	4b03      	ldr	r3, [pc, #12]	; (8005d64 <HAL_FLASH_Lock+0x24>)
 8005d56:	2101      	movs	r1, #1
 8005d58:	430a      	orrs	r2, r1
 8005d5a:	605a      	str	r2, [r3, #4]

  return HAL_OK;  
 8005d5c:	2300      	movs	r3, #0
}
 8005d5e:	0018      	movs	r0, r3
 8005d60:	46bd      	mov	sp, r7
 8005d62:	bd80      	pop	{r7, pc}
 8005d64:	40022000 	.word	0x40022000

08005d68 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout  maximum flash operation timeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8005d68:	b580      	push	{r7, lr}
 8005d6a:	b084      	sub	sp, #16
 8005d6c:	af00      	add	r7, sp, #0
 8005d6e:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
     
  uint32_t tickstart = HAL_GetTick();
 8005d70:	f7ff fbc4 	bl	80054fc <HAL_GetTick>
 8005d74:	0003      	movs	r3, r0
 8005d76:	60fb      	str	r3, [r7, #12]
     
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8005d78:	e00f      	b.n	8005d9a <FLASH_WaitForLastOperation+0x32>
  { 
    if (Timeout != HAL_MAX_DELAY)
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	3301      	adds	r3, #1
 8005d7e:	d00c      	beq.n	8005d9a <FLASH_WaitForLastOperation+0x32>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d007      	beq.n	8005d96 <FLASH_WaitForLastOperation+0x2e>
 8005d86:	f7ff fbb9 	bl	80054fc <HAL_GetTick>
 8005d8a:	0002      	movs	r2, r0
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	1ad3      	subs	r3, r2, r3
 8005d90:	687a      	ldr	r2, [r7, #4]
 8005d92:	429a      	cmp	r2, r3
 8005d94:	d201      	bcs.n	8005d9a <FLASH_WaitForLastOperation+0x32>
      {
        return HAL_TIMEOUT;
 8005d96:	2303      	movs	r3, #3
 8005d98:	e052      	b.n	8005e40 <FLASH_WaitForLastOperation+0xd8>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8005d9a:	4b2b      	ldr	r3, [pc, #172]	; (8005e48 <FLASH_WaitForLastOperation+0xe0>)
 8005d9c:	699b      	ldr	r3, [r3, #24]
 8005d9e:	2201      	movs	r2, #1
 8005da0:	4013      	ands	r3, r2
 8005da2:	2b01      	cmp	r3, #1
 8005da4:	d0e9      	beq.n	8005d7a <FLASH_WaitForLastOperation+0x12>
      }
    }
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8005da6:	4b28      	ldr	r3, [pc, #160]	; (8005e48 <FLASH_WaitForLastOperation+0xe0>)
 8005da8:	699b      	ldr	r3, [r3, #24]
 8005daa:	2202      	movs	r2, #2
 8005dac:	4013      	ands	r3, r2
 8005dae:	2b02      	cmp	r3, #2
 8005db0:	d102      	bne.n	8005db8 <FLASH_WaitForLastOperation+0x50>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8005db2:	4b25      	ldr	r3, [pc, #148]	; (8005e48 <FLASH_WaitForLastOperation+0xe0>)
 8005db4:	2202      	movs	r2, #2
 8005db6:	619a      	str	r2, [r3, #24]
  }
  
  if( __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)     || 
 8005db8:	4b23      	ldr	r3, [pc, #140]	; (8005e48 <FLASH_WaitForLastOperation+0xe0>)
 8005dba:	699a      	ldr	r2, [r3, #24]
 8005dbc:	2380      	movs	r3, #128	; 0x80
 8005dbe:	005b      	lsls	r3, r3, #1
 8005dc0:	401a      	ands	r2, r3
 8005dc2:	2380      	movs	r3, #128	; 0x80
 8005dc4:	005b      	lsls	r3, r3, #1
 8005dc6:	429a      	cmp	r2, r3
 8005dc8:	d035      	beq.n	8005e36 <FLASH_WaitForLastOperation+0xce>
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR)     || 
 8005dca:	4b1f      	ldr	r3, [pc, #124]	; (8005e48 <FLASH_WaitForLastOperation+0xe0>)
 8005dcc:	699a      	ldr	r2, [r3, #24]
 8005dce:	2380      	movs	r3, #128	; 0x80
 8005dd0:	009b      	lsls	r3, r3, #2
 8005dd2:	401a      	ands	r2, r3
  if( __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)     || 
 8005dd4:	2380      	movs	r3, #128	; 0x80
 8005dd6:	009b      	lsls	r3, r3, #2
 8005dd8:	429a      	cmp	r2, r3
 8005dda:	d02c      	beq.n	8005e36 <FLASH_WaitForLastOperation+0xce>
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_SIZERR)     || 
 8005ddc:	4b1a      	ldr	r3, [pc, #104]	; (8005e48 <FLASH_WaitForLastOperation+0xe0>)
 8005dde:	699a      	ldr	r2, [r3, #24]
 8005de0:	2380      	movs	r3, #128	; 0x80
 8005de2:	00db      	lsls	r3, r3, #3
 8005de4:	401a      	ands	r2, r3
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR)     || 
 8005de6:	2380      	movs	r3, #128	; 0x80
 8005de8:	00db      	lsls	r3, r3, #3
 8005dea:	429a      	cmp	r2, r3
 8005dec:	d023      	beq.n	8005e36 <FLASH_WaitForLastOperation+0xce>
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR)    || 
 8005dee:	4b16      	ldr	r3, [pc, #88]	; (8005e48 <FLASH_WaitForLastOperation+0xe0>)
 8005df0:	699a      	ldr	r2, [r3, #24]
 8005df2:	2380      	movs	r3, #128	; 0x80
 8005df4:	011b      	lsls	r3, r3, #4
 8005df6:	401a      	ands	r2, r3
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_SIZERR)     || 
 8005df8:	2380      	movs	r3, #128	; 0x80
 8005dfa:	011b      	lsls	r3, r3, #4
 8005dfc:	429a      	cmp	r2, r3
 8005dfe:	d01a      	beq.n	8005e36 <FLASH_WaitForLastOperation+0xce>
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR)      || 
 8005e00:	4b11      	ldr	r3, [pc, #68]	; (8005e48 <FLASH_WaitForLastOperation+0xe0>)
 8005e02:	699a      	ldr	r2, [r3, #24]
 8005e04:	2380      	movs	r3, #128	; 0x80
 8005e06:	019b      	lsls	r3, r3, #6
 8005e08:	401a      	ands	r2, r3
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR)    || 
 8005e0a:	2380      	movs	r3, #128	; 0x80
 8005e0c:	019b      	lsls	r3, r3, #6
 8005e0e:	429a      	cmp	r2, r3
 8005e10:	d011      	beq.n	8005e36 <FLASH_WaitForLastOperation+0xce>
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_FWWERR)     || 
 8005e12:	4b0d      	ldr	r3, [pc, #52]	; (8005e48 <FLASH_WaitForLastOperation+0xe0>)
 8005e14:	699a      	ldr	r2, [r3, #24]
 8005e16:	2380      	movs	r3, #128	; 0x80
 8005e18:	029b      	lsls	r3, r3, #10
 8005e1a:	401a      	ands	r2, r3
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR)      || 
 8005e1c:	2380      	movs	r3, #128	; 0x80
 8005e1e:	029b      	lsls	r3, r3, #10
 8005e20:	429a      	cmp	r2, r3
 8005e22:	d008      	beq.n	8005e36 <FLASH_WaitForLastOperation+0xce>
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_NOTZEROERR) )
 8005e24:	4b08      	ldr	r3, [pc, #32]	; (8005e48 <FLASH_WaitForLastOperation+0xe0>)
 8005e26:	699a      	ldr	r2, [r3, #24]
 8005e28:	2380      	movs	r3, #128	; 0x80
 8005e2a:	025b      	lsls	r3, r3, #9
 8005e2c:	401a      	ands	r2, r3
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_FWWERR)     || 
 8005e2e:	2380      	movs	r3, #128	; 0x80
 8005e30:	025b      	lsls	r3, r3, #9
 8005e32:	429a      	cmp	r2, r3
 8005e34:	d103      	bne.n	8005e3e <FLASH_WaitForLastOperation+0xd6>
     *           cut of the STM32L031xx device or the first cut of the STM32L041xx
     *           device, this error should be ignored. The revId of the device
     *           can be retrieved via the HAL_GetREVID() function.
     *
     */
    FLASH_SetErrorCode();
 8005e36:	f000 f809 	bl	8005e4c <FLASH_SetErrorCode>
    return HAL_ERROR;
 8005e3a:	2301      	movs	r3, #1
 8005e3c:	e000      	b.n	8005e40 <FLASH_WaitForLastOperation+0xd8>
  }

  /* There is no error flag set */
  return HAL_OK;
 8005e3e:	2300      	movs	r3, #0
}
 8005e40:	0018      	movs	r0, r3
 8005e42:	46bd      	mov	sp, r7
 8005e44:	b004      	add	sp, #16
 8005e46:	bd80      	pop	{r7, pc}
 8005e48:	40022000 	.word	0x40022000

08005e4c <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8005e4c:	b580      	push	{r7, lr}
 8005e4e:	b082      	sub	sp, #8
 8005e50:	af00      	add	r7, sp, #0
  uint32_t flags = 0;
 8005e52:	2300      	movs	r3, #0
 8005e54:	607b      	str	r3, [r7, #4]
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 8005e56:	4b49      	ldr	r3, [pc, #292]	; (8005f7c <FLASH_SetErrorCode+0x130>)
 8005e58:	699a      	ldr	r2, [r3, #24]
 8005e5a:	2380      	movs	r3, #128	; 0x80
 8005e5c:	005b      	lsls	r3, r3, #1
 8005e5e:	401a      	ands	r2, r3
 8005e60:	2380      	movs	r3, #128	; 0x80
 8005e62:	005b      	lsls	r3, r3, #1
 8005e64:	429a      	cmp	r2, r3
 8005e66:	d10a      	bne.n	8005e7e <FLASH_SetErrorCode+0x32>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8005e68:	4b45      	ldr	r3, [pc, #276]	; (8005f80 <FLASH_SetErrorCode+0x134>)
 8005e6a:	695b      	ldr	r3, [r3, #20]
 8005e6c:	2202      	movs	r2, #2
 8005e6e:	431a      	orrs	r2, r3
 8005e70:	4b43      	ldr	r3, [pc, #268]	; (8005f80 <FLASH_SetErrorCode+0x134>)
 8005e72:	615a      	str	r2, [r3, #20]
    flags |= FLASH_FLAG_WRPERR;
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	2280      	movs	r2, #128	; 0x80
 8005e78:	0052      	lsls	r2, r2, #1
 8005e7a:	4313      	orrs	r3, r2
 8005e7c:	607b      	str	r3, [r7, #4]
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR))
 8005e7e:	4b3f      	ldr	r3, [pc, #252]	; (8005f7c <FLASH_SetErrorCode+0x130>)
 8005e80:	699a      	ldr	r2, [r3, #24]
 8005e82:	2380      	movs	r3, #128	; 0x80
 8005e84:	009b      	lsls	r3, r3, #2
 8005e86:	401a      	ands	r2, r3
 8005e88:	2380      	movs	r3, #128	; 0x80
 8005e8a:	009b      	lsls	r3, r3, #2
 8005e8c:	429a      	cmp	r2, r3
 8005e8e:	d10a      	bne.n	8005ea6 <FLASH_SetErrorCode+0x5a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8005e90:	4b3b      	ldr	r3, [pc, #236]	; (8005f80 <FLASH_SetErrorCode+0x134>)
 8005e92:	695b      	ldr	r3, [r3, #20]
 8005e94:	2201      	movs	r2, #1
 8005e96:	431a      	orrs	r2, r3
 8005e98:	4b39      	ldr	r3, [pc, #228]	; (8005f80 <FLASH_SetErrorCode+0x134>)
 8005e9a:	615a      	str	r2, [r3, #20]
    flags |= FLASH_FLAG_PGAERR;
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	2280      	movs	r2, #128	; 0x80
 8005ea0:	0092      	lsls	r2, r2, #2
 8005ea2:	4313      	orrs	r3, r2
 8005ea4:	607b      	str	r3, [r7, #4]
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_SIZERR))
 8005ea6:	4b35      	ldr	r3, [pc, #212]	; (8005f7c <FLASH_SetErrorCode+0x130>)
 8005ea8:	699a      	ldr	r2, [r3, #24]
 8005eaa:	2380      	movs	r3, #128	; 0x80
 8005eac:	00db      	lsls	r3, r3, #3
 8005eae:	401a      	ands	r2, r3
 8005eb0:	2380      	movs	r3, #128	; 0x80
 8005eb2:	00db      	lsls	r3, r3, #3
 8005eb4:	429a      	cmp	r2, r3
 8005eb6:	d10a      	bne.n	8005ece <FLASH_SetErrorCode+0x82>
  { 
    pFlash.ErrorCode |= HAL_FLASH_ERROR_SIZE;
 8005eb8:	4b31      	ldr	r3, [pc, #196]	; (8005f80 <FLASH_SetErrorCode+0x134>)
 8005eba:	695b      	ldr	r3, [r3, #20]
 8005ebc:	2208      	movs	r2, #8
 8005ebe:	431a      	orrs	r2, r3
 8005ec0:	4b2f      	ldr	r3, [pc, #188]	; (8005f80 <FLASH_SetErrorCode+0x134>)
 8005ec2:	615a      	str	r2, [r3, #20]
    flags |= FLASH_FLAG_SIZERR;
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	2280      	movs	r2, #128	; 0x80
 8005ec8:	00d2      	lsls	r2, r2, #3
 8005eca:	4313      	orrs	r3, r2
 8005ecc:	607b      	str	r3, [r7, #4]
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 8005ece:	4b2b      	ldr	r3, [pc, #172]	; (8005f7c <FLASH_SetErrorCode+0x130>)
 8005ed0:	699a      	ldr	r2, [r3, #24]
 8005ed2:	2380      	movs	r3, #128	; 0x80
 8005ed4:	011b      	lsls	r3, r3, #4
 8005ed6:	401a      	ands	r2, r3
 8005ed8:	2380      	movs	r3, #128	; 0x80
 8005eda:	011b      	lsls	r3, r3, #4
 8005edc:	429a      	cmp	r2, r3
 8005ede:	d10a      	bne.n	8005ef6 <FLASH_SetErrorCode+0xaa>
     *           cut of the STM32L031xx device or the first cut of the STM32L041xx
     *           device, this error should be ignored. The revId of the device
     *           can be retrieved via the HAL_GetREVID() function.
     *
     */
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 8005ee0:	4b27      	ldr	r3, [pc, #156]	; (8005f80 <FLASH_SetErrorCode+0x134>)
 8005ee2:	695b      	ldr	r3, [r3, #20]
 8005ee4:	2204      	movs	r2, #4
 8005ee6:	431a      	orrs	r2, r3
 8005ee8:	4b25      	ldr	r3, [pc, #148]	; (8005f80 <FLASH_SetErrorCode+0x134>)
 8005eea:	615a      	str	r2, [r3, #20]
    flags |= FLASH_FLAG_OPTVERR;
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	2280      	movs	r2, #128	; 0x80
 8005ef0:	0112      	lsls	r2, r2, #4
 8005ef2:	4313      	orrs	r3, r2
 8005ef4:	607b      	str	r3, [r7, #4]
  }

  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR))
 8005ef6:	4b21      	ldr	r3, [pc, #132]	; (8005f7c <FLASH_SetErrorCode+0x130>)
 8005ef8:	699a      	ldr	r2, [r3, #24]
 8005efa:	2380      	movs	r3, #128	; 0x80
 8005efc:	019b      	lsls	r3, r3, #6
 8005efe:	401a      	ands	r2, r3
 8005f00:	2380      	movs	r3, #128	; 0x80
 8005f02:	019b      	lsls	r3, r3, #6
 8005f04:	429a      	cmp	r2, r3
 8005f06:	d10a      	bne.n	8005f1e <FLASH_SetErrorCode+0xd2>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
 8005f08:	4b1d      	ldr	r3, [pc, #116]	; (8005f80 <FLASH_SetErrorCode+0x134>)
 8005f0a:	695b      	ldr	r3, [r3, #20]
 8005f0c:	2210      	movs	r2, #16
 8005f0e:	431a      	orrs	r2, r3
 8005f10:	4b1b      	ldr	r3, [pc, #108]	; (8005f80 <FLASH_SetErrorCode+0x134>)
 8005f12:	615a      	str	r2, [r3, #20]
    flags |= FLASH_FLAG_RDERR;
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	2280      	movs	r2, #128	; 0x80
 8005f18:	0192      	lsls	r2, r2, #6
 8005f1a:	4313      	orrs	r3, r2
 8005f1c:	607b      	str	r3, [r7, #4]
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_FWWERR))
 8005f1e:	4b17      	ldr	r3, [pc, #92]	; (8005f7c <FLASH_SetErrorCode+0x130>)
 8005f20:	699a      	ldr	r2, [r3, #24]
 8005f22:	2380      	movs	r3, #128	; 0x80
 8005f24:	029b      	lsls	r3, r3, #10
 8005f26:	401a      	ands	r2, r3
 8005f28:	2380      	movs	r3, #128	; 0x80
 8005f2a:	029b      	lsls	r3, r3, #10
 8005f2c:	429a      	cmp	r2, r3
 8005f2e:	d109      	bne.n	8005f44 <FLASH_SetErrorCode+0xf8>
  { 
    pFlash.ErrorCode |= HAL_FLASH_ERROR_FWWERR;
 8005f30:	4b13      	ldr	r3, [pc, #76]	; (8005f80 <FLASH_SetErrorCode+0x134>)
 8005f32:	695b      	ldr	r3, [r3, #20]
 8005f34:	2220      	movs	r2, #32
 8005f36:	431a      	orrs	r2, r3
 8005f38:	4b11      	ldr	r3, [pc, #68]	; (8005f80 <FLASH_SetErrorCode+0x134>)
 8005f3a:	615a      	str	r2, [r3, #20]
    flags |= HAL_FLASH_ERROR_FWWERR;
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	2220      	movs	r2, #32
 8005f40:	4313      	orrs	r3, r2
 8005f42:	607b      	str	r3, [r7, #4]
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_NOTZEROERR))
 8005f44:	4b0d      	ldr	r3, [pc, #52]	; (8005f7c <FLASH_SetErrorCode+0x130>)
 8005f46:	699a      	ldr	r2, [r3, #24]
 8005f48:	2380      	movs	r3, #128	; 0x80
 8005f4a:	025b      	lsls	r3, r3, #9
 8005f4c:	401a      	ands	r2, r3
 8005f4e:	2380      	movs	r3, #128	; 0x80
 8005f50:	025b      	lsls	r3, r3, #9
 8005f52:	429a      	cmp	r2, r3
 8005f54:	d10a      	bne.n	8005f6c <FLASH_SetErrorCode+0x120>
  { 
    pFlash.ErrorCode |= HAL_FLASH_ERROR_NOTZERO;
 8005f56:	4b0a      	ldr	r3, [pc, #40]	; (8005f80 <FLASH_SetErrorCode+0x134>)
 8005f58:	695b      	ldr	r3, [r3, #20]
 8005f5a:	2240      	movs	r2, #64	; 0x40
 8005f5c:	431a      	orrs	r2, r3
 8005f5e:	4b08      	ldr	r3, [pc, #32]	; (8005f80 <FLASH_SetErrorCode+0x134>)
 8005f60:	615a      	str	r2, [r3, #20]
    flags |= FLASH_FLAG_NOTZEROERR;
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	2280      	movs	r2, #128	; 0x80
 8005f66:	0252      	lsls	r2, r2, #9
 8005f68:	4313      	orrs	r3, r2
 8005f6a:	607b      	str	r3, [r7, #4]
  }

  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 8005f6c:	4b03      	ldr	r3, [pc, #12]	; (8005f7c <FLASH_SetErrorCode+0x130>)
 8005f6e:	687a      	ldr	r2, [r7, #4]
 8005f70:	619a      	str	r2, [r3, #24]
}  
 8005f72:	46c0      	nop			; (mov r8, r8)
 8005f74:	46bd      	mov	sp, r7
 8005f76:	b002      	add	sp, #8
 8005f78:	bd80      	pop	{r7, pc}
 8005f7a:	46c0      	nop			; (mov r8, r8)
 8005f7c:	40022000 	.word	0x40022000
 8005f80:	200013dc 	.word	0x200013dc

08005f84 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the pages have been correctly erased)
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8005f84:	b5b0      	push	{r4, r5, r7, lr}
 8005f86:	b084      	sub	sp, #16
 8005f88:	af00      	add	r7, sp, #0
 8005f8a:	6078      	str	r0, [r7, #4]
 8005f8c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8005f8e:	230f      	movs	r3, #15
 8005f90:	18fb      	adds	r3, r7, r3
 8005f92:	2201      	movs	r2, #1
 8005f94:	701a      	strb	r2, [r3, #0]
  uint32_t address = 0U;
 8005f96:	2300      	movs	r3, #0
 8005f98:	60bb      	str	r3, [r7, #8]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8005f9a:	4b29      	ldr	r3, [pc, #164]	; (8006040 <HAL_FLASHEx_Erase+0xbc>)
 8005f9c:	7c1b      	ldrb	r3, [r3, #16]
 8005f9e:	2b01      	cmp	r3, #1
 8005fa0:	d101      	bne.n	8005fa6 <HAL_FLASHEx_Erase+0x22>
 8005fa2:	2302      	movs	r3, #2
 8005fa4:	e048      	b.n	8006038 <HAL_FLASHEx_Erase+0xb4>
 8005fa6:	4b26      	ldr	r3, [pc, #152]	; (8006040 <HAL_FLASHEx_Erase+0xbc>)
 8005fa8:	2201      	movs	r2, #1
 8005faa:	741a      	strb	r2, [r3, #16]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8005fac:	250f      	movs	r5, #15
 8005fae:	197c      	adds	r4, r7, r5
 8005fb0:	4b24      	ldr	r3, [pc, #144]	; (8006044 <HAL_FLASHEx_Erase+0xc0>)
 8005fb2:	0018      	movs	r0, r3
 8005fb4:	f7ff fed8 	bl	8005d68 <FLASH_WaitForLastOperation>
 8005fb8:	0003      	movs	r3, r0
 8005fba:	7023      	strb	r3, [r4, #0]

  if (status == HAL_OK)
 8005fbc:	197b      	adds	r3, r7, r5
 8005fbe:	781b      	ldrb	r3, [r3, #0]
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	d133      	bne.n	800602c <HAL_FLASHEx_Erase+0xa8>
  {
    /*Initialization of PageError variable*/
    *PageError = 0xFFFFFFFFU;
 8005fc4:	683b      	ldr	r3, [r7, #0]
 8005fc6:	2201      	movs	r2, #1
 8005fc8:	4252      	negs	r2, r2
 8005fca:	601a      	str	r2, [r3, #0]
    assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));
    assert_param(IS_FLASH_PROGRAM_ADDRESS(pEraseInit->PageAddress));
    assert_param(IS_FLASH_PROGRAM_ADDRESS((pEraseInit->PageAddress & ~(FLASH_PAGE_SIZE - 1U)) + pEraseInit->NbPages * FLASH_PAGE_SIZE - 1U));

    /* Erase page by page to be done*/
    for(address = pEraseInit->PageAddress; 
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	685b      	ldr	r3, [r3, #4]
 8005fd0:	60bb      	str	r3, [r7, #8]
 8005fd2:	e022      	b.n	800601a <HAL_FLASHEx_Erase+0x96>
        address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
        address += FLASH_PAGE_SIZE)
    {
      FLASH_PageErase(address);
 8005fd4:	68bb      	ldr	r3, [r7, #8]
 8005fd6:	0018      	movs	r0, r3
 8005fd8:	f000 f83a 	bl	8006050 <FLASH_PageErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8005fdc:	250f      	movs	r5, #15
 8005fde:	197c      	adds	r4, r7, r5
 8005fe0:	4b18      	ldr	r3, [pc, #96]	; (8006044 <HAL_FLASHEx_Erase+0xc0>)
 8005fe2:	0018      	movs	r0, r3
 8005fe4:	f7ff fec0 	bl	8005d68 <FLASH_WaitForLastOperation>
 8005fe8:	0003      	movs	r3, r0
 8005fea:	7023      	strb	r3, [r4, #0]

      /* If the erase operation is completed, disable the ERASE Bit */
      CLEAR_BIT(FLASH->PECR, FLASH_PECR_PROG);
 8005fec:	4b16      	ldr	r3, [pc, #88]	; (8006048 <HAL_FLASHEx_Erase+0xc4>)
 8005fee:	685a      	ldr	r2, [r3, #4]
 8005ff0:	4b15      	ldr	r3, [pc, #84]	; (8006048 <HAL_FLASHEx_Erase+0xc4>)
 8005ff2:	2108      	movs	r1, #8
 8005ff4:	438a      	bics	r2, r1
 8005ff6:	605a      	str	r2, [r3, #4]
      CLEAR_BIT(FLASH->PECR, FLASH_PECR_ERASE);
 8005ff8:	4b13      	ldr	r3, [pc, #76]	; (8006048 <HAL_FLASHEx_Erase+0xc4>)
 8005ffa:	685a      	ldr	r2, [r3, #4]
 8005ffc:	4b12      	ldr	r3, [pc, #72]	; (8006048 <HAL_FLASHEx_Erase+0xc4>)
 8005ffe:	4913      	ldr	r1, [pc, #76]	; (800604c <HAL_FLASHEx_Erase+0xc8>)
 8006000:	400a      	ands	r2, r1
 8006002:	605a      	str	r2, [r3, #4]

      if (status != HAL_OK) 
 8006004:	197b      	adds	r3, r7, r5
 8006006:	781b      	ldrb	r3, [r3, #0]
 8006008:	2b00      	cmp	r3, #0
 800600a:	d003      	beq.n	8006014 <HAL_FLASHEx_Erase+0x90>
      {
        /* In case of error, stop erase procedure and return the faulty address */
        *PageError = address;
 800600c:	683b      	ldr	r3, [r7, #0]
 800600e:	68ba      	ldr	r2, [r7, #8]
 8006010:	601a      	str	r2, [r3, #0]
        break;
 8006012:	e00b      	b.n	800602c <HAL_FLASHEx_Erase+0xa8>
        address += FLASH_PAGE_SIZE)
 8006014:	68bb      	ldr	r3, [r7, #8]
 8006016:	3380      	adds	r3, #128	; 0x80
 8006018:	60bb      	str	r3, [r7, #8]
        address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	689b      	ldr	r3, [r3, #8]
 800601e:	01da      	lsls	r2, r3, #7
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	685b      	ldr	r3, [r3, #4]
 8006024:	18d3      	adds	r3, r2, r3
    for(address = pEraseInit->PageAddress; 
 8006026:	68ba      	ldr	r2, [r7, #8]
 8006028:	429a      	cmp	r2, r3
 800602a:	d3d3      	bcc.n	8005fd4 <HAL_FLASHEx_Erase+0x50>
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800602c:	4b04      	ldr	r3, [pc, #16]	; (8006040 <HAL_FLASHEx_Erase+0xbc>)
 800602e:	2200      	movs	r2, #0
 8006030:	741a      	strb	r2, [r3, #16]

  return status;
 8006032:	230f      	movs	r3, #15
 8006034:	18fb      	adds	r3, r7, r3
 8006036:	781b      	ldrb	r3, [r3, #0]
}
 8006038:	0018      	movs	r0, r3
 800603a:	46bd      	mov	sp, r7
 800603c:	b004      	add	sp, #16
 800603e:	bdb0      	pop	{r4, r5, r7, pc}
 8006040:	200013dc 	.word	0x200013dc
 8006044:	0000c350 	.word	0x0000c350
 8006048:	40022000 	.word	0x40022000
 800604c:	fffffdff 	.word	0xfffffdff

08006050 <FLASH_PageErase>:
  * @note   A Page is erased in the Program memory only if the address to load 
  *         is the start address of a page (multiple of @ref FLASH_PAGE_SIZE bytes).
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
 8006050:	b580      	push	{r7, lr}
 8006052:	b082      	sub	sp, #8
 8006054:	af00      	add	r7, sp, #0
 8006056:	6078      	str	r0, [r7, #4]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8006058:	4b0c      	ldr	r3, [pc, #48]	; (800608c <FLASH_PageErase+0x3c>)
 800605a:	2200      	movs	r2, #0
 800605c:	615a      	str	r2, [r3, #20]

  /* Set the ERASE bit */
  SET_BIT(FLASH->PECR, FLASH_PECR_ERASE);
 800605e:	4b0c      	ldr	r3, [pc, #48]	; (8006090 <FLASH_PageErase+0x40>)
 8006060:	685a      	ldr	r2, [r3, #4]
 8006062:	4b0b      	ldr	r3, [pc, #44]	; (8006090 <FLASH_PageErase+0x40>)
 8006064:	2180      	movs	r1, #128	; 0x80
 8006066:	0089      	lsls	r1, r1, #2
 8006068:	430a      	orrs	r2, r1
 800606a:	605a      	str	r2, [r3, #4]

  /* Set PROG bit */
  SET_BIT(FLASH->PECR, FLASH_PECR_PROG);
 800606c:	4b08      	ldr	r3, [pc, #32]	; (8006090 <FLASH_PageErase+0x40>)
 800606e:	685a      	ldr	r2, [r3, #4]
 8006070:	4b07      	ldr	r3, [pc, #28]	; (8006090 <FLASH_PageErase+0x40>)
 8006072:	2108      	movs	r1, #8
 8006074:	430a      	orrs	r2, r1
 8006076:	605a      	str	r2, [r3, #4]

  /* Write 00000000h to the first word of the program page to erase */
  *(__IO uint32_t *)(uint32_t)(PageAddress & ~(FLASH_PAGE_SIZE - 1)) = 0x00000000;
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	227f      	movs	r2, #127	; 0x7f
 800607c:	4393      	bics	r3, r2
 800607e:	2200      	movs	r2, #0
 8006080:	601a      	str	r2, [r3, #0]
}
 8006082:	46c0      	nop			; (mov r8, r8)
 8006084:	46bd      	mov	sp, r7
 8006086:	b002      	add	sp, #8
 8006088:	bd80      	pop	{r7, pc}
 800608a:	46c0      	nop			; (mov r8, r8)
 800608c:	200013dc 	.word	0x200013dc
 8006090:	40022000 	.word	0x40022000

08006094 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006094:	b580      	push	{r7, lr}
 8006096:	b086      	sub	sp, #24
 8006098:	af00      	add	r7, sp, #0
 800609a:	6078      	str	r0, [r7, #4]
 800609c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800609e:	2300      	movs	r3, #0
 80060a0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80060a2:	2300      	movs	r3, #0
 80060a4:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 80060a6:	2300      	movs	r3, #0
 80060a8:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 80060aa:	e155      	b.n	8006358 <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80060ac:	683b      	ldr	r3, [r7, #0]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	2101      	movs	r1, #1
 80060b2:	697a      	ldr	r2, [r7, #20]
 80060b4:	4091      	lsls	r1, r2
 80060b6:	000a      	movs	r2, r1
 80060b8:	4013      	ands	r3, r2
 80060ba:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	2b00      	cmp	r3, #0
 80060c0:	d100      	bne.n	80060c4 <HAL_GPIO_Init+0x30>
 80060c2:	e146      	b.n	8006352 <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80060c4:	683b      	ldr	r3, [r7, #0]
 80060c6:	685b      	ldr	r3, [r3, #4]
 80060c8:	2203      	movs	r2, #3
 80060ca:	4013      	ands	r3, r2
 80060cc:	2b01      	cmp	r3, #1
 80060ce:	d005      	beq.n	80060dc <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80060d0:	683b      	ldr	r3, [r7, #0]
 80060d2:	685b      	ldr	r3, [r3, #4]
 80060d4:	2203      	movs	r2, #3
 80060d6:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80060d8:	2b02      	cmp	r3, #2
 80060da:	d130      	bne.n	800613e <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	689b      	ldr	r3, [r3, #8]
 80060e0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 80060e2:	697b      	ldr	r3, [r7, #20]
 80060e4:	005b      	lsls	r3, r3, #1
 80060e6:	2203      	movs	r2, #3
 80060e8:	409a      	lsls	r2, r3
 80060ea:	0013      	movs	r3, r2
 80060ec:	43da      	mvns	r2, r3
 80060ee:	693b      	ldr	r3, [r7, #16]
 80060f0:	4013      	ands	r3, r2
 80060f2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80060f4:	683b      	ldr	r3, [r7, #0]
 80060f6:	68da      	ldr	r2, [r3, #12]
 80060f8:	697b      	ldr	r3, [r7, #20]
 80060fa:	005b      	lsls	r3, r3, #1
 80060fc:	409a      	lsls	r2, r3
 80060fe:	0013      	movs	r3, r2
 8006100:	693a      	ldr	r2, [r7, #16]
 8006102:	4313      	orrs	r3, r2
 8006104:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	693a      	ldr	r2, [r7, #16]
 800610a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	685b      	ldr	r3, [r3, #4]
 8006110:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8006112:	2201      	movs	r2, #1
 8006114:	697b      	ldr	r3, [r7, #20]
 8006116:	409a      	lsls	r2, r3
 8006118:	0013      	movs	r3, r2
 800611a:	43da      	mvns	r2, r3
 800611c:	693b      	ldr	r3, [r7, #16]
 800611e:	4013      	ands	r3, r2
 8006120:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006122:	683b      	ldr	r3, [r7, #0]
 8006124:	685b      	ldr	r3, [r3, #4]
 8006126:	091b      	lsrs	r3, r3, #4
 8006128:	2201      	movs	r2, #1
 800612a:	401a      	ands	r2, r3
 800612c:	697b      	ldr	r3, [r7, #20]
 800612e:	409a      	lsls	r2, r3
 8006130:	0013      	movs	r3, r2
 8006132:	693a      	ldr	r2, [r7, #16]
 8006134:	4313      	orrs	r3, r2
 8006136:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	693a      	ldr	r2, [r7, #16]
 800613c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800613e:	683b      	ldr	r3, [r7, #0]
 8006140:	685b      	ldr	r3, [r3, #4]
 8006142:	2203      	movs	r2, #3
 8006144:	4013      	ands	r3, r2
 8006146:	2b03      	cmp	r3, #3
 8006148:	d017      	beq.n	800617a <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	68db      	ldr	r3, [r3, #12]
 800614e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8006150:	697b      	ldr	r3, [r7, #20]
 8006152:	005b      	lsls	r3, r3, #1
 8006154:	2203      	movs	r2, #3
 8006156:	409a      	lsls	r2, r3
 8006158:	0013      	movs	r3, r2
 800615a:	43da      	mvns	r2, r3
 800615c:	693b      	ldr	r3, [r7, #16]
 800615e:	4013      	ands	r3, r2
 8006160:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006162:	683b      	ldr	r3, [r7, #0]
 8006164:	689a      	ldr	r2, [r3, #8]
 8006166:	697b      	ldr	r3, [r7, #20]
 8006168:	005b      	lsls	r3, r3, #1
 800616a:	409a      	lsls	r2, r3
 800616c:	0013      	movs	r3, r2
 800616e:	693a      	ldr	r2, [r7, #16]
 8006170:	4313      	orrs	r3, r2
 8006172:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	693a      	ldr	r2, [r7, #16]
 8006178:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800617a:	683b      	ldr	r3, [r7, #0]
 800617c:	685b      	ldr	r3, [r3, #4]
 800617e:	2203      	movs	r2, #3
 8006180:	4013      	ands	r3, r2
 8006182:	2b02      	cmp	r3, #2
 8006184:	d123      	bne.n	80061ce <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006186:	697b      	ldr	r3, [r7, #20]
 8006188:	08da      	lsrs	r2, r3, #3
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	3208      	adds	r2, #8
 800618e:	0092      	lsls	r2, r2, #2
 8006190:	58d3      	ldr	r3, [r2, r3]
 8006192:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8006194:	697b      	ldr	r3, [r7, #20]
 8006196:	2207      	movs	r2, #7
 8006198:	4013      	ands	r3, r2
 800619a:	009b      	lsls	r3, r3, #2
 800619c:	220f      	movs	r2, #15
 800619e:	409a      	lsls	r2, r3
 80061a0:	0013      	movs	r3, r2
 80061a2:	43da      	mvns	r2, r3
 80061a4:	693b      	ldr	r3, [r7, #16]
 80061a6:	4013      	ands	r3, r2
 80061a8:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 80061aa:	683b      	ldr	r3, [r7, #0]
 80061ac:	691a      	ldr	r2, [r3, #16]
 80061ae:	697b      	ldr	r3, [r7, #20]
 80061b0:	2107      	movs	r1, #7
 80061b2:	400b      	ands	r3, r1
 80061b4:	009b      	lsls	r3, r3, #2
 80061b6:	409a      	lsls	r2, r3
 80061b8:	0013      	movs	r3, r2
 80061ba:	693a      	ldr	r2, [r7, #16]
 80061bc:	4313      	orrs	r3, r2
 80061be:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80061c0:	697b      	ldr	r3, [r7, #20]
 80061c2:	08da      	lsrs	r2, r3, #3
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	3208      	adds	r2, #8
 80061c8:	0092      	lsls	r2, r2, #2
 80061ca:	6939      	ldr	r1, [r7, #16]
 80061cc:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80061d4:	697b      	ldr	r3, [r7, #20]
 80061d6:	005b      	lsls	r3, r3, #1
 80061d8:	2203      	movs	r2, #3
 80061da:	409a      	lsls	r2, r3
 80061dc:	0013      	movs	r3, r2
 80061de:	43da      	mvns	r2, r3
 80061e0:	693b      	ldr	r3, [r7, #16]
 80061e2:	4013      	ands	r3, r2
 80061e4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80061e6:	683b      	ldr	r3, [r7, #0]
 80061e8:	685b      	ldr	r3, [r3, #4]
 80061ea:	2203      	movs	r2, #3
 80061ec:	401a      	ands	r2, r3
 80061ee:	697b      	ldr	r3, [r7, #20]
 80061f0:	005b      	lsls	r3, r3, #1
 80061f2:	409a      	lsls	r2, r3
 80061f4:	0013      	movs	r3, r2
 80061f6:	693a      	ldr	r2, [r7, #16]
 80061f8:	4313      	orrs	r3, r2
 80061fa:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	693a      	ldr	r2, [r7, #16]
 8006200:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8006202:	683b      	ldr	r3, [r7, #0]
 8006204:	685a      	ldr	r2, [r3, #4]
 8006206:	23c0      	movs	r3, #192	; 0xc0
 8006208:	029b      	lsls	r3, r3, #10
 800620a:	4013      	ands	r3, r2
 800620c:	d100      	bne.n	8006210 <HAL_GPIO_Init+0x17c>
 800620e:	e0a0      	b.n	8006352 <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006210:	4b57      	ldr	r3, [pc, #348]	; (8006370 <HAL_GPIO_Init+0x2dc>)
 8006212:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006214:	4b56      	ldr	r3, [pc, #344]	; (8006370 <HAL_GPIO_Init+0x2dc>)
 8006216:	2101      	movs	r1, #1
 8006218:	430a      	orrs	r2, r1
 800621a:	635a      	str	r2, [r3, #52]	; 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 800621c:	4a55      	ldr	r2, [pc, #340]	; (8006374 <HAL_GPIO_Init+0x2e0>)
 800621e:	697b      	ldr	r3, [r7, #20]
 8006220:	089b      	lsrs	r3, r3, #2
 8006222:	3302      	adds	r3, #2
 8006224:	009b      	lsls	r3, r3, #2
 8006226:	589b      	ldr	r3, [r3, r2]
 8006228:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 800622a:	697b      	ldr	r3, [r7, #20]
 800622c:	2203      	movs	r2, #3
 800622e:	4013      	ands	r3, r2
 8006230:	009b      	lsls	r3, r3, #2
 8006232:	220f      	movs	r2, #15
 8006234:	409a      	lsls	r2, r3
 8006236:	0013      	movs	r3, r2
 8006238:	43da      	mvns	r2, r3
 800623a:	693b      	ldr	r3, [r7, #16]
 800623c:	4013      	ands	r3, r2
 800623e:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8006240:	687a      	ldr	r2, [r7, #4]
 8006242:	23a0      	movs	r3, #160	; 0xa0
 8006244:	05db      	lsls	r3, r3, #23
 8006246:	429a      	cmp	r2, r3
 8006248:	d01f      	beq.n	800628a <HAL_GPIO_Init+0x1f6>
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	4a4a      	ldr	r2, [pc, #296]	; (8006378 <HAL_GPIO_Init+0x2e4>)
 800624e:	4293      	cmp	r3, r2
 8006250:	d019      	beq.n	8006286 <HAL_GPIO_Init+0x1f2>
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	4a49      	ldr	r2, [pc, #292]	; (800637c <HAL_GPIO_Init+0x2e8>)
 8006256:	4293      	cmp	r3, r2
 8006258:	d013      	beq.n	8006282 <HAL_GPIO_Init+0x1ee>
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	4a48      	ldr	r2, [pc, #288]	; (8006380 <HAL_GPIO_Init+0x2ec>)
 800625e:	4293      	cmp	r3, r2
 8006260:	d00d      	beq.n	800627e <HAL_GPIO_Init+0x1ea>
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	4a47      	ldr	r2, [pc, #284]	; (8006384 <HAL_GPIO_Init+0x2f0>)
 8006266:	4293      	cmp	r3, r2
 8006268:	d007      	beq.n	800627a <HAL_GPIO_Init+0x1e6>
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	4a46      	ldr	r2, [pc, #280]	; (8006388 <HAL_GPIO_Init+0x2f4>)
 800626e:	4293      	cmp	r3, r2
 8006270:	d101      	bne.n	8006276 <HAL_GPIO_Init+0x1e2>
 8006272:	2305      	movs	r3, #5
 8006274:	e00a      	b.n	800628c <HAL_GPIO_Init+0x1f8>
 8006276:	2306      	movs	r3, #6
 8006278:	e008      	b.n	800628c <HAL_GPIO_Init+0x1f8>
 800627a:	2304      	movs	r3, #4
 800627c:	e006      	b.n	800628c <HAL_GPIO_Init+0x1f8>
 800627e:	2303      	movs	r3, #3
 8006280:	e004      	b.n	800628c <HAL_GPIO_Init+0x1f8>
 8006282:	2302      	movs	r3, #2
 8006284:	e002      	b.n	800628c <HAL_GPIO_Init+0x1f8>
 8006286:	2301      	movs	r3, #1
 8006288:	e000      	b.n	800628c <HAL_GPIO_Init+0x1f8>
 800628a:	2300      	movs	r3, #0
 800628c:	697a      	ldr	r2, [r7, #20]
 800628e:	2103      	movs	r1, #3
 8006290:	400a      	ands	r2, r1
 8006292:	0092      	lsls	r2, r2, #2
 8006294:	4093      	lsls	r3, r2
 8006296:	693a      	ldr	r2, [r7, #16]
 8006298:	4313      	orrs	r3, r2
 800629a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800629c:	4935      	ldr	r1, [pc, #212]	; (8006374 <HAL_GPIO_Init+0x2e0>)
 800629e:	697b      	ldr	r3, [r7, #20]
 80062a0:	089b      	lsrs	r3, r3, #2
 80062a2:	3302      	adds	r3, #2
 80062a4:	009b      	lsls	r3, r3, #2
 80062a6:	693a      	ldr	r2, [r7, #16]
 80062a8:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80062aa:	4b38      	ldr	r3, [pc, #224]	; (800638c <HAL_GPIO_Init+0x2f8>)
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	43da      	mvns	r2, r3
 80062b4:	693b      	ldr	r3, [r7, #16]
 80062b6:	4013      	ands	r3, r2
 80062b8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80062ba:	683b      	ldr	r3, [r7, #0]
 80062bc:	685a      	ldr	r2, [r3, #4]
 80062be:	2380      	movs	r3, #128	; 0x80
 80062c0:	025b      	lsls	r3, r3, #9
 80062c2:	4013      	ands	r3, r2
 80062c4:	d003      	beq.n	80062ce <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 80062c6:	693a      	ldr	r2, [r7, #16]
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	4313      	orrs	r3, r2
 80062cc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80062ce:	4b2f      	ldr	r3, [pc, #188]	; (800638c <HAL_GPIO_Init+0x2f8>)
 80062d0:	693a      	ldr	r2, [r7, #16]
 80062d2:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 80062d4:	4b2d      	ldr	r3, [pc, #180]	; (800638c <HAL_GPIO_Init+0x2f8>)
 80062d6:	685b      	ldr	r3, [r3, #4]
 80062d8:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	43da      	mvns	r2, r3
 80062de:	693b      	ldr	r3, [r7, #16]
 80062e0:	4013      	ands	r3, r2
 80062e2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80062e4:	683b      	ldr	r3, [r7, #0]
 80062e6:	685a      	ldr	r2, [r3, #4]
 80062e8:	2380      	movs	r3, #128	; 0x80
 80062ea:	029b      	lsls	r3, r3, #10
 80062ec:	4013      	ands	r3, r2
 80062ee:	d003      	beq.n	80062f8 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 80062f0:	693a      	ldr	r2, [r7, #16]
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	4313      	orrs	r3, r2
 80062f6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80062f8:	4b24      	ldr	r3, [pc, #144]	; (800638c <HAL_GPIO_Init+0x2f8>)
 80062fa:	693a      	ldr	r2, [r7, #16]
 80062fc:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80062fe:	4b23      	ldr	r3, [pc, #140]	; (800638c <HAL_GPIO_Init+0x2f8>)
 8006300:	689b      	ldr	r3, [r3, #8]
 8006302:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	43da      	mvns	r2, r3
 8006308:	693b      	ldr	r3, [r7, #16]
 800630a:	4013      	ands	r3, r2
 800630c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800630e:	683b      	ldr	r3, [r7, #0]
 8006310:	685a      	ldr	r2, [r3, #4]
 8006312:	2380      	movs	r3, #128	; 0x80
 8006314:	035b      	lsls	r3, r3, #13
 8006316:	4013      	ands	r3, r2
 8006318:	d003      	beq.n	8006322 <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 800631a:	693a      	ldr	r2, [r7, #16]
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	4313      	orrs	r3, r2
 8006320:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8006322:	4b1a      	ldr	r3, [pc, #104]	; (800638c <HAL_GPIO_Init+0x2f8>)
 8006324:	693a      	ldr	r2, [r7, #16]
 8006326:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8006328:	4b18      	ldr	r3, [pc, #96]	; (800638c <HAL_GPIO_Init+0x2f8>)
 800632a:	68db      	ldr	r3, [r3, #12]
 800632c:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	43da      	mvns	r2, r3
 8006332:	693b      	ldr	r3, [r7, #16]
 8006334:	4013      	ands	r3, r2
 8006336:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8006338:	683b      	ldr	r3, [r7, #0]
 800633a:	685a      	ldr	r2, [r3, #4]
 800633c:	2380      	movs	r3, #128	; 0x80
 800633e:	039b      	lsls	r3, r3, #14
 8006340:	4013      	ands	r3, r2
 8006342:	d003      	beq.n	800634c <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 8006344:	693a      	ldr	r2, [r7, #16]
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	4313      	orrs	r3, r2
 800634a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800634c:	4b0f      	ldr	r3, [pc, #60]	; (800638c <HAL_GPIO_Init+0x2f8>)
 800634e:	693a      	ldr	r2, [r7, #16]
 8006350:	60da      	str	r2, [r3, #12]
      }
    }
    position++;
 8006352:	697b      	ldr	r3, [r7, #20]
 8006354:	3301      	adds	r3, #1
 8006356:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8006358:	683b      	ldr	r3, [r7, #0]
 800635a:	681a      	ldr	r2, [r3, #0]
 800635c:	697b      	ldr	r3, [r7, #20]
 800635e:	40da      	lsrs	r2, r3
 8006360:	1e13      	subs	r3, r2, #0
 8006362:	d000      	beq.n	8006366 <HAL_GPIO_Init+0x2d2>
 8006364:	e6a2      	b.n	80060ac <HAL_GPIO_Init+0x18>
  }
}
 8006366:	46c0      	nop			; (mov r8, r8)
 8006368:	46bd      	mov	sp, r7
 800636a:	b006      	add	sp, #24
 800636c:	bd80      	pop	{r7, pc}
 800636e:	46c0      	nop			; (mov r8, r8)
 8006370:	40021000 	.word	0x40021000
 8006374:	40010000 	.word	0x40010000
 8006378:	50000400 	.word	0x50000400
 800637c:	50000800 	.word	0x50000800
 8006380:	50000c00 	.word	0x50000c00
 8006384:	50001000 	.word	0x50001000
 8006388:	50001c00 	.word	0x50001c00
 800638c:	40010400 	.word	0x40010400

08006390 <HAL_GPIO_ReadPin>:
  *                   This parameter can be GPIO_PIN_x where x can be (0..15).
  *                   All port bits are not necessarily available on all GPIOs.
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8006390:	b580      	push	{r7, lr}
 8006392:	b084      	sub	sp, #16
 8006394:	af00      	add	r7, sp, #0
 8006396:	6078      	str	r0, [r7, #4]
 8006398:	000a      	movs	r2, r1
 800639a:	1cbb      	adds	r3, r7, #2
 800639c:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	691b      	ldr	r3, [r3, #16]
 80063a2:	1cba      	adds	r2, r7, #2
 80063a4:	8812      	ldrh	r2, [r2, #0]
 80063a6:	4013      	ands	r3, r2
 80063a8:	d004      	beq.n	80063b4 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 80063aa:	230f      	movs	r3, #15
 80063ac:	18fb      	adds	r3, r7, r3
 80063ae:	2201      	movs	r2, #1
 80063b0:	701a      	strb	r2, [r3, #0]
 80063b2:	e003      	b.n	80063bc <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80063b4:	230f      	movs	r3, #15
 80063b6:	18fb      	adds	r3, r7, r3
 80063b8:	2200      	movs	r2, #0
 80063ba:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 80063bc:	230f      	movs	r3, #15
 80063be:	18fb      	adds	r3, r7, r3
 80063c0:	781b      	ldrb	r3, [r3, #0]
}
 80063c2:	0018      	movs	r0, r3
 80063c4:	46bd      	mov	sp, r7
 80063c6:	b004      	add	sp, #16
 80063c8:	bd80      	pop	{r7, pc}

080063ca <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80063ca:	b580      	push	{r7, lr}
 80063cc:	b082      	sub	sp, #8
 80063ce:	af00      	add	r7, sp, #0
 80063d0:	6078      	str	r0, [r7, #4]
 80063d2:	0008      	movs	r0, r1
 80063d4:	0011      	movs	r1, r2
 80063d6:	1cbb      	adds	r3, r7, #2
 80063d8:	1c02      	adds	r2, r0, #0
 80063da:	801a      	strh	r2, [r3, #0]
 80063dc:	1c7b      	adds	r3, r7, #1
 80063de:	1c0a      	adds	r2, r1, #0
 80063e0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80063e2:	1c7b      	adds	r3, r7, #1
 80063e4:	781b      	ldrb	r3, [r3, #0]
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	d004      	beq.n	80063f4 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 80063ea:	1cbb      	adds	r3, r7, #2
 80063ec:	881a      	ldrh	r2, [r3, #0]
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 80063f2:	e003      	b.n	80063fc <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 80063f4:	1cbb      	adds	r3, r7, #2
 80063f6:	881a      	ldrh	r2, [r3, #0]
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	629a      	str	r2, [r3, #40]	; 0x28
}
 80063fc:	46c0      	nop			; (mov r8, r8)
 80063fe:	46bd      	mov	sp, r7
 8006400:	b002      	add	sp, #8
 8006402:	bd80      	pop	{r7, pc}

08006404 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected to the EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8006404:	b580      	push	{r7, lr}
 8006406:	b082      	sub	sp, #8
 8006408:	af00      	add	r7, sp, #0
 800640a:	0002      	movs	r2, r0
 800640c:	1dbb      	adds	r3, r7, #6
 800640e:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8006410:	4b09      	ldr	r3, [pc, #36]	; (8006438 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8006412:	695b      	ldr	r3, [r3, #20]
 8006414:	1dba      	adds	r2, r7, #6
 8006416:	8812      	ldrh	r2, [r2, #0]
 8006418:	4013      	ands	r3, r2
 800641a:	d008      	beq.n	800642e <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800641c:	4b06      	ldr	r3, [pc, #24]	; (8006438 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 800641e:	1dba      	adds	r2, r7, #6
 8006420:	8812      	ldrh	r2, [r2, #0]
 8006422:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8006424:	1dbb      	adds	r3, r7, #6
 8006426:	881b      	ldrh	r3, [r3, #0]
 8006428:	0018      	movs	r0, r3
 800642a:	f7fe f8e8 	bl	80045fe <HAL_GPIO_EXTI_Callback>
  }
}
 800642e:	46c0      	nop			; (mov r8, r8)
 8006430:	46bd      	mov	sp, r7
 8006432:	b002      	add	sp, #8
 8006434:	bd80      	pop	{r7, pc}
 8006436:	46c0      	nop			; (mov r8, r8)
 8006438:	40010400 	.word	0x40010400

0800643c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800643c:	b5b0      	push	{r4, r5, r7, lr}
 800643e:	b08a      	sub	sp, #40	; 0x28
 8006440:	af00      	add	r7, sp, #0
 8006442:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	2b00      	cmp	r3, #0
 8006448:	d102      	bne.n	8006450 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800644a:	2301      	movs	r3, #1
 800644c:	f000 fbc2 	bl	8006bd4 <HAL_RCC_OscConfig+0x798>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006450:	4bca      	ldr	r3, [pc, #808]	; (800677c <HAL_RCC_OscConfig+0x340>)
 8006452:	68db      	ldr	r3, [r3, #12]
 8006454:	220c      	movs	r2, #12
 8006456:	4013      	ands	r3, r2
 8006458:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800645a:	4bc8      	ldr	r3, [pc, #800]	; (800677c <HAL_RCC_OscConfig+0x340>)
 800645c:	68da      	ldr	r2, [r3, #12]
 800645e:	2380      	movs	r3, #128	; 0x80
 8006460:	025b      	lsls	r3, r3, #9
 8006462:	4013      	ands	r3, r2
 8006464:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	2201      	movs	r2, #1
 800646c:	4013      	ands	r3, r2
 800646e:	d100      	bne.n	8006472 <HAL_RCC_OscConfig+0x36>
 8006470:	e07e      	b.n	8006570 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8006472:	69fb      	ldr	r3, [r7, #28]
 8006474:	2b08      	cmp	r3, #8
 8006476:	d007      	beq.n	8006488 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8006478:	69fb      	ldr	r3, [r7, #28]
 800647a:	2b0c      	cmp	r3, #12
 800647c:	d112      	bne.n	80064a4 <HAL_RCC_OscConfig+0x68>
 800647e:	69ba      	ldr	r2, [r7, #24]
 8006480:	2380      	movs	r3, #128	; 0x80
 8006482:	025b      	lsls	r3, r3, #9
 8006484:	429a      	cmp	r2, r3
 8006486:	d10d      	bne.n	80064a4 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006488:	4bbc      	ldr	r3, [pc, #752]	; (800677c <HAL_RCC_OscConfig+0x340>)
 800648a:	681a      	ldr	r2, [r3, #0]
 800648c:	2380      	movs	r3, #128	; 0x80
 800648e:	029b      	lsls	r3, r3, #10
 8006490:	4013      	ands	r3, r2
 8006492:	d100      	bne.n	8006496 <HAL_RCC_OscConfig+0x5a>
 8006494:	e06b      	b.n	800656e <HAL_RCC_OscConfig+0x132>
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	685b      	ldr	r3, [r3, #4]
 800649a:	2b00      	cmp	r3, #0
 800649c:	d167      	bne.n	800656e <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 800649e:	2301      	movs	r3, #1
 80064a0:	f000 fb98 	bl	8006bd4 <HAL_RCC_OscConfig+0x798>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	685a      	ldr	r2, [r3, #4]
 80064a8:	2380      	movs	r3, #128	; 0x80
 80064aa:	025b      	lsls	r3, r3, #9
 80064ac:	429a      	cmp	r2, r3
 80064ae:	d107      	bne.n	80064c0 <HAL_RCC_OscConfig+0x84>
 80064b0:	4bb2      	ldr	r3, [pc, #712]	; (800677c <HAL_RCC_OscConfig+0x340>)
 80064b2:	681a      	ldr	r2, [r3, #0]
 80064b4:	4bb1      	ldr	r3, [pc, #708]	; (800677c <HAL_RCC_OscConfig+0x340>)
 80064b6:	2180      	movs	r1, #128	; 0x80
 80064b8:	0249      	lsls	r1, r1, #9
 80064ba:	430a      	orrs	r2, r1
 80064bc:	601a      	str	r2, [r3, #0]
 80064be:	e027      	b.n	8006510 <HAL_RCC_OscConfig+0xd4>
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	685a      	ldr	r2, [r3, #4]
 80064c4:	23a0      	movs	r3, #160	; 0xa0
 80064c6:	02db      	lsls	r3, r3, #11
 80064c8:	429a      	cmp	r2, r3
 80064ca:	d10e      	bne.n	80064ea <HAL_RCC_OscConfig+0xae>
 80064cc:	4bab      	ldr	r3, [pc, #684]	; (800677c <HAL_RCC_OscConfig+0x340>)
 80064ce:	681a      	ldr	r2, [r3, #0]
 80064d0:	4baa      	ldr	r3, [pc, #680]	; (800677c <HAL_RCC_OscConfig+0x340>)
 80064d2:	2180      	movs	r1, #128	; 0x80
 80064d4:	02c9      	lsls	r1, r1, #11
 80064d6:	430a      	orrs	r2, r1
 80064d8:	601a      	str	r2, [r3, #0]
 80064da:	4ba8      	ldr	r3, [pc, #672]	; (800677c <HAL_RCC_OscConfig+0x340>)
 80064dc:	681a      	ldr	r2, [r3, #0]
 80064de:	4ba7      	ldr	r3, [pc, #668]	; (800677c <HAL_RCC_OscConfig+0x340>)
 80064e0:	2180      	movs	r1, #128	; 0x80
 80064e2:	0249      	lsls	r1, r1, #9
 80064e4:	430a      	orrs	r2, r1
 80064e6:	601a      	str	r2, [r3, #0]
 80064e8:	e012      	b.n	8006510 <HAL_RCC_OscConfig+0xd4>
 80064ea:	4ba4      	ldr	r3, [pc, #656]	; (800677c <HAL_RCC_OscConfig+0x340>)
 80064ec:	681a      	ldr	r2, [r3, #0]
 80064ee:	4ba3      	ldr	r3, [pc, #652]	; (800677c <HAL_RCC_OscConfig+0x340>)
 80064f0:	49a3      	ldr	r1, [pc, #652]	; (8006780 <HAL_RCC_OscConfig+0x344>)
 80064f2:	400a      	ands	r2, r1
 80064f4:	601a      	str	r2, [r3, #0]
 80064f6:	4ba1      	ldr	r3, [pc, #644]	; (800677c <HAL_RCC_OscConfig+0x340>)
 80064f8:	681a      	ldr	r2, [r3, #0]
 80064fa:	2380      	movs	r3, #128	; 0x80
 80064fc:	025b      	lsls	r3, r3, #9
 80064fe:	4013      	ands	r3, r2
 8006500:	60fb      	str	r3, [r7, #12]
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	4b9d      	ldr	r3, [pc, #628]	; (800677c <HAL_RCC_OscConfig+0x340>)
 8006506:	681a      	ldr	r2, [r3, #0]
 8006508:	4b9c      	ldr	r3, [pc, #624]	; (800677c <HAL_RCC_OscConfig+0x340>)
 800650a:	499e      	ldr	r1, [pc, #632]	; (8006784 <HAL_RCC_OscConfig+0x348>)
 800650c:	400a      	ands	r2, r1
 800650e:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	685b      	ldr	r3, [r3, #4]
 8006514:	2b00      	cmp	r3, #0
 8006516:	d015      	beq.n	8006544 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006518:	f7fe fff0 	bl	80054fc <HAL_GetTick>
 800651c:	0003      	movs	r3, r0
 800651e:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8006520:	e009      	b.n	8006536 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006522:	f7fe ffeb 	bl	80054fc <HAL_GetTick>
 8006526:	0002      	movs	r2, r0
 8006528:	697b      	ldr	r3, [r7, #20]
 800652a:	1ad3      	subs	r3, r2, r3
 800652c:	2b64      	cmp	r3, #100	; 0x64
 800652e:	d902      	bls.n	8006536 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006530:	2303      	movs	r3, #3
 8006532:	f000 fb4f 	bl	8006bd4 <HAL_RCC_OscConfig+0x798>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8006536:	4b91      	ldr	r3, [pc, #580]	; (800677c <HAL_RCC_OscConfig+0x340>)
 8006538:	681a      	ldr	r2, [r3, #0]
 800653a:	2380      	movs	r3, #128	; 0x80
 800653c:	029b      	lsls	r3, r3, #10
 800653e:	4013      	ands	r3, r2
 8006540:	d0ef      	beq.n	8006522 <HAL_RCC_OscConfig+0xe6>
 8006542:	e015      	b.n	8006570 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006544:	f7fe ffda 	bl	80054fc <HAL_GetTick>
 8006548:	0003      	movs	r3, r0
 800654a:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800654c:	e008      	b.n	8006560 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800654e:	f7fe ffd5 	bl	80054fc <HAL_GetTick>
 8006552:	0002      	movs	r2, r0
 8006554:	697b      	ldr	r3, [r7, #20]
 8006556:	1ad3      	subs	r3, r2, r3
 8006558:	2b64      	cmp	r3, #100	; 0x64
 800655a:	d901      	bls.n	8006560 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 800655c:	2303      	movs	r3, #3
 800655e:	e339      	b.n	8006bd4 <HAL_RCC_OscConfig+0x798>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8006560:	4b86      	ldr	r3, [pc, #536]	; (800677c <HAL_RCC_OscConfig+0x340>)
 8006562:	681a      	ldr	r2, [r3, #0]
 8006564:	2380      	movs	r3, #128	; 0x80
 8006566:	029b      	lsls	r3, r3, #10
 8006568:	4013      	ands	r3, r2
 800656a:	d1f0      	bne.n	800654e <HAL_RCC_OscConfig+0x112>
 800656c:	e000      	b.n	8006570 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800656e:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	2202      	movs	r2, #2
 8006576:	4013      	ands	r3, r2
 8006578:	d100      	bne.n	800657c <HAL_RCC_OscConfig+0x140>
 800657a:	e09a      	b.n	80066b2 <HAL_RCC_OscConfig+0x276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	68db      	ldr	r3, [r3, #12]
 8006580:	627b      	str	r3, [r7, #36]	; 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 8006582:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006584:	2220      	movs	r2, #32
 8006586:	4013      	ands	r3, r2
 8006588:	d009      	beq.n	800659e <HAL_RCC_OscConfig+0x162>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 800658a:	4b7c      	ldr	r3, [pc, #496]	; (800677c <HAL_RCC_OscConfig+0x340>)
 800658c:	681a      	ldr	r2, [r3, #0]
 800658e:	4b7b      	ldr	r3, [pc, #492]	; (800677c <HAL_RCC_OscConfig+0x340>)
 8006590:	2120      	movs	r1, #32
 8006592:	430a      	orrs	r2, r1
 8006594:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 8006596:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006598:	2220      	movs	r2, #32
 800659a:	4393      	bics	r3, r2
 800659c:	627b      	str	r3, [r7, #36]	; 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 800659e:	69fb      	ldr	r3, [r7, #28]
 80065a0:	2b04      	cmp	r3, #4
 80065a2:	d005      	beq.n	80065b0 <HAL_RCC_OscConfig+0x174>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 80065a4:	69fb      	ldr	r3, [r7, #28]
 80065a6:	2b0c      	cmp	r3, #12
 80065a8:	d13f      	bne.n	800662a <HAL_RCC_OscConfig+0x1ee>
 80065aa:	69bb      	ldr	r3, [r7, #24]
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	d13c      	bne.n	800662a <HAL_RCC_OscConfig+0x1ee>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 80065b0:	4b72      	ldr	r3, [pc, #456]	; (800677c <HAL_RCC_OscConfig+0x340>)
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	2204      	movs	r2, #4
 80065b6:	4013      	ands	r3, r2
 80065b8:	d004      	beq.n	80065c4 <HAL_RCC_OscConfig+0x188>
 80065ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065bc:	2b00      	cmp	r3, #0
 80065be:	d101      	bne.n	80065c4 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 80065c0:	2301      	movs	r3, #1
 80065c2:	e307      	b.n	8006bd4 <HAL_RCC_OscConfig+0x798>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80065c4:	4b6d      	ldr	r3, [pc, #436]	; (800677c <HAL_RCC_OscConfig+0x340>)
 80065c6:	685b      	ldr	r3, [r3, #4]
 80065c8:	4a6f      	ldr	r2, [pc, #444]	; (8006788 <HAL_RCC_OscConfig+0x34c>)
 80065ca:	4013      	ands	r3, r2
 80065cc:	0019      	movs	r1, r3
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	691b      	ldr	r3, [r3, #16]
 80065d2:	021a      	lsls	r2, r3, #8
 80065d4:	4b69      	ldr	r3, [pc, #420]	; (800677c <HAL_RCC_OscConfig+0x340>)
 80065d6:	430a      	orrs	r2, r1
 80065d8:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80065da:	4b68      	ldr	r3, [pc, #416]	; (800677c <HAL_RCC_OscConfig+0x340>)
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	2209      	movs	r2, #9
 80065e0:	4393      	bics	r3, r2
 80065e2:	0019      	movs	r1, r3
 80065e4:	4b65      	ldr	r3, [pc, #404]	; (800677c <HAL_RCC_OscConfig+0x340>)
 80065e6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80065e8:	430a      	orrs	r2, r1
 80065ea:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80065ec:	f000 fc44 	bl	8006e78 <HAL_RCC_GetSysClockFreq>
 80065f0:	0001      	movs	r1, r0
 80065f2:	4b62      	ldr	r3, [pc, #392]	; (800677c <HAL_RCC_OscConfig+0x340>)
 80065f4:	68db      	ldr	r3, [r3, #12]
 80065f6:	091b      	lsrs	r3, r3, #4
 80065f8:	220f      	movs	r2, #15
 80065fa:	4013      	ands	r3, r2
 80065fc:	4a63      	ldr	r2, [pc, #396]	; (800678c <HAL_RCC_OscConfig+0x350>)
 80065fe:	5cd3      	ldrb	r3, [r2, r3]
 8006600:	000a      	movs	r2, r1
 8006602:	40da      	lsrs	r2, r3
 8006604:	4b62      	ldr	r3, [pc, #392]	; (8006790 <HAL_RCC_OscConfig+0x354>)
 8006606:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8006608:	4b62      	ldr	r3, [pc, #392]	; (8006794 <HAL_RCC_OscConfig+0x358>)
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	2513      	movs	r5, #19
 800660e:	197c      	adds	r4, r7, r5
 8006610:	0018      	movs	r0, r3
 8006612:	f7fe ff2d 	bl	8005470 <HAL_InitTick>
 8006616:	0003      	movs	r3, r0
 8006618:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 800661a:	197b      	adds	r3, r7, r5
 800661c:	781b      	ldrb	r3, [r3, #0]
 800661e:	2b00      	cmp	r3, #0
 8006620:	d047      	beq.n	80066b2 <HAL_RCC_OscConfig+0x276>
      {
        return status;
 8006622:	2313      	movs	r3, #19
 8006624:	18fb      	adds	r3, r7, r3
 8006626:	781b      	ldrb	r3, [r3, #0]
 8006628:	e2d4      	b.n	8006bd4 <HAL_RCC_OscConfig+0x798>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 800662a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800662c:	2b00      	cmp	r3, #0
 800662e:	d027      	beq.n	8006680 <HAL_RCC_OscConfig+0x244>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8006630:	4b52      	ldr	r3, [pc, #328]	; (800677c <HAL_RCC_OscConfig+0x340>)
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	2209      	movs	r2, #9
 8006636:	4393      	bics	r3, r2
 8006638:	0019      	movs	r1, r3
 800663a:	4b50      	ldr	r3, [pc, #320]	; (800677c <HAL_RCC_OscConfig+0x340>)
 800663c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800663e:	430a      	orrs	r2, r1
 8006640:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006642:	f7fe ff5b 	bl	80054fc <HAL_GetTick>
 8006646:	0003      	movs	r3, r0
 8006648:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800664a:	e008      	b.n	800665e <HAL_RCC_OscConfig+0x222>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800664c:	f7fe ff56 	bl	80054fc <HAL_GetTick>
 8006650:	0002      	movs	r2, r0
 8006652:	697b      	ldr	r3, [r7, #20]
 8006654:	1ad3      	subs	r3, r2, r3
 8006656:	2b02      	cmp	r3, #2
 8006658:	d901      	bls.n	800665e <HAL_RCC_OscConfig+0x222>
          {
            return HAL_TIMEOUT;
 800665a:	2303      	movs	r3, #3
 800665c:	e2ba      	b.n	8006bd4 <HAL_RCC_OscConfig+0x798>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800665e:	4b47      	ldr	r3, [pc, #284]	; (800677c <HAL_RCC_OscConfig+0x340>)
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	2204      	movs	r2, #4
 8006664:	4013      	ands	r3, r2
 8006666:	d0f1      	beq.n	800664c <HAL_RCC_OscConfig+0x210>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006668:	4b44      	ldr	r3, [pc, #272]	; (800677c <HAL_RCC_OscConfig+0x340>)
 800666a:	685b      	ldr	r3, [r3, #4]
 800666c:	4a46      	ldr	r2, [pc, #280]	; (8006788 <HAL_RCC_OscConfig+0x34c>)
 800666e:	4013      	ands	r3, r2
 8006670:	0019      	movs	r1, r3
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	691b      	ldr	r3, [r3, #16]
 8006676:	021a      	lsls	r2, r3, #8
 8006678:	4b40      	ldr	r3, [pc, #256]	; (800677c <HAL_RCC_OscConfig+0x340>)
 800667a:	430a      	orrs	r2, r1
 800667c:	605a      	str	r2, [r3, #4]
 800667e:	e018      	b.n	80066b2 <HAL_RCC_OscConfig+0x276>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006680:	4b3e      	ldr	r3, [pc, #248]	; (800677c <HAL_RCC_OscConfig+0x340>)
 8006682:	681a      	ldr	r2, [r3, #0]
 8006684:	4b3d      	ldr	r3, [pc, #244]	; (800677c <HAL_RCC_OscConfig+0x340>)
 8006686:	2101      	movs	r1, #1
 8006688:	438a      	bics	r2, r1
 800668a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800668c:	f7fe ff36 	bl	80054fc <HAL_GetTick>
 8006690:	0003      	movs	r3, r0
 8006692:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8006694:	e008      	b.n	80066a8 <HAL_RCC_OscConfig+0x26c>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006696:	f7fe ff31 	bl	80054fc <HAL_GetTick>
 800669a:	0002      	movs	r2, r0
 800669c:	697b      	ldr	r3, [r7, #20]
 800669e:	1ad3      	subs	r3, r2, r3
 80066a0:	2b02      	cmp	r3, #2
 80066a2:	d901      	bls.n	80066a8 <HAL_RCC_OscConfig+0x26c>
          {
            return HAL_TIMEOUT;
 80066a4:	2303      	movs	r3, #3
 80066a6:	e295      	b.n	8006bd4 <HAL_RCC_OscConfig+0x798>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80066a8:	4b34      	ldr	r3, [pc, #208]	; (800677c <HAL_RCC_OscConfig+0x340>)
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	2204      	movs	r2, #4
 80066ae:	4013      	ands	r3, r2
 80066b0:	d1f1      	bne.n	8006696 <HAL_RCC_OscConfig+0x25a>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	2210      	movs	r2, #16
 80066b8:	4013      	ands	r3, r2
 80066ba:	d100      	bne.n	80066be <HAL_RCC_OscConfig+0x282>
 80066bc:	e0a3      	b.n	8006806 <HAL_RCC_OscConfig+0x3ca>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80066be:	69fb      	ldr	r3, [r7, #28]
 80066c0:	2b00      	cmp	r3, #0
 80066c2:	d141      	bne.n	8006748 <HAL_RCC_OscConfig+0x30c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80066c4:	4b2d      	ldr	r3, [pc, #180]	; (800677c <HAL_RCC_OscConfig+0x340>)
 80066c6:	681a      	ldr	r2, [r3, #0]
 80066c8:	2380      	movs	r3, #128	; 0x80
 80066ca:	009b      	lsls	r3, r3, #2
 80066cc:	4013      	ands	r3, r2
 80066ce:	d005      	beq.n	80066dc <HAL_RCC_OscConfig+0x2a0>
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	69db      	ldr	r3, [r3, #28]
 80066d4:	2b00      	cmp	r3, #0
 80066d6:	d101      	bne.n	80066dc <HAL_RCC_OscConfig+0x2a0>
      {
        return HAL_ERROR;
 80066d8:	2301      	movs	r3, #1
 80066da:	e27b      	b.n	8006bd4 <HAL_RCC_OscConfig+0x798>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80066dc:	4b27      	ldr	r3, [pc, #156]	; (800677c <HAL_RCC_OscConfig+0x340>)
 80066de:	685b      	ldr	r3, [r3, #4]
 80066e0:	4a2d      	ldr	r2, [pc, #180]	; (8006798 <HAL_RCC_OscConfig+0x35c>)
 80066e2:	4013      	ands	r3, r2
 80066e4:	0019      	movs	r1, r3
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80066ea:	4b24      	ldr	r3, [pc, #144]	; (800677c <HAL_RCC_OscConfig+0x340>)
 80066ec:	430a      	orrs	r2, r1
 80066ee:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80066f0:	4b22      	ldr	r3, [pc, #136]	; (800677c <HAL_RCC_OscConfig+0x340>)
 80066f2:	685b      	ldr	r3, [r3, #4]
 80066f4:	021b      	lsls	r3, r3, #8
 80066f6:	0a19      	lsrs	r1, r3, #8
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	6a1b      	ldr	r3, [r3, #32]
 80066fc:	061a      	lsls	r2, r3, #24
 80066fe:	4b1f      	ldr	r3, [pc, #124]	; (800677c <HAL_RCC_OscConfig+0x340>)
 8006700:	430a      	orrs	r2, r1
 8006702:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006708:	0b5b      	lsrs	r3, r3, #13
 800670a:	3301      	adds	r3, #1
 800670c:	2280      	movs	r2, #128	; 0x80
 800670e:	0212      	lsls	r2, r2, #8
 8006710:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8006712:	4b1a      	ldr	r3, [pc, #104]	; (800677c <HAL_RCC_OscConfig+0x340>)
 8006714:	68db      	ldr	r3, [r3, #12]
 8006716:	091b      	lsrs	r3, r3, #4
 8006718:	210f      	movs	r1, #15
 800671a:	400b      	ands	r3, r1
 800671c:	491b      	ldr	r1, [pc, #108]	; (800678c <HAL_RCC_OscConfig+0x350>)
 800671e:	5ccb      	ldrb	r3, [r1, r3]
 8006720:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8006722:	4b1b      	ldr	r3, [pc, #108]	; (8006790 <HAL_RCC_OscConfig+0x354>)
 8006724:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 8006726:	4b1b      	ldr	r3, [pc, #108]	; (8006794 <HAL_RCC_OscConfig+0x358>)
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	2513      	movs	r5, #19
 800672c:	197c      	adds	r4, r7, r5
 800672e:	0018      	movs	r0, r3
 8006730:	f7fe fe9e 	bl	8005470 <HAL_InitTick>
 8006734:	0003      	movs	r3, r0
 8006736:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8006738:	197b      	adds	r3, r7, r5
 800673a:	781b      	ldrb	r3, [r3, #0]
 800673c:	2b00      	cmp	r3, #0
 800673e:	d062      	beq.n	8006806 <HAL_RCC_OscConfig+0x3ca>
        {
          return status;
 8006740:	2313      	movs	r3, #19
 8006742:	18fb      	adds	r3, r7, r3
 8006744:	781b      	ldrb	r3, [r3, #0]
 8006746:	e245      	b.n	8006bd4 <HAL_RCC_OscConfig+0x798>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	69db      	ldr	r3, [r3, #28]
 800674c:	2b00      	cmp	r3, #0
 800674e:	d040      	beq.n	80067d2 <HAL_RCC_OscConfig+0x396>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8006750:	4b0a      	ldr	r3, [pc, #40]	; (800677c <HAL_RCC_OscConfig+0x340>)
 8006752:	681a      	ldr	r2, [r3, #0]
 8006754:	4b09      	ldr	r3, [pc, #36]	; (800677c <HAL_RCC_OscConfig+0x340>)
 8006756:	2180      	movs	r1, #128	; 0x80
 8006758:	0049      	lsls	r1, r1, #1
 800675a:	430a      	orrs	r2, r1
 800675c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800675e:	f7fe fecd 	bl	80054fc <HAL_GetTick>
 8006762:	0003      	movs	r3, r0
 8006764:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8006766:	e019      	b.n	800679c <HAL_RCC_OscConfig+0x360>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8006768:	f7fe fec8 	bl	80054fc <HAL_GetTick>
 800676c:	0002      	movs	r2, r0
 800676e:	697b      	ldr	r3, [r7, #20]
 8006770:	1ad3      	subs	r3, r2, r3
 8006772:	2b02      	cmp	r3, #2
 8006774:	d912      	bls.n	800679c <HAL_RCC_OscConfig+0x360>
          {
            return HAL_TIMEOUT;
 8006776:	2303      	movs	r3, #3
 8006778:	e22c      	b.n	8006bd4 <HAL_RCC_OscConfig+0x798>
 800677a:	46c0      	nop			; (mov r8, r8)
 800677c:	40021000 	.word	0x40021000
 8006780:	fffeffff 	.word	0xfffeffff
 8006784:	fffbffff 	.word	0xfffbffff
 8006788:	ffffe0ff 	.word	0xffffe0ff
 800678c:	0800eb30 	.word	0x0800eb30
 8006790:	2000018c 	.word	0x2000018c
 8006794:	20000190 	.word	0x20000190
 8006798:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800679c:	4bc6      	ldr	r3, [pc, #792]	; (8006ab8 <HAL_RCC_OscConfig+0x67c>)
 800679e:	681a      	ldr	r2, [r3, #0]
 80067a0:	2380      	movs	r3, #128	; 0x80
 80067a2:	009b      	lsls	r3, r3, #2
 80067a4:	4013      	ands	r3, r2
 80067a6:	d0df      	beq.n	8006768 <HAL_RCC_OscConfig+0x32c>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80067a8:	4bc3      	ldr	r3, [pc, #780]	; (8006ab8 <HAL_RCC_OscConfig+0x67c>)
 80067aa:	685b      	ldr	r3, [r3, #4]
 80067ac:	4ac3      	ldr	r2, [pc, #780]	; (8006abc <HAL_RCC_OscConfig+0x680>)
 80067ae:	4013      	ands	r3, r2
 80067b0:	0019      	movs	r1, r3
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80067b6:	4bc0      	ldr	r3, [pc, #768]	; (8006ab8 <HAL_RCC_OscConfig+0x67c>)
 80067b8:	430a      	orrs	r2, r1
 80067ba:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80067bc:	4bbe      	ldr	r3, [pc, #760]	; (8006ab8 <HAL_RCC_OscConfig+0x67c>)
 80067be:	685b      	ldr	r3, [r3, #4]
 80067c0:	021b      	lsls	r3, r3, #8
 80067c2:	0a19      	lsrs	r1, r3, #8
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	6a1b      	ldr	r3, [r3, #32]
 80067c8:	061a      	lsls	r2, r3, #24
 80067ca:	4bbb      	ldr	r3, [pc, #748]	; (8006ab8 <HAL_RCC_OscConfig+0x67c>)
 80067cc:	430a      	orrs	r2, r1
 80067ce:	605a      	str	r2, [r3, #4]
 80067d0:	e019      	b.n	8006806 <HAL_RCC_OscConfig+0x3ca>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80067d2:	4bb9      	ldr	r3, [pc, #740]	; (8006ab8 <HAL_RCC_OscConfig+0x67c>)
 80067d4:	681a      	ldr	r2, [r3, #0]
 80067d6:	4bb8      	ldr	r3, [pc, #736]	; (8006ab8 <HAL_RCC_OscConfig+0x67c>)
 80067d8:	49b9      	ldr	r1, [pc, #740]	; (8006ac0 <HAL_RCC_OscConfig+0x684>)
 80067da:	400a      	ands	r2, r1
 80067dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80067de:	f7fe fe8d 	bl	80054fc <HAL_GetTick>
 80067e2:	0003      	movs	r3, r0
 80067e4:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80067e6:	e008      	b.n	80067fa <HAL_RCC_OscConfig+0x3be>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80067e8:	f7fe fe88 	bl	80054fc <HAL_GetTick>
 80067ec:	0002      	movs	r2, r0
 80067ee:	697b      	ldr	r3, [r7, #20]
 80067f0:	1ad3      	subs	r3, r2, r3
 80067f2:	2b02      	cmp	r3, #2
 80067f4:	d901      	bls.n	80067fa <HAL_RCC_OscConfig+0x3be>
          {
            return HAL_TIMEOUT;
 80067f6:	2303      	movs	r3, #3
 80067f8:	e1ec      	b.n	8006bd4 <HAL_RCC_OscConfig+0x798>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80067fa:	4baf      	ldr	r3, [pc, #700]	; (8006ab8 <HAL_RCC_OscConfig+0x67c>)
 80067fc:	681a      	ldr	r2, [r3, #0]
 80067fe:	2380      	movs	r3, #128	; 0x80
 8006800:	009b      	lsls	r3, r3, #2
 8006802:	4013      	ands	r3, r2
 8006804:	d1f0      	bne.n	80067e8 <HAL_RCC_OscConfig+0x3ac>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	2208      	movs	r2, #8
 800680c:	4013      	ands	r3, r2
 800680e:	d036      	beq.n	800687e <HAL_RCC_OscConfig+0x442>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	695b      	ldr	r3, [r3, #20]
 8006814:	2b00      	cmp	r3, #0
 8006816:	d019      	beq.n	800684c <HAL_RCC_OscConfig+0x410>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006818:	4ba7      	ldr	r3, [pc, #668]	; (8006ab8 <HAL_RCC_OscConfig+0x67c>)
 800681a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800681c:	4ba6      	ldr	r3, [pc, #664]	; (8006ab8 <HAL_RCC_OscConfig+0x67c>)
 800681e:	2101      	movs	r1, #1
 8006820:	430a      	orrs	r2, r1
 8006822:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006824:	f7fe fe6a 	bl	80054fc <HAL_GetTick>
 8006828:	0003      	movs	r3, r0
 800682a:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800682c:	e008      	b.n	8006840 <HAL_RCC_OscConfig+0x404>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800682e:	f7fe fe65 	bl	80054fc <HAL_GetTick>
 8006832:	0002      	movs	r2, r0
 8006834:	697b      	ldr	r3, [r7, #20]
 8006836:	1ad3      	subs	r3, r2, r3
 8006838:	2b02      	cmp	r3, #2
 800683a:	d901      	bls.n	8006840 <HAL_RCC_OscConfig+0x404>
        {
          return HAL_TIMEOUT;
 800683c:	2303      	movs	r3, #3
 800683e:	e1c9      	b.n	8006bd4 <HAL_RCC_OscConfig+0x798>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8006840:	4b9d      	ldr	r3, [pc, #628]	; (8006ab8 <HAL_RCC_OscConfig+0x67c>)
 8006842:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006844:	2202      	movs	r2, #2
 8006846:	4013      	ands	r3, r2
 8006848:	d0f1      	beq.n	800682e <HAL_RCC_OscConfig+0x3f2>
 800684a:	e018      	b.n	800687e <HAL_RCC_OscConfig+0x442>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800684c:	4b9a      	ldr	r3, [pc, #616]	; (8006ab8 <HAL_RCC_OscConfig+0x67c>)
 800684e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006850:	4b99      	ldr	r3, [pc, #612]	; (8006ab8 <HAL_RCC_OscConfig+0x67c>)
 8006852:	2101      	movs	r1, #1
 8006854:	438a      	bics	r2, r1
 8006856:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006858:	f7fe fe50 	bl	80054fc <HAL_GetTick>
 800685c:	0003      	movs	r3, r0
 800685e:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8006860:	e008      	b.n	8006874 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006862:	f7fe fe4b 	bl	80054fc <HAL_GetTick>
 8006866:	0002      	movs	r2, r0
 8006868:	697b      	ldr	r3, [r7, #20]
 800686a:	1ad3      	subs	r3, r2, r3
 800686c:	2b02      	cmp	r3, #2
 800686e:	d901      	bls.n	8006874 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8006870:	2303      	movs	r3, #3
 8006872:	e1af      	b.n	8006bd4 <HAL_RCC_OscConfig+0x798>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8006874:	4b90      	ldr	r3, [pc, #576]	; (8006ab8 <HAL_RCC_OscConfig+0x67c>)
 8006876:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006878:	2202      	movs	r2, #2
 800687a:	4013      	ands	r3, r2
 800687c:	d1f1      	bne.n	8006862 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	2204      	movs	r2, #4
 8006884:	4013      	ands	r3, r2
 8006886:	d100      	bne.n	800688a <HAL_RCC_OscConfig+0x44e>
 8006888:	e0af      	b.n	80069ea <HAL_RCC_OscConfig+0x5ae>
  {
    FlagStatus       pwrclkchanged = RESET;
 800688a:	2323      	movs	r3, #35	; 0x23
 800688c:	18fb      	adds	r3, r7, r3
 800688e:	2200      	movs	r2, #0
 8006890:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006892:	4b89      	ldr	r3, [pc, #548]	; (8006ab8 <HAL_RCC_OscConfig+0x67c>)
 8006894:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006896:	2380      	movs	r3, #128	; 0x80
 8006898:	055b      	lsls	r3, r3, #21
 800689a:	4013      	ands	r3, r2
 800689c:	d10a      	bne.n	80068b4 <HAL_RCC_OscConfig+0x478>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800689e:	4b86      	ldr	r3, [pc, #536]	; (8006ab8 <HAL_RCC_OscConfig+0x67c>)
 80068a0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80068a2:	4b85      	ldr	r3, [pc, #532]	; (8006ab8 <HAL_RCC_OscConfig+0x67c>)
 80068a4:	2180      	movs	r1, #128	; 0x80
 80068a6:	0549      	lsls	r1, r1, #21
 80068a8:	430a      	orrs	r2, r1
 80068aa:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 80068ac:	2323      	movs	r3, #35	; 0x23
 80068ae:	18fb      	adds	r3, r7, r3
 80068b0:	2201      	movs	r2, #1
 80068b2:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80068b4:	4b83      	ldr	r3, [pc, #524]	; (8006ac4 <HAL_RCC_OscConfig+0x688>)
 80068b6:	681a      	ldr	r2, [r3, #0]
 80068b8:	2380      	movs	r3, #128	; 0x80
 80068ba:	005b      	lsls	r3, r3, #1
 80068bc:	4013      	ands	r3, r2
 80068be:	d11a      	bne.n	80068f6 <HAL_RCC_OscConfig+0x4ba>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80068c0:	4b80      	ldr	r3, [pc, #512]	; (8006ac4 <HAL_RCC_OscConfig+0x688>)
 80068c2:	681a      	ldr	r2, [r3, #0]
 80068c4:	4b7f      	ldr	r3, [pc, #508]	; (8006ac4 <HAL_RCC_OscConfig+0x688>)
 80068c6:	2180      	movs	r1, #128	; 0x80
 80068c8:	0049      	lsls	r1, r1, #1
 80068ca:	430a      	orrs	r2, r1
 80068cc:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80068ce:	f7fe fe15 	bl	80054fc <HAL_GetTick>
 80068d2:	0003      	movs	r3, r0
 80068d4:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80068d6:	e008      	b.n	80068ea <HAL_RCC_OscConfig+0x4ae>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80068d8:	f7fe fe10 	bl	80054fc <HAL_GetTick>
 80068dc:	0002      	movs	r2, r0
 80068de:	697b      	ldr	r3, [r7, #20]
 80068e0:	1ad3      	subs	r3, r2, r3
 80068e2:	2b64      	cmp	r3, #100	; 0x64
 80068e4:	d901      	bls.n	80068ea <HAL_RCC_OscConfig+0x4ae>
        {
          return HAL_TIMEOUT;
 80068e6:	2303      	movs	r3, #3
 80068e8:	e174      	b.n	8006bd4 <HAL_RCC_OscConfig+0x798>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80068ea:	4b76      	ldr	r3, [pc, #472]	; (8006ac4 <HAL_RCC_OscConfig+0x688>)
 80068ec:	681a      	ldr	r2, [r3, #0]
 80068ee:	2380      	movs	r3, #128	; 0x80
 80068f0:	005b      	lsls	r3, r3, #1
 80068f2:	4013      	ands	r3, r2
 80068f4:	d0f0      	beq.n	80068d8 <HAL_RCC_OscConfig+0x49c>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	689a      	ldr	r2, [r3, #8]
 80068fa:	2380      	movs	r3, #128	; 0x80
 80068fc:	005b      	lsls	r3, r3, #1
 80068fe:	429a      	cmp	r2, r3
 8006900:	d107      	bne.n	8006912 <HAL_RCC_OscConfig+0x4d6>
 8006902:	4b6d      	ldr	r3, [pc, #436]	; (8006ab8 <HAL_RCC_OscConfig+0x67c>)
 8006904:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006906:	4b6c      	ldr	r3, [pc, #432]	; (8006ab8 <HAL_RCC_OscConfig+0x67c>)
 8006908:	2180      	movs	r1, #128	; 0x80
 800690a:	0049      	lsls	r1, r1, #1
 800690c:	430a      	orrs	r2, r1
 800690e:	651a      	str	r2, [r3, #80]	; 0x50
 8006910:	e031      	b.n	8006976 <HAL_RCC_OscConfig+0x53a>
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	689b      	ldr	r3, [r3, #8]
 8006916:	2b00      	cmp	r3, #0
 8006918:	d10c      	bne.n	8006934 <HAL_RCC_OscConfig+0x4f8>
 800691a:	4b67      	ldr	r3, [pc, #412]	; (8006ab8 <HAL_RCC_OscConfig+0x67c>)
 800691c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800691e:	4b66      	ldr	r3, [pc, #408]	; (8006ab8 <HAL_RCC_OscConfig+0x67c>)
 8006920:	4967      	ldr	r1, [pc, #412]	; (8006ac0 <HAL_RCC_OscConfig+0x684>)
 8006922:	400a      	ands	r2, r1
 8006924:	651a      	str	r2, [r3, #80]	; 0x50
 8006926:	4b64      	ldr	r3, [pc, #400]	; (8006ab8 <HAL_RCC_OscConfig+0x67c>)
 8006928:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800692a:	4b63      	ldr	r3, [pc, #396]	; (8006ab8 <HAL_RCC_OscConfig+0x67c>)
 800692c:	4966      	ldr	r1, [pc, #408]	; (8006ac8 <HAL_RCC_OscConfig+0x68c>)
 800692e:	400a      	ands	r2, r1
 8006930:	651a      	str	r2, [r3, #80]	; 0x50
 8006932:	e020      	b.n	8006976 <HAL_RCC_OscConfig+0x53a>
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	689a      	ldr	r2, [r3, #8]
 8006938:	23a0      	movs	r3, #160	; 0xa0
 800693a:	00db      	lsls	r3, r3, #3
 800693c:	429a      	cmp	r2, r3
 800693e:	d10e      	bne.n	800695e <HAL_RCC_OscConfig+0x522>
 8006940:	4b5d      	ldr	r3, [pc, #372]	; (8006ab8 <HAL_RCC_OscConfig+0x67c>)
 8006942:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006944:	4b5c      	ldr	r3, [pc, #368]	; (8006ab8 <HAL_RCC_OscConfig+0x67c>)
 8006946:	2180      	movs	r1, #128	; 0x80
 8006948:	00c9      	lsls	r1, r1, #3
 800694a:	430a      	orrs	r2, r1
 800694c:	651a      	str	r2, [r3, #80]	; 0x50
 800694e:	4b5a      	ldr	r3, [pc, #360]	; (8006ab8 <HAL_RCC_OscConfig+0x67c>)
 8006950:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006952:	4b59      	ldr	r3, [pc, #356]	; (8006ab8 <HAL_RCC_OscConfig+0x67c>)
 8006954:	2180      	movs	r1, #128	; 0x80
 8006956:	0049      	lsls	r1, r1, #1
 8006958:	430a      	orrs	r2, r1
 800695a:	651a      	str	r2, [r3, #80]	; 0x50
 800695c:	e00b      	b.n	8006976 <HAL_RCC_OscConfig+0x53a>
 800695e:	4b56      	ldr	r3, [pc, #344]	; (8006ab8 <HAL_RCC_OscConfig+0x67c>)
 8006960:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006962:	4b55      	ldr	r3, [pc, #340]	; (8006ab8 <HAL_RCC_OscConfig+0x67c>)
 8006964:	4956      	ldr	r1, [pc, #344]	; (8006ac0 <HAL_RCC_OscConfig+0x684>)
 8006966:	400a      	ands	r2, r1
 8006968:	651a      	str	r2, [r3, #80]	; 0x50
 800696a:	4b53      	ldr	r3, [pc, #332]	; (8006ab8 <HAL_RCC_OscConfig+0x67c>)
 800696c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800696e:	4b52      	ldr	r3, [pc, #328]	; (8006ab8 <HAL_RCC_OscConfig+0x67c>)
 8006970:	4955      	ldr	r1, [pc, #340]	; (8006ac8 <HAL_RCC_OscConfig+0x68c>)
 8006972:	400a      	ands	r2, r1
 8006974:	651a      	str	r2, [r3, #80]	; 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	689b      	ldr	r3, [r3, #8]
 800697a:	2b00      	cmp	r3, #0
 800697c:	d015      	beq.n	80069aa <HAL_RCC_OscConfig+0x56e>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800697e:	f7fe fdbd 	bl	80054fc <HAL_GetTick>
 8006982:	0003      	movs	r3, r0
 8006984:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006986:	e009      	b.n	800699c <HAL_RCC_OscConfig+0x560>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006988:	f7fe fdb8 	bl	80054fc <HAL_GetTick>
 800698c:	0002      	movs	r2, r0
 800698e:	697b      	ldr	r3, [r7, #20]
 8006990:	1ad3      	subs	r3, r2, r3
 8006992:	4a4e      	ldr	r2, [pc, #312]	; (8006acc <HAL_RCC_OscConfig+0x690>)
 8006994:	4293      	cmp	r3, r2
 8006996:	d901      	bls.n	800699c <HAL_RCC_OscConfig+0x560>
        {
          return HAL_TIMEOUT;
 8006998:	2303      	movs	r3, #3
 800699a:	e11b      	b.n	8006bd4 <HAL_RCC_OscConfig+0x798>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800699c:	4b46      	ldr	r3, [pc, #280]	; (8006ab8 <HAL_RCC_OscConfig+0x67c>)
 800699e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80069a0:	2380      	movs	r3, #128	; 0x80
 80069a2:	009b      	lsls	r3, r3, #2
 80069a4:	4013      	ands	r3, r2
 80069a6:	d0ef      	beq.n	8006988 <HAL_RCC_OscConfig+0x54c>
 80069a8:	e014      	b.n	80069d4 <HAL_RCC_OscConfig+0x598>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80069aa:	f7fe fda7 	bl	80054fc <HAL_GetTick>
 80069ae:	0003      	movs	r3, r0
 80069b0:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80069b2:	e009      	b.n	80069c8 <HAL_RCC_OscConfig+0x58c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80069b4:	f7fe fda2 	bl	80054fc <HAL_GetTick>
 80069b8:	0002      	movs	r2, r0
 80069ba:	697b      	ldr	r3, [r7, #20]
 80069bc:	1ad3      	subs	r3, r2, r3
 80069be:	4a43      	ldr	r2, [pc, #268]	; (8006acc <HAL_RCC_OscConfig+0x690>)
 80069c0:	4293      	cmp	r3, r2
 80069c2:	d901      	bls.n	80069c8 <HAL_RCC_OscConfig+0x58c>
        {
          return HAL_TIMEOUT;
 80069c4:	2303      	movs	r3, #3
 80069c6:	e105      	b.n	8006bd4 <HAL_RCC_OscConfig+0x798>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80069c8:	4b3b      	ldr	r3, [pc, #236]	; (8006ab8 <HAL_RCC_OscConfig+0x67c>)
 80069ca:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80069cc:	2380      	movs	r3, #128	; 0x80
 80069ce:	009b      	lsls	r3, r3, #2
 80069d0:	4013      	ands	r3, r2
 80069d2:	d1ef      	bne.n	80069b4 <HAL_RCC_OscConfig+0x578>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80069d4:	2323      	movs	r3, #35	; 0x23
 80069d6:	18fb      	adds	r3, r7, r3
 80069d8:	781b      	ldrb	r3, [r3, #0]
 80069da:	2b01      	cmp	r3, #1
 80069dc:	d105      	bne.n	80069ea <HAL_RCC_OscConfig+0x5ae>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80069de:	4b36      	ldr	r3, [pc, #216]	; (8006ab8 <HAL_RCC_OscConfig+0x67c>)
 80069e0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80069e2:	4b35      	ldr	r3, [pc, #212]	; (8006ab8 <HAL_RCC_OscConfig+0x67c>)
 80069e4:	493a      	ldr	r1, [pc, #232]	; (8006ad0 <HAL_RCC_OscConfig+0x694>)
 80069e6:	400a      	ands	r2, r1
 80069e8:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	2220      	movs	r2, #32
 80069f0:	4013      	ands	r3, r2
 80069f2:	d049      	beq.n	8006a88 <HAL_RCC_OscConfig+0x64c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	699b      	ldr	r3, [r3, #24]
 80069f8:	2b00      	cmp	r3, #0
 80069fa:	d026      	beq.n	8006a4a <HAL_RCC_OscConfig+0x60e>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 80069fc:	4b2e      	ldr	r3, [pc, #184]	; (8006ab8 <HAL_RCC_OscConfig+0x67c>)
 80069fe:	689a      	ldr	r2, [r3, #8]
 8006a00:	4b2d      	ldr	r3, [pc, #180]	; (8006ab8 <HAL_RCC_OscConfig+0x67c>)
 8006a02:	2101      	movs	r1, #1
 8006a04:	430a      	orrs	r2, r1
 8006a06:	609a      	str	r2, [r3, #8]
 8006a08:	4b2b      	ldr	r3, [pc, #172]	; (8006ab8 <HAL_RCC_OscConfig+0x67c>)
 8006a0a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006a0c:	4b2a      	ldr	r3, [pc, #168]	; (8006ab8 <HAL_RCC_OscConfig+0x67c>)
 8006a0e:	2101      	movs	r1, #1
 8006a10:	430a      	orrs	r2, r1
 8006a12:	635a      	str	r2, [r3, #52]	; 0x34
 8006a14:	4b2f      	ldr	r3, [pc, #188]	; (8006ad4 <HAL_RCC_OscConfig+0x698>)
 8006a16:	6a1a      	ldr	r2, [r3, #32]
 8006a18:	4b2e      	ldr	r3, [pc, #184]	; (8006ad4 <HAL_RCC_OscConfig+0x698>)
 8006a1a:	2180      	movs	r1, #128	; 0x80
 8006a1c:	0189      	lsls	r1, r1, #6
 8006a1e:	430a      	orrs	r2, r1
 8006a20:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006a22:	f7fe fd6b 	bl	80054fc <HAL_GetTick>
 8006a26:	0003      	movs	r3, r0
 8006a28:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8006a2a:	e008      	b.n	8006a3e <HAL_RCC_OscConfig+0x602>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006a2c:	f7fe fd66 	bl	80054fc <HAL_GetTick>
 8006a30:	0002      	movs	r2, r0
 8006a32:	697b      	ldr	r3, [r7, #20]
 8006a34:	1ad3      	subs	r3, r2, r3
 8006a36:	2b02      	cmp	r3, #2
 8006a38:	d901      	bls.n	8006a3e <HAL_RCC_OscConfig+0x602>
          {
            return HAL_TIMEOUT;
 8006a3a:	2303      	movs	r3, #3
 8006a3c:	e0ca      	b.n	8006bd4 <HAL_RCC_OscConfig+0x798>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8006a3e:	4b1e      	ldr	r3, [pc, #120]	; (8006ab8 <HAL_RCC_OscConfig+0x67c>)
 8006a40:	689b      	ldr	r3, [r3, #8]
 8006a42:	2202      	movs	r2, #2
 8006a44:	4013      	ands	r3, r2
 8006a46:	d0f1      	beq.n	8006a2c <HAL_RCC_OscConfig+0x5f0>
 8006a48:	e01e      	b.n	8006a88 <HAL_RCC_OscConfig+0x64c>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8006a4a:	4b1b      	ldr	r3, [pc, #108]	; (8006ab8 <HAL_RCC_OscConfig+0x67c>)
 8006a4c:	689a      	ldr	r2, [r3, #8]
 8006a4e:	4b1a      	ldr	r3, [pc, #104]	; (8006ab8 <HAL_RCC_OscConfig+0x67c>)
 8006a50:	2101      	movs	r1, #1
 8006a52:	438a      	bics	r2, r1
 8006a54:	609a      	str	r2, [r3, #8]
 8006a56:	4b1f      	ldr	r3, [pc, #124]	; (8006ad4 <HAL_RCC_OscConfig+0x698>)
 8006a58:	6a1a      	ldr	r2, [r3, #32]
 8006a5a:	4b1e      	ldr	r3, [pc, #120]	; (8006ad4 <HAL_RCC_OscConfig+0x698>)
 8006a5c:	491e      	ldr	r1, [pc, #120]	; (8006ad8 <HAL_RCC_OscConfig+0x69c>)
 8006a5e:	400a      	ands	r2, r1
 8006a60:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006a62:	f7fe fd4b 	bl	80054fc <HAL_GetTick>
 8006a66:	0003      	movs	r3, r0
 8006a68:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8006a6a:	e008      	b.n	8006a7e <HAL_RCC_OscConfig+0x642>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006a6c:	f7fe fd46 	bl	80054fc <HAL_GetTick>
 8006a70:	0002      	movs	r2, r0
 8006a72:	697b      	ldr	r3, [r7, #20]
 8006a74:	1ad3      	subs	r3, r2, r3
 8006a76:	2b02      	cmp	r3, #2
 8006a78:	d901      	bls.n	8006a7e <HAL_RCC_OscConfig+0x642>
          {
            return HAL_TIMEOUT;
 8006a7a:	2303      	movs	r3, #3
 8006a7c:	e0aa      	b.n	8006bd4 <HAL_RCC_OscConfig+0x798>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8006a7e:	4b0e      	ldr	r3, [pc, #56]	; (8006ab8 <HAL_RCC_OscConfig+0x67c>)
 8006a80:	689b      	ldr	r3, [r3, #8]
 8006a82:	2202      	movs	r2, #2
 8006a84:	4013      	ands	r3, r2
 8006a86:	d1f1      	bne.n	8006a6c <HAL_RCC_OscConfig+0x630>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	d100      	bne.n	8006a92 <HAL_RCC_OscConfig+0x656>
 8006a90:	e09f      	b.n	8006bd2 <HAL_RCC_OscConfig+0x796>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006a92:	69fb      	ldr	r3, [r7, #28]
 8006a94:	2b0c      	cmp	r3, #12
 8006a96:	d100      	bne.n	8006a9a <HAL_RCC_OscConfig+0x65e>
 8006a98:	e078      	b.n	8006b8c <HAL_RCC_OscConfig+0x750>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a9e:	2b02      	cmp	r3, #2
 8006aa0:	d159      	bne.n	8006b56 <HAL_RCC_OscConfig+0x71a>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006aa2:	4b05      	ldr	r3, [pc, #20]	; (8006ab8 <HAL_RCC_OscConfig+0x67c>)
 8006aa4:	681a      	ldr	r2, [r3, #0]
 8006aa6:	4b04      	ldr	r3, [pc, #16]	; (8006ab8 <HAL_RCC_OscConfig+0x67c>)
 8006aa8:	490c      	ldr	r1, [pc, #48]	; (8006adc <HAL_RCC_OscConfig+0x6a0>)
 8006aaa:	400a      	ands	r2, r1
 8006aac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006aae:	f7fe fd25 	bl	80054fc <HAL_GetTick>
 8006ab2:	0003      	movs	r3, r0
 8006ab4:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8006ab6:	e01c      	b.n	8006af2 <HAL_RCC_OscConfig+0x6b6>
 8006ab8:	40021000 	.word	0x40021000
 8006abc:	ffff1fff 	.word	0xffff1fff
 8006ac0:	fffffeff 	.word	0xfffffeff
 8006ac4:	40007000 	.word	0x40007000
 8006ac8:	fffffbff 	.word	0xfffffbff
 8006acc:	00001388 	.word	0x00001388
 8006ad0:	efffffff 	.word	0xefffffff
 8006ad4:	40010000 	.word	0x40010000
 8006ad8:	ffffdfff 	.word	0xffffdfff
 8006adc:	feffffff 	.word	0xfeffffff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006ae0:	f7fe fd0c 	bl	80054fc <HAL_GetTick>
 8006ae4:	0002      	movs	r2, r0
 8006ae6:	697b      	ldr	r3, [r7, #20]
 8006ae8:	1ad3      	subs	r3, r2, r3
 8006aea:	2b02      	cmp	r3, #2
 8006aec:	d901      	bls.n	8006af2 <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 8006aee:	2303      	movs	r3, #3
 8006af0:	e070      	b.n	8006bd4 <HAL_RCC_OscConfig+0x798>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8006af2:	4b3a      	ldr	r3, [pc, #232]	; (8006bdc <HAL_RCC_OscConfig+0x7a0>)
 8006af4:	681a      	ldr	r2, [r3, #0]
 8006af6:	2380      	movs	r3, #128	; 0x80
 8006af8:	049b      	lsls	r3, r3, #18
 8006afa:	4013      	ands	r3, r2
 8006afc:	d1f0      	bne.n	8006ae0 <HAL_RCC_OscConfig+0x6a4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006afe:	4b37      	ldr	r3, [pc, #220]	; (8006bdc <HAL_RCC_OscConfig+0x7a0>)
 8006b00:	68db      	ldr	r3, [r3, #12]
 8006b02:	4a37      	ldr	r2, [pc, #220]	; (8006be0 <HAL_RCC_OscConfig+0x7a4>)
 8006b04:	4013      	ands	r3, r2
 8006b06:	0019      	movs	r1, r3
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b10:	431a      	orrs	r2, r3
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006b16:	431a      	orrs	r2, r3
 8006b18:	4b30      	ldr	r3, [pc, #192]	; (8006bdc <HAL_RCC_OscConfig+0x7a0>)
 8006b1a:	430a      	orrs	r2, r1
 8006b1c:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006b1e:	4b2f      	ldr	r3, [pc, #188]	; (8006bdc <HAL_RCC_OscConfig+0x7a0>)
 8006b20:	681a      	ldr	r2, [r3, #0]
 8006b22:	4b2e      	ldr	r3, [pc, #184]	; (8006bdc <HAL_RCC_OscConfig+0x7a0>)
 8006b24:	2180      	movs	r1, #128	; 0x80
 8006b26:	0449      	lsls	r1, r1, #17
 8006b28:	430a      	orrs	r2, r1
 8006b2a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006b2c:	f7fe fce6 	bl	80054fc <HAL_GetTick>
 8006b30:	0003      	movs	r3, r0
 8006b32:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8006b34:	e008      	b.n	8006b48 <HAL_RCC_OscConfig+0x70c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006b36:	f7fe fce1 	bl	80054fc <HAL_GetTick>
 8006b3a:	0002      	movs	r2, r0
 8006b3c:	697b      	ldr	r3, [r7, #20]
 8006b3e:	1ad3      	subs	r3, r2, r3
 8006b40:	2b02      	cmp	r3, #2
 8006b42:	d901      	bls.n	8006b48 <HAL_RCC_OscConfig+0x70c>
          {
            return HAL_TIMEOUT;
 8006b44:	2303      	movs	r3, #3
 8006b46:	e045      	b.n	8006bd4 <HAL_RCC_OscConfig+0x798>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8006b48:	4b24      	ldr	r3, [pc, #144]	; (8006bdc <HAL_RCC_OscConfig+0x7a0>)
 8006b4a:	681a      	ldr	r2, [r3, #0]
 8006b4c:	2380      	movs	r3, #128	; 0x80
 8006b4e:	049b      	lsls	r3, r3, #18
 8006b50:	4013      	ands	r3, r2
 8006b52:	d0f0      	beq.n	8006b36 <HAL_RCC_OscConfig+0x6fa>
 8006b54:	e03d      	b.n	8006bd2 <HAL_RCC_OscConfig+0x796>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006b56:	4b21      	ldr	r3, [pc, #132]	; (8006bdc <HAL_RCC_OscConfig+0x7a0>)
 8006b58:	681a      	ldr	r2, [r3, #0]
 8006b5a:	4b20      	ldr	r3, [pc, #128]	; (8006bdc <HAL_RCC_OscConfig+0x7a0>)
 8006b5c:	4921      	ldr	r1, [pc, #132]	; (8006be4 <HAL_RCC_OscConfig+0x7a8>)
 8006b5e:	400a      	ands	r2, r1
 8006b60:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006b62:	f7fe fccb 	bl	80054fc <HAL_GetTick>
 8006b66:	0003      	movs	r3, r0
 8006b68:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8006b6a:	e008      	b.n	8006b7e <HAL_RCC_OscConfig+0x742>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006b6c:	f7fe fcc6 	bl	80054fc <HAL_GetTick>
 8006b70:	0002      	movs	r2, r0
 8006b72:	697b      	ldr	r3, [r7, #20]
 8006b74:	1ad3      	subs	r3, r2, r3
 8006b76:	2b02      	cmp	r3, #2
 8006b78:	d901      	bls.n	8006b7e <HAL_RCC_OscConfig+0x742>
          {
            return HAL_TIMEOUT;
 8006b7a:	2303      	movs	r3, #3
 8006b7c:	e02a      	b.n	8006bd4 <HAL_RCC_OscConfig+0x798>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8006b7e:	4b17      	ldr	r3, [pc, #92]	; (8006bdc <HAL_RCC_OscConfig+0x7a0>)
 8006b80:	681a      	ldr	r2, [r3, #0]
 8006b82:	2380      	movs	r3, #128	; 0x80
 8006b84:	049b      	lsls	r3, r3, #18
 8006b86:	4013      	ands	r3, r2
 8006b88:	d1f0      	bne.n	8006b6c <HAL_RCC_OscConfig+0x730>
 8006b8a:	e022      	b.n	8006bd2 <HAL_RCC_OscConfig+0x796>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b90:	2b01      	cmp	r3, #1
 8006b92:	d101      	bne.n	8006b98 <HAL_RCC_OscConfig+0x75c>
      {
        return HAL_ERROR;
 8006b94:	2301      	movs	r3, #1
 8006b96:	e01d      	b.n	8006bd4 <HAL_RCC_OscConfig+0x798>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8006b98:	4b10      	ldr	r3, [pc, #64]	; (8006bdc <HAL_RCC_OscConfig+0x7a0>)
 8006b9a:	68db      	ldr	r3, [r3, #12]
 8006b9c:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006b9e:	69ba      	ldr	r2, [r7, #24]
 8006ba0:	2380      	movs	r3, #128	; 0x80
 8006ba2:	025b      	lsls	r3, r3, #9
 8006ba4:	401a      	ands	r2, r3
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006baa:	429a      	cmp	r2, r3
 8006bac:	d10f      	bne.n	8006bce <HAL_RCC_OscConfig+0x792>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8006bae:	69ba      	ldr	r2, [r7, #24]
 8006bb0:	23f0      	movs	r3, #240	; 0xf0
 8006bb2:	039b      	lsls	r3, r3, #14
 8006bb4:	401a      	ands	r2, r3
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006bba:	429a      	cmp	r2, r3
 8006bbc:	d107      	bne.n	8006bce <HAL_RCC_OscConfig+0x792>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8006bbe:	69ba      	ldr	r2, [r7, #24]
 8006bc0:	23c0      	movs	r3, #192	; 0xc0
 8006bc2:	041b      	lsls	r3, r3, #16
 8006bc4:	401a      	ands	r2, r3
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8006bca:	429a      	cmp	r2, r3
 8006bcc:	d001      	beq.n	8006bd2 <HAL_RCC_OscConfig+0x796>
        {
          return HAL_ERROR;
 8006bce:	2301      	movs	r3, #1
 8006bd0:	e000      	b.n	8006bd4 <HAL_RCC_OscConfig+0x798>
        }
      }
    }
  }
  return HAL_OK;
 8006bd2:	2300      	movs	r3, #0
}
 8006bd4:	0018      	movs	r0, r3
 8006bd6:	46bd      	mov	sp, r7
 8006bd8:	b00a      	add	sp, #40	; 0x28
 8006bda:	bdb0      	pop	{r4, r5, r7, pc}
 8006bdc:	40021000 	.word	0x40021000
 8006be0:	ff02ffff 	.word	0xff02ffff
 8006be4:	feffffff 	.word	0xfeffffff

08006be8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006be8:	b5b0      	push	{r4, r5, r7, lr}
 8006bea:	b084      	sub	sp, #16
 8006bec:	af00      	add	r7, sp, #0
 8006bee:	6078      	str	r0, [r7, #4]
 8006bf0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	2b00      	cmp	r3, #0
 8006bf6:	d101      	bne.n	8006bfc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006bf8:	2301      	movs	r3, #1
 8006bfa:	e129      	b.n	8006e50 <HAL_RCC_ClockConfig+0x268>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006bfc:	4b96      	ldr	r3, [pc, #600]	; (8006e58 <HAL_RCC_ClockConfig+0x270>)
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	2201      	movs	r2, #1
 8006c02:	4013      	ands	r3, r2
 8006c04:	683a      	ldr	r2, [r7, #0]
 8006c06:	429a      	cmp	r2, r3
 8006c08:	d91e      	bls.n	8006c48 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006c0a:	4b93      	ldr	r3, [pc, #588]	; (8006e58 <HAL_RCC_ClockConfig+0x270>)
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	2201      	movs	r2, #1
 8006c10:	4393      	bics	r3, r2
 8006c12:	0019      	movs	r1, r3
 8006c14:	4b90      	ldr	r3, [pc, #576]	; (8006e58 <HAL_RCC_ClockConfig+0x270>)
 8006c16:	683a      	ldr	r2, [r7, #0]
 8006c18:	430a      	orrs	r2, r1
 8006c1a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8006c1c:	f7fe fc6e 	bl	80054fc <HAL_GetTick>
 8006c20:	0003      	movs	r3, r0
 8006c22:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006c24:	e009      	b.n	8006c3a <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006c26:	f7fe fc69 	bl	80054fc <HAL_GetTick>
 8006c2a:	0002      	movs	r2, r0
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	1ad3      	subs	r3, r2, r3
 8006c30:	4a8a      	ldr	r2, [pc, #552]	; (8006e5c <HAL_RCC_ClockConfig+0x274>)
 8006c32:	4293      	cmp	r3, r2
 8006c34:	d901      	bls.n	8006c3a <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8006c36:	2303      	movs	r3, #3
 8006c38:	e10a      	b.n	8006e50 <HAL_RCC_ClockConfig+0x268>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006c3a:	4b87      	ldr	r3, [pc, #540]	; (8006e58 <HAL_RCC_ClockConfig+0x270>)
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	2201      	movs	r2, #1
 8006c40:	4013      	ands	r3, r2
 8006c42:	683a      	ldr	r2, [r7, #0]
 8006c44:	429a      	cmp	r2, r3
 8006c46:	d1ee      	bne.n	8006c26 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	2202      	movs	r2, #2
 8006c4e:	4013      	ands	r3, r2
 8006c50:	d009      	beq.n	8006c66 <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006c52:	4b83      	ldr	r3, [pc, #524]	; (8006e60 <HAL_RCC_ClockConfig+0x278>)
 8006c54:	68db      	ldr	r3, [r3, #12]
 8006c56:	22f0      	movs	r2, #240	; 0xf0
 8006c58:	4393      	bics	r3, r2
 8006c5a:	0019      	movs	r1, r3
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	689a      	ldr	r2, [r3, #8]
 8006c60:	4b7f      	ldr	r3, [pc, #508]	; (8006e60 <HAL_RCC_ClockConfig+0x278>)
 8006c62:	430a      	orrs	r2, r1
 8006c64:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	2201      	movs	r2, #1
 8006c6c:	4013      	ands	r3, r2
 8006c6e:	d100      	bne.n	8006c72 <HAL_RCC_ClockConfig+0x8a>
 8006c70:	e089      	b.n	8006d86 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	685b      	ldr	r3, [r3, #4]
 8006c76:	2b02      	cmp	r3, #2
 8006c78:	d107      	bne.n	8006c8a <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8006c7a:	4b79      	ldr	r3, [pc, #484]	; (8006e60 <HAL_RCC_ClockConfig+0x278>)
 8006c7c:	681a      	ldr	r2, [r3, #0]
 8006c7e:	2380      	movs	r3, #128	; 0x80
 8006c80:	029b      	lsls	r3, r3, #10
 8006c82:	4013      	ands	r3, r2
 8006c84:	d120      	bne.n	8006cc8 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8006c86:	2301      	movs	r3, #1
 8006c88:	e0e2      	b.n	8006e50 <HAL_RCC_ClockConfig+0x268>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	685b      	ldr	r3, [r3, #4]
 8006c8e:	2b03      	cmp	r3, #3
 8006c90:	d107      	bne.n	8006ca2 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006c92:	4b73      	ldr	r3, [pc, #460]	; (8006e60 <HAL_RCC_ClockConfig+0x278>)
 8006c94:	681a      	ldr	r2, [r3, #0]
 8006c96:	2380      	movs	r3, #128	; 0x80
 8006c98:	049b      	lsls	r3, r3, #18
 8006c9a:	4013      	ands	r3, r2
 8006c9c:	d114      	bne.n	8006cc8 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8006c9e:	2301      	movs	r3, #1
 8006ca0:	e0d6      	b.n	8006e50 <HAL_RCC_ClockConfig+0x268>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	685b      	ldr	r3, [r3, #4]
 8006ca6:	2b01      	cmp	r3, #1
 8006ca8:	d106      	bne.n	8006cb8 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006caa:	4b6d      	ldr	r3, [pc, #436]	; (8006e60 <HAL_RCC_ClockConfig+0x278>)
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	2204      	movs	r2, #4
 8006cb0:	4013      	ands	r3, r2
 8006cb2:	d109      	bne.n	8006cc8 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8006cb4:	2301      	movs	r3, #1
 8006cb6:	e0cb      	b.n	8006e50 <HAL_RCC_ClockConfig+0x268>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8006cb8:	4b69      	ldr	r3, [pc, #420]	; (8006e60 <HAL_RCC_ClockConfig+0x278>)
 8006cba:	681a      	ldr	r2, [r3, #0]
 8006cbc:	2380      	movs	r3, #128	; 0x80
 8006cbe:	009b      	lsls	r3, r3, #2
 8006cc0:	4013      	ands	r3, r2
 8006cc2:	d101      	bne.n	8006cc8 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8006cc4:	2301      	movs	r3, #1
 8006cc6:	e0c3      	b.n	8006e50 <HAL_RCC_ClockConfig+0x268>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006cc8:	4b65      	ldr	r3, [pc, #404]	; (8006e60 <HAL_RCC_ClockConfig+0x278>)
 8006cca:	68db      	ldr	r3, [r3, #12]
 8006ccc:	2203      	movs	r2, #3
 8006cce:	4393      	bics	r3, r2
 8006cd0:	0019      	movs	r1, r3
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	685a      	ldr	r2, [r3, #4]
 8006cd6:	4b62      	ldr	r3, [pc, #392]	; (8006e60 <HAL_RCC_ClockConfig+0x278>)
 8006cd8:	430a      	orrs	r2, r1
 8006cda:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006cdc:	f7fe fc0e 	bl	80054fc <HAL_GetTick>
 8006ce0:	0003      	movs	r3, r0
 8006ce2:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	685b      	ldr	r3, [r3, #4]
 8006ce8:	2b02      	cmp	r3, #2
 8006cea:	d111      	bne.n	8006d10 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8006cec:	e009      	b.n	8006d02 <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006cee:	f7fe fc05 	bl	80054fc <HAL_GetTick>
 8006cf2:	0002      	movs	r2, r0
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	1ad3      	subs	r3, r2, r3
 8006cf8:	4a58      	ldr	r2, [pc, #352]	; (8006e5c <HAL_RCC_ClockConfig+0x274>)
 8006cfa:	4293      	cmp	r3, r2
 8006cfc:	d901      	bls.n	8006d02 <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 8006cfe:	2303      	movs	r3, #3
 8006d00:	e0a6      	b.n	8006e50 <HAL_RCC_ClockConfig+0x268>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8006d02:	4b57      	ldr	r3, [pc, #348]	; (8006e60 <HAL_RCC_ClockConfig+0x278>)
 8006d04:	68db      	ldr	r3, [r3, #12]
 8006d06:	220c      	movs	r2, #12
 8006d08:	4013      	ands	r3, r2
 8006d0a:	2b08      	cmp	r3, #8
 8006d0c:	d1ef      	bne.n	8006cee <HAL_RCC_ClockConfig+0x106>
 8006d0e:	e03a      	b.n	8006d86 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	685b      	ldr	r3, [r3, #4]
 8006d14:	2b03      	cmp	r3, #3
 8006d16:	d111      	bne.n	8006d3c <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006d18:	e009      	b.n	8006d2e <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006d1a:	f7fe fbef 	bl	80054fc <HAL_GetTick>
 8006d1e:	0002      	movs	r2, r0
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	1ad3      	subs	r3, r2, r3
 8006d24:	4a4d      	ldr	r2, [pc, #308]	; (8006e5c <HAL_RCC_ClockConfig+0x274>)
 8006d26:	4293      	cmp	r3, r2
 8006d28:	d901      	bls.n	8006d2e <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 8006d2a:	2303      	movs	r3, #3
 8006d2c:	e090      	b.n	8006e50 <HAL_RCC_ClockConfig+0x268>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006d2e:	4b4c      	ldr	r3, [pc, #304]	; (8006e60 <HAL_RCC_ClockConfig+0x278>)
 8006d30:	68db      	ldr	r3, [r3, #12]
 8006d32:	220c      	movs	r2, #12
 8006d34:	4013      	ands	r3, r2
 8006d36:	2b0c      	cmp	r3, #12
 8006d38:	d1ef      	bne.n	8006d1a <HAL_RCC_ClockConfig+0x132>
 8006d3a:	e024      	b.n	8006d86 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	685b      	ldr	r3, [r3, #4]
 8006d40:	2b01      	cmp	r3, #1
 8006d42:	d11b      	bne.n	8006d7c <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8006d44:	e009      	b.n	8006d5a <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006d46:	f7fe fbd9 	bl	80054fc <HAL_GetTick>
 8006d4a:	0002      	movs	r2, r0
 8006d4c:	68fb      	ldr	r3, [r7, #12]
 8006d4e:	1ad3      	subs	r3, r2, r3
 8006d50:	4a42      	ldr	r2, [pc, #264]	; (8006e5c <HAL_RCC_ClockConfig+0x274>)
 8006d52:	4293      	cmp	r3, r2
 8006d54:	d901      	bls.n	8006d5a <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 8006d56:	2303      	movs	r3, #3
 8006d58:	e07a      	b.n	8006e50 <HAL_RCC_ClockConfig+0x268>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8006d5a:	4b41      	ldr	r3, [pc, #260]	; (8006e60 <HAL_RCC_ClockConfig+0x278>)
 8006d5c:	68db      	ldr	r3, [r3, #12]
 8006d5e:	220c      	movs	r2, #12
 8006d60:	4013      	ands	r3, r2
 8006d62:	2b04      	cmp	r3, #4
 8006d64:	d1ef      	bne.n	8006d46 <HAL_RCC_ClockConfig+0x15e>
 8006d66:	e00e      	b.n	8006d86 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006d68:	f7fe fbc8 	bl	80054fc <HAL_GetTick>
 8006d6c:	0002      	movs	r2, r0
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	1ad3      	subs	r3, r2, r3
 8006d72:	4a3a      	ldr	r2, [pc, #232]	; (8006e5c <HAL_RCC_ClockConfig+0x274>)
 8006d74:	4293      	cmp	r3, r2
 8006d76:	d901      	bls.n	8006d7c <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8006d78:	2303      	movs	r3, #3
 8006d7a:	e069      	b.n	8006e50 <HAL_RCC_ClockConfig+0x268>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8006d7c:	4b38      	ldr	r3, [pc, #224]	; (8006e60 <HAL_RCC_ClockConfig+0x278>)
 8006d7e:	68db      	ldr	r3, [r3, #12]
 8006d80:	220c      	movs	r2, #12
 8006d82:	4013      	ands	r3, r2
 8006d84:	d1f0      	bne.n	8006d68 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006d86:	4b34      	ldr	r3, [pc, #208]	; (8006e58 <HAL_RCC_ClockConfig+0x270>)
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	2201      	movs	r2, #1
 8006d8c:	4013      	ands	r3, r2
 8006d8e:	683a      	ldr	r2, [r7, #0]
 8006d90:	429a      	cmp	r2, r3
 8006d92:	d21e      	bcs.n	8006dd2 <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006d94:	4b30      	ldr	r3, [pc, #192]	; (8006e58 <HAL_RCC_ClockConfig+0x270>)
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	2201      	movs	r2, #1
 8006d9a:	4393      	bics	r3, r2
 8006d9c:	0019      	movs	r1, r3
 8006d9e:	4b2e      	ldr	r3, [pc, #184]	; (8006e58 <HAL_RCC_ClockConfig+0x270>)
 8006da0:	683a      	ldr	r2, [r7, #0]
 8006da2:	430a      	orrs	r2, r1
 8006da4:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8006da6:	f7fe fba9 	bl	80054fc <HAL_GetTick>
 8006daa:	0003      	movs	r3, r0
 8006dac:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006dae:	e009      	b.n	8006dc4 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006db0:	f7fe fba4 	bl	80054fc <HAL_GetTick>
 8006db4:	0002      	movs	r2, r0
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	1ad3      	subs	r3, r2, r3
 8006dba:	4a28      	ldr	r2, [pc, #160]	; (8006e5c <HAL_RCC_ClockConfig+0x274>)
 8006dbc:	4293      	cmp	r3, r2
 8006dbe:	d901      	bls.n	8006dc4 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8006dc0:	2303      	movs	r3, #3
 8006dc2:	e045      	b.n	8006e50 <HAL_RCC_ClockConfig+0x268>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006dc4:	4b24      	ldr	r3, [pc, #144]	; (8006e58 <HAL_RCC_ClockConfig+0x270>)
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	2201      	movs	r2, #1
 8006dca:	4013      	ands	r3, r2
 8006dcc:	683a      	ldr	r2, [r7, #0]
 8006dce:	429a      	cmp	r2, r3
 8006dd0:	d1ee      	bne.n	8006db0 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	2204      	movs	r2, #4
 8006dd8:	4013      	ands	r3, r2
 8006dda:	d009      	beq.n	8006df0 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006ddc:	4b20      	ldr	r3, [pc, #128]	; (8006e60 <HAL_RCC_ClockConfig+0x278>)
 8006dde:	68db      	ldr	r3, [r3, #12]
 8006de0:	4a20      	ldr	r2, [pc, #128]	; (8006e64 <HAL_RCC_ClockConfig+0x27c>)
 8006de2:	4013      	ands	r3, r2
 8006de4:	0019      	movs	r1, r3
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	68da      	ldr	r2, [r3, #12]
 8006dea:	4b1d      	ldr	r3, [pc, #116]	; (8006e60 <HAL_RCC_ClockConfig+0x278>)
 8006dec:	430a      	orrs	r2, r1
 8006dee:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	2208      	movs	r2, #8
 8006df6:	4013      	ands	r3, r2
 8006df8:	d00a      	beq.n	8006e10 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8006dfa:	4b19      	ldr	r3, [pc, #100]	; (8006e60 <HAL_RCC_ClockConfig+0x278>)
 8006dfc:	68db      	ldr	r3, [r3, #12]
 8006dfe:	4a1a      	ldr	r2, [pc, #104]	; (8006e68 <HAL_RCC_ClockConfig+0x280>)
 8006e00:	4013      	ands	r3, r2
 8006e02:	0019      	movs	r1, r3
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	691b      	ldr	r3, [r3, #16]
 8006e08:	00da      	lsls	r2, r3, #3
 8006e0a:	4b15      	ldr	r3, [pc, #84]	; (8006e60 <HAL_RCC_ClockConfig+0x278>)
 8006e0c:	430a      	orrs	r2, r1
 8006e0e:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8006e10:	f000 f832 	bl	8006e78 <HAL_RCC_GetSysClockFreq>
 8006e14:	0001      	movs	r1, r0
 8006e16:	4b12      	ldr	r3, [pc, #72]	; (8006e60 <HAL_RCC_ClockConfig+0x278>)
 8006e18:	68db      	ldr	r3, [r3, #12]
 8006e1a:	091b      	lsrs	r3, r3, #4
 8006e1c:	220f      	movs	r2, #15
 8006e1e:	4013      	ands	r3, r2
 8006e20:	4a12      	ldr	r2, [pc, #72]	; (8006e6c <HAL_RCC_ClockConfig+0x284>)
 8006e22:	5cd3      	ldrb	r3, [r2, r3]
 8006e24:	000a      	movs	r2, r1
 8006e26:	40da      	lsrs	r2, r3
 8006e28:	4b11      	ldr	r3, [pc, #68]	; (8006e70 <HAL_RCC_ClockConfig+0x288>)
 8006e2a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8006e2c:	4b11      	ldr	r3, [pc, #68]	; (8006e74 <HAL_RCC_ClockConfig+0x28c>)
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	250b      	movs	r5, #11
 8006e32:	197c      	adds	r4, r7, r5
 8006e34:	0018      	movs	r0, r3
 8006e36:	f7fe fb1b 	bl	8005470 <HAL_InitTick>
 8006e3a:	0003      	movs	r3, r0
 8006e3c:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 8006e3e:	197b      	adds	r3, r7, r5
 8006e40:	781b      	ldrb	r3, [r3, #0]
 8006e42:	2b00      	cmp	r3, #0
 8006e44:	d003      	beq.n	8006e4e <HAL_RCC_ClockConfig+0x266>
  {
    return status;
 8006e46:	230b      	movs	r3, #11
 8006e48:	18fb      	adds	r3, r7, r3
 8006e4a:	781b      	ldrb	r3, [r3, #0]
 8006e4c:	e000      	b.n	8006e50 <HAL_RCC_ClockConfig+0x268>
  }

  return HAL_OK;
 8006e4e:	2300      	movs	r3, #0
}
 8006e50:	0018      	movs	r0, r3
 8006e52:	46bd      	mov	sp, r7
 8006e54:	b004      	add	sp, #16
 8006e56:	bdb0      	pop	{r4, r5, r7, pc}
 8006e58:	40022000 	.word	0x40022000
 8006e5c:	00001388 	.word	0x00001388
 8006e60:	40021000 	.word	0x40021000
 8006e64:	fffff8ff 	.word	0xfffff8ff
 8006e68:	ffffc7ff 	.word	0xffffc7ff
 8006e6c:	0800eb30 	.word	0x0800eb30
 8006e70:	2000018c 	.word	0x2000018c
 8006e74:	20000190 	.word	0x20000190

08006e78 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006e78:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006e7a:	b08f      	sub	sp, #60	; 0x3c
 8006e7c:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8006e7e:	4b4a      	ldr	r3, [pc, #296]	; (8006fa8 <HAL_RCC_GetSysClockFreq+0x130>)
 8006e80:	68db      	ldr	r3, [r3, #12]
 8006e82:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8006e84:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006e86:	230c      	movs	r3, #12
 8006e88:	4013      	ands	r3, r2
 8006e8a:	2b08      	cmp	r3, #8
 8006e8c:	d00f      	beq.n	8006eae <HAL_RCC_GetSysClockFreq+0x36>
 8006e8e:	2b0c      	cmp	r3, #12
 8006e90:	d010      	beq.n	8006eb4 <HAL_RCC_GetSysClockFreq+0x3c>
 8006e92:	2b04      	cmp	r3, #4
 8006e94:	d000      	beq.n	8006e98 <HAL_RCC_GetSysClockFreq+0x20>
 8006e96:	e073      	b.n	8006f80 <HAL_RCC_GetSysClockFreq+0x108>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8006e98:	4b43      	ldr	r3, [pc, #268]	; (8006fa8 <HAL_RCC_GetSysClockFreq+0x130>)
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	2210      	movs	r2, #16
 8006e9e:	4013      	ands	r3, r2
 8006ea0:	d002      	beq.n	8006ea8 <HAL_RCC_GetSysClockFreq+0x30>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8006ea2:	4b42      	ldr	r3, [pc, #264]	; (8006fac <HAL_RCC_GetSysClockFreq+0x134>)
 8006ea4:	633b      	str	r3, [r7, #48]	; 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8006ea6:	e079      	b.n	8006f9c <HAL_RCC_GetSysClockFreq+0x124>
        sysclockfreq =  HSI_VALUE;
 8006ea8:	4b41      	ldr	r3, [pc, #260]	; (8006fb0 <HAL_RCC_GetSysClockFreq+0x138>)
 8006eaa:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8006eac:	e076      	b.n	8006f9c <HAL_RCC_GetSysClockFreq+0x124>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8006eae:	4b41      	ldr	r3, [pc, #260]	; (8006fb4 <HAL_RCC_GetSysClockFreq+0x13c>)
 8006eb0:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8006eb2:	e073      	b.n	8006f9c <HAL_RCC_GetSysClockFreq+0x124>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8006eb4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006eb6:	0c9a      	lsrs	r2, r3, #18
 8006eb8:	230f      	movs	r3, #15
 8006eba:	401a      	ands	r2, r3
 8006ebc:	4b3e      	ldr	r3, [pc, #248]	; (8006fb8 <HAL_RCC_GetSysClockFreq+0x140>)
 8006ebe:	5c9b      	ldrb	r3, [r3, r2]
 8006ec0:	62bb      	str	r3, [r7, #40]	; 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8006ec2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006ec4:	0d9a      	lsrs	r2, r3, #22
 8006ec6:	2303      	movs	r3, #3
 8006ec8:	4013      	ands	r3, r2
 8006eca:	3301      	adds	r3, #1
 8006ecc:	627b      	str	r3, [r7, #36]	; 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006ece:	4b36      	ldr	r3, [pc, #216]	; (8006fa8 <HAL_RCC_GetSysClockFreq+0x130>)
 8006ed0:	68da      	ldr	r2, [r3, #12]
 8006ed2:	2380      	movs	r3, #128	; 0x80
 8006ed4:	025b      	lsls	r3, r3, #9
 8006ed6:	4013      	ands	r3, r2
 8006ed8:	d019      	beq.n	8006f0e <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8006eda:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006edc:	61bb      	str	r3, [r7, #24]
 8006ede:	2300      	movs	r3, #0
 8006ee0:	61fb      	str	r3, [r7, #28]
 8006ee2:	4a34      	ldr	r2, [pc, #208]	; (8006fb4 <HAL_RCC_GetSysClockFreq+0x13c>)
 8006ee4:	2300      	movs	r3, #0
 8006ee6:	69b8      	ldr	r0, [r7, #24]
 8006ee8:	69f9      	ldr	r1, [r7, #28]
 8006eea:	f7f9 faf7 	bl	80004dc <__aeabi_lmul>
 8006eee:	0003      	movs	r3, r0
 8006ef0:	000c      	movs	r4, r1
 8006ef2:	0018      	movs	r0, r3
 8006ef4:	0021      	movs	r1, r4
 8006ef6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ef8:	613b      	str	r3, [r7, #16]
 8006efa:	2300      	movs	r3, #0
 8006efc:	617b      	str	r3, [r7, #20]
 8006efe:	693a      	ldr	r2, [r7, #16]
 8006f00:	697b      	ldr	r3, [r7, #20]
 8006f02:	f7f9 facb 	bl	800049c <__aeabi_uldivmod>
 8006f06:	0003      	movs	r3, r0
 8006f08:	000c      	movs	r4, r1
 8006f0a:	637b      	str	r3, [r7, #52]	; 0x34
 8006f0c:	e035      	b.n	8006f7a <HAL_RCC_GetSysClockFreq+0x102>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8006f0e:	4b26      	ldr	r3, [pc, #152]	; (8006fa8 <HAL_RCC_GetSysClockFreq+0x130>)
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	2210      	movs	r2, #16
 8006f14:	4013      	ands	r3, r2
 8006f16:	d019      	beq.n	8006f4c <HAL_RCC_GetSysClockFreq+0xd4>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 8006f18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f1a:	60bb      	str	r3, [r7, #8]
 8006f1c:	2300      	movs	r3, #0
 8006f1e:	60fb      	str	r3, [r7, #12]
 8006f20:	4a22      	ldr	r2, [pc, #136]	; (8006fac <HAL_RCC_GetSysClockFreq+0x134>)
 8006f22:	2300      	movs	r3, #0
 8006f24:	68b8      	ldr	r0, [r7, #8]
 8006f26:	68f9      	ldr	r1, [r7, #12]
 8006f28:	f7f9 fad8 	bl	80004dc <__aeabi_lmul>
 8006f2c:	0003      	movs	r3, r0
 8006f2e:	000c      	movs	r4, r1
 8006f30:	0018      	movs	r0, r3
 8006f32:	0021      	movs	r1, r4
 8006f34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f36:	603b      	str	r3, [r7, #0]
 8006f38:	2300      	movs	r3, #0
 8006f3a:	607b      	str	r3, [r7, #4]
 8006f3c:	683a      	ldr	r2, [r7, #0]
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	f7f9 faac 	bl	800049c <__aeabi_uldivmod>
 8006f44:	0003      	movs	r3, r0
 8006f46:	000c      	movs	r4, r1
 8006f48:	637b      	str	r3, [r7, #52]	; 0x34
 8006f4a:	e016      	b.n	8006f7a <HAL_RCC_GetSysClockFreq+0x102>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8006f4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f4e:	0018      	movs	r0, r3
 8006f50:	2300      	movs	r3, #0
 8006f52:	0019      	movs	r1, r3
 8006f54:	4a16      	ldr	r2, [pc, #88]	; (8006fb0 <HAL_RCC_GetSysClockFreq+0x138>)
 8006f56:	2300      	movs	r3, #0
 8006f58:	f7f9 fac0 	bl	80004dc <__aeabi_lmul>
 8006f5c:	0003      	movs	r3, r0
 8006f5e:	000c      	movs	r4, r1
 8006f60:	0018      	movs	r0, r3
 8006f62:	0021      	movs	r1, r4
 8006f64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f66:	001d      	movs	r5, r3
 8006f68:	2300      	movs	r3, #0
 8006f6a:	001e      	movs	r6, r3
 8006f6c:	002a      	movs	r2, r5
 8006f6e:	0033      	movs	r3, r6
 8006f70:	f7f9 fa94 	bl	800049c <__aeabi_uldivmod>
 8006f74:	0003      	movs	r3, r0
 8006f76:	000c      	movs	r4, r1
 8006f78:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
      sysclockfreq = pllvco;
 8006f7a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006f7c:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8006f7e:	e00d      	b.n	8006f9c <HAL_RCC_GetSysClockFreq+0x124>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8006f80:	4b09      	ldr	r3, [pc, #36]	; (8006fa8 <HAL_RCC_GetSysClockFreq+0x130>)
 8006f82:	685b      	ldr	r3, [r3, #4]
 8006f84:	0b5b      	lsrs	r3, r3, #13
 8006f86:	2207      	movs	r2, #7
 8006f88:	4013      	ands	r3, r2
 8006f8a:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8006f8c:	6a3b      	ldr	r3, [r7, #32]
 8006f8e:	3301      	adds	r3, #1
 8006f90:	2280      	movs	r2, #128	; 0x80
 8006f92:	0212      	lsls	r2, r2, #8
 8006f94:	409a      	lsls	r2, r3
 8006f96:	0013      	movs	r3, r2
 8006f98:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8006f9a:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8006f9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8006f9e:	0018      	movs	r0, r3
 8006fa0:	46bd      	mov	sp, r7
 8006fa2:	b00f      	add	sp, #60	; 0x3c
 8006fa4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006fa6:	46c0      	nop			; (mov r8, r8)
 8006fa8:	40021000 	.word	0x40021000
 8006fac:	003d0900 	.word	0x003d0900
 8006fb0:	00f42400 	.word	0x00f42400
 8006fb4:	007a1200 	.word	0x007a1200
 8006fb8:	0800eb48 	.word	0x0800eb48

08006fbc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006fbc:	b580      	push	{r7, lr}
 8006fbe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006fc0:	4b02      	ldr	r3, [pc, #8]	; (8006fcc <HAL_RCC_GetHCLKFreq+0x10>)
 8006fc2:	681b      	ldr	r3, [r3, #0]
}
 8006fc4:	0018      	movs	r0, r3
 8006fc6:	46bd      	mov	sp, r7
 8006fc8:	bd80      	pop	{r7, pc}
 8006fca:	46c0      	nop			; (mov r8, r8)
 8006fcc:	2000018c 	.word	0x2000018c

08006fd0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006fd0:	b580      	push	{r7, lr}
 8006fd2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006fd4:	f7ff fff2 	bl	8006fbc <HAL_RCC_GetHCLKFreq>
 8006fd8:	0001      	movs	r1, r0
 8006fda:	4b06      	ldr	r3, [pc, #24]	; (8006ff4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006fdc:	68db      	ldr	r3, [r3, #12]
 8006fde:	0a1b      	lsrs	r3, r3, #8
 8006fe0:	2207      	movs	r2, #7
 8006fe2:	4013      	ands	r3, r2
 8006fe4:	4a04      	ldr	r2, [pc, #16]	; (8006ff8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8006fe6:	5cd3      	ldrb	r3, [r2, r3]
 8006fe8:	40d9      	lsrs	r1, r3
 8006fea:	000b      	movs	r3, r1
}
 8006fec:	0018      	movs	r0, r3
 8006fee:	46bd      	mov	sp, r7
 8006ff0:	bd80      	pop	{r7, pc}
 8006ff2:	46c0      	nop			; (mov r8, r8)
 8006ff4:	40021000 	.word	0x40021000
 8006ff8:	0800eb40 	.word	0x0800eb40

08006ffc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006ffc:	b580      	push	{r7, lr}
 8006ffe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8007000:	f7ff ffdc 	bl	8006fbc <HAL_RCC_GetHCLKFreq>
 8007004:	0001      	movs	r1, r0
 8007006:	4b06      	ldr	r3, [pc, #24]	; (8007020 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007008:	68db      	ldr	r3, [r3, #12]
 800700a:	0adb      	lsrs	r3, r3, #11
 800700c:	2207      	movs	r2, #7
 800700e:	4013      	ands	r3, r2
 8007010:	4a04      	ldr	r2, [pc, #16]	; (8007024 <HAL_RCC_GetPCLK2Freq+0x28>)
 8007012:	5cd3      	ldrb	r3, [r2, r3]
 8007014:	40d9      	lsrs	r1, r3
 8007016:	000b      	movs	r3, r1
}
 8007018:	0018      	movs	r0, r3
 800701a:	46bd      	mov	sp, r7
 800701c:	bd80      	pop	{r7, pc}
 800701e:	46c0      	nop			; (mov r8, r8)
 8007020:	40021000 	.word	0x40021000
 8007024:	0800eb40 	.word	0x0800eb40

08007028 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007028:	b580      	push	{r7, lr}
 800702a:	b086      	sub	sp, #24
 800702c:	af00      	add	r7, sp, #0
 800702e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 8007030:	2317      	movs	r3, #23
 8007032:	18fb      	adds	r3, r7, r3
 8007034:	2200      	movs	r2, #0
 8007036:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	2220      	movs	r2, #32
 800703e:	4013      	ands	r3, r2
 8007040:	d106      	bne.n	8007050 <HAL_RCCEx_PeriphCLKConfig+0x28>
#if defined(LCD)
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	681a      	ldr	r2, [r3, #0]
 8007046:	2380      	movs	r3, #128	; 0x80
 8007048:	011b      	lsls	r3, r3, #4
 800704a:	4013      	ands	r3, r2
 800704c:	d100      	bne.n	8007050 <HAL_RCCEx_PeriphCLKConfig+0x28>
 800704e:	e0d9      	b.n	8007204 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007050:	4ba4      	ldr	r3, [pc, #656]	; (80072e4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8007052:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007054:	2380      	movs	r3, #128	; 0x80
 8007056:	055b      	lsls	r3, r3, #21
 8007058:	4013      	ands	r3, r2
 800705a:	d10a      	bne.n	8007072 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800705c:	4ba1      	ldr	r3, [pc, #644]	; (80072e4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800705e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007060:	4ba0      	ldr	r3, [pc, #640]	; (80072e4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8007062:	2180      	movs	r1, #128	; 0x80
 8007064:	0549      	lsls	r1, r1, #21
 8007066:	430a      	orrs	r2, r1
 8007068:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 800706a:	2317      	movs	r3, #23
 800706c:	18fb      	adds	r3, r7, r3
 800706e:	2201      	movs	r2, #1
 8007070:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007072:	4b9d      	ldr	r3, [pc, #628]	; (80072e8 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8007074:	681a      	ldr	r2, [r3, #0]
 8007076:	2380      	movs	r3, #128	; 0x80
 8007078:	005b      	lsls	r3, r3, #1
 800707a:	4013      	ands	r3, r2
 800707c:	d11a      	bne.n	80070b4 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800707e:	4b9a      	ldr	r3, [pc, #616]	; (80072e8 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8007080:	681a      	ldr	r2, [r3, #0]
 8007082:	4b99      	ldr	r3, [pc, #612]	; (80072e8 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8007084:	2180      	movs	r1, #128	; 0x80
 8007086:	0049      	lsls	r1, r1, #1
 8007088:	430a      	orrs	r2, r1
 800708a:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800708c:	f7fe fa36 	bl	80054fc <HAL_GetTick>
 8007090:	0003      	movs	r3, r0
 8007092:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007094:	e008      	b.n	80070a8 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007096:	f7fe fa31 	bl	80054fc <HAL_GetTick>
 800709a:	0002      	movs	r2, r0
 800709c:	693b      	ldr	r3, [r7, #16]
 800709e:	1ad3      	subs	r3, r2, r3
 80070a0:	2b64      	cmp	r3, #100	; 0x64
 80070a2:	d901      	bls.n	80070a8 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 80070a4:	2303      	movs	r3, #3
 80070a6:	e118      	b.n	80072da <HAL_RCCEx_PeriphCLKConfig+0x2b2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80070a8:	4b8f      	ldr	r3, [pc, #572]	; (80072e8 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 80070aa:	681a      	ldr	r2, [r3, #0]
 80070ac:	2380      	movs	r3, #128	; 0x80
 80070ae:	005b      	lsls	r3, r3, #1
 80070b0:	4013      	ands	r3, r2
 80070b2:	d0f0      	beq.n	8007096 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 80070b4:	4b8b      	ldr	r3, [pc, #556]	; (80072e4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80070b6:	681a      	ldr	r2, [r3, #0]
 80070b8:	23c0      	movs	r3, #192	; 0xc0
 80070ba:	039b      	lsls	r3, r3, #14
 80070bc:	4013      	ands	r3, r2
 80070be:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	685a      	ldr	r2, [r3, #4]
 80070c4:	23c0      	movs	r3, #192	; 0xc0
 80070c6:	039b      	lsls	r3, r3, #14
 80070c8:	4013      	ands	r3, r2
 80070ca:	68fa      	ldr	r2, [r7, #12]
 80070cc:	429a      	cmp	r2, r3
 80070ce:	d107      	bne.n	80070e0 <HAL_RCCEx_PeriphCLKConfig+0xb8>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	689a      	ldr	r2, [r3, #8]
 80070d4:	23c0      	movs	r3, #192	; 0xc0
 80070d6:	039b      	lsls	r3, r3, #14
 80070d8:	4013      	ands	r3, r2
 80070da:	68fa      	ldr	r2, [r7, #12]
 80070dc:	429a      	cmp	r2, r3
 80070de:	d013      	beq.n	8007108 <HAL_RCCEx_PeriphCLKConfig+0xe0>
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	685a      	ldr	r2, [r3, #4]
 80070e4:	23c0      	movs	r3, #192	; 0xc0
 80070e6:	029b      	lsls	r3, r3, #10
 80070e8:	401a      	ands	r2, r3
 80070ea:	23c0      	movs	r3, #192	; 0xc0
 80070ec:	029b      	lsls	r3, r3, #10
 80070ee:	429a      	cmp	r2, r3
 80070f0:	d10a      	bne.n	8007108 <HAL_RCCEx_PeriphCLKConfig+0xe0>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80070f2:	4b7c      	ldr	r3, [pc, #496]	; (80072e4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80070f4:	681a      	ldr	r2, [r3, #0]
 80070f6:	2380      	movs	r3, #128	; 0x80
 80070f8:	029b      	lsls	r3, r3, #10
 80070fa:	401a      	ands	r2, r3
 80070fc:	2380      	movs	r3, #128	; 0x80
 80070fe:	029b      	lsls	r3, r3, #10
 8007100:	429a      	cmp	r2, r3
 8007102:	d101      	bne.n	8007108 <HAL_RCCEx_PeriphCLKConfig+0xe0>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8007104:	2301      	movs	r3, #1
 8007106:	e0e8      	b.n	80072da <HAL_RCCEx_PeriphCLKConfig+0x2b2>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8007108:	4b76      	ldr	r3, [pc, #472]	; (80072e4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800710a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800710c:	23c0      	movs	r3, #192	; 0xc0
 800710e:	029b      	lsls	r3, r3, #10
 8007110:	4013      	ands	r3, r2
 8007112:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	2b00      	cmp	r3, #0
 8007118:	d049      	beq.n	80071ae <HAL_RCCEx_PeriphCLKConfig+0x186>
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	685a      	ldr	r2, [r3, #4]
 800711e:	23c0      	movs	r3, #192	; 0xc0
 8007120:	029b      	lsls	r3, r3, #10
 8007122:	4013      	ands	r3, r2
 8007124:	68fa      	ldr	r2, [r7, #12]
 8007126:	429a      	cmp	r2, r3
 8007128:	d004      	beq.n	8007134 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	2220      	movs	r2, #32
 8007130:	4013      	ands	r3, r2
 8007132:	d10d      	bne.n	8007150 <HAL_RCCEx_PeriphCLKConfig+0x128>
#if defined(LCD)
      || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	689a      	ldr	r2, [r3, #8]
 8007138:	23c0      	movs	r3, #192	; 0xc0
 800713a:	029b      	lsls	r3, r3, #10
 800713c:	4013      	ands	r3, r2
 800713e:	68fa      	ldr	r2, [r7, #12]
 8007140:	429a      	cmp	r2, r3
 8007142:	d034      	beq.n	80071ae <HAL_RCCEx_PeriphCLKConfig+0x186>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	681a      	ldr	r2, [r3, #0]
 8007148:	2380      	movs	r3, #128	; 0x80
 800714a:	011b      	lsls	r3, r3, #4
 800714c:	4013      	ands	r3, r2
 800714e:	d02e      	beq.n	80071ae <HAL_RCCEx_PeriphCLKConfig+0x186>
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8007150:	4b64      	ldr	r3, [pc, #400]	; (80072e4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8007152:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007154:	4a65      	ldr	r2, [pc, #404]	; (80072ec <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8007156:	4013      	ands	r3, r2
 8007158:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800715a:	4b62      	ldr	r3, [pc, #392]	; (80072e4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800715c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800715e:	4b61      	ldr	r3, [pc, #388]	; (80072e4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8007160:	2180      	movs	r1, #128	; 0x80
 8007162:	0309      	lsls	r1, r1, #12
 8007164:	430a      	orrs	r2, r1
 8007166:	651a      	str	r2, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8007168:	4b5e      	ldr	r3, [pc, #376]	; (80072e4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800716a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800716c:	4b5d      	ldr	r3, [pc, #372]	; (80072e4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800716e:	4960      	ldr	r1, [pc, #384]	; (80072f0 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8007170:	400a      	ands	r2, r1
 8007172:	651a      	str	r2, [r3, #80]	; 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8007174:	4b5b      	ldr	r3, [pc, #364]	; (80072e4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8007176:	68fa      	ldr	r2, [r7, #12]
 8007178:	651a      	str	r2, [r3, #80]	; 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 800717a:	68fa      	ldr	r2, [r7, #12]
 800717c:	2380      	movs	r3, #128	; 0x80
 800717e:	005b      	lsls	r3, r3, #1
 8007180:	4013      	ands	r3, r2
 8007182:	d014      	beq.n	80071ae <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007184:	f7fe f9ba 	bl	80054fc <HAL_GetTick>
 8007188:	0003      	movs	r3, r0
 800718a:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800718c:	e009      	b.n	80071a2 <HAL_RCCEx_PeriphCLKConfig+0x17a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800718e:	f7fe f9b5 	bl	80054fc <HAL_GetTick>
 8007192:	0002      	movs	r2, r0
 8007194:	693b      	ldr	r3, [r7, #16]
 8007196:	1ad3      	subs	r3, r2, r3
 8007198:	4a56      	ldr	r2, [pc, #344]	; (80072f4 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 800719a:	4293      	cmp	r3, r2
 800719c:	d901      	bls.n	80071a2 <HAL_RCCEx_PeriphCLKConfig+0x17a>
          {
            return HAL_TIMEOUT;
 800719e:	2303      	movs	r3, #3
 80071a0:	e09b      	b.n	80072da <HAL_RCCEx_PeriphCLKConfig+0x2b2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80071a2:	4b50      	ldr	r3, [pc, #320]	; (80072e4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80071a4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80071a6:	2380      	movs	r3, #128	; 0x80
 80071a8:	009b      	lsls	r3, r3, #2
 80071aa:	4013      	ands	r3, r2
 80071ac:	d0ef      	beq.n	800718e <HAL_RCCEx_PeriphCLKConfig+0x166>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	685a      	ldr	r2, [r3, #4]
 80071b2:	23c0      	movs	r3, #192	; 0xc0
 80071b4:	029b      	lsls	r3, r3, #10
 80071b6:	401a      	ands	r2, r3
 80071b8:	23c0      	movs	r3, #192	; 0xc0
 80071ba:	029b      	lsls	r3, r3, #10
 80071bc:	429a      	cmp	r2, r3
 80071be:	d10c      	bne.n	80071da <HAL_RCCEx_PeriphCLKConfig+0x1b2>
 80071c0:	4b48      	ldr	r3, [pc, #288]	; (80072e4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	4a4c      	ldr	r2, [pc, #304]	; (80072f8 <HAL_RCCEx_PeriphCLKConfig+0x2d0>)
 80071c6:	4013      	ands	r3, r2
 80071c8:	0019      	movs	r1, r3
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	685a      	ldr	r2, [r3, #4]
 80071ce:	23c0      	movs	r3, #192	; 0xc0
 80071d0:	039b      	lsls	r3, r3, #14
 80071d2:	401a      	ands	r2, r3
 80071d4:	4b43      	ldr	r3, [pc, #268]	; (80072e4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80071d6:	430a      	orrs	r2, r1
 80071d8:	601a      	str	r2, [r3, #0]
 80071da:	4b42      	ldr	r3, [pc, #264]	; (80072e4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80071dc:	6d19      	ldr	r1, [r3, #80]	; 0x50
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	685a      	ldr	r2, [r3, #4]
 80071e2:	23c0      	movs	r3, #192	; 0xc0
 80071e4:	029b      	lsls	r3, r3, #10
 80071e6:	401a      	ands	r2, r3
 80071e8:	4b3e      	ldr	r3, [pc, #248]	; (80072e4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80071ea:	430a      	orrs	r2, r1
 80071ec:	651a      	str	r2, [r3, #80]	; 0x50

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80071ee:	2317      	movs	r3, #23
 80071f0:	18fb      	adds	r3, r7, r3
 80071f2:	781b      	ldrb	r3, [r3, #0]
 80071f4:	2b01      	cmp	r3, #1
 80071f6:	d105      	bne.n	8007204 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80071f8:	4b3a      	ldr	r3, [pc, #232]	; (80072e4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80071fa:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80071fc:	4b39      	ldr	r3, [pc, #228]	; (80072e4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80071fe:	493f      	ldr	r1, [pc, #252]	; (80072fc <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8007200:	400a      	ands	r2, r1
 8007202:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	2201      	movs	r2, #1
 800720a:	4013      	ands	r3, r2
 800720c:	d009      	beq.n	8007222 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800720e:	4b35      	ldr	r3, [pc, #212]	; (80072e4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8007210:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007212:	2203      	movs	r2, #3
 8007214:	4393      	bics	r3, r2
 8007216:	0019      	movs	r1, r3
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	68da      	ldr	r2, [r3, #12]
 800721c:	4b31      	ldr	r3, [pc, #196]	; (80072e4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800721e:	430a      	orrs	r2, r1
 8007220:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	2202      	movs	r2, #2
 8007228:	4013      	ands	r3, r2
 800722a:	d009      	beq.n	8007240 <HAL_RCCEx_PeriphCLKConfig+0x218>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800722c:	4b2d      	ldr	r3, [pc, #180]	; (80072e4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800722e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007230:	220c      	movs	r2, #12
 8007232:	4393      	bics	r3, r2
 8007234:	0019      	movs	r1, r3
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	691a      	ldr	r2, [r3, #16]
 800723a:	4b2a      	ldr	r3, [pc, #168]	; (80072e4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800723c:	430a      	orrs	r2, r1
 800723e:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	2204      	movs	r2, #4
 8007246:	4013      	ands	r3, r2
 8007248:	d009      	beq.n	800725e <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800724a:	4b26      	ldr	r3, [pc, #152]	; (80072e4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800724c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800724e:	4a2c      	ldr	r2, [pc, #176]	; (8007300 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 8007250:	4013      	ands	r3, r2
 8007252:	0019      	movs	r1, r3
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	695a      	ldr	r2, [r3, #20]
 8007258:	4b22      	ldr	r3, [pc, #136]	; (80072e4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800725a:	430a      	orrs	r2, r1
 800725c:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	2208      	movs	r2, #8
 8007264:	4013      	ands	r3, r2
 8007266:	d009      	beq.n	800727c <HAL_RCCEx_PeriphCLKConfig+0x254>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8007268:	4b1e      	ldr	r3, [pc, #120]	; (80072e4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800726a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800726c:	4a25      	ldr	r2, [pc, #148]	; (8007304 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 800726e:	4013      	ands	r3, r2
 8007270:	0019      	movs	r1, r3
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	699a      	ldr	r2, [r3, #24]
 8007276:	4b1b      	ldr	r3, [pc, #108]	; (80072e4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8007278:	430a      	orrs	r2, r1
 800727a:	64da      	str	r2, [r3, #76]	; 0x4c
  }

#if defined (RCC_CCIPR_I2C3SEL)
    /*------------------------------ I2C3 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	681a      	ldr	r2, [r3, #0]
 8007280:	2380      	movs	r3, #128	; 0x80
 8007282:	005b      	lsls	r3, r3, #1
 8007284:	4013      	ands	r3, r2
 8007286:	d009      	beq.n	800729c <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8007288:	4b16      	ldr	r3, [pc, #88]	; (80072e4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800728a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800728c:	4a17      	ldr	r2, [pc, #92]	; (80072ec <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800728e:	4013      	ands	r3, r2
 8007290:	0019      	movs	r1, r3
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	69da      	ldr	r2, [r3, #28]
 8007296:	4b13      	ldr	r3, [pc, #76]	; (80072e4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8007298:	430a      	orrs	r2, r1
 800729a:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	2240      	movs	r2, #64	; 0x40
 80072a2:	4013      	ands	r3, r2
 80072a4:	d009      	beq.n	80072ba <HAL_RCCEx_PeriphCLKConfig+0x292>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80072a6:	4b0f      	ldr	r3, [pc, #60]	; (80072e4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80072a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80072aa:	4a17      	ldr	r2, [pc, #92]	; (8007308 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 80072ac:	4013      	ands	r3, r2
 80072ae:	0019      	movs	r1, r3
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80072b4:	4b0b      	ldr	r3, [pc, #44]	; (80072e4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80072b6:	430a      	orrs	r2, r1
 80072b8:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	2280      	movs	r2, #128	; 0x80
 80072c0:	4013      	ands	r3, r2
 80072c2:	d009      	beq.n	80072d8 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 80072c4:	4b07      	ldr	r3, [pc, #28]	; (80072e4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80072c6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80072c8:	4a10      	ldr	r2, [pc, #64]	; (800730c <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 80072ca:	4013      	ands	r3, r2
 80072cc:	0019      	movs	r1, r3
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	6a1a      	ldr	r2, [r3, #32]
 80072d2:	4b04      	ldr	r3, [pc, #16]	; (80072e4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80072d4:	430a      	orrs	r2, r1
 80072d6:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 80072d8:	2300      	movs	r3, #0
}
 80072da:	0018      	movs	r0, r3
 80072dc:	46bd      	mov	sp, r7
 80072de:	b006      	add	sp, #24
 80072e0:	bd80      	pop	{r7, pc}
 80072e2:	46c0      	nop			; (mov r8, r8)
 80072e4:	40021000 	.word	0x40021000
 80072e8:	40007000 	.word	0x40007000
 80072ec:	fffcffff 	.word	0xfffcffff
 80072f0:	fff7ffff 	.word	0xfff7ffff
 80072f4:	00001388 	.word	0x00001388
 80072f8:	ffcfffff 	.word	0xffcfffff
 80072fc:	efffffff 	.word	0xefffffff
 8007300:	fffff3ff 	.word	0xfffff3ff
 8007304:	ffffcfff 	.word	0xffffcfff
 8007308:	fbffffff 	.word	0xfbffffff
 800730c:	fff3ffff 	.word	0xfff3ffff

08007310 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007310:	b580      	push	{r7, lr}
 8007312:	b082      	sub	sp, #8
 8007314:	af00      	add	r7, sp, #0
 8007316:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	2b00      	cmp	r3, #0
 800731c:	d101      	bne.n	8007322 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800731e:	2301      	movs	r3, #1
 8007320:	e083      	b.n	800742a <HAL_SPI_Init+0x11a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007326:	2b00      	cmp	r3, #0
 8007328:	d109      	bne.n	800733e <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	685a      	ldr	r2, [r3, #4]
 800732e:	2382      	movs	r3, #130	; 0x82
 8007330:	005b      	lsls	r3, r3, #1
 8007332:	429a      	cmp	r2, r3
 8007334:	d009      	beq.n	800734a <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	2200      	movs	r2, #0
 800733a:	61da      	str	r2, [r3, #28]
 800733c:	e005      	b.n	800734a <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	2200      	movs	r2, #0
 8007342:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	2200      	movs	r2, #0
 8007348:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	2200      	movs	r2, #0
 800734e:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	2251      	movs	r2, #81	; 0x51
 8007354:	5c9b      	ldrb	r3, [r3, r2]
 8007356:	b2db      	uxtb	r3, r3
 8007358:	2b00      	cmp	r3, #0
 800735a:	d107      	bne.n	800736c <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	2250      	movs	r2, #80	; 0x50
 8007360:	2100      	movs	r1, #0
 8007362:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	0018      	movs	r0, r3
 8007368:	f7fd fbd6 	bl	8004b18 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	2251      	movs	r2, #81	; 0x51
 8007370:	2102      	movs	r1, #2
 8007372:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	681a      	ldr	r2, [r3, #0]
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	2140      	movs	r1, #64	; 0x40
 8007380:	438a      	bics	r2, r1
 8007382:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	685a      	ldr	r2, [r3, #4]
 8007388:	2382      	movs	r3, #130	; 0x82
 800738a:	005b      	lsls	r3, r3, #1
 800738c:	401a      	ands	r2, r3
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	6899      	ldr	r1, [r3, #8]
 8007392:	2384      	movs	r3, #132	; 0x84
 8007394:	021b      	lsls	r3, r3, #8
 8007396:	400b      	ands	r3, r1
 8007398:	431a      	orrs	r2, r3
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	68d9      	ldr	r1, [r3, #12]
 800739e:	2380      	movs	r3, #128	; 0x80
 80073a0:	011b      	lsls	r3, r3, #4
 80073a2:	400b      	ands	r3, r1
 80073a4:	431a      	orrs	r2, r3
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	691b      	ldr	r3, [r3, #16]
 80073aa:	2102      	movs	r1, #2
 80073ac:	400b      	ands	r3, r1
 80073ae:	431a      	orrs	r2, r3
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	695b      	ldr	r3, [r3, #20]
 80073b4:	2101      	movs	r1, #1
 80073b6:	400b      	ands	r3, r1
 80073b8:	431a      	orrs	r2, r3
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	6999      	ldr	r1, [r3, #24]
 80073be:	2380      	movs	r3, #128	; 0x80
 80073c0:	009b      	lsls	r3, r3, #2
 80073c2:	400b      	ands	r3, r1
 80073c4:	431a      	orrs	r2, r3
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	69db      	ldr	r3, [r3, #28]
 80073ca:	2138      	movs	r1, #56	; 0x38
 80073cc:	400b      	ands	r3, r1
 80073ce:	431a      	orrs	r2, r3
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	6a1b      	ldr	r3, [r3, #32]
 80073d4:	2180      	movs	r1, #128	; 0x80
 80073d6:	400b      	ands	r3, r1
 80073d8:	431a      	orrs	r2, r3
 80073da:	0011      	movs	r1, r2
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80073e0:	2380      	movs	r3, #128	; 0x80
 80073e2:	019b      	lsls	r3, r3, #6
 80073e4:	401a      	ands	r2, r3
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	430a      	orrs	r2, r1
 80073ec:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	699b      	ldr	r3, [r3, #24]
 80073f2:	0c1b      	lsrs	r3, r3, #16
 80073f4:	2204      	movs	r2, #4
 80073f6:	4013      	ands	r3, r2
 80073f8:	0019      	movs	r1, r3
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073fe:	2210      	movs	r2, #16
 8007400:	401a      	ands	r2, r3
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	430a      	orrs	r2, r1
 8007408:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	69da      	ldr	r2, [r3, #28]
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	4907      	ldr	r1, [pc, #28]	; (8007434 <HAL_SPI_Init+0x124>)
 8007416:	400a      	ands	r2, r1
 8007418:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	2200      	movs	r2, #0
 800741e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	2251      	movs	r2, #81	; 0x51
 8007424:	2101      	movs	r1, #1
 8007426:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007428:	2300      	movs	r3, #0
}
 800742a:	0018      	movs	r0, r3
 800742c:	46bd      	mov	sp, r7
 800742e:	b002      	add	sp, #8
 8007430:	bd80      	pop	{r7, pc}
 8007432:	46c0      	nop			; (mov r8, r8)
 8007434:	fffff7ff 	.word	0xfffff7ff

08007438 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007438:	b580      	push	{r7, lr}
 800743a:	b088      	sub	sp, #32
 800743c:	af00      	add	r7, sp, #0
 800743e:	60f8      	str	r0, [r7, #12]
 8007440:	60b9      	str	r1, [r7, #8]
 8007442:	603b      	str	r3, [r7, #0]
 8007444:	1dbb      	adds	r3, r7, #6
 8007446:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007448:	231f      	movs	r3, #31
 800744a:	18fb      	adds	r3, r7, r3
 800744c:	2200      	movs	r2, #0
 800744e:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007450:	68fb      	ldr	r3, [r7, #12]
 8007452:	2250      	movs	r2, #80	; 0x50
 8007454:	5c9b      	ldrb	r3, [r3, r2]
 8007456:	2b01      	cmp	r3, #1
 8007458:	d101      	bne.n	800745e <HAL_SPI_Transmit+0x26>
 800745a:	2302      	movs	r3, #2
 800745c:	e13e      	b.n	80076dc <HAL_SPI_Transmit+0x2a4>
 800745e:	68fb      	ldr	r3, [r7, #12]
 8007460:	2250      	movs	r2, #80	; 0x50
 8007462:	2101      	movs	r1, #1
 8007464:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007466:	f7fe f849 	bl	80054fc <HAL_GetTick>
 800746a:	0003      	movs	r3, r0
 800746c:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800746e:	2316      	movs	r3, #22
 8007470:	18fb      	adds	r3, r7, r3
 8007472:	1dba      	adds	r2, r7, #6
 8007474:	8812      	ldrh	r2, [r2, #0]
 8007476:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	2251      	movs	r2, #81	; 0x51
 800747c:	5c9b      	ldrb	r3, [r3, r2]
 800747e:	b2db      	uxtb	r3, r3
 8007480:	2b01      	cmp	r3, #1
 8007482:	d004      	beq.n	800748e <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 8007484:	231f      	movs	r3, #31
 8007486:	18fb      	adds	r3, r7, r3
 8007488:	2202      	movs	r2, #2
 800748a:	701a      	strb	r2, [r3, #0]
    goto error;
 800748c:	e11b      	b.n	80076c6 <HAL_SPI_Transmit+0x28e>
  }

  if ((pData == NULL) || (Size == 0U))
 800748e:	68bb      	ldr	r3, [r7, #8]
 8007490:	2b00      	cmp	r3, #0
 8007492:	d003      	beq.n	800749c <HAL_SPI_Transmit+0x64>
 8007494:	1dbb      	adds	r3, r7, #6
 8007496:	881b      	ldrh	r3, [r3, #0]
 8007498:	2b00      	cmp	r3, #0
 800749a:	d104      	bne.n	80074a6 <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 800749c:	231f      	movs	r3, #31
 800749e:	18fb      	adds	r3, r7, r3
 80074a0:	2201      	movs	r2, #1
 80074a2:	701a      	strb	r2, [r3, #0]
    goto error;
 80074a4:	e10f      	b.n	80076c6 <HAL_SPI_Transmit+0x28e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80074a6:	68fb      	ldr	r3, [r7, #12]
 80074a8:	2251      	movs	r2, #81	; 0x51
 80074aa:	2103      	movs	r1, #3
 80074ac:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80074ae:	68fb      	ldr	r3, [r7, #12]
 80074b0:	2200      	movs	r2, #0
 80074b2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	68ba      	ldr	r2, [r7, #8]
 80074b8:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80074ba:	68fb      	ldr	r3, [r7, #12]
 80074bc:	1dba      	adds	r2, r7, #6
 80074be:	8812      	ldrh	r2, [r2, #0]
 80074c0:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80074c2:	68fb      	ldr	r3, [r7, #12]
 80074c4:	1dba      	adds	r2, r7, #6
 80074c6:	8812      	ldrh	r2, [r2, #0]
 80074c8:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80074ca:	68fb      	ldr	r3, [r7, #12]
 80074cc:	2200      	movs	r2, #0
 80074ce:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80074d0:	68fb      	ldr	r3, [r7, #12]
 80074d2:	2200      	movs	r2, #0
 80074d4:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80074d6:	68fb      	ldr	r3, [r7, #12]
 80074d8:	2200      	movs	r2, #0
 80074da:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80074dc:	68fb      	ldr	r3, [r7, #12]
 80074de:	2200      	movs	r2, #0
 80074e0:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80074e2:	68fb      	ldr	r3, [r7, #12]
 80074e4:	2200      	movs	r2, #0
 80074e6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80074e8:	68fb      	ldr	r3, [r7, #12]
 80074ea:	689a      	ldr	r2, [r3, #8]
 80074ec:	2380      	movs	r3, #128	; 0x80
 80074ee:	021b      	lsls	r3, r3, #8
 80074f0:	429a      	cmp	r2, r3
 80074f2:	d110      	bne.n	8007516 <HAL_SPI_Transmit+0xde>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80074f4:	68fb      	ldr	r3, [r7, #12]
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	681a      	ldr	r2, [r3, #0]
 80074fa:	68fb      	ldr	r3, [r7, #12]
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	2140      	movs	r1, #64	; 0x40
 8007500:	438a      	bics	r2, r1
 8007502:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8007504:	68fb      	ldr	r3, [r7, #12]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	681a      	ldr	r2, [r3, #0]
 800750a:	68fb      	ldr	r3, [r7, #12]
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	2180      	movs	r1, #128	; 0x80
 8007510:	01c9      	lsls	r1, r1, #7
 8007512:	430a      	orrs	r2, r1
 8007514:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007516:	68fb      	ldr	r3, [r7, #12]
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	2240      	movs	r2, #64	; 0x40
 800751e:	4013      	ands	r3, r2
 8007520:	2b40      	cmp	r3, #64	; 0x40
 8007522:	d007      	beq.n	8007534 <HAL_SPI_Transmit+0xfc>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	681a      	ldr	r2, [r3, #0]
 800752a:	68fb      	ldr	r3, [r7, #12]
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	2140      	movs	r1, #64	; 0x40
 8007530:	430a      	orrs	r2, r1
 8007532:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007534:	68fb      	ldr	r3, [r7, #12]
 8007536:	68da      	ldr	r2, [r3, #12]
 8007538:	2380      	movs	r3, #128	; 0x80
 800753a:	011b      	lsls	r3, r3, #4
 800753c:	429a      	cmp	r2, r3
 800753e:	d14e      	bne.n	80075de <HAL_SPI_Transmit+0x1a6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007540:	68fb      	ldr	r3, [r7, #12]
 8007542:	685b      	ldr	r3, [r3, #4]
 8007544:	2b00      	cmp	r3, #0
 8007546:	d004      	beq.n	8007552 <HAL_SPI_Transmit+0x11a>
 8007548:	2316      	movs	r3, #22
 800754a:	18fb      	adds	r3, r7, r3
 800754c:	881b      	ldrh	r3, [r3, #0]
 800754e:	2b01      	cmp	r3, #1
 8007550:	d13f      	bne.n	80075d2 <HAL_SPI_Transmit+0x19a>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007556:	881a      	ldrh	r2, [r3, #0]
 8007558:	68fb      	ldr	r3, [r7, #12]
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800755e:	68fb      	ldr	r3, [r7, #12]
 8007560:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007562:	1c9a      	adds	r2, r3, #2
 8007564:	68fb      	ldr	r3, [r7, #12]
 8007566:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007568:	68fb      	ldr	r3, [r7, #12]
 800756a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800756c:	b29b      	uxth	r3, r3
 800756e:	3b01      	subs	r3, #1
 8007570:	b29a      	uxth	r2, r3
 8007572:	68fb      	ldr	r3, [r7, #12]
 8007574:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8007576:	e02c      	b.n	80075d2 <HAL_SPI_Transmit+0x19a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	689b      	ldr	r3, [r3, #8]
 800757e:	2202      	movs	r2, #2
 8007580:	4013      	ands	r3, r2
 8007582:	2b02      	cmp	r3, #2
 8007584:	d112      	bne.n	80075ac <HAL_SPI_Transmit+0x174>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007586:	68fb      	ldr	r3, [r7, #12]
 8007588:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800758a:	881a      	ldrh	r2, [r3, #0]
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007592:	68fb      	ldr	r3, [r7, #12]
 8007594:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007596:	1c9a      	adds	r2, r3, #2
 8007598:	68fb      	ldr	r3, [r7, #12]
 800759a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800759c:	68fb      	ldr	r3, [r7, #12]
 800759e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80075a0:	b29b      	uxth	r3, r3
 80075a2:	3b01      	subs	r3, #1
 80075a4:	b29a      	uxth	r2, r3
 80075a6:	68fb      	ldr	r3, [r7, #12]
 80075a8:	86da      	strh	r2, [r3, #54]	; 0x36
 80075aa:	e012      	b.n	80075d2 <HAL_SPI_Transmit+0x19a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80075ac:	f7fd ffa6 	bl	80054fc <HAL_GetTick>
 80075b0:	0002      	movs	r2, r0
 80075b2:	69bb      	ldr	r3, [r7, #24]
 80075b4:	1ad3      	subs	r3, r2, r3
 80075b6:	683a      	ldr	r2, [r7, #0]
 80075b8:	429a      	cmp	r2, r3
 80075ba:	d802      	bhi.n	80075c2 <HAL_SPI_Transmit+0x18a>
 80075bc:	683b      	ldr	r3, [r7, #0]
 80075be:	3301      	adds	r3, #1
 80075c0:	d102      	bne.n	80075c8 <HAL_SPI_Transmit+0x190>
 80075c2:	683b      	ldr	r3, [r7, #0]
 80075c4:	2b00      	cmp	r3, #0
 80075c6:	d104      	bne.n	80075d2 <HAL_SPI_Transmit+0x19a>
        {
          errorcode = HAL_TIMEOUT;
 80075c8:	231f      	movs	r3, #31
 80075ca:	18fb      	adds	r3, r7, r3
 80075cc:	2203      	movs	r2, #3
 80075ce:	701a      	strb	r2, [r3, #0]
          goto error;
 80075d0:	e079      	b.n	80076c6 <HAL_SPI_Transmit+0x28e>
    while (hspi->TxXferCount > 0U)
 80075d2:	68fb      	ldr	r3, [r7, #12]
 80075d4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80075d6:	b29b      	uxth	r3, r3
 80075d8:	2b00      	cmp	r3, #0
 80075da:	d1cd      	bne.n	8007578 <HAL_SPI_Transmit+0x140>
 80075dc:	e04f      	b.n	800767e <HAL_SPI_Transmit+0x246>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80075de:	68fb      	ldr	r3, [r7, #12]
 80075e0:	685b      	ldr	r3, [r3, #4]
 80075e2:	2b00      	cmp	r3, #0
 80075e4:	d004      	beq.n	80075f0 <HAL_SPI_Transmit+0x1b8>
 80075e6:	2316      	movs	r3, #22
 80075e8:	18fb      	adds	r3, r7, r3
 80075ea:	881b      	ldrh	r3, [r3, #0]
 80075ec:	2b01      	cmp	r3, #1
 80075ee:	d141      	bne.n	8007674 <HAL_SPI_Transmit+0x23c>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80075f0:	68fb      	ldr	r3, [r7, #12]
 80075f2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	330c      	adds	r3, #12
 80075fa:	7812      	ldrb	r2, [r2, #0]
 80075fc:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80075fe:	68fb      	ldr	r3, [r7, #12]
 8007600:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007602:	1c5a      	adds	r2, r3, #1
 8007604:	68fb      	ldr	r3, [r7, #12]
 8007606:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007608:	68fb      	ldr	r3, [r7, #12]
 800760a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800760c:	b29b      	uxth	r3, r3
 800760e:	3b01      	subs	r3, #1
 8007610:	b29a      	uxth	r2, r3
 8007612:	68fb      	ldr	r3, [r7, #12]
 8007614:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8007616:	e02d      	b.n	8007674 <HAL_SPI_Transmit+0x23c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007618:	68fb      	ldr	r3, [r7, #12]
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	689b      	ldr	r3, [r3, #8]
 800761e:	2202      	movs	r2, #2
 8007620:	4013      	ands	r3, r2
 8007622:	2b02      	cmp	r3, #2
 8007624:	d113      	bne.n	800764e <HAL_SPI_Transmit+0x216>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007626:	68fb      	ldr	r3, [r7, #12]
 8007628:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	330c      	adds	r3, #12
 8007630:	7812      	ldrb	r2, [r2, #0]
 8007632:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8007634:	68fb      	ldr	r3, [r7, #12]
 8007636:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007638:	1c5a      	adds	r2, r3, #1
 800763a:	68fb      	ldr	r3, [r7, #12]
 800763c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800763e:	68fb      	ldr	r3, [r7, #12]
 8007640:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007642:	b29b      	uxth	r3, r3
 8007644:	3b01      	subs	r3, #1
 8007646:	b29a      	uxth	r2, r3
 8007648:	68fb      	ldr	r3, [r7, #12]
 800764a:	86da      	strh	r2, [r3, #54]	; 0x36
 800764c:	e012      	b.n	8007674 <HAL_SPI_Transmit+0x23c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800764e:	f7fd ff55 	bl	80054fc <HAL_GetTick>
 8007652:	0002      	movs	r2, r0
 8007654:	69bb      	ldr	r3, [r7, #24]
 8007656:	1ad3      	subs	r3, r2, r3
 8007658:	683a      	ldr	r2, [r7, #0]
 800765a:	429a      	cmp	r2, r3
 800765c:	d802      	bhi.n	8007664 <HAL_SPI_Transmit+0x22c>
 800765e:	683b      	ldr	r3, [r7, #0]
 8007660:	3301      	adds	r3, #1
 8007662:	d102      	bne.n	800766a <HAL_SPI_Transmit+0x232>
 8007664:	683b      	ldr	r3, [r7, #0]
 8007666:	2b00      	cmp	r3, #0
 8007668:	d104      	bne.n	8007674 <HAL_SPI_Transmit+0x23c>
        {
          errorcode = HAL_TIMEOUT;
 800766a:	231f      	movs	r3, #31
 800766c:	18fb      	adds	r3, r7, r3
 800766e:	2203      	movs	r2, #3
 8007670:	701a      	strb	r2, [r3, #0]
          goto error;
 8007672:	e028      	b.n	80076c6 <HAL_SPI_Transmit+0x28e>
    while (hspi->TxXferCount > 0U)
 8007674:	68fb      	ldr	r3, [r7, #12]
 8007676:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007678:	b29b      	uxth	r3, r3
 800767a:	2b00      	cmp	r3, #0
 800767c:	d1cc      	bne.n	8007618 <HAL_SPI_Transmit+0x1e0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800767e:	69ba      	ldr	r2, [r7, #24]
 8007680:	6839      	ldr	r1, [r7, #0]
 8007682:	68fb      	ldr	r3, [r7, #12]
 8007684:	0018      	movs	r0, r3
 8007686:	f001 f80f 	bl	80086a8 <SPI_EndRxTxTransaction>
 800768a:	1e03      	subs	r3, r0, #0
 800768c:	d002      	beq.n	8007694 <HAL_SPI_Transmit+0x25c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	2220      	movs	r2, #32
 8007692:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007694:	68fb      	ldr	r3, [r7, #12]
 8007696:	689b      	ldr	r3, [r3, #8]
 8007698:	2b00      	cmp	r3, #0
 800769a:	d10a      	bne.n	80076b2 <HAL_SPI_Transmit+0x27a>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800769c:	2300      	movs	r3, #0
 800769e:	613b      	str	r3, [r7, #16]
 80076a0:	68fb      	ldr	r3, [r7, #12]
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	68db      	ldr	r3, [r3, #12]
 80076a6:	613b      	str	r3, [r7, #16]
 80076a8:	68fb      	ldr	r3, [r7, #12]
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	689b      	ldr	r3, [r3, #8]
 80076ae:	613b      	str	r3, [r7, #16]
 80076b0:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80076b2:	68fb      	ldr	r3, [r7, #12]
 80076b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80076b6:	2b00      	cmp	r3, #0
 80076b8:	d004      	beq.n	80076c4 <HAL_SPI_Transmit+0x28c>
  {
    errorcode = HAL_ERROR;
 80076ba:	231f      	movs	r3, #31
 80076bc:	18fb      	adds	r3, r7, r3
 80076be:	2201      	movs	r2, #1
 80076c0:	701a      	strb	r2, [r3, #0]
 80076c2:	e000      	b.n	80076c6 <HAL_SPI_Transmit+0x28e>
  }

error:
 80076c4:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 80076c6:	68fb      	ldr	r3, [r7, #12]
 80076c8:	2251      	movs	r2, #81	; 0x51
 80076ca:	2101      	movs	r1, #1
 80076cc:	5499      	strb	r1, [r3, r2]
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80076ce:	68fb      	ldr	r3, [r7, #12]
 80076d0:	2250      	movs	r2, #80	; 0x50
 80076d2:	2100      	movs	r1, #0
 80076d4:	5499      	strb	r1, [r3, r2]
  return errorcode;
 80076d6:	231f      	movs	r3, #31
 80076d8:	18fb      	adds	r3, r7, r3
 80076da:	781b      	ldrb	r3, [r3, #0]
}
 80076dc:	0018      	movs	r0, r3
 80076de:	46bd      	mov	sp, r7
 80076e0:	b008      	add	sp, #32
 80076e2:	bd80      	pop	{r7, pc}

080076e4 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80076e4:	b590      	push	{r4, r7, lr}
 80076e6:	b089      	sub	sp, #36	; 0x24
 80076e8:	af02      	add	r7, sp, #8
 80076ea:	60f8      	str	r0, [r7, #12]
 80076ec:	60b9      	str	r1, [r7, #8]
 80076ee:	603b      	str	r3, [r7, #0]
 80076f0:	1dbb      	adds	r3, r7, #6
 80076f2:	801a      	strh	r2, [r3, #0]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80076f4:	2317      	movs	r3, #23
 80076f6:	18fb      	adds	r3, r7, r3
 80076f8:	2200      	movs	r2, #0
 80076fa:	701a      	strb	r2, [r3, #0]
    /* in this case, 16-bit access is performed on Data
       So, check Data is 16-bit aligned address */
    assert_param(IS_SPI_16BIT_ALIGNED_ADDRESS(pData));
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80076fc:	68fb      	ldr	r3, [r7, #12]
 80076fe:	685a      	ldr	r2, [r3, #4]
 8007700:	2382      	movs	r3, #130	; 0x82
 8007702:	005b      	lsls	r3, r3, #1
 8007704:	429a      	cmp	r2, r3
 8007706:	d113      	bne.n	8007730 <HAL_SPI_Receive+0x4c>
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	689b      	ldr	r3, [r3, #8]
 800770c:	2b00      	cmp	r3, #0
 800770e:	d10f      	bne.n	8007730 <HAL_SPI_Receive+0x4c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	2251      	movs	r2, #81	; 0x51
 8007714:	2104      	movs	r1, #4
 8007716:	5499      	strb	r1, [r3, r2]
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8007718:	1dbb      	adds	r3, r7, #6
 800771a:	881c      	ldrh	r4, [r3, #0]
 800771c:	68ba      	ldr	r2, [r7, #8]
 800771e:	68b9      	ldr	r1, [r7, #8]
 8007720:	68f8      	ldr	r0, [r7, #12]
 8007722:	683b      	ldr	r3, [r7, #0]
 8007724:	9300      	str	r3, [sp, #0]
 8007726:	0023      	movs	r3, r4
 8007728:	f000 f902 	bl	8007930 <HAL_SPI_TransmitReceive>
 800772c:	0003      	movs	r3, r0
 800772e:	e0f9      	b.n	8007924 <HAL_SPI_Receive+0x240>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007730:	68fb      	ldr	r3, [r7, #12]
 8007732:	2250      	movs	r2, #80	; 0x50
 8007734:	5c9b      	ldrb	r3, [r3, r2]
 8007736:	2b01      	cmp	r3, #1
 8007738:	d101      	bne.n	800773e <HAL_SPI_Receive+0x5a>
 800773a:	2302      	movs	r3, #2
 800773c:	e0f2      	b.n	8007924 <HAL_SPI_Receive+0x240>
 800773e:	68fb      	ldr	r3, [r7, #12]
 8007740:	2250      	movs	r2, #80	; 0x50
 8007742:	2101      	movs	r1, #1
 8007744:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007746:	f7fd fed9 	bl	80054fc <HAL_GetTick>
 800774a:	0003      	movs	r3, r0
 800774c:	613b      	str	r3, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800774e:	68fb      	ldr	r3, [r7, #12]
 8007750:	2251      	movs	r2, #81	; 0x51
 8007752:	5c9b      	ldrb	r3, [r3, r2]
 8007754:	b2db      	uxtb	r3, r3
 8007756:	2b01      	cmp	r3, #1
 8007758:	d004      	beq.n	8007764 <HAL_SPI_Receive+0x80>
  {
    errorcode = HAL_BUSY;
 800775a:	2317      	movs	r3, #23
 800775c:	18fb      	adds	r3, r7, r3
 800775e:	2202      	movs	r2, #2
 8007760:	701a      	strb	r2, [r3, #0]
    goto error;
 8007762:	e0d4      	b.n	800790e <HAL_SPI_Receive+0x22a>
  }

  if ((pData == NULL) || (Size == 0U))
 8007764:	68bb      	ldr	r3, [r7, #8]
 8007766:	2b00      	cmp	r3, #0
 8007768:	d003      	beq.n	8007772 <HAL_SPI_Receive+0x8e>
 800776a:	1dbb      	adds	r3, r7, #6
 800776c:	881b      	ldrh	r3, [r3, #0]
 800776e:	2b00      	cmp	r3, #0
 8007770:	d104      	bne.n	800777c <HAL_SPI_Receive+0x98>
  {
    errorcode = HAL_ERROR;
 8007772:	2317      	movs	r3, #23
 8007774:	18fb      	adds	r3, r7, r3
 8007776:	2201      	movs	r2, #1
 8007778:	701a      	strb	r2, [r3, #0]
    goto error;
 800777a:	e0c8      	b.n	800790e <HAL_SPI_Receive+0x22a>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800777c:	68fb      	ldr	r3, [r7, #12]
 800777e:	2251      	movs	r2, #81	; 0x51
 8007780:	2104      	movs	r1, #4
 8007782:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	2200      	movs	r2, #0
 8007788:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800778a:	68fb      	ldr	r3, [r7, #12]
 800778c:	68ba      	ldr	r2, [r7, #8]
 800778e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8007790:	68fb      	ldr	r3, [r7, #12]
 8007792:	1dba      	adds	r2, r7, #6
 8007794:	8812      	ldrh	r2, [r2, #0]
 8007796:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8007798:	68fb      	ldr	r3, [r7, #12]
 800779a:	1dba      	adds	r2, r7, #6
 800779c:	8812      	ldrh	r2, [r2, #0]
 800779e:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80077a0:	68fb      	ldr	r3, [r7, #12]
 80077a2:	2200      	movs	r2, #0
 80077a4:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 80077a6:	68fb      	ldr	r3, [r7, #12]
 80077a8:	2200      	movs	r2, #0
 80077aa:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 80077ac:	68fb      	ldr	r3, [r7, #12]
 80077ae:	2200      	movs	r2, #0
 80077b0:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 80077b2:	68fb      	ldr	r3, [r7, #12]
 80077b4:	2200      	movs	r2, #0
 80077b6:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80077b8:	68fb      	ldr	r3, [r7, #12]
 80077ba:	2200      	movs	r2, #0
 80077bc:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80077be:	68fb      	ldr	r3, [r7, #12]
 80077c0:	689a      	ldr	r2, [r3, #8]
 80077c2:	2380      	movs	r3, #128	; 0x80
 80077c4:	021b      	lsls	r3, r3, #8
 80077c6:	429a      	cmp	r2, r3
 80077c8:	d10f      	bne.n	80077ea <HAL_SPI_Receive+0x106>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80077ca:	68fb      	ldr	r3, [r7, #12]
 80077cc:	681b      	ldr	r3, [r3, #0]
 80077ce:	681a      	ldr	r2, [r3, #0]
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	2140      	movs	r1, #64	; 0x40
 80077d6:	438a      	bics	r2, r1
 80077d8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80077da:	68fb      	ldr	r3, [r7, #12]
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	681a      	ldr	r2, [r3, #0]
 80077e0:	68fb      	ldr	r3, [r7, #12]
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	4951      	ldr	r1, [pc, #324]	; (800792c <HAL_SPI_Receive+0x248>)
 80077e6:	400a      	ands	r2, r1
 80077e8:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80077ea:	68fb      	ldr	r3, [r7, #12]
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	2240      	movs	r2, #64	; 0x40
 80077f2:	4013      	ands	r3, r2
 80077f4:	2b40      	cmp	r3, #64	; 0x40
 80077f6:	d007      	beq.n	8007808 <HAL_SPI_Receive+0x124>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80077f8:	68fb      	ldr	r3, [r7, #12]
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	681a      	ldr	r2, [r3, #0]
 80077fe:	68fb      	ldr	r3, [r7, #12]
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	2140      	movs	r1, #64	; 0x40
 8007804:	430a      	orrs	r2, r1
 8007806:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8007808:	68fb      	ldr	r3, [r7, #12]
 800780a:	68db      	ldr	r3, [r3, #12]
 800780c:	2b00      	cmp	r3, #0
 800780e:	d164      	bne.n	80078da <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8007810:	e02f      	b.n	8007872 <HAL_SPI_Receive+0x18e>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8007812:	68fb      	ldr	r3, [r7, #12]
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	689b      	ldr	r3, [r3, #8]
 8007818:	2201      	movs	r2, #1
 800781a:	4013      	ands	r3, r2
 800781c:	2b01      	cmp	r3, #1
 800781e:	d115      	bne.n	800784c <HAL_SPI_Receive+0x168>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8007820:	68fb      	ldr	r3, [r7, #12]
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	330c      	adds	r3, #12
 8007826:	001a      	movs	r2, r3
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800782c:	7812      	ldrb	r2, [r2, #0]
 800782e:	b2d2      	uxtb	r2, r2
 8007830:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8007832:	68fb      	ldr	r3, [r7, #12]
 8007834:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007836:	1c5a      	adds	r2, r3, #1
 8007838:	68fb      	ldr	r3, [r7, #12]
 800783a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800783c:	68fb      	ldr	r3, [r7, #12]
 800783e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007840:	b29b      	uxth	r3, r3
 8007842:	3b01      	subs	r3, #1
 8007844:	b29a      	uxth	r2, r3
 8007846:	68fb      	ldr	r3, [r7, #12]
 8007848:	87da      	strh	r2, [r3, #62]	; 0x3e
 800784a:	e012      	b.n	8007872 <HAL_SPI_Receive+0x18e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800784c:	f7fd fe56 	bl	80054fc <HAL_GetTick>
 8007850:	0002      	movs	r2, r0
 8007852:	693b      	ldr	r3, [r7, #16]
 8007854:	1ad3      	subs	r3, r2, r3
 8007856:	683a      	ldr	r2, [r7, #0]
 8007858:	429a      	cmp	r2, r3
 800785a:	d802      	bhi.n	8007862 <HAL_SPI_Receive+0x17e>
 800785c:	683b      	ldr	r3, [r7, #0]
 800785e:	3301      	adds	r3, #1
 8007860:	d102      	bne.n	8007868 <HAL_SPI_Receive+0x184>
 8007862:	683b      	ldr	r3, [r7, #0]
 8007864:	2b00      	cmp	r3, #0
 8007866:	d104      	bne.n	8007872 <HAL_SPI_Receive+0x18e>
        {
          errorcode = HAL_TIMEOUT;
 8007868:	2317      	movs	r3, #23
 800786a:	18fb      	adds	r3, r7, r3
 800786c:	2203      	movs	r2, #3
 800786e:	701a      	strb	r2, [r3, #0]
          goto error;
 8007870:	e04d      	b.n	800790e <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8007872:	68fb      	ldr	r3, [r7, #12]
 8007874:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007876:	b29b      	uxth	r3, r3
 8007878:	2b00      	cmp	r3, #0
 800787a:	d1ca      	bne.n	8007812 <HAL_SPI_Receive+0x12e>
 800787c:	e032      	b.n	80078e4 <HAL_SPI_Receive+0x200>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800787e:	68fb      	ldr	r3, [r7, #12]
 8007880:	681b      	ldr	r3, [r3, #0]
 8007882:	689b      	ldr	r3, [r3, #8]
 8007884:	2201      	movs	r2, #1
 8007886:	4013      	ands	r3, r2
 8007888:	2b01      	cmp	r3, #1
 800788a:	d113      	bne.n	80078b4 <HAL_SPI_Receive+0x1d0>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800788c:	68fb      	ldr	r3, [r7, #12]
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	68da      	ldr	r2, [r3, #12]
 8007892:	68fb      	ldr	r3, [r7, #12]
 8007894:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007896:	b292      	uxth	r2, r2
 8007898:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800789a:	68fb      	ldr	r3, [r7, #12]
 800789c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800789e:	1c9a      	adds	r2, r3, #2
 80078a0:	68fb      	ldr	r3, [r7, #12]
 80078a2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80078a8:	b29b      	uxth	r3, r3
 80078aa:	3b01      	subs	r3, #1
 80078ac:	b29a      	uxth	r2, r3
 80078ae:	68fb      	ldr	r3, [r7, #12]
 80078b0:	87da      	strh	r2, [r3, #62]	; 0x3e
 80078b2:	e012      	b.n	80078da <HAL_SPI_Receive+0x1f6>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80078b4:	f7fd fe22 	bl	80054fc <HAL_GetTick>
 80078b8:	0002      	movs	r2, r0
 80078ba:	693b      	ldr	r3, [r7, #16]
 80078bc:	1ad3      	subs	r3, r2, r3
 80078be:	683a      	ldr	r2, [r7, #0]
 80078c0:	429a      	cmp	r2, r3
 80078c2:	d802      	bhi.n	80078ca <HAL_SPI_Receive+0x1e6>
 80078c4:	683b      	ldr	r3, [r7, #0]
 80078c6:	3301      	adds	r3, #1
 80078c8:	d102      	bne.n	80078d0 <HAL_SPI_Receive+0x1ec>
 80078ca:	683b      	ldr	r3, [r7, #0]
 80078cc:	2b00      	cmp	r3, #0
 80078ce:	d104      	bne.n	80078da <HAL_SPI_Receive+0x1f6>
        {
          errorcode = HAL_TIMEOUT;
 80078d0:	2317      	movs	r3, #23
 80078d2:	18fb      	adds	r3, r7, r3
 80078d4:	2203      	movs	r2, #3
 80078d6:	701a      	strb	r2, [r3, #0]
          goto error;
 80078d8:	e019      	b.n	800790e <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 80078da:	68fb      	ldr	r3, [r7, #12]
 80078dc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80078de:	b29b      	uxth	r3, r3
 80078e0:	2b00      	cmp	r3, #0
 80078e2:	d1cc      	bne.n	800787e <HAL_SPI_Receive+0x19a>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80078e4:	693a      	ldr	r2, [r7, #16]
 80078e6:	6839      	ldr	r1, [r7, #0]
 80078e8:	68fb      	ldr	r3, [r7, #12]
 80078ea:	0018      	movs	r0, r3
 80078ec:	f000 fe72 	bl	80085d4 <SPI_EndRxTransaction>
 80078f0:	1e03      	subs	r3, r0, #0
 80078f2:	d002      	beq.n	80078fa <HAL_SPI_Receive+0x216>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80078f4:	68fb      	ldr	r3, [r7, #12]
 80078f6:	2220      	movs	r2, #32
 80078f8:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80078fa:	68fb      	ldr	r3, [r7, #12]
 80078fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80078fe:	2b00      	cmp	r3, #0
 8007900:	d004      	beq.n	800790c <HAL_SPI_Receive+0x228>
  {
    errorcode = HAL_ERROR;
 8007902:	2317      	movs	r3, #23
 8007904:	18fb      	adds	r3, r7, r3
 8007906:	2201      	movs	r2, #1
 8007908:	701a      	strb	r2, [r3, #0]
 800790a:	e000      	b.n	800790e <HAL_SPI_Receive+0x22a>
  }

error :
 800790c:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 800790e:	68fb      	ldr	r3, [r7, #12]
 8007910:	2251      	movs	r2, #81	; 0x51
 8007912:	2101      	movs	r1, #1
 8007914:	5499      	strb	r1, [r3, r2]
  __HAL_UNLOCK(hspi);
 8007916:	68fb      	ldr	r3, [r7, #12]
 8007918:	2250      	movs	r2, #80	; 0x50
 800791a:	2100      	movs	r1, #0
 800791c:	5499      	strb	r1, [r3, r2]
  return errorcode;
 800791e:	2317      	movs	r3, #23
 8007920:	18fb      	adds	r3, r7, r3
 8007922:	781b      	ldrb	r3, [r3, #0]
}
 8007924:	0018      	movs	r0, r3
 8007926:	46bd      	mov	sp, r7
 8007928:	b007      	add	sp, #28
 800792a:	bd90      	pop	{r4, r7, pc}
 800792c:	ffffbfff 	.word	0xffffbfff

08007930 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8007930:	b580      	push	{r7, lr}
 8007932:	b08c      	sub	sp, #48	; 0x30
 8007934:	af00      	add	r7, sp, #0
 8007936:	60f8      	str	r0, [r7, #12]
 8007938:	60b9      	str	r1, [r7, #8]
 800793a:	607a      	str	r2, [r7, #4]
 800793c:	001a      	movs	r2, r3
 800793e:	1cbb      	adds	r3, r7, #2
 8007940:	801a      	strh	r2, [r3, #0]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8007942:	2301      	movs	r3, #1
 8007944:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8007946:	232b      	movs	r3, #43	; 0x2b
 8007948:	18fb      	adds	r3, r7, r3
 800794a:	2200      	movs	r2, #0
 800794c:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800794e:	68fb      	ldr	r3, [r7, #12]
 8007950:	2250      	movs	r2, #80	; 0x50
 8007952:	5c9b      	ldrb	r3, [r3, r2]
 8007954:	2b01      	cmp	r3, #1
 8007956:	d101      	bne.n	800795c <HAL_SPI_TransmitReceive+0x2c>
 8007958:	2302      	movs	r3, #2
 800795a:	e1a1      	b.n	8007ca0 <HAL_SPI_TransmitReceive+0x370>
 800795c:	68fb      	ldr	r3, [r7, #12]
 800795e:	2250      	movs	r2, #80	; 0x50
 8007960:	2101      	movs	r1, #1
 8007962:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007964:	f7fd fdca 	bl	80054fc <HAL_GetTick>
 8007968:	0003      	movs	r3, r0
 800796a:	627b      	str	r3, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800796c:	2023      	movs	r0, #35	; 0x23
 800796e:	183b      	adds	r3, r7, r0
 8007970:	68fa      	ldr	r2, [r7, #12]
 8007972:	2151      	movs	r1, #81	; 0x51
 8007974:	5c52      	ldrb	r2, [r2, r1]
 8007976:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 8007978:	68fb      	ldr	r3, [r7, #12]
 800797a:	685b      	ldr	r3, [r3, #4]
 800797c:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800797e:	231a      	movs	r3, #26
 8007980:	18fb      	adds	r3, r7, r3
 8007982:	1cba      	adds	r2, r7, #2
 8007984:	8812      	ldrh	r2, [r2, #0]
 8007986:	801a      	strh	r2, [r3, #0]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8007988:	183b      	adds	r3, r7, r0
 800798a:	781b      	ldrb	r3, [r3, #0]
 800798c:	2b01      	cmp	r3, #1
 800798e:	d012      	beq.n	80079b6 <HAL_SPI_TransmitReceive+0x86>
 8007990:	69fa      	ldr	r2, [r7, #28]
 8007992:	2382      	movs	r3, #130	; 0x82
 8007994:	005b      	lsls	r3, r3, #1
 8007996:	429a      	cmp	r2, r3
 8007998:	d108      	bne.n	80079ac <HAL_SPI_TransmitReceive+0x7c>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800799a:	68fb      	ldr	r3, [r7, #12]
 800799c:	689b      	ldr	r3, [r3, #8]
 800799e:	2b00      	cmp	r3, #0
 80079a0:	d104      	bne.n	80079ac <HAL_SPI_TransmitReceive+0x7c>
 80079a2:	2323      	movs	r3, #35	; 0x23
 80079a4:	18fb      	adds	r3, r7, r3
 80079a6:	781b      	ldrb	r3, [r3, #0]
 80079a8:	2b04      	cmp	r3, #4
 80079aa:	d004      	beq.n	80079b6 <HAL_SPI_TransmitReceive+0x86>
  {
    errorcode = HAL_BUSY;
 80079ac:	232b      	movs	r3, #43	; 0x2b
 80079ae:	18fb      	adds	r3, r7, r3
 80079b0:	2202      	movs	r2, #2
 80079b2:	701a      	strb	r2, [r3, #0]
    goto error;
 80079b4:	e169      	b.n	8007c8a <HAL_SPI_TransmitReceive+0x35a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80079b6:	68bb      	ldr	r3, [r7, #8]
 80079b8:	2b00      	cmp	r3, #0
 80079ba:	d006      	beq.n	80079ca <HAL_SPI_TransmitReceive+0x9a>
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	2b00      	cmp	r3, #0
 80079c0:	d003      	beq.n	80079ca <HAL_SPI_TransmitReceive+0x9a>
 80079c2:	1cbb      	adds	r3, r7, #2
 80079c4:	881b      	ldrh	r3, [r3, #0]
 80079c6:	2b00      	cmp	r3, #0
 80079c8:	d104      	bne.n	80079d4 <HAL_SPI_TransmitReceive+0xa4>
  {
    errorcode = HAL_ERROR;
 80079ca:	232b      	movs	r3, #43	; 0x2b
 80079cc:	18fb      	adds	r3, r7, r3
 80079ce:	2201      	movs	r2, #1
 80079d0:	701a      	strb	r2, [r3, #0]
    goto error;
 80079d2:	e15a      	b.n	8007c8a <HAL_SPI_TransmitReceive+0x35a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80079d4:	68fb      	ldr	r3, [r7, #12]
 80079d6:	2251      	movs	r2, #81	; 0x51
 80079d8:	5c9b      	ldrb	r3, [r3, r2]
 80079da:	b2db      	uxtb	r3, r3
 80079dc:	2b04      	cmp	r3, #4
 80079de:	d003      	beq.n	80079e8 <HAL_SPI_TransmitReceive+0xb8>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80079e0:	68fb      	ldr	r3, [r7, #12]
 80079e2:	2251      	movs	r2, #81	; 0x51
 80079e4:	2105      	movs	r1, #5
 80079e6:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80079e8:	68fb      	ldr	r3, [r7, #12]
 80079ea:	2200      	movs	r2, #0
 80079ec:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80079ee:	68fb      	ldr	r3, [r7, #12]
 80079f0:	687a      	ldr	r2, [r7, #4]
 80079f2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 80079f4:	68fb      	ldr	r3, [r7, #12]
 80079f6:	1cba      	adds	r2, r7, #2
 80079f8:	8812      	ldrh	r2, [r2, #0]
 80079fa:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80079fc:	68fb      	ldr	r3, [r7, #12]
 80079fe:	1cba      	adds	r2, r7, #2
 8007a00:	8812      	ldrh	r2, [r2, #0]
 8007a02:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8007a04:	68fb      	ldr	r3, [r7, #12]
 8007a06:	68ba      	ldr	r2, [r7, #8]
 8007a08:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8007a0a:	68fb      	ldr	r3, [r7, #12]
 8007a0c:	1cba      	adds	r2, r7, #2
 8007a0e:	8812      	ldrh	r2, [r2, #0]
 8007a10:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8007a12:	68fb      	ldr	r3, [r7, #12]
 8007a14:	1cba      	adds	r2, r7, #2
 8007a16:	8812      	ldrh	r2, [r2, #0]
 8007a18:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8007a1a:	68fb      	ldr	r3, [r7, #12]
 8007a1c:	2200      	movs	r2, #0
 8007a1e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8007a20:	68fb      	ldr	r3, [r7, #12]
 8007a22:	2200      	movs	r2, #0
 8007a24:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007a26:	68fb      	ldr	r3, [r7, #12]
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	2240      	movs	r2, #64	; 0x40
 8007a2e:	4013      	ands	r3, r2
 8007a30:	2b40      	cmp	r3, #64	; 0x40
 8007a32:	d007      	beq.n	8007a44 <HAL_SPI_TransmitReceive+0x114>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007a34:	68fb      	ldr	r3, [r7, #12]
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	681a      	ldr	r2, [r3, #0]
 8007a3a:	68fb      	ldr	r3, [r7, #12]
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	2140      	movs	r1, #64	; 0x40
 8007a40:	430a      	orrs	r2, r1
 8007a42:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	68da      	ldr	r2, [r3, #12]
 8007a48:	2380      	movs	r3, #128	; 0x80
 8007a4a:	011b      	lsls	r3, r3, #4
 8007a4c:	429a      	cmp	r2, r3
 8007a4e:	d000      	beq.n	8007a52 <HAL_SPI_TransmitReceive+0x122>
 8007a50:	e07a      	b.n	8007b48 <HAL_SPI_TransmitReceive+0x218>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007a52:	68fb      	ldr	r3, [r7, #12]
 8007a54:	685b      	ldr	r3, [r3, #4]
 8007a56:	2b00      	cmp	r3, #0
 8007a58:	d004      	beq.n	8007a64 <HAL_SPI_TransmitReceive+0x134>
 8007a5a:	231a      	movs	r3, #26
 8007a5c:	18fb      	adds	r3, r7, r3
 8007a5e:	881b      	ldrh	r3, [r3, #0]
 8007a60:	2b01      	cmp	r3, #1
 8007a62:	d166      	bne.n	8007b32 <HAL_SPI_TransmitReceive+0x202>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007a64:	68fb      	ldr	r3, [r7, #12]
 8007a66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a68:	881a      	ldrh	r2, [r3, #0]
 8007a6a:	68fb      	ldr	r3, [r7, #12]
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007a70:	68fb      	ldr	r3, [r7, #12]
 8007a72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a74:	1c9a      	adds	r2, r3, #2
 8007a76:	68fb      	ldr	r3, [r7, #12]
 8007a78:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007a7a:	68fb      	ldr	r3, [r7, #12]
 8007a7c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007a7e:	b29b      	uxth	r3, r3
 8007a80:	3b01      	subs	r3, #1
 8007a82:	b29a      	uxth	r2, r3
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007a88:	e053      	b.n	8007b32 <HAL_SPI_TransmitReceive+0x202>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007a8a:	68fb      	ldr	r3, [r7, #12]
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	689b      	ldr	r3, [r3, #8]
 8007a90:	2202      	movs	r2, #2
 8007a92:	4013      	ands	r3, r2
 8007a94:	2b02      	cmp	r3, #2
 8007a96:	d11b      	bne.n	8007ad0 <HAL_SPI_TransmitReceive+0x1a0>
 8007a98:	68fb      	ldr	r3, [r7, #12]
 8007a9a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007a9c:	b29b      	uxth	r3, r3
 8007a9e:	2b00      	cmp	r3, #0
 8007aa0:	d016      	beq.n	8007ad0 <HAL_SPI_TransmitReceive+0x1a0>
 8007aa2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007aa4:	2b01      	cmp	r3, #1
 8007aa6:	d113      	bne.n	8007ad0 <HAL_SPI_TransmitReceive+0x1a0>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007aa8:	68fb      	ldr	r3, [r7, #12]
 8007aaa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007aac:	881a      	ldrh	r2, [r3, #0]
 8007aae:	68fb      	ldr	r3, [r7, #12]
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007ab4:	68fb      	ldr	r3, [r7, #12]
 8007ab6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007ab8:	1c9a      	adds	r2, r3, #2
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007abe:	68fb      	ldr	r3, [r7, #12]
 8007ac0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007ac2:	b29b      	uxth	r3, r3
 8007ac4:	3b01      	subs	r3, #1
 8007ac6:	b29a      	uxth	r2, r3
 8007ac8:	68fb      	ldr	r3, [r7, #12]
 8007aca:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007acc:	2300      	movs	r3, #0
 8007ace:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007ad0:	68fb      	ldr	r3, [r7, #12]
 8007ad2:	681b      	ldr	r3, [r3, #0]
 8007ad4:	689b      	ldr	r3, [r3, #8]
 8007ad6:	2201      	movs	r2, #1
 8007ad8:	4013      	ands	r3, r2
 8007ada:	2b01      	cmp	r3, #1
 8007adc:	d119      	bne.n	8007b12 <HAL_SPI_TransmitReceive+0x1e2>
 8007ade:	68fb      	ldr	r3, [r7, #12]
 8007ae0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007ae2:	b29b      	uxth	r3, r3
 8007ae4:	2b00      	cmp	r3, #0
 8007ae6:	d014      	beq.n	8007b12 <HAL_SPI_TransmitReceive+0x1e2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007ae8:	68fb      	ldr	r3, [r7, #12]
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	68da      	ldr	r2, [r3, #12]
 8007aee:	68fb      	ldr	r3, [r7, #12]
 8007af0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007af2:	b292      	uxth	r2, r2
 8007af4:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007af6:	68fb      	ldr	r3, [r7, #12]
 8007af8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007afa:	1c9a      	adds	r2, r3, #2
 8007afc:	68fb      	ldr	r3, [r7, #12]
 8007afe:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007b00:	68fb      	ldr	r3, [r7, #12]
 8007b02:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007b04:	b29b      	uxth	r3, r3
 8007b06:	3b01      	subs	r3, #1
 8007b08:	b29a      	uxth	r2, r3
 8007b0a:	68fb      	ldr	r3, [r7, #12]
 8007b0c:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007b0e:	2301      	movs	r3, #1
 8007b10:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8007b12:	f7fd fcf3 	bl	80054fc <HAL_GetTick>
 8007b16:	0002      	movs	r2, r0
 8007b18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b1a:	1ad3      	subs	r3, r2, r3
 8007b1c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007b1e:	429a      	cmp	r2, r3
 8007b20:	d807      	bhi.n	8007b32 <HAL_SPI_TransmitReceive+0x202>
 8007b22:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b24:	3301      	adds	r3, #1
 8007b26:	d004      	beq.n	8007b32 <HAL_SPI_TransmitReceive+0x202>
      {
        errorcode = HAL_TIMEOUT;
 8007b28:	232b      	movs	r3, #43	; 0x2b
 8007b2a:	18fb      	adds	r3, r7, r3
 8007b2c:	2203      	movs	r2, #3
 8007b2e:	701a      	strb	r2, [r3, #0]
        goto error;
 8007b30:	e0ab      	b.n	8007c8a <HAL_SPI_TransmitReceive+0x35a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007b32:	68fb      	ldr	r3, [r7, #12]
 8007b34:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007b36:	b29b      	uxth	r3, r3
 8007b38:	2b00      	cmp	r3, #0
 8007b3a:	d1a6      	bne.n	8007a8a <HAL_SPI_TransmitReceive+0x15a>
 8007b3c:	68fb      	ldr	r3, [r7, #12]
 8007b3e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007b40:	b29b      	uxth	r3, r3
 8007b42:	2b00      	cmp	r3, #0
 8007b44:	d1a1      	bne.n	8007a8a <HAL_SPI_TransmitReceive+0x15a>
 8007b46:	e07f      	b.n	8007c48 <HAL_SPI_TransmitReceive+0x318>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007b48:	68fb      	ldr	r3, [r7, #12]
 8007b4a:	685b      	ldr	r3, [r3, #4]
 8007b4c:	2b00      	cmp	r3, #0
 8007b4e:	d005      	beq.n	8007b5c <HAL_SPI_TransmitReceive+0x22c>
 8007b50:	231a      	movs	r3, #26
 8007b52:	18fb      	adds	r3, r7, r3
 8007b54:	881b      	ldrh	r3, [r3, #0]
 8007b56:	2b01      	cmp	r3, #1
 8007b58:	d000      	beq.n	8007b5c <HAL_SPI_TransmitReceive+0x22c>
 8007b5a:	e06b      	b.n	8007c34 <HAL_SPI_TransmitReceive+0x304>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007b5c:	68fb      	ldr	r3, [r7, #12]
 8007b5e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007b60:	68fb      	ldr	r3, [r7, #12]
 8007b62:	681b      	ldr	r3, [r3, #0]
 8007b64:	330c      	adds	r3, #12
 8007b66:	7812      	ldrb	r2, [r2, #0]
 8007b68:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8007b6a:	68fb      	ldr	r3, [r7, #12]
 8007b6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b6e:	1c5a      	adds	r2, r3, #1
 8007b70:	68fb      	ldr	r3, [r7, #12]
 8007b72:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007b74:	68fb      	ldr	r3, [r7, #12]
 8007b76:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007b78:	b29b      	uxth	r3, r3
 8007b7a:	3b01      	subs	r3, #1
 8007b7c:	b29a      	uxth	r2, r3
 8007b7e:	68fb      	ldr	r3, [r7, #12]
 8007b80:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007b82:	e057      	b.n	8007c34 <HAL_SPI_TransmitReceive+0x304>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007b84:	68fb      	ldr	r3, [r7, #12]
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	689b      	ldr	r3, [r3, #8]
 8007b8a:	2202      	movs	r2, #2
 8007b8c:	4013      	ands	r3, r2
 8007b8e:	2b02      	cmp	r3, #2
 8007b90:	d11c      	bne.n	8007bcc <HAL_SPI_TransmitReceive+0x29c>
 8007b92:	68fb      	ldr	r3, [r7, #12]
 8007b94:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007b96:	b29b      	uxth	r3, r3
 8007b98:	2b00      	cmp	r3, #0
 8007b9a:	d017      	beq.n	8007bcc <HAL_SPI_TransmitReceive+0x29c>
 8007b9c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007b9e:	2b01      	cmp	r3, #1
 8007ba0:	d114      	bne.n	8007bcc <HAL_SPI_TransmitReceive+0x29c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8007ba2:	68fb      	ldr	r3, [r7, #12]
 8007ba4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007ba6:	68fb      	ldr	r3, [r7, #12]
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	330c      	adds	r3, #12
 8007bac:	7812      	ldrb	r2, [r2, #0]
 8007bae:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8007bb0:	68fb      	ldr	r3, [r7, #12]
 8007bb2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007bb4:	1c5a      	adds	r2, r3, #1
 8007bb6:	68fb      	ldr	r3, [r7, #12]
 8007bb8:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007bba:	68fb      	ldr	r3, [r7, #12]
 8007bbc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007bbe:	b29b      	uxth	r3, r3
 8007bc0:	3b01      	subs	r3, #1
 8007bc2:	b29a      	uxth	r2, r3
 8007bc4:	68fb      	ldr	r3, [r7, #12]
 8007bc6:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007bc8:	2300      	movs	r3, #0
 8007bca:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007bcc:	68fb      	ldr	r3, [r7, #12]
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	689b      	ldr	r3, [r3, #8]
 8007bd2:	2201      	movs	r2, #1
 8007bd4:	4013      	ands	r3, r2
 8007bd6:	2b01      	cmp	r3, #1
 8007bd8:	d119      	bne.n	8007c0e <HAL_SPI_TransmitReceive+0x2de>
 8007bda:	68fb      	ldr	r3, [r7, #12]
 8007bdc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007bde:	b29b      	uxth	r3, r3
 8007be0:	2b00      	cmp	r3, #0
 8007be2:	d014      	beq.n	8007c0e <HAL_SPI_TransmitReceive+0x2de>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8007be4:	68fb      	ldr	r3, [r7, #12]
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	68da      	ldr	r2, [r3, #12]
 8007bea:	68fb      	ldr	r3, [r7, #12]
 8007bec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007bee:	b2d2      	uxtb	r2, r2
 8007bf0:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8007bf2:	68fb      	ldr	r3, [r7, #12]
 8007bf4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007bf6:	1c5a      	adds	r2, r3, #1
 8007bf8:	68fb      	ldr	r3, [r7, #12]
 8007bfa:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007bfc:	68fb      	ldr	r3, [r7, #12]
 8007bfe:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007c00:	b29b      	uxth	r3, r3
 8007c02:	3b01      	subs	r3, #1
 8007c04:	b29a      	uxth	r2, r3
 8007c06:	68fb      	ldr	r3, [r7, #12]
 8007c08:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007c0a:	2301      	movs	r3, #1
 8007c0c:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8007c0e:	f7fd fc75 	bl	80054fc <HAL_GetTick>
 8007c12:	0002      	movs	r2, r0
 8007c14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c16:	1ad3      	subs	r3, r2, r3
 8007c18:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007c1a:	429a      	cmp	r2, r3
 8007c1c:	d802      	bhi.n	8007c24 <HAL_SPI_TransmitReceive+0x2f4>
 8007c1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007c20:	3301      	adds	r3, #1
 8007c22:	d102      	bne.n	8007c2a <HAL_SPI_TransmitReceive+0x2fa>
 8007c24:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007c26:	2b00      	cmp	r3, #0
 8007c28:	d104      	bne.n	8007c34 <HAL_SPI_TransmitReceive+0x304>
      {
        errorcode = HAL_TIMEOUT;
 8007c2a:	232b      	movs	r3, #43	; 0x2b
 8007c2c:	18fb      	adds	r3, r7, r3
 8007c2e:	2203      	movs	r2, #3
 8007c30:	701a      	strb	r2, [r3, #0]
        goto error;
 8007c32:	e02a      	b.n	8007c8a <HAL_SPI_TransmitReceive+0x35a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007c34:	68fb      	ldr	r3, [r7, #12]
 8007c36:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007c38:	b29b      	uxth	r3, r3
 8007c3a:	2b00      	cmp	r3, #0
 8007c3c:	d1a2      	bne.n	8007b84 <HAL_SPI_TransmitReceive+0x254>
 8007c3e:	68fb      	ldr	r3, [r7, #12]
 8007c40:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007c42:	b29b      	uxth	r3, r3
 8007c44:	2b00      	cmp	r3, #0
 8007c46:	d19d      	bne.n	8007b84 <HAL_SPI_TransmitReceive+0x254>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007c48:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007c4a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8007c4c:	68fb      	ldr	r3, [r7, #12]
 8007c4e:	0018      	movs	r0, r3
 8007c50:	f000 fd2a 	bl	80086a8 <SPI_EndRxTxTransaction>
 8007c54:	1e03      	subs	r3, r0, #0
 8007c56:	d007      	beq.n	8007c68 <HAL_SPI_TransmitReceive+0x338>
  {
    errorcode = HAL_ERROR;
 8007c58:	232b      	movs	r3, #43	; 0x2b
 8007c5a:	18fb      	adds	r3, r7, r3
 8007c5c:	2201      	movs	r2, #1
 8007c5e:	701a      	strb	r2, [r3, #0]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007c60:	68fb      	ldr	r3, [r7, #12]
 8007c62:	2220      	movs	r2, #32
 8007c64:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8007c66:	e010      	b.n	8007c8a <HAL_SPI_TransmitReceive+0x35a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007c68:	68fb      	ldr	r3, [r7, #12]
 8007c6a:	689b      	ldr	r3, [r3, #8]
 8007c6c:	2b00      	cmp	r3, #0
 8007c6e:	d10b      	bne.n	8007c88 <HAL_SPI_TransmitReceive+0x358>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007c70:	2300      	movs	r3, #0
 8007c72:	617b      	str	r3, [r7, #20]
 8007c74:	68fb      	ldr	r3, [r7, #12]
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	68db      	ldr	r3, [r3, #12]
 8007c7a:	617b      	str	r3, [r7, #20]
 8007c7c:	68fb      	ldr	r3, [r7, #12]
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	689b      	ldr	r3, [r3, #8]
 8007c82:	617b      	str	r3, [r7, #20]
 8007c84:	697b      	ldr	r3, [r7, #20]
 8007c86:	e000      	b.n	8007c8a <HAL_SPI_TransmitReceive+0x35a>
  }

error :
 8007c88:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 8007c8a:	68fb      	ldr	r3, [r7, #12]
 8007c8c:	2251      	movs	r2, #81	; 0x51
 8007c8e:	2101      	movs	r1, #1
 8007c90:	5499      	strb	r1, [r3, r2]
  __HAL_UNLOCK(hspi);
 8007c92:	68fb      	ldr	r3, [r7, #12]
 8007c94:	2250      	movs	r2, #80	; 0x50
 8007c96:	2100      	movs	r1, #0
 8007c98:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8007c9a:	232b      	movs	r3, #43	; 0x2b
 8007c9c:	18fb      	adds	r3, r7, r3
 8007c9e:	781b      	ldrb	r3, [r3, #0]
}
 8007ca0:	0018      	movs	r0, r3
 8007ca2:	46bd      	mov	sp, r7
 8007ca4:	b00c      	add	sp, #48	; 0x30
 8007ca6:	bd80      	pop	{r7, pc}

08007ca8 <HAL_SPI_Receive_DMA>:
  * @note   When the CRC feature is enabled the pData Length must be Size + 1.
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8007ca8:	b580      	push	{r7, lr}
 8007caa:	b086      	sub	sp, #24
 8007cac:	af00      	add	r7, sp, #0
 8007cae:	60f8      	str	r0, [r7, #12]
 8007cb0:	60b9      	str	r1, [r7, #8]
 8007cb2:	1dbb      	adds	r3, r7, #6
 8007cb4:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007cb6:	2317      	movs	r3, #23
 8007cb8:	18fb      	adds	r3, r7, r3
 8007cba:	2200      	movs	r2, #0
 8007cbc:	701a      	strb	r2, [r3, #0]

  /* Check rx dma handle */
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmarx));

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8007cbe:	68fb      	ldr	r3, [r7, #12]
 8007cc0:	689b      	ldr	r3, [r3, #8]
 8007cc2:	2b00      	cmp	r3, #0
 8007cc4:	d112      	bne.n	8007cec <HAL_SPI_Receive_DMA+0x44>
 8007cc6:	68fb      	ldr	r3, [r7, #12]
 8007cc8:	685a      	ldr	r2, [r3, #4]
 8007cca:	2382      	movs	r3, #130	; 0x82
 8007ccc:	005b      	lsls	r3, r3, #1
 8007cce:	429a      	cmp	r2, r3
 8007cd0:	d10c      	bne.n	8007cec <HAL_SPI_Receive_DMA+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8007cd2:	68fb      	ldr	r3, [r7, #12]
 8007cd4:	2251      	movs	r2, #81	; 0x51
 8007cd6:	2104      	movs	r1, #4
 8007cd8:	5499      	strb	r1, [r3, r2]

    /* Check tx dma handle */
    assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_DMA(hspi, pData, pData, Size);
 8007cda:	1dbb      	adds	r3, r7, #6
 8007cdc:	881b      	ldrh	r3, [r3, #0]
 8007cde:	68ba      	ldr	r2, [r7, #8]
 8007ce0:	68b9      	ldr	r1, [r7, #8]
 8007ce2:	68f8      	ldr	r0, [r7, #12]
 8007ce4:	f000 f8ba 	bl	8007e5c <HAL_SPI_TransmitReceive_DMA>
 8007ce8:	0003      	movs	r3, r0
 8007cea:	e0aa      	b.n	8007e42 <HAL_SPI_Receive_DMA+0x19a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007cec:	68fb      	ldr	r3, [r7, #12]
 8007cee:	2250      	movs	r2, #80	; 0x50
 8007cf0:	5c9b      	ldrb	r3, [r3, r2]
 8007cf2:	2b01      	cmp	r3, #1
 8007cf4:	d101      	bne.n	8007cfa <HAL_SPI_Receive_DMA+0x52>
 8007cf6:	2302      	movs	r3, #2
 8007cf8:	e0a3      	b.n	8007e42 <HAL_SPI_Receive_DMA+0x19a>
 8007cfa:	68fb      	ldr	r3, [r7, #12]
 8007cfc:	2250      	movs	r2, #80	; 0x50
 8007cfe:	2101      	movs	r1, #1
 8007d00:	5499      	strb	r1, [r3, r2]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007d02:	68fb      	ldr	r3, [r7, #12]
 8007d04:	2251      	movs	r2, #81	; 0x51
 8007d06:	5c9b      	ldrb	r3, [r3, r2]
 8007d08:	b2db      	uxtb	r3, r3
 8007d0a:	2b01      	cmp	r3, #1
 8007d0c:	d004      	beq.n	8007d18 <HAL_SPI_Receive_DMA+0x70>
  {
    errorcode = HAL_BUSY;
 8007d0e:	2317      	movs	r3, #23
 8007d10:	18fb      	adds	r3, r7, r3
 8007d12:	2202      	movs	r2, #2
 8007d14:	701a      	strb	r2, [r3, #0]
    goto error;
 8007d16:	e08d      	b.n	8007e34 <HAL_SPI_Receive_DMA+0x18c>
  }

  if ((pData == NULL) || (Size == 0U))
 8007d18:	68bb      	ldr	r3, [r7, #8]
 8007d1a:	2b00      	cmp	r3, #0
 8007d1c:	d003      	beq.n	8007d26 <HAL_SPI_Receive_DMA+0x7e>
 8007d1e:	1dbb      	adds	r3, r7, #6
 8007d20:	881b      	ldrh	r3, [r3, #0]
 8007d22:	2b00      	cmp	r3, #0
 8007d24:	d104      	bne.n	8007d30 <HAL_SPI_Receive_DMA+0x88>
  {
    errorcode = HAL_ERROR;
 8007d26:	2317      	movs	r3, #23
 8007d28:	18fb      	adds	r3, r7, r3
 8007d2a:	2201      	movs	r2, #1
 8007d2c:	701a      	strb	r2, [r3, #0]
    goto error;
 8007d2e:	e081      	b.n	8007e34 <HAL_SPI_Receive_DMA+0x18c>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8007d30:	68fb      	ldr	r3, [r7, #12]
 8007d32:	2251      	movs	r2, #81	; 0x51
 8007d34:	2104      	movs	r1, #4
 8007d36:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007d38:	68fb      	ldr	r3, [r7, #12]
 8007d3a:	2200      	movs	r2, #0
 8007d3c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8007d3e:	68fb      	ldr	r3, [r7, #12]
 8007d40:	68ba      	ldr	r2, [r7, #8]
 8007d42:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8007d44:	68fb      	ldr	r3, [r7, #12]
 8007d46:	1dba      	adds	r2, r7, #6
 8007d48:	8812      	ldrh	r2, [r2, #0]
 8007d4a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8007d4c:	68fb      	ldr	r3, [r7, #12]
 8007d4e:	1dba      	adds	r2, r7, #6
 8007d50:	8812      	ldrh	r2, [r2, #0]
 8007d52:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8007d54:	68fb      	ldr	r3, [r7, #12]
 8007d56:	2200      	movs	r2, #0
 8007d58:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8007d5a:	68fb      	ldr	r3, [r7, #12]
 8007d5c:	2200      	movs	r2, #0
 8007d5e:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->TxXferSize  = 0U;
 8007d60:	68fb      	ldr	r3, [r7, #12]
 8007d62:	2200      	movs	r2, #0
 8007d64:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8007d66:	68fb      	ldr	r3, [r7, #12]
 8007d68:	2200      	movs	r2, #0
 8007d6a:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007d6c:	68fb      	ldr	r3, [r7, #12]
 8007d6e:	689a      	ldr	r2, [r3, #8]
 8007d70:	2380      	movs	r3, #128	; 0x80
 8007d72:	021b      	lsls	r3, r3, #8
 8007d74:	429a      	cmp	r2, r3
 8007d76:	d10f      	bne.n	8007d98 <HAL_SPI_Receive_DMA+0xf0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8007d78:	68fb      	ldr	r3, [r7, #12]
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	681a      	ldr	r2, [r3, #0]
 8007d7e:	68fb      	ldr	r3, [r7, #12]
 8007d80:	681b      	ldr	r3, [r3, #0]
 8007d82:	2140      	movs	r1, #64	; 0x40
 8007d84:	438a      	bics	r2, r1
 8007d86:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8007d88:	68fb      	ldr	r3, [r7, #12]
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	681a      	ldr	r2, [r3, #0]
 8007d8e:	68fb      	ldr	r3, [r7, #12]
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	492e      	ldr	r1, [pc, #184]	; (8007e4c <HAL_SPI_Receive_DMA+0x1a4>)
 8007d94:	400a      	ands	r2, r1
 8007d96:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI RxDMA Half transfer complete callback */
  hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8007d98:	68fb      	ldr	r3, [r7, #12]
 8007d9a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007d9c:	4a2c      	ldr	r2, [pc, #176]	; (8007e50 <HAL_SPI_Receive_DMA+0x1a8>)
 8007d9e:	631a      	str	r2, [r3, #48]	; 0x30

  /* Set the SPI Rx DMA transfer complete callback */
  hspi->hdmarx->XferCpltCallback = SPI_DMAReceiveCplt;
 8007da0:	68fb      	ldr	r3, [r7, #12]
 8007da2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007da4:	4a2b      	ldr	r2, [pc, #172]	; (8007e54 <HAL_SPI_Receive_DMA+0x1ac>)
 8007da6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8007da8:	68fb      	ldr	r3, [r7, #12]
 8007daa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007dac:	4a2a      	ldr	r2, [pc, #168]	; (8007e58 <HAL_SPI_Receive_DMA+0x1b0>)
 8007dae:	635a      	str	r2, [r3, #52]	; 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 8007db0:	68fb      	ldr	r3, [r7, #12]
 8007db2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007db4:	2200      	movs	r2, #0
 8007db6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8007db8:	68fb      	ldr	r3, [r7, #12]
 8007dba:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 8007dbc:	68fb      	ldr	r3, [r7, #12]
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	330c      	adds	r3, #12
 8007dc2:	0019      	movs	r1, r3
 8007dc4:	68fb      	ldr	r3, [r7, #12]
 8007dc6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007dc8:	001a      	movs	r2, r3
                                 hspi->RxXferCount))
 8007dca:	68fb      	ldr	r3, [r7, #12]
 8007dcc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007dce:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8007dd0:	f7fd fd5f 	bl	8005892 <HAL_DMA_Start_IT>
 8007dd4:	1e03      	subs	r3, r0, #0
 8007dd6:	d00e      	beq.n	8007df6 <HAL_SPI_Receive_DMA+0x14e>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8007dd8:	68fb      	ldr	r3, [r7, #12]
 8007dda:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007ddc:	2210      	movs	r2, #16
 8007dde:	431a      	orrs	r2, r3
 8007de0:	68fb      	ldr	r3, [r7, #12]
 8007de2:	655a      	str	r2, [r3, #84]	; 0x54
    errorcode = HAL_ERROR;
 8007de4:	2317      	movs	r3, #23
 8007de6:	18fb      	adds	r3, r7, r3
 8007de8:	2201      	movs	r2, #1
 8007dea:	701a      	strb	r2, [r3, #0]

    hspi->State = HAL_SPI_STATE_READY;
 8007dec:	68fb      	ldr	r3, [r7, #12]
 8007dee:	2251      	movs	r2, #81	; 0x51
 8007df0:	2101      	movs	r1, #1
 8007df2:	5499      	strb	r1, [r3, r2]
    goto error;
 8007df4:	e01e      	b.n	8007e34 <HAL_SPI_Receive_DMA+0x18c>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007df6:	68fb      	ldr	r3, [r7, #12]
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	681b      	ldr	r3, [r3, #0]
 8007dfc:	2240      	movs	r2, #64	; 0x40
 8007dfe:	4013      	ands	r3, r2
 8007e00:	2b40      	cmp	r3, #64	; 0x40
 8007e02:	d007      	beq.n	8007e14 <HAL_SPI_Receive_DMA+0x16c>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007e04:	68fb      	ldr	r3, [r7, #12]
 8007e06:	681b      	ldr	r3, [r3, #0]
 8007e08:	681a      	ldr	r2, [r3, #0]
 8007e0a:	68fb      	ldr	r3, [r7, #12]
 8007e0c:	681b      	ldr	r3, [r3, #0]
 8007e0e:	2140      	movs	r1, #64	; 0x40
 8007e10:	430a      	orrs	r2, r1
 8007e12:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	681b      	ldr	r3, [r3, #0]
 8007e18:	685a      	ldr	r2, [r3, #4]
 8007e1a:	68fb      	ldr	r3, [r7, #12]
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	2120      	movs	r1, #32
 8007e20:	430a      	orrs	r2, r1
 8007e22:	605a      	str	r2, [r3, #4]

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8007e24:	68fb      	ldr	r3, [r7, #12]
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	685a      	ldr	r2, [r3, #4]
 8007e2a:	68fb      	ldr	r3, [r7, #12]
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	2101      	movs	r1, #1
 8007e30:	430a      	orrs	r2, r1
 8007e32:	605a      	str	r2, [r3, #4]

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8007e34:	68fb      	ldr	r3, [r7, #12]
 8007e36:	2250      	movs	r2, #80	; 0x50
 8007e38:	2100      	movs	r1, #0
 8007e3a:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8007e3c:	2317      	movs	r3, #23
 8007e3e:	18fb      	adds	r3, r7, r3
 8007e40:	781b      	ldrb	r3, [r3, #0]
}
 8007e42:	0018      	movs	r0, r3
 8007e44:	46bd      	mov	sp, r7
 8007e46:	b006      	add	sp, #24
 8007e48:	bd80      	pop	{r7, pc}
 8007e4a:	46c0      	nop			; (mov r8, r8)
 8007e4c:	ffffbfff 	.word	0xffffbfff
 8007e50:	0800840f 	.word	0x0800840f
 8007e54:	080082cd 	.word	0x080082cd
 8007e58:	0800844b 	.word	0x0800844b

08007e5c <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 8007e5c:	b580      	push	{r7, lr}
 8007e5e:	b086      	sub	sp, #24
 8007e60:	af00      	add	r7, sp, #0
 8007e62:	60f8      	str	r0, [r7, #12]
 8007e64:	60b9      	str	r1, [r7, #8]
 8007e66:	607a      	str	r2, [r7, #4]
 8007e68:	001a      	movs	r2, r3
 8007e6a:	1cbb      	adds	r3, r7, #2
 8007e6c:	801a      	strh	r2, [r3, #0]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007e6e:	2317      	movs	r3, #23
 8007e70:	18fb      	adds	r3, r7, r3
 8007e72:	2200      	movs	r2, #0
 8007e74:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 8007e76:	68fb      	ldr	r3, [r7, #12]
 8007e78:	2250      	movs	r2, #80	; 0x50
 8007e7a:	5c9b      	ldrb	r3, [r3, r2]
 8007e7c:	2b01      	cmp	r3, #1
 8007e7e:	d101      	bne.n	8007e84 <HAL_SPI_TransmitReceive_DMA+0x28>
 8007e80:	2302      	movs	r3, #2
 8007e82:	e0f6      	b.n	8008072 <HAL_SPI_TransmitReceive_DMA+0x216>
 8007e84:	68fb      	ldr	r3, [r7, #12]
 8007e86:	2250      	movs	r2, #80	; 0x50
 8007e88:	2101      	movs	r1, #1
 8007e8a:	5499      	strb	r1, [r3, r2]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8007e8c:	2016      	movs	r0, #22
 8007e8e:	183b      	adds	r3, r7, r0
 8007e90:	68fa      	ldr	r2, [r7, #12]
 8007e92:	2151      	movs	r1, #81	; 0x51
 8007e94:	5c52      	ldrb	r2, [r2, r1]
 8007e96:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 8007e98:	68fb      	ldr	r3, [r7, #12]
 8007e9a:	685b      	ldr	r3, [r3, #4]
 8007e9c:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 8007e9e:	183b      	adds	r3, r7, r0
 8007ea0:	781b      	ldrb	r3, [r3, #0]
 8007ea2:	2b01      	cmp	r3, #1
 8007ea4:	d012      	beq.n	8007ecc <HAL_SPI_TransmitReceive_DMA+0x70>
 8007ea6:	693a      	ldr	r2, [r7, #16]
 8007ea8:	2382      	movs	r3, #130	; 0x82
 8007eaa:	005b      	lsls	r3, r3, #1
 8007eac:	429a      	cmp	r2, r3
 8007eae:	d108      	bne.n	8007ec2 <HAL_SPI_TransmitReceive_DMA+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8007eb0:	68fb      	ldr	r3, [r7, #12]
 8007eb2:	689b      	ldr	r3, [r3, #8]
 8007eb4:	2b00      	cmp	r3, #0
 8007eb6:	d104      	bne.n	8007ec2 <HAL_SPI_TransmitReceive_DMA+0x66>
 8007eb8:	2316      	movs	r3, #22
 8007eba:	18fb      	adds	r3, r7, r3
 8007ebc:	781b      	ldrb	r3, [r3, #0]
 8007ebe:	2b04      	cmp	r3, #4
 8007ec0:	d004      	beq.n	8007ecc <HAL_SPI_TransmitReceive_DMA+0x70>
  {
    errorcode = HAL_BUSY;
 8007ec2:	2317      	movs	r3, #23
 8007ec4:	18fb      	adds	r3, r7, r3
 8007ec6:	2202      	movs	r2, #2
 8007ec8:	701a      	strb	r2, [r3, #0]
    goto error;
 8007eca:	e0cb      	b.n	8008064 <HAL_SPI_TransmitReceive_DMA+0x208>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8007ecc:	68bb      	ldr	r3, [r7, #8]
 8007ece:	2b00      	cmp	r3, #0
 8007ed0:	d006      	beq.n	8007ee0 <HAL_SPI_TransmitReceive_DMA+0x84>
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	2b00      	cmp	r3, #0
 8007ed6:	d003      	beq.n	8007ee0 <HAL_SPI_TransmitReceive_DMA+0x84>
 8007ed8:	1cbb      	adds	r3, r7, #2
 8007eda:	881b      	ldrh	r3, [r3, #0]
 8007edc:	2b00      	cmp	r3, #0
 8007ede:	d104      	bne.n	8007eea <HAL_SPI_TransmitReceive_DMA+0x8e>
  {
    errorcode = HAL_ERROR;
 8007ee0:	2317      	movs	r3, #23
 8007ee2:	18fb      	adds	r3, r7, r3
 8007ee4:	2201      	movs	r2, #1
 8007ee6:	701a      	strb	r2, [r3, #0]
    goto error;
 8007ee8:	e0bc      	b.n	8008064 <HAL_SPI_TransmitReceive_DMA+0x208>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007eea:	68fb      	ldr	r3, [r7, #12]
 8007eec:	2251      	movs	r2, #81	; 0x51
 8007eee:	5c9b      	ldrb	r3, [r3, r2]
 8007ef0:	b2db      	uxtb	r3, r3
 8007ef2:	2b04      	cmp	r3, #4
 8007ef4:	d003      	beq.n	8007efe <HAL_SPI_TransmitReceive_DMA+0xa2>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007ef6:	68fb      	ldr	r3, [r7, #12]
 8007ef8:	2251      	movs	r2, #81	; 0x51
 8007efa:	2105      	movs	r1, #5
 8007efc:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007efe:	68fb      	ldr	r3, [r7, #12]
 8007f00:	2200      	movs	r2, #0
 8007f02:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8007f04:	68fb      	ldr	r3, [r7, #12]
 8007f06:	68ba      	ldr	r2, [r7, #8]
 8007f08:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8007f0a:	68fb      	ldr	r3, [r7, #12]
 8007f0c:	1cba      	adds	r2, r7, #2
 8007f0e:	8812      	ldrh	r2, [r2, #0]
 8007f10:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8007f12:	68fb      	ldr	r3, [r7, #12]
 8007f14:	1cba      	adds	r2, r7, #2
 8007f16:	8812      	ldrh	r2, [r2, #0]
 8007f18:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007f1a:	68fb      	ldr	r3, [r7, #12]
 8007f1c:	687a      	ldr	r2, [r7, #4]
 8007f1e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8007f20:	68fb      	ldr	r3, [r7, #12]
 8007f22:	1cba      	adds	r2, r7, #2
 8007f24:	8812      	ldrh	r2, [r2, #0]
 8007f26:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8007f28:	68fb      	ldr	r3, [r7, #12]
 8007f2a:	1cba      	adds	r2, r7, #2
 8007f2c:	8812      	ldrh	r2, [r2, #0]
 8007f2e:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8007f30:	68fb      	ldr	r3, [r7, #12]
 8007f32:	2200      	movs	r2, #0
 8007f34:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8007f36:	68fb      	ldr	r3, [r7, #12]
 8007f38:	2200      	movs	r2, #0
 8007f3a:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8007f3c:	68fb      	ldr	r3, [r7, #12]
 8007f3e:	2251      	movs	r2, #81	; 0x51
 8007f40:	5c9b      	ldrb	r3, [r3, r2]
 8007f42:	b2db      	uxtb	r3, r3
 8007f44:	2b04      	cmp	r3, #4
 8007f46:	d108      	bne.n	8007f5a <HAL_SPI_TransmitReceive_DMA+0xfe>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8007f48:	68fb      	ldr	r3, [r7, #12]
 8007f4a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007f4c:	4a4b      	ldr	r2, [pc, #300]	; (800807c <HAL_SPI_TransmitReceive_DMA+0x220>)
 8007f4e:	631a      	str	r2, [r3, #48]	; 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 8007f50:	68fb      	ldr	r3, [r7, #12]
 8007f52:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007f54:	4a4a      	ldr	r2, [pc, #296]	; (8008080 <HAL_SPI_TransmitReceive_DMA+0x224>)
 8007f56:	62da      	str	r2, [r3, #44]	; 0x2c
 8007f58:	e007      	b.n	8007f6a <HAL_SPI_TransmitReceive_DMA+0x10e>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 8007f5a:	68fb      	ldr	r3, [r7, #12]
 8007f5c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007f5e:	4a49      	ldr	r2, [pc, #292]	; (8008084 <HAL_SPI_TransmitReceive_DMA+0x228>)
 8007f60:	631a      	str	r2, [r3, #48]	; 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 8007f62:	68fb      	ldr	r3, [r7, #12]
 8007f64:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007f66:	4a48      	ldr	r2, [pc, #288]	; (8008088 <HAL_SPI_TransmitReceive_DMA+0x22c>)
 8007f68:	62da      	str	r2, [r3, #44]	; 0x2c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8007f6a:	68fb      	ldr	r3, [r7, #12]
 8007f6c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007f6e:	4a47      	ldr	r2, [pc, #284]	; (800808c <HAL_SPI_TransmitReceive_DMA+0x230>)
 8007f70:	635a      	str	r2, [r3, #52]	; 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 8007f72:	68fb      	ldr	r3, [r7, #12]
 8007f74:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007f76:	2200      	movs	r2, #0
 8007f78:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8007f7a:	68fb      	ldr	r3, [r7, #12]
 8007f7c:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 8007f7e:	68fb      	ldr	r3, [r7, #12]
 8007f80:	681b      	ldr	r3, [r3, #0]
 8007f82:	330c      	adds	r3, #12
 8007f84:	0019      	movs	r1, r3
 8007f86:	68fb      	ldr	r3, [r7, #12]
 8007f88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f8a:	001a      	movs	r2, r3
                                 hspi->RxXferCount))
 8007f8c:	68fb      	ldr	r3, [r7, #12]
 8007f8e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007f90:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8007f92:	f7fd fc7e 	bl	8005892 <HAL_DMA_Start_IT>
 8007f96:	1e03      	subs	r3, r0, #0
 8007f98:	d00e      	beq.n	8007fb8 <HAL_SPI_TransmitReceive_DMA+0x15c>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8007f9a:	68fb      	ldr	r3, [r7, #12]
 8007f9c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007f9e:	2210      	movs	r2, #16
 8007fa0:	431a      	orrs	r2, r3
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	655a      	str	r2, [r3, #84]	; 0x54
    errorcode = HAL_ERROR;
 8007fa6:	2317      	movs	r3, #23
 8007fa8:	18fb      	adds	r3, r7, r3
 8007faa:	2201      	movs	r2, #1
 8007fac:	701a      	strb	r2, [r3, #0]

    hspi->State = HAL_SPI_STATE_READY;
 8007fae:	68fb      	ldr	r3, [r7, #12]
 8007fb0:	2251      	movs	r2, #81	; 0x51
 8007fb2:	2101      	movs	r1, #1
 8007fb4:	5499      	strb	r1, [r3, r2]
    goto error;
 8007fb6:	e055      	b.n	8008064 <HAL_SPI_TransmitReceive_DMA+0x208>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8007fb8:	68fb      	ldr	r3, [r7, #12]
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	685a      	ldr	r2, [r3, #4]
 8007fbe:	68fb      	ldr	r3, [r7, #12]
 8007fc0:	681b      	ldr	r3, [r3, #0]
 8007fc2:	2101      	movs	r1, #1
 8007fc4:	430a      	orrs	r2, r1
 8007fc6:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 8007fc8:	68fb      	ldr	r3, [r7, #12]
 8007fca:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007fcc:	2200      	movs	r2, #0
 8007fce:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->hdmatx->XferCpltCallback     = NULL;
 8007fd0:	68fb      	ldr	r3, [r7, #12]
 8007fd2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007fd4:	2200      	movs	r2, #0
 8007fd6:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi->hdmatx->XferErrorCallback    = NULL;
 8007fd8:	68fb      	ldr	r3, [r7, #12]
 8007fda:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007fdc:	2200      	movs	r2, #0
 8007fde:	635a      	str	r2, [r3, #52]	; 0x34
  hspi->hdmatx->XferAbortCallback    = NULL;
 8007fe0:	68fb      	ldr	r3, [r7, #12]
 8007fe2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007fe4:	2200      	movs	r2, #0
 8007fe6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8007fe8:	68fb      	ldr	r3, [r7, #12]
 8007fea:	6c98      	ldr	r0, [r3, #72]	; 0x48
 8007fec:	68fb      	ldr	r3, [r7, #12]
 8007fee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007ff0:	0019      	movs	r1, r3
 8007ff2:	68fb      	ldr	r3, [r7, #12]
 8007ff4:	681b      	ldr	r3, [r3, #0]
 8007ff6:	330c      	adds	r3, #12
 8007ff8:	001a      	movs	r2, r3
                                 hspi->TxXferCount))
 8007ffa:	68fb      	ldr	r3, [r7, #12]
 8007ffc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007ffe:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8008000:	f7fd fc47 	bl	8005892 <HAL_DMA_Start_IT>
 8008004:	1e03      	subs	r3, r0, #0
 8008006:	d00e      	beq.n	8008026 <HAL_SPI_TransmitReceive_DMA+0x1ca>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8008008:	68fb      	ldr	r3, [r7, #12]
 800800a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800800c:	2210      	movs	r2, #16
 800800e:	431a      	orrs	r2, r3
 8008010:	68fb      	ldr	r3, [r7, #12]
 8008012:	655a      	str	r2, [r3, #84]	; 0x54
    errorcode = HAL_ERROR;
 8008014:	2317      	movs	r3, #23
 8008016:	18fb      	adds	r3, r7, r3
 8008018:	2201      	movs	r2, #1
 800801a:	701a      	strb	r2, [r3, #0]

    hspi->State = HAL_SPI_STATE_READY;
 800801c:	68fb      	ldr	r3, [r7, #12]
 800801e:	2251      	movs	r2, #81	; 0x51
 8008020:	2101      	movs	r1, #1
 8008022:	5499      	strb	r1, [r3, r2]
    goto error;
 8008024:	e01e      	b.n	8008064 <HAL_SPI_TransmitReceive_DMA+0x208>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008026:	68fb      	ldr	r3, [r7, #12]
 8008028:	681b      	ldr	r3, [r3, #0]
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	2240      	movs	r2, #64	; 0x40
 800802e:	4013      	ands	r3, r2
 8008030:	2b40      	cmp	r3, #64	; 0x40
 8008032:	d007      	beq.n	8008044 <HAL_SPI_TransmitReceive_DMA+0x1e8>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008034:	68fb      	ldr	r3, [r7, #12]
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	681a      	ldr	r2, [r3, #0]
 800803a:	68fb      	ldr	r3, [r7, #12]
 800803c:	681b      	ldr	r3, [r3, #0]
 800803e:	2140      	movs	r1, #64	; 0x40
 8008040:	430a      	orrs	r2, r1
 8008042:	601a      	str	r2, [r3, #0]
  }
  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8008044:	68fb      	ldr	r3, [r7, #12]
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	685a      	ldr	r2, [r3, #4]
 800804a:	68fb      	ldr	r3, [r7, #12]
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	2120      	movs	r1, #32
 8008050:	430a      	orrs	r2, r1
 8008052:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8008054:	68fb      	ldr	r3, [r7, #12]
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	685a      	ldr	r2, [r3, #4]
 800805a:	68fb      	ldr	r3, [r7, #12]
 800805c:	681b      	ldr	r3, [r3, #0]
 800805e:	2102      	movs	r1, #2
 8008060:	430a      	orrs	r2, r1
 8008062:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8008064:	68fb      	ldr	r3, [r7, #12]
 8008066:	2250      	movs	r2, #80	; 0x50
 8008068:	2100      	movs	r1, #0
 800806a:	5499      	strb	r1, [r3, r2]
  return errorcode;
 800806c:	2317      	movs	r3, #23
 800806e:	18fb      	adds	r3, r7, r3
 8008070:	781b      	ldrb	r3, [r3, #0]
}
 8008072:	0018      	movs	r0, r3
 8008074:	46bd      	mov	sp, r7
 8008076:	b006      	add	sp, #24
 8008078:	bd80      	pop	{r7, pc}
 800807a:	46c0      	nop			; (mov r8, r8)
 800807c:	0800840f 	.word	0x0800840f
 8008080:	080082cd 	.word	0x080082cd
 8008084:	0800842d 	.word	0x0800842d
 8008088:	0800837b 	.word	0x0800837b
 800808c:	0800844b 	.word	0x0800844b

08008090 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8008090:	b580      	push	{r7, lr}
 8008092:	b088      	sub	sp, #32
 8008094:	af00      	add	r7, sp, #0
 8008096:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	681b      	ldr	r3, [r3, #0]
 800809c:	685b      	ldr	r3, [r3, #4]
 800809e:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	681b      	ldr	r3, [r3, #0]
 80080a4:	689b      	ldr	r3, [r3, #8]
 80080a6:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80080a8:	69bb      	ldr	r3, [r7, #24]
 80080aa:	099b      	lsrs	r3, r3, #6
 80080ac:	001a      	movs	r2, r3
 80080ae:	2301      	movs	r3, #1
 80080b0:	4013      	ands	r3, r2
 80080b2:	d10f      	bne.n	80080d4 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80080b4:	69bb      	ldr	r3, [r7, #24]
 80080b6:	2201      	movs	r2, #1
 80080b8:	4013      	ands	r3, r2
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80080ba:	d00b      	beq.n	80080d4 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80080bc:	69fb      	ldr	r3, [r7, #28]
 80080be:	099b      	lsrs	r3, r3, #6
 80080c0:	001a      	movs	r2, r3
 80080c2:	2301      	movs	r3, #1
 80080c4:	4013      	ands	r3, r2
 80080c6:	d005      	beq.n	80080d4 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80080cc:	687a      	ldr	r2, [r7, #4]
 80080ce:	0010      	movs	r0, r2
 80080d0:	4798      	blx	r3
    return;
 80080d2:	e0d6      	b.n	8008282 <HAL_SPI_IRQHandler+0x1f2>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 80080d4:	69bb      	ldr	r3, [r7, #24]
 80080d6:	085b      	lsrs	r3, r3, #1
 80080d8:	001a      	movs	r2, r3
 80080da:	2301      	movs	r3, #1
 80080dc:	4013      	ands	r3, r2
 80080de:	d00b      	beq.n	80080f8 <HAL_SPI_IRQHandler+0x68>
 80080e0:	69fb      	ldr	r3, [r7, #28]
 80080e2:	09db      	lsrs	r3, r3, #7
 80080e4:	001a      	movs	r2, r3
 80080e6:	2301      	movs	r3, #1
 80080e8:	4013      	ands	r3, r2
 80080ea:	d005      	beq.n	80080f8 <HAL_SPI_IRQHandler+0x68>
  {
    hspi->TxISR(hspi);
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80080f0:	687a      	ldr	r2, [r7, #4]
 80080f2:	0010      	movs	r0, r2
 80080f4:	4798      	blx	r3
    return;
 80080f6:	e0c4      	b.n	8008282 <HAL_SPI_IRQHandler+0x1f2>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80080f8:	69bb      	ldr	r3, [r7, #24]
 80080fa:	095b      	lsrs	r3, r3, #5
 80080fc:	001a      	movs	r2, r3
 80080fe:	2301      	movs	r3, #1
 8008100:	4013      	ands	r3, r2
 8008102:	d10c      	bne.n	800811e <HAL_SPI_IRQHandler+0x8e>
 8008104:	69bb      	ldr	r3, [r7, #24]
 8008106:	099b      	lsrs	r3, r3, #6
 8008108:	001a      	movs	r2, r3
 800810a:	2301      	movs	r3, #1
 800810c:	4013      	ands	r3, r2
 800810e:	d106      	bne.n	800811e <HAL_SPI_IRQHandler+0x8e>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8008110:	69bb      	ldr	r3, [r7, #24]
 8008112:	0a1b      	lsrs	r3, r3, #8
 8008114:	001a      	movs	r2, r3
 8008116:	2301      	movs	r3, #1
 8008118:	4013      	ands	r3, r2
 800811a:	d100      	bne.n	800811e <HAL_SPI_IRQHandler+0x8e>
 800811c:	e0b1      	b.n	8008282 <HAL_SPI_IRQHandler+0x1f2>
 800811e:	69fb      	ldr	r3, [r7, #28]
 8008120:	095b      	lsrs	r3, r3, #5
 8008122:	001a      	movs	r2, r3
 8008124:	2301      	movs	r3, #1
 8008126:	4013      	ands	r3, r2
 8008128:	d100      	bne.n	800812c <HAL_SPI_IRQHandler+0x9c>
 800812a:	e0aa      	b.n	8008282 <HAL_SPI_IRQHandler+0x1f2>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800812c:	69bb      	ldr	r3, [r7, #24]
 800812e:	099b      	lsrs	r3, r3, #6
 8008130:	001a      	movs	r2, r3
 8008132:	2301      	movs	r3, #1
 8008134:	4013      	ands	r3, r2
 8008136:	d023      	beq.n	8008180 <HAL_SPI_IRQHandler+0xf0>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	2251      	movs	r2, #81	; 0x51
 800813c:	5c9b      	ldrb	r3, [r3, r2]
 800813e:	b2db      	uxtb	r3, r3
 8008140:	2b03      	cmp	r3, #3
 8008142:	d011      	beq.n	8008168 <HAL_SPI_IRQHandler+0xd8>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008148:	2204      	movs	r2, #4
 800814a:	431a      	orrs	r2, r3
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008150:	2300      	movs	r3, #0
 8008152:	617b      	str	r3, [r7, #20]
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	681b      	ldr	r3, [r3, #0]
 8008158:	68db      	ldr	r3, [r3, #12]
 800815a:	617b      	str	r3, [r7, #20]
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	689b      	ldr	r3, [r3, #8]
 8008162:	617b      	str	r3, [r7, #20]
 8008164:	697b      	ldr	r3, [r7, #20]
 8008166:	e00b      	b.n	8008180 <HAL_SPI_IRQHandler+0xf0>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008168:	2300      	movs	r3, #0
 800816a:	613b      	str	r3, [r7, #16]
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	681b      	ldr	r3, [r3, #0]
 8008170:	68db      	ldr	r3, [r3, #12]
 8008172:	613b      	str	r3, [r7, #16]
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	681b      	ldr	r3, [r3, #0]
 8008178:	689b      	ldr	r3, [r3, #8]
 800817a:	613b      	str	r3, [r7, #16]
 800817c:	693b      	ldr	r3, [r7, #16]
        return;
 800817e:	e080      	b.n	8008282 <HAL_SPI_IRQHandler+0x1f2>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8008180:	69bb      	ldr	r3, [r7, #24]
 8008182:	095b      	lsrs	r3, r3, #5
 8008184:	001a      	movs	r2, r3
 8008186:	2301      	movs	r3, #1
 8008188:	4013      	ands	r3, r2
 800818a:	d014      	beq.n	80081b6 <HAL_SPI_IRQHandler+0x126>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008190:	2201      	movs	r2, #1
 8008192:	431a      	orrs	r2, r3
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8008198:	2300      	movs	r3, #0
 800819a:	60fb      	str	r3, [r7, #12]
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	681b      	ldr	r3, [r3, #0]
 80081a0:	689b      	ldr	r3, [r3, #8]
 80081a2:	60fb      	str	r3, [r7, #12]
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	681a      	ldr	r2, [r3, #0]
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	2140      	movs	r1, #64	; 0x40
 80081b0:	438a      	bics	r2, r1
 80081b2:	601a      	str	r2, [r3, #0]
 80081b4:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 80081b6:	69bb      	ldr	r3, [r7, #24]
 80081b8:	0a1b      	lsrs	r3, r3, #8
 80081ba:	001a      	movs	r2, r3
 80081bc:	2301      	movs	r3, #1
 80081be:	4013      	ands	r3, r2
 80081c0:	d00c      	beq.n	80081dc <HAL_SPI_IRQHandler+0x14c>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80081c6:	2208      	movs	r2, #8
 80081c8:	431a      	orrs	r2, r3
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 80081ce:	2300      	movs	r3, #0
 80081d0:	60bb      	str	r3, [r7, #8]
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	681b      	ldr	r3, [r3, #0]
 80081d6:	689b      	ldr	r3, [r3, #8]
 80081d8:	60bb      	str	r3, [r7, #8]
 80081da:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80081e0:	2b00      	cmp	r3, #0
 80081e2:	d04d      	beq.n	8008280 <HAL_SPI_IRQHandler+0x1f0>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	681b      	ldr	r3, [r3, #0]
 80081e8:	685a      	ldr	r2, [r3, #4]
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	681b      	ldr	r3, [r3, #0]
 80081ee:	21e0      	movs	r1, #224	; 0xe0
 80081f0:	438a      	bics	r2, r1
 80081f2:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	2251      	movs	r2, #81	; 0x51
 80081f8:	2101      	movs	r1, #1
 80081fa:	5499      	strb	r1, [r3, r2]
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 80081fc:	69fb      	ldr	r3, [r7, #28]
 80081fe:	2202      	movs	r2, #2
 8008200:	4013      	ands	r3, r2
 8008202:	d103      	bne.n	800820c <HAL_SPI_IRQHandler+0x17c>
 8008204:	69fb      	ldr	r3, [r7, #28]
 8008206:	2201      	movs	r2, #1
 8008208:	4013      	ands	r3, r2
 800820a:	d032      	beq.n	8008272 <HAL_SPI_IRQHandler+0x1e2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	681b      	ldr	r3, [r3, #0]
 8008210:	685a      	ldr	r2, [r3, #4]
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	2103      	movs	r1, #3
 8008218:	438a      	bics	r2, r1
 800821a:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008220:	2b00      	cmp	r3, #0
 8008222:	d010      	beq.n	8008246 <HAL_SPI_IRQHandler+0x1b6>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008228:	4a17      	ldr	r2, [pc, #92]	; (8008288 <HAL_SPI_IRQHandler+0x1f8>)
 800822a:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008230:	0018      	movs	r0, r3
 8008232:	f7fd fbd4 	bl	80059de <HAL_DMA_Abort_IT>
 8008236:	1e03      	subs	r3, r0, #0
 8008238:	d005      	beq.n	8008246 <HAL_SPI_IRQHandler+0x1b6>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800823e:	2240      	movs	r2, #64	; 0x40
 8008240:	431a      	orrs	r2, r3
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800824a:	2b00      	cmp	r3, #0
 800824c:	d016      	beq.n	800827c <HAL_SPI_IRQHandler+0x1ec>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008252:	4a0d      	ldr	r2, [pc, #52]	; (8008288 <HAL_SPI_IRQHandler+0x1f8>)
 8008254:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800825a:	0018      	movs	r0, r3
 800825c:	f7fd fbbf 	bl	80059de <HAL_DMA_Abort_IT>
 8008260:	1e03      	subs	r3, r0, #0
 8008262:	d00b      	beq.n	800827c <HAL_SPI_IRQHandler+0x1ec>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008268:	2240      	movs	r2, #64	; 0x40
 800826a:	431a      	orrs	r2, r3
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 8008270:	e004      	b.n	800827c <HAL_SPI_IRQHandler+0x1ec>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	0018      	movs	r0, r3
 8008276:	f000 f821 	bl	80082bc <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800827a:	e000      	b.n	800827e <HAL_SPI_IRQHandler+0x1ee>
        if (hspi->hdmatx != NULL)
 800827c:	46c0      	nop			; (mov r8, r8)
    return;
 800827e:	46c0      	nop			; (mov r8, r8)
 8008280:	46c0      	nop			; (mov r8, r8)
  }
}
 8008282:	46bd      	mov	sp, r7
 8008284:	b008      	add	sp, #32
 8008286:	bd80      	pop	{r7, pc}
 8008288:	0800848d 	.word	0x0800848d

0800828c <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800828c:	b580      	push	{r7, lr}
 800828e:	b082      	sub	sp, #8
 8008290:	af00      	add	r7, sp, #0
 8008292:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 8008294:	46c0      	nop			; (mov r8, r8)
 8008296:	46bd      	mov	sp, r7
 8008298:	b002      	add	sp, #8
 800829a:	bd80      	pop	{r7, pc}

0800829c <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800829c:	b580      	push	{r7, lr}
 800829e:	b082      	sub	sp, #8
 80082a0:	af00      	add	r7, sp, #0
 80082a2:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 80082a4:	46c0      	nop			; (mov r8, r8)
 80082a6:	46bd      	mov	sp, r7
 80082a8:	b002      	add	sp, #8
 80082aa:	bd80      	pop	{r7, pc}

080082ac <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 80082ac:	b580      	push	{r7, lr}
 80082ae:	b082      	sub	sp, #8
 80082b0:	af00      	add	r7, sp, #0
 80082b2:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 80082b4:	46c0      	nop			; (mov r8, r8)
 80082b6:	46bd      	mov	sp, r7
 80082b8:	b002      	add	sp, #8
 80082ba:	bd80      	pop	{r7, pc}

080082bc <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80082bc:	b580      	push	{r7, lr}
 80082be:	b082      	sub	sp, #8
 80082c0:	af00      	add	r7, sp, #0
 80082c2:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 80082c4:	46c0      	nop			; (mov r8, r8)
 80082c6:	46bd      	mov	sp, r7
 80082c8:	b002      	add	sp, #8
 80082ca:	bd80      	pop	{r7, pc}

080082cc <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80082cc:	b580      	push	{r7, lr}
 80082ce:	b084      	sub	sp, #16
 80082d0:	af00      	add	r7, sp, #0
 80082d2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80082d8:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80082da:	f7fd f90f 	bl	80054fc <HAL_GetTick>
 80082de:	0003      	movs	r3, r0
 80082e0:	60bb      	str	r3, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	681b      	ldr	r3, [r3, #0]
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	2220      	movs	r2, #32
 80082ea:	4013      	ands	r3, r2
 80082ec:	2b20      	cmp	r3, #32
 80082ee:	d03d      	beq.n	800836c <SPI_DMAReceiveCplt+0xa0>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 80082f0:	68fb      	ldr	r3, [r7, #12]
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	685a      	ldr	r2, [r3, #4]
 80082f6:	68fb      	ldr	r3, [r7, #12]
 80082f8:	681b      	ldr	r3, [r3, #0]
 80082fa:	2120      	movs	r1, #32
 80082fc:	438a      	bics	r2, r1
 80082fe:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8008300:	68fb      	ldr	r3, [r7, #12]
 8008302:	689b      	ldr	r3, [r3, #8]
 8008304:	2b00      	cmp	r3, #0
 8008306:	d10e      	bne.n	8008326 <SPI_DMAReceiveCplt+0x5a>
 8008308:	68fb      	ldr	r3, [r7, #12]
 800830a:	685a      	ldr	r2, [r3, #4]
 800830c:	2382      	movs	r3, #130	; 0x82
 800830e:	005b      	lsls	r3, r3, #1
 8008310:	429a      	cmp	r2, r3
 8008312:	d108      	bne.n	8008326 <SPI_DMAReceiveCplt+0x5a>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8008314:	68fb      	ldr	r3, [r7, #12]
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	685a      	ldr	r2, [r3, #4]
 800831a:	68fb      	ldr	r3, [r7, #12]
 800831c:	681b      	ldr	r3, [r3, #0]
 800831e:	2103      	movs	r1, #3
 8008320:	438a      	bics	r2, r1
 8008322:	605a      	str	r2, [r3, #4]
 8008324:	e007      	b.n	8008336 <SPI_DMAReceiveCplt+0x6a>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8008326:	68fb      	ldr	r3, [r7, #12]
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	685a      	ldr	r2, [r3, #4]
 800832c:	68fb      	ldr	r3, [r7, #12]
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	2101      	movs	r1, #1
 8008332:	438a      	bics	r2, r1
 8008334:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8008336:	68ba      	ldr	r2, [r7, #8]
 8008338:	68fb      	ldr	r3, [r7, #12]
 800833a:	2164      	movs	r1, #100	; 0x64
 800833c:	0018      	movs	r0, r3
 800833e:	f000 f949 	bl	80085d4 <SPI_EndRxTransaction>
 8008342:	1e03      	subs	r3, r0, #0
 8008344:	d002      	beq.n	800834c <SPI_DMAReceiveCplt+0x80>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008346:	68fb      	ldr	r3, [r7, #12]
 8008348:	2220      	movs	r2, #32
 800834a:	655a      	str	r2, [r3, #84]	; 0x54
    }

    hspi->RxXferCount = 0U;
 800834c:	68fb      	ldr	r3, [r7, #12]
 800834e:	2200      	movs	r2, #0
 8008350:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8008352:	68fb      	ldr	r3, [r7, #12]
 8008354:	2251      	movs	r2, #81	; 0x51
 8008356:	2101      	movs	r1, #1
 8008358:	5499      	strb	r1, [r3, r2]
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800835a:	68fb      	ldr	r3, [r7, #12]
 800835c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800835e:	2b00      	cmp	r3, #0
 8008360:	d004      	beq.n	800836c <SPI_DMAReceiveCplt+0xa0>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8008362:	68fb      	ldr	r3, [r7, #12]
 8008364:	0018      	movs	r0, r3
 8008366:	f7ff ffa9 	bl	80082bc <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800836a:	e003      	b.n	8008374 <SPI_DMAReceiveCplt+0xa8>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 800836c:	68fb      	ldr	r3, [r7, #12]
 800836e:	0018      	movs	r0, r3
 8008370:	f7fc f950 	bl	8004614 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8008374:	46bd      	mov	sp, r7
 8008376:	b004      	add	sp, #16
 8008378:	bd80      	pop	{r7, pc}

0800837a <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800837a:	b580      	push	{r7, lr}
 800837c:	b084      	sub	sp, #16
 800837e:	af00      	add	r7, sp, #0
 8008380:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008386:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008388:	f7fd f8b8 	bl	80054fc <HAL_GetTick>
 800838c:	0003      	movs	r3, r0
 800838e:	60bb      	str	r3, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	2220      	movs	r2, #32
 8008398:	4013      	ands	r3, r2
 800839a:	2b20      	cmp	r3, #32
 800839c:	d030      	beq.n	8008400 <SPI_DMATransmitReceiveCplt+0x86>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800839e:	68fb      	ldr	r3, [r7, #12]
 80083a0:	681b      	ldr	r3, [r3, #0]
 80083a2:	685a      	ldr	r2, [r3, #4]
 80083a4:	68fb      	ldr	r3, [r7, #12]
 80083a6:	681b      	ldr	r3, [r3, #0]
 80083a8:	2120      	movs	r1, #32
 80083aa:	438a      	bics	r2, r1
 80083ac:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80083ae:	68ba      	ldr	r2, [r7, #8]
 80083b0:	68fb      	ldr	r3, [r7, #12]
 80083b2:	2164      	movs	r1, #100	; 0x64
 80083b4:	0018      	movs	r0, r3
 80083b6:	f000 f977 	bl	80086a8 <SPI_EndRxTxTransaction>
 80083ba:	1e03      	subs	r3, r0, #0
 80083bc:	d005      	beq.n	80083ca <SPI_DMATransmitReceiveCplt+0x50>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80083be:	68fb      	ldr	r3, [r7, #12]
 80083c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80083c2:	2220      	movs	r2, #32
 80083c4:	431a      	orrs	r2, r3
 80083c6:	68fb      	ldr	r3, [r7, #12]
 80083c8:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80083ca:	68fb      	ldr	r3, [r7, #12]
 80083cc:	681b      	ldr	r3, [r3, #0]
 80083ce:	685a      	ldr	r2, [r3, #4]
 80083d0:	68fb      	ldr	r3, [r7, #12]
 80083d2:	681b      	ldr	r3, [r3, #0]
 80083d4:	2103      	movs	r1, #3
 80083d6:	438a      	bics	r2, r1
 80083d8:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 80083da:	68fb      	ldr	r3, [r7, #12]
 80083dc:	2200      	movs	r2, #0
 80083de:	86da      	strh	r2, [r3, #54]	; 0x36
    hspi->RxXferCount = 0U;
 80083e0:	68fb      	ldr	r3, [r7, #12]
 80083e2:	2200      	movs	r2, #0
 80083e4:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 80083e6:	68fb      	ldr	r3, [r7, #12]
 80083e8:	2251      	movs	r2, #81	; 0x51
 80083ea:	2101      	movs	r1, #1
 80083ec:	5499      	strb	r1, [r3, r2]
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80083ee:	68fb      	ldr	r3, [r7, #12]
 80083f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80083f2:	2b00      	cmp	r3, #0
 80083f4:	d004      	beq.n	8008400 <SPI_DMATransmitReceiveCplt+0x86>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 80083f6:	68fb      	ldr	r3, [r7, #12]
 80083f8:	0018      	movs	r0, r3
 80083fa:	f7ff ff5f 	bl	80082bc <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 80083fe:	e003      	b.n	8008408 <SPI_DMATransmitReceiveCplt+0x8e>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 8008400:	68fb      	ldr	r3, [r7, #12]
 8008402:	0018      	movs	r0, r3
 8008404:	f7ff ff42 	bl	800828c <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8008408:	46bd      	mov	sp, r7
 800840a:	b004      	add	sp, #16
 800840c:	bd80      	pop	{r7, pc}

0800840e <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800840e:	b580      	push	{r7, lr}
 8008410:	b084      	sub	sp, #16
 8008412:	af00      	add	r7, sp, #0
 8008414:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800841a:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 800841c:	68fb      	ldr	r3, [r7, #12]
 800841e:	0018      	movs	r0, r3
 8008420:	f7ff ff3c 	bl	800829c <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8008424:	46c0      	nop			; (mov r8, r8)
 8008426:	46bd      	mov	sp, r7
 8008428:	b004      	add	sp, #16
 800842a:	bd80      	pop	{r7, pc}

0800842c <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800842c:	b580      	push	{r7, lr}
 800842e:	b084      	sub	sp, #16
 8008430:	af00      	add	r7, sp, #0
 8008432:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008438:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 800843a:	68fb      	ldr	r3, [r7, #12]
 800843c:	0018      	movs	r0, r3
 800843e:	f7ff ff35 	bl	80082ac <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8008442:	46c0      	nop			; (mov r8, r8)
 8008444:	46bd      	mov	sp, r7
 8008446:	b004      	add	sp, #16
 8008448:	bd80      	pop	{r7, pc}

0800844a <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 800844a:	b580      	push	{r7, lr}
 800844c:	b084      	sub	sp, #16
 800844e:	af00      	add	r7, sp, #0
 8008450:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008456:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8008458:	68fb      	ldr	r3, [r7, #12]
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	685a      	ldr	r2, [r3, #4]
 800845e:	68fb      	ldr	r3, [r7, #12]
 8008460:	681b      	ldr	r3, [r3, #0]
 8008462:	2103      	movs	r1, #3
 8008464:	438a      	bics	r2, r1
 8008466:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8008468:	68fb      	ldr	r3, [r7, #12]
 800846a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800846c:	2210      	movs	r2, #16
 800846e:	431a      	orrs	r2, r3
 8008470:	68fb      	ldr	r3, [r7, #12]
 8008472:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8008474:	68fb      	ldr	r3, [r7, #12]
 8008476:	2251      	movs	r2, #81	; 0x51
 8008478:	2101      	movs	r1, #1
 800847a:	5499      	strb	r1, [r3, r2]
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800847c:	68fb      	ldr	r3, [r7, #12]
 800847e:	0018      	movs	r0, r3
 8008480:	f7ff ff1c 	bl	80082bc <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8008484:	46c0      	nop			; (mov r8, r8)
 8008486:	46bd      	mov	sp, r7
 8008488:	b004      	add	sp, #16
 800848a:	bd80      	pop	{r7, pc}

0800848c <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800848c:	b580      	push	{r7, lr}
 800848e:	b084      	sub	sp, #16
 8008490:	af00      	add	r7, sp, #0
 8008492:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008498:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800849a:	68fb      	ldr	r3, [r7, #12]
 800849c:	2200      	movs	r2, #0
 800849e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 80084a0:	68fb      	ldr	r3, [r7, #12]
 80084a2:	2200      	movs	r2, #0
 80084a4:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80084a6:	68fb      	ldr	r3, [r7, #12]
 80084a8:	0018      	movs	r0, r3
 80084aa:	f7ff ff07 	bl	80082bc <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80084ae:	46c0      	nop			; (mov r8, r8)
 80084b0:	46bd      	mov	sp, r7
 80084b2:	b004      	add	sp, #16
 80084b4:	bd80      	pop	{r7, pc}
	...

080084b8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80084b8:	b580      	push	{r7, lr}
 80084ba:	b088      	sub	sp, #32
 80084bc:	af00      	add	r7, sp, #0
 80084be:	60f8      	str	r0, [r7, #12]
 80084c0:	60b9      	str	r1, [r7, #8]
 80084c2:	603b      	str	r3, [r7, #0]
 80084c4:	1dfb      	adds	r3, r7, #7
 80084c6:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80084c8:	f7fd f818 	bl	80054fc <HAL_GetTick>
 80084cc:	0002      	movs	r2, r0
 80084ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80084d0:	1a9b      	subs	r3, r3, r2
 80084d2:	683a      	ldr	r2, [r7, #0]
 80084d4:	18d3      	adds	r3, r2, r3
 80084d6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80084d8:	f7fd f810 	bl	80054fc <HAL_GetTick>
 80084dc:	0003      	movs	r3, r0
 80084de:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80084e0:	4b3a      	ldr	r3, [pc, #232]	; (80085cc <SPI_WaitFlagStateUntilTimeout+0x114>)
 80084e2:	681b      	ldr	r3, [r3, #0]
 80084e4:	015b      	lsls	r3, r3, #5
 80084e6:	0d1b      	lsrs	r3, r3, #20
 80084e8:	69fa      	ldr	r2, [r7, #28]
 80084ea:	4353      	muls	r3, r2
 80084ec:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80084ee:	e058      	b.n	80085a2 <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 80084f0:	683b      	ldr	r3, [r7, #0]
 80084f2:	3301      	adds	r3, #1
 80084f4:	d055      	beq.n	80085a2 <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80084f6:	f7fd f801 	bl	80054fc <HAL_GetTick>
 80084fa:	0002      	movs	r2, r0
 80084fc:	69bb      	ldr	r3, [r7, #24]
 80084fe:	1ad3      	subs	r3, r2, r3
 8008500:	69fa      	ldr	r2, [r7, #28]
 8008502:	429a      	cmp	r2, r3
 8008504:	d902      	bls.n	800850c <SPI_WaitFlagStateUntilTimeout+0x54>
 8008506:	69fb      	ldr	r3, [r7, #28]
 8008508:	2b00      	cmp	r3, #0
 800850a:	d142      	bne.n	8008592 <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800850c:	68fb      	ldr	r3, [r7, #12]
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	685a      	ldr	r2, [r3, #4]
 8008512:	68fb      	ldr	r3, [r7, #12]
 8008514:	681b      	ldr	r3, [r3, #0]
 8008516:	21e0      	movs	r1, #224	; 0xe0
 8008518:	438a      	bics	r2, r1
 800851a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800851c:	68fb      	ldr	r3, [r7, #12]
 800851e:	685a      	ldr	r2, [r3, #4]
 8008520:	2382      	movs	r3, #130	; 0x82
 8008522:	005b      	lsls	r3, r3, #1
 8008524:	429a      	cmp	r2, r3
 8008526:	d113      	bne.n	8008550 <SPI_WaitFlagStateUntilTimeout+0x98>
 8008528:	68fb      	ldr	r3, [r7, #12]
 800852a:	689a      	ldr	r2, [r3, #8]
 800852c:	2380      	movs	r3, #128	; 0x80
 800852e:	021b      	lsls	r3, r3, #8
 8008530:	429a      	cmp	r2, r3
 8008532:	d005      	beq.n	8008540 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008534:	68fb      	ldr	r3, [r7, #12]
 8008536:	689a      	ldr	r2, [r3, #8]
 8008538:	2380      	movs	r3, #128	; 0x80
 800853a:	00db      	lsls	r3, r3, #3
 800853c:	429a      	cmp	r2, r3
 800853e:	d107      	bne.n	8008550 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008540:	68fb      	ldr	r3, [r7, #12]
 8008542:	681b      	ldr	r3, [r3, #0]
 8008544:	681a      	ldr	r2, [r3, #0]
 8008546:	68fb      	ldr	r3, [r7, #12]
 8008548:	681b      	ldr	r3, [r3, #0]
 800854a:	2140      	movs	r1, #64	; 0x40
 800854c:	438a      	bics	r2, r1
 800854e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008550:	68fb      	ldr	r3, [r7, #12]
 8008552:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008554:	2380      	movs	r3, #128	; 0x80
 8008556:	019b      	lsls	r3, r3, #6
 8008558:	429a      	cmp	r2, r3
 800855a:	d110      	bne.n	800857e <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 800855c:	68fb      	ldr	r3, [r7, #12]
 800855e:	681b      	ldr	r3, [r3, #0]
 8008560:	681a      	ldr	r2, [r3, #0]
 8008562:	68fb      	ldr	r3, [r7, #12]
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	491a      	ldr	r1, [pc, #104]	; (80085d0 <SPI_WaitFlagStateUntilTimeout+0x118>)
 8008568:	400a      	ands	r2, r1
 800856a:	601a      	str	r2, [r3, #0]
 800856c:	68fb      	ldr	r3, [r7, #12]
 800856e:	681b      	ldr	r3, [r3, #0]
 8008570:	681a      	ldr	r2, [r3, #0]
 8008572:	68fb      	ldr	r3, [r7, #12]
 8008574:	681b      	ldr	r3, [r3, #0]
 8008576:	2180      	movs	r1, #128	; 0x80
 8008578:	0189      	lsls	r1, r1, #6
 800857a:	430a      	orrs	r2, r1
 800857c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800857e:	68fb      	ldr	r3, [r7, #12]
 8008580:	2251      	movs	r2, #81	; 0x51
 8008582:	2101      	movs	r1, #1
 8008584:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8008586:	68fb      	ldr	r3, [r7, #12]
 8008588:	2250      	movs	r2, #80	; 0x50
 800858a:	2100      	movs	r1, #0
 800858c:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800858e:	2303      	movs	r3, #3
 8008590:	e017      	b.n	80085c2 <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8008592:	697b      	ldr	r3, [r7, #20]
 8008594:	2b00      	cmp	r3, #0
 8008596:	d101      	bne.n	800859c <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 8008598:	2300      	movs	r3, #0
 800859a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800859c:	697b      	ldr	r3, [r7, #20]
 800859e:	3b01      	subs	r3, #1
 80085a0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80085a2:	68fb      	ldr	r3, [r7, #12]
 80085a4:	681b      	ldr	r3, [r3, #0]
 80085a6:	689b      	ldr	r3, [r3, #8]
 80085a8:	68ba      	ldr	r2, [r7, #8]
 80085aa:	4013      	ands	r3, r2
 80085ac:	68ba      	ldr	r2, [r7, #8]
 80085ae:	1ad3      	subs	r3, r2, r3
 80085b0:	425a      	negs	r2, r3
 80085b2:	4153      	adcs	r3, r2
 80085b4:	b2db      	uxtb	r3, r3
 80085b6:	001a      	movs	r2, r3
 80085b8:	1dfb      	adds	r3, r7, #7
 80085ba:	781b      	ldrb	r3, [r3, #0]
 80085bc:	429a      	cmp	r2, r3
 80085be:	d197      	bne.n	80084f0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80085c0:	2300      	movs	r3, #0
}
 80085c2:	0018      	movs	r0, r3
 80085c4:	46bd      	mov	sp, r7
 80085c6:	b008      	add	sp, #32
 80085c8:	bd80      	pop	{r7, pc}
 80085ca:	46c0      	nop			; (mov r8, r8)
 80085cc:	2000018c 	.word	0x2000018c
 80085d0:	ffffdfff 	.word	0xffffdfff

080085d4 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80085d4:	b580      	push	{r7, lr}
 80085d6:	b086      	sub	sp, #24
 80085d8:	af02      	add	r7, sp, #8
 80085da:	60f8      	str	r0, [r7, #12]
 80085dc:	60b9      	str	r1, [r7, #8]
 80085de:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80085e0:	68fb      	ldr	r3, [r7, #12]
 80085e2:	685a      	ldr	r2, [r3, #4]
 80085e4:	2382      	movs	r3, #130	; 0x82
 80085e6:	005b      	lsls	r3, r3, #1
 80085e8:	429a      	cmp	r2, r3
 80085ea:	d113      	bne.n	8008614 <SPI_EndRxTransaction+0x40>
 80085ec:	68fb      	ldr	r3, [r7, #12]
 80085ee:	689a      	ldr	r2, [r3, #8]
 80085f0:	2380      	movs	r3, #128	; 0x80
 80085f2:	021b      	lsls	r3, r3, #8
 80085f4:	429a      	cmp	r2, r3
 80085f6:	d005      	beq.n	8008604 <SPI_EndRxTransaction+0x30>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80085f8:	68fb      	ldr	r3, [r7, #12]
 80085fa:	689a      	ldr	r2, [r3, #8]
 80085fc:	2380      	movs	r3, #128	; 0x80
 80085fe:	00db      	lsls	r3, r3, #3
 8008600:	429a      	cmp	r2, r3
 8008602:	d107      	bne.n	8008614 <SPI_EndRxTransaction+0x40>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8008604:	68fb      	ldr	r3, [r7, #12]
 8008606:	681b      	ldr	r3, [r3, #0]
 8008608:	681a      	ldr	r2, [r3, #0]
 800860a:	68fb      	ldr	r3, [r7, #12]
 800860c:	681b      	ldr	r3, [r3, #0]
 800860e:	2140      	movs	r1, #64	; 0x40
 8008610:	438a      	bics	r2, r1
 8008612:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008614:	68fb      	ldr	r3, [r7, #12]
 8008616:	685a      	ldr	r2, [r3, #4]
 8008618:	2382      	movs	r3, #130	; 0x82
 800861a:	005b      	lsls	r3, r3, #1
 800861c:	429a      	cmp	r2, r3
 800861e:	d12b      	bne.n	8008678 <SPI_EndRxTransaction+0xa4>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8008620:	68fb      	ldr	r3, [r7, #12]
 8008622:	689a      	ldr	r2, [r3, #8]
 8008624:	2380      	movs	r3, #128	; 0x80
 8008626:	00db      	lsls	r3, r3, #3
 8008628:	429a      	cmp	r2, r3
 800862a:	d012      	beq.n	8008652 <SPI_EndRxTransaction+0x7e>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800862c:	68ba      	ldr	r2, [r7, #8]
 800862e:	68f8      	ldr	r0, [r7, #12]
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	9300      	str	r3, [sp, #0]
 8008634:	0013      	movs	r3, r2
 8008636:	2200      	movs	r2, #0
 8008638:	2180      	movs	r1, #128	; 0x80
 800863a:	f7ff ff3d 	bl	80084b8 <SPI_WaitFlagStateUntilTimeout>
 800863e:	1e03      	subs	r3, r0, #0
 8008640:	d02d      	beq.n	800869e <SPI_EndRxTransaction+0xca>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008642:	68fb      	ldr	r3, [r7, #12]
 8008644:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008646:	2220      	movs	r2, #32
 8008648:	431a      	orrs	r2, r3
 800864a:	68fb      	ldr	r3, [r7, #12]
 800864c:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800864e:	2303      	movs	r3, #3
 8008650:	e026      	b.n	80086a0 <SPI_EndRxTransaction+0xcc>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8008652:	68ba      	ldr	r2, [r7, #8]
 8008654:	68f8      	ldr	r0, [r7, #12]
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	9300      	str	r3, [sp, #0]
 800865a:	0013      	movs	r3, r2
 800865c:	2200      	movs	r2, #0
 800865e:	2101      	movs	r1, #1
 8008660:	f7ff ff2a 	bl	80084b8 <SPI_WaitFlagStateUntilTimeout>
 8008664:	1e03      	subs	r3, r0, #0
 8008666:	d01a      	beq.n	800869e <SPI_EndRxTransaction+0xca>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008668:	68fb      	ldr	r3, [r7, #12]
 800866a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800866c:	2220      	movs	r2, #32
 800866e:	431a      	orrs	r2, r3
 8008670:	68fb      	ldr	r3, [r7, #12]
 8008672:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8008674:	2303      	movs	r3, #3
 8008676:	e013      	b.n	80086a0 <SPI_EndRxTransaction+0xcc>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8008678:	68ba      	ldr	r2, [r7, #8]
 800867a:	68f8      	ldr	r0, [r7, #12]
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	9300      	str	r3, [sp, #0]
 8008680:	0013      	movs	r3, r2
 8008682:	2200      	movs	r2, #0
 8008684:	2101      	movs	r1, #1
 8008686:	f7ff ff17 	bl	80084b8 <SPI_WaitFlagStateUntilTimeout>
 800868a:	1e03      	subs	r3, r0, #0
 800868c:	d007      	beq.n	800869e <SPI_EndRxTransaction+0xca>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800868e:	68fb      	ldr	r3, [r7, #12]
 8008690:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008692:	2220      	movs	r2, #32
 8008694:	431a      	orrs	r2, r3
 8008696:	68fb      	ldr	r3, [r7, #12]
 8008698:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800869a:	2303      	movs	r3, #3
 800869c:	e000      	b.n	80086a0 <SPI_EndRxTransaction+0xcc>
    }
  }
  return HAL_OK;
 800869e:	2300      	movs	r3, #0
}
 80086a0:	0018      	movs	r0, r3
 80086a2:	46bd      	mov	sp, r7
 80086a4:	b004      	add	sp, #16
 80086a6:	bd80      	pop	{r7, pc}

080086a8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80086a8:	b580      	push	{r7, lr}
 80086aa:	b088      	sub	sp, #32
 80086ac:	af02      	add	r7, sp, #8
 80086ae:	60f8      	str	r0, [r7, #12]
 80086b0:	60b9      	str	r1, [r7, #8]
 80086b2:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80086b4:	4b1d      	ldr	r3, [pc, #116]	; (800872c <SPI_EndRxTxTransaction+0x84>)
 80086b6:	681b      	ldr	r3, [r3, #0]
 80086b8:	491d      	ldr	r1, [pc, #116]	; (8008730 <SPI_EndRxTxTransaction+0x88>)
 80086ba:	0018      	movs	r0, r3
 80086bc:	f7f7 fd3a 	bl	8000134 <__udivsi3>
 80086c0:	0003      	movs	r3, r0
 80086c2:	001a      	movs	r2, r3
 80086c4:	0013      	movs	r3, r2
 80086c6:	015b      	lsls	r3, r3, #5
 80086c8:	1a9b      	subs	r3, r3, r2
 80086ca:	009b      	lsls	r3, r3, #2
 80086cc:	189b      	adds	r3, r3, r2
 80086ce:	00db      	lsls	r3, r3, #3
 80086d0:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80086d2:	68fb      	ldr	r3, [r7, #12]
 80086d4:	685a      	ldr	r2, [r3, #4]
 80086d6:	2382      	movs	r3, #130	; 0x82
 80086d8:	005b      	lsls	r3, r3, #1
 80086da:	429a      	cmp	r2, r3
 80086dc:	d112      	bne.n	8008704 <SPI_EndRxTxTransaction+0x5c>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80086de:	68ba      	ldr	r2, [r7, #8]
 80086e0:	68f8      	ldr	r0, [r7, #12]
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	9300      	str	r3, [sp, #0]
 80086e6:	0013      	movs	r3, r2
 80086e8:	2200      	movs	r2, #0
 80086ea:	2180      	movs	r1, #128	; 0x80
 80086ec:	f7ff fee4 	bl	80084b8 <SPI_WaitFlagStateUntilTimeout>
 80086f0:	1e03      	subs	r3, r0, #0
 80086f2:	d016      	beq.n	8008722 <SPI_EndRxTxTransaction+0x7a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80086f4:	68fb      	ldr	r3, [r7, #12]
 80086f6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80086f8:	2220      	movs	r2, #32
 80086fa:	431a      	orrs	r2, r3
 80086fc:	68fb      	ldr	r3, [r7, #12]
 80086fe:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8008700:	2303      	movs	r3, #3
 8008702:	e00f      	b.n	8008724 <SPI_EndRxTxTransaction+0x7c>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8008704:	697b      	ldr	r3, [r7, #20]
 8008706:	2b00      	cmp	r3, #0
 8008708:	d00a      	beq.n	8008720 <SPI_EndRxTxTransaction+0x78>
      {
        break;
      }
      count--;
 800870a:	697b      	ldr	r3, [r7, #20]
 800870c:	3b01      	subs	r3, #1
 800870e:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8008710:	68fb      	ldr	r3, [r7, #12]
 8008712:	681b      	ldr	r3, [r3, #0]
 8008714:	689b      	ldr	r3, [r3, #8]
 8008716:	2280      	movs	r2, #128	; 0x80
 8008718:	4013      	ands	r3, r2
 800871a:	2b80      	cmp	r3, #128	; 0x80
 800871c:	d0f2      	beq.n	8008704 <SPI_EndRxTxTransaction+0x5c>
 800871e:	e000      	b.n	8008722 <SPI_EndRxTxTransaction+0x7a>
        break;
 8008720:	46c0      	nop			; (mov r8, r8)
  }

  return HAL_OK;
 8008722:	2300      	movs	r3, #0
}
 8008724:	0018      	movs	r0, r3
 8008726:	46bd      	mov	sp, r7
 8008728:	b006      	add	sp, #24
 800872a:	bd80      	pop	{r7, pc}
 800872c:	2000018c 	.word	0x2000018c
 8008730:	016e3600 	.word	0x016e3600

08008734 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008734:	b580      	push	{r7, lr}
 8008736:	b082      	sub	sp, #8
 8008738:	af00      	add	r7, sp, #0
 800873a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	2b00      	cmp	r3, #0
 8008740:	d101      	bne.n	8008746 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008742:	2301      	movs	r3, #1
 8008744:	e044      	b.n	80087d0 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800874a:	2b00      	cmp	r3, #0
 800874c:	d107      	bne.n	800875e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	2274      	movs	r2, #116	; 0x74
 8008752:	2100      	movs	r1, #0
 8008754:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	0018      	movs	r0, r3
 800875a:	f7fc fac1 	bl	8004ce0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	2224      	movs	r2, #36	; 0x24
 8008762:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	681b      	ldr	r3, [r3, #0]
 8008768:	681a      	ldr	r2, [r3, #0]
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	681b      	ldr	r3, [r3, #0]
 800876e:	2101      	movs	r1, #1
 8008770:	438a      	bics	r2, r1
 8008772:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	0018      	movs	r0, r3
 8008778:	f000 fcdc 	bl	8009134 <UART_SetConfig>
 800877c:	0003      	movs	r3, r0
 800877e:	2b01      	cmp	r3, #1
 8008780:	d101      	bne.n	8008786 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8008782:	2301      	movs	r3, #1
 8008784:	e024      	b.n	80087d0 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800878a:	2b00      	cmp	r3, #0
 800878c:	d003      	beq.n	8008796 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	0018      	movs	r0, r3
 8008792:	f000 ff8b 	bl	80096ac <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	681b      	ldr	r3, [r3, #0]
 800879a:	685a      	ldr	r2, [r3, #4]
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	681b      	ldr	r3, [r3, #0]
 80087a0:	490d      	ldr	r1, [pc, #52]	; (80087d8 <HAL_UART_Init+0xa4>)
 80087a2:	400a      	ands	r2, r1
 80087a4:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	681b      	ldr	r3, [r3, #0]
 80087aa:	689a      	ldr	r2, [r3, #8]
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	681b      	ldr	r3, [r3, #0]
 80087b0:	212a      	movs	r1, #42	; 0x2a
 80087b2:	438a      	bics	r2, r1
 80087b4:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	681b      	ldr	r3, [r3, #0]
 80087ba:	681a      	ldr	r2, [r3, #0]
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	681b      	ldr	r3, [r3, #0]
 80087c0:	2101      	movs	r1, #1
 80087c2:	430a      	orrs	r2, r1
 80087c4:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	0018      	movs	r0, r3
 80087ca:	f001 f823 	bl	8009814 <UART_CheckIdleState>
 80087ce:	0003      	movs	r3, r0
}
 80087d0:	0018      	movs	r0, r3
 80087d2:	46bd      	mov	sp, r7
 80087d4:	b002      	add	sp, #8
 80087d6:	bd80      	pop	{r7, pc}
 80087d8:	ffffb7ff 	.word	0xffffb7ff

080087dc <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80087dc:	b580      	push	{r7, lr}
 80087de:	b08a      	sub	sp, #40	; 0x28
 80087e0:	af02      	add	r7, sp, #8
 80087e2:	60f8      	str	r0, [r7, #12]
 80087e4:	60b9      	str	r1, [r7, #8]
 80087e6:	603b      	str	r3, [r7, #0]
 80087e8:	1dbb      	adds	r3, r7, #6
 80087ea:	801a      	strh	r2, [r3, #0]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80087ec:	68fb      	ldr	r3, [r7, #12]
 80087ee:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80087f0:	2b20      	cmp	r3, #32
 80087f2:	d000      	beq.n	80087f6 <HAL_UART_Transmit+0x1a>
 80087f4:	e095      	b.n	8008922 <HAL_UART_Transmit+0x146>
  {
    if ((pData == NULL) || (Size == 0U))
 80087f6:	68bb      	ldr	r3, [r7, #8]
 80087f8:	2b00      	cmp	r3, #0
 80087fa:	d003      	beq.n	8008804 <HAL_UART_Transmit+0x28>
 80087fc:	1dbb      	adds	r3, r7, #6
 80087fe:	881b      	ldrh	r3, [r3, #0]
 8008800:	2b00      	cmp	r3, #0
 8008802:	d101      	bne.n	8008808 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8008804:	2301      	movs	r3, #1
 8008806:	e08d      	b.n	8008924 <HAL_UART_Transmit+0x148>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008808:	68fb      	ldr	r3, [r7, #12]
 800880a:	689a      	ldr	r2, [r3, #8]
 800880c:	2380      	movs	r3, #128	; 0x80
 800880e:	015b      	lsls	r3, r3, #5
 8008810:	429a      	cmp	r2, r3
 8008812:	d109      	bne.n	8008828 <HAL_UART_Transmit+0x4c>
 8008814:	68fb      	ldr	r3, [r7, #12]
 8008816:	691b      	ldr	r3, [r3, #16]
 8008818:	2b00      	cmp	r3, #0
 800881a:	d105      	bne.n	8008828 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 800881c:	68bb      	ldr	r3, [r7, #8]
 800881e:	2201      	movs	r2, #1
 8008820:	4013      	ands	r3, r2
 8008822:	d001      	beq.n	8008828 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8008824:	2301      	movs	r3, #1
 8008826:	e07d      	b.n	8008924 <HAL_UART_Transmit+0x148>
      }
    }

    __HAL_LOCK(huart);
 8008828:	68fb      	ldr	r3, [r7, #12]
 800882a:	2274      	movs	r2, #116	; 0x74
 800882c:	5c9b      	ldrb	r3, [r3, r2]
 800882e:	2b01      	cmp	r3, #1
 8008830:	d101      	bne.n	8008836 <HAL_UART_Transmit+0x5a>
 8008832:	2302      	movs	r3, #2
 8008834:	e076      	b.n	8008924 <HAL_UART_Transmit+0x148>
 8008836:	68fb      	ldr	r3, [r7, #12]
 8008838:	2274      	movs	r2, #116	; 0x74
 800883a:	2101      	movs	r1, #1
 800883c:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800883e:	68fb      	ldr	r3, [r7, #12]
 8008840:	2280      	movs	r2, #128	; 0x80
 8008842:	2100      	movs	r1, #0
 8008844:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008846:	68fb      	ldr	r3, [r7, #12]
 8008848:	2221      	movs	r2, #33	; 0x21
 800884a:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800884c:	f7fc fe56 	bl	80054fc <HAL_GetTick>
 8008850:	0003      	movs	r3, r0
 8008852:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8008854:	68fb      	ldr	r3, [r7, #12]
 8008856:	1dba      	adds	r2, r7, #6
 8008858:	2150      	movs	r1, #80	; 0x50
 800885a:	8812      	ldrh	r2, [r2, #0]
 800885c:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 800885e:	68fb      	ldr	r3, [r7, #12]
 8008860:	1dba      	adds	r2, r7, #6
 8008862:	2152      	movs	r1, #82	; 0x52
 8008864:	8812      	ldrh	r2, [r2, #0]
 8008866:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008868:	68fb      	ldr	r3, [r7, #12]
 800886a:	689a      	ldr	r2, [r3, #8]
 800886c:	2380      	movs	r3, #128	; 0x80
 800886e:	015b      	lsls	r3, r3, #5
 8008870:	429a      	cmp	r2, r3
 8008872:	d108      	bne.n	8008886 <HAL_UART_Transmit+0xaa>
 8008874:	68fb      	ldr	r3, [r7, #12]
 8008876:	691b      	ldr	r3, [r3, #16]
 8008878:	2b00      	cmp	r3, #0
 800887a:	d104      	bne.n	8008886 <HAL_UART_Transmit+0xaa>
    {
      pdata8bits  = NULL;
 800887c:	2300      	movs	r3, #0
 800887e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8008880:	68bb      	ldr	r3, [r7, #8]
 8008882:	61bb      	str	r3, [r7, #24]
 8008884:	e003      	b.n	800888e <HAL_UART_Transmit+0xb2>
    }
    else
    {
      pdata8bits  = pData;
 8008886:	68bb      	ldr	r3, [r7, #8]
 8008888:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800888a:	2300      	movs	r3, #0
 800888c:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800888e:	68fb      	ldr	r3, [r7, #12]
 8008890:	2274      	movs	r2, #116	; 0x74
 8008892:	2100      	movs	r1, #0
 8008894:	5499      	strb	r1, [r3, r2]

    while (huart->TxXferCount > 0U)
 8008896:	e02c      	b.n	80088f2 <HAL_UART_Transmit+0x116>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008898:	697a      	ldr	r2, [r7, #20]
 800889a:	68f8      	ldr	r0, [r7, #12]
 800889c:	683b      	ldr	r3, [r7, #0]
 800889e:	9300      	str	r3, [sp, #0]
 80088a0:	0013      	movs	r3, r2
 80088a2:	2200      	movs	r2, #0
 80088a4:	2180      	movs	r1, #128	; 0x80
 80088a6:	f000 ffff 	bl	80098a8 <UART_WaitOnFlagUntilTimeout>
 80088aa:	1e03      	subs	r3, r0, #0
 80088ac:	d001      	beq.n	80088b2 <HAL_UART_Transmit+0xd6>
      {
        return HAL_TIMEOUT;
 80088ae:	2303      	movs	r3, #3
 80088b0:	e038      	b.n	8008924 <HAL_UART_Transmit+0x148>
      }
      if (pdata8bits == NULL)
 80088b2:	69fb      	ldr	r3, [r7, #28]
 80088b4:	2b00      	cmp	r3, #0
 80088b6:	d10b      	bne.n	80088d0 <HAL_UART_Transmit+0xf4>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80088b8:	69bb      	ldr	r3, [r7, #24]
 80088ba:	881b      	ldrh	r3, [r3, #0]
 80088bc:	001a      	movs	r2, r3
 80088be:	68fb      	ldr	r3, [r7, #12]
 80088c0:	681b      	ldr	r3, [r3, #0]
 80088c2:	05d2      	lsls	r2, r2, #23
 80088c4:	0dd2      	lsrs	r2, r2, #23
 80088c6:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80088c8:	69bb      	ldr	r3, [r7, #24]
 80088ca:	3302      	adds	r3, #2
 80088cc:	61bb      	str	r3, [r7, #24]
 80088ce:	e007      	b.n	80088e0 <HAL_UART_Transmit+0x104>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80088d0:	69fb      	ldr	r3, [r7, #28]
 80088d2:	781a      	ldrb	r2, [r3, #0]
 80088d4:	68fb      	ldr	r3, [r7, #12]
 80088d6:	681b      	ldr	r3, [r3, #0]
 80088d8:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80088da:	69fb      	ldr	r3, [r7, #28]
 80088dc:	3301      	adds	r3, #1
 80088de:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80088e0:	68fb      	ldr	r3, [r7, #12]
 80088e2:	2252      	movs	r2, #82	; 0x52
 80088e4:	5a9b      	ldrh	r3, [r3, r2]
 80088e6:	b29b      	uxth	r3, r3
 80088e8:	3b01      	subs	r3, #1
 80088ea:	b299      	uxth	r1, r3
 80088ec:	68fb      	ldr	r3, [r7, #12]
 80088ee:	2252      	movs	r2, #82	; 0x52
 80088f0:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 80088f2:	68fb      	ldr	r3, [r7, #12]
 80088f4:	2252      	movs	r2, #82	; 0x52
 80088f6:	5a9b      	ldrh	r3, [r3, r2]
 80088f8:	b29b      	uxth	r3, r3
 80088fa:	2b00      	cmp	r3, #0
 80088fc:	d1cc      	bne.n	8008898 <HAL_UART_Transmit+0xbc>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80088fe:	697a      	ldr	r2, [r7, #20]
 8008900:	68f8      	ldr	r0, [r7, #12]
 8008902:	683b      	ldr	r3, [r7, #0]
 8008904:	9300      	str	r3, [sp, #0]
 8008906:	0013      	movs	r3, r2
 8008908:	2200      	movs	r2, #0
 800890a:	2140      	movs	r1, #64	; 0x40
 800890c:	f000 ffcc 	bl	80098a8 <UART_WaitOnFlagUntilTimeout>
 8008910:	1e03      	subs	r3, r0, #0
 8008912:	d001      	beq.n	8008918 <HAL_UART_Transmit+0x13c>
    {
      return HAL_TIMEOUT;
 8008914:	2303      	movs	r3, #3
 8008916:	e005      	b.n	8008924 <HAL_UART_Transmit+0x148>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008918:	68fb      	ldr	r3, [r7, #12]
 800891a:	2220      	movs	r2, #32
 800891c:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 800891e:	2300      	movs	r3, #0
 8008920:	e000      	b.n	8008924 <HAL_UART_Transmit+0x148>
  }
  else
  {
    return HAL_BUSY;
 8008922:	2302      	movs	r3, #2
  }
}
 8008924:	0018      	movs	r0, r3
 8008926:	46bd      	mov	sp, r7
 8008928:	b008      	add	sp, #32
 800892a:	bd80      	pop	{r7, pc}

0800892c <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800892c:	b580      	push	{r7, lr}
 800892e:	b088      	sub	sp, #32
 8008930:	af00      	add	r7, sp, #0
 8008932:	60f8      	str	r0, [r7, #12]
 8008934:	60b9      	str	r1, [r7, #8]
 8008936:	1dbb      	adds	r3, r7, #6
 8008938:	801a      	strh	r2, [r3, #0]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800893a:	68fb      	ldr	r3, [r7, #12]
 800893c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800893e:	2b20      	cmp	r3, #32
 8008940:	d000      	beq.n	8008944 <HAL_UART_Transmit_DMA+0x18>
 8008942:	e088      	b.n	8008a56 <HAL_UART_Transmit_DMA+0x12a>
  {
    if ((pData == NULL) || (Size == 0U))
 8008944:	68bb      	ldr	r3, [r7, #8]
 8008946:	2b00      	cmp	r3, #0
 8008948:	d003      	beq.n	8008952 <HAL_UART_Transmit_DMA+0x26>
 800894a:	1dbb      	adds	r3, r7, #6
 800894c:	881b      	ldrh	r3, [r3, #0]
 800894e:	2b00      	cmp	r3, #0
 8008950:	d101      	bne.n	8008956 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8008952:	2301      	movs	r3, #1
 8008954:	e080      	b.n	8008a58 <HAL_UART_Transmit_DMA+0x12c>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data copy into TDR will be
       handled by DMA from a u16 frontier. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008956:	68fb      	ldr	r3, [r7, #12]
 8008958:	689a      	ldr	r2, [r3, #8]
 800895a:	2380      	movs	r3, #128	; 0x80
 800895c:	015b      	lsls	r3, r3, #5
 800895e:	429a      	cmp	r2, r3
 8008960:	d109      	bne.n	8008976 <HAL_UART_Transmit_DMA+0x4a>
 8008962:	68fb      	ldr	r3, [r7, #12]
 8008964:	691b      	ldr	r3, [r3, #16]
 8008966:	2b00      	cmp	r3, #0
 8008968:	d105      	bne.n	8008976 <HAL_UART_Transmit_DMA+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 800896a:	68bb      	ldr	r3, [r7, #8]
 800896c:	2201      	movs	r2, #1
 800896e:	4013      	ands	r3, r2
 8008970:	d001      	beq.n	8008976 <HAL_UART_Transmit_DMA+0x4a>
      {
        return  HAL_ERROR;
 8008972:	2301      	movs	r3, #1
 8008974:	e070      	b.n	8008a58 <HAL_UART_Transmit_DMA+0x12c>
      }
    }

    __HAL_LOCK(huart);
 8008976:	68fb      	ldr	r3, [r7, #12]
 8008978:	2274      	movs	r2, #116	; 0x74
 800897a:	5c9b      	ldrb	r3, [r3, r2]
 800897c:	2b01      	cmp	r3, #1
 800897e:	d101      	bne.n	8008984 <HAL_UART_Transmit_DMA+0x58>
 8008980:	2302      	movs	r3, #2
 8008982:	e069      	b.n	8008a58 <HAL_UART_Transmit_DMA+0x12c>
 8008984:	68fb      	ldr	r3, [r7, #12]
 8008986:	2274      	movs	r2, #116	; 0x74
 8008988:	2101      	movs	r1, #1
 800898a:	5499      	strb	r1, [r3, r2]

    huart->pTxBuffPtr  = pData;
 800898c:	68fb      	ldr	r3, [r7, #12]
 800898e:	68ba      	ldr	r2, [r7, #8]
 8008990:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 8008992:	68fb      	ldr	r3, [r7, #12]
 8008994:	1dba      	adds	r2, r7, #6
 8008996:	2150      	movs	r1, #80	; 0x50
 8008998:	8812      	ldrh	r2, [r2, #0]
 800899a:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 800899c:	68fb      	ldr	r3, [r7, #12]
 800899e:	1dba      	adds	r2, r7, #6
 80089a0:	2152      	movs	r1, #82	; 0x52
 80089a2:	8812      	ldrh	r2, [r2, #0]
 80089a4:	525a      	strh	r2, [r3, r1]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80089a6:	68fb      	ldr	r3, [r7, #12]
 80089a8:	2280      	movs	r2, #128	; 0x80
 80089aa:	2100      	movs	r1, #0
 80089ac:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80089ae:	68fb      	ldr	r3, [r7, #12]
 80089b0:	2221      	movs	r2, #33	; 0x21
 80089b2:	679a      	str	r2, [r3, #120]	; 0x78

    if (huart->hdmatx != NULL)
 80089b4:	68fb      	ldr	r3, [r7, #12]
 80089b6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80089b8:	2b00      	cmp	r3, #0
 80089ba:	d02b      	beq.n	8008a14 <HAL_UART_Transmit_DMA+0xe8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80089bc:	68fb      	ldr	r3, [r7, #12]
 80089be:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80089c0:	4a27      	ldr	r2, [pc, #156]	; (8008a60 <HAL_UART_Transmit_DMA+0x134>)
 80089c2:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80089c4:	68fb      	ldr	r3, [r7, #12]
 80089c6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80089c8:	4a26      	ldr	r2, [pc, #152]	; (8008a64 <HAL_UART_Transmit_DMA+0x138>)
 80089ca:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 80089cc:	68fb      	ldr	r3, [r7, #12]
 80089ce:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80089d0:	4a25      	ldr	r2, [pc, #148]	; (8008a68 <HAL_UART_Transmit_DMA+0x13c>)
 80089d2:	635a      	str	r2, [r3, #52]	; 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 80089d4:	68fb      	ldr	r3, [r7, #12]
 80089d6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80089d8:	2200      	movs	r2, #0
 80089da:	639a      	str	r2, [r3, #56]	; 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 80089dc:	68fb      	ldr	r3, [r7, #12]
 80089de:	6ed8      	ldr	r0, [r3, #108]	; 0x6c
 80089e0:	68fb      	ldr	r3, [r7, #12]
 80089e2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80089e4:	0019      	movs	r1, r3
 80089e6:	68fb      	ldr	r3, [r7, #12]
 80089e8:	681b      	ldr	r3, [r3, #0]
 80089ea:	3328      	adds	r3, #40	; 0x28
 80089ec:	001a      	movs	r2, r3
 80089ee:	1dbb      	adds	r3, r7, #6
 80089f0:	881b      	ldrh	r3, [r3, #0]
 80089f2:	f7fc ff4e 	bl	8005892 <HAL_DMA_Start_IT>
 80089f6:	1e03      	subs	r3, r0, #0
 80089f8:	d00c      	beq.n	8008a14 <HAL_UART_Transmit_DMA+0xe8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 80089fa:	68fb      	ldr	r3, [r7, #12]
 80089fc:	2280      	movs	r2, #128	; 0x80
 80089fe:	2110      	movs	r1, #16
 8008a00:	5099      	str	r1, [r3, r2]

        __HAL_UNLOCK(huart);
 8008a02:	68fb      	ldr	r3, [r7, #12]
 8008a04:	2274      	movs	r2, #116	; 0x74
 8008a06:	2100      	movs	r1, #0
 8008a08:	5499      	strb	r1, [r3, r2]

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8008a0a:	68fb      	ldr	r3, [r7, #12]
 8008a0c:	2220      	movs	r2, #32
 8008a0e:	679a      	str	r2, [r3, #120]	; 0x78

        return HAL_ERROR;
 8008a10:	2301      	movs	r3, #1
 8008a12:	e021      	b.n	8008a58 <HAL_UART_Transmit_DMA+0x12c>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8008a14:	68fb      	ldr	r3, [r7, #12]
 8008a16:	681b      	ldr	r3, [r3, #0]
 8008a18:	2240      	movs	r2, #64	; 0x40
 8008a1a:	621a      	str	r2, [r3, #32]

    __HAL_UNLOCK(huart);
 8008a1c:	68fb      	ldr	r3, [r7, #12]
 8008a1e:	2274      	movs	r2, #116	; 0x74
 8008a20:	2100      	movs	r1, #0
 8008a22:	5499      	strb	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008a24:	f3ef 8310 	mrs	r3, PRIMASK
 8008a28:	613b      	str	r3, [r7, #16]
  return(result);
 8008a2a:	693b      	ldr	r3, [r7, #16]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8008a2c:	61fb      	str	r3, [r7, #28]
 8008a2e:	2301      	movs	r3, #1
 8008a30:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008a32:	697b      	ldr	r3, [r7, #20]
 8008a34:	f383 8810 	msr	PRIMASK, r3
 8008a38:	68fb      	ldr	r3, [r7, #12]
 8008a3a:	681b      	ldr	r3, [r3, #0]
 8008a3c:	689a      	ldr	r2, [r3, #8]
 8008a3e:	68fb      	ldr	r3, [r7, #12]
 8008a40:	681b      	ldr	r3, [r3, #0]
 8008a42:	2180      	movs	r1, #128	; 0x80
 8008a44:	430a      	orrs	r2, r1
 8008a46:	609a      	str	r2, [r3, #8]
 8008a48:	69fb      	ldr	r3, [r7, #28]
 8008a4a:	61bb      	str	r3, [r7, #24]
 8008a4c:	69bb      	ldr	r3, [r7, #24]
 8008a4e:	f383 8810 	msr	PRIMASK, r3

    return HAL_OK;
 8008a52:	2300      	movs	r3, #0
 8008a54:	e000      	b.n	8008a58 <HAL_UART_Transmit_DMA+0x12c>
  }
  else
  {
    return HAL_BUSY;
 8008a56:	2302      	movs	r3, #2
  }
}
 8008a58:	0018      	movs	r0, r3
 8008a5a:	46bd      	mov	sp, r7
 8008a5c:	b008      	add	sp, #32
 8008a5e:	bd80      	pop	{r7, pc}
 8008a60:	08009c55 	.word	0x08009c55
 8008a64:	08009ce5 	.word	0x08009ce5
 8008a68:	08009e59 	.word	0x08009e59

08008a6c <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008a6c:	b580      	push	{r7, lr}
 8008a6e:	b088      	sub	sp, #32
 8008a70:	af00      	add	r7, sp, #0
 8008a72:	60f8      	str	r0, [r7, #12]
 8008a74:	60b9      	str	r1, [r7, #8]
 8008a76:	1dbb      	adds	r3, r7, #6
 8008a78:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008a7a:	68fb      	ldr	r3, [r7, #12]
 8008a7c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008a7e:	2b20      	cmp	r3, #32
 8008a80:	d153      	bne.n	8008b2a <HAL_UART_Receive_DMA+0xbe>
  {
    if ((pData == NULL) || (Size == 0U))
 8008a82:	68bb      	ldr	r3, [r7, #8]
 8008a84:	2b00      	cmp	r3, #0
 8008a86:	d003      	beq.n	8008a90 <HAL_UART_Receive_DMA+0x24>
 8008a88:	1dbb      	adds	r3, r7, #6
 8008a8a:	881b      	ldrh	r3, [r3, #0]
 8008a8c:	2b00      	cmp	r3, #0
 8008a8e:	d101      	bne.n	8008a94 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 8008a90:	2301      	movs	r3, #1
 8008a92:	e04b      	b.n	8008b2c <HAL_UART_Receive_DMA+0xc0>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data copy from RDR will be
       handled by DMA from a u16 frontier. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008a94:	68fb      	ldr	r3, [r7, #12]
 8008a96:	689a      	ldr	r2, [r3, #8]
 8008a98:	2380      	movs	r3, #128	; 0x80
 8008a9a:	015b      	lsls	r3, r3, #5
 8008a9c:	429a      	cmp	r2, r3
 8008a9e:	d109      	bne.n	8008ab4 <HAL_UART_Receive_DMA+0x48>
 8008aa0:	68fb      	ldr	r3, [r7, #12]
 8008aa2:	691b      	ldr	r3, [r3, #16]
 8008aa4:	2b00      	cmp	r3, #0
 8008aa6:	d105      	bne.n	8008ab4 <HAL_UART_Receive_DMA+0x48>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8008aa8:	68bb      	ldr	r3, [r7, #8]
 8008aaa:	2201      	movs	r2, #1
 8008aac:	4013      	ands	r3, r2
 8008aae:	d001      	beq.n	8008ab4 <HAL_UART_Receive_DMA+0x48>
      {
        return  HAL_ERROR;
 8008ab0:	2301      	movs	r3, #1
 8008ab2:	e03b      	b.n	8008b2c <HAL_UART_Receive_DMA+0xc0>
      }
    }

    __HAL_LOCK(huart);
 8008ab4:	68fb      	ldr	r3, [r7, #12]
 8008ab6:	2274      	movs	r2, #116	; 0x74
 8008ab8:	5c9b      	ldrb	r3, [r3, r2]
 8008aba:	2b01      	cmp	r3, #1
 8008abc:	d101      	bne.n	8008ac2 <HAL_UART_Receive_DMA+0x56>
 8008abe:	2302      	movs	r3, #2
 8008ac0:	e034      	b.n	8008b2c <HAL_UART_Receive_DMA+0xc0>
 8008ac2:	68fb      	ldr	r3, [r7, #12]
 8008ac4:	2274      	movs	r2, #116	; 0x74
 8008ac6:	2101      	movs	r1, #1
 8008ac8:	5499      	strb	r1, [r3, r2]

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008aca:	68fb      	ldr	r3, [r7, #12]
 8008acc:	2200      	movs	r2, #0
 8008ace:	661a      	str	r2, [r3, #96]	; 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8008ad0:	68fb      	ldr	r3, [r7, #12]
 8008ad2:	681b      	ldr	r3, [r3, #0]
 8008ad4:	4a17      	ldr	r2, [pc, #92]	; (8008b34 <HAL_UART_Receive_DMA+0xc8>)
 8008ad6:	4293      	cmp	r3, r2
 8008ad8:	d01e      	beq.n	8008b18 <HAL_UART_Receive_DMA+0xac>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008ada:	68fb      	ldr	r3, [r7, #12]
 8008adc:	681b      	ldr	r3, [r3, #0]
 8008ade:	685a      	ldr	r2, [r3, #4]
 8008ae0:	2380      	movs	r3, #128	; 0x80
 8008ae2:	041b      	lsls	r3, r3, #16
 8008ae4:	4013      	ands	r3, r2
 8008ae6:	d017      	beq.n	8008b18 <HAL_UART_Receive_DMA+0xac>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008ae8:	f3ef 8310 	mrs	r3, PRIMASK
 8008aec:	613b      	str	r3, [r7, #16]
  return(result);
 8008aee:	693b      	ldr	r3, [r7, #16]
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008af0:	61fb      	str	r3, [r7, #28]
 8008af2:	2301      	movs	r3, #1
 8008af4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008af6:	697b      	ldr	r3, [r7, #20]
 8008af8:	f383 8810 	msr	PRIMASK, r3
 8008afc:	68fb      	ldr	r3, [r7, #12]
 8008afe:	681b      	ldr	r3, [r3, #0]
 8008b00:	681a      	ldr	r2, [r3, #0]
 8008b02:	68fb      	ldr	r3, [r7, #12]
 8008b04:	681b      	ldr	r3, [r3, #0]
 8008b06:	2180      	movs	r1, #128	; 0x80
 8008b08:	04c9      	lsls	r1, r1, #19
 8008b0a:	430a      	orrs	r2, r1
 8008b0c:	601a      	str	r2, [r3, #0]
 8008b0e:	69fb      	ldr	r3, [r7, #28]
 8008b10:	61bb      	str	r3, [r7, #24]
 8008b12:	69bb      	ldr	r3, [r7, #24]
 8008b14:	f383 8810 	msr	PRIMASK, r3
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8008b18:	1dbb      	adds	r3, r7, #6
 8008b1a:	881a      	ldrh	r2, [r3, #0]
 8008b1c:	68b9      	ldr	r1, [r7, #8]
 8008b1e:	68fb      	ldr	r3, [r7, #12]
 8008b20:	0018      	movs	r0, r3
 8008b22:	f000 ff7d 	bl	8009a20 <UART_Start_Receive_DMA>
 8008b26:	0003      	movs	r3, r0
 8008b28:	e000      	b.n	8008b2c <HAL_UART_Receive_DMA+0xc0>
  }
  else
  {
    return HAL_BUSY;
 8008b2a:	2302      	movs	r3, #2
  }
}
 8008b2c:	0018      	movs	r0, r3
 8008b2e:	46bd      	mov	sp, r7
 8008b30:	b008      	add	sp, #32
 8008b32:	bd80      	pop	{r7, pc}
 8008b34:	40004800 	.word	0x40004800

08008b38 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008b38:	b580      	push	{r7, lr}
 8008b3a:	b0aa      	sub	sp, #168	; 0xa8
 8008b3c:	af00      	add	r7, sp, #0
 8008b3e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	681b      	ldr	r3, [r3, #0]
 8008b44:	69db      	ldr	r3, [r3, #28]
 8008b46:	22a4      	movs	r2, #164	; 0xa4
 8008b48:	18b9      	adds	r1, r7, r2
 8008b4a:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	681b      	ldr	r3, [r3, #0]
 8008b50:	681b      	ldr	r3, [r3, #0]
 8008b52:	21a0      	movs	r1, #160	; 0xa0
 8008b54:	1879      	adds	r1, r7, r1
 8008b56:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	681b      	ldr	r3, [r3, #0]
 8008b5c:	689b      	ldr	r3, [r3, #8]
 8008b5e:	219c      	movs	r1, #156	; 0x9c
 8008b60:	1879      	adds	r1, r7, r1
 8008b62:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8008b64:	18bb      	adds	r3, r7, r2
 8008b66:	681b      	ldr	r3, [r3, #0]
 8008b68:	4a99      	ldr	r2, [pc, #612]	; (8008dd0 <HAL_UART_IRQHandler+0x298>)
 8008b6a:	4013      	ands	r3, r2
 8008b6c:	2298      	movs	r2, #152	; 0x98
 8008b6e:	18b9      	adds	r1, r7, r2
 8008b70:	600b      	str	r3, [r1, #0]
  if (errorflags == 0U)
 8008b72:	18bb      	adds	r3, r7, r2
 8008b74:	681b      	ldr	r3, [r3, #0]
 8008b76:	2b00      	cmp	r3, #0
 8008b78:	d116      	bne.n	8008ba8 <HAL_UART_IRQHandler+0x70>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8008b7a:	23a4      	movs	r3, #164	; 0xa4
 8008b7c:	18fb      	adds	r3, r7, r3
 8008b7e:	681b      	ldr	r3, [r3, #0]
 8008b80:	2220      	movs	r2, #32
 8008b82:	4013      	ands	r3, r2
 8008b84:	d010      	beq.n	8008ba8 <HAL_UART_IRQHandler+0x70>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8008b86:	23a0      	movs	r3, #160	; 0xa0
 8008b88:	18fb      	adds	r3, r7, r3
 8008b8a:	681b      	ldr	r3, [r3, #0]
 8008b8c:	2220      	movs	r2, #32
 8008b8e:	4013      	ands	r3, r2
 8008b90:	d00a      	beq.n	8008ba8 <HAL_UART_IRQHandler+0x70>
    {
      if (huart->RxISR != NULL)
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008b96:	2b00      	cmp	r3, #0
 8008b98:	d100      	bne.n	8008b9c <HAL_UART_IRQHandler+0x64>
 8008b9a:	e28e      	b.n	80090ba <HAL_UART_IRQHandler+0x582>
      {
        huart->RxISR(huart);
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008ba0:	687a      	ldr	r2, [r7, #4]
 8008ba2:	0010      	movs	r0, r2
 8008ba4:	4798      	blx	r3
      }
      return;
 8008ba6:	e288      	b.n	80090ba <HAL_UART_IRQHandler+0x582>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8008ba8:	2398      	movs	r3, #152	; 0x98
 8008baa:	18fb      	adds	r3, r7, r3
 8008bac:	681b      	ldr	r3, [r3, #0]
 8008bae:	2b00      	cmp	r3, #0
 8008bb0:	d100      	bne.n	8008bb4 <HAL_UART_IRQHandler+0x7c>
 8008bb2:	e113      	b.n	8008ddc <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8008bb4:	239c      	movs	r3, #156	; 0x9c
 8008bb6:	18fb      	adds	r3, r7, r3
 8008bb8:	681b      	ldr	r3, [r3, #0]
 8008bba:	2201      	movs	r2, #1
 8008bbc:	4013      	ands	r3, r2
 8008bbe:	d106      	bne.n	8008bce <HAL_UART_IRQHandler+0x96>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8008bc0:	23a0      	movs	r3, #160	; 0xa0
 8008bc2:	18fb      	adds	r3, r7, r3
 8008bc4:	681b      	ldr	r3, [r3, #0]
 8008bc6:	4a83      	ldr	r2, [pc, #524]	; (8008dd4 <HAL_UART_IRQHandler+0x29c>)
 8008bc8:	4013      	ands	r3, r2
 8008bca:	d100      	bne.n	8008bce <HAL_UART_IRQHandler+0x96>
 8008bcc:	e106      	b.n	8008ddc <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008bce:	23a4      	movs	r3, #164	; 0xa4
 8008bd0:	18fb      	adds	r3, r7, r3
 8008bd2:	681b      	ldr	r3, [r3, #0]
 8008bd4:	2201      	movs	r2, #1
 8008bd6:	4013      	ands	r3, r2
 8008bd8:	d012      	beq.n	8008c00 <HAL_UART_IRQHandler+0xc8>
 8008bda:	23a0      	movs	r3, #160	; 0xa0
 8008bdc:	18fb      	adds	r3, r7, r3
 8008bde:	681a      	ldr	r2, [r3, #0]
 8008be0:	2380      	movs	r3, #128	; 0x80
 8008be2:	005b      	lsls	r3, r3, #1
 8008be4:	4013      	ands	r3, r2
 8008be6:	d00b      	beq.n	8008c00 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	681b      	ldr	r3, [r3, #0]
 8008bec:	2201      	movs	r2, #1
 8008bee:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	2280      	movs	r2, #128	; 0x80
 8008bf4:	589b      	ldr	r3, [r3, r2]
 8008bf6:	2201      	movs	r2, #1
 8008bf8:	431a      	orrs	r2, r3
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	2180      	movs	r1, #128	; 0x80
 8008bfe:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008c00:	23a4      	movs	r3, #164	; 0xa4
 8008c02:	18fb      	adds	r3, r7, r3
 8008c04:	681b      	ldr	r3, [r3, #0]
 8008c06:	2202      	movs	r2, #2
 8008c08:	4013      	ands	r3, r2
 8008c0a:	d011      	beq.n	8008c30 <HAL_UART_IRQHandler+0xf8>
 8008c0c:	239c      	movs	r3, #156	; 0x9c
 8008c0e:	18fb      	adds	r3, r7, r3
 8008c10:	681b      	ldr	r3, [r3, #0]
 8008c12:	2201      	movs	r2, #1
 8008c14:	4013      	ands	r3, r2
 8008c16:	d00b      	beq.n	8008c30 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	681b      	ldr	r3, [r3, #0]
 8008c1c:	2202      	movs	r2, #2
 8008c1e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	2280      	movs	r2, #128	; 0x80
 8008c24:	589b      	ldr	r3, [r3, r2]
 8008c26:	2204      	movs	r2, #4
 8008c28:	431a      	orrs	r2, r3
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	2180      	movs	r1, #128	; 0x80
 8008c2e:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008c30:	23a4      	movs	r3, #164	; 0xa4
 8008c32:	18fb      	adds	r3, r7, r3
 8008c34:	681b      	ldr	r3, [r3, #0]
 8008c36:	2204      	movs	r2, #4
 8008c38:	4013      	ands	r3, r2
 8008c3a:	d011      	beq.n	8008c60 <HAL_UART_IRQHandler+0x128>
 8008c3c:	239c      	movs	r3, #156	; 0x9c
 8008c3e:	18fb      	adds	r3, r7, r3
 8008c40:	681b      	ldr	r3, [r3, #0]
 8008c42:	2201      	movs	r2, #1
 8008c44:	4013      	ands	r3, r2
 8008c46:	d00b      	beq.n	8008c60 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	681b      	ldr	r3, [r3, #0]
 8008c4c:	2204      	movs	r2, #4
 8008c4e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	2280      	movs	r2, #128	; 0x80
 8008c54:	589b      	ldr	r3, [r3, r2]
 8008c56:	2202      	movs	r2, #2
 8008c58:	431a      	orrs	r2, r3
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	2180      	movs	r1, #128	; 0x80
 8008c5e:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8008c60:	23a4      	movs	r3, #164	; 0xa4
 8008c62:	18fb      	adds	r3, r7, r3
 8008c64:	681b      	ldr	r3, [r3, #0]
 8008c66:	2208      	movs	r2, #8
 8008c68:	4013      	ands	r3, r2
 8008c6a:	d017      	beq.n	8008c9c <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8008c6c:	23a0      	movs	r3, #160	; 0xa0
 8008c6e:	18fb      	adds	r3, r7, r3
 8008c70:	681b      	ldr	r3, [r3, #0]
 8008c72:	2220      	movs	r2, #32
 8008c74:	4013      	ands	r3, r2
 8008c76:	d105      	bne.n	8008c84 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8008c78:	239c      	movs	r3, #156	; 0x9c
 8008c7a:	18fb      	adds	r3, r7, r3
 8008c7c:	681b      	ldr	r3, [r3, #0]
 8008c7e:	2201      	movs	r2, #1
 8008c80:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8008c82:	d00b      	beq.n	8008c9c <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	681b      	ldr	r3, [r3, #0]
 8008c88:	2208      	movs	r2, #8
 8008c8a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	2280      	movs	r2, #128	; 0x80
 8008c90:	589b      	ldr	r3, [r3, r2]
 8008c92:	2208      	movs	r2, #8
 8008c94:	431a      	orrs	r2, r3
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	2180      	movs	r1, #128	; 0x80
 8008c9a:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8008c9c:	23a4      	movs	r3, #164	; 0xa4
 8008c9e:	18fb      	adds	r3, r7, r3
 8008ca0:	681a      	ldr	r2, [r3, #0]
 8008ca2:	2380      	movs	r3, #128	; 0x80
 8008ca4:	011b      	lsls	r3, r3, #4
 8008ca6:	4013      	ands	r3, r2
 8008ca8:	d013      	beq.n	8008cd2 <HAL_UART_IRQHandler+0x19a>
 8008caa:	23a0      	movs	r3, #160	; 0xa0
 8008cac:	18fb      	adds	r3, r7, r3
 8008cae:	681a      	ldr	r2, [r3, #0]
 8008cb0:	2380      	movs	r3, #128	; 0x80
 8008cb2:	04db      	lsls	r3, r3, #19
 8008cb4:	4013      	ands	r3, r2
 8008cb6:	d00c      	beq.n	8008cd2 <HAL_UART_IRQHandler+0x19a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	681b      	ldr	r3, [r3, #0]
 8008cbc:	2280      	movs	r2, #128	; 0x80
 8008cbe:	0112      	lsls	r2, r2, #4
 8008cc0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	2280      	movs	r2, #128	; 0x80
 8008cc6:	589b      	ldr	r3, [r3, r2]
 8008cc8:	2220      	movs	r2, #32
 8008cca:	431a      	orrs	r2, r3
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	2180      	movs	r1, #128	; 0x80
 8008cd0:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	2280      	movs	r2, #128	; 0x80
 8008cd6:	589b      	ldr	r3, [r3, r2]
 8008cd8:	2b00      	cmp	r3, #0
 8008cda:	d100      	bne.n	8008cde <HAL_UART_IRQHandler+0x1a6>
 8008cdc:	e1ef      	b.n	80090be <HAL_UART_IRQHandler+0x586>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8008cde:	23a4      	movs	r3, #164	; 0xa4
 8008ce0:	18fb      	adds	r3, r7, r3
 8008ce2:	681b      	ldr	r3, [r3, #0]
 8008ce4:	2220      	movs	r2, #32
 8008ce6:	4013      	ands	r3, r2
 8008ce8:	d00e      	beq.n	8008d08 <HAL_UART_IRQHandler+0x1d0>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8008cea:	23a0      	movs	r3, #160	; 0xa0
 8008cec:	18fb      	adds	r3, r7, r3
 8008cee:	681b      	ldr	r3, [r3, #0]
 8008cf0:	2220      	movs	r2, #32
 8008cf2:	4013      	ands	r3, r2
 8008cf4:	d008      	beq.n	8008d08 <HAL_UART_IRQHandler+0x1d0>
      {
        if (huart->RxISR != NULL)
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008cfa:	2b00      	cmp	r3, #0
 8008cfc:	d004      	beq.n	8008d08 <HAL_UART_IRQHandler+0x1d0>
        {
          huart->RxISR(huart);
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008d02:	687a      	ldr	r2, [r7, #4]
 8008d04:	0010      	movs	r0, r2
 8008d06:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	2280      	movs	r2, #128	; 0x80
 8008d0c:	589b      	ldr	r3, [r3, r2]
 8008d0e:	2294      	movs	r2, #148	; 0x94
 8008d10:	18ba      	adds	r2, r7, r2
 8008d12:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	681b      	ldr	r3, [r3, #0]
 8008d18:	689b      	ldr	r3, [r3, #8]
 8008d1a:	2240      	movs	r2, #64	; 0x40
 8008d1c:	4013      	ands	r3, r2
 8008d1e:	2b40      	cmp	r3, #64	; 0x40
 8008d20:	d005      	beq.n	8008d2e <HAL_UART_IRQHandler+0x1f6>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8008d22:	2394      	movs	r3, #148	; 0x94
 8008d24:	18fb      	adds	r3, r7, r3
 8008d26:	681b      	ldr	r3, [r3, #0]
 8008d28:	2228      	movs	r2, #40	; 0x28
 8008d2a:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008d2c:	d045      	beq.n	8008dba <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	0018      	movs	r0, r3
 8008d32:	f000 ff33 	bl	8009b9c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	681b      	ldr	r3, [r3, #0]
 8008d3a:	689b      	ldr	r3, [r3, #8]
 8008d3c:	2240      	movs	r2, #64	; 0x40
 8008d3e:	4013      	ands	r3, r2
 8008d40:	2b40      	cmp	r3, #64	; 0x40
 8008d42:	d135      	bne.n	8008db0 <HAL_UART_IRQHandler+0x278>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008d44:	f3ef 8310 	mrs	r3, PRIMASK
 8008d48:	663b      	str	r3, [r7, #96]	; 0x60
  return(result);
 8008d4a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008d4c:	2090      	movs	r0, #144	; 0x90
 8008d4e:	183a      	adds	r2, r7, r0
 8008d50:	6013      	str	r3, [r2, #0]
 8008d52:	2301      	movs	r3, #1
 8008d54:	667b      	str	r3, [r7, #100]	; 0x64
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008d56:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008d58:	f383 8810 	msr	PRIMASK, r3
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	681b      	ldr	r3, [r3, #0]
 8008d60:	689a      	ldr	r2, [r3, #8]
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	681b      	ldr	r3, [r3, #0]
 8008d66:	2140      	movs	r1, #64	; 0x40
 8008d68:	438a      	bics	r2, r1
 8008d6a:	609a      	str	r2, [r3, #8]
 8008d6c:	183b      	adds	r3, r7, r0
 8008d6e:	681b      	ldr	r3, [r3, #0]
 8008d70:	66bb      	str	r3, [r7, #104]	; 0x68
 8008d72:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8008d74:	f383 8810 	msr	PRIMASK, r3

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008d7c:	2b00      	cmp	r3, #0
 8008d7e:	d012      	beq.n	8008da6 <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008d84:	4a14      	ldr	r2, [pc, #80]	; (8008dd8 <HAL_UART_IRQHandler+0x2a0>)
 8008d86:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008d8c:	0018      	movs	r0, r3
 8008d8e:	f7fc fe26 	bl	80059de <HAL_DMA_Abort_IT>
 8008d92:	1e03      	subs	r3, r0, #0
 8008d94:	d01a      	beq.n	8008dcc <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008d9a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008da0:	0018      	movs	r0, r3
 8008da2:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008da4:	e012      	b.n	8008dcc <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	0018      	movs	r0, r3
 8008daa:	f000 f9af 	bl	800910c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008dae:	e00d      	b.n	8008dcc <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	0018      	movs	r0, r3
 8008db4:	f000 f9aa 	bl	800910c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008db8:	e008      	b.n	8008dcc <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	0018      	movs	r0, r3
 8008dbe:	f000 f9a5 	bl	800910c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	2280      	movs	r2, #128	; 0x80
 8008dc6:	2100      	movs	r1, #0
 8008dc8:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8008dca:	e178      	b.n	80090be <HAL_UART_IRQHandler+0x586>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008dcc:	46c0      	nop			; (mov r8, r8)
    return;
 8008dce:	e176      	b.n	80090be <HAL_UART_IRQHandler+0x586>
 8008dd0:	0000080f 	.word	0x0000080f
 8008dd4:	04000120 	.word	0x04000120
 8008dd8:	08009edb 	.word	0x08009edb

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008de0:	2b01      	cmp	r3, #1
 8008de2:	d000      	beq.n	8008de6 <HAL_UART_IRQHandler+0x2ae>
 8008de4:	e129      	b.n	800903a <HAL_UART_IRQHandler+0x502>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8008de6:	23a4      	movs	r3, #164	; 0xa4
 8008de8:	18fb      	adds	r3, r7, r3
 8008dea:	681b      	ldr	r3, [r3, #0]
 8008dec:	2210      	movs	r2, #16
 8008dee:	4013      	ands	r3, r2
 8008df0:	d100      	bne.n	8008df4 <HAL_UART_IRQHandler+0x2bc>
 8008df2:	e122      	b.n	800903a <HAL_UART_IRQHandler+0x502>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8008df4:	23a0      	movs	r3, #160	; 0xa0
 8008df6:	18fb      	adds	r3, r7, r3
 8008df8:	681b      	ldr	r3, [r3, #0]
 8008dfa:	2210      	movs	r2, #16
 8008dfc:	4013      	ands	r3, r2
 8008dfe:	d100      	bne.n	8008e02 <HAL_UART_IRQHandler+0x2ca>
 8008e00:	e11b      	b.n	800903a <HAL_UART_IRQHandler+0x502>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	681b      	ldr	r3, [r3, #0]
 8008e06:	2210      	movs	r2, #16
 8008e08:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	681b      	ldr	r3, [r3, #0]
 8008e0e:	689b      	ldr	r3, [r3, #8]
 8008e10:	2240      	movs	r2, #64	; 0x40
 8008e12:	4013      	ands	r3, r2
 8008e14:	2b40      	cmp	r3, #64	; 0x40
 8008e16:	d000      	beq.n	8008e1a <HAL_UART_IRQHandler+0x2e2>
 8008e18:	e097      	b.n	8008f4a <HAL_UART_IRQHandler+0x412>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008e1e:	681b      	ldr	r3, [r3, #0]
 8008e20:	685a      	ldr	r2, [r3, #4]
 8008e22:	217e      	movs	r1, #126	; 0x7e
 8008e24:	187b      	adds	r3, r7, r1
 8008e26:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8008e28:	187b      	adds	r3, r7, r1
 8008e2a:	881b      	ldrh	r3, [r3, #0]
 8008e2c:	2b00      	cmp	r3, #0
 8008e2e:	d100      	bne.n	8008e32 <HAL_UART_IRQHandler+0x2fa>
 8008e30:	e147      	b.n	80090c2 <HAL_UART_IRQHandler+0x58a>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	2258      	movs	r2, #88	; 0x58
 8008e36:	5a9b      	ldrh	r3, [r3, r2]
 8008e38:	227e      	movs	r2, #126	; 0x7e
 8008e3a:	18ba      	adds	r2, r7, r2
 8008e3c:	8812      	ldrh	r2, [r2, #0]
 8008e3e:	429a      	cmp	r2, r3
 8008e40:	d300      	bcc.n	8008e44 <HAL_UART_IRQHandler+0x30c>
 8008e42:	e13e      	b.n	80090c2 <HAL_UART_IRQHandler+0x58a>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	227e      	movs	r2, #126	; 0x7e
 8008e48:	18ba      	adds	r2, r7, r2
 8008e4a:	215a      	movs	r1, #90	; 0x5a
 8008e4c:	8812      	ldrh	r2, [r2, #0]
 8008e4e:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008e54:	681b      	ldr	r3, [r3, #0]
 8008e56:	681b      	ldr	r3, [r3, #0]
 8008e58:	2220      	movs	r2, #32
 8008e5a:	4013      	ands	r3, r2
 8008e5c:	d166      	bne.n	8008f2c <HAL_UART_IRQHandler+0x3f4>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008e5e:	f3ef 8310 	mrs	r3, PRIMASK
 8008e62:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 8008e64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008e66:	67bb      	str	r3, [r7, #120]	; 0x78
 8008e68:	2301      	movs	r3, #1
 8008e6a:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008e6c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008e6e:	f383 8810 	msr	PRIMASK, r3
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	681b      	ldr	r3, [r3, #0]
 8008e76:	681a      	ldr	r2, [r3, #0]
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	681b      	ldr	r3, [r3, #0]
 8008e7c:	4995      	ldr	r1, [pc, #596]	; (80090d4 <HAL_UART_IRQHandler+0x59c>)
 8008e7e:	400a      	ands	r2, r1
 8008e80:	601a      	str	r2, [r3, #0]
 8008e82:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008e84:	63bb      	str	r3, [r7, #56]	; 0x38
 8008e86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e88:	f383 8810 	msr	PRIMASK, r3
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008e8c:	f3ef 8310 	mrs	r3, PRIMASK
 8008e90:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 8008e92:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008e94:	677b      	str	r3, [r7, #116]	; 0x74
 8008e96:	2301      	movs	r3, #1
 8008e98:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008e9a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008e9c:	f383 8810 	msr	PRIMASK, r3
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	681b      	ldr	r3, [r3, #0]
 8008ea4:	689a      	ldr	r2, [r3, #8]
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	681b      	ldr	r3, [r3, #0]
 8008eaa:	2101      	movs	r1, #1
 8008eac:	438a      	bics	r2, r1
 8008eae:	609a      	str	r2, [r3, #8]
 8008eb0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008eb2:	647b      	str	r3, [r7, #68]	; 0x44
 8008eb4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008eb6:	f383 8810 	msr	PRIMASK, r3
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008eba:	f3ef 8310 	mrs	r3, PRIMASK
 8008ebe:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 8008ec0:	6cbb      	ldr	r3, [r7, #72]	; 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008ec2:	673b      	str	r3, [r7, #112]	; 0x70
 8008ec4:	2301      	movs	r3, #1
 8008ec6:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008ec8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008eca:	f383 8810 	msr	PRIMASK, r3
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	681b      	ldr	r3, [r3, #0]
 8008ed2:	689a      	ldr	r2, [r3, #8]
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	681b      	ldr	r3, [r3, #0]
 8008ed8:	2140      	movs	r1, #64	; 0x40
 8008eda:	438a      	bics	r2, r1
 8008edc:	609a      	str	r2, [r3, #8]
 8008ede:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008ee0:	653b      	str	r3, [r7, #80]	; 0x50
 8008ee2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008ee4:	f383 8810 	msr	PRIMASK, r3

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	2220      	movs	r2, #32
 8008eec:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	2200      	movs	r2, #0
 8008ef2:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008ef4:	f3ef 8310 	mrs	r3, PRIMASK
 8008ef8:	657b      	str	r3, [r7, #84]	; 0x54
  return(result);
 8008efa:	6d7b      	ldr	r3, [r7, #84]	; 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008efc:	66fb      	str	r3, [r7, #108]	; 0x6c
 8008efe:	2301      	movs	r3, #1
 8008f00:	65bb      	str	r3, [r7, #88]	; 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008f02:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8008f04:	f383 8810 	msr	PRIMASK, r3
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	681b      	ldr	r3, [r3, #0]
 8008f0c:	681a      	ldr	r2, [r3, #0]
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	681b      	ldr	r3, [r3, #0]
 8008f12:	2110      	movs	r1, #16
 8008f14:	438a      	bics	r2, r1
 8008f16:	601a      	str	r2, [r3, #0]
 8008f18:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008f1a:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008f1c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008f1e:	f383 8810 	msr	PRIMASK, r3

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008f26:	0018      	movs	r0, r3
 8008f28:	f7fc fd19 	bl	800595e <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	2258      	movs	r2, #88	; 0x58
 8008f30:	5a9a      	ldrh	r2, [r3, r2]
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	215a      	movs	r1, #90	; 0x5a
 8008f36:	5a5b      	ldrh	r3, [r3, r1]
 8008f38:	b29b      	uxth	r3, r3
 8008f3a:	1ad3      	subs	r3, r2, r3
 8008f3c:	b29a      	uxth	r2, r3
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	0011      	movs	r1, r2
 8008f42:	0018      	movs	r0, r3
 8008f44:	f000 f8ea 	bl	800911c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8008f48:	e0bb      	b.n	80090c2 <HAL_UART_IRQHandler+0x58a>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	2258      	movs	r2, #88	; 0x58
 8008f4e:	5a99      	ldrh	r1, [r3, r2]
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	225a      	movs	r2, #90	; 0x5a
 8008f54:	5a9b      	ldrh	r3, [r3, r2]
 8008f56:	b29a      	uxth	r2, r3
 8008f58:	238e      	movs	r3, #142	; 0x8e
 8008f5a:	18fb      	adds	r3, r7, r3
 8008f5c:	1a8a      	subs	r2, r1, r2
 8008f5e:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	225a      	movs	r2, #90	; 0x5a
 8008f64:	5a9b      	ldrh	r3, [r3, r2]
 8008f66:	b29b      	uxth	r3, r3
 8008f68:	2b00      	cmp	r3, #0
 8008f6a:	d100      	bne.n	8008f6e <HAL_UART_IRQHandler+0x436>
 8008f6c:	e0ab      	b.n	80090c6 <HAL_UART_IRQHandler+0x58e>
          && (nb_rx_data > 0U))
 8008f6e:	238e      	movs	r3, #142	; 0x8e
 8008f70:	18fb      	adds	r3, r7, r3
 8008f72:	881b      	ldrh	r3, [r3, #0]
 8008f74:	2b00      	cmp	r3, #0
 8008f76:	d100      	bne.n	8008f7a <HAL_UART_IRQHandler+0x442>
 8008f78:	e0a5      	b.n	80090c6 <HAL_UART_IRQHandler+0x58e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008f7a:	f3ef 8310 	mrs	r3, PRIMASK
 8008f7e:	60fb      	str	r3, [r7, #12]
  return(result);
 8008f80:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008f82:	2088      	movs	r0, #136	; 0x88
 8008f84:	183a      	adds	r2, r7, r0
 8008f86:	6013      	str	r3, [r2, #0]
 8008f88:	2301      	movs	r3, #1
 8008f8a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008f8c:	693b      	ldr	r3, [r7, #16]
 8008f8e:	f383 8810 	msr	PRIMASK, r3
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	681b      	ldr	r3, [r3, #0]
 8008f96:	681a      	ldr	r2, [r3, #0]
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	681b      	ldr	r3, [r3, #0]
 8008f9c:	494e      	ldr	r1, [pc, #312]	; (80090d8 <HAL_UART_IRQHandler+0x5a0>)
 8008f9e:	400a      	ands	r2, r1
 8008fa0:	601a      	str	r2, [r3, #0]
 8008fa2:	183b      	adds	r3, r7, r0
 8008fa4:	681b      	ldr	r3, [r3, #0]
 8008fa6:	617b      	str	r3, [r7, #20]
 8008fa8:	697b      	ldr	r3, [r7, #20]
 8008faa:	f383 8810 	msr	PRIMASK, r3
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008fae:	f3ef 8310 	mrs	r3, PRIMASK
 8008fb2:	61bb      	str	r3, [r7, #24]
  return(result);
 8008fb4:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008fb6:	2084      	movs	r0, #132	; 0x84
 8008fb8:	183a      	adds	r2, r7, r0
 8008fba:	6013      	str	r3, [r2, #0]
 8008fbc:	2301      	movs	r3, #1
 8008fbe:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008fc0:	69fb      	ldr	r3, [r7, #28]
 8008fc2:	f383 8810 	msr	PRIMASK, r3
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	681b      	ldr	r3, [r3, #0]
 8008fca:	689a      	ldr	r2, [r3, #8]
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	681b      	ldr	r3, [r3, #0]
 8008fd0:	2101      	movs	r1, #1
 8008fd2:	438a      	bics	r2, r1
 8008fd4:	609a      	str	r2, [r3, #8]
 8008fd6:	183b      	adds	r3, r7, r0
 8008fd8:	681b      	ldr	r3, [r3, #0]
 8008fda:	623b      	str	r3, [r7, #32]
 8008fdc:	6a3b      	ldr	r3, [r7, #32]
 8008fde:	f383 8810 	msr	PRIMASK, r3

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	2220      	movs	r2, #32
 8008fe6:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	2200      	movs	r2, #0
 8008fec:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	2200      	movs	r2, #0
 8008ff2:	665a      	str	r2, [r3, #100]	; 0x64
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008ff4:	f3ef 8310 	mrs	r3, PRIMASK
 8008ff8:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8008ffa:	6a7b      	ldr	r3, [r7, #36]	; 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008ffc:	2080      	movs	r0, #128	; 0x80
 8008ffe:	183a      	adds	r2, r7, r0
 8009000:	6013      	str	r3, [r2, #0]
 8009002:	2301      	movs	r3, #1
 8009004:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009006:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009008:	f383 8810 	msr	PRIMASK, r3
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	681b      	ldr	r3, [r3, #0]
 8009010:	681a      	ldr	r2, [r3, #0]
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	681b      	ldr	r3, [r3, #0]
 8009016:	2110      	movs	r1, #16
 8009018:	438a      	bics	r2, r1
 800901a:	601a      	str	r2, [r3, #0]
 800901c:	183b      	adds	r3, r7, r0
 800901e:	681b      	ldr	r3, [r3, #0]
 8009020:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009022:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009024:	f383 8810 	msr	PRIMASK, r3
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8009028:	238e      	movs	r3, #142	; 0x8e
 800902a:	18fb      	adds	r3, r7, r3
 800902c:	881a      	ldrh	r2, [r3, #0]
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	0011      	movs	r1, r2
 8009032:	0018      	movs	r0, r3
 8009034:	f000 f872 	bl	800911c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8009038:	e045      	b.n	80090c6 <HAL_UART_IRQHandler+0x58e>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800903a:	23a4      	movs	r3, #164	; 0xa4
 800903c:	18fb      	adds	r3, r7, r3
 800903e:	681a      	ldr	r2, [r3, #0]
 8009040:	2380      	movs	r3, #128	; 0x80
 8009042:	035b      	lsls	r3, r3, #13
 8009044:	4013      	ands	r3, r2
 8009046:	d010      	beq.n	800906a <HAL_UART_IRQHandler+0x532>
 8009048:	239c      	movs	r3, #156	; 0x9c
 800904a:	18fb      	adds	r3, r7, r3
 800904c:	681a      	ldr	r2, [r3, #0]
 800904e:	2380      	movs	r3, #128	; 0x80
 8009050:	03db      	lsls	r3, r3, #15
 8009052:	4013      	ands	r3, r2
 8009054:	d009      	beq.n	800906a <HAL_UART_IRQHandler+0x532>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	681b      	ldr	r3, [r3, #0]
 800905a:	2280      	movs	r2, #128	; 0x80
 800905c:	0352      	lsls	r2, r2, #13
 800905e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	0018      	movs	r0, r3
 8009064:	f000 ff79 	bl	8009f5a <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8009068:	e030      	b.n	80090cc <HAL_UART_IRQHandler+0x594>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 800906a:	23a4      	movs	r3, #164	; 0xa4
 800906c:	18fb      	adds	r3, r7, r3
 800906e:	681b      	ldr	r3, [r3, #0]
 8009070:	2280      	movs	r2, #128	; 0x80
 8009072:	4013      	ands	r3, r2
 8009074:	d00f      	beq.n	8009096 <HAL_UART_IRQHandler+0x55e>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8009076:	23a0      	movs	r3, #160	; 0xa0
 8009078:	18fb      	adds	r3, r7, r3
 800907a:	681b      	ldr	r3, [r3, #0]
 800907c:	2280      	movs	r2, #128	; 0x80
 800907e:	4013      	ands	r3, r2
 8009080:	d009      	beq.n	8009096 <HAL_UART_IRQHandler+0x55e>
  {
    if (huart->TxISR != NULL)
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009086:	2b00      	cmp	r3, #0
 8009088:	d01f      	beq.n	80090ca <HAL_UART_IRQHandler+0x592>
    {
      huart->TxISR(huart);
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800908e:	687a      	ldr	r2, [r7, #4]
 8009090:	0010      	movs	r0, r2
 8009092:	4798      	blx	r3
    }
    return;
 8009094:	e019      	b.n	80090ca <HAL_UART_IRQHandler+0x592>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8009096:	23a4      	movs	r3, #164	; 0xa4
 8009098:	18fb      	adds	r3, r7, r3
 800909a:	681b      	ldr	r3, [r3, #0]
 800909c:	2240      	movs	r2, #64	; 0x40
 800909e:	4013      	ands	r3, r2
 80090a0:	d014      	beq.n	80090cc <HAL_UART_IRQHandler+0x594>
 80090a2:	23a0      	movs	r3, #160	; 0xa0
 80090a4:	18fb      	adds	r3, r7, r3
 80090a6:	681b      	ldr	r3, [r3, #0]
 80090a8:	2240      	movs	r2, #64	; 0x40
 80090aa:	4013      	ands	r3, r2
 80090ac:	d00e      	beq.n	80090cc <HAL_UART_IRQHandler+0x594>
  {
    UART_EndTransmit_IT(huart);
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	0018      	movs	r0, r3
 80090b2:	f000 ff29 	bl	8009f08 <UART_EndTransmit_IT>
    return;
 80090b6:	46c0      	nop			; (mov r8, r8)
 80090b8:	e008      	b.n	80090cc <HAL_UART_IRQHandler+0x594>
      return;
 80090ba:	46c0      	nop			; (mov r8, r8)
 80090bc:	e006      	b.n	80090cc <HAL_UART_IRQHandler+0x594>
    return;
 80090be:	46c0      	nop			; (mov r8, r8)
 80090c0:	e004      	b.n	80090cc <HAL_UART_IRQHandler+0x594>
      return;
 80090c2:	46c0      	nop			; (mov r8, r8)
 80090c4:	e002      	b.n	80090cc <HAL_UART_IRQHandler+0x594>
      return;
 80090c6:	46c0      	nop			; (mov r8, r8)
 80090c8:	e000      	b.n	80090cc <HAL_UART_IRQHandler+0x594>
    return;
 80090ca:	46c0      	nop			; (mov r8, r8)
  }

}
 80090cc:	46bd      	mov	sp, r7
 80090ce:	b02a      	add	sp, #168	; 0xa8
 80090d0:	bd80      	pop	{r7, pc}
 80090d2:	46c0      	nop			; (mov r8, r8)
 80090d4:	fffffeff 	.word	0xfffffeff
 80090d8:	fffffedf 	.word	0xfffffedf

080090dc <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80090dc:	b580      	push	{r7, lr}
 80090de:	b082      	sub	sp, #8
 80090e0:	af00      	add	r7, sp, #0
 80090e2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80090e4:	46c0      	nop			; (mov r8, r8)
 80090e6:	46bd      	mov	sp, r7
 80090e8:	b002      	add	sp, #8
 80090ea:	bd80      	pop	{r7, pc}

080090ec <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80090ec:	b580      	push	{r7, lr}
 80090ee:	b082      	sub	sp, #8
 80090f0:	af00      	add	r7, sp, #0
 80090f2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 80090f4:	46c0      	nop			; (mov r8, r8)
 80090f6:	46bd      	mov	sp, r7
 80090f8:	b002      	add	sp, #8
 80090fa:	bd80      	pop	{r7, pc}

080090fc <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80090fc:	b580      	push	{r7, lr}
 80090fe:	b082      	sub	sp, #8
 8009100:	af00      	add	r7, sp, #0
 8009102:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8009104:	46c0      	nop			; (mov r8, r8)
 8009106:	46bd      	mov	sp, r7
 8009108:	b002      	add	sp, #8
 800910a:	bd80      	pop	{r7, pc}

0800910c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800910c:	b580      	push	{r7, lr}
 800910e:	b082      	sub	sp, #8
 8009110:	af00      	add	r7, sp, #0
 8009112:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8009114:	46c0      	nop			; (mov r8, r8)
 8009116:	46bd      	mov	sp, r7
 8009118:	b002      	add	sp, #8
 800911a:	bd80      	pop	{r7, pc}

0800911c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800911c:	b580      	push	{r7, lr}
 800911e:	b082      	sub	sp, #8
 8009120:	af00      	add	r7, sp, #0
 8009122:	6078      	str	r0, [r7, #4]
 8009124:	000a      	movs	r2, r1
 8009126:	1cbb      	adds	r3, r7, #2
 8009128:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800912a:	46c0      	nop			; (mov r8, r8)
 800912c:	46bd      	mov	sp, r7
 800912e:	b002      	add	sp, #8
 8009130:	bd80      	pop	{r7, pc}
	...

08009134 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009134:	b5b0      	push	{r4, r5, r7, lr}
 8009136:	b08e      	sub	sp, #56	; 0x38
 8009138:	af00      	add	r7, sp, #0
 800913a:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800913c:	231a      	movs	r3, #26
 800913e:	2218      	movs	r2, #24
 8009140:	4694      	mov	ip, r2
 8009142:	44bc      	add	ip, r7
 8009144:	4463      	add	r3, ip
 8009146:	2200      	movs	r2, #0
 8009148:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800914a:	69fb      	ldr	r3, [r7, #28]
 800914c:	689a      	ldr	r2, [r3, #8]
 800914e:	69fb      	ldr	r3, [r7, #28]
 8009150:	691b      	ldr	r3, [r3, #16]
 8009152:	431a      	orrs	r2, r3
 8009154:	69fb      	ldr	r3, [r7, #28]
 8009156:	695b      	ldr	r3, [r3, #20]
 8009158:	431a      	orrs	r2, r3
 800915a:	69fb      	ldr	r3, [r7, #28]
 800915c:	69db      	ldr	r3, [r3, #28]
 800915e:	4313      	orrs	r3, r2
 8009160:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009162:	69fb      	ldr	r3, [r7, #28]
 8009164:	681b      	ldr	r3, [r3, #0]
 8009166:	681b      	ldr	r3, [r3, #0]
 8009168:	4acb      	ldr	r2, [pc, #812]	; (8009498 <UART_SetConfig+0x364>)
 800916a:	4013      	ands	r3, r2
 800916c:	0019      	movs	r1, r3
 800916e:	69fb      	ldr	r3, [r7, #28]
 8009170:	681b      	ldr	r3, [r3, #0]
 8009172:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009174:	430a      	orrs	r2, r1
 8009176:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009178:	69fb      	ldr	r3, [r7, #28]
 800917a:	681b      	ldr	r3, [r3, #0]
 800917c:	685b      	ldr	r3, [r3, #4]
 800917e:	4ac7      	ldr	r2, [pc, #796]	; (800949c <UART_SetConfig+0x368>)
 8009180:	4013      	ands	r3, r2
 8009182:	0019      	movs	r1, r3
 8009184:	69fb      	ldr	r3, [r7, #28]
 8009186:	68da      	ldr	r2, [r3, #12]
 8009188:	69fb      	ldr	r3, [r7, #28]
 800918a:	681b      	ldr	r3, [r3, #0]
 800918c:	430a      	orrs	r2, r1
 800918e:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8009190:	69fb      	ldr	r3, [r7, #28]
 8009192:	699b      	ldr	r3, [r3, #24]
 8009194:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8009196:	69fb      	ldr	r3, [r7, #28]
 8009198:	681b      	ldr	r3, [r3, #0]
 800919a:	4ac1      	ldr	r2, [pc, #772]	; (80094a0 <UART_SetConfig+0x36c>)
 800919c:	4293      	cmp	r3, r2
 800919e:	d004      	beq.n	80091aa <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80091a0:	69fb      	ldr	r3, [r7, #28]
 80091a2:	6a1b      	ldr	r3, [r3, #32]
 80091a4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80091a6:	4313      	orrs	r3, r2
 80091a8:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80091aa:	69fb      	ldr	r3, [r7, #28]
 80091ac:	681b      	ldr	r3, [r3, #0]
 80091ae:	689b      	ldr	r3, [r3, #8]
 80091b0:	4abc      	ldr	r2, [pc, #752]	; (80094a4 <UART_SetConfig+0x370>)
 80091b2:	4013      	ands	r3, r2
 80091b4:	0019      	movs	r1, r3
 80091b6:	69fb      	ldr	r3, [r7, #28]
 80091b8:	681b      	ldr	r3, [r3, #0]
 80091ba:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80091bc:	430a      	orrs	r2, r1
 80091be:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80091c0:	69fb      	ldr	r3, [r7, #28]
 80091c2:	681b      	ldr	r3, [r3, #0]
 80091c4:	4ab8      	ldr	r2, [pc, #736]	; (80094a8 <UART_SetConfig+0x374>)
 80091c6:	4293      	cmp	r3, r2
 80091c8:	d134      	bne.n	8009234 <UART_SetConfig+0x100>
 80091ca:	4bb8      	ldr	r3, [pc, #736]	; (80094ac <UART_SetConfig+0x378>)
 80091cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80091ce:	2203      	movs	r2, #3
 80091d0:	4013      	ands	r3, r2
 80091d2:	2b01      	cmp	r3, #1
 80091d4:	d015      	beq.n	8009202 <UART_SetConfig+0xce>
 80091d6:	d304      	bcc.n	80091e2 <UART_SetConfig+0xae>
 80091d8:	2b02      	cmp	r3, #2
 80091da:	d00a      	beq.n	80091f2 <UART_SetConfig+0xbe>
 80091dc:	2b03      	cmp	r3, #3
 80091de:	d018      	beq.n	8009212 <UART_SetConfig+0xde>
 80091e0:	e01f      	b.n	8009222 <UART_SetConfig+0xee>
 80091e2:	231b      	movs	r3, #27
 80091e4:	2218      	movs	r2, #24
 80091e6:	4694      	mov	ip, r2
 80091e8:	44bc      	add	ip, r7
 80091ea:	4463      	add	r3, ip
 80091ec:	2201      	movs	r2, #1
 80091ee:	701a      	strb	r2, [r3, #0]
 80091f0:	e0c5      	b.n	800937e <UART_SetConfig+0x24a>
 80091f2:	231b      	movs	r3, #27
 80091f4:	2218      	movs	r2, #24
 80091f6:	4694      	mov	ip, r2
 80091f8:	44bc      	add	ip, r7
 80091fa:	4463      	add	r3, ip
 80091fc:	2202      	movs	r2, #2
 80091fe:	701a      	strb	r2, [r3, #0]
 8009200:	e0bd      	b.n	800937e <UART_SetConfig+0x24a>
 8009202:	231b      	movs	r3, #27
 8009204:	2218      	movs	r2, #24
 8009206:	4694      	mov	ip, r2
 8009208:	44bc      	add	ip, r7
 800920a:	4463      	add	r3, ip
 800920c:	2204      	movs	r2, #4
 800920e:	701a      	strb	r2, [r3, #0]
 8009210:	e0b5      	b.n	800937e <UART_SetConfig+0x24a>
 8009212:	231b      	movs	r3, #27
 8009214:	2218      	movs	r2, #24
 8009216:	4694      	mov	ip, r2
 8009218:	44bc      	add	ip, r7
 800921a:	4463      	add	r3, ip
 800921c:	2208      	movs	r2, #8
 800921e:	701a      	strb	r2, [r3, #0]
 8009220:	e0ad      	b.n	800937e <UART_SetConfig+0x24a>
 8009222:	231b      	movs	r3, #27
 8009224:	2218      	movs	r2, #24
 8009226:	4694      	mov	ip, r2
 8009228:	44bc      	add	ip, r7
 800922a:	4463      	add	r3, ip
 800922c:	2210      	movs	r2, #16
 800922e:	701a      	strb	r2, [r3, #0]
 8009230:	46c0      	nop			; (mov r8, r8)
 8009232:	e0a4      	b.n	800937e <UART_SetConfig+0x24a>
 8009234:	69fb      	ldr	r3, [r7, #28]
 8009236:	681b      	ldr	r3, [r3, #0]
 8009238:	4a9d      	ldr	r2, [pc, #628]	; (80094b0 <UART_SetConfig+0x37c>)
 800923a:	4293      	cmp	r3, r2
 800923c:	d137      	bne.n	80092ae <UART_SetConfig+0x17a>
 800923e:	4b9b      	ldr	r3, [pc, #620]	; (80094ac <UART_SetConfig+0x378>)
 8009240:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009242:	220c      	movs	r2, #12
 8009244:	4013      	ands	r3, r2
 8009246:	2b04      	cmp	r3, #4
 8009248:	d018      	beq.n	800927c <UART_SetConfig+0x148>
 800924a:	d802      	bhi.n	8009252 <UART_SetConfig+0x11e>
 800924c:	2b00      	cmp	r3, #0
 800924e:	d005      	beq.n	800925c <UART_SetConfig+0x128>
 8009250:	e024      	b.n	800929c <UART_SetConfig+0x168>
 8009252:	2b08      	cmp	r3, #8
 8009254:	d00a      	beq.n	800926c <UART_SetConfig+0x138>
 8009256:	2b0c      	cmp	r3, #12
 8009258:	d018      	beq.n	800928c <UART_SetConfig+0x158>
 800925a:	e01f      	b.n	800929c <UART_SetConfig+0x168>
 800925c:	231b      	movs	r3, #27
 800925e:	2218      	movs	r2, #24
 8009260:	4694      	mov	ip, r2
 8009262:	44bc      	add	ip, r7
 8009264:	4463      	add	r3, ip
 8009266:	2200      	movs	r2, #0
 8009268:	701a      	strb	r2, [r3, #0]
 800926a:	e088      	b.n	800937e <UART_SetConfig+0x24a>
 800926c:	231b      	movs	r3, #27
 800926e:	2218      	movs	r2, #24
 8009270:	4694      	mov	ip, r2
 8009272:	44bc      	add	ip, r7
 8009274:	4463      	add	r3, ip
 8009276:	2202      	movs	r2, #2
 8009278:	701a      	strb	r2, [r3, #0]
 800927a:	e080      	b.n	800937e <UART_SetConfig+0x24a>
 800927c:	231b      	movs	r3, #27
 800927e:	2218      	movs	r2, #24
 8009280:	4694      	mov	ip, r2
 8009282:	44bc      	add	ip, r7
 8009284:	4463      	add	r3, ip
 8009286:	2204      	movs	r2, #4
 8009288:	701a      	strb	r2, [r3, #0]
 800928a:	e078      	b.n	800937e <UART_SetConfig+0x24a>
 800928c:	231b      	movs	r3, #27
 800928e:	2218      	movs	r2, #24
 8009290:	4694      	mov	ip, r2
 8009292:	44bc      	add	ip, r7
 8009294:	4463      	add	r3, ip
 8009296:	2208      	movs	r2, #8
 8009298:	701a      	strb	r2, [r3, #0]
 800929a:	e070      	b.n	800937e <UART_SetConfig+0x24a>
 800929c:	231b      	movs	r3, #27
 800929e:	2218      	movs	r2, #24
 80092a0:	4694      	mov	ip, r2
 80092a2:	44bc      	add	ip, r7
 80092a4:	4463      	add	r3, ip
 80092a6:	2210      	movs	r2, #16
 80092a8:	701a      	strb	r2, [r3, #0]
 80092aa:	46c0      	nop			; (mov r8, r8)
 80092ac:	e067      	b.n	800937e <UART_SetConfig+0x24a>
 80092ae:	69fb      	ldr	r3, [r7, #28]
 80092b0:	681b      	ldr	r3, [r3, #0]
 80092b2:	4a80      	ldr	r2, [pc, #512]	; (80094b4 <UART_SetConfig+0x380>)
 80092b4:	4293      	cmp	r3, r2
 80092b6:	d107      	bne.n	80092c8 <UART_SetConfig+0x194>
 80092b8:	231b      	movs	r3, #27
 80092ba:	2218      	movs	r2, #24
 80092bc:	4694      	mov	ip, r2
 80092be:	44bc      	add	ip, r7
 80092c0:	4463      	add	r3, ip
 80092c2:	2200      	movs	r2, #0
 80092c4:	701a      	strb	r2, [r3, #0]
 80092c6:	e05a      	b.n	800937e <UART_SetConfig+0x24a>
 80092c8:	69fb      	ldr	r3, [r7, #28]
 80092ca:	681b      	ldr	r3, [r3, #0]
 80092cc:	4a7a      	ldr	r2, [pc, #488]	; (80094b8 <UART_SetConfig+0x384>)
 80092ce:	4293      	cmp	r3, r2
 80092d0:	d107      	bne.n	80092e2 <UART_SetConfig+0x1ae>
 80092d2:	231b      	movs	r3, #27
 80092d4:	2218      	movs	r2, #24
 80092d6:	4694      	mov	ip, r2
 80092d8:	44bc      	add	ip, r7
 80092da:	4463      	add	r3, ip
 80092dc:	2200      	movs	r2, #0
 80092de:	701a      	strb	r2, [r3, #0]
 80092e0:	e04d      	b.n	800937e <UART_SetConfig+0x24a>
 80092e2:	69fb      	ldr	r3, [r7, #28]
 80092e4:	681b      	ldr	r3, [r3, #0]
 80092e6:	4a6e      	ldr	r2, [pc, #440]	; (80094a0 <UART_SetConfig+0x36c>)
 80092e8:	4293      	cmp	r3, r2
 80092ea:	d141      	bne.n	8009370 <UART_SetConfig+0x23c>
 80092ec:	4b6f      	ldr	r3, [pc, #444]	; (80094ac <UART_SetConfig+0x378>)
 80092ee:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80092f0:	23c0      	movs	r3, #192	; 0xc0
 80092f2:	011b      	lsls	r3, r3, #4
 80092f4:	4013      	ands	r3, r2
 80092f6:	2280      	movs	r2, #128	; 0x80
 80092f8:	00d2      	lsls	r2, r2, #3
 80092fa:	4293      	cmp	r3, r2
 80092fc:	d01f      	beq.n	800933e <UART_SetConfig+0x20a>
 80092fe:	2280      	movs	r2, #128	; 0x80
 8009300:	00d2      	lsls	r2, r2, #3
 8009302:	4293      	cmp	r3, r2
 8009304:	d802      	bhi.n	800930c <UART_SetConfig+0x1d8>
 8009306:	2b00      	cmp	r3, #0
 8009308:	d009      	beq.n	800931e <UART_SetConfig+0x1ea>
 800930a:	e028      	b.n	800935e <UART_SetConfig+0x22a>
 800930c:	2280      	movs	r2, #128	; 0x80
 800930e:	0112      	lsls	r2, r2, #4
 8009310:	4293      	cmp	r3, r2
 8009312:	d00c      	beq.n	800932e <UART_SetConfig+0x1fa>
 8009314:	22c0      	movs	r2, #192	; 0xc0
 8009316:	0112      	lsls	r2, r2, #4
 8009318:	4293      	cmp	r3, r2
 800931a:	d018      	beq.n	800934e <UART_SetConfig+0x21a>
 800931c:	e01f      	b.n	800935e <UART_SetConfig+0x22a>
 800931e:	231b      	movs	r3, #27
 8009320:	2218      	movs	r2, #24
 8009322:	4694      	mov	ip, r2
 8009324:	44bc      	add	ip, r7
 8009326:	4463      	add	r3, ip
 8009328:	2200      	movs	r2, #0
 800932a:	701a      	strb	r2, [r3, #0]
 800932c:	e027      	b.n	800937e <UART_SetConfig+0x24a>
 800932e:	231b      	movs	r3, #27
 8009330:	2218      	movs	r2, #24
 8009332:	4694      	mov	ip, r2
 8009334:	44bc      	add	ip, r7
 8009336:	4463      	add	r3, ip
 8009338:	2202      	movs	r2, #2
 800933a:	701a      	strb	r2, [r3, #0]
 800933c:	e01f      	b.n	800937e <UART_SetConfig+0x24a>
 800933e:	231b      	movs	r3, #27
 8009340:	2218      	movs	r2, #24
 8009342:	4694      	mov	ip, r2
 8009344:	44bc      	add	ip, r7
 8009346:	4463      	add	r3, ip
 8009348:	2204      	movs	r2, #4
 800934a:	701a      	strb	r2, [r3, #0]
 800934c:	e017      	b.n	800937e <UART_SetConfig+0x24a>
 800934e:	231b      	movs	r3, #27
 8009350:	2218      	movs	r2, #24
 8009352:	4694      	mov	ip, r2
 8009354:	44bc      	add	ip, r7
 8009356:	4463      	add	r3, ip
 8009358:	2208      	movs	r2, #8
 800935a:	701a      	strb	r2, [r3, #0]
 800935c:	e00f      	b.n	800937e <UART_SetConfig+0x24a>
 800935e:	231b      	movs	r3, #27
 8009360:	2218      	movs	r2, #24
 8009362:	4694      	mov	ip, r2
 8009364:	44bc      	add	ip, r7
 8009366:	4463      	add	r3, ip
 8009368:	2210      	movs	r2, #16
 800936a:	701a      	strb	r2, [r3, #0]
 800936c:	46c0      	nop			; (mov r8, r8)
 800936e:	e006      	b.n	800937e <UART_SetConfig+0x24a>
 8009370:	231b      	movs	r3, #27
 8009372:	2218      	movs	r2, #24
 8009374:	4694      	mov	ip, r2
 8009376:	44bc      	add	ip, r7
 8009378:	4463      	add	r3, ip
 800937a:	2210      	movs	r2, #16
 800937c:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800937e:	69fb      	ldr	r3, [r7, #28]
 8009380:	681b      	ldr	r3, [r3, #0]
 8009382:	4a47      	ldr	r2, [pc, #284]	; (80094a0 <UART_SetConfig+0x36c>)
 8009384:	4293      	cmp	r3, r2
 8009386:	d000      	beq.n	800938a <UART_SetConfig+0x256>
 8009388:	e0a0      	b.n	80094cc <UART_SetConfig+0x398>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800938a:	231b      	movs	r3, #27
 800938c:	2218      	movs	r2, #24
 800938e:	4694      	mov	ip, r2
 8009390:	44bc      	add	ip, r7
 8009392:	4463      	add	r3, ip
 8009394:	781b      	ldrb	r3, [r3, #0]
 8009396:	2b02      	cmp	r3, #2
 8009398:	d00d      	beq.n	80093b6 <UART_SetConfig+0x282>
 800939a:	dc02      	bgt.n	80093a2 <UART_SetConfig+0x26e>
 800939c:	2b00      	cmp	r3, #0
 800939e:	d005      	beq.n	80093ac <UART_SetConfig+0x278>
 80093a0:	e01d      	b.n	80093de <UART_SetConfig+0x2aa>
 80093a2:	2b04      	cmp	r3, #4
 80093a4:	d012      	beq.n	80093cc <UART_SetConfig+0x298>
 80093a6:	2b08      	cmp	r3, #8
 80093a8:	d015      	beq.n	80093d6 <UART_SetConfig+0x2a2>
 80093aa:	e018      	b.n	80093de <UART_SetConfig+0x2aa>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80093ac:	f7fd fe10 	bl	8006fd0 <HAL_RCC_GetPCLK1Freq>
 80093b0:	0003      	movs	r3, r0
 80093b2:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80093b4:	e01d      	b.n	80093f2 <UART_SetConfig+0x2be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80093b6:	4b3d      	ldr	r3, [pc, #244]	; (80094ac <UART_SetConfig+0x378>)
 80093b8:	681b      	ldr	r3, [r3, #0]
 80093ba:	2210      	movs	r2, #16
 80093bc:	4013      	ands	r3, r2
 80093be:	d002      	beq.n	80093c6 <UART_SetConfig+0x292>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 80093c0:	4b3e      	ldr	r3, [pc, #248]	; (80094bc <UART_SetConfig+0x388>)
 80093c2:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80093c4:	e015      	b.n	80093f2 <UART_SetConfig+0x2be>
          pclk = (uint32_t) HSI_VALUE;
 80093c6:	4b3e      	ldr	r3, [pc, #248]	; (80094c0 <UART_SetConfig+0x38c>)
 80093c8:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80093ca:	e012      	b.n	80093f2 <UART_SetConfig+0x2be>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80093cc:	f7fd fd54 	bl	8006e78 <HAL_RCC_GetSysClockFreq>
 80093d0:	0003      	movs	r3, r0
 80093d2:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80093d4:	e00d      	b.n	80093f2 <UART_SetConfig+0x2be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80093d6:	2380      	movs	r3, #128	; 0x80
 80093d8:	021b      	lsls	r3, r3, #8
 80093da:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80093dc:	e009      	b.n	80093f2 <UART_SetConfig+0x2be>
      default:
        pclk = 0U;
 80093de:	2300      	movs	r3, #0
 80093e0:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 80093e2:	231a      	movs	r3, #26
 80093e4:	2218      	movs	r2, #24
 80093e6:	4694      	mov	ip, r2
 80093e8:	44bc      	add	ip, r7
 80093ea:	4463      	add	r3, ip
 80093ec:	2201      	movs	r2, #1
 80093ee:	701a      	strb	r2, [r3, #0]
        break;
 80093f0:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80093f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80093f4:	2b00      	cmp	r3, #0
 80093f6:	d100      	bne.n	80093fa <UART_SetConfig+0x2c6>
 80093f8:	e13c      	b.n	8009674 <UART_SetConfig+0x540>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80093fa:	69fb      	ldr	r3, [r7, #28]
 80093fc:	685a      	ldr	r2, [r3, #4]
 80093fe:	0013      	movs	r3, r2
 8009400:	005b      	lsls	r3, r3, #1
 8009402:	189b      	adds	r3, r3, r2
 8009404:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009406:	429a      	cmp	r2, r3
 8009408:	d305      	bcc.n	8009416 <UART_SetConfig+0x2e2>
          (pclk > (4096U * huart->Init.BaudRate)))
 800940a:	69fb      	ldr	r3, [r7, #28]
 800940c:	685b      	ldr	r3, [r3, #4]
 800940e:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8009410:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009412:	429a      	cmp	r2, r3
 8009414:	d907      	bls.n	8009426 <UART_SetConfig+0x2f2>
      {
        ret = HAL_ERROR;
 8009416:	231a      	movs	r3, #26
 8009418:	2218      	movs	r2, #24
 800941a:	4694      	mov	ip, r2
 800941c:	44bc      	add	ip, r7
 800941e:	4463      	add	r3, ip
 8009420:	2201      	movs	r2, #1
 8009422:	701a      	strb	r2, [r3, #0]
 8009424:	e126      	b.n	8009674 <UART_SetConfig+0x540>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8009426:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009428:	613b      	str	r3, [r7, #16]
 800942a:	2300      	movs	r3, #0
 800942c:	617b      	str	r3, [r7, #20]
 800942e:	6939      	ldr	r1, [r7, #16]
 8009430:	697a      	ldr	r2, [r7, #20]
 8009432:	000b      	movs	r3, r1
 8009434:	0e1b      	lsrs	r3, r3, #24
 8009436:	0010      	movs	r0, r2
 8009438:	0205      	lsls	r5, r0, #8
 800943a:	431d      	orrs	r5, r3
 800943c:	000b      	movs	r3, r1
 800943e:	021c      	lsls	r4, r3, #8
 8009440:	69fb      	ldr	r3, [r7, #28]
 8009442:	685b      	ldr	r3, [r3, #4]
 8009444:	085b      	lsrs	r3, r3, #1
 8009446:	60bb      	str	r3, [r7, #8]
 8009448:	2300      	movs	r3, #0
 800944a:	60fb      	str	r3, [r7, #12]
 800944c:	68b8      	ldr	r0, [r7, #8]
 800944e:	68f9      	ldr	r1, [r7, #12]
 8009450:	1900      	adds	r0, r0, r4
 8009452:	4169      	adcs	r1, r5
 8009454:	69fb      	ldr	r3, [r7, #28]
 8009456:	685b      	ldr	r3, [r3, #4]
 8009458:	603b      	str	r3, [r7, #0]
 800945a:	2300      	movs	r3, #0
 800945c:	607b      	str	r3, [r7, #4]
 800945e:	683a      	ldr	r2, [r7, #0]
 8009460:	687b      	ldr	r3, [r7, #4]
 8009462:	f7f7 f81b 	bl	800049c <__aeabi_uldivmod>
 8009466:	0003      	movs	r3, r0
 8009468:	000c      	movs	r4, r1
 800946a:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800946c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800946e:	4a15      	ldr	r2, [pc, #84]	; (80094c4 <UART_SetConfig+0x390>)
 8009470:	4293      	cmp	r3, r2
 8009472:	d908      	bls.n	8009486 <UART_SetConfig+0x352>
 8009474:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009476:	4a14      	ldr	r2, [pc, #80]	; (80094c8 <UART_SetConfig+0x394>)
 8009478:	4293      	cmp	r3, r2
 800947a:	d804      	bhi.n	8009486 <UART_SetConfig+0x352>
        {
          huart->Instance->BRR = usartdiv;
 800947c:	69fb      	ldr	r3, [r7, #28]
 800947e:	681b      	ldr	r3, [r3, #0]
 8009480:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009482:	60da      	str	r2, [r3, #12]
 8009484:	e0f6      	b.n	8009674 <UART_SetConfig+0x540>
        }
        else
        {
          ret = HAL_ERROR;
 8009486:	231a      	movs	r3, #26
 8009488:	2218      	movs	r2, #24
 800948a:	4694      	mov	ip, r2
 800948c:	44bc      	add	ip, r7
 800948e:	4463      	add	r3, ip
 8009490:	2201      	movs	r2, #1
 8009492:	701a      	strb	r2, [r3, #0]
 8009494:	e0ee      	b.n	8009674 <UART_SetConfig+0x540>
 8009496:	46c0      	nop			; (mov r8, r8)
 8009498:	efff69f3 	.word	0xefff69f3
 800949c:	ffffcfff 	.word	0xffffcfff
 80094a0:	40004800 	.word	0x40004800
 80094a4:	fffff4ff 	.word	0xfffff4ff
 80094a8:	40013800 	.word	0x40013800
 80094ac:	40021000 	.word	0x40021000
 80094b0:	40004400 	.word	0x40004400
 80094b4:	40004c00 	.word	0x40004c00
 80094b8:	40005000 	.word	0x40005000
 80094bc:	003d0900 	.word	0x003d0900
 80094c0:	00f42400 	.word	0x00f42400
 80094c4:	000002ff 	.word	0x000002ff
 80094c8:	000fffff 	.word	0x000fffff
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80094cc:	69fb      	ldr	r3, [r7, #28]
 80094ce:	69da      	ldr	r2, [r3, #28]
 80094d0:	2380      	movs	r3, #128	; 0x80
 80094d2:	021b      	lsls	r3, r3, #8
 80094d4:	429a      	cmp	r2, r3
 80094d6:	d000      	beq.n	80094da <UART_SetConfig+0x3a6>
 80094d8:	e073      	b.n	80095c2 <UART_SetConfig+0x48e>
  {
    switch (clocksource)
 80094da:	231b      	movs	r3, #27
 80094dc:	2218      	movs	r2, #24
 80094de:	4694      	mov	ip, r2
 80094e0:	44bc      	add	ip, r7
 80094e2:	4463      	add	r3, ip
 80094e4:	781b      	ldrb	r3, [r3, #0]
 80094e6:	2b08      	cmp	r3, #8
 80094e8:	d822      	bhi.n	8009530 <UART_SetConfig+0x3fc>
 80094ea:	009a      	lsls	r2, r3, #2
 80094ec:	4b69      	ldr	r3, [pc, #420]	; (8009694 <UART_SetConfig+0x560>)
 80094ee:	18d3      	adds	r3, r2, r3
 80094f0:	681b      	ldr	r3, [r3, #0]
 80094f2:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80094f4:	f7fd fd6c 	bl	8006fd0 <HAL_RCC_GetPCLK1Freq>
 80094f8:	0003      	movs	r3, r0
 80094fa:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80094fc:	e022      	b.n	8009544 <UART_SetConfig+0x410>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80094fe:	f7fd fd7d 	bl	8006ffc <HAL_RCC_GetPCLK2Freq>
 8009502:	0003      	movs	r3, r0
 8009504:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8009506:	e01d      	b.n	8009544 <UART_SetConfig+0x410>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009508:	4b63      	ldr	r3, [pc, #396]	; (8009698 <UART_SetConfig+0x564>)
 800950a:	681b      	ldr	r3, [r3, #0]
 800950c:	2210      	movs	r2, #16
 800950e:	4013      	ands	r3, r2
 8009510:	d002      	beq.n	8009518 <UART_SetConfig+0x3e4>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8009512:	4b62      	ldr	r3, [pc, #392]	; (800969c <UART_SetConfig+0x568>)
 8009514:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8009516:	e015      	b.n	8009544 <UART_SetConfig+0x410>
          pclk = (uint32_t) HSI_VALUE;
 8009518:	4b61      	ldr	r3, [pc, #388]	; (80096a0 <UART_SetConfig+0x56c>)
 800951a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800951c:	e012      	b.n	8009544 <UART_SetConfig+0x410>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800951e:	f7fd fcab 	bl	8006e78 <HAL_RCC_GetSysClockFreq>
 8009522:	0003      	movs	r3, r0
 8009524:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8009526:	e00d      	b.n	8009544 <UART_SetConfig+0x410>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009528:	2380      	movs	r3, #128	; 0x80
 800952a:	021b      	lsls	r3, r3, #8
 800952c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800952e:	e009      	b.n	8009544 <UART_SetConfig+0x410>
      default:
        pclk = 0U;
 8009530:	2300      	movs	r3, #0
 8009532:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8009534:	231a      	movs	r3, #26
 8009536:	2218      	movs	r2, #24
 8009538:	4694      	mov	ip, r2
 800953a:	44bc      	add	ip, r7
 800953c:	4463      	add	r3, ip
 800953e:	2201      	movs	r2, #1
 8009540:	701a      	strb	r2, [r3, #0]
        break;
 8009542:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8009544:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009546:	2b00      	cmp	r3, #0
 8009548:	d100      	bne.n	800954c <UART_SetConfig+0x418>
 800954a:	e093      	b.n	8009674 <UART_SetConfig+0x540>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800954c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800954e:	005a      	lsls	r2, r3, #1
 8009550:	69fb      	ldr	r3, [r7, #28]
 8009552:	685b      	ldr	r3, [r3, #4]
 8009554:	085b      	lsrs	r3, r3, #1
 8009556:	18d2      	adds	r2, r2, r3
 8009558:	69fb      	ldr	r3, [r7, #28]
 800955a:	685b      	ldr	r3, [r3, #4]
 800955c:	0019      	movs	r1, r3
 800955e:	0010      	movs	r0, r2
 8009560:	f7f6 fde8 	bl	8000134 <__udivsi3>
 8009564:	0003      	movs	r3, r0
 8009566:	b29b      	uxth	r3, r3
 8009568:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800956a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800956c:	2b0f      	cmp	r3, #15
 800956e:	d920      	bls.n	80095b2 <UART_SetConfig+0x47e>
 8009570:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009572:	4a4c      	ldr	r2, [pc, #304]	; (80096a4 <UART_SetConfig+0x570>)
 8009574:	4293      	cmp	r3, r2
 8009576:	d81c      	bhi.n	80095b2 <UART_SetConfig+0x47e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009578:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800957a:	b29a      	uxth	r2, r3
 800957c:	200e      	movs	r0, #14
 800957e:	2418      	movs	r4, #24
 8009580:	193b      	adds	r3, r7, r4
 8009582:	181b      	adds	r3, r3, r0
 8009584:	210f      	movs	r1, #15
 8009586:	438a      	bics	r2, r1
 8009588:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800958a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800958c:	085b      	lsrs	r3, r3, #1
 800958e:	b29b      	uxth	r3, r3
 8009590:	2207      	movs	r2, #7
 8009592:	4013      	ands	r3, r2
 8009594:	b299      	uxth	r1, r3
 8009596:	193b      	adds	r3, r7, r4
 8009598:	181b      	adds	r3, r3, r0
 800959a:	193a      	adds	r2, r7, r4
 800959c:	1812      	adds	r2, r2, r0
 800959e:	8812      	ldrh	r2, [r2, #0]
 80095a0:	430a      	orrs	r2, r1
 80095a2:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80095a4:	69fb      	ldr	r3, [r7, #28]
 80095a6:	681b      	ldr	r3, [r3, #0]
 80095a8:	193a      	adds	r2, r7, r4
 80095aa:	1812      	adds	r2, r2, r0
 80095ac:	8812      	ldrh	r2, [r2, #0]
 80095ae:	60da      	str	r2, [r3, #12]
 80095b0:	e060      	b.n	8009674 <UART_SetConfig+0x540>
      }
      else
      {
        ret = HAL_ERROR;
 80095b2:	231a      	movs	r3, #26
 80095b4:	2218      	movs	r2, #24
 80095b6:	4694      	mov	ip, r2
 80095b8:	44bc      	add	ip, r7
 80095ba:	4463      	add	r3, ip
 80095bc:	2201      	movs	r2, #1
 80095be:	701a      	strb	r2, [r3, #0]
 80095c0:	e058      	b.n	8009674 <UART_SetConfig+0x540>
      }
    }
  }
  else
  {
    switch (clocksource)
 80095c2:	231b      	movs	r3, #27
 80095c4:	2218      	movs	r2, #24
 80095c6:	4694      	mov	ip, r2
 80095c8:	44bc      	add	ip, r7
 80095ca:	4463      	add	r3, ip
 80095cc:	781b      	ldrb	r3, [r3, #0]
 80095ce:	2b08      	cmp	r3, #8
 80095d0:	d822      	bhi.n	8009618 <UART_SetConfig+0x4e4>
 80095d2:	009a      	lsls	r2, r3, #2
 80095d4:	4b34      	ldr	r3, [pc, #208]	; (80096a8 <UART_SetConfig+0x574>)
 80095d6:	18d3      	adds	r3, r2, r3
 80095d8:	681b      	ldr	r3, [r3, #0]
 80095da:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80095dc:	f7fd fcf8 	bl	8006fd0 <HAL_RCC_GetPCLK1Freq>
 80095e0:	0003      	movs	r3, r0
 80095e2:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80095e4:	e022      	b.n	800962c <UART_SetConfig+0x4f8>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80095e6:	f7fd fd09 	bl	8006ffc <HAL_RCC_GetPCLK2Freq>
 80095ea:	0003      	movs	r3, r0
 80095ec:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80095ee:	e01d      	b.n	800962c <UART_SetConfig+0x4f8>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80095f0:	4b29      	ldr	r3, [pc, #164]	; (8009698 <UART_SetConfig+0x564>)
 80095f2:	681b      	ldr	r3, [r3, #0]
 80095f4:	2210      	movs	r2, #16
 80095f6:	4013      	ands	r3, r2
 80095f8:	d002      	beq.n	8009600 <UART_SetConfig+0x4cc>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 80095fa:	4b28      	ldr	r3, [pc, #160]	; (800969c <UART_SetConfig+0x568>)
 80095fc:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80095fe:	e015      	b.n	800962c <UART_SetConfig+0x4f8>
          pclk = (uint32_t) HSI_VALUE;
 8009600:	4b27      	ldr	r3, [pc, #156]	; (80096a0 <UART_SetConfig+0x56c>)
 8009602:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8009604:	e012      	b.n	800962c <UART_SetConfig+0x4f8>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009606:	f7fd fc37 	bl	8006e78 <HAL_RCC_GetSysClockFreq>
 800960a:	0003      	movs	r3, r0
 800960c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800960e:	e00d      	b.n	800962c <UART_SetConfig+0x4f8>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009610:	2380      	movs	r3, #128	; 0x80
 8009612:	021b      	lsls	r3, r3, #8
 8009614:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8009616:	e009      	b.n	800962c <UART_SetConfig+0x4f8>
      default:
        pclk = 0U;
 8009618:	2300      	movs	r3, #0
 800961a:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 800961c:	231a      	movs	r3, #26
 800961e:	2218      	movs	r2, #24
 8009620:	4694      	mov	ip, r2
 8009622:	44bc      	add	ip, r7
 8009624:	4463      	add	r3, ip
 8009626:	2201      	movs	r2, #1
 8009628:	701a      	strb	r2, [r3, #0]
        break;
 800962a:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 800962c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800962e:	2b00      	cmp	r3, #0
 8009630:	d020      	beq.n	8009674 <UART_SetConfig+0x540>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8009632:	69fb      	ldr	r3, [r7, #28]
 8009634:	685b      	ldr	r3, [r3, #4]
 8009636:	085a      	lsrs	r2, r3, #1
 8009638:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800963a:	18d2      	adds	r2, r2, r3
 800963c:	69fb      	ldr	r3, [r7, #28]
 800963e:	685b      	ldr	r3, [r3, #4]
 8009640:	0019      	movs	r1, r3
 8009642:	0010      	movs	r0, r2
 8009644:	f7f6 fd76 	bl	8000134 <__udivsi3>
 8009648:	0003      	movs	r3, r0
 800964a:	b29b      	uxth	r3, r3
 800964c:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800964e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009650:	2b0f      	cmp	r3, #15
 8009652:	d908      	bls.n	8009666 <UART_SetConfig+0x532>
 8009654:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009656:	4a13      	ldr	r2, [pc, #76]	; (80096a4 <UART_SetConfig+0x570>)
 8009658:	4293      	cmp	r3, r2
 800965a:	d804      	bhi.n	8009666 <UART_SetConfig+0x532>
      {
        huart->Instance->BRR = usartdiv;
 800965c:	69fb      	ldr	r3, [r7, #28]
 800965e:	681b      	ldr	r3, [r3, #0]
 8009660:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009662:	60da      	str	r2, [r3, #12]
 8009664:	e006      	b.n	8009674 <UART_SetConfig+0x540>
      }
      else
      {
        ret = HAL_ERROR;
 8009666:	231a      	movs	r3, #26
 8009668:	2218      	movs	r2, #24
 800966a:	4694      	mov	ip, r2
 800966c:	44bc      	add	ip, r7
 800966e:	4463      	add	r3, ip
 8009670:	2201      	movs	r2, #1
 8009672:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009674:	69fb      	ldr	r3, [r7, #28]
 8009676:	2200      	movs	r2, #0
 8009678:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800967a:	69fb      	ldr	r3, [r7, #28]
 800967c:	2200      	movs	r2, #0
 800967e:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8009680:	231a      	movs	r3, #26
 8009682:	2218      	movs	r2, #24
 8009684:	4694      	mov	ip, r2
 8009686:	44bc      	add	ip, r7
 8009688:	4463      	add	r3, ip
 800968a:	781b      	ldrb	r3, [r3, #0]
}
 800968c:	0018      	movs	r0, r3
 800968e:	46bd      	mov	sp, r7
 8009690:	b00e      	add	sp, #56	; 0x38
 8009692:	bdb0      	pop	{r4, r5, r7, pc}
 8009694:	0800eb54 	.word	0x0800eb54
 8009698:	40021000 	.word	0x40021000
 800969c:	003d0900 	.word	0x003d0900
 80096a0:	00f42400 	.word	0x00f42400
 80096a4:	0000ffff 	.word	0x0000ffff
 80096a8:	0800eb78 	.word	0x0800eb78

080096ac <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80096ac:	b580      	push	{r7, lr}
 80096ae:	b082      	sub	sp, #8
 80096b0:	af00      	add	r7, sp, #0
 80096b2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80096b8:	2201      	movs	r2, #1
 80096ba:	4013      	ands	r3, r2
 80096bc:	d00b      	beq.n	80096d6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	681b      	ldr	r3, [r3, #0]
 80096c2:	685b      	ldr	r3, [r3, #4]
 80096c4:	4a4a      	ldr	r2, [pc, #296]	; (80097f0 <UART_AdvFeatureConfig+0x144>)
 80096c6:	4013      	ands	r3, r2
 80096c8:	0019      	movs	r1, r3
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80096ce:	687b      	ldr	r3, [r7, #4]
 80096d0:	681b      	ldr	r3, [r3, #0]
 80096d2:	430a      	orrs	r2, r1
 80096d4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80096da:	2202      	movs	r2, #2
 80096dc:	4013      	ands	r3, r2
 80096de:	d00b      	beq.n	80096f8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	681b      	ldr	r3, [r3, #0]
 80096e4:	685b      	ldr	r3, [r3, #4]
 80096e6:	4a43      	ldr	r2, [pc, #268]	; (80097f4 <UART_AdvFeatureConfig+0x148>)
 80096e8:	4013      	ands	r3, r2
 80096ea:	0019      	movs	r1, r3
 80096ec:	687b      	ldr	r3, [r7, #4]
 80096ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	681b      	ldr	r3, [r3, #0]
 80096f4:	430a      	orrs	r2, r1
 80096f6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80096f8:	687b      	ldr	r3, [r7, #4]
 80096fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80096fc:	2204      	movs	r2, #4
 80096fe:	4013      	ands	r3, r2
 8009700:	d00b      	beq.n	800971a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	681b      	ldr	r3, [r3, #0]
 8009706:	685b      	ldr	r3, [r3, #4]
 8009708:	4a3b      	ldr	r2, [pc, #236]	; (80097f8 <UART_AdvFeatureConfig+0x14c>)
 800970a:	4013      	ands	r3, r2
 800970c:	0019      	movs	r1, r3
 800970e:	687b      	ldr	r3, [r7, #4]
 8009710:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	681b      	ldr	r3, [r3, #0]
 8009716:	430a      	orrs	r2, r1
 8009718:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800971a:	687b      	ldr	r3, [r7, #4]
 800971c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800971e:	2208      	movs	r2, #8
 8009720:	4013      	ands	r3, r2
 8009722:	d00b      	beq.n	800973c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	681b      	ldr	r3, [r3, #0]
 8009728:	685b      	ldr	r3, [r3, #4]
 800972a:	4a34      	ldr	r2, [pc, #208]	; (80097fc <UART_AdvFeatureConfig+0x150>)
 800972c:	4013      	ands	r3, r2
 800972e:	0019      	movs	r1, r3
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	681b      	ldr	r3, [r3, #0]
 8009738:	430a      	orrs	r2, r1
 800973a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009740:	2210      	movs	r2, #16
 8009742:	4013      	ands	r3, r2
 8009744:	d00b      	beq.n	800975e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	681b      	ldr	r3, [r3, #0]
 800974a:	689b      	ldr	r3, [r3, #8]
 800974c:	4a2c      	ldr	r2, [pc, #176]	; (8009800 <UART_AdvFeatureConfig+0x154>)
 800974e:	4013      	ands	r3, r2
 8009750:	0019      	movs	r1, r3
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009756:	687b      	ldr	r3, [r7, #4]
 8009758:	681b      	ldr	r3, [r3, #0]
 800975a:	430a      	orrs	r2, r1
 800975c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800975e:	687b      	ldr	r3, [r7, #4]
 8009760:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009762:	2220      	movs	r2, #32
 8009764:	4013      	ands	r3, r2
 8009766:	d00b      	beq.n	8009780 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	681b      	ldr	r3, [r3, #0]
 800976c:	689b      	ldr	r3, [r3, #8]
 800976e:	4a25      	ldr	r2, [pc, #148]	; (8009804 <UART_AdvFeatureConfig+0x158>)
 8009770:	4013      	ands	r3, r2
 8009772:	0019      	movs	r1, r3
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	681b      	ldr	r3, [r3, #0]
 800977c:	430a      	orrs	r2, r1
 800977e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009784:	2240      	movs	r2, #64	; 0x40
 8009786:	4013      	ands	r3, r2
 8009788:	d01d      	beq.n	80097c6 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	681b      	ldr	r3, [r3, #0]
 800978e:	685b      	ldr	r3, [r3, #4]
 8009790:	4a1d      	ldr	r2, [pc, #116]	; (8009808 <UART_AdvFeatureConfig+0x15c>)
 8009792:	4013      	ands	r3, r2
 8009794:	0019      	movs	r1, r3
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800979a:	687b      	ldr	r3, [r7, #4]
 800979c:	681b      	ldr	r3, [r3, #0]
 800979e:	430a      	orrs	r2, r1
 80097a0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80097a6:	2380      	movs	r3, #128	; 0x80
 80097a8:	035b      	lsls	r3, r3, #13
 80097aa:	429a      	cmp	r2, r3
 80097ac:	d10b      	bne.n	80097c6 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	681b      	ldr	r3, [r3, #0]
 80097b2:	685b      	ldr	r3, [r3, #4]
 80097b4:	4a15      	ldr	r2, [pc, #84]	; (800980c <UART_AdvFeatureConfig+0x160>)
 80097b6:	4013      	ands	r3, r2
 80097b8:	0019      	movs	r1, r3
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	681b      	ldr	r3, [r3, #0]
 80097c2:	430a      	orrs	r2, r1
 80097c4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80097ca:	2280      	movs	r2, #128	; 0x80
 80097cc:	4013      	ands	r3, r2
 80097ce:	d00b      	beq.n	80097e8 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	681b      	ldr	r3, [r3, #0]
 80097d4:	685b      	ldr	r3, [r3, #4]
 80097d6:	4a0e      	ldr	r2, [pc, #56]	; (8009810 <UART_AdvFeatureConfig+0x164>)
 80097d8:	4013      	ands	r3, r2
 80097da:	0019      	movs	r1, r3
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	681b      	ldr	r3, [r3, #0]
 80097e4:	430a      	orrs	r2, r1
 80097e6:	605a      	str	r2, [r3, #4]
  }
}
 80097e8:	46c0      	nop			; (mov r8, r8)
 80097ea:	46bd      	mov	sp, r7
 80097ec:	b002      	add	sp, #8
 80097ee:	bd80      	pop	{r7, pc}
 80097f0:	fffdffff 	.word	0xfffdffff
 80097f4:	fffeffff 	.word	0xfffeffff
 80097f8:	fffbffff 	.word	0xfffbffff
 80097fc:	ffff7fff 	.word	0xffff7fff
 8009800:	ffffefff 	.word	0xffffefff
 8009804:	ffffdfff 	.word	0xffffdfff
 8009808:	ffefffff 	.word	0xffefffff
 800980c:	ff9fffff 	.word	0xff9fffff
 8009810:	fff7ffff 	.word	0xfff7ffff

08009814 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009814:	b580      	push	{r7, lr}
 8009816:	b086      	sub	sp, #24
 8009818:	af02      	add	r7, sp, #8
 800981a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	2280      	movs	r2, #128	; 0x80
 8009820:	2100      	movs	r1, #0
 8009822:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009824:	f7fb fe6a 	bl	80054fc <HAL_GetTick>
 8009828:	0003      	movs	r3, r0
 800982a:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800982c:	687b      	ldr	r3, [r7, #4]
 800982e:	681b      	ldr	r3, [r3, #0]
 8009830:	681b      	ldr	r3, [r3, #0]
 8009832:	2208      	movs	r2, #8
 8009834:	4013      	ands	r3, r2
 8009836:	2b08      	cmp	r3, #8
 8009838:	d10d      	bne.n	8009856 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800983a:	68fa      	ldr	r2, [r7, #12]
 800983c:	2380      	movs	r3, #128	; 0x80
 800983e:	0399      	lsls	r1, r3, #14
 8009840:	6878      	ldr	r0, [r7, #4]
 8009842:	4b18      	ldr	r3, [pc, #96]	; (80098a4 <UART_CheckIdleState+0x90>)
 8009844:	9300      	str	r3, [sp, #0]
 8009846:	0013      	movs	r3, r2
 8009848:	2200      	movs	r2, #0
 800984a:	f000 f82d 	bl	80098a8 <UART_WaitOnFlagUntilTimeout>
 800984e:	1e03      	subs	r3, r0, #0
 8009850:	d001      	beq.n	8009856 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009852:	2303      	movs	r3, #3
 8009854:	e022      	b.n	800989c <UART_CheckIdleState+0x88>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009856:	687b      	ldr	r3, [r7, #4]
 8009858:	681b      	ldr	r3, [r3, #0]
 800985a:	681b      	ldr	r3, [r3, #0]
 800985c:	2204      	movs	r2, #4
 800985e:	4013      	ands	r3, r2
 8009860:	2b04      	cmp	r3, #4
 8009862:	d10d      	bne.n	8009880 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009864:	68fa      	ldr	r2, [r7, #12]
 8009866:	2380      	movs	r3, #128	; 0x80
 8009868:	03d9      	lsls	r1, r3, #15
 800986a:	6878      	ldr	r0, [r7, #4]
 800986c:	4b0d      	ldr	r3, [pc, #52]	; (80098a4 <UART_CheckIdleState+0x90>)
 800986e:	9300      	str	r3, [sp, #0]
 8009870:	0013      	movs	r3, r2
 8009872:	2200      	movs	r2, #0
 8009874:	f000 f818 	bl	80098a8 <UART_WaitOnFlagUntilTimeout>
 8009878:	1e03      	subs	r3, r0, #0
 800987a:	d001      	beq.n	8009880 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800987c:	2303      	movs	r3, #3
 800987e:	e00d      	b.n	800989c <UART_CheckIdleState+0x88>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	2220      	movs	r2, #32
 8009884:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	2220      	movs	r2, #32
 800988a:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	2200      	movs	r2, #0
 8009890:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	2274      	movs	r2, #116	; 0x74
 8009896:	2100      	movs	r1, #0
 8009898:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800989a:	2300      	movs	r3, #0
}
 800989c:	0018      	movs	r0, r3
 800989e:	46bd      	mov	sp, r7
 80098a0:	b004      	add	sp, #16
 80098a2:	bd80      	pop	{r7, pc}
 80098a4:	01ffffff 	.word	0x01ffffff

080098a8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80098a8:	b580      	push	{r7, lr}
 80098aa:	b094      	sub	sp, #80	; 0x50
 80098ac:	af00      	add	r7, sp, #0
 80098ae:	60f8      	str	r0, [r7, #12]
 80098b0:	60b9      	str	r1, [r7, #8]
 80098b2:	603b      	str	r3, [r7, #0]
 80098b4:	1dfb      	adds	r3, r7, #7
 80098b6:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80098b8:	e09b      	b.n	80099f2 <UART_WaitOnFlagUntilTimeout+0x14a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80098ba:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80098bc:	3301      	adds	r3, #1
 80098be:	d100      	bne.n	80098c2 <UART_WaitOnFlagUntilTimeout+0x1a>
 80098c0:	e097      	b.n	80099f2 <UART_WaitOnFlagUntilTimeout+0x14a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80098c2:	f7fb fe1b 	bl	80054fc <HAL_GetTick>
 80098c6:	0002      	movs	r2, r0
 80098c8:	683b      	ldr	r3, [r7, #0]
 80098ca:	1ad3      	subs	r3, r2, r3
 80098cc:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80098ce:	429a      	cmp	r2, r3
 80098d0:	d302      	bcc.n	80098d8 <UART_WaitOnFlagUntilTimeout+0x30>
 80098d2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80098d4:	2b00      	cmp	r3, #0
 80098d6:	d139      	bne.n	800994c <UART_WaitOnFlagUntilTimeout+0xa4>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80098d8:	f3ef 8310 	mrs	r3, PRIMASK
 80098dc:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 80098de:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80098e0:	647b      	str	r3, [r7, #68]	; 0x44
 80098e2:	2301      	movs	r3, #1
 80098e4:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80098e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80098e8:	f383 8810 	msr	PRIMASK, r3
 80098ec:	68fb      	ldr	r3, [r7, #12]
 80098ee:	681b      	ldr	r3, [r3, #0]
 80098f0:	681a      	ldr	r2, [r3, #0]
 80098f2:	68fb      	ldr	r3, [r7, #12]
 80098f4:	681b      	ldr	r3, [r3, #0]
 80098f6:	4949      	ldr	r1, [pc, #292]	; (8009a1c <UART_WaitOnFlagUntilTimeout+0x174>)
 80098f8:	400a      	ands	r2, r1
 80098fa:	601a      	str	r2, [r3, #0]
 80098fc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80098fe:	633b      	str	r3, [r7, #48]	; 0x30
 8009900:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009902:	f383 8810 	msr	PRIMASK, r3
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009906:	f3ef 8310 	mrs	r3, PRIMASK
 800990a:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 800990c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800990e:	643b      	str	r3, [r7, #64]	; 0x40
 8009910:	2301      	movs	r3, #1
 8009912:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009914:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009916:	f383 8810 	msr	PRIMASK, r3
 800991a:	68fb      	ldr	r3, [r7, #12]
 800991c:	681b      	ldr	r3, [r3, #0]
 800991e:	689a      	ldr	r2, [r3, #8]
 8009920:	68fb      	ldr	r3, [r7, #12]
 8009922:	681b      	ldr	r3, [r3, #0]
 8009924:	2101      	movs	r1, #1
 8009926:	438a      	bics	r2, r1
 8009928:	609a      	str	r2, [r3, #8]
 800992a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800992c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800992e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009930:	f383 8810 	msr	PRIMASK, r3

        huart->gState = HAL_UART_STATE_READY;
 8009934:	68fb      	ldr	r3, [r7, #12]
 8009936:	2220      	movs	r2, #32
 8009938:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 800993a:	68fb      	ldr	r3, [r7, #12]
 800993c:	2220      	movs	r2, #32
 800993e:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8009940:	68fb      	ldr	r3, [r7, #12]
 8009942:	2274      	movs	r2, #116	; 0x74
 8009944:	2100      	movs	r1, #0
 8009946:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8009948:	2303      	movs	r3, #3
 800994a:	e063      	b.n	8009a14 <UART_WaitOnFlagUntilTimeout+0x16c>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800994c:	68fb      	ldr	r3, [r7, #12]
 800994e:	681b      	ldr	r3, [r3, #0]
 8009950:	681b      	ldr	r3, [r3, #0]
 8009952:	2204      	movs	r2, #4
 8009954:	4013      	ands	r3, r2
 8009956:	d04c      	beq.n	80099f2 <UART_WaitOnFlagUntilTimeout+0x14a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009958:	68fb      	ldr	r3, [r7, #12]
 800995a:	681b      	ldr	r3, [r3, #0]
 800995c:	69da      	ldr	r2, [r3, #28]
 800995e:	2380      	movs	r3, #128	; 0x80
 8009960:	011b      	lsls	r3, r3, #4
 8009962:	401a      	ands	r2, r3
 8009964:	2380      	movs	r3, #128	; 0x80
 8009966:	011b      	lsls	r3, r3, #4
 8009968:	429a      	cmp	r2, r3
 800996a:	d142      	bne.n	80099f2 <UART_WaitOnFlagUntilTimeout+0x14a>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800996c:	68fb      	ldr	r3, [r7, #12]
 800996e:	681b      	ldr	r3, [r3, #0]
 8009970:	2280      	movs	r2, #128	; 0x80
 8009972:	0112      	lsls	r2, r2, #4
 8009974:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009976:	f3ef 8310 	mrs	r3, PRIMASK
 800997a:	613b      	str	r3, [r7, #16]
  return(result);
 800997c:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800997e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009980:	2301      	movs	r3, #1
 8009982:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009984:	697b      	ldr	r3, [r7, #20]
 8009986:	f383 8810 	msr	PRIMASK, r3
 800998a:	68fb      	ldr	r3, [r7, #12]
 800998c:	681b      	ldr	r3, [r3, #0]
 800998e:	681a      	ldr	r2, [r3, #0]
 8009990:	68fb      	ldr	r3, [r7, #12]
 8009992:	681b      	ldr	r3, [r3, #0]
 8009994:	4921      	ldr	r1, [pc, #132]	; (8009a1c <UART_WaitOnFlagUntilTimeout+0x174>)
 8009996:	400a      	ands	r2, r1
 8009998:	601a      	str	r2, [r3, #0]
 800999a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800999c:	61bb      	str	r3, [r7, #24]
 800999e:	69bb      	ldr	r3, [r7, #24]
 80099a0:	f383 8810 	msr	PRIMASK, r3
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80099a4:	f3ef 8310 	mrs	r3, PRIMASK
 80099a8:	61fb      	str	r3, [r7, #28]
  return(result);
 80099aa:	69fb      	ldr	r3, [r7, #28]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80099ac:	64bb      	str	r3, [r7, #72]	; 0x48
 80099ae:	2301      	movs	r3, #1
 80099b0:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80099b2:	6a3b      	ldr	r3, [r7, #32]
 80099b4:	f383 8810 	msr	PRIMASK, r3
 80099b8:	68fb      	ldr	r3, [r7, #12]
 80099ba:	681b      	ldr	r3, [r3, #0]
 80099bc:	689a      	ldr	r2, [r3, #8]
 80099be:	68fb      	ldr	r3, [r7, #12]
 80099c0:	681b      	ldr	r3, [r3, #0]
 80099c2:	2101      	movs	r1, #1
 80099c4:	438a      	bics	r2, r1
 80099c6:	609a      	str	r2, [r3, #8]
 80099c8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80099ca:	627b      	str	r3, [r7, #36]	; 0x24
 80099cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099ce:	f383 8810 	msr	PRIMASK, r3

          huart->gState = HAL_UART_STATE_READY;
 80099d2:	68fb      	ldr	r3, [r7, #12]
 80099d4:	2220      	movs	r2, #32
 80099d6:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 80099d8:	68fb      	ldr	r3, [r7, #12]
 80099da:	2220      	movs	r2, #32
 80099dc:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80099de:	68fb      	ldr	r3, [r7, #12]
 80099e0:	2280      	movs	r2, #128	; 0x80
 80099e2:	2120      	movs	r1, #32
 80099e4:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80099e6:	68fb      	ldr	r3, [r7, #12]
 80099e8:	2274      	movs	r2, #116	; 0x74
 80099ea:	2100      	movs	r1, #0
 80099ec:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80099ee:	2303      	movs	r3, #3
 80099f0:	e010      	b.n	8009a14 <UART_WaitOnFlagUntilTimeout+0x16c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80099f2:	68fb      	ldr	r3, [r7, #12]
 80099f4:	681b      	ldr	r3, [r3, #0]
 80099f6:	69db      	ldr	r3, [r3, #28]
 80099f8:	68ba      	ldr	r2, [r7, #8]
 80099fa:	4013      	ands	r3, r2
 80099fc:	68ba      	ldr	r2, [r7, #8]
 80099fe:	1ad3      	subs	r3, r2, r3
 8009a00:	425a      	negs	r2, r3
 8009a02:	4153      	adcs	r3, r2
 8009a04:	b2db      	uxtb	r3, r3
 8009a06:	001a      	movs	r2, r3
 8009a08:	1dfb      	adds	r3, r7, #7
 8009a0a:	781b      	ldrb	r3, [r3, #0]
 8009a0c:	429a      	cmp	r2, r3
 8009a0e:	d100      	bne.n	8009a12 <UART_WaitOnFlagUntilTimeout+0x16a>
 8009a10:	e753      	b.n	80098ba <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009a12:	2300      	movs	r3, #0
}
 8009a14:	0018      	movs	r0, r3
 8009a16:	46bd      	mov	sp, r7
 8009a18:	b014      	add	sp, #80	; 0x50
 8009a1a:	bd80      	pop	{r7, pc}
 8009a1c:	fffffe5f 	.word	0xfffffe5f

08009a20 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009a20:	b580      	push	{r7, lr}
 8009a22:	b090      	sub	sp, #64	; 0x40
 8009a24:	af00      	add	r7, sp, #0
 8009a26:	60f8      	str	r0, [r7, #12]
 8009a28:	60b9      	str	r1, [r7, #8]
 8009a2a:	1dbb      	adds	r3, r7, #6
 8009a2c:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr = pData;
 8009a2e:	68fb      	ldr	r3, [r7, #12]
 8009a30:	68ba      	ldr	r2, [r7, #8]
 8009a32:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize = Size;
 8009a34:	68fb      	ldr	r3, [r7, #12]
 8009a36:	1dba      	adds	r2, r7, #6
 8009a38:	2158      	movs	r1, #88	; 0x58
 8009a3a:	8812      	ldrh	r2, [r2, #0]
 8009a3c:	525a      	strh	r2, [r3, r1]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009a3e:	68fb      	ldr	r3, [r7, #12]
 8009a40:	2280      	movs	r2, #128	; 0x80
 8009a42:	2100      	movs	r1, #0
 8009a44:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009a46:	68fb      	ldr	r3, [r7, #12]
 8009a48:	2222      	movs	r2, #34	; 0x22
 8009a4a:	67da      	str	r2, [r3, #124]	; 0x7c

  if (huart->hdmarx != NULL)
 8009a4c:	68fb      	ldr	r3, [r7, #12]
 8009a4e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009a50:	2b00      	cmp	r3, #0
 8009a52:	d02b      	beq.n	8009aac <UART_Start_Receive_DMA+0x8c>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8009a54:	68fb      	ldr	r3, [r7, #12]
 8009a56:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009a58:	4a3c      	ldr	r2, [pc, #240]	; (8009b4c <UART_Start_Receive_DMA+0x12c>)
 8009a5a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8009a5c:	68fb      	ldr	r3, [r7, #12]
 8009a5e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009a60:	4a3b      	ldr	r2, [pc, #236]	; (8009b50 <UART_Start_Receive_DMA+0x130>)
 8009a62:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8009a64:	68fb      	ldr	r3, [r7, #12]
 8009a66:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009a68:	4a3a      	ldr	r2, [pc, #232]	; (8009b54 <UART_Start_Receive_DMA+0x134>)
 8009a6a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8009a6c:	68fb      	ldr	r3, [r7, #12]
 8009a6e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009a70:	2200      	movs	r2, #0
 8009a72:	639a      	str	r2, [r3, #56]	; 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8009a74:	68fb      	ldr	r3, [r7, #12]
 8009a76:	6f18      	ldr	r0, [r3, #112]	; 0x70
 8009a78:	68fb      	ldr	r3, [r7, #12]
 8009a7a:	681b      	ldr	r3, [r3, #0]
 8009a7c:	3324      	adds	r3, #36	; 0x24
 8009a7e:	0019      	movs	r1, r3
 8009a80:	68fb      	ldr	r3, [r7, #12]
 8009a82:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009a84:	001a      	movs	r2, r3
 8009a86:	1dbb      	adds	r3, r7, #6
 8009a88:	881b      	ldrh	r3, [r3, #0]
 8009a8a:	f7fb ff02 	bl	8005892 <HAL_DMA_Start_IT>
 8009a8e:	1e03      	subs	r3, r0, #0
 8009a90:	d00c      	beq.n	8009aac <UART_Start_Receive_DMA+0x8c>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8009a92:	68fb      	ldr	r3, [r7, #12]
 8009a94:	2280      	movs	r2, #128	; 0x80
 8009a96:	2110      	movs	r1, #16
 8009a98:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8009a9a:	68fb      	ldr	r3, [r7, #12]
 8009a9c:	2274      	movs	r2, #116	; 0x74
 8009a9e:	2100      	movs	r1, #0
 8009aa0:	5499      	strb	r1, [r3, r2]

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009aa2:	68fb      	ldr	r3, [r7, #12]
 8009aa4:	2220      	movs	r2, #32
 8009aa6:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_ERROR;
 8009aa8:	2301      	movs	r3, #1
 8009aaa:	e04a      	b.n	8009b42 <UART_Start_Receive_DMA+0x122>
    }
  }
  __HAL_UNLOCK(huart);
 8009aac:	68fb      	ldr	r3, [r7, #12]
 8009aae:	2274      	movs	r2, #116	; 0x74
 8009ab0:	2100      	movs	r1, #0
 8009ab2:	5499      	strb	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009ab4:	f3ef 8310 	mrs	r3, PRIMASK
 8009ab8:	613b      	str	r3, [r7, #16]
  return(result);
 8009aba:	693b      	ldr	r3, [r7, #16]

  /* Enable the UART Parity Error Interrupt */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009abc:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009abe:	2301      	movs	r3, #1
 8009ac0:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009ac2:	697b      	ldr	r3, [r7, #20]
 8009ac4:	f383 8810 	msr	PRIMASK, r3
 8009ac8:	68fb      	ldr	r3, [r7, #12]
 8009aca:	681b      	ldr	r3, [r3, #0]
 8009acc:	681a      	ldr	r2, [r3, #0]
 8009ace:	68fb      	ldr	r3, [r7, #12]
 8009ad0:	681b      	ldr	r3, [r3, #0]
 8009ad2:	2180      	movs	r1, #128	; 0x80
 8009ad4:	0049      	lsls	r1, r1, #1
 8009ad6:	430a      	orrs	r2, r1
 8009ad8:	601a      	str	r2, [r3, #0]
 8009ada:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009adc:	61bb      	str	r3, [r7, #24]
 8009ade:	69bb      	ldr	r3, [r7, #24]
 8009ae0:	f383 8810 	msr	PRIMASK, r3
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009ae4:	f3ef 8310 	mrs	r3, PRIMASK
 8009ae8:	61fb      	str	r3, [r7, #28]
  return(result);
 8009aea:	69fb      	ldr	r3, [r7, #28]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009aec:	63bb      	str	r3, [r7, #56]	; 0x38
 8009aee:	2301      	movs	r3, #1
 8009af0:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009af2:	6a3b      	ldr	r3, [r7, #32]
 8009af4:	f383 8810 	msr	PRIMASK, r3
 8009af8:	68fb      	ldr	r3, [r7, #12]
 8009afa:	681b      	ldr	r3, [r3, #0]
 8009afc:	689a      	ldr	r2, [r3, #8]
 8009afe:	68fb      	ldr	r3, [r7, #12]
 8009b00:	681b      	ldr	r3, [r3, #0]
 8009b02:	2101      	movs	r1, #1
 8009b04:	430a      	orrs	r2, r1
 8009b06:	609a      	str	r2, [r3, #8]
 8009b08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009b0a:	627b      	str	r3, [r7, #36]	; 0x24
 8009b0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b0e:	f383 8810 	msr	PRIMASK, r3
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009b12:	f3ef 8310 	mrs	r3, PRIMASK
 8009b16:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8009b18:	6abb      	ldr	r3, [r7, #40]	; 0x28

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009b1a:	637b      	str	r3, [r7, #52]	; 0x34
 8009b1c:	2301      	movs	r3, #1
 8009b1e:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009b20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009b22:	f383 8810 	msr	PRIMASK, r3
 8009b26:	68fb      	ldr	r3, [r7, #12]
 8009b28:	681b      	ldr	r3, [r3, #0]
 8009b2a:	689a      	ldr	r2, [r3, #8]
 8009b2c:	68fb      	ldr	r3, [r7, #12]
 8009b2e:	681b      	ldr	r3, [r3, #0]
 8009b30:	2140      	movs	r1, #64	; 0x40
 8009b32:	430a      	orrs	r2, r1
 8009b34:	609a      	str	r2, [r3, #8]
 8009b36:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009b38:	633b      	str	r3, [r7, #48]	; 0x30
 8009b3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b3c:	f383 8810 	msr	PRIMASK, r3

  return HAL_OK;
 8009b40:	2300      	movs	r3, #0
}
 8009b42:	0018      	movs	r0, r3
 8009b44:	46bd      	mov	sp, r7
 8009b46:	b010      	add	sp, #64	; 0x40
 8009b48:	bd80      	pop	{r7, pc}
 8009b4a:	46c0      	nop			; (mov r8, r8)
 8009b4c:	08009d05 	.word	0x08009d05
 8009b50:	08009e1d 	.word	0x08009e1d
 8009b54:	08009e59 	.word	0x08009e59

08009b58 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8009b58:	b580      	push	{r7, lr}
 8009b5a:	b086      	sub	sp, #24
 8009b5c:	af00      	add	r7, sp, #0
 8009b5e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009b60:	f3ef 8310 	mrs	r3, PRIMASK
 8009b64:	60bb      	str	r3, [r7, #8]
  return(result);
 8009b66:	68bb      	ldr	r3, [r7, #8]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8009b68:	617b      	str	r3, [r7, #20]
 8009b6a:	2301      	movs	r3, #1
 8009b6c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009b6e:	68fb      	ldr	r3, [r7, #12]
 8009b70:	f383 8810 	msr	PRIMASK, r3
 8009b74:	687b      	ldr	r3, [r7, #4]
 8009b76:	681b      	ldr	r3, [r3, #0]
 8009b78:	681a      	ldr	r2, [r3, #0]
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	681b      	ldr	r3, [r3, #0]
 8009b7e:	21c0      	movs	r1, #192	; 0xc0
 8009b80:	438a      	bics	r2, r1
 8009b82:	601a      	str	r2, [r3, #0]
 8009b84:	697b      	ldr	r3, [r7, #20]
 8009b86:	613b      	str	r3, [r7, #16]
 8009b88:	693b      	ldr	r3, [r7, #16]
 8009b8a:	f383 8810 	msr	PRIMASK, r3

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009b8e:	687b      	ldr	r3, [r7, #4]
 8009b90:	2220      	movs	r2, #32
 8009b92:	679a      	str	r2, [r3, #120]	; 0x78
}
 8009b94:	46c0      	nop			; (mov r8, r8)
 8009b96:	46bd      	mov	sp, r7
 8009b98:	b006      	add	sp, #24
 8009b9a:	bd80      	pop	{r7, pc}

08009b9c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009b9c:	b580      	push	{r7, lr}
 8009b9e:	b08e      	sub	sp, #56	; 0x38
 8009ba0:	af00      	add	r7, sp, #0
 8009ba2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009ba4:	f3ef 8310 	mrs	r3, PRIMASK
 8009ba8:	617b      	str	r3, [r7, #20]
  return(result);
 8009baa:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009bac:	637b      	str	r3, [r7, #52]	; 0x34
 8009bae:	2301      	movs	r3, #1
 8009bb0:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009bb2:	69bb      	ldr	r3, [r7, #24]
 8009bb4:	f383 8810 	msr	PRIMASK, r3
 8009bb8:	687b      	ldr	r3, [r7, #4]
 8009bba:	681b      	ldr	r3, [r3, #0]
 8009bbc:	681a      	ldr	r2, [r3, #0]
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	681b      	ldr	r3, [r3, #0]
 8009bc2:	4923      	ldr	r1, [pc, #140]	; (8009c50 <UART_EndRxTransfer+0xb4>)
 8009bc4:	400a      	ands	r2, r1
 8009bc6:	601a      	str	r2, [r3, #0]
 8009bc8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009bca:	61fb      	str	r3, [r7, #28]
 8009bcc:	69fb      	ldr	r3, [r7, #28]
 8009bce:	f383 8810 	msr	PRIMASK, r3
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009bd2:	f3ef 8310 	mrs	r3, PRIMASK
 8009bd6:	623b      	str	r3, [r7, #32]
  return(result);
 8009bd8:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009bda:	633b      	str	r3, [r7, #48]	; 0x30
 8009bdc:	2301      	movs	r3, #1
 8009bde:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009be0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009be2:	f383 8810 	msr	PRIMASK, r3
 8009be6:	687b      	ldr	r3, [r7, #4]
 8009be8:	681b      	ldr	r3, [r3, #0]
 8009bea:	689a      	ldr	r2, [r3, #8]
 8009bec:	687b      	ldr	r3, [r7, #4]
 8009bee:	681b      	ldr	r3, [r3, #0]
 8009bf0:	2101      	movs	r1, #1
 8009bf2:	438a      	bics	r2, r1
 8009bf4:	609a      	str	r2, [r3, #8]
 8009bf6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009bf8:	62bb      	str	r3, [r7, #40]	; 0x28
 8009bfa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009bfc:	f383 8810 	msr	PRIMASK, r3

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009c04:	2b01      	cmp	r3, #1
 8009c06:	d116      	bne.n	8009c36 <UART_EndRxTransfer+0x9a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009c08:	f3ef 8310 	mrs	r3, PRIMASK
 8009c0c:	60bb      	str	r3, [r7, #8]
  return(result);
 8009c0e:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009c10:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009c12:	2301      	movs	r3, #1
 8009c14:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009c16:	68fb      	ldr	r3, [r7, #12]
 8009c18:	f383 8810 	msr	PRIMASK, r3
 8009c1c:	687b      	ldr	r3, [r7, #4]
 8009c1e:	681b      	ldr	r3, [r3, #0]
 8009c20:	681a      	ldr	r2, [r3, #0]
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	681b      	ldr	r3, [r3, #0]
 8009c26:	2110      	movs	r1, #16
 8009c28:	438a      	bics	r2, r1
 8009c2a:	601a      	str	r2, [r3, #0]
 8009c2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009c2e:	613b      	str	r3, [r7, #16]
 8009c30:	693b      	ldr	r3, [r7, #16]
 8009c32:	f383 8810 	msr	PRIMASK, r3
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009c36:	687b      	ldr	r3, [r7, #4]
 8009c38:	2220      	movs	r2, #32
 8009c3a:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	2200      	movs	r2, #0
 8009c40:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009c42:	687b      	ldr	r3, [r7, #4]
 8009c44:	2200      	movs	r2, #0
 8009c46:	665a      	str	r2, [r3, #100]	; 0x64
}
 8009c48:	46c0      	nop			; (mov r8, r8)
 8009c4a:	46bd      	mov	sp, r7
 8009c4c:	b00e      	add	sp, #56	; 0x38
 8009c4e:	bd80      	pop	{r7, pc}
 8009c50:	fffffedf 	.word	0xfffffedf

08009c54 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8009c54:	b580      	push	{r7, lr}
 8009c56:	b08c      	sub	sp, #48	; 0x30
 8009c58:	af00      	add	r7, sp, #0
 8009c5a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009c60:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8009c62:	687b      	ldr	r3, [r7, #4]
 8009c64:	681b      	ldr	r3, [r3, #0]
 8009c66:	681b      	ldr	r3, [r3, #0]
 8009c68:	2220      	movs	r2, #32
 8009c6a:	4013      	ands	r3, r2
 8009c6c:	d132      	bne.n	8009cd4 <UART_DMATransmitCplt+0x80>
  {
    huart->TxXferCount = 0U;
 8009c6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009c70:	2252      	movs	r2, #82	; 0x52
 8009c72:	2100      	movs	r1, #0
 8009c74:	5299      	strh	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009c76:	f3ef 8310 	mrs	r3, PRIMASK
 8009c7a:	60fb      	str	r3, [r7, #12]
  return(result);
 8009c7c:	68fb      	ldr	r3, [r7, #12]

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8009c7e:	62bb      	str	r3, [r7, #40]	; 0x28
 8009c80:	2301      	movs	r3, #1
 8009c82:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009c84:	693b      	ldr	r3, [r7, #16]
 8009c86:	f383 8810 	msr	PRIMASK, r3
 8009c8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009c8c:	681b      	ldr	r3, [r3, #0]
 8009c8e:	689a      	ldr	r2, [r3, #8]
 8009c90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009c92:	681b      	ldr	r3, [r3, #0]
 8009c94:	2180      	movs	r1, #128	; 0x80
 8009c96:	438a      	bics	r2, r1
 8009c98:	609a      	str	r2, [r3, #8]
 8009c9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009c9c:	617b      	str	r3, [r7, #20]
 8009c9e:	697b      	ldr	r3, [r7, #20]
 8009ca0:	f383 8810 	msr	PRIMASK, r3
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009ca4:	f3ef 8310 	mrs	r3, PRIMASK
 8009ca8:	61bb      	str	r3, [r7, #24]
  return(result);
 8009caa:	69bb      	ldr	r3, [r7, #24]

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009cac:	627b      	str	r3, [r7, #36]	; 0x24
 8009cae:	2301      	movs	r3, #1
 8009cb0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009cb2:	69fb      	ldr	r3, [r7, #28]
 8009cb4:	f383 8810 	msr	PRIMASK, r3
 8009cb8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009cba:	681b      	ldr	r3, [r3, #0]
 8009cbc:	681a      	ldr	r2, [r3, #0]
 8009cbe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009cc0:	681b      	ldr	r3, [r3, #0]
 8009cc2:	2140      	movs	r1, #64	; 0x40
 8009cc4:	430a      	orrs	r2, r1
 8009cc6:	601a      	str	r2, [r3, #0]
 8009cc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009cca:	623b      	str	r3, [r7, #32]
 8009ccc:	6a3b      	ldr	r3, [r7, #32]
 8009cce:	f383 8810 	msr	PRIMASK, r3
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009cd2:	e003      	b.n	8009cdc <UART_DMATransmitCplt+0x88>
    HAL_UART_TxCpltCallback(huart);
 8009cd4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009cd6:	0018      	movs	r0, r3
 8009cd8:	f7ff fa00 	bl	80090dc <HAL_UART_TxCpltCallback>
}
 8009cdc:	46c0      	nop			; (mov r8, r8)
 8009cde:	46bd      	mov	sp, r7
 8009ce0:	b00c      	add	sp, #48	; 0x30
 8009ce2:	bd80      	pop	{r7, pc}

08009ce4 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8009ce4:	b580      	push	{r7, lr}
 8009ce6:	b084      	sub	sp, #16
 8009ce8:	af00      	add	r7, sp, #0
 8009cea:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009cec:	687b      	ldr	r3, [r7, #4]
 8009cee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009cf0:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8009cf2:	68fb      	ldr	r3, [r7, #12]
 8009cf4:	0018      	movs	r0, r3
 8009cf6:	f7ff f9f9 	bl	80090ec <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009cfa:	46c0      	nop			; (mov r8, r8)
 8009cfc:	46bd      	mov	sp, r7
 8009cfe:	b004      	add	sp, #16
 8009d00:	bd80      	pop	{r7, pc}
	...

08009d04 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8009d04:	b580      	push	{r7, lr}
 8009d06:	b094      	sub	sp, #80	; 0x50
 8009d08:	af00      	add	r7, sp, #0
 8009d0a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009d10:	64fb      	str	r3, [r7, #76]	; 0x4c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8009d12:	687b      	ldr	r3, [r7, #4]
 8009d14:	681b      	ldr	r3, [r3, #0]
 8009d16:	681b      	ldr	r3, [r3, #0]
 8009d18:	2220      	movs	r2, #32
 8009d1a:	4013      	ands	r3, r2
 8009d1c:	d166      	bne.n	8009dec <UART_DMAReceiveCplt+0xe8>
  {
    huart->RxXferCount = 0U;
 8009d1e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009d20:	225a      	movs	r2, #90	; 0x5a
 8009d22:	2100      	movs	r1, #0
 8009d24:	5299      	strh	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009d26:	f3ef 8310 	mrs	r3, PRIMASK
 8009d2a:	61bb      	str	r3, [r7, #24]
  return(result);
 8009d2c:	69bb      	ldr	r3, [r7, #24]

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009d2e:	64bb      	str	r3, [r7, #72]	; 0x48
 8009d30:	2301      	movs	r3, #1
 8009d32:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009d34:	69fb      	ldr	r3, [r7, #28]
 8009d36:	f383 8810 	msr	PRIMASK, r3
 8009d3a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009d3c:	681b      	ldr	r3, [r3, #0]
 8009d3e:	681a      	ldr	r2, [r3, #0]
 8009d40:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009d42:	681b      	ldr	r3, [r3, #0]
 8009d44:	4934      	ldr	r1, [pc, #208]	; (8009e18 <UART_DMAReceiveCplt+0x114>)
 8009d46:	400a      	ands	r2, r1
 8009d48:	601a      	str	r2, [r3, #0]
 8009d4a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009d4c:	623b      	str	r3, [r7, #32]
 8009d4e:	6a3b      	ldr	r3, [r7, #32]
 8009d50:	f383 8810 	msr	PRIMASK, r3
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009d54:	f3ef 8310 	mrs	r3, PRIMASK
 8009d58:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8009d5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009d5c:	647b      	str	r3, [r7, #68]	; 0x44
 8009d5e:	2301      	movs	r3, #1
 8009d60:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009d62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009d64:	f383 8810 	msr	PRIMASK, r3
 8009d68:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009d6a:	681b      	ldr	r3, [r3, #0]
 8009d6c:	689a      	ldr	r2, [r3, #8]
 8009d6e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009d70:	681b      	ldr	r3, [r3, #0]
 8009d72:	2101      	movs	r1, #1
 8009d74:	438a      	bics	r2, r1
 8009d76:	609a      	str	r2, [r3, #8]
 8009d78:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009d7a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009d7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009d7e:	f383 8810 	msr	PRIMASK, r3
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009d82:	f3ef 8310 	mrs	r3, PRIMASK
 8009d86:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 8009d88:	6b3b      	ldr	r3, [r7, #48]	; 0x30

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009d8a:	643b      	str	r3, [r7, #64]	; 0x40
 8009d8c:	2301      	movs	r3, #1
 8009d8e:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009d90:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009d92:	f383 8810 	msr	PRIMASK, r3
 8009d96:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009d98:	681b      	ldr	r3, [r3, #0]
 8009d9a:	689a      	ldr	r2, [r3, #8]
 8009d9c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009d9e:	681b      	ldr	r3, [r3, #0]
 8009da0:	2140      	movs	r1, #64	; 0x40
 8009da2:	438a      	bics	r2, r1
 8009da4:	609a      	str	r2, [r3, #8]
 8009da6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009da8:	63bb      	str	r3, [r7, #56]	; 0x38
 8009daa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009dac:	f383 8810 	msr	PRIMASK, r3

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8009db0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009db2:	2220      	movs	r2, #32
 8009db4:	67da      	str	r2, [r3, #124]	; 0x7c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009db6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009db8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009dba:	2b01      	cmp	r3, #1
 8009dbc:	d116      	bne.n	8009dec <UART_DMAReceiveCplt+0xe8>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009dbe:	f3ef 8310 	mrs	r3, PRIMASK
 8009dc2:	60fb      	str	r3, [r7, #12]
  return(result);
 8009dc4:	68fb      	ldr	r3, [r7, #12]
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009dc6:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009dc8:	2301      	movs	r3, #1
 8009dca:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009dcc:	693b      	ldr	r3, [r7, #16]
 8009dce:	f383 8810 	msr	PRIMASK, r3
 8009dd2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009dd4:	681b      	ldr	r3, [r3, #0]
 8009dd6:	681a      	ldr	r2, [r3, #0]
 8009dd8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009dda:	681b      	ldr	r3, [r3, #0]
 8009ddc:	2110      	movs	r1, #16
 8009dde:	438a      	bics	r2, r1
 8009de0:	601a      	str	r2, [r3, #0]
 8009de2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009de4:	617b      	str	r3, [r7, #20]
 8009de6:	697b      	ldr	r3, [r7, #20]
 8009de8:	f383 8810 	msr	PRIMASK, r3
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009dec:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009dee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009df0:	2b01      	cmp	r3, #1
 8009df2:	d108      	bne.n	8009e06 <UART_DMAReceiveCplt+0x102>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009df4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009df6:	2258      	movs	r2, #88	; 0x58
 8009df8:	5a9a      	ldrh	r2, [r3, r2]
 8009dfa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009dfc:	0011      	movs	r1, r2
 8009dfe:	0018      	movs	r0, r3
 8009e00:	f7ff f98c 	bl	800911c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009e04:	e003      	b.n	8009e0e <UART_DMAReceiveCplt+0x10a>
    HAL_UART_RxCpltCallback(huart);
 8009e06:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009e08:	0018      	movs	r0, r3
 8009e0a:	f7fb f8bf 	bl	8004f8c <HAL_UART_RxCpltCallback>
}
 8009e0e:	46c0      	nop			; (mov r8, r8)
 8009e10:	46bd      	mov	sp, r7
 8009e12:	b014      	add	sp, #80	; 0x50
 8009e14:	bd80      	pop	{r7, pc}
 8009e16:	46c0      	nop			; (mov r8, r8)
 8009e18:	fffffeff 	.word	0xfffffeff

08009e1c <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8009e1c:	b580      	push	{r7, lr}
 8009e1e:	b084      	sub	sp, #16
 8009e20:	af00      	add	r7, sp, #0
 8009e22:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009e28:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009e2a:	68fb      	ldr	r3, [r7, #12]
 8009e2c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009e2e:	2b01      	cmp	r3, #1
 8009e30:	d10a      	bne.n	8009e48 <UART_DMARxHalfCplt+0x2c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8009e32:	68fb      	ldr	r3, [r7, #12]
 8009e34:	2258      	movs	r2, #88	; 0x58
 8009e36:	5a9b      	ldrh	r3, [r3, r2]
 8009e38:	085b      	lsrs	r3, r3, #1
 8009e3a:	b29a      	uxth	r2, r3
 8009e3c:	68fb      	ldr	r3, [r7, #12]
 8009e3e:	0011      	movs	r1, r2
 8009e40:	0018      	movs	r0, r3
 8009e42:	f7ff f96b 	bl	800911c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009e46:	e003      	b.n	8009e50 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8009e48:	68fb      	ldr	r3, [r7, #12]
 8009e4a:	0018      	movs	r0, r3
 8009e4c:	f7ff f956 	bl	80090fc <HAL_UART_RxHalfCpltCallback>
}
 8009e50:	46c0      	nop			; (mov r8, r8)
 8009e52:	46bd      	mov	sp, r7
 8009e54:	b004      	add	sp, #16
 8009e56:	bd80      	pop	{r7, pc}

08009e58 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8009e58:	b580      	push	{r7, lr}
 8009e5a:	b086      	sub	sp, #24
 8009e5c:	af00      	add	r7, sp, #0
 8009e5e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009e60:	687b      	ldr	r3, [r7, #4]
 8009e62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009e64:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8009e66:	697b      	ldr	r3, [r7, #20]
 8009e68:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8009e6a:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8009e6c:	697b      	ldr	r3, [r7, #20]
 8009e6e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009e70:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8009e72:	697b      	ldr	r3, [r7, #20]
 8009e74:	681b      	ldr	r3, [r3, #0]
 8009e76:	689b      	ldr	r3, [r3, #8]
 8009e78:	2280      	movs	r2, #128	; 0x80
 8009e7a:	4013      	ands	r3, r2
 8009e7c:	2b80      	cmp	r3, #128	; 0x80
 8009e7e:	d10a      	bne.n	8009e96 <UART_DMAError+0x3e>
 8009e80:	693b      	ldr	r3, [r7, #16]
 8009e82:	2b21      	cmp	r3, #33	; 0x21
 8009e84:	d107      	bne.n	8009e96 <UART_DMAError+0x3e>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8009e86:	697b      	ldr	r3, [r7, #20]
 8009e88:	2252      	movs	r2, #82	; 0x52
 8009e8a:	2100      	movs	r1, #0
 8009e8c:	5299      	strh	r1, [r3, r2]
    UART_EndTxTransfer(huart);
 8009e8e:	697b      	ldr	r3, [r7, #20]
 8009e90:	0018      	movs	r0, r3
 8009e92:	f7ff fe61 	bl	8009b58 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8009e96:	697b      	ldr	r3, [r7, #20]
 8009e98:	681b      	ldr	r3, [r3, #0]
 8009e9a:	689b      	ldr	r3, [r3, #8]
 8009e9c:	2240      	movs	r2, #64	; 0x40
 8009e9e:	4013      	ands	r3, r2
 8009ea0:	2b40      	cmp	r3, #64	; 0x40
 8009ea2:	d10a      	bne.n	8009eba <UART_DMAError+0x62>
 8009ea4:	68fb      	ldr	r3, [r7, #12]
 8009ea6:	2b22      	cmp	r3, #34	; 0x22
 8009ea8:	d107      	bne.n	8009eba <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8009eaa:	697b      	ldr	r3, [r7, #20]
 8009eac:	225a      	movs	r2, #90	; 0x5a
 8009eae:	2100      	movs	r1, #0
 8009eb0:	5299      	strh	r1, [r3, r2]
    UART_EndRxTransfer(huart);
 8009eb2:	697b      	ldr	r3, [r7, #20]
 8009eb4:	0018      	movs	r0, r3
 8009eb6:	f7ff fe71 	bl	8009b9c <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8009eba:	697b      	ldr	r3, [r7, #20]
 8009ebc:	2280      	movs	r2, #128	; 0x80
 8009ebe:	589b      	ldr	r3, [r3, r2]
 8009ec0:	2210      	movs	r2, #16
 8009ec2:	431a      	orrs	r2, r3
 8009ec4:	697b      	ldr	r3, [r7, #20]
 8009ec6:	2180      	movs	r1, #128	; 0x80
 8009ec8:	505a      	str	r2, [r3, r1]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009eca:	697b      	ldr	r3, [r7, #20]
 8009ecc:	0018      	movs	r0, r3
 8009ece:	f7ff f91d 	bl	800910c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009ed2:	46c0      	nop			; (mov r8, r8)
 8009ed4:	46bd      	mov	sp, r7
 8009ed6:	b006      	add	sp, #24
 8009ed8:	bd80      	pop	{r7, pc}

08009eda <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009eda:	b580      	push	{r7, lr}
 8009edc:	b084      	sub	sp, #16
 8009ede:	af00      	add	r7, sp, #0
 8009ee0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009ee2:	687b      	ldr	r3, [r7, #4]
 8009ee4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009ee6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8009ee8:	68fb      	ldr	r3, [r7, #12]
 8009eea:	225a      	movs	r2, #90	; 0x5a
 8009eec:	2100      	movs	r1, #0
 8009eee:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 8009ef0:	68fb      	ldr	r3, [r7, #12]
 8009ef2:	2252      	movs	r2, #82	; 0x52
 8009ef4:	2100      	movs	r1, #0
 8009ef6:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009ef8:	68fb      	ldr	r3, [r7, #12]
 8009efa:	0018      	movs	r0, r3
 8009efc:	f7ff f906 	bl	800910c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009f00:	46c0      	nop			; (mov r8, r8)
 8009f02:	46bd      	mov	sp, r7
 8009f04:	b004      	add	sp, #16
 8009f06:	bd80      	pop	{r7, pc}

08009f08 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009f08:	b580      	push	{r7, lr}
 8009f0a:	b086      	sub	sp, #24
 8009f0c:	af00      	add	r7, sp, #0
 8009f0e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009f10:	f3ef 8310 	mrs	r3, PRIMASK
 8009f14:	60bb      	str	r3, [r7, #8]
  return(result);
 8009f16:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009f18:	617b      	str	r3, [r7, #20]
 8009f1a:	2301      	movs	r3, #1
 8009f1c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009f1e:	68fb      	ldr	r3, [r7, #12]
 8009f20:	f383 8810 	msr	PRIMASK, r3
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	681b      	ldr	r3, [r3, #0]
 8009f28:	681a      	ldr	r2, [r3, #0]
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	681b      	ldr	r3, [r3, #0]
 8009f2e:	2140      	movs	r1, #64	; 0x40
 8009f30:	438a      	bics	r2, r1
 8009f32:	601a      	str	r2, [r3, #0]
 8009f34:	697b      	ldr	r3, [r7, #20]
 8009f36:	613b      	str	r3, [r7, #16]
 8009f38:	693b      	ldr	r3, [r7, #16]
 8009f3a:	f383 8810 	msr	PRIMASK, r3

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009f3e:	687b      	ldr	r3, [r7, #4]
 8009f40:	2220      	movs	r2, #32
 8009f42:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	2200      	movs	r2, #0
 8009f48:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	0018      	movs	r0, r3
 8009f4e:	f7ff f8c5 	bl	80090dc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009f52:	46c0      	nop			; (mov r8, r8)
 8009f54:	46bd      	mov	sp, r7
 8009f56:	b006      	add	sp, #24
 8009f58:	bd80      	pop	{r7, pc}

08009f5a <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8009f5a:	b580      	push	{r7, lr}
 8009f5c:	b082      	sub	sp, #8
 8009f5e:	af00      	add	r7, sp, #0
 8009f60:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8009f62:	46c0      	nop			; (mov r8, r8)
 8009f64:	46bd      	mov	sp, r7
 8009f66:	b002      	add	sp, #8
 8009f68:	bd80      	pop	{r7, pc}
	...

08009f6c <__errno>:
 8009f6c:	4b01      	ldr	r3, [pc, #4]	; (8009f74 <__errno+0x8>)
 8009f6e:	6818      	ldr	r0, [r3, #0]
 8009f70:	4770      	bx	lr
 8009f72:	46c0      	nop			; (mov r8, r8)
 8009f74:	20000198 	.word	0x20000198

08009f78 <__libc_init_array>:
 8009f78:	b570      	push	{r4, r5, r6, lr}
 8009f7a:	2600      	movs	r6, #0
 8009f7c:	4d0c      	ldr	r5, [pc, #48]	; (8009fb0 <__libc_init_array+0x38>)
 8009f7e:	4c0d      	ldr	r4, [pc, #52]	; (8009fb4 <__libc_init_array+0x3c>)
 8009f80:	1b64      	subs	r4, r4, r5
 8009f82:	10a4      	asrs	r4, r4, #2
 8009f84:	42a6      	cmp	r6, r4
 8009f86:	d109      	bne.n	8009f9c <__libc_init_array+0x24>
 8009f88:	2600      	movs	r6, #0
 8009f8a:	f004 fb2d 	bl	800e5e8 <_init>
 8009f8e:	4d0a      	ldr	r5, [pc, #40]	; (8009fb8 <__libc_init_array+0x40>)
 8009f90:	4c0a      	ldr	r4, [pc, #40]	; (8009fbc <__libc_init_array+0x44>)
 8009f92:	1b64      	subs	r4, r4, r5
 8009f94:	10a4      	asrs	r4, r4, #2
 8009f96:	42a6      	cmp	r6, r4
 8009f98:	d105      	bne.n	8009fa6 <__libc_init_array+0x2e>
 8009f9a:	bd70      	pop	{r4, r5, r6, pc}
 8009f9c:	00b3      	lsls	r3, r6, #2
 8009f9e:	58eb      	ldr	r3, [r5, r3]
 8009fa0:	4798      	blx	r3
 8009fa2:	3601      	adds	r6, #1
 8009fa4:	e7ee      	b.n	8009f84 <__libc_init_array+0xc>
 8009fa6:	00b3      	lsls	r3, r6, #2
 8009fa8:	58eb      	ldr	r3, [r5, r3]
 8009faa:	4798      	blx	r3
 8009fac:	3601      	adds	r6, #1
 8009fae:	e7f2      	b.n	8009f96 <__libc_init_array+0x1e>
 8009fb0:	0800eec8 	.word	0x0800eec8
 8009fb4:	0800eec8 	.word	0x0800eec8
 8009fb8:	0800eec8 	.word	0x0800eec8
 8009fbc:	0800eecc 	.word	0x0800eecc

08009fc0 <memcmp>:
 8009fc0:	b530      	push	{r4, r5, lr}
 8009fc2:	2400      	movs	r4, #0
 8009fc4:	42a2      	cmp	r2, r4
 8009fc6:	d101      	bne.n	8009fcc <memcmp+0xc>
 8009fc8:	2000      	movs	r0, #0
 8009fca:	e005      	b.n	8009fd8 <memcmp+0x18>
 8009fcc:	5d03      	ldrb	r3, [r0, r4]
 8009fce:	1c65      	adds	r5, r4, #1
 8009fd0:	5d0c      	ldrb	r4, [r1, r4]
 8009fd2:	42a3      	cmp	r3, r4
 8009fd4:	d001      	beq.n	8009fda <memcmp+0x1a>
 8009fd6:	1b18      	subs	r0, r3, r4
 8009fd8:	bd30      	pop	{r4, r5, pc}
 8009fda:	002c      	movs	r4, r5
 8009fdc:	e7f2      	b.n	8009fc4 <memcmp+0x4>

08009fde <memcpy>:
 8009fde:	2300      	movs	r3, #0
 8009fe0:	b510      	push	{r4, lr}
 8009fe2:	429a      	cmp	r2, r3
 8009fe4:	d100      	bne.n	8009fe8 <memcpy+0xa>
 8009fe6:	bd10      	pop	{r4, pc}
 8009fe8:	5ccc      	ldrb	r4, [r1, r3]
 8009fea:	54c4      	strb	r4, [r0, r3]
 8009fec:	3301      	adds	r3, #1
 8009fee:	e7f8      	b.n	8009fe2 <memcpy+0x4>

08009ff0 <memset>:
 8009ff0:	0003      	movs	r3, r0
 8009ff2:	1812      	adds	r2, r2, r0
 8009ff4:	4293      	cmp	r3, r2
 8009ff6:	d100      	bne.n	8009ffa <memset+0xa>
 8009ff8:	4770      	bx	lr
 8009ffa:	7019      	strb	r1, [r3, #0]
 8009ffc:	3301      	adds	r3, #1
 8009ffe:	e7f9      	b.n	8009ff4 <memset+0x4>

0800a000 <__cvt>:
 800a000:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a002:	b08b      	sub	sp, #44	; 0x2c
 800a004:	0014      	movs	r4, r2
 800a006:	1e1d      	subs	r5, r3, #0
 800a008:	9912      	ldr	r1, [sp, #72]	; 0x48
 800a00a:	da53      	bge.n	800a0b4 <__cvt+0xb4>
 800a00c:	2480      	movs	r4, #128	; 0x80
 800a00e:	0624      	lsls	r4, r4, #24
 800a010:	191b      	adds	r3, r3, r4
 800a012:	001d      	movs	r5, r3
 800a014:	0014      	movs	r4, r2
 800a016:	232d      	movs	r3, #45	; 0x2d
 800a018:	700b      	strb	r3, [r1, #0]
 800a01a:	2320      	movs	r3, #32
 800a01c:	9e14      	ldr	r6, [sp, #80]	; 0x50
 800a01e:	2203      	movs	r2, #3
 800a020:	439e      	bics	r6, r3
 800a022:	2e46      	cmp	r6, #70	; 0x46
 800a024:	d007      	beq.n	800a036 <__cvt+0x36>
 800a026:	0033      	movs	r3, r6
 800a028:	3b45      	subs	r3, #69	; 0x45
 800a02a:	4259      	negs	r1, r3
 800a02c:	414b      	adcs	r3, r1
 800a02e:	9910      	ldr	r1, [sp, #64]	; 0x40
 800a030:	3a01      	subs	r2, #1
 800a032:	18cb      	adds	r3, r1, r3
 800a034:	9310      	str	r3, [sp, #64]	; 0x40
 800a036:	ab09      	add	r3, sp, #36	; 0x24
 800a038:	9304      	str	r3, [sp, #16]
 800a03a:	ab08      	add	r3, sp, #32
 800a03c:	9303      	str	r3, [sp, #12]
 800a03e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a040:	9200      	str	r2, [sp, #0]
 800a042:	9302      	str	r3, [sp, #8]
 800a044:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a046:	0022      	movs	r2, r4
 800a048:	9301      	str	r3, [sp, #4]
 800a04a:	002b      	movs	r3, r5
 800a04c:	f001 ff0e 	bl	800be6c <_dtoa_r>
 800a050:	0007      	movs	r7, r0
 800a052:	2e47      	cmp	r6, #71	; 0x47
 800a054:	d102      	bne.n	800a05c <__cvt+0x5c>
 800a056:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a058:	07db      	lsls	r3, r3, #31
 800a05a:	d524      	bpl.n	800a0a6 <__cvt+0xa6>
 800a05c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a05e:	18fb      	adds	r3, r7, r3
 800a060:	9307      	str	r3, [sp, #28]
 800a062:	2e46      	cmp	r6, #70	; 0x46
 800a064:	d114      	bne.n	800a090 <__cvt+0x90>
 800a066:	783b      	ldrb	r3, [r7, #0]
 800a068:	2b30      	cmp	r3, #48	; 0x30
 800a06a:	d10c      	bne.n	800a086 <__cvt+0x86>
 800a06c:	2200      	movs	r2, #0
 800a06e:	2300      	movs	r3, #0
 800a070:	0020      	movs	r0, r4
 800a072:	0029      	movs	r1, r5
 800a074:	f7f6 f9e4 	bl	8000440 <__aeabi_dcmpeq>
 800a078:	2800      	cmp	r0, #0
 800a07a:	d104      	bne.n	800a086 <__cvt+0x86>
 800a07c:	2301      	movs	r3, #1
 800a07e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800a080:	1a9b      	subs	r3, r3, r2
 800a082:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800a084:	6013      	str	r3, [r2, #0]
 800a086:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a088:	9a07      	ldr	r2, [sp, #28]
 800a08a:	681b      	ldr	r3, [r3, #0]
 800a08c:	18d3      	adds	r3, r2, r3
 800a08e:	9307      	str	r3, [sp, #28]
 800a090:	2200      	movs	r2, #0
 800a092:	2300      	movs	r3, #0
 800a094:	0020      	movs	r0, r4
 800a096:	0029      	movs	r1, r5
 800a098:	f7f6 f9d2 	bl	8000440 <__aeabi_dcmpeq>
 800a09c:	2230      	movs	r2, #48	; 0x30
 800a09e:	2800      	cmp	r0, #0
 800a0a0:	d00d      	beq.n	800a0be <__cvt+0xbe>
 800a0a2:	9b07      	ldr	r3, [sp, #28]
 800a0a4:	9309      	str	r3, [sp, #36]	; 0x24
 800a0a6:	0038      	movs	r0, r7
 800a0a8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a0aa:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800a0ac:	1bdb      	subs	r3, r3, r7
 800a0ae:	6013      	str	r3, [r2, #0]
 800a0b0:	b00b      	add	sp, #44	; 0x2c
 800a0b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a0b4:	2300      	movs	r3, #0
 800a0b6:	e7af      	b.n	800a018 <__cvt+0x18>
 800a0b8:	1c59      	adds	r1, r3, #1
 800a0ba:	9109      	str	r1, [sp, #36]	; 0x24
 800a0bc:	701a      	strb	r2, [r3, #0]
 800a0be:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a0c0:	9907      	ldr	r1, [sp, #28]
 800a0c2:	428b      	cmp	r3, r1
 800a0c4:	d3f8      	bcc.n	800a0b8 <__cvt+0xb8>
 800a0c6:	e7ee      	b.n	800a0a6 <__cvt+0xa6>

0800a0c8 <__exponent>:
 800a0c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a0ca:	1c83      	adds	r3, r0, #2
 800a0cc:	b085      	sub	sp, #20
 800a0ce:	9301      	str	r3, [sp, #4]
 800a0d0:	0006      	movs	r6, r0
 800a0d2:	000c      	movs	r4, r1
 800a0d4:	7002      	strb	r2, [r0, #0]
 800a0d6:	232b      	movs	r3, #43	; 0x2b
 800a0d8:	2900      	cmp	r1, #0
 800a0da:	da01      	bge.n	800a0e0 <__exponent+0x18>
 800a0dc:	232d      	movs	r3, #45	; 0x2d
 800a0de:	424c      	negs	r4, r1
 800a0e0:	7073      	strb	r3, [r6, #1]
 800a0e2:	2c09      	cmp	r4, #9
 800a0e4:	dd22      	ble.n	800a12c <__exponent+0x64>
 800a0e6:	ab02      	add	r3, sp, #8
 800a0e8:	1ddd      	adds	r5, r3, #7
 800a0ea:	0020      	movs	r0, r4
 800a0ec:	210a      	movs	r1, #10
 800a0ee:	f7f6 f991 	bl	8000414 <__aeabi_idivmod>
 800a0f2:	1e6f      	subs	r7, r5, #1
 800a0f4:	3130      	adds	r1, #48	; 0x30
 800a0f6:	7039      	strb	r1, [r7, #0]
 800a0f8:	0020      	movs	r0, r4
 800a0fa:	210a      	movs	r1, #10
 800a0fc:	f7f6 f8a4 	bl	8000248 <__divsi3>
 800a100:	0004      	movs	r4, r0
 800a102:	2809      	cmp	r0, #9
 800a104:	dc0b      	bgt.n	800a11e <__exponent+0x56>
 800a106:	3d02      	subs	r5, #2
 800a108:	3430      	adds	r4, #48	; 0x30
 800a10a:	9b01      	ldr	r3, [sp, #4]
 800a10c:	702c      	strb	r4, [r5, #0]
 800a10e:	aa02      	add	r2, sp, #8
 800a110:	3207      	adds	r2, #7
 800a112:	0018      	movs	r0, r3
 800a114:	42aa      	cmp	r2, r5
 800a116:	d804      	bhi.n	800a122 <__exponent+0x5a>
 800a118:	1b80      	subs	r0, r0, r6
 800a11a:	b005      	add	sp, #20
 800a11c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a11e:	003d      	movs	r5, r7
 800a120:	e7e3      	b.n	800a0ea <__exponent+0x22>
 800a122:	782a      	ldrb	r2, [r5, #0]
 800a124:	3501      	adds	r5, #1
 800a126:	701a      	strb	r2, [r3, #0]
 800a128:	3301      	adds	r3, #1
 800a12a:	e7f0      	b.n	800a10e <__exponent+0x46>
 800a12c:	2330      	movs	r3, #48	; 0x30
 800a12e:	18e4      	adds	r4, r4, r3
 800a130:	70b3      	strb	r3, [r6, #2]
 800a132:	1d30      	adds	r0, r6, #4
 800a134:	70f4      	strb	r4, [r6, #3]
 800a136:	e7ef      	b.n	800a118 <__exponent+0x50>

0800a138 <_printf_float>:
 800a138:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a13a:	b095      	sub	sp, #84	; 0x54
 800a13c:	000c      	movs	r4, r1
 800a13e:	920a      	str	r2, [sp, #40]	; 0x28
 800a140:	930b      	str	r3, [sp, #44]	; 0x2c
 800a142:	9d1a      	ldr	r5, [sp, #104]	; 0x68
 800a144:	9009      	str	r0, [sp, #36]	; 0x24
 800a146:	f003 f933 	bl	800d3b0 <_localeconv_r>
 800a14a:	6803      	ldr	r3, [r0, #0]
 800a14c:	0018      	movs	r0, r3
 800a14e:	930c      	str	r3, [sp, #48]	; 0x30
 800a150:	f7f5 ffde 	bl	8000110 <strlen>
 800a154:	2300      	movs	r3, #0
 800a156:	9312      	str	r3, [sp, #72]	; 0x48
 800a158:	6823      	ldr	r3, [r4, #0]
 800a15a:	900e      	str	r0, [sp, #56]	; 0x38
 800a15c:	930d      	str	r3, [sp, #52]	; 0x34
 800a15e:	990d      	ldr	r1, [sp, #52]	; 0x34
 800a160:	7e27      	ldrb	r7, [r4, #24]
 800a162:	682b      	ldr	r3, [r5, #0]
 800a164:	2207      	movs	r2, #7
 800a166:	05c9      	lsls	r1, r1, #23
 800a168:	d545      	bpl.n	800a1f6 <_printf_float+0xbe>
 800a16a:	189b      	adds	r3, r3, r2
 800a16c:	4393      	bics	r3, r2
 800a16e:	001a      	movs	r2, r3
 800a170:	3208      	adds	r2, #8
 800a172:	602a      	str	r2, [r5, #0]
 800a174:	681a      	ldr	r2, [r3, #0]
 800a176:	685b      	ldr	r3, [r3, #4]
 800a178:	64a2      	str	r2, [r4, #72]	; 0x48
 800a17a:	64e3      	str	r3, [r4, #76]	; 0x4c
 800a17c:	2201      	movs	r2, #1
 800a17e:	6ce5      	ldr	r5, [r4, #76]	; 0x4c
 800a180:	6ca6      	ldr	r6, [r4, #72]	; 0x48
 800a182:	006b      	lsls	r3, r5, #1
 800a184:	085b      	lsrs	r3, r3, #1
 800a186:	930f      	str	r3, [sp, #60]	; 0x3c
 800a188:	4252      	negs	r2, r2
 800a18a:	4bac      	ldr	r3, [pc, #688]	; (800a43c <_printf_float+0x304>)
 800a18c:	0030      	movs	r0, r6
 800a18e:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800a190:	f7f8 fc20 	bl	80029d4 <__aeabi_dcmpun>
 800a194:	2800      	cmp	r0, #0
 800a196:	d130      	bne.n	800a1fa <_printf_float+0xc2>
 800a198:	2201      	movs	r2, #1
 800a19a:	4ba8      	ldr	r3, [pc, #672]	; (800a43c <_printf_float+0x304>)
 800a19c:	4252      	negs	r2, r2
 800a19e:	0030      	movs	r0, r6
 800a1a0:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800a1a2:	f7f6 f95d 	bl	8000460 <__aeabi_dcmple>
 800a1a6:	2800      	cmp	r0, #0
 800a1a8:	d127      	bne.n	800a1fa <_printf_float+0xc2>
 800a1aa:	2200      	movs	r2, #0
 800a1ac:	2300      	movs	r3, #0
 800a1ae:	0030      	movs	r0, r6
 800a1b0:	0029      	movs	r1, r5
 800a1b2:	f7f6 f94b 	bl	800044c <__aeabi_dcmplt>
 800a1b6:	2800      	cmp	r0, #0
 800a1b8:	d003      	beq.n	800a1c2 <_printf_float+0x8a>
 800a1ba:	0023      	movs	r3, r4
 800a1bc:	222d      	movs	r2, #45	; 0x2d
 800a1be:	3343      	adds	r3, #67	; 0x43
 800a1c0:	701a      	strb	r2, [r3, #0]
 800a1c2:	4d9f      	ldr	r5, [pc, #636]	; (800a440 <_printf_float+0x308>)
 800a1c4:	2f47      	cmp	r7, #71	; 0x47
 800a1c6:	d800      	bhi.n	800a1ca <_printf_float+0x92>
 800a1c8:	4d9e      	ldr	r5, [pc, #632]	; (800a444 <_printf_float+0x30c>)
 800a1ca:	2303      	movs	r3, #3
 800a1cc:	2600      	movs	r6, #0
 800a1ce:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a1d0:	6123      	str	r3, [r4, #16]
 800a1d2:	3301      	adds	r3, #1
 800a1d4:	439a      	bics	r2, r3
 800a1d6:	6022      	str	r2, [r4, #0]
 800a1d8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a1da:	aa13      	add	r2, sp, #76	; 0x4c
 800a1dc:	9300      	str	r3, [sp, #0]
 800a1de:	0021      	movs	r1, r4
 800a1e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a1e2:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a1e4:	f000 f9f4 	bl	800a5d0 <_printf_common>
 800a1e8:	1c43      	adds	r3, r0, #1
 800a1ea:	d000      	beq.n	800a1ee <_printf_float+0xb6>
 800a1ec:	e093      	b.n	800a316 <_printf_float+0x1de>
 800a1ee:	2001      	movs	r0, #1
 800a1f0:	4240      	negs	r0, r0
 800a1f2:	b015      	add	sp, #84	; 0x54
 800a1f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a1f6:	3307      	adds	r3, #7
 800a1f8:	e7b8      	b.n	800a16c <_printf_float+0x34>
 800a1fa:	0032      	movs	r2, r6
 800a1fc:	002b      	movs	r3, r5
 800a1fe:	0030      	movs	r0, r6
 800a200:	0029      	movs	r1, r5
 800a202:	f7f8 fbe7 	bl	80029d4 <__aeabi_dcmpun>
 800a206:	2800      	cmp	r0, #0
 800a208:	d004      	beq.n	800a214 <_printf_float+0xdc>
 800a20a:	4d8f      	ldr	r5, [pc, #572]	; (800a448 <_printf_float+0x310>)
 800a20c:	2f47      	cmp	r7, #71	; 0x47
 800a20e:	d8dc      	bhi.n	800a1ca <_printf_float+0x92>
 800a210:	4d8e      	ldr	r5, [pc, #568]	; (800a44c <_printf_float+0x314>)
 800a212:	e7da      	b.n	800a1ca <_printf_float+0x92>
 800a214:	2380      	movs	r3, #128	; 0x80
 800a216:	990d      	ldr	r1, [sp, #52]	; 0x34
 800a218:	6862      	ldr	r2, [r4, #4]
 800a21a:	00db      	lsls	r3, r3, #3
 800a21c:	430b      	orrs	r3, r1
 800a21e:	1c51      	adds	r1, r2, #1
 800a220:	d143      	bne.n	800a2aa <_printf_float+0x172>
 800a222:	3207      	adds	r2, #7
 800a224:	6062      	str	r2, [r4, #4]
 800a226:	aa12      	add	r2, sp, #72	; 0x48
 800a228:	2100      	movs	r1, #0
 800a22a:	9205      	str	r2, [sp, #20]
 800a22c:	aa11      	add	r2, sp, #68	; 0x44
 800a22e:	9203      	str	r2, [sp, #12]
 800a230:	2223      	movs	r2, #35	; 0x23
 800a232:	6023      	str	r3, [r4, #0]
 800a234:	9106      	str	r1, [sp, #24]
 800a236:	9301      	str	r3, [sp, #4]
 800a238:	a908      	add	r1, sp, #32
 800a23a:	6863      	ldr	r3, [r4, #4]
 800a23c:	1852      	adds	r2, r2, r1
 800a23e:	9202      	str	r2, [sp, #8]
 800a240:	9300      	str	r3, [sp, #0]
 800a242:	0032      	movs	r2, r6
 800a244:	002b      	movs	r3, r5
 800a246:	9704      	str	r7, [sp, #16]
 800a248:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a24a:	f7ff fed9 	bl	800a000 <__cvt>
 800a24e:	2320      	movs	r3, #32
 800a250:	003a      	movs	r2, r7
 800a252:	0005      	movs	r5, r0
 800a254:	439a      	bics	r2, r3
 800a256:	2a47      	cmp	r2, #71	; 0x47
 800a258:	d107      	bne.n	800a26a <_printf_float+0x132>
 800a25a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a25c:	1cda      	adds	r2, r3, #3
 800a25e:	db02      	blt.n	800a266 <_printf_float+0x12e>
 800a260:	6862      	ldr	r2, [r4, #4]
 800a262:	4293      	cmp	r3, r2
 800a264:	dd45      	ble.n	800a2f2 <_printf_float+0x1ba>
 800a266:	3f02      	subs	r7, #2
 800a268:	b2ff      	uxtb	r7, r7
 800a26a:	9911      	ldr	r1, [sp, #68]	; 0x44
 800a26c:	2f65      	cmp	r7, #101	; 0x65
 800a26e:	d825      	bhi.n	800a2bc <_printf_float+0x184>
 800a270:	0020      	movs	r0, r4
 800a272:	3901      	subs	r1, #1
 800a274:	003a      	movs	r2, r7
 800a276:	3050      	adds	r0, #80	; 0x50
 800a278:	9111      	str	r1, [sp, #68]	; 0x44
 800a27a:	f7ff ff25 	bl	800a0c8 <__exponent>
 800a27e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a280:	0006      	movs	r6, r0
 800a282:	1813      	adds	r3, r2, r0
 800a284:	6123      	str	r3, [r4, #16]
 800a286:	2a01      	cmp	r2, #1
 800a288:	dc02      	bgt.n	800a290 <_printf_float+0x158>
 800a28a:	6822      	ldr	r2, [r4, #0]
 800a28c:	07d2      	lsls	r2, r2, #31
 800a28e:	d501      	bpl.n	800a294 <_printf_float+0x15c>
 800a290:	3301      	adds	r3, #1
 800a292:	6123      	str	r3, [r4, #16]
 800a294:	2323      	movs	r3, #35	; 0x23
 800a296:	aa08      	add	r2, sp, #32
 800a298:	189b      	adds	r3, r3, r2
 800a29a:	781b      	ldrb	r3, [r3, #0]
 800a29c:	2b00      	cmp	r3, #0
 800a29e:	d09b      	beq.n	800a1d8 <_printf_float+0xa0>
 800a2a0:	0023      	movs	r3, r4
 800a2a2:	222d      	movs	r2, #45	; 0x2d
 800a2a4:	3343      	adds	r3, #67	; 0x43
 800a2a6:	701a      	strb	r2, [r3, #0]
 800a2a8:	e796      	b.n	800a1d8 <_printf_float+0xa0>
 800a2aa:	2f67      	cmp	r7, #103	; 0x67
 800a2ac:	d100      	bne.n	800a2b0 <_printf_float+0x178>
 800a2ae:	e176      	b.n	800a59e <_printf_float+0x466>
 800a2b0:	2f47      	cmp	r7, #71	; 0x47
 800a2b2:	d1b8      	bne.n	800a226 <_printf_float+0xee>
 800a2b4:	2a00      	cmp	r2, #0
 800a2b6:	d1b6      	bne.n	800a226 <_printf_float+0xee>
 800a2b8:	2201      	movs	r2, #1
 800a2ba:	e7b3      	b.n	800a224 <_printf_float+0xec>
 800a2bc:	2f66      	cmp	r7, #102	; 0x66
 800a2be:	d119      	bne.n	800a2f4 <_printf_float+0x1bc>
 800a2c0:	6863      	ldr	r3, [r4, #4]
 800a2c2:	2900      	cmp	r1, #0
 800a2c4:	dd0c      	ble.n	800a2e0 <_printf_float+0x1a8>
 800a2c6:	6121      	str	r1, [r4, #16]
 800a2c8:	2b00      	cmp	r3, #0
 800a2ca:	d102      	bne.n	800a2d2 <_printf_float+0x19a>
 800a2cc:	6822      	ldr	r2, [r4, #0]
 800a2ce:	07d2      	lsls	r2, r2, #31
 800a2d0:	d502      	bpl.n	800a2d8 <_printf_float+0x1a0>
 800a2d2:	3301      	adds	r3, #1
 800a2d4:	185b      	adds	r3, r3, r1
 800a2d6:	6123      	str	r3, [r4, #16]
 800a2d8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a2da:	2600      	movs	r6, #0
 800a2dc:	65a3      	str	r3, [r4, #88]	; 0x58
 800a2de:	e7d9      	b.n	800a294 <_printf_float+0x15c>
 800a2e0:	2b00      	cmp	r3, #0
 800a2e2:	d103      	bne.n	800a2ec <_printf_float+0x1b4>
 800a2e4:	2201      	movs	r2, #1
 800a2e6:	6821      	ldr	r1, [r4, #0]
 800a2e8:	4211      	tst	r1, r2
 800a2ea:	d000      	beq.n	800a2ee <_printf_float+0x1b6>
 800a2ec:	1c9a      	adds	r2, r3, #2
 800a2ee:	6122      	str	r2, [r4, #16]
 800a2f0:	e7f2      	b.n	800a2d8 <_printf_float+0x1a0>
 800a2f2:	2767      	movs	r7, #103	; 0x67
 800a2f4:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a2f6:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a2f8:	4293      	cmp	r3, r2
 800a2fa:	db05      	blt.n	800a308 <_printf_float+0x1d0>
 800a2fc:	6822      	ldr	r2, [r4, #0]
 800a2fe:	6123      	str	r3, [r4, #16]
 800a300:	07d2      	lsls	r2, r2, #31
 800a302:	d5e9      	bpl.n	800a2d8 <_printf_float+0x1a0>
 800a304:	3301      	adds	r3, #1
 800a306:	e7e6      	b.n	800a2d6 <_printf_float+0x19e>
 800a308:	2101      	movs	r1, #1
 800a30a:	2b00      	cmp	r3, #0
 800a30c:	dc01      	bgt.n	800a312 <_printf_float+0x1da>
 800a30e:	1849      	adds	r1, r1, r1
 800a310:	1ac9      	subs	r1, r1, r3
 800a312:	1852      	adds	r2, r2, r1
 800a314:	e7eb      	b.n	800a2ee <_printf_float+0x1b6>
 800a316:	6822      	ldr	r2, [r4, #0]
 800a318:	0553      	lsls	r3, r2, #21
 800a31a:	d408      	bmi.n	800a32e <_printf_float+0x1f6>
 800a31c:	6923      	ldr	r3, [r4, #16]
 800a31e:	002a      	movs	r2, r5
 800a320:	990a      	ldr	r1, [sp, #40]	; 0x28
 800a322:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a324:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800a326:	47a8      	blx	r5
 800a328:	1c43      	adds	r3, r0, #1
 800a32a:	d129      	bne.n	800a380 <_printf_float+0x248>
 800a32c:	e75f      	b.n	800a1ee <_printf_float+0xb6>
 800a32e:	2f65      	cmp	r7, #101	; 0x65
 800a330:	d800      	bhi.n	800a334 <_printf_float+0x1fc>
 800a332:	e0e0      	b.n	800a4f6 <_printf_float+0x3be>
 800a334:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 800a336:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 800a338:	2200      	movs	r2, #0
 800a33a:	2300      	movs	r3, #0
 800a33c:	f7f6 f880 	bl	8000440 <__aeabi_dcmpeq>
 800a340:	2800      	cmp	r0, #0
 800a342:	d034      	beq.n	800a3ae <_printf_float+0x276>
 800a344:	2301      	movs	r3, #1
 800a346:	4a42      	ldr	r2, [pc, #264]	; (800a450 <_printf_float+0x318>)
 800a348:	990a      	ldr	r1, [sp, #40]	; 0x28
 800a34a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a34c:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800a34e:	47a8      	blx	r5
 800a350:	1c43      	adds	r3, r0, #1
 800a352:	d100      	bne.n	800a356 <_printf_float+0x21e>
 800a354:	e74b      	b.n	800a1ee <_printf_float+0xb6>
 800a356:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a358:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a35a:	4293      	cmp	r3, r2
 800a35c:	db02      	blt.n	800a364 <_printf_float+0x22c>
 800a35e:	6823      	ldr	r3, [r4, #0]
 800a360:	07db      	lsls	r3, r3, #31
 800a362:	d50d      	bpl.n	800a380 <_printf_float+0x248>
 800a364:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800a366:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a368:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a36a:	990a      	ldr	r1, [sp, #40]	; 0x28
 800a36c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a36e:	47a8      	blx	r5
 800a370:	2500      	movs	r5, #0
 800a372:	1c43      	adds	r3, r0, #1
 800a374:	d100      	bne.n	800a378 <_printf_float+0x240>
 800a376:	e73a      	b.n	800a1ee <_printf_float+0xb6>
 800a378:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a37a:	3b01      	subs	r3, #1
 800a37c:	42ab      	cmp	r3, r5
 800a37e:	dc0a      	bgt.n	800a396 <_printf_float+0x25e>
 800a380:	6823      	ldr	r3, [r4, #0]
 800a382:	079b      	lsls	r3, r3, #30
 800a384:	d500      	bpl.n	800a388 <_printf_float+0x250>
 800a386:	e108      	b.n	800a59a <_printf_float+0x462>
 800a388:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a38a:	68e0      	ldr	r0, [r4, #12]
 800a38c:	4298      	cmp	r0, r3
 800a38e:	db00      	blt.n	800a392 <_printf_float+0x25a>
 800a390:	e72f      	b.n	800a1f2 <_printf_float+0xba>
 800a392:	0018      	movs	r0, r3
 800a394:	e72d      	b.n	800a1f2 <_printf_float+0xba>
 800a396:	0022      	movs	r2, r4
 800a398:	2301      	movs	r3, #1
 800a39a:	321a      	adds	r2, #26
 800a39c:	990a      	ldr	r1, [sp, #40]	; 0x28
 800a39e:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a3a0:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800a3a2:	47b0      	blx	r6
 800a3a4:	1c43      	adds	r3, r0, #1
 800a3a6:	d100      	bne.n	800a3aa <_printf_float+0x272>
 800a3a8:	e721      	b.n	800a1ee <_printf_float+0xb6>
 800a3aa:	3501      	adds	r5, #1
 800a3ac:	e7e4      	b.n	800a378 <_printf_float+0x240>
 800a3ae:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a3b0:	2b00      	cmp	r3, #0
 800a3b2:	dc2d      	bgt.n	800a410 <_printf_float+0x2d8>
 800a3b4:	2301      	movs	r3, #1
 800a3b6:	4a26      	ldr	r2, [pc, #152]	; (800a450 <_printf_float+0x318>)
 800a3b8:	990a      	ldr	r1, [sp, #40]	; 0x28
 800a3ba:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a3bc:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800a3be:	47b0      	blx	r6
 800a3c0:	1c43      	adds	r3, r0, #1
 800a3c2:	d100      	bne.n	800a3c6 <_printf_float+0x28e>
 800a3c4:	e713      	b.n	800a1ee <_printf_float+0xb6>
 800a3c6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a3c8:	2b00      	cmp	r3, #0
 800a3ca:	d105      	bne.n	800a3d8 <_printf_float+0x2a0>
 800a3cc:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a3ce:	2b00      	cmp	r3, #0
 800a3d0:	d102      	bne.n	800a3d8 <_printf_float+0x2a0>
 800a3d2:	6823      	ldr	r3, [r4, #0]
 800a3d4:	07db      	lsls	r3, r3, #31
 800a3d6:	d5d3      	bpl.n	800a380 <_printf_float+0x248>
 800a3d8:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800a3da:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a3dc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a3de:	990a      	ldr	r1, [sp, #40]	; 0x28
 800a3e0:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a3e2:	47b0      	blx	r6
 800a3e4:	2600      	movs	r6, #0
 800a3e6:	1c43      	adds	r3, r0, #1
 800a3e8:	d100      	bne.n	800a3ec <_printf_float+0x2b4>
 800a3ea:	e700      	b.n	800a1ee <_printf_float+0xb6>
 800a3ec:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a3ee:	425b      	negs	r3, r3
 800a3f0:	42b3      	cmp	r3, r6
 800a3f2:	dc01      	bgt.n	800a3f8 <_printf_float+0x2c0>
 800a3f4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a3f6:	e792      	b.n	800a31e <_printf_float+0x1e6>
 800a3f8:	0022      	movs	r2, r4
 800a3fa:	2301      	movs	r3, #1
 800a3fc:	321a      	adds	r2, #26
 800a3fe:	990a      	ldr	r1, [sp, #40]	; 0x28
 800a400:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a402:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
 800a404:	47b8      	blx	r7
 800a406:	1c43      	adds	r3, r0, #1
 800a408:	d100      	bne.n	800a40c <_printf_float+0x2d4>
 800a40a:	e6f0      	b.n	800a1ee <_printf_float+0xb6>
 800a40c:	3601      	adds	r6, #1
 800a40e:	e7ed      	b.n	800a3ec <_printf_float+0x2b4>
 800a410:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800a412:	9f12      	ldr	r7, [sp, #72]	; 0x48
 800a414:	429f      	cmp	r7, r3
 800a416:	dd00      	ble.n	800a41a <_printf_float+0x2e2>
 800a418:	001f      	movs	r7, r3
 800a41a:	2f00      	cmp	r7, #0
 800a41c:	dd08      	ble.n	800a430 <_printf_float+0x2f8>
 800a41e:	003b      	movs	r3, r7
 800a420:	002a      	movs	r2, r5
 800a422:	990a      	ldr	r1, [sp, #40]	; 0x28
 800a424:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a426:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800a428:	47b0      	blx	r6
 800a42a:	1c43      	adds	r3, r0, #1
 800a42c:	d100      	bne.n	800a430 <_printf_float+0x2f8>
 800a42e:	e6de      	b.n	800a1ee <_printf_float+0xb6>
 800a430:	2300      	movs	r3, #0
 800a432:	930d      	str	r3, [sp, #52]	; 0x34
 800a434:	43fb      	mvns	r3, r7
 800a436:	17db      	asrs	r3, r3, #31
 800a438:	930f      	str	r3, [sp, #60]	; 0x3c
 800a43a:	e018      	b.n	800a46e <_printf_float+0x336>
 800a43c:	7fefffff 	.word	0x7fefffff
 800a440:	0800eba4 	.word	0x0800eba4
 800a444:	0800eba0 	.word	0x0800eba0
 800a448:	0800ebac 	.word	0x0800ebac
 800a44c:	0800eba8 	.word	0x0800eba8
 800a450:	0800ebb0 	.word	0x0800ebb0
 800a454:	0022      	movs	r2, r4
 800a456:	2301      	movs	r3, #1
 800a458:	321a      	adds	r2, #26
 800a45a:	990a      	ldr	r1, [sp, #40]	; 0x28
 800a45c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a45e:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800a460:	47b0      	blx	r6
 800a462:	1c43      	adds	r3, r0, #1
 800a464:	d100      	bne.n	800a468 <_printf_float+0x330>
 800a466:	e6c2      	b.n	800a1ee <_printf_float+0xb6>
 800a468:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a46a:	3301      	adds	r3, #1
 800a46c:	930d      	str	r3, [sp, #52]	; 0x34
 800a46e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a470:	6da6      	ldr	r6, [r4, #88]	; 0x58
 800a472:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a474:	403b      	ands	r3, r7
 800a476:	1af3      	subs	r3, r6, r3
 800a478:	4293      	cmp	r3, r2
 800a47a:	dceb      	bgt.n	800a454 <_printf_float+0x31c>
 800a47c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a47e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a480:	19ad      	adds	r5, r5, r6
 800a482:	4293      	cmp	r3, r2
 800a484:	db10      	blt.n	800a4a8 <_printf_float+0x370>
 800a486:	6823      	ldr	r3, [r4, #0]
 800a488:	07db      	lsls	r3, r3, #31
 800a48a:	d40d      	bmi.n	800a4a8 <_printf_float+0x370>
 800a48c:	9f12      	ldr	r7, [sp, #72]	; 0x48
 800a48e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a490:	1bbe      	subs	r6, r7, r6
 800a492:	1aff      	subs	r7, r7, r3
 800a494:	42b7      	cmp	r7, r6
 800a496:	dd00      	ble.n	800a49a <_printf_float+0x362>
 800a498:	0037      	movs	r7, r6
 800a49a:	2f00      	cmp	r7, #0
 800a49c:	dc0d      	bgt.n	800a4ba <_printf_float+0x382>
 800a49e:	43fe      	mvns	r6, r7
 800a4a0:	17f3      	asrs	r3, r6, #31
 800a4a2:	2500      	movs	r5, #0
 800a4a4:	930c      	str	r3, [sp, #48]	; 0x30
 800a4a6:	e01c      	b.n	800a4e2 <_printf_float+0x3aa>
 800a4a8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a4aa:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a4ac:	990a      	ldr	r1, [sp, #40]	; 0x28
 800a4ae:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a4b0:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
 800a4b2:	47b8      	blx	r7
 800a4b4:	1c43      	adds	r3, r0, #1
 800a4b6:	d1e9      	bne.n	800a48c <_printf_float+0x354>
 800a4b8:	e699      	b.n	800a1ee <_printf_float+0xb6>
 800a4ba:	003b      	movs	r3, r7
 800a4bc:	002a      	movs	r2, r5
 800a4be:	990a      	ldr	r1, [sp, #40]	; 0x28
 800a4c0:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a4c2:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800a4c4:	47a8      	blx	r5
 800a4c6:	1c43      	adds	r3, r0, #1
 800a4c8:	d1e9      	bne.n	800a49e <_printf_float+0x366>
 800a4ca:	e690      	b.n	800a1ee <_printf_float+0xb6>
 800a4cc:	0022      	movs	r2, r4
 800a4ce:	2301      	movs	r3, #1
 800a4d0:	321a      	adds	r2, #26
 800a4d2:	990a      	ldr	r1, [sp, #40]	; 0x28
 800a4d4:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a4d6:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800a4d8:	47b0      	blx	r6
 800a4da:	1c43      	adds	r3, r0, #1
 800a4dc:	d100      	bne.n	800a4e0 <_printf_float+0x3a8>
 800a4de:	e686      	b.n	800a1ee <_printf_float+0xb6>
 800a4e0:	3501      	adds	r5, #1
 800a4e2:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800a4e4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a4e6:	990c      	ldr	r1, [sp, #48]	; 0x30
 800a4e8:	1a9b      	subs	r3, r3, r2
 800a4ea:	003a      	movs	r2, r7
 800a4ec:	400a      	ands	r2, r1
 800a4ee:	1a9b      	subs	r3, r3, r2
 800a4f0:	42ab      	cmp	r3, r5
 800a4f2:	dceb      	bgt.n	800a4cc <_printf_float+0x394>
 800a4f4:	e744      	b.n	800a380 <_printf_float+0x248>
 800a4f6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a4f8:	2b01      	cmp	r3, #1
 800a4fa:	dc02      	bgt.n	800a502 <_printf_float+0x3ca>
 800a4fc:	2301      	movs	r3, #1
 800a4fe:	421a      	tst	r2, r3
 800a500:	d032      	beq.n	800a568 <_printf_float+0x430>
 800a502:	2301      	movs	r3, #1
 800a504:	002a      	movs	r2, r5
 800a506:	990a      	ldr	r1, [sp, #40]	; 0x28
 800a508:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a50a:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
 800a50c:	47b8      	blx	r7
 800a50e:	1c43      	adds	r3, r0, #1
 800a510:	d100      	bne.n	800a514 <_printf_float+0x3dc>
 800a512:	e66c      	b.n	800a1ee <_printf_float+0xb6>
 800a514:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a516:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a518:	990a      	ldr	r1, [sp, #40]	; 0x28
 800a51a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a51c:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
 800a51e:	3501      	adds	r5, #1
 800a520:	47b8      	blx	r7
 800a522:	1c43      	adds	r3, r0, #1
 800a524:	d100      	bne.n	800a528 <_printf_float+0x3f0>
 800a526:	e662      	b.n	800a1ee <_printf_float+0xb6>
 800a528:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 800a52a:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 800a52c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a52e:	2200      	movs	r2, #0
 800a530:	1e5f      	subs	r7, r3, #1
 800a532:	2300      	movs	r3, #0
 800a534:	f7f5 ff84 	bl	8000440 <__aeabi_dcmpeq>
 800a538:	003b      	movs	r3, r7
 800a53a:	2800      	cmp	r0, #0
 800a53c:	d014      	beq.n	800a568 <_printf_float+0x430>
 800a53e:	2500      	movs	r5, #0
 800a540:	e00a      	b.n	800a558 <_printf_float+0x420>
 800a542:	0022      	movs	r2, r4
 800a544:	2301      	movs	r3, #1
 800a546:	321a      	adds	r2, #26
 800a548:	990a      	ldr	r1, [sp, #40]	; 0x28
 800a54a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a54c:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
 800a54e:	47b8      	blx	r7
 800a550:	1c43      	adds	r3, r0, #1
 800a552:	d100      	bne.n	800a556 <_printf_float+0x41e>
 800a554:	e64b      	b.n	800a1ee <_printf_float+0xb6>
 800a556:	3501      	adds	r5, #1
 800a558:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a55a:	3b01      	subs	r3, #1
 800a55c:	42ab      	cmp	r3, r5
 800a55e:	dcf0      	bgt.n	800a542 <_printf_float+0x40a>
 800a560:	0022      	movs	r2, r4
 800a562:	0033      	movs	r3, r6
 800a564:	3250      	adds	r2, #80	; 0x50
 800a566:	e6db      	b.n	800a320 <_printf_float+0x1e8>
 800a568:	002a      	movs	r2, r5
 800a56a:	990a      	ldr	r1, [sp, #40]	; 0x28
 800a56c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a56e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800a570:	47a8      	blx	r5
 800a572:	1c43      	adds	r3, r0, #1
 800a574:	d1f4      	bne.n	800a560 <_printf_float+0x428>
 800a576:	e63a      	b.n	800a1ee <_printf_float+0xb6>
 800a578:	0022      	movs	r2, r4
 800a57a:	2301      	movs	r3, #1
 800a57c:	3219      	adds	r2, #25
 800a57e:	990a      	ldr	r1, [sp, #40]	; 0x28
 800a580:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a582:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800a584:	47b0      	blx	r6
 800a586:	1c43      	adds	r3, r0, #1
 800a588:	d100      	bne.n	800a58c <_printf_float+0x454>
 800a58a:	e630      	b.n	800a1ee <_printf_float+0xb6>
 800a58c:	3501      	adds	r5, #1
 800a58e:	68e3      	ldr	r3, [r4, #12]
 800a590:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800a592:	1a9b      	subs	r3, r3, r2
 800a594:	42ab      	cmp	r3, r5
 800a596:	dcef      	bgt.n	800a578 <_printf_float+0x440>
 800a598:	e6f6      	b.n	800a388 <_printf_float+0x250>
 800a59a:	2500      	movs	r5, #0
 800a59c:	e7f7      	b.n	800a58e <_printf_float+0x456>
 800a59e:	2a00      	cmp	r2, #0
 800a5a0:	d100      	bne.n	800a5a4 <_printf_float+0x46c>
 800a5a2:	e689      	b.n	800a2b8 <_printf_float+0x180>
 800a5a4:	2100      	movs	r1, #0
 800a5a6:	9106      	str	r1, [sp, #24]
 800a5a8:	a912      	add	r1, sp, #72	; 0x48
 800a5aa:	9105      	str	r1, [sp, #20]
 800a5ac:	a911      	add	r1, sp, #68	; 0x44
 800a5ae:	9103      	str	r1, [sp, #12]
 800a5b0:	2123      	movs	r1, #35	; 0x23
 800a5b2:	a808      	add	r0, sp, #32
 800a5b4:	1809      	adds	r1, r1, r0
 800a5b6:	6023      	str	r3, [r4, #0]
 800a5b8:	9301      	str	r3, [sp, #4]
 800a5ba:	9200      	str	r2, [sp, #0]
 800a5bc:	002b      	movs	r3, r5
 800a5be:	9704      	str	r7, [sp, #16]
 800a5c0:	9102      	str	r1, [sp, #8]
 800a5c2:	0032      	movs	r2, r6
 800a5c4:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a5c6:	f7ff fd1b 	bl	800a000 <__cvt>
 800a5ca:	0005      	movs	r5, r0
 800a5cc:	e645      	b.n	800a25a <_printf_float+0x122>
 800a5ce:	46c0      	nop			; (mov r8, r8)

0800a5d0 <_printf_common>:
 800a5d0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a5d2:	0015      	movs	r5, r2
 800a5d4:	9301      	str	r3, [sp, #4]
 800a5d6:	688a      	ldr	r2, [r1, #8]
 800a5d8:	690b      	ldr	r3, [r1, #16]
 800a5da:	9000      	str	r0, [sp, #0]
 800a5dc:	000c      	movs	r4, r1
 800a5de:	4293      	cmp	r3, r2
 800a5e0:	da00      	bge.n	800a5e4 <_printf_common+0x14>
 800a5e2:	0013      	movs	r3, r2
 800a5e4:	0022      	movs	r2, r4
 800a5e6:	602b      	str	r3, [r5, #0]
 800a5e8:	3243      	adds	r2, #67	; 0x43
 800a5ea:	7812      	ldrb	r2, [r2, #0]
 800a5ec:	2a00      	cmp	r2, #0
 800a5ee:	d001      	beq.n	800a5f4 <_printf_common+0x24>
 800a5f0:	3301      	adds	r3, #1
 800a5f2:	602b      	str	r3, [r5, #0]
 800a5f4:	6823      	ldr	r3, [r4, #0]
 800a5f6:	069b      	lsls	r3, r3, #26
 800a5f8:	d502      	bpl.n	800a600 <_printf_common+0x30>
 800a5fa:	682b      	ldr	r3, [r5, #0]
 800a5fc:	3302      	adds	r3, #2
 800a5fe:	602b      	str	r3, [r5, #0]
 800a600:	2706      	movs	r7, #6
 800a602:	6823      	ldr	r3, [r4, #0]
 800a604:	401f      	ands	r7, r3
 800a606:	d027      	beq.n	800a658 <_printf_common+0x88>
 800a608:	0023      	movs	r3, r4
 800a60a:	3343      	adds	r3, #67	; 0x43
 800a60c:	781b      	ldrb	r3, [r3, #0]
 800a60e:	1e5a      	subs	r2, r3, #1
 800a610:	4193      	sbcs	r3, r2
 800a612:	6822      	ldr	r2, [r4, #0]
 800a614:	0692      	lsls	r2, r2, #26
 800a616:	d430      	bmi.n	800a67a <_printf_common+0xaa>
 800a618:	0022      	movs	r2, r4
 800a61a:	9901      	ldr	r1, [sp, #4]
 800a61c:	3243      	adds	r2, #67	; 0x43
 800a61e:	9800      	ldr	r0, [sp, #0]
 800a620:	9e08      	ldr	r6, [sp, #32]
 800a622:	47b0      	blx	r6
 800a624:	1c43      	adds	r3, r0, #1
 800a626:	d025      	beq.n	800a674 <_printf_common+0xa4>
 800a628:	2306      	movs	r3, #6
 800a62a:	6820      	ldr	r0, [r4, #0]
 800a62c:	682a      	ldr	r2, [r5, #0]
 800a62e:	68e1      	ldr	r1, [r4, #12]
 800a630:	4003      	ands	r3, r0
 800a632:	2500      	movs	r5, #0
 800a634:	2b04      	cmp	r3, #4
 800a636:	d103      	bne.n	800a640 <_printf_common+0x70>
 800a638:	1a8d      	subs	r5, r1, r2
 800a63a:	43eb      	mvns	r3, r5
 800a63c:	17db      	asrs	r3, r3, #31
 800a63e:	401d      	ands	r5, r3
 800a640:	68a3      	ldr	r3, [r4, #8]
 800a642:	6922      	ldr	r2, [r4, #16]
 800a644:	4293      	cmp	r3, r2
 800a646:	dd01      	ble.n	800a64c <_printf_common+0x7c>
 800a648:	1a9b      	subs	r3, r3, r2
 800a64a:	18ed      	adds	r5, r5, r3
 800a64c:	2700      	movs	r7, #0
 800a64e:	42bd      	cmp	r5, r7
 800a650:	d120      	bne.n	800a694 <_printf_common+0xc4>
 800a652:	2000      	movs	r0, #0
 800a654:	e010      	b.n	800a678 <_printf_common+0xa8>
 800a656:	3701      	adds	r7, #1
 800a658:	68e3      	ldr	r3, [r4, #12]
 800a65a:	682a      	ldr	r2, [r5, #0]
 800a65c:	1a9b      	subs	r3, r3, r2
 800a65e:	42bb      	cmp	r3, r7
 800a660:	ddd2      	ble.n	800a608 <_printf_common+0x38>
 800a662:	0022      	movs	r2, r4
 800a664:	2301      	movs	r3, #1
 800a666:	3219      	adds	r2, #25
 800a668:	9901      	ldr	r1, [sp, #4]
 800a66a:	9800      	ldr	r0, [sp, #0]
 800a66c:	9e08      	ldr	r6, [sp, #32]
 800a66e:	47b0      	blx	r6
 800a670:	1c43      	adds	r3, r0, #1
 800a672:	d1f0      	bne.n	800a656 <_printf_common+0x86>
 800a674:	2001      	movs	r0, #1
 800a676:	4240      	negs	r0, r0
 800a678:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800a67a:	2030      	movs	r0, #48	; 0x30
 800a67c:	18e1      	adds	r1, r4, r3
 800a67e:	3143      	adds	r1, #67	; 0x43
 800a680:	7008      	strb	r0, [r1, #0]
 800a682:	0021      	movs	r1, r4
 800a684:	1c5a      	adds	r2, r3, #1
 800a686:	3145      	adds	r1, #69	; 0x45
 800a688:	7809      	ldrb	r1, [r1, #0]
 800a68a:	18a2      	adds	r2, r4, r2
 800a68c:	3243      	adds	r2, #67	; 0x43
 800a68e:	3302      	adds	r3, #2
 800a690:	7011      	strb	r1, [r2, #0]
 800a692:	e7c1      	b.n	800a618 <_printf_common+0x48>
 800a694:	0022      	movs	r2, r4
 800a696:	2301      	movs	r3, #1
 800a698:	321a      	adds	r2, #26
 800a69a:	9901      	ldr	r1, [sp, #4]
 800a69c:	9800      	ldr	r0, [sp, #0]
 800a69e:	9e08      	ldr	r6, [sp, #32]
 800a6a0:	47b0      	blx	r6
 800a6a2:	1c43      	adds	r3, r0, #1
 800a6a4:	d0e6      	beq.n	800a674 <_printf_common+0xa4>
 800a6a6:	3701      	adds	r7, #1
 800a6a8:	e7d1      	b.n	800a64e <_printf_common+0x7e>
	...

0800a6ac <_printf_i>:
 800a6ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a6ae:	b089      	sub	sp, #36	; 0x24
 800a6b0:	9204      	str	r2, [sp, #16]
 800a6b2:	000a      	movs	r2, r1
 800a6b4:	3243      	adds	r2, #67	; 0x43
 800a6b6:	9305      	str	r3, [sp, #20]
 800a6b8:	9003      	str	r0, [sp, #12]
 800a6ba:	9202      	str	r2, [sp, #8]
 800a6bc:	7e0a      	ldrb	r2, [r1, #24]
 800a6be:	000c      	movs	r4, r1
 800a6c0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a6c2:	2a6e      	cmp	r2, #110	; 0x6e
 800a6c4:	d100      	bne.n	800a6c8 <_printf_i+0x1c>
 800a6c6:	e086      	b.n	800a7d6 <_printf_i+0x12a>
 800a6c8:	d81f      	bhi.n	800a70a <_printf_i+0x5e>
 800a6ca:	2a63      	cmp	r2, #99	; 0x63
 800a6cc:	d033      	beq.n	800a736 <_printf_i+0x8a>
 800a6ce:	d808      	bhi.n	800a6e2 <_printf_i+0x36>
 800a6d0:	2a00      	cmp	r2, #0
 800a6d2:	d100      	bne.n	800a6d6 <_printf_i+0x2a>
 800a6d4:	e08c      	b.n	800a7f0 <_printf_i+0x144>
 800a6d6:	2a58      	cmp	r2, #88	; 0x58
 800a6d8:	d04d      	beq.n	800a776 <_printf_i+0xca>
 800a6da:	0025      	movs	r5, r4
 800a6dc:	3542      	adds	r5, #66	; 0x42
 800a6de:	702a      	strb	r2, [r5, #0]
 800a6e0:	e030      	b.n	800a744 <_printf_i+0x98>
 800a6e2:	2a64      	cmp	r2, #100	; 0x64
 800a6e4:	d001      	beq.n	800a6ea <_printf_i+0x3e>
 800a6e6:	2a69      	cmp	r2, #105	; 0x69
 800a6e8:	d1f7      	bne.n	800a6da <_printf_i+0x2e>
 800a6ea:	6819      	ldr	r1, [r3, #0]
 800a6ec:	6825      	ldr	r5, [r4, #0]
 800a6ee:	1d0a      	adds	r2, r1, #4
 800a6f0:	0628      	lsls	r0, r5, #24
 800a6f2:	d529      	bpl.n	800a748 <_printf_i+0x9c>
 800a6f4:	6808      	ldr	r0, [r1, #0]
 800a6f6:	601a      	str	r2, [r3, #0]
 800a6f8:	2800      	cmp	r0, #0
 800a6fa:	da03      	bge.n	800a704 <_printf_i+0x58>
 800a6fc:	232d      	movs	r3, #45	; 0x2d
 800a6fe:	9a02      	ldr	r2, [sp, #8]
 800a700:	4240      	negs	r0, r0
 800a702:	7013      	strb	r3, [r2, #0]
 800a704:	4e6b      	ldr	r6, [pc, #428]	; (800a8b4 <_printf_i+0x208>)
 800a706:	270a      	movs	r7, #10
 800a708:	e04f      	b.n	800a7aa <_printf_i+0xfe>
 800a70a:	2a73      	cmp	r2, #115	; 0x73
 800a70c:	d074      	beq.n	800a7f8 <_printf_i+0x14c>
 800a70e:	d808      	bhi.n	800a722 <_printf_i+0x76>
 800a710:	2a6f      	cmp	r2, #111	; 0x6f
 800a712:	d01f      	beq.n	800a754 <_printf_i+0xa8>
 800a714:	2a70      	cmp	r2, #112	; 0x70
 800a716:	d1e0      	bne.n	800a6da <_printf_i+0x2e>
 800a718:	2220      	movs	r2, #32
 800a71a:	6809      	ldr	r1, [r1, #0]
 800a71c:	430a      	orrs	r2, r1
 800a71e:	6022      	str	r2, [r4, #0]
 800a720:	e003      	b.n	800a72a <_printf_i+0x7e>
 800a722:	2a75      	cmp	r2, #117	; 0x75
 800a724:	d016      	beq.n	800a754 <_printf_i+0xa8>
 800a726:	2a78      	cmp	r2, #120	; 0x78
 800a728:	d1d7      	bne.n	800a6da <_printf_i+0x2e>
 800a72a:	0022      	movs	r2, r4
 800a72c:	2178      	movs	r1, #120	; 0x78
 800a72e:	3245      	adds	r2, #69	; 0x45
 800a730:	7011      	strb	r1, [r2, #0]
 800a732:	4e61      	ldr	r6, [pc, #388]	; (800a8b8 <_printf_i+0x20c>)
 800a734:	e022      	b.n	800a77c <_printf_i+0xd0>
 800a736:	0025      	movs	r5, r4
 800a738:	681a      	ldr	r2, [r3, #0]
 800a73a:	3542      	adds	r5, #66	; 0x42
 800a73c:	1d11      	adds	r1, r2, #4
 800a73e:	6019      	str	r1, [r3, #0]
 800a740:	6813      	ldr	r3, [r2, #0]
 800a742:	702b      	strb	r3, [r5, #0]
 800a744:	2301      	movs	r3, #1
 800a746:	e065      	b.n	800a814 <_printf_i+0x168>
 800a748:	6808      	ldr	r0, [r1, #0]
 800a74a:	601a      	str	r2, [r3, #0]
 800a74c:	0669      	lsls	r1, r5, #25
 800a74e:	d5d3      	bpl.n	800a6f8 <_printf_i+0x4c>
 800a750:	b200      	sxth	r0, r0
 800a752:	e7d1      	b.n	800a6f8 <_printf_i+0x4c>
 800a754:	6819      	ldr	r1, [r3, #0]
 800a756:	6825      	ldr	r5, [r4, #0]
 800a758:	1d08      	adds	r0, r1, #4
 800a75a:	6018      	str	r0, [r3, #0]
 800a75c:	6808      	ldr	r0, [r1, #0]
 800a75e:	062e      	lsls	r6, r5, #24
 800a760:	d505      	bpl.n	800a76e <_printf_i+0xc2>
 800a762:	4e54      	ldr	r6, [pc, #336]	; (800a8b4 <_printf_i+0x208>)
 800a764:	2708      	movs	r7, #8
 800a766:	2a6f      	cmp	r2, #111	; 0x6f
 800a768:	d01b      	beq.n	800a7a2 <_printf_i+0xf6>
 800a76a:	270a      	movs	r7, #10
 800a76c:	e019      	b.n	800a7a2 <_printf_i+0xf6>
 800a76e:	066d      	lsls	r5, r5, #25
 800a770:	d5f7      	bpl.n	800a762 <_printf_i+0xb6>
 800a772:	b280      	uxth	r0, r0
 800a774:	e7f5      	b.n	800a762 <_printf_i+0xb6>
 800a776:	3145      	adds	r1, #69	; 0x45
 800a778:	4e4e      	ldr	r6, [pc, #312]	; (800a8b4 <_printf_i+0x208>)
 800a77a:	700a      	strb	r2, [r1, #0]
 800a77c:	6818      	ldr	r0, [r3, #0]
 800a77e:	6822      	ldr	r2, [r4, #0]
 800a780:	1d01      	adds	r1, r0, #4
 800a782:	6800      	ldr	r0, [r0, #0]
 800a784:	6019      	str	r1, [r3, #0]
 800a786:	0615      	lsls	r5, r2, #24
 800a788:	d521      	bpl.n	800a7ce <_printf_i+0x122>
 800a78a:	07d3      	lsls	r3, r2, #31
 800a78c:	d502      	bpl.n	800a794 <_printf_i+0xe8>
 800a78e:	2320      	movs	r3, #32
 800a790:	431a      	orrs	r2, r3
 800a792:	6022      	str	r2, [r4, #0]
 800a794:	2710      	movs	r7, #16
 800a796:	2800      	cmp	r0, #0
 800a798:	d103      	bne.n	800a7a2 <_printf_i+0xf6>
 800a79a:	2320      	movs	r3, #32
 800a79c:	6822      	ldr	r2, [r4, #0]
 800a79e:	439a      	bics	r2, r3
 800a7a0:	6022      	str	r2, [r4, #0]
 800a7a2:	0023      	movs	r3, r4
 800a7a4:	2200      	movs	r2, #0
 800a7a6:	3343      	adds	r3, #67	; 0x43
 800a7a8:	701a      	strb	r2, [r3, #0]
 800a7aa:	6863      	ldr	r3, [r4, #4]
 800a7ac:	60a3      	str	r3, [r4, #8]
 800a7ae:	2b00      	cmp	r3, #0
 800a7b0:	db58      	blt.n	800a864 <_printf_i+0x1b8>
 800a7b2:	2204      	movs	r2, #4
 800a7b4:	6821      	ldr	r1, [r4, #0]
 800a7b6:	4391      	bics	r1, r2
 800a7b8:	6021      	str	r1, [r4, #0]
 800a7ba:	2800      	cmp	r0, #0
 800a7bc:	d154      	bne.n	800a868 <_printf_i+0x1bc>
 800a7be:	9d02      	ldr	r5, [sp, #8]
 800a7c0:	2b00      	cmp	r3, #0
 800a7c2:	d05a      	beq.n	800a87a <_printf_i+0x1ce>
 800a7c4:	0025      	movs	r5, r4
 800a7c6:	7833      	ldrb	r3, [r6, #0]
 800a7c8:	3542      	adds	r5, #66	; 0x42
 800a7ca:	702b      	strb	r3, [r5, #0]
 800a7cc:	e055      	b.n	800a87a <_printf_i+0x1ce>
 800a7ce:	0655      	lsls	r5, r2, #25
 800a7d0:	d5db      	bpl.n	800a78a <_printf_i+0xde>
 800a7d2:	b280      	uxth	r0, r0
 800a7d4:	e7d9      	b.n	800a78a <_printf_i+0xde>
 800a7d6:	681a      	ldr	r2, [r3, #0]
 800a7d8:	680d      	ldr	r5, [r1, #0]
 800a7da:	1d10      	adds	r0, r2, #4
 800a7dc:	6949      	ldr	r1, [r1, #20]
 800a7de:	6018      	str	r0, [r3, #0]
 800a7e0:	6813      	ldr	r3, [r2, #0]
 800a7e2:	062e      	lsls	r6, r5, #24
 800a7e4:	d501      	bpl.n	800a7ea <_printf_i+0x13e>
 800a7e6:	6019      	str	r1, [r3, #0]
 800a7e8:	e002      	b.n	800a7f0 <_printf_i+0x144>
 800a7ea:	066d      	lsls	r5, r5, #25
 800a7ec:	d5fb      	bpl.n	800a7e6 <_printf_i+0x13a>
 800a7ee:	8019      	strh	r1, [r3, #0]
 800a7f0:	2300      	movs	r3, #0
 800a7f2:	9d02      	ldr	r5, [sp, #8]
 800a7f4:	6123      	str	r3, [r4, #16]
 800a7f6:	e04f      	b.n	800a898 <_printf_i+0x1ec>
 800a7f8:	681a      	ldr	r2, [r3, #0]
 800a7fa:	1d11      	adds	r1, r2, #4
 800a7fc:	6019      	str	r1, [r3, #0]
 800a7fe:	6815      	ldr	r5, [r2, #0]
 800a800:	2100      	movs	r1, #0
 800a802:	6862      	ldr	r2, [r4, #4]
 800a804:	0028      	movs	r0, r5
 800a806:	f002 fe67 	bl	800d4d8 <memchr>
 800a80a:	2800      	cmp	r0, #0
 800a80c:	d001      	beq.n	800a812 <_printf_i+0x166>
 800a80e:	1b40      	subs	r0, r0, r5
 800a810:	6060      	str	r0, [r4, #4]
 800a812:	6863      	ldr	r3, [r4, #4]
 800a814:	6123      	str	r3, [r4, #16]
 800a816:	2300      	movs	r3, #0
 800a818:	9a02      	ldr	r2, [sp, #8]
 800a81a:	7013      	strb	r3, [r2, #0]
 800a81c:	e03c      	b.n	800a898 <_printf_i+0x1ec>
 800a81e:	6923      	ldr	r3, [r4, #16]
 800a820:	002a      	movs	r2, r5
 800a822:	9904      	ldr	r1, [sp, #16]
 800a824:	9803      	ldr	r0, [sp, #12]
 800a826:	9d05      	ldr	r5, [sp, #20]
 800a828:	47a8      	blx	r5
 800a82a:	1c43      	adds	r3, r0, #1
 800a82c:	d03e      	beq.n	800a8ac <_printf_i+0x200>
 800a82e:	6823      	ldr	r3, [r4, #0]
 800a830:	079b      	lsls	r3, r3, #30
 800a832:	d415      	bmi.n	800a860 <_printf_i+0x1b4>
 800a834:	9b07      	ldr	r3, [sp, #28]
 800a836:	68e0      	ldr	r0, [r4, #12]
 800a838:	4298      	cmp	r0, r3
 800a83a:	da39      	bge.n	800a8b0 <_printf_i+0x204>
 800a83c:	0018      	movs	r0, r3
 800a83e:	e037      	b.n	800a8b0 <_printf_i+0x204>
 800a840:	0022      	movs	r2, r4
 800a842:	2301      	movs	r3, #1
 800a844:	3219      	adds	r2, #25
 800a846:	9904      	ldr	r1, [sp, #16]
 800a848:	9803      	ldr	r0, [sp, #12]
 800a84a:	9e05      	ldr	r6, [sp, #20]
 800a84c:	47b0      	blx	r6
 800a84e:	1c43      	adds	r3, r0, #1
 800a850:	d02c      	beq.n	800a8ac <_printf_i+0x200>
 800a852:	3501      	adds	r5, #1
 800a854:	68e3      	ldr	r3, [r4, #12]
 800a856:	9a07      	ldr	r2, [sp, #28]
 800a858:	1a9b      	subs	r3, r3, r2
 800a85a:	42ab      	cmp	r3, r5
 800a85c:	dcf0      	bgt.n	800a840 <_printf_i+0x194>
 800a85e:	e7e9      	b.n	800a834 <_printf_i+0x188>
 800a860:	2500      	movs	r5, #0
 800a862:	e7f7      	b.n	800a854 <_printf_i+0x1a8>
 800a864:	2800      	cmp	r0, #0
 800a866:	d0ad      	beq.n	800a7c4 <_printf_i+0x118>
 800a868:	9d02      	ldr	r5, [sp, #8]
 800a86a:	0039      	movs	r1, r7
 800a86c:	f7f5 fce8 	bl	8000240 <__aeabi_uidivmod>
 800a870:	5c73      	ldrb	r3, [r6, r1]
 800a872:	3d01      	subs	r5, #1
 800a874:	702b      	strb	r3, [r5, #0]
 800a876:	2800      	cmp	r0, #0
 800a878:	d1f7      	bne.n	800a86a <_printf_i+0x1be>
 800a87a:	2f08      	cmp	r7, #8
 800a87c:	d109      	bne.n	800a892 <_printf_i+0x1e6>
 800a87e:	6823      	ldr	r3, [r4, #0]
 800a880:	07db      	lsls	r3, r3, #31
 800a882:	d506      	bpl.n	800a892 <_printf_i+0x1e6>
 800a884:	6863      	ldr	r3, [r4, #4]
 800a886:	6922      	ldr	r2, [r4, #16]
 800a888:	4293      	cmp	r3, r2
 800a88a:	dc02      	bgt.n	800a892 <_printf_i+0x1e6>
 800a88c:	2330      	movs	r3, #48	; 0x30
 800a88e:	3d01      	subs	r5, #1
 800a890:	702b      	strb	r3, [r5, #0]
 800a892:	9b02      	ldr	r3, [sp, #8]
 800a894:	1b5b      	subs	r3, r3, r5
 800a896:	6123      	str	r3, [r4, #16]
 800a898:	9b05      	ldr	r3, [sp, #20]
 800a89a:	aa07      	add	r2, sp, #28
 800a89c:	9300      	str	r3, [sp, #0]
 800a89e:	0021      	movs	r1, r4
 800a8a0:	9b04      	ldr	r3, [sp, #16]
 800a8a2:	9803      	ldr	r0, [sp, #12]
 800a8a4:	f7ff fe94 	bl	800a5d0 <_printf_common>
 800a8a8:	1c43      	adds	r3, r0, #1
 800a8aa:	d1b8      	bne.n	800a81e <_printf_i+0x172>
 800a8ac:	2001      	movs	r0, #1
 800a8ae:	4240      	negs	r0, r0
 800a8b0:	b009      	add	sp, #36	; 0x24
 800a8b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a8b4:	0800ebb2 	.word	0x0800ebb2
 800a8b8:	0800ebc3 	.word	0x0800ebc3

0800a8bc <_scanf_float>:
 800a8bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a8be:	b08b      	sub	sp, #44	; 0x2c
 800a8c0:	9002      	str	r0, [sp, #8]
 800a8c2:	9200      	str	r2, [sp, #0]
 800a8c4:	2000      	movs	r0, #0
 800a8c6:	22ae      	movs	r2, #174	; 0xae
 800a8c8:	9305      	str	r3, [sp, #20]
 800a8ca:	688b      	ldr	r3, [r1, #8]
 800a8cc:	000e      	movs	r6, r1
 800a8ce:	1e59      	subs	r1, r3, #1
 800a8d0:	0052      	lsls	r2, r2, #1
 800a8d2:	9004      	str	r0, [sp, #16]
 800a8d4:	4291      	cmp	r1, r2
 800a8d6:	d905      	bls.n	800a8e4 <_scanf_float+0x28>
 800a8d8:	3b5e      	subs	r3, #94	; 0x5e
 800a8da:	3bff      	subs	r3, #255	; 0xff
 800a8dc:	9304      	str	r3, [sp, #16]
 800a8de:	235e      	movs	r3, #94	; 0x5e
 800a8e0:	33ff      	adds	r3, #255	; 0xff
 800a8e2:	60b3      	str	r3, [r6, #8]
 800a8e4:	23f0      	movs	r3, #240	; 0xf0
 800a8e6:	6832      	ldr	r2, [r6, #0]
 800a8e8:	00db      	lsls	r3, r3, #3
 800a8ea:	4313      	orrs	r3, r2
 800a8ec:	6033      	str	r3, [r6, #0]
 800a8ee:	0033      	movs	r3, r6
 800a8f0:	2700      	movs	r7, #0
 800a8f2:	331c      	adds	r3, #28
 800a8f4:	001d      	movs	r5, r3
 800a8f6:	003c      	movs	r4, r7
 800a8f8:	9303      	str	r3, [sp, #12]
 800a8fa:	9708      	str	r7, [sp, #32]
 800a8fc:	9707      	str	r7, [sp, #28]
 800a8fe:	9701      	str	r7, [sp, #4]
 800a900:	9706      	str	r7, [sp, #24]
 800a902:	68b2      	ldr	r2, [r6, #8]
 800a904:	2a00      	cmp	r2, #0
 800a906:	d013      	beq.n	800a930 <_scanf_float+0x74>
 800a908:	9b00      	ldr	r3, [sp, #0]
 800a90a:	681b      	ldr	r3, [r3, #0]
 800a90c:	9309      	str	r3, [sp, #36]	; 0x24
 800a90e:	781b      	ldrb	r3, [r3, #0]
 800a910:	2b49      	cmp	r3, #73	; 0x49
 800a912:	d100      	bne.n	800a916 <_scanf_float+0x5a>
 800a914:	e07c      	b.n	800aa10 <_scanf_float+0x154>
 800a916:	d854      	bhi.n	800a9c2 <_scanf_float+0x106>
 800a918:	2b39      	cmp	r3, #57	; 0x39
 800a91a:	d847      	bhi.n	800a9ac <_scanf_float+0xf0>
 800a91c:	2b31      	cmp	r3, #49	; 0x31
 800a91e:	d300      	bcc.n	800a922 <_scanf_float+0x66>
 800a920:	e094      	b.n	800aa4c <_scanf_float+0x190>
 800a922:	2b2d      	cmp	r3, #45	; 0x2d
 800a924:	d100      	bne.n	800a928 <_scanf_float+0x6c>
 800a926:	e09c      	b.n	800aa62 <_scanf_float+0x1a6>
 800a928:	d817      	bhi.n	800a95a <_scanf_float+0x9e>
 800a92a:	2b2b      	cmp	r3, #43	; 0x2b
 800a92c:	d100      	bne.n	800a930 <_scanf_float+0x74>
 800a92e:	e098      	b.n	800aa62 <_scanf_float+0x1a6>
 800a930:	9b01      	ldr	r3, [sp, #4]
 800a932:	2b00      	cmp	r3, #0
 800a934:	d003      	beq.n	800a93e <_scanf_float+0x82>
 800a936:	6832      	ldr	r2, [r6, #0]
 800a938:	4b9b      	ldr	r3, [pc, #620]	; (800aba8 <_scanf_float+0x2ec>)
 800a93a:	4013      	ands	r3, r2
 800a93c:	6033      	str	r3, [r6, #0]
 800a93e:	3c01      	subs	r4, #1
 800a940:	2c01      	cmp	r4, #1
 800a942:	d900      	bls.n	800a946 <_scanf_float+0x8a>
 800a944:	e0ee      	b.n	800ab24 <_scanf_float+0x268>
 800a946:	24be      	movs	r4, #190	; 0xbe
 800a948:	0064      	lsls	r4, r4, #1
 800a94a:	9b03      	ldr	r3, [sp, #12]
 800a94c:	429d      	cmp	r5, r3
 800a94e:	d900      	bls.n	800a952 <_scanf_float+0x96>
 800a950:	e0de      	b.n	800ab10 <_scanf_float+0x254>
 800a952:	2701      	movs	r7, #1
 800a954:	0038      	movs	r0, r7
 800a956:	b00b      	add	sp, #44	; 0x2c
 800a958:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a95a:	2b2e      	cmp	r3, #46	; 0x2e
 800a95c:	d100      	bne.n	800a960 <_scanf_float+0xa4>
 800a95e:	e0a2      	b.n	800aaa6 <_scanf_float+0x1ea>
 800a960:	2b30      	cmp	r3, #48	; 0x30
 800a962:	d1e5      	bne.n	800a930 <_scanf_float+0x74>
 800a964:	6831      	ldr	r1, [r6, #0]
 800a966:	05c8      	lsls	r0, r1, #23
 800a968:	d570      	bpl.n	800aa4c <_scanf_float+0x190>
 800a96a:	2380      	movs	r3, #128	; 0x80
 800a96c:	4399      	bics	r1, r3
 800a96e:	9b01      	ldr	r3, [sp, #4]
 800a970:	6031      	str	r1, [r6, #0]
 800a972:	3301      	adds	r3, #1
 800a974:	9301      	str	r3, [sp, #4]
 800a976:	9b04      	ldr	r3, [sp, #16]
 800a978:	2b00      	cmp	r3, #0
 800a97a:	d003      	beq.n	800a984 <_scanf_float+0xc8>
 800a97c:	3b01      	subs	r3, #1
 800a97e:	3201      	adds	r2, #1
 800a980:	9304      	str	r3, [sp, #16]
 800a982:	60b2      	str	r2, [r6, #8]
 800a984:	68b3      	ldr	r3, [r6, #8]
 800a986:	9a00      	ldr	r2, [sp, #0]
 800a988:	3b01      	subs	r3, #1
 800a98a:	60b3      	str	r3, [r6, #8]
 800a98c:	6933      	ldr	r3, [r6, #16]
 800a98e:	3301      	adds	r3, #1
 800a990:	6133      	str	r3, [r6, #16]
 800a992:	9b00      	ldr	r3, [sp, #0]
 800a994:	685b      	ldr	r3, [r3, #4]
 800a996:	9309      	str	r3, [sp, #36]	; 0x24
 800a998:	3b01      	subs	r3, #1
 800a99a:	6053      	str	r3, [r2, #4]
 800a99c:	2b00      	cmp	r3, #0
 800a99e:	dc00      	bgt.n	800a9a2 <_scanf_float+0xe6>
 800a9a0:	e0ac      	b.n	800aafc <_scanf_float+0x240>
 800a9a2:	6813      	ldr	r3, [r2, #0]
 800a9a4:	9309      	str	r3, [sp, #36]	; 0x24
 800a9a6:	3301      	adds	r3, #1
 800a9a8:	6013      	str	r3, [r2, #0]
 800a9aa:	e7aa      	b.n	800a902 <_scanf_float+0x46>
 800a9ac:	2b45      	cmp	r3, #69	; 0x45
 800a9ae:	d100      	bne.n	800a9b2 <_scanf_float+0xf6>
 800a9b0:	e083      	b.n	800aaba <_scanf_float+0x1fe>
 800a9b2:	2b46      	cmp	r3, #70	; 0x46
 800a9b4:	d06d      	beq.n	800aa92 <_scanf_float+0x1d6>
 800a9b6:	2b41      	cmp	r3, #65	; 0x41
 800a9b8:	d1ba      	bne.n	800a930 <_scanf_float+0x74>
 800a9ba:	2c01      	cmp	r4, #1
 800a9bc:	d1b8      	bne.n	800a930 <_scanf_float+0x74>
 800a9be:	2402      	movs	r4, #2
 800a9c0:	e04c      	b.n	800aa5c <_scanf_float+0x1a0>
 800a9c2:	2b65      	cmp	r3, #101	; 0x65
 800a9c4:	d079      	beq.n	800aaba <_scanf_float+0x1fe>
 800a9c6:	d81b      	bhi.n	800aa00 <_scanf_float+0x144>
 800a9c8:	2b54      	cmp	r3, #84	; 0x54
 800a9ca:	d067      	beq.n	800aa9c <_scanf_float+0x1e0>
 800a9cc:	d813      	bhi.n	800a9f6 <_scanf_float+0x13a>
 800a9ce:	2b4e      	cmp	r3, #78	; 0x4e
 800a9d0:	d1ae      	bne.n	800a930 <_scanf_float+0x74>
 800a9d2:	2c00      	cmp	r4, #0
 800a9d4:	d14c      	bne.n	800aa70 <_scanf_float+0x1b4>
 800a9d6:	9a01      	ldr	r2, [sp, #4]
 800a9d8:	2a00      	cmp	r2, #0
 800a9da:	d14b      	bne.n	800aa74 <_scanf_float+0x1b8>
 800a9dc:	21e0      	movs	r1, #224	; 0xe0
 800a9de:	20e0      	movs	r0, #224	; 0xe0
 800a9e0:	6832      	ldr	r2, [r6, #0]
 800a9e2:	00c9      	lsls	r1, r1, #3
 800a9e4:	4011      	ands	r1, r2
 800a9e6:	00c0      	lsls	r0, r0, #3
 800a9e8:	4281      	cmp	r1, r0
 800a9ea:	d143      	bne.n	800aa74 <_scanf_float+0x1b8>
 800a9ec:	496f      	ldr	r1, [pc, #444]	; (800abac <_scanf_float+0x2f0>)
 800a9ee:	3401      	adds	r4, #1
 800a9f0:	400a      	ands	r2, r1
 800a9f2:	6032      	str	r2, [r6, #0]
 800a9f4:	e032      	b.n	800aa5c <_scanf_float+0x1a0>
 800a9f6:	2b59      	cmp	r3, #89	; 0x59
 800a9f8:	d023      	beq.n	800aa42 <_scanf_float+0x186>
 800a9fa:	2b61      	cmp	r3, #97	; 0x61
 800a9fc:	d0dd      	beq.n	800a9ba <_scanf_float+0xfe>
 800a9fe:	e797      	b.n	800a930 <_scanf_float+0x74>
 800aa00:	2b6e      	cmp	r3, #110	; 0x6e
 800aa02:	d0e6      	beq.n	800a9d2 <_scanf_float+0x116>
 800aa04:	d818      	bhi.n	800aa38 <_scanf_float+0x17c>
 800aa06:	2b66      	cmp	r3, #102	; 0x66
 800aa08:	d043      	beq.n	800aa92 <_scanf_float+0x1d6>
 800aa0a:	2b69      	cmp	r3, #105	; 0x69
 800aa0c:	d000      	beq.n	800aa10 <_scanf_float+0x154>
 800aa0e:	e78f      	b.n	800a930 <_scanf_float+0x74>
 800aa10:	2f00      	cmp	r7, #0
 800aa12:	d137      	bne.n	800aa84 <_scanf_float+0x1c8>
 800aa14:	9a01      	ldr	r2, [sp, #4]
 800aa16:	2a00      	cmp	r2, #0
 800aa18:	d000      	beq.n	800aa1c <_scanf_float+0x160>
 800aa1a:	e78c      	b.n	800a936 <_scanf_float+0x7a>
 800aa1c:	21e0      	movs	r1, #224	; 0xe0
 800aa1e:	20e0      	movs	r0, #224	; 0xe0
 800aa20:	6832      	ldr	r2, [r6, #0]
 800aa22:	00c9      	lsls	r1, r1, #3
 800aa24:	4011      	ands	r1, r2
 800aa26:	00c0      	lsls	r0, r0, #3
 800aa28:	4281      	cmp	r1, r0
 800aa2a:	d000      	beq.n	800aa2e <_scanf_float+0x172>
 800aa2c:	e787      	b.n	800a93e <_scanf_float+0x82>
 800aa2e:	495f      	ldr	r1, [pc, #380]	; (800abac <_scanf_float+0x2f0>)
 800aa30:	3701      	adds	r7, #1
 800aa32:	400a      	ands	r2, r1
 800aa34:	6032      	str	r2, [r6, #0]
 800aa36:	e011      	b.n	800aa5c <_scanf_float+0x1a0>
 800aa38:	2b74      	cmp	r3, #116	; 0x74
 800aa3a:	d02f      	beq.n	800aa9c <_scanf_float+0x1e0>
 800aa3c:	2b79      	cmp	r3, #121	; 0x79
 800aa3e:	d000      	beq.n	800aa42 <_scanf_float+0x186>
 800aa40:	e776      	b.n	800a930 <_scanf_float+0x74>
 800aa42:	2f07      	cmp	r7, #7
 800aa44:	d000      	beq.n	800aa48 <_scanf_float+0x18c>
 800aa46:	e773      	b.n	800a930 <_scanf_float+0x74>
 800aa48:	2708      	movs	r7, #8
 800aa4a:	e007      	b.n	800aa5c <_scanf_float+0x1a0>
 800aa4c:	19e2      	adds	r2, r4, r7
 800aa4e:	2a00      	cmp	r2, #0
 800aa50:	d000      	beq.n	800aa54 <_scanf_float+0x198>
 800aa52:	e76d      	b.n	800a930 <_scanf_float+0x74>
 800aa54:	4a56      	ldr	r2, [pc, #344]	; (800abb0 <_scanf_float+0x2f4>)
 800aa56:	6831      	ldr	r1, [r6, #0]
 800aa58:	400a      	ands	r2, r1
 800aa5a:	6032      	str	r2, [r6, #0]
 800aa5c:	702b      	strb	r3, [r5, #0]
 800aa5e:	3501      	adds	r5, #1
 800aa60:	e790      	b.n	800a984 <_scanf_float+0xc8>
 800aa62:	2180      	movs	r1, #128	; 0x80
 800aa64:	6832      	ldr	r2, [r6, #0]
 800aa66:	420a      	tst	r2, r1
 800aa68:	d100      	bne.n	800aa6c <_scanf_float+0x1b0>
 800aa6a:	e761      	b.n	800a930 <_scanf_float+0x74>
 800aa6c:	438a      	bics	r2, r1
 800aa6e:	e7f4      	b.n	800aa5a <_scanf_float+0x19e>
 800aa70:	2c02      	cmp	r4, #2
 800aa72:	d041      	beq.n	800aaf8 <_scanf_float+0x23c>
 800aa74:	2f01      	cmp	r7, #1
 800aa76:	d002      	beq.n	800aa7e <_scanf_float+0x1c2>
 800aa78:	2f04      	cmp	r7, #4
 800aa7a:	d000      	beq.n	800aa7e <_scanf_float+0x1c2>
 800aa7c:	e758      	b.n	800a930 <_scanf_float+0x74>
 800aa7e:	3701      	adds	r7, #1
 800aa80:	b2ff      	uxtb	r7, r7
 800aa82:	e7eb      	b.n	800aa5c <_scanf_float+0x1a0>
 800aa84:	2102      	movs	r1, #2
 800aa86:	1efa      	subs	r2, r7, #3
 800aa88:	438a      	bics	r2, r1
 800aa8a:	b2d2      	uxtb	r2, r2
 800aa8c:	2a00      	cmp	r2, #0
 800aa8e:	d0f6      	beq.n	800aa7e <_scanf_float+0x1c2>
 800aa90:	e74e      	b.n	800a930 <_scanf_float+0x74>
 800aa92:	2f02      	cmp	r7, #2
 800aa94:	d000      	beq.n	800aa98 <_scanf_float+0x1dc>
 800aa96:	e74b      	b.n	800a930 <_scanf_float+0x74>
 800aa98:	2703      	movs	r7, #3
 800aa9a:	e7df      	b.n	800aa5c <_scanf_float+0x1a0>
 800aa9c:	2f06      	cmp	r7, #6
 800aa9e:	d000      	beq.n	800aaa2 <_scanf_float+0x1e6>
 800aaa0:	e746      	b.n	800a930 <_scanf_float+0x74>
 800aaa2:	2707      	movs	r7, #7
 800aaa4:	e7da      	b.n	800aa5c <_scanf_float+0x1a0>
 800aaa6:	6832      	ldr	r2, [r6, #0]
 800aaa8:	0591      	lsls	r1, r2, #22
 800aaaa:	d400      	bmi.n	800aaae <_scanf_float+0x1f2>
 800aaac:	e740      	b.n	800a930 <_scanf_float+0x74>
 800aaae:	4941      	ldr	r1, [pc, #260]	; (800abb4 <_scanf_float+0x2f8>)
 800aab0:	400a      	ands	r2, r1
 800aab2:	6032      	str	r2, [r6, #0]
 800aab4:	9a01      	ldr	r2, [sp, #4]
 800aab6:	9206      	str	r2, [sp, #24]
 800aab8:	e7d0      	b.n	800aa5c <_scanf_float+0x1a0>
 800aaba:	21a0      	movs	r1, #160	; 0xa0
 800aabc:	2080      	movs	r0, #128	; 0x80
 800aabe:	6832      	ldr	r2, [r6, #0]
 800aac0:	00c9      	lsls	r1, r1, #3
 800aac2:	4011      	ands	r1, r2
 800aac4:	00c0      	lsls	r0, r0, #3
 800aac6:	4281      	cmp	r1, r0
 800aac8:	d006      	beq.n	800aad8 <_scanf_float+0x21c>
 800aaca:	4202      	tst	r2, r0
 800aacc:	d100      	bne.n	800aad0 <_scanf_float+0x214>
 800aace:	e72f      	b.n	800a930 <_scanf_float+0x74>
 800aad0:	9901      	ldr	r1, [sp, #4]
 800aad2:	2900      	cmp	r1, #0
 800aad4:	d100      	bne.n	800aad8 <_scanf_float+0x21c>
 800aad6:	e732      	b.n	800a93e <_scanf_float+0x82>
 800aad8:	0591      	lsls	r1, r2, #22
 800aada:	d404      	bmi.n	800aae6 <_scanf_float+0x22a>
 800aadc:	9901      	ldr	r1, [sp, #4]
 800aade:	9806      	ldr	r0, [sp, #24]
 800aae0:	9508      	str	r5, [sp, #32]
 800aae2:	1a09      	subs	r1, r1, r0
 800aae4:	9107      	str	r1, [sp, #28]
 800aae6:	4931      	ldr	r1, [pc, #196]	; (800abac <_scanf_float+0x2f0>)
 800aae8:	400a      	ands	r2, r1
 800aaea:	21c0      	movs	r1, #192	; 0xc0
 800aaec:	0049      	lsls	r1, r1, #1
 800aaee:	430a      	orrs	r2, r1
 800aaf0:	6032      	str	r2, [r6, #0]
 800aaf2:	2200      	movs	r2, #0
 800aaf4:	9201      	str	r2, [sp, #4]
 800aaf6:	e7b1      	b.n	800aa5c <_scanf_float+0x1a0>
 800aaf8:	2403      	movs	r4, #3
 800aafa:	e7af      	b.n	800aa5c <_scanf_float+0x1a0>
 800aafc:	23c0      	movs	r3, #192	; 0xc0
 800aafe:	005b      	lsls	r3, r3, #1
 800ab00:	58f3      	ldr	r3, [r6, r3]
 800ab02:	9900      	ldr	r1, [sp, #0]
 800ab04:	9802      	ldr	r0, [sp, #8]
 800ab06:	4798      	blx	r3
 800ab08:	2800      	cmp	r0, #0
 800ab0a:	d100      	bne.n	800ab0e <_scanf_float+0x252>
 800ab0c:	e6f9      	b.n	800a902 <_scanf_float+0x46>
 800ab0e:	e70f      	b.n	800a930 <_scanf_float+0x74>
 800ab10:	3d01      	subs	r5, #1
 800ab12:	5933      	ldr	r3, [r6, r4]
 800ab14:	7829      	ldrb	r1, [r5, #0]
 800ab16:	9a00      	ldr	r2, [sp, #0]
 800ab18:	9802      	ldr	r0, [sp, #8]
 800ab1a:	4798      	blx	r3
 800ab1c:	6933      	ldr	r3, [r6, #16]
 800ab1e:	3b01      	subs	r3, #1
 800ab20:	6133      	str	r3, [r6, #16]
 800ab22:	e712      	b.n	800a94a <_scanf_float+0x8e>
 800ab24:	1e7b      	subs	r3, r7, #1
 800ab26:	2b06      	cmp	r3, #6
 800ab28:	d826      	bhi.n	800ab78 <_scanf_float+0x2bc>
 800ab2a:	2f02      	cmp	r7, #2
 800ab2c:	d839      	bhi.n	800aba2 <_scanf_float+0x2e6>
 800ab2e:	24be      	movs	r4, #190	; 0xbe
 800ab30:	0064      	lsls	r4, r4, #1
 800ab32:	9b03      	ldr	r3, [sp, #12]
 800ab34:	429d      	cmp	r5, r3
 800ab36:	d800      	bhi.n	800ab3a <_scanf_float+0x27e>
 800ab38:	e70b      	b.n	800a952 <_scanf_float+0x96>
 800ab3a:	3d01      	subs	r5, #1
 800ab3c:	5933      	ldr	r3, [r6, r4]
 800ab3e:	7829      	ldrb	r1, [r5, #0]
 800ab40:	9a00      	ldr	r2, [sp, #0]
 800ab42:	9802      	ldr	r0, [sp, #8]
 800ab44:	4798      	blx	r3
 800ab46:	6933      	ldr	r3, [r6, #16]
 800ab48:	3b01      	subs	r3, #1
 800ab4a:	6133      	str	r3, [r6, #16]
 800ab4c:	e7f1      	b.n	800ab32 <_scanf_float+0x276>
 800ab4e:	9b04      	ldr	r3, [sp, #16]
 800ab50:	9a00      	ldr	r2, [sp, #0]
 800ab52:	3b01      	subs	r3, #1
 800ab54:	9304      	str	r3, [sp, #16]
 800ab56:	7819      	ldrb	r1, [r3, #0]
 800ab58:	23be      	movs	r3, #190	; 0xbe
 800ab5a:	005b      	lsls	r3, r3, #1
 800ab5c:	58f3      	ldr	r3, [r6, r3]
 800ab5e:	9802      	ldr	r0, [sp, #8]
 800ab60:	9309      	str	r3, [sp, #36]	; 0x24
 800ab62:	4798      	blx	r3
 800ab64:	6933      	ldr	r3, [r6, #16]
 800ab66:	3b01      	subs	r3, #1
 800ab68:	6133      	str	r3, [r6, #16]
 800ab6a:	3c01      	subs	r4, #1
 800ab6c:	b2e4      	uxtb	r4, r4
 800ab6e:	2c02      	cmp	r4, #2
 800ab70:	d1ed      	bne.n	800ab4e <_scanf_float+0x292>
 800ab72:	3f03      	subs	r7, #3
 800ab74:	b2ff      	uxtb	r7, r7
 800ab76:	1bed      	subs	r5, r5, r7
 800ab78:	6833      	ldr	r3, [r6, #0]
 800ab7a:	05da      	lsls	r2, r3, #23
 800ab7c:	d537      	bpl.n	800abee <_scanf_float+0x332>
 800ab7e:	055b      	lsls	r3, r3, #21
 800ab80:	d51a      	bpl.n	800abb8 <_scanf_float+0x2fc>
 800ab82:	24be      	movs	r4, #190	; 0xbe
 800ab84:	0064      	lsls	r4, r4, #1
 800ab86:	9b03      	ldr	r3, [sp, #12]
 800ab88:	429d      	cmp	r5, r3
 800ab8a:	d800      	bhi.n	800ab8e <_scanf_float+0x2d2>
 800ab8c:	e6e1      	b.n	800a952 <_scanf_float+0x96>
 800ab8e:	3d01      	subs	r5, #1
 800ab90:	5933      	ldr	r3, [r6, r4]
 800ab92:	7829      	ldrb	r1, [r5, #0]
 800ab94:	9a00      	ldr	r2, [sp, #0]
 800ab96:	9802      	ldr	r0, [sp, #8]
 800ab98:	4798      	blx	r3
 800ab9a:	6933      	ldr	r3, [r6, #16]
 800ab9c:	3b01      	subs	r3, #1
 800ab9e:	6133      	str	r3, [r6, #16]
 800aba0:	e7f1      	b.n	800ab86 <_scanf_float+0x2ca>
 800aba2:	003c      	movs	r4, r7
 800aba4:	9504      	str	r5, [sp, #16]
 800aba6:	e7e0      	b.n	800ab6a <_scanf_float+0x2ae>
 800aba8:	fffffeff 	.word	0xfffffeff
 800abac:	fffff87f 	.word	0xfffff87f
 800abb0:	fffffe7f 	.word	0xfffffe7f
 800abb4:	fffffd7f 	.word	0xfffffd7f
 800abb8:	6933      	ldr	r3, [r6, #16]
 800abba:	1e6c      	subs	r4, r5, #1
 800abbc:	7821      	ldrb	r1, [r4, #0]
 800abbe:	3b01      	subs	r3, #1
 800abc0:	6133      	str	r3, [r6, #16]
 800abc2:	2965      	cmp	r1, #101	; 0x65
 800abc4:	d00c      	beq.n	800abe0 <_scanf_float+0x324>
 800abc6:	2945      	cmp	r1, #69	; 0x45
 800abc8:	d00a      	beq.n	800abe0 <_scanf_float+0x324>
 800abca:	23be      	movs	r3, #190	; 0xbe
 800abcc:	005b      	lsls	r3, r3, #1
 800abce:	58f3      	ldr	r3, [r6, r3]
 800abd0:	9a00      	ldr	r2, [sp, #0]
 800abd2:	9802      	ldr	r0, [sp, #8]
 800abd4:	4798      	blx	r3
 800abd6:	6933      	ldr	r3, [r6, #16]
 800abd8:	1eac      	subs	r4, r5, #2
 800abda:	3b01      	subs	r3, #1
 800abdc:	7821      	ldrb	r1, [r4, #0]
 800abde:	6133      	str	r3, [r6, #16]
 800abe0:	23be      	movs	r3, #190	; 0xbe
 800abe2:	005b      	lsls	r3, r3, #1
 800abe4:	58f3      	ldr	r3, [r6, r3]
 800abe6:	9a00      	ldr	r2, [sp, #0]
 800abe8:	9802      	ldr	r0, [sp, #8]
 800abea:	4798      	blx	r3
 800abec:	0025      	movs	r5, r4
 800abee:	2710      	movs	r7, #16
 800abf0:	6833      	ldr	r3, [r6, #0]
 800abf2:	401f      	ands	r7, r3
 800abf4:	d15b      	bne.n	800acae <_scanf_float+0x3f2>
 800abf6:	23c0      	movs	r3, #192	; 0xc0
 800abf8:	702f      	strb	r7, [r5, #0]
 800abfa:	6832      	ldr	r2, [r6, #0]
 800abfc:	00db      	lsls	r3, r3, #3
 800abfe:	4013      	ands	r3, r2
 800ac00:	2280      	movs	r2, #128	; 0x80
 800ac02:	00d2      	lsls	r2, r2, #3
 800ac04:	4293      	cmp	r3, r2
 800ac06:	d11b      	bne.n	800ac40 <_scanf_float+0x384>
 800ac08:	9a06      	ldr	r2, [sp, #24]
 800ac0a:	9b01      	ldr	r3, [sp, #4]
 800ac0c:	1a9b      	subs	r3, r3, r2
 800ac0e:	425a      	negs	r2, r3
 800ac10:	2b00      	cmp	r3, #0
 800ac12:	d122      	bne.n	800ac5a <_scanf_float+0x39e>
 800ac14:	2200      	movs	r2, #0
 800ac16:	9903      	ldr	r1, [sp, #12]
 800ac18:	9802      	ldr	r0, [sp, #8]
 800ac1a:	f000 ff35 	bl	800ba88 <_strtod_r>
 800ac1e:	9b05      	ldr	r3, [sp, #20]
 800ac20:	0004      	movs	r4, r0
 800ac22:	6830      	ldr	r0, [r6, #0]
 800ac24:	000d      	movs	r5, r1
 800ac26:	681b      	ldr	r3, [r3, #0]
 800ac28:	0782      	lsls	r2, r0, #30
 800ac2a:	d523      	bpl.n	800ac74 <_scanf_float+0x3b8>
 800ac2c:	1d1a      	adds	r2, r3, #4
 800ac2e:	9905      	ldr	r1, [sp, #20]
 800ac30:	600a      	str	r2, [r1, #0]
 800ac32:	681b      	ldr	r3, [r3, #0]
 800ac34:	601c      	str	r4, [r3, #0]
 800ac36:	605d      	str	r5, [r3, #4]
 800ac38:	68f3      	ldr	r3, [r6, #12]
 800ac3a:	3301      	adds	r3, #1
 800ac3c:	60f3      	str	r3, [r6, #12]
 800ac3e:	e689      	b.n	800a954 <_scanf_float+0x98>
 800ac40:	9b07      	ldr	r3, [sp, #28]
 800ac42:	2b00      	cmp	r3, #0
 800ac44:	d0e6      	beq.n	800ac14 <_scanf_float+0x358>
 800ac46:	9b08      	ldr	r3, [sp, #32]
 800ac48:	003a      	movs	r2, r7
 800ac4a:	1c59      	adds	r1, r3, #1
 800ac4c:	9802      	ldr	r0, [sp, #8]
 800ac4e:	230a      	movs	r3, #10
 800ac50:	f000 ffaa 	bl	800bba8 <_strtol_r>
 800ac54:	9b07      	ldr	r3, [sp, #28]
 800ac56:	9d08      	ldr	r5, [sp, #32]
 800ac58:	1ac2      	subs	r2, r0, r3
 800ac5a:	0033      	movs	r3, r6
 800ac5c:	3370      	adds	r3, #112	; 0x70
 800ac5e:	33ff      	adds	r3, #255	; 0xff
 800ac60:	429d      	cmp	r5, r3
 800ac62:	d302      	bcc.n	800ac6a <_scanf_float+0x3ae>
 800ac64:	0035      	movs	r5, r6
 800ac66:	356f      	adds	r5, #111	; 0x6f
 800ac68:	35ff      	adds	r5, #255	; 0xff
 800ac6a:	4912      	ldr	r1, [pc, #72]	; (800acb4 <_scanf_float+0x3f8>)
 800ac6c:	0028      	movs	r0, r5
 800ac6e:	f000 f8ab 	bl	800adc8 <siprintf>
 800ac72:	e7cf      	b.n	800ac14 <_scanf_float+0x358>
 800ac74:	2104      	movs	r1, #4
 800ac76:	4008      	ands	r0, r1
 800ac78:	1d1a      	adds	r2, r3, #4
 800ac7a:	9001      	str	r0, [sp, #4]
 800ac7c:	2800      	cmp	r0, #0
 800ac7e:	d1d6      	bne.n	800ac2e <_scanf_float+0x372>
 800ac80:	9905      	ldr	r1, [sp, #20]
 800ac82:	0020      	movs	r0, r4
 800ac84:	600a      	str	r2, [r1, #0]
 800ac86:	681b      	ldr	r3, [r3, #0]
 800ac88:	0022      	movs	r2, r4
 800ac8a:	9300      	str	r3, [sp, #0]
 800ac8c:	0029      	movs	r1, r5
 800ac8e:	002b      	movs	r3, r5
 800ac90:	f7f7 fea0 	bl	80029d4 <__aeabi_dcmpun>
 800ac94:	2800      	cmp	r0, #0
 800ac96:	d005      	beq.n	800aca4 <_scanf_float+0x3e8>
 800ac98:	9801      	ldr	r0, [sp, #4]
 800ac9a:	f000 f891 	bl	800adc0 <nanf>
 800ac9e:	9b00      	ldr	r3, [sp, #0]
 800aca0:	6018      	str	r0, [r3, #0]
 800aca2:	e7c9      	b.n	800ac38 <_scanf_float+0x37c>
 800aca4:	0020      	movs	r0, r4
 800aca6:	0029      	movs	r1, r5
 800aca8:	f7f7 ffa4 	bl	8002bf4 <__aeabi_d2f>
 800acac:	e7f7      	b.n	800ac9e <_scanf_float+0x3e2>
 800acae:	2700      	movs	r7, #0
 800acb0:	e650      	b.n	800a954 <_scanf_float+0x98>
 800acb2:	46c0      	nop			; (mov r8, r8)
 800acb4:	0800ebd4 	.word	0x0800ebd4

0800acb8 <iprintf>:
 800acb8:	b40f      	push	{r0, r1, r2, r3}
 800acba:	4b0b      	ldr	r3, [pc, #44]	; (800ace8 <iprintf+0x30>)
 800acbc:	b513      	push	{r0, r1, r4, lr}
 800acbe:	681c      	ldr	r4, [r3, #0]
 800acc0:	2c00      	cmp	r4, #0
 800acc2:	d005      	beq.n	800acd0 <iprintf+0x18>
 800acc4:	69a3      	ldr	r3, [r4, #24]
 800acc6:	2b00      	cmp	r3, #0
 800acc8:	d102      	bne.n	800acd0 <iprintf+0x18>
 800acca:	0020      	movs	r0, r4
 800accc:	f001 ffa6 	bl	800cc1c <__sinit>
 800acd0:	ab05      	add	r3, sp, #20
 800acd2:	9a04      	ldr	r2, [sp, #16]
 800acd4:	68a1      	ldr	r1, [r4, #8]
 800acd6:	0020      	movs	r0, r4
 800acd8:	9301      	str	r3, [sp, #4]
 800acda:	f003 fa3d 	bl	800e158 <_vfiprintf_r>
 800acde:	bc16      	pop	{r1, r2, r4}
 800ace0:	bc08      	pop	{r3}
 800ace2:	b004      	add	sp, #16
 800ace4:	4718      	bx	r3
 800ace6:	46c0      	nop			; (mov r8, r8)
 800ace8:	20000198 	.word	0x20000198

0800acec <_puts_r>:
 800acec:	b570      	push	{r4, r5, r6, lr}
 800acee:	0005      	movs	r5, r0
 800acf0:	000e      	movs	r6, r1
 800acf2:	2800      	cmp	r0, #0
 800acf4:	d004      	beq.n	800ad00 <_puts_r+0x14>
 800acf6:	6983      	ldr	r3, [r0, #24]
 800acf8:	2b00      	cmp	r3, #0
 800acfa:	d101      	bne.n	800ad00 <_puts_r+0x14>
 800acfc:	f001 ff8e 	bl	800cc1c <__sinit>
 800ad00:	69ab      	ldr	r3, [r5, #24]
 800ad02:	68ac      	ldr	r4, [r5, #8]
 800ad04:	2b00      	cmp	r3, #0
 800ad06:	d102      	bne.n	800ad0e <_puts_r+0x22>
 800ad08:	0028      	movs	r0, r5
 800ad0a:	f001 ff87 	bl	800cc1c <__sinit>
 800ad0e:	4b24      	ldr	r3, [pc, #144]	; (800ada0 <_puts_r+0xb4>)
 800ad10:	429c      	cmp	r4, r3
 800ad12:	d10f      	bne.n	800ad34 <_puts_r+0x48>
 800ad14:	686c      	ldr	r4, [r5, #4]
 800ad16:	89a3      	ldrh	r3, [r4, #12]
 800ad18:	071b      	lsls	r3, r3, #28
 800ad1a:	d502      	bpl.n	800ad22 <_puts_r+0x36>
 800ad1c:	6923      	ldr	r3, [r4, #16]
 800ad1e:	2b00      	cmp	r3, #0
 800ad20:	d11f      	bne.n	800ad62 <_puts_r+0x76>
 800ad22:	0021      	movs	r1, r4
 800ad24:	0028      	movs	r0, r5
 800ad26:	f000 ffa5 	bl	800bc74 <__swsetup_r>
 800ad2a:	2800      	cmp	r0, #0
 800ad2c:	d019      	beq.n	800ad62 <_puts_r+0x76>
 800ad2e:	2001      	movs	r0, #1
 800ad30:	4240      	negs	r0, r0
 800ad32:	bd70      	pop	{r4, r5, r6, pc}
 800ad34:	4b1b      	ldr	r3, [pc, #108]	; (800ada4 <_puts_r+0xb8>)
 800ad36:	429c      	cmp	r4, r3
 800ad38:	d101      	bne.n	800ad3e <_puts_r+0x52>
 800ad3a:	68ac      	ldr	r4, [r5, #8]
 800ad3c:	e7eb      	b.n	800ad16 <_puts_r+0x2a>
 800ad3e:	4b1a      	ldr	r3, [pc, #104]	; (800ada8 <_puts_r+0xbc>)
 800ad40:	429c      	cmp	r4, r3
 800ad42:	d1e8      	bne.n	800ad16 <_puts_r+0x2a>
 800ad44:	68ec      	ldr	r4, [r5, #12]
 800ad46:	e7e6      	b.n	800ad16 <_puts_r+0x2a>
 800ad48:	3601      	adds	r6, #1
 800ad4a:	60a3      	str	r3, [r4, #8]
 800ad4c:	2b00      	cmp	r3, #0
 800ad4e:	da04      	bge.n	800ad5a <_puts_r+0x6e>
 800ad50:	69a2      	ldr	r2, [r4, #24]
 800ad52:	429a      	cmp	r2, r3
 800ad54:	dc16      	bgt.n	800ad84 <_puts_r+0x98>
 800ad56:	290a      	cmp	r1, #10
 800ad58:	d014      	beq.n	800ad84 <_puts_r+0x98>
 800ad5a:	6823      	ldr	r3, [r4, #0]
 800ad5c:	1c5a      	adds	r2, r3, #1
 800ad5e:	6022      	str	r2, [r4, #0]
 800ad60:	7019      	strb	r1, [r3, #0]
 800ad62:	68a3      	ldr	r3, [r4, #8]
 800ad64:	7831      	ldrb	r1, [r6, #0]
 800ad66:	3b01      	subs	r3, #1
 800ad68:	2900      	cmp	r1, #0
 800ad6a:	d1ed      	bne.n	800ad48 <_puts_r+0x5c>
 800ad6c:	60a3      	str	r3, [r4, #8]
 800ad6e:	2b00      	cmp	r3, #0
 800ad70:	da0f      	bge.n	800ad92 <_puts_r+0xa6>
 800ad72:	0022      	movs	r2, r4
 800ad74:	310a      	adds	r1, #10
 800ad76:	0028      	movs	r0, r5
 800ad78:	f000 ff26 	bl	800bbc8 <__swbuf_r>
 800ad7c:	1c43      	adds	r3, r0, #1
 800ad7e:	d0d6      	beq.n	800ad2e <_puts_r+0x42>
 800ad80:	200a      	movs	r0, #10
 800ad82:	e7d6      	b.n	800ad32 <_puts_r+0x46>
 800ad84:	0022      	movs	r2, r4
 800ad86:	0028      	movs	r0, r5
 800ad88:	f000 ff1e 	bl	800bbc8 <__swbuf_r>
 800ad8c:	1c43      	adds	r3, r0, #1
 800ad8e:	d1e8      	bne.n	800ad62 <_puts_r+0x76>
 800ad90:	e7cd      	b.n	800ad2e <_puts_r+0x42>
 800ad92:	200a      	movs	r0, #10
 800ad94:	6823      	ldr	r3, [r4, #0]
 800ad96:	1c5a      	adds	r2, r3, #1
 800ad98:	6022      	str	r2, [r4, #0]
 800ad9a:	7018      	strb	r0, [r3, #0]
 800ad9c:	e7c9      	b.n	800ad32 <_puts_r+0x46>
 800ad9e:	46c0      	nop			; (mov r8, r8)
 800ada0:	0800ec60 	.word	0x0800ec60
 800ada4:	0800ec80 	.word	0x0800ec80
 800ada8:	0800ec40 	.word	0x0800ec40

0800adac <puts>:
 800adac:	b510      	push	{r4, lr}
 800adae:	4b03      	ldr	r3, [pc, #12]	; (800adbc <puts+0x10>)
 800adb0:	0001      	movs	r1, r0
 800adb2:	6818      	ldr	r0, [r3, #0]
 800adb4:	f7ff ff9a 	bl	800acec <_puts_r>
 800adb8:	bd10      	pop	{r4, pc}
 800adba:	46c0      	nop			; (mov r8, r8)
 800adbc:	20000198 	.word	0x20000198

0800adc0 <nanf>:
 800adc0:	4800      	ldr	r0, [pc, #0]	; (800adc4 <nanf+0x4>)
 800adc2:	4770      	bx	lr
 800adc4:	7fc00000 	.word	0x7fc00000

0800adc8 <siprintf>:
 800adc8:	b40e      	push	{r1, r2, r3}
 800adca:	b500      	push	{lr}
 800adcc:	490b      	ldr	r1, [pc, #44]	; (800adfc <siprintf+0x34>)
 800adce:	b09c      	sub	sp, #112	; 0x70
 800add0:	ab1d      	add	r3, sp, #116	; 0x74
 800add2:	9002      	str	r0, [sp, #8]
 800add4:	9006      	str	r0, [sp, #24]
 800add6:	9107      	str	r1, [sp, #28]
 800add8:	9104      	str	r1, [sp, #16]
 800adda:	4809      	ldr	r0, [pc, #36]	; (800ae00 <siprintf+0x38>)
 800addc:	4909      	ldr	r1, [pc, #36]	; (800ae04 <siprintf+0x3c>)
 800adde:	cb04      	ldmia	r3!, {r2}
 800ade0:	9105      	str	r1, [sp, #20]
 800ade2:	6800      	ldr	r0, [r0, #0]
 800ade4:	a902      	add	r1, sp, #8
 800ade6:	9301      	str	r3, [sp, #4]
 800ade8:	f003 f890 	bl	800df0c <_svfiprintf_r>
 800adec:	2300      	movs	r3, #0
 800adee:	9a02      	ldr	r2, [sp, #8]
 800adf0:	7013      	strb	r3, [r2, #0]
 800adf2:	b01c      	add	sp, #112	; 0x70
 800adf4:	bc08      	pop	{r3}
 800adf6:	b003      	add	sp, #12
 800adf8:	4718      	bx	r3
 800adfa:	46c0      	nop			; (mov r8, r8)
 800adfc:	7fffffff 	.word	0x7fffffff
 800ae00:	20000198 	.word	0x20000198
 800ae04:	ffff0208 	.word	0xffff0208

0800ae08 <sulp>:
 800ae08:	b570      	push	{r4, r5, r6, lr}
 800ae0a:	0016      	movs	r6, r2
 800ae0c:	000d      	movs	r5, r1
 800ae0e:	f002 fe3f 	bl	800da90 <__ulp>
 800ae12:	2e00      	cmp	r6, #0
 800ae14:	d00d      	beq.n	800ae32 <sulp+0x2a>
 800ae16:	236b      	movs	r3, #107	; 0x6b
 800ae18:	006a      	lsls	r2, r5, #1
 800ae1a:	0d52      	lsrs	r2, r2, #21
 800ae1c:	1a9b      	subs	r3, r3, r2
 800ae1e:	2b00      	cmp	r3, #0
 800ae20:	dd07      	ble.n	800ae32 <sulp+0x2a>
 800ae22:	2400      	movs	r4, #0
 800ae24:	4a03      	ldr	r2, [pc, #12]	; (800ae34 <sulp+0x2c>)
 800ae26:	051b      	lsls	r3, r3, #20
 800ae28:	189d      	adds	r5, r3, r2
 800ae2a:	002b      	movs	r3, r5
 800ae2c:	0022      	movs	r2, r4
 800ae2e:	f7f7 f817 	bl	8001e60 <__aeabi_dmul>
 800ae32:	bd70      	pop	{r4, r5, r6, pc}
 800ae34:	3ff00000 	.word	0x3ff00000

0800ae38 <_strtod_l>:
 800ae38:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ae3a:	b0a7      	sub	sp, #156	; 0x9c
 800ae3c:	9307      	str	r3, [sp, #28]
 800ae3e:	2300      	movs	r3, #0
 800ae40:	9004      	str	r0, [sp, #16]
 800ae42:	9807      	ldr	r0, [sp, #28]
 800ae44:	9322      	str	r3, [sp, #136]	; 0x88
 800ae46:	9106      	str	r1, [sp, #24]
 800ae48:	921d      	str	r2, [sp, #116]	; 0x74
 800ae4a:	f002 faae 	bl	800d3aa <__localeconv_l>
 800ae4e:	0005      	movs	r5, r0
 800ae50:	6800      	ldr	r0, [r0, #0]
 800ae52:	f7f5 f95d 	bl	8000110 <strlen>
 800ae56:	2600      	movs	r6, #0
 800ae58:	2700      	movs	r7, #0
 800ae5a:	9b06      	ldr	r3, [sp, #24]
 800ae5c:	9005      	str	r0, [sp, #20]
 800ae5e:	9321      	str	r3, [sp, #132]	; 0x84
 800ae60:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ae62:	781a      	ldrb	r2, [r3, #0]
 800ae64:	2a0d      	cmp	r2, #13
 800ae66:	d839      	bhi.n	800aedc <_strtod_l+0xa4>
 800ae68:	2a09      	cmp	r2, #9
 800ae6a:	d23d      	bcs.n	800aee8 <_strtod_l+0xb0>
 800ae6c:	2a00      	cmp	r2, #0
 800ae6e:	d044      	beq.n	800aefa <_strtod_l+0xc2>
 800ae70:	2300      	movs	r3, #0
 800ae72:	9313      	str	r3, [sp, #76]	; 0x4c
 800ae74:	2200      	movs	r2, #0
 800ae76:	9c21      	ldr	r4, [sp, #132]	; 0x84
 800ae78:	920c      	str	r2, [sp, #48]	; 0x30
 800ae7a:	7823      	ldrb	r3, [r4, #0]
 800ae7c:	2b30      	cmp	r3, #48	; 0x30
 800ae7e:	d000      	beq.n	800ae82 <_strtod_l+0x4a>
 800ae80:	e07e      	b.n	800af80 <_strtod_l+0x148>
 800ae82:	7863      	ldrb	r3, [r4, #1]
 800ae84:	2b58      	cmp	r3, #88	; 0x58
 800ae86:	d002      	beq.n	800ae8e <_strtod_l+0x56>
 800ae88:	2b78      	cmp	r3, #120	; 0x78
 800ae8a:	d000      	beq.n	800ae8e <_strtod_l+0x56>
 800ae8c:	e06e      	b.n	800af6c <_strtod_l+0x134>
 800ae8e:	9b07      	ldr	r3, [sp, #28]
 800ae90:	4a96      	ldr	r2, [pc, #600]	; (800b0ec <_strtod_l+0x2b4>)
 800ae92:	9302      	str	r3, [sp, #8]
 800ae94:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800ae96:	a921      	add	r1, sp, #132	; 0x84
 800ae98:	9301      	str	r3, [sp, #4]
 800ae9a:	ab22      	add	r3, sp, #136	; 0x88
 800ae9c:	9300      	str	r3, [sp, #0]
 800ae9e:	9804      	ldr	r0, [sp, #16]
 800aea0:	ab23      	add	r3, sp, #140	; 0x8c
 800aea2:	f001 ff97 	bl	800cdd4 <__gethex>
 800aea6:	2507      	movs	r5, #7
 800aea8:	9005      	str	r0, [sp, #20]
 800aeaa:	4005      	ands	r5, r0
 800aeac:	d005      	beq.n	800aeba <_strtod_l+0x82>
 800aeae:	2d06      	cmp	r5, #6
 800aeb0:	d12f      	bne.n	800af12 <_strtod_l+0xda>
 800aeb2:	2300      	movs	r3, #0
 800aeb4:	3401      	adds	r4, #1
 800aeb6:	9421      	str	r4, [sp, #132]	; 0x84
 800aeb8:	9313      	str	r3, [sp, #76]	; 0x4c
 800aeba:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800aebc:	2b00      	cmp	r3, #0
 800aebe:	d002      	beq.n	800aec6 <_strtod_l+0x8e>
 800aec0:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800aec2:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800aec4:	601a      	str	r2, [r3, #0]
 800aec6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800aec8:	2b00      	cmp	r3, #0
 800aeca:	d01d      	beq.n	800af08 <_strtod_l+0xd0>
 800aecc:	2380      	movs	r3, #128	; 0x80
 800aece:	0032      	movs	r2, r6
 800aed0:	061b      	lsls	r3, r3, #24
 800aed2:	18fb      	adds	r3, r7, r3
 800aed4:	0010      	movs	r0, r2
 800aed6:	0019      	movs	r1, r3
 800aed8:	b027      	add	sp, #156	; 0x9c
 800aeda:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800aedc:	2a2b      	cmp	r2, #43	; 0x2b
 800aede:	d016      	beq.n	800af0e <_strtod_l+0xd6>
 800aee0:	2a2d      	cmp	r2, #45	; 0x2d
 800aee2:	d003      	beq.n	800aeec <_strtod_l+0xb4>
 800aee4:	2a20      	cmp	r2, #32
 800aee6:	d1c3      	bne.n	800ae70 <_strtod_l+0x38>
 800aee8:	3301      	adds	r3, #1
 800aeea:	e7b8      	b.n	800ae5e <_strtod_l+0x26>
 800aeec:	2201      	movs	r2, #1
 800aeee:	9213      	str	r2, [sp, #76]	; 0x4c
 800aef0:	1c5a      	adds	r2, r3, #1
 800aef2:	9221      	str	r2, [sp, #132]	; 0x84
 800aef4:	785b      	ldrb	r3, [r3, #1]
 800aef6:	2b00      	cmp	r3, #0
 800aef8:	d1bc      	bne.n	800ae74 <_strtod_l+0x3c>
 800aefa:	9b06      	ldr	r3, [sp, #24]
 800aefc:	9321      	str	r3, [sp, #132]	; 0x84
 800aefe:	2300      	movs	r3, #0
 800af00:	9313      	str	r3, [sp, #76]	; 0x4c
 800af02:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800af04:	2b00      	cmp	r3, #0
 800af06:	d1db      	bne.n	800aec0 <_strtod_l+0x88>
 800af08:	0032      	movs	r2, r6
 800af0a:	003b      	movs	r3, r7
 800af0c:	e7e2      	b.n	800aed4 <_strtod_l+0x9c>
 800af0e:	2200      	movs	r2, #0
 800af10:	e7ed      	b.n	800aeee <_strtod_l+0xb6>
 800af12:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800af14:	2a00      	cmp	r2, #0
 800af16:	d007      	beq.n	800af28 <_strtod_l+0xf0>
 800af18:	2135      	movs	r1, #53	; 0x35
 800af1a:	a824      	add	r0, sp, #144	; 0x90
 800af1c:	f002 fea5 	bl	800dc6a <__copybits>
 800af20:	9922      	ldr	r1, [sp, #136]	; 0x88
 800af22:	9804      	ldr	r0, [sp, #16]
 800af24:	f002 fb1b 	bl	800d55e <_Bfree>
 800af28:	1e68      	subs	r0, r5, #1
 800af2a:	2804      	cmp	r0, #4
 800af2c:	d806      	bhi.n	800af3c <_strtod_l+0x104>
 800af2e:	f7f5 f8f7 	bl	8000120 <__gnu_thumb1_case_uqi>
 800af32:	030c      	.short	0x030c
 800af34:	1917      	.short	0x1917
 800af36:	0c          	.byte	0x0c
 800af37:	00          	.byte	0x00
 800af38:	9e24      	ldr	r6, [sp, #144]	; 0x90
 800af3a:	9f25      	ldr	r7, [sp, #148]	; 0x94
 800af3c:	9b05      	ldr	r3, [sp, #20]
 800af3e:	071b      	lsls	r3, r3, #28
 800af40:	d5bb      	bpl.n	800aeba <_strtod_l+0x82>
 800af42:	2380      	movs	r3, #128	; 0x80
 800af44:	061b      	lsls	r3, r3, #24
 800af46:	431f      	orrs	r7, r3
 800af48:	e7b7      	b.n	800aeba <_strtod_l+0x82>
 800af4a:	9b25      	ldr	r3, [sp, #148]	; 0x94
 800af4c:	4a68      	ldr	r2, [pc, #416]	; (800b0f0 <_strtod_l+0x2b8>)
 800af4e:	4969      	ldr	r1, [pc, #420]	; (800b0f4 <_strtod_l+0x2bc>)
 800af50:	401a      	ands	r2, r3
 800af52:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800af54:	9e24      	ldr	r6, [sp, #144]	; 0x90
 800af56:	185b      	adds	r3, r3, r1
 800af58:	051b      	lsls	r3, r3, #20
 800af5a:	431a      	orrs	r2, r3
 800af5c:	0017      	movs	r7, r2
 800af5e:	e7ed      	b.n	800af3c <_strtod_l+0x104>
 800af60:	4f65      	ldr	r7, [pc, #404]	; (800b0f8 <_strtod_l+0x2c0>)
 800af62:	e7eb      	b.n	800af3c <_strtod_l+0x104>
 800af64:	2601      	movs	r6, #1
 800af66:	4f65      	ldr	r7, [pc, #404]	; (800b0fc <_strtod_l+0x2c4>)
 800af68:	4276      	negs	r6, r6
 800af6a:	e7e7      	b.n	800af3c <_strtod_l+0x104>
 800af6c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800af6e:	1c5a      	adds	r2, r3, #1
 800af70:	9221      	str	r2, [sp, #132]	; 0x84
 800af72:	785b      	ldrb	r3, [r3, #1]
 800af74:	2b30      	cmp	r3, #48	; 0x30
 800af76:	d0f9      	beq.n	800af6c <_strtod_l+0x134>
 800af78:	2b00      	cmp	r3, #0
 800af7a:	d09e      	beq.n	800aeba <_strtod_l+0x82>
 800af7c:	2301      	movs	r3, #1
 800af7e:	930c      	str	r3, [sp, #48]	; 0x30
 800af80:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800af82:	220a      	movs	r2, #10
 800af84:	9312      	str	r3, [sp, #72]	; 0x48
 800af86:	2300      	movs	r3, #0
 800af88:	930b      	str	r3, [sp, #44]	; 0x2c
 800af8a:	9308      	str	r3, [sp, #32]
 800af8c:	930a      	str	r3, [sp, #40]	; 0x28
 800af8e:	9821      	ldr	r0, [sp, #132]	; 0x84
 800af90:	7804      	ldrb	r4, [r0, #0]
 800af92:	0023      	movs	r3, r4
 800af94:	3b30      	subs	r3, #48	; 0x30
 800af96:	b2d9      	uxtb	r1, r3
 800af98:	2909      	cmp	r1, #9
 800af9a:	d934      	bls.n	800b006 <_strtod_l+0x1ce>
 800af9c:	9a05      	ldr	r2, [sp, #20]
 800af9e:	6829      	ldr	r1, [r5, #0]
 800afa0:	f003 fa4e 	bl	800e440 <strncmp>
 800afa4:	2800      	cmp	r0, #0
 800afa6:	d040      	beq.n	800b02a <_strtod_l+0x1f2>
 800afa8:	2000      	movs	r0, #0
 800afaa:	0023      	movs	r3, r4
 800afac:	4684      	mov	ip, r0
 800afae:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800afb0:	9007      	str	r0, [sp, #28]
 800afb2:	9205      	str	r2, [sp, #20]
 800afb4:	2220      	movs	r2, #32
 800afb6:	0019      	movs	r1, r3
 800afb8:	4391      	bics	r1, r2
 800afba:	000a      	movs	r2, r1
 800afbc:	2100      	movs	r1, #0
 800afbe:	2a45      	cmp	r2, #69	; 0x45
 800afc0:	d000      	beq.n	800afc4 <_strtod_l+0x18c>
 800afc2:	e0bf      	b.n	800b144 <_strtod_l+0x30c>
 800afc4:	9b05      	ldr	r3, [sp, #20]
 800afc6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800afc8:	4303      	orrs	r3, r0
 800afca:	4313      	orrs	r3, r2
 800afcc:	428b      	cmp	r3, r1
 800afce:	d094      	beq.n	800aefa <_strtod_l+0xc2>
 800afd0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800afd2:	9306      	str	r3, [sp, #24]
 800afd4:	3301      	adds	r3, #1
 800afd6:	9321      	str	r3, [sp, #132]	; 0x84
 800afd8:	9b06      	ldr	r3, [sp, #24]
 800afda:	785b      	ldrb	r3, [r3, #1]
 800afdc:	2b2b      	cmp	r3, #43	; 0x2b
 800afde:	d100      	bne.n	800afe2 <_strtod_l+0x1aa>
 800afe0:	e082      	b.n	800b0e8 <_strtod_l+0x2b0>
 800afe2:	000c      	movs	r4, r1
 800afe4:	2b2d      	cmp	r3, #45	; 0x2d
 800afe6:	d105      	bne.n	800aff4 <_strtod_l+0x1bc>
 800afe8:	2401      	movs	r4, #1
 800afea:	9b06      	ldr	r3, [sp, #24]
 800afec:	3302      	adds	r3, #2
 800afee:	9321      	str	r3, [sp, #132]	; 0x84
 800aff0:	9b06      	ldr	r3, [sp, #24]
 800aff2:	789b      	ldrb	r3, [r3, #2]
 800aff4:	001a      	movs	r2, r3
 800aff6:	3a30      	subs	r2, #48	; 0x30
 800aff8:	2a09      	cmp	r2, #9
 800affa:	d800      	bhi.n	800affe <_strtod_l+0x1c6>
 800affc:	e084      	b.n	800b108 <_strtod_l+0x2d0>
 800affe:	9a06      	ldr	r2, [sp, #24]
 800b000:	2100      	movs	r1, #0
 800b002:	9221      	str	r2, [sp, #132]	; 0x84
 800b004:	e09e      	b.n	800b144 <_strtod_l+0x30c>
 800b006:	990a      	ldr	r1, [sp, #40]	; 0x28
 800b008:	2908      	cmp	r1, #8
 800b00a:	dc09      	bgt.n	800b020 <_strtod_l+0x1e8>
 800b00c:	9908      	ldr	r1, [sp, #32]
 800b00e:	4351      	muls	r1, r2
 800b010:	18cb      	adds	r3, r1, r3
 800b012:	9308      	str	r3, [sp, #32]
 800b014:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b016:	3001      	adds	r0, #1
 800b018:	3301      	adds	r3, #1
 800b01a:	930a      	str	r3, [sp, #40]	; 0x28
 800b01c:	9021      	str	r0, [sp, #132]	; 0x84
 800b01e:	e7b6      	b.n	800af8e <_strtod_l+0x156>
 800b020:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b022:	4351      	muls	r1, r2
 800b024:	18cb      	adds	r3, r1, r3
 800b026:	930b      	str	r3, [sp, #44]	; 0x2c
 800b028:	e7f4      	b.n	800b014 <_strtod_l+0x1dc>
 800b02a:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800b02c:	9b05      	ldr	r3, [sp, #20]
 800b02e:	4694      	mov	ip, r2
 800b030:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b032:	4463      	add	r3, ip
 800b034:	9321      	str	r3, [sp, #132]	; 0x84
 800b036:	781b      	ldrb	r3, [r3, #0]
 800b038:	2a00      	cmp	r2, #0
 800b03a:	d036      	beq.n	800b0aa <_strtod_l+0x272>
 800b03c:	4684      	mov	ip, r0
 800b03e:	9205      	str	r2, [sp, #20]
 800b040:	001a      	movs	r2, r3
 800b042:	3a30      	subs	r2, #48	; 0x30
 800b044:	2a09      	cmp	r2, #9
 800b046:	d912      	bls.n	800b06e <_strtod_l+0x236>
 800b048:	2201      	movs	r2, #1
 800b04a:	9207      	str	r2, [sp, #28]
 800b04c:	e7b2      	b.n	800afb4 <_strtod_l+0x17c>
 800b04e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b050:	3001      	adds	r0, #1
 800b052:	1c5a      	adds	r2, r3, #1
 800b054:	9221      	str	r2, [sp, #132]	; 0x84
 800b056:	785b      	ldrb	r3, [r3, #1]
 800b058:	2b30      	cmp	r3, #48	; 0x30
 800b05a:	d0f8      	beq.n	800b04e <_strtod_l+0x216>
 800b05c:	001a      	movs	r2, r3
 800b05e:	3a31      	subs	r2, #49	; 0x31
 800b060:	2a08      	cmp	r2, #8
 800b062:	d83c      	bhi.n	800b0de <_strtod_l+0x2a6>
 800b064:	4684      	mov	ip, r0
 800b066:	2000      	movs	r0, #0
 800b068:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800b06a:	9005      	str	r0, [sp, #20]
 800b06c:	9212      	str	r2, [sp, #72]	; 0x48
 800b06e:	3b30      	subs	r3, #48	; 0x30
 800b070:	1c42      	adds	r2, r0, #1
 800b072:	2b00      	cmp	r3, #0
 800b074:	d013      	beq.n	800b09e <_strtod_l+0x266>
 800b076:	210a      	movs	r1, #10
 800b078:	4494      	add	ip, r2
 800b07a:	9a05      	ldr	r2, [sp, #20]
 800b07c:	1885      	adds	r5, r0, r2
 800b07e:	42aa      	cmp	r2, r5
 800b080:	d115      	bne.n	800b0ae <_strtod_l+0x276>
 800b082:	9905      	ldr	r1, [sp, #20]
 800b084:	9a05      	ldr	r2, [sp, #20]
 800b086:	3101      	adds	r1, #1
 800b088:	1809      	adds	r1, r1, r0
 800b08a:	1812      	adds	r2, r2, r0
 800b08c:	9105      	str	r1, [sp, #20]
 800b08e:	2a08      	cmp	r2, #8
 800b090:	dc1b      	bgt.n	800b0ca <_strtod_l+0x292>
 800b092:	220a      	movs	r2, #10
 800b094:	9908      	ldr	r1, [sp, #32]
 800b096:	434a      	muls	r2, r1
 800b098:	189b      	adds	r3, r3, r2
 800b09a:	2200      	movs	r2, #0
 800b09c:	9308      	str	r3, [sp, #32]
 800b09e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b0a0:	0010      	movs	r0, r2
 800b0a2:	1c59      	adds	r1, r3, #1
 800b0a4:	9121      	str	r1, [sp, #132]	; 0x84
 800b0a6:	785b      	ldrb	r3, [r3, #1]
 800b0a8:	e7ca      	b.n	800b040 <_strtod_l+0x208>
 800b0aa:	980a      	ldr	r0, [sp, #40]	; 0x28
 800b0ac:	e7d4      	b.n	800b058 <_strtod_l+0x220>
 800b0ae:	1c54      	adds	r4, r2, #1
 800b0b0:	2a08      	cmp	r2, #8
 800b0b2:	dc04      	bgt.n	800b0be <_strtod_l+0x286>
 800b0b4:	9a08      	ldr	r2, [sp, #32]
 800b0b6:	434a      	muls	r2, r1
 800b0b8:	9208      	str	r2, [sp, #32]
 800b0ba:	0022      	movs	r2, r4
 800b0bc:	e7df      	b.n	800b07e <_strtod_l+0x246>
 800b0be:	2c10      	cmp	r4, #16
 800b0c0:	dcfb      	bgt.n	800b0ba <_strtod_l+0x282>
 800b0c2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800b0c4:	434a      	muls	r2, r1
 800b0c6:	920b      	str	r2, [sp, #44]	; 0x2c
 800b0c8:	e7f7      	b.n	800b0ba <_strtod_l+0x282>
 800b0ca:	9905      	ldr	r1, [sp, #20]
 800b0cc:	2200      	movs	r2, #0
 800b0ce:	2910      	cmp	r1, #16
 800b0d0:	dce5      	bgt.n	800b09e <_strtod_l+0x266>
 800b0d2:	210a      	movs	r1, #10
 800b0d4:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800b0d6:	4341      	muls	r1, r0
 800b0d8:	185b      	adds	r3, r3, r1
 800b0da:	930b      	str	r3, [sp, #44]	; 0x2c
 800b0dc:	e7df      	b.n	800b09e <_strtod_l+0x266>
 800b0de:	2200      	movs	r2, #0
 800b0e0:	4694      	mov	ip, r2
 800b0e2:	9205      	str	r2, [sp, #20]
 800b0e4:	3201      	adds	r2, #1
 800b0e6:	e7b0      	b.n	800b04a <_strtod_l+0x212>
 800b0e8:	000c      	movs	r4, r1
 800b0ea:	e77e      	b.n	800afea <_strtod_l+0x1b2>
 800b0ec:	0800ebdc 	.word	0x0800ebdc
 800b0f0:	ffefffff 	.word	0xffefffff
 800b0f4:	00000433 	.word	0x00000433
 800b0f8:	7ff00000 	.word	0x7ff00000
 800b0fc:	7fffffff 	.word	0x7fffffff
 800b100:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b102:	1c5a      	adds	r2, r3, #1
 800b104:	9221      	str	r2, [sp, #132]	; 0x84
 800b106:	785b      	ldrb	r3, [r3, #1]
 800b108:	2b30      	cmp	r3, #48	; 0x30
 800b10a:	d0f9      	beq.n	800b100 <_strtod_l+0x2c8>
 800b10c:	001a      	movs	r2, r3
 800b10e:	3a31      	subs	r2, #49	; 0x31
 800b110:	2100      	movs	r1, #0
 800b112:	2a08      	cmp	r2, #8
 800b114:	d816      	bhi.n	800b144 <_strtod_l+0x30c>
 800b116:	3b30      	subs	r3, #48	; 0x30
 800b118:	9d21      	ldr	r5, [sp, #132]	; 0x84
 800b11a:	930e      	str	r3, [sp, #56]	; 0x38
 800b11c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b11e:	1c59      	adds	r1, r3, #1
 800b120:	9121      	str	r1, [sp, #132]	; 0x84
 800b122:	785b      	ldrb	r3, [r3, #1]
 800b124:	001a      	movs	r2, r3
 800b126:	3a30      	subs	r2, #48	; 0x30
 800b128:	2a09      	cmp	r2, #9
 800b12a:	d932      	bls.n	800b192 <_strtod_l+0x35a>
 800b12c:	1b4a      	subs	r2, r1, r5
 800b12e:	4dad      	ldr	r5, [pc, #692]	; (800b3e4 <_strtod_l+0x5ac>)
 800b130:	0029      	movs	r1, r5
 800b132:	2a08      	cmp	r2, #8
 800b134:	dc03      	bgt.n	800b13e <_strtod_l+0x306>
 800b136:	990e      	ldr	r1, [sp, #56]	; 0x38
 800b138:	42a9      	cmp	r1, r5
 800b13a:	dd00      	ble.n	800b13e <_strtod_l+0x306>
 800b13c:	0029      	movs	r1, r5
 800b13e:	2c00      	cmp	r4, #0
 800b140:	d000      	beq.n	800b144 <_strtod_l+0x30c>
 800b142:	4249      	negs	r1, r1
 800b144:	9a05      	ldr	r2, [sp, #20]
 800b146:	2a00      	cmp	r2, #0
 800b148:	d149      	bne.n	800b1de <_strtod_l+0x3a6>
 800b14a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b14c:	4310      	orrs	r0, r2
 800b14e:	d000      	beq.n	800b152 <_strtod_l+0x31a>
 800b150:	e6b3      	b.n	800aeba <_strtod_l+0x82>
 800b152:	9a07      	ldr	r2, [sp, #28]
 800b154:	2a00      	cmp	r2, #0
 800b156:	d000      	beq.n	800b15a <_strtod_l+0x322>
 800b158:	e6cf      	b.n	800aefa <_strtod_l+0xc2>
 800b15a:	2b4e      	cmp	r3, #78	; 0x4e
 800b15c:	d025      	beq.n	800b1aa <_strtod_l+0x372>
 800b15e:	dc1f      	bgt.n	800b1a0 <_strtod_l+0x368>
 800b160:	2b49      	cmp	r3, #73	; 0x49
 800b162:	d000      	beq.n	800b166 <_strtod_l+0x32e>
 800b164:	e6c9      	b.n	800aefa <_strtod_l+0xc2>
 800b166:	49a0      	ldr	r1, [pc, #640]	; (800b3e8 <_strtod_l+0x5b0>)
 800b168:	a821      	add	r0, sp, #132	; 0x84
 800b16a:	f002 f870 	bl	800d24e <__match>
 800b16e:	2800      	cmp	r0, #0
 800b170:	d100      	bne.n	800b174 <_strtod_l+0x33c>
 800b172:	e6c2      	b.n	800aefa <_strtod_l+0xc2>
 800b174:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b176:	499d      	ldr	r1, [pc, #628]	; (800b3ec <_strtod_l+0x5b4>)
 800b178:	3b01      	subs	r3, #1
 800b17a:	a821      	add	r0, sp, #132	; 0x84
 800b17c:	9321      	str	r3, [sp, #132]	; 0x84
 800b17e:	f002 f866 	bl	800d24e <__match>
 800b182:	2800      	cmp	r0, #0
 800b184:	d102      	bne.n	800b18c <_strtod_l+0x354>
 800b186:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b188:	3301      	adds	r3, #1
 800b18a:	9321      	str	r3, [sp, #132]	; 0x84
 800b18c:	4f98      	ldr	r7, [pc, #608]	; (800b3f0 <_strtod_l+0x5b8>)
 800b18e:	2600      	movs	r6, #0
 800b190:	e693      	b.n	800aeba <_strtod_l+0x82>
 800b192:	220a      	movs	r2, #10
 800b194:	990e      	ldr	r1, [sp, #56]	; 0x38
 800b196:	434a      	muls	r2, r1
 800b198:	18d2      	adds	r2, r2, r3
 800b19a:	3a30      	subs	r2, #48	; 0x30
 800b19c:	920e      	str	r2, [sp, #56]	; 0x38
 800b19e:	e7bd      	b.n	800b11c <_strtod_l+0x2e4>
 800b1a0:	2b69      	cmp	r3, #105	; 0x69
 800b1a2:	d0e0      	beq.n	800b166 <_strtod_l+0x32e>
 800b1a4:	2b6e      	cmp	r3, #110	; 0x6e
 800b1a6:	d000      	beq.n	800b1aa <_strtod_l+0x372>
 800b1a8:	e6a7      	b.n	800aefa <_strtod_l+0xc2>
 800b1aa:	4992      	ldr	r1, [pc, #584]	; (800b3f4 <_strtod_l+0x5bc>)
 800b1ac:	a821      	add	r0, sp, #132	; 0x84
 800b1ae:	f002 f84e 	bl	800d24e <__match>
 800b1b2:	2800      	cmp	r0, #0
 800b1b4:	d100      	bne.n	800b1b8 <_strtod_l+0x380>
 800b1b6:	e6a0      	b.n	800aefa <_strtod_l+0xc2>
 800b1b8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b1ba:	781b      	ldrb	r3, [r3, #0]
 800b1bc:	2b28      	cmp	r3, #40	; 0x28
 800b1be:	d10c      	bne.n	800b1da <_strtod_l+0x3a2>
 800b1c0:	aa24      	add	r2, sp, #144	; 0x90
 800b1c2:	498d      	ldr	r1, [pc, #564]	; (800b3f8 <_strtod_l+0x5c0>)
 800b1c4:	a821      	add	r0, sp, #132	; 0x84
 800b1c6:	f002 f856 	bl	800d276 <__hexnan>
 800b1ca:	2805      	cmp	r0, #5
 800b1cc:	d105      	bne.n	800b1da <_strtod_l+0x3a2>
 800b1ce:	9b25      	ldr	r3, [sp, #148]	; 0x94
 800b1d0:	4a87      	ldr	r2, [pc, #540]	; (800b3f0 <_strtod_l+0x5b8>)
 800b1d2:	9e24      	ldr	r6, [sp, #144]	; 0x90
 800b1d4:	431a      	orrs	r2, r3
 800b1d6:	0017      	movs	r7, r2
 800b1d8:	e66f      	b.n	800aeba <_strtod_l+0x82>
 800b1da:	4f88      	ldr	r7, [pc, #544]	; (800b3fc <_strtod_l+0x5c4>)
 800b1dc:	e7d7      	b.n	800b18e <_strtod_l+0x356>
 800b1de:	4663      	mov	r3, ip
 800b1e0:	1acb      	subs	r3, r1, r3
 800b1e2:	9307      	str	r3, [sp, #28]
 800b1e4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b1e6:	2b00      	cmp	r3, #0
 800b1e8:	d101      	bne.n	800b1ee <_strtod_l+0x3b6>
 800b1ea:	9b05      	ldr	r3, [sp, #20]
 800b1ec:	930a      	str	r3, [sp, #40]	; 0x28
 800b1ee:	9c05      	ldr	r4, [sp, #20]
 800b1f0:	2c10      	cmp	r4, #16
 800b1f2:	dd00      	ble.n	800b1f6 <_strtod_l+0x3be>
 800b1f4:	2410      	movs	r4, #16
 800b1f6:	9808      	ldr	r0, [sp, #32]
 800b1f8:	f7f7 fc78 	bl	8002aec <__aeabi_ui2d>
 800b1fc:	9b05      	ldr	r3, [sp, #20]
 800b1fe:	0006      	movs	r6, r0
 800b200:	000f      	movs	r7, r1
 800b202:	2b09      	cmp	r3, #9
 800b204:	dc15      	bgt.n	800b232 <_strtod_l+0x3fa>
 800b206:	9b07      	ldr	r3, [sp, #28]
 800b208:	2b00      	cmp	r3, #0
 800b20a:	d100      	bne.n	800b20e <_strtod_l+0x3d6>
 800b20c:	e655      	b.n	800aeba <_strtod_l+0x82>
 800b20e:	9b07      	ldr	r3, [sp, #28]
 800b210:	2b00      	cmp	r3, #0
 800b212:	dc00      	bgt.n	800b216 <_strtod_l+0x3de>
 800b214:	e07d      	b.n	800b312 <_strtod_l+0x4da>
 800b216:	2b16      	cmp	r3, #22
 800b218:	dc62      	bgt.n	800b2e0 <_strtod_l+0x4a8>
 800b21a:	00dc      	lsls	r4, r3, #3
 800b21c:	4b78      	ldr	r3, [pc, #480]	; (800b400 <_strtod_l+0x5c8>)
 800b21e:	0032      	movs	r2, r6
 800b220:	1919      	adds	r1, r3, r4
 800b222:	003b      	movs	r3, r7
 800b224:	6808      	ldr	r0, [r1, #0]
 800b226:	6849      	ldr	r1, [r1, #4]
 800b228:	f7f6 fe1a 	bl	8001e60 <__aeabi_dmul>
 800b22c:	0006      	movs	r6, r0
 800b22e:	000f      	movs	r7, r1
 800b230:	e643      	b.n	800aeba <_strtod_l+0x82>
 800b232:	0022      	movs	r2, r4
 800b234:	4b72      	ldr	r3, [pc, #456]	; (800b400 <_strtod_l+0x5c8>)
 800b236:	3a09      	subs	r2, #9
 800b238:	00d2      	lsls	r2, r2, #3
 800b23a:	189b      	adds	r3, r3, r2
 800b23c:	681a      	ldr	r2, [r3, #0]
 800b23e:	685b      	ldr	r3, [r3, #4]
 800b240:	f7f6 fe0e 	bl	8001e60 <__aeabi_dmul>
 800b244:	0006      	movs	r6, r0
 800b246:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800b248:	000f      	movs	r7, r1
 800b24a:	f7f7 fc4f 	bl	8002aec <__aeabi_ui2d>
 800b24e:	000b      	movs	r3, r1
 800b250:	0002      	movs	r2, r0
 800b252:	0039      	movs	r1, r7
 800b254:	0030      	movs	r0, r6
 800b256:	f7f5 fedd 	bl	8001014 <__aeabi_dadd>
 800b25a:	9b05      	ldr	r3, [sp, #20]
 800b25c:	0006      	movs	r6, r0
 800b25e:	000f      	movs	r7, r1
 800b260:	2b0f      	cmp	r3, #15
 800b262:	ddd0      	ble.n	800b206 <_strtod_l+0x3ce>
 800b264:	9b05      	ldr	r3, [sp, #20]
 800b266:	1b1c      	subs	r4, r3, r4
 800b268:	9b07      	ldr	r3, [sp, #28]
 800b26a:	18e4      	adds	r4, r4, r3
 800b26c:	2c00      	cmp	r4, #0
 800b26e:	dc00      	bgt.n	800b272 <_strtod_l+0x43a>
 800b270:	e094      	b.n	800b39c <_strtod_l+0x564>
 800b272:	230f      	movs	r3, #15
 800b274:	4023      	ands	r3, r4
 800b276:	d00a      	beq.n	800b28e <_strtod_l+0x456>
 800b278:	4961      	ldr	r1, [pc, #388]	; (800b400 <_strtod_l+0x5c8>)
 800b27a:	00db      	lsls	r3, r3, #3
 800b27c:	18c9      	adds	r1, r1, r3
 800b27e:	0032      	movs	r2, r6
 800b280:	6808      	ldr	r0, [r1, #0]
 800b282:	6849      	ldr	r1, [r1, #4]
 800b284:	003b      	movs	r3, r7
 800b286:	f7f6 fdeb 	bl	8001e60 <__aeabi_dmul>
 800b28a:	0006      	movs	r6, r0
 800b28c:	000f      	movs	r7, r1
 800b28e:	230f      	movs	r3, #15
 800b290:	439c      	bics	r4, r3
 800b292:	d06e      	beq.n	800b372 <_strtod_l+0x53a>
 800b294:	3326      	adds	r3, #38	; 0x26
 800b296:	33ff      	adds	r3, #255	; 0xff
 800b298:	429c      	cmp	r4, r3
 800b29a:	dd48      	ble.n	800b32e <_strtod_l+0x4f6>
 800b29c:	2400      	movs	r4, #0
 800b29e:	9405      	str	r4, [sp, #20]
 800b2a0:	940b      	str	r4, [sp, #44]	; 0x2c
 800b2a2:	940a      	str	r4, [sp, #40]	; 0x28
 800b2a4:	2322      	movs	r3, #34	; 0x22
 800b2a6:	2600      	movs	r6, #0
 800b2a8:	9a04      	ldr	r2, [sp, #16]
 800b2aa:	4f51      	ldr	r7, [pc, #324]	; (800b3f0 <_strtod_l+0x5b8>)
 800b2ac:	6013      	str	r3, [r2, #0]
 800b2ae:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b2b0:	42b3      	cmp	r3, r6
 800b2b2:	d100      	bne.n	800b2b6 <_strtod_l+0x47e>
 800b2b4:	e601      	b.n	800aeba <_strtod_l+0x82>
 800b2b6:	9922      	ldr	r1, [sp, #136]	; 0x88
 800b2b8:	9804      	ldr	r0, [sp, #16]
 800b2ba:	f002 f950 	bl	800d55e <_Bfree>
 800b2be:	990a      	ldr	r1, [sp, #40]	; 0x28
 800b2c0:	9804      	ldr	r0, [sp, #16]
 800b2c2:	f002 f94c 	bl	800d55e <_Bfree>
 800b2c6:	9905      	ldr	r1, [sp, #20]
 800b2c8:	9804      	ldr	r0, [sp, #16]
 800b2ca:	f002 f948 	bl	800d55e <_Bfree>
 800b2ce:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b2d0:	9804      	ldr	r0, [sp, #16]
 800b2d2:	f002 f944 	bl	800d55e <_Bfree>
 800b2d6:	0021      	movs	r1, r4
 800b2d8:	9804      	ldr	r0, [sp, #16]
 800b2da:	f002 f940 	bl	800d55e <_Bfree>
 800b2de:	e5ec      	b.n	800aeba <_strtod_l+0x82>
 800b2e0:	2325      	movs	r3, #37	; 0x25
 800b2e2:	9a05      	ldr	r2, [sp, #20]
 800b2e4:	1a9b      	subs	r3, r3, r2
 800b2e6:	9a07      	ldr	r2, [sp, #28]
 800b2e8:	4293      	cmp	r3, r2
 800b2ea:	dbbb      	blt.n	800b264 <_strtod_l+0x42c>
 800b2ec:	230f      	movs	r3, #15
 800b2ee:	9a05      	ldr	r2, [sp, #20]
 800b2f0:	4c43      	ldr	r4, [pc, #268]	; (800b400 <_strtod_l+0x5c8>)
 800b2f2:	1a9d      	subs	r5, r3, r2
 800b2f4:	00e9      	lsls	r1, r5, #3
 800b2f6:	1861      	adds	r1, r4, r1
 800b2f8:	0032      	movs	r2, r6
 800b2fa:	6808      	ldr	r0, [r1, #0]
 800b2fc:	6849      	ldr	r1, [r1, #4]
 800b2fe:	003b      	movs	r3, r7
 800b300:	f7f6 fdae 	bl	8001e60 <__aeabi_dmul>
 800b304:	9b07      	ldr	r3, [sp, #28]
 800b306:	1b5e      	subs	r6, r3, r5
 800b308:	00f6      	lsls	r6, r6, #3
 800b30a:	19a6      	adds	r6, r4, r6
 800b30c:	6832      	ldr	r2, [r6, #0]
 800b30e:	6873      	ldr	r3, [r6, #4]
 800b310:	e78a      	b.n	800b228 <_strtod_l+0x3f0>
 800b312:	9b07      	ldr	r3, [sp, #28]
 800b314:	3316      	adds	r3, #22
 800b316:	dba5      	blt.n	800b264 <_strtod_l+0x42c>
 800b318:	9b07      	ldr	r3, [sp, #28]
 800b31a:	0030      	movs	r0, r6
 800b31c:	00da      	lsls	r2, r3, #3
 800b31e:	4b38      	ldr	r3, [pc, #224]	; (800b400 <_strtod_l+0x5c8>)
 800b320:	0039      	movs	r1, r7
 800b322:	1a9b      	subs	r3, r3, r2
 800b324:	681a      	ldr	r2, [r3, #0]
 800b326:	685b      	ldr	r3, [r3, #4]
 800b328:	f7f6 f990 	bl	800164c <__aeabi_ddiv>
 800b32c:	e77e      	b.n	800b22c <_strtod_l+0x3f4>
 800b32e:	2300      	movs	r3, #0
 800b330:	0030      	movs	r0, r6
 800b332:	0039      	movs	r1, r7
 800b334:	001d      	movs	r5, r3
 800b336:	1124      	asrs	r4, r4, #4
 800b338:	2c01      	cmp	r4, #1
 800b33a:	dc1d      	bgt.n	800b378 <_strtod_l+0x540>
 800b33c:	2b00      	cmp	r3, #0
 800b33e:	d001      	beq.n	800b344 <_strtod_l+0x50c>
 800b340:	0006      	movs	r6, r0
 800b342:	000f      	movs	r7, r1
 800b344:	4b2f      	ldr	r3, [pc, #188]	; (800b404 <_strtod_l+0x5cc>)
 800b346:	00ed      	lsls	r5, r5, #3
 800b348:	18ff      	adds	r7, r7, r3
 800b34a:	4b2f      	ldr	r3, [pc, #188]	; (800b408 <_strtod_l+0x5d0>)
 800b34c:	0032      	movs	r2, r6
 800b34e:	195d      	adds	r5, r3, r5
 800b350:	6828      	ldr	r0, [r5, #0]
 800b352:	6869      	ldr	r1, [r5, #4]
 800b354:	003b      	movs	r3, r7
 800b356:	f7f6 fd83 	bl	8001e60 <__aeabi_dmul>
 800b35a:	4b25      	ldr	r3, [pc, #148]	; (800b3f0 <_strtod_l+0x5b8>)
 800b35c:	4a2b      	ldr	r2, [pc, #172]	; (800b40c <_strtod_l+0x5d4>)
 800b35e:	0006      	movs	r6, r0
 800b360:	400b      	ands	r3, r1
 800b362:	4293      	cmp	r3, r2
 800b364:	d89a      	bhi.n	800b29c <_strtod_l+0x464>
 800b366:	4a2a      	ldr	r2, [pc, #168]	; (800b410 <_strtod_l+0x5d8>)
 800b368:	4293      	cmp	r3, r2
 800b36a:	d913      	bls.n	800b394 <_strtod_l+0x55c>
 800b36c:	2601      	movs	r6, #1
 800b36e:	4f29      	ldr	r7, [pc, #164]	; (800b414 <_strtod_l+0x5dc>)
 800b370:	4276      	negs	r6, r6
 800b372:	2300      	movs	r3, #0
 800b374:	9306      	str	r3, [sp, #24]
 800b376:	e07b      	b.n	800b470 <_strtod_l+0x638>
 800b378:	2201      	movs	r2, #1
 800b37a:	4214      	tst	r4, r2
 800b37c:	d007      	beq.n	800b38e <_strtod_l+0x556>
 800b37e:	4a22      	ldr	r2, [pc, #136]	; (800b408 <_strtod_l+0x5d0>)
 800b380:	00eb      	lsls	r3, r5, #3
 800b382:	189b      	adds	r3, r3, r2
 800b384:	681a      	ldr	r2, [r3, #0]
 800b386:	685b      	ldr	r3, [r3, #4]
 800b388:	f7f6 fd6a 	bl	8001e60 <__aeabi_dmul>
 800b38c:	2301      	movs	r3, #1
 800b38e:	3501      	adds	r5, #1
 800b390:	1064      	asrs	r4, r4, #1
 800b392:	e7d1      	b.n	800b338 <_strtod_l+0x500>
 800b394:	23d4      	movs	r3, #212	; 0xd4
 800b396:	049b      	lsls	r3, r3, #18
 800b398:	18cf      	adds	r7, r1, r3
 800b39a:	e7ea      	b.n	800b372 <_strtod_l+0x53a>
 800b39c:	2c00      	cmp	r4, #0
 800b39e:	d0e8      	beq.n	800b372 <_strtod_l+0x53a>
 800b3a0:	230f      	movs	r3, #15
 800b3a2:	4264      	negs	r4, r4
 800b3a4:	4023      	ands	r3, r4
 800b3a6:	d00a      	beq.n	800b3be <_strtod_l+0x586>
 800b3a8:	4a15      	ldr	r2, [pc, #84]	; (800b400 <_strtod_l+0x5c8>)
 800b3aa:	00db      	lsls	r3, r3, #3
 800b3ac:	18d3      	adds	r3, r2, r3
 800b3ae:	0030      	movs	r0, r6
 800b3b0:	681a      	ldr	r2, [r3, #0]
 800b3b2:	685b      	ldr	r3, [r3, #4]
 800b3b4:	0039      	movs	r1, r7
 800b3b6:	f7f6 f949 	bl	800164c <__aeabi_ddiv>
 800b3ba:	0006      	movs	r6, r0
 800b3bc:	000f      	movs	r7, r1
 800b3be:	1124      	asrs	r4, r4, #4
 800b3c0:	d0d7      	beq.n	800b372 <_strtod_l+0x53a>
 800b3c2:	2c1f      	cmp	r4, #31
 800b3c4:	dd28      	ble.n	800b418 <_strtod_l+0x5e0>
 800b3c6:	2400      	movs	r4, #0
 800b3c8:	9405      	str	r4, [sp, #20]
 800b3ca:	940b      	str	r4, [sp, #44]	; 0x2c
 800b3cc:	940a      	str	r4, [sp, #40]	; 0x28
 800b3ce:	2322      	movs	r3, #34	; 0x22
 800b3d0:	9a04      	ldr	r2, [sp, #16]
 800b3d2:	2600      	movs	r6, #0
 800b3d4:	6013      	str	r3, [r2, #0]
 800b3d6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b3d8:	2700      	movs	r7, #0
 800b3da:	2b00      	cmp	r3, #0
 800b3dc:	d000      	beq.n	800b3e0 <_strtod_l+0x5a8>
 800b3de:	e76a      	b.n	800b2b6 <_strtod_l+0x47e>
 800b3e0:	e56b      	b.n	800aeba <_strtod_l+0x82>
 800b3e2:	46c0      	nop			; (mov r8, r8)
 800b3e4:	00004e1f 	.word	0x00004e1f
 800b3e8:	0800eba5 	.word	0x0800eba5
 800b3ec:	0800ec33 	.word	0x0800ec33
 800b3f0:	7ff00000 	.word	0x7ff00000
 800b3f4:	0800ebad 	.word	0x0800ebad
 800b3f8:	0800ebf0 	.word	0x0800ebf0
 800b3fc:	fff80000 	.word	0xfff80000
 800b400:	0800ecd8 	.word	0x0800ecd8
 800b404:	fcb00000 	.word	0xfcb00000
 800b408:	0800ecb0 	.word	0x0800ecb0
 800b40c:	7ca00000 	.word	0x7ca00000
 800b410:	7c900000 	.word	0x7c900000
 800b414:	7fefffff 	.word	0x7fefffff
 800b418:	2310      	movs	r3, #16
 800b41a:	4023      	ands	r3, r4
 800b41c:	9306      	str	r3, [sp, #24]
 800b41e:	d001      	beq.n	800b424 <_strtod_l+0x5ec>
 800b420:	236a      	movs	r3, #106	; 0x6a
 800b422:	9306      	str	r3, [sp, #24]
 800b424:	2300      	movs	r3, #0
 800b426:	0030      	movs	r0, r6
 800b428:	0039      	movs	r1, r7
 800b42a:	001d      	movs	r5, r3
 800b42c:	2c00      	cmp	r4, #0
 800b42e:	dd00      	ble.n	800b432 <_strtod_l+0x5fa>
 800b430:	e10e      	b.n	800b650 <_strtod_l+0x818>
 800b432:	2b00      	cmp	r3, #0
 800b434:	d001      	beq.n	800b43a <_strtod_l+0x602>
 800b436:	0006      	movs	r6, r0
 800b438:	000f      	movs	r7, r1
 800b43a:	9b06      	ldr	r3, [sp, #24]
 800b43c:	2b00      	cmp	r3, #0
 800b43e:	d00f      	beq.n	800b460 <_strtod_l+0x628>
 800b440:	236b      	movs	r3, #107	; 0x6b
 800b442:	0079      	lsls	r1, r7, #1
 800b444:	0d49      	lsrs	r1, r1, #21
 800b446:	003a      	movs	r2, r7
 800b448:	1a5b      	subs	r3, r3, r1
 800b44a:	2b00      	cmp	r3, #0
 800b44c:	dd08      	ble.n	800b460 <_strtod_l+0x628>
 800b44e:	2b1f      	cmp	r3, #31
 800b450:	dc00      	bgt.n	800b454 <_strtod_l+0x61c>
 800b452:	e112      	b.n	800b67a <_strtod_l+0x842>
 800b454:	2600      	movs	r6, #0
 800b456:	2b34      	cmp	r3, #52	; 0x34
 800b458:	dc00      	bgt.n	800b45c <_strtod_l+0x624>
 800b45a:	e107      	b.n	800b66c <_strtod_l+0x834>
 800b45c:	27dc      	movs	r7, #220	; 0xdc
 800b45e:	04bf      	lsls	r7, r7, #18
 800b460:	2200      	movs	r2, #0
 800b462:	2300      	movs	r3, #0
 800b464:	0030      	movs	r0, r6
 800b466:	0039      	movs	r1, r7
 800b468:	f7f4 ffea 	bl	8000440 <__aeabi_dcmpeq>
 800b46c:	2800      	cmp	r0, #0
 800b46e:	d1aa      	bne.n	800b3c6 <_strtod_l+0x58e>
 800b470:	9b08      	ldr	r3, [sp, #32]
 800b472:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b474:	9300      	str	r3, [sp, #0]
 800b476:	9912      	ldr	r1, [sp, #72]	; 0x48
 800b478:	9b05      	ldr	r3, [sp, #20]
 800b47a:	9804      	ldr	r0, [sp, #16]
 800b47c:	f002 f8c6 	bl	800d60c <__s2b>
 800b480:	900b      	str	r0, [sp, #44]	; 0x2c
 800b482:	2800      	cmp	r0, #0
 800b484:	d100      	bne.n	800b488 <_strtod_l+0x650>
 800b486:	e709      	b.n	800b29c <_strtod_l+0x464>
 800b488:	9b07      	ldr	r3, [sp, #28]
 800b48a:	9a07      	ldr	r2, [sp, #28]
 800b48c:	17db      	asrs	r3, r3, #31
 800b48e:	4252      	negs	r2, r2
 800b490:	4013      	ands	r3, r2
 800b492:	9315      	str	r3, [sp, #84]	; 0x54
 800b494:	9b07      	ldr	r3, [sp, #28]
 800b496:	2400      	movs	r4, #0
 800b498:	43db      	mvns	r3, r3
 800b49a:	9a07      	ldr	r2, [sp, #28]
 800b49c:	17db      	asrs	r3, r3, #31
 800b49e:	401a      	ands	r2, r3
 800b4a0:	921c      	str	r2, [sp, #112]	; 0x70
 800b4a2:	9405      	str	r4, [sp, #20]
 800b4a4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b4a6:	9804      	ldr	r0, [sp, #16]
 800b4a8:	6859      	ldr	r1, [r3, #4]
 800b4aa:	f002 f820 	bl	800d4ee <_Balloc>
 800b4ae:	900a      	str	r0, [sp, #40]	; 0x28
 800b4b0:	2800      	cmp	r0, #0
 800b4b2:	d100      	bne.n	800b4b6 <_strtod_l+0x67e>
 800b4b4:	e6f6      	b.n	800b2a4 <_strtod_l+0x46c>
 800b4b6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b4b8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b4ba:	691b      	ldr	r3, [r3, #16]
 800b4bc:	310c      	adds	r1, #12
 800b4be:	1c9a      	adds	r2, r3, #2
 800b4c0:	0092      	lsls	r2, r2, #2
 800b4c2:	300c      	adds	r0, #12
 800b4c4:	9308      	str	r3, [sp, #32]
 800b4c6:	f7fe fd8a 	bl	8009fde <memcpy>
 800b4ca:	ab24      	add	r3, sp, #144	; 0x90
 800b4cc:	9301      	str	r3, [sp, #4]
 800b4ce:	ab23      	add	r3, sp, #140	; 0x8c
 800b4d0:	9300      	str	r3, [sp, #0]
 800b4d2:	0032      	movs	r2, r6
 800b4d4:	003b      	movs	r3, r7
 800b4d6:	9804      	ldr	r0, [sp, #16]
 800b4d8:	960e      	str	r6, [sp, #56]	; 0x38
 800b4da:	970f      	str	r7, [sp, #60]	; 0x3c
 800b4dc:	f002 fb4a 	bl	800db74 <__d2b>
 800b4e0:	9022      	str	r0, [sp, #136]	; 0x88
 800b4e2:	2800      	cmp	r0, #0
 800b4e4:	d100      	bne.n	800b4e8 <_strtod_l+0x6b0>
 800b4e6:	e6dd      	b.n	800b2a4 <_strtod_l+0x46c>
 800b4e8:	2101      	movs	r1, #1
 800b4ea:	9804      	ldr	r0, [sp, #16]
 800b4ec:	f002 f915 	bl	800d71a <__i2b>
 800b4f0:	9005      	str	r0, [sp, #20]
 800b4f2:	2800      	cmp	r0, #0
 800b4f4:	d100      	bne.n	800b4f8 <_strtod_l+0x6c0>
 800b4f6:	e6d5      	b.n	800b2a4 <_strtod_l+0x46c>
 800b4f8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800b4fa:	2b00      	cmp	r3, #0
 800b4fc:	da00      	bge.n	800b500 <_strtod_l+0x6c8>
 800b4fe:	e0c1      	b.n	800b684 <_strtod_l+0x84c>
 800b500:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800b502:	189d      	adds	r5, r3, r2
 800b504:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800b506:	4694      	mov	ip, r2
 800b508:	9906      	ldr	r1, [sp, #24]
 800b50a:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800b50c:	1a5b      	subs	r3, r3, r1
 800b50e:	2136      	movs	r1, #54	; 0x36
 800b510:	189b      	adds	r3, r3, r2
 800b512:	1a8a      	subs	r2, r1, r2
 800b514:	49b2      	ldr	r1, [pc, #712]	; (800b7e0 <_strtod_l+0x9a8>)
 800b516:	3b01      	subs	r3, #1
 800b518:	2001      	movs	r0, #1
 800b51a:	428b      	cmp	r3, r1
 800b51c:	db00      	blt.n	800b520 <_strtod_l+0x6e8>
 800b51e:	e0bd      	b.n	800b69c <_strtod_l+0x864>
 800b520:	1ac9      	subs	r1, r1, r3
 800b522:	1a52      	subs	r2, r2, r1
 800b524:	291f      	cmp	r1, #31
 800b526:	dd00      	ble.n	800b52a <_strtod_l+0x6f2>
 800b528:	e0b1      	b.n	800b68e <_strtod_l+0x856>
 800b52a:	4088      	lsls	r0, r1
 800b52c:	2300      	movs	r3, #0
 800b52e:	9014      	str	r0, [sp, #80]	; 0x50
 800b530:	9310      	str	r3, [sp, #64]	; 0x40
 800b532:	18ab      	adds	r3, r5, r2
 800b534:	9308      	str	r3, [sp, #32]
 800b536:	0013      	movs	r3, r2
 800b538:	9a06      	ldr	r2, [sp, #24]
 800b53a:	4463      	add	r3, ip
 800b53c:	18d3      	adds	r3, r2, r3
 800b53e:	9a08      	ldr	r2, [sp, #32]
 800b540:	930c      	str	r3, [sp, #48]	; 0x30
 800b542:	002b      	movs	r3, r5
 800b544:	4295      	cmp	r5, r2
 800b546:	dd00      	ble.n	800b54a <_strtod_l+0x712>
 800b548:	0013      	movs	r3, r2
 800b54a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b54c:	4293      	cmp	r3, r2
 800b54e:	dd00      	ble.n	800b552 <_strtod_l+0x71a>
 800b550:	0013      	movs	r3, r2
 800b552:	2b00      	cmp	r3, #0
 800b554:	dd06      	ble.n	800b564 <_strtod_l+0x72c>
 800b556:	9a08      	ldr	r2, [sp, #32]
 800b558:	1aed      	subs	r5, r5, r3
 800b55a:	1ad2      	subs	r2, r2, r3
 800b55c:	9208      	str	r2, [sp, #32]
 800b55e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b560:	1ad2      	subs	r2, r2, r3
 800b562:	920c      	str	r2, [sp, #48]	; 0x30
 800b564:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b566:	2b00      	cmp	r3, #0
 800b568:	d017      	beq.n	800b59a <_strtod_l+0x762>
 800b56a:	001a      	movs	r2, r3
 800b56c:	9905      	ldr	r1, [sp, #20]
 800b56e:	9804      	ldr	r0, [sp, #16]
 800b570:	f002 f96c 	bl	800d84c <__pow5mult>
 800b574:	9005      	str	r0, [sp, #20]
 800b576:	2800      	cmp	r0, #0
 800b578:	d100      	bne.n	800b57c <_strtod_l+0x744>
 800b57a:	e693      	b.n	800b2a4 <_strtod_l+0x46c>
 800b57c:	0001      	movs	r1, r0
 800b57e:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800b580:	9804      	ldr	r0, [sp, #16]
 800b582:	f002 f8d3 	bl	800d72c <__multiply>
 800b586:	9012      	str	r0, [sp, #72]	; 0x48
 800b588:	2800      	cmp	r0, #0
 800b58a:	d100      	bne.n	800b58e <_strtod_l+0x756>
 800b58c:	e68a      	b.n	800b2a4 <_strtod_l+0x46c>
 800b58e:	9922      	ldr	r1, [sp, #136]	; 0x88
 800b590:	9804      	ldr	r0, [sp, #16]
 800b592:	f001 ffe4 	bl	800d55e <_Bfree>
 800b596:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b598:	9322      	str	r3, [sp, #136]	; 0x88
 800b59a:	9b08      	ldr	r3, [sp, #32]
 800b59c:	2b00      	cmp	r3, #0
 800b59e:	dd00      	ble.n	800b5a2 <_strtod_l+0x76a>
 800b5a0:	e07f      	b.n	800b6a2 <_strtod_l+0x86a>
 800b5a2:	9b07      	ldr	r3, [sp, #28]
 800b5a4:	2b00      	cmp	r3, #0
 800b5a6:	dd08      	ble.n	800b5ba <_strtod_l+0x782>
 800b5a8:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800b5aa:	990a      	ldr	r1, [sp, #40]	; 0x28
 800b5ac:	9804      	ldr	r0, [sp, #16]
 800b5ae:	f002 f94d 	bl	800d84c <__pow5mult>
 800b5b2:	900a      	str	r0, [sp, #40]	; 0x28
 800b5b4:	2800      	cmp	r0, #0
 800b5b6:	d100      	bne.n	800b5ba <_strtod_l+0x782>
 800b5b8:	e674      	b.n	800b2a4 <_strtod_l+0x46c>
 800b5ba:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b5bc:	2b00      	cmp	r3, #0
 800b5be:	dd08      	ble.n	800b5d2 <_strtod_l+0x79a>
 800b5c0:	001a      	movs	r2, r3
 800b5c2:	990a      	ldr	r1, [sp, #40]	; 0x28
 800b5c4:	9804      	ldr	r0, [sp, #16]
 800b5c6:	f002 f993 	bl	800d8f0 <__lshift>
 800b5ca:	900a      	str	r0, [sp, #40]	; 0x28
 800b5cc:	2800      	cmp	r0, #0
 800b5ce:	d100      	bne.n	800b5d2 <_strtod_l+0x79a>
 800b5d0:	e668      	b.n	800b2a4 <_strtod_l+0x46c>
 800b5d2:	2d00      	cmp	r5, #0
 800b5d4:	dd08      	ble.n	800b5e8 <_strtod_l+0x7b0>
 800b5d6:	002a      	movs	r2, r5
 800b5d8:	9905      	ldr	r1, [sp, #20]
 800b5da:	9804      	ldr	r0, [sp, #16]
 800b5dc:	f002 f988 	bl	800d8f0 <__lshift>
 800b5e0:	9005      	str	r0, [sp, #20]
 800b5e2:	2800      	cmp	r0, #0
 800b5e4:	d100      	bne.n	800b5e8 <_strtod_l+0x7b0>
 800b5e6:	e65d      	b.n	800b2a4 <_strtod_l+0x46c>
 800b5e8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b5ea:	9922      	ldr	r1, [sp, #136]	; 0x88
 800b5ec:	9804      	ldr	r0, [sp, #16]
 800b5ee:	f002 f9eb 	bl	800d9c8 <__mdiff>
 800b5f2:	1e04      	subs	r4, r0, #0
 800b5f4:	d100      	bne.n	800b5f8 <_strtod_l+0x7c0>
 800b5f6:	e655      	b.n	800b2a4 <_strtod_l+0x46c>
 800b5f8:	2500      	movs	r5, #0
 800b5fa:	68c3      	ldr	r3, [r0, #12]
 800b5fc:	9905      	ldr	r1, [sp, #20]
 800b5fe:	60c5      	str	r5, [r0, #12]
 800b600:	9312      	str	r3, [sp, #72]	; 0x48
 800b602:	f002 f9c7 	bl	800d994 <__mcmp>
 800b606:	42a8      	cmp	r0, r5
 800b608:	da55      	bge.n	800b6b6 <_strtod_l+0x87e>
 800b60a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b60c:	42ab      	cmp	r3, r5
 800b60e:	d11b      	bne.n	800b648 <_strtod_l+0x810>
 800b610:	42ae      	cmp	r6, r5
 800b612:	d119      	bne.n	800b648 <_strtod_l+0x810>
 800b614:	033b      	lsls	r3, r7, #12
 800b616:	42ab      	cmp	r3, r5
 800b618:	d116      	bne.n	800b648 <_strtod_l+0x810>
 800b61a:	22d6      	movs	r2, #214	; 0xd6
 800b61c:	4b71      	ldr	r3, [pc, #452]	; (800b7e4 <_strtod_l+0x9ac>)
 800b61e:	04d2      	lsls	r2, r2, #19
 800b620:	403b      	ands	r3, r7
 800b622:	4293      	cmp	r3, r2
 800b624:	d910      	bls.n	800b648 <_strtod_l+0x810>
 800b626:	6963      	ldr	r3, [r4, #20]
 800b628:	42ab      	cmp	r3, r5
 800b62a:	d102      	bne.n	800b632 <_strtod_l+0x7fa>
 800b62c:	6923      	ldr	r3, [r4, #16]
 800b62e:	2b01      	cmp	r3, #1
 800b630:	dd0a      	ble.n	800b648 <_strtod_l+0x810>
 800b632:	0021      	movs	r1, r4
 800b634:	2201      	movs	r2, #1
 800b636:	9804      	ldr	r0, [sp, #16]
 800b638:	f002 f95a 	bl	800d8f0 <__lshift>
 800b63c:	9905      	ldr	r1, [sp, #20]
 800b63e:	0004      	movs	r4, r0
 800b640:	f002 f9a8 	bl	800d994 <__mcmp>
 800b644:	2800      	cmp	r0, #0
 800b646:	dc6b      	bgt.n	800b720 <_strtod_l+0x8e8>
 800b648:	9b06      	ldr	r3, [sp, #24]
 800b64a:	2b00      	cmp	r3, #0
 800b64c:	d178      	bne.n	800b740 <_strtod_l+0x908>
 800b64e:	e632      	b.n	800b2b6 <_strtod_l+0x47e>
 800b650:	2201      	movs	r2, #1
 800b652:	4214      	tst	r4, r2
 800b654:	d007      	beq.n	800b666 <_strtod_l+0x82e>
 800b656:	4a64      	ldr	r2, [pc, #400]	; (800b7e8 <_strtod_l+0x9b0>)
 800b658:	00eb      	lsls	r3, r5, #3
 800b65a:	18d3      	adds	r3, r2, r3
 800b65c:	681a      	ldr	r2, [r3, #0]
 800b65e:	685b      	ldr	r3, [r3, #4]
 800b660:	f7f6 fbfe 	bl	8001e60 <__aeabi_dmul>
 800b664:	2301      	movs	r3, #1
 800b666:	3501      	adds	r5, #1
 800b668:	1064      	asrs	r4, r4, #1
 800b66a:	e6df      	b.n	800b42c <_strtod_l+0x5f4>
 800b66c:	2101      	movs	r1, #1
 800b66e:	3b20      	subs	r3, #32
 800b670:	4249      	negs	r1, r1
 800b672:	4099      	lsls	r1, r3
 800b674:	400a      	ands	r2, r1
 800b676:	0017      	movs	r7, r2
 800b678:	e6f2      	b.n	800b460 <_strtod_l+0x628>
 800b67a:	2201      	movs	r2, #1
 800b67c:	4252      	negs	r2, r2
 800b67e:	409a      	lsls	r2, r3
 800b680:	4016      	ands	r6, r2
 800b682:	e6ed      	b.n	800b460 <_strtod_l+0x628>
 800b684:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800b686:	9d15      	ldr	r5, [sp, #84]	; 0x54
 800b688:	1ad2      	subs	r2, r2, r3
 800b68a:	4694      	mov	ip, r2
 800b68c:	e73c      	b.n	800b508 <_strtod_l+0x6d0>
 800b68e:	4957      	ldr	r1, [pc, #348]	; (800b7ec <_strtod_l+0x9b4>)
 800b690:	1acb      	subs	r3, r1, r3
 800b692:	0001      	movs	r1, r0
 800b694:	4099      	lsls	r1, r3
 800b696:	9110      	str	r1, [sp, #64]	; 0x40
 800b698:	9014      	str	r0, [sp, #80]	; 0x50
 800b69a:	e74a      	b.n	800b532 <_strtod_l+0x6fa>
 800b69c:	2300      	movs	r3, #0
 800b69e:	9310      	str	r3, [sp, #64]	; 0x40
 800b6a0:	e7fa      	b.n	800b698 <_strtod_l+0x860>
 800b6a2:	9a08      	ldr	r2, [sp, #32]
 800b6a4:	9922      	ldr	r1, [sp, #136]	; 0x88
 800b6a6:	9804      	ldr	r0, [sp, #16]
 800b6a8:	f002 f922 	bl	800d8f0 <__lshift>
 800b6ac:	9022      	str	r0, [sp, #136]	; 0x88
 800b6ae:	2800      	cmp	r0, #0
 800b6b0:	d000      	beq.n	800b6b4 <_strtod_l+0x87c>
 800b6b2:	e776      	b.n	800b5a2 <_strtod_l+0x76a>
 800b6b4:	e5f6      	b.n	800b2a4 <_strtod_l+0x46c>
 800b6b6:	970c      	str	r7, [sp, #48]	; 0x30
 800b6b8:	2800      	cmp	r0, #0
 800b6ba:	d000      	beq.n	800b6be <_strtod_l+0x886>
 800b6bc:	e0a0      	b.n	800b800 <_strtod_l+0x9c8>
 800b6be:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800b6c0:	033b      	lsls	r3, r7, #12
 800b6c2:	0b1b      	lsrs	r3, r3, #12
 800b6c4:	2a00      	cmp	r2, #0
 800b6c6:	d027      	beq.n	800b718 <_strtod_l+0x8e0>
 800b6c8:	4a49      	ldr	r2, [pc, #292]	; (800b7f0 <_strtod_l+0x9b8>)
 800b6ca:	4293      	cmp	r3, r2
 800b6cc:	d157      	bne.n	800b77e <_strtod_l+0x946>
 800b6ce:	2201      	movs	r2, #1
 800b6d0:	9b06      	ldr	r3, [sp, #24]
 800b6d2:	4252      	negs	r2, r2
 800b6d4:	0031      	movs	r1, r6
 800b6d6:	0010      	movs	r0, r2
 800b6d8:	2b00      	cmp	r3, #0
 800b6da:	d00b      	beq.n	800b6f4 <_strtod_l+0x8bc>
 800b6dc:	25d4      	movs	r5, #212	; 0xd4
 800b6de:	4b41      	ldr	r3, [pc, #260]	; (800b7e4 <_strtod_l+0x9ac>)
 800b6e0:	04ed      	lsls	r5, r5, #19
 800b6e2:	403b      	ands	r3, r7
 800b6e4:	0010      	movs	r0, r2
 800b6e6:	42ab      	cmp	r3, r5
 800b6e8:	d804      	bhi.n	800b6f4 <_strtod_l+0x8bc>
 800b6ea:	306c      	adds	r0, #108	; 0x6c
 800b6ec:	0d1b      	lsrs	r3, r3, #20
 800b6ee:	1ac3      	subs	r3, r0, r3
 800b6f0:	409a      	lsls	r2, r3
 800b6f2:	0010      	movs	r0, r2
 800b6f4:	4281      	cmp	r1, r0
 800b6f6:	d142      	bne.n	800b77e <_strtod_l+0x946>
 800b6f8:	4b3e      	ldr	r3, [pc, #248]	; (800b7f4 <_strtod_l+0x9bc>)
 800b6fa:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b6fc:	429a      	cmp	r2, r3
 800b6fe:	d102      	bne.n	800b706 <_strtod_l+0x8ce>
 800b700:	1c4b      	adds	r3, r1, #1
 800b702:	d100      	bne.n	800b706 <_strtod_l+0x8ce>
 800b704:	e5ce      	b.n	800b2a4 <_strtod_l+0x46c>
 800b706:	4b37      	ldr	r3, [pc, #220]	; (800b7e4 <_strtod_l+0x9ac>)
 800b708:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b70a:	2600      	movs	r6, #0
 800b70c:	401a      	ands	r2, r3
 800b70e:	0013      	movs	r3, r2
 800b710:	2280      	movs	r2, #128	; 0x80
 800b712:	0352      	lsls	r2, r2, #13
 800b714:	189f      	adds	r7, r3, r2
 800b716:	e797      	b.n	800b648 <_strtod_l+0x810>
 800b718:	2b00      	cmp	r3, #0
 800b71a:	d130      	bne.n	800b77e <_strtod_l+0x946>
 800b71c:	2e00      	cmp	r6, #0
 800b71e:	d12e      	bne.n	800b77e <_strtod_l+0x946>
 800b720:	9906      	ldr	r1, [sp, #24]
 800b722:	003b      	movs	r3, r7
 800b724:	4a2f      	ldr	r2, [pc, #188]	; (800b7e4 <_strtod_l+0x9ac>)
 800b726:	2900      	cmp	r1, #0
 800b728:	d020      	beq.n	800b76c <_strtod_l+0x934>
 800b72a:	0011      	movs	r1, r2
 800b72c:	20d6      	movs	r0, #214	; 0xd6
 800b72e:	4039      	ands	r1, r7
 800b730:	04c0      	lsls	r0, r0, #19
 800b732:	4281      	cmp	r1, r0
 800b734:	dc1a      	bgt.n	800b76c <_strtod_l+0x934>
 800b736:	23dc      	movs	r3, #220	; 0xdc
 800b738:	049b      	lsls	r3, r3, #18
 800b73a:	4299      	cmp	r1, r3
 800b73c:	dc00      	bgt.n	800b740 <_strtod_l+0x908>
 800b73e:	e646      	b.n	800b3ce <_strtod_l+0x596>
 800b740:	4b2d      	ldr	r3, [pc, #180]	; (800b7f8 <_strtod_l+0x9c0>)
 800b742:	0030      	movs	r0, r6
 800b744:	931b      	str	r3, [sp, #108]	; 0x6c
 800b746:	2300      	movs	r3, #0
 800b748:	931a      	str	r3, [sp, #104]	; 0x68
 800b74a:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800b74c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800b74e:	0039      	movs	r1, r7
 800b750:	f7f6 fb86 	bl	8001e60 <__aeabi_dmul>
 800b754:	0006      	movs	r6, r0
 800b756:	000f      	movs	r7, r1
 800b758:	1e0b      	subs	r3, r1, #0
 800b75a:	d000      	beq.n	800b75e <_strtod_l+0x926>
 800b75c:	e5ab      	b.n	800b2b6 <_strtod_l+0x47e>
 800b75e:	2800      	cmp	r0, #0
 800b760:	d000      	beq.n	800b764 <_strtod_l+0x92c>
 800b762:	e5a8      	b.n	800b2b6 <_strtod_l+0x47e>
 800b764:	9a04      	ldr	r2, [sp, #16]
 800b766:	3322      	adds	r3, #34	; 0x22
 800b768:	6013      	str	r3, [r2, #0]
 800b76a:	e5a4      	b.n	800b2b6 <_strtod_l+0x47e>
 800b76c:	2601      	movs	r6, #1
 800b76e:	4013      	ands	r3, r2
 800b770:	4a22      	ldr	r2, [pc, #136]	; (800b7fc <_strtod_l+0x9c4>)
 800b772:	4276      	negs	r6, r6
 800b774:	189b      	adds	r3, r3, r2
 800b776:	4a1e      	ldr	r2, [pc, #120]	; (800b7f0 <_strtod_l+0x9b8>)
 800b778:	431a      	orrs	r2, r3
 800b77a:	0017      	movs	r7, r2
 800b77c:	e764      	b.n	800b648 <_strtod_l+0x810>
 800b77e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b780:	2b00      	cmp	r3, #0
 800b782:	d015      	beq.n	800b7b0 <_strtod_l+0x978>
 800b784:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b786:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800b788:	4213      	tst	r3, r2
 800b78a:	d100      	bne.n	800b78e <_strtod_l+0x956>
 800b78c:	e75c      	b.n	800b648 <_strtod_l+0x810>
 800b78e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b790:	9a06      	ldr	r2, [sp, #24]
 800b792:	0030      	movs	r0, r6
 800b794:	0039      	movs	r1, r7
 800b796:	2b00      	cmp	r3, #0
 800b798:	d00f      	beq.n	800b7ba <_strtod_l+0x982>
 800b79a:	f7ff fb35 	bl	800ae08 <sulp>
 800b79e:	0002      	movs	r2, r0
 800b7a0:	000b      	movs	r3, r1
 800b7a2:	980e      	ldr	r0, [sp, #56]	; 0x38
 800b7a4:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800b7a6:	f7f5 fc35 	bl	8001014 <__aeabi_dadd>
 800b7aa:	0006      	movs	r6, r0
 800b7ac:	000f      	movs	r7, r1
 800b7ae:	e74b      	b.n	800b648 <_strtod_l+0x810>
 800b7b0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800b7b2:	4233      	tst	r3, r6
 800b7b4:	d100      	bne.n	800b7b8 <_strtod_l+0x980>
 800b7b6:	e747      	b.n	800b648 <_strtod_l+0x810>
 800b7b8:	e7e9      	b.n	800b78e <_strtod_l+0x956>
 800b7ba:	f7ff fb25 	bl	800ae08 <sulp>
 800b7be:	0002      	movs	r2, r0
 800b7c0:	000b      	movs	r3, r1
 800b7c2:	980e      	ldr	r0, [sp, #56]	; 0x38
 800b7c4:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800b7c6:	f7f6 fdbd 	bl	8002344 <__aeabi_dsub>
 800b7ca:	2200      	movs	r2, #0
 800b7cc:	2300      	movs	r3, #0
 800b7ce:	0006      	movs	r6, r0
 800b7d0:	000f      	movs	r7, r1
 800b7d2:	f7f4 fe35 	bl	8000440 <__aeabi_dcmpeq>
 800b7d6:	2800      	cmp	r0, #0
 800b7d8:	d000      	beq.n	800b7dc <_strtod_l+0x9a4>
 800b7da:	e5f8      	b.n	800b3ce <_strtod_l+0x596>
 800b7dc:	e734      	b.n	800b648 <_strtod_l+0x810>
 800b7de:	46c0      	nop			; (mov r8, r8)
 800b7e0:	fffffc02 	.word	0xfffffc02
 800b7e4:	7ff00000 	.word	0x7ff00000
 800b7e8:	0800ec08 	.word	0x0800ec08
 800b7ec:	fffffbe2 	.word	0xfffffbe2
 800b7f0:	000fffff 	.word	0x000fffff
 800b7f4:	7fefffff 	.word	0x7fefffff
 800b7f8:	39500000 	.word	0x39500000
 800b7fc:	fff00000 	.word	0xfff00000
 800b800:	9905      	ldr	r1, [sp, #20]
 800b802:	0020      	movs	r0, r4
 800b804:	f002 fa0a 	bl	800dc1c <__ratio>
 800b808:	2380      	movs	r3, #128	; 0x80
 800b80a:	2200      	movs	r2, #0
 800b80c:	05db      	lsls	r3, r3, #23
 800b80e:	9008      	str	r0, [sp, #32]
 800b810:	9109      	str	r1, [sp, #36]	; 0x24
 800b812:	f7f4 fe25 	bl	8000460 <__aeabi_dcmple>
 800b816:	2800      	cmp	r0, #0
 800b818:	d100      	bne.n	800b81c <_strtod_l+0x9e4>
 800b81a:	e07f      	b.n	800b91c <_strtod_l+0xae4>
 800b81c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b81e:	2b00      	cmp	r3, #0
 800b820:	d04b      	beq.n	800b8ba <_strtod_l+0xa82>
 800b822:	2200      	movs	r2, #0
 800b824:	4b8a      	ldr	r3, [pc, #552]	; (800ba50 <_strtod_l+0xc18>)
 800b826:	9210      	str	r2, [sp, #64]	; 0x40
 800b828:	9311      	str	r3, [sp, #68]	; 0x44
 800b82a:	4b89      	ldr	r3, [pc, #548]	; (800ba50 <_strtod_l+0xc18>)
 800b82c:	9308      	str	r3, [sp, #32]
 800b82e:	4a89      	ldr	r2, [pc, #548]	; (800ba54 <_strtod_l+0xc1c>)
 800b830:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b832:	4013      	ands	r3, r2
 800b834:	9314      	str	r3, [sp, #80]	; 0x50
 800b836:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800b838:	4b87      	ldr	r3, [pc, #540]	; (800ba58 <_strtod_l+0xc20>)
 800b83a:	429a      	cmp	r2, r3
 800b83c:	d000      	beq.n	800b840 <_strtod_l+0xa08>
 800b83e:	e0ba      	b.n	800b9b6 <_strtod_l+0xb7e>
 800b840:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b842:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b844:	921a      	str	r2, [sp, #104]	; 0x68
 800b846:	931b      	str	r3, [sp, #108]	; 0x6c
 800b848:	4a84      	ldr	r2, [pc, #528]	; (800ba5c <_strtod_l+0xc24>)
 800b84a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b84c:	4694      	mov	ip, r2
 800b84e:	4463      	add	r3, ip
 800b850:	001f      	movs	r7, r3
 800b852:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800b854:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b856:	0030      	movs	r0, r6
 800b858:	0039      	movs	r1, r7
 800b85a:	920c      	str	r2, [sp, #48]	; 0x30
 800b85c:	930d      	str	r3, [sp, #52]	; 0x34
 800b85e:	f002 f917 	bl	800da90 <__ulp>
 800b862:	0002      	movs	r2, r0
 800b864:	000b      	movs	r3, r1
 800b866:	980c      	ldr	r0, [sp, #48]	; 0x30
 800b868:	990d      	ldr	r1, [sp, #52]	; 0x34
 800b86a:	f7f6 faf9 	bl	8001e60 <__aeabi_dmul>
 800b86e:	0032      	movs	r2, r6
 800b870:	003b      	movs	r3, r7
 800b872:	f7f5 fbcf 	bl	8001014 <__aeabi_dadd>
 800b876:	4a77      	ldr	r2, [pc, #476]	; (800ba54 <_strtod_l+0xc1c>)
 800b878:	4b79      	ldr	r3, [pc, #484]	; (800ba60 <_strtod_l+0xc28>)
 800b87a:	0006      	movs	r6, r0
 800b87c:	400a      	ands	r2, r1
 800b87e:	429a      	cmp	r2, r3
 800b880:	d964      	bls.n	800b94c <_strtod_l+0xb14>
 800b882:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b884:	4a77      	ldr	r2, [pc, #476]	; (800ba64 <_strtod_l+0xc2c>)
 800b886:	4293      	cmp	r3, r2
 800b888:	d103      	bne.n	800b892 <_strtod_l+0xa5a>
 800b88a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b88c:	3301      	adds	r3, #1
 800b88e:	d100      	bne.n	800b892 <_strtod_l+0xa5a>
 800b890:	e508      	b.n	800b2a4 <_strtod_l+0x46c>
 800b892:	2601      	movs	r6, #1
 800b894:	4f73      	ldr	r7, [pc, #460]	; (800ba64 <_strtod_l+0xc2c>)
 800b896:	4276      	negs	r6, r6
 800b898:	9922      	ldr	r1, [sp, #136]	; 0x88
 800b89a:	9804      	ldr	r0, [sp, #16]
 800b89c:	f001 fe5f 	bl	800d55e <_Bfree>
 800b8a0:	990a      	ldr	r1, [sp, #40]	; 0x28
 800b8a2:	9804      	ldr	r0, [sp, #16]
 800b8a4:	f001 fe5b 	bl	800d55e <_Bfree>
 800b8a8:	9905      	ldr	r1, [sp, #20]
 800b8aa:	9804      	ldr	r0, [sp, #16]
 800b8ac:	f001 fe57 	bl	800d55e <_Bfree>
 800b8b0:	0021      	movs	r1, r4
 800b8b2:	9804      	ldr	r0, [sp, #16]
 800b8b4:	f001 fe53 	bl	800d55e <_Bfree>
 800b8b8:	e5f4      	b.n	800b4a4 <_strtod_l+0x66c>
 800b8ba:	2e00      	cmp	r6, #0
 800b8bc:	d11e      	bne.n	800b8fc <_strtod_l+0xac4>
 800b8be:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b8c0:	031b      	lsls	r3, r3, #12
 800b8c2:	d121      	bne.n	800b908 <_strtod_l+0xad0>
 800b8c4:	9808      	ldr	r0, [sp, #32]
 800b8c6:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b8c8:	2200      	movs	r2, #0
 800b8ca:	4b61      	ldr	r3, [pc, #388]	; (800ba50 <_strtod_l+0xc18>)
 800b8cc:	f7f4 fdbe 	bl	800044c <__aeabi_dcmplt>
 800b8d0:	2800      	cmp	r0, #0
 800b8d2:	d11f      	bne.n	800b914 <_strtod_l+0xadc>
 800b8d4:	9808      	ldr	r0, [sp, #32]
 800b8d6:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b8d8:	2200      	movs	r2, #0
 800b8da:	4b63      	ldr	r3, [pc, #396]	; (800ba68 <_strtod_l+0xc30>)
 800b8dc:	f7f6 fac0 	bl	8001e60 <__aeabi_dmul>
 800b8e0:	0005      	movs	r5, r0
 800b8e2:	9108      	str	r1, [sp, #32]
 800b8e4:	2280      	movs	r2, #128	; 0x80
 800b8e6:	0612      	lsls	r2, r2, #24
 800b8e8:	4694      	mov	ip, r2
 800b8ea:	9b08      	ldr	r3, [sp, #32]
 800b8ec:	951e      	str	r5, [sp, #120]	; 0x78
 800b8ee:	4463      	add	r3, ip
 800b8f0:	931f      	str	r3, [sp, #124]	; 0x7c
 800b8f2:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800b8f4:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800b8f6:	9210      	str	r2, [sp, #64]	; 0x40
 800b8f8:	9311      	str	r3, [sp, #68]	; 0x44
 800b8fa:	e798      	b.n	800b82e <_strtod_l+0x9f6>
 800b8fc:	2e01      	cmp	r6, #1
 800b8fe:	d103      	bne.n	800b908 <_strtod_l+0xad0>
 800b900:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b902:	2b00      	cmp	r3, #0
 800b904:	d100      	bne.n	800b908 <_strtod_l+0xad0>
 800b906:	e562      	b.n	800b3ce <_strtod_l+0x596>
 800b908:	2200      	movs	r2, #0
 800b90a:	4b58      	ldr	r3, [pc, #352]	; (800ba6c <_strtod_l+0xc34>)
 800b90c:	2500      	movs	r5, #0
 800b90e:	9210      	str	r2, [sp, #64]	; 0x40
 800b910:	9311      	str	r3, [sp, #68]	; 0x44
 800b912:	e78a      	b.n	800b82a <_strtod_l+0x9f2>
 800b914:	4b54      	ldr	r3, [pc, #336]	; (800ba68 <_strtod_l+0xc30>)
 800b916:	9d12      	ldr	r5, [sp, #72]	; 0x48
 800b918:	9308      	str	r3, [sp, #32]
 800b91a:	e7e3      	b.n	800b8e4 <_strtod_l+0xaac>
 800b91c:	4b52      	ldr	r3, [pc, #328]	; (800ba68 <_strtod_l+0xc30>)
 800b91e:	9808      	ldr	r0, [sp, #32]
 800b920:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b922:	2200      	movs	r2, #0
 800b924:	f7f6 fa9c 	bl	8001e60 <__aeabi_dmul>
 800b928:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b92a:	0005      	movs	r5, r0
 800b92c:	9108      	str	r1, [sp, #32]
 800b92e:	2b00      	cmp	r3, #0
 800b930:	d107      	bne.n	800b942 <_strtod_l+0xb0a>
 800b932:	2380      	movs	r3, #128	; 0x80
 800b934:	061b      	lsls	r3, r3, #24
 800b936:	18cb      	adds	r3, r1, r3
 800b938:	9016      	str	r0, [sp, #88]	; 0x58
 800b93a:	9317      	str	r3, [sp, #92]	; 0x5c
 800b93c:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800b93e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800b940:	e7d9      	b.n	800b8f6 <_strtod_l+0xabe>
 800b942:	0002      	movs	r2, r0
 800b944:	9b08      	ldr	r3, [sp, #32]
 800b946:	9216      	str	r2, [sp, #88]	; 0x58
 800b948:	9317      	str	r3, [sp, #92]	; 0x5c
 800b94a:	e7f7      	b.n	800b93c <_strtod_l+0xb04>
 800b94c:	23d4      	movs	r3, #212	; 0xd4
 800b94e:	049b      	lsls	r3, r3, #18
 800b950:	18cf      	adds	r7, r1, r3
 800b952:	9b06      	ldr	r3, [sp, #24]
 800b954:	2b00      	cmp	r3, #0
 800b956:	d19f      	bne.n	800b898 <_strtod_l+0xa60>
 800b958:	4b3e      	ldr	r3, [pc, #248]	; (800ba54 <_strtod_l+0xc1c>)
 800b95a:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800b95c:	970c      	str	r7, [sp, #48]	; 0x30
 800b95e:	403b      	ands	r3, r7
 800b960:	429a      	cmp	r2, r3
 800b962:	d199      	bne.n	800b898 <_strtod_l+0xa60>
 800b964:	9908      	ldr	r1, [sp, #32]
 800b966:	0028      	movs	r0, r5
 800b968:	f7f7 f850 	bl	8002a0c <__aeabi_d2iz>
 800b96c:	f7f7 f884 	bl	8002a78 <__aeabi_i2d>
 800b970:	000b      	movs	r3, r1
 800b972:	0002      	movs	r2, r0
 800b974:	9908      	ldr	r1, [sp, #32]
 800b976:	0028      	movs	r0, r5
 800b978:	f7f6 fce4 	bl	8002344 <__aeabi_dsub>
 800b97c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b97e:	9008      	str	r0, [sp, #32]
 800b980:	9109      	str	r1, [sp, #36]	; 0x24
 800b982:	2b00      	cmp	r3, #0
 800b984:	d104      	bne.n	800b990 <_strtod_l+0xb58>
 800b986:	2e00      	cmp	r6, #0
 800b988:	d102      	bne.n	800b990 <_strtod_l+0xb58>
 800b98a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b98c:	031b      	lsls	r3, r3, #12
 800b98e:	d058      	beq.n	800ba42 <_strtod_l+0xc0a>
 800b990:	9808      	ldr	r0, [sp, #32]
 800b992:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b994:	4a36      	ldr	r2, [pc, #216]	; (800ba70 <_strtod_l+0xc38>)
 800b996:	4b37      	ldr	r3, [pc, #220]	; (800ba74 <_strtod_l+0xc3c>)
 800b998:	f7f4 fd58 	bl	800044c <__aeabi_dcmplt>
 800b99c:	2800      	cmp	r0, #0
 800b99e:	d000      	beq.n	800b9a2 <_strtod_l+0xb6a>
 800b9a0:	e489      	b.n	800b2b6 <_strtod_l+0x47e>
 800b9a2:	9808      	ldr	r0, [sp, #32]
 800b9a4:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b9a6:	4a34      	ldr	r2, [pc, #208]	; (800ba78 <_strtod_l+0xc40>)
 800b9a8:	4b2f      	ldr	r3, [pc, #188]	; (800ba68 <_strtod_l+0xc30>)
 800b9aa:	f7f4 fd63 	bl	8000474 <__aeabi_dcmpgt>
 800b9ae:	2800      	cmp	r0, #0
 800b9b0:	d100      	bne.n	800b9b4 <_strtod_l+0xb7c>
 800b9b2:	e771      	b.n	800b898 <_strtod_l+0xa60>
 800b9b4:	e47f      	b.n	800b2b6 <_strtod_l+0x47e>
 800b9b6:	9b06      	ldr	r3, [sp, #24]
 800b9b8:	2b00      	cmp	r3, #0
 800b9ba:	d02a      	beq.n	800ba12 <_strtod_l+0xbda>
 800b9bc:	23d4      	movs	r3, #212	; 0xd4
 800b9be:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800b9c0:	04db      	lsls	r3, r3, #19
 800b9c2:	429a      	cmp	r2, r3
 800b9c4:	d825      	bhi.n	800ba12 <_strtod_l+0xbda>
 800b9c6:	4a2d      	ldr	r2, [pc, #180]	; (800ba7c <_strtod_l+0xc44>)
 800b9c8:	4b2d      	ldr	r3, [pc, #180]	; (800ba80 <_strtod_l+0xc48>)
 800b9ca:	0028      	movs	r0, r5
 800b9cc:	9908      	ldr	r1, [sp, #32]
 800b9ce:	f7f4 fd47 	bl	8000460 <__aeabi_dcmple>
 800b9d2:	2800      	cmp	r0, #0
 800b9d4:	d016      	beq.n	800ba04 <_strtod_l+0xbcc>
 800b9d6:	0028      	movs	r0, r5
 800b9d8:	9908      	ldr	r1, [sp, #32]
 800b9da:	f7f4 fda9 	bl	8000530 <__aeabi_d2uiz>
 800b9de:	2800      	cmp	r0, #0
 800b9e0:	d100      	bne.n	800b9e4 <_strtod_l+0xbac>
 800b9e2:	3001      	adds	r0, #1
 800b9e4:	f7f7 f882 	bl	8002aec <__aeabi_ui2d>
 800b9e8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b9ea:	0005      	movs	r5, r0
 800b9ec:	9108      	str	r1, [sp, #32]
 800b9ee:	2b00      	cmp	r3, #0
 800b9f0:	d122      	bne.n	800ba38 <_strtod_l+0xc00>
 800b9f2:	2380      	movs	r3, #128	; 0x80
 800b9f4:	061b      	lsls	r3, r3, #24
 800b9f6:	18cb      	adds	r3, r1, r3
 800b9f8:	9018      	str	r0, [sp, #96]	; 0x60
 800b9fa:	9319      	str	r3, [sp, #100]	; 0x64
 800b9fc:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800b9fe:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800ba00:	9210      	str	r2, [sp, #64]	; 0x40
 800ba02:	9311      	str	r3, [sp, #68]	; 0x44
 800ba04:	22d6      	movs	r2, #214	; 0xd6
 800ba06:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800ba08:	04d2      	lsls	r2, r2, #19
 800ba0a:	189b      	adds	r3, r3, r2
 800ba0c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800ba0e:	1a9b      	subs	r3, r3, r2
 800ba10:	9311      	str	r3, [sp, #68]	; 0x44
 800ba12:	980e      	ldr	r0, [sp, #56]	; 0x38
 800ba14:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800ba16:	9e10      	ldr	r6, [sp, #64]	; 0x40
 800ba18:	9f11      	ldr	r7, [sp, #68]	; 0x44
 800ba1a:	f002 f839 	bl	800da90 <__ulp>
 800ba1e:	0002      	movs	r2, r0
 800ba20:	000b      	movs	r3, r1
 800ba22:	0030      	movs	r0, r6
 800ba24:	0039      	movs	r1, r7
 800ba26:	f7f6 fa1b 	bl	8001e60 <__aeabi_dmul>
 800ba2a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ba2c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ba2e:	f7f5 faf1 	bl	8001014 <__aeabi_dadd>
 800ba32:	0006      	movs	r6, r0
 800ba34:	000f      	movs	r7, r1
 800ba36:	e78c      	b.n	800b952 <_strtod_l+0xb1a>
 800ba38:	0002      	movs	r2, r0
 800ba3a:	9b08      	ldr	r3, [sp, #32]
 800ba3c:	9218      	str	r2, [sp, #96]	; 0x60
 800ba3e:	9319      	str	r3, [sp, #100]	; 0x64
 800ba40:	e7dc      	b.n	800b9fc <_strtod_l+0xbc4>
 800ba42:	4a0b      	ldr	r2, [pc, #44]	; (800ba70 <_strtod_l+0xc38>)
 800ba44:	4b0f      	ldr	r3, [pc, #60]	; (800ba84 <_strtod_l+0xc4c>)
 800ba46:	9808      	ldr	r0, [sp, #32]
 800ba48:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ba4a:	f7f4 fcff 	bl	800044c <__aeabi_dcmplt>
 800ba4e:	e7ae      	b.n	800b9ae <_strtod_l+0xb76>
 800ba50:	3ff00000 	.word	0x3ff00000
 800ba54:	7ff00000 	.word	0x7ff00000
 800ba58:	7fe00000 	.word	0x7fe00000
 800ba5c:	fcb00000 	.word	0xfcb00000
 800ba60:	7c9fffff 	.word	0x7c9fffff
 800ba64:	7fefffff 	.word	0x7fefffff
 800ba68:	3fe00000 	.word	0x3fe00000
 800ba6c:	bff00000 	.word	0xbff00000
 800ba70:	94a03595 	.word	0x94a03595
 800ba74:	3fdfffff 	.word	0x3fdfffff
 800ba78:	35afe535 	.word	0x35afe535
 800ba7c:	ffc00000 	.word	0xffc00000
 800ba80:	41dfffff 	.word	0x41dfffff
 800ba84:	3fcfffff 	.word	0x3fcfffff

0800ba88 <_strtod_r>:
 800ba88:	4b04      	ldr	r3, [pc, #16]	; (800ba9c <_strtod_r+0x14>)
 800ba8a:	b510      	push	{r4, lr}
 800ba8c:	681b      	ldr	r3, [r3, #0]
 800ba8e:	6a1b      	ldr	r3, [r3, #32]
 800ba90:	2b00      	cmp	r3, #0
 800ba92:	d100      	bne.n	800ba96 <_strtod_r+0xe>
 800ba94:	4b02      	ldr	r3, [pc, #8]	; (800baa0 <_strtod_r+0x18>)
 800ba96:	f7ff f9cf 	bl	800ae38 <_strtod_l>
 800ba9a:	bd10      	pop	{r4, pc}
 800ba9c:	20000198 	.word	0x20000198
 800baa0:	200001fc 	.word	0x200001fc

0800baa4 <_strtol_l.isra.0>:
 800baa4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800baa6:	001f      	movs	r7, r3
 800baa8:	000e      	movs	r6, r1
 800baaa:	b087      	sub	sp, #28
 800baac:	9005      	str	r0, [sp, #20]
 800baae:	9101      	str	r1, [sp, #4]
 800bab0:	9202      	str	r2, [sp, #8]
 800bab2:	980c      	ldr	r0, [sp, #48]	; 0x30
 800bab4:	7834      	ldrb	r4, [r6, #0]
 800bab6:	f001 fc75 	bl	800d3a4 <__locale_ctype_ptr_l>
 800baba:	2208      	movs	r2, #8
 800babc:	1900      	adds	r0, r0, r4
 800babe:	7843      	ldrb	r3, [r0, #1]
 800bac0:	1c75      	adds	r5, r6, #1
 800bac2:	4013      	ands	r3, r2
 800bac4:	d136      	bne.n	800bb34 <_strtol_l.isra.0+0x90>
 800bac6:	2c2d      	cmp	r4, #45	; 0x2d
 800bac8:	d136      	bne.n	800bb38 <_strtol_l.isra.0+0x94>
 800baca:	1cb5      	adds	r5, r6, #2
 800bacc:	7874      	ldrb	r4, [r6, #1]
 800bace:	2601      	movs	r6, #1
 800bad0:	2f00      	cmp	r7, #0
 800bad2:	d062      	beq.n	800bb9a <_strtol_l.isra.0+0xf6>
 800bad4:	2f10      	cmp	r7, #16
 800bad6:	d109      	bne.n	800baec <_strtol_l.isra.0+0x48>
 800bad8:	2c30      	cmp	r4, #48	; 0x30
 800bada:	d107      	bne.n	800baec <_strtol_l.isra.0+0x48>
 800badc:	2220      	movs	r2, #32
 800bade:	782b      	ldrb	r3, [r5, #0]
 800bae0:	4393      	bics	r3, r2
 800bae2:	2b58      	cmp	r3, #88	; 0x58
 800bae4:	d154      	bne.n	800bb90 <_strtol_l.isra.0+0xec>
 800bae6:	2710      	movs	r7, #16
 800bae8:	786c      	ldrb	r4, [r5, #1]
 800baea:	3502      	adds	r5, #2
 800baec:	4b2d      	ldr	r3, [pc, #180]	; (800bba4 <_strtol_l.isra.0+0x100>)
 800baee:	0039      	movs	r1, r7
 800baf0:	18f3      	adds	r3, r6, r3
 800baf2:	0018      	movs	r0, r3
 800baf4:	9303      	str	r3, [sp, #12]
 800baf6:	f7f4 fba3 	bl	8000240 <__aeabi_uidivmod>
 800bafa:	9104      	str	r1, [sp, #16]
 800bafc:	2101      	movs	r1, #1
 800bafe:	2300      	movs	r3, #0
 800bb00:	4249      	negs	r1, r1
 800bb02:	0002      	movs	r2, r0
 800bb04:	468c      	mov	ip, r1
 800bb06:	0018      	movs	r0, r3
 800bb08:	0021      	movs	r1, r4
 800bb0a:	3930      	subs	r1, #48	; 0x30
 800bb0c:	2909      	cmp	r1, #9
 800bb0e:	d81a      	bhi.n	800bb46 <_strtol_l.isra.0+0xa2>
 800bb10:	000c      	movs	r4, r1
 800bb12:	42a7      	cmp	r7, r4
 800bb14:	dd23      	ble.n	800bb5e <_strtol_l.isra.0+0xba>
 800bb16:	1c59      	adds	r1, r3, #1
 800bb18:	d009      	beq.n	800bb2e <_strtol_l.isra.0+0x8a>
 800bb1a:	4663      	mov	r3, ip
 800bb1c:	4282      	cmp	r2, r0
 800bb1e:	d306      	bcc.n	800bb2e <_strtol_l.isra.0+0x8a>
 800bb20:	d102      	bne.n	800bb28 <_strtol_l.isra.0+0x84>
 800bb22:	9904      	ldr	r1, [sp, #16]
 800bb24:	42a1      	cmp	r1, r4
 800bb26:	db02      	blt.n	800bb2e <_strtol_l.isra.0+0x8a>
 800bb28:	2301      	movs	r3, #1
 800bb2a:	4378      	muls	r0, r7
 800bb2c:	1820      	adds	r0, r4, r0
 800bb2e:	782c      	ldrb	r4, [r5, #0]
 800bb30:	3501      	adds	r5, #1
 800bb32:	e7e9      	b.n	800bb08 <_strtol_l.isra.0+0x64>
 800bb34:	002e      	movs	r6, r5
 800bb36:	e7bc      	b.n	800bab2 <_strtol_l.isra.0+0xe>
 800bb38:	2c2b      	cmp	r4, #43	; 0x2b
 800bb3a:	d001      	beq.n	800bb40 <_strtol_l.isra.0+0x9c>
 800bb3c:	001e      	movs	r6, r3
 800bb3e:	e7c7      	b.n	800bad0 <_strtol_l.isra.0+0x2c>
 800bb40:	1cb5      	adds	r5, r6, #2
 800bb42:	7874      	ldrb	r4, [r6, #1]
 800bb44:	e7fa      	b.n	800bb3c <_strtol_l.isra.0+0x98>
 800bb46:	0021      	movs	r1, r4
 800bb48:	3941      	subs	r1, #65	; 0x41
 800bb4a:	2919      	cmp	r1, #25
 800bb4c:	d801      	bhi.n	800bb52 <_strtol_l.isra.0+0xae>
 800bb4e:	3c37      	subs	r4, #55	; 0x37
 800bb50:	e7df      	b.n	800bb12 <_strtol_l.isra.0+0x6e>
 800bb52:	0021      	movs	r1, r4
 800bb54:	3961      	subs	r1, #97	; 0x61
 800bb56:	2919      	cmp	r1, #25
 800bb58:	d801      	bhi.n	800bb5e <_strtol_l.isra.0+0xba>
 800bb5a:	3c57      	subs	r4, #87	; 0x57
 800bb5c:	e7d9      	b.n	800bb12 <_strtol_l.isra.0+0x6e>
 800bb5e:	1c5a      	adds	r2, r3, #1
 800bb60:	d108      	bne.n	800bb74 <_strtol_l.isra.0+0xd0>
 800bb62:	9a05      	ldr	r2, [sp, #20]
 800bb64:	3323      	adds	r3, #35	; 0x23
 800bb66:	6013      	str	r3, [r2, #0]
 800bb68:	9b02      	ldr	r3, [sp, #8]
 800bb6a:	9803      	ldr	r0, [sp, #12]
 800bb6c:	2b00      	cmp	r3, #0
 800bb6e:	d109      	bne.n	800bb84 <_strtol_l.isra.0+0xe0>
 800bb70:	b007      	add	sp, #28
 800bb72:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bb74:	2e00      	cmp	r6, #0
 800bb76:	d000      	beq.n	800bb7a <_strtol_l.isra.0+0xd6>
 800bb78:	4240      	negs	r0, r0
 800bb7a:	9a02      	ldr	r2, [sp, #8]
 800bb7c:	2a00      	cmp	r2, #0
 800bb7e:	d0f7      	beq.n	800bb70 <_strtol_l.isra.0+0xcc>
 800bb80:	2b00      	cmp	r3, #0
 800bb82:	d001      	beq.n	800bb88 <_strtol_l.isra.0+0xe4>
 800bb84:	1e6b      	subs	r3, r5, #1
 800bb86:	9301      	str	r3, [sp, #4]
 800bb88:	9b02      	ldr	r3, [sp, #8]
 800bb8a:	9a01      	ldr	r2, [sp, #4]
 800bb8c:	601a      	str	r2, [r3, #0]
 800bb8e:	e7ef      	b.n	800bb70 <_strtol_l.isra.0+0xcc>
 800bb90:	2430      	movs	r4, #48	; 0x30
 800bb92:	2f00      	cmp	r7, #0
 800bb94:	d1aa      	bne.n	800baec <_strtol_l.isra.0+0x48>
 800bb96:	2708      	movs	r7, #8
 800bb98:	e7a8      	b.n	800baec <_strtol_l.isra.0+0x48>
 800bb9a:	2c30      	cmp	r4, #48	; 0x30
 800bb9c:	d09e      	beq.n	800badc <_strtol_l.isra.0+0x38>
 800bb9e:	270a      	movs	r7, #10
 800bba0:	e7a4      	b.n	800baec <_strtol_l.isra.0+0x48>
 800bba2:	46c0      	nop			; (mov r8, r8)
 800bba4:	7fffffff 	.word	0x7fffffff

0800bba8 <_strtol_r>:
 800bba8:	b513      	push	{r0, r1, r4, lr}
 800bbaa:	4c05      	ldr	r4, [pc, #20]	; (800bbc0 <_strtol_r+0x18>)
 800bbac:	6824      	ldr	r4, [r4, #0]
 800bbae:	6a24      	ldr	r4, [r4, #32]
 800bbb0:	2c00      	cmp	r4, #0
 800bbb2:	d100      	bne.n	800bbb6 <_strtol_r+0xe>
 800bbb4:	4c03      	ldr	r4, [pc, #12]	; (800bbc4 <_strtol_r+0x1c>)
 800bbb6:	9400      	str	r4, [sp, #0]
 800bbb8:	f7ff ff74 	bl	800baa4 <_strtol_l.isra.0>
 800bbbc:	bd16      	pop	{r1, r2, r4, pc}
 800bbbe:	46c0      	nop			; (mov r8, r8)
 800bbc0:	20000198 	.word	0x20000198
 800bbc4:	200001fc 	.word	0x200001fc

0800bbc8 <__swbuf_r>:
 800bbc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bbca:	0005      	movs	r5, r0
 800bbcc:	000e      	movs	r6, r1
 800bbce:	0014      	movs	r4, r2
 800bbd0:	2800      	cmp	r0, #0
 800bbd2:	d004      	beq.n	800bbde <__swbuf_r+0x16>
 800bbd4:	6983      	ldr	r3, [r0, #24]
 800bbd6:	2b00      	cmp	r3, #0
 800bbd8:	d101      	bne.n	800bbde <__swbuf_r+0x16>
 800bbda:	f001 f81f 	bl	800cc1c <__sinit>
 800bbde:	4b22      	ldr	r3, [pc, #136]	; (800bc68 <__swbuf_r+0xa0>)
 800bbe0:	429c      	cmp	r4, r3
 800bbe2:	d12d      	bne.n	800bc40 <__swbuf_r+0x78>
 800bbe4:	686c      	ldr	r4, [r5, #4]
 800bbe6:	69a3      	ldr	r3, [r4, #24]
 800bbe8:	60a3      	str	r3, [r4, #8]
 800bbea:	89a3      	ldrh	r3, [r4, #12]
 800bbec:	071b      	lsls	r3, r3, #28
 800bbee:	d531      	bpl.n	800bc54 <__swbuf_r+0x8c>
 800bbf0:	6923      	ldr	r3, [r4, #16]
 800bbf2:	2b00      	cmp	r3, #0
 800bbf4:	d02e      	beq.n	800bc54 <__swbuf_r+0x8c>
 800bbf6:	6823      	ldr	r3, [r4, #0]
 800bbf8:	6922      	ldr	r2, [r4, #16]
 800bbfa:	b2f7      	uxtb	r7, r6
 800bbfc:	1a98      	subs	r0, r3, r2
 800bbfe:	6963      	ldr	r3, [r4, #20]
 800bc00:	b2f6      	uxtb	r6, r6
 800bc02:	4283      	cmp	r3, r0
 800bc04:	dc05      	bgt.n	800bc12 <__swbuf_r+0x4a>
 800bc06:	0021      	movs	r1, r4
 800bc08:	0028      	movs	r0, r5
 800bc0a:	f000 ff99 	bl	800cb40 <_fflush_r>
 800bc0e:	2800      	cmp	r0, #0
 800bc10:	d126      	bne.n	800bc60 <__swbuf_r+0x98>
 800bc12:	68a3      	ldr	r3, [r4, #8]
 800bc14:	3001      	adds	r0, #1
 800bc16:	3b01      	subs	r3, #1
 800bc18:	60a3      	str	r3, [r4, #8]
 800bc1a:	6823      	ldr	r3, [r4, #0]
 800bc1c:	1c5a      	adds	r2, r3, #1
 800bc1e:	6022      	str	r2, [r4, #0]
 800bc20:	701f      	strb	r7, [r3, #0]
 800bc22:	6963      	ldr	r3, [r4, #20]
 800bc24:	4283      	cmp	r3, r0
 800bc26:	d004      	beq.n	800bc32 <__swbuf_r+0x6a>
 800bc28:	89a3      	ldrh	r3, [r4, #12]
 800bc2a:	07db      	lsls	r3, r3, #31
 800bc2c:	d51a      	bpl.n	800bc64 <__swbuf_r+0x9c>
 800bc2e:	2e0a      	cmp	r6, #10
 800bc30:	d118      	bne.n	800bc64 <__swbuf_r+0x9c>
 800bc32:	0021      	movs	r1, r4
 800bc34:	0028      	movs	r0, r5
 800bc36:	f000 ff83 	bl	800cb40 <_fflush_r>
 800bc3a:	2800      	cmp	r0, #0
 800bc3c:	d012      	beq.n	800bc64 <__swbuf_r+0x9c>
 800bc3e:	e00f      	b.n	800bc60 <__swbuf_r+0x98>
 800bc40:	4b0a      	ldr	r3, [pc, #40]	; (800bc6c <__swbuf_r+0xa4>)
 800bc42:	429c      	cmp	r4, r3
 800bc44:	d101      	bne.n	800bc4a <__swbuf_r+0x82>
 800bc46:	68ac      	ldr	r4, [r5, #8]
 800bc48:	e7cd      	b.n	800bbe6 <__swbuf_r+0x1e>
 800bc4a:	4b09      	ldr	r3, [pc, #36]	; (800bc70 <__swbuf_r+0xa8>)
 800bc4c:	429c      	cmp	r4, r3
 800bc4e:	d1ca      	bne.n	800bbe6 <__swbuf_r+0x1e>
 800bc50:	68ec      	ldr	r4, [r5, #12]
 800bc52:	e7c8      	b.n	800bbe6 <__swbuf_r+0x1e>
 800bc54:	0021      	movs	r1, r4
 800bc56:	0028      	movs	r0, r5
 800bc58:	f000 f80c 	bl	800bc74 <__swsetup_r>
 800bc5c:	2800      	cmp	r0, #0
 800bc5e:	d0ca      	beq.n	800bbf6 <__swbuf_r+0x2e>
 800bc60:	2601      	movs	r6, #1
 800bc62:	4276      	negs	r6, r6
 800bc64:	0030      	movs	r0, r6
 800bc66:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bc68:	0800ec60 	.word	0x0800ec60
 800bc6c:	0800ec80 	.word	0x0800ec80
 800bc70:	0800ec40 	.word	0x0800ec40

0800bc74 <__swsetup_r>:
 800bc74:	4b36      	ldr	r3, [pc, #216]	; (800bd50 <__swsetup_r+0xdc>)
 800bc76:	b570      	push	{r4, r5, r6, lr}
 800bc78:	681d      	ldr	r5, [r3, #0]
 800bc7a:	0006      	movs	r6, r0
 800bc7c:	000c      	movs	r4, r1
 800bc7e:	2d00      	cmp	r5, #0
 800bc80:	d005      	beq.n	800bc8e <__swsetup_r+0x1a>
 800bc82:	69ab      	ldr	r3, [r5, #24]
 800bc84:	2b00      	cmp	r3, #0
 800bc86:	d102      	bne.n	800bc8e <__swsetup_r+0x1a>
 800bc88:	0028      	movs	r0, r5
 800bc8a:	f000 ffc7 	bl	800cc1c <__sinit>
 800bc8e:	4b31      	ldr	r3, [pc, #196]	; (800bd54 <__swsetup_r+0xe0>)
 800bc90:	429c      	cmp	r4, r3
 800bc92:	d10f      	bne.n	800bcb4 <__swsetup_r+0x40>
 800bc94:	686c      	ldr	r4, [r5, #4]
 800bc96:	230c      	movs	r3, #12
 800bc98:	5ee2      	ldrsh	r2, [r4, r3]
 800bc9a:	b293      	uxth	r3, r2
 800bc9c:	0719      	lsls	r1, r3, #28
 800bc9e:	d42d      	bmi.n	800bcfc <__swsetup_r+0x88>
 800bca0:	06d9      	lsls	r1, r3, #27
 800bca2:	d411      	bmi.n	800bcc8 <__swsetup_r+0x54>
 800bca4:	2309      	movs	r3, #9
 800bca6:	2001      	movs	r0, #1
 800bca8:	6033      	str	r3, [r6, #0]
 800bcaa:	3337      	adds	r3, #55	; 0x37
 800bcac:	4313      	orrs	r3, r2
 800bcae:	81a3      	strh	r3, [r4, #12]
 800bcb0:	4240      	negs	r0, r0
 800bcb2:	bd70      	pop	{r4, r5, r6, pc}
 800bcb4:	4b28      	ldr	r3, [pc, #160]	; (800bd58 <__swsetup_r+0xe4>)
 800bcb6:	429c      	cmp	r4, r3
 800bcb8:	d101      	bne.n	800bcbe <__swsetup_r+0x4a>
 800bcba:	68ac      	ldr	r4, [r5, #8]
 800bcbc:	e7eb      	b.n	800bc96 <__swsetup_r+0x22>
 800bcbe:	4b27      	ldr	r3, [pc, #156]	; (800bd5c <__swsetup_r+0xe8>)
 800bcc0:	429c      	cmp	r4, r3
 800bcc2:	d1e8      	bne.n	800bc96 <__swsetup_r+0x22>
 800bcc4:	68ec      	ldr	r4, [r5, #12]
 800bcc6:	e7e6      	b.n	800bc96 <__swsetup_r+0x22>
 800bcc8:	075b      	lsls	r3, r3, #29
 800bcca:	d513      	bpl.n	800bcf4 <__swsetup_r+0x80>
 800bccc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800bcce:	2900      	cmp	r1, #0
 800bcd0:	d008      	beq.n	800bce4 <__swsetup_r+0x70>
 800bcd2:	0023      	movs	r3, r4
 800bcd4:	3344      	adds	r3, #68	; 0x44
 800bcd6:	4299      	cmp	r1, r3
 800bcd8:	d002      	beq.n	800bce0 <__swsetup_r+0x6c>
 800bcda:	0030      	movs	r0, r6
 800bcdc:	f002 f80c 	bl	800dcf8 <_free_r>
 800bce0:	2300      	movs	r3, #0
 800bce2:	6363      	str	r3, [r4, #52]	; 0x34
 800bce4:	2224      	movs	r2, #36	; 0x24
 800bce6:	89a3      	ldrh	r3, [r4, #12]
 800bce8:	4393      	bics	r3, r2
 800bcea:	81a3      	strh	r3, [r4, #12]
 800bcec:	2300      	movs	r3, #0
 800bcee:	6063      	str	r3, [r4, #4]
 800bcf0:	6923      	ldr	r3, [r4, #16]
 800bcf2:	6023      	str	r3, [r4, #0]
 800bcf4:	2308      	movs	r3, #8
 800bcf6:	89a2      	ldrh	r2, [r4, #12]
 800bcf8:	4313      	orrs	r3, r2
 800bcfa:	81a3      	strh	r3, [r4, #12]
 800bcfc:	6923      	ldr	r3, [r4, #16]
 800bcfe:	2b00      	cmp	r3, #0
 800bd00:	d10b      	bne.n	800bd1a <__swsetup_r+0xa6>
 800bd02:	21a0      	movs	r1, #160	; 0xa0
 800bd04:	2280      	movs	r2, #128	; 0x80
 800bd06:	89a3      	ldrh	r3, [r4, #12]
 800bd08:	0089      	lsls	r1, r1, #2
 800bd0a:	0092      	lsls	r2, r2, #2
 800bd0c:	400b      	ands	r3, r1
 800bd0e:	4293      	cmp	r3, r2
 800bd10:	d003      	beq.n	800bd1a <__swsetup_r+0xa6>
 800bd12:	0021      	movs	r1, r4
 800bd14:	0030      	movs	r0, r6
 800bd16:	f001 fb7f 	bl	800d418 <__smakebuf_r>
 800bd1a:	2301      	movs	r3, #1
 800bd1c:	89a2      	ldrh	r2, [r4, #12]
 800bd1e:	4013      	ands	r3, r2
 800bd20:	d011      	beq.n	800bd46 <__swsetup_r+0xd2>
 800bd22:	2300      	movs	r3, #0
 800bd24:	60a3      	str	r3, [r4, #8]
 800bd26:	6963      	ldr	r3, [r4, #20]
 800bd28:	425b      	negs	r3, r3
 800bd2a:	61a3      	str	r3, [r4, #24]
 800bd2c:	2000      	movs	r0, #0
 800bd2e:	6923      	ldr	r3, [r4, #16]
 800bd30:	4283      	cmp	r3, r0
 800bd32:	d1be      	bne.n	800bcb2 <__swsetup_r+0x3e>
 800bd34:	230c      	movs	r3, #12
 800bd36:	5ee2      	ldrsh	r2, [r4, r3]
 800bd38:	0613      	lsls	r3, r2, #24
 800bd3a:	d5ba      	bpl.n	800bcb2 <__swsetup_r+0x3e>
 800bd3c:	2340      	movs	r3, #64	; 0x40
 800bd3e:	4313      	orrs	r3, r2
 800bd40:	81a3      	strh	r3, [r4, #12]
 800bd42:	3801      	subs	r0, #1
 800bd44:	e7b5      	b.n	800bcb2 <__swsetup_r+0x3e>
 800bd46:	0792      	lsls	r2, r2, #30
 800bd48:	d400      	bmi.n	800bd4c <__swsetup_r+0xd8>
 800bd4a:	6963      	ldr	r3, [r4, #20]
 800bd4c:	60a3      	str	r3, [r4, #8]
 800bd4e:	e7ed      	b.n	800bd2c <__swsetup_r+0xb8>
 800bd50:	20000198 	.word	0x20000198
 800bd54:	0800ec60 	.word	0x0800ec60
 800bd58:	0800ec80 	.word	0x0800ec80
 800bd5c:	0800ec40 	.word	0x0800ec40

0800bd60 <quorem>:
 800bd60:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bd62:	6903      	ldr	r3, [r0, #16]
 800bd64:	690c      	ldr	r4, [r1, #16]
 800bd66:	b089      	sub	sp, #36	; 0x24
 800bd68:	0007      	movs	r7, r0
 800bd6a:	9105      	str	r1, [sp, #20]
 800bd6c:	2600      	movs	r6, #0
 800bd6e:	42a3      	cmp	r3, r4
 800bd70:	db65      	blt.n	800be3e <quorem+0xde>
 800bd72:	000b      	movs	r3, r1
 800bd74:	3c01      	subs	r4, #1
 800bd76:	3314      	adds	r3, #20
 800bd78:	00a5      	lsls	r5, r4, #2
 800bd7a:	9303      	str	r3, [sp, #12]
 800bd7c:	195b      	adds	r3, r3, r5
 800bd7e:	9304      	str	r3, [sp, #16]
 800bd80:	0003      	movs	r3, r0
 800bd82:	3314      	adds	r3, #20
 800bd84:	9302      	str	r3, [sp, #8]
 800bd86:	195d      	adds	r5, r3, r5
 800bd88:	9b04      	ldr	r3, [sp, #16]
 800bd8a:	6828      	ldr	r0, [r5, #0]
 800bd8c:	681b      	ldr	r3, [r3, #0]
 800bd8e:	1c59      	adds	r1, r3, #1
 800bd90:	9301      	str	r3, [sp, #4]
 800bd92:	f7f4 f9cf 	bl	8000134 <__udivsi3>
 800bd96:	9001      	str	r0, [sp, #4]
 800bd98:	42b0      	cmp	r0, r6
 800bd9a:	d029      	beq.n	800bdf0 <quorem+0x90>
 800bd9c:	9b03      	ldr	r3, [sp, #12]
 800bd9e:	9802      	ldr	r0, [sp, #8]
 800bda0:	469c      	mov	ip, r3
 800bda2:	9606      	str	r6, [sp, #24]
 800bda4:	4662      	mov	r2, ip
 800bda6:	ca08      	ldmia	r2!, {r3}
 800bda8:	4694      	mov	ip, r2
 800bdaa:	9a01      	ldr	r2, [sp, #4]
 800bdac:	b299      	uxth	r1, r3
 800bdae:	4351      	muls	r1, r2
 800bdb0:	0c1b      	lsrs	r3, r3, #16
 800bdb2:	4353      	muls	r3, r2
 800bdb4:	1989      	adds	r1, r1, r6
 800bdb6:	0c0a      	lsrs	r2, r1, #16
 800bdb8:	189b      	adds	r3, r3, r2
 800bdba:	9307      	str	r3, [sp, #28]
 800bdbc:	0c1e      	lsrs	r6, r3, #16
 800bdbe:	6803      	ldr	r3, [r0, #0]
 800bdc0:	b289      	uxth	r1, r1
 800bdc2:	b29a      	uxth	r2, r3
 800bdc4:	9b06      	ldr	r3, [sp, #24]
 800bdc6:	18d2      	adds	r2, r2, r3
 800bdc8:	6803      	ldr	r3, [r0, #0]
 800bdca:	1a52      	subs	r2, r2, r1
 800bdcc:	0c19      	lsrs	r1, r3, #16
 800bdce:	466b      	mov	r3, sp
 800bdd0:	8b9b      	ldrh	r3, [r3, #28]
 800bdd2:	1acb      	subs	r3, r1, r3
 800bdd4:	1411      	asrs	r1, r2, #16
 800bdd6:	185b      	adds	r3, r3, r1
 800bdd8:	1419      	asrs	r1, r3, #16
 800bdda:	b292      	uxth	r2, r2
 800bddc:	041b      	lsls	r3, r3, #16
 800bdde:	431a      	orrs	r2, r3
 800bde0:	9b04      	ldr	r3, [sp, #16]
 800bde2:	9106      	str	r1, [sp, #24]
 800bde4:	c004      	stmia	r0!, {r2}
 800bde6:	4563      	cmp	r3, ip
 800bde8:	d2dc      	bcs.n	800bda4 <quorem+0x44>
 800bdea:	682b      	ldr	r3, [r5, #0]
 800bdec:	2b00      	cmp	r3, #0
 800bdee:	d02d      	beq.n	800be4c <quorem+0xec>
 800bdf0:	9905      	ldr	r1, [sp, #20]
 800bdf2:	0038      	movs	r0, r7
 800bdf4:	f001 fdce 	bl	800d994 <__mcmp>
 800bdf8:	2800      	cmp	r0, #0
 800bdfa:	db1f      	blt.n	800be3c <quorem+0xdc>
 800bdfc:	2500      	movs	r5, #0
 800bdfe:	9b01      	ldr	r3, [sp, #4]
 800be00:	9802      	ldr	r0, [sp, #8]
 800be02:	3301      	adds	r3, #1
 800be04:	9903      	ldr	r1, [sp, #12]
 800be06:	9301      	str	r3, [sp, #4]
 800be08:	6802      	ldr	r2, [r0, #0]
 800be0a:	c908      	ldmia	r1!, {r3}
 800be0c:	b292      	uxth	r2, r2
 800be0e:	1955      	adds	r5, r2, r5
 800be10:	b29a      	uxth	r2, r3
 800be12:	1aaa      	subs	r2, r5, r2
 800be14:	6805      	ldr	r5, [r0, #0]
 800be16:	0c1b      	lsrs	r3, r3, #16
 800be18:	0c2d      	lsrs	r5, r5, #16
 800be1a:	1aeb      	subs	r3, r5, r3
 800be1c:	1415      	asrs	r5, r2, #16
 800be1e:	195b      	adds	r3, r3, r5
 800be20:	141d      	asrs	r5, r3, #16
 800be22:	b292      	uxth	r2, r2
 800be24:	041b      	lsls	r3, r3, #16
 800be26:	4313      	orrs	r3, r2
 800be28:	c008      	stmia	r0!, {r3}
 800be2a:	9b04      	ldr	r3, [sp, #16]
 800be2c:	428b      	cmp	r3, r1
 800be2e:	d2eb      	bcs.n	800be08 <quorem+0xa8>
 800be30:	9a02      	ldr	r2, [sp, #8]
 800be32:	00a3      	lsls	r3, r4, #2
 800be34:	18d3      	adds	r3, r2, r3
 800be36:	681a      	ldr	r2, [r3, #0]
 800be38:	2a00      	cmp	r2, #0
 800be3a:	d011      	beq.n	800be60 <quorem+0x100>
 800be3c:	9e01      	ldr	r6, [sp, #4]
 800be3e:	0030      	movs	r0, r6
 800be40:	b009      	add	sp, #36	; 0x24
 800be42:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800be44:	682b      	ldr	r3, [r5, #0]
 800be46:	2b00      	cmp	r3, #0
 800be48:	d104      	bne.n	800be54 <quorem+0xf4>
 800be4a:	3c01      	subs	r4, #1
 800be4c:	9b02      	ldr	r3, [sp, #8]
 800be4e:	3d04      	subs	r5, #4
 800be50:	42ab      	cmp	r3, r5
 800be52:	d3f7      	bcc.n	800be44 <quorem+0xe4>
 800be54:	613c      	str	r4, [r7, #16]
 800be56:	e7cb      	b.n	800bdf0 <quorem+0x90>
 800be58:	681a      	ldr	r2, [r3, #0]
 800be5a:	2a00      	cmp	r2, #0
 800be5c:	d104      	bne.n	800be68 <quorem+0x108>
 800be5e:	3c01      	subs	r4, #1
 800be60:	9a02      	ldr	r2, [sp, #8]
 800be62:	3b04      	subs	r3, #4
 800be64:	429a      	cmp	r2, r3
 800be66:	d3f7      	bcc.n	800be58 <quorem+0xf8>
 800be68:	613c      	str	r4, [r7, #16]
 800be6a:	e7e7      	b.n	800be3c <quorem+0xdc>

0800be6c <_dtoa_r>:
 800be6c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800be6e:	0016      	movs	r6, r2
 800be70:	001f      	movs	r7, r3
 800be72:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800be74:	b09b      	sub	sp, #108	; 0x6c
 800be76:	9002      	str	r0, [sp, #8]
 800be78:	9d23      	ldr	r5, [sp, #140]	; 0x8c
 800be7a:	9606      	str	r6, [sp, #24]
 800be7c:	9707      	str	r7, [sp, #28]
 800be7e:	2c00      	cmp	r4, #0
 800be80:	d108      	bne.n	800be94 <_dtoa_r+0x28>
 800be82:	2010      	movs	r0, #16
 800be84:	f001 fb0c 	bl	800d4a0 <malloc>
 800be88:	9b02      	ldr	r3, [sp, #8]
 800be8a:	6258      	str	r0, [r3, #36]	; 0x24
 800be8c:	6044      	str	r4, [r0, #4]
 800be8e:	6084      	str	r4, [r0, #8]
 800be90:	6004      	str	r4, [r0, #0]
 800be92:	60c4      	str	r4, [r0, #12]
 800be94:	9b02      	ldr	r3, [sp, #8]
 800be96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800be98:	6819      	ldr	r1, [r3, #0]
 800be9a:	2900      	cmp	r1, #0
 800be9c:	d00b      	beq.n	800beb6 <_dtoa_r+0x4a>
 800be9e:	685a      	ldr	r2, [r3, #4]
 800bea0:	2301      	movs	r3, #1
 800bea2:	4093      	lsls	r3, r2
 800bea4:	604a      	str	r2, [r1, #4]
 800bea6:	608b      	str	r3, [r1, #8]
 800bea8:	9802      	ldr	r0, [sp, #8]
 800beaa:	f001 fb58 	bl	800d55e <_Bfree>
 800beae:	2200      	movs	r2, #0
 800beb0:	9b02      	ldr	r3, [sp, #8]
 800beb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800beb4:	601a      	str	r2, [r3, #0]
 800beb6:	2f00      	cmp	r7, #0
 800beb8:	da20      	bge.n	800befc <_dtoa_r+0x90>
 800beba:	2301      	movs	r3, #1
 800bebc:	602b      	str	r3, [r5, #0]
 800bebe:	007b      	lsls	r3, r7, #1
 800bec0:	085b      	lsrs	r3, r3, #1
 800bec2:	9307      	str	r3, [sp, #28]
 800bec4:	9c07      	ldr	r4, [sp, #28]
 800bec6:	4bb2      	ldr	r3, [pc, #712]	; (800c190 <_dtoa_r+0x324>)
 800bec8:	0022      	movs	r2, r4
 800beca:	9317      	str	r3, [sp, #92]	; 0x5c
 800becc:	401a      	ands	r2, r3
 800bece:	429a      	cmp	r2, r3
 800bed0:	d117      	bne.n	800bf02 <_dtoa_r+0x96>
 800bed2:	4bb0      	ldr	r3, [pc, #704]	; (800c194 <_dtoa_r+0x328>)
 800bed4:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800bed6:	6013      	str	r3, [r2, #0]
 800bed8:	9b06      	ldr	r3, [sp, #24]
 800beda:	2b00      	cmp	r3, #0
 800bedc:	d103      	bne.n	800bee6 <_dtoa_r+0x7a>
 800bede:	0324      	lsls	r4, r4, #12
 800bee0:	d101      	bne.n	800bee6 <_dtoa_r+0x7a>
 800bee2:	f000 fd87 	bl	800c9f4 <_dtoa_r+0xb88>
 800bee6:	4bac      	ldr	r3, [pc, #688]	; (800c198 <_dtoa_r+0x32c>)
 800bee8:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800beea:	9308      	str	r3, [sp, #32]
 800beec:	2a00      	cmp	r2, #0
 800beee:	d002      	beq.n	800bef6 <_dtoa_r+0x8a>
 800bef0:	4baa      	ldr	r3, [pc, #680]	; (800c19c <_dtoa_r+0x330>)
 800bef2:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800bef4:	6013      	str	r3, [r2, #0]
 800bef6:	9808      	ldr	r0, [sp, #32]
 800bef8:	b01b      	add	sp, #108	; 0x6c
 800befa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800befc:	2300      	movs	r3, #0
 800befe:	602b      	str	r3, [r5, #0]
 800bf00:	e7e0      	b.n	800bec4 <_dtoa_r+0x58>
 800bf02:	9e06      	ldr	r6, [sp, #24]
 800bf04:	9f07      	ldr	r7, [sp, #28]
 800bf06:	2200      	movs	r2, #0
 800bf08:	2300      	movs	r3, #0
 800bf0a:	0030      	movs	r0, r6
 800bf0c:	0039      	movs	r1, r7
 800bf0e:	f7f4 fa97 	bl	8000440 <__aeabi_dcmpeq>
 800bf12:	1e05      	subs	r5, r0, #0
 800bf14:	d00b      	beq.n	800bf2e <_dtoa_r+0xc2>
 800bf16:	2301      	movs	r3, #1
 800bf18:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800bf1a:	6013      	str	r3, [r2, #0]
 800bf1c:	4ba0      	ldr	r3, [pc, #640]	; (800c1a0 <_dtoa_r+0x334>)
 800bf1e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800bf20:	9308      	str	r3, [sp, #32]
 800bf22:	2a00      	cmp	r2, #0
 800bf24:	d0e7      	beq.n	800bef6 <_dtoa_r+0x8a>
 800bf26:	4a9f      	ldr	r2, [pc, #636]	; (800c1a4 <_dtoa_r+0x338>)
 800bf28:	9924      	ldr	r1, [sp, #144]	; 0x90
 800bf2a:	600a      	str	r2, [r1, #0]
 800bf2c:	e7e3      	b.n	800bef6 <_dtoa_r+0x8a>
 800bf2e:	ab18      	add	r3, sp, #96	; 0x60
 800bf30:	9301      	str	r3, [sp, #4]
 800bf32:	ab19      	add	r3, sp, #100	; 0x64
 800bf34:	9300      	str	r3, [sp, #0]
 800bf36:	0032      	movs	r2, r6
 800bf38:	003b      	movs	r3, r7
 800bf3a:	9802      	ldr	r0, [sp, #8]
 800bf3c:	f001 fe1a 	bl	800db74 <__d2b>
 800bf40:	0063      	lsls	r3, r4, #1
 800bf42:	9003      	str	r0, [sp, #12]
 800bf44:	0d5b      	lsrs	r3, r3, #21
 800bf46:	d074      	beq.n	800c032 <_dtoa_r+0x1c6>
 800bf48:	033a      	lsls	r2, r7, #12
 800bf4a:	4c97      	ldr	r4, [pc, #604]	; (800c1a8 <_dtoa_r+0x33c>)
 800bf4c:	0b12      	lsrs	r2, r2, #12
 800bf4e:	4314      	orrs	r4, r2
 800bf50:	0021      	movs	r1, r4
 800bf52:	4a96      	ldr	r2, [pc, #600]	; (800c1ac <_dtoa_r+0x340>)
 800bf54:	0030      	movs	r0, r6
 800bf56:	9516      	str	r5, [sp, #88]	; 0x58
 800bf58:	189e      	adds	r6, r3, r2
 800bf5a:	2200      	movs	r2, #0
 800bf5c:	4b94      	ldr	r3, [pc, #592]	; (800c1b0 <_dtoa_r+0x344>)
 800bf5e:	f7f6 f9f1 	bl	8002344 <__aeabi_dsub>
 800bf62:	4a94      	ldr	r2, [pc, #592]	; (800c1b4 <_dtoa_r+0x348>)
 800bf64:	4b94      	ldr	r3, [pc, #592]	; (800c1b8 <_dtoa_r+0x34c>)
 800bf66:	f7f5 ff7b 	bl	8001e60 <__aeabi_dmul>
 800bf6a:	4a94      	ldr	r2, [pc, #592]	; (800c1bc <_dtoa_r+0x350>)
 800bf6c:	4b94      	ldr	r3, [pc, #592]	; (800c1c0 <_dtoa_r+0x354>)
 800bf6e:	f7f5 f851 	bl	8001014 <__aeabi_dadd>
 800bf72:	0004      	movs	r4, r0
 800bf74:	0030      	movs	r0, r6
 800bf76:	000d      	movs	r5, r1
 800bf78:	f7f6 fd7e 	bl	8002a78 <__aeabi_i2d>
 800bf7c:	4a91      	ldr	r2, [pc, #580]	; (800c1c4 <_dtoa_r+0x358>)
 800bf7e:	4b92      	ldr	r3, [pc, #584]	; (800c1c8 <_dtoa_r+0x35c>)
 800bf80:	f7f5 ff6e 	bl	8001e60 <__aeabi_dmul>
 800bf84:	0002      	movs	r2, r0
 800bf86:	000b      	movs	r3, r1
 800bf88:	0020      	movs	r0, r4
 800bf8a:	0029      	movs	r1, r5
 800bf8c:	f7f5 f842 	bl	8001014 <__aeabi_dadd>
 800bf90:	0004      	movs	r4, r0
 800bf92:	000d      	movs	r5, r1
 800bf94:	f7f6 fd3a 	bl	8002a0c <__aeabi_d2iz>
 800bf98:	2200      	movs	r2, #0
 800bf9a:	0007      	movs	r7, r0
 800bf9c:	2300      	movs	r3, #0
 800bf9e:	0020      	movs	r0, r4
 800bfa0:	0029      	movs	r1, r5
 800bfa2:	f7f4 fa53 	bl	800044c <__aeabi_dcmplt>
 800bfa6:	2800      	cmp	r0, #0
 800bfa8:	d009      	beq.n	800bfbe <_dtoa_r+0x152>
 800bfaa:	0038      	movs	r0, r7
 800bfac:	f7f6 fd64 	bl	8002a78 <__aeabi_i2d>
 800bfb0:	002b      	movs	r3, r5
 800bfb2:	0022      	movs	r2, r4
 800bfb4:	f7f4 fa44 	bl	8000440 <__aeabi_dcmpeq>
 800bfb8:	4243      	negs	r3, r0
 800bfba:	4158      	adcs	r0, r3
 800bfbc:	1a3f      	subs	r7, r7, r0
 800bfbe:	2301      	movs	r3, #1
 800bfc0:	9314      	str	r3, [sp, #80]	; 0x50
 800bfc2:	2f16      	cmp	r7, #22
 800bfc4:	d80d      	bhi.n	800bfe2 <_dtoa_r+0x176>
 800bfc6:	4981      	ldr	r1, [pc, #516]	; (800c1cc <_dtoa_r+0x360>)
 800bfc8:	00fb      	lsls	r3, r7, #3
 800bfca:	18c9      	adds	r1, r1, r3
 800bfcc:	6808      	ldr	r0, [r1, #0]
 800bfce:	6849      	ldr	r1, [r1, #4]
 800bfd0:	9a06      	ldr	r2, [sp, #24]
 800bfd2:	9b07      	ldr	r3, [sp, #28]
 800bfd4:	f7f4 fa4e 	bl	8000474 <__aeabi_dcmpgt>
 800bfd8:	2800      	cmp	r0, #0
 800bfda:	d046      	beq.n	800c06a <_dtoa_r+0x1fe>
 800bfdc:	2300      	movs	r3, #0
 800bfde:	3f01      	subs	r7, #1
 800bfe0:	9314      	str	r3, [sp, #80]	; 0x50
 800bfe2:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800bfe4:	1b9e      	subs	r6, r3, r6
 800bfe6:	2300      	movs	r3, #0
 800bfe8:	930a      	str	r3, [sp, #40]	; 0x28
 800bfea:	0033      	movs	r3, r6
 800bfec:	3b01      	subs	r3, #1
 800bfee:	930b      	str	r3, [sp, #44]	; 0x2c
 800bff0:	d504      	bpl.n	800bffc <_dtoa_r+0x190>
 800bff2:	2301      	movs	r3, #1
 800bff4:	1b9b      	subs	r3, r3, r6
 800bff6:	930a      	str	r3, [sp, #40]	; 0x28
 800bff8:	2300      	movs	r3, #0
 800bffa:	930b      	str	r3, [sp, #44]	; 0x2c
 800bffc:	2f00      	cmp	r7, #0
 800bffe:	db36      	blt.n	800c06e <_dtoa_r+0x202>
 800c000:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c002:	9711      	str	r7, [sp, #68]	; 0x44
 800c004:	19db      	adds	r3, r3, r7
 800c006:	930b      	str	r3, [sp, #44]	; 0x2c
 800c008:	2300      	movs	r3, #0
 800c00a:	9304      	str	r3, [sp, #16]
 800c00c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800c00e:	2401      	movs	r4, #1
 800c010:	2b09      	cmp	r3, #9
 800c012:	d900      	bls.n	800c016 <_dtoa_r+0x1aa>
 800c014:	e084      	b.n	800c120 <_dtoa_r+0x2b4>
 800c016:	2b05      	cmp	r3, #5
 800c018:	dd02      	ble.n	800c020 <_dtoa_r+0x1b4>
 800c01a:	2400      	movs	r4, #0
 800c01c:	3b04      	subs	r3, #4
 800c01e:	9320      	str	r3, [sp, #128]	; 0x80
 800c020:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800c022:	1e98      	subs	r0, r3, #2
 800c024:	2803      	cmp	r0, #3
 800c026:	d900      	bls.n	800c02a <_dtoa_r+0x1be>
 800c028:	e084      	b.n	800c134 <_dtoa_r+0x2c8>
 800c02a:	f7f4 f879 	bl	8000120 <__gnu_thumb1_case_uqi>
 800c02e:	7775      	.short	0x7775
 800c030:	6a28      	.short	0x6a28
 800c032:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800c034:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800c036:	189e      	adds	r6, r3, r2
 800c038:	4b65      	ldr	r3, [pc, #404]	; (800c1d0 <_dtoa_r+0x364>)
 800c03a:	18f2      	adds	r2, r6, r3
 800c03c:	2a20      	cmp	r2, #32
 800c03e:	dd0f      	ble.n	800c060 <_dtoa_r+0x1f4>
 800c040:	2340      	movs	r3, #64	; 0x40
 800c042:	1a9b      	subs	r3, r3, r2
 800c044:	409c      	lsls	r4, r3
 800c046:	4b63      	ldr	r3, [pc, #396]	; (800c1d4 <_dtoa_r+0x368>)
 800c048:	9806      	ldr	r0, [sp, #24]
 800c04a:	18f3      	adds	r3, r6, r3
 800c04c:	40d8      	lsrs	r0, r3
 800c04e:	4320      	orrs	r0, r4
 800c050:	f7f6 fd4c 	bl	8002aec <__aeabi_ui2d>
 800c054:	2301      	movs	r3, #1
 800c056:	4c60      	ldr	r4, [pc, #384]	; (800c1d8 <_dtoa_r+0x36c>)
 800c058:	3e01      	subs	r6, #1
 800c05a:	1909      	adds	r1, r1, r4
 800c05c:	9316      	str	r3, [sp, #88]	; 0x58
 800c05e:	e77c      	b.n	800bf5a <_dtoa_r+0xee>
 800c060:	2320      	movs	r3, #32
 800c062:	9806      	ldr	r0, [sp, #24]
 800c064:	1a9b      	subs	r3, r3, r2
 800c066:	4098      	lsls	r0, r3
 800c068:	e7f2      	b.n	800c050 <_dtoa_r+0x1e4>
 800c06a:	9014      	str	r0, [sp, #80]	; 0x50
 800c06c:	e7b9      	b.n	800bfe2 <_dtoa_r+0x176>
 800c06e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c070:	1bdb      	subs	r3, r3, r7
 800c072:	930a      	str	r3, [sp, #40]	; 0x28
 800c074:	427b      	negs	r3, r7
 800c076:	9304      	str	r3, [sp, #16]
 800c078:	2300      	movs	r3, #0
 800c07a:	9311      	str	r3, [sp, #68]	; 0x44
 800c07c:	e7c6      	b.n	800c00c <_dtoa_r+0x1a0>
 800c07e:	2301      	movs	r3, #1
 800c080:	930d      	str	r3, [sp, #52]	; 0x34
 800c082:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c084:	2b00      	cmp	r3, #0
 800c086:	dd59      	ble.n	800c13c <_dtoa_r+0x2d0>
 800c088:	930c      	str	r3, [sp, #48]	; 0x30
 800c08a:	9309      	str	r3, [sp, #36]	; 0x24
 800c08c:	9a02      	ldr	r2, [sp, #8]
 800c08e:	6a55      	ldr	r5, [r2, #36]	; 0x24
 800c090:	2200      	movs	r2, #0
 800c092:	606a      	str	r2, [r5, #4]
 800c094:	3204      	adds	r2, #4
 800c096:	0010      	movs	r0, r2
 800c098:	3014      	adds	r0, #20
 800c09a:	6869      	ldr	r1, [r5, #4]
 800c09c:	4298      	cmp	r0, r3
 800c09e:	d952      	bls.n	800c146 <_dtoa_r+0x2da>
 800c0a0:	9802      	ldr	r0, [sp, #8]
 800c0a2:	f001 fa24 	bl	800d4ee <_Balloc>
 800c0a6:	9b02      	ldr	r3, [sp, #8]
 800c0a8:	6028      	str	r0, [r5, #0]
 800c0aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c0ac:	681b      	ldr	r3, [r3, #0]
 800c0ae:	9308      	str	r3, [sp, #32]
 800c0b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c0b2:	2b0e      	cmp	r3, #14
 800c0b4:	d900      	bls.n	800c0b8 <_dtoa_r+0x24c>
 800c0b6:	e10a      	b.n	800c2ce <_dtoa_r+0x462>
 800c0b8:	2c00      	cmp	r4, #0
 800c0ba:	d100      	bne.n	800c0be <_dtoa_r+0x252>
 800c0bc:	e107      	b.n	800c2ce <_dtoa_r+0x462>
 800c0be:	9b06      	ldr	r3, [sp, #24]
 800c0c0:	9c07      	ldr	r4, [sp, #28]
 800c0c2:	9312      	str	r3, [sp, #72]	; 0x48
 800c0c4:	9413      	str	r4, [sp, #76]	; 0x4c
 800c0c6:	2f00      	cmp	r7, #0
 800c0c8:	dc00      	bgt.n	800c0cc <_dtoa_r+0x260>
 800c0ca:	e089      	b.n	800c1e0 <_dtoa_r+0x374>
 800c0cc:	210f      	movs	r1, #15
 800c0ce:	003a      	movs	r2, r7
 800c0d0:	4b3e      	ldr	r3, [pc, #248]	; (800c1cc <_dtoa_r+0x360>)
 800c0d2:	400a      	ands	r2, r1
 800c0d4:	00d2      	lsls	r2, r2, #3
 800c0d6:	189b      	adds	r3, r3, r2
 800c0d8:	681d      	ldr	r5, [r3, #0]
 800c0da:	685e      	ldr	r6, [r3, #4]
 800c0dc:	2302      	movs	r3, #2
 800c0de:	113c      	asrs	r4, r7, #4
 800c0e0:	930e      	str	r3, [sp, #56]	; 0x38
 800c0e2:	06e3      	lsls	r3, r4, #27
 800c0e4:	d50b      	bpl.n	800c0fe <_dtoa_r+0x292>
 800c0e6:	4b3d      	ldr	r3, [pc, #244]	; (800c1dc <_dtoa_r+0x370>)
 800c0e8:	400c      	ands	r4, r1
 800c0ea:	6a1a      	ldr	r2, [r3, #32]
 800c0ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c0ee:	9812      	ldr	r0, [sp, #72]	; 0x48
 800c0f0:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800c0f2:	f7f5 faab 	bl	800164c <__aeabi_ddiv>
 800c0f6:	2303      	movs	r3, #3
 800c0f8:	9006      	str	r0, [sp, #24]
 800c0fa:	9107      	str	r1, [sp, #28]
 800c0fc:	930e      	str	r3, [sp, #56]	; 0x38
 800c0fe:	2300      	movs	r3, #0
 800c100:	e03a      	b.n	800c178 <_dtoa_r+0x30c>
 800c102:	2301      	movs	r3, #1
 800c104:	930d      	str	r3, [sp, #52]	; 0x34
 800c106:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c108:	18fb      	adds	r3, r7, r3
 800c10a:	930c      	str	r3, [sp, #48]	; 0x30
 800c10c:	3301      	adds	r3, #1
 800c10e:	9309      	str	r3, [sp, #36]	; 0x24
 800c110:	2b00      	cmp	r3, #0
 800c112:	dcbb      	bgt.n	800c08c <_dtoa_r+0x220>
 800c114:	2301      	movs	r3, #1
 800c116:	e7b9      	b.n	800c08c <_dtoa_r+0x220>
 800c118:	2300      	movs	r3, #0
 800c11a:	e7b1      	b.n	800c080 <_dtoa_r+0x214>
 800c11c:	2300      	movs	r3, #0
 800c11e:	e7f1      	b.n	800c104 <_dtoa_r+0x298>
 800c120:	2300      	movs	r3, #0
 800c122:	940d      	str	r4, [sp, #52]	; 0x34
 800c124:	9320      	str	r3, [sp, #128]	; 0x80
 800c126:	3b01      	subs	r3, #1
 800c128:	2200      	movs	r2, #0
 800c12a:	930c      	str	r3, [sp, #48]	; 0x30
 800c12c:	9309      	str	r3, [sp, #36]	; 0x24
 800c12e:	3313      	adds	r3, #19
 800c130:	9221      	str	r2, [sp, #132]	; 0x84
 800c132:	e7ab      	b.n	800c08c <_dtoa_r+0x220>
 800c134:	2301      	movs	r3, #1
 800c136:	930d      	str	r3, [sp, #52]	; 0x34
 800c138:	3b02      	subs	r3, #2
 800c13a:	e7f5      	b.n	800c128 <_dtoa_r+0x2bc>
 800c13c:	2301      	movs	r3, #1
 800c13e:	930c      	str	r3, [sp, #48]	; 0x30
 800c140:	9309      	str	r3, [sp, #36]	; 0x24
 800c142:	001a      	movs	r2, r3
 800c144:	e7f4      	b.n	800c130 <_dtoa_r+0x2c4>
 800c146:	3101      	adds	r1, #1
 800c148:	6069      	str	r1, [r5, #4]
 800c14a:	0052      	lsls	r2, r2, #1
 800c14c:	e7a3      	b.n	800c096 <_dtoa_r+0x22a>
 800c14e:	2301      	movs	r3, #1
 800c150:	421c      	tst	r4, r3
 800c152:	d00e      	beq.n	800c172 <_dtoa_r+0x306>
 800c154:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c156:	4a21      	ldr	r2, [pc, #132]	; (800c1dc <_dtoa_r+0x370>)
 800c158:	3301      	adds	r3, #1
 800c15a:	930e      	str	r3, [sp, #56]	; 0x38
 800c15c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c15e:	0028      	movs	r0, r5
 800c160:	00db      	lsls	r3, r3, #3
 800c162:	189b      	adds	r3, r3, r2
 800c164:	0031      	movs	r1, r6
 800c166:	681a      	ldr	r2, [r3, #0]
 800c168:	685b      	ldr	r3, [r3, #4]
 800c16a:	f7f5 fe79 	bl	8001e60 <__aeabi_dmul>
 800c16e:	0005      	movs	r5, r0
 800c170:	000e      	movs	r6, r1
 800c172:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c174:	1064      	asrs	r4, r4, #1
 800c176:	3301      	adds	r3, #1
 800c178:	9310      	str	r3, [sp, #64]	; 0x40
 800c17a:	2c00      	cmp	r4, #0
 800c17c:	d1e7      	bne.n	800c14e <_dtoa_r+0x2e2>
 800c17e:	9806      	ldr	r0, [sp, #24]
 800c180:	9907      	ldr	r1, [sp, #28]
 800c182:	002a      	movs	r2, r5
 800c184:	0033      	movs	r3, r6
 800c186:	f7f5 fa61 	bl	800164c <__aeabi_ddiv>
 800c18a:	9006      	str	r0, [sp, #24]
 800c18c:	9107      	str	r1, [sp, #28]
 800c18e:	e042      	b.n	800c216 <_dtoa_r+0x3aa>
 800c190:	7ff00000 	.word	0x7ff00000
 800c194:	0000270f 	.word	0x0000270f
 800c198:	0800ec39 	.word	0x0800ec39
 800c19c:	0800ec3c 	.word	0x0800ec3c
 800c1a0:	0800ebb0 	.word	0x0800ebb0
 800c1a4:	0800ebb1 	.word	0x0800ebb1
 800c1a8:	3ff00000 	.word	0x3ff00000
 800c1ac:	fffffc01 	.word	0xfffffc01
 800c1b0:	3ff80000 	.word	0x3ff80000
 800c1b4:	636f4361 	.word	0x636f4361
 800c1b8:	3fd287a7 	.word	0x3fd287a7
 800c1bc:	8b60c8b3 	.word	0x8b60c8b3
 800c1c0:	3fc68a28 	.word	0x3fc68a28
 800c1c4:	509f79fb 	.word	0x509f79fb
 800c1c8:	3fd34413 	.word	0x3fd34413
 800c1cc:	0800ecd8 	.word	0x0800ecd8
 800c1d0:	00000432 	.word	0x00000432
 800c1d4:	00000412 	.word	0x00000412
 800c1d8:	fe100000 	.word	0xfe100000
 800c1dc:	0800ecb0 	.word	0x0800ecb0
 800c1e0:	2302      	movs	r3, #2
 800c1e2:	930e      	str	r3, [sp, #56]	; 0x38
 800c1e4:	2f00      	cmp	r7, #0
 800c1e6:	d016      	beq.n	800c216 <_dtoa_r+0x3aa>
 800c1e8:	9812      	ldr	r0, [sp, #72]	; 0x48
 800c1ea:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800c1ec:	427c      	negs	r4, r7
 800c1ee:	330d      	adds	r3, #13
 800c1f0:	4023      	ands	r3, r4
 800c1f2:	4ace      	ldr	r2, [pc, #824]	; (800c52c <_dtoa_r+0x6c0>)
 800c1f4:	00db      	lsls	r3, r3, #3
 800c1f6:	18d3      	adds	r3, r2, r3
 800c1f8:	681a      	ldr	r2, [r3, #0]
 800c1fa:	685b      	ldr	r3, [r3, #4]
 800c1fc:	f7f5 fe30 	bl	8001e60 <__aeabi_dmul>
 800c200:	2300      	movs	r3, #0
 800c202:	2601      	movs	r6, #1
 800c204:	001d      	movs	r5, r3
 800c206:	9006      	str	r0, [sp, #24]
 800c208:	9107      	str	r1, [sp, #28]
 800c20a:	1124      	asrs	r4, r4, #4
 800c20c:	2c00      	cmp	r4, #0
 800c20e:	d000      	beq.n	800c212 <_dtoa_r+0x3a6>
 800c210:	e08c      	b.n	800c32c <_dtoa_r+0x4c0>
 800c212:	2b00      	cmp	r3, #0
 800c214:	d1b9      	bne.n	800c18a <_dtoa_r+0x31e>
 800c216:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800c218:	2b00      	cmp	r3, #0
 800c21a:	d100      	bne.n	800c21e <_dtoa_r+0x3b2>
 800c21c:	e096      	b.n	800c34c <_dtoa_r+0x4e0>
 800c21e:	9c06      	ldr	r4, [sp, #24]
 800c220:	9d07      	ldr	r5, [sp, #28]
 800c222:	2200      	movs	r2, #0
 800c224:	4bc2      	ldr	r3, [pc, #776]	; (800c530 <_dtoa_r+0x6c4>)
 800c226:	0020      	movs	r0, r4
 800c228:	0029      	movs	r1, r5
 800c22a:	f7f4 f90f 	bl	800044c <__aeabi_dcmplt>
 800c22e:	2800      	cmp	r0, #0
 800c230:	d100      	bne.n	800c234 <_dtoa_r+0x3c8>
 800c232:	e08b      	b.n	800c34c <_dtoa_r+0x4e0>
 800c234:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c236:	2b00      	cmp	r3, #0
 800c238:	d100      	bne.n	800c23c <_dtoa_r+0x3d0>
 800c23a:	e087      	b.n	800c34c <_dtoa_r+0x4e0>
 800c23c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c23e:	2b00      	cmp	r3, #0
 800c240:	dd41      	ble.n	800c2c6 <_dtoa_r+0x45a>
 800c242:	4bbc      	ldr	r3, [pc, #752]	; (800c534 <_dtoa_r+0x6c8>)
 800c244:	2200      	movs	r2, #0
 800c246:	0020      	movs	r0, r4
 800c248:	0029      	movs	r1, r5
 800c24a:	f7f5 fe09 	bl	8001e60 <__aeabi_dmul>
 800c24e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c250:	9006      	str	r0, [sp, #24]
 800c252:	9107      	str	r1, [sp, #28]
 800c254:	3301      	adds	r3, #1
 800c256:	930e      	str	r3, [sp, #56]	; 0x38
 800c258:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c25a:	1e7e      	subs	r6, r7, #1
 800c25c:	980e      	ldr	r0, [sp, #56]	; 0x38
 800c25e:	9310      	str	r3, [sp, #64]	; 0x40
 800c260:	f7f6 fc0a 	bl	8002a78 <__aeabi_i2d>
 800c264:	9a06      	ldr	r2, [sp, #24]
 800c266:	9b07      	ldr	r3, [sp, #28]
 800c268:	f7f5 fdfa 	bl	8001e60 <__aeabi_dmul>
 800c26c:	2200      	movs	r2, #0
 800c26e:	4bb2      	ldr	r3, [pc, #712]	; (800c538 <_dtoa_r+0x6cc>)
 800c270:	f7f4 fed0 	bl	8001014 <__aeabi_dadd>
 800c274:	4ab1      	ldr	r2, [pc, #708]	; (800c53c <_dtoa_r+0x6d0>)
 800c276:	900e      	str	r0, [sp, #56]	; 0x38
 800c278:	910f      	str	r1, [sp, #60]	; 0x3c
 800c27a:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 800c27c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800c27e:	4694      	mov	ip, r2
 800c280:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c282:	4463      	add	r3, ip
 800c284:	9315      	str	r3, [sp, #84]	; 0x54
 800c286:	001d      	movs	r5, r3
 800c288:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c28a:	2b00      	cmp	r3, #0
 800c28c:	d161      	bne.n	800c352 <_dtoa_r+0x4e6>
 800c28e:	9806      	ldr	r0, [sp, #24]
 800c290:	9907      	ldr	r1, [sp, #28]
 800c292:	2200      	movs	r2, #0
 800c294:	4baa      	ldr	r3, [pc, #680]	; (800c540 <_dtoa_r+0x6d4>)
 800c296:	f7f6 f855 	bl	8002344 <__aeabi_dsub>
 800c29a:	0022      	movs	r2, r4
 800c29c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c29e:	9006      	str	r0, [sp, #24]
 800c2a0:	9107      	str	r1, [sp, #28]
 800c2a2:	f7f4 f8e7 	bl	8000474 <__aeabi_dcmpgt>
 800c2a6:	2800      	cmp	r0, #0
 800c2a8:	d000      	beq.n	800c2ac <_dtoa_r+0x440>
 800c2aa:	e2a8      	b.n	800c7fe <_dtoa_r+0x992>
 800c2ac:	48a5      	ldr	r0, [pc, #660]	; (800c544 <_dtoa_r+0x6d8>)
 800c2ae:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800c2b0:	4684      	mov	ip, r0
 800c2b2:	4461      	add	r1, ip
 800c2b4:	000b      	movs	r3, r1
 800c2b6:	9806      	ldr	r0, [sp, #24]
 800c2b8:	9907      	ldr	r1, [sp, #28]
 800c2ba:	0022      	movs	r2, r4
 800c2bc:	f7f4 f8c6 	bl	800044c <__aeabi_dcmplt>
 800c2c0:	2800      	cmp	r0, #0
 800c2c2:	d000      	beq.n	800c2c6 <_dtoa_r+0x45a>
 800c2c4:	e295      	b.n	800c7f2 <_dtoa_r+0x986>
 800c2c6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800c2c8:	9c13      	ldr	r4, [sp, #76]	; 0x4c
 800c2ca:	9306      	str	r3, [sp, #24]
 800c2cc:	9407      	str	r4, [sp, #28]
 800c2ce:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800c2d0:	2b00      	cmp	r3, #0
 800c2d2:	da00      	bge.n	800c2d6 <_dtoa_r+0x46a>
 800c2d4:	e15c      	b.n	800c590 <_dtoa_r+0x724>
 800c2d6:	2f0e      	cmp	r7, #14
 800c2d8:	dd00      	ble.n	800c2dc <_dtoa_r+0x470>
 800c2da:	e159      	b.n	800c590 <_dtoa_r+0x724>
 800c2dc:	4b93      	ldr	r3, [pc, #588]	; (800c52c <_dtoa_r+0x6c0>)
 800c2de:	00fa      	lsls	r2, r7, #3
 800c2e0:	189b      	adds	r3, r3, r2
 800c2e2:	685c      	ldr	r4, [r3, #4]
 800c2e4:	681b      	ldr	r3, [r3, #0]
 800c2e6:	9304      	str	r3, [sp, #16]
 800c2e8:	9405      	str	r4, [sp, #20]
 800c2ea:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c2ec:	2b00      	cmp	r3, #0
 800c2ee:	db00      	blt.n	800c2f2 <_dtoa_r+0x486>
 800c2f0:	e0d8      	b.n	800c4a4 <_dtoa_r+0x638>
 800c2f2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c2f4:	2b00      	cmp	r3, #0
 800c2f6:	dd00      	ble.n	800c2fa <_dtoa_r+0x48e>
 800c2f8:	e0d4      	b.n	800c4a4 <_dtoa_r+0x638>
 800c2fa:	d000      	beq.n	800c2fe <_dtoa_r+0x492>
 800c2fc:	e27d      	b.n	800c7fa <_dtoa_r+0x98e>
 800c2fe:	9804      	ldr	r0, [sp, #16]
 800c300:	9905      	ldr	r1, [sp, #20]
 800c302:	2200      	movs	r2, #0
 800c304:	4b8e      	ldr	r3, [pc, #568]	; (800c540 <_dtoa_r+0x6d4>)
 800c306:	f7f5 fdab 	bl	8001e60 <__aeabi_dmul>
 800c30a:	9a06      	ldr	r2, [sp, #24]
 800c30c:	9b07      	ldr	r3, [sp, #28]
 800c30e:	f7f4 f8bb 	bl	8000488 <__aeabi_dcmpge>
 800c312:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c314:	9304      	str	r3, [sp, #16]
 800c316:	001e      	movs	r6, r3
 800c318:	2800      	cmp	r0, #0
 800c31a:	d000      	beq.n	800c31e <_dtoa_r+0x4b2>
 800c31c:	e24f      	b.n	800c7be <_dtoa_r+0x952>
 800c31e:	9b08      	ldr	r3, [sp, #32]
 800c320:	9a08      	ldr	r2, [sp, #32]
 800c322:	1c5d      	adds	r5, r3, #1
 800c324:	2331      	movs	r3, #49	; 0x31
 800c326:	3701      	adds	r7, #1
 800c328:	7013      	strb	r3, [r2, #0]
 800c32a:	e24b      	b.n	800c7c4 <_dtoa_r+0x958>
 800c32c:	4234      	tst	r4, r6
 800c32e:	d00a      	beq.n	800c346 <_dtoa_r+0x4da>
 800c330:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c332:	4a85      	ldr	r2, [pc, #532]	; (800c548 <_dtoa_r+0x6dc>)
 800c334:	3301      	adds	r3, #1
 800c336:	930e      	str	r3, [sp, #56]	; 0x38
 800c338:	00eb      	lsls	r3, r5, #3
 800c33a:	189b      	adds	r3, r3, r2
 800c33c:	681a      	ldr	r2, [r3, #0]
 800c33e:	685b      	ldr	r3, [r3, #4]
 800c340:	f7f5 fd8e 	bl	8001e60 <__aeabi_dmul>
 800c344:	0033      	movs	r3, r6
 800c346:	1064      	asrs	r4, r4, #1
 800c348:	3501      	adds	r5, #1
 800c34a:	e75f      	b.n	800c20c <_dtoa_r+0x3a0>
 800c34c:	003e      	movs	r6, r7
 800c34e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c350:	e784      	b.n	800c25c <_dtoa_r+0x3f0>
 800c352:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c354:	990d      	ldr	r1, [sp, #52]	; 0x34
 800c356:	1e5a      	subs	r2, r3, #1
 800c358:	4b74      	ldr	r3, [pc, #464]	; (800c52c <_dtoa_r+0x6c0>)
 800c35a:	00d2      	lsls	r2, r2, #3
 800c35c:	189b      	adds	r3, r3, r2
 800c35e:	681a      	ldr	r2, [r3, #0]
 800c360:	685b      	ldr	r3, [r3, #4]
 800c362:	2900      	cmp	r1, #0
 800c364:	d049      	beq.n	800c3fa <_dtoa_r+0x58e>
 800c366:	2000      	movs	r0, #0
 800c368:	4978      	ldr	r1, [pc, #480]	; (800c54c <_dtoa_r+0x6e0>)
 800c36a:	f7f5 f96f 	bl	800164c <__aeabi_ddiv>
 800c36e:	002b      	movs	r3, r5
 800c370:	0022      	movs	r2, r4
 800c372:	f7f5 ffe7 	bl	8002344 <__aeabi_dsub>
 800c376:	9b08      	ldr	r3, [sp, #32]
 800c378:	900e      	str	r0, [sp, #56]	; 0x38
 800c37a:	910f      	str	r1, [sp, #60]	; 0x3c
 800c37c:	9315      	str	r3, [sp, #84]	; 0x54
 800c37e:	9806      	ldr	r0, [sp, #24]
 800c380:	9907      	ldr	r1, [sp, #28]
 800c382:	f7f6 fb43 	bl	8002a0c <__aeabi_d2iz>
 800c386:	0004      	movs	r4, r0
 800c388:	f7f6 fb76 	bl	8002a78 <__aeabi_i2d>
 800c38c:	0002      	movs	r2, r0
 800c38e:	000b      	movs	r3, r1
 800c390:	9806      	ldr	r0, [sp, #24]
 800c392:	9907      	ldr	r1, [sp, #28]
 800c394:	f7f5 ffd6 	bl	8002344 <__aeabi_dsub>
 800c398:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c39a:	3430      	adds	r4, #48	; 0x30
 800c39c:	1c5d      	adds	r5, r3, #1
 800c39e:	701c      	strb	r4, [r3, #0]
 800c3a0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c3a2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c3a4:	9006      	str	r0, [sp, #24]
 800c3a6:	9107      	str	r1, [sp, #28]
 800c3a8:	f7f4 f850 	bl	800044c <__aeabi_dcmplt>
 800c3ac:	2800      	cmp	r0, #0
 800c3ae:	d16c      	bne.n	800c48a <_dtoa_r+0x61e>
 800c3b0:	9a06      	ldr	r2, [sp, #24]
 800c3b2:	9b07      	ldr	r3, [sp, #28]
 800c3b4:	2000      	movs	r0, #0
 800c3b6:	495e      	ldr	r1, [pc, #376]	; (800c530 <_dtoa_r+0x6c4>)
 800c3b8:	f7f5 ffc4 	bl	8002344 <__aeabi_dsub>
 800c3bc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c3be:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c3c0:	f7f4 f844 	bl	800044c <__aeabi_dcmplt>
 800c3c4:	2800      	cmp	r0, #0
 800c3c6:	d000      	beq.n	800c3ca <_dtoa_r+0x55e>
 800c3c8:	e0c3      	b.n	800c552 <_dtoa_r+0x6e6>
 800c3ca:	9b08      	ldr	r3, [sp, #32]
 800c3cc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800c3ce:	1aeb      	subs	r3, r5, r3
 800c3d0:	429a      	cmp	r2, r3
 800c3d2:	dc00      	bgt.n	800c3d6 <_dtoa_r+0x56a>
 800c3d4:	e777      	b.n	800c2c6 <_dtoa_r+0x45a>
 800c3d6:	980e      	ldr	r0, [sp, #56]	; 0x38
 800c3d8:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800c3da:	2200      	movs	r2, #0
 800c3dc:	4b55      	ldr	r3, [pc, #340]	; (800c534 <_dtoa_r+0x6c8>)
 800c3de:	f7f5 fd3f 	bl	8001e60 <__aeabi_dmul>
 800c3e2:	2200      	movs	r2, #0
 800c3e4:	900e      	str	r0, [sp, #56]	; 0x38
 800c3e6:	910f      	str	r1, [sp, #60]	; 0x3c
 800c3e8:	9806      	ldr	r0, [sp, #24]
 800c3ea:	9907      	ldr	r1, [sp, #28]
 800c3ec:	4b51      	ldr	r3, [pc, #324]	; (800c534 <_dtoa_r+0x6c8>)
 800c3ee:	f7f5 fd37 	bl	8001e60 <__aeabi_dmul>
 800c3f2:	9515      	str	r5, [sp, #84]	; 0x54
 800c3f4:	9006      	str	r0, [sp, #24]
 800c3f6:	9107      	str	r1, [sp, #28]
 800c3f8:	e7c1      	b.n	800c37e <_dtoa_r+0x512>
 800c3fa:	0020      	movs	r0, r4
 800c3fc:	0029      	movs	r1, r5
 800c3fe:	f7f5 fd2f 	bl	8001e60 <__aeabi_dmul>
 800c402:	9c08      	ldr	r4, [sp, #32]
 800c404:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800c406:	0023      	movs	r3, r4
 800c408:	4694      	mov	ip, r2
 800c40a:	900e      	str	r0, [sp, #56]	; 0x38
 800c40c:	910f      	str	r1, [sp, #60]	; 0x3c
 800c40e:	4463      	add	r3, ip
 800c410:	9315      	str	r3, [sp, #84]	; 0x54
 800c412:	9806      	ldr	r0, [sp, #24]
 800c414:	9907      	ldr	r1, [sp, #28]
 800c416:	f7f6 faf9 	bl	8002a0c <__aeabi_d2iz>
 800c41a:	0005      	movs	r5, r0
 800c41c:	f7f6 fb2c 	bl	8002a78 <__aeabi_i2d>
 800c420:	000b      	movs	r3, r1
 800c422:	0002      	movs	r2, r0
 800c424:	9806      	ldr	r0, [sp, #24]
 800c426:	9907      	ldr	r1, [sp, #28]
 800c428:	f7f5 ff8c 	bl	8002344 <__aeabi_dsub>
 800c42c:	3530      	adds	r5, #48	; 0x30
 800c42e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c430:	7025      	strb	r5, [r4, #0]
 800c432:	3401      	adds	r4, #1
 800c434:	9006      	str	r0, [sp, #24]
 800c436:	9107      	str	r1, [sp, #28]
 800c438:	42a3      	cmp	r3, r4
 800c43a:	d12a      	bne.n	800c492 <_dtoa_r+0x626>
 800c43c:	980e      	ldr	r0, [sp, #56]	; 0x38
 800c43e:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800c440:	9a08      	ldr	r2, [sp, #32]
 800c442:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c444:	4694      	mov	ip, r2
 800c446:	4463      	add	r3, ip
 800c448:	2200      	movs	r2, #0
 800c44a:	001d      	movs	r5, r3
 800c44c:	4b3f      	ldr	r3, [pc, #252]	; (800c54c <_dtoa_r+0x6e0>)
 800c44e:	f7f4 fde1 	bl	8001014 <__aeabi_dadd>
 800c452:	0002      	movs	r2, r0
 800c454:	000b      	movs	r3, r1
 800c456:	9806      	ldr	r0, [sp, #24]
 800c458:	9907      	ldr	r1, [sp, #28]
 800c45a:	f7f4 f80b 	bl	8000474 <__aeabi_dcmpgt>
 800c45e:	2800      	cmp	r0, #0
 800c460:	d000      	beq.n	800c464 <_dtoa_r+0x5f8>
 800c462:	e076      	b.n	800c552 <_dtoa_r+0x6e6>
 800c464:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c466:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c468:	2000      	movs	r0, #0
 800c46a:	4938      	ldr	r1, [pc, #224]	; (800c54c <_dtoa_r+0x6e0>)
 800c46c:	f7f5 ff6a 	bl	8002344 <__aeabi_dsub>
 800c470:	0002      	movs	r2, r0
 800c472:	000b      	movs	r3, r1
 800c474:	9806      	ldr	r0, [sp, #24]
 800c476:	9907      	ldr	r1, [sp, #28]
 800c478:	f7f3 ffe8 	bl	800044c <__aeabi_dcmplt>
 800c47c:	2800      	cmp	r0, #0
 800c47e:	d100      	bne.n	800c482 <_dtoa_r+0x616>
 800c480:	e721      	b.n	800c2c6 <_dtoa_r+0x45a>
 800c482:	1e6b      	subs	r3, r5, #1
 800c484:	781a      	ldrb	r2, [r3, #0]
 800c486:	2a30      	cmp	r2, #48	; 0x30
 800c488:	d001      	beq.n	800c48e <_dtoa_r+0x622>
 800c48a:	0037      	movs	r7, r6
 800c48c:	e03f      	b.n	800c50e <_dtoa_r+0x6a2>
 800c48e:	001d      	movs	r5, r3
 800c490:	e7f7      	b.n	800c482 <_dtoa_r+0x616>
 800c492:	9806      	ldr	r0, [sp, #24]
 800c494:	9907      	ldr	r1, [sp, #28]
 800c496:	2200      	movs	r2, #0
 800c498:	4b26      	ldr	r3, [pc, #152]	; (800c534 <_dtoa_r+0x6c8>)
 800c49a:	f7f5 fce1 	bl	8001e60 <__aeabi_dmul>
 800c49e:	9006      	str	r0, [sp, #24]
 800c4a0:	9107      	str	r1, [sp, #28]
 800c4a2:	e7b6      	b.n	800c412 <_dtoa_r+0x5a6>
 800c4a4:	9e08      	ldr	r6, [sp, #32]
 800c4a6:	9a04      	ldr	r2, [sp, #16]
 800c4a8:	9b05      	ldr	r3, [sp, #20]
 800c4aa:	9806      	ldr	r0, [sp, #24]
 800c4ac:	9907      	ldr	r1, [sp, #28]
 800c4ae:	f7f5 f8cd 	bl	800164c <__aeabi_ddiv>
 800c4b2:	f7f6 faab 	bl	8002a0c <__aeabi_d2iz>
 800c4b6:	0004      	movs	r4, r0
 800c4b8:	f7f6 fade 	bl	8002a78 <__aeabi_i2d>
 800c4bc:	9a04      	ldr	r2, [sp, #16]
 800c4be:	9b05      	ldr	r3, [sp, #20]
 800c4c0:	f7f5 fcce 	bl	8001e60 <__aeabi_dmul>
 800c4c4:	0002      	movs	r2, r0
 800c4c6:	000b      	movs	r3, r1
 800c4c8:	9806      	ldr	r0, [sp, #24]
 800c4ca:	9907      	ldr	r1, [sp, #28]
 800c4cc:	f7f5 ff3a 	bl	8002344 <__aeabi_dsub>
 800c4d0:	0023      	movs	r3, r4
 800c4d2:	3330      	adds	r3, #48	; 0x30
 800c4d4:	7033      	strb	r3, [r6, #0]
 800c4d6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c4d8:	9b08      	ldr	r3, [sp, #32]
 800c4da:	1c75      	adds	r5, r6, #1
 800c4dc:	1aeb      	subs	r3, r5, r3
 800c4de:	429a      	cmp	r2, r3
 800c4e0:	d148      	bne.n	800c574 <_dtoa_r+0x708>
 800c4e2:	0002      	movs	r2, r0
 800c4e4:	000b      	movs	r3, r1
 800c4e6:	f7f4 fd95 	bl	8001014 <__aeabi_dadd>
 800c4ea:	9a04      	ldr	r2, [sp, #16]
 800c4ec:	9b05      	ldr	r3, [sp, #20]
 800c4ee:	9006      	str	r0, [sp, #24]
 800c4f0:	9107      	str	r1, [sp, #28]
 800c4f2:	f7f3 ffbf 	bl	8000474 <__aeabi_dcmpgt>
 800c4f6:	2800      	cmp	r0, #0
 800c4f8:	d12a      	bne.n	800c550 <_dtoa_r+0x6e4>
 800c4fa:	9a04      	ldr	r2, [sp, #16]
 800c4fc:	9b05      	ldr	r3, [sp, #20]
 800c4fe:	9806      	ldr	r0, [sp, #24]
 800c500:	9907      	ldr	r1, [sp, #28]
 800c502:	f7f3 ff9d 	bl	8000440 <__aeabi_dcmpeq>
 800c506:	2800      	cmp	r0, #0
 800c508:	d001      	beq.n	800c50e <_dtoa_r+0x6a2>
 800c50a:	07e3      	lsls	r3, r4, #31
 800c50c:	d420      	bmi.n	800c550 <_dtoa_r+0x6e4>
 800c50e:	9903      	ldr	r1, [sp, #12]
 800c510:	9802      	ldr	r0, [sp, #8]
 800c512:	f001 f824 	bl	800d55e <_Bfree>
 800c516:	2300      	movs	r3, #0
 800c518:	702b      	strb	r3, [r5, #0]
 800c51a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800c51c:	3701      	adds	r7, #1
 800c51e:	601f      	str	r7, [r3, #0]
 800c520:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800c522:	2b00      	cmp	r3, #0
 800c524:	d100      	bne.n	800c528 <_dtoa_r+0x6bc>
 800c526:	e4e6      	b.n	800bef6 <_dtoa_r+0x8a>
 800c528:	601d      	str	r5, [r3, #0]
 800c52a:	e4e4      	b.n	800bef6 <_dtoa_r+0x8a>
 800c52c:	0800ecd8 	.word	0x0800ecd8
 800c530:	3ff00000 	.word	0x3ff00000
 800c534:	40240000 	.word	0x40240000
 800c538:	401c0000 	.word	0x401c0000
 800c53c:	fcc00000 	.word	0xfcc00000
 800c540:	40140000 	.word	0x40140000
 800c544:	7cc00000 	.word	0x7cc00000
 800c548:	0800ecb0 	.word	0x0800ecb0
 800c54c:	3fe00000 	.word	0x3fe00000
 800c550:	003e      	movs	r6, r7
 800c552:	1e6b      	subs	r3, r5, #1
 800c554:	781a      	ldrb	r2, [r3, #0]
 800c556:	2a39      	cmp	r2, #57	; 0x39
 800c558:	d106      	bne.n	800c568 <_dtoa_r+0x6fc>
 800c55a:	9a08      	ldr	r2, [sp, #32]
 800c55c:	429a      	cmp	r2, r3
 800c55e:	d107      	bne.n	800c570 <_dtoa_r+0x704>
 800c560:	2330      	movs	r3, #48	; 0x30
 800c562:	7013      	strb	r3, [r2, #0]
 800c564:	0013      	movs	r3, r2
 800c566:	3601      	adds	r6, #1
 800c568:	781a      	ldrb	r2, [r3, #0]
 800c56a:	3201      	adds	r2, #1
 800c56c:	701a      	strb	r2, [r3, #0]
 800c56e:	e78c      	b.n	800c48a <_dtoa_r+0x61e>
 800c570:	001d      	movs	r5, r3
 800c572:	e7ee      	b.n	800c552 <_dtoa_r+0x6e6>
 800c574:	2200      	movs	r2, #0
 800c576:	4ba4      	ldr	r3, [pc, #656]	; (800c808 <_dtoa_r+0x99c>)
 800c578:	f7f5 fc72 	bl	8001e60 <__aeabi_dmul>
 800c57c:	2200      	movs	r2, #0
 800c57e:	2300      	movs	r3, #0
 800c580:	9006      	str	r0, [sp, #24]
 800c582:	9107      	str	r1, [sp, #28]
 800c584:	002e      	movs	r6, r5
 800c586:	f7f3 ff5b 	bl	8000440 <__aeabi_dcmpeq>
 800c58a:	2800      	cmp	r0, #0
 800c58c:	d08b      	beq.n	800c4a6 <_dtoa_r+0x63a>
 800c58e:	e7be      	b.n	800c50e <_dtoa_r+0x6a2>
 800c590:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c592:	2a00      	cmp	r2, #0
 800c594:	d100      	bne.n	800c598 <_dtoa_r+0x72c>
 800c596:	e0da      	b.n	800c74e <_dtoa_r+0x8e2>
 800c598:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800c59a:	2a01      	cmp	r2, #1
 800c59c:	dd00      	ble.n	800c5a0 <_dtoa_r+0x734>
 800c59e:	e0bd      	b.n	800c71c <_dtoa_r+0x8b0>
 800c5a0:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800c5a2:	2a00      	cmp	r2, #0
 800c5a4:	d100      	bne.n	800c5a8 <_dtoa_r+0x73c>
 800c5a6:	e0b5      	b.n	800c714 <_dtoa_r+0x8a8>
 800c5a8:	4a98      	ldr	r2, [pc, #608]	; (800c80c <_dtoa_r+0x9a0>)
 800c5aa:	189b      	adds	r3, r3, r2
 800c5ac:	9d04      	ldr	r5, [sp, #16]
 800c5ae:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800c5b0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c5b2:	2101      	movs	r1, #1
 800c5b4:	18d2      	adds	r2, r2, r3
 800c5b6:	920a      	str	r2, [sp, #40]	; 0x28
 800c5b8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800c5ba:	9802      	ldr	r0, [sp, #8]
 800c5bc:	18d3      	adds	r3, r2, r3
 800c5be:	930b      	str	r3, [sp, #44]	; 0x2c
 800c5c0:	f001 f8ab 	bl	800d71a <__i2b>
 800c5c4:	0006      	movs	r6, r0
 800c5c6:	2c00      	cmp	r4, #0
 800c5c8:	dd0e      	ble.n	800c5e8 <_dtoa_r+0x77c>
 800c5ca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c5cc:	2b00      	cmp	r3, #0
 800c5ce:	dd0b      	ble.n	800c5e8 <_dtoa_r+0x77c>
 800c5d0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800c5d2:	0023      	movs	r3, r4
 800c5d4:	4294      	cmp	r4, r2
 800c5d6:	dd00      	ble.n	800c5da <_dtoa_r+0x76e>
 800c5d8:	0013      	movs	r3, r2
 800c5da:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c5dc:	1ae4      	subs	r4, r4, r3
 800c5de:	1ad2      	subs	r2, r2, r3
 800c5e0:	920a      	str	r2, [sp, #40]	; 0x28
 800c5e2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800c5e4:	1ad3      	subs	r3, r2, r3
 800c5e6:	930b      	str	r3, [sp, #44]	; 0x2c
 800c5e8:	9b04      	ldr	r3, [sp, #16]
 800c5ea:	2b00      	cmp	r3, #0
 800c5ec:	d01f      	beq.n	800c62e <_dtoa_r+0x7c2>
 800c5ee:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c5f0:	2b00      	cmp	r3, #0
 800c5f2:	d100      	bne.n	800c5f6 <_dtoa_r+0x78a>
 800c5f4:	e0af      	b.n	800c756 <_dtoa_r+0x8ea>
 800c5f6:	2d00      	cmp	r5, #0
 800c5f8:	d011      	beq.n	800c61e <_dtoa_r+0x7b2>
 800c5fa:	0031      	movs	r1, r6
 800c5fc:	002a      	movs	r2, r5
 800c5fe:	9802      	ldr	r0, [sp, #8]
 800c600:	f001 f924 	bl	800d84c <__pow5mult>
 800c604:	9a03      	ldr	r2, [sp, #12]
 800c606:	0001      	movs	r1, r0
 800c608:	0006      	movs	r6, r0
 800c60a:	9802      	ldr	r0, [sp, #8]
 800c60c:	f001 f88e 	bl	800d72c <__multiply>
 800c610:	9903      	ldr	r1, [sp, #12]
 800c612:	9010      	str	r0, [sp, #64]	; 0x40
 800c614:	9802      	ldr	r0, [sp, #8]
 800c616:	f000 ffa2 	bl	800d55e <_Bfree>
 800c61a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c61c:	9303      	str	r3, [sp, #12]
 800c61e:	9b04      	ldr	r3, [sp, #16]
 800c620:	1b5a      	subs	r2, r3, r5
 800c622:	d004      	beq.n	800c62e <_dtoa_r+0x7c2>
 800c624:	9903      	ldr	r1, [sp, #12]
 800c626:	9802      	ldr	r0, [sp, #8]
 800c628:	f001 f910 	bl	800d84c <__pow5mult>
 800c62c:	9003      	str	r0, [sp, #12]
 800c62e:	2101      	movs	r1, #1
 800c630:	9802      	ldr	r0, [sp, #8]
 800c632:	f001 f872 	bl	800d71a <__i2b>
 800c636:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800c638:	9004      	str	r0, [sp, #16]
 800c63a:	2b00      	cmp	r3, #0
 800c63c:	d100      	bne.n	800c640 <_dtoa_r+0x7d4>
 800c63e:	e1e3      	b.n	800ca08 <_dtoa_r+0xb9c>
 800c640:	001a      	movs	r2, r3
 800c642:	0001      	movs	r1, r0
 800c644:	9802      	ldr	r0, [sp, #8]
 800c646:	f001 f901 	bl	800d84c <__pow5mult>
 800c64a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800c64c:	9004      	str	r0, [sp, #16]
 800c64e:	2b01      	cmp	r3, #1
 800c650:	dd00      	ble.n	800c654 <_dtoa_r+0x7e8>
 800c652:	e082      	b.n	800c75a <_dtoa_r+0x8ee>
 800c654:	2500      	movs	r5, #0
 800c656:	9b06      	ldr	r3, [sp, #24]
 800c658:	42ab      	cmp	r3, r5
 800c65a:	d10e      	bne.n	800c67a <_dtoa_r+0x80e>
 800c65c:	9b07      	ldr	r3, [sp, #28]
 800c65e:	031b      	lsls	r3, r3, #12
 800c660:	42ab      	cmp	r3, r5
 800c662:	d10a      	bne.n	800c67a <_dtoa_r+0x80e>
 800c664:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c666:	9a07      	ldr	r2, [sp, #28]
 800c668:	4213      	tst	r3, r2
 800c66a:	d006      	beq.n	800c67a <_dtoa_r+0x80e>
 800c66c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c66e:	3501      	adds	r5, #1
 800c670:	3301      	adds	r3, #1
 800c672:	930a      	str	r3, [sp, #40]	; 0x28
 800c674:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c676:	3301      	adds	r3, #1
 800c678:	930b      	str	r3, [sp, #44]	; 0x2c
 800c67a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800c67c:	2001      	movs	r0, #1
 800c67e:	2b00      	cmp	r3, #0
 800c680:	d16c      	bne.n	800c75c <_dtoa_r+0x8f0>
 800c682:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c684:	1818      	adds	r0, r3, r0
 800c686:	231f      	movs	r3, #31
 800c688:	4018      	ands	r0, r3
 800c68a:	d07e      	beq.n	800c78a <_dtoa_r+0x91e>
 800c68c:	3301      	adds	r3, #1
 800c68e:	1a1b      	subs	r3, r3, r0
 800c690:	2b04      	cmp	r3, #4
 800c692:	dd70      	ble.n	800c776 <_dtoa_r+0x90a>
 800c694:	231c      	movs	r3, #28
 800c696:	1a18      	subs	r0, r3, r0
 800c698:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c69a:	1824      	adds	r4, r4, r0
 800c69c:	181b      	adds	r3, r3, r0
 800c69e:	930a      	str	r3, [sp, #40]	; 0x28
 800c6a0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c6a2:	181b      	adds	r3, r3, r0
 800c6a4:	930b      	str	r3, [sp, #44]	; 0x2c
 800c6a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c6a8:	2b00      	cmp	r3, #0
 800c6aa:	dd05      	ble.n	800c6b8 <_dtoa_r+0x84c>
 800c6ac:	001a      	movs	r2, r3
 800c6ae:	9903      	ldr	r1, [sp, #12]
 800c6b0:	9802      	ldr	r0, [sp, #8]
 800c6b2:	f001 f91d 	bl	800d8f0 <__lshift>
 800c6b6:	9003      	str	r0, [sp, #12]
 800c6b8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c6ba:	2b00      	cmp	r3, #0
 800c6bc:	dd05      	ble.n	800c6ca <_dtoa_r+0x85e>
 800c6be:	001a      	movs	r2, r3
 800c6c0:	9904      	ldr	r1, [sp, #16]
 800c6c2:	9802      	ldr	r0, [sp, #8]
 800c6c4:	f001 f914 	bl	800d8f0 <__lshift>
 800c6c8:	9004      	str	r0, [sp, #16]
 800c6ca:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800c6cc:	2b00      	cmp	r3, #0
 800c6ce:	d05e      	beq.n	800c78e <_dtoa_r+0x922>
 800c6d0:	9904      	ldr	r1, [sp, #16]
 800c6d2:	9803      	ldr	r0, [sp, #12]
 800c6d4:	f001 f95e 	bl	800d994 <__mcmp>
 800c6d8:	2800      	cmp	r0, #0
 800c6da:	da58      	bge.n	800c78e <_dtoa_r+0x922>
 800c6dc:	2300      	movs	r3, #0
 800c6de:	220a      	movs	r2, #10
 800c6e0:	9903      	ldr	r1, [sp, #12]
 800c6e2:	9802      	ldr	r0, [sp, #8]
 800c6e4:	f000 ff54 	bl	800d590 <__multadd>
 800c6e8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c6ea:	3f01      	subs	r7, #1
 800c6ec:	9003      	str	r0, [sp, #12]
 800c6ee:	2b00      	cmp	r3, #0
 800c6f0:	d100      	bne.n	800c6f4 <_dtoa_r+0x888>
 800c6f2:	e190      	b.n	800ca16 <_dtoa_r+0xbaa>
 800c6f4:	2300      	movs	r3, #0
 800c6f6:	0031      	movs	r1, r6
 800c6f8:	220a      	movs	r2, #10
 800c6fa:	9802      	ldr	r0, [sp, #8]
 800c6fc:	f000 ff48 	bl	800d590 <__multadd>
 800c700:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c702:	0006      	movs	r6, r0
 800c704:	2b00      	cmp	r3, #0
 800c706:	dd00      	ble.n	800c70a <_dtoa_r+0x89e>
 800c708:	e088      	b.n	800c81c <_dtoa_r+0x9b0>
 800c70a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800c70c:	2b02      	cmp	r3, #2
 800c70e:	dc00      	bgt.n	800c712 <_dtoa_r+0x8a6>
 800c710:	e084      	b.n	800c81c <_dtoa_r+0x9b0>
 800c712:	e044      	b.n	800c79e <_dtoa_r+0x932>
 800c714:	2336      	movs	r3, #54	; 0x36
 800c716:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800c718:	1a9b      	subs	r3, r3, r2
 800c71a:	e747      	b.n	800c5ac <_dtoa_r+0x740>
 800c71c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c71e:	1e5d      	subs	r5, r3, #1
 800c720:	9b04      	ldr	r3, [sp, #16]
 800c722:	42ab      	cmp	r3, r5
 800c724:	db08      	blt.n	800c738 <_dtoa_r+0x8cc>
 800c726:	1b5d      	subs	r5, r3, r5
 800c728:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c72a:	2b00      	cmp	r3, #0
 800c72c:	da0c      	bge.n	800c748 <_dtoa_r+0x8dc>
 800c72e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c730:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c732:	1a9c      	subs	r4, r3, r2
 800c734:	2300      	movs	r3, #0
 800c736:	e73b      	b.n	800c5b0 <_dtoa_r+0x744>
 800c738:	9b04      	ldr	r3, [sp, #16]
 800c73a:	9504      	str	r5, [sp, #16]
 800c73c:	1aea      	subs	r2, r5, r3
 800c73e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800c740:	2500      	movs	r5, #0
 800c742:	189b      	adds	r3, r3, r2
 800c744:	9311      	str	r3, [sp, #68]	; 0x44
 800c746:	e7ef      	b.n	800c728 <_dtoa_r+0x8bc>
 800c748:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800c74a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c74c:	e730      	b.n	800c5b0 <_dtoa_r+0x744>
 800c74e:	9d04      	ldr	r5, [sp, #16]
 800c750:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800c752:	9e0d      	ldr	r6, [sp, #52]	; 0x34
 800c754:	e737      	b.n	800c5c6 <_dtoa_r+0x75a>
 800c756:	9a04      	ldr	r2, [sp, #16]
 800c758:	e764      	b.n	800c624 <_dtoa_r+0x7b8>
 800c75a:	2500      	movs	r5, #0
 800c75c:	9b04      	ldr	r3, [sp, #16]
 800c75e:	9a04      	ldr	r2, [sp, #16]
 800c760:	691b      	ldr	r3, [r3, #16]
 800c762:	9310      	str	r3, [sp, #64]	; 0x40
 800c764:	3303      	adds	r3, #3
 800c766:	009b      	lsls	r3, r3, #2
 800c768:	18d3      	adds	r3, r2, r3
 800c76a:	6858      	ldr	r0, [r3, #4]
 800c76c:	f000 ff8c 	bl	800d688 <__hi0bits>
 800c770:	2320      	movs	r3, #32
 800c772:	1a18      	subs	r0, r3, r0
 800c774:	e785      	b.n	800c682 <_dtoa_r+0x816>
 800c776:	2b04      	cmp	r3, #4
 800c778:	d095      	beq.n	800c6a6 <_dtoa_r+0x83a>
 800c77a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c77c:	331c      	adds	r3, #28
 800c77e:	18d2      	adds	r2, r2, r3
 800c780:	920a      	str	r2, [sp, #40]	; 0x28
 800c782:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800c784:	18e4      	adds	r4, r4, r3
 800c786:	18d3      	adds	r3, r2, r3
 800c788:	e78c      	b.n	800c6a4 <_dtoa_r+0x838>
 800c78a:	0003      	movs	r3, r0
 800c78c:	e7f5      	b.n	800c77a <_dtoa_r+0x90e>
 800c78e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c790:	2b00      	cmp	r3, #0
 800c792:	dc3d      	bgt.n	800c810 <_dtoa_r+0x9a4>
 800c794:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800c796:	2b02      	cmp	r3, #2
 800c798:	dd3a      	ble.n	800c810 <_dtoa_r+0x9a4>
 800c79a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c79c:	930c      	str	r3, [sp, #48]	; 0x30
 800c79e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c7a0:	2b00      	cmp	r3, #0
 800c7a2:	d10c      	bne.n	800c7be <_dtoa_r+0x952>
 800c7a4:	9904      	ldr	r1, [sp, #16]
 800c7a6:	2205      	movs	r2, #5
 800c7a8:	9802      	ldr	r0, [sp, #8]
 800c7aa:	f000 fef1 	bl	800d590 <__multadd>
 800c7ae:	9004      	str	r0, [sp, #16]
 800c7b0:	0001      	movs	r1, r0
 800c7b2:	9803      	ldr	r0, [sp, #12]
 800c7b4:	f001 f8ee 	bl	800d994 <__mcmp>
 800c7b8:	2800      	cmp	r0, #0
 800c7ba:	dd00      	ble.n	800c7be <_dtoa_r+0x952>
 800c7bc:	e5af      	b.n	800c31e <_dtoa_r+0x4b2>
 800c7be:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c7c0:	9d08      	ldr	r5, [sp, #32]
 800c7c2:	43df      	mvns	r7, r3
 800c7c4:	2300      	movs	r3, #0
 800c7c6:	9309      	str	r3, [sp, #36]	; 0x24
 800c7c8:	9904      	ldr	r1, [sp, #16]
 800c7ca:	9802      	ldr	r0, [sp, #8]
 800c7cc:	f000 fec7 	bl	800d55e <_Bfree>
 800c7d0:	2e00      	cmp	r6, #0
 800c7d2:	d100      	bne.n	800c7d6 <_dtoa_r+0x96a>
 800c7d4:	e69b      	b.n	800c50e <_dtoa_r+0x6a2>
 800c7d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c7d8:	2b00      	cmp	r3, #0
 800c7da:	d005      	beq.n	800c7e8 <_dtoa_r+0x97c>
 800c7dc:	42b3      	cmp	r3, r6
 800c7de:	d003      	beq.n	800c7e8 <_dtoa_r+0x97c>
 800c7e0:	0019      	movs	r1, r3
 800c7e2:	9802      	ldr	r0, [sp, #8]
 800c7e4:	f000 febb 	bl	800d55e <_Bfree>
 800c7e8:	0031      	movs	r1, r6
 800c7ea:	9802      	ldr	r0, [sp, #8]
 800c7ec:	f000 feb7 	bl	800d55e <_Bfree>
 800c7f0:	e68d      	b.n	800c50e <_dtoa_r+0x6a2>
 800c7f2:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c7f4:	9304      	str	r3, [sp, #16]
 800c7f6:	001e      	movs	r6, r3
 800c7f8:	e7e1      	b.n	800c7be <_dtoa_r+0x952>
 800c7fa:	2300      	movs	r3, #0
 800c7fc:	e7fa      	b.n	800c7f4 <_dtoa_r+0x988>
 800c7fe:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c800:	0037      	movs	r7, r6
 800c802:	9304      	str	r3, [sp, #16]
 800c804:	001e      	movs	r6, r3
 800c806:	e58a      	b.n	800c31e <_dtoa_r+0x4b2>
 800c808:	40240000 	.word	0x40240000
 800c80c:	00000433 	.word	0x00000433
 800c810:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c812:	2b00      	cmp	r3, #0
 800c814:	d100      	bne.n	800c818 <_dtoa_r+0x9ac>
 800c816:	e0b2      	b.n	800c97e <_dtoa_r+0xb12>
 800c818:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c81a:	930c      	str	r3, [sp, #48]	; 0x30
 800c81c:	2c00      	cmp	r4, #0
 800c81e:	dd05      	ble.n	800c82c <_dtoa_r+0x9c0>
 800c820:	0031      	movs	r1, r6
 800c822:	0022      	movs	r2, r4
 800c824:	9802      	ldr	r0, [sp, #8]
 800c826:	f001 f863 	bl	800d8f0 <__lshift>
 800c82a:	0006      	movs	r6, r0
 800c82c:	0030      	movs	r0, r6
 800c82e:	2d00      	cmp	r5, #0
 800c830:	d011      	beq.n	800c856 <_dtoa_r+0x9ea>
 800c832:	6871      	ldr	r1, [r6, #4]
 800c834:	9802      	ldr	r0, [sp, #8]
 800c836:	f000 fe5a 	bl	800d4ee <_Balloc>
 800c83a:	0031      	movs	r1, r6
 800c83c:	0004      	movs	r4, r0
 800c83e:	6933      	ldr	r3, [r6, #16]
 800c840:	310c      	adds	r1, #12
 800c842:	1c9a      	adds	r2, r3, #2
 800c844:	0092      	lsls	r2, r2, #2
 800c846:	300c      	adds	r0, #12
 800c848:	f7fd fbc9 	bl	8009fde <memcpy>
 800c84c:	2201      	movs	r2, #1
 800c84e:	0021      	movs	r1, r4
 800c850:	9802      	ldr	r0, [sp, #8]
 800c852:	f001 f84d 	bl	800d8f0 <__lshift>
 800c856:	9609      	str	r6, [sp, #36]	; 0x24
 800c858:	0006      	movs	r6, r0
 800c85a:	9b08      	ldr	r3, [sp, #32]
 800c85c:	930a      	str	r3, [sp, #40]	; 0x28
 800c85e:	9904      	ldr	r1, [sp, #16]
 800c860:	9803      	ldr	r0, [sp, #12]
 800c862:	f7ff fa7d 	bl	800bd60 <quorem>
 800c866:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c868:	900d      	str	r0, [sp, #52]	; 0x34
 800c86a:	0004      	movs	r4, r0
 800c86c:	9803      	ldr	r0, [sp, #12]
 800c86e:	f001 f891 	bl	800d994 <__mcmp>
 800c872:	0032      	movs	r2, r6
 800c874:	9010      	str	r0, [sp, #64]	; 0x40
 800c876:	9904      	ldr	r1, [sp, #16]
 800c878:	9802      	ldr	r0, [sp, #8]
 800c87a:	f001 f8a5 	bl	800d9c8 <__mdiff>
 800c87e:	2301      	movs	r3, #1
 800c880:	930b      	str	r3, [sp, #44]	; 0x2c
 800c882:	68c3      	ldr	r3, [r0, #12]
 800c884:	3430      	adds	r4, #48	; 0x30
 800c886:	0005      	movs	r5, r0
 800c888:	2b00      	cmp	r3, #0
 800c88a:	d104      	bne.n	800c896 <_dtoa_r+0xa2a>
 800c88c:	0001      	movs	r1, r0
 800c88e:	9803      	ldr	r0, [sp, #12]
 800c890:	f001 f880 	bl	800d994 <__mcmp>
 800c894:	900b      	str	r0, [sp, #44]	; 0x2c
 800c896:	0029      	movs	r1, r5
 800c898:	9802      	ldr	r0, [sp, #8]
 800c89a:	f000 fe60 	bl	800d55e <_Bfree>
 800c89e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c8a0:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800c8a2:	4313      	orrs	r3, r2
 800c8a4:	d10e      	bne.n	800c8c4 <_dtoa_r+0xa58>
 800c8a6:	9a06      	ldr	r2, [sp, #24]
 800c8a8:	3301      	adds	r3, #1
 800c8aa:	4213      	tst	r3, r2
 800c8ac:	d10a      	bne.n	800c8c4 <_dtoa_r+0xa58>
 800c8ae:	2c39      	cmp	r4, #57	; 0x39
 800c8b0:	d026      	beq.n	800c900 <_dtoa_r+0xa94>
 800c8b2:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c8b4:	2b00      	cmp	r3, #0
 800c8b6:	dd01      	ble.n	800c8bc <_dtoa_r+0xa50>
 800c8b8:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 800c8ba:	3431      	adds	r4, #49	; 0x31
 800c8bc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c8be:	1c5d      	adds	r5, r3, #1
 800c8c0:	701c      	strb	r4, [r3, #0]
 800c8c2:	e781      	b.n	800c7c8 <_dtoa_r+0x95c>
 800c8c4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c8c6:	2b00      	cmp	r3, #0
 800c8c8:	db07      	blt.n	800c8da <_dtoa_r+0xa6e>
 800c8ca:	001d      	movs	r5, r3
 800c8cc:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800c8ce:	431d      	orrs	r5, r3
 800c8d0:	d122      	bne.n	800c918 <_dtoa_r+0xaac>
 800c8d2:	2301      	movs	r3, #1
 800c8d4:	9a06      	ldr	r2, [sp, #24]
 800c8d6:	4213      	tst	r3, r2
 800c8d8:	d11e      	bne.n	800c918 <_dtoa_r+0xaac>
 800c8da:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c8dc:	2b00      	cmp	r3, #0
 800c8de:	dded      	ble.n	800c8bc <_dtoa_r+0xa50>
 800c8e0:	9903      	ldr	r1, [sp, #12]
 800c8e2:	2201      	movs	r2, #1
 800c8e4:	9802      	ldr	r0, [sp, #8]
 800c8e6:	f001 f803 	bl	800d8f0 <__lshift>
 800c8ea:	9904      	ldr	r1, [sp, #16]
 800c8ec:	9003      	str	r0, [sp, #12]
 800c8ee:	f001 f851 	bl	800d994 <__mcmp>
 800c8f2:	2800      	cmp	r0, #0
 800c8f4:	dc02      	bgt.n	800c8fc <_dtoa_r+0xa90>
 800c8f6:	d1e1      	bne.n	800c8bc <_dtoa_r+0xa50>
 800c8f8:	07e3      	lsls	r3, r4, #31
 800c8fa:	d5df      	bpl.n	800c8bc <_dtoa_r+0xa50>
 800c8fc:	2c39      	cmp	r4, #57	; 0x39
 800c8fe:	d1db      	bne.n	800c8b8 <_dtoa_r+0xa4c>
 800c900:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c902:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c904:	1c5d      	adds	r5, r3, #1
 800c906:	2339      	movs	r3, #57	; 0x39
 800c908:	7013      	strb	r3, [r2, #0]
 800c90a:	1e6b      	subs	r3, r5, #1
 800c90c:	781a      	ldrb	r2, [r3, #0]
 800c90e:	2a39      	cmp	r2, #57	; 0x39
 800c910:	d067      	beq.n	800c9e2 <_dtoa_r+0xb76>
 800c912:	3201      	adds	r2, #1
 800c914:	701a      	strb	r2, [r3, #0]
 800c916:	e757      	b.n	800c7c8 <_dtoa_r+0x95c>
 800c918:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c91a:	1c5d      	adds	r5, r3, #1
 800c91c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c91e:	2b00      	cmp	r3, #0
 800c920:	dd04      	ble.n	800c92c <_dtoa_r+0xac0>
 800c922:	2c39      	cmp	r4, #57	; 0x39
 800c924:	d0ec      	beq.n	800c900 <_dtoa_r+0xa94>
 800c926:	3401      	adds	r4, #1
 800c928:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c92a:	e7c9      	b.n	800c8c0 <_dtoa_r+0xa54>
 800c92c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c92e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800c930:	701c      	strb	r4, [r3, #0]
 800c932:	9b08      	ldr	r3, [sp, #32]
 800c934:	1aeb      	subs	r3, r5, r3
 800c936:	4293      	cmp	r3, r2
 800c938:	d03e      	beq.n	800c9b8 <_dtoa_r+0xb4c>
 800c93a:	2300      	movs	r3, #0
 800c93c:	220a      	movs	r2, #10
 800c93e:	9903      	ldr	r1, [sp, #12]
 800c940:	9802      	ldr	r0, [sp, #8]
 800c942:	f000 fe25 	bl	800d590 <__multadd>
 800c946:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c948:	9003      	str	r0, [sp, #12]
 800c94a:	42b3      	cmp	r3, r6
 800c94c:	d109      	bne.n	800c962 <_dtoa_r+0xaf6>
 800c94e:	2300      	movs	r3, #0
 800c950:	220a      	movs	r2, #10
 800c952:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c954:	9802      	ldr	r0, [sp, #8]
 800c956:	f000 fe1b 	bl	800d590 <__multadd>
 800c95a:	9009      	str	r0, [sp, #36]	; 0x24
 800c95c:	0006      	movs	r6, r0
 800c95e:	950a      	str	r5, [sp, #40]	; 0x28
 800c960:	e77d      	b.n	800c85e <_dtoa_r+0x9f2>
 800c962:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c964:	2300      	movs	r3, #0
 800c966:	220a      	movs	r2, #10
 800c968:	9802      	ldr	r0, [sp, #8]
 800c96a:	f000 fe11 	bl	800d590 <__multadd>
 800c96e:	2300      	movs	r3, #0
 800c970:	9009      	str	r0, [sp, #36]	; 0x24
 800c972:	220a      	movs	r2, #10
 800c974:	0031      	movs	r1, r6
 800c976:	9802      	ldr	r0, [sp, #8]
 800c978:	f000 fe0a 	bl	800d590 <__multadd>
 800c97c:	e7ee      	b.n	800c95c <_dtoa_r+0xaf0>
 800c97e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c980:	930c      	str	r3, [sp, #48]	; 0x30
 800c982:	9b08      	ldr	r3, [sp, #32]
 800c984:	9306      	str	r3, [sp, #24]
 800c986:	9904      	ldr	r1, [sp, #16]
 800c988:	9803      	ldr	r0, [sp, #12]
 800c98a:	f7ff f9e9 	bl	800bd60 <quorem>
 800c98e:	9b06      	ldr	r3, [sp, #24]
 800c990:	3030      	adds	r0, #48	; 0x30
 800c992:	1c5d      	adds	r5, r3, #1
 800c994:	7018      	strb	r0, [r3, #0]
 800c996:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800c998:	9b08      	ldr	r3, [sp, #32]
 800c99a:	0004      	movs	r4, r0
 800c99c:	1aeb      	subs	r3, r5, r3
 800c99e:	429a      	cmp	r2, r3
 800c9a0:	dd08      	ble.n	800c9b4 <_dtoa_r+0xb48>
 800c9a2:	2300      	movs	r3, #0
 800c9a4:	220a      	movs	r2, #10
 800c9a6:	9903      	ldr	r1, [sp, #12]
 800c9a8:	9802      	ldr	r0, [sp, #8]
 800c9aa:	f000 fdf1 	bl	800d590 <__multadd>
 800c9ae:	9506      	str	r5, [sp, #24]
 800c9b0:	9003      	str	r0, [sp, #12]
 800c9b2:	e7e8      	b.n	800c986 <_dtoa_r+0xb1a>
 800c9b4:	2300      	movs	r3, #0
 800c9b6:	9309      	str	r3, [sp, #36]	; 0x24
 800c9b8:	9903      	ldr	r1, [sp, #12]
 800c9ba:	2201      	movs	r2, #1
 800c9bc:	9802      	ldr	r0, [sp, #8]
 800c9be:	f000 ff97 	bl	800d8f0 <__lshift>
 800c9c2:	9904      	ldr	r1, [sp, #16]
 800c9c4:	9003      	str	r0, [sp, #12]
 800c9c6:	f000 ffe5 	bl	800d994 <__mcmp>
 800c9ca:	2800      	cmp	r0, #0
 800c9cc:	dc9d      	bgt.n	800c90a <_dtoa_r+0xa9e>
 800c9ce:	d101      	bne.n	800c9d4 <_dtoa_r+0xb68>
 800c9d0:	07e3      	lsls	r3, r4, #31
 800c9d2:	d49a      	bmi.n	800c90a <_dtoa_r+0xa9e>
 800c9d4:	1e6b      	subs	r3, r5, #1
 800c9d6:	781a      	ldrb	r2, [r3, #0]
 800c9d8:	2a30      	cmp	r2, #48	; 0x30
 800c9da:	d000      	beq.n	800c9de <_dtoa_r+0xb72>
 800c9dc:	e6f4      	b.n	800c7c8 <_dtoa_r+0x95c>
 800c9de:	001d      	movs	r5, r3
 800c9e0:	e7f8      	b.n	800c9d4 <_dtoa_r+0xb68>
 800c9e2:	9a08      	ldr	r2, [sp, #32]
 800c9e4:	429a      	cmp	r2, r3
 800c9e6:	d103      	bne.n	800c9f0 <_dtoa_r+0xb84>
 800c9e8:	2331      	movs	r3, #49	; 0x31
 800c9ea:	3701      	adds	r7, #1
 800c9ec:	7013      	strb	r3, [r2, #0]
 800c9ee:	e6eb      	b.n	800c7c8 <_dtoa_r+0x95c>
 800c9f0:	001d      	movs	r5, r3
 800c9f2:	e78a      	b.n	800c90a <_dtoa_r+0xa9e>
 800c9f4:	4b0b      	ldr	r3, [pc, #44]	; (800ca24 <_dtoa_r+0xbb8>)
 800c9f6:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800c9f8:	9308      	str	r3, [sp, #32]
 800c9fa:	4b0b      	ldr	r3, [pc, #44]	; (800ca28 <_dtoa_r+0xbbc>)
 800c9fc:	2a00      	cmp	r2, #0
 800c9fe:	d001      	beq.n	800ca04 <_dtoa_r+0xb98>
 800ca00:	f7ff fa77 	bl	800bef2 <_dtoa_r+0x86>
 800ca04:	f7ff fa77 	bl	800bef6 <_dtoa_r+0x8a>
 800ca08:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800ca0a:	2b01      	cmp	r3, #1
 800ca0c:	dc00      	bgt.n	800ca10 <_dtoa_r+0xba4>
 800ca0e:	e621      	b.n	800c654 <_dtoa_r+0x7e8>
 800ca10:	9d11      	ldr	r5, [sp, #68]	; 0x44
 800ca12:	2001      	movs	r0, #1
 800ca14:	e635      	b.n	800c682 <_dtoa_r+0x816>
 800ca16:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ca18:	2b00      	cmp	r3, #0
 800ca1a:	dcb2      	bgt.n	800c982 <_dtoa_r+0xb16>
 800ca1c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800ca1e:	2b02      	cmp	r3, #2
 800ca20:	ddaf      	ble.n	800c982 <_dtoa_r+0xb16>
 800ca22:	e6bc      	b.n	800c79e <_dtoa_r+0x932>
 800ca24:	0800ec30 	.word	0x0800ec30
 800ca28:	0800ec38 	.word	0x0800ec38

0800ca2c <__sflush_r>:
 800ca2c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ca2e:	898a      	ldrh	r2, [r1, #12]
 800ca30:	0005      	movs	r5, r0
 800ca32:	000c      	movs	r4, r1
 800ca34:	0713      	lsls	r3, r2, #28
 800ca36:	d460      	bmi.n	800cafa <__sflush_r+0xce>
 800ca38:	684b      	ldr	r3, [r1, #4]
 800ca3a:	2b00      	cmp	r3, #0
 800ca3c:	dc04      	bgt.n	800ca48 <__sflush_r+0x1c>
 800ca3e:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800ca40:	2b00      	cmp	r3, #0
 800ca42:	dc01      	bgt.n	800ca48 <__sflush_r+0x1c>
 800ca44:	2000      	movs	r0, #0
 800ca46:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800ca48:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 800ca4a:	2f00      	cmp	r7, #0
 800ca4c:	d0fa      	beq.n	800ca44 <__sflush_r+0x18>
 800ca4e:	2300      	movs	r3, #0
 800ca50:	682e      	ldr	r6, [r5, #0]
 800ca52:	602b      	str	r3, [r5, #0]
 800ca54:	2380      	movs	r3, #128	; 0x80
 800ca56:	015b      	lsls	r3, r3, #5
 800ca58:	6a21      	ldr	r1, [r4, #32]
 800ca5a:	401a      	ands	r2, r3
 800ca5c:	d034      	beq.n	800cac8 <__sflush_r+0x9c>
 800ca5e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800ca60:	89a3      	ldrh	r3, [r4, #12]
 800ca62:	075b      	lsls	r3, r3, #29
 800ca64:	d506      	bpl.n	800ca74 <__sflush_r+0x48>
 800ca66:	6863      	ldr	r3, [r4, #4]
 800ca68:	1ac0      	subs	r0, r0, r3
 800ca6a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800ca6c:	2b00      	cmp	r3, #0
 800ca6e:	d001      	beq.n	800ca74 <__sflush_r+0x48>
 800ca70:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800ca72:	1ac0      	subs	r0, r0, r3
 800ca74:	0002      	movs	r2, r0
 800ca76:	6a21      	ldr	r1, [r4, #32]
 800ca78:	2300      	movs	r3, #0
 800ca7a:	0028      	movs	r0, r5
 800ca7c:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 800ca7e:	47b8      	blx	r7
 800ca80:	89a1      	ldrh	r1, [r4, #12]
 800ca82:	1c43      	adds	r3, r0, #1
 800ca84:	d106      	bne.n	800ca94 <__sflush_r+0x68>
 800ca86:	682b      	ldr	r3, [r5, #0]
 800ca88:	2b1d      	cmp	r3, #29
 800ca8a:	d830      	bhi.n	800caee <__sflush_r+0xc2>
 800ca8c:	4a2b      	ldr	r2, [pc, #172]	; (800cb3c <__sflush_r+0x110>)
 800ca8e:	40da      	lsrs	r2, r3
 800ca90:	07d3      	lsls	r3, r2, #31
 800ca92:	d52c      	bpl.n	800caee <__sflush_r+0xc2>
 800ca94:	2300      	movs	r3, #0
 800ca96:	6063      	str	r3, [r4, #4]
 800ca98:	6923      	ldr	r3, [r4, #16]
 800ca9a:	6023      	str	r3, [r4, #0]
 800ca9c:	04cb      	lsls	r3, r1, #19
 800ca9e:	d505      	bpl.n	800caac <__sflush_r+0x80>
 800caa0:	1c43      	adds	r3, r0, #1
 800caa2:	d102      	bne.n	800caaa <__sflush_r+0x7e>
 800caa4:	682b      	ldr	r3, [r5, #0]
 800caa6:	2b00      	cmp	r3, #0
 800caa8:	d100      	bne.n	800caac <__sflush_r+0x80>
 800caaa:	6560      	str	r0, [r4, #84]	; 0x54
 800caac:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800caae:	602e      	str	r6, [r5, #0]
 800cab0:	2900      	cmp	r1, #0
 800cab2:	d0c7      	beq.n	800ca44 <__sflush_r+0x18>
 800cab4:	0023      	movs	r3, r4
 800cab6:	3344      	adds	r3, #68	; 0x44
 800cab8:	4299      	cmp	r1, r3
 800caba:	d002      	beq.n	800cac2 <__sflush_r+0x96>
 800cabc:	0028      	movs	r0, r5
 800cabe:	f001 f91b 	bl	800dcf8 <_free_r>
 800cac2:	2000      	movs	r0, #0
 800cac4:	6360      	str	r0, [r4, #52]	; 0x34
 800cac6:	e7be      	b.n	800ca46 <__sflush_r+0x1a>
 800cac8:	2301      	movs	r3, #1
 800caca:	0028      	movs	r0, r5
 800cacc:	47b8      	blx	r7
 800cace:	1c43      	adds	r3, r0, #1
 800cad0:	d1c6      	bne.n	800ca60 <__sflush_r+0x34>
 800cad2:	682b      	ldr	r3, [r5, #0]
 800cad4:	2b00      	cmp	r3, #0
 800cad6:	d0c3      	beq.n	800ca60 <__sflush_r+0x34>
 800cad8:	2b1d      	cmp	r3, #29
 800cada:	d001      	beq.n	800cae0 <__sflush_r+0xb4>
 800cadc:	2b16      	cmp	r3, #22
 800cade:	d101      	bne.n	800cae4 <__sflush_r+0xb8>
 800cae0:	602e      	str	r6, [r5, #0]
 800cae2:	e7af      	b.n	800ca44 <__sflush_r+0x18>
 800cae4:	2340      	movs	r3, #64	; 0x40
 800cae6:	89a2      	ldrh	r2, [r4, #12]
 800cae8:	4313      	orrs	r3, r2
 800caea:	81a3      	strh	r3, [r4, #12]
 800caec:	e7ab      	b.n	800ca46 <__sflush_r+0x1a>
 800caee:	2340      	movs	r3, #64	; 0x40
 800caf0:	430b      	orrs	r3, r1
 800caf2:	2001      	movs	r0, #1
 800caf4:	81a3      	strh	r3, [r4, #12]
 800caf6:	4240      	negs	r0, r0
 800caf8:	e7a5      	b.n	800ca46 <__sflush_r+0x1a>
 800cafa:	690f      	ldr	r7, [r1, #16]
 800cafc:	2f00      	cmp	r7, #0
 800cafe:	d0a1      	beq.n	800ca44 <__sflush_r+0x18>
 800cb00:	680b      	ldr	r3, [r1, #0]
 800cb02:	600f      	str	r7, [r1, #0]
 800cb04:	1bdb      	subs	r3, r3, r7
 800cb06:	9301      	str	r3, [sp, #4]
 800cb08:	2300      	movs	r3, #0
 800cb0a:	0792      	lsls	r2, r2, #30
 800cb0c:	d100      	bne.n	800cb10 <__sflush_r+0xe4>
 800cb0e:	694b      	ldr	r3, [r1, #20]
 800cb10:	60a3      	str	r3, [r4, #8]
 800cb12:	9b01      	ldr	r3, [sp, #4]
 800cb14:	2b00      	cmp	r3, #0
 800cb16:	dc00      	bgt.n	800cb1a <__sflush_r+0xee>
 800cb18:	e794      	b.n	800ca44 <__sflush_r+0x18>
 800cb1a:	9b01      	ldr	r3, [sp, #4]
 800cb1c:	003a      	movs	r2, r7
 800cb1e:	6a21      	ldr	r1, [r4, #32]
 800cb20:	0028      	movs	r0, r5
 800cb22:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800cb24:	47b0      	blx	r6
 800cb26:	2800      	cmp	r0, #0
 800cb28:	dc03      	bgt.n	800cb32 <__sflush_r+0x106>
 800cb2a:	2340      	movs	r3, #64	; 0x40
 800cb2c:	89a2      	ldrh	r2, [r4, #12]
 800cb2e:	4313      	orrs	r3, r2
 800cb30:	e7df      	b.n	800caf2 <__sflush_r+0xc6>
 800cb32:	9b01      	ldr	r3, [sp, #4]
 800cb34:	183f      	adds	r7, r7, r0
 800cb36:	1a1b      	subs	r3, r3, r0
 800cb38:	9301      	str	r3, [sp, #4]
 800cb3a:	e7ea      	b.n	800cb12 <__sflush_r+0xe6>
 800cb3c:	20400001 	.word	0x20400001

0800cb40 <_fflush_r>:
 800cb40:	690b      	ldr	r3, [r1, #16]
 800cb42:	b570      	push	{r4, r5, r6, lr}
 800cb44:	0005      	movs	r5, r0
 800cb46:	000c      	movs	r4, r1
 800cb48:	2b00      	cmp	r3, #0
 800cb4a:	d101      	bne.n	800cb50 <_fflush_r+0x10>
 800cb4c:	2000      	movs	r0, #0
 800cb4e:	bd70      	pop	{r4, r5, r6, pc}
 800cb50:	2800      	cmp	r0, #0
 800cb52:	d004      	beq.n	800cb5e <_fflush_r+0x1e>
 800cb54:	6983      	ldr	r3, [r0, #24]
 800cb56:	2b00      	cmp	r3, #0
 800cb58:	d101      	bne.n	800cb5e <_fflush_r+0x1e>
 800cb5a:	f000 f85f 	bl	800cc1c <__sinit>
 800cb5e:	4b0b      	ldr	r3, [pc, #44]	; (800cb8c <_fflush_r+0x4c>)
 800cb60:	429c      	cmp	r4, r3
 800cb62:	d109      	bne.n	800cb78 <_fflush_r+0x38>
 800cb64:	686c      	ldr	r4, [r5, #4]
 800cb66:	220c      	movs	r2, #12
 800cb68:	5ea3      	ldrsh	r3, [r4, r2]
 800cb6a:	2b00      	cmp	r3, #0
 800cb6c:	d0ee      	beq.n	800cb4c <_fflush_r+0xc>
 800cb6e:	0021      	movs	r1, r4
 800cb70:	0028      	movs	r0, r5
 800cb72:	f7ff ff5b 	bl	800ca2c <__sflush_r>
 800cb76:	e7ea      	b.n	800cb4e <_fflush_r+0xe>
 800cb78:	4b05      	ldr	r3, [pc, #20]	; (800cb90 <_fflush_r+0x50>)
 800cb7a:	429c      	cmp	r4, r3
 800cb7c:	d101      	bne.n	800cb82 <_fflush_r+0x42>
 800cb7e:	68ac      	ldr	r4, [r5, #8]
 800cb80:	e7f1      	b.n	800cb66 <_fflush_r+0x26>
 800cb82:	4b04      	ldr	r3, [pc, #16]	; (800cb94 <_fflush_r+0x54>)
 800cb84:	429c      	cmp	r4, r3
 800cb86:	d1ee      	bne.n	800cb66 <_fflush_r+0x26>
 800cb88:	68ec      	ldr	r4, [r5, #12]
 800cb8a:	e7ec      	b.n	800cb66 <_fflush_r+0x26>
 800cb8c:	0800ec60 	.word	0x0800ec60
 800cb90:	0800ec80 	.word	0x0800ec80
 800cb94:	0800ec40 	.word	0x0800ec40

0800cb98 <std>:
 800cb98:	2300      	movs	r3, #0
 800cb9a:	b510      	push	{r4, lr}
 800cb9c:	0004      	movs	r4, r0
 800cb9e:	6003      	str	r3, [r0, #0]
 800cba0:	6043      	str	r3, [r0, #4]
 800cba2:	6083      	str	r3, [r0, #8]
 800cba4:	8181      	strh	r1, [r0, #12]
 800cba6:	6643      	str	r3, [r0, #100]	; 0x64
 800cba8:	81c2      	strh	r2, [r0, #14]
 800cbaa:	6103      	str	r3, [r0, #16]
 800cbac:	6143      	str	r3, [r0, #20]
 800cbae:	6183      	str	r3, [r0, #24]
 800cbb0:	0019      	movs	r1, r3
 800cbb2:	2208      	movs	r2, #8
 800cbb4:	305c      	adds	r0, #92	; 0x5c
 800cbb6:	f7fd fa1b 	bl	8009ff0 <memset>
 800cbba:	4b05      	ldr	r3, [pc, #20]	; (800cbd0 <std+0x38>)
 800cbbc:	6224      	str	r4, [r4, #32]
 800cbbe:	6263      	str	r3, [r4, #36]	; 0x24
 800cbc0:	4b04      	ldr	r3, [pc, #16]	; (800cbd4 <std+0x3c>)
 800cbc2:	62a3      	str	r3, [r4, #40]	; 0x28
 800cbc4:	4b04      	ldr	r3, [pc, #16]	; (800cbd8 <std+0x40>)
 800cbc6:	62e3      	str	r3, [r4, #44]	; 0x2c
 800cbc8:	4b04      	ldr	r3, [pc, #16]	; (800cbdc <std+0x44>)
 800cbca:	6323      	str	r3, [r4, #48]	; 0x30
 800cbcc:	bd10      	pop	{r4, pc}
 800cbce:	46c0      	nop			; (mov r8, r8)
 800cbd0:	0800e3a9 	.word	0x0800e3a9
 800cbd4:	0800e3d1 	.word	0x0800e3d1
 800cbd8:	0800e409 	.word	0x0800e409
 800cbdc:	0800e435 	.word	0x0800e435

0800cbe0 <_cleanup_r>:
 800cbe0:	b510      	push	{r4, lr}
 800cbe2:	4902      	ldr	r1, [pc, #8]	; (800cbec <_cleanup_r+0xc>)
 800cbe4:	f000 f88c 	bl	800cd00 <_fwalk_reent>
 800cbe8:	bd10      	pop	{r4, pc}
 800cbea:	46c0      	nop			; (mov r8, r8)
 800cbec:	0800cb41 	.word	0x0800cb41

0800cbf0 <__sfmoreglue>:
 800cbf0:	b570      	push	{r4, r5, r6, lr}
 800cbf2:	2568      	movs	r5, #104	; 0x68
 800cbf4:	1e4a      	subs	r2, r1, #1
 800cbf6:	4355      	muls	r5, r2
 800cbf8:	000e      	movs	r6, r1
 800cbfa:	0029      	movs	r1, r5
 800cbfc:	3174      	adds	r1, #116	; 0x74
 800cbfe:	f001 f8c5 	bl	800dd8c <_malloc_r>
 800cc02:	1e04      	subs	r4, r0, #0
 800cc04:	d008      	beq.n	800cc18 <__sfmoreglue+0x28>
 800cc06:	2100      	movs	r1, #0
 800cc08:	002a      	movs	r2, r5
 800cc0a:	6001      	str	r1, [r0, #0]
 800cc0c:	6046      	str	r6, [r0, #4]
 800cc0e:	300c      	adds	r0, #12
 800cc10:	60a0      	str	r0, [r4, #8]
 800cc12:	3268      	adds	r2, #104	; 0x68
 800cc14:	f7fd f9ec 	bl	8009ff0 <memset>
 800cc18:	0020      	movs	r0, r4
 800cc1a:	bd70      	pop	{r4, r5, r6, pc}

0800cc1c <__sinit>:
 800cc1c:	6983      	ldr	r3, [r0, #24]
 800cc1e:	b513      	push	{r0, r1, r4, lr}
 800cc20:	0004      	movs	r4, r0
 800cc22:	2b00      	cmp	r3, #0
 800cc24:	d128      	bne.n	800cc78 <__sinit+0x5c>
 800cc26:	6483      	str	r3, [r0, #72]	; 0x48
 800cc28:	64c3      	str	r3, [r0, #76]	; 0x4c
 800cc2a:	6503      	str	r3, [r0, #80]	; 0x50
 800cc2c:	4b13      	ldr	r3, [pc, #76]	; (800cc7c <__sinit+0x60>)
 800cc2e:	4a14      	ldr	r2, [pc, #80]	; (800cc80 <__sinit+0x64>)
 800cc30:	681b      	ldr	r3, [r3, #0]
 800cc32:	6282      	str	r2, [r0, #40]	; 0x28
 800cc34:	9301      	str	r3, [sp, #4]
 800cc36:	4298      	cmp	r0, r3
 800cc38:	d101      	bne.n	800cc3e <__sinit+0x22>
 800cc3a:	2301      	movs	r3, #1
 800cc3c:	6183      	str	r3, [r0, #24]
 800cc3e:	0020      	movs	r0, r4
 800cc40:	f000 f820 	bl	800cc84 <__sfp>
 800cc44:	6060      	str	r0, [r4, #4]
 800cc46:	0020      	movs	r0, r4
 800cc48:	f000 f81c 	bl	800cc84 <__sfp>
 800cc4c:	60a0      	str	r0, [r4, #8]
 800cc4e:	0020      	movs	r0, r4
 800cc50:	f000 f818 	bl	800cc84 <__sfp>
 800cc54:	2200      	movs	r2, #0
 800cc56:	60e0      	str	r0, [r4, #12]
 800cc58:	2104      	movs	r1, #4
 800cc5a:	6860      	ldr	r0, [r4, #4]
 800cc5c:	f7ff ff9c 	bl	800cb98 <std>
 800cc60:	2201      	movs	r2, #1
 800cc62:	2109      	movs	r1, #9
 800cc64:	68a0      	ldr	r0, [r4, #8]
 800cc66:	f7ff ff97 	bl	800cb98 <std>
 800cc6a:	2202      	movs	r2, #2
 800cc6c:	2112      	movs	r1, #18
 800cc6e:	68e0      	ldr	r0, [r4, #12]
 800cc70:	f7ff ff92 	bl	800cb98 <std>
 800cc74:	2301      	movs	r3, #1
 800cc76:	61a3      	str	r3, [r4, #24]
 800cc78:	bd13      	pop	{r0, r1, r4, pc}
 800cc7a:	46c0      	nop			; (mov r8, r8)
 800cc7c:	0800eb9c 	.word	0x0800eb9c
 800cc80:	0800cbe1 	.word	0x0800cbe1

0800cc84 <__sfp>:
 800cc84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cc86:	4b1c      	ldr	r3, [pc, #112]	; (800ccf8 <__sfp+0x74>)
 800cc88:	0007      	movs	r7, r0
 800cc8a:	681e      	ldr	r6, [r3, #0]
 800cc8c:	69b3      	ldr	r3, [r6, #24]
 800cc8e:	2b00      	cmp	r3, #0
 800cc90:	d102      	bne.n	800cc98 <__sfp+0x14>
 800cc92:	0030      	movs	r0, r6
 800cc94:	f7ff ffc2 	bl	800cc1c <__sinit>
 800cc98:	3648      	adds	r6, #72	; 0x48
 800cc9a:	68b4      	ldr	r4, [r6, #8]
 800cc9c:	6873      	ldr	r3, [r6, #4]
 800cc9e:	3b01      	subs	r3, #1
 800cca0:	d504      	bpl.n	800ccac <__sfp+0x28>
 800cca2:	6833      	ldr	r3, [r6, #0]
 800cca4:	2b00      	cmp	r3, #0
 800cca6:	d007      	beq.n	800ccb8 <__sfp+0x34>
 800cca8:	6836      	ldr	r6, [r6, #0]
 800ccaa:	e7f6      	b.n	800cc9a <__sfp+0x16>
 800ccac:	220c      	movs	r2, #12
 800ccae:	5ea5      	ldrsh	r5, [r4, r2]
 800ccb0:	2d00      	cmp	r5, #0
 800ccb2:	d00d      	beq.n	800ccd0 <__sfp+0x4c>
 800ccb4:	3468      	adds	r4, #104	; 0x68
 800ccb6:	e7f2      	b.n	800cc9e <__sfp+0x1a>
 800ccb8:	2104      	movs	r1, #4
 800ccba:	0038      	movs	r0, r7
 800ccbc:	f7ff ff98 	bl	800cbf0 <__sfmoreglue>
 800ccc0:	6030      	str	r0, [r6, #0]
 800ccc2:	2800      	cmp	r0, #0
 800ccc4:	d1f0      	bne.n	800cca8 <__sfp+0x24>
 800ccc6:	230c      	movs	r3, #12
 800ccc8:	0004      	movs	r4, r0
 800ccca:	603b      	str	r3, [r7, #0]
 800cccc:	0020      	movs	r0, r4
 800ccce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ccd0:	0020      	movs	r0, r4
 800ccd2:	4b0a      	ldr	r3, [pc, #40]	; (800ccfc <__sfp+0x78>)
 800ccd4:	6665      	str	r5, [r4, #100]	; 0x64
 800ccd6:	6025      	str	r5, [r4, #0]
 800ccd8:	6065      	str	r5, [r4, #4]
 800ccda:	60a5      	str	r5, [r4, #8]
 800ccdc:	60e3      	str	r3, [r4, #12]
 800ccde:	6125      	str	r5, [r4, #16]
 800cce0:	6165      	str	r5, [r4, #20]
 800cce2:	61a5      	str	r5, [r4, #24]
 800cce4:	2208      	movs	r2, #8
 800cce6:	0029      	movs	r1, r5
 800cce8:	305c      	adds	r0, #92	; 0x5c
 800ccea:	f7fd f981 	bl	8009ff0 <memset>
 800ccee:	6365      	str	r5, [r4, #52]	; 0x34
 800ccf0:	63a5      	str	r5, [r4, #56]	; 0x38
 800ccf2:	64a5      	str	r5, [r4, #72]	; 0x48
 800ccf4:	64e5      	str	r5, [r4, #76]	; 0x4c
 800ccf6:	e7e9      	b.n	800cccc <__sfp+0x48>
 800ccf8:	0800eb9c 	.word	0x0800eb9c
 800ccfc:	ffff0001 	.word	0xffff0001

0800cd00 <_fwalk_reent>:
 800cd00:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800cd02:	0004      	movs	r4, r0
 800cd04:	0007      	movs	r7, r0
 800cd06:	2600      	movs	r6, #0
 800cd08:	9101      	str	r1, [sp, #4]
 800cd0a:	3448      	adds	r4, #72	; 0x48
 800cd0c:	2c00      	cmp	r4, #0
 800cd0e:	d101      	bne.n	800cd14 <_fwalk_reent+0x14>
 800cd10:	0030      	movs	r0, r6
 800cd12:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800cd14:	6863      	ldr	r3, [r4, #4]
 800cd16:	68a5      	ldr	r5, [r4, #8]
 800cd18:	9300      	str	r3, [sp, #0]
 800cd1a:	9b00      	ldr	r3, [sp, #0]
 800cd1c:	3b01      	subs	r3, #1
 800cd1e:	9300      	str	r3, [sp, #0]
 800cd20:	d501      	bpl.n	800cd26 <_fwalk_reent+0x26>
 800cd22:	6824      	ldr	r4, [r4, #0]
 800cd24:	e7f2      	b.n	800cd0c <_fwalk_reent+0xc>
 800cd26:	89ab      	ldrh	r3, [r5, #12]
 800cd28:	2b01      	cmp	r3, #1
 800cd2a:	d908      	bls.n	800cd3e <_fwalk_reent+0x3e>
 800cd2c:	220e      	movs	r2, #14
 800cd2e:	5eab      	ldrsh	r3, [r5, r2]
 800cd30:	3301      	adds	r3, #1
 800cd32:	d004      	beq.n	800cd3e <_fwalk_reent+0x3e>
 800cd34:	0029      	movs	r1, r5
 800cd36:	0038      	movs	r0, r7
 800cd38:	9b01      	ldr	r3, [sp, #4]
 800cd3a:	4798      	blx	r3
 800cd3c:	4306      	orrs	r6, r0
 800cd3e:	3568      	adds	r5, #104	; 0x68
 800cd40:	e7eb      	b.n	800cd1a <_fwalk_reent+0x1a>

0800cd42 <rshift>:
 800cd42:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cd44:	0004      	movs	r4, r0
 800cd46:	6905      	ldr	r5, [r0, #16]
 800cd48:	3414      	adds	r4, #20
 800cd4a:	114b      	asrs	r3, r1, #5
 800cd4c:	0026      	movs	r6, r4
 800cd4e:	429d      	cmp	r5, r3
 800cd50:	dd14      	ble.n	800cd7c <rshift+0x3a>
 800cd52:	221f      	movs	r2, #31
 800cd54:	00ad      	lsls	r5, r5, #2
 800cd56:	009b      	lsls	r3, r3, #2
 800cd58:	4011      	ands	r1, r2
 800cd5a:	1965      	adds	r5, r4, r5
 800cd5c:	18e3      	adds	r3, r4, r3
 800cd5e:	0022      	movs	r2, r4
 800cd60:	2900      	cmp	r1, #0
 800cd62:	d01e      	beq.n	800cda2 <rshift+0x60>
 800cd64:	cb04      	ldmia	r3!, {r2}
 800cd66:	2720      	movs	r7, #32
 800cd68:	40ca      	lsrs	r2, r1
 800cd6a:	46a4      	mov	ip, r4
 800cd6c:	1a7f      	subs	r7, r7, r1
 800cd6e:	4666      	mov	r6, ip
 800cd70:	429d      	cmp	r5, r3
 800cd72:	d80b      	bhi.n	800cd8c <rshift+0x4a>
 800cd74:	6032      	str	r2, [r6, #0]
 800cd76:	2a00      	cmp	r2, #0
 800cd78:	d000      	beq.n	800cd7c <rshift+0x3a>
 800cd7a:	3604      	adds	r6, #4
 800cd7c:	1b33      	subs	r3, r6, r4
 800cd7e:	109b      	asrs	r3, r3, #2
 800cd80:	6103      	str	r3, [r0, #16]
 800cd82:	42a6      	cmp	r6, r4
 800cd84:	d101      	bne.n	800cd8a <rshift+0x48>
 800cd86:	2300      	movs	r3, #0
 800cd88:	6143      	str	r3, [r0, #20]
 800cd8a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cd8c:	681e      	ldr	r6, [r3, #0]
 800cd8e:	40be      	lsls	r6, r7
 800cd90:	4332      	orrs	r2, r6
 800cd92:	4666      	mov	r6, ip
 800cd94:	c604      	stmia	r6!, {r2}
 800cd96:	cb04      	ldmia	r3!, {r2}
 800cd98:	46b4      	mov	ip, r6
 800cd9a:	40ca      	lsrs	r2, r1
 800cd9c:	e7e7      	b.n	800cd6e <rshift+0x2c>
 800cd9e:	cb02      	ldmia	r3!, {r1}
 800cda0:	c202      	stmia	r2!, {r1}
 800cda2:	0016      	movs	r6, r2
 800cda4:	429d      	cmp	r5, r3
 800cda6:	d8fa      	bhi.n	800cd9e <rshift+0x5c>
 800cda8:	e7e8      	b.n	800cd7c <rshift+0x3a>

0800cdaa <__hexdig_fun>:
 800cdaa:	0003      	movs	r3, r0
 800cdac:	3b30      	subs	r3, #48	; 0x30
 800cdae:	2b09      	cmp	r3, #9
 800cdb0:	d803      	bhi.n	800cdba <__hexdig_fun+0x10>
 800cdb2:	3820      	subs	r0, #32
 800cdb4:	b2c3      	uxtb	r3, r0
 800cdb6:	0018      	movs	r0, r3
 800cdb8:	4770      	bx	lr
 800cdba:	0003      	movs	r3, r0
 800cdbc:	3b61      	subs	r3, #97	; 0x61
 800cdbe:	2b05      	cmp	r3, #5
 800cdc0:	d801      	bhi.n	800cdc6 <__hexdig_fun+0x1c>
 800cdc2:	3847      	subs	r0, #71	; 0x47
 800cdc4:	e7f6      	b.n	800cdb4 <__hexdig_fun+0xa>
 800cdc6:	0002      	movs	r2, r0
 800cdc8:	3a41      	subs	r2, #65	; 0x41
 800cdca:	2300      	movs	r3, #0
 800cdcc:	2a05      	cmp	r2, #5
 800cdce:	d8f2      	bhi.n	800cdb6 <__hexdig_fun+0xc>
 800cdd0:	3827      	subs	r0, #39	; 0x27
 800cdd2:	e7ef      	b.n	800cdb4 <__hexdig_fun+0xa>

0800cdd4 <__gethex>:
 800cdd4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cdd6:	b08d      	sub	sp, #52	; 0x34
 800cdd8:	9005      	str	r0, [sp, #20]
 800cdda:	9814      	ldr	r0, [sp, #80]	; 0x50
 800cddc:	9109      	str	r1, [sp, #36]	; 0x24
 800cdde:	9202      	str	r2, [sp, #8]
 800cde0:	930a      	str	r3, [sp, #40]	; 0x28
 800cde2:	f000 fae2 	bl	800d3aa <__localeconv_l>
 800cde6:	6803      	ldr	r3, [r0, #0]
 800cde8:	0018      	movs	r0, r3
 800cdea:	9307      	str	r3, [sp, #28]
 800cdec:	f7f3 f990 	bl	8000110 <strlen>
 800cdf0:	2202      	movs	r2, #2
 800cdf2:	9b07      	ldr	r3, [sp, #28]
 800cdf4:	4252      	negs	r2, r2
 800cdf6:	181b      	adds	r3, r3, r0
 800cdf8:	3b01      	subs	r3, #1
 800cdfa:	781b      	ldrb	r3, [r3, #0]
 800cdfc:	9004      	str	r0, [sp, #16]
 800cdfe:	930b      	str	r3, [sp, #44]	; 0x2c
 800ce00:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ce02:	6819      	ldr	r1, [r3, #0]
 800ce04:	1c8b      	adds	r3, r1, #2
 800ce06:	1a52      	subs	r2, r2, r1
 800ce08:	18d1      	adds	r1, r2, r3
 800ce0a:	9301      	str	r3, [sp, #4]
 800ce0c:	9108      	str	r1, [sp, #32]
 800ce0e:	9901      	ldr	r1, [sp, #4]
 800ce10:	3301      	adds	r3, #1
 800ce12:	7808      	ldrb	r0, [r1, #0]
 800ce14:	2830      	cmp	r0, #48	; 0x30
 800ce16:	d0f7      	beq.n	800ce08 <__gethex+0x34>
 800ce18:	f7ff ffc7 	bl	800cdaa <__hexdig_fun>
 800ce1c:	1e07      	subs	r7, r0, #0
 800ce1e:	d000      	beq.n	800ce22 <__gethex+0x4e>
 800ce20:	e06f      	b.n	800cf02 <__gethex+0x12e>
 800ce22:	9a04      	ldr	r2, [sp, #16]
 800ce24:	9907      	ldr	r1, [sp, #28]
 800ce26:	9801      	ldr	r0, [sp, #4]
 800ce28:	f001 fb0a 	bl	800e440 <strncmp>
 800ce2c:	2800      	cmp	r0, #0
 800ce2e:	d000      	beq.n	800ce32 <__gethex+0x5e>
 800ce30:	e06d      	b.n	800cf0e <__gethex+0x13a>
 800ce32:	9b01      	ldr	r3, [sp, #4]
 800ce34:	9a04      	ldr	r2, [sp, #16]
 800ce36:	189c      	adds	r4, r3, r2
 800ce38:	7820      	ldrb	r0, [r4, #0]
 800ce3a:	f7ff ffb6 	bl	800cdaa <__hexdig_fun>
 800ce3e:	2800      	cmp	r0, #0
 800ce40:	d069      	beq.n	800cf16 <__gethex+0x142>
 800ce42:	9401      	str	r4, [sp, #4]
 800ce44:	9b01      	ldr	r3, [sp, #4]
 800ce46:	7818      	ldrb	r0, [r3, #0]
 800ce48:	2830      	cmp	r0, #48	; 0x30
 800ce4a:	d009      	beq.n	800ce60 <__gethex+0x8c>
 800ce4c:	f7ff ffad 	bl	800cdaa <__hexdig_fun>
 800ce50:	4243      	negs	r3, r0
 800ce52:	4143      	adcs	r3, r0
 800ce54:	9303      	str	r3, [sp, #12]
 800ce56:	2301      	movs	r3, #1
 800ce58:	0026      	movs	r6, r4
 800ce5a:	9308      	str	r3, [sp, #32]
 800ce5c:	9c01      	ldr	r4, [sp, #4]
 800ce5e:	e004      	b.n	800ce6a <__gethex+0x96>
 800ce60:	9b01      	ldr	r3, [sp, #4]
 800ce62:	3301      	adds	r3, #1
 800ce64:	9301      	str	r3, [sp, #4]
 800ce66:	e7ed      	b.n	800ce44 <__gethex+0x70>
 800ce68:	3401      	adds	r4, #1
 800ce6a:	7820      	ldrb	r0, [r4, #0]
 800ce6c:	f7ff ff9d 	bl	800cdaa <__hexdig_fun>
 800ce70:	2800      	cmp	r0, #0
 800ce72:	d1f9      	bne.n	800ce68 <__gethex+0x94>
 800ce74:	9a04      	ldr	r2, [sp, #16]
 800ce76:	9907      	ldr	r1, [sp, #28]
 800ce78:	0020      	movs	r0, r4
 800ce7a:	f001 fae1 	bl	800e440 <strncmp>
 800ce7e:	2800      	cmp	r0, #0
 800ce80:	d109      	bne.n	800ce96 <__gethex+0xc2>
 800ce82:	2e00      	cmp	r6, #0
 800ce84:	d10a      	bne.n	800ce9c <__gethex+0xc8>
 800ce86:	9b04      	ldr	r3, [sp, #16]
 800ce88:	18e4      	adds	r4, r4, r3
 800ce8a:	0026      	movs	r6, r4
 800ce8c:	7820      	ldrb	r0, [r4, #0]
 800ce8e:	f7ff ff8c 	bl	800cdaa <__hexdig_fun>
 800ce92:	2800      	cmp	r0, #0
 800ce94:	d139      	bne.n	800cf0a <__gethex+0x136>
 800ce96:	2700      	movs	r7, #0
 800ce98:	42be      	cmp	r6, r7
 800ce9a:	d001      	beq.n	800cea0 <__gethex+0xcc>
 800ce9c:	1b37      	subs	r7, r6, r4
 800ce9e:	00bf      	lsls	r7, r7, #2
 800cea0:	7823      	ldrb	r3, [r4, #0]
 800cea2:	2b50      	cmp	r3, #80	; 0x50
 800cea4:	d001      	beq.n	800ceaa <__gethex+0xd6>
 800cea6:	2b70      	cmp	r3, #112	; 0x70
 800cea8:	d142      	bne.n	800cf30 <__gethex+0x15c>
 800ceaa:	7863      	ldrb	r3, [r4, #1]
 800ceac:	2b2b      	cmp	r3, #43	; 0x2b
 800ceae:	d034      	beq.n	800cf1a <__gethex+0x146>
 800ceb0:	2b2d      	cmp	r3, #45	; 0x2d
 800ceb2:	d036      	beq.n	800cf22 <__gethex+0x14e>
 800ceb4:	2300      	movs	r3, #0
 800ceb6:	1c66      	adds	r6, r4, #1
 800ceb8:	9306      	str	r3, [sp, #24]
 800ceba:	7830      	ldrb	r0, [r6, #0]
 800cebc:	f7ff ff75 	bl	800cdaa <__hexdig_fun>
 800cec0:	1e43      	subs	r3, r0, #1
 800cec2:	b2db      	uxtb	r3, r3
 800cec4:	2b18      	cmp	r3, #24
 800cec6:	d833      	bhi.n	800cf30 <__gethex+0x15c>
 800cec8:	3810      	subs	r0, #16
 800ceca:	0005      	movs	r5, r0
 800cecc:	3601      	adds	r6, #1
 800cece:	7830      	ldrb	r0, [r6, #0]
 800ced0:	f7ff ff6b 	bl	800cdaa <__hexdig_fun>
 800ced4:	1e43      	subs	r3, r0, #1
 800ced6:	b2db      	uxtb	r3, r3
 800ced8:	2b18      	cmp	r3, #24
 800ceda:	d924      	bls.n	800cf26 <__gethex+0x152>
 800cedc:	9b06      	ldr	r3, [sp, #24]
 800cede:	2b00      	cmp	r3, #0
 800cee0:	d000      	beq.n	800cee4 <__gethex+0x110>
 800cee2:	426d      	negs	r5, r5
 800cee4:	197f      	adds	r7, r7, r5
 800cee6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cee8:	601e      	str	r6, [r3, #0]
 800ceea:	9b03      	ldr	r3, [sp, #12]
 800ceec:	2b00      	cmp	r3, #0
 800ceee:	d021      	beq.n	800cf34 <__gethex+0x160>
 800cef0:	9b08      	ldr	r3, [sp, #32]
 800cef2:	2606      	movs	r6, #6
 800cef4:	425a      	negs	r2, r3
 800cef6:	4153      	adcs	r3, r2
 800cef8:	425b      	negs	r3, r3
 800cefa:	401e      	ands	r6, r3
 800cefc:	0030      	movs	r0, r6
 800cefe:	b00d      	add	sp, #52	; 0x34
 800cf00:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cf02:	2300      	movs	r3, #0
 800cf04:	9303      	str	r3, [sp, #12]
 800cf06:	001e      	movs	r6, r3
 800cf08:	e7a8      	b.n	800ce5c <__gethex+0x88>
 800cf0a:	3401      	adds	r4, #1
 800cf0c:	e7be      	b.n	800ce8c <__gethex+0xb8>
 800cf0e:	9c01      	ldr	r4, [sp, #4]
 800cf10:	2301      	movs	r3, #1
 800cf12:	9303      	str	r3, [sp, #12]
 800cf14:	e7c4      	b.n	800cea0 <__gethex+0xcc>
 800cf16:	0007      	movs	r7, r0
 800cf18:	e7fa      	b.n	800cf10 <__gethex+0x13c>
 800cf1a:	2300      	movs	r3, #0
 800cf1c:	9306      	str	r3, [sp, #24]
 800cf1e:	1ca6      	adds	r6, r4, #2
 800cf20:	e7cb      	b.n	800ceba <__gethex+0xe6>
 800cf22:	2301      	movs	r3, #1
 800cf24:	e7fa      	b.n	800cf1c <__gethex+0x148>
 800cf26:	230a      	movs	r3, #10
 800cf28:	435d      	muls	r5, r3
 800cf2a:	182d      	adds	r5, r5, r0
 800cf2c:	3d10      	subs	r5, #16
 800cf2e:	e7cd      	b.n	800cecc <__gethex+0xf8>
 800cf30:	0026      	movs	r6, r4
 800cf32:	e7d8      	b.n	800cee6 <__gethex+0x112>
 800cf34:	9b01      	ldr	r3, [sp, #4]
 800cf36:	9903      	ldr	r1, [sp, #12]
 800cf38:	1ae3      	subs	r3, r4, r3
 800cf3a:	3b01      	subs	r3, #1
 800cf3c:	2b07      	cmp	r3, #7
 800cf3e:	dc47      	bgt.n	800cfd0 <__gethex+0x1fc>
 800cf40:	9805      	ldr	r0, [sp, #20]
 800cf42:	f000 fad4 	bl	800d4ee <_Balloc>
 800cf46:	0003      	movs	r3, r0
 800cf48:	3314      	adds	r3, #20
 800cf4a:	9303      	str	r3, [sp, #12]
 800cf4c:	9308      	str	r3, [sp, #32]
 800cf4e:	2300      	movs	r3, #0
 800cf50:	0005      	movs	r5, r0
 800cf52:	001e      	movs	r6, r3
 800cf54:	9306      	str	r3, [sp, #24]
 800cf56:	9b01      	ldr	r3, [sp, #4]
 800cf58:	42a3      	cmp	r3, r4
 800cf5a:	d33c      	bcc.n	800cfd6 <__gethex+0x202>
 800cf5c:	9c08      	ldr	r4, [sp, #32]
 800cf5e:	9b03      	ldr	r3, [sp, #12]
 800cf60:	c440      	stmia	r4!, {r6}
 800cf62:	1ae4      	subs	r4, r4, r3
 800cf64:	10a4      	asrs	r4, r4, #2
 800cf66:	612c      	str	r4, [r5, #16]
 800cf68:	0030      	movs	r0, r6
 800cf6a:	f000 fb8d 	bl	800d688 <__hi0bits>
 800cf6e:	9b02      	ldr	r3, [sp, #8]
 800cf70:	0164      	lsls	r4, r4, #5
 800cf72:	681b      	ldr	r3, [r3, #0]
 800cf74:	1a26      	subs	r6, r4, r0
 800cf76:	9301      	str	r3, [sp, #4]
 800cf78:	429e      	cmp	r6, r3
 800cf7a:	dd5f      	ble.n	800d03c <__gethex+0x268>
 800cf7c:	1af6      	subs	r6, r6, r3
 800cf7e:	0031      	movs	r1, r6
 800cf80:	0028      	movs	r0, r5
 800cf82:	f000 fe88 	bl	800dc96 <__any_on>
 800cf86:	1e04      	subs	r4, r0, #0
 800cf88:	d00f      	beq.n	800cfaa <__gethex+0x1d6>
 800cf8a:	2401      	movs	r4, #1
 800cf8c:	211f      	movs	r1, #31
 800cf8e:	0020      	movs	r0, r4
 800cf90:	1e73      	subs	r3, r6, #1
 800cf92:	4019      	ands	r1, r3
 800cf94:	4088      	lsls	r0, r1
 800cf96:	0001      	movs	r1, r0
 800cf98:	115a      	asrs	r2, r3, #5
 800cf9a:	9803      	ldr	r0, [sp, #12]
 800cf9c:	0092      	lsls	r2, r2, #2
 800cf9e:	5812      	ldr	r2, [r2, r0]
 800cfa0:	420a      	tst	r2, r1
 800cfa2:	d002      	beq.n	800cfaa <__gethex+0x1d6>
 800cfa4:	42a3      	cmp	r3, r4
 800cfa6:	dc41      	bgt.n	800d02c <__gethex+0x258>
 800cfa8:	2402      	movs	r4, #2
 800cfaa:	0031      	movs	r1, r6
 800cfac:	0028      	movs	r0, r5
 800cfae:	f7ff fec8 	bl	800cd42 <rshift>
 800cfb2:	19bf      	adds	r7, r7, r6
 800cfb4:	9b02      	ldr	r3, [sp, #8]
 800cfb6:	689b      	ldr	r3, [r3, #8]
 800cfb8:	9304      	str	r3, [sp, #16]
 800cfba:	42bb      	cmp	r3, r7
 800cfbc:	da4e      	bge.n	800d05c <__gethex+0x288>
 800cfbe:	0029      	movs	r1, r5
 800cfc0:	9805      	ldr	r0, [sp, #20]
 800cfc2:	f000 facc 	bl	800d55e <_Bfree>
 800cfc6:	2300      	movs	r3, #0
 800cfc8:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800cfca:	26a3      	movs	r6, #163	; 0xa3
 800cfcc:	6013      	str	r3, [r2, #0]
 800cfce:	e795      	b.n	800cefc <__gethex+0x128>
 800cfd0:	3101      	adds	r1, #1
 800cfd2:	105b      	asrs	r3, r3, #1
 800cfd4:	e7b2      	b.n	800cf3c <__gethex+0x168>
 800cfd6:	1e63      	subs	r3, r4, #1
 800cfd8:	9309      	str	r3, [sp, #36]	; 0x24
 800cfda:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800cfdc:	781b      	ldrb	r3, [r3, #0]
 800cfde:	4293      	cmp	r3, r2
 800cfe0:	d015      	beq.n	800d00e <__gethex+0x23a>
 800cfe2:	9b06      	ldr	r3, [sp, #24]
 800cfe4:	2b20      	cmp	r3, #32
 800cfe6:	d105      	bne.n	800cff4 <__gethex+0x220>
 800cfe8:	9b08      	ldr	r3, [sp, #32]
 800cfea:	601e      	str	r6, [r3, #0]
 800cfec:	2600      	movs	r6, #0
 800cfee:	3304      	adds	r3, #4
 800cff0:	9308      	str	r3, [sp, #32]
 800cff2:	9606      	str	r6, [sp, #24]
 800cff4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cff6:	7818      	ldrb	r0, [r3, #0]
 800cff8:	f7ff fed7 	bl	800cdaa <__hexdig_fun>
 800cffc:	230f      	movs	r3, #15
 800cffe:	4018      	ands	r0, r3
 800d000:	9b06      	ldr	r3, [sp, #24]
 800d002:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800d004:	4098      	lsls	r0, r3
 800d006:	3304      	adds	r3, #4
 800d008:	4306      	orrs	r6, r0
 800d00a:	9306      	str	r3, [sp, #24]
 800d00c:	e7a3      	b.n	800cf56 <__gethex+0x182>
 800d00e:	2301      	movs	r3, #1
 800d010:	9a04      	ldr	r2, [sp, #16]
 800d012:	1a9c      	subs	r4, r3, r2
 800d014:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d016:	191c      	adds	r4, r3, r4
 800d018:	9b01      	ldr	r3, [sp, #4]
 800d01a:	429c      	cmp	r4, r3
 800d01c:	d3e1      	bcc.n	800cfe2 <__gethex+0x20e>
 800d01e:	9907      	ldr	r1, [sp, #28]
 800d020:	0020      	movs	r0, r4
 800d022:	f001 fa0d 	bl	800e440 <strncmp>
 800d026:	2800      	cmp	r0, #0
 800d028:	d1db      	bne.n	800cfe2 <__gethex+0x20e>
 800d02a:	e794      	b.n	800cf56 <__gethex+0x182>
 800d02c:	1eb1      	subs	r1, r6, #2
 800d02e:	0028      	movs	r0, r5
 800d030:	f000 fe31 	bl	800dc96 <__any_on>
 800d034:	2800      	cmp	r0, #0
 800d036:	d0b7      	beq.n	800cfa8 <__gethex+0x1d4>
 800d038:	2403      	movs	r4, #3
 800d03a:	e7b6      	b.n	800cfaa <__gethex+0x1d6>
 800d03c:	9b01      	ldr	r3, [sp, #4]
 800d03e:	2400      	movs	r4, #0
 800d040:	429e      	cmp	r6, r3
 800d042:	dab7      	bge.n	800cfb4 <__gethex+0x1e0>
 800d044:	1b9e      	subs	r6, r3, r6
 800d046:	0029      	movs	r1, r5
 800d048:	0032      	movs	r2, r6
 800d04a:	9805      	ldr	r0, [sp, #20]
 800d04c:	f000 fc50 	bl	800d8f0 <__lshift>
 800d050:	0003      	movs	r3, r0
 800d052:	3314      	adds	r3, #20
 800d054:	0005      	movs	r5, r0
 800d056:	1bbf      	subs	r7, r7, r6
 800d058:	9303      	str	r3, [sp, #12]
 800d05a:	e7ab      	b.n	800cfb4 <__gethex+0x1e0>
 800d05c:	9b02      	ldr	r3, [sp, #8]
 800d05e:	685e      	ldr	r6, [r3, #4]
 800d060:	42be      	cmp	r6, r7
 800d062:	dd6b      	ble.n	800d13c <__gethex+0x368>
 800d064:	9b01      	ldr	r3, [sp, #4]
 800d066:	1bf6      	subs	r6, r6, r7
 800d068:	42b3      	cmp	r3, r6
 800d06a:	dc32      	bgt.n	800d0d2 <__gethex+0x2fe>
 800d06c:	9b02      	ldr	r3, [sp, #8]
 800d06e:	68db      	ldr	r3, [r3, #12]
 800d070:	2b02      	cmp	r3, #2
 800d072:	d026      	beq.n	800d0c2 <__gethex+0x2ee>
 800d074:	2b03      	cmp	r3, #3
 800d076:	d028      	beq.n	800d0ca <__gethex+0x2f6>
 800d078:	2b01      	cmp	r3, #1
 800d07a:	d119      	bne.n	800d0b0 <__gethex+0x2dc>
 800d07c:	9b01      	ldr	r3, [sp, #4]
 800d07e:	42b3      	cmp	r3, r6
 800d080:	d116      	bne.n	800d0b0 <__gethex+0x2dc>
 800d082:	2b01      	cmp	r3, #1
 800d084:	dc0d      	bgt.n	800d0a2 <__gethex+0x2ce>
 800d086:	9b02      	ldr	r3, [sp, #8]
 800d088:	2662      	movs	r6, #98	; 0x62
 800d08a:	685b      	ldr	r3, [r3, #4]
 800d08c:	9301      	str	r3, [sp, #4]
 800d08e:	9a01      	ldr	r2, [sp, #4]
 800d090:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d092:	601a      	str	r2, [r3, #0]
 800d094:	2301      	movs	r3, #1
 800d096:	9a03      	ldr	r2, [sp, #12]
 800d098:	612b      	str	r3, [r5, #16]
 800d09a:	6013      	str	r3, [r2, #0]
 800d09c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800d09e:	601d      	str	r5, [r3, #0]
 800d0a0:	e72c      	b.n	800cefc <__gethex+0x128>
 800d0a2:	9901      	ldr	r1, [sp, #4]
 800d0a4:	0028      	movs	r0, r5
 800d0a6:	3901      	subs	r1, #1
 800d0a8:	f000 fdf5 	bl	800dc96 <__any_on>
 800d0ac:	2800      	cmp	r0, #0
 800d0ae:	d1ea      	bne.n	800d086 <__gethex+0x2b2>
 800d0b0:	0029      	movs	r1, r5
 800d0b2:	9805      	ldr	r0, [sp, #20]
 800d0b4:	f000 fa53 	bl	800d55e <_Bfree>
 800d0b8:	2300      	movs	r3, #0
 800d0ba:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800d0bc:	2650      	movs	r6, #80	; 0x50
 800d0be:	6013      	str	r3, [r2, #0]
 800d0c0:	e71c      	b.n	800cefc <__gethex+0x128>
 800d0c2:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800d0c4:	2b00      	cmp	r3, #0
 800d0c6:	d0de      	beq.n	800d086 <__gethex+0x2b2>
 800d0c8:	e7f2      	b.n	800d0b0 <__gethex+0x2dc>
 800d0ca:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800d0cc:	2b00      	cmp	r3, #0
 800d0ce:	d1da      	bne.n	800d086 <__gethex+0x2b2>
 800d0d0:	e7ee      	b.n	800d0b0 <__gethex+0x2dc>
 800d0d2:	1e77      	subs	r7, r6, #1
 800d0d4:	2c00      	cmp	r4, #0
 800d0d6:	d12f      	bne.n	800d138 <__gethex+0x364>
 800d0d8:	2f00      	cmp	r7, #0
 800d0da:	d004      	beq.n	800d0e6 <__gethex+0x312>
 800d0dc:	0039      	movs	r1, r7
 800d0de:	0028      	movs	r0, r5
 800d0e0:	f000 fdd9 	bl	800dc96 <__any_on>
 800d0e4:	0004      	movs	r4, r0
 800d0e6:	231f      	movs	r3, #31
 800d0e8:	117a      	asrs	r2, r7, #5
 800d0ea:	401f      	ands	r7, r3
 800d0ec:	3b1e      	subs	r3, #30
 800d0ee:	40bb      	lsls	r3, r7
 800d0f0:	9903      	ldr	r1, [sp, #12]
 800d0f2:	0092      	lsls	r2, r2, #2
 800d0f4:	5852      	ldr	r2, [r2, r1]
 800d0f6:	421a      	tst	r2, r3
 800d0f8:	d001      	beq.n	800d0fe <__gethex+0x32a>
 800d0fa:	2302      	movs	r3, #2
 800d0fc:	431c      	orrs	r4, r3
 800d0fe:	9b01      	ldr	r3, [sp, #4]
 800d100:	0031      	movs	r1, r6
 800d102:	1b9b      	subs	r3, r3, r6
 800d104:	2602      	movs	r6, #2
 800d106:	0028      	movs	r0, r5
 800d108:	9301      	str	r3, [sp, #4]
 800d10a:	f7ff fe1a 	bl	800cd42 <rshift>
 800d10e:	9b02      	ldr	r3, [sp, #8]
 800d110:	685f      	ldr	r7, [r3, #4]
 800d112:	2c00      	cmp	r4, #0
 800d114:	d040      	beq.n	800d198 <__gethex+0x3c4>
 800d116:	9b02      	ldr	r3, [sp, #8]
 800d118:	68db      	ldr	r3, [r3, #12]
 800d11a:	2b02      	cmp	r3, #2
 800d11c:	d010      	beq.n	800d140 <__gethex+0x36c>
 800d11e:	2b03      	cmp	r3, #3
 800d120:	d012      	beq.n	800d148 <__gethex+0x374>
 800d122:	2b01      	cmp	r3, #1
 800d124:	d106      	bne.n	800d134 <__gethex+0x360>
 800d126:	07a2      	lsls	r2, r4, #30
 800d128:	d504      	bpl.n	800d134 <__gethex+0x360>
 800d12a:	9a03      	ldr	r2, [sp, #12]
 800d12c:	6812      	ldr	r2, [r2, #0]
 800d12e:	4314      	orrs	r4, r2
 800d130:	421c      	tst	r4, r3
 800d132:	d10c      	bne.n	800d14e <__gethex+0x37a>
 800d134:	2310      	movs	r3, #16
 800d136:	e02e      	b.n	800d196 <__gethex+0x3c2>
 800d138:	2401      	movs	r4, #1
 800d13a:	e7d4      	b.n	800d0e6 <__gethex+0x312>
 800d13c:	2601      	movs	r6, #1
 800d13e:	e7e8      	b.n	800d112 <__gethex+0x33e>
 800d140:	2301      	movs	r3, #1
 800d142:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800d144:	1a9b      	subs	r3, r3, r2
 800d146:	9313      	str	r3, [sp, #76]	; 0x4c
 800d148:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800d14a:	2b00      	cmp	r3, #0
 800d14c:	d0f2      	beq.n	800d134 <__gethex+0x360>
 800d14e:	692c      	ldr	r4, [r5, #16]
 800d150:	00a3      	lsls	r3, r4, #2
 800d152:	9304      	str	r3, [sp, #16]
 800d154:	002b      	movs	r3, r5
 800d156:	00a2      	lsls	r2, r4, #2
 800d158:	3314      	adds	r3, #20
 800d15a:	1899      	adds	r1, r3, r2
 800d15c:	2200      	movs	r2, #0
 800d15e:	4694      	mov	ip, r2
 800d160:	681a      	ldr	r2, [r3, #0]
 800d162:	1c50      	adds	r0, r2, #1
 800d164:	d01d      	beq.n	800d1a2 <__gethex+0x3ce>
 800d166:	3201      	adds	r2, #1
 800d168:	601a      	str	r2, [r3, #0]
 800d16a:	002b      	movs	r3, r5
 800d16c:	3314      	adds	r3, #20
 800d16e:	2e02      	cmp	r6, #2
 800d170:	d13a      	bne.n	800d1e8 <__gethex+0x414>
 800d172:	9a02      	ldr	r2, [sp, #8]
 800d174:	9901      	ldr	r1, [sp, #4]
 800d176:	6812      	ldr	r2, [r2, #0]
 800d178:	3a01      	subs	r2, #1
 800d17a:	428a      	cmp	r2, r1
 800d17c:	d10a      	bne.n	800d194 <__gethex+0x3c0>
 800d17e:	114a      	asrs	r2, r1, #5
 800d180:	211f      	movs	r1, #31
 800d182:	9801      	ldr	r0, [sp, #4]
 800d184:	0092      	lsls	r2, r2, #2
 800d186:	4001      	ands	r1, r0
 800d188:	2001      	movs	r0, #1
 800d18a:	0004      	movs	r4, r0
 800d18c:	408c      	lsls	r4, r1
 800d18e:	58d3      	ldr	r3, [r2, r3]
 800d190:	4223      	tst	r3, r4
 800d192:	d148      	bne.n	800d226 <__gethex+0x452>
 800d194:	2320      	movs	r3, #32
 800d196:	431e      	orrs	r6, r3
 800d198:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800d19a:	601d      	str	r5, [r3, #0]
 800d19c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d19e:	601f      	str	r7, [r3, #0]
 800d1a0:	e6ac      	b.n	800cefc <__gethex+0x128>
 800d1a2:	4662      	mov	r2, ip
 800d1a4:	c304      	stmia	r3!, {r2}
 800d1a6:	4299      	cmp	r1, r3
 800d1a8:	d8da      	bhi.n	800d160 <__gethex+0x38c>
 800d1aa:	68ab      	ldr	r3, [r5, #8]
 800d1ac:	429c      	cmp	r4, r3
 800d1ae:	db12      	blt.n	800d1d6 <__gethex+0x402>
 800d1b0:	686b      	ldr	r3, [r5, #4]
 800d1b2:	9805      	ldr	r0, [sp, #20]
 800d1b4:	1c59      	adds	r1, r3, #1
 800d1b6:	f000 f99a 	bl	800d4ee <_Balloc>
 800d1ba:	0029      	movs	r1, r5
 800d1bc:	692b      	ldr	r3, [r5, #16]
 800d1be:	9003      	str	r0, [sp, #12]
 800d1c0:	1c9a      	adds	r2, r3, #2
 800d1c2:	0092      	lsls	r2, r2, #2
 800d1c4:	310c      	adds	r1, #12
 800d1c6:	300c      	adds	r0, #12
 800d1c8:	f7fc ff09 	bl	8009fde <memcpy>
 800d1cc:	0029      	movs	r1, r5
 800d1ce:	9805      	ldr	r0, [sp, #20]
 800d1d0:	f000 f9c5 	bl	800d55e <_Bfree>
 800d1d4:	9d03      	ldr	r5, [sp, #12]
 800d1d6:	692b      	ldr	r3, [r5, #16]
 800d1d8:	1c5a      	adds	r2, r3, #1
 800d1da:	612a      	str	r2, [r5, #16]
 800d1dc:	2201      	movs	r2, #1
 800d1de:	3304      	adds	r3, #4
 800d1e0:	009b      	lsls	r3, r3, #2
 800d1e2:	18eb      	adds	r3, r5, r3
 800d1e4:	605a      	str	r2, [r3, #4]
 800d1e6:	e7c0      	b.n	800d16a <__gethex+0x396>
 800d1e8:	692a      	ldr	r2, [r5, #16]
 800d1ea:	42a2      	cmp	r2, r4
 800d1ec:	dd0a      	ble.n	800d204 <__gethex+0x430>
 800d1ee:	2101      	movs	r1, #1
 800d1f0:	0028      	movs	r0, r5
 800d1f2:	f7ff fda6 	bl	800cd42 <rshift>
 800d1f6:	9b02      	ldr	r3, [sp, #8]
 800d1f8:	3701      	adds	r7, #1
 800d1fa:	689b      	ldr	r3, [r3, #8]
 800d1fc:	2601      	movs	r6, #1
 800d1fe:	42bb      	cmp	r3, r7
 800d200:	dac8      	bge.n	800d194 <__gethex+0x3c0>
 800d202:	e6dc      	b.n	800cfbe <__gethex+0x1ea>
 800d204:	241f      	movs	r4, #31
 800d206:	9a01      	ldr	r2, [sp, #4]
 800d208:	2601      	movs	r6, #1
 800d20a:	4022      	ands	r2, r4
 800d20c:	1e14      	subs	r4, r2, #0
 800d20e:	d0c1      	beq.n	800d194 <__gethex+0x3c0>
 800d210:	9a04      	ldr	r2, [sp, #16]
 800d212:	189b      	adds	r3, r3, r2
 800d214:	3b04      	subs	r3, #4
 800d216:	6818      	ldr	r0, [r3, #0]
 800d218:	f000 fa36 	bl	800d688 <__hi0bits>
 800d21c:	2120      	movs	r1, #32
 800d21e:	1b0c      	subs	r4, r1, r4
 800d220:	42a0      	cmp	r0, r4
 800d222:	dbe4      	blt.n	800d1ee <__gethex+0x41a>
 800d224:	e7b6      	b.n	800d194 <__gethex+0x3c0>
 800d226:	0006      	movs	r6, r0
 800d228:	e7b4      	b.n	800d194 <__gethex+0x3c0>

0800d22a <L_shift>:
 800d22a:	2308      	movs	r3, #8
 800d22c:	b570      	push	{r4, r5, r6, lr}
 800d22e:	2520      	movs	r5, #32
 800d230:	1a9a      	subs	r2, r3, r2
 800d232:	0092      	lsls	r2, r2, #2
 800d234:	1aad      	subs	r5, r5, r2
 800d236:	6843      	ldr	r3, [r0, #4]
 800d238:	6806      	ldr	r6, [r0, #0]
 800d23a:	001c      	movs	r4, r3
 800d23c:	40ac      	lsls	r4, r5
 800d23e:	40d3      	lsrs	r3, r2
 800d240:	4334      	orrs	r4, r6
 800d242:	6004      	str	r4, [r0, #0]
 800d244:	6043      	str	r3, [r0, #4]
 800d246:	3004      	adds	r0, #4
 800d248:	4288      	cmp	r0, r1
 800d24a:	d3f4      	bcc.n	800d236 <L_shift+0xc>
 800d24c:	bd70      	pop	{r4, r5, r6, pc}

0800d24e <__match>:
 800d24e:	b530      	push	{r4, r5, lr}
 800d250:	6803      	ldr	r3, [r0, #0]
 800d252:	780c      	ldrb	r4, [r1, #0]
 800d254:	3301      	adds	r3, #1
 800d256:	2c00      	cmp	r4, #0
 800d258:	d102      	bne.n	800d260 <__match+0x12>
 800d25a:	6003      	str	r3, [r0, #0]
 800d25c:	2001      	movs	r0, #1
 800d25e:	bd30      	pop	{r4, r5, pc}
 800d260:	781a      	ldrb	r2, [r3, #0]
 800d262:	0015      	movs	r5, r2
 800d264:	3d41      	subs	r5, #65	; 0x41
 800d266:	2d19      	cmp	r5, #25
 800d268:	d800      	bhi.n	800d26c <__match+0x1e>
 800d26a:	3220      	adds	r2, #32
 800d26c:	3101      	adds	r1, #1
 800d26e:	42a2      	cmp	r2, r4
 800d270:	d0ef      	beq.n	800d252 <__match+0x4>
 800d272:	2000      	movs	r0, #0
 800d274:	e7f3      	b.n	800d25e <__match+0x10>

0800d276 <__hexnan>:
 800d276:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d278:	b08b      	sub	sp, #44	; 0x2c
 800d27a:	9201      	str	r2, [sp, #4]
 800d27c:	680a      	ldr	r2, [r1, #0]
 800d27e:	9901      	ldr	r1, [sp, #4]
 800d280:	1153      	asrs	r3, r2, #5
 800d282:	009b      	lsls	r3, r3, #2
 800d284:	18cb      	adds	r3, r1, r3
 800d286:	9304      	str	r3, [sp, #16]
 800d288:	231f      	movs	r3, #31
 800d28a:	401a      	ands	r2, r3
 800d28c:	9008      	str	r0, [sp, #32]
 800d28e:	9206      	str	r2, [sp, #24]
 800d290:	d002      	beq.n	800d298 <__hexnan+0x22>
 800d292:	9b04      	ldr	r3, [sp, #16]
 800d294:	3304      	adds	r3, #4
 800d296:	9304      	str	r3, [sp, #16]
 800d298:	9b04      	ldr	r3, [sp, #16]
 800d29a:	2500      	movs	r5, #0
 800d29c:	1f1e      	subs	r6, r3, #4
 800d29e:	0037      	movs	r7, r6
 800d2a0:	0034      	movs	r4, r6
 800d2a2:	9b08      	ldr	r3, [sp, #32]
 800d2a4:	6035      	str	r5, [r6, #0]
 800d2a6:	681b      	ldr	r3, [r3, #0]
 800d2a8:	9507      	str	r5, [sp, #28]
 800d2aa:	9305      	str	r3, [sp, #20]
 800d2ac:	9502      	str	r5, [sp, #8]
 800d2ae:	9b05      	ldr	r3, [sp, #20]
 800d2b0:	3301      	adds	r3, #1
 800d2b2:	9309      	str	r3, [sp, #36]	; 0x24
 800d2b4:	9b05      	ldr	r3, [sp, #20]
 800d2b6:	785b      	ldrb	r3, [r3, #1]
 800d2b8:	9303      	str	r3, [sp, #12]
 800d2ba:	2b00      	cmp	r3, #0
 800d2bc:	d028      	beq.n	800d310 <__hexnan+0x9a>
 800d2be:	9803      	ldr	r0, [sp, #12]
 800d2c0:	f7ff fd73 	bl	800cdaa <__hexdig_fun>
 800d2c4:	2800      	cmp	r0, #0
 800d2c6:	d145      	bne.n	800d354 <__hexnan+0xde>
 800d2c8:	9b03      	ldr	r3, [sp, #12]
 800d2ca:	2b20      	cmp	r3, #32
 800d2cc:	d819      	bhi.n	800d302 <__hexnan+0x8c>
 800d2ce:	9b02      	ldr	r3, [sp, #8]
 800d2d0:	9a07      	ldr	r2, [sp, #28]
 800d2d2:	4293      	cmp	r3, r2
 800d2d4:	dd12      	ble.n	800d2fc <__hexnan+0x86>
 800d2d6:	42bc      	cmp	r4, r7
 800d2d8:	d206      	bcs.n	800d2e8 <__hexnan+0x72>
 800d2da:	2d07      	cmp	r5, #7
 800d2dc:	dc04      	bgt.n	800d2e8 <__hexnan+0x72>
 800d2de:	002a      	movs	r2, r5
 800d2e0:	0039      	movs	r1, r7
 800d2e2:	0020      	movs	r0, r4
 800d2e4:	f7ff ffa1 	bl	800d22a <L_shift>
 800d2e8:	9b01      	ldr	r3, [sp, #4]
 800d2ea:	2508      	movs	r5, #8
 800d2ec:	429c      	cmp	r4, r3
 800d2ee:	d905      	bls.n	800d2fc <__hexnan+0x86>
 800d2f0:	1f27      	subs	r7, r4, #4
 800d2f2:	2500      	movs	r5, #0
 800d2f4:	003c      	movs	r4, r7
 800d2f6:	9b02      	ldr	r3, [sp, #8]
 800d2f8:	603d      	str	r5, [r7, #0]
 800d2fa:	9307      	str	r3, [sp, #28]
 800d2fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d2fe:	9305      	str	r3, [sp, #20]
 800d300:	e7d5      	b.n	800d2ae <__hexnan+0x38>
 800d302:	9b03      	ldr	r3, [sp, #12]
 800d304:	2b29      	cmp	r3, #41	; 0x29
 800d306:	d14a      	bne.n	800d39e <__hexnan+0x128>
 800d308:	9b05      	ldr	r3, [sp, #20]
 800d30a:	9a08      	ldr	r2, [sp, #32]
 800d30c:	3302      	adds	r3, #2
 800d30e:	6013      	str	r3, [r2, #0]
 800d310:	9b02      	ldr	r3, [sp, #8]
 800d312:	2b00      	cmp	r3, #0
 800d314:	d043      	beq.n	800d39e <__hexnan+0x128>
 800d316:	42bc      	cmp	r4, r7
 800d318:	d206      	bcs.n	800d328 <__hexnan+0xb2>
 800d31a:	2d07      	cmp	r5, #7
 800d31c:	dc04      	bgt.n	800d328 <__hexnan+0xb2>
 800d31e:	002a      	movs	r2, r5
 800d320:	0039      	movs	r1, r7
 800d322:	0020      	movs	r0, r4
 800d324:	f7ff ff81 	bl	800d22a <L_shift>
 800d328:	9b01      	ldr	r3, [sp, #4]
 800d32a:	429c      	cmp	r4, r3
 800d32c:	d926      	bls.n	800d37c <__hexnan+0x106>
 800d32e:	cc04      	ldmia	r4!, {r2}
 800d330:	601a      	str	r2, [r3, #0]
 800d332:	3304      	adds	r3, #4
 800d334:	42a6      	cmp	r6, r4
 800d336:	d2fa      	bcs.n	800d32e <__hexnan+0xb8>
 800d338:	2200      	movs	r2, #0
 800d33a:	c304      	stmia	r3!, {r2}
 800d33c:	429e      	cmp	r6, r3
 800d33e:	d2fc      	bcs.n	800d33a <__hexnan+0xc4>
 800d340:	6833      	ldr	r3, [r6, #0]
 800d342:	2b00      	cmp	r3, #0
 800d344:	d104      	bne.n	800d350 <__hexnan+0xda>
 800d346:	9b01      	ldr	r3, [sp, #4]
 800d348:	429e      	cmp	r6, r3
 800d34a:	d126      	bne.n	800d39a <__hexnan+0x124>
 800d34c:	2301      	movs	r3, #1
 800d34e:	6033      	str	r3, [r6, #0]
 800d350:	2005      	movs	r0, #5
 800d352:	e025      	b.n	800d3a0 <__hexnan+0x12a>
 800d354:	9b02      	ldr	r3, [sp, #8]
 800d356:	3501      	adds	r5, #1
 800d358:	3301      	adds	r3, #1
 800d35a:	9302      	str	r3, [sp, #8]
 800d35c:	2d08      	cmp	r5, #8
 800d35e:	dd06      	ble.n	800d36e <__hexnan+0xf8>
 800d360:	9b01      	ldr	r3, [sp, #4]
 800d362:	429c      	cmp	r4, r3
 800d364:	d9ca      	bls.n	800d2fc <__hexnan+0x86>
 800d366:	2300      	movs	r3, #0
 800d368:	2501      	movs	r5, #1
 800d36a:	3c04      	subs	r4, #4
 800d36c:	6023      	str	r3, [r4, #0]
 800d36e:	220f      	movs	r2, #15
 800d370:	6823      	ldr	r3, [r4, #0]
 800d372:	4010      	ands	r0, r2
 800d374:	011b      	lsls	r3, r3, #4
 800d376:	4318      	orrs	r0, r3
 800d378:	6020      	str	r0, [r4, #0]
 800d37a:	e7bf      	b.n	800d2fc <__hexnan+0x86>
 800d37c:	9b06      	ldr	r3, [sp, #24]
 800d37e:	2b00      	cmp	r3, #0
 800d380:	d0de      	beq.n	800d340 <__hexnan+0xca>
 800d382:	2120      	movs	r1, #32
 800d384:	9a06      	ldr	r2, [sp, #24]
 800d386:	9b04      	ldr	r3, [sp, #16]
 800d388:	1a89      	subs	r1, r1, r2
 800d38a:	2201      	movs	r2, #1
 800d38c:	4252      	negs	r2, r2
 800d38e:	40ca      	lsrs	r2, r1
 800d390:	3b04      	subs	r3, #4
 800d392:	6819      	ldr	r1, [r3, #0]
 800d394:	400a      	ands	r2, r1
 800d396:	601a      	str	r2, [r3, #0]
 800d398:	e7d2      	b.n	800d340 <__hexnan+0xca>
 800d39a:	3e04      	subs	r6, #4
 800d39c:	e7d0      	b.n	800d340 <__hexnan+0xca>
 800d39e:	2004      	movs	r0, #4
 800d3a0:	b00b      	add	sp, #44	; 0x2c
 800d3a2:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800d3a4 <__locale_ctype_ptr_l>:
 800d3a4:	30ec      	adds	r0, #236	; 0xec
 800d3a6:	6800      	ldr	r0, [r0, #0]
 800d3a8:	4770      	bx	lr

0800d3aa <__localeconv_l>:
 800d3aa:	30f0      	adds	r0, #240	; 0xf0
 800d3ac:	4770      	bx	lr
	...

0800d3b0 <_localeconv_r>:
 800d3b0:	4b03      	ldr	r3, [pc, #12]	; (800d3c0 <_localeconv_r+0x10>)
 800d3b2:	681b      	ldr	r3, [r3, #0]
 800d3b4:	6a18      	ldr	r0, [r3, #32]
 800d3b6:	2800      	cmp	r0, #0
 800d3b8:	d100      	bne.n	800d3bc <_localeconv_r+0xc>
 800d3ba:	4802      	ldr	r0, [pc, #8]	; (800d3c4 <_localeconv_r+0x14>)
 800d3bc:	30f0      	adds	r0, #240	; 0xf0
 800d3be:	4770      	bx	lr
 800d3c0:	20000198 	.word	0x20000198
 800d3c4:	200001fc 	.word	0x200001fc

0800d3c8 <__swhatbuf_r>:
 800d3c8:	b570      	push	{r4, r5, r6, lr}
 800d3ca:	000e      	movs	r6, r1
 800d3cc:	001d      	movs	r5, r3
 800d3ce:	230e      	movs	r3, #14
 800d3d0:	5ec9      	ldrsh	r1, [r1, r3]
 800d3d2:	b096      	sub	sp, #88	; 0x58
 800d3d4:	0014      	movs	r4, r2
 800d3d6:	2900      	cmp	r1, #0
 800d3d8:	da07      	bge.n	800d3ea <__swhatbuf_r+0x22>
 800d3da:	2300      	movs	r3, #0
 800d3dc:	602b      	str	r3, [r5, #0]
 800d3de:	89b3      	ldrh	r3, [r6, #12]
 800d3e0:	061b      	lsls	r3, r3, #24
 800d3e2:	d411      	bmi.n	800d408 <__swhatbuf_r+0x40>
 800d3e4:	2380      	movs	r3, #128	; 0x80
 800d3e6:	00db      	lsls	r3, r3, #3
 800d3e8:	e00f      	b.n	800d40a <__swhatbuf_r+0x42>
 800d3ea:	466a      	mov	r2, sp
 800d3ec:	f001 f86c 	bl	800e4c8 <_fstat_r>
 800d3f0:	2800      	cmp	r0, #0
 800d3f2:	dbf2      	blt.n	800d3da <__swhatbuf_r+0x12>
 800d3f4:	22f0      	movs	r2, #240	; 0xf0
 800d3f6:	9b01      	ldr	r3, [sp, #4]
 800d3f8:	0212      	lsls	r2, r2, #8
 800d3fa:	4013      	ands	r3, r2
 800d3fc:	4a05      	ldr	r2, [pc, #20]	; (800d414 <__swhatbuf_r+0x4c>)
 800d3fe:	189b      	adds	r3, r3, r2
 800d400:	425a      	negs	r2, r3
 800d402:	4153      	adcs	r3, r2
 800d404:	602b      	str	r3, [r5, #0]
 800d406:	e7ed      	b.n	800d3e4 <__swhatbuf_r+0x1c>
 800d408:	2340      	movs	r3, #64	; 0x40
 800d40a:	2000      	movs	r0, #0
 800d40c:	6023      	str	r3, [r4, #0]
 800d40e:	b016      	add	sp, #88	; 0x58
 800d410:	bd70      	pop	{r4, r5, r6, pc}
 800d412:	46c0      	nop			; (mov r8, r8)
 800d414:	ffffe000 	.word	0xffffe000

0800d418 <__smakebuf_r>:
 800d418:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d41a:	2602      	movs	r6, #2
 800d41c:	898b      	ldrh	r3, [r1, #12]
 800d41e:	0005      	movs	r5, r0
 800d420:	000c      	movs	r4, r1
 800d422:	4233      	tst	r3, r6
 800d424:	d006      	beq.n	800d434 <__smakebuf_r+0x1c>
 800d426:	0023      	movs	r3, r4
 800d428:	3347      	adds	r3, #71	; 0x47
 800d42a:	6023      	str	r3, [r4, #0]
 800d42c:	6123      	str	r3, [r4, #16]
 800d42e:	2301      	movs	r3, #1
 800d430:	6163      	str	r3, [r4, #20]
 800d432:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 800d434:	ab01      	add	r3, sp, #4
 800d436:	466a      	mov	r2, sp
 800d438:	f7ff ffc6 	bl	800d3c8 <__swhatbuf_r>
 800d43c:	9900      	ldr	r1, [sp, #0]
 800d43e:	0007      	movs	r7, r0
 800d440:	0028      	movs	r0, r5
 800d442:	f000 fca3 	bl	800dd8c <_malloc_r>
 800d446:	2800      	cmp	r0, #0
 800d448:	d108      	bne.n	800d45c <__smakebuf_r+0x44>
 800d44a:	220c      	movs	r2, #12
 800d44c:	5ea3      	ldrsh	r3, [r4, r2]
 800d44e:	059a      	lsls	r2, r3, #22
 800d450:	d4ef      	bmi.n	800d432 <__smakebuf_r+0x1a>
 800d452:	2203      	movs	r2, #3
 800d454:	4393      	bics	r3, r2
 800d456:	431e      	orrs	r6, r3
 800d458:	81a6      	strh	r6, [r4, #12]
 800d45a:	e7e4      	b.n	800d426 <__smakebuf_r+0xe>
 800d45c:	4b0f      	ldr	r3, [pc, #60]	; (800d49c <__smakebuf_r+0x84>)
 800d45e:	62ab      	str	r3, [r5, #40]	; 0x28
 800d460:	2380      	movs	r3, #128	; 0x80
 800d462:	89a2      	ldrh	r2, [r4, #12]
 800d464:	6020      	str	r0, [r4, #0]
 800d466:	4313      	orrs	r3, r2
 800d468:	81a3      	strh	r3, [r4, #12]
 800d46a:	9b00      	ldr	r3, [sp, #0]
 800d46c:	6120      	str	r0, [r4, #16]
 800d46e:	6163      	str	r3, [r4, #20]
 800d470:	9b01      	ldr	r3, [sp, #4]
 800d472:	2b00      	cmp	r3, #0
 800d474:	d00d      	beq.n	800d492 <__smakebuf_r+0x7a>
 800d476:	230e      	movs	r3, #14
 800d478:	5ee1      	ldrsh	r1, [r4, r3]
 800d47a:	0028      	movs	r0, r5
 800d47c:	f001 f836 	bl	800e4ec <_isatty_r>
 800d480:	2800      	cmp	r0, #0
 800d482:	d006      	beq.n	800d492 <__smakebuf_r+0x7a>
 800d484:	2203      	movs	r2, #3
 800d486:	89a3      	ldrh	r3, [r4, #12]
 800d488:	4393      	bics	r3, r2
 800d48a:	001a      	movs	r2, r3
 800d48c:	2301      	movs	r3, #1
 800d48e:	4313      	orrs	r3, r2
 800d490:	81a3      	strh	r3, [r4, #12]
 800d492:	89a0      	ldrh	r0, [r4, #12]
 800d494:	4338      	orrs	r0, r7
 800d496:	81a0      	strh	r0, [r4, #12]
 800d498:	e7cb      	b.n	800d432 <__smakebuf_r+0x1a>
 800d49a:	46c0      	nop			; (mov r8, r8)
 800d49c:	0800cbe1 	.word	0x0800cbe1

0800d4a0 <malloc>:
 800d4a0:	b510      	push	{r4, lr}
 800d4a2:	4b03      	ldr	r3, [pc, #12]	; (800d4b0 <malloc+0x10>)
 800d4a4:	0001      	movs	r1, r0
 800d4a6:	6818      	ldr	r0, [r3, #0]
 800d4a8:	f000 fc70 	bl	800dd8c <_malloc_r>
 800d4ac:	bd10      	pop	{r4, pc}
 800d4ae:	46c0      	nop			; (mov r8, r8)
 800d4b0:	20000198 	.word	0x20000198

0800d4b4 <__ascii_mbtowc>:
 800d4b4:	b082      	sub	sp, #8
 800d4b6:	2900      	cmp	r1, #0
 800d4b8:	d100      	bne.n	800d4bc <__ascii_mbtowc+0x8>
 800d4ba:	a901      	add	r1, sp, #4
 800d4bc:	1e10      	subs	r0, r2, #0
 800d4be:	d006      	beq.n	800d4ce <__ascii_mbtowc+0x1a>
 800d4c0:	2b00      	cmp	r3, #0
 800d4c2:	d006      	beq.n	800d4d2 <__ascii_mbtowc+0x1e>
 800d4c4:	7813      	ldrb	r3, [r2, #0]
 800d4c6:	600b      	str	r3, [r1, #0]
 800d4c8:	7810      	ldrb	r0, [r2, #0]
 800d4ca:	1e43      	subs	r3, r0, #1
 800d4cc:	4198      	sbcs	r0, r3
 800d4ce:	b002      	add	sp, #8
 800d4d0:	4770      	bx	lr
 800d4d2:	2002      	movs	r0, #2
 800d4d4:	4240      	negs	r0, r0
 800d4d6:	e7fa      	b.n	800d4ce <__ascii_mbtowc+0x1a>

0800d4d8 <memchr>:
 800d4d8:	b2c9      	uxtb	r1, r1
 800d4da:	1882      	adds	r2, r0, r2
 800d4dc:	4290      	cmp	r0, r2
 800d4de:	d101      	bne.n	800d4e4 <memchr+0xc>
 800d4e0:	2000      	movs	r0, #0
 800d4e2:	4770      	bx	lr
 800d4e4:	7803      	ldrb	r3, [r0, #0]
 800d4e6:	428b      	cmp	r3, r1
 800d4e8:	d0fb      	beq.n	800d4e2 <memchr+0xa>
 800d4ea:	3001      	adds	r0, #1
 800d4ec:	e7f6      	b.n	800d4dc <memchr+0x4>

0800d4ee <_Balloc>:
 800d4ee:	b570      	push	{r4, r5, r6, lr}
 800d4f0:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800d4f2:	0004      	movs	r4, r0
 800d4f4:	000d      	movs	r5, r1
 800d4f6:	2e00      	cmp	r6, #0
 800d4f8:	d107      	bne.n	800d50a <_Balloc+0x1c>
 800d4fa:	2010      	movs	r0, #16
 800d4fc:	f7ff ffd0 	bl	800d4a0 <malloc>
 800d500:	6260      	str	r0, [r4, #36]	; 0x24
 800d502:	6046      	str	r6, [r0, #4]
 800d504:	6086      	str	r6, [r0, #8]
 800d506:	6006      	str	r6, [r0, #0]
 800d508:	60c6      	str	r6, [r0, #12]
 800d50a:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800d50c:	68f3      	ldr	r3, [r6, #12]
 800d50e:	2b00      	cmp	r3, #0
 800d510:	d013      	beq.n	800d53a <_Balloc+0x4c>
 800d512:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d514:	00aa      	lsls	r2, r5, #2
 800d516:	68db      	ldr	r3, [r3, #12]
 800d518:	189b      	adds	r3, r3, r2
 800d51a:	6818      	ldr	r0, [r3, #0]
 800d51c:	2800      	cmp	r0, #0
 800d51e:	d118      	bne.n	800d552 <_Balloc+0x64>
 800d520:	2101      	movs	r1, #1
 800d522:	000e      	movs	r6, r1
 800d524:	40ae      	lsls	r6, r5
 800d526:	1d72      	adds	r2, r6, #5
 800d528:	0092      	lsls	r2, r2, #2
 800d52a:	0020      	movs	r0, r4
 800d52c:	f000 fbd5 	bl	800dcda <_calloc_r>
 800d530:	2800      	cmp	r0, #0
 800d532:	d00c      	beq.n	800d54e <_Balloc+0x60>
 800d534:	6045      	str	r5, [r0, #4]
 800d536:	6086      	str	r6, [r0, #8]
 800d538:	e00d      	b.n	800d556 <_Balloc+0x68>
 800d53a:	2221      	movs	r2, #33	; 0x21
 800d53c:	2104      	movs	r1, #4
 800d53e:	0020      	movs	r0, r4
 800d540:	f000 fbcb 	bl	800dcda <_calloc_r>
 800d544:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d546:	60f0      	str	r0, [r6, #12]
 800d548:	68db      	ldr	r3, [r3, #12]
 800d54a:	2b00      	cmp	r3, #0
 800d54c:	d1e1      	bne.n	800d512 <_Balloc+0x24>
 800d54e:	2000      	movs	r0, #0
 800d550:	bd70      	pop	{r4, r5, r6, pc}
 800d552:	6802      	ldr	r2, [r0, #0]
 800d554:	601a      	str	r2, [r3, #0]
 800d556:	2300      	movs	r3, #0
 800d558:	6103      	str	r3, [r0, #16]
 800d55a:	60c3      	str	r3, [r0, #12]
 800d55c:	e7f8      	b.n	800d550 <_Balloc+0x62>

0800d55e <_Bfree>:
 800d55e:	b570      	push	{r4, r5, r6, lr}
 800d560:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800d562:	0006      	movs	r6, r0
 800d564:	000d      	movs	r5, r1
 800d566:	2c00      	cmp	r4, #0
 800d568:	d107      	bne.n	800d57a <_Bfree+0x1c>
 800d56a:	2010      	movs	r0, #16
 800d56c:	f7ff ff98 	bl	800d4a0 <malloc>
 800d570:	6270      	str	r0, [r6, #36]	; 0x24
 800d572:	6044      	str	r4, [r0, #4]
 800d574:	6084      	str	r4, [r0, #8]
 800d576:	6004      	str	r4, [r0, #0]
 800d578:	60c4      	str	r4, [r0, #12]
 800d57a:	2d00      	cmp	r5, #0
 800d57c:	d007      	beq.n	800d58e <_Bfree+0x30>
 800d57e:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800d580:	686a      	ldr	r2, [r5, #4]
 800d582:	68db      	ldr	r3, [r3, #12]
 800d584:	0092      	lsls	r2, r2, #2
 800d586:	189b      	adds	r3, r3, r2
 800d588:	681a      	ldr	r2, [r3, #0]
 800d58a:	602a      	str	r2, [r5, #0]
 800d58c:	601d      	str	r5, [r3, #0]
 800d58e:	bd70      	pop	{r4, r5, r6, pc}

0800d590 <__multadd>:
 800d590:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d592:	001e      	movs	r6, r3
 800d594:	2314      	movs	r3, #20
 800d596:	469c      	mov	ip, r3
 800d598:	0007      	movs	r7, r0
 800d59a:	000c      	movs	r4, r1
 800d59c:	2000      	movs	r0, #0
 800d59e:	690d      	ldr	r5, [r1, #16]
 800d5a0:	448c      	add	ip, r1
 800d5a2:	4663      	mov	r3, ip
 800d5a4:	681b      	ldr	r3, [r3, #0]
 800d5a6:	3001      	adds	r0, #1
 800d5a8:	b299      	uxth	r1, r3
 800d5aa:	4663      	mov	r3, ip
 800d5ac:	681b      	ldr	r3, [r3, #0]
 800d5ae:	4351      	muls	r1, r2
 800d5b0:	0c1b      	lsrs	r3, r3, #16
 800d5b2:	4353      	muls	r3, r2
 800d5b4:	1989      	adds	r1, r1, r6
 800d5b6:	0c0e      	lsrs	r6, r1, #16
 800d5b8:	199b      	adds	r3, r3, r6
 800d5ba:	b289      	uxth	r1, r1
 800d5bc:	0c1e      	lsrs	r6, r3, #16
 800d5be:	041b      	lsls	r3, r3, #16
 800d5c0:	185b      	adds	r3, r3, r1
 800d5c2:	4661      	mov	r1, ip
 800d5c4:	c108      	stmia	r1!, {r3}
 800d5c6:	468c      	mov	ip, r1
 800d5c8:	4285      	cmp	r5, r0
 800d5ca:	dcea      	bgt.n	800d5a2 <__multadd+0x12>
 800d5cc:	2e00      	cmp	r6, #0
 800d5ce:	d01b      	beq.n	800d608 <__multadd+0x78>
 800d5d0:	68a3      	ldr	r3, [r4, #8]
 800d5d2:	42ab      	cmp	r3, r5
 800d5d4:	dc12      	bgt.n	800d5fc <__multadd+0x6c>
 800d5d6:	6863      	ldr	r3, [r4, #4]
 800d5d8:	0038      	movs	r0, r7
 800d5da:	1c59      	adds	r1, r3, #1
 800d5dc:	f7ff ff87 	bl	800d4ee <_Balloc>
 800d5e0:	0021      	movs	r1, r4
 800d5e2:	6923      	ldr	r3, [r4, #16]
 800d5e4:	9001      	str	r0, [sp, #4]
 800d5e6:	1c9a      	adds	r2, r3, #2
 800d5e8:	0092      	lsls	r2, r2, #2
 800d5ea:	310c      	adds	r1, #12
 800d5ec:	300c      	adds	r0, #12
 800d5ee:	f7fc fcf6 	bl	8009fde <memcpy>
 800d5f2:	0021      	movs	r1, r4
 800d5f4:	0038      	movs	r0, r7
 800d5f6:	f7ff ffb2 	bl	800d55e <_Bfree>
 800d5fa:	9c01      	ldr	r4, [sp, #4]
 800d5fc:	1d2b      	adds	r3, r5, #4
 800d5fe:	009b      	lsls	r3, r3, #2
 800d600:	18e3      	adds	r3, r4, r3
 800d602:	3501      	adds	r5, #1
 800d604:	605e      	str	r6, [r3, #4]
 800d606:	6125      	str	r5, [r4, #16]
 800d608:	0020      	movs	r0, r4
 800d60a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

0800d60c <__s2b>:
 800d60c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d60e:	0006      	movs	r6, r0
 800d610:	0018      	movs	r0, r3
 800d612:	000c      	movs	r4, r1
 800d614:	3008      	adds	r0, #8
 800d616:	2109      	movs	r1, #9
 800d618:	9301      	str	r3, [sp, #4]
 800d61a:	0015      	movs	r5, r2
 800d61c:	f7f2 fe14 	bl	8000248 <__divsi3>
 800d620:	2301      	movs	r3, #1
 800d622:	2100      	movs	r1, #0
 800d624:	4283      	cmp	r3, r0
 800d626:	db1f      	blt.n	800d668 <__s2b+0x5c>
 800d628:	0030      	movs	r0, r6
 800d62a:	f7ff ff60 	bl	800d4ee <_Balloc>
 800d62e:	9b08      	ldr	r3, [sp, #32]
 800d630:	6143      	str	r3, [r0, #20]
 800d632:	2301      	movs	r3, #1
 800d634:	6103      	str	r3, [r0, #16]
 800d636:	2d09      	cmp	r5, #9
 800d638:	dd19      	ble.n	800d66e <__s2b+0x62>
 800d63a:	0023      	movs	r3, r4
 800d63c:	3309      	adds	r3, #9
 800d63e:	001f      	movs	r7, r3
 800d640:	9300      	str	r3, [sp, #0]
 800d642:	1964      	adds	r4, r4, r5
 800d644:	783b      	ldrb	r3, [r7, #0]
 800d646:	0001      	movs	r1, r0
 800d648:	3b30      	subs	r3, #48	; 0x30
 800d64a:	220a      	movs	r2, #10
 800d64c:	0030      	movs	r0, r6
 800d64e:	3701      	adds	r7, #1
 800d650:	f7ff ff9e 	bl	800d590 <__multadd>
 800d654:	42a7      	cmp	r7, r4
 800d656:	d1f5      	bne.n	800d644 <__s2b+0x38>
 800d658:	9b00      	ldr	r3, [sp, #0]
 800d65a:	195c      	adds	r4, r3, r5
 800d65c:	3c08      	subs	r4, #8
 800d65e:	002f      	movs	r7, r5
 800d660:	9b01      	ldr	r3, [sp, #4]
 800d662:	429f      	cmp	r7, r3
 800d664:	db06      	blt.n	800d674 <__s2b+0x68>
 800d666:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800d668:	005b      	lsls	r3, r3, #1
 800d66a:	3101      	adds	r1, #1
 800d66c:	e7da      	b.n	800d624 <__s2b+0x18>
 800d66e:	340a      	adds	r4, #10
 800d670:	2509      	movs	r5, #9
 800d672:	e7f4      	b.n	800d65e <__s2b+0x52>
 800d674:	1b63      	subs	r3, r4, r5
 800d676:	5ddb      	ldrb	r3, [r3, r7]
 800d678:	0001      	movs	r1, r0
 800d67a:	3b30      	subs	r3, #48	; 0x30
 800d67c:	220a      	movs	r2, #10
 800d67e:	0030      	movs	r0, r6
 800d680:	f7ff ff86 	bl	800d590 <__multadd>
 800d684:	3701      	adds	r7, #1
 800d686:	e7eb      	b.n	800d660 <__s2b+0x54>

0800d688 <__hi0bits>:
 800d688:	0003      	movs	r3, r0
 800d68a:	0c02      	lsrs	r2, r0, #16
 800d68c:	2000      	movs	r0, #0
 800d68e:	4282      	cmp	r2, r0
 800d690:	d101      	bne.n	800d696 <__hi0bits+0xe>
 800d692:	041b      	lsls	r3, r3, #16
 800d694:	3010      	adds	r0, #16
 800d696:	0e1a      	lsrs	r2, r3, #24
 800d698:	d101      	bne.n	800d69e <__hi0bits+0x16>
 800d69a:	3008      	adds	r0, #8
 800d69c:	021b      	lsls	r3, r3, #8
 800d69e:	0f1a      	lsrs	r2, r3, #28
 800d6a0:	d101      	bne.n	800d6a6 <__hi0bits+0x1e>
 800d6a2:	3004      	adds	r0, #4
 800d6a4:	011b      	lsls	r3, r3, #4
 800d6a6:	0f9a      	lsrs	r2, r3, #30
 800d6a8:	d101      	bne.n	800d6ae <__hi0bits+0x26>
 800d6aa:	3002      	adds	r0, #2
 800d6ac:	009b      	lsls	r3, r3, #2
 800d6ae:	2b00      	cmp	r3, #0
 800d6b0:	db03      	blt.n	800d6ba <__hi0bits+0x32>
 800d6b2:	3001      	adds	r0, #1
 800d6b4:	005b      	lsls	r3, r3, #1
 800d6b6:	d400      	bmi.n	800d6ba <__hi0bits+0x32>
 800d6b8:	2020      	movs	r0, #32
 800d6ba:	4770      	bx	lr

0800d6bc <__lo0bits>:
 800d6bc:	2207      	movs	r2, #7
 800d6be:	6803      	ldr	r3, [r0, #0]
 800d6c0:	b510      	push	{r4, lr}
 800d6c2:	0001      	movs	r1, r0
 800d6c4:	401a      	ands	r2, r3
 800d6c6:	d00d      	beq.n	800d6e4 <__lo0bits+0x28>
 800d6c8:	2401      	movs	r4, #1
 800d6ca:	2000      	movs	r0, #0
 800d6cc:	4223      	tst	r3, r4
 800d6ce:	d105      	bne.n	800d6dc <__lo0bits+0x20>
 800d6d0:	3002      	adds	r0, #2
 800d6d2:	4203      	tst	r3, r0
 800d6d4:	d003      	beq.n	800d6de <__lo0bits+0x22>
 800d6d6:	40e3      	lsrs	r3, r4
 800d6d8:	0020      	movs	r0, r4
 800d6da:	600b      	str	r3, [r1, #0]
 800d6dc:	bd10      	pop	{r4, pc}
 800d6de:	089b      	lsrs	r3, r3, #2
 800d6e0:	600b      	str	r3, [r1, #0]
 800d6e2:	e7fb      	b.n	800d6dc <__lo0bits+0x20>
 800d6e4:	b29c      	uxth	r4, r3
 800d6e6:	0010      	movs	r0, r2
 800d6e8:	2c00      	cmp	r4, #0
 800d6ea:	d101      	bne.n	800d6f0 <__lo0bits+0x34>
 800d6ec:	2010      	movs	r0, #16
 800d6ee:	0c1b      	lsrs	r3, r3, #16
 800d6f0:	b2da      	uxtb	r2, r3
 800d6f2:	2a00      	cmp	r2, #0
 800d6f4:	d101      	bne.n	800d6fa <__lo0bits+0x3e>
 800d6f6:	3008      	adds	r0, #8
 800d6f8:	0a1b      	lsrs	r3, r3, #8
 800d6fa:	071a      	lsls	r2, r3, #28
 800d6fc:	d101      	bne.n	800d702 <__lo0bits+0x46>
 800d6fe:	3004      	adds	r0, #4
 800d700:	091b      	lsrs	r3, r3, #4
 800d702:	079a      	lsls	r2, r3, #30
 800d704:	d101      	bne.n	800d70a <__lo0bits+0x4e>
 800d706:	3002      	adds	r0, #2
 800d708:	089b      	lsrs	r3, r3, #2
 800d70a:	07da      	lsls	r2, r3, #31
 800d70c:	d4e8      	bmi.n	800d6e0 <__lo0bits+0x24>
 800d70e:	085b      	lsrs	r3, r3, #1
 800d710:	d001      	beq.n	800d716 <__lo0bits+0x5a>
 800d712:	3001      	adds	r0, #1
 800d714:	e7e4      	b.n	800d6e0 <__lo0bits+0x24>
 800d716:	2020      	movs	r0, #32
 800d718:	e7e0      	b.n	800d6dc <__lo0bits+0x20>

0800d71a <__i2b>:
 800d71a:	b510      	push	{r4, lr}
 800d71c:	000c      	movs	r4, r1
 800d71e:	2101      	movs	r1, #1
 800d720:	f7ff fee5 	bl	800d4ee <_Balloc>
 800d724:	2301      	movs	r3, #1
 800d726:	6144      	str	r4, [r0, #20]
 800d728:	6103      	str	r3, [r0, #16]
 800d72a:	bd10      	pop	{r4, pc}

0800d72c <__multiply>:
 800d72c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d72e:	690b      	ldr	r3, [r1, #16]
 800d730:	0014      	movs	r4, r2
 800d732:	6912      	ldr	r2, [r2, #16]
 800d734:	b089      	sub	sp, #36	; 0x24
 800d736:	000d      	movs	r5, r1
 800d738:	4293      	cmp	r3, r2
 800d73a:	da01      	bge.n	800d740 <__multiply+0x14>
 800d73c:	0025      	movs	r5, r4
 800d73e:	000c      	movs	r4, r1
 800d740:	692f      	ldr	r7, [r5, #16]
 800d742:	6926      	ldr	r6, [r4, #16]
 800d744:	6869      	ldr	r1, [r5, #4]
 800d746:	19bb      	adds	r3, r7, r6
 800d748:	9302      	str	r3, [sp, #8]
 800d74a:	68ab      	ldr	r3, [r5, #8]
 800d74c:	19ba      	adds	r2, r7, r6
 800d74e:	4293      	cmp	r3, r2
 800d750:	da00      	bge.n	800d754 <__multiply+0x28>
 800d752:	3101      	adds	r1, #1
 800d754:	f7ff fecb 	bl	800d4ee <_Balloc>
 800d758:	0002      	movs	r2, r0
 800d75a:	19bb      	adds	r3, r7, r6
 800d75c:	3214      	adds	r2, #20
 800d75e:	009b      	lsls	r3, r3, #2
 800d760:	18d3      	adds	r3, r2, r3
 800d762:	469c      	mov	ip, r3
 800d764:	2100      	movs	r1, #0
 800d766:	0013      	movs	r3, r2
 800d768:	9004      	str	r0, [sp, #16]
 800d76a:	4563      	cmp	r3, ip
 800d76c:	d31d      	bcc.n	800d7aa <__multiply+0x7e>
 800d76e:	3514      	adds	r5, #20
 800d770:	00bf      	lsls	r7, r7, #2
 800d772:	19eb      	adds	r3, r5, r7
 800d774:	3414      	adds	r4, #20
 800d776:	00b6      	lsls	r6, r6, #2
 800d778:	9305      	str	r3, [sp, #20]
 800d77a:	19a3      	adds	r3, r4, r6
 800d77c:	9503      	str	r5, [sp, #12]
 800d77e:	9401      	str	r4, [sp, #4]
 800d780:	9307      	str	r3, [sp, #28]
 800d782:	9b07      	ldr	r3, [sp, #28]
 800d784:	9901      	ldr	r1, [sp, #4]
 800d786:	4299      	cmp	r1, r3
 800d788:	d311      	bcc.n	800d7ae <__multiply+0x82>
 800d78a:	9b02      	ldr	r3, [sp, #8]
 800d78c:	2b00      	cmp	r3, #0
 800d78e:	dd06      	ble.n	800d79e <__multiply+0x72>
 800d790:	2304      	movs	r3, #4
 800d792:	425b      	negs	r3, r3
 800d794:	449c      	add	ip, r3
 800d796:	4663      	mov	r3, ip
 800d798:	681b      	ldr	r3, [r3, #0]
 800d79a:	2b00      	cmp	r3, #0
 800d79c:	d051      	beq.n	800d842 <__multiply+0x116>
 800d79e:	9b04      	ldr	r3, [sp, #16]
 800d7a0:	9a02      	ldr	r2, [sp, #8]
 800d7a2:	0018      	movs	r0, r3
 800d7a4:	611a      	str	r2, [r3, #16]
 800d7a6:	b009      	add	sp, #36	; 0x24
 800d7a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d7aa:	c302      	stmia	r3!, {r1}
 800d7ac:	e7dd      	b.n	800d76a <__multiply+0x3e>
 800d7ae:	9b01      	ldr	r3, [sp, #4]
 800d7b0:	681b      	ldr	r3, [r3, #0]
 800d7b2:	b298      	uxth	r0, r3
 800d7b4:	2800      	cmp	r0, #0
 800d7b6:	d01c      	beq.n	800d7f2 <__multiply+0xc6>
 800d7b8:	0015      	movs	r5, r2
 800d7ba:	2600      	movs	r6, #0
 800d7bc:	9f03      	ldr	r7, [sp, #12]
 800d7be:	cf02      	ldmia	r7!, {r1}
 800d7c0:	682c      	ldr	r4, [r5, #0]
 800d7c2:	b28b      	uxth	r3, r1
 800d7c4:	4343      	muls	r3, r0
 800d7c6:	0c09      	lsrs	r1, r1, #16
 800d7c8:	4341      	muls	r1, r0
 800d7ca:	b2a4      	uxth	r4, r4
 800d7cc:	191b      	adds	r3, r3, r4
 800d7ce:	199b      	adds	r3, r3, r6
 800d7d0:	000e      	movs	r6, r1
 800d7d2:	6829      	ldr	r1, [r5, #0]
 800d7d4:	9506      	str	r5, [sp, #24]
 800d7d6:	0c09      	lsrs	r1, r1, #16
 800d7d8:	1871      	adds	r1, r6, r1
 800d7da:	0c1e      	lsrs	r6, r3, #16
 800d7dc:	1989      	adds	r1, r1, r6
 800d7de:	0c0e      	lsrs	r6, r1, #16
 800d7e0:	b29b      	uxth	r3, r3
 800d7e2:	0409      	lsls	r1, r1, #16
 800d7e4:	430b      	orrs	r3, r1
 800d7e6:	c508      	stmia	r5!, {r3}
 800d7e8:	9b05      	ldr	r3, [sp, #20]
 800d7ea:	42bb      	cmp	r3, r7
 800d7ec:	d8e7      	bhi.n	800d7be <__multiply+0x92>
 800d7ee:	9b06      	ldr	r3, [sp, #24]
 800d7f0:	605e      	str	r6, [r3, #4]
 800d7f2:	9b01      	ldr	r3, [sp, #4]
 800d7f4:	681b      	ldr	r3, [r3, #0]
 800d7f6:	0c1d      	lsrs	r5, r3, #16
 800d7f8:	d01e      	beq.n	800d838 <__multiply+0x10c>
 800d7fa:	0010      	movs	r0, r2
 800d7fc:	2700      	movs	r7, #0
 800d7fe:	6813      	ldr	r3, [r2, #0]
 800d800:	9e03      	ldr	r6, [sp, #12]
 800d802:	6831      	ldr	r1, [r6, #0]
 800d804:	6804      	ldr	r4, [r0, #0]
 800d806:	b289      	uxth	r1, r1
 800d808:	4369      	muls	r1, r5
 800d80a:	0c24      	lsrs	r4, r4, #16
 800d80c:	1909      	adds	r1, r1, r4
 800d80e:	19c9      	adds	r1, r1, r7
 800d810:	040f      	lsls	r7, r1, #16
 800d812:	b29b      	uxth	r3, r3
 800d814:	433b      	orrs	r3, r7
 800d816:	6003      	str	r3, [r0, #0]
 800d818:	ce80      	ldmia	r6!, {r7}
 800d81a:	6843      	ldr	r3, [r0, #4]
 800d81c:	0c3f      	lsrs	r7, r7, #16
 800d81e:	436f      	muls	r7, r5
 800d820:	b29b      	uxth	r3, r3
 800d822:	18fb      	adds	r3, r7, r3
 800d824:	0c09      	lsrs	r1, r1, #16
 800d826:	185b      	adds	r3, r3, r1
 800d828:	9905      	ldr	r1, [sp, #20]
 800d82a:	9006      	str	r0, [sp, #24]
 800d82c:	0c1f      	lsrs	r7, r3, #16
 800d82e:	3004      	adds	r0, #4
 800d830:	42b1      	cmp	r1, r6
 800d832:	d8e6      	bhi.n	800d802 <__multiply+0xd6>
 800d834:	9906      	ldr	r1, [sp, #24]
 800d836:	604b      	str	r3, [r1, #4]
 800d838:	9b01      	ldr	r3, [sp, #4]
 800d83a:	3204      	adds	r2, #4
 800d83c:	3304      	adds	r3, #4
 800d83e:	9301      	str	r3, [sp, #4]
 800d840:	e79f      	b.n	800d782 <__multiply+0x56>
 800d842:	9b02      	ldr	r3, [sp, #8]
 800d844:	3b01      	subs	r3, #1
 800d846:	9302      	str	r3, [sp, #8]
 800d848:	e79f      	b.n	800d78a <__multiply+0x5e>
	...

0800d84c <__pow5mult>:
 800d84c:	2303      	movs	r3, #3
 800d84e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d850:	4013      	ands	r3, r2
 800d852:	0005      	movs	r5, r0
 800d854:	000e      	movs	r6, r1
 800d856:	0014      	movs	r4, r2
 800d858:	2b00      	cmp	r3, #0
 800d85a:	d008      	beq.n	800d86e <__pow5mult+0x22>
 800d85c:	4922      	ldr	r1, [pc, #136]	; (800d8e8 <__pow5mult+0x9c>)
 800d85e:	3b01      	subs	r3, #1
 800d860:	009a      	lsls	r2, r3, #2
 800d862:	5852      	ldr	r2, [r2, r1]
 800d864:	2300      	movs	r3, #0
 800d866:	0031      	movs	r1, r6
 800d868:	f7ff fe92 	bl	800d590 <__multadd>
 800d86c:	0006      	movs	r6, r0
 800d86e:	10a3      	asrs	r3, r4, #2
 800d870:	9301      	str	r3, [sp, #4]
 800d872:	d036      	beq.n	800d8e2 <__pow5mult+0x96>
 800d874:	6a6c      	ldr	r4, [r5, #36]	; 0x24
 800d876:	2c00      	cmp	r4, #0
 800d878:	d107      	bne.n	800d88a <__pow5mult+0x3e>
 800d87a:	2010      	movs	r0, #16
 800d87c:	f7ff fe10 	bl	800d4a0 <malloc>
 800d880:	6268      	str	r0, [r5, #36]	; 0x24
 800d882:	6044      	str	r4, [r0, #4]
 800d884:	6084      	str	r4, [r0, #8]
 800d886:	6004      	str	r4, [r0, #0]
 800d888:	60c4      	str	r4, [r0, #12]
 800d88a:	6a6f      	ldr	r7, [r5, #36]	; 0x24
 800d88c:	68bc      	ldr	r4, [r7, #8]
 800d88e:	2c00      	cmp	r4, #0
 800d890:	d107      	bne.n	800d8a2 <__pow5mult+0x56>
 800d892:	4916      	ldr	r1, [pc, #88]	; (800d8ec <__pow5mult+0xa0>)
 800d894:	0028      	movs	r0, r5
 800d896:	f7ff ff40 	bl	800d71a <__i2b>
 800d89a:	2300      	movs	r3, #0
 800d89c:	0004      	movs	r4, r0
 800d89e:	60b8      	str	r0, [r7, #8]
 800d8a0:	6003      	str	r3, [r0, #0]
 800d8a2:	2201      	movs	r2, #1
 800d8a4:	9b01      	ldr	r3, [sp, #4]
 800d8a6:	4213      	tst	r3, r2
 800d8a8:	d00a      	beq.n	800d8c0 <__pow5mult+0x74>
 800d8aa:	0031      	movs	r1, r6
 800d8ac:	0022      	movs	r2, r4
 800d8ae:	0028      	movs	r0, r5
 800d8b0:	f7ff ff3c 	bl	800d72c <__multiply>
 800d8b4:	0007      	movs	r7, r0
 800d8b6:	0031      	movs	r1, r6
 800d8b8:	0028      	movs	r0, r5
 800d8ba:	f7ff fe50 	bl	800d55e <_Bfree>
 800d8be:	003e      	movs	r6, r7
 800d8c0:	9b01      	ldr	r3, [sp, #4]
 800d8c2:	105b      	asrs	r3, r3, #1
 800d8c4:	9301      	str	r3, [sp, #4]
 800d8c6:	d00c      	beq.n	800d8e2 <__pow5mult+0x96>
 800d8c8:	6820      	ldr	r0, [r4, #0]
 800d8ca:	2800      	cmp	r0, #0
 800d8cc:	d107      	bne.n	800d8de <__pow5mult+0x92>
 800d8ce:	0022      	movs	r2, r4
 800d8d0:	0021      	movs	r1, r4
 800d8d2:	0028      	movs	r0, r5
 800d8d4:	f7ff ff2a 	bl	800d72c <__multiply>
 800d8d8:	2300      	movs	r3, #0
 800d8da:	6020      	str	r0, [r4, #0]
 800d8dc:	6003      	str	r3, [r0, #0]
 800d8de:	0004      	movs	r4, r0
 800d8e0:	e7df      	b.n	800d8a2 <__pow5mult+0x56>
 800d8e2:	0030      	movs	r0, r6
 800d8e4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800d8e6:	46c0      	nop			; (mov r8, r8)
 800d8e8:	0800eda0 	.word	0x0800eda0
 800d8ec:	00000271 	.word	0x00000271

0800d8f0 <__lshift>:
 800d8f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d8f2:	000d      	movs	r5, r1
 800d8f4:	0017      	movs	r7, r2
 800d8f6:	692b      	ldr	r3, [r5, #16]
 800d8f8:	1154      	asrs	r4, r2, #5
 800d8fa:	b085      	sub	sp, #20
 800d8fc:	18e3      	adds	r3, r4, r3
 800d8fe:	9301      	str	r3, [sp, #4]
 800d900:	3301      	adds	r3, #1
 800d902:	9300      	str	r3, [sp, #0]
 800d904:	6849      	ldr	r1, [r1, #4]
 800d906:	68ab      	ldr	r3, [r5, #8]
 800d908:	9002      	str	r0, [sp, #8]
 800d90a:	9a00      	ldr	r2, [sp, #0]
 800d90c:	4293      	cmp	r3, r2
 800d90e:	db35      	blt.n	800d97c <__lshift+0x8c>
 800d910:	9802      	ldr	r0, [sp, #8]
 800d912:	f7ff fdec 	bl	800d4ee <_Balloc>
 800d916:	2300      	movs	r3, #0
 800d918:	0002      	movs	r2, r0
 800d91a:	0006      	movs	r6, r0
 800d91c:	0019      	movs	r1, r3
 800d91e:	3214      	adds	r2, #20
 800d920:	42a3      	cmp	r3, r4
 800d922:	db2e      	blt.n	800d982 <__lshift+0x92>
 800d924:	43e3      	mvns	r3, r4
 800d926:	17db      	asrs	r3, r3, #31
 800d928:	401c      	ands	r4, r3
 800d92a:	002b      	movs	r3, r5
 800d92c:	00a4      	lsls	r4, r4, #2
 800d92e:	1914      	adds	r4, r2, r4
 800d930:	692a      	ldr	r2, [r5, #16]
 800d932:	3314      	adds	r3, #20
 800d934:	0092      	lsls	r2, r2, #2
 800d936:	189a      	adds	r2, r3, r2
 800d938:	4694      	mov	ip, r2
 800d93a:	221f      	movs	r2, #31
 800d93c:	4017      	ands	r7, r2
 800d93e:	d024      	beq.n	800d98a <__lshift+0x9a>
 800d940:	3201      	adds	r2, #1
 800d942:	1bd2      	subs	r2, r2, r7
 800d944:	9203      	str	r2, [sp, #12]
 800d946:	2200      	movs	r2, #0
 800d948:	6819      	ldr	r1, [r3, #0]
 800d94a:	0020      	movs	r0, r4
 800d94c:	40b9      	lsls	r1, r7
 800d94e:	430a      	orrs	r2, r1
 800d950:	c404      	stmia	r4!, {r2}
 800d952:	cb04      	ldmia	r3!, {r2}
 800d954:	9903      	ldr	r1, [sp, #12]
 800d956:	40ca      	lsrs	r2, r1
 800d958:	459c      	cmp	ip, r3
 800d95a:	d8f5      	bhi.n	800d948 <__lshift+0x58>
 800d95c:	6042      	str	r2, [r0, #4]
 800d95e:	2a00      	cmp	r2, #0
 800d960:	d002      	beq.n	800d968 <__lshift+0x78>
 800d962:	9b01      	ldr	r3, [sp, #4]
 800d964:	3302      	adds	r3, #2
 800d966:	9300      	str	r3, [sp, #0]
 800d968:	9b00      	ldr	r3, [sp, #0]
 800d96a:	9802      	ldr	r0, [sp, #8]
 800d96c:	3b01      	subs	r3, #1
 800d96e:	6133      	str	r3, [r6, #16]
 800d970:	0029      	movs	r1, r5
 800d972:	f7ff fdf4 	bl	800d55e <_Bfree>
 800d976:	0030      	movs	r0, r6
 800d978:	b005      	add	sp, #20
 800d97a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d97c:	3101      	adds	r1, #1
 800d97e:	005b      	lsls	r3, r3, #1
 800d980:	e7c3      	b.n	800d90a <__lshift+0x1a>
 800d982:	0098      	lsls	r0, r3, #2
 800d984:	5011      	str	r1, [r2, r0]
 800d986:	3301      	adds	r3, #1
 800d988:	e7ca      	b.n	800d920 <__lshift+0x30>
 800d98a:	cb04      	ldmia	r3!, {r2}
 800d98c:	c404      	stmia	r4!, {r2}
 800d98e:	459c      	cmp	ip, r3
 800d990:	d8fb      	bhi.n	800d98a <__lshift+0x9a>
 800d992:	e7e9      	b.n	800d968 <__lshift+0x78>

0800d994 <__mcmp>:
 800d994:	690a      	ldr	r2, [r1, #16]
 800d996:	6903      	ldr	r3, [r0, #16]
 800d998:	b530      	push	{r4, r5, lr}
 800d99a:	1a9b      	subs	r3, r3, r2
 800d99c:	d10d      	bne.n	800d9ba <__mcmp+0x26>
 800d99e:	0092      	lsls	r2, r2, #2
 800d9a0:	3014      	adds	r0, #20
 800d9a2:	3114      	adds	r1, #20
 800d9a4:	1884      	adds	r4, r0, r2
 800d9a6:	1889      	adds	r1, r1, r2
 800d9a8:	3c04      	subs	r4, #4
 800d9aa:	3904      	subs	r1, #4
 800d9ac:	6825      	ldr	r5, [r4, #0]
 800d9ae:	680a      	ldr	r2, [r1, #0]
 800d9b0:	4295      	cmp	r5, r2
 800d9b2:	d004      	beq.n	800d9be <__mcmp+0x2a>
 800d9b4:	2301      	movs	r3, #1
 800d9b6:	4295      	cmp	r5, r2
 800d9b8:	d304      	bcc.n	800d9c4 <__mcmp+0x30>
 800d9ba:	0018      	movs	r0, r3
 800d9bc:	bd30      	pop	{r4, r5, pc}
 800d9be:	42a0      	cmp	r0, r4
 800d9c0:	d3f2      	bcc.n	800d9a8 <__mcmp+0x14>
 800d9c2:	e7fa      	b.n	800d9ba <__mcmp+0x26>
 800d9c4:	425b      	negs	r3, r3
 800d9c6:	e7f8      	b.n	800d9ba <__mcmp+0x26>

0800d9c8 <__mdiff>:
 800d9c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d9ca:	000d      	movs	r5, r1
 800d9cc:	b085      	sub	sp, #20
 800d9ce:	0007      	movs	r7, r0
 800d9d0:	0011      	movs	r1, r2
 800d9d2:	0028      	movs	r0, r5
 800d9d4:	0014      	movs	r4, r2
 800d9d6:	f7ff ffdd 	bl	800d994 <__mcmp>
 800d9da:	1e06      	subs	r6, r0, #0
 800d9dc:	d108      	bne.n	800d9f0 <__mdiff+0x28>
 800d9de:	0001      	movs	r1, r0
 800d9e0:	0038      	movs	r0, r7
 800d9e2:	f7ff fd84 	bl	800d4ee <_Balloc>
 800d9e6:	2301      	movs	r3, #1
 800d9e8:	6146      	str	r6, [r0, #20]
 800d9ea:	6103      	str	r3, [r0, #16]
 800d9ec:	b005      	add	sp, #20
 800d9ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d9f0:	2301      	movs	r3, #1
 800d9f2:	9301      	str	r3, [sp, #4]
 800d9f4:	2800      	cmp	r0, #0
 800d9f6:	db04      	blt.n	800da02 <__mdiff+0x3a>
 800d9f8:	0023      	movs	r3, r4
 800d9fa:	002c      	movs	r4, r5
 800d9fc:	001d      	movs	r5, r3
 800d9fe:	2300      	movs	r3, #0
 800da00:	9301      	str	r3, [sp, #4]
 800da02:	6861      	ldr	r1, [r4, #4]
 800da04:	0038      	movs	r0, r7
 800da06:	f7ff fd72 	bl	800d4ee <_Balloc>
 800da0a:	002f      	movs	r7, r5
 800da0c:	2200      	movs	r2, #0
 800da0e:	9b01      	ldr	r3, [sp, #4]
 800da10:	6926      	ldr	r6, [r4, #16]
 800da12:	60c3      	str	r3, [r0, #12]
 800da14:	3414      	adds	r4, #20
 800da16:	00b3      	lsls	r3, r6, #2
 800da18:	18e3      	adds	r3, r4, r3
 800da1a:	9302      	str	r3, [sp, #8]
 800da1c:	692b      	ldr	r3, [r5, #16]
 800da1e:	3714      	adds	r7, #20
 800da20:	009b      	lsls	r3, r3, #2
 800da22:	18fb      	adds	r3, r7, r3
 800da24:	9303      	str	r3, [sp, #12]
 800da26:	0003      	movs	r3, r0
 800da28:	4694      	mov	ip, r2
 800da2a:	3314      	adds	r3, #20
 800da2c:	cc20      	ldmia	r4!, {r5}
 800da2e:	cf04      	ldmia	r7!, {r2}
 800da30:	9201      	str	r2, [sp, #4]
 800da32:	b2aa      	uxth	r2, r5
 800da34:	4494      	add	ip, r2
 800da36:	466a      	mov	r2, sp
 800da38:	4661      	mov	r1, ip
 800da3a:	8892      	ldrh	r2, [r2, #4]
 800da3c:	0c2d      	lsrs	r5, r5, #16
 800da3e:	1a8a      	subs	r2, r1, r2
 800da40:	9901      	ldr	r1, [sp, #4]
 800da42:	0c09      	lsrs	r1, r1, #16
 800da44:	1a69      	subs	r1, r5, r1
 800da46:	1415      	asrs	r5, r2, #16
 800da48:	1949      	adds	r1, r1, r5
 800da4a:	140d      	asrs	r5, r1, #16
 800da4c:	b292      	uxth	r2, r2
 800da4e:	0409      	lsls	r1, r1, #16
 800da50:	430a      	orrs	r2, r1
 800da52:	601a      	str	r2, [r3, #0]
 800da54:	9a03      	ldr	r2, [sp, #12]
 800da56:	46ac      	mov	ip, r5
 800da58:	3304      	adds	r3, #4
 800da5a:	42ba      	cmp	r2, r7
 800da5c:	d8e6      	bhi.n	800da2c <__mdiff+0x64>
 800da5e:	9902      	ldr	r1, [sp, #8]
 800da60:	001a      	movs	r2, r3
 800da62:	428c      	cmp	r4, r1
 800da64:	d305      	bcc.n	800da72 <__mdiff+0xaa>
 800da66:	3a04      	subs	r2, #4
 800da68:	6813      	ldr	r3, [r2, #0]
 800da6a:	2b00      	cmp	r3, #0
 800da6c:	d00e      	beq.n	800da8c <__mdiff+0xc4>
 800da6e:	6106      	str	r6, [r0, #16]
 800da70:	e7bc      	b.n	800d9ec <__mdiff+0x24>
 800da72:	cc04      	ldmia	r4!, {r2}
 800da74:	b291      	uxth	r1, r2
 800da76:	4461      	add	r1, ip
 800da78:	140d      	asrs	r5, r1, #16
 800da7a:	0c12      	lsrs	r2, r2, #16
 800da7c:	1952      	adds	r2, r2, r5
 800da7e:	1415      	asrs	r5, r2, #16
 800da80:	b289      	uxth	r1, r1
 800da82:	0412      	lsls	r2, r2, #16
 800da84:	430a      	orrs	r2, r1
 800da86:	46ac      	mov	ip, r5
 800da88:	c304      	stmia	r3!, {r2}
 800da8a:	e7e8      	b.n	800da5e <__mdiff+0x96>
 800da8c:	3e01      	subs	r6, #1
 800da8e:	e7ea      	b.n	800da66 <__mdiff+0x9e>

0800da90 <__ulp>:
 800da90:	000b      	movs	r3, r1
 800da92:	4910      	ldr	r1, [pc, #64]	; (800dad4 <__ulp+0x44>)
 800da94:	b510      	push	{r4, lr}
 800da96:	4019      	ands	r1, r3
 800da98:	4b0f      	ldr	r3, [pc, #60]	; (800dad8 <__ulp+0x48>)
 800da9a:	18c9      	adds	r1, r1, r3
 800da9c:	2900      	cmp	r1, #0
 800da9e:	dd04      	ble.n	800daaa <__ulp+0x1a>
 800daa0:	2200      	movs	r2, #0
 800daa2:	000b      	movs	r3, r1
 800daa4:	0010      	movs	r0, r2
 800daa6:	0019      	movs	r1, r3
 800daa8:	bd10      	pop	{r4, pc}
 800daaa:	4249      	negs	r1, r1
 800daac:	1509      	asrs	r1, r1, #20
 800daae:	2200      	movs	r2, #0
 800dab0:	2300      	movs	r3, #0
 800dab2:	2913      	cmp	r1, #19
 800dab4:	dc04      	bgt.n	800dac0 <__ulp+0x30>
 800dab6:	2080      	movs	r0, #128	; 0x80
 800dab8:	0300      	lsls	r0, r0, #12
 800daba:	4108      	asrs	r0, r1
 800dabc:	0003      	movs	r3, r0
 800dabe:	e7f1      	b.n	800daa4 <__ulp+0x14>
 800dac0:	3914      	subs	r1, #20
 800dac2:	2001      	movs	r0, #1
 800dac4:	291e      	cmp	r1, #30
 800dac6:	dc02      	bgt.n	800dace <__ulp+0x3e>
 800dac8:	241f      	movs	r4, #31
 800daca:	1a61      	subs	r1, r4, r1
 800dacc:	4088      	lsls	r0, r1
 800dace:	0002      	movs	r2, r0
 800dad0:	e7e8      	b.n	800daa4 <__ulp+0x14>
 800dad2:	46c0      	nop			; (mov r8, r8)
 800dad4:	7ff00000 	.word	0x7ff00000
 800dad8:	fcc00000 	.word	0xfcc00000

0800dadc <__b2d>:
 800dadc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800dade:	0006      	movs	r6, r0
 800dae0:	6903      	ldr	r3, [r0, #16]
 800dae2:	3614      	adds	r6, #20
 800dae4:	009b      	lsls	r3, r3, #2
 800dae6:	18f3      	adds	r3, r6, r3
 800dae8:	1f1d      	subs	r5, r3, #4
 800daea:	682c      	ldr	r4, [r5, #0]
 800daec:	000f      	movs	r7, r1
 800daee:	0020      	movs	r0, r4
 800daf0:	9301      	str	r3, [sp, #4]
 800daf2:	f7ff fdc9 	bl	800d688 <__hi0bits>
 800daf6:	2320      	movs	r3, #32
 800daf8:	1a1b      	subs	r3, r3, r0
 800dafa:	603b      	str	r3, [r7, #0]
 800dafc:	491c      	ldr	r1, [pc, #112]	; (800db70 <__b2d+0x94>)
 800dafe:	280a      	cmp	r0, #10
 800db00:	dc16      	bgt.n	800db30 <__b2d+0x54>
 800db02:	230b      	movs	r3, #11
 800db04:	0027      	movs	r7, r4
 800db06:	1a1b      	subs	r3, r3, r0
 800db08:	40df      	lsrs	r7, r3
 800db0a:	4339      	orrs	r1, r7
 800db0c:	469c      	mov	ip, r3
 800db0e:	000b      	movs	r3, r1
 800db10:	2100      	movs	r1, #0
 800db12:	42ae      	cmp	r6, r5
 800db14:	d202      	bcs.n	800db1c <__b2d+0x40>
 800db16:	9901      	ldr	r1, [sp, #4]
 800db18:	3908      	subs	r1, #8
 800db1a:	6809      	ldr	r1, [r1, #0]
 800db1c:	3015      	adds	r0, #21
 800db1e:	4084      	lsls	r4, r0
 800db20:	4660      	mov	r0, ip
 800db22:	40c1      	lsrs	r1, r0
 800db24:	430c      	orrs	r4, r1
 800db26:	0022      	movs	r2, r4
 800db28:	0010      	movs	r0, r2
 800db2a:	0019      	movs	r1, r3
 800db2c:	b003      	add	sp, #12
 800db2e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800db30:	2700      	movs	r7, #0
 800db32:	42ae      	cmp	r6, r5
 800db34:	d202      	bcs.n	800db3c <__b2d+0x60>
 800db36:	9d01      	ldr	r5, [sp, #4]
 800db38:	3d08      	subs	r5, #8
 800db3a:	682f      	ldr	r7, [r5, #0]
 800db3c:	380b      	subs	r0, #11
 800db3e:	4684      	mov	ip, r0
 800db40:	1e03      	subs	r3, r0, #0
 800db42:	d012      	beq.n	800db6a <__b2d+0x8e>
 800db44:	409c      	lsls	r4, r3
 800db46:	2020      	movs	r0, #32
 800db48:	4321      	orrs	r1, r4
 800db4a:	003c      	movs	r4, r7
 800db4c:	1ac0      	subs	r0, r0, r3
 800db4e:	40c4      	lsrs	r4, r0
 800db50:	4321      	orrs	r1, r4
 800db52:	000b      	movs	r3, r1
 800db54:	2100      	movs	r1, #0
 800db56:	42b5      	cmp	r5, r6
 800db58:	d901      	bls.n	800db5e <__b2d+0x82>
 800db5a:	3d04      	subs	r5, #4
 800db5c:	6829      	ldr	r1, [r5, #0]
 800db5e:	4664      	mov	r4, ip
 800db60:	40c1      	lsrs	r1, r0
 800db62:	40a7      	lsls	r7, r4
 800db64:	430f      	orrs	r7, r1
 800db66:	003a      	movs	r2, r7
 800db68:	e7de      	b.n	800db28 <__b2d+0x4c>
 800db6a:	4321      	orrs	r1, r4
 800db6c:	000b      	movs	r3, r1
 800db6e:	e7fa      	b.n	800db66 <__b2d+0x8a>
 800db70:	3ff00000 	.word	0x3ff00000

0800db74 <__d2b>:
 800db74:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800db76:	001d      	movs	r5, r3
 800db78:	2101      	movs	r1, #1
 800db7a:	0014      	movs	r4, r2
 800db7c:	9f08      	ldr	r7, [sp, #32]
 800db7e:	f7ff fcb6 	bl	800d4ee <_Balloc>
 800db82:	032b      	lsls	r3, r5, #12
 800db84:	006d      	lsls	r5, r5, #1
 800db86:	0006      	movs	r6, r0
 800db88:	0b1b      	lsrs	r3, r3, #12
 800db8a:	0d6d      	lsrs	r5, r5, #21
 800db8c:	d124      	bne.n	800dbd8 <__d2b+0x64>
 800db8e:	9301      	str	r3, [sp, #4]
 800db90:	2c00      	cmp	r4, #0
 800db92:	d027      	beq.n	800dbe4 <__d2b+0x70>
 800db94:	4668      	mov	r0, sp
 800db96:	9400      	str	r4, [sp, #0]
 800db98:	f7ff fd90 	bl	800d6bc <__lo0bits>
 800db9c:	9c00      	ldr	r4, [sp, #0]
 800db9e:	2800      	cmp	r0, #0
 800dba0:	d01e      	beq.n	800dbe0 <__d2b+0x6c>
 800dba2:	9b01      	ldr	r3, [sp, #4]
 800dba4:	2120      	movs	r1, #32
 800dba6:	001a      	movs	r2, r3
 800dba8:	1a09      	subs	r1, r1, r0
 800dbaa:	408a      	lsls	r2, r1
 800dbac:	40c3      	lsrs	r3, r0
 800dbae:	4322      	orrs	r2, r4
 800dbb0:	6172      	str	r2, [r6, #20]
 800dbb2:	9301      	str	r3, [sp, #4]
 800dbb4:	9c01      	ldr	r4, [sp, #4]
 800dbb6:	61b4      	str	r4, [r6, #24]
 800dbb8:	1e63      	subs	r3, r4, #1
 800dbba:	419c      	sbcs	r4, r3
 800dbbc:	3401      	adds	r4, #1
 800dbbe:	6134      	str	r4, [r6, #16]
 800dbc0:	2d00      	cmp	r5, #0
 800dbc2:	d018      	beq.n	800dbf6 <__d2b+0x82>
 800dbc4:	4b12      	ldr	r3, [pc, #72]	; (800dc10 <__d2b+0x9c>)
 800dbc6:	18ed      	adds	r5, r5, r3
 800dbc8:	2335      	movs	r3, #53	; 0x35
 800dbca:	182d      	adds	r5, r5, r0
 800dbcc:	603d      	str	r5, [r7, #0]
 800dbce:	1a18      	subs	r0, r3, r0
 800dbd0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dbd2:	6018      	str	r0, [r3, #0]
 800dbd4:	0030      	movs	r0, r6
 800dbd6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800dbd8:	2280      	movs	r2, #128	; 0x80
 800dbda:	0352      	lsls	r2, r2, #13
 800dbdc:	4313      	orrs	r3, r2
 800dbde:	e7d6      	b.n	800db8e <__d2b+0x1a>
 800dbe0:	6174      	str	r4, [r6, #20]
 800dbe2:	e7e7      	b.n	800dbb4 <__d2b+0x40>
 800dbe4:	a801      	add	r0, sp, #4
 800dbe6:	f7ff fd69 	bl	800d6bc <__lo0bits>
 800dbea:	2401      	movs	r4, #1
 800dbec:	9b01      	ldr	r3, [sp, #4]
 800dbee:	6134      	str	r4, [r6, #16]
 800dbf0:	6173      	str	r3, [r6, #20]
 800dbf2:	3020      	adds	r0, #32
 800dbf4:	e7e4      	b.n	800dbc0 <__d2b+0x4c>
 800dbf6:	4b07      	ldr	r3, [pc, #28]	; (800dc14 <__d2b+0xa0>)
 800dbf8:	18c0      	adds	r0, r0, r3
 800dbfa:	4b07      	ldr	r3, [pc, #28]	; (800dc18 <__d2b+0xa4>)
 800dbfc:	6038      	str	r0, [r7, #0]
 800dbfe:	18e3      	adds	r3, r4, r3
 800dc00:	009b      	lsls	r3, r3, #2
 800dc02:	18f3      	adds	r3, r6, r3
 800dc04:	6958      	ldr	r0, [r3, #20]
 800dc06:	f7ff fd3f 	bl	800d688 <__hi0bits>
 800dc0a:	0164      	lsls	r4, r4, #5
 800dc0c:	1a20      	subs	r0, r4, r0
 800dc0e:	e7df      	b.n	800dbd0 <__d2b+0x5c>
 800dc10:	fffffbcd 	.word	0xfffffbcd
 800dc14:	fffffbce 	.word	0xfffffbce
 800dc18:	3fffffff 	.word	0x3fffffff

0800dc1c <__ratio>:
 800dc1c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800dc1e:	b085      	sub	sp, #20
 800dc20:	000f      	movs	r7, r1
 800dc22:	a902      	add	r1, sp, #8
 800dc24:	0006      	movs	r6, r0
 800dc26:	f7ff ff59 	bl	800dadc <__b2d>
 800dc2a:	0004      	movs	r4, r0
 800dc2c:	000d      	movs	r5, r1
 800dc2e:	0038      	movs	r0, r7
 800dc30:	a903      	add	r1, sp, #12
 800dc32:	9400      	str	r4, [sp, #0]
 800dc34:	9501      	str	r5, [sp, #4]
 800dc36:	f7ff ff51 	bl	800dadc <__b2d>
 800dc3a:	6936      	ldr	r6, [r6, #16]
 800dc3c:	693f      	ldr	r7, [r7, #16]
 800dc3e:	0002      	movs	r2, r0
 800dc40:	1bf7      	subs	r7, r6, r7
 800dc42:	017e      	lsls	r6, r7, #5
 800dc44:	46b4      	mov	ip, r6
 800dc46:	9f03      	ldr	r7, [sp, #12]
 800dc48:	9e02      	ldr	r6, [sp, #8]
 800dc4a:	000b      	movs	r3, r1
 800dc4c:	1bf6      	subs	r6, r6, r7
 800dc4e:	4466      	add	r6, ip
 800dc50:	0537      	lsls	r7, r6, #20
 800dc52:	2e00      	cmp	r6, #0
 800dc54:	dd07      	ble.n	800dc66 <__ratio+0x4a>
 800dc56:	1979      	adds	r1, r7, r5
 800dc58:	9101      	str	r1, [sp, #4]
 800dc5a:	9800      	ldr	r0, [sp, #0]
 800dc5c:	9901      	ldr	r1, [sp, #4]
 800dc5e:	f7f3 fcf5 	bl	800164c <__aeabi_ddiv>
 800dc62:	b005      	add	sp, #20
 800dc64:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800dc66:	1bcb      	subs	r3, r1, r7
 800dc68:	e7f7      	b.n	800dc5a <__ratio+0x3e>

0800dc6a <__copybits>:
 800dc6a:	0013      	movs	r3, r2
 800dc6c:	3901      	subs	r1, #1
 800dc6e:	b510      	push	{r4, lr}
 800dc70:	1149      	asrs	r1, r1, #5
 800dc72:	6912      	ldr	r2, [r2, #16]
 800dc74:	3101      	adds	r1, #1
 800dc76:	0089      	lsls	r1, r1, #2
 800dc78:	3314      	adds	r3, #20
 800dc7a:	0092      	lsls	r2, r2, #2
 800dc7c:	1841      	adds	r1, r0, r1
 800dc7e:	189a      	adds	r2, r3, r2
 800dc80:	429a      	cmp	r2, r3
 800dc82:	d803      	bhi.n	800dc8c <__copybits+0x22>
 800dc84:	2300      	movs	r3, #0
 800dc86:	4281      	cmp	r1, r0
 800dc88:	d803      	bhi.n	800dc92 <__copybits+0x28>
 800dc8a:	bd10      	pop	{r4, pc}
 800dc8c:	cb10      	ldmia	r3!, {r4}
 800dc8e:	c010      	stmia	r0!, {r4}
 800dc90:	e7f6      	b.n	800dc80 <__copybits+0x16>
 800dc92:	c008      	stmia	r0!, {r3}
 800dc94:	e7f7      	b.n	800dc86 <__copybits+0x1c>

0800dc96 <__any_on>:
 800dc96:	0002      	movs	r2, r0
 800dc98:	6900      	ldr	r0, [r0, #16]
 800dc9a:	b510      	push	{r4, lr}
 800dc9c:	3214      	adds	r2, #20
 800dc9e:	114b      	asrs	r3, r1, #5
 800dca0:	4298      	cmp	r0, r3
 800dca2:	db12      	blt.n	800dcca <__any_on+0x34>
 800dca4:	dd0b      	ble.n	800dcbe <__any_on+0x28>
 800dca6:	201f      	movs	r0, #31
 800dca8:	4001      	ands	r1, r0
 800dcaa:	d008      	beq.n	800dcbe <__any_on+0x28>
 800dcac:	0098      	lsls	r0, r3, #2
 800dcae:	5884      	ldr	r4, [r0, r2]
 800dcb0:	0020      	movs	r0, r4
 800dcb2:	40c8      	lsrs	r0, r1
 800dcb4:	4088      	lsls	r0, r1
 800dcb6:	0001      	movs	r1, r0
 800dcb8:	2001      	movs	r0, #1
 800dcba:	428c      	cmp	r4, r1
 800dcbc:	d104      	bne.n	800dcc8 <__any_on+0x32>
 800dcbe:	009b      	lsls	r3, r3, #2
 800dcc0:	18d3      	adds	r3, r2, r3
 800dcc2:	4293      	cmp	r3, r2
 800dcc4:	d803      	bhi.n	800dcce <__any_on+0x38>
 800dcc6:	2000      	movs	r0, #0
 800dcc8:	bd10      	pop	{r4, pc}
 800dcca:	0003      	movs	r3, r0
 800dccc:	e7f7      	b.n	800dcbe <__any_on+0x28>
 800dcce:	3b04      	subs	r3, #4
 800dcd0:	6819      	ldr	r1, [r3, #0]
 800dcd2:	2900      	cmp	r1, #0
 800dcd4:	d0f5      	beq.n	800dcc2 <__any_on+0x2c>
 800dcd6:	2001      	movs	r0, #1
 800dcd8:	e7f6      	b.n	800dcc8 <__any_on+0x32>

0800dcda <_calloc_r>:
 800dcda:	434a      	muls	r2, r1
 800dcdc:	b570      	push	{r4, r5, r6, lr}
 800dcde:	0011      	movs	r1, r2
 800dce0:	0014      	movs	r4, r2
 800dce2:	f000 f853 	bl	800dd8c <_malloc_r>
 800dce6:	1e05      	subs	r5, r0, #0
 800dce8:	d003      	beq.n	800dcf2 <_calloc_r+0x18>
 800dcea:	0022      	movs	r2, r4
 800dcec:	2100      	movs	r1, #0
 800dcee:	f7fc f97f 	bl	8009ff0 <memset>
 800dcf2:	0028      	movs	r0, r5
 800dcf4:	bd70      	pop	{r4, r5, r6, pc}
	...

0800dcf8 <_free_r>:
 800dcf8:	b570      	push	{r4, r5, r6, lr}
 800dcfa:	0005      	movs	r5, r0
 800dcfc:	2900      	cmp	r1, #0
 800dcfe:	d010      	beq.n	800dd22 <_free_r+0x2a>
 800dd00:	1f0c      	subs	r4, r1, #4
 800dd02:	6823      	ldr	r3, [r4, #0]
 800dd04:	2b00      	cmp	r3, #0
 800dd06:	da00      	bge.n	800dd0a <_free_r+0x12>
 800dd08:	18e4      	adds	r4, r4, r3
 800dd0a:	0028      	movs	r0, r5
 800dd0c:	f000 fc27 	bl	800e55e <__malloc_lock>
 800dd10:	4a1d      	ldr	r2, [pc, #116]	; (800dd88 <_free_r+0x90>)
 800dd12:	6813      	ldr	r3, [r2, #0]
 800dd14:	2b00      	cmp	r3, #0
 800dd16:	d105      	bne.n	800dd24 <_free_r+0x2c>
 800dd18:	6063      	str	r3, [r4, #4]
 800dd1a:	6014      	str	r4, [r2, #0]
 800dd1c:	0028      	movs	r0, r5
 800dd1e:	f000 fc1f 	bl	800e560 <__malloc_unlock>
 800dd22:	bd70      	pop	{r4, r5, r6, pc}
 800dd24:	42a3      	cmp	r3, r4
 800dd26:	d909      	bls.n	800dd3c <_free_r+0x44>
 800dd28:	6821      	ldr	r1, [r4, #0]
 800dd2a:	1860      	adds	r0, r4, r1
 800dd2c:	4283      	cmp	r3, r0
 800dd2e:	d1f3      	bne.n	800dd18 <_free_r+0x20>
 800dd30:	6818      	ldr	r0, [r3, #0]
 800dd32:	685b      	ldr	r3, [r3, #4]
 800dd34:	1841      	adds	r1, r0, r1
 800dd36:	6021      	str	r1, [r4, #0]
 800dd38:	e7ee      	b.n	800dd18 <_free_r+0x20>
 800dd3a:	0013      	movs	r3, r2
 800dd3c:	685a      	ldr	r2, [r3, #4]
 800dd3e:	2a00      	cmp	r2, #0
 800dd40:	d001      	beq.n	800dd46 <_free_r+0x4e>
 800dd42:	42a2      	cmp	r2, r4
 800dd44:	d9f9      	bls.n	800dd3a <_free_r+0x42>
 800dd46:	6819      	ldr	r1, [r3, #0]
 800dd48:	1858      	adds	r0, r3, r1
 800dd4a:	42a0      	cmp	r0, r4
 800dd4c:	d10b      	bne.n	800dd66 <_free_r+0x6e>
 800dd4e:	6820      	ldr	r0, [r4, #0]
 800dd50:	1809      	adds	r1, r1, r0
 800dd52:	1858      	adds	r0, r3, r1
 800dd54:	6019      	str	r1, [r3, #0]
 800dd56:	4282      	cmp	r2, r0
 800dd58:	d1e0      	bne.n	800dd1c <_free_r+0x24>
 800dd5a:	6810      	ldr	r0, [r2, #0]
 800dd5c:	6852      	ldr	r2, [r2, #4]
 800dd5e:	1841      	adds	r1, r0, r1
 800dd60:	6019      	str	r1, [r3, #0]
 800dd62:	605a      	str	r2, [r3, #4]
 800dd64:	e7da      	b.n	800dd1c <_free_r+0x24>
 800dd66:	42a0      	cmp	r0, r4
 800dd68:	d902      	bls.n	800dd70 <_free_r+0x78>
 800dd6a:	230c      	movs	r3, #12
 800dd6c:	602b      	str	r3, [r5, #0]
 800dd6e:	e7d5      	b.n	800dd1c <_free_r+0x24>
 800dd70:	6821      	ldr	r1, [r4, #0]
 800dd72:	1860      	adds	r0, r4, r1
 800dd74:	4282      	cmp	r2, r0
 800dd76:	d103      	bne.n	800dd80 <_free_r+0x88>
 800dd78:	6810      	ldr	r0, [r2, #0]
 800dd7a:	6852      	ldr	r2, [r2, #4]
 800dd7c:	1841      	adds	r1, r0, r1
 800dd7e:	6021      	str	r1, [r4, #0]
 800dd80:	6062      	str	r2, [r4, #4]
 800dd82:	605c      	str	r4, [r3, #4]
 800dd84:	e7ca      	b.n	800dd1c <_free_r+0x24>
 800dd86:	46c0      	nop			; (mov r8, r8)
 800dd88:	200007a0 	.word	0x200007a0

0800dd8c <_malloc_r>:
 800dd8c:	2303      	movs	r3, #3
 800dd8e:	b570      	push	{r4, r5, r6, lr}
 800dd90:	1ccd      	adds	r5, r1, #3
 800dd92:	439d      	bics	r5, r3
 800dd94:	3508      	adds	r5, #8
 800dd96:	0006      	movs	r6, r0
 800dd98:	2d0c      	cmp	r5, #12
 800dd9a:	d21e      	bcs.n	800ddda <_malloc_r+0x4e>
 800dd9c:	250c      	movs	r5, #12
 800dd9e:	42a9      	cmp	r1, r5
 800dda0:	d81d      	bhi.n	800ddde <_malloc_r+0x52>
 800dda2:	0030      	movs	r0, r6
 800dda4:	f000 fbdb 	bl	800e55e <__malloc_lock>
 800dda8:	4a25      	ldr	r2, [pc, #148]	; (800de40 <_malloc_r+0xb4>)
 800ddaa:	6814      	ldr	r4, [r2, #0]
 800ddac:	0021      	movs	r1, r4
 800ddae:	2900      	cmp	r1, #0
 800ddb0:	d119      	bne.n	800dde6 <_malloc_r+0x5a>
 800ddb2:	4c24      	ldr	r4, [pc, #144]	; (800de44 <_malloc_r+0xb8>)
 800ddb4:	6823      	ldr	r3, [r4, #0]
 800ddb6:	2b00      	cmp	r3, #0
 800ddb8:	d103      	bne.n	800ddc2 <_malloc_r+0x36>
 800ddba:	0030      	movs	r0, r6
 800ddbc:	f000 fae2 	bl	800e384 <_sbrk_r>
 800ddc0:	6020      	str	r0, [r4, #0]
 800ddc2:	0029      	movs	r1, r5
 800ddc4:	0030      	movs	r0, r6
 800ddc6:	f000 fadd 	bl	800e384 <_sbrk_r>
 800ddca:	1c43      	adds	r3, r0, #1
 800ddcc:	d12b      	bne.n	800de26 <_malloc_r+0x9a>
 800ddce:	230c      	movs	r3, #12
 800ddd0:	0030      	movs	r0, r6
 800ddd2:	6033      	str	r3, [r6, #0]
 800ddd4:	f000 fbc4 	bl	800e560 <__malloc_unlock>
 800ddd8:	e003      	b.n	800dde2 <_malloc_r+0x56>
 800ddda:	2d00      	cmp	r5, #0
 800dddc:	dadf      	bge.n	800dd9e <_malloc_r+0x12>
 800ddde:	230c      	movs	r3, #12
 800dde0:	6033      	str	r3, [r6, #0]
 800dde2:	2000      	movs	r0, #0
 800dde4:	bd70      	pop	{r4, r5, r6, pc}
 800dde6:	680b      	ldr	r3, [r1, #0]
 800dde8:	1b5b      	subs	r3, r3, r5
 800ddea:	d419      	bmi.n	800de20 <_malloc_r+0x94>
 800ddec:	2b0b      	cmp	r3, #11
 800ddee:	d903      	bls.n	800ddf8 <_malloc_r+0x6c>
 800ddf0:	600b      	str	r3, [r1, #0]
 800ddf2:	18cc      	adds	r4, r1, r3
 800ddf4:	6025      	str	r5, [r4, #0]
 800ddf6:	e003      	b.n	800de00 <_malloc_r+0x74>
 800ddf8:	684b      	ldr	r3, [r1, #4]
 800ddfa:	428c      	cmp	r4, r1
 800ddfc:	d10d      	bne.n	800de1a <_malloc_r+0x8e>
 800ddfe:	6013      	str	r3, [r2, #0]
 800de00:	0030      	movs	r0, r6
 800de02:	f000 fbad 	bl	800e560 <__malloc_unlock>
 800de06:	0020      	movs	r0, r4
 800de08:	2207      	movs	r2, #7
 800de0a:	300b      	adds	r0, #11
 800de0c:	1d23      	adds	r3, r4, #4
 800de0e:	4390      	bics	r0, r2
 800de10:	1ac3      	subs	r3, r0, r3
 800de12:	d0e7      	beq.n	800dde4 <_malloc_r+0x58>
 800de14:	425a      	negs	r2, r3
 800de16:	50e2      	str	r2, [r4, r3]
 800de18:	e7e4      	b.n	800dde4 <_malloc_r+0x58>
 800de1a:	6063      	str	r3, [r4, #4]
 800de1c:	000c      	movs	r4, r1
 800de1e:	e7ef      	b.n	800de00 <_malloc_r+0x74>
 800de20:	000c      	movs	r4, r1
 800de22:	6849      	ldr	r1, [r1, #4]
 800de24:	e7c3      	b.n	800ddae <_malloc_r+0x22>
 800de26:	2303      	movs	r3, #3
 800de28:	1cc4      	adds	r4, r0, #3
 800de2a:	439c      	bics	r4, r3
 800de2c:	42a0      	cmp	r0, r4
 800de2e:	d0e1      	beq.n	800ddf4 <_malloc_r+0x68>
 800de30:	1a21      	subs	r1, r4, r0
 800de32:	0030      	movs	r0, r6
 800de34:	f000 faa6 	bl	800e384 <_sbrk_r>
 800de38:	1c43      	adds	r3, r0, #1
 800de3a:	d1db      	bne.n	800ddf4 <_malloc_r+0x68>
 800de3c:	e7c7      	b.n	800ddce <_malloc_r+0x42>
 800de3e:	46c0      	nop			; (mov r8, r8)
 800de40:	200007a0 	.word	0x200007a0
 800de44:	200007a4 	.word	0x200007a4

0800de48 <__ssputs_r>:
 800de48:	b5f0      	push	{r4, r5, r6, r7, lr}
 800de4a:	688e      	ldr	r6, [r1, #8]
 800de4c:	b085      	sub	sp, #20
 800de4e:	0007      	movs	r7, r0
 800de50:	000c      	movs	r4, r1
 800de52:	9203      	str	r2, [sp, #12]
 800de54:	9301      	str	r3, [sp, #4]
 800de56:	429e      	cmp	r6, r3
 800de58:	d83c      	bhi.n	800ded4 <__ssputs_r+0x8c>
 800de5a:	2390      	movs	r3, #144	; 0x90
 800de5c:	898a      	ldrh	r2, [r1, #12]
 800de5e:	00db      	lsls	r3, r3, #3
 800de60:	421a      	tst	r2, r3
 800de62:	d034      	beq.n	800dece <__ssputs_r+0x86>
 800de64:	2503      	movs	r5, #3
 800de66:	6909      	ldr	r1, [r1, #16]
 800de68:	6823      	ldr	r3, [r4, #0]
 800de6a:	1a5b      	subs	r3, r3, r1
 800de6c:	9302      	str	r3, [sp, #8]
 800de6e:	6963      	ldr	r3, [r4, #20]
 800de70:	9802      	ldr	r0, [sp, #8]
 800de72:	435d      	muls	r5, r3
 800de74:	0feb      	lsrs	r3, r5, #31
 800de76:	195d      	adds	r5, r3, r5
 800de78:	9b01      	ldr	r3, [sp, #4]
 800de7a:	106d      	asrs	r5, r5, #1
 800de7c:	3301      	adds	r3, #1
 800de7e:	181b      	adds	r3, r3, r0
 800de80:	42ab      	cmp	r3, r5
 800de82:	d900      	bls.n	800de86 <__ssputs_r+0x3e>
 800de84:	001d      	movs	r5, r3
 800de86:	0553      	lsls	r3, r2, #21
 800de88:	d532      	bpl.n	800def0 <__ssputs_r+0xa8>
 800de8a:	0029      	movs	r1, r5
 800de8c:	0038      	movs	r0, r7
 800de8e:	f7ff ff7d 	bl	800dd8c <_malloc_r>
 800de92:	1e06      	subs	r6, r0, #0
 800de94:	d109      	bne.n	800deaa <__ssputs_r+0x62>
 800de96:	230c      	movs	r3, #12
 800de98:	603b      	str	r3, [r7, #0]
 800de9a:	2340      	movs	r3, #64	; 0x40
 800de9c:	2001      	movs	r0, #1
 800de9e:	89a2      	ldrh	r2, [r4, #12]
 800dea0:	4240      	negs	r0, r0
 800dea2:	4313      	orrs	r3, r2
 800dea4:	81a3      	strh	r3, [r4, #12]
 800dea6:	b005      	add	sp, #20
 800dea8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800deaa:	9a02      	ldr	r2, [sp, #8]
 800deac:	6921      	ldr	r1, [r4, #16]
 800deae:	f7fc f896 	bl	8009fde <memcpy>
 800deb2:	89a3      	ldrh	r3, [r4, #12]
 800deb4:	4a14      	ldr	r2, [pc, #80]	; (800df08 <__ssputs_r+0xc0>)
 800deb6:	401a      	ands	r2, r3
 800deb8:	2380      	movs	r3, #128	; 0x80
 800deba:	4313      	orrs	r3, r2
 800debc:	81a3      	strh	r3, [r4, #12]
 800debe:	9b02      	ldr	r3, [sp, #8]
 800dec0:	6126      	str	r6, [r4, #16]
 800dec2:	18f6      	adds	r6, r6, r3
 800dec4:	6026      	str	r6, [r4, #0]
 800dec6:	6165      	str	r5, [r4, #20]
 800dec8:	9e01      	ldr	r6, [sp, #4]
 800deca:	1aed      	subs	r5, r5, r3
 800decc:	60a5      	str	r5, [r4, #8]
 800dece:	9b01      	ldr	r3, [sp, #4]
 800ded0:	429e      	cmp	r6, r3
 800ded2:	d900      	bls.n	800ded6 <__ssputs_r+0x8e>
 800ded4:	9e01      	ldr	r6, [sp, #4]
 800ded6:	0032      	movs	r2, r6
 800ded8:	9903      	ldr	r1, [sp, #12]
 800deda:	6820      	ldr	r0, [r4, #0]
 800dedc:	f000 fb2c 	bl	800e538 <memmove>
 800dee0:	68a3      	ldr	r3, [r4, #8]
 800dee2:	2000      	movs	r0, #0
 800dee4:	1b9b      	subs	r3, r3, r6
 800dee6:	60a3      	str	r3, [r4, #8]
 800dee8:	6823      	ldr	r3, [r4, #0]
 800deea:	199e      	adds	r6, r3, r6
 800deec:	6026      	str	r6, [r4, #0]
 800deee:	e7da      	b.n	800dea6 <__ssputs_r+0x5e>
 800def0:	002a      	movs	r2, r5
 800def2:	0038      	movs	r0, r7
 800def4:	f000 fb35 	bl	800e562 <_realloc_r>
 800def8:	1e06      	subs	r6, r0, #0
 800defa:	d1e0      	bne.n	800debe <__ssputs_r+0x76>
 800defc:	6921      	ldr	r1, [r4, #16]
 800defe:	0038      	movs	r0, r7
 800df00:	f7ff fefa 	bl	800dcf8 <_free_r>
 800df04:	e7c7      	b.n	800de96 <__ssputs_r+0x4e>
 800df06:	46c0      	nop			; (mov r8, r8)
 800df08:	fffffb7f 	.word	0xfffffb7f

0800df0c <_svfiprintf_r>:
 800df0c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800df0e:	b0a1      	sub	sp, #132	; 0x84
 800df10:	9003      	str	r0, [sp, #12]
 800df12:	001d      	movs	r5, r3
 800df14:	898b      	ldrh	r3, [r1, #12]
 800df16:	000f      	movs	r7, r1
 800df18:	0016      	movs	r6, r2
 800df1a:	061b      	lsls	r3, r3, #24
 800df1c:	d511      	bpl.n	800df42 <_svfiprintf_r+0x36>
 800df1e:	690b      	ldr	r3, [r1, #16]
 800df20:	2b00      	cmp	r3, #0
 800df22:	d10e      	bne.n	800df42 <_svfiprintf_r+0x36>
 800df24:	2140      	movs	r1, #64	; 0x40
 800df26:	f7ff ff31 	bl	800dd8c <_malloc_r>
 800df2a:	6038      	str	r0, [r7, #0]
 800df2c:	6138      	str	r0, [r7, #16]
 800df2e:	2800      	cmp	r0, #0
 800df30:	d105      	bne.n	800df3e <_svfiprintf_r+0x32>
 800df32:	230c      	movs	r3, #12
 800df34:	9a03      	ldr	r2, [sp, #12]
 800df36:	3801      	subs	r0, #1
 800df38:	6013      	str	r3, [r2, #0]
 800df3a:	b021      	add	sp, #132	; 0x84
 800df3c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800df3e:	2340      	movs	r3, #64	; 0x40
 800df40:	617b      	str	r3, [r7, #20]
 800df42:	2300      	movs	r3, #0
 800df44:	ac08      	add	r4, sp, #32
 800df46:	6163      	str	r3, [r4, #20]
 800df48:	3320      	adds	r3, #32
 800df4a:	7663      	strb	r3, [r4, #25]
 800df4c:	3310      	adds	r3, #16
 800df4e:	76a3      	strb	r3, [r4, #26]
 800df50:	9507      	str	r5, [sp, #28]
 800df52:	0035      	movs	r5, r6
 800df54:	782b      	ldrb	r3, [r5, #0]
 800df56:	2b00      	cmp	r3, #0
 800df58:	d001      	beq.n	800df5e <_svfiprintf_r+0x52>
 800df5a:	2b25      	cmp	r3, #37	; 0x25
 800df5c:	d146      	bne.n	800dfec <_svfiprintf_r+0xe0>
 800df5e:	1bab      	subs	r3, r5, r6
 800df60:	9305      	str	r3, [sp, #20]
 800df62:	d00c      	beq.n	800df7e <_svfiprintf_r+0x72>
 800df64:	0032      	movs	r2, r6
 800df66:	0039      	movs	r1, r7
 800df68:	9803      	ldr	r0, [sp, #12]
 800df6a:	f7ff ff6d 	bl	800de48 <__ssputs_r>
 800df6e:	1c43      	adds	r3, r0, #1
 800df70:	d100      	bne.n	800df74 <_svfiprintf_r+0x68>
 800df72:	e0ae      	b.n	800e0d2 <_svfiprintf_r+0x1c6>
 800df74:	6962      	ldr	r2, [r4, #20]
 800df76:	9b05      	ldr	r3, [sp, #20]
 800df78:	4694      	mov	ip, r2
 800df7a:	4463      	add	r3, ip
 800df7c:	6163      	str	r3, [r4, #20]
 800df7e:	782b      	ldrb	r3, [r5, #0]
 800df80:	2b00      	cmp	r3, #0
 800df82:	d100      	bne.n	800df86 <_svfiprintf_r+0x7a>
 800df84:	e0a5      	b.n	800e0d2 <_svfiprintf_r+0x1c6>
 800df86:	2201      	movs	r2, #1
 800df88:	2300      	movs	r3, #0
 800df8a:	4252      	negs	r2, r2
 800df8c:	6062      	str	r2, [r4, #4]
 800df8e:	a904      	add	r1, sp, #16
 800df90:	3254      	adds	r2, #84	; 0x54
 800df92:	1852      	adds	r2, r2, r1
 800df94:	1c6e      	adds	r6, r5, #1
 800df96:	6023      	str	r3, [r4, #0]
 800df98:	60e3      	str	r3, [r4, #12]
 800df9a:	60a3      	str	r3, [r4, #8]
 800df9c:	7013      	strb	r3, [r2, #0]
 800df9e:	65a3      	str	r3, [r4, #88]	; 0x58
 800dfa0:	7831      	ldrb	r1, [r6, #0]
 800dfa2:	2205      	movs	r2, #5
 800dfa4:	4853      	ldr	r0, [pc, #332]	; (800e0f4 <_svfiprintf_r+0x1e8>)
 800dfa6:	f7ff fa97 	bl	800d4d8 <memchr>
 800dfaa:	1c75      	adds	r5, r6, #1
 800dfac:	2800      	cmp	r0, #0
 800dfae:	d11f      	bne.n	800dff0 <_svfiprintf_r+0xe4>
 800dfb0:	6822      	ldr	r2, [r4, #0]
 800dfb2:	06d3      	lsls	r3, r2, #27
 800dfb4:	d504      	bpl.n	800dfc0 <_svfiprintf_r+0xb4>
 800dfb6:	2353      	movs	r3, #83	; 0x53
 800dfb8:	a904      	add	r1, sp, #16
 800dfba:	185b      	adds	r3, r3, r1
 800dfbc:	2120      	movs	r1, #32
 800dfbe:	7019      	strb	r1, [r3, #0]
 800dfc0:	0713      	lsls	r3, r2, #28
 800dfc2:	d504      	bpl.n	800dfce <_svfiprintf_r+0xc2>
 800dfc4:	2353      	movs	r3, #83	; 0x53
 800dfc6:	a904      	add	r1, sp, #16
 800dfc8:	185b      	adds	r3, r3, r1
 800dfca:	212b      	movs	r1, #43	; 0x2b
 800dfcc:	7019      	strb	r1, [r3, #0]
 800dfce:	7833      	ldrb	r3, [r6, #0]
 800dfd0:	2b2a      	cmp	r3, #42	; 0x2a
 800dfd2:	d016      	beq.n	800e002 <_svfiprintf_r+0xf6>
 800dfd4:	0035      	movs	r5, r6
 800dfd6:	2100      	movs	r1, #0
 800dfd8:	200a      	movs	r0, #10
 800dfda:	68e3      	ldr	r3, [r4, #12]
 800dfdc:	782a      	ldrb	r2, [r5, #0]
 800dfde:	1c6e      	adds	r6, r5, #1
 800dfe0:	3a30      	subs	r2, #48	; 0x30
 800dfe2:	2a09      	cmp	r2, #9
 800dfe4:	d94e      	bls.n	800e084 <_svfiprintf_r+0x178>
 800dfe6:	2900      	cmp	r1, #0
 800dfe8:	d018      	beq.n	800e01c <_svfiprintf_r+0x110>
 800dfea:	e010      	b.n	800e00e <_svfiprintf_r+0x102>
 800dfec:	3501      	adds	r5, #1
 800dfee:	e7b1      	b.n	800df54 <_svfiprintf_r+0x48>
 800dff0:	4b40      	ldr	r3, [pc, #256]	; (800e0f4 <_svfiprintf_r+0x1e8>)
 800dff2:	6822      	ldr	r2, [r4, #0]
 800dff4:	1ac0      	subs	r0, r0, r3
 800dff6:	2301      	movs	r3, #1
 800dff8:	4083      	lsls	r3, r0
 800dffa:	4313      	orrs	r3, r2
 800dffc:	6023      	str	r3, [r4, #0]
 800dffe:	002e      	movs	r6, r5
 800e000:	e7ce      	b.n	800dfa0 <_svfiprintf_r+0x94>
 800e002:	9b07      	ldr	r3, [sp, #28]
 800e004:	1d19      	adds	r1, r3, #4
 800e006:	681b      	ldr	r3, [r3, #0]
 800e008:	9107      	str	r1, [sp, #28]
 800e00a:	2b00      	cmp	r3, #0
 800e00c:	db01      	blt.n	800e012 <_svfiprintf_r+0x106>
 800e00e:	930b      	str	r3, [sp, #44]	; 0x2c
 800e010:	e004      	b.n	800e01c <_svfiprintf_r+0x110>
 800e012:	425b      	negs	r3, r3
 800e014:	60e3      	str	r3, [r4, #12]
 800e016:	2302      	movs	r3, #2
 800e018:	4313      	orrs	r3, r2
 800e01a:	6023      	str	r3, [r4, #0]
 800e01c:	782b      	ldrb	r3, [r5, #0]
 800e01e:	2b2e      	cmp	r3, #46	; 0x2e
 800e020:	d10a      	bne.n	800e038 <_svfiprintf_r+0x12c>
 800e022:	786b      	ldrb	r3, [r5, #1]
 800e024:	2b2a      	cmp	r3, #42	; 0x2a
 800e026:	d135      	bne.n	800e094 <_svfiprintf_r+0x188>
 800e028:	9b07      	ldr	r3, [sp, #28]
 800e02a:	3502      	adds	r5, #2
 800e02c:	1d1a      	adds	r2, r3, #4
 800e02e:	681b      	ldr	r3, [r3, #0]
 800e030:	9207      	str	r2, [sp, #28]
 800e032:	2b00      	cmp	r3, #0
 800e034:	db2b      	blt.n	800e08e <_svfiprintf_r+0x182>
 800e036:	9309      	str	r3, [sp, #36]	; 0x24
 800e038:	4e2f      	ldr	r6, [pc, #188]	; (800e0f8 <_svfiprintf_r+0x1ec>)
 800e03a:	7829      	ldrb	r1, [r5, #0]
 800e03c:	2203      	movs	r2, #3
 800e03e:	0030      	movs	r0, r6
 800e040:	f7ff fa4a 	bl	800d4d8 <memchr>
 800e044:	2800      	cmp	r0, #0
 800e046:	d006      	beq.n	800e056 <_svfiprintf_r+0x14a>
 800e048:	2340      	movs	r3, #64	; 0x40
 800e04a:	1b80      	subs	r0, r0, r6
 800e04c:	4083      	lsls	r3, r0
 800e04e:	6822      	ldr	r2, [r4, #0]
 800e050:	3501      	adds	r5, #1
 800e052:	4313      	orrs	r3, r2
 800e054:	6023      	str	r3, [r4, #0]
 800e056:	7829      	ldrb	r1, [r5, #0]
 800e058:	2206      	movs	r2, #6
 800e05a:	4828      	ldr	r0, [pc, #160]	; (800e0fc <_svfiprintf_r+0x1f0>)
 800e05c:	1c6e      	adds	r6, r5, #1
 800e05e:	7621      	strb	r1, [r4, #24]
 800e060:	f7ff fa3a 	bl	800d4d8 <memchr>
 800e064:	2800      	cmp	r0, #0
 800e066:	d03c      	beq.n	800e0e2 <_svfiprintf_r+0x1d6>
 800e068:	4b25      	ldr	r3, [pc, #148]	; (800e100 <_svfiprintf_r+0x1f4>)
 800e06a:	2b00      	cmp	r3, #0
 800e06c:	d125      	bne.n	800e0ba <_svfiprintf_r+0x1ae>
 800e06e:	2207      	movs	r2, #7
 800e070:	9b07      	ldr	r3, [sp, #28]
 800e072:	3307      	adds	r3, #7
 800e074:	4393      	bics	r3, r2
 800e076:	3308      	adds	r3, #8
 800e078:	9307      	str	r3, [sp, #28]
 800e07a:	6963      	ldr	r3, [r4, #20]
 800e07c:	9a04      	ldr	r2, [sp, #16]
 800e07e:	189b      	adds	r3, r3, r2
 800e080:	6163      	str	r3, [r4, #20]
 800e082:	e766      	b.n	800df52 <_svfiprintf_r+0x46>
 800e084:	4343      	muls	r3, r0
 800e086:	2101      	movs	r1, #1
 800e088:	189b      	adds	r3, r3, r2
 800e08a:	0035      	movs	r5, r6
 800e08c:	e7a6      	b.n	800dfdc <_svfiprintf_r+0xd0>
 800e08e:	2301      	movs	r3, #1
 800e090:	425b      	negs	r3, r3
 800e092:	e7d0      	b.n	800e036 <_svfiprintf_r+0x12a>
 800e094:	2300      	movs	r3, #0
 800e096:	200a      	movs	r0, #10
 800e098:	001a      	movs	r2, r3
 800e09a:	3501      	adds	r5, #1
 800e09c:	6063      	str	r3, [r4, #4]
 800e09e:	7829      	ldrb	r1, [r5, #0]
 800e0a0:	1c6e      	adds	r6, r5, #1
 800e0a2:	3930      	subs	r1, #48	; 0x30
 800e0a4:	2909      	cmp	r1, #9
 800e0a6:	d903      	bls.n	800e0b0 <_svfiprintf_r+0x1a4>
 800e0a8:	2b00      	cmp	r3, #0
 800e0aa:	d0c5      	beq.n	800e038 <_svfiprintf_r+0x12c>
 800e0ac:	9209      	str	r2, [sp, #36]	; 0x24
 800e0ae:	e7c3      	b.n	800e038 <_svfiprintf_r+0x12c>
 800e0b0:	4342      	muls	r2, r0
 800e0b2:	2301      	movs	r3, #1
 800e0b4:	1852      	adds	r2, r2, r1
 800e0b6:	0035      	movs	r5, r6
 800e0b8:	e7f1      	b.n	800e09e <_svfiprintf_r+0x192>
 800e0ba:	ab07      	add	r3, sp, #28
 800e0bc:	9300      	str	r3, [sp, #0]
 800e0be:	003a      	movs	r2, r7
 800e0c0:	4b10      	ldr	r3, [pc, #64]	; (800e104 <_svfiprintf_r+0x1f8>)
 800e0c2:	0021      	movs	r1, r4
 800e0c4:	9803      	ldr	r0, [sp, #12]
 800e0c6:	f7fc f837 	bl	800a138 <_printf_float>
 800e0ca:	9004      	str	r0, [sp, #16]
 800e0cc:	9b04      	ldr	r3, [sp, #16]
 800e0ce:	3301      	adds	r3, #1
 800e0d0:	d1d3      	bne.n	800e07a <_svfiprintf_r+0x16e>
 800e0d2:	89bb      	ldrh	r3, [r7, #12]
 800e0d4:	980d      	ldr	r0, [sp, #52]	; 0x34
 800e0d6:	065b      	lsls	r3, r3, #25
 800e0d8:	d400      	bmi.n	800e0dc <_svfiprintf_r+0x1d0>
 800e0da:	e72e      	b.n	800df3a <_svfiprintf_r+0x2e>
 800e0dc:	2001      	movs	r0, #1
 800e0de:	4240      	negs	r0, r0
 800e0e0:	e72b      	b.n	800df3a <_svfiprintf_r+0x2e>
 800e0e2:	ab07      	add	r3, sp, #28
 800e0e4:	9300      	str	r3, [sp, #0]
 800e0e6:	003a      	movs	r2, r7
 800e0e8:	4b06      	ldr	r3, [pc, #24]	; (800e104 <_svfiprintf_r+0x1f8>)
 800e0ea:	0021      	movs	r1, r4
 800e0ec:	9803      	ldr	r0, [sp, #12]
 800e0ee:	f7fc fadd 	bl	800a6ac <_printf_i>
 800e0f2:	e7ea      	b.n	800e0ca <_svfiprintf_r+0x1be>
 800e0f4:	0800edac 	.word	0x0800edac
 800e0f8:	0800edb2 	.word	0x0800edb2
 800e0fc:	0800edb6 	.word	0x0800edb6
 800e100:	0800a139 	.word	0x0800a139
 800e104:	0800de49 	.word	0x0800de49

0800e108 <__sfputc_r>:
 800e108:	6893      	ldr	r3, [r2, #8]
 800e10a:	b510      	push	{r4, lr}
 800e10c:	3b01      	subs	r3, #1
 800e10e:	6093      	str	r3, [r2, #8]
 800e110:	2b00      	cmp	r3, #0
 800e112:	da04      	bge.n	800e11e <__sfputc_r+0x16>
 800e114:	6994      	ldr	r4, [r2, #24]
 800e116:	42a3      	cmp	r3, r4
 800e118:	db07      	blt.n	800e12a <__sfputc_r+0x22>
 800e11a:	290a      	cmp	r1, #10
 800e11c:	d005      	beq.n	800e12a <__sfputc_r+0x22>
 800e11e:	6813      	ldr	r3, [r2, #0]
 800e120:	1c58      	adds	r0, r3, #1
 800e122:	6010      	str	r0, [r2, #0]
 800e124:	7019      	strb	r1, [r3, #0]
 800e126:	0008      	movs	r0, r1
 800e128:	bd10      	pop	{r4, pc}
 800e12a:	f7fd fd4d 	bl	800bbc8 <__swbuf_r>
 800e12e:	0001      	movs	r1, r0
 800e130:	e7f9      	b.n	800e126 <__sfputc_r+0x1e>

0800e132 <__sfputs_r>:
 800e132:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e134:	0006      	movs	r6, r0
 800e136:	000f      	movs	r7, r1
 800e138:	0014      	movs	r4, r2
 800e13a:	18d5      	adds	r5, r2, r3
 800e13c:	42ac      	cmp	r4, r5
 800e13e:	d101      	bne.n	800e144 <__sfputs_r+0x12>
 800e140:	2000      	movs	r0, #0
 800e142:	e007      	b.n	800e154 <__sfputs_r+0x22>
 800e144:	7821      	ldrb	r1, [r4, #0]
 800e146:	003a      	movs	r2, r7
 800e148:	0030      	movs	r0, r6
 800e14a:	f7ff ffdd 	bl	800e108 <__sfputc_r>
 800e14e:	3401      	adds	r4, #1
 800e150:	1c43      	adds	r3, r0, #1
 800e152:	d1f3      	bne.n	800e13c <__sfputs_r+0xa>
 800e154:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800e158 <_vfiprintf_r>:
 800e158:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e15a:	b0a1      	sub	sp, #132	; 0x84
 800e15c:	9003      	str	r0, [sp, #12]
 800e15e:	000f      	movs	r7, r1
 800e160:	0016      	movs	r6, r2
 800e162:	001d      	movs	r5, r3
 800e164:	2800      	cmp	r0, #0
 800e166:	d005      	beq.n	800e174 <_vfiprintf_r+0x1c>
 800e168:	6983      	ldr	r3, [r0, #24]
 800e16a:	9305      	str	r3, [sp, #20]
 800e16c:	2b00      	cmp	r3, #0
 800e16e:	d101      	bne.n	800e174 <_vfiprintf_r+0x1c>
 800e170:	f7fe fd54 	bl	800cc1c <__sinit>
 800e174:	4b7b      	ldr	r3, [pc, #492]	; (800e364 <_vfiprintf_r+0x20c>)
 800e176:	429f      	cmp	r7, r3
 800e178:	d15c      	bne.n	800e234 <_vfiprintf_r+0xdc>
 800e17a:	9b03      	ldr	r3, [sp, #12]
 800e17c:	685f      	ldr	r7, [r3, #4]
 800e17e:	89bb      	ldrh	r3, [r7, #12]
 800e180:	071b      	lsls	r3, r3, #28
 800e182:	d563      	bpl.n	800e24c <_vfiprintf_r+0xf4>
 800e184:	693b      	ldr	r3, [r7, #16]
 800e186:	2b00      	cmp	r3, #0
 800e188:	d060      	beq.n	800e24c <_vfiprintf_r+0xf4>
 800e18a:	2300      	movs	r3, #0
 800e18c:	ac08      	add	r4, sp, #32
 800e18e:	6163      	str	r3, [r4, #20]
 800e190:	3320      	adds	r3, #32
 800e192:	7663      	strb	r3, [r4, #25]
 800e194:	3310      	adds	r3, #16
 800e196:	76a3      	strb	r3, [r4, #26]
 800e198:	9507      	str	r5, [sp, #28]
 800e19a:	0035      	movs	r5, r6
 800e19c:	782b      	ldrb	r3, [r5, #0]
 800e19e:	2b00      	cmp	r3, #0
 800e1a0:	d001      	beq.n	800e1a6 <_vfiprintf_r+0x4e>
 800e1a2:	2b25      	cmp	r3, #37	; 0x25
 800e1a4:	d15c      	bne.n	800e260 <_vfiprintf_r+0x108>
 800e1a6:	1bab      	subs	r3, r5, r6
 800e1a8:	9305      	str	r3, [sp, #20]
 800e1aa:	d00c      	beq.n	800e1c6 <_vfiprintf_r+0x6e>
 800e1ac:	0032      	movs	r2, r6
 800e1ae:	0039      	movs	r1, r7
 800e1b0:	9803      	ldr	r0, [sp, #12]
 800e1b2:	f7ff ffbe 	bl	800e132 <__sfputs_r>
 800e1b6:	1c43      	adds	r3, r0, #1
 800e1b8:	d100      	bne.n	800e1bc <_vfiprintf_r+0x64>
 800e1ba:	e0c4      	b.n	800e346 <_vfiprintf_r+0x1ee>
 800e1bc:	6962      	ldr	r2, [r4, #20]
 800e1be:	9b05      	ldr	r3, [sp, #20]
 800e1c0:	4694      	mov	ip, r2
 800e1c2:	4463      	add	r3, ip
 800e1c4:	6163      	str	r3, [r4, #20]
 800e1c6:	782b      	ldrb	r3, [r5, #0]
 800e1c8:	2b00      	cmp	r3, #0
 800e1ca:	d100      	bne.n	800e1ce <_vfiprintf_r+0x76>
 800e1cc:	e0bb      	b.n	800e346 <_vfiprintf_r+0x1ee>
 800e1ce:	2201      	movs	r2, #1
 800e1d0:	2300      	movs	r3, #0
 800e1d2:	4252      	negs	r2, r2
 800e1d4:	6062      	str	r2, [r4, #4]
 800e1d6:	a904      	add	r1, sp, #16
 800e1d8:	3254      	adds	r2, #84	; 0x54
 800e1da:	1852      	adds	r2, r2, r1
 800e1dc:	1c6e      	adds	r6, r5, #1
 800e1de:	6023      	str	r3, [r4, #0]
 800e1e0:	60e3      	str	r3, [r4, #12]
 800e1e2:	60a3      	str	r3, [r4, #8]
 800e1e4:	7013      	strb	r3, [r2, #0]
 800e1e6:	65a3      	str	r3, [r4, #88]	; 0x58
 800e1e8:	7831      	ldrb	r1, [r6, #0]
 800e1ea:	2205      	movs	r2, #5
 800e1ec:	485e      	ldr	r0, [pc, #376]	; (800e368 <_vfiprintf_r+0x210>)
 800e1ee:	f7ff f973 	bl	800d4d8 <memchr>
 800e1f2:	1c75      	adds	r5, r6, #1
 800e1f4:	2800      	cmp	r0, #0
 800e1f6:	d135      	bne.n	800e264 <_vfiprintf_r+0x10c>
 800e1f8:	6822      	ldr	r2, [r4, #0]
 800e1fa:	06d3      	lsls	r3, r2, #27
 800e1fc:	d504      	bpl.n	800e208 <_vfiprintf_r+0xb0>
 800e1fe:	2353      	movs	r3, #83	; 0x53
 800e200:	a904      	add	r1, sp, #16
 800e202:	185b      	adds	r3, r3, r1
 800e204:	2120      	movs	r1, #32
 800e206:	7019      	strb	r1, [r3, #0]
 800e208:	0713      	lsls	r3, r2, #28
 800e20a:	d504      	bpl.n	800e216 <_vfiprintf_r+0xbe>
 800e20c:	2353      	movs	r3, #83	; 0x53
 800e20e:	a904      	add	r1, sp, #16
 800e210:	185b      	adds	r3, r3, r1
 800e212:	212b      	movs	r1, #43	; 0x2b
 800e214:	7019      	strb	r1, [r3, #0]
 800e216:	7833      	ldrb	r3, [r6, #0]
 800e218:	2b2a      	cmp	r3, #42	; 0x2a
 800e21a:	d02c      	beq.n	800e276 <_vfiprintf_r+0x11e>
 800e21c:	0035      	movs	r5, r6
 800e21e:	2100      	movs	r1, #0
 800e220:	200a      	movs	r0, #10
 800e222:	68e3      	ldr	r3, [r4, #12]
 800e224:	782a      	ldrb	r2, [r5, #0]
 800e226:	1c6e      	adds	r6, r5, #1
 800e228:	3a30      	subs	r2, #48	; 0x30
 800e22a:	2a09      	cmp	r2, #9
 800e22c:	d964      	bls.n	800e2f8 <_vfiprintf_r+0x1a0>
 800e22e:	2900      	cmp	r1, #0
 800e230:	d02e      	beq.n	800e290 <_vfiprintf_r+0x138>
 800e232:	e026      	b.n	800e282 <_vfiprintf_r+0x12a>
 800e234:	4b4d      	ldr	r3, [pc, #308]	; (800e36c <_vfiprintf_r+0x214>)
 800e236:	429f      	cmp	r7, r3
 800e238:	d102      	bne.n	800e240 <_vfiprintf_r+0xe8>
 800e23a:	9b03      	ldr	r3, [sp, #12]
 800e23c:	689f      	ldr	r7, [r3, #8]
 800e23e:	e79e      	b.n	800e17e <_vfiprintf_r+0x26>
 800e240:	4b4b      	ldr	r3, [pc, #300]	; (800e370 <_vfiprintf_r+0x218>)
 800e242:	429f      	cmp	r7, r3
 800e244:	d19b      	bne.n	800e17e <_vfiprintf_r+0x26>
 800e246:	9b03      	ldr	r3, [sp, #12]
 800e248:	68df      	ldr	r7, [r3, #12]
 800e24a:	e798      	b.n	800e17e <_vfiprintf_r+0x26>
 800e24c:	0039      	movs	r1, r7
 800e24e:	9803      	ldr	r0, [sp, #12]
 800e250:	f7fd fd10 	bl	800bc74 <__swsetup_r>
 800e254:	2800      	cmp	r0, #0
 800e256:	d098      	beq.n	800e18a <_vfiprintf_r+0x32>
 800e258:	2001      	movs	r0, #1
 800e25a:	4240      	negs	r0, r0
 800e25c:	b021      	add	sp, #132	; 0x84
 800e25e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e260:	3501      	adds	r5, #1
 800e262:	e79b      	b.n	800e19c <_vfiprintf_r+0x44>
 800e264:	4b40      	ldr	r3, [pc, #256]	; (800e368 <_vfiprintf_r+0x210>)
 800e266:	6822      	ldr	r2, [r4, #0]
 800e268:	1ac0      	subs	r0, r0, r3
 800e26a:	2301      	movs	r3, #1
 800e26c:	4083      	lsls	r3, r0
 800e26e:	4313      	orrs	r3, r2
 800e270:	6023      	str	r3, [r4, #0]
 800e272:	002e      	movs	r6, r5
 800e274:	e7b8      	b.n	800e1e8 <_vfiprintf_r+0x90>
 800e276:	9b07      	ldr	r3, [sp, #28]
 800e278:	1d19      	adds	r1, r3, #4
 800e27a:	681b      	ldr	r3, [r3, #0]
 800e27c:	9107      	str	r1, [sp, #28]
 800e27e:	2b00      	cmp	r3, #0
 800e280:	db01      	blt.n	800e286 <_vfiprintf_r+0x12e>
 800e282:	930b      	str	r3, [sp, #44]	; 0x2c
 800e284:	e004      	b.n	800e290 <_vfiprintf_r+0x138>
 800e286:	425b      	negs	r3, r3
 800e288:	60e3      	str	r3, [r4, #12]
 800e28a:	2302      	movs	r3, #2
 800e28c:	4313      	orrs	r3, r2
 800e28e:	6023      	str	r3, [r4, #0]
 800e290:	782b      	ldrb	r3, [r5, #0]
 800e292:	2b2e      	cmp	r3, #46	; 0x2e
 800e294:	d10a      	bne.n	800e2ac <_vfiprintf_r+0x154>
 800e296:	786b      	ldrb	r3, [r5, #1]
 800e298:	2b2a      	cmp	r3, #42	; 0x2a
 800e29a:	d135      	bne.n	800e308 <_vfiprintf_r+0x1b0>
 800e29c:	9b07      	ldr	r3, [sp, #28]
 800e29e:	3502      	adds	r5, #2
 800e2a0:	1d1a      	adds	r2, r3, #4
 800e2a2:	681b      	ldr	r3, [r3, #0]
 800e2a4:	9207      	str	r2, [sp, #28]
 800e2a6:	2b00      	cmp	r3, #0
 800e2a8:	db2b      	blt.n	800e302 <_vfiprintf_r+0x1aa>
 800e2aa:	9309      	str	r3, [sp, #36]	; 0x24
 800e2ac:	4e31      	ldr	r6, [pc, #196]	; (800e374 <_vfiprintf_r+0x21c>)
 800e2ae:	7829      	ldrb	r1, [r5, #0]
 800e2b0:	2203      	movs	r2, #3
 800e2b2:	0030      	movs	r0, r6
 800e2b4:	f7ff f910 	bl	800d4d8 <memchr>
 800e2b8:	2800      	cmp	r0, #0
 800e2ba:	d006      	beq.n	800e2ca <_vfiprintf_r+0x172>
 800e2bc:	2340      	movs	r3, #64	; 0x40
 800e2be:	1b80      	subs	r0, r0, r6
 800e2c0:	4083      	lsls	r3, r0
 800e2c2:	6822      	ldr	r2, [r4, #0]
 800e2c4:	3501      	adds	r5, #1
 800e2c6:	4313      	orrs	r3, r2
 800e2c8:	6023      	str	r3, [r4, #0]
 800e2ca:	7829      	ldrb	r1, [r5, #0]
 800e2cc:	2206      	movs	r2, #6
 800e2ce:	482a      	ldr	r0, [pc, #168]	; (800e378 <_vfiprintf_r+0x220>)
 800e2d0:	1c6e      	adds	r6, r5, #1
 800e2d2:	7621      	strb	r1, [r4, #24]
 800e2d4:	f7ff f900 	bl	800d4d8 <memchr>
 800e2d8:	2800      	cmp	r0, #0
 800e2da:	d03a      	beq.n	800e352 <_vfiprintf_r+0x1fa>
 800e2dc:	4b27      	ldr	r3, [pc, #156]	; (800e37c <_vfiprintf_r+0x224>)
 800e2de:	2b00      	cmp	r3, #0
 800e2e0:	d125      	bne.n	800e32e <_vfiprintf_r+0x1d6>
 800e2e2:	2207      	movs	r2, #7
 800e2e4:	9b07      	ldr	r3, [sp, #28]
 800e2e6:	3307      	adds	r3, #7
 800e2e8:	4393      	bics	r3, r2
 800e2ea:	3308      	adds	r3, #8
 800e2ec:	9307      	str	r3, [sp, #28]
 800e2ee:	6963      	ldr	r3, [r4, #20]
 800e2f0:	9a04      	ldr	r2, [sp, #16]
 800e2f2:	189b      	adds	r3, r3, r2
 800e2f4:	6163      	str	r3, [r4, #20]
 800e2f6:	e750      	b.n	800e19a <_vfiprintf_r+0x42>
 800e2f8:	4343      	muls	r3, r0
 800e2fa:	2101      	movs	r1, #1
 800e2fc:	189b      	adds	r3, r3, r2
 800e2fe:	0035      	movs	r5, r6
 800e300:	e790      	b.n	800e224 <_vfiprintf_r+0xcc>
 800e302:	2301      	movs	r3, #1
 800e304:	425b      	negs	r3, r3
 800e306:	e7d0      	b.n	800e2aa <_vfiprintf_r+0x152>
 800e308:	2300      	movs	r3, #0
 800e30a:	200a      	movs	r0, #10
 800e30c:	001a      	movs	r2, r3
 800e30e:	3501      	adds	r5, #1
 800e310:	6063      	str	r3, [r4, #4]
 800e312:	7829      	ldrb	r1, [r5, #0]
 800e314:	1c6e      	adds	r6, r5, #1
 800e316:	3930      	subs	r1, #48	; 0x30
 800e318:	2909      	cmp	r1, #9
 800e31a:	d903      	bls.n	800e324 <_vfiprintf_r+0x1cc>
 800e31c:	2b00      	cmp	r3, #0
 800e31e:	d0c5      	beq.n	800e2ac <_vfiprintf_r+0x154>
 800e320:	9209      	str	r2, [sp, #36]	; 0x24
 800e322:	e7c3      	b.n	800e2ac <_vfiprintf_r+0x154>
 800e324:	4342      	muls	r2, r0
 800e326:	2301      	movs	r3, #1
 800e328:	1852      	adds	r2, r2, r1
 800e32a:	0035      	movs	r5, r6
 800e32c:	e7f1      	b.n	800e312 <_vfiprintf_r+0x1ba>
 800e32e:	ab07      	add	r3, sp, #28
 800e330:	9300      	str	r3, [sp, #0]
 800e332:	003a      	movs	r2, r7
 800e334:	4b12      	ldr	r3, [pc, #72]	; (800e380 <_vfiprintf_r+0x228>)
 800e336:	0021      	movs	r1, r4
 800e338:	9803      	ldr	r0, [sp, #12]
 800e33a:	f7fb fefd 	bl	800a138 <_printf_float>
 800e33e:	9004      	str	r0, [sp, #16]
 800e340:	9b04      	ldr	r3, [sp, #16]
 800e342:	3301      	adds	r3, #1
 800e344:	d1d3      	bne.n	800e2ee <_vfiprintf_r+0x196>
 800e346:	89bb      	ldrh	r3, [r7, #12]
 800e348:	065b      	lsls	r3, r3, #25
 800e34a:	d500      	bpl.n	800e34e <_vfiprintf_r+0x1f6>
 800e34c:	e784      	b.n	800e258 <_vfiprintf_r+0x100>
 800e34e:	980d      	ldr	r0, [sp, #52]	; 0x34
 800e350:	e784      	b.n	800e25c <_vfiprintf_r+0x104>
 800e352:	ab07      	add	r3, sp, #28
 800e354:	9300      	str	r3, [sp, #0]
 800e356:	003a      	movs	r2, r7
 800e358:	4b09      	ldr	r3, [pc, #36]	; (800e380 <_vfiprintf_r+0x228>)
 800e35a:	0021      	movs	r1, r4
 800e35c:	9803      	ldr	r0, [sp, #12]
 800e35e:	f7fc f9a5 	bl	800a6ac <_printf_i>
 800e362:	e7ec      	b.n	800e33e <_vfiprintf_r+0x1e6>
 800e364:	0800ec60 	.word	0x0800ec60
 800e368:	0800edac 	.word	0x0800edac
 800e36c:	0800ec80 	.word	0x0800ec80
 800e370:	0800ec40 	.word	0x0800ec40
 800e374:	0800edb2 	.word	0x0800edb2
 800e378:	0800edb6 	.word	0x0800edb6
 800e37c:	0800a139 	.word	0x0800a139
 800e380:	0800e133 	.word	0x0800e133

0800e384 <_sbrk_r>:
 800e384:	2300      	movs	r3, #0
 800e386:	b570      	push	{r4, r5, r6, lr}
 800e388:	4c06      	ldr	r4, [pc, #24]	; (800e3a4 <_sbrk_r+0x20>)
 800e38a:	0005      	movs	r5, r0
 800e38c:	0008      	movs	r0, r1
 800e38e:	6023      	str	r3, [r4, #0]
 800e390:	f7f6 ffe8 	bl	8005364 <_sbrk>
 800e394:	1c43      	adds	r3, r0, #1
 800e396:	d103      	bne.n	800e3a0 <_sbrk_r+0x1c>
 800e398:	6823      	ldr	r3, [r4, #0]
 800e39a:	2b00      	cmp	r3, #0
 800e39c:	d000      	beq.n	800e3a0 <_sbrk_r+0x1c>
 800e39e:	602b      	str	r3, [r5, #0]
 800e3a0:	bd70      	pop	{r4, r5, r6, pc}
 800e3a2:	46c0      	nop			; (mov r8, r8)
 800e3a4:	200013f4 	.word	0x200013f4

0800e3a8 <__sread>:
 800e3a8:	b570      	push	{r4, r5, r6, lr}
 800e3aa:	000c      	movs	r4, r1
 800e3ac:	250e      	movs	r5, #14
 800e3ae:	5f49      	ldrsh	r1, [r1, r5]
 800e3b0:	f000 f8fe 	bl	800e5b0 <_read_r>
 800e3b4:	2800      	cmp	r0, #0
 800e3b6:	db03      	blt.n	800e3c0 <__sread+0x18>
 800e3b8:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800e3ba:	181b      	adds	r3, r3, r0
 800e3bc:	6563      	str	r3, [r4, #84]	; 0x54
 800e3be:	bd70      	pop	{r4, r5, r6, pc}
 800e3c0:	89a3      	ldrh	r3, [r4, #12]
 800e3c2:	4a02      	ldr	r2, [pc, #8]	; (800e3cc <__sread+0x24>)
 800e3c4:	4013      	ands	r3, r2
 800e3c6:	81a3      	strh	r3, [r4, #12]
 800e3c8:	e7f9      	b.n	800e3be <__sread+0x16>
 800e3ca:	46c0      	nop			; (mov r8, r8)
 800e3cc:	ffffefff 	.word	0xffffefff

0800e3d0 <__swrite>:
 800e3d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e3d2:	001f      	movs	r7, r3
 800e3d4:	898b      	ldrh	r3, [r1, #12]
 800e3d6:	0005      	movs	r5, r0
 800e3d8:	000c      	movs	r4, r1
 800e3da:	0016      	movs	r6, r2
 800e3dc:	05db      	lsls	r3, r3, #23
 800e3de:	d505      	bpl.n	800e3ec <__swrite+0x1c>
 800e3e0:	230e      	movs	r3, #14
 800e3e2:	5ec9      	ldrsh	r1, [r1, r3]
 800e3e4:	2200      	movs	r2, #0
 800e3e6:	2302      	movs	r3, #2
 800e3e8:	f000 f892 	bl	800e510 <_lseek_r>
 800e3ec:	89a3      	ldrh	r3, [r4, #12]
 800e3ee:	4a05      	ldr	r2, [pc, #20]	; (800e404 <__swrite+0x34>)
 800e3f0:	0028      	movs	r0, r5
 800e3f2:	4013      	ands	r3, r2
 800e3f4:	81a3      	strh	r3, [r4, #12]
 800e3f6:	0032      	movs	r2, r6
 800e3f8:	230e      	movs	r3, #14
 800e3fa:	5ee1      	ldrsh	r1, [r4, r3]
 800e3fc:	003b      	movs	r3, r7
 800e3fe:	f000 f83d 	bl	800e47c <_write_r>
 800e402:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e404:	ffffefff 	.word	0xffffefff

0800e408 <__sseek>:
 800e408:	b570      	push	{r4, r5, r6, lr}
 800e40a:	000c      	movs	r4, r1
 800e40c:	250e      	movs	r5, #14
 800e40e:	5f49      	ldrsh	r1, [r1, r5]
 800e410:	f000 f87e 	bl	800e510 <_lseek_r>
 800e414:	89a3      	ldrh	r3, [r4, #12]
 800e416:	1c42      	adds	r2, r0, #1
 800e418:	d103      	bne.n	800e422 <__sseek+0x1a>
 800e41a:	4a05      	ldr	r2, [pc, #20]	; (800e430 <__sseek+0x28>)
 800e41c:	4013      	ands	r3, r2
 800e41e:	81a3      	strh	r3, [r4, #12]
 800e420:	bd70      	pop	{r4, r5, r6, pc}
 800e422:	2280      	movs	r2, #128	; 0x80
 800e424:	0152      	lsls	r2, r2, #5
 800e426:	4313      	orrs	r3, r2
 800e428:	81a3      	strh	r3, [r4, #12]
 800e42a:	6560      	str	r0, [r4, #84]	; 0x54
 800e42c:	e7f8      	b.n	800e420 <__sseek+0x18>
 800e42e:	46c0      	nop			; (mov r8, r8)
 800e430:	ffffefff 	.word	0xffffefff

0800e434 <__sclose>:
 800e434:	b510      	push	{r4, lr}
 800e436:	230e      	movs	r3, #14
 800e438:	5ec9      	ldrsh	r1, [r1, r3]
 800e43a:	f000 f833 	bl	800e4a4 <_close_r>
 800e43e:	bd10      	pop	{r4, pc}

0800e440 <strncmp>:
 800e440:	2300      	movs	r3, #0
 800e442:	b530      	push	{r4, r5, lr}
 800e444:	429a      	cmp	r2, r3
 800e446:	d00a      	beq.n	800e45e <strncmp+0x1e>
 800e448:	3a01      	subs	r2, #1
 800e44a:	5cc4      	ldrb	r4, [r0, r3]
 800e44c:	5ccd      	ldrb	r5, [r1, r3]
 800e44e:	42ac      	cmp	r4, r5
 800e450:	d104      	bne.n	800e45c <strncmp+0x1c>
 800e452:	4293      	cmp	r3, r2
 800e454:	d002      	beq.n	800e45c <strncmp+0x1c>
 800e456:	3301      	adds	r3, #1
 800e458:	2c00      	cmp	r4, #0
 800e45a:	d1f6      	bne.n	800e44a <strncmp+0xa>
 800e45c:	1b63      	subs	r3, r4, r5
 800e45e:	0018      	movs	r0, r3
 800e460:	bd30      	pop	{r4, r5, pc}

0800e462 <__ascii_wctomb>:
 800e462:	1e0b      	subs	r3, r1, #0
 800e464:	d004      	beq.n	800e470 <__ascii_wctomb+0xe>
 800e466:	2aff      	cmp	r2, #255	; 0xff
 800e468:	d904      	bls.n	800e474 <__ascii_wctomb+0x12>
 800e46a:	238a      	movs	r3, #138	; 0x8a
 800e46c:	6003      	str	r3, [r0, #0]
 800e46e:	3b8b      	subs	r3, #139	; 0x8b
 800e470:	0018      	movs	r0, r3
 800e472:	4770      	bx	lr
 800e474:	700a      	strb	r2, [r1, #0]
 800e476:	2301      	movs	r3, #1
 800e478:	e7fa      	b.n	800e470 <__ascii_wctomb+0xe>
	...

0800e47c <_write_r>:
 800e47c:	b570      	push	{r4, r5, r6, lr}
 800e47e:	0005      	movs	r5, r0
 800e480:	0008      	movs	r0, r1
 800e482:	0011      	movs	r1, r2
 800e484:	2200      	movs	r2, #0
 800e486:	4c06      	ldr	r4, [pc, #24]	; (800e4a0 <_write_r+0x24>)
 800e488:	6022      	str	r2, [r4, #0]
 800e48a:	001a      	movs	r2, r3
 800e48c:	f7f6 ff21 	bl	80052d2 <_write>
 800e490:	1c43      	adds	r3, r0, #1
 800e492:	d103      	bne.n	800e49c <_write_r+0x20>
 800e494:	6823      	ldr	r3, [r4, #0]
 800e496:	2b00      	cmp	r3, #0
 800e498:	d000      	beq.n	800e49c <_write_r+0x20>
 800e49a:	602b      	str	r3, [r5, #0]
 800e49c:	bd70      	pop	{r4, r5, r6, pc}
 800e49e:	46c0      	nop			; (mov r8, r8)
 800e4a0:	200013f4 	.word	0x200013f4

0800e4a4 <_close_r>:
 800e4a4:	2300      	movs	r3, #0
 800e4a6:	b570      	push	{r4, r5, r6, lr}
 800e4a8:	4c06      	ldr	r4, [pc, #24]	; (800e4c4 <_close_r+0x20>)
 800e4aa:	0005      	movs	r5, r0
 800e4ac:	0008      	movs	r0, r1
 800e4ae:	6023      	str	r3, [r4, #0]
 800e4b0:	f7f6 ff2b 	bl	800530a <_close>
 800e4b4:	1c43      	adds	r3, r0, #1
 800e4b6:	d103      	bne.n	800e4c0 <_close_r+0x1c>
 800e4b8:	6823      	ldr	r3, [r4, #0]
 800e4ba:	2b00      	cmp	r3, #0
 800e4bc:	d000      	beq.n	800e4c0 <_close_r+0x1c>
 800e4be:	602b      	str	r3, [r5, #0]
 800e4c0:	bd70      	pop	{r4, r5, r6, pc}
 800e4c2:	46c0      	nop			; (mov r8, r8)
 800e4c4:	200013f4 	.word	0x200013f4

0800e4c8 <_fstat_r>:
 800e4c8:	2300      	movs	r3, #0
 800e4ca:	b570      	push	{r4, r5, r6, lr}
 800e4cc:	4c06      	ldr	r4, [pc, #24]	; (800e4e8 <_fstat_r+0x20>)
 800e4ce:	0005      	movs	r5, r0
 800e4d0:	0008      	movs	r0, r1
 800e4d2:	0011      	movs	r1, r2
 800e4d4:	6023      	str	r3, [r4, #0]
 800e4d6:	f7f6 ff22 	bl	800531e <_fstat>
 800e4da:	1c43      	adds	r3, r0, #1
 800e4dc:	d103      	bne.n	800e4e6 <_fstat_r+0x1e>
 800e4de:	6823      	ldr	r3, [r4, #0]
 800e4e0:	2b00      	cmp	r3, #0
 800e4e2:	d000      	beq.n	800e4e6 <_fstat_r+0x1e>
 800e4e4:	602b      	str	r3, [r5, #0]
 800e4e6:	bd70      	pop	{r4, r5, r6, pc}
 800e4e8:	200013f4 	.word	0x200013f4

0800e4ec <_isatty_r>:
 800e4ec:	2300      	movs	r3, #0
 800e4ee:	b570      	push	{r4, r5, r6, lr}
 800e4f0:	4c06      	ldr	r4, [pc, #24]	; (800e50c <_isatty_r+0x20>)
 800e4f2:	0005      	movs	r5, r0
 800e4f4:	0008      	movs	r0, r1
 800e4f6:	6023      	str	r3, [r4, #0]
 800e4f8:	f7f6 ff1f 	bl	800533a <_isatty>
 800e4fc:	1c43      	adds	r3, r0, #1
 800e4fe:	d103      	bne.n	800e508 <_isatty_r+0x1c>
 800e500:	6823      	ldr	r3, [r4, #0]
 800e502:	2b00      	cmp	r3, #0
 800e504:	d000      	beq.n	800e508 <_isatty_r+0x1c>
 800e506:	602b      	str	r3, [r5, #0]
 800e508:	bd70      	pop	{r4, r5, r6, pc}
 800e50a:	46c0      	nop			; (mov r8, r8)
 800e50c:	200013f4 	.word	0x200013f4

0800e510 <_lseek_r>:
 800e510:	b570      	push	{r4, r5, r6, lr}
 800e512:	0005      	movs	r5, r0
 800e514:	0008      	movs	r0, r1
 800e516:	0011      	movs	r1, r2
 800e518:	2200      	movs	r2, #0
 800e51a:	4c06      	ldr	r4, [pc, #24]	; (800e534 <_lseek_r+0x24>)
 800e51c:	6022      	str	r2, [r4, #0]
 800e51e:	001a      	movs	r2, r3
 800e520:	f7f6 ff14 	bl	800534c <_lseek>
 800e524:	1c43      	adds	r3, r0, #1
 800e526:	d103      	bne.n	800e530 <_lseek_r+0x20>
 800e528:	6823      	ldr	r3, [r4, #0]
 800e52a:	2b00      	cmp	r3, #0
 800e52c:	d000      	beq.n	800e530 <_lseek_r+0x20>
 800e52e:	602b      	str	r3, [r5, #0]
 800e530:	bd70      	pop	{r4, r5, r6, pc}
 800e532:	46c0      	nop			; (mov r8, r8)
 800e534:	200013f4 	.word	0x200013f4

0800e538 <memmove>:
 800e538:	b510      	push	{r4, lr}
 800e53a:	4288      	cmp	r0, r1
 800e53c:	d902      	bls.n	800e544 <memmove+0xc>
 800e53e:	188b      	adds	r3, r1, r2
 800e540:	4298      	cmp	r0, r3
 800e542:	d303      	bcc.n	800e54c <memmove+0x14>
 800e544:	2300      	movs	r3, #0
 800e546:	e007      	b.n	800e558 <memmove+0x20>
 800e548:	5c8b      	ldrb	r3, [r1, r2]
 800e54a:	5483      	strb	r3, [r0, r2]
 800e54c:	3a01      	subs	r2, #1
 800e54e:	d2fb      	bcs.n	800e548 <memmove+0x10>
 800e550:	bd10      	pop	{r4, pc}
 800e552:	5ccc      	ldrb	r4, [r1, r3]
 800e554:	54c4      	strb	r4, [r0, r3]
 800e556:	3301      	adds	r3, #1
 800e558:	429a      	cmp	r2, r3
 800e55a:	d1fa      	bne.n	800e552 <memmove+0x1a>
 800e55c:	e7f8      	b.n	800e550 <memmove+0x18>

0800e55e <__malloc_lock>:
 800e55e:	4770      	bx	lr

0800e560 <__malloc_unlock>:
 800e560:	4770      	bx	lr

0800e562 <_realloc_r>:
 800e562:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e564:	0007      	movs	r7, r0
 800e566:	000d      	movs	r5, r1
 800e568:	0016      	movs	r6, r2
 800e56a:	2900      	cmp	r1, #0
 800e56c:	d105      	bne.n	800e57a <_realloc_r+0x18>
 800e56e:	0011      	movs	r1, r2
 800e570:	f7ff fc0c 	bl	800dd8c <_malloc_r>
 800e574:	0004      	movs	r4, r0
 800e576:	0020      	movs	r0, r4
 800e578:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e57a:	2a00      	cmp	r2, #0
 800e57c:	d103      	bne.n	800e586 <_realloc_r+0x24>
 800e57e:	f7ff fbbb 	bl	800dcf8 <_free_r>
 800e582:	0034      	movs	r4, r6
 800e584:	e7f7      	b.n	800e576 <_realloc_r+0x14>
 800e586:	f000 f827 	bl	800e5d8 <_malloc_usable_size_r>
 800e58a:	002c      	movs	r4, r5
 800e58c:	42b0      	cmp	r0, r6
 800e58e:	d2f2      	bcs.n	800e576 <_realloc_r+0x14>
 800e590:	0031      	movs	r1, r6
 800e592:	0038      	movs	r0, r7
 800e594:	f7ff fbfa 	bl	800dd8c <_malloc_r>
 800e598:	1e04      	subs	r4, r0, #0
 800e59a:	d0ec      	beq.n	800e576 <_realloc_r+0x14>
 800e59c:	0029      	movs	r1, r5
 800e59e:	0032      	movs	r2, r6
 800e5a0:	f7fb fd1d 	bl	8009fde <memcpy>
 800e5a4:	0029      	movs	r1, r5
 800e5a6:	0038      	movs	r0, r7
 800e5a8:	f7ff fba6 	bl	800dcf8 <_free_r>
 800e5ac:	e7e3      	b.n	800e576 <_realloc_r+0x14>
	...

0800e5b0 <_read_r>:
 800e5b0:	b570      	push	{r4, r5, r6, lr}
 800e5b2:	0005      	movs	r5, r0
 800e5b4:	0008      	movs	r0, r1
 800e5b6:	0011      	movs	r1, r2
 800e5b8:	2200      	movs	r2, #0
 800e5ba:	4c06      	ldr	r4, [pc, #24]	; (800e5d4 <_read_r+0x24>)
 800e5bc:	6022      	str	r2, [r4, #0]
 800e5be:	001a      	movs	r2, r3
 800e5c0:	f7f6 fe6a 	bl	8005298 <_read>
 800e5c4:	1c43      	adds	r3, r0, #1
 800e5c6:	d103      	bne.n	800e5d0 <_read_r+0x20>
 800e5c8:	6823      	ldr	r3, [r4, #0]
 800e5ca:	2b00      	cmp	r3, #0
 800e5cc:	d000      	beq.n	800e5d0 <_read_r+0x20>
 800e5ce:	602b      	str	r3, [r5, #0]
 800e5d0:	bd70      	pop	{r4, r5, r6, pc}
 800e5d2:	46c0      	nop			; (mov r8, r8)
 800e5d4:	200013f4 	.word	0x200013f4

0800e5d8 <_malloc_usable_size_r>:
 800e5d8:	1f0b      	subs	r3, r1, #4
 800e5da:	681b      	ldr	r3, [r3, #0]
 800e5dc:	1f18      	subs	r0, r3, #4
 800e5de:	2b00      	cmp	r3, #0
 800e5e0:	da01      	bge.n	800e5e6 <_malloc_usable_size_r+0xe>
 800e5e2:	580b      	ldr	r3, [r1, r0]
 800e5e4:	18c0      	adds	r0, r0, r3
 800e5e6:	4770      	bx	lr

0800e5e8 <_init>:
 800e5e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e5ea:	46c0      	nop			; (mov r8, r8)
 800e5ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e5ee:	bc08      	pop	{r3}
 800e5f0:	469e      	mov	lr, r3
 800e5f2:	4770      	bx	lr

0800e5f4 <_fini>:
 800e5f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e5f6:	46c0      	nop			; (mov r8, r8)
 800e5f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e5fa:	bc08      	pop	{r3}
 800e5fc:	469e      	mov	lr, r3
 800e5fe:	4770      	bx	lr
