git clone --depth 1 --no-tags https://github.com/jchanDev/ECE152aLab4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/648025368
git clone --depth 1 --no-tags https://github.com/MrDoomsday/scfifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/652747135
git clone --depth 1 --no-tags https://github.com/nmang2002/Flappy-Bird-DE1SoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/652127732
git clone --depth 1 --no-tags https://github.com/ItteRevanth/System_Verilog_Verification_Models.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/654958956
git clone --depth 1 --no-tags https://github.com/ChiragAumraj/System-Verilog-Dual-port-ram.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/656514341
git clone --depth 1 --no-tags https://github.com/Heaton15/udemy-uvm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/657647446
git clone --depth 1 --no-tags https://github.com/Jetoson/Verilog_Case_Explainer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/630299535
git clone --depth 1 --no-tags https://github.com/18016336995/final-project---full-version.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/631472520
git clone --depth 1 --no-tags https://github.com/GalGranot/BilliardGameLab1A.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/636971074
git clone --depth 1 --no-tags https://github.com/Domandrenog/Digital_Taltech_Code_with_Assertions.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/636660216
git clone --depth 1 --no-tags https://github.com/ekassos/cs141-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/631755507
git clone --depth 1 --no-tags https://github.com/danielcarrascoza/CSE140L.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/633211764
git clone --depth 1 --no-tags https://github.com/nisssal/uvml.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/639562314
git clone --depth 1 --no-tags https://github.com/cooper-union-ece-251-marano/ece-251-spring-2023-final-project-ridwan-fan-club.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/638687598
git clone --depth 1 --no-tags https://github.com/cooper-union-ece-251-marano/ece-251-spring-2023-final-project-mr-chips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/638687331
git clone --depth 1 --no-tags https://github.com/cu-cai-2001/RISC-V_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/639956913
git clone --depth 1 --no-tags https://github.com/Miyaatsumo/Synthesisable_Asynchronous_FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/628927034
git clone --depth 1 --no-tags https://github.com/AlexanderKick/Rhythm-Audio-FPGA-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/643279773
git clone --depth 1 --no-tags https://github.com/maktheus/black_jack_varilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/645139099
git clone --depth 1 --no-tags https://github.com/zahrahojati19/Latches-and-FlipFlops.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/645765461
git clone --depth 1 --no-tags https://github.com/devanshi-jain/heading_robosub.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/649146290
git clone --depth 1 --no-tags https://github.com/Nagarjun444/leap-yearconstraint.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/649255101
git clone --depth 1 --no-tags https://github.com/varshach26/SHA256-Algorithm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/657466512
git clone --depth 1 --no-tags https://github.com/sarinasabouri1/prosthetics_hdc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/655888903
git clone --depth 1 --no-tags https://github.com/SamehM20/SBqM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/642815347
git clone --depth 1 --no-tags https://github.com/Alden0012/OptimisedOnlineModules.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/655922925
git clone --depth 1 --no-tags https://github.com/Giorgi-Solo/MasterThesis.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/655817933
git clone --depth 1 --no-tags https://github.com/Lathika-Wathsara/FPGA_Training.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/650277685
git clone --depth 1 --no-tags https://github.com/nbannur2/MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/650399594
git clone --depth 1 --no-tags https://github.com/Eloquencere/Custom-Keyboard.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/653975098
git clone --depth 1 --no-tags https://github.com/AzimSofi/Verilog_16bitCLA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/654214450
git clone --depth 1 --no-tags https://github.com/aryanindarapu/ece385_summer23.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/655974899
git clone --depth 1 --no-tags https://github.com/Jacario777/Big-2_ASIC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/642158639
git clone --depth 1 --no-tags https://github.com/Jetoson/32-bit_Ripple_CarryAdder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/646584905
git clone --depth 1 --no-tags https://github.com/skshamshi/I2C_design_and_verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/644227493
git clone --depth 1 --no-tags https://github.com/dannym49/Calpoly-CPE233.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/645494254
git clone --depth 1 --no-tags https://github.com/Fazail333/CEP_lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/647671841
git clone --depth 1 --no-tags https://github.com/nmang2002/Pipelined-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/652136321
git clone --depth 1 --no-tags https://github.com/Shajol9/timer_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/643137300
git clone --depth 1 --no-tags https://github.com/ayush2350/Synchronous-FIFO-Verification-using-SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/648479938
git clone --depth 1 --no-tags https://github.com/gary600/bfchip-tapeout.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/634048111
git clone --depth 1 --no-tags https://github.com/rafiqul-rafi/-Design-and-Simulation-of-a-32-bit-RISC-V-Core-and-APB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/636956057
git clone --depth 1 --no-tags https://github.com/PrashantPanchal20/Adder_TB_UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/638144307
git clone --depth 1 --no-tags https://github.com/xinyew/CMU_courses_18341_labs_F22.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/630280824
git clone --depth 1 --no-tags https://github.com/ryan-gits/fpga-axil.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/633977349
git clone --depth 1 --no-tags https://github.com/Reammaer/books.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/637161992
git clone --depth 1 --no-tags https://github.com/bushbecky/AES-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/637988128
git clone --depth 1 --no-tags https://github.com/rbride/System-Verilog-Modules.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/643664901
git clone --depth 1 --no-tags https://github.com/GhanayemMuh/Fusball-Game-on-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/634964708
git clone --depth 1 --no-tags https://github.com/tngPhVN/MiniMA-computer-architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/634730226
git clone --depth 1 --no-tags https://github.com/tms4517/Yosys_to_aid_with_RTL_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/646775515
git clone --depth 1 --no-tags https://github.com/varunven/CSE271.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/638640082
git clone --depth 1 --no-tags https://github.com/apatnana/uvm_practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/638145413
git clone --depth 1 --no-tags https://github.com/bushbecky/Digital-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/637988809
git clone --depth 1 --no-tags https://github.com/calebabutler/verilog-pi-calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/637858286
git clone --depth 1 --no-tags https://github.com/ShadyCookies/Cache-Controllers.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/639011163
git clone --depth 1 --no-tags https://github.com/SagarSorathiya2002/UART_DESIGN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/655073022
git clone --depth 1 --no-tags https://github.com/vbnqwe/Poorly-made-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/645543105
git clone --depth 1 --no-tags https://github.com/yashwant4756/System_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/653649379
git clone --depth 1 --no-tags https://github.com/grakseasy/UVM_projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/650971052
git clone --depth 1 --no-tags https://github.com/pp-cyril/Verification-of-AHB-Memory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/653593857
git clone --depth 1 --no-tags https://github.com/Paradicat/demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/654131289
git clone --depth 1 --no-tags https://github.com/alonso59/uvm_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/656811992
git clone --depth 1 --no-tags https://github.com/HAMZA-AFZAL404/ahb3lite_memory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/656536883
git clone --depth 1 --no-tags https://github.com/Temix707/Interfaces.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/655077023
git clone --depth 1 --no-tags https://github.com/subramaniantr/SPI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/655140764
git clone --depth 1 --no-tags https://github.com/riscvfsoc/chipignite_2304_soc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/634110512
git clone --depth 1 --no-tags https://github.com/Thomas-J-Kidd/CompArchExtraCredit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/635089144
git clone --depth 1 --no-tags https://github.com/abejgonzalez/vitis-help.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/635460338
git clone --depth 1 --no-tags https://github.com/SiyamAcet/Design_Alu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/640166994
git clone --depth 1 --no-tags https://github.com/KobiDekel/FPGA_Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/644924270
git clone --depth 1 --no-tags https://github.com/Guillen00/lguillen2_computer-architecture_1_2023.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/628795882
git clone --depth 1 --no-tags https://github.com/CreeKee/RISCV_Otter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/630761099
git clone --depth 1 --no-tags https://github.com/lj06872/Pipelined-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/632535125
git clone --depth 1 --no-tags https://github.com/sxwkl2/shiny-engine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/633773717
git clone --depth 1 --no-tags https://github.com/AniketShukla14/UVM_Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/647098031
git clone --depth 1 --no-tags https://github.com/lenguyen8888/Engr85.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/646257851
git clone --depth 1 --no-tags https://github.com/Salma-Yassin/Implementation_of_ARM_Single_Cycle_Processor_Control_Unit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/645473815
git clone --depth 1 --no-tags https://github.com/PRAGATI-0102/Mux_2to1-using-SV-Day-054-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/648691923
git clone --depth 1 --no-tags https://github.com/Raymond0429/risc-v5sp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/652518861
git clone --depth 1 --no-tags https://github.com/eceboy/uvm_projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/652891748
git clone --depth 1 --no-tags https://github.com/MayaBrito/codesSystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/638515619
git clone --depth 1 --no-tags https://github.com/CSCE689-SP23/lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/629746187
git clone --depth 1 --no-tags https://github.com/RPTU-EIS/fault-attack-monitors.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/644800629
git clone --depth 1 --no-tags https://github.com/abbmir/alu_usecoemu.proj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/640758526
git clone --depth 1 --no-tags https://github.com/shahpankti2302/ProjectFinal.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/641673607
git clone --depth 1 --no-tags https://github.com/pogoreli/HealthMonitorFinal.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/641599113
git clone --depth 1 --no-tags https://github.com/ShayanNadeem08/UART-Transmitter-with-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/648768721
git clone --depth 1 --no-tags https://github.com/jiaowenlong/RRArbiter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/631275962
git clone --depth 1 --no-tags https://github.com/zts92929/ECE_3058.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/631759904
git clone --depth 1 --no-tags https://github.com/STARS-Design-Track-2023/SaSS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/656677526
git clone --depth 1 --no-tags https://github.com/ManosMorf97/QueuePrioritization_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/656542479
git clone --depth 1 --no-tags https://github.com/MrDarkhawk/System-Verilog-Dual-Port-Ram.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/656519310
git clone --depth 1 --no-tags https://github.com/cmordi/TugofWar.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/634341590
git clone --depth 1 --no-tags https://github.com/karthik-0710/Verification-of-a-Sequential-adder-using-UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/634742843
git clone --depth 1 --no-tags https://github.com/jhlee25/EE-271.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/637253715
git clone --depth 1 --no-tags https://github.com/advancedengineering/EECS627_tapeout.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/634392810
git clone --depth 1 --no-tags https://github.com/gabizon103/riscv-filament.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/634297374
