

================================================================
== Vivado HLS Report for 'hls_SpatialTemporalD'
================================================================
* Date:           Mon Mar  1 13:00:53 2021

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        HLS_LK
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     3.848|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+--------+-------+--------+---------+
    |     Latency    |    Interval    | Pipeline|
    |  min  |   max  |  min  |   max  |   Type  |
    +-------+--------+-------+--------+---------+
    |  12550|  230406|  12550|  230406|   none  |
    +-------+--------+-------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+--------+----------+-----------+-----------+----------------+----------+
        |          |     Latency    | Iteration|  Initiation Interval  |      Trip      |          |
        | Loop Name|  min  |   max  |  Latency |  achieved |   target  |      Count     | Pipelined|
        +----------+-------+--------+----------+-----------+-----------+----------------+----------+
        |- L1_L2   |  12547|  230403|         5|          1|          1| 12544 ~ 230400 |    yes   |
        +----------+-------+--------+----------+-----------+-----------+----------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	8  / (exitcond_flatten)
	5  / (!exitcond_flatten)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	3  / true
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.67>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%deriv_window_2_V = alloca i24"   --->   Operation 9 'alloca' 'deriv_window_2_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%deriv_window_22_V = alloca i24"   --->   Operation 10 'alloca' 'deriv_window_22_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%deriv_window_7_V = alloca i24"   --->   Operation 11 'alloca' 'deriv_window_7_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%deriv_window_10_V = alloca i24"   --->   Operation 12 'alloca' 'deriv_window_10_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%deriv_window_11_V = alloca i24"   --->   Operation 13 'alloca' 'deriv_window_11_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%deriv_window_12_V = alloca i24"   --->   Operation 14 'alloca' 'deriv_window_12_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%deriv_window_17_V = alloca i24"   --->   Operation 15 'alloca' 'deriv_window_17_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%deriv_window_23_V = alloca i24"   --->   Operation 16 'alloca' 'deriv_window_23_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%deriv_window_3_V = alloca i24"   --->   Operation 17 'alloca' 'deriv_window_3_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%deriv_window_8_V = alloca i24"   --->   Operation 18 'alloca' 'deriv_window_8_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%deriv_window_13_V = alloca i24"   --->   Operation 19 'alloca' 'deriv_window_13_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%deriv_window_18_V = alloca i24"   --->   Operation 20 'alloca' 'deriv_window_18_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.83ns)   --->   "%height_read = call i16 @_ssdm_op_Read.ap_fifo.i16P(i16* %height)"   --->   Operation 21 'read' 'height_read' <Predicate = true> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 22 [1/1] (1.83ns)   --->   "%width_read = call i16 @_ssdm_op_Read.ap_fifo.i16P(i16* %width)"   --->   Operation 22 'read' 'width_read' <Predicate = true> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 23 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i16P(i16* %height_out, i16 %height_read)"   --->   Operation 23 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 24 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i16P(i16* %width_out, i16 %width_read)"   --->   Operation 24 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>

State 2 <SV = 1> <Delay = 3.38>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i13* %out_It_img_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str324, i32 0, i32 0, [1 x i8]* @p_str325, [1 x i8]* @p_str326, [1 x i8]* @p_str327, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str328, [1 x i8]* @p_str329)"   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i13* %out_Iy_img_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str318, i32 0, i32 0, [1 x i8]* @p_str319, [1 x i8]* @p_str320, [1 x i8]* @p_str321, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str322, [1 x i8]* @p_str323)"   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i13* %out_Ix_img_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str312, i32 0, i32 0, [1 x i8]* @p_str313, [1 x i8]* @p_str314, [1 x i8]* @p_str315, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str316, [1 x i8]* @p_str317)"   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %inp2_img_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str306, i32 0, i32 0, [1 x i8]* @p_str307, [1 x i8]* @p_str308, [1 x i8]* @p_str309, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str310, [1 x i8]* @p_str311)"   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %inp1_img_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str300, i32 0, i32 0, [1 x i8]* @p_str301, [1 x i8]* @p_str302, [1 x i8]* @p_str303, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str304, [1 x i8]* @p_str305)"   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %width, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str141, i32 0, i32 0, [1 x i8]* @p_str142, [1 x i8]* @p_str143, [1 x i8]* @p_str144, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str145, [11 x i8]* @ScalarProp_str)"   --->   Operation 30 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %height, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str136, i32 0, i32 0, [1 x i8]* @p_str137, [1 x i8]* @p_str138, [1 x i8]* @p_str139, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str140, [11 x i8]* @ScalarProp_str)"   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %height_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str146, i32 0, i32 0, [1 x i8]* @p_str147, [1 x i8]* @p_str148, [1 x i8]* @p_str149, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str150, [11 x i8]* @ScalarProp_str)"   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %width_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str151, i32 0, i32 0, [1 x i8]* @p_str152, [1 x i8]* @p_str153, [1 x i8]* @p_str154, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str155, [11 x i8]* @ScalarProp_str)"   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_cast_i = zext i16 %height_read to i17" [LKof_hls_opt.cpp:488]   --->   Operation 34 'zext' 'tmp_cast_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into DSP with root node bound)   --->   "%tmp_43_i = add i17 %tmp_cast_i, 2" [LKof_hls_opt.cpp:488]   --->   Operation 35 'add' 'tmp_43_i' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_44_cast_i = zext i16 %width_read to i17" [LKof_hls_opt.cpp:491]   --->   Operation 36 'zext' 'tmp_44_cast_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.85ns)   --->   "%tmp_45_i = add i17 %tmp_44_cast_i, 2" [LKof_hls_opt.cpp:491]   --->   Operation 37 'add' 'tmp_45_i' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into DSP with root node bound)   --->   "%cast = zext i17 %tmp_43_i to i34" [LKof_hls_opt.cpp:488]   --->   Operation 38 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%cast1 = zext i17 %tmp_45_i to i34" [LKof_hls_opt.cpp:491]   --->   Operation 39 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (2.53ns) (root node of the DSP)   --->   "%bound = mul i34 %cast1, %cast" [LKof_hls_opt.cpp:491]   --->   Operation 40 'mul' 'bound' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 41 [1/1] (0.65ns)   --->   "br label %0" [LKof_hls_opt.cpp:488]   --->   Operation 41 'br' <Predicate = true> <Delay = 0.65>

State 3 <SV = 2> <Delay = 3.78>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i33 [ 0, %entry ], [ %indvar_flatten_next, %._crit_edge116.i ]"   --->   Operation 42 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%row_i = phi i16 [ 0, %entry ], [ %row_i_mid2, %._crit_edge116.i ]" [LKof_hls_opt.cpp:491]   --->   Operation 43 'phi' 'row_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%col_i = phi i16 [ 0, %entry ], [ %col, %._crit_edge116.i ]"   --->   Operation 44 'phi' 'col_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%indvar_flatten_cast = zext i33 %indvar_flatten to i34" [LKof_hls_opt.cpp:491]   --->   Operation 45 'zext' 'indvar_flatten_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_51_cast_i = zext i16 %col_i to i17" [LKof_hls_opt.cpp:491]   --->   Operation 46 'zext' 'tmp_51_cast_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (1.09ns)   --->   "%tmp_52_i = icmp ult i17 %tmp_51_cast_i, %tmp_45_i" [LKof_hls_opt.cpp:491]   --->   Operation 47 'icmp' 'tmp_52_i' <Predicate = true> <Delay = 1.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (1.02ns)   --->   "%exitcond_flatten = icmp eq i34 %indvar_flatten_cast, %bound" [LKof_hls_opt.cpp:491]   --->   Operation 48 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 1.02> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (1.01ns)   --->   "%indvar_flatten_next = add i33 %indvar_flatten, 1"   --->   Operation 49 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.35ns)   --->   "%col_i_mid2 = select i1 %tmp_52_i, i16 %col_i, i16 0" [LKof_hls_opt.cpp:491]   --->   Operation 50 'select' 'col_i_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.85ns)   --->   "%row = add i16 %row_i, 1" [LKof_hls_opt.cpp:488]   --->   Operation 51 'add' 'row' <Predicate = (!exitcond_flatten)> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (1.10ns)   --->   "%tmp_48_i_mid1 = icmp ult i16 %row, %height_read" [LKof_hls_opt.cpp:504]   --->   Operation 52 'icmp' 'tmp_48_i_mid1' <Predicate = (!exitcond_flatten)> <Delay = 1.10> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (1.10ns)   --->   "%tmp_48_i = icmp ult i16 %row_i, %height_read" [LKof_hls_opt.cpp:504]   --->   Operation 53 'icmp' 'tmp_48_i' <Predicate = (!exitcond_flatten)> <Delay = 1.10> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.17ns)   --->   "%tmp_48_i_mid2 = select i1 %tmp_52_i, i1 %tmp_48_i, i1 %tmp_48_i_mid1" [LKof_hls_opt.cpp:504]   --->   Operation 54 'select' 'tmp_48_i_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_46 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %row, i32 1, i32 15)" [LKof_hls_opt.cpp:525]   --->   Operation 55 'partselect' 'tmp_46' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (1.07ns)   --->   "%icmp3 = icmp ne i15 %tmp_46, 0" [LKof_hls_opt.cpp:525]   --->   Operation 56 'icmp' 'icmp3' <Predicate = (!exitcond_flatten)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_47 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %row_i, i32 1, i32 15)" [LKof_hls_opt.cpp:525]   --->   Operation 57 'partselect' 'tmp_47' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (1.07ns)   --->   "%icmp4 = icmp ne i15 %tmp_47, 0" [LKof_hls_opt.cpp:525]   --->   Operation 58 'icmp' 'icmp4' <Predicate = (!exitcond_flatten)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.17ns)   --->   "%tmp_50_i_mid2 = select i1 %tmp_52_i, i1 %icmp4, i1 %icmp3" [LKof_hls_opt.cpp:525]   --->   Operation 59 'select' 'tmp_50_i_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.35ns)   --->   "%row_i_mid2 = select i1 %tmp_52_i, i16 %row_i, i16 %row" [LKof_hls_opt.cpp:491]   --->   Operation 60 'select' 'row_i_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_35_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str1)" [LKof_hls_opt.cpp:492]   --->   Operation 61 'specregionbegin' 'tmp_35_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (1.10ns)   --->   "%tmp_53_i = icmp ult i16 %col_i_mid2, %width_read" [LKof_hls_opt.cpp:497]   --->   Operation 62 'icmp' 'tmp_53_i' <Predicate = (!exitcond_flatten)> <Delay = 1.10> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "br i1 %tmp_53_i, label %.preheader114.preheader.i, label %.loopexit.i" [LKof_hls_opt.cpp:497]   --->   Operation 63 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_54_i = zext i16 %col_i_mid2 to i64" [LKof_hls_opt.cpp:500]   --->   Operation 64 'zext' 'tmp_54_i' <Predicate = (!exitcond_flatten & tmp_53_i)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%deriv_lines_buffer_V = getelementptr [480 x i24]* @deriv_lines_buffer_V_1, i64 0, i64 %tmp_54_i" [LKof_hls_opt.cpp:500]   --->   Operation 65 'getelementptr' 'deriv_lines_buffer_V' <Predicate = (!exitcond_flatten & tmp_53_i)> <Delay = 0.00>
ST_3 : Operation 66 [2/2] (1.23ns)   --->   "%two_pixel_0_V = load i24* %deriv_lines_buffer_V, align 4" [LKof_hls_opt.cpp:500]   --->   Operation 66 'load' 'two_pixel_0_V' <Predicate = (!exitcond_flatten & tmp_53_i)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 480> <RAM>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%deriv_lines_buffer_V_5 = getelementptr [480 x i24]* @deriv_lines_buffer_V_2, i64 0, i64 %tmp_54_i" [LKof_hls_opt.cpp:500]   --->   Operation 67 'getelementptr' 'deriv_lines_buffer_V_5' <Predicate = (!exitcond_flatten & tmp_53_i)> <Delay = 0.00>
ST_3 : Operation 68 [2/2] (1.23ns)   --->   "%two_pixel_1_V = load i24* %deriv_lines_buffer_V_5, align 4" [LKof_hls_opt.cpp:500]   --->   Operation 68 'load' 'two_pixel_1_V' <Predicate = (!exitcond_flatten & tmp_53_i)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 480> <RAM>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%deriv_lines_buffer_V_6 = getelementptr [480 x i24]* @deriv_lines_buffer_V_3, i64 0, i64 %tmp_54_i" [LKof_hls_opt.cpp:500]   --->   Operation 69 'getelementptr' 'deriv_lines_buffer_V_6' <Predicate = (!exitcond_flatten & tmp_53_i)> <Delay = 0.00>
ST_3 : Operation 70 [2/2] (1.23ns)   --->   "%two_pixel_2_V = load i24* %deriv_lines_buffer_V_6, align 4" [LKof_hls_opt.cpp:500]   --->   Operation 70 'load' 'two_pixel_2_V' <Predicate = (!exitcond_flatten & tmp_53_i)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 480> <RAM>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%deriv_lines_buffer_V_7 = getelementptr [480 x i24]* @deriv_lines_buffer_V_4, i64 0, i64 %tmp_54_i" [LKof_hls_opt.cpp:500]   --->   Operation 71 'getelementptr' 'deriv_lines_buffer_V_7' <Predicate = (!exitcond_flatten & tmp_53_i)> <Delay = 0.00>
ST_3 : Operation 72 [2/2] (1.23ns)   --->   "%two_pixel_3_V = load i24* %deriv_lines_buffer_V_7, align 4" [LKof_hls_opt.cpp:500]   --->   Operation 72 'load' 'two_pixel_3_V' <Predicate = (!exitcond_flatten & tmp_53_i)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 480> <RAM>
ST_3 : Operation 73 [1/1] (0.28ns)   --->   "%or_cond_i = and i1 %tmp_53_i, %tmp_48_i_mid2" [LKof_hls_opt.cpp:504]   --->   Operation 73 'and' 'or_cond_i' <Predicate = (!exitcond_flatten)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "br i1 %or_cond_i, label %1, label %.loopexit._crit_edge.i" [LKof_hls_opt.cpp:504]   --->   Operation 74 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_48 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %col_i_mid2, i32 1, i32 15)" [LKof_hls_opt.cpp:525]   --->   Operation 75 'partselect' 'tmp_48' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (1.07ns)   --->   "%icmp = icmp ne i15 %tmp_48, 0" [LKof_hls_opt.cpp:525]   --->   Operation 76 'icmp' 'icmp' <Predicate = (!exitcond_flatten)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.28ns)   --->   "%tmp_59_i = and i1 %tmp_50_i_mid2, %icmp" [LKof_hls_opt.cpp:525]   --->   Operation 77 'and' 'tmp_59_i' <Predicate = (!exitcond_flatten)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.28ns)   --->   "%tmp_61_i = and i1 %or_cond_i, %tmp_59_i" [LKof_hls_opt.cpp:525]   --->   Operation 78 'and' 'tmp_61_i' <Predicate = (!exitcond_flatten)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.65ns)   --->   "br i1 %tmp_61_i, label %2, label %3" [LKof_hls_opt.cpp:525]   --->   Operation 79 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.65>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "br i1 %tmp_59_i, label %4, label %._crit_edge116.i" [LKof_hls_opt.cpp:536]   --->   Operation 80 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str1, i32 %tmp_35_i)" [LKof_hls_opt.cpp:543]   --->   Operation 81 'specregionend' 'empty' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.85ns)   --->   "%col = add i16 %col_i_mid2, 1" [LKof_hls_opt.cpp:491]   --->   Operation 82 'add' 'col' <Predicate = (!exitcond_flatten)> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "br label %0" [LKof_hls_opt.cpp:491]   --->   Operation 83 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.07>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%deriv_window_2_V_lo = load i24* %deriv_window_2_V" [LKof_hls_opt.cpp:442->LKof_hls_opt.cpp:527]   --->   Operation 84 'load' 'deriv_window_2_V_lo' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%deriv_window_22_V_l = load i24* %deriv_window_22_V" [LKof_hls_opt.cpp:442->LKof_hls_opt.cpp:527]   --->   Operation 85 'load' 'deriv_window_22_V_l' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%deriv_window_7_V_lo = load i24* %deriv_window_7_V"   --->   Operation 86 'load' 'deriv_window_7_V_lo' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%deriv_window_10_V_l = load i24* %deriv_window_10_V" [LKof_hls_opt.cpp:442->LKof_hls_opt.cpp:527]   --->   Operation 87 'load' 'deriv_window_10_V_l' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%deriv_window_11_V_l = load i24* %deriv_window_11_V"   --->   Operation 88 'load' 'deriv_window_11_V_l' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%deriv_window_12_V_l = load i24* %deriv_window_12_V" [LKof_hls_opt.cpp:443->LKof_hls_opt.cpp:527]   --->   Operation 89 'load' 'deriv_window_12_V_l' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%deriv_window_17_V_l = load i24* %deriv_window_17_V"   --->   Operation 90 'load' 'deriv_window_17_V_l' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%deriv_window_23_V_1 = load i24* %deriv_window_23_V"   --->   Operation 91 'load' 'deriv_window_23_V_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%deriv_window_3_V_1 = load i24* %deriv_window_3_V"   --->   Operation 92 'load' 'deriv_window_3_V_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%deriv_window_8_V_1 = load i24* %deriv_window_8_V"   --->   Operation 93 'load' 'deriv_window_8_V_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%deriv_window_13_V_1 = load i24* %deriv_window_13_V"   --->   Operation 94 'load' 'deriv_window_13_V_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%deriv_window_18_V_1 = load i24* %deriv_window_18_V"   --->   Operation 95 'load' 'deriv_window_18_V_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "store i24 %deriv_window_18_V_1, i24* %deriv_window_17_V"   --->   Operation 96 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "store i24 %deriv_window_13_V_1, i24* %deriv_window_12_V"   --->   Operation 97 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "store i24 %deriv_window_12_V_l, i24* %deriv_window_11_V" [LKof_hls_opt.cpp:443->LKof_hls_opt.cpp:527]   --->   Operation 98 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "store i24 %deriv_window_11_V_l, i24* %deriv_window_10_V"   --->   Operation 99 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "store i24 %deriv_window_8_V_1, i24* %deriv_window_7_V"   --->   Operation 100 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "store i24 %deriv_window_23_V_1, i24* %deriv_window_22_V"   --->   Operation 101 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "store i24 %deriv_window_3_V_1, i24* %deriv_window_2_V"   --->   Operation 102 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %.exit, label %.reset" [LKof_hls_opt.cpp:491]   --->   Operation 103 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [1/2] (1.23ns)   --->   "%two_pixel_0_V = load i24* %deriv_lines_buffer_V, align 4" [LKof_hls_opt.cpp:500]   --->   Operation 104 'load' 'two_pixel_0_V' <Predicate = (!exitcond_flatten & tmp_53_i)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 480> <RAM>
ST_4 : Operation 105 [1/2] (1.23ns)   --->   "%two_pixel_1_V = load i24* %deriv_lines_buffer_V_5, align 4" [LKof_hls_opt.cpp:500]   --->   Operation 105 'load' 'two_pixel_1_V' <Predicate = (!exitcond_flatten & tmp_53_i)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 480> <RAM>
ST_4 : Operation 106 [1/1] (1.23ns)   --->   "store i24 %two_pixel_1_V, i24* %deriv_lines_buffer_V, align 4" [LKof_hls_opt.cpp:500]   --->   Operation 106 'store' <Predicate = (!exitcond_flatten & tmp_53_i)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 480> <RAM>
ST_4 : Operation 107 [1/2] (1.23ns)   --->   "%two_pixel_2_V = load i24* %deriv_lines_buffer_V_6, align 4" [LKof_hls_opt.cpp:500]   --->   Operation 107 'load' 'two_pixel_2_V' <Predicate = (!exitcond_flatten & tmp_53_i)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 480> <RAM>
ST_4 : Operation 108 [1/1] (1.23ns)   --->   "store i24 %two_pixel_2_V, i24* %deriv_lines_buffer_V_5, align 4" [LKof_hls_opt.cpp:500]   --->   Operation 108 'store' <Predicate = (!exitcond_flatten & tmp_53_i)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 480> <RAM>
ST_4 : Operation 109 [1/2] (1.23ns)   --->   "%two_pixel_3_V = load i24* %deriv_lines_buffer_V_7, align 4" [LKof_hls_opt.cpp:500]   --->   Operation 109 'load' 'two_pixel_3_V' <Predicate = (!exitcond_flatten & tmp_53_i)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 480> <RAM>
ST_4 : Operation 110 [1/1] (1.23ns)   --->   "store i24 %two_pixel_3_V, i24* %deriv_lines_buffer_V_6, align 4" [LKof_hls_opt.cpp:500]   --->   Operation 110 'store' <Predicate = (!exitcond_flatten & tmp_53_i)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 480> <RAM>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "store i24 %two_pixel_3_V, i24* %deriv_window_18_V" [LKof_hls_opt.cpp:500]   --->   Operation 111 'store' <Predicate = (!exitcond_flatten & tmp_53_i)> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "store i24 %two_pixel_2_V, i24* %deriv_window_13_V" [LKof_hls_opt.cpp:500]   --->   Operation 112 'store' <Predicate = (!exitcond_flatten & tmp_53_i)> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "store i24 %two_pixel_1_V, i24* %deriv_window_8_V" [LKof_hls_opt.cpp:500]   --->   Operation 113 'store' <Predicate = (!exitcond_flatten & tmp_53_i)> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "store i24 %two_pixel_0_V, i24* %deriv_window_3_V" [LKof_hls_opt.cpp:500]   --->   Operation 114 'store' <Predicate = (!exitcond_flatten & tmp_53_i)> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "br label %.loopexit.i"   --->   Operation 115 'br' <Predicate = (!exitcond_flatten & tmp_53_i)> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (1.83ns)   --->   "%inp1_img_V_read = call i12 @_ssdm_op_Read.ap_fifo.volatile.i12P(i12* %inp1_img_V)" [LKof_hls_opt.cpp:506]   --->   Operation 116 'read' 'inp1_img_V_read' <Predicate = (!exitcond_flatten & or_cond_i)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_4 : Operation 117 [1/1] (1.83ns)   --->   "%inp2_img_V_read = call i12 @_ssdm_op_Read.ap_fifo.volatile.i12P(i12* %inp2_img_V)" [LKof_hls_opt.cpp:507]   --->   Operation 117 'read' 'inp2_img_V_read' <Predicate = (!exitcond_flatten & or_cond_i)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%p_Result_s = call i24 @_ssdm_op_BitConcatenate.i24.i12.i12(i12 %inp1_img_V_read, i12 %inp2_img_V_read)" [LKof_hls_opt.cpp:507]   --->   Operation 118 'bitconcatenate' 'p_Result_s' <Predicate = (!exitcond_flatten & or_cond_i)> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_57_i = zext i16 %col_i_mid2 to i64" [LKof_hls_opt.cpp:509]   --->   Operation 119 'zext' 'tmp_57_i' <Predicate = (!exitcond_flatten & or_cond_i)> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%deriv_lines_buffer_V_8 = getelementptr [480 x i24]* @deriv_lines_buffer_V_4, i64 0, i64 %tmp_57_i" [LKof_hls_opt.cpp:509]   --->   Operation 120 'getelementptr' 'deriv_lines_buffer_V_8' <Predicate = (!exitcond_flatten & or_cond_i)> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (1.23ns)   --->   "store i24 %p_Result_s, i24* %deriv_lines_buffer_V_8, align 4" [LKof_hls_opt.cpp:509]   --->   Operation 121 'store' <Predicate = (!exitcond_flatten & or_cond_i)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 480> <RAM>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "store i24 %p_Result_s, i24* %deriv_window_23_V" [LKof_hls_opt.cpp:509]   --->   Operation 122 'store' <Predicate = (!exitcond_flatten & or_cond_i)> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "br label %.loopexit._crit_edge.i" [LKof_hls_opt.cpp:510]   --->   Operation 123 'br' <Predicate = (!exitcond_flatten & or_cond_i)> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%p_Result_0_2_i_i = call i12 @_ssdm_op_PartSelect.i12.i24.i32.i32(i24 %deriv_window_2_V_lo, i32 12, i32 23)" [LKof_hls_opt.cpp:442->LKof_hls_opt.cpp:527]   --->   Operation 124 'partselect' 'p_Result_0_2_i_i' <Predicate = (!exitcond_flatten & tmp_61_i)> <Delay = 0.00>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%tmp = call i12 @_ssdm_op_PartSelect.i12.i24.i32.i32(i24 %deriv_window_7_V_lo, i32 12, i32 23)"   --->   Operation 125 'partselect' 'tmp' <Predicate = (!exitcond_flatten & tmp_61_i)> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%p_shl10_i_i = call i15 @_ssdm_op_BitConcatenate.i15.i12.i3(i12 %tmp, i3 0)" [LKof_hls_opt.cpp:447->LKof_hls_opt.cpp:527]   --->   Operation 126 'bitconcatenate' 'p_shl10_i_i' <Predicate = (!exitcond_flatten & tmp_61_i)> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%p_shl10_i_cast_i = zext i15 %p_shl10_i_i to i16" [LKof_hls_opt.cpp:447->LKof_hls_opt.cpp:527]   --->   Operation 127 'zext' 'p_shl10_i_cast_i' <Predicate = (!exitcond_flatten & tmp_61_i)> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%p_Result_2_i_i = call i12 @_ssdm_op_PartSelect.i12.i24.i32.i32(i24 %deriv_window_10_V_l, i32 12, i32 23)" [LKof_hls_opt.cpp:442->LKof_hls_opt.cpp:527]   --->   Operation 128 'partselect' 'p_Result_2_i_i' <Predicate = (!exitcond_flatten & tmp_61_i)> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_s = call i12 @_ssdm_op_PartSelect.i12.i24.i32.i32(i24 %deriv_window_11_V_l, i32 12, i32 23)"   --->   Operation 129 'partselect' 'tmp_s' <Predicate = (!exitcond_flatten & tmp_61_i)> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%p_shl_i_i = call i15 @_ssdm_op_BitConcatenate.i15.i12.i3(i12 %tmp_s, i3 0)" [LKof_hls_opt.cpp:445->LKof_hls_opt.cpp:527]   --->   Operation 130 'bitconcatenate' 'p_shl_i_i' <Predicate = (!exitcond_flatten & tmp_61_i)> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%p_shl_i_cast_i = zext i15 %p_shl_i_i to i16" [LKof_hls_opt.cpp:445->LKof_hls_opt.cpp:527]   --->   Operation 131 'zext' 'p_shl_i_cast_i' <Predicate = (!exitcond_flatten & tmp_61_i)> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%p_Result_2_2_i_i = call i12 @_ssdm_op_PartSelect.i12.i24.i32.i32(i24 %deriv_window_12_V_l, i32 12, i32 23)" [LKof_hls_opt.cpp:442->LKof_hls_opt.cpp:527]   --->   Operation 132 'partselect' 'p_Result_2_2_i_i' <Predicate = (!exitcond_flatten & tmp_61_i)> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_49 = trunc i24 %deriv_window_12_V_l to i12" [LKof_hls_opt.cpp:443->LKof_hls_opt.cpp:527]   --->   Operation 133 'trunc' 'tmp_49' <Predicate = (!exitcond_flatten & tmp_61_i)> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_i_cast_i = zext i12 %p_Result_2_i_i to i16" [LKof_hls_opt.cpp:442->LKof_hls_opt.cpp:527]   --->   Operation 134 'zext' 'tmp_i_cast_i' <Predicate = (!exitcond_flatten & tmp_61_i)> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%lhs_V_2_2_i_i = zext i12 %tmp_49 to i13" [LKof_hls_opt.cpp:451->LKof_hls_opt.cpp:527]   --->   Operation 135 'zext' 'lhs_V_2_2_i_i' <Predicate = (!exitcond_flatten & tmp_61_i)> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%rhs_V_2_2_i_i = zext i12 %p_Result_2_2_i_i to i13" [LKof_hls_opt.cpp:451->LKof_hls_opt.cpp:527]   --->   Operation 136 'zext' 'rhs_V_2_2_i_i' <Predicate = (!exitcond_flatten & tmp_61_i)> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (0.80ns)   --->   "%filt_out_t_V = sub i13 %lhs_V_2_2_i_i, %rhs_V_2_2_i_i" [LKof_hls_opt.cpp:451->LKof_hls_opt.cpp:527]   --->   Operation 137 'sub' 'filt_out_t_V' <Predicate = (!exitcond_flatten & tmp_61_i)> <Delay = 0.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_45 = call i12 @_ssdm_op_PartSelect.i12.i24.i32.i32(i24 %deriv_window_13_V_1, i32 12, i32 23)"   --->   Operation 138 'partselect' 'tmp_45' <Predicate = (!exitcond_flatten & tmp_61_i)> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (0.84ns)   --->   "%tmp_24_i_i = sub i16 %tmp_i_cast_i, %p_shl_i_cast_i" [LKof_hls_opt.cpp:442->LKof_hls_opt.cpp:527]   --->   Operation 139 'sub' 'tmp_24_i_i' <Predicate = (!exitcond_flatten & tmp_61_i)> <Delay = 0.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_25_i_cast_i = zext i12 %p_Result_0_2_i_i to i16" [LKof_hls_opt.cpp:442->LKof_hls_opt.cpp:527]   --->   Operation 140 'zext' 'tmp_25_i_cast_i' <Predicate = (!exitcond_flatten & tmp_61_i)> <Delay = 0.00>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_50 = call i12 @_ssdm_op_PartSelect.i12.i24.i32.i32(i24 %deriv_window_17_V_l, i32 12, i32 23)"   --->   Operation 141 'partselect' 'tmp_50' <Predicate = (!exitcond_flatten & tmp_61_i)> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "%loc_mult_y_3_2_i_i = call i15 @_ssdm_op_BitConcatenate.i15.i12.i3(i12 %tmp_50, i3 0)" [LKof_hls_opt.cpp:447->LKof_hls_opt.cpp:527]   --->   Operation 142 'bitconcatenate' 'loc_mult_y_3_2_i_i' <Predicate = (!exitcond_flatten & tmp_61_i)> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_27_i_cast_i_cast = zext i15 %loc_mult_y_3_2_i_i to i16" [LKof_hls_opt.cpp:447->LKof_hls_opt.cpp:527]   --->   Operation 143 'zext' 'tmp_27_i_cast_i_cast' <Predicate = (!exitcond_flatten & tmp_61_i)> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (0.84ns)   --->   "%tmp_28_i_i = sub i16 %tmp_25_i_cast_i, %p_shl10_i_cast_i" [LKof_hls_opt.cpp:442->LKof_hls_opt.cpp:527]   --->   Operation 144 'sub' 'tmp_28_i_i' <Predicate = (!exitcond_flatten & tmp_61_i)> <Delay = 0.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_28_i_cast_i = sext i16 %tmp_28_i_i to i17" [LKof_hls_opt.cpp:442->LKof_hls_opt.cpp:527]   --->   Operation 145 'sext' 'tmp_28_i_cast_i' <Predicate = (!exitcond_flatten & tmp_61_i)> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "%p_Result_4_2_i_i = call i12 @_ssdm_op_PartSelect.i12.i24.i32.i32(i24 %deriv_window_22_V_l, i32 12, i32 23)" [LKof_hls_opt.cpp:442->LKof_hls_opt.cpp:527]   --->   Operation 146 'partselect' 'p_Result_4_2_i_i' <Predicate = (!exitcond_flatten & tmp_61_i)> <Delay = 0.00>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_81_4_2_i_cast_i = zext i12 %p_Result_4_2_i_i to i13" [LKof_hls_opt.cpp:447->LKof_hls_opt.cpp:527]   --->   Operation 147 'zext' 'tmp_81_4_2_i_cast_i' <Predicate = (!exitcond_flatten & tmp_61_i)> <Delay = 0.00>
ST_4 : Operation 148 [1/1] (0.80ns)   --->   "%loc_mult_y_4_2_i_i = sub i13 0, %tmp_81_4_2_i_cast_i" [LKof_hls_opt.cpp:447->LKof_hls_opt.cpp:527]   --->   Operation 148 'sub' 'loc_mult_y_4_2_i_i' <Predicate = (!exitcond_flatten & tmp_61_i)> <Delay = 0.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_32_i_cast_i_cast = sext i13 %loc_mult_y_4_2_i_i to i16" [LKof_hls_opt.cpp:456->LKof_hls_opt.cpp:527]   --->   Operation 149 'sext' 'tmp_32_i_cast_i_cast' <Predicate = (!exitcond_flatten & tmp_61_i)> <Delay = 0.00>
ST_4 : Operation 150 [1/1] (0.84ns)   --->   "%tmp2 = add i16 %tmp_32_i_cast_i_cast, %tmp_27_i_cast_i_cast" [LKof_hls_opt.cpp:457->LKof_hls_opt.cpp:527]   --->   Operation 150 'add' 'tmp2' <Predicate = (!exitcond_flatten & tmp_61_i)> <Delay = 0.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "%tmp2_cast = sext i16 %tmp2 to i17" [LKof_hls_opt.cpp:457->LKof_hls_opt.cpp:527]   --->   Operation 151 'sext' 'tmp2_cast' <Predicate = (!exitcond_flatten & tmp_61_i)> <Delay = 0.00>
ST_4 : Operation 152 [1/1] (0.85ns)   --->   "%accum_y_2_4_4_tr_i_i = add i17 %tmp_28_i_cast_i, %tmp2_cast" [LKof_hls_opt.cpp:457->LKof_hls_opt.cpp:527]   --->   Operation 152 'add' 'accum_y_2_4_4_tr_i_i' <Predicate = (!exitcond_flatten & tmp_61_i)> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_59 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %accum_y_2_4_4_tr_i_i, i32 16)" [LKof_hls_opt.cpp:457->LKof_hls_opt.cpp:527]   --->   Operation 153 'bitselect' 'tmp_59' <Predicate = (!exitcond_flatten & tmp_61_i)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.84>
ST_5 : Operation 154 [1/1] (0.00ns)   --->   "%deriv_window_13_V_l = load i24* %deriv_window_13_V" [LKof_hls_opt.cpp:442->LKof_hls_opt.cpp:527]   --->   Operation 154 'load' 'deriv_window_13_V_l' <Predicate = (!exitcond_flatten & tmp_61_i)> <Delay = 0.00>
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "%loc_mult_x_2_3_i_i = call i15 @_ssdm_op_BitConcatenate.i15.i12.i3(i12 %tmp_45, i3 0)" [LKof_hls_opt.cpp:445->LKof_hls_opt.cpp:527]   --->   Operation 155 'bitconcatenate' 'loc_mult_x_2_3_i_i' <Predicate = (!exitcond_flatten & tmp_61_i)> <Delay = 0.00>
ST_5 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_23_i_cast_i_cast = zext i15 %loc_mult_x_2_3_i_i to i16" [LKof_hls_opt.cpp:445->LKof_hls_opt.cpp:527]   --->   Operation 156 'zext' 'tmp_23_i_cast_i_cast' <Predicate = (!exitcond_flatten & tmp_61_i)> <Delay = 0.00>
ST_5 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_24_i_cast_i = sext i16 %tmp_24_i_i to i17" [LKof_hls_opt.cpp:442->LKof_hls_opt.cpp:527]   --->   Operation 157 'sext' 'tmp_24_i_cast_i' <Predicate = (!exitcond_flatten & tmp_61_i)> <Delay = 0.00>
ST_5 : Operation 158 [1/1] (0.00ns)   --->   "%p_Result_2_4_i_i = call i12 @_ssdm_op_PartSelect.i12.i24.i32.i32(i24 %deriv_window_13_V_l, i32 12, i32 23)" [LKof_hls_opt.cpp:442->LKof_hls_opt.cpp:527]   --->   Operation 158 'partselect' 'p_Result_2_4_i_i' <Predicate = (!exitcond_flatten & tmp_61_i)> <Delay = 0.00>
ST_5 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_81_2_4_i_cast_i = zext i12 %p_Result_2_4_i_i to i13" [LKof_hls_opt.cpp:445->LKof_hls_opt.cpp:527]   --->   Operation 159 'zext' 'tmp_81_2_4_i_cast_i' <Predicate = (!exitcond_flatten & tmp_61_i)> <Delay = 0.00>
ST_5 : Operation 160 [1/1] (0.80ns)   --->   "%loc_mult_x_2_4_i_i = sub i13 0, %tmp_81_2_4_i_cast_i" [LKof_hls_opt.cpp:445->LKof_hls_opt.cpp:527]   --->   Operation 160 'sub' 'loc_mult_x_2_4_i_i' <Predicate = (!exitcond_flatten & tmp_61_i)> <Delay = 0.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_30_i_cast_i_cast = sext i13 %loc_mult_x_2_4_i_i to i16" [LKof_hls_opt.cpp:456->LKof_hls_opt.cpp:527]   --->   Operation 161 'sext' 'tmp_30_i_cast_i_cast' <Predicate = (!exitcond_flatten & tmp_61_i)> <Delay = 0.00>
ST_5 : Operation 162 [1/1] (0.84ns)   --->   "%tmp1 = add i16 %tmp_30_i_cast_i_cast, %tmp_23_i_cast_i_cast" [LKof_hls_opt.cpp:456->LKof_hls_opt.cpp:527]   --->   Operation 162 'add' 'tmp1' <Predicate = (!exitcond_flatten & tmp_61_i)> <Delay = 0.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 163 [1/1] (0.00ns)   --->   "%tmp1_cast = sext i16 %tmp1 to i17" [LKof_hls_opt.cpp:456->LKof_hls_opt.cpp:527]   --->   Operation 163 'sext' 'tmp1_cast' <Predicate = (!exitcond_flatten & tmp_61_i)> <Delay = 0.00>
ST_5 : Operation 164 [1/1] (0.85ns)   --->   "%accum_x_2_4_4_tr_i_i = add i17 %tmp_24_i_cast_i, %tmp1_cast" [LKof_hls_opt.cpp:456->LKof_hls_opt.cpp:527]   --->   Operation 164 'add' 'accum_x_2_4_4_tr_i_i' <Predicate = (!exitcond_flatten & tmp_61_i)> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_52 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %accum_x_2_4_4_tr_i_i, i32 16)" [LKof_hls_opt.cpp:456->LKof_hls_opt.cpp:527]   --->   Operation 165 'bitselect' 'tmp_52' <Predicate = (!exitcond_flatten & tmp_61_i)> <Delay = 0.00>
ST_5 : Operation 166 [1/1] (0.00ns)   --->   "%sext_cast = sext i17 %accum_y_2_4_4_tr_i_i to i36" [LKof_hls_opt.cpp:457->LKof_hls_opt.cpp:527]   --->   Operation 166 'sext' 'sext_cast' <Predicate = (!exitcond_flatten & tmp_61_i)> <Delay = 0.00>
ST_5 : Operation 167 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul = mul i36 174763, %sext_cast" [LKof_hls_opt.cpp:457->LKof_hls_opt.cpp:527]   --->   Operation 167 'mul' 'mul' <Predicate = (!exitcond_flatten & tmp_61_i)> <Delay = 2.53> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_58 = trunc i36 %mul to i34" [LKof_hls_opt.cpp:457->LKof_hls_opt.cpp:527]   --->   Operation 168 'trunc' 'tmp_58' <Predicate = (!exitcond_flatten & tmp_61_i & tmp_59)> <Delay = 0.00>
ST_5 : Operation 169 [1/1] (1.02ns)   --->   "%neg_mul = sub i34 0, %tmp_58" [LKof_hls_opt.cpp:457->LKof_hls_opt.cpp:527]   --->   Operation 169 'sub' 'neg_mul' <Predicate = (!exitcond_flatten & tmp_61_i & tmp_59)> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_60 = call i13 @_ssdm_op_PartSelect.i13.i34.i32.i32(i34 %neg_mul, i32 21, i32 33)" [LKof_hls_opt.cpp:457->LKof_hls_opt.cpp:527]   --->   Operation 170 'partselect' 'tmp_60' <Predicate = (!exitcond_flatten & tmp_61_i & tmp_59)> <Delay = 0.00>
ST_5 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_61 = sext i13 %tmp_60 to i18" [LKof_hls_opt.cpp:457->LKof_hls_opt.cpp:527]   --->   Operation 171 'sext' 'tmp_61' <Predicate = (!exitcond_flatten & tmp_61_i & tmp_59)> <Delay = 0.00>
ST_5 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_62 = call i15 @_ssdm_op_PartSelect.i15.i36.i32.i32(i36 %mul, i32 21, i32 35)" [LKof_hls_opt.cpp:457->LKof_hls_opt.cpp:527]   --->   Operation 172 'partselect' 'tmp_62' <Predicate = (!exitcond_flatten & tmp_61_i & !tmp_59)> <Delay = 0.00>
ST_5 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_63 = sext i15 %tmp_62 to i18" [LKof_hls_opt.cpp:457->LKof_hls_opt.cpp:527]   --->   Operation 173 'sext' 'tmp_63' <Predicate = (!exitcond_flatten & tmp_61_i & !tmp_59)> <Delay = 0.00>
ST_5 : Operation 174 [1/1] (0.29ns)   --->   "%p_v1 = select i1 %tmp_59, i18 %tmp_61, i18 %tmp_63" [LKof_hls_opt.cpp:457->LKof_hls_opt.cpp:527]   --->   Operation 174 'select' 'p_v1' <Predicate = (!exitcond_flatten & tmp_61_i)> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_64 = trunc i18 %p_v1 to i13" [LKof_hls_opt.cpp:460->LKof_hls_opt.cpp:527]   --->   Operation 175 'trunc' 'tmp_64' <Predicate = (!exitcond_flatten & tmp_61_i & tmp_59)> <Delay = 0.00>
ST_5 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_66 = trunc i18 %p_v1 to i13" [LKof_hls_opt.cpp:460->LKof_hls_opt.cpp:527]   --->   Operation 176 'trunc' 'tmp_66' <Predicate = (!exitcond_flatten & tmp_61_i & !tmp_59)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.84>
ST_6 : Operation 177 [1/1] (0.00ns)   --->   "%sext2_cast = sext i17 %accum_x_2_4_4_tr_i_i to i36" [LKof_hls_opt.cpp:456->LKof_hls_opt.cpp:527]   --->   Operation 177 'sext' 'sext2_cast' <Predicate = (!exitcond_flatten & tmp_61_i)> <Delay = 0.00>
ST_6 : Operation 178 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul3 = mul i36 174763, %sext2_cast" [LKof_hls_opt.cpp:456->LKof_hls_opt.cpp:527]   --->   Operation 178 'mul' 'mul3' <Predicate = (!exitcond_flatten & tmp_61_i)> <Delay = 2.53> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_51 = trunc i36 %mul3 to i34" [LKof_hls_opt.cpp:456->LKof_hls_opt.cpp:527]   --->   Operation 179 'trunc' 'tmp_51' <Predicate = (!exitcond_flatten & tmp_61_i & tmp_52)> <Delay = 0.00>
ST_6 : Operation 180 [1/1] (1.02ns)   --->   "%neg_mul4 = sub i34 0, %tmp_51" [LKof_hls_opt.cpp:456->LKof_hls_opt.cpp:527]   --->   Operation 180 'sub' 'neg_mul4' <Predicate = (!exitcond_flatten & tmp_61_i & tmp_52)> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_53 = call i13 @_ssdm_op_PartSelect.i13.i34.i32.i32(i34 %neg_mul4, i32 21, i32 33)" [LKof_hls_opt.cpp:456->LKof_hls_opt.cpp:527]   --->   Operation 181 'partselect' 'tmp_53' <Predicate = (!exitcond_flatten & tmp_61_i & tmp_52)> <Delay = 0.00>
ST_6 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_54 = sext i13 %tmp_53 to i18" [LKof_hls_opt.cpp:456->LKof_hls_opt.cpp:527]   --->   Operation 182 'sext' 'tmp_54' <Predicate = (!exitcond_flatten & tmp_61_i & tmp_52)> <Delay = 0.00>
ST_6 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_55 = call i15 @_ssdm_op_PartSelect.i15.i36.i32.i32(i36 %mul3, i32 21, i32 35)" [LKof_hls_opt.cpp:456->LKof_hls_opt.cpp:527]   --->   Operation 183 'partselect' 'tmp_55' <Predicate = (!exitcond_flatten & tmp_61_i & !tmp_52)> <Delay = 0.00>
ST_6 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_56 = sext i15 %tmp_55 to i18" [LKof_hls_opt.cpp:456->LKof_hls_opt.cpp:527]   --->   Operation 184 'sext' 'tmp_56' <Predicate = (!exitcond_flatten & tmp_61_i & !tmp_52)> <Delay = 0.00>
ST_6 : Operation 185 [1/1] (0.29ns)   --->   "%p_v = select i1 %tmp_52, i18 %tmp_54, i18 %tmp_56" [LKof_hls_opt.cpp:456->LKof_hls_opt.cpp:527]   --->   Operation 185 'select' 'p_v' <Predicate = (!exitcond_flatten & tmp_61_i)> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_57 = trunc i18 %p_v to i13" [LKof_hls_opt.cpp:459->LKof_hls_opt.cpp:527]   --->   Operation 186 'trunc' 'tmp_57' <Predicate = (!exitcond_flatten & tmp_61_i & tmp_52)> <Delay = 0.00>
ST_6 : Operation 187 [1/1] (0.82ns)   --->   "%neg_ti = sub i13 0, %tmp_64" [LKof_hls_opt.cpp:460->LKof_hls_opt.cpp:527]   --->   Operation 187 'sub' 'neg_ti' <Predicate = (!exitcond_flatten & tmp_61_i & tmp_59)> <Delay = 0.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_65 = trunc i18 %p_v to i13" [LKof_hls_opt.cpp:459->LKof_hls_opt.cpp:527]   --->   Operation 188 'trunc' 'tmp_65' <Predicate = (!exitcond_flatten & tmp_61_i & !tmp_52)> <Delay = 0.00>
ST_6 : Operation 189 [1/1] (0.30ns)   --->   "%final_val_y_V = select i1 %tmp_59, i13 %neg_ti, i13 %tmp_66" [LKof_hls_opt.cpp:457->LKof_hls_opt.cpp:527]   --->   Operation 189 'select' 'final_val_y_V' <Predicate = (!exitcond_flatten & tmp_61_i)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.61>
ST_7 : Operation 190 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @L1_L2_str)"   --->   Operation 190 'specloopname' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 191 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 12544, i64 230400, i64 0)"   --->   Operation 191 'speclooptripcount' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 192 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str1) nounwind" [LKof_hls_opt.cpp:492]   --->   Operation 192 'specloopname' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 193 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind" [LKof_hls_opt.cpp:493]   --->   Operation 193 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 194 [1/1] (0.82ns)   --->   "%neg_ti9 = sub i13 0, %tmp_57" [LKof_hls_opt.cpp:459->LKof_hls_opt.cpp:527]   --->   Operation 194 'sub' 'neg_ti9' <Predicate = (!exitcond_flatten & tmp_61_i & tmp_52)> <Delay = 0.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 195 [1/1] (0.30ns)   --->   "%final_val_x_V = select i1 %tmp_52, i13 %neg_ti9, i13 %tmp_65" [LKof_hls_opt.cpp:456->LKof_hls_opt.cpp:527]   --->   Operation 195 'select' 'final_val_x_V' <Predicate = (!exitcond_flatten & tmp_61_i)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 196 [1/1] (0.65ns)   --->   "br label %3" [LKof_hls_opt.cpp:528]   --->   Operation 196 'br' <Predicate = (!exitcond_flatten & tmp_61_i)> <Delay = 0.65>
ST_7 : Operation 197 [1/1] (0.00ns)   --->   "%filt_out_t_V_2_i = phi i13 [ %filt_out_t_V, %2 ], [ 0, %.loopexit._crit_edge.i ]"   --->   Operation 197 'phi' 'filt_out_t_V_2_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 198 [1/1] (0.00ns)   --->   "%filt_out_y_V_2_i = phi i13 [ %final_val_y_V, %2 ], [ 0, %.loopexit._crit_edge.i ]"   --->   Operation 198 'phi' 'filt_out_y_V_2_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 199 [1/1] (0.00ns)   --->   "%filt_out_x_V_2_i = phi i13 [ %final_val_x_V, %2 ], [ 0, %.loopexit._crit_edge.i ]"   --->   Operation 199 'phi' 'filt_out_x_V_2_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 200 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i13P(i13* %out_Ix_img_V, i13 %filt_out_x_V_2_i)" [LKof_hls_opt.cpp:538]   --->   Operation 200 'write' <Predicate = (tmp_59_i)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_7 : Operation 201 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i13P(i13* %out_Iy_img_V, i13 %filt_out_y_V_2_i)" [LKof_hls_opt.cpp:539]   --->   Operation 201 'write' <Predicate = (tmp_59_i)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_7 : Operation 202 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i13P(i13* %out_It_img_V, i13 %filt_out_t_V_2_i)" [LKof_hls_opt.cpp:540]   --->   Operation 202 'write' <Predicate = (tmp_59_i)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_7 : Operation 203 [1/1] (0.00ns)   --->   "br label %._crit_edge116.i" [LKof_hls_opt.cpp:541]   --->   Operation 203 'br' <Predicate = (tmp_59_i)> <Delay = 0.00>

State 8 <SV = 4> <Delay = 0.00>
ST_8 : Operation 204 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 204 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 3.68ns
The critical path consists of the following:
	fifo read on port 'height' [33]  (1.84 ns)
	fifo write on port 'height_out' [36]  (1.84 ns)

 <State 2>: 3.39ns
The critical path consists of the following:
	'add' operation ('tmp_45_i', LKof_hls_opt.cpp:491) [42]  (0.853 ns)
	'mul' operation of DSP[45] ('bound', LKof_hls_opt.cpp:491) [45]  (2.53 ns)

 <State 3>: 3.78ns
The critical path consists of the following:
	'phi' operation ('col') with incoming values : ('col', LKof_hls_opt.cpp:491) [50]  (0 ns)
	'icmp' operation ('tmp_52_i', LKof_hls_opt.cpp:491) [65]  (1.1 ns)
	'select' operation ('col_i_mid2', LKof_hls_opt.cpp:491) [79]  (0.357 ns)
	'icmp' operation ('tmp_53_i', LKof_hls_opt.cpp:497) [93]  (1.1 ns)
	'and' operation ('or_cond_i', LKof_hls_opt.cpp:504) [114]  (0.287 ns)
	'and' operation ('tmp_61_i', LKof_hls_opt.cpp:525) [129]  (0.287 ns)
	multiplexor before 'phi' operation ('filt_out_t.V') with incoming values : ('filt_out_t.V', LKof_hls_opt.cpp:451->LKof_hls_opt.cpp:527) [202]  (0.656 ns)

 <State 4>: 3.08ns
The critical path consists of the following:
	fifo read on port 'inp1_img_V' (LKof_hls_opt.cpp:506) [117]  (1.84 ns)
	'store' operation (LKof_hls_opt.cpp:509) of variable '__Result__', LKof_hls_opt.cpp:507 on array 'deriv_lines_buffer_V_4' [122]  (1.24 ns)

 <State 5>: 3.85ns
The critical path consists of the following:
	'mul' operation of DSP[185] ('mul', LKof_hls_opt.cpp:457->LKof_hls_opt.cpp:527) [185]  (2.53 ns)
	'sub' operation ('neg_mul', LKof_hls_opt.cpp:457->LKof_hls_opt.cpp:527) [187]  (1.02 ns)
	'select' operation ('p_v1', LKof_hls_opt.cpp:457->LKof_hls_opt.cpp:527) [193]  (0.294 ns)

 <State 6>: 3.85ns
The critical path consists of the following:
	'mul' operation of DSP[170] ('mul3', LKof_hls_opt.cpp:456->LKof_hls_opt.cpp:527) [170]  (2.53 ns)
	'sub' operation ('neg_mul4', LKof_hls_opt.cpp:456->LKof_hls_opt.cpp:527) [172]  (1.02 ns)
	'select' operation ('p_v', LKof_hls_opt.cpp:456->LKof_hls_opt.cpp:527) [178]  (0.294 ns)

 <State 7>: 3.62ns
The critical path consists of the following:
	'sub' operation ('neg_ti9', LKof_hls_opt.cpp:459->LKof_hls_opt.cpp:527) [180]  (0.82 ns)
	'select' operation ('final_val_x.V', LKof_hls_opt.cpp:456->LKof_hls_opt.cpp:527) [197]  (0.303 ns)
	multiplexor before 'phi' operation ('final_val_x.V') with incoming values : ('final_val_x.V', LKof_hls_opt.cpp:456->LKof_hls_opt.cpp:527) [204]  (0.656 ns)
	'phi' operation ('final_val_x.V') with incoming values : ('final_val_x.V', LKof_hls_opt.cpp:456->LKof_hls_opt.cpp:527) [204]  (0 ns)
	fifo write on port 'out_Ix_img_V' (LKof_hls_opt.cpp:538) [207]  (1.84 ns)

 <State 8>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
