// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.


// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

//
// This file contains Fast Corner delays for the design using part EP4CE115F29C7,
// with speed grade M, core voltage 1.2VmV, and temperature 0 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (SystemVerilog) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "Typhoon")
  (DATE "11/05/2018 18:34:53")
  (VENDOR "Altera")
  (PROGRAM "Quartus Prime")
  (VERSION "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_DQ\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1325:1325:1325) (1527:1527:1527))
        (PORT oe (1545:1545:1545) (1766:1766:1766))
        (IOPATH i o (1642:1642:1642) (1645:1645:1645))
        (IOPATH oe o (1647:1647:1647) (1633:1633:1633))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_DQ\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1587:1587:1587) (1795:1795:1795))
        (PORT oe (1228:1228:1228) (1418:1418:1418))
        (IOPATH i o (1622:1622:1622) (1625:1625:1625))
        (IOPATH oe o (1647:1647:1647) (1633:1633:1633))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_DQ\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1657:1657:1657) (1874:1874:1874))
        (PORT oe (1124:1124:1124) (1302:1302:1302))
        (IOPATH i o (1642:1642:1642) (1645:1645:1645))
        (IOPATH oe o (1647:1647:1647) (1633:1633:1633))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_DQ\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1299:1299:1299) (1489:1489:1489))
        (PORT oe (1124:1124:1124) (1302:1302:1302))
        (IOPATH i o (1642:1642:1642) (1645:1645:1645))
        (IOPATH oe o (1647:1647:1647) (1633:1633:1633))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_DQ\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1450:1450:1450) (1642:1642:1642))
        (PORT oe (1548:1548:1548) (1768:1768:1768))
        (IOPATH i o (1622:1622:1622) (1625:1625:1625))
        (IOPATH oe o (1647:1647:1647) (1633:1633:1633))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_DQ\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1401:1401:1401) (1605:1605:1605))
        (PORT oe (1311:1311:1311) (1520:1520:1520))
        (IOPATH i o (1632:1632:1632) (1635:1635:1635))
        (IOPATH oe o (1647:1647:1647) (1633:1633:1633))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_DQ\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1403:1403:1403) (1599:1599:1599))
        (PORT oe (1311:1311:1311) (1520:1520:1520))
        (IOPATH i o (1632:1632:1632) (1635:1635:1635))
        (IOPATH oe o (1647:1647:1647) (1633:1633:1633))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_DQ\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1192:1192:1192) (1355:1355:1355))
        (PORT oe (1303:1303:1303) (1512:1512:1512))
        (IOPATH i o (1622:1622:1622) (1625:1625:1625))
        (IOPATH oe o (1647:1647:1647) (1633:1633:1633))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_DQ\[8\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1451:1451:1451) (1640:1640:1640))
        (PORT oe (1624:1624:1624) (1888:1888:1888))
        (IOPATH i o (1659:1659:1659) (1684:1684:1684))
        (IOPATH oe o (1654:1654:1654) (1653:1653:1653))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_DQ\[9\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1276:1276:1276) (1458:1458:1458))
        (PORT oe (1385:1385:1385) (1622:1622:1622))
        (IOPATH i o (1639:1639:1639) (1664:1664:1664))
        (IOPATH oe o (1654:1654:1654) (1653:1653:1653))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_DQ\[10\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (621:621:621) (722:722:722))
        (PORT oe (1789:1789:1789) (2063:2063:2063))
        (IOPATH i o (1649:1649:1649) (1674:1674:1674))
        (IOPATH oe o (1654:1654:1654) (1653:1653:1653))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_DQ\[11\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1069:1069:1069) (1244:1244:1244))
        (PORT oe (1301:1301:1301) (1512:1512:1512))
        (IOPATH i o (1649:1649:1649) (1674:1674:1674))
        (IOPATH oe o (1654:1654:1654) (1653:1653:1653))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_DQ\[12\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1475:1475:1475) (1674:1674:1674))
        (PORT oe (1348:1348:1348) (1550:1550:1550))
        (IOPATH i o (1629:1629:1629) (1654:1654:1654))
        (IOPATH oe o (1654:1654:1654) (1653:1653:1653))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_DQ\[13\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1123:1123:1123) (1277:1277:1277))
        (PORT oe (1427:1427:1427) (1635:1635:1635))
        (IOPATH i o (1632:1632:1632) (1635:1635:1635))
        (IOPATH oe o (1647:1647:1647) (1633:1633:1633))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_DQ\[14\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1656:1656:1656) (1889:1889:1889))
        (PORT oe (1548:1548:1548) (1768:1768:1768))
        (IOPATH i o (1622:1622:1622) (1625:1625:1625))
        (IOPATH oe o (1647:1647:1647) (1633:1633:1633))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_DQ\[15\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1319:1319:1319) (1510:1510:1510))
        (PORT oe (1427:1427:1427) (1635:1635:1635))
        (IOPATH i o (1632:1632:1632) (1635:1635:1635))
        (IOPATH oe o (1647:1647:1647) (1633:1633:1633))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_ADDR\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1078:1078:1078) (1249:1249:1249))
        (IOPATH i o (1592:1592:1592) (1595:1595:1595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_ADDR\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1661:1661:1661) (1899:1899:1899))
        (IOPATH i o (1582:1582:1582) (1585:1585:1585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_ADDR\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1367:1367:1367) (1580:1580:1580))
        (IOPATH i o (1622:1622:1622) (1625:1625:1625))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_ADDR\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1477:1477:1477) (1733:1733:1733))
        (IOPATH i o (1582:1582:1582) (1585:1585:1585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_ADDR\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1810:1810:1810) (2092:2092:2092))
        (IOPATH i o (1599:1599:1599) (1624:1624:1624))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_ADDR\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1550:1550:1550) (1757:1757:1757))
        (IOPATH i o (1602:1602:1602) (1605:1605:1605))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_ADDR\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2054:2054:2054) (2388:2388:2388))
        (IOPATH i o (1599:1599:1599) (1624:1624:1624))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_ADDR\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2078:2078:2078) (2380:2380:2380))
        (IOPATH i o (1609:1609:1609) (1634:1634:1634))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_ADDR\[8\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1655:1655:1655) (1915:1915:1915))
        (IOPATH i o (1612:1612:1612) (1615:1615:1615))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_ADDR\[9\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1635:1635:1635) (1898:1898:1898))
        (IOPATH i o (2446:2446:2446) (2507:2507:2507))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_ADDR\[10\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1576:1576:1576) (1822:1822:1822))
        (IOPATH i o (1639:1639:1639) (1664:1664:1664))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_ADDR\[11\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1181:1181:1181) (1344:1344:1344))
        (IOPATH i o (1639:1639:1639) (1664:1664:1664))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_ADDR\[12\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1766:1766:1766) (2000:2000:2000))
        (IOPATH i o (2486:2486:2486) (2547:2547:2547))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_ADDR\[13\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1446:1446:1446) (1636:1636:1636))
        (IOPATH i o (1639:1639:1639) (1664:1664:1664))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_ADDR\[14\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1139:1139:1139) (1278:1278:1278))
        (IOPATH i o (1619:1619:1619) (1644:1644:1644))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_ADDR\[15\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1146:1146:1146) (1309:1309:1309))
        (IOPATH i o (2495:2495:2495) (2554:2554:2554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_ADDR\[16\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1029:1029:1029) (1168:1168:1168))
        (IOPATH i o (1612:1612:1612) (1615:1615:1615))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_ADDR\[17\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1288:1288:1288) (1500:1500:1500))
        (IOPATH i o (1572:1572:1572) (1575:1575:1575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_ADDR\[18\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1502:1502:1502) (1733:1733:1733))
        (IOPATH i o (1572:1572:1572) (1575:1575:1575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_ADDR\[19\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (920:920:920) (1073:1073:1073))
        (IOPATH i o (2446:2446:2446) (2507:2507:2507))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_OE_N\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1854:1854:1854) (2102:2102:2102))
        (IOPATH i o (1602:1602:1602) (1605:1605:1605))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_WE_N\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1288:1288:1288) (1495:1495:1495))
        (IOPATH i o (1612:1612:1612) (1615:1615:1615))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SRAM_CLK\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (358:358:358) (738:738:738))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE SRAM_CLK\~inputclkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (99:99:99) (85:85:85))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity3a\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (200:200:200) (251:251:251))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (221:221:221) (279:279:279))
        (PORT datad (215:215:215) (267:267:267))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (194:194:194) (243:243:243))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a0)
    (DELAY
      (ABSOLUTE
        (PORT clk (1117:1117:1117) (1127:1127:1127))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (643:643:643) (699:699:699))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1117:1117:1117) (1127:1127:1127))
        (PORT asdata (507:507:507) (563:563:563))
        (PORT ena (643:643:643) (699:699:699))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (208:208:208) (263:263:263))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1117:1117:1117) (1127:1127:1127))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (643:643:643) (699:699:699))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1117:1117:1117) (1127:1127:1127))
        (PORT asdata (380:380:380) (429:429:429))
        (PORT ena (643:643:643) (699:699:699))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (134:134:134) (186:186:186))
        (PORT datab (132:132:132) (180:180:180))
        (PORT datad (190:190:190) (222:222:222))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (180:180:180) (218:218:218))
        (PORT datab (222:222:222) (284:284:284))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (189:189:189) (220:220:220))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_aeb)
    (DELAY
      (ABSOLUTE
        (PORT clk (1117:1117:1117) (1127:1127:1127))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|lastRoundRobin\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1333:1333:1333))
        (PORT asdata (742:742:742) (857:857:857))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|lastRoundRobin\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1333:1333:1333))
        (PORT asdata (703:703:703) (804:804:804))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|FIFOread\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (187:187:187) (235:235:235))
        (PORT datad (452:452:452) (531:531:531))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|FIFOread\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (589:589:589) (707:707:707))
        (PORT datab (536:536:536) (644:644:644))
        (PORT datad (167:167:167) (195:195:195))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|FIFOread\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (368:368:368) (436:436:436))
        (PORT datab (538:538:538) (646:646:646))
        (PORT datac (564:564:564) (681:681:681))
        (PORT datad (374:374:374) (439:439:439))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|FIFOread\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (139:139:139))
        (PORT datab (391:391:391) (463:463:463))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|FIFOread\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1333:1333:1333))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (132:132:132) (175:175:175))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a0)
    (DELAY
      (ABSOLUTE
        (PORT clk (1117:1117:1117) (1127:1127:1127))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (528:528:528) (568:568:568))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (147:147:147) (204:204:204))
        (PORT datab (211:211:211) (251:251:251))
        (PORT datad (215:215:215) (266:266:266))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (191:191:191) (188:188:188))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1117:1117:1117) (1127:1127:1127))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (164:164:164) (222:222:222))
        (PORT datab (155:155:155) (208:208:208))
        (PORT datac (133:133:133) (177:177:177))
        (PORT datad (143:143:143) (187:187:187))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity3a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1117:1117:1117) (1127:1127:1127))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (528:528:528) (568:568:568))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (147:147:147) (205:205:205))
        (PORT datab (157:157:157) (211:211:211))
        (PORT datac (139:139:139) (186:186:186))
        (PORT datad (196:196:196) (227:227:227))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (169:169:169) (229:229:229))
        (PORT datad (97:97:97) (116:116:116))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a4)
    (DELAY
      (ABSOLUTE
        (PORT clk (1117:1117:1117) (1127:1127:1127))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity3a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1117:1117:1117) (1127:1127:1127))
        (PORT asdata (392:392:392) (443:443:443))
        (PORT ena (528:528:528) (568:568:568))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (184:184:184))
        (PORT datac (117:117:117) (158:158:158))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|parity2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1117:1117:1117) (1127:1127:1127))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (528:528:528) (568:568:568))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (205:205:205))
        (PORT datab (157:157:157) (211:211:211))
        (PORT datac (140:140:140) (187:187:187))
        (PORT datad (195:195:195) (226:226:226))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a2\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1117:1117:1117) (1127:1127:1127))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (161:161:161) (220:220:220))
        (PORT datad (94:94:94) (113:113:113))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a3)
    (DELAY
      (ABSOLUTE
        (PORT clk (1117:1117:1117) (1127:1127:1127))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1115:1115:1115) (1125:1125:1125))
        (PORT asdata (396:396:396) (449:449:449))
        (PORT ena (514:514:514) (551:551:551))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1115:1115:1115) (1125:1125:1125))
        (PORT asdata (399:399:399) (455:455:455))
        (PORT ena (514:514:514) (551:551:551))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (184:184:184))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (138:138:138))
        (PORT datab (243:243:243) (304:304:304))
        (PORT datac (218:218:218) (273:273:273))
        (PORT datad (182:182:182) (209:209:209))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_aeb)
    (DELAY
      (ABSOLUTE
        (PORT clk (1115:1115:1115) (1125:1125:1125))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1117:1117:1117) (1127:1127:1127))
        (PORT asdata (380:380:380) (425:425:425))
        (PORT ena (528:528:528) (568:568:568))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (212:212:212) (264:264:264))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1117:1117:1117) (1127:1127:1127))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (528:528:528) (568:568:568))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (153:153:153) (203:203:203))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1117:1117:1117) (1127:1127:1127))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (528:528:528) (568:568:568))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (292:292:292))
        (PORT datab (156:156:156) (210:210:210))
        (PORT datac (150:150:150) (200:200:200))
        (PORT datad (197:197:197) (228:228:228))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (132:132:132) (181:181:181))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (196:196:196) (227:227:227))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_aeb)
    (DELAY
      (ABSOLUTE
        (PORT clk (1117:1117:1117) (1127:1127:1127))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|valid_rdreq\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (382:382:382) (465:465:465))
        (PORT datab (130:130:130) (179:179:179))
        (PORT datad (199:199:199) (250:250:250))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE BOARD_CLK\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (358:358:358) (738:738:738))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE BOARD_CLK\~inputclkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (99:99:99) (85:85:85))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a0\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datad (217:217:217) (268:268:268))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|ram_address_b\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (151:151:151) (206:206:206))
        (PORT datad (129:129:129) (166:166:166))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (959:959:959) (1101:1101:1101))
        (PORT d[1] (959:959:959) (1101:1101:1101))
        (PORT d[2] (959:959:959) (1101:1101:1101))
        (PORT d[3] (959:959:959) (1101:1101:1101))
        (PORT d[4] (484:484:484) (566:566:566))
        (PORT d[5] (484:484:484) (566:566:566))
        (PORT d[6] (484:484:484) (566:566:566))
        (PORT d[7] (484:484:484) (566:566:566))
        (PORT d[8] (959:959:959) (1101:1101:1101))
        (PORT d[9] (959:959:959) (1101:1101:1101))
        (PORT d[10] (959:959:959) (1101:1101:1101))
        (PORT d[11] (959:959:959) (1101:1101:1101))
        (PORT d[12] (484:484:484) (566:566:566))
        (PORT d[13] (484:484:484) (566:566:566))
        (PORT d[14] (484:484:484) (566:566:566))
        (PORT d[15] (484:484:484) (566:566:566))
        (PORT d[16] (959:959:959) (1101:1101:1101))
        (PORT d[17] (484:484:484) (566:566:566))
        (PORT d[18] (959:959:959) (1101:1101:1101))
        (PORT d[19] (959:959:959) (1101:1101:1101))
        (PORT d[20] (959:959:959) (1101:1101:1101))
        (PORT clk (1315:1315:1315) (1338:1338:1338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (818:818:818) (937:937:937))
        (PORT d[1] (818:818:818) (937:937:937))
        (PORT d[2] (818:818:818) (937:937:937))
        (PORT d[3] (818:818:818) (937:937:937))
        (PORT clk (1313:1313:1313) (1336:1336:1336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1338:1338:1338))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1339:1339:1339))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (358:358:358) (407:407:407))
        (PORT d[1] (414:414:414) (487:487:487))
        (PORT d[2] (715:715:715) (828:828:828))
        (PORT d[3] (353:353:353) (404:404:404))
        (PORT clk (1271:1271:1271) (1296:1296:1296))
        (PORT stall (584:584:584) (575:575:575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1271:1271:1271) (1296:1296:1296))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1272:1272:1272) (1297:1297:1297))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1272:1272:1272) (1297:1297:1297))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1272:1272:1272) (1297:1297:1297))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1270:1270:1270) (1295:1295:1295))
        (PORT ena (719:719:719) (745:745:745))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (SETUP ena (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
      (HOLD ena (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|FIFOread\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (377:377:377))
        (PORT datab (535:535:535) (642:642:642))
        (PORT datac (565:565:565) (682:682:682))
        (PORT datad (168:168:168) (196:196:196))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|FIFOread\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (369:369:369) (438:438:438))
        (PORT datab (540:540:540) (649:649:649))
        (PORT datac (563:563:563) (679:679:679))
        (PORT datad (373:373:373) (438:438:438))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|FIFOread\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (193:193:193) (231:231:231))
        (PORT datab (394:394:394) (467:467:467))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|FIFOread\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1333:1333:1333))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (130:130:130) (172:172:172))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a0)
    (DELAY
      (ABSOLUTE
        (PORT clk (1137:1137:1137) (1147:1147:1147))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (675:675:675) (729:729:729))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (155:155:155) (210:210:210))
        (PORT datab (239:239:239) (295:295:295))
        (PORT datac (346:346:346) (393:393:393))
        (PORT datad (130:130:130) (172:172:172))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a2\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (92:92:92) (111:111:111))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1137:1137:1137) (1147:1147:1147))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (152:152:152) (207:207:207))
        (PORT datab (242:242:242) (298:298:298))
        (PORT datac (350:350:350) (397:397:397))
        (PORT datad (131:131:131) (174:174:174))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (167:167:167) (223:223:223))
        (PORT datad (96:96:96) (116:116:116))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a3)
    (DELAY
      (ABSOLUTE
        (PORT clk (1137:1137:1137) (1147:1147:1147))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (168:168:168) (224:224:224))
        (PORT datab (143:143:143) (196:196:196))
        (PORT datac (141:141:141) (181:181:181))
        (PORT datad (141:141:141) (184:184:184))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity3a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1137:1137:1137) (1147:1147:1147))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (675:675:675) (729:729:729))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (166:166:166) (222:222:222))
        (PORT datad (95:95:95) (115:115:115))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a4)
    (DELAY
      (ABSOLUTE
        (PORT clk (1137:1137:1137) (1147:1147:1147))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity3a\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (132:132:132) (180:180:180))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity3a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1137:1137:1137) (1147:1147:1147))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (675:675:675) (729:729:729))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (117:117:117) (158:158:158))
        (PORT datad (119:119:119) (157:157:157))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|parity2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1137:1137:1137) (1147:1147:1147))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (675:675:675) (729:729:729))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (364:364:364) (420:420:420))
        (PORT datab (144:144:144) (197:197:197))
        (PORT datad (227:227:227) (274:274:274))
        (IOPATH dataa combout (192:192:192) (184:184:184))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1137:1137:1137) (1147:1147:1147))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1133:1133:1133))
        (PORT asdata (543:543:543) (618:618:618))
        (PORT ena (514:514:514) (553:553:553))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (384:384:384) (458:458:458))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1133:1133:1133))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (514:514:514) (553:553:553))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1133:1133:1133))
        (PORT asdata (548:548:548) (610:610:610))
        (PORT ena (514:514:514) (553:553:553))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1137:1137:1137) (1147:1147:1147))
        (PORT asdata (309:309:309) (354:354:354))
        (PORT ena (675:675:675) (729:729:729))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (130:130:130) (173:173:173))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1137:1137:1137) (1147:1147:1147))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (675:675:675) (729:729:729))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (140:140:140))
        (PORT datab (146:146:146) (200:200:200))
        (PORT datac (131:131:131) (179:179:179))
        (PORT datad (343:343:343) (387:387:387))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_aeb)
    (DELAY
      (ABSOLUTE
        (PORT clk (1137:1137:1137) (1147:1147:1147))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (394:394:394) (483:483:483))
        (PORT datab (137:137:137) (187:187:187))
        (PORT datad (352:352:352) (425:425:425))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (305:305:305) (350:350:350))
        (PORT datab (402:402:402) (484:484:484))
        (PORT datac (370:370:370) (435:435:435))
        (PORT datad (363:363:363) (431:431:431))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (183:183:183))
        (PORT datab (131:131:131) (180:180:180))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_aeb)
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1133:1133:1133))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|valid_rdreq\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (393:393:393) (481:481:481))
        (PORT datab (136:136:136) (186:186:186))
        (PORT datad (351:351:351) (424:424:424))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a0\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datad (225:225:225) (272:272:272))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|ram_address_b\[3\])
    (DELAY
      (ABSOLUTE
        (PORT datac (131:131:131) (178:178:178))
        (PORT datad (132:132:132) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (508:508:508) (592:592:592))
        (PORT d[1] (508:508:508) (592:592:592))
        (PORT d[2] (508:508:508) (592:592:592))
        (PORT d[3] (508:508:508) (592:592:592))
        (PORT d[4] (485:485:485) (567:567:567))
        (PORT d[5] (485:485:485) (567:567:567))
        (PORT d[6] (485:485:485) (567:567:567))
        (PORT d[7] (485:485:485) (567:567:567))
        (PORT d[8] (508:508:508) (592:592:592))
        (PORT d[9] (508:508:508) (592:592:592))
        (PORT d[10] (508:508:508) (592:592:592))
        (PORT d[11] (508:508:508) (592:592:592))
        (PORT d[12] (485:485:485) (567:567:567))
        (PORT d[13] (485:485:485) (567:567:567))
        (PORT d[14] (485:485:485) (567:567:567))
        (PORT d[15] (485:485:485) (567:567:567))
        (PORT d[16] (508:508:508) (592:592:592))
        (PORT d[17] (485:485:485) (567:567:567))
        (PORT d[18] (508:508:508) (592:592:592))
        (PORT d[19] (508:508:508) (592:592:592))
        (PORT d[20] (508:508:508) (592:592:592))
        (PORT clk (1321:1321:1321) (1344:1344:1344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (802:802:802) (927:927:927))
        (PORT d[1] (802:802:802) (927:927:927))
        (PORT d[2] (802:802:802) (927:927:927))
        (PORT d[3] (802:802:802) (927:927:927))
        (PORT clk (1319:1319:1319) (1342:1342:1342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1344:1344:1344))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1345:1345:1345))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (207:207:207) (241:241:241))
        (PORT d[1] (677:677:677) (779:779:779))
        (PORT d[2] (400:400:400) (471:471:471))
        (PORT d[3] (207:207:207) (243:243:243))
        (PORT clk (1277:1277:1277) (1302:1302:1302))
        (PORT stall (599:599:599) (584:584:584))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1277:1277:1277) (1302:1302:1302))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1303:1303:1303))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1303:1303:1303))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1303:1303:1303))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1276:1276:1276) (1301:1301:1301))
        (PORT ena (554:554:554) (564:564:564))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (SETUP ena (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
      (HOLD ena (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity3a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1134:1134:1134))
        (PORT asdata (411:411:411) (463:463:463))
        (PORT ena (470:470:470) (515:515:515))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (300:300:300))
        (PORT datab (210:210:210) (272:272:272))
        (PORT datac (136:136:136) (174:174:174))
        (PORT datad (151:151:151) (196:196:196))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a3\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (155:155:155) (208:208:208))
        (PORT datad (96:96:96) (116:116:116))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a3)
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1134:1134:1134))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (234:234:234) (299:299:299))
        (PORT datab (152:152:152) (205:205:205))
        (PORT datac (211:211:211) (260:260:260))
        (PORT datad (151:151:151) (196:196:196))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity3a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1134:1134:1134))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (470:470:470) (515:515:515))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|parity2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1134:1134:1134))
        (PORT asdata (268:268:268) (289:289:289))
        (PORT ena (470:470:470) (515:515:515))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (211:211:211) (273:273:273))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a0)
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1134:1134:1134))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (470:470:470) (515:515:515))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (145:145:145) (188:188:188))
        (PORT datab (165:165:165) (220:220:220))
        (PORT datad (312:312:312) (375:375:375))
        (IOPATH dataa combout (192:192:192) (184:184:184))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1134:1134:1134))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (152:152:152) (197:197:197))
        (PORT datab (149:149:149) (200:200:200))
        (PORT datad (150:150:150) (195:195:195))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a2\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1134:1134:1134))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a4\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (150:150:150) (203:203:203))
        (PORT datad (94:94:94) (113:113:113))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a4)
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1134:1134:1134))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1134:1134:1134))
        (PORT asdata (407:407:407) (458:458:458))
        (PORT ena (470:470:470) (515:515:515))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1134:1134:1134))
        (PORT asdata (385:385:385) (433:433:433))
        (PORT ena (470:470:470) (515:515:515))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (192:192:192) (238:238:238))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (193:193:193))
        (PORT datab (105:105:105) (135:135:135))
        (PORT datac (209:209:209) (258:258:258))
        (PORT datad (144:144:144) (181:181:181))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_aeb)
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1134:1134:1134))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1134:1134:1134))
        (PORT asdata (385:385:385) (432:432:432))
        (PORT ena (470:470:470) (515:515:515))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1134:1134:1134))
        (PORT asdata (397:397:397) (451:451:451))
        (PORT ena (470:470:470) (515:515:515))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (150:150:150) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1134:1134:1134))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (470:470:470) (515:515:515))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (188:188:188) (231:231:231))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (149:149:149) (194:194:194))
        (PORT datab (164:164:164) (220:220:220))
        (PORT datac (208:208:208) (257:257:257))
        (PORT datad (134:134:134) (174:174:174))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (201:201:201) (262:262:262))
        (PORT datab (106:106:106) (135:135:135))
        (PORT datac (131:131:131) (169:169:169))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_aeb)
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1134:1134:1134))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|FIFOread\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (380:380:380))
        (PORT datab (542:542:542) (651:651:651))
        (PORT datac (561:561:561) (677:677:677))
        (PORT datad (94:94:94) (113:113:113))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|FIFOread\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (366:366:366) (434:434:434))
        (PORT datab (535:535:535) (643:643:643))
        (PORT datac (565:565:565) (682:682:682))
        (PORT datad (375:375:375) (440:440:440))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|FIFOread\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (178:178:178) (215:215:215))
        (PORT datab (395:395:395) (468:468:468))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|FIFOread\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1333:1333:1333))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|valid_rdreq\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (182:182:182))
        (PORT datab (131:131:131) (179:179:179))
        (PORT datad (496:496:496) (575:575:575))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a0\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datac (581:581:581) (678:678:678))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|ram_address_b\[3\])
    (DELAY
      (ABSOLUTE
        (PORT datac (219:219:219) (267:267:267))
        (PORT datad (209:209:209) (256:256:256))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (947:947:947) (1080:1080:1080))
        (PORT d[1] (947:947:947) (1080:1080:1080))
        (PORT d[2] (947:947:947) (1080:1080:1080))
        (PORT d[3] (947:947:947) (1080:1080:1080))
        (PORT d[4] (460:460:460) (539:539:539))
        (PORT d[5] (460:460:460) (539:539:539))
        (PORT d[6] (460:460:460) (539:539:539))
        (PORT d[7] (460:460:460) (539:539:539))
        (PORT d[8] (947:947:947) (1080:1080:1080))
        (PORT d[9] (947:947:947) (1080:1080:1080))
        (PORT d[10] (947:947:947) (1080:1080:1080))
        (PORT d[11] (947:947:947) (1080:1080:1080))
        (PORT d[12] (460:460:460) (539:539:539))
        (PORT d[13] (460:460:460) (539:539:539))
        (PORT d[14] (460:460:460) (539:539:539))
        (PORT d[15] (460:460:460) (539:539:539))
        (PORT d[16] (947:947:947) (1080:1080:1080))
        (PORT d[17] (460:460:460) (539:539:539))
        (PORT d[18] (947:947:947) (1080:1080:1080))
        (PORT d[19] (947:947:947) (1080:1080:1080))
        (PORT d[20] (947:947:947) (1080:1080:1080))
        (PORT clk (1300:1300:1300) (1324:1324:1324))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (811:811:811) (930:930:930))
        (PORT d[1] (811:811:811) (930:930:930))
        (PORT d[2] (811:811:811) (930:930:930))
        (PORT d[3] (811:811:811) (930:930:930))
        (PORT clk (1298:1298:1298) (1322:1322:1322))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1324:1324:1324))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1325:1325:1325))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (209:209:209) (245:245:245))
        (PORT d[1] (399:399:399) (476:476:476))
        (PORT d[2] (403:403:403) (481:481:481))
        (PORT d[3] (486:486:486) (556:556:556))
        (PORT clk (1256:1256:1256) (1282:1282:1282))
        (PORT stall (578:578:578) (563:563:563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1256:1256:1256) (1282:1282:1282))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1257:1257:1257) (1283:1283:1283))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1257:1257:1257) (1283:1283:1283))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1257:1257:1257) (1283:1283:1283))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1255:1255:1255) (1281:1281:1281))
        (PORT ena (697:697:697) (724:724:724))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (SETUP ena (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
      (HOLD ena (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1109:1109:1109) (1119:1119:1119))
        (PORT asdata (377:377:377) (423:423:423))
        (PORT ena (512:512:512) (550:550:550))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (151:151:151) (210:210:210))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a0)
    (DELAY
      (ABSOLUTE
        (PORT clk (1108:1108:1108) (1118:1118:1118))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (521:521:521) (558:558:558))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (153:153:153) (212:212:212))
        (PORT datab (155:155:155) (208:208:208))
        (PORT datac (133:133:133) (176:176:176))
        (PORT datad (192:192:192) (220:220:220))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (156:156:156) (212:212:212))
        (PORT datad (98:98:98) (117:117:117))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a3)
    (DELAY
      (ABSOLUTE
        (PORT clk (1108:1108:1108) (1118:1118:1118))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (211:211:211) (258:258:258))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1109:1109:1109) (1119:1119:1119))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (512:512:512) (550:550:550))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (107:107:107) (139:139:139))
        (PORT datab (229:229:229) (283:283:283))
        (PORT datac (203:203:203) (252:252:252))
        (PORT datad (181:181:181) (209:209:209))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_aeb)
    (DELAY
      (ABSOLUTE
        (PORT clk (1109:1109:1109) (1119:1119:1119))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|cntr_cout\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (383:383:383) (463:463:463))
        (PORT datab (141:141:141) (194:194:194))
        (PORT datac (135:135:135) (184:184:184))
        (PORT datad (209:209:209) (264:264:264))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (153:153:153) (206:206:206))
        (PORT datad (216:216:216) (266:266:266))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1108:1108:1108) (1118:1118:1118))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (153:153:153) (208:208:208))
        (PORT datad (93:93:93) (113:113:113))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a4)
    (DELAY
      (ABSOLUTE
        (PORT clk (1108:1108:1108) (1118:1118:1118))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity3a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1108:1108:1108) (1118:1118:1118))
        (PORT asdata (313:313:313) (356:356:356))
        (PORT ena (521:521:521) (558:558:558))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (230:230:230) (294:294:294))
        (PORT datab (154:154:154) (207:207:207))
        (PORT datac (210:210:210) (260:260:260))
        (PORT datad (136:136:136) (175:175:175))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity3a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1108:1108:1108) (1118:1118:1118))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (521:521:521) (558:558:558))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (116:116:116) (157:157:157))
        (PORT datad (120:120:120) (158:158:158))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|parity2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1108:1108:1108) (1118:1118:1118))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (521:521:521) (558:558:558))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (207:207:207))
        (PORT datab (203:203:203) (241:241:241))
        (PORT datad (218:218:218) (268:268:268))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (191:191:191) (188:188:188))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1108:1108:1108) (1118:1118:1118))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1108:1108:1108) (1118:1118:1118))
        (PORT asdata (385:385:385) (433:433:433))
        (PORT ena (521:521:521) (558:558:558))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1108:1108:1108) (1118:1118:1118))
        (PORT asdata (387:387:387) (435:435:435))
        (PORT ena (521:521:521) (558:558:558))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (382:382:382) (462:462:462))
        (PORT datab (142:142:142) (195:195:195))
        (PORT datad (211:211:211) (266:266:266))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (217:217:217) (267:267:267))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1108:1108:1108) (1118:1118:1118))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (521:521:521) (558:558:558))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (155:155:155) (211:211:211))
        (PORT datab (148:148:148) (199:199:199))
        (PORT datac (209:209:209) (258:258:258))
        (PORT datad (189:189:189) (217:217:217))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (181:181:181))
        (PORT datab (106:106:106) (135:135:135))
        (PORT datac (117:117:117) (158:158:158))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_aeb)
    (DELAY
      (ABSOLUTE
        (PORT clk (1108:1108:1108) (1118:1118:1118))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|valid_rdreq\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (383:383:383) (463:463:463))
        (PORT datab (140:140:140) (190:190:190))
        (PORT datad (206:206:206) (261:261:261))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a0\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datad (219:219:219) (269:269:269))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|ram_address_b\[3\])
    (DELAY
      (ABSOLUTE
        (PORT datac (136:136:136) (180:180:180))
        (PORT datad (132:132:132) (171:171:171))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (481:481:481) (558:558:558))
        (PORT d[1] (481:481:481) (558:558:558))
        (PORT d[2] (481:481:481) (558:558:558))
        (PORT d[3] (481:481:481) (558:558:558))
        (PORT d[4] (476:476:476) (557:557:557))
        (PORT d[5] (476:476:476) (557:557:557))
        (PORT d[6] (476:476:476) (557:557:557))
        (PORT d[7] (476:476:476) (557:557:557))
        (PORT d[8] (481:481:481) (558:558:558))
        (PORT d[9] (481:481:481) (558:558:558))
        (PORT d[10] (481:481:481) (558:558:558))
        (PORT d[11] (481:481:481) (558:558:558))
        (PORT d[12] (476:476:476) (557:557:557))
        (PORT d[13] (476:476:476) (557:557:557))
        (PORT d[14] (476:476:476) (557:557:557))
        (PORT d[15] (476:476:476) (557:557:557))
        (PORT d[16] (481:481:481) (558:558:558))
        (PORT d[17] (476:476:476) (557:557:557))
        (PORT d[18] (481:481:481) (558:558:558))
        (PORT d[19] (481:481:481) (558:558:558))
        (PORT d[20] (481:481:481) (558:558:558))
        (PORT clk (1307:1307:1307) (1332:1332:1332))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (647:647:647) (755:755:755))
        (PORT d[1] (647:647:647) (755:755:755))
        (PORT d[2] (647:647:647) (755:755:755))
        (PORT d[3] (647:647:647) (755:755:755))
        (PORT clk (1305:1305:1305) (1330:1330:1330))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1332:1332:1332))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1333:1333:1333))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (371:371:371) (430:430:430))
        (PORT d[1] (408:408:408) (487:487:487))
        (PORT d[2] (417:417:417) (497:497:497))
        (PORT d[3] (371:371:371) (431:431:431))
        (PORT clk (1263:1263:1263) (1290:1290:1290))
        (PORT stall (756:756:756) (720:720:720))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1263:1263:1263) (1290:1290:1290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1291:1291:1291))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1291:1291:1291))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1291:1291:1291))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1262:1262:1262) (1289:1289:1289))
        (PORT ena (854:854:854) (902:902:902))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (SETUP ena (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
      (HOLD ena (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux20\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (187:187:187) (250:250:250))
        (PORT datab (238:238:238) (302:302:302))
        (PORT datac (186:186:186) (223:223:223))
        (PORT datad (348:348:348) (403:403:403))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux20\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (153:153:153) (207:207:207))
        (PORT datab (378:378:378) (446:446:446))
        (PORT datac (372:372:372) (431:431:431))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|SRAM_WE_N)
    (DELAY
      (ABSOLUTE
        (PORT clk (1102:1102:1102) (1113:1113:1113))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (424:424:424) (443:443:443))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|FIFOread\~5)
    (DELAY
      (ABSOLUTE
        (PORT datad (453:453:453) (532:532:532))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|FIFOread\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (379:379:379))
        (PORT datab (538:538:538) (646:646:646))
        (PORT datac (564:564:564) (680:680:680))
        (PORT datad (96:96:96) (116:116:116))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|FIFOread\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (369:369:369) (438:438:438))
        (PORT datab (541:541:541) (649:649:649))
        (PORT datac (562:562:562) (679:679:679))
        (PORT datad (372:372:372) (437:437:437))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|FIFOread\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (393:393:393) (466:466:466))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|FIFOread\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1333:1333:1333))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|valid_rdreq\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (189:189:189))
        (PORT datab (212:212:212) (267:267:267))
        (PORT datad (362:362:362) (429:429:429))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity3a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1117:1117:1117) (1127:1127:1127))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (643:643:643) (699:699:699))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (214:214:214) (279:279:279))
        (PORT datac (208:208:208) (268:268:268))
        (PORT datad (192:192:192) (225:225:225))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (241:241:241) (301:301:301))
        (PORT datab (154:154:154) (207:207:207))
        (PORT datad (99:99:99) (121:121:121))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (161:161:161) (174:174:174))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a3)
    (DELAY
      (ABSOLUTE
        (PORT clk (1115:1115:1115) (1125:1125:1125))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (294:294:294))
        (PORT datab (222:222:222) (284:284:284))
        (PORT datac (202:202:202) (256:256:256))
        (PORT datad (320:320:320) (377:377:377))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity3a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1117:1117:1117) (1127:1127:1127))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (643:643:643) (699:699:699))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (133:133:133) (182:182:182))
        (PORT datac (118:118:118) (160:160:160))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|parity2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1117:1117:1117) (1127:1127:1127))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (643:643:643) (699:699:699))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (234:234:234) (297:297:297))
        (PORT datab (214:214:214) (254:254:254))
        (PORT datad (197:197:197) (249:249:249))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (191:191:191) (188:188:188))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1115:1115:1115) (1125:1125:1125))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a2\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (151:151:151) (203:203:203))
        (PORT datad (102:102:102) (124:124:124))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1115:1115:1115) (1125:1125:1125))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a4\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (300:300:300))
        (PORT datab (153:153:153) (206:206:206))
        (PORT datad (100:100:100) (122:122:122))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a4)
    (DELAY
      (ABSOLUTE
        (PORT clk (1115:1115:1115) (1125:1125:1125))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1117:1117:1117) (1127:1127:1127))
        (PORT asdata (484:484:484) (545:545:545))
        (PORT ena (643:643:643) (699:699:699))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1117:1117:1117) (1127:1127:1127))
        (PORT asdata (380:380:380) (431:431:431))
        (PORT ena (643:643:643) (699:699:699))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (215:215:215) (278:278:278))
        (PORT datab (104:104:104) (132:132:132))
        (PORT datac (203:203:203) (256:256:256))
        (PORT datad (186:186:186) (217:217:217))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_aeb)
    (DELAY
      (ABSOLUTE
        (PORT clk (1117:1117:1117) (1127:1127:1127))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|int_rdempty)
    (DELAY
      (ABSOLUTE
        (PORT datac (130:130:130) (172:172:172))
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (214:214:214) (275:275:275))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (301:301:301))
        (PORT datab (241:241:241) (299:299:299))
        (PORT datad (100:100:100) (122:122:122))
        (IOPATH dataa combout (159:159:159) (173:173:173))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a3)
    (DELAY
      (ABSOLUTE
        (PORT clk (1098:1098:1098) (1109:1109:1109))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1098:1098:1098) (1109:1109:1109))
        (PORT asdata (317:317:317) (361:361:361))
        (PORT ena (535:535:535) (582:582:582))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1098:1098:1098) (1109:1109:1109))
        (PORT asdata (314:314:314) (357:357:357))
        (PORT ena (535:535:535) (582:582:582))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (201:201:201) (256:256:256))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (153:153:153) (207:207:207))
        (PORT datab (155:155:155) (208:208:208))
        (PORT datac (165:165:165) (194:194:194))
        (PORT datad (200:200:200) (238:238:238))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_aeb)
    (DELAY
      (ABSOLUTE
        (PORT clk (1098:1098:1098) (1109:1109:1109))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|valid_rdreq\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (373:373:373))
        (PORT datab (371:371:371) (452:452:452))
        (PORT datad (126:126:126) (166:166:166))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a0)
    (DELAY
      (ABSOLUTE
        (PORT clk (1098:1098:1098) (1109:1109:1109))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (535:535:535) (582:582:582))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (215:215:215) (277:277:277))
        (PORT datab (162:162:162) (218:218:218))
        (PORT datad (207:207:207) (245:245:245))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a4\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (230:230:230) (295:295:295))
        (PORT datab (245:245:245) (304:304:304))
        (PORT datad (98:98:98) (119:119:119))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a4)
    (DELAY
      (ABSOLUTE
        (PORT clk (1098:1098:1098) (1109:1109:1109))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity3a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1098:1098:1098) (1109:1109:1109))
        (PORT asdata (317:317:317) (362:362:362))
        (PORT ena (535:535:535) (582:582:582))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (234:234:234) (300:300:300))
        (PORT datab (242:242:242) (300:300:300))
        (PORT datac (138:138:138) (183:183:183))
        (PORT datad (146:146:146) (191:191:191))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity3a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1098:1098:1098) (1109:1109:1109))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (535:535:535) (582:582:582))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (131:131:131) (179:179:179))
        (PORT datac (186:186:186) (237:237:237))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|parity2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1098:1098:1098) (1109:1109:1109))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (535:535:535) (582:582:582))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (216:216:216) (277:277:277))
        (PORT datab (162:162:162) (218:218:218))
        (PORT datad (208:208:208) (246:246:246))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1098:1098:1098) (1109:1109:1109))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (303:303:303))
        (PORT datad (102:102:102) (123:123:123))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1098:1098:1098) (1109:1109:1109))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1098:1098:1098) (1109:1109:1109))
        (PORT asdata (317:317:317) (356:356:356))
        (PORT ena (535:535:535) (582:582:582))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1098:1098:1098) (1109:1109:1109))
        (PORT asdata (380:380:380) (429:429:429))
        (PORT ena (535:535:535) (582:582:582))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (147:147:147) (193:193:193))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1098:1098:1098) (1109:1109:1109))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (535:535:535) (582:582:582))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (133:133:133) (185:185:185))
        (PORT datab (433:433:433) (516:516:516))
        (PORT datac (188:188:188) (235:235:235))
        (PORT datad (205:205:205) (243:243:243))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (203:203:203) (254:254:254))
        (PORT datad (230:230:230) (278:278:278))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (224:224:224) (271:271:271))
        (PORT datac (91:91:91) (112:112:112))
        (PORT datad (149:149:149) (195:195:195))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_aeb)
    (DELAY
      (ABSOLUTE
        (PORT clk (1098:1098:1098) (1109:1109:1109))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|int_rdempty)
    (DELAY
      (ABSOLUTE
        (PORT datab (138:138:138) (189:189:189))
        (PORT datad (128:128:128) (165:165:165))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (195:195:195))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a4\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (297:297:297))
        (PORT datab (166:166:166) (224:224:224))
        (PORT datad (99:99:99) (120:120:120))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a4)
    (DELAY
      (ABSOLUTE
        (PORT clk (1110:1110:1110) (1121:1121:1121))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1110:1110:1110) (1121:1121:1121))
        (PORT asdata (312:312:312) (354:354:354))
        (PORT ena (660:660:660) (717:717:717))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (216:216:216) (262:262:262))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1110:1110:1110) (1121:1121:1121))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (660:660:660) (717:717:717))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (359:359:359) (421:421:421))
        (PORT datab (392:392:392) (469:469:469))
        (PORT datac (322:322:322) (374:374:374))
        (PORT datad (390:390:390) (462:462:462))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_aeb)
    (DELAY
      (ABSOLUTE
        (PORT clk (1102:1102:1102) (1113:1113:1113))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|valid_rdreq\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (143:143:143) (192:192:192))
        (PORT datac (360:360:360) (432:432:432))
        (PORT datad (366:366:366) (439:439:439))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a0)
    (DELAY
      (ABSOLUTE
        (PORT clk (1110:1110:1110) (1121:1121:1121))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (660:660:660) (717:717:717))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (170:170:170) (223:223:223))
        (PORT datac (127:127:127) (172:172:172))
        (PORT datad (345:345:345) (404:404:404))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a2\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (167:167:167) (224:224:224))
        (PORT datad (99:99:99) (120:120:120))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1110:1110:1110) (1121:1121:1121))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (241:241:241) (304:304:304))
        (PORT datab (169:169:169) (227:227:227))
        (PORT datad (99:99:99) (119:119:119))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (161:161:161) (174:174:174))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a3)
    (DELAY
      (ABSOLUTE
        (PORT clk (1110:1110:1110) (1121:1121:1121))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (154:154:154) (205:205:205))
        (PORT datab (168:168:168) (221:221:221))
        (PORT datac (153:153:153) (206:206:206))
        (PORT datad (227:227:227) (277:277:277))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity3a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1110:1110:1110) (1121:1121:1121))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (660:660:660) (717:717:717))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity3a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1110:1110:1110) (1121:1121:1121))
        (PORT asdata (310:310:310) (351:351:351))
        (PORT ena (660:660:660) (717:717:717))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (131:131:131) (179:179:179))
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|parity2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1110:1110:1110) (1121:1121:1121))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (660:660:660) (717:717:717))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (198:198:198))
        (PORT datab (170:170:170) (224:224:224))
        (PORT datad (345:345:345) (404:404:404))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1110:1110:1110) (1121:1121:1121))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (166:166:166) (223:223:223))
        (PORT datac (146:146:146) (189:189:189))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (157:157:157) (201:201:201))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1110:1110:1110) (1121:1121:1121))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (660:660:660) (717:717:717))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1110:1110:1110) (1121:1121:1121))
        (PORT asdata (321:321:321) (362:362:362))
        (PORT ena (660:660:660) (717:717:717))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1110:1110:1110) (1121:1121:1121))
        (PORT asdata (328:328:328) (380:380:380))
        (PORT ena (660:660:660) (717:717:717))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (183:183:183))
        (PORT datab (133:133:133) (181:181:181))
        (PORT datad (345:345:345) (404:404:404))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (359:359:359) (424:424:424))
        (PORT datab (408:408:408) (489:489:489))
        (PORT datac (320:320:320) (372:372:372))
        (PORT datad (341:341:341) (398:398:398))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_aeb)
    (DELAY
      (ABSOLUTE
        (PORT clk (1102:1102:1102) (1113:1113:1113))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux54\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (153:153:153) (207:207:207))
        (PORT datab (149:149:149) (200:200:200))
        (PORT datac (133:133:133) (175:175:175))
        (PORT datad (173:173:173) (225:225:225))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity3a\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (130:130:130) (178:178:178))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity3a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1102:1102:1102) (1113:1113:1113))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (662:662:662) (716:716:716))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (176:176:176) (239:239:239))
        (PORT datab (152:152:152) (204:204:204))
        (PORT datad (100:100:100) (121:121:121))
        (IOPATH dataa combout (159:159:159) (173:173:173))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a3)
    (DELAY
      (ABSOLUTE
        (PORT clk (1102:1102:1102) (1113:1113:1113))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (174:174:174) (238:238:238))
        (PORT datab (146:146:146) (200:200:200))
        (PORT datac (216:216:216) (267:267:267))
        (PORT datad (207:207:207) (257:257:257))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity3a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1102:1102:1102) (1113:1113:1113))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (662:662:662) (716:716:716))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (130:130:130) (178:178:178))
        (PORT datad (119:119:119) (157:157:157))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|parity2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1102:1102:1102) (1113:1113:1113))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (662:662:662) (716:716:716))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (205:205:205) (252:252:252))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a0)
    (DELAY
      (ABSOLUTE
        (PORT clk (1100:1100:1100) (1111:1111:1111))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (510:510:510) (554:554:554))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (234:234:234) (293:293:293))
        (PORT datac (330:330:330) (379:379:379))
        (PORT datad (134:134:134) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (175:175:175) (239:239:239))
        (PORT datad (99:99:99) (120:120:120))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1102:1102:1102) (1113:1113:1113))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (169:169:169) (232:232:232))
        (PORT datad (209:209:209) (258:258:258))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (130:130:130) (168:168:168))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1100:1100:1100) (1111:1111:1111))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (510:510:510) (554:554:554))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1102:1102:1102) (1113:1113:1113))
        (PORT asdata (336:336:336) (391:391:391))
        (PORT ena (662:662:662) (716:716:716))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1102:1102:1102) (1113:1113:1113))
        (PORT asdata (314:314:314) (358:358:358))
        (PORT ena (662:662:662) (716:716:716))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (204:204:204) (262:262:262))
        (PORT datab (341:341:341) (396:396:396))
        (PORT datad (116:116:116) (153:153:153))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (176:176:176) (213:213:213))
        (PORT datab (234:234:234) (293:293:293))
        (PORT datac (330:330:330) (378:378:378))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_aeb)
    (DELAY
      (ABSOLUTE
        (PORT clk (1102:1102:1102) (1113:1113:1113))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|valid_rdreq\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (367:367:367) (447:447:447))
        (PORT datac (131:131:131) (172:172:172))
        (PORT datad (350:350:350) (425:425:425))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (350:350:350) (406:406:406))
        (PORT datab (236:236:236) (296:296:296))
        (PORT datad (132:132:132) (171:171:171))
        (IOPATH dataa combout (192:192:192) (184:184:184))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1102:1102:1102) (1113:1113:1113))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a4\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (166:166:166) (229:229:229))
        (PORT datab (154:154:154) (207:207:207))
        (PORT datad (98:98:98) (118:118:118))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a4)
    (DELAY
      (ABSOLUTE
        (PORT clk (1102:1102:1102) (1113:1113:1113))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1102:1102:1102) (1113:1113:1113))
        (PORT asdata (310:310:310) (357:357:357))
        (PORT ena (662:662:662) (716:716:716))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1102:1102:1102) (1113:1113:1113))
        (PORT asdata (309:309:309) (356:356:356))
        (PORT ena (662:662:662) (716:716:716))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (149:149:149) (208:208:208))
        (PORT datab (146:146:146) (201:201:201))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (323:323:323) (373:373:373))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_aeb)
    (DELAY
      (ABSOLUTE
        (PORT clk (1102:1102:1102) (1113:1113:1113))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux54\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (155:155:155) (211:211:211))
        (PORT datab (105:105:105) (135:135:135))
        (PORT datac (359:359:359) (431:431:431))
        (PORT datad (355:355:355) (422:422:422))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux54\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (185:185:185) (247:247:247))
        (PORT datab (362:362:362) (420:420:420))
        (PORT datac (296:296:296) (333:333:333))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux54\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (368:368:368) (448:448:448))
        (PORT datab (376:376:376) (455:455:455))
        (PORT datac (323:323:323) (383:383:383))
        (PORT datad (303:303:303) (340:340:340))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux55\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (186:186:186) (250:250:250))
        (PORT datab (239:239:239) (303:303:303))
        (PORT datac (106:106:106) (137:137:137))
        (PORT datad (102:102:102) (126:126:126))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux53\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (190:190:190) (253:253:253))
        (PORT datab (238:238:238) (302:302:302))
        (PORT datac (100:100:100) (130:130:130))
        (PORT datad (103:103:103) (125:125:125))
        (IOPATH dataa combout (181:181:181) (184:184:184))
        (IOPATH datab combout (182:182:182) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|roundRobin\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (188:188:188) (228:228:228))
        (PORT datab (108:108:108) (138:138:138))
        (PORT datad (96:96:96) (117:117:117))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (191:191:191) (188:188:188))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|roundRobin\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1102:1102:1102) (1113:1113:1113))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux54\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (190:190:190) (253:253:253))
        (PORT datab (150:150:150) (201:201:201))
        (PORT datac (132:132:132) (175:175:175))
        (PORT datad (347:347:347) (398:398:398))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|controllerIdle\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (123:123:123) (163:163:163))
        (PORT datac (111:111:111) (137:137:137))
        (PORT datad (103:103:103) (127:127:127))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|roundRobin\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (186:186:186) (249:249:249))
        (PORT datab (109:109:109) (139:139:139))
        (PORT datac (110:110:110) (136:136:136))
        (PORT datad (98:98:98) (118:118:118))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|roundRobin\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (123:123:123) (156:156:156))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|roundRobin\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1102:1102:1102) (1113:1113:1113))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a0\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datad (366:366:366) (435:435:435))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|ram_address_b\[3\])
    (DELAY
      (ABSOLUTE
        (PORT datac (215:215:215) (268:268:268))
        (PORT datad (210:210:210) (259:259:259))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (453:453:453) (527:527:527))
        (PORT d[1] (453:453:453) (527:527:527))
        (PORT d[2] (453:453:453) (527:527:527))
        (PORT d[3] (453:453:453) (527:527:527))
        (PORT d[4] (467:467:467) (545:545:545))
        (PORT d[5] (467:467:467) (545:545:545))
        (PORT d[6] (467:467:467) (545:545:545))
        (PORT d[7] (467:467:467) (545:545:545))
        (PORT d[8] (453:453:453) (527:527:527))
        (PORT d[9] (453:453:453) (527:527:527))
        (PORT d[10] (453:453:453) (527:527:527))
        (PORT d[11] (453:453:453) (527:527:527))
        (PORT d[12] (467:467:467) (545:545:545))
        (PORT d[13] (467:467:467) (545:545:545))
        (PORT d[14] (467:467:467) (545:545:545))
        (PORT d[15] (467:467:467) (545:545:545))
        (PORT clk (1307:1307:1307) (1332:1332:1332))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (633:633:633) (730:730:730))
        (PORT d[1] (633:633:633) (730:730:730))
        (PORT d[2] (633:633:633) (730:730:730))
        (PORT d[3] (633:633:633) (730:730:730))
        (PORT clk (1305:1305:1305) (1330:1330:1330))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1332:1332:1332))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1333:1333:1333))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (375:375:375) (429:429:429))
        (PORT d[1] (581:581:581) (680:680:680))
        (PORT d[2] (572:572:572) (663:663:663))
        (PORT d[3] (523:523:523) (598:598:598))
        (PORT clk (1263:1263:1263) (1290:1290:1290))
        (PORT stall (768:768:768) (735:735:735))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1263:1263:1263) (1290:1290:1290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1291:1291:1291))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1291:1291:1291))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1291:1291:1291))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1262:1262:1262) (1289:1289:1289))
        (PORT ena (864:864:864) (911:911:911))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (SETUP ena (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
      (HOLD ena (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a0\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datab (230:230:230) (289:289:289))
        (IOPATH datab combout (160:160:160) (156:156:156))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|ram_address_b\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (150:150:150) (209:209:209))
        (PORT datac (129:129:129) (177:177:177))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (613:613:613) (705:705:705))
        (PORT d[1] (613:613:613) (705:705:705))
        (PORT d[2] (613:613:613) (705:705:705))
        (PORT d[3] (613:613:613) (705:705:705))
        (PORT d[4] (453:453:453) (529:529:529))
        (PORT d[5] (453:453:453) (529:529:529))
        (PORT d[6] (453:453:453) (529:529:529))
        (PORT d[7] (453:453:453) (529:529:529))
        (PORT d[8] (613:613:613) (705:705:705))
        (PORT d[9] (613:613:613) (705:705:705))
        (PORT d[10] (613:613:613) (705:705:705))
        (PORT d[11] (613:613:613) (705:705:705))
        (PORT d[12] (453:453:453) (529:529:529))
        (PORT d[13] (453:453:453) (529:529:529))
        (PORT d[14] (453:453:453) (529:529:529))
        (PORT d[15] (453:453:453) (529:529:529))
        (PORT clk (1300:1300:1300) (1324:1324:1324))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (637:637:637) (739:739:739))
        (PORT d[1] (637:637:637) (739:739:739))
        (PORT d[2] (637:637:637) (739:739:739))
        (PORT d[3] (637:637:637) (739:739:739))
        (PORT clk (1298:1298:1298) (1322:1322:1322))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1324:1324:1324))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1325:1325:1325))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (383:383:383) (439:439:439))
        (PORT d[1] (391:391:391) (459:459:459))
        (PORT d[2] (392:392:392) (462:462:462))
        (PORT d[3] (349:349:349) (399:399:399))
        (PORT clk (1256:1256:1256) (1282:1282:1282))
        (PORT stall (602:602:602) (585:585:585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1256:1256:1256) (1282:1282:1282))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1257:1257:1257) (1283:1283:1283))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1257:1257:1257) (1283:1283:1283))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1257:1257:1257) (1283:1283:1283))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1255:1255:1255) (1281:1281:1281))
        (PORT ena (706:706:706) (729:729:729))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (SETUP ena (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
      (HOLD ena (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a0\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datac (206:206:206) (262:262:262))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|ram_address_b\[3\])
    (DELAY
      (ABSOLUTE
        (PORT datac (203:203:203) (256:256:256))
        (PORT datad (201:201:201) (252:252:252))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (474:474:474) (552:552:552))
        (PORT d[1] (474:474:474) (552:552:552))
        (PORT d[2] (474:474:474) (552:552:552))
        (PORT d[3] (474:474:474) (552:552:552))
        (PORT d[4] (474:474:474) (552:552:552))
        (PORT d[5] (474:474:474) (552:552:552))
        (PORT d[6] (474:474:474) (552:552:552))
        (PORT d[7] (474:474:474) (552:552:552))
        (PORT d[8] (474:474:474) (552:552:552))
        (PORT d[9] (474:474:474) (552:552:552))
        (PORT d[10] (474:474:474) (552:552:552))
        (PORT d[11] (474:474:474) (552:552:552))
        (PORT d[12] (474:474:474) (552:552:552))
        (PORT d[13] (474:474:474) (552:552:552))
        (PORT d[14] (474:474:474) (552:552:552))
        (PORT d[15] (474:474:474) (552:552:552))
        (PORT clk (1315:1315:1315) (1338:1338:1338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (797:797:797) (915:915:915))
        (PORT d[1] (797:797:797) (915:915:915))
        (PORT d[2] (797:797:797) (915:915:915))
        (PORT d[3] (797:797:797) (915:915:915))
        (PORT clk (1313:1313:1313) (1336:1336:1336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1338:1338:1338))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1339:1339:1339))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (357:357:357) (405:405:405))
        (PORT d[1] (409:409:409) (482:482:482))
        (PORT d[2] (415:415:415) (491:491:491))
        (PORT d[3] (369:369:369) (425:425:425))
        (PORT clk (1271:1271:1271) (1296:1296:1296))
        (PORT stall (598:598:598) (584:584:584))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1271:1271:1271) (1296:1296:1296))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1272:1272:1272) (1297:1297:1297))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1272:1272:1272) (1297:1297:1297))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1272:1272:1272) (1297:1297:1297))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1270:1270:1270) (1295:1295:1295))
        (PORT ena (551:551:551) (559:559:559))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (SETUP ena (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
      (HOLD ena (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a0\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datad (486:486:486) (563:563:563))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|ram_address_b\[3\])
    (DELAY
      (ABSOLUTE
        (PORT datac (370:370:370) (439:439:439))
        (PORT datad (384:384:384) (457:457:457))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (282:282:282) (332:332:332))
        (PORT d[1] (282:282:282) (332:332:332))
        (PORT d[2] (282:282:282) (332:332:332))
        (PORT d[3] (282:282:282) (332:332:332))
        (PORT d[4] (268:268:268) (313:313:313))
        (PORT d[5] (268:268:268) (313:313:313))
        (PORT d[6] (268:268:268) (313:313:313))
        (PORT d[7] (268:268:268) (313:313:313))
        (PORT d[8] (282:282:282) (332:332:332))
        (PORT d[9] (282:282:282) (332:332:332))
        (PORT d[10] (282:282:282) (332:332:332))
        (PORT d[11] (282:282:282) (332:332:332))
        (PORT d[12] (268:268:268) (313:313:313))
        (PORT d[13] (268:268:268) (313:313:313))
        (PORT d[14] (268:268:268) (313:313:313))
        (PORT d[15] (268:268:268) (313:313:313))
        (PORT clk (1292:1292:1292) (1315:1315:1315))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (799:799:799) (919:919:919))
        (PORT d[1] (799:799:799) (919:919:919))
        (PORT d[2] (799:799:799) (919:919:919))
        (PORT d[3] (799:799:799) (919:919:919))
        (PORT clk (1290:1290:1290) (1313:1313:1313))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1315:1315:1315))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1316:1316:1316))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (348:348:348) (398:398:398))
        (PORT d[1] (567:567:567) (660:660:660))
        (PORT d[2] (565:565:565) (651:651:651))
        (PORT d[3] (359:359:359) (409:409:409))
        (PORT clk (1248:1248:1248) (1273:1273:1273))
        (PORT stall (597:597:597) (578:578:578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1248:1248:1248) (1273:1273:1273))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1249:1249:1249) (1274:1274:1274))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1249:1249:1249) (1274:1274:1274))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1249:1249:1249) (1274:1274:1274))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1247:1247:1247) (1272:1272:1272))
        (PORT ena (699:699:699) (725:725:725))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (SETUP ena (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
      (HOLD ena (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux36\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (573:573:573) (704:704:704))
        (PORT datab (454:454:454) (560:560:560))
        (PORT datac (503:503:503) (571:571:571))
        (PORT datad (334:334:334) (380:380:380))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux36\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (780:780:780) (909:909:909))
        (PORT datab (514:514:514) (592:592:592))
        (PORT datac (507:507:507) (577:577:577))
        (PORT datad (332:332:332) (389:389:389))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DQ_buffer\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (123:123:123) (162:162:162))
        (PORT datab (116:116:116) (150:150:150))
        (PORT datac (112:112:112) (137:137:137))
        (PORT datad (104:104:104) (121:121:121))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DQ_buffer\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1100:1100:1100) (1111:1111:1111))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (508:508:508) (546:546:546))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux35\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (402:402:402) (489:489:489))
        (PORT datab (407:407:407) (493:493:493))
        (PORT datac (357:357:357) (419:419:419))
        (PORT datad (498:498:498) (574:574:574))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux35\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (380:380:380) (465:465:465))
        (PORT datab (508:508:508) (582:582:582))
        (PORT datac (343:343:343) (405:405:405))
        (PORT datad (510:510:510) (578:578:578))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DQ_buffer\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1100:1100:1100) (1111:1111:1111))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (508:508:508) (546:546:546))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux34\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (566:566:566) (661:661:661))
        (PORT datab (455:455:455) (561:561:561))
        (PORT datac (549:549:549) (677:677:677))
        (PORT datad (342:342:342) (393:393:393))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux34\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (779:779:779) (908:908:908))
        (PORT datab (537:537:537) (624:624:624))
        (PORT datac (334:334:334) (395:395:395))
        (PORT datad (493:493:493) (559:559:559))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DQ_buffer\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1100:1100:1100) (1111:1111:1111))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (508:508:508) (546:546:546))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux33\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (574:574:574) (704:704:704))
        (PORT datab (450:450:450) (556:556:556))
        (PORT datac (502:502:502) (580:580:580))
        (PORT datad (349:349:349) (403:403:403))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux33\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (536:536:536) (618:618:618))
        (PORT datab (335:335:335) (394:394:394))
        (PORT datac (652:652:652) (743:743:743))
        (PORT datad (359:359:359) (439:439:439))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DQ_buffer\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1100:1100:1100) (1111:1111:1111))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (508:508:508) (546:546:546))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux32\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (572:572:572) (702:702:702))
        (PORT datab (460:460:460) (567:567:567))
        (PORT datac (506:506:506) (578:578:578))
        (PORT datad (348:348:348) (403:403:403))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux32\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (773:773:773) (902:902:902))
        (PORT datab (652:652:652) (741:741:741))
        (PORT datac (505:505:505) (572:572:572))
        (PORT datad (504:504:504) (585:585:585))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DQ_buffer\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1100:1100:1100) (1111:1111:1111))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (508:508:508) (546:546:546))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux31\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (574:574:574) (705:705:705))
        (PORT datab (448:448:448) (554:554:554))
        (PORT datac (341:341:341) (390:390:390))
        (PORT datad (483:483:483) (549:549:549))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux31\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (383:383:383) (468:468:468))
        (PORT datab (514:514:514) (592:592:592))
        (PORT datac (513:513:513) (592:592:592))
        (PORT datad (320:320:320) (375:375:375))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DQ_buffer\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1100:1100:1100) (1111:1111:1111))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (508:508:508) (546:546:546))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux30\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (572:572:572) (702:702:702))
        (PORT datab (459:459:459) (565:565:565))
        (PORT datac (502:502:502) (571:571:571))
        (PORT datad (339:339:339) (389:389:389))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux30\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (778:778:778) (907:907:907))
        (PORT datab (539:539:539) (625:625:625))
        (PORT datac (336:336:336) (398:398:398))
        (PORT datad (508:508:508) (577:577:577))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DQ_buffer\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1100:1100:1100) (1111:1111:1111))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (508:508:508) (546:546:546))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux29\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (576:576:576) (706:706:706))
        (PORT datab (444:444:444) (549:549:549))
        (PORT datac (499:499:499) (571:571:571))
        (PORT datad (333:333:333) (379:379:379))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux29\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (381:381:381) (466:466:466))
        (PORT datab (332:332:332) (390:390:390))
        (PORT datac (801:801:801) (909:909:909))
        (PORT datad (494:494:494) (560:560:560))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DQ_buffer\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1100:1100:1100) (1111:1111:1111))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (508:508:508) (546:546:546))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux28\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (753:753:753) (899:899:899))
        (PORT datab (530:530:530) (615:615:615))
        (PORT datac (436:436:436) (521:521:521))
        (PORT datad (493:493:493) (550:550:550))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux28\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (538:538:538) (616:616:616))
        (PORT datab (676:676:676) (767:767:767))
        (PORT datac (747:747:747) (884:884:884))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DQ_buffer\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1331:1331:1331))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (666:666:666) (714:714:714))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux27\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (766:766:766) (913:913:913))
        (PORT datab (443:443:443) (532:532:532))
        (PORT datac (511:511:511) (584:584:584))
        (PORT datad (520:520:520) (596:596:596))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux27\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (633:633:633) (725:725:725))
        (PORT datab (453:453:453) (543:543:543))
        (PORT datac (502:502:502) (569:569:569))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DQ_buffer\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1331:1331:1331))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (666:666:666) (714:714:714))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux26\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (204:204:204) (251:251:251))
        (PORT datab (450:450:450) (555:555:555))
        (PORT datac (551:551:551) (679:679:679))
        (PORT datad (466:466:466) (527:527:527))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux26\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (481:481:481) (554:554:554))
        (PORT datab (369:369:369) (433:433:433))
        (PORT datac (440:440:440) (539:539:539))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DQ_buffer\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1335:1335:1335))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (654:654:654) (704:704:704))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux25\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (370:370:370) (424:424:424))
        (PORT datab (572:572:572) (683:683:683))
        (PORT datac (526:526:526) (606:606:606))
        (PORT datad (503:503:503) (573:573:573))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux25\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (547:547:547) (629:629:629))
        (PORT datab (455:455:455) (546:546:546))
        (PORT datac (513:513:513) (587:587:587))
        (PORT datad (328:328:328) (379:379:379))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DQ_buffer\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1331:1331:1331))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (666:666:666) (714:714:714))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux24\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (573:573:573) (702:702:702))
        (PORT datab (200:200:200) (243:243:243))
        (PORT datac (442:442:442) (541:541:541))
        (PORT datad (464:464:464) (527:527:527))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux24\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (386:386:386) (449:449:449))
        (PORT datab (474:474:474) (550:550:550))
        (PORT datac (439:439:439) (538:538:538))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DQ_buffer\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1335:1335:1335))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (654:654:654) (704:704:704))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux23\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (576:576:576) (705:705:705))
        (PORT datab (445:445:445) (550:550:550))
        (PORT datac (198:198:198) (235:235:235))
        (PORT datad (350:350:350) (405:405:405))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux23\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (477:477:477) (554:554:554))
        (PORT datab (461:461:461) (533:533:533))
        (PORT datac (333:333:333) (395:395:395))
        (PORT datad (419:419:419) (477:477:477))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DQ_buffer\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1100:1100:1100) (1111:1111:1111))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (508:508:508) (546:546:546))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux22\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (755:755:755) (901:901:901))
        (PORT datab (452:452:452) (542:542:542))
        (PORT datac (529:529:529) (603:603:603))
        (PORT datad (498:498:498) (561:561:561))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux22\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (635:635:635) (731:731:731))
        (PORT datab (523:523:523) (604:604:604))
        (PORT datac (746:746:746) (883:883:883))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DQ_buffer\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1331:1331:1331))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (666:666:666) (714:714:714))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux21\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (576:576:576) (705:705:705))
        (PORT datab (213:213:213) (253:253:253))
        (PORT datac (428:428:428) (526:526:526))
        (PORT datad (350:350:350) (401:401:401))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux21\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (382:382:382) (467:467:467))
        (PORT datab (338:338:338) (397:397:397))
        (PORT datac (455:455:455) (515:515:515))
        (PORT datad (460:460:460) (522:522:522))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DQ_buffer\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1100:1100:1100) (1111:1111:1111))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (508:508:508) (546:546:546))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux19\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (593:593:593) (719:719:719))
        (PORT datab (459:459:459) (564:564:564))
        (PORT datac (512:512:512) (592:592:592))
        (PORT datad (340:340:340) (389:389:389))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux19\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (521:521:521) (601:601:601))
        (PORT datab (104:104:104) (134:134:134))
        (PORT datac (509:509:509) (586:586:586))
        (PORT datad (573:573:573) (683:683:683))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|SRAM_ADDR\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1110:1110:1110) (1121:1121:1121))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux18\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (592:592:592) (717:717:717))
        (PORT datab (458:458:458) (563:563:563))
        (PORT datac (514:514:514) (594:594:594))
        (PORT datad (503:503:503) (576:576:576))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux18\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (517:517:517) (599:599:599))
        (PORT datab (454:454:454) (558:558:558))
        (PORT datac (328:328:328) (374:374:374))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|SRAM_ADDR\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1110:1110:1110) (1121:1121:1121))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux17\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (591:591:591) (716:716:716))
        (PORT datab (457:457:457) (562:562:562))
        (PORT datac (340:340:340) (388:388:388))
        (PORT datad (485:485:485) (552:552:552))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux17\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (588:588:588) (713:713:713))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (524:524:524) (608:608:608))
        (PORT datad (489:489:489) (554:554:554))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|SRAM_ADDR\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1110:1110:1110) (1121:1121:1121))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux16\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (767:767:767) (915:915:915))
        (PORT datab (443:443:443) (531:531:531))
        (PORT datac (352:352:352) (401:401:401))
        (PORT datad (283:283:283) (319:319:319))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux16\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (350:350:350) (406:406:406))
        (PORT datab (379:379:379) (441:441:441))
        (PORT datac (433:433:433) (517:517:517))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|SRAM_ADDR\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1115:1115:1115) (1127:1127:1127))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux15\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (618:618:618) (733:733:733))
        (PORT datab (443:443:443) (510:510:510))
        (PORT datac (581:581:581) (696:696:696))
        (PORT datad (355:355:355) (406:406:406))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux15\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (365:365:365) (422:422:422))
        (PORT datab (199:199:199) (240:240:240))
        (PORT datac (586:586:586) (702:702:702))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|SRAM_ADDR\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1130:1130:1130) (1141:1141:1141))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux14\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (593:593:593) (718:718:718))
        (PORT datab (459:459:459) (563:563:563))
        (PORT datac (498:498:498) (568:568:568))
        (PORT datad (498:498:498) (573:573:573))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux14\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (460:460:460) (565:565:565))
        (PORT datac (344:344:344) (393:393:393))
        (PORT datad (501:501:501) (573:573:573))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|SRAM_ADDR\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1110:1110:1110) (1121:1121:1121))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux13\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (471:471:471) (542:542:542))
        (PORT datab (448:448:448) (538:538:538))
        (PORT datac (742:742:742) (878:878:878))
        (PORT datad (184:184:184) (214:214:214))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux13\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (751:751:751) (896:896:896))
        (PORT datab (472:472:472) (544:544:544))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (357:357:357) (409:409:409))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|SRAM_ADDR\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1115:1115:1115) (1127:1127:1127))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux12\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (364:364:364) (422:422:422))
        (PORT datab (668:668:668) (772:772:772))
        (PORT datac (581:581:581) (696:696:696))
        (PORT datad (601:601:601) (701:701:701))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux12\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (201:201:201) (241:241:241))
        (PORT datab (852:852:852) (975:975:975))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (594:594:594) (693:693:693))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|SRAM_ADDR\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1130:1130:1130) (1141:1141:1141))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux11\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (586:586:586) (711:711:711))
        (PORT datab (454:454:454) (558:558:558))
        (PORT datac (353:353:353) (409:409:409))
        (PORT datad (200:200:200) (236:236:236))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux11\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (586:586:586) (710:710:710))
        (PORT datab (369:369:369) (428:428:428))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (356:356:356) (408:408:408))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|SRAM_ADDR\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1110:1110:1110) (1121:1121:1121))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux10\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (587:587:587) (712:712:712))
        (PORT datab (454:454:454) (558:558:558))
        (PORT datac (353:353:353) (409:409:409))
        (PORT datad (360:360:360) (414:414:414))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux10\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (107:107:107) (139:139:139))
        (PORT datab (219:219:219) (262:262:262))
        (PORT datac (451:451:451) (512:512:512))
        (PORT datad (483:483:483) (565:565:565))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|SRAM_ADDR\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1110:1110:1110) (1121:1121:1121))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux9\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (761:761:761) (908:908:908))
        (PORT datab (447:447:447) (537:537:537))
        (PORT datac (352:352:352) (396:396:396))
        (PORT datad (502:502:502) (568:568:568))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux9\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (763:763:763) (910:910:910))
        (PORT datab (546:546:546) (626:626:626))
        (PORT datac (602:602:602) (680:680:680))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|SRAM_ADDR\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1115:1115:1115) (1127:1127:1127))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux8\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (595:595:595) (720:720:720))
        (PORT datab (460:460:460) (565:565:565))
        (PORT datac (445:445:445) (505:505:505))
        (PORT datad (363:363:363) (420:420:420))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux8\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (306:306:306) (359:359:359))
        (PORT datab (459:459:459) (563:563:563))
        (PORT datac (450:450:450) (518:518:518))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|SRAM_ADDR\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1110:1110:1110) (1121:1121:1121))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux7\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (600:600:600) (724:724:724))
        (PORT datab (533:533:533) (609:609:609))
        (PORT datac (507:507:507) (584:584:584))
        (PORT datad (600:600:600) (699:699:699))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux7\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (605:605:605) (730:730:730))
        (PORT datab (355:355:355) (408:408:408))
        (PORT datac (496:496:496) (564:564:564))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|SRAM_ADDR\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1130:1130:1130) (1141:1141:1141))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (613:613:613) (727:727:727))
        (PORT datab (523:523:523) (599:599:599))
        (PORT datac (583:583:583) (698:698:698))
        (PORT datad (509:509:509) (575:575:575))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux6\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (607:607:607) (721:721:721))
        (PORT datab (371:371:371) (423:423:423))
        (PORT datac (626:626:626) (703:703:703))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|SRAM_ADDR\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1130:1130:1130) (1141:1141:1141))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (589:589:589) (714:714:714))
        (PORT datab (456:456:456) (561:561:561))
        (PORT datac (439:439:439) (496:496:496))
        (PORT datad (287:287:287) (318:318:318))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux5\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (589:589:589) (714:714:714))
        (PORT datab (663:663:663) (763:763:763))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (356:356:356) (408:408:408))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|SRAM_ADDR\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1110:1110:1110) (1121:1121:1121))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (601:601:601) (726:726:726))
        (PORT datab (628:628:628) (712:712:712))
        (PORT datac (514:514:514) (584:584:584))
        (PORT datad (596:596:596) (695:695:695))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux4\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (355:355:355) (407:407:407))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (358:358:358) (402:402:402))
        (PORT datad (598:598:598) (698:698:698))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|SRAM_ADDR\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1130:1130:1130) (1141:1141:1141))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (603:603:603) (716:716:716))
        (PORT datab (468:468:468) (535:535:535))
        (PORT datac (586:586:586) (702:702:702))
        (PORT datad (446:446:446) (504:504:504))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux3\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (599:599:599) (723:723:723))
        (PORT datab (211:211:211) (248:248:248))
        (PORT datac (362:362:362) (422:422:422))
        (PORT datad (94:94:94) (112:112:112))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|SRAM_ADDR\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1130:1130:1130) (1141:1141:1141))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (608:608:608) (722:722:722))
        (PORT datab (533:533:533) (612:612:612))
        (PORT datac (585:585:585) (700:700:700))
        (PORT datad (505:505:505) (579:579:579))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (607:607:607) (720:720:720))
        (PORT datab (366:366:366) (422:422:422))
        (PORT datac (519:519:519) (601:601:601))
        (PORT datad (91:91:91) (107:107:107))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|SRAM_ADDR\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1130:1130:1130) (1141:1141:1141))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (756:756:756) (902:902:902))
        (PORT datab (451:451:451) (541:541:541))
        (PORT datac (355:355:355) (406:406:406))
        (PORT datad (504:504:504) (572:572:572))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (753:753:753) (898:898:898))
        (PORT datab (628:628:628) (715:715:715))
        (PORT datac (511:511:511) (581:581:581))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|SRAM_ADDR\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1115:1115:1115) (1127:1127:1127))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (605:605:605) (719:719:719))
        (PORT datab (622:622:622) (708:708:708))
        (PORT datac (586:586:586) (701:701:701))
        (PORT datad (504:504:504) (574:574:574))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (615:615:615) (730:730:730))
        (PORT datab (349:349:349) (402:402:402))
        (PORT datac (670:670:670) (766:766:766))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|SRAM_ADDR\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1130:1130:1130) (1141:1141:1141))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|SRAM_OE_N\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (180:180:180) (213:213:213))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|SRAM_OE_N)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1342:1342:1342))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (497:497:497) (527:527:527))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
)
