// Seed: 2363534365
module module_0 (
    output tri id_0,
    output tri1 id_1,
    input tri1 id_2,
    input wor id_3,
    output supply1 id_4,
    input wor id_5,
    output wor id_6,
    input tri id_7,
    input supply1 id_8,
    input wor id_9,
    output uwire id_10,
    output supply1 id_11
);
  wire id_13;
  assign id_4 = id_8;
  assign id_1 = -1;
  if (-1) assign id_11 = 1 < id_5;
  assign module_1.type_1 = 0;
  assign id_0 = 1;
endmodule
module module_1 (
    input supply1 id_0,
    input tri0 id_1,
    output tri0 id_2,
    input supply0 id_3,
    output tri1 id_4
);
  assign id_4 = id_1;
  wire id_6;
  module_0 modCall_1 (
      id_2,
      id_4,
      id_0,
      id_1,
      id_2,
      id_3,
      id_4,
      id_3,
      id_3,
      id_1,
      id_4,
      id_2
  );
endmodule
